Analysis & Synthesis report for LCD
Sun Jan 03 17:43:05 2016
Quartus II 64-Bit Version 14.1.0 Build 186 12/03/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |DE0_Nano_top_level|full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 12. State Machine - |DE0_Nano_top_level|full_sys:u0|full_sys_sdram_controller_0:sdram_controller_0|m_next
 13. State Machine - |DE0_Nano_top_level|full_sys:u0|full_sys_sdram_controller_0:sdram_controller_0|m_state
 14. State Machine - |DE0_Nano_top_level|full_sys:u0|full_sys_sdram_controller_0:sdram_controller_0|i_next
 15. State Machine - |DE0_Nano_top_level|full_sys:u0|full_sys_sdram_controller_0:sdram_controller_0|i_state
 16. State Machine - |DE0_Nano_top_level|full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_jtag_debug_module_wrapper:the_full_sys_nios2_qsys_0_jtag_debug_module_wrapper|full_sys_nios2_qsys_0_jtag_debug_module_tck:the_full_sys_nios2_qsys_0_jtag_debug_module_tck|DRsize
 17. State Machine - |DE0_Nano_top_level|full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|state
 18. State Machine - |DE0_Nano_top_level|full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|state
 19. State Machine - |DE0_Nano_top_level|full_sys:u0|LCD:lcd_sys_0|master:b2v_inst|state
 20. Registers Protected by Synthesis
 21. Registers Removed During Synthesis
 22. Removed Registers Triggering Further Register Optimizations
 23. General Register Statistics
 24. Inverted Register Statistics
 25. Multiplexer Restructuring Statistics (Restructuring Performed)
 26. Source assignments for full_sys:u0|full_sys_altpll_0:altpll_0
 27. Source assignments for full_sys:u0|full_sys_altpll_0:altpll_0|full_sys_altpll_0_stdsync_sv6:stdsync2|full_sys_altpll_0_dffpipe_l2c:dffpipe3
 28. Source assignments for full_sys:u0|full_sys_jtag_uart_0:jtag_uart_0|full_sys_jtag_uart_0_scfifo_w:the_full_sys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1
 29. Source assignments for full_sys:u0|full_sys_jtag_uart_0:jtag_uart_0|full_sys_jtag_uart_0_scfifo_r:the_full_sys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1
 30. Source assignments for full_sys:u0|LCD:lcd_sys_0|fifo:b2v_inst34|scfifo:scfifo_component|scfifo_l991:auto_generated|a_dpfifo_6e31:dpfifo|dpram_v911:FIFOram|altsyncram_i6k1:altsyncram1
 31. Source assignments for full_sys:u0|full_sys_sdram_controller_0:sdram_controller_0
 32. Source assignments for full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|full_sys_mm_interconnect_0_cmd_demux:cmd_demux
 33. Source assignments for full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|full_sys_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 34. Source assignments for full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|full_sys_mm_interconnect_0_cmd_demux_002:cmd_demux_002
 35. Source assignments for full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|full_sys_mm_interconnect_0_rsp_demux:rsp_demux
 36. Source assignments for full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|full_sys_mm_interconnect_0_rsp_demux_001:rsp_demux_001
 37. Source assignments for full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|full_sys_mm_interconnect_0_rsp_demux_002:rsp_demux_002
 38. Source assignments for full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|full_sys_mm_interconnect_0_rsp_demux_002:rsp_demux_003
 39. Source assignments for full_sys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 40. Source assignments for full_sys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 41. Source assignments for full_sys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 42. Source assignments for full_sys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 43. Source assignments for full_sys:u0|altera_reset_controller:rst_controller_002
 44. Source assignments for full_sys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
 45. Source assignments for full_sys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
 46. Source assignments for sld_signaltap:auto_signaltap_0
 47. Parameter Settings for User Entity Instance: full_sys:u0|full_sys_jtag_uart_0:jtag_uart_0|full_sys_jtag_uart_0_scfifo_w:the_full_sys_jtag_uart_0_scfifo_w|scfifo:wfifo
 48. Parameter Settings for User Entity Instance: full_sys:u0|full_sys_jtag_uart_0:jtag_uart_0|full_sys_jtag_uart_0_scfifo_r:the_full_sys_jtag_uart_0_scfifo_r|scfifo:rfifo
 49. Parameter Settings for User Entity Instance: full_sys:u0|LCD:lcd_sys_0|fifo:b2v_inst34|scfifo:scfifo_component
 50. Parameter Settings for User Entity Instance: full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:lcd_sys_0_avalon_master_translator
 51. Parameter Settings for User Entity Instance: full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator
 52. Parameter Settings for User Entity Instance: full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator
 53. Parameter Settings for User Entity Instance: full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_controller_0_s1_translator
 54. Parameter Settings for User Entity Instance: full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator
 55. Parameter Settings for User Entity Instance: full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator
 56. Parameter Settings for User Entity Instance: full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_sys_0_avalon_slave_0_translator
 57. Parameter Settings for User Entity Instance: full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:lcd_sys_0_avalon_master_agent
 58. Parameter Settings for User Entity Instance: full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_agent
 59. Parameter Settings for User Entity Instance: full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent
 60. Parameter Settings for User Entity Instance: full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent
 61. Parameter Settings for User Entity Instance: full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 62. Parameter Settings for User Entity Instance: full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo
 63. Parameter Settings for User Entity Instance: full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo
 64. Parameter Settings for User Entity Instance: full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_agent
 65. Parameter Settings for User Entity Instance: full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor
 66. Parameter Settings for User Entity Instance: full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo
 67. Parameter Settings for User Entity Instance: full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rdata_fifo
 68. Parameter Settings for User Entity Instance: full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent
 69. Parameter Settings for User Entity Instance: full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 70. Parameter Settings for User Entity Instance: full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo
 71. Parameter Settings for User Entity Instance: full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo
 72. Parameter Settings for User Entity Instance: full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_sys_0_avalon_slave_0_agent
 73. Parameter Settings for User Entity Instance: full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_sys_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 74. Parameter Settings for User Entity Instance: full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rsp_fifo
 75. Parameter Settings for User Entity Instance: full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rdata_fifo
 76. Parameter Settings for User Entity Instance: full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|full_sys_mm_interconnect_0_router:router|full_sys_mm_interconnect_0_router_default_decode:the_default_decode
 77. Parameter Settings for User Entity Instance: full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|full_sys_mm_interconnect_0_router_001:router_001|full_sys_mm_interconnect_0_router_001_default_decode:the_default_decode
 78. Parameter Settings for User Entity Instance: full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|full_sys_mm_interconnect_0_router_002:router_002|full_sys_mm_interconnect_0_router_002_default_decode:the_default_decode
 79. Parameter Settings for User Entity Instance: full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|full_sys_mm_interconnect_0_router_003:router_003|full_sys_mm_interconnect_0_router_003_default_decode:the_default_decode
 80. Parameter Settings for User Entity Instance: full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|full_sys_mm_interconnect_0_router_004:router_004|full_sys_mm_interconnect_0_router_004_default_decode:the_default_decode
 81. Parameter Settings for User Entity Instance: full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|full_sys_mm_interconnect_0_router_005:router_005|full_sys_mm_interconnect_0_router_005_default_decode:the_default_decode
 82. Parameter Settings for User Entity Instance: full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|full_sys_mm_interconnect_0_router_005:router_006|full_sys_mm_interconnect_0_router_005_default_decode:the_default_decode
 83. Parameter Settings for User Entity Instance: full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_0_instruction_master_limiter
 84. Parameter Settings for User Entity Instance: full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter
 85. Parameter Settings for User Entity Instance: full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
 86. Parameter Settings for User Entity Instance: full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
 87. Parameter Settings for User Entity Instance: full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
 88. Parameter Settings for User Entity Instance: full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
 89. Parameter Settings for User Entity Instance: full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
 90. Parameter Settings for User Entity Instance: full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
 91. Parameter Settings for User Entity Instance: full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
 92. Parameter Settings for User Entity Instance: full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
 93. Parameter Settings for User Entity Instance: full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
 94. Parameter Settings for User Entity Instance: full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
 95. Parameter Settings for User Entity Instance: full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
 96. Parameter Settings for User Entity Instance: full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
 97. Parameter Settings for User Entity Instance: full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
 98. Parameter Settings for User Entity Instance: full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
 99. Parameter Settings for User Entity Instance: full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
100. Parameter Settings for User Entity Instance: full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
101. Parameter Settings for User Entity Instance: full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|full_sys_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb
102. Parameter Settings for User Entity Instance: full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|full_sys_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
103. Parameter Settings for User Entity Instance: full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|full_sys_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb
104. Parameter Settings for User Entity Instance: full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|full_sys_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
105. Parameter Settings for User Entity Instance: full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|full_sys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
106. Parameter Settings for User Entity Instance: full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|full_sys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
107. Parameter Settings for User Entity Instance: full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|full_sys_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb
108. Parameter Settings for User Entity Instance: full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|full_sys_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
109. Parameter Settings for User Entity Instance: full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_sdram_controller_0_s1_cmd_width_adapter
110. Parameter Settings for User Entity Instance: full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_instruction_master_to_sdram_controller_0_s1_cmd_width_adapter
111. Parameter Settings for User Entity Instance: full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_to_nios2_qsys_0_data_master_rsp_width_adapter
112. Parameter Settings for User Entity Instance: full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_to_nios2_qsys_0_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
113. Parameter Settings for User Entity Instance: full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_to_nios2_qsys_0_instruction_master_rsp_width_adapter
114. Parameter Settings for User Entity Instance: full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_to_nios2_qsys_0_instruction_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
115. Parameter Settings for User Entity Instance: full_sys:u0|altera_reset_controller:rst_controller
116. Parameter Settings for User Entity Instance: full_sys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
117. Parameter Settings for User Entity Instance: full_sys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
118. Parameter Settings for User Entity Instance: full_sys:u0|altera_reset_controller:rst_controller_001
119. Parameter Settings for User Entity Instance: full_sys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
120. Parameter Settings for User Entity Instance: full_sys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
121. Parameter Settings for User Entity Instance: full_sys:u0|altera_reset_controller:rst_controller_002
122. Parameter Settings for User Entity Instance: full_sys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
123. Parameter Settings for User Entity Instance: full_sys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
124. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
125. scfifo Parameter Settings by Entity Instance
126. Port Connectivity Checks: "full_sys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1"
127. Port Connectivity Checks: "full_sys:u0|altera_reset_controller:rst_controller_002"
128. Port Connectivity Checks: "full_sys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1"
129. Port Connectivity Checks: "full_sys:u0|altera_reset_controller:rst_controller_001"
130. Port Connectivity Checks: "full_sys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
131. Port Connectivity Checks: "full_sys:u0|altera_reset_controller:rst_controller"
132. Port Connectivity Checks: "full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_to_nios2_qsys_0_instruction_master_rsp_width_adapter"
133. Port Connectivity Checks: "full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_to_nios2_qsys_0_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
134. Port Connectivity Checks: "full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_to_nios2_qsys_0_data_master_rsp_width_adapter"
135. Port Connectivity Checks: "full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_instruction_master_to_sdram_controller_0_s1_cmd_width_adapter"
136. Port Connectivity Checks: "full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_sdram_controller_0_s1_cmd_width_adapter"
137. Port Connectivity Checks: "full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|full_sys_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
138. Port Connectivity Checks: "full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|full_sys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
139. Port Connectivity Checks: "full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|full_sys_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
140. Port Connectivity Checks: "full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|full_sys_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
141. Port Connectivity Checks: "full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub"
142. Port Connectivity Checks: "full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub"
143. Port Connectivity Checks: "full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub"
144. Port Connectivity Checks: "full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub"
145. Port Connectivity Checks: "full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub"
146. Port Connectivity Checks: "full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract"
147. Port Connectivity Checks: "full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub"
148. Port Connectivity Checks: "full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min"
149. Port Connectivity Checks: "full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size"
150. Port Connectivity Checks: "full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|full_sys_mm_interconnect_0_router_005:router_005|full_sys_mm_interconnect_0_router_005_default_decode:the_default_decode"
151. Port Connectivity Checks: "full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|full_sys_mm_interconnect_0_router_004:router_004|full_sys_mm_interconnect_0_router_004_default_decode:the_default_decode"
152. Port Connectivity Checks: "full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|full_sys_mm_interconnect_0_router_003:router_003|full_sys_mm_interconnect_0_router_003_default_decode:the_default_decode"
153. Port Connectivity Checks: "full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|full_sys_mm_interconnect_0_router_002:router_002|full_sys_mm_interconnect_0_router_002_default_decode:the_default_decode"
154. Port Connectivity Checks: "full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|full_sys_mm_interconnect_0_router_001:router_001|full_sys_mm_interconnect_0_router_001_default_decode:the_default_decode"
155. Port Connectivity Checks: "full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|full_sys_mm_interconnect_0_router:router|full_sys_mm_interconnect_0_router_default_decode:the_default_decode"
156. Port Connectivity Checks: "full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rdata_fifo"
157. Port Connectivity Checks: "full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rsp_fifo"
158. Port Connectivity Checks: "full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_sys_0_avalon_slave_0_agent"
159. Port Connectivity Checks: "full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo"
160. Port Connectivity Checks: "full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
161. Port Connectivity Checks: "full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent"
162. Port Connectivity Checks: "full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rdata_fifo"
163. Port Connectivity Checks: "full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo"
164. Port Connectivity Checks: "full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_agent"
165. Port Connectivity Checks: "full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo"
166. Port Connectivity Checks: "full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo"
167. Port Connectivity Checks: "full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent"
168. Port Connectivity Checks: "full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent"
169. Port Connectivity Checks: "full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_agent"
170. Port Connectivity Checks: "full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:lcd_sys_0_avalon_master_agent"
171. Port Connectivity Checks: "full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_sys_0_avalon_slave_0_translator"
172. Port Connectivity Checks: "full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"
173. Port Connectivity Checks: "full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator"
174. Port Connectivity Checks: "full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_controller_0_s1_translator"
175. Port Connectivity Checks: "full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator"
176. Port Connectivity Checks: "full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator"
177. Port Connectivity Checks: "full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:lcd_sys_0_avalon_master_translator"
178. Port Connectivity Checks: "full_sys:u0|full_sys_sdram_controller_0:sdram_controller_0|full_sys_sdram_controller_0_input_efifo_module:the_full_sys_sdram_controller_0_input_efifo_module"
179. Port Connectivity Checks: "full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0"
180. Port Connectivity Checks: "full_sys:u0|full_sys_jtag_uart_0:jtag_uart_0"
181. Port Connectivity Checks: "full_sys:u0|full_sys_altpll_0:altpll_0|full_sys_altpll_0_altpll_ubh2:sd1"
182. Port Connectivity Checks: "full_sys:u0|full_sys_altpll_0:altpll_0"
183. Port Connectivity Checks: "full_sys:u0"
184. SignalTap II Logic Analyzer Settings
185. Post-Synthesis Netlist Statistics for Top Partition
186. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
187. Elapsed Time Per Partition
188. Connections to In-System Debugging Instance "auto_signaltap_0"
189. Analysis & Synthesis Messages
190. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Jan 03 17:43:05 2016      ;
; Quartus II 64-Bit Version          ; 14.1.0 Build 186 12/03/2014 SJ Web Edition ;
; Revision Name                      ; LCD                                        ;
; Top-level Entity Name              ; DE0_Nano_top_level                         ;
; Family                             ; Cyclone IV E                               ;
; Total logic elements               ; 10,563                                     ;
;     Total combinational functions  ; 5,650                                      ;
;     Dedicated logic registers      ; 7,799                                      ;
; Total registers                    ; 7799                                       ;
; Total pins                         ; 112                                        ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 376,576                                    ;
; Embedded Multiplier 9-bit elements ; 4                                          ;
; Total PLLs                         ; 1                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                                      ; DE0_Nano_top_level ; LCD                ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                              ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                  ; Library     ;
+-----------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------+-------------+
; DE0_Nano_top_level.vhd                                                                        ; yes             ; User VHDL File                               ; Z:/ES/LCD/quartus/DE0_Nano_top_level.vhd                                                      ;             ;
; z:/es/lcd/quartus/db/ip/full_sys/full_sys.v                                                   ; yes             ; Auto-Found Verilog HDL File                  ; z:/es/lcd/quartus/db/ip/full_sys/full_sys.v                                                   ; full_sys    ;
; z:/es/lcd/quartus/db/ip/full_sys/submodules/lcd.vhd                                           ; yes             ; Auto-Found VHDL File                         ; z:/es/lcd/quartus/db/ip/full_sys/submodules/lcd.vhd                                           ; full_sys    ;
; z:/es/lcd/quartus/db/ip/full_sys/submodules/altera_avalon_sc_fifo.v                           ; yes             ; Auto-Found SystemVerilog HDL File            ; z:/es/lcd/quartus/db/ip/full_sys/submodules/altera_avalon_sc_fifo.v                           ; full_sys    ;
; z:/es/lcd/quartus/db/ip/full_sys/submodules/altera_merlin_address_alignment.sv                ; yes             ; Auto-Found SystemVerilog HDL File            ; z:/es/lcd/quartus/db/ip/full_sys/submodules/altera_merlin_address_alignment.sv                ; full_sys    ;
; z:/es/lcd/quartus/db/ip/full_sys/submodules/altera_merlin_arbitrator.sv                       ; yes             ; Auto-Found SystemVerilog HDL File            ; z:/es/lcd/quartus/db/ip/full_sys/submodules/altera_merlin_arbitrator.sv                       ; full_sys    ;
; z:/es/lcd/quartus/db/ip/full_sys/submodules/altera_merlin_burst_adapter.sv                    ; yes             ; Auto-Found SystemVerilog HDL File            ; z:/es/lcd/quartus/db/ip/full_sys/submodules/altera_merlin_burst_adapter.sv                    ; full_sys    ;
; z:/es/lcd/quartus/db/ip/full_sys/submodules/altera_merlin_burst_adapter_13_1.sv               ; yes             ; Auto-Found SystemVerilog HDL File            ; z:/es/lcd/quartus/db/ip/full_sys/submodules/altera_merlin_burst_adapter_13_1.sv               ; full_sys    ;
; z:/es/lcd/quartus/db/ip/full_sys/submodules/altera_merlin_burst_uncompressor.sv               ; yes             ; Auto-Found SystemVerilog HDL File            ; z:/es/lcd/quartus/db/ip/full_sys/submodules/altera_merlin_burst_uncompressor.sv               ; full_sys    ;
; z:/es/lcd/quartus/db/ip/full_sys/submodules/altera_merlin_master_agent.sv                     ; yes             ; Auto-Found SystemVerilog HDL File            ; z:/es/lcd/quartus/db/ip/full_sys/submodules/altera_merlin_master_agent.sv                     ; full_sys    ;
; z:/es/lcd/quartus/db/ip/full_sys/submodules/altera_merlin_master_translator.sv                ; yes             ; Auto-Found SystemVerilog HDL File            ; z:/es/lcd/quartus/db/ip/full_sys/submodules/altera_merlin_master_translator.sv                ; full_sys    ;
; z:/es/lcd/quartus/db/ip/full_sys/submodules/altera_merlin_slave_agent.sv                      ; yes             ; Auto-Found SystemVerilog HDL File            ; z:/es/lcd/quartus/db/ip/full_sys/submodules/altera_merlin_slave_agent.sv                      ; full_sys    ;
; z:/es/lcd/quartus/db/ip/full_sys/submodules/altera_merlin_slave_translator.sv                 ; yes             ; Auto-Found SystemVerilog HDL File            ; z:/es/lcd/quartus/db/ip/full_sys/submodules/altera_merlin_slave_translator.sv                 ; full_sys    ;
; z:/es/lcd/quartus/db/ip/full_sys/submodules/altera_merlin_traffic_limiter.sv                  ; yes             ; Auto-Found SystemVerilog HDL File            ; z:/es/lcd/quartus/db/ip/full_sys/submodules/altera_merlin_traffic_limiter.sv                  ; full_sys    ;
; z:/es/lcd/quartus/db/ip/full_sys/submodules/altera_merlin_width_adapter.sv                    ; yes             ; Auto-Found SystemVerilog HDL File            ; z:/es/lcd/quartus/db/ip/full_sys/submodules/altera_merlin_width_adapter.sv                    ; full_sys    ;
; z:/es/lcd/quartus/db/ip/full_sys/submodules/altera_reset_controller.v                         ; yes             ; Auto-Found Verilog HDL File                  ; z:/es/lcd/quartus/db/ip/full_sys/submodules/altera_reset_controller.v                         ; full_sys    ;
; z:/es/lcd/quartus/db/ip/full_sys/submodules/altera_reset_synchronizer.v                       ; yes             ; Auto-Found Verilog HDL File                  ; z:/es/lcd/quartus/db/ip/full_sys/submodules/altera_reset_synchronizer.v                       ; full_sys    ;
; z:/es/lcd/quartus/db/ip/full_sys/submodules/controller.vhd                                    ; yes             ; Auto-Found VHDL File                         ; z:/es/lcd/quartus/db/ip/full_sys/submodules/controller.vhd                                    ; full_sys    ;
; z:/es/lcd/quartus/db/ip/full_sys/submodules/fifo.vhd                                          ; yes             ; Auto-Found Wizard-Generated File             ; z:/es/lcd/quartus/db/ip/full_sys/submodules/fifo.vhd                                          ; full_sys    ;
; z:/es/lcd/quartus/db/ip/full_sys/submodules/full_sys_altpll_0.v                               ; yes             ; Auto-Found Verilog HDL File                  ; z:/es/lcd/quartus/db/ip/full_sys/submodules/full_sys_altpll_0.v                               ; full_sys    ;
; z:/es/lcd/quartus/db/ip/full_sys/submodules/full_sys_irq_mapper.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; z:/es/lcd/quartus/db/ip/full_sys/submodules/full_sys_irq_mapper.sv                            ; full_sys    ;
; z:/es/lcd/quartus/db/ip/full_sys/submodules/full_sys_jtag_uart_0.v                            ; yes             ; Auto-Found Verilog HDL File                  ; z:/es/lcd/quartus/db/ip/full_sys/submodules/full_sys_jtag_uart_0.v                            ; full_sys    ;
; z:/es/lcd/quartus/db/ip/full_sys/submodules/full_sys_mm_interconnect_0.v                      ; yes             ; Auto-Found Verilog HDL File                  ; z:/es/lcd/quartus/db/ip/full_sys/submodules/full_sys_mm_interconnect_0.v                      ; full_sys    ;
; z:/es/lcd/quartus/db/ip/full_sys/submodules/full_sys_mm_interconnect_0_cmd_demux.sv           ; yes             ; Auto-Found SystemVerilog HDL File            ; z:/es/lcd/quartus/db/ip/full_sys/submodules/full_sys_mm_interconnect_0_cmd_demux.sv           ; full_sys    ;
; z:/es/lcd/quartus/db/ip/full_sys/submodules/full_sys_mm_interconnect_0_cmd_demux_001.sv       ; yes             ; Auto-Found SystemVerilog HDL File            ; z:/es/lcd/quartus/db/ip/full_sys/submodules/full_sys_mm_interconnect_0_cmd_demux_001.sv       ; full_sys    ;
; z:/es/lcd/quartus/db/ip/full_sys/submodules/full_sys_mm_interconnect_0_cmd_demux_002.sv       ; yes             ; Auto-Found SystemVerilog HDL File            ; z:/es/lcd/quartus/db/ip/full_sys/submodules/full_sys_mm_interconnect_0_cmd_demux_002.sv       ; full_sys    ;
; z:/es/lcd/quartus/db/ip/full_sys/submodules/full_sys_mm_interconnect_0_cmd_mux.sv             ; yes             ; Auto-Found SystemVerilog HDL File            ; z:/es/lcd/quartus/db/ip/full_sys/submodules/full_sys_mm_interconnect_0_cmd_mux.sv             ; full_sys    ;
; z:/es/lcd/quartus/db/ip/full_sys/submodules/full_sys_mm_interconnect_0_cmd_mux_001.sv         ; yes             ; Auto-Found SystemVerilog HDL File            ; z:/es/lcd/quartus/db/ip/full_sys/submodules/full_sys_mm_interconnect_0_cmd_mux_001.sv         ; full_sys    ;
; z:/es/lcd/quartus/db/ip/full_sys/submodules/full_sys_mm_interconnect_0_cmd_mux_002.sv         ; yes             ; Auto-Found SystemVerilog HDL File            ; z:/es/lcd/quartus/db/ip/full_sys/submodules/full_sys_mm_interconnect_0_cmd_mux_002.sv         ; full_sys    ;
; z:/es/lcd/quartus/db/ip/full_sys/submodules/full_sys_mm_interconnect_0_router.sv              ; yes             ; Auto-Found SystemVerilog HDL File            ; z:/es/lcd/quartus/db/ip/full_sys/submodules/full_sys_mm_interconnect_0_router.sv              ; full_sys    ;
; z:/es/lcd/quartus/db/ip/full_sys/submodules/full_sys_mm_interconnect_0_router_001.sv          ; yes             ; Auto-Found SystemVerilog HDL File            ; z:/es/lcd/quartus/db/ip/full_sys/submodules/full_sys_mm_interconnect_0_router_001.sv          ; full_sys    ;
; z:/es/lcd/quartus/db/ip/full_sys/submodules/full_sys_mm_interconnect_0_router_002.sv          ; yes             ; Auto-Found SystemVerilog HDL File            ; z:/es/lcd/quartus/db/ip/full_sys/submodules/full_sys_mm_interconnect_0_router_002.sv          ; full_sys    ;
; z:/es/lcd/quartus/db/ip/full_sys/submodules/full_sys_mm_interconnect_0_router_003.sv          ; yes             ; Auto-Found SystemVerilog HDL File            ; z:/es/lcd/quartus/db/ip/full_sys/submodules/full_sys_mm_interconnect_0_router_003.sv          ; full_sys    ;
; z:/es/lcd/quartus/db/ip/full_sys/submodules/full_sys_mm_interconnect_0_router_004.sv          ; yes             ; Auto-Found SystemVerilog HDL File            ; z:/es/lcd/quartus/db/ip/full_sys/submodules/full_sys_mm_interconnect_0_router_004.sv          ; full_sys    ;
; z:/es/lcd/quartus/db/ip/full_sys/submodules/full_sys_mm_interconnect_0_router_005.sv          ; yes             ; Auto-Found SystemVerilog HDL File            ; z:/es/lcd/quartus/db/ip/full_sys/submodules/full_sys_mm_interconnect_0_router_005.sv          ; full_sys    ;
; z:/es/lcd/quartus/db/ip/full_sys/submodules/full_sys_mm_interconnect_0_rsp_demux.sv           ; yes             ; Auto-Found SystemVerilog HDL File            ; z:/es/lcd/quartus/db/ip/full_sys/submodules/full_sys_mm_interconnect_0_rsp_demux.sv           ; full_sys    ;
; z:/es/lcd/quartus/db/ip/full_sys/submodules/full_sys_mm_interconnect_0_rsp_demux_001.sv       ; yes             ; Auto-Found SystemVerilog HDL File            ; z:/es/lcd/quartus/db/ip/full_sys/submodules/full_sys_mm_interconnect_0_rsp_demux_001.sv       ; full_sys    ;
; z:/es/lcd/quartus/db/ip/full_sys/submodules/full_sys_mm_interconnect_0_rsp_demux_002.sv       ; yes             ; Auto-Found SystemVerilog HDL File            ; z:/es/lcd/quartus/db/ip/full_sys/submodules/full_sys_mm_interconnect_0_rsp_demux_002.sv       ; full_sys    ;
; z:/es/lcd/quartus/db/ip/full_sys/submodules/full_sys_mm_interconnect_0_rsp_mux.sv             ; yes             ; Auto-Found SystemVerilog HDL File            ; z:/es/lcd/quartus/db/ip/full_sys/submodules/full_sys_mm_interconnect_0_rsp_mux.sv             ; full_sys    ;
; z:/es/lcd/quartus/db/ip/full_sys/submodules/full_sys_mm_interconnect_0_rsp_mux_001.sv         ; yes             ; Auto-Found SystemVerilog HDL File            ; z:/es/lcd/quartus/db/ip/full_sys/submodules/full_sys_mm_interconnect_0_rsp_mux_001.sv         ; full_sys    ;
; z:/es/lcd/quartus/db/ip/full_sys/submodules/full_sys_mm_interconnect_0_rsp_mux_002.sv         ; yes             ; Auto-Found SystemVerilog HDL File            ; z:/es/lcd/quartus/db/ip/full_sys/submodules/full_sys_mm_interconnect_0_rsp_mux_002.sv         ; full_sys    ;
; z:/es/lcd/quartus/db/ip/full_sys/submodules/full_sys_nios2_qsys_0.v                           ; yes             ; Encrypted Auto-Found Verilog HDL File        ; z:/es/lcd/quartus/db/ip/full_sys/submodules/full_sys_nios2_qsys_0.v                           ; full_sys    ;
; z:/es/lcd/quartus/db/ip/full_sys/submodules/full_sys_nios2_qsys_0_ic_tag_ram.mif              ; yes             ; Auto-Found Memory Initialization File        ; z:/es/lcd/quartus/db/ip/full_sys/submodules/full_sys_nios2_qsys_0_ic_tag_ram.mif              ; full_sys    ;
; z:/es/lcd/quartus/db/ip/full_sys/submodules/full_sys_nios2_qsys_0_jtag_debug_module_sysclk.v  ; yes             ; Auto-Found Verilog HDL File                  ; z:/es/lcd/quartus/db/ip/full_sys/submodules/full_sys_nios2_qsys_0_jtag_debug_module_sysclk.v  ; full_sys    ;
; z:/es/lcd/quartus/db/ip/full_sys/submodules/full_sys_nios2_qsys_0_jtag_debug_module_tck.v     ; yes             ; Auto-Found Verilog HDL File                  ; z:/es/lcd/quartus/db/ip/full_sys/submodules/full_sys_nios2_qsys_0_jtag_debug_module_tck.v     ; full_sys    ;
; z:/es/lcd/quartus/db/ip/full_sys/submodules/full_sys_nios2_qsys_0_jtag_debug_module_wrapper.v ; yes             ; Auto-Found Verilog HDL File                  ; z:/es/lcd/quartus/db/ip/full_sys/submodules/full_sys_nios2_qsys_0_jtag_debug_module_wrapper.v ; full_sys    ;
; z:/es/lcd/quartus/db/ip/full_sys/submodules/full_sys_nios2_qsys_0_mult_cell.v                 ; yes             ; Auto-Found Verilog HDL File                  ; z:/es/lcd/quartus/db/ip/full_sys/submodules/full_sys_nios2_qsys_0_mult_cell.v                 ; full_sys    ;
; z:/es/lcd/quartus/db/ip/full_sys/submodules/full_sys_nios2_qsys_0_oci_test_bench.v            ; yes             ; Auto-Found Verilog HDL File                  ; z:/es/lcd/quartus/db/ip/full_sys/submodules/full_sys_nios2_qsys_0_oci_test_bench.v            ; full_sys    ;
; z:/es/lcd/quartus/db/ip/full_sys/submodules/full_sys_nios2_qsys_0_ociram_default_contents.mif ; yes             ; Auto-Found Memory Initialization File        ; z:/es/lcd/quartus/db/ip/full_sys/submodules/full_sys_nios2_qsys_0_ociram_default_contents.mif ; full_sys    ;
; z:/es/lcd/quartus/db/ip/full_sys/submodules/full_sys_nios2_qsys_0_rf_ram_a.mif                ; yes             ; Auto-Found Memory Initialization File        ; z:/es/lcd/quartus/db/ip/full_sys/submodules/full_sys_nios2_qsys_0_rf_ram_a.mif                ; full_sys    ;
; z:/es/lcd/quartus/db/ip/full_sys/submodules/full_sys_nios2_qsys_0_rf_ram_b.mif                ; yes             ; Auto-Found Memory Initialization File        ; z:/es/lcd/quartus/db/ip/full_sys/submodules/full_sys_nios2_qsys_0_rf_ram_b.mif                ; full_sys    ;
; z:/es/lcd/quartus/db/ip/full_sys/submodules/full_sys_nios2_qsys_0_test_bench.v                ; yes             ; Auto-Found Verilog HDL File                  ; z:/es/lcd/quartus/db/ip/full_sys/submodules/full_sys_nios2_qsys_0_test_bench.v                ; full_sys    ;
; z:/es/lcd/quartus/db/ip/full_sys/submodules/full_sys_sdram_controller_0.v                     ; yes             ; Auto-Found Verilog HDL File                  ; z:/es/lcd/quartus/db/ip/full_sys/submodules/full_sys_sdram_controller_0.v                     ; full_sys    ;
; z:/es/lcd/quartus/db/ip/full_sys/submodules/master.vhd                                        ; yes             ; Auto-Found VHDL File                         ; z:/es/lcd/quartus/db/ip/full_sys/submodules/master.vhd                                        ; full_sys    ;
; z:/es/lcd/quartus/db/ip/full_sys/submodules/slave.vhd                                         ; yes             ; Auto-Found VHDL File                         ; z:/es/lcd/quartus/db/ip/full_sys/submodules/slave.vhd                                         ; full_sys    ;
; scfifo.tdf                                                                                    ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/scfifo.tdf                                     ;             ;
; a_regfifo.inc                                                                                 ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/a_regfifo.inc                                  ;             ;
; a_dpfifo.inc                                                                                  ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/a_dpfifo.inc                                   ;             ;
; a_i2fifo.inc                                                                                  ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/a_i2fifo.inc                                   ;             ;
; a_fffifo.inc                                                                                  ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/a_fffifo.inc                                   ;             ;
; a_f2fifo.inc                                                                                  ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/a_f2fifo.inc                                   ;             ;
; aglobal141.inc                                                                                ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/aglobal141.inc                                 ;             ;
; db/scfifo_jr21.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; Z:/ES/LCD/quartus/db/scfifo_jr21.tdf                                                          ;             ;
; db/a_dpfifo_q131.tdf                                                                          ; yes             ; Auto-Generated Megafunction                  ; Z:/ES/LCD/quartus/db/a_dpfifo_q131.tdf                                                        ;             ;
; db/a_fefifo_7cf.tdf                                                                           ; yes             ; Auto-Generated Megafunction                  ; Z:/ES/LCD/quartus/db/a_fefifo_7cf.tdf                                                         ;             ;
; db/cntr_do7.tdf                                                                               ; yes             ; Auto-Generated Megafunction                  ; Z:/ES/LCD/quartus/db/cntr_do7.tdf                                                             ;             ;
; db/dpram_nl21.tdf                                                                             ; yes             ; Auto-Generated Megafunction                  ; Z:/ES/LCD/quartus/db/dpram_nl21.tdf                                                           ;             ;
; db/altsyncram_r1m1.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; Z:/ES/LCD/quartus/db/altsyncram_r1m1.tdf                                                      ;             ;
; db/cntr_1ob.tdf                                                                               ; yes             ; Auto-Generated Megafunction                  ; Z:/ES/LCD/quartus/db/cntr_1ob.tdf                                                             ;             ;
; alt_jtag_atlantic.v                                                                           ; yes             ; Encrypted Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                            ;             ;
; altera_sld_agent_endpoint.vhd                                                                 ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd                  ;             ;
; altera_fabric_endpoint.vhd                                                                    ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/altera_fabric_endpoint.vhd                     ;             ;
; db/scfifo_l991.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; Z:/ES/LCD/quartus/db/scfifo_l991.tdf                                                          ;             ;
; db/a_dpfifo_6e31.tdf                                                                          ; yes             ; Auto-Generated Megafunction                  ; Z:/ES/LCD/quartus/db/a_dpfifo_6e31.tdf                                                        ;             ;
; db/a_fefifo_3bf.tdf                                                                           ; yes             ; Auto-Generated Megafunction                  ; Z:/ES/LCD/quartus/db/a_fefifo_3bf.tdf                                                         ;             ;
; db/cntr_rp7.tdf                                                                               ; yes             ; Auto-Generated Megafunction                  ; Z:/ES/LCD/quartus/db/cntr_rp7.tdf                                                             ;             ;
; db/dpram_v911.tdf                                                                             ; yes             ; Auto-Generated Megafunction                  ; Z:/ES/LCD/quartus/db/dpram_v911.tdf                                                           ;             ;
; db/altsyncram_i6k1.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; Z:/ES/LCD/quartus/db/altsyncram_i6k1.tdf                                                      ;             ;
; db/cntr_fpb.tdf                                                                               ; yes             ; Auto-Generated Megafunction                  ; Z:/ES/LCD/quartus/db/cntr_fpb.tdf                                                             ;             ;
; altsyncram.tdf                                                                                ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf                                 ;             ;
; stratix_ram_block.inc                                                                         ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/stratix_ram_block.inc                          ;             ;
; lpm_mux.inc                                                                                   ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/lpm_mux.inc                                    ;             ;
; lpm_decode.inc                                                                                ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/lpm_decode.inc                                 ;             ;
; a_rdenreg.inc                                                                                 ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/a_rdenreg.inc                                  ;             ;
; altrom.inc                                                                                    ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/altrom.inc                                     ;             ;
; altram.inc                                                                                    ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/altram.inc                                     ;             ;
; altdpram.inc                                                                                  ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/altdpram.inc                                   ;             ;
; db/altsyncram_cjd1.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; Z:/ES/LCD/quartus/db/altsyncram_cjd1.tdf                                                      ;             ;
; db/altsyncram_3vh1.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; Z:/ES/LCD/quartus/db/altsyncram_3vh1.tdf                                                      ;             ;
; db/altsyncram_6lh1.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; Z:/ES/LCD/quartus/db/altsyncram_6lh1.tdf                                                      ;             ;
; db/altsyncram_7lh1.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; Z:/ES/LCD/quartus/db/altsyncram_7lh1.tdf                                                      ;             ;
; altera_mult_add.tdf                                                                           ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/altera_mult_add.tdf                            ;             ;
; db/altera_mult_add_q1u2.v                                                                     ; yes             ; Auto-Generated Megafunction                  ; Z:/ES/LCD/quartus/db/altera_mult_add_q1u2.v                                                   ;             ;
; altera_mult_add_rtl.v                                                                         ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v                          ;             ;
; db/altera_mult_add_s1u2.v                                                                     ; yes             ; Auto-Generated Megafunction                  ; Z:/ES/LCD/quartus/db/altera_mult_add_s1u2.v                                                   ;             ;
; altera_std_synchronizer.v                                                                     ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                      ;             ;
; db/altsyncram_6b91.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; Z:/ES/LCD/quartus/db/altsyncram_6b91.tdf                                                      ;             ;
; sld_virtual_jtag_basic.v                                                                      ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                       ;             ;
; sld_jtag_endpoint_adapter.sv                                                                  ; yes             ; Encrypted Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.sv                   ;             ;
; sld_signaltap.vhd                                                                             ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/sld_signaltap.vhd                              ;             ;
; sld_signaltap_impl.vhd                                                                        ; yes             ; Encrypted Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                         ;             ;
; sld_ela_control.vhd                                                                           ; yes             ; Encrypted Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/sld_ela_control.vhd                            ;             ;
; lpm_shiftreg.tdf                                                                              ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                               ;             ;
; lpm_constant.inc                                                                              ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/lpm_constant.inc                               ;             ;
; dffeea.inc                                                                                    ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/dffeea.inc                                     ;             ;
; sld_mbpmg.vhd                                                                                 ; yes             ; Encrypted Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                  ;             ;
; sld_ela_trigger_flow_mgr.vhd                                                                  ; yes             ; Encrypted Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                   ;             ;
; sld_buffer_manager.vhd                                                                        ; yes             ; Encrypted Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                         ;             ;
; db/altsyncram_a224.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; Z:/ES/LCD/quartus/db/altsyncram_a224.tdf                                                      ;             ;
; altdpram.tdf                                                                                  ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/altdpram.tdf                                   ;             ;
; memmodes.inc                                                                                  ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/others/maxplus2/memmodes.inc                                 ;             ;
; a_hdffe.inc                                                                                   ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/a_hdffe.inc                                    ;             ;
; alt_le_rden_reg.inc                                                                           ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                            ;             ;
; altsyncram.inc                                                                                ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/altsyncram.inc                                 ;             ;
; lpm_mux.tdf                                                                                   ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/lpm_mux.tdf                                    ;             ;
; muxlut.inc                                                                                    ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/muxlut.inc                                     ;             ;
; bypassff.inc                                                                                  ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/bypassff.inc                                   ;             ;
; altshift.inc                                                                                  ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/altshift.inc                                   ;             ;
; db/mux_0tc.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; Z:/ES/LCD/quartus/db/mux_0tc.tdf                                                              ;             ;
; lpm_decode.tdf                                                                                ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/lpm_decode.tdf                                 ;             ;
; declut.inc                                                                                    ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/declut.inc                                     ;             ;
; lpm_compare.inc                                                                               ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/lpm_compare.inc                                ;             ;
; db/decode_dvf.tdf                                                                             ; yes             ; Auto-Generated Megafunction                  ; Z:/ES/LCD/quartus/db/decode_dvf.tdf                                                           ;             ;
; lpm_counter.tdf                                                                               ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/lpm_counter.tdf                                ;             ;
; lpm_add_sub.inc                                                                               ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                ;             ;
; cmpconst.inc                                                                                  ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/cmpconst.inc                                   ;             ;
; lpm_counter.inc                                                                               ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/lpm_counter.inc                                ;             ;
; alt_counter_stratix.inc                                                                       ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                        ;             ;
; db/cntr_gii.tdf                                                                               ; yes             ; Auto-Generated Megafunction                  ; Z:/ES/LCD/quartus/db/cntr_gii.tdf                                                             ;             ;
; db/cmpr_vgc.tdf                                                                               ; yes             ; Auto-Generated Megafunction                  ; Z:/ES/LCD/quartus/db/cmpr_vgc.tdf                                                             ;             ;
; db/cntr_h6j.tdf                                                                               ; yes             ; Auto-Generated Megafunction                  ; Z:/ES/LCD/quartus/db/cntr_h6j.tdf                                                             ;             ;
; db/cntr_jgi.tdf                                                                               ; yes             ; Auto-Generated Megafunction                  ; Z:/ES/LCD/quartus/db/cntr_jgi.tdf                                                             ;             ;
; db/cmpr_rgc.tdf                                                                               ; yes             ; Auto-Generated Megafunction                  ; Z:/ES/LCD/quartus/db/cmpr_rgc.tdf                                                             ;             ;
; db/cntr_23j.tdf                                                                               ; yes             ; Auto-Generated Megafunction                  ; Z:/ES/LCD/quartus/db/cntr_23j.tdf                                                             ;             ;
; db/cmpr_ngc.tdf                                                                               ; yes             ; Auto-Generated Megafunction                  ; Z:/ES/LCD/quartus/db/cmpr_ngc.tdf                                                             ;             ;
; sld_rom_sr.vhd                                                                                ; yes             ; Encrypted Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                 ;             ;
; sld_hub.vhd                                                                                   ; yes             ; Encrypted Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/sld_hub.vhd                                    ; work        ;
; db/ip/sld7f747c32/alt_sld_fab.v                                                               ; yes             ; Encrypted Auto-Found Verilog HDL File        ; Z:/ES/LCD/quartus/db/ip/sld7f747c32/alt_sld_fab.v                                             ; alt_sld_fab ;
; db/ip/sld7f747c32/submodules/alt_sld_fab_ident.sv                                             ; yes             ; Auto-Found SystemVerilog HDL File            ; Z:/ES/LCD/quartus/db/ip/sld7f747c32/submodules/alt_sld_fab_ident.sv                           ; alt_sld_fab ;
; db/ip/sld7f747c32/submodules/alt_sld_fab_presplit.sv                                          ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; Z:/ES/LCD/quartus/db/ip/sld7f747c32/submodules/alt_sld_fab_presplit.sv                        ; alt_sld_fab ;
; db/ip/sld7f747c32/submodules/alt_sld_fab_sldfabric.vhd                                        ; yes             ; Encrypted Auto-Found VHDL File               ; Z:/ES/LCD/quartus/db/ip/sld7f747c32/submodules/alt_sld_fab_sldfabric.vhd                      ; alt_sld_fab ;
; db/ip/sld7f747c32/submodules/alt_sld_fab_splitter.sv                                          ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; Z:/ES/LCD/quartus/db/ip/sld7f747c32/submodules/alt_sld_fab_splitter.sv                        ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                              ; yes             ; Encrypted Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                               ;             ;
; lpm_mult.tdf                                                                                  ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/lpm_mult.tdf                                   ;             ;
; multcore.inc                                                                                  ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/multcore.inc                                   ;             ;
; db/mult_jp01.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; Z:/ES/LCD/quartus/db/mult_jp01.tdf                                                            ;             ;
; db/mult_j011.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; Z:/ES/LCD/quartus/db/mult_j011.tdf                                                            ;             ;
+-----------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                             ;
+---------------------------------------------+-------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                     ;
+---------------------------------------------+-------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 10,563                                                                                    ;
;                                             ;                                                                                           ;
; Total combinational functions               ; 5650                                                                                      ;
; Logic element usage by number of LUT inputs ;                                                                                           ;
;     -- 4 input functions                    ; 3008                                                                                      ;
;     -- 3 input functions                    ; 1822                                                                                      ;
;     -- <=2 input functions                  ; 820                                                                                       ;
;                                             ;                                                                                           ;
; Logic elements by mode                      ;                                                                                           ;
;     -- normal mode                          ; 5102                                                                                      ;
;     -- arithmetic mode                      ; 548                                                                                       ;
;                                             ;                                                                                           ;
; Total registers                             ; 7799                                                                                      ;
;     -- Dedicated logic registers            ; 7799                                                                                      ;
;     -- I/O registers                        ; 0                                                                                         ;
;                                             ;                                                                                           ;
; I/O pins                                    ; 112                                                                                       ;
; Total memory bits                           ; 376576                                                                                    ;
;                                             ;                                                                                           ;
; Embedded Multiplier 9-bit elements          ; 4                                                                                         ;
;                                             ;                                                                                           ;
; Total PLLs                                  ; 1                                                                                         ;
;     -- PLLs                                 ; 1                                                                                         ;
;                                             ;                                                                                           ;
; Maximum fan-out node                        ; full_sys:u0|full_sys_altpll_0:altpll_0|full_sys_altpll_0_altpll_ubh2:sd1|wire_pll7_clk[0] ;
; Maximum fan-out                             ; 6430                                                                                      ;
; Total fan-out                               ; 55098                                                                                     ;
; Average fan-out                             ; 3.84                                                                                      ;
+---------------------------------------------+-------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                           ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                               ; Library Name ;
+----------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |DE0_Nano_top_level                                                                                                  ; 5650 (3)          ; 7799 (0)     ; 376576      ; 4            ; 0       ; 2         ; 112  ; 0            ; |DE0_Nano_top_level                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;    |full_sys:u0|                                                                                                     ; 3841 (0)          ; 2718 (0)     ; 177920      ; 4            ; 0       ; 2         ; 0    ; 0            ; |DE0_Nano_top_level|full_sys:u0                                                                                                                                                                                                                                                                                                                                                                   ; full_sys     ;
;       |LCD:lcd_sys_0|                                                                                                ; 370 (0)           ; 217 (0)      ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|full_sys:u0|LCD:lcd_sys_0                                                                                                                                                                                                                                                                                                                                                     ; full_sys     ;
;          |controller:b2v_inst5|                                                                                      ; 32 (32)           ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5                                                                                                                                                                                                                                                                                                                                ; full_sys     ;
;          |fifo:b2v_inst34|                                                                                           ; 61 (0)            ; 43 (0)       ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|full_sys:u0|LCD:lcd_sys_0|fifo:b2v_inst34                                                                                                                                                                                                                                                                                                                                     ; full_sys     ;
;             |scfifo:scfifo_component|                                                                                ; 61 (0)            ; 43 (0)       ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|full_sys:u0|LCD:lcd_sys_0|fifo:b2v_inst34|scfifo:scfifo_component                                                                                                                                                                                                                                                                                                             ; work         ;
;                |scfifo_l991:auto_generated|                                                                          ; 61 (13)           ; 43 (2)       ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|full_sys:u0|LCD:lcd_sys_0|fifo:b2v_inst34|scfifo:scfifo_component|scfifo_l991:auto_generated                                                                                                                                                                                                                                                                                  ; work         ;
;                   |a_dpfifo_6e31:dpfifo|                                                                             ; 48 (1)            ; 41 (0)       ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|full_sys:u0|LCD:lcd_sys_0|fifo:b2v_inst34|scfifo:scfifo_component|scfifo_l991:auto_generated|a_dpfifo_6e31:dpfifo                                                                                                                                                                                                                                                             ; work         ;
;                      |a_fefifo_3bf:fifo_state|                                                                       ; 21 (8)            ; 15 (2)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|full_sys:u0|LCD:lcd_sys_0|fifo:b2v_inst34|scfifo:scfifo_component|scfifo_l991:auto_generated|a_dpfifo_6e31:dpfifo|a_fefifo_3bf:fifo_state                                                                                                                                                                                                                                     ; work         ;
;                         |cntr_rp7:count_usedw|                                                                       ; 13 (13)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|full_sys:u0|LCD:lcd_sys_0|fifo:b2v_inst34|scfifo:scfifo_component|scfifo_l991:auto_generated|a_dpfifo_6e31:dpfifo|a_fefifo_3bf:fifo_state|cntr_rp7:count_usedw                                                                                                                                                                                                                ; work         ;
;                      |cntr_fpb:rd_ptr_count|                                                                         ; 13 (13)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|full_sys:u0|LCD:lcd_sys_0|fifo:b2v_inst34|scfifo:scfifo_component|scfifo_l991:auto_generated|a_dpfifo_6e31:dpfifo|cntr_fpb:rd_ptr_count                                                                                                                                                                                                                                       ; work         ;
;                      |cntr_fpb:wr_ptr|                                                                               ; 13 (13)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|full_sys:u0|LCD:lcd_sys_0|fifo:b2v_inst34|scfifo:scfifo_component|scfifo_l991:auto_generated|a_dpfifo_6e31:dpfifo|cntr_fpb:wr_ptr                                                                                                                                                                                                                                             ; work         ;
;                      |dpram_v911:FIFOram|                                                                            ; 0 (0)             ; 0 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|full_sys:u0|LCD:lcd_sys_0|fifo:b2v_inst34|scfifo:scfifo_component|scfifo_l991:auto_generated|a_dpfifo_6e31:dpfifo|dpram_v911:FIFOram                                                                                                                                                                                                                                          ; work         ;
;                         |altsyncram_i6k1:altsyncram1|                                                                ; 0 (0)             ; 0 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|full_sys:u0|LCD:lcd_sys_0|fifo:b2v_inst34|scfifo:scfifo_component|scfifo_l991:auto_generated|a_dpfifo_6e31:dpfifo|dpram_v911:FIFOram|altsyncram_i6k1:altsyncram1                                                                                                                                                                                                              ; work         ;
;          |master:b2v_inst|                                                                                           ; 215 (215)         ; 47 (47)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|full_sys:u0|LCD:lcd_sys_0|master:b2v_inst                                                                                                                                                                                                                                                                                                                                     ; full_sys     ;
;          |slave:b2v_inst12|                                                                                          ; 62 (62)           ; 120 (120)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12                                                                                                                                                                                                                                                                                                                                    ; full_sys     ;
;       |altera_reset_controller:rst_controller_001|                                                                   ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|full_sys:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                        ; full_sys     ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|full_sys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                             ; full_sys     ;
;       |altera_reset_controller:rst_controller_002|                                                                   ; 7 (6)             ; 16 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|full_sys:u0|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                                                                                        ; full_sys     ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                            ; 1 (1)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|full_sys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                         ; full_sys     ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|full_sys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                             ; full_sys     ;
;       |full_sys_altpll_0:altpll_0|                                                                                   ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|full_sys:u0|full_sys_altpll_0:altpll_0                                                                                                                                                                                                                                                                                                                                        ; full_sys     ;
;          |full_sys_altpll_0_altpll_ubh2:sd1|                                                                         ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|full_sys:u0|full_sys_altpll_0:altpll_0|full_sys_altpll_0_altpll_ubh2:sd1                                                                                                                                                                                                                                                                                                      ; full_sys     ;
;       |full_sys_jtag_uart_0:jtag_uart_0|                                                                             ; 145 (36)          ; 113 (13)     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|full_sys:u0|full_sys_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                                                                                  ; full_sys     ;
;          |alt_jtag_atlantic:full_sys_jtag_uart_0_alt_jtag_atlantic|                                                  ; 58 (58)           ; 60 (60)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|full_sys:u0|full_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:full_sys_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                                                                                                         ; work         ;
;          |full_sys_jtag_uart_0_scfifo_r:the_full_sys_jtag_uart_0_scfifo_r|                                           ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|full_sys:u0|full_sys_jtag_uart_0:jtag_uart_0|full_sys_jtag_uart_0_scfifo_r:the_full_sys_jtag_uart_0_scfifo_r                                                                                                                                                                                                                                                                  ; full_sys     ;
;             |scfifo:rfifo|                                                                                           ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|full_sys:u0|full_sys_jtag_uart_0:jtag_uart_0|full_sys_jtag_uart_0_scfifo_r:the_full_sys_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                     ; work         ;
;                |scfifo_jr21:auto_generated|                                                                          ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|full_sys:u0|full_sys_jtag_uart_0:jtag_uart_0|full_sys_jtag_uart_0_scfifo_r:the_full_sys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                                          ; work         ;
;                   |a_dpfifo_q131:dpfifo|                                                                             ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|full_sys:u0|full_sys_jtag_uart_0:jtag_uart_0|full_sys_jtag_uart_0_scfifo_r:the_full_sys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo                                                                                                                                                                                                     ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                       ; 14 (8)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|full_sys:u0|full_sys_jtag_uart_0:jtag_uart_0|full_sys_jtag_uart_0_scfifo_r:the_full_sys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                             ; work         ;
;                         |cntr_do7:count_usedw|                                                                       ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|full_sys:u0|full_sys_jtag_uart_0:jtag_uart_0|full_sys_jtag_uart_0_scfifo_r:the_full_sys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                                        ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                         ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|full_sys:u0|full_sys_jtag_uart_0:jtag_uart_0|full_sys_jtag_uart_0_scfifo_r:the_full_sys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                               ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                               ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|full_sys:u0|full_sys_jtag_uart_0:jtag_uart_0|full_sys_jtag_uart_0_scfifo_r:the_full_sys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                                     ; work         ;
;                      |dpram_nl21:FIFOram|                                                                            ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|full_sys:u0|full_sys_jtag_uart_0:jtag_uart_0|full_sys_jtag_uart_0_scfifo_r:the_full_sys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram                                                                                                                                                                                  ; work         ;
;                         |altsyncram_r1m1:altsyncram1|                                                                ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|full_sys:u0|full_sys_jtag_uart_0:jtag_uart_0|full_sys_jtag_uart_0_scfifo_r:the_full_sys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1                                                                                                                                                      ; work         ;
;          |full_sys_jtag_uart_0_scfifo_w:the_full_sys_jtag_uart_0_scfifo_w|                                           ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|full_sys:u0|full_sys_jtag_uart_0:jtag_uart_0|full_sys_jtag_uart_0_scfifo_w:the_full_sys_jtag_uart_0_scfifo_w                                                                                                                                                                                                                                                                  ; full_sys     ;
;             |scfifo:wfifo|                                                                                           ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|full_sys:u0|full_sys_jtag_uart_0:jtag_uart_0|full_sys_jtag_uart_0_scfifo_w:the_full_sys_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                     ; work         ;
;                |scfifo_jr21:auto_generated|                                                                          ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|full_sys:u0|full_sys_jtag_uart_0:jtag_uart_0|full_sys_jtag_uart_0_scfifo_w:the_full_sys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                                          ; work         ;
;                   |a_dpfifo_q131:dpfifo|                                                                             ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|full_sys:u0|full_sys_jtag_uart_0:jtag_uart_0|full_sys_jtag_uart_0_scfifo_w:the_full_sys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo                                                                                                                                                                                                     ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                       ; 13 (7)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|full_sys:u0|full_sys_jtag_uart_0:jtag_uart_0|full_sys_jtag_uart_0_scfifo_w:the_full_sys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                             ; work         ;
;                         |cntr_do7:count_usedw|                                                                       ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|full_sys:u0|full_sys_jtag_uart_0:jtag_uart_0|full_sys_jtag_uart_0_scfifo_w:the_full_sys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                                        ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                         ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|full_sys:u0|full_sys_jtag_uart_0:jtag_uart_0|full_sys_jtag_uart_0_scfifo_w:the_full_sys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                               ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                               ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|full_sys:u0|full_sys_jtag_uart_0:jtag_uart_0|full_sys_jtag_uart_0_scfifo_w:the_full_sys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                                     ; work         ;
;                      |dpram_nl21:FIFOram|                                                                            ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|full_sys:u0|full_sys_jtag_uart_0:jtag_uart_0|full_sys_jtag_uart_0_scfifo_w:the_full_sys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram                                                                                                                                                                                  ; work         ;
;                         |altsyncram_r1m1:altsyncram1|                                                                ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|full_sys:u0|full_sys_jtag_uart_0:jtag_uart_0|full_sys_jtag_uart_0_scfifo_w:the_full_sys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1                                                                                                                                                      ; work         ;
;       |full_sys_mm_interconnect_0:mm_interconnect_0|                                                                 ; 1113 (0)          ; 730 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                      ; full_sys     ;
;          |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|                                        ; 7 (7)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                   ; full_sys     ;
;          |altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rdata_fifo|                                           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rdata_fifo                                                                                                                                                                                                                                                      ; full_sys     ;
;          |altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rsp_fifo|                                             ; 8 (8)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                        ; full_sys     ;
;          |altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|                                       ; 11 (11)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo                                                                                                                                                                                                                                                  ; full_sys     ;
;          |altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|                                              ; 105 (105)         ; 170 (170)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo                                                                                                                                                                                                                                                         ; full_sys     ;
;          |altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|                                                ; 181 (181)         ; 192 (192)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                           ; full_sys     ;
;          |altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|                                           ; 278 (0)           ; 108 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter                                                                                                                                                                                                                                                      ; full_sys     ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                        ; 278 (278)         ; 108 (108)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                      ; full_sys     ;
;          |altera_merlin_master_agent:lcd_sys_0_avalon_master_agent|                                                  ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:lcd_sys_0_avalon_master_agent                                                                                                                                                                                                                                                             ; full_sys     ;
;          |altera_merlin_master_agent:nios2_qsys_0_data_master_agent|                                                 ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_agent                                                                                                                                                                                                                                                            ; full_sys     ;
;          |altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent|                                          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent                                                                                                                                                                                                                                                     ; full_sys     ;
;          |altera_merlin_master_translator:lcd_sys_0_avalon_master_translator|                                        ; 71 (71)           ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:lcd_sys_0_avalon_master_translator                                                                                                                                                                                                                                                   ; full_sys     ;
;          |altera_merlin_master_translator:nios2_qsys_0_data_master_translator|                                       ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator                                                                                                                                                                                                                                                  ; full_sys     ;
;          |altera_merlin_slave_agent:lcd_sys_0_avalon_slave_0_agent|                                                  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_sys_0_avalon_slave_0_agent                                                                                                                                                                                                                                                             ; full_sys     ;
;          |altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_agent|                                            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_agent                                                                                                                                                                                                                                                       ; full_sys     ;
;          |altera_merlin_slave_agent:sdram_controller_0_s1_agent|                                                     ; 42 (4)            ; 13 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent                                                                                                                                                                                                                                                                ; full_sys     ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                          ; 38 (38)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                  ; full_sys     ;
;          |altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|                                   ; 9 (9)             ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                                                              ; full_sys     ;
;          |altera_merlin_slave_translator:lcd_sys_0_avalon_slave_0_translator|                                        ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_sys_0_avalon_slave_0_translator                                                                                                                                                                                                                                                   ; full_sys     ;
;          |altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|                                  ; 1 (1)             ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator                                                                                                                                                                                                                                             ; full_sys     ;
;          |altera_merlin_traffic_limiter:nios2_qsys_0_instruction_master_limiter|                                     ; 16 (16)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_0_instruction_master_limiter                                                                                                                                                                                                                                                ; full_sys     ;
;          |altera_merlin_width_adapter:nios2_qsys_0_data_master_to_sdram_controller_0_s1_cmd_width_adapter|           ; 46 (46)           ; 52 (52)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_sdram_controller_0_s1_cmd_width_adapter                                                                                                                                                                                                                      ; full_sys     ;
;          |altera_merlin_width_adapter:nios2_qsys_0_instruction_master_to_sdram_controller_0_s1_cmd_width_adapter|    ; 13 (13)           ; 35 (35)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_instruction_master_to_sdram_controller_0_s1_cmd_width_adapter                                                                                                                                                                                                               ; full_sys     ;
;          |altera_merlin_width_adapter:sdram_controller_0_s1_to_nios2_qsys_0_data_master_rsp_width_adapter|           ; 19 (19)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_to_nios2_qsys_0_data_master_rsp_width_adapter                                                                                                                                                                                                                      ; full_sys     ;
;          |altera_merlin_width_adapter:sdram_controller_0_s1_to_nios2_qsys_0_instruction_master_rsp_width_adapter|    ; 17 (17)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_to_nios2_qsys_0_instruction_master_rsp_width_adapter                                                                                                                                                                                                               ; full_sys     ;
;          |full_sys_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                    ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|full_sys_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                               ; full_sys     ;
;          |full_sys_mm_interconnect_0_cmd_demux_002:cmd_demux_002|                                                    ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|full_sys_mm_interconnect_0_cmd_demux_002:cmd_demux_002                                                                                                                                                                                                                                                               ; full_sys     ;
;          |full_sys_mm_interconnect_0_cmd_mux:cmd_mux|                                                                ; 50 (40)           ; 7 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|full_sys_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                                           ; full_sys     ;
;             |altera_merlin_arbitrator:arb|                                                                           ; 10 (7)            ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|full_sys_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                              ; full_sys     ;
;                |altera_merlin_arb_adder:adder|                                                                       ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|full_sys_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                                                                                                                                                                ; full_sys     ;
;          |full_sys_mm_interconnect_0_cmd_mux_001:cmd_mux_001|                                                        ; 55 (51)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|full_sys_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                                                                                                                                   ; full_sys     ;
;             |altera_merlin_arbitrator:arb|                                                                           ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|full_sys_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                      ; full_sys     ;
;          |full_sys_mm_interconnect_0_router_001:router_001|                                                          ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|full_sys_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                     ; full_sys     ;
;          |full_sys_mm_interconnect_0_router_002:router_002|                                                          ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|full_sys_mm_interconnect_0_router_002:router_002                                                                                                                                                                                                                                                                     ; full_sys     ;
;          |full_sys_mm_interconnect_0_router_003:router_003|                                                          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|full_sys_mm_interconnect_0_router_003:router_003                                                                                                                                                                                                                                                                     ; full_sys     ;
;          |full_sys_mm_interconnect_0_rsp_demux:rsp_demux|                                                            ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|full_sys_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                                                       ; full_sys     ;
;          |full_sys_mm_interconnect_0_rsp_demux_001:rsp_demux_001|                                                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|full_sys_mm_interconnect_0_rsp_demux_001:rsp_demux_001                                                                                                                                                                                                                                                               ; full_sys     ;
;          |full_sys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                        ; 93 (93)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|full_sys_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                   ; full_sys     ;
;          |full_sys_mm_interconnect_0_rsp_mux_002:rsp_mux_002|                                                        ; 49 (49)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|full_sys_mm_interconnect_0_rsp_mux_002:rsp_mux_002                                                                                                                                                                                                                                                                   ; full_sys     ;
;       |full_sys_nios2_qsys_0:nios2_qsys_0|                                                                           ; 1943 (1353)       ; 1395 (873)   ; 45824       ; 4            ; 0       ; 2         ; 0    ; 0            ; |DE0_Nano_top_level|full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0                                                                                                                                                                                                                                                                                                                                ; full_sys     ;
;          |full_sys_nios2_qsys_0_ic_data_module:full_sys_nios2_qsys_0_ic_data|                                        ; 1 (0)             ; 1 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_ic_data_module:full_sys_nios2_qsys_0_ic_data                                                                                                                                                                                                                                                             ; full_sys     ;
;             |altsyncram:the_altsyncram|                                                                              ; 1 (0)             ; 1 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_ic_data_module:full_sys_nios2_qsys_0_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                                                   ; work         ;
;                |altsyncram_cjd1:auto_generated|                                                                      ; 1 (1)             ; 1 (1)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_ic_data_module:full_sys_nios2_qsys_0_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated                                                                                                                                                                                                    ; work         ;
;          |full_sys_nios2_qsys_0_ic_tag_module:full_sys_nios2_qsys_0_ic_tag|                                          ; 0 (0)             ; 0 (0)        ; 2816        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_ic_tag_module:full_sys_nios2_qsys_0_ic_tag                                                                                                                                                                                                                                                               ; full_sys     ;
;             |altsyncram:the_altsyncram|                                                                              ; 0 (0)             ; 0 (0)        ; 2816        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_ic_tag_module:full_sys_nios2_qsys_0_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                                     ; work         ;
;                |altsyncram_3vh1:auto_generated|                                                                      ; 0 (0)             ; 0 (0)        ; 2816        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_ic_tag_module:full_sys_nios2_qsys_0_ic_tag|altsyncram:the_altsyncram|altsyncram_3vh1:auto_generated                                                                                                                                                                                                      ; work         ;
;          |full_sys_nios2_qsys_0_mult_cell:the_full_sys_nios2_qsys_0_mult_cell|                                       ; 0 (0)             ; 48 (0)       ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |DE0_Nano_top_level|full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_mult_cell:the_full_sys_nios2_qsys_0_mult_cell                                                                                                                                                                                                                                                            ; full_sys     ;
;             |altera_mult_add:the_altmult_add_part_1|                                                                 ; 0 (0)             ; 32 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_Nano_top_level|full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_mult_cell:the_full_sys_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1                                                                                                                                                                                                                     ; work         ;
;                |altera_mult_add_q1u2:auto_generated|                                                                 ; 0 (0)             ; 32 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_Nano_top_level|full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_mult_cell:the_full_sys_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated                                                                                                                                                                                 ; work         ;
;                   |altera_mult_add_rtl:altera_mult_add_rtl1|                                                         ; 0 (0)             ; 32 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_Nano_top_level|full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_mult_cell:the_full_sys_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                        ; work         ;
;                      |ama_multiplier_function:multiplier_block|                                                      ; 0 (0)             ; 32 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_Nano_top_level|full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_mult_cell:the_full_sys_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                               ; work         ;
;                         |ama_register_function:multiplier_register_block_0|                                          ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_mult_cell:the_full_sys_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                                             ; work         ;
;                         |lpm_mult:Mult0|                                                                             ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_Nano_top_level|full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_mult_cell:the_full_sys_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                                                ; work         ;
;                            |mult_jp01:auto_generated|                                                                ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_Nano_top_level|full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_mult_cell:the_full_sys_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated                                                       ; work         ;
;             |altera_mult_add:the_altmult_add_part_2|                                                                 ; 0 (0)             ; 16 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_Nano_top_level|full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_mult_cell:the_full_sys_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2                                                                                                                                                                                                                     ; work         ;
;                |altera_mult_add_s1u2:auto_generated|                                                                 ; 0 (0)             ; 16 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_Nano_top_level|full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_mult_cell:the_full_sys_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated                                                                                                                                                                                 ; work         ;
;                   |altera_mult_add_rtl:altera_mult_add_rtl1|                                                         ; 0 (0)             ; 16 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_Nano_top_level|full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_mult_cell:the_full_sys_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                        ; work         ;
;                      |ama_multiplier_function:multiplier_block|                                                      ; 0 (0)             ; 16 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_Nano_top_level|full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_mult_cell:the_full_sys_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                               ; work         ;
;                         |ama_register_function:multiplier_register_block_0|                                          ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_mult_cell:the_full_sys_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                                             ; work         ;
;                         |lpm_mult:Mult0|                                                                             ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_Nano_top_level|full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_mult_cell:the_full_sys_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                                                ; work         ;
;                            |mult_j011:auto_generated|                                                                ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE0_Nano_top_level|full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_mult_cell:the_full_sys_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated                                                       ; work         ;
;          |full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|                                       ; 589 (34)          ; 473 (80)     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci                                                                                                                                                                                                                                                            ; full_sys     ;
;             |full_sys_nios2_qsys_0_jtag_debug_module_wrapper:the_full_sys_nios2_qsys_0_jtag_debug_module_wrapper|    ; 94 (0)            ; 96 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_jtag_debug_module_wrapper:the_full_sys_nios2_qsys_0_jtag_debug_module_wrapper                                                                                                                                                        ; full_sys     ;
;                |full_sys_nios2_qsys_0_jtag_debug_module_sysclk:the_full_sys_nios2_qsys_0_jtag_debug_module_sysclk|   ; 7 (7)             ; 49 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_jtag_debug_module_wrapper:the_full_sys_nios2_qsys_0_jtag_debug_module_wrapper|full_sys_nios2_qsys_0_jtag_debug_module_sysclk:the_full_sys_nios2_qsys_0_jtag_debug_module_sysclk                                                      ; full_sys     ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                                             ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_jtag_debug_module_wrapper:the_full_sys_nios2_qsys_0_jtag_debug_module_wrapper|full_sys_nios2_qsys_0_jtag_debug_module_sysclk:the_full_sys_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer4|                                             ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_jtag_debug_module_wrapper:the_full_sys_nios2_qsys_0_jtag_debug_module_wrapper|full_sys_nios2_qsys_0_jtag_debug_module_sysclk:the_full_sys_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; work         ;
;                |full_sys_nios2_qsys_0_jtag_debug_module_tck:the_full_sys_nios2_qsys_0_jtag_debug_module_tck|         ; 83 (83)           ; 47 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_jtag_debug_module_wrapper:the_full_sys_nios2_qsys_0_jtag_debug_module_wrapper|full_sys_nios2_qsys_0_jtag_debug_module_tck:the_full_sys_nios2_qsys_0_jtag_debug_module_tck                                                            ; full_sys     ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                             ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_jtag_debug_module_wrapper:the_full_sys_nios2_qsys_0_jtag_debug_module_wrapper|full_sys_nios2_qsys_0_jtag_debug_module_tck:the_full_sys_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                                             ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_jtag_debug_module_wrapper:the_full_sys_nios2_qsys_0_jtag_debug_module_wrapper|full_sys_nios2_qsys_0_jtag_debug_module_tck:the_full_sys_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; work         ;
;                |sld_virtual_jtag_basic:full_sys_nios2_qsys_0_jtag_debug_module_phy|                                  ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_jtag_debug_module_wrapper:the_full_sys_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:full_sys_nios2_qsys_0_jtag_debug_module_phy                                                                                     ; work         ;
;             |full_sys_nios2_qsys_0_nios2_avalon_reg:the_full_sys_nios2_qsys_0_nios2_avalon_reg|                      ; 9 (9)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_nios2_avalon_reg:the_full_sys_nios2_qsys_0_nios2_avalon_reg                                                                                                                                                                          ; full_sys     ;
;             |full_sys_nios2_qsys_0_nios2_oci_break:the_full_sys_nios2_qsys_0_nios2_oci_break|                        ; 86 (86)           ; 229 (229)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_nios2_oci_break:the_full_sys_nios2_qsys_0_nios2_oci_break                                                                                                                                                                            ; full_sys     ;
;             |full_sys_nios2_qsys_0_nios2_oci_dbrk:the_full_sys_nios2_qsys_0_nios2_oci_dbrk|                          ; 205 (46)          ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_nios2_oci_dbrk:the_full_sys_nios2_qsys_0_nios2_oci_dbrk                                                                                                                                                                              ; full_sys     ;
;                |full_sys_nios2_qsys_0_nios2_oci_match_paired:full_sys_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired| ; 72 (72)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_nios2_oci_dbrk:the_full_sys_nios2_qsys_0_nios2_oci_dbrk|full_sys_nios2_qsys_0_nios2_oci_match_paired:full_sys_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired                                                                          ; full_sys     ;
;                |full_sys_nios2_qsys_0_nios2_oci_match_single:full_sys_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single| ; 44 (44)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_nios2_oci_dbrk:the_full_sys_nios2_qsys_0_nios2_oci_dbrk|full_sys_nios2_qsys_0_nios2_oci_match_single:full_sys_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single                                                                          ; full_sys     ;
;                |full_sys_nios2_qsys_0_nios2_oci_match_single:full_sys_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single| ; 43 (43)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_nios2_oci_dbrk:the_full_sys_nios2_qsys_0_nios2_oci_dbrk|full_sys_nios2_qsys_0_nios2_oci_match_single:full_sys_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single                                                                          ; full_sys     ;
;             |full_sys_nios2_qsys_0_nios2_oci_debug:the_full_sys_nios2_qsys_0_nios2_oci_debug|                        ; 8 (8)             ; 9 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_nios2_oci_debug:the_full_sys_nios2_qsys_0_nios2_oci_debug                                                                                                                                                                            ; full_sys     ;
;                |altera_std_synchronizer:the_altera_std_synchronizer|                                                 ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_nios2_oci_debug:the_full_sys_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                        ; work         ;
;             |full_sys_nios2_qsys_0_nios2_oci_xbrk:the_full_sys_nios2_qsys_0_nios2_oci_xbrk|                          ; 39 (39)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_nios2_oci_xbrk:the_full_sys_nios2_qsys_0_nios2_oci_xbrk                                                                                                                                                                              ; full_sys     ;
;             |full_sys_nios2_qsys_0_nios2_ocimem:the_full_sys_nios2_qsys_0_nios2_ocimem|                              ; 114 (114)         ; 49 (49)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_nios2_ocimem:the_full_sys_nios2_qsys_0_nios2_ocimem                                                                                                                                                                                  ; full_sys     ;
;                |full_sys_nios2_qsys_0_ociram_sp_ram_module:full_sys_nios2_qsys_0_ociram_sp_ram|                      ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_nios2_ocimem:the_full_sys_nios2_qsys_0_nios2_ocimem|full_sys_nios2_qsys_0_ociram_sp_ram_module:full_sys_nios2_qsys_0_ociram_sp_ram                                                                                                   ; full_sys     ;
;                   |altsyncram:the_altsyncram|                                                                        ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_nios2_ocimem:the_full_sys_nios2_qsys_0_nios2_ocimem|full_sys_nios2_qsys_0_ociram_sp_ram_module:full_sys_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram                                                                         ; work         ;
;                      |altsyncram_6b91:auto_generated|                                                                ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_nios2_ocimem:the_full_sys_nios2_qsys_0_nios2_ocimem|full_sys_nios2_qsys_0_ociram_sp_ram_module:full_sys_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_6b91:auto_generated                                          ; work         ;
;          |full_sys_nios2_qsys_0_register_bank_a_module:full_sys_nios2_qsys_0_register_bank_a|                        ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_register_bank_a_module:full_sys_nios2_qsys_0_register_bank_a                                                                                                                                                                                                                                             ; full_sys     ;
;             |altsyncram:the_altsyncram|                                                                              ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_register_bank_a_module:full_sys_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                   ; work         ;
;                |altsyncram_6lh1:auto_generated|                                                                      ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_register_bank_a_module:full_sys_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_6lh1:auto_generated                                                                                                                                                                                    ; work         ;
;          |full_sys_nios2_qsys_0_register_bank_b_module:full_sys_nios2_qsys_0_register_bank_b|                        ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_register_bank_b_module:full_sys_nios2_qsys_0_register_bank_b                                                                                                                                                                                                                                             ; full_sys     ;
;             |altsyncram:the_altsyncram|                                                                              ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_register_bank_b_module:full_sys_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                   ; work         ;
;                |altsyncram_7lh1:auto_generated|                                                                      ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_register_bank_b_module:full_sys_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_7lh1:auto_generated                                                                                                                                                                                    ; work         ;
;       |full_sys_sdram_controller_0:sdram_controller_0|                                                               ; 263 (212)         ; 244 (154)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|full_sys:u0|full_sys_sdram_controller_0:sdram_controller_0                                                                                                                                                                                                                                                                                                                    ; full_sys     ;
;          |full_sys_sdram_controller_0_input_efifo_module:the_full_sys_sdram_controller_0_input_efifo_module|         ; 51 (51)           ; 90 (90)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|full_sys:u0|full_sys_sdram_controller_0:sdram_controller_0|full_sys_sdram_controller_0_input_efifo_module:the_full_sys_sdram_controller_0_input_efifo_module                                                                                                                                                                                                                  ; full_sys     ;
;    |sld_hub:auto_hub|                                                                                                ; 185 (1)           ; 110 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;       |alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|                  ; 184 (1)           ; 110 (7)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric                                                                                                                                                                                                                                                                  ; alt_sld_fab  ;
;          |alt_sld_fab_sldfabric:sldfabric|                                                                           ; 183 (0)           ; 103 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric                                                                                                                                                                                                                                  ; alt_sld_fab  ;
;             |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                           ; 183 (140)         ; 103 (74)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                                                                                                     ; work         ;
;                |sld_rom_sr:hub_info_reg|                                                                             ; 25 (25)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                                                                                                             ; work         ;
;                |sld_shadow_jsm:shadow_jsm|                                                                           ; 18 (18)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                                                                                                           ; work         ;
;    |sld_signaltap:auto_signaltap_0|                                                                                  ; 1621 (2)          ; 4971 (776)   ; 198656      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                        ; 1619 (0)          ; 4195 (0)     ; 198656      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                                                          ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                    ; 1619 (88)         ; 4195 (1630)  ; 198656      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                                                   ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                         ; 21 (0)            ; 58 (58)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                                                    ; work         ;
;                |lpm_decode:wdecoder|                                                                                 ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                                                ; work         ;
;                   |decode_dvf:auto_generated|                                                                        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                                                      ; work         ;
;                |lpm_mux:mux|                                                                                         ; 19 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                                                        ; work         ;
;                   |mux_0tc:auto_generated|                                                                           ; 19 (19)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_0tc:auto_generated                                                                                                                                                                 ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                        ; 0 (0)             ; 0 (0)        ; 198656      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                                                   ; work         ;
;                |altsyncram_a224:auto_generated|                                                                      ; 0 (0)             ; 0 (0)        ; 198656      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated                                                                                                                                                                                    ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                         ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                                                    ; work         ;
;             |lpm_shiftreg:status_register|                                                                           ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                                                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                ; 14 (14)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                                                           ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                             ; 73 (73)           ; 54 (54)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                                                        ; work         ;
;             |sld_ela_control:ela_control|                                                                            ; 909 (1)           ; 1956 (1)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                                                       ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                             ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                                               ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|              ; 776 (0)           ; 1940 (0)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                                                                ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                       ; 0 (0)             ; 1164 (1164)  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                                                     ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                   ; 776 (0)           ; 776 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                                                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:193:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:193:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:194:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:194:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:195:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:195:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:196:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:196:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:197:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:197:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:198:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:198:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:199:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:199:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:200:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:200:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:201:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:201:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:202:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:202:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:203:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:203:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:204:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:204:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:205:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:205:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:206:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:206:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:207:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:207:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:208:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:208:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:209:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:209:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:210:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:210:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:211:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:211:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:212:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:212:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:213:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:213:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:214:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:214:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:215:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:215:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:216:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:216:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:217:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:217:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:218:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:218:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:219:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:219:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:220:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:220:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:221:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:221:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:222:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:222:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:223:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:223:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:224:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:224:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:225:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:225:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:226:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:226:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:227:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:227:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:228:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:228:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:229:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:229:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:230:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:230:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:231:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:231:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:232:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:232:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:233:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:233:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:234:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:234:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:235:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:235:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:236:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:236:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:237:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:237:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:238:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:238:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:239:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:239:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:240:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:240:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:241:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:241:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:242:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:242:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:243:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:243:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:244:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:244:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:245:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:245:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:246:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:246:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:247:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:247:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:248:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:248:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:249:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:249:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:250:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:250:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:251:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:251:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:252:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:252:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:253:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:253:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:254:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:254:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:255:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:255:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:256:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:256:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:257:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:257:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:258:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:258:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:259:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:259:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:260:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:260:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:261:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:261:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:262:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:262:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:263:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:263:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:264:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:264:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:265:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:265:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:266:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:266:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:267:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:267:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:268:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:268:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:269:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:269:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:270:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:270:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:271:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:271:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:272:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:272:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:273:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:273:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:274:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:274:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:275:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:275:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:276:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:276:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:277:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:277:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:278:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:278:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:279:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:279:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:280:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:280:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:281:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:281:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:282:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:282:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:283:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:283:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:284:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:284:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:285:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:285:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:286:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:286:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:287:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:287:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:288:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:288:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:289:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:289:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:290:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:290:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:291:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:291:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:292:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:292:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:293:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:293:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:294:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:294:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:295:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:295:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:296:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:296:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:297:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:297:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:298:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:298:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:299:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:299:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:300:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:300:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:301:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:301:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:302:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:302:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:303:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:303:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:304:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:304:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:305:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:305:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:306:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:306:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:307:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:307:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:308:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:308:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:309:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:309:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:310:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:310:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:311:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:311:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:312:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:312:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:313:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:313:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:314:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:314:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:315:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:315:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:316:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:316:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:317:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:317:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:318:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:318:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:319:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:319:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:320:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:320:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:321:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:321:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:322:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:322:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:323:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:323:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:324:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:324:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:325:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:325:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:326:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:326:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:327:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:327:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:328:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:328:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:329:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:329:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:330:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:330:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:331:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:331:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:332:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:332:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:333:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:333:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:334:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:334:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:335:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:335:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:336:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:336:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:337:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:337:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:338:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:338:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:339:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:339:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:340:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:340:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:341:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:341:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:342:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:342:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:343:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:343:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:344:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:344:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:345:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:345:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:346:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:346:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:347:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:347:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:348:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:348:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:349:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:349:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:350:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:350:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:351:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:351:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:352:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:352:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:353:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:353:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:354:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:354:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:355:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:355:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:356:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:356:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:357:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:357:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:358:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:358:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:359:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:359:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:360:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:360:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:361:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:361:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:362:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:362:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:363:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:363:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:364:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:364:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:365:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:365:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:366:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:366:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:367:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:367:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:368:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:368:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:369:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:369:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:370:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:370:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:371:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:371:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:372:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:372:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:373:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:373:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:374:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:374:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:375:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:375:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:376:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:376:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:377:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:377:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:378:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:378:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:379:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:379:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:380:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:380:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:381:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:381:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:382:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:382:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:383:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:383:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:384:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:384:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:385:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:385:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:386:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:386:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:387:sm1|                                       ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:387:sm1                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1                                           ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1                                           ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                       ; 132 (132)         ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                                                         ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                          ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                                                 ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                       ; 467 (11)          ; 450 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                                                  ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                           ; 11 (0)            ; 9 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                                                        ; work         ;
;                   |cntr_gii:auto_generated|                                                                          ; 11 (11)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_gii:auto_generated                                                                                                ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                    ; 9 (0)             ; 9 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                                                 ; work         ;
;                   |cntr_h6j:auto_generated|                                                                          ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_h6j:auto_generated                                                                                                                         ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                          ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                                                       ; work         ;
;                   |cntr_jgi:auto_generated|                                                                          ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_jgi:auto_generated                                                                                                               ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                             ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                                                          ; work         ;
;                   |cntr_23j:auto_generated|                                                                          ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                                                                  ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                    ; 19 (19)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                                                 ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                     ; 388 (388)         ; 388 (388)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                                                  ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                  ; 19 (19)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                                               ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                  ; 30 (30)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_Nano_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                                                             ; work         ;
+----------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                            ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                               ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------------------------------+
; full_sys:u0|LCD:lcd_sys_0|fifo:b2v_inst34|scfifo:scfifo_component|scfifo_l991:auto_generated|a_dpfifo_6e31:dpfifo|dpram_v911:FIFOram|altsyncram_i6k1:altsyncram1|ALTSYNCRAM                                                                                                                                                                     ; AUTO ; Simple Dual Port ; 8192         ; 16           ; 8192         ; 16           ; 131072 ; None                                              ;
; full_sys:u0|full_sys_jtag_uart_0:jtag_uart_0|full_sys_jtag_uart_0_scfifo_r:the_full_sys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ALTSYNCRAM                                                                                                             ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                                              ;
; full_sys:u0|full_sys_jtag_uart_0:jtag_uart_0|full_sys_jtag_uart_0_scfifo_w:the_full_sys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ALTSYNCRAM                                                                                                             ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                                              ;
; full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_ic_data_module:full_sys_nios2_qsys_0_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ALTSYNCRAM                                                                                                                                                           ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768  ; None                                              ;
; full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_ic_tag_module:full_sys_nios2_qsys_0_ic_tag|altsyncram:the_altsyncram|altsyncram_3vh1:auto_generated|ALTSYNCRAM                                                                                                                                                             ; AUTO ; Simple Dual Port ; 128          ; 22           ; 128          ; 22           ; 2816   ; full_sys_nios2_qsys_0_ic_tag_ram.mif              ;
; full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_nios2_ocimem:the_full_sys_nios2_qsys_0_nios2_ocimem|full_sys_nios2_qsys_0_ociram_sp_ram_module:full_sys_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_6b91:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192   ; full_sys_nios2_qsys_0_ociram_default_contents.mif ;
; full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_register_bank_a_module:full_sys_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_6lh1:auto_generated|ALTSYNCRAM                                                                                                                                           ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; full_sys_nios2_qsys_0_rf_ram_a.mif                ;
; full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_register_bank_b_module:full_sys_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_7lh1:auto_generated|ALTSYNCRAM                                                                                                                                           ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; full_sys_nios2_qsys_0_rf_ram_b.mif                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a224:auto_generated|ALTSYNCRAM                                                                                                                                           ; AUTO ; Simple Dual Port ; 512          ; 388          ; 512          ; 388          ; 198656 ; None                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 2           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 4           ;
; Signed Embedded Multipliers           ; 1           ;
; Unsigned Embedded Multipliers         ; 1           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+------------------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
; Vendor ; IP Core Name                       ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                                                                    ; IP Include File              ;
+--------+------------------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |DE0_Nano_top_level|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric                                                                                                                                                                                                   ;                              ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |DE0_Nano_top_level|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_presplit:presplit                                                                                                                                                                     ;                              ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |DE0_Nano_top_level|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric                                                                                                                                                                   ;                              ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |DE0_Nano_top_level|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_splitter:splitter                                                                                                                                                                     ;                              ;
; N/A    ; Qsys                               ; 14.1    ; N/A          ; N/A          ; |DE0_Nano_top_level|full_sys:u0                                                                                                                                                                                                                                                                                                    ; Z:/ES/LCD/qsys/full_sys.qsys ;
; Altera ; altpll                             ; 14.1    ; N/A          ; N/A          ; |DE0_Nano_top_level|full_sys:u0|full_sys_altpll_0:altpll_0                                                                                                                                                                                                                                                                         ; Z:/ES/LCD/qsys/full_sys.qsys ;
; Altera ; altera_irq_mapper                  ; 14.1    ; N/A          ; N/A          ; |DE0_Nano_top_level|full_sys:u0|full_sys_irq_mapper:irq_mapper                                                                                                                                                                                                                                                                     ; Z:/ES/LCD/qsys/full_sys.qsys ;
; Altera ; altera_avalon_jtag_uart            ; 14.1    ; N/A          ; N/A          ; |DE0_Nano_top_level|full_sys:u0|full_sys_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                   ; Z:/ES/LCD/qsys/full_sys.qsys ;
; Altera ; altera_mm_interconnect             ; 14.1    ; N/A          ; N/A          ; |DE0_Nano_top_level|full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                       ; Z:/ES/LCD/qsys/full_sys.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 14.1    ; N/A          ; N/A          ; |DE0_Nano_top_level|full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|full_sys_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                        ; Z:/ES/LCD/qsys/full_sys.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 14.1    ; N/A          ; N/A          ; |DE0_Nano_top_level|full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|full_sys_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                ; Z:/ES/LCD/qsys/full_sys.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 14.1    ; N/A          ; N/A          ; |DE0_Nano_top_level|full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|full_sys_mm_interconnect_0_cmd_demux_002:cmd_demux_002                                                                                                                                                                                                ; Z:/ES/LCD/qsys/full_sys.qsys ;
; Altera ; altera_merlin_multiplexer          ; 14.1    ; N/A          ; N/A          ; |DE0_Nano_top_level|full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|full_sys_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                            ; Z:/ES/LCD/qsys/full_sys.qsys ;
; Altera ; altera_merlin_multiplexer          ; 14.1    ; N/A          ; N/A          ; |DE0_Nano_top_level|full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|full_sys_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                                                                    ; Z:/ES/LCD/qsys/full_sys.qsys ;
; Altera ; altera_merlin_multiplexer          ; 14.1    ; N/A          ; N/A          ; |DE0_Nano_top_level|full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|full_sys_mm_interconnect_0_cmd_mux_002:cmd_mux_002                                                                                                                                                                                                    ; Z:/ES/LCD/qsys/full_sys.qsys ;
; Altera ; altera_merlin_multiplexer          ; 14.1    ; N/A          ; N/A          ; |DE0_Nano_top_level|full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|full_sys_mm_interconnect_0_cmd_mux_002:cmd_mux_003                                                                                                                                                                                                    ; Z:/ES/LCD/qsys/full_sys.qsys ;
; Altera ; altera_merlin_slave_agent          ; 14.1    ; N/A          ; N/A          ; |DE0_Nano_top_level|full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent                                                                                                                                                                                         ; Z:/ES/LCD/qsys/full_sys.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 14.1    ; N/A          ; N/A          ; |DE0_Nano_top_level|full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo                                                                                                                                                                                  ; Z:/ES/LCD/qsys/full_sys.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 14.1    ; N/A          ; N/A          ; |DE0_Nano_top_level|full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                    ; Z:/ES/LCD/qsys/full_sys.qsys ;
; Altera ; altera_merlin_slave_translator     ; 14.1    ; N/A          ; N/A          ; |DE0_Nano_top_level|full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                               ; Z:/ES/LCD/qsys/full_sys.qsys ;
; Altera ; altera_merlin_master_agent         ; 14.1    ; N/A          ; N/A          ; |DE0_Nano_top_level|full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:lcd_sys_0_avalon_master_agent                                                                                                                                                                                              ; Z:/ES/LCD/qsys/full_sys.qsys ;
; Altera ; altera_merlin_master_translator    ; 14.1    ; N/A          ; N/A          ; |DE0_Nano_top_level|full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:lcd_sys_0_avalon_master_translator                                                                                                                                                                                    ; Z:/ES/LCD/qsys/full_sys.qsys ;
; Altera ; altera_merlin_slave_agent          ; 14.1    ; N/A          ; N/A          ; |DE0_Nano_top_level|full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_sys_0_avalon_slave_0_agent                                                                                                                                                                                              ; Z:/ES/LCD/qsys/full_sys.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 14.1    ; N/A          ; N/A          ; |DE0_Nano_top_level|full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rdata_fifo                                                                                                                                                                                       ; Z:/ES/LCD/qsys/full_sys.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 14.1    ; N/A          ; N/A          ; |DE0_Nano_top_level|full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rsp_fifo                                                                                                                                                                                         ; Z:/ES/LCD/qsys/full_sys.qsys ;
; Altera ; altera_merlin_slave_translator     ; 14.1    ; N/A          ; N/A          ; |DE0_Nano_top_level|full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_sys_0_avalon_slave_0_translator                                                                                                                                                                                    ; Z:/ES/LCD/qsys/full_sys.qsys ;
; Altera ; altera_merlin_master_agent         ; 14.1    ; N/A          ; N/A          ; |DE0_Nano_top_level|full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_agent                                                                                                                                                                                             ; Z:/ES/LCD/qsys/full_sys.qsys ;
; Altera ; altera_merlin_width_adapter        ; 14.1    ; N/A          ; N/A          ; |DE0_Nano_top_level|full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_sdram_controller_0_s1_cmd_width_adapter                                                                                                                                                       ; Z:/ES/LCD/qsys/full_sys.qsys ;
; Altera ; altera_merlin_master_translator    ; 14.1    ; N/A          ; N/A          ; |DE0_Nano_top_level|full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator                                                                                                                                                                                   ; Z:/ES/LCD/qsys/full_sys.qsys ;
; Altera ; altera_merlin_master_agent         ; 14.1    ; N/A          ; N/A          ; |DE0_Nano_top_level|full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent                                                                                                                                                                                      ; Z:/ES/LCD/qsys/full_sys.qsys ;
; Altera ; altera_merlin_traffic_limiter      ; 14.1    ; N/A          ; N/A          ; |DE0_Nano_top_level|full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_0_instruction_master_limiter                                                                                                                                                                                 ; Z:/ES/LCD/qsys/full_sys.qsys ;
; Altera ; altera_merlin_width_adapter        ; 14.1    ; N/A          ; N/A          ; |DE0_Nano_top_level|full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_instruction_master_to_sdram_controller_0_s1_cmd_width_adapter                                                                                                                                                ; Z:/ES/LCD/qsys/full_sys.qsys ;
; Altera ; altera_merlin_master_translator    ; 14.1    ; N/A          ; N/A          ; |DE0_Nano_top_level|full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator                                                                                                                                                                            ; Z:/ES/LCD/qsys/full_sys.qsys ;
; Altera ; altera_merlin_slave_agent          ; 14.1    ; N/A          ; N/A          ; |DE0_Nano_top_level|full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_agent                                                                                                                                                                                        ; Z:/ES/LCD/qsys/full_sys.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 14.1    ; N/A          ; N/A          ; |DE0_Nano_top_level|full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rdata_fifo                                                                                                                                                                                 ; Z:/ES/LCD/qsys/full_sys.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 14.1    ; N/A          ; N/A          ; |DE0_Nano_top_level|full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo                                                                                                                                                                                   ; Z:/ES/LCD/qsys/full_sys.qsys ;
; Altera ; altera_merlin_slave_translator     ; 14.1    ; N/A          ; N/A          ; |DE0_Nano_top_level|full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator                                                                                                                                                                              ; Z:/ES/LCD/qsys/full_sys.qsys ;
; Altera ; altera_merlin_router               ; 14.1    ; N/A          ; N/A          ; |DE0_Nano_top_level|full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|full_sys_mm_interconnect_0_router:router                                                                                                                                                                                                              ; Z:/ES/LCD/qsys/full_sys.qsys ;
; Altera ; altera_merlin_router               ; 14.1    ; N/A          ; N/A          ; |DE0_Nano_top_level|full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|full_sys_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                      ; Z:/ES/LCD/qsys/full_sys.qsys ;
; Altera ; altera_merlin_router               ; 14.1    ; N/A          ; N/A          ; |DE0_Nano_top_level|full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|full_sys_mm_interconnect_0_router_002:router_002                                                                                                                                                                                                      ; Z:/ES/LCD/qsys/full_sys.qsys ;
; Altera ; altera_merlin_router               ; 14.1    ; N/A          ; N/A          ; |DE0_Nano_top_level|full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|full_sys_mm_interconnect_0_router_003:router_003                                                                                                                                                                                                      ; Z:/ES/LCD/qsys/full_sys.qsys ;
; Altera ; altera_merlin_router               ; 14.1    ; N/A          ; N/A          ; |DE0_Nano_top_level|full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|full_sys_mm_interconnect_0_router_004:router_004                                                                                                                                                                                                      ; Z:/ES/LCD/qsys/full_sys.qsys ;
; Altera ; altera_merlin_router               ; 14.1    ; N/A          ; N/A          ; |DE0_Nano_top_level|full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|full_sys_mm_interconnect_0_router_005:router_005                                                                                                                                                                                                      ; Z:/ES/LCD/qsys/full_sys.qsys ;
; Altera ; altera_merlin_router               ; 14.1    ; N/A          ; N/A          ; |DE0_Nano_top_level|full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|full_sys_mm_interconnect_0_router_005:router_006                                                                                                                                                                                                      ; Z:/ES/LCD/qsys/full_sys.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 14.1    ; N/A          ; N/A          ; |DE0_Nano_top_level|full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|full_sys_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                        ; Z:/ES/LCD/qsys/full_sys.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 14.1    ; N/A          ; N/A          ; |DE0_Nano_top_level|full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|full_sys_mm_interconnect_0_rsp_demux_001:rsp_demux_001                                                                                                                                                                                                ; Z:/ES/LCD/qsys/full_sys.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 14.1    ; N/A          ; N/A          ; |DE0_Nano_top_level|full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|full_sys_mm_interconnect_0_rsp_demux_002:rsp_demux_002                                                                                                                                                                                                ; Z:/ES/LCD/qsys/full_sys.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 14.1    ; N/A          ; N/A          ; |DE0_Nano_top_level|full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|full_sys_mm_interconnect_0_rsp_demux_002:rsp_demux_003                                                                                                                                                                                                ; Z:/ES/LCD/qsys/full_sys.qsys ;
; Altera ; altera_merlin_multiplexer          ; 14.1    ; N/A          ; N/A          ; |DE0_Nano_top_level|full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|full_sys_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                            ; Z:/ES/LCD/qsys/full_sys.qsys ;
; Altera ; altera_merlin_multiplexer          ; 14.1    ; N/A          ; N/A          ; |DE0_Nano_top_level|full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|full_sys_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                    ; Z:/ES/LCD/qsys/full_sys.qsys ;
; Altera ; altera_merlin_multiplexer          ; 14.1    ; N/A          ; N/A          ; |DE0_Nano_top_level|full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|full_sys_mm_interconnect_0_rsp_mux_002:rsp_mux_002                                                                                                                                                                                                    ; Z:/ES/LCD/qsys/full_sys.qsys ;
; Altera ; altera_merlin_slave_agent          ; 14.1    ; N/A          ; N/A          ; |DE0_Nano_top_level|full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent                                                                                                                                                                                                 ; Z:/ES/LCD/qsys/full_sys.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 14.1    ; N/A          ; N/A          ; |DE0_Nano_top_level|full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo                                                                                                                                                                                          ; Z:/ES/LCD/qsys/full_sys.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 14.1    ; N/A          ; N/A          ; |DE0_Nano_top_level|full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo                                                                                                                                                                                            ; Z:/ES/LCD/qsys/full_sys.qsys ;
; Altera ; altera_merlin_burst_adapter        ; 14.1    ; N/A          ; N/A          ; |DE0_Nano_top_level|full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter                                                                                                                                                                                       ; Z:/ES/LCD/qsys/full_sys.qsys ;
; Altera ; altera_merlin_width_adapter        ; 14.1    ; N/A          ; N/A          ; |DE0_Nano_top_level|full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_to_nios2_qsys_0_data_master_rsp_width_adapter                                                                                                                                                       ; Z:/ES/LCD/qsys/full_sys.qsys ;
; Altera ; altera_merlin_width_adapter        ; 14.1    ; N/A          ; N/A          ; |DE0_Nano_top_level|full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_to_nios2_qsys_0_instruction_master_rsp_width_adapter                                                                                                                                                ; Z:/ES/LCD/qsys/full_sys.qsys ;
; Altera ; altera_merlin_slave_translator     ; 14.1    ; N/A          ; N/A          ; |DE0_Nano_top_level|full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_controller_0_s1_translator                                                                                                                                                                                       ; Z:/ES/LCD/qsys/full_sys.qsys ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |DE0_Nano_top_level|full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0                                                                                                                                                                                                                                                                 ;                              ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |DE0_Nano_top_level|full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_ic_data_module:full_sys_nios2_qsys_0_ic_data                                                                                                                                                                                              ;                              ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |DE0_Nano_top_level|full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_ic_tag_module:full_sys_nios2_qsys_0_ic_tag                                                                                                                                                                                                ;                              ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |DE0_Nano_top_level|full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_register_bank_a_module:full_sys_nios2_qsys_0_register_bank_a                                                                                                                                                                              ;                              ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |DE0_Nano_top_level|full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_register_bank_b_module:full_sys_nios2_qsys_0_register_bank_b                                                                                                                                                                              ;                              ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |DE0_Nano_top_level|full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci                                                                                                                                                                                             ;                              ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |DE0_Nano_top_level|full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_nios2_avalon_reg:the_full_sys_nios2_qsys_0_nios2_avalon_reg                                                                                                           ;                              ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |DE0_Nano_top_level|full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_nios2_oci_break:the_full_sys_nios2_qsys_0_nios2_oci_break                                                                                                             ;                              ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |DE0_Nano_top_level|full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_nios2_oci_dbrk:the_full_sys_nios2_qsys_0_nios2_oci_dbrk                                                                                                               ;                              ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |DE0_Nano_top_level|full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_nios2_oci_dbrk:the_full_sys_nios2_qsys_0_nios2_oci_dbrk|full_sys_nios2_qsys_0_nios2_oci_match_paired:full_sys_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired           ;                              ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |DE0_Nano_top_level|full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_nios2_oci_dbrk:the_full_sys_nios2_qsys_0_nios2_oci_dbrk|full_sys_nios2_qsys_0_nios2_oci_match_single:full_sys_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single           ;                              ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |DE0_Nano_top_level|full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_nios2_oci_dbrk:the_full_sys_nios2_qsys_0_nios2_oci_dbrk|full_sys_nios2_qsys_0_nios2_oci_match_single:full_sys_nios2_qsys_0_nios2_oci_dbrk_hit1_match_single           ;                              ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |DE0_Nano_top_level|full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_nios2_oci_debug:the_full_sys_nios2_qsys_0_nios2_oci_debug                                                                                                             ;                              ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |DE0_Nano_top_level|full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_nios2_oci_dtrace:the_full_sys_nios2_qsys_0_nios2_oci_dtrace                                                                                                           ;                              ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |DE0_Nano_top_level|full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_nios2_oci_dtrace:the_full_sys_nios2_qsys_0_nios2_oci_dtrace|full_sys_nios2_qsys_0_nios2_oci_td_mode:full_sys_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode                  ;                              ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |DE0_Nano_top_level|full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_nios2_oci_fifo:the_full_sys_nios2_qsys_0_nios2_oci_fifo                                                                                                               ;                              ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |DE0_Nano_top_level|full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_nios2_oci_fifo:the_full_sys_nios2_qsys_0_nios2_oci_fifo|full_sys_nios2_qsys_0_nios2_oci_compute_input_tm_cnt:the_full_sys_nios2_qsys_0_nios2_oci_compute_input_tm_cnt ;                              ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |DE0_Nano_top_level|full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_nios2_oci_fifo:the_full_sys_nios2_qsys_0_nios2_oci_fifo|full_sys_nios2_qsys_0_nios2_oci_fifo_cnt_inc:the_full_sys_nios2_qsys_0_nios2_oci_fifo_cnt_inc                 ;                              ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |DE0_Nano_top_level|full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_nios2_oci_fifo:the_full_sys_nios2_qsys_0_nios2_oci_fifo|full_sys_nios2_qsys_0_nios2_oci_fifo_wrptr_inc:the_full_sys_nios2_qsys_0_nios2_oci_fifo_wrptr_inc             ;                              ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |DE0_Nano_top_level|full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_nios2_oci_im:the_full_sys_nios2_qsys_0_nios2_oci_im                                                                                                                   ;                              ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |DE0_Nano_top_level|full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_nios2_oci_itrace:the_full_sys_nios2_qsys_0_nios2_oci_itrace                                                                                                           ;                              ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |DE0_Nano_top_level|full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_nios2_oci_pib:the_full_sys_nios2_qsys_0_nios2_oci_pib                                                                                                                 ;                              ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |DE0_Nano_top_level|full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_nios2_oci_xbrk:the_full_sys_nios2_qsys_0_nios2_oci_xbrk                                                                                                               ;                              ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |DE0_Nano_top_level|full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_nios2_ocimem:the_full_sys_nios2_qsys_0_nios2_ocimem                                                                                                                   ;                              ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; Licensed     ; |DE0_Nano_top_level|full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_nios2_ocimem:the_full_sys_nios2_qsys_0_nios2_ocimem|full_sys_nios2_qsys_0_ociram_sp_ram_module:full_sys_nios2_qsys_0_ociram_sp_ram                                    ;                              ;
; Altera ; altera_reset_controller            ; 14.1    ; N/A          ; N/A          ; |DE0_Nano_top_level|full_sys:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                             ; Z:/ES/LCD/qsys/full_sys.qsys ;
; Altera ; altera_reset_controller            ; 14.1    ; N/A          ; N/A          ; |DE0_Nano_top_level|full_sys:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                         ; Z:/ES/LCD/qsys/full_sys.qsys ;
; Altera ; altera_reset_controller            ; 14.1    ; N/A          ; N/A          ; |DE0_Nano_top_level|full_sys:u0|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                         ; Z:/ES/LCD/qsys/full_sys.qsys ;
; Altera ; altera_avalon_new_sdram_controller ; 14.1    ; N/A          ; N/A          ; |DE0_Nano_top_level|full_sys:u0|full_sys_sdram_controller_0:sdram_controller_0                                                                                                                                                                                                                                                     ; Z:/ES/LCD/qsys/full_sys.qsys ;
+--------+------------------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE0_Nano_top_level|full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                                            ;
+-----------------------------+---------------+-----------------------------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                                              ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                                              ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                                              ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                                              ;
+-----------------------------+---------------+-----------------------------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------+
; State Machine - |DE0_Nano_top_level|full_sys:u0|full_sys_sdram_controller_0:sdram_controller_0|m_next ;
+------------------+------------------+------------------+------------------+---------------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001          ;
+------------------+------------------+------------------+------------------+---------------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                         ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                         ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                         ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                         ;
+------------------+------------------+------------------+------------------+---------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE0_Nano_top_level|full_sys:u0|full_sys_sdram_controller_0:sdram_controller_0|m_state                                                                                                ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------+
; State Machine - |DE0_Nano_top_level|full_sys:u0|full_sys_sdram_controller_0:sdram_controller_0|i_next ;
+------------+------------+------------+------------+---------------------------------------------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000                                        ;
+------------+------------+------------+------------+---------------------------------------------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0                                                 ;
; i_next.010 ; 0          ; 0          ; 1          ; 1                                                 ;
; i_next.101 ; 0          ; 1          ; 0          ; 1                                                 ;
; i_next.111 ; 1          ; 0          ; 0          ; 1                                                 ;
+------------+------------+------------+------------+---------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------+
; State Machine - |DE0_Nano_top_level|full_sys:u0|full_sys_sdram_controller_0:sdram_controller_0|i_state ;
+-------------+-------------+-------------+-------------+-------------+-------------+--------------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000        ;
+-------------+-------------+-------------+-------------+-------------+-------------+--------------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0                  ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1                  ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1                  ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1                  ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1                  ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1                  ;
+-------------+-------------+-------------+-------------+-------------+-------------+--------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE0_Nano_top_level|full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_jtag_debug_module_wrapper:the_full_sys_nios2_qsys_0_jtag_debug_module_wrapper|full_sys_nios2_qsys_0_jtag_debug_module_tck:the_full_sys_nios2_qsys_0_jtag_debug_module_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                                                                      ;
+------------+------------+------------+------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                                                               ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                                                               ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                                                               ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                               ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                               ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                               ;
+------------+------------+------------+------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE0_Nano_top_level|full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|state                                                                                                                                                                                                       ;
+--------------------+------------+----------------+----------------+----------------+----------------+----------------+--------------+--------------------+--------------------+--------------------+-------------------+-------------------+-------------------+------------------+------------+
; Name               ; state.PIPE ; state.DEPILE_6 ; state.DEPILE_5 ; state.DEPILE_4 ; state.DEPILE_3 ; state.DEPILE_2 ; state.DEPILE ; state.RESET_PAGE_3 ; state.RESET_PAGE_2 ; state.RESET_PAGE_1 ; state.RESET_COL_3 ; state.RESET_COL_2 ; state.RESET_COL_1 ; state.WAIT_STATE ; state.INIT ;
+--------------------+------------+----------------+----------------+----------------+----------------+----------------+--------------+--------------------+--------------------+--------------------+-------------------+-------------------+-------------------+------------------+------------+
; state.INIT         ; 0          ; 0              ; 0              ; 0              ; 0              ; 0              ; 0            ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                ; 0          ;
; state.WAIT_STATE   ; 0          ; 0              ; 0              ; 0              ; 0              ; 0              ; 0            ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 1                ; 1          ;
; state.RESET_COL_1  ; 0          ; 0              ; 0              ; 0              ; 0              ; 0              ; 0            ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 1                 ; 0                ; 1          ;
; state.RESET_COL_2  ; 0          ; 0              ; 0              ; 0              ; 0              ; 0              ; 0            ; 0                  ; 0                  ; 0                  ; 0                 ; 1                 ; 0                 ; 0                ; 1          ;
; state.RESET_COL_3  ; 0          ; 0              ; 0              ; 0              ; 0              ; 0              ; 0            ; 0                  ; 0                  ; 0                  ; 1                 ; 0                 ; 0                 ; 0                ; 1          ;
; state.RESET_PAGE_1 ; 0          ; 0              ; 0              ; 0              ; 0              ; 0              ; 0            ; 0                  ; 0                  ; 1                  ; 0                 ; 0                 ; 0                 ; 0                ; 1          ;
; state.RESET_PAGE_2 ; 0          ; 0              ; 0              ; 0              ; 0              ; 0              ; 0            ; 0                  ; 1                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                ; 1          ;
; state.RESET_PAGE_3 ; 0          ; 0              ; 0              ; 0              ; 0              ; 0              ; 0            ; 1                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                ; 1          ;
; state.DEPILE       ; 0          ; 0              ; 0              ; 0              ; 0              ; 0              ; 1            ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                ; 1          ;
; state.DEPILE_2     ; 0          ; 0              ; 0              ; 0              ; 0              ; 1              ; 0            ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                ; 1          ;
; state.DEPILE_3     ; 0          ; 0              ; 0              ; 0              ; 1              ; 0              ; 0            ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                ; 1          ;
; state.DEPILE_4     ; 0          ; 0              ; 0              ; 1              ; 0              ; 0              ; 0            ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                ; 1          ;
; state.DEPILE_5     ; 0          ; 0              ; 1              ; 0              ; 0              ; 0              ; 0            ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                ; 1          ;
; state.DEPILE_6     ; 0          ; 1              ; 0              ; 0              ; 0              ; 0              ; 0            ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                ; 1          ;
; state.PIPE         ; 1          ; 0              ; 0              ; 0              ; 0              ; 0              ; 0            ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                ; 1          ;
+--------------------+------------+----------------+----------------+----------------+----------------+----------------+--------------+--------------------+--------------------+--------------------+-------------------+-------------------+-------------------+------------------+------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------+
; State Machine - |DE0_Nano_top_level|full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|state ;
+-------------------+-------------------+-------------------+--------------------------+
; Name              ; state.LCD_CONTROL ; state.WRITE_STATE ; state.WAIT_STATE         ;
+-------------------+-------------------+-------------------+--------------------------+
; state.WAIT_STATE  ; 0                 ; 0                 ; 0                        ;
; state.WRITE_STATE ; 0                 ; 1                 ; 1                        ;
; state.LCD_CONTROL ; 1                 ; 0                 ; 1                        ;
+-------------------+-------------------+-------------------+--------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE0_Nano_top_level|full_sys:u0|LCD:lcd_sys_0|master:b2v_inst|state                                                                       ;
+--------------------+-----------+--------------------+----------------+---------------+------------------+-----------------+------------------+------------+
; Name               ; state.ACK ; state.OFFSET_STATE ; state.RCV_DATA ; state.BUS_REQ ; state.WAIT_SPACE ; state.READ_INIT ; state.WAIT_STATE ; state.INIT ;
+--------------------+-----------+--------------------+----------------+---------------+------------------+-----------------+------------------+------------+
; state.INIT         ; 0         ; 0                  ; 0              ; 0             ; 0                ; 0               ; 0                ; 0          ;
; state.WAIT_STATE   ; 0         ; 0                  ; 0              ; 0             ; 0                ; 0               ; 1                ; 1          ;
; state.READ_INIT    ; 0         ; 0                  ; 0              ; 0             ; 0                ; 1               ; 0                ; 1          ;
; state.WAIT_SPACE   ; 0         ; 0                  ; 0              ; 0             ; 1                ; 0               ; 0                ; 1          ;
; state.BUS_REQ      ; 0         ; 0                  ; 0              ; 1             ; 0                ; 0               ; 0                ; 1          ;
; state.RCV_DATA     ; 0         ; 0                  ; 1              ; 0             ; 0                ; 0               ; 0                ; 1          ;
; state.OFFSET_STATE ; 0         ; 1                  ; 0              ; 0             ; 0                ; 0               ; 0                ; 1          ;
; state.ACK          ; 1         ; 0                  ; 0              ; 0             ; 0                ; 0               ; 0                ; 1          ;
+--------------------+-----------+--------------------+----------------+---------------+------------------+-----------------+------------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                                         ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_jtag_debug_module_wrapper:the_full_sys_nios2_qsys_0_jtag_debug_module_wrapper|full_sys_nios2_qsys_0_jtag_debug_module_tck:the_full_sys_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_jtag_debug_module_wrapper:the_full_sys_nios2_qsys_0_jtag_debug_module_wrapper|full_sys_nios2_qsys_0_jtag_debug_module_tck:the_full_sys_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; full_sys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_nios2_oci_debug:the_full_sys_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                        ; yes                                                              ; yes                                        ;
; full_sys:u0|full_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:full_sys_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; full_sys:u0|full_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:full_sys_jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; full_sys:u0|full_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:full_sys_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_jtag_debug_module_wrapper:the_full_sys_nios2_qsys_0_jtag_debug_module_wrapper|full_sys_nios2_qsys_0_jtag_debug_module_tck:the_full_sys_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_jtag_debug_module_wrapper:the_full_sys_nios2_qsys_0_jtag_debug_module_wrapper|full_sys_nios2_qsys_0_jtag_debug_module_tck:the_full_sys_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; full_sys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; full_sys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; full_sys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_nios2_oci_debug:the_full_sys_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                         ; yes                                                              ; yes                                        ;
; full_sys:u0|full_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:full_sys_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; full_sys:u0|full_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:full_sys_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; full_sys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; full_sys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_jtag_debug_module_wrapper:the_full_sys_nios2_qsys_0_jtag_debug_module_wrapper|full_sys_nios2_qsys_0_jtag_debug_module_sysclk:the_full_sys_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_jtag_debug_module_wrapper:the_full_sys_nios2_qsys_0_jtag_debug_module_wrapper|full_sys_nios2_qsys_0_jtag_debug_module_sysclk:the_full_sys_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; full_sys:u0|full_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:full_sys_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; full_sys:u0|full_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:full_sys_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; full_sys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; full_sys:u0|full_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:full_sys_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; full_sys:u0|full_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:full_sys_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; full_sys:u0|full_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:full_sys_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; full_sys:u0|full_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:full_sys_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; full_sys:u0|full_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:full_sys_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; full_sys:u0|full_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:full_sys_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; full_sys:u0|full_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:full_sys_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; full_sys:u0|full_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:full_sys_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_jtag_debug_module_wrapper:the_full_sys_nios2_qsys_0_jtag_debug_module_wrapper|full_sys_nios2_qsys_0_jtag_debug_module_sysclk:the_full_sys_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_jtag_debug_module_wrapper:the_full_sys_nios2_qsys_0_jtag_debug_module_wrapper|full_sys_nios2_qsys_0_jtag_debug_module_sysclk:the_full_sys_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; full_sys:u0|full_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:full_sys_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; full_sys:u0|full_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:full_sys_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; full_sys:u0|full_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:full_sys_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; full_sys:u0|full_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:full_sys_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; full_sys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; full_sys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; full_sys:u0|full_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:full_sys_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; full_sys:u0|full_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:full_sys_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; full_sys:u0|full_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:full_sys_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; full_sys:u0|full_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:full_sys_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; full_sys:u0|full_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:full_sys_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; full_sys:u0|full_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:full_sys_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; full_sys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; full_sys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                 ; Reason for Removal                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_to_nios2_qsys_0_instruction_master_rsp_width_adapter|p0_use_reg                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_to_nios2_qsys_0_instruction_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                           ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_to_nios2_qsys_0_instruction_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..9]                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_to_nios2_qsys_0_data_master_rsp_width_adapter|p0_use_reg                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_to_nios2_qsys_0_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                  ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_to_nios2_qsys_0_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..9]                                                                                    ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|full_sys_mm_interconnect_0_cmd_mux_001:cmd_mux_001|locked[0,1]                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|full_sys_mm_interconnect_0_cmd_mux:cmd_mux|locked[0..2]                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[70,93]                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1,2]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_sys_0_avalon_slave_0_translator|av_readdata_pre[1,4,6,8,13,17,20,22,24,29]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:lcd_sys_0_avalon_master_translator|end_beginbursttransfer                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; full_sys:u0|full_sys_sdram_controller_0:sdram_controller_0|i_addr[5]                                                                                                                                                                                                                                                          ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|E_control_reg_rddata[1..31]                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|E_ctrl_br_always_pred_taken                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_nios2_oci_im:the_full_sys_nios2_qsys_0_nios2_oci_im|trc_im_addr[0..6]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_nios2_oci_im:the_full_sys_nios2_qsys_0_nios2_oci_im|trc_wrap                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_nios2_oci_dbrk:the_full_sys_nios2_qsys_0_nios2_oci_dbrk|dbrk_goto1                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_nios2_oci_dbrk:the_full_sys_nios2_qsys_0_nios2_oci_dbrk|dbrk_goto0                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rsp_fifo|mem[0][95]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rsp_fifo|mem[0][96]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][95]                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][96]                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_altpll_0:altpll_0|prev_reset                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; full_sys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0,1]                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0,2..8]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_to_nios2_qsys_0_instruction_master_rsp_width_adapter|p0_reg_endofpacket                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_to_nios2_qsys_0_instruction_master_rsp_width_adapter|p0_reg_data_field[0..15]                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_to_nios2_qsys_0_instruction_master_rsp_width_adapter|p0_reg_address_field[1]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_to_nios2_qsys_0_instruction_master_rsp_width_adapter|p0_reg_byte_cnt_field[0..8]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_to_nios2_qsys_0_instruction_master_rsp_width_adapter|p0_reg_last_field[34]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_to_nios2_qsys_0_instruction_master_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_to_nios2_qsys_0_data_master_rsp_width_adapter|p0_reg_endofpacket                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_to_nios2_qsys_0_data_master_rsp_width_adapter|p0_reg_data_field[0..15]                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_to_nios2_qsys_0_data_master_rsp_width_adapter|p0_reg_address_field[1]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_to_nios2_qsys_0_data_master_rsp_width_adapter|p0_reg_byte_cnt_field[0..8]                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_to_nios2_qsys_0_data_master_rsp_width_adapter|p0_reg_last_field[34]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_to_nios2_qsys_0_data_master_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst|offset[0..4]                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_nios2_avalon_reg:the_full_sys_nios2_qsys_0_nios2_avalon_reg|oci_ienable[3]                                                                                                           ; Merged with full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_nios2_avalon_reg:the_full_sys_nios2_qsys_0_nios2_avalon_reg|oci_ienable[4]                                                                                                           ;
; full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_nios2_avalon_reg:the_full_sys_nios2_qsys_0_nios2_avalon_reg|oci_ienable[4]                                                                                                           ; Merged with full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_nios2_avalon_reg:the_full_sys_nios2_qsys_0_nios2_avalon_reg|oci_ienable[5]                                                                                                           ;
; full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_nios2_avalon_reg:the_full_sys_nios2_qsys_0_nios2_avalon_reg|oci_ienable[5]                                                                                                           ; Merged with full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_nios2_avalon_reg:the_full_sys_nios2_qsys_0_nios2_avalon_reg|oci_ienable[6]                                                                                                           ;
; full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_nios2_avalon_reg:the_full_sys_nios2_qsys_0_nios2_avalon_reg|oci_ienable[6]                                                                                                           ; Merged with full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_nios2_avalon_reg:the_full_sys_nios2_qsys_0_nios2_avalon_reg|oci_ienable[7]                                                                                                           ;
; full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_nios2_avalon_reg:the_full_sys_nios2_qsys_0_nios2_avalon_reg|oci_ienable[7]                                                                                                           ; Merged with full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_nios2_avalon_reg:the_full_sys_nios2_qsys_0_nios2_avalon_reg|oci_ienable[8]                                                                                                           ;
; full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_nios2_avalon_reg:the_full_sys_nios2_qsys_0_nios2_avalon_reg|oci_ienable[8]                                                                                                           ; Merged with full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_nios2_avalon_reg:the_full_sys_nios2_qsys_0_nios2_avalon_reg|oci_ienable[9]                                                                                                           ;
; full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_nios2_avalon_reg:the_full_sys_nios2_qsys_0_nios2_avalon_reg|oci_ienable[9]                                                                                                           ; Merged with full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_nios2_avalon_reg:the_full_sys_nios2_qsys_0_nios2_avalon_reg|oci_ienable[10]                                                                                                          ;
; full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_nios2_avalon_reg:the_full_sys_nios2_qsys_0_nios2_avalon_reg|oci_ienable[10]                                                                                                          ; Merged with full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_nios2_avalon_reg:the_full_sys_nios2_qsys_0_nios2_avalon_reg|oci_ienable[11]                                                                                                          ;
; full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_nios2_avalon_reg:the_full_sys_nios2_qsys_0_nios2_avalon_reg|oci_ienable[11]                                                                                                          ; Merged with full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_nios2_avalon_reg:the_full_sys_nios2_qsys_0_nios2_avalon_reg|oci_ienable[12]                                                                                                          ;
; full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_nios2_avalon_reg:the_full_sys_nios2_qsys_0_nios2_avalon_reg|oci_ienable[12]                                                                                                          ; Merged with full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_nios2_avalon_reg:the_full_sys_nios2_qsys_0_nios2_avalon_reg|oci_ienable[13]                                                                                                          ;
; full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_nios2_avalon_reg:the_full_sys_nios2_qsys_0_nios2_avalon_reg|oci_ienable[13]                                                                                                          ; Merged with full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_nios2_avalon_reg:the_full_sys_nios2_qsys_0_nios2_avalon_reg|oci_ienable[14]                                                                                                          ;
; full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_nios2_avalon_reg:the_full_sys_nios2_qsys_0_nios2_avalon_reg|oci_ienable[14]                                                                                                          ; Merged with full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_nios2_avalon_reg:the_full_sys_nios2_qsys_0_nios2_avalon_reg|oci_ienable[15]                                                                                                          ;
; full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_nios2_avalon_reg:the_full_sys_nios2_qsys_0_nios2_avalon_reg|oci_ienable[15]                                                                                                          ; Merged with full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_nios2_avalon_reg:the_full_sys_nios2_qsys_0_nios2_avalon_reg|oci_ienable[16]                                                                                                          ;
; full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_nios2_avalon_reg:the_full_sys_nios2_qsys_0_nios2_avalon_reg|oci_ienable[16]                                                                                                          ; Merged with full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_nios2_avalon_reg:the_full_sys_nios2_qsys_0_nios2_avalon_reg|oci_ienable[17]                                                                                                          ;
; full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_nios2_avalon_reg:the_full_sys_nios2_qsys_0_nios2_avalon_reg|oci_ienable[17]                                                                                                          ; Merged with full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_nios2_avalon_reg:the_full_sys_nios2_qsys_0_nios2_avalon_reg|oci_ienable[18]                                                                                                          ;
; full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_nios2_avalon_reg:the_full_sys_nios2_qsys_0_nios2_avalon_reg|oci_ienable[18]                                                                                                          ; Merged with full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_nios2_avalon_reg:the_full_sys_nios2_qsys_0_nios2_avalon_reg|oci_ienable[19]                                                                                                          ;
; full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_nios2_avalon_reg:the_full_sys_nios2_qsys_0_nios2_avalon_reg|oci_ienable[19]                                                                                                          ; Merged with full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_nios2_avalon_reg:the_full_sys_nios2_qsys_0_nios2_avalon_reg|oci_ienable[1]                                                                                                           ;
; full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_nios2_avalon_reg:the_full_sys_nios2_qsys_0_nios2_avalon_reg|oci_ienable[1]                                                                                                           ; Merged with full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_nios2_avalon_reg:the_full_sys_nios2_qsys_0_nios2_avalon_reg|oci_ienable[21]                                                                                                          ;
; full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_nios2_avalon_reg:the_full_sys_nios2_qsys_0_nios2_avalon_reg|oci_ienable[21]                                                                                                          ; Merged with full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_nios2_avalon_reg:the_full_sys_nios2_qsys_0_nios2_avalon_reg|oci_ienable[22]                                                                                                          ;
; full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_nios2_avalon_reg:the_full_sys_nios2_qsys_0_nios2_avalon_reg|oci_ienable[22]                                                                                                          ; Merged with full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_nios2_avalon_reg:the_full_sys_nios2_qsys_0_nios2_avalon_reg|oci_ienable[23]                                                                                                          ;
; full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_nios2_avalon_reg:the_full_sys_nios2_qsys_0_nios2_avalon_reg|oci_ienable[23]                                                                                                          ; Merged with full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_nios2_avalon_reg:the_full_sys_nios2_qsys_0_nios2_avalon_reg|oci_ienable[24]                                                                                                          ;
; full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_nios2_avalon_reg:the_full_sys_nios2_qsys_0_nios2_avalon_reg|oci_ienable[24]                                                                                                          ; Merged with full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_nios2_avalon_reg:the_full_sys_nios2_qsys_0_nios2_avalon_reg|oci_ienable[25]                                                                                                          ;
; full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_nios2_avalon_reg:the_full_sys_nios2_qsys_0_nios2_avalon_reg|oci_ienable[25]                                                                                                          ; Merged with full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_nios2_avalon_reg:the_full_sys_nios2_qsys_0_nios2_avalon_reg|oci_ienable[26]                                                                                                          ;
; full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_nios2_avalon_reg:the_full_sys_nios2_qsys_0_nios2_avalon_reg|oci_ienable[26]                                                                                                          ; Merged with full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_nios2_avalon_reg:the_full_sys_nios2_qsys_0_nios2_avalon_reg|oci_ienable[27]                                                                                                          ;
; full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_nios2_avalon_reg:the_full_sys_nios2_qsys_0_nios2_avalon_reg|oci_ienable[27]                                                                                                          ; Merged with full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_nios2_avalon_reg:the_full_sys_nios2_qsys_0_nios2_avalon_reg|oci_ienable[28]                                                                                                          ;
; full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_nios2_avalon_reg:the_full_sys_nios2_qsys_0_nios2_avalon_reg|oci_ienable[28]                                                                                                          ; Merged with full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_nios2_avalon_reg:the_full_sys_nios2_qsys_0_nios2_avalon_reg|oci_ienable[29]                                                                                                          ;
; full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_nios2_avalon_reg:the_full_sys_nios2_qsys_0_nios2_avalon_reg|oci_ienable[29]                                                                                                          ; Merged with full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_nios2_avalon_reg:the_full_sys_nios2_qsys_0_nios2_avalon_reg|oci_ienable[30]                                                                                                          ;
; full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_nios2_avalon_reg:the_full_sys_nios2_qsys_0_nios2_avalon_reg|oci_ienable[30]                                                                                                          ; Merged with full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_nios2_avalon_reg:the_full_sys_nios2_qsys_0_nios2_avalon_reg|oci_ienable[31]                                                                                                          ;
; full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_nios2_avalon_reg:the_full_sys_nios2_qsys_0_nios2_avalon_reg|oci_ienable[31]                                                                                                          ; Merged with full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_nios2_avalon_reg:the_full_sys_nios2_qsys_0_nios2_avalon_reg|oci_ienable[2]                                                                                                           ;
; full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_nios2_avalon_reg:the_full_sys_nios2_qsys_0_nios2_avalon_reg|oci_ienable[2]                                                                                                           ; Merged with full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_nios2_avalon_reg:the_full_sys_nios2_qsys_0_nios2_avalon_reg|oci_ienable[20]                                                                                                          ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]                                                                                                       ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]                                                                                                  ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]                                                                                                  ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]                                                                                                  ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_instruction_master_to_sdram_controller_0_s1_cmd_width_adapter|address_reg[27,29,30]                                                                                                                                         ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_instruction_master_to_sdram_controller_0_s1_cmd_width_adapter|address_reg[31]                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_instruction_master_to_sdram_controller_0_s1_cmd_width_adapter|data_reg[11,13..15]                                                                                                                                           ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_instruction_master_to_sdram_controller_0_s1_cmd_width_adapter|address_reg[31]                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_instruction_master_to_sdram_controller_0_s1_cmd_width_adapter|address_reg[28]                                                                                                                                               ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_instruction_master_to_sdram_controller_0_s1_cmd_width_adapter|address_reg[31]                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_instruction_master_to_sdram_controller_0_s1_cmd_width_adapter|data_reg[4..9,12]                                                                                                                                             ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_instruction_master_to_sdram_controller_0_s1_cmd_width_adapter|address_reg[31]                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_instruction_master_to_sdram_controller_0_s1_cmd_width_adapter|address_reg[26]                                                                                                                                               ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_instruction_master_to_sdram_controller_0_s1_cmd_width_adapter|address_reg[31]                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_instruction_master_to_sdram_controller_0_s1_cmd_width_adapter|data_reg[0..3,10]                                                                                                                                             ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_instruction_master_to_sdram_controller_0_s1_cmd_width_adapter|address_reg[31]                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_instruction_master_to_sdram_controller_0_s1_cmd_width_adapter|byteen_reg[2,3]                                                                                                                                               ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_instruction_master_to_sdram_controller_0_s1_cmd_width_adapter|address_reg[31]                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_sdram_controller_0_s1_cmd_width_adapter|byteen_reg[2,3]                                                                                                                                                      ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_sdram_controller_0_s1_cmd_width_adapter|address_reg[31]                                                                                                                                                      ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_sdram_controller_0_s1_cmd_width_adapter|address_reg[26..30]                                                                                                                                                  ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_sdram_controller_0_s1_cmd_width_adapter|address_reg[31]                                                                                                                                                      ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[0]                                                                                                   ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]                                                                                              ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_0_instruction_master_limiter|last_channel[0]                                                                                                                                                                                ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_0_instruction_master_limiter|last_dest_id[0]                                                                                                                                                                                ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rdata_fifo|mem[1][17]                                                                                                                                                                                           ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                           ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rdata_fifo|mem[1][20]                                                                                                                                                                                           ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                           ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rdata_fifo|mem[1][1]                                                                                                                                                                                            ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                           ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rdata_fifo|mem[1][4]                                                                                                                                                                                            ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                           ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rdata_fifo|mem[1][8]                                                                                                                                                                                            ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                           ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rdata_fifo|mem[1][13]                                                                                                                                                                                           ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                           ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rdata_fifo|mem[1][22]                                                                                                                                                                                           ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                           ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rdata_fifo|mem[1][6]                                                                                                                                                                                            ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                           ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                             ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                             ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                             ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                             ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                             ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                             ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                             ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rsp_fifo|mem[1][81]                                                                                                                                                                                             ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                             ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rsp_fifo|mem[1][81]                                                                                                                                                                                             ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                             ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rsp_fifo|mem[1][81]                                                                                                                                                                                             ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                             ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rsp_fifo|mem[1][81]                                                                                                                                                                                             ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][25]                                                                                                                                                                                      ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                      ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                      ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                      ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                      ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                      ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][28]                                                                                                                                                                                      ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                      ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][27]                                                                                                                                                                                      ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                      ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][26]                                                                                                                                                                                      ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                      ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][11]                                                                                                                                                                                      ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                      ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][24]                                                                                                                                                                                      ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                      ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][23]                                                                                                                                                                                      ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                      ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                        ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                        ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                        ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                        ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                        ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                        ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][81]                                                                                                                                                                                        ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                        ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                        ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                        ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                        ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                        ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                        ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                        ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                        ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                        ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                       ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][113]                                                                                                                                                                                      ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                       ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                       ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][81]                                                                                                                                                                                       ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                       ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                       ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                       ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                       ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                       ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                       ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                       ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                       ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                       ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                       ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                       ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][70]                                                                                                                                                                                                ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][93]                                                                                                                                                                                                ;
; full_sys:u0|full_sys_sdram_controller_0:sdram_controller_0|i_addr[0..4,6..11]                                                                                                                                                                                                                                                 ; Merged with full_sys:u0|full_sys_sdram_controller_0:sdram_controller_0|i_addr[12]                                                                                                                                                                                                                                                         ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_instruction_master_to_sdram_controller_0_s1_cmd_width_adapter|byteen_reg[0]                                                                                                                                                 ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_instruction_master_to_sdram_controller_0_s1_cmd_width_adapter|byteen_reg[1]                                                                                                                                                 ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rsp_fifo|mem[1][81]                                                                                                                                                                                             ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                             ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                       ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                       ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_sys_0_avalon_slave_0_translator|av_readdata_pre[0,2,3,5,7,9..12,14..16,18,19,21,23,25..28,30,31]                                                                                                                                  ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                                                                                                        ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_agent|hold_waitrequest                                                                                                                                                                                           ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:lcd_sys_0_avalon_master_agent|hold_waitrequest                                                                                                                                                                                            ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent|hold_waitrequest                                                                                                                                                                                    ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:lcd_sys_0_avalon_master_agent|hold_waitrequest                                                                                                                                                                                            ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_sys_0_avalon_slave_0_translator|waitrequest_reset_override                                                                                                                                                                        ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:lcd_sys_0_avalon_master_agent|hold_waitrequest                                                                                                                                                                                            ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|waitrequest_reset_override                                                                                                                                                                  ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:lcd_sys_0_avalon_master_agent|hold_waitrequest                                                                                                                                                                                            ;
; full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|clr_break_line                                                                                                                                                                                                                                                                 ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:lcd_sys_0_avalon_master_agent|hold_waitrequest                                                                                                                                                                                            ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                       ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                       ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                       ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                       ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                       ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                       ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                       ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                       ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                       ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                       ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                       ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                       ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][81]                                                                                                                                                                                       ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                       ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][82]                                                                                                                                                                                       ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                       ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][93]                                                                                                                                                                                                ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                ;
; full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|E_logic_op[0]                                                                                                                                                                                                                                                                  ; Merged with full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|E_compare_op[0]                                                                                                                                                                                                                                                                ;
; full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|E_logic_op[1]                                                                                                                                                                                                                                                                  ; Merged with full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|E_compare_op[1]                                                                                                                                                                                                                                                                ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                       ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][113]                                                                                                                                                                                      ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[52]                                                                                                      ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[51]                                                                                                      ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[31]                                                                                                     ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[31]                                                                                             ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[30]                                                                                                     ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[30]                                                                                             ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[29]                                                                                                     ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[29]                                                                                             ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[28]                                                                                                     ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[28]                                                                                             ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[27]                                                                                                     ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[27]                                                                                             ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[26]                                                                                                     ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[26]                                                                                             ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[25]                                                                                                     ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[25]                                                                                             ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[24]                                                                                                     ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[24]                                                                                             ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[23]                                                                                                     ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[23]                                                                                             ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[22]                                                                                                     ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[22]                                                                                             ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[21]                                                                                                     ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[21]                                                                                             ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[20]                                                                                                     ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20]                                                                                             ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[19]                                                                                                     ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19]                                                                                             ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[18]                                                                                                     ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18]                                                                                             ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[17]                                                                                                     ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17]                                                                                             ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[16]                                                                                                     ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16]                                                                                             ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[15]                                                                                                     ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15]                                                                                             ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[14]                                                                                                     ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14]                                                                                             ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[13]                                                                                                     ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13]                                                                                             ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[12]                                                                                                     ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12]                                                                                             ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[11]                                                                                                     ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11]                                                                                             ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[10]                                                                                                     ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10]                                                                                             ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[9]                                                                                                      ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9]                                                                                              ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[8]                                                                                                      ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8]                                                                                              ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[7]                                                                                                      ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7]                                                                                              ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[6]                                                                                                      ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6]                                                                                              ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[5]                                                                                                      ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5]                                                                                              ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[4]                                                                                                      ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4]                                                                                              ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3]                                                                                                      ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]                                                                                              ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2]                                                                                                      ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]                                                                                              ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[1]                                                                                                      ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]                                                                                              ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                             ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                             ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                             ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                             ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                             ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                             ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                             ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                             ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                             ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                             ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                             ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                             ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rsp_fifo|mem[0][81]                                                                                                                                                                                             ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                             ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rsp_fifo|mem[0][82]                                                                                                                                                                                             ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                             ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                        ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                        ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                        ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                        ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                        ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                        ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                        ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                        ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                        ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                        ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                        ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                        ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][81]                                                                                                                                                                                        ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                        ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][82]                                                                                                                                                                                        ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                        ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                                                   ; Merged with full_sys:u0|full_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:full_sys_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                    ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                                ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[1]                                                                                                 ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[0]                                                                                                 ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][93]                                                                                                                                                                                                ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][70]                                                                                                                                                                                                ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][23]                                                                                                                                                                                      ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                      ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][24]                                                                                                                                                                                      ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                      ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][25]                                                                                                                                                                                      ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                      ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][26]                                                                                                                                                                                      ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                      ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][27]                                                                                                                                                                                      ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                      ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][28]                                                                                                                                                                                      ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                      ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][29]                                                                                                                                                                                      ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                      ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][30]                                                                                                                                                                                      ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                      ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][31]                                                                                                                                                                                      ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                      ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                           ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                            ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                           ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                            ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rdata_fifo|mem[0][12]                                                                                                                                                                                           ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                            ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rdata_fifo|mem[0][14]                                                                                                                                                                                           ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                            ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rdata_fifo|mem[0][15]                                                                                                                                                                                           ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                            ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                           ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                            ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rdata_fifo|mem[0][18]                                                                                                                                                                                           ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                            ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rdata_fifo|mem[0][19]                                                                                                                                                                                           ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                            ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rdata_fifo|mem[0][21]                                                                                                                                                                                           ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                            ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rdata_fifo|mem[0][23]                                                                                                                                                                                           ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                            ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rdata_fifo|mem[0][25]                                                                                                                                                                                           ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                            ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rdata_fifo|mem[0][26]                                                                                                                                                                                           ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                            ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rdata_fifo|mem[0][27]                                                                                                                                                                                           ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                            ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rdata_fifo|mem[0][28]                                                                                                                                                                                           ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                            ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rdata_fifo|mem[0][2]                                                                                                                                                                                            ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                            ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rdata_fifo|mem[0][30]                                                                                                                                                                                           ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                            ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rdata_fifo|mem[0][31]                                                                                                                                                                                           ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                            ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rdata_fifo|mem[0][3]                                                                                                                                                                                            ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                            ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rdata_fifo|mem[0][5]                                                                                                                                                                                            ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                            ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rdata_fifo|mem[0][7]                                                                                                                                                                                            ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                            ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rdata_fifo|mem[0][9]                                                                                                                                                                                            ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                            ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rdata_fifo|mem[0][17]                                                                                                                                                                                           ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rdata_fifo|mem[0][13]                                                                                                                                                                                           ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rdata_fifo|mem[0][1]                                                                                                                                                                                            ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rdata_fifo|mem[0][13]                                                                                                                                                                                           ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rdata_fifo|mem[0][20]                                                                                                                                                                                           ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rdata_fifo|mem[0][13]                                                                                                                                                                                           ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rdata_fifo|mem[0][22]                                                                                                                                                                                           ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rdata_fifo|mem[0][13]                                                                                                                                                                                           ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rdata_fifo|mem[0][24]                                                                                                                                                                                           ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rdata_fifo|mem[0][13]                                                                                                                                                                                           ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rdata_fifo|mem[0][29]                                                                                                                                                                                           ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rdata_fifo|mem[0][13]                                                                                                                                                                                           ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rdata_fifo|mem[0][4]                                                                                                                                                                                            ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rdata_fifo|mem[0][13]                                                                                                                                                                                           ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rdata_fifo|mem[0][6]                                                                                                                                                                                            ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rdata_fifo|mem[0][13]                                                                                                                                                                                           ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rdata_fifo|mem[0][8]                                                                                                                                                                                            ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rdata_fifo|mem[0][13]                                                                                                                                                                                           ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][66]                                                                                                                                                                                                ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][65]                                                                                                                                                                                                ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][93]                                                                                                                                                                                                ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][70]                                                                                                                                                                                                ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rdata_fifo|mem[1][10]                                                                                                                                                                                           ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rdata_fifo|mem[1][0]                                                                                                                                                                                            ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rdata_fifo|mem[1][11]                                                                                                                                                                                           ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rdata_fifo|mem[1][0]                                                                                                                                                                                            ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rdata_fifo|mem[1][12]                                                                                                                                                                                           ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rdata_fifo|mem[1][0]                                                                                                                                                                                            ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rdata_fifo|mem[1][14]                                                                                                                                                                                           ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rdata_fifo|mem[1][0]                                                                                                                                                                                            ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rdata_fifo|mem[1][15]                                                                                                                                                                                           ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rdata_fifo|mem[1][0]                                                                                                                                                                                            ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rdata_fifo|mem[1][16]                                                                                                                                                                                           ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rdata_fifo|mem[1][0]                                                                                                                                                                                            ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rdata_fifo|mem[1][18]                                                                                                                                                                                           ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rdata_fifo|mem[1][0]                                                                                                                                                                                            ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rdata_fifo|mem[1][19]                                                                                                                                                                                           ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rdata_fifo|mem[1][0]                                                                                                                                                                                            ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rdata_fifo|mem[1][21]                                                                                                                                                                                           ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rdata_fifo|mem[1][0]                                                                                                                                                                                            ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rdata_fifo|mem[1][23]                                                                                                                                                                                           ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rdata_fifo|mem[1][0]                                                                                                                                                                                            ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rdata_fifo|mem[1][25]                                                                                                                                                                                           ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rdata_fifo|mem[1][0]                                                                                                                                                                                            ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rdata_fifo|mem[1][26]                                                                                                                                                                                           ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rdata_fifo|mem[1][0]                                                                                                                                                                                            ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rdata_fifo|mem[1][27]                                                                                                                                                                                           ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rdata_fifo|mem[1][0]                                                                                                                                                                                            ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rdata_fifo|mem[1][28]                                                                                                                                                                                           ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rdata_fifo|mem[1][0]                                                                                                                                                                                            ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rdata_fifo|mem[1][2]                                                                                                                                                                                            ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rdata_fifo|mem[1][0]                                                                                                                                                                                            ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                           ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rdata_fifo|mem[1][0]                                                                                                                                                                                            ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                           ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rdata_fifo|mem[1][0]                                                                                                                                                                                            ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rdata_fifo|mem[1][3]                                                                                                                                                                                            ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rdata_fifo|mem[1][0]                                                                                                                                                                                            ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rdata_fifo|mem[1][5]                                                                                                                                                                                            ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rdata_fifo|mem[1][0]                                                                                                                                                                                            ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rdata_fifo|mem[1][7]                                                                                                                                                                                            ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rdata_fifo|mem[1][0]                                                                                                                                                                                            ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rdata_fifo|mem[1][9]                                                                                                                                                                                            ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rdata_fifo|mem[1][0]                                                                                                                                                                                            ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                           ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rdata_fifo|mem[1][24]                                                                                                                                                                                           ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][66]                                                                                                                                                                                                ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][65]                                                                                                                                                                                                ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][93]                                                                                                                                                                                                ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][70]                                                                                                                                                                                                ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][66]                                                                                                                                                                                                ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][65]                                                                                                                                                                                                ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][93]                                                                                                                                                                                                ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][70]                                                                                                                                                                                                ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][66]                                                                                                                                                                                                ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][65]                                                                                                                                                                                                ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][93]                                                                                                                                                                                                ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][70]                                                                                                                                                                                                ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][66]                                                                                                                                                                                                ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][65]                                                                                                                                                                                                ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][66]                                                                                                                                                                                                ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][65]                                                                                                                                                                                                ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_instruction_master_to_sdram_controller_0_s1_cmd_width_adapter|address_reg[0,31]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_sdram_controller_0_s1_cmd_width_adapter|address_reg[0,31]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rdata_fifo|mem[1][24]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][93]                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rdata_fifo|mem[0][13]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_sys_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_sys_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..9]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..9]                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..9]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][70]                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][70]                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][70]                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][70]                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][70]                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2..8]                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_instruction_master_to_sdram_controller_0_s1_cmd_width_adapter|byte_cnt_reg[0]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_sdram_controller_0_s1_cmd_width_adapter|byte_cnt_reg[0]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0]                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][69]                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:lcd_sys_0_avalon_master_translator|burstcount_register_lint[0]                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][69]                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][69]                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][69]                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][69]                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][69]                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0]                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][56]                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][56]                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][56]                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][56]                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][56]                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][56]                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[0]                                                                                                      ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]                                                                                              ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:lcd_sys_0_avalon_master_translator|burst_stalled                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][112]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rsp_fifo|mem[1][112]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][112]                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][112]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rsp_fifo|mem[0][112]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][112]                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|full_sys_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|full_sys_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count_zero_flag                                                                                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rdata_fifo|mem[1][2]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rdata_fifo|mem[1][18]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rdata_fifo|mem[1][10]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rdata_fifo|mem[1][26]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rdata_fifo|mem[1][0]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rdata_fifo|mem[1][16]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rdata_fifo|mem[1][8]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rdata_fifo|mem[1][24]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rdata_fifo|mem[1][1]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rdata_fifo|mem[1][17]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rdata_fifo|mem[1][9]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rdata_fifo|mem[1][25]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rdata_fifo|mem[1][3]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rdata_fifo|mem[1][19]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rdata_fifo|mem[1][11]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rdata_fifo|mem[1][27]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rdata_fifo|mem[1][4]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rdata_fifo|mem[1][20]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rdata_fifo|mem[1][12]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rdata_fifo|mem[1][28]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rdata_fifo|mem[1][5]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rdata_fifo|mem[1][21]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rdata_fifo|mem[1][13]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rdata_fifo|mem[1][6]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rdata_fifo|mem[1][22]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rdata_fifo|mem[1][14]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rdata_fifo|mem[1][7]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rdata_fifo|mem[1][23]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rdata_fifo|mem[1][15]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|full_sys_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|full_sys_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count[0]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][2]                                                                                                                                                                                       ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][2]                                                                                                                                                                                       ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rdata_fifo|mem[1][0]                                                                                                                                                                                            ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                            ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][18]                                                                                                                                                                                      ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][18]                                                                                                                                                                                      ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][10]                                                                                                                                                                                      ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                      ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][0]                                                                                                                                                                                       ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                       ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][16]                                                                                                                                                                                      ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                      ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][8]                                                                                                                                                                                       ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][8]                                                                                                                                                                                       ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][1]                                                                                                                                                                                       ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][1]                                                                                                                                                                                       ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][17]                                                                                                                                                                                      ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][17]                                                                                                                                                                                      ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][9]                                                                                                                                                                                       ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][9]                                                                                                                                                                                       ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][3]                                                                                                                                                                                       ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][3]                                                                                                                                                                                       ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][19]                                                                                                                                                                                      ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][19]                                                                                                                                                                                      ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][4]                                                                                                                                                                                       ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][4]                                                                                                                                                                                       ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][20]                                                                                                                                                                                      ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][20]                                                                                                                                                                                      ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][12]                                                                                                                                                                                      ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][12]                                                                                                                                                                                      ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][5]                                                                                                                                                                                       ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][5]                                                                                                                                                                                       ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][21]                                                                                                                                                                                      ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][21]                                                                                                                                                                                      ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][13]                                                                                                                                                                                      ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][13]                                                                                                                                                                                      ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][6]                                                                                                                                                                                       ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][6]                                                                                                                                                                                       ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][22]                                                                                                                                                                                      ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][22]                                                                                                                                                                                      ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][14]                                                                                                                                                                                      ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][14]                                                                                                                                                                                      ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][7]                                                                                                                                                                                       ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][7]                                                                                                                                                                                       ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][15]                                                                                                                                                                                      ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][15]                                                                                                                                                                                      ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; full_sys:u0|full_sys_sdram_controller_0:sdram_controller_0|m_next~9                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_sdram_controller_0:sdram_controller_0|m_next~10                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_sdram_controller_0:sdram_controller_0|m_next~13                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_sdram_controller_0:sdram_controller_0|m_next~14                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_sdram_controller_0:sdram_controller_0|m_next~16                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_sdram_controller_0:sdram_controller_0|i_next~4                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_sdram_controller_0:sdram_controller_0|i_next~5                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_sdram_controller_0:sdram_controller_0|i_next~6                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_sdram_controller_0:sdram_controller_0|i_state~14                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_sdram_controller_0:sdram_controller_0|i_state~15                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_sdram_controller_0:sdram_controller_0|i_state~16                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_jtag_debug_module_wrapper:the_full_sys_nios2_qsys_0_jtag_debug_module_wrapper|full_sys_nios2_qsys_0_jtag_debug_module_tck:the_full_sys_nios2_qsys_0_jtag_debug_module_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_jtag_debug_module_wrapper:the_full_sys_nios2_qsys_0_jtag_debug_module_wrapper|full_sys_nios2_qsys_0_jtag_debug_module_tck:the_full_sys_nios2_qsys_0_jtag_debug_module_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_jtag_debug_module_wrapper:the_full_sys_nios2_qsys_0_jtag_debug_module_wrapper|full_sys_nios2_qsys_0_jtag_debug_module_tck:the_full_sys_nios2_qsys_0_jtag_debug_module_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_jtag_debug_module_wrapper:the_full_sys_nios2_qsys_0_jtag_debug_module_wrapper|full_sys_nios2_qsys_0_jtag_debug_module_tck:the_full_sys_nios2_qsys_0_jtag_debug_module_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|state.DEPILE_6                                                                                                                                                                                                                                                                 ; Merged with full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|state.DEPILE                                                                                                                                                                                                                                                                   ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|state.RESET_COL_1                                                                                                                                                                                                                                                              ; Merged with full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|state.DEPILE                                                                                                                                                                                                                                                                   ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|state.RESET_COL_2                                                                                                                                                                                                                                                              ; Merged with full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|state.DEPILE                                                                                                                                                                                                                                                                   ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|state.RESET_COL_3                                                                                                                                                                                                                                                              ; Merged with full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|state.DEPILE                                                                                                                                                                                                                                                                   ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|state.RESET_PAGE_1                                                                                                                                                                                                                                                             ; Merged with full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|state.DEPILE                                                                                                                                                                                                                                                                   ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|state.RESET_PAGE_2                                                                                                                                                                                                                                                             ; Merged with full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|state.DEPILE                                                                                                                                                                                                                                                                   ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|state.RESET_PAGE_3                                                                                                                                                                                                                                                             ; Merged with full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|state.DEPILE                                                                                                                                                                                                                                                                   ;
; full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_jtag_debug_module_wrapper:the_full_sys_nios2_qsys_0_jtag_debug_module_wrapper|full_sys_nios2_qsys_0_jtag_debug_module_tck:the_full_sys_nios2_qsys_0_jtag_debug_module_tck|DRsize.011 ; Merged with full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_jtag_debug_module_wrapper:the_full_sys_nios2_qsys_0_jtag_debug_module_wrapper|full_sys_nios2_qsys_0_jtag_debug_module_tck:the_full_sys_nios2_qsys_0_jtag_debug_module_tck|DRsize.001 ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|state.DEPILE                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; full_sys:u0|full_sys_sdram_controller_0:sdram_controller_0|m_state.000100000                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_jtag_debug_module_wrapper:the_full_sys_nios2_qsys_0_jtag_debug_module_wrapper|full_sys_nios2_qsys_0_jtag_debug_module_tck:the_full_sys_nios2_qsys_0_jtag_debug_module_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_sdram_controller_0_s1_cmd_width_adapter|address_reg[1]                                                                                                                                                       ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_sdram_controller_0_s1_cmd_width_adapter|byte_cnt_reg[1]                                                                                                                                                      ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_instruction_master_to_sdram_controller_0_s1_cmd_width_adapter|address_reg[1]                                                                                                                                                ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_instruction_master_to_sdram_controller_0_s1_cmd_width_adapter|byte_cnt_reg[1]                                                                                                                                               ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_2[0]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_1[0]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[31]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][49]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[30]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][48]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[29]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][47]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[28]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[27]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][45]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][44]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][43]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][42]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][41]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][40]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][39]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][38]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][37]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][36]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][35]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][34]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][33]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][32]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][31]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][30]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][29]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][28]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9]                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][27]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8]                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][26]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7]                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][25]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6]                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][24]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5]                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][23]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4]                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][22]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3]                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][21]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2]                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][20]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[25..31]                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_2[25]                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_1[25]                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_2[26]                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_1[26]                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_2[27]                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_1[27]                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_2[28]                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_1[28]                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_2[29]                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_1[29]                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_2[30]                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_1[30]                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_2[31]                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_1[31]                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][49]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][48]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][47]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][45]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][44]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][43]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][42]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][41]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][40]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][39]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][38]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][37]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][36]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][35]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][34]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][33]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][32]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][31]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][30]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][29]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][28]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][27]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][26]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][25]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][24]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][23]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][22]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][21]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][20]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[25..31]                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_sdram_controller_0_s1_cmd_width_adapter|address_reg[25]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_instruction_master_to_sdram_controller_0_s1_cmd_width_adapter|address_reg[25]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[2]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][49]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][48]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][47]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][45]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][44]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][43]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][42]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][41]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][40]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][39]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][38]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][37]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][36]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][35]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][34]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][33]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][32]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][31]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][30]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][29]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][28]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][27]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][26]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][25]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][24]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][23]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][22]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][21]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][20]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][67]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][49]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][48]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][47]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][45]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][44]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][43]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][42]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][41]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][40]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][39]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][38]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][37]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][36]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][35]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][34]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][33]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][32]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][31]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][30]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][29]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][28]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][27]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][26]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][25]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][24]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][23]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][22]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][21]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][20]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][67]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][49]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][48]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][47]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][45]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][44]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][43]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][42]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][41]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][40]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][39]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][38]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][37]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][36]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][35]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][34]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][33]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][32]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][31]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][30]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][29]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][28]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][27]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][26]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][25]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][24]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][23]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][22]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][21]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][20]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][67]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][49]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][48]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][47]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][45]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][44]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][43]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][42]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][41]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][40]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][39]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][38]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][37]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][36]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][35]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][34]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][33]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][32]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][31]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][30]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][29]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][28]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][27]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][26]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][25]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][24]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][23]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][22]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][21]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][20]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][67]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][49]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][48]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][47]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][45]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][44]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][43]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][42]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][41]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][40]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][39]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][38]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][37]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][36]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][35]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][34]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][33]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][32]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][31]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][30]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][29]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][28]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][27]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][26]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][25]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][24]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][23]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][22]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][21]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][20]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][67]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][49]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][48]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][47]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][46]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][45]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][44]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][43]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][42]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][41]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][40]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][39]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][38]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][37]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][36]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][35]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][34]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][33]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][32]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][31]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][30]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][29]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][28]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][27]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][26]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][25]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][24]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][23]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][22]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][21]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][20]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][67]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rdata_fifo|mem[0][2]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rdata_fifo|mem[0][18]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rdata_fifo|mem[0][26]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rdata_fifo|mem[0][1]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rdata_fifo|mem[0][17]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rdata_fifo|mem[0][9]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rdata_fifo|mem[0][25]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rdata_fifo|mem[0][8]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rdata_fifo|mem[0][24]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rdata_fifo|mem[0][3]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rdata_fifo|mem[0][19]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rdata_fifo|mem[0][27]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rdata_fifo|mem[0][4]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rdata_fifo|mem[0][20]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rdata_fifo|mem[0][12]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rdata_fifo|mem[0][28]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rdata_fifo|mem[0][15]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rdata_fifo|mem[0][23]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rdata_fifo|mem[0][7]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rdata_fifo|mem[0][31]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rdata_fifo|mem[0][5]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rdata_fifo|mem[0][21]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rdata_fifo|mem[0][13]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rdata_fifo|mem[0][29]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rdata_fifo|mem[0][6]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rdata_fifo|mem[0][22]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rdata_fifo|mem[0][14]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rdata_fifo|mem[0][30]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; full_sys:u0|full_sys_sdram_controller_0:sdram_controller_0|m_count[2]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                    ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][2]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][18]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][1]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][17]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][9]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][8]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][3]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][19]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][4]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][20]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][12]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][15]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][7]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][5]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][21]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][13]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][6]                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][22]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][14]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:lcd_sys_0_avalon_master_translator|burstcount_register_lint[1..3]                                                                                                                                                                    ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:lcd_sys_0_avalon_master_translator|burstcount_register_lint[4]                                                                                                                                                                       ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:lcd_sys_0_avalon_master_translator|burstcount_register_lint[7,8]                                                                                                                                                                     ; Merged with full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:lcd_sys_0_avalon_master_translator|burstcount_register_lint[6]                                                                                                                                                                       ;
; Total Number of Removed Registers = 1029                                                                                                                                                                                                                                                                                      ;                                                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                               ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[31]                                                                                                                            ; Lost Fanouts                   ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][49],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[30],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][48],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[29],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][47],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[28],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][46],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[27],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][45],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][44],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][43],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][42],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][41],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][40],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][39],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][38],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][37],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][36],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][35],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][34],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][33],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][32],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][31],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][30],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][29],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][28],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9],                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][27],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8],                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][26],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7],                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][25],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6],                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][24],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5],                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][23],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4],                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][22],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3],                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2],                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[31],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[30],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[29],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[28],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[27],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[26],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[25],                                                                                            ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_2[26],                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_2[27],                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_2[28],                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_2[29],                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_2[30],                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_2[31],                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][49],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][48],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][47],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][46],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][45],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][44],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][43],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][42],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][41],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][40],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][39],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][38],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][37],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][36],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][35],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][34],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][33],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][32],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][31],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][30],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][29],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][28],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][27],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][26],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][25],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][24],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][23],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][22],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[31],                                                                                                ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[30],                                                                                                ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[29],                                                                                                ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[28],                                                                                                ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[27],                                                                                                ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[25],                                                                                                ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_sdram_controller_0_s1_cmd_width_adapter|address_reg[25],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_instruction_master_to_sdram_controller_0_s1_cmd_width_adapter|address_reg[25],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][49],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][48],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][47],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][46],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][45],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][44],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][43],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][42],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][41],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][40],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][39],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][38],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][37],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][36],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][35],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][34],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][33],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][32],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][31],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][30],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][29],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][28],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][27],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][26],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][25],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][24],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][23],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][22],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][49],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][48],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][47],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][46],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][45],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][44],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][43],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][42],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][41],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][40],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][39],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][38],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][37],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][36],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][35],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][34],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][33],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][32],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][31],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][30],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][29],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][28],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][27],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][26],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][25],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][24],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][23],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][22],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][49],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][48],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][47],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][46],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][45],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][44],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][43],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][42],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][41],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][40],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][39],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][38],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][37],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][36],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][35],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][34],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][33],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][32],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][31],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][30],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][29],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][28],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][27],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][26],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][25],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][24],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][23],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][22],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][49],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][48],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][47],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][46],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][45],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][44],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][43],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][42],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][41],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][40],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][39],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][38],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][37],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][36],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][35],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][34],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][33],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][32],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][31],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][30],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][29],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][28],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][27],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][26],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][25],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][24],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][23],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][22],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][49],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][48],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][47],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][46],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][45],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][44],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][43],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][42],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][41],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][40],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][39],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][38],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][37],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][36],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][35],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][34],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][33],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][32],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][31],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][30],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][29],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][28],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][27],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][26],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][25],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][24],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][23],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][22],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][49],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][48],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][47],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][46],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][45],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][44],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][43],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][42],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][41],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][40],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][39],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][38],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][37],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][36],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][35],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][34],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][33],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][32],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][31],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][30],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][29],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][28],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][27],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][26],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][25],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][24],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][23],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][22]                                                                                                                                                                                                ;
; full_sys:u0|full_sys_altpll_0:altpll_0|prev_reset                                                                                                                                                                                                                                                                           ; Stuck at GND                   ; full_sys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; full_sys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[8],                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[7],                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[6],                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[5],                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[4],                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[3],                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst|offset[4],                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst|offset[3],                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst|offset[2],                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst|offset[1],                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst|offset[0],                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_instruction_master_to_sdram_controller_0_s1_cmd_width_adapter|address_reg[31],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_instruction_master_to_sdram_controller_0_s1_cmd_width_adapter|address_reg[0],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_sdram_controller_0_s1_cmd_width_adapter|address_reg[31],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_sdram_controller_0_s1_cmd_width_adapter|address_reg[0],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rsp_fifo|mem[1][82],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][82],                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][82],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rsp_fifo|mem[0][68],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_sys_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_sys_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[9],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_sys_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[8],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_sys_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_sys_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_sys_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_sys_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_sys_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_sys_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_sys_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_sys_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][68],                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[9],                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[8],                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7],                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][68],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[9],                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[8],                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7],                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69],                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg,                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_instruction_master_to_sdram_controller_0_s1_cmd_width_adapter|byte_cnt_reg[0],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_sdram_controller_0_s1_cmd_width_adapter|byte_cnt_reg[0],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0],                                                                                          ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][69],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:lcd_sys_0_avalon_master_translator|burstcount_register_lint[0],                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0],                                                                                          ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][56],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:lcd_sys_0_avalon_master_translator|burst_stalled,                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][112],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rsp_fifo|mem[1][112],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][112],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][112],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rsp_fifo|mem[0][112],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][112],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|full_sys_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag,                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|full_sys_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count_zero_flag,                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rdata_fifo|mem_used[1],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|full_sys_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|full_sys_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count[0],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rdata_fifo|mem_used[0],                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rdata_fifo|mem[0][2],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rdata_fifo|mem[0][18],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rdata_fifo|mem[0][10],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rdata_fifo|mem[0][9],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rdata_fifo|mem[0][0],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rdata_fifo|mem[0][16],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rdata_fifo|mem[0][3],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rdata_fifo|mem[0][19],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rdata_fifo|mem[0][12],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rdata_fifo|mem[0][15],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rdata_fifo|mem[0][7],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rdata_fifo|mem[0][5],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rdata_fifo|mem[0][21],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rdata_fifo|mem[0][14],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem_used[1],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rdata_fifo|mem_used[1],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem_used[0],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rdata_fifo|mem_used[0],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_sdram_controller_0:sdram_controller_0|m_count[2],                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][18],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][16],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][19],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][21]                                                                                                                                                                                      ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_to_nios2_qsys_0_instruction_master_rsp_width_adapter|p0_use_reg                                                                                                                                                  ; Stuck at GND                   ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_to_nios2_qsys_0_instruction_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_to_nios2_qsys_0_instruction_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_to_nios2_qsys_0_instruction_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_to_nios2_qsys_0_instruction_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_to_nios2_qsys_0_instruction_master_rsp_width_adapter|p0_reg_endofpacket,                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_to_nios2_qsys_0_instruction_master_rsp_width_adapter|p0_reg_data_field[15],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_to_nios2_qsys_0_instruction_master_rsp_width_adapter|p0_reg_data_field[12],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_to_nios2_qsys_0_instruction_master_rsp_width_adapter|p0_reg_data_field[11],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_to_nios2_qsys_0_instruction_master_rsp_width_adapter|p0_reg_data_field[10],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_to_nios2_qsys_0_instruction_master_rsp_width_adapter|p0_reg_data_field[9],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_to_nios2_qsys_0_instruction_master_rsp_width_adapter|p0_reg_data_field[8],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_to_nios2_qsys_0_instruction_master_rsp_width_adapter|p0_reg_data_field[7],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_to_nios2_qsys_0_instruction_master_rsp_width_adapter|p0_reg_data_field[6],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_to_nios2_qsys_0_instruction_master_rsp_width_adapter|p0_reg_data_field[5],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_to_nios2_qsys_0_instruction_master_rsp_width_adapter|p0_reg_data_field[4],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_to_nios2_qsys_0_instruction_master_rsp_width_adapter|p0_reg_data_field[3],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_to_nios2_qsys_0_instruction_master_rsp_width_adapter|p0_reg_data_field[2],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_to_nios2_qsys_0_instruction_master_rsp_width_adapter|p0_reg_data_field[1],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_to_nios2_qsys_0_instruction_master_rsp_width_adapter|p0_reg_data_field[0],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_to_nios2_qsys_0_instruction_master_rsp_width_adapter|p0_reg_byte_cnt_field[8],                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_to_nios2_qsys_0_instruction_master_rsp_width_adapter|p0_reg_byte_cnt_field[5],                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_to_nios2_qsys_0_instruction_master_rsp_width_adapter|p0_reg_byte_cnt_field[4],                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_to_nios2_qsys_0_instruction_master_rsp_width_adapter|p0_reg_byte_cnt_field[3],                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_to_nios2_qsys_0_instruction_master_rsp_width_adapter|p0_reg_byte_cnt_field[2],                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_to_nios2_qsys_0_instruction_master_rsp_width_adapter|p0_reg_byte_cnt_field[1],                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_to_nios2_qsys_0_instruction_master_rsp_width_adapter|p0_reg_byte_cnt_field[0],                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_to_nios2_qsys_0_instruction_master_rsp_width_adapter|p0_reg_last_field[34],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_to_nios2_qsys_0_instruction_master_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_to_nios2_qsys_0_instruction_master_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_to_nios2_qsys_0_instruction_master_rsp_width_adapter|p0_reg_ori_burst_size[0],                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][70],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][70],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][70],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][70],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][70],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][70],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][70],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][69],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][69],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][69],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][69],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][69],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][69],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][69],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][56],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][56],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][56],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][56],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][56],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][56],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][56],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][21],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][20],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][67],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][21],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][20],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[2],                                                                                                ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][67],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][21],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][20],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][67],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][21],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][20],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][67],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][21],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][20],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][67],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][21],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][20],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][67],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][21],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][20],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][67],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][21],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][20],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][67],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rdata_fifo|mem[0][31],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rdata_fifo|mem[0][30],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][2],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][10],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][9],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][0],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][3],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][12],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][15],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][7],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][5],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][14]                                                                                                                                                                                      ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_to_nios2_qsys_0_data_master_rsp_width_adapter|p0_use_reg                                                                                                                                                         ; Stuck at GND                   ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_to_nios2_qsys_0_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],                                                                                      ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_to_nios2_qsys_0_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                                                                                      ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_to_nios2_qsys_0_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                                                                                      ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_to_nios2_qsys_0_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                      ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_to_nios2_qsys_0_data_master_rsp_width_adapter|p0_reg_endofpacket,                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_to_nios2_qsys_0_data_master_rsp_width_adapter|p0_reg_data_field[15],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_to_nios2_qsys_0_data_master_rsp_width_adapter|p0_reg_data_field[12],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_to_nios2_qsys_0_data_master_rsp_width_adapter|p0_reg_data_field[11],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_to_nios2_qsys_0_data_master_rsp_width_adapter|p0_reg_data_field[10],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_to_nios2_qsys_0_data_master_rsp_width_adapter|p0_reg_data_field[9],                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_to_nios2_qsys_0_data_master_rsp_width_adapter|p0_reg_data_field[8],                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_to_nios2_qsys_0_data_master_rsp_width_adapter|p0_reg_data_field[7],                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_to_nios2_qsys_0_data_master_rsp_width_adapter|p0_reg_data_field[6],                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_to_nios2_qsys_0_data_master_rsp_width_adapter|p0_reg_data_field[5],                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_to_nios2_qsys_0_data_master_rsp_width_adapter|p0_reg_data_field[4],                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_to_nios2_qsys_0_data_master_rsp_width_adapter|p0_reg_data_field[3],                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_to_nios2_qsys_0_data_master_rsp_width_adapter|p0_reg_data_field[2],                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_to_nios2_qsys_0_data_master_rsp_width_adapter|p0_reg_data_field[1],                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_to_nios2_qsys_0_data_master_rsp_width_adapter|p0_reg_data_field[0],                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_to_nios2_qsys_0_data_master_rsp_width_adapter|p0_reg_byte_cnt_field[8],                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_to_nios2_qsys_0_data_master_rsp_width_adapter|p0_reg_byte_cnt_field[5],                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_to_nios2_qsys_0_data_master_rsp_width_adapter|p0_reg_byte_cnt_field[4],                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_to_nios2_qsys_0_data_master_rsp_width_adapter|p0_reg_byte_cnt_field[3],                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_to_nios2_qsys_0_data_master_rsp_width_adapter|p0_reg_byte_cnt_field[2],                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_to_nios2_qsys_0_data_master_rsp_width_adapter|p0_reg_byte_cnt_field[1],                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_to_nios2_qsys_0_data_master_rsp_width_adapter|p0_reg_byte_cnt_field[0],                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_to_nios2_qsys_0_data_master_rsp_width_adapter|p0_reg_last_field[34],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_to_nios2_qsys_0_data_master_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_to_nios2_qsys_0_data_master_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_to_nios2_qsys_0_data_master_rsp_width_adapter|p0_reg_ori_burst_size[0]                                                                                                                                             ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]                                                                                                     ; Stuck at GND                   ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2],                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0],                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[8],                                                                                          ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[7],                                                                                          ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[6],                                                                                          ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5],                                                                                          ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4],                                                                                          ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3],                                                                                          ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2],                                                                                          ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[26]                                                                                                 ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_to_nios2_qsys_0_instruction_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                         ; Stuck at GND                   ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_to_nios2_qsys_0_instruction_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[9],                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port clock_enable ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_to_nios2_qsys_0_instruction_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[8],                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_to_nios2_qsys_0_instruction_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7],                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_to_nios2_qsys_0_instruction_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_to_nios2_qsys_0_instruction_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                               ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_to_nios2_qsys_0_instruction_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_to_nios2_qsys_0_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                ; Stuck at GND                   ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_to_nios2_qsys_0_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[9],                                                                                      ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port clock_enable ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_to_nios2_qsys_0_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[8],                                                                                      ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_to_nios2_qsys_0_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7],                                                                                      ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_to_nios2_qsys_0_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                      ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_to_nios2_qsys_0_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                      ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_to_nios2_qsys_0_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                       ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_sys_0_avalon_slave_0_translator|av_readdata_pre[13]                                                                                                                                                                             ; Stuck at GND                   ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rdata_fifo|mem[0][13],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rdata_fifo|mem[0][13],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][13]                                                                                                                                                                                      ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[11]                                                                                                                                                                        ; Stuck at GND                   ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][11],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rdata_fifo|mem[0][11],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                             ;                                ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                            ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_sys_0_avalon_slave_0_translator|av_readdata_pre[24]                                                                                                                                                                             ; Stuck at GND                   ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rdata_fifo|mem[1][24],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rdata_fifo|mem[0][24]                                                                                                                                                                                     ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_sys_0_avalon_slave_0_translator|av_readdata_pre[22]                                                                                                                                                                             ; Stuck at GND                   ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rdata_fifo|mem[0][22],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][22]                                                                                                                                                                                      ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_sys_0_avalon_slave_0_translator|av_readdata_pre[20]                                                                                                                                                                             ; Stuck at GND                   ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rdata_fifo|mem[0][20],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][20]                                                                                                                                                                                      ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_sys_0_avalon_slave_0_translator|av_readdata_pre[17]                                                                                                                                                                             ; Stuck at GND                   ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rdata_fifo|mem[0][17],                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][17]                                                                                                                                                                                      ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_sys_0_avalon_slave_0_translator|av_readdata_pre[8]                                                                                                                                                                              ; Stuck at GND                   ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rdata_fifo|mem[0][8],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][8]                                                                                                                                                                                       ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_sys_0_avalon_slave_0_translator|av_readdata_pre[6]                                                                                                                                                                              ; Stuck at GND                   ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rdata_fifo|mem[0][6],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][6]                                                                                                                                                                                       ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_sys_0_avalon_slave_0_translator|av_readdata_pre[4]                                                                                                                                                                              ; Stuck at GND                   ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rdata_fifo|mem[0][4],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][4]                                                                                                                                                                                       ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_sys_0_avalon_slave_0_translator|av_readdata_pre[1]                                                                                                                                                                              ; Stuck at GND                   ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rdata_fifo|mem[0][1],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][1]                                                                                                                                                                                       ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[93]                                                                                                    ; Stuck at GND                   ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][93]                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_sys_0_avalon_slave_0_translator|av_readdata_pre[29]                                                                                                                                                                             ; Stuck at GND                   ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rdata_fifo|mem[0][29]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[31]                                                                                                                                                                        ; Stuck at GND                   ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[28]                                                                                                                                                                        ; Stuck at GND                   ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rdata_fifo|mem[0][28]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[27]                                                                                                                                                                        ; Stuck at GND                   ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rdata_fifo|mem[0][27]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[26]                                                                                                                                                                        ; Stuck at GND                   ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rdata_fifo|mem[0][26]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[25]                                                                                                                                                                        ; Stuck at GND                   ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rdata_fifo|mem[0][25]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[23]                                                                                                                                                                        ; Stuck at GND                   ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rdata_fifo|mem[0][23]                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                               ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rsp_fifo|mem[0][95]                                                                                                                                                                                           ; Lost Fanouts                   ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                             ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rsp_fifo|mem[0][96]                                                                                                                                                                                           ; Lost Fanouts                   ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                             ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][95]                                                                                                                                                                                      ; Lost Fanouts                   ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][95]                                                                                                                                                                                        ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][96]                                                                                                                                                                                      ; Lost Fanouts                   ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][96]                                                                                                                                                                                        ;
; full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_jtag_debug_module_wrapper:the_full_sys_nios2_qsys_0_jtag_debug_module_wrapper|full_sys_nios2_qsys_0_jtag_debug_module_tck:the_full_sys_nios2_qsys_0_jtag_debug_module_tck|DRsize~3 ; Lost Fanouts                   ; full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_jtag_debug_module_wrapper:the_full_sys_nios2_qsys_0_jtag_debug_module_wrapper|full_sys_nios2_qsys_0_jtag_debug_module_tck:the_full_sys_nios2_qsys_0_jtag_debug_module_tck|DRsize.101 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 7799  ;
; Number of registers using Synchronous Clear  ; 85    ;
; Number of registers using Synchronous Load   ; 413   ;
; Number of registers using Asynchronous Clear ; 3653  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 3423  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                   ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; full_sys:u0|full_sys_sdram_controller_0:sdram_controller_0|m_cmd[1]                                                                                                                                                 ; 2       ;
; full_sys:u0|full_sys_sdram_controller_0:sdram_controller_0|m_cmd[3]                                                                                                                                                 ; 1       ;
; full_sys:u0|full_sys_sdram_controller_0:sdram_controller_0|m_cmd[2]                                                                                                                                                 ; 2       ;
; full_sys:u0|full_sys_sdram_controller_0:sdram_controller_0|m_cmd[0]                                                                                                                                                 ; 2       ;
; full_sys:u0|full_sys_sdram_controller_0:sdram_controller_0|i_addr[12]                                                                                                                                               ; 12      ;
; full_sys:u0|full_sys_sdram_controller_0:sdram_controller_0|i_cmd[1]                                                                                                                                                 ; 2       ;
; full_sys:u0|full_sys_sdram_controller_0:sdram_controller_0|i_cmd[3]                                                                                                                                                 ; 2       ;
; full_sys:u0|full_sys_sdram_controller_0:sdram_controller_0|i_cmd[2]                                                                                                                                                 ; 2       ;
; full_sys:u0|full_sys_sdram_controller_0:sdram_controller_0|i_cmd[0]                                                                                                                                                 ; 2       ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:lcd_sys_0_avalon_master_agent|hold_waitrequest                                                                                  ; 12      ;
; full_sys:u0|full_sys_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                                         ; 8       ;
; full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|M_pipe_flush                                                                                                                                                         ; 11      ;
; full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|hbreak_enabled                                                                                                                                                       ; 11      ;
; full_sys:u0|altera_reset_controller:rst_controller_002|r_sync_rst_chain[1]                                                                                                                                          ; 1       ;
; full_sys:u0|full_sys_sdram_controller_0:sdram_controller_0|refresh_counter[13]                                                                                                                                      ; 2       ;
; full_sys:u0|full_sys_sdram_controller_0:sdram_controller_0|refresh_counter[10]                                                                                                                                      ; 2       ;
; full_sys:u0|full_sys_sdram_controller_0:sdram_controller_0|refresh_counter[9]                                                                                                                                       ; 2       ;
; full_sys:u0|full_sys_sdram_controller_0:sdram_controller_0|refresh_counter[8]                                                                                                                                       ; 2       ;
; full_sys:u0|full_sys_sdram_controller_0:sdram_controller_0|refresh_counter[4]                                                                                                                                       ; 2       ;
; full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|M_wr_dst_reg                                                                                                                                                         ; 67      ;
; full_sys:u0|full_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:full_sys_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                          ; 2       ;
; full_sys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                           ; 101     ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|full_sys_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                        ; 2       ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|full_sys_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                ; 3       ;
; full_sys:u0|full_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:full_sys_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                      ; 11      ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|reset_reg                                                                                                                                                                ; 2       ;
; full_sys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer_int_chain[3]                                                                                                                       ; 1       ;
; full_sys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer_int_chain[2]                                                                                                                       ; 4       ;
; full_sys:u0|altera_reset_controller:rst_controller_002|r_sync_rst_chain[2]                                                                                                                                          ; 2       ;
; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|empty                                                                                         ; 2       ;
; full_sys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                            ; 1       ;
; full_sys:u0|full_sys_jtag_uart_0:jtag_uart_0|t_dav                                                                                                                                                                  ; 3       ;
; full_sys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer_int_chain[1]                                                                                                                       ; 1       ;
; full_sys:u0|altera_reset_controller:rst_controller_002|r_sync_rst_chain[3]                                                                                                                                          ; 1       ;
; full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_nios2_avalon_reg:the_full_sys_nios2_qsys_0_nios2_avalon_reg|oci_ienable[0] ; 2       ;
; full_sys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                            ; 1       ;
; full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|ic_tag_clr_valid_bits                                                                                                                                                ; 1       ;
; full_sys:u0|full_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:full_sys_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                          ; 3       ;
; full_sys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer_int_chain[0]                                                                                                                       ; 1       ;
; full_sys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                           ; 1       ;
; full_sys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                            ; 1       ;
; full_sys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                            ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                       ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; 2       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                       ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                       ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                       ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                       ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                       ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                       ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                       ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                       ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                       ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                       ; 1       ;
; Total number of inverted registers = 55                                                                                                                                                                             ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |DE0_Nano_top_level|full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_sdram_controller_0_s1_cmd_width_adapter|data_reg[8]                                                                                                                                                      ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |DE0_Nano_top_level|full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_sdram_controller_0_s1_cmd_width_adapter|address_reg[1]                                                                                                                                                   ;
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |DE0_Nano_top_level|full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_sdram_controller_0_s1_cmd_width_adapter|address_reg[23]                                                                                                                                                  ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |DE0_Nano_top_level|full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_instruction_master_to_sdram_controller_0_s1_cmd_width_adapter|byte_cnt_reg[1]                                                                                                                                           ;
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |DE0_Nano_top_level|full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_instruction_master_to_sdram_controller_0_s1_cmd_width_adapter|address_reg[11]                                                                                                                                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |DE0_Nano_top_level|full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_0_instruction_master_limiter|pending_response_count[0]                                                                                                                                                                  ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE0_Nano_top_level|full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem_used[5]                                                                                                                                                                                           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE0_Nano_top_level|full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|E_src1_prelim[19]                                                                                                                                                                                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE0_Nano_top_level|full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|av_ld_data_aligned_or_div[7]                                                                                                                                                                                                                                               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE0_Nano_top_level|full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|E_src2_prelim[20]                                                                                                                                                                                                                                                          ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |DE0_Nano_top_level|full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|E_src2_imm[16]                                                                                                                                                                                                                                                             ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |DE0_Nano_top_level|full_sys:u0|full_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:full_sys_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE0_Nano_top_level|full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|M_mem_byte_en[1]                                                                                                                                                                                                                                                           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE0_Nano_top_level|full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|D_iw[16]                                                                                                                                                                                                                                                                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE0_Nano_top_level|full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|readdata[3]                                                                                                                                                                                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE0_Nano_top_level|full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|ic_fill_ap_cnt[0]                                                                                                                                                                                                                                                          ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE0_Nano_top_level|full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|ic_fill_ap_offset[0]                                                                                                                                                                                                                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE0_Nano_top_level|full_sys:u0|full_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:full_sys_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                         ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |DE0_Nano_top_level|full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|ic_tag_wraddress[5]                                                                                                                                                                                                                                                        ;
; 4:1                ; 19 bits   ; 38 LEs        ; 38 LEs               ; 0 LEs                  ; Yes        ; |DE0_Nano_top_level|full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_nios2_ocimem:the_full_sys_nios2_qsys_0_nios2_ocimem|MonDReg[31]                                                                                                                  ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |DE0_Nano_top_level|full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_nios2_ocimem:the_full_sys_nios2_qsys_0_nios2_ocimem|MonDReg[5]                                                                                                                   ;
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |DE0_Nano_top_level|full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|F_pc[23]                                                                                                                                                                                                                                                                   ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |DE0_Nano_top_level|full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[9]                                                                                                                             ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |DE0_Nano_top_level|full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:lcd_sys_0_avalon_master_translator|burstcount_register_lint[1]                                                                                                                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE0_Nano_top_level|full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|M_st_data[31]                                                                                                                                                                                                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE0_Nano_top_level|full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|data_reg[30]                                                                                                                                                                                                                                                                   ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |DE0_Nano_top_level|full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_jtag_debug_module_wrapper:the_full_sys_nios2_qsys_0_jtag_debug_module_wrapper|full_sys_nios2_qsys_0_jtag_debug_module_tck:the_full_sys_nios2_qsys_0_jtag_debug_module_tck|sr[4]  ;
; 6:1                ; 18 bits   ; 72 LEs        ; 36 LEs               ; 36 LEs                 ; Yes        ; |DE0_Nano_top_level|full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_jtag_debug_module_wrapper:the_full_sys_nios2_qsys_0_jtag_debug_module_wrapper|full_sys_nios2_qsys_0_jtag_debug_module_tck:the_full_sys_nios2_qsys_0_jtag_debug_module_tck|sr[30] ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |DE0_Nano_top_level|full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_nios2_ocimem:the_full_sys_nios2_qsys_0_nios2_ocimem|MonAReg[2]                                                                                                                   ;
; 6:1                ; 2 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |DE0_Nano_top_level|full_sys:u0|full_sys_sdram_controller_0:sdram_controller_0|full_sys_sdram_controller_0_input_efifo_module:the_full_sys_sdram_controller_0_input_efifo_module|entries[1]                                                                                                                                                   ;
; 5:1                ; 31 bits   ; 93 LEs        ; 31 LEs               ; 62 LEs                 ; Yes        ; |DE0_Nano_top_level|full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:lcd_sys_0_avalon_master_translator|address_register[17]                                                                                                                                                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE0_Nano_top_level|full_sys:u0|full_sys_sdram_controller_0:sdram_controller_0|m_dqm[1]                                                                                                                                                                                                                                                       ;
; 5:1                ; 6 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |DE0_Nano_top_level|full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_nios2_oci_break:the_full_sys_nios2_qsys_0_nios2_oci_break|break_readreg[31]                                                                                                      ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE0_Nano_top_level|full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|M_mem_byte_en[3]                                                                                                                                                                                                                                                           ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |DE0_Nano_top_level|full_sys:u0|full_sys_sdram_controller_0:sdram_controller_0|i_count[0]                                                                                                                                                                                                                                                     ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE0_Nano_top_level|full_sys:u0|full_sys_sdram_controller_0:sdram_controller_0|m_addr[12]                                                                                                                                                                                                                                                     ;
; 7:1                ; 24 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; Yes        ; |DE0_Nano_top_level|full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|M_pipe_flush_waddr[1]                                                                                                                                                                                                                                                      ;
; 7:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |DE0_Nano_top_level|full_sys:u0|full_sys_sdram_controller_0:sdram_controller_0|m_addr[1]                                                                                                                                                                                                                                                      ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |DE0_Nano_top_level|full_sys:u0|full_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:full_sys_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                         ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |DE0_Nano_top_level|full_sys:u0|full_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:full_sys_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                         ;
; 9:1                ; 25 bits   ; 150 LEs       ; 50 LEs               ; 100 LEs                ; Yes        ; |DE0_Nano_top_level|full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_nios2_oci_break:the_full_sys_nios2_qsys_0_nios2_oci_break|break_readreg[22]                                                                                                      ;
; 12:1               ; 43 bits   ; 344 LEs       ; 0 LEs                ; 344 LEs                ; Yes        ; |DE0_Nano_top_level|full_sys:u0|full_sys_sdram_controller_0:sdram_controller_0|active_addr[4]                                                                                                                                                                                                                                                 ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE0_Nano_top_level|full_sys:u0|full_sys_sdram_controller_0:sdram_controller_0|m_data[2]                                                                                                                                                                                                                                                      ;
; 1:1                ; 20 bits   ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |DE0_Nano_top_level|full_sys:u0|LCD:lcd_sys_0|master:b2v_inst|Add1                                                                                                                                                                                                                                                                            ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; No         ; |DE0_Nano_top_level|full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[61]                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |DE0_Nano_top_level|full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|full_sys_mm_interconnect_0_router_001:router_001|src_channel[0]                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE0_Nano_top_level|full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|next_state                                                                                                                                                                                                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE0_Nano_top_level|full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]                                                                                  ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |DE0_Nano_top_level|full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|next_state                                                                                                                                                                                                                                                                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |DE0_Nano_top_level|full_sys:u0|LCD:lcd_sys_0|master:b2v_inst|fifo_wrData[3]                                                                                                                                                                                                                                                                  ;
; 4:1                ; 33 bits   ; 66 LEs        ; 66 LEs               ; 0 LEs                  ; No         ; |DE0_Nano_top_level|full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|E_logic_result[29]                                                                                                                                                                                                                                                         ;
; 3:1                ; 28 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |DE0_Nano_top_level|full_sys:u0|LCD:lcd_sys_0|master:b2v_inst|Add1                                                                                                                                                                                                                                                                            ;
; 3:1                ; 27 bits   ; 54 LEs        ; 27 LEs               ; 27 LEs                 ; No         ; |DE0_Nano_top_level|full_sys:u0|LCD:lcd_sys_0|master:b2v_inst|bus_add[27]                                                                                                                                                                                                                                                                     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DE0_Nano_top_level|full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|M_wr_data_unfiltered[25]                                                                                                                                                                                                                                                   ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |DE0_Nano_top_level|full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|D_dst_regnum[2]                                                                                                                                                                                                                                                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE0_Nano_top_level|full_sys:u0|LCD:lcd_sys_0|master:b2v_inst|bus_add[1]                                                                                                                                                                                                                                                                      ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |DE0_Nano_top_level|full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|F_ic_data_rd_addr_nxt[1]                                                                                                                                                                                                                                                   ;
; 11:1               ; 2 bits    ; 14 LEs        ; 4 LEs                ; 10 LEs                 ; No         ; |DE0_Nano_top_level|full_sys:u0|full_sys_sdram_controller_0:sdram_controller_0|Selector34                                                                                                                                                                                                                                                     ;
; 10:1               ; 3 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; No         ; |DE0_Nano_top_level|full_sys:u0|full_sys_sdram_controller_0:sdram_controller_0|Selector32                                                                                                                                                                                                                                                     ;
; 13:1               ; 6 bits    ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; No         ; |DE0_Nano_top_level|full_sys:u0|LCD:lcd_sys_0|master:b2v_inst|Selector8                                                                                                                                                                                                                                                                       ;
; 14:1               ; 2 bits    ; 18 LEs        ; 4 LEs                ; 14 LEs                 ; No         ; |DE0_Nano_top_level|full_sys:u0|LCD:lcd_sys_0|master:b2v_inst|Selector9                                                                                                                                                                                                                                                                       ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |DE0_Nano_top_level|full_sys:u0|full_sys_sdram_controller_0:sdram_controller_0|Selector28                                                                                                                                                                                                                                                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE0_Nano_top_level|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                            ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE0_Nano_top_level|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]                                                                                                      ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |DE0_Nano_top_level|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                                                   ;
; 6:1                ; 10 bits   ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |DE0_Nano_top_level|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                                                                                                                   ;
; 5:1                ; 6 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |DE0_Nano_top_level|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[5]                                                                                         ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |DE0_Nano_top_level|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                                                                            ;
; 6:1                ; 10 bits   ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |DE0_Nano_top_level|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][4]                                                                                                            ;
; 34:1               ; 4 bits    ; 88 LEs        ; 56 LEs               ; 32 LEs                 ; Yes        ; |DE0_Nano_top_level|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |DE0_Nano_top_level|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                     ;
; 36:1               ; 4 bits    ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |DE0_Nano_top_level|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Source assignments for full_sys:u0|full_sys_altpll_0:altpll_0 ;
+----------------+-------+------+-------------------------------+
; Assignment     ; Value ; From ; To                            ;
+----------------+-------+------+-------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; pfdena_reg                    ;
+----------------+-------+------+-------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for full_sys:u0|full_sys_altpll_0:altpll_0|full_sys_altpll_0_stdsync_sv6:stdsync2|full_sys_altpll_0_dffpipe_l2c:dffpipe3 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                         ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                          ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for full_sys:u0|full_sys_jtag_uart_0:jtag_uart_0|full_sys_jtag_uart_0_scfifo_w:the_full_sys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for full_sys:u0|full_sys_jtag_uart_0:jtag_uart_0|full_sys_jtag_uart_0_scfifo_r:the_full_sys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for full_sys:u0|LCD:lcd_sys_0|fifo:b2v_inst34|scfifo:scfifo_component|scfifo_l991:auto_generated|a_dpfifo_6e31:dpfifo|dpram_v911:FIFOram|altsyncram_i6k1:altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Source assignments for full_sys:u0|full_sys_sdram_controller_0:sdram_controller_0 ;
+-----------------------------+-------+------+--------------------------------------+
; Assignment                  ; Value ; From ; To                                   ;
+-----------------------------+-------+------+--------------------------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[12]                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]                            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]                            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]                            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]                            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]                            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]                            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]                            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]                            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]                            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]                            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe                                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0                      ;
+-----------------------------+-------+------+--------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|full_sys_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                            ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                         ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|full_sys_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                    ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|full_sys_mm_interconnect_0_cmd_demux_002:cmd_demux_002 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                    ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|full_sys_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                            ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                         ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|full_sys_mm_interconnect_0_rsp_demux_001:rsp_demux_001 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                    ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|full_sys_mm_interconnect_0_rsp_demux_002:rsp_demux_002 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                    ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|full_sys_mm_interconnect_0_rsp_demux_002:rsp_demux_003 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                    ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for full_sys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                            ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                            ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for full_sys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for full_sys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for full_sys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                        ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                    ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for full_sys:u0|altera_reset_controller:rst_controller_002 ;
+-------------------+-------+------+--------------------------------------------+
; Assignment        ; Value ; From ; To                                         ;
+-------------------+-------+------+--------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]     ;
+-------------------+-------+------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for full_sys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for full_sys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                        ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                    ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: full_sys:u0|full_sys_jtag_uart_0:jtag_uart_0|full_sys_jtag_uart_0_scfifo_w:the_full_sys_jtag_uart_0_scfifo_w|scfifo:wfifo ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                          ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                ;
; lpm_width               ; 8            ; Signed Integer                                                                                                                ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                                ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                                ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                       ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                       ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                       ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                       ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                       ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                       ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                       ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                       ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                       ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                       ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                                       ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: full_sys:u0|full_sys_jtag_uart_0:jtag_uart_0|full_sys_jtag_uart_0_scfifo_r:the_full_sys_jtag_uart_0_scfifo_r|scfifo:rfifo ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                          ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                ;
; lpm_width               ; 8            ; Signed Integer                                                                                                                ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                                ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                                ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                       ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                       ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                       ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                       ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                       ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                       ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                       ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                       ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                       ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                       ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                                       ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: full_sys:u0|LCD:lcd_sys_0|fifo:b2v_inst34|scfifo:scfifo_component ;
+-------------------------+--------------+-----------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                  ;
+-------------------------+--------------+-----------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                            ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                          ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                          ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                        ;
; lpm_width               ; 16           ; Signed Integer                                                        ;
; LPM_NUMWORDS            ; 8192         ; Signed Integer                                                        ;
; LPM_WIDTHU              ; 13           ; Signed Integer                                                        ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                               ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                               ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                               ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                               ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                               ;
; ALMOST_FULL_VALUE       ; 7947         ; Signed Integer                                                        ;
; ALMOST_EMPTY_VALUE      ; 1            ; Signed Integer                                                        ;
; USE_EAB                 ; ON           ; Untyped                                                               ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                               ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                               ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                               ;
; CBXI_PARAMETER          ; scfifo_l991  ; Untyped                                                               ;
+-------------------------+--------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:lcd_sys_0_avalon_master_translator ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                               ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                                     ;
; AV_DATA_W                   ; 16    ; Signed Integer                                                                                                                     ;
; AV_BURSTCOUNT_W             ; 8     ; Signed Integer                                                                                                                     ;
; AV_BYTEENABLE_W             ; 2     ; Signed Integer                                                                                                                     ;
; USE_BURSTCOUNT              ; 1     ; Signed Integer                                                                                                                     ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                     ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                     ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                     ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                     ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                     ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                     ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                     ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                     ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                     ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                     ;
; AV_SYMBOLS_PER_WORD         ; 2     ; Signed Integer                                                                                                                     ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 1     ; Signed Integer                                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                     ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                     ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                     ;
; UAV_BURSTCOUNT_W            ; 9     ; Signed Integer                                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                     ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 26    ; Signed Integer                                                                                                                      ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                      ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                      ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                      ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                      ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                      ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                      ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                      ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                      ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                      ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                      ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                      ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                      ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                      ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                      ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                      ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                      ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                      ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                      ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                       ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 26    ; Signed Integer                                                                                                                             ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                             ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                             ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                             ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                             ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                             ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                             ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                             ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                             ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                             ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                             ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                             ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                             ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                             ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                             ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                             ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                             ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                             ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                             ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                             ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_controller_0_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 24    ; Signed Integer                                                                                                               ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                               ;
; AV_BYTEENABLE_W                ; 2     ; Signed Integer                                                                                                               ;
; UAV_BYTEENABLE_W               ; 2     ; Signed Integer                                                                                                               ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                               ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                               ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                               ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                               ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                               ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                               ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                               ;
; AV_SYMBOLS_PER_WORD            ; 2     ; Signed Integer                                                                                                               ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                               ;
; BITS_PER_WORD                  ; 1     ; Signed Integer                                                                                                               ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                               ;
; UAV_BURSTCOUNT_W               ; 2     ; Signed Integer                                                                                                               ;
; UAV_DATA_W                     ; 16    ; Signed Integer                                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                               ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                               ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                               ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                               ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                  ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                        ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                        ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                        ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                        ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                 ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                       ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                       ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                       ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                       ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                       ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                       ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                       ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                       ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                       ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                       ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                       ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                       ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_sys_0_avalon_slave_0_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                                  ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                  ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                  ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                  ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                  ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                  ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                  ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                  ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                  ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                  ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                  ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                  ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                  ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                  ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:lcd_sys_0_avalon_master_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 76    ; Signed Integer                                                                                                             ;
; PKT_QOS_L                 ; 76    ; Signed Integer                                                                                                             ;
; PKT_DATA_SIDEBAND_H       ; 74    ; Signed Integer                                                                                                             ;
; PKT_DATA_SIDEBAND_L       ; 74    ; Signed Integer                                                                                                             ;
; PKT_ADDR_SIDEBAND_H       ; 73    ; Signed Integer                                                                                                             ;
; PKT_ADDR_SIDEBAND_L       ; 73    ; Signed Integer                                                                                                             ;
; PKT_CACHE_H               ; 88    ; Signed Integer                                                                                                             ;
; PKT_CACHE_L               ; 85    ; Signed Integer                                                                                                             ;
; PKT_THREAD_ID_H           ; 81    ; Signed Integer                                                                                                             ;
; PKT_THREAD_ID_L           ; 81    ; Signed Integer                                                                                                             ;
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_H          ; 84    ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_L          ; 82    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                             ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                             ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                                             ;
; PKT_BURST_TYPE_H          ; 72    ; Signed Integer                                                                                                             ;
; PKT_BURST_TYPE_L          ; 71    ; Signed Integer                                                                                                             ;
; PKT_TRANS_EXCLUSIVE       ; 55    ; Signed Integer                                                                                                             ;
; PKT_TRANS_LOCK            ; 54    ; Signed Integer                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                             ;
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                                                             ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                             ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                             ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_H             ; 80    ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 89    ; Signed Integer                                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 90    ; Signed Integer                                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 91    ; Signed Integer                                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 93    ; Signed Integer                                                                                                             ;
; ST_DATA_W                 ; 94    ; Signed Integer                                                                                                             ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_W           ; 9     ; Signed Integer                                                                                                             ;
; ID                        ; 0     ; Signed Integer                                                                                                             ;
; SUPPRESS_0_BYTEEN_RSP     ; 1     ; Signed Integer                                                                                                             ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                             ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                             ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_W            ; 9     ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                             ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                             ;
; PKT_DATA_W                ; 16    ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_W              ; 2     ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_W              ; 2     ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_W             ; 2     ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 94    ; Signed Integer                                                                                                              ;
; PKT_QOS_L                 ; 94    ; Signed Integer                                                                                                              ;
; PKT_DATA_SIDEBAND_H       ; 92    ; Signed Integer                                                                                                              ;
; PKT_DATA_SIDEBAND_L       ; 92    ; Signed Integer                                                                                                              ;
; PKT_ADDR_SIDEBAND_H       ; 91    ; Signed Integer                                                                                                              ;
; PKT_ADDR_SIDEBAND_L       ; 91    ; Signed Integer                                                                                                              ;
; PKT_CACHE_H               ; 106   ; Signed Integer                                                                                                              ;
; PKT_CACHE_L               ; 103   ; Signed Integer                                                                                                              ;
; PKT_THREAD_ID_H           ; 99    ; Signed Integer                                                                                                              ;
; PKT_THREAD_ID_L           ; 99    ; Signed Integer                                                                                                              ;
; PKT_BEGIN_BURST           ; 93    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_H          ; 102   ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_L          ; 100   ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_H           ; 85    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_L           ; 83    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_H            ; 82    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                              ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_H          ; 88    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_L          ; 86    ; Signed Integer                                                                                                              ;
; PKT_BURST_TYPE_H          ; 90    ; Signed Integer                                                                                                              ;
; PKT_BURST_TYPE_L          ; 89    ; Signed Integer                                                                                                              ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                              ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                              ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                              ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                              ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_H              ; 96    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_L              ; 95    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_H             ; 98    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_L             ; 97    ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 107   ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 108   ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 109   ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 111   ; Signed Integer                                                                                                              ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                                              ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                              ;
; ID                        ; 1     ; Signed Integer                                                                                                              ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                              ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                              ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                              ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_W            ; 9     ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                              ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                              ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_W              ; 2     ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_W             ; 2     ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 94    ; Signed Integer                                                                                                                     ;
; PKT_QOS_L                 ; 94    ; Signed Integer                                                                                                                     ;
; PKT_DATA_SIDEBAND_H       ; 92    ; Signed Integer                                                                                                                     ;
; PKT_DATA_SIDEBAND_L       ; 92    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_SIDEBAND_H       ; 91    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_SIDEBAND_L       ; 91    ; Signed Integer                                                                                                                     ;
; PKT_CACHE_H               ; 106   ; Signed Integer                                                                                                                     ;
; PKT_CACHE_L               ; 103   ; Signed Integer                                                                                                                     ;
; PKT_THREAD_ID_H           ; 99    ; Signed Integer                                                                                                                     ;
; PKT_THREAD_ID_L           ; 99    ; Signed Integer                                                                                                                     ;
; PKT_BEGIN_BURST           ; 93    ; Signed Integer                                                                                                                     ;
; PKT_PROTECTION_H          ; 102   ; Signed Integer                                                                                                                     ;
; PKT_PROTECTION_L          ; 100   ; Signed Integer                                                                                                                     ;
; PKT_BURSTWRAP_H           ; 85    ; Signed Integer                                                                                                                     ;
; PKT_BURSTWRAP_L           ; 83    ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_H            ; 82    ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                     ;
; PKT_BURST_SIZE_H          ; 88    ; Signed Integer                                                                                                                     ;
; PKT_BURST_SIZE_L          ; 86    ; Signed Integer                                                                                                                     ;
; PKT_BURST_TYPE_H          ; 90    ; Signed Integer                                                                                                                     ;
; PKT_BURST_TYPE_L          ; 89    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                     ;
; PKT_SRC_ID_H              ; 96    ; Signed Integer                                                                                                                     ;
; PKT_SRC_ID_L              ; 95    ; Signed Integer                                                                                                                     ;
; PKT_DEST_ID_H             ; 98    ; Signed Integer                                                                                                                     ;
; PKT_DEST_ID_L             ; 97    ; Signed Integer                                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 107   ; Signed Integer                                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 108   ; Signed Integer                                                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 109   ; Signed Integer                                                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 111   ; Signed Integer                                                                                                                     ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                                                     ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                     ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                     ;
; ID                        ; 2     ; Signed Integer                                                                                                                     ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                     ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                     ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                     ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                     ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_W            ; 9     ; Signed Integer                                                                                                                     ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                     ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                                     ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                     ;
; PKT_SRC_ID_W              ; 2     ; Signed Integer                                                                                                                     ;
; PKT_DEST_ID_W             ; 2     ; Signed Integer                                                                                                                     ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                                          ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                          ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                          ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                          ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                          ;
; PKT_TRANS_LOCK            ; 54    ; Signed Integer                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                          ;
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                                                          ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                          ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_H              ; 78    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_H             ; 80    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_L             ; 79    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_H          ; 84    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_L          ; 82    ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 90    ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 89    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 91    ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 93    ; Signed Integer                                                                                                          ;
; ST_DATA_W                 ; 94    ; Signed Integer                                                                                                          ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                          ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                          ;
; AVS_DATA_W                ; 16    ; Signed Integer                                                                                                          ;
; AVS_BURSTCOUNT_W          ; 2     ; Signed Integer                                                                                                          ;
; PKT_SYMBOLS               ; 2     ; Signed Integer                                                                                                          ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                          ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                          ;
; AVS_BE_W                  ; 2     ; Signed Integer                                                                                                          ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                          ;
; FIFO_DATA_W               ; 95    ; Signed Integer                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                   ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                   ;
; BYTE_CNT_W     ; 9     ; Signed Integer                                                                                                                                                                   ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                   ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                     ;
; BITS_PER_SYMBOL     ; 95    ; Signed Integer                                                                                                                     ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                     ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                     ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                     ;
; DATA_WIDTH          ; 95    ; Signed Integer                                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                       ;
; BITS_PER_SYMBOL     ; 18    ; Signed Integer                                                                                                                       ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                       ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                                                                       ;
; DATA_WIDTH          ; 18    ; Signed Integer                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 93    ; Signed Integer                                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                   ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                   ;
; PKT_SRC_ID_H              ; 96    ; Signed Integer                                                                                                                   ;
; PKT_SRC_ID_L              ; 95    ; Signed Integer                                                                                                                   ;
; PKT_DEST_ID_H             ; 98    ; Signed Integer                                                                                                                   ;
; PKT_DEST_ID_L             ; 97    ; Signed Integer                                                                                                                   ;
; PKT_BURSTWRAP_H           ; 85    ; Signed Integer                                                                                                                   ;
; PKT_BURSTWRAP_L           ; 83    ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_H            ; 82    ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                   ;
; PKT_PROTECTION_H          ; 102   ; Signed Integer                                                                                                                   ;
; PKT_PROTECTION_L          ; 100   ; Signed Integer                                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 108   ; Signed Integer                                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 107   ; Signed Integer                                                                                                                   ;
; PKT_BURST_SIZE_H          ; 88    ; Signed Integer                                                                                                                   ;
; PKT_BURST_SIZE_L          ; 86    ; Signed Integer                                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 109   ; Signed Integer                                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 111   ; Signed Integer                                                                                                                   ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                                                   ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                   ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                   ;
; FIFO_DATA_W               ; 113   ; Signed Integer                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                            ;
; BYTE_CNT_W     ; 9     ; Signed Integer                                                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                              ;
; BITS_PER_SYMBOL     ; 113   ; Signed Integer                                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                              ;
; DATA_WIDTH          ; 113   ; Signed Integer                                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                              ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rdata_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                          ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 93    ; Signed Integer                                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_H              ; 96    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_L              ; 95    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_H             ; 98    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_L             ; 97    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 85    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 83    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 82    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_H          ; 102   ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_L          ; 100   ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 108   ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 107   ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 88    ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 86    ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 109   ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 111   ; Signed Integer                                                                                                                  ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                                                  ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                  ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                  ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                  ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                  ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                  ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                  ;
; FIFO_DATA_W               ; 113   ; Signed Integer                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                           ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                           ;
; BYTE_CNT_W     ; 9     ; Signed Integer                                                                                                                                                                           ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                             ;
; BITS_PER_SYMBOL     ; 113   ; Signed Integer                                                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                             ;
; DATA_WIDTH          ; 113   ; Signed Integer                                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                             ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                               ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                               ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                               ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                               ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                               ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_sys_0_avalon_slave_0_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 93    ; Signed Integer                                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                             ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                             ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                             ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                             ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                             ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                             ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_H              ; 96    ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_L              ; 95    ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_H             ; 98    ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_L             ; 97    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_H           ; 85    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_L           ; 83    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_H            ; 82    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_H          ; 102   ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_L          ; 100   ; Signed Integer                                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 108   ; Signed Integer                                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 107   ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_H          ; 88    ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_L          ; 86    ; Signed Integer                                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 109   ; Signed Integer                                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 111   ; Signed Integer                                                                                                             ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                                             ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                             ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                             ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                             ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                             ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                             ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                             ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                             ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                             ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                             ;
; FIFO_DATA_W               ; 113   ; Signed Integer                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_sys_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                      ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                      ;
; BYTE_CNT_W     ; 9     ; Signed Integer                                                                                                                                                                      ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                        ;
; BITS_PER_SYMBOL     ; 113   ; Signed Integer                                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                        ;
; DATA_WIDTH          ; 113   ; Signed Integer                                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rdata_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                          ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                          ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                          ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                          ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                          ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|full_sys_mm_interconnect_0_router:router|full_sys_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 3     ; Signed Integer                                                                                                                                                                        ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|full_sys_mm_interconnect_0_router_001:router_001|full_sys_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 3     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|full_sys_mm_interconnect_0_router_002:router_002|full_sys_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 3     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|full_sys_mm_interconnect_0_router_003:router_003|full_sys_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|full_sys_mm_interconnect_0_router_004:router_004|full_sys_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|full_sys_mm_interconnect_0_router_005:router_005|full_sys_mm_interconnect_0_router_005_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|full_sys_mm_interconnect_0_router_005:router_006|full_sys_mm_interconnect_0_router_005_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_0_instruction_master_limiter ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                          ;
; PKT_DEST_ID_H             ; 98    ; Signed Integer                                                                                                                          ;
; PKT_DEST_ID_L             ; 97    ; Signed Integer                                                                                                                          ;
; PKT_SRC_ID_H              ; 96    ; Signed Integer                                                                                                                          ;
; PKT_SRC_ID_L              ; 95    ; Signed Integer                                                                                                                          ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                                                          ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                          ;
; MAX_OUTSTANDING_RESPONSES ; 9     ; Signed Integer                                                                                                                          ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                          ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                          ;
; PKT_BYTE_CNT_H            ; 82    ; Signed Integer                                                                                                                          ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                          ;
; VALID_WIDTH               ; 4     ; Signed Integer                                                                                                                          ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                          ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                          ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                            ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                                    ;
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                    ;
; PKT_BURST_TYPE_H          ; 72    ; Signed Integer                                                                                                                    ;
; PKT_BURST_TYPE_L          ; 71    ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                                                    ;
; ST_DATA_W                 ; 94    ; Signed Integer                                                                                                                    ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                    ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                    ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                    ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                    ;
; BURSTWRAP_CONST_MASK      ; 3     ; Signed Integer                                                                                                                    ;
; BURSTWRAP_CONST_VALUE     ; 3     ; Signed Integer                                                                                                                    ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                    ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                    ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                    ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                    ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                    ;
; OUT_BYTE_CNT_H            ; 57    ; Signed Integer                                                                                                                    ;
; OUT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                                                                                                                                    ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                                                                                                                    ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                                                                                                    ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                                                                                                                    ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                                                                                                                    ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                                                                                                                                    ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                                                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                                                                                                                    ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                                                                                                                    ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                                                                                                                    ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                                                                                                    ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                                                                                                    ;
; PKT_BURST_TYPE_H          ; 72    ; Signed Integer                                                                                                                                                                                                    ;
; PKT_BURST_TYPE_L          ; 71    ; Signed Integer                                                                                                                                                                                                    ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                                                                                                                                    ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                                                                                                                                    ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; ST_DATA_W                 ; 94    ; Signed Integer                                                                                                                                                                                                    ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                                                                                                    ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                                    ;
; BURSTWRAP_CONST_MASK      ; 3     ; Signed Integer                                                                                                                                                                                                    ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; BURSTWRAP_CONST_VALUE     ; 3     ; Signed Integer                                                                                                                                                                                                    ;
; OUT_BYTE_CNT_H            ; 57    ; Signed Integer                                                                                                                                                                                                    ;
; OUT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                                                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                            ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 32    ; Signed Integer                                                                                                                                                                                                                                                                  ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                                                  ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                                                  ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                                                  ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                                                  ;
; NUMSYMBOLS        ; 2     ; Signed Integer                                                                                                                                                                                                                                                                  ;
; SELECT_BITS       ; 1     ; Signed Integer                                                                                                                                                                                                                                                                  ;
; IN_DATA_W         ; 35    ; Signed Integer                                                                                                                                                                                                                                                                  ;
; OUT_DATA_W        ; 33    ; Signed Integer                                                                                                                                                                                                                                                                  ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                              ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 9     ; Signed Integer                                                                                                                                                                                                                                                    ;
; PKT_BURSTWRAP_W   ; 3     ; Signed Integer                                                                                                                                                                                                                                                    ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                                    ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|full_sys_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                           ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3           ; Signed Integer                                                                                                                                 ;
; SCHEME         ; round-robin ; String                                                                                                                                         ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                 ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|full_sys_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|full_sys_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                   ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                         ;
; SCHEME         ; round-robin ; String                                                                                                                                                 ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                         ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|full_sys_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|full_sys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                        ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 4      ; Signed Integer                                                                                                                                              ;
; SCHEME         ; no-arb ; String                                                                                                                                                      ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                              ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|full_sys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|full_sys_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                        ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                              ;
; SCHEME         ; no-arb ; String                                                                                                                                                      ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                              ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|full_sys_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_sdram_controller_0_s1_cmd_width_adapter ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                                          ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                                                                ;
; IN_PKT_ADDR_H                 ; 67    ; Signed Integer                                                                                                                                                ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                                                ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                                                                ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                                                                ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                                                                ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 68    ; Signed Integer                                                                                                                                                ;
; IN_PKT_BYTE_CNT_L             ; 74    ; Signed Integer                                                                                                                                                ;
; IN_PKT_BYTE_CNT_H             ; 82    ; Signed Integer                                                                                                                                                ;
; IN_PKT_BURSTWRAP_L            ; 83    ; Signed Integer                                                                                                                                                ;
; IN_PKT_BURSTWRAP_H            ; 85    ; Signed Integer                                                                                                                                                ;
; IN_PKT_BURST_SIZE_L           ; 86    ; Signed Integer                                                                                                                                                ;
; IN_PKT_BURST_SIZE_H           ; 88    ; Signed Integer                                                                                                                                                ;
; IN_PKT_RESPONSE_STATUS_L      ; 107   ; Signed Integer                                                                                                                                                ;
; IN_PKT_RESPONSE_STATUS_H      ; 108   ; Signed Integer                                                                                                                                                ;
; IN_PKT_TRANS_EXCLUSIVE        ; 73    ; Signed Integer                                                                                                                                                ;
; IN_PKT_BURST_TYPE_L           ; 89    ; Signed Integer                                                                                                                                                ;
; IN_PKT_BURST_TYPE_H           ; 90    ; Signed Integer                                                                                                                                                ;
; IN_PKT_ORI_BURST_SIZE_L       ; 109   ; Signed Integer                                                                                                                                                ;
; IN_PKT_ORI_BURST_SIZE_H       ; 111   ; Signed Integer                                                                                                                                                ;
; IN_ST_DATA_W                  ; 112   ; Signed Integer                                                                                                                                                ;
; OUT_PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                                                ;
; OUT_PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                                                                ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                ;
; OUT_PKT_DATA_H                ; 15    ; Signed Integer                                                                                                                                                ;
; OUT_PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                                                ;
; OUT_PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                                                ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                                                                ;
; OUT_PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                                                                ;
; OUT_PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                                                                ;
; OUT_PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                                                                                ;
; OUT_PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                                                                                ;
; OUT_PKT_RESPONSE_STATUS_L     ; 89    ; Signed Integer                                                                                                                                                ;
; OUT_PKT_RESPONSE_STATUS_H     ; 90    ; Signed Integer                                                                                                                                                ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 55    ; Signed Integer                                                                                                                                                ;
; OUT_PKT_BURST_TYPE_L          ; 71    ; Signed Integer                                                                                                                                                ;
; OUT_PKT_BURST_TYPE_H          ; 72    ; Signed Integer                                                                                                                                                ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 91    ; Signed Integer                                                                                                                                                ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 93    ; Signed Integer                                                                                                                                                ;
; OUT_ST_DATA_W                 ; 94    ; Signed Integer                                                                                                                                                ;
; ST_CHANNEL_W                  ; 4     ; Signed Integer                                                                                                                                                ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                                                ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                                                ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                                                ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                                                                ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                                                ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_instruction_master_to_sdram_controller_0_s1_cmd_width_adapter ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                                                 ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                                                                       ;
; IN_PKT_ADDR_H                 ; 67    ; Signed Integer                                                                                                                                                       ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                                                       ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                                                                       ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                                                                       ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                                                                       ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 68    ; Signed Integer                                                                                                                                                       ;
; IN_PKT_BYTE_CNT_L             ; 74    ; Signed Integer                                                                                                                                                       ;
; IN_PKT_BYTE_CNT_H             ; 82    ; Signed Integer                                                                                                                                                       ;
; IN_PKT_BURSTWRAP_L            ; 83    ; Signed Integer                                                                                                                                                       ;
; IN_PKT_BURSTWRAP_H            ; 85    ; Signed Integer                                                                                                                                                       ;
; IN_PKT_BURST_SIZE_L           ; 86    ; Signed Integer                                                                                                                                                       ;
; IN_PKT_BURST_SIZE_H           ; 88    ; Signed Integer                                                                                                                                                       ;
; IN_PKT_RESPONSE_STATUS_L      ; 107   ; Signed Integer                                                                                                                                                       ;
; IN_PKT_RESPONSE_STATUS_H      ; 108   ; Signed Integer                                                                                                                                                       ;
; IN_PKT_TRANS_EXCLUSIVE        ; 73    ; Signed Integer                                                                                                                                                       ;
; IN_PKT_BURST_TYPE_L           ; 89    ; Signed Integer                                                                                                                                                       ;
; IN_PKT_BURST_TYPE_H           ; 90    ; Signed Integer                                                                                                                                                       ;
; IN_PKT_ORI_BURST_SIZE_L       ; 109   ; Signed Integer                                                                                                                                                       ;
; IN_PKT_ORI_BURST_SIZE_H       ; 111   ; Signed Integer                                                                                                                                                       ;
; IN_ST_DATA_W                  ; 112   ; Signed Integer                                                                                                                                                       ;
; OUT_PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                                                       ;
; OUT_PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                                                                       ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                       ;
; OUT_PKT_DATA_H                ; 15    ; Signed Integer                                                                                                                                                       ;
; OUT_PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                                                       ;
; OUT_PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                                                       ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                                                                       ;
; OUT_PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                                                                       ;
; OUT_PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                                                                                       ;
; OUT_PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                                                                                       ;
; OUT_PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                                                                                       ;
; OUT_PKT_RESPONSE_STATUS_L     ; 89    ; Signed Integer                                                                                                                                                       ;
; OUT_PKT_RESPONSE_STATUS_H     ; 90    ; Signed Integer                                                                                                                                                       ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 55    ; Signed Integer                                                                                                                                                       ;
; OUT_PKT_BURST_TYPE_L          ; 71    ; Signed Integer                                                                                                                                                       ;
; OUT_PKT_BURST_TYPE_H          ; 72    ; Signed Integer                                                                                                                                                       ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 91    ; Signed Integer                                                                                                                                                       ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 93    ; Signed Integer                                                                                                                                                       ;
; OUT_ST_DATA_W                 ; 94    ; Signed Integer                                                                                                                                                       ;
; ST_CHANNEL_W                  ; 4     ; Signed Integer                                                                                                                                                       ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                                                       ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                                                       ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                                                       ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                                                                       ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                                                       ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_to_nios2_qsys_0_data_master_rsp_width_adapter ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                                          ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 18    ; Signed Integer                                                                                                                                                ;
; IN_PKT_ADDR_H                 ; 49    ; Signed Integer                                                                                                                                                ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                                                ;
; IN_PKT_DATA_H                 ; 15    ; Signed Integer                                                                                                                                                ;
; IN_PKT_BYTEEN_L               ; 16    ; Signed Integer                                                                                                                                                ;
; IN_PKT_BYTEEN_H               ; 17    ; Signed Integer                                                                                                                                                ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 50    ; Signed Integer                                                                                                                                                ;
; IN_PKT_BYTE_CNT_L             ; 56    ; Signed Integer                                                                                                                                                ;
; IN_PKT_BYTE_CNT_H             ; 64    ; Signed Integer                                                                                                                                                ;
; IN_PKT_BURSTWRAP_L            ; 65    ; Signed Integer                                                                                                                                                ;
; IN_PKT_BURSTWRAP_H            ; 67    ; Signed Integer                                                                                                                                                ;
; IN_PKT_BURST_SIZE_L           ; 68    ; Signed Integer                                                                                                                                                ;
; IN_PKT_BURST_SIZE_H           ; 70    ; Signed Integer                                                                                                                                                ;
; IN_PKT_RESPONSE_STATUS_L      ; 89    ; Signed Integer                                                                                                                                                ;
; IN_PKT_RESPONSE_STATUS_H      ; 90    ; Signed Integer                                                                                                                                                ;
; IN_PKT_TRANS_EXCLUSIVE        ; 55    ; Signed Integer                                                                                                                                                ;
; IN_PKT_BURST_TYPE_L           ; 71    ; Signed Integer                                                                                                                                                ;
; IN_PKT_BURST_TYPE_H           ; 72    ; Signed Integer                                                                                                                                                ;
; IN_PKT_ORI_BURST_SIZE_L       ; 91    ; Signed Integer                                                                                                                                                ;
; IN_PKT_ORI_BURST_SIZE_H       ; 93    ; Signed Integer                                                                                                                                                ;
; IN_ST_DATA_W                  ; 94    ; Signed Integer                                                                                                                                                ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                ;
; OUT_PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                                ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                                ;
; OUT_PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                                ;
; OUT_PKT_BYTE_CNT_H            ; 82    ; Signed Integer                                                                                                                                                ;
; OUT_PKT_BURST_SIZE_L          ; 86    ; Signed Integer                                                                                                                                                ;
; OUT_PKT_BURST_SIZE_H          ; 88    ; Signed Integer                                                                                                                                                ;
; OUT_PKT_RESPONSE_STATUS_L     ; 107   ; Signed Integer                                                                                                                                                ;
; OUT_PKT_RESPONSE_STATUS_H     ; 108   ; Signed Integer                                                                                                                                                ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                                                ;
; OUT_PKT_BURST_TYPE_L          ; 89    ; Signed Integer                                                                                                                                                ;
; OUT_PKT_BURST_TYPE_H          ; 90    ; Signed Integer                                                                                                                                                ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 109   ; Signed Integer                                                                                                                                                ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 111   ; Signed Integer                                                                                                                                                ;
; OUT_ST_DATA_W                 ; 112   ; Signed Integer                                                                                                                                                ;
; ST_CHANNEL_W                  ; 4     ; Signed Integer                                                                                                                                                ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                                                                ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                                                ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                                                ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                                                                ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                                                ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_to_nios2_qsys_0_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                                             ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                             ;
; BYTE_CNT_W     ; 9     ; Signed Integer                                                                                                                                                                                                             ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_to_nios2_qsys_0_instruction_master_rsp_width_adapter ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                                                 ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 18    ; Signed Integer                                                                                                                                                       ;
; IN_PKT_ADDR_H                 ; 49    ; Signed Integer                                                                                                                                                       ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                                                       ;
; IN_PKT_DATA_H                 ; 15    ; Signed Integer                                                                                                                                                       ;
; IN_PKT_BYTEEN_L               ; 16    ; Signed Integer                                                                                                                                                       ;
; IN_PKT_BYTEEN_H               ; 17    ; Signed Integer                                                                                                                                                       ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 50    ; Signed Integer                                                                                                                                                       ;
; IN_PKT_BYTE_CNT_L             ; 56    ; Signed Integer                                                                                                                                                       ;
; IN_PKT_BYTE_CNT_H             ; 64    ; Signed Integer                                                                                                                                                       ;
; IN_PKT_BURSTWRAP_L            ; 65    ; Signed Integer                                                                                                                                                       ;
; IN_PKT_BURSTWRAP_H            ; 67    ; Signed Integer                                                                                                                                                       ;
; IN_PKT_BURST_SIZE_L           ; 68    ; Signed Integer                                                                                                                                                       ;
; IN_PKT_BURST_SIZE_H           ; 70    ; Signed Integer                                                                                                                                                       ;
; IN_PKT_RESPONSE_STATUS_L      ; 89    ; Signed Integer                                                                                                                                                       ;
; IN_PKT_RESPONSE_STATUS_H      ; 90    ; Signed Integer                                                                                                                                                       ;
; IN_PKT_TRANS_EXCLUSIVE        ; 55    ; Signed Integer                                                                                                                                                       ;
; IN_PKT_BURST_TYPE_L           ; 71    ; Signed Integer                                                                                                                                                       ;
; IN_PKT_BURST_TYPE_H           ; 72    ; Signed Integer                                                                                                                                                       ;
; IN_PKT_ORI_BURST_SIZE_L       ; 91    ; Signed Integer                                                                                                                                                       ;
; IN_PKT_ORI_BURST_SIZE_H       ; 93    ; Signed Integer                                                                                                                                                       ;
; IN_ST_DATA_W                  ; 94    ; Signed Integer                                                                                                                                                       ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                       ;
; OUT_PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                                       ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                       ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                       ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                       ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                       ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                                       ;
; OUT_PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                                       ;
; OUT_PKT_BYTE_CNT_H            ; 82    ; Signed Integer                                                                                                                                                       ;
; OUT_PKT_BURST_SIZE_L          ; 86    ; Signed Integer                                                                                                                                                       ;
; OUT_PKT_BURST_SIZE_H          ; 88    ; Signed Integer                                                                                                                                                       ;
; OUT_PKT_RESPONSE_STATUS_L     ; 107   ; Signed Integer                                                                                                                                                       ;
; OUT_PKT_RESPONSE_STATUS_H     ; 108   ; Signed Integer                                                                                                                                                       ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                                                       ;
; OUT_PKT_BURST_TYPE_L          ; 89    ; Signed Integer                                                                                                                                                       ;
; OUT_PKT_BURST_TYPE_H          ; 90    ; Signed Integer                                                                                                                                                       ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 109   ; Signed Integer                                                                                                                                                       ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 111   ; Signed Integer                                                                                                                                                       ;
; OUT_ST_DATA_W                 ; 112   ; Signed Integer                                                                                                                                                       ;
; ST_CHANNEL_W                  ; 4     ; Signed Integer                                                                                                                                                       ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                                                                       ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                                                       ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                                                       ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                                                                       ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                                                       ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_to_nios2_qsys_0_instruction_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                                                    ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                                    ;
; BYTE_CNT_W     ; 9     ; Signed Integer                                                                                                                                                                                                                    ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                                                                    ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: full_sys:u0|altera_reset_controller:rst_controller ;
+---------------------------+----------+----------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                     ;
+---------------------------+----------+----------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                           ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                   ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                           ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                           ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                           ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                           ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                           ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                           ;
+---------------------------+----------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: full_sys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                   ;
; DEPTH          ; 2     ; Signed Integer                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: full_sys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                        ;
; DEPTH          ; 2     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: full_sys:u0|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+--------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                         ;
+---------------------------+----------+--------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                               ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                       ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                               ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                               ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                               ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                               ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                               ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                               ;
+---------------------------+----------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: full_sys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                       ;
; DEPTH          ; 2     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: full_sys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                            ;
; DEPTH          ; 2     ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: full_sys:u0|altera_reset_controller:rst_controller_002 ;
+---------------------------+----------+--------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                         ;
+---------------------------+----------+--------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                               ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                       ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                               ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                               ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                               ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                               ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                               ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                               ;
+---------------------------+----------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: full_sys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                       ;
; DEPTH          ; 2     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: full_sys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                            ;
; DEPTH          ; 2     ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Type           ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; sld_data_bits                                   ; 388                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_trigger_bits                                ; 388                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_sample_depth                                ; 512                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_segment_size                                ; 512                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; String         ;
; sld_inversion_mask_length                       ; 1187                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_storage_qualifier_bits                      ; 388                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                           ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                     ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 3                                                                                                                         ;
; Entity Instance            ; full_sys:u0|full_sys_jtag_uart_0:jtag_uart_0|full_sys_jtag_uart_0_scfifo_w:the_full_sys_jtag_uart_0_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                              ;
;     -- lpm_width           ; 8                                                                                                                         ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                        ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                        ;
; Entity Instance            ; full_sys:u0|full_sys_jtag_uart_0:jtag_uart_0|full_sys_jtag_uart_0_scfifo_r:the_full_sys_jtag_uart_0_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                              ;
;     -- lpm_width           ; 8                                                                                                                         ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                        ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                        ;
; Entity Instance            ; full_sys:u0|LCD:lcd_sys_0|fifo:b2v_inst34|scfifo:scfifo_component                                                         ;
;     -- FIFO Type           ; Single Clock                                                                                                              ;
;     -- lpm_width           ; 16                                                                                                                        ;
;     -- LPM_NUMWORDS        ; 8192                                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                        ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "full_sys:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                             ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                        ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "full_sys:u0|altera_reset_controller:rst_controller_002" ;
+----------------+-------+----------+------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                        ;
+----------------+-------+----------+------------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                   ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                   ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                   ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                   ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                   ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                   ;
+----------------+-------+----------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "full_sys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                             ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                        ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "full_sys:u0|altera_reset_controller:rst_controller_001" ;
+----------------+--------+----------+-----------------------------------------------+
; Port           ; Type   ; Severity ; Details                                       ;
+----------------+--------+----------+-----------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                        ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                  ;
+----------------+--------+----------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "full_sys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                         ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                    ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "full_sys:u0|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+-------------------------------------------+
; Port           ; Type   ; Severity ; Details                                   ;
+----------------+--------+----------+-------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                    ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                              ;
+----------------+--------+----------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_to_nios2_qsys_0_instruction_master_rsp_width_adapter" ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                                           ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                                                      ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_to_nios2_qsys_0_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                                                 ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                            ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                     ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                            ;
; sink_burstsize[2..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                            ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                            ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                     ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                     ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                     ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                  ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                     ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                  ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                  ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_to_nios2_qsys_0_data_master_rsp_width_adapter" ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                                    ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                                               ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_instruction_master_to_sdram_controller_0_s1_cmd_width_adapter" ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                                           ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                                                      ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_sdram_controller_0_s1_cmd_width_adapter" ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                                    ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                                               ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|full_sys_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                              ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                         ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                         ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|full_sys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                              ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[7..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                         ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                         ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|full_sys_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                               ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                          ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|full_sys_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                       ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[5..3] ; Input ; Info     ; Stuck at GND                                                                                                                                                  ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                      ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[9]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                 ;
; b[9..3] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                 ;
; diff    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                          ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub" ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                   ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[9]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                              ;
; b[9]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                              ;
; diff[8..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                       ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub" ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                   ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[9]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                              ;
; b[9]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                              ;
; diff[8..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                       ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub" ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                   ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[9]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                              ;
; b[9..3]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                              ;
; diff[8..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                       ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub" ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                   ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[9]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                              ;
; b[9..3]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                              ;
; diff[8..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                       ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                     ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub" ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                   ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[9]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                              ;
; b[9]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                              ;
; diff[8..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                       ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                         ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; d[8..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                    ;
; d[1]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                    ;
; d[0]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                    ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size" ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                                                 ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clk          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                            ;
; reset        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                            ;
; in_valid     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                            ;
; in_sop       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                            ;
; in_eop       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                            ;
; out_ready    ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                  ;
; out_data[32] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                     ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|full_sys_mm_interconnect_0_router_005:router_005|full_sys_mm_interconnect_0_router_005_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                          ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|full_sys_mm_interconnect_0_router_004:router_004|full_sys_mm_interconnect_0_router_004_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                          ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|full_sys_mm_interconnect_0_router_003:router_003|full_sys_mm_interconnect_0_router_003_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                          ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|full_sys_mm_interconnect_0_router_002:router_002|full_sys_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                              ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|full_sys_mm_interconnect_0_router_001:router_001|full_sys_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                              ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|full_sys_mm_interconnect_0_router:router|full_sys_mm_interconnect_0_router_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                              ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                  ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
; default_src_channel    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                  ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rdata_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                      ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                       ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_sys_0_avalon_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                    ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                     ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_sys_0_avalon_slave_0_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                            ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                       ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                       ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                           ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                            ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                         ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                          ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                 ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                            ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                            ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rdata_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                            ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                             ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                          ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                           ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                  ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                             ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                             ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                   ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                              ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                    ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                 ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                  ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                         ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                    ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                    ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent" ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                   ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                    ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_agent" ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                            ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                             ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:lcd_sys_0_avalon_master_agent" ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                           ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                            ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_sys_0_avalon_slave_0_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                    ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_readdata[31..30]    ; Input  ; Info     ; Stuck at VCC                                                                                               ;
; av_readdata[28..25]    ; Input  ; Info     ; Stuck at VCC                                                                                               ;
; av_readdata[19..18]    ; Input  ; Info     ; Stuck at VCC                                                                                               ;
; av_readdata[16..14]    ; Input  ; Info     ; Stuck at VCC                                                                                               ;
; av_readdata[12..9]     ; Input  ; Info     ; Stuck at VCC                                                                                               ;
; av_readdata[3..2]      ; Input  ; Info     ; Stuck at VCC                                                                                               ;
; av_readdata[29]        ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_readdata[24]        ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_readdata[23]        ; Input  ; Info     ; Stuck at VCC                                                                                               ;
; av_readdata[22]        ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_readdata[21]        ; Input  ; Info     ; Stuck at VCC                                                                                               ;
; av_readdata[20]        ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_readdata[17]        ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_readdata[13]        ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_readdata[8]         ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_readdata[7]         ; Input  ; Info     ; Stuck at VCC                                                                                               ;
; av_readdata[6]         ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_readdata[5]         ; Input  ; Info     ; Stuck at VCC                                                                                               ;
; av_readdata[4]         ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_readdata[1]         ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_readdata[0]         ; Input  ; Info     ; Stuck at VCC                                                                                               ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                               ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                               ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                         ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                    ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                          ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                     ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_controller_0_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                 ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                            ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                            ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                            ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                       ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                       ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                       ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                             ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                     ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:lcd_sys_0_avalon_master_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                    ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                               ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                               ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                     ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "full_sys:u0|full_sys_sdram_controller_0:sdram_controller_0|full_sys_sdram_controller_0_input_efifo_module:the_full_sys_sdram_controller_0_input_efifo_module" ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                               ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                   ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                   ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0" ;
+--------------+--------+----------+-----------------------------------------+
; Port         ; Type   ; Severity ; Details                                 ;
+--------------+--------+----------+-----------------------------------------+
; no_ci_readra ; Output ; Info     ; Explicitly unconnected                  ;
+--------------+--------+----------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "full_sys:u0|full_sys_jtag_uart_0:jtag_uart_0"                                                                     ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "full_sys:u0|full_sys_altpll_0:altpll_0|full_sys_altpll_0_altpll_ubh2:sd1"               ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; clk[4]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; clk[2]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; inclk[1] ; Input  ; Info     ; Stuck at GND                                                                        ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "full_sys:u0|full_sys_altpll_0:altpll_0" ;
+-----------+--------+----------+------------------------------------+
; Port      ; Type   ; Severity ; Details                            ;
+-----------+--------+----------+------------------------------------+
; read      ; Input  ; Info     ; Explicitly unconnected             ;
; write     ; Input  ; Info     ; Explicitly unconnected             ;
; address   ; Input  ; Info     ; Explicitly unconnected             ;
; readdata  ; Output ; Info     ; Explicitly unconnected             ;
; writedata ; Input  ; Info     ; Explicitly unconnected             ;
; areset    ; Input  ; Info     ; Explicitly unconnected             ;
; locked    ; Output ; Info     ; Explicitly unconnected             ;
; phasedone ; Output ; Info     ; Explicitly unconnected             ;
+-----------+--------+----------+------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "full_sys:u0"                                                                                       ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                             ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; am_readok_am_readok ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; signaltap_clk_clk   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 388                 ; 388              ; 512          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 392                         ;
; cycloneiii_ff         ; 2718                        ;
;     CLR               ; 492                         ;
;     CLR SCLR          ; 1                           ;
;     CLR SCLR SLD      ; 5                           ;
;     CLR SLD           ; 120                         ;
;     ENA               ; 606                         ;
;     ENA CLR           ; 1117                        ;
;     ENA CLR SCLR      ; 21                          ;
;     ENA CLR SCLR SLD  ; 9                           ;
;     ENA CLR SLD       ; 161                         ;
;     ENA SLD           ; 34                          ;
;     SLD               ; 11                          ;
;     plain             ; 141                         ;
; cycloneiii_io_obuf    ; 84                          ;
; cycloneiii_lcell_comb ; 3847                        ;
;     arith             ; 460                         ;
;         2 data inputs ; 223                         ;
;         3 data inputs ; 237                         ;
;     normal            ; 3387                        ;
;         0 data inputs ; 8                           ;
;         1 data inputs ; 45                          ;
;         2 data inputs ; 369                         ;
;         3 data inputs ; 1050                        ;
;         4 data inputs ; 1915                        ;
; cycloneiii_mac_mult   ; 2                           ;
; cycloneiii_mac_out    ; 2                           ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 182                         ;
;                       ;                             ;
; Max LUT depth         ; 13.20                       ;
; Average LUT depth     ; 4.13                        ;
+-----------------------+-----------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; boundary_port         ; 238                                      ;
; cycloneiii_ff         ; 110                                      ;
;     CLR               ; 7                                        ;
;     ENA               ; 16                                       ;
;     ENA CLR           ; 46                                       ;
;     ENA CLR SLD       ; 4                                        ;
;     ENA SCLR          ; 6                                        ;
;     ENA SLD           ; 9                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 15                                       ;
; cycloneiii_lcell_comb ; 185                                      ;
;     arith             ; 9                                        ;
;         2 data inputs ; 9                                        ;
;     normal            ; 176                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 7                                        ;
;         2 data inputs ; 26                                       ;
;         3 data inputs ; 56                                       ;
;         4 data inputs ; 86                                       ;
;                       ;                                          ;
; Max LUT depth         ; 4.00                                     ;
; Average LUT depth     ; 1.88                                     ;
+-----------------------+------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:11     ;
; sld_hub:auto_hub ; 00:00:01     ;
+------------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                                                  ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                                                                                                        ; Details                                                                                                                                                        ;
+-----------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; full_sys:u0|LCD:lcd_sys_0|clk                                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|full_sys_altpll_0:altpll_0|full_sys_altpll_0_altpll_ubh2:sd1|wire_pll7_clk[0]                                                                                ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|as_data[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_data[0]~0                                                                                                                  ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|as_data[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_data[0]~0                                                                                                                  ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|as_data[10]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_data[10]~1                                                                                                                 ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|as_data[10]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_data[10]~1                                                                                                                 ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|as_data[11]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_data[11]~2                                                                                                                 ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|as_data[11]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_data[11]~2                                                                                                                 ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|as_data[12]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_data[12]~3                                                                                                                 ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|as_data[12]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_data[12]~3                                                                                                                 ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|as_data[13]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_data[13]~4                                                                                                                 ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|as_data[13]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_data[13]~4                                                                                                                 ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|as_data[14]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_data[14]~5                                                                                                                 ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|as_data[14]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_data[14]~5                                                                                                                 ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|as_data[15]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_data[15]~6                                                                                                                 ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|as_data[15]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_data[15]~6                                                                                                                 ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|as_data[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_data[1]~7                                                                                                                  ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|as_data[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_data[1]~7                                                                                                                  ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|as_data[2]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_data[2]~8                                                                                                                  ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|as_data[2]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_data[2]~8                                                                                                                  ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|as_data[3]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_data[3]~9                                                                                                                  ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|as_data[3]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_data[3]~9                                                                                                                  ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|as_data[4]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_data[4]~10                                                                                                                 ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|as_data[4]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_data[4]~10                                                                                                                 ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|as_data[5]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_data[5]~11                                                                                                                 ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|as_data[5]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_data[5]~11                                                                                                                 ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|as_data[6]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_data[6]~12                                                                                                                 ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|as_data[6]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_data[6]~12                                                                                                                 ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|as_data[7]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_data[7]~13                                                                                                                 ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|as_data[7]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_data[7]~13                                                                                                                 ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|as_data[8]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_data[8]~14                                                                                                                 ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|as_data[8]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_data[8]~14                                                                                                                 ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|as_data[9]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_data[9]~15                                                                                                                 ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|as_data[9]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_data[9]~15                                                                                                                 ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|as_dc                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_dc~0                                                                                                                       ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|as_dc                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_dc~0                                                                                                                       ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|as_valid               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|state.LCD_CONTROL                                                                                                             ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|as_valid               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|state.LCD_CONTROL                                                                                                             ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|burst_counter[0]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|burst_counter[0]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|burst_counter[10]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|burst_counter[10]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|burst_counter[11]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|burst_counter[11]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|burst_counter[12]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|burst_counter[12]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|burst_counter[13]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|burst_counter[13]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|burst_counter[14]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|burst_counter[14]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|burst_counter[15]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|burst_counter[15]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|burst_counter[16]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|burst_counter[16]      ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|burst_counter[1]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|burst_counter[1]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|burst_counter[2]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|burst_counter[2]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|burst_counter[3]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|burst_counter[3]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|burst_counter[4]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|burst_counter[4]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|burst_counter[5]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|burst_counter[5]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|burst_counter[6]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|burst_counter[6]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|burst_counter[7]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|burst_counter[7]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|burst_counter[8]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|burst_counter[8]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|burst_counter[9]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|burst_counter[9]       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|fifo_almost_empty      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|fifo:b2v_inst34|scfifo:scfifo_component|scfifo_l991:auto_generated|dffe_nae~_wirecell                                                          ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|fifo_almost_empty      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|fifo:b2v_inst34|scfifo:scfifo_component|scfifo_l991:auto_generated|dffe_nae~_wirecell                                                          ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|fifo_data[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|fifo:b2v_inst34|scfifo:scfifo_component|scfifo_l991:auto_generated|a_dpfifo_6e31:dpfifo|dpram_v911:FIFOram|altsyncram_i6k1:altsyncram1|q_b[0]  ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|fifo_data[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|fifo:b2v_inst34|scfifo:scfifo_component|scfifo_l991:auto_generated|a_dpfifo_6e31:dpfifo|dpram_v911:FIFOram|altsyncram_i6k1:altsyncram1|q_b[0]  ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|fifo_data[10]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|fifo:b2v_inst34|scfifo:scfifo_component|scfifo_l991:auto_generated|a_dpfifo_6e31:dpfifo|dpram_v911:FIFOram|altsyncram_i6k1:altsyncram1|q_b[10] ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|fifo_data[10]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|fifo:b2v_inst34|scfifo:scfifo_component|scfifo_l991:auto_generated|a_dpfifo_6e31:dpfifo|dpram_v911:FIFOram|altsyncram_i6k1:altsyncram1|q_b[10] ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|fifo_data[11]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|fifo:b2v_inst34|scfifo:scfifo_component|scfifo_l991:auto_generated|a_dpfifo_6e31:dpfifo|dpram_v911:FIFOram|altsyncram_i6k1:altsyncram1|q_b[11] ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|fifo_data[11]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|fifo:b2v_inst34|scfifo:scfifo_component|scfifo_l991:auto_generated|a_dpfifo_6e31:dpfifo|dpram_v911:FIFOram|altsyncram_i6k1:altsyncram1|q_b[11] ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|fifo_data[12]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|fifo:b2v_inst34|scfifo:scfifo_component|scfifo_l991:auto_generated|a_dpfifo_6e31:dpfifo|dpram_v911:FIFOram|altsyncram_i6k1:altsyncram1|q_b[12] ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|fifo_data[12]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|fifo:b2v_inst34|scfifo:scfifo_component|scfifo_l991:auto_generated|a_dpfifo_6e31:dpfifo|dpram_v911:FIFOram|altsyncram_i6k1:altsyncram1|q_b[12] ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|fifo_data[13]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|fifo:b2v_inst34|scfifo:scfifo_component|scfifo_l991:auto_generated|a_dpfifo_6e31:dpfifo|dpram_v911:FIFOram|altsyncram_i6k1:altsyncram1|q_b[13] ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|fifo_data[13]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|fifo:b2v_inst34|scfifo:scfifo_component|scfifo_l991:auto_generated|a_dpfifo_6e31:dpfifo|dpram_v911:FIFOram|altsyncram_i6k1:altsyncram1|q_b[13] ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|fifo_data[14]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|fifo:b2v_inst34|scfifo:scfifo_component|scfifo_l991:auto_generated|a_dpfifo_6e31:dpfifo|dpram_v911:FIFOram|altsyncram_i6k1:altsyncram1|q_b[14] ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|fifo_data[14]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|fifo:b2v_inst34|scfifo:scfifo_component|scfifo_l991:auto_generated|a_dpfifo_6e31:dpfifo|dpram_v911:FIFOram|altsyncram_i6k1:altsyncram1|q_b[14] ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|fifo_data[15]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|fifo:b2v_inst34|scfifo:scfifo_component|scfifo_l991:auto_generated|a_dpfifo_6e31:dpfifo|dpram_v911:FIFOram|altsyncram_i6k1:altsyncram1|q_b[15] ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|fifo_data[15]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|fifo:b2v_inst34|scfifo:scfifo_component|scfifo_l991:auto_generated|a_dpfifo_6e31:dpfifo|dpram_v911:FIFOram|altsyncram_i6k1:altsyncram1|q_b[15] ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|fifo_data[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|fifo:b2v_inst34|scfifo:scfifo_component|scfifo_l991:auto_generated|a_dpfifo_6e31:dpfifo|dpram_v911:FIFOram|altsyncram_i6k1:altsyncram1|q_b[1]  ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|fifo_data[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|fifo:b2v_inst34|scfifo:scfifo_component|scfifo_l991:auto_generated|a_dpfifo_6e31:dpfifo|dpram_v911:FIFOram|altsyncram_i6k1:altsyncram1|q_b[1]  ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|fifo_data[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|fifo:b2v_inst34|scfifo:scfifo_component|scfifo_l991:auto_generated|a_dpfifo_6e31:dpfifo|dpram_v911:FIFOram|altsyncram_i6k1:altsyncram1|q_b[2]  ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|fifo_data[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|fifo:b2v_inst34|scfifo:scfifo_component|scfifo_l991:auto_generated|a_dpfifo_6e31:dpfifo|dpram_v911:FIFOram|altsyncram_i6k1:altsyncram1|q_b[2]  ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|fifo_data[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|fifo:b2v_inst34|scfifo:scfifo_component|scfifo_l991:auto_generated|a_dpfifo_6e31:dpfifo|dpram_v911:FIFOram|altsyncram_i6k1:altsyncram1|q_b[3]  ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|fifo_data[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|fifo:b2v_inst34|scfifo:scfifo_component|scfifo_l991:auto_generated|a_dpfifo_6e31:dpfifo|dpram_v911:FIFOram|altsyncram_i6k1:altsyncram1|q_b[3]  ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|fifo_data[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|fifo:b2v_inst34|scfifo:scfifo_component|scfifo_l991:auto_generated|a_dpfifo_6e31:dpfifo|dpram_v911:FIFOram|altsyncram_i6k1:altsyncram1|q_b[4]  ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|fifo_data[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|fifo:b2v_inst34|scfifo:scfifo_component|scfifo_l991:auto_generated|a_dpfifo_6e31:dpfifo|dpram_v911:FIFOram|altsyncram_i6k1:altsyncram1|q_b[4]  ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|fifo_data[5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|fifo:b2v_inst34|scfifo:scfifo_component|scfifo_l991:auto_generated|a_dpfifo_6e31:dpfifo|dpram_v911:FIFOram|altsyncram_i6k1:altsyncram1|q_b[5]  ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|fifo_data[5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|fifo:b2v_inst34|scfifo:scfifo_component|scfifo_l991:auto_generated|a_dpfifo_6e31:dpfifo|dpram_v911:FIFOram|altsyncram_i6k1:altsyncram1|q_b[5]  ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|fifo_data[6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|fifo:b2v_inst34|scfifo:scfifo_component|scfifo_l991:auto_generated|a_dpfifo_6e31:dpfifo|dpram_v911:FIFOram|altsyncram_i6k1:altsyncram1|q_b[6]  ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|fifo_data[6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|fifo:b2v_inst34|scfifo:scfifo_component|scfifo_l991:auto_generated|a_dpfifo_6e31:dpfifo|dpram_v911:FIFOram|altsyncram_i6k1:altsyncram1|q_b[6]  ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|fifo_data[7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|fifo:b2v_inst34|scfifo:scfifo_component|scfifo_l991:auto_generated|a_dpfifo_6e31:dpfifo|dpram_v911:FIFOram|altsyncram_i6k1:altsyncram1|q_b[7]  ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|fifo_data[7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|fifo:b2v_inst34|scfifo:scfifo_component|scfifo_l991:auto_generated|a_dpfifo_6e31:dpfifo|dpram_v911:FIFOram|altsyncram_i6k1:altsyncram1|q_b[7]  ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|fifo_data[8]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|fifo:b2v_inst34|scfifo:scfifo_component|scfifo_l991:auto_generated|a_dpfifo_6e31:dpfifo|dpram_v911:FIFOram|altsyncram_i6k1:altsyncram1|q_b[8]  ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|fifo_data[8]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|fifo:b2v_inst34|scfifo:scfifo_component|scfifo_l991:auto_generated|a_dpfifo_6e31:dpfifo|dpram_v911:FIFOram|altsyncram_i6k1:altsyncram1|q_b[8]  ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|fifo_data[9]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|fifo:b2v_inst34|scfifo:scfifo_component|scfifo_l991:auto_generated|a_dpfifo_6e31:dpfifo|dpram_v911:FIFOram|altsyncram_i6k1:altsyncram1|q_b[9]  ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|fifo_data[9]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|fifo:b2v_inst34|scfifo:scfifo_component|scfifo_l991:auto_generated|a_dpfifo_6e31:dpfifo|dpram_v911:FIFOram|altsyncram_i6k1:altsyncram1|q_b[9]  ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|if_ack                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|state.PIPE                                                                                                                ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|if_ack                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|state.PIPE                                                                                                                ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|if_rdFifo              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|if_rdFifo~0                                                                                                               ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|if_rdFifo              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|if_rdFifo~0                                                                                                               ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|lcd_data[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|Selector31~0                                                                                                              ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|lcd_data[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|Selector31~0                                                                                                              ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|lcd_data[10]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|Selector21~0                                                                                                              ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|lcd_data[10]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|Selector21~0                                                                                                              ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|lcd_data[11]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|Selector20~0                                                                                                              ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|lcd_data[11]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|Selector20~0                                                                                                              ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|lcd_data[12]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|Selector19~0                                                                                                              ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|lcd_data[12]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|Selector19~0                                                                                                              ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|lcd_data[13]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|Selector18~0                                                                                                              ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|lcd_data[13]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|Selector18~0                                                                                                              ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|lcd_data[14]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|Selector17~0                                                                                                              ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|lcd_data[14]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|Selector17~0                                                                                                              ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|lcd_data[15]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|Selector16~0                                                                                                              ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|lcd_data[15]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|Selector16~0                                                                                                              ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|lcd_data[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|Selector30~0                                                                                                              ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|lcd_data[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|Selector30~0                                                                                                              ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|lcd_data[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|Selector29~0                                                                                                              ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|lcd_data[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|Selector29~0                                                                                                              ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|lcd_data[3]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|Selector28~0                                                                                                              ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|lcd_data[3]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|Selector28~0                                                                                                              ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|lcd_data[4]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|Selector27~0                                                                                                              ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|lcd_data[4]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|Selector27~0                                                                                                              ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|lcd_data[5]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|Selector26~0                                                                                                              ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|lcd_data[5]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|Selector26~0                                                                                                              ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|lcd_data[6]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|Selector25~0                                                                                                              ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|lcd_data[6]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|Selector25~0                                                                                                              ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|lcd_data[7]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|Selector24~0                                                                                                              ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|lcd_data[7]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|Selector24~0                                                                                                              ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|lcd_data[8]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|Selector23~0                                                                                                              ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|lcd_data[8]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|Selector23~0                                                                                                              ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|lcd_data[9]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|Selector22~0                                                                                                              ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|lcd_data[9]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|Selector22~0                                                                                                              ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|lcd_dc                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|lcd_dc~0                                                                                                                  ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|lcd_dc                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|lcd_dc~0                                                                                                                  ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|lcd_rd                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|lcd_rd                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|lcd_wr                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|Selector15~1                                                                                                              ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|lcd_wr                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|Selector15~1                                                                                                              ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|next_burst_counter[0]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|next_burst_counter[0]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|next_burst_counter[10] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|next_burst_counter[10] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|next_burst_counter[11] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|next_burst_counter[11] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|next_burst_counter[12] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|next_burst_counter[12] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|next_burst_counter[13] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|next_burst_counter[13] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|next_burst_counter[14] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|next_burst_counter[14] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|next_burst_counter[15] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|next_burst_counter[15] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|next_burst_counter[16] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|next_burst_counter[16] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|next_burst_counter[1]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|next_burst_counter[1]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|next_burst_counter[2]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|next_burst_counter[2]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|next_burst_counter[3]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|next_burst_counter[3]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|next_burst_counter[4]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|next_burst_counter[4]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|next_burst_counter[5]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|next_burst_counter[5]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|next_burst_counter[6]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|next_burst_counter[6]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|next_burst_counter[7]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|next_burst_counter[7]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|next_burst_counter[8]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|next_burst_counter[8]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|next_burst_counter[9]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|next_burst_counter[9]  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|next_state             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|next_state             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The pre-synthesis tap must be preserved by Analysis & Synthesis before it can be tapped.  Set the partition's netlist type to Source and recompile.            ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|state.DEPILE           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|state.DEPILE           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|state.DEPILE_2         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|state.DEPILE_2                                                                                                            ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|state.DEPILE_2         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|state.DEPILE_2                                                                                                            ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|state.DEPILE_3         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|state.DEPILE_3                                                                                                            ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|state.DEPILE_3         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|state.DEPILE_3                                                                                                            ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|state.DEPILE_4         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|state.DEPILE_4                                                                                                            ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|state.DEPILE_4         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|state.DEPILE_4                                                                                                            ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|state.DEPILE_5         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|state.DEPILE_5                                                                                                            ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|state.DEPILE_5         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|state.DEPILE_5                                                                                                            ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|state.DEPILE_6         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|state.DEPILE_6         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|state.INIT             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|state.INIT~_wirecell                                                                                                      ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|state.INIT             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|state.INIT~_wirecell                                                                                                      ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|state.PIPE             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|state.PIPE                                                                                                                ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|state.PIPE             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|state.PIPE                                                                                                                ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|state.RESET_COL_1      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|state.RESET_COL_1      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|state.RESET_COL_2      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|state.RESET_COL_2      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|state.RESET_COL_3      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|state.RESET_COL_3      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|state.RESET_PAGE_1     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|state.RESET_PAGE_1     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|state.RESET_PAGE_2     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|state.RESET_PAGE_2     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|state.RESET_PAGE_3     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|state.RESET_PAGE_3     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|state.WAIT_STATE       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|state.WAIT_STATE                                                                                                          ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|state.WAIT_STATE       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|state.WAIT_STATE                                                                                                          ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|am_readOK                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|am_readOK                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|as_initOk                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|as_initOk                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|burst_counter[0]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|burst_counter[0]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|burst_counter[10]         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|burst_counter[10]         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|burst_counter[11]         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|burst_counter[11]         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|burst_counter[12]         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|burst_counter[12]         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|burst_counter[13]         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|burst_counter[13]         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|burst_counter[14]         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|burst_counter[14]         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|burst_counter[15]         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|burst_counter[15]         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|burst_counter[16]         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|burst_counter[16]         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|burst_counter[1]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|burst_counter[1]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|burst_counter[2]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|burst_counter[2]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|burst_counter[3]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|burst_counter[3]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|burst_counter[4]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|burst_counter[4]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|burst_counter[5]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|burst_counter[5]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|burst_counter[6]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|burst_counter[6]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|burst_counter[7]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|burst_counter[7]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|burst_counter[8]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|burst_counter[8]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|burst_counter[9]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|burst_counter[9]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|bus_BE[0]                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|bus_BE[0]                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|bus_BE[1]                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|bus_BE[1]                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|bus_add[0]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|bus_add[0]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|bus_add[10]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|bus_add[10]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|bus_add[11]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|bus_add[11]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|bus_add[12]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|bus_add[12]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|bus_add[13]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|bus_add[13]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|bus_add[14]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|bus_add[14]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|bus_add[15]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|bus_add[15]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|bus_add[16]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|bus_add[16]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|bus_add[17]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|bus_add[17]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|bus_add[18]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|bus_add[18]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|bus_add[19]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|bus_add[19]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|bus_add[1]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|bus_add[1]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|bus_add[20]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|bus_add[20]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|bus_add[21]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|bus_add[21]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|bus_add[22]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|bus_add[22]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|bus_add[23]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|bus_add[23]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|bus_add[24]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|bus_add[24]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|bus_add[25]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|bus_add[25]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|bus_add[26]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|bus_add[26]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|bus_add[27]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|bus_add[27]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|bus_add[28]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|bus_add[28]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|bus_add[29]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|bus_add[29]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|bus_add[2]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|bus_add[2]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|bus_add[30]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|bus_add[30]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|bus_add[31]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|bus_add[31]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|bus_add[3]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|bus_add[3]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|bus_add[4]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|bus_add[4]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|bus_add[5]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|bus_add[5]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|bus_add[6]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|bus_add[6]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|bus_add[7]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|bus_add[7]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|bus_add[8]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|bus_add[8]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|bus_add[9]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|bus_add[9]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|bus_beginBurstTransfer    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|bus_beginBurstTransfer    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|bus_burstCount[0]         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|bus_burstCount[0]         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|bus_burstCount[1]         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|bus_burstCount[1]         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|bus_burstCount[2]         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|bus_burstCount[2]         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|bus_burstCount[3]         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|bus_burstCount[3]         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|bus_burstCount[4]         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|bus_burstCount[4]         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|bus_burstCount[5]         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|bus_burstCount[5]         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|bus_burstCount[6]         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|bus_burstCount[6]         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|bus_burstCount[7]         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|bus_burstCount[7]         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|bus_read                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|bus_read                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|bus_read_data[0]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|bus_read_data[0]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|bus_read_data[10]         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|bus_read_data[10]         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|bus_read_data[11]         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|bus_read_data[11]         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|bus_read_data[12]         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|bus_read_data[12]         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|bus_read_data[13]         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|bus_read_data[13]         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|bus_read_data[14]         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|bus_read_data[14]         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|bus_read_data[15]         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|bus_read_data[15]         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|bus_read_data[1]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|bus_read_data[1]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|bus_read_data[2]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|bus_read_data[2]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|bus_read_data[3]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|bus_read_data[3]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|bus_read_data[4]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|bus_read_data[4]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|bus_read_data[5]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|bus_read_data[5]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|bus_read_data[6]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|bus_read_data[6]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|bus_read_data[7]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|bus_read_data[7]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|bus_read_data[8]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|bus_read_data[8]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|bus_read_data[9]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|bus_read_data[9]          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|bus_read_data_valid       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|bus_read_data_valid       ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|bus_waitReq               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|bus_waitReq               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|current_buffer[0]         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|current_buffer[0]         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|current_buffer[1]         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|current_buffer[1]         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|ext_IRQ                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|ext_IRQ                   ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|fifo_almostFull           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|fifo_almostFull           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|fifo_wrData[0]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|fifo_wrData[0]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|fifo_wrData[10]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|fifo_wrData[10]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|fifo_wrData[11]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|fifo_wrData[11]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|fifo_wrData[12]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|fifo_wrData[12]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|fifo_wrData[13]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|fifo_wrData[13]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|fifo_wrData[14]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|fifo_wrData[14]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|fifo_wrData[15]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|fifo_wrData[15]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|fifo_wrData[1]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|fifo_wrData[1]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|fifo_wrData[2]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|fifo_wrData[2]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|fifo_wrData[3]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|fifo_wrData[3]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|fifo_wrData[4]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|fifo_wrData[4]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|fifo_wrData[5]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|fifo_wrData[5]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|fifo_wrData[6]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|fifo_wrData[6]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|fifo_wrData[7]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|fifo_wrData[7]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|fifo_wrData[8]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|fifo_wrData[8]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|fifo_wrData[9]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|fifo_wrData[9]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|fifo_wrreq                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|fifo_wrreq                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|offset[0]                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|offset[0]                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|offset[10]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|offset[10]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|offset[11]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|offset[11]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|offset[12]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|offset[12]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|offset[13]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|offset[13]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|offset[14]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|offset[14]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|offset[15]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|offset[15]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|offset[16]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|offset[16]                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|offset[1]                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|offset[1]                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|offset[2]                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|offset[2]                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|offset[3]                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|offset[3]                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|offset[4]                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|offset[4]                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|offset[5]                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|offset[5]                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|offset[6]                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|offset[6]                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|offset[7]                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|offset[7]                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|offset[8]                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|offset[8]                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|offset[9]                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|offset[9]                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|state                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|state                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|state.ACK                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|state.ACK                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|state.BUS_REQ             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|state.BUS_REQ             ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|state.INIT                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|state.INIT                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|state.OFFSET_STATE        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|state.OFFSET_STATE        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|state.RCV_DATA            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|state.RCV_DATA            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|state.READ_INIT           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|state.READ_INIT           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|state.WAIT_SPACE          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|state.WAIT_SPACE          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|state.WAIT_STATE          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|master:b2v_inst37|state.WAIT_STATE          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                                      ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[0]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[0]                                                                                                                  ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[0]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[0]                                                                                                                  ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[10]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[10]                                                                                                                 ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[10]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[10]                                                                                                                 ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[11]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[11]                                                                                                                 ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[11]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[11]                                                                                                                 ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[12]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[12]                                                                                                                 ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[12]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[12]                                                                                                                 ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[13]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[13]                                                                                                                 ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[13]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[13]                                                                                                                 ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[14]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[14]                                                                                                                 ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[14]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[14]                                                                                                                 ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[15]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[15]                                                                                                                 ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[15]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[15]                                                                                                                 ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[16]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[16]                                                                                                                 ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[16]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[16]                                                                                                                 ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[17]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[17]                                                                                                                 ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[17]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[17]                                                                                                                 ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[18]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[18]                                                                                                                 ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[18]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[18]                                                                                                                 ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[19]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[19]                                                                                                                 ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[19]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[19]                                                                                                                 ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[1]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[1]                                                                                                                  ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[1]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[1]                                                                                                                  ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[20]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[20]                                                                                                                 ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[20]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[20]                                                                                                                 ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[21]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[21]                                                                                                                 ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[21]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[21]                                                                                                                 ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[22]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[22]                                                                                                                 ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[22]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[22]                                                                                                                 ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[23]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[23]                                                                                                                 ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[23]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[23]                                                                                                                 ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[24]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[24]                                                                                                                 ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[24]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[24]                                                                                                                 ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[25]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[25]                                                                                                                 ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[25]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[25]                                                                                                                 ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[26]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[26]                                                                                                                 ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[26]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[26]                                                                                                                 ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[27]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[27]                                                                                                                 ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[27]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[27]                                                                                                                 ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[28]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[28]                                                                                                                 ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[28]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[28]                                                                                                                 ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[29]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[29]                                                                                                                 ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[29]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[29]                                                                                                                 ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[2]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[2]                                                                                                                  ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[2]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[2]                                                                                                                  ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[30]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[30]                                                                                                                 ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[30]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[30]                                                                                                                 ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[31]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[31]                                                                                                                 ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[31]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[31]                                                                                                                 ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[3]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[3]                                                                                                                  ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[3]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[3]                                                                                                                  ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[4]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[4]                                                                                                                  ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[4]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[4]                                                                                                                  ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[5]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[5]                                                                                                                  ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[5]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[5]                                                                                                                  ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[6]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[6]                                                                                                                  ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[6]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[6]                                                                                                                  ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[7]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[7]                                                                                                                  ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[7]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[7]                                                                                                                  ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[8]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[8]                                                                                                                  ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[8]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[8]                                                                                                                  ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[9]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[9]                                                                                                                  ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[9]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[9]                                                                                                                  ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0_out[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[0]                                                                                                                  ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0_out[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[0]                                                                                                                  ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0_out[10]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[10]                                                                                                                 ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0_out[10]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[10]                                                                                                                 ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0_out[11]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[11]                                                                                                                 ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0_out[11]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[11]                                                                                                                 ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0_out[12]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[12]                                                                                                                 ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0_out[12]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[12]                                                                                                                 ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0_out[13]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[13]                                                                                                                 ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0_out[13]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[13]                                                                                                                 ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0_out[14]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[14]                                                                                                                 ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0_out[14]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[14]                                                                                                                 ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0_out[15]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[15]                                                                                                                 ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0_out[15]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[15]                                                                                                                 ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0_out[16]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[16]                                                                                                                 ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0_out[16]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[16]                                                                                                                 ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0_out[17]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[17]                                                                                                                 ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0_out[17]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[17]                                                                                                                 ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0_out[18]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[18]                                                                                                                 ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0_out[18]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[18]                                                                                                                 ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0_out[19]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[19]                                                                                                                 ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0_out[19]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[19]                                                                                                                 ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0_out[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[1]                                                                                                                  ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0_out[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[1]                                                                                                                  ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0_out[20]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[20]                                                                                                                 ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0_out[20]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[20]                                                                                                                 ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0_out[21]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[21]                                                                                                                 ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0_out[21]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[21]                                                                                                                 ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0_out[22]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[22]                                                                                                                 ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0_out[22]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[22]                                                                                                                 ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0_out[23]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[23]                                                                                                                 ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0_out[23]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[23]                                                                                                                 ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0_out[24]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[24]                                                                                                                 ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0_out[24]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[24]                                                                                                                 ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0_out[25]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[25]                                                                                                                 ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0_out[25]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[25]                                                                                                                 ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0_out[26]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[26]                                                                                                                 ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0_out[26]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[26]                                                                                                                 ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0_out[27]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[27]                                                                                                                 ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0_out[27]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[27]                                                                                                                 ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0_out[28]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[28]                                                                                                                 ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0_out[28]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[28]                                                                                                                 ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0_out[29]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[29]                                                                                                                 ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0_out[29]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[29]                                                                                                                 ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0_out[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[2]                                                                                                                  ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0_out[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[2]                                                                                                                  ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0_out[30]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[30]                                                                                                                 ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0_out[30]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[30]                                                                                                                 ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0_out[31]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[31]                                                                                                                 ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0_out[31]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[31]                                                                                                                 ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0_out[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[3]                                                                                                                  ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0_out[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[3]                                                                                                                  ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0_out[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[4]                                                                                                                  ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0_out[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[4]                                                                                                                  ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0_out[5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[5]                                                                                                                  ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0_out[5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[5]                                                                                                                  ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0_out[6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[6]                                                                                                                  ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0_out[6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[6]                                                                                                                  ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0_out[7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[7]                                                                                                                  ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0_out[7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[7]                                                                                                                  ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0_out[8]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[8]                                                                                                                  ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0_out[8]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[8]                                                                                                                  ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0_out[9]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[9]                                                                                                                  ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0_out[9]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_buf_0[9]                                                                                                                  ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_reg[0]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_reg[0]                                                                                                                    ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_reg[0]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_reg[0]                                                                                                                    ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_reg[1]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_reg[1]                                                                                                                    ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_reg[1]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_reg[1]                                                                                                                    ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_reg[2]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_reg[2]                                                                                                                    ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_reg[2]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|add_reg[2]                                                                                                                    ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_add[0]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|M_alu_result[2]                                                                                                           ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_add[0]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|M_alu_result[2]                                                                                                           ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_add[1]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|M_alu_result[3]                                                                                                           ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_add[1]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|M_alu_result[3]                                                                                                           ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_add[2]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|M_alu_result[4]                                                                                                           ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_add[2]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|M_alu_result[4]                                                                                                           ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_data[0]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_data[0]~0                                                                                                                  ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_data[0]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_data[0]~0                                                                                                                  ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_data[10]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_data[10]~1                                                                                                                 ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_data[10]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_data[10]~1                                                                                                                 ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_data[11]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_data[11]~2                                                                                                                 ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_data[11]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_data[11]~2                                                                                                                 ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_data[12]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_data[12]~3                                                                                                                 ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_data[12]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_data[12]~3                                                                                                                 ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_data[13]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_data[13]~4                                                                                                                 ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_data[13]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_data[13]~4                                                                                                                 ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_data[14]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_data[14]~5                                                                                                                 ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_data[14]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_data[14]~5                                                                                                                 ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_data[15]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_data[15]~6                                                                                                                 ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_data[15]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_data[15]~6                                                                                                                 ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_data[1]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_data[1]~7                                                                                                                  ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_data[1]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_data[1]~7                                                                                                                  ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_data[2]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_data[2]~8                                                                                                                  ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_data[2]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_data[2]~8                                                                                                                  ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_data[3]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_data[3]~9                                                                                                                  ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_data[3]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_data[3]~9                                                                                                                  ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_data[4]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_data[4]~10                                                                                                                 ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_data[4]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_data[4]~10                                                                                                                 ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_data[5]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_data[5]~11                                                                                                                 ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_data[5]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_data[5]~11                                                                                                                 ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_data[6]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_data[6]~12                                                                                                                 ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_data[6]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_data[6]~12                                                                                                                 ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_data[7]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_data[7]~13                                                                                                                 ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_data[7]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_data[7]~13                                                                                                                 ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_data[8]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_data[8]~14                                                                                                                 ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_data[8]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_data[8]~14                                                                                                                 ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_data[9]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_data[9]~15                                                                                                                 ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_data[9]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_data[9]~15                                                                                                                 ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_valid                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|state.LCD_CONTROL                                                                                                             ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_valid                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|state.LCD_CONTROL                                                                                                             ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_wait_Request            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|Selector35~0                                                                                                                  ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_wait_Request            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|Selector35~0                                                                                                                  ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_wrdata[0]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|M_st_data[0]                                                                                                              ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_wrdata[0]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|M_st_data[0]                                                                                                              ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_wrdata[10]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|M_st_data[10]                                                                                                             ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_wrdata[10]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|M_st_data[10]                                                                                                             ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_wrdata[11]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|M_st_data[11]                                                                                                             ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_wrdata[11]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|M_st_data[11]                                                                                                             ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_wrdata[12]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|M_st_data[12]                                                                                                             ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_wrdata[12]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|M_st_data[12]                                                                                                             ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_wrdata[13]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|M_st_data[13]                                                                                                             ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_wrdata[13]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|M_st_data[13]                                                                                                             ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_wrdata[14]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|M_st_data[14]                                                                                                             ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_wrdata[14]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|M_st_data[14]                                                                                                             ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_wrdata[15]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|M_st_data[15]                                                                                                             ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_wrdata[15]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|M_st_data[15]                                                                                                             ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_wrdata[16]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|M_st_data[16]                                                                                                             ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_wrdata[16]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|M_st_data[16]                                                                                                             ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_wrdata[17]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|M_st_data[17]                                                                                                             ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_wrdata[17]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|M_st_data[17]                                                                                                             ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_wrdata[18]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|M_st_data[18]                                                                                                             ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_wrdata[18]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|M_st_data[18]                                                                                                             ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_wrdata[19]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|M_st_data[19]                                                                                                             ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_wrdata[19]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|M_st_data[19]                                                                                                             ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_wrdata[1]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|M_st_data[1]                                                                                                              ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_wrdata[1]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|M_st_data[1]                                                                                                              ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_wrdata[20]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|M_st_data[20]                                                                                                             ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_wrdata[20]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|M_st_data[20]                                                                                                             ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_wrdata[21]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|M_st_data[21]                                                                                                             ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_wrdata[21]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|M_st_data[21]                                                                                                             ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_wrdata[22]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|M_st_data[22]                                                                                                             ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_wrdata[22]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|M_st_data[22]                                                                                                             ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_wrdata[23]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|M_st_data[23]                                                                                                             ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_wrdata[23]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|M_st_data[23]                                                                                                             ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_wrdata[24]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|M_st_data[24]                                                                                                             ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_wrdata[24]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|M_st_data[24]                                                                                                             ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_wrdata[25]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|M_st_data[25]                                                                                                             ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_wrdata[25]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|M_st_data[25]                                                                                                             ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_wrdata[26]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|M_st_data[26]                                                                                                             ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_wrdata[26]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|M_st_data[26]                                                                                                             ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_wrdata[27]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|M_st_data[27]                                                                                                             ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_wrdata[27]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|M_st_data[27]                                                                                                             ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_wrdata[28]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|M_st_data[28]                                                                                                             ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_wrdata[28]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|M_st_data[28]                                                                                                             ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_wrdata[29]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|M_st_data[29]                                                                                                             ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_wrdata[29]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|M_st_data[29]                                                                                                             ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_wrdata[2]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|M_st_data[2]                                                                                                              ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_wrdata[2]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|M_st_data[2]                                                                                                              ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_wrdata[30]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|M_st_data[30]                                                                                                             ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_wrdata[30]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|M_st_data[30]                                                                                                             ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_wrdata[31]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|M_st_data[31]                                                                                                             ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_wrdata[31]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|M_st_data[31]                                                                                                             ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_wrdata[3]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|M_st_data[3]                                                                                                              ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_wrdata[3]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|M_st_data[3]                                                                                                              ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_wrdata[4]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|M_st_data[4]                                                                                                              ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_wrdata[4]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|M_st_data[4]                                                                                                              ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_wrdata[5]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|M_st_data[5]                                                                                                              ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_wrdata[5]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|M_st_data[5]                                                                                                              ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_wrdata[6]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|M_st_data[6]                                                                                                              ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_wrdata[6]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|M_st_data[6]                                                                                                              ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_wrdata[7]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|M_st_data[7]                                                                                                              ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_wrdata[7]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|M_st_data[7]                                                                                                              ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_wrdata[8]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|M_st_data[8]                                                                                                              ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_wrdata[8]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|M_st_data[8]                                                                                                              ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_wrdata[9]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|M_st_data[9]                                                                                                              ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_wrdata[9]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|M_st_data[9]                                                                                                              ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_write                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_sys_0_avalon_slave_0_agent|m0_write~0                                             ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|as_write                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_sys_0_avalon_slave_0_agent|m0_write~0                                             ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|data_reg[0]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|data_reg[0]                                                                                                                   ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|data_reg[0]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|data_reg[0]                                                                                                                   ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|data_reg[10]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|data_reg[10]                                                                                                                  ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|data_reg[10]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|data_reg[10]                                                                                                                  ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|data_reg[11]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|data_reg[11]                                                                                                                  ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|data_reg[11]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|data_reg[11]                                                                                                                  ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|data_reg[12]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|data_reg[12]                                                                                                                  ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|data_reg[12]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|data_reg[12]                                                                                                                  ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|data_reg[13]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|data_reg[13]                                                                                                                  ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|data_reg[13]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|data_reg[13]                                                                                                                  ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|data_reg[14]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|data_reg[14]                                                                                                                  ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|data_reg[14]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|data_reg[14]                                                                                                                  ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|data_reg[15]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|data_reg[15]                                                                                                                  ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|data_reg[15]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|data_reg[15]                                                                                                                  ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|data_reg[16]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|data_reg[16]                                                                                                                  ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|data_reg[16]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|data_reg[16]                                                                                                                  ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|data_reg[17]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|data_reg[17]                                                                                                                  ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|data_reg[17]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|data_reg[17]                                                                                                                  ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|data_reg[18]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|data_reg[18]                                                                                                                  ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|data_reg[18]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|data_reg[18]                                                                                                                  ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|data_reg[19]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|data_reg[19]                                                                                                                  ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|data_reg[19]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|data_reg[19]                                                                                                                  ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|data_reg[1]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|data_reg[1]                                                                                                                   ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|data_reg[1]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|data_reg[1]                                                                                                                   ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|data_reg[20]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|data_reg[20]                                                                                                                  ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|data_reg[20]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|data_reg[20]                                                                                                                  ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|data_reg[21]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|data_reg[21]                                                                                                                  ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|data_reg[21]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|data_reg[21]                                                                                                                  ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|data_reg[22]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|data_reg[22]                                                                                                                  ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|data_reg[22]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|data_reg[22]                                                                                                                  ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|data_reg[23]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|data_reg[23]                                                                                                                  ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|data_reg[23]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|data_reg[23]                                                                                                                  ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|data_reg[24]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|data_reg[24]                                                                                                                  ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|data_reg[24]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|data_reg[24]                                                                                                                  ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|data_reg[25]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|data_reg[25]                                                                                                                  ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|data_reg[25]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|data_reg[25]                                                                                                                  ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|data_reg[26]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|data_reg[26]                                                                                                                  ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|data_reg[26]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|data_reg[26]                                                                                                                  ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|data_reg[27]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|data_reg[27]                                                                                                                  ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|data_reg[27]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|data_reg[27]                                                                                                                  ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|data_reg[28]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|data_reg[28]                                                                                                                  ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|data_reg[28]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|data_reg[28]                                                                                                                  ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|data_reg[29]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|data_reg[29]                                                                                                                  ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|data_reg[29]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|data_reg[29]                                                                                                                  ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|data_reg[2]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|data_reg[2]                                                                                                                   ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|data_reg[2]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|data_reg[2]                                                                                                                   ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|data_reg[30]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|data_reg[30]                                                                                                                  ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|data_reg[30]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|data_reg[30]                                                                                                                  ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|data_reg[31]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|data_reg[31]                                                                                                                  ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|data_reg[31]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|data_reg[31]                                                                                                                  ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|data_reg[3]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|data_reg[3]                                                                                                                   ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|data_reg[3]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|data_reg[3]                                                                                                                   ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|data_reg[4]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|data_reg[4]                                                                                                                   ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|data_reg[4]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|data_reg[4]                                                                                                                   ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|data_reg[5]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|data_reg[5]                                                                                                                   ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|data_reg[5]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|data_reg[5]                                                                                                                   ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|data_reg[6]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|data_reg[6]                                                                                                                   ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|data_reg[6]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|data_reg[6]                                                                                                                   ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|data_reg[7]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|data_reg[7]                                                                                                                   ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|data_reg[7]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|data_reg[7]                                                                                                                   ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|data_reg[8]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|data_reg[8]                                                                                                                   ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|data_reg[8]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|data_reg[8]                                                                                                                   ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|data_reg[9]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|data_reg[9]                                                                                                                   ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|data_reg[9]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|data_reg[9]                                                                                                                   ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|if_ack                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|state.PIPE                                                                                                                ; N/A                                                                                                                                                            ;
; full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12|if_ack                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5|state.PIPE                                                                                                                ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                      ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                      ; N/A                                                                                                                                                            ;
+-----------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 14.1.0 Build 186 12/03/2014 SJ Web Edition
    Info: Processing started: Sun Jan 03 17:41:38 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off LCD -c LCD
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12248): Elaborating Qsys system entity "full_sys.qsys"
Info (12250): 2016.01.03.17:41:56 Progress: Loading qsys/full_sys.qsys
Info (12250): 2016.01.03.17:41:57 Progress: Reading input file
Info (12250): 2016.01.03.17:41:57 Progress: Adding altpll_0 [altpll 14.1]
Info (12250): 2016.01.03.17:41:58 Progress: Parameterizing module altpll_0
Info (12250): 2016.01.03.17:41:58 Progress: Adding clk_0 [clock_source 14.1]
Info (12250): 2016.01.03.17:41:58 Progress: Parameterizing module clk_0
Info (12250): 2016.01.03.17:41:58 Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 14.1]
Info (12250): 2016.01.03.17:41:58 Progress: Parameterizing module jtag_uart_0
Info (12250): 2016.01.03.17:41:58 Progress: Adding lcd_sys_0 [lcd_sys 1.1.0]
Info (12250): 2016.01.03.17:41:58 Progress: Parameterizing module lcd_sys_0
Info (12250): 2016.01.03.17:41:58 Progress: Adding nios2_qsys_0 [altera_nios2_qsys 14.1]
Info (12250): 2016.01.03.17:41:58 Progress: Parameterizing module nios2_qsys_0
Info (12250): 2016.01.03.17:41:58 Progress: Adding sdram_controller_0 [altera_avalon_new_sdram_controller 14.1]
Info (12250): 2016.01.03.17:41:58 Progress: Parameterizing module sdram_controller_0
Info (12250): 2016.01.03.17:41:58 Progress: Building connections
Info (12250): 2016.01.03.17:41:58 Progress: Parameterizing connections
Info (12250): 2016.01.03.17:41:58 Progress: Validating
Info (12250): 2016.01.03.17:41:59 Progress: Done reading input file
Warning (12251): Full_sys.nios2_qsys_0: Nios II Classic cores are now superseded by improved Gen 2 cores.
Warning (12251): Full_sys.altpll_0: altpll_0.areset_conduit must be exported, or connected to a matching conduit.
Warning (12251): Full_sys.altpll_0: altpll_0.locked_conduit must be exported, or connected to a matching conduit.
Warning (12251): Full_sys.altpll_0: altpll_0.phasedone_conduit must be exported, or connected to a matching conduit.
Warning (12251): Full_sys.altpll_0: altpll_0.pll_slave must be connected to an Avalon-MM master
Info (12250): Full_sys: Generating full_sys "full_sys" for QUARTUS_SYNTH
Info (12250): Altpll_0: "full_sys" instantiated altpll "altpll_0"
Info (12250): Jtag_uart_0: Starting RTL generation for module 'full_sys_jtag_uart_0'
Info (12250): Jtag_uart_0:   Generation command is [exec C:/altera/14.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.1/quartus/bin64/perl/lib -I C:/altera/14.1/quartus/sopc_builder/bin/europa -I C:/altera/14.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.1/quartus/sopc_builder/bin -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=full_sys_jtag_uart_0 --dir=C:/Users/afgbloch/AppData/Local/Temp/alt6803_5815501908200527513.dir/0003_jtag_uart_0_gen/ --quartus_dir=C:/altera/14.1/quartus --verilog --config=C:/Users/afgbloch/AppData/Local/Temp/alt6803_5815501908200527513.dir/0003_jtag_uart_0_gen//full_sys_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Jtag_uart_0: Done RTL generation for module 'full_sys_jtag_uart_0'
Info (12250): Jtag_uart_0: "full_sys" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info (12250): Lcd_sys_0: "full_sys" instantiated lcd_sys "lcd_sys_0"
Info (12250): Nios2_qsys_0: Starting RTL generation for module 'full_sys_nios2_qsys_0'
Info (12250): Nios2_qsys_0:   Generation command is [exec C:/altera/14.1/quartus/bin64/eperlcmd.exe -I C:/altera/14.1/quartus/bin64/perl/lib -I C:/altera/14.1/quartus/sopc_builder/bin/europa -I C:/altera/14.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.1/quartus/sopc_builder/bin -I C:/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=full_sys_nios2_qsys_0 --dir=C:/Users/afgbloch/AppData/Local/Temp/alt6803_5815501908200527513.dir/0005_nios2_qsys_0_gen/ --quartus_bindir=C:/altera/14.1/quartus/bin64 --verilog --config=C:/Users/afgbloch/AppData/Local/Temp/alt6803_5815501908200527513.dir/0005_nios2_qsys_0_gen//full_sys_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0  ]
Info (12250): Nios2_qsys_0: # 2016.01.03 17:42:06 (*) Starting Nios II generation
Info (12250): Nios2_qsys_0: # 2016.01.03 17:42:06 (*)   Checking for plaintext license.
Info (12250): Nios2_qsys_0: # 2016.01.03 17:42:07 (*)   Couldn't query license setup in Quartus directory C:/altera/14.1/quartus/bin64
Info (12250): Nios2_qsys_0: # 2016.01.03 17:42:07 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info (12250): Nios2_qsys_0: # 2016.01.03 17:42:07 (*)   Plaintext license not found.
Info (12250): Nios2_qsys_0: # 2016.01.03 17:42:07 (*)   Checking for encrypted license (non-evaluation).
Info (12250): Nios2_qsys_0: # 2016.01.03 17:42:09 (*)   Couldn't query license setup in Quartus directory C:/altera/14.1/quartus/bin64
Info (12250): Nios2_qsys_0: # 2016.01.03 17:42:09 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info (12250): Nios2_qsys_0: # 2016.01.03 17:42:09 (*)   Encrypted license found.  SOF will not be time-limited.
Info (12250): Nios2_qsys_0: # 2016.01.03 17:42:09 (*)   Elaborating CPU configuration settings
Info (12250): Nios2_qsys_0: # 2016.01.03 17:42:09 (*)   Creating all objects for CPU
Info (12250): Nios2_qsys_0: # 2016.01.03 17:42:10 (*)     Pipeline frontend
Info (12250): Nios2_qsys_0: # 2016.01.03 17:42:11 (*)   Generating RTL from CPU objects
Info (12250): Nios2_qsys_0: # 2016.01.03 17:42:13 (*)   Creating encrypted RTL
Info (12250): Nios2_qsys_0: # 2016.01.03 17:42:13 (*) Done Nios II generation
Info (12250): Nios2_qsys_0: Done RTL generation for module 'full_sys_nios2_qsys_0'
Info (12250): Nios2_qsys_0: "full_sys" instantiated altera_nios2_qsys "nios2_qsys_0"
Info (12250): Sdram_controller_0: Starting RTL generation for module 'full_sys_sdram_controller_0'
Info (12250): Sdram_controller_0:   Generation command is [exec C:/altera/14.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.1/quartus/bin64/perl/lib -I C:/altera/14.1/quartus/sopc_builder/bin/europa -I C:/altera/14.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.1/quartus/sopc_builder/bin -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=full_sys_sdram_controller_0 --dir=C:/Users/afgbloch/AppData/Local/Temp/alt6803_5815501908200527513.dir/0006_sdram_controller_0_gen/ --quartus_dir=C:/altera/14.1/quartus --verilog --config=C:/Users/afgbloch/AppData/Local/Temp/alt6803_5815501908200527513.dir/0006_sdram_controller_0_gen//full_sys_sdram_controller_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Sdram_controller_0: Done RTL generation for module 'full_sys_sdram_controller_0'
Info (12250): Sdram_controller_0: "full_sys" instantiated altera_avalon_new_sdram_controller "sdram_controller_0"
Info (12250): Mm_interconnect_0: "full_sys" instantiated altera_mm_interconnect "mm_interconnect_0"
Info (12250): Irq_mapper: "full_sys" instantiated altera_irq_mapper "irq_mapper"
Info (12250): Rst_controller: "full_sys" instantiated altera_reset_controller "rst_controller"
Info (12250): Lcd_sys_0_avalon_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "lcd_sys_0_avalon_master_translator"
Info (12250): Sdram_controller_0_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "sdram_controller_0_s1_translator"
Info (12250): Lcd_sys_0_avalon_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "lcd_sys_0_avalon_master_agent"
Info (12250): Sdram_controller_0_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "sdram_controller_0_s1_agent"
Info (12250): Sdram_controller_0_s1_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "sdram_controller_0_s1_agent_rsp_fifo"
Info (12250): Router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info (12250): Router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info (12250): Router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info (12250): Router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info (12250): Router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info (12250): Router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info (12250): Nios2_qsys_0_instruction_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "nios2_qsys_0_instruction_master_limiter"
Info (12250): Reusing file Z:/ES/LCD/quartus/db/ip/full_sys/submodules/altera_avalon_sc_fifo.v
Info (12250): Sdram_controller_0_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "sdram_controller_0_s1_burst_adapter"
Info (12250): Reusing file Z:/ES/LCD/quartus/db/ip/full_sys/submodules/altera_avalon_st_pipeline_base.v
Info (12250): Cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info (12250): Cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info (12250): Cmd_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_002"
Info (12250): Cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info (12250): Cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info (12250): Reusing file Z:/ES/LCD/quartus/db/ip/full_sys/submodules/altera_merlin_arbitrator.sv
Info (12250): Cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info (12250): Reusing file Z:/ES/LCD/quartus/db/ip/full_sys/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info (12250): Rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info (12250): Rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info (12250): Rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info (12250): Reusing file Z:/ES/LCD/quartus/db/ip/full_sys/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info (12250): Reusing file Z:/ES/LCD/quartus/db/ip/full_sys/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_002"
Info (12250): Reusing file Z:/ES/LCD/quartus/db/ip/full_sys/submodules/altera_merlin_arbitrator.sv
Info (12250): Nios2_qsys_0_data_master_to_sdram_controller_0_s1_cmd_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "nios2_qsys_0_data_master_to_sdram_controller_0_s1_cmd_width_adapter"
Info (12250): Reusing file Z:/ES/LCD/quartus/db/ip/full_sys/submodules/altera_merlin_address_alignment.sv
Info (12250): Reusing file Z:/ES/LCD/quartus/db/ip/full_sys/submodules/altera_merlin_burst_uncompressor.sv
Info (12250): Full_sys: Done "full_sys" with 35 modules, 65 files
Info (12249): Finished elaborating Qsys system entity "full_sys.qsys"
Info (12021): Found 2 design units, including 1 entities, in source file de0_nano_top_level.vhd
    Info (12022): Found design unit 1: DE0_Nano_top_level-rtl
    Info (12023): Found entity 1: DE0_Nano_top_level
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/full_sys/full_sys.v
    Info (12023): Found entity 1: full_sys
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/full_sys/submodules/lcd.vhd
    Info (12022): Found design unit 1: LCD-bdf_type
    Info (12023): Found entity 1: LCD
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/full_sys/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/full_sys/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/full_sys/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/full_sys/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/full_sys/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/full_sys/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/full_sys/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator
    Info (12023): Found entity 2: altera_merlin_arb_adder
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/full_sys/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter
Info (12021): Found 5 design units, including 5 entities, in source file db/ip/full_sys/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/full_sys/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/full_sys/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/full_sys/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/full_sys/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/full_sys/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/full_sys/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory
    Info (12023): Found entity 2: memory_pointer_controller
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/full_sys/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/full_sys/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/full_sys/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/full_sys/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/full_sys/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/full_sys/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/full_sys/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/full_sys/submodules/controller.vhd
    Info (12022): Found design unit 1: controller-implementation
    Info (12023): Found entity 1: controller
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/full_sys/submodules/fifo.vhd
    Info (12022): Found design unit 1: fifo-SYN
    Info (12023): Found entity 1: fifo
Info (12021): Found 4 design units, including 4 entities, in source file db/ip/full_sys/submodules/full_sys_altpll_0.v
    Info (12023): Found entity 1: full_sys_altpll_0_dffpipe_l2c
    Info (12023): Found entity 2: full_sys_altpll_0_stdsync_sv6
    Info (12023): Found entity 3: full_sys_altpll_0_altpll_ubh2
    Info (12023): Found entity 4: full_sys_altpll_0
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/full_sys/submodules/full_sys_irq_mapper.sv
    Info (12023): Found entity 1: full_sys_irq_mapper
Info (12021): Found 5 design units, including 5 entities, in source file db/ip/full_sys/submodules/full_sys_jtag_uart_0.v
    Info (12023): Found entity 1: full_sys_jtag_uart_0_sim_scfifo_w
    Info (12023): Found entity 2: full_sys_jtag_uart_0_scfifo_w
    Info (12023): Found entity 3: full_sys_jtag_uart_0_sim_scfifo_r
    Info (12023): Found entity 4: full_sys_jtag_uart_0_scfifo_r
    Info (12023): Found entity 5: full_sys_jtag_uart_0
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/full_sys/submodules/full_sys_mm_interconnect_0.v
    Info (12023): Found entity 1: full_sys_mm_interconnect_0
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/full_sys/submodules/full_sys_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: full_sys_mm_interconnect_0_cmd_demux
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/full_sys/submodules/full_sys_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: full_sys_mm_interconnect_0_cmd_demux_001
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/full_sys/submodules/full_sys_mm_interconnect_0_cmd_demux_002.sv
    Info (12023): Found entity 1: full_sys_mm_interconnect_0_cmd_demux_002
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/full_sys/submodules/full_sys_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: full_sys_mm_interconnect_0_cmd_mux
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/full_sys/submodules/full_sys_mm_interconnect_0_cmd_mux_001.sv
    Info (12023): Found entity 1: full_sys_mm_interconnect_0_cmd_mux_001
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/full_sys/submodules/full_sys_mm_interconnect_0_cmd_mux_002.sv
    Info (12023): Found entity 1: full_sys_mm_interconnect_0_cmd_mux_002
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/full_sys/submodules/full_sys_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: full_sys_mm_interconnect_0_router_default_decode
    Info (12023): Found entity 2: full_sys_mm_interconnect_0_router
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/full_sys/submodules/full_sys_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: full_sys_mm_interconnect_0_router_001_default_decode
    Info (12023): Found entity 2: full_sys_mm_interconnect_0_router_001
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/full_sys/submodules/full_sys_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: full_sys_mm_interconnect_0_router_002_default_decode
    Info (12023): Found entity 2: full_sys_mm_interconnect_0_router_002
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/full_sys/submodules/full_sys_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: full_sys_mm_interconnect_0_router_003_default_decode
    Info (12023): Found entity 2: full_sys_mm_interconnect_0_router_003
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/full_sys/submodules/full_sys_mm_interconnect_0_router_004.sv
    Info (12023): Found entity 1: full_sys_mm_interconnect_0_router_004_default_decode
    Info (12023): Found entity 2: full_sys_mm_interconnect_0_router_004
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/full_sys/submodules/full_sys_mm_interconnect_0_router_005.sv
    Info (12023): Found entity 1: full_sys_mm_interconnect_0_router_005_default_decode
    Info (12023): Found entity 2: full_sys_mm_interconnect_0_router_005
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/full_sys/submodules/full_sys_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: full_sys_mm_interconnect_0_rsp_demux
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/full_sys/submodules/full_sys_mm_interconnect_0_rsp_demux_001.sv
    Info (12023): Found entity 1: full_sys_mm_interconnect_0_rsp_demux_001
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/full_sys/submodules/full_sys_mm_interconnect_0_rsp_demux_002.sv
    Info (12023): Found entity 1: full_sys_mm_interconnect_0_rsp_demux_002
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/full_sys/submodules/full_sys_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: full_sys_mm_interconnect_0_rsp_mux
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/full_sys/submodules/full_sys_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: full_sys_mm_interconnect_0_rsp_mux_001
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/full_sys/submodules/full_sys_mm_interconnect_0_rsp_mux_002.sv
    Info (12023): Found entity 1: full_sys_mm_interconnect_0_rsp_mux_002
Info (12021): Found 25 design units, including 25 entities, in source file db/ip/full_sys/submodules/full_sys_nios2_qsys_0.v
    Info (12023): Found entity 1: full_sys_nios2_qsys_0_ic_data_module
    Info (12023): Found entity 2: full_sys_nios2_qsys_0_ic_tag_module
    Info (12023): Found entity 3: full_sys_nios2_qsys_0_register_bank_a_module
    Info (12023): Found entity 4: full_sys_nios2_qsys_0_register_bank_b_module
    Info (12023): Found entity 5: full_sys_nios2_qsys_0_nios2_oci_debug
    Info (12023): Found entity 6: full_sys_nios2_qsys_0_ociram_sp_ram_module
    Info (12023): Found entity 7: full_sys_nios2_qsys_0_nios2_ocimem
    Info (12023): Found entity 8: full_sys_nios2_qsys_0_nios2_avalon_reg
    Info (12023): Found entity 9: full_sys_nios2_qsys_0_nios2_oci_break
    Info (12023): Found entity 10: full_sys_nios2_qsys_0_nios2_oci_xbrk
    Info (12023): Found entity 11: full_sys_nios2_qsys_0_nios2_oci_match_single
    Info (12023): Found entity 12: full_sys_nios2_qsys_0_nios2_oci_match_paired
    Info (12023): Found entity 13: full_sys_nios2_qsys_0_nios2_oci_dbrk
    Info (12023): Found entity 14: full_sys_nios2_qsys_0_nios2_oci_itrace
    Info (12023): Found entity 15: full_sys_nios2_qsys_0_nios2_oci_td_mode
    Info (12023): Found entity 16: full_sys_nios2_qsys_0_nios2_oci_dtrace
    Info (12023): Found entity 17: full_sys_nios2_qsys_0_nios2_oci_compute_input_tm_cnt
    Info (12023): Found entity 18: full_sys_nios2_qsys_0_nios2_oci_fifo_wrptr_inc
    Info (12023): Found entity 19: full_sys_nios2_qsys_0_nios2_oci_fifo_cnt_inc
    Info (12023): Found entity 20: full_sys_nios2_qsys_0_nios2_oci_fifo
    Info (12023): Found entity 21: full_sys_nios2_qsys_0_nios2_oci_pib
    Info (12023): Found entity 22: full_sys_nios2_qsys_0_nios2_oci_im
    Info (12023): Found entity 23: full_sys_nios2_qsys_0_nios2_performance_monitors
    Info (12023): Found entity 24: full_sys_nios2_qsys_0_nios2_oci
    Info (12023): Found entity 25: full_sys_nios2_qsys_0
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/full_sys/submodules/full_sys_nios2_qsys_0_jtag_debug_module_sysclk.v
    Info (12023): Found entity 1: full_sys_nios2_qsys_0_jtag_debug_module_sysclk
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/full_sys/submodules/full_sys_nios2_qsys_0_jtag_debug_module_tck.v
    Info (12023): Found entity 1: full_sys_nios2_qsys_0_jtag_debug_module_tck
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/full_sys/submodules/full_sys_nios2_qsys_0_jtag_debug_module_wrapper.v
    Info (12023): Found entity 1: full_sys_nios2_qsys_0_jtag_debug_module_wrapper
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/full_sys/submodules/full_sys_nios2_qsys_0_mult_cell.v
    Info (12023): Found entity 1: full_sys_nios2_qsys_0_mult_cell
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/full_sys/submodules/full_sys_nios2_qsys_0_oci_test_bench.v
    Info (12023): Found entity 1: full_sys_nios2_qsys_0_oci_test_bench
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/full_sys/submodules/full_sys_nios2_qsys_0_test_bench.v
    Info (12023): Found entity 1: full_sys_nios2_qsys_0_test_bench
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/full_sys/submodules/full_sys_sdram_controller_0.v
    Info (12023): Found entity 1: full_sys_sdram_controller_0_input_efifo_module
    Info (12023): Found entity 2: full_sys_sdram_controller_0
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/full_sys/submodules/master.vhd
    Info (12022): Found design unit 1: master-implementation
    Info (12023): Found entity 1: master
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/full_sys/submodules/slave.vhd
    Info (12022): Found design unit 1: slave-implementation
    Info (12023): Found entity 1: slave
Warning (10037): Verilog HDL or VHDL warning at full_sys_nios2_qsys_0.v(979): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at full_sys_nios2_qsys_0.v(981): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at full_sys_nios2_qsys_0.v(1025): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at full_sys_nios2_qsys_0.v(1027): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at full_sys_nios2_qsys_0.v(2079): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at full_sys_nios2_qsys_0.v(2081): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at full_sys_nios2_qsys_0.v(2237): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at full_sys_nios2_qsys_0.v(3061): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at full_sys_sdram_controller_0.v(316): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at full_sys_sdram_controller_0.v(326): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at full_sys_sdram_controller_0.v(336): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at full_sys_sdram_controller_0.v(676): conditional expression evaluates to a constant
Info (12127): Elaborating entity "DE0_Nano_top_level" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at DE0_Nano_top_level.vhd(77): object "signaltap_clk" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at DE0_Nano_top_level.vhd(77): object "am_readok" assigned a value but never read
Info (12128): Elaborating entity "full_sys" for hierarchy "full_sys:u0"
Info (12128): Elaborating entity "full_sys_altpll_0" for hierarchy "full_sys:u0|full_sys_altpll_0:altpll_0"
Info (12128): Elaborating entity "full_sys_altpll_0_stdsync_sv6" for hierarchy "full_sys:u0|full_sys_altpll_0:altpll_0|full_sys_altpll_0_stdsync_sv6:stdsync2"
Info (12128): Elaborating entity "full_sys_altpll_0_dffpipe_l2c" for hierarchy "full_sys:u0|full_sys_altpll_0:altpll_0|full_sys_altpll_0_stdsync_sv6:stdsync2|full_sys_altpll_0_dffpipe_l2c:dffpipe3"
Info (12128): Elaborating entity "full_sys_altpll_0_altpll_ubh2" for hierarchy "full_sys:u0|full_sys_altpll_0:altpll_0|full_sys_altpll_0_altpll_ubh2:sd1"
Info (12128): Elaborating entity "full_sys_jtag_uart_0" for hierarchy "full_sys:u0|full_sys_jtag_uart_0:jtag_uart_0"
Info (12128): Elaborating entity "full_sys_jtag_uart_0_scfifo_w" for hierarchy "full_sys:u0|full_sys_jtag_uart_0:jtag_uart_0|full_sys_jtag_uart_0_scfifo_w:the_full_sys_jtag_uart_0_scfifo_w"
Info (12128): Elaborating entity "scfifo" for hierarchy "full_sys:u0|full_sys_jtag_uart_0:jtag_uart_0|full_sys_jtag_uart_0_scfifo_w:the_full_sys_jtag_uart_0_scfifo_w|scfifo:wfifo"
Info (12130): Elaborated megafunction instantiation "full_sys:u0|full_sys_jtag_uart_0:jtag_uart_0|full_sys_jtag_uart_0_scfifo_w:the_full_sys_jtag_uart_0_scfifo_w|scfifo:wfifo"
Info (12133): Instantiated megafunction "full_sys:u0|full_sys_jtag_uart_0:jtag_uart_0|full_sys_jtag_uart_0_scfifo_w:the_full_sys_jtag_uart_0_scfifo_w|scfifo:wfifo" with the following parameter:
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf
    Info (12023): Found entity 1: scfifo_jr21
Info (12128): Elaborating entity "scfifo_jr21" for hierarchy "full_sys:u0|full_sys_jtag_uart_0:jtag_uart_0|full_sys_jtag_uart_0_scfifo_w:the_full_sys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf
    Info (12023): Found entity 1: a_dpfifo_q131
Info (12128): Elaborating entity "a_dpfifo_q131" for hierarchy "full_sys:u0|full_sys_jtag_uart_0:jtag_uart_0|full_sys_jtag_uart_0_scfifo_w:the_full_sys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "full_sys:u0|full_sys_jtag_uart_0:jtag_uart_0|full_sys_jtag_uart_0_scfifo_w:the_full_sys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf
    Info (12023): Found entity 1: cntr_do7
Info (12128): Elaborating entity "cntr_do7" for hierarchy "full_sys:u0|full_sys_jtag_uart_0:jtag_uart_0|full_sys_jtag_uart_0_scfifo_w:the_full_sys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw"
Info (12021): Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf
    Info (12023): Found entity 1: dpram_nl21
Info (12128): Elaborating entity "dpram_nl21" for hierarchy "full_sys:u0|full_sys_jtag_uart_0:jtag_uart_0|full_sys_jtag_uart_0_scfifo_w:the_full_sys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf
    Info (12023): Found entity 1: altsyncram_r1m1
Info (12128): Elaborating entity "altsyncram_r1m1" for hierarchy "full_sys:u0|full_sys_jtag_uart_0:jtag_uart_0|full_sys_jtag_uart_0_scfifo_w:the_full_sys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf
    Info (12023): Found entity 1: cntr_1ob
Info (12128): Elaborating entity "cntr_1ob" for hierarchy "full_sys:u0|full_sys_jtag_uart_0:jtag_uart_0|full_sys_jtag_uart_0_scfifo_w:the_full_sys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count"
Info (12128): Elaborating entity "full_sys_jtag_uart_0_scfifo_r" for hierarchy "full_sys:u0|full_sys_jtag_uart_0:jtag_uart_0|full_sys_jtag_uart_0_scfifo_r:the_full_sys_jtag_uart_0_scfifo_r"
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "full_sys:u0|full_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:full_sys_jtag_uart_0_alt_jtag_atlantic"
Info (12130): Elaborated megafunction instantiation "full_sys:u0|full_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:full_sys_jtag_uart_0_alt_jtag_atlantic"
Info (12133): Instantiated megafunction "full_sys:u0|full_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:full_sys_jtag_uart_0_alt_jtag_atlantic" with the following parameter:
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "altera_sld_agent_endpoint" for hierarchy "full_sys:u0|full_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:full_sys_jtag_uart_0_alt_jtag_atlantic|altera_sld_agent_endpoint:inst"
Info (12131): Elaborated megafunction instantiation "full_sys:u0|full_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:full_sys_jtag_uart_0_alt_jtag_atlantic|altera_sld_agent_endpoint:inst", which is child of megafunction instantiation "full_sys:u0|full_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:full_sys_jtag_uart_0_alt_jtag_atlantic"
Info (12128): Elaborating entity "altera_fabric_endpoint" for hierarchy "full_sys:u0|full_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:full_sys_jtag_uart_0_alt_jtag_atlantic|altera_sld_agent_endpoint:inst|altera_fabric_endpoint:ep"
Info (12131): Elaborated megafunction instantiation "full_sys:u0|full_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:full_sys_jtag_uart_0_alt_jtag_atlantic|altera_sld_agent_endpoint:inst|altera_fabric_endpoint:ep", which is child of megafunction instantiation "full_sys:u0|full_sys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:full_sys_jtag_uart_0_alt_jtag_atlantic"
Info (12128): Elaborating entity "LCD" for hierarchy "full_sys:u0|LCD:lcd_sys_0"
Info (12128): Elaborating entity "master" for hierarchy "full_sys:u0|LCD:lcd_sys_0|master:b2v_inst"
Info (12128): Elaborating entity "slave" for hierarchy "full_sys:u0|LCD:lcd_sys_0|slave:b2v_inst12"
Warning (10492): VHDL Process Statement warning at slave.vhd(96): signal "init_ok_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "fifo" for hierarchy "full_sys:u0|LCD:lcd_sys_0|fifo:b2v_inst34"
Info (12128): Elaborating entity "scfifo" for hierarchy "full_sys:u0|LCD:lcd_sys_0|fifo:b2v_inst34|scfifo:scfifo_component"
Info (12130): Elaborated megafunction instantiation "full_sys:u0|LCD:lcd_sys_0|fifo:b2v_inst34|scfifo:scfifo_component"
Info (12133): Instantiated megafunction "full_sys:u0|LCD:lcd_sys_0|fifo:b2v_inst34|scfifo:scfifo_component" with the following parameter:
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "almost_empty_value" = "1"
    Info (12134): Parameter "almost_full_value" = "7947"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "8192"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "13"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_l991.tdf
    Info (12023): Found entity 1: scfifo_l991
Info (12128): Elaborating entity "scfifo_l991" for hierarchy "full_sys:u0|LCD:lcd_sys_0|fifo:b2v_inst34|scfifo:scfifo_component|scfifo_l991:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_6e31.tdf
    Info (12023): Found entity 1: a_dpfifo_6e31
Info (12128): Elaborating entity "a_dpfifo_6e31" for hierarchy "full_sys:u0|LCD:lcd_sys_0|fifo:b2v_inst34|scfifo:scfifo_component|scfifo_l991:auto_generated|a_dpfifo_6e31:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_3bf.tdf
    Info (12023): Found entity 1: a_fefifo_3bf
Info (12128): Elaborating entity "a_fefifo_3bf" for hierarchy "full_sys:u0|LCD:lcd_sys_0|fifo:b2v_inst34|scfifo:scfifo_component|scfifo_l991:auto_generated|a_dpfifo_6e31:dpfifo|a_fefifo_3bf:fifo_state"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_rp7.tdf
    Info (12023): Found entity 1: cntr_rp7
Info (12128): Elaborating entity "cntr_rp7" for hierarchy "full_sys:u0|LCD:lcd_sys_0|fifo:b2v_inst34|scfifo:scfifo_component|scfifo_l991:auto_generated|a_dpfifo_6e31:dpfifo|a_fefifo_3bf:fifo_state|cntr_rp7:count_usedw"
Info (12021): Found 1 design units, including 1 entities, in source file db/dpram_v911.tdf
    Info (12023): Found entity 1: dpram_v911
Info (12128): Elaborating entity "dpram_v911" for hierarchy "full_sys:u0|LCD:lcd_sys_0|fifo:b2v_inst34|scfifo:scfifo_component|scfifo_l991:auto_generated|a_dpfifo_6e31:dpfifo|dpram_v911:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_i6k1.tdf
    Info (12023): Found entity 1: altsyncram_i6k1
Info (12128): Elaborating entity "altsyncram_i6k1" for hierarchy "full_sys:u0|LCD:lcd_sys_0|fifo:b2v_inst34|scfifo:scfifo_component|scfifo_l991:auto_generated|a_dpfifo_6e31:dpfifo|dpram_v911:FIFOram|altsyncram_i6k1:altsyncram1"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_fpb.tdf
    Info (12023): Found entity 1: cntr_fpb
Info (12128): Elaborating entity "cntr_fpb" for hierarchy "full_sys:u0|LCD:lcd_sys_0|fifo:b2v_inst34|scfifo:scfifo_component|scfifo_l991:auto_generated|a_dpfifo_6e31:dpfifo|cntr_fpb:rd_ptr_count"
Info (12128): Elaborating entity "controller" for hierarchy "full_sys:u0|LCD:lcd_sys_0|controller:b2v_inst5"
Info (12128): Elaborating entity "full_sys_nios2_qsys_0" for hierarchy "full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0"
Info (12128): Elaborating entity "full_sys_nios2_qsys_0_test_bench" for hierarchy "full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_test_bench:the_full_sys_nios2_qsys_0_test_bench"
Info (12128): Elaborating entity "full_sys_nios2_qsys_0_ic_data_module" for hierarchy "full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_ic_data_module:full_sys_nios2_qsys_0_ic_data"
Info (12128): Elaborating entity "altsyncram" for hierarchy "full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_ic_data_module:full_sys_nios2_qsys_0_ic_data|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_ic_data_module:full_sys_nios2_qsys_0_ic_data|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_ic_data_module:full_sys_nios2_qsys_0_ic_data|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "1024"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "10"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf
    Info (12023): Found entity 1: altsyncram_cjd1
Info (12128): Elaborating entity "altsyncram_cjd1" for hierarchy "full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_ic_data_module:full_sys_nios2_qsys_0_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated"
Info (12128): Elaborating entity "full_sys_nios2_qsys_0_ic_tag_module" for hierarchy "full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_ic_tag_module:full_sys_nios2_qsys_0_ic_tag"
Info (12128): Elaborating entity "altsyncram" for hierarchy "full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_ic_tag_module:full_sys_nios2_qsys_0_ic_tag|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_ic_tag_module:full_sys_nios2_qsys_0_ic_tag|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_ic_tag_module:full_sys_nios2_qsys_0_ic_tag|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "full_sys_nios2_qsys_0_ic_tag_ram.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "numwords_b" = "128"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "22"
    Info (12134): Parameter "width_b" = "22"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "widthad_b" = "7"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3vh1.tdf
    Info (12023): Found entity 1: altsyncram_3vh1
Info (12128): Elaborating entity "altsyncram_3vh1" for hierarchy "full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_ic_tag_module:full_sys_nios2_qsys_0_ic_tag|altsyncram:the_altsyncram|altsyncram_3vh1:auto_generated"
Info (12128): Elaborating entity "full_sys_nios2_qsys_0_register_bank_a_module" for hierarchy "full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_register_bank_a_module:full_sys_nios2_qsys_0_register_bank_a"
Info (12128): Elaborating entity "altsyncram" for hierarchy "full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_register_bank_a_module:full_sys_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_register_bank_a_module:full_sys_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_register_bank_a_module:full_sys_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "full_sys_nios2_qsys_0_rf_ram_a.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6lh1.tdf
    Info (12023): Found entity 1: altsyncram_6lh1
Info (12128): Elaborating entity "altsyncram_6lh1" for hierarchy "full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_register_bank_a_module:full_sys_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_6lh1:auto_generated"
Info (12128): Elaborating entity "full_sys_nios2_qsys_0_register_bank_b_module" for hierarchy "full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_register_bank_b_module:full_sys_nios2_qsys_0_register_bank_b"
Info (12128): Elaborating entity "altsyncram" for hierarchy "full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_register_bank_b_module:full_sys_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_register_bank_b_module:full_sys_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_register_bank_b_module:full_sys_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "full_sys_nios2_qsys_0_rf_ram_b.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7lh1.tdf
    Info (12023): Found entity 1: altsyncram_7lh1
Info (12128): Elaborating entity "altsyncram_7lh1" for hierarchy "full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_register_bank_b_module:full_sys_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_7lh1:auto_generated"
Info (12128): Elaborating entity "full_sys_nios2_qsys_0_mult_cell" for hierarchy "full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_mult_cell:the_full_sys_nios2_qsys_0_mult_cell"
Info (12128): Elaborating entity "altera_mult_add" for hierarchy "full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_mult_cell:the_full_sys_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1"
Info (12130): Elaborated megafunction instantiation "full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_mult_cell:the_full_sys_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1"
Info (12133): Instantiated megafunction "full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_mult_cell:the_full_sys_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1" with the following parameter:
    Info (12134): Parameter "addnsub_multiplier_pipeline_aclr1" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_register1" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "YES"
    Info (12134): Parameter "input_register_a0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b0" = "UNREGISTERED"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "lpm_type" = "altera_mult_add"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "multiplier_aclr0" = "ACLR0"
    Info (12134): Parameter "multiplier_register0" = "CLOCK0"
    Info (12134): Parameter "number_of_multipliers" = "1"
    Info (12134): Parameter "output_register" = "UNREGISTERED"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_addnsub3" = "PORT_UNUSED"
    Info (12134): Parameter "port_signa" = "PORT_UNUSED"
    Info (12134): Parameter "port_signb" = "PORT_UNUSED"
    Info (12134): Parameter "representation_a" = "UNSIGNED"
    Info (12134): Parameter "representation_b" = "UNSIGNED"
    Info (12134): Parameter "selected_device_family" = "CYCLONEIVE"
    Info (12134): Parameter "signed_pipeline_aclr_a" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_aclr_b" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_register_a" = "CLOCK0"
    Info (12134): Parameter "signed_pipeline_register_b" = "CLOCK0"
    Info (12134): Parameter "signed_register_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_register_b" = "UNREGISTERED"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_result" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_mult_add_q1u2.v
    Info (12023): Found entity 1: altera_mult_add_q1u2
Info (12128): Elaborating entity "altera_mult_add_q1u2" for hierarchy "full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_mult_cell:the_full_sys_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated"
Info (12128): Elaborating entity "altera_mult_add_rtl" for hierarchy "full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_mult_cell:the_full_sys_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12130): Elaborated megafunction instantiation "full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_mult_cell:the_full_sys_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12133): Instantiated megafunction "full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_mult_cell:the_full_sys_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" with the following parameter:
    Info (12134): Parameter "accum_direction" = "ADD"
    Info (12134): Parameter "accum_sload_aclr" = "NONE"
    Info (12134): Parameter "accum_sload_latency_aclr" = "NONE"
    Info (12134): Parameter "accum_sload_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "accum_sload_register" = "UNREGISTERED"
    Info (12134): Parameter "accumulator" = "NO"
    Info (12134): Parameter "adder1_rounding" = "NO"
    Info (12134): Parameter "adder3_rounding" = "NO"
    Info (12134): Parameter "addnsub1_round_aclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub1_round_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub3_round_aclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub3_round_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_aclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_aclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_aclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_aclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_clock1" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_latency_clock3" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_register3" = "UNREGISTERED"
    Info (12134): Parameter "chainout_aclr" = "NONE"
    Info (12134): Parameter "chainout_adder" = "NO"
    Info (12134): Parameter "chainout_adder_direction" = "ADD"
    Info (12134): Parameter "chainout_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_output_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_output_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_rounding" = "NO"
    Info (12134): Parameter "chainout_saturate_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_output_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_output_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturation" = "NO"
    Info (12134): Parameter "coef0_0" = "0"
    Info (12134): Parameter "coef0_1" = "0"
    Info (12134): Parameter "coef0_2" = "0"
    Info (12134): Parameter "coef0_3" = "0"
    Info (12134): Parameter "coef0_4" = "0"
    Info (12134): Parameter "coef0_5" = "0"
    Info (12134): Parameter "coef0_6" = "0"
    Info (12134): Parameter "coef0_7" = "0"
    Info (12134): Parameter "coef1_0" = "0"
    Info (12134): Parameter "coef1_1" = "0"
    Info (12134): Parameter "coef1_2" = "0"
    Info (12134): Parameter "coef1_3" = "0"
    Info (12134): Parameter "coef1_4" = "0"
    Info (12134): Parameter "coef1_5" = "0"
    Info (12134): Parameter "coef1_6" = "0"
    Info (12134): Parameter "coef1_7" = "0"
    Info (12134): Parameter "coef2_0" = "0"
    Info (12134): Parameter "coef2_1" = "0"
    Info (12134): Parameter "coef2_2" = "0"
    Info (12134): Parameter "coef2_3" = "0"
    Info (12134): Parameter "coef2_4" = "0"
    Info (12134): Parameter "coef2_5" = "0"
    Info (12134): Parameter "coef2_6" = "0"
    Info (12134): Parameter "coef2_7" = "0"
    Info (12134): Parameter "coef3_0" = "0"
    Info (12134): Parameter "coef3_1" = "0"
    Info (12134): Parameter "coef3_2" = "0"
    Info (12134): Parameter "coef3_3" = "0"
    Info (12134): Parameter "coef3_4" = "0"
    Info (12134): Parameter "coef3_5" = "0"
    Info (12134): Parameter "coef3_6" = "0"
    Info (12134): Parameter "coef3_7" = "0"
    Info (12134): Parameter "coefsel0_aclr" = "NONE"
    Info (12134): Parameter "coefsel0_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel0_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel1_aclr" = "NONE"
    Info (12134): Parameter "coefsel1_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel1_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel2_aclr" = "NONE"
    Info (12134): Parameter "coefsel2_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel2_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel3_aclr" = "NONE"
    Info (12134): Parameter "coefsel3_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel3_register" = "UNREGISTERED"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "YES"
    Info (12134): Parameter "double_accum" = "NO"
    Info (12134): Parameter "dsp_block_balancing" = "Auto"
    Info (12134): Parameter "extra_latency" = "0"
    Info (12134): Parameter "input_a0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_aclr_a0" = "NONE"
    Info (12134): Parameter "input_aclr_a1" = "NONE"
    Info (12134): Parameter "input_aclr_a2" = "NONE"
    Info (12134): Parameter "input_aclr_a3" = "NONE"
    Info (12134): Parameter "input_aclr_b0" = "NONE"
    Info (12134): Parameter "input_aclr_b1" = "NONE"
    Info (12134): Parameter "input_aclr_b2" = "NONE"
    Info (12134): Parameter "input_aclr_b3" = "NONE"
    Info (12134): Parameter "input_aclr_c0" = "NONE"
    Info (12134): Parameter "input_aclr_c1" = "NONE"
    Info (12134): Parameter "input_aclr_c2" = "NONE"
    Info (12134): Parameter "input_aclr_c3" = "NONE"
    Info (12134): Parameter "input_b0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a3" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b3" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c3" = "UNREGISTERED"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_a1" = "DATAA"
    Info (12134): Parameter "input_source_a2" = "DATAA"
    Info (12134): Parameter "input_source_a3" = "DATAA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "input_source_b1" = "DATAB"
    Info (12134): Parameter "input_source_b2" = "DATAB"
    Info (12134): Parameter "input_source_b3" = "DATAB"
    Info (12134): Parameter "latency" = "0"
    Info (12134): Parameter "loadconst_control_aclr" = "NONE"
    Info (12134): Parameter "loadconst_control_register" = "UNREGISTERED"
    Info (12134): Parameter "loadconst_value" = "64"
    Info (12134): Parameter "mult01_round_aclr" = "NONE"
    Info (12134): Parameter "mult01_round_register" = "UNREGISTERED"
    Info (12134): Parameter "mult01_saturation_aclr" = "ACLR0"
    Info (12134): Parameter "mult01_saturation_register" = "UNREGISTERED"
    Info (12134): Parameter "mult23_round_aclr" = "NONE"
    Info (12134): Parameter "mult23_round_register" = "UNREGISTERED"
    Info (12134): Parameter "mult23_saturation_aclr" = "NONE"
    Info (12134): Parameter "mult23_saturation_register" = "UNREGISTERED"
    Info (12134): Parameter "multiplier01_rounding" = "NO"
    Info (12134): Parameter "multiplier01_saturation" = "NO"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "multiplier23_rounding" = "NO"
    Info (12134): Parameter "multiplier23_saturation" = "NO"
    Info (12134): Parameter "multiplier3_direction" = "ADD"
    Info (12134): Parameter "multiplier_aclr0" = "ACLR0"
    Info (12134): Parameter "multiplier_aclr1" = "NONE"
    Info (12134): Parameter "multiplier_aclr2" = "NONE"
    Info (12134): Parameter "multiplier_aclr3" = "NONE"
    Info (12134): Parameter "multiplier_register0" = "CLOCK0"
    Info (12134): Parameter "multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_register2" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_register3" = "UNREGISTERED"
    Info (12134): Parameter "negate_aclr" = "NONE"
    Info (12134): Parameter "negate_latency_aclr" = "NONE"
    Info (12134): Parameter "negate_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "negate_register" = "UNREGISTERED"
    Info (12134): Parameter "number_of_multipliers" = "1"
    Info (12134): Parameter "output_aclr" = "NONE"
    Info (12134): Parameter "output_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_aclr" = "NONE"
    Info (12134): Parameter "output_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "output_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_type" = "NEAREST_INTEGER"
    Info (12134): Parameter "output_rounding" = "NO"
    Info (12134): Parameter "output_saturate_aclr" = "NONE"
    Info (12134): Parameter "output_saturate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "output_saturate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "output_saturate_register" = "UNREGISTERED"
    Info (12134): Parameter "output_saturate_type" = "ASYMMETRIC"
    Info (12134): Parameter "output_saturation" = "NO"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_addnsub3" = "PORT_UNUSED"
    Info (12134): Parameter "port_chainout_sat_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "port_negate" = "PORT_UNUSED"
    Info (12134): Parameter "port_output_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "port_signa" = "PORT_UNUSED"
    Info (12134): Parameter "port_signb" = "PORT_UNUSED"
    Info (12134): Parameter "preadder_direction_0" = "ADD"
    Info (12134): Parameter "preadder_direction_1" = "ADD"
    Info (12134): Parameter "preadder_direction_2" = "ADD"
    Info (12134): Parameter "preadder_direction_3" = "ADD"
    Info (12134): Parameter "preadder_mode" = "SIMPLE"
    Info (12134): Parameter "representation_a" = "UNSIGNED"
    Info (12134): Parameter "representation_b" = "UNSIGNED"
    Info (12134): Parameter "rotate_aclr" = "NONE"
    Info (12134): Parameter "rotate_output_aclr" = "NONE"
    Info (12134): Parameter "rotate_output_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "rotate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_register" = "UNREGISTERED"
    Info (12134): Parameter "scanouta_aclr" = "NONE"
    Info (12134): Parameter "scanouta_register" = "UNREGISTERED"
    Info (12134): Parameter "selected_device_family" = "Cyclone IV E"
    Info (12134): Parameter "shift_mode" = "NO"
    Info (12134): Parameter "shift_right_aclr" = "NONE"
    Info (12134): Parameter "shift_right_output_aclr" = "NONE"
    Info (12134): Parameter "shift_right_output_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_pipeline_aclr" = "NONE"
    Info (12134): Parameter "shift_right_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_register" = "UNREGISTERED"
    Info (12134): Parameter "signed_aclr_a" = "NONE"
    Info (12134): Parameter "signed_aclr_b" = "NONE"
    Info (12134): Parameter "signed_latency_aclr_a" = "NONE"
    Info (12134): Parameter "signed_latency_aclr_b" = "NONE"
    Info (12134): Parameter "signed_latency_clock_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_latency_clock_b" = "UNREGISTERED"
    Info (12134): Parameter "signed_register_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_register_b" = "UNREGISTERED"
    Info (12134): Parameter "systolic_aclr1" = "NONE"
    Info (12134): Parameter "systolic_aclr3" = "NONE"
    Info (12134): Parameter "systolic_delay1" = "UNREGISTERED"
    Info (12134): Parameter "systolic_delay3" = "UNREGISTERED"
    Info (12134): Parameter "use_sload_accum_port" = "NO"
    Info (12134): Parameter "use_subnadd" = "NO"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_c" = "22"
    Info (12134): Parameter "width_chainin" = "1"
    Info (12134): Parameter "width_coef" = "18"
    Info (12134): Parameter "width_msb" = "17"
    Info (12134): Parameter "width_result" = "32"
    Info (12134): Parameter "width_saturate_sign" = "1"
    Info (12134): Parameter "zero_chainout_output_aclr" = "NONE"
    Info (12134): Parameter "zero_chainout_output_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_output_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_output_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_pipeline_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_register" = "UNREGISTERED"
    Info (12134): Parameter "lpm_type" = "altera_mult_add_rtl"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_mult_cell:the_full_sys_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signa_reg_block"
Info (12131): Elaborated megafunction instantiation "full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_mult_cell:the_full_sys_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signa_reg_block", which is child of megafunction instantiation "full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_mult_cell:the_full_sys_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_mult_cell:the_full_sys_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split"
Info (12131): Elaborated megafunction instantiation "full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_mult_cell:the_full_sys_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split", which is child of megafunction instantiation "full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_mult_cell:the_full_sys_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_mult_cell:the_full_sys_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0"
Info (12131): Elaborated megafunction instantiation "full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_mult_cell:the_full_sys_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0", which is child of megafunction instantiation "full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_mult_cell:the_full_sys_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_mult_cell:the_full_sys_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block"
Info (12131): Elaborated megafunction instantiation "full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_mult_cell:the_full_sys_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block", which is child of megafunction instantiation "full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_mult_cell:the_full_sys_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_mult_cell:the_full_sys_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split"
Info (12131): Elaborated megafunction instantiation "full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_mult_cell:the_full_sys_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split", which is child of megafunction instantiation "full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_mult_cell:the_full_sys_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_mult_cell:the_full_sys_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_0"
Info (12131): Elaborated megafunction instantiation "full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_mult_cell:the_full_sys_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_0", which is child of megafunction instantiation "full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_mult_cell:the_full_sys_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_mult_cell:the_full_sys_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data0_signed_extension_block"
Info (12131): Elaborated megafunction instantiation "full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_mult_cell:the_full_sys_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data0_signed_extension_block", which is child of megafunction instantiation "full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_mult_cell:the_full_sys_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_preadder_function" for hierarchy "full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_mult_cell:the_full_sys_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block"
Info (12131): Elaborated megafunction instantiation "full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_mult_cell:the_full_sys_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block", which is child of megafunction instantiation "full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_mult_cell:the_full_sys_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_mult_cell:the_full_sys_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0"
Info (12131): Elaborated megafunction instantiation "full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_mult_cell:the_full_sys_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0", which is child of megafunction instantiation "full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_mult_cell:the_full_sys_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_mult_cell:the_full_sys_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0"
Info (12131): Elaborated megafunction instantiation "full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_mult_cell:the_full_sys_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0", which is child of megafunction instantiation "full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_mult_cell:the_full_sys_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_mult_cell:the_full_sys_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0"
Info (12131): Elaborated megafunction instantiation "full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_mult_cell:the_full_sys_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0", which is child of megafunction instantiation "full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_mult_cell:the_full_sys_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_multiplier_function" for hierarchy "full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_mult_cell:the_full_sys_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block"
Info (12131): Elaborated megafunction instantiation "full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_mult_cell:the_full_sys_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block", which is child of megafunction instantiation "full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_mult_cell:the_full_sys_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_mult_cell:the_full_sys_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0"
Info (12131): Elaborated megafunction instantiation "full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_mult_cell:the_full_sys_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0", which is child of megafunction instantiation "full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_mult_cell:the_full_sys_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_mult_cell:the_full_sys_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_1"
Info (12131): Elaborated megafunction instantiation "full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_mult_cell:the_full_sys_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_1", which is child of megafunction instantiation "full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_mult_cell:the_full_sys_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_mult_cell:the_full_sys_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block"
Info (12131): Elaborated megafunction instantiation "full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_mult_cell:the_full_sys_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block", which is child of megafunction instantiation "full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_mult_cell:the_full_sys_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_mult_cell:the_full_sys_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0"
Info (12131): Elaborated megafunction instantiation "full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_mult_cell:the_full_sys_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0", which is child of megafunction instantiation "full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_mult_cell:the_full_sys_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_mult_cell:the_full_sys_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0"
Info (12131): Elaborated megafunction instantiation "full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_mult_cell:the_full_sys_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0", which is child of megafunction instantiation "full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_mult_cell:the_full_sys_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_mult_cell:the_full_sys_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block"
Info (12131): Elaborated megafunction instantiation "full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_mult_cell:the_full_sys_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block", which is child of megafunction instantiation "full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_mult_cell:the_full_sys_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "altera_mult_add" for hierarchy "full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_mult_cell:the_full_sys_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2"
Info (12130): Elaborated megafunction instantiation "full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_mult_cell:the_full_sys_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2"
Info (12133): Instantiated megafunction "full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_mult_cell:the_full_sys_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2" with the following parameter:
    Info (12134): Parameter "addnsub_multiplier_pipeline_aclr1" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_register1" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "YES"
    Info (12134): Parameter "input_register_a0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b0" = "UNREGISTERED"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "lpm_type" = "altera_mult_add"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "multiplier_aclr0" = "ACLR0"
    Info (12134): Parameter "multiplier_register0" = "CLOCK0"
    Info (12134): Parameter "number_of_multipliers" = "1"
    Info (12134): Parameter "output_register" = "UNREGISTERED"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_addnsub3" = "PORT_UNUSED"
    Info (12134): Parameter "port_signa" = "PORT_UNUSED"
    Info (12134): Parameter "port_signb" = "PORT_UNUSED"
    Info (12134): Parameter "representation_a" = "UNSIGNED"
    Info (12134): Parameter "representation_b" = "UNSIGNED"
    Info (12134): Parameter "selected_device_family" = "CYCLONEIVE"
    Info (12134): Parameter "signed_pipeline_aclr_a" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_aclr_b" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_register_a" = "CLOCK0"
    Info (12134): Parameter "signed_pipeline_register_b" = "CLOCK0"
    Info (12134): Parameter "signed_register_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_register_b" = "UNREGISTERED"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_result" = "16"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_mult_add_s1u2.v
    Info (12023): Found entity 1: altera_mult_add_s1u2
Info (12128): Elaborating entity "altera_mult_add_s1u2" for hierarchy "full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_mult_cell:the_full_sys_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated"
Info (12128): Elaborating entity "altera_mult_add_rtl" for hierarchy "full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_mult_cell:the_full_sys_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12130): Elaborated megafunction instantiation "full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_mult_cell:the_full_sys_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12133): Instantiated megafunction "full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_mult_cell:the_full_sys_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" with the following parameter:
    Info (12134): Parameter "accum_direction" = "ADD"
    Info (12134): Parameter "accum_sload_aclr" = "NONE"
    Info (12134): Parameter "accum_sload_latency_aclr" = "NONE"
    Info (12134): Parameter "accum_sload_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "accum_sload_register" = "UNREGISTERED"
    Info (12134): Parameter "accumulator" = "NO"
    Info (12134): Parameter "adder1_rounding" = "NO"
    Info (12134): Parameter "adder3_rounding" = "NO"
    Info (12134): Parameter "addnsub1_round_aclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub1_round_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub3_round_aclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub3_round_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_aclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_aclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_aclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_aclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_clock1" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_latency_clock3" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_register3" = "UNREGISTERED"
    Info (12134): Parameter "chainout_aclr" = "NONE"
    Info (12134): Parameter "chainout_adder" = "NO"
    Info (12134): Parameter "chainout_adder_direction" = "ADD"
    Info (12134): Parameter "chainout_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_output_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_output_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_rounding" = "NO"
    Info (12134): Parameter "chainout_saturate_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_output_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_output_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturation" = "NO"
    Info (12134): Parameter "coef0_0" = "0"
    Info (12134): Parameter "coef0_1" = "0"
    Info (12134): Parameter "coef0_2" = "0"
    Info (12134): Parameter "coef0_3" = "0"
    Info (12134): Parameter "coef0_4" = "0"
    Info (12134): Parameter "coef0_5" = "0"
    Info (12134): Parameter "coef0_6" = "0"
    Info (12134): Parameter "coef0_7" = "0"
    Info (12134): Parameter "coef1_0" = "0"
    Info (12134): Parameter "coef1_1" = "0"
    Info (12134): Parameter "coef1_2" = "0"
    Info (12134): Parameter "coef1_3" = "0"
    Info (12134): Parameter "coef1_4" = "0"
    Info (12134): Parameter "coef1_5" = "0"
    Info (12134): Parameter "coef1_6" = "0"
    Info (12134): Parameter "coef1_7" = "0"
    Info (12134): Parameter "coef2_0" = "0"
    Info (12134): Parameter "coef2_1" = "0"
    Info (12134): Parameter "coef2_2" = "0"
    Info (12134): Parameter "coef2_3" = "0"
    Info (12134): Parameter "coef2_4" = "0"
    Info (12134): Parameter "coef2_5" = "0"
    Info (12134): Parameter "coef2_6" = "0"
    Info (12134): Parameter "coef2_7" = "0"
    Info (12134): Parameter "coef3_0" = "0"
    Info (12134): Parameter "coef3_1" = "0"
    Info (12134): Parameter "coef3_2" = "0"
    Info (12134): Parameter "coef3_3" = "0"
    Info (12134): Parameter "coef3_4" = "0"
    Info (12134): Parameter "coef3_5" = "0"
    Info (12134): Parameter "coef3_6" = "0"
    Info (12134): Parameter "coef3_7" = "0"
    Info (12134): Parameter "coefsel0_aclr" = "NONE"
    Info (12134): Parameter "coefsel0_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel0_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel1_aclr" = "NONE"
    Info (12134): Parameter "coefsel1_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel1_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel2_aclr" = "NONE"
    Info (12134): Parameter "coefsel2_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel2_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel3_aclr" = "NONE"
    Info (12134): Parameter "coefsel3_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel3_register" = "UNREGISTERED"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "YES"
    Info (12134): Parameter "double_accum" = "NO"
    Info (12134): Parameter "dsp_block_balancing" = "Auto"
    Info (12134): Parameter "extra_latency" = "0"
    Info (12134): Parameter "input_a0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_aclr_a0" = "NONE"
    Info (12134): Parameter "input_aclr_a1" = "NONE"
    Info (12134): Parameter "input_aclr_a2" = "NONE"
    Info (12134): Parameter "input_aclr_a3" = "NONE"
    Info (12134): Parameter "input_aclr_b0" = "NONE"
    Info (12134): Parameter "input_aclr_b1" = "NONE"
    Info (12134): Parameter "input_aclr_b2" = "NONE"
    Info (12134): Parameter "input_aclr_b3" = "NONE"
    Info (12134): Parameter "input_aclr_c0" = "NONE"
    Info (12134): Parameter "input_aclr_c1" = "NONE"
    Info (12134): Parameter "input_aclr_c2" = "NONE"
    Info (12134): Parameter "input_aclr_c3" = "NONE"
    Info (12134): Parameter "input_b0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a3" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b3" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c3" = "UNREGISTERED"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_a1" = "DATAA"
    Info (12134): Parameter "input_source_a2" = "DATAA"
    Info (12134): Parameter "input_source_a3" = "DATAA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "input_source_b1" = "DATAB"
    Info (12134): Parameter "input_source_b2" = "DATAB"
    Info (12134): Parameter "input_source_b3" = "DATAB"
    Info (12134): Parameter "latency" = "0"
    Info (12134): Parameter "loadconst_control_aclr" = "NONE"
    Info (12134): Parameter "loadconst_control_register" = "UNREGISTERED"
    Info (12134): Parameter "loadconst_value" = "64"
    Info (12134): Parameter "mult01_round_aclr" = "NONE"
    Info (12134): Parameter "mult01_round_register" = "UNREGISTERED"
    Info (12134): Parameter "mult01_saturation_aclr" = "ACLR0"
    Info (12134): Parameter "mult01_saturation_register" = "UNREGISTERED"
    Info (12134): Parameter "mult23_round_aclr" = "NONE"
    Info (12134): Parameter "mult23_round_register" = "UNREGISTERED"
    Info (12134): Parameter "mult23_saturation_aclr" = "NONE"
    Info (12134): Parameter "mult23_saturation_register" = "UNREGISTERED"
    Info (12134): Parameter "multiplier01_rounding" = "NO"
    Info (12134): Parameter "multiplier01_saturation" = "NO"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "multiplier23_rounding" = "NO"
    Info (12134): Parameter "multiplier23_saturation" = "NO"
    Info (12134): Parameter "multiplier3_direction" = "ADD"
    Info (12134): Parameter "multiplier_aclr0" = "ACLR0"
    Info (12134): Parameter "multiplier_aclr1" = "NONE"
    Info (12134): Parameter "multiplier_aclr2" = "NONE"
    Info (12134): Parameter "multiplier_aclr3" = "NONE"
    Info (12134): Parameter "multiplier_register0" = "CLOCK0"
    Info (12134): Parameter "multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_register2" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_register3" = "UNREGISTERED"
    Info (12134): Parameter "negate_aclr" = "NONE"
    Info (12134): Parameter "negate_latency_aclr" = "NONE"
    Info (12134): Parameter "negate_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "negate_register" = "UNREGISTERED"
    Info (12134): Parameter "number_of_multipliers" = "1"
    Info (12134): Parameter "output_aclr" = "NONE"
    Info (12134): Parameter "output_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_aclr" = "NONE"
    Info (12134): Parameter "output_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "output_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_type" = "NEAREST_INTEGER"
    Info (12134): Parameter "output_rounding" = "NO"
    Info (12134): Parameter "output_saturate_aclr" = "NONE"
    Info (12134): Parameter "output_saturate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "output_saturate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "output_saturate_register" = "UNREGISTERED"
    Info (12134): Parameter "output_saturate_type" = "ASYMMETRIC"
    Info (12134): Parameter "output_saturation" = "NO"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_addnsub3" = "PORT_UNUSED"
    Info (12134): Parameter "port_chainout_sat_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "port_negate" = "PORT_UNUSED"
    Info (12134): Parameter "port_output_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "port_signa" = "PORT_UNUSED"
    Info (12134): Parameter "port_signb" = "PORT_UNUSED"
    Info (12134): Parameter "preadder_direction_0" = "ADD"
    Info (12134): Parameter "preadder_direction_1" = "ADD"
    Info (12134): Parameter "preadder_direction_2" = "ADD"
    Info (12134): Parameter "preadder_direction_3" = "ADD"
    Info (12134): Parameter "preadder_mode" = "SIMPLE"
    Info (12134): Parameter "representation_a" = "UNSIGNED"
    Info (12134): Parameter "representation_b" = "UNSIGNED"
    Info (12134): Parameter "rotate_aclr" = "NONE"
    Info (12134): Parameter "rotate_output_aclr" = "NONE"
    Info (12134): Parameter "rotate_output_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "rotate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_register" = "UNREGISTERED"
    Info (12134): Parameter "scanouta_aclr" = "NONE"
    Info (12134): Parameter "scanouta_register" = "UNREGISTERED"
    Info (12134): Parameter "selected_device_family" = "Cyclone IV E"
    Info (12134): Parameter "shift_mode" = "NO"
    Info (12134): Parameter "shift_right_aclr" = "NONE"
    Info (12134): Parameter "shift_right_output_aclr" = "NONE"
    Info (12134): Parameter "shift_right_output_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_pipeline_aclr" = "NONE"
    Info (12134): Parameter "shift_right_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_register" = "UNREGISTERED"
    Info (12134): Parameter "signed_aclr_a" = "NONE"
    Info (12134): Parameter "signed_aclr_b" = "NONE"
    Info (12134): Parameter "signed_latency_aclr_a" = "NONE"
    Info (12134): Parameter "signed_latency_aclr_b" = "NONE"
    Info (12134): Parameter "signed_latency_clock_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_latency_clock_b" = "UNREGISTERED"
    Info (12134): Parameter "signed_register_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_register_b" = "UNREGISTERED"
    Info (12134): Parameter "systolic_aclr1" = "NONE"
    Info (12134): Parameter "systolic_aclr3" = "NONE"
    Info (12134): Parameter "systolic_delay1" = "UNREGISTERED"
    Info (12134): Parameter "systolic_delay3" = "UNREGISTERED"
    Info (12134): Parameter "use_sload_accum_port" = "NO"
    Info (12134): Parameter "use_subnadd" = "NO"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_c" = "22"
    Info (12134): Parameter "width_chainin" = "1"
    Info (12134): Parameter "width_coef" = "18"
    Info (12134): Parameter "width_msb" = "17"
    Info (12134): Parameter "width_result" = "16"
    Info (12134): Parameter "width_saturate_sign" = "1"
    Info (12134): Parameter "zero_chainout_output_aclr" = "NONE"
    Info (12134): Parameter "zero_chainout_output_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_output_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_output_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_pipeline_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_register" = "UNREGISTERED"
    Info (12134): Parameter "lpm_type" = "altera_mult_add_rtl"
Info (12128): Elaborating entity "full_sys_nios2_qsys_0_nios2_oci" for hierarchy "full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci"
Info (12128): Elaborating entity "full_sys_nios2_qsys_0_nios2_oci_debug" for hierarchy "full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_nios2_oci_debug:the_full_sys_nios2_qsys_0_nios2_oci_debug"
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_nios2_oci_debug:the_full_sys_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer"
Info (12130): Elaborated megafunction instantiation "full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_nios2_oci_debug:the_full_sys_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer"
Info (12133): Instantiated megafunction "full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_nios2_oci_debug:the_full_sys_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter:
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "full_sys_nios2_qsys_0_nios2_ocimem" for hierarchy "full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_nios2_ocimem:the_full_sys_nios2_qsys_0_nios2_ocimem"
Info (12128): Elaborating entity "full_sys_nios2_qsys_0_ociram_sp_ram_module" for hierarchy "full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_nios2_ocimem:the_full_sys_nios2_qsys_0_nios2_ocimem|full_sys_nios2_qsys_0_ociram_sp_ram_module:full_sys_nios2_qsys_0_ociram_sp_ram"
Info (12128): Elaborating entity "altsyncram" for hierarchy "full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_nios2_ocimem:the_full_sys_nios2_qsys_0_nios2_ocimem|full_sys_nios2_qsys_0_ociram_sp_ram_module:full_sys_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_nios2_ocimem:the_full_sys_nios2_qsys_0_nios2_ocimem|full_sys_nios2_qsys_0_ociram_sp_ram_module:full_sys_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_nios2_ocimem:the_full_sys_nios2_qsys_0_nios2_ocimem|full_sys_nios2_qsys_0_ociram_sp_ram_module:full_sys_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "init_file" = "full_sys_nios2_qsys_0_ociram_default_contents.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6b91.tdf
    Info (12023): Found entity 1: altsyncram_6b91
Info (12128): Elaborating entity "altsyncram_6b91" for hierarchy "full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_nios2_ocimem:the_full_sys_nios2_qsys_0_nios2_ocimem|full_sys_nios2_qsys_0_ociram_sp_ram_module:full_sys_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_6b91:auto_generated"
Info (12128): Elaborating entity "full_sys_nios2_qsys_0_nios2_avalon_reg" for hierarchy "full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_nios2_avalon_reg:the_full_sys_nios2_qsys_0_nios2_avalon_reg"
Info (12128): Elaborating entity "full_sys_nios2_qsys_0_nios2_oci_break" for hierarchy "full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_nios2_oci_break:the_full_sys_nios2_qsys_0_nios2_oci_break"
Info (12128): Elaborating entity "full_sys_nios2_qsys_0_nios2_oci_xbrk" for hierarchy "full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_nios2_oci_xbrk:the_full_sys_nios2_qsys_0_nios2_oci_xbrk"
Info (12128): Elaborating entity "full_sys_nios2_qsys_0_nios2_oci_dbrk" for hierarchy "full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_nios2_oci_dbrk:the_full_sys_nios2_qsys_0_nios2_oci_dbrk"
Info (12128): Elaborating entity "full_sys_nios2_qsys_0_nios2_oci_match_single" for hierarchy "full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_nios2_oci_dbrk:the_full_sys_nios2_qsys_0_nios2_oci_dbrk|full_sys_nios2_qsys_0_nios2_oci_match_single:full_sys_nios2_qsys_0_nios2_oci_dbrk_hit0_match_single"
Info (12128): Elaborating entity "full_sys_nios2_qsys_0_nios2_oci_match_paired" for hierarchy "full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_nios2_oci_dbrk:the_full_sys_nios2_qsys_0_nios2_oci_dbrk|full_sys_nios2_qsys_0_nios2_oci_match_paired:full_sys_nios2_qsys_0_nios2_oci_dbrk_hit0_match_paired"
Info (12128): Elaborating entity "full_sys_nios2_qsys_0_nios2_oci_itrace" for hierarchy "full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_nios2_oci_itrace:the_full_sys_nios2_qsys_0_nios2_oci_itrace"
Info (12128): Elaborating entity "full_sys_nios2_qsys_0_nios2_oci_dtrace" for hierarchy "full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_nios2_oci_dtrace:the_full_sys_nios2_qsys_0_nios2_oci_dtrace"
Info (12128): Elaborating entity "full_sys_nios2_qsys_0_nios2_oci_td_mode" for hierarchy "full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_nios2_oci_dtrace:the_full_sys_nios2_qsys_0_nios2_oci_dtrace|full_sys_nios2_qsys_0_nios2_oci_td_mode:full_sys_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode"
Info (12128): Elaborating entity "full_sys_nios2_qsys_0_nios2_oci_fifo" for hierarchy "full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_nios2_oci_fifo:the_full_sys_nios2_qsys_0_nios2_oci_fifo"
Info (12128): Elaborating entity "full_sys_nios2_qsys_0_nios2_oci_compute_input_tm_cnt" for hierarchy "full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_nios2_oci_fifo:the_full_sys_nios2_qsys_0_nios2_oci_fifo|full_sys_nios2_qsys_0_nios2_oci_compute_input_tm_cnt:the_full_sys_nios2_qsys_0_nios2_oci_compute_input_tm_cnt"
Info (12128): Elaborating entity "full_sys_nios2_qsys_0_nios2_oci_fifo_wrptr_inc" for hierarchy "full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_nios2_oci_fifo:the_full_sys_nios2_qsys_0_nios2_oci_fifo|full_sys_nios2_qsys_0_nios2_oci_fifo_wrptr_inc:the_full_sys_nios2_qsys_0_nios2_oci_fifo_wrptr_inc"
Info (12128): Elaborating entity "full_sys_nios2_qsys_0_nios2_oci_fifo_cnt_inc" for hierarchy "full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_nios2_oci_fifo:the_full_sys_nios2_qsys_0_nios2_oci_fifo|full_sys_nios2_qsys_0_nios2_oci_fifo_cnt_inc:the_full_sys_nios2_qsys_0_nios2_oci_fifo_cnt_inc"
Info (12128): Elaborating entity "full_sys_nios2_qsys_0_oci_test_bench" for hierarchy "full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_nios2_oci_fifo:the_full_sys_nios2_qsys_0_nios2_oci_fifo|full_sys_nios2_qsys_0_oci_test_bench:the_full_sys_nios2_qsys_0_oci_test_bench"
Warning (12158): Entity "full_sys_nios2_qsys_0_oci_test_bench" contains only dangling pins
Info (12128): Elaborating entity "full_sys_nios2_qsys_0_nios2_oci_pib" for hierarchy "full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_nios2_oci_pib:the_full_sys_nios2_qsys_0_nios2_oci_pib"
Info (12128): Elaborating entity "full_sys_nios2_qsys_0_nios2_oci_im" for hierarchy "full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_nios2_oci_im:the_full_sys_nios2_qsys_0_nios2_oci_im"
Info (12128): Elaborating entity "full_sys_nios2_qsys_0_jtag_debug_module_wrapper" for hierarchy "full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_jtag_debug_module_wrapper:the_full_sys_nios2_qsys_0_jtag_debug_module_wrapper"
Info (12128): Elaborating entity "full_sys_nios2_qsys_0_jtag_debug_module_tck" for hierarchy "full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_jtag_debug_module_wrapper:the_full_sys_nios2_qsys_0_jtag_debug_module_wrapper|full_sys_nios2_qsys_0_jtag_debug_module_tck:the_full_sys_nios2_qsys_0_jtag_debug_module_tck"
Info (12128): Elaborating entity "full_sys_nios2_qsys_0_jtag_debug_module_sysclk" for hierarchy "full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_jtag_debug_module_wrapper:the_full_sys_nios2_qsys_0_jtag_debug_module_wrapper|full_sys_nios2_qsys_0_jtag_debug_module_sysclk:the_full_sys_nios2_qsys_0_jtag_debug_module_sysclk"
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_jtag_debug_module_wrapper:the_full_sys_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:full_sys_nios2_qsys_0_jtag_debug_module_phy"
Info (12130): Elaborated megafunction instantiation "full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_jtag_debug_module_wrapper:the_full_sys_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:full_sys_nios2_qsys_0_jtag_debug_module_phy"
Info (12133): Instantiated megafunction "full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_jtag_debug_module_wrapper:the_full_sys_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:full_sys_nios2_qsys_0_jtag_debug_module_phy" with the following parameter:
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_jtag_debug_module_wrapper:the_full_sys_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:full_sys_nios2_qsys_0_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst"
Info (12131): Elaborated megafunction instantiation "full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_jtag_debug_module_wrapper:the_full_sys_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:full_sys_nios2_qsys_0_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_jtag_debug_module_wrapper:the_full_sys_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:full_sys_nios2_qsys_0_jtag_debug_module_phy"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_nios2_oci:the_full_sys_nios2_qsys_0_nios2_oci|full_sys_nios2_qsys_0_jtag_debug_module_wrapper:the_full_sys_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:full_sys_nios2_qsys_0_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter"
Info (12128): Elaborating entity "full_sys_sdram_controller_0" for hierarchy "full_sys:u0|full_sys_sdram_controller_0:sdram_controller_0"
Info (12128): Elaborating entity "full_sys_sdram_controller_0_input_efifo_module" for hierarchy "full_sys:u0|full_sys_sdram_controller_0:sdram_controller_0|full_sys_sdram_controller_0_input_efifo_module:the_full_sys_sdram_controller_0_input_efifo_module"
Info (12128): Elaborating entity "full_sys_mm_interconnect_0" for hierarchy "full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:lcd_sys_0_avalon_master_translator"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_controller_0_s1_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_sys_0_avalon_slave_0_translator"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:lcd_sys_0_avalon_master_agent"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_agent"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent"
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent"
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo"
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_agent"
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rdata_fifo"
Info (12128): Elaborating entity "full_sys_mm_interconnect_0_router" for hierarchy "full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|full_sys_mm_interconnect_0_router:router"
Info (12128): Elaborating entity "full_sys_mm_interconnect_0_router_default_decode" for hierarchy "full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|full_sys_mm_interconnect_0_router:router|full_sys_mm_interconnect_0_router_default_decode:the_default_decode"
Info (12128): Elaborating entity "full_sys_mm_interconnect_0_router_001" for hierarchy "full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|full_sys_mm_interconnect_0_router_001:router_001"
Info (12128): Elaborating entity "full_sys_mm_interconnect_0_router_001_default_decode" for hierarchy "full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|full_sys_mm_interconnect_0_router_001:router_001|full_sys_mm_interconnect_0_router_001_default_decode:the_default_decode"
Info (12128): Elaborating entity "full_sys_mm_interconnect_0_router_002" for hierarchy "full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|full_sys_mm_interconnect_0_router_002:router_002"
Info (12128): Elaborating entity "full_sys_mm_interconnect_0_router_002_default_decode" for hierarchy "full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|full_sys_mm_interconnect_0_router_002:router_002|full_sys_mm_interconnect_0_router_002_default_decode:the_default_decode"
Info (12128): Elaborating entity "full_sys_mm_interconnect_0_router_003" for hierarchy "full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|full_sys_mm_interconnect_0_router_003:router_003"
Info (12128): Elaborating entity "full_sys_mm_interconnect_0_router_003_default_decode" for hierarchy "full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|full_sys_mm_interconnect_0_router_003:router_003|full_sys_mm_interconnect_0_router_003_default_decode:the_default_decode"
Info (12128): Elaborating entity "full_sys_mm_interconnect_0_router_004" for hierarchy "full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|full_sys_mm_interconnect_0_router_004:router_004"
Info (12128): Elaborating entity "full_sys_mm_interconnect_0_router_004_default_decode" for hierarchy "full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|full_sys_mm_interconnect_0_router_004:router_004|full_sys_mm_interconnect_0_router_004_default_decode:the_default_decode"
Info (12128): Elaborating entity "full_sys_mm_interconnect_0_router_005" for hierarchy "full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|full_sys_mm_interconnect_0_router_005:router_005"
Info (12128): Elaborating entity "full_sys_mm_interconnect_0_router_005_default_decode" for hierarchy "full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|full_sys_mm_interconnect_0_router_005:router_005|full_sys_mm_interconnect_0_router_005_default_decode:the_default_decode"
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_qsys_0_instruction_master_limiter"
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter"
Info (12128): Elaborating entity "altera_merlin_burst_adapter_13_1" for hierarchy "full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"
Warning (10230): Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(794): truncated value with size 9 to match size of target (3)
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size"
Info (12128): Elaborating entity "altera_merlin_burst_adapter_burstwrap_increment" for hierarchy "full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment"
Info (12128): Elaborating entity "altera_merlin_burst_adapter_min" for hierarchy "full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min"
Info (12128): Elaborating entity "altera_merlin_burst_adapter_subtractor" for hierarchy "full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub"
Info (12128): Elaborating entity "altera_merlin_burst_adapter_adder" for hierarchy "full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract"
Info (12128): Elaborating entity "full_sys_mm_interconnect_0_cmd_demux" for hierarchy "full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|full_sys_mm_interconnect_0_cmd_demux:cmd_demux"
Info (12128): Elaborating entity "full_sys_mm_interconnect_0_cmd_demux_001" for hierarchy "full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|full_sys_mm_interconnect_0_cmd_demux_001:cmd_demux_001"
Info (12128): Elaborating entity "full_sys_mm_interconnect_0_cmd_demux_002" for hierarchy "full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|full_sys_mm_interconnect_0_cmd_demux_002:cmd_demux_002"
Info (12128): Elaborating entity "full_sys_mm_interconnect_0_cmd_mux" for hierarchy "full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|full_sys_mm_interconnect_0_cmd_mux:cmd_mux"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|full_sys_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|full_sys_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "full_sys_mm_interconnect_0_cmd_mux_001" for hierarchy "full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|full_sys_mm_interconnect_0_cmd_mux_001:cmd_mux_001"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|full_sys_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|full_sys_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "full_sys_mm_interconnect_0_cmd_mux_002" for hierarchy "full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|full_sys_mm_interconnect_0_cmd_mux_002:cmd_mux_002"
Info (12128): Elaborating entity "full_sys_mm_interconnect_0_rsp_demux" for hierarchy "full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|full_sys_mm_interconnect_0_rsp_demux:rsp_demux"
Info (12128): Elaborating entity "full_sys_mm_interconnect_0_rsp_demux_001" for hierarchy "full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|full_sys_mm_interconnect_0_rsp_demux_001:rsp_demux_001"
Info (12128): Elaborating entity "full_sys_mm_interconnect_0_rsp_demux_002" for hierarchy "full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|full_sys_mm_interconnect_0_rsp_demux_002:rsp_demux_002"
Info (12128): Elaborating entity "full_sys_mm_interconnect_0_rsp_mux" for hierarchy "full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|full_sys_mm_interconnect_0_rsp_mux:rsp_mux"
Info (12128): Elaborating entity "full_sys_mm_interconnect_0_rsp_mux_001" for hierarchy "full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|full_sys_mm_interconnect_0_rsp_mux_001:rsp_mux_001"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|full_sys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|full_sys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "full_sys_mm_interconnect_0_rsp_mux_002" for hierarchy "full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|full_sys_mm_interconnect_0_rsp_mux_002:rsp_mux_002"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|full_sys_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_sdram_controller_0_s1_cmd_width_adapter"
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_to_nios2_qsys_0_data_master_rsp_width_adapter"
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(731): object "aligned_addr" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(732): object "aligned_byte_cnt" assigned a value but never read
Info (12128): Elaborating entity "full_sys_irq_mapper" for hierarchy "full_sys:u0|full_sys_irq_mapper:irq_mapper"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "full_sys:u0|altera_reset_controller:rst_controller"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "full_sys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "full_sys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "full_sys:u0|altera_reset_controller:rst_controller_001"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "full_sys:u0|altera_reset_controller:rst_controller_002"
Warning (12020): Port "jdo" on the entity instantiation of "the_full_sys_nios2_qsys_0_nios2_oci_itrace" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored.
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_a224.tdf
    Info (12023): Found entity 1: altsyncram_a224
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_0tc.tdf
    Info (12023): Found entity 1: mux_0tc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_gii.tdf
    Info (12023): Found entity 1: cntr_gii
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_vgc.tdf
    Info (12023): Found entity 1: cmpr_vgc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_h6j.tdf
    Info (12023): Found entity 1: cntr_h6j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_jgi.tdf
    Info (12023): Found entity 1: cntr_jgi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (11170): Start IP generation for the debug fabric within sld_hub.
Info (11172): Alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 5 modules, 5 files
Info (11171): Finished IP generation for the debug fabric within sld_hub.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7f747c32/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7f747c32/submodules/alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_ident
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7f747c32/submodules/alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_presplit
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld7f747c32/submodules/alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_sldfabric-rtl
    Info (12023): Found entity 1: alt_sld_fab_sldfabric
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld7f747c32/submodules/alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_splitter
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "full_sys:u0|full_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|mem" is uninferred due to inappropriate RAM size
Info (278001): Inferred 2 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_mult_cell:the_full_sys_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_mult_cell:the_full_sys_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0"
Info (12130): Elaborated megafunction instantiation "full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_mult_cell:the_full_sys_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_mult_cell:the_full_sys_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "17"
    Info (12134): Parameter "LPM_WIDTHB" = "17"
    Info (12134): Parameter "LPM_WIDTHP" = "34"
    Info (12134): Parameter "LPM_WIDTHR" = "34"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_jp01.tdf
    Info (12023): Found entity 1: mult_jp01
Info (12130): Elaborated megafunction instantiation "full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_mult_cell:the_full_sys_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "full_sys:u0|full_sys_nios2_qsys_0:nios2_qsys_0|full_sys_nios2_qsys_0_mult_cell:the_full_sys_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "32"
    Info (12134): Parameter "LPM_WIDTHR" = "32"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_j011.tdf
    Info (12023): Found entity 1: mult_j011
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[3]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[4]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[5]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[6]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[9]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[10]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[11]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[12]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[13]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[14]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[15]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[16]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[17]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[18]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[19]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[20]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[21]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[22]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[31]" and its non-tri-state driver.
Warning (13039): The following bidir pins have no drivers
    Warning (13040): Bidir "GPIO_0[0]" has no driver
    Warning (13040): Bidir "GPIO_0[1]" has no driver
    Warning (13040): Bidir "GPIO_0[2]" has no driver
    Warning (13040): Bidir "GPIO_0[7]" has no driver
    Warning (13040): Bidir "GPIO_0[24]" has no driver
    Warning (13040): Bidir "GPIO_0[25]" has no driver
    Warning (13040): Bidir "GPIO_0[26]" has no driver
    Warning (13040): Bidir "GPIO_0[27]" has no driver
    Warning (13040): Bidir "GPIO_0[28]" has no driver
    Warning (13040): Bidir "GPIO_0[29]" has no driver
    Warning (13040): Bidir "GPIO_0[30]" has no driver
    Warning (13040): Bidir "GPIO_0[32]" has no driver
    Warning (13040): Bidir "GPIO_1[0]" has no driver
    Warning (13040): Bidir "GPIO_1[1]" has no driver
    Warning (13040): Bidir "GPIO_1[2]" has no driver
    Warning (13040): Bidir "GPIO_1[3]" has no driver
    Warning (13040): Bidir "GPIO_1[4]" has no driver
    Warning (13040): Bidir "GPIO_1[5]" has no driver
    Warning (13040): Bidir "GPIO_1[6]" has no driver
    Warning (13040): Bidir "GPIO_1[7]" has no driver
    Warning (13040): Bidir "GPIO_1[8]" has no driver
    Warning (13040): Bidir "GPIO_1[9]" has no driver
    Warning (13040): Bidir "GPIO_1[10]" has no driver
    Warning (13040): Bidir "GPIO_1[11]" has no driver
    Warning (13040): Bidir "GPIO_1[12]" has no driver
    Warning (13040): Bidir "GPIO_1[13]" has no driver
    Warning (13040): Bidir "GPIO_1[14]" has no driver
    Warning (13040): Bidir "GPIO_1[15]" has no driver
    Warning (13040): Bidir "GPIO_1[16]" has no driver
    Warning (13040): Bidir "GPIO_1[17]" has no driver
    Warning (13040): Bidir "GPIO_1[18]" has no driver
    Warning (13040): Bidir "GPIO_1[19]" has no driver
    Warning (13040): Bidir "GPIO_1[20]" has no driver
    Warning (13040): Bidir "GPIO_1[21]" has no driver
    Warning (13040): Bidir "GPIO_1[22]" has no driver
    Warning (13040): Bidir "GPIO_1[23]" has no driver
    Warning (13040): Bidir "GPIO_1[24]" has no driver
    Warning (13040): Bidir "GPIO_1[25]" has no driver
    Warning (13040): Bidir "GPIO_1[26]" has no driver
    Warning (13040): Bidir "GPIO_1[27]" has no driver
    Warning (13040): Bidir "GPIO_1[28]" has no driver
    Warning (13040): Bidir "GPIO_1[29]" has no driver
    Warning (13040): Bidir "GPIO_1[30]" has no driver
    Warning (13040): Bidir "GPIO_1[31]" has no driver
    Warning (13040): Bidir "GPIO_1[32]" has no driver
    Warning (13040): Bidir "GPIO_1[33]" has no driver
Warning (13032): The following tri-state nodes are fed by constants
    Warning (13033): The pin "GPIO_0[8]" is fed by VCC
    Warning (13033): The pin "GPIO_0[23]" is fed by GND
    Warning (13033): The pin "GPIO_0[33]" is fed by VCC
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "GPIO_0[3]~synth"
    Warning (13010): Node "GPIO_0[4]~synth"
    Warning (13010): Node "GPIO_0[5]~synth"
    Warning (13010): Node "GPIO_0[6]~synth"
    Warning (13010): Node "GPIO_0[8]~synth"
    Warning (13010): Node "GPIO_0[9]~synth"
    Warning (13010): Node "GPIO_0[10]~synth"
    Warning (13010): Node "GPIO_0[11]~synth"
    Warning (13010): Node "GPIO_0[12]~synth"
    Warning (13010): Node "GPIO_0[13]~synth"
    Warning (13010): Node "GPIO_0[14]~synth"
    Warning (13010): Node "GPIO_0[15]~synth"
    Warning (13010): Node "GPIO_0[16]~synth"
    Warning (13010): Node "GPIO_0[17]~synth"
    Warning (13010): Node "GPIO_0[18]~synth"
    Warning (13010): Node "GPIO_0[19]~synth"
    Warning (13010): Node "GPIO_0[20]~synth"
    Warning (13010): Node "GPIO_0[21]~synth"
    Warning (13010): Node "GPIO_0[22]~synth"
    Warning (13010): Node "GPIO_0[31]~synth"
    Warning (13010): Node "GPIO_0[33]~synth"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "DRAM_CKE" is stuck at VCC
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 488 registers lost all their fanouts during netlist optimizations.
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file Z:/ES/LCD/quartus/output_files/LCD.map.smsg
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 483 of its 809 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 326 missing sources or connections.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (15899): PLL "full_sys:u0|full_sys_altpll_0:altpll_0|full_sys_altpll_0_altpll_ubh2:sd1|pll7" has parameters clk3_multiply_by and clk3_divide_by specified but port CLK[3] is not connected
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "GPIO_0_IN[0]"
    Warning (15610): No output dependent on input pin "GPIO_0_IN[1]"
Info (21057): Implemented 11627 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 8 input pins
    Info (21059): Implemented 24 output pins
    Info (21060): Implemented 84 bidirectional pins
    Info (21061): Implemented 10935 logic cells
    Info (21064): Implemented 570 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 4 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 126 warnings
    Info: Peak virtual memory: 888 megabytes
    Info: Processing ended: Sun Jan 03 17:43:06 2016
    Info: Elapsed time: 00:01:28
    Info: Total CPU time (on all processors): 00:01:51


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in Z:/ES/LCD/quartus/output_files/LCD.map.smsg.


