

================================================================
== Vitis HLS Report for 'fpadd503_15181'
================================================================
* Date:           Tue May 20 14:35:09 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.774 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       54|       54|  0.540 us|  0.540 us|   54|   54|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                                   |                                         |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                      Instance                     |                  Module                 |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +---------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_fpadd503_15181_Pipeline_VITIS_LOOP_23_1_fu_46  |fpadd503_15181_Pipeline_VITIS_LOOP_23_1  |       19|       19|  0.190 us|  0.190 us|   18|   18|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_fpadd503_15181_Pipeline_VITIS_LOOP_28_2_fu_62  |fpadd503_15181_Pipeline_VITIS_LOOP_28_2  |       11|       11|  0.110 us|  0.110 us|    9|    9|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_fpadd503_15181_Pipeline_VITIS_LOOP_34_3_fu_72  |fpadd503_15181_Pipeline_VITIS_LOOP_34_3  |       19|       19|  0.190 us|  0.190 us|   18|   18|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +---------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    -|     817|   1946|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    145|    -|
|Register         |        -|    -|       9|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     826|   2091|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------+-----------------------------------------+---------+----+-----+-----+-----+
    |                      Instance                     |                  Module                 | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------------------+-----------------------------------------+---------+----+-----+-----+-----+
    |grp_fpadd503_15181_Pipeline_VITIS_LOOP_23_1_fu_46  |fpadd503_15181_Pipeline_VITIS_LOOP_23_1  |        0|   0|  206|  626|    0|
    |grp_fpadd503_15181_Pipeline_VITIS_LOOP_28_2_fu_62  |fpadd503_15181_Pipeline_VITIS_LOOP_28_2  |        0|   0|  276|  620|    0|
    |grp_fpadd503_15181_Pipeline_VITIS_LOOP_34_3_fu_72  |fpadd503_15181_Pipeline_VITIS_LOOP_34_3  |        0|   0|  335|  700|    0|
    +---------------------------------------------------+-----------------------------------------+---------+----+-----+-----+-----+
    |Total                                              |                                         |        0|   0|  817| 1946|    0|
    +---------------------------------------------------+-----------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |ap_NS_fsm   |  37|          7|    1|          7|
    |c_address0  |  20|          4|    4|         16|
    |c_address1  |  14|          3|    4|         12|
    |c_ce0       |  20|          4|    1|          4|
    |c_ce1       |  14|          3|    1|          3|
    |c_d0        |  20|          4|   64|        256|
    |c_we0       |  20|          4|    1|          4|
    +------------+----+-----------+-----+-----------+
    |Total       | 145|         29|   76|        302|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------+---+----+-----+-----------+
    |                              Name                              | FF| LUT| Bits| Const Bits|
    +----------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                       |  6|   0|    6|          0|
    |grp_fpadd503_15181_Pipeline_VITIS_LOOP_23_1_fu_46_ap_start_reg  |  1|   0|    1|          0|
    |grp_fpadd503_15181_Pipeline_VITIS_LOOP_28_2_fu_62_ap_start_reg  |  1|   0|    1|          0|
    |grp_fpadd503_15181_Pipeline_VITIS_LOOP_34_3_fu_72_ap_start_reg  |  1|   0|    1|          0|
    +----------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                           |  9|   0|    9|          0|
    +----------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+----------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+------------+-----+-----+------------+----------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|  fpadd503.15181|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|  fpadd503.15181|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|  fpadd503.15181|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|  fpadd503.15181|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|  fpadd503.15181|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|  fpadd503.15181|  return value|
|a_address0  |  out|    4|   ap_memory|               a|         array|
|a_ce0       |  out|    1|   ap_memory|               a|         array|
|a_q0        |   in|   64|   ap_memory|               a|         array|
|a_offset1   |   in|    1|     ap_none|       a_offset1|        scalar|
|b_address0  |  out|    4|   ap_memory|               b|         array|
|b_ce0       |  out|    1|   ap_memory|               b|         array|
|b_q0        |   in|   64|   ap_memory|               b|         array|
|b_offset2   |   in|    1|     ap_none|       b_offset2|        scalar|
|c_address0  |  out|    4|   ap_memory|               c|         array|
|c_ce0       |  out|    1|   ap_memory|               c|         array|
|c_we0       |  out|    1|   ap_memory|               c|         array|
|c_d0        |  out|   64|   ap_memory|               c|         array|
|c_address1  |  out|    4|   ap_memory|               c|         array|
|c_ce1       |  out|    1|   ap_memory|               c|         array|
|c_q1        |   in|   64|   ap_memory|               c|         array|
|c_offset    |   in|    1|     ap_none|        c_offset|        scalar|
+------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%c_offset_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %c_offset"   --->   Operation 7 'read' 'c_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%b_offset2_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %b_offset2"   --->   Operation 8 'read' 'b_offset2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%a_offset1_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %a_offset1"   --->   Operation 9 'read' 'a_offset1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%carry_190_loc = alloca i32 1"   --->   Operation 10 'alloca' 'carry_190_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [2/2] (3.25ns)   --->   "%call_ln0 = call void @fpadd503.15181_Pipeline_VITIS_LOOP_23_1, i1 %a_offset1_read, i64 %a, i1 %b_offset2_read, i64 %b, i1 %c_offset_read, i64 %c"   --->   Operation 11 'call' 'call_ln0' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Generic Core

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 12 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fpadd503.15181_Pipeline_VITIS_LOOP_23_1, i1 %a_offset1_read, i64 %a, i1 %b_offset2_read, i64 %b, i1 %c_offset_read, i64 %c"   --->   Operation 12 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 13 [2/2] (3.25ns)   --->   "%call_ln0 = call void @fpadd503.15181_Pipeline_VITIS_LOOP_28_2, i1 %c_offset_read, i64 %c, i1 %carry_190_loc, i64 %p503x2_1"   --->   Operation 13 'call' 'call_ln0' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 14 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fpadd503.15181_Pipeline_VITIS_LOOP_28_2, i1 %c_offset_read, i64 %c, i1 %carry_190_loc, i64 %p503x2_1"   --->   Operation 14 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 15 [1/1] (0.00ns)   --->   "%carry_190_loc_load = load i1 %carry_190_loc"   --->   Operation 15 'load' 'carry_190_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 16 [2/2] (3.25ns)   --->   "%call_ln0 = call void @fpadd503.15181_Pipeline_VITIS_LOOP_34_3, i1 %c_offset_read, i64 %c, i1 %carry_190_loc_load, i64 %p503x2_1"   --->   Operation 16 'call' 'call_ln0' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Generic Core

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 17 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fpadd503.15181_Pipeline_VITIS_LOOP_34_3, i1 %c_offset_read, i64 %c, i1 %carry_190_loc_load, i64 %p503x2_1"   --->   Operation 17 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_6 : Operation 18 [1/1] (0.00ns)   --->   "%ret_ln37 = ret" [src/generic/fp_generic.c:37]   --->   Operation 18 'ret' 'ret_ln37' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ a_offset1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ b_offset2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ c_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p503x2_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
c_offset_read      (read  ) [ 0011111]
b_offset2_read     (read  ) [ 0010000]
a_offset1_read     (read  ) [ 0010000]
carry_190_loc      (alloca) [ 0011110]
call_ln0           (call  ) [ 0000000]
call_ln0           (call  ) [ 0000000]
carry_190_loc_load (load  ) [ 0000001]
call_ln0           (call  ) [ 0000000]
ret_ln37           (ret   ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="a_offset1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_offset1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="b">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="b_offset2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_offset2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="c">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="c_offset">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_offset"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p503x2_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p503x2_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fpadd503.15181_Pipeline_VITIS_LOOP_23_1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fpadd503.15181_Pipeline_VITIS_LOOP_28_2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fpadd503.15181_Pipeline_VITIS_LOOP_34_3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1004" name="carry_190_loc_fu_24">
<pin_list>
<pin id="25" dir="0" index="0" bw="1" slack="0"/>
<pin id="26" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="carry_190_loc/1 "/>
</bind>
</comp>

<comp id="28" class="1004" name="c_offset_read_read_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="1" slack="0"/>
<pin id="30" dir="0" index="1" bw="1" slack="0"/>
<pin id="31" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c_offset_read/1 "/>
</bind>
</comp>

<comp id="34" class="1004" name="b_offset2_read_read_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="1" slack="0"/>
<pin id="36" dir="0" index="1" bw="1" slack="0"/>
<pin id="37" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_offset2_read/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="a_offset1_read_read_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="0" index="1" bw="1" slack="0"/>
<pin id="43" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_offset1_read/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="grp_fpadd503_15181_Pipeline_VITIS_LOOP_23_1_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="0" slack="0"/>
<pin id="48" dir="0" index="1" bw="1" slack="0"/>
<pin id="49" dir="0" index="2" bw="64" slack="0"/>
<pin id="50" dir="0" index="3" bw="1" slack="0"/>
<pin id="51" dir="0" index="4" bw="64" slack="0"/>
<pin id="52" dir="0" index="5" bw="1" slack="0"/>
<pin id="53" dir="0" index="6" bw="64" slack="0"/>
<pin id="54" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="grp_fpadd503_15181_Pipeline_VITIS_LOOP_28_2_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="0" slack="0"/>
<pin id="64" dir="0" index="1" bw="1" slack="2"/>
<pin id="65" dir="0" index="2" bw="64" slack="0"/>
<pin id="66" dir="0" index="3" bw="1" slack="2"/>
<pin id="67" dir="0" index="4" bw="64" slack="0"/>
<pin id="68" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="72" class="1004" name="grp_fpadd503_15181_Pipeline_VITIS_LOOP_34_3_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="0" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="4"/>
<pin id="75" dir="0" index="2" bw="64" slack="0"/>
<pin id="76" dir="0" index="3" bw="1" slack="0"/>
<pin id="77" dir="0" index="4" bw="64" slack="0"/>
<pin id="78" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/5 "/>
</bind>
</comp>

<comp id="82" class="1004" name="carry_190_loc_load_load_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="4"/>
<pin id="84" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="carry_190_loc_load/5 "/>
</bind>
</comp>

<comp id="86" class="1005" name="c_offset_read_reg_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="1"/>
<pin id="88" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="c_offset_read "/>
</bind>
</comp>

<comp id="93" class="1005" name="b_offset2_read_reg_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="1" slack="1"/>
<pin id="95" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="b_offset2_read "/>
</bind>
</comp>

<comp id="98" class="1005" name="a_offset1_read_reg_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="1"/>
<pin id="100" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="a_offset1_read "/>
</bind>
</comp>

<comp id="103" class="1005" name="carry_190_loc_reg_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="1" slack="2"/>
<pin id="105" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="carry_190_loc "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="27"><net_src comp="16" pin="0"/><net_sink comp="24" pin=0"/></net>

<net id="32"><net_src comp="14" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="33"><net_src comp="10" pin="0"/><net_sink comp="28" pin=1"/></net>

<net id="38"><net_src comp="14" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="39"><net_src comp="6" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="44"><net_src comp="14" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="45"><net_src comp="2" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="55"><net_src comp="18" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="56"><net_src comp="40" pin="2"/><net_sink comp="46" pin=1"/></net>

<net id="57"><net_src comp="0" pin="0"/><net_sink comp="46" pin=2"/></net>

<net id="58"><net_src comp="34" pin="2"/><net_sink comp="46" pin=3"/></net>

<net id="59"><net_src comp="4" pin="0"/><net_sink comp="46" pin=4"/></net>

<net id="60"><net_src comp="28" pin="2"/><net_sink comp="46" pin=5"/></net>

<net id="61"><net_src comp="8" pin="0"/><net_sink comp="46" pin=6"/></net>

<net id="69"><net_src comp="20" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="70"><net_src comp="8" pin="0"/><net_sink comp="62" pin=2"/></net>

<net id="71"><net_src comp="12" pin="0"/><net_sink comp="62" pin=4"/></net>

<net id="79"><net_src comp="22" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="80"><net_src comp="8" pin="0"/><net_sink comp="72" pin=2"/></net>

<net id="81"><net_src comp="12" pin="0"/><net_sink comp="72" pin=4"/></net>

<net id="85"><net_src comp="82" pin="1"/><net_sink comp="72" pin=3"/></net>

<net id="89"><net_src comp="28" pin="2"/><net_sink comp="86" pin=0"/></net>

<net id="90"><net_src comp="86" pin="1"/><net_sink comp="46" pin=5"/></net>

<net id="91"><net_src comp="86" pin="1"/><net_sink comp="62" pin=1"/></net>

<net id="92"><net_src comp="86" pin="1"/><net_sink comp="72" pin=1"/></net>

<net id="96"><net_src comp="34" pin="2"/><net_sink comp="93" pin=0"/></net>

<net id="97"><net_src comp="93" pin="1"/><net_sink comp="46" pin=3"/></net>

<net id="101"><net_src comp="40" pin="2"/><net_sink comp="98" pin=0"/></net>

<net id="102"><net_src comp="98" pin="1"/><net_sink comp="46" pin=1"/></net>

<net id="106"><net_src comp="24" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="107"><net_src comp="103" pin="1"/><net_sink comp="62" pin=3"/></net>

<net id="108"><net_src comp="103" pin="1"/><net_sink comp="82" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: a | {}
	Port: b | {}
	Port: c | {1 2 3 4 5 6 }
	Port: p503x2_1 | {}
 - Input state : 
	Port: fpadd503.15181 : a | {1 2 }
	Port: fpadd503.15181 : a_offset1 | {1 }
	Port: fpadd503.15181 : b | {1 2 }
	Port: fpadd503.15181 : b_offset2 | {1 }
	Port: fpadd503.15181 : c | {3 4 5 6 }
	Port: fpadd503.15181 : c_offset | {1 }
	Port: fpadd503.15181 : p503x2_1 | {3 4 5 6 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
		call_ln0 : 1
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------|---------|---------|---------|
| Operation|                  Functional Unit                  |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------------|---------|---------|---------|
|          | grp_fpadd503_15181_Pipeline_VITIS_LOOP_23_1_fu_46 |  3.176  |   211   |   572   |
|   call   | grp_fpadd503_15181_Pipeline_VITIS_LOOP_28_2_fu_62 |  4.764  |   206   |   592   |
|          | grp_fpadd503_15181_Pipeline_VITIS_LOOP_34_3_fu_72 |  3.176  |   270   |   700   |
|----------|---------------------------------------------------|---------|---------|---------|
|          |              c_offset_read_read_fu_28             |    0    |    0    |    0    |
|   read   |             b_offset2_read_read_fu_34             |    0    |    0    |    0    |
|          |             a_offset1_read_read_fu_40             |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|
|   Total  |                                                   |  11.116 |   687   |   1864  |
|----------|---------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|a_offset1_read_reg_98|    1   |
|b_offset2_read_reg_93|    1   |
| c_offset_read_reg_86|    1   |
|carry_190_loc_reg_103|    1   |
+---------------------+--------+
|        Total        |    4   |
+---------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                        Comp                       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|---------------------------------------------------|------|------|------|--------||---------||---------||---------|
| grp_fpadd503_15181_Pipeline_VITIS_LOOP_23_1_fu_46 |  p1  |   2  |   1  |    2   ||    0    ||    9    |
| grp_fpadd503_15181_Pipeline_VITIS_LOOP_23_1_fu_46 |  p3  |   2  |   1  |    2   ||    0    ||    9    |
| grp_fpadd503_15181_Pipeline_VITIS_LOOP_23_1_fu_46 |  p5  |   2  |   1  |    2   ||    0    ||    9    |
|---------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                       Total                       |      |      |      |    6   ||  4.764  ||    0    ||    27   |
|---------------------------------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |   11   |   687  |  1864  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    4   |    0   |   27   |
|  Register |    -   |    4   |    -   |
+-----------+--------+--------+--------+
|   Total   |   15   |   691  |  1891  |
+-----------+--------+--------+--------+
