Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Xilinx/PRJRL2020/TB_DIVIDER_isim_beh.exe -prj C:/Xilinx/PRJRL2020/TB_DIVIDER_beh.prj work.TB_DIVIDER 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Xilinx/PRJRL2020/FS.vhd" into library work
Parsing VHDL file "C:/Xilinx/PRJRL2020/left_shifter.vhd" into library work
Parsing VHDL file "C:/Xilinx/PRJRL2020/FS32.vhd" into library work
Parsing VHDL file "C:/Xilinx/PRJRL2020/COUNTER_DOWN.vhd" into library work
Parsing VHDL file "C:/Xilinx/PRJRL2020/COMPARATOR.vhd" into library work
Parsing VHDL file "C:/Xilinx/PRJRL2020/DIVIDER.vhd" into library work
Parsing VHDL file "C:/Xilinx/PRJRL2020/TB_DIVIDER.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behv of entity Comparator [\Comparator(32)\]
Compiling architecture rtl of entity COUNTER_DOWN [\COUNTER_DOWN(5)\]
Compiling architecture rtl of entity FS [fs_default]
Compiling architecture struct of entity FS32 [\FS32(32)\]
Compiling architecture rtl of entity left_shifter [\left_shifter(32)\]
Compiling architecture rtl of entity DIVIDER [\DIVIDER(32)\]
Compiling architecture behavior of entity tb_divider
Time Resolution for simulation is 1ps.
Waiting for 4 sub-compilation(s) to finish...
Compiled 18 VHDL Units
Built simulation executable C:/Xilinx/PRJRL2020/TB_DIVIDER_isim_beh.exe
Fuse Memory Usage: 37064 KB
Fuse CPU Usage: 608 ms
