// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module pointwise_conv2d_fix_2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        input_r_address0,
        input_r_ce0,
        input_r_q0,
        input_r_address1,
        input_r_ce1,
        input_r_q1,
        output_r_address0,
        output_r_ce0,
        output_r_we0,
        output_r_d0
);

parameter    ap_ST_fsm_state1 = 16'd1;
parameter    ap_ST_fsm_state2 = 16'd2;
parameter    ap_ST_fsm_state3 = 16'd4;
parameter    ap_ST_fsm_state4 = 16'd8;
parameter    ap_ST_fsm_state5 = 16'd16;
parameter    ap_ST_fsm_state6 = 16'd32;
parameter    ap_ST_fsm_state7 = 16'd64;
parameter    ap_ST_fsm_state8 = 16'd128;
parameter    ap_ST_fsm_state9 = 16'd256;
parameter    ap_ST_fsm_state10 = 16'd512;
parameter    ap_ST_fsm_state11 = 16'd1024;
parameter    ap_ST_fsm_state12 = 16'd2048;
parameter    ap_ST_fsm_state13 = 16'd4096;
parameter    ap_ST_fsm_state14 = 16'd8192;
parameter    ap_ST_fsm_state15 = 16'd16384;
parameter    ap_ST_fsm_state16 = 16'd32768;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [13:0] input_r_address0;
output   input_r_ce0;
input  [15:0] input_r_q0;
output  [13:0] input_r_address1;
output   input_r_ce1;
input  [15:0] input_r_q1;
output  [13:0] output_r_address0;
output   output_r_ce0;
output   output_r_we0;
output  [15:0] output_r_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[13:0] input_r_address0;
reg input_r_ce0;
reg[13:0] input_r_address1;
reg input_r_ce1;
reg output_r_ce0;
reg output_r_we0;

(* fsm_encoding = "none" *) reg   [15:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [2:0] SeparableConv2D_2_b_s_address0;
reg    SeparableConv2D_2_b_s_ce0;
wire   [12:0] SeparableConv2D_2_b_s_q0;
reg   [5:0] SeparableConv2D_2_w_s_address0;
reg    SeparableConv2D_2_w_s_ce0;
wire   [14:0] SeparableConv2D_2_w_s_q0;
reg   [5:0] SeparableConv2D_2_w_s_address1;
reg    SeparableConv2D_2_w_s_ce1;
wire   [14:0] SeparableConv2D_2_w_s_q1;
wire   [5:0] SeparableConv2D_2_w_s_address2;
reg    SeparableConv2D_2_w_s_ce2;
wire   [14:0] SeparableConv2D_2_w_s_q2;
wire  signed [6:0] add_ln23_fu_500_p2;
reg   [15:0] reg_462;
wire    ap_CS_fsm_state5;
wire   [0:0] icmp_ln18_fu_7139_p2;
wire   [8:0] add_ln16_fu_503_p2;
reg   [8:0] add_ln16_reg_834;
wire    ap_CS_fsm_state2;
wire   [3:0] out_d_fu_501_p2;
reg   [3:0] out_d_reg_839;
wire   [2:0] out_h_fu_485_p2;
reg   [2:0] out_h_reg_1003;
wire    ap_CS_fsm_state4;
wire   [2:0] out_w_fu_489_p2;
reg   [2:0] out_w_reg_1257;
wire   [16:0] grp_fu_488_p2;
wire    ap_CS_fsm_state15;
wire   [16:0] grp_fu_479_p2;
reg   [15:0] reg_1434;
wire    ap_CS_fsm_state12;
wire   [16:0] grp_fu_502_p2;
wire    ap_CS_fsm_state14;
wire   [16:0] grp_fu_491_p2;
reg   [15:0] add_ln23_98_reg_1674;
wire    ap_CS_fsm_state10;
wire   [22:0] grp_fu_480_p2;
reg   [9:0] add_ln29_reg_1956;
wire    ap_CS_fsm_state11;
wire   [0:0] icmp_ln20_2_fu_7520_p2;
reg   [0:0] icmp_ln20_reg_7977;
wire   [15:0] grp_fu_481_p2;
reg   [15:0] add_ln23_103_reg_1962;
wire   [22:0] grp_fu_475_p2;
reg   [15:0] add_ln23_104_reg_2256;
reg   [15:0] add_ln23_124_reg_2593;
wire   [22:0] grp_fu_473_p2;
reg   [15:0] add_ln23_123_reg_2810;
wire    ap_CS_fsm_state13;
reg   [15:0] reg_7071;
wire   [9:0] zext_ln16_fu_7077_p1;
reg   [9:0] zext_ln16_reg_7912;
wire   [0:0] icmp_ln16_fu_7081_p2;
wire   [2:0] trunc_ln23_fu_7092_p1;
reg   [2:0] trunc_ln23_reg_7925;
wire   [16:0] zext_ln23_fu_7103_p1;
reg   [16:0] zext_ln23_reg_7930;
wire    ap_CS_fsm_state3;
wire  signed [15:0] sext_ln19_fu_7107_p1;
reg  signed [15:0] sext_ln19_reg_7947;
wire   [6:0] sub_ln23_fu_7133_p2;
reg   [6:0] sub_ln23_reg_7955;
wire   [0:0] icmp_ln17_fu_7111_p2;
wire  signed [22:0] sext_ln23_fu_7150_p1;
reg  signed [22:0] sext_ln23_reg_7963;
wire   [0:0] icmp_ln20_fu_7154_p2;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state7;
reg   [15:0] trunc_ln23_1_reg_7996;
reg   [15:0] input_load_reg_8011;
wire    ap_CS_fsm_state8;
reg   [15:0] trunc_ln23_3_reg_8026;
wire    ap_CS_fsm_state9;
reg   [15:0] trunc_ln23_2_reg_8046;
reg   [15:0] trunc_ln23_5_reg_8061;
reg   [15:0] trunc_ln23_11_reg_8129;
reg   [3:0] out_d_0_reg_396;
reg   [8:0] phi_mul_reg_407;
reg   [2:0] out_h_0_reg_418;
reg   [2:0] out_w_0_reg_429;
wire    ap_CS_fsm_state16;
reg   [15:0] buffer_0_0_reg_440;
reg   [15:0] in_d_0_0_reg_450;
wire   [63:0] zext_ln19_fu_7087_p1;
wire   [63:0] zext_ln23_85_fu_7180_p1;
wire   [63:0] zext_ln23_86_fu_7185_p1;
wire   [63:0] zext_ln23_83_fu_7199_p1;
wire   [63:0] zext_ln23_89_fu_7244_p1;
wire   [63:0] zext_ln23_90_fu_7249_p1;
wire   [63:0] zext_ln23_87_fu_7274_p1;
wire   [63:0] zext_ln23_88_fu_7279_p1;
wire   [63:0] zext_ln23_93_fu_7324_p1;
wire   [63:0] zext_ln23_94_fu_7329_p1;
wire   [63:0] zext_ln23_84_fu_7339_p1;
wire   [63:0] zext_ln23_91_fu_7374_p1;
wire   [63:0] zext_ln23_92_fu_7379_p1;
wire   [63:0] zext_ln23_97_fu_7424_p1;
wire   [63:0] zext_ln23_98_fu_7429_p1;
wire   [63:0] zext_ln23_95_fu_7473_p1;
wire   [63:0] zext_ln23_96_fu_7478_p1;
wire   [63:0] zext_ln23_99_fu_7540_p1;
wire   [63:0] zext_ln23_100_fu_7545_p1;
wire   [63:0] zext_ln23_101_fu_7570_p1;
wire   [63:0] zext_ln23_102_fu_7575_p1;
wire   [63:0] zext_ln23_103_fu_7636_p1;
wire   [63:0] zext_ln23_104_fu_7641_p1;
wire   [63:0] zext_ln23_105_fu_7666_p1;
wire   [63:0] zext_ln23_106_fu_7671_p1;
wire   [63:0] zext_ln23_107_fu_7716_p1;
wire   [63:0] zext_ln23_108_fu_7721_p1;
wire   [63:0] zext_ln23_109_fu_7746_p1;
wire   [63:0] zext_ln23_110_fu_7751_p1;
wire   [63:0] zext_ln23_111_fu_7807_p1;
wire   [63:0] zext_ln23_112_fu_7812_p1;
wire   [63:0] zext_ln23_113_fu_7837_p1;
wire   [63:0] zext_ln23_114_fu_7842_p1;
wire   [63:0] zext_ln29_fu_7907_p1;
reg   [16:0] grp_fu_472_p1;
wire   [16:0] zext_ln23_122_fu_7260_p1;
wire   [16:0] zext_ln23_144_fu_7732_p1;
reg   [22:0] grp_fu_473_p0;
wire   [22:0] grp_fu_3603_p2;
wire   [15:0] grp_fu_477_p2;
reg  signed [22:0] grp_fu_473_p1;
wire   [22:0] grp_fu_3627_p2;
reg   [22:0] grp_fu_475_p0;
wire   [29:0] grp_fu_3622_p2;
reg  signed [22:0] grp_fu_475_p1;
wire   [15:0] add_ln23_99_fu_490_p2;
reg   [22:0] grp_fu_476_p0;
wire   [22:0] grp_fu_3609_p2;
reg   [15:0] grp_fu_477_p0;
reg   [15:0] grp_fu_477_p1;
reg   [16:0] grp_fu_478_p1;
wire   [16:0] zext_ln23_120_fu_7166_p1;
wire   [16:0] zext_ln23_148_fu_7823_p1;
reg   [16:0] grp_fu_479_p0;
reg   [16:0] grp_fu_479_p1;
wire   [16:0] zext_ln23_132_fu_7410_p1;
reg   [22:0] grp_fu_480_p0;
wire   [22:0] grp_fu_3604_p2;
wire  signed [9:0] sext_ln29_fu_7580_p1;
reg  signed [22:0] grp_fu_480_p1;
reg   [15:0] grp_fu_481_p0;
wire   [15:0] add_ln23_102_fu_482_p2;
reg   [15:0] grp_fu_481_p1;
wire   [16:0] grp_fu_494_p2;
reg   [16:0] grp_fu_483_p0;
reg   [16:0] grp_fu_483_p1;
wire   [16:0] zext_ln23_118_fu_7334_p1;
reg   [16:0] grp_fu_484_p0;
wire   [15:0] grp_fu_492_p2;
reg   [16:0] grp_fu_484_p1;
wire   [16:0] zext_ln23_124_fu_7230_p1;
reg   [16:0] grp_fu_488_p0;
wire   [16:0] grp_fu_484_p2;
reg   [16:0] grp_fu_488_p1;
wire   [16:0] zext_ln23_126_fu_7360_p1;
reg   [16:0] grp_fu_491_p0;
reg   [16:0] grp_fu_491_p1;
wire   [16:0] zext_ln23_146_fu_7793_p1;
reg   [15:0] grp_fu_492_p0;
wire   [16:0] grp_fu_483_p2;
reg   [15:0] grp_fu_492_p1;
reg   [22:0] grp_fu_493_p0;
wire   [29:0] grp_fu_3596_p2;
reg  signed [22:0] grp_fu_493_p1;
wire   [16:0] zext_ln23_138_fu_7622_p1;
reg   [16:0] grp_fu_494_p0;
reg   [16:0] grp_fu_494_p1;
wire   [16:0] zext_ln23_140_fu_7652_p1;
reg   [22:0] grp_fu_495_p0;
reg   [16:0] grp_fu_496_p1;
wire   [16:0] zext_ln23_130_fu_7459_p1;
wire   [16:0] zext_ln23_142_fu_7702_p1;
wire   [22:0] grp_fu_497_p0;
wire   [29:0] grp_fu_3601_p2;
wire   [16:0] zext_ln23_128_fu_7310_p1;
wire   [16:0] zext_ln23_136_fu_7556_p1;
wire   [6:0] zext_ln23_117_fu_7145_p1;
reg   [16:0] grp_fu_502_p0;
reg   [16:0] grp_fu_502_p1;
wire   [16:0] zext_ln23_134_fu_7526_p1;
reg  signed [16:0] grp_fu_3596_p0;
wire   [22:0] zext_ln23_127_fu_7365_p1;
wire  signed [29:0] sext_ln23_81_fu_7443_p1;
wire  signed [29:0] sext_ln23_102_fu_7686_p1;
reg  signed [14:0] grp_fu_3596_p1;
wire  signed [29:0] sext_ln23_82_fu_7448_p1;
wire  signed [29:0] sext_ln23_103_fu_7691_p1;
wire  signed [15:0] mul_ln23_49_fu_3598_p0;
wire  signed [14:0] mul_ln23_49_fu_3598_p1;
wire  signed [15:0] mul_ln23_57_fu_3600_p0;
wire  signed [14:0] mul_ln23_57_fu_3600_p1;
reg  signed [16:0] grp_fu_3601_p0;
wire   [22:0] zext_ln23_137_fu_7561_p1;
wire  signed [29:0] sext_ln23_93_fu_7585_p1;
wire   [22:0] zext_ln23_147_fu_7798_p1;
reg  signed [14:0] grp_fu_3601_p1;
wire  signed [29:0] sext_ln23_94_fu_7590_p1;
reg   [15:0] grp_fu_3603_p0;
wire   [22:0] zext_ln23_135_fu_7531_p1;
wire   [22:0] zext_ln23_141_fu_7657_p1;
wire   [22:0] zext_ln23_143_fu_7707_p1;
reg   [15:0] grp_fu_3604_p0;
wire   [22:0] zext_ln23_125_fu_7235_p1;
wire   [22:0] zext_ln23_129_fu_7315_p1;
wire   [22:0] zext_ln23_149_fu_7828_p1;
reg  signed [15:0] grp_fu_3605_p0;
wire  signed [29:0] sext_ln23_96_fu_7606_p1;
wire  signed [29:0] sext_ln23_108_fu_7777_p1;
reg  signed [14:0] grp_fu_3605_p1;
wire  signed [29:0] sext_ln23_97_fu_7611_p1;
wire  signed [29:0] sext_ln23_109_fu_7782_p1;
reg   [15:0] grp_fu_3609_p0;
wire   [22:0] zext_ln23_121_fu_7171_p1;
wire   [22:0] zext_ln23_131_fu_7464_p1;
wire   [22:0] zext_ln23_139_fu_7627_p1;
wire  signed [15:0] mul_ln23_71_fu_3610_p0;
wire  signed [14:0] mul_ln23_71_fu_3610_p1;
wire  signed [15:0] mul_ln23_75_fu_3613_p0;
wire  signed [14:0] mul_ln23_75_fu_3613_p1;
wire  signed [15:0] mul_ln23_61_fu_3618_p0;
wire  signed [14:0] mul_ln23_61_fu_3618_p1;
reg  signed [15:0] grp_fu_3619_p0;
wire  signed [29:0] sext_ln23_75_fu_7344_p1;
wire  signed [29:0] sext_ln23_69_fu_7434_p1;
wire  signed [29:0] sext_ln23_99_fu_7676_p1;
reg  signed [14:0] grp_fu_3619_p1;
wire  signed [29:0] sext_ln23_76_fu_7349_p1;
wire  signed [29:0] sext_ln23_70_fu_7438_p1;
wire  signed [29:0] sext_ln23_100_fu_7681_p1;
reg  signed [16:0] grp_fu_3622_p0;
wire  signed [29:0] sext_ln23_78_fu_7284_p1;
wire   [22:0] zext_ln23_133_fu_7415_p1;
reg  signed [14:0] grp_fu_3622_p1;
wire  signed [29:0] sext_ln23_79_fu_7289_p1;
reg  signed [15:0] grp_fu_3625_p0;
wire  signed [29:0] sext_ln23_87_fu_7504_p1;
wire  signed [29:0] sext_ln23_114_fu_7868_p1;
reg  signed [14:0] grp_fu_3625_p1;
wire  signed [29:0] sext_ln23_88_fu_7509_p1;
wire  signed [29:0] sext_ln23_115_fu_7873_p1;
reg   [15:0] grp_fu_3627_p0;
wire   [22:0] zext_ln23_119_fu_7190_p1;
wire   [22:0] zext_ln23_123_fu_7265_p1;
wire   [22:0] zext_ln23_145_fu_7737_p1;
wire   [29:0] grp_fu_3619_p2;
wire   [29:0] grp_fu_3625_p2;
wire   [29:0] grp_fu_3605_p2;
wire   [5:0] shl_ln_fu_7096_p3;
wire   [5:0] shl_ln23_4_fu_7121_p3;
wire   [6:0] zext_ln23_116_fu_7129_p1;
wire   [6:0] zext_ln23_115_fu_7117_p1;
wire   [15:0] or_ln20_fu_7160_p2;
wire   [22:0] grp_fu_476_p2;
wire  signed [31:0] sext_ln23_71_fu_7176_p1;
wire   [16:0] grp_fu_478_p2;
wire   [22:0] grp_fu_474_p2;
wire  signed [31:0] sext_ln23_68_fu_7195_p1;
wire   [29:0] mul_ln23_49_fu_3598_p2;
wire   [15:0] or_ln20_16_fu_7224_p2;
wire  signed [31:0] sext_ln23_77_fu_7240_p1;
wire   [15:0] or_ln20_15_fu_7254_p2;
wire   [22:0] grp_fu_495_p2;
wire  signed [31:0] sext_ln23_74_fu_7270_p1;
wire   [16:0] grp_fu_472_p2;
wire   [15:0] or_ln20_18_fu_7304_p2;
wire   [22:0] grp_fu_487_p2;
wire  signed [31:0] sext_ln23_83_fu_7320_p1;
wire   [16:0] add_ln23_92_fu_498_p2;
wire   [15:0] or_ln20_17_fu_7354_p2;
wire   [22:0] grp_fu_493_p2;
wire  signed [31:0] sext_ln23_80_fu_7370_p1;
wire   [29:0] mul_ln23_57_fu_3600_p2;
wire   [15:0] or_ln20_20_fu_7404_p2;
wire  signed [31:0] sext_ln23_89_fu_7420_p1;
wire   [15:0] or_ln20_19_fu_7453_p2;
wire   [22:0] grp_fu_486_p2;
wire  signed [31:0] sext_ln23_86_fu_7469_p1;
wire   [16:0] grp_fu_496_p2;
wire   [29:0] mul_ln23_61_fu_3618_p2;
wire   [15:0] or_ln20_21_fu_7514_p2;
wire  signed [31:0] sext_ln23_92_fu_7536_p1;
wire   [15:0] or_ln20_22_fu_7550_p2;
wire   [22:0] grp_fu_497_p2;
wire  signed [31:0] sext_ln23_95_fu_7566_p1;
wire   [16:0] add_ln23_108_fu_499_p2;
wire  signed [6:0] sext_ln29_fu_7580_p0;
wire   [15:0] or_ln20_23_fu_7616_p2;
wire  signed [31:0] sext_ln23_98_fu_7632_p1;
wire   [16:0] zext_ln23_104_fu_7641_p0;
wire   [15:0] or_ln20_24_fu_7646_p2;
wire  signed [31:0] sext_ln23_101_fu_7662_p1;
wire   [15:0] or_ln20_25_fu_7696_p2;
wire  signed [31:0] sext_ln23_104_fu_7712_p1;
wire   [15:0] or_ln20_26_fu_7726_p2;
wire  signed [31:0] sext_ln23_107_fu_7742_p1;
wire   [29:0] mul_ln23_71_fu_3610_p2;
wire   [15:0] or_ln20_27_fu_7787_p2;
wire  signed [31:0] sext_ln23_110_fu_7803_p1;
wire   [15:0] or_ln20_28_fu_7817_p2;
wire  signed [31:0] sext_ln23_113_fu_7833_p1;
wire   [29:0] mul_ln23_75_fu_3613_p2;
wire   [0:0] tmp_fu_7882_p3;
wire   [14:0] trunc_ln26_fu_7878_p1;
wire   [14:0] select_ln26_fu_7890_p3;
wire  signed [31:0] sext_ln29_2_fu_7903_p1;
reg   [15:0] ap_NS_fsm;
wire   [15:0] grp_fu_479_p11;
wire   [15:0] grp_fu_483_p01;
wire   [15:0] grp_fu_483_p11;
wire   [15:0] grp_fu_491_p00;
wire   [15:0] grp_fu_494_p00;

// power-on initialization
initial begin
#0 ap_CS_fsm = 16'd1;
end

pointwise_conv2d_fix_2_SeparableConv2D_2_b_s #(
    .DataWidth( 13 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
SeparableConv2D_2_b_s_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(SeparableConv2D_2_b_s_address0),
    .ce0(SeparableConv2D_2_b_s_ce0),
    .q0(SeparableConv2D_2_b_s_q0)
);

pointwise_conv2d_fix_2_SeparableConv2D_2_w_s #(
    .DataWidth( 15 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
SeparableConv2D_2_w_s_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(SeparableConv2D_2_w_s_address0),
    .ce0(SeparableConv2D_2_w_s_ce0),
    .q0(SeparableConv2D_2_w_s_q0),
    .address1(SeparableConv2D_2_w_s_address1),
    .ce1(SeparableConv2D_2_w_s_ce1),
    .q1(SeparableConv2D_2_w_s_q1),
    .address2(SeparableConv2D_2_w_s_address2),
    .ce2(SeparableConv2D_2_w_s_ce2),
    .q2(SeparableConv2D_2_w_s_q2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        buffer_0_0_reg_440 <= grp_fu_488_p2;
    end else if (((icmp_ln18_fu_7139_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        buffer_0_0_reg_440 <= sext_ln19_reg_7947;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        in_d_0_0_reg_450 <= reg_1434;
    end else if (((icmp_ln18_fu_7139_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        in_d_0_0_reg_450 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln17_fu_7111_p2 == 1'd1))) begin
        out_d_0_reg_396 <= out_d_reg_839;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        out_d_0_reg_396 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln18_fu_7139_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        out_h_0_reg_418 <= out_h_reg_1003;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        out_h_0_reg_418 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln17_fu_7111_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        out_w_0_reg_429 <= 3'd0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        out_w_0_reg_429 <= out_w_reg_1257;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln17_fu_7111_p2 == 1'd1))) begin
        phi_mul_reg_407 <= add_ln16_reg_834;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        phi_mul_reg_407 <= 9'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        reg_1434 <= grp_fu_502_p2;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        reg_1434 <= grp_fu_479_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln20_reg_7977 == 1'd0) & (1'b1 == ap_CS_fsm_state11) & (icmp_ln20_2_fu_7520_p2 == 1'd1))) begin
        reg_462 <= grp_fu_475_p2;
    end else if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln20_fu_7154_p2 == 1'd1))) begin
        reg_462 <= buffer_0_0_reg_440;
    end else if (((icmp_ln18_fu_7139_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        reg_462 <= add_ln23_fu_500_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add_ln16_reg_834 <= add_ln16_fu_503_p2;
        out_d_reg_839 <= out_d_fu_501_p2;
        zext_ln16_reg_7912[8 : 0] <= zext_ln16_fu_7077_p1[8 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        add_ln23_103_reg_1962 <= grp_fu_481_p2;
        add_ln23_98_reg_1674 <= grp_fu_491_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln20_reg_7977 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
        add_ln23_104_reg_2256 <= grp_fu_475_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        add_ln23_123_reg_2810 <= grp_fu_473_p2;
        trunc_ln23_11_reg_8129 <= {{grp_fu_3596_p2[29:14]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        add_ln23_124_reg_2593 <= grp_fu_481_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & ((icmp_ln20_reg_7977 == 1'd1) | (icmp_ln20_2_fu_7520_p2 == 1'd1)))) begin
        add_ln29_reg_1956 <= grp_fu_480_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        icmp_ln20_reg_7977 <= icmp_ln20_fu_7154_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        input_load_reg_8011 <= input_r_q0;
        trunc_ln23_3_reg_8026 <= {{grp_fu_3622_p2[29:14]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        out_h_reg_1003 <= out_h_fu_485_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        out_w_reg_1257 <= out_w_fu_489_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state12))) begin
        reg_7071 <= {{grp_fu_3605_p2[29:14]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        sext_ln19_reg_7947 <= sext_ln19_fu_7107_p1;
        zext_ln23_reg_7930[5 : 3] <= zext_ln23_fu_7103_p1[5 : 3];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln18_fu_7139_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        sext_ln23_reg_7963 <= sext_ln23_fu_7150_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln17_fu_7111_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        sub_ln23_reg_7955 <= sub_ln23_fu_7133_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        trunc_ln23_1_reg_7996 <= {{mul_ln23_49_fu_3598_p2[29:14]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        trunc_ln23_2_reg_8046 <= {{grp_fu_3619_p2[29:14]}};
        trunc_ln23_5_reg_8061 <= {{mul_ln23_57_fu_3600_p2[29:14]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln16_fu_7081_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        trunc_ln23_reg_7925 <= trunc_ln23_fu_7092_p1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        SeparableConv2D_2_b_s_ce0 = 1'b1;
    end else begin
        SeparableConv2D_2_b_s_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        SeparableConv2D_2_w_s_address0 = zext_ln23_112_fu_7812_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        SeparableConv2D_2_w_s_address0 = zext_ln23_108_fu_7721_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        SeparableConv2D_2_w_s_address0 = zext_ln23_104_fu_7641_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        SeparableConv2D_2_w_s_address0 = zext_ln23_100_fu_7545_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        SeparableConv2D_2_w_s_address0 = zext_ln23_96_fu_7478_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        SeparableConv2D_2_w_s_address0 = zext_ln23_84_fu_7339_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        SeparableConv2D_2_w_s_address0 = zext_ln23_88_fu_7279_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        SeparableConv2D_2_w_s_address0 = zext_ln23_90_fu_7249_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        SeparableConv2D_2_w_s_address0 = zext_ln23_86_fu_7185_p1;
    end else begin
        SeparableConv2D_2_w_s_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        SeparableConv2D_2_w_s_address1 = zext_ln23_114_fu_7842_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        SeparableConv2D_2_w_s_address1 = zext_ln23_110_fu_7751_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        SeparableConv2D_2_w_s_address1 = zext_ln23_106_fu_7671_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        SeparableConv2D_2_w_s_address1 = zext_ln23_102_fu_7575_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        SeparableConv2D_2_w_s_address1 = zext_ln23_92_fu_7379_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        SeparableConv2D_2_w_s_address1 = zext_ln23_94_fu_7329_p1;
    end else begin
        SeparableConv2D_2_w_s_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state12))) begin
        SeparableConv2D_2_w_s_ce0 = 1'b1;
    end else begin
        SeparableConv2D_2_w_s_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state12))) begin
        SeparableConv2D_2_w_s_ce1 = 1'b1;
    end else begin
        SeparableConv2D_2_w_s_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        SeparableConv2D_2_w_s_ce2 = 1'b1;
    end else begin
        SeparableConv2D_2_w_s_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state2) & (icmp_ln16_fu_7081_p2 == 1'd1)) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln16_fu_7081_p2 == 1'd1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_3596_p0 = sext_ln23_102_fu_7686_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_3596_p0 = sext_ln23_81_fu_7443_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_fu_3596_p0 = zext_ln23_127_fu_7365_p1;
    end else begin
        grp_fu_3596_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_3596_p1 = sext_ln23_103_fu_7691_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_3596_p1 = sext_ln23_82_fu_7448_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_fu_3596_p1 = 23'd49;
    end else begin
        grp_fu_3596_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_3601_p0 = zext_ln23_147_fu_7798_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_3601_p0 = sext_ln23_93_fu_7585_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_3601_p0 = zext_ln23_137_fu_7561_p1;
    end else begin
        grp_fu_3601_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_3601_p1 = sext_ln23_94_fu_7590_p1;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state14))) begin
        grp_fu_3601_p1 = 23'd49;
    end else begin
        grp_fu_3601_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_3603_p0 = zext_ln23_143_fu_7707_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_3603_p0 = zext_ln23_141_fu_7657_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_3603_p0 = zext_ln23_135_fu_7531_p1;
    end else begin
        grp_fu_3603_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_3604_p0 = zext_ln23_149_fu_7828_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_3604_p0 = zext_ln23_129_fu_7315_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_3604_p0 = zext_ln23_125_fu_7235_p1;
    end else begin
        grp_fu_3604_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_3605_p0 = sext_ln23_108_fu_7777_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_3605_p0 = sext_ln23_96_fu_7606_p1;
    end else begin
        grp_fu_3605_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_3605_p1 = sext_ln23_109_fu_7782_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_3605_p1 = sext_ln23_97_fu_7611_p1;
    end else begin
        grp_fu_3605_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_3609_p0 = zext_ln23_139_fu_7627_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_3609_p0 = zext_ln23_131_fu_7464_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_3609_p0 = zext_ln23_121_fu_7171_p1;
    end else begin
        grp_fu_3609_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_3619_p0 = sext_ln23_99_fu_7676_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_3619_p0 = sext_ln23_69_fu_7434_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_fu_3619_p0 = sext_ln23_75_fu_7344_p1;
    end else begin
        grp_fu_3619_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_3619_p1 = sext_ln23_100_fu_7681_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_3619_p1 = sext_ln23_70_fu_7438_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_fu_3619_p1 = sext_ln23_76_fu_7349_p1;
    end else begin
        grp_fu_3619_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_fu_3622_p0 = zext_ln23_133_fu_7415_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_3622_p0 = sext_ln23_78_fu_7284_p1;
    end else begin
        grp_fu_3622_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_fu_3622_p1 = 23'd49;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_3622_p1 = sext_ln23_79_fu_7289_p1;
    end else begin
        grp_fu_3622_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_3625_p0 = sext_ln23_114_fu_7868_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_3625_p0 = sext_ln23_87_fu_7504_p1;
    end else begin
        grp_fu_3625_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_3625_p1 = sext_ln23_115_fu_7873_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_3625_p1 = sext_ln23_88_fu_7509_p1;
    end else begin
        grp_fu_3625_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_3627_p0 = zext_ln23_145_fu_7737_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_3627_p0 = zext_ln23_123_fu_7265_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_3627_p0 = zext_ln23_119_fu_7190_p1;
    end else begin
        grp_fu_3627_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_472_p1 = zext_ln23_144_fu_7732_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_472_p1 = zext_ln23_122_fu_7260_p1;
    end else begin
        grp_fu_472_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_473_p0 = grp_fu_477_p2;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_473_p0 = grp_fu_3603_p2;
    end else begin
        grp_fu_473_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_473_p1 = reg_1434;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_473_p1 = sext_ln23_reg_7963;
    end else begin
        grp_fu_473_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_475_p0 = add_ln23_103_reg_1962;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_fu_475_p0 = grp_fu_3622_p2;
    end else begin
        grp_fu_475_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_475_p1 = add_ln23_99_fu_490_p2;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_fu_475_p1 = sext_ln23_reg_7963;
    end else begin
        grp_fu_475_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_476_p0 = grp_fu_3603_p2;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_476_p0 = grp_fu_3609_p2;
    end else begin
        grp_fu_476_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_477_p0 = reg_7071;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_477_p0 = trunc_ln23_1_reg_7996;
    end else begin
        grp_fu_477_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_477_p1 = {{grp_fu_3619_p2[29:14]}};
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_477_p1 = {{mul_ln23_61_fu_3618_p2[29:14]}};
    end else begin
        grp_fu_477_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_478_p1 = zext_ln23_148_fu_7823_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_478_p1 = zext_ln23_120_fu_7166_p1;
    end else begin
        grp_fu_478_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_479_p0 = add_ln23_104_reg_2256;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_fu_479_p0 = zext_ln23_reg_7930;
    end else begin
        grp_fu_479_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_479_p1 = grp_fu_479_p11;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_fu_479_p1 = zext_ln23_132_fu_7410_p1;
    end else begin
        grp_fu_479_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_480_p0 = sext_ln29_fu_7580_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_480_p0 = grp_fu_3604_p2;
    end else begin
        grp_fu_480_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_480_p1 = zext_ln16_reg_7912;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_480_p1 = sext_ln23_reg_7963;
    end else begin
        grp_fu_480_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_481_p0 = trunc_ln23_11_reg_8129;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_481_p0 = add_ln23_102_fu_482_p2;
    end else begin
        grp_fu_481_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_481_p1 = {{mul_ln23_71_fu_3610_p2[29:14]}};
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_481_p1 = grp_fu_494_p2;
    end else begin
        grp_fu_481_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_483_p0 = grp_fu_483_p01;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_fu_483_p0 = zext_ln23_reg_7930;
    end else begin
        grp_fu_483_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_483_p1 = grp_fu_483_p11;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_fu_483_p1 = zext_ln23_118_fu_7334_p1;
    end else begin
        grp_fu_483_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_484_p0 = grp_fu_492_p2;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_484_p0 = zext_ln23_reg_7930;
    end else begin
        grp_fu_484_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_484_p1 = add_ln23_124_reg_2593;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_484_p1 = zext_ln23_124_fu_7230_p1;
    end else begin
        grp_fu_484_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_488_p0 = grp_fu_484_p2;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_fu_488_p0 = zext_ln23_reg_7930;
    end else begin
        grp_fu_488_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_488_p1 = add_ln23_123_reg_2810;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_fu_488_p1 = zext_ln23_126_fu_7360_p1;
    end else begin
        grp_fu_488_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_491_p0 = zext_ln23_reg_7930;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_491_p0 = grp_fu_491_p00;
    end else begin
        grp_fu_491_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_491_p1 = zext_ln23_146_fu_7793_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_491_p1 = trunc_ln23_3_reg_8026;
    end else begin
        grp_fu_491_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_492_p0 = grp_fu_483_p2;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_492_p0 = trunc_ln23_5_reg_8061;
    end else begin
        grp_fu_492_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_492_p1 = reg_7071;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_492_p1 = {{grp_fu_3625_p2[29:14]}};
    end else begin
        grp_fu_492_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_493_p0 = zext_ln23_reg_7930;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_fu_493_p0 = grp_fu_3596_p2;
    end else begin
        grp_fu_493_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_493_p1 = zext_ln23_138_fu_7622_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_fu_493_p1 = sext_ln23_reg_7963;
    end else begin
        grp_fu_493_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_494_p0 = zext_ln23_reg_7930;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_494_p0 = grp_fu_494_p00;
    end else begin
        grp_fu_494_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_494_p1 = zext_ln23_140_fu_7652_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_494_p1 = buffer_0_0_reg_440;
    end else begin
        grp_fu_494_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_495_p0 = grp_fu_3603_p2;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_495_p0 = grp_fu_3627_p2;
    end else begin
        grp_fu_495_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_496_p1 = zext_ln23_142_fu_7702_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_496_p1 = zext_ln23_130_fu_7459_p1;
    end else begin
        grp_fu_496_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_502_p0 = in_d_0_0_reg_450;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_502_p0 = zext_ln23_reg_7930;
    end else begin
        grp_fu_502_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_502_p1 = 16'd16;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_502_p1 = zext_ln23_134_fu_7526_p1;
    end else begin
        grp_fu_502_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        input_r_address0 = zext_ln23_111_fu_7807_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        input_r_address0 = zext_ln23_107_fu_7716_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        input_r_address0 = zext_ln23_103_fu_7636_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        input_r_address0 = zext_ln23_99_fu_7540_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        input_r_address0 = zext_ln23_97_fu_7424_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        input_r_address0 = zext_ln23_93_fu_7324_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        input_r_address0 = zext_ln23_83_fu_7199_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        input_r_address0 = zext_ln23_85_fu_7180_p1;
    end else begin
        input_r_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        input_r_address1 = zext_ln23_113_fu_7837_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        input_r_address1 = zext_ln23_109_fu_7746_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        input_r_address1 = zext_ln23_105_fu_7666_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        input_r_address1 = zext_ln23_101_fu_7570_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        input_r_address1 = zext_ln23_95_fu_7473_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        input_r_address1 = zext_ln23_91_fu_7374_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        input_r_address1 = zext_ln23_87_fu_7274_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        input_r_address1 = zext_ln23_89_fu_7244_p1;
    end else begin
        input_r_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state12))) begin
        input_r_ce0 = 1'b1;
    end else begin
        input_r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state12))) begin
        input_r_ce1 = 1'b1;
    end else begin
        input_r_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        output_r_ce0 = 1'b1;
    end else begin
        output_r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        output_r_we0 = 1'b1;
    end else begin
        output_r_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln16_fu_7081_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln17_fu_7111_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((icmp_ln18_fu_7139_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln20_fu_7154_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            if (((1'b1 == ap_CS_fsm_state11) & ((icmp_ln20_reg_7977 == 1'd1) | (icmp_ln20_2_fu_7520_p2 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign SeparableConv2D_2_b_s_address0 = zext_ln19_fu_7087_p1;

assign SeparableConv2D_2_w_s_address2 = zext_ln23_98_fu_7429_p1;

assign add_ln16_fu_503_p2 = (phi_mul_reg_407 + 9'd49);

assign add_ln23_102_fu_482_p2 = (grp_fu_477_p2 + trunc_ln23_2_reg_8046);

assign add_ln23_108_fu_499_p2 = (zext_ln23_reg_7930 + zext_ln23_136_fu_7556_p1);

assign add_ln23_92_fu_498_p2 = (zext_ln23_reg_7930 + zext_ln23_128_fu_7310_p1);

assign add_ln23_99_fu_490_p2 = (add_ln23_98_reg_1674 + grp_fu_492_p2);

assign add_ln23_fu_500_p2 = (sub_ln23_reg_7955 + zext_ln23_117_fu_7145_p1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign grp_fu_3596_p2 = ($signed(grp_fu_3596_p0) * $signed(grp_fu_3596_p1));

assign grp_fu_3601_p2 = ($signed(grp_fu_3601_p0) * $signed(grp_fu_3601_p1));

assign grp_fu_3603_p2 = (grp_fu_3603_p0 * $signed('h31));

assign grp_fu_3604_p2 = (grp_fu_3604_p0 * $signed('h31));

assign grp_fu_3605_p2 = ($signed(grp_fu_3605_p0) * $signed(grp_fu_3605_p1));

assign grp_fu_3609_p2 = (grp_fu_3609_p0 * $signed('h31));

assign grp_fu_3619_p2 = ($signed(grp_fu_3619_p0) * $signed(grp_fu_3619_p1));

assign grp_fu_3622_p2 = ($signed(grp_fu_3622_p0) * $signed(grp_fu_3622_p1));

assign grp_fu_3625_p2 = ($signed(grp_fu_3625_p0) * $signed(grp_fu_3625_p1));

assign grp_fu_3627_p2 = (grp_fu_3627_p0 * $signed('h31));

assign grp_fu_472_p2 = (zext_ln23_reg_7930 + grp_fu_472_p1);

assign grp_fu_473_p2 = ($signed(grp_fu_473_p0) + $signed(grp_fu_473_p1));

assign grp_fu_474_p2 = ($signed(grp_fu_3627_p2) + $signed(sext_ln23_reg_7963));

assign grp_fu_475_p2 = ($signed(grp_fu_475_p0) + $signed(grp_fu_475_p1));

assign grp_fu_476_p2 = ($signed(grp_fu_476_p0) + $signed(sext_ln23_reg_7963));

assign grp_fu_477_p2 = (grp_fu_477_p0 + grp_fu_477_p1);

assign grp_fu_478_p2 = (zext_ln23_reg_7930 + grp_fu_478_p1);

assign grp_fu_479_p11 = {{grp_fu_3601_p2[29:14]}};

assign grp_fu_479_p2 = (grp_fu_479_p0 + grp_fu_479_p1);

assign grp_fu_480_p2 = ($signed(grp_fu_480_p0) + $signed(grp_fu_480_p1));

assign grp_fu_481_p2 = (grp_fu_481_p0 + grp_fu_481_p1);

assign grp_fu_483_p01 = {{mul_ln23_75_fu_3613_p2[29:14]}};

assign grp_fu_483_p11 = {{grp_fu_3625_p2[29:14]}};

assign grp_fu_483_p2 = (grp_fu_483_p0 + grp_fu_483_p1);

assign grp_fu_484_p2 = (grp_fu_484_p0 + grp_fu_484_p1);

assign grp_fu_486_p2 = ($signed(grp_fu_3609_p2) + $signed(sext_ln23_reg_7963));

assign grp_fu_487_p2 = ($signed(grp_fu_3604_p2) + $signed(sext_ln23_reg_7963));

assign grp_fu_488_p2 = (grp_fu_488_p0 + grp_fu_488_p1);

assign grp_fu_491_p00 = {{grp_fu_3596_p2[29:14]}};

assign grp_fu_491_p2 = (grp_fu_491_p0 + grp_fu_491_p1);

assign grp_fu_492_p2 = (grp_fu_492_p0 + grp_fu_492_p1);

assign grp_fu_493_p2 = ($signed(grp_fu_493_p0) + $signed(grp_fu_493_p1));

assign grp_fu_494_p00 = {{grp_fu_3619_p2[29:14]}};

assign grp_fu_494_p2 = (grp_fu_494_p0 + grp_fu_494_p1);

assign grp_fu_495_p2 = ($signed(grp_fu_495_p0) + $signed(sext_ln23_reg_7963));

assign grp_fu_496_p2 = (zext_ln23_reg_7930 + grp_fu_496_p1);

assign grp_fu_497_p0 = grp_fu_3601_p2;

assign grp_fu_497_p2 = ($signed(grp_fu_497_p0) + $signed(sext_ln23_reg_7963));

assign grp_fu_502_p2 = (grp_fu_502_p0 + grp_fu_502_p1);

assign icmp_ln16_fu_7081_p2 = ((out_d_0_reg_396 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln17_fu_7111_p2 = ((out_h_0_reg_418 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln18_fu_7139_p2 = ((out_w_0_reg_429 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln20_2_fu_7520_p2 = ((or_ln20_21_fu_7514_p2 == 16'd8) ? 1'b1 : 1'b0);

assign icmp_ln20_fu_7154_p2 = ((in_d_0_0_reg_450 == 16'd8) ? 1'b1 : 1'b0);

assign mul_ln23_49_fu_3598_p0 = input_r_q0;

assign mul_ln23_49_fu_3598_p1 = SeparableConv2D_2_w_s_q0;

assign mul_ln23_49_fu_3598_p2 = ($signed(mul_ln23_49_fu_3598_p0) * $signed(mul_ln23_49_fu_3598_p1));

assign mul_ln23_57_fu_3600_p0 = input_r_q0;

assign mul_ln23_57_fu_3600_p1 = SeparableConv2D_2_w_s_q1;

assign mul_ln23_57_fu_3600_p2 = ($signed(mul_ln23_57_fu_3600_p0) * $signed(mul_ln23_57_fu_3600_p1));

assign mul_ln23_61_fu_3618_p0 = input_r_q0;

assign mul_ln23_61_fu_3618_p1 = SeparableConv2D_2_w_s_q2;

assign mul_ln23_61_fu_3618_p2 = ($signed(mul_ln23_61_fu_3618_p0) * $signed(mul_ln23_61_fu_3618_p1));

assign mul_ln23_71_fu_3610_p0 = input_r_q0;

assign mul_ln23_71_fu_3610_p1 = SeparableConv2D_2_w_s_q0;

assign mul_ln23_71_fu_3610_p2 = ($signed(mul_ln23_71_fu_3610_p0) * $signed(mul_ln23_71_fu_3610_p1));

assign mul_ln23_75_fu_3613_p0 = input_r_q0;

assign mul_ln23_75_fu_3613_p1 = SeparableConv2D_2_w_s_q0;

assign mul_ln23_75_fu_3613_p2 = ($signed(mul_ln23_75_fu_3613_p0) * $signed(mul_ln23_75_fu_3613_p1));

assign or_ln20_15_fu_7254_p2 = (in_d_0_0_reg_450 | 16'd2);

assign or_ln20_16_fu_7224_p2 = (in_d_0_0_reg_450 | 16'd3);

assign or_ln20_17_fu_7354_p2 = (in_d_0_0_reg_450 | 16'd4);

assign or_ln20_18_fu_7304_p2 = (in_d_0_0_reg_450 | 16'd5);

assign or_ln20_19_fu_7453_p2 = (in_d_0_0_reg_450 | 16'd6);

assign or_ln20_20_fu_7404_p2 = (in_d_0_0_reg_450 | 16'd7);

assign or_ln20_21_fu_7514_p2 = (in_d_0_0_reg_450 | 16'd8);

assign or_ln20_22_fu_7550_p2 = (in_d_0_0_reg_450 | 16'd9);

assign or_ln20_23_fu_7616_p2 = (in_d_0_0_reg_450 | 16'd10);

assign or_ln20_24_fu_7646_p2 = (in_d_0_0_reg_450 | 16'd11);

assign or_ln20_25_fu_7696_p2 = (in_d_0_0_reg_450 | 16'd12);

assign or_ln20_26_fu_7726_p2 = (in_d_0_0_reg_450 | 16'd13);

assign or_ln20_27_fu_7787_p2 = (in_d_0_0_reg_450 | 16'd14);

assign or_ln20_28_fu_7817_p2 = (in_d_0_0_reg_450 | 16'd15);

assign or_ln20_fu_7160_p2 = (in_d_0_0_reg_450 | 16'd1);

assign out_d_fu_501_p2 = (out_d_0_reg_396 + 4'd1);

assign out_h_fu_485_p2 = (out_h_0_reg_418 + 3'd1);

assign out_w_fu_489_p2 = (out_w_0_reg_429 + 3'd1);

assign output_r_address0 = zext_ln29_fu_7907_p1;

assign output_r_d0 = select_ln26_fu_7890_p3;

assign select_ln26_fu_7890_p3 = ((tmp_fu_7882_p3[0:0] === 1'b1) ? 15'd0 : trunc_ln26_fu_7878_p1);

assign sext_ln19_fu_7107_p1 = $signed(SeparableConv2D_2_b_s_q0);

assign sext_ln23_100_fu_7681_p1 = $signed(SeparableConv2D_2_w_s_q0);

assign sext_ln23_101_fu_7662_p1 = $signed(grp_fu_495_p2);

assign sext_ln23_102_fu_7686_p1 = $signed(input_r_q1);

assign sext_ln23_103_fu_7691_p1 = $signed(SeparableConv2D_2_w_s_q1);

assign sext_ln23_104_fu_7712_p1 = $signed(grp_fu_476_p2);

assign sext_ln23_107_fu_7742_p1 = $signed(grp_fu_474_p2);

assign sext_ln23_108_fu_7777_p1 = $signed(input_r_q1);

assign sext_ln23_109_fu_7782_p1 = $signed(SeparableConv2D_2_w_s_q1);

assign sext_ln23_110_fu_7803_p1 = $signed(grp_fu_497_p2);

assign sext_ln23_113_fu_7833_p1 = $signed(grp_fu_487_p2);

assign sext_ln23_114_fu_7868_p1 = $signed(input_r_q1);

assign sext_ln23_115_fu_7873_p1 = $signed(SeparableConv2D_2_w_s_q1);

assign sext_ln23_68_fu_7195_p1 = $signed(grp_fu_474_p2);

assign sext_ln23_69_fu_7434_p1 = $signed(input_load_reg_8011);

assign sext_ln23_70_fu_7438_p1 = $signed(SeparableConv2D_2_w_s_q0);

assign sext_ln23_71_fu_7176_p1 = $signed(grp_fu_476_p2);

assign sext_ln23_74_fu_7270_p1 = $signed(grp_fu_495_p2);

assign sext_ln23_75_fu_7344_p1 = $signed(input_r_q1);

assign sext_ln23_76_fu_7349_p1 = $signed(SeparableConv2D_2_w_s_q0);

assign sext_ln23_77_fu_7240_p1 = $signed(grp_fu_480_p2);

assign sext_ln23_78_fu_7284_p1 = $signed(input_r_q1);

assign sext_ln23_79_fu_7289_p1 = $signed(SeparableConv2D_2_w_s_q0);

assign sext_ln23_80_fu_7370_p1 = $signed(grp_fu_493_p2);

assign sext_ln23_81_fu_7443_p1 = $signed(input_r_q1);

assign sext_ln23_82_fu_7448_p1 = $signed(SeparableConv2D_2_w_s_q1);

assign sext_ln23_83_fu_7320_p1 = $signed(grp_fu_487_p2);

assign sext_ln23_86_fu_7469_p1 = $signed(grp_fu_486_p2);

assign sext_ln23_87_fu_7504_p1 = $signed(input_r_q1);

assign sext_ln23_88_fu_7509_p1 = $signed(SeparableConv2D_2_w_s_q0);

assign sext_ln23_89_fu_7420_p1 = $signed(grp_fu_475_p2);

assign sext_ln23_92_fu_7536_p1 = $signed(grp_fu_473_p2);

assign sext_ln23_93_fu_7585_p1 = $signed(input_r_q0);

assign sext_ln23_94_fu_7590_p1 = $signed(SeparableConv2D_2_w_s_q0);

assign sext_ln23_95_fu_7566_p1 = $signed(grp_fu_497_p2);

assign sext_ln23_96_fu_7606_p1 = $signed(input_r_q1);

assign sext_ln23_97_fu_7611_p1 = $signed(SeparableConv2D_2_w_s_q1);

assign sext_ln23_98_fu_7632_p1 = $signed(grp_fu_486_p2);

assign sext_ln23_99_fu_7676_p1 = $signed(input_r_q0);

assign sext_ln23_fu_7150_p1 = add_ln23_fu_500_p2;

assign sext_ln29_2_fu_7903_p1 = $signed(add_ln29_reg_1956);

assign sext_ln29_fu_7580_p0 = reg_462;

assign sext_ln29_fu_7580_p1 = sext_ln29_fu_7580_p0;

assign shl_ln23_4_fu_7121_p3 = {{out_h_0_reg_418}, {3'd0}};

assign shl_ln_fu_7096_p3 = {{trunc_ln23_reg_7925}, {3'd0}};

assign sub_ln23_fu_7133_p2 = (zext_ln23_116_fu_7129_p1 - zext_ln23_115_fu_7117_p1);

assign tmp_fu_7882_p3 = reg_462[32'd15];

assign trunc_ln23_fu_7092_p1 = out_d_0_reg_396[2:0];

assign trunc_ln26_fu_7878_p1 = reg_462[14:0];

assign zext_ln16_fu_7077_p1 = phi_mul_reg_407;

assign zext_ln19_fu_7087_p1 = out_d_0_reg_396;

assign zext_ln23_100_fu_7545_p1 = grp_fu_502_p2;

assign zext_ln23_101_fu_7570_p1 = $unsigned(sext_ln23_95_fu_7566_p1);

assign zext_ln23_102_fu_7575_p1 = add_ln23_108_fu_499_p2;

assign zext_ln23_103_fu_7636_p1 = $unsigned(sext_ln23_98_fu_7632_p1);

assign zext_ln23_104_fu_7641_p0 = grp_fu_493_p2;

assign zext_ln23_104_fu_7641_p1 = zext_ln23_104_fu_7641_p0;

assign zext_ln23_105_fu_7666_p1 = $unsigned(sext_ln23_101_fu_7662_p1);

assign zext_ln23_106_fu_7671_p1 = grp_fu_494_p2;

assign zext_ln23_107_fu_7716_p1 = $unsigned(sext_ln23_104_fu_7712_p1);

assign zext_ln23_108_fu_7721_p1 = grp_fu_496_p2;

assign zext_ln23_109_fu_7746_p1 = $unsigned(sext_ln23_107_fu_7742_p1);

assign zext_ln23_110_fu_7751_p1 = grp_fu_472_p2;

assign zext_ln23_111_fu_7807_p1 = $unsigned(sext_ln23_110_fu_7803_p1);

assign zext_ln23_112_fu_7812_p1 = grp_fu_491_p2;

assign zext_ln23_113_fu_7837_p1 = $unsigned(sext_ln23_113_fu_7833_p1);

assign zext_ln23_114_fu_7842_p1 = grp_fu_478_p2;

assign zext_ln23_115_fu_7117_p1 = out_h_0_reg_418;

assign zext_ln23_116_fu_7129_p1 = shl_ln23_4_fu_7121_p3;

assign zext_ln23_117_fu_7145_p1 = out_w_0_reg_429;

assign zext_ln23_118_fu_7334_p1 = in_d_0_0_reg_450;

assign zext_ln23_119_fu_7190_p1 = in_d_0_0_reg_450;

assign zext_ln23_120_fu_7166_p1 = or_ln20_fu_7160_p2;

assign zext_ln23_121_fu_7171_p1 = or_ln20_fu_7160_p2;

assign zext_ln23_122_fu_7260_p1 = or_ln20_15_fu_7254_p2;

assign zext_ln23_123_fu_7265_p1 = or_ln20_15_fu_7254_p2;

assign zext_ln23_124_fu_7230_p1 = or_ln20_16_fu_7224_p2;

assign zext_ln23_125_fu_7235_p1 = or_ln20_16_fu_7224_p2;

assign zext_ln23_126_fu_7360_p1 = or_ln20_17_fu_7354_p2;

assign zext_ln23_127_fu_7365_p1 = or_ln20_17_fu_7354_p2;

assign zext_ln23_128_fu_7310_p1 = or_ln20_18_fu_7304_p2;

assign zext_ln23_129_fu_7315_p1 = or_ln20_18_fu_7304_p2;

assign zext_ln23_130_fu_7459_p1 = or_ln20_19_fu_7453_p2;

assign zext_ln23_131_fu_7464_p1 = or_ln20_19_fu_7453_p2;

assign zext_ln23_132_fu_7410_p1 = or_ln20_20_fu_7404_p2;

assign zext_ln23_133_fu_7415_p1 = or_ln20_20_fu_7404_p2;

assign zext_ln23_134_fu_7526_p1 = or_ln20_21_fu_7514_p2;

assign zext_ln23_135_fu_7531_p1 = or_ln20_21_fu_7514_p2;

assign zext_ln23_136_fu_7556_p1 = or_ln20_22_fu_7550_p2;

assign zext_ln23_137_fu_7561_p1 = or_ln20_22_fu_7550_p2;

assign zext_ln23_138_fu_7622_p1 = or_ln20_23_fu_7616_p2;

assign zext_ln23_139_fu_7627_p1 = or_ln20_23_fu_7616_p2;

assign zext_ln23_140_fu_7652_p1 = or_ln20_24_fu_7646_p2;

assign zext_ln23_141_fu_7657_p1 = or_ln20_24_fu_7646_p2;

assign zext_ln23_142_fu_7702_p1 = or_ln20_25_fu_7696_p2;

assign zext_ln23_143_fu_7707_p1 = or_ln20_25_fu_7696_p2;

assign zext_ln23_144_fu_7732_p1 = or_ln20_26_fu_7726_p2;

assign zext_ln23_145_fu_7737_p1 = or_ln20_26_fu_7726_p2;

assign zext_ln23_146_fu_7793_p1 = or_ln20_27_fu_7787_p2;

assign zext_ln23_147_fu_7798_p1 = or_ln20_27_fu_7787_p2;

assign zext_ln23_148_fu_7823_p1 = or_ln20_28_fu_7817_p2;

assign zext_ln23_149_fu_7828_p1 = or_ln20_28_fu_7817_p2;

assign zext_ln23_83_fu_7199_p1 = $unsigned(sext_ln23_68_fu_7195_p1);

assign zext_ln23_84_fu_7339_p1 = grp_fu_483_p2;

assign zext_ln23_85_fu_7180_p1 = $unsigned(sext_ln23_71_fu_7176_p1);

assign zext_ln23_86_fu_7185_p1 = grp_fu_478_p2;

assign zext_ln23_87_fu_7274_p1 = $unsigned(sext_ln23_74_fu_7270_p1);

assign zext_ln23_88_fu_7279_p1 = grp_fu_472_p2;

assign zext_ln23_89_fu_7244_p1 = $unsigned(sext_ln23_77_fu_7240_p1);

assign zext_ln23_90_fu_7249_p1 = grp_fu_484_p2;

assign zext_ln23_91_fu_7374_p1 = $unsigned(sext_ln23_80_fu_7370_p1);

assign zext_ln23_92_fu_7379_p1 = grp_fu_488_p2;

assign zext_ln23_93_fu_7324_p1 = $unsigned(sext_ln23_83_fu_7320_p1);

assign zext_ln23_94_fu_7329_p1 = add_ln23_92_fu_498_p2;

assign zext_ln23_95_fu_7473_p1 = $unsigned(sext_ln23_86_fu_7469_p1);

assign zext_ln23_96_fu_7478_p1 = grp_fu_496_p2;

assign zext_ln23_97_fu_7424_p1 = $unsigned(sext_ln23_89_fu_7420_p1);

assign zext_ln23_98_fu_7429_p1 = grp_fu_479_p2;

assign zext_ln23_99_fu_7540_p1 = $unsigned(sext_ln23_92_fu_7536_p1);

assign zext_ln23_fu_7103_p1 = shl_ln_fu_7096_p3;

assign zext_ln29_fu_7907_p1 = $unsigned(sext_ln29_2_fu_7903_p1);

always @ (posedge ap_clk) begin
    zext_ln16_reg_7912[9] <= 1'b0;
    zext_ln23_reg_7930[2:0] <= 3'b000;
    zext_ln23_reg_7930[16:6] <= 11'b00000000000;
end

endmodule //pointwise_conv2d_fix_2
