// Seed: 1555580146
module module_0 #(
    parameter id_5 = 32'd40,
    parameter id_6 = 32'd54
) (
    output uwire id_0
);
  wire id_2;
  wire id_3;
  wire id_4;
  assign id_3 = id_2;
  defparam id_5.id_6 = 1;
endmodule
module module_1 (
    input tri id_0,
    output tri0 id_1,
    input tri0 id_2,
    output uwire id_3,
    input tri id_4,
    output supply1 id_5
);
  genvar id_7, id_8;
  module_0(
      id_1
  );
endmodule
module module_2 (
    output wire id_0,
    output tri id_1,
    output supply1 id_2,
    input uwire id_3,
    output wor id_4,
    input tri0 id_5,
    output supply0 id_6,
    input wor id_7,
    input tri id_8,
    input tri0 id_9,
    output tri id_10,
    output tri id_11
);
  supply1 id_13;
  assign id_13 = id_7;
  assign id_11 = id_3;
  module_0(
      id_11
  );
endmodule
