The following files were generated for 'vio_sync_out32' in directory
/home/ahir/mig_final7/ml605_MIG_rdf0011_13.4_c/ml605_prebuilt_example_design/mig_39/example_design/par/

XCO file generator:
   Generate an XCO file for compatibility with legacy flows.

   * vio_sync_out32.xco

Creates an implementation netlist:
   Creates an implementation netlist for the IP.

   * vio_sync_out32.cdc
   * vio_sync_out32.ngc

IP Symbol Generator:
   Generate an IP symbol based on the current project options'.

   * vio_sync_out32.asy

Generate ISE metadata:
   Create a metadata file for use when including this core in ISE designs

   * vio_sync_out32_xmdf.tcl

Generate ISE subproject:
   Create an ISE subproject for use when including this core in ISE designs

   * vio_sync_out32.gise
   * vio_sync_out32.xise

Deliver Readme:
   Text file indicating the files generated and how they are used.

   * vio_sync_out32_readme.txt

Generate FLIST file:
   Text file listing all of the output files produced when a customized core was
   generated in the CORE Generator.

   * vio_sync_out32_flist.txt

Please see the Xilinx CORE Generator online help for further details on
generated files and how to use them.

