
*** Running vivado
    with args -log cksum.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source cksum.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source cksum.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental /media/sf_training/SP/Pipelining/lab/KCU105/cksum/cksum.srcs/utils_1/imports/synth_1/cksum.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /media/sf_training/SP/Pipelining/lab/KCU105/cksum/cksum.srcs/utils_1/imports/synth_1/cksum.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top cksum -part xcku040-ffva1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku040'
INFO: [Device 21-403] Loading part xcku040-ffva1156-2-e
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 17092
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/opt/amd/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'SysClk', assumed default net type 'wire' [/media/sf_training/SP/Pipelining/lab/KCU105/cksum/cksum.srcs/sources_1/imports/support/cksum.v:102]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2700.410 ; gain = 376.699 ; free physical = 7284 ; free virtual = 11419
Synthesis current peak Physical Memory [PSS] (MB): peak = 2046.653; parent = 1860.577; children = 186.076
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3695.473; parent = 2700.414; children = 995.059
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'cksum' [/media/sf_training/SP/Pipelining/lab/KCU105/cksum/cksum.srcs/sources_1/imports/support/cksum.v:14]
INFO: [Synth 8-6157] synthesizing module 'clk_gen' [/media/sf_training/SP/Pipelining/lab/KCU105/cksum/cksum.runs/synth_1/.Xil/Vivado-16893-amd/realtime/clk_gen_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_gen' (0#1) [/media/sf_training/SP/Pipelining/lab/KCU105/cksum/cksum.runs/synth_1/.Xil/Vivado-16893-amd/realtime/clk_gen_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'cksum' (0#1) [/media/sf_training/SP/Pipelining/lab/KCU105/cksum/cksum.srcs/sources_1/imports/support/cksum.v:14]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2769.379 ; gain = 445.668 ; free physical = 7385 ; free virtual = 11520
Synthesis current peak Physical Memory [PSS] (MB): peak = 2046.653; parent = 1860.577; children = 186.076
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3764.441; parent = 2769.383; children = 995.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2787.191 ; gain = 463.480 ; free physical = 7374 ; free virtual = 11510
Synthesis current peak Physical Memory [PSS] (MB): peak = 2046.653; parent = 1860.577; children = 186.076
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3782.254; parent = 2787.195; children = 995.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2787.191 ; gain = 463.480 ; free physical = 7374 ; free virtual = 11510
Synthesis current peak Physical Memory [PSS] (MB): peak = 2046.653; parent = 1860.577; children = 186.076
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3782.254; parent = 2787.195; children = 995.059
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2787.191 ; gain = 0.000 ; free physical = 7370 ; free virtual = 11505
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/media/sf_training/SP/Pipelining/lab/KCU105/cksum/cksum.gen/sources_1/ip/clk_gen/clk_gen/clk_gen_in_context.xdc] for cell 'clk_gen_inst'
Finished Parsing XDC File [/media/sf_training/SP/Pipelining/lab/KCU105/cksum/cksum.gen/sources_1/ip/clk_gen/clk_gen/clk_gen_in_context.xdc] for cell 'clk_gen_inst'
Parsing XDC File [/media/sf_training/SP/Pipelining/lab/KCU105/cksum/cksum.srcs/constrs_1/imports/support/cksum.xdc]
WARNING: [Constraints 18-619] A clock with name 'SysClk_in' already exists, overwriting the previous clock with the same name. [/media/sf_training/SP/Pipelining/lab/KCU105/cksum/cksum.srcs/constrs_1/imports/support/cksum.xdc:1]
Finished Parsing XDC File [/media/sf_training/SP/Pipelining/lab/KCU105/cksum/cksum.srcs/constrs_1/imports/support/cksum.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2914.895 ; gain = 0.000 ; free physical = 7319 ; free virtual = 11455
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2914.895 ; gain = 0.000 ; free physical = 7319 ; free virtual = 11455
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/opt/amd/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2914.895 ; gain = 591.184 ; free physical = 7351 ; free virtual = 11487
Synthesis current peak Physical Memory [PSS] (MB): peak = 2046.653; parent = 1860.577; children = 186.076
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3909.957; parent = 2914.898; children = 995.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku040-ffva1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2914.895 ; gain = 591.184 ; free physical = 7351 ; free virtual = 11487
Synthesis current peak Physical Memory [PSS] (MB): peak = 2046.653; parent = 1860.577; children = 186.076
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3909.957; parent = 2914.898; children = 995.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for SysClk_in. (constraint file  /media/sf_training/SP/Pipelining/lab/KCU105/cksum/cksum.gen/sources_1/ip/clk_gen/clk_gen/clk_gen_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for SysClk_in. (constraint file  /media/sf_training/SP/Pipelining/lab/KCU105/cksum/cksum.gen/sources_1/ip/clk_gen/clk_gen/clk_gen_in_context.xdc, line 5).
Applied set_property KEEP_HIERARCHY = SOFT for clk_gen_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2914.895 ; gain = 591.184 ; free physical = 7351 ; free virtual = 11487
Synthesis current peak Physical Memory [PSS] (MB): peak = 2046.653; parent = 1860.577; children = 186.076
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3909.957; parent = 2914.898; children = 995.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2914.895 ; gain = 591.184 ; free physical = 7346 ; free virtual = 11481
Synthesis current peak Physical Memory [PSS] (MB): peak = 2046.653; parent = 1860.577; children = 186.076
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3909.957; parent = 2914.898; children = 995.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   8 Input   19 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 9     
	   3 Input   16 Bit       Adders := 9     
+---Registers : 
	               16 Bit    Registers := 17    
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input   16 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1920 (col length:120)
BRAMs: 1200 (col length: RAMB18 120 RAMB36 60)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2914.895 ; gain = 591.184 ; free physical = 7318 ; free virtual = 11453
Synthesis current peak Physical Memory [PSS] (MB): peak = 2046.653; parent = 1860.577; children = 186.076
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3909.957; parent = 2914.898; children = 995.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'SysClk_in'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2925.496 ; gain = 601.785 ; free physical = 7100 ; free virtual = 11235
Synthesis current peak Physical Memory [PSS] (MB): peak = 2254.367; parent = 2068.702; children = 186.076
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3920.559; parent = 2925.500; children = 995.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2950.520 ; gain = 626.809 ; free physical = 7083 ; free virtual = 11219
Synthesis current peak Physical Memory [PSS] (MB): peak = 2262.298; parent = 2076.633; children = 186.076
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3945.582; parent = 2950.523; children = 995.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2950.520 ; gain = 626.809 ; free physical = 7078 ; free virtual = 11213
Synthesis current peak Physical Memory [PSS] (MB): peak = 2262.298; parent = 2076.633; children = 186.076
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3945.582; parent = 2950.523; children = 995.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2950.520 ; gain = 626.809 ; free physical = 7094 ; free virtual = 11229
Synthesis current peak Physical Memory [PSS] (MB): peak = 2262.298; parent = 2076.633; children = 186.076
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3945.582; parent = 2950.523; children = 995.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2950.520 ; gain = 626.809 ; free physical = 7094 ; free virtual = 11229
Synthesis current peak Physical Memory [PSS] (MB): peak = 2262.298; parent = 2076.633; children = 186.076
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3945.582; parent = 2950.523; children = 995.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2950.520 ; gain = 626.809 ; free physical = 7094 ; free virtual = 11229
Synthesis current peak Physical Memory [PSS] (MB): peak = 2262.298; parent = 2076.633; children = 186.076
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3945.582; parent = 2950.523; children = 995.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2950.520 ; gain = 626.809 ; free physical = 7094 ; free virtual = 11229
Synthesis current peak Physical Memory [PSS] (MB): peak = 2262.298; parent = 2076.633; children = 186.076
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3945.582; parent = 2950.523; children = 995.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2950.520 ; gain = 626.809 ; free physical = 7094 ; free virtual = 11229
Synthesis current peak Physical Memory [PSS] (MB): peak = 2262.298; parent = 2076.633; children = 186.076
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3945.582; parent = 2950.523; children = 995.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2950.520 ; gain = 626.809 ; free physical = 7094 ; free virtual = 11229
Synthesis current peak Physical Memory [PSS] (MB): peak = 2262.298; parent = 2076.633; children = 186.076
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3945.582; parent = 2950.523; children = 995.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-----------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name        | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-----------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|cksum       | cksum_valid_reg | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+-----------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_gen       |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |clk_gen |     1|
|2     |CARRY8  |    54|
|3     |LUT2    |   263|
|4     |LUT3    |   207|
|5     |LUT4    |     4|
|6     |LUT5    |    17|
|7     |LUT6    |    46|
|8     |SRL16E  |     1|
|9     |FDRE    |   298|
|10    |IBUF    |   137|
|11    |OBUF    |    17|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2950.520 ; gain = 626.809 ; free physical = 7094 ; free virtual = 11229
Synthesis current peak Physical Memory [PSS] (MB): peak = 2262.298; parent = 2076.633; children = 186.076
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3945.582; parent = 2950.523; children = 995.059
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2950.520 ; gain = 499.105 ; free physical = 7120 ; free virtual = 11255
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2950.527 ; gain = 626.809 ; free physical = 7120 ; free virtual = 11255
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2958.457 ; gain = 0.000 ; free physical = 7216 ; free virtual = 11351
INFO: [Netlist 29-17] Analyzing 191 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'cksum' is not ideal for floorplanning, since the cellview 'cksum' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2973.332 ; gain = 0.000 ; free physical = 7178 ; free virtual = 11313
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 137 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 137 instances

Synth Design complete, checksum: d548b4e2
INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 2973.332 ; gain = 1206.422 ; free physical = 7381 ; free virtual = 11516
INFO: [Common 17-1381] The checkpoint '/media/sf_training/SP/Pipelining/lab/KCU105/cksum/cksum.runs/synth_1/cksum.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file cksum_utilization_synth.rpt -pb cksum_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Nov 27 07:50:08 2022...
