{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 01 14:42:30 2016 " "Info: Processing started: Mon Feb 01 14:42:30 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off bin2seven_eco -c bin2seven_eco --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off bin2seven_eco -c bin2seven_eco --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "bin\[0\] g 12.861 ns Longest " "Info: Longest tpd from source pin \"bin\[0\]\" to destination pin \"g\" is 12.861 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns bin\[0\] 1 PIN PIN_D5 7 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_D5; Fanout = 7; PIN Node = 'bin\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { bin[0] } "NODE_NAME" } } { "bin2seven_eco.vhd" "" { Text "U:/Exercice3_VHDL/bin2seven_eco.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.502 ns) + CELL(0.542 ns) 6.918 ns out_int~31 2 COMB LCCOMB_X1_Y25_N24 1 " "Info: 2: + IC(5.502 ns) + CELL(0.542 ns) = 6.918 ns; Loc. = LCCOMB_X1_Y25_N24; Fanout = 1; COMB Node = 'out_int~31'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.044 ns" { bin[0] out_int~31 } "NODE_NAME" } } { "bin2seven_eco.vhd" "" { Text "U:/Exercice3_VHDL/bin2seven_eco.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.319 ns) + CELL(0.545 ns) 7.782 ns out_int~50 3 COMB LCCOMB_X1_Y25_N2 1 " "Info: 3: + IC(0.319 ns) + CELL(0.545 ns) = 7.782 ns; Loc. = LCCOMB_X1_Y25_N2; Fanout = 1; COMB Node = 'out_int~50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.864 ns" { out_int~31 out_int~50 } "NODE_NAME" } } { "bin2seven_eco.vhd" "" { Text "U:/Exercice3_VHDL/bin2seven_eco.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.063 ns) + CELL(3.016 ns) 12.861 ns g 4 PIN PIN_AA3 0 " "Info: 4: + IC(2.063 ns) + CELL(3.016 ns) = 12.861 ns; Loc. = PIN_AA3; Fanout = 0; PIN Node = 'g'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.079 ns" { out_int~50 g } "NODE_NAME" } } { "bin2seven_eco.vhd" "" { Text "U:/Exercice3_VHDL/bin2seven_eco.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.977 ns ( 38.70 % ) " "Info: Total cell delay = 4.977 ns ( 38.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.884 ns ( 61.30 % ) " "Info: Total interconnect delay = 7.884 ns ( 61.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "12.861 ns" { bin[0] out_int~31 out_int~50 g } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "12.861 ns" { bin[0] {} bin[0]~combout {} out_int~31 {} out_int~50 {} g {} } { 0.000ns 0.000ns 5.502ns 0.319ns 2.063ns } { 0.000ns 0.874ns 0.542ns 0.545ns 3.016ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "179 " "Info: Peak virtual memory: 179 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 01 14:42:31 2016 " "Info: Processing ended: Mon Feb 01 14:42:31 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
