# do Lab01.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:08:58 on Feb 28,2018
# vlog -work work Lab01.vo 
# -- Compiling module Lab01
# 
# Top level modules:
# 	Lab01
# End time: 17:08:58 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:08:58 on Feb 28,2018
# vlog -work work Lab01.vwf.vt 
# -- Compiling module Lab01_vlg_vec_tst
# 
# Top level modules:
# 	Lab01_vlg_vec_tst
# End time: 17:08:58 on Feb 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.Lab01_vlg_vec_tst 
# Start time: 17:08:58 on Feb 28,2018
# Loading work.Lab01_vlg_vec_tst
# Loading work.Lab01
# after#23
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Note: $finish    : Lab01.vwf.vt(46)
#    Time: 200 ns  Iteration: 0  Instance: /Lab01_vlg_vec_tst
# End time: 17:08:59 on Feb 28,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
