// Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
// Date        : Wed Nov 20 13:42:39 2019
// Host        : LAPTOP-CKAMQSCQ running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top Alarm_Clock_mig_7series_0_0 -prefix
//               Alarm_Clock_mig_7series_0_0_ Alarm_Clock_mig_7series_0_0_sim_netlist.v
// Design      : Alarm_Clock_mig_7series_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7a100tcsg324-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* NotValidForBitStream *)
module Alarm_Clock_mig_7series_0_0
   (ddr2_dq,
    ddr2_dqs_n,
    ddr2_dqs_p,
    ddr2_addr,
    ddr2_ba,
    ddr2_ras_n,
    ddr2_cas_n,
    ddr2_we_n,
    ddr2_ck_p,
    ddr2_ck_n,
    ddr2_cke,
    ddr2_cs_n,
    ddr2_dm,
    ddr2_odt,
    sys_clk_i,
    ui_clk,
    ui_clk_sync_rst,
    ui_addn_clk_0,
    ui_addn_clk_1,
    ui_addn_clk_2,
    ui_addn_clk_3,
    ui_addn_clk_4,
    mmcm_locked,
    aresetn,
    app_sr_active,
    app_ref_ack,
    app_zq_ack,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awlock,
    s_axi_awcache,
    s_axi_awprot,
    s_axi_awqos,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arlock,
    s_axi_arcache,
    s_axi_arprot,
    s_axi_arqos,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    init_calib_complete,
    sys_rst);
  inout [15:0]ddr2_dq;
  inout [1:0]ddr2_dqs_n;
  inout [1:0]ddr2_dqs_p;
  output [12:0]ddr2_addr;
  output [2:0]ddr2_ba;
  output ddr2_ras_n;
  output ddr2_cas_n;
  output ddr2_we_n;
  output [0:0]ddr2_ck_p;
  output [0:0]ddr2_ck_n;
  output [0:0]ddr2_cke;
  output [0:0]ddr2_cs_n;
  output [1:0]ddr2_dm;
  output [0:0]ddr2_odt;
  input sys_clk_i;
  output ui_clk;
  output ui_clk_sync_rst;
  output ui_addn_clk_0;
  output ui_addn_clk_1;
  output ui_addn_clk_2;
  output ui_addn_clk_3;
  output ui_addn_clk_4;
  output mmcm_locked;
  input aresetn;
  output app_sr_active;
  output app_ref_ack;
  output app_zq_ack;
  input [0:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input [0:0]s_axi_awlock;
  input [3:0]s_axi_awcache;
  input [2:0]s_axi_awprot;
  input [3:0]s_axi_awqos;
  input s_axi_awvalid;
  output s_axi_awready;
  input [127:0]s_axi_wdata;
  input [15:0]s_axi_wstrb;
  input s_axi_wlast;
  input s_axi_wvalid;
  output s_axi_wready;
  input s_axi_bready;
  output [0:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input [0:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input [0:0]s_axi_arlock;
  input [3:0]s_axi_arcache;
  input [2:0]s_axi_arprot;
  input [3:0]s_axi_arqos;
  input s_axi_arvalid;
  output s_axi_arready;
  input s_axi_rready;
  output [0:0]s_axi_rid;
  output [127:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output s_axi_rvalid;
  output init_calib_complete;
  input sys_rst;

  wire \<const0> ;
  wire app_ref_ack;
  wire app_sr_active;
  wire aresetn;
  wire [12:0]ddr2_addr;
  wire [2:0]ddr2_ba;
  wire ddr2_cas_n;
  wire [0:0]ddr2_ck_n;
  wire [0:0]ddr2_ck_p;
  wire [0:0]ddr2_cke;
  wire [0:0]ddr2_cs_n;
  wire [1:0]ddr2_dm;
  (* IBUF_LOW_PWR = 0 *) wire [15:0]ddr2_dq;
  (* DIFF_TERM = 0 *) (* IBUF_LOW_PWR = 0 *) wire [1:0]ddr2_dqs_n;
  (* DIFF_TERM = 0 *) (* IBUF_LOW_PWR = 0 *) wire [1:0]ddr2_dqs_p;
  wire [0:0]ddr2_odt;
  wire ddr2_ras_n;
  wire ddr2_we_n;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17_n_4 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17_n_5 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11_n_0 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11_n_1 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5_n_0 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5_n_1 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5_n_2 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5_n_3 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5_n_4 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5_n_5 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_n_0 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_n_1 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_n_2 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_n_3 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_n_4 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_n_5 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_0 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_1 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_2 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_3 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_4 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_5 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29_n_0 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29_n_1 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29_n_2 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29_n_3 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29_n_4 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29_n_5 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_n_0 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_n_1 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_n_2 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_n_3 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_n_4 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_n_5 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_n_0 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_n_1 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_n_2 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_n_3 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_n_4 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_n_5 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_0 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_1 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_2 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_3 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_4 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_5 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_n_0 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_n_1 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_n_2 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_n_3 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_n_4 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_n_5 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_n_0 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_n_1 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_n_2 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_n_3 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_n_4 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_n_5 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_n_0 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_n_1 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_n_2 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_n_3 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_n_4 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_n_5 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_n_0 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_n_1 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_n_2 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_n_3 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_n_4 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_n_5 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_n_0 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_n_1 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_n_2 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_n_3 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_n_4 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_n_5 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_n_0 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_n_1 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_n_2 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_n_3 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_n_4 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_n_5 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79_n_0 ;
  wire \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79_n_1 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35_n_0 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35_n_1 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5_n_0 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5_n_1 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5_n_2 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5_n_3 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5_n_4 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5_n_5 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_n_0 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_n_1 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_n_2 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_n_3 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_n_4 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_n_5 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_0 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_1 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_2 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_3 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_4 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_5 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29_n_0 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29_n_1 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29_n_2 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29_n_3 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29_n_4 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29_n_5 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_n_0 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_n_1 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_n_2 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_n_3 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_n_4 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_n_5 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_n_0 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_n_1 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_n_2 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_n_3 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_n_4 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_n_5 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_0 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_1 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_2 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_3 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_4 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_5 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_n_0 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_n_1 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_n_2 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_n_3 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_n_4 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_n_5 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_n_0 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_n_1 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_n_2 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_n_3 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_n_4 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_n_5 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_n_0 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_n_1 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_n_2 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_n_3 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_n_4 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_n_5 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_n_0 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_n_1 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_n_2 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_n_3 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_n_4 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_n_5 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_n_0 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_n_1 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_n_2 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_n_3 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_n_4 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_n_5 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_n_0 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_n_1 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_n_2 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_n_3 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_n_4 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_n_5 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79_n_0 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79_n_1 ;
  (* MAX_FANOUT = "50" *) (* RTL_MAX_FANOUT = "found" *) (* syn_maxfan = "10" *) wire init_calib_complete;
  wire mmcm_locked;
  wire [31:0]s_axi_araddr;
  wire [1:0]s_axi_arburst;
  wire [0:0]s_axi_arid;
  wire [7:0]s_axi_arlen;
  wire [3:0]s_axi_arqos;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [31:0]s_axi_awaddr;
  wire [1:0]s_axi_awburst;
  wire [0:0]s_axi_awid;
  wire [7:0]s_axi_awlen;
  wire [3:0]s_axi_awqos;
  wire s_axi_awready;
  wire s_axi_awvalid;
  wire [0:0]s_axi_bid;
  wire s_axi_bready;
  wire s_axi_bvalid;
  wire [127:0]s_axi_rdata;
  wire [0:0]s_axi_rid;
  wire s_axi_rlast;
  wire s_axi_rready;
  wire [1:1]\^s_axi_rresp ;
  wire s_axi_rvalid;
  wire [127:0]s_axi_wdata;
  wire s_axi_wready;
  wire [15:0]s_axi_wstrb;
  wire s_axi_wvalid;
  wire sys_clk_i;
  wire sys_rst;
  wire u_Alarm_Clock_mig_7series_0_0_mig_n_10;
  wire u_Alarm_Clock_mig_7series_0_0_mig_n_100;
  wire u_Alarm_Clock_mig_7series_0_0_mig_n_11;
  wire u_Alarm_Clock_mig_7series_0_0_mig_n_12;
  wire u_Alarm_Clock_mig_7series_0_0_mig_n_160;
  wire u_Alarm_Clock_mig_7series_0_0_mig_n_161;
  wire u_Alarm_Clock_mig_7series_0_0_mig_n_162;
  wire u_Alarm_Clock_mig_7series_0_0_mig_n_163;
  wire u_Alarm_Clock_mig_7series_0_0_mig_n_164;
  wire u_Alarm_Clock_mig_7series_0_0_mig_n_165;
  wire u_Alarm_Clock_mig_7series_0_0_mig_n_166;
  wire u_Alarm_Clock_mig_7series_0_0_mig_n_167;
  wire u_Alarm_Clock_mig_7series_0_0_mig_n_176;
  wire u_Alarm_Clock_mig_7series_0_0_mig_n_177;
  wire u_Alarm_Clock_mig_7series_0_0_mig_n_178;
  wire u_Alarm_Clock_mig_7series_0_0_mig_n_179;
  wire u_Alarm_Clock_mig_7series_0_0_mig_n_180;
  wire u_Alarm_Clock_mig_7series_0_0_mig_n_181;
  wire u_Alarm_Clock_mig_7series_0_0_mig_n_182;
  wire u_Alarm_Clock_mig_7series_0_0_mig_n_183;
  wire u_Alarm_Clock_mig_7series_0_0_mig_n_20;
  wire u_Alarm_Clock_mig_7series_0_0_mig_n_21;
  wire u_Alarm_Clock_mig_7series_0_0_mig_n_22;
  wire u_Alarm_Clock_mig_7series_0_0_mig_n_23;
  wire u_Alarm_Clock_mig_7series_0_0_mig_n_57;
  wire u_Alarm_Clock_mig_7series_0_0_mig_n_61;
  wire u_Alarm_Clock_mig_7series_0_0_mig_n_65;
  wire u_Alarm_Clock_mig_7series_0_0_mig_n_69;
  wire u_Alarm_Clock_mig_7series_0_0_mig_n_73;
  wire u_Alarm_Clock_mig_7series_0_0_mig_n_77;
  wire u_Alarm_Clock_mig_7series_0_0_mig_n_81;
  wire u_Alarm_Clock_mig_7series_0_0_mig_n_85;
  wire u_Alarm_Clock_mig_7series_0_0_mig_n_86;
  wire u_Alarm_Clock_mig_7series_0_0_mig_n_9;
  wire u_Alarm_Clock_mig_7series_0_0_mig_n_92;
  wire u_Alarm_Clock_mig_7series_0_0_mig_n_96;
  wire [38:0]\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_address ;
  wire [8:0]\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_bank ;
  wire [0:0]\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_ras_n ;
  wire [127:0]\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata ;
  wire [1:0]\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in ;
  (* MAX_FANOUT = "40" *) (* RTL_MAX_FANOUT = "found" *) (* syn_maxfan = "10" *) wire \u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en ;
  wire [1:0]\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr ;
  wire \u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk ;
  wire [79:8]\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out ;
  (* MAX_FANOUT = "50" *) (* RTL_MAX_FANOUT = "found" *) wire \u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ;
  wire [3:0]\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr ;
  wire [79:6]\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r ;
  wire [79:0]\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out ;
  (* MAX_FANOUT = "50" *) (* RTL_MAX_FANOUT = "found" *) wire \u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ;
  wire [3:0]\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr ;
  wire [3:0]\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr ;
  wire [1:0]\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in ;
  (* MAX_FANOUT = "40" *) (* RTL_MAX_FANOUT = "found" *) (* syn_maxfan = "10" *) wire \u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en ;
  wire [1:0]\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr ;
  wire \u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk ;
  wire [71:0]\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out ;
  (* MAX_FANOUT = "50" *) (* RTL_MAX_FANOUT = "found" *) wire \u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ;
  wire [3:0]\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr ;
  wire [71:0]\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r ;
  wire ui_addn_clk_0;
  wire ui_addn_clk_1;
  wire ui_addn_clk_2;
  wire ui_addn_clk_3;
  wire ui_addn_clk_4;
  wire ui_clk;
  wire ui_clk_sync_rst;
  wire [1:0]\NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_24_29_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_72_77_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_78_79_DOB_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_78_79_DOC_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_78_79_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79_DOB_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79_DOC_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79_DOB_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79_DOC_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_0_5_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_DOD_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79_DOB_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79_DOC_UNCONNECTED ;
  wire [1:0]\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79_DOD_UNCONNECTED ;

  assign app_zq_ack = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_rresp[1] = \^s_axi_rresp [1];
  assign s_axi_rresp[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17 
       (.ADDRA({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRB({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRC({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRD({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr }),
        .DIA(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [13:12]),
        .DIB(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [15:14]),
        .DIC(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [17:16]),
        .DID({1'b0,1'b0}),
        .DOA(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out [13:12]),
        .DOB(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out [15:14]),
        .DOC({\ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17_n_4 ,\ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17_n_5 }),
        .DOD(\NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_24_29 
       (.ADDRA({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRB({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRC({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRD({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr }),
        .DIA(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [25:24]),
        .DIB(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [27:26]),
        .DIC(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [29:28]),
        .DID({1'b0,1'b0}),
        .DOA(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out [25:24]),
        .DOB(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out [27:26]),
        .DOC(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out [29:28]),
        .DOD(\NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_24_29_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35 
       (.ADDRA({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRB({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRC({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRD({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr }),
        .DIA(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [31:30]),
        .DIB(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [33:32]),
        .DIC(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [35:34]),
        .DID({1'b0,1'b0}),
        .DOA(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out [31:30]),
        .DOB(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out [33:32]),
        .DOC(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out [35:34]),
        .DOD(\NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41 
       (.ADDRA({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRB({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRC({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRD({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr }),
        .DIA(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [37:36]),
        .DIB(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [39:38]),
        .DIC(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [41:40]),
        .DID({1'b0,1'b0}),
        .DOA(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out [37:36]),
        .DOB(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out [39:38]),
        .DOC(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out [41:40]),
        .DOD(\NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47 
       (.ADDRA({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRB({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRC({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRD({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr }),
        .DIA(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [43:42]),
        .DIB(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [45:44]),
        .DIC(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [47:46]),
        .DID({1'b0,1'b0}),
        .DOA(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out [43:42]),
        .DOB(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out [45:44]),
        .DOC(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out [47:46]),
        .DOD(\NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53 
       (.ADDRA({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRB({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRC({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRD({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr }),
        .DIA(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [49:48]),
        .DIB(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [51:50]),
        .DIC(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [53:52]),
        .DID({1'b0,1'b0}),
        .DOA(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out [49:48]),
        .DOB(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out [51:50]),
        .DOC(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out [53:52]),
        .DOD(\NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59 
       (.ADDRA({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRB({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRC({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRD({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr }),
        .DIA(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [55:54]),
        .DIB(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [57:56]),
        .DIC(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [59:58]),
        .DID({1'b0,1'b0}),
        .DOA(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out [55:54]),
        .DOB(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out [57:56]),
        .DOC(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out [59:58]),
        .DOD(\NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65 
       (.ADDRA({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRB({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRC({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRD({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr }),
        .DIA(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [61:60]),
        .DIB(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [63:62]),
        .DIC(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [65:64]),
        .DID({1'b0,1'b0}),
        .DOA(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out [61:60]),
        .DOB(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out [63:62]),
        .DOC(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out [65:64]),
        .DOD(\NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71 
       (.ADDRA({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRB({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRC({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRD({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr }),
        .DIA(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [67:66]),
        .DIB(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [69:68]),
        .DIC(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [71:70]),
        .DID({1'b0,1'b0}),
        .DOA(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out [67:66]),
        .DOB(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out [69:68]),
        .DOC(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out [71:70]),
        .DOD(\NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11 
       (.ADDRA({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRB({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRC({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRD({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr }),
        .DIA(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [7:6]),
        .DIB(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [9:8]),
        .DIC(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [11:10]),
        .DID({1'b0,1'b0}),
        .DOA({\ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11_n_0 ,\ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11_n_1 }),
        .DOB(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out [9:8]),
        .DOC(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out [11:10]),
        .DOD(\NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_72_77 
       (.ADDRA({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRB({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRC({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRD({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr }),
        .DIA(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [73:72]),
        .DIB(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [75:74]),
        .DIC(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [77:76]),
        .DID({1'b0,1'b0}),
        .DOA(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out [73:72]),
        .DOB(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out [75:74]),
        .DOC(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out [77:76]),
        .DOD(\NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_72_77_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M \ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_78_79 
       (.ADDRA({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRB({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRC({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRD({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr }),
        .DIA(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [79:78]),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out [79:78]),
        .DOB(\NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_78_79_DOB_UNCONNECTED [1:0]),
        .DOC(\NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_78_79_DOC_UNCONNECTED [1:0]),
        .DOD(\NLW_ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_78_79_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5 
       (.ADDRA({1'b0,u_Alarm_Clock_mig_7series_0_0_mig_n_12,u_Alarm_Clock_mig_7series_0_0_mig_n_11,u_Alarm_Clock_mig_7series_0_0_mig_n_10,u_Alarm_Clock_mig_7series_0_0_mig_n_9}),
        .ADDRB({1'b0,u_Alarm_Clock_mig_7series_0_0_mig_n_12,u_Alarm_Clock_mig_7series_0_0_mig_n_11,u_Alarm_Clock_mig_7series_0_0_mig_n_10,u_Alarm_Clock_mig_7series_0_0_mig_n_9}),
        .ADDRC({1'b0,u_Alarm_Clock_mig_7series_0_0_mig_n_12,u_Alarm_Clock_mig_7series_0_0_mig_n_11,u_Alarm_Clock_mig_7series_0_0_mig_n_10,u_Alarm_Clock_mig_7series_0_0_mig_n_9}),
        .ADDRD({1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({1'b0,1'b0}),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA({\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5_n_0 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5_n_1 }),
        .DOB({\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5_n_2 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5_n_3 }),
        .DOC({\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5_n_4 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5_n_5 }),
        .DOD(\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17 
       (.ADDRA({1'b0,u_Alarm_Clock_mig_7series_0_0_mig_n_12,u_Alarm_Clock_mig_7series_0_0_mig_n_11,u_Alarm_Clock_mig_7series_0_0_mig_n_10,u_Alarm_Clock_mig_7series_0_0_mig_n_9}),
        .ADDRB({1'b0,u_Alarm_Clock_mig_7series_0_0_mig_n_12,u_Alarm_Clock_mig_7series_0_0_mig_n_11,u_Alarm_Clock_mig_7series_0_0_mig_n_10,u_Alarm_Clock_mig_7series_0_0_mig_n_9}),
        .ADDRC({1'b0,u_Alarm_Clock_mig_7series_0_0_mig_n_12,u_Alarm_Clock_mig_7series_0_0_mig_n_11,u_Alarm_Clock_mig_7series_0_0_mig_n_10,u_Alarm_Clock_mig_7series_0_0_mig_n_9}),
        .ADDRD({1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [82],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [66]}),
        .DIB({\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [114],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [98]}),
        .DIC({u_Alarm_Clock_mig_7series_0_0_mig_n_166,u_Alarm_Clock_mig_7series_0_0_mig_n_167}),
        .DID({1'b0,1'b0}),
        .DOA({\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_n_0 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_n_1 }),
        .DOB({\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_n_2 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_n_3 }),
        .DOC({\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_n_4 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_n_5 }),
        .DOD(\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 
       (.ADDRA({1'b0,u_Alarm_Clock_mig_7series_0_0_mig_n_12,u_Alarm_Clock_mig_7series_0_0_mig_n_11,u_Alarm_Clock_mig_7series_0_0_mig_n_10,u_Alarm_Clock_mig_7series_0_0_mig_n_9}),
        .ADDRB({1'b0,u_Alarm_Clock_mig_7series_0_0_mig_n_12,u_Alarm_Clock_mig_7series_0_0_mig_n_11,u_Alarm_Clock_mig_7series_0_0_mig_n_10,u_Alarm_Clock_mig_7series_0_0_mig_n_9}),
        .ADDRC({1'b0,u_Alarm_Clock_mig_7series_0_0_mig_n_12,u_Alarm_Clock_mig_7series_0_0_mig_n_11,u_Alarm_Clock_mig_7series_0_0_mig_n_10,u_Alarm_Clock_mig_7series_0_0_mig_n_9}),
        .ADDRD({1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({u_Alarm_Clock_mig_7series_0_0_mig_n_164,u_Alarm_Clock_mig_7series_0_0_mig_n_165}),
        .DIB({u_Alarm_Clock_mig_7series_0_0_mig_n_162,u_Alarm_Clock_mig_7series_0_0_mig_n_163}),
        .DIC({u_Alarm_Clock_mig_7series_0_0_mig_n_160,u_Alarm_Clock_mig_7series_0_0_mig_n_161}),
        .DID({1'b0,1'b0}),
        .DOA({\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_0 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_1 }),
        .DOB({\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_2 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_3 }),
        .DOC({\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_4 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_5 }),
        .DOD(\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29 
       (.ADDRA({1'b0,u_Alarm_Clock_mig_7series_0_0_mig_n_12,u_Alarm_Clock_mig_7series_0_0_mig_n_11,u_Alarm_Clock_mig_7series_0_0_mig_n_10,u_Alarm_Clock_mig_7series_0_0_mig_n_9}),
        .ADDRB({1'b0,u_Alarm_Clock_mig_7series_0_0_mig_n_12,u_Alarm_Clock_mig_7series_0_0_mig_n_11,u_Alarm_Clock_mig_7series_0_0_mig_n_10,u_Alarm_Clock_mig_7series_0_0_mig_n_9}),
        .ADDRC({1'b0,u_Alarm_Clock_mig_7series_0_0_mig_n_12,u_Alarm_Clock_mig_7series_0_0_mig_n_11,u_Alarm_Clock_mig_7series_0_0_mig_n_10,u_Alarm_Clock_mig_7series_0_0_mig_n_9}),
        .ADDRD({1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [16],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [0]}),
        .DIB({\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [48],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [32]}),
        .DIC({\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [80],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [64]}),
        .DID({1'b0,1'b0}),
        .DOA({\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29_n_0 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29_n_1 }),
        .DOB({\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29_n_2 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29_n_3 }),
        .DOC({\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29_n_4 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29_n_5 }),
        .DOD(\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35 
       (.ADDRA({1'b0,u_Alarm_Clock_mig_7series_0_0_mig_n_12,u_Alarm_Clock_mig_7series_0_0_mig_n_11,u_Alarm_Clock_mig_7series_0_0_mig_n_10,u_Alarm_Clock_mig_7series_0_0_mig_n_9}),
        .ADDRB({1'b0,u_Alarm_Clock_mig_7series_0_0_mig_n_12,u_Alarm_Clock_mig_7series_0_0_mig_n_11,u_Alarm_Clock_mig_7series_0_0_mig_n_10,u_Alarm_Clock_mig_7series_0_0_mig_n_9}),
        .ADDRC({1'b0,u_Alarm_Clock_mig_7series_0_0_mig_n_12,u_Alarm_Clock_mig_7series_0_0_mig_n_11,u_Alarm_Clock_mig_7series_0_0_mig_n_10,u_Alarm_Clock_mig_7series_0_0_mig_n_9}),
        .ADDRD({1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [112],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [96]}),
        .DIB({\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [22],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [6]}),
        .DIC({\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [54],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [38]}),
        .DID({1'b0,1'b0}),
        .DOA({\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_n_0 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_n_1 }),
        .DOB({\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_n_2 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_n_3 }),
        .DOC({\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_n_4 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_n_5 }),
        .DOD(\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41 
       (.ADDRA({1'b0,u_Alarm_Clock_mig_7series_0_0_mig_n_12,u_Alarm_Clock_mig_7series_0_0_mig_n_11,u_Alarm_Clock_mig_7series_0_0_mig_n_10,u_Alarm_Clock_mig_7series_0_0_mig_n_9}),
        .ADDRB({1'b0,u_Alarm_Clock_mig_7series_0_0_mig_n_12,u_Alarm_Clock_mig_7series_0_0_mig_n_11,u_Alarm_Clock_mig_7series_0_0_mig_n_10,u_Alarm_Clock_mig_7series_0_0_mig_n_9}),
        .ADDRC({1'b0,u_Alarm_Clock_mig_7series_0_0_mig_n_12,u_Alarm_Clock_mig_7series_0_0_mig_n_11,u_Alarm_Clock_mig_7series_0_0_mig_n_10,u_Alarm_Clock_mig_7series_0_0_mig_n_9}),
        .ADDRD({1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [86],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [70]}),
        .DIB({\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [118],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [102]}),
        .DIC({\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [19],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [3]}),
        .DID({1'b0,1'b0}),
        .DOA({\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_n_0 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_n_1 }),
        .DOB({\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_n_2 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_n_3 }),
        .DOC({\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_n_4 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_n_5 }),
        .DOD(\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47 
       (.ADDRA({1'b0,u_Alarm_Clock_mig_7series_0_0_mig_n_12,u_Alarm_Clock_mig_7series_0_0_mig_n_11,u_Alarm_Clock_mig_7series_0_0_mig_n_10,u_Alarm_Clock_mig_7series_0_0_mig_n_9}),
        .ADDRB({1'b0,u_Alarm_Clock_mig_7series_0_0_mig_n_12,u_Alarm_Clock_mig_7series_0_0_mig_n_11,u_Alarm_Clock_mig_7series_0_0_mig_n_10,u_Alarm_Clock_mig_7series_0_0_mig_n_9}),
        .ADDRC({1'b0,u_Alarm_Clock_mig_7series_0_0_mig_n_12,u_Alarm_Clock_mig_7series_0_0_mig_n_11,u_Alarm_Clock_mig_7series_0_0_mig_n_10,u_Alarm_Clock_mig_7series_0_0_mig_n_9}),
        .ADDRD({1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [51],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [35]}),
        .DIB({\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [83],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [67]}),
        .DIC({\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [115],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [99]}),
        .DID({1'b0,1'b0}),
        .DOA({\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_0 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_1 }),
        .DOB({\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_2 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_3 }),
        .DOC({\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_4 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_5 }),
        .DOD(\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53 
       (.ADDRA({1'b0,u_Alarm_Clock_mig_7series_0_0_mig_n_12,u_Alarm_Clock_mig_7series_0_0_mig_n_11,u_Alarm_Clock_mig_7series_0_0_mig_n_10,u_Alarm_Clock_mig_7series_0_0_mig_n_9}),
        .ADDRB({1'b0,u_Alarm_Clock_mig_7series_0_0_mig_n_12,u_Alarm_Clock_mig_7series_0_0_mig_n_11,u_Alarm_Clock_mig_7series_0_0_mig_n_10,u_Alarm_Clock_mig_7series_0_0_mig_n_9}),
        .ADDRC({1'b0,u_Alarm_Clock_mig_7series_0_0_mig_n_12,u_Alarm_Clock_mig_7series_0_0_mig_n_11,u_Alarm_Clock_mig_7series_0_0_mig_n_10,u_Alarm_Clock_mig_7series_0_0_mig_n_9}),
        .ADDRD({1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [17],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [1]}),
        .DIB({\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [49],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [33]}),
        .DIC({\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [81],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [65]}),
        .DID({1'b0,1'b0}),
        .DOA({\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_n_0 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_n_1 }),
        .DOB({\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_n_2 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_n_3 }),
        .DOC({\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_n_4 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_n_5 }),
        .DOD(\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59 
       (.ADDRA({1'b0,u_Alarm_Clock_mig_7series_0_0_mig_n_12,u_Alarm_Clock_mig_7series_0_0_mig_n_11,u_Alarm_Clock_mig_7series_0_0_mig_n_10,u_Alarm_Clock_mig_7series_0_0_mig_n_9}),
        .ADDRB({1'b0,u_Alarm_Clock_mig_7series_0_0_mig_n_12,u_Alarm_Clock_mig_7series_0_0_mig_n_11,u_Alarm_Clock_mig_7series_0_0_mig_n_10,u_Alarm_Clock_mig_7series_0_0_mig_n_9}),
        .ADDRC({1'b0,u_Alarm_Clock_mig_7series_0_0_mig_n_12,u_Alarm_Clock_mig_7series_0_0_mig_n_11,u_Alarm_Clock_mig_7series_0_0_mig_n_10,u_Alarm_Clock_mig_7series_0_0_mig_n_9}),
        .ADDRD({1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [113],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [97]}),
        .DIB({\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [20],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [4]}),
        .DIC({\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [52],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [36]}),
        .DID({1'b0,1'b0}),
        .DOA({\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_n_0 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_n_1 }),
        .DOB({\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_n_2 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_n_3 }),
        .DOC({\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_n_4 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_n_5 }),
        .DOD(\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65 
       (.ADDRA({1'b0,u_Alarm_Clock_mig_7series_0_0_mig_n_12,u_Alarm_Clock_mig_7series_0_0_mig_n_11,u_Alarm_Clock_mig_7series_0_0_mig_n_10,u_Alarm_Clock_mig_7series_0_0_mig_n_9}),
        .ADDRB({1'b0,u_Alarm_Clock_mig_7series_0_0_mig_n_12,u_Alarm_Clock_mig_7series_0_0_mig_n_11,u_Alarm_Clock_mig_7series_0_0_mig_n_10,u_Alarm_Clock_mig_7series_0_0_mig_n_9}),
        .ADDRC({1'b0,u_Alarm_Clock_mig_7series_0_0_mig_n_12,u_Alarm_Clock_mig_7series_0_0_mig_n_11,u_Alarm_Clock_mig_7series_0_0_mig_n_10,u_Alarm_Clock_mig_7series_0_0_mig_n_9}),
        .ADDRD({1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [84],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [68]}),
        .DIB({\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [116],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [100]}),
        .DIC({\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [23],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [7]}),
        .DID({1'b0,1'b0}),
        .DOA({\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_n_0 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_n_1 }),
        .DOB({\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_n_2 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_n_3 }),
        .DOC({\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_n_4 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_n_5 }),
        .DOD(\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71 
       (.ADDRA({1'b0,u_Alarm_Clock_mig_7series_0_0_mig_n_12,u_Alarm_Clock_mig_7series_0_0_mig_n_11,u_Alarm_Clock_mig_7series_0_0_mig_n_10,u_Alarm_Clock_mig_7series_0_0_mig_n_9}),
        .ADDRB({1'b0,u_Alarm_Clock_mig_7series_0_0_mig_n_12,u_Alarm_Clock_mig_7series_0_0_mig_n_11,u_Alarm_Clock_mig_7series_0_0_mig_n_10,u_Alarm_Clock_mig_7series_0_0_mig_n_9}),
        .ADDRC({1'b0,u_Alarm_Clock_mig_7series_0_0_mig_n_12,u_Alarm_Clock_mig_7series_0_0_mig_n_11,u_Alarm_Clock_mig_7series_0_0_mig_n_10,u_Alarm_Clock_mig_7series_0_0_mig_n_9}),
        .ADDRD({1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [55],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [39]}),
        .DIB({\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [87],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [71]}),
        .DIC({\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [119],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [103]}),
        .DID({1'b0,1'b0}),
        .DOA({\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_n_0 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_n_1 }),
        .DOB({\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_n_2 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_n_3 }),
        .DOC({\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_n_4 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_n_5 }),
        .DOD(\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11 
       (.ADDRA({1'b0,u_Alarm_Clock_mig_7series_0_0_mig_n_12,u_Alarm_Clock_mig_7series_0_0_mig_n_11,u_Alarm_Clock_mig_7series_0_0_mig_n_10,u_Alarm_Clock_mig_7series_0_0_mig_n_9}),
        .ADDRB({1'b0,u_Alarm_Clock_mig_7series_0_0_mig_n_12,u_Alarm_Clock_mig_7series_0_0_mig_n_11,u_Alarm_Clock_mig_7series_0_0_mig_n_10,u_Alarm_Clock_mig_7series_0_0_mig_n_9}),
        .ADDRC({1'b0,u_Alarm_Clock_mig_7series_0_0_mig_n_12,u_Alarm_Clock_mig_7series_0_0_mig_n_11,u_Alarm_Clock_mig_7series_0_0_mig_n_10,u_Alarm_Clock_mig_7series_0_0_mig_n_9}),
        .ADDRD({1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({1'b0,1'b0}),
        .DIB({\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [18],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [2]}),
        .DIC({\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [50],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [34]}),
        .DID({1'b0,1'b0}),
        .DOA({\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_n_0 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_n_1 }),
        .DOB({\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_n_2 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_n_3 }),
        .DOC({\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_n_4 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_n_5 }),
        .DOD(\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77 
       (.ADDRA({1'b0,u_Alarm_Clock_mig_7series_0_0_mig_n_12,u_Alarm_Clock_mig_7series_0_0_mig_n_11,u_Alarm_Clock_mig_7series_0_0_mig_n_10,u_Alarm_Clock_mig_7series_0_0_mig_n_9}),
        .ADDRB({1'b0,u_Alarm_Clock_mig_7series_0_0_mig_n_12,u_Alarm_Clock_mig_7series_0_0_mig_n_11,u_Alarm_Clock_mig_7series_0_0_mig_n_10,u_Alarm_Clock_mig_7series_0_0_mig_n_9}),
        .ADDRC({1'b0,u_Alarm_Clock_mig_7series_0_0_mig_n_12,u_Alarm_Clock_mig_7series_0_0_mig_n_11,u_Alarm_Clock_mig_7series_0_0_mig_n_10,u_Alarm_Clock_mig_7series_0_0_mig_n_9}),
        .ADDRD({1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [21],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [5]}),
        .DIB({\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [53],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [37]}),
        .DIC({\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [85],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [69]}),
        .DID({1'b0,1'b0}),
        .DOA({\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_n_0 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_n_1 }),
        .DOB({\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_n_2 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_n_3 }),
        .DOC({\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_n_4 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_n_5 }),
        .DOD(\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M \ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79 
       (.ADDRA({1'b0,u_Alarm_Clock_mig_7series_0_0_mig_n_12,u_Alarm_Clock_mig_7series_0_0_mig_n_11,u_Alarm_Clock_mig_7series_0_0_mig_n_10,u_Alarm_Clock_mig_7series_0_0_mig_n_9}),
        .ADDRB({1'b0,u_Alarm_Clock_mig_7series_0_0_mig_n_12,u_Alarm_Clock_mig_7series_0_0_mig_n_11,u_Alarm_Clock_mig_7series_0_0_mig_n_10,u_Alarm_Clock_mig_7series_0_0_mig_n_9}),
        .ADDRC({1'b0,u_Alarm_Clock_mig_7series_0_0_mig_n_12,u_Alarm_Clock_mig_7series_0_0_mig_n_11,u_Alarm_Clock_mig_7series_0_0_mig_n_10,u_Alarm_Clock_mig_7series_0_0_mig_n_9}),
        .ADDRD({1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [117],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [101]}),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA({\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79_n_0 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79_n_1 }),
        .DOB(\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79_DOB_UNCONNECTED [1:0]),
        .DOC(\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79_DOC_UNCONNECTED [1:0]),
        .DOD(\NLW_ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5 
       (.ADDRA({1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_address [25],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_address [12]}),
        .DIB({u_Alarm_Clock_mig_7series_0_0_mig_n_100,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_address [38]}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [1:0]),
        .DOB(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [3:2]),
        .DOC(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [5:4]),
        .DOD(\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17 
       (.ADDRA({1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({1'b0,1'b0}),
        .DIB({1'b0,1'b0}),
        .DIC({\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_address [16],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_address [3]}),
        .DID({1'b0,1'b0}),
        .DOA(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [13:12]),
        .DOB(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [15:14]),
        .DOC(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [17:16]),
        .DOD(\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 
       (.ADDRA({1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({u_Alarm_Clock_mig_7series_0_0_mig_n_92,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_address [29]}),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [19:18]),
        .DOB(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [21:20]),
        .DOC(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [23:22]),
        .DOD(\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29 
       (.ADDRA({1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_bank [5],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_bank [2]}),
        .DIB({init_calib_complete,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_bank [8]}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [25:24]),
        .DOB(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [27:26]),
        .DOC(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [29:28]),
        .DOD(\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35 
       (.ADDRA({1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({1'b0,1'b0}),
        .DIB({u_Alarm_Clock_mig_7series_0_0_mig_n_86,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_ras_n }),
        .DIC({1'b1,u_Alarm_Clock_mig_7series_0_0_mig_n_85}),
        .DID({1'b0,1'b0}),
        .DOA(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [31:30]),
        .DOB(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [33:32]),
        .DOC(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [35:34]),
        .DOD(\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41 
       (.ADDRA({1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({1'b0,1'b0}),
        .DIB({1'b0,1'b0}),
        .DIC({\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_address [13],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_address [0]}),
        .DID({1'b0,1'b0}),
        .DOA(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [37:36]),
        .DOB(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [39:38]),
        .DOC(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [41:40]),
        .DOD(\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47 
       (.ADDRA({1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({u_Alarm_Clock_mig_7series_0_0_mig_n_81,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_address [26]}),
        .DIB({\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_address [23],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_address [10]}),
        .DIC({u_Alarm_Clock_mig_7series_0_0_mig_n_77,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_address [36]}),
        .DID({1'b0,1'b0}),
        .DOA(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [43:42]),
        .DOB(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [45:44]),
        .DOC(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [47:46]),
        .DOD(\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53 
       (.ADDRA({1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_bank [4],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_bank [1]}),
        .DIB({u_Alarm_Clock_mig_7series_0_0_mig_n_73,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_bank [7]}),
        .DIC({\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_bank [3],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_bank [0]}),
        .DID({1'b0,1'b0}),
        .DOA(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [49:48]),
        .DOB(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [51:50]),
        .DOC(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [53:52]),
        .DOD(\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59 
       (.ADDRA({1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({u_Alarm_Clock_mig_7series_0_0_mig_n_69,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_bank [6]}),
        .DIB({\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_address [14],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_address [1]}),
        .DIC({u_Alarm_Clock_mig_7series_0_0_mig_n_65,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_address [27]}),
        .DID({1'b0,1'b0}),
        .DOA(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [55:54]),
        .DOB(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [57:56]),
        .DOC(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [59:58]),
        .DOD(\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65 
       (.ADDRA({1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({1'b0,1'b0}),
        .DIB({1'b0,1'b0}),
        .DIC({\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_address [18],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_address [5]}),
        .DID({1'b0,1'b0}),
        .DOA(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [61:60]),
        .DOB(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [63:62]),
        .DOC(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [65:64]),
        .DOD(\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71 
       (.ADDRA({1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({u_Alarm_Clock_mig_7series_0_0_mig_n_61,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_address [31]}),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [67:66]),
        .DOB(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [69:68]),
        .DOC(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [71:70]),
        .DOD(\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11 
       (.ADDRA({1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({1'b0,1'b0}),
        .DIB({\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_address [15],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_address [2]}),
        .DIC({u_Alarm_Clock_mig_7series_0_0_mig_n_96,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_address [28]}),
        .DID({1'b0,1'b0}),
        .DOA(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [7:6]),
        .DOB(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [9:8]),
        .DOC(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [11:10]),
        .DOD(\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77 
       (.ADDRA({1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_address [22],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_address [9]}),
        .DIB({u_Alarm_Clock_mig_7series_0_0_mig_n_57,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_address [35]}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [73:72]),
        .DOB(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [75:74]),
        .DOC(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [77:76]),
        .DOD(\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79 
       (.ADDRA({1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr }),
        .ADDRB({1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr }),
        .ADDRC({1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr }),
        .ADDRD({1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({1'b0,1'b0}),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out [79:78]),
        .DOB(\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79_DOB_UNCONNECTED [1:0]),
        .DOC(\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79_DOC_UNCONNECTED [1:0]),
        .DOD(\NLW_ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_0_5 
       (.ADDRA({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRB({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRC({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRD({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr }),
        .DIA(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r [1:0]),
        .DIB(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r [3:2]),
        .DIC(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r [5:4]),
        .DID({1'b0,1'b0}),
        .DOA(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [1:0]),
        .DOB(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [3:2]),
        .DOC(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [5:4]),
        .DOD(\NLW_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_0_5_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17 
       (.ADDRA({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRB({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRC({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRD({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr }),
        .DIA(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r [13:12]),
        .DIB(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r [15:14]),
        .DIC(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r [17:16]),
        .DID({1'b0,1'b0}),
        .DOA(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [13:12]),
        .DOB(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [15:14]),
        .DOC(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [17:16]),
        .DOD(\NLW_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23 
       (.ADDRA({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRB({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRC({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRD({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr }),
        .DIA(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r [19:18]),
        .DIB(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r [21:20]),
        .DIC(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r [23:22]),
        .DID({1'b0,1'b0}),
        .DOA(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [19:18]),
        .DOB(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [21:20]),
        .DOC(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [23:22]),
        .DOD(\NLW_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35 
       (.ADDRA({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRB({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRC({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRD({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr }),
        .DIA(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r [31:30]),
        .DIB(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r [33:32]),
        .DIC(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r [35:34]),
        .DID({1'b0,1'b0}),
        .DOA({\ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35_n_0 ,\ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35_n_1 }),
        .DOB(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [33:32]),
        .DOC(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [35:34]),
        .DOD(\NLW_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41 
       (.ADDRA({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRB({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRC({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRD({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr }),
        .DIA(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r [37:36]),
        .DIB(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r [39:38]),
        .DIC(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r [41:40]),
        .DID({1'b0,1'b0}),
        .DOA(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [37:36]),
        .DOB(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [39:38]),
        .DOC(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [41:40]),
        .DOD(\NLW_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47 
       (.ADDRA({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRB({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRC({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRD({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr }),
        .DIA(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r [43:42]),
        .DIB(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r [45:44]),
        .DIC(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r [47:46]),
        .DID({1'b0,1'b0}),
        .DOA(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [43:42]),
        .DOB(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [45:44]),
        .DOC(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [47:46]),
        .DOD(\NLW_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53 
       (.ADDRA({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRB({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRC({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRD({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr }),
        .DIA(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r [49:48]),
        .DIB(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r [51:50]),
        .DIC(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r [53:52]),
        .DID({1'b0,1'b0}),
        .DOA(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [49:48]),
        .DOB(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [51:50]),
        .DOC(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [53:52]),
        .DOD(\NLW_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59 
       (.ADDRA({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRB({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRC({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRD({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr }),
        .DIA(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r [55:54]),
        .DIB(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r [57:56]),
        .DIC(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r [59:58]),
        .DID({1'b0,1'b0}),
        .DOA(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [55:54]),
        .DOB(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [57:56]),
        .DOC(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [59:58]),
        .DOD(\NLW_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65 
       (.ADDRA({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRB({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRC({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRD({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr }),
        .DIA(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r [61:60]),
        .DIB(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r [63:62]),
        .DIC(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r [65:64]),
        .DID({1'b0,1'b0}),
        .DOA(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [61:60]),
        .DOB(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [63:62]),
        .DOC(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [65:64]),
        .DOD(\NLW_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71 
       (.ADDRA({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRB({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRC({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRD({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr }),
        .DIA(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r [67:66]),
        .DIB(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r [69:68]),
        .DIC(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r [71:70]),
        .DID({1'b0,1'b0}),
        .DOA(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [67:66]),
        .DOB(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [69:68]),
        .DOC(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [71:70]),
        .DOD(\NLW_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M \ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11 
       (.ADDRA({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRB({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRC({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in }),
        .ADDRD({1'b0,1'b0,1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr }),
        .DIA(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r [7:6]),
        .DIB(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r [9:8]),
        .DIC(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r [11:10]),
        .DID({1'b0,1'b0}),
        .DOA(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [7:6]),
        .DOB(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [9:8]),
        .DOC(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [11:10]),
        .DOD(\NLW_ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5 
       (.ADDRA({1'b0,u_Alarm_Clock_mig_7series_0_0_mig_n_23,u_Alarm_Clock_mig_7series_0_0_mig_n_22,u_Alarm_Clock_mig_7series_0_0_mig_n_21,u_Alarm_Clock_mig_7series_0_0_mig_n_20}),
        .ADDRB({1'b0,u_Alarm_Clock_mig_7series_0_0_mig_n_23,u_Alarm_Clock_mig_7series_0_0_mig_n_22,u_Alarm_Clock_mig_7series_0_0_mig_n_21,u_Alarm_Clock_mig_7series_0_0_mig_n_20}),
        .ADDRC({1'b0,u_Alarm_Clock_mig_7series_0_0_mig_n_23,u_Alarm_Clock_mig_7series_0_0_mig_n_22,u_Alarm_Clock_mig_7series_0_0_mig_n_21,u_Alarm_Clock_mig_7series_0_0_mig_n_20}),
        .ADDRD({1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [29],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [13]}),
        .DIB({\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [61],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [45]}),
        .DIC({\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [93],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [77]}),
        .DID({1'b0,1'b0}),
        .DOA({\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5_n_0 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5_n_1 }),
        .DOB({\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5_n_2 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5_n_3 }),
        .DOC({\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5_n_4 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5_n_5 }),
        .DOD(\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17 
       (.ADDRA({1'b0,u_Alarm_Clock_mig_7series_0_0_mig_n_23,u_Alarm_Clock_mig_7series_0_0_mig_n_22,u_Alarm_Clock_mig_7series_0_0_mig_n_21,u_Alarm_Clock_mig_7series_0_0_mig_n_20}),
        .ADDRB({1'b0,u_Alarm_Clock_mig_7series_0_0_mig_n_23,u_Alarm_Clock_mig_7series_0_0_mig_n_22,u_Alarm_Clock_mig_7series_0_0_mig_n_21,u_Alarm_Clock_mig_7series_0_0_mig_n_20}),
        .ADDRC({1'b0,u_Alarm_Clock_mig_7series_0_0_mig_n_23,u_Alarm_Clock_mig_7series_0_0_mig_n_22,u_Alarm_Clock_mig_7series_0_0_mig_n_21,u_Alarm_Clock_mig_7series_0_0_mig_n_20}),
        .ADDRD({1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [88],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [72]}),
        .DIB({\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [120],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [104]}),
        .DIC({\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [31],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [15]}),
        .DID({1'b0,1'b0}),
        .DOA({\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_n_0 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_n_1 }),
        .DOB({\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_n_2 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_n_3 }),
        .DOC({\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_n_4 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_n_5 }),
        .DOD(\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23 
       (.ADDRA({1'b0,u_Alarm_Clock_mig_7series_0_0_mig_n_23,u_Alarm_Clock_mig_7series_0_0_mig_n_22,u_Alarm_Clock_mig_7series_0_0_mig_n_21,u_Alarm_Clock_mig_7series_0_0_mig_n_20}),
        .ADDRB({1'b0,u_Alarm_Clock_mig_7series_0_0_mig_n_23,u_Alarm_Clock_mig_7series_0_0_mig_n_22,u_Alarm_Clock_mig_7series_0_0_mig_n_21,u_Alarm_Clock_mig_7series_0_0_mig_n_20}),
        .ADDRC({1'b0,u_Alarm_Clock_mig_7series_0_0_mig_n_23,u_Alarm_Clock_mig_7series_0_0_mig_n_22,u_Alarm_Clock_mig_7series_0_0_mig_n_21,u_Alarm_Clock_mig_7series_0_0_mig_n_20}),
        .ADDRD({1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [63],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [47]}),
        .DIB({\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [95],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [79]}),
        .DIC({\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [127],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [111]}),
        .DID({1'b0,1'b0}),
        .DOA({\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_0 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_1 }),
        .DOB({\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_2 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_3 }),
        .DOC({\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_4 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_5 }),
        .DOD(\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29 
       (.ADDRA({1'b0,u_Alarm_Clock_mig_7series_0_0_mig_n_23,u_Alarm_Clock_mig_7series_0_0_mig_n_22,u_Alarm_Clock_mig_7series_0_0_mig_n_21,u_Alarm_Clock_mig_7series_0_0_mig_n_20}),
        .ADDRB({1'b0,u_Alarm_Clock_mig_7series_0_0_mig_n_23,u_Alarm_Clock_mig_7series_0_0_mig_n_22,u_Alarm_Clock_mig_7series_0_0_mig_n_21,u_Alarm_Clock_mig_7series_0_0_mig_n_20}),
        .ADDRC({1'b0,u_Alarm_Clock_mig_7series_0_0_mig_n_23,u_Alarm_Clock_mig_7series_0_0_mig_n_22,u_Alarm_Clock_mig_7series_0_0_mig_n_21,u_Alarm_Clock_mig_7series_0_0_mig_n_20}),
        .ADDRD({1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({1'b0,1'b0}),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA({\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29_n_0 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29_n_1 }),
        .DOB({\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29_n_2 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29_n_3 }),
        .DOC({\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29_n_4 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29_n_5 }),
        .DOD(\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35 
       (.ADDRA({1'b0,u_Alarm_Clock_mig_7series_0_0_mig_n_23,u_Alarm_Clock_mig_7series_0_0_mig_n_22,u_Alarm_Clock_mig_7series_0_0_mig_n_21,u_Alarm_Clock_mig_7series_0_0_mig_n_20}),
        .ADDRB({1'b0,u_Alarm_Clock_mig_7series_0_0_mig_n_23,u_Alarm_Clock_mig_7series_0_0_mig_n_22,u_Alarm_Clock_mig_7series_0_0_mig_n_21,u_Alarm_Clock_mig_7series_0_0_mig_n_20}),
        .ADDRC({1'b0,u_Alarm_Clock_mig_7series_0_0_mig_n_23,u_Alarm_Clock_mig_7series_0_0_mig_n_22,u_Alarm_Clock_mig_7series_0_0_mig_n_21,u_Alarm_Clock_mig_7series_0_0_mig_n_20}),
        .ADDRD({1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({1'b0,1'b0}),
        .DIB({\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [28],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [12]}),
        .DIC({\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [60],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [44]}),
        .DID({1'b0,1'b0}),
        .DOA({\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_n_0 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_n_1 }),
        .DOB({\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_n_2 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_n_3 }),
        .DOC({\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_n_4 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_n_5 }),
        .DOD(\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41 
       (.ADDRA({1'b0,u_Alarm_Clock_mig_7series_0_0_mig_n_23,u_Alarm_Clock_mig_7series_0_0_mig_n_22,u_Alarm_Clock_mig_7series_0_0_mig_n_21,u_Alarm_Clock_mig_7series_0_0_mig_n_20}),
        .ADDRB({1'b0,u_Alarm_Clock_mig_7series_0_0_mig_n_23,u_Alarm_Clock_mig_7series_0_0_mig_n_22,u_Alarm_Clock_mig_7series_0_0_mig_n_21,u_Alarm_Clock_mig_7series_0_0_mig_n_20}),
        .ADDRC({1'b0,u_Alarm_Clock_mig_7series_0_0_mig_n_23,u_Alarm_Clock_mig_7series_0_0_mig_n_22,u_Alarm_Clock_mig_7series_0_0_mig_n_21,u_Alarm_Clock_mig_7series_0_0_mig_n_20}),
        .ADDRD({1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [92],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [76]}),
        .DIB({\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [124],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [108]}),
        .DIC({\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [26],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [10]}),
        .DID({1'b0,1'b0}),
        .DOA({\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_n_0 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_n_1 }),
        .DOB({\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_n_2 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_n_3 }),
        .DOC({\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_n_4 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_n_5 }),
        .DOD(\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47 
       (.ADDRA({1'b0,u_Alarm_Clock_mig_7series_0_0_mig_n_23,u_Alarm_Clock_mig_7series_0_0_mig_n_22,u_Alarm_Clock_mig_7series_0_0_mig_n_21,u_Alarm_Clock_mig_7series_0_0_mig_n_20}),
        .ADDRB({1'b0,u_Alarm_Clock_mig_7series_0_0_mig_n_23,u_Alarm_Clock_mig_7series_0_0_mig_n_22,u_Alarm_Clock_mig_7series_0_0_mig_n_21,u_Alarm_Clock_mig_7series_0_0_mig_n_20}),
        .ADDRC({1'b0,u_Alarm_Clock_mig_7series_0_0_mig_n_23,u_Alarm_Clock_mig_7series_0_0_mig_n_22,u_Alarm_Clock_mig_7series_0_0_mig_n_21,u_Alarm_Clock_mig_7series_0_0_mig_n_20}),
        .ADDRD({1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [58],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [42]}),
        .DIB({\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [90],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [74]}),
        .DIC({\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [122],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [106]}),
        .DID({1'b0,1'b0}),
        .DOA({\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_0 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_1 }),
        .DOB({\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_2 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_3 }),
        .DOC({\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_4 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_5 }),
        .DOD(\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53 
       (.ADDRA({1'b0,u_Alarm_Clock_mig_7series_0_0_mig_n_23,u_Alarm_Clock_mig_7series_0_0_mig_n_22,u_Alarm_Clock_mig_7series_0_0_mig_n_21,u_Alarm_Clock_mig_7series_0_0_mig_n_20}),
        .ADDRB({1'b0,u_Alarm_Clock_mig_7series_0_0_mig_n_23,u_Alarm_Clock_mig_7series_0_0_mig_n_22,u_Alarm_Clock_mig_7series_0_0_mig_n_21,u_Alarm_Clock_mig_7series_0_0_mig_n_20}),
        .ADDRC({1'b0,u_Alarm_Clock_mig_7series_0_0_mig_n_23,u_Alarm_Clock_mig_7series_0_0_mig_n_22,u_Alarm_Clock_mig_7series_0_0_mig_n_21,u_Alarm_Clock_mig_7series_0_0_mig_n_20}),
        .ADDRD({1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [25],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [9]}),
        .DIB({\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [57],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [41]}),
        .DIC({\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [89],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [73]}),
        .DID({1'b0,1'b0}),
        .DOA({\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_n_0 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_n_1 }),
        .DOB({\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_n_2 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_n_3 }),
        .DOC({\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_n_4 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_n_5 }),
        .DOD(\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59 
       (.ADDRA({1'b0,u_Alarm_Clock_mig_7series_0_0_mig_n_23,u_Alarm_Clock_mig_7series_0_0_mig_n_22,u_Alarm_Clock_mig_7series_0_0_mig_n_21,u_Alarm_Clock_mig_7series_0_0_mig_n_20}),
        .ADDRB({1'b0,u_Alarm_Clock_mig_7series_0_0_mig_n_23,u_Alarm_Clock_mig_7series_0_0_mig_n_22,u_Alarm_Clock_mig_7series_0_0_mig_n_21,u_Alarm_Clock_mig_7series_0_0_mig_n_20}),
        .ADDRC({1'b0,u_Alarm_Clock_mig_7series_0_0_mig_n_23,u_Alarm_Clock_mig_7series_0_0_mig_n_22,u_Alarm_Clock_mig_7series_0_0_mig_n_21,u_Alarm_Clock_mig_7series_0_0_mig_n_20}),
        .ADDRD({1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [121],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [105]}),
        .DIB({\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [27],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [11]}),
        .DIC({\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [59],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [43]}),
        .DID({1'b0,1'b0}),
        .DOA({\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_n_0 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_n_1 }),
        .DOB({\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_n_2 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_n_3 }),
        .DOC({\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_n_4 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_n_5 }),
        .DOD(\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65 
       (.ADDRA({1'b0,u_Alarm_Clock_mig_7series_0_0_mig_n_23,u_Alarm_Clock_mig_7series_0_0_mig_n_22,u_Alarm_Clock_mig_7series_0_0_mig_n_21,u_Alarm_Clock_mig_7series_0_0_mig_n_20}),
        .ADDRB({1'b0,u_Alarm_Clock_mig_7series_0_0_mig_n_23,u_Alarm_Clock_mig_7series_0_0_mig_n_22,u_Alarm_Clock_mig_7series_0_0_mig_n_21,u_Alarm_Clock_mig_7series_0_0_mig_n_20}),
        .ADDRC({1'b0,u_Alarm_Clock_mig_7series_0_0_mig_n_23,u_Alarm_Clock_mig_7series_0_0_mig_n_22,u_Alarm_Clock_mig_7series_0_0_mig_n_21,u_Alarm_Clock_mig_7series_0_0_mig_n_20}),
        .ADDRD({1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [91],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [75]}),
        .DIB({\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [123],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [107]}),
        .DIC({\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [30],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [14]}),
        .DID({1'b0,1'b0}),
        .DOA({\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_n_0 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_n_1 }),
        .DOB({\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_n_2 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_n_3 }),
        .DOC({\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_n_4 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_n_5 }),
        .DOD(\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71 
       (.ADDRA({1'b0,u_Alarm_Clock_mig_7series_0_0_mig_n_23,u_Alarm_Clock_mig_7series_0_0_mig_n_22,u_Alarm_Clock_mig_7series_0_0_mig_n_21,u_Alarm_Clock_mig_7series_0_0_mig_n_20}),
        .ADDRB({1'b0,u_Alarm_Clock_mig_7series_0_0_mig_n_23,u_Alarm_Clock_mig_7series_0_0_mig_n_22,u_Alarm_Clock_mig_7series_0_0_mig_n_21,u_Alarm_Clock_mig_7series_0_0_mig_n_20}),
        .ADDRC({1'b0,u_Alarm_Clock_mig_7series_0_0_mig_n_23,u_Alarm_Clock_mig_7series_0_0_mig_n_22,u_Alarm_Clock_mig_7series_0_0_mig_n_21,u_Alarm_Clock_mig_7series_0_0_mig_n_20}),
        .ADDRD({1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [62],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [46]}),
        .DIB({\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [94],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [78]}),
        .DIC({\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [126],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [110]}),
        .DID({1'b0,1'b0}),
        .DOA({\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_n_0 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_n_1 }),
        .DOB({\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_n_2 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_n_3 }),
        .DOC({\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_n_4 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_n_5 }),
        .DOD(\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11 
       (.ADDRA({1'b0,u_Alarm_Clock_mig_7series_0_0_mig_n_23,u_Alarm_Clock_mig_7series_0_0_mig_n_22,u_Alarm_Clock_mig_7series_0_0_mig_n_21,u_Alarm_Clock_mig_7series_0_0_mig_n_20}),
        .ADDRB({1'b0,u_Alarm_Clock_mig_7series_0_0_mig_n_23,u_Alarm_Clock_mig_7series_0_0_mig_n_22,u_Alarm_Clock_mig_7series_0_0_mig_n_21,u_Alarm_Clock_mig_7series_0_0_mig_n_20}),
        .ADDRC({1'b0,u_Alarm_Clock_mig_7series_0_0_mig_n_23,u_Alarm_Clock_mig_7series_0_0_mig_n_22,u_Alarm_Clock_mig_7series_0_0_mig_n_21,u_Alarm_Clock_mig_7series_0_0_mig_n_20}),
        .ADDRD({1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [125],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [109]}),
        .DIB({\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [24],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [8]}),
        .DIC({\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [56],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [40]}),
        .DID({1'b0,1'b0}),
        .DOA({\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_n_0 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_n_1 }),
        .DOB({\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_n_2 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_n_3 }),
        .DOC({\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_n_4 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_n_5 }),
        .DOD(\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77 
       (.ADDRA({1'b0,u_Alarm_Clock_mig_7series_0_0_mig_n_23,u_Alarm_Clock_mig_7series_0_0_mig_n_22,u_Alarm_Clock_mig_7series_0_0_mig_n_21,u_Alarm_Clock_mig_7series_0_0_mig_n_20}),
        .ADDRB({1'b0,u_Alarm_Clock_mig_7series_0_0_mig_n_23,u_Alarm_Clock_mig_7series_0_0_mig_n_22,u_Alarm_Clock_mig_7series_0_0_mig_n_21,u_Alarm_Clock_mig_7series_0_0_mig_n_20}),
        .ADDRC({1'b0,u_Alarm_Clock_mig_7series_0_0_mig_n_23,u_Alarm_Clock_mig_7series_0_0_mig_n_22,u_Alarm_Clock_mig_7series_0_0_mig_n_21,u_Alarm_Clock_mig_7series_0_0_mig_n_20}),
        .ADDRD({1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({u_Alarm_Clock_mig_7series_0_0_mig_n_182,u_Alarm_Clock_mig_7series_0_0_mig_n_183}),
        .DIB({u_Alarm_Clock_mig_7series_0_0_mig_n_180,u_Alarm_Clock_mig_7series_0_0_mig_n_181}),
        .DIC({u_Alarm_Clock_mig_7series_0_0_mig_n_178,u_Alarm_Clock_mig_7series_0_0_mig_n_179}),
        .DID({1'b0,1'b0}),
        .DOA({\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_n_0 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_n_1 }),
        .DOB({\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_n_2 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_n_3 }),
        .DOC({\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_n_4 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_n_5 }),
        .DOD(\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M \ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79 
       (.ADDRA({1'b0,u_Alarm_Clock_mig_7series_0_0_mig_n_23,u_Alarm_Clock_mig_7series_0_0_mig_n_22,u_Alarm_Clock_mig_7series_0_0_mig_n_21,u_Alarm_Clock_mig_7series_0_0_mig_n_20}),
        .ADDRB({1'b0,u_Alarm_Clock_mig_7series_0_0_mig_n_23,u_Alarm_Clock_mig_7series_0_0_mig_n_22,u_Alarm_Clock_mig_7series_0_0_mig_n_21,u_Alarm_Clock_mig_7series_0_0_mig_n_20}),
        .ADDRC({1'b0,u_Alarm_Clock_mig_7series_0_0_mig_n_23,u_Alarm_Clock_mig_7series_0_0_mig_n_22,u_Alarm_Clock_mig_7series_0_0_mig_n_21,u_Alarm_Clock_mig_7series_0_0_mig_n_20}),
        .ADDRD({1'b0,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr }),
        .DIA({u_Alarm_Clock_mig_7series_0_0_mig_n_176,u_Alarm_Clock_mig_7series_0_0_mig_n_177}),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA({\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79_n_0 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79_n_1 }),
        .DOB(\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79_DOB_UNCONNECTED [1:0]),
        .DOC(\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79_DOC_UNCONNECTED [1:0]),
        .DOD(\NLW_ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79_DOD_UNCONNECTED [1:0]),
        .WCLK(ui_clk),
        .WE(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ));
  Alarm_Clock_mig_7series_0_0_Alarm_Clock_mig_7series_0_0_mig u_Alarm_Clock_mig_7series_0_0_mig
       (.CLKB0(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk ),
        .CLKB0_5(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk ),
        .Q(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr ),
        .app_ref_ack(app_ref_ack),
        .app_sr_active(app_sr_active),
        .aresetn(aresetn),
        .ddr2_addr(ddr2_addr),
        .ddr2_ba(ddr2_ba),
        .ddr2_cas_n(ddr2_cas_n),
        .ddr2_cke(ddr2_cke),
        .ddr2_cs_n(ddr2_cs_n),
        .ddr2_dm(ddr2_dm),
        .ddr2_dq(ddr2_dq),
        .ddr2_dqs_n(ddr2_dqs_n),
        .ddr2_dqs_p(ddr2_dqs_p),
        .ddr2_odt(ddr2_odt),
        .ddr2_ras_n(ddr2_ras_n),
        .ddr2_we_n(ddr2_we_n),
        .ddr_ck_out({ddr2_ck_n,ddr2_ck_p}),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] ({\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [71:32],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_out [23:0]}),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79] ({\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out [79:24],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_out [15:8]}),
        .\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall3_r_reg[5] ({\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [79:24],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/rd_data_r [17:6]}),
        .\gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall3_r_reg[6] ({\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r [71:30],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/rd_data_r [23:0]}),
        .iserdes_clk(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk ),
        .iserdes_clk_0(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk ),
        .mem_out(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_out ),
        .mmcm_locked(mmcm_locked),
        .\my_empty_reg[7] ({\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [117],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [101],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [85],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [69],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [53],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [37],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [21],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [5],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [119],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [103],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [87],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [71],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [55],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [39],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [23],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [7],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [116],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [100],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [84],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [68],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [52],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [36],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [20],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [4],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [113],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [97],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [81],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [65],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [49],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [33],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [17],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [1],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [115],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [99],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [83],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [67],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [51],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [35],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [19],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [3],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [118],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [102],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [86],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [70],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [54],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [38],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [22],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [6],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [112],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [96],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [80],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [64],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [48],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [32],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [16],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [0],u_Alarm_Clock_mig_7series_0_0_mig_n_160,u_Alarm_Clock_mig_7series_0_0_mig_n_161,u_Alarm_Clock_mig_7series_0_0_mig_n_162,u_Alarm_Clock_mig_7series_0_0_mig_n_163,u_Alarm_Clock_mig_7series_0_0_mig_n_164,u_Alarm_Clock_mig_7series_0_0_mig_n_165,u_Alarm_Clock_mig_7series_0_0_mig_n_166,u_Alarm_Clock_mig_7series_0_0_mig_n_167,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [114],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [98],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [82],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [66],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [50],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [34],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [18],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [2]}),
        .\my_empty_reg[7]_0 ({u_Alarm_Clock_mig_7series_0_0_mig_n_176,u_Alarm_Clock_mig_7series_0_0_mig_n_177,u_Alarm_Clock_mig_7series_0_0_mig_n_178,u_Alarm_Clock_mig_7series_0_0_mig_n_179,u_Alarm_Clock_mig_7series_0_0_mig_n_180,u_Alarm_Clock_mig_7series_0_0_mig_n_181,u_Alarm_Clock_mig_7series_0_0_mig_n_182,u_Alarm_Clock_mig_7series_0_0_mig_n_183,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [126],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [110],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [94],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [78],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [62],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [46],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [30],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [14],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [123],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [107],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [91],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [75],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [59],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [43],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [27],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [11],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [121],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [105],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [89],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [73],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [57],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [41],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [25],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [9],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [122],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [106],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [90],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [74],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [58],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [42],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [26],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [10],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [124],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [108],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [92],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [76],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [60],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [44],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [28],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [12],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [127],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [111],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [95],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [79],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [63],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [47],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [31],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [15],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [120],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [104],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [88],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [72],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [56],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [40],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [24],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [8],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [125],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [109],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [93],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [77],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [61],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [45],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [29],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_wrdata [13]}),
        .out(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in ),
        .p_1_in(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en ),
        .phy_dout({u_Alarm_Clock_mig_7series_0_0_mig_n_57,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_address [35],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_address [22],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_address [9],u_Alarm_Clock_mig_7series_0_0_mig_n_61,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_address [31],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_address [18],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_address [5],u_Alarm_Clock_mig_7series_0_0_mig_n_65,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_address [27],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_address [14],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_address [1],u_Alarm_Clock_mig_7series_0_0_mig_n_69,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_bank [6],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_bank [3],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_bank [0],u_Alarm_Clock_mig_7series_0_0_mig_n_73,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_bank [7],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_bank [4],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_bank [1],u_Alarm_Clock_mig_7series_0_0_mig_n_77,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_address [36],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_address [23],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_address [10],u_Alarm_Clock_mig_7series_0_0_mig_n_81,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_address [26],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_address [13],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_address [0],u_Alarm_Clock_mig_7series_0_0_mig_n_85,u_Alarm_Clock_mig_7series_0_0_mig_n_86,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_ras_n ,init_calib_complete,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_bank [8],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_bank [5],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_bank [2],u_Alarm_Clock_mig_7series_0_0_mig_n_92,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_address [29],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_address [16],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_address [3],u_Alarm_Clock_mig_7series_0_0_mig_n_96,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_address [28],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_address [15],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_address [2],u_Alarm_Clock_mig_7series_0_0_mig_n_100,\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_address [38],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_address [25],\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/mux_address [12]}),
        .rd_ptr(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/rd_ptr ),
        .\rd_ptr_reg[3] ({\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79_n_0 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79_n_1 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_n_4 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_n_5 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_n_2 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_n_3 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_n_0 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_n_1 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_n_4 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_n_5 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_n_2 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_n_3 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_n_0 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_n_1 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_n_4 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_n_5 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_n_2 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_n_3 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_n_0 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_n_1 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_n_4 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_n_5 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_n_2 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_n_3 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_n_0 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_n_1 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_n_4 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_n_5 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_n_2 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_n_3 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_n_0 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_n_1 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_4 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_5 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_2 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_3 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_0 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_1 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_n_4 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_n_5 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_n_2 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_n_3 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_n_0 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_n_1 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_n_4 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_n_5 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_n_2 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_n_3 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_n_0 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_n_1 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29_n_4 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29_n_5 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29_n_2 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29_n_3 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29_n_0 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29_n_1 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_4 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_5 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_2 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_3 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_0 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_1 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_n_4 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_n_5 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_n_2 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_n_3 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_n_0 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_n_1 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_n_4 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_n_5 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_n_2 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_n_3 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_n_0 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_n_1 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5_n_4 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5_n_5 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5_n_2 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5_n_3 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5_n_0 ,\ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5_n_1 }),
        .\rd_ptr_reg[3]_0 ({\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79_n_0 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79_n_1 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_n_4 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_n_5 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_n_2 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_n_3 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_n_0 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77_n_1 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_n_4 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_n_5 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_n_2 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_n_3 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_n_0 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71_n_1 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_n_4 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_n_5 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_n_2 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_n_3 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_n_0 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65_n_1 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_n_4 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_n_5 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_n_2 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_n_3 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_n_0 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59_n_1 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_n_4 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_n_5 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_n_2 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_n_3 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_n_0 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53_n_1 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_4 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_5 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_2 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_3 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_0 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47_n_1 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_n_4 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_n_5 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_n_2 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_n_3 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_n_0 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41_n_1 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_n_4 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_n_5 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_n_2 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_n_3 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_n_0 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35_n_1 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29_n_4 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29_n_5 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29_n_2 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29_n_3 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29_n_0 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29_n_1 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_4 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_5 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_2 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_3 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_0 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23_n_1 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_n_4 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_n_5 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_n_2 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_n_3 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_n_0 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17_n_1 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_n_4 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_n_5 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_n_2 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_n_3 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_n_0 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11_n_1 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5_n_4 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5_n_5 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5_n_2 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5_n_3 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5_n_0 ,\ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5_n_1 }),
        .\rd_ptr_timing_reg[1] (\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_0_in ),
        .\rd_ptr_timing_reg[2] (u_Alarm_Clock_mig_7series_0_0_mig_n_9),
        .\rd_ptr_timing_reg[2]_0 (u_Alarm_Clock_mig_7series_0_0_mig_n_10),
        .\rd_ptr_timing_reg[2]_1 (u_Alarm_Clock_mig_7series_0_0_mig_n_11),
        .\rd_ptr_timing_reg[2]_2 (u_Alarm_Clock_mig_7series_0_0_mig_n_12),
        .\rd_ptr_timing_reg[2]_3 (u_Alarm_Clock_mig_7series_0_0_mig_n_20),
        .\rd_ptr_timing_reg[2]_4 (u_Alarm_Clock_mig_7series_0_0_mig_n_21),
        .\rd_ptr_timing_reg[2]_5 (u_Alarm_Clock_mig_7series_0_0_mig_n_22),
        .\rd_ptr_timing_reg[2]_6 (u_Alarm_Clock_mig_7series_0_0_mig_n_23),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_arburst(s_axi_arburst[1]),
        .s_axi_arid(s_axi_arid),
        .s_axi_arlen(s_axi_arlen),
        .s_axi_arqos(s_axi_arqos),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awburst(s_axi_awburst[1]),
        .s_axi_awid(s_axi_awid),
        .s_axi_awlen(s_axi_awlen),
        .s_axi_awqos(s_axi_awqos),
        .s_axi_awready(s_axi_awready),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bid(s_axi_bid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rid(s_axi_rid),
        .s_axi_rlast(s_axi_rlast),
        .s_axi_rready(s_axi_rready),
        .\s_axi_rresp[1] ({\^s_axi_rresp ,s_axi_rdata}),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wready(s_axi_wready),
        .s_axi_wstrb(s_axi_wstrb),
        .s_axi_wvalid(s_axi_wvalid),
        .sys_clk_i(sys_clk_i),
        .sys_rst(sys_rst),
        .ui_addn_clk_0(ui_addn_clk_0),
        .ui_addn_clk_1(ui_addn_clk_1),
        .ui_addn_clk_2(ui_addn_clk_2),
        .ui_addn_clk_3(ui_addn_clk_3),
        .ui_addn_clk_4(ui_addn_clk_4),
        .ui_clk(ui_clk),
        .ui_clk_sync_rst(ui_clk_sync_rst),
        .wr_en(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en ),
        .wr_en_2(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ),
        .wr_en_3(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ),
        .wr_en_4(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en ),
        .wr_ptr(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr ),
        .wr_ptr_1(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_ptr ),
        .\wr_ptr_timing_reg[2] (\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr ),
        .\wr_ptr_timing_reg[2]_0 (\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr ));
endmodule

module Alarm_Clock_mig_7series_0_0_Alarm_Clock_mig_7series_0_0_mig
   (ui_clk,
    ui_clk_sync_rst,
    app_ref_ack,
    ddr2_cas_n,
    ddr2_ras_n,
    ddr2_we_n,
    out,
    iserdes_clk,
    \rd_ptr_timing_reg[2] ,
    \rd_ptr_timing_reg[2]_0 ,
    \rd_ptr_timing_reg[2]_1 ,
    \rd_ptr_timing_reg[2]_2 ,
    rd_ptr,
    \rd_ptr_timing_reg[1] ,
    iserdes_clk_0,
    \rd_ptr_timing_reg[2]_3 ,
    \rd_ptr_timing_reg[2]_4 ,
    \rd_ptr_timing_reg[2]_5 ,
    \rd_ptr_timing_reg[2]_6 ,
    ddr2_addr,
    ddr2_ba,
    ddr2_cs_n,
    ddr2_odt,
    ddr2_cke,
    ddr2_dm,
    app_sr_active,
    s_axi_awready,
    s_axi_wready,
    s_axi_bid,
    s_axi_arready,
    s_axi_bvalid,
    mmcm_locked,
    ui_addn_clk_0,
    ui_addn_clk_1,
    ui_addn_clk_2,
    ui_addn_clk_3,
    ui_addn_clk_4,
    phy_dout,
    \my_empty_reg[7] ,
    \my_empty_reg[7]_0 ,
    wr_en,
    wr_ptr,
    Q,
    \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall3_r_reg[5] ,
    \wr_ptr_timing_reg[2] ,
    wr_ptr_1,
    \wr_ptr_timing_reg[2]_0 ,
    \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall3_r_reg[6] ,
    \s_axi_rresp[1] ,
    s_axi_rid,
    p_1_in,
    wr_en_2,
    wr_en_3,
    s_axi_rvalid,
    s_axi_rlast,
    wr_en_4,
    ddr_ck_out,
    ddr2_dq,
    ddr2_dqs_p,
    ddr2_dqs_n,
    CLKB0,
    CLKB0_5,
    aresetn,
    s_axi_bready,
    s_axi_arid,
    mem_out,
    sys_rst,
    \rd_ptr_reg[3] ,
    \rd_ptr_reg[3]_0 ,
    sys_clk_i,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79] ,
    s_axi_rready,
    s_axi_wvalid,
    s_axi_awvalid,
    s_axi_awlen,
    s_axi_awaddr,
    s_axi_arlen,
    s_axi_araddr,
    s_axi_arvalid,
    s_axi_awburst,
    s_axi_arburst,
    s_axi_arqos,
    s_axi_awid,
    s_axi_awqos,
    s_axi_wdata,
    s_axi_wstrb);
  output ui_clk;
  output ui_clk_sync_rst;
  output app_ref_ack;
  output ddr2_cas_n;
  output ddr2_ras_n;
  output ddr2_we_n;
  output [1:0]out;
  output iserdes_clk;
  output \rd_ptr_timing_reg[2] ;
  output \rd_ptr_timing_reg[2]_0 ;
  output \rd_ptr_timing_reg[2]_1 ;
  output \rd_ptr_timing_reg[2]_2 ;
  output [3:0]rd_ptr;
  output [1:0]\rd_ptr_timing_reg[1] ;
  output iserdes_clk_0;
  output \rd_ptr_timing_reg[2]_3 ;
  output \rd_ptr_timing_reg[2]_4 ;
  output \rd_ptr_timing_reg[2]_5 ;
  output \rd_ptr_timing_reg[2]_6 ;
  output [12:0]ddr2_addr;
  output [2:0]ddr2_ba;
  output [0:0]ddr2_cs_n;
  output [0:0]ddr2_odt;
  output [0:0]ddr2_cke;
  output [1:0]ddr2_dm;
  output app_sr_active;
  output s_axi_awready;
  output s_axi_wready;
  output [0:0]s_axi_bid;
  output s_axi_arready;
  output s_axi_bvalid;
  output mmcm_locked;
  output ui_addn_clk_0;
  output ui_addn_clk_1;
  output ui_addn_clk_2;
  output ui_addn_clk_3;
  output ui_addn_clk_4;
  output [46:0]phy_dout;
  output [71:0]\my_empty_reg[7] ;
  output [71:0]\my_empty_reg[7]_0 ;
  output wr_en;
  output [1:0]wr_ptr;
  output [3:0]Q;
  output [67:0]\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall3_r_reg[5] ;
  output [3:0]\wr_ptr_timing_reg[2] ;
  output [1:0]wr_ptr_1;
  output [3:0]\wr_ptr_timing_reg[2]_0 ;
  output [65:0]\gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall3_r_reg[6] ;
  output [128:0]\s_axi_rresp[1] ;
  output [0:0]s_axi_rid;
  output p_1_in;
  output wr_en_2;
  output wr_en_3;
  output s_axi_rvalid;
  output s_axi_rlast;
  output wr_en_4;
  output [1:0]ddr_ck_out;
  inout [15:0]ddr2_dq;
  inout [1:0]ddr2_dqs_p;
  inout [1:0]ddr2_dqs_n;
  input CLKB0;
  input CLKB0_5;
  input aresetn;
  input s_axi_bready;
  input [0:0]s_axi_arid;
  input [79:0]mem_out;
  input sys_rst;
  input [79:0]\rd_ptr_reg[3] ;
  input [79:0]\rd_ptr_reg[3]_0 ;
  input sys_clk_i;
  input [63:0]\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] ;
  input [63:0]\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79] ;
  input s_axi_rready;
  input s_axi_wvalid;
  input s_axi_awvalid;
  input [7:0]s_axi_awlen;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_arlen;
  input [31:0]s_axi_araddr;
  input s_axi_arvalid;
  input [0:0]s_axi_awburst;
  input [0:0]s_axi_arburst;
  input [3:0]s_axi_arqos;
  input [0:0]s_axi_awid;
  input [3:0]s_axi_awqos;
  input [127:0]s_axi_wdata;
  input [15:0]s_axi_wstrb;

  wire CLKB0;
  wire CLKB0_5;
  wire [3:0]Q;
  wire app_ref_ack;
  wire app_sr_active;
  wire aresetn;
  wire [12:0]ddr2_addr;
  wire [2:0]ddr2_ba;
  wire ddr2_cas_n;
  wire [0:0]ddr2_cke;
  wire [0:0]ddr2_cs_n;
  wire [1:0]ddr2_dm;
  wire [15:0]ddr2_dq;
  wire [1:0]ddr2_dqs_n;
  wire [1:0]ddr2_dqs_p;
  wire [0:0]ddr2_odt;
  wire ddr2_ras_n;
  wire ddr2_we_n;
  wire [1:0]ddr_ck_out;
  wire [63:0]\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] ;
  wire [63:0]\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79] ;
  wire freq_refclk;
  wire [67:0]\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall3_r_reg[5] ;
  wire [65:0]\gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall3_r_reg[6] ;
  wire iserdes_clk;
  wire iserdes_clk_0;
  wire \mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_shift_r0 ;
  wire \mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_limit_r0 ;
  wire \mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_cnt_dec ;
  wire \mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt0_en_r ;
  wire [11:0]\mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_100 ;
  wire \mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/p_1_in ;
  wire \mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/p_3_in ;
  wire \mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/pi_fine_dly_dec_done_r ;
  wire \mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row0_rd_done1 ;
  wire \mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/prbs_rdlvl_done_pulse ;
  wire \mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/RST0 ;
  wire [79:0]mem_out;
  wire mem_refclk;
  wire mmcm_locked;
  wire [71:0]\my_empty_reg[7] ;
  wire [71:0]\my_empty_reg[7]_0 ;
  wire [1:0]out;
  wire p_1_in;
  wire [46:0]phy_dout;
  wire pll_locked;
  wire [3:0]rd_ptr;
  wire [79:0]\rd_ptr_reg[3] ;
  wire [79:0]\rd_ptr_reg[3]_0 ;
  wire [1:0]\rd_ptr_timing_reg[1] ;
  wire \rd_ptr_timing_reg[2] ;
  wire \rd_ptr_timing_reg[2]_0 ;
  wire \rd_ptr_timing_reg[2]_1 ;
  wire \rd_ptr_timing_reg[2]_2 ;
  wire \rd_ptr_timing_reg[2]_3 ;
  wire \rd_ptr_timing_reg[2]_4 ;
  wire \rd_ptr_timing_reg[2]_5 ;
  wire \rd_ptr_timing_reg[2]_6 ;
  wire ref_dll_lock;
  wire [31:0]s_axi_araddr;
  wire [0:0]s_axi_arburst;
  wire [0:0]s_axi_arid;
  wire [7:0]s_axi_arlen;
  wire [3:0]s_axi_arqos;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [31:0]s_axi_awaddr;
  wire [0:0]s_axi_awburst;
  wire [0:0]s_axi_awid;
  wire [7:0]s_axi_awlen;
  wire [3:0]s_axi_awqos;
  wire s_axi_awready;
  wire s_axi_awvalid;
  wire [0:0]s_axi_bid;
  wire s_axi_bready;
  wire s_axi_bvalid;
  wire [0:0]s_axi_rid;
  wire s_axi_rlast;
  wire s_axi_rready;
  wire [128:0]\s_axi_rresp[1] ;
  wire s_axi_rvalid;
  wire [127:0]s_axi_wdata;
  wire s_axi_wready;
  wire [15:0]s_axi_wstrb;
  wire s_axi_wvalid;
  wire sync_pulse;
  wire sys_clk_i;
  wire sys_rst;
  wire sys_rst_act_hi;
  wire u_ddr2_clk_ibuf_n_0;
  wire u_ddr2_infrastructure_n_12;
  wire u_ddr2_infrastructure_n_13;
  wire u_ddr2_infrastructure_n_14;
  wire u_ddr2_infrastructure_n_15;
  wire u_ddr2_infrastructure_n_16;
  wire u_ddr2_infrastructure_n_17;
  wire u_ddr2_infrastructure_n_18;
  wire u_ddr2_infrastructure_n_19;
  wire u_ddr2_infrastructure_n_20;
  wire u_ddr2_infrastructure_n_21;
  wire u_ddr2_infrastructure_n_22;
  wire u_ddr2_infrastructure_n_23;
  wire u_ddr2_infrastructure_n_24;
  wire u_ddr2_infrastructure_n_25;
  wire u_ddr2_infrastructure_n_26;
  wire u_ddr2_infrastructure_n_27;
  wire u_ddr2_infrastructure_n_31;
  wire u_ddr2_infrastructure_n_32;
  wire u_iodelay_ctrl_n_0;
  wire u_memc_ui_top_axi_n_50;
  wire u_memc_ui_top_axi_n_52;
  wire u_memc_ui_top_axi_n_53;
  wire ui_addn_clk_0;
  wire ui_addn_clk_1;
  wire ui_addn_clk_2;
  wire ui_addn_clk_3;
  wire ui_addn_clk_4;
  wire ui_clk;
  wire ui_clk_sync_rst;
  wire wr_en;
  wire wr_en_2;
  wire wr_en_3;
  wire wr_en_4;
  wire [1:0]wr_ptr;
  wire [1:0]wr_ptr_1;
  wire [3:0]\wr_ptr_timing_reg[2] ;
  wire [3:0]\wr_ptr_timing_reg[2]_0 ;

  Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_tempmon \temp_mon_enabled.u_tempmon 
       (.D(\mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_100 ),
        .mmcm_clk(u_ddr2_clk_ibuf_n_0),
        .rstdiv0_sync_r1_reg_rep(ui_clk_sync_rst),
        .sys_rst(ui_clk));
  Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_clk_ibuf u_ddr2_clk_ibuf
       (.mmcm_clk(u_ddr2_clk_ibuf_n_0),
        .sys_clk_i(sys_clk_i));
  Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_infrastructure u_ddr2_infrastructure
       (.AS(sys_rst_act_hi),
        .I572(u_ddr2_infrastructure_n_27),
        .RST0(\mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/RST0 ),
        .SR(u_ddr2_infrastructure_n_12),
        .SS(u_ddr2_infrastructure_n_20),
        .\cal2_state_r_reg[0] (u_ddr2_infrastructure_n_14),
        .clear(u_ddr2_infrastructure_n_31),
        .cmd_delay_start_r6_reg(u_memc_ui_top_axi_n_50),
        .\cnt_shift_r_reg[0] (u_ddr2_infrastructure_n_24),
        .\cnt_shift_r_reg[0]_0 (\mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_shift_r0 ),
        .\complex_num_reads_dec_reg[0] (u_ddr2_infrastructure_n_21),
        .\complex_num_reads_dec_reg[1] (u_ddr2_infrastructure_n_22),
        .\complex_num_writes_dec_reg[0] (u_ddr2_infrastructure_n_23),
        .complex_row0_rd_done1(\mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row0_rd_done1 ),
        .\en_cnt_div4.wrlvl_odt_reg (u_ddr2_infrastructure_n_16),
        .freq_refclk(freq_refclk),
        .\init_state_r_reg[6] ({u_ddr2_infrastructure_n_17,u_ddr2_infrastructure_n_18}),
        .\lane_cnt_po_r_reg[0] (u_ddr2_infrastructure_n_15),
        .mem_refclk(mem_refclk),
        .mmcm_clk(u_ddr2_clk_ibuf_n_0),
        .mmcm_locked(mmcm_locked),
        .new_cnt_cpt_r_reg(u_memc_ui_top_axi_n_52),
        .p_1_in(\mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/p_1_in ),
        .p_3_in(\mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/p_3_in ),
        .pi_cnt_dec(\mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_cnt_dec ),
        .pi_fine_dly_dec_done_r(\mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/pi_fine_dly_dec_done_r ),
        .pll_locked(pll_locked),
        .prbs_rdlvl_done_pulse(\mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/prbs_rdlvl_done_pulse ),
        .\rd_ptr_reg[0] (u_ddr2_infrastructure_n_13),
        .rdlvl_stg1_start_reg(u_memc_ui_top_axi_n_53),
        .\rst_ref_sync_r_reg[0][14] (u_iodelay_ctrl_n_0),
        .samp_edge_cnt0_en_r(\mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt0_en_r ),
        .\sr_cntrl.sre_request_logic.sre_request_r_reg (u_ddr2_infrastructure_n_25),
        .sync_pulse(sync_pulse),
        .\tap_cnt_cpt_r_reg[0] (\mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_limit_r0 ),
        .\three_dec_max_limit_reg[0] (u_ddr2_infrastructure_n_19),
        .ui_addn_clk_0(ui_addn_clk_0),
        .ui_addn_clk_1(ui_addn_clk_1),
        .ui_addn_clk_2(ui_addn_clk_2),
        .ui_addn_clk_3(ui_addn_clk_3),
        .ui_addn_clk_4(ui_addn_clk_4),
        .ui_clk(ui_clk),
        .ui_clk_sync_rst(ui_clk_sync_rst),
        .\wait_cnt_r_reg[0] (u_ddr2_infrastructure_n_32),
        .\wtr_timer.wtr_cnt_r_reg[1] (u_ddr2_infrastructure_n_26));
  Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_iodelay_ctrl u_iodelay_ctrl
       (.AS(sys_rst_act_hi),
        .mmcm_clk(u_ddr2_clk_ibuf_n_0),
        .ref_dll_lock(ref_dll_lock),
        .rst_sync_r1_reg(u_iodelay_ctrl_n_0),
        .sys_rst(sys_rst),
        .sys_rst_0(mmcm_locked));
  (* X_CORE_INFO = "mig_7series_v4_0_ddr2_7Series, Alarm_Clock_mig_7series_0_0, 2016.2" *) 
  Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_memc_ui_top_axi u_memc_ui_top_axi
       (.CLKB0(CLKB0),
        .CLKB0_5(CLKB0_5),
        .D(\mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_100 ),
        .I572(u_ddr2_infrastructure_n_27),
        .Q(\gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall3_r_reg[6] ),
        .RST0(\mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/RST0 ),
        .SR(u_ddr2_infrastructure_n_12),
        .SS(u_ddr2_infrastructure_n_20),
        .app_ref_ack(app_ref_ack),
        .app_sr_active(app_sr_active),
        .aresetn(aresetn),
        .clear(u_ddr2_infrastructure_n_31),
        .complex_row0_rd_done1(\mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row0_rd_done1 ),
        .ddr2_addr(ddr2_addr),
        .ddr2_ba(ddr2_ba),
        .ddr2_cas_n(ddr2_cas_n),
        .ddr2_cke(ddr2_cke),
        .ddr2_cs_n(ddr2_cs_n),
        .ddr2_dm(ddr2_dm),
        .ddr2_dq(ddr2_dq),
        .ddr2_dqs_n(ddr2_dqs_n),
        .ddr2_dqs_p(ddr2_dqs_p),
        .ddr2_odt(ddr2_odt),
        .ddr2_ras_n(ddr2_ras_n),
        .ddr2_we_n(ddr2_we_n),
        .ddr_ck_out(ddr_ck_out),
        .\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] (iserdes_clk),
        .\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 (iserdes_clk_0),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79] ),
        .freq_refclk(freq_refclk),
        .\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall3_r_reg[5] (\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall3_r_reg[5] ),
        .idelay_tap_limit_r_reg(u_memc_ui_top_axi_n_52),
        .mem_out(mem_out),
        .mem_refclk(mem_refclk),
        .\my_empty_reg[7] (\my_empty_reg[7] ),
        .\my_empty_reg[7]_0 (\my_empty_reg[7]_0 ),
        .new_cnt_cpt_r_reg(\mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_limit_r0 ),
        .out(out),
        .p_1_in(p_1_in),
        .p_1_in_0(\mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/p_1_in ),
        .p_3_in(\mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/p_3_in ),
        .phy_dout(phy_dout),
        .pi_cnt_dec(\mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_cnt_dec ),
        .pi_cnt_dec_reg(u_ddr2_infrastructure_n_32),
        .pi_fine_dly_dec_done_r(\mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/pi_fine_dly_dec_done_r ),
        .pll_locked(pll_locked),
        .po_en_stg2_f_reg(u_memc_ui_top_axi_n_50),
        .prbs_rdlvl_done_pulse(\mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/prbs_rdlvl_done_pulse ),
        .\rd_ptr_reg[3] (\rd_ptr_reg[3] ),
        .\rd_ptr_reg[3]_0 (\rd_ptr_reg[3]_0 ),
        .\rd_ptr_timing_reg[1] (\rd_ptr_timing_reg[1] ),
        .\rd_ptr_timing_reg[2] (\rd_ptr_timing_reg[2] ),
        .\rd_ptr_timing_reg[2]_0 (\rd_ptr_timing_reg[2]_0 ),
        .\rd_ptr_timing_reg[2]_1 (\rd_ptr_timing_reg[2]_1 ),
        .\rd_ptr_timing_reg[2]_10 (\rd_ptr_timing_reg[2]_6 ),
        .\rd_ptr_timing_reg[2]_2 (\rd_ptr_timing_reg[2]_2 ),
        .\rd_ptr_timing_reg[2]_3 (rd_ptr[0]),
        .\rd_ptr_timing_reg[2]_4 (rd_ptr[1]),
        .\rd_ptr_timing_reg[2]_5 (rd_ptr[2]),
        .\rd_ptr_timing_reg[2]_6 (rd_ptr[3]),
        .\rd_ptr_timing_reg[2]_7 (\rd_ptr_timing_reg[2]_3 ),
        .\rd_ptr_timing_reg[2]_8 (\rd_ptr_timing_reg[2]_4 ),
        .\rd_ptr_timing_reg[2]_9 (\rd_ptr_timing_reg[2]_5 ),
        .rdlvl_stg1_start_r_reg(u_memc_ui_top_axi_n_53),
        .rdlvl_stg1_start_reg(\mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_shift_r0 ),
        .ref_dll_lock(ref_dll_lock),
        .rstdiv0_sync_r1_reg_rep(ui_clk_sync_rst),
        .rstdiv0_sync_r1_reg_rep__1(u_ddr2_infrastructure_n_13),
        .rstdiv0_sync_r1_reg_rep__11(u_ddr2_infrastructure_n_23),
        .rstdiv0_sync_r1_reg_rep__12(u_ddr2_infrastructure_n_24),
        .rstdiv0_sync_r1_reg_rep__13(u_ddr2_infrastructure_n_25),
        .rstdiv0_sync_r1_reg_rep__14(u_ddr2_infrastructure_n_26),
        .rstdiv0_sync_r1_reg_rep__2(u_ddr2_infrastructure_n_14),
        .rstdiv0_sync_r1_reg_rep__3(u_ddr2_infrastructure_n_15),
        .rstdiv0_sync_r1_reg_rep__4(u_ddr2_infrastructure_n_16),
        .rstdiv0_sync_r1_reg_rep__5({u_ddr2_infrastructure_n_17,u_ddr2_infrastructure_n_18}),
        .rstdiv0_sync_r1_reg_rep__6(u_ddr2_infrastructure_n_19),
        .rstdiv0_sync_r1_reg_rep__8(u_ddr2_infrastructure_n_21),
        .rstdiv0_sync_r1_reg_rep__9(u_ddr2_infrastructure_n_22),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_arburst(s_axi_arburst),
        .s_axi_arid(s_axi_arid),
        .s_axi_arlen(s_axi_arlen),
        .s_axi_arqos(s_axi_arqos),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awburst(s_axi_awburst),
        .s_axi_awid(s_axi_awid),
        .s_axi_awlen(s_axi_awlen),
        .s_axi_awqos(s_axi_awqos),
        .s_axi_awready(s_axi_awready),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bid(s_axi_bid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rid(s_axi_rid),
        .s_axi_rlast(s_axi_rlast),
        .s_axi_rready(s_axi_rready),
        .\s_axi_rresp[1] (\s_axi_rresp[1] ),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wready(s_axi_wready),
        .s_axi_wstrb(s_axi_wstrb),
        .s_axi_wvalid(s_axi_wvalid),
        .samp_edge_cnt0_en_r(\mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt0_en_r ),
        .sync_pulse(sync_pulse),
        .sys_rst(ui_clk),
        .wr_en(wr_en),
        .wr_en_2(wr_en_2),
        .wr_en_3(wr_en_3),
        .wr_en_4(wr_en_4),
        .\wr_ptr_reg[1] (wr_ptr[0]),
        .\wr_ptr_reg[1]_0 (wr_ptr[1]),
        .\wr_ptr_reg[1]_1 (wr_ptr_1[0]),
        .\wr_ptr_reg[1]_2 (wr_ptr_1[1]),
        .\wr_ptr_timing_reg[2] (Q),
        .\wr_ptr_timing_reg[2]_0 (\wr_ptr_timing_reg[2] ),
        .\wr_ptr_timing_reg[2]_1 (\wr_ptr_timing_reg[2]_0 ));
endmodule

module Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_arb_mux
   (\cmd_pipe_plus.mc_cmd_reg[0] ,
    \cmd_pipe_plus.mc_cs_n_reg[1] ,
    cs_en2,
    DIC,
    col_rd_wr,
    D,
    rnk_config_valid_r,
    \cmd_pipe_plus.mc_ras_n_reg[0] ,
    Q,
    \cmd_pipe_plus.mc_aux_out0_reg[1] ,
    \last_master_r_reg[3] ,
    granted_col_r_reg,
    \cmd_pipe_plus.mc_we_n_reg[2] ,
    \cmd_pipe_plus.mc_cas_n_reg[2] ,
    \cmd_pipe_plus.mc_data_offset_reg[0] ,
    \rtw_timer.rtw_cnt_r_reg[1] ,
    mc_odt_ns,
    \cmd_pipe_plus.mc_data_offset_reg[2] ,
    \periodic_rd_generation.periodic_rd_timer_r_reg[2] ,
    read_this_rank,
    \grant_r_reg[3] ,
    \grant_r_reg[2] ,
    E,
    ras_timer_zero_r_reg,
    granted_col_r_reg_0,
    override_demand_ns,
    \grant_r_reg[1] ,
    granted_col_r_reg_1,
    mc_we_n_ns,
    mc_ras_n_ns,
    mc_cs_n_ns,
    \cmd_pipe_plus.mc_bank_reg[8] ,
    \cmd_pipe_plus.mc_address_reg[38] ,
    mc_cas_n_ns,
    \last_master_r_reg[2] ,
    \last_master_r_reg[0] ,
    ras_timer_zero_r_reg_0,
    ras_timer_zero_r_reg_1,
    ras_timer_zero_r_reg_2,
    \wtr_timer.wtr_cnt_r_reg[0] ,
    \wtr_timer.wtr_cnt_r_reg[1] ,
    sre_clears_sre_request,
    col_wr_data_buf_addr,
    act_this_rank,
    \inhbt_act_faw.faw_cnt_r_reg[2] ,
    \cmd_pipe_plus.mc_we_n_reg[0] ,
    sys_rst,
    rnk_config_strobe_ns,
    insert_maint_r,
    granted_pre_ns,
    SR,
    \maintenance_request.maint_srx_r_lcl_reg ,
    rstdiv0_sync_r1_reg_rep,
    rnk_config_valid_r_lcl_reg,
    rstdiv0_sync_r1_reg_rep__13,
    \req_bank_r_lcl_reg[2] ,
    \req_bank_r_lcl_reg[2]_0 ,
    \req_row_r_lcl_reg[12] ,
    \req_row_r_lcl_reg[12]_0 ,
    \cmd_pipe_plus.mc_aux_out0_reg[1]_0 ,
    \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][2] ,
    read_this_rank_r,
    rd_this_rank_r,
    col_wait_r_reg,
    col_wait_r_reg_0,
    col_wait_r_reg_1,
    col_wait_r,
    \q_entry_r_reg[0] ,
    col_wait_r_0,
    \q_entry_r_reg[0]_0 ,
    override_demand_r_reg,
    \order_q_r_reg[1] ,
    rd_wr_r,
    col_wait_r_1,
    \q_entry_r_reg[0]_1 ,
    col_wait_r_2,
    \q_entry_r_reg[0]_2 ,
    \order_q_r_reg[1]_0 ,
    override_demand_r_reg_0,
    override_demand_r_reg_1,
    \order_q_r_reg[1]_1 ,
    override_demand_r_reg_2,
    \order_q_r_reg[1]_2 ,
    I572,
    \rtw_timer.rtw_cnt_r_reg[1]_0 ,
    req_periodic_rd_r,
    ofs_rdy_r,
    \order_q_r_reg[1]_3 ,
    \order_q_r_reg[1]_4 ,
    col_wait_r_reg_2,
    \order_q_r_reg[1]_5 ,
    demand_priority_r_reg,
    req_bank_rdy_ns,
    demand_priority_r_reg_0,
    req_bank_rdy_ns_3,
    demand_priority_r_reg_1,
    \order_q_r_reg[1]_6 ,
    ofs_rdy_r_4,
    req_bank_rdy_ns_5,
    demand_priority_r_reg_2,
    ofs_rdy_r_6,
    row_cmd_wr,
    rstdiv0_sync_r1_reg_rep__14,
    maint_srx_r,
    maint_rank_r,
    \req_row_r_lcl_reg[12]_1 ,
    \req_row_r_lcl_reg[12]_2 ,
    \req_bank_r_lcl_reg[2]_1 ,
    \req_bank_r_lcl_reg[2]_2 ,
    act_wait_r_lcl_reg,
    act_wait_r_lcl_reg_0,
    ofs_rdy_r_7,
    demand_act_priority_r,
    head_r_lcl_reg,
    auto_pre_r_lcl_reg,
    auto_pre_r_lcl_reg_0,
    ras_timer_zero_r_reg_3,
    ras_timer_zero_r_reg_4,
    auto_pre_r_lcl_reg_1,
    auto_pre_r_lcl_reg_2,
    ras_timer_zero_r_reg_5,
    ras_timer_zero_r_reg_6,
    demand_act_priority_r_8,
    head_r_lcl_reg_0,
    act_wait_r_lcl_reg_1,
    demand_act_priority_r_9,
    demand_act_priority_r_10,
    head_r_lcl_reg_1,
    inhbt_act_faw_r,
    head_r_lcl_reg_2,
    \wtr_timer.wtr_cnt_r_reg[1]_0 ,
    wr_this_rank_r,
    maint_sre_r,
    req_data_buf_addr_r,
    \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] ,
    act_this_rank_r,
    \req_col_r_reg[9] ,
    \req_col_r_reg[9]_0 ,
    \req_col_r_reg[9]_1 ,
    \req_col_r_reg[9]_2 ,
    auto_pre_r,
    auto_pre_r_11,
    auto_pre_r_12,
    auto_pre_r_13,
    rstdiv0_sync_r1_reg_rep__11);
  output \cmd_pipe_plus.mc_cmd_reg[0] ;
  output \cmd_pipe_plus.mc_cs_n_reg[1] ;
  output cs_en2;
  output [0:0]DIC;
  output col_rd_wr;
  output [0:0]D;
  output rnk_config_valid_r;
  output \cmd_pipe_plus.mc_ras_n_reg[0] ;
  output [3:0]Q;
  output \cmd_pipe_plus.mc_aux_out0_reg[1] ;
  output [3:0]\last_master_r_reg[3] ;
  output granted_col_r_reg;
  output [3:0]\cmd_pipe_plus.mc_we_n_reg[2] ;
  output [1:0]\cmd_pipe_plus.mc_cas_n_reg[2] ;
  output \cmd_pipe_plus.mc_data_offset_reg[0] ;
  output \rtw_timer.rtw_cnt_r_reg[1] ;
  output [0:0]mc_odt_ns;
  output [1:0]\cmd_pipe_plus.mc_data_offset_reg[2] ;
  output \periodic_rd_generation.periodic_rd_timer_r_reg[2] ;
  output read_this_rank;
  output \grant_r_reg[3] ;
  output \grant_r_reg[2] ;
  output [0:0]E;
  output ras_timer_zero_r_reg;
  output granted_col_r_reg_0;
  output override_demand_ns;
  output \grant_r_reg[1] ;
  output granted_col_r_reg_1;
  output [1:0]mc_we_n_ns;
  output [1:0]mc_ras_n_ns;
  output [0:0]mc_cs_n_ns;
  output [8:0]\cmd_pipe_plus.mc_bank_reg[8] ;
  output [32:0]\cmd_pipe_plus.mc_address_reg[38] ;
  output [0:0]mc_cas_n_ns;
  output \last_master_r_reg[2] ;
  output \last_master_r_reg[0] ;
  output ras_timer_zero_r_reg_0;
  output ras_timer_zero_r_reg_1;
  output ras_timer_zero_r_reg_2;
  output [0:0]\wtr_timer.wtr_cnt_r_reg[0] ;
  output \wtr_timer.wtr_cnt_r_reg[1] ;
  output sre_clears_sre_request;
  output [3:0]col_wr_data_buf_addr;
  output act_this_rank;
  output \inhbt_act_faw.faw_cnt_r_reg[2] ;
  output \cmd_pipe_plus.mc_we_n_reg[0] ;
  input sys_rst;
  input rnk_config_strobe_ns;
  input insert_maint_r;
  input granted_pre_ns;
  input [0:0]SR;
  input [0:0]\maintenance_request.maint_srx_r_lcl_reg ;
  input rstdiv0_sync_r1_reg_rep;
  input rnk_config_valid_r_lcl_reg;
  input rstdiv0_sync_r1_reg_rep__13;
  input [2:0]\req_bank_r_lcl_reg[2] ;
  input [2:0]\req_bank_r_lcl_reg[2]_0 ;
  input [12:0]\req_row_r_lcl_reg[12] ;
  input [12:0]\req_row_r_lcl_reg[12]_0 ;
  input \cmd_pipe_plus.mc_aux_out0_reg[1]_0 ;
  input [1:0]\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][2] ;
  input read_this_rank_r;
  input [3:0]rd_this_rank_r;
  input col_wait_r_reg;
  input col_wait_r_reg_0;
  input col_wait_r_reg_1;
  input col_wait_r;
  input \q_entry_r_reg[0] ;
  input col_wait_r_0;
  input \q_entry_r_reg[0]_0 ;
  input override_demand_r_reg;
  input \order_q_r_reg[1] ;
  input [3:0]rd_wr_r;
  input col_wait_r_1;
  input \q_entry_r_reg[0]_1 ;
  input col_wait_r_2;
  input \q_entry_r_reg[0]_2 ;
  input \order_q_r_reg[1]_0 ;
  input override_demand_r_reg_0;
  input override_demand_r_reg_1;
  input \order_q_r_reg[1]_1 ;
  input override_demand_r_reg_2;
  input \order_q_r_reg[1]_2 ;
  input I572;
  input [0:0]\rtw_timer.rtw_cnt_r_reg[1]_0 ;
  input [3:0]req_periodic_rd_r;
  input ofs_rdy_r;
  input \order_q_r_reg[1]_3 ;
  input \order_q_r_reg[1]_4 ;
  input col_wait_r_reg_2;
  input \order_q_r_reg[1]_5 ;
  input demand_priority_r_reg;
  input req_bank_rdy_ns;
  input demand_priority_r_reg_0;
  input req_bank_rdy_ns_3;
  input demand_priority_r_reg_1;
  input \order_q_r_reg[1]_6 ;
  input ofs_rdy_r_4;
  input req_bank_rdy_ns_5;
  input demand_priority_r_reg_2;
  input ofs_rdy_r_6;
  input [3:0]row_cmd_wr;
  input rstdiv0_sync_r1_reg_rep__14;
  input maint_srx_r;
  input maint_rank_r;
  input [11:0]\req_row_r_lcl_reg[12]_1 ;
  input [11:0]\req_row_r_lcl_reg[12]_2 ;
  input [2:0]\req_bank_r_lcl_reg[2]_1 ;
  input [2:0]\req_bank_r_lcl_reg[2]_2 ;
  input act_wait_r_lcl_reg;
  input act_wait_r_lcl_reg_0;
  input ofs_rdy_r_7;
  input demand_act_priority_r;
  input head_r_lcl_reg;
  input auto_pre_r_lcl_reg;
  input auto_pre_r_lcl_reg_0;
  input ras_timer_zero_r_reg_3;
  input ras_timer_zero_r_reg_4;
  input auto_pre_r_lcl_reg_1;
  input auto_pre_r_lcl_reg_2;
  input ras_timer_zero_r_reg_5;
  input ras_timer_zero_r_reg_6;
  input demand_act_priority_r_8;
  input head_r_lcl_reg_0;
  input act_wait_r_lcl_reg_1;
  input demand_act_priority_r_9;
  input demand_act_priority_r_10;
  input head_r_lcl_reg_1;
  input inhbt_act_faw_r;
  input head_r_lcl_reg_2;
  input [1:0]\wtr_timer.wtr_cnt_r_reg[1]_0 ;
  input [3:0]wr_this_rank_r;
  input maint_sre_r;
  input [15:0]req_data_buf_addr_r;
  input [3:0]\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] ;
  input [3:0]act_this_rank_r;
  input [6:0]\req_col_r_reg[9] ;
  input [6:0]\req_col_r_reg[9]_0 ;
  input [6:0]\req_col_r_reg[9]_1 ;
  input [6:0]\req_col_r_reg[9]_2 ;
  input auto_pre_r;
  input auto_pre_r_11;
  input auto_pre_r_12;
  input auto_pre_r_13;
  input rstdiv0_sync_r1_reg_rep__11;

  wire [0:0]D;
  wire [0:0]DIC;
  wire [0:0]E;
  wire I572;
  wire [3:0]Q;
  wire [0:0]SR;
  wire act_this_rank;
  wire [3:0]act_this_rank_r;
  wire act_wait_r_lcl_reg;
  wire act_wait_r_lcl_reg_0;
  wire act_wait_r_lcl_reg_1;
  wire auto_pre_r;
  wire auto_pre_r_11;
  wire auto_pre_r_12;
  wire auto_pre_r_13;
  wire auto_pre_r_lcl_reg;
  wire auto_pre_r_lcl_reg_0;
  wire auto_pre_r_lcl_reg_1;
  wire auto_pre_r_lcl_reg_2;
  wire [32:0]\cmd_pipe_plus.mc_address_reg[38] ;
  wire \cmd_pipe_plus.mc_aux_out0_reg[1] ;
  wire \cmd_pipe_plus.mc_aux_out0_reg[1]_0 ;
  wire [8:0]\cmd_pipe_plus.mc_bank_reg[8] ;
  wire [1:0]\cmd_pipe_plus.mc_cas_n_reg[2] ;
  wire \cmd_pipe_plus.mc_cmd_reg[0] ;
  wire \cmd_pipe_plus.mc_cs_n_reg[1] ;
  wire \cmd_pipe_plus.mc_data_offset_reg[0] ;
  wire [1:0]\cmd_pipe_plus.mc_data_offset_reg[2] ;
  wire \cmd_pipe_plus.mc_ras_n_reg[0] ;
  wire \cmd_pipe_plus.mc_we_n_reg[0] ;
  wire [3:0]\cmd_pipe_plus.mc_we_n_reg[2] ;
  wire col_periodic_rd_r;
  wire col_rd_wr;
  wire col_rd_wr_r;
  wire col_wait_r;
  wire col_wait_r_0;
  wire col_wait_r_1;
  wire col_wait_r_2;
  wire col_wait_r_reg;
  wire col_wait_r_reg_0;
  wire col_wait_r_reg_1;
  wire col_wait_r_reg_2;
  wire [3:0]col_wr_data_buf_addr;
  wire cs_en2;
  wire [3:0]\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] ;
  wire demand_act_priority_r;
  wire demand_act_priority_r_10;
  wire demand_act_priority_r_8;
  wire demand_act_priority_r_9;
  wire demand_priority_r_reg;
  wire demand_priority_r_reg_0;
  wire demand_priority_r_reg_1;
  wire demand_priority_r_reg_2;
  wire \grant_r_reg[1] ;
  wire \grant_r_reg[2] ;
  wire \grant_r_reg[3] ;
  wire granted_col_r_reg;
  wire granted_col_r_reg_0;
  wire granted_col_r_reg_1;
  wire granted_pre_ns;
  wire head_r_lcl_reg;
  wire head_r_lcl_reg_0;
  wire head_r_lcl_reg_1;
  wire head_r_lcl_reg_2;
  wire \inhbt_act_faw.faw_cnt_r_reg[2] ;
  wire inhbt_act_faw_r;
  wire insert_maint_r;
  wire \last_master_r_reg[0] ;
  wire \last_master_r_reg[2] ;
  wire [3:0]\last_master_r_reg[3] ;
  wire maint_rank_r;
  wire maint_sre_r;
  wire maint_srx_r;
  wire [0:0]\maintenance_request.maint_srx_r_lcl_reg ;
  wire [0:0]mc_cas_n_ns;
  wire [0:0]mc_cs_n_ns;
  wire [0:0]mc_odt_ns;
  wire [1:0]mc_ras_n_ns;
  wire [1:0]mc_we_n_ns;
  wire ofs_rdy_r;
  wire ofs_rdy_r_4;
  wire ofs_rdy_r_6;
  wire ofs_rdy_r_7;
  wire \order_q_r_reg[1] ;
  wire \order_q_r_reg[1]_0 ;
  wire \order_q_r_reg[1]_1 ;
  wire \order_q_r_reg[1]_2 ;
  wire \order_q_r_reg[1]_3 ;
  wire \order_q_r_reg[1]_4 ;
  wire \order_q_r_reg[1]_5 ;
  wire \order_q_r_reg[1]_6 ;
  wire override_demand_ns;
  wire override_demand_r_reg;
  wire override_demand_r_reg_0;
  wire override_demand_r_reg_1;
  wire override_demand_r_reg_2;
  wire p_0_in;
  wire \periodic_rd_generation.periodic_rd_timer_r_reg[2] ;
  wire \q_entry_r_reg[0] ;
  wire \q_entry_r_reg[0]_0 ;
  wire \q_entry_r_reg[0]_1 ;
  wire \q_entry_r_reg[0]_2 ;
  wire [1:0]\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][2] ;
  wire ras_timer_zero_r_reg;
  wire ras_timer_zero_r_reg_0;
  wire ras_timer_zero_r_reg_1;
  wire ras_timer_zero_r_reg_2;
  wire ras_timer_zero_r_reg_3;
  wire ras_timer_zero_r_reg_4;
  wire ras_timer_zero_r_reg_5;
  wire ras_timer_zero_r_reg_6;
  wire [3:0]rd_this_rank_r;
  wire [3:0]rd_wr_r;
  wire read_this_rank;
  wire read_this_rank_r;
  wire [2:0]\req_bank_r_lcl_reg[2] ;
  wire [2:0]\req_bank_r_lcl_reg[2]_0 ;
  wire [2:0]\req_bank_r_lcl_reg[2]_1 ;
  wire [2:0]\req_bank_r_lcl_reg[2]_2 ;
  wire req_bank_rdy_ns;
  wire req_bank_rdy_ns_3;
  wire req_bank_rdy_ns_5;
  wire [6:0]\req_col_r_reg[9] ;
  wire [6:0]\req_col_r_reg[9]_0 ;
  wire [6:0]\req_col_r_reg[9]_1 ;
  wire [6:0]\req_col_r_reg[9]_2 ;
  wire [15:0]req_data_buf_addr_r;
  wire [3:0]req_periodic_rd_r;
  wire [12:0]\req_row_r_lcl_reg[12] ;
  wire [12:0]\req_row_r_lcl_reg[12]_0 ;
  wire [11:0]\req_row_r_lcl_reg[12]_1 ;
  wire [11:0]\req_row_r_lcl_reg[12]_2 ;
  wire rnk_config_r;
  wire rnk_config_strobe_ns;
  wire rnk_config_valid_r;
  wire rnk_config_valid_r_lcl_reg;
  wire [3:0]row_cmd_wr;
  wire rstdiv0_sync_r1_reg_rep;
  wire rstdiv0_sync_r1_reg_rep__11;
  wire rstdiv0_sync_r1_reg_rep__13;
  wire rstdiv0_sync_r1_reg_rep__14;
  wire \rtw_timer.rtw_cnt_r_reg[1] ;
  wire [0:0]\rtw_timer.rtw_cnt_r_reg[1]_0 ;
  wire sre_clears_sre_request;
  wire sys_rst;
  wire [3:0]wr_this_rank_r;
  wire [0:0]\wtr_timer.wtr_cnt_r_reg[0] ;
  wire \wtr_timer.wtr_cnt_r_reg[1] ;
  wire [1:0]\wtr_timer.wtr_cnt_r_reg[1]_0 ;

  Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_arb_row_col arb_row_col0
       (.D({\last_master_r_reg[2] ,\last_master_r_reg[0] }),
        .DIC(DIC),
        .E(E),
        .I572(I572),
        .Q(Q),
        .act_this_rank(act_this_rank),
        .act_this_rank_r(act_this_rank_r),
        .act_wait_r_lcl_reg(act_wait_r_lcl_reg),
        .act_wait_r_lcl_reg_0(act_wait_r_lcl_reg_0),
        .act_wait_r_lcl_reg_1(act_wait_r_lcl_reg_1),
        .auto_pre_r(auto_pre_r),
        .auto_pre_r_11(auto_pre_r_11),
        .auto_pre_r_12(auto_pre_r_12),
        .auto_pre_r_13(auto_pre_r_13),
        .auto_pre_r_lcl_reg(auto_pre_r_lcl_reg),
        .auto_pre_r_lcl_reg_0(auto_pre_r_lcl_reg_0),
        .auto_pre_r_lcl_reg_1(auto_pre_r_lcl_reg_1),
        .auto_pre_r_lcl_reg_2(auto_pre_r_lcl_reg_2),
        .\cmd_pipe_plus.mc_address_reg[38] (\cmd_pipe_plus.mc_address_reg[38] ),
        .\cmd_pipe_plus.mc_aux_out0_reg[1] (\cmd_pipe_plus.mc_aux_out0_reg[1] ),
        .\cmd_pipe_plus.mc_aux_out0_reg[1]_0 (\cmd_pipe_plus.mc_aux_out0_reg[1]_0 ),
        .\cmd_pipe_plus.mc_bank_reg[8] (\cmd_pipe_plus.mc_bank_reg[8] ),
        .\cmd_pipe_plus.mc_cas_n_reg[2] (\cmd_pipe_plus.mc_cas_n_reg[2] ),
        .\cmd_pipe_plus.mc_cmd_reg[0] (\cmd_pipe_plus.mc_cmd_reg[0] ),
        .\cmd_pipe_plus.mc_cs_n_reg[1] (\cmd_pipe_plus.mc_cs_n_reg[1] ),
        .\cmd_pipe_plus.mc_data_offset_reg[0] (\cmd_pipe_plus.mc_data_offset_reg[0] ),
        .\cmd_pipe_plus.mc_data_offset_reg[2] (\cmd_pipe_plus.mc_data_offset_reg[2] ),
        .\cmd_pipe_plus.mc_ras_n_reg[0] (\cmd_pipe_plus.mc_ras_n_reg[0] ),
        .\cmd_pipe_plus.mc_we_n_reg[0] (\cmd_pipe_plus.mc_we_n_reg[0] ),
        .\cmd_pipe_plus.mc_we_n_reg[2] (cs_en2),
        .\cmd_pipe_plus.mc_we_n_reg[2]_0 (\cmd_pipe_plus.mc_we_n_reg[2] ),
        .col_periodic_rd_r(col_periodic_rd_r),
        .col_rd_wr(col_rd_wr),
        .col_rd_wr_r(col_rd_wr_r),
        .col_wait_r(col_wait_r),
        .col_wait_r_0(col_wait_r_0),
        .col_wait_r_1(col_wait_r_1),
        .col_wait_r_2(col_wait_r_2),
        .col_wait_r_reg(col_wait_r_reg),
        .col_wait_r_reg_0(col_wait_r_reg_0),
        .col_wait_r_reg_1(col_wait_r_reg_1),
        .col_wait_r_reg_2(col_wait_r_reg_2),
        .col_wr_data_buf_addr(col_wr_data_buf_addr),
        .\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] (\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] ),
        .demand_act_priority_r(demand_act_priority_r),
        .demand_act_priority_r_10(demand_act_priority_r_10),
        .demand_act_priority_r_8(demand_act_priority_r_8),
        .demand_act_priority_r_9(demand_act_priority_r_9),
        .demand_priority_r_reg(demand_priority_r_reg),
        .demand_priority_r_reg_0(demand_priority_r_reg_0),
        .demand_priority_r_reg_1(demand_priority_r_reg_1),
        .demand_priority_r_reg_2(demand_priority_r_reg_2),
        .\grant_r_reg[1] (\grant_r_reg[1] ),
        .\grant_r_reg[2] (\grant_r_reg[2] ),
        .\grant_r_reg[3] (\grant_r_reg[3] ),
        .granted_col_r_reg_0(granted_col_r_reg),
        .granted_col_r_reg_1(granted_col_r_reg_0),
        .granted_col_r_reg_2(granted_col_r_reg_1),
        .granted_pre_ns(granted_pre_ns),
        .head_r_lcl_reg(head_r_lcl_reg),
        .head_r_lcl_reg_0(head_r_lcl_reg_0),
        .head_r_lcl_reg_1(head_r_lcl_reg_1),
        .head_r_lcl_reg_2(head_r_lcl_reg_2),
        .\inhbt_act_faw.faw_cnt_r_reg[2] (\inhbt_act_faw.faw_cnt_r_reg[2] ),
        .inhbt_act_faw_r(inhbt_act_faw_r),
        .insert_maint_r(insert_maint_r),
        .\last_master_r_reg[3] (\last_master_r_reg[3] ),
        .maint_rank_r(maint_rank_r),
        .maint_sre_r(maint_sre_r),
        .maint_srx_r(maint_srx_r),
        .mc_cas_n_ns(mc_cas_n_ns),
        .mc_cs_n_ns(mc_cs_n_ns),
        .mc_odt_ns(mc_odt_ns),
        .mc_ras_n_ns(mc_ras_n_ns),
        .mc_we_n_ns(mc_we_n_ns),
        .ofs_rdy_r(ofs_rdy_r),
        .ofs_rdy_r_4(ofs_rdy_r_4),
        .ofs_rdy_r_6(ofs_rdy_r_6),
        .ofs_rdy_r_7(ofs_rdy_r_7),
        .\order_q_r_reg[1] (\order_q_r_reg[1] ),
        .\order_q_r_reg[1]_0 (\order_q_r_reg[1]_0 ),
        .\order_q_r_reg[1]_1 (\order_q_r_reg[1]_1 ),
        .\order_q_r_reg[1]_2 (\order_q_r_reg[1]_2 ),
        .\order_q_r_reg[1]_3 (\order_q_r_reg[1]_3 ),
        .\order_q_r_reg[1]_4 (\order_q_r_reg[1]_4 ),
        .\order_q_r_reg[1]_5 (\order_q_r_reg[1]_5 ),
        .\order_q_r_reg[1]_6 (\order_q_r_reg[1]_6 ),
        .override_demand_r_reg(override_demand_ns),
        .override_demand_r_reg_0(override_demand_r_reg),
        .override_demand_r_reg_1(override_demand_r_reg_0),
        .override_demand_r_reg_2(override_demand_r_reg_1),
        .override_demand_r_reg_3(override_demand_r_reg_2),
        .p_0_in(p_0_in),
        .\periodic_rd_generation.periodic_rd_timer_r_reg[2] (\periodic_rd_generation.periodic_rd_timer_r_reg[2] ),
        .\q_entry_r_reg[0] (\q_entry_r_reg[0] ),
        .\q_entry_r_reg[0]_0 (\q_entry_r_reg[0]_0 ),
        .\q_entry_r_reg[0]_1 (\q_entry_r_reg[0]_1 ),
        .\q_entry_r_reg[0]_2 (\q_entry_r_reg[0]_2 ),
        .\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][2] (\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][2] ),
        .ras_timer_zero_r_reg(ras_timer_zero_r_reg),
        .ras_timer_zero_r_reg_0(ras_timer_zero_r_reg_0),
        .ras_timer_zero_r_reg_1(ras_timer_zero_r_reg_1),
        .ras_timer_zero_r_reg_2(ras_timer_zero_r_reg_2),
        .ras_timer_zero_r_reg_3(ras_timer_zero_r_reg_3),
        .ras_timer_zero_r_reg_4(ras_timer_zero_r_reg_4),
        .ras_timer_zero_r_reg_5(ras_timer_zero_r_reg_5),
        .ras_timer_zero_r_reg_6(ras_timer_zero_r_reg_6),
        .rd_this_rank_r(rd_this_rank_r),
        .rd_wr_r(rd_wr_r),
        .read_this_rank(read_this_rank),
        .read_this_rank_r(read_this_rank_r),
        .\req_bank_r_lcl_reg[2] (\req_bank_r_lcl_reg[2] ),
        .\req_bank_r_lcl_reg[2]_0 (\req_bank_r_lcl_reg[2]_0 ),
        .\req_bank_r_lcl_reg[2]_1 (\req_bank_r_lcl_reg[2]_1 ),
        .\req_bank_r_lcl_reg[2]_2 (\req_bank_r_lcl_reg[2]_2 ),
        .req_bank_rdy_ns(req_bank_rdy_ns),
        .req_bank_rdy_ns_3(req_bank_rdy_ns_3),
        .req_bank_rdy_ns_5(req_bank_rdy_ns_5),
        .\req_col_r_reg[9] (\req_col_r_reg[9] ),
        .\req_col_r_reg[9]_0 (\req_col_r_reg[9]_0 ),
        .\req_col_r_reg[9]_1 (\req_col_r_reg[9]_1 ),
        .\req_col_r_reg[9]_2 (\req_col_r_reg[9]_2 ),
        .req_data_buf_addr_r(req_data_buf_addr_r),
        .req_periodic_rd_r(req_periodic_rd_r),
        .\req_row_r_lcl_reg[12] (\req_row_r_lcl_reg[12] ),
        .\req_row_r_lcl_reg[12]_0 (\req_row_r_lcl_reg[12]_0 ),
        .\req_row_r_lcl_reg[12]_1 (\req_row_r_lcl_reg[12]_1 ),
        .\req_row_r_lcl_reg[12]_2 (\req_row_r_lcl_reg[12]_2 ),
        .rnk_config_r(rnk_config_r),
        .rnk_config_strobe_ns(rnk_config_strobe_ns),
        .rnk_config_valid_r_lcl_reg_0(rnk_config_valid_r),
        .rnk_config_valid_r_lcl_reg_1(rnk_config_valid_r_lcl_reg),
        .row_cmd_wr(row_cmd_wr),
        .rstdiv0_sync_r1_reg_rep(rstdiv0_sync_r1_reg_rep),
        .rstdiv0_sync_r1_reg_rep__11(rstdiv0_sync_r1_reg_rep__11),
        .rstdiv0_sync_r1_reg_rep__13(rstdiv0_sync_r1_reg_rep__13),
        .rstdiv0_sync_r1_reg_rep__14(rstdiv0_sync_r1_reg_rep__14),
        .\rtw_timer.rtw_cnt_r_reg[1] (\rtw_timer.rtw_cnt_r_reg[1] ),
        .\rtw_timer.rtw_cnt_r_reg[1]_0 (\rtw_timer.rtw_cnt_r_reg[1]_0 ),
        .sre_clears_sre_request(sre_clears_sre_request),
        .sys_rst(sys_rst),
        .wr_this_rank_r(wr_this_rank_r),
        .\wtr_timer.wtr_cnt_r_reg[0] (\wtr_timer.wtr_cnt_r_reg[0] ),
        .\wtr_timer.wtr_cnt_r_reg[1] (\wtr_timer.wtr_cnt_r_reg[1] ),
        .\wtr_timer.wtr_cnt_r_reg[1]_0 (\wtr_timer.wtr_cnt_r_reg[1]_0 ));
  Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_arb_select arb_select0
       (.D(D),
        .DIC(DIC),
        .SR(SR),
        .col_periodic_rd_r(col_periodic_rd_r),
        .col_rd_wr(col_rd_wr),
        .col_rd_wr_r(col_rd_wr_r),
        .\maintenance_request.maint_srx_r_lcl_reg (\maintenance_request.maint_srx_r_lcl_reg ),
        .p_0_in(p_0_in),
        .rnk_config_r(rnk_config_r),
        .sys_rst(sys_rst));
endmodule

module Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_arb_row_col
   (\cmd_pipe_plus.mc_cmd_reg[0] ,
    \cmd_pipe_plus.mc_cs_n_reg[1] ,
    \cmd_pipe_plus.mc_we_n_reg[2] ,
    rnk_config_valid_r_lcl_reg_0,
    \cmd_pipe_plus.mc_ras_n_reg[0] ,
    Q,
    \cmd_pipe_plus.mc_aux_out0_reg[1] ,
    \last_master_r_reg[3] ,
    granted_col_r_reg_0,
    \cmd_pipe_plus.mc_we_n_reg[2]_0 ,
    \cmd_pipe_plus.mc_cas_n_reg[2] ,
    \cmd_pipe_plus.mc_data_offset_reg[0] ,
    \rtw_timer.rtw_cnt_r_reg[1] ,
    mc_odt_ns,
    \cmd_pipe_plus.mc_data_offset_reg[2] ,
    \periodic_rd_generation.periodic_rd_timer_r_reg[2] ,
    read_this_rank,
    \grant_r_reg[3] ,
    \grant_r_reg[2] ,
    E,
    col_rd_wr,
    ras_timer_zero_r_reg,
    DIC,
    granted_col_r_reg_1,
    override_demand_r_reg,
    \grant_r_reg[1] ,
    granted_col_r_reg_2,
    mc_we_n_ns,
    mc_ras_n_ns,
    mc_cs_n_ns,
    \cmd_pipe_plus.mc_bank_reg[8] ,
    \cmd_pipe_plus.mc_address_reg[38] ,
    mc_cas_n_ns,
    p_0_in,
    D,
    ras_timer_zero_r_reg_0,
    ras_timer_zero_r_reg_1,
    ras_timer_zero_r_reg_2,
    \wtr_timer.wtr_cnt_r_reg[0] ,
    \wtr_timer.wtr_cnt_r_reg[1] ,
    sre_clears_sre_request,
    col_wr_data_buf_addr,
    act_this_rank,
    \inhbt_act_faw.faw_cnt_r_reg[2] ,
    \cmd_pipe_plus.mc_we_n_reg[0] ,
    sys_rst,
    rnk_config_strobe_ns,
    insert_maint_r,
    granted_pre_ns,
    rstdiv0_sync_r1_reg_rep,
    rnk_config_valid_r_lcl_reg_1,
    rstdiv0_sync_r1_reg_rep__13,
    \req_bank_r_lcl_reg[2] ,
    \req_bank_r_lcl_reg[2]_0 ,
    \req_row_r_lcl_reg[12] ,
    \req_row_r_lcl_reg[12]_0 ,
    \cmd_pipe_plus.mc_aux_out0_reg[1]_0 ,
    \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][2] ,
    read_this_rank_r,
    rd_this_rank_r,
    col_wait_r_reg,
    col_wait_r_reg_0,
    col_wait_r_reg_1,
    col_wait_r,
    \q_entry_r_reg[0] ,
    col_wait_r_0,
    \q_entry_r_reg[0]_0 ,
    override_demand_r_reg_0,
    \order_q_r_reg[1] ,
    rd_wr_r,
    col_wait_r_1,
    \q_entry_r_reg[0]_1 ,
    col_wait_r_2,
    \q_entry_r_reg[0]_2 ,
    \order_q_r_reg[1]_0 ,
    override_demand_r_reg_1,
    override_demand_r_reg_2,
    \order_q_r_reg[1]_1 ,
    override_demand_r_reg_3,
    \order_q_r_reg[1]_2 ,
    I572,
    \rtw_timer.rtw_cnt_r_reg[1]_0 ,
    req_periodic_rd_r,
    col_periodic_rd_r,
    col_rd_wr_r,
    ofs_rdy_r,
    \order_q_r_reg[1]_3 ,
    \order_q_r_reg[1]_4 ,
    col_wait_r_reg_2,
    \order_q_r_reg[1]_5 ,
    demand_priority_r_reg,
    req_bank_rdy_ns,
    demand_priority_r_reg_0,
    req_bank_rdy_ns_3,
    demand_priority_r_reg_1,
    \order_q_r_reg[1]_6 ,
    ofs_rdy_r_4,
    req_bank_rdy_ns_5,
    demand_priority_r_reg_2,
    ofs_rdy_r_6,
    row_cmd_wr,
    rstdiv0_sync_r1_reg_rep__14,
    maint_srx_r,
    maint_rank_r,
    \req_row_r_lcl_reg[12]_1 ,
    \req_row_r_lcl_reg[12]_2 ,
    \req_bank_r_lcl_reg[2]_1 ,
    \req_bank_r_lcl_reg[2]_2 ,
    act_wait_r_lcl_reg,
    act_wait_r_lcl_reg_0,
    ofs_rdy_r_7,
    rnk_config_r,
    demand_act_priority_r,
    head_r_lcl_reg,
    auto_pre_r_lcl_reg,
    auto_pre_r_lcl_reg_0,
    ras_timer_zero_r_reg_3,
    ras_timer_zero_r_reg_4,
    auto_pre_r_lcl_reg_1,
    auto_pre_r_lcl_reg_2,
    ras_timer_zero_r_reg_5,
    ras_timer_zero_r_reg_6,
    demand_act_priority_r_8,
    head_r_lcl_reg_0,
    act_wait_r_lcl_reg_1,
    demand_act_priority_r_9,
    demand_act_priority_r_10,
    head_r_lcl_reg_1,
    inhbt_act_faw_r,
    head_r_lcl_reg_2,
    \wtr_timer.wtr_cnt_r_reg[1]_0 ,
    wr_this_rank_r,
    maint_sre_r,
    req_data_buf_addr_r,
    \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] ,
    act_this_rank_r,
    \req_col_r_reg[9] ,
    \req_col_r_reg[9]_0 ,
    \req_col_r_reg[9]_1 ,
    \req_col_r_reg[9]_2 ,
    auto_pre_r,
    auto_pre_r_11,
    auto_pre_r_12,
    auto_pre_r_13,
    rstdiv0_sync_r1_reg_rep__11);
  output \cmd_pipe_plus.mc_cmd_reg[0] ;
  output \cmd_pipe_plus.mc_cs_n_reg[1] ;
  output \cmd_pipe_plus.mc_we_n_reg[2] ;
  output rnk_config_valid_r_lcl_reg_0;
  output \cmd_pipe_plus.mc_ras_n_reg[0] ;
  output [3:0]Q;
  output \cmd_pipe_plus.mc_aux_out0_reg[1] ;
  output [3:0]\last_master_r_reg[3] ;
  output granted_col_r_reg_0;
  output [3:0]\cmd_pipe_plus.mc_we_n_reg[2]_0 ;
  output [1:0]\cmd_pipe_plus.mc_cas_n_reg[2] ;
  output \cmd_pipe_plus.mc_data_offset_reg[0] ;
  output \rtw_timer.rtw_cnt_r_reg[1] ;
  output [0:0]mc_odt_ns;
  output [1:0]\cmd_pipe_plus.mc_data_offset_reg[2] ;
  output \periodic_rd_generation.periodic_rd_timer_r_reg[2] ;
  output read_this_rank;
  output \grant_r_reg[3] ;
  output \grant_r_reg[2] ;
  output [0:0]E;
  output col_rd_wr;
  output ras_timer_zero_r_reg;
  output [0:0]DIC;
  output granted_col_r_reg_1;
  output override_demand_r_reg;
  output \grant_r_reg[1] ;
  output granted_col_r_reg_2;
  output [1:0]mc_we_n_ns;
  output [1:0]mc_ras_n_ns;
  output [0:0]mc_cs_n_ns;
  output [8:0]\cmd_pipe_plus.mc_bank_reg[8] ;
  output [32:0]\cmd_pipe_plus.mc_address_reg[38] ;
  output [0:0]mc_cas_n_ns;
  output p_0_in;
  output [1:0]D;
  output ras_timer_zero_r_reg_0;
  output ras_timer_zero_r_reg_1;
  output ras_timer_zero_r_reg_2;
  output [0:0]\wtr_timer.wtr_cnt_r_reg[0] ;
  output \wtr_timer.wtr_cnt_r_reg[1] ;
  output sre_clears_sre_request;
  output [3:0]col_wr_data_buf_addr;
  output act_this_rank;
  output \inhbt_act_faw.faw_cnt_r_reg[2] ;
  output \cmd_pipe_plus.mc_we_n_reg[0] ;
  input sys_rst;
  input rnk_config_strobe_ns;
  input insert_maint_r;
  input granted_pre_ns;
  input rstdiv0_sync_r1_reg_rep;
  input rnk_config_valid_r_lcl_reg_1;
  input rstdiv0_sync_r1_reg_rep__13;
  input [2:0]\req_bank_r_lcl_reg[2] ;
  input [2:0]\req_bank_r_lcl_reg[2]_0 ;
  input [12:0]\req_row_r_lcl_reg[12] ;
  input [12:0]\req_row_r_lcl_reg[12]_0 ;
  input \cmd_pipe_plus.mc_aux_out0_reg[1]_0 ;
  input [1:0]\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][2] ;
  input read_this_rank_r;
  input [3:0]rd_this_rank_r;
  input col_wait_r_reg;
  input col_wait_r_reg_0;
  input col_wait_r_reg_1;
  input col_wait_r;
  input \q_entry_r_reg[0] ;
  input col_wait_r_0;
  input \q_entry_r_reg[0]_0 ;
  input override_demand_r_reg_0;
  input \order_q_r_reg[1] ;
  input [3:0]rd_wr_r;
  input col_wait_r_1;
  input \q_entry_r_reg[0]_1 ;
  input col_wait_r_2;
  input \q_entry_r_reg[0]_2 ;
  input \order_q_r_reg[1]_0 ;
  input override_demand_r_reg_1;
  input override_demand_r_reg_2;
  input \order_q_r_reg[1]_1 ;
  input override_demand_r_reg_3;
  input \order_q_r_reg[1]_2 ;
  input I572;
  input [0:0]\rtw_timer.rtw_cnt_r_reg[1]_0 ;
  input [3:0]req_periodic_rd_r;
  input col_periodic_rd_r;
  input col_rd_wr_r;
  input ofs_rdy_r;
  input \order_q_r_reg[1]_3 ;
  input \order_q_r_reg[1]_4 ;
  input col_wait_r_reg_2;
  input \order_q_r_reg[1]_5 ;
  input demand_priority_r_reg;
  input req_bank_rdy_ns;
  input demand_priority_r_reg_0;
  input req_bank_rdy_ns_3;
  input demand_priority_r_reg_1;
  input \order_q_r_reg[1]_6 ;
  input ofs_rdy_r_4;
  input req_bank_rdy_ns_5;
  input demand_priority_r_reg_2;
  input ofs_rdy_r_6;
  input [3:0]row_cmd_wr;
  input rstdiv0_sync_r1_reg_rep__14;
  input maint_srx_r;
  input maint_rank_r;
  input [11:0]\req_row_r_lcl_reg[12]_1 ;
  input [11:0]\req_row_r_lcl_reg[12]_2 ;
  input [2:0]\req_bank_r_lcl_reg[2]_1 ;
  input [2:0]\req_bank_r_lcl_reg[2]_2 ;
  input act_wait_r_lcl_reg;
  input act_wait_r_lcl_reg_0;
  input ofs_rdy_r_7;
  input rnk_config_r;
  input demand_act_priority_r;
  input head_r_lcl_reg;
  input auto_pre_r_lcl_reg;
  input auto_pre_r_lcl_reg_0;
  input ras_timer_zero_r_reg_3;
  input ras_timer_zero_r_reg_4;
  input auto_pre_r_lcl_reg_1;
  input auto_pre_r_lcl_reg_2;
  input ras_timer_zero_r_reg_5;
  input ras_timer_zero_r_reg_6;
  input demand_act_priority_r_8;
  input head_r_lcl_reg_0;
  input act_wait_r_lcl_reg_1;
  input demand_act_priority_r_9;
  input demand_act_priority_r_10;
  input head_r_lcl_reg_1;
  input inhbt_act_faw_r;
  input head_r_lcl_reg_2;
  input [1:0]\wtr_timer.wtr_cnt_r_reg[1]_0 ;
  input [3:0]wr_this_rank_r;
  input maint_sre_r;
  input [15:0]req_data_buf_addr_r;
  input [3:0]\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] ;
  input [3:0]act_this_rank_r;
  input [6:0]\req_col_r_reg[9] ;
  input [6:0]\req_col_r_reg[9]_0 ;
  input [6:0]\req_col_r_reg[9]_1 ;
  input [6:0]\req_col_r_reg[9]_2 ;
  input auto_pre_r;
  input auto_pre_r_11;
  input auto_pre_r_12;
  input auto_pre_r_13;
  input rstdiv0_sync_r1_reg_rep__11;

  wire [1:0]D;
  wire [0:0]DIC;
  wire [0:0]E;
  wire I572;
  wire [3:0]Q;
  wire act_this_rank;
  wire [3:0]act_this_rank_r;
  wire act_wait_r_lcl_reg;
  wire act_wait_r_lcl_reg_0;
  wire act_wait_r_lcl_reg_1;
  wire auto_pre_r;
  wire auto_pre_r_11;
  wire auto_pre_r_12;
  wire auto_pre_r_13;
  wire auto_pre_r_lcl_reg;
  wire auto_pre_r_lcl_reg_0;
  wire auto_pre_r_lcl_reg_1;
  wire auto_pre_r_lcl_reg_2;
  wire [32:0]\cmd_pipe_plus.mc_address_reg[38] ;
  wire \cmd_pipe_plus.mc_aux_out0_reg[1] ;
  wire \cmd_pipe_plus.mc_aux_out0_reg[1]_0 ;
  wire [8:0]\cmd_pipe_plus.mc_bank_reg[8] ;
  wire [1:0]\cmd_pipe_plus.mc_cas_n_reg[2] ;
  wire \cmd_pipe_plus.mc_cmd_reg[0] ;
  wire \cmd_pipe_plus.mc_cs_n_reg[1] ;
  wire \cmd_pipe_plus.mc_data_offset_reg[0] ;
  wire [1:0]\cmd_pipe_plus.mc_data_offset_reg[2] ;
  wire \cmd_pipe_plus.mc_ras_n_reg[0] ;
  wire \cmd_pipe_plus.mc_we_n[1]_i_4_n_0 ;
  wire \cmd_pipe_plus.mc_we_n_reg[0] ;
  wire \cmd_pipe_plus.mc_we_n_reg[2] ;
  wire [3:0]\cmd_pipe_plus.mc_we_n_reg[2]_0 ;
  wire col_periodic_rd_r;
  wire col_rd_wr;
  wire col_rd_wr_r;
  wire col_wait_r;
  wire col_wait_r_0;
  wire col_wait_r_1;
  wire col_wait_r_2;
  wire col_wait_r_reg;
  wire col_wait_r_reg_0;
  wire col_wait_r_reg_1;
  wire col_wait_r_reg_2;
  wire [3:0]col_wr_data_buf_addr;
  wire config_arb0_n_4;
  wire config_arb0_n_5;
  wire config_arb0_n_6;
  wire config_arb0_n_7;
  wire config_arb0_n_8;
  wire [3:0]\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] ;
  wire demand_act_priority_r;
  wire demand_act_priority_r_10;
  wire demand_act_priority_r_8;
  wire demand_act_priority_r_9;
  wire demand_priority_r_reg;
  wire demand_priority_r_reg_0;
  wire demand_priority_r_reg_1;
  wire demand_priority_r_reg_2;
  wire \genblk3[1].rnk_config_strobe_r_reg ;
  wire \genblk3[2].rnk_config_strobe_r_reg ;
  wire \grant_r_reg[1] ;
  wire \grant_r_reg[2] ;
  wire \grant_r_reg[3] ;
  wire granted_col_ns;
  wire granted_col_r_reg_0;
  wire granted_col_r_reg_1;
  wire granted_col_r_reg_2;
  wire granted_pre_ns;
  wire granted_row_ns;
  wire head_r_lcl_reg;
  wire head_r_lcl_reg_0;
  wire head_r_lcl_reg_1;
  wire head_r_lcl_reg_2;
  wire \inhbt_act_faw.faw_cnt_r_reg[2] ;
  wire inhbt_act_faw_r;
  wire insert_maint_r;
  wire [3:0]\last_master_r_reg[3] ;
  wire maint_rank_r;
  wire maint_sre_r;
  wire maint_srx_r;
  wire [0:0]mc_cas_n_ns;
  wire [0:0]mc_cs_n_ns;
  wire [0:0]mc_odt_ns;
  wire [1:0]mc_ras_n_ns;
  wire [1:0]mc_we_n_ns;
  wire ofs_rdy_r;
  wire ofs_rdy_r_4;
  wire ofs_rdy_r_6;
  wire ofs_rdy_r_7;
  wire \order_q_r_reg[1] ;
  wire \order_q_r_reg[1]_0 ;
  wire \order_q_r_reg[1]_1 ;
  wire \order_q_r_reg[1]_2 ;
  wire \order_q_r_reg[1]_3 ;
  wire \order_q_r_reg[1]_4 ;
  wire \order_q_r_reg[1]_5 ;
  wire \order_q_r_reg[1]_6 ;
  wire override_demand_r_reg;
  wire override_demand_r_reg_0;
  wire override_demand_r_reg_1;
  wire override_demand_r_reg_2;
  wire override_demand_r_reg_3;
  wire p_0_in;
  wire \periodic_rd_generation.periodic_rd_timer_r_reg[2] ;
  wire \q_entry_r_reg[0] ;
  wire \q_entry_r_reg[0]_0 ;
  wire \q_entry_r_reg[0]_1 ;
  wire \q_entry_r_reg[0]_2 ;
  wire [1:0]\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][2] ;
  wire ras_timer_zero_r_reg;
  wire ras_timer_zero_r_reg_0;
  wire ras_timer_zero_r_reg_1;
  wire ras_timer_zero_r_reg_2;
  wire ras_timer_zero_r_reg_3;
  wire ras_timer_zero_r_reg_4;
  wire ras_timer_zero_r_reg_5;
  wire ras_timer_zero_r_reg_6;
  wire [3:0]rd_this_rank_r;
  wire [3:0]rd_wr_r;
  wire read_this_rank;
  wire read_this_rank_r;
  wire [2:0]\req_bank_r_lcl_reg[2] ;
  wire [2:0]\req_bank_r_lcl_reg[2]_0 ;
  wire [2:0]\req_bank_r_lcl_reg[2]_1 ;
  wire [2:0]\req_bank_r_lcl_reg[2]_2 ;
  wire req_bank_rdy_ns;
  wire req_bank_rdy_ns_3;
  wire req_bank_rdy_ns_5;
  wire [6:0]\req_col_r_reg[9] ;
  wire [6:0]\req_col_r_reg[9]_0 ;
  wire [6:0]\req_col_r_reg[9]_1 ;
  wire [6:0]\req_col_r_reg[9]_2 ;
  wire [15:0]req_data_buf_addr_r;
  wire [3:0]req_periodic_rd_r;
  wire [12:0]\req_row_r_lcl_reg[12] ;
  wire [12:0]\req_row_r_lcl_reg[12]_0 ;
  wire [11:0]\req_row_r_lcl_reg[12]_1 ;
  wire [11:0]\req_row_r_lcl_reg[12]_2 ;
  wire rnk_config_r;
  wire rnk_config_strobe;
  wire rnk_config_strobe_ns;
  wire rnk_config_valid_r_lcl_reg_0;
  wire rnk_config_valid_r_lcl_reg_1;
  wire [3:0]row_cmd_wr;
  wire rstdiv0_sync_r1_reg_rep;
  wire rstdiv0_sync_r1_reg_rep__11;
  wire rstdiv0_sync_r1_reg_rep__13;
  wire rstdiv0_sync_r1_reg_rep__14;
  wire \rtw_timer.rtw_cnt_r_reg[1] ;
  wire [0:0]\rtw_timer.rtw_cnt_r_reg[1]_0 ;
  wire sent_row;
  wire sre_clears_sre_request;
  wire sys_rst;
  wire [3:0]wr_this_rank_r;
  wire [0:0]\wtr_timer.wtr_cnt_r_reg[0] ;
  wire \wtr_timer.wtr_cnt_r_reg[1] ;
  wire [1:0]\wtr_timer.wtr_cnt_r_reg[1]_0 ;

  LUT1 #(
    .INIT(2'h1)) 
    \cmd_pipe_plus.mc_cas_n[0]_i_1 
       (.I0(\cmd_pipe_plus.mc_cmd_reg[0] ),
        .O(mc_cas_n_ns));
  LUT1 #(
    .INIT(2'h1)) 
    \cmd_pipe_plus.mc_ras_n[2]_i_1 
       (.I0(\cmd_pipe_plus.mc_we_n_reg[2] ),
        .O(mc_ras_n_ns[1]));
  (* SOFT_HLUTNM = "soft_lutpair537" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \cmd_pipe_plus.mc_we_n[1]_i_4 
       (.I0(\cmd_pipe_plus.mc_cs_n_reg[1] ),
        .I1(sent_row),
        .O(\cmd_pipe_plus.mc_we_n[1]_i_4_n_0 ));
  Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_round_robin_arb__parameterized4 col_arb0
       (.DIC(DIC),
        .E(E),
        .I572(I572),
        .Q(Q),
        .auto_pre_r(auto_pre_r),
        .auto_pre_r_11(auto_pre_r_11),
        .auto_pre_r_12(auto_pre_r_12),
        .auto_pre_r_13(auto_pre_r_13),
        .\cmd_pipe_plus.mc_address_reg[10] (\cmd_pipe_plus.mc_address_reg[38] [7:0]),
        .\cmd_pipe_plus.mc_aux_out0_reg[1] (\cmd_pipe_plus.mc_aux_out0_reg[1] ),
        .\cmd_pipe_plus.mc_aux_out0_reg[1]_0 (\cmd_pipe_plus.mc_aux_out0_reg[1]_0 ),
        .\cmd_pipe_plus.mc_bank_reg[2] (\cmd_pipe_plus.mc_bank_reg[8] [2:0]),
        .\cmd_pipe_plus.mc_data_offset_reg[0] (\cmd_pipe_plus.mc_data_offset_reg[0] ),
        .\cmd_pipe_plus.mc_data_offset_reg[2] (\cmd_pipe_plus.mc_data_offset_reg[2] ),
        .\cmd_pipe_plus.mc_ras_n_reg[0] (\cmd_pipe_plus.mc_ras_n_reg[0] ),
        .\cmd_pipe_plus.mc_we_n_reg[0] (\cmd_pipe_plus.mc_we_n_reg[0] ),
        .col_periodic_rd_r(col_periodic_rd_r),
        .col_rd_wr(col_rd_wr),
        .col_rd_wr_r(col_rd_wr_r),
        .col_wait_r(col_wait_r),
        .col_wait_r_0(col_wait_r_0),
        .col_wait_r_1(col_wait_r_1),
        .col_wait_r_2(col_wait_r_2),
        .col_wait_r_reg(col_wait_r_reg),
        .col_wait_r_reg_0(col_wait_r_reg_0),
        .col_wait_r_reg_1(col_wait_r_reg_1),
        .col_wr_data_buf_addr(col_wr_data_buf_addr),
        .\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] (\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] ),
        .\genblk3[1].rnk_config_strobe_r_reg (\genblk3[1].rnk_config_strobe_r_reg ),
        .\genblk3[2].rnk_config_strobe_r_reg (\genblk3[2].rnk_config_strobe_r_reg ),
        .\grant_r_reg[0]_0 (config_arb0_n_4),
        .\grant_r_reg[2]_0 (\grant_r_reg[2] ),
        .\grant_r_reg[3]_0 (\grant_r_reg[3] ),
        .granted_col_ns(granted_col_ns),
        .granted_col_r_reg(\cmd_pipe_plus.mc_cmd_reg[0] ),
        .mc_odt_ns(mc_odt_ns),
        .ofs_rdy_r(ofs_rdy_r),
        .ofs_rdy_r_4(ofs_rdy_r_4),
        .\order_q_r_reg[1] (\order_q_r_reg[1] ),
        .\order_q_r_reg[1]_0 (\order_q_r_reg[1]_0 ),
        .\order_q_r_reg[1]_1 (\order_q_r_reg[1]_1 ),
        .\order_q_r_reg[1]_2 (\order_q_r_reg[1]_2 ),
        .override_demand_r_reg(override_demand_r_reg),
        .override_demand_r_reg_0(override_demand_r_reg_0),
        .override_demand_r_reg_1(override_demand_r_reg_1),
        .override_demand_r_reg_2(override_demand_r_reg_2),
        .override_demand_r_reg_3(override_demand_r_reg_3),
        .\periodic_rd_generation.periodic_rd_timer_r_reg[2] (\periodic_rd_generation.periodic_rd_timer_r_reg[2] ),
        .\q_entry_r_reg[0] (\q_entry_r_reg[0] ),
        .\q_entry_r_reg[0]_0 (\q_entry_r_reg[0]_0 ),
        .\q_entry_r_reg[0]_1 (\q_entry_r_reg[0]_1 ),
        .\q_entry_r_reg[0]_2 (\q_entry_r_reg[0]_2 ),
        .\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][2] (\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][2] ),
        .ras_timer_zero_r_reg(ras_timer_zero_r_reg),
        .ras_timer_zero_r_reg_0(ras_timer_zero_r_reg_0),
        .ras_timer_zero_r_reg_1(ras_timer_zero_r_reg_1),
        .ras_timer_zero_r_reg_2(ras_timer_zero_r_reg_2),
        .rd_this_rank_r(rd_this_rank_r),
        .rd_wr_r(rd_wr_r),
        .read_this_rank(read_this_rank),
        .read_this_rank_r(read_this_rank_r),
        .\req_bank_r_lcl_reg[2] (\req_bank_r_lcl_reg[2]_2 ),
        .\req_bank_r_lcl_reg[2]_0 (\req_bank_r_lcl_reg[2] ),
        .\req_bank_r_lcl_reg[2]_1 (\req_bank_r_lcl_reg[2]_0 ),
        .\req_bank_r_lcl_reg[2]_2 (\req_bank_r_lcl_reg[2]_1 ),
        .\req_col_r_reg[9] (\req_col_r_reg[9] ),
        .\req_col_r_reg[9]_0 (\req_col_r_reg[9]_0 ),
        .\req_col_r_reg[9]_1 (\req_col_r_reg[9]_1 ),
        .\req_col_r_reg[9]_2 (\req_col_r_reg[9]_2 ),
        .req_data_buf_addr_r(req_data_buf_addr_r),
        .req_periodic_rd_r(req_periodic_rd_r),
        .rnk_config_strobe(rnk_config_strobe),
        .\rnk_config_strobe_r_reg[0] (granted_col_r_reg_0),
        .rnk_config_valid_r_lcl_reg(config_arb0_n_5),
        .rnk_config_valid_r_lcl_reg_0(config_arb0_n_7),
        .rnk_config_valid_r_lcl_reg_1(config_arb0_n_8),
        .rnk_config_valid_r_lcl_reg_2(config_arb0_n_6),
        .rstdiv0_sync_r1_reg_rep__11(rstdiv0_sync_r1_reg_rep__11),
        .rstdiv0_sync_r1_reg_rep__13(rstdiv0_sync_r1_reg_rep__13),
        .\rtw_timer.rtw_cnt_r_reg[1] (\rtw_timer.rtw_cnt_r_reg[1] ),
        .\rtw_timer.rtw_cnt_r_reg[1]_0 (\rtw_timer.rtw_cnt_r_reg[1]_0 ),
        .sys_rst(sys_rst),
        .wr_this_rank_r(wr_this_rank_r),
        .\wtr_timer.wtr_cnt_r_reg[0] (\wtr_timer.wtr_cnt_r_reg[0] ),
        .\wtr_timer.wtr_cnt_r_reg[1] (\wtr_timer.wtr_cnt_r_reg[1] ),
        .\wtr_timer.wtr_cnt_r_reg[1]_0 (\wtr_timer.wtr_cnt_r_reg[1]_0 ));
  Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_round_robin_arb__parameterized3 config_arb0
       (.Q(Q),
        .col_wait_r_reg(col_wait_r_reg_2),
        .demand_priority_r_reg(demand_priority_r_reg),
        .demand_priority_r_reg_0(demand_priority_r_reg_0),
        .demand_priority_r_reg_1(demand_priority_r_reg_1),
        .demand_priority_r_reg_2(demand_priority_r_reg_2),
        .\genblk3[1].rnk_config_strobe_r_reg (\genblk3[1].rnk_config_strobe_r_reg ),
        .\genblk3[1].rnk_config_strobe_r_reg[1] (override_demand_r_reg),
        .\genblk3[2].rnk_config_strobe_r_reg (\genblk3[2].rnk_config_strobe_r_reg ),
        .\grant_r_reg[1]_0 (\grant_r_reg[1] ),
        .\grant_r_reg[1]_1 (config_arb0_n_5),
        .\grant_r_reg[1]_2 (config_arb0_n_6),
        .\grant_r_reg[2]_0 (config_arb0_n_4),
        .\grant_r_reg[3]_0 (config_arb0_n_7),
        .\grant_r_reg[3]_1 (config_arb0_n_8),
        .granted_col_r_reg(granted_col_r_reg_0),
        .granted_col_r_reg_0(granted_col_r_reg_1),
        .granted_col_r_reg_1(granted_col_r_reg_2),
        .ofs_rdy_r(ofs_rdy_r),
        .ofs_rdy_r_4(ofs_rdy_r_4),
        .ofs_rdy_r_6(ofs_rdy_r_6),
        .ofs_rdy_r_7(ofs_rdy_r_7),
        .\order_q_r_reg[1] (\order_q_r_reg[1]_2 ),
        .\order_q_r_reg[1]_0 (\order_q_r_reg[1]_3 ),
        .\order_q_r_reg[1]_1 (\order_q_r_reg[1]_4 ),
        .\order_q_r_reg[1]_2 (\order_q_r_reg[1]_5 ),
        .\order_q_r_reg[1]_3 (\order_q_r_reg[1]_6 ),
        .\order_q_r_reg[1]_4 (\order_q_r_reg[1]_0 ),
        .\order_q_r_reg[1]_5 (\order_q_r_reg[1]_1 ),
        .override_demand_r_reg(override_demand_r_reg_3),
        .override_demand_r_reg_0(override_demand_r_reg_1),
        .override_demand_r_reg_1(override_demand_r_reg_2),
        .p_0_in(p_0_in),
        .req_bank_rdy_ns(req_bank_rdy_ns),
        .req_bank_rdy_ns_3(req_bank_rdy_ns_3),
        .req_bank_rdy_ns_5(req_bank_rdy_ns_5),
        .rnk_config_r(rnk_config_r),
        .rnk_config_strobe(rnk_config_strobe),
        .rnk_config_valid_r_lcl_reg(rnk_config_valid_r_lcl_reg_0),
        .rstdiv0_sync_r1_reg_rep__13(rstdiv0_sync_r1_reg_rep__13),
        .rstdiv0_sync_r1_reg_rep__14(rstdiv0_sync_r1_reg_rep__14),
        .sys_rst(sys_rst));
  FDRE \genblk3[1].rnk_config_strobe_r_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(rnk_config_strobe),
        .Q(\genblk3[1].rnk_config_strobe_r_reg ),
        .R(1'b0));
  FDRE \genblk3[2].rnk_config_strobe_r_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\genblk3[1].rnk_config_strobe_r_reg ),
        .Q(\genblk3[2].rnk_config_strobe_r_reg ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    granted_col_r_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(granted_col_ns),
        .Q(\cmd_pipe_plus.mc_cmd_reg[0] ),
        .R(1'b0));
  FDRE granted_row_r_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(granted_row_ns),
        .Q(sent_row),
        .R(1'b0));
  FDRE insert_maint_r1_lcl_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(insert_maint_r),
        .Q(\cmd_pipe_plus.mc_cs_n_reg[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pre_4_1_1T_arb.granted_pre_r_reg 
       (.C(sys_rst),
        .CE(1'b1),
        .D(granted_pre_ns),
        .Q(\cmd_pipe_plus.mc_we_n_reg[2] ),
        .R(1'b0));
  Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_round_robin_arb__parameterized1 \pre_4_1_1T_arb.pre_arb0 
       (.D(D),
        .Q(\cmd_pipe_plus.mc_we_n_reg[2]_0 ),
        .auto_pre_r_lcl_reg(auto_pre_r_lcl_reg),
        .auto_pre_r_lcl_reg_0(auto_pre_r_lcl_reg_0),
        .auto_pre_r_lcl_reg_1(auto_pre_r_lcl_reg_1),
        .auto_pre_r_lcl_reg_2(auto_pre_r_lcl_reg_2),
        .\cmd_pipe_plus.mc_address_reg[38] (\cmd_pipe_plus.mc_address_reg[38] [32:21]),
        .\cmd_pipe_plus.mc_bank_reg[8] (\cmd_pipe_plus.mc_bank_reg[8] [8:6]),
        .\cmd_pipe_plus.mc_cas_n_reg[2] (\cmd_pipe_plus.mc_cas_n_reg[2] [1]),
        .mc_we_n_ns(mc_we_n_ns[1]),
        .\pre_4_1_1T_arb.granted_pre_r_reg (\cmd_pipe_plus.mc_we_n_reg[2] ),
        .ras_timer_zero_r_reg(ras_timer_zero_r_reg_3),
        .ras_timer_zero_r_reg_0(ras_timer_zero_r_reg_4),
        .ras_timer_zero_r_reg_1(ras_timer_zero_r_reg_5),
        .ras_timer_zero_r_reg_2(ras_timer_zero_r_reg_6),
        .\req_bank_r_lcl_reg[2] (\req_bank_r_lcl_reg[2] ),
        .\req_bank_r_lcl_reg[2]_0 (\req_bank_r_lcl_reg[2]_0 ),
        .\req_bank_r_lcl_reg[2]_1 (\req_bank_r_lcl_reg[2]_2 ),
        .\req_bank_r_lcl_reg[2]_2 (\req_bank_r_lcl_reg[2]_1 ),
        .\req_row_r_lcl_reg[12] ({\req_row_r_lcl_reg[12] [12:11],\req_row_r_lcl_reg[12] [9:0]}),
        .\req_row_r_lcl_reg[12]_0 ({\req_row_r_lcl_reg[12]_0 [12:11],\req_row_r_lcl_reg[12]_0 [9:0]}),
        .\req_row_r_lcl_reg[12]_1 (\req_row_r_lcl_reg[12]_2 ),
        .\req_row_r_lcl_reg[12]_2 (\req_row_r_lcl_reg[12]_1 ),
        .row_cmd_wr(row_cmd_wr),
        .rstdiv0_sync_r1_reg_rep__13(rstdiv0_sync_r1_reg_rep__13),
        .rstdiv0_sync_r1_reg_rep__14(rstdiv0_sync_r1_reg_rep__14),
        .sys_rst(sys_rst));
  FDRE \rnk_config_strobe_r_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(rnk_config_strobe_ns),
        .Q(rnk_config_strobe),
        .R(1'b0));
  FDRE rnk_config_valid_r_lcl_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(rnk_config_valid_r_lcl_reg_1),
        .Q(rnk_config_valid_r_lcl_reg_0),
        .R(rstdiv0_sync_r1_reg_rep));
  Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_round_robin_arb__parameterized2 row_arb0
       (.Q(\last_master_r_reg[3] ),
        .act_this_rank(act_this_rank),
        .act_this_rank_r(act_this_rank_r),
        .act_wait_r_lcl_reg(act_wait_r_lcl_reg),
        .act_wait_r_lcl_reg_0(act_wait_r_lcl_reg_0),
        .act_wait_r_lcl_reg_1(act_wait_r_lcl_reg_1),
        .\cmd_pipe_plus.mc_address_reg[25] (\cmd_pipe_plus.mc_address_reg[38] [20:8]),
        .\cmd_pipe_plus.mc_bank_reg[5] (\cmd_pipe_plus.mc_bank_reg[8] [5:3]),
        .\cmd_pipe_plus.mc_cas_n_reg[1] (\cmd_pipe_plus.mc_cas_n_reg[2] [0]),
        .demand_act_priority_r(demand_act_priority_r),
        .demand_act_priority_r_10(demand_act_priority_r_10),
        .demand_act_priority_r_8(demand_act_priority_r_8),
        .demand_act_priority_r_9(demand_act_priority_r_9),
        .granted_row_ns(granted_row_ns),
        .head_r_lcl_reg(head_r_lcl_reg),
        .head_r_lcl_reg_0(head_r_lcl_reg_0),
        .head_r_lcl_reg_1(head_r_lcl_reg_1),
        .head_r_lcl_reg_2(head_r_lcl_reg_2),
        .\inhbt_act_faw.faw_cnt_r_reg[2] (\inhbt_act_faw.faw_cnt_r_reg[2] ),
        .inhbt_act_faw_r(inhbt_act_faw_r),
        .insert_maint_r(insert_maint_r),
        .insert_maint_r1_lcl_reg(\cmd_pipe_plus.mc_cs_n_reg[1] ),
        .insert_maint_r1_lcl_reg_0(\cmd_pipe_plus.mc_we_n[1]_i_4_n_0 ),
        .maint_rank_r(maint_rank_r),
        .maint_srx_r(maint_srx_r),
        .mc_cs_n_ns(mc_cs_n_ns),
        .mc_ras_n_ns(mc_ras_n_ns[0]),
        .mc_we_n_ns(mc_we_n_ns[0]),
        .\req_bank_r_lcl_reg[2] (\req_bank_r_lcl_reg[2] ),
        .\req_bank_r_lcl_reg[2]_0 (\req_bank_r_lcl_reg[2]_0 ),
        .\req_bank_r_lcl_reg[2]_1 (\req_bank_r_lcl_reg[2]_1 ),
        .\req_bank_r_lcl_reg[2]_2 (\req_bank_r_lcl_reg[2]_2 ),
        .\req_row_r_lcl_reg[12] (\req_row_r_lcl_reg[12] ),
        .\req_row_r_lcl_reg[12]_0 (\req_row_r_lcl_reg[12]_0 ),
        .\req_row_r_lcl_reg[12]_1 (\req_row_r_lcl_reg[12]_1 ),
        .\req_row_r_lcl_reg[12]_2 (\req_row_r_lcl_reg[12]_2 ),
        .row_cmd_wr(row_cmd_wr),
        .rstdiv0_sync_r1_reg_rep__13(rstdiv0_sync_r1_reg_rep__13),
        .rstdiv0_sync_r1_reg_rep__14(rstdiv0_sync_r1_reg_rep__14),
        .sent_row(sent_row),
        .sys_rst(sys_rst));
  (* SOFT_HLUTNM = "soft_lutpair537" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sr_cntrl.ckesr_timer.ckesr_timer_r[0]_i_1 
       (.I0(\cmd_pipe_plus.mc_cs_n_reg[1] ),
        .I1(maint_sre_r),
        .O(sre_clears_sre_request));
endmodule

module Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_arb_select
   (col_periodic_rd_r,
    col_rd_wr_r,
    D,
    rnk_config_r,
    DIC,
    sys_rst,
    col_rd_wr,
    SR,
    \maintenance_request.maint_srx_r_lcl_reg ,
    p_0_in);
  output col_periodic_rd_r;
  output col_rd_wr_r;
  output [0:0]D;
  output rnk_config_r;
  input [0:0]DIC;
  input sys_rst;
  input col_rd_wr;
  input [0:0]SR;
  input [0:0]\maintenance_request.maint_srx_r_lcl_reg ;
  input p_0_in;

  wire [0:0]D;
  wire [0:0]DIC;
  wire [0:0]SR;
  wire col_periodic_rd_r;
  wire col_rd_wr;
  wire col_rd_wr_r;
  wire [0:0]\maintenance_request.maint_srx_r_lcl_reg ;
  wire p_0_in;
  wire rnk_config_r;
  wire sys_rst;

  FDSE cke_r_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(\maintenance_request.maint_srx_r_lcl_reg ),
        .Q(D),
        .S(SR));
  FDRE \col_mux.col_periodic_rd_r_reg 
       (.C(sys_rst),
        .CE(1'b1),
        .D(DIC),
        .Q(col_periodic_rd_r),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \col_mux.col_rd_wr_r_reg 
       (.C(sys_rst),
        .CE(1'b1),
        .D(col_rd_wr),
        .Q(col_rd_wr_r),
        .R(1'b0));
  FDRE \rnk_config_r_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_0_in),
        .Q(rnk_config_r),
        .R(1'b0));
endmodule

module Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_axi_mc
   (s_axi_awready,
    s_axi_wready,
    mc_app_wdf_wren_reg,
    mc_app_wdf_last_reg,
    s_axi_bid,
    s_axi_arready,
    rnw,
    s_axi_bvalid,
    E,
    app_en_ns1,
    w_cmd_rdy,
    D,
    s_axi_rvalid,
    s_axi_rlast,
    \mc_app_wdf_data_reg_reg[127] ,
    \mc_app_wdf_mask_reg_reg[15] ,
    \s_axi_rresp[1] ,
    s_axi_rid,
    sys_rst,
    init_calib_complete_r,
    aresetn,
    s_axi_bready,
    s_axi_arid,
    app_rdy,
    reset,
    app_en_r1,
    rd_data_en,
    s_axi_rready,
    s_axi_wvalid,
    s_axi_awvalid,
    s_axi_awlen,
    s_axi_awaddr,
    app_wdf_rdy,
    s_axi_arlen,
    s_axi_araddr,
    s_axi_arvalid,
    s_axi_awburst,
    s_axi_arburst,
    s_axi_arqos,
    s_axi_awid,
    s_axi_awqos,
    s_axi_wdata,
    s_axi_wstrb,
    in);
  output s_axi_awready;
  output s_axi_wready;
  output mc_app_wdf_wren_reg;
  output mc_app_wdf_last_reg;
  output [0:0]s_axi_bid;
  output s_axi_arready;
  output rnw;
  output s_axi_bvalid;
  output [0:0]E;
  output app_en_ns1;
  output w_cmd_rdy;
  output [22:0]D;
  output s_axi_rvalid;
  output s_axi_rlast;
  output [127:0]\mc_app_wdf_data_reg_reg[127] ;
  output [15:0]\mc_app_wdf_mask_reg_reg[15] ;
  output [128:0]\s_axi_rresp[1] ;
  output [0:0]s_axi_rid;
  input sys_rst;
  input init_calib_complete_r;
  input aresetn;
  input s_axi_bready;
  input [0:0]s_axi_arid;
  input app_rdy;
  input reset;
  input app_en_r1;
  input rd_data_en;
  input s_axi_rready;
  input s_axi_wvalid;
  input s_axi_awvalid;
  input [7:0]s_axi_awlen;
  input [31:0]s_axi_awaddr;
  input app_wdf_rdy;
  input [7:0]s_axi_arlen;
  input [31:0]s_axi_araddr;
  input s_axi_arvalid;
  input [0:0]s_axi_awburst;
  input [0:0]s_axi_arburst;
  input [3:0]s_axi_arqos;
  input [0:0]s_axi_awid;
  input [3:0]s_axi_awqos;
  input [127:0]s_axi_wdata;
  input [15:0]s_axi_wstrb;
  input [127:0]in;

  wire [22:0]D;
  wire [0:0]E;
  wire app_en_ns1;
  wire app_en_r1;
  wire app_rdy;
  wire app_wdf_end;
  wire app_wdf_rdy;
  wire app_wdf_wren;
  wire areset_d1;
  wire aresetn;
  wire arvalid_int;
  wire awvalid_int;
  wire axi_mc_ar_channel_0_n_30;
  wire axi_mc_ar_channel_0_n_4;
  wire axi_mc_ar_channel_0_n_6;
  wire axi_mc_aw_channel_0_n_10;
  wire axi_mc_aw_channel_0_n_11;
  wire axi_mc_aw_channel_0_n_12;
  wire axi_mc_aw_channel_0_n_13;
  wire axi_mc_aw_channel_0_n_14;
  wire axi_mc_aw_channel_0_n_15;
  wire axi_mc_aw_channel_0_n_16;
  wire axi_mc_aw_channel_0_n_17;
  wire axi_mc_aw_channel_0_n_18;
  wire axi_mc_aw_channel_0_n_19;
  wire axi_mc_aw_channel_0_n_20;
  wire axi_mc_aw_channel_0_n_21;
  wire axi_mc_aw_channel_0_n_22;
  wire axi_mc_aw_channel_0_n_23;
  wire axi_mc_aw_channel_0_n_24;
  wire axi_mc_aw_channel_0_n_25;
  wire axi_mc_aw_channel_0_n_26;
  wire axi_mc_aw_channel_0_n_27;
  wire axi_mc_aw_channel_0_n_4;
  wire axi_mc_aw_channel_0_n_5;
  wire axi_mc_aw_channel_0_n_6;
  wire axi_mc_aw_channel_0_n_7;
  wire axi_mc_aw_channel_0_n_8;
  wire axi_mc_aw_channel_0_n_9;
  wire axi_mc_b_channel_0_n_6;
  wire axi_mc_b_channel_0_n_7;
  wire axi_mc_cmd_arbiter_0_n_4;
  wire axi_mc_cmd_arbiter_0_n_5;
  wire b_awid;
  wire b_push;
  wire [127:0]in;
  wire init_calib_complete_r;
  wire [127:0]\mc_app_wdf_data_reg_reg[127] ;
  wire mc_app_wdf_last_reg;
  wire [15:0]\mc_app_wdf_mask_reg_reg[15] ;
  wire mc_app_wdf_wren_reg;
  wire mc_init_complete_r;
  wire next;
  wire p_0_in;
  wire p_1_in0_in;
  wire r_arid;
  wire r_push;
  wire r_rlast;
  wire rd_cmd_en;
  wire rd_data_en;
  wire rd_wait_limit13_out;
  wire reset;
  wire rnw;
  wire [31:0]s_axi_araddr;
  wire [0:0]s_axi_arburst;
  wire [0:0]s_axi_arid;
  wire [7:0]s_axi_arlen;
  wire [3:0]s_axi_arqos;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [31:0]s_axi_awaddr;
  wire [0:0]s_axi_awburst;
  wire [0:0]s_axi_awid;
  wire [7:0]s_axi_awlen;
  wire [3:0]s_axi_awqos;
  wire s_axi_awready;
  wire s_axi_awvalid;
  wire [0:0]s_axi_bid;
  wire s_axi_bready;
  wire s_axi_bvalid;
  wire [0:0]s_axi_rid;
  wire s_axi_rlast;
  wire s_axi_rready;
  wire [128:0]\s_axi_rresp[1] ;
  wire s_axi_rvalid;
  wire [127:0]s_axi_wdata;
  wire s_axi_wready;
  wire [15:0]s_axi_wstrb;
  wire s_axi_wvalid;
  wire sys_rst;
  wire w_cmd_rdy;
  wire wr_cmd_en;
  wire wvalid_int;

  LUT2 #(
    .INIT(4'h7)) 
    areset_d1_i_1
       (.I0(mc_init_complete_r),
        .I1(aresetn),
        .O(p_0_in));
  (* equivalent_register_removal = "no" *) 
  FDRE areset_d1_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_0_in),
        .Q(areset_d1),
        .R(1'b0));
  Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_axi_mc_ar_channel axi_mc_ar_channel_0
       (.D(D),
        .\RD_PRI_REG.rd_cmd_hold_reg (rd_wait_limit13_out),
        .\RD_PRI_REG.wr_cmd_hold_reg (axi_mc_ar_channel_0_n_30),
        .\RD_PRI_REG.wr_cmd_hold_reg_0 (rnw),
        .SR(axi_mc_ar_channel_0_n_6),
        .SS(areset_d1),
        .app_rdy(app_rdy),
        .arvalid_int(arvalid_int),
        .\axaddr_incr_reg[10] (axi_mc_aw_channel_0_n_11),
        .\axaddr_incr_reg[11] (axi_mc_aw_channel_0_n_12),
        .\axaddr_incr_reg[12] (axi_mc_aw_channel_0_n_13),
        .\axaddr_incr_reg[13] (axi_mc_aw_channel_0_n_14),
        .\axaddr_incr_reg[14] (axi_mc_aw_channel_0_n_15),
        .\axaddr_incr_reg[15] (axi_mc_aw_channel_0_n_16),
        .\axaddr_incr_reg[16] (axi_mc_aw_channel_0_n_17),
        .\axaddr_incr_reg[17] (axi_mc_aw_channel_0_n_18),
        .\axaddr_incr_reg[18] (axi_mc_aw_channel_0_n_19),
        .\axaddr_incr_reg[19] (axi_mc_aw_channel_0_n_20),
        .\axaddr_incr_reg[20] (axi_mc_aw_channel_0_n_21),
        .\axaddr_incr_reg[21] (axi_mc_aw_channel_0_n_22),
        .\axaddr_incr_reg[22] (axi_mc_aw_channel_0_n_23),
        .\axaddr_incr_reg[23] (axi_mc_aw_channel_0_n_24),
        .\axaddr_incr_reg[24] (axi_mc_aw_channel_0_n_25),
        .\axaddr_incr_reg[25] (axi_mc_aw_channel_0_n_26),
        .\axaddr_incr_reg[26] (axi_mc_aw_channel_0_n_27),
        .\axaddr_incr_reg[4] (axi_mc_aw_channel_0_n_5),
        .\axaddr_incr_reg[5] (axi_mc_aw_channel_0_n_6),
        .\axaddr_incr_reg[6] (axi_mc_aw_channel_0_n_7),
        .\axaddr_incr_reg[7] (axi_mc_aw_channel_0_n_8),
        .\axaddr_incr_reg[8] (axi_mc_aw_channel_0_n_9),
        .\axaddr_incr_reg[9] (axi_mc_aw_channel_0_n_10),
        .axready_reg(axi_mc_cmd_arbiter_0_n_4),
        .axready_reg_0(axi_mc_cmd_arbiter_0_n_5),
        .in({r_arid,r_rlast}),
        .next(next),
        .r_push(r_push),
        .r_rlast_reg_0(axi_mc_ar_channel_0_n_4),
        .rd_cmd_en(rd_cmd_en),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_arburst(s_axi_arburst),
        .s_axi_arid(s_axi_arid),
        .s_axi_arlen(s_axi_arlen),
        .s_axi_arqos(s_axi_arqos),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .sys_rst(sys_rst));
  Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_axi_mc_aw_channel axi_mc_aw_channel_0
       (.Q(p_1_in0_in),
        .\RD_PRI_REG.rd_cmd_hold_reg (axi_mc_aw_channel_0_n_4),
        .\RD_PRI_REG.wr_cmd_hold_reg (rnw),
        .SS(areset_d1),
        .\app_addr_r1_reg[10] (axi_mc_aw_channel_0_n_12),
        .\app_addr_r1_reg[11] (axi_mc_aw_channel_0_n_13),
        .\app_addr_r1_reg[12] (axi_mc_aw_channel_0_n_14),
        .\app_addr_r1_reg[13] (axi_mc_aw_channel_0_n_15),
        .\app_addr_r1_reg[14] (axi_mc_aw_channel_0_n_16),
        .\app_addr_r1_reg[15] (axi_mc_aw_channel_0_n_17),
        .\app_addr_r1_reg[16] (axi_mc_aw_channel_0_n_18),
        .\app_addr_r1_reg[17] (axi_mc_aw_channel_0_n_19),
        .\app_addr_r1_reg[18] (axi_mc_aw_channel_0_n_20),
        .\app_addr_r1_reg[19] (axi_mc_aw_channel_0_n_21),
        .\app_addr_r1_reg[20] (axi_mc_aw_channel_0_n_22),
        .\app_addr_r1_reg[21] (axi_mc_aw_channel_0_n_23),
        .\app_addr_r1_reg[22] (axi_mc_aw_channel_0_n_24),
        .\app_addr_r1_reg[23] (axi_mc_aw_channel_0_n_25),
        .\app_addr_r1_reg[24] (axi_mc_aw_channel_0_n_26),
        .\app_addr_r1_reg[25] (axi_mc_aw_channel_0_n_27),
        .\app_addr_r1_reg[3] (axi_mc_aw_channel_0_n_5),
        .\app_addr_r1_reg[4] (axi_mc_aw_channel_0_n_6),
        .\app_addr_r1_reg[5] (axi_mc_aw_channel_0_n_7),
        .\app_addr_r1_reg[6] (axi_mc_aw_channel_0_n_8),
        .\app_addr_r1_reg[7] (axi_mc_aw_channel_0_n_9),
        .\app_addr_r1_reg[8] (axi_mc_aw_channel_0_n_10),
        .\app_addr_r1_reg[9] (axi_mc_aw_channel_0_n_11),
        .app_rdy_r_reg(w_cmd_rdy),
        .awvalid_int(awvalid_int),
        .axready_reg(axi_mc_b_channel_0_n_6),
        .axready_reg_0(axi_mc_b_channel_0_n_7),
        .b_awid(b_awid),
        .b_push(b_push),
        .next(next),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awburst(s_axi_awburst),
        .s_axi_awid(s_axi_awid),
        .s_axi_awlen(s_axi_awlen),
        .s_axi_awqos(s_axi_awqos),
        .s_axi_awready(s_axi_awready),
        .s_axi_awvalid(s_axi_awvalid),
        .sys_rst(sys_rst));
  Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_axi_mc_b_channel axi_mc_b_channel_0
       (.\RD_PRI_REG.wr_cmd_hold_reg (rnw),
        .SS(areset_d1),
        .app_rdy(app_rdy),
        .app_wdf_end(app_wdf_end),
        .app_wdf_rdy(app_wdf_rdy),
        .app_wdf_wren(app_wdf_wren),
        .awvalid_int(awvalid_int),
        .\axlen_cnt_reg[7] (axi_mc_b_channel_0_n_7),
        .axready_reg(s_axi_awready),
        .b_awid(b_awid),
        .b_push(b_push),
        .\int_addr_reg[3] (axi_mc_b_channel_0_n_6),
        .mc_app_wdf_last_reg(mc_app_wdf_last_reg),
        .mc_app_wdf_last_reg_reg(w_cmd_rdy),
        .mc_app_wdf_wren_reg(mc_app_wdf_wren_reg),
        .s_axi_awburst(s_axi_awburst),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bid(s_axi_bid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bvalid(s_axi_bvalid),
        .sys_rst(sys_rst),
        .wr_cmd_en(wr_cmd_en),
        .wvalid_int(wvalid_int));
  Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_axi_mc_cmd_arbiter axi_mc_cmd_arbiter_0
       (.Q(p_1_in0_in),
        .\RD_PRI_REG.rd_starve_cnt_reg[8]_0 (axi_mc_aw_channel_0_n_4),
        .\RD_PRI_REG.rnw_i_reg_0 (rnw),
        .SR(rd_wait_limit13_out),
        .SS(areset_d1),
        .app_rdy(app_rdy),
        .arvalid_int(arvalid_int),
        .awvalid_int(awvalid_int),
        .\axlen_cnt_reg[0] (axi_mc_ar_channel_0_n_4),
        .\axlen_cnt_reg[7] (axi_mc_cmd_arbiter_0_n_4),
        .\axqos_reg[3] (axi_mc_ar_channel_0_n_30),
        .axready_reg(s_axi_arready),
        .axvalid_reg(axi_mc_ar_channel_0_n_6),
        .b_push(b_push),
        .\int_addr_reg[3] (axi_mc_cmd_arbiter_0_n_5),
        .next(next),
        .rd_cmd_en(rd_cmd_en),
        .s_axi_arburst(s_axi_arburst),
        .s_axi_arvalid(s_axi_arvalid),
        .sys_rst(sys_rst),
        .wr_cmd_en(wr_cmd_en));
  Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_axi_mc_r_channel axi_mc_r_channel_0
       (.E(E),
        .\RD_PRI_REG.wr_cmd_hold_reg (rnw),
        .SS(areset_d1),
        .app_en_ns1(app_en_ns1),
        .app_en_r1(app_en_r1),
        .app_rdy(app_rdy),
        .arvalid_int(arvalid_int),
        .\axid_reg[0] ({r_arid,r_rlast}),
        .in(in),
        .r_push(r_push),
        .rd_cmd_en(rd_cmd_en),
        .rd_data_en(rd_data_en),
        .reset(reset),
        .s_axi_rid(s_axi_rid),
        .s_axi_rlast(s_axi_rlast),
        .s_axi_rready(s_axi_rready),
        .\s_axi_rresp[1] (\s_axi_rresp[1] ),
        .s_axi_rvalid(s_axi_rvalid),
        .sys_rst(sys_rst),
        .wr_cmd_en(wr_cmd_en));
  Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_axi_mc_w_channel axi_mc_w_channel_0
       (.SS(areset_d1),
        .app_rdy_r_reg(w_cmd_rdy),
        .app_wdf_end(app_wdf_end),
        .app_wdf_rdy(app_wdf_rdy),
        .app_wdf_wren(app_wdf_wren),
        .\mc_app_wdf_data_reg_reg[127]_0 (\mc_app_wdf_data_reg_reg[127] ),
        .mc_app_wdf_last_reg(mc_app_wdf_last_reg),
        .\mc_app_wdf_mask_reg_reg[15]_0 (\mc_app_wdf_mask_reg_reg[15] ),
        .mc_app_wdf_wren_reg(mc_app_wdf_wren_reg),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wready(s_axi_wready),
        .s_axi_wstrb(s_axi_wstrb),
        .s_axi_wvalid(s_axi_wvalid),
        .sys_rst(sys_rst),
        .wvalid_int(wvalid_int));
  FDRE mc_init_complete_r_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(init_calib_complete_r),
        .Q(mc_init_complete_r),
        .R(1'b0));
endmodule

module Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_axi_mc_ar_channel
   (s_axi_arready,
    r_push,
    in,
    r_rlast_reg_0,
    arvalid_int,
    SR,
    D,
    \RD_PRI_REG.wr_cmd_hold_reg ,
    SS,
    sys_rst,
    next,
    s_axi_arid,
    axready_reg,
    s_axi_arlen,
    s_axi_araddr,
    axready_reg_0,
    s_axi_arvalid,
    \RD_PRI_REG.rd_cmd_hold_reg ,
    rd_cmd_en,
    app_rdy,
    \axaddr_incr_reg[4] ,
    \axaddr_incr_reg[5] ,
    \axaddr_incr_reg[6] ,
    \axaddr_incr_reg[7] ,
    \axaddr_incr_reg[8] ,
    \axaddr_incr_reg[9] ,
    \axaddr_incr_reg[10] ,
    \axaddr_incr_reg[11] ,
    \axaddr_incr_reg[12] ,
    \axaddr_incr_reg[13] ,
    \axaddr_incr_reg[14] ,
    \axaddr_incr_reg[15] ,
    \axaddr_incr_reg[16] ,
    \axaddr_incr_reg[17] ,
    \axaddr_incr_reg[18] ,
    \axaddr_incr_reg[19] ,
    \axaddr_incr_reg[20] ,
    \axaddr_incr_reg[21] ,
    \axaddr_incr_reg[22] ,
    \axaddr_incr_reg[23] ,
    \axaddr_incr_reg[24] ,
    \axaddr_incr_reg[25] ,
    \axaddr_incr_reg[26] ,
    \RD_PRI_REG.wr_cmd_hold_reg_0 ,
    s_axi_arburst,
    s_axi_arqos);
  output s_axi_arready;
  output r_push;
  output [1:0]in;
  output r_rlast_reg_0;
  output arvalid_int;
  output [0:0]SR;
  output [22:0]D;
  output \RD_PRI_REG.wr_cmd_hold_reg ;
  input [0:0]SS;
  input sys_rst;
  input next;
  input [0:0]s_axi_arid;
  input axready_reg;
  input [7:0]s_axi_arlen;
  input [31:0]s_axi_araddr;
  input axready_reg_0;
  input s_axi_arvalid;
  input [0:0]\RD_PRI_REG.rd_cmd_hold_reg ;
  input rd_cmd_en;
  input app_rdy;
  input \axaddr_incr_reg[4] ;
  input \axaddr_incr_reg[5] ;
  input \axaddr_incr_reg[6] ;
  input \axaddr_incr_reg[7] ;
  input \axaddr_incr_reg[8] ;
  input \axaddr_incr_reg[9] ;
  input \axaddr_incr_reg[10] ;
  input \axaddr_incr_reg[11] ;
  input \axaddr_incr_reg[12] ;
  input \axaddr_incr_reg[13] ;
  input \axaddr_incr_reg[14] ;
  input \axaddr_incr_reg[15] ;
  input \axaddr_incr_reg[16] ;
  input \axaddr_incr_reg[17] ;
  input \axaddr_incr_reg[18] ;
  input \axaddr_incr_reg[19] ;
  input \axaddr_incr_reg[20] ;
  input \axaddr_incr_reg[21] ;
  input \axaddr_incr_reg[22] ;
  input \axaddr_incr_reg[23] ;
  input \axaddr_incr_reg[24] ;
  input \axaddr_incr_reg[25] ;
  input \axaddr_incr_reg[26] ;
  input \RD_PRI_REG.wr_cmd_hold_reg_0 ;
  input [0:0]s_axi_arburst;
  input [3:0]s_axi_arqos;

  wire [22:0]D;
  wire [0:0]\RD_PRI_REG.rd_cmd_hold_reg ;
  wire \RD_PRI_REG.wr_cmd_hold_reg ;
  wire \RD_PRI_REG.wr_cmd_hold_reg_0 ;
  wire [0:0]SR;
  wire [0:0]SS;
  wire app_rdy;
  wire ar_cmd_fsm_0_n_1;
  wire ar_cmd_fsm_0_n_10;
  wire ar_cmd_fsm_0_n_11;
  wire ar_cmd_fsm_0_n_115;
  wire ar_cmd_fsm_0_n_116;
  wire ar_cmd_fsm_0_n_117;
  wire ar_cmd_fsm_0_n_118;
  wire ar_cmd_fsm_0_n_119;
  wire ar_cmd_fsm_0_n_12;
  wire ar_cmd_fsm_0_n_120;
  wire ar_cmd_fsm_0_n_121;
  wire ar_cmd_fsm_0_n_122;
  wire ar_cmd_fsm_0_n_123;
  wire ar_cmd_fsm_0_n_124;
  wire ar_cmd_fsm_0_n_125;
  wire ar_cmd_fsm_0_n_126;
  wire ar_cmd_fsm_0_n_127;
  wire ar_cmd_fsm_0_n_128;
  wire ar_cmd_fsm_0_n_129;
  wire ar_cmd_fsm_0_n_13;
  wire ar_cmd_fsm_0_n_130;
  wire ar_cmd_fsm_0_n_131;
  wire ar_cmd_fsm_0_n_132;
  wire ar_cmd_fsm_0_n_133;
  wire ar_cmd_fsm_0_n_134;
  wire ar_cmd_fsm_0_n_135;
  wire ar_cmd_fsm_0_n_136;
  wire ar_cmd_fsm_0_n_137;
  wire ar_cmd_fsm_0_n_138;
  wire ar_cmd_fsm_0_n_139;
  wire ar_cmd_fsm_0_n_14;
  wire ar_cmd_fsm_0_n_140;
  wire ar_cmd_fsm_0_n_141;
  wire ar_cmd_fsm_0_n_142;
  wire ar_cmd_fsm_0_n_143;
  wire ar_cmd_fsm_0_n_144;
  wire ar_cmd_fsm_0_n_145;
  wire ar_cmd_fsm_0_n_146;
  wire ar_cmd_fsm_0_n_147;
  wire ar_cmd_fsm_0_n_15;
  wire ar_cmd_fsm_0_n_156;
  wire ar_cmd_fsm_0_n_16;
  wire ar_cmd_fsm_0_n_17;
  wire ar_cmd_fsm_0_n_18;
  wire ar_cmd_fsm_0_n_19;
  wire ar_cmd_fsm_0_n_2;
  wire ar_cmd_fsm_0_n_20;
  wire ar_cmd_fsm_0_n_21;
  wire ar_cmd_fsm_0_n_22;
  wire ar_cmd_fsm_0_n_23;
  wire ar_cmd_fsm_0_n_24;
  wire ar_cmd_fsm_0_n_25;
  wire ar_cmd_fsm_0_n_26;
  wire ar_cmd_fsm_0_n_27;
  wire ar_cmd_fsm_0_n_28;
  wire ar_cmd_fsm_0_n_29;
  wire ar_cmd_fsm_0_n_3;
  wire ar_cmd_fsm_0_n_30;
  wire ar_cmd_fsm_0_n_31;
  wire ar_cmd_fsm_0_n_32;
  wire ar_cmd_fsm_0_n_33;
  wire ar_cmd_fsm_0_n_34;
  wire ar_cmd_fsm_0_n_35;
  wire ar_cmd_fsm_0_n_36;
  wire ar_cmd_fsm_0_n_37;
  wire ar_cmd_fsm_0_n_38;
  wire ar_cmd_fsm_0_n_39;
  wire ar_cmd_fsm_0_n_4;
  wire ar_cmd_fsm_0_n_40;
  wire ar_cmd_fsm_0_n_41;
  wire ar_cmd_fsm_0_n_42;
  wire ar_cmd_fsm_0_n_43;
  wire ar_cmd_fsm_0_n_44;
  wire ar_cmd_fsm_0_n_45;
  wire ar_cmd_fsm_0_n_46;
  wire ar_cmd_fsm_0_n_47;
  wire ar_cmd_fsm_0_n_48;
  wire ar_cmd_fsm_0_n_49;
  wire ar_cmd_fsm_0_n_5;
  wire ar_cmd_fsm_0_n_50;
  wire ar_cmd_fsm_0_n_51;
  wire ar_cmd_fsm_0_n_52;
  wire ar_cmd_fsm_0_n_53;
  wire ar_cmd_fsm_0_n_54;
  wire ar_cmd_fsm_0_n_55;
  wire ar_cmd_fsm_0_n_56;
  wire ar_cmd_fsm_0_n_57;
  wire ar_cmd_fsm_0_n_58;
  wire ar_cmd_fsm_0_n_59;
  wire ar_cmd_fsm_0_n_60;
  wire ar_cmd_fsm_0_n_61;
  wire ar_cmd_fsm_0_n_62;
  wire ar_cmd_fsm_0_n_63;
  wire ar_cmd_fsm_0_n_64;
  wire ar_cmd_fsm_0_n_65;
  wire ar_cmd_fsm_0_n_66;
  wire ar_cmd_fsm_0_n_67;
  wire ar_cmd_fsm_0_n_68;
  wire ar_cmd_fsm_0_n_69;
  wire ar_cmd_fsm_0_n_70;
  wire ar_cmd_fsm_0_n_71;
  wire ar_cmd_fsm_0_n_72;
  wire ar_cmd_fsm_0_n_73;
  wire ar_cmd_fsm_0_n_74;
  wire ar_cmd_fsm_0_n_75;
  wire ar_cmd_fsm_0_n_76;
  wire ar_cmd_fsm_0_n_77;
  wire ar_cmd_fsm_0_n_78;
  wire ar_cmd_fsm_0_n_79;
  wire ar_cmd_fsm_0_n_80;
  wire ar_cmd_fsm_0_n_81;
  wire ar_cmd_fsm_0_n_86;
  wire ar_cmd_fsm_0_n_87;
  wire ar_cmd_fsm_0_n_88;
  wire ar_cmd_fsm_0_n_89;
  wire arvalid_int;
  wire \axaddr_incr_reg[10] ;
  wire \axaddr_incr_reg[11] ;
  wire \axaddr_incr_reg[12] ;
  wire \axaddr_incr_reg[13] ;
  wire \axaddr_incr_reg[14] ;
  wire \axaddr_incr_reg[15] ;
  wire \axaddr_incr_reg[16] ;
  wire \axaddr_incr_reg[17] ;
  wire \axaddr_incr_reg[18] ;
  wire \axaddr_incr_reg[19] ;
  wire \axaddr_incr_reg[20] ;
  wire \axaddr_incr_reg[21] ;
  wire \axaddr_incr_reg[22] ;
  wire \axaddr_incr_reg[23] ;
  wire \axaddr_incr_reg[24] ;
  wire \axaddr_incr_reg[25] ;
  wire \axaddr_incr_reg[26] ;
  wire \axaddr_incr_reg[4] ;
  wire \axaddr_incr_reg[5] ;
  wire \axaddr_incr_reg[6] ;
  wire \axaddr_incr_reg[7] ;
  wire \axaddr_incr_reg[8] ;
  wire \axaddr_incr_reg[9] ;
  wire [7:4]axaddr_int;
  wire \axaddr_reg_n_0_[0] ;
  wire \axaddr_reg_n_0_[10] ;
  wire \axaddr_reg_n_0_[11] ;
  wire \axaddr_reg_n_0_[12] ;
  wire \axaddr_reg_n_0_[13] ;
  wire \axaddr_reg_n_0_[14] ;
  wire \axaddr_reg_n_0_[15] ;
  wire \axaddr_reg_n_0_[16] ;
  wire \axaddr_reg_n_0_[17] ;
  wire \axaddr_reg_n_0_[18] ;
  wire \axaddr_reg_n_0_[19] ;
  wire \axaddr_reg_n_0_[1] ;
  wire \axaddr_reg_n_0_[20] ;
  wire \axaddr_reg_n_0_[21] ;
  wire \axaddr_reg_n_0_[22] ;
  wire \axaddr_reg_n_0_[23] ;
  wire \axaddr_reg_n_0_[24] ;
  wire \axaddr_reg_n_0_[25] ;
  wire \axaddr_reg_n_0_[26] ;
  wire \axaddr_reg_n_0_[27] ;
  wire \axaddr_reg_n_0_[28] ;
  wire \axaddr_reg_n_0_[29] ;
  wire \axaddr_reg_n_0_[2] ;
  wire \axaddr_reg_n_0_[30] ;
  wire \axaddr_reg_n_0_[31] ;
  wire \axaddr_reg_n_0_[3] ;
  wire \axaddr_reg_n_0_[4] ;
  wire \axaddr_reg_n_0_[5] ;
  wire \axaddr_reg_n_0_[6] ;
  wire \axaddr_reg_n_0_[7] ;
  wire \axaddr_reg_n_0_[8] ;
  wire \axaddr_reg_n_0_[9] ;
  wire [1:1]axburst;
  wire axi_mc_cmd_translator_0_n_32;
  wire axi_mc_cmd_translator_0_n_33;
  wire axi_mc_cmd_translator_0_n_34;
  wire axi_mc_cmd_translator_0_n_35;
  wire axi_mc_cmd_translator_0_n_36;
  wire axi_mc_cmd_translator_0_n_37;
  wire axi_mc_cmd_translator_0_n_38;
  wire axi_mc_cmd_translator_0_n_39;
  wire axi_mc_cmd_translator_0_n_40;
  wire axi_mc_cmd_translator_0_n_41;
  wire axi_mc_cmd_translator_0_n_42;
  wire axi_mc_cmd_translator_0_n_43;
  wire axi_mc_cmd_translator_0_n_44;
  wire axi_mc_cmd_translator_0_n_45;
  wire axi_mc_cmd_translator_0_n_46;
  wire axi_mc_cmd_translator_0_n_47;
  wire axi_mc_cmd_translator_0_n_48;
  wire axi_mc_cmd_translator_0_n_49;
  wire axi_mc_cmd_translator_0_n_50;
  wire axi_mc_cmd_translator_0_n_51;
  wire axi_mc_cmd_translator_0_n_52;
  wire axi_mc_cmd_translator_0_n_53;
  wire axi_mc_cmd_translator_0_n_54;
  wire axi_mc_cmd_translator_0_n_55;
  wire axi_mc_cmd_translator_0_n_56;
  wire axi_mc_cmd_translator_0_n_57;
  wire axi_mc_cmd_translator_0_n_58;
  wire axi_mc_cmd_translator_0_n_59;
  wire axi_mc_cmd_translator_0_n_60;
  wire axi_mc_cmd_translator_0_n_61;
  wire axi_mc_cmd_translator_0_n_62;
  wire axi_mc_cmd_translator_0_n_63;
  wire axi_mc_cmd_translator_0_n_64;
  wire axi_mc_cmd_translator_0_n_65;
  wire axi_mc_cmd_translator_0_n_66;
  wire axi_mc_cmd_translator_0_n_67;
  wire axi_mc_cmd_translator_0_n_68;
  wire axi_mc_cmd_translator_0_n_69;
  wire axi_mc_cmd_translator_0_n_70;
  wire axi_mc_cmd_translator_0_n_71;
  wire axi_mc_cmd_translator_0_n_76;
  wire axi_mc_cmd_translator_0_n_77;
  wire axi_mc_cmd_translator_0_n_78;
  wire axi_mc_cmd_translator_0_n_79;
  wire \axi_mc_incr_cmd_0/axlen_cnt ;
  wire [31:0]\axi_mc_incr_cmd_0/p_0_in ;
  wire \axi_mc_wrap_cmd_0/axlen_cnt ;
  wire [3:0]\axi_mc_wrap_cmd_0/int_addr ;
  wire [3:0]axlen_int;
  wire \axlen_reg_n_0_[0] ;
  wire \axlen_reg_n_0_[1] ;
  wire \axlen_reg_n_0_[2] ;
  wire \axlen_reg_n_0_[3] ;
  wire \axlen_reg_n_0_[4] ;
  wire \axlen_reg_n_0_[5] ;
  wire \axlen_reg_n_0_[6] ;
  wire \axlen_reg_n_0_[7] ;
  wire [3:0]axqos;
  wire [3:0]axqos_int;
  wire axready_reg;
  wire axready_reg_0;
  wire axvalid;
  wire [1:0]in;
  wire next;
  wire r_push;
  wire r_rlast_reg_0;
  wire rd_cmd_en;
  wire [31:0]s_axi_araddr;
  wire [0:0]s_axi_arburst;
  wire [0:0]s_axi_arid;
  wire [7:0]s_axi_arlen;
  wire [3:0]s_axi_arqos;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire sys_rst;

  Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_axi_mc_cmd_fsm ar_cmd_fsm_0
       (.D({ar_cmd_fsm_0_n_2,ar_cmd_fsm_0_n_3,ar_cmd_fsm_0_n_4,ar_cmd_fsm_0_n_5,axlen_int}),
        .DI(ar_cmd_fsm_0_n_156),
        .E(\axi_mc_incr_cmd_0/axlen_cnt ),
        .Q({axi_mc_cmd_translator_0_n_32,axi_mc_cmd_translator_0_n_33,axi_mc_cmd_translator_0_n_34,axi_mc_cmd_translator_0_n_35,axi_mc_cmd_translator_0_n_36,axi_mc_cmd_translator_0_n_37,axi_mc_cmd_translator_0_n_38,axi_mc_cmd_translator_0_n_39}),
        .\RD_PRI_REG.rd_cmd_hold_reg (\RD_PRI_REG.rd_cmd_hold_reg ),
        .\RD_PRI_REG.wr_cmd_hold_reg (\RD_PRI_REG.wr_cmd_hold_reg ),
        .\RD_PRI_REG.wr_cmd_hold_reg_0 (\RD_PRI_REG.wr_cmd_hold_reg_0 ),
        .S({ar_cmd_fsm_0_n_119,ar_cmd_fsm_0_n_120,ar_cmd_fsm_0_n_121,ar_cmd_fsm_0_n_122}),
        .SR(SR),
        .SS(SS),
        .\app_addr_r1_reg[25] (D),
        .app_rdy(app_rdy),
        .arvalid_int(arvalid_int),
        .\axaddr_incr_reg[10] ({ar_cmd_fsm_0_n_123,ar_cmd_fsm_0_n_124,ar_cmd_fsm_0_n_125,ar_cmd_fsm_0_n_126}),
        .\axaddr_incr_reg[10]_0 (\axaddr_incr_reg[10] ),
        .\axaddr_incr_reg[11] (\axaddr_incr_reg[11] ),
        .\axaddr_incr_reg[12] (\axaddr_incr_reg[12] ),
        .\axaddr_incr_reg[13] (\axaddr_incr_reg[13] ),
        .\axaddr_incr_reg[14] ({ar_cmd_fsm_0_n_127,ar_cmd_fsm_0_n_128,ar_cmd_fsm_0_n_129,ar_cmd_fsm_0_n_130}),
        .\axaddr_incr_reg[14]_0 (\axaddr_incr_reg[14] ),
        .\axaddr_incr_reg[15] (\axaddr_incr_reg[15] ),
        .\axaddr_incr_reg[16] (\axaddr_incr_reg[16] ),
        .\axaddr_incr_reg[17] (\axaddr_incr_reg[17] ),
        .\axaddr_incr_reg[18] ({ar_cmd_fsm_0_n_131,ar_cmd_fsm_0_n_132,ar_cmd_fsm_0_n_133,ar_cmd_fsm_0_n_134}),
        .\axaddr_incr_reg[18]_0 (\axaddr_incr_reg[18] ),
        .\axaddr_incr_reg[19] (\axaddr_incr_reg[19] ),
        .\axaddr_incr_reg[20] (\axaddr_incr_reg[20] ),
        .\axaddr_incr_reg[21] (\axaddr_incr_reg[21] ),
        .\axaddr_incr_reg[22] ({ar_cmd_fsm_0_n_135,ar_cmd_fsm_0_n_136,ar_cmd_fsm_0_n_137,ar_cmd_fsm_0_n_138}),
        .\axaddr_incr_reg[22]_0 (\axaddr_incr_reg[22] ),
        .\axaddr_incr_reg[23] (\axaddr_incr_reg[23] ),
        .\axaddr_incr_reg[24] (\axaddr_incr_reg[24] ),
        .\axaddr_incr_reg[25] (\axaddr_incr_reg[25] ),
        .\axaddr_incr_reg[26] ({ar_cmd_fsm_0_n_139,ar_cmd_fsm_0_n_140,ar_cmd_fsm_0_n_141,ar_cmd_fsm_0_n_142}),
        .\axaddr_incr_reg[26]_0 (\axaddr_incr_reg[26] ),
        .\axaddr_incr_reg[30] ({ar_cmd_fsm_0_n_143,ar_cmd_fsm_0_n_144,ar_cmd_fsm_0_n_145,ar_cmd_fsm_0_n_146}),
        .\axaddr_incr_reg[31] ({ar_cmd_fsm_0_n_18,ar_cmd_fsm_0_n_19,ar_cmd_fsm_0_n_20,ar_cmd_fsm_0_n_21,ar_cmd_fsm_0_n_22,ar_cmd_fsm_0_n_23,ar_cmd_fsm_0_n_24,ar_cmd_fsm_0_n_25,ar_cmd_fsm_0_n_26,ar_cmd_fsm_0_n_27,ar_cmd_fsm_0_n_28,ar_cmd_fsm_0_n_29,ar_cmd_fsm_0_n_30,ar_cmd_fsm_0_n_31,ar_cmd_fsm_0_n_32,ar_cmd_fsm_0_n_33,ar_cmd_fsm_0_n_34,ar_cmd_fsm_0_n_35,ar_cmd_fsm_0_n_36,ar_cmd_fsm_0_n_37,ar_cmd_fsm_0_n_38,ar_cmd_fsm_0_n_39,ar_cmd_fsm_0_n_40,ar_cmd_fsm_0_n_41,ar_cmd_fsm_0_n_42,ar_cmd_fsm_0_n_43,ar_cmd_fsm_0_n_44,ar_cmd_fsm_0_n_45,ar_cmd_fsm_0_n_46,ar_cmd_fsm_0_n_47,ar_cmd_fsm_0_n_48,ar_cmd_fsm_0_n_49}),
        .\axaddr_incr_reg[31]_0 (ar_cmd_fsm_0_n_147),
        .\axaddr_incr_reg[31]_1 ({axi_mc_cmd_translator_0_n_40,axi_mc_cmd_translator_0_n_41,axi_mc_cmd_translator_0_n_42,axi_mc_cmd_translator_0_n_43,axi_mc_cmd_translator_0_n_44,axi_mc_cmd_translator_0_n_45,axi_mc_cmd_translator_0_n_46,axi_mc_cmd_translator_0_n_47,axi_mc_cmd_translator_0_n_48,axi_mc_cmd_translator_0_n_49,axi_mc_cmd_translator_0_n_50,axi_mc_cmd_translator_0_n_51,axi_mc_cmd_translator_0_n_52,axi_mc_cmd_translator_0_n_53,axi_mc_cmd_translator_0_n_54,axi_mc_cmd_translator_0_n_55,axi_mc_cmd_translator_0_n_56,axi_mc_cmd_translator_0_n_57,axi_mc_cmd_translator_0_n_58,axi_mc_cmd_translator_0_n_59,axi_mc_cmd_translator_0_n_60,axi_mc_cmd_translator_0_n_61,axi_mc_cmd_translator_0_n_62,axi_mc_cmd_translator_0_n_63,axi_mc_cmd_translator_0_n_64,axi_mc_cmd_translator_0_n_65,axi_mc_cmd_translator_0_n_66,axi_mc_cmd_translator_0_n_67,axi_mc_cmd_translator_0_n_68,axi_mc_cmd_translator_0_n_69,axi_mc_cmd_translator_0_n_70,axi_mc_cmd_translator_0_n_71}),
        .\axaddr_incr_reg[4] (\axaddr_incr_reg[4] ),
        .\axaddr_incr_reg[5] (\axaddr_incr_reg[5] ),
        .\axaddr_incr_reg[6] (\axaddr_incr_reg[6] ),
        .\axaddr_incr_reg[7] (\axaddr_incr_reg[7] ),
        .\axaddr_incr_reg[8] (\axaddr_incr_reg[8] ),
        .\axaddr_incr_reg[9] (\axaddr_incr_reg[9] ),
        .\axaddr_reg[31] ({ar_cmd_fsm_0_n_58,ar_cmd_fsm_0_n_59,ar_cmd_fsm_0_n_60,ar_cmd_fsm_0_n_61,ar_cmd_fsm_0_n_62,ar_cmd_fsm_0_n_63,ar_cmd_fsm_0_n_64,ar_cmd_fsm_0_n_65,ar_cmd_fsm_0_n_66,ar_cmd_fsm_0_n_67,ar_cmd_fsm_0_n_68,ar_cmd_fsm_0_n_69,ar_cmd_fsm_0_n_70,ar_cmd_fsm_0_n_71,ar_cmd_fsm_0_n_72,ar_cmd_fsm_0_n_73,ar_cmd_fsm_0_n_74,ar_cmd_fsm_0_n_75,ar_cmd_fsm_0_n_76,ar_cmd_fsm_0_n_77,ar_cmd_fsm_0_n_78,ar_cmd_fsm_0_n_79,ar_cmd_fsm_0_n_80,ar_cmd_fsm_0_n_81,axaddr_int,ar_cmd_fsm_0_n_86,ar_cmd_fsm_0_n_87,ar_cmd_fsm_0_n_88,ar_cmd_fsm_0_n_89}),
        .\axaddr_reg[31]_0 ({\axaddr_reg_n_0_[31] ,\axaddr_reg_n_0_[30] ,\axaddr_reg_n_0_[29] ,\axaddr_reg_n_0_[28] ,\axaddr_reg_n_0_[27] ,\axaddr_reg_n_0_[26] ,\axaddr_reg_n_0_[25] ,\axaddr_reg_n_0_[24] ,\axaddr_reg_n_0_[23] ,\axaddr_reg_n_0_[22] ,\axaddr_reg_n_0_[21] ,\axaddr_reg_n_0_[20] ,\axaddr_reg_n_0_[19] ,\axaddr_reg_n_0_[18] ,\axaddr_reg_n_0_[17] ,\axaddr_reg_n_0_[16] ,\axaddr_reg_n_0_[15] ,\axaddr_reg_n_0_[14] ,\axaddr_reg_n_0_[13] ,\axaddr_reg_n_0_[12] ,\axaddr_reg_n_0_[11] ,\axaddr_reg_n_0_[10] ,\axaddr_reg_n_0_[9] ,\axaddr_reg_n_0_[8] ,\axaddr_reg_n_0_[7] ,\axaddr_reg_n_0_[6] ,\axaddr_reg_n_0_[5] ,\axaddr_reg_n_0_[4] ,\axaddr_reg_n_0_[3] ,\axaddr_reg_n_0_[2] ,\axaddr_reg_n_0_[1] ,\axaddr_reg_n_0_[0] }),
        .axburst(axburst),
        .\axburst_reg[1] (ar_cmd_fsm_0_n_115),
        .\axid_reg[0] (ar_cmd_fsm_0_n_1),
        .\axlen_cnt_reg[0] (\axi_mc_wrap_cmd_0/axlen_cnt ),
        .\axlen_cnt_reg[3] ({ar_cmd_fsm_0_n_50,ar_cmd_fsm_0_n_51,ar_cmd_fsm_0_n_52,ar_cmd_fsm_0_n_53}),
        .\axlen_cnt_reg[3]_0 ({axi_mc_cmd_translator_0_n_76,axi_mc_cmd_translator_0_n_77,axi_mc_cmd_translator_0_n_78,axi_mc_cmd_translator_0_n_79}),
        .\axlen_cnt_reg[7] ({ar_cmd_fsm_0_n_10,ar_cmd_fsm_0_n_11,ar_cmd_fsm_0_n_12,ar_cmd_fsm_0_n_13,ar_cmd_fsm_0_n_14,ar_cmd_fsm_0_n_15,ar_cmd_fsm_0_n_16,ar_cmd_fsm_0_n_17}),
        .\axlen_reg[7] ({\axlen_reg_n_0_[7] ,\axlen_reg_n_0_[6] ,\axlen_reg_n_0_[5] ,\axlen_reg_n_0_[4] ,\axlen_reg_n_0_[3] ,\axlen_reg_n_0_[2] ,\axlen_reg_n_0_[1] ,\axlen_reg_n_0_[0] }),
        .\axqos_reg[3] (axqos_int),
        .\axqos_reg[3]_0 (axqos),
        .axready_reg_0(axready_reg),
        .axready_reg_1(axready_reg_0),
        .axvalid(axvalid),
        .in(in[1]),
        .in0({ar_cmd_fsm_0_n_116,ar_cmd_fsm_0_n_117,ar_cmd_fsm_0_n_118}),
        .\int_addr_reg[3] ({ar_cmd_fsm_0_n_54,ar_cmd_fsm_0_n_55,ar_cmd_fsm_0_n_56,ar_cmd_fsm_0_n_57}),
        .\int_addr_reg[3]_0 (\axi_mc_wrap_cmd_0/int_addr ),
        .next(next),
        .out(\axi_mc_incr_cmd_0/p_0_in ),
        .r_rlast_reg(r_rlast_reg_0),
        .rd_cmd_en(rd_cmd_en),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_arburst(s_axi_arburst),
        .s_axi_arid(s_axi_arid),
        .s_axi_arlen(s_axi_arlen),
        .s_axi_arqos(s_axi_arqos),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .sys_rst(sys_rst));
  FDRE \axaddr_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(ar_cmd_fsm_0_n_89),
        .Q(\axaddr_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \axaddr_reg[10] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(ar_cmd_fsm_0_n_79),
        .Q(\axaddr_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \axaddr_reg[11] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(ar_cmd_fsm_0_n_78),
        .Q(\axaddr_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \axaddr_reg[12] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(ar_cmd_fsm_0_n_77),
        .Q(\axaddr_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \axaddr_reg[13] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(ar_cmd_fsm_0_n_76),
        .Q(\axaddr_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \axaddr_reg[14] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(ar_cmd_fsm_0_n_75),
        .Q(\axaddr_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \axaddr_reg[15] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(ar_cmd_fsm_0_n_74),
        .Q(\axaddr_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \axaddr_reg[16] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(ar_cmd_fsm_0_n_73),
        .Q(\axaddr_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \axaddr_reg[17] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(ar_cmd_fsm_0_n_72),
        .Q(\axaddr_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \axaddr_reg[18] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(ar_cmd_fsm_0_n_71),
        .Q(\axaddr_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \axaddr_reg[19] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(ar_cmd_fsm_0_n_70),
        .Q(\axaddr_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \axaddr_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(ar_cmd_fsm_0_n_88),
        .Q(\axaddr_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \axaddr_reg[20] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(ar_cmd_fsm_0_n_69),
        .Q(\axaddr_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \axaddr_reg[21] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(ar_cmd_fsm_0_n_68),
        .Q(\axaddr_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \axaddr_reg[22] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(ar_cmd_fsm_0_n_67),
        .Q(\axaddr_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \axaddr_reg[23] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(ar_cmd_fsm_0_n_66),
        .Q(\axaddr_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \axaddr_reg[24] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(ar_cmd_fsm_0_n_65),
        .Q(\axaddr_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \axaddr_reg[25] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(ar_cmd_fsm_0_n_64),
        .Q(\axaddr_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \axaddr_reg[26] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(ar_cmd_fsm_0_n_63),
        .Q(\axaddr_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \axaddr_reg[27] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(ar_cmd_fsm_0_n_62),
        .Q(\axaddr_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \axaddr_reg[28] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(ar_cmd_fsm_0_n_61),
        .Q(\axaddr_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \axaddr_reg[29] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(ar_cmd_fsm_0_n_60),
        .Q(\axaddr_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \axaddr_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(ar_cmd_fsm_0_n_87),
        .Q(\axaddr_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \axaddr_reg[30] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(ar_cmd_fsm_0_n_59),
        .Q(\axaddr_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \axaddr_reg[31] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(ar_cmd_fsm_0_n_58),
        .Q(\axaddr_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \axaddr_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(ar_cmd_fsm_0_n_86),
        .Q(\axaddr_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \axaddr_reg[4] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(axaddr_int[4]),
        .Q(\axaddr_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \axaddr_reg[5] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(axaddr_int[5]),
        .Q(\axaddr_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \axaddr_reg[6] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(axaddr_int[6]),
        .Q(\axaddr_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \axaddr_reg[7] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(axaddr_int[7]),
        .Q(\axaddr_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \axaddr_reg[8] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(ar_cmd_fsm_0_n_81),
        .Q(\axaddr_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \axaddr_reg[9] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(ar_cmd_fsm_0_n_80),
        .Q(\axaddr_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \axburst_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(ar_cmd_fsm_0_n_115),
        .Q(axburst),
        .R(1'b0));
  Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_axi_mc_cmd_translator__parameterized0 axi_mc_cmd_translator_0
       (.D({ar_cmd_fsm_0_n_10,ar_cmd_fsm_0_n_11,ar_cmd_fsm_0_n_12,ar_cmd_fsm_0_n_13,ar_cmd_fsm_0_n_14,ar_cmd_fsm_0_n_15,ar_cmd_fsm_0_n_16,ar_cmd_fsm_0_n_17}),
        .DI(ar_cmd_fsm_0_n_156),
        .E(\axi_mc_incr_cmd_0/axlen_cnt ),
        .Q({axi_mc_cmd_translator_0_n_32,axi_mc_cmd_translator_0_n_33,axi_mc_cmd_translator_0_n_34,axi_mc_cmd_translator_0_n_35,axi_mc_cmd_translator_0_n_36,axi_mc_cmd_translator_0_n_37,axi_mc_cmd_translator_0_n_38,axi_mc_cmd_translator_0_n_39}),
        .S({ar_cmd_fsm_0_n_119,ar_cmd_fsm_0_n_120,ar_cmd_fsm_0_n_121,ar_cmd_fsm_0_n_122}),
        .SS(SS),
        .\app_addr_r1_reg[6] (\axi_mc_wrap_cmd_0/int_addr ),
        .\axaddr_incr_reg[31] ({axi_mc_cmd_translator_0_n_40,axi_mc_cmd_translator_0_n_41,axi_mc_cmd_translator_0_n_42,axi_mc_cmd_translator_0_n_43,axi_mc_cmd_translator_0_n_44,axi_mc_cmd_translator_0_n_45,axi_mc_cmd_translator_0_n_46,axi_mc_cmd_translator_0_n_47,axi_mc_cmd_translator_0_n_48,axi_mc_cmd_translator_0_n_49,axi_mc_cmd_translator_0_n_50,axi_mc_cmd_translator_0_n_51,axi_mc_cmd_translator_0_n_52,axi_mc_cmd_translator_0_n_53,axi_mc_cmd_translator_0_n_54,axi_mc_cmd_translator_0_n_55,axi_mc_cmd_translator_0_n_56,axi_mc_cmd_translator_0_n_57,axi_mc_cmd_translator_0_n_58,axi_mc_cmd_translator_0_n_59,axi_mc_cmd_translator_0_n_60,axi_mc_cmd_translator_0_n_61,axi_mc_cmd_translator_0_n_62,axi_mc_cmd_translator_0_n_63,axi_mc_cmd_translator_0_n_64,axi_mc_cmd_translator_0_n_65,axi_mc_cmd_translator_0_n_66,axi_mc_cmd_translator_0_n_67,axi_mc_cmd_translator_0_n_68,axi_mc_cmd_translator_0_n_69,axi_mc_cmd_translator_0_n_70,axi_mc_cmd_translator_0_n_71}),
        .\axlen_cnt_reg[3] ({axi_mc_cmd_translator_0_n_76,axi_mc_cmd_translator_0_n_77,axi_mc_cmd_translator_0_n_78,axi_mc_cmd_translator_0_n_79}),
        .\axlen_cnt_reg[3]_0 ({ar_cmd_fsm_0_n_50,ar_cmd_fsm_0_n_51,ar_cmd_fsm_0_n_52,ar_cmd_fsm_0_n_53}),
        .axready_reg({ar_cmd_fsm_0_n_123,ar_cmd_fsm_0_n_124,ar_cmd_fsm_0_n_125,ar_cmd_fsm_0_n_126}),
        .axready_reg_0({ar_cmd_fsm_0_n_127,ar_cmd_fsm_0_n_128,ar_cmd_fsm_0_n_129,ar_cmd_fsm_0_n_130}),
        .axready_reg_1({ar_cmd_fsm_0_n_131,ar_cmd_fsm_0_n_132,ar_cmd_fsm_0_n_133,ar_cmd_fsm_0_n_134}),
        .axready_reg_2({ar_cmd_fsm_0_n_135,ar_cmd_fsm_0_n_136,ar_cmd_fsm_0_n_137,ar_cmd_fsm_0_n_138}),
        .axready_reg_3({ar_cmd_fsm_0_n_139,ar_cmd_fsm_0_n_140,ar_cmd_fsm_0_n_141,ar_cmd_fsm_0_n_142}),
        .axready_reg_4({ar_cmd_fsm_0_n_143,ar_cmd_fsm_0_n_144,ar_cmd_fsm_0_n_145,ar_cmd_fsm_0_n_146}),
        .axready_reg_5(ar_cmd_fsm_0_n_147),
        .axready_reg_6({ar_cmd_fsm_0_n_18,ar_cmd_fsm_0_n_19,ar_cmd_fsm_0_n_20,ar_cmd_fsm_0_n_21,ar_cmd_fsm_0_n_22,ar_cmd_fsm_0_n_23,ar_cmd_fsm_0_n_24,ar_cmd_fsm_0_n_25,ar_cmd_fsm_0_n_26,ar_cmd_fsm_0_n_27,ar_cmd_fsm_0_n_28,ar_cmd_fsm_0_n_29,ar_cmd_fsm_0_n_30,ar_cmd_fsm_0_n_31,ar_cmd_fsm_0_n_32,ar_cmd_fsm_0_n_33,ar_cmd_fsm_0_n_34,ar_cmd_fsm_0_n_35,ar_cmd_fsm_0_n_36,ar_cmd_fsm_0_n_37,ar_cmd_fsm_0_n_38,ar_cmd_fsm_0_n_39,ar_cmd_fsm_0_n_40,ar_cmd_fsm_0_n_41,ar_cmd_fsm_0_n_42,ar_cmd_fsm_0_n_43,ar_cmd_fsm_0_n_44,ar_cmd_fsm_0_n_45,ar_cmd_fsm_0_n_46,ar_cmd_fsm_0_n_47,ar_cmd_fsm_0_n_48,ar_cmd_fsm_0_n_49}),
        .axready_reg_7(\axi_mc_wrap_cmd_0/axlen_cnt ),
        .axready_reg_8({ar_cmd_fsm_0_n_54,ar_cmd_fsm_0_n_55,ar_cmd_fsm_0_n_56,ar_cmd_fsm_0_n_57}),
        .in0({ar_cmd_fsm_0_n_116,ar_cmd_fsm_0_n_117,ar_cmd_fsm_0_n_118}),
        .out(\axi_mc_incr_cmd_0/p_0_in ),
        .sys_rst(sys_rst));
  FDRE \axid_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(ar_cmd_fsm_0_n_1),
        .Q(in[1]),
        .R(1'b0));
  FDRE \axlen_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(axlen_int[0]),
        .Q(\axlen_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \axlen_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(axlen_int[1]),
        .Q(\axlen_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \axlen_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(axlen_int[2]),
        .Q(\axlen_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \axlen_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(axlen_int[3]),
        .Q(\axlen_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \axlen_reg[4] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(ar_cmd_fsm_0_n_5),
        .Q(\axlen_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \axlen_reg[5] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(ar_cmd_fsm_0_n_4),
        .Q(\axlen_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \axlen_reg[6] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(ar_cmd_fsm_0_n_3),
        .Q(\axlen_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \axlen_reg[7] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(ar_cmd_fsm_0_n_2),
        .Q(\axlen_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \axqos_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(axqos_int[0]),
        .Q(axqos[0]),
        .R(1'b0));
  FDRE \axqos_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(axqos_int[1]),
        .Q(axqos[1]),
        .R(1'b0));
  FDRE \axqos_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(axqos_int[2]),
        .Q(axqos[2]),
        .R(1'b0));
  FDRE \axqos_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(axqos_int[3]),
        .Q(axqos[3]),
        .R(1'b0));
  FDRE axvalid_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(arvalid_int),
        .Q(axvalid),
        .R(SS));
  FDRE r_push_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(next),
        .Q(r_push),
        .R(1'b0));
  FDRE r_rlast_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(r_rlast_reg_0),
        .Q(in[0]),
        .R(1'b0));
endmodule

module Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_axi_mc_aw_channel
   (s_axi_awready,
    awvalid_int,
    b_awid,
    b_push,
    \RD_PRI_REG.rd_cmd_hold_reg ,
    \app_addr_r1_reg[3] ,
    \app_addr_r1_reg[4] ,
    \app_addr_r1_reg[5] ,
    \app_addr_r1_reg[6] ,
    \app_addr_r1_reg[7] ,
    \app_addr_r1_reg[8] ,
    \app_addr_r1_reg[9] ,
    \app_addr_r1_reg[10] ,
    \app_addr_r1_reg[11] ,
    \app_addr_r1_reg[12] ,
    \app_addr_r1_reg[13] ,
    \app_addr_r1_reg[14] ,
    \app_addr_r1_reg[15] ,
    \app_addr_r1_reg[16] ,
    \app_addr_r1_reg[17] ,
    \app_addr_r1_reg[18] ,
    \app_addr_r1_reg[19] ,
    \app_addr_r1_reg[20] ,
    \app_addr_r1_reg[21] ,
    \app_addr_r1_reg[22] ,
    \app_addr_r1_reg[23] ,
    \app_addr_r1_reg[24] ,
    \app_addr_r1_reg[25] ,
    SS,
    sys_rst,
    s_axi_awvalid,
    app_rdy_r_reg,
    axready_reg,
    s_axi_awlen,
    s_axi_awaddr,
    axready_reg_0,
    next,
    Q,
    s_axi_awburst,
    \RD_PRI_REG.wr_cmd_hold_reg ,
    s_axi_awid,
    s_axi_awqos);
  output s_axi_awready;
  output awvalid_int;
  output b_awid;
  output b_push;
  output \RD_PRI_REG.rd_cmd_hold_reg ;
  output \app_addr_r1_reg[3] ;
  output \app_addr_r1_reg[4] ;
  output \app_addr_r1_reg[5] ;
  output \app_addr_r1_reg[6] ;
  output \app_addr_r1_reg[7] ;
  output \app_addr_r1_reg[8] ;
  output \app_addr_r1_reg[9] ;
  output \app_addr_r1_reg[10] ;
  output \app_addr_r1_reg[11] ;
  output \app_addr_r1_reg[12] ;
  output \app_addr_r1_reg[13] ;
  output \app_addr_r1_reg[14] ;
  output \app_addr_r1_reg[15] ;
  output \app_addr_r1_reg[16] ;
  output \app_addr_r1_reg[17] ;
  output \app_addr_r1_reg[18] ;
  output \app_addr_r1_reg[19] ;
  output \app_addr_r1_reg[20] ;
  output \app_addr_r1_reg[21] ;
  output \app_addr_r1_reg[22] ;
  output \app_addr_r1_reg[23] ;
  output \app_addr_r1_reg[24] ;
  output \app_addr_r1_reg[25] ;
  input [0:0]SS;
  input sys_rst;
  input s_axi_awvalid;
  input app_rdy_r_reg;
  input axready_reg;
  input [7:0]s_axi_awlen;
  input [31:0]s_axi_awaddr;
  input axready_reg_0;
  input next;
  input [0:0]Q;
  input [0:0]s_axi_awburst;
  input \RD_PRI_REG.wr_cmd_hold_reg ;
  input [0:0]s_axi_awid;
  input [3:0]s_axi_awqos;

  wire [0:0]Q;
  wire \RD_PRI_REG.rd_cmd_hold_reg ;
  wire \RD_PRI_REG.wr_cmd_hold_reg ;
  wire [0:0]SS;
  wire \app_addr_r1_reg[10] ;
  wire \app_addr_r1_reg[11] ;
  wire \app_addr_r1_reg[12] ;
  wire \app_addr_r1_reg[13] ;
  wire \app_addr_r1_reg[14] ;
  wire \app_addr_r1_reg[15] ;
  wire \app_addr_r1_reg[16] ;
  wire \app_addr_r1_reg[17] ;
  wire \app_addr_r1_reg[18] ;
  wire \app_addr_r1_reg[19] ;
  wire \app_addr_r1_reg[20] ;
  wire \app_addr_r1_reg[21] ;
  wire \app_addr_r1_reg[22] ;
  wire \app_addr_r1_reg[23] ;
  wire \app_addr_r1_reg[24] ;
  wire \app_addr_r1_reg[25] ;
  wire \app_addr_r1_reg[3] ;
  wire \app_addr_r1_reg[4] ;
  wire \app_addr_r1_reg[5] ;
  wire \app_addr_r1_reg[6] ;
  wire \app_addr_r1_reg[7] ;
  wire \app_addr_r1_reg[8] ;
  wire \app_addr_r1_reg[9] ;
  wire app_rdy_r_reg;
  wire aw_cmd_fsm_0_n_10;
  wire aw_cmd_fsm_0_n_11;
  wire aw_cmd_fsm_0_n_12;
  wire aw_cmd_fsm_0_n_13;
  wire aw_cmd_fsm_0_n_14;
  wire aw_cmd_fsm_0_n_147;
  wire aw_cmd_fsm_0_n_15;
  wire aw_cmd_fsm_0_n_16;
  wire aw_cmd_fsm_0_n_17;
  wire aw_cmd_fsm_0_n_18;
  wire aw_cmd_fsm_0_n_19;
  wire aw_cmd_fsm_0_n_20;
  wire aw_cmd_fsm_0_n_21;
  wire aw_cmd_fsm_0_n_22;
  wire aw_cmd_fsm_0_n_23;
  wire aw_cmd_fsm_0_n_24;
  wire aw_cmd_fsm_0_n_25;
  wire aw_cmd_fsm_0_n_26;
  wire aw_cmd_fsm_0_n_27;
  wire aw_cmd_fsm_0_n_28;
  wire aw_cmd_fsm_0_n_29;
  wire aw_cmd_fsm_0_n_30;
  wire aw_cmd_fsm_0_n_31;
  wire aw_cmd_fsm_0_n_32;
  wire aw_cmd_fsm_0_n_33;
  wire aw_cmd_fsm_0_n_34;
  wire aw_cmd_fsm_0_n_35;
  wire aw_cmd_fsm_0_n_36;
  wire aw_cmd_fsm_0_n_37;
  wire aw_cmd_fsm_0_n_38;
  wire aw_cmd_fsm_0_n_43;
  wire aw_cmd_fsm_0_n_44;
  wire aw_cmd_fsm_0_n_45;
  wire aw_cmd_fsm_0_n_46;
  wire aw_cmd_fsm_0_n_47;
  wire aw_cmd_fsm_0_n_48;
  wire aw_cmd_fsm_0_n_49;
  wire aw_cmd_fsm_0_n_50;
  wire aw_cmd_fsm_0_n_51;
  wire aw_cmd_fsm_0_n_52;
  wire aw_cmd_fsm_0_n_53;
  wire aw_cmd_fsm_0_n_54;
  wire aw_cmd_fsm_0_n_55;
  wire aw_cmd_fsm_0_n_56;
  wire aw_cmd_fsm_0_n_57;
  wire aw_cmd_fsm_0_n_58;
  wire aw_cmd_fsm_0_n_59;
  wire aw_cmd_fsm_0_n_6;
  wire aw_cmd_fsm_0_n_60;
  wire aw_cmd_fsm_0_n_61;
  wire aw_cmd_fsm_0_n_62;
  wire aw_cmd_fsm_0_n_63;
  wire aw_cmd_fsm_0_n_64;
  wire aw_cmd_fsm_0_n_65;
  wire aw_cmd_fsm_0_n_66;
  wire aw_cmd_fsm_0_n_67;
  wire aw_cmd_fsm_0_n_68;
  wire aw_cmd_fsm_0_n_69;
  wire aw_cmd_fsm_0_n_7;
  wire aw_cmd_fsm_0_n_70;
  wire aw_cmd_fsm_0_n_71;
  wire aw_cmd_fsm_0_n_72;
  wire aw_cmd_fsm_0_n_73;
  wire aw_cmd_fsm_0_n_74;
  wire aw_cmd_fsm_0_n_75;
  wire aw_cmd_fsm_0_n_76;
  wire aw_cmd_fsm_0_n_77;
  wire aw_cmd_fsm_0_n_78;
  wire aw_cmd_fsm_0_n_79;
  wire aw_cmd_fsm_0_n_8;
  wire aw_cmd_fsm_0_n_80;
  wire aw_cmd_fsm_0_n_81;
  wire aw_cmd_fsm_0_n_82;
  wire aw_cmd_fsm_0_n_83;
  wire aw_cmd_fsm_0_n_84;
  wire aw_cmd_fsm_0_n_85;
  wire aw_cmd_fsm_0_n_86;
  wire aw_cmd_fsm_0_n_87;
  wire aw_cmd_fsm_0_n_88;
  wire aw_cmd_fsm_0_n_89;
  wire aw_cmd_fsm_0_n_9;
  wire aw_cmd_fsm_0_n_90;
  wire awvalid_int;
  wire [31:0]axaddr;
  wire [31:0]axaddr_incr;
  wire [7:4]axaddr_int;
  wire [1:1]axburst;
  wire axi_mc_cmd_translator_0_n_32;
  wire axi_mc_cmd_translator_0_n_33;
  wire axi_mc_cmd_translator_0_n_34;
  wire axi_mc_cmd_translator_0_n_35;
  wire axi_mc_cmd_translator_0_n_36;
  wire axi_mc_cmd_translator_0_n_37;
  wire axi_mc_cmd_translator_0_n_38;
  wire axi_mc_cmd_translator_0_n_39;
  wire axi_mc_cmd_translator_0_n_76;
  wire axi_mc_cmd_translator_0_n_77;
  wire axi_mc_cmd_translator_0_n_78;
  wire axi_mc_cmd_translator_0_n_79;
  wire \axi_mc_incr_cmd_0/axlen_cnt ;
  wire [31:0]\axi_mc_incr_cmd_0/p_0_in ;
  wire [2:0]axi_mc_incr_cmd_byte_addr;
  wire [31:3]axi_mc_incr_cmd_byte_addr__0;
  wire \axi_mc_wrap_cmd_0/axlen_cnt ;
  wire [3:0]\axi_mc_wrap_cmd_0/int_addr ;
  wire axid;
  wire [7:0]axlen;
  wire [3:0]axlen_int;
  wire [3:0]axqos;
  wire [3:0]axqos_int;
  wire axready_reg;
  wire axready_reg_0;
  wire axvalid;
  wire b_awid;
  wire b_push;
  wire next;
  wire [31:0]s_axi_awaddr;
  wire [0:0]s_axi_awburst;
  wire [0:0]s_axi_awid;
  wire [7:0]s_axi_awlen;
  wire [3:0]s_axi_awqos;
  wire s_axi_awready;
  wire s_axi_awvalid;
  wire sys_rst;

  Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_axi_mc_wr_cmd_fsm aw_cmd_fsm_0
       (.D({aw_cmd_fsm_0_n_7,aw_cmd_fsm_0_n_8,aw_cmd_fsm_0_n_9,aw_cmd_fsm_0_n_10}),
        .E(\axi_mc_wrap_cmd_0/axlen_cnt ),
        .Q({axi_mc_cmd_translator_0_n_32,axi_mc_cmd_translator_0_n_33,axi_mc_cmd_translator_0_n_34,axi_mc_cmd_translator_0_n_35,axi_mc_cmd_translator_0_n_36,axi_mc_cmd_translator_0_n_37,axi_mc_cmd_translator_0_n_38,axi_mc_cmd_translator_0_n_39}),
        .\RD_PRI_REG.rd_cmd_hold_reg (\RD_PRI_REG.rd_cmd_hold_reg ),
        .\RD_PRI_REG.rd_starve_cnt_reg[8] (Q),
        .\RD_PRI_REG.wr_cmd_hold_reg (\RD_PRI_REG.wr_cmd_hold_reg ),
        .S(aw_cmd_fsm_0_n_147),
        .SS(SS),
        .\app_addr_r1_reg[10] (\app_addr_r1_reg[10] ),
        .\app_addr_r1_reg[11] (\app_addr_r1_reg[11] ),
        .\app_addr_r1_reg[12] (\app_addr_r1_reg[12] ),
        .\app_addr_r1_reg[13] (\app_addr_r1_reg[13] ),
        .\app_addr_r1_reg[14] (\app_addr_r1_reg[14] ),
        .\app_addr_r1_reg[15] (\app_addr_r1_reg[15] ),
        .\app_addr_r1_reg[16] (\app_addr_r1_reg[16] ),
        .\app_addr_r1_reg[17] (\app_addr_r1_reg[17] ),
        .\app_addr_r1_reg[18] (\app_addr_r1_reg[18] ),
        .\app_addr_r1_reg[19] (\app_addr_r1_reg[19] ),
        .\app_addr_r1_reg[20] (\app_addr_r1_reg[20] ),
        .\app_addr_r1_reg[21] (\app_addr_r1_reg[21] ),
        .\app_addr_r1_reg[22] (\app_addr_r1_reg[22] ),
        .\app_addr_r1_reg[23] (\app_addr_r1_reg[23] ),
        .\app_addr_r1_reg[24] (\app_addr_r1_reg[24] ),
        .\app_addr_r1_reg[25] (\app_addr_r1_reg[25] ),
        .\app_addr_r1_reg[3] (\app_addr_r1_reg[3] ),
        .\app_addr_r1_reg[4] (\app_addr_r1_reg[4] ),
        .\app_addr_r1_reg[5] (\app_addr_r1_reg[5] ),
        .\app_addr_r1_reg[6] (\app_addr_r1_reg[6] ),
        .\app_addr_r1_reg[7] (\app_addr_r1_reg[7] ),
        .\app_addr_r1_reg[8] (\app_addr_r1_reg[8] ),
        .\app_addr_r1_reg[9] (\app_addr_r1_reg[9] ),
        .app_rdy_r_reg(app_rdy_r_reg),
        .awvalid_int(awvalid_int),
        .\axaddr_incr_reg[0] (\axi_mc_incr_cmd_0/axlen_cnt ),
        .\axaddr_incr_reg[31] ({aw_cmd_fsm_0_n_55,aw_cmd_fsm_0_n_56,aw_cmd_fsm_0_n_57,aw_cmd_fsm_0_n_58,aw_cmd_fsm_0_n_59,aw_cmd_fsm_0_n_60,aw_cmd_fsm_0_n_61,aw_cmd_fsm_0_n_62,aw_cmd_fsm_0_n_63,aw_cmd_fsm_0_n_64,aw_cmd_fsm_0_n_65,aw_cmd_fsm_0_n_66,aw_cmd_fsm_0_n_67,aw_cmd_fsm_0_n_68,aw_cmd_fsm_0_n_69,aw_cmd_fsm_0_n_70,aw_cmd_fsm_0_n_71,aw_cmd_fsm_0_n_72,aw_cmd_fsm_0_n_73,aw_cmd_fsm_0_n_74,aw_cmd_fsm_0_n_75,aw_cmd_fsm_0_n_76,aw_cmd_fsm_0_n_77,aw_cmd_fsm_0_n_78,aw_cmd_fsm_0_n_79,aw_cmd_fsm_0_n_80,aw_cmd_fsm_0_n_81,aw_cmd_fsm_0_n_82,aw_cmd_fsm_0_n_83,aw_cmd_fsm_0_n_84,aw_cmd_fsm_0_n_85,aw_cmd_fsm_0_n_86}),
        .\axaddr_incr_reg[31]_0 (axaddr_incr),
        .\axaddr_reg[31] ({aw_cmd_fsm_0_n_15,aw_cmd_fsm_0_n_16,aw_cmd_fsm_0_n_17,aw_cmd_fsm_0_n_18,aw_cmd_fsm_0_n_19,aw_cmd_fsm_0_n_20,aw_cmd_fsm_0_n_21,aw_cmd_fsm_0_n_22,aw_cmd_fsm_0_n_23,aw_cmd_fsm_0_n_24,aw_cmd_fsm_0_n_25,aw_cmd_fsm_0_n_26,aw_cmd_fsm_0_n_27,aw_cmd_fsm_0_n_28,aw_cmd_fsm_0_n_29,aw_cmd_fsm_0_n_30,aw_cmd_fsm_0_n_31,aw_cmd_fsm_0_n_32,aw_cmd_fsm_0_n_33,aw_cmd_fsm_0_n_34,aw_cmd_fsm_0_n_35,aw_cmd_fsm_0_n_36,aw_cmd_fsm_0_n_37,aw_cmd_fsm_0_n_38,axaddr_int,aw_cmd_fsm_0_n_43,aw_cmd_fsm_0_n_44,aw_cmd_fsm_0_n_45,aw_cmd_fsm_0_n_46}),
        .\axaddr_reg[31]_0 (axaddr),
        .axburst(axburst),
        .\axburst_reg[1] (aw_cmd_fsm_0_n_6),
        .axi_mc_incr_cmd_byte_addr__0(axi_mc_incr_cmd_byte_addr__0),
        .axid(axid),
        .\axlen_cnt_reg[3] ({axi_mc_cmd_translator_0_n_76,axi_mc_cmd_translator_0_n_77,axi_mc_cmd_translator_0_n_78,axi_mc_cmd_translator_0_n_79}),
        .\axlen_cnt_reg[7] ({aw_cmd_fsm_0_n_47,aw_cmd_fsm_0_n_48,aw_cmd_fsm_0_n_49,aw_cmd_fsm_0_n_50,aw_cmd_fsm_0_n_51,aw_cmd_fsm_0_n_52,aw_cmd_fsm_0_n_53,aw_cmd_fsm_0_n_54}),
        .axlen_int(axlen_int),
        .\axlen_reg[7] ({aw_cmd_fsm_0_n_87,aw_cmd_fsm_0_n_88,aw_cmd_fsm_0_n_89,aw_cmd_fsm_0_n_90}),
        .\axlen_reg[7]_0 (axlen),
        .\axqos_reg[3] (axqos_int),
        .\axqos_reg[3]_0 (axqos),
        .axready_reg_0(axready_reg),
        .axready_reg_1(axready_reg_0),
        .axvalid(axvalid),
        .b_awid(b_awid),
        .b_push(b_push),
        .in0(axi_mc_incr_cmd_byte_addr),
        .\int_addr_reg[3] ({aw_cmd_fsm_0_n_11,aw_cmd_fsm_0_n_12,aw_cmd_fsm_0_n_13,aw_cmd_fsm_0_n_14}),
        .\int_addr_reg[3]_0 (\axi_mc_wrap_cmd_0/int_addr ),
        .next(next),
        .out(\axi_mc_incr_cmd_0/p_0_in ),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awburst(s_axi_awburst),
        .s_axi_awid(s_axi_awid),
        .s_axi_awlen(s_axi_awlen),
        .s_axi_awqos(s_axi_awqos),
        .s_axi_awready(s_axi_awready),
        .s_axi_awvalid(s_axi_awvalid),
        .sys_rst(sys_rst));
  FDRE \axaddr_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(aw_cmd_fsm_0_n_46),
        .Q(axaddr[0]),
        .R(1'b0));
  FDRE \axaddr_reg[10] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(aw_cmd_fsm_0_n_36),
        .Q(axaddr[10]),
        .R(1'b0));
  FDRE \axaddr_reg[11] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(aw_cmd_fsm_0_n_35),
        .Q(axaddr[11]),
        .R(1'b0));
  FDRE \axaddr_reg[12] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(aw_cmd_fsm_0_n_34),
        .Q(axaddr[12]),
        .R(1'b0));
  FDRE \axaddr_reg[13] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(aw_cmd_fsm_0_n_33),
        .Q(axaddr[13]),
        .R(1'b0));
  FDRE \axaddr_reg[14] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(aw_cmd_fsm_0_n_32),
        .Q(axaddr[14]),
        .R(1'b0));
  FDRE \axaddr_reg[15] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(aw_cmd_fsm_0_n_31),
        .Q(axaddr[15]),
        .R(1'b0));
  FDRE \axaddr_reg[16] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(aw_cmd_fsm_0_n_30),
        .Q(axaddr[16]),
        .R(1'b0));
  FDRE \axaddr_reg[17] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(aw_cmd_fsm_0_n_29),
        .Q(axaddr[17]),
        .R(1'b0));
  FDRE \axaddr_reg[18] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(aw_cmd_fsm_0_n_28),
        .Q(axaddr[18]),
        .R(1'b0));
  FDRE \axaddr_reg[19] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(aw_cmd_fsm_0_n_27),
        .Q(axaddr[19]),
        .R(1'b0));
  FDRE \axaddr_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(aw_cmd_fsm_0_n_45),
        .Q(axaddr[1]),
        .R(1'b0));
  FDRE \axaddr_reg[20] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(aw_cmd_fsm_0_n_26),
        .Q(axaddr[20]),
        .R(1'b0));
  FDRE \axaddr_reg[21] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(aw_cmd_fsm_0_n_25),
        .Q(axaddr[21]),
        .R(1'b0));
  FDRE \axaddr_reg[22] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(aw_cmd_fsm_0_n_24),
        .Q(axaddr[22]),
        .R(1'b0));
  FDRE \axaddr_reg[23] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(aw_cmd_fsm_0_n_23),
        .Q(axaddr[23]),
        .R(1'b0));
  FDRE \axaddr_reg[24] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(aw_cmd_fsm_0_n_22),
        .Q(axaddr[24]),
        .R(1'b0));
  FDRE \axaddr_reg[25] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(aw_cmd_fsm_0_n_21),
        .Q(axaddr[25]),
        .R(1'b0));
  FDRE \axaddr_reg[26] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(aw_cmd_fsm_0_n_20),
        .Q(axaddr[26]),
        .R(1'b0));
  FDRE \axaddr_reg[27] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(aw_cmd_fsm_0_n_19),
        .Q(axaddr[27]),
        .R(1'b0));
  FDRE \axaddr_reg[28] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(aw_cmd_fsm_0_n_18),
        .Q(axaddr[28]),
        .R(1'b0));
  FDRE \axaddr_reg[29] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(aw_cmd_fsm_0_n_17),
        .Q(axaddr[29]),
        .R(1'b0));
  FDRE \axaddr_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(aw_cmd_fsm_0_n_44),
        .Q(axaddr[2]),
        .R(1'b0));
  FDRE \axaddr_reg[30] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(aw_cmd_fsm_0_n_16),
        .Q(axaddr[30]),
        .R(1'b0));
  FDRE \axaddr_reg[31] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(aw_cmd_fsm_0_n_15),
        .Q(axaddr[31]),
        .R(1'b0));
  FDRE \axaddr_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(aw_cmd_fsm_0_n_43),
        .Q(axaddr[3]),
        .R(1'b0));
  FDRE \axaddr_reg[4] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(axaddr_int[4]),
        .Q(axaddr[4]),
        .R(1'b0));
  FDRE \axaddr_reg[5] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(axaddr_int[5]),
        .Q(axaddr[5]),
        .R(1'b0));
  FDRE \axaddr_reg[6] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(axaddr_int[6]),
        .Q(axaddr[6]),
        .R(1'b0));
  FDRE \axaddr_reg[7] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(axaddr_int[7]),
        .Q(axaddr[7]),
        .R(1'b0));
  FDRE \axaddr_reg[8] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(aw_cmd_fsm_0_n_38),
        .Q(axaddr[8]),
        .R(1'b0));
  FDRE \axaddr_reg[9] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(aw_cmd_fsm_0_n_37),
        .Q(axaddr[9]),
        .R(1'b0));
  FDRE \axburst_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(aw_cmd_fsm_0_n_6),
        .Q(axburst),
        .R(1'b0));
  Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_axi_mc_cmd_translator axi_mc_cmd_translator_0
       (.D({aw_cmd_fsm_0_n_47,aw_cmd_fsm_0_n_48,aw_cmd_fsm_0_n_49,aw_cmd_fsm_0_n_50,aw_cmd_fsm_0_n_51,aw_cmd_fsm_0_n_52,aw_cmd_fsm_0_n_53,aw_cmd_fsm_0_n_54}),
        .E(\axi_mc_incr_cmd_0/axlen_cnt ),
        .Q({axi_mc_cmd_translator_0_n_32,axi_mc_cmd_translator_0_n_33,axi_mc_cmd_translator_0_n_34,axi_mc_cmd_translator_0_n_35,axi_mc_cmd_translator_0_n_36,axi_mc_cmd_translator_0_n_37,axi_mc_cmd_translator_0_n_38,axi_mc_cmd_translator_0_n_39}),
        .S(aw_cmd_fsm_0_n_147),
        .SS(SS),
        .\axaddr_incr_reg[31] (axaddr_incr),
        .axi_mc_incr_cmd_byte_addr__0(axi_mc_incr_cmd_byte_addr__0),
        .\axlen_cnt_reg[3] ({axi_mc_cmd_translator_0_n_76,axi_mc_cmd_translator_0_n_77,axi_mc_cmd_translator_0_n_78,axi_mc_cmd_translator_0_n_79}),
        .\axlen_cnt_reg[3]_0 ({aw_cmd_fsm_0_n_7,aw_cmd_fsm_0_n_8,aw_cmd_fsm_0_n_9,aw_cmd_fsm_0_n_10}),
        .axready_reg({aw_cmd_fsm_0_n_55,aw_cmd_fsm_0_n_56,aw_cmd_fsm_0_n_57,aw_cmd_fsm_0_n_58,aw_cmd_fsm_0_n_59,aw_cmd_fsm_0_n_60,aw_cmd_fsm_0_n_61,aw_cmd_fsm_0_n_62,aw_cmd_fsm_0_n_63,aw_cmd_fsm_0_n_64,aw_cmd_fsm_0_n_65,aw_cmd_fsm_0_n_66,aw_cmd_fsm_0_n_67,aw_cmd_fsm_0_n_68,aw_cmd_fsm_0_n_69,aw_cmd_fsm_0_n_70,aw_cmd_fsm_0_n_71,aw_cmd_fsm_0_n_72,aw_cmd_fsm_0_n_73,aw_cmd_fsm_0_n_74,aw_cmd_fsm_0_n_75,aw_cmd_fsm_0_n_76,aw_cmd_fsm_0_n_77,aw_cmd_fsm_0_n_78,aw_cmd_fsm_0_n_79,aw_cmd_fsm_0_n_80,aw_cmd_fsm_0_n_81,aw_cmd_fsm_0_n_82,aw_cmd_fsm_0_n_83,aw_cmd_fsm_0_n_84,aw_cmd_fsm_0_n_85,aw_cmd_fsm_0_n_86}),
        .axready_reg_0(\axi_mc_wrap_cmd_0/axlen_cnt ),
        .axready_reg_1({aw_cmd_fsm_0_n_11,aw_cmd_fsm_0_n_12,aw_cmd_fsm_0_n_13,aw_cmd_fsm_0_n_14}),
        .in0(axi_mc_incr_cmd_byte_addr),
        .\int_addr_reg[3] (\axi_mc_wrap_cmd_0/int_addr ),
        .out(\axi_mc_incr_cmd_0/p_0_in ),
        .sys_rst(sys_rst));
  FDRE \axid_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(b_awid),
        .Q(axid),
        .R(1'b0));
  FDRE \axlen_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(axlen_int[0]),
        .Q(axlen[0]),
        .R(1'b0));
  FDRE \axlen_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(axlen_int[1]),
        .Q(axlen[1]),
        .R(1'b0));
  FDRE \axlen_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(axlen_int[2]),
        .Q(axlen[2]),
        .R(1'b0));
  FDRE \axlen_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(axlen_int[3]),
        .Q(axlen[3]),
        .R(1'b0));
  FDRE \axlen_reg[4] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(aw_cmd_fsm_0_n_90),
        .Q(axlen[4]),
        .R(1'b0));
  FDRE \axlen_reg[5] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(aw_cmd_fsm_0_n_89),
        .Q(axlen[5]),
        .R(1'b0));
  FDRE \axlen_reg[6] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(aw_cmd_fsm_0_n_88),
        .Q(axlen[6]),
        .R(1'b0));
  FDRE \axlen_reg[7] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(aw_cmd_fsm_0_n_87),
        .Q(axlen[7]),
        .R(1'b0));
  FDRE \axqos_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(axqos_int[0]),
        .Q(axqos[0]),
        .R(1'b0));
  FDRE \axqos_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(axqos_int[1]),
        .Q(axqos[1]),
        .R(1'b0));
  FDRE \axqos_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(axqos_int[2]),
        .Q(axqos[2]),
        .R(1'b0));
  FDRE \axqos_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(axqos_int[3]),
        .Q(axqos[3]),
        .R(1'b0));
  FDRE axvalid_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(awvalid_int),
        .Q(axvalid),
        .R(SS));
endmodule

module Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_axi_mc_b_channel
   (s_axi_bid,
    s_axi_bvalid,
    app_wdf_end,
    mc_app_wdf_last_reg_reg,
    app_wdf_wren,
    wr_cmd_en,
    \int_addr_reg[3] ,
    \axlen_cnt_reg[7] ,
    b_push,
    b_awid,
    sys_rst,
    SS,
    s_axi_bready,
    app_wdf_rdy,
    mc_app_wdf_last_reg,
    mc_app_wdf_wren_reg,
    app_rdy,
    \RD_PRI_REG.wr_cmd_hold_reg ,
    wvalid_int,
    awvalid_int,
    s_axi_awburst,
    axready_reg,
    s_axi_awvalid);
  output [0:0]s_axi_bid;
  output s_axi_bvalid;
  output app_wdf_end;
  output mc_app_wdf_last_reg_reg;
  output app_wdf_wren;
  output wr_cmd_en;
  output \int_addr_reg[3] ;
  output \axlen_cnt_reg[7] ;
  input b_push;
  input b_awid;
  input sys_rst;
  input [0:0]SS;
  input s_axi_bready;
  input app_wdf_rdy;
  input mc_app_wdf_last_reg;
  input mc_app_wdf_wren_reg;
  input app_rdy;
  input \RD_PRI_REG.wr_cmd_hold_reg ;
  input wvalid_int;
  input awvalid_int;
  input [0:0]s_axi_awburst;
  input axready_reg;
  input s_axi_awvalid;

  wire \RD_PRI_REG.wr_cmd_hold_reg ;
  wire [0:0]SS;
  wire app_rdy;
  wire app_wdf_end;
  wire app_wdf_rdy;
  wire app_wdf_wren;
  wire awvalid_int;
  wire \axlen_cnt_reg[7] ;
  wire axready_reg;
  wire b_awid;
  wire b_push;
  wire bhandshake;
  wire bid_fifo_0_n_1;
  wire bid_i;
  wire \int_addr_reg[3] ;
  wire mc_app_wdf_last_reg;
  wire mc_app_wdf_last_reg_reg;
  wire mc_app_wdf_wren_reg;
  wire [0:0]s_axi_awburst;
  wire s_axi_awvalid;
  wire [0:0]s_axi_bid;
  wire s_axi_bready;
  wire s_axi_bvalid;
  wire sys_rst;
  wire wr_cmd_en;
  wire wvalid_int;

  Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_axi_mc_fifo bid_fifo_0
       (.\RD_PRI_REG.wr_cmd_hold_reg (\RD_PRI_REG.wr_cmd_hold_reg ),
        .SS(SS),
        .app_rdy(app_rdy),
        .app_wdf_end(app_wdf_end),
        .app_wdf_rdy(app_wdf_rdy),
        .app_wdf_wren(app_wdf_wren),
        .awvalid_int(awvalid_int),
        .\axlen_cnt_reg[7] (\axlen_cnt_reg[7] ),
        .axready_reg(axready_reg),
        .b_awid(b_awid),
        .b_push(b_push),
        .bhandshake(bhandshake),
        .bid_i(bid_i),
        .bvalid_i_reg(bid_fifo_0_n_1),
        .bvalid_i_reg_0(s_axi_bvalid),
        .\int_addr_reg[3] (\int_addr_reg[3] ),
        .mc_app_wdf_last_reg(mc_app_wdf_last_reg),
        .mc_app_wdf_last_reg_reg(mc_app_wdf_last_reg_reg),
        .mc_app_wdf_wren_reg(mc_app_wdf_wren_reg),
        .s_axi_awburst(s_axi_awburst),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .sys_rst(sys_rst),
        .wr_cmd_en(wr_cmd_en),
        .wvalid_int(wvalid_int));
  FDRE \bid_t_reg[0] 
       (.C(sys_rst),
        .CE(bhandshake),
        .D(bid_i),
        .Q(s_axi_bid),
        .R(SS));
  FDRE bvalid_i_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(bid_fifo_0_n_1),
        .Q(s_axi_bvalid),
        .R(SS));
endmodule

module Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_axi_mc_cmd_arbiter
   (\RD_PRI_REG.rnw_i_reg_0 ,
    next,
    SR,
    Q,
    \axlen_cnt_reg[7] ,
    \int_addr_reg[3] ,
    SS,
    sys_rst,
    \axqos_reg[3] ,
    b_push,
    \RD_PRI_REG.rd_starve_cnt_reg[8]_0 ,
    \axlen_cnt_reg[0] ,
    app_rdy,
    rd_cmd_en,
    wr_cmd_en,
    awvalid_int,
    arvalid_int,
    s_axi_arburst,
    axready_reg,
    s_axi_arvalid,
    axvalid_reg);
  output \RD_PRI_REG.rnw_i_reg_0 ;
  output next;
  output [0:0]SR;
  output [0:0]Q;
  output \axlen_cnt_reg[7] ;
  output \int_addr_reg[3] ;
  input [0:0]SS;
  input sys_rst;
  input \axqos_reg[3] ;
  input b_push;
  input \RD_PRI_REG.rd_starve_cnt_reg[8]_0 ;
  input \axlen_cnt_reg[0] ;
  input app_rdy;
  input rd_cmd_en;
  input wr_cmd_en;
  input awvalid_int;
  input arvalid_int;
  input [0:0]s_axi_arburst;
  input axready_reg;
  input s_axi_arvalid;
  input [0:0]axvalid_reg;

  wire [0:0]Q;
  wire \RD_PRI_REG.rd_starve_cnt[8]_i_4_n_0 ;
  wire \RD_PRI_REG.rd_starve_cnt_reg[8]_0 ;
  wire \RD_PRI_REG.rd_starve_cnt_reg_n_0_[0] ;
  wire \RD_PRI_REG.rd_starve_cnt_reg_n_0_[1] ;
  wire \RD_PRI_REG.rd_starve_cnt_reg_n_0_[2] ;
  wire \RD_PRI_REG.rd_starve_cnt_reg_n_0_[3] ;
  wire \RD_PRI_REG.rd_starve_cnt_reg_n_0_[4] ;
  wire \RD_PRI_REG.rd_starve_cnt_reg_n_0_[5] ;
  wire \RD_PRI_REG.rd_starve_cnt_reg_n_0_[6] ;
  wire \RD_PRI_REG.rd_starve_cnt_reg_n_0_[7] ;
  wire [4:4]\RD_PRI_REG.rd_wait_limit_reg__0 ;
  wire \RD_PRI_REG.rd_wait_limit_reg_n_0_[0] ;
  wire \RD_PRI_REG.rd_wait_limit_reg_n_0_[1] ;
  wire \RD_PRI_REG.rd_wait_limit_reg_n_0_[2] ;
  wire \RD_PRI_REG.rd_wait_limit_reg_n_0_[3] ;
  wire \RD_PRI_REG.rnw_i_reg_0 ;
  wire \RD_PRI_REG.wr_starve_cnt[8]_i_4_n_0 ;
  wire \RD_PRI_REG.wr_starve_cnt_reg_n_0_[0] ;
  wire \RD_PRI_REG.wr_starve_cnt_reg_n_0_[1] ;
  wire \RD_PRI_REG.wr_starve_cnt_reg_n_0_[2] ;
  wire \RD_PRI_REG.wr_starve_cnt_reg_n_0_[3] ;
  wire \RD_PRI_REG.wr_starve_cnt_reg_n_0_[4] ;
  wire \RD_PRI_REG.wr_starve_cnt_reg_n_0_[5] ;
  wire \RD_PRI_REG.wr_starve_cnt_reg_n_0_[6] ;
  wire \RD_PRI_REG.wr_starve_cnt_reg_n_0_[7] ;
  wire \RD_PRI_REG.wr_wait_limit[4]_i_1_n_0 ;
  wire [4:4]\RD_PRI_REG.wr_wait_limit_reg__0 ;
  wire \RD_PRI_REG.wr_wait_limit_reg_n_0_[0] ;
  wire \RD_PRI_REG.wr_wait_limit_reg_n_0_[1] ;
  wire \RD_PRI_REG.wr_wait_limit_reg_n_0_[2] ;
  wire \RD_PRI_REG.wr_wait_limit_reg_n_0_[3] ;
  wire [0:0]SR;
  wire [0:0]SS;
  wire app_rdy;
  wire arvalid_int;
  wire awvalid_int;
  wire \axlen_cnt_reg[0] ;
  wire \axlen_cnt_reg[7] ;
  wire \axqos_reg[3] ;
  wire axready_reg;
  wire [0:0]axvalid_reg;
  wire b_push;
  wire \int_addr_reg[3] ;
  wire next;
  wire [8:0]p_0_in__3;
  wire [4:0]p_0_in__4;
  wire [8:0]p_0_in__5;
  wire [4:0]p_0_in__6;
  wire p_1_in;
  wire rd_cmd_en;
  wire rd_cmd_hold;
  wire rd_cmd_hold0;
  wire rd_starve_cnt;
  wire rnw_i;
  wire [0:0]s_axi_arburst;
  wire s_axi_arvalid;
  wire sys_rst;
  wire wr_cmd_en;
  wire wr_cmd_hold;
  wire wr_cmd_hold0;
  wire wr_starve_cnt;
  wire wr_wait_limit11_out;

  LUT5 #(
    .INIT(32'h00545454)) 
    \RD_PRI_REG.rd_cmd_hold_i_1 
       (.I0(\RD_PRI_REG.rd_wait_limit_reg__0 ),
        .I1(\RD_PRI_REG.rnw_i_reg_0 ),
        .I2(rd_cmd_hold),
        .I3(\RD_PRI_REG.rd_starve_cnt_reg[8]_0 ),
        .I4(\axlen_cnt_reg[0] ),
        .O(rd_cmd_hold0));
  FDRE \RD_PRI_REG.rd_cmd_hold_reg 
       (.C(sys_rst),
        .CE(1'b1),
        .D(rd_cmd_hold0),
        .Q(rd_cmd_hold),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair709" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \RD_PRI_REG.rd_starve_cnt[0]_i_1 
       (.I0(\RD_PRI_REG.rd_starve_cnt_reg_n_0_[0] ),
        .O(p_0_in__5[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \RD_PRI_REG.rd_starve_cnt[1]_i_1 
       (.I0(\RD_PRI_REG.rd_starve_cnt_reg_n_0_[0] ),
        .I1(\RD_PRI_REG.rd_starve_cnt_reg_n_0_[1] ),
        .O(p_0_in__5[1]));
  (* SOFT_HLUTNM = "soft_lutpair709" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \RD_PRI_REG.rd_starve_cnt[2]_i_1 
       (.I0(\RD_PRI_REG.rd_starve_cnt_reg_n_0_[0] ),
        .I1(\RD_PRI_REG.rd_starve_cnt_reg_n_0_[1] ),
        .I2(\RD_PRI_REG.rd_starve_cnt_reg_n_0_[2] ),
        .O(p_0_in__5[2]));
  (* SOFT_HLUTNM = "soft_lutpair699" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \RD_PRI_REG.rd_starve_cnt[3]_i_1 
       (.I0(\RD_PRI_REG.rd_starve_cnt_reg_n_0_[1] ),
        .I1(\RD_PRI_REG.rd_starve_cnt_reg_n_0_[0] ),
        .I2(\RD_PRI_REG.rd_starve_cnt_reg_n_0_[2] ),
        .I3(\RD_PRI_REG.rd_starve_cnt_reg_n_0_[3] ),
        .O(p_0_in__5[3]));
  (* SOFT_HLUTNM = "soft_lutpair699" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \RD_PRI_REG.rd_starve_cnt[4]_i_1 
       (.I0(\RD_PRI_REG.rd_starve_cnt_reg_n_0_[2] ),
        .I1(\RD_PRI_REG.rd_starve_cnt_reg_n_0_[0] ),
        .I2(\RD_PRI_REG.rd_starve_cnt_reg_n_0_[1] ),
        .I3(\RD_PRI_REG.rd_starve_cnt_reg_n_0_[3] ),
        .I4(\RD_PRI_REG.rd_starve_cnt_reg_n_0_[4] ),
        .O(p_0_in__5[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \RD_PRI_REG.rd_starve_cnt[5]_i_1 
       (.I0(\RD_PRI_REG.rd_starve_cnt_reg_n_0_[3] ),
        .I1(\RD_PRI_REG.rd_starve_cnt_reg_n_0_[1] ),
        .I2(\RD_PRI_REG.rd_starve_cnt_reg_n_0_[0] ),
        .I3(\RD_PRI_REG.rd_starve_cnt_reg_n_0_[2] ),
        .I4(\RD_PRI_REG.rd_starve_cnt_reg_n_0_[4] ),
        .I5(\RD_PRI_REG.rd_starve_cnt_reg_n_0_[5] ),
        .O(p_0_in__5[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \RD_PRI_REG.rd_starve_cnt[6]_i_1 
       (.I0(\RD_PRI_REG.rd_starve_cnt[8]_i_4_n_0 ),
        .I1(\RD_PRI_REG.rd_starve_cnt_reg_n_0_[6] ),
        .O(p_0_in__5[6]));
  (* SOFT_HLUTNM = "soft_lutpair703" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \RD_PRI_REG.rd_starve_cnt[7]_i_1 
       (.I0(\RD_PRI_REG.rd_starve_cnt[8]_i_4_n_0 ),
        .I1(\RD_PRI_REG.rd_starve_cnt_reg_n_0_[6] ),
        .I2(\RD_PRI_REG.rd_starve_cnt_reg_n_0_[7] ),
        .O(p_0_in__5[7]));
  LUT2 #(
    .INIT(4'h7)) 
    \RD_PRI_REG.rd_starve_cnt[8]_i_1 
       (.I0(rd_cmd_hold),
        .I1(\RD_PRI_REG.rnw_i_reg_0 ),
        .O(SR));
  LUT3 #(
    .INIT(8'h40)) 
    \RD_PRI_REG.rd_starve_cnt[8]_i_2 
       (.I0(Q),
        .I1(app_rdy),
        .I2(rd_cmd_en),
        .O(rd_starve_cnt));
  (* SOFT_HLUTNM = "soft_lutpair703" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \RD_PRI_REG.rd_starve_cnt[8]_i_3 
       (.I0(\RD_PRI_REG.rd_starve_cnt_reg_n_0_[6] ),
        .I1(\RD_PRI_REG.rd_starve_cnt[8]_i_4_n_0 ),
        .I2(\RD_PRI_REG.rd_starve_cnt_reg_n_0_[7] ),
        .I3(Q),
        .O(p_0_in__5[8]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \RD_PRI_REG.rd_starve_cnt[8]_i_4 
       (.I0(\RD_PRI_REG.rd_starve_cnt_reg_n_0_[5] ),
        .I1(\RD_PRI_REG.rd_starve_cnt_reg_n_0_[3] ),
        .I2(\RD_PRI_REG.rd_starve_cnt_reg_n_0_[1] ),
        .I3(\RD_PRI_REG.rd_starve_cnt_reg_n_0_[0] ),
        .I4(\RD_PRI_REG.rd_starve_cnt_reg_n_0_[2] ),
        .I5(\RD_PRI_REG.rd_starve_cnt_reg_n_0_[4] ),
        .O(\RD_PRI_REG.rd_starve_cnt[8]_i_4_n_0 ));
  FDRE \RD_PRI_REG.rd_starve_cnt_reg[0] 
       (.C(sys_rst),
        .CE(rd_starve_cnt),
        .D(p_0_in__5[0]),
        .Q(\RD_PRI_REG.rd_starve_cnt_reg_n_0_[0] ),
        .R(SR));
  FDSE \RD_PRI_REG.rd_starve_cnt_reg[1] 
       (.C(sys_rst),
        .CE(rd_starve_cnt),
        .D(p_0_in__5[1]),
        .Q(\RD_PRI_REG.rd_starve_cnt_reg_n_0_[1] ),
        .S(SR));
  FDRE \RD_PRI_REG.rd_starve_cnt_reg[2] 
       (.C(sys_rst),
        .CE(rd_starve_cnt),
        .D(p_0_in__5[2]),
        .Q(\RD_PRI_REG.rd_starve_cnt_reg_n_0_[2] ),
        .R(SR));
  FDRE \RD_PRI_REG.rd_starve_cnt_reg[3] 
       (.C(sys_rst),
        .CE(rd_starve_cnt),
        .D(p_0_in__5[3]),
        .Q(\RD_PRI_REG.rd_starve_cnt_reg_n_0_[3] ),
        .R(SR));
  FDRE \RD_PRI_REG.rd_starve_cnt_reg[4] 
       (.C(sys_rst),
        .CE(rd_starve_cnt),
        .D(p_0_in__5[4]),
        .Q(\RD_PRI_REG.rd_starve_cnt_reg_n_0_[4] ),
        .R(SR));
  FDRE \RD_PRI_REG.rd_starve_cnt_reg[5] 
       (.C(sys_rst),
        .CE(rd_starve_cnt),
        .D(p_0_in__5[5]),
        .Q(\RD_PRI_REG.rd_starve_cnt_reg_n_0_[5] ),
        .R(SR));
  FDRE \RD_PRI_REG.rd_starve_cnt_reg[6] 
       (.C(sys_rst),
        .CE(rd_starve_cnt),
        .D(p_0_in__5[6]),
        .Q(\RD_PRI_REG.rd_starve_cnt_reg_n_0_[6] ),
        .R(SR));
  FDRE \RD_PRI_REG.rd_starve_cnt_reg[7] 
       (.C(sys_rst),
        .CE(rd_starve_cnt),
        .D(p_0_in__5[7]),
        .Q(\RD_PRI_REG.rd_starve_cnt_reg_n_0_[7] ),
        .R(SR));
  FDRE \RD_PRI_REG.rd_starve_cnt_reg[8] 
       (.C(sys_rst),
        .CE(rd_starve_cnt),
        .D(p_0_in__5[8]),
        .Q(Q),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \RD_PRI_REG.rd_wait_limit[0]_i_1 
       (.I0(\RD_PRI_REG.rd_wait_limit_reg_n_0_[0] ),
        .O(p_0_in__6[0]));
  (* SOFT_HLUTNM = "soft_lutpair708" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \RD_PRI_REG.rd_wait_limit[1]_i_1 
       (.I0(\RD_PRI_REG.rd_wait_limit_reg_n_0_[0] ),
        .I1(\RD_PRI_REG.rd_wait_limit_reg_n_0_[1] ),
        .O(p_0_in__6[1]));
  (* SOFT_HLUTNM = "soft_lutpair708" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \RD_PRI_REG.rd_wait_limit[2]_i_1 
       (.I0(\RD_PRI_REG.rd_wait_limit_reg_n_0_[0] ),
        .I1(\RD_PRI_REG.rd_wait_limit_reg_n_0_[1] ),
        .I2(\RD_PRI_REG.rd_wait_limit_reg_n_0_[2] ),
        .O(p_0_in__6[2]));
  (* SOFT_HLUTNM = "soft_lutpair701" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \RD_PRI_REG.rd_wait_limit[3]_i_1 
       (.I0(\RD_PRI_REG.rd_wait_limit_reg_n_0_[1] ),
        .I1(\RD_PRI_REG.rd_wait_limit_reg_n_0_[0] ),
        .I2(\RD_PRI_REG.rd_wait_limit_reg_n_0_[2] ),
        .I3(\RD_PRI_REG.rd_wait_limit_reg_n_0_[3] ),
        .O(p_0_in__6[3]));
  (* SOFT_HLUTNM = "soft_lutpair701" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \RD_PRI_REG.rd_wait_limit[4]_i_2 
       (.I0(\RD_PRI_REG.rd_wait_limit_reg_n_0_[2] ),
        .I1(\RD_PRI_REG.rd_wait_limit_reg_n_0_[0] ),
        .I2(\RD_PRI_REG.rd_wait_limit_reg_n_0_[1] ),
        .I3(\RD_PRI_REG.rd_wait_limit_reg_n_0_[3] ),
        .I4(\RD_PRI_REG.rd_wait_limit_reg__0 ),
        .O(p_0_in__6[4]));
  FDRE \RD_PRI_REG.rd_wait_limit_reg[0] 
       (.C(sys_rst),
        .CE(app_rdy),
        .D(p_0_in__6[0]),
        .Q(\RD_PRI_REG.rd_wait_limit_reg_n_0_[0] ),
        .R(axvalid_reg));
  FDRE \RD_PRI_REG.rd_wait_limit_reg[1] 
       (.C(sys_rst),
        .CE(app_rdy),
        .D(p_0_in__6[1]),
        .Q(\RD_PRI_REG.rd_wait_limit_reg_n_0_[1] ),
        .R(axvalid_reg));
  FDRE \RD_PRI_REG.rd_wait_limit_reg[2] 
       (.C(sys_rst),
        .CE(app_rdy),
        .D(p_0_in__6[2]),
        .Q(\RD_PRI_REG.rd_wait_limit_reg_n_0_[2] ),
        .R(axvalid_reg));
  FDRE \RD_PRI_REG.rd_wait_limit_reg[3] 
       (.C(sys_rst),
        .CE(app_rdy),
        .D(p_0_in__6[3]),
        .Q(\RD_PRI_REG.rd_wait_limit_reg_n_0_[3] ),
        .R(axvalid_reg));
  FDRE \RD_PRI_REG.rd_wait_limit_reg[4] 
       (.C(sys_rst),
        .CE(app_rdy),
        .D(p_0_in__6[4]),
        .Q(\RD_PRI_REG.rd_wait_limit_reg__0 ),
        .R(axvalid_reg));
  LUT5 #(
    .INIT(32'hC0FF50F0)) 
    \RD_PRI_REG.rnw_i_i_1 
       (.I0(wr_cmd_hold),
        .I1(rd_cmd_hold),
        .I2(arvalid_int),
        .I3(awvalid_int),
        .I4(rnw_i),
        .O(\RD_PRI_REG.rnw_i_reg_0 ));
  FDSE \RD_PRI_REG.rnw_i_reg 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\RD_PRI_REG.rnw_i_reg_0 ),
        .Q(rnw_i),
        .S(SS));
  LUT6 #(
    .INIT(64'h0515000005150515)) 
    \RD_PRI_REG.wr_cmd_hold_i_1 
       (.I0(\RD_PRI_REG.wr_wait_limit_reg__0 ),
        .I1(\axqos_reg[3] ),
        .I2(b_push),
        .I3(p_1_in),
        .I4(wr_cmd_hold),
        .I5(\RD_PRI_REG.rnw_i_reg_0 ),
        .O(wr_cmd_hold0));
  FDRE \RD_PRI_REG.wr_cmd_hold_reg 
       (.C(sys_rst),
        .CE(1'b1),
        .D(wr_cmd_hold0),
        .Q(wr_cmd_hold),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair707" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \RD_PRI_REG.wr_starve_cnt[0]_i_1 
       (.I0(\RD_PRI_REG.wr_starve_cnt_reg_n_0_[0] ),
        .O(p_0_in__3[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \RD_PRI_REG.wr_starve_cnt[1]_i_1 
       (.I0(\RD_PRI_REG.wr_starve_cnt_reg_n_0_[0] ),
        .I1(\RD_PRI_REG.wr_starve_cnt_reg_n_0_[1] ),
        .O(p_0_in__3[1]));
  (* SOFT_HLUTNM = "soft_lutpair707" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \RD_PRI_REG.wr_starve_cnt[2]_i_1 
       (.I0(\RD_PRI_REG.wr_starve_cnt_reg_n_0_[0] ),
        .I1(\RD_PRI_REG.wr_starve_cnt_reg_n_0_[1] ),
        .I2(\RD_PRI_REG.wr_starve_cnt_reg_n_0_[2] ),
        .O(p_0_in__3[2]));
  (* SOFT_HLUTNM = "soft_lutpair702" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \RD_PRI_REG.wr_starve_cnt[3]_i_1 
       (.I0(\RD_PRI_REG.wr_starve_cnt_reg_n_0_[1] ),
        .I1(\RD_PRI_REG.wr_starve_cnt_reg_n_0_[0] ),
        .I2(\RD_PRI_REG.wr_starve_cnt_reg_n_0_[2] ),
        .I3(\RD_PRI_REG.wr_starve_cnt_reg_n_0_[3] ),
        .O(p_0_in__3[3]));
  (* SOFT_HLUTNM = "soft_lutpair702" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \RD_PRI_REG.wr_starve_cnt[4]_i_1 
       (.I0(\RD_PRI_REG.wr_starve_cnt_reg_n_0_[2] ),
        .I1(\RD_PRI_REG.wr_starve_cnt_reg_n_0_[0] ),
        .I2(\RD_PRI_REG.wr_starve_cnt_reg_n_0_[1] ),
        .I3(\RD_PRI_REG.wr_starve_cnt_reg_n_0_[3] ),
        .I4(\RD_PRI_REG.wr_starve_cnt_reg_n_0_[4] ),
        .O(p_0_in__3[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \RD_PRI_REG.wr_starve_cnt[5]_i_1 
       (.I0(\RD_PRI_REG.wr_starve_cnt_reg_n_0_[3] ),
        .I1(\RD_PRI_REG.wr_starve_cnt_reg_n_0_[1] ),
        .I2(\RD_PRI_REG.wr_starve_cnt_reg_n_0_[0] ),
        .I3(\RD_PRI_REG.wr_starve_cnt_reg_n_0_[2] ),
        .I4(\RD_PRI_REG.wr_starve_cnt_reg_n_0_[4] ),
        .I5(\RD_PRI_REG.wr_starve_cnt_reg_n_0_[5] ),
        .O(p_0_in__3[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \RD_PRI_REG.wr_starve_cnt[6]_i_1 
       (.I0(\RD_PRI_REG.wr_starve_cnt[8]_i_4_n_0 ),
        .I1(\RD_PRI_REG.wr_starve_cnt_reg_n_0_[6] ),
        .O(p_0_in__3[6]));
  (* SOFT_HLUTNM = "soft_lutpair705" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \RD_PRI_REG.wr_starve_cnt[7]_i_1 
       (.I0(\RD_PRI_REG.wr_starve_cnt[8]_i_4_n_0 ),
        .I1(\RD_PRI_REG.wr_starve_cnt_reg_n_0_[6] ),
        .I2(\RD_PRI_REG.wr_starve_cnt_reg_n_0_[7] ),
        .O(p_0_in__3[7]));
  LUT2 #(
    .INIT(4'hB)) 
    \RD_PRI_REG.wr_starve_cnt[8]_i_1 
       (.I0(\RD_PRI_REG.rnw_i_reg_0 ),
        .I1(wr_cmd_hold),
        .O(wr_wait_limit11_out));
  LUT3 #(
    .INIT(8'h40)) 
    \RD_PRI_REG.wr_starve_cnt[8]_i_2 
       (.I0(p_1_in),
        .I1(app_rdy),
        .I2(wr_cmd_en),
        .O(wr_starve_cnt));
  (* SOFT_HLUTNM = "soft_lutpair705" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \RD_PRI_REG.wr_starve_cnt[8]_i_3 
       (.I0(\RD_PRI_REG.wr_starve_cnt_reg_n_0_[6] ),
        .I1(\RD_PRI_REG.wr_starve_cnt[8]_i_4_n_0 ),
        .I2(\RD_PRI_REG.wr_starve_cnt_reg_n_0_[7] ),
        .I3(p_1_in),
        .O(p_0_in__3[8]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \RD_PRI_REG.wr_starve_cnt[8]_i_4 
       (.I0(\RD_PRI_REG.wr_starve_cnt_reg_n_0_[5] ),
        .I1(\RD_PRI_REG.wr_starve_cnt_reg_n_0_[3] ),
        .I2(\RD_PRI_REG.wr_starve_cnt_reg_n_0_[1] ),
        .I3(\RD_PRI_REG.wr_starve_cnt_reg_n_0_[0] ),
        .I4(\RD_PRI_REG.wr_starve_cnt_reg_n_0_[2] ),
        .I5(\RD_PRI_REG.wr_starve_cnt_reg_n_0_[4] ),
        .O(\RD_PRI_REG.wr_starve_cnt[8]_i_4_n_0 ));
  FDRE \RD_PRI_REG.wr_starve_cnt_reg[0] 
       (.C(sys_rst),
        .CE(wr_starve_cnt),
        .D(p_0_in__3[0]),
        .Q(\RD_PRI_REG.wr_starve_cnt_reg_n_0_[0] ),
        .R(wr_wait_limit11_out));
  FDSE \RD_PRI_REG.wr_starve_cnt_reg[1] 
       (.C(sys_rst),
        .CE(wr_starve_cnt),
        .D(p_0_in__3[1]),
        .Q(\RD_PRI_REG.wr_starve_cnt_reg_n_0_[1] ),
        .S(wr_wait_limit11_out));
  FDRE \RD_PRI_REG.wr_starve_cnt_reg[2] 
       (.C(sys_rst),
        .CE(wr_starve_cnt),
        .D(p_0_in__3[2]),
        .Q(\RD_PRI_REG.wr_starve_cnt_reg_n_0_[2] ),
        .R(wr_wait_limit11_out));
  FDRE \RD_PRI_REG.wr_starve_cnt_reg[3] 
       (.C(sys_rst),
        .CE(wr_starve_cnt),
        .D(p_0_in__3[3]),
        .Q(\RD_PRI_REG.wr_starve_cnt_reg_n_0_[3] ),
        .R(wr_wait_limit11_out));
  FDRE \RD_PRI_REG.wr_starve_cnt_reg[4] 
       (.C(sys_rst),
        .CE(wr_starve_cnt),
        .D(p_0_in__3[4]),
        .Q(\RD_PRI_REG.wr_starve_cnt_reg_n_0_[4] ),
        .R(wr_wait_limit11_out));
  FDRE \RD_PRI_REG.wr_starve_cnt_reg[5] 
       (.C(sys_rst),
        .CE(wr_starve_cnt),
        .D(p_0_in__3[5]),
        .Q(\RD_PRI_REG.wr_starve_cnt_reg_n_0_[5] ),
        .R(wr_wait_limit11_out));
  FDRE \RD_PRI_REG.wr_starve_cnt_reg[6] 
       (.C(sys_rst),
        .CE(wr_starve_cnt),
        .D(p_0_in__3[6]),
        .Q(\RD_PRI_REG.wr_starve_cnt_reg_n_0_[6] ),
        .R(wr_wait_limit11_out));
  FDRE \RD_PRI_REG.wr_starve_cnt_reg[7] 
       (.C(sys_rst),
        .CE(wr_starve_cnt),
        .D(p_0_in__3[7]),
        .Q(\RD_PRI_REG.wr_starve_cnt_reg_n_0_[7] ),
        .R(wr_wait_limit11_out));
  FDRE \RD_PRI_REG.wr_starve_cnt_reg[8] 
       (.C(sys_rst),
        .CE(wr_starve_cnt),
        .D(p_0_in__3[8]),
        .Q(p_1_in),
        .R(wr_wait_limit11_out));
  LUT1 #(
    .INIT(2'h1)) 
    \RD_PRI_REG.wr_wait_limit[0]_i_1 
       (.I0(\RD_PRI_REG.wr_wait_limit_reg_n_0_[0] ),
        .O(p_0_in__4[0]));
  (* SOFT_HLUTNM = "soft_lutpair706" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \RD_PRI_REG.wr_wait_limit[1]_i_1 
       (.I0(\RD_PRI_REG.wr_wait_limit_reg_n_0_[0] ),
        .I1(\RD_PRI_REG.wr_wait_limit_reg_n_0_[1] ),
        .O(p_0_in__4[1]));
  (* SOFT_HLUTNM = "soft_lutpair706" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \RD_PRI_REG.wr_wait_limit[2]_i_1 
       (.I0(\RD_PRI_REG.wr_wait_limit_reg_n_0_[0] ),
        .I1(\RD_PRI_REG.wr_wait_limit_reg_n_0_[1] ),
        .I2(\RD_PRI_REG.wr_wait_limit_reg_n_0_[2] ),
        .O(p_0_in__4[2]));
  (* SOFT_HLUTNM = "soft_lutpair700" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \RD_PRI_REG.wr_wait_limit[3]_i_1 
       (.I0(\RD_PRI_REG.wr_wait_limit_reg_n_0_[1] ),
        .I1(\RD_PRI_REG.wr_wait_limit_reg_n_0_[0] ),
        .I2(\RD_PRI_REG.wr_wait_limit_reg_n_0_[2] ),
        .I3(\RD_PRI_REG.wr_wait_limit_reg_n_0_[3] ),
        .O(p_0_in__4[3]));
  LUT5 #(
    .INIT(32'hEFAFFFAF)) 
    \RD_PRI_REG.wr_wait_limit[4]_i_1 
       (.I0(\RD_PRI_REG.rnw_i_reg_0 ),
        .I1(wr_cmd_en),
        .I2(wr_cmd_hold),
        .I3(app_rdy),
        .I4(awvalid_int),
        .O(\RD_PRI_REG.wr_wait_limit[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair700" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \RD_PRI_REG.wr_wait_limit[4]_i_2 
       (.I0(\RD_PRI_REG.wr_wait_limit_reg_n_0_[2] ),
        .I1(\RD_PRI_REG.wr_wait_limit_reg_n_0_[0] ),
        .I2(\RD_PRI_REG.wr_wait_limit_reg_n_0_[1] ),
        .I3(\RD_PRI_REG.wr_wait_limit_reg_n_0_[3] ),
        .I4(\RD_PRI_REG.wr_wait_limit_reg__0 ),
        .O(p_0_in__4[4]));
  FDRE \RD_PRI_REG.wr_wait_limit_reg[0] 
       (.C(sys_rst),
        .CE(app_rdy),
        .D(p_0_in__4[0]),
        .Q(\RD_PRI_REG.wr_wait_limit_reg_n_0_[0] ),
        .R(\RD_PRI_REG.wr_wait_limit[4]_i_1_n_0 ));
  FDRE \RD_PRI_REG.wr_wait_limit_reg[1] 
       (.C(sys_rst),
        .CE(app_rdy),
        .D(p_0_in__4[1]),
        .Q(\RD_PRI_REG.wr_wait_limit_reg_n_0_[1] ),
        .R(\RD_PRI_REG.wr_wait_limit[4]_i_1_n_0 ));
  FDRE \RD_PRI_REG.wr_wait_limit_reg[2] 
       (.C(sys_rst),
        .CE(app_rdy),
        .D(p_0_in__4[2]),
        .Q(\RD_PRI_REG.wr_wait_limit_reg_n_0_[2] ),
        .R(\RD_PRI_REG.wr_wait_limit[4]_i_1_n_0 ));
  FDRE \RD_PRI_REG.wr_wait_limit_reg[3] 
       (.C(sys_rst),
        .CE(app_rdy),
        .D(p_0_in__4[3]),
        .Q(\RD_PRI_REG.wr_wait_limit_reg_n_0_[3] ),
        .R(\RD_PRI_REG.wr_wait_limit[4]_i_1_n_0 ));
  FDRE \RD_PRI_REG.wr_wait_limit_reg[4] 
       (.C(sys_rst),
        .CE(app_rdy),
        .D(p_0_in__4[4]),
        .Q(\RD_PRI_REG.wr_wait_limit_reg__0 ),
        .R(\RD_PRI_REG.wr_wait_limit[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair704" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \axlen_cnt[7]_i_5__0 
       (.I0(next),
        .I1(s_axi_arburst),
        .I2(axready_reg),
        .I3(s_axi_arvalid),
        .O(\axlen_cnt_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair704" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \int_addr[3]_i_3__0 
       (.I0(next),
        .I1(s_axi_arburst),
        .I2(axready_reg),
        .I3(s_axi_arvalid),
        .O(\int_addr_reg[3] ));
  LUT3 #(
    .INIT(8'h80)) 
    r_push_i_1
       (.I0(app_rdy),
        .I1(\RD_PRI_REG.rnw_i_reg_0 ),
        .I2(rd_cmd_en),
        .O(next));
endmodule

module Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_axi_mc_cmd_fsm
   (s_axi_arready,
    \axid_reg[0] ,
    D,
    \axlen_cnt_reg[7] ,
    \axaddr_incr_reg[31] ,
    \axlen_cnt_reg[3] ,
    \int_addr_reg[3] ,
    \axaddr_reg[31] ,
    r_rlast_reg,
    SR,
    \app_addr_r1_reg[25] ,
    \axburst_reg[1] ,
    in0,
    S,
    \axaddr_incr_reg[10] ,
    \axaddr_incr_reg[14] ,
    \axaddr_incr_reg[18] ,
    \axaddr_incr_reg[22] ,
    \axaddr_incr_reg[26] ,
    \axaddr_incr_reg[30] ,
    \axaddr_incr_reg[31]_0 ,
    \RD_PRI_REG.wr_cmd_hold_reg ,
    \axqos_reg[3] ,
    arvalid_int,
    E,
    \axlen_cnt_reg[0] ,
    DI,
    SS,
    sys_rst,
    s_axi_arid,
    in,
    Q,
    axready_reg_0,
    s_axi_arlen,
    \axlen_reg[7] ,
    s_axi_araddr,
    \axaddr_reg[31]_0 ,
    out,
    \axlen_cnt_reg[3]_0 ,
    axready_reg_1,
    \int_addr_reg[3]_0 ,
    next,
    axvalid,
    s_axi_arvalid,
    \RD_PRI_REG.rd_cmd_hold_reg ,
    rd_cmd_en,
    app_rdy,
    \axaddr_incr_reg[4] ,
    \axaddr_incr_reg[5] ,
    \axaddr_incr_reg[6] ,
    \axaddr_incr_reg[7] ,
    \axaddr_incr_reg[31]_1 ,
    \axaddr_incr_reg[8] ,
    \axaddr_incr_reg[9] ,
    \axaddr_incr_reg[10]_0 ,
    \axaddr_incr_reg[11] ,
    \axaddr_incr_reg[12] ,
    \axaddr_incr_reg[13] ,
    \axaddr_incr_reg[14]_0 ,
    \axaddr_incr_reg[15] ,
    \axaddr_incr_reg[16] ,
    \axaddr_incr_reg[17] ,
    \axaddr_incr_reg[18]_0 ,
    \axaddr_incr_reg[19] ,
    \axaddr_incr_reg[20] ,
    \axaddr_incr_reg[21] ,
    \axaddr_incr_reg[22]_0 ,
    \axaddr_incr_reg[23] ,
    \axaddr_incr_reg[24] ,
    \axaddr_incr_reg[25] ,
    \axaddr_incr_reg[26]_0 ,
    \RD_PRI_REG.wr_cmd_hold_reg_0 ,
    axburst,
    s_axi_arburst,
    \axqos_reg[3]_0 ,
    s_axi_arqos);
  output s_axi_arready;
  output \axid_reg[0] ;
  output [7:0]D;
  output [7:0]\axlen_cnt_reg[7] ;
  output [31:0]\axaddr_incr_reg[31] ;
  output [3:0]\axlen_cnt_reg[3] ;
  output [3:0]\int_addr_reg[3] ;
  output [31:0]\axaddr_reg[31] ;
  output r_rlast_reg;
  output [0:0]SR;
  output [22:0]\app_addr_r1_reg[25] ;
  output \axburst_reg[1] ;
  output [2:0]in0;
  output [3:0]S;
  output [3:0]\axaddr_incr_reg[10] ;
  output [3:0]\axaddr_incr_reg[14] ;
  output [3:0]\axaddr_incr_reg[18] ;
  output [3:0]\axaddr_incr_reg[22] ;
  output [3:0]\axaddr_incr_reg[26] ;
  output [3:0]\axaddr_incr_reg[30] ;
  output [0:0]\axaddr_incr_reg[31]_0 ;
  output \RD_PRI_REG.wr_cmd_hold_reg ;
  output [3:0]\axqos_reg[3] ;
  output arvalid_int;
  output [0:0]E;
  output [0:0]\axlen_cnt_reg[0] ;
  output [0:0]DI;
  input [0:0]SS;
  input sys_rst;
  input [0:0]s_axi_arid;
  input [0:0]in;
  input [7:0]Q;
  input axready_reg_0;
  input [7:0]s_axi_arlen;
  input [7:0]\axlen_reg[7] ;
  input [31:0]s_axi_araddr;
  input [31:0]\axaddr_reg[31]_0 ;
  input [31:0]out;
  input [3:0]\axlen_cnt_reg[3]_0 ;
  input axready_reg_1;
  input [3:0]\int_addr_reg[3]_0 ;
  input next;
  input axvalid;
  input s_axi_arvalid;
  input [0:0]\RD_PRI_REG.rd_cmd_hold_reg ;
  input rd_cmd_en;
  input app_rdy;
  input \axaddr_incr_reg[4] ;
  input \axaddr_incr_reg[5] ;
  input \axaddr_incr_reg[6] ;
  input \axaddr_incr_reg[7] ;
  input [31:0]\axaddr_incr_reg[31]_1 ;
  input \axaddr_incr_reg[8] ;
  input \axaddr_incr_reg[9] ;
  input \axaddr_incr_reg[10]_0 ;
  input \axaddr_incr_reg[11] ;
  input \axaddr_incr_reg[12] ;
  input \axaddr_incr_reg[13] ;
  input \axaddr_incr_reg[14]_0 ;
  input \axaddr_incr_reg[15] ;
  input \axaddr_incr_reg[16] ;
  input \axaddr_incr_reg[17] ;
  input \axaddr_incr_reg[18]_0 ;
  input \axaddr_incr_reg[19] ;
  input \axaddr_incr_reg[20] ;
  input \axaddr_incr_reg[21] ;
  input \axaddr_incr_reg[22]_0 ;
  input \axaddr_incr_reg[23] ;
  input \axaddr_incr_reg[24] ;
  input \axaddr_incr_reg[25] ;
  input \axaddr_incr_reg[26]_0 ;
  input \RD_PRI_REG.wr_cmd_hold_reg_0 ;
  input [0:0]axburst;
  input [0:0]s_axi_arburst;
  input [3:0]\axqos_reg[3]_0 ;
  input [3:0]s_axi_arqos;

  wire [7:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]\RD_PRI_REG.rd_cmd_hold_reg ;
  wire \RD_PRI_REG.wr_cmd_hold_i_3_n_0 ;
  wire \RD_PRI_REG.wr_cmd_hold_reg ;
  wire \RD_PRI_REG.wr_cmd_hold_reg_0 ;
  wire [3:0]S;
  wire [0:0]SR;
  wire [0:0]SS;
  wire \app_addr_r1[25]_i_3_n_0 ;
  wire \app_addr_r1[25]_i_5_n_0 ;
  wire \app_addr_r1[3]_i_2_n_0 ;
  wire \app_addr_r1[4]_i_2_n_0 ;
  wire \app_addr_r1[5]_i_2_n_0 ;
  wire \app_addr_r1[6]_i_2_n_0 ;
  wire [22:0]\app_addr_r1_reg[25] ;
  wire app_rdy;
  wire arvalid_int;
  wire [3:0]\axaddr_incr_reg[10] ;
  wire \axaddr_incr_reg[10]_0 ;
  wire \axaddr_incr_reg[11] ;
  wire \axaddr_incr_reg[12] ;
  wire \axaddr_incr_reg[13] ;
  wire [3:0]\axaddr_incr_reg[14] ;
  wire \axaddr_incr_reg[14]_0 ;
  wire \axaddr_incr_reg[15] ;
  wire \axaddr_incr_reg[16] ;
  wire \axaddr_incr_reg[17] ;
  wire [3:0]\axaddr_incr_reg[18] ;
  wire \axaddr_incr_reg[18]_0 ;
  wire \axaddr_incr_reg[19] ;
  wire \axaddr_incr_reg[20] ;
  wire \axaddr_incr_reg[21] ;
  wire [3:0]\axaddr_incr_reg[22] ;
  wire \axaddr_incr_reg[22]_0 ;
  wire \axaddr_incr_reg[23] ;
  wire \axaddr_incr_reg[24] ;
  wire \axaddr_incr_reg[25] ;
  wire [3:0]\axaddr_incr_reg[26] ;
  wire \axaddr_incr_reg[26]_0 ;
  wire [3:0]\axaddr_incr_reg[30] ;
  wire [31:0]\axaddr_incr_reg[31] ;
  wire [0:0]\axaddr_incr_reg[31]_0 ;
  wire [31:0]\axaddr_incr_reg[31]_1 ;
  wire \axaddr_incr_reg[4] ;
  wire \axaddr_incr_reg[5] ;
  wire \axaddr_incr_reg[6] ;
  wire \axaddr_incr_reg[7] ;
  wire \axaddr_incr_reg[8] ;
  wire \axaddr_incr_reg[9] ;
  wire [31:0]\axaddr_reg[31] ;
  wire [31:0]\axaddr_reg[31]_0 ;
  wire [0:0]axburst;
  wire \axburst_reg[1] ;
  wire [3:2]\axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/axlen_cnt_t__3 ;
  wire [7:4]\axi_mc_cmd_translator_0/axi_mc_wrap_cmd_byte_addr ;
  wire \axi_mc_cmd_translator_0/incr_axhandshake ;
  wire \axi_mc_cmd_translator_0/wrap_axhandshake ;
  wire \axid_reg[0] ;
  wire \axlen_cnt[2]_i_2__1_n_0 ;
  wire \axlen_cnt[2]_i_2__2_n_0 ;
  wire \axlen_cnt[3]_i_2__0_n_0 ;
  wire \axlen_cnt[3]_i_2__1_n_0 ;
  wire \axlen_cnt[4]_i_2__0_n_0 ;
  wire \axlen_cnt[4]_i_3__0_n_0 ;
  wire \axlen_cnt[5]_i_2__0_n_0 ;
  wire \axlen_cnt[5]_i_3__0_n_0 ;
  wire \axlen_cnt[7]_i_3__0_n_0 ;
  wire \axlen_cnt[7]_i_4__0_n_0 ;
  wire [0:0]\axlen_cnt_reg[0] ;
  wire [3:0]\axlen_cnt_reg[3] ;
  wire [3:0]\axlen_cnt_reg[3]_0 ;
  wire [7:0]\axlen_cnt_reg[7] ;
  wire [7:0]\axlen_reg[7] ;
  wire [3:0]\axqos_reg[3] ;
  wire [3:0]\axqos_reg[3]_0 ;
  wire axready_i_1__0_n_0;
  wire axready_reg_0;
  wire axready_reg_1;
  wire axvalid;
  wire [0:0]in;
  wire [2:0]in0;
  wire \int_addr[3]_i_4__0_n_0 ;
  wire [3:0]\int_addr_reg[3] ;
  wire [3:0]\int_addr_reg[3]_0 ;
  wire next;
  wire [31:0]out;
  wire r_rlast_i_4_n_0;
  wire r_rlast_i_5_n_0;
  wire r_rlast_i_6_n_0;
  wire r_rlast_reg;
  wire rd_cmd_en;
  wire [31:0]s_axi_araddr;
  wire [0:0]s_axi_arburst;
  wire [0:0]s_axi_arid;
  wire [7:0]s_axi_arlen;
  wire [3:0]s_axi_arqos;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire sys_rst;

  LUT6 #(
    .INIT(64'hFFFFFF1DFF00FF00)) 
    \RD_PRI_REG.rd_wait_limit[4]_i_1 
       (.I0(axvalid),
        .I1(s_axi_arready),
        .I2(s_axi_arvalid),
        .I3(\RD_PRI_REG.rd_cmd_hold_reg ),
        .I4(rd_cmd_en),
        .I5(app_rdy),
        .O(SR));
  LUT6 #(
    .INIT(64'hFFFFFEAE00000000)) 
    \RD_PRI_REG.wr_cmd_hold_i_2 
       (.I0(\RD_PRI_REG.wr_cmd_hold_i_3_n_0 ),
        .I1(\axqos_reg[3]_0 [3]),
        .I2(s_axi_arready),
        .I3(s_axi_arqos[3]),
        .I4(\axqos_reg[3] [2]),
        .I5(arvalid_int),
        .O(\RD_PRI_REG.wr_cmd_hold_reg ));
  (* SOFT_HLUTNM = "soft_lutpair643" *) 
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    \RD_PRI_REG.wr_cmd_hold_i_3 
       (.I0(\axqos_reg[3]_0 [0]),
        .I1(s_axi_arqos[0]),
        .I2(\axqos_reg[3]_0 [1]),
        .I3(s_axi_arready),
        .I4(s_axi_arqos[1]),
        .O(\RD_PRI_REG.wr_cmd_hold_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF08A808)) 
    \app_addr_r1[10]_i_1 
       (.I0(\app_addr_r1[25]_i_3_n_0 ),
        .I1(\axaddr_incr_reg[31]_1 [11]),
        .I2(\axi_mc_cmd_translator_0/incr_axhandshake ),
        .I3(\axaddr_reg[31] [11]),
        .I4(\app_addr_r1[25]_i_5_n_0 ),
        .I5(\axaddr_incr_reg[11] ),
        .O(\app_addr_r1_reg[25] [7]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF08A808)) 
    \app_addr_r1[11]_i_1 
       (.I0(\app_addr_r1[25]_i_3_n_0 ),
        .I1(\axaddr_incr_reg[31]_1 [12]),
        .I2(\axi_mc_cmd_translator_0/incr_axhandshake ),
        .I3(\axaddr_reg[31] [12]),
        .I4(\app_addr_r1[25]_i_5_n_0 ),
        .I5(\axaddr_incr_reg[12] ),
        .O(\app_addr_r1_reg[25] [8]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF08A808)) 
    \app_addr_r1[12]_i_1 
       (.I0(\app_addr_r1[25]_i_3_n_0 ),
        .I1(\axaddr_incr_reg[31]_1 [13]),
        .I2(\axi_mc_cmd_translator_0/incr_axhandshake ),
        .I3(\axaddr_reg[31] [13]),
        .I4(\app_addr_r1[25]_i_5_n_0 ),
        .I5(\axaddr_incr_reg[13] ),
        .O(\app_addr_r1_reg[25] [9]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF08A808)) 
    \app_addr_r1[13]_i_1 
       (.I0(\app_addr_r1[25]_i_3_n_0 ),
        .I1(\axaddr_incr_reg[31]_1 [14]),
        .I2(\axi_mc_cmd_translator_0/incr_axhandshake ),
        .I3(\axaddr_reg[31] [14]),
        .I4(\app_addr_r1[25]_i_5_n_0 ),
        .I5(\axaddr_incr_reg[14]_0 ),
        .O(\app_addr_r1_reg[25] [10]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF08A808)) 
    \app_addr_r1[14]_i_1 
       (.I0(\app_addr_r1[25]_i_3_n_0 ),
        .I1(\axaddr_incr_reg[31]_1 [15]),
        .I2(\axi_mc_cmd_translator_0/incr_axhandshake ),
        .I3(\axaddr_reg[31] [15]),
        .I4(\app_addr_r1[25]_i_5_n_0 ),
        .I5(\axaddr_incr_reg[15] ),
        .O(\app_addr_r1_reg[25] [11]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF08A808)) 
    \app_addr_r1[15]_i_1 
       (.I0(\app_addr_r1[25]_i_3_n_0 ),
        .I1(\axaddr_incr_reg[31]_1 [16]),
        .I2(\axi_mc_cmd_translator_0/incr_axhandshake ),
        .I3(\axaddr_reg[31] [16]),
        .I4(\app_addr_r1[25]_i_5_n_0 ),
        .I5(\axaddr_incr_reg[16] ),
        .O(\app_addr_r1_reg[25] [12]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF08A808)) 
    \app_addr_r1[16]_i_1 
       (.I0(\app_addr_r1[25]_i_3_n_0 ),
        .I1(\axaddr_incr_reg[31]_1 [17]),
        .I2(\axi_mc_cmd_translator_0/incr_axhandshake ),
        .I3(\axaddr_reg[31] [17]),
        .I4(\app_addr_r1[25]_i_5_n_0 ),
        .I5(\axaddr_incr_reg[17] ),
        .O(\app_addr_r1_reg[25] [13]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF08A808)) 
    \app_addr_r1[17]_i_1 
       (.I0(\app_addr_r1[25]_i_3_n_0 ),
        .I1(\axaddr_incr_reg[31]_1 [18]),
        .I2(\axi_mc_cmd_translator_0/incr_axhandshake ),
        .I3(\axaddr_reg[31] [18]),
        .I4(\app_addr_r1[25]_i_5_n_0 ),
        .I5(\axaddr_incr_reg[18]_0 ),
        .O(\app_addr_r1_reg[25] [14]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF08A808)) 
    \app_addr_r1[18]_i_1 
       (.I0(\app_addr_r1[25]_i_3_n_0 ),
        .I1(\axaddr_incr_reg[31]_1 [19]),
        .I2(\axi_mc_cmd_translator_0/incr_axhandshake ),
        .I3(\axaddr_reg[31] [19]),
        .I4(\app_addr_r1[25]_i_5_n_0 ),
        .I5(\axaddr_incr_reg[19] ),
        .O(\app_addr_r1_reg[25] [15]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF08A808)) 
    \app_addr_r1[19]_i_1 
       (.I0(\app_addr_r1[25]_i_3_n_0 ),
        .I1(\axaddr_incr_reg[31]_1 [20]),
        .I2(\axi_mc_cmd_translator_0/incr_axhandshake ),
        .I3(\axaddr_reg[31] [20]),
        .I4(\app_addr_r1[25]_i_5_n_0 ),
        .I5(\axaddr_incr_reg[20] ),
        .O(\app_addr_r1_reg[25] [16]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF08A808)) 
    \app_addr_r1[20]_i_1 
       (.I0(\app_addr_r1[25]_i_3_n_0 ),
        .I1(\axaddr_incr_reg[31]_1 [21]),
        .I2(\axi_mc_cmd_translator_0/incr_axhandshake ),
        .I3(\axaddr_reg[31] [21]),
        .I4(\app_addr_r1[25]_i_5_n_0 ),
        .I5(\axaddr_incr_reg[21] ),
        .O(\app_addr_r1_reg[25] [17]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF08A808)) 
    \app_addr_r1[21]_i_1 
       (.I0(\app_addr_r1[25]_i_3_n_0 ),
        .I1(\axaddr_incr_reg[31]_1 [22]),
        .I2(\axi_mc_cmd_translator_0/incr_axhandshake ),
        .I3(\axaddr_reg[31] [22]),
        .I4(\app_addr_r1[25]_i_5_n_0 ),
        .I5(\axaddr_incr_reg[22]_0 ),
        .O(\app_addr_r1_reg[25] [18]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF08A808)) 
    \app_addr_r1[22]_i_1 
       (.I0(\app_addr_r1[25]_i_3_n_0 ),
        .I1(\axaddr_incr_reg[31]_1 [23]),
        .I2(\axi_mc_cmd_translator_0/incr_axhandshake ),
        .I3(\axaddr_reg[31] [23]),
        .I4(\app_addr_r1[25]_i_5_n_0 ),
        .I5(\axaddr_incr_reg[23] ),
        .O(\app_addr_r1_reg[25] [19]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF08A808)) 
    \app_addr_r1[23]_i_1 
       (.I0(\app_addr_r1[25]_i_3_n_0 ),
        .I1(\axaddr_incr_reg[31]_1 [24]),
        .I2(\axi_mc_cmd_translator_0/incr_axhandshake ),
        .I3(\axaddr_reg[31] [24]),
        .I4(\app_addr_r1[25]_i_5_n_0 ),
        .I5(\axaddr_incr_reg[24] ),
        .O(\app_addr_r1_reg[25] [20]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF08A808)) 
    \app_addr_r1[24]_i_1 
       (.I0(\app_addr_r1[25]_i_3_n_0 ),
        .I1(\axaddr_incr_reg[31]_1 [25]),
        .I2(\axi_mc_cmd_translator_0/incr_axhandshake ),
        .I3(\axaddr_reg[31] [25]),
        .I4(\app_addr_r1[25]_i_5_n_0 ),
        .I5(\axaddr_incr_reg[25] ),
        .O(\app_addr_r1_reg[25] [21]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF08A808)) 
    \app_addr_r1[25]_i_2 
       (.I0(\app_addr_r1[25]_i_3_n_0 ),
        .I1(\axaddr_incr_reg[31]_1 [26]),
        .I2(\axi_mc_cmd_translator_0/incr_axhandshake ),
        .I3(\axaddr_reg[31] [26]),
        .I4(\app_addr_r1[25]_i_5_n_0 ),
        .I5(\axaddr_incr_reg[26]_0 ),
        .O(\app_addr_r1_reg[25] [22]));
  (* SOFT_HLUTNM = "soft_lutpair647" *) 
  LUT4 #(
    .INIT(16'h02A2)) 
    \app_addr_r1[25]_i_3 
       (.I0(\RD_PRI_REG.wr_cmd_hold_reg_0 ),
        .I1(axburst),
        .I2(s_axi_arready),
        .I3(s_axi_arburst),
        .O(\app_addr_r1[25]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \app_addr_r1[25]_i_4 
       (.I0(s_axi_arvalid),
        .I1(s_axi_arready),
        .I2(s_axi_arburst),
        .O(\axi_mc_cmd_translator_0/incr_axhandshake ));
  (* SOFT_HLUTNM = "soft_lutpair647" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    \app_addr_r1[25]_i_5 
       (.I0(axburst),
        .I1(s_axi_arready),
        .I2(s_axi_arburst),
        .I3(\RD_PRI_REG.wr_cmd_hold_reg_0 ),
        .O(\app_addr_r1[25]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \app_addr_r1[3]_i_1 
       (.I0(\app_addr_r1[25]_i_3_n_0 ),
        .I1(\app_addr_r1[3]_i_2_n_0 ),
        .I2(\app_addr_r1[25]_i_5_n_0 ),
        .I3(\axi_mc_cmd_translator_0/axi_mc_wrap_cmd_byte_addr [4]),
        .I4(\axaddr_incr_reg[4] ),
        .O(\app_addr_r1_reg[25] [0]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \app_addr_r1[3]_i_2 
       (.I0(s_axi_araddr[4]),
        .I1(s_axi_arready),
        .I2(\axaddr_reg[31]_0 [4]),
        .I3(\axi_mc_cmd_translator_0/incr_axhandshake ),
        .I4(\axaddr_incr_reg[31]_1 [4]),
        .O(\app_addr_r1[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \app_addr_r1[3]_i_3 
       (.I0(s_axi_araddr[4]),
        .I1(s_axi_arready),
        .I2(\axaddr_reg[31]_0 [4]),
        .I3(\axi_mc_cmd_translator_0/wrap_axhandshake ),
        .I4(\int_addr_reg[3]_0 [0]),
        .O(\axi_mc_cmd_translator_0/axi_mc_wrap_cmd_byte_addr [4]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \app_addr_r1[4]_i_1 
       (.I0(\app_addr_r1[25]_i_3_n_0 ),
        .I1(\app_addr_r1[4]_i_2_n_0 ),
        .I2(\app_addr_r1[25]_i_5_n_0 ),
        .I3(\axi_mc_cmd_translator_0/axi_mc_wrap_cmd_byte_addr [5]),
        .I4(\axaddr_incr_reg[5] ),
        .O(\app_addr_r1_reg[25] [1]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \app_addr_r1[4]_i_2 
       (.I0(s_axi_araddr[5]),
        .I1(s_axi_arready),
        .I2(\axaddr_reg[31]_0 [5]),
        .I3(\axi_mc_cmd_translator_0/incr_axhandshake ),
        .I4(\axaddr_incr_reg[31]_1 [5]),
        .O(\app_addr_r1[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \app_addr_r1[4]_i_3 
       (.I0(s_axi_araddr[5]),
        .I1(s_axi_arready),
        .I2(\axaddr_reg[31]_0 [5]),
        .I3(\axi_mc_cmd_translator_0/wrap_axhandshake ),
        .I4(\int_addr_reg[3]_0 [1]),
        .O(\axi_mc_cmd_translator_0/axi_mc_wrap_cmd_byte_addr [5]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \app_addr_r1[5]_i_1 
       (.I0(\app_addr_r1[25]_i_3_n_0 ),
        .I1(\app_addr_r1[5]_i_2_n_0 ),
        .I2(\app_addr_r1[25]_i_5_n_0 ),
        .I3(\axi_mc_cmd_translator_0/axi_mc_wrap_cmd_byte_addr [6]),
        .I4(\axaddr_incr_reg[6] ),
        .O(\app_addr_r1_reg[25] [2]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \app_addr_r1[5]_i_2 
       (.I0(s_axi_araddr[6]),
        .I1(s_axi_arready),
        .I2(\axaddr_reg[31]_0 [6]),
        .I3(\axi_mc_cmd_translator_0/incr_axhandshake ),
        .I4(\axaddr_incr_reg[31]_1 [6]),
        .O(\app_addr_r1[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \app_addr_r1[5]_i_3 
       (.I0(s_axi_araddr[6]),
        .I1(s_axi_arready),
        .I2(\axaddr_reg[31]_0 [6]),
        .I3(\axi_mc_cmd_translator_0/wrap_axhandshake ),
        .I4(\int_addr_reg[3]_0 [2]),
        .O(\axi_mc_cmd_translator_0/axi_mc_wrap_cmd_byte_addr [6]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \app_addr_r1[6]_i_1 
       (.I0(\app_addr_r1[25]_i_3_n_0 ),
        .I1(\app_addr_r1[6]_i_2_n_0 ),
        .I2(\app_addr_r1[25]_i_5_n_0 ),
        .I3(\axi_mc_cmd_translator_0/axi_mc_wrap_cmd_byte_addr [7]),
        .I4(\axaddr_incr_reg[7] ),
        .O(\app_addr_r1_reg[25] [3]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \app_addr_r1[6]_i_2 
       (.I0(s_axi_araddr[7]),
        .I1(s_axi_arready),
        .I2(\axaddr_reg[31]_0 [7]),
        .I3(\axi_mc_cmd_translator_0/incr_axhandshake ),
        .I4(\axaddr_incr_reg[31]_1 [7]),
        .O(\app_addr_r1[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \app_addr_r1[6]_i_3 
       (.I0(s_axi_araddr[7]),
        .I1(s_axi_arready),
        .I2(\axaddr_reg[31]_0 [7]),
        .I3(\axi_mc_cmd_translator_0/wrap_axhandshake ),
        .I4(\int_addr_reg[3]_0 [3]),
        .O(\axi_mc_cmd_translator_0/axi_mc_wrap_cmd_byte_addr [7]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF08A808)) 
    \app_addr_r1[7]_i_1 
       (.I0(\app_addr_r1[25]_i_3_n_0 ),
        .I1(\axaddr_incr_reg[31]_1 [8]),
        .I2(\axi_mc_cmd_translator_0/incr_axhandshake ),
        .I3(\axaddr_reg[31] [8]),
        .I4(\app_addr_r1[25]_i_5_n_0 ),
        .I5(\axaddr_incr_reg[8] ),
        .O(\app_addr_r1_reg[25] [4]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF08A808)) 
    \app_addr_r1[8]_i_1 
       (.I0(\app_addr_r1[25]_i_3_n_0 ),
        .I1(\axaddr_incr_reg[31]_1 [9]),
        .I2(\axi_mc_cmd_translator_0/incr_axhandshake ),
        .I3(\axaddr_reg[31] [9]),
        .I4(\app_addr_r1[25]_i_5_n_0 ),
        .I5(\axaddr_incr_reg[9] ),
        .O(\app_addr_r1_reg[25] [5]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF08A808)) 
    \app_addr_r1[9]_i_1 
       (.I0(\app_addr_r1[25]_i_3_n_0 ),
        .I1(\axaddr_incr_reg[31]_1 [10]),
        .I2(\axi_mc_cmd_translator_0/incr_axhandshake ),
        .I3(\axaddr_reg[31] [10]),
        .I4(\app_addr_r1[25]_i_5_n_0 ),
        .I5(\axaddr_incr_reg[10]_0 ),
        .O(\app_addr_r1_reg[25] [6]));
  (* SOFT_HLUTNM = "soft_lutpair611" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr[0]_i_1__0 
       (.I0(s_axi_araddr[0]),
        .I1(s_axi_arready),
        .I2(\axaddr_reg[31]_0 [0]),
        .O(\axaddr_reg[31] [0]));
  (* SOFT_HLUTNM = "soft_lutpair617" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr[10]_i_1__0 
       (.I0(s_axi_araddr[10]),
        .I1(s_axi_arready),
        .I2(\axaddr_reg[31]_0 [10]),
        .O(\axaddr_reg[31] [10]));
  (* SOFT_HLUTNM = "soft_lutpair619" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr[11]_i_1__0 
       (.I0(s_axi_araddr[11]),
        .I1(s_axi_arready),
        .I2(\axaddr_reg[31]_0 [11]),
        .O(\axaddr_reg[31] [11]));
  (* SOFT_HLUTNM = "soft_lutpair622" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr[12]_i_1__0 
       (.I0(s_axi_araddr[12]),
        .I1(s_axi_arready),
        .I2(\axaddr_reg[31]_0 [12]),
        .O(\axaddr_reg[31] [12]));
  (* SOFT_HLUTNM = "soft_lutpair620" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr[13]_i_1__0 
       (.I0(s_axi_araddr[13]),
        .I1(s_axi_arready),
        .I2(\axaddr_reg[31]_0 [13]),
        .O(\axaddr_reg[31] [13]));
  (* SOFT_HLUTNM = "soft_lutpair621" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr[14]_i_1__0 
       (.I0(s_axi_araddr[14]),
        .I1(s_axi_arready),
        .I2(\axaddr_reg[31]_0 [14]),
        .O(\axaddr_reg[31] [14]));
  (* SOFT_HLUTNM = "soft_lutpair623" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr[15]_i_1__0 
       (.I0(s_axi_araddr[15]),
        .I1(s_axi_arready),
        .I2(\axaddr_reg[31]_0 [15]),
        .O(\axaddr_reg[31] [15]));
  (* SOFT_HLUTNM = "soft_lutpair626" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr[16]_i_1__0 
       (.I0(s_axi_araddr[16]),
        .I1(s_axi_arready),
        .I2(\axaddr_reg[31]_0 [16]),
        .O(\axaddr_reg[31] [16]));
  (* SOFT_HLUTNM = "soft_lutpair624" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr[17]_i_1__0 
       (.I0(s_axi_araddr[17]),
        .I1(s_axi_arready),
        .I2(\axaddr_reg[31]_0 [17]),
        .O(\axaddr_reg[31] [17]));
  (* SOFT_HLUTNM = "soft_lutpair625" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr[18]_i_1__0 
       (.I0(s_axi_araddr[18]),
        .I1(s_axi_arready),
        .I2(\axaddr_reg[31]_0 [18]),
        .O(\axaddr_reg[31] [18]));
  (* SOFT_HLUTNM = "soft_lutpair627" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr[19]_i_1__0 
       (.I0(s_axi_araddr[19]),
        .I1(s_axi_arready),
        .I2(\axaddr_reg[31]_0 [19]),
        .O(\axaddr_reg[31] [19]));
  (* SOFT_HLUTNM = "soft_lutpair614" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr[1]_i_1__0 
       (.I0(s_axi_araddr[1]),
        .I1(s_axi_arready),
        .I2(\axaddr_reg[31]_0 [1]),
        .O(\axaddr_reg[31] [1]));
  (* SOFT_HLUTNM = "soft_lutpair630" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr[20]_i_1__0 
       (.I0(s_axi_araddr[20]),
        .I1(s_axi_arready),
        .I2(\axaddr_reg[31]_0 [20]),
        .O(\axaddr_reg[31] [20]));
  (* SOFT_HLUTNM = "soft_lutpair628" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr[21]_i_1__0 
       (.I0(s_axi_araddr[21]),
        .I1(s_axi_arready),
        .I2(\axaddr_reg[31]_0 [21]),
        .O(\axaddr_reg[31] [21]));
  (* SOFT_HLUTNM = "soft_lutpair629" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr[22]_i_1__0 
       (.I0(s_axi_araddr[22]),
        .I1(s_axi_arready),
        .I2(\axaddr_reg[31]_0 [22]),
        .O(\axaddr_reg[31] [22]));
  (* SOFT_HLUTNM = "soft_lutpair631" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr[23]_i_1__0 
       (.I0(s_axi_araddr[23]),
        .I1(s_axi_arready),
        .I2(\axaddr_reg[31]_0 [23]),
        .O(\axaddr_reg[31] [23]));
  (* SOFT_HLUTNM = "soft_lutpair636" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr[24]_i_1__0 
       (.I0(s_axi_araddr[24]),
        .I1(s_axi_arready),
        .I2(\axaddr_reg[31]_0 [24]),
        .O(\axaddr_reg[31] [24]));
  (* SOFT_HLUTNM = "soft_lutpair634" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr[25]_i_1__0 
       (.I0(s_axi_araddr[25]),
        .I1(s_axi_arready),
        .I2(\axaddr_reg[31]_0 [25]),
        .O(\axaddr_reg[31] [25]));
  (* SOFT_HLUTNM = "soft_lutpair635" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr[26]_i_1__0 
       (.I0(s_axi_araddr[26]),
        .I1(s_axi_arready),
        .I2(\axaddr_reg[31]_0 [26]),
        .O(\axaddr_reg[31] [26]));
  (* SOFT_HLUTNM = "soft_lutpair637" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr[27]_i_1__0 
       (.I0(s_axi_araddr[27]),
        .I1(s_axi_arready),
        .I2(\axaddr_reg[31]_0 [27]),
        .O(\axaddr_reg[31] [27]));
  (* SOFT_HLUTNM = "soft_lutpair638" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr[28]_i_1__0 
       (.I0(s_axi_araddr[28]),
        .I1(s_axi_arready),
        .I2(\axaddr_reg[31]_0 [28]),
        .O(\axaddr_reg[31] [28]));
  (* SOFT_HLUTNM = "soft_lutpair632" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr[29]_i_1__0 
       (.I0(s_axi_araddr[29]),
        .I1(s_axi_arready),
        .I2(\axaddr_reg[31]_0 [29]),
        .O(\axaddr_reg[31] [29]));
  (* SOFT_HLUTNM = "soft_lutpair615" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr[2]_i_1__0 
       (.I0(s_axi_araddr[2]),
        .I1(s_axi_arready),
        .I2(\axaddr_reg[31]_0 [2]),
        .O(\axaddr_reg[31] [2]));
  (* SOFT_HLUTNM = "soft_lutpair613" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr[30]_i_1__0 
       (.I0(s_axi_araddr[30]),
        .I1(s_axi_arready),
        .I2(\axaddr_reg[31]_0 [30]),
        .O(\axaddr_reg[31] [30]));
  (* SOFT_HLUTNM = "soft_lutpair645" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr[31]_i_1__0 
       (.I0(s_axi_araddr[31]),
        .I1(s_axi_arready),
        .I2(\axaddr_reg[31]_0 [31]),
        .O(\axaddr_reg[31] [31]));
  (* SOFT_HLUTNM = "soft_lutpair606" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr[3]_i_1__0 
       (.I0(s_axi_araddr[3]),
        .I1(s_axi_arready),
        .I2(\axaddr_reg[31]_0 [3]),
        .O(\axaddr_reg[31] [3]));
  (* SOFT_HLUTNM = "soft_lutpair608" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr[4]_i_1__0 
       (.I0(s_axi_araddr[4]),
        .I1(s_axi_arready),
        .I2(\axaddr_reg[31]_0 [4]),
        .O(\axaddr_reg[31] [4]));
  (* SOFT_HLUTNM = "soft_lutpair612" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr[5]_i_1__0 
       (.I0(s_axi_araddr[5]),
        .I1(s_axi_arready),
        .I2(\axaddr_reg[31]_0 [5]),
        .O(\axaddr_reg[31] [5]));
  (* SOFT_HLUTNM = "soft_lutpair610" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr[6]_i_1__0 
       (.I0(s_axi_araddr[6]),
        .I1(s_axi_arready),
        .I2(\axaddr_reg[31]_0 [6]),
        .O(\axaddr_reg[31] [6]));
  (* SOFT_HLUTNM = "soft_lutpair609" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr[7]_i_1__0 
       (.I0(s_axi_araddr[7]),
        .I1(s_axi_arready),
        .I2(\axaddr_reg[31]_0 [7]),
        .O(\axaddr_reg[31] [7]));
  (* SOFT_HLUTNM = "soft_lutpair618" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr[8]_i_1__0 
       (.I0(s_axi_araddr[8]),
        .I1(s_axi_arready),
        .I2(\axaddr_reg[31]_0 [8]),
        .O(\axaddr_reg[31] [8]));
  (* SOFT_HLUTNM = "soft_lutpair607" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr[9]_i_1__0 
       (.I0(s_axi_araddr[9]),
        .I1(s_axi_arready),
        .I2(\axaddr_reg[31]_0 [9]),
        .O(\axaddr_reg[31] [9]));
  (* SOFT_HLUTNM = "soft_lutpair611" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_incr[0]_i_1__0 
       (.I0(s_axi_araddr[0]),
        .I1(s_axi_arready),
        .I2(\axaddr_reg[31]_0 [0]),
        .I3(axready_reg_0),
        .I4(out[0]),
        .O(\axaddr_incr_reg[31] [0]));
  (* SOFT_HLUTNM = "soft_lutpair617" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_incr[10]_i_1__0 
       (.I0(s_axi_araddr[10]),
        .I1(s_axi_arready),
        .I2(\axaddr_reg[31]_0 [10]),
        .I3(axready_reg_0),
        .I4(out[10]),
        .O(\axaddr_incr_reg[31] [10]));
  (* SOFT_HLUTNM = "soft_lutpair619" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_incr[11]_i_1__0 
       (.I0(s_axi_araddr[11]),
        .I1(s_axi_arready),
        .I2(\axaddr_reg[31]_0 [11]),
        .I3(axready_reg_0),
        .I4(out[11]),
        .O(\axaddr_incr_reg[31] [11]));
  (* SOFT_HLUTNM = "soft_lutpair622" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_incr[12]_i_1__0 
       (.I0(s_axi_araddr[12]),
        .I1(s_axi_arready),
        .I2(\axaddr_reg[31]_0 [12]),
        .I3(axready_reg_0),
        .I4(out[12]),
        .O(\axaddr_incr_reg[31] [12]));
  (* SOFT_HLUTNM = "soft_lutpair620" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_incr[13]_i_1__0 
       (.I0(s_axi_araddr[13]),
        .I1(s_axi_arready),
        .I2(\axaddr_reg[31]_0 [13]),
        .I3(axready_reg_0),
        .I4(out[13]),
        .O(\axaddr_incr_reg[31] [13]));
  (* SOFT_HLUTNM = "soft_lutpair621" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_incr[14]_i_1__0 
       (.I0(s_axi_araddr[14]),
        .I1(s_axi_arready),
        .I2(\axaddr_reg[31]_0 [14]),
        .I3(axready_reg_0),
        .I4(out[14]),
        .O(\axaddr_incr_reg[31] [14]));
  (* SOFT_HLUTNM = "soft_lutpair623" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_incr[15]_i_1__0 
       (.I0(s_axi_araddr[15]),
        .I1(s_axi_arready),
        .I2(\axaddr_reg[31]_0 [15]),
        .I3(axready_reg_0),
        .I4(out[15]),
        .O(\axaddr_incr_reg[31] [15]));
  (* SOFT_HLUTNM = "soft_lutpair626" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_incr[16]_i_1__0 
       (.I0(s_axi_araddr[16]),
        .I1(s_axi_arready),
        .I2(\axaddr_reg[31]_0 [16]),
        .I3(axready_reg_0),
        .I4(out[16]),
        .O(\axaddr_incr_reg[31] [16]));
  (* SOFT_HLUTNM = "soft_lutpair624" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_incr[17]_i_1__0 
       (.I0(s_axi_araddr[17]),
        .I1(s_axi_arready),
        .I2(\axaddr_reg[31]_0 [17]),
        .I3(axready_reg_0),
        .I4(out[17]),
        .O(\axaddr_incr_reg[31] [17]));
  (* SOFT_HLUTNM = "soft_lutpair625" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_incr[18]_i_1__0 
       (.I0(s_axi_araddr[18]),
        .I1(s_axi_arready),
        .I2(\axaddr_reg[31]_0 [18]),
        .I3(axready_reg_0),
        .I4(out[18]),
        .O(\axaddr_incr_reg[31] [18]));
  (* SOFT_HLUTNM = "soft_lutpair627" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_incr[19]_i_1__0 
       (.I0(s_axi_araddr[19]),
        .I1(s_axi_arready),
        .I2(\axaddr_reg[31]_0 [19]),
        .I3(axready_reg_0),
        .I4(out[19]),
        .O(\axaddr_incr_reg[31] [19]));
  (* SOFT_HLUTNM = "soft_lutpair614" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_incr[1]_i_1__0 
       (.I0(s_axi_araddr[1]),
        .I1(s_axi_arready),
        .I2(\axaddr_reg[31]_0 [1]),
        .I3(axready_reg_0),
        .I4(out[1]),
        .O(\axaddr_incr_reg[31] [1]));
  (* SOFT_HLUTNM = "soft_lutpair630" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_incr[20]_i_1__0 
       (.I0(s_axi_araddr[20]),
        .I1(s_axi_arready),
        .I2(\axaddr_reg[31]_0 [20]),
        .I3(axready_reg_0),
        .I4(out[20]),
        .O(\axaddr_incr_reg[31] [20]));
  (* SOFT_HLUTNM = "soft_lutpair628" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_incr[21]_i_1__0 
       (.I0(s_axi_araddr[21]),
        .I1(s_axi_arready),
        .I2(\axaddr_reg[31]_0 [21]),
        .I3(axready_reg_0),
        .I4(out[21]),
        .O(\axaddr_incr_reg[31] [21]));
  (* SOFT_HLUTNM = "soft_lutpair629" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_incr[22]_i_1__0 
       (.I0(s_axi_araddr[22]),
        .I1(s_axi_arready),
        .I2(\axaddr_reg[31]_0 [22]),
        .I3(axready_reg_0),
        .I4(out[22]),
        .O(\axaddr_incr_reg[31] [22]));
  (* SOFT_HLUTNM = "soft_lutpair631" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_incr[23]_i_1__0 
       (.I0(s_axi_araddr[23]),
        .I1(s_axi_arready),
        .I2(\axaddr_reg[31]_0 [23]),
        .I3(axready_reg_0),
        .I4(out[23]),
        .O(\axaddr_incr_reg[31] [23]));
  (* SOFT_HLUTNM = "soft_lutpair636" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_incr[24]_i_1__0 
       (.I0(s_axi_araddr[24]),
        .I1(s_axi_arready),
        .I2(\axaddr_reg[31]_0 [24]),
        .I3(axready_reg_0),
        .I4(out[24]),
        .O(\axaddr_incr_reg[31] [24]));
  (* SOFT_HLUTNM = "soft_lutpair634" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_incr[25]_i_1__0 
       (.I0(s_axi_araddr[25]),
        .I1(s_axi_arready),
        .I2(\axaddr_reg[31]_0 [25]),
        .I3(axready_reg_0),
        .I4(out[25]),
        .O(\axaddr_incr_reg[31] [25]));
  (* SOFT_HLUTNM = "soft_lutpair635" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_incr[26]_i_1__0 
       (.I0(s_axi_araddr[26]),
        .I1(s_axi_arready),
        .I2(\axaddr_reg[31]_0 [26]),
        .I3(axready_reg_0),
        .I4(out[26]),
        .O(\axaddr_incr_reg[31] [26]));
  (* SOFT_HLUTNM = "soft_lutpair637" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_incr[27]_i_1__0 
       (.I0(s_axi_araddr[27]),
        .I1(s_axi_arready),
        .I2(\axaddr_reg[31]_0 [27]),
        .I3(axready_reg_0),
        .I4(out[27]),
        .O(\axaddr_incr_reg[31] [27]));
  (* SOFT_HLUTNM = "soft_lutpair638" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_incr[28]_i_1__0 
       (.I0(s_axi_araddr[28]),
        .I1(s_axi_arready),
        .I2(\axaddr_reg[31]_0 [28]),
        .I3(axready_reg_0),
        .I4(out[28]),
        .O(\axaddr_incr_reg[31] [28]));
  (* SOFT_HLUTNM = "soft_lutpair632" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_incr[29]_i_1__0 
       (.I0(s_axi_araddr[29]),
        .I1(s_axi_arready),
        .I2(\axaddr_reg[31]_0 [29]),
        .I3(axready_reg_0),
        .I4(out[29]),
        .O(\axaddr_incr_reg[31] [29]));
  (* SOFT_HLUTNM = "soft_lutpair615" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_incr[2]_i_1__0 
       (.I0(s_axi_araddr[2]),
        .I1(s_axi_arready),
        .I2(\axaddr_reg[31]_0 [2]),
        .I3(axready_reg_0),
        .I4(out[2]),
        .O(\axaddr_incr_reg[31] [2]));
  (* SOFT_HLUTNM = "soft_lutpair613" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_incr[30]_i_1__0 
       (.I0(s_axi_araddr[30]),
        .I1(s_axi_arready),
        .I2(\axaddr_reg[31]_0 [30]),
        .I3(axready_reg_0),
        .I4(out[30]),
        .O(\axaddr_incr_reg[31] [30]));
  (* SOFT_HLUTNM = "soft_lutpair645" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_incr[31]_i_1__0 
       (.I0(s_axi_araddr[31]),
        .I1(s_axi_arready),
        .I2(\axaddr_reg[31]_0 [31]),
        .I3(axready_reg_0),
        .I4(out[31]),
        .O(\axaddr_incr_reg[31] [31]));
  (* SOFT_HLUTNM = "soft_lutpair606" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_incr[3]_i_1__0 
       (.I0(s_axi_araddr[3]),
        .I1(s_axi_arready),
        .I2(\axaddr_reg[31]_0 [3]),
        .I3(axready_reg_0),
        .I4(out[3]),
        .O(\axaddr_incr_reg[31] [3]));
  (* SOFT_HLUTNM = "soft_lutpair608" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_incr[4]_i_1__0 
       (.I0(s_axi_araddr[4]),
        .I1(s_axi_arready),
        .I2(\axaddr_reg[31]_0 [4]),
        .I3(axready_reg_0),
        .I4(out[4]),
        .O(\axaddr_incr_reg[31] [4]));
  (* SOFT_HLUTNM = "soft_lutpair612" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_incr[5]_i_1__0 
       (.I0(s_axi_araddr[5]),
        .I1(s_axi_arready),
        .I2(\axaddr_reg[31]_0 [5]),
        .I3(axready_reg_0),
        .I4(out[5]),
        .O(\axaddr_incr_reg[31] [5]));
  (* SOFT_HLUTNM = "soft_lutpair610" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_incr[6]_i_1__0 
       (.I0(s_axi_araddr[6]),
        .I1(s_axi_arready),
        .I2(\axaddr_reg[31]_0 [6]),
        .I3(axready_reg_0),
        .I4(out[6]),
        .O(\axaddr_incr_reg[31] [6]));
  (* SOFT_HLUTNM = "soft_lutpair609" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_incr[7]_i_1__0 
       (.I0(s_axi_araddr[7]),
        .I1(s_axi_arready),
        .I2(\axaddr_reg[31]_0 [7]),
        .I3(axready_reg_0),
        .I4(out[7]),
        .O(\axaddr_incr_reg[31] [7]));
  (* SOFT_HLUTNM = "soft_lutpair618" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_incr[8]_i_1__0 
       (.I0(s_axi_araddr[8]),
        .I1(s_axi_arready),
        .I2(\axaddr_reg[31]_0 [8]),
        .I3(axready_reg_0),
        .I4(out[8]),
        .O(\axaddr_incr_reg[31] [8]));
  (* SOFT_HLUTNM = "soft_lutpair607" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_incr[9]_i_1__0 
       (.I0(s_axi_araddr[9]),
        .I1(s_axi_arready),
        .I2(\axaddr_reg[31]_0 [9]),
        .I3(axready_reg_0),
        .I4(out[9]),
        .O(\axaddr_incr_reg[31] [9]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    axaddr_incr_p_inferred_i_1__0
       (.I0(s_axi_araddr[2]),
        .I1(s_axi_arready),
        .I2(\axaddr_reg[31]_0 [2]),
        .I3(\axi_mc_cmd_translator_0/incr_axhandshake ),
        .I4(\axaddr_incr_reg[31]_1 [2]),
        .O(in0[2]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    axaddr_incr_p_inferred_i_2__0
       (.I0(s_axi_araddr[1]),
        .I1(s_axi_arready),
        .I2(\axaddr_reg[31]_0 [1]),
        .I3(\axi_mc_cmd_translator_0/incr_axhandshake ),
        .I4(\axaddr_incr_reg[31]_1 [1]),
        .O(in0[1]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    axaddr_incr_p_inferred_i_3__0
       (.I0(s_axi_araddr[0]),
        .I1(s_axi_arready),
        .I2(\axaddr_reg[31]_0 [0]),
        .I3(\axi_mc_cmd_translator_0/incr_axhandshake ),
        .I4(\axaddr_incr_reg[31]_1 [0]),
        .O(in0[0]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    axaddr_incr_p_reg0_carry__0_i_1__0
       (.I0(s_axi_araddr[10]),
        .I1(s_axi_arready),
        .I2(\axaddr_reg[31]_0 [10]),
        .I3(\axi_mc_cmd_translator_0/incr_axhandshake ),
        .I4(\axaddr_incr_reg[31]_1 [10]),
        .O(\axaddr_incr_reg[10] [3]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    axaddr_incr_p_reg0_carry__0_i_2__0
       (.I0(s_axi_araddr[9]),
        .I1(s_axi_arready),
        .I2(\axaddr_reg[31]_0 [9]),
        .I3(\axi_mc_cmd_translator_0/incr_axhandshake ),
        .I4(\axaddr_incr_reg[31]_1 [9]),
        .O(\axaddr_incr_reg[10] [2]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    axaddr_incr_p_reg0_carry__0_i_3__0
       (.I0(s_axi_araddr[8]),
        .I1(s_axi_arready),
        .I2(\axaddr_reg[31]_0 [8]),
        .I3(\axi_mc_cmd_translator_0/incr_axhandshake ),
        .I4(\axaddr_incr_reg[31]_1 [8]),
        .O(\axaddr_incr_reg[10] [1]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    axaddr_incr_p_reg0_carry__0_i_4__0
       (.I0(s_axi_araddr[7]),
        .I1(s_axi_arready),
        .I2(\axaddr_reg[31]_0 [7]),
        .I3(\axi_mc_cmd_translator_0/incr_axhandshake ),
        .I4(\axaddr_incr_reg[31]_1 [7]),
        .O(\axaddr_incr_reg[10] [0]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    axaddr_incr_p_reg0_carry__1_i_1__0
       (.I0(s_axi_araddr[14]),
        .I1(s_axi_arready),
        .I2(\axaddr_reg[31]_0 [14]),
        .I3(\axi_mc_cmd_translator_0/incr_axhandshake ),
        .I4(\axaddr_incr_reg[31]_1 [14]),
        .O(\axaddr_incr_reg[14] [3]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    axaddr_incr_p_reg0_carry__1_i_2__0
       (.I0(s_axi_araddr[13]),
        .I1(s_axi_arready),
        .I2(\axaddr_reg[31]_0 [13]),
        .I3(\axi_mc_cmd_translator_0/incr_axhandshake ),
        .I4(\axaddr_incr_reg[31]_1 [13]),
        .O(\axaddr_incr_reg[14] [2]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    axaddr_incr_p_reg0_carry__1_i_3__0
       (.I0(s_axi_araddr[12]),
        .I1(s_axi_arready),
        .I2(\axaddr_reg[31]_0 [12]),
        .I3(\axi_mc_cmd_translator_0/incr_axhandshake ),
        .I4(\axaddr_incr_reg[31]_1 [12]),
        .O(\axaddr_incr_reg[14] [1]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    axaddr_incr_p_reg0_carry__1_i_4__0
       (.I0(s_axi_araddr[11]),
        .I1(s_axi_arready),
        .I2(\axaddr_reg[31]_0 [11]),
        .I3(\axi_mc_cmd_translator_0/incr_axhandshake ),
        .I4(\axaddr_incr_reg[31]_1 [11]),
        .O(\axaddr_incr_reg[14] [0]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    axaddr_incr_p_reg0_carry__2_i_1__0
       (.I0(s_axi_araddr[18]),
        .I1(s_axi_arready),
        .I2(\axaddr_reg[31]_0 [18]),
        .I3(\axi_mc_cmd_translator_0/incr_axhandshake ),
        .I4(\axaddr_incr_reg[31]_1 [18]),
        .O(\axaddr_incr_reg[18] [3]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    axaddr_incr_p_reg0_carry__2_i_2__0
       (.I0(s_axi_araddr[17]),
        .I1(s_axi_arready),
        .I2(\axaddr_reg[31]_0 [17]),
        .I3(\axi_mc_cmd_translator_0/incr_axhandshake ),
        .I4(\axaddr_incr_reg[31]_1 [17]),
        .O(\axaddr_incr_reg[18] [2]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    axaddr_incr_p_reg0_carry__2_i_3__0
       (.I0(s_axi_araddr[16]),
        .I1(s_axi_arready),
        .I2(\axaddr_reg[31]_0 [16]),
        .I3(\axi_mc_cmd_translator_0/incr_axhandshake ),
        .I4(\axaddr_incr_reg[31]_1 [16]),
        .O(\axaddr_incr_reg[18] [1]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    axaddr_incr_p_reg0_carry__2_i_4__0
       (.I0(s_axi_araddr[15]),
        .I1(s_axi_arready),
        .I2(\axaddr_reg[31]_0 [15]),
        .I3(\axi_mc_cmd_translator_0/incr_axhandshake ),
        .I4(\axaddr_incr_reg[31]_1 [15]),
        .O(\axaddr_incr_reg[18] [0]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    axaddr_incr_p_reg0_carry__3_i_1__0
       (.I0(s_axi_araddr[22]),
        .I1(s_axi_arready),
        .I2(\axaddr_reg[31]_0 [22]),
        .I3(\axi_mc_cmd_translator_0/incr_axhandshake ),
        .I4(\axaddr_incr_reg[31]_1 [22]),
        .O(\axaddr_incr_reg[22] [3]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    axaddr_incr_p_reg0_carry__3_i_2__0
       (.I0(s_axi_araddr[21]),
        .I1(s_axi_arready),
        .I2(\axaddr_reg[31]_0 [21]),
        .I3(\axi_mc_cmd_translator_0/incr_axhandshake ),
        .I4(\axaddr_incr_reg[31]_1 [21]),
        .O(\axaddr_incr_reg[22] [2]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    axaddr_incr_p_reg0_carry__3_i_3__0
       (.I0(s_axi_araddr[20]),
        .I1(s_axi_arready),
        .I2(\axaddr_reg[31]_0 [20]),
        .I3(\axi_mc_cmd_translator_0/incr_axhandshake ),
        .I4(\axaddr_incr_reg[31]_1 [20]),
        .O(\axaddr_incr_reg[22] [1]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    axaddr_incr_p_reg0_carry__3_i_4__0
       (.I0(s_axi_araddr[19]),
        .I1(s_axi_arready),
        .I2(\axaddr_reg[31]_0 [19]),
        .I3(\axi_mc_cmd_translator_0/incr_axhandshake ),
        .I4(\axaddr_incr_reg[31]_1 [19]),
        .O(\axaddr_incr_reg[22] [0]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    axaddr_incr_p_reg0_carry__4_i_1__0
       (.I0(s_axi_araddr[26]),
        .I1(s_axi_arready),
        .I2(\axaddr_reg[31]_0 [26]),
        .I3(\axi_mc_cmd_translator_0/incr_axhandshake ),
        .I4(\axaddr_incr_reg[31]_1 [26]),
        .O(\axaddr_incr_reg[26] [3]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    axaddr_incr_p_reg0_carry__4_i_2__0
       (.I0(s_axi_araddr[25]),
        .I1(s_axi_arready),
        .I2(\axaddr_reg[31]_0 [25]),
        .I3(\axi_mc_cmd_translator_0/incr_axhandshake ),
        .I4(\axaddr_incr_reg[31]_1 [25]),
        .O(\axaddr_incr_reg[26] [2]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    axaddr_incr_p_reg0_carry__4_i_3__0
       (.I0(s_axi_araddr[24]),
        .I1(s_axi_arready),
        .I2(\axaddr_reg[31]_0 [24]),
        .I3(\axi_mc_cmd_translator_0/incr_axhandshake ),
        .I4(\axaddr_incr_reg[31]_1 [24]),
        .O(\axaddr_incr_reg[26] [1]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    axaddr_incr_p_reg0_carry__4_i_4__0
       (.I0(s_axi_araddr[23]),
        .I1(s_axi_arready),
        .I2(\axaddr_reg[31]_0 [23]),
        .I3(\axi_mc_cmd_translator_0/incr_axhandshake ),
        .I4(\axaddr_incr_reg[31]_1 [23]),
        .O(\axaddr_incr_reg[26] [0]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    axaddr_incr_p_reg0_carry__5_i_1__0
       (.I0(s_axi_araddr[30]),
        .I1(s_axi_arready),
        .I2(\axaddr_reg[31]_0 [30]),
        .I3(\axi_mc_cmd_translator_0/incr_axhandshake ),
        .I4(\axaddr_incr_reg[31]_1 [30]),
        .O(\axaddr_incr_reg[30] [3]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    axaddr_incr_p_reg0_carry__5_i_2__0
       (.I0(s_axi_araddr[29]),
        .I1(s_axi_arready),
        .I2(\axaddr_reg[31]_0 [29]),
        .I3(\axi_mc_cmd_translator_0/incr_axhandshake ),
        .I4(\axaddr_incr_reg[31]_1 [29]),
        .O(\axaddr_incr_reg[30] [2]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    axaddr_incr_p_reg0_carry__5_i_3__0
       (.I0(s_axi_araddr[28]),
        .I1(s_axi_arready),
        .I2(\axaddr_reg[31]_0 [28]),
        .I3(\axi_mc_cmd_translator_0/incr_axhandshake ),
        .I4(\axaddr_incr_reg[31]_1 [28]),
        .O(\axaddr_incr_reg[30] [1]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    axaddr_incr_p_reg0_carry__5_i_4__0
       (.I0(s_axi_araddr[27]),
        .I1(s_axi_arready),
        .I2(\axaddr_reg[31]_0 [27]),
        .I3(\axi_mc_cmd_translator_0/incr_axhandshake ),
        .I4(\axaddr_incr_reg[31]_1 [27]),
        .O(\axaddr_incr_reg[30] [0]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    axaddr_incr_p_reg0_carry__6_i_1__0
       (.I0(s_axi_araddr[31]),
        .I1(s_axi_arready),
        .I2(\axaddr_reg[31]_0 [31]),
        .I3(\axi_mc_cmd_translator_0/incr_axhandshake ),
        .I4(\axaddr_incr_reg[31]_1 [31]),
        .O(\axaddr_incr_reg[31]_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    axaddr_incr_p_reg0_carry_i_1__0
       (.I0(s_axi_araddr[4]),
        .I1(s_axi_arready),
        .I2(\axaddr_reg[31]_0 [4]),
        .I3(\axi_mc_cmd_translator_0/incr_axhandshake ),
        .I4(\axaddr_incr_reg[31]_1 [4]),
        .O(DI));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    axaddr_incr_p_reg0_carry_i_2__0
       (.I0(s_axi_araddr[6]),
        .I1(s_axi_arready),
        .I2(\axaddr_reg[31]_0 [6]),
        .I3(\axi_mc_cmd_translator_0/incr_axhandshake ),
        .I4(\axaddr_incr_reg[31]_1 [6]),
        .O(S[3]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    axaddr_incr_p_reg0_carry_i_3__0
       (.I0(s_axi_araddr[5]),
        .I1(s_axi_arready),
        .I2(\axaddr_reg[31]_0 [5]),
        .I3(\axi_mc_cmd_translator_0/incr_axhandshake ),
        .I4(\axaddr_incr_reg[31]_1 [5]),
        .O(S[2]));
  LUT5 #(
    .INIT(32'h111DDD1D)) 
    axaddr_incr_p_reg0_carry_i_4__0
       (.I0(\axaddr_incr_reg[31]_1 [4]),
        .I1(\axi_mc_cmd_translator_0/incr_axhandshake ),
        .I2(\axaddr_reg[31]_0 [4]),
        .I3(s_axi_arready),
        .I4(s_axi_araddr[4]),
        .O(S[1]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    axaddr_incr_p_reg0_carry_i_5__0
       (.I0(s_axi_araddr[3]),
        .I1(s_axi_arready),
        .I2(\axaddr_reg[31]_0 [3]),
        .I3(\axi_mc_cmd_translator_0/incr_axhandshake ),
        .I4(\axaddr_incr_reg[31]_1 [3]),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair649" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axburst[1]_i_1__0 
       (.I0(s_axi_arburst),
        .I1(s_axi_arready),
        .I2(axburst),
        .O(\axburst_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair650" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axid[0]_i_1 
       (.I0(s_axi_arid),
        .I1(s_axi_arready),
        .I2(in),
        .O(\axid_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair648" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axlen[0]_i_1__0 
       (.I0(s_axi_arlen[0]),
        .I1(s_axi_arready),
        .I2(\axlen_reg[7] [0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair649" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axlen[1]_i_1__0 
       (.I0(s_axi_arlen[1]),
        .I1(s_axi_arready),
        .I2(\axlen_reg[7] [1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair646" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axlen[2]_i_1__0 
       (.I0(s_axi_arlen[2]),
        .I1(s_axi_arready),
        .I2(\axlen_reg[7] [2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair644" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axlen[3]_i_1__0 
       (.I0(s_axi_arlen[3]),
        .I1(s_axi_arready),
        .I2(\axlen_reg[7] [3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair639" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axlen[4]_i_1__0 
       (.I0(s_axi_arlen[4]),
        .I1(s_axi_arready),
        .I2(\axlen_reg[7] [4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair640" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axlen[5]_i_1__0 
       (.I0(s_axi_arlen[5]),
        .I1(s_axi_arready),
        .I2(\axlen_reg[7] [5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair642" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axlen[6]_i_1__0 
       (.I0(s_axi_arlen[6]),
        .I1(s_axi_arready),
        .I2(\axlen_reg[7] [6]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair641" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axlen[7]_i_1__0 
       (.I0(s_axi_arlen[7]),
        .I1(s_axi_arready),
        .I2(\axlen_reg[7] [7]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hABABAB515151AB51)) 
    \axlen_cnt[0]_i_1__1 
       (.I0(axready_reg_0),
        .I1(Q[0]),
        .I2(\axi_mc_cmd_translator_0/incr_axhandshake ),
        .I3(\axlen_reg[7] [0]),
        .I4(s_axi_arready),
        .I5(s_axi_arlen[0]),
        .O(\axlen_cnt_reg[7] [0]));
  LUT6 #(
    .INIT(64'hABABAB515151AB51)) 
    \axlen_cnt[0]_i_1__2 
       (.I0(axready_reg_1),
        .I1(\axlen_cnt_reg[3]_0 [0]),
        .I2(\axi_mc_cmd_translator_0/wrap_axhandshake ),
        .I3(\axlen_reg[7] [0]),
        .I4(s_axi_arready),
        .I5(s_axi_arlen[0]),
        .O(\axlen_cnt_reg[3] [0]));
  LUT6 #(
    .INIT(64'hFFFFE4B100004E1B)) 
    \axlen_cnt[1]_i_1__1 
       (.I0(\axi_mc_cmd_translator_0/incr_axhandshake ),
        .I1(Q[1]),
        .I2(D[0]),
        .I3(Q[0]),
        .I4(axready_reg_0),
        .I5(D[1]),
        .O(\axlen_cnt_reg[7] [1]));
  LUT6 #(
    .INIT(64'hFFFFE4B100004E1B)) 
    \axlen_cnt[1]_i_1__2 
       (.I0(\axi_mc_cmd_translator_0/wrap_axhandshake ),
        .I1(\axlen_cnt_reg[3]_0 [1]),
        .I2(D[0]),
        .I3(\axlen_cnt_reg[3]_0 [0]),
        .I4(axready_reg_1),
        .I5(D[1]),
        .O(\axlen_cnt_reg[3] [1]));
  LUT5 #(
    .INIT(32'hFFE1004B)) 
    \axlen_cnt[2]_i_1__1 
       (.I0(\axi_mc_cmd_translator_0/incr_axhandshake ),
        .I1(Q[2]),
        .I2(\axlen_cnt[2]_i_2__2_n_0 ),
        .I3(axready_reg_0),
        .I4(D[2]),
        .O(\axlen_cnt_reg[7] [2]));
  LUT5 #(
    .INIT(32'hFFE1004B)) 
    \axlen_cnt[2]_i_1__2 
       (.I0(\axi_mc_cmd_translator_0/wrap_axhandshake ),
        .I1(\axlen_cnt_reg[3]_0 [2]),
        .I2(\axlen_cnt[2]_i_2__1_n_0 ),
        .I3(axready_reg_1),
        .I4(D[2]),
        .O(\axlen_cnt_reg[3] [2]));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    \axlen_cnt[2]_i_2__1 
       (.I0(\axlen_cnt_reg[3]_0 [0]),
        .I1(D[0]),
        .I2(\axlen_cnt_reg[3]_0 [1]),
        .I3(\axi_mc_cmd_translator_0/wrap_axhandshake ),
        .I4(D[1]),
        .O(\axlen_cnt[2]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    \axlen_cnt[2]_i_2__2 
       (.I0(Q[0]),
        .I1(D[0]),
        .I2(Q[1]),
        .I3(\axi_mc_cmd_translator_0/incr_axhandshake ),
        .I4(D[1]),
        .O(\axlen_cnt[2]_i_2__2_n_0 ));
  LUT5 #(
    .INIT(32'hFFE1004B)) 
    \axlen_cnt[3]_i_1__1 
       (.I0(\axi_mc_cmd_translator_0/incr_axhandshake ),
        .I1(Q[3]),
        .I2(\axlen_cnt[3]_i_2__1_n_0 ),
        .I3(axready_reg_0),
        .I4(D[3]),
        .O(\axlen_cnt_reg[7] [3]));
  LUT5 #(
    .INIT(32'hFFE1004B)) 
    \axlen_cnt[3]_i_1__2 
       (.I0(\axi_mc_cmd_translator_0/wrap_axhandshake ),
        .I1(\axlen_cnt_reg[3]_0 [3]),
        .I2(\axlen_cnt[3]_i_2__0_n_0 ),
        .I3(axready_reg_1),
        .I4(D[3]),
        .O(\axlen_cnt_reg[3] [3]));
  LUT6 #(
    .INIT(64'hFEFEFEAEAEAEFEAE)) 
    \axlen_cnt[3]_i_2__0 
       (.I0(\axlen_cnt[2]_i_2__1_n_0 ),
        .I1(\axlen_cnt_reg[3]_0 [2]),
        .I2(\axi_mc_cmd_translator_0/wrap_axhandshake ),
        .I3(\axlen_reg[7] [2]),
        .I4(s_axi_arready),
        .I5(s_axi_arlen[2]),
        .O(\axlen_cnt[3]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFEFEFEAEAEAEFEAE)) 
    \axlen_cnt[3]_i_2__1 
       (.I0(\axlen_cnt[2]_i_2__2_n_0 ),
        .I1(Q[2]),
        .I2(\axi_mc_cmd_translator_0/incr_axhandshake ),
        .I3(\axlen_reg[7] [2]),
        .I4(s_axi_arready),
        .I5(s_axi_arlen[2]),
        .O(\axlen_cnt[3]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hF606F6F6F6060606)) 
    \axlen_cnt[4]_i_1__0 
       (.I0(\axlen_cnt[4]_i_2__0_n_0 ),
        .I1(\axlen_cnt[4]_i_3__0_n_0 ),
        .I2(axready_reg_0),
        .I3(s_axi_arlen[4]),
        .I4(s_axi_arready),
        .I5(\axlen_reg[7] [4]),
        .O(\axlen_cnt_reg[7] [4]));
  LUT6 #(
    .INIT(64'h0101015151510151)) 
    \axlen_cnt[4]_i_2__0 
       (.I0(\axlen_cnt[3]_i_2__1_n_0 ),
        .I1(Q[3]),
        .I2(\axi_mc_cmd_translator_0/incr_axhandshake ),
        .I3(\axlen_reg[7] [3]),
        .I4(s_axi_arready),
        .I5(s_axi_arlen[3]),
        .O(\axlen_cnt[4]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair639" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axlen_cnt[4]_i_3__0 
       (.I0(s_axi_arlen[4]),
        .I1(s_axi_arready),
        .I2(\axlen_reg[7] [4]),
        .I3(\axi_mc_cmd_translator_0/incr_axhandshake ),
        .I4(Q[4]),
        .O(\axlen_cnt[4]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hF909F9F9F9090909)) 
    \axlen_cnt[5]_i_1__0 
       (.I0(\axlen_cnt[5]_i_2__0_n_0 ),
        .I1(\axlen_cnt[5]_i_3__0_n_0 ),
        .I2(axready_reg_0),
        .I3(s_axi_arlen[5]),
        .I4(s_axi_arready),
        .I5(\axlen_reg[7] [5]),
        .O(\axlen_cnt_reg[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair640" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axlen_cnt[5]_i_2__0 
       (.I0(s_axi_arlen[5]),
        .I1(s_axi_arready),
        .I2(\axlen_reg[7] [5]),
        .I3(\axi_mc_cmd_translator_0/incr_axhandshake ),
        .I4(Q[5]),
        .O(\axlen_cnt[5]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFCFFFCAA)) 
    \axlen_cnt[5]_i_3__0 
       (.I0(Q[4]),
        .I1(D[4]),
        .I2(D[3]),
        .I3(\axi_mc_cmd_translator_0/incr_axhandshake ),
        .I4(Q[3]),
        .I5(\axlen_cnt[3]_i_2__1_n_0 ),
        .O(\axlen_cnt[5]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hF909F9F9F9090909)) 
    \axlen_cnt[6]_i_1__0 
       (.I0(\axlen_cnt[7]_i_3__0_n_0 ),
        .I1(\axlen_cnt[7]_i_4__0_n_0 ),
        .I2(axready_reg_0),
        .I3(s_axi_arlen[6]),
        .I4(s_axi_arready),
        .I5(\axlen_reg[7] [6]),
        .O(\axlen_cnt_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair616" *) 
  LUT5 #(
    .INIT(32'h0E000ECC)) 
    \axlen_cnt[7]_i_1__0 
       (.I0(s_axi_arvalid),
        .I1(next),
        .I2(s_axi_arburst),
        .I3(s_axi_arready),
        .I4(axburst),
        .O(E));
  LUT6 #(
    .INIT(64'hFFFFEEE10000444B)) 
    \axlen_cnt[7]_i_2__0 
       (.I0(\axi_mc_cmd_translator_0/incr_axhandshake ),
        .I1(Q[7]),
        .I2(\axlen_cnt[7]_i_3__0_n_0 ),
        .I3(\axlen_cnt[7]_i_4__0_n_0 ),
        .I4(axready_reg_0),
        .I5(D[7]),
        .O(\axlen_cnt_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair642" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axlen_cnt[7]_i_3__0 
       (.I0(s_axi_arlen[6]),
        .I1(s_axi_arready),
        .I2(\axlen_reg[7] [6]),
        .I3(\axi_mc_cmd_translator_0/incr_axhandshake ),
        .I4(Q[6]),
        .O(\axlen_cnt[7]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEAE)) 
    \axlen_cnt[7]_i_4__0 
       (.I0(\axlen_cnt[3]_i_2__1_n_0 ),
        .I1(Q[3]),
        .I2(\axi_mc_cmd_translator_0/incr_axhandshake ),
        .I3(D[3]),
        .I4(\axlen_cnt[4]_i_3__0_n_0 ),
        .I5(\axlen_cnt[5]_i_2__0_n_0 ),
        .O(\axlen_cnt[7]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair643" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axqos[0]_i_1 
       (.I0(s_axi_arqos[0]),
        .I1(s_axi_arready),
        .I2(\axqos_reg[3]_0 [0]),
        .O(\axqos_reg[3] [0]));
  (* SOFT_HLUTNM = "soft_lutpair651" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axqos[1]_i_1 
       (.I0(s_axi_arqos[1]),
        .I1(s_axi_arready),
        .I2(\axqos_reg[3]_0 [1]),
        .O(\axqos_reg[3] [1]));
  (* SOFT_HLUTNM = "soft_lutpair650" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axqos[2]_i_1 
       (.I0(s_axi_arqos[2]),
        .I1(s_axi_arready),
        .I2(\axqos_reg[3]_0 [2]),
        .O(\axqos_reg[3] [2]));
  (* SOFT_HLUTNM = "soft_lutpair651" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axqos[3]_i_1 
       (.I0(s_axi_arqos[3]),
        .I1(s_axi_arready),
        .I2(\axqos_reg[3]_0 [3]),
        .O(\axqos_reg[3] [3]));
  (* SOFT_HLUTNM = "soft_lutpair633" *) 
  LUT5 #(
    .INIT(32'h888FFF8F)) 
    axready_i_1__0
       (.I0(next),
        .I1(r_rlast_reg),
        .I2(axvalid),
        .I3(s_axi_arready),
        .I4(s_axi_arvalid),
        .O(axready_i_1__0_n_0));
  FDRE axready_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(axready_i_1__0_n_0),
        .Q(s_axi_arready),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair633" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    axvalid_i_1__0
       (.I0(s_axi_arvalid),
        .I1(s_axi_arready),
        .I2(axvalid),
        .O(arvalid_int));
  LUT6 #(
    .INIT(64'hF606F6F6F6060606)) 
    \int_addr[0]_i_1__0 
       (.I0(\axi_mc_cmd_translator_0/axi_mc_wrap_cmd_byte_addr [4]),
        .I1(D[0]),
        .I2(axready_reg_1),
        .I3(s_axi_araddr[4]),
        .I4(s_axi_arready),
        .I5(\axaddr_reg[31]_0 [4]),
        .O(\int_addr_reg[3] [0]));
  LUT6 #(
    .INIT(64'hBFBFBFEA40401540)) 
    \int_addr[1]_i_1__0 
       (.I0(axready_reg_1),
        .I1(D[1]),
        .I2(\axi_mc_cmd_translator_0/axi_mc_wrap_cmd_byte_addr [4]),
        .I3(\int_addr_reg[3]_0 [1]),
        .I4(\axi_mc_cmd_translator_0/wrap_axhandshake ),
        .I5(\axaddr_reg[31] [5]),
        .O(\int_addr_reg[3] [1]));
  LUT6 #(
    .INIT(64'hBFBFBFEA40401540)) 
    \int_addr[2]_i_1__0 
       (.I0(axready_reg_1),
        .I1(D[2]),
        .I2(\int_addr[3]_i_4__0_n_0 ),
        .I3(\int_addr_reg[3]_0 [2]),
        .I4(\axi_mc_cmd_translator_0/wrap_axhandshake ),
        .I5(\axaddr_reg[31] [6]),
        .O(\int_addr_reg[3] [2]));
  (* SOFT_HLUTNM = "soft_lutpair648" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \int_addr[2]_i_2__0 
       (.I0(s_axi_arvalid),
        .I1(s_axi_arready),
        .I2(s_axi_arburst),
        .O(\axi_mc_cmd_translator_0/wrap_axhandshake ));
  (* SOFT_HLUTNM = "soft_lutpair616" *) 
  LUT5 #(
    .INIT(32'hCFC08080)) 
    \int_addr[3]_i_1__0 
       (.I0(s_axi_arvalid),
        .I1(s_axi_arburst),
        .I2(s_axi_arready),
        .I3(axburst),
        .I4(next),
        .O(\axlen_cnt_reg[0] ));
  LUT6 #(
    .INIT(64'h8BBBBBBBB8888888)) 
    \int_addr[3]_i_2__0 
       (.I0(\axaddr_reg[31] [7]),
        .I1(axready_reg_1),
        .I2(D[3]),
        .I3(\axi_mc_cmd_translator_0/axi_mc_wrap_cmd_byte_addr [6]),
        .I4(\int_addr[3]_i_4__0_n_0 ),
        .I5(\axi_mc_cmd_translator_0/axi_mc_wrap_cmd_byte_addr [7]),
        .O(\int_addr_reg[3] [3]));
  LUT6 #(
    .INIT(64'hEEE222E200000000)) 
    \int_addr[3]_i_4__0 
       (.I0(\int_addr_reg[3]_0 [1]),
        .I1(\axi_mc_cmd_translator_0/wrap_axhandshake ),
        .I2(\axaddr_reg[31]_0 [5]),
        .I3(s_axi_arready),
        .I4(s_axi_araddr[5]),
        .I5(\axi_mc_cmd_translator_0/axi_mc_wrap_cmd_byte_addr [4]),
        .O(\int_addr[3]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h0010FFFF00100010)) 
    r_rlast_i_1
       (.I0(\axlen_cnt[2]_i_2__1_n_0 ),
        .I1(\axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/axlen_cnt_t__3 [2]),
        .I2(\axburst_reg[1] ),
        .I3(\axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/axlen_cnt_t__3 [3]),
        .I4(\axlen_cnt[3]_i_2__1_n_0 ),
        .I5(r_rlast_i_4_n_0),
        .O(r_rlast_reg));
  (* SOFT_HLUTNM = "soft_lutpair646" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    r_rlast_i_2
       (.I0(s_axi_arlen[2]),
        .I1(s_axi_arready),
        .I2(\axlen_reg[7] [2]),
        .I3(\axi_mc_cmd_translator_0/wrap_axhandshake ),
        .I4(\axlen_cnt_reg[3]_0 [2]),
        .O(\axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/axlen_cnt_t__3 [2]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    r_rlast_i_3
       (.I0(s_axi_arlen[3]),
        .I1(s_axi_arready),
        .I2(\axlen_reg[7] [3]),
        .I3(\axi_mc_cmd_translator_0/wrap_axhandshake ),
        .I4(\axlen_cnt_reg[3]_0 [3]),
        .O(\axi_mc_cmd_translator_0/axi_mc_wrap_cmd_0/axlen_cnt_t__3 [3]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    r_rlast_i_4
       (.I0(r_rlast_i_5_n_0),
        .I1(\axlen_cnt[7]_i_3__0_n_0 ),
        .I2(\axlen_cnt[4]_i_3__0_n_0 ),
        .I3(\axlen_cnt[5]_i_2__0_n_0 ),
        .I4(\axburst_reg[1] ),
        .I5(r_rlast_i_6_n_0),
        .O(r_rlast_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair641" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    r_rlast_i_5
       (.I0(s_axi_arlen[7]),
        .I1(s_axi_arready),
        .I2(\axlen_reg[7] [7]),
        .I3(\axi_mc_cmd_translator_0/incr_axhandshake ),
        .I4(Q[7]),
        .O(r_rlast_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair644" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    r_rlast_i_6
       (.I0(s_axi_arlen[3]),
        .I1(s_axi_arready),
        .I2(\axlen_reg[7] [3]),
        .I3(\axi_mc_cmd_translator_0/incr_axhandshake ),
        .I4(Q[3]),
        .O(r_rlast_i_6_n_0));
endmodule

module Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_axi_mc_cmd_translator
   (out,
    Q,
    \axaddr_incr_reg[31] ,
    \int_addr_reg[3] ,
    \axlen_cnt_reg[3] ,
    in0,
    axi_mc_incr_cmd_byte_addr__0,
    S,
    SS,
    E,
    D,
    sys_rst,
    axready_reg,
    axready_reg_0,
    axready_reg_1,
    \axlen_cnt_reg[3]_0 );
  output [31:0]out;
  output [7:0]Q;
  output [31:0]\axaddr_incr_reg[31] ;
  output [3:0]\int_addr_reg[3] ;
  output [3:0]\axlen_cnt_reg[3] ;
  input [2:0]in0;
  input [28:0]axi_mc_incr_cmd_byte_addr__0;
  input [0:0]S;
  input [0:0]SS;
  input [0:0]E;
  input [7:0]D;
  input sys_rst;
  input [31:0]axready_reg;
  input [0:0]axready_reg_0;
  input [3:0]axready_reg_1;
  input [3:0]\axlen_cnt_reg[3]_0 ;

  wire [7:0]D;
  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]S;
  wire [0:0]SS;
  wire [31:0]\axaddr_incr_reg[31] ;
  wire [28:0]axi_mc_incr_cmd_byte_addr__0;
  wire [3:0]\axlen_cnt_reg[3] ;
  wire [3:0]\axlen_cnt_reg[3]_0 ;
  wire [31:0]axready_reg;
  wire [0:0]axready_reg_0;
  wire [3:0]axready_reg_1;
  wire [2:0]in0;
  wire [3:0]\int_addr_reg[3] ;
  wire [31:0]out;
  wire sys_rst;

  Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_axi_mc_incr_cmd axi_mc_incr_cmd_0
       (.D(D),
        .E(E),
        .Q(Q),
        .S(S),
        .SS(SS),
        .\axaddr_incr_reg[31]_0 (\axaddr_incr_reg[31] ),
        .axi_mc_incr_cmd_byte_addr__0(axi_mc_incr_cmd_byte_addr__0),
        .axready_reg(axready_reg),
        .in0(in0),
        .out(out),
        .sys_rst(sys_rst));
  Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_axi_mc_wrap_cmd axi_mc_wrap_cmd_0
       (.SS(SS),
        .\axlen_cnt_reg[3]_0 (\axlen_cnt_reg[3] ),
        .\axlen_cnt_reg[3]_1 (\axlen_cnt_reg[3]_0 ),
        .axready_reg(axready_reg_0),
        .axready_reg_0(axready_reg_1),
        .\int_addr_reg[3]_0 (\int_addr_reg[3] ),
        .sys_rst(sys_rst));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_0_axi_mc_cmd_translator" *) 
module Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_axi_mc_cmd_translator__parameterized0
   (out,
    Q,
    \axaddr_incr_reg[31] ,
    \app_addr_r1_reg[6] ,
    \axlen_cnt_reg[3] ,
    in0,
    DI,
    S,
    axready_reg,
    axready_reg_0,
    axready_reg_1,
    axready_reg_2,
    axready_reg_3,
    axready_reg_4,
    axready_reg_5,
    SS,
    E,
    D,
    sys_rst,
    axready_reg_6,
    axready_reg_7,
    axready_reg_8,
    \axlen_cnt_reg[3]_0 );
  output [31:0]out;
  output [7:0]Q;
  output [31:0]\axaddr_incr_reg[31] ;
  output [3:0]\app_addr_r1_reg[6] ;
  output [3:0]\axlen_cnt_reg[3] ;
  input [2:0]in0;
  input [0:0]DI;
  input [3:0]S;
  input [3:0]axready_reg;
  input [3:0]axready_reg_0;
  input [3:0]axready_reg_1;
  input [3:0]axready_reg_2;
  input [3:0]axready_reg_3;
  input [3:0]axready_reg_4;
  input [0:0]axready_reg_5;
  input [0:0]SS;
  input [0:0]E;
  input [7:0]D;
  input sys_rst;
  input [31:0]axready_reg_6;
  input [0:0]axready_reg_7;
  input [3:0]axready_reg_8;
  input [3:0]\axlen_cnt_reg[3]_0 ;

  wire [7:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire [7:0]Q;
  wire [3:0]S;
  wire [0:0]SS;
  wire [3:0]\app_addr_r1_reg[6] ;
  wire [31:0]\axaddr_incr_reg[31] ;
  wire [3:0]\axlen_cnt_reg[3] ;
  wire [3:0]\axlen_cnt_reg[3]_0 ;
  wire [3:0]axready_reg;
  wire [3:0]axready_reg_0;
  wire [3:0]axready_reg_1;
  wire [3:0]axready_reg_2;
  wire [3:0]axready_reg_3;
  wire [3:0]axready_reg_4;
  wire [0:0]axready_reg_5;
  wire [31:0]axready_reg_6;
  wire [0:0]axready_reg_7;
  wire [3:0]axready_reg_8;
  wire [2:0]in0;
  wire [31:0]out;
  wire sys_rst;

  Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_axi_mc_incr_cmd__parameterized0 axi_mc_incr_cmd_0
       (.D(D),
        .DI(DI),
        .E(E),
        .Q(Q),
        .S(S),
        .SS(SS),
        .\axaddr_incr_reg[31]_0 (\axaddr_incr_reg[31] ),
        .axready_reg(axready_reg),
        .axready_reg_0(axready_reg_0),
        .axready_reg_1(axready_reg_1),
        .axready_reg_2(axready_reg_2),
        .axready_reg_3(axready_reg_3),
        .axready_reg_4(axready_reg_4),
        .axready_reg_5(axready_reg_5),
        .axready_reg_6(axready_reg_6),
        .in0(in0),
        .out(out),
        .sys_rst(sys_rst));
  Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_axi_mc_wrap_cmd__parameterized0 axi_mc_wrap_cmd_0
       (.SS(SS),
        .\app_addr_r1_reg[6] (\app_addr_r1_reg[6] ),
        .\axlen_cnt_reg[3]_0 (\axlen_cnt_reg[3] ),
        .\axlen_cnt_reg[3]_1 (\axlen_cnt_reg[3]_0 ),
        .axready_reg(axready_reg_7),
        .axready_reg_0(axready_reg_8),
        .sys_rst(sys_rst));
endmodule

module Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_axi_mc_fifo
   (bid_i,
    bvalid_i_reg,
    bhandshake,
    app_wdf_end,
    mc_app_wdf_last_reg_reg,
    app_wdf_wren,
    wr_cmd_en,
    \int_addr_reg[3] ,
    \axlen_cnt_reg[7] ,
    b_push,
    b_awid,
    sys_rst,
    s_axi_bready,
    bvalid_i_reg_0,
    app_wdf_rdy,
    mc_app_wdf_last_reg,
    mc_app_wdf_wren_reg,
    app_rdy,
    \RD_PRI_REG.wr_cmd_hold_reg ,
    wvalid_int,
    awvalid_int,
    s_axi_awburst,
    axready_reg,
    s_axi_awvalid,
    SS);
  output bid_i;
  output bvalid_i_reg;
  output bhandshake;
  output app_wdf_end;
  output mc_app_wdf_last_reg_reg;
  output app_wdf_wren;
  output wr_cmd_en;
  output \int_addr_reg[3] ;
  output \axlen_cnt_reg[7] ;
  input b_push;
  input b_awid;
  input sys_rst;
  input s_axi_bready;
  input bvalid_i_reg_0;
  input app_wdf_rdy;
  input mc_app_wdf_last_reg;
  input mc_app_wdf_wren_reg;
  input app_rdy;
  input \RD_PRI_REG.wr_cmd_hold_reg ;
  input wvalid_int;
  input awvalid_int;
  input [0:0]s_axi_awburst;
  input axready_reg;
  input s_axi_awvalid;
  input [0:0]SS;

  wire \RD_PRI_REG.wr_cmd_hold_reg ;
  wire [0:0]SS;
  wire app_rdy;
  wire app_wdf_end;
  wire app_wdf_rdy;
  wire app_wdf_wren;
  wire awvalid_int;
  wire \axlen_cnt_reg[7] ;
  wire axready_reg;
  wire b_awid;
  wire b_push;
  wire bhandshake;
  wire bid_i;
  wire bvalid_i_reg;
  wire bvalid_i_reg_0;
  wire \cnt_read[0]_i_1_n_0 ;
  wire \cnt_read[1]_i_1__0_n_0 ;
  wire \cnt_read[2]_i_1__1_n_0 ;
  wire \cnt_read[3]_i_1__1_n_0 ;
  wire \cnt_read[3]_i_2_n_0 ;
  wire \cnt_read[3]_i_3_n_0 ;
  wire [2:0]cnt_read_reg__0;
  wire [3:3]cnt_read_reg__0__0;
  wire \int_addr_reg[3] ;
  wire mc_app_wdf_last_reg;
  wire mc_app_wdf_last_reg_reg;
  wire mc_app_wdf_wren_reg;
  wire [0:0]s_axi_awburst;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire sys_rst;
  wire wr_cmd_en;
  wire wvalid_int;

  LUT6 #(
    .INIT(64'h8080808080008080)) 
    app_en_r1_i_3
       (.I0(wvalid_int),
        .I1(awvalid_int),
        .I2(app_wdf_rdy),
        .I3(\cnt_read[3]_i_3_n_0 ),
        .I4(cnt_read_reg__0[0]),
        .I5(cnt_read_reg__0__0),
        .O(wr_cmd_en));
  (* SOFT_HLUTNM = "soft_lutpair697" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \axlen_cnt[7]_i_5 
       (.I0(mc_app_wdf_last_reg_reg),
        .I1(s_axi_awburst),
        .I2(axready_reg),
        .I3(s_axi_awvalid),
        .O(\axlen_cnt_reg[7] ));
  LUT2 #(
    .INIT(4'hB)) 
    \bid_t[0]_i_1 
       (.I0(s_axi_bready),
        .I1(bvalid_i_reg_0),
        .O(bhandshake));
  LUT6 #(
    .INIT(64'h7FFFFFFF7FFF7FFF)) 
    bvalid_i_i_1
       (.I0(cnt_read_reg__0__0),
        .I1(cnt_read_reg__0[1]),
        .I2(cnt_read_reg__0[2]),
        .I3(cnt_read_reg__0[0]),
        .I4(s_axi_bready),
        .I5(bvalid_i_reg_0),
        .O(bvalid_i_reg));
  LUT1 #(
    .INIT(2'h1)) 
    \cnt_read[0]_i_1 
       (.I0(cnt_read_reg__0[0]),
        .O(\cnt_read[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h52D2D2D22D2D2D2D)) 
    \cnt_read[1]_i_1__0 
       (.I0(b_push),
        .I1(bhandshake),
        .I2(cnt_read_reg__0[0]),
        .I3(cnt_read_reg__0[2]),
        .I4(cnt_read_reg__0__0),
        .I5(cnt_read_reg__0[1]),
        .O(\cnt_read[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h4FFFFF30300000CF)) 
    \cnt_read[2]_i_1__1 
       (.I0(cnt_read_reg__0__0),
        .I1(bhandshake),
        .I2(b_push),
        .I3(cnt_read_reg__0[0]),
        .I4(cnt_read_reg__0[1]),
        .I5(cnt_read_reg__0[2]),
        .O(\cnt_read[2]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h5959AA5959595959)) 
    \cnt_read[3]_i_1__1 
       (.I0(b_push),
        .I1(bvalid_i_reg_0),
        .I2(s_axi_bready),
        .I3(cnt_read_reg__0[0]),
        .I4(\cnt_read[3]_i_3_n_0 ),
        .I5(cnt_read_reg__0__0),
        .O(\cnt_read[3]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h5FFF2000FFBA0045)) 
    \cnt_read[3]_i_2 
       (.I0(cnt_read_reg__0[1]),
        .I1(bhandshake),
        .I2(b_push),
        .I3(cnt_read_reg__0[0]),
        .I4(cnt_read_reg__0__0),
        .I5(cnt_read_reg__0[2]),
        .O(\cnt_read[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \cnt_read[3]_i_3 
       (.I0(cnt_read_reg__0[1]),
        .I1(cnt_read_reg__0[2]),
        .O(\cnt_read[3]_i_3_n_0 ));
  FDSE \cnt_read_reg[0] 
       (.C(sys_rst),
        .CE(\cnt_read[3]_i_1__1_n_0 ),
        .D(\cnt_read[0]_i_1_n_0 ),
        .Q(cnt_read_reg__0[0]),
        .S(SS));
  FDSE \cnt_read_reg[1] 
       (.C(sys_rst),
        .CE(\cnt_read[3]_i_1__1_n_0 ),
        .D(\cnt_read[1]_i_1__0_n_0 ),
        .Q(cnt_read_reg__0[1]),
        .S(SS));
  FDSE \cnt_read_reg[2] 
       (.C(sys_rst),
        .CE(\cnt_read[3]_i_1__1_n_0 ),
        .D(\cnt_read[2]_i_1__1_n_0 ),
        .Q(cnt_read_reg__0[2]),
        .S(SS));
  FDSE \cnt_read_reg[3] 
       (.C(sys_rst),
        .CE(\cnt_read[3]_i_1__1_n_0 ),
        .D(\cnt_read[3]_i_2_n_0 ),
        .Q(cnt_read_reg__0__0),
        .S(SS));
  (* SOFT_HLUTNM = "soft_lutpair697" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \int_addr[3]_i_3 
       (.I0(mc_app_wdf_last_reg_reg),
        .I1(s_axi_awburst),
        .I2(axready_reg),
        .I3(s_axi_awvalid),
        .O(\int_addr_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair698" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    mc_app_wdf_last_reg_i_1
       (.I0(mc_app_wdf_last_reg_reg),
        .I1(app_wdf_rdy),
        .I2(mc_app_wdf_last_reg),
        .O(app_wdf_end));
  (* SOFT_HLUTNM = "soft_lutpair698" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    mc_app_wdf_wren_reg_i_1
       (.I0(mc_app_wdf_last_reg_reg),
        .I1(app_wdf_rdy),
        .I2(mc_app_wdf_wren_reg),
        .O(app_wdf_wren));
  (* srl_bus_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/memory_reg[7] " *) 
  (* srl_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/memory_reg[7][0]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \memory_reg[7][0]_srl8 
       (.A0(cnt_read_reg__0[0]),
        .A1(cnt_read_reg__0[1]),
        .A2(cnt_read_reg__0[2]),
        .A3(1'b0),
        .CE(b_push),
        .CLK(sys_rst),
        .D(b_awid),
        .Q(bid_i));
  LUT3 #(
    .INIT(8'h08)) 
    wready_i_2
       (.I0(app_rdy),
        .I1(wr_cmd_en),
        .I2(\RD_PRI_REG.wr_cmd_hold_reg ),
        .O(mc_app_wdf_last_reg_reg));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_0_axi_mc_fifo" *) 
module Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_axi_mc_fifo__parameterized0
   (E,
    rd_cmd_en,
    app_en_ns1,
    s_axi_rvalid,
    p_0_in,
    \FSM_sequential_state_reg[1] ,
    \FSM_sequential_state_reg[0] ,
    \s_axi_rresp[1] ,
    \RD_PRI_REG.wr_cmd_hold_reg ,
    wr_cmd_en,
    app_rdy,
    reset,
    app_en_r1,
    rd_data_en,
    s_axi_rready,
    \trans_buf_out_r_reg[0] ,
    arvalid_int,
    \cnt_read_reg[5]_0 ,
    out,
    tr_empty,
    in0,
    in,
    sys_rst,
    SS);
  output [0:0]E;
  output rd_cmd_en;
  output app_en_ns1;
  output s_axi_rvalid;
  output p_0_in;
  output \FSM_sequential_state_reg[1] ;
  output \FSM_sequential_state_reg[0] ;
  output [128:0]\s_axi_rresp[1] ;
  input \RD_PRI_REG.wr_cmd_hold_reg ;
  input wr_cmd_en;
  input app_rdy;
  input reset;
  input app_en_r1;
  input rd_data_en;
  input s_axi_rready;
  input \trans_buf_out_r_reg[0] ;
  input arvalid_int;
  input \cnt_read_reg[5]_0 ;
  input [1:0]out;
  input tr_empty;
  input [1:0]in0;
  input [127:0]in;
  input sys_rst;
  input [0:0]SS;

  wire [0:0]E;
  wire \FSM_sequential_state_reg[0] ;
  wire \FSM_sequential_state_reg[1] ;
  wire \RD_PRI_REG.wr_cmd_hold_reg ;
  wire [0:0]SS;
  wire app_en_ns1;
  wire app_en_r1;
  wire app_en_r1_i_5_n_0;
  wire app_rdy;
  wire arvalid_int;
  wire \cnt_read[0]_i_1__0_n_0 ;
  wire \cnt_read[1]_i_1_n_0 ;
  wire \cnt_read[2]_i_1_n_0 ;
  wire \cnt_read[3]_i_1_n_0 ;
  wire \cnt_read[4]_i_1_n_0 ;
  wire \cnt_read[5]_i_1_n_0 ;
  wire \cnt_read[5]_i_2_n_0 ;
  wire \cnt_read[5]_i_3_n_0 ;
  wire \cnt_read_reg[5]_0 ;
  wire [4:0]cnt_read_reg__0;
  wire [5:5]cnt_read_reg__0__0;
  wire [127:0]in;
  wire [1:0]in0;
  wire [1:0]out;
  wire p_0_in;
  wire rd_cmd_en;
  wire rd_data_en;
  wire reset;
  wire rvalid04_in;
  wire s_axi_rready;
  wire [128:0]\s_axi_rresp[1] ;
  wire s_axi_rvalid;
  wire sys_rst;
  wire tr_empty;
  wire \trans_buf_out_r_reg[0] ;
  wire wr_cmd_en;
  wire \NLW_memory_reg[31][0]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][100]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][101]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][102]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][103]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][104]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][105]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][106]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][107]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][108]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][109]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][10]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][110]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][111]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][112]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][113]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][114]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][115]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][116]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][117]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][118]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][119]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][11]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][120]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][121]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][122]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][123]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][124]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][125]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][126]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][127]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][128]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][12]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][13]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][14]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][15]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][16]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][17]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][18]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][19]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][1]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][20]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][21]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][22]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][23]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][24]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][25]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][26]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][27]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][28]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][29]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][2]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][30]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][31]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][32]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][33]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][34]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][35]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][36]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][37]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][38]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][39]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][3]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][40]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][41]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][42]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][43]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][44]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][45]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][46]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][47]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][48]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][49]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][4]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][50]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][51]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][52]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][53]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][54]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][55]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][56]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][57]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][58]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][59]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][5]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][60]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][61]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][62]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][63]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][64]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][65]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][66]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][67]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][68]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][69]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][6]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][70]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][71]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][72]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][73]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][74]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][75]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][76]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][77]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][78]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][79]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][7]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][80]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][81]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][82]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][83]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][84]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][85]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][86]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][87]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][88]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][89]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][8]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][90]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][91]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][92]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][93]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][94]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][95]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][96]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][97]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][98]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][99]_srl32_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[31][9]_srl32_Q31_UNCONNECTED ;

  LUT5 #(
    .INIT(32'hF7FD4045)) 
    \FSM_sequential_state[0]_i_1 
       (.I0(out[0]),
        .I1(p_0_in),
        .I2(out[1]),
        .I3(tr_empty),
        .I4(in0[0]),
        .O(\FSM_sequential_state_reg[0] ));
  LUT5 #(
    .INIT(32'hB7BA0002)) 
    \FSM_sequential_state[1]_i_1 
       (.I0(out[0]),
        .I1(p_0_in),
        .I2(out[1]),
        .I3(tr_empty),
        .I4(in0[1]),
        .O(\FSM_sequential_state_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair712" *) 
  LUT3 #(
    .INIT(8'hC8)) 
    \FSM_sequential_state[1]_i_2 
       (.I0(\trans_buf_out_r_reg[0] ),
        .I1(rvalid04_in),
        .I2(s_axi_rready),
        .O(p_0_in));
  LUT4 #(
    .INIT(16'hB800)) 
    \app_addr_r1[25]_i_1 
       (.I0(rd_cmd_en),
        .I1(\RD_PRI_REG.wr_cmd_hold_reg ),
        .I2(wr_cmd_en),
        .I3(app_rdy),
        .O(E));
  LUT6 #(
    .INIT(64'h00B800B800FF0000)) 
    app_en_r1_i_1
       (.I0(rd_cmd_en),
        .I1(\RD_PRI_REG.wr_cmd_hold_reg ),
        .I2(wr_cmd_en),
        .I3(reset),
        .I4(app_en_r1),
        .I5(app_rdy),
        .O(app_en_ns1));
  LUT4 #(
    .INIT(16'h2022)) 
    app_en_r1_i_2
       (.I0(arvalid_int),
        .I1(\cnt_read_reg[5]_0 ),
        .I2(cnt_read_reg__0__0),
        .I3(app_en_r1_i_5_n_0),
        .O(rd_cmd_en));
  (* SOFT_HLUTNM = "soft_lutpair710" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    app_en_r1_i_5
       (.I0(cnt_read_reg__0[2]),
        .I1(cnt_read_reg__0[1]),
        .I2(cnt_read_reg__0[4]),
        .I3(cnt_read_reg__0[3]),
        .O(app_en_r1_i_5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \cnt_read[0]_i_1__0 
       (.I0(cnt_read_reg__0[0]),
        .O(\cnt_read[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAA6666655599999)) 
    \cnt_read[1]_i_1 
       (.I0(cnt_read_reg__0[0]),
        .I1(rd_data_en),
        .I2(s_axi_rready),
        .I3(\trans_buf_out_r_reg[0] ),
        .I4(rvalid04_in),
        .I5(cnt_read_reg__0[1]),
        .O(\cnt_read[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair711" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \cnt_read[2]_i_1 
       (.I0(\cnt_read[5]_i_3_n_0 ),
        .I1(cnt_read_reg__0[2]),
        .I2(cnt_read_reg__0[1]),
        .O(\cnt_read[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair711" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \cnt_read[3]_i_1 
       (.I0(cnt_read_reg__0[1]),
        .I1(\cnt_read[5]_i_3_n_0 ),
        .I2(cnt_read_reg__0[3]),
        .I3(cnt_read_reg__0[2]),
        .O(\cnt_read[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair710" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \cnt_read[4]_i_1 
       (.I0(cnt_read_reg__0[1]),
        .I1(\cnt_read[5]_i_3_n_0 ),
        .I2(cnt_read_reg__0[2]),
        .I3(cnt_read_reg__0[4]),
        .I4(cnt_read_reg__0[3]),
        .O(\cnt_read[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h56AA)) 
    \cnt_read[5]_i_1 
       (.I0(rd_data_en),
        .I1(s_axi_rready),
        .I2(\trans_buf_out_r_reg[0] ),
        .I3(rvalid04_in),
        .O(\cnt_read[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \cnt_read[5]_i_2 
       (.I0(cnt_read_reg__0[1]),
        .I1(\cnt_read[5]_i_3_n_0 ),
        .I2(cnt_read_reg__0[2]),
        .I3(cnt_read_reg__0[3]),
        .I4(cnt_read_reg__0__0),
        .I5(cnt_read_reg__0[4]),
        .O(\cnt_read[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00088888AAAEEEEE)) 
    \cnt_read[5]_i_3 
       (.I0(cnt_read_reg__0[0]),
        .I1(rd_data_en),
        .I2(s_axi_rready),
        .I3(\trans_buf_out_r_reg[0] ),
        .I4(rvalid04_in),
        .I5(cnt_read_reg__0[1]),
        .O(\cnt_read[5]_i_3_n_0 ));
  FDSE \cnt_read_reg[0] 
       (.C(sys_rst),
        .CE(\cnt_read[5]_i_1_n_0 ),
        .D(\cnt_read[0]_i_1__0_n_0 ),
        .Q(cnt_read_reg__0[0]),
        .S(SS));
  FDSE \cnt_read_reg[1] 
       (.C(sys_rst),
        .CE(\cnt_read[5]_i_1_n_0 ),
        .D(\cnt_read[1]_i_1_n_0 ),
        .Q(cnt_read_reg__0[1]),
        .S(SS));
  FDSE \cnt_read_reg[2] 
       (.C(sys_rst),
        .CE(\cnt_read[5]_i_1_n_0 ),
        .D(\cnt_read[2]_i_1_n_0 ),
        .Q(cnt_read_reg__0[2]),
        .S(SS));
  FDSE \cnt_read_reg[3] 
       (.C(sys_rst),
        .CE(\cnt_read[5]_i_1_n_0 ),
        .D(\cnt_read[3]_i_1_n_0 ),
        .Q(cnt_read_reg__0[3]),
        .S(SS));
  FDSE \cnt_read_reg[4] 
       (.C(sys_rst),
        .CE(\cnt_read[5]_i_1_n_0 ),
        .D(\cnt_read[4]_i_1_n_0 ),
        .Q(cnt_read_reg__0[4]),
        .S(SS));
  FDSE \cnt_read_reg[5] 
       (.C(sys_rst),
        .CE(\cnt_read[5]_i_1_n_0 ),
        .D(\cnt_read[5]_i_2_n_0 ),
        .Q(cnt_read_reg__0__0),
        .S(SS));
  (* srl_bus_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][0]_srl32 
       (.A(cnt_read_reg__0),
        .CE(rd_data_en),
        .CLK(sys_rst),
        .D(in[0]),
        .Q(\s_axi_rresp[1] [0]),
        .Q31(\NLW_memory_reg[31][0]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][100]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][100]_srl32 
       (.A(cnt_read_reg__0),
        .CE(rd_data_en),
        .CLK(sys_rst),
        .D(in[100]),
        .Q(\s_axi_rresp[1] [100]),
        .Q31(\NLW_memory_reg[31][100]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][101]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][101]_srl32 
       (.A(cnt_read_reg__0),
        .CE(rd_data_en),
        .CLK(sys_rst),
        .D(in[101]),
        .Q(\s_axi_rresp[1] [101]),
        .Q31(\NLW_memory_reg[31][101]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][102]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][102]_srl32 
       (.A(cnt_read_reg__0),
        .CE(rd_data_en),
        .CLK(sys_rst),
        .D(in[102]),
        .Q(\s_axi_rresp[1] [102]),
        .Q31(\NLW_memory_reg[31][102]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][103]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][103]_srl32 
       (.A(cnt_read_reg__0),
        .CE(rd_data_en),
        .CLK(sys_rst),
        .D(in[103]),
        .Q(\s_axi_rresp[1] [103]),
        .Q31(\NLW_memory_reg[31][103]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][104]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][104]_srl32 
       (.A(cnt_read_reg__0),
        .CE(rd_data_en),
        .CLK(sys_rst),
        .D(in[104]),
        .Q(\s_axi_rresp[1] [104]),
        .Q31(\NLW_memory_reg[31][104]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][105]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][105]_srl32 
       (.A(cnt_read_reg__0),
        .CE(rd_data_en),
        .CLK(sys_rst),
        .D(in[105]),
        .Q(\s_axi_rresp[1] [105]),
        .Q31(\NLW_memory_reg[31][105]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][106]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][106]_srl32 
       (.A(cnt_read_reg__0),
        .CE(rd_data_en),
        .CLK(sys_rst),
        .D(in[106]),
        .Q(\s_axi_rresp[1] [106]),
        .Q31(\NLW_memory_reg[31][106]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][107]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][107]_srl32 
       (.A(cnt_read_reg__0),
        .CE(rd_data_en),
        .CLK(sys_rst),
        .D(in[107]),
        .Q(\s_axi_rresp[1] [107]),
        .Q31(\NLW_memory_reg[31][107]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][108]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][108]_srl32 
       (.A(cnt_read_reg__0),
        .CE(rd_data_en),
        .CLK(sys_rst),
        .D(in[108]),
        .Q(\s_axi_rresp[1] [108]),
        .Q31(\NLW_memory_reg[31][108]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][109]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][109]_srl32 
       (.A(cnt_read_reg__0),
        .CE(rd_data_en),
        .CLK(sys_rst),
        .D(in[109]),
        .Q(\s_axi_rresp[1] [109]),
        .Q31(\NLW_memory_reg[31][109]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][10]_srl32 
       (.A(cnt_read_reg__0),
        .CE(rd_data_en),
        .CLK(sys_rst),
        .D(in[10]),
        .Q(\s_axi_rresp[1] [10]),
        .Q31(\NLW_memory_reg[31][10]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][110]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][110]_srl32 
       (.A(cnt_read_reg__0),
        .CE(rd_data_en),
        .CLK(sys_rst),
        .D(in[110]),
        .Q(\s_axi_rresp[1] [110]),
        .Q31(\NLW_memory_reg[31][110]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][111]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][111]_srl32 
       (.A(cnt_read_reg__0),
        .CE(rd_data_en),
        .CLK(sys_rst),
        .D(in[111]),
        .Q(\s_axi_rresp[1] [111]),
        .Q31(\NLW_memory_reg[31][111]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][112]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][112]_srl32 
       (.A(cnt_read_reg__0),
        .CE(rd_data_en),
        .CLK(sys_rst),
        .D(in[112]),
        .Q(\s_axi_rresp[1] [112]),
        .Q31(\NLW_memory_reg[31][112]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][113]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][113]_srl32 
       (.A(cnt_read_reg__0),
        .CE(rd_data_en),
        .CLK(sys_rst),
        .D(in[113]),
        .Q(\s_axi_rresp[1] [113]),
        .Q31(\NLW_memory_reg[31][113]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][114]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][114]_srl32 
       (.A(cnt_read_reg__0),
        .CE(rd_data_en),
        .CLK(sys_rst),
        .D(in[114]),
        .Q(\s_axi_rresp[1] [114]),
        .Q31(\NLW_memory_reg[31][114]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][115]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][115]_srl32 
       (.A(cnt_read_reg__0),
        .CE(rd_data_en),
        .CLK(sys_rst),
        .D(in[115]),
        .Q(\s_axi_rresp[1] [115]),
        .Q31(\NLW_memory_reg[31][115]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][116]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][116]_srl32 
       (.A(cnt_read_reg__0),
        .CE(rd_data_en),
        .CLK(sys_rst),
        .D(in[116]),
        .Q(\s_axi_rresp[1] [116]),
        .Q31(\NLW_memory_reg[31][116]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][117]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][117]_srl32 
       (.A(cnt_read_reg__0),
        .CE(rd_data_en),
        .CLK(sys_rst),
        .D(in[117]),
        .Q(\s_axi_rresp[1] [117]),
        .Q31(\NLW_memory_reg[31][117]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][118]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][118]_srl32 
       (.A(cnt_read_reg__0),
        .CE(rd_data_en),
        .CLK(sys_rst),
        .D(in[118]),
        .Q(\s_axi_rresp[1] [118]),
        .Q31(\NLW_memory_reg[31][118]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][119]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][119]_srl32 
       (.A(cnt_read_reg__0),
        .CE(rd_data_en),
        .CLK(sys_rst),
        .D(in[119]),
        .Q(\s_axi_rresp[1] [119]),
        .Q31(\NLW_memory_reg[31][119]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][11]_srl32 
       (.A(cnt_read_reg__0),
        .CE(rd_data_en),
        .CLK(sys_rst),
        .D(in[11]),
        .Q(\s_axi_rresp[1] [11]),
        .Q31(\NLW_memory_reg[31][11]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][120]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][120]_srl32 
       (.A(cnt_read_reg__0),
        .CE(rd_data_en),
        .CLK(sys_rst),
        .D(in[120]),
        .Q(\s_axi_rresp[1] [120]),
        .Q31(\NLW_memory_reg[31][120]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][121]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][121]_srl32 
       (.A(cnt_read_reg__0),
        .CE(rd_data_en),
        .CLK(sys_rst),
        .D(in[121]),
        .Q(\s_axi_rresp[1] [121]),
        .Q31(\NLW_memory_reg[31][121]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][122]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][122]_srl32 
       (.A(cnt_read_reg__0),
        .CE(rd_data_en),
        .CLK(sys_rst),
        .D(in[122]),
        .Q(\s_axi_rresp[1] [122]),
        .Q31(\NLW_memory_reg[31][122]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][123]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][123]_srl32 
       (.A(cnt_read_reg__0),
        .CE(rd_data_en),
        .CLK(sys_rst),
        .D(in[123]),
        .Q(\s_axi_rresp[1] [123]),
        .Q31(\NLW_memory_reg[31][123]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][124]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][124]_srl32 
       (.A(cnt_read_reg__0),
        .CE(rd_data_en),
        .CLK(sys_rst),
        .D(in[124]),
        .Q(\s_axi_rresp[1] [124]),
        .Q31(\NLW_memory_reg[31][124]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][125]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][125]_srl32 
       (.A(cnt_read_reg__0),
        .CE(rd_data_en),
        .CLK(sys_rst),
        .D(in[125]),
        .Q(\s_axi_rresp[1] [125]),
        .Q31(\NLW_memory_reg[31][125]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][126]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][126]_srl32 
       (.A(cnt_read_reg__0),
        .CE(rd_data_en),
        .CLK(sys_rst),
        .D(in[126]),
        .Q(\s_axi_rresp[1] [126]),
        .Q31(\NLW_memory_reg[31][126]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][127]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][127]_srl32 
       (.A(cnt_read_reg__0),
        .CE(rd_data_en),
        .CLK(sys_rst),
        .D(in[127]),
        .Q(\s_axi_rresp[1] [127]),
        .Q31(\NLW_memory_reg[31][127]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][128]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][128]_srl32 
       (.A(cnt_read_reg__0),
        .CE(rd_data_en),
        .CLK(sys_rst),
        .D(1'b0),
        .Q(\s_axi_rresp[1] [128]),
        .Q31(\NLW_memory_reg[31][128]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][12]_srl32 
       (.A(cnt_read_reg__0),
        .CE(rd_data_en),
        .CLK(sys_rst),
        .D(in[12]),
        .Q(\s_axi_rresp[1] [12]),
        .Q31(\NLW_memory_reg[31][12]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][13]_srl32 
       (.A(cnt_read_reg__0),
        .CE(rd_data_en),
        .CLK(sys_rst),
        .D(in[13]),
        .Q(\s_axi_rresp[1] [13]),
        .Q31(\NLW_memory_reg[31][13]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][14]_srl32 
       (.A(cnt_read_reg__0),
        .CE(rd_data_en),
        .CLK(sys_rst),
        .D(in[14]),
        .Q(\s_axi_rresp[1] [14]),
        .Q31(\NLW_memory_reg[31][14]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][15]_srl32 
       (.A(cnt_read_reg__0),
        .CE(rd_data_en),
        .CLK(sys_rst),
        .D(in[15]),
        .Q(\s_axi_rresp[1] [15]),
        .Q31(\NLW_memory_reg[31][15]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][16]_srl32 
       (.A(cnt_read_reg__0),
        .CE(rd_data_en),
        .CLK(sys_rst),
        .D(in[16]),
        .Q(\s_axi_rresp[1] [16]),
        .Q31(\NLW_memory_reg[31][16]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][17]_srl32 
       (.A(cnt_read_reg__0),
        .CE(rd_data_en),
        .CLK(sys_rst),
        .D(in[17]),
        .Q(\s_axi_rresp[1] [17]),
        .Q31(\NLW_memory_reg[31][17]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][18]_srl32 
       (.A(cnt_read_reg__0),
        .CE(rd_data_en),
        .CLK(sys_rst),
        .D(in[18]),
        .Q(\s_axi_rresp[1] [18]),
        .Q31(\NLW_memory_reg[31][18]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][19]_srl32 
       (.A(cnt_read_reg__0),
        .CE(rd_data_en),
        .CLK(sys_rst),
        .D(in[19]),
        .Q(\s_axi_rresp[1] [19]),
        .Q31(\NLW_memory_reg[31][19]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][1]_srl32 
       (.A(cnt_read_reg__0),
        .CE(rd_data_en),
        .CLK(sys_rst),
        .D(in[1]),
        .Q(\s_axi_rresp[1] [1]),
        .Q31(\NLW_memory_reg[31][1]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][20]_srl32 
       (.A(cnt_read_reg__0),
        .CE(rd_data_en),
        .CLK(sys_rst),
        .D(in[20]),
        .Q(\s_axi_rresp[1] [20]),
        .Q31(\NLW_memory_reg[31][20]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][21]_srl32 
       (.A(cnt_read_reg__0),
        .CE(rd_data_en),
        .CLK(sys_rst),
        .D(in[21]),
        .Q(\s_axi_rresp[1] [21]),
        .Q31(\NLW_memory_reg[31][21]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][22]_srl32 
       (.A(cnt_read_reg__0),
        .CE(rd_data_en),
        .CLK(sys_rst),
        .D(in[22]),
        .Q(\s_axi_rresp[1] [22]),
        .Q31(\NLW_memory_reg[31][22]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][23]_srl32 
       (.A(cnt_read_reg__0),
        .CE(rd_data_en),
        .CLK(sys_rst),
        .D(in[23]),
        .Q(\s_axi_rresp[1] [23]),
        .Q31(\NLW_memory_reg[31][23]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][24]_srl32 
       (.A(cnt_read_reg__0),
        .CE(rd_data_en),
        .CLK(sys_rst),
        .D(in[24]),
        .Q(\s_axi_rresp[1] [24]),
        .Q31(\NLW_memory_reg[31][24]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][25]_srl32 
       (.A(cnt_read_reg__0),
        .CE(rd_data_en),
        .CLK(sys_rst),
        .D(in[25]),
        .Q(\s_axi_rresp[1] [25]),
        .Q31(\NLW_memory_reg[31][25]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][26]_srl32 
       (.A(cnt_read_reg__0),
        .CE(rd_data_en),
        .CLK(sys_rst),
        .D(in[26]),
        .Q(\s_axi_rresp[1] [26]),
        .Q31(\NLW_memory_reg[31][26]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][27]_srl32 
       (.A(cnt_read_reg__0),
        .CE(rd_data_en),
        .CLK(sys_rst),
        .D(in[27]),
        .Q(\s_axi_rresp[1] [27]),
        .Q31(\NLW_memory_reg[31][27]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][28]_srl32 
       (.A(cnt_read_reg__0),
        .CE(rd_data_en),
        .CLK(sys_rst),
        .D(in[28]),
        .Q(\s_axi_rresp[1] [28]),
        .Q31(\NLW_memory_reg[31][28]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][29]_srl32 
       (.A(cnt_read_reg__0),
        .CE(rd_data_en),
        .CLK(sys_rst),
        .D(in[29]),
        .Q(\s_axi_rresp[1] [29]),
        .Q31(\NLW_memory_reg[31][29]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][2]_srl32 
       (.A(cnt_read_reg__0),
        .CE(rd_data_en),
        .CLK(sys_rst),
        .D(in[2]),
        .Q(\s_axi_rresp[1] [2]),
        .Q31(\NLW_memory_reg[31][2]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][30]_srl32 
       (.A(cnt_read_reg__0),
        .CE(rd_data_en),
        .CLK(sys_rst),
        .D(in[30]),
        .Q(\s_axi_rresp[1] [30]),
        .Q31(\NLW_memory_reg[31][30]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][31]_srl32 
       (.A(cnt_read_reg__0),
        .CE(rd_data_en),
        .CLK(sys_rst),
        .D(in[31]),
        .Q(\s_axi_rresp[1] [31]),
        .Q31(\NLW_memory_reg[31][31]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][32]_srl32 
       (.A(cnt_read_reg__0),
        .CE(rd_data_en),
        .CLK(sys_rst),
        .D(in[32]),
        .Q(\s_axi_rresp[1] [32]),
        .Q31(\NLW_memory_reg[31][32]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][33]_srl32 
       (.A(cnt_read_reg__0),
        .CE(rd_data_en),
        .CLK(sys_rst),
        .D(in[33]),
        .Q(\s_axi_rresp[1] [33]),
        .Q31(\NLW_memory_reg[31][33]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][34]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][34]_srl32 
       (.A(cnt_read_reg__0),
        .CE(rd_data_en),
        .CLK(sys_rst),
        .D(in[34]),
        .Q(\s_axi_rresp[1] [34]),
        .Q31(\NLW_memory_reg[31][34]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][35]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][35]_srl32 
       (.A(cnt_read_reg__0),
        .CE(rd_data_en),
        .CLK(sys_rst),
        .D(in[35]),
        .Q(\s_axi_rresp[1] [35]),
        .Q31(\NLW_memory_reg[31][35]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][36]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][36]_srl32 
       (.A(cnt_read_reg__0),
        .CE(rd_data_en),
        .CLK(sys_rst),
        .D(in[36]),
        .Q(\s_axi_rresp[1] [36]),
        .Q31(\NLW_memory_reg[31][36]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][37]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][37]_srl32 
       (.A(cnt_read_reg__0),
        .CE(rd_data_en),
        .CLK(sys_rst),
        .D(in[37]),
        .Q(\s_axi_rresp[1] [37]),
        .Q31(\NLW_memory_reg[31][37]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][38]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][38]_srl32 
       (.A(cnt_read_reg__0),
        .CE(rd_data_en),
        .CLK(sys_rst),
        .D(in[38]),
        .Q(\s_axi_rresp[1] [38]),
        .Q31(\NLW_memory_reg[31][38]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][39]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][39]_srl32 
       (.A(cnt_read_reg__0),
        .CE(rd_data_en),
        .CLK(sys_rst),
        .D(in[39]),
        .Q(\s_axi_rresp[1] [39]),
        .Q31(\NLW_memory_reg[31][39]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][3]_srl32 
       (.A(cnt_read_reg__0),
        .CE(rd_data_en),
        .CLK(sys_rst),
        .D(in[3]),
        .Q(\s_axi_rresp[1] [3]),
        .Q31(\NLW_memory_reg[31][3]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][40]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][40]_srl32 
       (.A(cnt_read_reg__0),
        .CE(rd_data_en),
        .CLK(sys_rst),
        .D(in[40]),
        .Q(\s_axi_rresp[1] [40]),
        .Q31(\NLW_memory_reg[31][40]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][41]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][41]_srl32 
       (.A(cnt_read_reg__0),
        .CE(rd_data_en),
        .CLK(sys_rst),
        .D(in[41]),
        .Q(\s_axi_rresp[1] [41]),
        .Q31(\NLW_memory_reg[31][41]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][42]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][42]_srl32 
       (.A(cnt_read_reg__0),
        .CE(rd_data_en),
        .CLK(sys_rst),
        .D(in[42]),
        .Q(\s_axi_rresp[1] [42]),
        .Q31(\NLW_memory_reg[31][42]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][43]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][43]_srl32 
       (.A(cnt_read_reg__0),
        .CE(rd_data_en),
        .CLK(sys_rst),
        .D(in[43]),
        .Q(\s_axi_rresp[1] [43]),
        .Q31(\NLW_memory_reg[31][43]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][44]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][44]_srl32 
       (.A(cnt_read_reg__0),
        .CE(rd_data_en),
        .CLK(sys_rst),
        .D(in[44]),
        .Q(\s_axi_rresp[1] [44]),
        .Q31(\NLW_memory_reg[31][44]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][45]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][45]_srl32 
       (.A(cnt_read_reg__0),
        .CE(rd_data_en),
        .CLK(sys_rst),
        .D(in[45]),
        .Q(\s_axi_rresp[1] [45]),
        .Q31(\NLW_memory_reg[31][45]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][46]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][46]_srl32 
       (.A(cnt_read_reg__0),
        .CE(rd_data_en),
        .CLK(sys_rst),
        .D(in[46]),
        .Q(\s_axi_rresp[1] [46]),
        .Q31(\NLW_memory_reg[31][46]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][47]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][47]_srl32 
       (.A(cnt_read_reg__0),
        .CE(rd_data_en),
        .CLK(sys_rst),
        .D(in[47]),
        .Q(\s_axi_rresp[1] [47]),
        .Q31(\NLW_memory_reg[31][47]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][48]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][48]_srl32 
       (.A(cnt_read_reg__0),
        .CE(rd_data_en),
        .CLK(sys_rst),
        .D(in[48]),
        .Q(\s_axi_rresp[1] [48]),
        .Q31(\NLW_memory_reg[31][48]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][49]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][49]_srl32 
       (.A(cnt_read_reg__0),
        .CE(rd_data_en),
        .CLK(sys_rst),
        .D(in[49]),
        .Q(\s_axi_rresp[1] [49]),
        .Q31(\NLW_memory_reg[31][49]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][4]_srl32 
       (.A(cnt_read_reg__0),
        .CE(rd_data_en),
        .CLK(sys_rst),
        .D(in[4]),
        .Q(\s_axi_rresp[1] [4]),
        .Q31(\NLW_memory_reg[31][4]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][50]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][50]_srl32 
       (.A(cnt_read_reg__0),
        .CE(rd_data_en),
        .CLK(sys_rst),
        .D(in[50]),
        .Q(\s_axi_rresp[1] [50]),
        .Q31(\NLW_memory_reg[31][50]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][51]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][51]_srl32 
       (.A(cnt_read_reg__0),
        .CE(rd_data_en),
        .CLK(sys_rst),
        .D(in[51]),
        .Q(\s_axi_rresp[1] [51]),
        .Q31(\NLW_memory_reg[31][51]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][52]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][52]_srl32 
       (.A(cnt_read_reg__0),
        .CE(rd_data_en),
        .CLK(sys_rst),
        .D(in[52]),
        .Q(\s_axi_rresp[1] [52]),
        .Q31(\NLW_memory_reg[31][52]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][53]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][53]_srl32 
       (.A(cnt_read_reg__0),
        .CE(rd_data_en),
        .CLK(sys_rst),
        .D(in[53]),
        .Q(\s_axi_rresp[1] [53]),
        .Q31(\NLW_memory_reg[31][53]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][54]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][54]_srl32 
       (.A(cnt_read_reg__0),
        .CE(rd_data_en),
        .CLK(sys_rst),
        .D(in[54]),
        .Q(\s_axi_rresp[1] [54]),
        .Q31(\NLW_memory_reg[31][54]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][55]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][55]_srl32 
       (.A(cnt_read_reg__0),
        .CE(rd_data_en),
        .CLK(sys_rst),
        .D(in[55]),
        .Q(\s_axi_rresp[1] [55]),
        .Q31(\NLW_memory_reg[31][55]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][56]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][56]_srl32 
       (.A(cnt_read_reg__0),
        .CE(rd_data_en),
        .CLK(sys_rst),
        .D(in[56]),
        .Q(\s_axi_rresp[1] [56]),
        .Q31(\NLW_memory_reg[31][56]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][57]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][57]_srl32 
       (.A(cnt_read_reg__0),
        .CE(rd_data_en),
        .CLK(sys_rst),
        .D(in[57]),
        .Q(\s_axi_rresp[1] [57]),
        .Q31(\NLW_memory_reg[31][57]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][58]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][58]_srl32 
       (.A(cnt_read_reg__0),
        .CE(rd_data_en),
        .CLK(sys_rst),
        .D(in[58]),
        .Q(\s_axi_rresp[1] [58]),
        .Q31(\NLW_memory_reg[31][58]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][59]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][59]_srl32 
       (.A(cnt_read_reg__0),
        .CE(rd_data_en),
        .CLK(sys_rst),
        .D(in[59]),
        .Q(\s_axi_rresp[1] [59]),
        .Q31(\NLW_memory_reg[31][59]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][5]_srl32 
       (.A(cnt_read_reg__0),
        .CE(rd_data_en),
        .CLK(sys_rst),
        .D(in[5]),
        .Q(\s_axi_rresp[1] [5]),
        .Q31(\NLW_memory_reg[31][5]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][60]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][60]_srl32 
       (.A(cnt_read_reg__0),
        .CE(rd_data_en),
        .CLK(sys_rst),
        .D(in[60]),
        .Q(\s_axi_rresp[1] [60]),
        .Q31(\NLW_memory_reg[31][60]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][61]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][61]_srl32 
       (.A(cnt_read_reg__0),
        .CE(rd_data_en),
        .CLK(sys_rst),
        .D(in[61]),
        .Q(\s_axi_rresp[1] [61]),
        .Q31(\NLW_memory_reg[31][61]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][62]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][62]_srl32 
       (.A(cnt_read_reg__0),
        .CE(rd_data_en),
        .CLK(sys_rst),
        .D(in[62]),
        .Q(\s_axi_rresp[1] [62]),
        .Q31(\NLW_memory_reg[31][62]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][63]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][63]_srl32 
       (.A(cnt_read_reg__0),
        .CE(rd_data_en),
        .CLK(sys_rst),
        .D(in[63]),
        .Q(\s_axi_rresp[1] [63]),
        .Q31(\NLW_memory_reg[31][63]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][64]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][64]_srl32 
       (.A(cnt_read_reg__0),
        .CE(rd_data_en),
        .CLK(sys_rst),
        .D(in[64]),
        .Q(\s_axi_rresp[1] [64]),
        .Q31(\NLW_memory_reg[31][64]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][65]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][65]_srl32 
       (.A(cnt_read_reg__0),
        .CE(rd_data_en),
        .CLK(sys_rst),
        .D(in[65]),
        .Q(\s_axi_rresp[1] [65]),
        .Q31(\NLW_memory_reg[31][65]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][66]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][66]_srl32 
       (.A(cnt_read_reg__0),
        .CE(rd_data_en),
        .CLK(sys_rst),
        .D(in[66]),
        .Q(\s_axi_rresp[1] [66]),
        .Q31(\NLW_memory_reg[31][66]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][67]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][67]_srl32 
       (.A(cnt_read_reg__0),
        .CE(rd_data_en),
        .CLK(sys_rst),
        .D(in[67]),
        .Q(\s_axi_rresp[1] [67]),
        .Q31(\NLW_memory_reg[31][67]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][68]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][68]_srl32 
       (.A(cnt_read_reg__0),
        .CE(rd_data_en),
        .CLK(sys_rst),
        .D(in[68]),
        .Q(\s_axi_rresp[1] [68]),
        .Q31(\NLW_memory_reg[31][68]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][69]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][69]_srl32 
       (.A(cnt_read_reg__0),
        .CE(rd_data_en),
        .CLK(sys_rst),
        .D(in[69]),
        .Q(\s_axi_rresp[1] [69]),
        .Q31(\NLW_memory_reg[31][69]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][6]_srl32 
       (.A(cnt_read_reg__0),
        .CE(rd_data_en),
        .CLK(sys_rst),
        .D(in[6]),
        .Q(\s_axi_rresp[1] [6]),
        .Q31(\NLW_memory_reg[31][6]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][70]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][70]_srl32 
       (.A(cnt_read_reg__0),
        .CE(rd_data_en),
        .CLK(sys_rst),
        .D(in[70]),
        .Q(\s_axi_rresp[1] [70]),
        .Q31(\NLW_memory_reg[31][70]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][71]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][71]_srl32 
       (.A(cnt_read_reg__0),
        .CE(rd_data_en),
        .CLK(sys_rst),
        .D(in[71]),
        .Q(\s_axi_rresp[1] [71]),
        .Q31(\NLW_memory_reg[31][71]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][72]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][72]_srl32 
       (.A(cnt_read_reg__0),
        .CE(rd_data_en),
        .CLK(sys_rst),
        .D(in[72]),
        .Q(\s_axi_rresp[1] [72]),
        .Q31(\NLW_memory_reg[31][72]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][73]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][73]_srl32 
       (.A(cnt_read_reg__0),
        .CE(rd_data_en),
        .CLK(sys_rst),
        .D(in[73]),
        .Q(\s_axi_rresp[1] [73]),
        .Q31(\NLW_memory_reg[31][73]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][74]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][74]_srl32 
       (.A(cnt_read_reg__0),
        .CE(rd_data_en),
        .CLK(sys_rst),
        .D(in[74]),
        .Q(\s_axi_rresp[1] [74]),
        .Q31(\NLW_memory_reg[31][74]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][75]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][75]_srl32 
       (.A(cnt_read_reg__0),
        .CE(rd_data_en),
        .CLK(sys_rst),
        .D(in[75]),
        .Q(\s_axi_rresp[1] [75]),
        .Q31(\NLW_memory_reg[31][75]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][76]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][76]_srl32 
       (.A(cnt_read_reg__0),
        .CE(rd_data_en),
        .CLK(sys_rst),
        .D(in[76]),
        .Q(\s_axi_rresp[1] [76]),
        .Q31(\NLW_memory_reg[31][76]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][77]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][77]_srl32 
       (.A(cnt_read_reg__0),
        .CE(rd_data_en),
        .CLK(sys_rst),
        .D(in[77]),
        .Q(\s_axi_rresp[1] [77]),
        .Q31(\NLW_memory_reg[31][77]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][78]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][78]_srl32 
       (.A(cnt_read_reg__0),
        .CE(rd_data_en),
        .CLK(sys_rst),
        .D(in[78]),
        .Q(\s_axi_rresp[1] [78]),
        .Q31(\NLW_memory_reg[31][78]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][79]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][79]_srl32 
       (.A(cnt_read_reg__0),
        .CE(rd_data_en),
        .CLK(sys_rst),
        .D(in[79]),
        .Q(\s_axi_rresp[1] [79]),
        .Q31(\NLW_memory_reg[31][79]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][7]_srl32 
       (.A(cnt_read_reg__0),
        .CE(rd_data_en),
        .CLK(sys_rst),
        .D(in[7]),
        .Q(\s_axi_rresp[1] [7]),
        .Q31(\NLW_memory_reg[31][7]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][80]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][80]_srl32 
       (.A(cnt_read_reg__0),
        .CE(rd_data_en),
        .CLK(sys_rst),
        .D(in[80]),
        .Q(\s_axi_rresp[1] [80]),
        .Q31(\NLW_memory_reg[31][80]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][81]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][81]_srl32 
       (.A(cnt_read_reg__0),
        .CE(rd_data_en),
        .CLK(sys_rst),
        .D(in[81]),
        .Q(\s_axi_rresp[1] [81]),
        .Q31(\NLW_memory_reg[31][81]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][82]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][82]_srl32 
       (.A(cnt_read_reg__0),
        .CE(rd_data_en),
        .CLK(sys_rst),
        .D(in[82]),
        .Q(\s_axi_rresp[1] [82]),
        .Q31(\NLW_memory_reg[31][82]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][83]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][83]_srl32 
       (.A(cnt_read_reg__0),
        .CE(rd_data_en),
        .CLK(sys_rst),
        .D(in[83]),
        .Q(\s_axi_rresp[1] [83]),
        .Q31(\NLW_memory_reg[31][83]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][84]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][84]_srl32 
       (.A(cnt_read_reg__0),
        .CE(rd_data_en),
        .CLK(sys_rst),
        .D(in[84]),
        .Q(\s_axi_rresp[1] [84]),
        .Q31(\NLW_memory_reg[31][84]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][85]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][85]_srl32 
       (.A(cnt_read_reg__0),
        .CE(rd_data_en),
        .CLK(sys_rst),
        .D(in[85]),
        .Q(\s_axi_rresp[1] [85]),
        .Q31(\NLW_memory_reg[31][85]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][86]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][86]_srl32 
       (.A(cnt_read_reg__0),
        .CE(rd_data_en),
        .CLK(sys_rst),
        .D(in[86]),
        .Q(\s_axi_rresp[1] [86]),
        .Q31(\NLW_memory_reg[31][86]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][87]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][87]_srl32 
       (.A(cnt_read_reg__0),
        .CE(rd_data_en),
        .CLK(sys_rst),
        .D(in[87]),
        .Q(\s_axi_rresp[1] [87]),
        .Q31(\NLW_memory_reg[31][87]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][88]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][88]_srl32 
       (.A(cnt_read_reg__0),
        .CE(rd_data_en),
        .CLK(sys_rst),
        .D(in[88]),
        .Q(\s_axi_rresp[1] [88]),
        .Q31(\NLW_memory_reg[31][88]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][89]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][89]_srl32 
       (.A(cnt_read_reg__0),
        .CE(rd_data_en),
        .CLK(sys_rst),
        .D(in[89]),
        .Q(\s_axi_rresp[1] [89]),
        .Q31(\NLW_memory_reg[31][89]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][8]_srl32 
       (.A(cnt_read_reg__0),
        .CE(rd_data_en),
        .CLK(sys_rst),
        .D(in[8]),
        .Q(\s_axi_rresp[1] [8]),
        .Q31(\NLW_memory_reg[31][8]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][90]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][90]_srl32 
       (.A(cnt_read_reg__0),
        .CE(rd_data_en),
        .CLK(sys_rst),
        .D(in[90]),
        .Q(\s_axi_rresp[1] [90]),
        .Q31(\NLW_memory_reg[31][90]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][91]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][91]_srl32 
       (.A(cnt_read_reg__0),
        .CE(rd_data_en),
        .CLK(sys_rst),
        .D(in[91]),
        .Q(\s_axi_rresp[1] [91]),
        .Q31(\NLW_memory_reg[31][91]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][92]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][92]_srl32 
       (.A(cnt_read_reg__0),
        .CE(rd_data_en),
        .CLK(sys_rst),
        .D(in[92]),
        .Q(\s_axi_rresp[1] [92]),
        .Q31(\NLW_memory_reg[31][92]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][93]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][93]_srl32 
       (.A(cnt_read_reg__0),
        .CE(rd_data_en),
        .CLK(sys_rst),
        .D(in[93]),
        .Q(\s_axi_rresp[1] [93]),
        .Q31(\NLW_memory_reg[31][93]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][94]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][94]_srl32 
       (.A(cnt_read_reg__0),
        .CE(rd_data_en),
        .CLK(sys_rst),
        .D(in[94]),
        .Q(\s_axi_rresp[1] [94]),
        .Q31(\NLW_memory_reg[31][94]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][95]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][95]_srl32 
       (.A(cnt_read_reg__0),
        .CE(rd_data_en),
        .CLK(sys_rst),
        .D(in[95]),
        .Q(\s_axi_rresp[1] [95]),
        .Q31(\NLW_memory_reg[31][95]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][96]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][96]_srl32 
       (.A(cnt_read_reg__0),
        .CE(rd_data_en),
        .CLK(sys_rst),
        .D(in[96]),
        .Q(\s_axi_rresp[1] [96]),
        .Q31(\NLW_memory_reg[31][96]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][97]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][97]_srl32 
       (.A(cnt_read_reg__0),
        .CE(rd_data_en),
        .CLK(sys_rst),
        .D(in[97]),
        .Q(\s_axi_rresp[1] [97]),
        .Q31(\NLW_memory_reg[31][97]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][98]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][98]_srl32 
       (.A(cnt_read_reg__0),
        .CE(rd_data_en),
        .CLK(sys_rst),
        .D(in[98]),
        .Q(\s_axi_rresp[1] [98]),
        .Q31(\NLW_memory_reg[31][98]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][99]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][99]_srl32 
       (.A(cnt_read_reg__0),
        .CE(rd_data_en),
        .CLK(sys_rst),
        .D(in[99]),
        .Q(\s_axi_rresp[1] [99]),
        .Q31(\NLW_memory_reg[31][99]_srl32_Q31_UNCONNECTED ));
  (* srl_bus_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31] " *) 
  (* srl_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[31][9]_srl32 
       (.A(cnt_read_reg__0),
        .CE(rd_data_en),
        .CLK(sys_rst),
        .D(in[9]),
        .Q(\s_axi_rresp[1] [9]),
        .Q31(\NLW_memory_reg[31][9]_srl32_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair712" *) 
  LUT2 #(
    .INIT(4'h2)) 
    s_axi_rvalid_INST_0
       (.I0(rvalid04_in),
        .I1(\trans_buf_out_r_reg[0] ),
        .O(s_axi_rvalid));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    s_axi_rvalid_INST_0_i_1
       (.I0(cnt_read_reg__0[2]),
        .I1(cnt_read_reg__0[1]),
        .I2(cnt_read_reg__0[4]),
        .I3(cnt_read_reg__0[3]),
        .I4(cnt_read_reg__0__0),
        .I5(cnt_read_reg__0[0]),
        .O(rvalid04_in));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_0_axi_mc_fifo" *) 
module Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_axi_mc_fifo__parameterized1
   (E,
    tr_empty,
    load_stage1,
    app_en_r1_reg,
    \trans_buf_out_r1_reg[3] ,
    out,
    p_0_in,
    r_push,
    sys_rst,
    \axid_reg[0] ,
    SS);
  output [0:0]E;
  output tr_empty;
  output load_stage1;
  output app_en_r1_reg;
  output [2:0]\trans_buf_out_r1_reg[3] ;
  input [1:0]out;
  input p_0_in;
  input r_push;
  input sys_rst;
  input [1:0]\axid_reg[0] ;
  input [0:0]SS;

  wire [0:0]E;
  wire [0:0]SS;
  wire app_en_r1_reg;
  wire [1:0]\axid_reg[0] ;
  wire \cnt_read[0]_i_1__1_n_0 ;
  wire \cnt_read[1]_i_1__1_n_0 ;
  wire \cnt_read[2]_i_1__0_n_0 ;
  wire \cnt_read[3]_i_1__0_n_0 ;
  wire \cnt_read[4]_i_1__0_n_0 ;
  wire \cnt_read[5]_i_1__0_n_0 ;
  wire \cnt_read[5]_i_2__0_n_0 ;
  wire \cnt_read[5]_i_3__0_n_0 ;
  wire [4:0]cnt_read_reg__0;
  wire [5:5]cnt_read_reg__0__0;
  wire load_stage1;
  wire [1:0]out;
  wire p_0_in;
  wire r_push;
  wire sys_rst;
  wire tr_empty;
  wire [2:0]\trans_buf_out_r1_reg[3] ;
  wire \NLW_memory_reg[29][0]_srl30_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[29][2]_srl30_Q31_UNCONNECTED ;
  wire \NLW_memory_reg[29][3]_srl30_Q31_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \FSM_sequential_state[1]_i_3 
       (.I0(cnt_read_reg__0[0]),
        .I1(cnt_read_reg__0[1]),
        .I2(cnt_read_reg__0__0),
        .I3(cnt_read_reg__0[2]),
        .I4(cnt_read_reg__0[3]),
        .I5(cnt_read_reg__0[4]),
        .O(tr_empty));
  LUT5 #(
    .INIT(32'h10000000)) 
    app_en_r1_i_4
       (.I0(cnt_read_reg__0__0),
        .I1(cnt_read_reg__0[1]),
        .I2(cnt_read_reg__0[2]),
        .I3(cnt_read_reg__0[3]),
        .I4(cnt_read_reg__0[4]),
        .O(app_en_r1_reg));
  LUT1 #(
    .INIT(2'h1)) 
    \cnt_read[0]_i_1__1 
       (.I0(cnt_read_reg__0[0]),
        .O(\cnt_read[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair713" *) 
  LUT5 #(
    .INIT(32'h56AAA955)) 
    \cnt_read[1]_i_1__1 
       (.I0(cnt_read_reg__0[0]),
        .I1(tr_empty),
        .I2(out[1]),
        .I3(r_push),
        .I4(cnt_read_reg__0[1]),
        .O(\cnt_read[1]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \cnt_read[2]_i_1__0 
       (.I0(\cnt_read[5]_i_3__0_n_0 ),
        .I1(cnt_read_reg__0[2]),
        .I2(cnt_read_reg__0[1]),
        .O(\cnt_read[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair714" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \cnt_read[3]_i_1__0 
       (.I0(cnt_read_reg__0[1]),
        .I1(\cnt_read[5]_i_3__0_n_0 ),
        .I2(cnt_read_reg__0[3]),
        .I3(cnt_read_reg__0[2]),
        .O(\cnt_read[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair714" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \cnt_read[4]_i_1__0 
       (.I0(cnt_read_reg__0[1]),
        .I1(\cnt_read[5]_i_3__0_n_0 ),
        .I2(cnt_read_reg__0[2]),
        .I3(cnt_read_reg__0[4]),
        .I4(cnt_read_reg__0[3]),
        .O(\cnt_read[4]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hE1)) 
    \cnt_read[5]_i_1__0 
       (.I0(tr_empty),
        .I1(out[1]),
        .I2(r_push),
        .O(\cnt_read[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \cnt_read[5]_i_2__0 
       (.I0(cnt_read_reg__0[1]),
        .I1(\cnt_read[5]_i_3__0_n_0 ),
        .I2(cnt_read_reg__0[2]),
        .I3(cnt_read_reg__0[3]),
        .I4(cnt_read_reg__0__0),
        .I5(cnt_read_reg__0[4]),
        .O(\cnt_read[5]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair713" *) 
  LUT5 #(
    .INIT(32'hA800FEAA)) 
    \cnt_read[5]_i_3__0 
       (.I0(cnt_read_reg__0[0]),
        .I1(tr_empty),
        .I2(out[1]),
        .I3(r_push),
        .I4(cnt_read_reg__0[1]),
        .O(\cnt_read[5]_i_3__0_n_0 ));
  FDSE \cnt_read_reg[0] 
       (.C(sys_rst),
        .CE(\cnt_read[5]_i_1__0_n_0 ),
        .D(\cnt_read[0]_i_1__1_n_0 ),
        .Q(cnt_read_reg__0[0]),
        .S(SS));
  FDSE \cnt_read_reg[1] 
       (.C(sys_rst),
        .CE(\cnt_read[5]_i_1__0_n_0 ),
        .D(\cnt_read[1]_i_1__1_n_0 ),
        .Q(cnt_read_reg__0[1]),
        .S(SS));
  FDSE \cnt_read_reg[2] 
       (.C(sys_rst),
        .CE(\cnt_read[5]_i_1__0_n_0 ),
        .D(\cnt_read[2]_i_1__0_n_0 ),
        .Q(cnt_read_reg__0[2]),
        .S(SS));
  FDSE \cnt_read_reg[3] 
       (.C(sys_rst),
        .CE(\cnt_read[5]_i_1__0_n_0 ),
        .D(\cnt_read[3]_i_1__0_n_0 ),
        .Q(cnt_read_reg__0[3]),
        .S(SS));
  FDSE \cnt_read_reg[4] 
       (.C(sys_rst),
        .CE(\cnt_read[5]_i_1__0_n_0 ),
        .D(\cnt_read[4]_i_1__0_n_0 ),
        .Q(cnt_read_reg__0[4]),
        .S(SS));
  FDSE \cnt_read_reg[5] 
       (.C(sys_rst),
        .CE(\cnt_read[5]_i_1__0_n_0 ),
        .D(\cnt_read[5]_i_2__0_n_0 ),
        .Q(cnt_read_reg__0__0),
        .S(SS));
  (* srl_bus_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/memory_reg[29] " *) 
  (* srl_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/memory_reg[29][0]_srl30 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[29][0]_srl30 
       (.A(cnt_read_reg__0),
        .CE(r_push),
        .CLK(sys_rst),
        .D(1'b0),
        .Q(\trans_buf_out_r1_reg[3] [0]),
        .Q31(\NLW_memory_reg[29][0]_srl30_Q31_UNCONNECTED ));
  (* srl_bus_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/memory_reg[29] " *) 
  (* srl_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/memory_reg[29][2]_srl30 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[29][2]_srl30 
       (.A(cnt_read_reg__0),
        .CE(r_push),
        .CLK(sys_rst),
        .D(\axid_reg[0] [0]),
        .Q(\trans_buf_out_r1_reg[3] [1]),
        .Q31(\NLW_memory_reg[29][2]_srl30_Q31_UNCONNECTED ));
  (* srl_bus_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/memory_reg[29] " *) 
  (* srl_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/memory_reg[29][3]_srl30 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \memory_reg[29][3]_srl30 
       (.A(cnt_read_reg__0),
        .CE(r_push),
        .CLK(sys_rst),
        .D(\axid_reg[0] [1]),
        .Q(\trans_buf_out_r1_reg[3] [2]),
        .Q31(\NLW_memory_reg[29][3]_srl30_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair715" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \trans_buf_out_r1[3]_i_1 
       (.I0(out[1]),
        .I1(tr_empty),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair715" *) 
  LUT4 #(
    .INIT(16'h1D01)) 
    \trans_buf_out_r[3]_i_2 
       (.I0(tr_empty),
        .I1(out[1]),
        .I2(out[0]),
        .I3(p_0_in),
        .O(load_stage1));
endmodule

module Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_axi_mc_incr_cmd
   (out,
    Q,
    \axaddr_incr_reg[31]_0 ,
    in0,
    axi_mc_incr_cmd_byte_addr__0,
    S,
    SS,
    E,
    D,
    sys_rst,
    axready_reg);
  output [31:0]out;
  output [7:0]Q;
  output [31:0]\axaddr_incr_reg[31]_0 ;
  input [2:0]in0;
  input [28:0]axi_mc_incr_cmd_byte_addr__0;
  input [0:0]S;
  input [0:0]SS;
  input [0:0]E;
  input [7:0]D;
  input sys_rst;
  input [31:0]axready_reg;

  wire [7:0]D;
  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]S;
  wire [0:0]SS;
  (* RTL_KEEP = "true" *) wire [31:0]axaddr_incr_p;
  wire axaddr_incr_p_reg0_carry__0_n_0;
  wire axaddr_incr_p_reg0_carry__0_n_1;
  wire axaddr_incr_p_reg0_carry__0_n_2;
  wire axaddr_incr_p_reg0_carry__0_n_3;
  wire axaddr_incr_p_reg0_carry__1_n_0;
  wire axaddr_incr_p_reg0_carry__1_n_1;
  wire axaddr_incr_p_reg0_carry__1_n_2;
  wire axaddr_incr_p_reg0_carry__1_n_3;
  wire axaddr_incr_p_reg0_carry__2_n_0;
  wire axaddr_incr_p_reg0_carry__2_n_1;
  wire axaddr_incr_p_reg0_carry__2_n_2;
  wire axaddr_incr_p_reg0_carry__2_n_3;
  wire axaddr_incr_p_reg0_carry__3_n_0;
  wire axaddr_incr_p_reg0_carry__3_n_1;
  wire axaddr_incr_p_reg0_carry__3_n_2;
  wire axaddr_incr_p_reg0_carry__3_n_3;
  wire axaddr_incr_p_reg0_carry__4_n_0;
  wire axaddr_incr_p_reg0_carry__4_n_1;
  wire axaddr_incr_p_reg0_carry__4_n_2;
  wire axaddr_incr_p_reg0_carry__4_n_3;
  wire axaddr_incr_p_reg0_carry__5_n_0;
  wire axaddr_incr_p_reg0_carry__5_n_1;
  wire axaddr_incr_p_reg0_carry__5_n_2;
  wire axaddr_incr_p_reg0_carry__5_n_3;
  wire axaddr_incr_p_reg0_carry_n_0;
  wire axaddr_incr_p_reg0_carry_n_1;
  wire axaddr_incr_p_reg0_carry_n_2;
  wire axaddr_incr_p_reg0_carry_n_3;
  wire [31:0]\axaddr_incr_reg[31]_0 ;
  wire [28:0]axi_mc_incr_cmd_byte_addr__0;
  wire [31:0]axready_reg;
  wire sys_rst;
  wire [3:0]NLW_axaddr_incr_p_reg0_carry__6_CO_UNCONNECTED;
  wire [3:1]NLW_axaddr_incr_p_reg0_carry__6_O_UNCONNECTED;

  assign axaddr_incr_p[2:0] = in0[2:0];
  assign out[31:0] = axaddr_incr_p;
  CARRY4 axaddr_incr_p_reg0_carry
       (.CI(1'b0),
        .CO({axaddr_incr_p_reg0_carry_n_0,axaddr_incr_p_reg0_carry_n_1,axaddr_incr_p_reg0_carry_n_2,axaddr_incr_p_reg0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,axi_mc_incr_cmd_byte_addr__0[1],1'b0}),
        .O(axaddr_incr_p[6:3]),
        .S({axi_mc_incr_cmd_byte_addr__0[3:2],S,axi_mc_incr_cmd_byte_addr__0[0]}));
  CARRY4 axaddr_incr_p_reg0_carry__0
       (.CI(axaddr_incr_p_reg0_carry_n_0),
        .CO({axaddr_incr_p_reg0_carry__0_n_0,axaddr_incr_p_reg0_carry__0_n_1,axaddr_incr_p_reg0_carry__0_n_2,axaddr_incr_p_reg0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(axaddr_incr_p[10:7]),
        .S(axi_mc_incr_cmd_byte_addr__0[7:4]));
  CARRY4 axaddr_incr_p_reg0_carry__1
       (.CI(axaddr_incr_p_reg0_carry__0_n_0),
        .CO({axaddr_incr_p_reg0_carry__1_n_0,axaddr_incr_p_reg0_carry__1_n_1,axaddr_incr_p_reg0_carry__1_n_2,axaddr_incr_p_reg0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(axaddr_incr_p[14:11]),
        .S(axi_mc_incr_cmd_byte_addr__0[11:8]));
  CARRY4 axaddr_incr_p_reg0_carry__2
       (.CI(axaddr_incr_p_reg0_carry__1_n_0),
        .CO({axaddr_incr_p_reg0_carry__2_n_0,axaddr_incr_p_reg0_carry__2_n_1,axaddr_incr_p_reg0_carry__2_n_2,axaddr_incr_p_reg0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(axaddr_incr_p[18:15]),
        .S(axi_mc_incr_cmd_byte_addr__0[15:12]));
  CARRY4 axaddr_incr_p_reg0_carry__3
       (.CI(axaddr_incr_p_reg0_carry__2_n_0),
        .CO({axaddr_incr_p_reg0_carry__3_n_0,axaddr_incr_p_reg0_carry__3_n_1,axaddr_incr_p_reg0_carry__3_n_2,axaddr_incr_p_reg0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(axaddr_incr_p[22:19]),
        .S(axi_mc_incr_cmd_byte_addr__0[19:16]));
  CARRY4 axaddr_incr_p_reg0_carry__4
       (.CI(axaddr_incr_p_reg0_carry__3_n_0),
        .CO({axaddr_incr_p_reg0_carry__4_n_0,axaddr_incr_p_reg0_carry__4_n_1,axaddr_incr_p_reg0_carry__4_n_2,axaddr_incr_p_reg0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(axaddr_incr_p[26:23]),
        .S(axi_mc_incr_cmd_byte_addr__0[23:20]));
  CARRY4 axaddr_incr_p_reg0_carry__5
       (.CI(axaddr_incr_p_reg0_carry__4_n_0),
        .CO({axaddr_incr_p_reg0_carry__5_n_0,axaddr_incr_p_reg0_carry__5_n_1,axaddr_incr_p_reg0_carry__5_n_2,axaddr_incr_p_reg0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(axaddr_incr_p[30:27]),
        .S(axi_mc_incr_cmd_byte_addr__0[27:24]));
  CARRY4 axaddr_incr_p_reg0_carry__6
       (.CI(axaddr_incr_p_reg0_carry__5_n_0),
        .CO(NLW_axaddr_incr_p_reg0_carry__6_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_axaddr_incr_p_reg0_carry__6_O_UNCONNECTED[3:1],axaddr_incr_p[31]}),
        .S({1'b0,1'b0,1'b0,axi_mc_incr_cmd_byte_addr__0[28]}));
  FDRE \axaddr_incr_reg[0] 
       (.C(sys_rst),
        .CE(E),
        .D(axready_reg[0]),
        .Q(\axaddr_incr_reg[31]_0 [0]),
        .R(SS));
  FDRE \axaddr_incr_reg[10] 
       (.C(sys_rst),
        .CE(E),
        .D(axready_reg[10]),
        .Q(\axaddr_incr_reg[31]_0 [10]),
        .R(SS));
  FDRE \axaddr_incr_reg[11] 
       (.C(sys_rst),
        .CE(E),
        .D(axready_reg[11]),
        .Q(\axaddr_incr_reg[31]_0 [11]),
        .R(SS));
  FDRE \axaddr_incr_reg[12] 
       (.C(sys_rst),
        .CE(E),
        .D(axready_reg[12]),
        .Q(\axaddr_incr_reg[31]_0 [12]),
        .R(SS));
  FDRE \axaddr_incr_reg[13] 
       (.C(sys_rst),
        .CE(E),
        .D(axready_reg[13]),
        .Q(\axaddr_incr_reg[31]_0 [13]),
        .R(SS));
  FDRE \axaddr_incr_reg[14] 
       (.C(sys_rst),
        .CE(E),
        .D(axready_reg[14]),
        .Q(\axaddr_incr_reg[31]_0 [14]),
        .R(SS));
  FDRE \axaddr_incr_reg[15] 
       (.C(sys_rst),
        .CE(E),
        .D(axready_reg[15]),
        .Q(\axaddr_incr_reg[31]_0 [15]),
        .R(SS));
  FDRE \axaddr_incr_reg[16] 
       (.C(sys_rst),
        .CE(E),
        .D(axready_reg[16]),
        .Q(\axaddr_incr_reg[31]_0 [16]),
        .R(SS));
  FDRE \axaddr_incr_reg[17] 
       (.C(sys_rst),
        .CE(E),
        .D(axready_reg[17]),
        .Q(\axaddr_incr_reg[31]_0 [17]),
        .R(SS));
  FDRE \axaddr_incr_reg[18] 
       (.C(sys_rst),
        .CE(E),
        .D(axready_reg[18]),
        .Q(\axaddr_incr_reg[31]_0 [18]),
        .R(SS));
  FDRE \axaddr_incr_reg[19] 
       (.C(sys_rst),
        .CE(E),
        .D(axready_reg[19]),
        .Q(\axaddr_incr_reg[31]_0 [19]),
        .R(SS));
  FDRE \axaddr_incr_reg[1] 
       (.C(sys_rst),
        .CE(E),
        .D(axready_reg[1]),
        .Q(\axaddr_incr_reg[31]_0 [1]),
        .R(SS));
  FDRE \axaddr_incr_reg[20] 
       (.C(sys_rst),
        .CE(E),
        .D(axready_reg[20]),
        .Q(\axaddr_incr_reg[31]_0 [20]),
        .R(SS));
  FDRE \axaddr_incr_reg[21] 
       (.C(sys_rst),
        .CE(E),
        .D(axready_reg[21]),
        .Q(\axaddr_incr_reg[31]_0 [21]),
        .R(SS));
  FDRE \axaddr_incr_reg[22] 
       (.C(sys_rst),
        .CE(E),
        .D(axready_reg[22]),
        .Q(\axaddr_incr_reg[31]_0 [22]),
        .R(SS));
  FDRE \axaddr_incr_reg[23] 
       (.C(sys_rst),
        .CE(E),
        .D(axready_reg[23]),
        .Q(\axaddr_incr_reg[31]_0 [23]),
        .R(SS));
  FDRE \axaddr_incr_reg[24] 
       (.C(sys_rst),
        .CE(E),
        .D(axready_reg[24]),
        .Q(\axaddr_incr_reg[31]_0 [24]),
        .R(SS));
  FDRE \axaddr_incr_reg[25] 
       (.C(sys_rst),
        .CE(E),
        .D(axready_reg[25]),
        .Q(\axaddr_incr_reg[31]_0 [25]),
        .R(SS));
  FDRE \axaddr_incr_reg[26] 
       (.C(sys_rst),
        .CE(E),
        .D(axready_reg[26]),
        .Q(\axaddr_incr_reg[31]_0 [26]),
        .R(SS));
  FDRE \axaddr_incr_reg[27] 
       (.C(sys_rst),
        .CE(E),
        .D(axready_reg[27]),
        .Q(\axaddr_incr_reg[31]_0 [27]),
        .R(SS));
  FDRE \axaddr_incr_reg[28] 
       (.C(sys_rst),
        .CE(E),
        .D(axready_reg[28]),
        .Q(\axaddr_incr_reg[31]_0 [28]),
        .R(SS));
  FDRE \axaddr_incr_reg[29] 
       (.C(sys_rst),
        .CE(E),
        .D(axready_reg[29]),
        .Q(\axaddr_incr_reg[31]_0 [29]),
        .R(SS));
  FDRE \axaddr_incr_reg[2] 
       (.C(sys_rst),
        .CE(E),
        .D(axready_reg[2]),
        .Q(\axaddr_incr_reg[31]_0 [2]),
        .R(SS));
  FDRE \axaddr_incr_reg[30] 
       (.C(sys_rst),
        .CE(E),
        .D(axready_reg[30]),
        .Q(\axaddr_incr_reg[31]_0 [30]),
        .R(SS));
  FDRE \axaddr_incr_reg[31] 
       (.C(sys_rst),
        .CE(E),
        .D(axready_reg[31]),
        .Q(\axaddr_incr_reg[31]_0 [31]),
        .R(SS));
  FDRE \axaddr_incr_reg[3] 
       (.C(sys_rst),
        .CE(E),
        .D(axready_reg[3]),
        .Q(\axaddr_incr_reg[31]_0 [3]),
        .R(SS));
  FDRE \axaddr_incr_reg[4] 
       (.C(sys_rst),
        .CE(E),
        .D(axready_reg[4]),
        .Q(\axaddr_incr_reg[31]_0 [4]),
        .R(SS));
  FDRE \axaddr_incr_reg[5] 
       (.C(sys_rst),
        .CE(E),
        .D(axready_reg[5]),
        .Q(\axaddr_incr_reg[31]_0 [5]),
        .R(SS));
  FDRE \axaddr_incr_reg[6] 
       (.C(sys_rst),
        .CE(E),
        .D(axready_reg[6]),
        .Q(\axaddr_incr_reg[31]_0 [6]),
        .R(SS));
  FDRE \axaddr_incr_reg[7] 
       (.C(sys_rst),
        .CE(E),
        .D(axready_reg[7]),
        .Q(\axaddr_incr_reg[31]_0 [7]),
        .R(SS));
  FDRE \axaddr_incr_reg[8] 
       (.C(sys_rst),
        .CE(E),
        .D(axready_reg[8]),
        .Q(\axaddr_incr_reg[31]_0 [8]),
        .R(SS));
  FDRE \axaddr_incr_reg[9] 
       (.C(sys_rst),
        .CE(E),
        .D(axready_reg[9]),
        .Q(\axaddr_incr_reg[31]_0 [9]),
        .R(SS));
  FDSE \axlen_cnt_reg[0] 
       (.C(sys_rst),
        .CE(E),
        .D(D[0]),
        .Q(Q[0]),
        .S(SS));
  FDSE \axlen_cnt_reg[1] 
       (.C(sys_rst),
        .CE(E),
        .D(D[1]),
        .Q(Q[1]),
        .S(SS));
  FDSE \axlen_cnt_reg[2] 
       (.C(sys_rst),
        .CE(E),
        .D(D[2]),
        .Q(Q[2]),
        .S(SS));
  FDSE \axlen_cnt_reg[3] 
       (.C(sys_rst),
        .CE(E),
        .D(D[3]),
        .Q(Q[3]),
        .S(SS));
  FDRE \axlen_cnt_reg[4] 
       (.C(sys_rst),
        .CE(E),
        .D(D[4]),
        .Q(Q[4]),
        .R(SS));
  FDRE \axlen_cnt_reg[5] 
       (.C(sys_rst),
        .CE(E),
        .D(D[5]),
        .Q(Q[5]),
        .R(SS));
  FDRE \axlen_cnt_reg[6] 
       (.C(sys_rst),
        .CE(E),
        .D(D[6]),
        .Q(Q[6]),
        .R(SS));
  FDRE \axlen_cnt_reg[7] 
       (.C(sys_rst),
        .CE(E),
        .D(D[7]),
        .Q(Q[7]),
        .R(SS));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_0_axi_mc_incr_cmd" *) 
module Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_axi_mc_incr_cmd__parameterized0
   (out,
    Q,
    \axaddr_incr_reg[31]_0 ,
    in0,
    DI,
    S,
    axready_reg,
    axready_reg_0,
    axready_reg_1,
    axready_reg_2,
    axready_reg_3,
    axready_reg_4,
    axready_reg_5,
    SS,
    E,
    D,
    sys_rst,
    axready_reg_6);
  output [31:0]out;
  output [7:0]Q;
  output [31:0]\axaddr_incr_reg[31]_0 ;
  input [2:0]in0;
  input [0:0]DI;
  input [3:0]S;
  input [3:0]axready_reg;
  input [3:0]axready_reg_0;
  input [3:0]axready_reg_1;
  input [3:0]axready_reg_2;
  input [3:0]axready_reg_3;
  input [3:0]axready_reg_4;
  input [0:0]axready_reg_5;
  input [0:0]SS;
  input [0:0]E;
  input [7:0]D;
  input sys_rst;
  input [31:0]axready_reg_6;

  wire [7:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire [7:0]Q;
  wire [3:0]S;
  wire [0:0]SS;
  (* RTL_KEEP = "true" *) wire [31:0]axaddr_incr_p;
  wire axaddr_incr_p_reg0_carry__0_n_0;
  wire axaddr_incr_p_reg0_carry__0_n_1;
  wire axaddr_incr_p_reg0_carry__0_n_2;
  wire axaddr_incr_p_reg0_carry__0_n_3;
  wire axaddr_incr_p_reg0_carry__1_n_0;
  wire axaddr_incr_p_reg0_carry__1_n_1;
  wire axaddr_incr_p_reg0_carry__1_n_2;
  wire axaddr_incr_p_reg0_carry__1_n_3;
  wire axaddr_incr_p_reg0_carry__2_n_0;
  wire axaddr_incr_p_reg0_carry__2_n_1;
  wire axaddr_incr_p_reg0_carry__2_n_2;
  wire axaddr_incr_p_reg0_carry__2_n_3;
  wire axaddr_incr_p_reg0_carry__3_n_0;
  wire axaddr_incr_p_reg0_carry__3_n_1;
  wire axaddr_incr_p_reg0_carry__3_n_2;
  wire axaddr_incr_p_reg0_carry__3_n_3;
  wire axaddr_incr_p_reg0_carry__4_n_0;
  wire axaddr_incr_p_reg0_carry__4_n_1;
  wire axaddr_incr_p_reg0_carry__4_n_2;
  wire axaddr_incr_p_reg0_carry__4_n_3;
  wire axaddr_incr_p_reg0_carry__5_n_0;
  wire axaddr_incr_p_reg0_carry__5_n_1;
  wire axaddr_incr_p_reg0_carry__5_n_2;
  wire axaddr_incr_p_reg0_carry__5_n_3;
  wire axaddr_incr_p_reg0_carry_n_0;
  wire axaddr_incr_p_reg0_carry_n_1;
  wire axaddr_incr_p_reg0_carry_n_2;
  wire axaddr_incr_p_reg0_carry_n_3;
  wire [31:0]\axaddr_incr_reg[31]_0 ;
  wire [3:0]axready_reg;
  wire [3:0]axready_reg_0;
  wire [3:0]axready_reg_1;
  wire [3:0]axready_reg_2;
  wire [3:0]axready_reg_3;
  wire [3:0]axready_reg_4;
  wire [0:0]axready_reg_5;
  wire [31:0]axready_reg_6;
  wire sys_rst;
  wire [3:0]NLW_axaddr_incr_p_reg0_carry__6_CO_UNCONNECTED;
  wire [3:1]NLW_axaddr_incr_p_reg0_carry__6_O_UNCONNECTED;

  assign axaddr_incr_p[2:0] = in0[2:0];
  assign out[31:0] = axaddr_incr_p;
  CARRY4 axaddr_incr_p_reg0_carry
       (.CI(1'b0),
        .CO({axaddr_incr_p_reg0_carry_n_0,axaddr_incr_p_reg0_carry_n_1,axaddr_incr_p_reg0_carry_n_2,axaddr_incr_p_reg0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,DI,1'b0}),
        .O(axaddr_incr_p[6:3]),
        .S(S));
  CARRY4 axaddr_incr_p_reg0_carry__0
       (.CI(axaddr_incr_p_reg0_carry_n_0),
        .CO({axaddr_incr_p_reg0_carry__0_n_0,axaddr_incr_p_reg0_carry__0_n_1,axaddr_incr_p_reg0_carry__0_n_2,axaddr_incr_p_reg0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(axaddr_incr_p[10:7]),
        .S(axready_reg));
  CARRY4 axaddr_incr_p_reg0_carry__1
       (.CI(axaddr_incr_p_reg0_carry__0_n_0),
        .CO({axaddr_incr_p_reg0_carry__1_n_0,axaddr_incr_p_reg0_carry__1_n_1,axaddr_incr_p_reg0_carry__1_n_2,axaddr_incr_p_reg0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(axaddr_incr_p[14:11]),
        .S(axready_reg_0));
  CARRY4 axaddr_incr_p_reg0_carry__2
       (.CI(axaddr_incr_p_reg0_carry__1_n_0),
        .CO({axaddr_incr_p_reg0_carry__2_n_0,axaddr_incr_p_reg0_carry__2_n_1,axaddr_incr_p_reg0_carry__2_n_2,axaddr_incr_p_reg0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(axaddr_incr_p[18:15]),
        .S(axready_reg_1));
  CARRY4 axaddr_incr_p_reg0_carry__3
       (.CI(axaddr_incr_p_reg0_carry__2_n_0),
        .CO({axaddr_incr_p_reg0_carry__3_n_0,axaddr_incr_p_reg0_carry__3_n_1,axaddr_incr_p_reg0_carry__3_n_2,axaddr_incr_p_reg0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(axaddr_incr_p[22:19]),
        .S(axready_reg_2));
  CARRY4 axaddr_incr_p_reg0_carry__4
       (.CI(axaddr_incr_p_reg0_carry__3_n_0),
        .CO({axaddr_incr_p_reg0_carry__4_n_0,axaddr_incr_p_reg0_carry__4_n_1,axaddr_incr_p_reg0_carry__4_n_2,axaddr_incr_p_reg0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(axaddr_incr_p[26:23]),
        .S(axready_reg_3));
  CARRY4 axaddr_incr_p_reg0_carry__5
       (.CI(axaddr_incr_p_reg0_carry__4_n_0),
        .CO({axaddr_incr_p_reg0_carry__5_n_0,axaddr_incr_p_reg0_carry__5_n_1,axaddr_incr_p_reg0_carry__5_n_2,axaddr_incr_p_reg0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(axaddr_incr_p[30:27]),
        .S(axready_reg_4));
  CARRY4 axaddr_incr_p_reg0_carry__6
       (.CI(axaddr_incr_p_reg0_carry__5_n_0),
        .CO(NLW_axaddr_incr_p_reg0_carry__6_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_axaddr_incr_p_reg0_carry__6_O_UNCONNECTED[3:1],axaddr_incr_p[31]}),
        .S({1'b0,1'b0,1'b0,axready_reg_5}));
  FDRE \axaddr_incr_reg[0] 
       (.C(sys_rst),
        .CE(E),
        .D(axready_reg_6[0]),
        .Q(\axaddr_incr_reg[31]_0 [0]),
        .R(SS));
  FDRE \axaddr_incr_reg[10] 
       (.C(sys_rst),
        .CE(E),
        .D(axready_reg_6[10]),
        .Q(\axaddr_incr_reg[31]_0 [10]),
        .R(SS));
  FDRE \axaddr_incr_reg[11] 
       (.C(sys_rst),
        .CE(E),
        .D(axready_reg_6[11]),
        .Q(\axaddr_incr_reg[31]_0 [11]),
        .R(SS));
  FDRE \axaddr_incr_reg[12] 
       (.C(sys_rst),
        .CE(E),
        .D(axready_reg_6[12]),
        .Q(\axaddr_incr_reg[31]_0 [12]),
        .R(SS));
  FDRE \axaddr_incr_reg[13] 
       (.C(sys_rst),
        .CE(E),
        .D(axready_reg_6[13]),
        .Q(\axaddr_incr_reg[31]_0 [13]),
        .R(SS));
  FDRE \axaddr_incr_reg[14] 
       (.C(sys_rst),
        .CE(E),
        .D(axready_reg_6[14]),
        .Q(\axaddr_incr_reg[31]_0 [14]),
        .R(SS));
  FDRE \axaddr_incr_reg[15] 
       (.C(sys_rst),
        .CE(E),
        .D(axready_reg_6[15]),
        .Q(\axaddr_incr_reg[31]_0 [15]),
        .R(SS));
  FDRE \axaddr_incr_reg[16] 
       (.C(sys_rst),
        .CE(E),
        .D(axready_reg_6[16]),
        .Q(\axaddr_incr_reg[31]_0 [16]),
        .R(SS));
  FDRE \axaddr_incr_reg[17] 
       (.C(sys_rst),
        .CE(E),
        .D(axready_reg_6[17]),
        .Q(\axaddr_incr_reg[31]_0 [17]),
        .R(SS));
  FDRE \axaddr_incr_reg[18] 
       (.C(sys_rst),
        .CE(E),
        .D(axready_reg_6[18]),
        .Q(\axaddr_incr_reg[31]_0 [18]),
        .R(SS));
  FDRE \axaddr_incr_reg[19] 
       (.C(sys_rst),
        .CE(E),
        .D(axready_reg_6[19]),
        .Q(\axaddr_incr_reg[31]_0 [19]),
        .R(SS));
  FDRE \axaddr_incr_reg[1] 
       (.C(sys_rst),
        .CE(E),
        .D(axready_reg_6[1]),
        .Q(\axaddr_incr_reg[31]_0 [1]),
        .R(SS));
  FDRE \axaddr_incr_reg[20] 
       (.C(sys_rst),
        .CE(E),
        .D(axready_reg_6[20]),
        .Q(\axaddr_incr_reg[31]_0 [20]),
        .R(SS));
  FDRE \axaddr_incr_reg[21] 
       (.C(sys_rst),
        .CE(E),
        .D(axready_reg_6[21]),
        .Q(\axaddr_incr_reg[31]_0 [21]),
        .R(SS));
  FDRE \axaddr_incr_reg[22] 
       (.C(sys_rst),
        .CE(E),
        .D(axready_reg_6[22]),
        .Q(\axaddr_incr_reg[31]_0 [22]),
        .R(SS));
  FDRE \axaddr_incr_reg[23] 
       (.C(sys_rst),
        .CE(E),
        .D(axready_reg_6[23]),
        .Q(\axaddr_incr_reg[31]_0 [23]),
        .R(SS));
  FDRE \axaddr_incr_reg[24] 
       (.C(sys_rst),
        .CE(E),
        .D(axready_reg_6[24]),
        .Q(\axaddr_incr_reg[31]_0 [24]),
        .R(SS));
  FDRE \axaddr_incr_reg[25] 
       (.C(sys_rst),
        .CE(E),
        .D(axready_reg_6[25]),
        .Q(\axaddr_incr_reg[31]_0 [25]),
        .R(SS));
  FDRE \axaddr_incr_reg[26] 
       (.C(sys_rst),
        .CE(E),
        .D(axready_reg_6[26]),
        .Q(\axaddr_incr_reg[31]_0 [26]),
        .R(SS));
  FDRE \axaddr_incr_reg[27] 
       (.C(sys_rst),
        .CE(E),
        .D(axready_reg_6[27]),
        .Q(\axaddr_incr_reg[31]_0 [27]),
        .R(SS));
  FDRE \axaddr_incr_reg[28] 
       (.C(sys_rst),
        .CE(E),
        .D(axready_reg_6[28]),
        .Q(\axaddr_incr_reg[31]_0 [28]),
        .R(SS));
  FDRE \axaddr_incr_reg[29] 
       (.C(sys_rst),
        .CE(E),
        .D(axready_reg_6[29]),
        .Q(\axaddr_incr_reg[31]_0 [29]),
        .R(SS));
  FDRE \axaddr_incr_reg[2] 
       (.C(sys_rst),
        .CE(E),
        .D(axready_reg_6[2]),
        .Q(\axaddr_incr_reg[31]_0 [2]),
        .R(SS));
  FDRE \axaddr_incr_reg[30] 
       (.C(sys_rst),
        .CE(E),
        .D(axready_reg_6[30]),
        .Q(\axaddr_incr_reg[31]_0 [30]),
        .R(SS));
  FDRE \axaddr_incr_reg[31] 
       (.C(sys_rst),
        .CE(E),
        .D(axready_reg_6[31]),
        .Q(\axaddr_incr_reg[31]_0 [31]),
        .R(SS));
  FDRE \axaddr_incr_reg[3] 
       (.C(sys_rst),
        .CE(E),
        .D(axready_reg_6[3]),
        .Q(\axaddr_incr_reg[31]_0 [3]),
        .R(SS));
  FDRE \axaddr_incr_reg[4] 
       (.C(sys_rst),
        .CE(E),
        .D(axready_reg_6[4]),
        .Q(\axaddr_incr_reg[31]_0 [4]),
        .R(SS));
  FDRE \axaddr_incr_reg[5] 
       (.C(sys_rst),
        .CE(E),
        .D(axready_reg_6[5]),
        .Q(\axaddr_incr_reg[31]_0 [5]),
        .R(SS));
  FDRE \axaddr_incr_reg[6] 
       (.C(sys_rst),
        .CE(E),
        .D(axready_reg_6[6]),
        .Q(\axaddr_incr_reg[31]_0 [6]),
        .R(SS));
  FDRE \axaddr_incr_reg[7] 
       (.C(sys_rst),
        .CE(E),
        .D(axready_reg_6[7]),
        .Q(\axaddr_incr_reg[31]_0 [7]),
        .R(SS));
  FDRE \axaddr_incr_reg[8] 
       (.C(sys_rst),
        .CE(E),
        .D(axready_reg_6[8]),
        .Q(\axaddr_incr_reg[31]_0 [8]),
        .R(SS));
  FDRE \axaddr_incr_reg[9] 
       (.C(sys_rst),
        .CE(E),
        .D(axready_reg_6[9]),
        .Q(\axaddr_incr_reg[31]_0 [9]),
        .R(SS));
  FDSE \axlen_cnt_reg[0] 
       (.C(sys_rst),
        .CE(E),
        .D(D[0]),
        .Q(Q[0]),
        .S(SS));
  FDSE \axlen_cnt_reg[1] 
       (.C(sys_rst),
        .CE(E),
        .D(D[1]),
        .Q(Q[1]),
        .S(SS));
  FDSE \axlen_cnt_reg[2] 
       (.C(sys_rst),
        .CE(E),
        .D(D[2]),
        .Q(Q[2]),
        .S(SS));
  FDSE \axlen_cnt_reg[3] 
       (.C(sys_rst),
        .CE(E),
        .D(D[3]),
        .Q(Q[3]),
        .S(SS));
  FDRE \axlen_cnt_reg[4] 
       (.C(sys_rst),
        .CE(E),
        .D(D[4]),
        .Q(Q[4]),
        .R(SS));
  FDRE \axlen_cnt_reg[5] 
       (.C(sys_rst),
        .CE(E),
        .D(D[5]),
        .Q(Q[5]),
        .R(SS));
  FDRE \axlen_cnt_reg[6] 
       (.C(sys_rst),
        .CE(E),
        .D(D[6]),
        .Q(Q[6]),
        .R(SS));
  FDRE \axlen_cnt_reg[7] 
       (.C(sys_rst),
        .CE(E),
        .D(D[7]),
        .Q(Q[7]),
        .R(SS));
endmodule

module Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_axi_mc_r_channel
   (E,
    rd_cmd_en,
    app_en_ns1,
    s_axi_rvalid,
    s_axi_rlast,
    \s_axi_rresp[1] ,
    s_axi_rid,
    \RD_PRI_REG.wr_cmd_hold_reg ,
    wr_cmd_en,
    app_rdy,
    reset,
    app_en_r1,
    rd_data_en,
    s_axi_rready,
    r_push,
    arvalid_int,
    in,
    sys_rst,
    \axid_reg[0] ,
    SS);
  output [0:0]E;
  output rd_cmd_en;
  output app_en_ns1;
  output s_axi_rvalid;
  output s_axi_rlast;
  output [128:0]\s_axi_rresp[1] ;
  output [0:0]s_axi_rid;
  input \RD_PRI_REG.wr_cmd_hold_reg ;
  input wr_cmd_en;
  input app_rdy;
  input reset;
  input app_en_r1;
  input rd_data_en;
  input s_axi_rready;
  input r_push;
  input arvalid_int;
  input [127:0]in;
  input sys_rst;
  input [1:0]\axid_reg[0] ;
  input [0:0]SS;

  wire [0:0]E;
  wire \RD_PRI_REG.wr_cmd_hold_reg ;
  wire [0:0]SS;
  wire app_en_ns1;
  wire app_en_r1;
  wire app_rdy;
  wire arvalid_int;
  wire assert_rlast;
  wire [1:0]\axid_reg[0] ;
  wire [127:0]in;
  wire load_stage1;
  wire p_0_in;
  wire r_push;
  wire rd_cmd_en;
  wire rd_data_en;
  wire rd_data_fifo_0_n_5;
  wire rd_data_fifo_0_n_6;
  wire reset;
  wire [0:0]s_axi_rid;
  wire s_axi_rlast;
  wire s_axi_rready;
  wire [128:0]\s_axi_rresp[1] ;
  wire s_axi_rvalid;
  (* RTL_KEEP = "yes" *) wire [1:0]state;
  wire sys_rst;
  wire tr_empty;
  wire [3:0]trans_buf_out_r1;
  wire \trans_buf_out_r[0]_i_1_n_0 ;
  wire \trans_buf_out_r[2]_i_1_n_0 ;
  wire \trans_buf_out_r[3]_i_1_n_0 ;
  wire \trans_buf_out_r_reg_n_0_[0] ;
  wire [3:0]trans_out;
  wire transaction_fifo_0_n_0;
  wire transaction_fifo_0_n_3;
  wire wr_cmd_en;

  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(rd_data_fifo_0_n_6),
        .Q(state[0]),
        .R(SS));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(rd_data_fifo_0_n_5),
        .Q(state[1]),
        .R(SS));
  Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_axi_mc_fifo__parameterized0 rd_data_fifo_0
       (.E(E),
        .\FSM_sequential_state_reg[0] (rd_data_fifo_0_n_6),
        .\FSM_sequential_state_reg[1] (rd_data_fifo_0_n_5),
        .\RD_PRI_REG.wr_cmd_hold_reg (\RD_PRI_REG.wr_cmd_hold_reg ),
        .SS(SS),
        .app_en_ns1(app_en_ns1),
        .app_en_r1(app_en_r1),
        .app_rdy(app_rdy),
        .arvalid_int(arvalid_int),
        .\cnt_read_reg[5]_0 (transaction_fifo_0_n_3),
        .in(in),
        .in0(state),
        .out(state),
        .p_0_in(p_0_in),
        .rd_cmd_en(rd_cmd_en),
        .rd_data_en(rd_data_en),
        .reset(reset),
        .s_axi_rready(s_axi_rready),
        .\s_axi_rresp[1] (\s_axi_rresp[1] ),
        .s_axi_rvalid(s_axi_rvalid),
        .sys_rst(sys_rst),
        .tr_empty(tr_empty),
        .\trans_buf_out_r_reg[0] (\trans_buf_out_r_reg_n_0_[0] ),
        .wr_cmd_en(wr_cmd_en));
  LUT2 #(
    .INIT(4'h2)) 
    s_axi_rlast_INST_0
       (.I0(assert_rlast),
        .I1(\trans_buf_out_r_reg_n_0_[0] ),
        .O(s_axi_rlast));
  FDRE \trans_buf_out_r1_reg[0] 
       (.C(sys_rst),
        .CE(transaction_fifo_0_n_0),
        .D(trans_out[0]),
        .Q(trans_buf_out_r1[0]),
        .R(1'b0));
  FDRE \trans_buf_out_r1_reg[2] 
       (.C(sys_rst),
        .CE(transaction_fifo_0_n_0),
        .D(trans_out[2]),
        .Q(trans_buf_out_r1[2]),
        .R(1'b0));
  FDRE \trans_buf_out_r1_reg[3] 
       (.C(sys_rst),
        .CE(transaction_fifo_0_n_0),
        .D(trans_out[3]),
        .Q(trans_buf_out_r1[3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFB08FFFFFB080000)) 
    \trans_buf_out_r[0]_i_1 
       (.I0(trans_buf_out_r1[0]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(trans_out[0]),
        .I4(load_stage1),
        .I5(\trans_buf_out_r_reg_n_0_[0] ),
        .O(\trans_buf_out_r[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFB08FFFFFB080000)) 
    \trans_buf_out_r[2]_i_1 
       (.I0(trans_buf_out_r1[2]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(trans_out[2]),
        .I4(load_stage1),
        .I5(assert_rlast),
        .O(\trans_buf_out_r[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFB08FFFFFB080000)) 
    \trans_buf_out_r[3]_i_1 
       (.I0(trans_buf_out_r1[3]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(trans_out[3]),
        .I4(load_stage1),
        .I5(s_axi_rid),
        .O(\trans_buf_out_r[3]_i_1_n_0 ));
  FDRE \trans_buf_out_r_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\trans_buf_out_r[0]_i_1_n_0 ),
        .Q(\trans_buf_out_r_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \trans_buf_out_r_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\trans_buf_out_r[2]_i_1_n_0 ),
        .Q(assert_rlast),
        .R(1'b0));
  FDRE \trans_buf_out_r_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\trans_buf_out_r[3]_i_1_n_0 ),
        .Q(s_axi_rid),
        .R(1'b0));
  Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_axi_mc_fifo__parameterized1 transaction_fifo_0
       (.E(transaction_fifo_0_n_0),
        .SS(SS),
        .app_en_r1_reg(transaction_fifo_0_n_3),
        .\axid_reg[0] (\axid_reg[0] ),
        .load_stage1(load_stage1),
        .out(state),
        .p_0_in(p_0_in),
        .r_push(r_push),
        .sys_rst(sys_rst),
        .tr_empty(tr_empty),
        .\trans_buf_out_r1_reg[3] ({trans_out[3:2],trans_out[0]}));
endmodule

module Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_axi_mc_w_channel
   (wvalid_int,
    s_axi_wready,
    mc_app_wdf_wren_reg,
    mc_app_wdf_last_reg,
    \mc_app_wdf_data_reg_reg[127]_0 ,
    \mc_app_wdf_mask_reg_reg[15]_0 ,
    SS,
    sys_rst,
    app_wdf_wren,
    app_wdf_end,
    app_rdy_r_reg,
    s_axi_wvalid,
    s_axi_wdata,
    app_wdf_rdy,
    s_axi_wstrb);
  output wvalid_int;
  output s_axi_wready;
  output mc_app_wdf_wren_reg;
  output mc_app_wdf_last_reg;
  output [127:0]\mc_app_wdf_data_reg_reg[127]_0 ;
  output [15:0]\mc_app_wdf_mask_reg_reg[15]_0 ;
  input [0:0]SS;
  input sys_rst;
  input app_wdf_wren;
  input app_wdf_end;
  input app_rdy_r_reg;
  input s_axi_wvalid;
  input [127:0]s_axi_wdata;
  input app_wdf_rdy;
  input [15:0]s_axi_wstrb;

  wire [0:0]SS;
  wire app_rdy_r_reg;
  wire app_wdf_end;
  wire app_wdf_rdy;
  wire app_wdf_wren;
  wire [127:0]mc_app_wdf_data_reg;
  wire [127:0]\mc_app_wdf_data_reg_reg[127]_0 ;
  wire mc_app_wdf_last_reg;
  wire [15:0]mc_app_wdf_mask_reg;
  wire [15:0]\mc_app_wdf_mask_reg_reg[15]_0 ;
  wire mc_app_wdf_wren_reg;
  wire [127:0]next_wdf_data;
  wire [15:0]next_wdf_mask;
  wire [127:0]s_axi_wdata;
  wire s_axi_wready;
  wire [15:0]s_axi_wstrb;
  wire s_axi_wvalid;
  wire sys_rst;
  wire valid;
  wire [127:0]wdf_data;
  wire [15:0]wdf_mask;
  wire wready_i_1_n_0;
  wire wready_reg_rep__0_n_0;
  wire wready_reg_rep_n_0;
  wire wready_rep__0_i_1_n_0;
  wire wready_rep_i_1_n_0;
  wire wvalid_int;

  (* SOFT_HLUTNM = "soft_lutpair845" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \app_wdf_data_r1[0]_i_1 
       (.I0(s_axi_wdata[0]),
        .I1(s_axi_wready),
        .I2(wdf_data[0]),
        .I3(app_wdf_rdy),
        .I4(mc_app_wdf_data_reg[0]),
        .O(\mc_app_wdf_data_reg_reg[127]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair745" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \app_wdf_data_r1[100]_i_1 
       (.I0(s_axi_wdata[100]),
        .I1(wready_reg_rep_n_0),
        .I2(wdf_data[100]),
        .I3(app_wdf_rdy),
        .I4(mc_app_wdf_data_reg[100]),
        .O(\mc_app_wdf_data_reg_reg[127]_0 [100]));
  (* SOFT_HLUTNM = "soft_lutpair744" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \app_wdf_data_r1[101]_i_1 
       (.I0(s_axi_wdata[101]),
        .I1(wready_reg_rep_n_0),
        .I2(wdf_data[101]),
        .I3(app_wdf_rdy),
        .I4(mc_app_wdf_data_reg[101]),
        .O(\mc_app_wdf_data_reg_reg[127]_0 [101]));
  (* SOFT_HLUTNM = "soft_lutpair743" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \app_wdf_data_r1[102]_i_1 
       (.I0(s_axi_wdata[102]),
        .I1(wready_reg_rep_n_0),
        .I2(wdf_data[102]),
        .I3(app_wdf_rdy),
        .I4(mc_app_wdf_data_reg[102]),
        .O(\mc_app_wdf_data_reg_reg[127]_0 [102]));
  (* SOFT_HLUTNM = "soft_lutpair742" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \app_wdf_data_r1[103]_i_1 
       (.I0(s_axi_wdata[103]),
        .I1(wready_reg_rep_n_0),
        .I2(wdf_data[103]),
        .I3(app_wdf_rdy),
        .I4(mc_app_wdf_data_reg[103]),
        .O(\mc_app_wdf_data_reg_reg[127]_0 [103]));
  (* SOFT_HLUTNM = "soft_lutpair741" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \app_wdf_data_r1[104]_i_1 
       (.I0(s_axi_wdata[104]),
        .I1(wready_reg_rep_n_0),
        .I2(wdf_data[104]),
        .I3(app_wdf_rdy),
        .I4(mc_app_wdf_data_reg[104]),
        .O(\mc_app_wdf_data_reg_reg[127]_0 [104]));
  (* SOFT_HLUTNM = "soft_lutpair740" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \app_wdf_data_r1[105]_i_1 
       (.I0(s_axi_wdata[105]),
        .I1(wready_reg_rep_n_0),
        .I2(wdf_data[105]),
        .I3(app_wdf_rdy),
        .I4(mc_app_wdf_data_reg[105]),
        .O(\mc_app_wdf_data_reg_reg[127]_0 [105]));
  (* SOFT_HLUTNM = "soft_lutpair739" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \app_wdf_data_r1[106]_i_1 
       (.I0(s_axi_wdata[106]),
        .I1(wready_reg_rep_n_0),
        .I2(wdf_data[106]),
        .I3(app_wdf_rdy),
        .I4(mc_app_wdf_data_reg[106]),
        .O(\mc_app_wdf_data_reg_reg[127]_0 [106]));
  (* SOFT_HLUTNM = "soft_lutpair738" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \app_wdf_data_r1[107]_i_1 
       (.I0(s_axi_wdata[107]),
        .I1(wready_reg_rep_n_0),
        .I2(wdf_data[107]),
        .I3(app_wdf_rdy),
        .I4(mc_app_wdf_data_reg[107]),
        .O(\mc_app_wdf_data_reg_reg[127]_0 [107]));
  (* SOFT_HLUTNM = "soft_lutpair737" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \app_wdf_data_r1[108]_i_1 
       (.I0(s_axi_wdata[108]),
        .I1(wready_reg_rep_n_0),
        .I2(wdf_data[108]),
        .I3(app_wdf_rdy),
        .I4(mc_app_wdf_data_reg[108]),
        .O(\mc_app_wdf_data_reg_reg[127]_0 [108]));
  (* SOFT_HLUTNM = "soft_lutpair736" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \app_wdf_data_r1[109]_i_1 
       (.I0(s_axi_wdata[109]),
        .I1(wready_reg_rep_n_0),
        .I2(wdf_data[109]),
        .I3(app_wdf_rdy),
        .I4(mc_app_wdf_data_reg[109]),
        .O(\mc_app_wdf_data_reg_reg[127]_0 [109]));
  (* SOFT_HLUTNM = "soft_lutpair835" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \app_wdf_data_r1[10]_i_1 
       (.I0(s_axi_wdata[10]),
        .I1(s_axi_wready),
        .I2(wdf_data[10]),
        .I3(app_wdf_rdy),
        .I4(mc_app_wdf_data_reg[10]),
        .O(\mc_app_wdf_data_reg_reg[127]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair735" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \app_wdf_data_r1[110]_i_1 
       (.I0(s_axi_wdata[110]),
        .I1(wready_reg_rep_n_0),
        .I2(wdf_data[110]),
        .I3(app_wdf_rdy),
        .I4(mc_app_wdf_data_reg[110]),
        .O(\mc_app_wdf_data_reg_reg[127]_0 [110]));
  (* SOFT_HLUTNM = "soft_lutpair734" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \app_wdf_data_r1[111]_i_1 
       (.I0(s_axi_wdata[111]),
        .I1(wready_reg_rep_n_0),
        .I2(wdf_data[111]),
        .I3(app_wdf_rdy),
        .I4(mc_app_wdf_data_reg[111]),
        .O(\mc_app_wdf_data_reg_reg[127]_0 [111]));
  (* SOFT_HLUTNM = "soft_lutpair733" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \app_wdf_data_r1[112]_i_1 
       (.I0(s_axi_wdata[112]),
        .I1(wready_reg_rep_n_0),
        .I2(wdf_data[112]),
        .I3(app_wdf_rdy),
        .I4(mc_app_wdf_data_reg[112]),
        .O(\mc_app_wdf_data_reg_reg[127]_0 [112]));
  (* SOFT_HLUTNM = "soft_lutpair732" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \app_wdf_data_r1[113]_i_1 
       (.I0(s_axi_wdata[113]),
        .I1(wready_reg_rep_n_0),
        .I2(wdf_data[113]),
        .I3(app_wdf_rdy),
        .I4(mc_app_wdf_data_reg[113]),
        .O(\mc_app_wdf_data_reg_reg[127]_0 [113]));
  (* SOFT_HLUTNM = "soft_lutpair731" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \app_wdf_data_r1[114]_i_1 
       (.I0(s_axi_wdata[114]),
        .I1(wready_reg_rep_n_0),
        .I2(wdf_data[114]),
        .I3(app_wdf_rdy),
        .I4(mc_app_wdf_data_reg[114]),
        .O(\mc_app_wdf_data_reg_reg[127]_0 [114]));
  (* SOFT_HLUTNM = "soft_lutpair730" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \app_wdf_data_r1[115]_i_1 
       (.I0(s_axi_wdata[115]),
        .I1(wready_reg_rep_n_0),
        .I2(wdf_data[115]),
        .I3(app_wdf_rdy),
        .I4(mc_app_wdf_data_reg[115]),
        .O(\mc_app_wdf_data_reg_reg[127]_0 [115]));
  (* SOFT_HLUTNM = "soft_lutpair729" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \app_wdf_data_r1[116]_i_1 
       (.I0(s_axi_wdata[116]),
        .I1(wready_reg_rep_n_0),
        .I2(wdf_data[116]),
        .I3(app_wdf_rdy),
        .I4(mc_app_wdf_data_reg[116]),
        .O(\mc_app_wdf_data_reg_reg[127]_0 [116]));
  (* SOFT_HLUTNM = "soft_lutpair728" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \app_wdf_data_r1[117]_i_1 
       (.I0(s_axi_wdata[117]),
        .I1(wready_reg_rep_n_0),
        .I2(wdf_data[117]),
        .I3(app_wdf_rdy),
        .I4(mc_app_wdf_data_reg[117]),
        .O(\mc_app_wdf_data_reg_reg[127]_0 [117]));
  (* SOFT_HLUTNM = "soft_lutpair727" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \app_wdf_data_r1[118]_i_1 
       (.I0(s_axi_wdata[118]),
        .I1(wready_reg_rep_n_0),
        .I2(wdf_data[118]),
        .I3(app_wdf_rdy),
        .I4(mc_app_wdf_data_reg[118]),
        .O(\mc_app_wdf_data_reg_reg[127]_0 [118]));
  (* SOFT_HLUTNM = "soft_lutpair726" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \app_wdf_data_r1[119]_i_1 
       (.I0(s_axi_wdata[119]),
        .I1(wready_reg_rep_n_0),
        .I2(wdf_data[119]),
        .I3(app_wdf_rdy),
        .I4(mc_app_wdf_data_reg[119]),
        .O(\mc_app_wdf_data_reg_reg[127]_0 [119]));
  (* SOFT_HLUTNM = "soft_lutpair834" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \app_wdf_data_r1[11]_i_1 
       (.I0(s_axi_wdata[11]),
        .I1(s_axi_wready),
        .I2(wdf_data[11]),
        .I3(app_wdf_rdy),
        .I4(mc_app_wdf_data_reg[11]),
        .O(\mc_app_wdf_data_reg_reg[127]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair725" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \app_wdf_data_r1[120]_i_1 
       (.I0(s_axi_wdata[120]),
        .I1(wready_reg_rep__0_n_0),
        .I2(wdf_data[120]),
        .I3(app_wdf_rdy),
        .I4(mc_app_wdf_data_reg[120]),
        .O(\mc_app_wdf_data_reg_reg[127]_0 [120]));
  (* SOFT_HLUTNM = "soft_lutpair724" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \app_wdf_data_r1[121]_i_1 
       (.I0(s_axi_wdata[121]),
        .I1(wready_reg_rep__0_n_0),
        .I2(wdf_data[121]),
        .I3(app_wdf_rdy),
        .I4(mc_app_wdf_data_reg[121]),
        .O(\mc_app_wdf_data_reg_reg[127]_0 [121]));
  (* SOFT_HLUTNM = "soft_lutpair723" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \app_wdf_data_r1[122]_i_1 
       (.I0(s_axi_wdata[122]),
        .I1(wready_reg_rep__0_n_0),
        .I2(wdf_data[122]),
        .I3(app_wdf_rdy),
        .I4(mc_app_wdf_data_reg[122]),
        .O(\mc_app_wdf_data_reg_reg[127]_0 [122]));
  (* SOFT_HLUTNM = "soft_lutpair722" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \app_wdf_data_r1[123]_i_1 
       (.I0(s_axi_wdata[123]),
        .I1(wready_reg_rep__0_n_0),
        .I2(wdf_data[123]),
        .I3(app_wdf_rdy),
        .I4(mc_app_wdf_data_reg[123]),
        .O(\mc_app_wdf_data_reg_reg[127]_0 [123]));
  (* SOFT_HLUTNM = "soft_lutpair721" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \app_wdf_data_r1[124]_i_1 
       (.I0(s_axi_wdata[124]),
        .I1(wready_reg_rep__0_n_0),
        .I2(wdf_data[124]),
        .I3(app_wdf_rdy),
        .I4(mc_app_wdf_data_reg[124]),
        .O(\mc_app_wdf_data_reg_reg[127]_0 [124]));
  (* SOFT_HLUTNM = "soft_lutpair720" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \app_wdf_data_r1[125]_i_1 
       (.I0(s_axi_wdata[125]),
        .I1(wready_reg_rep__0_n_0),
        .I2(wdf_data[125]),
        .I3(app_wdf_rdy),
        .I4(mc_app_wdf_data_reg[125]),
        .O(\mc_app_wdf_data_reg_reg[127]_0 [125]));
  (* SOFT_HLUTNM = "soft_lutpair719" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \app_wdf_data_r1[126]_i_1 
       (.I0(s_axi_wdata[126]),
        .I1(wready_reg_rep__0_n_0),
        .I2(wdf_data[126]),
        .I3(app_wdf_rdy),
        .I4(mc_app_wdf_data_reg[126]),
        .O(\mc_app_wdf_data_reg_reg[127]_0 [126]));
  (* SOFT_HLUTNM = "soft_lutpair718" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \app_wdf_data_r1[127]_i_1 
       (.I0(s_axi_wdata[127]),
        .I1(wready_reg_rep__0_n_0),
        .I2(wdf_data[127]),
        .I3(app_wdf_rdy),
        .I4(mc_app_wdf_data_reg[127]),
        .O(\mc_app_wdf_data_reg_reg[127]_0 [127]));
  (* SOFT_HLUTNM = "soft_lutpair833" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \app_wdf_data_r1[12]_i_1 
       (.I0(s_axi_wdata[12]),
        .I1(s_axi_wready),
        .I2(wdf_data[12]),
        .I3(app_wdf_rdy),
        .I4(mc_app_wdf_data_reg[12]),
        .O(\mc_app_wdf_data_reg_reg[127]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair832" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \app_wdf_data_r1[13]_i_1 
       (.I0(s_axi_wdata[13]),
        .I1(s_axi_wready),
        .I2(wdf_data[13]),
        .I3(app_wdf_rdy),
        .I4(mc_app_wdf_data_reg[13]),
        .O(\mc_app_wdf_data_reg_reg[127]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair831" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \app_wdf_data_r1[14]_i_1 
       (.I0(s_axi_wdata[14]),
        .I1(s_axi_wready),
        .I2(wdf_data[14]),
        .I3(app_wdf_rdy),
        .I4(mc_app_wdf_data_reg[14]),
        .O(\mc_app_wdf_data_reg_reg[127]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair830" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \app_wdf_data_r1[15]_i_1 
       (.I0(s_axi_wdata[15]),
        .I1(s_axi_wready),
        .I2(wdf_data[15]),
        .I3(app_wdf_rdy),
        .I4(mc_app_wdf_data_reg[15]),
        .O(\mc_app_wdf_data_reg_reg[127]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair829" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \app_wdf_data_r1[16]_i_1 
       (.I0(s_axi_wdata[16]),
        .I1(s_axi_wready),
        .I2(wdf_data[16]),
        .I3(app_wdf_rdy),
        .I4(mc_app_wdf_data_reg[16]),
        .O(\mc_app_wdf_data_reg_reg[127]_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair828" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \app_wdf_data_r1[17]_i_1 
       (.I0(s_axi_wdata[17]),
        .I1(s_axi_wready),
        .I2(wdf_data[17]),
        .I3(app_wdf_rdy),
        .I4(mc_app_wdf_data_reg[17]),
        .O(\mc_app_wdf_data_reg_reg[127]_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair827" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \app_wdf_data_r1[18]_i_1 
       (.I0(s_axi_wdata[18]),
        .I1(s_axi_wready),
        .I2(wdf_data[18]),
        .I3(app_wdf_rdy),
        .I4(mc_app_wdf_data_reg[18]),
        .O(\mc_app_wdf_data_reg_reg[127]_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair825" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \app_wdf_data_r1[19]_i_1 
       (.I0(s_axi_wdata[19]),
        .I1(s_axi_wready),
        .I2(wdf_data[19]),
        .I3(app_wdf_rdy),
        .I4(mc_app_wdf_data_reg[19]),
        .O(\mc_app_wdf_data_reg_reg[127]_0 [19]));
  (* SOFT_HLUTNM = "soft_lutpair843" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \app_wdf_data_r1[1]_i_1 
       (.I0(s_axi_wdata[1]),
        .I1(s_axi_wready),
        .I2(wdf_data[1]),
        .I3(app_wdf_rdy),
        .I4(mc_app_wdf_data_reg[1]),
        .O(\mc_app_wdf_data_reg_reg[127]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair789" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \app_wdf_data_r1[20]_i_1 
       (.I0(s_axi_wdata[20]),
        .I1(s_axi_wready),
        .I2(wdf_data[20]),
        .I3(app_wdf_rdy),
        .I4(mc_app_wdf_data_reg[20]),
        .O(\mc_app_wdf_data_reg_reg[127]_0 [20]));
  (* SOFT_HLUTNM = "soft_lutpair824" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \app_wdf_data_r1[21]_i_1 
       (.I0(s_axi_wdata[21]),
        .I1(s_axi_wready),
        .I2(wdf_data[21]),
        .I3(app_wdf_rdy),
        .I4(mc_app_wdf_data_reg[21]),
        .O(\mc_app_wdf_data_reg_reg[127]_0 [21]));
  (* SOFT_HLUTNM = "soft_lutpair823" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \app_wdf_data_r1[22]_i_1 
       (.I0(s_axi_wdata[22]),
        .I1(s_axi_wready),
        .I2(wdf_data[22]),
        .I3(app_wdf_rdy),
        .I4(mc_app_wdf_data_reg[22]),
        .O(\mc_app_wdf_data_reg_reg[127]_0 [22]));
  (* SOFT_HLUTNM = "soft_lutpair822" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \app_wdf_data_r1[23]_i_1 
       (.I0(s_axi_wdata[23]),
        .I1(s_axi_wready),
        .I2(wdf_data[23]),
        .I3(app_wdf_rdy),
        .I4(mc_app_wdf_data_reg[23]),
        .O(\mc_app_wdf_data_reg_reg[127]_0 [23]));
  (* SOFT_HLUTNM = "soft_lutpair821" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \app_wdf_data_r1[24]_i_1 
       (.I0(s_axi_wdata[24]),
        .I1(s_axi_wready),
        .I2(wdf_data[24]),
        .I3(app_wdf_rdy),
        .I4(mc_app_wdf_data_reg[24]),
        .O(\mc_app_wdf_data_reg_reg[127]_0 [24]));
  (* SOFT_HLUTNM = "soft_lutpair820" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \app_wdf_data_r1[25]_i_1 
       (.I0(s_axi_wdata[25]),
        .I1(s_axi_wready),
        .I2(wdf_data[25]),
        .I3(app_wdf_rdy),
        .I4(mc_app_wdf_data_reg[25]),
        .O(\mc_app_wdf_data_reg_reg[127]_0 [25]));
  (* SOFT_HLUTNM = "soft_lutpair819" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \app_wdf_data_r1[26]_i_1 
       (.I0(s_axi_wdata[26]),
        .I1(s_axi_wready),
        .I2(wdf_data[26]),
        .I3(app_wdf_rdy),
        .I4(mc_app_wdf_data_reg[26]),
        .O(\mc_app_wdf_data_reg_reg[127]_0 [26]));
  (* SOFT_HLUTNM = "soft_lutpair818" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \app_wdf_data_r1[27]_i_1 
       (.I0(s_axi_wdata[27]),
        .I1(s_axi_wready),
        .I2(wdf_data[27]),
        .I3(app_wdf_rdy),
        .I4(mc_app_wdf_data_reg[27]),
        .O(\mc_app_wdf_data_reg_reg[127]_0 [27]));
  (* SOFT_HLUTNM = "soft_lutpair817" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \app_wdf_data_r1[28]_i_1 
       (.I0(s_axi_wdata[28]),
        .I1(s_axi_wready),
        .I2(wdf_data[28]),
        .I3(app_wdf_rdy),
        .I4(mc_app_wdf_data_reg[28]),
        .O(\mc_app_wdf_data_reg_reg[127]_0 [28]));
  (* SOFT_HLUTNM = "soft_lutpair816" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \app_wdf_data_r1[29]_i_1 
       (.I0(s_axi_wdata[29]),
        .I1(s_axi_wready),
        .I2(wdf_data[29]),
        .I3(app_wdf_rdy),
        .I4(mc_app_wdf_data_reg[29]),
        .O(\mc_app_wdf_data_reg_reg[127]_0 [29]));
  (* SOFT_HLUTNM = "soft_lutpair826" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \app_wdf_data_r1[2]_i_1 
       (.I0(s_axi_wdata[2]),
        .I1(s_axi_wready),
        .I2(wdf_data[2]),
        .I3(app_wdf_rdy),
        .I4(mc_app_wdf_data_reg[2]),
        .O(\mc_app_wdf_data_reg_reg[127]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair815" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \app_wdf_data_r1[30]_i_1 
       (.I0(s_axi_wdata[30]),
        .I1(s_axi_wready),
        .I2(wdf_data[30]),
        .I3(app_wdf_rdy),
        .I4(mc_app_wdf_data_reg[30]),
        .O(\mc_app_wdf_data_reg_reg[127]_0 [30]));
  (* SOFT_HLUTNM = "soft_lutpair814" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \app_wdf_data_r1[31]_i_1 
       (.I0(s_axi_wdata[31]),
        .I1(s_axi_wready),
        .I2(wdf_data[31]),
        .I3(app_wdf_rdy),
        .I4(mc_app_wdf_data_reg[31]),
        .O(\mc_app_wdf_data_reg_reg[127]_0 [31]));
  (* SOFT_HLUTNM = "soft_lutpair813" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \app_wdf_data_r1[32]_i_1 
       (.I0(s_axi_wdata[32]),
        .I1(s_axi_wready),
        .I2(wdf_data[32]),
        .I3(app_wdf_rdy),
        .I4(mc_app_wdf_data_reg[32]),
        .O(\mc_app_wdf_data_reg_reg[127]_0 [32]));
  (* SOFT_HLUTNM = "soft_lutpair812" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \app_wdf_data_r1[33]_i_1 
       (.I0(s_axi_wdata[33]),
        .I1(s_axi_wready),
        .I2(wdf_data[33]),
        .I3(app_wdf_rdy),
        .I4(mc_app_wdf_data_reg[33]),
        .O(\mc_app_wdf_data_reg_reg[127]_0 [33]));
  (* SOFT_HLUTNM = "soft_lutpair811" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \app_wdf_data_r1[34]_i_1 
       (.I0(s_axi_wdata[34]),
        .I1(s_axi_wready),
        .I2(wdf_data[34]),
        .I3(app_wdf_rdy),
        .I4(mc_app_wdf_data_reg[34]),
        .O(\mc_app_wdf_data_reg_reg[127]_0 [34]));
  (* SOFT_HLUTNM = "soft_lutpair810" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \app_wdf_data_r1[35]_i_1 
       (.I0(s_axi_wdata[35]),
        .I1(s_axi_wready),
        .I2(wdf_data[35]),
        .I3(app_wdf_rdy),
        .I4(mc_app_wdf_data_reg[35]),
        .O(\mc_app_wdf_data_reg_reg[127]_0 [35]));
  (* SOFT_HLUTNM = "soft_lutpair809" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \app_wdf_data_r1[36]_i_1 
       (.I0(s_axi_wdata[36]),
        .I1(s_axi_wready),
        .I2(wdf_data[36]),
        .I3(app_wdf_rdy),
        .I4(mc_app_wdf_data_reg[36]),
        .O(\mc_app_wdf_data_reg_reg[127]_0 [36]));
  (* SOFT_HLUTNM = "soft_lutpair808" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \app_wdf_data_r1[37]_i_1 
       (.I0(s_axi_wdata[37]),
        .I1(s_axi_wready),
        .I2(wdf_data[37]),
        .I3(app_wdf_rdy),
        .I4(mc_app_wdf_data_reg[37]),
        .O(\mc_app_wdf_data_reg_reg[127]_0 [37]));
  (* SOFT_HLUTNM = "soft_lutpair807" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \app_wdf_data_r1[38]_i_1 
       (.I0(s_axi_wdata[38]),
        .I1(s_axi_wready),
        .I2(wdf_data[38]),
        .I3(app_wdf_rdy),
        .I4(mc_app_wdf_data_reg[38]),
        .O(\mc_app_wdf_data_reg_reg[127]_0 [38]));
  (* SOFT_HLUTNM = "soft_lutpair806" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \app_wdf_data_r1[39]_i_1 
       (.I0(s_axi_wdata[39]),
        .I1(s_axi_wready),
        .I2(wdf_data[39]),
        .I3(app_wdf_rdy),
        .I4(mc_app_wdf_data_reg[39]),
        .O(\mc_app_wdf_data_reg_reg[127]_0 [39]));
  (* SOFT_HLUTNM = "soft_lutpair842" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \app_wdf_data_r1[3]_i_1 
       (.I0(s_axi_wdata[3]),
        .I1(s_axi_wready),
        .I2(wdf_data[3]),
        .I3(app_wdf_rdy),
        .I4(mc_app_wdf_data_reg[3]),
        .O(\mc_app_wdf_data_reg_reg[127]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair805" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \app_wdf_data_r1[40]_i_1 
       (.I0(s_axi_wdata[40]),
        .I1(s_axi_wready),
        .I2(wdf_data[40]),
        .I3(app_wdf_rdy),
        .I4(mc_app_wdf_data_reg[40]),
        .O(\mc_app_wdf_data_reg_reg[127]_0 [40]));
  (* SOFT_HLUTNM = "soft_lutpair804" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \app_wdf_data_r1[41]_i_1 
       (.I0(s_axi_wdata[41]),
        .I1(s_axi_wready),
        .I2(wdf_data[41]),
        .I3(app_wdf_rdy),
        .I4(mc_app_wdf_data_reg[41]),
        .O(\mc_app_wdf_data_reg_reg[127]_0 [41]));
  (* SOFT_HLUTNM = "soft_lutpair803" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \app_wdf_data_r1[42]_i_1 
       (.I0(s_axi_wdata[42]),
        .I1(s_axi_wready),
        .I2(wdf_data[42]),
        .I3(app_wdf_rdy),
        .I4(mc_app_wdf_data_reg[42]),
        .O(\mc_app_wdf_data_reg_reg[127]_0 [42]));
  (* SOFT_HLUTNM = "soft_lutpair802" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \app_wdf_data_r1[43]_i_1 
       (.I0(s_axi_wdata[43]),
        .I1(s_axi_wready),
        .I2(wdf_data[43]),
        .I3(app_wdf_rdy),
        .I4(mc_app_wdf_data_reg[43]),
        .O(\mc_app_wdf_data_reg_reg[127]_0 [43]));
  (* SOFT_HLUTNM = "soft_lutpair801" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \app_wdf_data_r1[44]_i_1 
       (.I0(s_axi_wdata[44]),
        .I1(s_axi_wready),
        .I2(wdf_data[44]),
        .I3(app_wdf_rdy),
        .I4(mc_app_wdf_data_reg[44]),
        .O(\mc_app_wdf_data_reg_reg[127]_0 [44]));
  (* SOFT_HLUTNM = "soft_lutpair800" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \app_wdf_data_r1[45]_i_1 
       (.I0(s_axi_wdata[45]),
        .I1(s_axi_wready),
        .I2(wdf_data[45]),
        .I3(app_wdf_rdy),
        .I4(mc_app_wdf_data_reg[45]),
        .O(\mc_app_wdf_data_reg_reg[127]_0 [45]));
  (* SOFT_HLUTNM = "soft_lutpair799" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \app_wdf_data_r1[46]_i_1 
       (.I0(s_axi_wdata[46]),
        .I1(s_axi_wready),
        .I2(wdf_data[46]),
        .I3(app_wdf_rdy),
        .I4(mc_app_wdf_data_reg[46]),
        .O(\mc_app_wdf_data_reg_reg[127]_0 [46]));
  (* SOFT_HLUTNM = "soft_lutpair798" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \app_wdf_data_r1[47]_i_1 
       (.I0(s_axi_wdata[47]),
        .I1(s_axi_wready),
        .I2(wdf_data[47]),
        .I3(app_wdf_rdy),
        .I4(mc_app_wdf_data_reg[47]),
        .O(\mc_app_wdf_data_reg_reg[127]_0 [47]));
  (* SOFT_HLUTNM = "soft_lutpair797" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \app_wdf_data_r1[48]_i_1 
       (.I0(s_axi_wdata[48]),
        .I1(s_axi_wready),
        .I2(wdf_data[48]),
        .I3(app_wdf_rdy),
        .I4(mc_app_wdf_data_reg[48]),
        .O(\mc_app_wdf_data_reg_reg[127]_0 [48]));
  (* SOFT_HLUTNM = "soft_lutpair796" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \app_wdf_data_r1[49]_i_1 
       (.I0(s_axi_wdata[49]),
        .I1(s_axi_wready),
        .I2(wdf_data[49]),
        .I3(app_wdf_rdy),
        .I4(mc_app_wdf_data_reg[49]),
        .O(\mc_app_wdf_data_reg_reg[127]_0 [49]));
  (* SOFT_HLUTNM = "soft_lutpair841" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \app_wdf_data_r1[4]_i_1 
       (.I0(s_axi_wdata[4]),
        .I1(s_axi_wready),
        .I2(wdf_data[4]),
        .I3(app_wdf_rdy),
        .I4(mc_app_wdf_data_reg[4]),
        .O(\mc_app_wdf_data_reg_reg[127]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair795" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \app_wdf_data_r1[50]_i_1 
       (.I0(s_axi_wdata[50]),
        .I1(s_axi_wready),
        .I2(wdf_data[50]),
        .I3(app_wdf_rdy),
        .I4(mc_app_wdf_data_reg[50]),
        .O(\mc_app_wdf_data_reg_reg[127]_0 [50]));
  (* SOFT_HLUTNM = "soft_lutpair794" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \app_wdf_data_r1[51]_i_1 
       (.I0(s_axi_wdata[51]),
        .I1(s_axi_wready),
        .I2(wdf_data[51]),
        .I3(app_wdf_rdy),
        .I4(mc_app_wdf_data_reg[51]),
        .O(\mc_app_wdf_data_reg_reg[127]_0 [51]));
  (* SOFT_HLUTNM = "soft_lutpair793" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \app_wdf_data_r1[52]_i_1 
       (.I0(s_axi_wdata[52]),
        .I1(s_axi_wready),
        .I2(wdf_data[52]),
        .I3(app_wdf_rdy),
        .I4(mc_app_wdf_data_reg[52]),
        .O(\mc_app_wdf_data_reg_reg[127]_0 [52]));
  (* SOFT_HLUTNM = "soft_lutpair792" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \app_wdf_data_r1[53]_i_1 
       (.I0(s_axi_wdata[53]),
        .I1(s_axi_wready),
        .I2(wdf_data[53]),
        .I3(app_wdf_rdy),
        .I4(mc_app_wdf_data_reg[53]),
        .O(\mc_app_wdf_data_reg_reg[127]_0 [53]));
  (* SOFT_HLUTNM = "soft_lutpair791" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \app_wdf_data_r1[54]_i_1 
       (.I0(s_axi_wdata[54]),
        .I1(wready_reg_rep_n_0),
        .I2(wdf_data[54]),
        .I3(app_wdf_rdy),
        .I4(mc_app_wdf_data_reg[54]),
        .O(\mc_app_wdf_data_reg_reg[127]_0 [54]));
  (* SOFT_HLUTNM = "soft_lutpair790" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \app_wdf_data_r1[55]_i_1 
       (.I0(s_axi_wdata[55]),
        .I1(wready_reg_rep_n_0),
        .I2(wdf_data[55]),
        .I3(app_wdf_rdy),
        .I4(mc_app_wdf_data_reg[55]),
        .O(\mc_app_wdf_data_reg_reg[127]_0 [55]));
  (* SOFT_HLUTNM = "soft_lutpair788" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \app_wdf_data_r1[56]_i_1 
       (.I0(s_axi_wdata[56]),
        .I1(wready_reg_rep_n_0),
        .I2(wdf_data[56]),
        .I3(app_wdf_rdy),
        .I4(mc_app_wdf_data_reg[56]),
        .O(\mc_app_wdf_data_reg_reg[127]_0 [56]));
  (* SOFT_HLUTNM = "soft_lutpair717" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \app_wdf_data_r1[57]_i_1 
       (.I0(s_axi_wdata[57]),
        .I1(wready_reg_rep_n_0),
        .I2(wdf_data[57]),
        .I3(app_wdf_rdy),
        .I4(mc_app_wdf_data_reg[57]),
        .O(\mc_app_wdf_data_reg_reg[127]_0 [57]));
  (* SOFT_HLUTNM = "soft_lutpair787" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \app_wdf_data_r1[58]_i_1 
       (.I0(s_axi_wdata[58]),
        .I1(wready_reg_rep_n_0),
        .I2(wdf_data[58]),
        .I3(app_wdf_rdy),
        .I4(mc_app_wdf_data_reg[58]),
        .O(\mc_app_wdf_data_reg_reg[127]_0 [58]));
  (* SOFT_HLUTNM = "soft_lutpair786" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \app_wdf_data_r1[59]_i_1 
       (.I0(s_axi_wdata[59]),
        .I1(wready_reg_rep_n_0),
        .I2(wdf_data[59]),
        .I3(app_wdf_rdy),
        .I4(mc_app_wdf_data_reg[59]),
        .O(\mc_app_wdf_data_reg_reg[127]_0 [59]));
  (* SOFT_HLUTNM = "soft_lutpair840" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \app_wdf_data_r1[5]_i_1 
       (.I0(s_axi_wdata[5]),
        .I1(s_axi_wready),
        .I2(wdf_data[5]),
        .I3(app_wdf_rdy),
        .I4(mc_app_wdf_data_reg[5]),
        .O(\mc_app_wdf_data_reg_reg[127]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair785" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \app_wdf_data_r1[60]_i_1 
       (.I0(s_axi_wdata[60]),
        .I1(wready_reg_rep_n_0),
        .I2(wdf_data[60]),
        .I3(app_wdf_rdy),
        .I4(mc_app_wdf_data_reg[60]),
        .O(\mc_app_wdf_data_reg_reg[127]_0 [60]));
  (* SOFT_HLUTNM = "soft_lutpair784" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \app_wdf_data_r1[61]_i_1 
       (.I0(s_axi_wdata[61]),
        .I1(wready_reg_rep_n_0),
        .I2(wdf_data[61]),
        .I3(app_wdf_rdy),
        .I4(mc_app_wdf_data_reg[61]),
        .O(\mc_app_wdf_data_reg_reg[127]_0 [61]));
  (* SOFT_HLUTNM = "soft_lutpair783" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \app_wdf_data_r1[62]_i_1 
       (.I0(s_axi_wdata[62]),
        .I1(wready_reg_rep_n_0),
        .I2(wdf_data[62]),
        .I3(app_wdf_rdy),
        .I4(mc_app_wdf_data_reg[62]),
        .O(\mc_app_wdf_data_reg_reg[127]_0 [62]));
  (* SOFT_HLUTNM = "soft_lutpair782" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \app_wdf_data_r1[63]_i_1 
       (.I0(s_axi_wdata[63]),
        .I1(wready_reg_rep_n_0),
        .I2(wdf_data[63]),
        .I3(app_wdf_rdy),
        .I4(mc_app_wdf_data_reg[63]),
        .O(\mc_app_wdf_data_reg_reg[127]_0 [63]));
  (* SOFT_HLUTNM = "soft_lutpair781" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \app_wdf_data_r1[64]_i_1 
       (.I0(s_axi_wdata[64]),
        .I1(wready_reg_rep_n_0),
        .I2(wdf_data[64]),
        .I3(app_wdf_rdy),
        .I4(mc_app_wdf_data_reg[64]),
        .O(\mc_app_wdf_data_reg_reg[127]_0 [64]));
  (* SOFT_HLUTNM = "soft_lutpair780" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \app_wdf_data_r1[65]_i_1 
       (.I0(s_axi_wdata[65]),
        .I1(wready_reg_rep_n_0),
        .I2(wdf_data[65]),
        .I3(app_wdf_rdy),
        .I4(mc_app_wdf_data_reg[65]),
        .O(\mc_app_wdf_data_reg_reg[127]_0 [65]));
  (* SOFT_HLUTNM = "soft_lutpair779" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \app_wdf_data_r1[66]_i_1 
       (.I0(s_axi_wdata[66]),
        .I1(wready_reg_rep_n_0),
        .I2(wdf_data[66]),
        .I3(app_wdf_rdy),
        .I4(mc_app_wdf_data_reg[66]),
        .O(\mc_app_wdf_data_reg_reg[127]_0 [66]));
  (* SOFT_HLUTNM = "soft_lutpair778" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \app_wdf_data_r1[67]_i_1 
       (.I0(s_axi_wdata[67]),
        .I1(wready_reg_rep_n_0),
        .I2(wdf_data[67]),
        .I3(app_wdf_rdy),
        .I4(mc_app_wdf_data_reg[67]),
        .O(\mc_app_wdf_data_reg_reg[127]_0 [67]));
  (* SOFT_HLUTNM = "soft_lutpair777" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \app_wdf_data_r1[68]_i_1 
       (.I0(s_axi_wdata[68]),
        .I1(wready_reg_rep_n_0),
        .I2(wdf_data[68]),
        .I3(app_wdf_rdy),
        .I4(mc_app_wdf_data_reg[68]),
        .O(\mc_app_wdf_data_reg_reg[127]_0 [68]));
  (* SOFT_HLUTNM = "soft_lutpair776" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \app_wdf_data_r1[69]_i_1 
       (.I0(s_axi_wdata[69]),
        .I1(wready_reg_rep_n_0),
        .I2(wdf_data[69]),
        .I3(app_wdf_rdy),
        .I4(mc_app_wdf_data_reg[69]),
        .O(\mc_app_wdf_data_reg_reg[127]_0 [69]));
  (* SOFT_HLUTNM = "soft_lutpair839" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \app_wdf_data_r1[6]_i_1 
       (.I0(s_axi_wdata[6]),
        .I1(s_axi_wready),
        .I2(wdf_data[6]),
        .I3(app_wdf_rdy),
        .I4(mc_app_wdf_data_reg[6]),
        .O(\mc_app_wdf_data_reg_reg[127]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair775" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \app_wdf_data_r1[70]_i_1 
       (.I0(s_axi_wdata[70]),
        .I1(wready_reg_rep_n_0),
        .I2(wdf_data[70]),
        .I3(app_wdf_rdy),
        .I4(mc_app_wdf_data_reg[70]),
        .O(\mc_app_wdf_data_reg_reg[127]_0 [70]));
  (* SOFT_HLUTNM = "soft_lutpair774" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \app_wdf_data_r1[71]_i_1 
       (.I0(s_axi_wdata[71]),
        .I1(wready_reg_rep_n_0),
        .I2(wdf_data[71]),
        .I3(app_wdf_rdy),
        .I4(mc_app_wdf_data_reg[71]),
        .O(\mc_app_wdf_data_reg_reg[127]_0 [71]));
  (* SOFT_HLUTNM = "soft_lutpair773" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \app_wdf_data_r1[72]_i_1 
       (.I0(s_axi_wdata[72]),
        .I1(wready_reg_rep_n_0),
        .I2(wdf_data[72]),
        .I3(app_wdf_rdy),
        .I4(mc_app_wdf_data_reg[72]),
        .O(\mc_app_wdf_data_reg_reg[127]_0 [72]));
  (* SOFT_HLUTNM = "soft_lutpair772" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \app_wdf_data_r1[73]_i_1 
       (.I0(s_axi_wdata[73]),
        .I1(wready_reg_rep_n_0),
        .I2(wdf_data[73]),
        .I3(app_wdf_rdy),
        .I4(mc_app_wdf_data_reg[73]),
        .O(\mc_app_wdf_data_reg_reg[127]_0 [73]));
  (* SOFT_HLUTNM = "soft_lutpair771" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \app_wdf_data_r1[74]_i_1 
       (.I0(s_axi_wdata[74]),
        .I1(wready_reg_rep_n_0),
        .I2(wdf_data[74]),
        .I3(app_wdf_rdy),
        .I4(mc_app_wdf_data_reg[74]),
        .O(\mc_app_wdf_data_reg_reg[127]_0 [74]));
  (* SOFT_HLUTNM = "soft_lutpair770" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \app_wdf_data_r1[75]_i_1 
       (.I0(s_axi_wdata[75]),
        .I1(wready_reg_rep_n_0),
        .I2(wdf_data[75]),
        .I3(app_wdf_rdy),
        .I4(mc_app_wdf_data_reg[75]),
        .O(\mc_app_wdf_data_reg_reg[127]_0 [75]));
  (* SOFT_HLUTNM = "soft_lutpair769" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \app_wdf_data_r1[76]_i_1 
       (.I0(s_axi_wdata[76]),
        .I1(wready_reg_rep_n_0),
        .I2(wdf_data[76]),
        .I3(app_wdf_rdy),
        .I4(mc_app_wdf_data_reg[76]),
        .O(\mc_app_wdf_data_reg_reg[127]_0 [76]));
  (* SOFT_HLUTNM = "soft_lutpair768" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \app_wdf_data_r1[77]_i_1 
       (.I0(s_axi_wdata[77]),
        .I1(wready_reg_rep_n_0),
        .I2(wdf_data[77]),
        .I3(app_wdf_rdy),
        .I4(mc_app_wdf_data_reg[77]),
        .O(\mc_app_wdf_data_reg_reg[127]_0 [77]));
  (* SOFT_HLUTNM = "soft_lutpair767" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \app_wdf_data_r1[78]_i_1 
       (.I0(s_axi_wdata[78]),
        .I1(wready_reg_rep_n_0),
        .I2(wdf_data[78]),
        .I3(app_wdf_rdy),
        .I4(mc_app_wdf_data_reg[78]),
        .O(\mc_app_wdf_data_reg_reg[127]_0 [78]));
  (* SOFT_HLUTNM = "soft_lutpair766" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \app_wdf_data_r1[79]_i_1 
       (.I0(s_axi_wdata[79]),
        .I1(wready_reg_rep_n_0),
        .I2(wdf_data[79]),
        .I3(app_wdf_rdy),
        .I4(mc_app_wdf_data_reg[79]),
        .O(\mc_app_wdf_data_reg_reg[127]_0 [79]));
  (* SOFT_HLUTNM = "soft_lutpair838" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \app_wdf_data_r1[7]_i_1 
       (.I0(s_axi_wdata[7]),
        .I1(s_axi_wready),
        .I2(wdf_data[7]),
        .I3(app_wdf_rdy),
        .I4(mc_app_wdf_data_reg[7]),
        .O(\mc_app_wdf_data_reg_reg[127]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair765" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \app_wdf_data_r1[80]_i_1 
       (.I0(s_axi_wdata[80]),
        .I1(wready_reg_rep_n_0),
        .I2(wdf_data[80]),
        .I3(app_wdf_rdy),
        .I4(mc_app_wdf_data_reg[80]),
        .O(\mc_app_wdf_data_reg_reg[127]_0 [80]));
  (* SOFT_HLUTNM = "soft_lutpair764" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \app_wdf_data_r1[81]_i_1 
       (.I0(s_axi_wdata[81]),
        .I1(wready_reg_rep_n_0),
        .I2(wdf_data[81]),
        .I3(app_wdf_rdy),
        .I4(mc_app_wdf_data_reg[81]),
        .O(\mc_app_wdf_data_reg_reg[127]_0 [81]));
  (* SOFT_HLUTNM = "soft_lutpair763" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \app_wdf_data_r1[82]_i_1 
       (.I0(s_axi_wdata[82]),
        .I1(wready_reg_rep_n_0),
        .I2(wdf_data[82]),
        .I3(app_wdf_rdy),
        .I4(mc_app_wdf_data_reg[82]),
        .O(\mc_app_wdf_data_reg_reg[127]_0 [82]));
  (* SOFT_HLUTNM = "soft_lutpair762" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \app_wdf_data_r1[83]_i_1 
       (.I0(s_axi_wdata[83]),
        .I1(wready_reg_rep_n_0),
        .I2(wdf_data[83]),
        .I3(app_wdf_rdy),
        .I4(mc_app_wdf_data_reg[83]),
        .O(\mc_app_wdf_data_reg_reg[127]_0 [83]));
  (* SOFT_HLUTNM = "soft_lutpair761" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \app_wdf_data_r1[84]_i_1 
       (.I0(s_axi_wdata[84]),
        .I1(wready_reg_rep_n_0),
        .I2(wdf_data[84]),
        .I3(app_wdf_rdy),
        .I4(mc_app_wdf_data_reg[84]),
        .O(\mc_app_wdf_data_reg_reg[127]_0 [84]));
  (* SOFT_HLUTNM = "soft_lutpair760" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \app_wdf_data_r1[85]_i_1 
       (.I0(s_axi_wdata[85]),
        .I1(wready_reg_rep_n_0),
        .I2(wdf_data[85]),
        .I3(app_wdf_rdy),
        .I4(mc_app_wdf_data_reg[85]),
        .O(\mc_app_wdf_data_reg_reg[127]_0 [85]));
  (* SOFT_HLUTNM = "soft_lutpair759" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \app_wdf_data_r1[86]_i_1 
       (.I0(s_axi_wdata[86]),
        .I1(wready_reg_rep_n_0),
        .I2(wdf_data[86]),
        .I3(app_wdf_rdy),
        .I4(mc_app_wdf_data_reg[86]),
        .O(\mc_app_wdf_data_reg_reg[127]_0 [86]));
  (* SOFT_HLUTNM = "soft_lutpair758" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \app_wdf_data_r1[87]_i_1 
       (.I0(s_axi_wdata[87]),
        .I1(wready_reg_rep_n_0),
        .I2(wdf_data[87]),
        .I3(app_wdf_rdy),
        .I4(mc_app_wdf_data_reg[87]),
        .O(\mc_app_wdf_data_reg_reg[127]_0 [87]));
  (* SOFT_HLUTNM = "soft_lutpair757" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \app_wdf_data_r1[88]_i_1 
       (.I0(s_axi_wdata[88]),
        .I1(wready_reg_rep_n_0),
        .I2(wdf_data[88]),
        .I3(app_wdf_rdy),
        .I4(mc_app_wdf_data_reg[88]),
        .O(\mc_app_wdf_data_reg_reg[127]_0 [88]));
  (* SOFT_HLUTNM = "soft_lutpair756" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \app_wdf_data_r1[89]_i_1 
       (.I0(s_axi_wdata[89]),
        .I1(wready_reg_rep_n_0),
        .I2(wdf_data[89]),
        .I3(app_wdf_rdy),
        .I4(mc_app_wdf_data_reg[89]),
        .O(\mc_app_wdf_data_reg_reg[127]_0 [89]));
  (* SOFT_HLUTNM = "soft_lutpair837" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \app_wdf_data_r1[8]_i_1 
       (.I0(s_axi_wdata[8]),
        .I1(s_axi_wready),
        .I2(wdf_data[8]),
        .I3(app_wdf_rdy),
        .I4(mc_app_wdf_data_reg[8]),
        .O(\mc_app_wdf_data_reg_reg[127]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair755" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \app_wdf_data_r1[90]_i_1 
       (.I0(s_axi_wdata[90]),
        .I1(wready_reg_rep_n_0),
        .I2(wdf_data[90]),
        .I3(app_wdf_rdy),
        .I4(mc_app_wdf_data_reg[90]),
        .O(\mc_app_wdf_data_reg_reg[127]_0 [90]));
  (* SOFT_HLUTNM = "soft_lutpair754" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \app_wdf_data_r1[91]_i_1 
       (.I0(s_axi_wdata[91]),
        .I1(wready_reg_rep_n_0),
        .I2(wdf_data[91]),
        .I3(app_wdf_rdy),
        .I4(mc_app_wdf_data_reg[91]),
        .O(\mc_app_wdf_data_reg_reg[127]_0 [91]));
  (* SOFT_HLUTNM = "soft_lutpair753" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \app_wdf_data_r1[92]_i_1 
       (.I0(s_axi_wdata[92]),
        .I1(wready_reg_rep_n_0),
        .I2(wdf_data[92]),
        .I3(app_wdf_rdy),
        .I4(mc_app_wdf_data_reg[92]),
        .O(\mc_app_wdf_data_reg_reg[127]_0 [92]));
  (* SOFT_HLUTNM = "soft_lutpair752" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \app_wdf_data_r1[93]_i_1 
       (.I0(s_axi_wdata[93]),
        .I1(wready_reg_rep_n_0),
        .I2(wdf_data[93]),
        .I3(app_wdf_rdy),
        .I4(mc_app_wdf_data_reg[93]),
        .O(\mc_app_wdf_data_reg_reg[127]_0 [93]));
  (* SOFT_HLUTNM = "soft_lutpair751" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \app_wdf_data_r1[94]_i_1 
       (.I0(s_axi_wdata[94]),
        .I1(wready_reg_rep_n_0),
        .I2(wdf_data[94]),
        .I3(app_wdf_rdy),
        .I4(mc_app_wdf_data_reg[94]),
        .O(\mc_app_wdf_data_reg_reg[127]_0 [94]));
  (* SOFT_HLUTNM = "soft_lutpair750" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \app_wdf_data_r1[95]_i_1 
       (.I0(s_axi_wdata[95]),
        .I1(wready_reg_rep_n_0),
        .I2(wdf_data[95]),
        .I3(app_wdf_rdy),
        .I4(mc_app_wdf_data_reg[95]),
        .O(\mc_app_wdf_data_reg_reg[127]_0 [95]));
  (* SOFT_HLUTNM = "soft_lutpair749" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \app_wdf_data_r1[96]_i_1 
       (.I0(s_axi_wdata[96]),
        .I1(wready_reg_rep_n_0),
        .I2(wdf_data[96]),
        .I3(app_wdf_rdy),
        .I4(mc_app_wdf_data_reg[96]),
        .O(\mc_app_wdf_data_reg_reg[127]_0 [96]));
  (* SOFT_HLUTNM = "soft_lutpair748" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \app_wdf_data_r1[97]_i_1 
       (.I0(s_axi_wdata[97]),
        .I1(wready_reg_rep_n_0),
        .I2(wdf_data[97]),
        .I3(app_wdf_rdy),
        .I4(mc_app_wdf_data_reg[97]),
        .O(\mc_app_wdf_data_reg_reg[127]_0 [97]));
  (* SOFT_HLUTNM = "soft_lutpair747" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \app_wdf_data_r1[98]_i_1 
       (.I0(s_axi_wdata[98]),
        .I1(wready_reg_rep_n_0),
        .I2(wdf_data[98]),
        .I3(app_wdf_rdy),
        .I4(mc_app_wdf_data_reg[98]),
        .O(\mc_app_wdf_data_reg_reg[127]_0 [98]));
  (* SOFT_HLUTNM = "soft_lutpair746" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \app_wdf_data_r1[99]_i_1 
       (.I0(s_axi_wdata[99]),
        .I1(wready_reg_rep_n_0),
        .I2(wdf_data[99]),
        .I3(app_wdf_rdy),
        .I4(mc_app_wdf_data_reg[99]),
        .O(\mc_app_wdf_data_reg_reg[127]_0 [99]));
  (* SOFT_HLUTNM = "soft_lutpair836" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \app_wdf_data_r1[9]_i_1 
       (.I0(s_axi_wdata[9]),
        .I1(s_axi_wready),
        .I2(wdf_data[9]),
        .I3(app_wdf_rdy),
        .I4(mc_app_wdf_data_reg[9]),
        .O(\mc_app_wdf_data_reg_reg[127]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair716" *) 
  LUT5 #(
    .INIT(32'h74FF7400)) 
    \app_wdf_mask_r1[0]_i_1 
       (.I0(s_axi_wstrb[0]),
        .I1(wready_reg_rep__0_n_0),
        .I2(wdf_mask[0]),
        .I3(app_wdf_rdy),
        .I4(mc_app_wdf_mask_reg[0]),
        .O(\mc_app_wdf_mask_reg_reg[15]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair851" *) 
  LUT5 #(
    .INIT(32'h74FF7400)) 
    \app_wdf_mask_r1[10]_i_1 
       (.I0(s_axi_wstrb[10]),
        .I1(s_axi_wready),
        .I2(wdf_mask[10]),
        .I3(app_wdf_rdy),
        .I4(mc_app_wdf_mask_reg[10]),
        .O(\mc_app_wdf_mask_reg_reg[15]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair850" *) 
  LUT5 #(
    .INIT(32'h74FF7400)) 
    \app_wdf_mask_r1[11]_i_1 
       (.I0(s_axi_wstrb[11]),
        .I1(s_axi_wready),
        .I2(wdf_mask[11]),
        .I3(app_wdf_rdy),
        .I4(mc_app_wdf_mask_reg[11]),
        .O(\mc_app_wdf_mask_reg_reg[15]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair849" *) 
  LUT5 #(
    .INIT(32'h74FF7400)) 
    \app_wdf_mask_r1[12]_i_1 
       (.I0(s_axi_wstrb[12]),
        .I1(s_axi_wready),
        .I2(wdf_mask[12]),
        .I3(app_wdf_rdy),
        .I4(mc_app_wdf_mask_reg[12]),
        .O(\mc_app_wdf_mask_reg_reg[15]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair848" *) 
  LUT5 #(
    .INIT(32'h74FF7400)) 
    \app_wdf_mask_r1[13]_i_1 
       (.I0(s_axi_wstrb[13]),
        .I1(s_axi_wready),
        .I2(wdf_mask[13]),
        .I3(app_wdf_rdy),
        .I4(mc_app_wdf_mask_reg[13]),
        .O(\mc_app_wdf_mask_reg_reg[15]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair847" *) 
  LUT5 #(
    .INIT(32'h74FF7400)) 
    \app_wdf_mask_r1[14]_i_1 
       (.I0(s_axi_wstrb[14]),
        .I1(s_axi_wready),
        .I2(wdf_mask[14]),
        .I3(app_wdf_rdy),
        .I4(mc_app_wdf_mask_reg[14]),
        .O(\mc_app_wdf_mask_reg_reg[15]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair846" *) 
  LUT5 #(
    .INIT(32'h74FF7400)) 
    \app_wdf_mask_r1[15]_i_1 
       (.I0(s_axi_wstrb[15]),
        .I1(s_axi_wready),
        .I2(wdf_mask[15]),
        .I3(app_wdf_rdy),
        .I4(mc_app_wdf_mask_reg[15]),
        .O(\mc_app_wdf_mask_reg_reg[15]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair859" *) 
  LUT5 #(
    .INIT(32'h74FF7400)) 
    \app_wdf_mask_r1[1]_i_1 
       (.I0(s_axi_wstrb[1]),
        .I1(wready_reg_rep__0_n_0),
        .I2(wdf_mask[1]),
        .I3(app_wdf_rdy),
        .I4(mc_app_wdf_mask_reg[1]),
        .O(\mc_app_wdf_mask_reg_reg[15]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair858" *) 
  LUT5 #(
    .INIT(32'h74FF7400)) 
    \app_wdf_mask_r1[2]_i_1 
       (.I0(s_axi_wstrb[2]),
        .I1(wready_reg_rep__0_n_0),
        .I2(wdf_mask[2]),
        .I3(app_wdf_rdy),
        .I4(mc_app_wdf_mask_reg[2]),
        .O(\mc_app_wdf_mask_reg_reg[15]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair857" *) 
  LUT5 #(
    .INIT(32'h74FF7400)) 
    \app_wdf_mask_r1[3]_i_1 
       (.I0(s_axi_wstrb[3]),
        .I1(wready_reg_rep__0_n_0),
        .I2(wdf_mask[3]),
        .I3(app_wdf_rdy),
        .I4(mc_app_wdf_mask_reg[3]),
        .O(\mc_app_wdf_mask_reg_reg[15]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair853" *) 
  LUT5 #(
    .INIT(32'h74FF7400)) 
    \app_wdf_mask_r1[4]_i_1 
       (.I0(s_axi_wstrb[4]),
        .I1(s_axi_wready),
        .I2(wdf_mask[4]),
        .I3(app_wdf_rdy),
        .I4(mc_app_wdf_mask_reg[4]),
        .O(\mc_app_wdf_mask_reg_reg[15]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair856" *) 
  LUT5 #(
    .INIT(32'h74FF7400)) 
    \app_wdf_mask_r1[5]_i_1 
       (.I0(s_axi_wstrb[5]),
        .I1(s_axi_wready),
        .I2(wdf_mask[5]),
        .I3(app_wdf_rdy),
        .I4(mc_app_wdf_mask_reg[5]),
        .O(\mc_app_wdf_mask_reg_reg[15]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair855" *) 
  LUT5 #(
    .INIT(32'h74FF7400)) 
    \app_wdf_mask_r1[6]_i_1 
       (.I0(s_axi_wstrb[6]),
        .I1(s_axi_wready),
        .I2(wdf_mask[6]),
        .I3(app_wdf_rdy),
        .I4(mc_app_wdf_mask_reg[6]),
        .O(\mc_app_wdf_mask_reg_reg[15]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair854" *) 
  LUT5 #(
    .INIT(32'h74FF7400)) 
    \app_wdf_mask_r1[7]_i_1 
       (.I0(s_axi_wstrb[7]),
        .I1(s_axi_wready),
        .I2(wdf_mask[7]),
        .I3(app_wdf_rdy),
        .I4(mc_app_wdf_mask_reg[7]),
        .O(\mc_app_wdf_mask_reg_reg[15]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair852" *) 
  LUT5 #(
    .INIT(32'h74FF7400)) 
    \app_wdf_mask_r1[8]_i_1 
       (.I0(s_axi_wstrb[8]),
        .I1(s_axi_wready),
        .I2(wdf_mask[8]),
        .I3(app_wdf_rdy),
        .I4(mc_app_wdf_mask_reg[8]),
        .O(\mc_app_wdf_mask_reg_reg[15]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair844" *) 
  LUT5 #(
    .INIT(32'h74FF7400)) 
    \app_wdf_mask_r1[9]_i_1 
       (.I0(s_axi_wstrb[9]),
        .I1(s_axi_wready),
        .I2(wdf_mask[9]),
        .I3(app_wdf_rdy),
        .I4(mc_app_wdf_mask_reg[9]),
        .O(\mc_app_wdf_mask_reg_reg[15]_0 [9]));
  FDRE \mc_app_wdf_data_reg_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\mc_app_wdf_data_reg_reg[127]_0 [0]),
        .Q(mc_app_wdf_data_reg[0]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[100] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\mc_app_wdf_data_reg_reg[127]_0 [100]),
        .Q(mc_app_wdf_data_reg[100]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[101] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\mc_app_wdf_data_reg_reg[127]_0 [101]),
        .Q(mc_app_wdf_data_reg[101]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[102] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\mc_app_wdf_data_reg_reg[127]_0 [102]),
        .Q(mc_app_wdf_data_reg[102]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[103] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\mc_app_wdf_data_reg_reg[127]_0 [103]),
        .Q(mc_app_wdf_data_reg[103]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[104] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\mc_app_wdf_data_reg_reg[127]_0 [104]),
        .Q(mc_app_wdf_data_reg[104]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[105] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\mc_app_wdf_data_reg_reg[127]_0 [105]),
        .Q(mc_app_wdf_data_reg[105]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[106] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\mc_app_wdf_data_reg_reg[127]_0 [106]),
        .Q(mc_app_wdf_data_reg[106]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[107] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\mc_app_wdf_data_reg_reg[127]_0 [107]),
        .Q(mc_app_wdf_data_reg[107]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[108] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\mc_app_wdf_data_reg_reg[127]_0 [108]),
        .Q(mc_app_wdf_data_reg[108]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[109] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\mc_app_wdf_data_reg_reg[127]_0 [109]),
        .Q(mc_app_wdf_data_reg[109]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[10] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\mc_app_wdf_data_reg_reg[127]_0 [10]),
        .Q(mc_app_wdf_data_reg[10]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[110] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\mc_app_wdf_data_reg_reg[127]_0 [110]),
        .Q(mc_app_wdf_data_reg[110]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[111] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\mc_app_wdf_data_reg_reg[127]_0 [111]),
        .Q(mc_app_wdf_data_reg[111]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[112] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\mc_app_wdf_data_reg_reg[127]_0 [112]),
        .Q(mc_app_wdf_data_reg[112]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[113] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\mc_app_wdf_data_reg_reg[127]_0 [113]),
        .Q(mc_app_wdf_data_reg[113]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[114] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\mc_app_wdf_data_reg_reg[127]_0 [114]),
        .Q(mc_app_wdf_data_reg[114]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[115] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\mc_app_wdf_data_reg_reg[127]_0 [115]),
        .Q(mc_app_wdf_data_reg[115]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[116] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\mc_app_wdf_data_reg_reg[127]_0 [116]),
        .Q(mc_app_wdf_data_reg[116]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[117] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\mc_app_wdf_data_reg_reg[127]_0 [117]),
        .Q(mc_app_wdf_data_reg[117]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[118] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\mc_app_wdf_data_reg_reg[127]_0 [118]),
        .Q(mc_app_wdf_data_reg[118]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[119] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\mc_app_wdf_data_reg_reg[127]_0 [119]),
        .Q(mc_app_wdf_data_reg[119]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[11] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\mc_app_wdf_data_reg_reg[127]_0 [11]),
        .Q(mc_app_wdf_data_reg[11]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[120] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\mc_app_wdf_data_reg_reg[127]_0 [120]),
        .Q(mc_app_wdf_data_reg[120]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[121] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\mc_app_wdf_data_reg_reg[127]_0 [121]),
        .Q(mc_app_wdf_data_reg[121]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[122] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\mc_app_wdf_data_reg_reg[127]_0 [122]),
        .Q(mc_app_wdf_data_reg[122]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[123] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\mc_app_wdf_data_reg_reg[127]_0 [123]),
        .Q(mc_app_wdf_data_reg[123]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[124] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\mc_app_wdf_data_reg_reg[127]_0 [124]),
        .Q(mc_app_wdf_data_reg[124]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[125] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\mc_app_wdf_data_reg_reg[127]_0 [125]),
        .Q(mc_app_wdf_data_reg[125]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[126] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\mc_app_wdf_data_reg_reg[127]_0 [126]),
        .Q(mc_app_wdf_data_reg[126]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[127] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\mc_app_wdf_data_reg_reg[127]_0 [127]),
        .Q(mc_app_wdf_data_reg[127]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[12] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\mc_app_wdf_data_reg_reg[127]_0 [12]),
        .Q(mc_app_wdf_data_reg[12]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[13] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\mc_app_wdf_data_reg_reg[127]_0 [13]),
        .Q(mc_app_wdf_data_reg[13]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[14] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\mc_app_wdf_data_reg_reg[127]_0 [14]),
        .Q(mc_app_wdf_data_reg[14]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[15] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\mc_app_wdf_data_reg_reg[127]_0 [15]),
        .Q(mc_app_wdf_data_reg[15]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[16] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\mc_app_wdf_data_reg_reg[127]_0 [16]),
        .Q(mc_app_wdf_data_reg[16]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[17] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\mc_app_wdf_data_reg_reg[127]_0 [17]),
        .Q(mc_app_wdf_data_reg[17]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[18] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\mc_app_wdf_data_reg_reg[127]_0 [18]),
        .Q(mc_app_wdf_data_reg[18]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[19] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\mc_app_wdf_data_reg_reg[127]_0 [19]),
        .Q(mc_app_wdf_data_reg[19]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\mc_app_wdf_data_reg_reg[127]_0 [1]),
        .Q(mc_app_wdf_data_reg[1]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[20] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\mc_app_wdf_data_reg_reg[127]_0 [20]),
        .Q(mc_app_wdf_data_reg[20]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[21] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\mc_app_wdf_data_reg_reg[127]_0 [21]),
        .Q(mc_app_wdf_data_reg[21]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[22] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\mc_app_wdf_data_reg_reg[127]_0 [22]),
        .Q(mc_app_wdf_data_reg[22]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[23] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\mc_app_wdf_data_reg_reg[127]_0 [23]),
        .Q(mc_app_wdf_data_reg[23]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[24] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\mc_app_wdf_data_reg_reg[127]_0 [24]),
        .Q(mc_app_wdf_data_reg[24]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[25] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\mc_app_wdf_data_reg_reg[127]_0 [25]),
        .Q(mc_app_wdf_data_reg[25]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[26] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\mc_app_wdf_data_reg_reg[127]_0 [26]),
        .Q(mc_app_wdf_data_reg[26]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[27] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\mc_app_wdf_data_reg_reg[127]_0 [27]),
        .Q(mc_app_wdf_data_reg[27]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[28] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\mc_app_wdf_data_reg_reg[127]_0 [28]),
        .Q(mc_app_wdf_data_reg[28]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[29] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\mc_app_wdf_data_reg_reg[127]_0 [29]),
        .Q(mc_app_wdf_data_reg[29]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\mc_app_wdf_data_reg_reg[127]_0 [2]),
        .Q(mc_app_wdf_data_reg[2]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[30] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\mc_app_wdf_data_reg_reg[127]_0 [30]),
        .Q(mc_app_wdf_data_reg[30]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[31] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\mc_app_wdf_data_reg_reg[127]_0 [31]),
        .Q(mc_app_wdf_data_reg[31]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[32] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\mc_app_wdf_data_reg_reg[127]_0 [32]),
        .Q(mc_app_wdf_data_reg[32]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[33] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\mc_app_wdf_data_reg_reg[127]_0 [33]),
        .Q(mc_app_wdf_data_reg[33]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[34] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\mc_app_wdf_data_reg_reg[127]_0 [34]),
        .Q(mc_app_wdf_data_reg[34]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[35] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\mc_app_wdf_data_reg_reg[127]_0 [35]),
        .Q(mc_app_wdf_data_reg[35]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[36] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\mc_app_wdf_data_reg_reg[127]_0 [36]),
        .Q(mc_app_wdf_data_reg[36]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[37] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\mc_app_wdf_data_reg_reg[127]_0 [37]),
        .Q(mc_app_wdf_data_reg[37]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[38] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\mc_app_wdf_data_reg_reg[127]_0 [38]),
        .Q(mc_app_wdf_data_reg[38]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[39] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\mc_app_wdf_data_reg_reg[127]_0 [39]),
        .Q(mc_app_wdf_data_reg[39]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\mc_app_wdf_data_reg_reg[127]_0 [3]),
        .Q(mc_app_wdf_data_reg[3]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[40] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\mc_app_wdf_data_reg_reg[127]_0 [40]),
        .Q(mc_app_wdf_data_reg[40]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[41] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\mc_app_wdf_data_reg_reg[127]_0 [41]),
        .Q(mc_app_wdf_data_reg[41]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[42] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\mc_app_wdf_data_reg_reg[127]_0 [42]),
        .Q(mc_app_wdf_data_reg[42]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[43] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\mc_app_wdf_data_reg_reg[127]_0 [43]),
        .Q(mc_app_wdf_data_reg[43]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[44] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\mc_app_wdf_data_reg_reg[127]_0 [44]),
        .Q(mc_app_wdf_data_reg[44]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[45] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\mc_app_wdf_data_reg_reg[127]_0 [45]),
        .Q(mc_app_wdf_data_reg[45]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[46] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\mc_app_wdf_data_reg_reg[127]_0 [46]),
        .Q(mc_app_wdf_data_reg[46]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[47] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\mc_app_wdf_data_reg_reg[127]_0 [47]),
        .Q(mc_app_wdf_data_reg[47]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[48] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\mc_app_wdf_data_reg_reg[127]_0 [48]),
        .Q(mc_app_wdf_data_reg[48]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[49] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\mc_app_wdf_data_reg_reg[127]_0 [49]),
        .Q(mc_app_wdf_data_reg[49]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[4] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\mc_app_wdf_data_reg_reg[127]_0 [4]),
        .Q(mc_app_wdf_data_reg[4]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[50] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\mc_app_wdf_data_reg_reg[127]_0 [50]),
        .Q(mc_app_wdf_data_reg[50]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[51] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\mc_app_wdf_data_reg_reg[127]_0 [51]),
        .Q(mc_app_wdf_data_reg[51]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[52] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\mc_app_wdf_data_reg_reg[127]_0 [52]),
        .Q(mc_app_wdf_data_reg[52]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[53] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\mc_app_wdf_data_reg_reg[127]_0 [53]),
        .Q(mc_app_wdf_data_reg[53]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[54] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\mc_app_wdf_data_reg_reg[127]_0 [54]),
        .Q(mc_app_wdf_data_reg[54]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[55] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\mc_app_wdf_data_reg_reg[127]_0 [55]),
        .Q(mc_app_wdf_data_reg[55]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[56] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\mc_app_wdf_data_reg_reg[127]_0 [56]),
        .Q(mc_app_wdf_data_reg[56]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[57] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\mc_app_wdf_data_reg_reg[127]_0 [57]),
        .Q(mc_app_wdf_data_reg[57]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[58] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\mc_app_wdf_data_reg_reg[127]_0 [58]),
        .Q(mc_app_wdf_data_reg[58]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[59] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\mc_app_wdf_data_reg_reg[127]_0 [59]),
        .Q(mc_app_wdf_data_reg[59]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[5] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\mc_app_wdf_data_reg_reg[127]_0 [5]),
        .Q(mc_app_wdf_data_reg[5]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[60] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\mc_app_wdf_data_reg_reg[127]_0 [60]),
        .Q(mc_app_wdf_data_reg[60]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[61] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\mc_app_wdf_data_reg_reg[127]_0 [61]),
        .Q(mc_app_wdf_data_reg[61]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[62] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\mc_app_wdf_data_reg_reg[127]_0 [62]),
        .Q(mc_app_wdf_data_reg[62]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[63] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\mc_app_wdf_data_reg_reg[127]_0 [63]),
        .Q(mc_app_wdf_data_reg[63]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[64] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\mc_app_wdf_data_reg_reg[127]_0 [64]),
        .Q(mc_app_wdf_data_reg[64]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[65] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\mc_app_wdf_data_reg_reg[127]_0 [65]),
        .Q(mc_app_wdf_data_reg[65]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[66] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\mc_app_wdf_data_reg_reg[127]_0 [66]),
        .Q(mc_app_wdf_data_reg[66]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[67] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\mc_app_wdf_data_reg_reg[127]_0 [67]),
        .Q(mc_app_wdf_data_reg[67]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[68] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\mc_app_wdf_data_reg_reg[127]_0 [68]),
        .Q(mc_app_wdf_data_reg[68]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[69] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\mc_app_wdf_data_reg_reg[127]_0 [69]),
        .Q(mc_app_wdf_data_reg[69]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[6] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\mc_app_wdf_data_reg_reg[127]_0 [6]),
        .Q(mc_app_wdf_data_reg[6]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[70] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\mc_app_wdf_data_reg_reg[127]_0 [70]),
        .Q(mc_app_wdf_data_reg[70]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[71] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\mc_app_wdf_data_reg_reg[127]_0 [71]),
        .Q(mc_app_wdf_data_reg[71]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[72] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\mc_app_wdf_data_reg_reg[127]_0 [72]),
        .Q(mc_app_wdf_data_reg[72]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[73] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\mc_app_wdf_data_reg_reg[127]_0 [73]),
        .Q(mc_app_wdf_data_reg[73]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[74] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\mc_app_wdf_data_reg_reg[127]_0 [74]),
        .Q(mc_app_wdf_data_reg[74]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[75] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\mc_app_wdf_data_reg_reg[127]_0 [75]),
        .Q(mc_app_wdf_data_reg[75]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[76] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\mc_app_wdf_data_reg_reg[127]_0 [76]),
        .Q(mc_app_wdf_data_reg[76]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[77] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\mc_app_wdf_data_reg_reg[127]_0 [77]),
        .Q(mc_app_wdf_data_reg[77]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[78] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\mc_app_wdf_data_reg_reg[127]_0 [78]),
        .Q(mc_app_wdf_data_reg[78]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[79] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\mc_app_wdf_data_reg_reg[127]_0 [79]),
        .Q(mc_app_wdf_data_reg[79]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[7] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\mc_app_wdf_data_reg_reg[127]_0 [7]),
        .Q(mc_app_wdf_data_reg[7]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[80] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\mc_app_wdf_data_reg_reg[127]_0 [80]),
        .Q(mc_app_wdf_data_reg[80]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[81] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\mc_app_wdf_data_reg_reg[127]_0 [81]),
        .Q(mc_app_wdf_data_reg[81]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[82] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\mc_app_wdf_data_reg_reg[127]_0 [82]),
        .Q(mc_app_wdf_data_reg[82]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[83] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\mc_app_wdf_data_reg_reg[127]_0 [83]),
        .Q(mc_app_wdf_data_reg[83]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[84] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\mc_app_wdf_data_reg_reg[127]_0 [84]),
        .Q(mc_app_wdf_data_reg[84]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[85] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\mc_app_wdf_data_reg_reg[127]_0 [85]),
        .Q(mc_app_wdf_data_reg[85]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[86] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\mc_app_wdf_data_reg_reg[127]_0 [86]),
        .Q(mc_app_wdf_data_reg[86]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[87] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\mc_app_wdf_data_reg_reg[127]_0 [87]),
        .Q(mc_app_wdf_data_reg[87]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[88] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\mc_app_wdf_data_reg_reg[127]_0 [88]),
        .Q(mc_app_wdf_data_reg[88]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[89] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\mc_app_wdf_data_reg_reg[127]_0 [89]),
        .Q(mc_app_wdf_data_reg[89]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[8] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\mc_app_wdf_data_reg_reg[127]_0 [8]),
        .Q(mc_app_wdf_data_reg[8]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[90] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\mc_app_wdf_data_reg_reg[127]_0 [90]),
        .Q(mc_app_wdf_data_reg[90]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[91] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\mc_app_wdf_data_reg_reg[127]_0 [91]),
        .Q(mc_app_wdf_data_reg[91]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[92] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\mc_app_wdf_data_reg_reg[127]_0 [92]),
        .Q(mc_app_wdf_data_reg[92]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[93] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\mc_app_wdf_data_reg_reg[127]_0 [93]),
        .Q(mc_app_wdf_data_reg[93]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[94] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\mc_app_wdf_data_reg_reg[127]_0 [94]),
        .Q(mc_app_wdf_data_reg[94]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[95] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\mc_app_wdf_data_reg_reg[127]_0 [95]),
        .Q(mc_app_wdf_data_reg[95]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[96] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\mc_app_wdf_data_reg_reg[127]_0 [96]),
        .Q(mc_app_wdf_data_reg[96]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[97] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\mc_app_wdf_data_reg_reg[127]_0 [97]),
        .Q(mc_app_wdf_data_reg[97]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[98] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\mc_app_wdf_data_reg_reg[127]_0 [98]),
        .Q(mc_app_wdf_data_reg[98]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[99] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\mc_app_wdf_data_reg_reg[127]_0 [99]),
        .Q(mc_app_wdf_data_reg[99]),
        .R(1'b0));
  FDRE \mc_app_wdf_data_reg_reg[9] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\mc_app_wdf_data_reg_reg[127]_0 [9]),
        .Q(mc_app_wdf_data_reg[9]),
        .R(1'b0));
  FDRE mc_app_wdf_last_reg_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(app_wdf_end),
        .Q(mc_app_wdf_last_reg),
        .R(SS));
  FDRE \mc_app_wdf_mask_reg_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\mc_app_wdf_mask_reg_reg[15]_0 [0]),
        .Q(mc_app_wdf_mask_reg[0]),
        .R(SS));
  FDRE \mc_app_wdf_mask_reg_reg[10] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\mc_app_wdf_mask_reg_reg[15]_0 [10]),
        .Q(mc_app_wdf_mask_reg[10]),
        .R(SS));
  FDRE \mc_app_wdf_mask_reg_reg[11] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\mc_app_wdf_mask_reg_reg[15]_0 [11]),
        .Q(mc_app_wdf_mask_reg[11]),
        .R(SS));
  FDRE \mc_app_wdf_mask_reg_reg[12] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\mc_app_wdf_mask_reg_reg[15]_0 [12]),
        .Q(mc_app_wdf_mask_reg[12]),
        .R(SS));
  FDRE \mc_app_wdf_mask_reg_reg[13] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\mc_app_wdf_mask_reg_reg[15]_0 [13]),
        .Q(mc_app_wdf_mask_reg[13]),
        .R(SS));
  FDRE \mc_app_wdf_mask_reg_reg[14] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\mc_app_wdf_mask_reg_reg[15]_0 [14]),
        .Q(mc_app_wdf_mask_reg[14]),
        .R(SS));
  FDRE \mc_app_wdf_mask_reg_reg[15] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\mc_app_wdf_mask_reg_reg[15]_0 [15]),
        .Q(mc_app_wdf_mask_reg[15]),
        .R(SS));
  FDRE \mc_app_wdf_mask_reg_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\mc_app_wdf_mask_reg_reg[15]_0 [1]),
        .Q(mc_app_wdf_mask_reg[1]),
        .R(SS));
  FDRE \mc_app_wdf_mask_reg_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\mc_app_wdf_mask_reg_reg[15]_0 [2]),
        .Q(mc_app_wdf_mask_reg[2]),
        .R(SS));
  FDRE \mc_app_wdf_mask_reg_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\mc_app_wdf_mask_reg_reg[15]_0 [3]),
        .Q(mc_app_wdf_mask_reg[3]),
        .R(SS));
  FDRE \mc_app_wdf_mask_reg_reg[4] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\mc_app_wdf_mask_reg_reg[15]_0 [4]),
        .Q(mc_app_wdf_mask_reg[4]),
        .R(SS));
  FDRE \mc_app_wdf_mask_reg_reg[5] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\mc_app_wdf_mask_reg_reg[15]_0 [5]),
        .Q(mc_app_wdf_mask_reg[5]),
        .R(SS));
  FDRE \mc_app_wdf_mask_reg_reg[6] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\mc_app_wdf_mask_reg_reg[15]_0 [6]),
        .Q(mc_app_wdf_mask_reg[6]),
        .R(SS));
  FDRE \mc_app_wdf_mask_reg_reg[7] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\mc_app_wdf_mask_reg_reg[15]_0 [7]),
        .Q(mc_app_wdf_mask_reg[7]),
        .R(SS));
  FDRE \mc_app_wdf_mask_reg_reg[8] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\mc_app_wdf_mask_reg_reg[15]_0 [8]),
        .Q(mc_app_wdf_mask_reg[8]),
        .R(SS));
  FDRE \mc_app_wdf_mask_reg_reg[9] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\mc_app_wdf_mask_reg_reg[15]_0 [9]),
        .Q(mc_app_wdf_mask_reg[9]),
        .R(SS));
  FDRE mc_app_wdf_wren_reg_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(app_wdf_wren),
        .Q(mc_app_wdf_wren_reg),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair860" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    valid_i_1
       (.I0(s_axi_wvalid),
        .I1(s_axi_wready),
        .I2(valid),
        .O(wvalid_int));
  FDRE valid_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(wvalid_int),
        .Q(valid),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair845" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[0]_i_1 
       (.I0(s_axi_wdata[0]),
        .I1(s_axi_wready),
        .I2(wdf_data[0]),
        .O(next_wdf_data[0]));
  (* SOFT_HLUTNM = "soft_lutpair745" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[100]_i_1 
       (.I0(s_axi_wdata[100]),
        .I1(wready_reg_rep_n_0),
        .I2(wdf_data[100]),
        .O(next_wdf_data[100]));
  (* SOFT_HLUTNM = "soft_lutpair744" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[101]_i_1 
       (.I0(s_axi_wdata[101]),
        .I1(wready_reg_rep_n_0),
        .I2(wdf_data[101]),
        .O(next_wdf_data[101]));
  (* SOFT_HLUTNM = "soft_lutpair743" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[102]_i_1 
       (.I0(s_axi_wdata[102]),
        .I1(wready_reg_rep_n_0),
        .I2(wdf_data[102]),
        .O(next_wdf_data[102]));
  (* SOFT_HLUTNM = "soft_lutpair742" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[103]_i_1 
       (.I0(s_axi_wdata[103]),
        .I1(wready_reg_rep_n_0),
        .I2(wdf_data[103]),
        .O(next_wdf_data[103]));
  (* SOFT_HLUTNM = "soft_lutpair741" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[104]_i_1 
       (.I0(s_axi_wdata[104]),
        .I1(wready_reg_rep_n_0),
        .I2(wdf_data[104]),
        .O(next_wdf_data[104]));
  (* SOFT_HLUTNM = "soft_lutpair740" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[105]_i_1 
       (.I0(s_axi_wdata[105]),
        .I1(wready_reg_rep_n_0),
        .I2(wdf_data[105]),
        .O(next_wdf_data[105]));
  (* SOFT_HLUTNM = "soft_lutpair739" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[106]_i_1 
       (.I0(s_axi_wdata[106]),
        .I1(wready_reg_rep_n_0),
        .I2(wdf_data[106]),
        .O(next_wdf_data[106]));
  (* SOFT_HLUTNM = "soft_lutpair738" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[107]_i_1 
       (.I0(s_axi_wdata[107]),
        .I1(wready_reg_rep_n_0),
        .I2(wdf_data[107]),
        .O(next_wdf_data[107]));
  (* SOFT_HLUTNM = "soft_lutpair737" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[108]_i_1 
       (.I0(s_axi_wdata[108]),
        .I1(wready_reg_rep_n_0),
        .I2(wdf_data[108]),
        .O(next_wdf_data[108]));
  (* SOFT_HLUTNM = "soft_lutpair736" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[109]_i_1 
       (.I0(s_axi_wdata[109]),
        .I1(wready_reg_rep_n_0),
        .I2(wdf_data[109]),
        .O(next_wdf_data[109]));
  (* SOFT_HLUTNM = "soft_lutpair835" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[10]_i_1 
       (.I0(s_axi_wdata[10]),
        .I1(s_axi_wready),
        .I2(wdf_data[10]),
        .O(next_wdf_data[10]));
  (* SOFT_HLUTNM = "soft_lutpair735" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[110]_i_1 
       (.I0(s_axi_wdata[110]),
        .I1(wready_reg_rep_n_0),
        .I2(wdf_data[110]),
        .O(next_wdf_data[110]));
  (* SOFT_HLUTNM = "soft_lutpair734" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[111]_i_1 
       (.I0(s_axi_wdata[111]),
        .I1(wready_reg_rep_n_0),
        .I2(wdf_data[111]),
        .O(next_wdf_data[111]));
  (* SOFT_HLUTNM = "soft_lutpair733" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[112]_i_1 
       (.I0(s_axi_wdata[112]),
        .I1(wready_reg_rep_n_0),
        .I2(wdf_data[112]),
        .O(next_wdf_data[112]));
  (* SOFT_HLUTNM = "soft_lutpair732" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[113]_i_1 
       (.I0(s_axi_wdata[113]),
        .I1(wready_reg_rep_n_0),
        .I2(wdf_data[113]),
        .O(next_wdf_data[113]));
  (* SOFT_HLUTNM = "soft_lutpair731" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[114]_i_1 
       (.I0(s_axi_wdata[114]),
        .I1(wready_reg_rep_n_0),
        .I2(wdf_data[114]),
        .O(next_wdf_data[114]));
  (* SOFT_HLUTNM = "soft_lutpair730" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[115]_i_1 
       (.I0(s_axi_wdata[115]),
        .I1(wready_reg_rep_n_0),
        .I2(wdf_data[115]),
        .O(next_wdf_data[115]));
  (* SOFT_HLUTNM = "soft_lutpair729" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[116]_i_1 
       (.I0(s_axi_wdata[116]),
        .I1(wready_reg_rep_n_0),
        .I2(wdf_data[116]),
        .O(next_wdf_data[116]));
  (* SOFT_HLUTNM = "soft_lutpair728" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[117]_i_1 
       (.I0(s_axi_wdata[117]),
        .I1(wready_reg_rep_n_0),
        .I2(wdf_data[117]),
        .O(next_wdf_data[117]));
  (* SOFT_HLUTNM = "soft_lutpair727" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[118]_i_1 
       (.I0(s_axi_wdata[118]),
        .I1(wready_reg_rep_n_0),
        .I2(wdf_data[118]),
        .O(next_wdf_data[118]));
  (* SOFT_HLUTNM = "soft_lutpair726" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[119]_i_1 
       (.I0(s_axi_wdata[119]),
        .I1(wready_reg_rep_n_0),
        .I2(wdf_data[119]),
        .O(next_wdf_data[119]));
  (* SOFT_HLUTNM = "soft_lutpair834" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[11]_i_1 
       (.I0(s_axi_wdata[11]),
        .I1(s_axi_wready),
        .I2(wdf_data[11]),
        .O(next_wdf_data[11]));
  (* SOFT_HLUTNM = "soft_lutpair725" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[120]_i_1 
       (.I0(s_axi_wdata[120]),
        .I1(wready_reg_rep__0_n_0),
        .I2(wdf_data[120]),
        .O(next_wdf_data[120]));
  (* SOFT_HLUTNM = "soft_lutpair724" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[121]_i_1 
       (.I0(s_axi_wdata[121]),
        .I1(wready_reg_rep__0_n_0),
        .I2(wdf_data[121]),
        .O(next_wdf_data[121]));
  (* SOFT_HLUTNM = "soft_lutpair723" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[122]_i_1 
       (.I0(s_axi_wdata[122]),
        .I1(wready_reg_rep__0_n_0),
        .I2(wdf_data[122]),
        .O(next_wdf_data[122]));
  (* SOFT_HLUTNM = "soft_lutpair722" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[123]_i_1 
       (.I0(s_axi_wdata[123]),
        .I1(wready_reg_rep__0_n_0),
        .I2(wdf_data[123]),
        .O(next_wdf_data[123]));
  (* SOFT_HLUTNM = "soft_lutpair721" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[124]_i_1 
       (.I0(s_axi_wdata[124]),
        .I1(wready_reg_rep__0_n_0),
        .I2(wdf_data[124]),
        .O(next_wdf_data[124]));
  (* SOFT_HLUTNM = "soft_lutpair720" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[125]_i_1 
       (.I0(s_axi_wdata[125]),
        .I1(wready_reg_rep__0_n_0),
        .I2(wdf_data[125]),
        .O(next_wdf_data[125]));
  (* SOFT_HLUTNM = "soft_lutpair719" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[126]_i_1 
       (.I0(s_axi_wdata[126]),
        .I1(wready_reg_rep__0_n_0),
        .I2(wdf_data[126]),
        .O(next_wdf_data[126]));
  (* SOFT_HLUTNM = "soft_lutpair718" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[127]_i_1 
       (.I0(s_axi_wdata[127]),
        .I1(wready_reg_rep__0_n_0),
        .I2(wdf_data[127]),
        .O(next_wdf_data[127]));
  (* SOFT_HLUTNM = "soft_lutpair833" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[12]_i_1 
       (.I0(s_axi_wdata[12]),
        .I1(s_axi_wready),
        .I2(wdf_data[12]),
        .O(next_wdf_data[12]));
  (* SOFT_HLUTNM = "soft_lutpair832" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[13]_i_1 
       (.I0(s_axi_wdata[13]),
        .I1(s_axi_wready),
        .I2(wdf_data[13]),
        .O(next_wdf_data[13]));
  (* SOFT_HLUTNM = "soft_lutpair831" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[14]_i_1 
       (.I0(s_axi_wdata[14]),
        .I1(s_axi_wready),
        .I2(wdf_data[14]),
        .O(next_wdf_data[14]));
  (* SOFT_HLUTNM = "soft_lutpair830" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[15]_i_1 
       (.I0(s_axi_wdata[15]),
        .I1(s_axi_wready),
        .I2(wdf_data[15]),
        .O(next_wdf_data[15]));
  (* SOFT_HLUTNM = "soft_lutpair829" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[16]_i_1 
       (.I0(s_axi_wdata[16]),
        .I1(s_axi_wready),
        .I2(wdf_data[16]),
        .O(next_wdf_data[16]));
  (* SOFT_HLUTNM = "soft_lutpair828" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[17]_i_1 
       (.I0(s_axi_wdata[17]),
        .I1(s_axi_wready),
        .I2(wdf_data[17]),
        .O(next_wdf_data[17]));
  (* SOFT_HLUTNM = "soft_lutpair827" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[18]_i_1 
       (.I0(s_axi_wdata[18]),
        .I1(s_axi_wready),
        .I2(wdf_data[18]),
        .O(next_wdf_data[18]));
  (* SOFT_HLUTNM = "soft_lutpair825" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[19]_i_1 
       (.I0(s_axi_wdata[19]),
        .I1(s_axi_wready),
        .I2(wdf_data[19]),
        .O(next_wdf_data[19]));
  (* SOFT_HLUTNM = "soft_lutpair843" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[1]_i_1 
       (.I0(s_axi_wdata[1]),
        .I1(s_axi_wready),
        .I2(wdf_data[1]),
        .O(next_wdf_data[1]));
  (* SOFT_HLUTNM = "soft_lutpair789" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[20]_i_1 
       (.I0(s_axi_wdata[20]),
        .I1(s_axi_wready),
        .I2(wdf_data[20]),
        .O(next_wdf_data[20]));
  (* SOFT_HLUTNM = "soft_lutpair824" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[21]_i_1 
       (.I0(s_axi_wdata[21]),
        .I1(s_axi_wready),
        .I2(wdf_data[21]),
        .O(next_wdf_data[21]));
  (* SOFT_HLUTNM = "soft_lutpair823" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[22]_i_1 
       (.I0(s_axi_wdata[22]),
        .I1(s_axi_wready),
        .I2(wdf_data[22]),
        .O(next_wdf_data[22]));
  (* SOFT_HLUTNM = "soft_lutpair822" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[23]_i_1 
       (.I0(s_axi_wdata[23]),
        .I1(s_axi_wready),
        .I2(wdf_data[23]),
        .O(next_wdf_data[23]));
  (* SOFT_HLUTNM = "soft_lutpair821" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[24]_i_1 
       (.I0(s_axi_wdata[24]),
        .I1(s_axi_wready),
        .I2(wdf_data[24]),
        .O(next_wdf_data[24]));
  (* SOFT_HLUTNM = "soft_lutpair820" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[25]_i_1 
       (.I0(s_axi_wdata[25]),
        .I1(s_axi_wready),
        .I2(wdf_data[25]),
        .O(next_wdf_data[25]));
  (* SOFT_HLUTNM = "soft_lutpair819" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[26]_i_1 
       (.I0(s_axi_wdata[26]),
        .I1(s_axi_wready),
        .I2(wdf_data[26]),
        .O(next_wdf_data[26]));
  (* SOFT_HLUTNM = "soft_lutpair818" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[27]_i_1 
       (.I0(s_axi_wdata[27]),
        .I1(s_axi_wready),
        .I2(wdf_data[27]),
        .O(next_wdf_data[27]));
  (* SOFT_HLUTNM = "soft_lutpair817" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[28]_i_1 
       (.I0(s_axi_wdata[28]),
        .I1(s_axi_wready),
        .I2(wdf_data[28]),
        .O(next_wdf_data[28]));
  (* SOFT_HLUTNM = "soft_lutpair816" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[29]_i_1 
       (.I0(s_axi_wdata[29]),
        .I1(s_axi_wready),
        .I2(wdf_data[29]),
        .O(next_wdf_data[29]));
  (* SOFT_HLUTNM = "soft_lutpair826" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[2]_i_1 
       (.I0(s_axi_wdata[2]),
        .I1(s_axi_wready),
        .I2(wdf_data[2]),
        .O(next_wdf_data[2]));
  (* SOFT_HLUTNM = "soft_lutpair815" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[30]_i_1 
       (.I0(s_axi_wdata[30]),
        .I1(s_axi_wready),
        .I2(wdf_data[30]),
        .O(next_wdf_data[30]));
  (* SOFT_HLUTNM = "soft_lutpair814" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[31]_i_1 
       (.I0(s_axi_wdata[31]),
        .I1(s_axi_wready),
        .I2(wdf_data[31]),
        .O(next_wdf_data[31]));
  (* SOFT_HLUTNM = "soft_lutpair813" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[32]_i_1 
       (.I0(s_axi_wdata[32]),
        .I1(s_axi_wready),
        .I2(wdf_data[32]),
        .O(next_wdf_data[32]));
  (* SOFT_HLUTNM = "soft_lutpair812" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[33]_i_1 
       (.I0(s_axi_wdata[33]),
        .I1(s_axi_wready),
        .I2(wdf_data[33]),
        .O(next_wdf_data[33]));
  (* SOFT_HLUTNM = "soft_lutpair811" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[34]_i_1 
       (.I0(s_axi_wdata[34]),
        .I1(s_axi_wready),
        .I2(wdf_data[34]),
        .O(next_wdf_data[34]));
  (* SOFT_HLUTNM = "soft_lutpair810" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[35]_i_1 
       (.I0(s_axi_wdata[35]),
        .I1(s_axi_wready),
        .I2(wdf_data[35]),
        .O(next_wdf_data[35]));
  (* SOFT_HLUTNM = "soft_lutpair809" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[36]_i_1 
       (.I0(s_axi_wdata[36]),
        .I1(s_axi_wready),
        .I2(wdf_data[36]),
        .O(next_wdf_data[36]));
  (* SOFT_HLUTNM = "soft_lutpair808" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[37]_i_1 
       (.I0(s_axi_wdata[37]),
        .I1(s_axi_wready),
        .I2(wdf_data[37]),
        .O(next_wdf_data[37]));
  (* SOFT_HLUTNM = "soft_lutpair807" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[38]_i_1 
       (.I0(s_axi_wdata[38]),
        .I1(s_axi_wready),
        .I2(wdf_data[38]),
        .O(next_wdf_data[38]));
  (* SOFT_HLUTNM = "soft_lutpair806" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[39]_i_1 
       (.I0(s_axi_wdata[39]),
        .I1(s_axi_wready),
        .I2(wdf_data[39]),
        .O(next_wdf_data[39]));
  (* SOFT_HLUTNM = "soft_lutpair842" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[3]_i_1 
       (.I0(s_axi_wdata[3]),
        .I1(s_axi_wready),
        .I2(wdf_data[3]),
        .O(next_wdf_data[3]));
  (* SOFT_HLUTNM = "soft_lutpair805" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[40]_i_1 
       (.I0(s_axi_wdata[40]),
        .I1(s_axi_wready),
        .I2(wdf_data[40]),
        .O(next_wdf_data[40]));
  (* SOFT_HLUTNM = "soft_lutpair804" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[41]_i_1 
       (.I0(s_axi_wdata[41]),
        .I1(s_axi_wready),
        .I2(wdf_data[41]),
        .O(next_wdf_data[41]));
  (* SOFT_HLUTNM = "soft_lutpair803" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[42]_i_1 
       (.I0(s_axi_wdata[42]),
        .I1(s_axi_wready),
        .I2(wdf_data[42]),
        .O(next_wdf_data[42]));
  (* SOFT_HLUTNM = "soft_lutpair802" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[43]_i_1 
       (.I0(s_axi_wdata[43]),
        .I1(s_axi_wready),
        .I2(wdf_data[43]),
        .O(next_wdf_data[43]));
  (* SOFT_HLUTNM = "soft_lutpair801" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[44]_i_1 
       (.I0(s_axi_wdata[44]),
        .I1(s_axi_wready),
        .I2(wdf_data[44]),
        .O(next_wdf_data[44]));
  (* SOFT_HLUTNM = "soft_lutpair800" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[45]_i_1 
       (.I0(s_axi_wdata[45]),
        .I1(s_axi_wready),
        .I2(wdf_data[45]),
        .O(next_wdf_data[45]));
  (* SOFT_HLUTNM = "soft_lutpair799" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[46]_i_1 
       (.I0(s_axi_wdata[46]),
        .I1(s_axi_wready),
        .I2(wdf_data[46]),
        .O(next_wdf_data[46]));
  (* SOFT_HLUTNM = "soft_lutpair798" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[47]_i_1 
       (.I0(s_axi_wdata[47]),
        .I1(s_axi_wready),
        .I2(wdf_data[47]),
        .O(next_wdf_data[47]));
  (* SOFT_HLUTNM = "soft_lutpair797" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[48]_i_1 
       (.I0(s_axi_wdata[48]),
        .I1(s_axi_wready),
        .I2(wdf_data[48]),
        .O(next_wdf_data[48]));
  (* SOFT_HLUTNM = "soft_lutpair796" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[49]_i_1 
       (.I0(s_axi_wdata[49]),
        .I1(s_axi_wready),
        .I2(wdf_data[49]),
        .O(next_wdf_data[49]));
  (* SOFT_HLUTNM = "soft_lutpair841" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[4]_i_1 
       (.I0(s_axi_wdata[4]),
        .I1(s_axi_wready),
        .I2(wdf_data[4]),
        .O(next_wdf_data[4]));
  (* SOFT_HLUTNM = "soft_lutpair795" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[50]_i_1 
       (.I0(s_axi_wdata[50]),
        .I1(s_axi_wready),
        .I2(wdf_data[50]),
        .O(next_wdf_data[50]));
  (* SOFT_HLUTNM = "soft_lutpair794" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[51]_i_1 
       (.I0(s_axi_wdata[51]),
        .I1(s_axi_wready),
        .I2(wdf_data[51]),
        .O(next_wdf_data[51]));
  (* SOFT_HLUTNM = "soft_lutpair793" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[52]_i_1 
       (.I0(s_axi_wdata[52]),
        .I1(s_axi_wready),
        .I2(wdf_data[52]),
        .O(next_wdf_data[52]));
  (* SOFT_HLUTNM = "soft_lutpair792" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[53]_i_1 
       (.I0(s_axi_wdata[53]),
        .I1(s_axi_wready),
        .I2(wdf_data[53]),
        .O(next_wdf_data[53]));
  (* SOFT_HLUTNM = "soft_lutpair791" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[54]_i_1 
       (.I0(s_axi_wdata[54]),
        .I1(wready_reg_rep_n_0),
        .I2(wdf_data[54]),
        .O(next_wdf_data[54]));
  (* SOFT_HLUTNM = "soft_lutpair790" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[55]_i_1 
       (.I0(s_axi_wdata[55]),
        .I1(wready_reg_rep_n_0),
        .I2(wdf_data[55]),
        .O(next_wdf_data[55]));
  (* SOFT_HLUTNM = "soft_lutpair788" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[56]_i_1 
       (.I0(s_axi_wdata[56]),
        .I1(wready_reg_rep_n_0),
        .I2(wdf_data[56]),
        .O(next_wdf_data[56]));
  (* SOFT_HLUTNM = "soft_lutpair717" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[57]_i_1 
       (.I0(s_axi_wdata[57]),
        .I1(wready_reg_rep_n_0),
        .I2(wdf_data[57]),
        .O(next_wdf_data[57]));
  (* SOFT_HLUTNM = "soft_lutpair787" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[58]_i_1 
       (.I0(s_axi_wdata[58]),
        .I1(wready_reg_rep_n_0),
        .I2(wdf_data[58]),
        .O(next_wdf_data[58]));
  (* SOFT_HLUTNM = "soft_lutpair786" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[59]_i_1 
       (.I0(s_axi_wdata[59]),
        .I1(wready_reg_rep_n_0),
        .I2(wdf_data[59]),
        .O(next_wdf_data[59]));
  (* SOFT_HLUTNM = "soft_lutpair840" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[5]_i_1 
       (.I0(s_axi_wdata[5]),
        .I1(s_axi_wready),
        .I2(wdf_data[5]),
        .O(next_wdf_data[5]));
  (* SOFT_HLUTNM = "soft_lutpair785" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[60]_i_1 
       (.I0(s_axi_wdata[60]),
        .I1(wready_reg_rep_n_0),
        .I2(wdf_data[60]),
        .O(next_wdf_data[60]));
  (* SOFT_HLUTNM = "soft_lutpair784" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[61]_i_1 
       (.I0(s_axi_wdata[61]),
        .I1(wready_reg_rep_n_0),
        .I2(wdf_data[61]),
        .O(next_wdf_data[61]));
  (* SOFT_HLUTNM = "soft_lutpair783" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[62]_i_1 
       (.I0(s_axi_wdata[62]),
        .I1(wready_reg_rep_n_0),
        .I2(wdf_data[62]),
        .O(next_wdf_data[62]));
  (* SOFT_HLUTNM = "soft_lutpair782" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[63]_i_1 
       (.I0(s_axi_wdata[63]),
        .I1(wready_reg_rep_n_0),
        .I2(wdf_data[63]),
        .O(next_wdf_data[63]));
  (* SOFT_HLUTNM = "soft_lutpair781" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[64]_i_1 
       (.I0(s_axi_wdata[64]),
        .I1(wready_reg_rep_n_0),
        .I2(wdf_data[64]),
        .O(next_wdf_data[64]));
  (* SOFT_HLUTNM = "soft_lutpair780" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[65]_i_1 
       (.I0(s_axi_wdata[65]),
        .I1(wready_reg_rep_n_0),
        .I2(wdf_data[65]),
        .O(next_wdf_data[65]));
  (* SOFT_HLUTNM = "soft_lutpair779" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[66]_i_1 
       (.I0(s_axi_wdata[66]),
        .I1(wready_reg_rep_n_0),
        .I2(wdf_data[66]),
        .O(next_wdf_data[66]));
  (* SOFT_HLUTNM = "soft_lutpair778" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[67]_i_1 
       (.I0(s_axi_wdata[67]),
        .I1(wready_reg_rep_n_0),
        .I2(wdf_data[67]),
        .O(next_wdf_data[67]));
  (* SOFT_HLUTNM = "soft_lutpair777" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[68]_i_1 
       (.I0(s_axi_wdata[68]),
        .I1(wready_reg_rep_n_0),
        .I2(wdf_data[68]),
        .O(next_wdf_data[68]));
  (* SOFT_HLUTNM = "soft_lutpair776" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[69]_i_1 
       (.I0(s_axi_wdata[69]),
        .I1(wready_reg_rep_n_0),
        .I2(wdf_data[69]),
        .O(next_wdf_data[69]));
  (* SOFT_HLUTNM = "soft_lutpair839" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[6]_i_1 
       (.I0(s_axi_wdata[6]),
        .I1(s_axi_wready),
        .I2(wdf_data[6]),
        .O(next_wdf_data[6]));
  (* SOFT_HLUTNM = "soft_lutpair775" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[70]_i_1 
       (.I0(s_axi_wdata[70]),
        .I1(wready_reg_rep_n_0),
        .I2(wdf_data[70]),
        .O(next_wdf_data[70]));
  (* SOFT_HLUTNM = "soft_lutpair774" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[71]_i_1 
       (.I0(s_axi_wdata[71]),
        .I1(wready_reg_rep_n_0),
        .I2(wdf_data[71]),
        .O(next_wdf_data[71]));
  (* SOFT_HLUTNM = "soft_lutpair773" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[72]_i_1 
       (.I0(s_axi_wdata[72]),
        .I1(wready_reg_rep_n_0),
        .I2(wdf_data[72]),
        .O(next_wdf_data[72]));
  (* SOFT_HLUTNM = "soft_lutpair772" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[73]_i_1 
       (.I0(s_axi_wdata[73]),
        .I1(wready_reg_rep_n_0),
        .I2(wdf_data[73]),
        .O(next_wdf_data[73]));
  (* SOFT_HLUTNM = "soft_lutpair771" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[74]_i_1 
       (.I0(s_axi_wdata[74]),
        .I1(wready_reg_rep_n_0),
        .I2(wdf_data[74]),
        .O(next_wdf_data[74]));
  (* SOFT_HLUTNM = "soft_lutpair770" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[75]_i_1 
       (.I0(s_axi_wdata[75]),
        .I1(wready_reg_rep_n_0),
        .I2(wdf_data[75]),
        .O(next_wdf_data[75]));
  (* SOFT_HLUTNM = "soft_lutpair769" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[76]_i_1 
       (.I0(s_axi_wdata[76]),
        .I1(wready_reg_rep_n_0),
        .I2(wdf_data[76]),
        .O(next_wdf_data[76]));
  (* SOFT_HLUTNM = "soft_lutpair768" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[77]_i_1 
       (.I0(s_axi_wdata[77]),
        .I1(wready_reg_rep_n_0),
        .I2(wdf_data[77]),
        .O(next_wdf_data[77]));
  (* SOFT_HLUTNM = "soft_lutpair767" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[78]_i_1 
       (.I0(s_axi_wdata[78]),
        .I1(wready_reg_rep_n_0),
        .I2(wdf_data[78]),
        .O(next_wdf_data[78]));
  (* SOFT_HLUTNM = "soft_lutpair766" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[79]_i_1 
       (.I0(s_axi_wdata[79]),
        .I1(wready_reg_rep_n_0),
        .I2(wdf_data[79]),
        .O(next_wdf_data[79]));
  (* SOFT_HLUTNM = "soft_lutpair838" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[7]_i_1 
       (.I0(s_axi_wdata[7]),
        .I1(s_axi_wready),
        .I2(wdf_data[7]),
        .O(next_wdf_data[7]));
  (* SOFT_HLUTNM = "soft_lutpair765" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[80]_i_1 
       (.I0(s_axi_wdata[80]),
        .I1(wready_reg_rep_n_0),
        .I2(wdf_data[80]),
        .O(next_wdf_data[80]));
  (* SOFT_HLUTNM = "soft_lutpair764" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[81]_i_1 
       (.I0(s_axi_wdata[81]),
        .I1(wready_reg_rep_n_0),
        .I2(wdf_data[81]),
        .O(next_wdf_data[81]));
  (* SOFT_HLUTNM = "soft_lutpair763" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[82]_i_1 
       (.I0(s_axi_wdata[82]),
        .I1(wready_reg_rep_n_0),
        .I2(wdf_data[82]),
        .O(next_wdf_data[82]));
  (* SOFT_HLUTNM = "soft_lutpair762" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[83]_i_1 
       (.I0(s_axi_wdata[83]),
        .I1(wready_reg_rep_n_0),
        .I2(wdf_data[83]),
        .O(next_wdf_data[83]));
  (* SOFT_HLUTNM = "soft_lutpair761" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[84]_i_1 
       (.I0(s_axi_wdata[84]),
        .I1(wready_reg_rep_n_0),
        .I2(wdf_data[84]),
        .O(next_wdf_data[84]));
  (* SOFT_HLUTNM = "soft_lutpair760" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[85]_i_1 
       (.I0(s_axi_wdata[85]),
        .I1(wready_reg_rep_n_0),
        .I2(wdf_data[85]),
        .O(next_wdf_data[85]));
  (* SOFT_HLUTNM = "soft_lutpair759" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[86]_i_1 
       (.I0(s_axi_wdata[86]),
        .I1(wready_reg_rep_n_0),
        .I2(wdf_data[86]),
        .O(next_wdf_data[86]));
  (* SOFT_HLUTNM = "soft_lutpair758" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[87]_i_1 
       (.I0(s_axi_wdata[87]),
        .I1(wready_reg_rep_n_0),
        .I2(wdf_data[87]),
        .O(next_wdf_data[87]));
  (* SOFT_HLUTNM = "soft_lutpair757" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[88]_i_1 
       (.I0(s_axi_wdata[88]),
        .I1(wready_reg_rep_n_0),
        .I2(wdf_data[88]),
        .O(next_wdf_data[88]));
  (* SOFT_HLUTNM = "soft_lutpair756" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[89]_i_1 
       (.I0(s_axi_wdata[89]),
        .I1(wready_reg_rep_n_0),
        .I2(wdf_data[89]),
        .O(next_wdf_data[89]));
  (* SOFT_HLUTNM = "soft_lutpair837" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[8]_i_1 
       (.I0(s_axi_wdata[8]),
        .I1(s_axi_wready),
        .I2(wdf_data[8]),
        .O(next_wdf_data[8]));
  (* SOFT_HLUTNM = "soft_lutpair755" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[90]_i_1 
       (.I0(s_axi_wdata[90]),
        .I1(wready_reg_rep_n_0),
        .I2(wdf_data[90]),
        .O(next_wdf_data[90]));
  (* SOFT_HLUTNM = "soft_lutpair754" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[91]_i_1 
       (.I0(s_axi_wdata[91]),
        .I1(wready_reg_rep_n_0),
        .I2(wdf_data[91]),
        .O(next_wdf_data[91]));
  (* SOFT_HLUTNM = "soft_lutpair753" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[92]_i_1 
       (.I0(s_axi_wdata[92]),
        .I1(wready_reg_rep_n_0),
        .I2(wdf_data[92]),
        .O(next_wdf_data[92]));
  (* SOFT_HLUTNM = "soft_lutpair752" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[93]_i_1 
       (.I0(s_axi_wdata[93]),
        .I1(wready_reg_rep_n_0),
        .I2(wdf_data[93]),
        .O(next_wdf_data[93]));
  (* SOFT_HLUTNM = "soft_lutpair751" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[94]_i_1 
       (.I0(s_axi_wdata[94]),
        .I1(wready_reg_rep_n_0),
        .I2(wdf_data[94]),
        .O(next_wdf_data[94]));
  (* SOFT_HLUTNM = "soft_lutpair750" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[95]_i_1 
       (.I0(s_axi_wdata[95]),
        .I1(wready_reg_rep_n_0),
        .I2(wdf_data[95]),
        .O(next_wdf_data[95]));
  (* SOFT_HLUTNM = "soft_lutpair749" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[96]_i_1 
       (.I0(s_axi_wdata[96]),
        .I1(wready_reg_rep_n_0),
        .I2(wdf_data[96]),
        .O(next_wdf_data[96]));
  (* SOFT_HLUTNM = "soft_lutpair748" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[97]_i_1 
       (.I0(s_axi_wdata[97]),
        .I1(wready_reg_rep_n_0),
        .I2(wdf_data[97]),
        .O(next_wdf_data[97]));
  (* SOFT_HLUTNM = "soft_lutpair747" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[98]_i_1 
       (.I0(s_axi_wdata[98]),
        .I1(wready_reg_rep_n_0),
        .I2(wdf_data[98]),
        .O(next_wdf_data[98]));
  (* SOFT_HLUTNM = "soft_lutpair746" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[99]_i_1 
       (.I0(s_axi_wdata[99]),
        .I1(wready_reg_rep_n_0),
        .I2(wdf_data[99]),
        .O(next_wdf_data[99]));
  (* SOFT_HLUTNM = "soft_lutpair836" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \wdf_data[9]_i_1 
       (.I0(s_axi_wdata[9]),
        .I1(s_axi_wready),
        .I2(wdf_data[9]),
        .O(next_wdf_data[9]));
  FDRE \wdf_data_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(next_wdf_data[0]),
        .Q(wdf_data[0]),
        .R(1'b0));
  FDRE \wdf_data_reg[100] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(next_wdf_data[100]),
        .Q(wdf_data[100]),
        .R(1'b0));
  FDRE \wdf_data_reg[101] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(next_wdf_data[101]),
        .Q(wdf_data[101]),
        .R(1'b0));
  FDRE \wdf_data_reg[102] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(next_wdf_data[102]),
        .Q(wdf_data[102]),
        .R(1'b0));
  FDRE \wdf_data_reg[103] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(next_wdf_data[103]),
        .Q(wdf_data[103]),
        .R(1'b0));
  FDRE \wdf_data_reg[104] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(next_wdf_data[104]),
        .Q(wdf_data[104]),
        .R(1'b0));
  FDRE \wdf_data_reg[105] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(next_wdf_data[105]),
        .Q(wdf_data[105]),
        .R(1'b0));
  FDRE \wdf_data_reg[106] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(next_wdf_data[106]),
        .Q(wdf_data[106]),
        .R(1'b0));
  FDRE \wdf_data_reg[107] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(next_wdf_data[107]),
        .Q(wdf_data[107]),
        .R(1'b0));
  FDRE \wdf_data_reg[108] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(next_wdf_data[108]),
        .Q(wdf_data[108]),
        .R(1'b0));
  FDRE \wdf_data_reg[109] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(next_wdf_data[109]),
        .Q(wdf_data[109]),
        .R(1'b0));
  FDRE \wdf_data_reg[10] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(next_wdf_data[10]),
        .Q(wdf_data[10]),
        .R(1'b0));
  FDRE \wdf_data_reg[110] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(next_wdf_data[110]),
        .Q(wdf_data[110]),
        .R(1'b0));
  FDRE \wdf_data_reg[111] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(next_wdf_data[111]),
        .Q(wdf_data[111]),
        .R(1'b0));
  FDRE \wdf_data_reg[112] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(next_wdf_data[112]),
        .Q(wdf_data[112]),
        .R(1'b0));
  FDRE \wdf_data_reg[113] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(next_wdf_data[113]),
        .Q(wdf_data[113]),
        .R(1'b0));
  FDRE \wdf_data_reg[114] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(next_wdf_data[114]),
        .Q(wdf_data[114]),
        .R(1'b0));
  FDRE \wdf_data_reg[115] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(next_wdf_data[115]),
        .Q(wdf_data[115]),
        .R(1'b0));
  FDRE \wdf_data_reg[116] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(next_wdf_data[116]),
        .Q(wdf_data[116]),
        .R(1'b0));
  FDRE \wdf_data_reg[117] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(next_wdf_data[117]),
        .Q(wdf_data[117]),
        .R(1'b0));
  FDRE \wdf_data_reg[118] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(next_wdf_data[118]),
        .Q(wdf_data[118]),
        .R(1'b0));
  FDRE \wdf_data_reg[119] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(next_wdf_data[119]),
        .Q(wdf_data[119]),
        .R(1'b0));
  FDRE \wdf_data_reg[11] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(next_wdf_data[11]),
        .Q(wdf_data[11]),
        .R(1'b0));
  FDRE \wdf_data_reg[120] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(next_wdf_data[120]),
        .Q(wdf_data[120]),
        .R(1'b0));
  FDRE \wdf_data_reg[121] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(next_wdf_data[121]),
        .Q(wdf_data[121]),
        .R(1'b0));
  FDRE \wdf_data_reg[122] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(next_wdf_data[122]),
        .Q(wdf_data[122]),
        .R(1'b0));
  FDRE \wdf_data_reg[123] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(next_wdf_data[123]),
        .Q(wdf_data[123]),
        .R(1'b0));
  FDRE \wdf_data_reg[124] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(next_wdf_data[124]),
        .Q(wdf_data[124]),
        .R(1'b0));
  FDRE \wdf_data_reg[125] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(next_wdf_data[125]),
        .Q(wdf_data[125]),
        .R(1'b0));
  FDRE \wdf_data_reg[126] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(next_wdf_data[126]),
        .Q(wdf_data[126]),
        .R(1'b0));
  FDRE \wdf_data_reg[127] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(next_wdf_data[127]),
        .Q(wdf_data[127]),
        .R(1'b0));
  FDRE \wdf_data_reg[12] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(next_wdf_data[12]),
        .Q(wdf_data[12]),
        .R(1'b0));
  FDRE \wdf_data_reg[13] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(next_wdf_data[13]),
        .Q(wdf_data[13]),
        .R(1'b0));
  FDRE \wdf_data_reg[14] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(next_wdf_data[14]),
        .Q(wdf_data[14]),
        .R(1'b0));
  FDRE \wdf_data_reg[15] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(next_wdf_data[15]),
        .Q(wdf_data[15]),
        .R(1'b0));
  FDRE \wdf_data_reg[16] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(next_wdf_data[16]),
        .Q(wdf_data[16]),
        .R(1'b0));
  FDRE \wdf_data_reg[17] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(next_wdf_data[17]),
        .Q(wdf_data[17]),
        .R(1'b0));
  FDRE \wdf_data_reg[18] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(next_wdf_data[18]),
        .Q(wdf_data[18]),
        .R(1'b0));
  FDRE \wdf_data_reg[19] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(next_wdf_data[19]),
        .Q(wdf_data[19]),
        .R(1'b0));
  FDRE \wdf_data_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(next_wdf_data[1]),
        .Q(wdf_data[1]),
        .R(1'b0));
  FDRE \wdf_data_reg[20] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(next_wdf_data[20]),
        .Q(wdf_data[20]),
        .R(1'b0));
  FDRE \wdf_data_reg[21] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(next_wdf_data[21]),
        .Q(wdf_data[21]),
        .R(1'b0));
  FDRE \wdf_data_reg[22] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(next_wdf_data[22]),
        .Q(wdf_data[22]),
        .R(1'b0));
  FDRE \wdf_data_reg[23] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(next_wdf_data[23]),
        .Q(wdf_data[23]),
        .R(1'b0));
  FDRE \wdf_data_reg[24] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(next_wdf_data[24]),
        .Q(wdf_data[24]),
        .R(1'b0));
  FDRE \wdf_data_reg[25] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(next_wdf_data[25]),
        .Q(wdf_data[25]),
        .R(1'b0));
  FDRE \wdf_data_reg[26] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(next_wdf_data[26]),
        .Q(wdf_data[26]),
        .R(1'b0));
  FDRE \wdf_data_reg[27] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(next_wdf_data[27]),
        .Q(wdf_data[27]),
        .R(1'b0));
  FDRE \wdf_data_reg[28] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(next_wdf_data[28]),
        .Q(wdf_data[28]),
        .R(1'b0));
  FDRE \wdf_data_reg[29] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(next_wdf_data[29]),
        .Q(wdf_data[29]),
        .R(1'b0));
  FDRE \wdf_data_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(next_wdf_data[2]),
        .Q(wdf_data[2]),
        .R(1'b0));
  FDRE \wdf_data_reg[30] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(next_wdf_data[30]),
        .Q(wdf_data[30]),
        .R(1'b0));
  FDRE \wdf_data_reg[31] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(next_wdf_data[31]),
        .Q(wdf_data[31]),
        .R(1'b0));
  FDRE \wdf_data_reg[32] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(next_wdf_data[32]),
        .Q(wdf_data[32]),
        .R(1'b0));
  FDRE \wdf_data_reg[33] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(next_wdf_data[33]),
        .Q(wdf_data[33]),
        .R(1'b0));
  FDRE \wdf_data_reg[34] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(next_wdf_data[34]),
        .Q(wdf_data[34]),
        .R(1'b0));
  FDRE \wdf_data_reg[35] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(next_wdf_data[35]),
        .Q(wdf_data[35]),
        .R(1'b0));
  FDRE \wdf_data_reg[36] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(next_wdf_data[36]),
        .Q(wdf_data[36]),
        .R(1'b0));
  FDRE \wdf_data_reg[37] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(next_wdf_data[37]),
        .Q(wdf_data[37]),
        .R(1'b0));
  FDRE \wdf_data_reg[38] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(next_wdf_data[38]),
        .Q(wdf_data[38]),
        .R(1'b0));
  FDRE \wdf_data_reg[39] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(next_wdf_data[39]),
        .Q(wdf_data[39]),
        .R(1'b0));
  FDRE \wdf_data_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(next_wdf_data[3]),
        .Q(wdf_data[3]),
        .R(1'b0));
  FDRE \wdf_data_reg[40] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(next_wdf_data[40]),
        .Q(wdf_data[40]),
        .R(1'b0));
  FDRE \wdf_data_reg[41] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(next_wdf_data[41]),
        .Q(wdf_data[41]),
        .R(1'b0));
  FDRE \wdf_data_reg[42] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(next_wdf_data[42]),
        .Q(wdf_data[42]),
        .R(1'b0));
  FDRE \wdf_data_reg[43] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(next_wdf_data[43]),
        .Q(wdf_data[43]),
        .R(1'b0));
  FDRE \wdf_data_reg[44] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(next_wdf_data[44]),
        .Q(wdf_data[44]),
        .R(1'b0));
  FDRE \wdf_data_reg[45] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(next_wdf_data[45]),
        .Q(wdf_data[45]),
        .R(1'b0));
  FDRE \wdf_data_reg[46] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(next_wdf_data[46]),
        .Q(wdf_data[46]),
        .R(1'b0));
  FDRE \wdf_data_reg[47] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(next_wdf_data[47]),
        .Q(wdf_data[47]),
        .R(1'b0));
  FDRE \wdf_data_reg[48] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(next_wdf_data[48]),
        .Q(wdf_data[48]),
        .R(1'b0));
  FDRE \wdf_data_reg[49] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(next_wdf_data[49]),
        .Q(wdf_data[49]),
        .R(1'b0));
  FDRE \wdf_data_reg[4] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(next_wdf_data[4]),
        .Q(wdf_data[4]),
        .R(1'b0));
  FDRE \wdf_data_reg[50] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(next_wdf_data[50]),
        .Q(wdf_data[50]),
        .R(1'b0));
  FDRE \wdf_data_reg[51] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(next_wdf_data[51]),
        .Q(wdf_data[51]),
        .R(1'b0));
  FDRE \wdf_data_reg[52] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(next_wdf_data[52]),
        .Q(wdf_data[52]),
        .R(1'b0));
  FDRE \wdf_data_reg[53] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(next_wdf_data[53]),
        .Q(wdf_data[53]),
        .R(1'b0));
  FDRE \wdf_data_reg[54] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(next_wdf_data[54]),
        .Q(wdf_data[54]),
        .R(1'b0));
  FDRE \wdf_data_reg[55] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(next_wdf_data[55]),
        .Q(wdf_data[55]),
        .R(1'b0));
  FDRE \wdf_data_reg[56] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(next_wdf_data[56]),
        .Q(wdf_data[56]),
        .R(1'b0));
  FDRE \wdf_data_reg[57] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(next_wdf_data[57]),
        .Q(wdf_data[57]),
        .R(1'b0));
  FDRE \wdf_data_reg[58] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(next_wdf_data[58]),
        .Q(wdf_data[58]),
        .R(1'b0));
  FDRE \wdf_data_reg[59] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(next_wdf_data[59]),
        .Q(wdf_data[59]),
        .R(1'b0));
  FDRE \wdf_data_reg[5] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(next_wdf_data[5]),
        .Q(wdf_data[5]),
        .R(1'b0));
  FDRE \wdf_data_reg[60] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(next_wdf_data[60]),
        .Q(wdf_data[60]),
        .R(1'b0));
  FDRE \wdf_data_reg[61] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(next_wdf_data[61]),
        .Q(wdf_data[61]),
        .R(1'b0));
  FDRE \wdf_data_reg[62] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(next_wdf_data[62]),
        .Q(wdf_data[62]),
        .R(1'b0));
  FDRE \wdf_data_reg[63] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(next_wdf_data[63]),
        .Q(wdf_data[63]),
        .R(1'b0));
  FDRE \wdf_data_reg[64] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(next_wdf_data[64]),
        .Q(wdf_data[64]),
        .R(1'b0));
  FDRE \wdf_data_reg[65] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(next_wdf_data[65]),
        .Q(wdf_data[65]),
        .R(1'b0));
  FDRE \wdf_data_reg[66] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(next_wdf_data[66]),
        .Q(wdf_data[66]),
        .R(1'b0));
  FDRE \wdf_data_reg[67] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(next_wdf_data[67]),
        .Q(wdf_data[67]),
        .R(1'b0));
  FDRE \wdf_data_reg[68] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(next_wdf_data[68]),
        .Q(wdf_data[68]),
        .R(1'b0));
  FDRE \wdf_data_reg[69] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(next_wdf_data[69]),
        .Q(wdf_data[69]),
        .R(1'b0));
  FDRE \wdf_data_reg[6] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(next_wdf_data[6]),
        .Q(wdf_data[6]),
        .R(1'b0));
  FDRE \wdf_data_reg[70] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(next_wdf_data[70]),
        .Q(wdf_data[70]),
        .R(1'b0));
  FDRE \wdf_data_reg[71] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(next_wdf_data[71]),
        .Q(wdf_data[71]),
        .R(1'b0));
  FDRE \wdf_data_reg[72] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(next_wdf_data[72]),
        .Q(wdf_data[72]),
        .R(1'b0));
  FDRE \wdf_data_reg[73] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(next_wdf_data[73]),
        .Q(wdf_data[73]),
        .R(1'b0));
  FDRE \wdf_data_reg[74] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(next_wdf_data[74]),
        .Q(wdf_data[74]),
        .R(1'b0));
  FDRE \wdf_data_reg[75] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(next_wdf_data[75]),
        .Q(wdf_data[75]),
        .R(1'b0));
  FDRE \wdf_data_reg[76] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(next_wdf_data[76]),
        .Q(wdf_data[76]),
        .R(1'b0));
  FDRE \wdf_data_reg[77] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(next_wdf_data[77]),
        .Q(wdf_data[77]),
        .R(1'b0));
  FDRE \wdf_data_reg[78] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(next_wdf_data[78]),
        .Q(wdf_data[78]),
        .R(1'b0));
  FDRE \wdf_data_reg[79] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(next_wdf_data[79]),
        .Q(wdf_data[79]),
        .R(1'b0));
  FDRE \wdf_data_reg[7] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(next_wdf_data[7]),
        .Q(wdf_data[7]),
        .R(1'b0));
  FDRE \wdf_data_reg[80] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(next_wdf_data[80]),
        .Q(wdf_data[80]),
        .R(1'b0));
  FDRE \wdf_data_reg[81] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(next_wdf_data[81]),
        .Q(wdf_data[81]),
        .R(1'b0));
  FDRE \wdf_data_reg[82] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(next_wdf_data[82]),
        .Q(wdf_data[82]),
        .R(1'b0));
  FDRE \wdf_data_reg[83] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(next_wdf_data[83]),
        .Q(wdf_data[83]),
        .R(1'b0));
  FDRE \wdf_data_reg[84] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(next_wdf_data[84]),
        .Q(wdf_data[84]),
        .R(1'b0));
  FDRE \wdf_data_reg[85] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(next_wdf_data[85]),
        .Q(wdf_data[85]),
        .R(1'b0));
  FDRE \wdf_data_reg[86] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(next_wdf_data[86]),
        .Q(wdf_data[86]),
        .R(1'b0));
  FDRE \wdf_data_reg[87] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(next_wdf_data[87]),
        .Q(wdf_data[87]),
        .R(1'b0));
  FDRE \wdf_data_reg[88] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(next_wdf_data[88]),
        .Q(wdf_data[88]),
        .R(1'b0));
  FDRE \wdf_data_reg[89] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(next_wdf_data[89]),
        .Q(wdf_data[89]),
        .R(1'b0));
  FDRE \wdf_data_reg[8] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(next_wdf_data[8]),
        .Q(wdf_data[8]),
        .R(1'b0));
  FDRE \wdf_data_reg[90] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(next_wdf_data[90]),
        .Q(wdf_data[90]),
        .R(1'b0));
  FDRE \wdf_data_reg[91] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(next_wdf_data[91]),
        .Q(wdf_data[91]),
        .R(1'b0));
  FDRE \wdf_data_reg[92] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(next_wdf_data[92]),
        .Q(wdf_data[92]),
        .R(1'b0));
  FDRE \wdf_data_reg[93] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(next_wdf_data[93]),
        .Q(wdf_data[93]),
        .R(1'b0));
  FDRE \wdf_data_reg[94] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(next_wdf_data[94]),
        .Q(wdf_data[94]),
        .R(1'b0));
  FDRE \wdf_data_reg[95] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(next_wdf_data[95]),
        .Q(wdf_data[95]),
        .R(1'b0));
  FDRE \wdf_data_reg[96] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(next_wdf_data[96]),
        .Q(wdf_data[96]),
        .R(1'b0));
  FDRE \wdf_data_reg[97] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(next_wdf_data[97]),
        .Q(wdf_data[97]),
        .R(1'b0));
  FDRE \wdf_data_reg[98] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(next_wdf_data[98]),
        .Q(wdf_data[98]),
        .R(1'b0));
  FDRE \wdf_data_reg[99] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(next_wdf_data[99]),
        .Q(wdf_data[99]),
        .R(1'b0));
  FDRE \wdf_data_reg[9] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(next_wdf_data[9]),
        .Q(wdf_data[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair716" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \wdf_mask[0]_i_1 
       (.I0(s_axi_wstrb[0]),
        .I1(wready_reg_rep__0_n_0),
        .I2(wdf_mask[0]),
        .O(next_wdf_mask[0]));
  (* SOFT_HLUTNM = "soft_lutpair851" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \wdf_mask[10]_i_1 
       (.I0(s_axi_wstrb[10]),
        .I1(s_axi_wready),
        .I2(wdf_mask[10]),
        .O(next_wdf_mask[10]));
  (* SOFT_HLUTNM = "soft_lutpair850" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \wdf_mask[11]_i_1 
       (.I0(s_axi_wstrb[11]),
        .I1(s_axi_wready),
        .I2(wdf_mask[11]),
        .O(next_wdf_mask[11]));
  (* SOFT_HLUTNM = "soft_lutpair849" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \wdf_mask[12]_i_1 
       (.I0(s_axi_wstrb[12]),
        .I1(s_axi_wready),
        .I2(wdf_mask[12]),
        .O(next_wdf_mask[12]));
  (* SOFT_HLUTNM = "soft_lutpair848" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \wdf_mask[13]_i_1 
       (.I0(s_axi_wstrb[13]),
        .I1(s_axi_wready),
        .I2(wdf_mask[13]),
        .O(next_wdf_mask[13]));
  (* SOFT_HLUTNM = "soft_lutpair847" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \wdf_mask[14]_i_1 
       (.I0(s_axi_wstrb[14]),
        .I1(s_axi_wready),
        .I2(wdf_mask[14]),
        .O(next_wdf_mask[14]));
  (* SOFT_HLUTNM = "soft_lutpair846" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \wdf_mask[15]_i_1 
       (.I0(s_axi_wstrb[15]),
        .I1(s_axi_wready),
        .I2(wdf_mask[15]),
        .O(next_wdf_mask[15]));
  (* SOFT_HLUTNM = "soft_lutpair859" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \wdf_mask[1]_i_1 
       (.I0(s_axi_wstrb[1]),
        .I1(wready_reg_rep__0_n_0),
        .I2(wdf_mask[1]),
        .O(next_wdf_mask[1]));
  (* SOFT_HLUTNM = "soft_lutpair858" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \wdf_mask[2]_i_1 
       (.I0(s_axi_wstrb[2]),
        .I1(wready_reg_rep__0_n_0),
        .I2(wdf_mask[2]),
        .O(next_wdf_mask[2]));
  (* SOFT_HLUTNM = "soft_lutpair857" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \wdf_mask[3]_i_1 
       (.I0(s_axi_wstrb[3]),
        .I1(wready_reg_rep__0_n_0),
        .I2(wdf_mask[3]),
        .O(next_wdf_mask[3]));
  (* SOFT_HLUTNM = "soft_lutpair853" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \wdf_mask[4]_i_1 
       (.I0(s_axi_wstrb[4]),
        .I1(s_axi_wready),
        .I2(wdf_mask[4]),
        .O(next_wdf_mask[4]));
  (* SOFT_HLUTNM = "soft_lutpair856" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \wdf_mask[5]_i_1 
       (.I0(s_axi_wstrb[5]),
        .I1(s_axi_wready),
        .I2(wdf_mask[5]),
        .O(next_wdf_mask[5]));
  (* SOFT_HLUTNM = "soft_lutpair855" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \wdf_mask[6]_i_1 
       (.I0(s_axi_wstrb[6]),
        .I1(s_axi_wready),
        .I2(wdf_mask[6]),
        .O(next_wdf_mask[6]));
  (* SOFT_HLUTNM = "soft_lutpair854" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \wdf_mask[7]_i_1 
       (.I0(s_axi_wstrb[7]),
        .I1(s_axi_wready),
        .I2(wdf_mask[7]),
        .O(next_wdf_mask[7]));
  (* SOFT_HLUTNM = "soft_lutpair852" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \wdf_mask[8]_i_1 
       (.I0(s_axi_wstrb[8]),
        .I1(s_axi_wready),
        .I2(wdf_mask[8]),
        .O(next_wdf_mask[8]));
  (* SOFT_HLUTNM = "soft_lutpair844" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \wdf_mask[9]_i_1 
       (.I0(s_axi_wstrb[9]),
        .I1(s_axi_wready),
        .I2(wdf_mask[9]),
        .O(next_wdf_mask[9]));
  FDRE \wdf_mask_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(next_wdf_mask[0]),
        .Q(wdf_mask[0]),
        .R(1'b0));
  FDRE \wdf_mask_reg[10] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(next_wdf_mask[10]),
        .Q(wdf_mask[10]),
        .R(1'b0));
  FDRE \wdf_mask_reg[11] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(next_wdf_mask[11]),
        .Q(wdf_mask[11]),
        .R(1'b0));
  FDRE \wdf_mask_reg[12] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(next_wdf_mask[12]),
        .Q(wdf_mask[12]),
        .R(1'b0));
  FDRE \wdf_mask_reg[13] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(next_wdf_mask[13]),
        .Q(wdf_mask[13]),
        .R(1'b0));
  FDRE \wdf_mask_reg[14] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(next_wdf_mask[14]),
        .Q(wdf_mask[14]),
        .R(1'b0));
  FDRE \wdf_mask_reg[15] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(next_wdf_mask[15]),
        .Q(wdf_mask[15]),
        .R(1'b0));
  FDRE \wdf_mask_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(next_wdf_mask[1]),
        .Q(wdf_mask[1]),
        .R(1'b0));
  FDRE \wdf_mask_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(next_wdf_mask[2]),
        .Q(wdf_mask[2]),
        .R(1'b0));
  FDRE \wdf_mask_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(next_wdf_mask[3]),
        .Q(wdf_mask[3]),
        .R(1'b0));
  FDRE \wdf_mask_reg[4] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(next_wdf_mask[4]),
        .Q(wdf_mask[4]),
        .R(1'b0));
  FDRE \wdf_mask_reg[5] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(next_wdf_mask[5]),
        .Q(wdf_mask[5]),
        .R(1'b0));
  FDRE \wdf_mask_reg[6] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(next_wdf_mask[6]),
        .Q(wdf_mask[6]),
        .R(1'b0));
  FDRE \wdf_mask_reg[7] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(next_wdf_mask[7]),
        .Q(wdf_mask[7]),
        .R(1'b0));
  FDRE \wdf_mask_reg[8] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(next_wdf_mask[8]),
        .Q(wdf_mask[8]),
        .R(1'b0));
  FDRE \wdf_mask_reg[9] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(next_wdf_mask[9]),
        .Q(wdf_mask[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair860" *) 
  LUT4 #(
    .INIT(16'hABFB)) 
    wready_i_1
       (.I0(app_rdy_r_reg),
        .I1(valid),
        .I2(s_axi_wready),
        .I3(s_axi_wvalid),
        .O(wready_i_1_n_0));
  (* ORIG_CELL_NAME = "wready_reg" *) 
  FDRE wready_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(wready_i_1_n_0),
        .Q(s_axi_wready),
        .R(SS));
  (* ORIG_CELL_NAME = "wready_reg" *) 
  FDRE wready_reg_rep
       (.C(sys_rst),
        .CE(1'b1),
        .D(wready_rep_i_1_n_0),
        .Q(wready_reg_rep_n_0),
        .R(SS));
  (* ORIG_CELL_NAME = "wready_reg" *) 
  FDRE wready_reg_rep__0
       (.C(sys_rst),
        .CE(1'b1),
        .D(wready_rep__0_i_1_n_0),
        .Q(wready_reg_rep__0_n_0),
        .R(SS));
  LUT4 #(
    .INIT(16'hABFB)) 
    wready_rep__0_i_1
       (.I0(app_rdy_r_reg),
        .I1(valid),
        .I2(s_axi_wready),
        .I3(s_axi_wvalid),
        .O(wready_rep__0_i_1_n_0));
  LUT4 #(
    .INIT(16'hABFB)) 
    wready_rep_i_1
       (.I0(app_rdy_r_reg),
        .I1(valid),
        .I2(s_axi_wready),
        .I3(s_axi_wvalid),
        .O(wready_rep_i_1_n_0));
endmodule

module Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_axi_mc_wr_cmd_fsm
   (s_axi_awready,
    axlen_int,
    b_push,
    \axburst_reg[1] ,
    D,
    \int_addr_reg[3] ,
    \axaddr_reg[31] ,
    \axlen_cnt_reg[7] ,
    \axaddr_incr_reg[31] ,
    \axlen_reg[7] ,
    \RD_PRI_REG.rd_cmd_hold_reg ,
    \app_addr_r1_reg[3] ,
    \app_addr_r1_reg[4] ,
    \app_addr_r1_reg[5] ,
    \app_addr_r1_reg[6] ,
    \app_addr_r1_reg[7] ,
    \app_addr_r1_reg[8] ,
    \app_addr_r1_reg[9] ,
    \app_addr_r1_reg[10] ,
    \app_addr_r1_reg[11] ,
    \app_addr_r1_reg[12] ,
    \app_addr_r1_reg[13] ,
    \app_addr_r1_reg[14] ,
    \app_addr_r1_reg[15] ,
    \app_addr_r1_reg[16] ,
    \app_addr_r1_reg[17] ,
    \app_addr_r1_reg[18] ,
    \app_addr_r1_reg[19] ,
    \app_addr_r1_reg[20] ,
    \app_addr_r1_reg[21] ,
    \app_addr_r1_reg[22] ,
    \app_addr_r1_reg[23] ,
    \app_addr_r1_reg[24] ,
    \app_addr_r1_reg[25] ,
    in0,
    axi_mc_incr_cmd_byte_addr__0,
    S,
    awvalid_int,
    b_awid,
    \axqos_reg[3] ,
    E,
    \axaddr_incr_reg[0] ,
    SS,
    sys_rst,
    Q,
    axvalid,
    s_axi_awvalid,
    app_rdy_r_reg,
    axready_reg_0,
    \axlen_cnt_reg[3] ,
    \axlen_reg[7]_0 ,
    s_axi_awlen,
    s_axi_awaddr,
    \axaddr_reg[31]_0 ,
    \int_addr_reg[3]_0 ,
    axready_reg_1,
    out,
    next,
    \RD_PRI_REG.rd_starve_cnt_reg[8] ,
    \axaddr_incr_reg[31]_0 ,
    axburst,
    s_axi_awburst,
    \RD_PRI_REG.wr_cmd_hold_reg ,
    s_axi_awid,
    axid,
    s_axi_awqos,
    \axqos_reg[3]_0 );
  output s_axi_awready;
  output [3:0]axlen_int;
  output b_push;
  output \axburst_reg[1] ;
  output [3:0]D;
  output [3:0]\int_addr_reg[3] ;
  output [31:0]\axaddr_reg[31] ;
  output [7:0]\axlen_cnt_reg[7] ;
  output [31:0]\axaddr_incr_reg[31] ;
  output [3:0]\axlen_reg[7] ;
  output \RD_PRI_REG.rd_cmd_hold_reg ;
  output \app_addr_r1_reg[3] ;
  output \app_addr_r1_reg[4] ;
  output \app_addr_r1_reg[5] ;
  output \app_addr_r1_reg[6] ;
  output \app_addr_r1_reg[7] ;
  output \app_addr_r1_reg[8] ;
  output \app_addr_r1_reg[9] ;
  output \app_addr_r1_reg[10] ;
  output \app_addr_r1_reg[11] ;
  output \app_addr_r1_reg[12] ;
  output \app_addr_r1_reg[13] ;
  output \app_addr_r1_reg[14] ;
  output \app_addr_r1_reg[15] ;
  output \app_addr_r1_reg[16] ;
  output \app_addr_r1_reg[17] ;
  output \app_addr_r1_reg[18] ;
  output \app_addr_r1_reg[19] ;
  output \app_addr_r1_reg[20] ;
  output \app_addr_r1_reg[21] ;
  output \app_addr_r1_reg[22] ;
  output \app_addr_r1_reg[23] ;
  output \app_addr_r1_reg[24] ;
  output \app_addr_r1_reg[25] ;
  output [2:0]in0;
  output [28:0]axi_mc_incr_cmd_byte_addr__0;
  output [0:0]S;
  output awvalid_int;
  output b_awid;
  output [3:0]\axqos_reg[3] ;
  output [0:0]E;
  output [0:0]\axaddr_incr_reg[0] ;
  input [0:0]SS;
  input sys_rst;
  input [7:0]Q;
  input axvalid;
  input s_axi_awvalid;
  input app_rdy_r_reg;
  input axready_reg_0;
  input [3:0]\axlen_cnt_reg[3] ;
  input [7:0]\axlen_reg[7]_0 ;
  input [7:0]s_axi_awlen;
  input [31:0]s_axi_awaddr;
  input [31:0]\axaddr_reg[31]_0 ;
  input [3:0]\int_addr_reg[3]_0 ;
  input axready_reg_1;
  input [31:0]out;
  input next;
  input [0:0]\RD_PRI_REG.rd_starve_cnt_reg[8] ;
  input [31:0]\axaddr_incr_reg[31]_0 ;
  input [0:0]axburst;
  input [0:0]s_axi_awburst;
  input \RD_PRI_REG.wr_cmd_hold_reg ;
  input [0:0]s_axi_awid;
  input axid;
  input [3:0]s_axi_awqos;
  input [3:0]\axqos_reg[3]_0 ;

  wire [3:0]D;
  wire [0:0]E;
  wire [7:0]Q;
  wire \RD_PRI_REG.rd_cmd_hold_i_4_n_0 ;
  wire \RD_PRI_REG.rd_cmd_hold_reg ;
  wire [0:0]\RD_PRI_REG.rd_starve_cnt_reg[8] ;
  wire \RD_PRI_REG.wr_cmd_hold_reg ;
  wire [0:0]S;
  wire [0:0]SS;
  wire \app_addr_r1[25]_i_7_n_0 ;
  wire \app_addr_r1[25]_i_8_n_0 ;
  wire \app_addr_r1_reg[10] ;
  wire \app_addr_r1_reg[11] ;
  wire \app_addr_r1_reg[12] ;
  wire \app_addr_r1_reg[13] ;
  wire \app_addr_r1_reg[14] ;
  wire \app_addr_r1_reg[15] ;
  wire \app_addr_r1_reg[16] ;
  wire \app_addr_r1_reg[17] ;
  wire \app_addr_r1_reg[18] ;
  wire \app_addr_r1_reg[19] ;
  wire \app_addr_r1_reg[20] ;
  wire \app_addr_r1_reg[21] ;
  wire \app_addr_r1_reg[22] ;
  wire \app_addr_r1_reg[23] ;
  wire \app_addr_r1_reg[24] ;
  wire \app_addr_r1_reg[25] ;
  wire \app_addr_r1_reg[3] ;
  wire \app_addr_r1_reg[4] ;
  wire \app_addr_r1_reg[5] ;
  wire \app_addr_r1_reg[6] ;
  wire \app_addr_r1_reg[7] ;
  wire \app_addr_r1_reg[8] ;
  wire \app_addr_r1_reg[9] ;
  wire app_rdy_r_reg;
  wire awvalid_int;
  wire [0:0]\axaddr_incr_reg[0] ;
  wire [31:0]\axaddr_incr_reg[31] ;
  wire [31:0]\axaddr_incr_reg[31]_0 ;
  wire [31:0]\axaddr_reg[31] ;
  wire [31:0]\axaddr_reg[31]_0 ;
  wire [0:0]axburst;
  wire \axburst_reg[1] ;
  wire \axi_mc_cmd_arbiter_0/rd_cmd_hold6__2 ;
  wire [7:4]\axi_mc_cmd_translator_0/axi_mc_wrap_cmd_byte_addr ;
  wire \axi_mc_cmd_translator_0/incr_axhandshake ;
  wire \axi_mc_cmd_translator_0/wrap_axhandshake ;
  wire [28:0]axi_mc_incr_cmd_byte_addr__0;
  wire axid;
  wire \axlen_cnt[2]_i_2__0_n_0 ;
  wire \axlen_cnt[2]_i_2_n_0 ;
  wire \axlen_cnt[3]_i_2_n_0 ;
  wire \axlen_cnt[4]_i_2_n_0 ;
  wire \axlen_cnt[4]_i_3_n_0 ;
  wire \axlen_cnt[5]_i_2_n_0 ;
  wire \axlen_cnt[5]_i_3_n_0 ;
  wire \axlen_cnt[7]_i_3_n_0 ;
  wire \axlen_cnt[7]_i_4_n_0 ;
  wire [3:0]\axlen_cnt_reg[3] ;
  wire [7:0]\axlen_cnt_reg[7] ;
  wire [3:0]axlen_int;
  wire [3:0]\axlen_reg[7] ;
  wire [7:0]\axlen_reg[7]_0 ;
  wire [3:0]\axqos_reg[3] ;
  wire [3:0]\axqos_reg[3]_0 ;
  wire axready_i_1_n_0;
  wire axready_reg_0;
  wire axready_reg_1;
  wire axvalid;
  wire b_awid;
  wire b_push;
  wire [2:0]in0;
  wire \int_addr[3]_i_5_n_0 ;
  wire [3:0]\int_addr_reg[3] ;
  wire [3:0]\int_addr_reg[3]_0 ;
  wire \memory_reg[7][0]_srl8_i_3_n_0 ;
  wire \memory_reg[7][0]_srl8_i_4_n_0 ;
  wire \memory_reg[7][0]_srl8_i_5_n_0 ;
  wire \memory_reg[7][0]_srl8_i_6_n_0 ;
  wire \memory_reg[7][0]_srl8_i_7_n_0 ;
  wire next;
  wire [31:0]out;
  wire [31:0]s_axi_awaddr;
  wire [0:0]s_axi_awburst;
  wire [0:0]s_axi_awid;
  wire [7:0]s_axi_awlen;
  wire [3:0]s_axi_awqos;
  wire s_axi_awready;
  wire s_axi_awvalid;
  wire sys_rst;

  LUT6 #(
    .INIT(64'hA8A8A8888888A888)) 
    \RD_PRI_REG.rd_cmd_hold_i_2 
       (.I0(next),
        .I1(\RD_PRI_REG.rd_starve_cnt_reg[8] ),
        .I2(\axi_mc_cmd_arbiter_0/rd_cmd_hold6__2 ),
        .I3(axvalid),
        .I4(s_axi_awready),
        .I5(s_axi_awvalid),
        .O(\RD_PRI_REG.rd_cmd_hold_reg ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFBBFCB8)) 
    \RD_PRI_REG.rd_cmd_hold_i_3 
       (.I0(s_axi_awqos[2]),
        .I1(s_axi_awready),
        .I2(\axqos_reg[3]_0 [2]),
        .I3(s_axi_awqos[3]),
        .I4(\axqos_reg[3]_0 [3]),
        .I5(\RD_PRI_REG.rd_cmd_hold_i_4_n_0 ),
        .O(\axi_mc_cmd_arbiter_0/rd_cmd_hold6__2 ));
  (* SOFT_HLUTNM = "soft_lutpair690" *) 
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    \RD_PRI_REG.rd_cmd_hold_i_4 
       (.I0(\axqos_reg[3]_0 [0]),
        .I1(s_axi_awqos[0]),
        .I2(\axqos_reg[3]_0 [1]),
        .I3(s_axi_awready),
        .I4(s_axi_awqos[1]),
        .O(\RD_PRI_REG.rd_cmd_hold_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hCFC88888)) 
    \app_addr_r1[10]_i_2 
       (.I0(\app_addr_r1[25]_i_7_n_0 ),
        .I1(\axaddr_reg[31] [11]),
        .I2(\axi_mc_cmd_translator_0/incr_axhandshake ),
        .I3(\axaddr_incr_reg[31]_0 [11]),
        .I4(\app_addr_r1[25]_i_8_n_0 ),
        .O(\app_addr_r1_reg[10] ));
  LUT5 #(
    .INIT(32'hCFC88888)) 
    \app_addr_r1[11]_i_2 
       (.I0(\app_addr_r1[25]_i_7_n_0 ),
        .I1(\axaddr_reg[31] [12]),
        .I2(\axi_mc_cmd_translator_0/incr_axhandshake ),
        .I3(\axaddr_incr_reg[31]_0 [12]),
        .I4(\app_addr_r1[25]_i_8_n_0 ),
        .O(\app_addr_r1_reg[11] ));
  LUT5 #(
    .INIT(32'hCFC88888)) 
    \app_addr_r1[12]_i_2 
       (.I0(\app_addr_r1[25]_i_7_n_0 ),
        .I1(\axaddr_reg[31] [13]),
        .I2(\axi_mc_cmd_translator_0/incr_axhandshake ),
        .I3(\axaddr_incr_reg[31]_0 [13]),
        .I4(\app_addr_r1[25]_i_8_n_0 ),
        .O(\app_addr_r1_reg[12] ));
  LUT5 #(
    .INIT(32'hCFC88888)) 
    \app_addr_r1[13]_i_2 
       (.I0(\app_addr_r1[25]_i_7_n_0 ),
        .I1(\axaddr_reg[31] [14]),
        .I2(\axi_mc_cmd_translator_0/incr_axhandshake ),
        .I3(\axaddr_incr_reg[31]_0 [14]),
        .I4(\app_addr_r1[25]_i_8_n_0 ),
        .O(\app_addr_r1_reg[13] ));
  LUT5 #(
    .INIT(32'hCFC88888)) 
    \app_addr_r1[14]_i_2 
       (.I0(\app_addr_r1[25]_i_7_n_0 ),
        .I1(\axaddr_reg[31] [15]),
        .I2(\axi_mc_cmd_translator_0/incr_axhandshake ),
        .I3(\axaddr_incr_reg[31]_0 [15]),
        .I4(\app_addr_r1[25]_i_8_n_0 ),
        .O(\app_addr_r1_reg[14] ));
  LUT5 #(
    .INIT(32'hCFC88888)) 
    \app_addr_r1[15]_i_2 
       (.I0(\app_addr_r1[25]_i_7_n_0 ),
        .I1(\axaddr_reg[31] [16]),
        .I2(\axi_mc_cmd_translator_0/incr_axhandshake ),
        .I3(\axaddr_incr_reg[31]_0 [16]),
        .I4(\app_addr_r1[25]_i_8_n_0 ),
        .O(\app_addr_r1_reg[15] ));
  LUT5 #(
    .INIT(32'hCFC88888)) 
    \app_addr_r1[16]_i_2 
       (.I0(\app_addr_r1[25]_i_7_n_0 ),
        .I1(\axaddr_reg[31] [17]),
        .I2(\axi_mc_cmd_translator_0/incr_axhandshake ),
        .I3(\axaddr_incr_reg[31]_0 [17]),
        .I4(\app_addr_r1[25]_i_8_n_0 ),
        .O(\app_addr_r1_reg[16] ));
  LUT5 #(
    .INIT(32'hCFC88888)) 
    \app_addr_r1[17]_i_2 
       (.I0(\app_addr_r1[25]_i_7_n_0 ),
        .I1(\axaddr_reg[31] [18]),
        .I2(\axi_mc_cmd_translator_0/incr_axhandshake ),
        .I3(\axaddr_incr_reg[31]_0 [18]),
        .I4(\app_addr_r1[25]_i_8_n_0 ),
        .O(\app_addr_r1_reg[17] ));
  LUT5 #(
    .INIT(32'hCFC88888)) 
    \app_addr_r1[18]_i_2 
       (.I0(\app_addr_r1[25]_i_7_n_0 ),
        .I1(\axaddr_reg[31] [19]),
        .I2(\axi_mc_cmd_translator_0/incr_axhandshake ),
        .I3(\axaddr_incr_reg[31]_0 [19]),
        .I4(\app_addr_r1[25]_i_8_n_0 ),
        .O(\app_addr_r1_reg[18] ));
  LUT5 #(
    .INIT(32'hCFC88888)) 
    \app_addr_r1[19]_i_2 
       (.I0(\app_addr_r1[25]_i_7_n_0 ),
        .I1(\axaddr_reg[31] [20]),
        .I2(\axi_mc_cmd_translator_0/incr_axhandshake ),
        .I3(\axaddr_incr_reg[31]_0 [20]),
        .I4(\app_addr_r1[25]_i_8_n_0 ),
        .O(\app_addr_r1_reg[19] ));
  LUT5 #(
    .INIT(32'hCFC88888)) 
    \app_addr_r1[20]_i_2 
       (.I0(\app_addr_r1[25]_i_7_n_0 ),
        .I1(\axaddr_reg[31] [21]),
        .I2(\axi_mc_cmd_translator_0/incr_axhandshake ),
        .I3(\axaddr_incr_reg[31]_0 [21]),
        .I4(\app_addr_r1[25]_i_8_n_0 ),
        .O(\app_addr_r1_reg[20] ));
  LUT5 #(
    .INIT(32'hCFC88888)) 
    \app_addr_r1[21]_i_2 
       (.I0(\app_addr_r1[25]_i_7_n_0 ),
        .I1(\axaddr_reg[31] [22]),
        .I2(\axi_mc_cmd_translator_0/incr_axhandshake ),
        .I3(\axaddr_incr_reg[31]_0 [22]),
        .I4(\app_addr_r1[25]_i_8_n_0 ),
        .O(\app_addr_r1_reg[21] ));
  LUT5 #(
    .INIT(32'hCFC88888)) 
    \app_addr_r1[22]_i_2 
       (.I0(\app_addr_r1[25]_i_7_n_0 ),
        .I1(\axaddr_reg[31] [23]),
        .I2(\axi_mc_cmd_translator_0/incr_axhandshake ),
        .I3(\axaddr_incr_reg[31]_0 [23]),
        .I4(\app_addr_r1[25]_i_8_n_0 ),
        .O(\app_addr_r1_reg[22] ));
  LUT5 #(
    .INIT(32'hCFC88888)) 
    \app_addr_r1[23]_i_2 
       (.I0(\app_addr_r1[25]_i_7_n_0 ),
        .I1(\axaddr_reg[31] [24]),
        .I2(\axi_mc_cmd_translator_0/incr_axhandshake ),
        .I3(\axaddr_incr_reg[31]_0 [24]),
        .I4(\app_addr_r1[25]_i_8_n_0 ),
        .O(\app_addr_r1_reg[23] ));
  LUT5 #(
    .INIT(32'hCFC88888)) 
    \app_addr_r1[24]_i_2 
       (.I0(\app_addr_r1[25]_i_7_n_0 ),
        .I1(\axaddr_reg[31] [25]),
        .I2(\axi_mc_cmd_translator_0/incr_axhandshake ),
        .I3(\axaddr_incr_reg[31]_0 [25]),
        .I4(\app_addr_r1[25]_i_8_n_0 ),
        .O(\app_addr_r1_reg[24] ));
  LUT5 #(
    .INIT(32'hCFC88888)) 
    \app_addr_r1[25]_i_6 
       (.I0(\app_addr_r1[25]_i_7_n_0 ),
        .I1(\axaddr_reg[31] [26]),
        .I2(\axi_mc_cmd_translator_0/incr_axhandshake ),
        .I3(\axaddr_incr_reg[31]_0 [26]),
        .I4(\app_addr_r1[25]_i_8_n_0 ),
        .O(\app_addr_r1_reg[25] ));
  (* SOFT_HLUTNM = "soft_lutpair692" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \app_addr_r1[25]_i_7 
       (.I0(axburst),
        .I1(s_axi_awready),
        .I2(s_axi_awburst),
        .I3(\RD_PRI_REG.wr_cmd_hold_reg ),
        .O(\app_addr_r1[25]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair692" *) 
  LUT4 #(
    .INIT(16'h001D)) 
    \app_addr_r1[25]_i_8 
       (.I0(axburst),
        .I1(s_axi_awready),
        .I2(s_axi_awburst),
        .I3(\RD_PRI_REG.wr_cmd_hold_reg ),
        .O(\app_addr_r1[25]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    \app_addr_r1[3]_i_4 
       (.I0(\axi_mc_cmd_translator_0/axi_mc_wrap_cmd_byte_addr [4]),
        .I1(\app_addr_r1[25]_i_7_n_0 ),
        .I2(\axaddr_reg[31] [4]),
        .I3(\axi_mc_cmd_translator_0/incr_axhandshake ),
        .I4(\axaddr_incr_reg[31]_0 [4]),
        .I5(\app_addr_r1[25]_i_8_n_0 ),
        .O(\app_addr_r1_reg[3] ));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    \app_addr_r1[4]_i_4 
       (.I0(\axi_mc_cmd_translator_0/axi_mc_wrap_cmd_byte_addr [5]),
        .I1(\app_addr_r1[25]_i_7_n_0 ),
        .I2(\axaddr_reg[31] [5]),
        .I3(\axi_mc_cmd_translator_0/incr_axhandshake ),
        .I4(\axaddr_incr_reg[31]_0 [5]),
        .I5(\app_addr_r1[25]_i_8_n_0 ),
        .O(\app_addr_r1_reg[4] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \app_addr_r1[4]_i_5 
       (.I0(s_axi_awaddr[5]),
        .I1(s_axi_awready),
        .I2(\axaddr_reg[31]_0 [5]),
        .I3(\axi_mc_cmd_translator_0/wrap_axhandshake ),
        .I4(\int_addr_reg[3]_0 [1]),
        .O(\axi_mc_cmd_translator_0/axi_mc_wrap_cmd_byte_addr [5]));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    \app_addr_r1[5]_i_4 
       (.I0(\axi_mc_cmd_translator_0/axi_mc_wrap_cmd_byte_addr [6]),
        .I1(\app_addr_r1[25]_i_7_n_0 ),
        .I2(\axaddr_reg[31] [6]),
        .I3(\axi_mc_cmd_translator_0/incr_axhandshake ),
        .I4(\axaddr_incr_reg[31]_0 [6]),
        .I5(\app_addr_r1[25]_i_8_n_0 ),
        .O(\app_addr_r1_reg[5] ));
  LUT6 #(
    .INIT(64'hF8FFF88888888888)) 
    \app_addr_r1[6]_i_4 
       (.I0(\axi_mc_cmd_translator_0/axi_mc_wrap_cmd_byte_addr [7]),
        .I1(\app_addr_r1[25]_i_7_n_0 ),
        .I2(\axaddr_reg[31] [7]),
        .I3(\axi_mc_cmd_translator_0/incr_axhandshake ),
        .I4(\axaddr_incr_reg[31]_0 [7]),
        .I5(\app_addr_r1[25]_i_8_n_0 ),
        .O(\app_addr_r1_reg[6] ));
  LUT5 #(
    .INIT(32'hCFC88888)) 
    \app_addr_r1[7]_i_2 
       (.I0(\app_addr_r1[25]_i_7_n_0 ),
        .I1(\axaddr_reg[31] [8]),
        .I2(\axi_mc_cmd_translator_0/incr_axhandshake ),
        .I3(\axaddr_incr_reg[31]_0 [8]),
        .I4(\app_addr_r1[25]_i_8_n_0 ),
        .O(\app_addr_r1_reg[7] ));
  LUT5 #(
    .INIT(32'hCFC88888)) 
    \app_addr_r1[8]_i_2 
       (.I0(\app_addr_r1[25]_i_7_n_0 ),
        .I1(\axaddr_reg[31] [9]),
        .I2(\axi_mc_cmd_translator_0/incr_axhandshake ),
        .I3(\axaddr_incr_reg[31]_0 [9]),
        .I4(\app_addr_r1[25]_i_8_n_0 ),
        .O(\app_addr_r1_reg[8] ));
  LUT5 #(
    .INIT(32'hCFC88888)) 
    \app_addr_r1[9]_i_2 
       (.I0(\app_addr_r1[25]_i_7_n_0 ),
        .I1(\axaddr_reg[31] [10]),
        .I2(\axi_mc_cmd_translator_0/incr_axhandshake ),
        .I3(\axaddr_incr_reg[31]_0 [10]),
        .I4(\app_addr_r1[25]_i_8_n_0 ),
        .O(\app_addr_r1_reg[9] ));
  (* SOFT_HLUTNM = "soft_lutpair671" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr[0]_i_1 
       (.I0(s_axi_awaddr[0]),
        .I1(s_axi_awready),
        .I2(\axaddr_reg[31]_0 [0]),
        .O(\axaddr_reg[31] [0]));
  (* SOFT_HLUTNM = "soft_lutpair662" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr[10]_i_1 
       (.I0(s_axi_awaddr[10]),
        .I1(s_axi_awready),
        .I2(\axaddr_reg[31]_0 [10]),
        .O(\axaddr_reg[31] [10]));
  (* SOFT_HLUTNM = "soft_lutpair660" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr[11]_i_1 
       (.I0(s_axi_awaddr[11]),
        .I1(s_axi_awready),
        .I2(\axaddr_reg[31]_0 [11]),
        .O(\axaddr_reg[31] [11]));
  (* SOFT_HLUTNM = "soft_lutpair668" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr[12]_i_1 
       (.I0(s_axi_awaddr[12]),
        .I1(s_axi_awready),
        .I2(\axaddr_reg[31]_0 [12]),
        .O(\axaddr_reg[31] [12]));
  (* SOFT_HLUTNM = "soft_lutpair659" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr[13]_i_1 
       (.I0(s_axi_awaddr[13]),
        .I1(s_axi_awready),
        .I2(\axaddr_reg[31]_0 [13]),
        .O(\axaddr_reg[31] [13]));
  (* SOFT_HLUTNM = "soft_lutpair658" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr[14]_i_1 
       (.I0(s_axi_awaddr[14]),
        .I1(s_axi_awready),
        .I2(\axaddr_reg[31]_0 [14]),
        .O(\axaddr_reg[31] [14]));
  (* SOFT_HLUTNM = "soft_lutpair665" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr[15]_i_1 
       (.I0(s_axi_awaddr[15]),
        .I1(s_axi_awready),
        .I2(\axaddr_reg[31]_0 [15]),
        .O(\axaddr_reg[31] [15]));
  (* SOFT_HLUTNM = "soft_lutpair657" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr[16]_i_1 
       (.I0(s_axi_awaddr[16]),
        .I1(s_axi_awready),
        .I2(\axaddr_reg[31]_0 [16]),
        .O(\axaddr_reg[31] [16]));
  (* SOFT_HLUTNM = "soft_lutpair661" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr[17]_i_1 
       (.I0(s_axi_awaddr[17]),
        .I1(s_axi_awready),
        .I2(\axaddr_reg[31]_0 [17]),
        .O(\axaddr_reg[31] [17]));
  (* SOFT_HLUTNM = "soft_lutpair664" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr[18]_i_1 
       (.I0(s_axi_awaddr[18]),
        .I1(s_axi_awready),
        .I2(\axaddr_reg[31]_0 [18]),
        .O(\axaddr_reg[31] [18]));
  (* SOFT_HLUTNM = "soft_lutpair666" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr[19]_i_1 
       (.I0(s_axi_awaddr[19]),
        .I1(s_axi_awready),
        .I2(\axaddr_reg[31]_0 [19]),
        .O(\axaddr_reg[31] [19]));
  (* SOFT_HLUTNM = "soft_lutpair672" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr[1]_i_1 
       (.I0(s_axi_awaddr[1]),
        .I1(s_axi_awready),
        .I2(\axaddr_reg[31]_0 [1]),
        .O(\axaddr_reg[31] [1]));
  (* SOFT_HLUTNM = "soft_lutpair681" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr[20]_i_1 
       (.I0(s_axi_awaddr[20]),
        .I1(s_axi_awready),
        .I2(\axaddr_reg[31]_0 [20]),
        .O(\axaddr_reg[31] [20]));
  (* SOFT_HLUTNM = "soft_lutpair667" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr[21]_i_1 
       (.I0(s_axi_awaddr[21]),
        .I1(s_axi_awready),
        .I2(\axaddr_reg[31]_0 [21]),
        .O(\axaddr_reg[31] [21]));
  (* SOFT_HLUTNM = "soft_lutpair669" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr[22]_i_1 
       (.I0(s_axi_awaddr[22]),
        .I1(s_axi_awready),
        .I2(\axaddr_reg[31]_0 [22]),
        .O(\axaddr_reg[31] [22]));
  (* SOFT_HLUTNM = "soft_lutpair682" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr[23]_i_1 
       (.I0(s_axi_awaddr[23]),
        .I1(s_axi_awready),
        .I2(\axaddr_reg[31]_0 [23]),
        .O(\axaddr_reg[31] [23]));
  (* SOFT_HLUTNM = "soft_lutpair685" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr[24]_i_1 
       (.I0(s_axi_awaddr[24]),
        .I1(s_axi_awready),
        .I2(\axaddr_reg[31]_0 [24]),
        .O(\axaddr_reg[31] [24]));
  (* SOFT_HLUTNM = "soft_lutpair683" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr[25]_i_1 
       (.I0(s_axi_awaddr[25]),
        .I1(s_axi_awready),
        .I2(\axaddr_reg[31]_0 [25]),
        .O(\axaddr_reg[31] [25]));
  (* SOFT_HLUTNM = "soft_lutpair684" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr[26]_i_1 
       (.I0(s_axi_awaddr[26]),
        .I1(s_axi_awready),
        .I2(\axaddr_reg[31]_0 [26]),
        .O(\axaddr_reg[31] [26]));
  (* SOFT_HLUTNM = "soft_lutpair686" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr[27]_i_1 
       (.I0(s_axi_awaddr[27]),
        .I1(s_axi_awready),
        .I2(\axaddr_reg[31]_0 [27]),
        .O(\axaddr_reg[31] [27]));
  (* SOFT_HLUTNM = "soft_lutpair688" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr[28]_i_1 
       (.I0(s_axi_awaddr[28]),
        .I1(s_axi_awready),
        .I2(\axaddr_reg[31]_0 [28]),
        .O(\axaddr_reg[31] [28]));
  (* SOFT_HLUTNM = "soft_lutpair687" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr[29]_i_1 
       (.I0(s_axi_awaddr[29]),
        .I1(s_axi_awready),
        .I2(\axaddr_reg[31]_0 [29]),
        .O(\axaddr_reg[31] [29]));
  (* SOFT_HLUTNM = "soft_lutpair673" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr[2]_i_1 
       (.I0(s_axi_awaddr[2]),
        .I1(s_axi_awready),
        .I2(\axaddr_reg[31]_0 [2]),
        .O(\axaddr_reg[31] [2]));
  (* SOFT_HLUTNM = "soft_lutpair680" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr[30]_i_1 
       (.I0(s_axi_awaddr[30]),
        .I1(s_axi_awready),
        .I2(\axaddr_reg[31]_0 [30]),
        .O(\axaddr_reg[31] [30]));
  (* SOFT_HLUTNM = "soft_lutpair689" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr[31]_i_1 
       (.I0(s_axi_awaddr[31]),
        .I1(s_axi_awready),
        .I2(\axaddr_reg[31]_0 [31]),
        .O(\axaddr_reg[31] [31]));
  (* SOFT_HLUTNM = "soft_lutpair674" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr[3]_i_1 
       (.I0(s_axi_awaddr[3]),
        .I1(s_axi_awready),
        .I2(\axaddr_reg[31]_0 [3]),
        .O(\axaddr_reg[31] [3]));
  (* SOFT_HLUTNM = "soft_lutpair675" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr[4]_i_1 
       (.I0(s_axi_awaddr[4]),
        .I1(s_axi_awready),
        .I2(\axaddr_reg[31]_0 [4]),
        .O(\axaddr_reg[31] [4]));
  (* SOFT_HLUTNM = "soft_lutpair676" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr[5]_i_1 
       (.I0(s_axi_awaddr[5]),
        .I1(s_axi_awready),
        .I2(\axaddr_reg[31]_0 [5]),
        .O(\axaddr_reg[31] [5]));
  (* SOFT_HLUTNM = "soft_lutpair677" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr[6]_i_1 
       (.I0(s_axi_awaddr[6]),
        .I1(s_axi_awready),
        .I2(\axaddr_reg[31]_0 [6]),
        .O(\axaddr_reg[31] [6]));
  (* SOFT_HLUTNM = "soft_lutpair678" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr[7]_i_1 
       (.I0(s_axi_awaddr[7]),
        .I1(s_axi_awready),
        .I2(\axaddr_reg[31]_0 [7]),
        .O(\axaddr_reg[31] [7]));
  (* SOFT_HLUTNM = "soft_lutpair670" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr[8]_i_1 
       (.I0(s_axi_awaddr[8]),
        .I1(s_axi_awready),
        .I2(\axaddr_reg[31]_0 [8]),
        .O(\axaddr_reg[31] [8]));
  (* SOFT_HLUTNM = "soft_lutpair679" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axaddr[9]_i_1 
       (.I0(s_axi_awaddr[9]),
        .I1(s_axi_awready),
        .I2(\axaddr_reg[31]_0 [9]),
        .O(\axaddr_reg[31] [9]));
  (* SOFT_HLUTNM = "soft_lutpair671" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_incr[0]_i_1 
       (.I0(s_axi_awaddr[0]),
        .I1(s_axi_awready),
        .I2(\axaddr_reg[31]_0 [0]),
        .I3(axready_reg_1),
        .I4(out[0]),
        .O(\axaddr_incr_reg[31] [0]));
  (* SOFT_HLUTNM = "soft_lutpair662" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_incr[10]_i_1 
       (.I0(s_axi_awaddr[10]),
        .I1(s_axi_awready),
        .I2(\axaddr_reg[31]_0 [10]),
        .I3(axready_reg_1),
        .I4(out[10]),
        .O(\axaddr_incr_reg[31] [10]));
  (* SOFT_HLUTNM = "soft_lutpair660" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_incr[11]_i_1 
       (.I0(s_axi_awaddr[11]),
        .I1(s_axi_awready),
        .I2(\axaddr_reg[31]_0 [11]),
        .I3(axready_reg_1),
        .I4(out[11]),
        .O(\axaddr_incr_reg[31] [11]));
  (* SOFT_HLUTNM = "soft_lutpair668" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_incr[12]_i_1 
       (.I0(s_axi_awaddr[12]),
        .I1(s_axi_awready),
        .I2(\axaddr_reg[31]_0 [12]),
        .I3(axready_reg_1),
        .I4(out[12]),
        .O(\axaddr_incr_reg[31] [12]));
  (* SOFT_HLUTNM = "soft_lutpair659" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_incr[13]_i_1 
       (.I0(s_axi_awaddr[13]),
        .I1(s_axi_awready),
        .I2(\axaddr_reg[31]_0 [13]),
        .I3(axready_reg_1),
        .I4(out[13]),
        .O(\axaddr_incr_reg[31] [13]));
  (* SOFT_HLUTNM = "soft_lutpair658" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_incr[14]_i_1 
       (.I0(s_axi_awaddr[14]),
        .I1(s_axi_awready),
        .I2(\axaddr_reg[31]_0 [14]),
        .I3(axready_reg_1),
        .I4(out[14]),
        .O(\axaddr_incr_reg[31] [14]));
  (* SOFT_HLUTNM = "soft_lutpair665" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_incr[15]_i_1 
       (.I0(s_axi_awaddr[15]),
        .I1(s_axi_awready),
        .I2(\axaddr_reg[31]_0 [15]),
        .I3(axready_reg_1),
        .I4(out[15]),
        .O(\axaddr_incr_reg[31] [15]));
  (* SOFT_HLUTNM = "soft_lutpair657" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_incr[16]_i_1 
       (.I0(s_axi_awaddr[16]),
        .I1(s_axi_awready),
        .I2(\axaddr_reg[31]_0 [16]),
        .I3(axready_reg_1),
        .I4(out[16]),
        .O(\axaddr_incr_reg[31] [16]));
  (* SOFT_HLUTNM = "soft_lutpair661" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_incr[17]_i_1 
       (.I0(s_axi_awaddr[17]),
        .I1(s_axi_awready),
        .I2(\axaddr_reg[31]_0 [17]),
        .I3(axready_reg_1),
        .I4(out[17]),
        .O(\axaddr_incr_reg[31] [17]));
  (* SOFT_HLUTNM = "soft_lutpair664" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_incr[18]_i_1 
       (.I0(s_axi_awaddr[18]),
        .I1(s_axi_awready),
        .I2(\axaddr_reg[31]_0 [18]),
        .I3(axready_reg_1),
        .I4(out[18]),
        .O(\axaddr_incr_reg[31] [18]));
  (* SOFT_HLUTNM = "soft_lutpair666" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_incr[19]_i_1 
       (.I0(s_axi_awaddr[19]),
        .I1(s_axi_awready),
        .I2(\axaddr_reg[31]_0 [19]),
        .I3(axready_reg_1),
        .I4(out[19]),
        .O(\axaddr_incr_reg[31] [19]));
  (* SOFT_HLUTNM = "soft_lutpair672" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_incr[1]_i_1 
       (.I0(s_axi_awaddr[1]),
        .I1(s_axi_awready),
        .I2(\axaddr_reg[31]_0 [1]),
        .I3(axready_reg_1),
        .I4(out[1]),
        .O(\axaddr_incr_reg[31] [1]));
  (* SOFT_HLUTNM = "soft_lutpair681" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_incr[20]_i_1 
       (.I0(s_axi_awaddr[20]),
        .I1(s_axi_awready),
        .I2(\axaddr_reg[31]_0 [20]),
        .I3(axready_reg_1),
        .I4(out[20]),
        .O(\axaddr_incr_reg[31] [20]));
  (* SOFT_HLUTNM = "soft_lutpair667" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_incr[21]_i_1 
       (.I0(s_axi_awaddr[21]),
        .I1(s_axi_awready),
        .I2(\axaddr_reg[31]_0 [21]),
        .I3(axready_reg_1),
        .I4(out[21]),
        .O(\axaddr_incr_reg[31] [21]));
  (* SOFT_HLUTNM = "soft_lutpair669" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_incr[22]_i_1 
       (.I0(s_axi_awaddr[22]),
        .I1(s_axi_awready),
        .I2(\axaddr_reg[31]_0 [22]),
        .I3(axready_reg_1),
        .I4(out[22]),
        .O(\axaddr_incr_reg[31] [22]));
  (* SOFT_HLUTNM = "soft_lutpair682" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_incr[23]_i_1 
       (.I0(s_axi_awaddr[23]),
        .I1(s_axi_awready),
        .I2(\axaddr_reg[31]_0 [23]),
        .I3(axready_reg_1),
        .I4(out[23]),
        .O(\axaddr_incr_reg[31] [23]));
  (* SOFT_HLUTNM = "soft_lutpair685" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_incr[24]_i_1 
       (.I0(s_axi_awaddr[24]),
        .I1(s_axi_awready),
        .I2(\axaddr_reg[31]_0 [24]),
        .I3(axready_reg_1),
        .I4(out[24]),
        .O(\axaddr_incr_reg[31] [24]));
  (* SOFT_HLUTNM = "soft_lutpair683" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_incr[25]_i_1 
       (.I0(s_axi_awaddr[25]),
        .I1(s_axi_awready),
        .I2(\axaddr_reg[31]_0 [25]),
        .I3(axready_reg_1),
        .I4(out[25]),
        .O(\axaddr_incr_reg[31] [25]));
  (* SOFT_HLUTNM = "soft_lutpair684" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_incr[26]_i_1 
       (.I0(s_axi_awaddr[26]),
        .I1(s_axi_awready),
        .I2(\axaddr_reg[31]_0 [26]),
        .I3(axready_reg_1),
        .I4(out[26]),
        .O(\axaddr_incr_reg[31] [26]));
  (* SOFT_HLUTNM = "soft_lutpair686" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_incr[27]_i_1 
       (.I0(s_axi_awaddr[27]),
        .I1(s_axi_awready),
        .I2(\axaddr_reg[31]_0 [27]),
        .I3(axready_reg_1),
        .I4(out[27]),
        .O(\axaddr_incr_reg[31] [27]));
  (* SOFT_HLUTNM = "soft_lutpair688" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_incr[28]_i_1 
       (.I0(s_axi_awaddr[28]),
        .I1(s_axi_awready),
        .I2(\axaddr_reg[31]_0 [28]),
        .I3(axready_reg_1),
        .I4(out[28]),
        .O(\axaddr_incr_reg[31] [28]));
  (* SOFT_HLUTNM = "soft_lutpair687" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_incr[29]_i_1 
       (.I0(s_axi_awaddr[29]),
        .I1(s_axi_awready),
        .I2(\axaddr_reg[31]_0 [29]),
        .I3(axready_reg_1),
        .I4(out[29]),
        .O(\axaddr_incr_reg[31] [29]));
  (* SOFT_HLUTNM = "soft_lutpair673" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_incr[2]_i_1 
       (.I0(s_axi_awaddr[2]),
        .I1(s_axi_awready),
        .I2(\axaddr_reg[31]_0 [2]),
        .I3(axready_reg_1),
        .I4(out[2]),
        .O(\axaddr_incr_reg[31] [2]));
  (* SOFT_HLUTNM = "soft_lutpair680" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_incr[30]_i_1 
       (.I0(s_axi_awaddr[30]),
        .I1(s_axi_awready),
        .I2(\axaddr_reg[31]_0 [30]),
        .I3(axready_reg_1),
        .I4(out[30]),
        .O(\axaddr_incr_reg[31] [30]));
  (* SOFT_HLUTNM = "soft_lutpair689" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_incr[31]_i_1 
       (.I0(s_axi_awaddr[31]),
        .I1(s_axi_awready),
        .I2(\axaddr_reg[31]_0 [31]),
        .I3(axready_reg_1),
        .I4(out[31]),
        .O(\axaddr_incr_reg[31] [31]));
  (* SOFT_HLUTNM = "soft_lutpair674" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_incr[3]_i_1 
       (.I0(s_axi_awaddr[3]),
        .I1(s_axi_awready),
        .I2(\axaddr_reg[31]_0 [3]),
        .I3(axready_reg_1),
        .I4(out[3]),
        .O(\axaddr_incr_reg[31] [3]));
  (* SOFT_HLUTNM = "soft_lutpair675" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_incr[4]_i_1 
       (.I0(s_axi_awaddr[4]),
        .I1(s_axi_awready),
        .I2(\axaddr_reg[31]_0 [4]),
        .I3(axready_reg_1),
        .I4(out[4]),
        .O(\axaddr_incr_reg[31] [4]));
  (* SOFT_HLUTNM = "soft_lutpair676" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_incr[5]_i_1 
       (.I0(s_axi_awaddr[5]),
        .I1(s_axi_awready),
        .I2(\axaddr_reg[31]_0 [5]),
        .I3(axready_reg_1),
        .I4(out[5]),
        .O(\axaddr_incr_reg[31] [5]));
  (* SOFT_HLUTNM = "soft_lutpair677" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_incr[6]_i_1 
       (.I0(s_axi_awaddr[6]),
        .I1(s_axi_awready),
        .I2(\axaddr_reg[31]_0 [6]),
        .I3(axready_reg_1),
        .I4(out[6]),
        .O(\axaddr_incr_reg[31] [6]));
  (* SOFT_HLUTNM = "soft_lutpair678" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_incr[7]_i_1 
       (.I0(s_axi_awaddr[7]),
        .I1(s_axi_awready),
        .I2(\axaddr_reg[31]_0 [7]),
        .I3(axready_reg_1),
        .I4(out[7]),
        .O(\axaddr_incr_reg[31] [7]));
  (* SOFT_HLUTNM = "soft_lutpair670" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_incr[8]_i_1 
       (.I0(s_axi_awaddr[8]),
        .I1(s_axi_awready),
        .I2(\axaddr_reg[31]_0 [8]),
        .I3(axready_reg_1),
        .I4(out[8]),
        .O(\axaddr_incr_reg[31] [8]));
  (* SOFT_HLUTNM = "soft_lutpair679" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axaddr_incr[9]_i_1 
       (.I0(s_axi_awaddr[9]),
        .I1(s_axi_awready),
        .I2(\axaddr_reg[31]_0 [9]),
        .I3(axready_reg_1),
        .I4(out[9]),
        .O(\axaddr_incr_reg[31] [9]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    axaddr_incr_p_inferred_i_1
       (.I0(s_axi_awaddr[2]),
        .I1(s_axi_awready),
        .I2(\axaddr_reg[31]_0 [2]),
        .I3(\axi_mc_cmd_translator_0/incr_axhandshake ),
        .I4(\axaddr_incr_reg[31]_0 [2]),
        .O(in0[2]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    axaddr_incr_p_inferred_i_2
       (.I0(s_axi_awaddr[1]),
        .I1(s_axi_awready),
        .I2(\axaddr_reg[31]_0 [1]),
        .I3(\axi_mc_cmd_translator_0/incr_axhandshake ),
        .I4(\axaddr_incr_reg[31]_0 [1]),
        .O(in0[1]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    axaddr_incr_p_inferred_i_3
       (.I0(s_axi_awaddr[0]),
        .I1(s_axi_awready),
        .I2(\axaddr_reg[31]_0 [0]),
        .I3(\axi_mc_cmd_translator_0/incr_axhandshake ),
        .I4(\axaddr_incr_reg[31]_0 [0]),
        .O(in0[0]));
  LUT3 #(
    .INIT(8'h08)) 
    axaddr_incr_p_inferred_i_4
       (.I0(s_axi_awvalid),
        .I1(s_axi_awready),
        .I2(s_axi_awburst),
        .O(\axi_mc_cmd_translator_0/incr_axhandshake ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    axaddr_incr_p_reg0_carry__0_i_1
       (.I0(s_axi_awaddr[10]),
        .I1(s_axi_awready),
        .I2(\axaddr_reg[31]_0 [10]),
        .I3(\axi_mc_cmd_translator_0/incr_axhandshake ),
        .I4(\axaddr_incr_reg[31]_0 [10]),
        .O(axi_mc_incr_cmd_byte_addr__0[7]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    axaddr_incr_p_reg0_carry__0_i_2
       (.I0(s_axi_awaddr[9]),
        .I1(s_axi_awready),
        .I2(\axaddr_reg[31]_0 [9]),
        .I3(\axi_mc_cmd_translator_0/incr_axhandshake ),
        .I4(\axaddr_incr_reg[31]_0 [9]),
        .O(axi_mc_incr_cmd_byte_addr__0[6]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    axaddr_incr_p_reg0_carry__0_i_3
       (.I0(s_axi_awaddr[8]),
        .I1(s_axi_awready),
        .I2(\axaddr_reg[31]_0 [8]),
        .I3(\axi_mc_cmd_translator_0/incr_axhandshake ),
        .I4(\axaddr_incr_reg[31]_0 [8]),
        .O(axi_mc_incr_cmd_byte_addr__0[5]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    axaddr_incr_p_reg0_carry__0_i_4
       (.I0(s_axi_awaddr[7]),
        .I1(s_axi_awready),
        .I2(\axaddr_reg[31]_0 [7]),
        .I3(\axi_mc_cmd_translator_0/incr_axhandshake ),
        .I4(\axaddr_incr_reg[31]_0 [7]),
        .O(axi_mc_incr_cmd_byte_addr__0[4]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    axaddr_incr_p_reg0_carry__1_i_1
       (.I0(s_axi_awaddr[14]),
        .I1(s_axi_awready),
        .I2(\axaddr_reg[31]_0 [14]),
        .I3(\axi_mc_cmd_translator_0/incr_axhandshake ),
        .I4(\axaddr_incr_reg[31]_0 [14]),
        .O(axi_mc_incr_cmd_byte_addr__0[11]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    axaddr_incr_p_reg0_carry__1_i_2
       (.I0(s_axi_awaddr[13]),
        .I1(s_axi_awready),
        .I2(\axaddr_reg[31]_0 [13]),
        .I3(\axi_mc_cmd_translator_0/incr_axhandshake ),
        .I4(\axaddr_incr_reg[31]_0 [13]),
        .O(axi_mc_incr_cmd_byte_addr__0[10]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    axaddr_incr_p_reg0_carry__1_i_3
       (.I0(s_axi_awaddr[12]),
        .I1(s_axi_awready),
        .I2(\axaddr_reg[31]_0 [12]),
        .I3(\axi_mc_cmd_translator_0/incr_axhandshake ),
        .I4(\axaddr_incr_reg[31]_0 [12]),
        .O(axi_mc_incr_cmd_byte_addr__0[9]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    axaddr_incr_p_reg0_carry__1_i_4
       (.I0(s_axi_awaddr[11]),
        .I1(s_axi_awready),
        .I2(\axaddr_reg[31]_0 [11]),
        .I3(\axi_mc_cmd_translator_0/incr_axhandshake ),
        .I4(\axaddr_incr_reg[31]_0 [11]),
        .O(axi_mc_incr_cmd_byte_addr__0[8]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    axaddr_incr_p_reg0_carry__2_i_1
       (.I0(s_axi_awaddr[18]),
        .I1(s_axi_awready),
        .I2(\axaddr_reg[31]_0 [18]),
        .I3(\axi_mc_cmd_translator_0/incr_axhandshake ),
        .I4(\axaddr_incr_reg[31]_0 [18]),
        .O(axi_mc_incr_cmd_byte_addr__0[15]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    axaddr_incr_p_reg0_carry__2_i_2
       (.I0(s_axi_awaddr[17]),
        .I1(s_axi_awready),
        .I2(\axaddr_reg[31]_0 [17]),
        .I3(\axi_mc_cmd_translator_0/incr_axhandshake ),
        .I4(\axaddr_incr_reg[31]_0 [17]),
        .O(axi_mc_incr_cmd_byte_addr__0[14]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    axaddr_incr_p_reg0_carry__2_i_3
       (.I0(s_axi_awaddr[16]),
        .I1(s_axi_awready),
        .I2(\axaddr_reg[31]_0 [16]),
        .I3(\axi_mc_cmd_translator_0/incr_axhandshake ),
        .I4(\axaddr_incr_reg[31]_0 [16]),
        .O(axi_mc_incr_cmd_byte_addr__0[13]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    axaddr_incr_p_reg0_carry__2_i_4
       (.I0(s_axi_awaddr[15]),
        .I1(s_axi_awready),
        .I2(\axaddr_reg[31]_0 [15]),
        .I3(\axi_mc_cmd_translator_0/incr_axhandshake ),
        .I4(\axaddr_incr_reg[31]_0 [15]),
        .O(axi_mc_incr_cmd_byte_addr__0[12]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    axaddr_incr_p_reg0_carry__3_i_1
       (.I0(s_axi_awaddr[22]),
        .I1(s_axi_awready),
        .I2(\axaddr_reg[31]_0 [22]),
        .I3(\axi_mc_cmd_translator_0/incr_axhandshake ),
        .I4(\axaddr_incr_reg[31]_0 [22]),
        .O(axi_mc_incr_cmd_byte_addr__0[19]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    axaddr_incr_p_reg0_carry__3_i_2
       (.I0(s_axi_awaddr[21]),
        .I1(s_axi_awready),
        .I2(\axaddr_reg[31]_0 [21]),
        .I3(\axi_mc_cmd_translator_0/incr_axhandshake ),
        .I4(\axaddr_incr_reg[31]_0 [21]),
        .O(axi_mc_incr_cmd_byte_addr__0[18]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    axaddr_incr_p_reg0_carry__3_i_3
       (.I0(s_axi_awaddr[20]),
        .I1(s_axi_awready),
        .I2(\axaddr_reg[31]_0 [20]),
        .I3(\axi_mc_cmd_translator_0/incr_axhandshake ),
        .I4(\axaddr_incr_reg[31]_0 [20]),
        .O(axi_mc_incr_cmd_byte_addr__0[17]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    axaddr_incr_p_reg0_carry__3_i_4
       (.I0(s_axi_awaddr[19]),
        .I1(s_axi_awready),
        .I2(\axaddr_reg[31]_0 [19]),
        .I3(\axi_mc_cmd_translator_0/incr_axhandshake ),
        .I4(\axaddr_incr_reg[31]_0 [19]),
        .O(axi_mc_incr_cmd_byte_addr__0[16]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    axaddr_incr_p_reg0_carry__4_i_1
       (.I0(s_axi_awaddr[26]),
        .I1(s_axi_awready),
        .I2(\axaddr_reg[31]_0 [26]),
        .I3(\axi_mc_cmd_translator_0/incr_axhandshake ),
        .I4(\axaddr_incr_reg[31]_0 [26]),
        .O(axi_mc_incr_cmd_byte_addr__0[23]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    axaddr_incr_p_reg0_carry__4_i_2
       (.I0(s_axi_awaddr[25]),
        .I1(s_axi_awready),
        .I2(\axaddr_reg[31]_0 [25]),
        .I3(\axi_mc_cmd_translator_0/incr_axhandshake ),
        .I4(\axaddr_incr_reg[31]_0 [25]),
        .O(axi_mc_incr_cmd_byte_addr__0[22]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    axaddr_incr_p_reg0_carry__4_i_3
       (.I0(s_axi_awaddr[24]),
        .I1(s_axi_awready),
        .I2(\axaddr_reg[31]_0 [24]),
        .I3(\axi_mc_cmd_translator_0/incr_axhandshake ),
        .I4(\axaddr_incr_reg[31]_0 [24]),
        .O(axi_mc_incr_cmd_byte_addr__0[21]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    axaddr_incr_p_reg0_carry__4_i_4
       (.I0(s_axi_awaddr[23]),
        .I1(s_axi_awready),
        .I2(\axaddr_reg[31]_0 [23]),
        .I3(\axi_mc_cmd_translator_0/incr_axhandshake ),
        .I4(\axaddr_incr_reg[31]_0 [23]),
        .O(axi_mc_incr_cmd_byte_addr__0[20]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    axaddr_incr_p_reg0_carry__5_i_1
       (.I0(s_axi_awaddr[30]),
        .I1(s_axi_awready),
        .I2(\axaddr_reg[31]_0 [30]),
        .I3(\axi_mc_cmd_translator_0/incr_axhandshake ),
        .I4(\axaddr_incr_reg[31]_0 [30]),
        .O(axi_mc_incr_cmd_byte_addr__0[27]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    axaddr_incr_p_reg0_carry__5_i_2
       (.I0(s_axi_awaddr[29]),
        .I1(s_axi_awready),
        .I2(\axaddr_reg[31]_0 [29]),
        .I3(\axi_mc_cmd_translator_0/incr_axhandshake ),
        .I4(\axaddr_incr_reg[31]_0 [29]),
        .O(axi_mc_incr_cmd_byte_addr__0[26]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    axaddr_incr_p_reg0_carry__5_i_3
       (.I0(s_axi_awaddr[28]),
        .I1(s_axi_awready),
        .I2(\axaddr_reg[31]_0 [28]),
        .I3(\axi_mc_cmd_translator_0/incr_axhandshake ),
        .I4(\axaddr_incr_reg[31]_0 [28]),
        .O(axi_mc_incr_cmd_byte_addr__0[25]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    axaddr_incr_p_reg0_carry__5_i_4
       (.I0(s_axi_awaddr[27]),
        .I1(s_axi_awready),
        .I2(\axaddr_reg[31]_0 [27]),
        .I3(\axi_mc_cmd_translator_0/incr_axhandshake ),
        .I4(\axaddr_incr_reg[31]_0 [27]),
        .O(axi_mc_incr_cmd_byte_addr__0[24]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    axaddr_incr_p_reg0_carry__6_i_1
       (.I0(s_axi_awaddr[31]),
        .I1(s_axi_awready),
        .I2(\axaddr_reg[31]_0 [31]),
        .I3(\axi_mc_cmd_translator_0/incr_axhandshake ),
        .I4(\axaddr_incr_reg[31]_0 [31]),
        .O(axi_mc_incr_cmd_byte_addr__0[28]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    axaddr_incr_p_reg0_carry_i_1
       (.I0(s_axi_awaddr[4]),
        .I1(s_axi_awready),
        .I2(\axaddr_reg[31]_0 [4]),
        .I3(\axi_mc_cmd_translator_0/incr_axhandshake ),
        .I4(\axaddr_incr_reg[31]_0 [4]),
        .O(axi_mc_incr_cmd_byte_addr__0[1]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    axaddr_incr_p_reg0_carry_i_2
       (.I0(s_axi_awaddr[6]),
        .I1(s_axi_awready),
        .I2(\axaddr_reg[31]_0 [6]),
        .I3(\axi_mc_cmd_translator_0/incr_axhandshake ),
        .I4(\axaddr_incr_reg[31]_0 [6]),
        .O(axi_mc_incr_cmd_byte_addr__0[3]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    axaddr_incr_p_reg0_carry_i_3
       (.I0(s_axi_awaddr[5]),
        .I1(s_axi_awready),
        .I2(\axaddr_reg[31]_0 [5]),
        .I3(\axi_mc_cmd_translator_0/incr_axhandshake ),
        .I4(\axaddr_incr_reg[31]_0 [5]),
        .O(axi_mc_incr_cmd_byte_addr__0[2]));
  LUT5 #(
    .INIT(32'h111DDD1D)) 
    axaddr_incr_p_reg0_carry_i_4
       (.I0(\axaddr_incr_reg[31]_0 [4]),
        .I1(\axi_mc_cmd_translator_0/incr_axhandshake ),
        .I2(\axaddr_reg[31]_0 [4]),
        .I3(s_axi_awready),
        .I4(s_axi_awaddr[4]),
        .O(S));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    axaddr_incr_p_reg0_carry_i_5
       (.I0(s_axi_awaddr[3]),
        .I1(s_axi_awready),
        .I2(\axaddr_reg[31]_0 [3]),
        .I3(\axi_mc_cmd_translator_0/incr_axhandshake ),
        .I4(\axaddr_incr_reg[31]_0 [3]),
        .O(axi_mc_incr_cmd_byte_addr__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair693" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axburst[1]_i_1 
       (.I0(s_axi_awburst),
        .I1(s_axi_awready),
        .I2(axburst),
        .O(\axburst_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair694" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axlen[0]_i_1 
       (.I0(s_axi_awlen[0]),
        .I1(s_axi_awready),
        .I2(\axlen_reg[7]_0 [0]),
        .O(axlen_int[0]));
  (* SOFT_HLUTNM = "soft_lutpair694" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axlen[1]_i_1 
       (.I0(s_axi_awlen[1]),
        .I1(s_axi_awready),
        .I2(\axlen_reg[7]_0 [1]),
        .O(axlen_int[1]));
  (* SOFT_HLUTNM = "soft_lutpair695" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axlen[2]_i_1 
       (.I0(s_axi_awlen[2]),
        .I1(s_axi_awready),
        .I2(\axlen_reg[7]_0 [2]),
        .O(axlen_int[2]));
  (* SOFT_HLUTNM = "soft_lutpair654" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axlen[3]_i_1 
       (.I0(s_axi_awlen[3]),
        .I1(s_axi_awready),
        .I2(\axlen_reg[7]_0 [3]),
        .O(axlen_int[3]));
  (* SOFT_HLUTNM = "soft_lutpair652" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axlen[4]_i_1 
       (.I0(s_axi_awlen[4]),
        .I1(s_axi_awready),
        .I2(\axlen_reg[7]_0 [4]),
        .O(\axlen_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair655" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axlen[5]_i_1 
       (.I0(s_axi_awlen[5]),
        .I1(s_axi_awready),
        .I2(\axlen_reg[7]_0 [5]),
        .O(\axlen_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair656" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axlen[6]_i_1 
       (.I0(s_axi_awlen[6]),
        .I1(s_axi_awready),
        .I2(\axlen_reg[7]_0 [6]),
        .O(\axlen_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair653" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axlen[7]_i_1 
       (.I0(s_axi_awlen[7]),
        .I1(s_axi_awready),
        .I2(\axlen_reg[7]_0 [7]),
        .O(\axlen_reg[7] [3]));
  LUT6 #(
    .INIT(64'hABABAB515151AB51)) 
    \axlen_cnt[0]_i_1 
       (.I0(axready_reg_0),
        .I1(\axlen_cnt_reg[3] [0]),
        .I2(\axi_mc_cmd_translator_0/wrap_axhandshake ),
        .I3(\axlen_reg[7]_0 [0]),
        .I4(s_axi_awready),
        .I5(s_axi_awlen[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hABABAB515151AB51)) 
    \axlen_cnt[0]_i_1__0 
       (.I0(axready_reg_1),
        .I1(Q[0]),
        .I2(\axi_mc_cmd_translator_0/incr_axhandshake ),
        .I3(\axlen_reg[7]_0 [0]),
        .I4(s_axi_awready),
        .I5(s_axi_awlen[0]),
        .O(\axlen_cnt_reg[7] [0]));
  LUT6 #(
    .INIT(64'hFFFFE4B100004E1B)) 
    \axlen_cnt[1]_i_1 
       (.I0(\axi_mc_cmd_translator_0/wrap_axhandshake ),
        .I1(\axlen_cnt_reg[3] [1]),
        .I2(axlen_int[0]),
        .I3(\axlen_cnt_reg[3] [0]),
        .I4(axready_reg_0),
        .I5(axlen_int[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFFE4B100004E1B)) 
    \axlen_cnt[1]_i_1__0 
       (.I0(\axi_mc_cmd_translator_0/incr_axhandshake ),
        .I1(Q[1]),
        .I2(axlen_int[0]),
        .I3(Q[0]),
        .I4(axready_reg_1),
        .I5(axlen_int[1]),
        .O(\axlen_cnt_reg[7] [1]));
  LUT5 #(
    .INIT(32'hFFE1004B)) 
    \axlen_cnt[2]_i_1 
       (.I0(\axi_mc_cmd_translator_0/wrap_axhandshake ),
        .I1(\axlen_cnt_reg[3] [2]),
        .I2(\axlen_cnt[2]_i_2_n_0 ),
        .I3(axready_reg_0),
        .I4(axlen_int[2]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hFFE1004B)) 
    \axlen_cnt[2]_i_1__0 
       (.I0(\axi_mc_cmd_translator_0/incr_axhandshake ),
        .I1(Q[2]),
        .I2(\axlen_cnt[2]_i_2__0_n_0 ),
        .I3(axready_reg_1),
        .I4(axlen_int[2]),
        .O(\axlen_cnt_reg[7] [2]));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    \axlen_cnt[2]_i_2 
       (.I0(\axlen_cnt_reg[3] [0]),
        .I1(axlen_int[0]),
        .I2(\axlen_cnt_reg[3] [1]),
        .I3(\axi_mc_cmd_translator_0/wrap_axhandshake ),
        .I4(axlen_int[1]),
        .O(\axlen_cnt[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    \axlen_cnt[2]_i_2__0 
       (.I0(Q[0]),
        .I1(axlen_int[0]),
        .I2(Q[1]),
        .I3(\axi_mc_cmd_translator_0/incr_axhandshake ),
        .I4(axlen_int[1]),
        .O(\axlen_cnt[2]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFF1E00B4)) 
    \axlen_cnt[3]_i_1 
       (.I0(\axi_mc_cmd_translator_0/wrap_axhandshake ),
        .I1(\axlen_cnt_reg[3] [3]),
        .I2(\axlen_cnt[3]_i_2_n_0 ),
        .I3(axready_reg_0),
        .I4(axlen_int[3]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hFFE1004B)) 
    \axlen_cnt[3]_i_1__0 
       (.I0(\axi_mc_cmd_translator_0/incr_axhandshake ),
        .I1(Q[3]),
        .I2(\memory_reg[7][0]_srl8_i_5_n_0 ),
        .I3(axready_reg_1),
        .I4(axlen_int[3]),
        .O(\axlen_cnt_reg[7] [3]));
  LUT6 #(
    .INIT(64'h0101015151510151)) 
    \axlen_cnt[3]_i_2 
       (.I0(\axlen_cnt[2]_i_2_n_0 ),
        .I1(\axlen_cnt_reg[3] [2]),
        .I2(\axi_mc_cmd_translator_0/wrap_axhandshake ),
        .I3(\axlen_reg[7]_0 [2]),
        .I4(s_axi_awready),
        .I5(s_axi_awlen[2]),
        .O(\axlen_cnt[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF606F6F6F6060606)) 
    \axlen_cnt[4]_i_1 
       (.I0(\axlen_cnt[4]_i_2_n_0 ),
        .I1(\axlen_cnt[4]_i_3_n_0 ),
        .I2(axready_reg_1),
        .I3(s_axi_awlen[4]),
        .I4(s_axi_awready),
        .I5(\axlen_reg[7]_0 [4]),
        .O(\axlen_cnt_reg[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair652" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axlen_cnt[4]_i_2 
       (.I0(s_axi_awlen[4]),
        .I1(s_axi_awready),
        .I2(\axlen_reg[7]_0 [4]),
        .I3(\axi_mc_cmd_translator_0/incr_axhandshake ),
        .I4(Q[4]),
        .O(\axlen_cnt[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0101015151510151)) 
    \axlen_cnt[4]_i_3 
       (.I0(\memory_reg[7][0]_srl8_i_5_n_0 ),
        .I1(Q[3]),
        .I2(\axi_mc_cmd_translator_0/incr_axhandshake ),
        .I3(\axlen_reg[7]_0 [3]),
        .I4(s_axi_awready),
        .I5(s_axi_awlen[3]),
        .O(\axlen_cnt[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF909F9F9F9090909)) 
    \axlen_cnt[5]_i_1 
       (.I0(\axlen_cnt[5]_i_2_n_0 ),
        .I1(\axlen_cnt[5]_i_3_n_0 ),
        .I2(axready_reg_1),
        .I3(s_axi_awlen[5]),
        .I4(s_axi_awready),
        .I5(\axlen_reg[7]_0 [5]),
        .O(\axlen_cnt_reg[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair655" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axlen_cnt[5]_i_2 
       (.I0(s_axi_awlen[5]),
        .I1(s_axi_awready),
        .I2(\axlen_reg[7]_0 [5]),
        .I3(\axi_mc_cmd_translator_0/incr_axhandshake ),
        .I4(Q[5]),
        .O(\axlen_cnt[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFEFEA)) 
    \axlen_cnt[5]_i_3 
       (.I0(\axlen_cnt[4]_i_2_n_0 ),
        .I1(axlen_int[3]),
        .I2(\axi_mc_cmd_translator_0/incr_axhandshake ),
        .I3(Q[3]),
        .I4(\memory_reg[7][0]_srl8_i_5_n_0 ),
        .O(\axlen_cnt[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF909F9F9F9090909)) 
    \axlen_cnt[6]_i_1 
       (.I0(\axlen_cnt[7]_i_3_n_0 ),
        .I1(\axlen_cnt[7]_i_4_n_0 ),
        .I2(axready_reg_1),
        .I3(s_axi_awlen[6]),
        .I4(s_axi_awready),
        .I5(\axlen_reg[7]_0 [6]),
        .O(\axlen_cnt_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair663" *) 
  LUT5 #(
    .INIT(32'h0E000ECC)) 
    \axlen_cnt[7]_i_1 
       (.I0(s_axi_awvalid),
        .I1(app_rdy_r_reg),
        .I2(s_axi_awburst),
        .I3(s_axi_awready),
        .I4(axburst),
        .O(\axaddr_incr_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFEEE10000444B)) 
    \axlen_cnt[7]_i_2 
       (.I0(\axi_mc_cmd_translator_0/incr_axhandshake ),
        .I1(Q[7]),
        .I2(\axlen_cnt[7]_i_3_n_0 ),
        .I3(\axlen_cnt[7]_i_4_n_0 ),
        .I4(axready_reg_1),
        .I5(\axlen_reg[7] [3]),
        .O(\axlen_cnt_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair656" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axlen_cnt[7]_i_3 
       (.I0(s_axi_awlen[6]),
        .I1(s_axi_awready),
        .I2(\axlen_reg[7]_0 [6]),
        .I3(\axi_mc_cmd_translator_0/incr_axhandshake ),
        .I4(Q[6]),
        .O(\axlen_cnt[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEAE)) 
    \axlen_cnt[7]_i_4 
       (.I0(\memory_reg[7][0]_srl8_i_5_n_0 ),
        .I1(Q[3]),
        .I2(\axi_mc_cmd_translator_0/incr_axhandshake ),
        .I3(axlen_int[3]),
        .I4(\axlen_cnt[4]_i_2_n_0 ),
        .I5(\axlen_cnt[5]_i_2_n_0 ),
        .O(\axlen_cnt[7]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair690" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axqos[0]_i_1__0 
       (.I0(s_axi_awqos[0]),
        .I1(s_axi_awready),
        .I2(\axqos_reg[3]_0 [0]),
        .O(\axqos_reg[3] [0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \axqos[1]_i_1__0 
       (.I0(s_axi_awqos[1]),
        .I1(s_axi_awready),
        .I2(\axqos_reg[3]_0 [1]),
        .O(\axqos_reg[3] [1]));
  (* SOFT_HLUTNM = "soft_lutpair696" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axqos[2]_i_1__0 
       (.I0(s_axi_awqos[2]),
        .I1(s_axi_awready),
        .I2(\axqos_reg[3]_0 [2]),
        .O(\axqos_reg[3] [2]));
  (* SOFT_HLUTNM = "soft_lutpair696" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axqos[3]_i_1__0 
       (.I0(s_axi_awqos[3]),
        .I1(s_axi_awready),
        .I2(\axqos_reg[3]_0 [3]),
        .O(\axqos_reg[3] [3]));
  (* SOFT_HLUTNM = "soft_lutpair691" *) 
  LUT4 #(
    .INIT(16'hABFB)) 
    axready_i_1
       (.I0(b_push),
        .I1(axvalid),
        .I2(s_axi_awready),
        .I3(s_axi_awvalid),
        .O(axready_i_1_n_0));
  FDRE axready_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(axready_i_1_n_0),
        .Q(s_axi_awready),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair691" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    axvalid_i_1
       (.I0(s_axi_awvalid),
        .I1(s_axi_awready),
        .I2(axvalid),
        .O(awvalid_int));
  LUT6 #(
    .INIT(64'hF606F6F6F6060606)) 
    \int_addr[0]_i_1 
       (.I0(\axi_mc_cmd_translator_0/axi_mc_wrap_cmd_byte_addr [4]),
        .I1(axlen_int[0]),
        .I2(axready_reg_0),
        .I3(s_axi_awaddr[4]),
        .I4(s_axi_awready),
        .I5(\axaddr_reg[31]_0 [4]),
        .O(\int_addr_reg[3] [0]));
  LUT6 #(
    .INIT(64'hBFBFBFEA40401540)) 
    \int_addr[1]_i_1 
       (.I0(axready_reg_0),
        .I1(axlen_int[1]),
        .I2(\axi_mc_cmd_translator_0/axi_mc_wrap_cmd_byte_addr [4]),
        .I3(\int_addr_reg[3]_0 [1]),
        .I4(\axi_mc_cmd_translator_0/wrap_axhandshake ),
        .I5(\axaddr_reg[31] [5]),
        .O(\int_addr_reg[3] [1]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \int_addr[1]_i_2 
       (.I0(s_axi_awaddr[4]),
        .I1(s_axi_awready),
        .I2(\axaddr_reg[31]_0 [4]),
        .I3(\axi_mc_cmd_translator_0/wrap_axhandshake ),
        .I4(\int_addr_reg[3]_0 [0]),
        .O(\axi_mc_cmd_translator_0/axi_mc_wrap_cmd_byte_addr [4]));
  LUT6 #(
    .INIT(64'hBFBFBFEA40401540)) 
    \int_addr[2]_i_1 
       (.I0(axready_reg_0),
        .I1(axlen_int[2]),
        .I2(\int_addr[3]_i_5_n_0 ),
        .I3(\int_addr_reg[3]_0 [2]),
        .I4(\axi_mc_cmd_translator_0/wrap_axhandshake ),
        .I5(\axaddr_reg[31] [6]),
        .O(\int_addr_reg[3] [2]));
  (* SOFT_HLUTNM = "soft_lutpair693" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \int_addr[2]_i_2 
       (.I0(s_axi_awvalid),
        .I1(s_axi_awready),
        .I2(s_axi_awburst),
        .O(\axi_mc_cmd_translator_0/wrap_axhandshake ));
  (* SOFT_HLUTNM = "soft_lutpair663" *) 
  LUT5 #(
    .INIT(32'hE0CCE000)) 
    \int_addr[3]_i_1 
       (.I0(s_axi_awvalid),
        .I1(app_rdy_r_reg),
        .I2(s_axi_awburst),
        .I3(s_axi_awready),
        .I4(axburst),
        .O(E));
  LUT6 #(
    .INIT(64'h8BBBBBBBB8888888)) 
    \int_addr[3]_i_2 
       (.I0(\axaddr_reg[31] [7]),
        .I1(axready_reg_0),
        .I2(axlen_int[3]),
        .I3(\axi_mc_cmd_translator_0/axi_mc_wrap_cmd_byte_addr [6]),
        .I4(\int_addr[3]_i_5_n_0 ),
        .I5(\axi_mc_cmd_translator_0/axi_mc_wrap_cmd_byte_addr [7]),
        .O(\int_addr_reg[3] [3]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \int_addr[3]_i_4 
       (.I0(s_axi_awaddr[6]),
        .I1(s_axi_awready),
        .I2(\axaddr_reg[31]_0 [6]),
        .I3(\axi_mc_cmd_translator_0/wrap_axhandshake ),
        .I4(\int_addr_reg[3]_0 [2]),
        .O(\axi_mc_cmd_translator_0/axi_mc_wrap_cmd_byte_addr [6]));
  LUT6 #(
    .INIT(64'hEEE222E200000000)) 
    \int_addr[3]_i_5 
       (.I0(\int_addr_reg[3]_0 [1]),
        .I1(\axi_mc_cmd_translator_0/wrap_axhandshake ),
        .I2(\axaddr_reg[31]_0 [5]),
        .I3(s_axi_awready),
        .I4(s_axi_awaddr[5]),
        .I5(\axi_mc_cmd_translator_0/axi_mc_wrap_cmd_byte_addr [4]),
        .O(\int_addr[3]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \int_addr[3]_i_6 
       (.I0(s_axi_awaddr[7]),
        .I1(s_axi_awready),
        .I2(\axaddr_reg[31]_0 [7]),
        .I3(\axi_mc_cmd_translator_0/wrap_axhandshake ),
        .I4(\int_addr_reg[3]_0 [3]),
        .O(\axi_mc_cmd_translator_0/axi_mc_wrap_cmd_byte_addr [7]));
  LUT5 #(
    .INIT(32'hAA000C00)) 
    \memory_reg[7][0]_srl8_i_1 
       (.I0(\memory_reg[7][0]_srl8_i_3_n_0 ),
        .I1(\memory_reg[7][0]_srl8_i_4_n_0 ),
        .I2(\memory_reg[7][0]_srl8_i_5_n_0 ),
        .I3(app_rdy_r_reg),
        .I4(\axburst_reg[1] ),
        .O(b_push));
  (* SOFT_HLUTNM = "soft_lutpair695" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[7][0]_srl8_i_2 
       (.I0(s_axi_awid),
        .I1(s_axi_awready),
        .I2(axid),
        .O(b_awid));
  LUT6 #(
    .INIT(64'h0000000000440347)) 
    \memory_reg[7][0]_srl8_i_3 
       (.I0(axlen_int[2]),
        .I1(\axi_mc_cmd_translator_0/wrap_axhandshake ),
        .I2(\axlen_cnt_reg[3] [2]),
        .I3(axlen_int[3]),
        .I4(\axlen_cnt_reg[3] [3]),
        .I5(\axlen_cnt[2]_i_2_n_0 ),
        .O(\memory_reg[7][0]_srl8_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \memory_reg[7][0]_srl8_i_4 
       (.I0(\axlen_cnt[4]_i_2_n_0 ),
        .I1(\axlen_cnt[5]_i_2_n_0 ),
        .I2(\memory_reg[7][0]_srl8_i_6_n_0 ),
        .I3(\memory_reg[7][0]_srl8_i_7_n_0 ),
        .I4(\axlen_cnt[7]_i_3_n_0 ),
        .O(\memory_reg[7][0]_srl8_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFEFEFEAEAEAEFEAE)) 
    \memory_reg[7][0]_srl8_i_5 
       (.I0(\axlen_cnt[2]_i_2__0_n_0 ),
        .I1(Q[2]),
        .I2(\axi_mc_cmd_translator_0/incr_axhandshake ),
        .I3(\axlen_reg[7]_0 [2]),
        .I4(s_axi_awready),
        .I5(s_axi_awlen[2]),
        .O(\memory_reg[7][0]_srl8_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair653" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \memory_reg[7][0]_srl8_i_6 
       (.I0(s_axi_awlen[7]),
        .I1(s_axi_awready),
        .I2(\axlen_reg[7]_0 [7]),
        .I3(\axi_mc_cmd_translator_0/incr_axhandshake ),
        .I4(Q[7]),
        .O(\memory_reg[7][0]_srl8_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair654" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \memory_reg[7][0]_srl8_i_7 
       (.I0(s_axi_awlen[3]),
        .I1(s_axi_awready),
        .I2(\axlen_reg[7]_0 [3]),
        .I3(\axi_mc_cmd_translator_0/incr_axhandshake ),
        .I4(Q[3]),
        .O(\memory_reg[7][0]_srl8_i_7_n_0 ));
endmodule

module Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_axi_mc_wrap_cmd
   (\int_addr_reg[3]_0 ,
    \axlen_cnt_reg[3]_0 ,
    SS,
    axready_reg,
    axready_reg_0,
    sys_rst,
    \axlen_cnt_reg[3]_1 );
  output [3:0]\int_addr_reg[3]_0 ;
  output [3:0]\axlen_cnt_reg[3]_0 ;
  input [0:0]SS;
  input [0:0]axready_reg;
  input [3:0]axready_reg_0;
  input sys_rst;
  input [3:0]\axlen_cnt_reg[3]_1 ;

  wire [0:0]SS;
  wire [3:0]\axlen_cnt_reg[3]_0 ;
  wire [3:0]\axlen_cnt_reg[3]_1 ;
  wire [0:0]axready_reg;
  wire [3:0]axready_reg_0;
  wire [3:0]\int_addr_reg[3]_0 ;
  wire sys_rst;

  FDSE \axlen_cnt_reg[0] 
       (.C(sys_rst),
        .CE(axready_reg),
        .D(\axlen_cnt_reg[3]_1 [0]),
        .Q(\axlen_cnt_reg[3]_0 [0]),
        .S(SS));
  FDSE \axlen_cnt_reg[1] 
       (.C(sys_rst),
        .CE(axready_reg),
        .D(\axlen_cnt_reg[3]_1 [1]),
        .Q(\axlen_cnt_reg[3]_0 [1]),
        .S(SS));
  FDSE \axlen_cnt_reg[2] 
       (.C(sys_rst),
        .CE(axready_reg),
        .D(\axlen_cnt_reg[3]_1 [2]),
        .Q(\axlen_cnt_reg[3]_0 [2]),
        .S(SS));
  FDSE \axlen_cnt_reg[3] 
       (.C(sys_rst),
        .CE(axready_reg),
        .D(\axlen_cnt_reg[3]_1 [3]),
        .Q(\axlen_cnt_reg[3]_0 [3]),
        .S(SS));
  FDRE \int_addr_reg[0] 
       (.C(sys_rst),
        .CE(axready_reg),
        .D(axready_reg_0[0]),
        .Q(\int_addr_reg[3]_0 [0]),
        .R(SS));
  FDRE \int_addr_reg[1] 
       (.C(sys_rst),
        .CE(axready_reg),
        .D(axready_reg_0[1]),
        .Q(\int_addr_reg[3]_0 [1]),
        .R(SS));
  FDRE \int_addr_reg[2] 
       (.C(sys_rst),
        .CE(axready_reg),
        .D(axready_reg_0[2]),
        .Q(\int_addr_reg[3]_0 [2]),
        .R(SS));
  FDRE \int_addr_reg[3] 
       (.C(sys_rst),
        .CE(axready_reg),
        .D(axready_reg_0[3]),
        .Q(\int_addr_reg[3]_0 [3]),
        .R(SS));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_0_axi_mc_wrap_cmd" *) 
module Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_axi_mc_wrap_cmd__parameterized0
   (\app_addr_r1_reg[6] ,
    \axlen_cnt_reg[3]_0 ,
    SS,
    axready_reg,
    axready_reg_0,
    sys_rst,
    \axlen_cnt_reg[3]_1 );
  output [3:0]\app_addr_r1_reg[6] ;
  output [3:0]\axlen_cnt_reg[3]_0 ;
  input [0:0]SS;
  input [0:0]axready_reg;
  input [3:0]axready_reg_0;
  input sys_rst;
  input [3:0]\axlen_cnt_reg[3]_1 ;

  wire [0:0]SS;
  wire [3:0]\app_addr_r1_reg[6] ;
  wire [3:0]\axlen_cnt_reg[3]_0 ;
  wire [3:0]\axlen_cnt_reg[3]_1 ;
  wire [0:0]axready_reg;
  wire [3:0]axready_reg_0;
  wire sys_rst;

  FDSE \axlen_cnt_reg[0] 
       (.C(sys_rst),
        .CE(axready_reg),
        .D(\axlen_cnt_reg[3]_1 [0]),
        .Q(\axlen_cnt_reg[3]_0 [0]),
        .S(SS));
  FDSE \axlen_cnt_reg[1] 
       (.C(sys_rst),
        .CE(axready_reg),
        .D(\axlen_cnt_reg[3]_1 [1]),
        .Q(\axlen_cnt_reg[3]_0 [1]),
        .S(SS));
  FDSE \axlen_cnt_reg[2] 
       (.C(sys_rst),
        .CE(axready_reg),
        .D(\axlen_cnt_reg[3]_1 [2]),
        .Q(\axlen_cnt_reg[3]_0 [2]),
        .S(SS));
  FDSE \axlen_cnt_reg[3] 
       (.C(sys_rst),
        .CE(axready_reg),
        .D(\axlen_cnt_reg[3]_1 [3]),
        .Q(\axlen_cnt_reg[3]_0 [3]),
        .S(SS));
  FDRE \int_addr_reg[0] 
       (.C(sys_rst),
        .CE(axready_reg),
        .D(axready_reg_0[0]),
        .Q(\app_addr_r1_reg[6] [0]),
        .R(SS));
  FDRE \int_addr_reg[1] 
       (.C(sys_rst),
        .CE(axready_reg),
        .D(axready_reg_0[1]),
        .Q(\app_addr_r1_reg[6] [1]),
        .R(SS));
  FDRE \int_addr_reg[2] 
       (.C(sys_rst),
        .CE(axready_reg),
        .D(axready_reg_0[2]),
        .Q(\app_addr_r1_reg[6] [2]),
        .R(SS));
  FDRE \int_addr_reg[3] 
       (.C(sys_rst),
        .CE(axready_reg),
        .D(axready_reg_0[3]),
        .Q(\app_addr_r1_reg[6] [3]),
        .R(SS));
endmodule

module Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_bank_cntrl
   (idle_r,
    req_periodic_rd_r,
    rd_wr_r,
    rb_hit_busy_r,
    p_130_out,
    row_cmd_wr,
    col_wait_r,
    demand_act_priority_r,
    act_this_rank_r,
    req_bank_rdy_ns,
    demand_priority_r,
    demanded_prior_r,
    ofs_rdy_r,
    wr_this_rank_r,
    rd_this_rank_r,
    clear_req,
    head_r,
    auto_pre_r,
    head_r_lcl_reg,
    \q_entry_r_reg[0] ,
    \ras_timer_r_reg[1] ,
    ras_timer_zero_r_reg,
    ras_timer_zero_r_reg_0,
    \q_entry_r_reg[1] ,
    \q_entry_r_reg[1]_0 ,
    \q_entry_r_reg[1]_1 ,
    head_r_lcl_reg_0,
    head_r_lcl_reg_1,
    q_entry_ns,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[1] ,
    p_9_in,
    \q_entry_r_reg[1]_2 ,
    req_bank_rdy_r_reg,
    \grant_r_reg[0] ,
    \grant_r_reg[2] ,
    \grant_r_reg[2]_0 ,
    \ras_timer_r_reg[1]_0 ,
    \q_entry_r_reg[0]_0 ,
    \grant_r_reg[1] ,
    \pre_4_1_1T_arb.granted_pre_r_reg ,
    \cmd_pipe_plus.mc_address_reg[25] ,
    ras_timer_zero_r_reg_1,
    demanded_prior_r_reg,
    \grant_r_reg[2]_1 ,
    \order_q_r_reg[1] ,
    \order_q_r_reg[0] ,
    \order_q_r_reg[1]_0 ,
    \order_q_r_reg[0]_0 ,
    \order_q_r_reg[1]_1 ,
    \order_q_r_reg[0]_1 ,
    \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] ,
    \cmd_pipe_plus.mc_bank_reg[5] ,
    \cmd_pipe_plus.mc_address_reg[9] ,
    sys_rst,
    periodic_rd_insert,
    hi_priority,
    p_145_out,
    SR,
    ofs_rdy_r0,
    \maintenance_request.maint_req_r_lcl_reg ,
    ordered_r_lcl_reg,
    S,
    Q,
    I572,
    set_order_q,
    pre_bm_end_r_reg,
    app_rdy_r_reg,
    \maintenance_request.maint_sre_r_lcl_reg ,
    pre_bm_end_r_reg_0,
    p_91_out,
    rstdiv0_sync_r1_reg_rep__14,
    \grant_r_reg[0]_0 ,
    maint_rank_r,
    maint_sre_r,
    \maintenance_request.maint_sre_r_lcl_reg_0 ,
    was_wr,
    \ras_timer_r_reg[1]_1 ,
    \ras_timer_r_reg[1]_2 ,
    \ras_timer_r_reg[1]_3 ,
    bm_end_r1_reg,
    bm_end_r1_reg_0,
    bm_end_r1_reg_1,
    idle_r_lcl_reg,
    \q_entry_r_reg[1]_3 ,
    rb_hit_busy_r_reg,
    periodic_rd_ack_r_lcl_reg,
    pre_bm_end_r_reg_1,
    \q_entry_r_reg[1]_4 ,
    p_106_out,
    init_calib_complete_reg_rep__9,
    idle_r_lcl_reg_0,
    idle_r_lcl_reg_1,
    idle_r_lcl_reg_2,
    pre_passing_open_bank_r_reg,
    pre_passing_open_bank_r_reg_0,
    pre_passing_open_bank_r_reg_1,
    demand_priority_r_reg,
    \rnk_config_strobe_r_reg[0] ,
    \grant_r_reg[1]_0 ,
    \grant_r_reg[3] ,
    \grant_r_reg[2]_2 ,
    p_67_out,
    p_28_out,
    app_rdy_r_reg_0,
    \app_cmd_r2_reg[0] ,
    app_rdy,
    \app_cmd_r2_reg[1] ,
    \grant_r_reg[0]_1 ,
    was_priority,
    \maintenance_request.maint_rank_r_lcl_reg[0] ,
    maint_req_r,
    periodic_rd_cntr_r_reg,
    \maint_controller.maint_wip_r_lcl_reg ,
    row,
    \grant_r_reg[0]_2 ,
    demand_priority_r_0,
    demanded_prior_r_1,
    demanded_prior_r_reg_0,
    granted_col_r_reg,
    order_q_r,
    set_order_q_2,
    order_q_r_3,
    set_order_q_4,
    order_q_r_5,
    set_order_q_6,
    \strict_mode.rd_data_buf_addr_r_lcl_reg[2] ,
    \app_addr_r1_reg[25] ,
    \app_addr_r1_reg[9] ,
    rd_wr_r_lcl_reg,
    rd_wr_r_lcl_reg_0,
    clear_req_7,
    idle_r_lcl_reg_3);
  output [0:0]idle_r;
  output [0:0]req_periodic_rd_r;
  output [0:0]rd_wr_r;
  output [0:0]rb_hit_busy_r;
  output p_130_out;
  output [0:0]row_cmd_wr;
  output col_wait_r;
  output demand_act_priority_r;
  output [0:0]act_this_rank_r;
  output req_bank_rdy_ns;
  output demand_priority_r;
  output demanded_prior_r;
  output ofs_rdy_r;
  output [0:0]wr_this_rank_r;
  output [0:0]rd_this_rank_r;
  output clear_req;
  output [0:0]head_r;
  output auto_pre_r;
  output head_r_lcl_reg;
  output \q_entry_r_reg[0] ;
  output \ras_timer_r_reg[1] ;
  output ras_timer_zero_r_reg;
  output ras_timer_zero_r_reg_0;
  output \q_entry_r_reg[1] ;
  output \q_entry_r_reg[1]_0 ;
  output \q_entry_r_reg[1]_1 ;
  output head_r_lcl_reg_0;
  output head_r_lcl_reg_1;
  output [0:0]q_entry_ns;
  output \rb_hit_busies.rb_hit_busies_r_lcl_reg[1] ;
  output p_9_in;
  output \q_entry_r_reg[1]_2 ;
  output req_bank_rdy_r_reg;
  output \grant_r_reg[0] ;
  output \grant_r_reg[2] ;
  output \grant_r_reg[2]_0 ;
  output \ras_timer_r_reg[1]_0 ;
  output \q_entry_r_reg[0]_0 ;
  output \grant_r_reg[1] ;
  output \pre_4_1_1T_arb.granted_pre_r_reg ;
  output [12:0]\cmd_pipe_plus.mc_address_reg[25] ;
  output ras_timer_zero_r_reg_1;
  output demanded_prior_r_reg;
  output \grant_r_reg[2]_1 ;
  output \order_q_r_reg[1] ;
  output \order_q_r_reg[0] ;
  output \order_q_r_reg[1]_0 ;
  output \order_q_r_reg[0]_0 ;
  output \order_q_r_reg[1]_1 ;
  output \order_q_r_reg[0]_1 ;
  output [3:0]\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] ;
  output [2:0]\cmd_pipe_plus.mc_bank_reg[5] ;
  output [6:0]\cmd_pipe_plus.mc_address_reg[9] ;
  input sys_rst;
  input periodic_rd_insert;
  input hi_priority;
  input p_145_out;
  input [0:0]SR;
  input ofs_rdy_r0;
  input \maintenance_request.maint_req_r_lcl_reg ;
  input [2:0]ordered_r_lcl_reg;
  input [0:0]S;
  input [1:0]Q;
  input I572;
  input set_order_q;
  input pre_bm_end_r_reg;
  input app_rdy_r_reg;
  input \maintenance_request.maint_sre_r_lcl_reg ;
  input pre_bm_end_r_reg_0;
  input p_91_out;
  input rstdiv0_sync_r1_reg_rep__14;
  input [0:0]\grant_r_reg[0]_0 ;
  input maint_rank_r;
  input maint_sre_r;
  input \maintenance_request.maint_sre_r_lcl_reg_0 ;
  input was_wr;
  input \ras_timer_r_reg[1]_1 ;
  input \ras_timer_r_reg[1]_2 ;
  input \ras_timer_r_reg[1]_3 ;
  input bm_end_r1_reg;
  input bm_end_r1_reg_0;
  input bm_end_r1_reg_1;
  input [2:0]idle_r_lcl_reg;
  input \q_entry_r_reg[1]_3 ;
  input [2:0]rb_hit_busy_r_reg;
  input periodic_rd_ack_r_lcl_reg;
  input pre_bm_end_r_reg_1;
  input \q_entry_r_reg[1]_4 ;
  input p_106_out;
  input init_calib_complete_reg_rep__9;
  input idle_r_lcl_reg_0;
  input idle_r_lcl_reg_1;
  input idle_r_lcl_reg_2;
  input pre_passing_open_bank_r_reg;
  input pre_passing_open_bank_r_reg_0;
  input pre_passing_open_bank_r_reg_1;
  input demand_priority_r_reg;
  input \rnk_config_strobe_r_reg[0] ;
  input \grant_r_reg[1]_0 ;
  input \grant_r_reg[3] ;
  input \grant_r_reg[2]_2 ;
  input p_67_out;
  input p_28_out;
  input app_rdy_r_reg_0;
  input \app_cmd_r2_reg[0] ;
  input app_rdy;
  input [0:0]\app_cmd_r2_reg[1] ;
  input [0:0]\grant_r_reg[0]_1 ;
  input was_priority;
  input \maintenance_request.maint_rank_r_lcl_reg[0] ;
  input maint_req_r;
  input periodic_rd_cntr_r_reg;
  input \maint_controller.maint_wip_r_lcl_reg ;
  input [12:0]row;
  input \grant_r_reg[0]_2 ;
  input demand_priority_r_0;
  input demanded_prior_r_1;
  input demanded_prior_r_reg_0;
  input granted_col_r_reg;
  input [1:0]order_q_r;
  input set_order_q_2;
  input [1:0]order_q_r_3;
  input set_order_q_4;
  input [1:0]order_q_r_5;
  input set_order_q_6;
  input [3:0]\strict_mode.rd_data_buf_addr_r_lcl_reg[2] ;
  input [2:0]\app_addr_r1_reg[25] ;
  input [6:0]\app_addr_r1_reg[9] ;
  input rd_wr_r_lcl_reg;
  input rd_wr_r_lcl_reg_0;
  input clear_req_7;
  input idle_r_lcl_reg_3;

  wire I572;
  wire [1:0]Q;
  wire [0:0]S;
  wire [0:0]SR;
  wire [0:0]act_this_rank_r;
  wire [2:0]\app_addr_r1_reg[25] ;
  wire [6:0]\app_addr_r1_reg[9] ;
  wire \app_cmd_r2_reg[0] ;
  wire [0:0]\app_cmd_r2_reg[1] ;
  wire app_rdy;
  wire app_rdy_r_reg;
  wire app_rdy_r_reg_0;
  wire auto_pre_r;
  wire bank_compare0_n_11;
  wire bank_compare0_n_6;
  wire bank_compare0_n_7;
  wire bank_queue0_n_17;
  wire bank_queue0_n_31;
  wire bank_state0_n_14;
  wire bm_end_r1_reg;
  wire bm_end_r1_reg_0;
  wire bm_end_r1_reg_1;
  wire clear_req;
  wire clear_req_7;
  wire [12:0]\cmd_pipe_plus.mc_address_reg[25] ;
  wire [6:0]\cmd_pipe_plus.mc_address_reg[9] ;
  wire [2:0]\cmd_pipe_plus.mc_bank_reg[5] ;
  wire col_wait_r;
  wire [3:0]\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] ;
  wire demand_act_priority_r;
  wire demand_priority_r;
  wire demand_priority_r_0;
  wire demand_priority_r_reg;
  wire demanded_prior_r;
  wire demanded_prior_r_1;
  wire demanded_prior_r_reg;
  wire demanded_prior_r_reg_0;
  wire \grant_r_reg[0] ;
  wire [0:0]\grant_r_reg[0]_0 ;
  wire [0:0]\grant_r_reg[0]_1 ;
  wire \grant_r_reg[0]_2 ;
  wire \grant_r_reg[1] ;
  wire \grant_r_reg[1]_0 ;
  wire \grant_r_reg[2] ;
  wire \grant_r_reg[2]_0 ;
  wire \grant_r_reg[2]_1 ;
  wire \grant_r_reg[2]_2 ;
  wire \grant_r_reg[3] ;
  wire granted_col_r_reg;
  wire [0:0]head_r;
  wire head_r_lcl_reg;
  wire head_r_lcl_reg_0;
  wire head_r_lcl_reg_1;
  wire hi_priority;
  wire [0:0]idle_ns;
  wire [0:0]idle_r;
  wire [2:0]idle_r_lcl_reg;
  wire idle_r_lcl_reg_0;
  wire idle_r_lcl_reg_1;
  wire idle_r_lcl_reg_2;
  wire idle_r_lcl_reg_3;
  wire init_calib_complete_reg_rep__9;
  wire \maint_controller.maint_wip_r_lcl_reg ;
  wire maint_rank_r;
  wire maint_req_r;
  wire maint_sre_r;
  wire \maintenance_request.maint_rank_r_lcl_reg[0] ;
  wire \maintenance_request.maint_req_r_lcl_reg ;
  wire \maintenance_request.maint_sre_r_lcl_reg ;
  wire \maintenance_request.maint_sre_r_lcl_reg_0 ;
  wire ofs_rdy_r;
  wire ofs_rdy_r0;
  wire [1:0]order_q_r;
  wire [1:0]order_q_r_3;
  wire [1:0]order_q_r_5;
  wire \order_q_r_reg[0] ;
  wire \order_q_r_reg[0]_0 ;
  wire \order_q_r_reg[0]_1 ;
  wire \order_q_r_reg[1] ;
  wire \order_q_r_reg[1]_0 ;
  wire \order_q_r_reg[1]_1 ;
  wire [0:0]ordered_r;
  wire [2:0]ordered_r_lcl_reg;
  wire p_106_out;
  wire p_130_out;
  wire p_145_out;
  wire p_28_out;
  wire p_67_out;
  wire p_91_out;
  wire p_9_in;
  wire pass_open_bank_ns;
  wire pass_open_bank_r;
  wire periodic_rd_ack_r_lcl_reg;
  wire periodic_rd_cntr_r_reg;
  wire periodic_rd_insert;
  wire \pre_4_1_1T_arb.granted_pre_r_reg ;
  wire pre_bm_end_ns;
  wire pre_bm_end_r_reg;
  wire pre_bm_end_r_reg_0;
  wire pre_bm_end_r_reg_1;
  wire pre_passing_open_bank_ns;
  wire pre_passing_open_bank_r_reg;
  wire pre_passing_open_bank_r_reg_0;
  wire pre_passing_open_bank_r_reg_1;
  wire pre_wait_r;
  wire [0:0]q_entry_ns;
  wire \q_entry_r_reg[0] ;
  wire \q_entry_r_reg[0]_0 ;
  wire \q_entry_r_reg[1] ;
  wire \q_entry_r_reg[1]_0 ;
  wire \q_entry_r_reg[1]_1 ;
  wire \q_entry_r_reg[1]_2 ;
  wire \q_entry_r_reg[1]_3 ;
  wire \q_entry_r_reg[1]_4 ;
  wire q_has_rd;
  wire [1:0]ras_timer_passed_ns;
  wire \ras_timer_r_reg[1] ;
  wire \ras_timer_r_reg[1]_0 ;
  wire \ras_timer_r_reg[1]_1 ;
  wire \ras_timer_r_reg[1]_2 ;
  wire \ras_timer_r_reg[1]_3 ;
  wire ras_timer_zero_r;
  wire ras_timer_zero_r_reg;
  wire ras_timer_zero_r_reg_0;
  wire ras_timer_zero_r_reg_1;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[1] ;
  wire [0:0]rb_hit_busy_r;
  wire [2:0]rb_hit_busy_r_reg;
  wire [0:0]rd_this_rank_r;
  wire [0:0]rd_wr_r;
  wire rd_wr_r_lcl_reg;
  wire rd_wr_r_lcl_reg_0;
  wire req_bank_rdy_ns;
  wire req_bank_rdy_r_reg;
  wire [0:0]req_periodic_rd_r;
  wire req_priority_r;
  wire [0:0]req_wr_r;
  wire \rnk_config_strobe_r_reg[0] ;
  wire [12:0]row;
  wire [0:0]row_cmd_wr;
  wire row_hit_r;
  wire rstdiv0_sync_r1_reg_rep__14;
  wire rtp_timer_r;
  wire set_order_q;
  wire set_order_q_2;
  wire set_order_q_4;
  wire set_order_q_6;
  wire start_wtp_timer0;
  wire [3:0]\strict_mode.rd_data_buf_addr_r_lcl_reg[2] ;
  wire sys_rst;
  wire tail_r;
  wire wait_for_maint_r;
  wire was_priority;
  wire was_wr;
  wire [0:0]wr_this_rank_r;

  Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_bank_compare_2 bank_compare0
       (.E(idle_ns),
        .I572(I572),
        .Q(Q[0]),
        .S(S),
        .\app_addr_r1_reg[25] (\app_addr_r1_reg[25] ),
        .\app_addr_r1_reg[9] (\app_addr_r1_reg[9] ),
        .\app_cmd_r2_reg[0] (\app_cmd_r2_reg[0] ),
        .\app_cmd_r2_reg[1] (\app_cmd_r2_reg[1] ),
        .app_rdy(app_rdy),
        .app_rdy_r_reg(app_rdy_r_reg_0),
        .\cmd_pipe_plus.mc_address_reg[25] (\cmd_pipe_plus.mc_address_reg[25] ),
        .\cmd_pipe_plus.mc_address_reg[9] (\cmd_pipe_plus.mc_address_reg[9] ),
        .\cmd_pipe_plus.mc_bank_reg[5] (\cmd_pipe_plus.mc_bank_reg[5] ),
        .\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] (\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] ),
        .\grant_r_reg[1] (\grant_r_reg[1]_0 ),
        .\grant_r_reg[2] (\grant_r_reg[2]_0 ),
        .\grant_r_reg[2]_0 (\grant_r_reg[2]_2 ),
        .\grant_r_reg[3] (\grant_r_reg[3] ),
        .head_r_lcl_reg(head_r_lcl_reg_0),
        .head_r_lcl_reg_0(head_r_lcl_reg_1),
        .hi_priority(hi_priority),
        .idle_r_lcl_reg(\rb_hit_busies.rb_hit_busies_r_lcl_reg[1] ),
        .idle_r_lcl_reg_0(idle_r),
        .\maint_controller.maint_wip_r_lcl_reg (\maint_controller.maint_wip_r_lcl_reg ),
        .maint_req_r(maint_req_r),
        .\maintenance_request.maint_rank_r_lcl_reg[0] (\maintenance_request.maint_rank_r_lcl_reg[0] ),
        .\order_q_r_reg[1] (bank_compare0_n_7),
        .ordered_r(ordered_r),
        .ordered_r_lcl_reg(bank_compare0_n_6),
        .ordered_r_lcl_reg_0(ordered_r_lcl_reg),
        .p_145_out(p_145_out),
        .pass_open_bank_r_lcl_reg(bank_compare0_n_11),
        .periodic_rd_cntr_r_reg(periodic_rd_cntr_r_reg),
        .periodic_rd_insert(periodic_rd_insert),
        .q_has_priority_r_reg(rb_hit_busy_r),
        .rb_hit_busy_r_reg_0(rb_hit_busy_r_reg),
        .\rd_this_rank_r_reg[0] (rd_wr_r),
        .req_bank_rdy_r_reg(req_bank_rdy_r_reg),
        .req_periodic_rd_r(req_periodic_rd_r),
        .req_priority_r(req_priority_r),
        .req_wr_r(req_wr_r),
        .row(row),
        .row_hit_r(row_hit_r),
        .set_order_q(set_order_q),
        .start_wtp_timer0(start_wtp_timer0),
        .\strict_mode.rd_data_buf_addr_r_lcl_reg[2] (\strict_mode.rd_data_buf_addr_r_lcl_reg[2] ),
        .sys_rst(sys_rst),
        .wait_for_maint_r(wait_for_maint_r));
  Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_bank_queue bank_queue0
       (.D(ras_timer_passed_ns),
        .E(idle_ns),
        .I572(I572),
        .Q(Q[0]),
        .SR(SR),
        .act_wait_r_lcl_reg(row_cmd_wr),
        .app_rdy_r_reg(app_rdy_r_reg),
        .auto_pre_r_lcl_reg_0(auto_pre_r),
        .bm_end_r1_reg(p_130_out),
        .bm_end_r1_reg_0(ras_timer_zero_r_reg_0),
        .bm_end_r1_reg_1(bm_end_r1_reg),
        .bm_end_r1_reg_2(bm_end_r1_reg_0),
        .bm_end_r1_reg_3(bm_end_r1_reg_1),
        .clear_req_7(clear_req_7),
        .col_wait_r_reg(col_wait_r),
        .demand_priority_r_reg(bank_queue0_n_31),
        .demand_priority_r_reg_0(demand_priority_r_reg),
        .\grant_r_reg[0] (\grant_r_reg[0] ),
        .\grant_r_reg[0]_0 (req_bank_rdy_r_reg),
        .\grant_r_reg[0]_1 (\grant_r_reg[2]_0 ),
        .\grant_r_reg[1] (\grant_r_reg[1] ),
        .\grant_r_reg[1]_0 (\grant_r_reg[1]_0 ),
        .\grant_r_reg[2] (\grant_r_reg[2] ),
        .\grant_r_reg[2]_0 (\grant_r_reg[2]_2 ),
        .\grant_r_reg[3] (\grant_r_reg[3] ),
        .head_r_lcl_reg_0(head_r),
        .head_r_lcl_reg_1(head_r_lcl_reg),
        .idle_r_lcl_reg_0(idle_r_lcl_reg),
        .idle_r_lcl_reg_1(idle_r_lcl_reg_0),
        .idle_r_lcl_reg_2(idle_r_lcl_reg_1),
        .idle_r_lcl_reg_3(idle_r_lcl_reg_2),
        .idle_r_lcl_reg_4(idle_r_lcl_reg_3),
        .init_calib_complete_reg_rep__9(init_calib_complete_reg_rep__9),
        .maint_rank_r(maint_rank_r),
        .maint_sre_r(maint_sre_r),
        .\maintenance_request.maint_req_r_lcl_reg (\maintenance_request.maint_req_r_lcl_reg ),
        .\maintenance_request.maint_sre_r_lcl_reg (\maintenance_request.maint_sre_r_lcl_reg ),
        .\maintenance_request.maint_sre_r_lcl_reg_0 (\maintenance_request.maint_sre_r_lcl_reg_0 ),
        .order_q_r(order_q_r),
        .order_q_r_3(order_q_r_3),
        .order_q_r_5(order_q_r_5),
        .\order_q_r_reg[0]_0 (\order_q_r_reg[0] ),
        .\order_q_r_reg[0]_1 (\order_q_r_reg[0]_0 ),
        .\order_q_r_reg[0]_2 (\order_q_r_reg[0]_1 ),
        .\order_q_r_reg[1]_0 (\order_q_r_reg[1] ),
        .\order_q_r_reg[1]_1 (\order_q_r_reg[1]_0 ),
        .\order_q_r_reg[1]_2 (\order_q_r_reg[1]_1 ),
        .ordered_r(ordered_r),
        .ordered_r_lcl_reg_0(bank_compare0_n_6),
        .ordered_r_lcl_reg_1(bank_compare0_n_7),
        .ordered_r_lcl_reg_2(ordered_r_lcl_reg),
        .p_106_out(p_106_out),
        .p_28_out(p_28_out),
        .p_67_out(p_67_out),
        .p_91_out(p_91_out),
        .p_9_in(p_9_in),
        .pass_open_bank_ns(pass_open_bank_ns),
        .pass_open_bank_r(pass_open_bank_r),
        .periodic_rd_ack_r_lcl_reg(periodic_rd_ack_r_lcl_reg),
        .pre_bm_end_ns(pre_bm_end_ns),
        .pre_bm_end_r_reg_0(pre_bm_end_r_reg),
        .pre_bm_end_r_reg_1(pre_bm_end_r_reg_0),
        .pre_bm_end_r_reg_2(pre_bm_end_r_reg_1),
        .pre_passing_open_bank_ns(pre_passing_open_bank_ns),
        .pre_passing_open_bank_r_reg_0(pre_passing_open_bank_r_reg),
        .pre_passing_open_bank_r_reg_1(pre_passing_open_bank_r_reg_0),
        .pre_passing_open_bank_r_reg_2(pre_passing_open_bank_r_reg_1),
        .pre_wait_r(pre_wait_r),
        .q_entry_ns(q_entry_ns),
        .\q_entry_r_reg[0]_0 (\q_entry_r_reg[0] ),
        .\q_entry_r_reg[0]_1 (\q_entry_r_reg[0]_0 ),
        .\q_entry_r_reg[1]_0 (\q_entry_r_reg[1] ),
        .\q_entry_r_reg[1]_1 (\q_entry_r_reg[1]_0 ),
        .\q_entry_r_reg[1]_2 (\q_entry_r_reg[1]_1 ),
        .\q_entry_r_reg[1]_3 (\q_entry_r_reg[1]_2 ),
        .\q_entry_r_reg[1]_4 (\q_entry_r_reg[1]_3 ),
        .\q_entry_r_reg[1]_5 (\q_entry_r_reg[1]_4 ),
        .q_has_priority_r_reg_0(clear_req),
        .q_has_rd(q_has_rd),
        .\ras_timer_r_reg[1] (\ras_timer_r_reg[1] ),
        .\ras_timer_r_reg[1]_0 (\ras_timer_r_reg[1]_0 ),
        .\ras_timer_r_reg[1]_1 (ras_timer_zero_r_reg),
        .\ras_timer_r_reg[1]_2 (\ras_timer_r_reg[1]_1 ),
        .\ras_timer_r_reg[1]_3 (\ras_timer_r_reg[1]_2 ),
        .\ras_timer_r_reg[1]_4 (\ras_timer_r_reg[1]_3 ),
        .ras_timer_zero_r(ras_timer_zero_r),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[1]_0 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[1] ),
        .rb_hit_busy_r_reg(bank_state0_n_14),
        .rb_hit_busy_r_reg_0(head_r_lcl_reg_0),
        .rb_hit_busy_r_reg_1(head_r_lcl_reg_1),
        .rb_hit_busy_r_reg_2(rb_hit_busy_r_reg),
        .rb_hit_busy_r_reg_3(rb_hit_busy_r),
        .rd_wr_r_lcl_reg(rd_wr_r),
        .rd_wr_r_lcl_reg_0(rd_wr_r_lcl_reg),
        .rd_wr_r_lcl_reg_1(rd_wr_r_lcl_reg_0),
        .req_bank_rdy_ns(req_bank_rdy_ns),
        .\req_data_buf_addr_r_reg[0] (idle_r),
        .req_priority_r(req_priority_r),
        .req_wr_r(req_wr_r),
        .\rnk_config_strobe_r_reg[0] (\rnk_config_strobe_r_reg[0] ),
        .row_hit_r(row_hit_r),
        .row_hit_r_reg(bank_compare0_n_11),
        .rstdiv0_sync_r1_reg_rep__14(rstdiv0_sync_r1_reg_rep__14),
        .rtp_timer_r(rtp_timer_r),
        .\rtp_timer_r_reg[0] (bank_queue0_n_17),
        .set_order_q(set_order_q),
        .set_order_q_2(set_order_q_2),
        .set_order_q_4(set_order_q_4),
        .set_order_q_6(set_order_q_6),
        .sys_rst(sys_rst),
        .tail_r(tail_r),
        .wait_for_maint_r(wait_for_maint_r),
        .was_priority(was_priority),
        .was_wr(was_wr));
  Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_bank_state bank_state0
       (.D(ras_timer_passed_ns),
        .Q(Q),
        .SR(SR),
        .act_this_rank_r(act_this_rank_r),
        .\act_this_rank_r_reg[0]_0 (row_cmd_wr),
        .auto_pre_r_lcl_reg(bank_state0_n_14),
        .auto_pre_r_lcl_reg_0(auto_pre_r),
        .col_wait_r_reg_0(col_wait_r),
        .demand_act_priority_r(demand_act_priority_r),
        .demand_priority_r_0(demand_priority_r_0),
        .demanded_prior_r_1(demanded_prior_r_1),
        .demanded_prior_r_reg_0(demand_priority_r),
        .demanded_prior_r_reg_1(demanded_prior_r),
        .demanded_prior_r_reg_2(demanded_prior_r_reg),
        .demanded_prior_r_reg_3(demanded_prior_r_reg_0),
        .\grant_r_reg[0] (bank_queue0_n_17),
        .\grant_r_reg[0]_0 (\grant_r_reg[0]_0 ),
        .\grant_r_reg[0]_1 (\grant_r_reg[0]_1 ),
        .\grant_r_reg[0]_2 (\grant_r_reg[0]_2 ),
        .\grant_r_reg[2] (\grant_r_reg[2]_1 ),
        .granted_col_r_reg(granted_col_r_reg),
        .head_r(head_r),
        .idle_r(idle_r),
        .idle_r_lcl_reg(\rb_hit_busies.rb_hit_busies_r_lcl_reg[1] ),
        .ofs_rdy_r(ofs_rdy_r),
        .ofs_rdy_r0(ofs_rdy_r0),
        .\order_q_r_reg[0] (bank_queue0_n_31),
        .p_130_out(p_130_out),
        .pass_open_bank_ns(pass_open_bank_ns),
        .pass_open_bank_r(pass_open_bank_r),
        .periodic_rd_ack_r_lcl_reg(periodic_rd_ack_r_lcl_reg),
        .\pre_4_1_1T_arb.granted_pre_r_reg (\pre_4_1_1T_arb.granted_pre_r_reg ),
        .pre_bm_end_ns(pre_bm_end_ns),
        .pre_passing_open_bank_ns(pre_passing_open_bank_ns),
        .pre_wait_r(pre_wait_r),
        .\q_entry_r_reg[0] (\ras_timer_r_reg[1] ),
        .q_has_rd(q_has_rd),
        .ras_timer_zero_r(ras_timer_zero_r),
        .ras_timer_zero_r_reg_0(ras_timer_zero_r_reg),
        .ras_timer_zero_r_reg_1(ras_timer_zero_r_reg_0),
        .ras_timer_zero_r_reg_2(ras_timer_zero_r_reg_1),
        .rb_hit_busy_r(rb_hit_busy_r),
        .rd_this_rank_r(rd_this_rank_r),
        .rd_wr_r_lcl_reg(rd_wr_r),
        .req_bank_rdy_ns(req_bank_rdy_ns),
        .req_wr_r(req_wr_r),
        .rstdiv0_sync_r1_reg_rep__14(rstdiv0_sync_r1_reg_rep__14),
        .rtp_timer_r(rtp_timer_r),
        .start_wtp_timer0(start_wtp_timer0),
        .sys_rst(sys_rst),
        .tail_r(tail_r),
        .wait_for_maint_r(wait_for_maint_r),
        .wr_this_rank_r(wr_this_rank_r));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_0_bank_cntrl" *) 
module Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_bank_cntrl__parameterized0
   (\req_data_buf_addr_r_reg[0] ,
    req_periodic_rd_r,
    rd_wr_r,
    q_has_priority_r_reg,
    p_91_out,
    row_cmd_wr,
    col_wait_r,
    demand_act_priority_r,
    act_this_rank_r,
    req_bank_rdy_ns,
    demand_priority_r,
    demanded_prior_r,
    ofs_rdy_r,
    wr_this_rank_r,
    rd_this_rank_r,
    clear_req,
    head_r,
    auto_pre_r,
    ordered_r_lcl_reg,
    order_q_r,
    \compute_tail.tail_r_lcl_reg ,
    head_r_lcl_reg,
    \compute_tail.tail_r_lcl_reg_0 ,
    \ras_timer_r_reg[1] ,
    granted_col_r_reg,
    ras_timer_zero_r_reg,
    ras_timer_zero_r_reg_0,
    granted_col_r_reg_0,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[2] ,
    head_r_lcl_reg_0,
    \q_entry_r_reg[0] ,
    \ras_timer_r_reg[1]_0 ,
    \grant_r_reg[0] ,
    granted_col_r_reg_1,
    req_bank_rdy_r_reg,
    \q_entry_r_reg[1] ,
    granted_pre_ns,
    \grant_r_reg[2] ,
    \grant_r_reg[1] ,
    \grant_r_reg[2]_0 ,
    \grant_r_reg[1]_0 ,
    \cmd_pipe_plus.mc_address_reg[25] ,
    \grant_r_reg[1]_1 ,
    demanded_prior_r_reg,
    \cmd_pipe_plus.mc_address_reg[36] ,
    \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] ,
    \cmd_pipe_plus.mc_bank_reg[5] ,
    \cmd_pipe_plus.mc_address_reg[9] ,
    sys_rst,
    periodic_rd_insert,
    hi_priority,
    p_106_out,
    SR,
    ofs_rdy_r0,
    \maintenance_request.maint_req_r_lcl_reg ,
    \app_addr_r2_reg[22] ,
    \order_q_r_reg[0] ,
    \order_q_r_reg[0]_0 ,
    Q,
    I572,
    set_order_q,
    pre_bm_end_r_reg,
    app_rdy_r_reg,
    idle_r_lcl_reg,
    p_130_out,
    \maintenance_request.maint_sre_r_lcl_reg ,
    pre_bm_end_r_reg_0,
    \maintenance_request.maint_sre_r_lcl_reg_0 ,
    was_wr,
    pre_bm_end_r_reg_1,
    maint_rank_r,
    maint_sre_r,
    rstdiv0_sync_r1_reg_rep__14,
    \grant_r_reg[1]_2 ,
    override_demand_r,
    demanded_prior_r_reg_0,
    demand_priority_r_0,
    \ras_timer_r_reg[1]_1 ,
    \ras_timer_r_reg[1]_2 ,
    \ras_timer_r_reg[1]_3 ,
    bm_end_r1_reg,
    bm_end_r1_reg_0,
    bm_end_r1_reg_1,
    \wtr_timer.wtr_cnt_r_reg[1] ,
    \grant_r_reg[1]_3 ,
    \rtw_timer.rtw_cnt_r_reg[1] ,
    p_67_out,
    p_28_out,
    p_145_out,
    app_rdy_r_reg_0,
    \app_cmd_r2_reg[0] ,
    app_rdy,
    \app_cmd_r2_reg[1] ,
    \grant_r_reg[1]_4 ,
    periodic_rd_ack_r_lcl_reg,
    idle_r,
    \grant_r_reg[0]_0 ,
    demand_priority_r_reg,
    \rnk_config_strobe_r_reg[0] ,
    \grant_r_reg[0]_1 ,
    \grant_r_reg[3] ,
    \grant_r_reg[2]_1 ,
    rb_hit_busy_r_reg,
    rb_hit_busy_r_reg_0,
    pre_passing_open_bank_r_reg,
    pre_passing_open_bank_r_reg_0,
    pre_passing_open_bank_r_reg_1,
    was_priority,
    \maintenance_request.maint_rank_r_lcl_reg[0] ,
    maint_req_r,
    periodic_rd_cntr_r_reg,
    \maint_controller.maint_wip_r_lcl_reg ,
    auto_pre_r_lcl_reg,
    ras_timer_zero_r_reg_1,
    \last_master_r_reg[0] ,
    row,
    \grant_r_reg[1]_5 ,
    demanded_prior_r_1,
    act_wait_r_lcl_reg,
    \req_row_r_lcl_reg[10] ,
    granted_col_r_reg_2,
    \strict_mode.rd_data_buf_addr_r_lcl_reg[2] ,
    \app_addr_r1_reg[25] ,
    \app_addr_r1_reg[9] ,
    rd_wr_r_lcl_reg,
    rd_wr_r_lcl_reg_0,
    clear_req_2,
    q_entry_ns,
    idle_r_lcl_reg_0);
  output [0:0]\req_data_buf_addr_r_reg[0] ;
  output [0:0]req_periodic_rd_r;
  output [0:0]rd_wr_r;
  output [0:0]q_has_priority_r_reg;
  output p_91_out;
  output [0:0]row_cmd_wr;
  output col_wait_r;
  output demand_act_priority_r;
  output [0:0]act_this_rank_r;
  output req_bank_rdy_ns;
  output demand_priority_r;
  output demanded_prior_r;
  output ofs_rdy_r;
  output [0:0]wr_this_rank_r;
  output [0:0]rd_this_rank_r;
  output clear_req;
  output [0:0]head_r;
  output auto_pre_r;
  output [0:0]ordered_r_lcl_reg;
  output [1:0]order_q_r;
  output \compute_tail.tail_r_lcl_reg ;
  output head_r_lcl_reg;
  output \compute_tail.tail_r_lcl_reg_0 ;
  output \ras_timer_r_reg[1] ;
  output granted_col_r_reg;
  output ras_timer_zero_r_reg;
  output ras_timer_zero_r_reg_0;
  output granted_col_r_reg_0;
  output \rb_hit_busies.rb_hit_busies_r_lcl_reg[2] ;
  output head_r_lcl_reg_0;
  output \q_entry_r_reg[0] ;
  output \ras_timer_r_reg[1]_0 ;
  output \grant_r_reg[0] ;
  output granted_col_r_reg_1;
  output req_bank_rdy_r_reg;
  output \q_entry_r_reg[1] ;
  output granted_pre_ns;
  output \grant_r_reg[2] ;
  output \grant_r_reg[1] ;
  output \grant_r_reg[2]_0 ;
  output \grant_r_reg[1]_0 ;
  output [12:0]\cmd_pipe_plus.mc_address_reg[25] ;
  output \grant_r_reg[1]_1 ;
  output demanded_prior_r_reg;
  output \cmd_pipe_plus.mc_address_reg[36] ;
  output [3:0]\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] ;
  output [2:0]\cmd_pipe_plus.mc_bank_reg[5] ;
  output [6:0]\cmd_pipe_plus.mc_address_reg[9] ;
  input sys_rst;
  input periodic_rd_insert;
  input hi_priority;
  input p_106_out;
  input [0:0]SR;
  input ofs_rdy_r0;
  input \maintenance_request.maint_req_r_lcl_reg ;
  input [0:0]\app_addr_r2_reg[22] ;
  input \order_q_r_reg[0] ;
  input \order_q_r_reg[0]_0 ;
  input [1:0]Q;
  input I572;
  input set_order_q;
  input pre_bm_end_r_reg;
  input app_rdy_r_reg;
  input idle_r_lcl_reg;
  input p_130_out;
  input \maintenance_request.maint_sre_r_lcl_reg ;
  input pre_bm_end_r_reg_0;
  input \maintenance_request.maint_sre_r_lcl_reg_0 ;
  input was_wr;
  input pre_bm_end_r_reg_1;
  input maint_rank_r;
  input maint_sre_r;
  input rstdiv0_sync_r1_reg_rep__14;
  input [0:0]\grant_r_reg[1]_2 ;
  input override_demand_r;
  input demanded_prior_r_reg_0;
  input demand_priority_r_0;
  input \ras_timer_r_reg[1]_1 ;
  input \ras_timer_r_reg[1]_2 ;
  input \ras_timer_r_reg[1]_3 ;
  input bm_end_r1_reg;
  input bm_end_r1_reg_0;
  input bm_end_r1_reg_1;
  input \wtr_timer.wtr_cnt_r_reg[1] ;
  input \grant_r_reg[1]_3 ;
  input \rtw_timer.rtw_cnt_r_reg[1] ;
  input p_67_out;
  input p_28_out;
  input p_145_out;
  input app_rdy_r_reg_0;
  input \app_cmd_r2_reg[0] ;
  input app_rdy;
  input [0:0]\app_cmd_r2_reg[1] ;
  input [1:0]\grant_r_reg[1]_4 ;
  input periodic_rd_ack_r_lcl_reg;
  input [2:0]idle_r;
  input \grant_r_reg[0]_0 ;
  input demand_priority_r_reg;
  input \rnk_config_strobe_r_reg[0] ;
  input \grant_r_reg[0]_1 ;
  input \grant_r_reg[3] ;
  input \grant_r_reg[2]_1 ;
  input rb_hit_busy_r_reg;
  input rb_hit_busy_r_reg_0;
  input pre_passing_open_bank_r_reg;
  input pre_passing_open_bank_r_reg_0;
  input pre_passing_open_bank_r_reg_1;
  input was_priority;
  input \maintenance_request.maint_rank_r_lcl_reg[0] ;
  input maint_req_r;
  input periodic_rd_cntr_r_reg;
  input \maint_controller.maint_wip_r_lcl_reg ;
  input auto_pre_r_lcl_reg;
  input ras_timer_zero_r_reg_1;
  input \last_master_r_reg[0] ;
  input [12:0]row;
  input \grant_r_reg[1]_5 ;
  input demanded_prior_r_1;
  input [0:0]act_wait_r_lcl_reg;
  input [0:0]\req_row_r_lcl_reg[10] ;
  input granted_col_r_reg_2;
  input [3:0]\strict_mode.rd_data_buf_addr_r_lcl_reg[2] ;
  input [2:0]\app_addr_r1_reg[25] ;
  input [6:0]\app_addr_r1_reg[9] ;
  input rd_wr_r_lcl_reg;
  input rd_wr_r_lcl_reg_0;
  input clear_req_2;
  input [0:0]q_entry_ns;
  input idle_r_lcl_reg_0;

  wire I572;
  wire [1:0]Q;
  wire [0:0]SR;
  wire [0:0]act_this_rank_r;
  wire [0:0]act_wait_r_lcl_reg;
  wire [2:0]\app_addr_r1_reg[25] ;
  wire [6:0]\app_addr_r1_reg[9] ;
  wire [0:0]\app_addr_r2_reg[22] ;
  wire \app_cmd_r2_reg[0] ;
  wire [0:0]\app_cmd_r2_reg[1] ;
  wire app_rdy;
  wire app_rdy_r_reg;
  wire app_rdy_r_reg_0;
  wire auto_pre_r;
  wire auto_pre_r_lcl_reg;
  wire bank_compare0_n_6;
  wire bank_queue0_n_12;
  wire bank_queue0_n_24;
  wire bank_state0_n_15;
  wire bm_end_r1_reg;
  wire bm_end_r1_reg_0;
  wire bm_end_r1_reg_1;
  wire clear_req;
  wire clear_req_2;
  wire [12:0]\cmd_pipe_plus.mc_address_reg[25] ;
  wire \cmd_pipe_plus.mc_address_reg[36] ;
  wire [6:0]\cmd_pipe_plus.mc_address_reg[9] ;
  wire [2:0]\cmd_pipe_plus.mc_bank_reg[5] ;
  wire col_wait_r;
  wire \compute_tail.tail_r_lcl_reg ;
  wire \compute_tail.tail_r_lcl_reg_0 ;
  wire [3:0]\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] ;
  wire demand_act_priority_r;
  wire demand_priority_r;
  wire demand_priority_r_0;
  wire demand_priority_r_reg;
  wire demanded_prior_r;
  wire demanded_prior_r_1;
  wire demanded_prior_r_reg;
  wire demanded_prior_r_reg_0;
  wire \grant_r_reg[0] ;
  wire \grant_r_reg[0]_0 ;
  wire \grant_r_reg[0]_1 ;
  wire \grant_r_reg[1] ;
  wire \grant_r_reg[1]_0 ;
  wire \grant_r_reg[1]_1 ;
  wire [0:0]\grant_r_reg[1]_2 ;
  wire \grant_r_reg[1]_3 ;
  wire [1:0]\grant_r_reg[1]_4 ;
  wire \grant_r_reg[1]_5 ;
  wire \grant_r_reg[2] ;
  wire \grant_r_reg[2]_0 ;
  wire \grant_r_reg[2]_1 ;
  wire \grant_r_reg[3] ;
  wire granted_col_r_reg;
  wire granted_col_r_reg_0;
  wire granted_col_r_reg_1;
  wire granted_col_r_reg_2;
  wire granted_pre_ns;
  wire [0:0]head_r;
  wire head_r_lcl_reg;
  wire head_r_lcl_reg_0;
  wire hi_priority;
  wire [1:1]idle_ns;
  wire [2:0]idle_r;
  wire idle_r_lcl_reg;
  wire idle_r_lcl_reg_0;
  wire \last_master_r_reg[0] ;
  wire \maint_controller.maint_wip_r_lcl_reg ;
  wire maint_rank_r;
  wire maint_req_r;
  wire maint_sre_r;
  wire \maintenance_request.maint_rank_r_lcl_reg[0] ;
  wire \maintenance_request.maint_req_r_lcl_reg ;
  wire \maintenance_request.maint_sre_r_lcl_reg ;
  wire \maintenance_request.maint_sre_r_lcl_reg_0 ;
  wire ofs_rdy_r;
  wire ofs_rdy_r0;
  wire [1:0]order_q_r;
  wire \order_q_r_reg[0] ;
  wire \order_q_r_reg[0]_0 ;
  wire [0:0]ordered_r_lcl_reg;
  wire override_demand_r;
  wire p_106_out;
  wire p_130_out;
  wire p_145_out;
  wire p_28_out;
  wire p_67_out;
  wire p_91_out;
  wire pass_open_bank_ns;
  wire pass_open_bank_r;
  wire periodic_rd_ack_r_lcl_reg;
  wire periodic_rd_cntr_r_reg;
  wire periodic_rd_insert;
  wire pre_bm_end_ns;
  wire pre_bm_end_r;
  wire pre_bm_end_r_reg;
  wire pre_bm_end_r_reg_0;
  wire pre_bm_end_r_reg_1;
  wire pre_passing_open_bank_ns;
  wire pre_passing_open_bank_r_reg;
  wire pre_passing_open_bank_r_reg_0;
  wire pre_passing_open_bank_r_reg_1;
  wire pre_wait_r;
  wire [0:0]q_entry_ns;
  wire \q_entry_r_reg[0] ;
  wire \q_entry_r_reg[1] ;
  wire [0:0]q_has_priority_r_reg;
  wire q_has_rd;
  wire [1:0]ras_timer_passed_ns;
  wire \ras_timer_r_reg[1] ;
  wire \ras_timer_r_reg[1]_0 ;
  wire \ras_timer_r_reg[1]_1 ;
  wire \ras_timer_r_reg[1]_2 ;
  wire \ras_timer_r_reg[1]_3 ;
  wire ras_timer_zero_r;
  wire ras_timer_zero_r_reg;
  wire ras_timer_zero_r_reg_0;
  wire ras_timer_zero_r_reg_1;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[2] ;
  wire rb_hit_busy_r_reg;
  wire rb_hit_busy_r_reg_0;
  wire [0:0]rd_this_rank_r;
  wire [0:0]rd_wr_r;
  wire rd_wr_r_lcl_reg;
  wire rd_wr_r_lcl_reg_0;
  wire req_bank_rdy_ns;
  wire req_bank_rdy_r_reg;
  wire [0:0]\req_data_buf_addr_r_reg[0] ;
  wire [0:0]req_periodic_rd_r;
  wire req_priority_r;
  wire [0:0]\req_row_r_lcl_reg[10] ;
  wire [1:1]req_wr_r;
  wire \rnk_config_strobe_r_reg[0] ;
  wire [12:0]row;
  wire [0:0]row_cmd_wr;
  wire row_hit_r;
  wire rstdiv0_sync_r1_reg_rep__14;
  wire rtp_timer_r;
  wire \rtw_timer.rtw_cnt_r_reg[1] ;
  wire set_order_q;
  wire start_wtp_timer0;
  wire [3:0]\strict_mode.rd_data_buf_addr_r_lcl_reg[2] ;
  wire sys_rst;
  wire tail_r;
  wire wait_for_maint_r;
  wire was_priority;
  wire was_wr;
  wire [0:0]wr_this_rank_r;
  wire \wtr_timer.wtr_cnt_r_reg[1] ;

  Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_bank_compare_1 bank_compare0
       (.E(idle_ns),
        .I572(I572),
        .Q(Q[0]),
        .act_wait_r_lcl_reg(row_cmd_wr),
        .act_wait_r_lcl_reg_0(act_wait_r_lcl_reg),
        .\app_addr_r1_reg[25] (\app_addr_r1_reg[25] ),
        .\app_addr_r1_reg[9] (\app_addr_r1_reg[9] ),
        .\app_addr_r2_reg[22] (\app_addr_r2_reg[22] ),
        .\app_cmd_r2_reg[0] (\app_cmd_r2_reg[0] ),
        .\app_cmd_r2_reg[1] (\app_cmd_r2_reg[1] ),
        .app_rdy(app_rdy),
        .app_rdy_r_reg(app_rdy_r_reg_0),
        .app_rdy_r_reg_0(app_rdy_r_reg),
        .\cmd_pipe_plus.mc_address_reg[25] (\cmd_pipe_plus.mc_address_reg[25] ),
        .\cmd_pipe_plus.mc_address_reg[36] (\cmd_pipe_plus.mc_address_reg[36] ),
        .\cmd_pipe_plus.mc_address_reg[9] (\cmd_pipe_plus.mc_address_reg[9] ),
        .\cmd_pipe_plus.mc_bank_reg[5] (\cmd_pipe_plus.mc_bank_reg[5] ),
        .\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] (\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] ),
        .\grant_r_reg[1] (\grant_r_reg[1]_4 ),
        .head_r_lcl_reg(head_r_lcl_reg),
        .hi_priority(hi_priority),
        .idle_r_lcl_reg(\rb_hit_busies.rb_hit_busies_r_lcl_reg[2] ),
        .idle_r_lcl_reg_0(\req_data_buf_addr_r_reg[0] ),
        .\maint_controller.maint_wip_r_lcl_reg (\maint_controller.maint_wip_r_lcl_reg ),
        .maint_req_r(maint_req_r),
        .\maintenance_request.maint_rank_r_lcl_reg[0] (\maintenance_request.maint_rank_r_lcl_reg[0] ),
        .ordered_r_lcl_reg(bank_compare0_n_6),
        .ordered_r_lcl_reg_0(ordered_r_lcl_reg),
        .p_106_out(p_106_out),
        .p_130_out(p_130_out),
        .pass_open_bank_ns(pass_open_bank_ns),
        .pass_open_bank_r(pass_open_bank_r),
        .periodic_rd_cntr_r_reg(periodic_rd_cntr_r_reg),
        .periodic_rd_insert(periodic_rd_insert),
        .pre_bm_end_r(pre_bm_end_r),
        .pre_wait_r(pre_wait_r),
        .q_has_priority_r_reg(q_has_priority_r_reg),
        .q_has_priority_r_reg_0(clear_req),
        .\rd_this_rank_r_reg[0] (rd_wr_r),
        .req_bank_rdy_r_reg(req_bank_rdy_r_reg),
        .req_periodic_rd_r(req_periodic_rd_r),
        .req_priority_r(req_priority_r),
        .\req_row_r_lcl_reg[10]_0 (\req_row_r_lcl_reg[10] ),
        .req_wr_r(req_wr_r),
        .row(row),
        .row_hit_r(row_hit_r),
        .rstdiv0_sync_r1_reg_rep__14(rstdiv0_sync_r1_reg_rep__14),
        .set_order_q(set_order_q),
        .start_wtp_timer0(start_wtp_timer0),
        .\strict_mode.rd_data_buf_addr_r_lcl_reg[2] (\strict_mode.rd_data_buf_addr_r_lcl_reg[2] ),
        .sys_rst(sys_rst),
        .tail_r(tail_r),
        .wait_for_maint_r(wait_for_maint_r));
  Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_bank_queue__parameterized0 bank_queue0
       (.D(ras_timer_passed_ns),
        .E(idle_ns),
        .I572(I572),
        .Q(Q[0]),
        .SR(SR),
        .act_wait_r_lcl_reg(row_cmd_wr),
        .app_rdy_r_reg(app_rdy_r_reg),
        .auto_pre_r_lcl_reg_0(auto_pre_r),
        .bm_end_r1_reg(p_91_out),
        .bm_end_r1_reg_0(ras_timer_zero_r_reg_0),
        .bm_end_r1_reg_1(bm_end_r1_reg),
        .bm_end_r1_reg_2(bm_end_r1_reg_0),
        .bm_end_r1_reg_3(bm_end_r1_reg_1),
        .clear_req_2(clear_req_2),
        .col_wait_r_reg(col_wait_r),
        .\compute_tail.tail_r_lcl_reg_0 (\compute_tail.tail_r_lcl_reg ),
        .\compute_tail.tail_r_lcl_reg_1 (\compute_tail.tail_r_lcl_reg_0 ),
        .demand_priority_r_reg(bank_queue0_n_24),
        .demand_priority_r_reg_0(demand_priority_r_reg),
        .\grant_r_reg[0] (\grant_r_reg[0] ),
        .\grant_r_reg[0]_0 (\grant_r_reg[0]_0 ),
        .\grant_r_reg[0]_1 (\grant_r_reg[0]_1 ),
        .\grant_r_reg[1] (\grant_r_reg[1] ),
        .\grant_r_reg[1]_0 (\grant_r_reg[1]_3 ),
        .\grant_r_reg[1]_1 (req_bank_rdy_r_reg),
        .\grant_r_reg[2] (\grant_r_reg[2]_1 ),
        .\grant_r_reg[3] (\grant_r_reg[3] ),
        .granted_col_r_reg(granted_col_r_reg_0),
        .granted_col_r_reg_0(granted_col_r_reg_1),
        .head_r_lcl_reg_0(head_r),
        .head_r_lcl_reg_1(head_r_lcl_reg_0),
        .idle_r(idle_r),
        .idle_r_lcl_reg_0(idle_r_lcl_reg),
        .idle_r_lcl_reg_1(idle_r_lcl_reg_0),
        .maint_rank_r(maint_rank_r),
        .maint_sre_r(maint_sre_r),
        .\maintenance_request.maint_req_r_lcl_reg (\maintenance_request.maint_req_r_lcl_reg ),
        .\maintenance_request.maint_sre_r_lcl_reg (\maintenance_request.maint_sre_r_lcl_reg ),
        .\maintenance_request.maint_sre_r_lcl_reg_0 (\maintenance_request.maint_sre_r_lcl_reg_0 ),
        .\order_q_r_reg[0]_0 (\order_q_r_reg[0] ),
        .\order_q_r_reg[0]_1 (\order_q_r_reg[0]_0 ),
        .ordered_r_lcl_reg_0(ordered_r_lcl_reg),
        .ordered_r_lcl_reg_1(bank_compare0_n_6),
        .p_130_out(p_130_out),
        .p_145_out(p_145_out),
        .p_28_out(p_28_out),
        .p_67_out(p_67_out),
        .pass_open_bank_ns(pass_open_bank_ns),
        .pass_open_bank_r(pass_open_bank_r),
        .periodic_rd_ack_r_lcl_reg(periodic_rd_ack_r_lcl_reg),
        .pre_bm_end_ns(pre_bm_end_ns),
        .pre_bm_end_r(pre_bm_end_r),
        .pre_bm_end_r_reg_0(pre_bm_end_r_reg),
        .pre_bm_end_r_reg_1(pre_bm_end_r_reg_0),
        .pre_bm_end_r_reg_2(pre_bm_end_r_reg_1),
        .pre_passing_open_bank_ns(pre_passing_open_bank_ns),
        .pre_passing_open_bank_r_reg_0(pre_passing_open_bank_r_reg),
        .pre_passing_open_bank_r_reg_1(pre_passing_open_bank_r_reg_0),
        .pre_passing_open_bank_r_reg_2(pre_passing_open_bank_r_reg_1),
        .q_entry_ns(q_entry_ns),
        .\q_entry_r_reg[0]_0 (\q_entry_r_reg[0] ),
        .\q_entry_r_reg[1]_0 (\q_entry_r_reg[1] ),
        .q_has_rd(q_has_rd),
        .\ras_timer_r_reg[1] (\ras_timer_r_reg[1] ),
        .\ras_timer_r_reg[1]_0 (\ras_timer_r_reg[1]_0 ),
        .\ras_timer_r_reg[1]_1 (ras_timer_zero_r_reg),
        .\ras_timer_r_reg[1]_2 (\ras_timer_r_reg[1]_1 ),
        .\ras_timer_r_reg[1]_3 (\ras_timer_r_reg[1]_2 ),
        .\ras_timer_r_reg[1]_4 (\ras_timer_r_reg[1]_3 ),
        .ras_timer_zero_r(ras_timer_zero_r),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_0 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[2] ),
        .rb_hit_busy_r_reg(bank_state0_n_15),
        .rb_hit_busy_r_reg_0(rb_hit_busy_r_reg),
        .rb_hit_busy_r_reg_1(rb_hit_busy_r_reg_0),
        .rb_hit_busy_r_reg_2(q_has_priority_r_reg),
        .rd_wr_r_lcl_reg(clear_req),
        .rd_wr_r_lcl_reg_0(rd_wr_r),
        .rd_wr_r_lcl_reg_1(rd_wr_r_lcl_reg),
        .rd_wr_r_lcl_reg_2(rd_wr_r_lcl_reg_0),
        .req_bank_rdy_ns(req_bank_rdy_ns),
        .req_bank_rdy_r_reg(order_q_r[1]),
        .req_bank_rdy_r_reg_0(order_q_r[0]),
        .\req_data_buf_addr_r_reg[0] (\req_data_buf_addr_r_reg[0] ),
        .req_priority_r(req_priority_r),
        .req_wr_r(req_wr_r),
        .\rnk_config_strobe_r_reg[0] (\rnk_config_strobe_r_reg[0] ),
        .row_hit_r(row_hit_r),
        .rtp_timer_r(rtp_timer_r),
        .\rtp_timer_r_reg[0] (bank_queue0_n_12),
        .\rtw_timer.rtw_cnt_r_reg[1] (\rtw_timer.rtw_cnt_r_reg[1] ),
        .set_order_q(set_order_q),
        .sys_rst(sys_rst),
        .tail_r(tail_r),
        .wait_for_maint_r(wait_for_maint_r),
        .was_priority(was_priority),
        .was_wr(was_wr),
        .\wtr_timer.wtr_cnt_r_reg[1] (\wtr_timer.wtr_cnt_r_reg[1] ));
  Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_bank_state__parameterized0 bank_state0
       (.D(ras_timer_passed_ns),
        .I572(I572),
        .Q(Q),
        .SR(SR),
        .act_this_rank_r(act_this_rank_r),
        .\act_this_rank_r_reg[0]_0 (row_cmd_wr),
        .auto_pre_r_lcl_reg(bank_state0_n_15),
        .auto_pre_r_lcl_reg_0(auto_pre_r),
        .auto_pre_r_lcl_reg_1(auto_pre_r_lcl_reg),
        .col_wait_r_reg_0(col_wait_r),
        .demand_act_priority_r(demand_act_priority_r),
        .demand_priority_r_0(demand_priority_r_0),
        .demanded_prior_r_1(demanded_prior_r_1),
        .demanded_prior_r_reg_0(demand_priority_r),
        .demanded_prior_r_reg_1(demanded_prior_r),
        .demanded_prior_r_reg_2(demanded_prior_r_reg),
        .demanded_prior_r_reg_3(demanded_prior_r_reg_0),
        .\grant_r_reg[1] (\grant_r_reg[1]_0 ),
        .\grant_r_reg[1]_0 (\grant_r_reg[1]_1 ),
        .\grant_r_reg[1]_1 (bank_queue0_n_12),
        .\grant_r_reg[1]_2 (\grant_r_reg[1]_2 ),
        .\grant_r_reg[1]_3 (\grant_r_reg[1]_4 [1]),
        .\grant_r_reg[1]_4 (\grant_r_reg[1]_5 ),
        .\grant_r_reg[2] (\grant_r_reg[2] ),
        .\grant_r_reg[2]_0 (\grant_r_reg[2]_0 ),
        .granted_col_r_reg(granted_col_r_reg),
        .granted_col_r_reg_0(granted_col_r_reg_2),
        .granted_pre_ns(granted_pre_ns),
        .head_r(head_r),
        .idle_r_lcl_reg(\rb_hit_busies.rb_hit_busies_r_lcl_reg[2] ),
        .idle_r_lcl_reg_0(\req_data_buf_addr_r_reg[0] ),
        .\last_master_r_reg[0] (\last_master_r_reg[0] ),
        .ofs_rdy_r(ofs_rdy_r),
        .ofs_rdy_r0(ofs_rdy_r0),
        .\order_q_r_reg[0] (bank_queue0_n_24),
        .override_demand_r(override_demand_r),
        .p_91_out(p_91_out),
        .pass_open_bank_ns(pass_open_bank_ns),
        .pass_open_bank_r(pass_open_bank_r),
        .periodic_rd_ack_r_lcl_reg(periodic_rd_ack_r_lcl_reg),
        .pre_bm_end_ns(pre_bm_end_ns),
        .pre_passing_open_bank_ns(pre_passing_open_bank_ns),
        .pre_wait_r(pre_wait_r),
        .\q_entry_r_reg[0] (\ras_timer_r_reg[1] ),
        .q_has_rd(q_has_rd),
        .ras_timer_zero_r(ras_timer_zero_r),
        .ras_timer_zero_r_reg_0(ras_timer_zero_r_reg),
        .ras_timer_zero_r_reg_1(ras_timer_zero_r_reg_0),
        .ras_timer_zero_r_reg_2(ras_timer_zero_r_reg_1),
        .rb_hit_busy_r_reg(q_has_priority_r_reg),
        .rd_this_rank_r(rd_this_rank_r),
        .rd_wr_r_lcl_reg(rd_wr_r),
        .req_bank_rdy_ns(req_bank_rdy_ns),
        .req_wr_r(req_wr_r),
        .rstdiv0_sync_r1_reg_rep__14(rstdiv0_sync_r1_reg_rep__14),
        .rtp_timer_r(rtp_timer_r),
        .start_wtp_timer0(start_wtp_timer0),
        .sys_rst(sys_rst),
        .tail_r(tail_r),
        .wait_for_maint_r(wait_for_maint_r),
        .wr_this_rank_r(wr_this_rank_r));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_0_bank_cntrl" *) 
module Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_bank_cntrl__parameterized1
   (idle_r,
    req_periodic_rd_r,
    rd_wr_r,
    q_has_priority_r_reg,
    row_cmd_wr,
    col_wait_r,
    demand_act_priority_r,
    act_this_rank_r,
    req_bank_rdy_ns,
    demand_priority_r,
    demanded_prior_r,
    override_demand_r,
    ofs_rdy_r,
    wr_this_rank_r,
    rd_this_rank_r,
    q_has_priority_r_reg_0,
    head_r,
    auto_pre_r,
    ordered_r_lcl_reg,
    order_q_r,
    head_r_lcl_reg,
    \ras_timer_r_reg[1] ,
    rnk_config_valid_r_lcl_reg,
    rnk_config_valid_r_lcl_reg_0,
    \rnk_config_strobe_r_reg[0] ,
    \grant_r_reg[2] ,
    granted_col_r_reg,
    ras_timer_zero_r_reg,
    ras_timer_zero_r_reg_0,
    ras_timer_zero_r_reg_1,
    granted_col_r_reg_0,
    \q_entry_r_reg[1] ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[5] ,
    rnk_config_strobe_ns,
    granted_col_r_reg_1,
    \grant_r_reg[2]_0 ,
    req_bank_rdy_r_reg,
    \rnk_config_strobe_r_reg[0]_0 ,
    \compute_tail.tail_r_lcl_reg ,
    \ras_timer_r_reg[1]_0 ,
    \grant_r_reg[3] ,
    \pre_4_1_1T_arb.granted_pre_r_reg ,
    \grant_r_reg[2]_1 ,
    \cmd_pipe_plus.mc_address_reg[38] ,
    \cmd_pipe_plus.mc_address_reg[36] ,
    ofs_rdy_r0,
    ofs_rdy_r0_0,
    ofs_rdy_r0_1,
    \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] ,
    \cmd_pipe_plus.mc_bank_reg[8] ,
    \cmd_pipe_plus.mc_address_reg[9] ,
    sys_rst,
    periodic_rd_insert,
    hi_priority,
    p_67_out,
    override_demand_ns,
    SR,
    phy_mc_cmd_full,
    rstdiv0_sync_r1_reg_rep,
    phy_mc_ctl_full,
    \maintenance_request.maint_req_r_lcl_reg ,
    \app_addr_r2_reg[22] ,
    \order_q_r_reg[0] ,
    \order_q_r_reg[0]_0 ,
    Q,
    I572,
    set_order_q,
    pre_bm_end_r_reg,
    rb_hit_busy_r_reg,
    rd_wr_r_lcl_reg,
    idle_r_lcl_reg,
    \maintenance_request.maint_sre_r_lcl_reg ,
    rstdiv0_sync_r1_reg_rep__14,
    \grant_r_reg[2]_2 ,
    rnk_config_valid_r,
    maint_rank_r,
    maint_sre_r,
    \maintenance_request.maint_sre_r_lcl_reg_0 ,
    was_wr,
    demanded_prior_r_reg,
    demand_priority_r_2,
    demanded_prior_r_3,
    \grant_r_reg[2]_3 ,
    \wtr_timer.wtr_cnt_r_reg[1] ,
    \rtw_timer.rtw_cnt_r_reg[1] ,
    rb_hit_busy_r_reg_0,
    rb_hit_busy_r_reg_1,
    idle_r_lcl_reg_0,
    periodic_rd_ack_r_lcl_reg,
    p_130_out,
    pre_bm_end_r_reg_0,
    p_91_out,
    p_106_out,
    pre_passing_open_bank_r_reg,
    pre_passing_open_bank_r_reg_0,
    pre_passing_open_bank_r_reg_1,
    demand_priority_r_reg,
    req_bank_rdy_ns_4,
    \rnk_config_strobe_r_reg[0]_1 ,
    demand_priority_r_reg_0,
    \grant_r_reg[0] ,
    \rnk_config_strobe_r_reg[0]_2 ,
    \grant_r_reg[1] ,
    \grant_r_reg[0]_0 ,
    \grant_r_reg[3]_0 ,
    req_bank_rdy_ns_5,
    req_bank_rdy_ns_6,
    demand_priority_r_reg_1,
    p_28_out,
    p_145_out,
    app_rdy_r_reg,
    \app_cmd_r2_reg[0] ,
    app_rdy,
    \app_cmd_r2_reg[1] ,
    \grant_r_reg[3]_1 ,
    was_priority,
    \maintenance_request.maint_rank_r_lcl_reg[0] ,
    maint_req_r,
    periodic_rd_cntr_r_reg,
    \maint_controller.maint_wip_r_lcl_reg ,
    bm_end_r1_reg,
    bm_end_r1_reg_0,
    bm_end_r1_reg_1,
    \ras_timer_r_reg[1]_1 ,
    \ras_timer_r_reg[1]_2 ,
    \ras_timer_r_reg[1]_3 ,
    auto_pre_r_lcl_reg,
    row,
    \req_row_r_lcl_reg[10] ,
    act_wait_r_lcl_reg,
    rd_wr_r_lcl_reg_0,
    phy_mc_data_full,
    granted_col_r_reg_2,
    \strict_mode.rd_data_buf_addr_r_lcl_reg[2] ,
    \app_addr_r1_reg[25] ,
    \app_addr_r1_reg[9] ,
    rd_wr_r_lcl_reg_1,
    clear_req,
    clear_req_7,
    idle_r_lcl_reg_1,
    \q_entry_r_reg[1]_0 ,
    idle_r_lcl_reg_2);
  output [0:0]idle_r;
  output [0:0]req_periodic_rd_r;
  output [0:0]rd_wr_r;
  output [0:0]q_has_priority_r_reg;
  output [0:0]row_cmd_wr;
  output col_wait_r;
  output demand_act_priority_r;
  output [0:0]act_this_rank_r;
  output req_bank_rdy_ns;
  output demand_priority_r;
  output demanded_prior_r;
  output override_demand_r;
  output ofs_rdy_r;
  output [0:0]wr_this_rank_r;
  output [0:0]rd_this_rank_r;
  output q_has_priority_r_reg_0;
  output [0:0]head_r;
  output auto_pre_r;
  output [0:0]ordered_r_lcl_reg;
  output [1:0]order_q_r;
  output head_r_lcl_reg;
  output \ras_timer_r_reg[1] ;
  output rnk_config_valid_r_lcl_reg;
  output rnk_config_valid_r_lcl_reg_0;
  output \rnk_config_strobe_r_reg[0] ;
  output \grant_r_reg[2] ;
  output granted_col_r_reg;
  output ras_timer_zero_r_reg;
  output ras_timer_zero_r_reg_0;
  output ras_timer_zero_r_reg_1;
  output granted_col_r_reg_0;
  output \q_entry_r_reg[1] ;
  output \rb_hit_busies.rb_hit_busies_r_lcl_reg[5] ;
  output rnk_config_strobe_ns;
  output granted_col_r_reg_1;
  output \grant_r_reg[2]_0 ;
  output req_bank_rdy_r_reg;
  output \rnk_config_strobe_r_reg[0]_0 ;
  output \compute_tail.tail_r_lcl_reg ;
  output \ras_timer_r_reg[1]_0 ;
  output \grant_r_reg[3] ;
  output \pre_4_1_1T_arb.granted_pre_r_reg ;
  output \grant_r_reg[2]_1 ;
  output [12:0]\cmd_pipe_plus.mc_address_reg[38] ;
  output [0:0]\cmd_pipe_plus.mc_address_reg[36] ;
  output ofs_rdy_r0;
  output ofs_rdy_r0_0;
  output ofs_rdy_r0_1;
  output [3:0]\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] ;
  output [2:0]\cmd_pipe_plus.mc_bank_reg[8] ;
  output [6:0]\cmd_pipe_plus.mc_address_reg[9] ;
  input sys_rst;
  input periodic_rd_insert;
  input hi_priority;
  input p_67_out;
  input override_demand_ns;
  input [0:0]SR;
  input phy_mc_cmd_full;
  input rstdiv0_sync_r1_reg_rep;
  input phy_mc_ctl_full;
  input \maintenance_request.maint_req_r_lcl_reg ;
  input [0:0]\app_addr_r2_reg[22] ;
  input \order_q_r_reg[0] ;
  input \order_q_r_reg[0]_0 ;
  input [1:0]Q;
  input I572;
  input set_order_q;
  input pre_bm_end_r_reg;
  input rb_hit_busy_r_reg;
  input rd_wr_r_lcl_reg;
  input idle_r_lcl_reg;
  input \maintenance_request.maint_sre_r_lcl_reg ;
  input rstdiv0_sync_r1_reg_rep__14;
  input [0:0]\grant_r_reg[2]_2 ;
  input rnk_config_valid_r;
  input maint_rank_r;
  input maint_sre_r;
  input \maintenance_request.maint_sre_r_lcl_reg_0 ;
  input was_wr;
  input demanded_prior_r_reg;
  input demand_priority_r_2;
  input demanded_prior_r_3;
  input \grant_r_reg[2]_3 ;
  input \wtr_timer.wtr_cnt_r_reg[1] ;
  input \rtw_timer.rtw_cnt_r_reg[1] ;
  input rb_hit_busy_r_reg_0;
  input rb_hit_busy_r_reg_1;
  input idle_r_lcl_reg_0;
  input periodic_rd_ack_r_lcl_reg;
  input p_130_out;
  input pre_bm_end_r_reg_0;
  input p_91_out;
  input p_106_out;
  input pre_passing_open_bank_r_reg;
  input pre_passing_open_bank_r_reg_0;
  input pre_passing_open_bank_r_reg_1;
  input demand_priority_r_reg;
  input req_bank_rdy_ns_4;
  input \rnk_config_strobe_r_reg[0]_1 ;
  input demand_priority_r_reg_0;
  input \grant_r_reg[0] ;
  input \rnk_config_strobe_r_reg[0]_2 ;
  input \grant_r_reg[1] ;
  input \grant_r_reg[0]_0 ;
  input \grant_r_reg[3]_0 ;
  input req_bank_rdy_ns_5;
  input req_bank_rdy_ns_6;
  input demand_priority_r_reg_1;
  input p_28_out;
  input p_145_out;
  input app_rdy_r_reg;
  input \app_cmd_r2_reg[0] ;
  input app_rdy;
  input [0:0]\app_cmd_r2_reg[1] ;
  input [1:0]\grant_r_reg[3]_1 ;
  input was_priority;
  input \maintenance_request.maint_rank_r_lcl_reg[0] ;
  input maint_req_r;
  input periodic_rd_cntr_r_reg;
  input \maint_controller.maint_wip_r_lcl_reg ;
  input bm_end_r1_reg;
  input bm_end_r1_reg_0;
  input bm_end_r1_reg_1;
  input \ras_timer_r_reg[1]_1 ;
  input \ras_timer_r_reg[1]_2 ;
  input \ras_timer_r_reg[1]_3 ;
  input auto_pre_r_lcl_reg;
  input [12:0]row;
  input \req_row_r_lcl_reg[10] ;
  input act_wait_r_lcl_reg;
  input [2:0]rd_wr_r_lcl_reg_0;
  input phy_mc_data_full;
  input granted_col_r_reg_2;
  input [3:0]\strict_mode.rd_data_buf_addr_r_lcl_reg[2] ;
  input [2:0]\app_addr_r1_reg[25] ;
  input [6:0]\app_addr_r1_reg[9] ;
  input rd_wr_r_lcl_reg_1;
  input clear_req;
  input clear_req_7;
  input idle_r_lcl_reg_1;
  input \q_entry_r_reg[1]_0 ;
  input idle_r_lcl_reg_2;

  wire I572;
  wire [1:0]Q;
  wire [0:0]SR;
  wire [0:0]act_this_rank_r;
  wire act_wait_r_lcl_reg;
  wire [2:0]\app_addr_r1_reg[25] ;
  wire [6:0]\app_addr_r1_reg[9] ;
  wire [0:0]\app_addr_r2_reg[22] ;
  wire \app_cmd_r2_reg[0] ;
  wire [0:0]\app_cmd_r2_reg[1] ;
  wire app_rdy;
  wire app_rdy_r_reg;
  wire auto_pre_r;
  wire auto_pre_r_lcl_reg;
  wire bank_compare0_n_6;
  wire bank_queue0_n_12;
  wire bank_queue0_n_22;
  wire bank_state0_n_24;
  wire bm_end_r1_reg;
  wire bm_end_r1_reg_0;
  wire bm_end_r1_reg_1;
  wire clear_req;
  wire clear_req_7;
  wire [0:0]\cmd_pipe_plus.mc_address_reg[36] ;
  wire [12:0]\cmd_pipe_plus.mc_address_reg[38] ;
  wire [6:0]\cmd_pipe_plus.mc_address_reg[9] ;
  wire [2:0]\cmd_pipe_plus.mc_bank_reg[8] ;
  wire col_wait_r;
  wire \compute_tail.tail_r_lcl_reg ;
  wire [3:0]\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] ;
  wire demand_act_priority_r;
  wire demand_priority_r;
  wire demand_priority_r_2;
  wire demand_priority_r_reg;
  wire demand_priority_r_reg_0;
  wire demand_priority_r_reg_1;
  wire demanded_prior_r;
  wire demanded_prior_r_3;
  wire demanded_prior_r_reg;
  wire \grant_r_reg[0] ;
  wire \grant_r_reg[0]_0 ;
  wire \grant_r_reg[1] ;
  wire \grant_r_reg[2] ;
  wire \grant_r_reg[2]_0 ;
  wire \grant_r_reg[2]_1 ;
  wire [0:0]\grant_r_reg[2]_2 ;
  wire \grant_r_reg[2]_3 ;
  wire \grant_r_reg[3] ;
  wire \grant_r_reg[3]_0 ;
  wire [1:0]\grant_r_reg[3]_1 ;
  wire granted_col_r_reg;
  wire granted_col_r_reg_0;
  wire granted_col_r_reg_1;
  wire granted_col_r_reg_2;
  wire [0:0]head_r;
  wire head_r_lcl_reg;
  wire hi_priority;
  wire [2:2]idle_ns;
  wire [0:0]idle_r;
  wire idle_r_lcl_reg;
  wire idle_r_lcl_reg_0;
  wire idle_r_lcl_reg_1;
  wire idle_r_lcl_reg_2;
  wire \maint_controller.maint_wip_r_lcl_reg ;
  wire maint_rank_r;
  wire maint_req_r;
  wire maint_sre_r;
  wire \maintenance_request.maint_rank_r_lcl_reg[0] ;
  wire \maintenance_request.maint_req_r_lcl_reg ;
  wire \maintenance_request.maint_sre_r_lcl_reg ;
  wire \maintenance_request.maint_sre_r_lcl_reg_0 ;
  wire ofs_rdy_r;
  wire ofs_rdy_r0;
  wire ofs_rdy_r0_0;
  wire ofs_rdy_r0_1;
  wire [1:0]order_q_r;
  wire \order_q_r_reg[0] ;
  wire \order_q_r_reg[0]_0 ;
  wire [0:0]ordered_r_lcl_reg;
  wire override_demand_ns;
  wire override_demand_r;
  wire p_106_out;
  wire p_130_out;
  wire p_145_out;
  wire p_28_out;
  wire p_52_out;
  wire p_67_out;
  wire p_91_out;
  wire pass_open_bank_ns;
  wire pass_open_bank_r;
  wire periodic_rd_ack_r_lcl_reg;
  wire periodic_rd_cntr_r_reg;
  wire periodic_rd_insert;
  wire phy_mc_cmd_full;
  wire phy_mc_ctl_full;
  wire phy_mc_data_full;
  wire \pre_4_1_1T_arb.granted_pre_r_reg ;
  wire pre_bm_end_ns;
  wire pre_bm_end_r;
  wire pre_bm_end_r_reg;
  wire pre_bm_end_r_reg_0;
  wire pre_passing_open_bank_ns;
  wire pre_passing_open_bank_r_reg;
  wire pre_passing_open_bank_r_reg_0;
  wire pre_passing_open_bank_r_reg_1;
  wire pre_wait_r;
  wire \q_entry_r_reg[1] ;
  wire \q_entry_r_reg[1]_0 ;
  wire [0:0]q_has_priority_r_reg;
  wire q_has_priority_r_reg_0;
  wire q_has_rd;
  wire [1:0]ras_timer_passed_ns;
  wire \ras_timer_r_reg[1] ;
  wire \ras_timer_r_reg[1]_0 ;
  wire \ras_timer_r_reg[1]_1 ;
  wire \ras_timer_r_reg[1]_2 ;
  wire \ras_timer_r_reg[1]_3 ;
  wire ras_timer_zero_r;
  wire ras_timer_zero_r_reg;
  wire ras_timer_zero_r_reg_0;
  wire ras_timer_zero_r_reg_1;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[5] ;
  wire rb_hit_busy_r_reg;
  wire rb_hit_busy_r_reg_0;
  wire rb_hit_busy_r_reg_1;
  wire [0:0]rd_this_rank_r;
  wire [0:0]rd_wr_r;
  wire rd_wr_r_lcl_reg;
  wire [2:0]rd_wr_r_lcl_reg_0;
  wire rd_wr_r_lcl_reg_1;
  wire req_bank_rdy_ns;
  wire req_bank_rdy_ns_4;
  wire req_bank_rdy_ns_5;
  wire req_bank_rdy_ns_6;
  wire req_bank_rdy_r_reg;
  wire [0:0]req_periodic_rd_r;
  wire req_priority_r;
  wire \req_row_r_lcl_reg[10] ;
  wire [2:2]req_wr_r;
  wire rnk_config_strobe_ns;
  wire \rnk_config_strobe_r_reg[0] ;
  wire \rnk_config_strobe_r_reg[0]_0 ;
  wire \rnk_config_strobe_r_reg[0]_1 ;
  wire \rnk_config_strobe_r_reg[0]_2 ;
  wire rnk_config_valid_r;
  wire rnk_config_valid_r_lcl_reg;
  wire rnk_config_valid_r_lcl_reg_0;
  wire [12:0]row;
  wire [0:0]row_cmd_wr;
  wire row_hit_r;
  wire rstdiv0_sync_r1_reg_rep;
  wire rstdiv0_sync_r1_reg_rep__14;
  wire rtp_timer_r;
  wire \rtw_timer.rtw_cnt_r_reg[1] ;
  wire set_order_q;
  wire start_wtp_timer0;
  wire [3:0]\strict_mode.rd_data_buf_addr_r_lcl_reg[2] ;
  wire sys_rst;
  wire tail_r;
  wire wait_for_maint_r;
  wire was_priority;
  wire was_wr;
  wire [0:0]wr_this_rank_r;
  wire \wtr_timer.wtr_cnt_r_reg[1] ;

  Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_bank_compare_0 bank_compare0
       (.E(idle_ns),
        .I572(I572),
        .Q(Q[1]),
        .act_wait_r_lcl_reg(act_wait_r_lcl_reg),
        .act_wait_r_lcl_reg_0(row_cmd_wr),
        .\app_addr_r1_reg[25] (\app_addr_r1_reg[25] ),
        .\app_addr_r1_reg[9] (\app_addr_r1_reg[9] ),
        .\app_addr_r2_reg[22] (\app_addr_r2_reg[22] ),
        .\app_cmd_r2_reg[0] (\app_cmd_r2_reg[0] ),
        .\app_cmd_r2_reg[1] (\app_cmd_r2_reg[1] ),
        .app_rdy(app_rdy),
        .app_rdy_r_reg(app_rdy_r_reg),
        .\cmd_pipe_plus.mc_address_reg[36] (\cmd_pipe_plus.mc_address_reg[36] ),
        .\cmd_pipe_plus.mc_address_reg[38] (\cmd_pipe_plus.mc_address_reg[38] ),
        .\cmd_pipe_plus.mc_address_reg[9] (\cmd_pipe_plus.mc_address_reg[9] ),
        .\cmd_pipe_plus.mc_bank_reg[8] (\cmd_pipe_plus.mc_bank_reg[8] ),
        .\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] (\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] ),
        .\grant_r_reg[3] (\grant_r_reg[3]_1 ),
        .hi_priority(hi_priority),
        .idle_r_lcl_reg(\rb_hit_busies.rb_hit_busies_r_lcl_reg[5] ),
        .idle_r_lcl_reg_0(idle_r),
        .\maint_controller.maint_wip_r_lcl_reg (\maint_controller.maint_wip_r_lcl_reg ),
        .maint_req_r(maint_req_r),
        .\maintenance_request.maint_rank_r_lcl_reg[0] (\maintenance_request.maint_rank_r_lcl_reg[0] ),
        .ordered_r_lcl_reg(bank_compare0_n_6),
        .ordered_r_lcl_reg_0(ordered_r_lcl_reg),
        .p_52_out(p_52_out),
        .p_67_out(p_67_out),
        .pass_open_bank_ns(pass_open_bank_ns),
        .pass_open_bank_r(pass_open_bank_r),
        .periodic_rd_cntr_r_reg(periodic_rd_cntr_r_reg),
        .periodic_rd_insert(periodic_rd_insert),
        .pre_bm_end_r(pre_bm_end_r),
        .pre_wait_r(pre_wait_r),
        .q_has_priority_r_reg(q_has_priority_r_reg),
        .q_has_priority_r_reg_0(q_has_priority_r_reg_0),
        .rb_hit_busy_r_reg_0(rb_hit_busy_r_reg),
        .\rd_this_rank_r_reg[0] (rd_wr_r),
        .req_bank_rdy_r_reg(req_bank_rdy_r_reg),
        .req_periodic_rd_r(req_periodic_rd_r),
        .req_priority_r(req_priority_r),
        .\req_row_r_lcl_reg[10]_0 (\req_row_r_lcl_reg[10] ),
        .req_wr_r(req_wr_r),
        .row(row),
        .row_hit_r(row_hit_r),
        .rstdiv0_sync_r1_reg_rep__14(rstdiv0_sync_r1_reg_rep__14),
        .set_order_q(set_order_q),
        .start_wtp_timer0(start_wtp_timer0),
        .\strict_mode.rd_data_buf_addr_r_lcl_reg[2] (\strict_mode.rd_data_buf_addr_r_lcl_reg[2] ),
        .sys_rst(sys_rst),
        .tail_r(tail_r),
        .wait_for_maint_r(wait_for_maint_r));
  Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_bank_queue__parameterized1 bank_queue0
       (.D(ras_timer_passed_ns),
        .E(idle_ns),
        .I572(I572),
        .Q(Q[1]),
        .SR(SR),
        .act_wait_r_lcl_reg(row_cmd_wr),
        .auto_pre_r_lcl_reg_0(auto_pre_r),
        .bm_end_r1_reg(ras_timer_zero_r_reg_0),
        .bm_end_r1_reg_0(bm_end_r1_reg),
        .bm_end_r1_reg_1(bm_end_r1_reg_0),
        .bm_end_r1_reg_2(bm_end_r1_reg_1),
        .clear_req(clear_req),
        .clear_req_7(clear_req_7),
        .col_wait_r_reg(col_wait_r),
        .\compute_tail.tail_r_lcl_reg_0 (\compute_tail.tail_r_lcl_reg ),
        .demand_priority_r_reg(bank_queue0_n_22),
        .demand_priority_r_reg_0(\rnk_config_strobe_r_reg[0] ),
        .demand_priority_r_reg_1(demand_priority_r_reg),
        .demand_priority_r_reg_2(demand_priority_r_reg_0),
        .\grant_r_reg[0] (\grant_r_reg[0] ),
        .\grant_r_reg[0]_0 (\grant_r_reg[0]_0 ),
        .\grant_r_reg[1] (\grant_r_reg[1] ),
        .\grant_r_reg[2] (\grant_r_reg[2]_0 ),
        .\grant_r_reg[2]_0 (req_bank_rdy_r_reg),
        .\grant_r_reg[3] (\grant_r_reg[3] ),
        .\grant_r_reg[3]_0 (\grant_r_reg[3]_0 ),
        .granted_col_r_reg(granted_col_r_reg_1),
        .head_r_lcl_reg_0(head_r),
        .head_r_lcl_reg_1(head_r_lcl_reg),
        .idle_r_lcl_reg_0(idle_r_lcl_reg),
        .idle_r_lcl_reg_1(idle_r_lcl_reg_0),
        .idle_r_lcl_reg_2(idle_r_lcl_reg_1),
        .idle_r_lcl_reg_3(idle_r_lcl_reg_2),
        .maint_rank_r(maint_rank_r),
        .maint_sre_r(maint_sre_r),
        .\maintenance_request.maint_req_r_lcl_reg (\maintenance_request.maint_req_r_lcl_reg ),
        .\maintenance_request.maint_sre_r_lcl_reg (\maintenance_request.maint_sre_r_lcl_reg ),
        .\maintenance_request.maint_sre_r_lcl_reg_0 (\maintenance_request.maint_sre_r_lcl_reg_0 ),
        .\order_q_r_reg[0]_0 (\order_q_r_reg[0] ),
        .\order_q_r_reg[0]_1 (\order_q_r_reg[0]_0 ),
        .ordered_r_lcl_reg_0(ordered_r_lcl_reg),
        .ordered_r_lcl_reg_1(bank_compare0_n_6),
        .p_106_out(p_106_out),
        .p_130_out(p_130_out),
        .p_145_out(p_145_out),
        .p_28_out(p_28_out),
        .p_91_out(p_91_out),
        .pass_open_bank_ns(pass_open_bank_ns),
        .pass_open_bank_r(pass_open_bank_r),
        .periodic_rd_ack_r_lcl_reg(periodic_rd_ack_r_lcl_reg),
        .pre_bm_end_ns(pre_bm_end_ns),
        .pre_bm_end_r(pre_bm_end_r),
        .pre_bm_end_r_reg_0(pre_bm_end_r_reg),
        .pre_bm_end_r_reg_1(pre_bm_end_r_reg_0),
        .pre_passing_open_bank_ns(pre_passing_open_bank_ns),
        .pre_passing_open_bank_r_reg_0(pre_passing_open_bank_r_reg),
        .pre_passing_open_bank_r_reg_1(pre_passing_open_bank_r_reg_0),
        .pre_passing_open_bank_r_reg_2(pre_passing_open_bank_r_reg_1),
        .\q_entry_r_reg[1]_0 (\q_entry_r_reg[1] ),
        .\q_entry_r_reg[1]_1 (\q_entry_r_reg[1]_0 ),
        .q_has_rd(q_has_rd),
        .\ras_timer_r_reg[1] (\ras_timer_r_reg[1] ),
        .\ras_timer_r_reg[1]_0 (\ras_timer_r_reg[1]_0 ),
        .\ras_timer_r_reg[1]_1 (ras_timer_zero_r_reg),
        .\ras_timer_r_reg[1]_2 (\ras_timer_r_reg[1]_1 ),
        .\ras_timer_r_reg[1]_3 (\ras_timer_r_reg[1]_2 ),
        .\ras_timer_r_reg[1]_4 (\ras_timer_r_reg[1]_3 ),
        .ras_timer_zero_r(ras_timer_zero_r),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[5] ),
        .rb_hit_busy_r_reg(rb_hit_busy_r_reg),
        .rb_hit_busy_r_reg_0(bank_state0_n_24),
        .rb_hit_busy_r_reg_1(rb_hit_busy_r_reg_0),
        .rb_hit_busy_r_reg_2(rb_hit_busy_r_reg_1),
        .rb_hit_busy_r_reg_3(q_has_priority_r_reg),
        .rd_wr_r_lcl_reg(q_has_priority_r_reg_0),
        .rd_wr_r_lcl_reg_0(rd_wr_r_lcl_reg),
        .rd_wr_r_lcl_reg_1(rd_wr_r),
        .rd_wr_r_lcl_reg_2(rd_wr_r_lcl_reg_1),
        .req_bank_rdy_ns(req_bank_rdy_ns),
        .req_bank_rdy_ns_4(req_bank_rdy_ns_4),
        .req_bank_rdy_r_reg(order_q_r[1]),
        .req_bank_rdy_r_reg_0(order_q_r[0]),
        .\req_data_buf_addr_r_reg[0] (idle_r),
        .req_priority_r(req_priority_r),
        .req_wr_r(req_wr_r),
        .\rnk_config_strobe_r_reg[0] (\rnk_config_strobe_r_reg[0]_1 ),
        .rnk_config_valid_r(rnk_config_valid_r),
        .rnk_config_valid_r_lcl_reg(rnk_config_valid_r_lcl_reg),
        .rnk_config_valid_r_lcl_reg_0(rnk_config_valid_r_lcl_reg_0),
        .row_hit_r(row_hit_r),
        .rstdiv0_sync_r1_reg_rep__14(rstdiv0_sync_r1_reg_rep__14),
        .rtp_timer_r(rtp_timer_r),
        .\rtp_timer_r_reg[0] (bank_queue0_n_12),
        .set_order_q(set_order_q),
        .sys_rst(sys_rst),
        .tail_r(tail_r),
        .wait_for_maint_r(wait_for_maint_r),
        .was_priority(was_priority),
        .was_wr(was_wr));
  Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_bank_state__parameterized1 bank_state0
       (.D(ras_timer_passed_ns),
        .I572(I572),
        .Q(Q),
        .SR(SR),
        .act_this_rank_r(act_this_rank_r),
        .\act_this_rank_r_reg[0]_0 (row_cmd_wr),
        .auto_pre_r_lcl_reg(bank_state0_n_24),
        .auto_pre_r_lcl_reg_0(auto_pre_r),
        .auto_pre_r_lcl_reg_1(auto_pre_r_lcl_reg),
        .col_wait_r_reg_0(col_wait_r),
        .col_wait_r_reg_1(rnk_config_valid_r_lcl_reg_0),
        .demand_act_priority_r(demand_act_priority_r),
        .demand_priority_r_2(demand_priority_r_2),
        .demand_priority_r_reg_0(demand_priority_r_reg_1),
        .demanded_prior_r_3(demanded_prior_r_3),
        .demanded_prior_r_reg_0(demand_priority_r),
        .demanded_prior_r_reg_1(demanded_prior_r),
        .demanded_prior_r_reg_2(demanded_prior_r_reg),
        .\grant_r_reg[2] (\grant_r_reg[2] ),
        .\grant_r_reg[2]_0 (\grant_r_reg[2]_1 ),
        .\grant_r_reg[2]_1 (bank_queue0_n_12),
        .\grant_r_reg[2]_2 (\grant_r_reg[2]_2 ),
        .\grant_r_reg[2]_3 (\grant_r_reg[2]_3 ),
        .\grant_r_reg[2]_4 (\grant_r_reg[3]_1 [0]),
        .granted_col_r_reg(granted_col_r_reg),
        .granted_col_r_reg_0(granted_col_r_reg_0),
        .granted_col_r_reg_1(granted_col_r_reg_2),
        .head_r(head_r),
        .idle_r(idle_r),
        .idle_r_lcl_reg(\rb_hit_busies.rb_hit_busies_r_lcl_reg[5] ),
        .ofs_rdy_r(ofs_rdy_r),
        .ofs_rdy_r0(ofs_rdy_r0),
        .ofs_rdy_r0_0(ofs_rdy_r0_0),
        .ofs_rdy_r0_1(ofs_rdy_r0_1),
        .\order_q_r_reg[0] (bank_queue0_n_22),
        .\order_q_r_reg[1] (granted_col_r_reg_1),
        .override_demand_ns(override_demand_ns),
        .override_demand_r(override_demand_r),
        .p_52_out(p_52_out),
        .pass_open_bank_ns(pass_open_bank_ns),
        .pass_open_bank_r(pass_open_bank_r),
        .periodic_rd_ack_r_lcl_reg(periodic_rd_ack_r_lcl_reg),
        .phy_mc_cmd_full(phy_mc_cmd_full),
        .phy_mc_ctl_full(phy_mc_ctl_full),
        .phy_mc_data_full(phy_mc_data_full),
        .\pre_4_1_1T_arb.granted_pre_r_reg (\pre_4_1_1T_arb.granted_pre_r_reg ),
        .pre_bm_end_ns(pre_bm_end_ns),
        .pre_bm_end_r_reg(head_r_lcl_reg),
        .pre_passing_open_bank_ns(pre_passing_open_bank_ns),
        .pre_wait_r(pre_wait_r),
        .\q_entry_r_reg[0] (\ras_timer_r_reg[1] ),
        .q_has_rd(q_has_rd),
        .ras_timer_zero_r(ras_timer_zero_r),
        .ras_timer_zero_r_reg_0(ras_timer_zero_r_reg),
        .ras_timer_zero_r_reg_1(ras_timer_zero_r_reg_0),
        .ras_timer_zero_r_reg_2(ras_timer_zero_r_reg_1),
        .rb_hit_busy_r_reg(q_has_priority_r_reg),
        .rd_this_rank_r(rd_this_rank_r),
        .rd_wr_r_lcl_reg(rd_wr_r),
        .rd_wr_r_lcl_reg_0(rd_wr_r_lcl_reg_0),
        .req_bank_rdy_ns(req_bank_rdy_ns),
        .req_bank_rdy_ns_5(req_bank_rdy_ns_5),
        .req_bank_rdy_ns_6(req_bank_rdy_ns_6),
        .req_wr_r(req_wr_r),
        .rnk_config_strobe_ns(rnk_config_strobe_ns),
        .\rnk_config_strobe_r_reg[0] (\rnk_config_strobe_r_reg[0] ),
        .\rnk_config_strobe_r_reg[0]_0 (\rnk_config_strobe_r_reg[0]_0 ),
        .\rnk_config_strobe_r_reg[0]_1 (\rnk_config_strobe_r_reg[0]_2 ),
        .\rnk_config_strobe_r_reg[0]_2 (\rnk_config_strobe_r_reg[0]_1 ),
        .rstdiv0_sync_r1_reg_rep(rstdiv0_sync_r1_reg_rep),
        .rstdiv0_sync_r1_reg_rep__14(rstdiv0_sync_r1_reg_rep__14),
        .rtp_timer_r(rtp_timer_r),
        .\rtw_timer.rtw_cnt_r_reg[1] (\rtw_timer.rtw_cnt_r_reg[1] ),
        .start_wtp_timer0(start_wtp_timer0),
        .sys_rst(sys_rst),
        .tail_r(tail_r),
        .wait_for_maint_r(wait_for_maint_r),
        .wr_this_rank_r(wr_this_rank_r),
        .\wtr_timer.wtr_cnt_r_reg[1] (\wtr_timer.wtr_cnt_r_reg[1] ));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_0_bank_cntrl" *) 
module Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_bank_cntrl__parameterized2
   (idle_r,
    req_periodic_rd_r,
    \rd_this_rank_r_reg[0] ,
    q_has_priority_r_reg,
    row_cmd_wr,
    col_wait_r,
    demand_act_priority_r,
    act_this_rank_r,
    req_bank_rdy_ns,
    demand_priority_r,
    demanded_prior_r,
    ofs_rdy_r,
    wr_this_rank_r,
    rd_this_rank_r,
    q_has_priority_r_reg_0,
    head_r,
    auto_pre_r,
    ordered_r_lcl_reg,
    order_q_r,
    head_r_lcl_reg,
    \ras_timer_r_reg[1] ,
    granted_col_r_reg,
    \cmd_pipe_plus.mc_address_reg[36] ,
    \cmd_pipe_plus.mc_address_reg[38] ,
    ras_timer_zero_r_reg,
    ras_timer_zero_r_reg_0,
    granted_col_r_reg_0,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[5] ,
    \grant_r_reg[1] ,
    granted_col_r_reg_1,
    req_bank_rdy_r_reg,
    \ras_timer_r_reg[1]_0 ,
    \cmd_pipe_plus.mc_address_reg[23] ,
    \grant_r_reg[3] ,
    \grant_r_reg[0] ,
    \grant_r_reg[2] ,
    \rnk_config_strobe_r_reg[0] ,
    \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] ,
    \cmd_pipe_plus.mc_bank_reg[8] ,
    \cmd_pipe_plus.mc_address_reg[9] ,
    sys_rst,
    periodic_rd_insert,
    hi_priority,
    p_28_out,
    SR,
    ofs_rdy_r0,
    \maintenance_request.maint_req_r_lcl_reg ,
    \app_addr_r2_reg[22] ,
    \order_q_r_reg[0] ,
    \order_q_r_reg[0]_0 ,
    Q,
    I572,
    set_order_q,
    pre_bm_end_r_reg,
    rb_hit_busy_r_reg,
    idle_r_lcl_reg,
    \maintenance_request.maint_sre_r_lcl_reg ,
    rstdiv0_sync_r1_reg_rep__14,
    \grant_r_reg[3]_0 ,
    maint_rank_r,
    maint_sre_r,
    \maintenance_request.maint_sre_r_lcl_reg_0 ,
    was_wr,
    override_demand_r,
    demanded_prior_r_reg,
    demand_priority_r_0,
    \grant_r_reg[3]_1 ,
    \req_row_r_lcl_reg[10] ,
    cs_en2,
    \ras_timer_r_reg[1]_1 ,
    \ras_timer_r_reg[1]_2 ,
    \ras_timer_r_reg[1]_3 ,
    bm_end_r1_reg,
    bm_end_r1_reg_0,
    bm_end_r1_reg_1,
    \wtr_timer.wtr_cnt_r_reg[1] ,
    \grant_r_reg[3]_2 ,
    \rtw_timer.rtw_cnt_r_reg[1] ,
    idle_r_lcl_reg_0,
    rb_hit_busy_r,
    rb_hit_busy_r_reg_0,
    rb_hit_busy_r_reg_1,
    periodic_rd_ack_r_lcl_reg,
    p_130_out,
    pre_bm_end_r_reg_0,
    p_91_out,
    p_106_out,
    pre_passing_open_bank_r_reg,
    pre_passing_open_bank_r_reg_0,
    pre_passing_open_bank_r_reg_1,
    \grant_r_reg[0]_0 ,
    demand_priority_r_reg,
    \rnk_config_strobe_r_reg[0]_0 ,
    \grant_r_reg[1]_0 ,
    \grant_r_reg[0]_1 ,
    \grant_r_reg[2]_0 ,
    p_67_out,
    p_145_out,
    app_rdy_r_reg,
    \app_cmd_r2_reg[0] ,
    app_rdy,
    \app_cmd_r2_reg[1] ,
    was_priority,
    \maintenance_request.maint_rank_r_lcl_reg[0] ,
    maint_req_r,
    periodic_rd_cntr_r_reg,
    \maint_controller.maint_wip_r_lcl_reg ,
    act_wait_r_lcl_reg,
    \last_master_r_reg[2] ,
    row,
    \grant_r_reg[3]_3 ,
    demanded_prior_r_1,
    granted_col_r_reg_2,
    \strict_mode.rd_data_buf_addr_r_lcl_reg[2] ,
    \app_addr_r1_reg[25] ,
    \app_addr_r1_reg[9] ,
    rd_wr_r_lcl_reg,
    clear_req,
    clear_req_2,
    idle_r_lcl_reg_1,
    pre_bm_end_r_reg_1);
  output [0:0]idle_r;
  output [0:0]req_periodic_rd_r;
  output [0:0]\rd_this_rank_r_reg[0] ;
  output [0:0]q_has_priority_r_reg;
  output [0:0]row_cmd_wr;
  output col_wait_r;
  output demand_act_priority_r;
  output [0:0]act_this_rank_r;
  output req_bank_rdy_ns;
  output demand_priority_r;
  output demanded_prior_r;
  output ofs_rdy_r;
  output [0:0]wr_this_rank_r;
  output [0:0]rd_this_rank_r;
  output q_has_priority_r_reg_0;
  output [0:0]head_r;
  output auto_pre_r;
  output [0:0]ordered_r_lcl_reg;
  output [1:0]order_q_r;
  output head_r_lcl_reg;
  output \ras_timer_r_reg[1] ;
  output granted_col_r_reg;
  output \cmd_pipe_plus.mc_address_reg[36] ;
  output [11:0]\cmd_pipe_plus.mc_address_reg[38] ;
  output ras_timer_zero_r_reg;
  output ras_timer_zero_r_reg_0;
  output granted_col_r_reg_0;
  output \rb_hit_busies.rb_hit_busies_r_lcl_reg[5] ;
  output \grant_r_reg[1] ;
  output granted_col_r_reg_1;
  output req_bank_rdy_r_reg;
  output \ras_timer_r_reg[1]_0 ;
  output \cmd_pipe_plus.mc_address_reg[23] ;
  output \grant_r_reg[3] ;
  output \grant_r_reg[0] ;
  output \grant_r_reg[2] ;
  output \rnk_config_strobe_r_reg[0] ;
  output [3:0]\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] ;
  output [2:0]\cmd_pipe_plus.mc_bank_reg[8] ;
  output [6:0]\cmd_pipe_plus.mc_address_reg[9] ;
  input sys_rst;
  input periodic_rd_insert;
  input hi_priority;
  input p_28_out;
  input [0:0]SR;
  input ofs_rdy_r0;
  input \maintenance_request.maint_req_r_lcl_reg ;
  input [0:0]\app_addr_r2_reg[22] ;
  input \order_q_r_reg[0] ;
  input \order_q_r_reg[0]_0 ;
  input [1:0]Q;
  input I572;
  input set_order_q;
  input pre_bm_end_r_reg;
  input rb_hit_busy_r_reg;
  input idle_r_lcl_reg;
  input \maintenance_request.maint_sre_r_lcl_reg ;
  input rstdiv0_sync_r1_reg_rep__14;
  input [1:0]\grant_r_reg[3]_0 ;
  input maint_rank_r;
  input maint_sre_r;
  input \maintenance_request.maint_sre_r_lcl_reg_0 ;
  input was_wr;
  input override_demand_r;
  input demanded_prior_r_reg;
  input demand_priority_r_0;
  input [0:0]\grant_r_reg[3]_1 ;
  input [0:0]\req_row_r_lcl_reg[10] ;
  input cs_en2;
  input \ras_timer_r_reg[1]_1 ;
  input \ras_timer_r_reg[1]_2 ;
  input \ras_timer_r_reg[1]_3 ;
  input bm_end_r1_reg;
  input bm_end_r1_reg_0;
  input bm_end_r1_reg_1;
  input \wtr_timer.wtr_cnt_r_reg[1] ;
  input \grant_r_reg[3]_2 ;
  input \rtw_timer.rtw_cnt_r_reg[1] ;
  input idle_r_lcl_reg_0;
  input [2:0]rb_hit_busy_r;
  input rb_hit_busy_r_reg_0;
  input rb_hit_busy_r_reg_1;
  input periodic_rd_ack_r_lcl_reg;
  input p_130_out;
  input pre_bm_end_r_reg_0;
  input p_91_out;
  input p_106_out;
  input pre_passing_open_bank_r_reg;
  input pre_passing_open_bank_r_reg_0;
  input pre_passing_open_bank_r_reg_1;
  input \grant_r_reg[0]_0 ;
  input demand_priority_r_reg;
  input \rnk_config_strobe_r_reg[0]_0 ;
  input \grant_r_reg[1]_0 ;
  input \grant_r_reg[0]_1 ;
  input \grant_r_reg[2]_0 ;
  input p_67_out;
  input p_145_out;
  input app_rdy_r_reg;
  input \app_cmd_r2_reg[0] ;
  input app_rdy;
  input [0:0]\app_cmd_r2_reg[1] ;
  input was_priority;
  input \maintenance_request.maint_rank_r_lcl_reg[0] ;
  input maint_req_r;
  input periodic_rd_cntr_r_reg;
  input \maint_controller.maint_wip_r_lcl_reg ;
  input [0:0]act_wait_r_lcl_reg;
  input \last_master_r_reg[2] ;
  input [12:0]row;
  input \grant_r_reg[3]_3 ;
  input demanded_prior_r_1;
  input granted_col_r_reg_2;
  input [3:0]\strict_mode.rd_data_buf_addr_r_lcl_reg[2] ;
  input [2:0]\app_addr_r1_reg[25] ;
  input [6:0]\app_addr_r1_reg[9] ;
  input rd_wr_r_lcl_reg;
  input clear_req;
  input clear_req_2;
  input idle_r_lcl_reg_1;
  input pre_bm_end_r_reg_1;

  wire I572;
  wire [1:0]Q;
  wire [0:0]SR;
  wire [0:0]act_this_rank_r;
  wire [0:0]act_wait_r_lcl_reg;
  wire [2:0]\app_addr_r1_reg[25] ;
  wire [6:0]\app_addr_r1_reg[9] ;
  wire [0:0]\app_addr_r2_reg[22] ;
  wire \app_cmd_r2_reg[0] ;
  wire [0:0]\app_cmd_r2_reg[1] ;
  wire app_rdy;
  wire app_rdy_r_reg;
  wire auto_pre_r;
  wire bank_compare0_n_6;
  wire bank_queue0_n_12;
  wire bank_queue0_n_19;
  wire bank_state0_n_16;
  wire bm_end_r1_reg;
  wire bm_end_r1_reg_0;
  wire bm_end_r1_reg_1;
  wire clear_req;
  wire clear_req_2;
  wire \cmd_pipe_plus.mc_address_reg[23] ;
  wire \cmd_pipe_plus.mc_address_reg[36] ;
  wire [11:0]\cmd_pipe_plus.mc_address_reg[38] ;
  wire [6:0]\cmd_pipe_plus.mc_address_reg[9] ;
  wire [2:0]\cmd_pipe_plus.mc_bank_reg[8] ;
  wire col_wait_r;
  wire cs_en2;
  wire [3:0]\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] ;
  wire demand_act_priority_r;
  wire demand_priority_r;
  wire demand_priority_r_0;
  wire demand_priority_r_reg;
  wire demanded_prior_r;
  wire demanded_prior_r_1;
  wire demanded_prior_r_reg;
  wire \grant_r_reg[0] ;
  wire \grant_r_reg[0]_0 ;
  wire \grant_r_reg[0]_1 ;
  wire \grant_r_reg[1] ;
  wire \grant_r_reg[1]_0 ;
  wire \grant_r_reg[2] ;
  wire \grant_r_reg[2]_0 ;
  wire \grant_r_reg[3] ;
  wire [1:0]\grant_r_reg[3]_0 ;
  wire [0:0]\grant_r_reg[3]_1 ;
  wire \grant_r_reg[3]_2 ;
  wire \grant_r_reg[3]_3 ;
  wire granted_col_r_reg;
  wire granted_col_r_reg_0;
  wire granted_col_r_reg_1;
  wire granted_col_r_reg_2;
  wire [0:0]head_r;
  wire head_r_lcl_reg;
  wire hi_priority;
  wire [3:3]idle_ns;
  wire [0:0]idle_r;
  wire idle_r_lcl_reg;
  wire idle_r_lcl_reg_0;
  wire idle_r_lcl_reg_1;
  wire \last_master_r_reg[2] ;
  wire \maint_controller.maint_wip_r_lcl_reg ;
  wire maint_rank_r;
  wire maint_req_r;
  wire maint_sre_r;
  wire \maintenance_request.maint_rank_r_lcl_reg[0] ;
  wire \maintenance_request.maint_req_r_lcl_reg ;
  wire \maintenance_request.maint_sre_r_lcl_reg ;
  wire \maintenance_request.maint_sre_r_lcl_reg_0 ;
  wire ofs_rdy_r;
  wire ofs_rdy_r0;
  wire [1:0]order_q_r;
  wire \order_q_r_reg[0] ;
  wire \order_q_r_reg[0]_0 ;
  wire [0:0]ordered_r_lcl_reg;
  wire override_demand_r;
  wire p_106_out;
  wire p_130_out;
  wire p_13_out;
  wire p_145_out;
  wire p_28_out;
  wire p_67_out;
  wire p_91_out;
  wire pass_open_bank_ns;
  wire pass_open_bank_r;
  wire periodic_rd_ack_r_lcl_reg;
  wire periodic_rd_cntr_r_reg;
  wire periodic_rd_insert;
  wire pre_bm_end_ns;
  wire pre_bm_end_r;
  wire pre_bm_end_r_reg;
  wire pre_bm_end_r_reg_0;
  wire pre_bm_end_r_reg_1;
  wire pre_passing_open_bank_ns;
  wire pre_passing_open_bank_r_reg;
  wire pre_passing_open_bank_r_reg_0;
  wire pre_passing_open_bank_r_reg_1;
  wire pre_wait_r;
  wire [0:0]q_has_priority_r_reg;
  wire q_has_priority_r_reg_0;
  wire q_has_rd;
  wire [1:0]ras_timer_passed_ns;
  wire \ras_timer_r_reg[1] ;
  wire \ras_timer_r_reg[1]_0 ;
  wire \ras_timer_r_reg[1]_1 ;
  wire \ras_timer_r_reg[1]_2 ;
  wire \ras_timer_r_reg[1]_3 ;
  wire ras_timer_zero_r;
  wire ras_timer_zero_r_reg;
  wire ras_timer_zero_r_reg_0;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[5] ;
  wire [2:0]rb_hit_busy_r;
  wire rb_hit_busy_r_reg;
  wire rb_hit_busy_r_reg_0;
  wire rb_hit_busy_r_reg_1;
  wire [0:0]rd_this_rank_r;
  wire [0:0]\rd_this_rank_r_reg[0] ;
  wire rd_wr_r_lcl_reg;
  wire req_bank_rdy_ns;
  wire req_bank_rdy_r_reg;
  wire [0:0]req_periodic_rd_r;
  wire req_priority_r;
  wire [49:49]req_row_r;
  wire [0:0]\req_row_r_lcl_reg[10] ;
  wire [3:3]req_wr_r;
  wire \rnk_config_strobe_r_reg[0] ;
  wire \rnk_config_strobe_r_reg[0]_0 ;
  wire [12:0]row;
  wire [0:0]row_cmd_wr;
  wire row_hit_r;
  wire rstdiv0_sync_r1_reg_rep__14;
  wire rtp_timer_r;
  wire \rtw_timer.rtw_cnt_r_reg[1] ;
  wire set_order_q;
  wire start_wtp_timer0;
  wire [3:0]\strict_mode.rd_data_buf_addr_r_lcl_reg[2] ;
  wire sys_rst;
  wire tail_r;
  wire wait_for_maint_r;
  wire was_priority;
  wire was_wr;
  wire [0:0]wr_this_rank_r;
  wire \wtr_timer.wtr_cnt_r_reg[1] ;

  Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_bank_compare bank_compare0
       (.E(idle_ns),
        .I572(I572),
        .Q(Q[1]),
        .\app_addr_r1_reg[25] (\app_addr_r1_reg[25] ),
        .\app_addr_r1_reg[9] (\app_addr_r1_reg[9] ),
        .\app_addr_r2_reg[22] (\app_addr_r2_reg[22] ),
        .\app_cmd_r2_reg[0] (\app_cmd_r2_reg[0] ),
        .\app_cmd_r2_reg[1] (\app_cmd_r2_reg[1] ),
        .app_rdy(app_rdy),
        .app_rdy_r_reg(app_rdy_r_reg),
        .\cmd_pipe_plus.mc_address_reg[38] ({\cmd_pipe_plus.mc_address_reg[38] [11:10],req_row_r,\cmd_pipe_plus.mc_address_reg[38] [9:0]}),
        .\cmd_pipe_plus.mc_address_reg[9] (\cmd_pipe_plus.mc_address_reg[9] ),
        .\cmd_pipe_plus.mc_bank_reg[8] (\cmd_pipe_plus.mc_bank_reg[8] ),
        .\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] (\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] ),
        .hi_priority(hi_priority),
        .idle_r_lcl_reg(\rb_hit_busies.rb_hit_busies_r_lcl_reg[5] ),
        .idle_r_lcl_reg_0(idle_r),
        .\maint_controller.maint_wip_r_lcl_reg (\maint_controller.maint_wip_r_lcl_reg ),
        .maint_req_r(maint_req_r),
        .\maintenance_request.maint_rank_r_lcl_reg[0] (\maintenance_request.maint_rank_r_lcl_reg[0] ),
        .ordered_r_lcl_reg(bank_compare0_n_6),
        .ordered_r_lcl_reg_0(ordered_r_lcl_reg),
        .p_13_out(p_13_out),
        .p_28_out(p_28_out),
        .pass_open_bank_ns(pass_open_bank_ns),
        .pass_open_bank_r(pass_open_bank_r),
        .periodic_rd_cntr_r_reg(periodic_rd_cntr_r_reg),
        .periodic_rd_insert(periodic_rd_insert),
        .pre_bm_end_r(pre_bm_end_r),
        .pre_wait_r(pre_wait_r),
        .q_has_priority_r_reg(q_has_priority_r_reg),
        .q_has_priority_r_reg_0(q_has_priority_r_reg_0),
        .rb_hit_busy_r_reg_0(rb_hit_busy_r_reg),
        .\rd_this_rank_r_reg[0] (\rd_this_rank_r_reg[0] ),
        .req_bank_rdy_r_reg(req_bank_rdy_r_reg),
        .req_periodic_rd_r(req_periodic_rd_r),
        .req_priority_r(req_priority_r),
        .req_wr_r(req_wr_r),
        .row(row),
        .row_hit_r(row_hit_r),
        .rstdiv0_sync_r1_reg_rep__14(rstdiv0_sync_r1_reg_rep__14),
        .set_order_q(set_order_q),
        .start_wtp_timer0(start_wtp_timer0),
        .\strict_mode.rd_data_buf_addr_r_lcl_reg[2] (\strict_mode.rd_data_buf_addr_r_lcl_reg[2] ),
        .sys_rst(sys_rst),
        .tail_r(tail_r),
        .wait_for_maint_r(wait_for_maint_r));
  Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_bank_queue__parameterized2 bank_queue0
       (.D(ras_timer_passed_ns),
        .E(idle_ns),
        .I572(I572),
        .Q(Q[1]),
        .SR(SR),
        .act_wait_r_lcl_reg(row_cmd_wr),
        .auto_pre_r_lcl_reg_0(auto_pre_r),
        .bm_end_r1_reg(ras_timer_zero_r_reg_0),
        .bm_end_r1_reg_0(bm_end_r1_reg),
        .bm_end_r1_reg_1(bm_end_r1_reg_0),
        .bm_end_r1_reg_2(bm_end_r1_reg_1),
        .clear_req(clear_req),
        .clear_req_2(clear_req_2),
        .col_wait_r_reg(col_wait_r),
        .demand_priority_r_reg(bank_queue0_n_19),
        .demand_priority_r_reg_0(demand_priority_r_reg),
        .\grant_r_reg[0] (\grant_r_reg[0]_0 ),
        .\grant_r_reg[0]_0 (\grant_r_reg[0]_1 ),
        .\grant_r_reg[1] (\grant_r_reg[1] ),
        .\grant_r_reg[1]_0 (\grant_r_reg[1]_0 ),
        .\grant_r_reg[2] (\grant_r_reg[2]_0 ),
        .\grant_r_reg[3] (\grant_r_reg[3] ),
        .\grant_r_reg[3]_0 (\grant_r_reg[3]_2 ),
        .\grant_r_reg[3]_1 (req_bank_rdy_r_reg),
        .granted_col_r_reg(granted_col_r_reg_0),
        .granted_col_r_reg_0(granted_col_r_reg_1),
        .head_r_lcl_reg_0(head_r),
        .head_r_lcl_reg_1(head_r_lcl_reg),
        .idle_r_lcl_reg_0(idle_r_lcl_reg),
        .idle_r_lcl_reg_1(idle_r_lcl_reg_0),
        .idle_r_lcl_reg_2(idle_r_lcl_reg_1),
        .maint_rank_r(maint_rank_r),
        .maint_sre_r(maint_sre_r),
        .\maintenance_request.maint_req_r_lcl_reg (\maintenance_request.maint_req_r_lcl_reg ),
        .\maintenance_request.maint_sre_r_lcl_reg (\maintenance_request.maint_sre_r_lcl_reg ),
        .\maintenance_request.maint_sre_r_lcl_reg_0 (\maintenance_request.maint_sre_r_lcl_reg_0 ),
        .\order_q_r_reg[0]_0 (\order_q_r_reg[0] ),
        .\order_q_r_reg[0]_1 (\order_q_r_reg[0]_0 ),
        .ordered_r_lcl_reg_0(ordered_r_lcl_reg),
        .ordered_r_lcl_reg_1(bank_compare0_n_6),
        .p_106_out(p_106_out),
        .p_130_out(p_130_out),
        .p_145_out(p_145_out),
        .p_67_out(p_67_out),
        .p_91_out(p_91_out),
        .pass_open_bank_ns(pass_open_bank_ns),
        .pass_open_bank_r(pass_open_bank_r),
        .periodic_rd_ack_r_lcl_reg(periodic_rd_ack_r_lcl_reg),
        .pre_bm_end_ns(pre_bm_end_ns),
        .pre_bm_end_r(pre_bm_end_r),
        .pre_bm_end_r_reg_0(pre_bm_end_r_reg),
        .pre_bm_end_r_reg_1(pre_bm_end_r_reg_0),
        .pre_bm_end_r_reg_2(pre_bm_end_r_reg_1),
        .pre_passing_open_bank_ns(pre_passing_open_bank_ns),
        .pre_passing_open_bank_r_reg_0(pre_passing_open_bank_r_reg),
        .pre_passing_open_bank_r_reg_1(pre_passing_open_bank_r_reg_0),
        .pre_passing_open_bank_r_reg_2(pre_passing_open_bank_r_reg_1),
        .q_has_rd(q_has_rd),
        .\ras_timer_r_reg[1] (\ras_timer_r_reg[1] ),
        .\ras_timer_r_reg[1]_0 (\ras_timer_r_reg[1]_0 ),
        .\ras_timer_r_reg[1]_1 (ras_timer_zero_r_reg),
        .\ras_timer_r_reg[1]_2 (\ras_timer_r_reg[1]_1 ),
        .\ras_timer_r_reg[1]_3 (\ras_timer_r_reg[1]_2 ),
        .\ras_timer_r_reg[1]_4 (\ras_timer_r_reg[1]_3 ),
        .ras_timer_zero_r(ras_timer_zero_r),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[5] ),
        .rb_hit_busy_r(rb_hit_busy_r),
        .rb_hit_busy_r_reg(rb_hit_busy_r_reg),
        .rb_hit_busy_r_reg_0(bank_state0_n_16),
        .rb_hit_busy_r_reg_1(q_has_priority_r_reg),
        .rb_hit_busy_r_reg_2(rb_hit_busy_r_reg_0),
        .rb_hit_busy_r_reg_3(rb_hit_busy_r_reg_1),
        .rd_wr_r_lcl_reg(q_has_priority_r_reg_0),
        .rd_wr_r_lcl_reg_0(\rd_this_rank_r_reg[0] ),
        .rd_wr_r_lcl_reg_1(rd_wr_r_lcl_reg),
        .req_bank_rdy_ns(req_bank_rdy_ns),
        .req_bank_rdy_r_reg(order_q_r[1]),
        .req_bank_rdy_r_reg_0(order_q_r[0]),
        .\req_data_buf_addr_r_reg[0] (idle_r),
        .req_priority_r(req_priority_r),
        .req_wr_r(req_wr_r),
        .\rnk_config_strobe_r_reg[0] (\rnk_config_strobe_r_reg[0]_0 ),
        .row_hit_r(row_hit_r),
        .rstdiv0_sync_r1_reg_rep__14(rstdiv0_sync_r1_reg_rep__14),
        .rtp_timer_r(rtp_timer_r),
        .\rtp_timer_r_reg[0] (bank_queue0_n_12),
        .\rtw_timer.rtw_cnt_r_reg[1] (\rtw_timer.rtw_cnt_r_reg[1] ),
        .set_order_q(set_order_q),
        .sys_rst(sys_rst),
        .tail_r(tail_r),
        .wait_for_maint_r(wait_for_maint_r),
        .was_priority(was_priority),
        .was_wr(was_wr),
        .\wtr_timer.wtr_cnt_r_reg[1] (\wtr_timer.wtr_cnt_r_reg[1] ));
  Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_bank_state__parameterized2 bank_state0
       (.D(ras_timer_passed_ns),
        .Q(Q),
        .SR(SR),
        .act_this_rank_r(act_this_rank_r),
        .\act_this_rank_r_reg[0]_0 (row_cmd_wr),
        .act_wait_r_lcl_reg_0(act_wait_r_lcl_reg),
        .auto_pre_r_lcl_reg(bank_state0_n_16),
        .auto_pre_r_lcl_reg_0(auto_pre_r),
        .\cmd_pipe_plus.mc_address_reg[23] (\cmd_pipe_plus.mc_address_reg[23] ),
        .\cmd_pipe_plus.mc_address_reg[36] (\cmd_pipe_plus.mc_address_reg[36] ),
        .col_wait_r_reg_0(col_wait_r),
        .cs_en2(cs_en2),
        .demand_act_priority_r(demand_act_priority_r),
        .demand_priority_r_0(demand_priority_r_0),
        .demanded_prior_r_1(demanded_prior_r_1),
        .demanded_prior_r_reg_0(demand_priority_r),
        .demanded_prior_r_reg_1(demanded_prior_r),
        .demanded_prior_r_reg_2(demanded_prior_r_reg),
        .\grant_r_reg[0] (\grant_r_reg[0] ),
        .\grant_r_reg[2] (\grant_r_reg[2] ),
        .\grant_r_reg[3] (bank_queue0_n_12),
        .\grant_r_reg[3]_0 (\grant_r_reg[3]_0 ),
        .\grant_r_reg[3]_1 (\grant_r_reg[3]_1 ),
        .\grant_r_reg[3]_2 (\grant_r_reg[3]_3 ),
        .granted_col_r_reg(granted_col_r_reg),
        .granted_col_r_reg_0(granted_col_r_reg_2),
        .head_r(head_r),
        .idle_r(idle_r),
        .idle_r_lcl_reg(\rb_hit_busies.rb_hit_busies_r_lcl_reg[5] ),
        .\last_master_r_reg[2] (\last_master_r_reg[2] ),
        .ofs_rdy_r(ofs_rdy_r),
        .ofs_rdy_r0(ofs_rdy_r0),
        .\order_q_r_reg[0] (bank_queue0_n_19),
        .override_demand_r(override_demand_r),
        .p_13_out(p_13_out),
        .pass_open_bank_ns(pass_open_bank_ns),
        .pass_open_bank_r(pass_open_bank_r),
        .periodic_rd_ack_r_lcl_reg(periodic_rd_ack_r_lcl_reg),
        .pre_bm_end_ns(pre_bm_end_ns),
        .pre_bm_end_r_reg(head_r_lcl_reg),
        .pre_passing_open_bank_ns(pre_passing_open_bank_ns),
        .pre_wait_r(pre_wait_r),
        .\q_entry_r_reg[0] (\ras_timer_r_reg[1] ),
        .q_has_rd(q_has_rd),
        .ras_timer_zero_r(ras_timer_zero_r),
        .ras_timer_zero_r_reg_0(ras_timer_zero_r_reg),
        .ras_timer_zero_r_reg_1(ras_timer_zero_r_reg_0),
        .rb_hit_busy_r_reg(q_has_priority_r_reg),
        .rd_this_rank_r(rd_this_rank_r),
        .rd_wr_r_lcl_reg(\rd_this_rank_r_reg[0] ),
        .req_bank_rdy_ns(req_bank_rdy_ns),
        .\req_row_r_lcl_reg[10] (req_row_r),
        .\req_row_r_lcl_reg[10]_0 (\req_row_r_lcl_reg[10] ),
        .req_wr_r(req_wr_r),
        .\rnk_config_strobe_r_reg[0] (\rnk_config_strobe_r_reg[0] ),
        .rstdiv0_sync_r1_reg_rep__14(rstdiv0_sync_r1_reg_rep__14),
        .rtp_timer_r(rtp_timer_r),
        .start_wtp_timer0(start_wtp_timer0),
        .sys_rst(sys_rst),
        .tail_r(tail_r),
        .wait_for_maint_r(wait_for_maint_r),
        .wr_this_rank_r(wr_this_rank_r));
endmodule

module Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_bank_common
   (req_periodic_rd_r_lcl_reg,
    accept_ns,
    was_wr,
    insert_maint_r,
    \maint_controller.maint_wip_r_lcl_reg_0 ,
    \maint_controller.maint_wip_r_lcl_reg_1 ,
    \maint_controller.maint_wip_r_lcl_reg_2 ,
    was_priority,
    hi_priority,
    set_order_q,
    set_order_q_0,
    set_order_q_1,
    set_order_q_2,
    q_has_rd_r_reg,
    pass_open_bank_r_lcl_reg,
    clear_periodic_rd_request,
    head_r_lcl_reg,
    req_wr_r_lcl_reg,
    periodic_rd_insert,
    \q_entry_r_reg[0] ,
    q_has_priority_r_reg,
    q_has_rd_r_reg_0,
    q_has_rd_r_reg_1,
    p_9_in,
    sys_rst,
    was_wr0,
    maint_srx_r,
    SR,
    \periodic_read_request.periodic_rd_r_lcl_reg ,
    \maintenance_request.maint_req_r_lcl_reg ,
    I572,
    p_91_out,
    idle_r,
    rstdiv0_sync_r1_reg_rep__14,
    pre_bm_end_r_reg,
    pre_bm_end_r_reg_0,
    p_130_out,
    app_rdy,
    app_en_r2,
    rb_hit_busy_r,
    maint_req_r,
    rstdiv0_sync_r1_reg_rep__13,
    periodic_rd_grant_r,
    head_r,
    \app_cmd_r2_reg[1] ,
    maint_sre_r,
    \maintenance_request.maint_srx_r_lcl_reg );
  output req_periodic_rd_r_lcl_reg;
  output accept_ns;
  output was_wr;
  output insert_maint_r;
  output \maint_controller.maint_wip_r_lcl_reg_0 ;
  output \maint_controller.maint_wip_r_lcl_reg_1 ;
  output \maint_controller.maint_wip_r_lcl_reg_2 ;
  output was_priority;
  output hi_priority;
  output set_order_q;
  output set_order_q_0;
  output set_order_q_1;
  output set_order_q_2;
  output q_has_rd_r_reg;
  output pass_open_bank_r_lcl_reg;
  output clear_periodic_rd_request;
  output head_r_lcl_reg;
  output req_wr_r_lcl_reg;
  output periodic_rd_insert;
  output \q_entry_r_reg[0] ;
  output q_has_priority_r_reg;
  output q_has_rd_r_reg_0;
  output q_has_rd_r_reg_1;
  input p_9_in;
  input sys_rst;
  input was_wr0;
  input maint_srx_r;
  input [0:0]SR;
  input \periodic_read_request.periodic_rd_r_lcl_reg ;
  input \maintenance_request.maint_req_r_lcl_reg ;
  input I572;
  input p_91_out;
  input [3:0]idle_r;
  input rstdiv0_sync_r1_reg_rep__14;
  input pre_bm_end_r_reg;
  input pre_bm_end_r_reg_0;
  input p_130_out;
  input app_rdy;
  input app_en_r2;
  input [3:0]rb_hit_busy_r;
  input maint_req_r;
  input rstdiv0_sync_r1_reg_rep__13;
  input periodic_rd_grant_r;
  input [3:0]head_r;
  input [0:0]\app_cmd_r2_reg[1] ;
  input maint_sre_r;
  input \maintenance_request.maint_srx_r_lcl_reg ;

  wire I572;
  wire [0:0]SR;
  wire accept_internal_r;
  wire accept_ns;
  wire accept_r_reg_n_0;
  wire [0:0]\app_cmd_r2_reg[1] ;
  wire app_en_r2;
  wire app_rdy;
  wire clear_periodic_rd_request;
  wire [3:0]head_r;
  wire head_r_lcl_reg;
  wire hi_priority;
  wire [3:0]idle_r;
  wire insert_maint_ns;
  wire insert_maint_r;
  wire \maint_controller.maint_hit_busies_r[0]_i_1_n_0 ;
  wire \maint_controller.maint_hit_busies_r[1]_i_1_n_0 ;
  wire \maint_controller.maint_hit_busies_r[2]_i_1_n_0 ;
  wire \maint_controller.maint_hit_busies_r[3]_i_1_n_0 ;
  wire \maint_controller.maint_rdy_r1_i_2_n_0 ;
  wire \maint_controller.maint_wip_r_lcl_i_2_n_0 ;
  wire \maint_controller.maint_wip_r_lcl_reg_0 ;
  wire \maint_controller.maint_wip_r_lcl_reg_1 ;
  wire \maint_controller.maint_wip_r_lcl_reg_2 ;
  wire [3:0]maint_hit_busies_r;
  wire maint_rdy;
  wire maint_rdy_r1;
  wire maint_req_r;
  wire maint_sre_r;
  wire maint_srx_r;
  wire maint_srx_r1;
  wire \maintenance_request.maint_req_r_lcl_reg ;
  wire \maintenance_request.maint_srx_r_lcl_reg ;
  wire p_130_out;
  wire p_91_out;
  wire p_9_in;
  wire pass_open_bank_r_lcl_reg;
  wire periodic_rd_ack_ns;
  wire periodic_rd_cntr_r_i_1_n_0;
  wire periodic_rd_grant_r;
  wire periodic_rd_insert;
  wire \periodic_read_request.periodic_rd_r_lcl_reg ;
  wire pre_bm_end_r_reg;
  wire pre_bm_end_r_reg_0;
  wire \q_entry_r_reg[0] ;
  wire q_has_priority_r_reg;
  wire q_has_rd_r_reg;
  wire q_has_rd_r_reg_0;
  wire q_has_rd_r_reg_1;
  wire [3:0]rb_hit_busy_r;
  wire req_periodic_rd_r_lcl_reg;
  wire req_wr_r_lcl_reg;
  wire \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[0]_i_1_n_0 ;
  wire \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[1]_i_1_n_0 ;
  wire \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[2]_i_1_n_0 ;
  wire \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[3]_i_1_n_0 ;
  wire \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[3]_i_2_n_0 ;
  wire \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[4]_i_1_n_0 ;
  wire \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[5]_i_1_n_0 ;
  wire \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[6]_i_1_n_0 ;
  wire \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[6]_i_2_n_0 ;
  wire \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[6]_i_3_n_0 ;
  wire \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[6]_i_5_n_0 ;
  wire \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[6]_i_6_n_0 ;
  wire \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1_n_0 ;
  wire \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_2_n_0 ;
  wire \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_3_n_0 ;
  wire [7:0]rfc_zq_xsdll_timer_r;
  wire rstdiv0_sync_r1_reg_rep__13;
  wire rstdiv0_sync_r1_reg_rep__14;
  wire set_order_q;
  wire set_order_q_0;
  wire set_order_q_1;
  wire set_order_q_2;
  wire sys_rst;
  wire was_priority;
  wire was_wr;
  wire was_wr0;

  FDRE accept_internal_r_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_9_in),
        .Q(accept_internal_r),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair584" *) 
  LUT4 #(
    .INIT(16'h80AA)) 
    accept_r_i_1
       (.I0(p_9_in),
        .I1(req_periodic_rd_r_lcl_reg),
        .I2(\maint_controller.maint_wip_r_lcl_reg_2 ),
        .I3(\periodic_read_request.periodic_rd_r_lcl_reg ),
        .O(accept_ns));
  FDRE accept_r_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(accept_ns),
        .Q(accept_r_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h4F44)) 
    \generate_maint_cmds.insert_maint_r_lcl_i_1 
       (.I0(maint_srx_r1),
        .I1(maint_srx_r),
        .I2(maint_rdy_r1),
        .I3(maint_rdy),
        .O(insert_maint_ns));
  FDRE \generate_maint_cmds.insert_maint_r_lcl_reg 
       (.C(sys_rst),
        .CE(1'b1),
        .D(insert_maint_ns),
        .Q(insert_maint_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000A8888888)) 
    head_r_lcl_i_5
       (.I0(idle_r[2]),
        .I1(req_periodic_rd_r_lcl_reg),
        .I2(accept_r_reg_n_0),
        .I3(app_en_r2),
        .I4(app_rdy),
        .I5(set_order_q_0),
        .O(head_r_lcl_reg));
  LUT6 #(
    .INIT(64'h000B000A000B000B)) 
    \maint_controller.maint_hit_busies_r[0]_i_1 
       (.I0(maint_hit_busies_r[0]),
        .I1(\maintenance_request.maint_req_r_lcl_reg ),
        .I2(rstdiv0_sync_r1_reg_rep__14),
        .I3(p_130_out),
        .I4(set_order_q_2),
        .I5(idle_r[0]),
        .O(\maint_controller.maint_hit_busies_r[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEA00000000000000)) 
    \maint_controller.maint_hit_busies_r[0]_i_2 
       (.I0(req_periodic_rd_r_lcl_reg),
        .I1(app_rdy),
        .I2(app_en_r2),
        .I3(accept_internal_r),
        .I4(head_r[0]),
        .I5(idle_r[0]),
        .O(set_order_q_2));
  LUT6 #(
    .INIT(64'h000B000A000B000B)) 
    \maint_controller.maint_hit_busies_r[1]_i_1 
       (.I0(maint_hit_busies_r[1]),
        .I1(\maintenance_request.maint_req_r_lcl_reg ),
        .I2(I572),
        .I3(p_91_out),
        .I4(set_order_q),
        .I5(idle_r[1]),
        .O(\maint_controller.maint_hit_busies_r[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEA00000000000000)) 
    \maint_controller.maint_hit_busies_r[1]_i_2 
       (.I0(req_periodic_rd_r_lcl_reg),
        .I1(app_rdy),
        .I2(app_en_r2),
        .I3(accept_internal_r),
        .I4(head_r[1]),
        .I5(idle_r[1]),
        .O(set_order_q));
  LUT6 #(
    .INIT(64'h0B000A000B000B00)) 
    \maint_controller.maint_hit_busies_r[2]_i_1 
       (.I0(maint_hit_busies_r[2]),
        .I1(\maintenance_request.maint_req_r_lcl_reg ),
        .I2(rstdiv0_sync_r1_reg_rep__14),
        .I3(pre_bm_end_r_reg),
        .I4(set_order_q_0),
        .I5(idle_r[2]),
        .O(\maint_controller.maint_hit_busies_r[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEA00000000000000)) 
    \maint_controller.maint_hit_busies_r[2]_i_3 
       (.I0(req_periodic_rd_r_lcl_reg),
        .I1(app_rdy),
        .I2(app_en_r2),
        .I3(accept_internal_r),
        .I4(head_r[2]),
        .I5(idle_r[2]),
        .O(set_order_q_0));
  LUT6 #(
    .INIT(64'h0B000A000B000B00)) 
    \maint_controller.maint_hit_busies_r[3]_i_1 
       (.I0(maint_hit_busies_r[3]),
        .I1(\maintenance_request.maint_req_r_lcl_reg ),
        .I2(rstdiv0_sync_r1_reg_rep__14),
        .I3(pre_bm_end_r_reg_0),
        .I4(set_order_q_1),
        .I5(idle_r[3]),
        .O(\maint_controller.maint_hit_busies_r[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEA00000000000000)) 
    \maint_controller.maint_hit_busies_r[3]_i_5 
       (.I0(req_periodic_rd_r_lcl_reg),
        .I1(app_rdy),
        .I2(app_en_r2),
        .I3(accept_internal_r),
        .I4(head_r[3]),
        .I5(idle_r[3]),
        .O(set_order_q_1));
  FDRE \maint_controller.maint_hit_busies_r_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\maint_controller.maint_hit_busies_r[0]_i_1_n_0 ),
        .Q(maint_hit_busies_r[0]),
        .R(1'b0));
  FDRE \maint_controller.maint_hit_busies_r_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\maint_controller.maint_hit_busies_r[1]_i_1_n_0 ),
        .Q(maint_hit_busies_r[1]),
        .R(1'b0));
  FDRE \maint_controller.maint_hit_busies_r_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\maint_controller.maint_hit_busies_r[2]_i_1_n_0 ),
        .Q(maint_hit_busies_r[2]),
        .R(1'b0));
  FDRE \maint_controller.maint_hit_busies_r_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\maint_controller.maint_hit_busies_r[3]_i_1_n_0 ),
        .Q(maint_hit_busies_r[3]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000004)) 
    \maint_controller.maint_rdy_r1_i_1 
       (.I0(\maint_controller.maint_hit_busies_r[2]_i_1_n_0 ),
        .I1(\maint_controller.maint_rdy_r1_i_2_n_0 ),
        .I2(\maint_controller.maint_hit_busies_r[1]_i_1_n_0 ),
        .I3(\maint_controller.maint_hit_busies_r[0]_i_1_n_0 ),
        .I4(\maint_controller.maint_hit_busies_r[3]_i_1_n_0 ),
        .O(maint_rdy));
  (* SOFT_HLUTNM = "soft_lutpair586" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \maint_controller.maint_rdy_r1_i_2 
       (.I0(\maint_controller.maint_wip_r_lcl_reg_0 ),
        .I1(\maint_controller.maint_wip_r_lcl_reg_2 ),
        .I2(maint_req_r),
        .O(\maint_controller.maint_rdy_r1_i_2_n_0 ));
  FDRE \maint_controller.maint_rdy_r1_reg 
       (.C(sys_rst),
        .CE(1'b1),
        .D(maint_rdy),
        .Q(maint_rdy_r1),
        .R(1'b0));
  FDRE \maint_controller.maint_srx_r1_reg 
       (.C(sys_rst),
        .CE(1'b1),
        .D(maint_srx_r),
        .Q(maint_srx_r1),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hAAFB)) 
    \maint_controller.maint_wip_r_lcl_i_1 
       (.I0(rstdiv0_sync_r1_reg_rep__14),
        .I1(maint_req_r),
        .I2(\maint_controller.maint_wip_r_lcl_reg_2 ),
        .I3(\maint_controller.maint_wip_r_lcl_reg_0 ),
        .O(\maint_controller.maint_wip_r_lcl_reg_1 ));
  LUT4 #(
    .INIT(16'hFFBF)) 
    \maint_controller.maint_wip_r_lcl_i_2 
       (.I0(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[6]_i_5_n_0 ),
        .I1(rfc_zq_xsdll_timer_r[0]),
        .I2(rfc_zq_xsdll_timer_r[1]),
        .I3(rfc_zq_xsdll_timer_r[2]),
        .O(\maint_controller.maint_wip_r_lcl_i_2_n_0 ));
  FDRE \maint_controller.maint_wip_r_lcl_reg 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\maint_controller.maint_wip_r_lcl_i_2_n_0 ),
        .Q(\maint_controller.maint_wip_r_lcl_reg_0 ),
        .R(\maint_controller.maint_wip_r_lcl_reg_1 ));
  (* SOFT_HLUTNM = "soft_lutpair582" *) 
  LUT5 #(
    .INIT(32'hFF800000)) 
    pass_open_bank_r_lcl_i_2__2
       (.I0(app_rdy),
        .I1(app_en_r2),
        .I2(accept_r_reg_n_0),
        .I3(req_periodic_rd_r_lcl_reg),
        .I4(rb_hit_busy_r[0]),
        .O(pass_open_bank_r_lcl_reg));
  LUT5 #(
    .INIT(32'hAAAA8000)) 
    pass_open_bank_r_lcl_i_3
       (.I0(rb_hit_busy_r[3]),
        .I1(app_rdy),
        .I2(app_en_r2),
        .I3(accept_r_reg_n_0),
        .I4(req_periodic_rd_r_lcl_reg),
        .O(q_has_rd_r_reg_0));
  LUT5 #(
    .INIT(32'hAAAA8000)) 
    pass_open_bank_r_lcl_i_3__0
       (.I0(rb_hit_busy_r[2]),
        .I1(app_rdy),
        .I2(app_en_r2),
        .I3(accept_r_reg_n_0),
        .I4(req_periodic_rd_r_lcl_reg),
        .O(q_has_rd_r_reg_1));
  LUT5 #(
    .INIT(32'hFF800000)) 
    pass_open_bank_r_lcl_i_3__2
       (.I0(app_rdy),
        .I1(app_en_r2),
        .I2(accept_r_reg_n_0),
        .I3(req_periodic_rd_r_lcl_reg),
        .I4(rb_hit_busy_r[1]),
        .O(q_has_rd_r_reg));
  (* SOFT_HLUTNM = "soft_lutpair584" *) 
  LUT4 #(
    .INIT(16'h2A00)) 
    periodic_rd_ack_r_lcl_i_1
       (.I0(p_9_in),
        .I1(req_periodic_rd_r_lcl_reg),
        .I2(\maint_controller.maint_wip_r_lcl_reg_2 ),
        .I3(\periodic_read_request.periodic_rd_r_lcl_reg ),
        .O(periodic_rd_ack_ns));
  FDRE periodic_rd_ack_r_lcl_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(periodic_rd_ack_ns),
        .Q(req_periodic_rd_r_lcl_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair586" *) 
  LUT3 #(
    .INIT(8'h78)) 
    periodic_rd_cntr_r_i_1
       (.I0(\periodic_read_request.periodic_rd_r_lcl_reg ),
        .I1(req_periodic_rd_r_lcl_reg),
        .I2(\maint_controller.maint_wip_r_lcl_reg_2 ),
        .O(periodic_rd_cntr_r_i_1_n_0));
  FDRE periodic_rd_cntr_r_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(periodic_rd_cntr_r_i_1_n_0),
        .Q(\maint_controller.maint_wip_r_lcl_reg_2 ),
        .R(SR));
  LUT2 #(
    .INIT(4'h8)) 
    \periodic_rd_generation.periodic_rd_request_r_i_3 
       (.I0(req_periodic_rd_r_lcl_reg),
        .I1(periodic_rd_grant_r),
        .O(clear_periodic_rd_request));
  LUT5 #(
    .INIT(32'h96696996)) 
    \q_entry_r[0]_i_3__1 
       (.I0(q_has_priority_r_reg),
        .I1(idle_r[3]),
        .I2(idle_r[2]),
        .I3(idle_r[1]),
        .I4(idle_r[0]),
        .O(\q_entry_r_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair582" *) 
  LUT4 #(
    .INIT(16'hEAAA)) 
    \q_entry_r[0]_i_4 
       (.I0(req_periodic_rd_r_lcl_reg),
        .I1(accept_r_reg_n_0),
        .I2(app_en_r2),
        .I3(app_rdy),
        .O(q_has_priority_r_reg));
  (* SOFT_HLUTNM = "soft_lutpair583" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    req_periodic_rd_r_lcl_i_1
       (.I0(\periodic_read_request.periodic_rd_r_lcl_reg ),
        .I1(\maint_controller.maint_wip_r_lcl_reg_2 ),
        .I2(req_periodic_rd_r_lcl_reg),
        .O(periodic_rd_insert));
  LUT2 #(
    .INIT(4'h2)) 
    req_priority_r_i_1
       (.I0(was_priority),
        .I1(app_rdy),
        .O(hi_priority));
  (* SOFT_HLUTNM = "soft_lutpair583" *) 
  LUT5 #(
    .INIT(32'h40004444)) 
    req_wr_r_lcl_i_2
       (.I0(app_rdy),
        .I1(\app_cmd_r2_reg[1] ),
        .I2(req_periodic_rd_r_lcl_reg),
        .I3(\maint_controller.maint_wip_r_lcl_reg_2 ),
        .I4(\periodic_read_request.periodic_rd_r_lcl_reg ),
        .O(req_wr_r_lcl_reg));
  (* SOFT_HLUTNM = "soft_lutpair587" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[0]_i_1 
       (.I0(rfc_zq_xsdll_timer_r[0]),
        .O(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000AAAAF909AAAA)) 
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[1]_i_1 
       (.I0(rfc_zq_xsdll_timer_r[1]),
        .I1(rfc_zq_xsdll_timer_r[0]),
        .I2(insert_maint_r),
        .I3(\maintenance_request.maint_srx_r_lcl_reg ),
        .I4(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[6]_i_2_n_0 ),
        .I5(I572),
        .O(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair587" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[2]_i_1 
       (.I0(rfc_zq_xsdll_timer_r[2]),
        .I1(rfc_zq_xsdll_timer_r[1]),
        .I2(rfc_zq_xsdll_timer_r[0]),
        .O(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000AAAAF606AAAA)) 
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[3]_i_1 
       (.I0(rfc_zq_xsdll_timer_r[3]),
        .I1(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[3]_i_2_n_0 ),
        .I2(insert_maint_r),
        .I3(\maintenance_request.maint_srx_r_lcl_reg ),
        .I4(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[6]_i_2_n_0 ),
        .I5(I572),
        .O(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair585" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[3]_i_2 
       (.I0(rfc_zq_xsdll_timer_r[1]),
        .I1(rfc_zq_xsdll_timer_r[0]),
        .I2(rfc_zq_xsdll_timer_r[2]),
        .O(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h02FF0100)) 
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[4]_i_1 
       (.I0(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[6]_i_6_n_0 ),
        .I1(insert_maint_r),
        .I2(I572),
        .I3(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[6]_i_2_n_0 ),
        .I4(rfc_zq_xsdll_timer_r[4]),
        .O(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[5]_i_1 
       (.I0(rfc_zq_xsdll_timer_r[5]),
        .I1(rfc_zq_xsdll_timer_r[3]),
        .I2(rfc_zq_xsdll_timer_r[2]),
        .I3(rfc_zq_xsdll_timer_r[0]),
        .I4(rfc_zq_xsdll_timer_r[1]),
        .I5(rfc_zq_xsdll_timer_r[4]),
        .O(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[5]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hA8)) 
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[6]_i_1 
       (.I0(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[6]_i_2_n_0 ),
        .I1(rstdiv0_sync_r1_reg_rep__13),
        .I2(insert_maint_r),
        .O(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[6]_i_2 
       (.I0(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[6]_i_5_n_0 ),
        .I1(rfc_zq_xsdll_timer_r[1]),
        .I2(rfc_zq_xsdll_timer_r[0]),
        .I3(rfc_zq_xsdll_timer_r[2]),
        .I4(insert_maint_r),
        .I5(rstdiv0_sync_r1_reg_rep__13),
        .O(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[6]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hAAA9)) 
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[6]_i_3 
       (.I0(rfc_zq_xsdll_timer_r[6]),
        .I1(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[6]_i_6_n_0 ),
        .I2(rfc_zq_xsdll_timer_r[5]),
        .I3(rfc_zq_xsdll_timer_r[4]),
        .O(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[6]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[6]_i_5 
       (.I0(rfc_zq_xsdll_timer_r[4]),
        .I1(rfc_zq_xsdll_timer_r[5]),
        .I2(rfc_zq_xsdll_timer_r[7]),
        .I3(rfc_zq_xsdll_timer_r[3]),
        .I4(rfc_zq_xsdll_timer_r[6]),
        .O(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[6]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair585" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[6]_i_6 
       (.I0(rfc_zq_xsdll_timer_r[3]),
        .I1(rfc_zq_xsdll_timer_r[2]),
        .I2(rfc_zq_xsdll_timer_r[0]),
        .I3(rfc_zq_xsdll_timer_r[1]),
        .O(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[6]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h1F10)) 
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1 
       (.I0(I572),
        .I1(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_2_n_0 ),
        .I2(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[6]_i_2_n_0 ),
        .I3(rfc_zq_xsdll_timer_r[7]),
        .O(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB0BFB0BFBFB0B0BF)) 
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_2 
       (.I0(maint_sre_r),
        .I1(maint_srx_r),
        .I2(insert_maint_r),
        .I3(rfc_zq_xsdll_timer_r[7]),
        .I4(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_3_n_0 ),
        .I5(rfc_zq_xsdll_timer_r[6]),
        .O(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_3 
       (.I0(rfc_zq_xsdll_timer_r[4]),
        .I1(rfc_zq_xsdll_timer_r[5]),
        .I2(rfc_zq_xsdll_timer_r[1]),
        .I3(rfc_zq_xsdll_timer_r[0]),
        .I4(rfc_zq_xsdll_timer_r[2]),
        .I5(rfc_zq_xsdll_timer_r[3]),
        .O(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_3_n_0 ));
  FDRE \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[0] 
       (.C(sys_rst),
        .CE(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[6]_i_2_n_0 ),
        .D(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[0]_i_1_n_0 ),
        .Q(rfc_zq_xsdll_timer_r[0]),
        .R(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[6]_i_1_n_0 ));
  FDRE \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[1]_i_1_n_0 ),
        .Q(rfc_zq_xsdll_timer_r[1]),
        .R(1'b0));
  FDRE \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[2] 
       (.C(sys_rst),
        .CE(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[6]_i_2_n_0 ),
        .D(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[2]_i_1_n_0 ),
        .Q(rfc_zq_xsdll_timer_r[2]),
        .R(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[6]_i_1_n_0 ));
  FDRE \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[3]_i_1_n_0 ),
        .Q(rfc_zq_xsdll_timer_r[3]),
        .R(1'b0));
  FDRE \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[4] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[4]_i_1_n_0 ),
        .Q(rfc_zq_xsdll_timer_r[4]),
        .R(1'b0));
  FDRE \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[5] 
       (.C(sys_rst),
        .CE(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[6]_i_2_n_0 ),
        .D(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[5]_i_1_n_0 ),
        .Q(rfc_zq_xsdll_timer_r[5]),
        .R(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[6]_i_1_n_0 ));
  FDRE \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[6] 
       (.C(sys_rst),
        .CE(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[6]_i_2_n_0 ),
        .D(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[6]_i_3_n_0 ),
        .Q(rfc_zq_xsdll_timer_r[6]),
        .R(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[6]_i_1_n_0 ));
  FDRE \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r_reg[7] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1_n_0 ),
        .Q(rfc_zq_xsdll_timer_r[7]),
        .R(1'b0));
  FDRE was_priority_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(hi_priority),
        .Q(was_priority),
        .R(1'b0));
  FDRE was_wr_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(was_wr0),
        .Q(was_wr),
        .R(1'b0));
endmodule

module Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_bank_compare
   (req_periodic_rd_r,
    \rd_this_rank_r_reg[0] ,
    req_wr_r,
    req_priority_r,
    q_has_priority_r_reg,
    row_hit_r,
    ordered_r_lcl_reg,
    q_has_priority_r_reg_0,
    start_wtp_timer0,
    pass_open_bank_ns,
    p_13_out,
    req_bank_rdy_r_reg,
    \cmd_pipe_plus.mc_address_reg[38] ,
    \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] ,
    \cmd_pipe_plus.mc_bank_reg[8] ,
    \cmd_pipe_plus.mc_address_reg[9] ,
    E,
    periodic_rd_insert,
    sys_rst,
    hi_priority,
    p_28_out,
    \app_addr_r2_reg[22] ,
    ordered_r_lcl_reg_0,
    set_order_q,
    Q,
    I572,
    rstdiv0_sync_r1_reg_rep__14,
    pass_open_bank_r,
    pre_bm_end_r,
    app_rdy_r_reg,
    \app_cmd_r2_reg[0] ,
    idle_r_lcl_reg,
    app_rdy,
    \app_cmd_r2_reg[1] ,
    tail_r,
    rb_hit_busy_r_reg_0,
    pre_wait_r,
    \maintenance_request.maint_rank_r_lcl_reg[0] ,
    maint_req_r,
    periodic_rd_cntr_r_reg,
    \maint_controller.maint_wip_r_lcl_reg ,
    wait_for_maint_r,
    row,
    idle_r_lcl_reg_0,
    \strict_mode.rd_data_buf_addr_r_lcl_reg[2] ,
    \app_addr_r1_reg[25] ,
    \app_addr_r1_reg[9] );
  output [0:0]req_periodic_rd_r;
  output \rd_this_rank_r_reg[0] ;
  output [0:0]req_wr_r;
  output req_priority_r;
  output q_has_priority_r_reg;
  output row_hit_r;
  output ordered_r_lcl_reg;
  output q_has_priority_r_reg_0;
  output start_wtp_timer0;
  output pass_open_bank_ns;
  output p_13_out;
  output req_bank_rdy_r_reg;
  output [12:0]\cmd_pipe_plus.mc_address_reg[38] ;
  output [3:0]\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] ;
  output [2:0]\cmd_pipe_plus.mc_bank_reg[8] ;
  output [6:0]\cmd_pipe_plus.mc_address_reg[9] ;
  input [0:0]E;
  input periodic_rd_insert;
  input sys_rst;
  input hi_priority;
  input p_28_out;
  input [0:0]\app_addr_r2_reg[22] ;
  input [0:0]ordered_r_lcl_reg_0;
  input set_order_q;
  input [0:0]Q;
  input I572;
  input rstdiv0_sync_r1_reg_rep__14;
  input pass_open_bank_r;
  input pre_bm_end_r;
  input app_rdy_r_reg;
  input \app_cmd_r2_reg[0] ;
  input idle_r_lcl_reg;
  input app_rdy;
  input [0:0]\app_cmd_r2_reg[1] ;
  input tail_r;
  input rb_hit_busy_r_reg_0;
  input pre_wait_r;
  input \maintenance_request.maint_rank_r_lcl_reg[0] ;
  input maint_req_r;
  input periodic_rd_cntr_r_reg;
  input \maint_controller.maint_wip_r_lcl_reg ;
  input wait_for_maint_r;
  input [12:0]row;
  input [0:0]idle_r_lcl_reg_0;
  input [3:0]\strict_mode.rd_data_buf_addr_r_lcl_reg[2] ;
  input [2:0]\app_addr_r1_reg[25] ;
  input [6:0]\app_addr_r1_reg[9] ;

  wire [0:0]E;
  wire I572;
  wire [0:0]Q;
  wire [2:0]\app_addr_r1_reg[25] ;
  wire [6:0]\app_addr_r1_reg[9] ;
  wire [0:0]\app_addr_r2_reg[22] ;
  wire \app_cmd_r2_reg[0] ;
  wire [0:0]\app_cmd_r2_reg[1] ;
  wire app_rdy;
  wire app_rdy_r_reg;
  wire [12:0]\cmd_pipe_plus.mc_address_reg[38] ;
  wire [6:0]\cmd_pipe_plus.mc_address_reg[9] ;
  wire [2:0]\cmd_pipe_plus.mc_bank_reg[8] ;
  wire [3:0]\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] ;
  wire hi_priority;
  wire idle_r_lcl_reg;
  wire [0:0]idle_r_lcl_reg_0;
  wire \maint_controller.maint_wip_r_lcl_reg ;
  wire maint_req_r;
  wire \maintenance_request.maint_rank_r_lcl_reg[0] ;
  wire ordered_r_lcl_reg;
  wire [0:0]ordered_r_lcl_reg_0;
  wire p_13_out;
  wire p_28_out;
  wire pass_open_bank_ns;
  wire pass_open_bank_r;
  wire pass_open_bank_r_lcl_i_2_n_0;
  wire periodic_rd_cntr_r_reg;
  wire periodic_rd_insert;
  wire pre_bm_end_r;
  wire pre_wait_r;
  wire q_has_priority_r_reg;
  wire q_has_priority_r_reg_0;
  wire rb_hit_busy_r_reg_0;
  wire \rd_this_rank_r_reg[0] ;
  wire rd_wr_ns;
  wire req_bank_rdy_r_reg;
  wire [1:0]req_cmd_r;
  wire \req_cmd_r[0]_i_1__1_n_0 ;
  wire \req_cmd_r[1]_i_1__1_n_0 ;
  wire [0:0]req_periodic_rd_r;
  wire req_priority_r;
  wire [0:0]req_wr_r;
  wire req_wr_r_lcl0;
  wire [12:0]row;
  wire row_hit_ns;
  wire row_hit_ns_carry_i_1__2_n_0;
  wire row_hit_ns_carry_i_2__2_n_0;
  wire row_hit_ns_carry_i_3__2_n_0;
  wire row_hit_ns_carry_i_4__2_n_0;
  wire row_hit_ns_carry_n_0;
  wire row_hit_ns_carry_n_1;
  wire row_hit_ns_carry_n_2;
  wire row_hit_ns_carry_n_3;
  wire row_hit_r;
  wire rstdiv0_sync_r1_reg_rep__14;
  wire set_order_q;
  wire start_wtp_timer0;
  wire [3:0]\strict_mode.rd_data_buf_addr_r_lcl_reg[2] ;
  wire sys_rst;
  wire tail_r;
  wire wait_for_maint_r;
  wire [3:0]NLW_row_hit_ns_carry_O_UNCONNECTED;
  wire [3:1]NLW_row_hit_ns_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_row_hit_ns_carry__0_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair572" *) 
  LUT5 #(
    .INIT(32'hFFFF7000)) 
    bm_end_r1_i_1__1
       (.I0(\rd_this_rank_r_reg[0] ),
        .I1(req_wr_r),
        .I2(Q),
        .I3(pass_open_bank_r),
        .I4(pre_bm_end_r),
        .O(p_13_out));
  LUT6 #(
    .INIT(64'h00000000EE0E0E0E)) 
    ordered_r_lcl_i_1__2
       (.I0(ordered_r_lcl_reg_0),
        .I1(set_order_q),
        .I2(Q),
        .I3(req_wr_r),
        .I4(\rd_this_rank_r_reg[0] ),
        .I5(I572),
        .O(ordered_r_lcl_reg));
  LUT6 #(
    .INIT(64'h5555555500004000)) 
    pass_open_bank_r_lcl_i_1__1
       (.I0(q_has_priority_r_reg_0),
        .I1(pass_open_bank_r_lcl_i_2_n_0),
        .I2(tail_r),
        .I3(rb_hit_busy_r_reg_0),
        .I4(pre_wait_r),
        .I5(pass_open_bank_r),
        .O(pass_open_bank_ns));
  LUT6 #(
    .INIT(64'hAAAAAAAA8888AA8A)) 
    pass_open_bank_r_lcl_i_2
       (.I0(row_hit_r),
        .I1(\maintenance_request.maint_rank_r_lcl_reg[0] ),
        .I2(maint_req_r),
        .I3(periodic_rd_cntr_r_reg),
        .I4(\maint_controller.maint_wip_r_lcl_reg ),
        .I5(wait_for_maint_r),
        .O(pass_open_bank_r_lcl_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFBFAAAAAA)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[3]_i_1__1 
       (.I0(rstdiv0_sync_r1_reg_rep__14),
        .I1(\rd_this_rank_r_reg[0] ),
        .I2(req_wr_r),
        .I3(Q),
        .I4(pass_open_bank_r),
        .I5(pre_bm_end_r),
        .O(q_has_priority_r_reg_0));
  FDRE rb_hit_busy_r_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_28_out),
        .Q(q_has_priority_r_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair573" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    rd_wr_r_lcl_i_1__1
       (.I0(\rd_this_rank_r_reg[0] ),
        .I1(Q),
        .I2(idle_r_lcl_reg),
        .I3(\app_cmd_r2_reg[0] ),
        .O(rd_wr_ns));
  FDRE rd_wr_r_lcl_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(rd_wr_ns),
        .Q(\rd_this_rank_r_reg[0] ),
        .R(1'b0));
  FDRE \req_bank_r_lcl_reg[0] 
       (.C(sys_rst),
        .CE(E),
        .D(\app_addr_r1_reg[25] [0]),
        .Q(\cmd_pipe_plus.mc_bank_reg[8] [0]),
        .R(1'b0));
  FDRE \req_bank_r_lcl_reg[1] 
       (.C(sys_rst),
        .CE(E),
        .D(\app_addr_r1_reg[25] [1]),
        .Q(\cmd_pipe_plus.mc_bank_reg[8] [1]),
        .R(1'b0));
  FDRE \req_bank_r_lcl_reg[2] 
       (.C(sys_rst),
        .CE(E),
        .D(\app_addr_r1_reg[25] [2]),
        .Q(\cmd_pipe_plus.mc_bank_reg[8] [2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair572" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    req_bank_rdy_r_i_4
       (.I0(Q),
        .I1(req_wr_r),
        .I2(\rd_this_rank_r_reg[0] ),
        .O(req_bank_rdy_r_reg));
  (* SOFT_HLUTNM = "soft_lutpair573" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \req_cmd_r[0]_i_1__1 
       (.I0(req_cmd_r[0]),
        .I1(idle_r_lcl_reg),
        .I2(\app_cmd_r2_reg[0] ),
        .O(\req_cmd_r[0]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h88888B88)) 
    \req_cmd_r[1]_i_1__1 
       (.I0(req_cmd_r[1]),
        .I1(idle_r_lcl_reg),
        .I2(app_rdy),
        .I3(\app_cmd_r2_reg[1] ),
        .I4(periodic_rd_insert),
        .O(\req_cmd_r[1]_i_1__1_n_0 ));
  FDRE \req_cmd_r_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\req_cmd_r[0]_i_1__1_n_0 ),
        .Q(req_cmd_r[0]),
        .R(1'b0));
  FDRE \req_cmd_r_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\req_cmd_r[1]_i_1__1_n_0 ),
        .Q(req_cmd_r[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[3] 
       (.C(sys_rst),
        .CE(E),
        .D(\app_addr_r1_reg[9] [0]),
        .Q(\cmd_pipe_plus.mc_address_reg[9] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[4] 
       (.C(sys_rst),
        .CE(E),
        .D(\app_addr_r1_reg[9] [1]),
        .Q(\cmd_pipe_plus.mc_address_reg[9] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[5] 
       (.C(sys_rst),
        .CE(E),
        .D(\app_addr_r1_reg[9] [2]),
        .Q(\cmd_pipe_plus.mc_address_reg[9] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[6] 
       (.C(sys_rst),
        .CE(E),
        .D(\app_addr_r1_reg[9] [3]),
        .Q(\cmd_pipe_plus.mc_address_reg[9] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[7] 
       (.C(sys_rst),
        .CE(E),
        .D(\app_addr_r1_reg[9] [4]),
        .Q(\cmd_pipe_plus.mc_address_reg[9] [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[8] 
       (.C(sys_rst),
        .CE(E),
        .D(\app_addr_r1_reg[9] [5]),
        .Q(\cmd_pipe_plus.mc_address_reg[9] [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[9] 
       (.C(sys_rst),
        .CE(E),
        .D(\app_addr_r1_reg[9] [6]),
        .Q(\cmd_pipe_plus.mc_address_reg[9] [6]),
        .R(1'b0));
  FDRE \req_data_buf_addr_r_reg[0] 
       (.C(sys_rst),
        .CE(idle_r_lcl_reg_0),
        .D(\strict_mode.rd_data_buf_addr_r_lcl_reg[2] [0]),
        .Q(\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] [0]),
        .R(1'b0));
  FDRE \req_data_buf_addr_r_reg[1] 
       (.C(sys_rst),
        .CE(idle_r_lcl_reg_0),
        .D(\strict_mode.rd_data_buf_addr_r_lcl_reg[2] [1]),
        .Q(\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] [1]),
        .R(1'b0));
  FDRE \req_data_buf_addr_r_reg[2] 
       (.C(sys_rst),
        .CE(idle_r_lcl_reg_0),
        .D(\strict_mode.rd_data_buf_addr_r_lcl_reg[2] [2]),
        .Q(\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] [2]),
        .R(1'b0));
  FDRE \req_data_buf_addr_r_reg[3] 
       (.C(sys_rst),
        .CE(idle_r_lcl_reg_0),
        .D(\strict_mode.rd_data_buf_addr_r_lcl_reg[2] [3]),
        .Q(\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] [3]),
        .R(1'b0));
  FDRE req_periodic_rd_r_lcl_reg
       (.C(sys_rst),
        .CE(E),
        .D(periodic_rd_insert),
        .Q(req_periodic_rd_r),
        .R(1'b0));
  FDRE req_priority_r_reg
       (.C(sys_rst),
        .CE(E),
        .D(hi_priority),
        .Q(req_priority_r),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[0] 
       (.C(sys_rst),
        .CE(E),
        .D(row[0]),
        .Q(\cmd_pipe_plus.mc_address_reg[38] [0]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[10] 
       (.C(sys_rst),
        .CE(E),
        .D(row[10]),
        .Q(\cmd_pipe_plus.mc_address_reg[38] [10]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[11] 
       (.C(sys_rst),
        .CE(E),
        .D(row[11]),
        .Q(\cmd_pipe_plus.mc_address_reg[38] [11]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[12] 
       (.C(sys_rst),
        .CE(E),
        .D(row[12]),
        .Q(\cmd_pipe_plus.mc_address_reg[38] [12]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[1] 
       (.C(sys_rst),
        .CE(E),
        .D(row[1]),
        .Q(\cmd_pipe_plus.mc_address_reg[38] [1]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[2] 
       (.C(sys_rst),
        .CE(E),
        .D(row[2]),
        .Q(\cmd_pipe_plus.mc_address_reg[38] [2]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[3] 
       (.C(sys_rst),
        .CE(E),
        .D(row[3]),
        .Q(\cmd_pipe_plus.mc_address_reg[38] [3]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[4] 
       (.C(sys_rst),
        .CE(E),
        .D(row[4]),
        .Q(\cmd_pipe_plus.mc_address_reg[38] [4]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[5] 
       (.C(sys_rst),
        .CE(E),
        .D(row[5]),
        .Q(\cmd_pipe_plus.mc_address_reg[38] [5]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[6] 
       (.C(sys_rst),
        .CE(E),
        .D(row[6]),
        .Q(\cmd_pipe_plus.mc_address_reg[38] [6]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[7] 
       (.C(sys_rst),
        .CE(E),
        .D(row[7]),
        .Q(\cmd_pipe_plus.mc_address_reg[38] [7]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[8] 
       (.C(sys_rst),
        .CE(E),
        .D(row[8]),
        .Q(\cmd_pipe_plus.mc_address_reg[38] [8]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[9] 
       (.C(sys_rst),
        .CE(E),
        .D(row[9]),
        .Q(\cmd_pipe_plus.mc_address_reg[38] [9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hCCAFFFAF)) 
    req_wr_r_lcl_i_1__1
       (.I0(app_rdy_r_reg),
        .I1(req_cmd_r[1]),
        .I2(\app_cmd_r2_reg[0] ),
        .I3(idle_r_lcl_reg),
        .I4(req_cmd_r[0]),
        .O(req_wr_r_lcl0));
  FDRE req_wr_r_lcl_reg
       (.C(sys_rst),
        .CE(E),
        .D(req_wr_r_lcl0),
        .Q(req_wr_r),
        .R(1'b0));
  CARRY4 row_hit_ns_carry
       (.CI(1'b0),
        .CO({row_hit_ns_carry_n_0,row_hit_ns_carry_n_1,row_hit_ns_carry_n_2,row_hit_ns_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_row_hit_ns_carry_O_UNCONNECTED[3:0]),
        .S({row_hit_ns_carry_i_1__2_n_0,row_hit_ns_carry_i_2__2_n_0,row_hit_ns_carry_i_3__2_n_0,row_hit_ns_carry_i_4__2_n_0}));
  CARRY4 row_hit_ns_carry__0
       (.CI(row_hit_ns_carry_n_0),
        .CO({NLW_row_hit_ns_carry__0_CO_UNCONNECTED[3:1],row_hit_ns}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_row_hit_ns_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,\app_addr_r2_reg[22] }));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row_hit_ns_carry_i_1__2
       (.I0(\cmd_pipe_plus.mc_address_reg[38] [11]),
        .I1(row[11]),
        .I2(\cmd_pipe_plus.mc_address_reg[38] [10]),
        .I3(row[10]),
        .I4(row[9]),
        .I5(\cmd_pipe_plus.mc_address_reg[38] [9]),
        .O(row_hit_ns_carry_i_1__2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row_hit_ns_carry_i_2__2
       (.I0(\cmd_pipe_plus.mc_address_reg[38] [8]),
        .I1(row[8]),
        .I2(\cmd_pipe_plus.mc_address_reg[38] [7]),
        .I3(row[7]),
        .I4(row[6]),
        .I5(\cmd_pipe_plus.mc_address_reg[38] [6]),
        .O(row_hit_ns_carry_i_2__2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row_hit_ns_carry_i_3__2
       (.I0(\cmd_pipe_plus.mc_address_reg[38] [5]),
        .I1(row[5]),
        .I2(\cmd_pipe_plus.mc_address_reg[38] [3]),
        .I3(row[3]),
        .I4(row[4]),
        .I5(\cmd_pipe_plus.mc_address_reg[38] [4]),
        .O(row_hit_ns_carry_i_3__2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row_hit_ns_carry_i_4__2
       (.I0(\cmd_pipe_plus.mc_address_reg[38] [2]),
        .I1(row[2]),
        .I2(\cmd_pipe_plus.mc_address_reg[38] [0]),
        .I3(row[0]),
        .I4(row[1]),
        .I5(\cmd_pipe_plus.mc_address_reg[38] [1]),
        .O(row_hit_ns_carry_i_4__2_n_0));
  FDRE row_hit_r_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(row_hit_ns),
        .Q(row_hit_r),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \wr_this_rank_r[0]_i_1 
       (.I0(\rd_this_rank_r_reg[0] ),
        .O(start_wtp_timer0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_0_bank_compare" *) 
module Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_bank_compare_0
   (req_periodic_rd_r,
    \rd_this_rank_r_reg[0] ,
    req_wr_r,
    req_priority_r,
    q_has_priority_r_reg,
    row_hit_r,
    ordered_r_lcl_reg,
    q_has_priority_r_reg_0,
    pass_open_bank_ns,
    p_52_out,
    req_bank_rdy_r_reg,
    start_wtp_timer0,
    \cmd_pipe_plus.mc_address_reg[38] ,
    \cmd_pipe_plus.mc_address_reg[36] ,
    \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] ,
    \cmd_pipe_plus.mc_bank_reg[8] ,
    \cmd_pipe_plus.mc_address_reg[9] ,
    E,
    periodic_rd_insert,
    sys_rst,
    hi_priority,
    p_67_out,
    \app_addr_r2_reg[22] ,
    ordered_r_lcl_reg_0,
    set_order_q,
    Q,
    I572,
    rstdiv0_sync_r1_reg_rep__14,
    pass_open_bank_r,
    pre_bm_end_r,
    app_rdy_r_reg,
    \app_cmd_r2_reg[0] ,
    idle_r_lcl_reg,
    app_rdy,
    \app_cmd_r2_reg[1] ,
    tail_r,
    rb_hit_busy_r_reg_0,
    pre_wait_r,
    \maintenance_request.maint_rank_r_lcl_reg[0] ,
    maint_req_r,
    periodic_rd_cntr_r_reg,
    \maint_controller.maint_wip_r_lcl_reg ,
    wait_for_maint_r,
    row,
    \req_row_r_lcl_reg[10]_0 ,
    act_wait_r_lcl_reg,
    \grant_r_reg[3] ,
    act_wait_r_lcl_reg_0,
    idle_r_lcl_reg_0,
    \strict_mode.rd_data_buf_addr_r_lcl_reg[2] ,
    \app_addr_r1_reg[25] ,
    \app_addr_r1_reg[9] );
  output [0:0]req_periodic_rd_r;
  output \rd_this_rank_r_reg[0] ;
  output [0:0]req_wr_r;
  output req_priority_r;
  output [0:0]q_has_priority_r_reg;
  output row_hit_r;
  output ordered_r_lcl_reg;
  output q_has_priority_r_reg_0;
  output pass_open_bank_ns;
  output p_52_out;
  output req_bank_rdy_r_reg;
  output start_wtp_timer0;
  output [12:0]\cmd_pipe_plus.mc_address_reg[38] ;
  output [0:0]\cmd_pipe_plus.mc_address_reg[36] ;
  output [3:0]\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] ;
  output [2:0]\cmd_pipe_plus.mc_bank_reg[8] ;
  output [6:0]\cmd_pipe_plus.mc_address_reg[9] ;
  input [0:0]E;
  input periodic_rd_insert;
  input sys_rst;
  input hi_priority;
  input p_67_out;
  input [0:0]\app_addr_r2_reg[22] ;
  input [0:0]ordered_r_lcl_reg_0;
  input set_order_q;
  input [0:0]Q;
  input I572;
  input rstdiv0_sync_r1_reg_rep__14;
  input pass_open_bank_r;
  input pre_bm_end_r;
  input app_rdy_r_reg;
  input \app_cmd_r2_reg[0] ;
  input idle_r_lcl_reg;
  input app_rdy;
  input [0:0]\app_cmd_r2_reg[1] ;
  input tail_r;
  input rb_hit_busy_r_reg_0;
  input pre_wait_r;
  input \maintenance_request.maint_rank_r_lcl_reg[0] ;
  input maint_req_r;
  input periodic_rd_cntr_r_reg;
  input \maint_controller.maint_wip_r_lcl_reg ;
  input wait_for_maint_r;
  input [12:0]row;
  input \req_row_r_lcl_reg[10]_0 ;
  input act_wait_r_lcl_reg;
  input [1:0]\grant_r_reg[3] ;
  input act_wait_r_lcl_reg_0;
  input [0:0]idle_r_lcl_reg_0;
  input [3:0]\strict_mode.rd_data_buf_addr_r_lcl_reg[2] ;
  input [2:0]\app_addr_r1_reg[25] ;
  input [6:0]\app_addr_r1_reg[9] ;

  wire [0:0]E;
  wire I572;
  wire [0:0]Q;
  wire act_wait_r_lcl_reg;
  wire act_wait_r_lcl_reg_0;
  wire [2:0]\app_addr_r1_reg[25] ;
  wire [6:0]\app_addr_r1_reg[9] ;
  wire [0:0]\app_addr_r2_reg[22] ;
  wire \app_cmd_r2_reg[0] ;
  wire [0:0]\app_cmd_r2_reg[1] ;
  wire app_rdy;
  wire app_rdy_r_reg;
  wire [0:0]\cmd_pipe_plus.mc_address_reg[36] ;
  wire [12:0]\cmd_pipe_plus.mc_address_reg[38] ;
  wire [6:0]\cmd_pipe_plus.mc_address_reg[9] ;
  wire [2:0]\cmd_pipe_plus.mc_bank_reg[8] ;
  wire [3:0]\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] ;
  wire [1:0]\grant_r_reg[3] ;
  wire hi_priority;
  wire idle_r_lcl_reg;
  wire [0:0]idle_r_lcl_reg_0;
  wire \maint_controller.maint_wip_r_lcl_reg ;
  wire maint_req_r;
  wire \maintenance_request.maint_rank_r_lcl_reg[0] ;
  wire ordered_r_lcl_reg;
  wire [0:0]ordered_r_lcl_reg_0;
  wire p_52_out;
  wire p_67_out;
  wire pass_open_bank_ns;
  wire pass_open_bank_r;
  wire pass_open_bank_r_lcl_i_2__0_n_0;
  wire periodic_rd_cntr_r_reg;
  wire periodic_rd_insert;
  wire pre_bm_end_r;
  wire pre_wait_r;
  wire [0:0]q_has_priority_r_reg;
  wire q_has_priority_r_reg_0;
  wire rb_hit_busy_r_reg_0;
  wire \rd_this_rank_r_reg[0] ;
  wire rd_wr_ns;
  wire req_bank_rdy_r_reg;
  wire [1:0]req_cmd_r;
  wire \req_cmd_r[0]_i_1__0_n_0 ;
  wire \req_cmd_r[1]_i_1__0_n_0 ;
  wire [0:0]req_periodic_rd_r;
  wire req_priority_r;
  wire \req_row_r_lcl_reg[10]_0 ;
  wire [0:0]req_wr_r;
  wire req_wr_r_lcl0;
  wire [12:0]row;
  wire row_hit_ns;
  wire row_hit_ns_carry_i_1__1_n_0;
  wire row_hit_ns_carry_i_2__1_n_0;
  wire row_hit_ns_carry_i_3__1_n_0;
  wire row_hit_ns_carry_i_4__1_n_0;
  wire row_hit_ns_carry_n_0;
  wire row_hit_ns_carry_n_1;
  wire row_hit_ns_carry_n_2;
  wire row_hit_ns_carry_n_3;
  wire row_hit_r;
  wire rstdiv0_sync_r1_reg_rep__14;
  wire set_order_q;
  wire start_wtp_timer0;
  wire [3:0]\strict_mode.rd_data_buf_addr_r_lcl_reg[2] ;
  wire sys_rst;
  wire tail_r;
  wire wait_for_maint_r;
  wire [3:0]NLW_row_hit_ns_carry_O_UNCONNECTED;
  wire [3:1]NLW_row_hit_ns_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_row_hit_ns_carry__0_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair560" *) 
  LUT5 #(
    .INIT(32'hFFFF7000)) 
    bm_end_r1_i_1__2
       (.I0(\rd_this_rank_r_reg[0] ),
        .I1(req_wr_r),
        .I2(Q),
        .I3(pass_open_bank_r),
        .I4(pre_bm_end_r),
        .O(p_52_out));
  LUT6 #(
    .INIT(64'hCCFCCCDDCCCCCCDD)) 
    \cmd_pipe_plus.mc_address[36]_i_1 
       (.I0(\req_row_r_lcl_reg[10]_0 ),
        .I1(act_wait_r_lcl_reg),
        .I2(\cmd_pipe_plus.mc_address_reg[38] [10]),
        .I3(\grant_r_reg[3] [1]),
        .I4(\grant_r_reg[3] [0]),
        .I5(act_wait_r_lcl_reg_0),
        .O(\cmd_pipe_plus.mc_address_reg[36] ));
  LUT6 #(
    .INIT(64'h00000000EE0E0E0E)) 
    ordered_r_lcl_i_1__1
       (.I0(ordered_r_lcl_reg_0),
        .I1(set_order_q),
        .I2(Q),
        .I3(req_wr_r),
        .I4(\rd_this_rank_r_reg[0] ),
        .I5(I572),
        .O(ordered_r_lcl_reg));
  LUT6 #(
    .INIT(64'h5555555500004000)) 
    pass_open_bank_r_lcl_i_1__2
       (.I0(q_has_priority_r_reg_0),
        .I1(pass_open_bank_r_lcl_i_2__0_n_0),
        .I2(tail_r),
        .I3(rb_hit_busy_r_reg_0),
        .I4(pre_wait_r),
        .I5(pass_open_bank_r),
        .O(pass_open_bank_ns));
  LUT6 #(
    .INIT(64'hAAAAAAAA8888AA8A)) 
    pass_open_bank_r_lcl_i_2__0
       (.I0(row_hit_r),
        .I1(\maintenance_request.maint_rank_r_lcl_reg[0] ),
        .I2(maint_req_r),
        .I3(periodic_rd_cntr_r_reg),
        .I4(\maint_controller.maint_wip_r_lcl_reg ),
        .I5(wait_for_maint_r),
        .O(pass_open_bank_r_lcl_i_2__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFBFAAAAAA)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[2]_i_1__0 
       (.I0(rstdiv0_sync_r1_reg_rep__14),
        .I1(\rd_this_rank_r_reg[0] ),
        .I2(req_wr_r),
        .I3(Q),
        .I4(pass_open_bank_r),
        .I5(pre_bm_end_r),
        .O(q_has_priority_r_reg_0));
  FDRE rb_hit_busy_r_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_67_out),
        .Q(q_has_priority_r_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair561" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    rd_wr_r_lcl_i_1__0
       (.I0(\rd_this_rank_r_reg[0] ),
        .I1(Q),
        .I2(idle_r_lcl_reg),
        .I3(\app_cmd_r2_reg[0] ),
        .O(rd_wr_ns));
  FDRE rd_wr_r_lcl_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(rd_wr_ns),
        .Q(\rd_this_rank_r_reg[0] ),
        .R(1'b0));
  FDRE \req_bank_r_lcl_reg[0] 
       (.C(sys_rst),
        .CE(E),
        .D(\app_addr_r1_reg[25] [0]),
        .Q(\cmd_pipe_plus.mc_bank_reg[8] [0]),
        .R(1'b0));
  FDRE \req_bank_r_lcl_reg[1] 
       (.C(sys_rst),
        .CE(E),
        .D(\app_addr_r1_reg[25] [1]),
        .Q(\cmd_pipe_plus.mc_bank_reg[8] [1]),
        .R(1'b0));
  FDRE \req_bank_r_lcl_reg[2] 
       (.C(sys_rst),
        .CE(E),
        .D(\app_addr_r1_reg[25] [2]),
        .Q(\cmd_pipe_plus.mc_bank_reg[8] [2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair560" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    req_bank_rdy_r_i_5
       (.I0(Q),
        .I1(req_wr_r),
        .I2(\rd_this_rank_r_reg[0] ),
        .O(req_bank_rdy_r_reg));
  (* SOFT_HLUTNM = "soft_lutpair561" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \req_cmd_r[0]_i_1__0 
       (.I0(req_cmd_r[0]),
        .I1(idle_r_lcl_reg),
        .I2(\app_cmd_r2_reg[0] ),
        .O(\req_cmd_r[0]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h88888B88)) 
    \req_cmd_r[1]_i_1__0 
       (.I0(req_cmd_r[1]),
        .I1(idle_r_lcl_reg),
        .I2(app_rdy),
        .I3(\app_cmd_r2_reg[1] ),
        .I4(periodic_rd_insert),
        .O(\req_cmd_r[1]_i_1__0_n_0 ));
  FDRE \req_cmd_r_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\req_cmd_r[0]_i_1__0_n_0 ),
        .Q(req_cmd_r[0]),
        .R(1'b0));
  FDRE \req_cmd_r_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\req_cmd_r[1]_i_1__0_n_0 ),
        .Q(req_cmd_r[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[3] 
       (.C(sys_rst),
        .CE(E),
        .D(\app_addr_r1_reg[9] [0]),
        .Q(\cmd_pipe_plus.mc_address_reg[9] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[4] 
       (.C(sys_rst),
        .CE(E),
        .D(\app_addr_r1_reg[9] [1]),
        .Q(\cmd_pipe_plus.mc_address_reg[9] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[5] 
       (.C(sys_rst),
        .CE(E),
        .D(\app_addr_r1_reg[9] [2]),
        .Q(\cmd_pipe_plus.mc_address_reg[9] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[6] 
       (.C(sys_rst),
        .CE(E),
        .D(\app_addr_r1_reg[9] [3]),
        .Q(\cmd_pipe_plus.mc_address_reg[9] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[7] 
       (.C(sys_rst),
        .CE(E),
        .D(\app_addr_r1_reg[9] [4]),
        .Q(\cmd_pipe_plus.mc_address_reg[9] [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[8] 
       (.C(sys_rst),
        .CE(E),
        .D(\app_addr_r1_reg[9] [5]),
        .Q(\cmd_pipe_plus.mc_address_reg[9] [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[9] 
       (.C(sys_rst),
        .CE(E),
        .D(\app_addr_r1_reg[9] [6]),
        .Q(\cmd_pipe_plus.mc_address_reg[9] [6]),
        .R(1'b0));
  FDRE \req_data_buf_addr_r_reg[0] 
       (.C(sys_rst),
        .CE(idle_r_lcl_reg_0),
        .D(\strict_mode.rd_data_buf_addr_r_lcl_reg[2] [0]),
        .Q(\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] [0]),
        .R(1'b0));
  FDRE \req_data_buf_addr_r_reg[1] 
       (.C(sys_rst),
        .CE(idle_r_lcl_reg_0),
        .D(\strict_mode.rd_data_buf_addr_r_lcl_reg[2] [1]),
        .Q(\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] [1]),
        .R(1'b0));
  FDRE \req_data_buf_addr_r_reg[2] 
       (.C(sys_rst),
        .CE(idle_r_lcl_reg_0),
        .D(\strict_mode.rd_data_buf_addr_r_lcl_reg[2] [2]),
        .Q(\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] [2]),
        .R(1'b0));
  FDRE \req_data_buf_addr_r_reg[3] 
       (.C(sys_rst),
        .CE(idle_r_lcl_reg_0),
        .D(\strict_mode.rd_data_buf_addr_r_lcl_reg[2] [3]),
        .Q(\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] [3]),
        .R(1'b0));
  FDRE req_periodic_rd_r_lcl_reg
       (.C(sys_rst),
        .CE(E),
        .D(periodic_rd_insert),
        .Q(req_periodic_rd_r),
        .R(1'b0));
  FDRE req_priority_r_reg
       (.C(sys_rst),
        .CE(E),
        .D(hi_priority),
        .Q(req_priority_r),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[0] 
       (.C(sys_rst),
        .CE(E),
        .D(row[0]),
        .Q(\cmd_pipe_plus.mc_address_reg[38] [0]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[10] 
       (.C(sys_rst),
        .CE(E),
        .D(row[10]),
        .Q(\cmd_pipe_plus.mc_address_reg[38] [10]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[11] 
       (.C(sys_rst),
        .CE(E),
        .D(row[11]),
        .Q(\cmd_pipe_plus.mc_address_reg[38] [11]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[12] 
       (.C(sys_rst),
        .CE(E),
        .D(row[12]),
        .Q(\cmd_pipe_plus.mc_address_reg[38] [12]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[1] 
       (.C(sys_rst),
        .CE(E),
        .D(row[1]),
        .Q(\cmd_pipe_plus.mc_address_reg[38] [1]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[2] 
       (.C(sys_rst),
        .CE(E),
        .D(row[2]),
        .Q(\cmd_pipe_plus.mc_address_reg[38] [2]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[3] 
       (.C(sys_rst),
        .CE(E),
        .D(row[3]),
        .Q(\cmd_pipe_plus.mc_address_reg[38] [3]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[4] 
       (.C(sys_rst),
        .CE(E),
        .D(row[4]),
        .Q(\cmd_pipe_plus.mc_address_reg[38] [4]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[5] 
       (.C(sys_rst),
        .CE(E),
        .D(row[5]),
        .Q(\cmd_pipe_plus.mc_address_reg[38] [5]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[6] 
       (.C(sys_rst),
        .CE(E),
        .D(row[6]),
        .Q(\cmd_pipe_plus.mc_address_reg[38] [6]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[7] 
       (.C(sys_rst),
        .CE(E),
        .D(row[7]),
        .Q(\cmd_pipe_plus.mc_address_reg[38] [7]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[8] 
       (.C(sys_rst),
        .CE(E),
        .D(row[8]),
        .Q(\cmd_pipe_plus.mc_address_reg[38] [8]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[9] 
       (.C(sys_rst),
        .CE(E),
        .D(row[9]),
        .Q(\cmd_pipe_plus.mc_address_reg[38] [9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hCCAFFFAF)) 
    req_wr_r_lcl_i_1__0
       (.I0(app_rdy_r_reg),
        .I1(req_cmd_r[1]),
        .I2(\app_cmd_r2_reg[0] ),
        .I3(idle_r_lcl_reg),
        .I4(req_cmd_r[0]),
        .O(req_wr_r_lcl0));
  FDRE req_wr_r_lcl_reg
       (.C(sys_rst),
        .CE(E),
        .D(req_wr_r_lcl0),
        .Q(req_wr_r),
        .R(1'b0));
  CARRY4 row_hit_ns_carry
       (.CI(1'b0),
        .CO({row_hit_ns_carry_n_0,row_hit_ns_carry_n_1,row_hit_ns_carry_n_2,row_hit_ns_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_row_hit_ns_carry_O_UNCONNECTED[3:0]),
        .S({row_hit_ns_carry_i_1__1_n_0,row_hit_ns_carry_i_2__1_n_0,row_hit_ns_carry_i_3__1_n_0,row_hit_ns_carry_i_4__1_n_0}));
  CARRY4 row_hit_ns_carry__0
       (.CI(row_hit_ns_carry_n_0),
        .CO({NLW_row_hit_ns_carry__0_CO_UNCONNECTED[3:1],row_hit_ns}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_row_hit_ns_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,\app_addr_r2_reg[22] }));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row_hit_ns_carry_i_1__1
       (.I0(\cmd_pipe_plus.mc_address_reg[38] [11]),
        .I1(row[11]),
        .I2(\cmd_pipe_plus.mc_address_reg[38] [10]),
        .I3(row[10]),
        .I4(row[9]),
        .I5(\cmd_pipe_plus.mc_address_reg[38] [9]),
        .O(row_hit_ns_carry_i_1__1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row_hit_ns_carry_i_2__1
       (.I0(\cmd_pipe_plus.mc_address_reg[38] [8]),
        .I1(row[8]),
        .I2(\cmd_pipe_plus.mc_address_reg[38] [6]),
        .I3(row[6]),
        .I4(row[7]),
        .I5(\cmd_pipe_plus.mc_address_reg[38] [7]),
        .O(row_hit_ns_carry_i_2__1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row_hit_ns_carry_i_3__1
       (.I0(\cmd_pipe_plus.mc_address_reg[38] [5]),
        .I1(row[5]),
        .I2(\cmd_pipe_plus.mc_address_reg[38] [4]),
        .I3(row[4]),
        .I4(row[3]),
        .I5(\cmd_pipe_plus.mc_address_reg[38] [3]),
        .O(row_hit_ns_carry_i_3__1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row_hit_ns_carry_i_4__1
       (.I0(\cmd_pipe_plus.mc_address_reg[38] [2]),
        .I1(row[2]),
        .I2(\cmd_pipe_plus.mc_address_reg[38] [0]),
        .I3(row[0]),
        .I4(row[1]),
        .I5(\cmd_pipe_plus.mc_address_reg[38] [1]),
        .O(row_hit_ns_carry_i_4__1_n_0));
  FDRE row_hit_r_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(row_hit_ns),
        .Q(row_hit_r),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \wr_this_rank_r[0]_i_1__2 
       (.I0(\rd_this_rank_r_reg[0] ),
        .O(start_wtp_timer0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_0_bank_compare" *) 
module Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_bank_compare_1
   (req_periodic_rd_r,
    \rd_this_rank_r_reg[0] ,
    req_wr_r,
    req_priority_r,
    q_has_priority_r_reg,
    row_hit_r,
    ordered_r_lcl_reg,
    head_r_lcl_reg,
    pass_open_bank_ns,
    q_has_priority_r_reg_0,
    req_bank_rdy_r_reg,
    start_wtp_timer0,
    \cmd_pipe_plus.mc_address_reg[25] ,
    \cmd_pipe_plus.mc_address_reg[36] ,
    \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] ,
    \cmd_pipe_plus.mc_bank_reg[5] ,
    \cmd_pipe_plus.mc_address_reg[9] ,
    E,
    periodic_rd_insert,
    sys_rst,
    hi_priority,
    p_106_out,
    \app_addr_r2_reg[22] ,
    ordered_r_lcl_reg_0,
    set_order_q,
    Q,
    I572,
    p_130_out,
    pass_open_bank_r,
    pre_bm_end_r,
    app_rdy_r_reg,
    \app_cmd_r2_reg[0] ,
    idle_r_lcl_reg,
    app_rdy,
    \app_cmd_r2_reg[1] ,
    tail_r,
    app_rdy_r_reg_0,
    pre_wait_r,
    rstdiv0_sync_r1_reg_rep__14,
    \maintenance_request.maint_rank_r_lcl_reg[0] ,
    maint_req_r,
    periodic_rd_cntr_r_reg,
    \maint_controller.maint_wip_r_lcl_reg ,
    wait_for_maint_r,
    row,
    act_wait_r_lcl_reg,
    \grant_r_reg[1] ,
    act_wait_r_lcl_reg_0,
    \req_row_r_lcl_reg[10]_0 ,
    idle_r_lcl_reg_0,
    \strict_mode.rd_data_buf_addr_r_lcl_reg[2] ,
    \app_addr_r1_reg[25] ,
    \app_addr_r1_reg[9] );
  output [0:0]req_periodic_rd_r;
  output \rd_this_rank_r_reg[0] ;
  output [0:0]req_wr_r;
  output req_priority_r;
  output [0:0]q_has_priority_r_reg;
  output row_hit_r;
  output ordered_r_lcl_reg;
  output head_r_lcl_reg;
  output pass_open_bank_ns;
  output q_has_priority_r_reg_0;
  output req_bank_rdy_r_reg;
  output start_wtp_timer0;
  output [12:0]\cmd_pipe_plus.mc_address_reg[25] ;
  output \cmd_pipe_plus.mc_address_reg[36] ;
  output [3:0]\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] ;
  output [2:0]\cmd_pipe_plus.mc_bank_reg[5] ;
  output [6:0]\cmd_pipe_plus.mc_address_reg[9] ;
  input [0:0]E;
  input periodic_rd_insert;
  input sys_rst;
  input hi_priority;
  input p_106_out;
  input [0:0]\app_addr_r2_reg[22] ;
  input [0:0]ordered_r_lcl_reg_0;
  input set_order_q;
  input [0:0]Q;
  input I572;
  input p_130_out;
  input pass_open_bank_r;
  input pre_bm_end_r;
  input app_rdy_r_reg;
  input \app_cmd_r2_reg[0] ;
  input idle_r_lcl_reg;
  input app_rdy;
  input [0:0]\app_cmd_r2_reg[1] ;
  input tail_r;
  input app_rdy_r_reg_0;
  input pre_wait_r;
  input rstdiv0_sync_r1_reg_rep__14;
  input \maintenance_request.maint_rank_r_lcl_reg[0] ;
  input maint_req_r;
  input periodic_rd_cntr_r_reg;
  input \maint_controller.maint_wip_r_lcl_reg ;
  input wait_for_maint_r;
  input [12:0]row;
  input act_wait_r_lcl_reg;
  input [1:0]\grant_r_reg[1] ;
  input [0:0]act_wait_r_lcl_reg_0;
  input [0:0]\req_row_r_lcl_reg[10]_0 ;
  input [0:0]idle_r_lcl_reg_0;
  input [3:0]\strict_mode.rd_data_buf_addr_r_lcl_reg[2] ;
  input [2:0]\app_addr_r1_reg[25] ;
  input [6:0]\app_addr_r1_reg[9] ;

  wire [0:0]E;
  wire I572;
  wire [0:0]Q;
  wire act_wait_r_lcl_reg;
  wire [0:0]act_wait_r_lcl_reg_0;
  wire [2:0]\app_addr_r1_reg[25] ;
  wire [6:0]\app_addr_r1_reg[9] ;
  wire [0:0]\app_addr_r2_reg[22] ;
  wire \app_cmd_r2_reg[0] ;
  wire [0:0]\app_cmd_r2_reg[1] ;
  wire app_rdy;
  wire app_rdy_r_reg;
  wire app_rdy_r_reg_0;
  wire [12:0]\cmd_pipe_plus.mc_address_reg[25] ;
  wire \cmd_pipe_plus.mc_address_reg[36] ;
  wire [6:0]\cmd_pipe_plus.mc_address_reg[9] ;
  wire [2:0]\cmd_pipe_plus.mc_bank_reg[5] ;
  wire [3:0]\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] ;
  wire [1:0]\grant_r_reg[1] ;
  wire head_r_lcl_reg;
  wire hi_priority;
  wire idle_r_lcl_reg;
  wire [0:0]idle_r_lcl_reg_0;
  wire \maint_controller.maint_wip_r_lcl_reg ;
  wire maint_req_r;
  wire \maintenance_request.maint_rank_r_lcl_reg[0] ;
  wire ordered_r_lcl_reg;
  wire [0:0]ordered_r_lcl_reg_0;
  wire p_106_out;
  wire p_130_out;
  wire pass_open_bank_ns;
  wire pass_open_bank_r;
  wire pass_open_bank_r_lcl_i_2__1_n_0;
  wire periodic_rd_cntr_r_reg;
  wire periodic_rd_insert;
  wire pre_bm_end_r;
  wire pre_wait_r;
  wire [0:0]q_has_priority_r_reg;
  wire q_has_priority_r_reg_0;
  wire \rd_this_rank_r_reg[0] ;
  wire rd_wr_ns;
  wire req_bank_rdy_r_reg;
  wire [1:0]req_cmd_r;
  wire \req_cmd_r[0]_i_1_n_0 ;
  wire \req_cmd_r[1]_i_1_n_0 ;
  wire [0:0]req_periodic_rd_r;
  wire req_priority_r;
  wire [0:0]\req_row_r_lcl_reg[10]_0 ;
  wire [0:0]req_wr_r;
  wire req_wr_r_lcl0;
  wire [12:0]row;
  wire row_hit_ns;
  wire row_hit_ns_carry_i_1__0_n_0;
  wire row_hit_ns_carry_i_2__0_n_0;
  wire row_hit_ns_carry_i_3__0_n_0;
  wire row_hit_ns_carry_i_4__0_n_0;
  wire row_hit_ns_carry_n_0;
  wire row_hit_ns_carry_n_1;
  wire row_hit_ns_carry_n_2;
  wire row_hit_ns_carry_n_3;
  wire row_hit_r;
  wire rstdiv0_sync_r1_reg_rep__14;
  wire set_order_q;
  wire start_wtp_timer0;
  wire [3:0]\strict_mode.rd_data_buf_addr_r_lcl_reg[2] ;
  wire sys_rst;
  wire tail_r;
  wire wait_for_maint_r;
  wire [3:0]NLW_row_hit_ns_carry_O_UNCONNECTED;
  wire [3:1]NLW_row_hit_ns_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_row_hit_ns_carry__0_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'h707F7F7F7F7F7F7F)) 
    \cmd_pipe_plus.mc_address[36]_i_2 
       (.I0(\cmd_pipe_plus.mc_address_reg[25] [10]),
        .I1(act_wait_r_lcl_reg),
        .I2(\grant_r_reg[1] [1]),
        .I3(\grant_r_reg[1] [0]),
        .I4(act_wait_r_lcl_reg_0),
        .I5(\req_row_r_lcl_reg[10]_0 ),
        .O(\cmd_pipe_plus.mc_address_reg[36] ));
  LUT6 #(
    .INIT(64'h0000000040555555)) 
    head_r_lcl_i_3__2
       (.I0(p_130_out),
        .I1(\rd_this_rank_r_reg[0] ),
        .I2(req_wr_r),
        .I3(Q),
        .I4(pass_open_bank_r),
        .I5(pre_bm_end_r),
        .O(head_r_lcl_reg));
  LUT6 #(
    .INIT(64'h00000000EE0E0E0E)) 
    ordered_r_lcl_i_1__0
       (.I0(ordered_r_lcl_reg_0),
        .I1(set_order_q),
        .I2(Q),
        .I3(req_wr_r),
        .I4(\rd_this_rank_r_reg[0] ),
        .I5(I572),
        .O(ordered_r_lcl_reg));
  LUT6 #(
    .INIT(64'h5555555500004000)) 
    pass_open_bank_r_lcl_i_1
       (.I0(q_has_priority_r_reg_0),
        .I1(pass_open_bank_r_lcl_i_2__1_n_0),
        .I2(tail_r),
        .I3(app_rdy_r_reg_0),
        .I4(pre_wait_r),
        .I5(pass_open_bank_r),
        .O(pass_open_bank_ns));
  LUT6 #(
    .INIT(64'hAAAAAAAA8888AA8A)) 
    pass_open_bank_r_lcl_i_2__1
       (.I0(row_hit_r),
        .I1(\maintenance_request.maint_rank_r_lcl_reg[0] ),
        .I2(maint_req_r),
        .I3(periodic_rd_cntr_r_reg),
        .I4(\maint_controller.maint_wip_r_lcl_reg ),
        .I5(wait_for_maint_r),
        .O(pass_open_bank_r_lcl_i_2__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFBFAAAAAA)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[1]_i_1 
       (.I0(rstdiv0_sync_r1_reg_rep__14),
        .I1(\rd_this_rank_r_reg[0] ),
        .I2(req_wr_r),
        .I3(Q),
        .I4(pass_open_bank_r),
        .I5(pre_bm_end_r),
        .O(q_has_priority_r_reg_0));
  FDRE rb_hit_busy_r_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_106_out),
        .Q(q_has_priority_r_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair550" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    rd_wr_r_lcl_i_1
       (.I0(\rd_this_rank_r_reg[0] ),
        .I1(Q),
        .I2(idle_r_lcl_reg),
        .I3(\app_cmd_r2_reg[0] ),
        .O(rd_wr_ns));
  FDRE rd_wr_r_lcl_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(rd_wr_ns),
        .Q(\rd_this_rank_r_reg[0] ),
        .R(1'b0));
  FDRE \req_bank_r_lcl_reg[0] 
       (.C(sys_rst),
        .CE(E),
        .D(\app_addr_r1_reg[25] [0]),
        .Q(\cmd_pipe_plus.mc_bank_reg[5] [0]),
        .R(1'b0));
  FDRE \req_bank_r_lcl_reg[1] 
       (.C(sys_rst),
        .CE(E),
        .D(\app_addr_r1_reg[25] [1]),
        .Q(\cmd_pipe_plus.mc_bank_reg[5] [1]),
        .R(1'b0));
  FDRE \req_bank_r_lcl_reg[2] 
       (.C(sys_rst),
        .CE(E),
        .D(\app_addr_r1_reg[25] [2]),
        .Q(\cmd_pipe_plus.mc_bank_reg[5] [2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair550" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    req_bank_rdy_r_i_3
       (.I0(Q),
        .I1(req_wr_r),
        .I2(\rd_this_rank_r_reg[0] ),
        .O(req_bank_rdy_r_reg));
  LUT3 #(
    .INIT(8'hB8)) 
    \req_cmd_r[0]_i_1 
       (.I0(req_cmd_r[0]),
        .I1(idle_r_lcl_reg),
        .I2(\app_cmd_r2_reg[0] ),
        .O(\req_cmd_r[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h88888B88)) 
    \req_cmd_r[1]_i_1 
       (.I0(req_cmd_r[1]),
        .I1(idle_r_lcl_reg),
        .I2(app_rdy),
        .I3(\app_cmd_r2_reg[1] ),
        .I4(periodic_rd_insert),
        .O(\req_cmd_r[1]_i_1_n_0 ));
  FDRE \req_cmd_r_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\req_cmd_r[0]_i_1_n_0 ),
        .Q(req_cmd_r[0]),
        .R(1'b0));
  FDRE \req_cmd_r_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\req_cmd_r[1]_i_1_n_0 ),
        .Q(req_cmd_r[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[3] 
       (.C(sys_rst),
        .CE(E),
        .D(\app_addr_r1_reg[9] [0]),
        .Q(\cmd_pipe_plus.mc_address_reg[9] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[4] 
       (.C(sys_rst),
        .CE(E),
        .D(\app_addr_r1_reg[9] [1]),
        .Q(\cmd_pipe_plus.mc_address_reg[9] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[5] 
       (.C(sys_rst),
        .CE(E),
        .D(\app_addr_r1_reg[9] [2]),
        .Q(\cmd_pipe_plus.mc_address_reg[9] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[6] 
       (.C(sys_rst),
        .CE(E),
        .D(\app_addr_r1_reg[9] [3]),
        .Q(\cmd_pipe_plus.mc_address_reg[9] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[7] 
       (.C(sys_rst),
        .CE(E),
        .D(\app_addr_r1_reg[9] [4]),
        .Q(\cmd_pipe_plus.mc_address_reg[9] [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[8] 
       (.C(sys_rst),
        .CE(E),
        .D(\app_addr_r1_reg[9] [5]),
        .Q(\cmd_pipe_plus.mc_address_reg[9] [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[9] 
       (.C(sys_rst),
        .CE(E),
        .D(\app_addr_r1_reg[9] [6]),
        .Q(\cmd_pipe_plus.mc_address_reg[9] [6]),
        .R(1'b0));
  FDRE \req_data_buf_addr_r_reg[0] 
       (.C(sys_rst),
        .CE(idle_r_lcl_reg_0),
        .D(\strict_mode.rd_data_buf_addr_r_lcl_reg[2] [0]),
        .Q(\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] [0]),
        .R(1'b0));
  FDRE \req_data_buf_addr_r_reg[1] 
       (.C(sys_rst),
        .CE(idle_r_lcl_reg_0),
        .D(\strict_mode.rd_data_buf_addr_r_lcl_reg[2] [1]),
        .Q(\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] [1]),
        .R(1'b0));
  FDRE \req_data_buf_addr_r_reg[2] 
       (.C(sys_rst),
        .CE(idle_r_lcl_reg_0),
        .D(\strict_mode.rd_data_buf_addr_r_lcl_reg[2] [2]),
        .Q(\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] [2]),
        .R(1'b0));
  FDRE \req_data_buf_addr_r_reg[3] 
       (.C(sys_rst),
        .CE(idle_r_lcl_reg_0),
        .D(\strict_mode.rd_data_buf_addr_r_lcl_reg[2] [3]),
        .Q(\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] [3]),
        .R(1'b0));
  FDRE req_periodic_rd_r_lcl_reg
       (.C(sys_rst),
        .CE(E),
        .D(periodic_rd_insert),
        .Q(req_periodic_rd_r),
        .R(1'b0));
  FDRE req_priority_r_reg
       (.C(sys_rst),
        .CE(E),
        .D(hi_priority),
        .Q(req_priority_r),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[0] 
       (.C(sys_rst),
        .CE(E),
        .D(row[0]),
        .Q(\cmd_pipe_plus.mc_address_reg[25] [0]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[10] 
       (.C(sys_rst),
        .CE(E),
        .D(row[10]),
        .Q(\cmd_pipe_plus.mc_address_reg[25] [10]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[11] 
       (.C(sys_rst),
        .CE(E),
        .D(row[11]),
        .Q(\cmd_pipe_plus.mc_address_reg[25] [11]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[12] 
       (.C(sys_rst),
        .CE(E),
        .D(row[12]),
        .Q(\cmd_pipe_plus.mc_address_reg[25] [12]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[1] 
       (.C(sys_rst),
        .CE(E),
        .D(row[1]),
        .Q(\cmd_pipe_plus.mc_address_reg[25] [1]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[2] 
       (.C(sys_rst),
        .CE(E),
        .D(row[2]),
        .Q(\cmd_pipe_plus.mc_address_reg[25] [2]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[3] 
       (.C(sys_rst),
        .CE(E),
        .D(row[3]),
        .Q(\cmd_pipe_plus.mc_address_reg[25] [3]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[4] 
       (.C(sys_rst),
        .CE(E),
        .D(row[4]),
        .Q(\cmd_pipe_plus.mc_address_reg[25] [4]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[5] 
       (.C(sys_rst),
        .CE(E),
        .D(row[5]),
        .Q(\cmd_pipe_plus.mc_address_reg[25] [5]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[6] 
       (.C(sys_rst),
        .CE(E),
        .D(row[6]),
        .Q(\cmd_pipe_plus.mc_address_reg[25] [6]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[7] 
       (.C(sys_rst),
        .CE(E),
        .D(row[7]),
        .Q(\cmd_pipe_plus.mc_address_reg[25] [7]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[8] 
       (.C(sys_rst),
        .CE(E),
        .D(row[8]),
        .Q(\cmd_pipe_plus.mc_address_reg[25] [8]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[9] 
       (.C(sys_rst),
        .CE(E),
        .D(row[9]),
        .Q(\cmd_pipe_plus.mc_address_reg[25] [9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hCCAFFFAF)) 
    req_wr_r_lcl_i_1
       (.I0(app_rdy_r_reg),
        .I1(req_cmd_r[1]),
        .I2(\app_cmd_r2_reg[0] ),
        .I3(idle_r_lcl_reg),
        .I4(req_cmd_r[0]),
        .O(req_wr_r_lcl0));
  FDRE req_wr_r_lcl_reg
       (.C(sys_rst),
        .CE(E),
        .D(req_wr_r_lcl0),
        .Q(req_wr_r),
        .R(1'b0));
  CARRY4 row_hit_ns_carry
       (.CI(1'b0),
        .CO({row_hit_ns_carry_n_0,row_hit_ns_carry_n_1,row_hit_ns_carry_n_2,row_hit_ns_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_row_hit_ns_carry_O_UNCONNECTED[3:0]),
        .S({row_hit_ns_carry_i_1__0_n_0,row_hit_ns_carry_i_2__0_n_0,row_hit_ns_carry_i_3__0_n_0,row_hit_ns_carry_i_4__0_n_0}));
  CARRY4 row_hit_ns_carry__0
       (.CI(row_hit_ns_carry_n_0),
        .CO({NLW_row_hit_ns_carry__0_CO_UNCONNECTED[3:1],row_hit_ns}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_row_hit_ns_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,\app_addr_r2_reg[22] }));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row_hit_ns_carry_i_1__0
       (.I0(\cmd_pipe_plus.mc_address_reg[25] [11]),
        .I1(row[11]),
        .I2(\cmd_pipe_plus.mc_address_reg[25] [9]),
        .I3(row[9]),
        .I4(row[10]),
        .I5(\cmd_pipe_plus.mc_address_reg[25] [10]),
        .O(row_hit_ns_carry_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row_hit_ns_carry_i_2__0
       (.I0(\cmd_pipe_plus.mc_address_reg[25] [8]),
        .I1(row[8]),
        .I2(\cmd_pipe_plus.mc_address_reg[25] [7]),
        .I3(row[7]),
        .I4(row[6]),
        .I5(\cmd_pipe_plus.mc_address_reg[25] [6]),
        .O(row_hit_ns_carry_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row_hit_ns_carry_i_3__0
       (.I0(\cmd_pipe_plus.mc_address_reg[25] [5]),
        .I1(row[5]),
        .I2(\cmd_pipe_plus.mc_address_reg[25] [3]),
        .I3(row[3]),
        .I4(row[4]),
        .I5(\cmd_pipe_plus.mc_address_reg[25] [4]),
        .O(row_hit_ns_carry_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row_hit_ns_carry_i_4__0
       (.I0(\cmd_pipe_plus.mc_address_reg[25] [2]),
        .I1(row[2]),
        .I2(\cmd_pipe_plus.mc_address_reg[25] [0]),
        .I3(row[0]),
        .I4(row[1]),
        .I5(\cmd_pipe_plus.mc_address_reg[25] [1]),
        .O(row_hit_ns_carry_i_4__0_n_0));
  FDRE row_hit_r_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(row_hit_ns),
        .Q(row_hit_r),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \wr_this_rank_r[0]_i_1__1 
       (.I0(\rd_this_rank_r_reg[0] ),
        .O(start_wtp_timer0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_0_bank_compare" *) 
module Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_bank_compare_2
   (req_periodic_rd_r,
    \rd_this_rank_r_reg[0] ,
    req_wr_r,
    req_priority_r,
    q_has_priority_r_reg,
    row_hit_r,
    ordered_r_lcl_reg,
    \order_q_r_reg[1] ,
    req_bank_rdy_r_reg,
    \grant_r_reg[2] ,
    start_wtp_timer0,
    pass_open_bank_r_lcl_reg,
    \cmd_pipe_plus.mc_address_reg[25] ,
    head_r_lcl_reg,
    head_r_lcl_reg_0,
    \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] ,
    \cmd_pipe_plus.mc_bank_reg[5] ,
    \cmd_pipe_plus.mc_address_reg[9] ,
    E,
    periodic_rd_insert,
    sys_rst,
    hi_priority,
    p_145_out,
    S,
    ordered_r,
    set_order_q,
    Q,
    I572,
    ordered_r_lcl_reg_0,
    \grant_r_reg[1] ,
    \grant_r_reg[3] ,
    \grant_r_reg[2]_0 ,
    app_rdy_r_reg,
    \app_cmd_r2_reg[0] ,
    idle_r_lcl_reg,
    app_rdy,
    \app_cmd_r2_reg[1] ,
    \maintenance_request.maint_rank_r_lcl_reg[0] ,
    maint_req_r,
    periodic_rd_cntr_r_reg,
    \maint_controller.maint_wip_r_lcl_reg ,
    wait_for_maint_r,
    row,
    rb_hit_busy_r_reg_0,
    idle_r_lcl_reg_0,
    \strict_mode.rd_data_buf_addr_r_lcl_reg[2] ,
    \app_addr_r1_reg[25] ,
    \app_addr_r1_reg[9] );
  output [0:0]req_periodic_rd_r;
  output \rd_this_rank_r_reg[0] ;
  output [0:0]req_wr_r;
  output req_priority_r;
  output q_has_priority_r_reg;
  output row_hit_r;
  output ordered_r_lcl_reg;
  output \order_q_r_reg[1] ;
  output req_bank_rdy_r_reg;
  output \grant_r_reg[2] ;
  output start_wtp_timer0;
  output pass_open_bank_r_lcl_reg;
  output [12:0]\cmd_pipe_plus.mc_address_reg[25] ;
  output head_r_lcl_reg;
  output head_r_lcl_reg_0;
  output [3:0]\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] ;
  output [2:0]\cmd_pipe_plus.mc_bank_reg[5] ;
  output [6:0]\cmd_pipe_plus.mc_address_reg[9] ;
  input [0:0]E;
  input periodic_rd_insert;
  input sys_rst;
  input hi_priority;
  input p_145_out;
  input [0:0]S;
  input [0:0]ordered_r;
  input set_order_q;
  input [0:0]Q;
  input I572;
  input [2:0]ordered_r_lcl_reg_0;
  input \grant_r_reg[1] ;
  input \grant_r_reg[3] ;
  input \grant_r_reg[2]_0 ;
  input app_rdy_r_reg;
  input \app_cmd_r2_reg[0] ;
  input idle_r_lcl_reg;
  input app_rdy;
  input [0:0]\app_cmd_r2_reg[1] ;
  input \maintenance_request.maint_rank_r_lcl_reg[0] ;
  input maint_req_r;
  input periodic_rd_cntr_r_reg;
  input \maint_controller.maint_wip_r_lcl_reg ;
  input wait_for_maint_r;
  input [12:0]row;
  input [2:0]rb_hit_busy_r_reg_0;
  input [0:0]idle_r_lcl_reg_0;
  input [3:0]\strict_mode.rd_data_buf_addr_r_lcl_reg[2] ;
  input [2:0]\app_addr_r1_reg[25] ;
  input [6:0]\app_addr_r1_reg[9] ;

  wire [0:0]E;
  wire I572;
  wire [0:0]Q;
  wire [0:0]S;
  wire [2:0]\app_addr_r1_reg[25] ;
  wire [6:0]\app_addr_r1_reg[9] ;
  wire \app_cmd_r2_reg[0] ;
  wire [0:0]\app_cmd_r2_reg[1] ;
  wire app_rdy;
  wire app_rdy_r_reg;
  wire [12:0]\cmd_pipe_plus.mc_address_reg[25] ;
  wire [6:0]\cmd_pipe_plus.mc_address_reg[9] ;
  wire [2:0]\cmd_pipe_plus.mc_bank_reg[5] ;
  wire [3:0]\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] ;
  wire \grant_r_reg[1] ;
  wire \grant_r_reg[2] ;
  wire \grant_r_reg[2]_0 ;
  wire \grant_r_reg[3] ;
  wire head_r_lcl_reg;
  wire head_r_lcl_reg_0;
  wire hi_priority;
  wire idle_r_lcl_reg;
  wire [0:0]idle_r_lcl_reg_0;
  wire \maint_controller.maint_wip_r_lcl_reg ;
  wire maint_req_r;
  wire \maintenance_request.maint_rank_r_lcl_reg[0] ;
  wire \order_q_r_reg[1] ;
  wire [0:0]ordered_r;
  wire ordered_r_lcl_reg;
  wire [2:0]ordered_r_lcl_reg_0;
  wire p_145_out;
  wire pass_open_bank_r_lcl_reg;
  wire periodic_rd_cntr_r_reg;
  wire periodic_rd_insert;
  wire q_has_priority_r_reg;
  wire [2:0]rb_hit_busy_r_reg_0;
  wire \rd_this_rank_r_reg[0] ;
  wire rd_wr_ns;
  wire req_bank_rdy_r_reg;
  wire [1:0]req_cmd_r;
  wire \req_cmd_r[0]_i_1__2_n_0 ;
  wire \req_cmd_r[1]_i_1__2_n_0 ;
  wire [0:0]req_periodic_rd_r;
  wire req_priority_r;
  wire [0:0]req_wr_r;
  wire req_wr_r_lcl0;
  wire [12:0]row;
  wire row_hit_ns;
  wire row_hit_ns_carry_i_1_n_0;
  wire row_hit_ns_carry_i_2_n_0;
  wire row_hit_ns_carry_i_3_n_0;
  wire row_hit_ns_carry_i_4_n_0;
  wire row_hit_ns_carry_n_0;
  wire row_hit_ns_carry_n_1;
  wire row_hit_ns_carry_n_2;
  wire row_hit_ns_carry_n_3;
  wire row_hit_r;
  wire set_order_q;
  wire start_wtp_timer0;
  wire [3:0]\strict_mode.rd_data_buf_addr_r_lcl_reg[2] ;
  wire sys_rst;
  wire wait_for_maint_r;
  wire [3:0]NLW_row_hit_ns_carry_O_UNCONNECTED;
  wire [3:1]NLW_row_hit_ns_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_row_hit_ns_carry__0_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair538" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \grant_r[3]_i_26 
       (.I0(Q),
        .I1(req_wr_r),
        .I2(\rd_this_rank_r_reg[0] ),
        .O(\grant_r_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair539" *) 
  LUT4 #(
    .INIT(16'h7EE8)) 
    head_r_lcl_i_5__0
       (.I0(q_has_priority_r_reg),
        .I1(rb_hit_busy_r_reg_0[2]),
        .I2(rb_hit_busy_r_reg_0[1]),
        .I3(rb_hit_busy_r_reg_0[0]),
        .O(head_r_lcl_reg));
  LUT5 #(
    .INIT(32'hBDD4D442)) 
    \order_q_r[1]_i_2 
       (.I0(req_bank_rdy_r_reg),
        .I1(ordered_r),
        .I2(ordered_r_lcl_reg_0[0]),
        .I3(ordered_r_lcl_reg_0[1]),
        .I4(ordered_r_lcl_reg_0[2]),
        .O(\order_q_r_reg[1] ));
  LUT6 #(
    .INIT(64'h00000000EE0E0E0E)) 
    ordered_r_lcl_i_1
       (.I0(ordered_r),
        .I1(set_order_q),
        .I2(Q),
        .I3(req_wr_r),
        .I4(\rd_this_rank_r_reg[0] ),
        .I5(I572),
        .O(ordered_r_lcl_reg));
  LUT6 #(
    .INIT(64'hAAAAAAAA8888AA8A)) 
    pass_open_bank_r_lcl_i_3__1
       (.I0(row_hit_r),
        .I1(\maintenance_request.maint_rank_r_lcl_reg[0] ),
        .I2(maint_req_r),
        .I3(periodic_rd_cntr_r_reg),
        .I4(\maint_controller.maint_wip_r_lcl_reg ),
        .I5(wait_for_maint_r),
        .O(pass_open_bank_r_lcl_reg));
  (* SOFT_HLUTNM = "soft_lutpair539" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \q_entry_r[0]_i_5 
       (.I0(q_has_priority_r_reg),
        .I1(rb_hit_busy_r_reg_0[0]),
        .I2(rb_hit_busy_r_reg_0[1]),
        .I3(rb_hit_busy_r_reg_0[2]),
        .O(head_r_lcl_reg_0));
  FDRE rb_hit_busy_r_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_145_out),
        .Q(q_has_priority_r_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair538" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    rd_wr_r_lcl_i_1__2
       (.I0(\rd_this_rank_r_reg[0] ),
        .I1(Q),
        .I2(idle_r_lcl_reg),
        .I3(\app_cmd_r2_reg[0] ),
        .O(rd_wr_ns));
  FDRE rd_wr_r_lcl_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(rd_wr_ns),
        .Q(\rd_this_rank_r_reg[0] ),
        .R(1'b0));
  FDRE \req_bank_r_lcl_reg[0] 
       (.C(sys_rst),
        .CE(E),
        .D(\app_addr_r1_reg[25] [0]),
        .Q(\cmd_pipe_plus.mc_bank_reg[5] [0]),
        .R(1'b0));
  FDRE \req_bank_r_lcl_reg[1] 
       (.C(sys_rst),
        .CE(E),
        .D(\app_addr_r1_reg[25] [1]),
        .Q(\cmd_pipe_plus.mc_bank_reg[5] [1]),
        .R(1'b0));
  FDRE \req_bank_r_lcl_reg[2] 
       (.C(sys_rst),
        .CE(E),
        .D(\app_addr_r1_reg[25] [2]),
        .Q(\cmd_pipe_plus.mc_bank_reg[5] [2]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFAEEE)) 
    req_bank_rdy_r_i_2
       (.I0(\grant_r_reg[1] ),
        .I1(Q),
        .I2(req_wr_r),
        .I3(\rd_this_rank_r_reg[0] ),
        .I4(\grant_r_reg[3] ),
        .I5(\grant_r_reg[2]_0 ),
        .O(req_bank_rdy_r_reg));
  LUT3 #(
    .INIT(8'hB8)) 
    \req_cmd_r[0]_i_1__2 
       (.I0(req_cmd_r[0]),
        .I1(idle_r_lcl_reg),
        .I2(\app_cmd_r2_reg[0] ),
        .O(\req_cmd_r[0]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h88888B88)) 
    \req_cmd_r[1]_i_1__2 
       (.I0(req_cmd_r[1]),
        .I1(idle_r_lcl_reg),
        .I2(app_rdy),
        .I3(\app_cmd_r2_reg[1] ),
        .I4(periodic_rd_insert),
        .O(\req_cmd_r[1]_i_1__2_n_0 ));
  FDRE \req_cmd_r_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\req_cmd_r[0]_i_1__2_n_0 ),
        .Q(req_cmd_r[0]),
        .R(1'b0));
  FDRE \req_cmd_r_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\req_cmd_r[1]_i_1__2_n_0 ),
        .Q(req_cmd_r[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[3] 
       (.C(sys_rst),
        .CE(E),
        .D(\app_addr_r1_reg[9] [0]),
        .Q(\cmd_pipe_plus.mc_address_reg[9] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[4] 
       (.C(sys_rst),
        .CE(E),
        .D(\app_addr_r1_reg[9] [1]),
        .Q(\cmd_pipe_plus.mc_address_reg[9] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[5] 
       (.C(sys_rst),
        .CE(E),
        .D(\app_addr_r1_reg[9] [2]),
        .Q(\cmd_pipe_plus.mc_address_reg[9] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[6] 
       (.C(sys_rst),
        .CE(E),
        .D(\app_addr_r1_reg[9] [3]),
        .Q(\cmd_pipe_plus.mc_address_reg[9] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[7] 
       (.C(sys_rst),
        .CE(E),
        .D(\app_addr_r1_reg[9] [4]),
        .Q(\cmd_pipe_plus.mc_address_reg[9] [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[8] 
       (.C(sys_rst),
        .CE(E),
        .D(\app_addr_r1_reg[9] [5]),
        .Q(\cmd_pipe_plus.mc_address_reg[9] [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \req_col_r_reg[9] 
       (.C(sys_rst),
        .CE(E),
        .D(\app_addr_r1_reg[9] [6]),
        .Q(\cmd_pipe_plus.mc_address_reg[9] [6]),
        .R(1'b0));
  FDRE \req_data_buf_addr_r_reg[0] 
       (.C(sys_rst),
        .CE(idle_r_lcl_reg_0),
        .D(\strict_mode.rd_data_buf_addr_r_lcl_reg[2] [0]),
        .Q(\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] [0]),
        .R(1'b0));
  FDRE \req_data_buf_addr_r_reg[1] 
       (.C(sys_rst),
        .CE(idle_r_lcl_reg_0),
        .D(\strict_mode.rd_data_buf_addr_r_lcl_reg[2] [1]),
        .Q(\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] [1]),
        .R(1'b0));
  FDRE \req_data_buf_addr_r_reg[2] 
       (.C(sys_rst),
        .CE(idle_r_lcl_reg_0),
        .D(\strict_mode.rd_data_buf_addr_r_lcl_reg[2] [2]),
        .Q(\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] [2]),
        .R(1'b0));
  FDRE \req_data_buf_addr_r_reg[3] 
       (.C(sys_rst),
        .CE(idle_r_lcl_reg_0),
        .D(\strict_mode.rd_data_buf_addr_r_lcl_reg[2] [3]),
        .Q(\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] [3]),
        .R(1'b0));
  FDRE req_periodic_rd_r_lcl_reg
       (.C(sys_rst),
        .CE(E),
        .D(periodic_rd_insert),
        .Q(req_periodic_rd_r),
        .R(1'b0));
  FDRE req_priority_r_reg
       (.C(sys_rst),
        .CE(E),
        .D(hi_priority),
        .Q(req_priority_r),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[0] 
       (.C(sys_rst),
        .CE(E),
        .D(row[0]),
        .Q(\cmd_pipe_plus.mc_address_reg[25] [0]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[10] 
       (.C(sys_rst),
        .CE(E),
        .D(row[10]),
        .Q(\cmd_pipe_plus.mc_address_reg[25] [10]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[11] 
       (.C(sys_rst),
        .CE(E),
        .D(row[11]),
        .Q(\cmd_pipe_plus.mc_address_reg[25] [11]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[12] 
       (.C(sys_rst),
        .CE(E),
        .D(row[12]),
        .Q(\cmd_pipe_plus.mc_address_reg[25] [12]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[1] 
       (.C(sys_rst),
        .CE(E),
        .D(row[1]),
        .Q(\cmd_pipe_plus.mc_address_reg[25] [1]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[2] 
       (.C(sys_rst),
        .CE(E),
        .D(row[2]),
        .Q(\cmd_pipe_plus.mc_address_reg[25] [2]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[3] 
       (.C(sys_rst),
        .CE(E),
        .D(row[3]),
        .Q(\cmd_pipe_plus.mc_address_reg[25] [3]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[4] 
       (.C(sys_rst),
        .CE(E),
        .D(row[4]),
        .Q(\cmd_pipe_plus.mc_address_reg[25] [4]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[5] 
       (.C(sys_rst),
        .CE(E),
        .D(row[5]),
        .Q(\cmd_pipe_plus.mc_address_reg[25] [5]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[6] 
       (.C(sys_rst),
        .CE(E),
        .D(row[6]),
        .Q(\cmd_pipe_plus.mc_address_reg[25] [6]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[7] 
       (.C(sys_rst),
        .CE(E),
        .D(row[7]),
        .Q(\cmd_pipe_plus.mc_address_reg[25] [7]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[8] 
       (.C(sys_rst),
        .CE(E),
        .D(row[8]),
        .Q(\cmd_pipe_plus.mc_address_reg[25] [8]),
        .R(1'b0));
  FDRE \req_row_r_lcl_reg[9] 
       (.C(sys_rst),
        .CE(E),
        .D(row[9]),
        .Q(\cmd_pipe_plus.mc_address_reg[25] [9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hCCAFFFAF)) 
    req_wr_r_lcl_i_1__2
       (.I0(app_rdy_r_reg),
        .I1(req_cmd_r[1]),
        .I2(\app_cmd_r2_reg[0] ),
        .I3(idle_r_lcl_reg),
        .I4(req_cmd_r[0]),
        .O(req_wr_r_lcl0));
  FDRE req_wr_r_lcl_reg
       (.C(sys_rst),
        .CE(E),
        .D(req_wr_r_lcl0),
        .Q(req_wr_r),
        .R(1'b0));
  CARRY4 row_hit_ns_carry
       (.CI(1'b0),
        .CO({row_hit_ns_carry_n_0,row_hit_ns_carry_n_1,row_hit_ns_carry_n_2,row_hit_ns_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_row_hit_ns_carry_O_UNCONNECTED[3:0]),
        .S({row_hit_ns_carry_i_1_n_0,row_hit_ns_carry_i_2_n_0,row_hit_ns_carry_i_3_n_0,row_hit_ns_carry_i_4_n_0}));
  CARRY4 row_hit_ns_carry__0
       (.CI(row_hit_ns_carry_n_0),
        .CO({NLW_row_hit_ns_carry__0_CO_UNCONNECTED[3:1],row_hit_ns}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_row_hit_ns_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,S}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row_hit_ns_carry_i_1
       (.I0(\cmd_pipe_plus.mc_address_reg[25] [11]),
        .I1(row[11]),
        .I2(\cmd_pipe_plus.mc_address_reg[25] [9]),
        .I3(row[9]),
        .I4(row[10]),
        .I5(\cmd_pipe_plus.mc_address_reg[25] [10]),
        .O(row_hit_ns_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row_hit_ns_carry_i_2
       (.I0(\cmd_pipe_plus.mc_address_reg[25] [8]),
        .I1(row[8]),
        .I2(\cmd_pipe_plus.mc_address_reg[25] [7]),
        .I3(row[7]),
        .I4(row[6]),
        .I5(\cmd_pipe_plus.mc_address_reg[25] [6]),
        .O(row_hit_ns_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row_hit_ns_carry_i_3
       (.I0(\cmd_pipe_plus.mc_address_reg[25] [5]),
        .I1(row[5]),
        .I2(\cmd_pipe_plus.mc_address_reg[25] [4]),
        .I3(row[4]),
        .I4(row[3]),
        .I5(\cmd_pipe_plus.mc_address_reg[25] [3]),
        .O(row_hit_ns_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    row_hit_ns_carry_i_4
       (.I0(\cmd_pipe_plus.mc_address_reg[25] [2]),
        .I1(row[2]),
        .I2(\cmd_pipe_plus.mc_address_reg[25] [1]),
        .I3(row[1]),
        .I4(row[0]),
        .I5(\cmd_pipe_plus.mc_address_reg[25] [0]),
        .O(row_hit_ns_carry_i_4_n_0));
  FDRE row_hit_r_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(row_hit_ns),
        .Q(row_hit_r),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \wr_this_rank_r[0]_i_1__0 
       (.I0(\rd_this_rank_r_reg[0] ),
        .O(start_wtp_timer0));
endmodule

module Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_bank_mach
   (req_periodic_rd_r_lcl_reg,
    accept_ns,
    sent_col,
    insert_maint_r1,
    DIC,
    col_rd_wr,
    D,
    maint_wip_r,
    \maint_controller.maint_wip_r_lcl_reg ,
    \cmd_pipe_plus.mc_ras_n_reg[0] ,
    \cmd_pipe_plus.mc_aux_out0_reg[1] ,
    Q,
    \cmd_pipe_plus.mc_bank_reg[5] ,
    \cmd_pipe_plus.mc_address_reg[38] ,
    \cmd_pipe_plus.mc_cas_n_reg[2] ,
    \cmd_pipe_plus.mc_data_offset_reg[0] ,
    \rtw_timer.rtw_cnt_r_reg[1] ,
    mc_odt_ns,
    \cmd_pipe_plus.mc_data_offset_reg[2] ,
    clear_periodic_rd_request,
    \periodic_rd_generation.periodic_rd_timer_r_reg[2] ,
    read_this_rank,
    E,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[2] ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[1] ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[5] ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ,
    mc_we_n_ns,
    mc_ras_n_ns,
    mc_cs_n_ns,
    \cmd_pipe_plus.mc_bank_reg[8] ,
    \cmd_pipe_plus.mc_address_reg[38]_0 ,
    \cmd_pipe_plus.mc_bank_reg[8]_0 ,
    \cmd_pipe_plus.mc_bank_reg[8]_1 ,
    mc_cas_n_ns,
    \wtr_timer.wtr_cnt_r_reg[0] ,
    \wtr_timer.wtr_cnt_r_reg[1] ,
    sre_clears_sre_request,
    col_wr_data_buf_addr,
    act_this_rank,
    \inhbt_act_faw.faw_cnt_r_reg[2] ,
    \cmd_pipe_plus.mc_we_n_reg[0] ,
    sys_rst,
    was_wr0,
    maint_srx_r,
    SR,
    \maintenance_request.maint_srx_r_lcl_reg ,
    p_145_out,
    p_106_out,
    p_67_out,
    p_28_out,
    phy_mc_cmd_full,
    rstdiv0_sync_r1_reg_rep,
    phy_mc_ctl_full,
    S,
    \app_addr_r2_reg[22] ,
    \app_addr_r2_reg[22]_0 ,
    \app_addr_r2_reg[22]_1 ,
    I572,
    \maintenance_request.maint_sre_r_lcl_reg ,
    \periodic_read_request.periodic_rd_r_lcl_reg ,
    \maintenance_request.maint_req_r_lcl_reg ,
    \maintenance_request.maint_sre_r_lcl_reg_0 ,
    rstdiv0_sync_r1_reg_rep__14,
    maint_rank_r,
    maint_sre_r,
    app_rdy,
    app_en_r2,
    maint_req_r,
    rstdiv0_sync_r1_reg_rep__13,
    \cmd_pipe_plus.mc_aux_out0_reg[1]_0 ,
    \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][2] ,
    periodic_rd_grant_r,
    read_this_rank_r,
    \rtw_timer.rtw_cnt_r_reg[1]_0 ,
    \app_cmd_r2_reg[0] ,
    \app_cmd_r2_reg[1] ,
    init_calib_complete_reg_rep__9,
    \maintenance_request.maint_rank_r_lcl_reg[0] ,
    row,
    inhbt_act_faw_r,
    \wtr_timer.wtr_cnt_r_reg[1]_0 ,
    \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] ,
    phy_mc_data_full,
    rstdiv0_sync_r1_reg_rep__11,
    \maintenance_request.maint_srx_r_lcl_reg_0 ,
    \strict_mode.rd_data_buf_addr_r_lcl_reg[2] ,
    \app_addr_r1_reg[25] ,
    \app_addr_r1_reg[9] );
  output req_periodic_rd_r_lcl_reg;
  output accept_ns;
  output sent_col;
  output insert_maint_r1;
  output [0:0]DIC;
  output col_rd_wr;
  output [0:0]D;
  output maint_wip_r;
  output \maint_controller.maint_wip_r_lcl_reg ;
  output \cmd_pipe_plus.mc_ras_n_reg[0] ;
  output \cmd_pipe_plus.mc_aux_out0_reg[1] ;
  output [2:0]Q;
  output [2:0]\cmd_pipe_plus.mc_bank_reg[5] ;
  output [3:0]\cmd_pipe_plus.mc_address_reg[38] ;
  output [1:0]\cmd_pipe_plus.mc_cas_n_reg[2] ;
  output \cmd_pipe_plus.mc_data_offset_reg[0] ;
  output \rtw_timer.rtw_cnt_r_reg[1] ;
  output [0:0]mc_odt_ns;
  output [1:0]\cmd_pipe_plus.mc_data_offset_reg[2] ;
  output clear_periodic_rd_request;
  output \periodic_rd_generation.periodic_rd_timer_r_reg[2] ;
  output read_this_rank;
  output [0:0]E;
  output \rb_hit_busies.rb_hit_busies_r_lcl_reg[2] ;
  output \rb_hit_busies.rb_hit_busies_r_lcl_reg[1] ;
  output \rb_hit_busies.rb_hit_busies_r_lcl_reg[5] ;
  output \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ;
  output [1:0]mc_we_n_ns;
  output [1:0]mc_ras_n_ns;
  output [0:0]mc_cs_n_ns;
  output [8:0]\cmd_pipe_plus.mc_bank_reg[8] ;
  output [33:0]\cmd_pipe_plus.mc_address_reg[38]_0 ;
  output [2:0]\cmd_pipe_plus.mc_bank_reg[8]_0 ;
  output [2:0]\cmd_pipe_plus.mc_bank_reg[8]_1 ;
  output [0:0]mc_cas_n_ns;
  output [0:0]\wtr_timer.wtr_cnt_r_reg[0] ;
  output \wtr_timer.wtr_cnt_r_reg[1] ;
  output sre_clears_sre_request;
  output [3:0]col_wr_data_buf_addr;
  output act_this_rank;
  output \inhbt_act_faw.faw_cnt_r_reg[2] ;
  output \cmd_pipe_plus.mc_we_n_reg[0] ;
  input sys_rst;
  input was_wr0;
  input maint_srx_r;
  input [0:0]SR;
  input [0:0]\maintenance_request.maint_srx_r_lcl_reg ;
  input p_145_out;
  input p_106_out;
  input p_67_out;
  input p_28_out;
  input phy_mc_cmd_full;
  input rstdiv0_sync_r1_reg_rep;
  input phy_mc_ctl_full;
  input [0:0]S;
  input [0:0]\app_addr_r2_reg[22] ;
  input [0:0]\app_addr_r2_reg[22]_0 ;
  input [0:0]\app_addr_r2_reg[22]_1 ;
  input I572;
  input \maintenance_request.maint_sre_r_lcl_reg ;
  input \periodic_read_request.periodic_rd_r_lcl_reg ;
  input \maintenance_request.maint_req_r_lcl_reg ;
  input \maintenance_request.maint_sre_r_lcl_reg_0 ;
  input rstdiv0_sync_r1_reg_rep__14;
  input maint_rank_r;
  input maint_sre_r;
  input app_rdy;
  input app_en_r2;
  input maint_req_r;
  input rstdiv0_sync_r1_reg_rep__13;
  input \cmd_pipe_plus.mc_aux_out0_reg[1]_0 ;
  input [1:0]\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][2] ;
  input periodic_rd_grant_r;
  input read_this_rank_r;
  input [0:0]\rtw_timer.rtw_cnt_r_reg[1]_0 ;
  input \app_cmd_r2_reg[0] ;
  input [0:0]\app_cmd_r2_reg[1] ;
  input init_calib_complete_reg_rep__9;
  input \maintenance_request.maint_rank_r_lcl_reg[0] ;
  input [12:0]row;
  input inhbt_act_faw_r;
  input [1:0]\wtr_timer.wtr_cnt_r_reg[1]_0 ;
  input [3:0]\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] ;
  input phy_mc_data_full;
  input rstdiv0_sync_r1_reg_rep__11;
  input \maintenance_request.maint_srx_r_lcl_reg_0 ;
  input [3:0]\strict_mode.rd_data_buf_addr_r_lcl_reg[2] ;
  input [2:0]\app_addr_r1_reg[25] ;
  input [6:0]\app_addr_r1_reg[9] ;

  wire [0:0]D;
  wire [0:0]DIC;
  wire [0:0]E;
  wire I572;
  wire [2:0]Q;
  wire [0:0]S;
  wire [0:0]SR;
  wire accept_ns;
  wire act_this_rank;
  wire [3:0]act_this_rank_r;
  wire [2:0]\app_addr_r1_reg[25] ;
  wire [6:0]\app_addr_r1_reg[9] ;
  wire [0:0]\app_addr_r2_reg[22] ;
  wire [0:0]\app_addr_r2_reg[22]_0 ;
  wire [0:0]\app_addr_r2_reg[22]_1 ;
  wire \app_cmd_r2_reg[0] ;
  wire [0:0]\app_cmd_r2_reg[1] ;
  wire app_en_r2;
  wire app_rdy;
  wire arb_mux0_n_17;
  wire arb_mux0_n_31;
  wire arb_mux0_n_32;
  wire arb_mux0_n_34;
  wire arb_mux0_n_35;
  wire arb_mux0_n_37;
  wire arb_mux0_n_38;
  wire arb_mux0_n_87;
  wire arb_mux0_n_88;
  wire arb_mux0_n_89;
  wire arb_mux0_n_90;
  wire arb_mux0_n_91;
  wire \arb_row_col0/rnk_config_strobe_ns ;
  wire auto_pre_r;
  wire auto_pre_r_1;
  wire auto_pre_r_13;
  wire auto_pre_r_22;
  wire \bank_cntrl[0].bank0_n_18 ;
  wire \bank_cntrl[0].bank0_n_19 ;
  wire \bank_cntrl[0].bank0_n_20 ;
  wire \bank_cntrl[0].bank0_n_21 ;
  wire \bank_cntrl[0].bank0_n_22 ;
  wire \bank_cntrl[0].bank0_n_23 ;
  wire \bank_cntrl[0].bank0_n_24 ;
  wire \bank_cntrl[0].bank0_n_25 ;
  wire \bank_cntrl[0].bank0_n_26 ;
  wire \bank_cntrl[0].bank0_n_27 ;
  wire \bank_cntrl[0].bank0_n_31 ;
  wire \bank_cntrl[0].bank0_n_32 ;
  wire \bank_cntrl[0].bank0_n_33 ;
  wire \bank_cntrl[0].bank0_n_34 ;
  wire \bank_cntrl[0].bank0_n_35 ;
  wire \bank_cntrl[0].bank0_n_36 ;
  wire \bank_cntrl[0].bank0_n_37 ;
  wire \bank_cntrl[0].bank0_n_38 ;
  wire \bank_cntrl[0].bank0_n_39 ;
  wire \bank_cntrl[0].bank0_n_53 ;
  wire \bank_cntrl[0].bank0_n_54 ;
  wire \bank_cntrl[0].bank0_n_55 ;
  wire \bank_cntrl[0].bank0_n_56 ;
  wire \bank_cntrl[0].bank0_n_57 ;
  wire \bank_cntrl[0].bank0_n_58 ;
  wire \bank_cntrl[0].bank0_n_59 ;
  wire \bank_cntrl[0].bank0_n_60 ;
  wire \bank_cntrl[0].bank0_n_61 ;
  wire \bank_cntrl[1].bank0_n_21 ;
  wire \bank_cntrl[1].bank0_n_22 ;
  wire \bank_cntrl[1].bank0_n_23 ;
  wire \bank_cntrl[1].bank0_n_24 ;
  wire \bank_cntrl[1].bank0_n_25 ;
  wire \bank_cntrl[1].bank0_n_26 ;
  wire \bank_cntrl[1].bank0_n_27 ;
  wire \bank_cntrl[1].bank0_n_28 ;
  wire \bank_cntrl[1].bank0_n_30 ;
  wire \bank_cntrl[1].bank0_n_31 ;
  wire \bank_cntrl[1].bank0_n_32 ;
  wire \bank_cntrl[1].bank0_n_33 ;
  wire \bank_cntrl[1].bank0_n_34 ;
  wire \bank_cntrl[1].bank0_n_35 ;
  wire \bank_cntrl[1].bank0_n_36 ;
  wire \bank_cntrl[1].bank0_n_38 ;
  wire \bank_cntrl[1].bank0_n_39 ;
  wire \bank_cntrl[1].bank0_n_40 ;
  wire \bank_cntrl[1].bank0_n_41 ;
  wire \bank_cntrl[1].bank0_n_55 ;
  wire \bank_cntrl[1].bank0_n_56 ;
  wire \bank_cntrl[1].bank0_n_57 ;
  wire \bank_cntrl[2].bank0_n_15 ;
  wire \bank_cntrl[2].bank0_n_21 ;
  wire \bank_cntrl[2].bank0_n_22 ;
  wire \bank_cntrl[2].bank0_n_23 ;
  wire \bank_cntrl[2].bank0_n_24 ;
  wire \bank_cntrl[2].bank0_n_25 ;
  wire \bank_cntrl[2].bank0_n_26 ;
  wire \bank_cntrl[2].bank0_n_27 ;
  wire \bank_cntrl[2].bank0_n_28 ;
  wire \bank_cntrl[2].bank0_n_29 ;
  wire \bank_cntrl[2].bank0_n_30 ;
  wire \bank_cntrl[2].bank0_n_31 ;
  wire \bank_cntrl[2].bank0_n_32 ;
  wire \bank_cntrl[2].bank0_n_35 ;
  wire \bank_cntrl[2].bank0_n_36 ;
  wire \bank_cntrl[2].bank0_n_37 ;
  wire \bank_cntrl[2].bank0_n_38 ;
  wire \bank_cntrl[2].bank0_n_39 ;
  wire \bank_cntrl[2].bank0_n_40 ;
  wire \bank_cntrl[2].bank0_n_41 ;
  wire \bank_cntrl[2].bank0_n_42 ;
  wire \bank_cntrl[2].bank0_n_43 ;
  wire \bank_cntrl[3].bank0_n_14 ;
  wire \bank_cntrl[3].bank0_n_20 ;
  wire \bank_cntrl[3].bank0_n_21 ;
  wire \bank_cntrl[3].bank0_n_22 ;
  wire \bank_cntrl[3].bank0_n_23 ;
  wire \bank_cntrl[3].bank0_n_36 ;
  wire \bank_cntrl[3].bank0_n_37 ;
  wire \bank_cntrl[3].bank0_n_38 ;
  wire \bank_cntrl[3].bank0_n_40 ;
  wire \bank_cntrl[3].bank0_n_41 ;
  wire \bank_cntrl[3].bank0_n_42 ;
  wire \bank_cntrl[3].bank0_n_43 ;
  wire \bank_cntrl[3].bank0_n_44 ;
  wire \bank_cntrl[3].bank0_n_45 ;
  wire \bank_cntrl[3].bank0_n_46 ;
  wire \bank_cntrl[3].bank0_n_47 ;
  wire \bank_cntrl[3].bank0_n_48 ;
  wire bank_common0_n_13;
  wire bank_common0_n_14;
  wire bank_common0_n_16;
  wire bank_common0_n_17;
  wire bank_common0_n_19;
  wire bank_common0_n_20;
  wire bank_common0_n_21;
  wire bank_common0_n_22;
  wire bank_common0_n_5;
  wire [9:3]\bank_compare0/req_col_r ;
  wire [9:3]\bank_compare0/req_col_r_0 ;
  wire [9:3]\bank_compare0/req_col_r_20 ;
  wire [9:3]\bank_compare0/req_col_r_9 ;
  wire \bank_queue0/clear_req ;
  wire \bank_queue0/clear_req_2 ;
  wire [1:0]\bank_queue0/order_q_r ;
  wire [1:0]\bank_queue0/order_q_r_12 ;
  wire [1:0]\bank_queue0/order_q_r_21 ;
  wire [1:1]\bank_queue0/q_entry_ns ;
  wire \bank_queue0/set_order_q ;
  wire \bank_queue0/set_order_q_29 ;
  wire \bank_queue0/set_order_q_30 ;
  wire \bank_queue0/set_order_q_31 ;
  wire \bank_state0/col_wait_r ;
  wire \bank_state0/col_wait_r_19 ;
  wire \bank_state0/col_wait_r_28 ;
  wire \bank_state0/col_wait_r_8 ;
  wire \bank_state0/demand_act_priority_r ;
  wire \bank_state0/demand_act_priority_r_18 ;
  wire \bank_state0/demand_act_priority_r_27 ;
  wire \bank_state0/demand_act_priority_r_7 ;
  wire \bank_state0/demand_priority_r ;
  wire \bank_state0/demand_priority_r_16 ;
  wire \bank_state0/demand_priority_r_25 ;
  wire \bank_state0/demand_priority_r_5 ;
  wire \bank_state0/demanded_prior_r ;
  wire \bank_state0/demanded_prior_r_15 ;
  wire \bank_state0/demanded_prior_r_24 ;
  wire \bank_state0/demanded_prior_r_4 ;
  wire \bank_state0/ofs_rdy_r ;
  wire \bank_state0/ofs_rdy_r0 ;
  wire \bank_state0/ofs_rdy_r0_10 ;
  wire \bank_state0/ofs_rdy_r0_11 ;
  wire \bank_state0/ofs_rdy_r_14 ;
  wire \bank_state0/ofs_rdy_r_23 ;
  wire \bank_state0/ofs_rdy_r_3 ;
  wire \bank_state0/override_demand_ns ;
  wire \bank_state0/override_demand_r ;
  wire \bank_state0/req_bank_rdy_ns ;
  wire \bank_state0/req_bank_rdy_ns_17 ;
  wire \bank_state0/req_bank_rdy_ns_26 ;
  wire \bank_state0/req_bank_rdy_ns_6 ;
  wire clear_periodic_rd_request;
  wire [3:0]\cmd_pipe_plus.mc_address_reg[38] ;
  wire [33:0]\cmd_pipe_plus.mc_address_reg[38]_0 ;
  wire \cmd_pipe_plus.mc_aux_out0_reg[1] ;
  wire \cmd_pipe_plus.mc_aux_out0_reg[1]_0 ;
  wire [2:0]\cmd_pipe_plus.mc_bank_reg[5] ;
  wire [8:0]\cmd_pipe_plus.mc_bank_reg[8] ;
  wire [2:0]\cmd_pipe_plus.mc_bank_reg[8]_0 ;
  wire [2:0]\cmd_pipe_plus.mc_bank_reg[8]_1 ;
  wire [1:0]\cmd_pipe_plus.mc_cas_n_reg[2] ;
  wire \cmd_pipe_plus.mc_data_offset_reg[0] ;
  wire [1:0]\cmd_pipe_plus.mc_data_offset_reg[2] ;
  wire \cmd_pipe_plus.mc_ras_n_reg[0] ;
  wire \cmd_pipe_plus.mc_we_n_reg[0] ;
  wire col_rd_wr;
  wire [3:0]col_wr_data_buf_addr;
  wire cs_en2;
  wire [3:0]\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] ;
  wire granted_pre_ns;
  wire [3:0]head_r;
  wire hi_priority;
  wire [3:0]idle_r;
  wire \inhbt_act_faw.faw_cnt_r_reg[2] ;
  wire inhbt_act_faw_r;
  wire init_calib_complete_reg_rep__9;
  wire insert_maint_r;
  wire insert_maint_r1;
  wire \maint_controller.maint_wip_r_lcl_reg ;
  wire maint_rank_r;
  wire maint_req_r;
  wire maint_sre_r;
  wire maint_srx_r;
  wire maint_wip_r;
  wire \maintenance_request.maint_rank_r_lcl_reg[0] ;
  wire \maintenance_request.maint_req_r_lcl_reg ;
  wire \maintenance_request.maint_sre_r_lcl_reg ;
  wire \maintenance_request.maint_sre_r_lcl_reg_0 ;
  wire [0:0]\maintenance_request.maint_srx_r_lcl_reg ;
  wire \maintenance_request.maint_srx_r_lcl_reg_0 ;
  wire [0:0]mc_cas_n_ns;
  wire [0:0]mc_cs_n_ns;
  wire [0:0]mc_odt_ns;
  wire [1:0]mc_ras_n_ns;
  wire [1:0]mc_we_n_ns;
  wire [3:1]ordered_r;
  wire p_106_out;
  wire p_130_out;
  wire p_145_out;
  wire p_28_out;
  wire p_67_out;
  wire p_91_out;
  wire p_9_in;
  wire \periodic_rd_generation.periodic_rd_timer_r_reg[2] ;
  wire periodic_rd_grant_r;
  wire periodic_rd_insert;
  wire \periodic_read_request.periodic_rd_r_lcl_reg ;
  wire phy_mc_cmd_full;
  wire phy_mc_ctl_full;
  wire phy_mc_data_full;
  wire [1:0]\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][2] ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[1] ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[2] ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[5] ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ;
  wire [3:0]rb_hit_busy_r;
  wire [3:0]rd_this_rank_r;
  wire [3:0]rd_wr_r;
  wire read_this_rank;
  wire read_this_rank_r;
  wire [18:0]req_data_buf_addr_r;
  wire [3:0]req_periodic_rd_r;
  wire req_periodic_rd_r_lcl_reg;
  wire [50:0]req_row_r;
  wire rnk_config_valid_r;
  wire [12:0]row;
  wire [3:0]row_cmd_wr;
  wire rstdiv0_sync_r1_reg_rep;
  wire rstdiv0_sync_r1_reg_rep__11;
  wire rstdiv0_sync_r1_reg_rep__13;
  wire rstdiv0_sync_r1_reg_rep__14;
  wire \rtw_timer.rtw_cnt_r_reg[1] ;
  wire [0:0]\rtw_timer.rtw_cnt_r_reg[1]_0 ;
  wire [3:0]sending_col;
  wire [3:0]sending_pre;
  wire [3:0]sending_row;
  wire sent_col;
  wire sre_clears_sre_request;
  wire [3:0]\strict_mode.rd_data_buf_addr_r_lcl_reg[2] ;
  wire sys_rst;
  wire was_priority;
  wire was_wr;
  wire was_wr0;
  wire [3:0]wr_this_rank_r;
  wire [0:0]\wtr_timer.wtr_cnt_r_reg[0] ;
  wire \wtr_timer.wtr_cnt_r_reg[1] ;
  wire [1:0]\wtr_timer.wtr_cnt_r_reg[1]_0 ;

  Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_arb_mux arb_mux0
       (.D(D),
        .DIC(DIC),
        .E(E),
        .I572(I572),
        .Q(sending_col),
        .SR(SR),
        .act_this_rank(act_this_rank),
        .act_this_rank_r(act_this_rank_r),
        .act_wait_r_lcl_reg(\bank_cntrl[2].bank0_n_30 ),
        .act_wait_r_lcl_reg_0(\bank_cntrl[3].bank0_n_44 ),
        .act_wait_r_lcl_reg_1(\bank_cntrl[0].bank0_n_53 ),
        .auto_pre_r(auto_pre_r_22),
        .auto_pre_r_11(auto_pre_r),
        .auto_pre_r_12(auto_pre_r_1),
        .auto_pre_r_13(auto_pre_r_13),
        .auto_pre_r_lcl_reg(\bank_cntrl[0].bank0_n_39 ),
        .auto_pre_r_lcl_reg_0(\bank_cntrl[1].bank0_n_41 ),
        .auto_pre_r_lcl_reg_1(\bank_cntrl[2].bank0_n_43 ),
        .auto_pre_r_lcl_reg_2(\bank_cntrl[3].bank0_n_47 ),
        .\cmd_pipe_plus.mc_address_reg[38] ({\cmd_pipe_plus.mc_address_reg[38]_0 [33:32],\cmd_pipe_plus.mc_address_reg[38]_0 [30:0]}),
        .\cmd_pipe_plus.mc_aux_out0_reg[1] (\cmd_pipe_plus.mc_aux_out0_reg[1] ),
        .\cmd_pipe_plus.mc_aux_out0_reg[1]_0 (\cmd_pipe_plus.mc_aux_out0_reg[1]_0 ),
        .\cmd_pipe_plus.mc_bank_reg[8] (\cmd_pipe_plus.mc_bank_reg[8] ),
        .\cmd_pipe_plus.mc_cas_n_reg[2] (\cmd_pipe_plus.mc_cas_n_reg[2] ),
        .\cmd_pipe_plus.mc_cmd_reg[0] (sent_col),
        .\cmd_pipe_plus.mc_cs_n_reg[1] (insert_maint_r1),
        .\cmd_pipe_plus.mc_data_offset_reg[0] (\cmd_pipe_plus.mc_data_offset_reg[0] ),
        .\cmd_pipe_plus.mc_data_offset_reg[2] (\cmd_pipe_plus.mc_data_offset_reg[2] ),
        .\cmd_pipe_plus.mc_ras_n_reg[0] (\cmd_pipe_plus.mc_ras_n_reg[0] ),
        .\cmd_pipe_plus.mc_we_n_reg[0] (\cmd_pipe_plus.mc_we_n_reg[0] ),
        .\cmd_pipe_plus.mc_we_n_reg[2] (sending_pre),
        .col_rd_wr(col_rd_wr),
        .col_wait_r(\bank_state0/col_wait_r_19 ),
        .col_wait_r_0(\bank_state0/col_wait_r_28 ),
        .col_wait_r_1(\bank_state0/col_wait_r_8 ),
        .col_wait_r_2(\bank_state0/col_wait_r ),
        .col_wait_r_reg(\bank_cntrl[1].bank0_n_28 ),
        .col_wait_r_reg_0(\bank_cntrl[3].bank0_n_38 ),
        .col_wait_r_reg_1(\bank_cntrl[2].bank0_n_31 ),
        .col_wait_r_reg_2(\bank_cntrl[2].bank0_n_24 ),
        .col_wr_data_buf_addr(col_wr_data_buf_addr),
        .cs_en2(cs_en2),
        .\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] (\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] ),
        .demand_act_priority_r(\bank_state0/demand_act_priority_r ),
        .demand_act_priority_r_10(\bank_state0/demand_act_priority_r_27 ),
        .demand_act_priority_r_8(\bank_state0/demand_act_priority_r_18 ),
        .demand_act_priority_r_9(\bank_state0/demand_act_priority_r_7 ),
        .demand_priority_r_reg(\bank_cntrl[1].bank0_n_55 ),
        .demand_priority_r_reg_0(\bank_cntrl[0].bank0_n_55 ),
        .demand_priority_r_reg_1(\bank_cntrl[2].bank0_n_25 ),
        .demand_priority_r_reg_2(\bank_cntrl[3].bank0_n_48 ),
        .\grant_r_reg[1] (arb_mux0_n_37),
        .\grant_r_reg[2] (arb_mux0_n_32),
        .\grant_r_reg[3] (arb_mux0_n_31),
        .granted_col_r_reg(arb_mux0_n_17),
        .granted_col_r_reg_0(arb_mux0_n_35),
        .granted_col_r_reg_1(arb_mux0_n_38),
        .granted_pre_ns(granted_pre_ns),
        .head_r_lcl_reg(\bank_cntrl[0].bank0_n_38 ),
        .head_r_lcl_reg_0(\bank_cntrl[2].bank0_n_41 ),
        .head_r_lcl_reg_1(\bank_cntrl[1].bank0_n_39 ),
        .head_r_lcl_reg_2(\bank_cntrl[3].bank0_n_45 ),
        .\inhbt_act_faw.faw_cnt_r_reg[2] (\inhbt_act_faw.faw_cnt_r_reg[2] ),
        .inhbt_act_faw_r(inhbt_act_faw_r),
        .insert_maint_r(insert_maint_r),
        .\last_master_r_reg[0] (arb_mux0_n_88),
        .\last_master_r_reg[2] (arb_mux0_n_87),
        .\last_master_r_reg[3] (sending_row),
        .maint_rank_r(maint_rank_r),
        .maint_sre_r(maint_sre_r),
        .maint_srx_r(maint_srx_r),
        .\maintenance_request.maint_srx_r_lcl_reg (\maintenance_request.maint_srx_r_lcl_reg ),
        .mc_cas_n_ns(mc_cas_n_ns),
        .mc_cs_n_ns(mc_cs_n_ns),
        .mc_odt_ns(mc_odt_ns),
        .mc_ras_n_ns(mc_ras_n_ns),
        .mc_we_n_ns(mc_we_n_ns),
        .ofs_rdy_r(\bank_state0/ofs_rdy_r_23 ),
        .ofs_rdy_r_4(\bank_state0/ofs_rdy_r_3 ),
        .ofs_rdy_r_6(\bank_state0/ofs_rdy_r ),
        .ofs_rdy_r_7(\bank_state0/ofs_rdy_r_14 ),
        .\order_q_r_reg[1] (\bank_cntrl[2].bank0_n_35 ),
        .\order_q_r_reg[1]_0 (\bank_cntrl[1].bank0_n_34 ),
        .\order_q_r_reg[1]_1 (\bank_cntrl[0].bank0_n_34 ),
        .\order_q_r_reg[1]_2 (\bank_cntrl[3].bank0_n_41 ),
        .\order_q_r_reg[1]_3 (\bank_cntrl[1].bank0_n_33 ),
        .\order_q_r_reg[1]_4 (\bank_cntrl[0].bank0_n_33 ),
        .\order_q_r_reg[1]_5 (\bank_cntrl[3].bank0_n_40 ),
        .\order_q_r_reg[1]_6 (\bank_cntrl[2].bank0_n_36 ),
        .override_demand_ns(\bank_state0/override_demand_ns ),
        .override_demand_r_reg(\bank_cntrl[2].bank0_n_27 ),
        .override_demand_r_reg_0(\bank_cntrl[3].bank0_n_22 ),
        .override_demand_r_reg_1(\bank_cntrl[2].bank0_n_26 ),
        .override_demand_r_reg_2(\bank_cntrl[1].bank0_n_25 ),
        .\periodic_rd_generation.periodic_rd_timer_r_reg[2] (\periodic_rd_generation.periodic_rd_timer_r_reg[2] ),
        .\q_entry_r_reg[0] (\bank_cntrl[2].bank0_n_22 ),
        .\q_entry_r_reg[0]_0 (\bank_cntrl[3].bank0_n_21 ),
        .\q_entry_r_reg[0]_1 (\bank_cntrl[1].bank0_n_24 ),
        .\q_entry_r_reg[0]_2 (\bank_cntrl[0].bank0_n_20 ),
        .\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][2] (\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][2] ),
        .ras_timer_zero_r_reg(arb_mux0_n_34),
        .ras_timer_zero_r_reg_0(arb_mux0_n_89),
        .ras_timer_zero_r_reg_1(arb_mux0_n_90),
        .ras_timer_zero_r_reg_2(arb_mux0_n_91),
        .ras_timer_zero_r_reg_3(\bank_cntrl[2].bank0_n_42 ),
        .ras_timer_zero_r_reg_4(\bank_cntrl[3].bank0_n_46 ),
        .ras_timer_zero_r_reg_5(\bank_cntrl[1].bank0_n_38 ),
        .ras_timer_zero_r_reg_6(\bank_cntrl[1].bank0_n_40 ),
        .rd_this_rank_r(rd_this_rank_r),
        .rd_wr_r(rd_wr_r),
        .read_this_rank(read_this_rank),
        .read_this_rank_r(read_this_rank_r),
        .\req_bank_r_lcl_reg[2] (Q),
        .\req_bank_r_lcl_reg[2]_0 (\cmd_pipe_plus.mc_bank_reg[5] ),
        .\req_bank_r_lcl_reg[2]_1 (\cmd_pipe_plus.mc_bank_reg[8]_0 ),
        .\req_bank_r_lcl_reg[2]_2 (\cmd_pipe_plus.mc_bank_reg[8]_1 ),
        .req_bank_rdy_ns(\bank_state0/req_bank_rdy_ns_26 ),
        .req_bank_rdy_ns_3(\bank_state0/req_bank_rdy_ns_17 ),
        .req_bank_rdy_ns_5(\bank_state0/req_bank_rdy_ns_6 ),
        .\req_col_r_reg[9] (\bank_compare0/req_col_r_20 ),
        .\req_col_r_reg[9]_0 (\bank_compare0/req_col_r ),
        .\req_col_r_reg[9]_1 (\bank_compare0/req_col_r_0 ),
        .\req_col_r_reg[9]_2 (\bank_compare0/req_col_r_9 ),
        .req_data_buf_addr_r({req_data_buf_addr_r[18:15],req_data_buf_addr_r[13:10],req_data_buf_addr_r[8:5],req_data_buf_addr_r[3:0]}),
        .req_periodic_rd_r(req_periodic_rd_r),
        .\req_row_r_lcl_reg[12] ({\cmd_pipe_plus.mc_address_reg[38] [0],req_row_r[11:0]}),
        .\req_row_r_lcl_reg[12]_0 ({\cmd_pipe_plus.mc_address_reg[38] [1],req_row_r[24:13]}),
        .\req_row_r_lcl_reg[12]_1 ({\cmd_pipe_plus.mc_address_reg[38] [2],req_row_r[37],req_row_r[35:26]}),
        .\req_row_r_lcl_reg[12]_2 ({\cmd_pipe_plus.mc_address_reg[38] [3],req_row_r[50],req_row_r[48:39]}),
        .rnk_config_strobe_ns(\arb_row_col0/rnk_config_strobe_ns ),
        .rnk_config_valid_r(rnk_config_valid_r),
        .rnk_config_valid_r_lcl_reg(\bank_cntrl[2].bank0_n_23 ),
        .row_cmd_wr(row_cmd_wr),
        .rstdiv0_sync_r1_reg_rep(rstdiv0_sync_r1_reg_rep),
        .rstdiv0_sync_r1_reg_rep__11(rstdiv0_sync_r1_reg_rep__11),
        .rstdiv0_sync_r1_reg_rep__13(rstdiv0_sync_r1_reg_rep__13),
        .rstdiv0_sync_r1_reg_rep__14(rstdiv0_sync_r1_reg_rep__14),
        .\rtw_timer.rtw_cnt_r_reg[1] (\rtw_timer.rtw_cnt_r_reg[1] ),
        .\rtw_timer.rtw_cnt_r_reg[1]_0 (\rtw_timer.rtw_cnt_r_reg[1]_0 ),
        .sre_clears_sre_request(sre_clears_sre_request),
        .sys_rst(sys_rst),
        .wr_this_rank_r(wr_this_rank_r),
        .\wtr_timer.wtr_cnt_r_reg[0] (\wtr_timer.wtr_cnt_r_reg[0] ),
        .\wtr_timer.wtr_cnt_r_reg[1] (\wtr_timer.wtr_cnt_r_reg[1] ),
        .\wtr_timer.wtr_cnt_r_reg[1]_0 (\wtr_timer.wtr_cnt_r_reg[1]_0 ));
  Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_bank_cntrl \bank_cntrl[0].bank0 
       (.I572(I572),
        .Q({sending_col[2],sending_col[0]}),
        .S(S),
        .SR(SR),
        .act_this_rank_r(act_this_rank_r[0]),
        .\app_addr_r1_reg[25] (\app_addr_r1_reg[25] ),
        .\app_addr_r1_reg[9] (\app_addr_r1_reg[9] ),
        .\app_cmd_r2_reg[0] (\app_cmd_r2_reg[0] ),
        .\app_cmd_r2_reg[1] (\app_cmd_r2_reg[1] ),
        .app_rdy(app_rdy),
        .app_rdy_r_reg(bank_common0_n_14),
        .app_rdy_r_reg_0(bank_common0_n_17),
        .auto_pre_r(auto_pre_r),
        .bm_end_r1_reg(\bank_cntrl[3].bank0_n_37 ),
        .bm_end_r1_reg_0(\bank_cntrl[2].bank0_n_29 ),
        .bm_end_r1_reg_1(\bank_cntrl[1].bank0_n_27 ),
        .clear_req(\bank_queue0/clear_req ),
        .clear_req_7(\bank_queue0/clear_req_2 ),
        .\cmd_pipe_plus.mc_address_reg[25] ({\cmd_pipe_plus.mc_address_reg[38] [0],req_row_r[11:0]}),
        .\cmd_pipe_plus.mc_address_reg[9] (\bank_compare0/req_col_r ),
        .\cmd_pipe_plus.mc_bank_reg[5] (Q),
        .col_wait_r(\bank_state0/col_wait_r ),
        .\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] (req_data_buf_addr_r[3:0]),
        .demand_act_priority_r(\bank_state0/demand_act_priority_r ),
        .demand_priority_r(\bank_state0/demand_priority_r ),
        .demand_priority_r_0(\bank_state0/demand_priority_r_16 ),
        .demand_priority_r_reg(\bank_cntrl[2].bank0_n_38 ),
        .demanded_prior_r(\bank_state0/demanded_prior_r ),
        .demanded_prior_r_1(\bank_state0/demanded_prior_r_15 ),
        .demanded_prior_r_reg(\bank_cntrl[0].bank0_n_54 ),
        .demanded_prior_r_reg_0(\bank_cntrl[1].bank0_n_56 ),
        .\grant_r_reg[0] (\bank_cntrl[0].bank0_n_33 ),
        .\grant_r_reg[0]_0 (sending_row[0]),
        .\grant_r_reg[0]_1 (sending_pre[0]),
        .\grant_r_reg[0]_2 (arb_mux0_n_89),
        .\grant_r_reg[1] (\bank_cntrl[0].bank0_n_38 ),
        .\grant_r_reg[1]_0 (\bank_cntrl[1].bank0_n_35 ),
        .\grant_r_reg[2] (\bank_cntrl[0].bank0_n_34 ),
        .\grant_r_reg[2]_0 (\bank_cntrl[0].bank0_n_35 ),
        .\grant_r_reg[2]_1 (\bank_cntrl[0].bank0_n_55 ),
        .\grant_r_reg[2]_2 (\bank_cntrl[2].bank0_n_37 ),
        .\grant_r_reg[3] (\bank_cntrl[3].bank0_n_42 ),
        .granted_col_r_reg(sent_col),
        .head_r(head_r[0]),
        .head_r_lcl_reg(\bank_cntrl[0].bank0_n_18 ),
        .head_r_lcl_reg_0(\bank_cntrl[0].bank0_n_26 ),
        .head_r_lcl_reg_1(\bank_cntrl[0].bank0_n_27 ),
        .hi_priority(hi_priority),
        .idle_r(idle_r[0]),
        .idle_r_lcl_reg(idle_r[3:1]),
        .idle_r_lcl_reg_0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[2] ),
        .idle_r_lcl_reg_1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[5] ),
        .idle_r_lcl_reg_2(\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ),
        .idle_r_lcl_reg_3(bank_common0_n_19),
        .init_calib_complete_reg_rep__9(init_calib_complete_reg_rep__9),
        .\maint_controller.maint_wip_r_lcl_reg (maint_wip_r),
        .maint_rank_r(maint_rank_r),
        .maint_req_r(maint_req_r),
        .maint_sre_r(maint_sre_r),
        .\maintenance_request.maint_rank_r_lcl_reg[0] (\maintenance_request.maint_rank_r_lcl_reg[0] ),
        .\maintenance_request.maint_req_r_lcl_reg (bank_common0_n_5),
        .\maintenance_request.maint_sre_r_lcl_reg (\maintenance_request.maint_sre_r_lcl_reg ),
        .\maintenance_request.maint_sre_r_lcl_reg_0 (\maintenance_request.maint_sre_r_lcl_reg_0 ),
        .ofs_rdy_r(\bank_state0/ofs_rdy_r ),
        .ofs_rdy_r0(\bank_state0/ofs_rdy_r0_11 ),
        .order_q_r(\bank_queue0/order_q_r ),
        .order_q_r_3(\bank_queue0/order_q_r_12 ),
        .order_q_r_5(\bank_queue0/order_q_r_21 ),
        .\order_q_r_reg[0] (\bank_cntrl[0].bank0_n_57 ),
        .\order_q_r_reg[0]_0 (\bank_cntrl[0].bank0_n_59 ),
        .\order_q_r_reg[0]_1 (\bank_cntrl[0].bank0_n_61 ),
        .\order_q_r_reg[1] (\bank_cntrl[0].bank0_n_56 ),
        .\order_q_r_reg[1]_0 (\bank_cntrl[0].bank0_n_58 ),
        .\order_q_r_reg[1]_1 (\bank_cntrl[0].bank0_n_60 ),
        .ordered_r_lcl_reg(ordered_r),
        .p_106_out(p_106_out),
        .p_130_out(p_130_out),
        .p_145_out(p_145_out),
        .p_28_out(p_28_out),
        .p_67_out(p_67_out),
        .p_91_out(p_91_out),
        .p_9_in(p_9_in),
        .periodic_rd_ack_r_lcl_reg(bank_common0_n_20),
        .periodic_rd_cntr_r_reg(\maint_controller.maint_wip_r_lcl_reg ),
        .periodic_rd_insert(periodic_rd_insert),
        .\pre_4_1_1T_arb.granted_pre_r_reg (\bank_cntrl[0].bank0_n_39 ),
        .pre_bm_end_r_reg(\bank_cntrl[1].bank0_n_23 ),
        .pre_bm_end_r_reg_0(\bank_cntrl[2].bank0_n_21 ),
        .pre_bm_end_r_reg_1(\bank_cntrl[3].bank0_n_20 ),
        .pre_passing_open_bank_r_reg(\bank_cntrl[3].bank0_n_43 ),
        .pre_passing_open_bank_r_reg_0(\bank_cntrl[1].bank0_n_32 ),
        .pre_passing_open_bank_r_reg_1(\bank_cntrl[2].bank0_n_40 ),
        .q_entry_ns(\bank_queue0/q_entry_ns ),
        .\q_entry_r_reg[0] (\bank_cntrl[0].bank0_n_19 ),
        .\q_entry_r_reg[0]_0 (\bank_cntrl[0].bank0_n_37 ),
        .\q_entry_r_reg[1] (\bank_cntrl[0].bank0_n_23 ),
        .\q_entry_r_reg[1]_0 (\bank_cntrl[0].bank0_n_24 ),
        .\q_entry_r_reg[1]_1 (\bank_cntrl[0].bank0_n_25 ),
        .\q_entry_r_reg[1]_2 (\bank_cntrl[0].bank0_n_31 ),
        .\q_entry_r_reg[1]_3 (\bank_cntrl[2].bank0_n_32 ),
        .\q_entry_r_reg[1]_4 (\bank_cntrl[1].bank0_n_36 ),
        .\ras_timer_r_reg[1] (\bank_cntrl[0].bank0_n_20 ),
        .\ras_timer_r_reg[1]_0 (\bank_cntrl[0].bank0_n_36 ),
        .\ras_timer_r_reg[1]_1 (\bank_cntrl[3].bank0_n_36 ),
        .\ras_timer_r_reg[1]_2 (\bank_cntrl[2].bank0_n_28 ),
        .\ras_timer_r_reg[1]_3 (\bank_cntrl[1].bank0_n_26 ),
        .ras_timer_zero_r_reg(\bank_cntrl[0].bank0_n_21 ),
        .ras_timer_zero_r_reg_0(\bank_cntrl[0].bank0_n_22 ),
        .ras_timer_zero_r_reg_1(\bank_cntrl[0].bank0_n_53 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[1] (\rb_hit_busies.rb_hit_busies_r_lcl_reg[1] ),
        .rb_hit_busy_r(rb_hit_busy_r[0]),
        .rb_hit_busy_r_reg(rb_hit_busy_r[3:1]),
        .rd_this_rank_r(rd_this_rank_r[0]),
        .rd_wr_r(rd_wr_r[0]),
        .rd_wr_r_lcl_reg(\bank_cntrl[3].bank0_n_14 ),
        .rd_wr_r_lcl_reg_0(\bank_cntrl[2].bank0_n_15 ),
        .req_bank_rdy_ns(\bank_state0/req_bank_rdy_ns ),
        .req_bank_rdy_r_reg(\bank_cntrl[0].bank0_n_32 ),
        .req_periodic_rd_r(req_periodic_rd_r[0]),
        .\rnk_config_strobe_r_reg[0] (arb_mux0_n_37),
        .row(row),
        .row_cmd_wr(row_cmd_wr[0]),
        .rstdiv0_sync_r1_reg_rep__14(rstdiv0_sync_r1_reg_rep__14),
        .set_order_q(\bank_queue0/set_order_q ),
        .set_order_q_2(\bank_queue0/set_order_q_31 ),
        .set_order_q_4(\bank_queue0/set_order_q_30 ),
        .set_order_q_6(\bank_queue0/set_order_q_29 ),
        .\strict_mode.rd_data_buf_addr_r_lcl_reg[2] (\strict_mode.rd_data_buf_addr_r_lcl_reg[2] ),
        .sys_rst(sys_rst),
        .was_priority(was_priority),
        .was_wr(was_wr),
        .wr_this_rank_r(wr_this_rank_r[0]));
  Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_bank_cntrl__parameterized0 \bank_cntrl[1].bank0 
       (.I572(I572),
        .Q({sending_col[3],sending_col[1]}),
        .SR(SR),
        .act_this_rank_r(act_this_rank_r[1]),
        .act_wait_r_lcl_reg(row_cmd_wr[0]),
        .\app_addr_r1_reg[25] (\app_addr_r1_reg[25] ),
        .\app_addr_r1_reg[9] (\app_addr_r1_reg[9] ),
        .\app_addr_r2_reg[22] (\app_addr_r2_reg[22] ),
        .\app_cmd_r2_reg[0] (\app_cmd_r2_reg[0] ),
        .\app_cmd_r2_reg[1] (\app_cmd_r2_reg[1] ),
        .app_rdy(app_rdy),
        .app_rdy_r_reg(bank_common0_n_13),
        .app_rdy_r_reg_0(bank_common0_n_17),
        .auto_pre_r(auto_pre_r_1),
        .auto_pre_r_lcl_reg(\bank_cntrl[0].bank0_n_39 ),
        .bm_end_r1_reg(\bank_cntrl[0].bank0_n_22 ),
        .bm_end_r1_reg_0(\bank_cntrl[3].bank0_n_37 ),
        .bm_end_r1_reg_1(\bank_cntrl[2].bank0_n_29 ),
        .clear_req(\bank_queue0/clear_req_2 ),
        .clear_req_2(\bank_queue0/clear_req ),
        .\cmd_pipe_plus.mc_address_reg[25] ({\cmd_pipe_plus.mc_address_reg[38] [1],req_row_r[24:13]}),
        .\cmd_pipe_plus.mc_address_reg[36] (\bank_cntrl[1].bank0_n_57 ),
        .\cmd_pipe_plus.mc_address_reg[9] (\bank_compare0/req_col_r_0 ),
        .\cmd_pipe_plus.mc_bank_reg[5] (\cmd_pipe_plus.mc_bank_reg[5] ),
        .col_wait_r(\bank_state0/col_wait_r_8 ),
        .\compute_tail.tail_r_lcl_reg (\bank_cntrl[1].bank0_n_21 ),
        .\compute_tail.tail_r_lcl_reg_0 (\bank_cntrl[1].bank0_n_23 ),
        .\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] (req_data_buf_addr_r[8:5]),
        .demand_act_priority_r(\bank_state0/demand_act_priority_r_7 ),
        .demand_priority_r(\bank_state0/demand_priority_r_5 ),
        .demand_priority_r_0(\bank_state0/demand_priority_r_25 ),
        .demand_priority_r_reg(\bank_cntrl[3].bank0_n_48 ),
        .demanded_prior_r(\bank_state0/demanded_prior_r_4 ),
        .demanded_prior_r_1(\bank_state0/demanded_prior_r_24 ),
        .demanded_prior_r_reg(\bank_cntrl[1].bank0_n_56 ),
        .demanded_prior_r_reg_0(\bank_cntrl[0].bank0_n_54 ),
        .\grant_r_reg[0] (\bank_cntrl[1].bank0_n_33 ),
        .\grant_r_reg[0]_0 (\bank_cntrl[0].bank0_n_32 ),
        .\grant_r_reg[0]_1 (\bank_cntrl[0].bank0_n_35 ),
        .\grant_r_reg[1] (\bank_cntrl[1].bank0_n_39 ),
        .\grant_r_reg[1]_0 (\bank_cntrl[1].bank0_n_41 ),
        .\grant_r_reg[1]_1 (\bank_cntrl[1].bank0_n_55 ),
        .\grant_r_reg[1]_2 (sending_row[1]),
        .\grant_r_reg[1]_3 (arb_mux0_n_38),
        .\grant_r_reg[1]_4 (sending_pre[1:0]),
        .\grant_r_reg[1]_5 (arb_mux0_n_90),
        .\grant_r_reg[2] (\bank_cntrl[1].bank0_n_38 ),
        .\grant_r_reg[2]_0 (\bank_cntrl[1].bank0_n_40 ),
        .\grant_r_reg[2]_1 (\bank_cntrl[2].bank0_n_37 ),
        .\grant_r_reg[3] (\bank_cntrl[3].bank0_n_42 ),
        .granted_col_r_reg(\bank_cntrl[1].bank0_n_25 ),
        .granted_col_r_reg_0(\bank_cntrl[1].bank0_n_28 ),
        .granted_col_r_reg_1(\bank_cntrl[1].bank0_n_34 ),
        .granted_col_r_reg_2(sent_col),
        .granted_pre_ns(granted_pre_ns),
        .head_r(head_r[1]),
        .head_r_lcl_reg(\bank_cntrl[1].bank0_n_22 ),
        .head_r_lcl_reg_0(\bank_cntrl[1].bank0_n_30 ),
        .hi_priority(hi_priority),
        .idle_r({idle_r[3:2],idle_r[0]}),
        .idle_r_lcl_reg(\bank_cntrl[0].bank0_n_18 ),
        .idle_r_lcl_reg_0(\bank_cntrl[0].bank0_n_37 ),
        .\last_master_r_reg[0] (arb_mux0_n_88),
        .\maint_controller.maint_wip_r_lcl_reg (maint_wip_r),
        .maint_rank_r(maint_rank_r),
        .maint_req_r(maint_req_r),
        .maint_sre_r(maint_sre_r),
        .\maintenance_request.maint_rank_r_lcl_reg[0] (\maintenance_request.maint_rank_r_lcl_reg[0] ),
        .\maintenance_request.maint_req_r_lcl_reg (bank_common0_n_5),
        .\maintenance_request.maint_sre_r_lcl_reg (\maintenance_request.maint_sre_r_lcl_reg ),
        .\maintenance_request.maint_sre_r_lcl_reg_0 (\maintenance_request.maint_sre_r_lcl_reg_0 ),
        .ofs_rdy_r(\bank_state0/ofs_rdy_r_3 ),
        .ofs_rdy_r0(\bank_state0/ofs_rdy_r0 ),
        .order_q_r(\bank_queue0/order_q_r ),
        .\order_q_r_reg[0] (\bank_cntrl[0].bank0_n_56 ),
        .\order_q_r_reg[0]_0 (\bank_cntrl[0].bank0_n_57 ),
        .ordered_r_lcl_reg(ordered_r[1]),
        .override_demand_r(\bank_state0/override_demand_r ),
        .p_106_out(p_106_out),
        .p_130_out(p_130_out),
        .p_145_out(p_145_out),
        .p_28_out(p_28_out),
        .p_67_out(p_67_out),
        .p_91_out(p_91_out),
        .periodic_rd_ack_r_lcl_reg(bank_common0_n_20),
        .periodic_rd_cntr_r_reg(\maint_controller.maint_wip_r_lcl_reg ),
        .periodic_rd_insert(periodic_rd_insert),
        .pre_bm_end_r_reg(\bank_cntrl[2].bank0_n_39 ),
        .pre_bm_end_r_reg_0(\bank_cntrl[3].bank0_n_20 ),
        .pre_bm_end_r_reg_1(\bank_cntrl[2].bank0_n_21 ),
        .pre_passing_open_bank_r_reg(\bank_cntrl[3].bank0_n_43 ),
        .pre_passing_open_bank_r_reg_0(\bank_cntrl[0].bank0_n_36 ),
        .pre_passing_open_bank_r_reg_1(\bank_cntrl[2].bank0_n_40 ),
        .q_entry_ns(\bank_queue0/q_entry_ns ),
        .\q_entry_r_reg[0] (\bank_cntrl[1].bank0_n_31 ),
        .\q_entry_r_reg[1] (\bank_cntrl[1].bank0_n_36 ),
        .q_has_priority_r_reg(rb_hit_busy_r[1]),
        .\ras_timer_r_reg[1] (\bank_cntrl[1].bank0_n_24 ),
        .\ras_timer_r_reg[1]_0 (\bank_cntrl[1].bank0_n_32 ),
        .\ras_timer_r_reg[1]_1 (\bank_cntrl[0].bank0_n_21 ),
        .\ras_timer_r_reg[1]_2 (\bank_cntrl[3].bank0_n_36 ),
        .\ras_timer_r_reg[1]_3 (\bank_cntrl[2].bank0_n_28 ),
        .ras_timer_zero_r_reg(\bank_cntrl[1].bank0_n_26 ),
        .ras_timer_zero_r_reg_0(\bank_cntrl[1].bank0_n_27 ),
        .ras_timer_zero_r_reg_1(\bank_cntrl[2].bank0_n_42 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[2] (\rb_hit_busies.rb_hit_busies_r_lcl_reg[2] ),
        .rb_hit_busy_r_reg(\bank_cntrl[0].bank0_n_27 ),
        .rb_hit_busy_r_reg_0(\bank_cntrl[0].bank0_n_26 ),
        .rd_this_rank_r(rd_this_rank_r[1]),
        .rd_wr_r(rd_wr_r[1]),
        .rd_wr_r_lcl_reg(\bank_cntrl[3].bank0_n_14 ),
        .rd_wr_r_lcl_reg_0(\bank_cntrl[2].bank0_n_15 ),
        .req_bank_rdy_ns(\bank_state0/req_bank_rdy_ns_6 ),
        .req_bank_rdy_r_reg(\bank_cntrl[1].bank0_n_35 ),
        .\req_data_buf_addr_r_reg[0] (idle_r[1]),
        .req_periodic_rd_r(req_periodic_rd_r[1]),
        .\req_row_r_lcl_reg[10] (req_row_r[10]),
        .\rnk_config_strobe_r_reg[0] (arb_mux0_n_37),
        .row(row),
        .row_cmd_wr(row_cmd_wr[1]),
        .rstdiv0_sync_r1_reg_rep__14(rstdiv0_sync_r1_reg_rep__14),
        .\rtw_timer.rtw_cnt_r_reg[1] (arb_mux0_n_31),
        .set_order_q(\bank_queue0/set_order_q_31 ),
        .\strict_mode.rd_data_buf_addr_r_lcl_reg[2] (\strict_mode.rd_data_buf_addr_r_lcl_reg[2] ),
        .sys_rst(sys_rst),
        .was_priority(was_priority),
        .was_wr(was_wr),
        .wr_this_rank_r(wr_this_rank_r[1]),
        .\wtr_timer.wtr_cnt_r_reg[1] (arb_mux0_n_32));
  Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_bank_cntrl__parameterized1 \bank_cntrl[2].bank0 
       (.I572(I572),
        .Q({sending_col[2],sending_col[0]}),
        .SR(SR),
        .act_this_rank_r(act_this_rank_r[2]),
        .act_wait_r_lcl_reg(\bank_cntrl[3].bank0_n_23 ),
        .\app_addr_r1_reg[25] (\app_addr_r1_reg[25] ),
        .\app_addr_r1_reg[9] (\app_addr_r1_reg[9] ),
        .\app_addr_r2_reg[22] (\app_addr_r2_reg[22]_0 ),
        .\app_cmd_r2_reg[0] (\app_cmd_r2_reg[0] ),
        .\app_cmd_r2_reg[1] (\app_cmd_r2_reg[1] ),
        .app_rdy(app_rdy),
        .app_rdy_r_reg(bank_common0_n_17),
        .auto_pre_r(auto_pre_r_13),
        .auto_pre_r_lcl_reg(\bank_cntrl[3].bank0_n_47 ),
        .bm_end_r1_reg(\bank_cntrl[1].bank0_n_27 ),
        .bm_end_r1_reg_0(\bank_cntrl[3].bank0_n_37 ),
        .bm_end_r1_reg_1(\bank_cntrl[0].bank0_n_22 ),
        .clear_req(\bank_queue0/clear_req_2 ),
        .clear_req_7(\bank_queue0/clear_req ),
        .\cmd_pipe_plus.mc_address_reg[36] (\cmd_pipe_plus.mc_address_reg[38]_0 [31]),
        .\cmd_pipe_plus.mc_address_reg[38] ({\cmd_pipe_plus.mc_address_reg[38] [2],req_row_r[37:26]}),
        .\cmd_pipe_plus.mc_address_reg[9] (\bank_compare0/req_col_r_9 ),
        .\cmd_pipe_plus.mc_bank_reg[8] (\cmd_pipe_plus.mc_bank_reg[8]_0 ),
        .col_wait_r(\bank_state0/col_wait_r_19 ),
        .\compute_tail.tail_r_lcl_reg (\bank_cntrl[2].bank0_n_39 ),
        .\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] (req_data_buf_addr_r[13:10]),
        .demand_act_priority_r(\bank_state0/demand_act_priority_r_18 ),
        .demand_priority_r(\bank_state0/demand_priority_r_16 ),
        .demand_priority_r_2(\bank_state0/demand_priority_r ),
        .demand_priority_r_reg(\bank_cntrl[0].bank0_n_55 ),
        .demand_priority_r_reg_0(\bank_cntrl[1].bank0_n_55 ),
        .demand_priority_r_reg_1(\bank_cntrl[3].bank0_n_48 ),
        .demanded_prior_r(\bank_state0/demanded_prior_r_15 ),
        .demanded_prior_r_3(\bank_state0/demanded_prior_r ),
        .demanded_prior_r_reg(\bank_cntrl[1].bank0_n_56 ),
        .\grant_r_reg[0] (\bank_cntrl[0].bank0_n_32 ),
        .\grant_r_reg[0]_0 (\bank_cntrl[0].bank0_n_35 ),
        .\grant_r_reg[1] (\bank_cntrl[1].bank0_n_35 ),
        .\grant_r_reg[2] (\bank_cntrl[2].bank0_n_26 ),
        .\grant_r_reg[2]_0 (\bank_cntrl[2].bank0_n_36 ),
        .\grant_r_reg[2]_1 (\bank_cntrl[2].bank0_n_43 ),
        .\grant_r_reg[2]_2 (sending_row[2]),
        .\grant_r_reg[2]_3 (arb_mux0_n_34),
        .\grant_r_reg[3] (\bank_cntrl[2].bank0_n_41 ),
        .\grant_r_reg[3]_0 (\bank_cntrl[3].bank0_n_42 ),
        .\grant_r_reg[3]_1 (sending_pre[3:2]),
        .granted_col_r_reg(\bank_cntrl[2].bank0_n_27 ),
        .granted_col_r_reg_0(\bank_cntrl[2].bank0_n_31 ),
        .granted_col_r_reg_1(\bank_cntrl[2].bank0_n_35 ),
        .granted_col_r_reg_2(sent_col),
        .head_r(head_r[2]),
        .head_r_lcl_reg(\bank_cntrl[2].bank0_n_21 ),
        .hi_priority(hi_priority),
        .idle_r(idle_r[2]),
        .idle_r_lcl_reg(\bank_cntrl[0].bank0_n_18 ),
        .idle_r_lcl_reg_0(bank_common0_n_16),
        .idle_r_lcl_reg_1(\bank_cntrl[0].bank0_n_23 ),
        .idle_r_lcl_reg_2(\bank_cntrl[1].bank0_n_31 ),
        .\maint_controller.maint_wip_r_lcl_reg (maint_wip_r),
        .maint_rank_r(maint_rank_r),
        .maint_req_r(maint_req_r),
        .maint_sre_r(maint_sre_r),
        .\maintenance_request.maint_rank_r_lcl_reg[0] (\maintenance_request.maint_rank_r_lcl_reg[0] ),
        .\maintenance_request.maint_req_r_lcl_reg (bank_common0_n_5),
        .\maintenance_request.maint_sre_r_lcl_reg (\maintenance_request.maint_sre_r_lcl_reg ),
        .\maintenance_request.maint_sre_r_lcl_reg_0 (\maintenance_request.maint_sre_r_lcl_reg_0 ),
        .ofs_rdy_r(\bank_state0/ofs_rdy_r_14 ),
        .ofs_rdy_r0(\bank_state0/ofs_rdy_r0_11 ),
        .ofs_rdy_r0_0(\bank_state0/ofs_rdy_r0_10 ),
        .ofs_rdy_r0_1(\bank_state0/ofs_rdy_r0 ),
        .order_q_r(\bank_queue0/order_q_r_12 ),
        .\order_q_r_reg[0] (\bank_cntrl[0].bank0_n_58 ),
        .\order_q_r_reg[0]_0 (\bank_cntrl[0].bank0_n_59 ),
        .ordered_r_lcl_reg(ordered_r[2]),
        .override_demand_ns(\bank_state0/override_demand_ns ),
        .override_demand_r(\bank_state0/override_demand_r ),
        .p_106_out(p_106_out),
        .p_130_out(p_130_out),
        .p_145_out(p_145_out),
        .p_28_out(p_28_out),
        .p_67_out(p_67_out),
        .p_91_out(p_91_out),
        .periodic_rd_ack_r_lcl_reg(bank_common0_n_20),
        .periodic_rd_cntr_r_reg(\maint_controller.maint_wip_r_lcl_reg ),
        .periodic_rd_insert(periodic_rd_insert),
        .phy_mc_cmd_full(phy_mc_cmd_full),
        .phy_mc_ctl_full(phy_mc_ctl_full),
        .phy_mc_data_full(phy_mc_data_full),
        .\pre_4_1_1T_arb.granted_pre_r_reg (\bank_cntrl[2].bank0_n_42 ),
        .pre_bm_end_r_reg(\bank_cntrl[1].bank0_n_21 ),
        .pre_bm_end_r_reg_0(\bank_cntrl[3].bank0_n_20 ),
        .pre_passing_open_bank_r_reg(\bank_cntrl[0].bank0_n_36 ),
        .pre_passing_open_bank_r_reg_0(\bank_cntrl[3].bank0_n_43 ),
        .pre_passing_open_bank_r_reg_1(\bank_cntrl[1].bank0_n_32 ),
        .\q_entry_r_reg[1] (\bank_cntrl[2].bank0_n_32 ),
        .\q_entry_r_reg[1]_0 (\bank_cntrl[0].bank0_n_25 ),
        .q_has_priority_r_reg(rb_hit_busy_r[2]),
        .q_has_priority_r_reg_0(\bank_cntrl[2].bank0_n_15 ),
        .\ras_timer_r_reg[1] (\bank_cntrl[2].bank0_n_22 ),
        .\ras_timer_r_reg[1]_0 (\bank_cntrl[2].bank0_n_40 ),
        .\ras_timer_r_reg[1]_1 (\bank_cntrl[1].bank0_n_26 ),
        .\ras_timer_r_reg[1]_2 (\bank_cntrl[0].bank0_n_21 ),
        .\ras_timer_r_reg[1]_3 (\bank_cntrl[3].bank0_n_36 ),
        .ras_timer_zero_r_reg(\bank_cntrl[2].bank0_n_28 ),
        .ras_timer_zero_r_reg_0(\bank_cntrl[2].bank0_n_29 ),
        .ras_timer_zero_r_reg_1(\bank_cntrl[2].bank0_n_30 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[5] (\rb_hit_busies.rb_hit_busies_r_lcl_reg[5] ),
        .rb_hit_busy_r_reg(bank_common0_n_22),
        .rb_hit_busy_r_reg_0(\bank_cntrl[0].bank0_n_26 ),
        .rb_hit_busy_r_reg_1(\bank_cntrl[0].bank0_n_27 ),
        .rd_this_rank_r(rd_this_rank_r[2]),
        .rd_wr_r(rd_wr_r[2]),
        .rd_wr_r_lcl_reg(\bank_cntrl[1].bank0_n_22 ),
        .rd_wr_r_lcl_reg_0({rd_wr_r[3],rd_wr_r[1:0]}),
        .rd_wr_r_lcl_reg_1(\bank_cntrl[3].bank0_n_14 ),
        .req_bank_rdy_ns(\bank_state0/req_bank_rdy_ns_17 ),
        .req_bank_rdy_ns_4(\bank_state0/req_bank_rdy_ns_26 ),
        .req_bank_rdy_ns_5(\bank_state0/req_bank_rdy_ns ),
        .req_bank_rdy_ns_6(\bank_state0/req_bank_rdy_ns_6 ),
        .req_bank_rdy_r_reg(\bank_cntrl[2].bank0_n_37 ),
        .req_periodic_rd_r(req_periodic_rd_r[2]),
        .\req_row_r_lcl_reg[10] (\bank_cntrl[1].bank0_n_57 ),
        .rnk_config_strobe_ns(\arb_row_col0/rnk_config_strobe_ns ),
        .\rnk_config_strobe_r_reg[0] (\bank_cntrl[2].bank0_n_25 ),
        .\rnk_config_strobe_r_reg[0]_0 (\bank_cntrl[2].bank0_n_38 ),
        .\rnk_config_strobe_r_reg[0]_1 (arb_mux0_n_37),
        .\rnk_config_strobe_r_reg[0]_2 (arb_mux0_n_17),
        .rnk_config_valid_r(rnk_config_valid_r),
        .rnk_config_valid_r_lcl_reg(\bank_cntrl[2].bank0_n_23 ),
        .rnk_config_valid_r_lcl_reg_0(\bank_cntrl[2].bank0_n_24 ),
        .row(row),
        .row_cmd_wr(row_cmd_wr[2]),
        .rstdiv0_sync_r1_reg_rep(rstdiv0_sync_r1_reg_rep),
        .rstdiv0_sync_r1_reg_rep__14(rstdiv0_sync_r1_reg_rep__14),
        .\rtw_timer.rtw_cnt_r_reg[1] (arb_mux0_n_31),
        .set_order_q(\bank_queue0/set_order_q_30 ),
        .\strict_mode.rd_data_buf_addr_r_lcl_reg[2] (\strict_mode.rd_data_buf_addr_r_lcl_reg[2] ),
        .sys_rst(sys_rst),
        .was_priority(was_priority),
        .was_wr(was_wr),
        .wr_this_rank_r(wr_this_rank_r[2]),
        .\wtr_timer.wtr_cnt_r_reg[1] (arb_mux0_n_32));
  Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_bank_cntrl__parameterized2 \bank_cntrl[3].bank0 
       (.I572(I572),
        .Q({sending_col[3],sending_col[1]}),
        .SR(SR),
        .act_this_rank_r(act_this_rank_r[3]),
        .act_wait_r_lcl_reg(row_cmd_wr[2]),
        .\app_addr_r1_reg[25] (\app_addr_r1_reg[25] ),
        .\app_addr_r1_reg[9] (\app_addr_r1_reg[9] ),
        .\app_addr_r2_reg[22] (\app_addr_r2_reg[22]_1 ),
        .\app_cmd_r2_reg[0] (\app_cmd_r2_reg[0] ),
        .\app_cmd_r2_reg[1] (\app_cmd_r2_reg[1] ),
        .app_rdy(app_rdy),
        .app_rdy_r_reg(bank_common0_n_17),
        .auto_pre_r(auto_pre_r_22),
        .bm_end_r1_reg(\bank_cntrl[2].bank0_n_29 ),
        .bm_end_r1_reg_0(\bank_cntrl[0].bank0_n_22 ),
        .bm_end_r1_reg_1(\bank_cntrl[1].bank0_n_27 ),
        .clear_req(\bank_queue0/clear_req_2 ),
        .clear_req_2(\bank_queue0/clear_req ),
        .\cmd_pipe_plus.mc_address_reg[23] (\bank_cntrl[3].bank0_n_44 ),
        .\cmd_pipe_plus.mc_address_reg[36] (\bank_cntrl[3].bank0_n_23 ),
        .\cmd_pipe_plus.mc_address_reg[38] ({\cmd_pipe_plus.mc_address_reg[38] [3],req_row_r[50],req_row_r[48:39]}),
        .\cmd_pipe_plus.mc_address_reg[9] (\bank_compare0/req_col_r_20 ),
        .\cmd_pipe_plus.mc_bank_reg[8] (\cmd_pipe_plus.mc_bank_reg[8]_1 ),
        .col_wait_r(\bank_state0/col_wait_r_28 ),
        .cs_en2(cs_en2),
        .\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] (req_data_buf_addr_r[18:15]),
        .demand_act_priority_r(\bank_state0/demand_act_priority_r_27 ),
        .demand_priority_r(\bank_state0/demand_priority_r_25 ),
        .demand_priority_r_0(\bank_state0/demand_priority_r_5 ),
        .demand_priority_r_reg(\bank_cntrl[1].bank0_n_55 ),
        .demanded_prior_r(\bank_state0/demanded_prior_r_24 ),
        .demanded_prior_r_1(\bank_state0/demanded_prior_r_4 ),
        .demanded_prior_r_reg(\bank_cntrl[0].bank0_n_54 ),
        .\grant_r_reg[0] (\bank_cntrl[3].bank0_n_46 ),
        .\grant_r_reg[0]_0 (\bank_cntrl[0].bank0_n_32 ),
        .\grant_r_reg[0]_1 (\bank_cntrl[0].bank0_n_35 ),
        .\grant_r_reg[1] (\bank_cntrl[3].bank0_n_40 ),
        .\grant_r_reg[1]_0 (\bank_cntrl[1].bank0_n_35 ),
        .\grant_r_reg[2] (\bank_cntrl[3].bank0_n_47 ),
        .\grant_r_reg[2]_0 (\bank_cntrl[2].bank0_n_37 ),
        .\grant_r_reg[3] (\bank_cntrl[3].bank0_n_45 ),
        .\grant_r_reg[3]_0 (sending_row[3:2]),
        .\grant_r_reg[3]_1 (sending_pre[3]),
        .\grant_r_reg[3]_2 (arb_mux0_n_35),
        .\grant_r_reg[3]_3 (arb_mux0_n_91),
        .granted_col_r_reg(\bank_cntrl[3].bank0_n_22 ),
        .granted_col_r_reg_0(\bank_cntrl[3].bank0_n_38 ),
        .granted_col_r_reg_1(\bank_cntrl[3].bank0_n_41 ),
        .granted_col_r_reg_2(sent_col),
        .head_r(head_r[3]),
        .head_r_lcl_reg(\bank_cntrl[3].bank0_n_20 ),
        .hi_priority(hi_priority),
        .idle_r(idle_r[3]),
        .idle_r_lcl_reg(\bank_cntrl[0].bank0_n_18 ),
        .idle_r_lcl_reg_0(\bank_cntrl[0].bank0_n_24 ),
        .idle_r_lcl_reg_1(\bank_cntrl[0].bank0_n_31 ),
        .\last_master_r_reg[2] (arb_mux0_n_87),
        .\maint_controller.maint_wip_r_lcl_reg (maint_wip_r),
        .maint_rank_r(maint_rank_r),
        .maint_req_r(maint_req_r),
        .maint_sre_r(maint_sre_r),
        .\maintenance_request.maint_rank_r_lcl_reg[0] (\maintenance_request.maint_rank_r_lcl_reg[0] ),
        .\maintenance_request.maint_req_r_lcl_reg (bank_common0_n_5),
        .\maintenance_request.maint_sre_r_lcl_reg (\maintenance_request.maint_sre_r_lcl_reg ),
        .\maintenance_request.maint_sre_r_lcl_reg_0 (\maintenance_request.maint_sre_r_lcl_reg_0 ),
        .ofs_rdy_r(\bank_state0/ofs_rdy_r_23 ),
        .ofs_rdy_r0(\bank_state0/ofs_rdy_r0_10 ),
        .order_q_r(\bank_queue0/order_q_r_21 ),
        .\order_q_r_reg[0] (\bank_cntrl[0].bank0_n_60 ),
        .\order_q_r_reg[0]_0 (\bank_cntrl[0].bank0_n_61 ),
        .ordered_r_lcl_reg(ordered_r[3]),
        .override_demand_r(\bank_state0/override_demand_r ),
        .p_106_out(p_106_out),
        .p_130_out(p_130_out),
        .p_145_out(p_145_out),
        .p_28_out(p_28_out),
        .p_67_out(p_67_out),
        .p_91_out(p_91_out),
        .periodic_rd_ack_r_lcl_reg(bank_common0_n_20),
        .periodic_rd_cntr_r_reg(\maint_controller.maint_wip_r_lcl_reg ),
        .periodic_rd_insert(periodic_rd_insert),
        .pre_bm_end_r_reg(\bank_cntrl[1].bank0_n_30 ),
        .pre_bm_end_r_reg_0(\bank_cntrl[2].bank0_n_21 ),
        .pre_bm_end_r_reg_1(\bank_cntrl[0].bank0_n_19 ),
        .pre_passing_open_bank_r_reg(\bank_cntrl[0].bank0_n_36 ),
        .pre_passing_open_bank_r_reg_0(\bank_cntrl[2].bank0_n_40 ),
        .pre_passing_open_bank_r_reg_1(\bank_cntrl[1].bank0_n_32 ),
        .q_has_priority_r_reg(rb_hit_busy_r[3]),
        .q_has_priority_r_reg_0(\bank_cntrl[3].bank0_n_14 ),
        .\ras_timer_r_reg[1] (\bank_cntrl[3].bank0_n_21 ),
        .\ras_timer_r_reg[1]_0 (\bank_cntrl[3].bank0_n_43 ),
        .\ras_timer_r_reg[1]_1 (\bank_cntrl[2].bank0_n_28 ),
        .\ras_timer_r_reg[1]_2 (\bank_cntrl[1].bank0_n_26 ),
        .\ras_timer_r_reg[1]_3 (\bank_cntrl[0].bank0_n_21 ),
        .ras_timer_zero_r_reg(\bank_cntrl[3].bank0_n_36 ),
        .ras_timer_zero_r_reg_0(\bank_cntrl[3].bank0_n_37 ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[5] (\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ),
        .rb_hit_busy_r(rb_hit_busy_r[2:0]),
        .rb_hit_busy_r_reg(bank_common0_n_21),
        .rb_hit_busy_r_reg_0(\bank_cntrl[0].bank0_n_27 ),
        .rb_hit_busy_r_reg_1(\bank_cntrl[0].bank0_n_26 ),
        .rd_this_rank_r(rd_this_rank_r[3]),
        .\rd_this_rank_r_reg[0] (rd_wr_r[3]),
        .rd_wr_r_lcl_reg(\bank_cntrl[2].bank0_n_15 ),
        .req_bank_rdy_ns(\bank_state0/req_bank_rdy_ns_26 ),
        .req_bank_rdy_r_reg(\bank_cntrl[3].bank0_n_42 ),
        .req_periodic_rd_r(req_periodic_rd_r[3]),
        .\req_row_r_lcl_reg[10] (req_row_r[36]),
        .\rnk_config_strobe_r_reg[0] (\bank_cntrl[3].bank0_n_48 ),
        .\rnk_config_strobe_r_reg[0]_0 (arb_mux0_n_37),
        .row(row),
        .row_cmd_wr(row_cmd_wr[3]),
        .rstdiv0_sync_r1_reg_rep__14(rstdiv0_sync_r1_reg_rep__14),
        .\rtw_timer.rtw_cnt_r_reg[1] (arb_mux0_n_31),
        .set_order_q(\bank_queue0/set_order_q_29 ),
        .\strict_mode.rd_data_buf_addr_r_lcl_reg[2] (\strict_mode.rd_data_buf_addr_r_lcl_reg[2] ),
        .sys_rst(sys_rst),
        .was_priority(was_priority),
        .was_wr(was_wr),
        .wr_this_rank_r(wr_this_rank_r[3]),
        .\wtr_timer.wtr_cnt_r_reg[1] (arb_mux0_n_32));
  Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_bank_common bank_common0
       (.I572(I572),
        .SR(SR),
        .accept_ns(accept_ns),
        .\app_cmd_r2_reg[1] (\app_cmd_r2_reg[1] ),
        .app_en_r2(app_en_r2),
        .app_rdy(app_rdy),
        .clear_periodic_rd_request(clear_periodic_rd_request),
        .head_r(head_r),
        .head_r_lcl_reg(bank_common0_n_16),
        .hi_priority(hi_priority),
        .idle_r(idle_r),
        .insert_maint_r(insert_maint_r),
        .\maint_controller.maint_wip_r_lcl_reg_0 (maint_wip_r),
        .\maint_controller.maint_wip_r_lcl_reg_1 (bank_common0_n_5),
        .\maint_controller.maint_wip_r_lcl_reg_2 (\maint_controller.maint_wip_r_lcl_reg ),
        .maint_req_r(maint_req_r),
        .maint_sre_r(maint_sre_r),
        .maint_srx_r(maint_srx_r),
        .\maintenance_request.maint_req_r_lcl_reg (\maintenance_request.maint_req_r_lcl_reg ),
        .\maintenance_request.maint_srx_r_lcl_reg (\maintenance_request.maint_srx_r_lcl_reg_0 ),
        .p_130_out(p_130_out),
        .p_91_out(p_91_out),
        .p_9_in(p_9_in),
        .pass_open_bank_r_lcl_reg(bank_common0_n_14),
        .periodic_rd_grant_r(periodic_rd_grant_r),
        .periodic_rd_insert(periodic_rd_insert),
        .\periodic_read_request.periodic_rd_r_lcl_reg (\periodic_read_request.periodic_rd_r_lcl_reg ),
        .pre_bm_end_r_reg(\bank_cntrl[2].bank0_n_21 ),
        .pre_bm_end_r_reg_0(\bank_cntrl[3].bank0_n_20 ),
        .\q_entry_r_reg[0] (bank_common0_n_19),
        .q_has_priority_r_reg(bank_common0_n_20),
        .q_has_rd_r_reg(bank_common0_n_13),
        .q_has_rd_r_reg_0(bank_common0_n_21),
        .q_has_rd_r_reg_1(bank_common0_n_22),
        .rb_hit_busy_r(rb_hit_busy_r),
        .req_periodic_rd_r_lcl_reg(req_periodic_rd_r_lcl_reg),
        .req_wr_r_lcl_reg(bank_common0_n_17),
        .rstdiv0_sync_r1_reg_rep__13(rstdiv0_sync_r1_reg_rep__13),
        .rstdiv0_sync_r1_reg_rep__14(rstdiv0_sync_r1_reg_rep__14),
        .set_order_q(\bank_queue0/set_order_q_31 ),
        .set_order_q_0(\bank_queue0/set_order_q_30 ),
        .set_order_q_1(\bank_queue0/set_order_q_29 ),
        .set_order_q_2(\bank_queue0/set_order_q ),
        .sys_rst(sys_rst),
        .was_priority(was_priority),
        .was_wr(was_wr),
        .was_wr0(was_wr0));
endmodule

module Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_bank_queue
   (\req_data_buf_addr_r_reg[0] ,
    E,
    pass_open_bank_r,
    pass_open_bank_ns,
    q_has_rd,
    q_has_priority_r_reg_0,
    wait_for_maint_r,
    tail_r,
    head_r_lcl_reg_0,
    auto_pre_r_lcl_reg_0,
    ordered_r,
    \order_q_r_reg[1]_0 ,
    \order_q_r_reg[0]_0 ,
    \order_q_r_reg[1]_1 ,
    \order_q_r_reg[0]_1 ,
    \order_q_r_reg[1]_2 ,
    \order_q_r_reg[0]_2 ,
    \rtp_timer_r_reg[0] ,
    bm_end_r1_reg,
    head_r_lcl_reg_1,
    \q_entry_r_reg[0]_0 ,
    D,
    \ras_timer_r_reg[1] ,
    \q_entry_r_reg[1]_0 ,
    \q_entry_r_reg[1]_1 ,
    \q_entry_r_reg[1]_2 ,
    q_entry_ns,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[1]_0 ,
    p_9_in,
    \q_entry_r_reg[1]_3 ,
    demand_priority_r_reg,
    \grant_r_reg[0] ,
    req_bank_rdy_ns,
    \grant_r_reg[2] ,
    \ras_timer_r_reg[1]_0 ,
    \q_entry_r_reg[0]_1 ,
    \grant_r_reg[1] ,
    sys_rst,
    pre_bm_end_ns,
    pre_passing_open_bank_ns,
    \maintenance_request.maint_req_r_lcl_reg ,
    SR,
    ordered_r_lcl_reg_0,
    ordered_r_lcl_reg_1,
    order_q_r,
    \grant_r_reg[0]_0 ,
    set_order_q_2,
    I572,
    order_q_r_3,
    set_order_q_4,
    order_q_r_5,
    set_order_q_6,
    Q,
    rtp_timer_r,
    set_order_q,
    pre_bm_end_r_reg_0,
    app_rdy_r_reg,
    rb_hit_busy_r_reg,
    \maintenance_request.maint_sre_r_lcl_reg ,
    row_hit_r,
    pre_bm_end_r_reg_1,
    p_91_out,
    maint_rank_r,
    maint_sre_r,
    \maintenance_request.maint_sre_r_lcl_reg_0 ,
    was_wr,
    \ras_timer_r_reg[1]_1 ,
    \ras_timer_r_reg[1]_2 ,
    \ras_timer_r_reg[1]_3 ,
    \ras_timer_r_reg[1]_4 ,
    bm_end_r1_reg_0,
    bm_end_r1_reg_1,
    bm_end_r1_reg_2,
    bm_end_r1_reg_3,
    idle_r_lcl_reg_0,
    \q_entry_r_reg[1]_4 ,
    rb_hit_busy_r_reg_0,
    rb_hit_busy_r_reg_1,
    rb_hit_busy_r_reg_2,
    rb_hit_busy_r_reg_3,
    periodic_rd_ack_r_lcl_reg,
    pre_bm_end_r_reg_2,
    \q_entry_r_reg[1]_5 ,
    p_106_out,
    init_calib_complete_reg_rep__9,
    idle_r_lcl_reg_1,
    idle_r_lcl_reg_2,
    idle_r_lcl_reg_3,
    pre_passing_open_bank_r_reg_0,
    pre_passing_open_bank_r_reg_1,
    pre_passing_open_bank_r_reg_2,
    ordered_r_lcl_reg_2,
    req_priority_r,
    col_wait_r_reg,
    demand_priority_r_reg_0,
    \rnk_config_strobe_r_reg[0] ,
    \grant_r_reg[1]_0 ,
    \grant_r_reg[0]_1 ,
    \grant_r_reg[3] ,
    \grant_r_reg[2]_0 ,
    p_67_out,
    p_28_out,
    rstdiv0_sync_r1_reg_rep__14,
    req_wr_r,
    rd_wr_r_lcl_reg,
    pre_wait_r,
    row_hit_r_reg,
    ras_timer_zero_r,
    act_wait_r_lcl_reg,
    was_priority,
    rd_wr_r_lcl_reg_0,
    rd_wr_r_lcl_reg_1,
    clear_req_7,
    idle_r_lcl_reg_4);
  output [0:0]\req_data_buf_addr_r_reg[0] ;
  output [0:0]E;
  output pass_open_bank_r;
  output pass_open_bank_ns;
  output q_has_rd;
  output q_has_priority_r_reg_0;
  output wait_for_maint_r;
  output tail_r;
  output head_r_lcl_reg_0;
  output auto_pre_r_lcl_reg_0;
  output [0:0]ordered_r;
  output \order_q_r_reg[1]_0 ;
  output \order_q_r_reg[0]_0 ;
  output \order_q_r_reg[1]_1 ;
  output \order_q_r_reg[0]_1 ;
  output \order_q_r_reg[1]_2 ;
  output \order_q_r_reg[0]_2 ;
  output \rtp_timer_r_reg[0] ;
  output bm_end_r1_reg;
  output head_r_lcl_reg_1;
  output \q_entry_r_reg[0]_0 ;
  output [1:0]D;
  output \ras_timer_r_reg[1] ;
  output \q_entry_r_reg[1]_0 ;
  output \q_entry_r_reg[1]_1 ;
  output \q_entry_r_reg[1]_2 ;
  output [0:0]q_entry_ns;
  output \rb_hit_busies.rb_hit_busies_r_lcl_reg[1]_0 ;
  output p_9_in;
  output \q_entry_r_reg[1]_3 ;
  output demand_priority_r_reg;
  output \grant_r_reg[0] ;
  output req_bank_rdy_ns;
  output \grant_r_reg[2] ;
  output \ras_timer_r_reg[1]_0 ;
  output \q_entry_r_reg[0]_1 ;
  output \grant_r_reg[1] ;
  input sys_rst;
  input pre_bm_end_ns;
  input pre_passing_open_bank_ns;
  input \maintenance_request.maint_req_r_lcl_reg ;
  input [0:0]SR;
  input ordered_r_lcl_reg_0;
  input ordered_r_lcl_reg_1;
  input [1:0]order_q_r;
  input \grant_r_reg[0]_0 ;
  input set_order_q_2;
  input I572;
  input [1:0]order_q_r_3;
  input set_order_q_4;
  input [1:0]order_q_r_5;
  input set_order_q_6;
  input [0:0]Q;
  input rtp_timer_r;
  input set_order_q;
  input pre_bm_end_r_reg_0;
  input app_rdy_r_reg;
  input rb_hit_busy_r_reg;
  input \maintenance_request.maint_sre_r_lcl_reg ;
  input row_hit_r;
  input pre_bm_end_r_reg_1;
  input p_91_out;
  input maint_rank_r;
  input maint_sre_r;
  input \maintenance_request.maint_sre_r_lcl_reg_0 ;
  input was_wr;
  input \ras_timer_r_reg[1]_1 ;
  input \ras_timer_r_reg[1]_2 ;
  input \ras_timer_r_reg[1]_3 ;
  input \ras_timer_r_reg[1]_4 ;
  input bm_end_r1_reg_0;
  input bm_end_r1_reg_1;
  input bm_end_r1_reg_2;
  input bm_end_r1_reg_3;
  input [2:0]idle_r_lcl_reg_0;
  input \q_entry_r_reg[1]_4 ;
  input rb_hit_busy_r_reg_0;
  input rb_hit_busy_r_reg_1;
  input [2:0]rb_hit_busy_r_reg_2;
  input rb_hit_busy_r_reg_3;
  input periodic_rd_ack_r_lcl_reg;
  input pre_bm_end_r_reg_2;
  input \q_entry_r_reg[1]_5 ;
  input p_106_out;
  input init_calib_complete_reg_rep__9;
  input idle_r_lcl_reg_1;
  input idle_r_lcl_reg_2;
  input idle_r_lcl_reg_3;
  input pre_passing_open_bank_r_reg_0;
  input pre_passing_open_bank_r_reg_1;
  input pre_passing_open_bank_r_reg_2;
  input [2:0]ordered_r_lcl_reg_2;
  input req_priority_r;
  input col_wait_r_reg;
  input demand_priority_r_reg_0;
  input \rnk_config_strobe_r_reg[0] ;
  input \grant_r_reg[1]_0 ;
  input \grant_r_reg[0]_1 ;
  input \grant_r_reg[3] ;
  input \grant_r_reg[2]_0 ;
  input p_67_out;
  input p_28_out;
  input rstdiv0_sync_r1_reg_rep__14;
  input [0:0]req_wr_r;
  input rd_wr_r_lcl_reg;
  input pre_wait_r;
  input row_hit_r_reg;
  input ras_timer_zero_r;
  input act_wait_r_lcl_reg;
  input was_priority;
  input rd_wr_r_lcl_reg_0;
  input rd_wr_r_lcl_reg_1;
  input clear_req_7;
  input idle_r_lcl_reg_4;

  wire [1:0]D;
  wire [0:0]E;
  wire I572;
  wire [0:0]Q;
  wire [0:0]SR;
  wire act_wait_r_lcl_reg;
  wire app_rdy_r_reg;
  wire auto_pre_r_lcl_i_1_n_0;
  wire auto_pre_r_lcl_reg_0;
  wire bm_end_r1_reg;
  wire bm_end_r1_reg_0;
  wire bm_end_r1_reg_1;
  wire bm_end_r1_reg_2;
  wire bm_end_r1_reg_3;
  wire clear_req_7;
  wire col_wait_r_reg;
  wire \compute_tail.tail_r_lcl_i_1_n_0 ;
  wire demand_priority_r_reg;
  wire demand_priority_r_reg_0;
  wire \grant_r_reg[0] ;
  wire \grant_r_reg[0]_0 ;
  wire \grant_r_reg[0]_1 ;
  wire \grant_r_reg[1] ;
  wire \grant_r_reg[1]_0 ;
  wire \grant_r_reg[2] ;
  wire \grant_r_reg[2]_0 ;
  wire \grant_r_reg[3] ;
  wire head_r_lcl_i_1_n_0;
  wire head_r_lcl_i_3__0_n_0;
  wire head_r_lcl_i_4_n_0;
  wire head_r_lcl_reg_0;
  wire head_r_lcl_reg_1;
  wire [2:0]idle_r_lcl_reg_0;
  wire idle_r_lcl_reg_1;
  wire idle_r_lcl_reg_2;
  wire idle_r_lcl_reg_3;
  wire idle_r_lcl_reg_4;
  wire init_calib_complete_reg_rep__9;
  wire maint_rank_r;
  wire maint_sre_r;
  wire \maintenance_request.maint_req_r_lcl_reg ;
  wire \maintenance_request.maint_sre_r_lcl_reg ;
  wire \maintenance_request.maint_sre_r_lcl_reg_0 ;
  wire [1:0]order_q_r;
  wire \order_q_r[0]_i_1_n_0 ;
  wire \order_q_r[0]_i_2_n_0 ;
  wire \order_q_r[1]_i_1_n_0 ;
  wire [1:0]order_q_r_1;
  wire [1:0]order_q_r_3;
  wire [1:0]order_q_r_5;
  wire \order_q_r_reg[0]_0 ;
  wire \order_q_r_reg[0]_1 ;
  wire \order_q_r_reg[0]_2 ;
  wire \order_q_r_reg[1]_0 ;
  wire \order_q_r_reg[1]_1 ;
  wire \order_q_r_reg[1]_2 ;
  wire [0:0]ordered_r;
  wire ordered_r_lcl_reg_0;
  wire ordered_r_lcl_reg_1;
  wire [2:0]ordered_r_lcl_reg_2;
  wire p_106_out;
  wire p_28_out;
  wire p_67_out;
  wire p_91_out;
  wire p_9_in;
  wire pass_open_bank_ns;
  wire pass_open_bank_r;
  wire periodic_rd_ack_r_lcl_reg;
  wire pre_bm_end_ns;
  wire pre_bm_end_r;
  wire pre_bm_end_r_reg_0;
  wire pre_bm_end_r_reg_1;
  wire pre_bm_end_r_reg_2;
  wire pre_passing_open_bank_ns;
  wire pre_passing_open_bank_r;
  wire pre_passing_open_bank_r_reg_0;
  wire pre_passing_open_bank_r_reg_1;
  wire pre_passing_open_bank_r_reg_2;
  wire pre_wait_r;
  wire [0:0]q_entry_ns;
  wire [1:1]q_entry_ns_0;
  wire [1:0]q_entry_r;
  wire \q_entry_r[0]_i_1_n_0 ;
  wire \q_entry_r[0]_i_2__1_n_0 ;
  wire \q_entry_r[1]_i_1_n_0 ;
  wire \q_entry_r[1]_i_3__1_n_0 ;
  wire \q_entry_r[1]_i_4__2_n_0 ;
  wire \q_entry_r[1]_i_5__2_n_0 ;
  wire \q_entry_r[1]_i_6__1_n_0 ;
  wire \q_entry_r[1]_i_7__0_n_0 ;
  wire \q_entry_r_reg[0]_0 ;
  wire \q_entry_r_reg[0]_1 ;
  wire \q_entry_r_reg[1]_0 ;
  wire \q_entry_r_reg[1]_1 ;
  wire \q_entry_r_reg[1]_2 ;
  wire \q_entry_r_reg[1]_3 ;
  wire \q_entry_r_reg[1]_4 ;
  wire \q_entry_r_reg[1]_5 ;
  wire q_has_priority;
  wire q_has_priority_r_i_1__0_n_0;
  wire q_has_priority_r_reg_0;
  wire q_has_rd;
  wire q_has_rd_r_i_1__0_n_0;
  wire \ras_timer_r[0]_i_2_n_0 ;
  wire \ras_timer_r[1]_i_2_n_0 ;
  wire \ras_timer_r[1]_i_5_n_0 ;
  wire \ras_timer_r_reg[1] ;
  wire \ras_timer_r_reg[1]_0 ;
  wire \ras_timer_r_reg[1]_1 ;
  wire \ras_timer_r_reg[1]_2 ;
  wire \ras_timer_r_reg[1]_3 ;
  wire \ras_timer_r_reg[1]_4 ;
  wire ras_timer_zero_r;
  wire \rb_hit_busies.rb_hit_busies_r_lcl[1]_i_2_n_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl[2]_i_2_n_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl[3]_i_2_n_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[1]_0 ;
  wire [3:1]rb_hit_busies_r;
  wire rb_hit_busy_r_reg;
  wire rb_hit_busy_r_reg_0;
  wire rb_hit_busy_r_reg_1;
  wire [2:0]rb_hit_busy_r_reg_2;
  wire rb_hit_busy_r_reg_3;
  wire rd_wr_r_lcl_reg;
  wire rd_wr_r_lcl_reg_0;
  wire rd_wr_r_lcl_reg_1;
  wire req_bank_rdy_ns;
  wire [0:0]\req_data_buf_addr_r_reg[0] ;
  wire req_priority_r;
  wire [0:0]req_wr_r;
  wire \rnk_config_strobe_r_reg[0] ;
  wire row_hit_r;
  wire row_hit_r_reg;
  wire rstdiv0_sync_r1_reg_rep__14;
  wire rtp_timer_r;
  wire \rtp_timer_r_reg[0] ;
  wire set_order_q;
  wire set_order_q_2;
  wire set_order_q_4;
  wire set_order_q_6;
  wire sys_rst;
  wire tail_r;
  wire wait_for_maint_r;
  wire wait_for_maint_r_lcl_i_1__2_n_0;
  wire was_priority;
  wire was_wr;

  (* SOFT_HLUTNM = "soft_lutpair543" *) 
  LUT5 #(
    .INIT(32'h2AAAAAAA)) 
    accept_internal_r_i_1
       (.I0(init_calib_complete_reg_rep__9),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[1]_0 ),
        .I2(idle_r_lcl_reg_1),
        .I3(idle_r_lcl_reg_2),
        .I4(idle_r_lcl_reg_3),
        .O(p_9_in));
  LUT4 #(
    .INIT(16'h000D)) 
    accept_internal_r_i_2
       (.I0(\req_data_buf_addr_r_reg[0] ),
        .I1(set_order_q),
        .I2(bm_end_r1_reg),
        .I3(rstdiv0_sync_r1_reg_rep__14),
        .O(\rb_hit_busies.rb_hit_busies_r_lcl_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAEEEEE)) 
    auto_pre_r_lcl_i_1
       (.I0(auto_pre_r_lcl_reg_0),
        .I1(rb_hit_busy_r_reg),
        .I2(wait_for_maint_r),
        .I3(\maintenance_request.maint_sre_r_lcl_reg ),
        .I4(row_hit_r),
        .I5(q_has_priority_r_reg_0),
        .O(auto_pre_r_lcl_i_1_n_0));
  FDRE auto_pre_r_lcl_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(auto_pre_r_lcl_i_1_n_0),
        .Q(auto_pre_r_lcl_reg_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAEEEAAAA)) 
    bm_end_r1_i_1__0
       (.I0(pre_bm_end_r),
        .I1(Q),
        .I2(req_wr_r),
        .I3(rd_wr_r_lcl_reg),
        .I4(pass_open_bank_r),
        .O(bm_end_r1_reg));
  LUT6 #(
    .INIT(64'hEECCFFCFEECCEECC)) 
    \compute_tail.tail_r_lcl_i_1 
       (.I0(bm_end_r1_reg),
        .I1(set_order_q),
        .I2(\req_data_buf_addr_r_reg[0] ),
        .I3(pre_bm_end_r_reg_0),
        .I4(app_rdy_r_reg),
        .I5(tail_r),
        .O(\compute_tail.tail_r_lcl_i_1_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \compute_tail.tail_r_lcl_reg 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\compute_tail.tail_r_lcl_i_1_n_0 ),
        .Q(tail_r),
        .R(SR));
  LUT5 #(
    .INIT(32'hF2F2F2FF)) 
    demand_priority_r_i_2__2
       (.I0(order_q_r_1[0]),
        .I1(\grant_r_reg[0]_0 ),
        .I2(order_q_r_1[1]),
        .I3(q_has_priority),
        .I4(req_priority_r),
        .O(demand_priority_r_reg));
  LUT6 #(
    .INIT(64'h0000000045000000)) 
    \grant_r[1]_i_2__0 
       (.I0(order_q_r_1[1]),
        .I1(\grant_r_reg[0]_0 ),
        .I2(order_q_r_1[0]),
        .I3(col_wait_r_reg),
        .I4(demand_priority_r_reg_0),
        .I5(\rnk_config_strobe_r_reg[0] ),
        .O(\grant_r_reg[0] ));
  LUT5 #(
    .INIT(32'hFFFFFF7F)) 
    \grant_r[1]_i_9 
       (.I0(head_r_lcl_reg_0),
        .I1(ras_timer_zero_r),
        .I2(act_wait_r_lcl_reg),
        .I3(\req_data_buf_addr_r_reg[0] ),
        .I4(wait_for_maint_r),
        .O(\grant_r_reg[1] ));
  LUT6 #(
    .INIT(64'hAAAAAAABAAAAAAAA)) 
    \grant_r[3]_i_19 
       (.I0(order_q_r_1[1]),
        .I1(\grant_r_reg[1]_0 ),
        .I2(\grant_r_reg[0]_1 ),
        .I3(\grant_r_reg[3] ),
        .I4(\grant_r_reg[2]_0 ),
        .I5(order_q_r_1[0]),
        .O(\grant_r_reg[2] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    head_r_lcl_i_1
       (.I0(head_r_lcl_reg_1),
        .I1(bm_end_r1_reg),
        .I2(head_r_lcl_i_3__0_n_0),
        .I3(\q_entry_r[1]_i_3__1_n_0 ),
        .I4(head_r_lcl_reg_0),
        .O(head_r_lcl_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair540" *) 
  LUT5 #(
    .INIT(32'h01168001)) 
    head_r_lcl_i_2__2
       (.I0(\req_data_buf_addr_r_reg[0] ),
        .I1(idle_r_lcl_reg_0[0]),
        .I2(idle_r_lcl_reg_0[1]),
        .I3(idle_r_lcl_reg_0[2]),
        .I4(periodic_rd_ack_r_lcl_reg),
        .O(head_r_lcl_reg_1));
  LUT6 #(
    .INIT(64'h202F20202020202F)) 
    head_r_lcl_i_3__0
       (.I0(q_entry_r[0]),
        .I1(q_entry_r[1]),
        .I2(head_r_lcl_i_4_n_0),
        .I3(rb_hit_busy_r_reg_0),
        .I4(rb_hit_busy_r_reg_1),
        .I5(\q_entry_r[1]_i_7__0_n_0 ),
        .O(head_r_lcl_i_3__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair544" *) 
  LUT4 #(
    .INIT(16'h30AA)) 
    head_r_lcl_i_4
       (.I0(\q_entry_r[1]_i_7__0_n_0 ),
        .I1(set_order_q),
        .I2(periodic_rd_ack_r_lcl_reg),
        .I3(\req_data_buf_addr_r_reg[0] ),
        .O(head_r_lcl_i_4_n_0));
  FDSE head_r_lcl_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(head_r_lcl_i_1_n_0),
        .Q(head_r_lcl_reg_0),
        .S(SR));
  (* SOFT_HLUTNM = "soft_lutpair543" *) 
  LUT1 #(
    .INIT(2'h1)) 
    idle_r_lcl_i_1__2
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[1]_0 ),
        .O(E));
  FDRE idle_r_lcl_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(E),
        .Q(\req_data_buf_addr_r_reg[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h31553000315530CC)) 
    \order_q_r[0]_i_1 
       (.I0(\order_q_r[0]_i_2_n_0 ),
        .I1(order_q_r_1[0]),
        .I2(order_q_r_1[1]),
        .I3(\grant_r_reg[0]_0 ),
        .I4(set_order_q),
        .I5(I572),
        .O(\order_q_r[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h31553000315530CC)) 
    \order_q_r[0]_i_1__0 
       (.I0(\order_q_r[0]_i_2_n_0 ),
        .I1(order_q_r[0]),
        .I2(order_q_r[1]),
        .I3(\grant_r_reg[0]_0 ),
        .I4(set_order_q_2),
        .I5(I572),
        .O(\order_q_r_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h31553000315530CC)) 
    \order_q_r[0]_i_1__1 
       (.I0(\order_q_r[0]_i_2_n_0 ),
        .I1(order_q_r_3[0]),
        .I2(order_q_r_3[1]),
        .I3(\grant_r_reg[0]_0 ),
        .I4(set_order_q_4),
        .I5(I572),
        .O(\order_q_r_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h31553000315530CC)) 
    \order_q_r[0]_i_1__2 
       (.I0(\order_q_r[0]_i_2_n_0 ),
        .I1(order_q_r_5[0]),
        .I2(order_q_r_5[1]),
        .I3(\grant_r_reg[0]_0 ),
        .I4(set_order_q_6),
        .I5(I572),
        .O(\order_q_r_reg[0]_2 ));
  LUT5 #(
    .INIT(32'h69969669)) 
    \order_q_r[0]_i_2 
       (.I0(ordered_r),
        .I1(ordered_r_lcl_reg_2[0]),
        .I2(ordered_r_lcl_reg_2[1]),
        .I3(ordered_r_lcl_reg_2[2]),
        .I4(\grant_r_reg[0]_0 ),
        .O(\order_q_r[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hC2AAC000C2AAC0F0)) 
    \order_q_r[1]_i_1 
       (.I0(ordered_r_lcl_reg_1),
        .I1(order_q_r_1[0]),
        .I2(order_q_r_1[1]),
        .I3(\grant_r_reg[0]_0 ),
        .I4(set_order_q),
        .I5(I572),
        .O(\order_q_r[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hC2AAC000C2AAC0F0)) 
    \order_q_r[1]_i_1__0 
       (.I0(ordered_r_lcl_reg_1),
        .I1(order_q_r[0]),
        .I2(order_q_r[1]),
        .I3(\grant_r_reg[0]_0 ),
        .I4(set_order_q_2),
        .I5(I572),
        .O(\order_q_r_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hC2AAC000C2AAC0F0)) 
    \order_q_r[1]_i_1__1 
       (.I0(ordered_r_lcl_reg_1),
        .I1(order_q_r_3[0]),
        .I2(order_q_r_3[1]),
        .I3(\grant_r_reg[0]_0 ),
        .I4(set_order_q_4),
        .I5(I572),
        .O(\order_q_r_reg[1]_1 ));
  LUT6 #(
    .INIT(64'hC2AAC000C2AAC0F0)) 
    \order_q_r[1]_i_1__2 
       (.I0(ordered_r_lcl_reg_1),
        .I1(order_q_r_5[0]),
        .I2(order_q_r_5[1]),
        .I3(\grant_r_reg[0]_0 ),
        .I4(set_order_q_6),
        .I5(I572),
        .O(\order_q_r_reg[1]_2 ));
  FDRE \order_q_r_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\order_q_r[0]_i_1_n_0 ),
        .Q(order_q_r_1[0]),
        .R(1'b0));
  FDRE \order_q_r_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\order_q_r[1]_i_1_n_0 ),
        .Q(order_q_r_1[1]),
        .R(1'b0));
  FDRE ordered_r_lcl_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(ordered_r_lcl_reg_0),
        .Q(ordered_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h4444544444444444)) 
    pass_open_bank_r_lcl_i_1__0
       (.I0(q_has_priority_r_reg_0),
        .I1(pass_open_bank_r),
        .I2(tail_r),
        .I3(app_rdy_r_reg),
        .I4(pre_wait_r),
        .I5(row_hit_r_reg),
        .O(pass_open_bank_ns));
  FDRE pass_open_bank_r_lcl_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(pass_open_bank_ns),
        .Q(pass_open_bank_r),
        .R(1'b0));
  FDRE pre_bm_end_r_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(pre_bm_end_ns),
        .Q(pre_bm_end_r),
        .R(1'b0));
  FDRE pre_passing_open_bank_r_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(pre_passing_open_bank_ns),
        .Q(pre_passing_open_bank_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hEC20FFFFEF230000)) 
    \q_entry_r[0]_i_1 
       (.I0(\q_entry_r[0]_i_2__1_n_0 ),
        .I1(bm_end_r1_reg),
        .I2(set_order_q),
        .I3(idle_r_lcl_reg_4),
        .I4(\q_entry_r[1]_i_3__1_n_0 ),
        .I5(q_entry_r[0]),
        .O(\q_entry_r[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \q_entry_r[0]_i_2__1 
       (.I0(\q_entry_r[1]_i_7__0_n_0 ),
        .I1(rb_hit_busy_r_reg_2[2]),
        .I2(rb_hit_busy_r_reg_2[1]),
        .I3(rb_hit_busy_r_reg_2[0]),
        .I4(rb_hit_busy_r_reg_3),
        .O(\q_entry_r[0]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair542" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \q_entry_r[0]_i_2__2 
       (.I0(bm_end_r1_reg),
        .I1(idle_r_lcl_reg_0[2]),
        .I2(idle_r_lcl_reg_0[1]),
        .I3(idle_r_lcl_reg_0[0]),
        .I4(\req_data_buf_addr_r_reg[0] ),
        .O(\q_entry_r_reg[0]_1 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \q_entry_r[0]_i_3__2 
       (.I0(pre_bm_end_r_reg_1),
        .I1(bm_end_r1_reg),
        .I2(\q_entry_r[1]_i_4__2_n_0 ),
        .I3(p_91_out),
        .O(\q_entry_r_reg[0]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \q_entry_r[1]_i_1 
       (.I0(q_entry_ns_0),
        .I1(\q_entry_r[1]_i_3__1_n_0 ),
        .I2(q_entry_r[1]),
        .O(\q_entry_r[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h177E7EE87EE8E881)) 
    \q_entry_r[1]_i_2 
       (.I0(\req_data_buf_addr_r_reg[0] ),
        .I1(idle_r_lcl_reg_0[0]),
        .I2(idle_r_lcl_reg_0[1]),
        .I3(idle_r_lcl_reg_0[2]),
        .I4(bm_end_r1_reg),
        .I5(p_91_out),
        .O(\q_entry_r_reg[1]_0 ));
  LUT5 #(
    .INIT(32'h909FC0CF)) 
    \q_entry_r[1]_i_2__0 
       (.I0(\q_entry_r[1]_i_4__2_n_0 ),
        .I1(\q_entry_r[1]_i_5__2_n_0 ),
        .I2(bm_end_r1_reg),
        .I3(\q_entry_r[1]_i_6__1_n_0 ),
        .I4(periodic_rd_ack_r_lcl_reg),
        .O(q_entry_ns_0));
  LUT6 #(
    .INIT(64'hE22EEE22EE222EE2)) 
    \q_entry_r[1]_i_2__1 
       (.I0(\q_entry_r_reg[1]_5 ),
        .I1(p_91_out),
        .I2(periodic_rd_ack_r_lcl_reg),
        .I3(\q_entry_r[1]_i_5__2_n_0 ),
        .I4(\q_entry_r[1]_i_4__2_n_0 ),
        .I5(bm_end_r1_reg),
        .O(q_entry_ns));
  (* SOFT_HLUTNM = "soft_lutpair541" *) 
  LUT5 #(
    .INIT(32'h599A9AA6)) 
    \q_entry_r[1]_i_2__2 
       (.I0(\q_entry_r[1]_i_5__2_n_0 ),
        .I1(pre_bm_end_r_reg_1),
        .I2(p_91_out),
        .I3(bm_end_r1_reg),
        .I4(\q_entry_r[1]_i_4__2_n_0 ),
        .O(\q_entry_r_reg[1]_3 ));
  LUT6 #(
    .INIT(64'h8B8B8BB88BB8B8B8)) 
    \q_entry_r[1]_i_3__0 
       (.I0(\q_entry_r_reg[1]_4 ),
        .I1(pre_bm_end_r_reg_1),
        .I2(\q_entry_r[1]_i_5__2_n_0 ),
        .I3(p_91_out),
        .I4(\q_entry_r[1]_i_4__2_n_0 ),
        .I5(bm_end_r1_reg),
        .O(\q_entry_r_reg[1]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair544" *) 
  LUT5 #(
    .INIT(32'hFFFCFEFE)) 
    \q_entry_r[1]_i_3__1 
       (.I0(\q_entry_r[1]_i_7__0_n_0 ),
        .I1(set_order_q),
        .I2(bm_end_r1_reg),
        .I3(periodic_rd_ack_r_lcl_reg),
        .I4(\req_data_buf_addr_r_reg[0] ),
        .O(\q_entry_r[1]_i_3__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair542" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \q_entry_r[1]_i_4__2 
       (.I0(\req_data_buf_addr_r_reg[0] ),
        .I1(idle_r_lcl_reg_0[0]),
        .I2(idle_r_lcl_reg_0[1]),
        .I3(idle_r_lcl_reg_0[2]),
        .O(\q_entry_r[1]_i_4__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair540" *) 
  LUT4 #(
    .INIT(16'h7EE8)) 
    \q_entry_r[1]_i_5__2 
       (.I0(\req_data_buf_addr_r_reg[0] ),
        .I1(idle_r_lcl_reg_0[2]),
        .I2(idle_r_lcl_reg_0[1]),
        .I3(idle_r_lcl_reg_0[0]),
        .O(\q_entry_r[1]_i_5__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair541" *) 
  LUT5 #(
    .INIT(32'h1781E87E)) 
    \q_entry_r[1]_i_6 
       (.I0(\q_entry_r[1]_i_4__2_n_0 ),
        .I1(bm_end_r1_reg),
        .I2(p_91_out),
        .I3(pre_bm_end_r_reg_1),
        .I4(\q_entry_r[1]_i_5__2_n_0 ),
        .O(\q_entry_r_reg[1]_1 ));
  LUT6 #(
    .INIT(64'h4B004BFF4BFF4B00)) 
    \q_entry_r[1]_i_6__1 
       (.I0(rb_hit_busy_r_reg_1),
        .I1(\q_entry_r[1]_i_7__0_n_0 ),
        .I2(rb_hit_busy_r_reg_0),
        .I3(set_order_q),
        .I4(q_entry_r[1]),
        .I5(q_entry_r[0]),
        .O(\q_entry_r[1]_i_6__1_n_0 ));
  LUT6 #(
    .INIT(64'hF222F222FFFFF222)) 
    \q_entry_r[1]_i_7__0 
       (.I0(rb_hit_busies_r[3]),
        .I1(pre_bm_end_r_reg_2),
        .I2(rb_hit_busies_r[1]),
        .I3(p_91_out),
        .I4(rb_hit_busies_r[2]),
        .I5(pre_bm_end_r_reg_1),
        .O(\q_entry_r[1]_i_7__0_n_0 ));
  FDRE \q_entry_r_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\q_entry_r[0]_i_1_n_0 ),
        .Q(q_entry_r[0]),
        .R(SR));
  FDRE \q_entry_r_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\q_entry_r[1]_i_1_n_0 ),
        .Q(q_entry_r[1]),
        .R(SR));
  LUT4 #(
    .INIT(16'hEAAA)) 
    q_has_priority_r_i_1__0
       (.I0(q_has_priority),
        .I1(periodic_rd_ack_r_lcl_reg),
        .I2(rb_hit_busy_r_reg_3),
        .I3(was_priority),
        .O(q_has_priority_r_i_1__0_n_0));
  FDRE q_has_priority_r_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(q_has_priority_r_i_1__0_n_0),
        .Q(q_has_priority),
        .R(q_has_priority_r_reg_0));
  LUT6 #(
    .INIT(64'h4445555544454445)) 
    q_has_rd_r_i_1__0
       (.I0(q_has_priority_r_reg_0),
        .I1(q_has_rd),
        .I2(\maintenance_request.maint_sre_r_lcl_reg_0 ),
        .I3(\req_data_buf_addr_r_reg[0] ),
        .I4(was_wr),
        .I5(app_rdy_r_reg),
        .O(q_has_rd_r_i_1__0_n_0));
  FDRE q_has_rd_r_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(q_has_rd_r_i_1__0_n_0),
        .Q(q_has_rd),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair545" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ras_timer_r[0]_i_1 
       (.I0(\ras_timer_r[0]_i_2_n_0 ),
        .I1(\ras_timer_r_reg[1] ),
        .I2(\ras_timer_r_reg[1]_1 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \ras_timer_r[0]_i_2 
       (.I0(\ras_timer_r_reg[1]_2 ),
        .I1(rb_hit_busies_r[3]),
        .I2(\ras_timer_r_reg[1]_3 ),
        .I3(rb_hit_busies_r[2]),
        .I4(rb_hit_busies_r[1]),
        .I5(\ras_timer_r_reg[1]_4 ),
        .O(\ras_timer_r[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair545" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ras_timer_r[1]_i_1 
       (.I0(\ras_timer_r[1]_i_2_n_0 ),
        .I1(\ras_timer_r_reg[1] ),
        .I2(bm_end_r1_reg_0),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \ras_timer_r[1]_i_2 
       (.I0(bm_end_r1_reg_1),
        .I1(rb_hit_busies_r[3]),
        .I2(bm_end_r1_reg_2),
        .I3(rb_hit_busies_r[2]),
        .I4(rb_hit_busies_r[1]),
        .I5(bm_end_r1_reg_3),
        .O(\ras_timer_r[1]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0008)) 
    \ras_timer_r[1]_i_3 
       (.I0(\ras_timer_r[1]_i_5_n_0 ),
        .I1(q_entry_r[0]),
        .I2(q_entry_r[1]),
        .I3(\req_data_buf_addr_r_reg[0] ),
        .O(\ras_timer_r_reg[1] ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \ras_timer_r[1]_i_5 
       (.I0(pre_passing_open_bank_r_reg_0),
        .I1(rb_hit_busies_r[3]),
        .I2(rb_hit_busies_r[1]),
        .I3(pre_passing_open_bank_r_reg_1),
        .I4(rb_hit_busies_r[2]),
        .I5(pre_passing_open_bank_r_reg_2),
        .O(\ras_timer_r[1]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h51115555)) 
    \ras_timer_r[1]_i_8__0 
       (.I0(pre_passing_open_bank_r),
        .I1(Q),
        .I2(req_wr_r),
        .I3(rd_wr_r_lcl_reg),
        .I4(pass_open_bank_r),
        .O(\ras_timer_r_reg[1]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[1]_i_2 
       (.I0(rb_hit_busies_r[1]),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[1]_0 ),
        .I2(p_106_out),
        .O(\rb_hit_busies.rb_hit_busies_r_lcl[1]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[2]_i_2 
       (.I0(rb_hit_busies_r[2]),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[1]_0 ),
        .I2(p_67_out),
        .O(\rb_hit_busies.rb_hit_busies_r_lcl[2]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[3]_i_2 
       (.I0(rb_hit_busies_r[3]),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[1]_0 ),
        .I2(p_28_out),
        .O(\rb_hit_busies.rb_hit_busies_r_lcl[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAEEEAAAA)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[4]_i_1__1 
       (.I0(rstdiv0_sync_r1_reg_rep__14),
        .I1(pass_open_bank_r),
        .I2(rd_wr_r_lcl_reg),
        .I3(req_wr_r),
        .I4(Q),
        .I5(pre_bm_end_r),
        .O(q_has_priority_r_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\rb_hit_busies.rb_hit_busies_r_lcl[1]_i_2_n_0 ),
        .Q(rb_hit_busies_r[1]),
        .R(clear_req_7));
  FDRE #(
    .INIT(1'b0)) 
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\rb_hit_busies.rb_hit_busies_r_lcl[2]_i_2_n_0 ),
        .Q(rb_hit_busies_r[2]),
        .R(rd_wr_r_lcl_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\rb_hit_busies.rb_hit_busies_r_lcl[3]_i_2_n_0 ),
        .Q(rb_hit_busies_r[3]),
        .R(rd_wr_r_lcl_reg_0));
  LUT4 #(
    .INIT(16'h00A2)) 
    req_bank_rdy_r_i_1__2
       (.I0(col_wait_r_reg),
        .I1(order_q_r_1[0]),
        .I2(\grant_r_reg[0]_0 ),
        .I3(order_q_r_1[1]),
        .O(req_bank_rdy_ns));
  LUT4 #(
    .INIT(16'h0002)) 
    \rtp_timer_r[0]_i_1 
       (.I0(Q),
        .I1(I572),
        .I2(pass_open_bank_r),
        .I3(rtp_timer_r),
        .O(\rtp_timer_r_reg[0] ));
  LUT4 #(
    .INIT(16'hFBAA)) 
    wait_for_maint_r_lcl_i_1__2
       (.I0(wait_for_maint_r),
        .I1(maint_rank_r),
        .I2(maint_sre_r),
        .I3(set_order_q),
        .O(wait_for_maint_r_lcl_i_1__2_n_0));
  FDRE wait_for_maint_r_lcl_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(wait_for_maint_r_lcl_i_1__2_n_0),
        .Q(wait_for_maint_r),
        .R(\maintenance_request.maint_req_r_lcl_reg ));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_0_bank_queue" *) 
module Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_bank_queue__parameterized0
   (\req_data_buf_addr_r_reg[0] ,
    E,
    pass_open_bank_r,
    pre_bm_end_r,
    q_has_rd,
    wait_for_maint_r,
    tail_r,
    head_r_lcl_reg_0,
    auto_pre_r_lcl_reg_0,
    ordered_r_lcl_reg_0,
    req_bank_rdy_r_reg,
    req_bank_rdy_r_reg_0,
    \rtp_timer_r_reg[0] ,
    bm_end_r1_reg,
    \compute_tail.tail_r_lcl_reg_0 ,
    \compute_tail.tail_r_lcl_reg_1 ,
    D,
    \ras_timer_r_reg[1] ,
    granted_col_r_reg,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_0 ,
    head_r_lcl_reg_1,
    \q_entry_r_reg[0]_0 ,
    \ras_timer_r_reg[1]_0 ,
    demand_priority_r_reg,
    \grant_r_reg[0] ,
    req_bank_rdy_ns,
    granted_col_r_reg_0,
    \q_entry_r_reg[1]_0 ,
    \grant_r_reg[1] ,
    sys_rst,
    pass_open_bank_ns,
    pre_bm_end_ns,
    pre_passing_open_bank_ns,
    rd_wr_r_lcl_reg,
    \maintenance_request.maint_req_r_lcl_reg ,
    SR,
    ordered_r_lcl_reg_1,
    \order_q_r_reg[0]_0 ,
    \order_q_r_reg[0]_1 ,
    Q,
    I572,
    rtp_timer_r,
    set_order_q,
    pre_bm_end_r_reg_0,
    app_rdy_r_reg,
    idle_r_lcl_reg_0,
    p_130_out,
    rb_hit_busy_r_reg,
    \maintenance_request.maint_sre_r_lcl_reg ,
    row_hit_r,
    pre_bm_end_r_reg_1,
    \maintenance_request.maint_sre_r_lcl_reg_0 ,
    was_wr,
    pre_bm_end_r_reg_2,
    maint_rank_r,
    maint_sre_r,
    \ras_timer_r_reg[1]_1 ,
    \ras_timer_r_reg[1]_2 ,
    \ras_timer_r_reg[1]_3 ,
    \ras_timer_r_reg[1]_4 ,
    bm_end_r1_reg_0,
    bm_end_r1_reg_1,
    bm_end_r1_reg_2,
    bm_end_r1_reg_3,
    col_wait_r_reg,
    \wtr_timer.wtr_cnt_r_reg[1] ,
    rd_wr_r_lcl_reg_0,
    \grant_r_reg[1]_0 ,
    \rtw_timer.rtw_cnt_r_reg[1] ,
    p_67_out,
    p_28_out,
    p_145_out,
    periodic_rd_ack_r_lcl_reg,
    idle_r,
    req_wr_r,
    \grant_r_reg[0]_0 ,
    req_priority_r,
    demand_priority_r_reg_0,
    \rnk_config_strobe_r_reg[0] ,
    \grant_r_reg[1]_1 ,
    \grant_r_reg[0]_1 ,
    \grant_r_reg[3] ,
    \grant_r_reg[2] ,
    rb_hit_busy_r_reg_0,
    rb_hit_busy_r_reg_1,
    pre_passing_open_bank_r_reg_0,
    pre_passing_open_bank_r_reg_1,
    pre_passing_open_bank_r_reg_2,
    rb_hit_busy_r_reg_2,
    was_priority,
    ras_timer_zero_r,
    act_wait_r_lcl_reg,
    rd_wr_r_lcl_reg_1,
    rd_wr_r_lcl_reg_2,
    clear_req_2,
    q_entry_ns,
    idle_r_lcl_reg_1);
  output [0:0]\req_data_buf_addr_r_reg[0] ;
  output [0:0]E;
  output pass_open_bank_r;
  output pre_bm_end_r;
  output q_has_rd;
  output wait_for_maint_r;
  output tail_r;
  output head_r_lcl_reg_0;
  output auto_pre_r_lcl_reg_0;
  output [0:0]ordered_r_lcl_reg_0;
  output req_bank_rdy_r_reg;
  output req_bank_rdy_r_reg_0;
  output \rtp_timer_r_reg[0] ;
  output bm_end_r1_reg;
  output \compute_tail.tail_r_lcl_reg_0 ;
  output \compute_tail.tail_r_lcl_reg_1 ;
  output [1:0]D;
  output \ras_timer_r_reg[1] ;
  output granted_col_r_reg;
  output \rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_0 ;
  output head_r_lcl_reg_1;
  output \q_entry_r_reg[0]_0 ;
  output \ras_timer_r_reg[1]_0 ;
  output demand_priority_r_reg;
  output \grant_r_reg[0] ;
  output req_bank_rdy_ns;
  output granted_col_r_reg_0;
  output \q_entry_r_reg[1]_0 ;
  output \grant_r_reg[1] ;
  input sys_rst;
  input pass_open_bank_ns;
  input pre_bm_end_ns;
  input pre_passing_open_bank_ns;
  input rd_wr_r_lcl_reg;
  input \maintenance_request.maint_req_r_lcl_reg ;
  input [0:0]SR;
  input ordered_r_lcl_reg_1;
  input \order_q_r_reg[0]_0 ;
  input \order_q_r_reg[0]_1 ;
  input [0:0]Q;
  input I572;
  input rtp_timer_r;
  input set_order_q;
  input pre_bm_end_r_reg_0;
  input app_rdy_r_reg;
  input idle_r_lcl_reg_0;
  input p_130_out;
  input rb_hit_busy_r_reg;
  input \maintenance_request.maint_sre_r_lcl_reg ;
  input row_hit_r;
  input pre_bm_end_r_reg_1;
  input \maintenance_request.maint_sre_r_lcl_reg_0 ;
  input was_wr;
  input pre_bm_end_r_reg_2;
  input maint_rank_r;
  input maint_sre_r;
  input \ras_timer_r_reg[1]_1 ;
  input \ras_timer_r_reg[1]_2 ;
  input \ras_timer_r_reg[1]_3 ;
  input \ras_timer_r_reg[1]_4 ;
  input bm_end_r1_reg_0;
  input bm_end_r1_reg_1;
  input bm_end_r1_reg_2;
  input bm_end_r1_reg_3;
  input col_wait_r_reg;
  input \wtr_timer.wtr_cnt_r_reg[1] ;
  input rd_wr_r_lcl_reg_0;
  input \grant_r_reg[1]_0 ;
  input \rtw_timer.rtw_cnt_r_reg[1] ;
  input p_67_out;
  input p_28_out;
  input p_145_out;
  input periodic_rd_ack_r_lcl_reg;
  input [2:0]idle_r;
  input [0:0]req_wr_r;
  input \grant_r_reg[0]_0 ;
  input req_priority_r;
  input demand_priority_r_reg_0;
  input \rnk_config_strobe_r_reg[0] ;
  input \grant_r_reg[1]_1 ;
  input \grant_r_reg[0]_1 ;
  input \grant_r_reg[3] ;
  input \grant_r_reg[2] ;
  input rb_hit_busy_r_reg_0;
  input rb_hit_busy_r_reg_1;
  input pre_passing_open_bank_r_reg_0;
  input pre_passing_open_bank_r_reg_1;
  input pre_passing_open_bank_r_reg_2;
  input [0:0]rb_hit_busy_r_reg_2;
  input was_priority;
  input ras_timer_zero_r;
  input act_wait_r_lcl_reg;
  input rd_wr_r_lcl_reg_1;
  input rd_wr_r_lcl_reg_2;
  input clear_req_2;
  input [0:0]q_entry_ns;
  input idle_r_lcl_reg_1;

  wire [1:0]D;
  wire [0:0]E;
  wire I572;
  wire [0:0]Q;
  wire [0:0]SR;
  wire act_wait_r_lcl_reg;
  wire app_rdy_r_reg;
  wire auto_pre_r_lcl_i_1__0_n_0;
  wire auto_pre_r_lcl_reg_0;
  wire bm_end_r1_reg;
  wire bm_end_r1_reg_0;
  wire bm_end_r1_reg_1;
  wire bm_end_r1_reg_2;
  wire bm_end_r1_reg_3;
  wire clear_req_2;
  wire col_wait_r_reg;
  wire \compute_tail.tail_r_lcl_i_1__0_n_0 ;
  wire \compute_tail.tail_r_lcl_reg_0 ;
  wire \compute_tail.tail_r_lcl_reg_1 ;
  wire demand_priority_r_reg;
  wire demand_priority_r_reg_0;
  wire \grant_r_reg[0] ;
  wire \grant_r_reg[0]_0 ;
  wire \grant_r_reg[0]_1 ;
  wire \grant_r_reg[1] ;
  wire \grant_r_reg[1]_0 ;
  wire \grant_r_reg[1]_1 ;
  wire \grant_r_reg[2] ;
  wire \grant_r_reg[3] ;
  wire granted_col_r_reg;
  wire granted_col_r_reg_0;
  wire head_r_lcl_i_1__0_n_0;
  wire head_r_lcl_i_2__1_n_0;
  wire head_r_lcl_i_3__1_n_0;
  wire head_r_lcl_reg_0;
  wire head_r_lcl_reg_1;
  wire [2:0]idle_r;
  wire idle_r_lcl_reg_0;
  wire idle_r_lcl_reg_1;
  wire maint_rank_r;
  wire maint_sre_r;
  wire \maintenance_request.maint_req_r_lcl_reg ;
  wire \maintenance_request.maint_sre_r_lcl_reg ;
  wire \maintenance_request.maint_sre_r_lcl_reg_0 ;
  wire \order_q_r_reg[0]_0 ;
  wire \order_q_r_reg[0]_1 ;
  wire [0:0]ordered_r_lcl_reg_0;
  wire ordered_r_lcl_reg_1;
  wire p_130_out;
  wire p_145_out;
  wire p_28_out;
  wire p_67_out;
  wire pass_open_bank_ns;
  wire pass_open_bank_r;
  wire periodic_rd_ack_r_lcl_reg;
  wire pre_bm_end_ns;
  wire pre_bm_end_r;
  wire pre_bm_end_r_reg_0;
  wire pre_bm_end_r_reg_1;
  wire pre_bm_end_r_reg_2;
  wire pre_passing_open_bank_ns;
  wire pre_passing_open_bank_r;
  wire pre_passing_open_bank_r_reg_0;
  wire pre_passing_open_bank_r_reg_1;
  wire pre_passing_open_bank_r_reg_2;
  wire [0:0]q_entry_ns;
  wire [1:0]q_entry_r;
  wire \q_entry_r[0]_i_1__0_n_0 ;
  wire \q_entry_r[0]_i_3__0_n_0 ;
  wire \q_entry_r[1]_i_1__0_n_0 ;
  wire \q_entry_r[1]_i_3__2_n_0 ;
  wire \q_entry_r[1]_i_5__1_n_0 ;
  wire \q_entry_r_reg[0]_0 ;
  wire \q_entry_r_reg[1]_0 ;
  wire q_has_priority;
  wire q_has_priority_r_i_1_n_0;
  wire q_has_rd;
  wire q_has_rd_r_i_1_n_0;
  wire \ras_timer_r[0]_i_2__1_n_0 ;
  wire \ras_timer_r[1]_i_2__1_n_0 ;
  wire \ras_timer_r[1]_i_5__2_n_0 ;
  wire \ras_timer_r_reg[1] ;
  wire \ras_timer_r_reg[1]_0 ;
  wire \ras_timer_r_reg[1]_1 ;
  wire \ras_timer_r_reg[1]_2 ;
  wire \ras_timer_r_reg[1]_3 ;
  wire \ras_timer_r_reg[1]_4 ;
  wire ras_timer_zero_r;
  wire \rb_hit_busies.rb_hit_busies_r_lcl[2]_i_1_n_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl[3]_i_1_n_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl[4]_i_2_n_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_0 ;
  wire [4:2]rb_hit_busies_r;
  wire rb_hit_busy_r_reg;
  wire rb_hit_busy_r_reg_0;
  wire rb_hit_busy_r_reg_1;
  wire [0:0]rb_hit_busy_r_reg_2;
  wire rd_wr_r_lcl_reg;
  wire rd_wr_r_lcl_reg_0;
  wire rd_wr_r_lcl_reg_1;
  wire rd_wr_r_lcl_reg_2;
  wire req_bank_rdy_ns;
  wire req_bank_rdy_r_reg;
  wire req_bank_rdy_r_reg_0;
  wire [0:0]\req_data_buf_addr_r_reg[0] ;
  wire req_priority_r;
  wire [0:0]req_wr_r;
  wire \rnk_config_strobe_r_reg[0] ;
  wire row_hit_r;
  wire rtp_timer_r;
  wire \rtp_timer_r_reg[0] ;
  wire \rtw_timer.rtw_cnt_r_reg[1] ;
  wire set_order_q;
  wire sys_rst;
  wire tail_r;
  wire wait_for_maint_r;
  wire wait_for_maint_r_lcl_i_1_n_0;
  wire was_priority;
  wire was_wr;
  wire \wtr_timer.wtr_cnt_r_reg[1] ;

  LUT4 #(
    .INIT(16'h000D)) 
    accept_internal_r_i_3
       (.I0(\req_data_buf_addr_r_reg[0] ),
        .I1(set_order_q),
        .I2(bm_end_r1_reg),
        .I3(I572),
        .O(\rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAEEEEE)) 
    auto_pre_r_lcl_i_1__0
       (.I0(auto_pre_r_lcl_reg_0),
        .I1(rb_hit_busy_r_reg),
        .I2(wait_for_maint_r),
        .I3(\maintenance_request.maint_sre_r_lcl_reg ),
        .I4(row_hit_r),
        .I5(rd_wr_r_lcl_reg),
        .O(auto_pre_r_lcl_i_1__0_n_0));
  FDRE auto_pre_r_lcl_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(auto_pre_r_lcl_i_1__0_n_0),
        .Q(auto_pre_r_lcl_reg_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAAEAEAEA)) 
    bm_end_r1_i_1
       (.I0(pre_bm_end_r),
        .I1(pass_open_bank_r),
        .I2(Q),
        .I3(req_wr_r),
        .I4(rd_wr_r_lcl_reg_0),
        .O(bm_end_r1_reg));
  LUT6 #(
    .INIT(64'hEECCFFCFEECCEECC)) 
    \compute_tail.tail_r_lcl_i_1__0 
       (.I0(bm_end_r1_reg),
        .I1(set_order_q),
        .I2(\req_data_buf_addr_r_reg[0] ),
        .I3(pre_bm_end_r_reg_0),
        .I4(app_rdy_r_reg),
        .I5(tail_r),
        .O(\compute_tail.tail_r_lcl_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair553" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \compute_tail.tail_r_lcl_i_2 
       (.I0(bm_end_r1_reg),
        .I1(pre_bm_end_r_reg_2),
        .I2(p_130_out),
        .O(head_r_lcl_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair553" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \compute_tail.tail_r_lcl_i_2__1 
       (.I0(bm_end_r1_reg),
        .I1(p_130_out),
        .I2(pre_bm_end_r_reg_1),
        .O(\compute_tail.tail_r_lcl_reg_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \compute_tail.tail_r_lcl_i_2__2 
       (.I0(bm_end_r1_reg),
        .I1(pre_bm_end_r_reg_2),
        .I2(pre_bm_end_r_reg_1),
        .O(\compute_tail.tail_r_lcl_reg_1 ));
  FDRE #(
    .INIT(1'b1)) 
    \compute_tail.tail_r_lcl_reg 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\compute_tail.tail_r_lcl_i_1__0_n_0 ),
        .Q(tail_r),
        .R(SR));
  LUT5 #(
    .INIT(32'hF2F2F2FF)) 
    demand_priority_r_i_2__1
       (.I0(req_bank_rdy_r_reg_0),
        .I1(\grant_r_reg[0]_0 ),
        .I2(req_bank_rdy_r_reg),
        .I3(q_has_priority),
        .I4(req_priority_r),
        .O(demand_priority_r_reg));
  LUT6 #(
    .INIT(64'hFDFFFDFDFFFFFFFF)) 
    \grant_r[1]_i_5 
       (.I0(demand_priority_r_reg_0),
        .I1(\rnk_config_strobe_r_reg[0] ),
        .I2(req_bank_rdy_r_reg),
        .I3(\grant_r_reg[0]_0 ),
        .I4(req_bank_rdy_r_reg_0),
        .I5(col_wait_r_reg),
        .O(\grant_r_reg[0] ));
  LUT5 #(
    .INIT(32'hFFFFFF7F)) 
    \grant_r[1]_i_6__0 
       (.I0(head_r_lcl_reg_0),
        .I1(ras_timer_zero_r),
        .I2(act_wait_r_lcl_reg),
        .I3(\req_data_buf_addr_r_reg[0] ),
        .I4(wait_for_maint_r),
        .O(\grant_r_reg[1] ));
  LUT6 #(
    .INIT(64'hFFFF1F11FFFF1FFF)) 
    \grant_r[2]_i_4 
       (.I0(\ras_timer_r_reg[1] ),
        .I1(col_wait_r_reg),
        .I2(\wtr_timer.wtr_cnt_r_reg[1] ),
        .I3(rd_wr_r_lcl_reg_0),
        .I4(\grant_r_reg[1]_0 ),
        .I5(\rtw_timer.rtw_cnt_r_reg[1] ),
        .O(granted_col_r_reg));
  LUT6 #(
    .INIT(64'hAAAAAAABAAAAAAAA)) 
    \grant_r[3]_i_14 
       (.I0(req_bank_rdy_r_reg),
        .I1(\grant_r_reg[1]_1 ),
        .I2(\grant_r_reg[0]_1 ),
        .I3(\grant_r_reg[3] ),
        .I4(\grant_r_reg[2] ),
        .I5(req_bank_rdy_r_reg_0),
        .O(granted_col_r_reg_0));
  LUT6 #(
    .INIT(64'h2F20FFFF2F200000)) 
    head_r_lcl_i_1__0
       (.I0(idle_r_lcl_reg_0),
        .I1(p_130_out),
        .I2(bm_end_r1_reg),
        .I3(head_r_lcl_i_2__1_n_0),
        .I4(\q_entry_r[1]_i_3__2_n_0 ),
        .I5(head_r_lcl_reg_0),
        .O(head_r_lcl_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h2020202F202F2020)) 
    head_r_lcl_i_2__1
       (.I0(q_entry_r[0]),
        .I1(q_entry_r[1]),
        .I2(head_r_lcl_i_3__1_n_0),
        .I3(rb_hit_busy_r_reg_1),
        .I4(\q_entry_r[1]_i_5__1_n_0 ),
        .I5(rb_hit_busy_r_reg_0),
        .O(head_r_lcl_i_2__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair551" *) 
  LUT4 #(
    .INIT(16'h3055)) 
    head_r_lcl_i_3__1
       (.I0(\q_entry_r[1]_i_5__1_n_0 ),
        .I1(set_order_q),
        .I2(periodic_rd_ack_r_lcl_reg),
        .I3(\req_data_buf_addr_r_reg[0] ),
        .O(head_r_lcl_i_3__1_n_0));
  FDRE head_r_lcl_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(head_r_lcl_i_1__0_n_0),
        .Q(head_r_lcl_reg_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair552" *) 
  LUT1 #(
    .INIT(2'h1)) 
    idle_r_lcl_i_1
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_0 ),
        .O(E));
  FDRE idle_r_lcl_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(E),
        .Q(\req_data_buf_addr_r_reg[0] ),
        .R(1'b0));
  FDRE \order_q_r_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\order_q_r_reg[0]_1 ),
        .Q(req_bank_rdy_r_reg_0),
        .R(1'b0));
  FDRE \order_q_r_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\order_q_r_reg[0]_0 ),
        .Q(req_bank_rdy_r_reg),
        .R(1'b0));
  FDRE ordered_r_lcl_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(ordered_r_lcl_reg_1),
        .Q(ordered_r_lcl_reg_0),
        .R(1'b0));
  FDRE pass_open_bank_r_lcl_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(pass_open_bank_ns),
        .Q(pass_open_bank_r),
        .R(1'b0));
  FDRE pre_bm_end_r_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(pre_bm_end_ns),
        .Q(pre_bm_end_r),
        .R(1'b0));
  FDRE pre_passing_open_bank_r_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(pre_passing_open_bank_ns),
        .Q(pre_passing_open_bank_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h74B8FFFF74B80000)) 
    \q_entry_r[0]_i_1__0 
       (.I0(idle_r_lcl_reg_1),
        .I1(bm_end_r1_reg),
        .I2(\q_entry_r[0]_i_3__0_n_0 ),
        .I3(periodic_rd_ack_r_lcl_reg),
        .I4(\q_entry_r[1]_i_3__2_n_0 ),
        .I5(q_entry_r[0]),
        .O(\q_entry_r[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \q_entry_r[0]_i_3 
       (.I0(bm_end_r1_reg),
        .I1(idle_r[0]),
        .I2(\req_data_buf_addr_r_reg[0] ),
        .I3(idle_r[1]),
        .I4(idle_r[2]),
        .I5(p_130_out),
        .O(\q_entry_r_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h909F)) 
    \q_entry_r[0]_i_3__0 
       (.I0(rb_hit_busy_r_reg_0),
        .I1(\q_entry_r[1]_i_5__1_n_0 ),
        .I2(set_order_q),
        .I3(q_entry_r[0]),
        .O(\q_entry_r[0]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \q_entry_r[1]_i_1__0 
       (.I0(q_entry_ns),
        .I1(\q_entry_r[1]_i_3__2_n_0 ),
        .I2(q_entry_r[1]),
        .O(\q_entry_r[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair551" *) 
  LUT5 #(
    .INIT(32'hFFFFFDCD)) 
    \q_entry_r[1]_i_3__2 
       (.I0(\q_entry_r[1]_i_5__1_n_0 ),
        .I1(set_order_q),
        .I2(\req_data_buf_addr_r_reg[0] ),
        .I3(periodic_rd_ack_r_lcl_reg),
        .I4(bm_end_r1_reg),
        .O(\q_entry_r[1]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'hA9FFA900A900A9FF)) 
    \q_entry_r[1]_i_4__1 
       (.I0(rb_hit_busy_r_reg_1),
        .I1(\q_entry_r[1]_i_5__1_n_0 ),
        .I2(rb_hit_busy_r_reg_0),
        .I3(set_order_q),
        .I4(q_entry_r[1]),
        .I5(q_entry_r[0]),
        .O(\q_entry_r_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h0DDD0DDD00000DDD)) 
    \q_entry_r[1]_i_5__1 
       (.I0(rb_hit_busies_r[2]),
        .I1(pre_bm_end_r_reg_2),
        .I2(rb_hit_busies_r[4]),
        .I3(p_130_out),
        .I4(rb_hit_busies_r[3]),
        .I5(pre_bm_end_r_reg_1),
        .O(\q_entry_r[1]_i_5__1_n_0 ));
  FDSE \q_entry_r_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\q_entry_r[0]_i_1__0_n_0 ),
        .Q(q_entry_r[0]),
        .S(SR));
  FDRE \q_entry_r_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\q_entry_r[1]_i_1__0_n_0 ),
        .Q(q_entry_r[1]),
        .R(SR));
  LUT4 #(
    .INIT(16'hEAAA)) 
    q_has_priority_r_i_1
       (.I0(q_has_priority),
        .I1(periodic_rd_ack_r_lcl_reg),
        .I2(rb_hit_busy_r_reg_2),
        .I3(was_priority),
        .O(q_has_priority_r_i_1_n_0));
  FDRE q_has_priority_r_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(q_has_priority_r_i_1_n_0),
        .Q(q_has_priority),
        .R(rd_wr_r_lcl_reg));
  LUT6 #(
    .INIT(64'h4445555544454445)) 
    q_has_rd_r_i_1
       (.I0(rd_wr_r_lcl_reg),
        .I1(q_has_rd),
        .I2(\maintenance_request.maint_sre_r_lcl_reg_0 ),
        .I3(\req_data_buf_addr_r_reg[0] ),
        .I4(was_wr),
        .I5(app_rdy_r_reg),
        .O(q_has_rd_r_i_1_n_0));
  FDRE q_has_rd_r_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(q_has_rd_r_i_1_n_0),
        .Q(q_has_rd),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair554" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ras_timer_r[0]_i_1__2 
       (.I0(\ras_timer_r[0]_i_2__1_n_0 ),
        .I1(\ras_timer_r_reg[1] ),
        .I2(\ras_timer_r_reg[1]_1 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \ras_timer_r[0]_i_2__1 
       (.I0(\ras_timer_r_reg[1]_2 ),
        .I1(rb_hit_busies_r[4]),
        .I2(\ras_timer_r_reg[1]_3 ),
        .I3(rb_hit_busies_r[3]),
        .I4(rb_hit_busies_r[2]),
        .I5(\ras_timer_r_reg[1]_4 ),
        .O(\ras_timer_r[0]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair554" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ras_timer_r[1]_i_1__2 
       (.I0(\ras_timer_r[1]_i_2__1_n_0 ),
        .I1(\ras_timer_r_reg[1] ),
        .I2(bm_end_r1_reg_0),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \ras_timer_r[1]_i_2__1 
       (.I0(bm_end_r1_reg_1),
        .I1(rb_hit_busies_r[4]),
        .I2(bm_end_r1_reg_2),
        .I3(rb_hit_busies_r[3]),
        .I4(rb_hit_busies_r[2]),
        .I5(bm_end_r1_reg_3),
        .O(\ras_timer_r[1]_i_2__1_n_0 ));
  LUT4 #(
    .INIT(16'h0008)) 
    \ras_timer_r[1]_i_3__2 
       (.I0(\ras_timer_r[1]_i_5__2_n_0 ),
        .I1(q_entry_r[0]),
        .I2(q_entry_r[1]),
        .I3(\req_data_buf_addr_r_reg[0] ),
        .O(\ras_timer_r_reg[1] ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \ras_timer_r[1]_i_5__2 
       (.I0(pre_passing_open_bank_r_reg_0),
        .I1(rb_hit_busies_r[3]),
        .I2(rb_hit_busies_r[4]),
        .I3(pre_passing_open_bank_r_reg_1),
        .I4(rb_hit_busies_r[2]),
        .I5(pre_passing_open_bank_r_reg_2),
        .O(\ras_timer_r[1]_i_5__2_n_0 ));
  LUT5 #(
    .INIT(32'h55151515)) 
    \ras_timer_r[1]_i_8 
       (.I0(pre_passing_open_bank_r),
        .I1(pass_open_bank_r),
        .I2(Q),
        .I3(req_wr_r),
        .I4(rd_wr_r_lcl_reg_0),
        .O(\ras_timer_r_reg[1]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[2]_i_1 
       (.I0(rb_hit_busies_r[2]),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_0 ),
        .I2(p_67_out),
        .O(\rb_hit_busies.rb_hit_busies_r_lcl[2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[3]_i_1 
       (.I0(rb_hit_busies_r[3]),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_0 ),
        .I2(p_28_out),
        .O(\rb_hit_busies.rb_hit_busies_r_lcl[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair552" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[4]_i_2 
       (.I0(rb_hit_busies_r[4]),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[2]_0 ),
        .I2(p_145_out),
        .O(\rb_hit_busies.rb_hit_busies_r_lcl[4]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\rb_hit_busies.rb_hit_busies_r_lcl[2]_i_1_n_0 ),
        .Q(rb_hit_busies_r[2]),
        .R(rd_wr_r_lcl_reg_2));
  FDRE #(
    .INIT(1'b0)) 
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\rb_hit_busies.rb_hit_busies_r_lcl[3]_i_1_n_0 ),
        .Q(rb_hit_busies_r[3]),
        .R(rd_wr_r_lcl_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[4] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\rb_hit_busies.rb_hit_busies_r_lcl[4]_i_2_n_0 ),
        .Q(rb_hit_busies_r[4]),
        .R(clear_req_2));
  LUT4 #(
    .INIT(16'h00A2)) 
    req_bank_rdy_r_i_1__1
       (.I0(col_wait_r_reg),
        .I1(req_bank_rdy_r_reg_0),
        .I2(\grant_r_reg[0]_0 ),
        .I3(req_bank_rdy_r_reg),
        .O(req_bank_rdy_ns));
  LUT4 #(
    .INIT(16'h0002)) 
    \rtp_timer_r[0]_i_1__0 
       (.I0(Q),
        .I1(I572),
        .I2(pass_open_bank_r),
        .I3(rtp_timer_r),
        .O(\rtp_timer_r_reg[0] ));
  LUT4 #(
    .INIT(16'hFBAA)) 
    wait_for_maint_r_lcl_i_1
       (.I0(wait_for_maint_r),
        .I1(maint_rank_r),
        .I2(maint_sre_r),
        .I3(set_order_q),
        .O(wait_for_maint_r_lcl_i_1_n_0));
  FDRE wait_for_maint_r_lcl_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(wait_for_maint_r_lcl_i_1_n_0),
        .Q(wait_for_maint_r),
        .R(\maintenance_request.maint_req_r_lcl_reg ));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_0_bank_queue" *) 
module Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_bank_queue__parameterized1
   (\req_data_buf_addr_r_reg[0] ,
    E,
    pass_open_bank_r,
    pre_bm_end_r,
    q_has_rd,
    wait_for_maint_r,
    tail_r,
    head_r_lcl_reg_0,
    auto_pre_r_lcl_reg_0,
    ordered_r_lcl_reg_0,
    req_bank_rdy_r_reg,
    req_bank_rdy_r_reg_0,
    \rtp_timer_r_reg[0] ,
    head_r_lcl_reg_1,
    rnk_config_valid_r_lcl_reg,
    rnk_config_valid_r_lcl_reg_0,
    D,
    \ras_timer_r_reg[1] ,
    \q_entry_r_reg[1]_0 ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ,
    req_bank_rdy_ns,
    demand_priority_r_reg,
    \grant_r_reg[2] ,
    granted_col_r_reg,
    \compute_tail.tail_r_lcl_reg_0 ,
    \ras_timer_r_reg[1]_0 ,
    \grant_r_reg[3] ,
    sys_rst,
    pass_open_bank_ns,
    pre_bm_end_ns,
    pre_passing_open_bank_ns,
    rd_wr_r_lcl_reg,
    \maintenance_request.maint_req_r_lcl_reg ,
    SR,
    ordered_r_lcl_reg_1,
    \order_q_r_reg[0]_0 ,
    \order_q_r_reg[0]_1 ,
    Q,
    I572,
    rtp_timer_r,
    set_order_q,
    pre_bm_end_r_reg_0,
    rb_hit_busy_r_reg,
    rd_wr_r_lcl_reg_0,
    idle_r_lcl_reg_0,
    rb_hit_busy_r_reg_0,
    \maintenance_request.maint_sre_r_lcl_reg ,
    row_hit_r,
    rnk_config_valid_r,
    demand_priority_r_reg_0,
    maint_rank_r,
    maint_sre_r,
    \maintenance_request.maint_sre_r_lcl_reg_0 ,
    was_wr,
    \ras_timer_r_reg[1]_1 ,
    bm_end_r1_reg,
    rb_hit_busy_r_reg_1,
    rb_hit_busy_r_reg_2,
    idle_r_lcl_reg_1,
    periodic_rd_ack_r_lcl_reg,
    p_130_out,
    pre_bm_end_r_reg_1,
    p_91_out,
    p_106_out,
    pre_passing_open_bank_r_reg_0,
    pre_passing_open_bank_r_reg_1,
    pre_passing_open_bank_r_reg_2,
    demand_priority_r_reg_1,
    req_bank_rdy_ns_4,
    \rnk_config_strobe_r_reg[0] ,
    demand_priority_r_reg_2,
    \grant_r_reg[0] ,
    req_priority_r,
    col_wait_r_reg,
    \grant_r_reg[1] ,
    \grant_r_reg[0]_0 ,
    \grant_r_reg[3]_0 ,
    \grant_r_reg[2]_0 ,
    p_28_out,
    p_145_out,
    rstdiv0_sync_r1_reg_rep__14,
    req_wr_r,
    rd_wr_r_lcl_reg_1,
    rb_hit_busy_r_reg_3,
    was_priority,
    bm_end_r1_reg_0,
    bm_end_r1_reg_1,
    bm_end_r1_reg_2,
    \ras_timer_r_reg[1]_2 ,
    \ras_timer_r_reg[1]_3 ,
    \ras_timer_r_reg[1]_4 ,
    ras_timer_zero_r,
    act_wait_r_lcl_reg,
    rd_wr_r_lcl_reg_2,
    clear_req,
    clear_req_7,
    idle_r_lcl_reg_2,
    \q_entry_r_reg[1]_1 ,
    idle_r_lcl_reg_3);
  output [0:0]\req_data_buf_addr_r_reg[0] ;
  output [0:0]E;
  output pass_open_bank_r;
  output pre_bm_end_r;
  output q_has_rd;
  output wait_for_maint_r;
  output tail_r;
  output head_r_lcl_reg_0;
  output auto_pre_r_lcl_reg_0;
  output [0:0]ordered_r_lcl_reg_0;
  output req_bank_rdy_r_reg;
  output req_bank_rdy_r_reg_0;
  output \rtp_timer_r_reg[0] ;
  output head_r_lcl_reg_1;
  output rnk_config_valid_r_lcl_reg;
  output rnk_config_valid_r_lcl_reg_0;
  output [1:0]D;
  output \ras_timer_r_reg[1] ;
  output \q_entry_r_reg[1]_0 ;
  output \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ;
  output req_bank_rdy_ns;
  output demand_priority_r_reg;
  output \grant_r_reg[2] ;
  output granted_col_r_reg;
  output \compute_tail.tail_r_lcl_reg_0 ;
  output \ras_timer_r_reg[1]_0 ;
  output \grant_r_reg[3] ;
  input sys_rst;
  input pass_open_bank_ns;
  input pre_bm_end_ns;
  input pre_passing_open_bank_ns;
  input rd_wr_r_lcl_reg;
  input \maintenance_request.maint_req_r_lcl_reg ;
  input [0:0]SR;
  input ordered_r_lcl_reg_1;
  input \order_q_r_reg[0]_0 ;
  input \order_q_r_reg[0]_1 ;
  input [0:0]Q;
  input I572;
  input rtp_timer_r;
  input set_order_q;
  input pre_bm_end_r_reg_0;
  input rb_hit_busy_r_reg;
  input rd_wr_r_lcl_reg_0;
  input idle_r_lcl_reg_0;
  input rb_hit_busy_r_reg_0;
  input \maintenance_request.maint_sre_r_lcl_reg ;
  input row_hit_r;
  input rnk_config_valid_r;
  input demand_priority_r_reg_0;
  input maint_rank_r;
  input maint_sre_r;
  input \maintenance_request.maint_sre_r_lcl_reg_0 ;
  input was_wr;
  input \ras_timer_r_reg[1]_1 ;
  input bm_end_r1_reg;
  input rb_hit_busy_r_reg_1;
  input rb_hit_busy_r_reg_2;
  input idle_r_lcl_reg_1;
  input periodic_rd_ack_r_lcl_reg;
  input p_130_out;
  input pre_bm_end_r_reg_1;
  input p_91_out;
  input p_106_out;
  input pre_passing_open_bank_r_reg_0;
  input pre_passing_open_bank_r_reg_1;
  input pre_passing_open_bank_r_reg_2;
  input demand_priority_r_reg_1;
  input req_bank_rdy_ns_4;
  input \rnk_config_strobe_r_reg[0] ;
  input demand_priority_r_reg_2;
  input \grant_r_reg[0] ;
  input req_priority_r;
  input col_wait_r_reg;
  input \grant_r_reg[1] ;
  input \grant_r_reg[0]_0 ;
  input \grant_r_reg[3]_0 ;
  input \grant_r_reg[2]_0 ;
  input p_28_out;
  input p_145_out;
  input rstdiv0_sync_r1_reg_rep__14;
  input [0:0]req_wr_r;
  input rd_wr_r_lcl_reg_1;
  input [0:0]rb_hit_busy_r_reg_3;
  input was_priority;
  input bm_end_r1_reg_0;
  input bm_end_r1_reg_1;
  input bm_end_r1_reg_2;
  input \ras_timer_r_reg[1]_2 ;
  input \ras_timer_r_reg[1]_3 ;
  input \ras_timer_r_reg[1]_4 ;
  input ras_timer_zero_r;
  input act_wait_r_lcl_reg;
  input rd_wr_r_lcl_reg_2;
  input clear_req;
  input clear_req_7;
  input idle_r_lcl_reg_2;
  input \q_entry_r_reg[1]_1 ;
  input idle_r_lcl_reg_3;

  wire [1:0]D;
  wire [0:0]E;
  wire I572;
  wire [0:0]Q;
  wire [0:0]SR;
  wire act_wait_r_lcl_reg;
  wire auto_pre_r_lcl_i_1__1_n_0;
  wire auto_pre_r_lcl_reg_0;
  wire bm_end_r1_reg;
  wire bm_end_r1_reg_0;
  wire bm_end_r1_reg_1;
  wire bm_end_r1_reg_2;
  wire clear_req;
  wire clear_req_7;
  wire col_wait_r_reg;
  wire \compute_tail.tail_r_lcl_i_1__1_n_0 ;
  wire \compute_tail.tail_r_lcl_reg_0 ;
  wire demand_priority_r_reg;
  wire demand_priority_r_reg_0;
  wire demand_priority_r_reg_1;
  wire demand_priority_r_reg_2;
  wire \grant_r_reg[0] ;
  wire \grant_r_reg[0]_0 ;
  wire \grant_r_reg[1] ;
  wire \grant_r_reg[2] ;
  wire \grant_r_reg[2]_0 ;
  wire \grant_r_reg[3] ;
  wire \grant_r_reg[3]_0 ;
  wire granted_col_r_reg;
  wire head_r_lcl_i_1__1_n_0;
  wire head_r_lcl_i_2__0_n_0;
  wire head_r_lcl_i_4__0_n_0;
  wire head_r_lcl_reg_0;
  wire head_r_lcl_reg_1;
  wire idle_r_lcl_reg_0;
  wire idle_r_lcl_reg_1;
  wire idle_r_lcl_reg_2;
  wire idle_r_lcl_reg_3;
  wire maint_rank_r;
  wire maint_sre_r;
  wire \maintenance_request.maint_req_r_lcl_reg ;
  wire \maintenance_request.maint_sre_r_lcl_reg ;
  wire \maintenance_request.maint_sre_r_lcl_reg_0 ;
  wire \order_q_r_reg[0]_0 ;
  wire \order_q_r_reg[0]_1 ;
  wire [0:0]ordered_r_lcl_reg_0;
  wire ordered_r_lcl_reg_1;
  wire p_106_out;
  wire p_130_out;
  wire p_145_out;
  wire p_28_out;
  wire p_91_out;
  wire pass_open_bank_ns;
  wire pass_open_bank_r;
  wire periodic_rd_ack_r_lcl_reg;
  wire pre_bm_end_ns;
  wire pre_bm_end_r;
  wire pre_bm_end_r_reg_0;
  wire pre_bm_end_r_reg_1;
  wire pre_passing_open_bank_ns;
  wire pre_passing_open_bank_r;
  wire pre_passing_open_bank_r_reg_0;
  wire pre_passing_open_bank_r_reg_1;
  wire pre_passing_open_bank_r_reg_2;
  wire [1:0]q_entry_r;
  wire \q_entry_r[0]_i_1__1_n_0 ;
  wire \q_entry_r[0]_i_2__0_n_0 ;
  wire \q_entry_r[1]_i_1__1_n_0 ;
  wire \q_entry_r[1]_i_4__0_n_0 ;
  wire \q_entry_r[1]_i_6__0_n_0 ;
  wire \q_entry_r_reg[1]_0 ;
  wire \q_entry_r_reg[1]_1 ;
  wire q_has_priority;
  wire q_has_priority_r_i_1__2_n_0;
  wire q_has_rd;
  wire q_has_rd_r_i_1__2_n_0;
  wire \ras_timer_r[0]_i_2__2_n_0 ;
  wire \ras_timer_r[1]_i_2__2_n_0 ;
  wire \ras_timer_r[1]_i_5__1_n_0 ;
  wire \ras_timer_r_reg[1] ;
  wire \ras_timer_r_reg[1]_0 ;
  wire \ras_timer_r_reg[1]_1 ;
  wire \ras_timer_r_reg[1]_2 ;
  wire \ras_timer_r_reg[1]_3 ;
  wire \ras_timer_r_reg[1]_4 ;
  wire ras_timer_zero_r;
  wire \rb_hit_busies.rb_hit_busies_r_lcl[3]_i_1__0_n_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl[4]_i_1_n_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl[5]_i_1_n_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ;
  wire [5:3]rb_hit_busies_r;
  wire rb_hit_busy_r_reg;
  wire rb_hit_busy_r_reg_0;
  wire rb_hit_busy_r_reg_1;
  wire rb_hit_busy_r_reg_2;
  wire [0:0]rb_hit_busy_r_reg_3;
  wire rd_wr_r_lcl_reg;
  wire rd_wr_r_lcl_reg_0;
  wire rd_wr_r_lcl_reg_1;
  wire rd_wr_r_lcl_reg_2;
  wire req_bank_rdy_ns;
  wire req_bank_rdy_ns_4;
  wire req_bank_rdy_r_reg;
  wire req_bank_rdy_r_reg_0;
  wire [0:0]\req_data_buf_addr_r_reg[0] ;
  wire req_priority_r;
  wire [0:0]req_wr_r;
  wire \rnk_config_strobe_r_reg[0] ;
  wire rnk_config_valid_r;
  wire rnk_config_valid_r_lcl_reg;
  wire rnk_config_valid_r_lcl_reg_0;
  wire row_hit_r;
  wire rstdiv0_sync_r1_reg_rep__14;
  wire rtp_timer_r;
  wire \rtp_timer_r_reg[0] ;
  wire set_order_q;
  wire sys_rst;
  wire tail_r;
  wire wait_for_maint_r;
  wire wait_for_maint_r_lcl_i_1__0_n_0;
  wire was_priority;
  wire was_wr;

  LUT4 #(
    .INIT(16'h00D0)) 
    accept_internal_r_i_4
       (.I0(\req_data_buf_addr_r_reg[0] ),
        .I1(set_order_q),
        .I2(head_r_lcl_reg_1),
        .I3(rstdiv0_sync_r1_reg_rep__14),
        .O(\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAEEEEE)) 
    auto_pre_r_lcl_i_1__1
       (.I0(auto_pre_r_lcl_reg_0),
        .I1(rb_hit_busy_r_reg_0),
        .I2(wait_for_maint_r),
        .I3(\maintenance_request.maint_sre_r_lcl_reg ),
        .I4(row_hit_r),
        .I5(rd_wr_r_lcl_reg),
        .O(auto_pre_r_lcl_i_1__1_n_0));
  FDRE auto_pre_r_lcl_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(auto_pre_r_lcl_i_1__1_n_0),
        .Q(auto_pre_r_lcl_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDCCFFCFDDCCDDCC)) 
    \compute_tail.tail_r_lcl_i_1__1 
       (.I0(head_r_lcl_reg_1),
        .I1(set_order_q),
        .I2(\req_data_buf_addr_r_reg[0] ),
        .I3(pre_bm_end_r_reg_0),
        .I4(rb_hit_busy_r_reg),
        .I5(tail_r),
        .O(\compute_tail.tail_r_lcl_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \compute_tail.tail_r_lcl_i_2__0 
       (.I0(head_r_lcl_reg_1),
        .I1(pre_bm_end_r_reg_1),
        .I2(p_130_out),
        .O(\compute_tail.tail_r_lcl_reg_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \compute_tail.tail_r_lcl_reg 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\compute_tail.tail_r_lcl_i_1__1_n_0 ),
        .Q(tail_r),
        .R(SR));
  LUT5 #(
    .INIT(32'hF2F2F2FF)) 
    demand_priority_r_i_2__0
       (.I0(req_bank_rdy_r_reg_0),
        .I1(\grant_r_reg[0] ),
        .I2(req_bank_rdy_r_reg),
        .I3(q_has_priority),
        .I4(req_priority_r),
        .O(demand_priority_r_reg));
  LUT5 #(
    .INIT(32'hFF07FF77)) 
    \grant_r[0]_i_3__0 
       (.I0(req_bank_rdy_ns),
        .I1(demand_priority_r_reg_1),
        .I2(req_bank_rdy_ns_4),
        .I3(\rnk_config_strobe_r_reg[0] ),
        .I4(demand_priority_r_reg_2),
        .O(rnk_config_valid_r_lcl_reg_0));
  LUT5 #(
    .INIT(32'hFFFFFF7F)) 
    \grant_r[3]_i_12__0 
       (.I0(head_r_lcl_reg_0),
        .I1(ras_timer_zero_r),
        .I2(act_wait_r_lcl_reg),
        .I3(\req_data_buf_addr_r_reg[0] ),
        .I4(wait_for_maint_r),
        .O(\grant_r_reg[3] ));
  LUT6 #(
    .INIT(64'hAAAAAAABAAAAAAAA)) 
    \grant_r[3]_i_24 
       (.I0(req_bank_rdy_r_reg),
        .I1(\grant_r_reg[1] ),
        .I2(\grant_r_reg[0]_0 ),
        .I3(\grant_r_reg[3]_0 ),
        .I4(\grant_r_reg[2]_0 ),
        .I5(req_bank_rdy_r_reg_0),
        .O(granted_col_r_reg));
  LUT6 #(
    .INIT(64'hFDFFFDFDFFFFFFFF)) 
    \grant_r[3]_i_3__0 
       (.I0(demand_priority_r_reg_1),
        .I1(\rnk_config_strobe_r_reg[0] ),
        .I2(req_bank_rdy_r_reg),
        .I3(\grant_r_reg[0] ),
        .I4(req_bank_rdy_r_reg_0),
        .I5(col_wait_r_reg),
        .O(\grant_r_reg[2] ));
  LUT6 #(
    .INIT(64'hB888FFFFB8880000)) 
    head_r_lcl_i_1__1
       (.I0(head_r_lcl_i_2__0_n_0),
        .I1(head_r_lcl_reg_1),
        .I2(rd_wr_r_lcl_reg_0),
        .I3(idle_r_lcl_reg_0),
        .I4(\q_entry_r[1]_i_4__0_n_0 ),
        .I5(head_r_lcl_reg_0),
        .O(head_r_lcl_i_1__1_n_0));
  LUT6 #(
    .INIT(64'hAA02AA32AA02AACE)) 
    head_r_lcl_i_2__0
       (.I0(head_r_lcl_i_4__0_n_0),
        .I1(\q_entry_r[1]_i_6__0_n_0 ),
        .I2(\req_data_buf_addr_r_reg[0] ),
        .I3(idle_r_lcl_reg_1),
        .I4(rb_hit_busy_r_reg_1),
        .I5(rb_hit_busy_r_reg_2),
        .O(head_r_lcl_i_2__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair562" *) 
  LUT2 #(
    .INIT(4'h2)) 
    head_r_lcl_i_4__0
       (.I0(q_entry_r[0]),
        .I1(q_entry_r[1]),
        .O(head_r_lcl_i_4__0_n_0));
  FDRE head_r_lcl_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(head_r_lcl_i_1__1_n_0),
        .Q(head_r_lcl_reg_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair564" *) 
  LUT1 #(
    .INIT(2'h1)) 
    idle_r_lcl_i_1__0
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ),
        .O(E));
  FDRE idle_r_lcl_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(E),
        .Q(\req_data_buf_addr_r_reg[0] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h55151515)) 
    \maint_controller.maint_hit_busies_r[2]_i_2 
       (.I0(pre_bm_end_r),
        .I1(pass_open_bank_r),
        .I2(Q),
        .I3(req_wr_r),
        .I4(rd_wr_r_lcl_reg_1),
        .O(head_r_lcl_reg_1));
  FDRE \order_q_r_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\order_q_r_reg[0]_1 ),
        .Q(req_bank_rdy_r_reg_0),
        .R(1'b0));
  FDRE \order_q_r_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\order_q_r_reg[0]_0 ),
        .Q(req_bank_rdy_r_reg),
        .R(1'b0));
  FDRE ordered_r_lcl_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(ordered_r_lcl_reg_1),
        .Q(ordered_r_lcl_reg_0),
        .R(1'b0));
  FDRE pass_open_bank_r_lcl_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(pass_open_bank_ns),
        .Q(pass_open_bank_r),
        .R(1'b0));
  FDRE pre_bm_end_r_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(pre_bm_end_ns),
        .Q(pre_bm_end_r),
        .R(1'b0));
  FDRE pre_passing_open_bank_r_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(pre_passing_open_bank_ns),
        .Q(pre_passing_open_bank_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hA3AEFFFFA3AE0000)) 
    \q_entry_r[0]_i_1__1 
       (.I0(\q_entry_r[0]_i_2__0_n_0 ),
        .I1(periodic_rd_ack_r_lcl_reg),
        .I2(head_r_lcl_reg_1),
        .I3(idle_r_lcl_reg_3),
        .I4(\q_entry_r[1]_i_4__0_n_0 ),
        .I5(q_entry_r[0]),
        .O(\q_entry_r[0]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h909F0000)) 
    \q_entry_r[0]_i_2__0 
       (.I0(rb_hit_busy_r_reg_2),
        .I1(\q_entry_r[1]_i_6__0_n_0 ),
        .I2(set_order_q),
        .I3(q_entry_r[0]),
        .I4(head_r_lcl_reg_1),
        .O(\q_entry_r[0]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFB08FFFFFB080000)) 
    \q_entry_r[1]_i_1__1 
       (.I0(idle_r_lcl_reg_2),
        .I1(periodic_rd_ack_r_lcl_reg),
        .I2(head_r_lcl_reg_1),
        .I3(\q_entry_r_reg[1]_1 ),
        .I4(\q_entry_r[1]_i_4__0_n_0 ),
        .I5(q_entry_r[1]),
        .O(\q_entry_r[1]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hFDCDFFFF)) 
    \q_entry_r[1]_i_4__0 
       (.I0(\q_entry_r[1]_i_6__0_n_0 ),
        .I1(set_order_q),
        .I2(\req_data_buf_addr_r_reg[0] ),
        .I3(periodic_rd_ack_r_lcl_reg),
        .I4(head_r_lcl_reg_1),
        .O(\q_entry_r[1]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hA9FFA900A900A9FF)) 
    \q_entry_r[1]_i_5__0 
       (.I0(rb_hit_busy_r_reg_1),
        .I1(\q_entry_r[1]_i_6__0_n_0 ),
        .I2(rb_hit_busy_r_reg_2),
        .I3(set_order_q),
        .I4(q_entry_r[1]),
        .I5(q_entry_r[0]),
        .O(\q_entry_r_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h0000770777077707)) 
    \q_entry_r[1]_i_6__0 
       (.I0(p_130_out),
        .I1(rb_hit_busies_r[4]),
        .I2(rb_hit_busies_r[3]),
        .I3(pre_bm_end_r_reg_1),
        .I4(rb_hit_busies_r[5]),
        .I5(p_91_out),
        .O(\q_entry_r[1]_i_6__0_n_0 ));
  FDRE \q_entry_r_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\q_entry_r[0]_i_1__1_n_0 ),
        .Q(q_entry_r[0]),
        .R(SR));
  FDSE \q_entry_r_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\q_entry_r[1]_i_1__1_n_0 ),
        .Q(q_entry_r[1]),
        .S(SR));
  LUT4 #(
    .INIT(16'hEAAA)) 
    q_has_priority_r_i_1__2
       (.I0(q_has_priority),
        .I1(rb_hit_busy_r_reg_3),
        .I2(periodic_rd_ack_r_lcl_reg),
        .I3(was_priority),
        .O(q_has_priority_r_i_1__2_n_0));
  FDRE q_has_priority_r_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(q_has_priority_r_i_1__2_n_0),
        .Q(q_has_priority),
        .R(rd_wr_r_lcl_reg));
  LUT6 #(
    .INIT(64'h4445555544454445)) 
    q_has_rd_r_i_1__2
       (.I0(rd_wr_r_lcl_reg),
        .I1(q_has_rd),
        .I2(\maintenance_request.maint_sre_r_lcl_reg_0 ),
        .I3(\req_data_buf_addr_r_reg[0] ),
        .I4(was_wr),
        .I5(rb_hit_busy_r_reg),
        .O(q_has_rd_r_i_1__2_n_0));
  FDRE q_has_rd_r_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(q_has_rd_r_i_1__2_n_0),
        .Q(q_has_rd),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair563" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ras_timer_r[0]_i_1__1 
       (.I0(\ras_timer_r[0]_i_2__2_n_0 ),
        .I1(\ras_timer_r_reg[1] ),
        .I2(\ras_timer_r_reg[1]_1 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \ras_timer_r[0]_i_2__2 
       (.I0(\ras_timer_r_reg[1]_2 ),
        .I1(rb_hit_busies_r[5]),
        .I2(\ras_timer_r_reg[1]_3 ),
        .I3(rb_hit_busies_r[4]),
        .I4(rb_hit_busies_r[3]),
        .I5(\ras_timer_r_reg[1]_4 ),
        .O(\ras_timer_r[0]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair563" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ras_timer_r[1]_i_1__1 
       (.I0(\ras_timer_r[1]_i_2__2_n_0 ),
        .I1(\ras_timer_r_reg[1] ),
        .I2(bm_end_r1_reg),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hBBBBB8888888B888)) 
    \ras_timer_r[1]_i_2__2 
       (.I0(bm_end_r1_reg_0),
        .I1(rb_hit_busies_r[5]),
        .I2(rb_hit_busies_r[3]),
        .I3(bm_end_r1_reg_1),
        .I4(rb_hit_busies_r[4]),
        .I5(bm_end_r1_reg_2),
        .O(\ras_timer_r[1]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair562" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \ras_timer_r[1]_i_3__1 
       (.I0(\ras_timer_r[1]_i_5__1_n_0 ),
        .I1(q_entry_r[0]),
        .I2(q_entry_r[1]),
        .I3(\req_data_buf_addr_r_reg[0] ),
        .O(\ras_timer_r_reg[1] ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \ras_timer_r[1]_i_5__1 
       (.I0(pre_passing_open_bank_r_reg_0),
        .I1(rb_hit_busies_r[4]),
        .I2(rb_hit_busies_r[3]),
        .I3(pre_passing_open_bank_r_reg_1),
        .I4(rb_hit_busies_r[5]),
        .I5(pre_passing_open_bank_r_reg_2),
        .O(\ras_timer_r[1]_i_5__1_n_0 ));
  LUT5 #(
    .INIT(32'h55151515)) 
    \ras_timer_r[1]_i_9 
       (.I0(pre_passing_open_bank_r),
        .I1(pass_open_bank_r),
        .I2(Q),
        .I3(req_wr_r),
        .I4(rd_wr_r_lcl_reg_1),
        .O(\ras_timer_r_reg[1]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[3]_i_1__0 
       (.I0(rb_hit_busies_r[3]),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ),
        .I2(p_28_out),
        .O(\rb_hit_busies.rb_hit_busies_r_lcl[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair564" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[4]_i_1 
       (.I0(rb_hit_busies_r[4]),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ),
        .I2(p_145_out),
        .O(\rb_hit_busies.rb_hit_busies_r_lcl[4]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[5]_i_1 
       (.I0(rb_hit_busies_r[5]),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ),
        .I2(p_106_out),
        .O(\rb_hit_busies.rb_hit_busies_r_lcl[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\rb_hit_busies.rb_hit_busies_r_lcl[3]_i_1__0_n_0 ),
        .Q(rb_hit_busies_r[3]),
        .R(rd_wr_r_lcl_reg_2));
  FDRE #(
    .INIT(1'b0)) 
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[4] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\rb_hit_busies.rb_hit_busies_r_lcl[4]_i_1_n_0 ),
        .Q(rb_hit_busies_r[4]),
        .R(clear_req_7));
  FDRE #(
    .INIT(1'b0)) 
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[5] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\rb_hit_busies.rb_hit_busies_r_lcl[5]_i_1_n_0 ),
        .Q(rb_hit_busies_r[5]),
        .R(clear_req));
  LUT4 #(
    .INIT(16'h00A2)) 
    req_bank_rdy_r_i_1__0
       (.I0(col_wait_r_reg),
        .I1(req_bank_rdy_r_reg_0),
        .I2(\grant_r_reg[0] ),
        .I3(req_bank_rdy_r_reg),
        .O(req_bank_rdy_ns));
  LUT3 #(
    .INIT(8'hFB)) 
    rnk_config_valid_r_lcl_i_1
       (.I0(rnk_config_valid_r),
        .I1(rnk_config_valid_r_lcl_reg_0),
        .I2(demand_priority_r_reg_0),
        .O(rnk_config_valid_r_lcl_reg));
  LUT4 #(
    .INIT(16'h0002)) 
    \rtp_timer_r[0]_i_1__1 
       (.I0(Q),
        .I1(I572),
        .I2(pass_open_bank_r),
        .I3(rtp_timer_r),
        .O(\rtp_timer_r_reg[0] ));
  LUT4 #(
    .INIT(16'hFBAA)) 
    wait_for_maint_r_lcl_i_1__0
       (.I0(wait_for_maint_r),
        .I1(maint_rank_r),
        .I2(maint_sre_r),
        .I3(set_order_q),
        .O(wait_for_maint_r_lcl_i_1__0_n_0));
  FDRE wait_for_maint_r_lcl_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(wait_for_maint_r_lcl_i_1__0_n_0),
        .Q(wait_for_maint_r),
        .R(\maintenance_request.maint_req_r_lcl_reg ));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_0_bank_queue" *) 
module Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_bank_queue__parameterized2
   (\req_data_buf_addr_r_reg[0] ,
    E,
    pass_open_bank_r,
    pre_bm_end_r,
    q_has_rd,
    wait_for_maint_r,
    tail_r,
    head_r_lcl_reg_0,
    auto_pre_r_lcl_reg_0,
    ordered_r_lcl_reg_0,
    req_bank_rdy_r_reg,
    req_bank_rdy_r_reg_0,
    \rtp_timer_r_reg[0] ,
    head_r_lcl_reg_1,
    D,
    \ras_timer_r_reg[1] ,
    granted_col_r_reg,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ,
    demand_priority_r_reg,
    \grant_r_reg[1] ,
    req_bank_rdy_ns,
    granted_col_r_reg_0,
    \ras_timer_r_reg[1]_0 ,
    \grant_r_reg[3] ,
    sys_rst,
    pass_open_bank_ns,
    pre_bm_end_ns,
    pre_passing_open_bank_ns,
    rd_wr_r_lcl_reg,
    \maintenance_request.maint_req_r_lcl_reg ,
    SR,
    ordered_r_lcl_reg_1,
    \order_q_r_reg[0]_0 ,
    \order_q_r_reg[0]_1 ,
    Q,
    I572,
    rtp_timer_r,
    set_order_q,
    pre_bm_end_r_reg_0,
    rb_hit_busy_r_reg,
    idle_r_lcl_reg_0,
    rb_hit_busy_r_reg_0,
    \maintenance_request.maint_sre_r_lcl_reg ,
    row_hit_r,
    maint_rank_r,
    maint_sre_r,
    \maintenance_request.maint_sre_r_lcl_reg_0 ,
    was_wr,
    \ras_timer_r_reg[1]_1 ,
    \ras_timer_r_reg[1]_2 ,
    \ras_timer_r_reg[1]_3 ,
    \ras_timer_r_reg[1]_4 ,
    bm_end_r1_reg,
    bm_end_r1_reg_0,
    bm_end_r1_reg_1,
    bm_end_r1_reg_2,
    col_wait_r_reg,
    \wtr_timer.wtr_cnt_r_reg[1] ,
    rd_wr_r_lcl_reg_0,
    \grant_r_reg[3]_0 ,
    \rtw_timer.rtw_cnt_r_reg[1] ,
    idle_r_lcl_reg_1,
    rb_hit_busy_r,
    rb_hit_busy_r_reg_1,
    rb_hit_busy_r_reg_2,
    rb_hit_busy_r_reg_3,
    periodic_rd_ack_r_lcl_reg,
    p_130_out,
    pre_bm_end_r_reg_1,
    p_91_out,
    p_106_out,
    pre_passing_open_bank_r_reg_0,
    pre_passing_open_bank_r_reg_1,
    pre_passing_open_bank_r_reg_2,
    \grant_r_reg[0] ,
    req_priority_r,
    demand_priority_r_reg_0,
    \rnk_config_strobe_r_reg[0] ,
    \grant_r_reg[1]_0 ,
    \grant_r_reg[0]_0 ,
    \grant_r_reg[3]_1 ,
    \grant_r_reg[2] ,
    p_67_out,
    p_145_out,
    rstdiv0_sync_r1_reg_rep__14,
    req_wr_r,
    was_priority,
    ras_timer_zero_r,
    act_wait_r_lcl_reg,
    rd_wr_r_lcl_reg_1,
    clear_req,
    clear_req_2,
    idle_r_lcl_reg_2,
    pre_bm_end_r_reg_2);
  output [0:0]\req_data_buf_addr_r_reg[0] ;
  output [0:0]E;
  output pass_open_bank_r;
  output pre_bm_end_r;
  output q_has_rd;
  output wait_for_maint_r;
  output tail_r;
  output head_r_lcl_reg_0;
  output auto_pre_r_lcl_reg_0;
  output [0:0]ordered_r_lcl_reg_0;
  output req_bank_rdy_r_reg;
  output req_bank_rdy_r_reg_0;
  output \rtp_timer_r_reg[0] ;
  output head_r_lcl_reg_1;
  output [1:0]D;
  output \ras_timer_r_reg[1] ;
  output granted_col_r_reg;
  output \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ;
  output demand_priority_r_reg;
  output \grant_r_reg[1] ;
  output req_bank_rdy_ns;
  output granted_col_r_reg_0;
  output \ras_timer_r_reg[1]_0 ;
  output \grant_r_reg[3] ;
  input sys_rst;
  input pass_open_bank_ns;
  input pre_bm_end_ns;
  input pre_passing_open_bank_ns;
  input rd_wr_r_lcl_reg;
  input \maintenance_request.maint_req_r_lcl_reg ;
  input [0:0]SR;
  input ordered_r_lcl_reg_1;
  input \order_q_r_reg[0]_0 ;
  input \order_q_r_reg[0]_1 ;
  input [0:0]Q;
  input I572;
  input rtp_timer_r;
  input set_order_q;
  input pre_bm_end_r_reg_0;
  input rb_hit_busy_r_reg;
  input idle_r_lcl_reg_0;
  input rb_hit_busy_r_reg_0;
  input \maintenance_request.maint_sre_r_lcl_reg ;
  input row_hit_r;
  input maint_rank_r;
  input maint_sre_r;
  input \maintenance_request.maint_sre_r_lcl_reg_0 ;
  input was_wr;
  input \ras_timer_r_reg[1]_1 ;
  input \ras_timer_r_reg[1]_2 ;
  input \ras_timer_r_reg[1]_3 ;
  input \ras_timer_r_reg[1]_4 ;
  input bm_end_r1_reg;
  input bm_end_r1_reg_0;
  input bm_end_r1_reg_1;
  input bm_end_r1_reg_2;
  input col_wait_r_reg;
  input \wtr_timer.wtr_cnt_r_reg[1] ;
  input rd_wr_r_lcl_reg_0;
  input \grant_r_reg[3]_0 ;
  input \rtw_timer.rtw_cnt_r_reg[1] ;
  input idle_r_lcl_reg_1;
  input [2:0]rb_hit_busy_r;
  input rb_hit_busy_r_reg_1;
  input rb_hit_busy_r_reg_2;
  input rb_hit_busy_r_reg_3;
  input periodic_rd_ack_r_lcl_reg;
  input p_130_out;
  input pre_bm_end_r_reg_1;
  input p_91_out;
  input p_106_out;
  input pre_passing_open_bank_r_reg_0;
  input pre_passing_open_bank_r_reg_1;
  input pre_passing_open_bank_r_reg_2;
  input \grant_r_reg[0] ;
  input req_priority_r;
  input demand_priority_r_reg_0;
  input \rnk_config_strobe_r_reg[0] ;
  input \grant_r_reg[1]_0 ;
  input \grant_r_reg[0]_0 ;
  input \grant_r_reg[3]_1 ;
  input \grant_r_reg[2] ;
  input p_67_out;
  input p_145_out;
  input rstdiv0_sync_r1_reg_rep__14;
  input [0:0]req_wr_r;
  input was_priority;
  input ras_timer_zero_r;
  input act_wait_r_lcl_reg;
  input rd_wr_r_lcl_reg_1;
  input clear_req;
  input clear_req_2;
  input idle_r_lcl_reg_2;
  input pre_bm_end_r_reg_2;

  wire [1:0]D;
  wire [0:0]E;
  wire I572;
  wire [0:0]Q;
  wire [0:0]SR;
  wire act_wait_r_lcl_reg;
  wire auto_pre_r_lcl_i_1__2_n_0;
  wire auto_pre_r_lcl_reg_0;
  wire bm_end_r1_reg;
  wire bm_end_r1_reg_0;
  wire bm_end_r1_reg_1;
  wire bm_end_r1_reg_2;
  wire clear_req;
  wire clear_req_2;
  wire col_wait_r_reg;
  wire \compute_tail.tail_r_lcl_i_1__2_n_0 ;
  wire demand_priority_r_reg;
  wire demand_priority_r_reg_0;
  wire \grant_r_reg[0] ;
  wire \grant_r_reg[0]_0 ;
  wire \grant_r_reg[1] ;
  wire \grant_r_reg[1]_0 ;
  wire \grant_r_reg[2] ;
  wire \grant_r_reg[3] ;
  wire \grant_r_reg[3]_0 ;
  wire \grant_r_reg[3]_1 ;
  wire granted_col_r_reg;
  wire granted_col_r_reg_0;
  wire head_r_lcl_i_1__2_n_0;
  wire head_r_lcl_i_2_n_0;
  wire head_r_lcl_i_3_n_0;
  wire head_r_lcl_reg_0;
  wire head_r_lcl_reg_1;
  wire idle_r_lcl_reg_0;
  wire idle_r_lcl_reg_1;
  wire idle_r_lcl_reg_2;
  wire maint_rank_r;
  wire maint_sre_r;
  wire \maintenance_request.maint_req_r_lcl_reg ;
  wire \maintenance_request.maint_sre_r_lcl_reg ;
  wire \maintenance_request.maint_sre_r_lcl_reg_0 ;
  wire \order_q_r_reg[0]_0 ;
  wire \order_q_r_reg[0]_1 ;
  wire [0:0]ordered_r_lcl_reg_0;
  wire ordered_r_lcl_reg_1;
  wire p_106_out;
  wire p_130_out;
  wire p_145_out;
  wire p_67_out;
  wire p_91_out;
  wire pass_open_bank_ns;
  wire pass_open_bank_r;
  wire periodic_rd_ack_r_lcl_reg;
  wire pre_bm_end_ns;
  wire pre_bm_end_r;
  wire pre_bm_end_r_reg_0;
  wire pre_bm_end_r_reg_1;
  wire pre_bm_end_r_reg_2;
  wire pre_passing_open_bank_ns;
  wire pre_passing_open_bank_r;
  wire pre_passing_open_bank_r_reg_0;
  wire pre_passing_open_bank_r_reg_1;
  wire pre_passing_open_bank_r_reg_2;
  wire [1:0]q_entry_r;
  wire \q_entry_r[0]_i_1__2_n_0 ;
  wire \q_entry_r[0]_i_2_n_0 ;
  wire \q_entry_r[1]_i_1__2_n_0 ;
  wire \q_entry_r[1]_i_3_n_0 ;
  wire \q_entry_r[1]_i_4_n_0 ;
  wire \q_entry_r[1]_i_5_n_0 ;
  wire \q_entry_r[1]_i_7_n_0 ;
  wire q_has_priority;
  wire q_has_priority_r_i_1__1_n_0;
  wire q_has_rd;
  wire q_has_rd_r_i_1__1_n_0;
  wire \ras_timer_r[0]_i_2__0_n_0 ;
  wire \ras_timer_r[1]_i_2__0_n_0 ;
  wire \ras_timer_r[1]_i_5__0_n_0 ;
  wire \ras_timer_r_reg[1] ;
  wire \ras_timer_r_reg[1]_0 ;
  wire \ras_timer_r_reg[1]_1 ;
  wire \ras_timer_r_reg[1]_2 ;
  wire \ras_timer_r_reg[1]_3 ;
  wire \ras_timer_r_reg[1]_4 ;
  wire ras_timer_zero_r;
  wire \rb_hit_busies.rb_hit_busies_r_lcl[4]_i_1__0_n_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl[5]_i_1__0_n_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl[6]_i_1_n_0 ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ;
  wire [6:4]rb_hit_busies_r;
  wire [2:0]rb_hit_busy_r;
  wire rb_hit_busy_r_reg;
  wire rb_hit_busy_r_reg_0;
  wire rb_hit_busy_r_reg_1;
  wire rb_hit_busy_r_reg_2;
  wire rb_hit_busy_r_reg_3;
  wire rd_wr_r_lcl_reg;
  wire rd_wr_r_lcl_reg_0;
  wire rd_wr_r_lcl_reg_1;
  wire req_bank_rdy_ns;
  wire req_bank_rdy_r_reg;
  wire req_bank_rdy_r_reg_0;
  wire [0:0]\req_data_buf_addr_r_reg[0] ;
  wire req_priority_r;
  wire [0:0]req_wr_r;
  wire \rnk_config_strobe_r_reg[0] ;
  wire row_hit_r;
  wire rstdiv0_sync_r1_reg_rep__14;
  wire rtp_timer_r;
  wire \rtp_timer_r_reg[0] ;
  wire \rtw_timer.rtw_cnt_r_reg[1] ;
  wire set_order_q;
  wire sys_rst;
  wire tail_r;
  wire wait_for_maint_r;
  wire wait_for_maint_r_lcl_i_1__1_n_0;
  wire was_priority;
  wire was_wr;
  wire \wtr_timer.wtr_cnt_r_reg[1] ;

  LUT4 #(
    .INIT(16'h00D0)) 
    accept_internal_r_i_5
       (.I0(\req_data_buf_addr_r_reg[0] ),
        .I1(set_order_q),
        .I2(head_r_lcl_reg_1),
        .I3(rstdiv0_sync_r1_reg_rep__14),
        .O(\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAEEEEE)) 
    auto_pre_r_lcl_i_1__2
       (.I0(auto_pre_r_lcl_reg_0),
        .I1(rb_hit_busy_r_reg_0),
        .I2(wait_for_maint_r),
        .I3(\maintenance_request.maint_sre_r_lcl_reg ),
        .I4(row_hit_r),
        .I5(rd_wr_r_lcl_reg),
        .O(auto_pre_r_lcl_i_1__2_n_0));
  FDRE auto_pre_r_lcl_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(auto_pre_r_lcl_i_1__2_n_0),
        .Q(auto_pre_r_lcl_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDCCFFCFDDCCDDCC)) 
    \compute_tail.tail_r_lcl_i_1__2 
       (.I0(head_r_lcl_reg_1),
        .I1(set_order_q),
        .I2(\req_data_buf_addr_r_reg[0] ),
        .I3(pre_bm_end_r_reg_0),
        .I4(rb_hit_busy_r_reg),
        .I5(tail_r),
        .O(\compute_tail.tail_r_lcl_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \compute_tail.tail_r_lcl_reg 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\compute_tail.tail_r_lcl_i_1__2_n_0 ),
        .Q(tail_r),
        .R(SR));
  LUT5 #(
    .INIT(32'hF2F2F2FF)) 
    demand_priority_r_i_2
       (.I0(req_bank_rdy_r_reg_0),
        .I1(\grant_r_reg[0] ),
        .I2(req_bank_rdy_r_reg),
        .I3(q_has_priority),
        .I4(req_priority_r),
        .O(demand_priority_r_reg));
  LUT5 #(
    .INIT(32'hFFFFFF7F)) 
    \grant_r[3]_i_10__0 
       (.I0(head_r_lcl_reg_0),
        .I1(ras_timer_zero_r),
        .I2(act_wait_r_lcl_reg),
        .I3(\req_data_buf_addr_r_reg[0] ),
        .I4(wait_for_maint_r),
        .O(\grant_r_reg[3] ));
  LUT6 #(
    .INIT(64'hAAAAAAABAAAAAAAA)) 
    \grant_r[3]_i_21 
       (.I0(req_bank_rdy_r_reg),
        .I1(\grant_r_reg[1]_0 ),
        .I2(\grant_r_reg[0]_0 ),
        .I3(\grant_r_reg[3]_1 ),
        .I4(\grant_r_reg[2] ),
        .I5(req_bank_rdy_r_reg_0),
        .O(granted_col_r_reg_0));
  LUT6 #(
    .INIT(64'hFFFF1F11FFFF1FFF)) 
    \grant_r[3]_i_3 
       (.I0(\ras_timer_r_reg[1] ),
        .I1(col_wait_r_reg),
        .I2(\wtr_timer.wtr_cnt_r_reg[1] ),
        .I3(rd_wr_r_lcl_reg_0),
        .I4(\grant_r_reg[3]_0 ),
        .I5(\rtw_timer.rtw_cnt_r_reg[1] ),
        .O(granted_col_r_reg));
  LUT6 #(
    .INIT(64'hFDFFFDFDFFFFFFFF)) 
    \grant_r[3]_i_5__0 
       (.I0(demand_priority_r_reg_0),
        .I1(\rnk_config_strobe_r_reg[0] ),
        .I2(req_bank_rdy_r_reg),
        .I3(\grant_r_reg[0] ),
        .I4(req_bank_rdy_r_reg_0),
        .I5(col_wait_r_reg),
        .O(\grant_r_reg[1] ));
  LUT6 #(
    .INIT(64'hB888FFFFB8880000)) 
    head_r_lcl_i_1__2
       (.I0(head_r_lcl_i_2_n_0),
        .I1(head_r_lcl_reg_1),
        .I2(pre_bm_end_r_reg_0),
        .I3(idle_r_lcl_reg_0),
        .I4(\q_entry_r[1]_i_4_n_0 ),
        .I5(head_r_lcl_reg_0),
        .O(head_r_lcl_i_1__2_n_0));
  LUT6 #(
    .INIT(64'h2020202F202F2020)) 
    head_r_lcl_i_2
       (.I0(q_entry_r[0]),
        .I1(q_entry_r[1]),
        .I2(head_r_lcl_i_3_n_0),
        .I3(rb_hit_busy_r_reg_3),
        .I4(\q_entry_r[1]_i_7_n_0 ),
        .I5(rb_hit_busy_r_reg_2),
        .O(head_r_lcl_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair574" *) 
  LUT4 #(
    .INIT(16'h3055)) 
    head_r_lcl_i_3
       (.I0(\q_entry_r[1]_i_7_n_0 ),
        .I1(set_order_q),
        .I2(periodic_rd_ack_r_lcl_reg),
        .I3(\req_data_buf_addr_r_reg[0] ),
        .O(head_r_lcl_i_3_n_0));
  FDRE head_r_lcl_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(head_r_lcl_i_1__2_n_0),
        .Q(head_r_lcl_reg_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair575" *) 
  LUT1 #(
    .INIT(2'h1)) 
    idle_r_lcl_i_1__1
       (.I0(\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ),
        .O(E));
  FDRE idle_r_lcl_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(E),
        .Q(\req_data_buf_addr_r_reg[0] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h55151515)) 
    \maint_controller.maint_hit_busies_r[3]_i_4 
       (.I0(pre_bm_end_r),
        .I1(pass_open_bank_r),
        .I2(Q),
        .I3(req_wr_r),
        .I4(rd_wr_r_lcl_reg_0),
        .O(head_r_lcl_reg_1));
  FDRE \order_q_r_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\order_q_r_reg[0]_1 ),
        .Q(req_bank_rdy_r_reg_0),
        .R(1'b0));
  FDRE \order_q_r_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\order_q_r_reg[0]_0 ),
        .Q(req_bank_rdy_r_reg),
        .R(1'b0));
  FDRE ordered_r_lcl_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(ordered_r_lcl_reg_1),
        .Q(ordered_r_lcl_reg_0),
        .R(1'b0));
  FDRE pass_open_bank_r_lcl_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(pass_open_bank_ns),
        .Q(pass_open_bank_r),
        .R(1'b0));
  FDRE pre_bm_end_r_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(pre_bm_end_ns),
        .Q(pre_bm_end_r),
        .R(1'b0));
  FDRE pre_passing_open_bank_r_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(pre_passing_open_bank_ns),
        .Q(pre_passing_open_bank_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8BB8FFFF8BB80000)) 
    \q_entry_r[0]_i_1__2 
       (.I0(\q_entry_r[0]_i_2_n_0 ),
        .I1(head_r_lcl_reg_1),
        .I2(pre_bm_end_r_reg_2),
        .I3(periodic_rd_ack_r_lcl_reg),
        .I4(\q_entry_r[1]_i_4_n_0 ),
        .I5(q_entry_r[0]),
        .O(\q_entry_r[0]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h909F)) 
    \q_entry_r[0]_i_2 
       (.I0(rb_hit_busy_r_reg_2),
        .I1(\q_entry_r[1]_i_7_n_0 ),
        .I2(set_order_q),
        .I3(q_entry_r[0]),
        .O(\q_entry_r[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFB08FFFFFB080000)) 
    \q_entry_r[1]_i_1__2 
       (.I0(idle_r_lcl_reg_2),
        .I1(periodic_rd_ack_r_lcl_reg),
        .I2(head_r_lcl_reg_1),
        .I3(\q_entry_r[1]_i_3_n_0 ),
        .I4(\q_entry_r[1]_i_4_n_0 ),
        .I5(q_entry_r[1]),
        .O(\q_entry_r[1]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hB88BFFFFB88B0000)) 
    \q_entry_r[1]_i_3 
       (.I0(\q_entry_r[1]_i_5_n_0 ),
        .I1(set_order_q),
        .I2(q_entry_r[1]),
        .I3(q_entry_r[0]),
        .I4(head_r_lcl_reg_1),
        .I5(idle_r_lcl_reg_1),
        .O(\q_entry_r[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair574" *) 
  LUT5 #(
    .INIT(32'hFDCDFFFF)) 
    \q_entry_r[1]_i_4 
       (.I0(\q_entry_r[1]_i_7_n_0 ),
        .I1(set_order_q),
        .I2(\req_data_buf_addr_r_reg[0] ),
        .I3(periodic_rd_ack_r_lcl_reg),
        .I4(head_r_lcl_reg_1),
        .O(\q_entry_r[1]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h7EE8E881)) 
    \q_entry_r[1]_i_5 
       (.I0(\q_entry_r[1]_i_7_n_0 ),
        .I1(rb_hit_busy_r[0]),
        .I2(rb_hit_busy_r[1]),
        .I3(rb_hit_busy_r[2]),
        .I4(rb_hit_busy_r_reg_1),
        .O(\q_entry_r[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000770777077707)) 
    \q_entry_r[1]_i_7 
       (.I0(p_130_out),
        .I1(rb_hit_busies_r[4]),
        .I2(rb_hit_busies_r[6]),
        .I3(pre_bm_end_r_reg_1),
        .I4(rb_hit_busies_r[5]),
        .I5(p_91_out),
        .O(\q_entry_r[1]_i_7_n_0 ));
  FDSE \q_entry_r_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\q_entry_r[0]_i_1__2_n_0 ),
        .Q(q_entry_r[0]),
        .S(SR));
  FDSE \q_entry_r_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\q_entry_r[1]_i_1__2_n_0 ),
        .Q(q_entry_r[1]),
        .S(SR));
  LUT4 #(
    .INIT(16'hEAAA)) 
    q_has_priority_r_i_1__1
       (.I0(q_has_priority),
        .I1(rb_hit_busy_r_reg_1),
        .I2(periodic_rd_ack_r_lcl_reg),
        .I3(was_priority),
        .O(q_has_priority_r_i_1__1_n_0));
  FDRE q_has_priority_r_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(q_has_priority_r_i_1__1_n_0),
        .Q(q_has_priority),
        .R(rd_wr_r_lcl_reg));
  LUT6 #(
    .INIT(64'h4445555544454445)) 
    q_has_rd_r_i_1__1
       (.I0(rd_wr_r_lcl_reg),
        .I1(q_has_rd),
        .I2(\maintenance_request.maint_sre_r_lcl_reg_0 ),
        .I3(\req_data_buf_addr_r_reg[0] ),
        .I4(was_wr),
        .I5(rb_hit_busy_r_reg),
        .O(q_has_rd_r_i_1__1_n_0));
  FDRE q_has_rd_r_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(q_has_rd_r_i_1__1_n_0),
        .Q(q_has_rd),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair576" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ras_timer_r[0]_i_1__0 
       (.I0(\ras_timer_r[0]_i_2__0_n_0 ),
        .I1(\ras_timer_r_reg[1] ),
        .I2(\ras_timer_r_reg[1]_1 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \ras_timer_r[0]_i_2__0 
       (.I0(\ras_timer_r_reg[1]_2 ),
        .I1(rb_hit_busies_r[6]),
        .I2(\ras_timer_r_reg[1]_3 ),
        .I3(rb_hit_busies_r[5]),
        .I4(rb_hit_busies_r[4]),
        .I5(\ras_timer_r_reg[1]_4 ),
        .O(\ras_timer_r[0]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair576" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ras_timer_r[1]_i_1__0 
       (.I0(\ras_timer_r[1]_i_2__0_n_0 ),
        .I1(\ras_timer_r_reg[1] ),
        .I2(bm_end_r1_reg),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hBBBB8888B888B888)) 
    \ras_timer_r[1]_i_2__0 
       (.I0(bm_end_r1_reg_0),
        .I1(rb_hit_busies_r[6]),
        .I2(rb_hit_busies_r[4]),
        .I3(bm_end_r1_reg_1),
        .I4(bm_end_r1_reg_2),
        .I5(rb_hit_busies_r[5]),
        .O(\ras_timer_r[1]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h0008)) 
    \ras_timer_r[1]_i_3__0 
       (.I0(\ras_timer_r[1]_i_5__0_n_0 ),
        .I1(q_entry_r[0]),
        .I2(q_entry_r[1]),
        .I3(\req_data_buf_addr_r_reg[0] ),
        .O(\ras_timer_r_reg[1] ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    \ras_timer_r[1]_i_5__0 
       (.I0(pre_passing_open_bank_r_reg_0),
        .I1(rb_hit_busies_r[4]),
        .I2(rb_hit_busies_r[6]),
        .I3(pre_passing_open_bank_r_reg_1),
        .I4(rb_hit_busies_r[5]),
        .I5(pre_passing_open_bank_r_reg_2),
        .O(\ras_timer_r[1]_i_5__0_n_0 ));
  LUT5 #(
    .INIT(32'h55151515)) 
    \ras_timer_r[1]_i_7 
       (.I0(pre_passing_open_bank_r),
        .I1(pass_open_bank_r),
        .I2(Q),
        .I3(req_wr_r),
        .I4(rd_wr_r_lcl_reg_0),
        .O(\ras_timer_r_reg[1]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[4]_i_1__0 
       (.I0(rb_hit_busies_r[4]),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ),
        .I2(p_145_out),
        .O(\rb_hit_busies.rb_hit_busies_r_lcl[4]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[5]_i_1__0 
       (.I0(rb_hit_busies_r[5]),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ),
        .I2(p_106_out),
        .O(\rb_hit_busies.rb_hit_busies_r_lcl[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair575" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rb_hit_busies.rb_hit_busies_r_lcl[6]_i_1 
       (.I0(rb_hit_busies_r[6]),
        .I1(\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ),
        .I2(p_67_out),
        .O(\rb_hit_busies.rb_hit_busies_r_lcl[6]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[4] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\rb_hit_busies.rb_hit_busies_r_lcl[4]_i_1__0_n_0 ),
        .Q(rb_hit_busies_r[4]),
        .R(clear_req_2));
  FDRE #(
    .INIT(1'b0)) 
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[5] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\rb_hit_busies.rb_hit_busies_r_lcl[5]_i_1__0_n_0 ),
        .Q(rb_hit_busies_r[5]),
        .R(clear_req));
  FDRE #(
    .INIT(1'b0)) 
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[6] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\rb_hit_busies.rb_hit_busies_r_lcl[6]_i_1_n_0 ),
        .Q(rb_hit_busies_r[6]),
        .R(rd_wr_r_lcl_reg_1));
  LUT4 #(
    .INIT(16'h00A2)) 
    req_bank_rdy_r_i_1
       (.I0(col_wait_r_reg),
        .I1(req_bank_rdy_r_reg_0),
        .I2(\grant_r_reg[0] ),
        .I3(req_bank_rdy_r_reg),
        .O(req_bank_rdy_ns));
  LUT4 #(
    .INIT(16'h0002)) 
    \rtp_timer_r[0]_i_1__2 
       (.I0(Q),
        .I1(I572),
        .I2(pass_open_bank_r),
        .I3(rtp_timer_r),
        .O(\rtp_timer_r_reg[0] ));
  LUT4 #(
    .INIT(16'hFBAA)) 
    wait_for_maint_r_lcl_i_1__1
       (.I0(wait_for_maint_r),
        .I1(maint_rank_r),
        .I2(maint_sre_r),
        .I3(set_order_q),
        .O(wait_for_maint_r_lcl_i_1__1_n_0));
  FDRE wait_for_maint_r_lcl_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(wait_for_maint_r_lcl_i_1__1_n_0),
        .Q(wait_for_maint_r),
        .R(\maintenance_request.maint_req_r_lcl_reg ));
endmodule

module Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_bank_state
   (\act_this_rank_r_reg[0]_0 ,
    ras_timer_zero_r,
    pre_wait_r,
    col_wait_r_reg_0,
    demand_act_priority_r,
    act_this_rank_r,
    demanded_prior_r_reg_0,
    demanded_prior_r_reg_1,
    ofs_rdy_r,
    wr_this_rank_r,
    rd_this_rank_r,
    rtp_timer_r,
    pre_bm_end_ns,
    pre_passing_open_bank_ns,
    auto_pre_r_lcl_reg,
    \pre_4_1_1T_arb.granted_pre_r_reg ,
    ras_timer_zero_r_reg_0,
    ras_timer_zero_r_reg_1,
    ras_timer_zero_r_reg_2,
    demanded_prior_r_reg_2,
    \grant_r_reg[2] ,
    p_130_out,
    sys_rst,
    req_bank_rdy_ns,
    SR,
    ofs_rdy_r0,
    start_wtp_timer0,
    rd_wr_r_lcl_reg,
    \grant_r_reg[0] ,
    rstdiv0_sync_r1_reg_rep__14,
    Q,
    \grant_r_reg[0]_0 ,
    \q_entry_r_reg[0] ,
    pass_open_bank_r,
    idle_r_lcl_reg,
    \order_q_r_reg[0] ,
    \grant_r_reg[0]_1 ,
    auto_pre_r_lcl_reg_0,
    pass_open_bank_ns,
    wait_for_maint_r,
    idle_r,
    head_r,
    periodic_rd_ack_r_lcl_reg,
    rb_hit_busy_r,
    tail_r,
    \grant_r_reg[0]_2 ,
    demand_priority_r_0,
    demanded_prior_r_1,
    demanded_prior_r_reg_3,
    granted_col_r_reg,
    req_wr_r,
    q_has_rd,
    D);
  output \act_this_rank_r_reg[0]_0 ;
  output ras_timer_zero_r;
  output pre_wait_r;
  output col_wait_r_reg_0;
  output demand_act_priority_r;
  output [0:0]act_this_rank_r;
  output demanded_prior_r_reg_0;
  output demanded_prior_r_reg_1;
  output ofs_rdy_r;
  output [0:0]wr_this_rank_r;
  output [0:0]rd_this_rank_r;
  output rtp_timer_r;
  output pre_bm_end_ns;
  output pre_passing_open_bank_ns;
  output auto_pre_r_lcl_reg;
  output \pre_4_1_1T_arb.granted_pre_r_reg ;
  output ras_timer_zero_r_reg_0;
  output ras_timer_zero_r_reg_1;
  output ras_timer_zero_r_reg_2;
  output demanded_prior_r_reg_2;
  output \grant_r_reg[2] ;
  input p_130_out;
  input sys_rst;
  input req_bank_rdy_ns;
  input [0:0]SR;
  input ofs_rdy_r0;
  input start_wtp_timer0;
  input rd_wr_r_lcl_reg;
  input \grant_r_reg[0] ;
  input rstdiv0_sync_r1_reg_rep__14;
  input [1:0]Q;
  input [0:0]\grant_r_reg[0]_0 ;
  input \q_entry_r_reg[0] ;
  input pass_open_bank_r;
  input idle_r_lcl_reg;
  input \order_q_r_reg[0] ;
  input [0:0]\grant_r_reg[0]_1 ;
  input auto_pre_r_lcl_reg_0;
  input pass_open_bank_ns;
  input wait_for_maint_r;
  input [0:0]idle_r;
  input [0:0]head_r;
  input periodic_rd_ack_r_lcl_reg;
  input [0:0]rb_hit_busy_r;
  input tail_r;
  input \grant_r_reg[0]_2 ;
  input demand_priority_r_0;
  input demanded_prior_r_1;
  input demanded_prior_r_reg_3;
  input granted_col_r_reg;
  input [0:0]req_wr_r;
  input q_has_rd;
  input [1:0]D;

  wire [1:0]D;
  wire [1:0]Q;
  wire [0:0]SR;
  wire [0:0]act_this_rank_r;
  wire \act_this_rank_r_reg[0]_0 ;
  wire act_wait_ns;
  wire act_wait_r_lcl_i_2_n_0;
  wire auto_pre_r_lcl_reg;
  wire auto_pre_r_lcl_reg_0;
  wire bm_end_r1;
  wire col_wait_r_i_1_n_0;
  wire col_wait_r_reg_0;
  wire demand_act_priority_ns;
  wire demand_act_priority_r;
  wire demand_priority_ns;
  wire demand_priority_r_0;
  wire demand_priority_r_i_3_n_0;
  wire demand_priority_r_i_4_n_0;
  wire demanded_prior_ns;
  wire demanded_prior_r_1;
  wire demanded_prior_r_reg_0;
  wire demanded_prior_r_reg_1;
  wire demanded_prior_r_reg_2;
  wire demanded_prior_r_reg_3;
  wire \grant_r_reg[0] ;
  wire [0:0]\grant_r_reg[0]_0 ;
  wire [0:0]\grant_r_reg[0]_1 ;
  wire \grant_r_reg[0]_2 ;
  wire \grant_r_reg[2] ;
  wire granted_col_r_reg;
  wire [0:0]head_r;
  wire [0:0]idle_r;
  wire idle_r_lcl_reg;
  wire ofs_rdy_r;
  wire ofs_rdy_r0;
  wire \order_q_r_reg[0] ;
  wire p_130_out;
  wire pass_open_bank_ns;
  wire pass_open_bank_r;
  wire periodic_rd_ack_r_lcl_reg;
  wire \pre_4_1_1T_arb.granted_pre_r_reg ;
  wire pre_bm_end_ns;
  wire pre_passing_open_bank_ns;
  wire pre_wait_ns;
  wire pre_wait_r;
  wire pre_wait_r_i_2_n_0;
  wire \q_entry_r_reg[0] ;
  wire q_has_rd;
  wire [1:0]ras_timer_r;
  wire ras_timer_zero_ns;
  wire ras_timer_zero_r;
  wire ras_timer_zero_r_reg_0;
  wire ras_timer_zero_r_reg_1;
  wire ras_timer_zero_r_reg_2;
  wire [0:0]rb_hit_busy_r;
  wire [0:0]rd_this_rank_r;
  wire rd_wr_r_lcl_reg;
  wire req_bank_rdy_ns;
  wire req_bank_rdy_r;
  wire [0:0]req_wr_r;
  wire rstdiv0_sync_r1_reg_rep__14;
  wire rtp_timer_r;
  wire start_wtp_timer0;
  wire [2:0]starve_limit_cntr_r;
  wire starve_limit_cntr_r0;
  wire \starve_limit_cntr_r[0]_i_1_n_0 ;
  wire \starve_limit_cntr_r[1]_i_1_n_0 ;
  wire \starve_limit_cntr_r[2]_i_1_n_0 ;
  wire sys_rst;
  wire tail_r;
  wire wait_for_maint_r;
  wire [0:0]wr_this_rank_r;

  FDRE \act_this_rank_r_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\act_this_rank_r_reg[0]_0 ),
        .Q(act_this_rank_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    act_wait_r_lcl_i_1__0
       (.I0(\act_this_rank_r_reg[0]_0 ),
        .I1(act_wait_r_lcl_i_2_n_0),
        .I2(p_130_out),
        .I3(pass_open_bank_r),
        .I4(rstdiv0_sync_r1_reg_rep__14),
        .I5(bm_end_r1),
        .O(act_wait_ns));
  (* SOFT_HLUTNM = "soft_lutpair549" *) 
  LUT3 #(
    .INIT(8'h07)) 
    act_wait_r_lcl_i_2
       (.I0(\grant_r_reg[0]_0 ),
        .I1(\act_this_rank_r_reg[0]_0 ),
        .I2(\q_entry_r_reg[0] ),
        .O(act_wait_r_lcl_i_2_n_0));
  FDRE act_wait_r_lcl_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(act_wait_ns),
        .Q(\act_this_rank_r_reg[0]_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8080808000008000)) 
    auto_pre_r_lcl_i_2__0
       (.I0(periodic_rd_ack_r_lcl_reg),
        .I1(rb_hit_busy_r),
        .I2(tail_r),
        .I3(col_wait_r_reg_0),
        .I4(Q[0]),
        .I5(\act_this_rank_r_reg[0]_0 ),
        .O(auto_pre_r_lcl_reg));
  FDRE bm_end_r1_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_130_out),
        .Q(bm_end_r1),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h5555555555040404)) 
    col_wait_r_i_1
       (.I0(rstdiv0_sync_r1_reg_rep__14),
        .I1(col_wait_r_reg_0),
        .I2(Q[0]),
        .I3(\grant_r_reg[0]_0 ),
        .I4(\act_this_rank_r_reg[0]_0 ),
        .I5(\q_entry_r_reg[0] ),
        .O(col_wait_r_i_1_n_0));
  FDRE col_wait_r_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(col_wait_r_i_1_n_0),
        .Q(col_wait_r_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    demand_act_priority_r_i_1
       (.I0(demand_act_priority_r),
        .I1(wait_for_maint_r),
        .I2(idle_r),
        .I3(\act_this_rank_r_reg[0]_0 ),
        .I4(ras_timer_zero_r),
        .I5(head_r),
        .O(demand_act_priority_ns));
  FDRE demand_act_priority_r_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(demand_act_priority_ns),
        .Q(demand_act_priority_r),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h88888808)) 
    demand_priority_r_i_1__0
       (.I0(col_wait_r_i_1_n_0),
        .I1(idle_r_lcl_reg),
        .I2(\order_q_r_reg[0] ),
        .I3(demand_priority_r_i_3_n_0),
        .I4(demanded_prior_r_reg_0),
        .O(demand_priority_ns));
  LUT6 #(
    .INIT(64'h0000000040400040)) 
    demand_priority_r_i_3
       (.I0(Q[0]),
        .I1(granted_col_r_reg),
        .I2(req_bank_rdy_r),
        .I3(req_wr_r),
        .I4(q_has_rd),
        .I5(demand_priority_r_i_4_n_0),
        .O(demand_priority_r_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair548" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    demand_priority_r_i_4
       (.I0(starve_limit_cntr_r[2]),
        .I1(starve_limit_cntr_r[1]),
        .I2(starve_limit_cntr_r[0]),
        .O(demand_priority_r_i_4_n_0));
  FDRE demand_priority_r_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(demand_priority_ns),
        .Q(demanded_prior_r_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDDDDD00000D00)) 
    demanded_prior_r_i_1__0
       (.I0(demanded_prior_r_reg_0),
        .I1(demanded_prior_r_reg_1),
        .I2(Q[1]),
        .I3(demand_priority_r_0),
        .I4(demanded_prior_r_1),
        .I5(demanded_prior_r_reg_3),
        .O(demanded_prior_ns));
  LUT6 #(
    .INIT(64'h0404040404FF0404)) 
    demanded_prior_r_i_2
       (.I0(demanded_prior_r_reg_1),
        .I1(demanded_prior_r_reg_0),
        .I2(Q[0]),
        .I3(demanded_prior_r_1),
        .I4(demand_priority_r_0),
        .I5(Q[1]),
        .O(demanded_prior_r_reg_2));
  FDRE demanded_prior_r_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(demanded_prior_ns),
        .Q(demanded_prior_r_reg_1),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair546" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \grant_r[1]_i_2__1 
       (.I0(auto_pre_r_lcl_reg_0),
        .I1(\grant_r_reg[0]_1 ),
        .I2(pre_wait_r),
        .I3(ras_timer_zero_r),
        .O(\pre_4_1_1T_arb.granted_pre_r_reg ));
  (* SOFT_HLUTNM = "soft_lutpair549" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \grant_r[3]_i_13__1 
       (.I0(\act_this_rank_r_reg[0]_0 ),
        .I1(\grant_r_reg[0]_0 ),
        .O(ras_timer_zero_r_reg_2));
  LUT5 #(
    .INIT(32'hBBBBBABB)) 
    \grant_r[3]_i_7__0 
       (.I0(demand_priority_r_0),
        .I1(demanded_prior_r_reg_3),
        .I2(Q[0]),
        .I3(demanded_prior_r_reg_0),
        .I4(demanded_prior_r_reg_1),
        .O(\grant_r_reg[2] ));
  FDRE #(
    .INIT(1'b0)) 
    ofs_rdy_r_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(ofs_rdy_r0),
        .Q(ofs_rdy_r),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair546" *) 
  LUT5 #(
    .INIT(32'hEAEAEAAA)) 
    pre_bm_end_r_i_1__0
       (.I0(pre_passing_open_bank_ns),
        .I1(ras_timer_zero_r),
        .I2(pre_wait_r),
        .I3(\grant_r_reg[0]_1 ),
        .I4(auto_pre_r_lcl_reg_0),
        .O(pre_bm_end_ns));
  LUT5 #(
    .INIT(32'hA8AAA8A8)) 
    pre_passing_open_bank_r_i_1__0
       (.I0(pass_open_bank_ns),
        .I1(Q[0]),
        .I2(rtp_timer_r),
        .I3(ras_timer_zero_r),
        .I4(pre_wait_r),
        .O(pre_passing_open_bank_ns));
  LUT6 #(
    .INIT(64'h0010001011110010)) 
    pre_wait_r_i_1__0
       (.I0(pass_open_bank_ns),
        .I1(rstdiv0_sync_r1_reg_rep__14),
        .I2(pre_wait_r),
        .I3(pre_wait_r_i_2_n_0),
        .I4(rtp_timer_r),
        .I5(pass_open_bank_r),
        .O(pre_wait_ns));
  LUT4 #(
    .INIT(16'hE000)) 
    pre_wait_r_i_2
       (.I0(auto_pre_r_lcl_reg_0),
        .I1(\grant_r_reg[0]_1 ),
        .I2(pre_wait_r),
        .I3(ras_timer_zero_r),
        .O(pre_wait_r_i_2_n_0));
  FDRE pre_wait_r_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(pre_wait_ns),
        .Q(pre_wait_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000000022F2)) 
    \ras_timer_r[0]_i_3__0 
       (.I0(ras_timer_r[1]),
        .I1(ras_timer_r[0]),
        .I2(Q[0]),
        .I3(rd_wr_r_lcl_reg),
        .I4(bm_end_r1),
        .I5(rstdiv0_sync_r1_reg_rep__14),
        .O(ras_timer_zero_r_reg_0));
  LUT6 #(
    .INIT(64'h1111111110001001)) 
    \ras_timer_r[1]_i_4__0 
       (.I0(bm_end_r1),
        .I1(rstdiv0_sync_r1_reg_rep__14),
        .I2(ras_timer_r[1]),
        .I3(ras_timer_r[0]),
        .I4(ras_timer_zero_r_reg_2),
        .I5(\grant_r_reg[0]_2 ),
        .O(ras_timer_zero_r_reg_1));
  FDRE \ras_timer_r_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(D[0]),
        .Q(ras_timer_r[0]),
        .R(1'b0));
  FDRE \ras_timer_r_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(D[1]),
        .Q(ras_timer_r[1]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h1)) 
    ras_timer_zero_r_i_1__0
       (.I0(ras_timer_zero_r_reg_0),
        .I1(ras_timer_zero_r_reg_1),
        .O(ras_timer_zero_ns));
  FDRE ras_timer_zero_r_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(ras_timer_zero_ns),
        .Q(ras_timer_zero_r),
        .R(1'b0));
  FDRE \rd_this_rank_r_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(rd_wr_r_lcl_reg),
        .Q(rd_this_rank_r),
        .R(1'b0));
  FDRE req_bank_rdy_r_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(req_bank_rdy_ns),
        .Q(req_bank_rdy_r),
        .R(1'b0));
  FDRE \rtp_timer_r_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\grant_r_reg[0] ),
        .Q(rtp_timer_r),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair548" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \starve_limit_cntr_r[0]_i_1 
       (.I0(starve_limit_cntr_r[0]),
        .I1(starve_limit_cntr_r0),
        .I2(col_wait_r_reg_0),
        .O(\starve_limit_cntr_r[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair547" *) 
  LUT4 #(
    .INIT(16'h6A00)) 
    \starve_limit_cntr_r[1]_i_1 
       (.I0(starve_limit_cntr_r[1]),
        .I1(starve_limit_cntr_r0),
        .I2(starve_limit_cntr_r[0]),
        .I3(col_wait_r_reg_0),
        .O(\starve_limit_cntr_r[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair547" *) 
  LUT5 #(
    .INIT(32'h6AAA0000)) 
    \starve_limit_cntr_r[2]_i_1 
       (.I0(starve_limit_cntr_r[2]),
        .I1(starve_limit_cntr_r0),
        .I2(starve_limit_cntr_r[0]),
        .I3(starve_limit_cntr_r[1]),
        .I4(col_wait_r_reg_0),
        .O(\starve_limit_cntr_r[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h007F000000000000)) 
    \starve_limit_cntr_r[2]_i_2 
       (.I0(starve_limit_cntr_r[0]),
        .I1(starve_limit_cntr_r[1]),
        .I2(starve_limit_cntr_r[2]),
        .I3(Q[0]),
        .I4(granted_col_r_reg),
        .I5(req_bank_rdy_r),
        .O(starve_limit_cntr_r0));
  FDRE \starve_limit_cntr_r_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\starve_limit_cntr_r[0]_i_1_n_0 ),
        .Q(starve_limit_cntr_r[0]),
        .R(1'b0));
  FDRE \starve_limit_cntr_r_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\starve_limit_cntr_r[1]_i_1_n_0 ),
        .Q(starve_limit_cntr_r[1]),
        .R(1'b0));
  FDRE \starve_limit_cntr_r_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\starve_limit_cntr_r[2]_i_1_n_0 ),
        .Q(starve_limit_cntr_r[2]),
        .R(1'b0));
  FDRE \wr_this_rank_r_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(start_wtp_timer0),
        .Q(wr_this_rank_r),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_0_bank_state" *) 
module Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_bank_state__parameterized0
   (\act_this_rank_r_reg[0]_0 ,
    ras_timer_zero_r,
    pre_wait_r,
    col_wait_r_reg_0,
    demand_act_priority_r,
    act_this_rank_r,
    demanded_prior_r_reg_0,
    demanded_prior_r_reg_1,
    ofs_rdy_r,
    wr_this_rank_r,
    rd_this_rank_r,
    rtp_timer_r,
    granted_col_r_reg,
    pre_bm_end_ns,
    pre_passing_open_bank_ns,
    auto_pre_r_lcl_reg,
    granted_pre_ns,
    \grant_r_reg[2] ,
    \grant_r_reg[2]_0 ,
    \grant_r_reg[1] ,
    ras_timer_zero_r_reg_0,
    ras_timer_zero_r_reg_1,
    \grant_r_reg[1]_0 ,
    demanded_prior_r_reg_2,
    p_91_out,
    sys_rst,
    req_bank_rdy_ns,
    SR,
    ofs_rdy_r0,
    start_wtp_timer0,
    rd_wr_r_lcl_reg,
    \grant_r_reg[1]_1 ,
    rstdiv0_sync_r1_reg_rep__14,
    Q,
    \grant_r_reg[1]_2 ,
    \q_entry_r_reg[0] ,
    override_demand_r,
    demanded_prior_r_reg_3,
    demand_priority_r_0,
    idle_r_lcl_reg,
    \order_q_r_reg[0] ,
    \grant_r_reg[1]_3 ,
    auto_pre_r_lcl_reg_0,
    pass_open_bank_ns,
    I572,
    pass_open_bank_r,
    periodic_rd_ack_r_lcl_reg,
    rb_hit_busy_r_reg,
    tail_r,
    auto_pre_r_lcl_reg_1,
    ras_timer_zero_r_reg_2,
    wait_for_maint_r,
    idle_r_lcl_reg_0,
    head_r,
    \last_master_r_reg[0] ,
    \grant_r_reg[1]_4 ,
    demanded_prior_r_1,
    granted_col_r_reg_0,
    req_wr_r,
    q_has_rd,
    D);
  output \act_this_rank_r_reg[0]_0 ;
  output ras_timer_zero_r;
  output pre_wait_r;
  output col_wait_r_reg_0;
  output demand_act_priority_r;
  output [0:0]act_this_rank_r;
  output demanded_prior_r_reg_0;
  output demanded_prior_r_reg_1;
  output ofs_rdy_r;
  output [0:0]wr_this_rank_r;
  output [0:0]rd_this_rank_r;
  output rtp_timer_r;
  output granted_col_r_reg;
  output pre_bm_end_ns;
  output pre_passing_open_bank_ns;
  output auto_pre_r_lcl_reg;
  output granted_pre_ns;
  output \grant_r_reg[2] ;
  output \grant_r_reg[2]_0 ;
  output \grant_r_reg[1] ;
  output ras_timer_zero_r_reg_0;
  output ras_timer_zero_r_reg_1;
  output \grant_r_reg[1]_0 ;
  output demanded_prior_r_reg_2;
  input p_91_out;
  input sys_rst;
  input req_bank_rdy_ns;
  input [0:0]SR;
  input ofs_rdy_r0;
  input start_wtp_timer0;
  input rd_wr_r_lcl_reg;
  input \grant_r_reg[1]_1 ;
  input rstdiv0_sync_r1_reg_rep__14;
  input [1:0]Q;
  input [0:0]\grant_r_reg[1]_2 ;
  input \q_entry_r_reg[0] ;
  input override_demand_r;
  input demanded_prior_r_reg_3;
  input demand_priority_r_0;
  input idle_r_lcl_reg;
  input \order_q_r_reg[0] ;
  input [0:0]\grant_r_reg[1]_3 ;
  input auto_pre_r_lcl_reg_0;
  input pass_open_bank_ns;
  input I572;
  input pass_open_bank_r;
  input periodic_rd_ack_r_lcl_reg;
  input [0:0]rb_hit_busy_r_reg;
  input tail_r;
  input auto_pre_r_lcl_reg_1;
  input ras_timer_zero_r_reg_2;
  input wait_for_maint_r;
  input [0:0]idle_r_lcl_reg_0;
  input [0:0]head_r;
  input \last_master_r_reg[0] ;
  input \grant_r_reg[1]_4 ;
  input demanded_prior_r_1;
  input granted_col_r_reg_0;
  input [0:0]req_wr_r;
  input q_has_rd;
  input [1:0]D;

  wire [1:0]D;
  wire I572;
  wire [1:0]Q;
  wire [0:0]SR;
  wire [0:0]act_this_rank_r;
  wire \act_this_rank_r_reg[0]_0 ;
  wire act_wait_ns;
  wire act_wait_r_lcl_i_2__2_n_0;
  wire auto_pre_r_lcl_reg;
  wire auto_pre_r_lcl_reg_0;
  wire auto_pre_r_lcl_reg_1;
  wire bm_end_r1;
  wire col_wait_r_i_1__2_n_0;
  wire col_wait_r_reg_0;
  wire demand_act_priority_ns;
  wire demand_act_priority_r;
  wire demand_priority_ns;
  wire demand_priority_r_0;
  wire demand_priority_r_i_3__0_n_0;
  wire demand_priority_r_i_4__0_n_0;
  wire demanded_prior_ns;
  wire demanded_prior_r_1;
  wire demanded_prior_r_reg_0;
  wire demanded_prior_r_reg_1;
  wire demanded_prior_r_reg_2;
  wire demanded_prior_r_reg_3;
  wire \grant_r_reg[1] ;
  wire \grant_r_reg[1]_0 ;
  wire \grant_r_reg[1]_1 ;
  wire [0:0]\grant_r_reg[1]_2 ;
  wire [0:0]\grant_r_reg[1]_3 ;
  wire \grant_r_reg[1]_4 ;
  wire \grant_r_reg[2] ;
  wire \grant_r_reg[2]_0 ;
  wire granted_col_r_reg;
  wire granted_col_r_reg_0;
  wire granted_pre_ns;
  wire [0:0]head_r;
  wire idle_r_lcl_reg;
  wire [0:0]idle_r_lcl_reg_0;
  wire \last_master_r_reg[0] ;
  wire ofs_rdy_r;
  wire ofs_rdy_r0;
  wire \order_q_r_reg[0] ;
  wire override_demand_r;
  wire p_91_out;
  wire pass_open_bank_ns;
  wire pass_open_bank_r;
  wire periodic_rd_ack_r_lcl_reg;
  wire pre_bm_end_ns;
  wire pre_passing_open_bank_ns;
  wire pre_wait_ns;
  wire pre_wait_r;
  wire pre_wait_r_i_2__0_n_0;
  wire \q_entry_r_reg[0] ;
  wire q_has_rd;
  wire [1:0]ras_timer_r;
  wire \ras_timer_r[1]_i_6__1_n_0 ;
  wire ras_timer_zero_ns;
  wire ras_timer_zero_r;
  wire ras_timer_zero_r_reg_0;
  wire ras_timer_zero_r_reg_1;
  wire ras_timer_zero_r_reg_2;
  wire [0:0]rb_hit_busy_r_reg;
  wire [0:0]rd_this_rank_r;
  wire rd_wr_r_lcl_reg;
  wire req_bank_rdy_ns;
  wire req_bank_rdy_r;
  wire [0:0]req_wr_r;
  wire rstdiv0_sync_r1_reg_rep__14;
  wire rtp_timer_r;
  wire start_wtp_timer0;
  wire [2:0]starve_limit_cntr_r;
  wire starve_limit_cntr_r0;
  wire \starve_limit_cntr_r[0]_i_1__0_n_0 ;
  wire \starve_limit_cntr_r[1]_i_1__0_n_0 ;
  wire \starve_limit_cntr_r[2]_i_1__0_n_0 ;
  wire sys_rst;
  wire tail_r;
  wire wait_for_maint_r;
  wire [0:0]wr_this_rank_r;

  FDRE \act_this_rank_r_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\act_this_rank_r_reg[0]_0 ),
        .Q(act_this_rank_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    act_wait_r_lcl_i_1
       (.I0(\act_this_rank_r_reg[0]_0 ),
        .I1(act_wait_r_lcl_i_2__2_n_0),
        .I2(p_91_out),
        .I3(pass_open_bank_r),
        .I4(I572),
        .I5(bm_end_r1),
        .O(act_wait_ns));
  (* SOFT_HLUTNM = "soft_lutpair559" *) 
  LUT3 #(
    .INIT(8'h07)) 
    act_wait_r_lcl_i_2__2
       (.I0(\grant_r_reg[1]_2 ),
        .I1(\act_this_rank_r_reg[0]_0 ),
        .I2(\q_entry_r_reg[0] ),
        .O(act_wait_r_lcl_i_2__2_n_0));
  FDRE act_wait_r_lcl_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(act_wait_ns),
        .Q(\act_this_rank_r_reg[0]_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8080808000008000)) 
    auto_pre_r_lcl_i_2
       (.I0(periodic_rd_ack_r_lcl_reg),
        .I1(rb_hit_busy_r_reg),
        .I2(tail_r),
        .I3(col_wait_r_reg_0),
        .I4(Q[0]),
        .I5(\act_this_rank_r_reg[0]_0 ),
        .O(auto_pre_r_lcl_reg));
  FDRE bm_end_r1_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_91_out),
        .Q(bm_end_r1),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h5555555555040404)) 
    col_wait_r_i_1__2
       (.I0(rstdiv0_sync_r1_reg_rep__14),
        .I1(col_wait_r_reg_0),
        .I2(Q[0]),
        .I3(\grant_r_reg[1]_2 ),
        .I4(\act_this_rank_r_reg[0]_0 ),
        .I5(\q_entry_r_reg[0] ),
        .O(col_wait_r_i_1__2_n_0));
  FDRE col_wait_r_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(col_wait_r_i_1__2_n_0),
        .Q(col_wait_r_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    demand_act_priority_r_i_1__0
       (.I0(demand_act_priority_r),
        .I1(wait_for_maint_r),
        .I2(idle_r_lcl_reg_0),
        .I3(\act_this_rank_r_reg[0]_0 ),
        .I4(ras_timer_zero_r),
        .I5(head_r),
        .O(demand_act_priority_ns));
  FDRE demand_act_priority_r_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(demand_act_priority_ns),
        .Q(demand_act_priority_r),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h88888808)) 
    demand_priority_r_i_1
       (.I0(col_wait_r_i_1__2_n_0),
        .I1(idle_r_lcl_reg),
        .I2(\order_q_r_reg[0] ),
        .I3(demand_priority_r_i_3__0_n_0),
        .I4(demanded_prior_r_reg_0),
        .O(demand_priority_ns));
  LUT6 #(
    .INIT(64'h0000000040400040)) 
    demand_priority_r_i_3__0
       (.I0(Q[0]),
        .I1(granted_col_r_reg_0),
        .I2(req_bank_rdy_r),
        .I3(req_wr_r),
        .I4(q_has_rd),
        .I5(demand_priority_r_i_4__0_n_0),
        .O(demand_priority_r_i_3__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair558" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    demand_priority_r_i_4__0
       (.I0(starve_limit_cntr_r[2]),
        .I1(starve_limit_cntr_r[1]),
        .I2(starve_limit_cntr_r[0]),
        .O(demand_priority_r_i_4__0_n_0));
  FDRE demand_priority_r_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(demand_priority_ns),
        .Q(demanded_prior_r_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hD0D0D0D0D0DDD0D0)) 
    demanded_prior_r_i_1__1
       (.I0(demanded_prior_r_reg_0),
        .I1(demanded_prior_r_reg_1),
        .I2(demanded_prior_r_reg_3),
        .I3(Q[1]),
        .I4(demand_priority_r_0),
        .I5(demanded_prior_r_1),
        .O(demanded_prior_ns));
  LUT6 #(
    .INIT(64'h0404040404FF0404)) 
    demanded_prior_r_i_2__0
       (.I0(demanded_prior_r_reg_1),
        .I1(demanded_prior_r_reg_0),
        .I2(Q[0]),
        .I3(demanded_prior_r_1),
        .I4(demand_priority_r_0),
        .I5(Q[1]),
        .O(demanded_prior_r_reg_2));
  FDRE demanded_prior_r_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(demanded_prior_ns),
        .Q(demanded_prior_r_reg_1),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair555" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \grant_r[1]_i_3__2 
       (.I0(auto_pre_r_lcl_reg_0),
        .I1(\grant_r_reg[1]_3 ),
        .I2(pre_wait_r),
        .I3(ras_timer_zero_r),
        .O(\grant_r_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair556" *) 
  LUT5 #(
    .INIT(32'h0000FFF7)) 
    \grant_r[2]_i_2__0 
       (.I0(ras_timer_zero_r),
        .I1(pre_wait_r),
        .I2(\grant_r_reg[1]_3 ),
        .I3(auto_pre_r_lcl_reg_0),
        .I4(auto_pre_r_lcl_reg_1),
        .O(\grant_r_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair555" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    \grant_r[2]_i_3__0 
       (.I0(\last_master_r_reg[0] ),
        .I1(ras_timer_zero_r),
        .I2(pre_wait_r),
        .I3(\grant_r_reg[1]_3 ),
        .I4(auto_pre_r_lcl_reg_0),
        .O(\grant_r_reg[2]_0 ));
  LUT5 #(
    .INIT(32'hBBBBBABB)) 
    \grant_r[3]_i_11__1 
       (.I0(demand_priority_r_0),
        .I1(demanded_prior_r_reg_3),
        .I2(Q[0]),
        .I3(demanded_prior_r_reg_0),
        .I4(demanded_prior_r_reg_1),
        .O(\grant_r_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h0000000055550010)) 
    \grant_r[3]_i_20 
       (.I0(override_demand_r),
        .I1(demanded_prior_r_reg_1),
        .I2(demanded_prior_r_reg_0),
        .I3(Q[0]),
        .I4(demanded_prior_r_reg_3),
        .I5(demand_priority_r_0),
        .O(granted_col_r_reg));
  FDRE #(
    .INIT(1'b0)) 
    ofs_rdy_r_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(ofs_rdy_r0),
        .Q(ofs_rdy_r),
        .R(SR));
  LUT6 #(
    .INIT(64'hABAAAAAAFFFFFFFF)) 
    \pre_4_1_1T_arb.granted_pre_r_i_1 
       (.I0(auto_pre_r_lcl_reg_1),
        .I1(auto_pre_r_lcl_reg_0),
        .I2(\grant_r_reg[1]_3 ),
        .I3(pre_wait_r),
        .I4(ras_timer_zero_r),
        .I5(ras_timer_zero_r_reg_2),
        .O(granted_pre_ns));
  LUT5 #(
    .INIT(32'hEAEAEAAA)) 
    pre_bm_end_r_i_1
       (.I0(pre_passing_open_bank_ns),
        .I1(ras_timer_zero_r),
        .I2(pre_wait_r),
        .I3(\grant_r_reg[1]_3 ),
        .I4(auto_pre_r_lcl_reg_0),
        .O(pre_bm_end_ns));
  LUT5 #(
    .INIT(32'hA8AAA8A8)) 
    pre_passing_open_bank_r_i_1
       (.I0(pass_open_bank_ns),
        .I1(Q[0]),
        .I2(rtp_timer_r),
        .I3(ras_timer_zero_r),
        .I4(pre_wait_r),
        .O(pre_passing_open_bank_ns));
  LUT6 #(
    .INIT(64'h0010001011110010)) 
    pre_wait_r_i_1
       (.I0(pass_open_bank_ns),
        .I1(I572),
        .I2(pre_wait_r),
        .I3(pre_wait_r_i_2__0_n_0),
        .I4(rtp_timer_r),
        .I5(pass_open_bank_r),
        .O(pre_wait_ns));
  (* SOFT_HLUTNM = "soft_lutpair556" *) 
  LUT4 #(
    .INIT(16'hE000)) 
    pre_wait_r_i_2__0
       (.I0(auto_pre_r_lcl_reg_0),
        .I1(\grant_r_reg[1]_3 ),
        .I2(pre_wait_r),
        .I3(ras_timer_zero_r),
        .O(pre_wait_r_i_2__0_n_0));
  FDRE pre_wait_r_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(pre_wait_ns),
        .Q(pre_wait_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000000022F2)) 
    \ras_timer_r[0]_i_3__1 
       (.I0(ras_timer_r[1]),
        .I1(ras_timer_r[0]),
        .I2(Q[0]),
        .I3(rd_wr_r_lcl_reg),
        .I4(bm_end_r1),
        .I5(rstdiv0_sync_r1_reg_rep__14),
        .O(ras_timer_zero_r_reg_0));
  LUT6 #(
    .INIT(64'h1111111110001001)) 
    \ras_timer_r[1]_i_4__1 
       (.I0(bm_end_r1),
        .I1(rstdiv0_sync_r1_reg_rep__14),
        .I2(ras_timer_r[1]),
        .I3(ras_timer_r[0]),
        .I4(\ras_timer_r[1]_i_6__1_n_0 ),
        .I5(\grant_r_reg[1]_4 ),
        .O(ras_timer_zero_r_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair559" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \ras_timer_r[1]_i_6__1 
       (.I0(\act_this_rank_r_reg[0]_0 ),
        .I1(\grant_r_reg[1]_2 ),
        .O(\ras_timer_r[1]_i_6__1_n_0 ));
  FDRE \ras_timer_r_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(D[0]),
        .Q(ras_timer_r[0]),
        .R(1'b0));
  FDRE \ras_timer_r_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(D[1]),
        .Q(ras_timer_r[1]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h1)) 
    ras_timer_zero_r_i_1__1
       (.I0(ras_timer_zero_r_reg_0),
        .I1(ras_timer_zero_r_reg_1),
        .O(ras_timer_zero_ns));
  FDRE ras_timer_zero_r_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(ras_timer_zero_ns),
        .Q(ras_timer_zero_r),
        .R(1'b0));
  FDRE \rd_this_rank_r_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(rd_wr_r_lcl_reg),
        .Q(rd_this_rank_r),
        .R(1'b0));
  FDRE req_bank_rdy_r_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(req_bank_rdy_ns),
        .Q(req_bank_rdy_r),
        .R(1'b0));
  FDRE \rtp_timer_r_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\grant_r_reg[1]_1 ),
        .Q(rtp_timer_r),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair558" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \starve_limit_cntr_r[0]_i_1__0 
       (.I0(starve_limit_cntr_r[0]),
        .I1(starve_limit_cntr_r0),
        .I2(col_wait_r_reg_0),
        .O(\starve_limit_cntr_r[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair557" *) 
  LUT4 #(
    .INIT(16'h6A00)) 
    \starve_limit_cntr_r[1]_i_1__0 
       (.I0(starve_limit_cntr_r[1]),
        .I1(starve_limit_cntr_r0),
        .I2(starve_limit_cntr_r[0]),
        .I3(col_wait_r_reg_0),
        .O(\starve_limit_cntr_r[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair557" *) 
  LUT5 #(
    .INIT(32'h6AAA0000)) 
    \starve_limit_cntr_r[2]_i_1__0 
       (.I0(starve_limit_cntr_r[2]),
        .I1(starve_limit_cntr_r0),
        .I2(starve_limit_cntr_r[0]),
        .I3(starve_limit_cntr_r[1]),
        .I4(col_wait_r_reg_0),
        .O(\starve_limit_cntr_r[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h007F000000000000)) 
    \starve_limit_cntr_r[2]_i_2__0 
       (.I0(starve_limit_cntr_r[0]),
        .I1(starve_limit_cntr_r[1]),
        .I2(starve_limit_cntr_r[2]),
        .I3(Q[0]),
        .I4(granted_col_r_reg_0),
        .I5(req_bank_rdy_r),
        .O(starve_limit_cntr_r0));
  FDRE \starve_limit_cntr_r_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\starve_limit_cntr_r[0]_i_1__0_n_0 ),
        .Q(starve_limit_cntr_r[0]),
        .R(1'b0));
  FDRE \starve_limit_cntr_r_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\starve_limit_cntr_r[1]_i_1__0_n_0 ),
        .Q(starve_limit_cntr_r[1]),
        .R(1'b0));
  FDRE \starve_limit_cntr_r_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\starve_limit_cntr_r[2]_i_1__0_n_0 ),
        .Q(starve_limit_cntr_r[2]),
        .R(1'b0));
  FDRE \wr_this_rank_r_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(start_wtp_timer0),
        .Q(wr_this_rank_r),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_0_bank_state" *) 
module Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_bank_state__parameterized1
   (\act_this_rank_r_reg[0]_0 ,
    ras_timer_zero_r,
    pre_wait_r,
    col_wait_r_reg_0,
    demand_act_priority_r,
    act_this_rank_r,
    demanded_prior_r_reg_0,
    demanded_prior_r_reg_1,
    override_demand_r,
    ofs_rdy_r,
    wr_this_rank_r,
    rd_this_rank_r,
    rtp_timer_r,
    \grant_r_reg[2] ,
    granted_col_r_reg,
    ras_timer_zero_r_reg_0,
    ras_timer_zero_r_reg_1,
    ras_timer_zero_r_reg_2,
    granted_col_r_reg_0,
    rnk_config_strobe_ns,
    \rnk_config_strobe_r_reg[0] ,
    \rnk_config_strobe_r_reg[0]_0 ,
    pre_bm_end_ns,
    pre_passing_open_bank_ns,
    auto_pre_r_lcl_reg,
    \pre_4_1_1T_arb.granted_pre_r_reg ,
    \grant_r_reg[2]_0 ,
    ofs_rdy_r0,
    ofs_rdy_r0_0,
    ofs_rdy_r0_1,
    p_52_out,
    sys_rst,
    req_bank_rdy_ns,
    override_demand_ns,
    SR,
    start_wtp_timer0,
    rd_wr_r_lcl_reg,
    phy_mc_cmd_full,
    rstdiv0_sync_r1_reg_rep,
    phy_mc_ctl_full,
    \grant_r_reg[2]_1 ,
    rstdiv0_sync_r1_reg_rep__14,
    Q,
    \grant_r_reg[2]_2 ,
    \q_entry_r_reg[0] ,
    demanded_prior_r_reg_2,
    demand_priority_r_2,
    demanded_prior_r_3,
    I572,
    \grant_r_reg[2]_3 ,
    \wtr_timer.wtr_cnt_r_reg[1] ,
    \rtw_timer.rtw_cnt_r_reg[1] ,
    pre_bm_end_r_reg,
    pass_open_bank_r,
    idle_r_lcl_reg,
    \order_q_r_reg[0] ,
    col_wait_r_reg_1,
    \rnk_config_strobe_r_reg[0]_1 ,
    \order_q_r_reg[1] ,
    req_bank_rdy_ns_5,
    req_bank_rdy_ns_6,
    \rnk_config_strobe_r_reg[0]_2 ,
    demand_priority_r_reg_0,
    \grant_r_reg[2]_4 ,
    auto_pre_r_lcl_reg_0,
    pass_open_bank_ns,
    rb_hit_busy_r_reg,
    periodic_rd_ack_r_lcl_reg,
    tail_r,
    wait_for_maint_r,
    idle_r,
    head_r,
    auto_pre_r_lcl_reg_1,
    rd_wr_r_lcl_reg_0,
    phy_mc_data_full,
    granted_col_r_reg_1,
    req_wr_r,
    q_has_rd,
    D);
  output \act_this_rank_r_reg[0]_0 ;
  output ras_timer_zero_r;
  output pre_wait_r;
  output col_wait_r_reg_0;
  output demand_act_priority_r;
  output [0:0]act_this_rank_r;
  output demanded_prior_r_reg_0;
  output demanded_prior_r_reg_1;
  output override_demand_r;
  output ofs_rdy_r;
  output [0:0]wr_this_rank_r;
  output [0:0]rd_this_rank_r;
  output rtp_timer_r;
  output \grant_r_reg[2] ;
  output granted_col_r_reg;
  output ras_timer_zero_r_reg_0;
  output ras_timer_zero_r_reg_1;
  output ras_timer_zero_r_reg_2;
  output granted_col_r_reg_0;
  output rnk_config_strobe_ns;
  output \rnk_config_strobe_r_reg[0] ;
  output \rnk_config_strobe_r_reg[0]_0 ;
  output pre_bm_end_ns;
  output pre_passing_open_bank_ns;
  output auto_pre_r_lcl_reg;
  output \pre_4_1_1T_arb.granted_pre_r_reg ;
  output \grant_r_reg[2]_0 ;
  output ofs_rdy_r0;
  output ofs_rdy_r0_0;
  output ofs_rdy_r0_1;
  input p_52_out;
  input sys_rst;
  input req_bank_rdy_ns;
  input override_demand_ns;
  input [0:0]SR;
  input start_wtp_timer0;
  input rd_wr_r_lcl_reg;
  input phy_mc_cmd_full;
  input rstdiv0_sync_r1_reg_rep;
  input phy_mc_ctl_full;
  input \grant_r_reg[2]_1 ;
  input rstdiv0_sync_r1_reg_rep__14;
  input [1:0]Q;
  input [0:0]\grant_r_reg[2]_2 ;
  input \q_entry_r_reg[0] ;
  input demanded_prior_r_reg_2;
  input demand_priority_r_2;
  input demanded_prior_r_3;
  input I572;
  input \grant_r_reg[2]_3 ;
  input \wtr_timer.wtr_cnt_r_reg[1] ;
  input \rtw_timer.rtw_cnt_r_reg[1] ;
  input pre_bm_end_r_reg;
  input pass_open_bank_r;
  input idle_r_lcl_reg;
  input \order_q_r_reg[0] ;
  input col_wait_r_reg_1;
  input \rnk_config_strobe_r_reg[0]_1 ;
  input \order_q_r_reg[1] ;
  input req_bank_rdy_ns_5;
  input req_bank_rdy_ns_6;
  input \rnk_config_strobe_r_reg[0]_2 ;
  input demand_priority_r_reg_0;
  input [0:0]\grant_r_reg[2]_4 ;
  input auto_pre_r_lcl_reg_0;
  input pass_open_bank_ns;
  input [0:0]rb_hit_busy_r_reg;
  input periodic_rd_ack_r_lcl_reg;
  input tail_r;
  input wait_for_maint_r;
  input [0:0]idle_r;
  input [0:0]head_r;
  input auto_pre_r_lcl_reg_1;
  input [2:0]rd_wr_r_lcl_reg_0;
  input phy_mc_data_full;
  input granted_col_r_reg_1;
  input [0:0]req_wr_r;
  input q_has_rd;
  input [1:0]D;

  wire [1:0]D;
  wire I572;
  wire [1:0]Q;
  wire [0:0]SR;
  wire [0:0]act_this_rank_r;
  wire \act_this_rank_r_reg[0]_0 ;
  wire act_wait_ns;
  wire act_wait_r_lcl_i_2__1_n_0;
  wire auto_pre_r_lcl_reg;
  wire auto_pre_r_lcl_reg_0;
  wire auto_pre_r_lcl_reg_1;
  wire bm_end_r1;
  wire col_wait_r_i_1__1_n_0;
  wire col_wait_r_reg_0;
  wire col_wait_r_reg_1;
  wire demand_act_priority_ns;
  wire demand_act_priority_r;
  wire demand_priority_ns;
  wire demand_priority_r_2;
  wire demand_priority_r_i_3__1_n_0;
  wire demand_priority_r_i_4__1_n_0;
  wire demand_priority_r_reg_0;
  wire demanded_prior_ns;
  wire demanded_prior_r_3;
  wire demanded_prior_r_reg_0;
  wire demanded_prior_r_reg_1;
  wire demanded_prior_r_reg_2;
  wire \grant_r[3]_i_12_n_0 ;
  wire \grant_r_reg[2] ;
  wire \grant_r_reg[2]_0 ;
  wire \grant_r_reg[2]_1 ;
  wire [0:0]\grant_r_reg[2]_2 ;
  wire \grant_r_reg[2]_3 ;
  wire [0:0]\grant_r_reg[2]_4 ;
  wire granted_col_r_reg;
  wire granted_col_r_reg_0;
  wire granted_col_r_reg_1;
  wire [0:0]head_r;
  wire [0:0]idle_r;
  wire idle_r_lcl_reg;
  wire ofs_rdy_r;
  wire ofs_rdy_r0;
  wire ofs_rdy_r0_0;
  wire ofs_rdy_r0_1;
  wire ofs_rdy_r0_2;
  wire \order_q_r_reg[0] ;
  wire \order_q_r_reg[1] ;
  wire override_demand_ns;
  wire override_demand_r;
  wire p_52_out;
  wire pass_open_bank_ns;
  wire pass_open_bank_r;
  wire periodic_rd_ack_r_lcl_reg;
  wire phy_mc_cmd_full;
  wire phy_mc_cmd_full_r;
  wire phy_mc_ctl_full;
  wire phy_mc_ctl_full_r;
  wire phy_mc_data_full;
  wire \pre_4_1_1T_arb.granted_pre_r_reg ;
  wire pre_bm_end_ns;
  wire pre_bm_end_r_reg;
  wire pre_passing_open_bank_ns;
  wire pre_wait_ns;
  wire pre_wait_r;
  wire pre_wait_r_i_2__1_n_0;
  wire \q_entry_r_reg[0] ;
  wire q_has_rd;
  wire [1:0]ras_timer_r;
  wire ras_timer_zero_ns;
  wire ras_timer_zero_r;
  wire ras_timer_zero_r_reg_0;
  wire ras_timer_zero_r_reg_1;
  wire ras_timer_zero_r_reg_2;
  wire [0:0]rb_hit_busy_r_reg;
  wire [0:0]rd_this_rank_r;
  wire rd_wr_r_lcl_reg;
  wire [2:0]rd_wr_r_lcl_reg_0;
  wire req_bank_rdy_ns;
  wire req_bank_rdy_ns_5;
  wire req_bank_rdy_ns_6;
  wire req_bank_rdy_r;
  wire [0:0]req_wr_r;
  wire rnk_config_strobe_ns;
  wire \rnk_config_strobe_r_reg[0] ;
  wire \rnk_config_strobe_r_reg[0]_0 ;
  wire \rnk_config_strobe_r_reg[0]_1 ;
  wire \rnk_config_strobe_r_reg[0]_2 ;
  wire rstdiv0_sync_r1_reg_rep;
  wire rstdiv0_sync_r1_reg_rep__14;
  wire rtp_timer_r;
  wire \rtw_timer.rtw_cnt_r_reg[1] ;
  wire start_wtp_timer0;
  wire [2:0]starve_limit_cntr_r;
  wire starve_limit_cntr_r0;
  wire \starve_limit_cntr_r[0]_i_1__1_n_0 ;
  wire \starve_limit_cntr_r[1]_i_1__1_n_0 ;
  wire \starve_limit_cntr_r[2]_i_1__1_n_0 ;
  wire sys_rst;
  wire tail_r;
  wire wait_for_maint_r;
  wire [0:0]wr_this_rank_r;
  wire \wtr_timer.wtr_cnt_r_reg[1] ;

  FDRE \act_this_rank_r_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\act_this_rank_r_reg[0]_0 ),
        .Q(act_this_rank_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8F88)) 
    act_wait_r_lcl_i_1__2
       (.I0(\act_this_rank_r_reg[0]_0 ),
        .I1(act_wait_r_lcl_i_2__1_n_0),
        .I2(pre_bm_end_r_reg),
        .I3(pass_open_bank_r),
        .I4(rstdiv0_sync_r1_reg_rep__14),
        .I5(bm_end_r1),
        .O(act_wait_ns));
  (* SOFT_HLUTNM = "soft_lutpair571" *) 
  LUT3 #(
    .INIT(8'h07)) 
    act_wait_r_lcl_i_2__1
       (.I0(\grant_r_reg[2]_2 ),
        .I1(\act_this_rank_r_reg[0]_0 ),
        .I2(\q_entry_r_reg[0] ),
        .O(act_wait_r_lcl_i_2__1_n_0));
  FDRE act_wait_r_lcl_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(act_wait_ns),
        .Q(\act_this_rank_r_reg[0]_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8080808000008000)) 
    auto_pre_r_lcl_i_2__2
       (.I0(rb_hit_busy_r_reg),
        .I1(periodic_rd_ack_r_lcl_reg),
        .I2(tail_r),
        .I3(col_wait_r_reg_0),
        .I4(Q[1]),
        .I5(\act_this_rank_r_reg[0]_0 ),
        .O(auto_pre_r_lcl_reg));
  FDRE bm_end_r1_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_52_out),
        .Q(bm_end_r1),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h5555555555040404)) 
    col_wait_r_i_1__1
       (.I0(rstdiv0_sync_r1_reg_rep__14),
        .I1(col_wait_r_reg_0),
        .I2(Q[1]),
        .I3(\grant_r_reg[2]_2 ),
        .I4(\act_this_rank_r_reg[0]_0 ),
        .I5(\q_entry_r_reg[0] ),
        .O(col_wait_r_i_1__1_n_0));
  FDRE col_wait_r_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(col_wait_r_i_1__1_n_0),
        .Q(col_wait_r_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    demand_act_priority_r_i_1__1
       (.I0(demand_act_priority_r),
        .I1(wait_for_maint_r),
        .I2(idle_r),
        .I3(\act_this_rank_r_reg[0]_0 ),
        .I4(ras_timer_zero_r),
        .I5(head_r),
        .O(demand_act_priority_ns));
  FDRE demand_act_priority_r_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(demand_act_priority_ns),
        .Q(demand_act_priority_r),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h88888808)) 
    demand_priority_r_i_1__2
       (.I0(col_wait_r_i_1__1_n_0),
        .I1(idle_r_lcl_reg),
        .I2(\order_q_r_reg[0] ),
        .I3(demand_priority_r_i_3__1_n_0),
        .I4(demanded_prior_r_reg_0),
        .O(demand_priority_ns));
  LUT6 #(
    .INIT(64'h0000000040400040)) 
    demand_priority_r_i_3__1
       (.I0(Q[1]),
        .I1(granted_col_r_reg_1),
        .I2(req_bank_rdy_r),
        .I3(req_wr_r),
        .I4(q_has_rd),
        .I5(demand_priority_r_i_4__1_n_0),
        .O(demand_priority_r_i_3__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair570" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    demand_priority_r_i_4__1
       (.I0(starve_limit_cntr_r[2]),
        .I1(starve_limit_cntr_r[1]),
        .I2(starve_limit_cntr_r[0]),
        .O(demand_priority_r_i_4__1_n_0));
  FDRE demand_priority_r_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(demand_priority_ns),
        .Q(demanded_prior_r_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hD0D0D0D0D0DDD0D0)) 
    demanded_prior_r_i_1
       (.I0(demanded_prior_r_reg_0),
        .I1(demanded_prior_r_reg_1),
        .I2(demanded_prior_r_reg_2),
        .I3(Q[0]),
        .I4(demand_priority_r_2),
        .I5(demanded_prior_r_3),
        .O(demanded_prior_ns));
  FDRE demanded_prior_r_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(demanded_prior_ns),
        .Q(demanded_prior_r_reg_1),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair566" *) 
  LUT5 #(
    .INIT(32'h0000FFF7)) 
    \grant_r[0]_i_2__1 
       (.I0(ras_timer_zero_r),
        .I1(pre_wait_r),
        .I2(\grant_r_reg[2]_4 ),
        .I3(auto_pre_r_lcl_reg_0),
        .I4(auto_pre_r_lcl_reg_1),
        .O(\pre_4_1_1T_arb.granted_pre_r_reg ));
  (* SOFT_HLUTNM = "soft_lutpair571" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \grant_r[1]_i_8 
       (.I0(\act_this_rank_r_reg[0]_0 ),
        .I1(\grant_r_reg[2]_2 ),
        .O(ras_timer_zero_r_reg_2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    \grant_r[3]_i_12 
       (.I0(granted_col_r_reg),
        .I1(\rnk_config_strobe_r_reg[0]_1 ),
        .I2(Q[1]),
        .I3(ofs_rdy_r),
        .I4(override_demand_ns),
        .I5(\order_q_r_reg[1] ),
        .O(\grant_r[3]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0000000044444544)) 
    \grant_r[3]_i_17 
       (.I0(override_demand_r),
        .I1(demanded_prior_r_reg_2),
        .I2(demanded_prior_r_reg_1),
        .I3(demanded_prior_r_reg_0),
        .I4(Q[1]),
        .I5(demand_priority_r_2),
        .O(\grant_r_reg[2] ));
  LUT6 #(
    .INIT(64'h0000000055550010)) 
    \grant_r[3]_i_23 
       (.I0(override_demand_r),
        .I1(demanded_prior_r_3),
        .I2(demand_priority_r_2),
        .I3(Q[0]),
        .I4(demanded_prior_r_reg_2),
        .I5(demanded_prior_r_reg_0),
        .O(granted_col_r_reg));
  (* SOFT_HLUTNM = "soft_lutpair565" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \grant_r[3]_i_2__2 
       (.I0(auto_pre_r_lcl_reg_0),
        .I1(\grant_r_reg[2]_4 ),
        .I2(pre_wait_r),
        .I3(ras_timer_zero_r),
        .O(\grant_r_reg[2]_0 ));
  LUT5 #(
    .INIT(32'h00F80088)) 
    \grant_r[3]_i_4 
       (.I0(\rnk_config_strobe_r_reg[0]_0 ),
        .I1(req_bank_rdy_ns_5),
        .I2(req_bank_rdy_ns_6),
        .I3(\rnk_config_strobe_r_reg[0]_2 ),
        .I4(demand_priority_r_reg_0),
        .O(\rnk_config_strobe_r_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFF1F11FFFF1FFF)) 
    \grant_r[3]_i_5 
       (.I0(\q_entry_r_reg[0] ),
        .I1(col_wait_r_reg_0),
        .I2(\wtr_timer.wtr_cnt_r_reg[1] ),
        .I3(rd_wr_r_lcl_reg),
        .I4(\grant_r[3]_i_12_n_0 ),
        .I5(\rtw_timer.rtw_cnt_r_reg[1] ),
        .O(granted_col_r_reg_0));
  LUT5 #(
    .INIT(32'hAAAAFFEF)) 
    \grant_r[3]_i_9__0 
       (.I0(demand_priority_r_2),
        .I1(Q[1]),
        .I2(demanded_prior_r_reg_0),
        .I3(demanded_prior_r_reg_1),
        .I4(demanded_prior_r_reg_2),
        .O(\rnk_config_strobe_r_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair568" *) 
  LUT4 #(
    .INIT(16'h1011)) 
    ofs_rdy_r_i_1
       (.I0(phy_mc_ctl_full_r),
        .I1(phy_mc_cmd_full_r),
        .I2(rd_wr_r_lcl_reg_0[0]),
        .I3(phy_mc_data_full),
        .O(ofs_rdy_r0));
  (* SOFT_HLUTNM = "soft_lutpair568" *) 
  LUT4 #(
    .INIT(16'h1011)) 
    ofs_rdy_r_i_1__0
       (.I0(phy_mc_ctl_full_r),
        .I1(phy_mc_cmd_full_r),
        .I2(rd_wr_r_lcl_reg_0[2]),
        .I3(phy_mc_data_full),
        .O(ofs_rdy_r0_0));
  (* SOFT_HLUTNM = "soft_lutpair569" *) 
  LUT4 #(
    .INIT(16'h1011)) 
    ofs_rdy_r_i_1__1
       (.I0(phy_mc_ctl_full_r),
        .I1(phy_mc_cmd_full_r),
        .I2(rd_wr_r_lcl_reg),
        .I3(phy_mc_data_full),
        .O(ofs_rdy_r0_2));
  (* SOFT_HLUTNM = "soft_lutpair569" *) 
  LUT4 #(
    .INIT(16'h1011)) 
    ofs_rdy_r_i_1__2
       (.I0(phy_mc_ctl_full_r),
        .I1(phy_mc_cmd_full_r),
        .I2(rd_wr_r_lcl_reg_0[1]),
        .I3(phy_mc_data_full),
        .O(ofs_rdy_r0_1));
  FDRE #(
    .INIT(1'b0)) 
    ofs_rdy_r_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(ofs_rdy_r0_2),
        .Q(ofs_rdy_r),
        .R(SR));
  FDRE override_demand_r_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(override_demand_ns),
        .Q(override_demand_r),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    phy_mc_cmd_full_r_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(phy_mc_cmd_full),
        .Q(phy_mc_cmd_full_r),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    phy_mc_ctl_full_r_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(phy_mc_ctl_full),
        .Q(phy_mc_ctl_full_r),
        .R(rstdiv0_sync_r1_reg_rep));
  (* SOFT_HLUTNM = "soft_lutpair565" *) 
  LUT5 #(
    .INIT(32'hEAEAEAAA)) 
    pre_bm_end_r_i_1__2
       (.I0(pre_passing_open_bank_ns),
        .I1(ras_timer_zero_r),
        .I2(pre_wait_r),
        .I3(\grant_r_reg[2]_4 ),
        .I4(auto_pre_r_lcl_reg_0),
        .O(pre_bm_end_ns));
  LUT5 #(
    .INIT(32'hA8AAA8A8)) 
    pre_passing_open_bank_r_i_1__2
       (.I0(pass_open_bank_ns),
        .I1(Q[1]),
        .I2(rtp_timer_r),
        .I3(ras_timer_zero_r),
        .I4(pre_wait_r),
        .O(pre_passing_open_bank_ns));
  LUT6 #(
    .INIT(64'h0010001011110010)) 
    pre_wait_r_i_1__2
       (.I0(pass_open_bank_ns),
        .I1(rstdiv0_sync_r1_reg_rep__14),
        .I2(pre_wait_r),
        .I3(pre_wait_r_i_2__1_n_0),
        .I4(rtp_timer_r),
        .I5(pass_open_bank_r),
        .O(pre_wait_ns));
  (* SOFT_HLUTNM = "soft_lutpair566" *) 
  LUT4 #(
    .INIT(16'hE000)) 
    pre_wait_r_i_2__1
       (.I0(auto_pre_r_lcl_reg_0),
        .I1(\grant_r_reg[2]_4 ),
        .I2(pre_wait_r),
        .I3(ras_timer_zero_r),
        .O(pre_wait_r_i_2__1_n_0));
  FDRE pre_wait_r_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(pre_wait_ns),
        .Q(pre_wait_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000000022F2)) 
    \ras_timer_r[0]_i_3 
       (.I0(ras_timer_r[1]),
        .I1(ras_timer_r[0]),
        .I2(Q[1]),
        .I3(rd_wr_r_lcl_reg),
        .I4(bm_end_r1),
        .I5(I572),
        .O(ras_timer_zero_r_reg_0));
  LUT6 #(
    .INIT(64'h1111111110001001)) 
    \ras_timer_r[1]_i_4 
       (.I0(bm_end_r1),
        .I1(I572),
        .I2(ras_timer_r[1]),
        .I3(ras_timer_r[0]),
        .I4(ras_timer_zero_r_reg_2),
        .I5(\grant_r_reg[2]_3 ),
        .O(ras_timer_zero_r_reg_1));
  FDRE \ras_timer_r_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(D[0]),
        .Q(ras_timer_r[0]),
        .R(1'b0));
  FDRE \ras_timer_r_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(D[1]),
        .Q(ras_timer_r[1]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h1)) 
    ras_timer_zero_r_i_1
       (.I0(ras_timer_zero_r_reg_0),
        .I1(ras_timer_zero_r_reg_1),
        .O(ras_timer_zero_ns));
  FDRE ras_timer_zero_r_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(ras_timer_zero_ns),
        .Q(ras_timer_zero_r),
        .R(1'b0));
  FDRE \rd_this_rank_r_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(rd_wr_r_lcl_reg),
        .Q(rd_this_rank_r),
        .R(1'b0));
  FDRE req_bank_rdy_r_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(req_bank_rdy_ns),
        .Q(req_bank_rdy_r),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hB)) 
    \rnk_config_strobe_r[0]_i_1 
       (.I0(\rnk_config_strobe_r_reg[0] ),
        .I1(col_wait_r_reg_1),
        .O(rnk_config_strobe_ns));
  FDRE \rtp_timer_r_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\grant_r_reg[2]_1 ),
        .Q(rtp_timer_r),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair570" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \starve_limit_cntr_r[0]_i_1__1 
       (.I0(starve_limit_cntr_r[0]),
        .I1(starve_limit_cntr_r0),
        .I2(col_wait_r_reg_0),
        .O(\starve_limit_cntr_r[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair567" *) 
  LUT4 #(
    .INIT(16'h6A00)) 
    \starve_limit_cntr_r[1]_i_1__1 
       (.I0(starve_limit_cntr_r[1]),
        .I1(starve_limit_cntr_r0),
        .I2(starve_limit_cntr_r[0]),
        .I3(col_wait_r_reg_0),
        .O(\starve_limit_cntr_r[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair567" *) 
  LUT5 #(
    .INIT(32'h6AAA0000)) 
    \starve_limit_cntr_r[2]_i_1__1 
       (.I0(starve_limit_cntr_r[2]),
        .I1(starve_limit_cntr_r0),
        .I2(starve_limit_cntr_r[0]),
        .I3(starve_limit_cntr_r[1]),
        .I4(col_wait_r_reg_0),
        .O(\starve_limit_cntr_r[2]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h007F000000000000)) 
    \starve_limit_cntr_r[2]_i_2__1 
       (.I0(starve_limit_cntr_r[0]),
        .I1(starve_limit_cntr_r[1]),
        .I2(starve_limit_cntr_r[2]),
        .I3(Q[1]),
        .I4(granted_col_r_reg_1),
        .I5(req_bank_rdy_r),
        .O(starve_limit_cntr_r0));
  FDRE \starve_limit_cntr_r_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\starve_limit_cntr_r[0]_i_1__1_n_0 ),
        .Q(starve_limit_cntr_r[0]),
        .R(1'b0));
  FDRE \starve_limit_cntr_r_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\starve_limit_cntr_r[1]_i_1__1_n_0 ),
        .Q(starve_limit_cntr_r[1]),
        .R(1'b0));
  FDRE \starve_limit_cntr_r_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\starve_limit_cntr_r[2]_i_1__1_n_0 ),
        .Q(starve_limit_cntr_r[2]),
        .R(1'b0));
  FDRE \wr_this_rank_r_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(start_wtp_timer0),
        .Q(wr_this_rank_r),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_0_bank_state" *) 
module Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_bank_state__parameterized2
   (\act_this_rank_r_reg[0]_0 ,
    ras_timer_zero_r,
    pre_wait_r,
    col_wait_r_reg_0,
    demand_act_priority_r,
    act_this_rank_r,
    demanded_prior_r_reg_0,
    demanded_prior_r_reg_1,
    ofs_rdy_r,
    wr_this_rank_r,
    rd_this_rank_r,
    rtp_timer_r,
    granted_col_r_reg,
    \cmd_pipe_plus.mc_address_reg[36] ,
    pre_bm_end_ns,
    pre_passing_open_bank_ns,
    auto_pre_r_lcl_reg,
    \cmd_pipe_plus.mc_address_reg[23] ,
    \grant_r_reg[0] ,
    \grant_r_reg[2] ,
    ras_timer_zero_r_reg_0,
    ras_timer_zero_r_reg_1,
    \rnk_config_strobe_r_reg[0] ,
    p_13_out,
    sys_rst,
    req_bank_rdy_ns,
    SR,
    ofs_rdy_r0,
    start_wtp_timer0,
    rd_wr_r_lcl_reg,
    \grant_r_reg[3] ,
    rstdiv0_sync_r1_reg_rep__14,
    Q,
    \grant_r_reg[3]_0 ,
    \q_entry_r_reg[0] ,
    override_demand_r,
    demanded_prior_r_reg_2,
    demand_priority_r_0,
    \grant_r_reg[3]_1 ,
    \req_row_r_lcl_reg[10] ,
    cs_en2,
    pre_bm_end_r_reg,
    pass_open_bank_r,
    idle_r_lcl_reg,
    \order_q_r_reg[0] ,
    auto_pre_r_lcl_reg_0,
    pass_open_bank_ns,
    rb_hit_busy_r_reg,
    periodic_rd_ack_r_lcl_reg,
    tail_r,
    act_wait_r_lcl_reg_0,
    \req_row_r_lcl_reg[10]_0 ,
    wait_for_maint_r,
    idle_r,
    head_r,
    \last_master_r_reg[2] ,
    \grant_r_reg[3]_2 ,
    demanded_prior_r_1,
    granted_col_r_reg_0,
    req_wr_r,
    q_has_rd,
    D);
  output \act_this_rank_r_reg[0]_0 ;
  output ras_timer_zero_r;
  output pre_wait_r;
  output col_wait_r_reg_0;
  output demand_act_priority_r;
  output [0:0]act_this_rank_r;
  output demanded_prior_r_reg_0;
  output demanded_prior_r_reg_1;
  output ofs_rdy_r;
  output [0:0]wr_this_rank_r;
  output [0:0]rd_this_rank_r;
  output rtp_timer_r;
  output granted_col_r_reg;
  output \cmd_pipe_plus.mc_address_reg[36] ;
  output pre_bm_end_ns;
  output pre_passing_open_bank_ns;
  output auto_pre_r_lcl_reg;
  output \cmd_pipe_plus.mc_address_reg[23] ;
  output \grant_r_reg[0] ;
  output \grant_r_reg[2] ;
  output ras_timer_zero_r_reg_0;
  output ras_timer_zero_r_reg_1;
  output \rnk_config_strobe_r_reg[0] ;
  input p_13_out;
  input sys_rst;
  input req_bank_rdy_ns;
  input [0:0]SR;
  input ofs_rdy_r0;
  input start_wtp_timer0;
  input rd_wr_r_lcl_reg;
  input \grant_r_reg[3] ;
  input rstdiv0_sync_r1_reg_rep__14;
  input [1:0]Q;
  input [1:0]\grant_r_reg[3]_0 ;
  input \q_entry_r_reg[0] ;
  input override_demand_r;
  input demanded_prior_r_reg_2;
  input demand_priority_r_0;
  input [0:0]\grant_r_reg[3]_1 ;
  input [0:0]\req_row_r_lcl_reg[10] ;
  input cs_en2;
  input pre_bm_end_r_reg;
  input pass_open_bank_r;
  input idle_r_lcl_reg;
  input \order_q_r_reg[0] ;
  input auto_pre_r_lcl_reg_0;
  input pass_open_bank_ns;
  input [0:0]rb_hit_busy_r_reg;
  input periodic_rd_ack_r_lcl_reg;
  input tail_r;
  input [0:0]act_wait_r_lcl_reg_0;
  input [0:0]\req_row_r_lcl_reg[10]_0 ;
  input wait_for_maint_r;
  input [0:0]idle_r;
  input [0:0]head_r;
  input \last_master_r_reg[2] ;
  input \grant_r_reg[3]_2 ;
  input demanded_prior_r_1;
  input granted_col_r_reg_0;
  input [0:0]req_wr_r;
  input q_has_rd;
  input [1:0]D;

  wire [1:0]D;
  wire [1:0]Q;
  wire [0:0]SR;
  wire [0:0]act_this_rank_r;
  wire \act_this_rank_r_reg[0]_0 ;
  wire act_wait_ns;
  wire act_wait_r_lcl_i_2__0_n_0;
  wire [0:0]act_wait_r_lcl_reg_0;
  wire auto_pre_r_lcl_reg;
  wire auto_pre_r_lcl_reg_0;
  wire bm_end_r1;
  wire \cmd_pipe_plus.mc_address_reg[23] ;
  wire \cmd_pipe_plus.mc_address_reg[36] ;
  wire col_wait_r_i_1__0_n_0;
  wire col_wait_r_reg_0;
  wire cs_en2;
  wire demand_act_priority_ns;
  wire demand_act_priority_r;
  wire demand_priority_ns;
  wire demand_priority_r_0;
  wire demand_priority_r_i_3__2_n_0;
  wire demand_priority_r_i_4__2_n_0;
  wire demanded_prior_ns;
  wire demanded_prior_r_1;
  wire demanded_prior_r_reg_0;
  wire demanded_prior_r_reg_1;
  wire demanded_prior_r_reg_2;
  wire \grant_r_reg[0] ;
  wire \grant_r_reg[2] ;
  wire \grant_r_reg[3] ;
  wire [1:0]\grant_r_reg[3]_0 ;
  wire [0:0]\grant_r_reg[3]_1 ;
  wire \grant_r_reg[3]_2 ;
  wire granted_col_r_reg;
  wire granted_col_r_reg_0;
  wire [0:0]head_r;
  wire [0:0]idle_r;
  wire idle_r_lcl_reg;
  wire \last_master_r_reg[2] ;
  wire ofs_rdy_r;
  wire ofs_rdy_r0;
  wire \order_q_r_reg[0] ;
  wire override_demand_r;
  wire p_13_out;
  wire pass_open_bank_ns;
  wire pass_open_bank_r;
  wire periodic_rd_ack_r_lcl_reg;
  wire pre_bm_end_ns;
  wire pre_bm_end_r_reg;
  wire pre_passing_open_bank_ns;
  wire pre_wait_ns;
  wire pre_wait_r;
  wire pre_wait_r_i_2__2_n_0;
  wire \q_entry_r_reg[0] ;
  wire q_has_rd;
  wire [1:0]ras_timer_r;
  wire \ras_timer_r[1]_i_6__2_n_0 ;
  wire ras_timer_zero_ns;
  wire ras_timer_zero_r;
  wire ras_timer_zero_r_reg_0;
  wire ras_timer_zero_r_reg_1;
  wire [0:0]rb_hit_busy_r_reg;
  wire [0:0]rd_this_rank_r;
  wire rd_wr_r_lcl_reg;
  wire req_bank_rdy_ns;
  wire req_bank_rdy_r;
  wire [0:0]\req_row_r_lcl_reg[10] ;
  wire [0:0]\req_row_r_lcl_reg[10]_0 ;
  wire [0:0]req_wr_r;
  wire \rnk_config_strobe_r_reg[0] ;
  wire rstdiv0_sync_r1_reg_rep__14;
  wire rtp_timer_r;
  wire start_wtp_timer0;
  wire [2:0]starve_limit_cntr_r;
  wire starve_limit_cntr_r0;
  wire \starve_limit_cntr_r[0]_i_1__2_n_0 ;
  wire \starve_limit_cntr_r[1]_i_1__2_n_0 ;
  wire \starve_limit_cntr_r[2]_i_1__2_n_0 ;
  wire sys_rst;
  wire tail_r;
  wire wait_for_maint_r;
  wire [0:0]wr_this_rank_r;

  FDRE \act_this_rank_r_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\act_this_rank_r_reg[0]_0 ),
        .Q(act_this_rank_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8F88)) 
    act_wait_r_lcl_i_1__1
       (.I0(\act_this_rank_r_reg[0]_0 ),
        .I1(act_wait_r_lcl_i_2__0_n_0),
        .I2(pre_bm_end_r_reg),
        .I3(pass_open_bank_r),
        .I4(rstdiv0_sync_r1_reg_rep__14),
        .I5(bm_end_r1),
        .O(act_wait_ns));
  LUT3 #(
    .INIT(8'h07)) 
    act_wait_r_lcl_i_2__0
       (.I0(\grant_r_reg[3]_0 [1]),
        .I1(\act_this_rank_r_reg[0]_0 ),
        .I2(\q_entry_r_reg[0] ),
        .O(act_wait_r_lcl_i_2__0_n_0));
  FDRE act_wait_r_lcl_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(act_wait_ns),
        .Q(\act_this_rank_r_reg[0]_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8080808000008000)) 
    auto_pre_r_lcl_i_2__1
       (.I0(rb_hit_busy_r_reg),
        .I1(periodic_rd_ack_r_lcl_reg),
        .I2(tail_r),
        .I3(col_wait_r_reg_0),
        .I4(Q[1]),
        .I5(\act_this_rank_r_reg[0]_0 ),
        .O(auto_pre_r_lcl_reg));
  FDRE bm_end_r1_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_13_out),
        .Q(bm_end_r1),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8F80808080808080)) 
    \cmd_pipe_plus.mc_address[23]_i_3 
       (.I0(\act_this_rank_r_reg[0]_0 ),
        .I1(\req_row_r_lcl_reg[10] ),
        .I2(\grant_r_reg[3]_0 [1]),
        .I3(\grant_r_reg[3]_0 [0]),
        .I4(act_wait_r_lcl_reg_0),
        .I5(\req_row_r_lcl_reg[10]_0 ),
        .O(\cmd_pipe_plus.mc_address_reg[23] ));
  (* SOFT_HLUTNM = "soft_lutpair580" *) 
  LUT4 #(
    .INIT(16'h80FF)) 
    \cmd_pipe_plus.mc_address[36]_i_3 
       (.I0(\act_this_rank_r_reg[0]_0 ),
        .I1(\grant_r_reg[3]_1 ),
        .I2(\req_row_r_lcl_reg[10] ),
        .I3(cs_en2),
        .O(\cmd_pipe_plus.mc_address_reg[36] ));
  LUT6 #(
    .INIT(64'h5555555555040404)) 
    col_wait_r_i_1__0
       (.I0(rstdiv0_sync_r1_reg_rep__14),
        .I1(col_wait_r_reg_0),
        .I2(Q[1]),
        .I3(\grant_r_reg[3]_0 [1]),
        .I4(\act_this_rank_r_reg[0]_0 ),
        .I5(\q_entry_r_reg[0] ),
        .O(col_wait_r_i_1__0_n_0));
  FDRE col_wait_r_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(col_wait_r_i_1__0_n_0),
        .Q(col_wait_r_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    demand_act_priority_r_i_1__2
       (.I0(demand_act_priority_r),
        .I1(wait_for_maint_r),
        .I2(idle_r),
        .I3(\act_this_rank_r_reg[0]_0 ),
        .I4(ras_timer_zero_r),
        .I5(head_r),
        .O(demand_act_priority_ns));
  FDRE demand_act_priority_r_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(demand_act_priority_ns),
        .Q(demand_act_priority_r),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h88888808)) 
    demand_priority_r_i_1__1
       (.I0(col_wait_r_i_1__0_n_0),
        .I1(idle_r_lcl_reg),
        .I2(\order_q_r_reg[0] ),
        .I3(demand_priority_r_i_3__2_n_0),
        .I4(demanded_prior_r_reg_0),
        .O(demand_priority_ns));
  LUT6 #(
    .INIT(64'h0000000040400040)) 
    demand_priority_r_i_3__2
       (.I0(Q[1]),
        .I1(granted_col_r_reg_0),
        .I2(req_bank_rdy_r),
        .I3(req_wr_r),
        .I4(q_has_rd),
        .I5(demand_priority_r_i_4__2_n_0),
        .O(demand_priority_r_i_3__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair581" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    demand_priority_r_i_4__2
       (.I0(starve_limit_cntr_r[2]),
        .I1(starve_limit_cntr_r[1]),
        .I2(starve_limit_cntr_r[0]),
        .O(demand_priority_r_i_4__2_n_0));
  FDRE demand_priority_r_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(demand_priority_ns),
        .Q(demanded_prior_r_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hD0D0D0D0D0DDD0D0)) 
    demanded_prior_r_i_1__2
       (.I0(demanded_prior_r_reg_0),
        .I1(demanded_prior_r_reg_1),
        .I2(demanded_prior_r_reg_2),
        .I3(Q[0]),
        .I4(demand_priority_r_0),
        .I5(demanded_prior_r_1),
        .O(demanded_prior_ns));
  FDRE demanded_prior_r_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(demanded_prior_ns),
        .Q(demanded_prior_r_reg_1),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair577" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    \grant_r[0]_i_3__1 
       (.I0(\last_master_r_reg[2] ),
        .I1(ras_timer_zero_r),
        .I2(pre_wait_r),
        .I3(\grant_r_reg[3]_1 ),
        .I4(auto_pre_r_lcl_reg_0),
        .O(\grant_r_reg[0] ));
  LUT5 #(
    .INIT(32'hBBBBBABB)) 
    \grant_r[3]_i_10__1 
       (.I0(demand_priority_r_0),
        .I1(demanded_prior_r_reg_2),
        .I2(Q[1]),
        .I3(demanded_prior_r_reg_0),
        .I4(demanded_prior_r_reg_1),
        .O(\rnk_config_strobe_r_reg[0] ));
  LUT6 #(
    .INIT(64'h0000000055550010)) 
    \grant_r[3]_i_16 
       (.I0(override_demand_r),
        .I1(demanded_prior_r_reg_1),
        .I2(demanded_prior_r_reg_0),
        .I3(Q[1]),
        .I4(demanded_prior_r_reg_2),
        .I5(demand_priority_r_0),
        .O(granted_col_r_reg));
  (* SOFT_HLUTNM = "soft_lutpair577" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \grant_r[3]_i_4__1 
       (.I0(auto_pre_r_lcl_reg_0),
        .I1(\grant_r_reg[3]_1 ),
        .I2(pre_wait_r),
        .I3(ras_timer_zero_r),
        .O(\grant_r_reg[2] ));
  FDRE #(
    .INIT(1'b0)) 
    ofs_rdy_r_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(ofs_rdy_r0),
        .Q(ofs_rdy_r),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair578" *) 
  LUT5 #(
    .INIT(32'hEAEAEAAA)) 
    pre_bm_end_r_i_1__1
       (.I0(pre_passing_open_bank_ns),
        .I1(ras_timer_zero_r),
        .I2(pre_wait_r),
        .I3(\grant_r_reg[3]_1 ),
        .I4(auto_pre_r_lcl_reg_0),
        .O(pre_bm_end_ns));
  LUT5 #(
    .INIT(32'hA8AAA8A8)) 
    pre_passing_open_bank_r_i_1__1
       (.I0(pass_open_bank_ns),
        .I1(Q[1]),
        .I2(rtp_timer_r),
        .I3(ras_timer_zero_r),
        .I4(pre_wait_r),
        .O(pre_passing_open_bank_ns));
  LUT6 #(
    .INIT(64'h0010001011110010)) 
    pre_wait_r_i_1__1
       (.I0(pass_open_bank_ns),
        .I1(rstdiv0_sync_r1_reg_rep__14),
        .I2(pre_wait_r),
        .I3(pre_wait_r_i_2__2_n_0),
        .I4(rtp_timer_r),
        .I5(pass_open_bank_r),
        .O(pre_wait_ns));
  (* SOFT_HLUTNM = "soft_lutpair578" *) 
  LUT4 #(
    .INIT(16'hE000)) 
    pre_wait_r_i_2__2
       (.I0(auto_pre_r_lcl_reg_0),
        .I1(\grant_r_reg[3]_1 ),
        .I2(pre_wait_r),
        .I3(ras_timer_zero_r),
        .O(pre_wait_r_i_2__2_n_0));
  FDRE pre_wait_r_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(pre_wait_ns),
        .Q(pre_wait_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000000022F2)) 
    \ras_timer_r[0]_i_3__2 
       (.I0(ras_timer_r[1]),
        .I1(ras_timer_r[0]),
        .I2(Q[1]),
        .I3(rd_wr_r_lcl_reg),
        .I4(bm_end_r1),
        .I5(rstdiv0_sync_r1_reg_rep__14),
        .O(ras_timer_zero_r_reg_0));
  LUT6 #(
    .INIT(64'h1111111110001001)) 
    \ras_timer_r[1]_i_4__2 
       (.I0(bm_end_r1),
        .I1(rstdiv0_sync_r1_reg_rep__14),
        .I2(ras_timer_r[1]),
        .I3(ras_timer_r[0]),
        .I4(\ras_timer_r[1]_i_6__2_n_0 ),
        .I5(\grant_r_reg[3]_2 ),
        .O(ras_timer_zero_r_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair580" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \ras_timer_r[1]_i_6__2 
       (.I0(\act_this_rank_r_reg[0]_0 ),
        .I1(\grant_r_reg[3]_0 [1]),
        .O(\ras_timer_r[1]_i_6__2_n_0 ));
  FDRE \ras_timer_r_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(D[0]),
        .Q(ras_timer_r[0]),
        .R(1'b0));
  FDRE \ras_timer_r_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(D[1]),
        .Q(ras_timer_r[1]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h1)) 
    ras_timer_zero_r_i_1__2
       (.I0(ras_timer_zero_r_reg_0),
        .I1(ras_timer_zero_r_reg_1),
        .O(ras_timer_zero_ns));
  FDRE ras_timer_zero_r_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(ras_timer_zero_ns),
        .Q(ras_timer_zero_r),
        .R(1'b0));
  FDRE \rd_this_rank_r_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(rd_wr_r_lcl_reg),
        .Q(rd_this_rank_r),
        .R(1'b0));
  FDRE req_bank_rdy_r_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(req_bank_rdy_ns),
        .Q(req_bank_rdy_r),
        .R(1'b0));
  FDRE \rtp_timer_r_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\grant_r_reg[3] ),
        .Q(rtp_timer_r),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair581" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \starve_limit_cntr_r[0]_i_1__2 
       (.I0(starve_limit_cntr_r[0]),
        .I1(starve_limit_cntr_r0),
        .I2(col_wait_r_reg_0),
        .O(\starve_limit_cntr_r[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair579" *) 
  LUT4 #(
    .INIT(16'h6A00)) 
    \starve_limit_cntr_r[1]_i_1__2 
       (.I0(starve_limit_cntr_r[1]),
        .I1(starve_limit_cntr_r0),
        .I2(starve_limit_cntr_r[0]),
        .I3(col_wait_r_reg_0),
        .O(\starve_limit_cntr_r[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair579" *) 
  LUT5 #(
    .INIT(32'h6AAA0000)) 
    \starve_limit_cntr_r[2]_i_1__2 
       (.I0(starve_limit_cntr_r[2]),
        .I1(starve_limit_cntr_r0),
        .I2(starve_limit_cntr_r[0]),
        .I3(starve_limit_cntr_r[1]),
        .I4(col_wait_r_reg_0),
        .O(\starve_limit_cntr_r[2]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h007F000000000000)) 
    \starve_limit_cntr_r[2]_i_2__2 
       (.I0(starve_limit_cntr_r[0]),
        .I1(starve_limit_cntr_r[1]),
        .I2(starve_limit_cntr_r[2]),
        .I3(Q[1]),
        .I4(granted_col_r_reg_0),
        .I5(req_bank_rdy_r),
        .O(starve_limit_cntr_r0));
  FDRE \starve_limit_cntr_r_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\starve_limit_cntr_r[0]_i_1__2_n_0 ),
        .Q(starve_limit_cntr_r[0]),
        .R(1'b0));
  FDRE \starve_limit_cntr_r_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\starve_limit_cntr_r[1]_i_1__2_n_0 ),
        .Q(starve_limit_cntr_r[1]),
        .R(1'b0));
  FDRE \starve_limit_cntr_r_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\starve_limit_cntr_r[2]_i_1__2_n_0 ),
        .Q(starve_limit_cntr_r[2]),
        .R(1'b0));
  FDRE \wr_this_rank_r_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(start_wtp_timer0),
        .Q(wr_this_rank_r),
        .R(1'b0));
endmodule

module Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_clk_ibuf
   (mmcm_clk,
    sys_clk_i);
  output mmcm_clk;
  input sys_clk_i;

  (* RTL_KEEP = "true" *) (* syn_keep = "true" *) wire sys_clk_ibufg;

  assign mmcm_clk = sys_clk_ibufg;
  assign sys_clk_ibufg = sys_clk_i;
endmodule

module Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_col_mach
   (p_0_in,
    D,
    \read_fifo.tail_r_reg[1]_0 ,
    \cmd_pipe_plus.mc_wrdata_en_reg ,
    \cmd_pipe_plus.wr_data_en_reg ,
    mc_ref_zq_wip_ns,
    mc_read_idle_ns,
    sys_rst,
    DIC,
    col_rd_wr,
    mc_cmd,
    col_wr_data_buf_addr,
    rstdiv0_sync_r1_reg_rep__13,
    init_complete_r1_timing_reg,
    \my_empty_reg[4] ,
    maint_ref_zq_wip,
    init_calib_complete_reg_rep__9,
    rstdiv0_sync_r1_reg_rep,
    \my_empty_reg[4]_0 ,
    SR,
    E);
  output p_0_in;
  output [3:0]D;
  output \read_fifo.tail_r_reg[1]_0 ;
  output \cmd_pipe_plus.mc_wrdata_en_reg ;
  output \cmd_pipe_plus.wr_data_en_reg ;
  output mc_ref_zq_wip_ns;
  output mc_read_idle_ns;
  input sys_rst;
  input [0:0]DIC;
  input col_rd_wr;
  input [0:0]mc_cmd;
  input [3:0]col_wr_data_buf_addr;
  input rstdiv0_sync_r1_reg_rep__13;
  input init_complete_r1_timing_reg;
  input \my_empty_reg[4] ;
  input maint_ref_zq_wip;
  input init_calib_complete_reg_rep__9;
  input rstdiv0_sync_r1_reg_rep;
  input \my_empty_reg[4]_0 ;
  input [0:0]SR;
  input [0:0]E;

  wire [3:0]D;
  wire [0:0]DIC;
  wire [0:0]E;
  wire [0:0]SR;
  wire \cmd_pipe_plus.mc_wrdata_en_reg ;
  wire \cmd_pipe_plus.wr_data_en_reg ;
  wire col_rd_wr;
  wire col_rd_wr_r1;
  wire col_rd_wr_r2;
  wire [3:0]col_wr_data_buf_addr;
  wire [7:6]fifo_out_data_ns;
  wire [4:0]head_r;
  wire init_calib_complete_reg_rep__9;
  wire init_complete_r1_timing_reg;
  wire maint_ref_zq_wip;
  wire [0:0]mc_cmd;
  wire mc_read_idle_ns;
  wire mc_read_idle_r_i_2_n_0;
  wire mc_ref_zq_wip_ns;
  wire \my_empty_reg[4] ;
  wire \my_empty_reg[4]_0 ;
  wire p_0_in;
  wire [4:0]p_0_in_0;
  wire \read_fifo.fifo_ram[1].RAM32M0_i_1_n_0 ;
  wire \read_fifo.fifo_ram[1].RAM32M0_i_3_n_0 ;
  wire \read_fifo.fifo_ram[1].RAM32M0_i_4_n_0 ;
  wire \read_fifo.tail_r[1]_i_1_n_0 ;
  wire \read_fifo.tail_r[2]_i_1_n_0 ;
  wire \read_fifo.tail_r[3]_i_1_n_0 ;
  wire \read_fifo.tail_r[4]_i_1_n_0 ;
  wire \read_fifo.tail_r_reg[1]_0 ;
  wire rstdiv0_sync_r1_reg_rep;
  wire rstdiv0_sync_r1_reg_rep__13;
  wire sent_col_r2;
  wire sys_rst;
  wire [3:0]tail_ns;
  wire [4:1]tail_r;
  wire [1:0]\NLW_read_fifo.fifo_ram[1].RAM32M0_DOA_UNCONNECTED ;
  wire [1:0]\NLW_read_fifo.fifo_ram[1].RAM32M0_DOB_UNCONNECTED ;
  wire [1:0]\NLW_read_fifo.fifo_ram[1].RAM32M0_DOD_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h2)) 
    \cmd_pipe_plus.mc_wrdata_en_i_1 
       (.I0(sent_col_r2),
        .I1(col_rd_wr_r2),
        .O(\cmd_pipe_plus.mc_wrdata_en_reg ));
  LUT2 #(
    .INIT(4'h2)) 
    \cmd_pipe_plus.wr_data_en_i_1 
       (.I0(mc_cmd),
        .I1(col_rd_wr_r1),
        .O(\cmd_pipe_plus.wr_data_en_reg ));
  FDRE \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(col_wr_data_buf_addr[0]),
        .Q(D[0]),
        .R(1'b0));
  FDRE \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(col_wr_data_buf_addr[1]),
        .Q(D[1]),
        .R(1'b0));
  FDRE \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(col_wr_data_buf_addr[2]),
        .Q(D[2]),
        .R(1'b0));
  FDRE \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(col_wr_data_buf_addr[3]),
        .Q(D[3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0082000000000082)) 
    mc_read_idle_r_i_1
       (.I0(init_calib_complete_reg_rep__9),
        .I1(tail_r[4]),
        .I2(head_r[4]),
        .I3(mc_read_idle_r_i_2_n_0),
        .I4(head_r[3]),
        .I5(tail_r[3]),
        .O(mc_read_idle_ns));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    mc_read_idle_r_i_2
       (.I0(\read_fifo.tail_r_reg[1]_0 ),
        .I1(head_r[0]),
        .I2(head_r[1]),
        .I3(tail_r[1]),
        .I4(head_r[2]),
        .I5(tail_r[2]),
        .O(mc_read_idle_r_i_2_n_0));
  LUT6 #(
    .INIT(64'h0082000000000082)) 
    mc_ref_zq_wip_r_i_1
       (.I0(maint_ref_zq_wip),
        .I1(tail_r[4]),
        .I2(head_r[4]),
        .I3(mc_read_idle_r_i_2_n_0),
        .I4(head_r[3]),
        .I5(tail_r[3]),
        .O(mc_ref_zq_wip_ns));
  FDRE \offset_pipe_0.col_rd_wr_r1_reg 
       (.C(sys_rst),
        .CE(1'b1),
        .D(col_rd_wr),
        .Q(col_rd_wr_r1),
        .R(1'b0));
  FDRE \offset_pipe_1.col_rd_wr_r2_reg 
       (.C(sys_rst),
        .CE(1'b1),
        .D(col_rd_wr_r1),
        .Q(col_rd_wr_r2),
        .R(1'b0));
  FDRE \read_fifo.fifo_out_data_r_reg[6] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(fifo_out_data_ns[6]),
        .Q(p_0_in),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
    \read_fifo.fifo_ram[1].RAM32M0 
       (.ADDRA({\read_fifo.fifo_ram[1].RAM32M0_i_1_n_0 ,tail_ns[3],\read_fifo.fifo_ram[1].RAM32M0_i_3_n_0 ,\read_fifo.fifo_ram[1].RAM32M0_i_4_n_0 ,tail_ns[0]}),
        .ADDRB({\read_fifo.fifo_ram[1].RAM32M0_i_1_n_0 ,tail_ns[3],\read_fifo.fifo_ram[1].RAM32M0_i_3_n_0 ,\read_fifo.fifo_ram[1].RAM32M0_i_4_n_0 ,tail_ns[0]}),
        .ADDRC({\read_fifo.fifo_ram[1].RAM32M0_i_1_n_0 ,tail_ns[3],\read_fifo.fifo_ram[1].RAM32M0_i_3_n_0 ,\read_fifo.fifo_ram[1].RAM32M0_i_4_n_0 ,tail_ns[0]}),
        .ADDRD(head_r),
        .DIA({1'b0,1'b0}),
        .DIB({1'b0,1'b0}),
        .DIC({1'b1,DIC}),
        .DID({1'b0,1'b0}),
        .DOA(\NLW_read_fifo.fifo_ram[1].RAM32M0_DOA_UNCONNECTED [1:0]),
        .DOB(\NLW_read_fifo.fifo_ram[1].RAM32M0_DOB_UNCONNECTED [1:0]),
        .DOC(fifo_out_data_ns),
        .DOD(\NLW_read_fifo.fifo_ram[1].RAM32M0_DOD_UNCONNECTED [1:0]),
        .WCLK(sys_rst),
        .WE(1'b1));
  LUT6 #(
    .INIT(64'h1555555540000000)) 
    \read_fifo.fifo_ram[1].RAM32M0_i_1 
       (.I0(rstdiv0_sync_r1_reg_rep__13),
        .I1(tail_r[3]),
        .I2(tail_r[2]),
        .I3(\my_empty_reg[4] ),
        .I4(tail_r[1]),
        .I5(tail_r[4]),
        .O(\read_fifo.fifo_ram[1].RAM32M0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000007FFF8000)) 
    \read_fifo.fifo_ram[1].RAM32M0_i_2 
       (.I0(tail_r[1]),
        .I1(init_complete_r1_timing_reg),
        .I2(\read_fifo.tail_r_reg[1]_0 ),
        .I3(tail_r[2]),
        .I4(tail_r[3]),
        .I5(rstdiv0_sync_r1_reg_rep__13),
        .O(tail_ns[3]));
  LUT5 #(
    .INIT(32'h15554000)) 
    \read_fifo.fifo_ram[1].RAM32M0_i_3 
       (.I0(rstdiv0_sync_r1_reg_rep__13),
        .I1(\read_fifo.tail_r_reg[1]_0 ),
        .I2(init_complete_r1_timing_reg),
        .I3(tail_r[1]),
        .I4(tail_r[2]),
        .O(\read_fifo.fifo_ram[1].RAM32M0_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1540)) 
    \read_fifo.fifo_ram[1].RAM32M0_i_4 
       (.I0(rstdiv0_sync_r1_reg_rep__13),
        .I1(init_complete_r1_timing_reg),
        .I2(\read_fifo.tail_r_reg[1]_0 ),
        .I3(tail_r[1]),
        .O(\read_fifo.fifo_ram[1].RAM32M0_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h06)) 
    \read_fifo.fifo_ram[1].RAM32M0_i_5 
       (.I0(\read_fifo.tail_r_reg[1]_0 ),
        .I1(init_complete_r1_timing_reg),
        .I2(rstdiv0_sync_r1_reg_rep__13),
        .O(tail_ns[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \read_fifo.head_r[0]_i_1 
       (.I0(head_r[0]),
        .O(p_0_in_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair590" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \read_fifo.head_r[1]_i_1 
       (.I0(head_r[0]),
        .I1(head_r[1]),
        .O(p_0_in_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair590" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \read_fifo.head_r[2]_i_1 
       (.I0(head_r[2]),
        .I1(head_r[1]),
        .I2(head_r[0]),
        .O(p_0_in_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair589" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \read_fifo.head_r[3]_i_1 
       (.I0(head_r[3]),
        .I1(head_r[0]),
        .I2(head_r[1]),
        .I3(head_r[2]),
        .O(p_0_in_0[3]));
  (* SOFT_HLUTNM = "soft_lutpair589" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \read_fifo.head_r[4]_i_1 
       (.I0(head_r[4]),
        .I1(head_r[2]),
        .I2(head_r[1]),
        .I3(head_r[0]),
        .I4(head_r[3]),
        .O(p_0_in_0[4]));
  FDRE \read_fifo.head_r_reg[0] 
       (.C(sys_rst),
        .CE(E),
        .D(p_0_in_0[0]),
        .Q(head_r[0]),
        .R(SR));
  FDRE \read_fifo.head_r_reg[1] 
       (.C(sys_rst),
        .CE(E),
        .D(p_0_in_0[1]),
        .Q(head_r[1]),
        .R(SR));
  FDRE \read_fifo.head_r_reg[2] 
       (.C(sys_rst),
        .CE(E),
        .D(p_0_in_0[2]),
        .Q(head_r[2]),
        .R(SR));
  FDRE \read_fifo.head_r_reg[3] 
       (.C(sys_rst),
        .CE(E),
        .D(p_0_in_0[3]),
        .Q(head_r[3]),
        .R(SR));
  FDRE \read_fifo.head_r_reg[4] 
       (.C(sys_rst),
        .CE(E),
        .D(p_0_in_0[4]),
        .Q(head_r[4]),
        .R(SR));
  LUT3 #(
    .INIT(8'h78)) 
    \read_fifo.tail_r[1]_i_1 
       (.I0(init_complete_r1_timing_reg),
        .I1(\read_fifo.tail_r_reg[1]_0 ),
        .I2(tail_r[1]),
        .O(\read_fifo.tail_r[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair588" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \read_fifo.tail_r[2]_i_1 
       (.I0(\read_fifo.tail_r_reg[1]_0 ),
        .I1(init_complete_r1_timing_reg),
        .I2(tail_r[1]),
        .I3(tail_r[2]),
        .O(\read_fifo.tail_r[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair588" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \read_fifo.tail_r[3]_i_1 
       (.I0(tail_r[3]),
        .I1(tail_r[2]),
        .I2(\read_fifo.tail_r_reg[1]_0 ),
        .I3(init_complete_r1_timing_reg),
        .I4(tail_r[1]),
        .O(\read_fifo.tail_r[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \read_fifo.tail_r[4]_i_1 
       (.I0(tail_r[3]),
        .I1(tail_r[2]),
        .I2(\read_fifo.tail_r_reg[1]_0 ),
        .I3(init_complete_r1_timing_reg),
        .I4(tail_r[1]),
        .I5(tail_r[4]),
        .O(\read_fifo.tail_r[4]_i_1_n_0 ));
  FDRE \read_fifo.tail_r_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\my_empty_reg[4]_0 ),
        .Q(\read_fifo.tail_r_reg[1]_0 ),
        .R(rstdiv0_sync_r1_reg_rep));
  FDRE \read_fifo.tail_r_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\read_fifo.tail_r[1]_i_1_n_0 ),
        .Q(tail_r[1]),
        .R(rstdiv0_sync_r1_reg_rep));
  FDRE \read_fifo.tail_r_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\read_fifo.tail_r[2]_i_1_n_0 ),
        .Q(tail_r[2]),
        .R(rstdiv0_sync_r1_reg_rep));
  FDRE \read_fifo.tail_r_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\read_fifo.tail_r[3]_i_1_n_0 ),
        .Q(tail_r[3]),
        .R(rstdiv0_sync_r1_reg_rep));
  FDRE \read_fifo.tail_r_reg[4] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\read_fifo.tail_r[4]_i_1_n_0 ),
        .Q(tail_r[4]),
        .R(rstdiv0_sync_r1_reg_rep));
  FDRE sent_col_r2_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(mc_cmd),
        .Q(sent_col_r2),
        .R(1'b0));
endmodule

module Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_ddr_byte_group_io
   (mem_dqs_out,
    mem_dqs_ts,
    D1,
    D3,
    D4,
    D5,
    D6,
    D7,
    D8,
    D9,
    out_dq_2,
    mem_dq_ts,
    out_dm_0,
    out_dq_0,
    out_dq_6,
    out_dq_3,
    out_dq_1,
    out_dq_4,
    out_dq_7,
    out_dq_5,
    idelay_ld_rst,
    oserdes_clk,
    oserdes_clkdiv,
    po_oserdes_rst,
    DTSBUS,
    oserdes_clk_delayed,
    DQSBUS,
    CTSBUS,
    sys_rst,
    \gen_byte_sel_div2.calib_in_common_reg ,
    mem_dq_in,
    idelay_inc,
    LD0,
    A_rst_primitives_reg,
    A_rst_primitives_reg_0,
    CLKB0,
    iserdes_clkdiv,
    of_dqbus);
  output [0:0]mem_dqs_out;
  output [0:0]mem_dqs_ts;
  output [3:0]D1;
  output [3:0]D3;
  output [3:0]D4;
  output [3:0]D5;
  output [3:0]D6;
  output [3:0]D7;
  output [3:0]D8;
  output [3:0]D9;
  output out_dq_2;
  output [8:0]mem_dq_ts;
  output out_dm_0;
  output out_dq_0;
  output out_dq_6;
  output out_dq_3;
  output out_dq_1;
  output out_dq_4;
  output out_dq_7;
  output out_dq_5;
  output idelay_ld_rst;
  input oserdes_clk;
  input oserdes_clkdiv;
  input po_oserdes_rst;
  input [1:0]DTSBUS;
  input oserdes_clk_delayed;
  input [1:0]DQSBUS;
  input [0:0]CTSBUS;
  input sys_rst;
  input \gen_byte_sel_div2.calib_in_common_reg ;
  input [7:0]mem_dq_in;
  input idelay_inc;
  input LD0;
  input A_rst_primitives_reg;
  input A_rst_primitives_reg_0;
  input CLKB0;
  input iserdes_clkdiv;
  input [35:0]of_dqbus;

  wire A_rst_primitives_reg;
  wire A_rst_primitives_reg_0;
  wire CLKB0;
  wire [0:0]CTSBUS;
  wire [3:0]D1;
  wire [3:0]D3;
  wire [3:0]D4;
  wire [3:0]D5;
  wire [3:0]D6;
  wire [3:0]D7;
  wire [3:0]D8;
  wire [3:0]D9;
  wire [1:0]DQSBUS;
  wire [1:0]DTSBUS;
  wire LD0;
  wire data_in_dly_1;
  wire data_in_dly_3;
  wire data_in_dly_4;
  wire data_in_dly_5;
  wire data_in_dly_6;
  wire data_in_dly_7;
  wire data_in_dly_8;
  wire data_in_dly_9;
  wire \gen_byte_sel_div2.calib_in_common_reg ;
  wire idelay_inc;
  wire idelay_ld_rst;
  wire idelay_ld_rst_i_1_n_0;
  wire iserdes_clkdiv;
  wire [7:0]mem_dq_in;
  wire [8:0]mem_dq_ts;
  wire [0:0]mem_dqs_out;
  wire [0:0]mem_dqs_ts;
  wire [35:0]of_dqbus;
  wire oserdes_clk;
  wire oserdes_clk_delayed;
  wire oserdes_clkdiv;
  wire out_dm_0;
  wire out_dq_0;
  wire out_dq_1;
  wire out_dq_2;
  wire out_dq_3;
  wire out_dq_4;
  wire out_dq_5;
  wire out_dq_6;
  wire out_dq_7;
  wire po_oserdes_rst;
  wire rst_r3_reg_srl3_n_0;
  wire rst_r4;
  wire sys_rst;
  wire tbyte_out;
  wire \NLW_dqs_gen.oddr_dqs_S_UNCONNECTED ;
  wire \NLW_dqs_gen.oddr_dqsts_R_UNCONNECTED ;
  wire [4:0]\NLW_input_[1].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED ;
  wire \NLW_input_[1].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ;
  wire \NLW_input_[1].iserdes_dq_.iserdesdq_O_UNCONNECTED ;
  wire \NLW_input_[1].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ;
  wire \NLW_input_[1].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ;
  wire \NLW_input_[1].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ;
  wire \NLW_input_[1].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ;
  wire \NLW_input_[1].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ;
  wire \NLW_input_[1].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ;
  wire \NLW_input_[1].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_input_[1].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ;
  wire [4:0]\NLW_input_[3].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED ;
  wire \NLW_input_[3].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ;
  wire \NLW_input_[3].iserdes_dq_.iserdesdq_O_UNCONNECTED ;
  wire \NLW_input_[3].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ;
  wire \NLW_input_[3].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ;
  wire \NLW_input_[3].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ;
  wire \NLW_input_[3].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ;
  wire \NLW_input_[3].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ;
  wire \NLW_input_[3].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ;
  wire \NLW_input_[3].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_input_[3].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ;
  wire [4:0]\NLW_input_[4].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED ;
  wire \NLW_input_[4].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ;
  wire \NLW_input_[4].iserdes_dq_.iserdesdq_O_UNCONNECTED ;
  wire \NLW_input_[4].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ;
  wire \NLW_input_[4].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ;
  wire \NLW_input_[4].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ;
  wire \NLW_input_[4].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ;
  wire \NLW_input_[4].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ;
  wire \NLW_input_[4].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ;
  wire \NLW_input_[4].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_input_[4].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ;
  wire [4:0]\NLW_input_[5].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED ;
  wire \NLW_input_[5].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ;
  wire \NLW_input_[5].iserdes_dq_.iserdesdq_O_UNCONNECTED ;
  wire \NLW_input_[5].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ;
  wire \NLW_input_[5].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ;
  wire \NLW_input_[5].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ;
  wire \NLW_input_[5].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ;
  wire \NLW_input_[5].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ;
  wire \NLW_input_[5].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ;
  wire \NLW_input_[5].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_input_[5].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ;
  wire [4:0]\NLW_input_[6].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED ;
  wire \NLW_input_[6].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ;
  wire \NLW_input_[6].iserdes_dq_.iserdesdq_O_UNCONNECTED ;
  wire \NLW_input_[6].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ;
  wire \NLW_input_[6].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ;
  wire \NLW_input_[6].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ;
  wire \NLW_input_[6].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ;
  wire \NLW_input_[6].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ;
  wire \NLW_input_[6].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ;
  wire \NLW_input_[6].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_input_[6].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ;
  wire [4:0]\NLW_input_[7].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED ;
  wire \NLW_input_[7].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ;
  wire \NLW_input_[7].iserdes_dq_.iserdesdq_O_UNCONNECTED ;
  wire \NLW_input_[7].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ;
  wire \NLW_input_[7].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ;
  wire \NLW_input_[7].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ;
  wire \NLW_input_[7].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ;
  wire \NLW_input_[7].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ;
  wire \NLW_input_[7].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ;
  wire \NLW_input_[7].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_input_[7].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ;
  wire [4:0]\NLW_input_[8].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED ;
  wire \NLW_input_[8].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ;
  wire \NLW_input_[8].iserdes_dq_.iserdesdq_O_UNCONNECTED ;
  wire \NLW_input_[8].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ;
  wire \NLW_input_[8].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ;
  wire \NLW_input_[8].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ;
  wire \NLW_input_[8].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ;
  wire \NLW_input_[8].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ;
  wire \NLW_input_[8].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ;
  wire \NLW_input_[8].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_input_[8].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ;
  wire [4:0]\NLW_input_[9].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED ;
  wire \NLW_input_[9].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ;
  wire \NLW_input_[9].iserdes_dq_.iserdesdq_O_UNCONNECTED ;
  wire \NLW_input_[9].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ;
  wire \NLW_input_[9].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ;
  wire \NLW_input_[9].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ;
  wire \NLW_input_[9].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ;
  wire \NLW_input_[9].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ;
  wire \NLW_input_[9].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ;
  wire \NLW_input_[9].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_input_[9].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_slave_ts.oserdes_slave_ts_OFB_UNCONNECTED ;
  wire \NLW_slave_ts.oserdes_slave_ts_OQ_UNCONNECTED ;
  wire \NLW_slave_ts.oserdes_slave_ts_SHIFTIN1_UNCONNECTED ;
  wire \NLW_slave_ts.oserdes_slave_ts_SHIFTIN2_UNCONNECTED ;
  wire \NLW_slave_ts.oserdes_slave_ts_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_slave_ts.oserdes_slave_ts_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_slave_ts.oserdes_slave_ts_TFB_UNCONNECTED ;
  wire \NLW_slave_ts.oserdes_slave_ts_TQ_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* __SRVAL = "FALSE" *) 
  ODDR #(
    .DDR_CLK_EDGE("SAME_EDGE"),
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .SRTYPE("SYNC")) 
    \dqs_gen.oddr_dqs 
       (.C(oserdes_clk_delayed),
        .CE(1'b1),
        .D1(DQSBUS[0]),
        .D2(DQSBUS[1]),
        .Q(mem_dqs_out),
        .R(1'b0),
        .S(\NLW_dqs_gen.oddr_dqs_S_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* __SRVAL = "TRUE" *) 
  ODDR #(
    .DDR_CLK_EDGE("SAME_EDGE"),
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .SRTYPE("SYNC")) 
    \dqs_gen.oddr_dqsts 
       (.C(oserdes_clk_delayed),
        .CE(1'b1),
        .D1(CTSBUS),
        .D2(CTSBUS),
        .Q(mem_dqs_ts),
        .R(\NLW_dqs_gen.oddr_dqsts_R_UNCONNECTED ),
        .S(1'b0));
  LUT3 #(
    .INIT(8'hF4)) 
    idelay_ld_rst_i_1
       (.I0(rst_r4),
        .I1(idelay_ld_rst),
        .I2(A_rst_primitives_reg),
        .O(idelay_ld_rst_i_1_n_0));
  FDRE idelay_ld_rst_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(idelay_ld_rst_i_1_n_0),
        .Q(idelay_ld_rst),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IODELAY_GROUP = "ALARM_CLOCK_MIG_7SERIES_0_0_IODELAY_MIG0" *) 
  (* SIM_DELAY_D = "0" *) 
  IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VARIABLE"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
    \input_[1].iserdes_dq_.idelay_dq.idelaye2 
       (.C(sys_rst),
        .CE(\gen_byte_sel_div2.calib_in_common_reg ),
        .CINVCTRL(1'b0),
        .CNTVALUEIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CNTVALUEOUT(\NLW_input_[1].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED [4:0]),
        .DATAIN(1'b0),
        .DATAOUT(data_in_dly_1),
        .IDATAIN(mem_dq_in[0]),
        .INC(idelay_inc),
        .LD(LD0),
        .LDPIPEEN(1'b0),
        .REGRST(A_rst_primitives_reg));
  (* BOX_TYPE = "PRIMITIVE" *) 
  ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(4),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("MEMORY_DDR3"),
    .IOBDELAY("IFD"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("MASTER"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
    \input_[1].iserdes_dq_.iserdesdq 
       (.BITSLIP(1'b0),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(A_rst_primitives_reg_0),
        .CLKB(CLKB0),
        .CLKDIV(\NLW_input_[1].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ),
        .CLKDIVP(iserdes_clkdiv),
        .D(mem_dq_in[0]),
        .DDLY(data_in_dly_1),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(\NLW_input_[1].iserdes_dq_.iserdesdq_O_UNCONNECTED ),
        .OCLK(oserdes_clk),
        .OCLKB(\NLW_input_[1].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ),
        .OFB(\NLW_input_[1].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ),
        .Q1(D1[3]),
        .Q2(D1[2]),
        .Q3(D1[1]),
        .Q4(D1[0]),
        .Q5(\NLW_input_[1].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ),
        .Q6(\NLW_input_[1].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ),
        .Q7(\NLW_input_[1].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ),
        .Q8(\NLW_input_[1].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ),
        .RST(1'b0),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_input_[1].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_input_[1].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IODELAY_GROUP = "ALARM_CLOCK_MIG_7SERIES_0_0_IODELAY_MIG0" *) 
  (* SIM_DELAY_D = "0" *) 
  IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VARIABLE"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
    \input_[3].iserdes_dq_.idelay_dq.idelaye2 
       (.C(sys_rst),
        .CE(\gen_byte_sel_div2.calib_in_common_reg ),
        .CINVCTRL(1'b0),
        .CNTVALUEIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CNTVALUEOUT(\NLW_input_[3].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED [4:0]),
        .DATAIN(1'b0),
        .DATAOUT(data_in_dly_3),
        .IDATAIN(mem_dq_in[1]),
        .INC(idelay_inc),
        .LD(LD0),
        .LDPIPEEN(1'b0),
        .REGRST(A_rst_primitives_reg));
  (* BOX_TYPE = "PRIMITIVE" *) 
  ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(4),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("MEMORY_DDR3"),
    .IOBDELAY("IFD"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("MASTER"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
    \input_[3].iserdes_dq_.iserdesdq 
       (.BITSLIP(1'b0),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(A_rst_primitives_reg_0),
        .CLKB(CLKB0),
        .CLKDIV(\NLW_input_[3].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ),
        .CLKDIVP(iserdes_clkdiv),
        .D(mem_dq_in[1]),
        .DDLY(data_in_dly_3),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(\NLW_input_[3].iserdes_dq_.iserdesdq_O_UNCONNECTED ),
        .OCLK(oserdes_clk),
        .OCLKB(\NLW_input_[3].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ),
        .OFB(\NLW_input_[3].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ),
        .Q1(D3[3]),
        .Q2(D3[2]),
        .Q3(D3[1]),
        .Q4(D3[0]),
        .Q5(\NLW_input_[3].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ),
        .Q6(\NLW_input_[3].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ),
        .Q7(\NLW_input_[3].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ),
        .Q8(\NLW_input_[3].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ),
        .RST(1'b0),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_input_[3].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_input_[3].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IODELAY_GROUP = "ALARM_CLOCK_MIG_7SERIES_0_0_IODELAY_MIG0" *) 
  (* SIM_DELAY_D = "0" *) 
  IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VARIABLE"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
    \input_[4].iserdes_dq_.idelay_dq.idelaye2 
       (.C(sys_rst),
        .CE(\gen_byte_sel_div2.calib_in_common_reg ),
        .CINVCTRL(1'b0),
        .CNTVALUEIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CNTVALUEOUT(\NLW_input_[4].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED [4:0]),
        .DATAIN(1'b0),
        .DATAOUT(data_in_dly_4),
        .IDATAIN(mem_dq_in[2]),
        .INC(idelay_inc),
        .LD(LD0),
        .LDPIPEEN(1'b0),
        .REGRST(A_rst_primitives_reg));
  (* BOX_TYPE = "PRIMITIVE" *) 
  ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(4),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("MEMORY_DDR3"),
    .IOBDELAY("IFD"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("MASTER"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
    \input_[4].iserdes_dq_.iserdesdq 
       (.BITSLIP(1'b0),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(A_rst_primitives_reg_0),
        .CLKB(CLKB0),
        .CLKDIV(\NLW_input_[4].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ),
        .CLKDIVP(iserdes_clkdiv),
        .D(mem_dq_in[2]),
        .DDLY(data_in_dly_4),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(\NLW_input_[4].iserdes_dq_.iserdesdq_O_UNCONNECTED ),
        .OCLK(oserdes_clk),
        .OCLKB(\NLW_input_[4].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ),
        .OFB(\NLW_input_[4].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ),
        .Q1(D4[3]),
        .Q2(D4[2]),
        .Q3(D4[1]),
        .Q4(D4[0]),
        .Q5(\NLW_input_[4].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ),
        .Q6(\NLW_input_[4].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ),
        .Q7(\NLW_input_[4].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ),
        .Q8(\NLW_input_[4].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ),
        .RST(1'b0),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_input_[4].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_input_[4].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IODELAY_GROUP = "ALARM_CLOCK_MIG_7SERIES_0_0_IODELAY_MIG0" *) 
  (* SIM_DELAY_D = "0" *) 
  IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VARIABLE"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
    \input_[5].iserdes_dq_.idelay_dq.idelaye2 
       (.C(sys_rst),
        .CE(\gen_byte_sel_div2.calib_in_common_reg ),
        .CINVCTRL(1'b0),
        .CNTVALUEIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CNTVALUEOUT(\NLW_input_[5].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED [4:0]),
        .DATAIN(1'b0),
        .DATAOUT(data_in_dly_5),
        .IDATAIN(mem_dq_in[3]),
        .INC(idelay_inc),
        .LD(LD0),
        .LDPIPEEN(1'b0),
        .REGRST(A_rst_primitives_reg));
  (* BOX_TYPE = "PRIMITIVE" *) 
  ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(4),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("MEMORY_DDR3"),
    .IOBDELAY("IFD"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("MASTER"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
    \input_[5].iserdes_dq_.iserdesdq 
       (.BITSLIP(1'b0),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(A_rst_primitives_reg_0),
        .CLKB(CLKB0),
        .CLKDIV(\NLW_input_[5].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ),
        .CLKDIVP(iserdes_clkdiv),
        .D(mem_dq_in[3]),
        .DDLY(data_in_dly_5),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(\NLW_input_[5].iserdes_dq_.iserdesdq_O_UNCONNECTED ),
        .OCLK(oserdes_clk),
        .OCLKB(\NLW_input_[5].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ),
        .OFB(\NLW_input_[5].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ),
        .Q1(D5[3]),
        .Q2(D5[2]),
        .Q3(D5[1]),
        .Q4(D5[0]),
        .Q5(\NLW_input_[5].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ),
        .Q6(\NLW_input_[5].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ),
        .Q7(\NLW_input_[5].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ),
        .Q8(\NLW_input_[5].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ),
        .RST(1'b0),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_input_[5].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_input_[5].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IODELAY_GROUP = "ALARM_CLOCK_MIG_7SERIES_0_0_IODELAY_MIG0" *) 
  (* SIM_DELAY_D = "0" *) 
  IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VARIABLE"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
    \input_[6].iserdes_dq_.idelay_dq.idelaye2 
       (.C(sys_rst),
        .CE(\gen_byte_sel_div2.calib_in_common_reg ),
        .CINVCTRL(1'b0),
        .CNTVALUEIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CNTVALUEOUT(\NLW_input_[6].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED [4:0]),
        .DATAIN(1'b0),
        .DATAOUT(data_in_dly_6),
        .IDATAIN(mem_dq_in[4]),
        .INC(idelay_inc),
        .LD(LD0),
        .LDPIPEEN(1'b0),
        .REGRST(A_rst_primitives_reg));
  (* BOX_TYPE = "PRIMITIVE" *) 
  ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(4),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("MEMORY_DDR3"),
    .IOBDELAY("IFD"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("MASTER"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
    \input_[6].iserdes_dq_.iserdesdq 
       (.BITSLIP(1'b0),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(A_rst_primitives_reg_0),
        .CLKB(CLKB0),
        .CLKDIV(\NLW_input_[6].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ),
        .CLKDIVP(iserdes_clkdiv),
        .D(mem_dq_in[4]),
        .DDLY(data_in_dly_6),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(\NLW_input_[6].iserdes_dq_.iserdesdq_O_UNCONNECTED ),
        .OCLK(oserdes_clk),
        .OCLKB(\NLW_input_[6].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ),
        .OFB(\NLW_input_[6].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ),
        .Q1(D6[3]),
        .Q2(D6[2]),
        .Q3(D6[1]),
        .Q4(D6[0]),
        .Q5(\NLW_input_[6].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ),
        .Q6(\NLW_input_[6].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ),
        .Q7(\NLW_input_[6].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ),
        .Q8(\NLW_input_[6].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ),
        .RST(1'b0),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_input_[6].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_input_[6].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IODELAY_GROUP = "ALARM_CLOCK_MIG_7SERIES_0_0_IODELAY_MIG0" *) 
  (* SIM_DELAY_D = "0" *) 
  IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VARIABLE"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
    \input_[7].iserdes_dq_.idelay_dq.idelaye2 
       (.C(sys_rst),
        .CE(\gen_byte_sel_div2.calib_in_common_reg ),
        .CINVCTRL(1'b0),
        .CNTVALUEIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CNTVALUEOUT(\NLW_input_[7].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED [4:0]),
        .DATAIN(1'b0),
        .DATAOUT(data_in_dly_7),
        .IDATAIN(mem_dq_in[5]),
        .INC(idelay_inc),
        .LD(LD0),
        .LDPIPEEN(1'b0),
        .REGRST(A_rst_primitives_reg));
  (* BOX_TYPE = "PRIMITIVE" *) 
  ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(4),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("MEMORY_DDR3"),
    .IOBDELAY("IFD"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("MASTER"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
    \input_[7].iserdes_dq_.iserdesdq 
       (.BITSLIP(1'b0),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(A_rst_primitives_reg_0),
        .CLKB(CLKB0),
        .CLKDIV(\NLW_input_[7].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ),
        .CLKDIVP(iserdes_clkdiv),
        .D(mem_dq_in[5]),
        .DDLY(data_in_dly_7),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(\NLW_input_[7].iserdes_dq_.iserdesdq_O_UNCONNECTED ),
        .OCLK(oserdes_clk),
        .OCLKB(\NLW_input_[7].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ),
        .OFB(\NLW_input_[7].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ),
        .Q1(D7[3]),
        .Q2(D7[2]),
        .Q3(D7[1]),
        .Q4(D7[0]),
        .Q5(\NLW_input_[7].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ),
        .Q6(\NLW_input_[7].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ),
        .Q7(\NLW_input_[7].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ),
        .Q8(\NLW_input_[7].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ),
        .RST(1'b0),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_input_[7].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_input_[7].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IODELAY_GROUP = "ALARM_CLOCK_MIG_7SERIES_0_0_IODELAY_MIG0" *) 
  (* SIM_DELAY_D = "0" *) 
  IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VARIABLE"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
    \input_[8].iserdes_dq_.idelay_dq.idelaye2 
       (.C(sys_rst),
        .CE(\gen_byte_sel_div2.calib_in_common_reg ),
        .CINVCTRL(1'b0),
        .CNTVALUEIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CNTVALUEOUT(\NLW_input_[8].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED [4:0]),
        .DATAIN(1'b0),
        .DATAOUT(data_in_dly_8),
        .IDATAIN(mem_dq_in[6]),
        .INC(idelay_inc),
        .LD(LD0),
        .LDPIPEEN(1'b0),
        .REGRST(A_rst_primitives_reg));
  (* BOX_TYPE = "PRIMITIVE" *) 
  ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(4),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("MEMORY_DDR3"),
    .IOBDELAY("IFD"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("MASTER"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
    \input_[8].iserdes_dq_.iserdesdq 
       (.BITSLIP(1'b0),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(A_rst_primitives_reg_0),
        .CLKB(CLKB0),
        .CLKDIV(\NLW_input_[8].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ),
        .CLKDIVP(iserdes_clkdiv),
        .D(mem_dq_in[6]),
        .DDLY(data_in_dly_8),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(\NLW_input_[8].iserdes_dq_.iserdesdq_O_UNCONNECTED ),
        .OCLK(oserdes_clk),
        .OCLKB(\NLW_input_[8].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ),
        .OFB(\NLW_input_[8].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ),
        .Q1(D8[3]),
        .Q2(D8[2]),
        .Q3(D8[1]),
        .Q4(D8[0]),
        .Q5(\NLW_input_[8].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ),
        .Q6(\NLW_input_[8].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ),
        .Q7(\NLW_input_[8].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ),
        .Q8(\NLW_input_[8].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ),
        .RST(1'b0),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_input_[8].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_input_[8].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IODELAY_GROUP = "ALARM_CLOCK_MIG_7SERIES_0_0_IODELAY_MIG0" *) 
  (* SIM_DELAY_D = "0" *) 
  IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VARIABLE"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
    \input_[9].iserdes_dq_.idelay_dq.idelaye2 
       (.C(sys_rst),
        .CE(\gen_byte_sel_div2.calib_in_common_reg ),
        .CINVCTRL(1'b0),
        .CNTVALUEIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CNTVALUEOUT(\NLW_input_[9].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED [4:0]),
        .DATAIN(1'b0),
        .DATAOUT(data_in_dly_9),
        .IDATAIN(mem_dq_in[7]),
        .INC(idelay_inc),
        .LD(LD0),
        .LDPIPEEN(1'b0),
        .REGRST(A_rst_primitives_reg));
  (* BOX_TYPE = "PRIMITIVE" *) 
  ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(4),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("MEMORY_DDR3"),
    .IOBDELAY("IFD"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("MASTER"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
    \input_[9].iserdes_dq_.iserdesdq 
       (.BITSLIP(1'b0),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(A_rst_primitives_reg_0),
        .CLKB(CLKB0),
        .CLKDIV(\NLW_input_[9].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ),
        .CLKDIVP(iserdes_clkdiv),
        .D(mem_dq_in[7]),
        .DDLY(data_in_dly_9),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(\NLW_input_[9].iserdes_dq_.iserdesdq_O_UNCONNECTED ),
        .OCLK(oserdes_clk),
        .OCLKB(\NLW_input_[9].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ),
        .OFB(\NLW_input_[9].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ),
        .Q1(D9[3]),
        .Q2(D9[2]),
        .Q3(D9[1]),
        .Q4(D9[0]),
        .Q5(\NLW_input_[9].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ),
        .Q6(\NLW_input_[9].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ),
        .Q7(\NLW_input_[9].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ),
        .Q8(\NLW_input_[9].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ),
        .RST(1'b0),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_input_[9].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_input_[9].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("TRUE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[1].oserdes_dq_.ddr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(of_dqbus[0]),
        .D2(of_dqbus[1]),
        .D3(of_dqbus[2]),
        .D4(of_dqbus[3]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(out_dq_2),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(tbyte_out),
        .TBYTEOUT(\NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(mem_dq_ts[0]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("TRUE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[2].oserdes_dq_.ddr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(of_dqbus[4]),
        .D2(of_dqbus[5]),
        .D3(of_dqbus[6]),
        .D4(of_dqbus[7]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(out_dm_0),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(tbyte_out),
        .TBYTEOUT(\NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(mem_dq_ts[1]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("TRUE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[3].oserdes_dq_.ddr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(of_dqbus[8]),
        .D2(of_dqbus[9]),
        .D3(of_dqbus[10]),
        .D4(of_dqbus[11]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(out_dq_0),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(tbyte_out),
        .TBYTEOUT(\NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[3].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(mem_dq_ts[2]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("TRUE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[4].oserdes_dq_.ddr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(of_dqbus[12]),
        .D2(of_dqbus[13]),
        .D3(of_dqbus[14]),
        .D4(of_dqbus[15]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(out_dq_6),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(tbyte_out),
        .TBYTEOUT(\NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(mem_dq_ts[3]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("TRUE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[5].oserdes_dq_.ddr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(of_dqbus[16]),
        .D2(of_dqbus[17]),
        .D3(of_dqbus[18]),
        .D4(of_dqbus[19]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(out_dq_3),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(tbyte_out),
        .TBYTEOUT(\NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(mem_dq_ts[4]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("TRUE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[6].oserdes_dq_.ddr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(of_dqbus[20]),
        .D2(of_dqbus[21]),
        .D3(of_dqbus[22]),
        .D4(of_dqbus[23]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(out_dq_1),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(tbyte_out),
        .TBYTEOUT(\NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(mem_dq_ts[5]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("TRUE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[7].oserdes_dq_.ddr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(of_dqbus[24]),
        .D2(of_dqbus[25]),
        .D3(of_dqbus[26]),
        .D4(of_dqbus[27]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(out_dq_4),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(tbyte_out),
        .TBYTEOUT(\NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(mem_dq_ts[6]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("TRUE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[8].oserdes_dq_.ddr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(of_dqbus[28]),
        .D2(of_dqbus[29]),
        .D3(of_dqbus[30]),
        .D4(of_dqbus[31]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(out_dq_7),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(tbyte_out),
        .TBYTEOUT(\NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(mem_dq_ts[7]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("TRUE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[9].oserdes_dq_.ddr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(of_dqbus[32]),
        .D2(of_dqbus[33]),
        .D3(of_dqbus[34]),
        .D4(of_dqbus[35]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(out_dq_5),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(tbyte_out),
        .TBYTEOUT(\NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(mem_dq_ts[8]));
  (* srl_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/rst_r3_reg_srl3 " *) 
  SRL16E rst_r3_reg_srl3
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(sys_rst),
        .D(A_rst_primitives_reg),
        .Q(rst_r3_reg_srl3_n_0));
  FDRE rst_r4_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(rst_r3_reg_srl3_n_0),
        .Q(rst_r4),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("TRUE"),
    .TBYTE_SRC("TRUE"),
    .TRISTATE_WIDTH(4)) 
    \slave_ts.oserdes_slave_ts 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(1'b0),
        .D2(1'b0),
        .D3(1'b0),
        .D4(1'b0),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_slave_ts.oserdes_slave_ts_OFB_UNCONNECTED ),
        .OQ(\NLW_slave_ts.oserdes_slave_ts_OQ_UNCONNECTED ),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_slave_ts.oserdes_slave_ts_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_slave_ts.oserdes_slave_ts_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_slave_ts.oserdes_slave_ts_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_slave_ts.oserdes_slave_ts_SHIFTOUT2_UNCONNECTED ),
        .T1(DTSBUS[0]),
        .T2(DTSBUS[0]),
        .T3(DTSBUS[1]),
        .T4(DTSBUS[1]),
        .TBYTEIN(tbyte_out),
        .TBYTEOUT(tbyte_out),
        .TCE(1'b1),
        .TFB(\NLW_slave_ts.oserdes_slave_ts_TFB_UNCONNECTED ),
        .TQ(\NLW_slave_ts.oserdes_slave_ts_TQ_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_0_ddr_byte_group_io" *) 
module Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_ddr_byte_group_io__parameterized0
   (mem_dq_out,
    oserdes_clk,
    oserdes_clkdiv,
    oserdes_dq,
    po_oserdes_rst);
  output [11:0]mem_dq_out;
  input oserdes_clk;
  input oserdes_clkdiv;
  input [47:0]oserdes_dq;
  input po_oserdes_rst;

  wire [11:0]mem_dq_out;
  wire oserdes_clk;
  wire oserdes_clkdiv;
  wire [47:0]oserdes_dq;
  wire po_oserdes_rst;
  wire \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;
  wire \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;
  wire \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("SDR"),
    .DATA_RATE_TQ("SDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(1)) 
    \output_[0].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[0]),
        .D2(oserdes_dq[1]),
        .D3(oserdes_dq[2]),
        .D4(oserdes_dq[3]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(mem_dq_out[0]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[0].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("SDR"),
    .DATA_RATE_TQ("SDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(1)) 
    \output_[10].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[40]),
        .D2(oserdes_dq[41]),
        .D3(oserdes_dq[42]),
        .D4(oserdes_dq[43]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(mem_dq_out[10]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("SDR"),
    .DATA_RATE_TQ("SDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(1)) 
    \output_[11].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[44]),
        .D2(oserdes_dq[45]),
        .D3(oserdes_dq[46]),
        .D4(oserdes_dq[47]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(mem_dq_out[11]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("SDR"),
    .DATA_RATE_TQ("SDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(1)) 
    \output_[1].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[4]),
        .D2(oserdes_dq[5]),
        .D3(oserdes_dq[6]),
        .D4(oserdes_dq[7]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(mem_dq_out[1]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[1].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("SDR"),
    .DATA_RATE_TQ("SDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(1)) 
    \output_[2].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[8]),
        .D2(oserdes_dq[9]),
        .D3(oserdes_dq[10]),
        .D4(oserdes_dq[11]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(mem_dq_out[2]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("SDR"),
    .DATA_RATE_TQ("SDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(1)) 
    \output_[3].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[12]),
        .D2(oserdes_dq[13]),
        .D3(oserdes_dq[14]),
        .D4(oserdes_dq[15]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(mem_dq_out[3]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("SDR"),
    .DATA_RATE_TQ("SDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(1)) 
    \output_[4].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[16]),
        .D2(oserdes_dq[17]),
        .D3(oserdes_dq[18]),
        .D4(oserdes_dq[19]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(mem_dq_out[4]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("SDR"),
    .DATA_RATE_TQ("SDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(1)) 
    \output_[5].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[20]),
        .D2(oserdes_dq[21]),
        .D3(oserdes_dq[22]),
        .D4(oserdes_dq[23]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(mem_dq_out[5]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("SDR"),
    .DATA_RATE_TQ("SDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(1)) 
    \output_[6].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[24]),
        .D2(oserdes_dq[25]),
        .D3(oserdes_dq[26]),
        .D4(oserdes_dq[27]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(mem_dq_out[6]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("SDR"),
    .DATA_RATE_TQ("SDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(1)) 
    \output_[7].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[28]),
        .D2(oserdes_dq[29]),
        .D3(oserdes_dq[30]),
        .D4(oserdes_dq[31]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(mem_dq_out[7]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("SDR"),
    .DATA_RATE_TQ("SDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(1)) 
    \output_[8].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[32]),
        .D2(oserdes_dq[33]),
        .D3(oserdes_dq[34]),
        .D4(oserdes_dq[35]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(mem_dq_out[8]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("SDR"),
    .DATA_RATE_TQ("SDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(1)) 
    \output_[9].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[36]),
        .D2(oserdes_dq[37]),
        .D3(oserdes_dq[38]),
        .D4(oserdes_dq[39]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(mem_dq_out[9]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_0_ddr_byte_group_io" *) 
module Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_ddr_byte_group_io__parameterized1
   (mem_dqs_out,
    mem_dqs_ts,
    D0,
    D1,
    D2,
    D4,
    D5,
    D6,
    D7,
    D8,
    out_dq_13,
    mem_dq_ts,
    out_dq_8,
    out_dq_15,
    out_dq_12,
    out_dq_10,
    out_dq_9,
    out_dq_11,
    out_dq_14,
    out_dm_1,
    oserdes_clk,
    oserdes_clkdiv,
    po_oserdes_rst,
    DTSBUS,
    oserdes_clk_delayed,
    DQSBUS,
    CTSBUS,
    sys_rst,
    \gen_byte_sel_div2.calib_in_common_reg ,
    mem_dq_in,
    idelay_inc,
    LD0_0,
    A_rst_primitives_reg,
    A_rst_primitives_reg_0,
    CLKB0_5,
    iserdes_clkdiv,
    of_dqbus);
  output [0:0]mem_dqs_out;
  output [0:0]mem_dqs_ts;
  output [3:0]D0;
  output [3:0]D1;
  output [3:0]D2;
  output [3:0]D4;
  output [3:0]D5;
  output [3:0]D6;
  output [3:0]D7;
  output [3:0]D8;
  output out_dq_13;
  output [8:0]mem_dq_ts;
  output out_dq_8;
  output out_dq_15;
  output out_dq_12;
  output out_dq_10;
  output out_dq_9;
  output out_dq_11;
  output out_dq_14;
  output out_dm_1;
  input oserdes_clk;
  input oserdes_clkdiv;
  input po_oserdes_rst;
  input [1:0]DTSBUS;
  input oserdes_clk_delayed;
  input [1:0]DQSBUS;
  input [0:0]CTSBUS;
  input sys_rst;
  input \gen_byte_sel_div2.calib_in_common_reg ;
  input [7:0]mem_dq_in;
  input idelay_inc;
  input LD0_0;
  input A_rst_primitives_reg;
  input A_rst_primitives_reg_0;
  input CLKB0_5;
  input iserdes_clkdiv;
  input [35:0]of_dqbus;

  wire A_rst_primitives_reg;
  wire A_rst_primitives_reg_0;
  wire CLKB0_5;
  wire [0:0]CTSBUS;
  wire [3:0]D0;
  wire [3:0]D1;
  wire [3:0]D2;
  wire [3:0]D4;
  wire [3:0]D5;
  wire [3:0]D6;
  wire [3:0]D7;
  wire [3:0]D8;
  wire [1:0]DQSBUS;
  wire [1:0]DTSBUS;
  wire LD0_0;
  wire data_in_dly_0;
  wire data_in_dly_1;
  wire data_in_dly_2;
  wire data_in_dly_4;
  wire data_in_dly_5;
  wire data_in_dly_6;
  wire data_in_dly_7;
  wire data_in_dly_8;
  wire \gen_byte_sel_div2.calib_in_common_reg ;
  wire idelay_inc;
  wire iserdes_clkdiv;
  wire [7:0]mem_dq_in;
  wire [8:0]mem_dq_ts;
  wire [0:0]mem_dqs_out;
  wire [0:0]mem_dqs_ts;
  wire [35:0]of_dqbus;
  wire oserdes_clk;
  wire oserdes_clk_delayed;
  wire oserdes_clkdiv;
  wire out_dm_1;
  wire out_dq_10;
  wire out_dq_11;
  wire out_dq_12;
  wire out_dq_13;
  wire out_dq_14;
  wire out_dq_15;
  wire out_dq_8;
  wire out_dq_9;
  wire po_oserdes_rst;
  wire sys_rst;
  wire tbyte_out;
  wire \NLW_dqs_gen.oddr_dqs_S_UNCONNECTED ;
  wire \NLW_dqs_gen.oddr_dqsts_R_UNCONNECTED ;
  wire [4:0]\NLW_input_[0].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED ;
  wire \NLW_input_[0].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ;
  wire \NLW_input_[0].iserdes_dq_.iserdesdq_O_UNCONNECTED ;
  wire \NLW_input_[0].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ;
  wire \NLW_input_[0].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ;
  wire \NLW_input_[0].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ;
  wire \NLW_input_[0].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ;
  wire \NLW_input_[0].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ;
  wire \NLW_input_[0].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ;
  wire \NLW_input_[0].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_input_[0].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ;
  wire [4:0]\NLW_input_[1].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED ;
  wire \NLW_input_[1].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ;
  wire \NLW_input_[1].iserdes_dq_.iserdesdq_O_UNCONNECTED ;
  wire \NLW_input_[1].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ;
  wire \NLW_input_[1].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ;
  wire \NLW_input_[1].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ;
  wire \NLW_input_[1].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ;
  wire \NLW_input_[1].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ;
  wire \NLW_input_[1].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ;
  wire \NLW_input_[1].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_input_[1].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ;
  wire [4:0]\NLW_input_[2].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED ;
  wire \NLW_input_[2].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ;
  wire \NLW_input_[2].iserdes_dq_.iserdesdq_O_UNCONNECTED ;
  wire \NLW_input_[2].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ;
  wire \NLW_input_[2].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ;
  wire \NLW_input_[2].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ;
  wire \NLW_input_[2].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ;
  wire \NLW_input_[2].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ;
  wire \NLW_input_[2].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ;
  wire \NLW_input_[2].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_input_[2].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ;
  wire [4:0]\NLW_input_[4].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED ;
  wire \NLW_input_[4].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ;
  wire \NLW_input_[4].iserdes_dq_.iserdesdq_O_UNCONNECTED ;
  wire \NLW_input_[4].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ;
  wire \NLW_input_[4].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ;
  wire \NLW_input_[4].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ;
  wire \NLW_input_[4].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ;
  wire \NLW_input_[4].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ;
  wire \NLW_input_[4].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ;
  wire \NLW_input_[4].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_input_[4].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ;
  wire [4:0]\NLW_input_[5].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED ;
  wire \NLW_input_[5].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ;
  wire \NLW_input_[5].iserdes_dq_.iserdesdq_O_UNCONNECTED ;
  wire \NLW_input_[5].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ;
  wire \NLW_input_[5].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ;
  wire \NLW_input_[5].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ;
  wire \NLW_input_[5].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ;
  wire \NLW_input_[5].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ;
  wire \NLW_input_[5].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ;
  wire \NLW_input_[5].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_input_[5].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ;
  wire [4:0]\NLW_input_[6].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED ;
  wire \NLW_input_[6].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ;
  wire \NLW_input_[6].iserdes_dq_.iserdesdq_O_UNCONNECTED ;
  wire \NLW_input_[6].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ;
  wire \NLW_input_[6].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ;
  wire \NLW_input_[6].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ;
  wire \NLW_input_[6].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ;
  wire \NLW_input_[6].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ;
  wire \NLW_input_[6].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ;
  wire \NLW_input_[6].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_input_[6].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ;
  wire [4:0]\NLW_input_[7].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED ;
  wire \NLW_input_[7].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ;
  wire \NLW_input_[7].iserdes_dq_.iserdesdq_O_UNCONNECTED ;
  wire \NLW_input_[7].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ;
  wire \NLW_input_[7].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ;
  wire \NLW_input_[7].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ;
  wire \NLW_input_[7].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ;
  wire \NLW_input_[7].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ;
  wire \NLW_input_[7].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ;
  wire \NLW_input_[7].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_input_[7].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ;
  wire [4:0]\NLW_input_[8].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED ;
  wire \NLW_input_[8].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ;
  wire \NLW_input_[8].iserdes_dq_.iserdesdq_O_UNCONNECTED ;
  wire \NLW_input_[8].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ;
  wire \NLW_input_[8].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ;
  wire \NLW_input_[8].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ;
  wire \NLW_input_[8].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ;
  wire \NLW_input_[8].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ;
  wire \NLW_input_[8].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ;
  wire \NLW_input_[8].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_input_[8].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_slave_ts.oserdes_slave_ts_OFB_UNCONNECTED ;
  wire \NLW_slave_ts.oserdes_slave_ts_OQ_UNCONNECTED ;
  wire \NLW_slave_ts.oserdes_slave_ts_SHIFTIN1_UNCONNECTED ;
  wire \NLW_slave_ts.oserdes_slave_ts_SHIFTIN2_UNCONNECTED ;
  wire \NLW_slave_ts.oserdes_slave_ts_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_slave_ts.oserdes_slave_ts_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_slave_ts.oserdes_slave_ts_TFB_UNCONNECTED ;
  wire \NLW_slave_ts.oserdes_slave_ts_TQ_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* __SRVAL = "FALSE" *) 
  ODDR #(
    .DDR_CLK_EDGE("SAME_EDGE"),
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .SRTYPE("SYNC")) 
    \dqs_gen.oddr_dqs 
       (.C(oserdes_clk_delayed),
        .CE(1'b1),
        .D1(DQSBUS[0]),
        .D2(DQSBUS[1]),
        .Q(mem_dqs_out),
        .R(1'b0),
        .S(\NLW_dqs_gen.oddr_dqs_S_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* __SRVAL = "TRUE" *) 
  ODDR #(
    .DDR_CLK_EDGE("SAME_EDGE"),
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .SRTYPE("SYNC")) 
    \dqs_gen.oddr_dqsts 
       (.C(oserdes_clk_delayed),
        .CE(1'b1),
        .D1(CTSBUS),
        .D2(CTSBUS),
        .Q(mem_dqs_ts),
        .R(\NLW_dqs_gen.oddr_dqsts_R_UNCONNECTED ),
        .S(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IODELAY_GROUP = "ALARM_CLOCK_MIG_7SERIES_0_0_IODELAY_MIG0" *) 
  (* SIM_DELAY_D = "0" *) 
  IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VARIABLE"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
    \input_[0].iserdes_dq_.idelay_dq.idelaye2 
       (.C(sys_rst),
        .CE(\gen_byte_sel_div2.calib_in_common_reg ),
        .CINVCTRL(1'b0),
        .CNTVALUEIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CNTVALUEOUT(\NLW_input_[0].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED [4:0]),
        .DATAIN(1'b0),
        .DATAOUT(data_in_dly_0),
        .IDATAIN(mem_dq_in[0]),
        .INC(idelay_inc),
        .LD(LD0_0),
        .LDPIPEEN(1'b0),
        .REGRST(A_rst_primitives_reg));
  (* BOX_TYPE = "PRIMITIVE" *) 
  ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(4),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("MEMORY_DDR3"),
    .IOBDELAY("IFD"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("MASTER"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
    \input_[0].iserdes_dq_.iserdesdq 
       (.BITSLIP(1'b0),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(A_rst_primitives_reg_0),
        .CLKB(CLKB0_5),
        .CLKDIV(\NLW_input_[0].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ),
        .CLKDIVP(iserdes_clkdiv),
        .D(mem_dq_in[0]),
        .DDLY(data_in_dly_0),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(\NLW_input_[0].iserdes_dq_.iserdesdq_O_UNCONNECTED ),
        .OCLK(oserdes_clk),
        .OCLKB(\NLW_input_[0].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ),
        .OFB(\NLW_input_[0].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ),
        .Q1(D0[3]),
        .Q2(D0[2]),
        .Q3(D0[1]),
        .Q4(D0[0]),
        .Q5(\NLW_input_[0].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ),
        .Q6(\NLW_input_[0].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ),
        .Q7(\NLW_input_[0].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ),
        .Q8(\NLW_input_[0].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ),
        .RST(1'b0),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_input_[0].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_input_[0].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IODELAY_GROUP = "ALARM_CLOCK_MIG_7SERIES_0_0_IODELAY_MIG0" *) 
  (* SIM_DELAY_D = "0" *) 
  IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VARIABLE"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
    \input_[1].iserdes_dq_.idelay_dq.idelaye2 
       (.C(sys_rst),
        .CE(\gen_byte_sel_div2.calib_in_common_reg ),
        .CINVCTRL(1'b0),
        .CNTVALUEIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CNTVALUEOUT(\NLW_input_[1].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED [4:0]),
        .DATAIN(1'b0),
        .DATAOUT(data_in_dly_1),
        .IDATAIN(mem_dq_in[1]),
        .INC(idelay_inc),
        .LD(LD0_0),
        .LDPIPEEN(1'b0),
        .REGRST(A_rst_primitives_reg));
  (* BOX_TYPE = "PRIMITIVE" *) 
  ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(4),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("MEMORY_DDR3"),
    .IOBDELAY("IFD"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("MASTER"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
    \input_[1].iserdes_dq_.iserdesdq 
       (.BITSLIP(1'b0),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(A_rst_primitives_reg_0),
        .CLKB(CLKB0_5),
        .CLKDIV(\NLW_input_[1].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ),
        .CLKDIVP(iserdes_clkdiv),
        .D(mem_dq_in[1]),
        .DDLY(data_in_dly_1),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(\NLW_input_[1].iserdes_dq_.iserdesdq_O_UNCONNECTED ),
        .OCLK(oserdes_clk),
        .OCLKB(\NLW_input_[1].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ),
        .OFB(\NLW_input_[1].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ),
        .Q1(D1[3]),
        .Q2(D1[2]),
        .Q3(D1[1]),
        .Q4(D1[0]),
        .Q5(\NLW_input_[1].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ),
        .Q6(\NLW_input_[1].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ),
        .Q7(\NLW_input_[1].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ),
        .Q8(\NLW_input_[1].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ),
        .RST(1'b0),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_input_[1].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_input_[1].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IODELAY_GROUP = "ALARM_CLOCK_MIG_7SERIES_0_0_IODELAY_MIG0" *) 
  (* SIM_DELAY_D = "0" *) 
  IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VARIABLE"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
    \input_[2].iserdes_dq_.idelay_dq.idelaye2 
       (.C(sys_rst),
        .CE(\gen_byte_sel_div2.calib_in_common_reg ),
        .CINVCTRL(1'b0),
        .CNTVALUEIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CNTVALUEOUT(\NLW_input_[2].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED [4:0]),
        .DATAIN(1'b0),
        .DATAOUT(data_in_dly_2),
        .IDATAIN(mem_dq_in[2]),
        .INC(idelay_inc),
        .LD(LD0_0),
        .LDPIPEEN(1'b0),
        .REGRST(A_rst_primitives_reg));
  (* BOX_TYPE = "PRIMITIVE" *) 
  ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(4),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("MEMORY_DDR3"),
    .IOBDELAY("IFD"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("MASTER"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
    \input_[2].iserdes_dq_.iserdesdq 
       (.BITSLIP(1'b0),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(A_rst_primitives_reg_0),
        .CLKB(CLKB0_5),
        .CLKDIV(\NLW_input_[2].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ),
        .CLKDIVP(iserdes_clkdiv),
        .D(mem_dq_in[2]),
        .DDLY(data_in_dly_2),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(\NLW_input_[2].iserdes_dq_.iserdesdq_O_UNCONNECTED ),
        .OCLK(oserdes_clk),
        .OCLKB(\NLW_input_[2].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ),
        .OFB(\NLW_input_[2].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ),
        .Q1(D2[3]),
        .Q2(D2[2]),
        .Q3(D2[1]),
        .Q4(D2[0]),
        .Q5(\NLW_input_[2].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ),
        .Q6(\NLW_input_[2].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ),
        .Q7(\NLW_input_[2].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ),
        .Q8(\NLW_input_[2].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ),
        .RST(1'b0),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_input_[2].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_input_[2].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IODELAY_GROUP = "ALARM_CLOCK_MIG_7SERIES_0_0_IODELAY_MIG0" *) 
  (* SIM_DELAY_D = "0" *) 
  IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VARIABLE"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
    \input_[4].iserdes_dq_.idelay_dq.idelaye2 
       (.C(sys_rst),
        .CE(\gen_byte_sel_div2.calib_in_common_reg ),
        .CINVCTRL(1'b0),
        .CNTVALUEIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CNTVALUEOUT(\NLW_input_[4].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED [4:0]),
        .DATAIN(1'b0),
        .DATAOUT(data_in_dly_4),
        .IDATAIN(mem_dq_in[3]),
        .INC(idelay_inc),
        .LD(LD0_0),
        .LDPIPEEN(1'b0),
        .REGRST(A_rst_primitives_reg));
  (* BOX_TYPE = "PRIMITIVE" *) 
  ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(4),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("MEMORY_DDR3"),
    .IOBDELAY("IFD"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("MASTER"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
    \input_[4].iserdes_dq_.iserdesdq 
       (.BITSLIP(1'b0),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(A_rst_primitives_reg_0),
        .CLKB(CLKB0_5),
        .CLKDIV(\NLW_input_[4].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ),
        .CLKDIVP(iserdes_clkdiv),
        .D(mem_dq_in[3]),
        .DDLY(data_in_dly_4),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(\NLW_input_[4].iserdes_dq_.iserdesdq_O_UNCONNECTED ),
        .OCLK(oserdes_clk),
        .OCLKB(\NLW_input_[4].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ),
        .OFB(\NLW_input_[4].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ),
        .Q1(D4[3]),
        .Q2(D4[2]),
        .Q3(D4[1]),
        .Q4(D4[0]),
        .Q5(\NLW_input_[4].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ),
        .Q6(\NLW_input_[4].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ),
        .Q7(\NLW_input_[4].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ),
        .Q8(\NLW_input_[4].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ),
        .RST(1'b0),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_input_[4].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_input_[4].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IODELAY_GROUP = "ALARM_CLOCK_MIG_7SERIES_0_0_IODELAY_MIG0" *) 
  (* SIM_DELAY_D = "0" *) 
  IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VARIABLE"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
    \input_[5].iserdes_dq_.idelay_dq.idelaye2 
       (.C(sys_rst),
        .CE(\gen_byte_sel_div2.calib_in_common_reg ),
        .CINVCTRL(1'b0),
        .CNTVALUEIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CNTVALUEOUT(\NLW_input_[5].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED [4:0]),
        .DATAIN(1'b0),
        .DATAOUT(data_in_dly_5),
        .IDATAIN(mem_dq_in[4]),
        .INC(idelay_inc),
        .LD(LD0_0),
        .LDPIPEEN(1'b0),
        .REGRST(A_rst_primitives_reg));
  (* BOX_TYPE = "PRIMITIVE" *) 
  ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(4),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("MEMORY_DDR3"),
    .IOBDELAY("IFD"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("MASTER"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
    \input_[5].iserdes_dq_.iserdesdq 
       (.BITSLIP(1'b0),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(A_rst_primitives_reg_0),
        .CLKB(CLKB0_5),
        .CLKDIV(\NLW_input_[5].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ),
        .CLKDIVP(iserdes_clkdiv),
        .D(mem_dq_in[4]),
        .DDLY(data_in_dly_5),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(\NLW_input_[5].iserdes_dq_.iserdesdq_O_UNCONNECTED ),
        .OCLK(oserdes_clk),
        .OCLKB(\NLW_input_[5].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ),
        .OFB(\NLW_input_[5].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ),
        .Q1(D5[3]),
        .Q2(D5[2]),
        .Q3(D5[1]),
        .Q4(D5[0]),
        .Q5(\NLW_input_[5].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ),
        .Q6(\NLW_input_[5].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ),
        .Q7(\NLW_input_[5].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ),
        .Q8(\NLW_input_[5].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ),
        .RST(1'b0),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_input_[5].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_input_[5].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IODELAY_GROUP = "ALARM_CLOCK_MIG_7SERIES_0_0_IODELAY_MIG0" *) 
  (* SIM_DELAY_D = "0" *) 
  IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VARIABLE"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
    \input_[6].iserdes_dq_.idelay_dq.idelaye2 
       (.C(sys_rst),
        .CE(\gen_byte_sel_div2.calib_in_common_reg ),
        .CINVCTRL(1'b0),
        .CNTVALUEIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CNTVALUEOUT(\NLW_input_[6].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED [4:0]),
        .DATAIN(1'b0),
        .DATAOUT(data_in_dly_6),
        .IDATAIN(mem_dq_in[5]),
        .INC(idelay_inc),
        .LD(LD0_0),
        .LDPIPEEN(1'b0),
        .REGRST(A_rst_primitives_reg));
  (* BOX_TYPE = "PRIMITIVE" *) 
  ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(4),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("MEMORY_DDR3"),
    .IOBDELAY("IFD"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("MASTER"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
    \input_[6].iserdes_dq_.iserdesdq 
       (.BITSLIP(1'b0),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(A_rst_primitives_reg_0),
        .CLKB(CLKB0_5),
        .CLKDIV(\NLW_input_[6].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ),
        .CLKDIVP(iserdes_clkdiv),
        .D(mem_dq_in[5]),
        .DDLY(data_in_dly_6),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(\NLW_input_[6].iserdes_dq_.iserdesdq_O_UNCONNECTED ),
        .OCLK(oserdes_clk),
        .OCLKB(\NLW_input_[6].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ),
        .OFB(\NLW_input_[6].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ),
        .Q1(D6[3]),
        .Q2(D6[2]),
        .Q3(D6[1]),
        .Q4(D6[0]),
        .Q5(\NLW_input_[6].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ),
        .Q6(\NLW_input_[6].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ),
        .Q7(\NLW_input_[6].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ),
        .Q8(\NLW_input_[6].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ),
        .RST(1'b0),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_input_[6].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_input_[6].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IODELAY_GROUP = "ALARM_CLOCK_MIG_7SERIES_0_0_IODELAY_MIG0" *) 
  (* SIM_DELAY_D = "0" *) 
  IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VARIABLE"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
    \input_[7].iserdes_dq_.idelay_dq.idelaye2 
       (.C(sys_rst),
        .CE(\gen_byte_sel_div2.calib_in_common_reg ),
        .CINVCTRL(1'b0),
        .CNTVALUEIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CNTVALUEOUT(\NLW_input_[7].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED [4:0]),
        .DATAIN(1'b0),
        .DATAOUT(data_in_dly_7),
        .IDATAIN(mem_dq_in[6]),
        .INC(idelay_inc),
        .LD(LD0_0),
        .LDPIPEEN(1'b0),
        .REGRST(A_rst_primitives_reg));
  (* BOX_TYPE = "PRIMITIVE" *) 
  ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(4),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("MEMORY_DDR3"),
    .IOBDELAY("IFD"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("MASTER"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
    \input_[7].iserdes_dq_.iserdesdq 
       (.BITSLIP(1'b0),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(A_rst_primitives_reg_0),
        .CLKB(CLKB0_5),
        .CLKDIV(\NLW_input_[7].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ),
        .CLKDIVP(iserdes_clkdiv),
        .D(mem_dq_in[6]),
        .DDLY(data_in_dly_7),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(\NLW_input_[7].iserdes_dq_.iserdesdq_O_UNCONNECTED ),
        .OCLK(oserdes_clk),
        .OCLKB(\NLW_input_[7].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ),
        .OFB(\NLW_input_[7].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ),
        .Q1(D7[3]),
        .Q2(D7[2]),
        .Q3(D7[1]),
        .Q4(D7[0]),
        .Q5(\NLW_input_[7].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ),
        .Q6(\NLW_input_[7].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ),
        .Q7(\NLW_input_[7].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ),
        .Q8(\NLW_input_[7].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ),
        .RST(1'b0),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_input_[7].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_input_[7].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IODELAY_GROUP = "ALARM_CLOCK_MIG_7SERIES_0_0_IODELAY_MIG0" *) 
  (* SIM_DELAY_D = "0" *) 
  IDELAYE2 #(
    .CINVCTRL_SEL("FALSE"),
    .DELAY_SRC("IDATAIN"),
    .HIGH_PERFORMANCE_MODE("TRUE"),
    .IDELAY_TYPE("VARIABLE"),
    .IDELAY_VALUE(0),
    .IS_C_INVERTED(1'b0),
    .IS_DATAIN_INVERTED(1'b0),
    .IS_IDATAIN_INVERTED(1'b0),
    .PIPE_SEL("FALSE"),
    .REFCLK_FREQUENCY(200.000000),
    .SIGNAL_PATTERN("DATA")) 
    \input_[8].iserdes_dq_.idelay_dq.idelaye2 
       (.C(sys_rst),
        .CE(\gen_byte_sel_div2.calib_in_common_reg ),
        .CINVCTRL(1'b0),
        .CNTVALUEIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CNTVALUEOUT(\NLW_input_[8].iserdes_dq_.idelay_dq.idelaye2_CNTVALUEOUT_UNCONNECTED [4:0]),
        .DATAIN(1'b0),
        .DATAOUT(data_in_dly_8),
        .IDATAIN(mem_dq_in[7]),
        .INC(idelay_inc),
        .LD(LD0_0),
        .LDPIPEEN(1'b0),
        .REGRST(A_rst_primitives_reg));
  (* BOX_TYPE = "PRIMITIVE" *) 
  ISERDESE2 #(
    .DATA_RATE("DDR"),
    .DATA_WIDTH(4),
    .DYN_CLKDIV_INV_EN("FALSE"),
    .DYN_CLK_INV_EN("FALSE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .INIT_Q3(1'b0),
    .INIT_Q4(1'b0),
    .INTERFACE_TYPE("MEMORY_DDR3"),
    .IOBDELAY("IFD"),
    .IS_CLKB_INVERTED(1'b1),
    .IS_CLKDIVP_INVERTED(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_OCLKB_INVERTED(1'b0),
    .IS_OCLK_INVERTED(1'b0),
    .NUM_CE(2),
    .OFB_USED("FALSE"),
    .SERDES_MODE("MASTER"),
    .SRVAL_Q1(1'b0),
    .SRVAL_Q2(1'b0),
    .SRVAL_Q3(1'b0),
    .SRVAL_Q4(1'b0)) 
    \input_[8].iserdes_dq_.iserdesdq 
       (.BITSLIP(1'b0),
        .CE1(1'b1),
        .CE2(1'b1),
        .CLK(A_rst_primitives_reg_0),
        .CLKB(CLKB0_5),
        .CLKDIV(\NLW_input_[8].iserdes_dq_.iserdesdq_CLKDIV_UNCONNECTED ),
        .CLKDIVP(iserdes_clkdiv),
        .D(mem_dq_in[7]),
        .DDLY(data_in_dly_8),
        .DYNCLKDIVSEL(1'b0),
        .DYNCLKSEL(1'b0),
        .O(\NLW_input_[8].iserdes_dq_.iserdesdq_O_UNCONNECTED ),
        .OCLK(oserdes_clk),
        .OCLKB(\NLW_input_[8].iserdes_dq_.iserdesdq_OCLKB_UNCONNECTED ),
        .OFB(\NLW_input_[8].iserdes_dq_.iserdesdq_OFB_UNCONNECTED ),
        .Q1(D8[3]),
        .Q2(D8[2]),
        .Q3(D8[1]),
        .Q4(D8[0]),
        .Q5(\NLW_input_[8].iserdes_dq_.iserdesdq_Q5_UNCONNECTED ),
        .Q6(\NLW_input_[8].iserdes_dq_.iserdesdq_Q6_UNCONNECTED ),
        .Q7(\NLW_input_[8].iserdes_dq_.iserdesdq_Q7_UNCONNECTED ),
        .Q8(\NLW_input_[8].iserdes_dq_.iserdesdq_Q8_UNCONNECTED ),
        .RST(1'b0),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(\NLW_input_[8].iserdes_dq_.iserdesdq_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_input_[8].iserdes_dq_.iserdesdq_SHIFTOUT2_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("TRUE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[0].oserdes_dq_.ddr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(of_dqbus[0]),
        .D2(of_dqbus[1]),
        .D3(of_dqbus[2]),
        .D4(of_dqbus[3]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(out_dq_13),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(tbyte_out),
        .TBYTEOUT(\NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[0].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(mem_dq_ts[0]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("TRUE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[1].oserdes_dq_.ddr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(of_dqbus[4]),
        .D2(of_dqbus[5]),
        .D3(of_dqbus[6]),
        .D4(of_dqbus[7]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(out_dq_8),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(tbyte_out),
        .TBYTEOUT(\NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[1].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(mem_dq_ts[1]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("TRUE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[2].oserdes_dq_.ddr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(of_dqbus[8]),
        .D2(of_dqbus[9]),
        .D3(of_dqbus[10]),
        .D4(of_dqbus[11]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(out_dq_15),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(tbyte_out),
        .TBYTEOUT(\NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[2].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(mem_dq_ts[2]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("TRUE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[4].oserdes_dq_.ddr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(of_dqbus[12]),
        .D2(of_dqbus[13]),
        .D3(of_dqbus[14]),
        .D4(of_dqbus[15]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(out_dq_12),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(tbyte_out),
        .TBYTEOUT(\NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[4].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(mem_dq_ts[3]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("TRUE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[5].oserdes_dq_.ddr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(of_dqbus[16]),
        .D2(of_dqbus[17]),
        .D3(of_dqbus[18]),
        .D4(of_dqbus[19]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(out_dq_10),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(tbyte_out),
        .TBYTEOUT(\NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[5].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(mem_dq_ts[4]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("TRUE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[6].oserdes_dq_.ddr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(of_dqbus[20]),
        .D2(of_dqbus[21]),
        .D3(of_dqbus[22]),
        .D4(of_dqbus[23]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(out_dq_9),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(tbyte_out),
        .TBYTEOUT(\NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[6].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(mem_dq_ts[5]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("TRUE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[7].oserdes_dq_.ddr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(of_dqbus[24]),
        .D2(of_dqbus[25]),
        .D3(of_dqbus[26]),
        .D4(of_dqbus[27]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(out_dq_11),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(tbyte_out),
        .TBYTEOUT(\NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[7].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(mem_dq_ts[6]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("TRUE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[8].oserdes_dq_.ddr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(of_dqbus[28]),
        .D2(of_dqbus[29]),
        .D3(of_dqbus[30]),
        .D4(of_dqbus[31]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(out_dq_14),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(tbyte_out),
        .TBYTEOUT(\NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[8].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(mem_dq_ts[7]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("TRUE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(4)) 
    \output_[9].oserdes_dq_.ddr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(of_dqbus[32]),
        .D2(of_dqbus[33]),
        .D3(of_dqbus[34]),
        .D4(of_dqbus[35]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(out_dm_1),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(tbyte_out),
        .TBYTEOUT(\NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[9].oserdes_dq_.ddr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(mem_dq_ts[8]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("DDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b1),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b1),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("TRUE"),
    .TBYTE_SRC("TRUE"),
    .TRISTATE_WIDTH(4)) 
    \slave_ts.oserdes_slave_ts 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(1'b0),
        .D2(1'b0),
        .D3(1'b0),
        .D4(1'b0),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_slave_ts.oserdes_slave_ts_OFB_UNCONNECTED ),
        .OQ(\NLW_slave_ts.oserdes_slave_ts_OQ_UNCONNECTED ),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_slave_ts.oserdes_slave_ts_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_slave_ts.oserdes_slave_ts_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_slave_ts.oserdes_slave_ts_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_slave_ts.oserdes_slave_ts_SHIFTOUT2_UNCONNECTED ),
        .T1(DTSBUS[0]),
        .T2(DTSBUS[0]),
        .T3(DTSBUS[1]),
        .T4(DTSBUS[1]),
        .TBYTEIN(tbyte_out),
        .TBYTEOUT(tbyte_out),
        .TCE(1'b1),
        .TFB(\NLW_slave_ts.oserdes_slave_ts_TFB_UNCONNECTED ),
        .TQ(\NLW_slave_ts.oserdes_slave_ts_TQ_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_0_ddr_byte_group_io" *) 
module Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_ddr_byte_group_io__parameterized2
   (ddr2_we_n,
    oserdes_clk,
    oserdes_clkdiv,
    oserdes_dq,
    po_oserdes_rst);
  output [9:0]ddr2_we_n;
  input oserdes_clk;
  input oserdes_clkdiv;
  input [39:0]oserdes_dq;
  input po_oserdes_rst;

  wire [9:0]ddr2_we_n;
  wire oserdes_clk;
  wire oserdes_clkdiv;
  wire [39:0]oserdes_dq;
  wire po_oserdes_rst;
  wire \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;
  wire \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ;
  wire \NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("SDR"),
    .DATA_RATE_TQ("SDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(1)) 
    \output_[10].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[32]),
        .D2(oserdes_dq[33]),
        .D3(oserdes_dq[34]),
        .D4(oserdes_dq[35]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(ddr2_we_n[8]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[10].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("SDR"),
    .DATA_RATE_TQ("SDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(1)) 
    \output_[11].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[36]),
        .D2(oserdes_dq[37]),
        .D3(oserdes_dq[38]),
        .D4(oserdes_dq[39]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(ddr2_we_n[9]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[11].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("SDR"),
    .DATA_RATE_TQ("SDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(1)) 
    \output_[2].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[0]),
        .D2(oserdes_dq[1]),
        .D3(oserdes_dq[2]),
        .D4(oserdes_dq[3]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(ddr2_we_n[0]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[2].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("SDR"),
    .DATA_RATE_TQ("SDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(1)) 
    \output_[3].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[4]),
        .D2(oserdes_dq[5]),
        .D3(oserdes_dq[6]),
        .D4(oserdes_dq[7]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(ddr2_we_n[1]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[3].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("SDR"),
    .DATA_RATE_TQ("SDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(1)) 
    \output_[4].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[8]),
        .D2(oserdes_dq[9]),
        .D3(oserdes_dq[10]),
        .D4(oserdes_dq[11]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(ddr2_we_n[2]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[4].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("SDR"),
    .DATA_RATE_TQ("SDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(1)) 
    \output_[5].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[12]),
        .D2(oserdes_dq[13]),
        .D3(oserdes_dq[14]),
        .D4(oserdes_dq[15]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(ddr2_we_n[3]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[5].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("SDR"),
    .DATA_RATE_TQ("SDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(1)) 
    \output_[6].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[16]),
        .D2(oserdes_dq[17]),
        .D3(oserdes_dq[18]),
        .D4(oserdes_dq[19]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(ddr2_we_n[4]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[6].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("SDR"),
    .DATA_RATE_TQ("SDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(1)) 
    \output_[7].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[20]),
        .D2(oserdes_dq[21]),
        .D3(oserdes_dq[22]),
        .D4(oserdes_dq[23]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(ddr2_we_n[5]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[7].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("SDR"),
    .DATA_RATE_TQ("SDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(1)) 
    \output_[8].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[24]),
        .D2(oserdes_dq[25]),
        .D3(oserdes_dq[26]),
        .D4(oserdes_dq[27]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(ddr2_we_n[6]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[8].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("SDR"),
    .DATA_RATE_TQ("SDR"),
    .DATA_WIDTH(4),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b1),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(1)) 
    \output_[9].oserdes_dq_.sdr.oserdes_dq_i 
       (.CLK(oserdes_clk),
        .CLKDIV(oserdes_clkdiv),
        .D1(oserdes_dq[28]),
        .D2(oserdes_dq[29]),
        .D3(oserdes_dq[30]),
        .D4(oserdes_dq[31]),
        .D5(1'b0),
        .D6(1'b0),
        .D7(1'b0),
        .D8(1'b0),
        .OCE(1'b1),
        .OFB(\NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_OFB_UNCONNECTED ),
        .OQ(ddr2_we_n[7]),
        .RST(po_oserdes_rst),
        .SHIFTIN1(\NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN1_UNCONNECTED ),
        .SHIFTIN2(\NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTIN2_UNCONNECTED ),
        .SHIFTOUT1(\NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT1_UNCONNECTED ),
        .SHIFTOUT2(\NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_SHIFTOUT2_UNCONNECTED ),
        .T1(1'b0),
        .T2(1'b0),
        .T3(1'b0),
        .T4(1'b0),
        .TBYTEIN(\NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TBYTEIN_UNCONNECTED ),
        .TBYTEOUT(\NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TBYTEOUT_UNCONNECTED ),
        .TCE(1'b1),
        .TFB(\NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TFB_UNCONNECTED ),
        .TQ(\NLW_output_[9].oserdes_dq_.sdr.oserdes_dq_i_TQ_UNCONNECTED ));
endmodule

module Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_ddr_byte_lane
   (out,
    pi_dqs_found_lanes,
    \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 ,
    COUNTERREADVAL,
    mem_dqs_out,
    mem_dqs_ts,
    out_dq_2,
    mem_dq_ts,
    out_dm_0,
    out_dq_0,
    out_dq_6,
    out_dq_3,
    out_dq_1,
    out_dq_4,
    out_dq_7,
    out_dq_5,
    if_empty_r,
    \rd_ptr_reg[0] ,
    \rd_ptr_timing_reg[2] ,
    \rd_ptr_timing_reg[2]_0 ,
    \rd_ptr_timing_reg[2]_1 ,
    \rd_ptr_timing_reg[2]_2 ,
    idelay_ld_rst,
    \read_fifo.tail_r_reg[1] ,
    \my_empty_reg[1] ,
    \wr_ptr_reg[1] ,
    phy_rddata_en,
    in0,
    phy_mc_data_full,
    wr_en_2,
    \wr_ptr_reg[1]_0 ,
    in,
    \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall3_r_reg[5] ,
    p_1_in,
    \wr_ptr_timing_reg[2] ,
    INBURSTPENDING,
    \gen_byte_sel_div2.calib_in_common_reg ,
    \calib_sel_reg[1] ,
    \gen_byte_sel_div2.calib_in_common_reg_0 ,
    \gen_byte_sel_div2.calib_in_common_reg_1 ,
    freq_refclk,
    mem_refclk,
    mem_dqs_in,
    A_rst_primitives_reg,
    \gen_byte_sel_div2.calib_in_common_reg_2 ,
    sync_pulse,
    sys_rst,
    PCENABLECALIB,
    INRANKA,
    COUNTERLOADVAL,
    OUTBURSTPENDING,
    \gen_byte_sel_div2.calib_in_common_reg_3 ,
    \gen_byte_sel_div2.calib_in_common_reg_4 ,
    \gen_byte_sel_div2.calib_in_common_reg_5 ,
    D1,
    D2,
    D3,
    D4,
    D5,
    D6,
    D7,
    D8,
    D9,
    \gen_byte_sel_div2.calib_in_common_reg_6 ,
    mem_dq_in,
    idelay_inc,
    LD0,
    CLKB0,
    ififo_rst_reg0,
    ofifo_rst_reg0,
    mux_wrdata_en,
    my_empty,
    if_empty_r_0,
    init_complete_r1_timing_reg,
    mc_wrdata_en,
    init_calib_complete_reg_rep__8,
    calib_wrdata_en,
    init_calib_complete_reg_rep__4,
    \rd_ptr_reg[3] ,
    A_rst_primitives_reg_0,
    Q,
    \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_1 ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79]_0 );
  output [1:0]out;
  output [0:0]pi_dqs_found_lanes;
  output \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 ;
  output [5:0]COUNTERREADVAL;
  output [0:0]mem_dqs_out;
  output [0:0]mem_dqs_ts;
  output out_dq_2;
  output [8:0]mem_dq_ts;
  output out_dm_0;
  output out_dq_0;
  output out_dq_6;
  output out_dq_3;
  output out_dq_1;
  output out_dq_4;
  output out_dq_7;
  output out_dq_5;
  output [0:0]if_empty_r;
  output [1:0]\rd_ptr_reg[0] ;
  output \rd_ptr_timing_reg[2] ;
  output \rd_ptr_timing_reg[2]_0 ;
  output \rd_ptr_timing_reg[2]_1 ;
  output \rd_ptr_timing_reg[2]_2 ;
  output idelay_ld_rst;
  output \read_fifo.tail_r_reg[1] ;
  output \my_empty_reg[1] ;
  output \wr_ptr_reg[1] ;
  output phy_rddata_en;
  output in0;
  output phy_mc_data_full;
  output wr_en_2;
  output \wr_ptr_reg[1]_0 ;
  output [63:0]in;
  output [67:0]\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall3_r_reg[5] ;
  output p_1_in;
  output [3:0]\wr_ptr_timing_reg[2] ;
  input [0:0]INBURSTPENDING;
  input \gen_byte_sel_div2.calib_in_common_reg ;
  input \calib_sel_reg[1] ;
  input \gen_byte_sel_div2.calib_in_common_reg_0 ;
  input \gen_byte_sel_div2.calib_in_common_reg_1 ;
  input freq_refclk;
  input mem_refclk;
  input [0:0]mem_dqs_in;
  input A_rst_primitives_reg;
  input \gen_byte_sel_div2.calib_in_common_reg_2 ;
  input sync_pulse;
  input sys_rst;
  input [1:0]PCENABLECALIB;
  input [1:0]INRANKA;
  input [5:0]COUNTERLOADVAL;
  input [0:0]OUTBURSTPENDING;
  input \gen_byte_sel_div2.calib_in_common_reg_3 ;
  input \gen_byte_sel_div2.calib_in_common_reg_4 ;
  input \gen_byte_sel_div2.calib_in_common_reg_5 ;
  input [7:0]D1;
  input [7:0]D2;
  input [7:0]D3;
  input [7:0]D4;
  input [7:0]D5;
  input [7:0]D6;
  input [7:0]D7;
  input [7:0]D8;
  input [7:0]D9;
  input \gen_byte_sel_div2.calib_in_common_reg_6 ;
  input [7:0]mem_dq_in;
  input idelay_inc;
  input LD0;
  input CLKB0;
  input ififo_rst_reg0;
  input ofifo_rst_reg0;
  input mux_wrdata_en;
  input [1:0]my_empty;
  input [0:0]if_empty_r_0;
  input init_complete_r1_timing_reg;
  input mc_wrdata_en;
  input init_calib_complete_reg_rep__8;
  input calib_wrdata_en;
  input init_calib_complete_reg_rep__4;
  input [7:0]\rd_ptr_reg[3] ;
  input A_rst_primitives_reg_0;
  input [2:0]Q;
  input \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_1 ;
  input [63:0]\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79]_0 ;

  wire A_if_a_empty;
  wire A_of_a_full;
  wire A_of_full;
  wire A_pi_dqs_out_of_range;
  wire A_pi_fine_overflow;
  wire A_po_coarse_overflow;
  wire [8:0]A_po_counter_read_val;
  wire A_po_fine_overflow;
  wire A_rst_primitives_reg;
  wire A_rst_primitives_reg_0;
  wire CLKB0;
  wire [5:0]COUNTERLOADVAL;
  wire [5:0]COUNTERREADVAL;
  wire [7:0]D1;
  wire [7:0]D2;
  wire [7:0]D3;
  wire [7:0]D4;
  wire [7:0]D5;
  wire [7:0]D6;
  wire [7:0]D7;
  wire [7:0]D8;
  wire [7:0]D9;
  wire [0:0]INBURSTPENDING;
  wire [1:0]INRANKA;
  wire LD0;
  wire [0:0]OUTBURSTPENDING;
  wire [1:0]PCENABLECALIB;
  wire [2:0]Q;
  wire \calib_sel_reg[1] ;
  wire calib_wrdata_en;
  wire \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 ;
  wire \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_1 ;
  wire [63:0]\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79]_0 ;
  wire freq_refclk;
  wire \gen_byte_sel_div2.calib_in_common_reg ;
  wire \gen_byte_sel_div2.calib_in_common_reg_0 ;
  wire \gen_byte_sel_div2.calib_in_common_reg_1 ;
  wire \gen_byte_sel_div2.calib_in_common_reg_2 ;
  wire \gen_byte_sel_div2.calib_in_common_reg_3 ;
  wire \gen_byte_sel_div2.calib_in_common_reg_4 ;
  wire \gen_byte_sel_div2.calib_in_common_reg_5 ;
  wire \gen_byte_sel_div2.calib_in_common_reg_6 ;
  wire [67:0]\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall3_r_reg[5] ;
  wire idelay_inc;
  wire idelay_ld_rst;
  wire [3:0]if_d1;
  wire [3:0]if_d3;
  wire [3:0]if_d4;
  wire [3:0]if_d5;
  wire [3:0]if_d6;
  wire [3:0]if_d7;
  wire [3:0]if_d8;
  wire [3:0]if_d9;
  wire if_empty_;
  wire [0:0]if_empty_r;
  wire [0:0]if_empty_r_0;
  wire ififo_rst;
  wire ififo_rst_reg0;
  wire ififo_wr_enable;
  wire [63:0]in;
  wire in0;
  wire \in_fifo_gen.in_fifo_n_1 ;
  wire \in_fifo_gen.in_fifo_n_3 ;
  wire init_calib_complete_reg_rep__4;
  wire init_calib_complete_reg_rep__8;
  wire init_complete_r1_timing_reg;
  wire iserdes_clkdiv;
  wire mc_wrdata_en;
  wire [7:0]mem_dq_in;
  wire [8:0]mem_dq_ts;
  wire [0:0]mem_dqs_in;
  wire [0:0]mem_dqs_out;
  wire [0:0]mem_dqs_ts;
  wire mem_refclk;
  wire mux_wrdata_en;
  wire [1:0]my_empty;
  wire \my_empty_reg[1] ;
  wire [39:0]of_dqbus;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_10 ;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_11 ;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_12 ;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_13 ;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_4 ;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_6 ;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_7 ;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_8 ;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_9 ;
  wire ofifo_rst;
  wire ofifo_rst_reg0;
  wire oserdes_clk;
  wire oserdes_clk_delayed;
  wire oserdes_clkdiv;
  wire [1:0]oserdes_dq_ts;
  wire [1:0]oserdes_dqs;
  wire [1:0]oserdes_dqs_ts;
  wire [1:0]out;
  wire out_dm_0;
  wire out_dq_0;
  wire out_dq_1;
  wire out_dq_2;
  wire out_dq_3;
  wire out_dq_4;
  wire out_dq_5;
  wire out_dq_6;
  wire out_dq_7;
  wire out_fifo_n_0;
  wire out_fifo_n_2;
  wire p_1_in;
  wire \phaser_in_gen.phaser_in_n_5 ;
  wire \phaser_in_gen.phaser_in_n_6 ;
  wire \phaser_in_gen.phaser_in_n_7 ;
  wire phy_mc_data_full;
  wire phy_rddata_en;
  wire [0:0]pi_dqs_found_lanes;
  wire po_oserdes_rst;
  wire po_rd_enable;
  wire [79:0]rd_data;
  wire [1:0]\rd_ptr_reg[0] ;
  wire [7:0]\rd_ptr_reg[3] ;
  wire \rd_ptr_timing_reg[2] ;
  wire \rd_ptr_timing_reg[2]_0 ;
  wire \rd_ptr_timing_reg[2]_1 ;
  wire \rd_ptr_timing_reg[2]_2 ;
  wire \read_fifo.tail_r_reg[1] ;
  wire sync_pulse;
  wire sys_rst;
  wire wr_en_2;
  wire \wr_ptr_reg[1] ;
  wire \wr_ptr_reg[1]_0 ;
  wire [3:0]\wr_ptr_timing_reg[2] ;
  wire [7:4]\NLW_in_fifo_gen.in_fifo_D5_UNCONNECTED ;
  wire [7:4]\NLW_in_fifo_gen.in_fifo_D6_UNCONNECTED ;
  wire [7:4]NLW_out_fifo_Q5_UNCONNECTED;
  wire [7:4]NLW_out_fifo_Q6_UNCONNECTED;
  wire NLW_phaser_out_PHASEREFCLK_UNCONNECTED;

  Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_ddr_byte_group_io ddr_byte_group_io
       (.A_rst_primitives_reg(A_rst_primitives_reg),
        .A_rst_primitives_reg_0(\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 ),
        .CLKB0(CLKB0),
        .CTSBUS(oserdes_dqs_ts[0]),
        .D1(if_d1),
        .D3(if_d3),
        .D4(if_d4),
        .D5(if_d5),
        .D6(if_d6),
        .D7(if_d7),
        .D8(if_d8),
        .D9(if_d9),
        .DQSBUS(oserdes_dqs),
        .DTSBUS(oserdes_dq_ts),
        .LD0(LD0),
        .\gen_byte_sel_div2.calib_in_common_reg (\gen_byte_sel_div2.calib_in_common_reg_6 ),
        .idelay_inc(idelay_inc),
        .idelay_ld_rst(idelay_ld_rst),
        .iserdes_clkdiv(iserdes_clkdiv),
        .mem_dq_in(mem_dq_in),
        .mem_dq_ts(mem_dq_ts),
        .mem_dqs_out(mem_dqs_out),
        .mem_dqs_ts(mem_dqs_ts),
        .of_dqbus(of_dqbus[39:4]),
        .oserdes_clk(oserdes_clk),
        .oserdes_clk_delayed(oserdes_clk_delayed),
        .oserdes_clkdiv(oserdes_clkdiv),
        .out_dm_0(out_dm_0),
        .out_dq_0(out_dq_0),
        .out_dq_1(out_dq_1),
        .out_dq_2(out_dq_2),
        .out_dq_3(out_dq_3),
        .out_dq_4(out_dq_4),
        .out_dq_5(out_dq_5),
        .out_dq_6(out_dq_6),
        .out_dq_7(out_dq_7),
        .po_oserdes_rst(po_oserdes_rst),
        .sys_rst(sys_rst));
  (* syn_maxfan = "3" *) 
  FDRE \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(if_empty_),
        .Q(if_empty_r),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[10] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(rd_data[10]),
        .Q(\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall3_r_reg[5] [4]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[11] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(rd_data[11]),
        .Q(\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall3_r_reg[5] [5]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[12] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(rd_data[12]),
        .Q(\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall3_r_reg[5] [6]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[13] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(rd_data[13]),
        .Q(\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall3_r_reg[5] [7]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[14] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(rd_data[14]),
        .Q(\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall3_r_reg[5] [8]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[15] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(rd_data[15]),
        .Q(\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall3_r_reg[5] [9]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[16] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(rd_data[16]),
        .Q(\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall3_r_reg[5] [10]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[17] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(rd_data[17]),
        .Q(\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall3_r_reg[5] [11]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[24] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(rd_data[24]),
        .Q(\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall3_r_reg[5] [12]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[25] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(rd_data[25]),
        .Q(\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall3_r_reg[5] [13]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[26] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(rd_data[26]),
        .Q(\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall3_r_reg[5] [14]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[27] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(rd_data[27]),
        .Q(\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall3_r_reg[5] [15]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[28] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(rd_data[28]),
        .Q(\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall3_r_reg[5] [16]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[29] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(rd_data[29]),
        .Q(\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall3_r_reg[5] [17]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[30] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(rd_data[30]),
        .Q(\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall3_r_reg[5] [18]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[31] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(rd_data[31]),
        .Q(\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall3_r_reg[5] [19]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[32] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(rd_data[32]),
        .Q(\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall3_r_reg[5] [20]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[33] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(rd_data[33]),
        .Q(\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall3_r_reg[5] [21]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[34] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(rd_data[34]),
        .Q(\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall3_r_reg[5] [22]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[35] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(rd_data[35]),
        .Q(\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall3_r_reg[5] [23]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[36] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(rd_data[36]),
        .Q(\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall3_r_reg[5] [24]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[37] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(rd_data[37]),
        .Q(\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall3_r_reg[5] [25]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[38] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(rd_data[38]),
        .Q(\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall3_r_reg[5] [26]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[39] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(rd_data[39]),
        .Q(\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall3_r_reg[5] [27]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[40] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(rd_data[40]),
        .Q(\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall3_r_reg[5] [28]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[41] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(rd_data[41]),
        .Q(\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall3_r_reg[5] [29]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[42] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(rd_data[42]),
        .Q(\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall3_r_reg[5] [30]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[43] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(rd_data[43]),
        .Q(\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall3_r_reg[5] [31]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[44] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(rd_data[44]),
        .Q(\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall3_r_reg[5] [32]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[45] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(rd_data[45]),
        .Q(\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall3_r_reg[5] [33]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[46] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(rd_data[46]),
        .Q(\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall3_r_reg[5] [34]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[47] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(rd_data[47]),
        .Q(\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall3_r_reg[5] [35]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[48] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(rd_data[48]),
        .Q(\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall3_r_reg[5] [36]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[49] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(rd_data[49]),
        .Q(\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall3_r_reg[5] [37]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[50] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(rd_data[50]),
        .Q(\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall3_r_reg[5] [38]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[51] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(rd_data[51]),
        .Q(\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall3_r_reg[5] [39]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[52] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(rd_data[52]),
        .Q(\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall3_r_reg[5] [40]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[53] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(rd_data[53]),
        .Q(\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall3_r_reg[5] [41]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[54] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(rd_data[54]),
        .Q(\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall3_r_reg[5] [42]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[55] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(rd_data[55]),
        .Q(\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall3_r_reg[5] [43]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[56] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(rd_data[56]),
        .Q(\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall3_r_reg[5] [44]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[57] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(rd_data[57]),
        .Q(\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall3_r_reg[5] [45]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[58] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(rd_data[58]),
        .Q(\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall3_r_reg[5] [46]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(rd_data[59]),
        .Q(\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall3_r_reg[5] [47]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[60] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(rd_data[60]),
        .Q(\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall3_r_reg[5] [48]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[61] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(rd_data[61]),
        .Q(\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall3_r_reg[5] [49]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[62] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(rd_data[62]),
        .Q(\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall3_r_reg[5] [50]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[63] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(rd_data[63]),
        .Q(\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall3_r_reg[5] [51]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[64] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(rd_data[64]),
        .Q(\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall3_r_reg[5] [52]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[65] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(rd_data[65]),
        .Q(\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall3_r_reg[5] [53]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[66] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(rd_data[66]),
        .Q(\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall3_r_reg[5] [54]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(rd_data[67]),
        .Q(\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall3_r_reg[5] [55]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[68] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(rd_data[68]),
        .Q(\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall3_r_reg[5] [56]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[69] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(rd_data[69]),
        .Q(\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall3_r_reg[5] [57]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[6] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(rd_data[6]),
        .Q(\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall3_r_reg[5] [0]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[70] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(rd_data[70]),
        .Q(\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall3_r_reg[5] [58]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(rd_data[71]),
        .Q(\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall3_r_reg[5] [59]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[72] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(rd_data[72]),
        .Q(\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall3_r_reg[5] [60]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[73] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(rd_data[73]),
        .Q(\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall3_r_reg[5] [61]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[74] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(rd_data[74]),
        .Q(\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall3_r_reg[5] [62]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[75] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(rd_data[75]),
        .Q(\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall3_r_reg[5] [63]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[76] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(rd_data[76]),
        .Q(\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall3_r_reg[5] [64]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[77] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(rd_data[77]),
        .Q(\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall3_r_reg[5] [65]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[78] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(rd_data[78]),
        .Q(\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall3_r_reg[5] [66]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(rd_data[79]),
        .Q(\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall3_r_reg[5] [67]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[7] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(rd_data[7]),
        .Q(\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall3_r_reg[5] [1]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[8] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(rd_data[8]),
        .Q(\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall3_r_reg[5] [2]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[9] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(rd_data[9]),
        .Q(\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall3_r_reg[5] [3]),
        .R(1'b0));
  Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_ddr_if_post_fifo_3 \dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo 
       (.\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] (if_empty_r),
        .\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 (\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_1 ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79] ({\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall3_r_reg[5] [67:12],\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall3_r_reg[5] [9:2]}),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79]_0 (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79]_0 ),
        .if_empty_r_0(if_empty_r_0),
        .ififo_rst(ififo_rst),
        .in(in),
        .init_complete_r1_timing_reg(init_complete_r1_timing_reg),
        .my_empty(my_empty),
        .out(out),
        .p_1_in(p_1_in),
        .phy_rddata_en(phy_rddata_en),
        .rd_active_r_reg(\rd_ptr_reg[0] [0]),
        .\rd_ptr_reg[0]_0 (\rd_ptr_reg[0] [1]),
        .\read_fifo.tail_r_reg[1] (\read_fifo.tail_r_reg[1] ),
        .sys_rst(sys_rst),
        .\wr_ptr_reg[1]_0 (\wr_ptr_reg[1] ),
        .\wr_ptr_reg[1]_1 (\wr_ptr_reg[1]_0 ));
  FDRE #(
    .INIT(1'b1)) 
    ififo_rst_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(ififo_rst_reg0),
        .Q(ififo_rst),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  IN_FIFO #(
    .ALMOST_EMPTY_VALUE(1),
    .ALMOST_FULL_VALUE(1),
    .ARRAY_MODE("ARRAY_MODE_4_X_8"),
    .SYNCHRONOUS_MODE("FALSE")) 
    \in_fifo_gen.in_fifo 
       (.ALMOSTEMPTY(A_if_a_empty),
        .ALMOSTFULL(\in_fifo_gen.in_fifo_n_1 ),
        .D0({1'b0,1'b0,1'b0,1'b0}),
        .D1(if_d1),
        .D2({1'b0,1'b0,1'b0,1'b0}),
        .D3(if_d3),
        .D4(if_d4),
        .D5({\NLW_in_fifo_gen.in_fifo_D5_UNCONNECTED [7:4],if_d5}),
        .D6({\NLW_in_fifo_gen.in_fifo_D6_UNCONNECTED [7:4],if_d6}),
        .D7(if_d7),
        .D8(if_d8),
        .D9(if_d9),
        .EMPTY(if_empty_),
        .FULL(\in_fifo_gen.in_fifo_n_3 ),
        .Q0(rd_data[7:0]),
        .Q1(rd_data[15:8]),
        .Q2(rd_data[23:16]),
        .Q3(rd_data[31:24]),
        .Q4(rd_data[39:32]),
        .Q5(rd_data[47:40]),
        .Q6(rd_data[55:48]),
        .Q7(rd_data[63:56]),
        .Q8(rd_data[71:64]),
        .Q9(rd_data[79:72]),
        .RDCLK(sys_rst),
        .RDEN(1'b1),
        .RESET(ififo_rst),
        .WRCLK(iserdes_clkdiv),
        .WREN(ififo_wr_enable));
  Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_ddr_of_pre_fifo__parameterized2 \of_pre_fifo_gen.u_ddr_of_pre_fifo 
       (.A_of_full(A_of_full),
        .D0({\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_6 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_7 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_8 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_9 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_10 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_11 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_12 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_13 }),
        .Q(Q),
        .calib_wrdata_en(calib_wrdata_en),
        .init_calib_complete_reg_rep__4(init_calib_complete_reg_rep__4),
        .init_calib_complete_reg_rep__8(init_calib_complete_reg_rep__8),
        .mc_wrdata_en(mc_wrdata_en),
        .mux_wrdata_en(mux_wrdata_en),
        .\my_empty_reg[1]_0 (\my_empty_reg[1] ),
        .\my_empty_reg[7]_0 (\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_4 ),
        .ofifo_rst(ofifo_rst),
        .phy_mc_data_full(phy_mc_data_full),
        .\rd_ptr_reg[3]_0 (\rd_ptr_reg[3] ),
        .\rd_ptr_timing_reg[2]_0 (\rd_ptr_timing_reg[2] ),
        .\rd_ptr_timing_reg[2]_1 (\rd_ptr_timing_reg[2]_0 ),
        .\rd_ptr_timing_reg[2]_2 (\rd_ptr_timing_reg[2]_1 ),
        .\rd_ptr_timing_reg[2]_3 (\rd_ptr_timing_reg[2]_2 ),
        .sys_rst(sys_rst),
        .wr_en_2(wr_en_2),
        .\wr_ptr_timing_reg[2]_0 (\wr_ptr_timing_reg[2] ));
  FDRE #(
    .INIT(1'b1)) 
    ofifo_rst_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(ofifo_rst_reg0),
        .Q(ofifo_rst),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  OUT_FIFO #(
    .ALMOST_EMPTY_VALUE(1),
    .ALMOST_FULL_VALUE(1),
    .ARRAY_MODE("ARRAY_MODE_8_X_4"),
    .OUTPUT_DISABLE("FALSE"),
    .SYNCHRONOUS_MODE("FALSE")) 
    out_fifo
       (.ALMOSTEMPTY(out_fifo_n_0),
        .ALMOSTFULL(A_of_a_full),
        .D0({\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_6 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_7 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_8 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_9 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_10 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_11 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_12 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_13 }),
        .D1(D1),
        .D2(D2),
        .D3(D3),
        .D4(D4),
        .D5(D5),
        .D6(D6),
        .D7(D7),
        .D8(D8),
        .D9(D9),
        .EMPTY(out_fifo_n_2),
        .FULL(A_of_full),
        .Q0(of_dqbus[3:0]),
        .Q1(of_dqbus[7:4]),
        .Q2(of_dqbus[11:8]),
        .Q3(of_dqbus[15:12]),
        .Q4(of_dqbus[19:16]),
        .Q5({NLW_out_fifo_Q5_UNCONNECTED[7:4],of_dqbus[23:20]}),
        .Q6({NLW_out_fifo_Q6_UNCONNECTED[7:4],of_dqbus[27:24]}),
        .Q7(of_dqbus[31:28]),
        .Q8(of_dqbus[35:32]),
        .Q9(of_dqbus[39:36]),
        .RDCLK(oserdes_clkdiv),
        .RDEN(po_rd_enable),
        .RESET(ofifo_rst),
        .WRCLK(sys_rst),
        .WREN(\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_4 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  PHASER_IN_PHY #(
    .BURST_MODE("TRUE"),
    .CLKOUT_DIV(2),
    .DQS_BIAS_MODE("FALSE"),
    .DQS_FIND_PATTERN(3'b000),
    .FINE_DELAY(33),
    .FREQ_REF_DIV("DIV2"),
    .IS_RST_INVERTED(1'b0),
    .MEMREFCLK_PERIOD(3.333000),
    .OUTPUT_CLK_SRC("DELAYED_REF"),
    .PHASEREFCLK_PERIOD(3.333000),
    .REFCLK_PERIOD(1.666500),
    .SEL_CLK_OFFSET(6),
    .SYNC_IN_DIV_RST("TRUE"),
    .WR_CYCLES("FALSE")) 
    \phaser_in_gen.phaser_in 
       (.BURSTPENDINGPHY(INBURSTPENDING),
        .COUNTERLOADEN(\gen_byte_sel_div2.calib_in_common_reg ),
        .COUNTERLOADVAL(COUNTERLOADVAL),
        .COUNTERREADEN(\calib_sel_reg[1] ),
        .COUNTERREADVAL(COUNTERREADVAL),
        .DQSFOUND(pi_dqs_found_lanes),
        .DQSOUTOFRANGE(A_pi_dqs_out_of_range),
        .ENCALIBPHY(PCENABLECALIB),
        .FINEENABLE(\gen_byte_sel_div2.calib_in_common_reg_0 ),
        .FINEINC(\gen_byte_sel_div2.calib_in_common_reg_1 ),
        .FINEOVERFLOW(A_pi_fine_overflow),
        .FREQREFCLK(freq_refclk),
        .ICLK(\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 ),
        .ICLKDIV(iserdes_clkdiv),
        .ISERDESRST(\phaser_in_gen.phaser_in_n_5 ),
        .MEMREFCLK(mem_refclk),
        .PHASELOCKED(\phaser_in_gen.phaser_in_n_6 ),
        .PHASEREFCLK(mem_dqs_in),
        .RANKSELPHY(INRANKA),
        .RCLK(\phaser_in_gen.phaser_in_n_7 ),
        .RST(A_rst_primitives_reg),
        .RSTDQSFIND(\gen_byte_sel_div2.calib_in_common_reg_2 ),
        .SYNCIN(sync_pulse),
        .SYSCLK(sys_rst),
        .WRENABLE(ififo_wr_enable));
  (* BOX_TYPE = "PRIMITIVE" *) 
  PHASER_OUT_PHY #(
    .CLKOUT_DIV(2),
    .COARSE_BYPASS("FALSE"),
    .COARSE_DELAY(0),
    .DATA_CTL_N("TRUE"),
    .DATA_RD_CYCLES("FALSE"),
    .FINE_DELAY(60),
    .IS_RST_INVERTED(1'b0),
    .MEMREFCLK_PERIOD(3.333000),
    .OCLKDELAY_INV("FALSE"),
    .OCLK_DELAY(0),
    .OUTPUT_CLK_SRC("DELAYED_REF"),
    .PHASEREFCLK_PERIOD(1.000000),
    .PO(3'b111),
    .REFCLK_PERIOD(1.666500),
    .SYNC_IN_DIV_RST("TRUE")) 
    phaser_out
       (.BURSTPENDINGPHY(OUTBURSTPENDING),
        .COARSEENABLE(\gen_byte_sel_div2.calib_in_common_reg_3 ),
        .COARSEINC(\calib_sel_reg[1] ),
        .COARSEOVERFLOW(A_po_coarse_overflow),
        .COUNTERLOADEN(1'b0),
        .COUNTERLOADVAL({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .COUNTERREADEN(\calib_sel_reg[1] ),
        .COUNTERREADVAL(A_po_counter_read_val),
        .CTSBUS(oserdes_dqs_ts),
        .DQSBUS(oserdes_dqs),
        .DTSBUS(oserdes_dq_ts),
        .ENCALIBPHY(PCENABLECALIB),
        .FINEENABLE(\gen_byte_sel_div2.calib_in_common_reg_4 ),
        .FINEINC(\gen_byte_sel_div2.calib_in_common_reg_5 ),
        .FINEOVERFLOW(A_po_fine_overflow),
        .FREQREFCLK(freq_refclk),
        .MEMREFCLK(mem_refclk),
        .OCLK(oserdes_clk),
        .OCLKDELAYED(oserdes_clk_delayed),
        .OCLKDIV(oserdes_clkdiv),
        .OSERDESRST(po_oserdes_rst),
        .PHASEREFCLK(NLW_phaser_out_PHASEREFCLK_UNCONNECTED),
        .RDENABLE(po_rd_enable),
        .RST(A_rst_primitives_reg),
        .SELFINEOCLKDELAY(1'b0),
        .SYNCIN(sync_pulse),
        .SYSCLK(sys_rst));
  LUT2 #(
    .INIT(4'h8)) 
    pi_phase_locked_all_inferred_i_1
       (.I0(\phaser_in_gen.phaser_in_n_6 ),
        .I1(A_rst_primitives_reg_0),
        .O(in0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_0_ddr_byte_lane" *) 
module Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_ddr_byte_lane__parameterized0
   (ofifo_rst,
    \rd_ptr_timing_reg[2] ,
    \rd_ptr_timing_reg[2]_0 ,
    \rd_ptr_timing_reg[2]_1 ,
    \rd_ptr_timing_reg[2]_2 ,
    wr_en_4,
    \my_empty_reg[1] ,
    phy_mc_cmd_full,
    Q,
    mem_dq_out,
    OUTBURSTPENDING,
    \gen_byte_sel_div2.calib_in_common_reg ,
    \calib_zero_ctrl_reg[0] ,
    \gen_byte_sel_div2.calib_in_common_reg_0 ,
    \gen_byte_sel_div2.calib_in_common_reg_1 ,
    freq_refclk,
    mem_refclk,
    A_rst_primitives_reg,
    sync_pulse,
    sys_rst,
    PCENABLECALIB,
    \gen_no_mirror.div_clk_loop[0].phy_address_reg[12] ,
    \gen_no_mirror.div_clk_loop[0].phy_address_reg[2] ,
    \gen_no_mirror.div_clk_loop[0].phy_address_reg[3] ,
    init_calib_complete_reg_rep__5,
    \cmd_pipe_plus.mc_ras_n_reg[2] ,
    \gen_no_mirror.div_clk_loop[0].phy_address_reg[10] ,
    \gen_no_mirror.div_clk_loop[0].phy_bank_reg[0] ,
    \gen_no_mirror.div_clk_loop[0].phy_address_reg[1] ,
    \gen_no_mirror.div_clk_loop[0].phy_address_reg[5] ,
    \gen_no_mirror.div_clk_loop[0].phy_address_reg[9] ,
    calib_cmd_wren,
    init_calib_complete_reg_rep__5_0,
    mux_cmd_wren,
    \rd_ptr_reg[3] ,
    init_calib_complete_reg_rep__4,
    D_of_full);
  output ofifo_rst;
  output \rd_ptr_timing_reg[2] ;
  output \rd_ptr_timing_reg[2]_0 ;
  output \rd_ptr_timing_reg[2]_1 ;
  output \rd_ptr_timing_reg[2]_2 ;
  output wr_en_4;
  output \my_empty_reg[1] ;
  output phy_mc_cmd_full;
  output [3:0]Q;
  output [11:0]mem_dq_out;
  input [0:0]OUTBURSTPENDING;
  input \gen_byte_sel_div2.calib_in_common_reg ;
  input \calib_zero_ctrl_reg[0] ;
  input \gen_byte_sel_div2.calib_in_common_reg_0 ;
  input \gen_byte_sel_div2.calib_in_common_reg_1 ;
  input freq_refclk;
  input mem_refclk;
  input A_rst_primitives_reg;
  input sync_pulse;
  input sys_rst;
  input [1:0]PCENABLECALIB;
  input [3:0]\gen_no_mirror.div_clk_loop[0].phy_address_reg[12] ;
  input [3:0]\gen_no_mirror.div_clk_loop[0].phy_address_reg[2] ;
  input [3:0]\gen_no_mirror.div_clk_loop[0].phy_address_reg[3] ;
  input [3:0]init_calib_complete_reg_rep__5;
  input [2:0]\cmd_pipe_plus.mc_ras_n_reg[2] ;
  input [7:0]\gen_no_mirror.div_clk_loop[0].phy_address_reg[10] ;
  input [7:0]\gen_no_mirror.div_clk_loop[0].phy_bank_reg[0] ;
  input [3:0]\gen_no_mirror.div_clk_loop[0].phy_address_reg[1] ;
  input [3:0]\gen_no_mirror.div_clk_loop[0].phy_address_reg[5] ;
  input [3:0]\gen_no_mirror.div_clk_loop[0].phy_address_reg[9] ;
  input calib_cmd_wren;
  input init_calib_complete_reg_rep__5_0;
  input mux_cmd_wren;
  input [32:0]\rd_ptr_reg[3] ;
  input init_calib_complete_reg_rep__4;
  input D_of_full;

  wire A_rst_primitives_reg;
  wire B_of_a_full;
  wire B_of_full;
  wire B_po_coarse_overflow;
  wire [8:0]B_po_counter_read_val;
  wire B_po_fine_overflow;
  wire D_of_full;
  wire [0:0]OUTBURSTPENDING;
  wire [1:0]PCENABLECALIB;
  wire [3:0]Q;
  wire calib_cmd_wren;
  wire \calib_zero_ctrl_reg[0] ;
  wire [2:0]\cmd_pipe_plus.mc_ras_n_reg[2] ;
  wire freq_refclk;
  wire \gen_byte_sel_div2.calib_in_common_reg ;
  wire \gen_byte_sel_div2.calib_in_common_reg_0 ;
  wire \gen_byte_sel_div2.calib_in_common_reg_1 ;
  wire [7:0]\gen_no_mirror.div_clk_loop[0].phy_address_reg[10] ;
  wire [3:0]\gen_no_mirror.div_clk_loop[0].phy_address_reg[12] ;
  wire [3:0]\gen_no_mirror.div_clk_loop[0].phy_address_reg[1] ;
  wire [3:0]\gen_no_mirror.div_clk_loop[0].phy_address_reg[2] ;
  wire [3:0]\gen_no_mirror.div_clk_loop[0].phy_address_reg[3] ;
  wire [3:0]\gen_no_mirror.div_clk_loop[0].phy_address_reg[5] ;
  wire [3:0]\gen_no_mirror.div_clk_loop[0].phy_address_reg[9] ;
  wire [7:0]\gen_no_mirror.div_clk_loop[0].phy_bank_reg[0] ;
  wire init_calib_complete_reg_rep__4;
  wire [3:0]init_calib_complete_reg_rep__5;
  wire init_calib_complete_reg_rep__5_0;
  wire [11:0]mem_dq_out;
  wire mem_refclk;
  wire mux_cmd_wren;
  wire \my_empty_reg[1] ;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_10 ;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_11 ;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_12 ;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_13 ;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_14 ;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_15 ;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_16 ;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_17 ;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_18 ;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_19 ;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_20 ;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_21 ;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_22 ;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_23 ;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_24 ;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_25 ;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_26 ;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_27 ;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_28 ;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_29 ;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_30 ;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_31 ;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_32 ;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_33 ;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_34 ;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_35 ;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_36 ;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_37 ;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_38 ;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_39 ;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_6 ;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_7 ;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_8 ;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_9 ;
  wire [3:0]of_q0;
  wire [3:0]of_q1;
  wire [3:0]of_q2;
  wire [3:0]of_q3;
  wire [3:0]of_q4;
  wire [7:0]of_q5;
  wire [7:0]of_q6;
  wire [3:0]of_q7;
  wire [3:0]of_q8;
  wire [3:0]of_q9;
  wire ofifo_rst;
  wire oserdes_clk;
  wire oserdes_clk_delayed;
  wire oserdes_clkdiv;
  wire [1:0]oserdes_dq_ts;
  wire [1:0]oserdes_dqs;
  wire [1:0]oserdes_dqs_ts;
  wire out_fifo_n_0;
  wire out_fifo_n_2;
  wire phy_mc_cmd_full;
  wire po_oserdes_rst;
  wire po_rd_enable;
  wire [32:0]\rd_ptr_reg[3] ;
  wire \rd_ptr_timing_reg[2] ;
  wire \rd_ptr_timing_reg[2]_0 ;
  wire \rd_ptr_timing_reg[2]_1 ;
  wire \rd_ptr_timing_reg[2]_2 ;
  wire sync_pulse;
  wire sys_rst;
  wire wr_en_4;
  wire NLW_phaser_out_PHASEREFCLK_UNCONNECTED;

  Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_ddr_byte_group_io__parameterized0 ddr_byte_group_io
       (.mem_dq_out(mem_dq_out),
        .oserdes_clk(oserdes_clk),
        .oserdes_clkdiv(oserdes_clkdiv),
        .oserdes_dq({of_q6[7:4],of_q5[7:4],of_q9,of_q8,of_q7,of_q6[3:0],of_q5[3:0],of_q4,of_q3,of_q2,of_q1,of_q0}),
        .po_oserdes_rst(po_oserdes_rst));
  Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_ddr_of_pre_fifo__parameterized3 \of_pre_fifo_gen.u_ddr_of_pre_fifo 
       (.B_of_full(B_of_full),
        .D0({\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_12 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_13 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_14 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_15 }),
        .D1({\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_16 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_17 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_18 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_19 }),
        .D2({\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_20 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_21 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_22 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_23 }),
        .D3({\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_24 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_25 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_26 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_27 }),
        .D4({\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_6 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_7 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_8 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_9 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_10 }),
        .D7({\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_28 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_29 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_30 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_31 }),
        .D8({\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_32 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_33 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_34 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_35 }),
        .D9({\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_36 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_37 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_38 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_39 }),
        .Q(Q),
        .SR(ofifo_rst),
        .calib_cmd_wren(calib_cmd_wren),
        .init_calib_complete_reg_rep__4(init_calib_complete_reg_rep__4),
        .init_calib_complete_reg_rep__5(init_calib_complete_reg_rep__5_0),
        .mux_cmd_wren(mux_cmd_wren),
        .\my_empty_reg[1]_0 (\my_empty_reg[1] ),
        .\my_empty_reg[6]_0 (\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_11 ),
        .\rd_ptr_reg[3]_0 (\rd_ptr_reg[3] ),
        .\rd_ptr_timing_reg[2]_0 (\rd_ptr_timing_reg[2] ),
        .\rd_ptr_timing_reg[2]_1 (\rd_ptr_timing_reg[2]_0 ),
        .\rd_ptr_timing_reg[2]_2 (\rd_ptr_timing_reg[2]_1 ),
        .\rd_ptr_timing_reg[2]_3 (\rd_ptr_timing_reg[2]_2 ),
        .sys_rst(sys_rst),
        .wr_en_4(wr_en_4));
  FDRE #(
    .INIT(1'b1)) 
    ofifo_rst_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(A_rst_primitives_reg),
        .Q(ofifo_rst),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  OUT_FIFO #(
    .ALMOST_EMPTY_VALUE(1),
    .ALMOST_FULL_VALUE(1),
    .ARRAY_MODE("ARRAY_MODE_4_X_4"),
    .OUTPUT_DISABLE("FALSE"),
    .SYNCHRONOUS_MODE("FALSE")) 
    out_fifo
       (.ALMOSTEMPTY(out_fifo_n_0),
        .ALMOSTFULL(B_of_a_full),
        .D0({\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_12 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_13 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_14 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_15 ,\gen_no_mirror.div_clk_loop[0].phy_address_reg[12] }),
        .D1({\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_16 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_17 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_18 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_19 ,\gen_no_mirror.div_clk_loop[0].phy_address_reg[2] }),
        .D2({\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_20 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_21 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_22 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_23 ,\gen_no_mirror.div_clk_loop[0].phy_address_reg[3] }),
        .D3({\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_24 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_25 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_26 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_27 ,init_calib_complete_reg_rep__5}),
        .D4({\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_6 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_7 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_8 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_9 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_10 ,\cmd_pipe_plus.mc_ras_n_reg[2] }),
        .D5(\gen_no_mirror.div_clk_loop[0].phy_address_reg[10] ),
        .D6(\gen_no_mirror.div_clk_loop[0].phy_bank_reg[0] ),
        .D7({\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_28 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_29 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_30 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_31 ,\gen_no_mirror.div_clk_loop[0].phy_address_reg[1] }),
        .D8({\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_32 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_33 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_34 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_35 ,\gen_no_mirror.div_clk_loop[0].phy_address_reg[5] }),
        .D9({\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_36 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_37 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_38 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_39 ,\gen_no_mirror.div_clk_loop[0].phy_address_reg[9] }),
        .EMPTY(out_fifo_n_2),
        .FULL(B_of_full),
        .Q0(of_q0),
        .Q1(of_q1),
        .Q2(of_q2),
        .Q3(of_q3),
        .Q4(of_q4),
        .Q5(of_q5),
        .Q6(of_q6),
        .Q7(of_q7),
        .Q8(of_q8),
        .Q9(of_q9),
        .RDCLK(oserdes_clkdiv),
        .RDEN(po_rd_enable),
        .RESET(ofifo_rst),
        .WRCLK(sys_rst),
        .WREN(\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_11 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  PHASER_OUT_PHY #(
    .CLKOUT_DIV(4),
    .COARSE_BYPASS("FALSE"),
    .COARSE_DELAY(0),
    .DATA_CTL_N("FALSE"),
    .DATA_RD_CYCLES("FALSE"),
    .FINE_DELAY(60),
    .IS_RST_INVERTED(1'b0),
    .MEMREFCLK_PERIOD(3.333000),
    .OCLKDELAY_INV("FALSE"),
    .OCLK_DELAY(0),
    .OUTPUT_CLK_SRC("DELAYED_REF"),
    .PHASEREFCLK_PERIOD(1.000000),
    .PO(3'b111),
    .REFCLK_PERIOD(1.666500),
    .SYNC_IN_DIV_RST("TRUE")) 
    phaser_out
       (.BURSTPENDINGPHY(OUTBURSTPENDING),
        .COARSEENABLE(\gen_byte_sel_div2.calib_in_common_reg ),
        .COARSEINC(\calib_zero_ctrl_reg[0] ),
        .COARSEOVERFLOW(B_po_coarse_overflow),
        .COUNTERLOADEN(1'b0),
        .COUNTERLOADVAL({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .COUNTERREADEN(\calib_zero_ctrl_reg[0] ),
        .COUNTERREADVAL(B_po_counter_read_val),
        .CTSBUS(oserdes_dqs_ts),
        .DQSBUS(oserdes_dqs),
        .DTSBUS(oserdes_dq_ts),
        .ENCALIBPHY(PCENABLECALIB),
        .FINEENABLE(\gen_byte_sel_div2.calib_in_common_reg_0 ),
        .FINEINC(\gen_byte_sel_div2.calib_in_common_reg_1 ),
        .FINEOVERFLOW(B_po_fine_overflow),
        .FREQREFCLK(freq_refclk),
        .MEMREFCLK(mem_refclk),
        .OCLK(oserdes_clk),
        .OCLKDELAYED(oserdes_clk_delayed),
        .OCLKDIV(oserdes_clkdiv),
        .OSERDESRST(po_oserdes_rst),
        .PHASEREFCLK(NLW_phaser_out_PHASEREFCLK_UNCONNECTED),
        .RDENABLE(po_rd_enable),
        .RST(A_rst_primitives_reg),
        .SELFINEOCLKDELAY(1'b0),
        .SYNCIN(sync_pulse),
        .SYSCLK(sys_rst));
  LUT2 #(
    .INIT(4'hE)) 
    phy_mc_cmd_full_r_i_1
       (.I0(B_of_full),
        .I1(D_of_full),
        .O(phy_mc_cmd_full));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_0_ddr_byte_lane" *) 
module Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_ddr_byte_lane__parameterized1
   (\rd_ptr_timing_reg[1] ,
    pi_dqs_found_lanes,
    \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 ,
    pi_phase_locked_all_r1_reg,
    mem_dqs_out,
    mem_dqs_ts,
    out_dq_13,
    mem_dq_ts,
    out_dq_8,
    out_dq_15,
    out_dq_12,
    out_dq_10,
    out_dq_9,
    out_dq_11,
    out_dq_14,
    out_dm_1,
    if_empty_r,
    \rd_ptr_reg[0] ,
    \rd_ptr_timing_reg[2] ,
    \rd_ptr_timing_reg[2]_0 ,
    \rd_ptr_timing_reg[2]_1 ,
    \rd_ptr_timing_reg[2]_2 ,
    \my_empty_reg[1] ,
    wr_en,
    \gen_mux_rd[6].mux_rd_fall3_r_reg[6] ,
    Q,
    \gen_mux_rd[6].mux_rd_rise3_r_reg[6] ,
    \gen_mux_rd[6].mux_rd_fall2_r_reg[6] ,
    \gen_mux_rd[6].mux_rd_rise2_r_reg[6] ,
    \gen_mux_rd[6].mux_rd_fall1_r_reg[6] ,
    \gen_mux_rd[6].mux_rd_rise1_r_reg[6] ,
    \gen_mux_rd[6].mux_rd_fall0_r_reg[6] ,
    \gen_mux_rd[6].mux_rd_rise0_r_reg[6] ,
    \gen_mux_rd[3].mux_rd_fall3_r_reg[3] ,
    \gen_mux_rd[3].mux_rd_rise3_r_reg[3] ,
    \gen_mux_rd[3].mux_rd_fall2_r_reg[3] ,
    \gen_mux_rd[3].mux_rd_rise2_r_reg[3] ,
    \gen_mux_rd[3].mux_rd_fall1_r_reg[3] ,
    \gen_mux_rd[3].mux_rd_rise1_r_reg[3] ,
    \gen_mux_rd[3].mux_rd_fall0_r_reg[3] ,
    \gen_mux_rd[3].mux_rd_rise0_r_reg[3] ,
    \gen_mux_rd[1].mux_rd_fall3_r_reg[1] ,
    \gen_mux_rd[1].mux_rd_rise3_r_reg[1] ,
    \gen_mux_rd[1].mux_rd_fall2_r_reg[1] ,
    \gen_mux_rd[1].mux_rd_rise2_r_reg[1] ,
    \gen_mux_rd[1].mux_rd_fall1_r_reg[1] ,
    \gen_mux_rd[1].mux_rd_rise1_r_reg[1] ,
    \gen_mux_rd[1].mux_rd_fall0_r_reg[1] ,
    \gen_mux_rd[1].mux_rd_rise0_r_reg[1] ,
    \gen_mux_rd[2].mux_rd_fall3_r_reg[2] ,
    \gen_mux_rd[2].mux_rd_rise3_r_reg[2] ,
    \gen_mux_rd[2].mux_rd_fall2_r_reg[2] ,
    \gen_mux_rd[2].mux_rd_rise2_r_reg[2] ,
    \gen_mux_rd[2].mux_rd_fall1_r_reg[2] ,
    \gen_mux_rd[2].mux_rd_rise1_r_reg[2] ,
    \gen_mux_rd[2].mux_rd_fall0_r_reg[2] ,
    \gen_mux_rd[2].mux_rd_rise0_r_reg[2] ,
    \gen_mux_rd[4].mux_rd_fall3_r_reg[4] ,
    \gen_mux_rd[4].mux_rd_rise3_r_reg[4] ,
    \gen_mux_rd[4].mux_rd_fall2_r_reg[4] ,
    \gen_mux_rd[4].mux_rd_rise2_r_reg[4] ,
    \gen_mux_rd[4].mux_rd_fall1_r_reg[4] ,
    \gen_mux_rd[4].mux_rd_rise1_r_reg[4] ,
    \gen_mux_rd[4].mux_rd_fall0_r_reg[4] ,
    \gen_mux_rd[4].mux_rd_rise0_r_reg[4] ,
    \gen_mux_rd[7].mux_rd_fall3_r_reg[7] ,
    \gen_mux_rd[7].mux_rd_rise3_r_reg[7] ,
    \gen_mux_rd[7].mux_rd_fall2_r_reg[7] ,
    \gen_mux_rd[7].mux_rd_rise2_r_reg[7] ,
    \gen_mux_rd[7].mux_rd_fall1_r_reg[7] ,
    \gen_mux_rd[7].mux_rd_rise1_r_reg[7] ,
    \gen_mux_rd[7].mux_rd_fall0_r_reg[7] ,
    \gen_mux_rd[7].mux_rd_rise0_r_reg[7] ,
    \gen_mux_rd[0].mux_rd_fall3_r_reg[0] ,
    \gen_mux_rd[0].mux_rd_rise3_r_reg[0] ,
    \gen_mux_rd[0].mux_rd_fall2_r_reg[0] ,
    \gen_mux_rd[0].mux_rd_rise2_r_reg[0] ,
    \gen_mux_rd[0].mux_rd_fall1_r_reg[0] ,
    \gen_mux_rd[0].mux_rd_rise1_r_reg[0] ,
    \gen_mux_rd[0].mux_rd_fall0_r_reg[0] ,
    \gen_mux_rd[0].mux_rd_rise0_r_reg[0] ,
    \gen_mux_rd[5].mux_rd_fall3_r_reg[5] ,
    \gen_mux_rd[5].mux_rd_rise3_r_reg[5] ,
    \gen_mux_rd[5].mux_rd_fall2_r_reg[5] ,
    \gen_mux_rd[5].mux_rd_rise2_r_reg[5] ,
    \gen_mux_rd[5].mux_rd_fall1_r_reg[5] ,
    \gen_mux_rd[5].mux_rd_rise1_r_reg[5] ,
    \gen_mux_rd[5].mux_rd_fall0_r_reg[5] ,
    \gen_mux_rd[5].mux_rd_rise0_r_reg[5] ,
    rd_data_en,
    \read_fifo.fifo_out_data_r_reg[6] ,
    \read_fifo.tail_r_reg[0] ,
    \entry_cnt_reg[4] ,
    wr_en_3,
    \rd_ptr_timing_reg[1]_0 ,
    \wr_ptr_reg[1] ,
    \wr_ptr_reg[1]_0 ,
    \s_axi_rdata[127] ,
    \wr_ptr_timing_reg[2] ,
    D,
    \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall3_r_reg[6] ,
    \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise3_r_reg[6] ,
    \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall2_r_reg[6] ,
    \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise2_r_reg[6] ,
    \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall1_r_reg[6] ,
    \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise1_r_reg[6] ,
    \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall0_r_reg[6] ,
    \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise0_r_reg[6] ,
    \gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall3_r_reg[3] ,
    \gen_pat_match_div4.gen_pat_match[3].pat_match_rise3_r_reg[3] ,
    \gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall2_r_reg[3] ,
    \gen_mux_rd_div4.gen_mux_rd[3].mux_rd_rise2_r_reg[3] ,
    \gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall1_r_reg[3] ,
    \gen_mux_rd_div4.gen_mux_rd[3].mux_rd_rise1_r_reg[3] ,
    \gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall0_r_reg[3] ,
    \gen_mux_rd_div4.gen_mux_rd[3].mux_rd_rise0_r_reg[3] ,
    \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall3_r_reg[1] ,
    \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise3_r_reg[1] ,
    \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall2_r_reg[1] ,
    \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise2_r_reg[1] ,
    \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall1_r_reg[1] ,
    \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise1_r_reg[1] ,
    \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall0_r_reg[1] ,
    \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise0_r_reg[1] ,
    \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall3_r_reg[2] ,
    \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise3_r_reg[2] ,
    \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall2_r_reg[2] ,
    \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise2_r_reg[2] ,
    \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall1_r_reg[2] ,
    \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise1_r_reg[2] ,
    \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall0_r_reg[2] ,
    \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise0_r_reg[2] ,
    \gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall3_r_reg[4] ,
    \gen_mux_rd_div4.gen_mux_rd[4].mux_rd_rise3_r_reg[4] ,
    \gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall2_r_reg[4] ,
    \gen_pat_match_div4.gen_pat_match[4].pat_match_rise2_r_reg[4] ,
    \gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall1_r_reg[4] ,
    \gen_mux_rd_div4.gen_mux_rd[4].mux_rd_rise1_r_reg[4] ,
    \gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall0_r_reg[4] ,
    \gen_mux_rd_div4.gen_mux_rd[4].mux_rd_rise0_r_reg[4] ,
    \gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall3_r_reg[7] ,
    \gen_pat_match_div4.gen_pat_match[7].pat_match_rise3_r_reg[7] ,
    \gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall2_r_reg[7] ,
    \gen_mux_rd_div4.gen_mux_rd[7].mux_rd_rise2_r_reg[7] ,
    \gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall1_r_reg[7] ,
    \gen_mux_rd_div4.gen_mux_rd[7].mux_rd_rise1_r_reg[7] ,
    \gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall0_r_reg[7] ,
    \gen_mux_rd_div4.gen_mux_rd[7].mux_rd_rise0_r_reg[7] ,
    \gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall3_r_reg[0] ,
    \gen_mux_rd_div4.gen_mux_rd[0].mux_rd_rise3_r_reg[0] ,
    \gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall2_r_reg[0] ,
    \gen_pat_match_div4.gen_pat_match[0].pat_match_rise2_r_reg[0] ,
    \gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall1_r_reg[0] ,
    \gen_mux_rd_div4.gen_mux_rd[0].mux_rd_rise1_r_reg[0] ,
    \gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall0_r_reg[0] ,
    \gen_mux_rd_div4.gen_mux_rd[0].mux_rd_rise0_r_reg[0] ,
    \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall3_r_reg[5] ,
    \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise3_r_reg[5] ,
    \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall2_r_reg[5] ,
    \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise2_r_reg[5] ,
    \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall1_r_reg[5] ,
    \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise1_r_reg[5] ,
    \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall0_r_reg[5] ,
    \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise0_r_reg[5] ,
    INBURSTPENDING,
    \gen_byte_sel_div2.calib_in_common_reg ,
    \calib_sel_reg[1] ,
    \gen_byte_sel_div2.calib_in_common_reg_0 ,
    \gen_byte_sel_div2.calib_in_common_reg_1 ,
    freq_refclk,
    mem_refclk,
    mem_dqs_in,
    A_rst_primitives_reg,
    \gen_byte_sel_div2.calib_in_common_reg_2 ,
    sync_pulse,
    sys_rst,
    PCENABLECALIB,
    INRANKC,
    \calib_zero_inputs_reg[0] ,
    OUTBURSTPENDING,
    \gen_byte_sel_div2.calib_in_common_reg_3 ,
    \gen_byte_sel_div2.calib_in_common_reg_4 ,
    \gen_byte_sel_div2.calib_in_common_reg_5 ,
    D0,
    \write_buffer.wr_buf_out_data_reg[120] ,
    \write_buffer.wr_buf_out_data_reg[127] ,
    \write_buffer.wr_buf_out_data_reg[124] ,
    \write_buffer.wr_buf_out_data_reg[122] ,
    \write_buffer.wr_buf_out_data_reg[121] ,
    \write_buffer.wr_buf_out_data_reg[123] ,
    \write_buffer.wr_buf_out_data_reg[126] ,
    init_calib_complete_reg_rep__5,
    \gen_byte_sel_div2.calib_in_common_reg_6 ,
    mem_dq_in,
    idelay_inc,
    LD0_0,
    CLKB0_5,
    ififo_rst_reg0_1,
    ofifo_rst_reg0_2,
    mux_wrdata_en,
    \my_empty_reg[4] ,
    if_empty_r_0,
    mc_wrdata_en,
    init_calib_complete_reg_rep__8,
    calib_wrdata_en,
    init_calib_complete_reg_rep__4,
    \rd_ptr_reg[3] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]_0 ,
    \rd_mux_sel_r_reg[0] ,
    in,
    init_complete_r1_timing_reg,
    p_0_in,
    tail_r,
    init_calib_complete_reg_rep__7,
    calib_sel,
    COUNTERREADVAL,
    \po_stg2_wrcal_cnt_reg[0] );
  output [1:0]\rd_ptr_timing_reg[1] ;
  output [0:0]pi_dqs_found_lanes;
  output \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 ;
  output pi_phase_locked_all_r1_reg;
  output [0:0]mem_dqs_out;
  output [0:0]mem_dqs_ts;
  output out_dq_13;
  output [8:0]mem_dq_ts;
  output out_dq_8;
  output out_dq_15;
  output out_dq_12;
  output out_dq_10;
  output out_dq_9;
  output out_dq_11;
  output out_dq_14;
  output out_dm_1;
  output [0:0]if_empty_r;
  output [1:0]\rd_ptr_reg[0] ;
  output \rd_ptr_timing_reg[2] ;
  output \rd_ptr_timing_reg[2]_0 ;
  output \rd_ptr_timing_reg[2]_1 ;
  output \rd_ptr_timing_reg[2]_2 ;
  output \my_empty_reg[1] ;
  output wr_en;
  output \gen_mux_rd[6].mux_rd_fall3_r_reg[6] ;
  output [65:0]Q;
  output \gen_mux_rd[6].mux_rd_rise3_r_reg[6] ;
  output \gen_mux_rd[6].mux_rd_fall2_r_reg[6] ;
  output \gen_mux_rd[6].mux_rd_rise2_r_reg[6] ;
  output \gen_mux_rd[6].mux_rd_fall1_r_reg[6] ;
  output \gen_mux_rd[6].mux_rd_rise1_r_reg[6] ;
  output \gen_mux_rd[6].mux_rd_fall0_r_reg[6] ;
  output \gen_mux_rd[6].mux_rd_rise0_r_reg[6] ;
  output \gen_mux_rd[3].mux_rd_fall3_r_reg[3] ;
  output \gen_mux_rd[3].mux_rd_rise3_r_reg[3] ;
  output \gen_mux_rd[3].mux_rd_fall2_r_reg[3] ;
  output \gen_mux_rd[3].mux_rd_rise2_r_reg[3] ;
  output \gen_mux_rd[3].mux_rd_fall1_r_reg[3] ;
  output \gen_mux_rd[3].mux_rd_rise1_r_reg[3] ;
  output \gen_mux_rd[3].mux_rd_fall0_r_reg[3] ;
  output \gen_mux_rd[3].mux_rd_rise0_r_reg[3] ;
  output \gen_mux_rd[1].mux_rd_fall3_r_reg[1] ;
  output \gen_mux_rd[1].mux_rd_rise3_r_reg[1] ;
  output \gen_mux_rd[1].mux_rd_fall2_r_reg[1] ;
  output \gen_mux_rd[1].mux_rd_rise2_r_reg[1] ;
  output \gen_mux_rd[1].mux_rd_fall1_r_reg[1] ;
  output \gen_mux_rd[1].mux_rd_rise1_r_reg[1] ;
  output \gen_mux_rd[1].mux_rd_fall0_r_reg[1] ;
  output \gen_mux_rd[1].mux_rd_rise0_r_reg[1] ;
  output \gen_mux_rd[2].mux_rd_fall3_r_reg[2] ;
  output \gen_mux_rd[2].mux_rd_rise3_r_reg[2] ;
  output \gen_mux_rd[2].mux_rd_fall2_r_reg[2] ;
  output \gen_mux_rd[2].mux_rd_rise2_r_reg[2] ;
  output \gen_mux_rd[2].mux_rd_fall1_r_reg[2] ;
  output \gen_mux_rd[2].mux_rd_rise1_r_reg[2] ;
  output \gen_mux_rd[2].mux_rd_fall0_r_reg[2] ;
  output \gen_mux_rd[2].mux_rd_rise0_r_reg[2] ;
  output \gen_mux_rd[4].mux_rd_fall3_r_reg[4] ;
  output \gen_mux_rd[4].mux_rd_rise3_r_reg[4] ;
  output \gen_mux_rd[4].mux_rd_fall2_r_reg[4] ;
  output \gen_mux_rd[4].mux_rd_rise2_r_reg[4] ;
  output \gen_mux_rd[4].mux_rd_fall1_r_reg[4] ;
  output \gen_mux_rd[4].mux_rd_rise1_r_reg[4] ;
  output \gen_mux_rd[4].mux_rd_fall0_r_reg[4] ;
  output \gen_mux_rd[4].mux_rd_rise0_r_reg[4] ;
  output \gen_mux_rd[7].mux_rd_fall3_r_reg[7] ;
  output \gen_mux_rd[7].mux_rd_rise3_r_reg[7] ;
  output \gen_mux_rd[7].mux_rd_fall2_r_reg[7] ;
  output \gen_mux_rd[7].mux_rd_rise2_r_reg[7] ;
  output \gen_mux_rd[7].mux_rd_fall1_r_reg[7] ;
  output \gen_mux_rd[7].mux_rd_rise1_r_reg[7] ;
  output \gen_mux_rd[7].mux_rd_fall0_r_reg[7] ;
  output \gen_mux_rd[7].mux_rd_rise0_r_reg[7] ;
  output \gen_mux_rd[0].mux_rd_fall3_r_reg[0] ;
  output \gen_mux_rd[0].mux_rd_rise3_r_reg[0] ;
  output \gen_mux_rd[0].mux_rd_fall2_r_reg[0] ;
  output \gen_mux_rd[0].mux_rd_rise2_r_reg[0] ;
  output \gen_mux_rd[0].mux_rd_fall1_r_reg[0] ;
  output \gen_mux_rd[0].mux_rd_rise1_r_reg[0] ;
  output \gen_mux_rd[0].mux_rd_fall0_r_reg[0] ;
  output \gen_mux_rd[0].mux_rd_rise0_r_reg[0] ;
  output \gen_mux_rd[5].mux_rd_fall3_r_reg[5] ;
  output \gen_mux_rd[5].mux_rd_rise3_r_reg[5] ;
  output \gen_mux_rd[5].mux_rd_fall2_r_reg[5] ;
  output \gen_mux_rd[5].mux_rd_rise2_r_reg[5] ;
  output \gen_mux_rd[5].mux_rd_fall1_r_reg[5] ;
  output \gen_mux_rd[5].mux_rd_rise1_r_reg[5] ;
  output \gen_mux_rd[5].mux_rd_fall0_r_reg[5] ;
  output \gen_mux_rd[5].mux_rd_rise0_r_reg[5] ;
  output rd_data_en;
  output \read_fifo.fifo_out_data_r_reg[6] ;
  output \read_fifo.tail_r_reg[0] ;
  output [2:0]\entry_cnt_reg[4] ;
  output wr_en_3;
  output \rd_ptr_timing_reg[1]_0 ;
  output \wr_ptr_reg[1] ;
  output \wr_ptr_reg[1]_0 ;
  output [63:0]\s_axi_rdata[127] ;
  output [3:0]\wr_ptr_timing_reg[2] ;
  output [5:0]D;
  output \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall3_r_reg[6] ;
  output \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise3_r_reg[6] ;
  output \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall2_r_reg[6] ;
  output \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise2_r_reg[6] ;
  output \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall1_r_reg[6] ;
  output \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise1_r_reg[6] ;
  output \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall0_r_reg[6] ;
  output \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise0_r_reg[6] ;
  output \gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall3_r_reg[3] ;
  output \gen_pat_match_div4.gen_pat_match[3].pat_match_rise3_r_reg[3] ;
  output \gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall2_r_reg[3] ;
  output \gen_mux_rd_div4.gen_mux_rd[3].mux_rd_rise2_r_reg[3] ;
  output \gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall1_r_reg[3] ;
  output \gen_mux_rd_div4.gen_mux_rd[3].mux_rd_rise1_r_reg[3] ;
  output \gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall0_r_reg[3] ;
  output \gen_mux_rd_div4.gen_mux_rd[3].mux_rd_rise0_r_reg[3] ;
  output \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall3_r_reg[1] ;
  output \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise3_r_reg[1] ;
  output \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall2_r_reg[1] ;
  output \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise2_r_reg[1] ;
  output \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall1_r_reg[1] ;
  output \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise1_r_reg[1] ;
  output \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall0_r_reg[1] ;
  output \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise0_r_reg[1] ;
  output \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall3_r_reg[2] ;
  output \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise3_r_reg[2] ;
  output \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall2_r_reg[2] ;
  output \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise2_r_reg[2] ;
  output \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall1_r_reg[2] ;
  output \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise1_r_reg[2] ;
  output \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall0_r_reg[2] ;
  output \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise0_r_reg[2] ;
  output \gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall3_r_reg[4] ;
  output \gen_mux_rd_div4.gen_mux_rd[4].mux_rd_rise3_r_reg[4] ;
  output \gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall2_r_reg[4] ;
  output \gen_pat_match_div4.gen_pat_match[4].pat_match_rise2_r_reg[4] ;
  output \gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall1_r_reg[4] ;
  output \gen_mux_rd_div4.gen_mux_rd[4].mux_rd_rise1_r_reg[4] ;
  output \gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall0_r_reg[4] ;
  output \gen_mux_rd_div4.gen_mux_rd[4].mux_rd_rise0_r_reg[4] ;
  output \gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall3_r_reg[7] ;
  output \gen_pat_match_div4.gen_pat_match[7].pat_match_rise3_r_reg[7] ;
  output \gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall2_r_reg[7] ;
  output \gen_mux_rd_div4.gen_mux_rd[7].mux_rd_rise2_r_reg[7] ;
  output \gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall1_r_reg[7] ;
  output \gen_mux_rd_div4.gen_mux_rd[7].mux_rd_rise1_r_reg[7] ;
  output \gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall0_r_reg[7] ;
  output \gen_mux_rd_div4.gen_mux_rd[7].mux_rd_rise0_r_reg[7] ;
  output \gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall3_r_reg[0] ;
  output \gen_mux_rd_div4.gen_mux_rd[0].mux_rd_rise3_r_reg[0] ;
  output \gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall2_r_reg[0] ;
  output \gen_pat_match_div4.gen_pat_match[0].pat_match_rise2_r_reg[0] ;
  output \gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall1_r_reg[0] ;
  output \gen_mux_rd_div4.gen_mux_rd[0].mux_rd_rise1_r_reg[0] ;
  output \gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall0_r_reg[0] ;
  output \gen_mux_rd_div4.gen_mux_rd[0].mux_rd_rise0_r_reg[0] ;
  output \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall3_r_reg[5] ;
  output \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise3_r_reg[5] ;
  output \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall2_r_reg[5] ;
  output \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise2_r_reg[5] ;
  output \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall1_r_reg[5] ;
  output \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise1_r_reg[5] ;
  output \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall0_r_reg[5] ;
  output \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise0_r_reg[5] ;
  input [0:0]INBURSTPENDING;
  input \gen_byte_sel_div2.calib_in_common_reg ;
  input \calib_sel_reg[1] ;
  input \gen_byte_sel_div2.calib_in_common_reg_0 ;
  input \gen_byte_sel_div2.calib_in_common_reg_1 ;
  input freq_refclk;
  input mem_refclk;
  input [0:0]mem_dqs_in;
  input A_rst_primitives_reg;
  input \gen_byte_sel_div2.calib_in_common_reg_2 ;
  input sync_pulse;
  input sys_rst;
  input [1:0]PCENABLECALIB;
  input [1:0]INRANKC;
  input [5:0]\calib_zero_inputs_reg[0] ;
  input [0:0]OUTBURSTPENDING;
  input \gen_byte_sel_div2.calib_in_common_reg_3 ;
  input \gen_byte_sel_div2.calib_in_common_reg_4 ;
  input \gen_byte_sel_div2.calib_in_common_reg_5 ;
  input [7:0]D0;
  input [7:0]\write_buffer.wr_buf_out_data_reg[120] ;
  input [7:0]\write_buffer.wr_buf_out_data_reg[127] ;
  input [7:0]\write_buffer.wr_buf_out_data_reg[124] ;
  input [7:0]\write_buffer.wr_buf_out_data_reg[122] ;
  input [7:0]\write_buffer.wr_buf_out_data_reg[121] ;
  input [7:0]\write_buffer.wr_buf_out_data_reg[123] ;
  input [7:0]\write_buffer.wr_buf_out_data_reg[126] ;
  input [7:0]init_calib_complete_reg_rep__5;
  input \gen_byte_sel_div2.calib_in_common_reg_6 ;
  input [7:0]mem_dq_in;
  input idelay_inc;
  input LD0_0;
  input CLKB0_5;
  input ififo_rst_reg0_1;
  input ofifo_rst_reg0_2;
  input mux_wrdata_en;
  input [1:0]\my_empty_reg[4] ;
  input [0:0]if_empty_r_0;
  input mc_wrdata_en;
  input init_calib_complete_reg_rep__8;
  input calib_wrdata_en;
  input init_calib_complete_reg_rep__4;
  input [7:0]\rd_ptr_reg[3] ;
  input [63:0]\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]_0 ;
  input \rd_mux_sel_r_reg[0] ;
  input [63:0]in;
  input init_complete_r1_timing_reg;
  input p_0_in;
  input [0:0]tail_r;
  input init_calib_complete_reg_rep__7;
  input [0:0]calib_sel;
  input [5:0]COUNTERREADVAL;
  input [0:0]\po_stg2_wrcal_cnt_reg[0] ;

  wire A_rst_primitives_reg;
  wire CLKB0_5;
  wire [5:0]COUNTERREADVAL;
  wire C_if_a_empty;
  wire C_of_a_full;
  wire C_of_full;
  wire [5:0]C_pi_counter_read_val;
  wire C_pi_dqs_out_of_range;
  wire C_pi_fine_overflow;
  wire C_po_coarse_overflow;
  wire [8:0]C_po_counter_read_val;
  wire C_po_fine_overflow;
  wire [5:0]D;
  wire [7:0]D0;
  wire [0:0]INBURSTPENDING;
  wire [1:0]INRANKC;
  wire LD0_0;
  wire [0:0]OUTBURSTPENDING;
  wire [1:0]PCENABLECALIB;
  wire [65:0]Q;
  wire [0:0]calib_sel;
  wire \calib_sel_reg[1] ;
  wire calib_wrdata_en;
  wire [5:0]\calib_zero_inputs_reg[0] ;
  wire \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 ;
  wire [63:0]\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]_0 ;
  wire [2:0]\entry_cnt_reg[4] ;
  wire freq_refclk;
  wire \gen_byte_sel_div2.calib_in_common_reg ;
  wire \gen_byte_sel_div2.calib_in_common_reg_0 ;
  wire \gen_byte_sel_div2.calib_in_common_reg_1 ;
  wire \gen_byte_sel_div2.calib_in_common_reg_2 ;
  wire \gen_byte_sel_div2.calib_in_common_reg_3 ;
  wire \gen_byte_sel_div2.calib_in_common_reg_4 ;
  wire \gen_byte_sel_div2.calib_in_common_reg_5 ;
  wire \gen_byte_sel_div2.calib_in_common_reg_6 ;
  wire \gen_mux_rd[0].mux_rd_fall0_r_reg[0] ;
  wire \gen_mux_rd[0].mux_rd_fall1_r_reg[0] ;
  wire \gen_mux_rd[0].mux_rd_fall2_r_reg[0] ;
  wire \gen_mux_rd[0].mux_rd_fall3_r_reg[0] ;
  wire \gen_mux_rd[0].mux_rd_rise0_r_reg[0] ;
  wire \gen_mux_rd[0].mux_rd_rise1_r_reg[0] ;
  wire \gen_mux_rd[0].mux_rd_rise2_r_reg[0] ;
  wire \gen_mux_rd[0].mux_rd_rise3_r_reg[0] ;
  wire \gen_mux_rd[1].mux_rd_fall0_r_reg[1] ;
  wire \gen_mux_rd[1].mux_rd_fall1_r_reg[1] ;
  wire \gen_mux_rd[1].mux_rd_fall2_r_reg[1] ;
  wire \gen_mux_rd[1].mux_rd_fall3_r_reg[1] ;
  wire \gen_mux_rd[1].mux_rd_rise0_r_reg[1] ;
  wire \gen_mux_rd[1].mux_rd_rise1_r_reg[1] ;
  wire \gen_mux_rd[1].mux_rd_rise2_r_reg[1] ;
  wire \gen_mux_rd[1].mux_rd_rise3_r_reg[1] ;
  wire \gen_mux_rd[2].mux_rd_fall0_r_reg[2] ;
  wire \gen_mux_rd[2].mux_rd_fall1_r_reg[2] ;
  wire \gen_mux_rd[2].mux_rd_fall2_r_reg[2] ;
  wire \gen_mux_rd[2].mux_rd_fall3_r_reg[2] ;
  wire \gen_mux_rd[2].mux_rd_rise0_r_reg[2] ;
  wire \gen_mux_rd[2].mux_rd_rise1_r_reg[2] ;
  wire \gen_mux_rd[2].mux_rd_rise2_r_reg[2] ;
  wire \gen_mux_rd[2].mux_rd_rise3_r_reg[2] ;
  wire \gen_mux_rd[3].mux_rd_fall0_r_reg[3] ;
  wire \gen_mux_rd[3].mux_rd_fall1_r_reg[3] ;
  wire \gen_mux_rd[3].mux_rd_fall2_r_reg[3] ;
  wire \gen_mux_rd[3].mux_rd_fall3_r_reg[3] ;
  wire \gen_mux_rd[3].mux_rd_rise0_r_reg[3] ;
  wire \gen_mux_rd[3].mux_rd_rise1_r_reg[3] ;
  wire \gen_mux_rd[3].mux_rd_rise2_r_reg[3] ;
  wire \gen_mux_rd[3].mux_rd_rise3_r_reg[3] ;
  wire \gen_mux_rd[4].mux_rd_fall0_r_reg[4] ;
  wire \gen_mux_rd[4].mux_rd_fall1_r_reg[4] ;
  wire \gen_mux_rd[4].mux_rd_fall2_r_reg[4] ;
  wire \gen_mux_rd[4].mux_rd_fall3_r_reg[4] ;
  wire \gen_mux_rd[4].mux_rd_rise0_r_reg[4] ;
  wire \gen_mux_rd[4].mux_rd_rise1_r_reg[4] ;
  wire \gen_mux_rd[4].mux_rd_rise2_r_reg[4] ;
  wire \gen_mux_rd[4].mux_rd_rise3_r_reg[4] ;
  wire \gen_mux_rd[5].mux_rd_fall0_r_reg[5] ;
  wire \gen_mux_rd[5].mux_rd_fall1_r_reg[5] ;
  wire \gen_mux_rd[5].mux_rd_fall2_r_reg[5] ;
  wire \gen_mux_rd[5].mux_rd_fall3_r_reg[5] ;
  wire \gen_mux_rd[5].mux_rd_rise0_r_reg[5] ;
  wire \gen_mux_rd[5].mux_rd_rise1_r_reg[5] ;
  wire \gen_mux_rd[5].mux_rd_rise2_r_reg[5] ;
  wire \gen_mux_rd[5].mux_rd_rise3_r_reg[5] ;
  wire \gen_mux_rd[6].mux_rd_fall0_r_reg[6] ;
  wire \gen_mux_rd[6].mux_rd_fall1_r_reg[6] ;
  wire \gen_mux_rd[6].mux_rd_fall2_r_reg[6] ;
  wire \gen_mux_rd[6].mux_rd_fall3_r_reg[6] ;
  wire \gen_mux_rd[6].mux_rd_rise0_r_reg[6] ;
  wire \gen_mux_rd[6].mux_rd_rise1_r_reg[6] ;
  wire \gen_mux_rd[6].mux_rd_rise2_r_reg[6] ;
  wire \gen_mux_rd[6].mux_rd_rise3_r_reg[6] ;
  wire \gen_mux_rd[7].mux_rd_fall0_r_reg[7] ;
  wire \gen_mux_rd[7].mux_rd_fall1_r_reg[7] ;
  wire \gen_mux_rd[7].mux_rd_fall2_r_reg[7] ;
  wire \gen_mux_rd[7].mux_rd_fall3_r_reg[7] ;
  wire \gen_mux_rd[7].mux_rd_rise0_r_reg[7] ;
  wire \gen_mux_rd[7].mux_rd_rise1_r_reg[7] ;
  wire \gen_mux_rd[7].mux_rd_rise2_r_reg[7] ;
  wire \gen_mux_rd[7].mux_rd_rise3_r_reg[7] ;
  wire \gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall0_r_reg[0] ;
  wire \gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall1_r_reg[0] ;
  wire \gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall2_r_reg[0] ;
  wire \gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall3_r_reg[0] ;
  wire \gen_mux_rd_div4.gen_mux_rd[0].mux_rd_rise0_r_reg[0] ;
  wire \gen_mux_rd_div4.gen_mux_rd[0].mux_rd_rise1_r_reg[0] ;
  wire \gen_mux_rd_div4.gen_mux_rd[0].mux_rd_rise3_r_reg[0] ;
  wire \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall0_r_reg[1] ;
  wire \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall1_r_reg[1] ;
  wire \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall2_r_reg[1] ;
  wire \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall3_r_reg[1] ;
  wire \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise0_r_reg[1] ;
  wire \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise1_r_reg[1] ;
  wire \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise2_r_reg[1] ;
  wire \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise3_r_reg[1] ;
  wire \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall0_r_reg[2] ;
  wire \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall1_r_reg[2] ;
  wire \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall2_r_reg[2] ;
  wire \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall3_r_reg[2] ;
  wire \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise0_r_reg[2] ;
  wire \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise1_r_reg[2] ;
  wire \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise2_r_reg[2] ;
  wire \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise3_r_reg[2] ;
  wire \gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall0_r_reg[3] ;
  wire \gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall1_r_reg[3] ;
  wire \gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall2_r_reg[3] ;
  wire \gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall3_r_reg[3] ;
  wire \gen_mux_rd_div4.gen_mux_rd[3].mux_rd_rise0_r_reg[3] ;
  wire \gen_mux_rd_div4.gen_mux_rd[3].mux_rd_rise1_r_reg[3] ;
  wire \gen_mux_rd_div4.gen_mux_rd[3].mux_rd_rise2_r_reg[3] ;
  wire \gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall0_r_reg[4] ;
  wire \gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall1_r_reg[4] ;
  wire \gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall2_r_reg[4] ;
  wire \gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall3_r_reg[4] ;
  wire \gen_mux_rd_div4.gen_mux_rd[4].mux_rd_rise0_r_reg[4] ;
  wire \gen_mux_rd_div4.gen_mux_rd[4].mux_rd_rise1_r_reg[4] ;
  wire \gen_mux_rd_div4.gen_mux_rd[4].mux_rd_rise3_r_reg[4] ;
  wire \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall0_r_reg[5] ;
  wire \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall1_r_reg[5] ;
  wire \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall2_r_reg[5] ;
  wire \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall3_r_reg[5] ;
  wire \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise0_r_reg[5] ;
  wire \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise1_r_reg[5] ;
  wire \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise2_r_reg[5] ;
  wire \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise3_r_reg[5] ;
  wire \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall0_r_reg[6] ;
  wire \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall1_r_reg[6] ;
  wire \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall2_r_reg[6] ;
  wire \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall3_r_reg[6] ;
  wire \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise0_r_reg[6] ;
  wire \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise1_r_reg[6] ;
  wire \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise2_r_reg[6] ;
  wire \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise3_r_reg[6] ;
  wire \gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall0_r_reg[7] ;
  wire \gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall1_r_reg[7] ;
  wire \gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall2_r_reg[7] ;
  wire \gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall3_r_reg[7] ;
  wire \gen_mux_rd_div4.gen_mux_rd[7].mux_rd_rise0_r_reg[7] ;
  wire \gen_mux_rd_div4.gen_mux_rd[7].mux_rd_rise1_r_reg[7] ;
  wire \gen_mux_rd_div4.gen_mux_rd[7].mux_rd_rise2_r_reg[7] ;
  wire \gen_pat_match_div4.gen_pat_match[0].pat_match_rise2_r_reg[0] ;
  wire \gen_pat_match_div4.gen_pat_match[3].pat_match_rise3_r_reg[3] ;
  wire \gen_pat_match_div4.gen_pat_match[4].pat_match_rise2_r_reg[4] ;
  wire \gen_pat_match_div4.gen_pat_match[7].pat_match_rise3_r_reg[7] ;
  wire idelay_inc;
  wire [3:0]if_d0;
  wire [3:0]if_d1;
  wire [3:0]if_d2;
  wire [3:0]if_d4;
  wire [3:0]if_d5;
  wire [3:0]if_d6;
  wire [3:0]if_d7;
  wire [3:0]if_d8;
  wire if_empty_;
  wire [0:0]if_empty_r;
  wire [0:0]if_empty_r_0;
  wire ififo_rst;
  wire ififo_rst_reg0_1;
  wire ififo_wr_enable;
  wire [63:0]in;
  wire \in_fifo_gen.in_fifo_n_1 ;
  wire \in_fifo_gen.in_fifo_n_3 ;
  wire init_calib_complete_reg_rep__4;
  wire [7:0]init_calib_complete_reg_rep__5;
  wire init_calib_complete_reg_rep__7;
  wire init_calib_complete_reg_rep__8;
  wire init_complete_r1_timing_reg;
  wire iserdes_clkdiv;
  wire mc_wrdata_en;
  wire [7:0]mem_dq_in;
  wire [8:0]mem_dq_ts;
  wire [0:0]mem_dqs_in;
  wire [0:0]mem_dqs_out;
  wire [0:0]mem_dqs_ts;
  wire mem_refclk;
  wire mux_wrdata_en;
  wire \my_empty_reg[1] ;
  wire [1:0]\my_empty_reg[4] ;
  wire [39:0]of_dqbus;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_10 ;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_11 ;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_12 ;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_13 ;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_4 ;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_6 ;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_7 ;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_8 ;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_9 ;
  wire ofifo_rst;
  wire ofifo_rst_reg0_2;
  wire oserdes_clk;
  wire oserdes_clk_delayed;
  wire oserdes_clkdiv;
  wire [1:0]oserdes_dq_ts;
  wire [1:0]oserdes_dqs;
  wire [1:0]oserdes_dqs_ts;
  wire out_dm_1;
  wire out_dq_10;
  wire out_dq_11;
  wire out_dq_12;
  wire out_dq_13;
  wire out_dq_14;
  wire out_dq_15;
  wire out_dq_8;
  wire out_dq_9;
  wire out_fifo_n_0;
  wire out_fifo_n_2;
  wire p_0_in;
  wire \phaser_in_gen.phaser_in_n_5 ;
  wire \phaser_in_gen.phaser_in_n_7 ;
  wire [0:0]pi_dqs_found_lanes;
  wire pi_phase_locked_all_r1_reg;
  wire po_oserdes_rst;
  wire po_rd_enable;
  wire [0:0]\po_stg2_wrcal_cnt_reg[0] ;
  wire [79:0]rd_data;
  wire rd_data_en;
  wire \rd_mux_sel_r_reg[0] ;
  wire [1:0]\rd_ptr_reg[0] ;
  wire [7:0]\rd_ptr_reg[3] ;
  wire [1:0]\rd_ptr_timing_reg[1] ;
  wire \rd_ptr_timing_reg[1]_0 ;
  wire \rd_ptr_timing_reg[2] ;
  wire \rd_ptr_timing_reg[2]_0 ;
  wire \rd_ptr_timing_reg[2]_1 ;
  wire \rd_ptr_timing_reg[2]_2 ;
  wire \read_fifo.fifo_out_data_r_reg[6] ;
  wire \read_fifo.tail_r_reg[0] ;
  wire [63:0]\s_axi_rdata[127] ;
  wire sync_pulse;
  wire sys_rst;
  wire [0:0]tail_r;
  wire wr_en;
  wire wr_en_3;
  wire \wr_ptr_reg[1] ;
  wire \wr_ptr_reg[1]_0 ;
  wire [3:0]\wr_ptr_timing_reg[2] ;
  wire [7:0]\write_buffer.wr_buf_out_data_reg[120] ;
  wire [7:0]\write_buffer.wr_buf_out_data_reg[121] ;
  wire [7:0]\write_buffer.wr_buf_out_data_reg[122] ;
  wire [7:0]\write_buffer.wr_buf_out_data_reg[123] ;
  wire [7:0]\write_buffer.wr_buf_out_data_reg[124] ;
  wire [7:0]\write_buffer.wr_buf_out_data_reg[126] ;
  wire [7:0]\write_buffer.wr_buf_out_data_reg[127] ;
  wire [7:4]\NLW_in_fifo_gen.in_fifo_D5_UNCONNECTED ;
  wire [7:4]\NLW_in_fifo_gen.in_fifo_D6_UNCONNECTED ;
  wire [7:4]NLW_out_fifo_Q5_UNCONNECTED;
  wire [7:4]NLW_out_fifo_Q6_UNCONNECTED;
  wire NLW_phaser_out_PHASEREFCLK_UNCONNECTED;

  Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_ddr_byte_group_io__parameterized1 ddr_byte_group_io
       (.A_rst_primitives_reg(A_rst_primitives_reg),
        .A_rst_primitives_reg_0(\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 ),
        .CLKB0_5(CLKB0_5),
        .CTSBUS(oserdes_dqs_ts[0]),
        .D0(if_d0),
        .D1(if_d1),
        .D2(if_d2),
        .D4(if_d4),
        .D5(if_d5),
        .D6(if_d6),
        .D7(if_d7),
        .D8(if_d8),
        .DQSBUS(oserdes_dqs),
        .DTSBUS(oserdes_dq_ts),
        .LD0_0(LD0_0),
        .\gen_byte_sel_div2.calib_in_common_reg (\gen_byte_sel_div2.calib_in_common_reg_6 ),
        .idelay_inc(idelay_inc),
        .iserdes_clkdiv(iserdes_clkdiv),
        .mem_dq_in(mem_dq_in),
        .mem_dq_ts(mem_dq_ts),
        .mem_dqs_out(mem_dqs_out),
        .mem_dqs_ts(mem_dqs_ts),
        .of_dqbus({of_dqbus[39:16],of_dqbus[11:0]}),
        .oserdes_clk(oserdes_clk),
        .oserdes_clk_delayed(oserdes_clk_delayed),
        .oserdes_clkdiv(oserdes_clkdiv),
        .out_dm_1(out_dm_1),
        .out_dq_10(out_dq_10),
        .out_dq_11(out_dq_11),
        .out_dq_12(out_dq_12),
        .out_dq_13(out_dq_13),
        .out_dq_14(out_dq_14),
        .out_dq_15(out_dq_15),
        .out_dq_8(out_dq_8),
        .out_dq_9(out_dq_9),
        .po_oserdes_rst(po_oserdes_rst),
        .sys_rst(sys_rst));
  (* syn_maxfan = "3" *) 
  FDRE \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(if_empty_),
        .Q(if_empty_r),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(rd_data[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[10] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(rd_data[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[11] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(rd_data[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[12] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(rd_data[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[13] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(rd_data[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[14] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(rd_data[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[15] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(rd_data[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[16] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(rd_data[16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[17] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(rd_data[17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[18] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(rd_data[18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(rd_data[19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(rd_data[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[20] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(rd_data[20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[21] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(rd_data[21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[22] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(rd_data[22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[23] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(rd_data[23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(rd_data[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[30] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(rd_data[30]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[31] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(rd_data[31]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[32] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(rd_data[32]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[33] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(rd_data[33]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[34] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(rd_data[34]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[35] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(rd_data[35]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[36] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(rd_data[36]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[37] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(rd_data[37]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[38] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(rd_data[38]),
        .Q(Q[32]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[39] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(rd_data[39]),
        .Q(Q[33]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(rd_data[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[40] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(rd_data[40]),
        .Q(Q[34]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[41] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(rd_data[41]),
        .Q(Q[35]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[42] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(rd_data[42]),
        .Q(Q[36]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[43] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(rd_data[43]),
        .Q(Q[37]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[44] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(rd_data[44]),
        .Q(Q[38]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[45] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(rd_data[45]),
        .Q(Q[39]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[46] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(rd_data[46]),
        .Q(Q[40]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[47] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(rd_data[47]),
        .Q(Q[41]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[48] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(rd_data[48]),
        .Q(Q[42]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[49] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(rd_data[49]),
        .Q(Q[43]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[4] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(rd_data[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[50] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(rd_data[50]),
        .Q(Q[44]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[51] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(rd_data[51]),
        .Q(Q[45]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[52] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(rd_data[52]),
        .Q(Q[46]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[53] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(rd_data[53]),
        .Q(Q[47]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[54] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(rd_data[54]),
        .Q(Q[48]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[55] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(rd_data[55]),
        .Q(Q[49]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[56] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(rd_data[56]),
        .Q(Q[50]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[57] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(rd_data[57]),
        .Q(Q[51]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[58] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(rd_data[58]),
        .Q(Q[52]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(rd_data[59]),
        .Q(Q[53]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[5] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(rd_data[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[60] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(rd_data[60]),
        .Q(Q[54]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[61] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(rd_data[61]),
        .Q(Q[55]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[62] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(rd_data[62]),
        .Q(Q[56]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[63] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(rd_data[63]),
        .Q(Q[57]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[64] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(rd_data[64]),
        .Q(Q[58]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[65] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(rd_data[65]),
        .Q(Q[59]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[66] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(rd_data[66]),
        .Q(Q[60]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(rd_data[67]),
        .Q(Q[61]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[68] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(rd_data[68]),
        .Q(Q[62]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[69] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(rd_data[69]),
        .Q(Q[63]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[6] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(rd_data[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[70] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(rd_data[70]),
        .Q(Q[64]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(rd_data[71]),
        .Q(Q[65]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[7] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(rd_data[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[8] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(rd_data[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[9] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(rd_data[9]),
        .Q(Q[9]),
        .R(1'b0));
  Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_ddr_if_post_fifo \dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo 
       (.Q({Q[65:26],Q[23:0]}),
        .\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] (if_empty_r),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]_0 ),
        .\gen_mux_rd[0].mux_rd_fall0_r_reg[0] (\gen_mux_rd[0].mux_rd_fall0_r_reg[0] ),
        .\gen_mux_rd[0].mux_rd_fall1_r_reg[0] (\gen_mux_rd[0].mux_rd_fall1_r_reg[0] ),
        .\gen_mux_rd[0].mux_rd_fall2_r_reg[0] (\gen_mux_rd[0].mux_rd_fall2_r_reg[0] ),
        .\gen_mux_rd[0].mux_rd_fall3_r_reg[0] (\gen_mux_rd[0].mux_rd_fall3_r_reg[0] ),
        .\gen_mux_rd[0].mux_rd_rise0_r_reg[0] (\gen_mux_rd[0].mux_rd_rise0_r_reg[0] ),
        .\gen_mux_rd[0].mux_rd_rise1_r_reg[0] (\gen_mux_rd[0].mux_rd_rise1_r_reg[0] ),
        .\gen_mux_rd[0].mux_rd_rise2_r_reg[0] (\gen_mux_rd[0].mux_rd_rise2_r_reg[0] ),
        .\gen_mux_rd[0].mux_rd_rise3_r_reg[0] (\gen_mux_rd[0].mux_rd_rise3_r_reg[0] ),
        .\gen_mux_rd[1].mux_rd_fall0_r_reg[1] (\gen_mux_rd[1].mux_rd_fall0_r_reg[1] ),
        .\gen_mux_rd[1].mux_rd_fall1_r_reg[1] (\gen_mux_rd[1].mux_rd_fall1_r_reg[1] ),
        .\gen_mux_rd[1].mux_rd_fall2_r_reg[1] (\gen_mux_rd[1].mux_rd_fall2_r_reg[1] ),
        .\gen_mux_rd[1].mux_rd_fall3_r_reg[1] (\gen_mux_rd[1].mux_rd_fall3_r_reg[1] ),
        .\gen_mux_rd[1].mux_rd_rise0_r_reg[1] (\gen_mux_rd[1].mux_rd_rise0_r_reg[1] ),
        .\gen_mux_rd[1].mux_rd_rise1_r_reg[1] (\gen_mux_rd[1].mux_rd_rise1_r_reg[1] ),
        .\gen_mux_rd[1].mux_rd_rise2_r_reg[1] (\gen_mux_rd[1].mux_rd_rise2_r_reg[1] ),
        .\gen_mux_rd[1].mux_rd_rise3_r_reg[1] (\gen_mux_rd[1].mux_rd_rise3_r_reg[1] ),
        .\gen_mux_rd[2].mux_rd_fall0_r_reg[2] (\gen_mux_rd[2].mux_rd_fall0_r_reg[2] ),
        .\gen_mux_rd[2].mux_rd_fall1_r_reg[2] (\gen_mux_rd[2].mux_rd_fall1_r_reg[2] ),
        .\gen_mux_rd[2].mux_rd_fall2_r_reg[2] (\gen_mux_rd[2].mux_rd_fall2_r_reg[2] ),
        .\gen_mux_rd[2].mux_rd_fall3_r_reg[2] (\gen_mux_rd[2].mux_rd_fall3_r_reg[2] ),
        .\gen_mux_rd[2].mux_rd_rise0_r_reg[2] (\gen_mux_rd[2].mux_rd_rise0_r_reg[2] ),
        .\gen_mux_rd[2].mux_rd_rise1_r_reg[2] (\gen_mux_rd[2].mux_rd_rise1_r_reg[2] ),
        .\gen_mux_rd[2].mux_rd_rise2_r_reg[2] (\gen_mux_rd[2].mux_rd_rise2_r_reg[2] ),
        .\gen_mux_rd[2].mux_rd_rise3_r_reg[2] (\gen_mux_rd[2].mux_rd_rise3_r_reg[2] ),
        .\gen_mux_rd[3].mux_rd_fall0_r_reg[3] (\gen_mux_rd[3].mux_rd_fall0_r_reg[3] ),
        .\gen_mux_rd[3].mux_rd_fall1_r_reg[3] (\gen_mux_rd[3].mux_rd_fall1_r_reg[3] ),
        .\gen_mux_rd[3].mux_rd_fall2_r_reg[3] (\gen_mux_rd[3].mux_rd_fall2_r_reg[3] ),
        .\gen_mux_rd[3].mux_rd_fall3_r_reg[3] (\gen_mux_rd[3].mux_rd_fall3_r_reg[3] ),
        .\gen_mux_rd[3].mux_rd_rise0_r_reg[3] (\gen_mux_rd[3].mux_rd_rise0_r_reg[3] ),
        .\gen_mux_rd[3].mux_rd_rise1_r_reg[3] (\gen_mux_rd[3].mux_rd_rise1_r_reg[3] ),
        .\gen_mux_rd[3].mux_rd_rise2_r_reg[3] (\gen_mux_rd[3].mux_rd_rise2_r_reg[3] ),
        .\gen_mux_rd[3].mux_rd_rise3_r_reg[3] (\gen_mux_rd[3].mux_rd_rise3_r_reg[3] ),
        .\gen_mux_rd[4].mux_rd_fall0_r_reg[4] (\gen_mux_rd[4].mux_rd_fall0_r_reg[4] ),
        .\gen_mux_rd[4].mux_rd_fall1_r_reg[4] (\gen_mux_rd[4].mux_rd_fall1_r_reg[4] ),
        .\gen_mux_rd[4].mux_rd_fall2_r_reg[4] (\gen_mux_rd[4].mux_rd_fall2_r_reg[4] ),
        .\gen_mux_rd[4].mux_rd_fall3_r_reg[4] (\gen_mux_rd[4].mux_rd_fall3_r_reg[4] ),
        .\gen_mux_rd[4].mux_rd_rise0_r_reg[4] (\gen_mux_rd[4].mux_rd_rise0_r_reg[4] ),
        .\gen_mux_rd[4].mux_rd_rise1_r_reg[4] (\gen_mux_rd[4].mux_rd_rise1_r_reg[4] ),
        .\gen_mux_rd[4].mux_rd_rise2_r_reg[4] (\gen_mux_rd[4].mux_rd_rise2_r_reg[4] ),
        .\gen_mux_rd[4].mux_rd_rise3_r_reg[4] (\gen_mux_rd[4].mux_rd_rise3_r_reg[4] ),
        .\gen_mux_rd[5].mux_rd_fall0_r_reg[5] (\gen_mux_rd[5].mux_rd_fall0_r_reg[5] ),
        .\gen_mux_rd[5].mux_rd_fall1_r_reg[5] (\gen_mux_rd[5].mux_rd_fall1_r_reg[5] ),
        .\gen_mux_rd[5].mux_rd_fall2_r_reg[5] (\gen_mux_rd[5].mux_rd_fall2_r_reg[5] ),
        .\gen_mux_rd[5].mux_rd_fall3_r_reg[5] (\gen_mux_rd[5].mux_rd_fall3_r_reg[5] ),
        .\gen_mux_rd[5].mux_rd_rise0_r_reg[5] (\gen_mux_rd[5].mux_rd_rise0_r_reg[5] ),
        .\gen_mux_rd[5].mux_rd_rise1_r_reg[5] (\gen_mux_rd[5].mux_rd_rise1_r_reg[5] ),
        .\gen_mux_rd[5].mux_rd_rise2_r_reg[5] (\gen_mux_rd[5].mux_rd_rise2_r_reg[5] ),
        .\gen_mux_rd[5].mux_rd_rise3_r_reg[5] (\gen_mux_rd[5].mux_rd_rise3_r_reg[5] ),
        .\gen_mux_rd[6].mux_rd_fall0_r_reg[6] (\gen_mux_rd[6].mux_rd_fall0_r_reg[6] ),
        .\gen_mux_rd[6].mux_rd_fall1_r_reg[6] (\gen_mux_rd[6].mux_rd_fall1_r_reg[6] ),
        .\gen_mux_rd[6].mux_rd_fall2_r_reg[6] (\gen_mux_rd[6].mux_rd_fall2_r_reg[6] ),
        .\gen_mux_rd[6].mux_rd_fall3_r_reg[6] (\gen_mux_rd[6].mux_rd_fall3_r_reg[6] ),
        .\gen_mux_rd[6].mux_rd_rise0_r_reg[6] (\gen_mux_rd[6].mux_rd_rise0_r_reg[6] ),
        .\gen_mux_rd[6].mux_rd_rise1_r_reg[6] (\gen_mux_rd[6].mux_rd_rise1_r_reg[6] ),
        .\gen_mux_rd[6].mux_rd_rise2_r_reg[6] (\gen_mux_rd[6].mux_rd_rise2_r_reg[6] ),
        .\gen_mux_rd[6].mux_rd_rise3_r_reg[6] (\gen_mux_rd[6].mux_rd_rise3_r_reg[6] ),
        .\gen_mux_rd[7].mux_rd_fall0_r_reg[7] (\gen_mux_rd[7].mux_rd_fall0_r_reg[7] ),
        .\gen_mux_rd[7].mux_rd_fall1_r_reg[7] (\gen_mux_rd[7].mux_rd_fall1_r_reg[7] ),
        .\gen_mux_rd[7].mux_rd_fall2_r_reg[7] (\gen_mux_rd[7].mux_rd_fall2_r_reg[7] ),
        .\gen_mux_rd[7].mux_rd_fall3_r_reg[7] (\gen_mux_rd[7].mux_rd_fall3_r_reg[7] ),
        .\gen_mux_rd[7].mux_rd_rise0_r_reg[7] (\gen_mux_rd[7].mux_rd_rise0_r_reg[7] ),
        .\gen_mux_rd[7].mux_rd_rise1_r_reg[7] (\gen_mux_rd[7].mux_rd_rise1_r_reg[7] ),
        .\gen_mux_rd[7].mux_rd_rise2_r_reg[7] (\gen_mux_rd[7].mux_rd_rise2_r_reg[7] ),
        .\gen_mux_rd[7].mux_rd_rise3_r_reg[7] (\gen_mux_rd[7].mux_rd_rise3_r_reg[7] ),
        .\gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall0_r_reg[0] (\gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall0_r_reg[0] ),
        .\gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall1_r_reg[0] (\gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall1_r_reg[0] ),
        .\gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall2_r_reg[0] (\gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall2_r_reg[0] ),
        .\gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall3_r_reg[0] (\gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall3_r_reg[0] ),
        .\gen_mux_rd_div4.gen_mux_rd[0].mux_rd_rise0_r_reg[0] (\gen_mux_rd_div4.gen_mux_rd[0].mux_rd_rise0_r_reg[0] ),
        .\gen_mux_rd_div4.gen_mux_rd[0].mux_rd_rise1_r_reg[0] (\gen_mux_rd_div4.gen_mux_rd[0].mux_rd_rise1_r_reg[0] ),
        .\gen_mux_rd_div4.gen_mux_rd[0].mux_rd_rise3_r_reg[0] (\gen_mux_rd_div4.gen_mux_rd[0].mux_rd_rise3_r_reg[0] ),
        .\gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall0_r_reg[1] (\gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall0_r_reg[1] ),
        .\gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall1_r_reg[1] (\gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall1_r_reg[1] ),
        .\gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall2_r_reg[1] (\gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall2_r_reg[1] ),
        .\gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall3_r_reg[1] (\gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall3_r_reg[1] ),
        .\gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise0_r_reg[1] (\gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise0_r_reg[1] ),
        .\gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise1_r_reg[1] (\gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise1_r_reg[1] ),
        .\gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise2_r_reg[1] (\gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise2_r_reg[1] ),
        .\gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise3_r_reg[1] (\gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise3_r_reg[1] ),
        .\gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall0_r_reg[2] (\gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall0_r_reg[2] ),
        .\gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall1_r_reg[2] (\gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall1_r_reg[2] ),
        .\gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall2_r_reg[2] (\gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall2_r_reg[2] ),
        .\gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall3_r_reg[2] (\gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall3_r_reg[2] ),
        .\gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise0_r_reg[2] (\gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise0_r_reg[2] ),
        .\gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise1_r_reg[2] (\gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise1_r_reg[2] ),
        .\gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise2_r_reg[2] (\gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise2_r_reg[2] ),
        .\gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise3_r_reg[2] (\gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise3_r_reg[2] ),
        .\gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall0_r_reg[3] (\gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall0_r_reg[3] ),
        .\gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall1_r_reg[3] (\gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall1_r_reg[3] ),
        .\gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall2_r_reg[3] (\gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall2_r_reg[3] ),
        .\gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall3_r_reg[3] (\gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall3_r_reg[3] ),
        .\gen_mux_rd_div4.gen_mux_rd[3].mux_rd_rise0_r_reg[3] (\gen_mux_rd_div4.gen_mux_rd[3].mux_rd_rise0_r_reg[3] ),
        .\gen_mux_rd_div4.gen_mux_rd[3].mux_rd_rise1_r_reg[3] (\gen_mux_rd_div4.gen_mux_rd[3].mux_rd_rise1_r_reg[3] ),
        .\gen_mux_rd_div4.gen_mux_rd[3].mux_rd_rise2_r_reg[3] (\gen_mux_rd_div4.gen_mux_rd[3].mux_rd_rise2_r_reg[3] ),
        .\gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall0_r_reg[4] (\gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall0_r_reg[4] ),
        .\gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall1_r_reg[4] (\gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall1_r_reg[4] ),
        .\gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall2_r_reg[4] (\gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall2_r_reg[4] ),
        .\gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall3_r_reg[4] (\gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall3_r_reg[4] ),
        .\gen_mux_rd_div4.gen_mux_rd[4].mux_rd_rise0_r_reg[4] (\gen_mux_rd_div4.gen_mux_rd[4].mux_rd_rise0_r_reg[4] ),
        .\gen_mux_rd_div4.gen_mux_rd[4].mux_rd_rise1_r_reg[4] (\gen_mux_rd_div4.gen_mux_rd[4].mux_rd_rise1_r_reg[4] ),
        .\gen_mux_rd_div4.gen_mux_rd[4].mux_rd_rise3_r_reg[4] (\gen_mux_rd_div4.gen_mux_rd[4].mux_rd_rise3_r_reg[4] ),
        .\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall0_r_reg[5] (\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall0_r_reg[5] ),
        .\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall1_r_reg[5] (\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall1_r_reg[5] ),
        .\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall2_r_reg[5] (\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall2_r_reg[5] ),
        .\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall3_r_reg[5] (\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall3_r_reg[5] ),
        .\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise0_r_reg[5] (\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise0_r_reg[5] ),
        .\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise1_r_reg[5] (\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise1_r_reg[5] ),
        .\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise2_r_reg[5] (\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise2_r_reg[5] ),
        .\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise3_r_reg[5] (\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise3_r_reg[5] ),
        .\gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall0_r_reg[6] (\gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall0_r_reg[6] ),
        .\gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall1_r_reg[6] (\gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall1_r_reg[6] ),
        .\gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall2_r_reg[6] (\gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall2_r_reg[6] ),
        .\gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall3_r_reg[6] (\gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall3_r_reg[6] ),
        .\gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise0_r_reg[6] (\gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise0_r_reg[6] ),
        .\gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise1_r_reg[6] (\gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise1_r_reg[6] ),
        .\gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise2_r_reg[6] (\gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise2_r_reg[6] ),
        .\gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise3_r_reg[6] (\gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise3_r_reg[6] ),
        .\gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall0_r_reg[7] (\gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall0_r_reg[7] ),
        .\gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall1_r_reg[7] (\gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall1_r_reg[7] ),
        .\gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall2_r_reg[7] (\gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall2_r_reg[7] ),
        .\gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall3_r_reg[7] (\gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall3_r_reg[7] ),
        .\gen_mux_rd_div4.gen_mux_rd[7].mux_rd_rise0_r_reg[7] (\gen_mux_rd_div4.gen_mux_rd[7].mux_rd_rise0_r_reg[7] ),
        .\gen_mux_rd_div4.gen_mux_rd[7].mux_rd_rise1_r_reg[7] (\gen_mux_rd_div4.gen_mux_rd[7].mux_rd_rise1_r_reg[7] ),
        .\gen_mux_rd_div4.gen_mux_rd[7].mux_rd_rise2_r_reg[7] (\gen_mux_rd_div4.gen_mux_rd[7].mux_rd_rise2_r_reg[7] ),
        .\gen_pat_match_div4.gen_pat_match[0].pat_match_rise2_r_reg[0] (\gen_pat_match_div4.gen_pat_match[0].pat_match_rise2_r_reg[0] ),
        .\gen_pat_match_div4.gen_pat_match[3].pat_match_rise3_r_reg[3] (\gen_pat_match_div4.gen_pat_match[3].pat_match_rise3_r_reg[3] ),
        .\gen_pat_match_div4.gen_pat_match[4].pat_match_rise2_r_reg[4] (\gen_pat_match_div4.gen_pat_match[4].pat_match_rise2_r_reg[4] ),
        .\gen_pat_match_div4.gen_pat_match[7].pat_match_rise3_r_reg[7] (\gen_pat_match_div4.gen_pat_match[7].pat_match_rise3_r_reg[7] ),
        .if_empty_r_0(if_empty_r_0),
        .ififo_rst(ififo_rst),
        .in(in),
        .init_complete_r1_timing_reg(init_complete_r1_timing_reg),
        .\my_empty_reg[4]_0 (\my_empty_reg[4] ),
        .p_0_in(p_0_in),
        .\po_stg2_wrcal_cnt_reg[0] (\po_stg2_wrcal_cnt_reg[0] ),
        .rd_data_en(rd_data_en),
        .\rd_mux_sel_r_reg[0] (\rd_mux_sel_r_reg[0] ),
        .\rd_ptr_reg[0]_0 (\rd_ptr_reg[0] [1]),
        .\rd_ptr_timing_reg[1]_0 (\rd_ptr_timing_reg[1] ),
        .\rd_ptr_timing_reg[1]_1 (\rd_ptr_timing_reg[1]_0 ),
        .\read_fifo.fifo_out_data_r_reg[6] (\read_fifo.fifo_out_data_r_reg[6] ),
        .\read_fifo.tail_r_reg[0] (\rd_ptr_reg[0] [0]),
        .\read_fifo.tail_r_reg[0]_0 (\read_fifo.tail_r_reg[0] ),
        .\s_axi_rdata[127] (\s_axi_rdata[127] ),
        .sys_rst(sys_rst),
        .tail_r(tail_r),
        .wr_en(wr_en),
        .\wr_ptr_reg[1]_0 (\wr_ptr_reg[1] ),
        .\wr_ptr_reg[1]_1 (\wr_ptr_reg[1]_0 ));
  FDRE #(
    .INIT(1'b1)) 
    ififo_rst_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(ififo_rst_reg0_1),
        .Q(ififo_rst),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  IN_FIFO #(
    .ALMOST_EMPTY_VALUE(1),
    .ALMOST_FULL_VALUE(1),
    .ARRAY_MODE("ARRAY_MODE_4_X_8"),
    .SYNCHRONOUS_MODE("FALSE")) 
    \in_fifo_gen.in_fifo 
       (.ALMOSTEMPTY(C_if_a_empty),
        .ALMOSTFULL(\in_fifo_gen.in_fifo_n_1 ),
        .D0(if_d0),
        .D1(if_d1),
        .D2(if_d2),
        .D3({1'b0,1'b0,1'b0,1'b0}),
        .D4(if_d4),
        .D5({\NLW_in_fifo_gen.in_fifo_D5_UNCONNECTED [7:4],if_d5}),
        .D6({\NLW_in_fifo_gen.in_fifo_D6_UNCONNECTED [7:4],if_d6}),
        .D7(if_d7),
        .D8(if_d8),
        .D9({1'b0,1'b0,1'b0,1'b0}),
        .EMPTY(if_empty_),
        .FULL(\in_fifo_gen.in_fifo_n_3 ),
        .Q0(rd_data[7:0]),
        .Q1(rd_data[15:8]),
        .Q2(rd_data[23:16]),
        .Q3(rd_data[31:24]),
        .Q4(rd_data[39:32]),
        .Q5(rd_data[47:40]),
        .Q6(rd_data[55:48]),
        .Q7(rd_data[63:56]),
        .Q8(rd_data[71:64]),
        .Q9(rd_data[79:72]),
        .RDCLK(sys_rst),
        .RDEN(1'b1),
        .RESET(ififo_rst),
        .WRCLK(iserdes_clkdiv),
        .WREN(ififo_wr_enable));
  Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_ddr_of_pre_fifo__parameterized4 \of_pre_fifo_gen.u_ddr_of_pre_fifo 
       (.C_of_full(C_of_full),
        .D3({\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_6 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_7 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_8 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_9 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_10 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_11 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_12 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_13 }),
        .Q(\entry_cnt_reg[4] ),
        .calib_wrdata_en(calib_wrdata_en),
        .init_calib_complete_reg_rep__4(init_calib_complete_reg_rep__4),
        .init_calib_complete_reg_rep__7(init_calib_complete_reg_rep__7),
        .init_calib_complete_reg_rep__8(init_calib_complete_reg_rep__8),
        .mc_wrdata_en(mc_wrdata_en),
        .mux_wrdata_en(mux_wrdata_en),
        .\my_empty_reg[1]_0 (\my_empty_reg[1] ),
        .\my_empty_reg[7]_0 (\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_4 ),
        .ofifo_rst(ofifo_rst),
        .\rd_ptr_reg[3]_0 (\rd_ptr_reg[3] ),
        .\rd_ptr_timing_reg[2]_0 (\rd_ptr_timing_reg[2] ),
        .\rd_ptr_timing_reg[2]_1 (\rd_ptr_timing_reg[2]_0 ),
        .\rd_ptr_timing_reg[2]_2 (\rd_ptr_timing_reg[2]_1 ),
        .\rd_ptr_timing_reg[2]_3 (\rd_ptr_timing_reg[2]_2 ),
        .sys_rst(sys_rst),
        .wr_en_3(wr_en_3),
        .\wr_ptr_timing_reg[2]_0 (\wr_ptr_timing_reg[2] ));
  FDRE #(
    .INIT(1'b1)) 
    ofifo_rst_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(ofifo_rst_reg0_2),
        .Q(ofifo_rst),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  OUT_FIFO #(
    .ALMOST_EMPTY_VALUE(1),
    .ALMOST_FULL_VALUE(1),
    .ARRAY_MODE("ARRAY_MODE_8_X_4"),
    .OUTPUT_DISABLE("FALSE"),
    .SYNCHRONOUS_MODE("FALSE")) 
    out_fifo
       (.ALMOSTEMPTY(out_fifo_n_0),
        .ALMOSTFULL(C_of_a_full),
        .D0(D0),
        .D1(\write_buffer.wr_buf_out_data_reg[120] ),
        .D2(\write_buffer.wr_buf_out_data_reg[127] ),
        .D3({\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_6 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_7 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_8 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_9 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_10 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_11 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_12 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_13 }),
        .D4(\write_buffer.wr_buf_out_data_reg[124] ),
        .D5(\write_buffer.wr_buf_out_data_reg[122] ),
        .D6(\write_buffer.wr_buf_out_data_reg[121] ),
        .D7(\write_buffer.wr_buf_out_data_reg[123] ),
        .D8(\write_buffer.wr_buf_out_data_reg[126] ),
        .D9(init_calib_complete_reg_rep__5),
        .EMPTY(out_fifo_n_2),
        .FULL(C_of_full),
        .Q0(of_dqbus[3:0]),
        .Q1(of_dqbus[7:4]),
        .Q2(of_dqbus[11:8]),
        .Q3(of_dqbus[15:12]),
        .Q4(of_dqbus[19:16]),
        .Q5({NLW_out_fifo_Q5_UNCONNECTED[7:4],of_dqbus[23:20]}),
        .Q6({NLW_out_fifo_Q6_UNCONNECTED[7:4],of_dqbus[27:24]}),
        .Q7(of_dqbus[31:28]),
        .Q8(of_dqbus[35:32]),
        .Q9(of_dqbus[39:36]),
        .RDCLK(oserdes_clkdiv),
        .RDEN(po_rd_enable),
        .RESET(ofifo_rst),
        .WRCLK(sys_rst),
        .WREN(\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_4 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  PHASER_IN_PHY #(
    .BURST_MODE("TRUE"),
    .CLKOUT_DIV(2),
    .DQS_BIAS_MODE("FALSE"),
    .DQS_FIND_PATTERN(3'b000),
    .FINE_DELAY(33),
    .FREQ_REF_DIV("DIV2"),
    .IS_RST_INVERTED(1'b0),
    .MEMREFCLK_PERIOD(3.333000),
    .OUTPUT_CLK_SRC("DELAYED_REF"),
    .PHASEREFCLK_PERIOD(3.333000),
    .REFCLK_PERIOD(1.666500),
    .SEL_CLK_OFFSET(6),
    .SYNC_IN_DIV_RST("TRUE"),
    .WR_CYCLES("FALSE")) 
    \phaser_in_gen.phaser_in 
       (.BURSTPENDINGPHY(INBURSTPENDING),
        .COUNTERLOADEN(\gen_byte_sel_div2.calib_in_common_reg ),
        .COUNTERLOADVAL(\calib_zero_inputs_reg[0] ),
        .COUNTERREADEN(\calib_sel_reg[1] ),
        .COUNTERREADVAL(C_pi_counter_read_val),
        .DQSFOUND(pi_dqs_found_lanes),
        .DQSOUTOFRANGE(C_pi_dqs_out_of_range),
        .ENCALIBPHY(PCENABLECALIB),
        .FINEENABLE(\gen_byte_sel_div2.calib_in_common_reg_0 ),
        .FINEINC(\gen_byte_sel_div2.calib_in_common_reg_1 ),
        .FINEOVERFLOW(C_pi_fine_overflow),
        .FREQREFCLK(freq_refclk),
        .ICLK(\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 ),
        .ICLKDIV(iserdes_clkdiv),
        .ISERDESRST(\phaser_in_gen.phaser_in_n_5 ),
        .MEMREFCLK(mem_refclk),
        .PHASELOCKED(pi_phase_locked_all_r1_reg),
        .PHASEREFCLK(mem_dqs_in),
        .RANKSELPHY(INRANKC),
        .RCLK(\phaser_in_gen.phaser_in_n_7 ),
        .RST(A_rst_primitives_reg),
        .RSTDQSFIND(\gen_byte_sel_div2.calib_in_common_reg_2 ),
        .SYNCIN(sync_pulse),
        .SYSCLK(sys_rst),
        .WRENABLE(ififo_wr_enable));
  (* BOX_TYPE = "PRIMITIVE" *) 
  PHASER_OUT_PHY #(
    .CLKOUT_DIV(2),
    .COARSE_BYPASS("FALSE"),
    .COARSE_DELAY(0),
    .DATA_CTL_N("TRUE"),
    .DATA_RD_CYCLES("FALSE"),
    .FINE_DELAY(60),
    .IS_RST_INVERTED(1'b0),
    .MEMREFCLK_PERIOD(3.333000),
    .OCLKDELAY_INV("FALSE"),
    .OCLK_DELAY(0),
    .OUTPUT_CLK_SRC("DELAYED_REF"),
    .PHASEREFCLK_PERIOD(1.000000),
    .PO(3'b111),
    .REFCLK_PERIOD(1.666500),
    .SYNC_IN_DIV_RST("TRUE")) 
    phaser_out
       (.BURSTPENDINGPHY(OUTBURSTPENDING),
        .COARSEENABLE(\gen_byte_sel_div2.calib_in_common_reg_3 ),
        .COARSEINC(\calib_sel_reg[1] ),
        .COARSEOVERFLOW(C_po_coarse_overflow),
        .COUNTERLOADEN(1'b0),
        .COUNTERLOADVAL({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .COUNTERREADEN(\calib_sel_reg[1] ),
        .COUNTERREADVAL(C_po_counter_read_val),
        .CTSBUS(oserdes_dqs_ts),
        .DQSBUS(oserdes_dqs),
        .DTSBUS(oserdes_dq_ts),
        .ENCALIBPHY(PCENABLECALIB),
        .FINEENABLE(\gen_byte_sel_div2.calib_in_common_reg_4 ),
        .FINEINC(\gen_byte_sel_div2.calib_in_common_reg_5 ),
        .FINEOVERFLOW(C_po_fine_overflow),
        .FREQREFCLK(freq_refclk),
        .MEMREFCLK(mem_refclk),
        .OCLK(oserdes_clk),
        .OCLKDELAYED(oserdes_clk_delayed),
        .OCLKDIV(oserdes_clkdiv),
        .OSERDESRST(po_oserdes_rst),
        .PHASEREFCLK(NLW_phaser_out_PHASEREFCLK_UNCONNECTED),
        .RDENABLE(po_rd_enable),
        .RST(A_rst_primitives_reg),
        .SELFINEOCLKDELAY(1'b0),
        .SYNCIN(sync_pulse),
        .SYSCLK(sys_rst));
  (* SOFT_HLUTNM = "soft_lutpair490" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pi_counter_read_val[0]_i_1 
       (.I0(C_pi_counter_read_val[0]),
        .I1(calib_sel),
        .I2(COUNTERREADVAL[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair490" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pi_counter_read_val[1]_i_1 
       (.I0(C_pi_counter_read_val[1]),
        .I1(calib_sel),
        .I2(COUNTERREADVAL[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair491" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pi_counter_read_val[2]_i_1 
       (.I0(C_pi_counter_read_val[2]),
        .I1(calib_sel),
        .I2(COUNTERREADVAL[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair491" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pi_counter_read_val[3]_i_1 
       (.I0(C_pi_counter_read_val[3]),
        .I1(calib_sel),
        .I2(COUNTERREADVAL[3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair492" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pi_counter_read_val[4]_i_1 
       (.I0(C_pi_counter_read_val[4]),
        .I1(calib_sel),
        .I2(COUNTERREADVAL[4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair492" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pi_counter_read_val[5]_i_1 
       (.I0(C_pi_counter_read_val[5]),
        .I1(calib_sel),
        .I2(COUNTERREADVAL[5]),
        .O(D[5]));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_0_ddr_byte_lane" *) 
module Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_ddr_byte_lane__parameterized2
   (ddr_ck_out,
    D_of_full,
    \my_empty_reg[1] ,
    ddr2_we_n,
    mem_out,
    OUTBURSTPENDING,
    \gen_byte_sel_div2.calib_in_common_reg ,
    \calib_zero_ctrl_reg[0] ,
    \gen_byte_sel_div2.calib_in_common_reg_0 ,
    \gen_byte_sel_div2.calib_in_common_reg_1 ,
    freq_refclk,
    mem_refclk,
    A_rst_primitives_reg,
    sync_pulse,
    sys_rst,
    PCENABLECALIB,
    ofifo_rst,
    \gen_no_mirror.div_clk_loop[0].phy_address_reg[8] ,
    \gen_no_mirror.div_clk_loop[0].phy_address_reg[11] ,
    \gen_no_mirror.div_clk_loop[0].phy_address_reg[6] ,
    \gen_no_mirror.div_clk_loop[0].phy_address_reg[7] ,
    \cmd_pipe_plus.mc_we_n_reg[0] ,
    \cmd_pipe_plus.mc_cas_n_reg[0] ,
    \cmd_pipe_plus.mc_cke_reg[3] ,
    \cmd_pipe_plus.mc_cas_n_reg[0]_0 ,
    init_calib_complete_reg_rep__4,
    calib_cmd_wren,
    mux_cmd_wren,
    init_calib_complete_reg_rep__9,
    mc_we_n,
    init_calib_complete_reg_rep__8,
    mc_cs_n,
    mc_ras_n,
    mc_cas_n,
    phy_dout);
  output [1:0]ddr_ck_out;
  output D_of_full;
  output \my_empty_reg[1] ;
  output [9:0]ddr2_we_n;
  output [30:0]mem_out;
  input [0:0]OUTBURSTPENDING;
  input \gen_byte_sel_div2.calib_in_common_reg ;
  input \calib_zero_ctrl_reg[0] ;
  input \gen_byte_sel_div2.calib_in_common_reg_0 ;
  input \gen_byte_sel_div2.calib_in_common_reg_1 ;
  input freq_refclk;
  input mem_refclk;
  input A_rst_primitives_reg;
  input sync_pulse;
  input sys_rst;
  input [1:0]PCENABLECALIB;
  input ofifo_rst;
  input [3:0]\gen_no_mirror.div_clk_loop[0].phy_address_reg[8] ;
  input [3:0]\gen_no_mirror.div_clk_loop[0].phy_address_reg[11] ;
  input [3:0]\gen_no_mirror.div_clk_loop[0].phy_address_reg[6] ;
  input [7:0]\gen_no_mirror.div_clk_loop[0].phy_address_reg[7] ;
  input [4:0]\cmd_pipe_plus.mc_we_n_reg[0] ;
  input [0:0]\cmd_pipe_plus.mc_cas_n_reg[0] ;
  input [3:0]\cmd_pipe_plus.mc_cke_reg[3] ;
  input [0:0]\cmd_pipe_plus.mc_cas_n_reg[0]_0 ;
  input init_calib_complete_reg_rep__4;
  input calib_cmd_wren;
  input mux_cmd_wren;
  input init_calib_complete_reg_rep__9;
  input [1:0]mc_we_n;
  input init_calib_complete_reg_rep__8;
  input [0:0]mc_cs_n;
  input [0:0]mc_ras_n;
  input [1:0]mc_cas_n;
  input [31:0]phy_dout;

  wire A_rst_primitives_reg;
  wire D_of_full;
  wire [0:0]OUTBURSTPENDING;
  wire [1:0]PCENABLECALIB;
  wire calib_cmd_wren;
  wire \calib_zero_ctrl_reg[0] ;
  wire [0:0]\cmd_pipe_plus.mc_cas_n_reg[0] ;
  wire [0:0]\cmd_pipe_plus.mc_cas_n_reg[0]_0 ;
  wire [3:0]\cmd_pipe_plus.mc_cke_reg[3] ;
  wire [4:0]\cmd_pipe_plus.mc_we_n_reg[0] ;
  wire [9:0]ddr2_we_n;
  wire [1:0]ddr_ck_out;
  wire [0:0]ddr_ck_out_q;
  wire freq_refclk;
  wire \gen_byte_sel_div2.calib_in_common_reg ;
  wire \gen_byte_sel_div2.calib_in_common_reg_0 ;
  wire \gen_byte_sel_div2.calib_in_common_reg_1 ;
  wire [3:0]\gen_no_mirror.div_clk_loop[0].phy_address_reg[11] ;
  wire [3:0]\gen_no_mirror.div_clk_loop[0].phy_address_reg[6] ;
  wire [7:0]\gen_no_mirror.div_clk_loop[0].phy_address_reg[7] ;
  wire [3:0]\gen_no_mirror.div_clk_loop[0].phy_address_reg[8] ;
  wire init_calib_complete_reg_rep__4;
  wire init_calib_complete_reg_rep__8;
  wire init_calib_complete_reg_rep__9;
  wire [1:0]mc_cas_n;
  wire [0:0]mc_cs_n;
  wire [0:0]mc_ras_n;
  wire [1:0]mc_we_n;
  wire [30:0]mem_out;
  wire mem_refclk;
  wire mux_cmd_wren;
  wire \my_empty_reg[1] ;
  wire [6:5]of_d6;
  wire [2:1]of_d7;
  wire [2:1]of_d9;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_1 ;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_11 ;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_12 ;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_13 ;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_14 ;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_15 ;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_18 ;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_19 ;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_20 ;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_21 ;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_22 ;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_23 ;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_24 ;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_25 ;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_26 ;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_27 ;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_28 ;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_29 ;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_30 ;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_31 ;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_32 ;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_33 ;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_34 ;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_35 ;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_36 ;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_37 ;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_38 ;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_39 ;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_4 ;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_40 ;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_41 ;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_42 ;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_5 ;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_6 ;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_7 ;
  wire \of_pre_fifo_gen.u_ddr_of_pre_fifo_n_8 ;
  wire [3:0]of_q0;
  wire [3:0]of_q1;
  wire [3:0]of_q2;
  wire [3:0]of_q3;
  wire [3:0]of_q4;
  wire [7:0]of_q5;
  wire [7:0]of_q6;
  wire [3:0]of_q7;
  wire [3:0]of_q8;
  wire [3:0]of_q9;
  wire ofifo_rst;
  wire oserdes_clk;
  wire oserdes_clk_delayed;
  wire oserdes_clkdiv;
  wire [1:0]oserdes_dq_ts;
  wire [1:0]oserdes_dqs;
  wire [1:0]oserdes_dqs_ts;
  wire out_fifo_n_0;
  wire out_fifo_n_1;
  wire out_fifo_n_2;
  wire phaser_out_n_0;
  wire phaser_out_n_1;
  wire phaser_out_n_13;
  wire phaser_out_n_14;
  wire phaser_out_n_15;
  wire phaser_out_n_16;
  wire phaser_out_n_17;
  wire phaser_out_n_18;
  wire phaser_out_n_19;
  wire phaser_out_n_20;
  wire phaser_out_n_21;
  wire [31:0]phy_dout;
  wire po_oserdes_rst;
  wire po_rd_enable;
  wire sync_pulse;
  wire sys_rst;
  wire \NLW_ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck_S_UNCONNECTED ;
  wire NLW_phaser_out_PHASEREFCLK_UNCONNECTED;

  Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_ddr_byte_group_io__parameterized2 ddr_byte_group_io
       (.ddr2_we_n(ddr2_we_n),
        .oserdes_clk(oserdes_clk),
        .oserdes_clkdiv(oserdes_clkdiv),
        .oserdes_dq({of_q6[7:4],of_q5[7:4],of_q9,of_q8,of_q7,of_q6[3:0],of_q5[3:0],of_q4,of_q3,of_q2}),
        .po_oserdes_rst(po_oserdes_rst));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* __SRVAL = "FALSE" *) 
  ODDR #(
    .DDR_CLK_EDGE("SAME_EDGE"),
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .SRTYPE("SYNC")) 
    \ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck 
       (.C(oserdes_clk),
        .CE(1'b1),
        .D1(1'b0),
        .D2(1'b1),
        .Q(ddr_ck_out_q),
        .R(1'b0),
        .S(\NLW_ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck_S_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  (* XILINX_LEGACY_PRIM = "OBUFDS" *) 
  OBUFDS #(
    .IOSTANDARD("DEFAULT")) 
    \ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck_obuf 
       (.I(ddr_ck_out_q),
        .O(ddr_ck_out[0]),
        .OB(ddr_ck_out[1]));
  Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_ddr_of_pre_fifo__parameterized5 \of_pre_fifo_gen.u_ddr_of_pre_fifo 
       (.D1({\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_19 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_20 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_21 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_22 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_23 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_24 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_25 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_26 }),
        .D2({\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_27 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_28 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_29 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_30 }),
        .D3({\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_31 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_32 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_33 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_34 }),
        .D4({\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_35 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_36 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_37 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_38 }),
        .D6({\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_1 ,of_d6}),
        .D7({\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_4 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_5 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_6 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_7 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_8 ,of_d7}),
        .D8({\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_39 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_40 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_41 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_42 }),
        .D9({\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_11 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_12 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_13 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_14 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_15 ,of_d9}),
        .calib_cmd_wren(calib_cmd_wren),
        .init_calib_complete_reg_rep__4(init_calib_complete_reg_rep__4),
        .init_calib_complete_reg_rep__8(init_calib_complete_reg_rep__8),
        .init_calib_complete_reg_rep__9(init_calib_complete_reg_rep__9),
        .mc_cas_n(mc_cas_n),
        .mc_cs_n(mc_cs_n),
        .mc_ras_n(mc_ras_n),
        .mc_we_n(mc_we_n),
        .mem_out(mem_out),
        .mux_cmd_wren(mux_cmd_wren),
        .\my_empty_reg[1]_0 (\my_empty_reg[1] ),
        .ofifo_rst(ofifo_rst),
        .ofifo_rst_reg(D_of_full),
        .phy_dout(phy_dout),
        .\rd_ptr_timing_reg[0]_0 (\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_18 ),
        .sys_rst(sys_rst));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CLOCK_DOMAINS = "INDEPENDENT" *) 
  OUT_FIFO #(
    .ALMOST_EMPTY_VALUE(1),
    .ALMOST_FULL_VALUE(1),
    .ARRAY_MODE("ARRAY_MODE_4_X_4"),
    .OUTPUT_DISABLE("FALSE"),
    .SYNCHRONOUS_MODE("FALSE")) 
    out_fifo
       (.ALMOSTEMPTY(out_fifo_n_0),
        .ALMOSTFULL(out_fifo_n_1),
        .D0({\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_11 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_12 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_23 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_24 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_25 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_26 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_11 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_12 }),
        .D1({\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_19 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_20 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_21 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_22 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_23 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_24 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_25 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_26 }),
        .D2({\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_27 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_28 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_29 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_30 ,\gen_no_mirror.div_clk_loop[0].phy_address_reg[8] }),
        .D3({\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_31 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_32 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_33 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_34 ,\gen_no_mirror.div_clk_loop[0].phy_address_reg[11] }),
        .D4({\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_35 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_36 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_37 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_38 ,\gen_no_mirror.div_clk_loop[0].phy_address_reg[6] }),
        .D5(\gen_no_mirror.div_clk_loop[0].phy_address_reg[7] ),
        .D6({\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_1 ,of_d6,\cmd_pipe_plus.mc_we_n_reg[0] }),
        .D7({\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_4 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_5 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_6 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_7 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_8 ,of_d7,\cmd_pipe_plus.mc_cas_n_reg[0] }),
        .D8({\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_39 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_40 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_41 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_42 ,\cmd_pipe_plus.mc_cke_reg[3] }),
        .D9({\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_11 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_12 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_13 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_14 ,\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_15 ,of_d9,\cmd_pipe_plus.mc_cas_n_reg[0]_0 }),
        .EMPTY(out_fifo_n_2),
        .FULL(D_of_full),
        .Q0(of_q0),
        .Q1(of_q1),
        .Q2(of_q2),
        .Q3(of_q3),
        .Q4(of_q4),
        .Q5(of_q5),
        .Q6(of_q6),
        .Q7(of_q7),
        .Q8(of_q8),
        .Q9(of_q9),
        .RDCLK(oserdes_clkdiv),
        .RDEN(po_rd_enable),
        .RESET(ofifo_rst),
        .WRCLK(sys_rst),
        .WREN(\of_pre_fifo_gen.u_ddr_of_pre_fifo_n_18 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  PHASER_OUT_PHY #(
    .CLKOUT_DIV(4),
    .COARSE_BYPASS("FALSE"),
    .COARSE_DELAY(0),
    .DATA_CTL_N("FALSE"),
    .DATA_RD_CYCLES("FALSE"),
    .FINE_DELAY(60),
    .IS_RST_INVERTED(1'b0),
    .MEMREFCLK_PERIOD(3.333000),
    .OCLKDELAY_INV("FALSE"),
    .OCLK_DELAY(0),
    .OUTPUT_CLK_SRC("DELAYED_REF"),
    .PHASEREFCLK_PERIOD(1.000000),
    .PO(3'b111),
    .REFCLK_PERIOD(1.666500),
    .SYNC_IN_DIV_RST("TRUE")) 
    phaser_out
       (.BURSTPENDINGPHY(OUTBURSTPENDING),
        .COARSEENABLE(\gen_byte_sel_div2.calib_in_common_reg ),
        .COARSEINC(\calib_zero_ctrl_reg[0] ),
        .COARSEOVERFLOW(phaser_out_n_0),
        .COUNTERLOADEN(1'b0),
        .COUNTERLOADVAL({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .COUNTERREADEN(\calib_zero_ctrl_reg[0] ),
        .COUNTERREADVAL({phaser_out_n_13,phaser_out_n_14,phaser_out_n_15,phaser_out_n_16,phaser_out_n_17,phaser_out_n_18,phaser_out_n_19,phaser_out_n_20,phaser_out_n_21}),
        .CTSBUS(oserdes_dqs_ts),
        .DQSBUS(oserdes_dqs),
        .DTSBUS(oserdes_dq_ts),
        .ENCALIBPHY(PCENABLECALIB),
        .FINEENABLE(\gen_byte_sel_div2.calib_in_common_reg_0 ),
        .FINEINC(\gen_byte_sel_div2.calib_in_common_reg_1 ),
        .FINEOVERFLOW(phaser_out_n_1),
        .FREQREFCLK(freq_refclk),
        .MEMREFCLK(mem_refclk),
        .OCLK(oserdes_clk),
        .OCLKDELAYED(oserdes_clk_delayed),
        .OCLKDIV(oserdes_clkdiv),
        .OSERDESRST(po_oserdes_rst),
        .PHASEREFCLK(NLW_phaser_out_PHASEREFCLK_UNCONNECTED),
        .RDENABLE(po_rd_enable),
        .RST(A_rst_primitives_reg),
        .SELFINEOCLKDELAY(1'b0),
        .SYNCIN(sync_pulse),
        .SYSCLK(sys_rst));
endmodule

module Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_ddr_calib_top
   (po_en_stg2_f_reg,
    po_ck_addr_cmd_delay_done,
    dqs_po_dec_done,
    pi_fine_dly_dec_done_r,
    pi_fine_dly_dec_done,
    \rdlvl_dqs_tap_cnt_r_reg[0][1][0] ,
    idelay_tap_limit_r_reg,
    rdlvl_stg1_start_r_reg,
    samp_edge_cnt0_en_r,
    pi_en_stg2_f_timing_reg,
    \wrdq_div2_4to1_rdlvl_first.phy_wrdata_reg[111] ,
    out,
    \one_rank.stg1_wr_done_reg ,
    calib_complete,
    calib_cmd_wren,
    cnt_pwron_cke_done_r,
    calib_wrdata_en,
    tempmon_pi_f_inc,
    tempmon_pi_f_dec,
    idelay_inc,
    phy_dout,
    rdlvl_stg1_done_r1,
    calib_sel,
    calib_in_common,
    \my_empty_reg[8] ,
    \my_empty_reg[7] ,
    \my_empty_reg[7]_0 ,
    \my_empty_reg[6] ,
    phy_ctl_wr_i1_reg,
    \wr_ptr_timing_reg[0] ,
    \wr_ptr_timing_reg[0]_0 ,
    \entry_cnt_reg[0] ,
    init_calib_complete_r_reg,
    phy_ctl_wr_i1_reg_0,
    \pi_dqs_found_lanes_r1_reg[2] ,
    \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ,
    \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 ,
    \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_1 ,
    \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_2 ,
    \pi_dqs_found_lanes_r1_reg[2]_0 ,
    \pi_dqs_found_lanes_r1_reg[2]_1 ,
    \pi_dqs_found_lanes_r1_reg[2]_2 ,
    \pi_dqs_found_lanes_r1_reg[2]_3 ,
    \rd_ptr_timing_reg[0] ,
    \rd_ptr_timing_reg[0]_0 ,
    \rd_ptr_timing_reg[0]_1 ,
    \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_3 ,
    \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_4 ,
    \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_5 ,
    \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_6 ,
    \pi_dqs_found_lanes_r1_reg[0] ,
    \pi_dqs_found_lanes_r1_reg[0]_0 ,
    \pi_dqs_found_lanes_r1_reg[0]_1 ,
    \pi_dqs_found_lanes_r1_reg[0]_2 ,
    UNCONN_OUT,
    E,
    UNCONN_OUT_0,
    \wr_ptr_reg[2] ,
    UNCONN_OUT_1,
    \wr_ptr_reg[2]_0 ,
    \rd_ptr_timing_reg[0]_2 ,
    COUNTERLOADVAL,
    \rd_ptr_timing_reg[0]_3 ,
    \pi_dqs_found_lanes_r1_reg[0]_3 ,
    fine_adjust_done_r_reg,
    rd_data_offset_cal_done,
    \my_empty_reg[7]_1 ,
    \my_empty_reg[7]_2 ,
    \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall3_r_reg[6] ,
    \grant_r_reg[0] ,
    mux_wrdata_en,
    mux_cmd_wren,
    LD0,
    ififo_rst_reg0,
    ofifo_rst_reg0,
    LD0_0,
    ififo_rst_reg0_1,
    ofifo_rst_reg0_2,
    D1,
    D2,
    D3,
    D4,
    D5,
    D6,
    D7,
    D8,
    D9,
    D0,
    \my_empty_reg[7]_3 ,
    \my_empty_reg[7]_4 ,
    \my_empty_reg[7]_5 ,
    \my_empty_reg[7]_6 ,
    \my_empty_reg[7]_7 ,
    \my_empty_reg[7]_8 ,
    \my_empty_reg[7]_9 ,
    \my_empty_reg[7]_10 ,
    \rd_ptr_timing_reg[0]_4 ,
    \rd_ptr_timing_reg[0]_5 ,
    \rd_ptr_timing_reg[0]_6 ,
    \rd_ptr_timing_reg[0]_7 ,
    \rd_ptr_timing_reg[0]_8 ,
    \rd_ptr_timing_reg[0]_9 ,
    \rd_ptr_timing_reg[0]_10 ,
    \rd_ptr_timing_reg[0]_11 ,
    D,
    phy_read_calib,
    \gen_byte_sel_div2.byte_sel_cnt_reg[1]_0 ,
    \gen_byte_sel_div2.byte_sel_cnt_reg[0]_0 ,
    \calib_sel_reg[1]_0 ,
    \pi_dqs_found_lanes_r1_reg[2]_4 ,
    calib_sel0,
    \my_empty_reg[6]_0 ,
    \my_empty_reg[6]_1 ,
    \my_empty_reg[6]_2 ,
    \my_empty_reg[6]_3 ,
    \my_empty_reg[6]_4 ,
    \my_empty_reg[6]_5 ,
    \my_empty_reg[6]_6 ,
    \my_empty_reg[6]_7 ,
    \my_empty_reg[6]_8 ,
    \my_empty_reg[6]_9 ,
    \cmd_pipe_plus.mc_data_offset_reg[5] ,
    phy_mc_go,
    sys_rst,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[12] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[36] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[62] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[22] ,
    rstdiv0_sync_r1_reg_rep__2,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[8] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[48] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[40] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[56] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[32] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[0] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[64] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[16] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[9] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[49] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[41] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[57] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[33] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[1] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[65] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[17] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[10] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[50] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[42] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[58] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[34] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[2] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[66] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[18] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[11] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[51] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[43] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[35] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[12]_0 ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[52] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[44] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[60] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[36]_0 ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[4] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[68] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[20] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[13] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[53] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[45] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[61] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[37] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[5] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[69] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[21] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[14] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[54] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[46] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[62]_0 ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[38] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[6] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[70] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[22]_0 ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[15] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[55] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[47] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[63] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[39] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[7] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[23] ,
    rstdiv0_sync_r1_reg_rep__3,
    rstdiv0_sync_r1_reg_rep,
    in0,
    rstdiv0_sync_r1_reg_rep__4,
    prbs_rdlvl_done_pulse0,
    rstdiv0_sync_r1_reg_rep__5,
    p_128_in,
    SS,
    tempmon_sample_en,
    rstdiv0_sync_r1_reg_rep__6,
    rstdiv0_sync_r1_reg_rep__8,
    tempmon_sel_pi_incdec,
    phy_rddata_en,
    \gen_byte_sel_div2.byte_sel_cnt_reg[1]_1 ,
    pi_f_inc_reg,
    po_delay_done_r4_reg,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[10]_0 ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[50]_0 ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[42]_0 ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[58]_0 ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[34]_0 ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[2]_0 ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[66]_0 ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[18]_0 ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[15]_0 ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[55]_0 ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[47]_0 ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[63]_0 ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[39]_0 ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[7]_0 ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[23]_0 ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[9]_0 ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[49]_0 ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[41]_0 ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[57]_0 ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[33]_0 ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[1]_0 ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[65]_0 ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[17]_0 ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[52]_0 ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[44]_0 ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[60]_0 ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[4]_0 ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[68]_0 ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[20]_0 ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[13]_0 ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[53]_0 ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[45]_0 ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[61]_0 ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[37]_0 ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[5]_0 ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[69]_0 ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[21]_0 ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[14]_0 ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[54]_0 ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[46]_0 ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[38]_0 ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[6]_0 ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[70]_0 ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[8]_0 ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[48]_0 ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[40]_0 ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[56]_0 ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[32]_0 ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[0]_0 ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[64]_0 ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[16]_0 ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[11]_0 ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[51]_0 ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[43]_0 ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]_0 ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[35]_0 ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3]_0 ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]_0 ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19]_0 ,
    rstdiv0_sync_r1_reg_rep__1,
    SR,
    \my_empty_reg[3] ,
    \my_empty_reg[5] ,
    \my_empty_reg[3]_0 ,
    \my_empty_reg[5]_0 ,
    \my_empty_reg[3]_1 ,
    \my_empty_reg[5]_1 ,
    Q,
    rstdiv0_sync_r1_reg_rep__13,
    rstdiv0_sync_r1_reg_rep__12,
    \pi_counter_read_val_reg[5] ,
    \pi_counter_read_val_reg[3] ,
    rstdiv0_sync_r1_reg_rep__11,
    complex_row0_rd_done1,
    refresh_bank_r,
    mc_wrdata_en,
    mc_cas_n,
    mc_ras_n,
    mc_odt,
    mc_we_n,
    idelay_ld_rst,
    A_rst_primitives,
    \rd_ptr_reg[3] ,
    \my_empty_reg[1] ,
    \rd_ptr_reg[3]_0 ,
    \my_empty_reg[1]_0 ,
    \cmd_pipe_plus.mc_address_reg[38] ,
    mem_out,
    \my_empty_reg[1]_1 ,
    \cmd_pipe_plus.mc_cke_reg[3] ,
    p_1_in_0,
    p_3_in,
    new_cnt_cpt_r_reg,
    rdlvl_stg1_start_reg,
    clear,
    pi_cnt_dec_reg,
    rstdiv0_sync_r1_reg_rep__9,
    \device_temp_r_reg[11] ,
    mc_cmd,
    \cmd_pipe_plus.mc_data_offset_reg[0] ,
    \cmd_pipe_plus.mc_data_offset_reg[2] ,
    \cmd_pipe_plus.mc_data_offset_reg[3] ,
    \cmd_pipe_plus.mc_data_offset_reg[4] ,
    \cmd_pipe_plus.mc_data_offset_reg[5]_0 ,
    \cmd_pipe_plus.mc_bank_reg[8] ,
    \rd_ptr_reg[3]_1 ,
    \my_empty_reg[1]_2 ,
    pi_dqs_found_lanes);
  output po_en_stg2_f_reg;
  output po_ck_addr_cmd_delay_done;
  output dqs_po_dec_done;
  output pi_fine_dly_dec_done_r;
  output pi_fine_dly_dec_done;
  output \rdlvl_dqs_tap_cnt_r_reg[0][1][0] ;
  output idelay_tap_limit_r_reg;
  output rdlvl_stg1_start_r_reg;
  output samp_edge_cnt0_en_r;
  output pi_en_stg2_f_timing_reg;
  output \wrdq_div2_4to1_rdlvl_first.phy_wrdata_reg[111] ;
  output out;
  output \one_rank.stg1_wr_done_reg ;
  output calib_complete;
  output calib_cmd_wren;
  output cnt_pwron_cke_done_r;
  output calib_wrdata_en;
  output tempmon_pi_f_inc;
  output tempmon_pi_f_dec;
  output idelay_inc;
  output [44:0]phy_dout;
  output rdlvl_stg1_done_r1;
  output [0:0]calib_sel;
  output calib_in_common;
  output \my_empty_reg[8] ;
  output \my_empty_reg[7] ;
  output \my_empty_reg[7]_0 ;
  output \my_empty_reg[6] ;
  output phy_ctl_wr_i1_reg;
  output \wr_ptr_timing_reg[0] ;
  output \wr_ptr_timing_reg[0]_0 ;
  output \entry_cnt_reg[0] ;
  output init_calib_complete_r_reg;
  output phy_ctl_wr_i1_reg_0;
  output \pi_dqs_found_lanes_r1_reg[2] ;
  output \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ;
  output \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 ;
  output \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_1 ;
  output \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_2 ;
  output \pi_dqs_found_lanes_r1_reg[2]_0 ;
  output \pi_dqs_found_lanes_r1_reg[2]_1 ;
  output \pi_dqs_found_lanes_r1_reg[2]_2 ;
  output \pi_dqs_found_lanes_r1_reg[2]_3 ;
  output \rd_ptr_timing_reg[0] ;
  output \rd_ptr_timing_reg[0]_0 ;
  output \rd_ptr_timing_reg[0]_1 ;
  output \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_3 ;
  output \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_4 ;
  output \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_5 ;
  output \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_6 ;
  output \pi_dqs_found_lanes_r1_reg[0] ;
  output \pi_dqs_found_lanes_r1_reg[0]_0 ;
  output \pi_dqs_found_lanes_r1_reg[0]_1 ;
  output \pi_dqs_found_lanes_r1_reg[0]_2 ;
  output UNCONN_OUT;
  output [0:0]E;
  output UNCONN_OUT_0;
  output [0:0]\wr_ptr_reg[2] ;
  output UNCONN_OUT_1;
  output [0:0]\wr_ptr_reg[2]_0 ;
  output [25:0]\rd_ptr_timing_reg[0]_2 ;
  output [5:0]COUNTERLOADVAL;
  output \rd_ptr_timing_reg[0]_3 ;
  output \pi_dqs_found_lanes_r1_reg[0]_3 ;
  output fine_adjust_done_r_reg;
  output rd_data_offset_cal_done;
  output [59:0]\my_empty_reg[7]_1 ;
  output [59:0]\my_empty_reg[7]_2 ;
  output [0:0]\gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall3_r_reg[6] ;
  output \grant_r_reg[0] ;
  output mux_wrdata_en;
  output mux_cmd_wren;
  output LD0;
  output ififo_rst_reg0;
  output ofifo_rst_reg0;
  output LD0_0;
  output ififo_rst_reg0_1;
  output ofifo_rst_reg0_2;
  output [7:0]D1;
  output [7:0]D2;
  output [7:0]D3;
  output [7:0]D4;
  output [7:0]D5;
  output [7:0]D6;
  output [7:0]D7;
  output [7:0]D8;
  output [7:0]D9;
  output [7:0]D0;
  output [7:0]\my_empty_reg[7]_3 ;
  output [7:0]\my_empty_reg[7]_4 ;
  output [7:0]\my_empty_reg[7]_5 ;
  output [7:0]\my_empty_reg[7]_6 ;
  output [7:0]\my_empty_reg[7]_7 ;
  output [7:0]\my_empty_reg[7]_8 ;
  output [7:0]\my_empty_reg[7]_9 ;
  output [7:0]\my_empty_reg[7]_10 ;
  output [3:0]\rd_ptr_timing_reg[0]_4 ;
  output [3:0]\rd_ptr_timing_reg[0]_5 ;
  output [3:0]\rd_ptr_timing_reg[0]_6 ;
  output [7:0]\rd_ptr_timing_reg[0]_7 ;
  output [4:0]\rd_ptr_timing_reg[0]_8 ;
  output [0:0]\rd_ptr_timing_reg[0]_9 ;
  output [3:0]\rd_ptr_timing_reg[0]_10 ;
  output [0:0]\rd_ptr_timing_reg[0]_11 ;
  output [10:0]D;
  output phy_read_calib;
  output \gen_byte_sel_div2.byte_sel_cnt_reg[1]_0 ;
  output \gen_byte_sel_div2.byte_sel_cnt_reg[0]_0 ;
  output \calib_sel_reg[1]_0 ;
  output [5:0]\pi_dqs_found_lanes_r1_reg[2]_4 ;
  output calib_sel0;
  output [3:0]\my_empty_reg[6]_0 ;
  output [3:0]\my_empty_reg[6]_1 ;
  output [3:0]\my_empty_reg[6]_2 ;
  output [3:0]\my_empty_reg[6]_3 ;
  output [2:0]\my_empty_reg[6]_4 ;
  output [7:0]\my_empty_reg[6]_5 ;
  output [7:0]\my_empty_reg[6]_6 ;
  output [3:0]\my_empty_reg[6]_7 ;
  output [3:0]\my_empty_reg[6]_8 ;
  output [3:0]\my_empty_reg[6]_9 ;
  output [5:0]\cmd_pipe_plus.mc_data_offset_reg[5] ;
  input phy_mc_go;
  input sys_rst;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[12] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[36] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[62] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[22] ;
  input rstdiv0_sync_r1_reg_rep__2;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[8] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[48] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[40] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[56] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[32] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[0] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[64] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[16] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[9] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[49] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[41] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[57] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[33] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[1] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[65] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[17] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[10] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[50] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[42] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[58] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[34] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[2] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[66] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[18] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[11] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[51] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[43] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[35] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[12]_0 ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[52] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[44] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[60] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[36]_0 ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[4] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[68] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[20] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[13] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[53] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[45] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[61] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[37] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[5] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[69] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[21] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[14] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[54] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[46] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[62]_0 ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[38] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[6] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[70] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[22]_0 ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[15] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[55] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[47] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[63] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[39] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[7] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[23] ;
  input rstdiv0_sync_r1_reg_rep__3;
  input rstdiv0_sync_r1_reg_rep;
  input in0;
  input rstdiv0_sync_r1_reg_rep__4;
  input prbs_rdlvl_done_pulse0;
  input [1:0]rstdiv0_sync_r1_reg_rep__5;
  input p_128_in;
  input [0:0]SS;
  input tempmon_sample_en;
  input [0:0]rstdiv0_sync_r1_reg_rep__6;
  input [0:0]rstdiv0_sync_r1_reg_rep__8;
  input tempmon_sel_pi_incdec;
  input phy_rddata_en;
  input \gen_byte_sel_div2.byte_sel_cnt_reg[1]_1 ;
  input pi_f_inc_reg;
  input po_delay_done_r4_reg;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[10]_0 ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[50]_0 ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[42]_0 ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[58]_0 ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[34]_0 ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[2]_0 ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[66]_0 ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[18]_0 ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[15]_0 ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[55]_0 ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[47]_0 ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[63]_0 ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[39]_0 ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[7]_0 ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[23]_0 ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[9]_0 ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[49]_0 ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[41]_0 ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[57]_0 ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[33]_0 ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[1]_0 ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[65]_0 ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[17]_0 ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[52]_0 ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[44]_0 ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[60]_0 ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[4]_0 ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[68]_0 ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[20]_0 ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[13]_0 ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[53]_0 ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[45]_0 ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[61]_0 ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[37]_0 ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[5]_0 ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[69]_0 ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[21]_0 ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[14]_0 ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[54]_0 ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[46]_0 ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[38]_0 ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[6]_0 ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[70]_0 ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[8]_0 ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[48]_0 ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[40]_0 ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[56]_0 ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[32]_0 ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[0]_0 ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[64]_0 ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[16]_0 ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[11]_0 ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[51]_0 ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[43]_0 ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]_0 ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[35]_0 ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3]_0 ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]_0 ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19]_0 ;
  input [0:0]rstdiv0_sync_r1_reg_rep__1;
  input [0:0]SR;
  input \my_empty_reg[3] ;
  input \my_empty_reg[5] ;
  input \my_empty_reg[3]_0 ;
  input \my_empty_reg[5]_0 ;
  input \my_empty_reg[3]_1 ;
  input \my_empty_reg[5]_1 ;
  input [143:0]Q;
  input rstdiv0_sync_r1_reg_rep__13;
  input rstdiv0_sync_r1_reg_rep__12;
  input [5:0]\pi_counter_read_val_reg[5] ;
  input \pi_counter_read_val_reg[3] ;
  input rstdiv0_sync_r1_reg_rep__11;
  input complex_row0_rd_done1;
  input refresh_bank_r;
  input mc_wrdata_en;
  input [0:0]mc_cas_n;
  input [2:0]mc_ras_n;
  input [0:0]mc_odt;
  input [0:0]mc_we_n;
  input idelay_ld_rst;
  input A_rst_primitives;
  input [71:0]\rd_ptr_reg[3] ;
  input \my_empty_reg[1] ;
  input [71:0]\rd_ptr_reg[3]_0 ;
  input \my_empty_reg[1]_0 ;
  input [33:0]\cmd_pipe_plus.mc_address_reg[38] ;
  input [30:0]mem_out;
  input \my_empty_reg[1]_1 ;
  input [1:0]\cmd_pipe_plus.mc_cke_reg[3] ;
  input p_1_in_0;
  input p_3_in;
  input [0:0]new_cnt_cpt_r_reg;
  input [0:0]rdlvl_stg1_start_reg;
  input clear;
  input [0:0]pi_cnt_dec_reg;
  input [0:0]rstdiv0_sync_r1_reg_rep__9;
  input [11:0]\device_temp_r_reg[11] ;
  input [1:0]mc_cmd;
  input \cmd_pipe_plus.mc_data_offset_reg[0] ;
  input [1:0]\cmd_pipe_plus.mc_data_offset_reg[2] ;
  input \cmd_pipe_plus.mc_data_offset_reg[3] ;
  input \cmd_pipe_plus.mc_data_offset_reg[4] ;
  input \cmd_pipe_plus.mc_data_offset_reg[5]_0 ;
  input [8:0]\cmd_pipe_plus.mc_bank_reg[8] ;
  input [46:0]\rd_ptr_reg[3]_1 ;
  input \my_empty_reg[1]_2 ;
  input [1:0]pi_dqs_found_lanes;

  wire A_rst_primitives;
  wire [5:0]COUNTERLOADVAL;
  wire [10:0]D;
  wire [7:0]D0;
  wire [7:0]D1;
  wire [7:0]D2;
  wire [7:0]D3;
  wire [7:0]D4;
  wire [7:0]D5;
  wire [7:0]D6;
  wire [7:0]D7;
  wire [7:0]D8;
  wire [7:0]D9;
  wire [0:0]E;
  wire LD0;
  wire LD0_0;
  wire [143:0]Q;
  wire [0:0]SR;
  wire [0:0]SS;
  wire UNCONN_OUT;
  wire UNCONN_OUT_0;
  wire UNCONN_OUT_1;
  wire cal1_state_r1536_out;
  wire calib_cmd_wren;
  wire calib_complete;
  wire calib_in_common;
  wire [0:0]calib_sel;
  wire calib_sel0;
  wire \calib_sel_reg[1]_0 ;
  wire calib_wrdata_en;
  wire calib_zero_ctrl;
  wire calib_zero_inputs;
  wire ck_addr_cmd_delay_done;
  wire clear;
  wire [33:0]\cmd_pipe_plus.mc_address_reg[38] ;
  wire [8:0]\cmd_pipe_plus.mc_bank_reg[8] ;
  wire [1:0]\cmd_pipe_plus.mc_cke_reg[3] ;
  wire \cmd_pipe_plus.mc_data_offset_reg[0] ;
  wire [1:0]\cmd_pipe_plus.mc_data_offset_reg[2] ;
  wire \cmd_pipe_plus.mc_data_offset_reg[3] ;
  wire \cmd_pipe_plus.mc_data_offset_reg[4] ;
  wire [5:0]\cmd_pipe_plus.mc_data_offset_reg[5] ;
  wire \cmd_pipe_plus.mc_data_offset_reg[5]_0 ;
  wire cmd_po_en_stg2_f;
  wire cnt_pwron_cke_done_r;
  wire cnt_shift_r1539_out;
  wire complex_row0_rd_done1;
  wire \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_11 ;
  wire \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_12 ;
  wire \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_13 ;
  wire \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_23 ;
  wire \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_30 ;
  wire \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_31 ;
  wire \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_32 ;
  wire \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_33 ;
  wire \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_34 ;
  wire \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_35 ;
  wire \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_36 ;
  wire \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_9 ;
  wire ddr_phy_tempmon_0_n_2;
  wire ddr_phy_tempmon_0_n_4;
  wire detect_pi_found_dqs;
  wire [11:0]\device_temp_r_reg[11] ;
  wire \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ;
  wire \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 ;
  wire \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_1 ;
  wire \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_2 ;
  wire \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_3 ;
  wire \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_4 ;
  wire \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_5 ;
  wire \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_6 ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[0] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[0]_0 ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[10] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[10]_0 ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[11] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[11]_0 ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[12] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[12]_0 ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[13] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[13]_0 ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[14] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[14]_0 ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[15] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[15]_0 ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[16] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[16]_0 ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[17] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[17]_0 ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[18] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[18]_0 ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19]_0 ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[1] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[1]_0 ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[20] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[20]_0 ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[21] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[21]_0 ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[22] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[22]_0 ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[23] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[23]_0 ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[2] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[2]_0 ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[32] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[32]_0 ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[33] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[33]_0 ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[34] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[34]_0 ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[35] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[35]_0 ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[36] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[36]_0 ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[37] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[37]_0 ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[38] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[38]_0 ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[39] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[39]_0 ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3]_0 ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[40] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[40]_0 ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[41] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[41]_0 ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[42] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[42]_0 ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[43] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[43]_0 ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[44] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[44]_0 ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[45] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[45]_0 ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[46] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[46]_0 ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[47] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[47]_0 ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[48] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[48]_0 ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[49] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[49]_0 ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[4] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[4]_0 ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[50] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[50]_0 ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[51] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[51]_0 ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[52] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[52]_0 ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[53] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[53]_0 ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[54] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[54]_0 ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[55] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[55]_0 ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[56] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[56]_0 ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[57] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[57]_0 ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[58] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[58]_0 ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]_0 ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[5] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[5]_0 ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[60] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[60]_0 ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[61] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[61]_0 ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[62] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[62]_0 ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[63] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[63]_0 ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[64] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[64]_0 ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[65] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[65]_0 ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[66] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[66]_0 ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]_0 ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[68] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[68]_0 ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[69] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[69]_0 ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[6] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[6]_0 ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[70] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[70]_0 ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[7] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[7]_0 ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[8] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[8]_0 ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[9] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[9]_0 ;
  wire dqs_found_prech_req;
  wire dqs_po_dec_done;
  wire \dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_15 ;
  wire \dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_20 ;
  wire \dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_21 ;
  wire \dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_22 ;
  wire \dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_23 ;
  wire \dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_28 ;
  wire \dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_4 ;
  wire \entry_cnt_reg[0] ;
  wire fine_adj_state_r142_out;
  wire fine_adjust_done_r_reg;
  wire first_rdlvl_pat_r;
  wire first_wrcal_pat_r;
  wire \gen_byte_sel_div2.byte_sel_cnt_reg[0]_0 ;
  wire \gen_byte_sel_div2.byte_sel_cnt_reg[1]_0 ;
  wire \gen_byte_sel_div2.byte_sel_cnt_reg[1]_1 ;
  wire [0:0]\gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall3_r_reg[6] ;
  wire \grant_r_reg[0] ;
  wire idelay_ce;
  wire idelay_ce_int;
  wire idelay_ce_r1;
  wire idelay_inc;
  wire idelay_inc_int;
  wire idelay_inc_r1;
  wire idelay_ld_rst;
  wire idelay_tap_limit_r_reg;
  wire ififo_rst_reg0;
  wire ififo_rst_reg0_1;
  wire in0;
  wire init_calib_complete_r_reg;
  (* MAX_FANOUT = "50" *) (* RTL_MAX_FANOUT = "found" *) (* syn_maxfan = "10" *) wire init_calib_complete_reg_rep__3_n_0;
  (* MAX_FANOUT = "50" *) (* RTL_MAX_FANOUT = "found" *) (* syn_maxfan = "10" *) wire init_calib_complete_reg_rep__6_n_0;
  wire init_dqsfound_done_r2;
  wire [0:0]mc_cas_n;
  wire [1:0]mc_cmd;
  wire [0:0]mc_odt;
  wire [2:0]mc_ras_n;
  wire [0:0]mc_we_n;
  wire mc_wrdata_en;
  wire [30:0]mem_out;
  wire mpr_rdlvl_start_r;
  wire mux_cmd_wren;
  wire mux_wrdata_en;
  wire \my_empty_reg[1] ;
  wire \my_empty_reg[1]_0 ;
  wire \my_empty_reg[1]_1 ;
  wire \my_empty_reg[1]_2 ;
  wire \my_empty_reg[3] ;
  wire \my_empty_reg[3]_0 ;
  wire \my_empty_reg[3]_1 ;
  wire \my_empty_reg[5] ;
  wire \my_empty_reg[5]_0 ;
  wire \my_empty_reg[5]_1 ;
  wire \my_empty_reg[6] ;
  wire [3:0]\my_empty_reg[6]_0 ;
  wire [3:0]\my_empty_reg[6]_1 ;
  wire [3:0]\my_empty_reg[6]_2 ;
  wire [3:0]\my_empty_reg[6]_3 ;
  wire [2:0]\my_empty_reg[6]_4 ;
  wire [7:0]\my_empty_reg[6]_5 ;
  wire [7:0]\my_empty_reg[6]_6 ;
  wire [3:0]\my_empty_reg[6]_7 ;
  wire [3:0]\my_empty_reg[6]_8 ;
  wire [3:0]\my_empty_reg[6]_9 ;
  wire \my_empty_reg[7] ;
  wire \my_empty_reg[7]_0 ;
  wire [59:0]\my_empty_reg[7]_1 ;
  wire [7:0]\my_empty_reg[7]_10 ;
  wire [59:0]\my_empty_reg[7]_2 ;
  wire [7:0]\my_empty_reg[7]_3 ;
  wire [7:0]\my_empty_reg[7]_4 ;
  wire [7:0]\my_empty_reg[7]_5 ;
  wire [7:0]\my_empty_reg[7]_6 ;
  wire [7:0]\my_empty_reg[7]_7 ;
  wire [7:0]\my_empty_reg[7]_8 ;
  wire [7:0]\my_empty_reg[7]_9 ;
  wire \my_empty_reg[8] ;
  wire [0:0]new_cnt_cpt_r_reg;
  wire ofifo_rst_reg0;
  wire ofifo_rst_reg0_2;
  wire \one_rank.stg1_wr_done_reg ;
  wire out;
  wire p_128_in;
  wire p_1_in_0;
  wire p_3_in;
  wire phy_ctl_wr_i1_reg;
  wire phy_ctl_wr_i1_reg_0;
  wire [44:0]phy_dout;
  wire phy_if_reset;
  wire phy_if_reset0__0;
  wire phy_if_reset_w;
  wire phy_mc_go;
  wire phy_rddata_en;
  wire phy_read_calib;
  wire pi_calib_done;
  wire [0:0]pi_cnt_dec_reg;
  wire \pi_counter_read_val_reg[3] ;
  wire [5:0]\pi_counter_read_val_reg[5] ;
  wire pi_dqs_found_all_bank;
  wire pi_dqs_found_done_r1;
  wire [1:0]pi_dqs_found_lanes;
  wire \pi_dqs_found_lanes_r1_reg[0] ;
  wire \pi_dqs_found_lanes_r1_reg[0]_0 ;
  wire \pi_dqs_found_lanes_r1_reg[0]_1 ;
  wire \pi_dqs_found_lanes_r1_reg[0]_2 ;
  wire \pi_dqs_found_lanes_r1_reg[0]_3 ;
  wire \pi_dqs_found_lanes_r1_reg[2] ;
  wire \pi_dqs_found_lanes_r1_reg[2]_0 ;
  wire \pi_dqs_found_lanes_r1_reg[2]_1 ;
  wire \pi_dqs_found_lanes_r1_reg[2]_2 ;
  wire \pi_dqs_found_lanes_r1_reg[2]_3 ;
  wire [5:0]\pi_dqs_found_lanes_r1_reg[2]_4 ;
  wire pi_dqs_found_rank_done;
  wire pi_en_stg2_f_timing_reg;
  wire pi_f_inc_reg;
  wire pi_fine_dly_dec_done;
  wire pi_fine_dly_dec_done_r;
  wire po_ck_addr_cmd_delay_done;
  wire po_delay_done_r4_reg;
  wire po_en_stg2_f_reg;
  wire prbs_rdlvl_done_pulse0;
  wire prech_done;
  wire rd_active_r;
  wire [2:1]\rd_byte_data_offset_reg[0]_1 ;
  wire rd_data_offset_cal_done;
  wire [2:1]rd_data_offset_ranks_0;
  wire [71:0]\rd_ptr_reg[3] ;
  wire [71:0]\rd_ptr_reg[3]_0 ;
  wire [46:0]\rd_ptr_reg[3]_1 ;
  wire \rd_ptr_timing_reg[0] ;
  wire \rd_ptr_timing_reg[0]_0 ;
  wire \rd_ptr_timing_reg[0]_1 ;
  wire [3:0]\rd_ptr_timing_reg[0]_10 ;
  wire [0:0]\rd_ptr_timing_reg[0]_11 ;
  wire [25:0]\rd_ptr_timing_reg[0]_2 ;
  wire \rd_ptr_timing_reg[0]_3 ;
  wire [3:0]\rd_ptr_timing_reg[0]_4 ;
  wire [3:0]\rd_ptr_timing_reg[0]_5 ;
  wire [3:0]\rd_ptr_timing_reg[0]_6 ;
  wire [7:0]\rd_ptr_timing_reg[0]_7 ;
  wire [4:0]\rd_ptr_timing_reg[0]_8 ;
  wire [0:0]\rd_ptr_timing_reg[0]_9 ;
  wire \rdlvl_dqs_tap_cnt_r_reg[0][1][0] ;
  wire rdlvl_last_byte_done;
  wire rdlvl_pi_incdec;
  wire rdlvl_prech_req;
  wire rdlvl_stg1_done_r1;
  wire rdlvl_stg1_rank_done;
  wire rdlvl_stg1_start_r_reg;
  wire [0:0]rdlvl_stg1_start_reg;
  wire refresh_bank_r;
  wire reset_if;
  wire reset_if_r8_reg_srl8_n_0;
  wire reset_if_r9;
  wire rstdiv0_sync_r1_reg_rep;
  wire [0:0]rstdiv0_sync_r1_reg_rep__1;
  wire rstdiv0_sync_r1_reg_rep__11;
  wire rstdiv0_sync_r1_reg_rep__12;
  wire rstdiv0_sync_r1_reg_rep__13;
  wire rstdiv0_sync_r1_reg_rep__2;
  wire rstdiv0_sync_r1_reg_rep__3;
  wire rstdiv0_sync_r1_reg_rep__4;
  wire [1:0]rstdiv0_sync_r1_reg_rep__5;
  wire [0:0]rstdiv0_sync_r1_reg_rep__6;
  wire [0:0]rstdiv0_sync_r1_reg_rep__8;
  wire [0:0]rstdiv0_sync_r1_reg_rep__9;
  wire samp_edge_cnt0_en_r;
  wire sys_rst;
  wire tempmon_pi_f_dec;
  wire tempmon_pi_f_en_r;
  wire tempmon_pi_f_inc;
  wire tempmon_pi_f_inc_r;
  wire tempmon_sample_en;
  wire tempmon_sel_pi_incdec;
  wire u_ddr_phy_init_n_15;
  wire u_ddr_phy_init_n_16;
  wire u_ddr_phy_init_n_2;
  wire u_ddr_phy_init_n_346;
  wire u_ddr_phy_init_n_347;
  wire u_ddr_phy_init_n_91;
  wire u_ddr_phy_wrcal_n_10;
  wire u_ddr_phy_wrcal_n_4;
  wire u_ddr_phy_wrcal_n_7;
  wire [0:0]\wr_ptr_reg[2] ;
  wire [0:0]\wr_ptr_reg[2]_0 ;
  wire \wr_ptr_timing_reg[0] ;
  wire \wr_ptr_timing_reg[0]_0 ;
  wire wrcal_prech_req;
  wire wrcal_rd_wait;
  wire \wrdq_div2_4to1_rdlvl_first.phy_wrdata_reg[111] ;
  wire wrlvl_byte_redo;
  wire wrlvl_final_if_rst;

  (* syn_maxfan = "10" *) 
  FDRE \calib_sel_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_byte_sel_div2.byte_sel_cnt_reg[1]_1 ),
        .Q(calib_sel),
        .R(1'b0));
  FDRE \calib_zero_ctrl_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(po_delay_done_r4_reg),
        .Q(calib_zero_ctrl),
        .R(1'b0));
  (* syn_maxfan = "10" *) 
  FDSE \calib_zero_inputs_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(ddr_phy_tempmon_0_n_4),
        .Q(calib_zero_inputs),
        .S(rstdiv0_sync_r1_reg_rep));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_30 
       (.I0(\wr_ptr_timing_reg[0] ),
        .I1(\rd_ptr_reg[3]_1 [15]),
        .I2(\my_empty_reg[1]_2 ),
        .O(\my_empty_reg[6]_3 [3]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT4 #(
    .INIT(16'h88F0)) 
    \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_31 
       (.I0(\cmd_pipe_plus.mc_bank_reg[8] [8]),
        .I1(\wr_ptr_timing_reg[0] ),
        .I2(\rd_ptr_reg[3]_1 [14]),
        .I3(\my_empty_reg[1]_2 ),
        .O(\my_empty_reg[6]_3 [2]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_32 
       (.I0(\cmd_pipe_plus.mc_bank_reg[8] [5]),
        .I1(\wr_ptr_timing_reg[0] ),
        .I2(\rd_ptr_reg[3]_1 [13]),
        .I3(\my_empty_reg[1]_2 ),
        .O(\my_empty_reg[6]_3 [1]));
  LUT4 #(
    .INIT(16'h88F0)) 
    \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_33 
       (.I0(\cmd_pipe_plus.mc_bank_reg[8] [2]),
        .I1(\wr_ptr_timing_reg[0] ),
        .I2(\rd_ptr_reg[3]_1 [12]),
        .I3(\my_empty_reg[1]_2 ),
        .O(\my_empty_reg[6]_3 [0]));
  LUT4 #(
    .INIT(16'hBBF0)) 
    \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_39 
       (.I0(mc_ras_n[2]),
        .I1(\wr_ptr_timing_reg[0] ),
        .I2(\rd_ptr_reg[3]_1 [18]),
        .I3(\my_empty_reg[1]_2 ),
        .O(\my_empty_reg[6]_4 [2]));
  LUT4 #(
    .INIT(16'hBBF0)) 
    \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_40 
       (.I0(mc_ras_n[1]),
        .I1(\wr_ptr_timing_reg[0] ),
        .I2(\rd_ptr_reg[3]_1 [17]),
        .I3(\my_empty_reg[1]_2 ),
        .O(\my_empty_reg[6]_4 [1]));
  Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_ddr_phy_rdlvl \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl 
       (.COUNTERLOADVAL(COUNTERLOADVAL),
        .D({\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_9 ,\wrdq_div2_4to1_rdlvl_first.phy_wrdata_reg[111] ,\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_11 ,\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_12 ,\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_13 }),
        .E(\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_33 ),
        .cal1_state_r1536_out(cal1_state_r1536_out),
        .\calib_sel_reg[1] (calib_sel),
        .calib_zero_inputs(calib_zero_inputs),
        .ck_addr_cmd_delay_done(ck_addr_cmd_delay_done),
        .clear(clear),
        .delay_done_r4_reg(po_ck_addr_cmd_delay_done),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[0] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[0] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[10] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[10] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[11] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[11] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[12] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[12]_0 ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[13] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[13] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[14] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[14] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[15] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[15] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[16] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[16] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[17] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[17] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[18] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[18] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[1] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[1] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[20] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[20] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[21] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[21] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[22] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[22]_0 ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[23] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[23] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[2] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[2] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[32] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[32] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[33] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[33] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[34] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[34] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[35] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[35] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[36] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[36]_0 ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[37] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[37] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[38] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[38] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[39] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[39] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[40] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[40] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[41] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[41] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[42] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[42] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[43] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[43] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[44] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[44] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[45] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[45] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[46] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[46] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[47] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[47] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[48] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[48] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[49] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[49] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[4] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[4] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[50] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[50] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[51] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[51] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[52] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[52] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[53] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[53] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[54] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[54] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[55] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[55] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[56] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[56] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[57] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[57] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[58] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[58] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[5] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[5] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[60] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[60] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[61] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[61] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[62] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[62]_0 ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[63] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[63] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[64] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[64] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[65] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[65] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[66] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[66] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[68] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[68] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[69] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[69] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[6] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[6] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[70] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[70] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[7] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[7] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[8] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[8] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[9] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[9] ),
        .dqs_found_done_r_reg(\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_28 ),
        .dqs_found_done_r_reg_0(\gen_byte_sel_div2.byte_sel_cnt_reg[0]_0 ),
        .dqs_po_dec_done(dqs_po_dec_done),
        .first_rdlvl_pat_r(first_rdlvl_pat_r),
        .first_wrcal_pat_r(first_wrcal_pat_r),
        .\gen_byte_sel_div2.byte_sel_cnt_reg[0] (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_35 ),
        .\gen_byte_sel_div2.byte_sel_cnt_reg[0]_0 (\calib_sel_reg[1]_0 ),
        .\gen_byte_sel_div2.byte_sel_cnt_reg[1] (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_34 ),
        .\gen_byte_sel_div2.byte_sel_cnt_reg[1]_0 (\gen_byte_sel_div2.byte_sel_cnt_reg[1]_0 ),
        .\gen_byte_sel_div2.calib_in_common_reg (calib_in_common),
        .idelay_ce_int(idelay_ce_int),
        .idelay_inc_int(idelay_inc_int),
        .idelay_ld_reg(u_ddr_phy_wrcal_n_7),
        .idelay_ld_reg_0(u_ddr_phy_wrcal_n_4),
        .\idelay_tap_cnt_r_reg[0][1][1]_0 (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_30 ),
        .idelay_tap_limit_r_reg_0(idelay_tap_limit_r_reg),
        .\init_state_r_reg[0] (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_32 ),
        .\init_state_r_reg[2] (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_23 ),
        .\init_state_r_reg[3] (u_ddr_phy_init_n_16),
        .mpr_rdlvl_start_r(mpr_rdlvl_start_r),
        .mpr_rdlvl_start_reg(u_ddr_phy_init_n_91),
        .new_cnt_cpt_r_reg_0(new_cnt_cpt_r_reg),
        .\one_rank.stg1_wr_done_reg (u_ddr_phy_init_n_15),
        .pi_calib_done(pi_calib_done),
        .pi_cnt_dec_reg_0(pi_cnt_dec_reg),
        .\pi_counter_read_val_reg[3] (\pi_counter_read_val_reg[3] ),
        .\pi_counter_read_val_reg[5] (\pi_counter_read_val_reg[5] ),
        .pi_dqs_found_done(\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_4 ),
        .\pi_dqs_found_lanes_r1_reg[0] (\pi_dqs_found_lanes_r1_reg[0]_0 ),
        .\pi_dqs_found_lanes_r1_reg[0]_0 (\pi_dqs_found_lanes_r1_reg[0]_1 ),
        .\pi_dqs_found_lanes_r1_reg[0]_1 (\pi_dqs_found_lanes_r1_reg[0]_2 ),
        .\pi_dqs_found_lanes_r1_reg[2] (\pi_dqs_found_lanes_r1_reg[2]_1 ),
        .\pi_dqs_found_lanes_r1_reg[2]_0 (\pi_dqs_found_lanes_r1_reg[2]_2 ),
        .\pi_dqs_found_lanes_r1_reg[2]_1 (\pi_dqs_found_lanes_r1_reg[2]_3 ),
        .\pi_dqs_found_lanes_r1_reg[2]_2 (\pi_dqs_found_lanes_r1_reg[2]_4 ),
        .pi_en_stg2_f_timing_reg_0(pi_en_stg2_f_timing_reg),
        .pi_f_dec_reg(ddr_phy_tempmon_0_n_2),
        .pi_fine_dly_dec_done_r_reg(pi_fine_dly_dec_done),
        .\po_stg2_wrcal_cnt_reg[0] (\gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall3_r_reg[6] ),
        .prech_done(prech_done),
        .rd_active_r(rd_active_r),
        .rd_active_r_reg(cnt_shift_r1539_out),
        .\rdlvl_dqs_tap_cnt_r_reg[0][1][0]_0 (\rdlvl_dqs_tap_cnt_r_reg[0][1][0] ),
        .rdlvl_last_byte_done(rdlvl_last_byte_done),
        .rdlvl_pi_incdec(rdlvl_pi_incdec),
        .rdlvl_prech_req(rdlvl_prech_req),
        .rdlvl_stg1_done_r1_reg(rdlvl_stg1_done_r1),
        .rdlvl_stg1_rank_done(rdlvl_stg1_rank_done),
        .rdlvl_stg1_start_reg(rdlvl_stg1_start_r_reg),
        .rdlvl_stg1_start_reg_0(rdlvl_stg1_start_reg),
        .reset_if(reset_if),
        .reset_if_r9(reset_if_r9),
        .reset_if_reg(\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_36 ),
        .rstdiv0_sync_r1_reg_rep(rstdiv0_sync_r1_reg_rep),
        .rstdiv0_sync_r1_reg_rep__10(rstdiv0_sync_r1_reg_rep__5[0]),
        .rstdiv0_sync_r1_reg_rep__11(rstdiv0_sync_r1_reg_rep__11),
        .rstdiv0_sync_r1_reg_rep__12(rstdiv0_sync_r1_reg_rep__12),
        .rstdiv0_sync_r1_reg_rep__2(rstdiv0_sync_r1_reg_rep__2),
        .rstdiv0_sync_r1_reg_rep__3(rstdiv0_sync_r1_reg_rep__3),
        .samp_edge_cnt0_en_r(samp_edge_cnt0_en_r),
        .\stg1_wr_rd_cnt_reg[3] (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_31 ),
        .sys_rst(sys_rst),
        .tempmon_pi_f_en_r(tempmon_pi_f_en_r),
        .tempmon_pi_f_inc_r(tempmon_pi_f_inc_r),
        .wrcal_done_reg(u_ddr_phy_wrcal_n_10));
  Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_ddr_phy_tempmon ddr_phy_tempmon_0
       (.D(\wrdq_div2_4to1_rdlvl_first.phy_wrdata_reg[111] ),
        .SS(SS),
        .calib_sel0(calib_sel0),
        .\calib_zero_inputs_reg[0] (tempmon_pi_f_dec),
        .\calib_zero_inputs_reg[0]_0 (ddr_phy_tempmon_0_n_4),
        .delay_done_r4_reg(po_ck_addr_cmd_delay_done),
        .\device_temp_r_reg[11] (\device_temp_r_reg[11] ),
        .\gen_byte_sel_div2.byte_sel_cnt_reg[1] (ddr_phy_tempmon_0_n_2),
        .init_calib_complete_reg(calib_complete),
        .pi_fine_dly_dec_done_reg(pi_fine_dly_dec_done),
        .rstdiv0_sync_r1_reg_rep__11(rstdiv0_sync_r1_reg_rep__11),
        .rstdiv0_sync_r1_reg_rep__5(rstdiv0_sync_r1_reg_rep__5),
        .rstdiv0_sync_r1_reg_rep__6(rstdiv0_sync_r1_reg_rep__6),
        .rstdiv0_sync_r1_reg_rep__8(rstdiv0_sync_r1_reg_rep__8),
        .rstdiv0_sync_r1_reg_rep__9(rstdiv0_sync_r1_reg_rep__9),
        .sys_rst(sys_rst),
        .tempmon_pi_f_inc_r_reg(tempmon_pi_f_inc),
        .tempmon_sample_en(tempmon_sample_en));
  Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_ddr_phy_dqs_found_cal_hr \dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr 
       (.A_rst_primitives(A_rst_primitives),
        .Q(rd_data_offset_ranks_0),
        .SR(SR),
        .\calib_data_offset_0_reg[0] (\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_22 ),
        .\calib_data_offset_0_reg[3] (\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_21 ),
        .\calib_data_offset_0_reg[4] (\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_20 ),
        .\calib_data_offset_0_reg[5] (\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_15 ),
        .\calib_sel_reg[1] (calib_sel),
        .calib_zero_ctrl(calib_zero_ctrl),
        .calib_zero_inputs(calib_zero_inputs),
        .\cmd_pipe_plus.mc_data_offset_reg[5] (\cmd_pipe_plus.mc_data_offset_reg[5] ),
        .cmd_po_en_stg2_f(cmd_po_en_stg2_f),
        .delay_done_r4_reg(po_ck_addr_cmd_delay_done),
        .detect_pi_found_dqs(detect_pi_found_dqs),
        .\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] (\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 ),
        .\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 (\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_1 ),
        .\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_1 (\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_4 ),
        .\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_2 (\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_6 ),
        .dqs_found_prech_req(dqs_found_prech_req),
        .dqs_po_dec_done(dqs_po_dec_done),
        .fine_adj_state_r142_out(fine_adj_state_r142_out),
        .fine_adjust_done_r_reg_0(fine_adjust_done_r_reg),
        .\gen_byte_sel_div2.byte_sel_cnt_reg[0] (\gen_byte_sel_div2.byte_sel_cnt_reg[0]_0 ),
        .\gen_byte_sel_div2.byte_sel_cnt_reg[1] (\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_28 ),
        .\gen_byte_sel_div2.calib_in_common_reg (calib_in_common),
        .ififo_rst_reg0(ififo_rst_reg0),
        .ififo_rst_reg0_1(ififo_rst_reg0_1),
        .init_dqsfound_done_r1_reg_0(rd_data_offset_cal_done),
        .init_dqsfound_done_r2(init_dqsfound_done_r2),
        .\init_state_r_reg[1] (\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_23 ),
        .ofifo_rst_reg0(ofifo_rst_reg0),
        .ofifo_rst_reg0_2(ofifo_rst_reg0_2),
        .phy_if_reset(phy_if_reset),
        .pi_calib_done(pi_calib_done),
        .pi_dqs_found_all_bank(pi_dqs_found_all_bank),
        .pi_dqs_found_done(\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_4 ),
        .pi_dqs_found_done_r1(pi_dqs_found_done_r1),
        .pi_dqs_found_lanes(pi_dqs_found_lanes),
        .\pi_dqs_found_lanes_r1_reg[0]_0 (\pi_dqs_found_lanes_r1_reg[0] ),
        .\pi_dqs_found_lanes_r1_reg[2]_0 (\pi_dqs_found_lanes_r1_reg[2]_0 ),
        .pi_dqs_found_rank_done(pi_dqs_found_rank_done),
        .pi_dqs_found_start_reg(u_ddr_phy_init_n_347),
        .pi_fine_dly_dec_done_reg(pi_fine_dly_dec_done),
        .prech_done(prech_done),
        .prech_req_posedge_r_reg(u_ddr_phy_init_n_2),
        .\rank_final_loop[0].bank_final_loop[0].final_data_offset_reg[0][2]_0 (\rd_byte_data_offset_reg[0]_1 ),
        .\rd_ptr_timing_reg[0] (\rd_ptr_timing_reg[0]_0 ),
        .\rd_ptr_timing_reg[0]_0 (\rd_ptr_timing_reg[0]_1 ),
        .rstdiv0_sync_r1_reg_rep(rstdiv0_sync_r1_reg_rep),
        .rstdiv0_sync_r1_reg_rep__11(rstdiv0_sync_r1_reg_rep__11),
        .rstdiv0_sync_r1_reg_rep__12(rstdiv0_sync_r1_reg_rep__12),
        .rstdiv0_sync_r1_reg_rep__13(rstdiv0_sync_r1_reg_rep__13),
        .rstdiv0_sync_r1_reg_rep__3(rstdiv0_sync_r1_reg_rep__3),
        .rstdiv0_sync_r1_reg_rep__4(rstdiv0_sync_r1_reg_rep__4),
        .rstdiv0_sync_r1_reg_rep__5(rstdiv0_sync_r1_reg_rep__5[1]),
        .sys_rst(sys_rst));
  FDRE \gen_byte_sel_div2.byte_sel_cnt_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_35 ),
        .Q(\calib_sel_reg[1]_0 ),
        .R(1'b0));
  FDRE \gen_byte_sel_div2.byte_sel_cnt_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_34 ),
        .Q(\gen_byte_sel_div2.byte_sel_cnt_reg[1]_0 ),
        .R(1'b0));
  (* syn_maxfan = "10" *) 
  FDRE \gen_byte_sel_div2.calib_in_common_reg 
       (.C(sys_rst),
        .CE(1'b1),
        .D(pi_f_inc_reg),
        .Q(calib_in_common),
        .R(rstdiv0_sync_r1_reg_rep__3));
  LUT2 #(
    .INIT(4'h2)) 
    \grant_r[0]_i_2 
       (.I0(init_calib_complete_r_reg),
        .I1(refresh_bank_r),
        .O(\grant_r_reg[0] ));
  FDRE idelay_ce_r1_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(idelay_ce_int),
        .Q(idelay_ce_r1),
        .R(rstdiv0_sync_r1_reg_rep__3));
  FDRE idelay_ce_r2_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(idelay_ce_r1),
        .Q(idelay_ce),
        .R(rstdiv0_sync_r1_reg_rep__3));
  FDRE idelay_inc_r1_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(idelay_inc_int),
        .Q(idelay_inc_r1),
        .R(rstdiv0_sync_r1_reg_rep__3));
  (* syn_maxfan = "30" *) 
  FDRE idelay_inc_r2_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(idelay_inc_r1),
        .Q(idelay_inc),
        .R(rstdiv0_sync_r1_reg_rep__3));
  (* ORIG_CELL_NAME = "init_calib_complete_reg" *) 
  FDRE init_calib_complete_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(calib_complete),
        .Q(phy_dout[15]),
        .R(1'b0));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* ORIG_CELL_NAME = "init_calib_complete_reg" *) 
  FDRE init_calib_complete_reg_rep
       (.C(sys_rst),
        .CE(1'b1),
        .D(calib_complete),
        .Q(\my_empty_reg[8] ),
        .R(1'b0));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* ORIG_CELL_NAME = "init_calib_complete_reg" *) 
  FDRE init_calib_complete_reg_rep__0
       (.C(sys_rst),
        .CE(1'b1),
        .D(calib_complete),
        .Q(\my_empty_reg[7] ),
        .R(1'b0));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* ORIG_CELL_NAME = "init_calib_complete_reg" *) 
  FDRE init_calib_complete_reg_rep__1
       (.C(sys_rst),
        .CE(1'b1),
        .D(calib_complete),
        .Q(\my_empty_reg[7]_0 ),
        .R(1'b0));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* ORIG_CELL_NAME = "init_calib_complete_reg" *) 
  FDRE init_calib_complete_reg_rep__2
       (.C(sys_rst),
        .CE(1'b1),
        .D(calib_complete),
        .Q(\my_empty_reg[6] ),
        .R(1'b0));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* ORIG_CELL_NAME = "init_calib_complete_reg" *) 
  (* RTL_MAX_FANOUT = "found" *) 
  (* syn_maxfan = "10" *) 
  FDRE init_calib_complete_reg_rep__3
       (.C(sys_rst),
        .CE(1'b1),
        .D(calib_complete),
        .Q(init_calib_complete_reg_rep__3_n_0),
        .R(1'b0));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* ORIG_CELL_NAME = "init_calib_complete_reg" *) 
  FDRE init_calib_complete_reg_rep__4
       (.C(sys_rst),
        .CE(1'b1),
        .D(calib_complete),
        .Q(phy_ctl_wr_i1_reg),
        .R(1'b0));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* ORIG_CELL_NAME = "init_calib_complete_reg" *) 
  FDRE init_calib_complete_reg_rep__5
       (.C(sys_rst),
        .CE(1'b1),
        .D(calib_complete),
        .Q(\wr_ptr_timing_reg[0] ),
        .R(1'b0));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* ORIG_CELL_NAME = "init_calib_complete_reg" *) 
  (* RTL_MAX_FANOUT = "found" *) 
  (* syn_maxfan = "10" *) 
  FDRE init_calib_complete_reg_rep__6
       (.C(sys_rst),
        .CE(1'b1),
        .D(calib_complete),
        .Q(init_calib_complete_reg_rep__6_n_0),
        .R(1'b0));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* ORIG_CELL_NAME = "init_calib_complete_reg" *) 
  FDRE init_calib_complete_reg_rep__7
       (.C(sys_rst),
        .CE(1'b1),
        .D(calib_complete),
        .Q(\wr_ptr_timing_reg[0]_0 ),
        .R(1'b0));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* ORIG_CELL_NAME = "init_calib_complete_reg" *) 
  FDRE init_calib_complete_reg_rep__8
       (.C(sys_rst),
        .CE(1'b1),
        .D(calib_complete),
        .Q(\entry_cnt_reg[0] ),
        .R(1'b0));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  (* ORIG_CELL_NAME = "init_calib_complete_reg" *) 
  FDRE init_calib_complete_reg_rep__9
       (.C(sys_rst),
        .CE(1'b1),
        .D(calib_complete),
        .Q(init_calib_complete_r_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    \input_[0].iserdes_dq_.idelay_dq.idelaye2_i_1 
       (.I0(calib_in_common),
        .I1(calib_sel),
        .I2(idelay_ce),
        .I3(calib_zero_inputs),
        .O(\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT4 #(
    .INIT(16'h00B0)) 
    \input_[1].iserdes_dq_.idelay_dq.idelaye2_i_1 
       (.I0(calib_in_common),
        .I1(calib_sel),
        .I2(idelay_ce),
        .I3(calib_zero_inputs),
        .O(\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_3 ));
  Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_ddr_phy_wrlvl_off_delay \mb_wrlvl_off.u_phy_wrlvl_off_delay 
       (.\calib_sel_reg[1] (calib_sel),
        .calib_zero_ctrl(calib_zero_ctrl),
        .\calib_zero_ctrl_reg[0] (po_ck_addr_cmd_delay_done),
        .calib_zero_inputs(calib_zero_inputs),
        .cmd_po_en_stg2_f(cmd_po_en_stg2_f),
        .\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] (\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_2 ),
        .\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 (\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_5 ),
        .dqs_po_dec_done(dqs_po_dec_done),
        .\gen_byte_sel_div2.calib_in_common_reg (calib_in_common),
        .p_1_in_0(p_1_in_0),
        .p_3_in(p_3_in),
        .phy_mc_go(phy_mc_go),
        .pi_fine_dly_dec_done_r(pi_fine_dly_dec_done_r),
        .pi_fine_dly_dec_done_reg(pi_fine_dly_dec_done),
        .po_en_stg2_f_reg_0(po_en_stg2_f_reg),
        .\rd_ptr_timing_reg[0] (\rd_ptr_timing_reg[0] ),
        .rstdiv0_sync_r1_reg_rep__13(rstdiv0_sync_r1_reg_rep__13),
        .rstdiv0_sync_r1_reg_rep__3(rstdiv0_sync_r1_reg_rep__3),
        .sys_rst(sys_rst));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_15_0_5_i_7
       (.I0(\my_empty_reg[7]_0 ),
        .I1(Q[77]),
        .O(\my_empty_reg[7]_2 [3]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_15_12_17_i_3__0
       (.I0(\my_empty_reg[7] ),
        .I1(Q[120]),
        .O(\my_empty_reg[7]_2 [13]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_15_12_17_i_5
       (.I0(\my_empty_reg[6] ),
        .I1(Q[31]),
        .O(\my_empty_reg[7]_2 [14]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_15_12_17_i_5__0
       (.I0(\my_empty_reg[8] ),
        .I1(Q[130]),
        .O(\my_empty_reg[7]_1 [7]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_15_12_17_i_6__0
       (.I0(\my_empty_reg[8] ),
        .I1(Q[128]),
        .O(\my_empty_reg[7]_1 [6]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_15_18_23_i_1__2
       (.I0(\my_empty_reg[8] ),
        .I1(Q[134]),
        .O(\my_empty_reg[7]_1 [9]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_15_18_23_i_2__2
       (.I0(\my_empty_reg[8] ),
        .I1(Q[132]),
        .O(\my_empty_reg[7]_1 [8]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_15_18_23_i_3__0
       (.I0(\my_empty_reg[8] ),
        .I1(Q[138]),
        .O(\my_empty_reg[7]_1 [11]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_15_18_23_i_4__0
       (.I0(\my_empty_reg[8] ),
        .I1(Q[136]),
        .O(\my_empty_reg[7]_1 [10]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_15_18_23_i_5__0
       (.I0(\my_empty_reg[8] ),
        .I1(Q[142]),
        .O(\my_empty_reg[7]_1 [13]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_15_18_23_i_6__0
       (.I0(\my_empty_reg[8] ),
        .I1(Q[140]),
        .O(\my_empty_reg[7]_1 [12]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_15_24_29_i_1__0
       (.I0(\my_empty_reg[6] ),
        .I1(\cmd_pipe_plus.mc_bank_reg[8] [5]),
        .O(phy_dout[13]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_15_24_29_i_2__0
       (.I0(\my_empty_reg[6] ),
        .I1(\cmd_pipe_plus.mc_bank_reg[8] [2]),
        .O(phy_dout[12]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_15_24_29_i_3
       (.I0(\my_empty_reg[6] ),
        .I1(\cmd_pipe_plus.mc_bank_reg[8] [8]),
        .O(phy_dout[14]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_15_30_35_i_1__1
       (.I0(\my_empty_reg[7] ),
        .I1(Q[112]),
        .O(\my_empty_reg[7]_1 [20]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_15_30_35_i_3
       (.I0(\my_empty_reg[6] ),
        .I1(Q[22]),
        .O(\my_empty_reg[7]_1 [22]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_15_36_41_i_3__0
       (.I0(\my_empty_reg[7] ),
        .I1(Q[124]),
        .O(\my_empty_reg[7]_2 [26]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_15_36_41_i_5
       (.I0(\my_empty_reg[6] ),
        .I1(Q[19]),
        .O(\my_empty_reg[7]_1 [27]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_15_36_41_i_5__0
       (.I0(\my_empty_reg[6] ),
        .I1(Q[26]),
        .O(\my_empty_reg[7]_2 [28]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_15_48_53_i_6__0
       (.I0(\my_empty_reg[7]_0 ),
        .I1(Q[65]),
        .O(\my_empty_reg[7]_1 [36]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_15_48_53_i_6__1
       (.I0(\my_empty_reg[7]_0 ),
        .I1(Q[73]),
        .O(\my_empty_reg[7]_2 [36]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_15_54_59_i_3__1
       (.I0(\my_empty_reg[6] ),
        .I1(Q[27]),
        .O(\my_empty_reg[7]_2 [40]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_15_60_65_i_3
       (.I0(\my_empty_reg[7] ),
        .I1(Q[116]),
        .O(\my_empty_reg[7]_1 [46]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_15_60_65_i_5
       (.I0(\my_empty_reg[6] ),
        .I1(Q[23]),
        .O(\my_empty_reg[7]_1 [47]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_15_60_65_i_5__0
       (.I0(\my_empty_reg[6] ),
        .I1(Q[30]),
        .O(\my_empty_reg[7]_2 [47]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_15_6_11_i_1__0
       (.I0(\my_empty_reg[6] ),
        .I1(Q[18]),
        .O(\my_empty_reg[7]_1 [1]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_15_72_77_i_1__2
       (.I0(\my_empty_reg[8] ),
        .I1(Q[131]),
        .O(\my_empty_reg[7]_2 [53]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_15_72_77_i_2__2
       (.I0(\my_empty_reg[8] ),
        .I1(Q[129]),
        .O(\my_empty_reg[7]_2 [52]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_15_72_77_i_3__2
       (.I0(\my_empty_reg[8] ),
        .I1(Q[135]),
        .O(\my_empty_reg[7]_2 [55]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_15_72_77_i_4__1
       (.I0(\my_empty_reg[8] ),
        .I1(Q[133]),
        .O(\my_empty_reg[7]_2 [54]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_15_72_77_i_5__0
       (.I0(\my_empty_reg[8] ),
        .I1(Q[139]),
        .O(\my_empty_reg[7]_2 [57]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_15_72_77_i_6
       (.I0(\my_empty_reg[7]_0 ),
        .I1(Q[69]),
        .O(\my_empty_reg[7]_1 [56]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_15_72_77_i_6__0
       (.I0(\my_empty_reg[8] ),
        .I1(Q[137]),
        .O(\my_empty_reg[7]_2 [56]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_15_78_79_i_1__0
       (.I0(\my_empty_reg[8] ),
        .I1(Q[143]),
        .O(\my_empty_reg[7]_2 [59]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_15_78_79_i_2__0
       (.I0(\my_empty_reg[8] ),
        .I1(Q[141]),
        .O(\my_empty_reg[7]_2 [58]));
  LUT4 #(
    .INIT(16'h88F0)) 
    out_fifo_i_10__0
       (.I0(Q[120]),
        .I1(init_calib_complete_reg_rep__6_n_0),
        .I2(\rd_ptr_reg[3]_0 [15]),
        .I3(\my_empty_reg[1]_0 ),
        .O(\my_empty_reg[7]_3 [7]));
  LUT4 #(
    .INIT(16'hBBF0)) 
    out_fifo_i_13
       (.I0(Q[66]),
        .I1(\entry_cnt_reg[0] ),
        .I2(\rd_ptr_reg[3] [4]),
        .I3(\my_empty_reg[1] ),
        .O(D1[4]));
  LUT4 #(
    .INIT(16'hBBF0)) 
    out_fifo_i_14
       (.I0(Q[50]),
        .I1(\entry_cnt_reg[0] ),
        .I2(\rd_ptr_reg[3] [3]),
        .I3(\my_empty_reg[1] ),
        .O(D1[3]));
  LUT4 #(
    .INIT(16'h88F0)) 
    out_fifo_i_16
       (.I0(Q[18]),
        .I1(\entry_cnt_reg[0] ),
        .I2(\rd_ptr_reg[3] [1]),
        .I3(\my_empty_reg[1] ),
        .O(D1[1]));
  LUT4 #(
    .INIT(16'hBBF0)) 
    out_fifo_i_17__0
       (.I0(Q[8]),
        .I1(init_calib_complete_reg_rep__6_n_0),
        .I2(\rd_ptr_reg[3]_0 [8]),
        .I3(\my_empty_reg[1]_0 ),
        .O(\my_empty_reg[7]_3 [0]));
  LUT4 #(
    .INIT(16'h88F0)) 
    out_fifo_i_18
       (.I0(\entry_cnt_reg[0] ),
        .I1(Q[142]),
        .I2(\rd_ptr_reg[3] [15]),
        .I3(\my_empty_reg[1] ),
        .O(D2[7]));
  LUT4 #(
    .INIT(16'h88F0)) 
    out_fifo_i_19
       (.I0(\entry_cnt_reg[0] ),
        .I1(Q[140]),
        .I2(\rd_ptr_reg[3] [14]),
        .I3(\my_empty_reg[1] ),
        .O(D2[6]));
  LUT4 #(
    .INIT(16'h88F0)) 
    out_fifo_i_20
       (.I0(\entry_cnt_reg[0] ),
        .I1(Q[138]),
        .I2(\rd_ptr_reg[3] [13]),
        .I3(\my_empty_reg[1] ),
        .O(D2[5]));
  LUT4 #(
    .INIT(16'hBBF0)) 
    out_fifo_i_20__0
       (.I0(Q[95]),
        .I1(init_calib_complete_reg_rep__6_n_0),
        .I2(\rd_ptr_reg[3]_0 [21]),
        .I3(\my_empty_reg[1]_0 ),
        .O(\my_empty_reg[7]_4 [5]));
  LUT4 #(
    .INIT(16'h88F0)) 
    out_fifo_i_21
       (.I0(\entry_cnt_reg[0] ),
        .I1(Q[136]),
        .I2(\rd_ptr_reg[3] [12]),
        .I3(\my_empty_reg[1] ),
        .O(D2[4]));
  LUT4 #(
    .INIT(16'h88F0)) 
    out_fifo_i_22
       (.I0(\entry_cnt_reg[0] ),
        .I1(Q[134]),
        .I2(\rd_ptr_reg[3] [11]),
        .I3(\my_empty_reg[1] ),
        .O(D2[3]));
  LUT4 #(
    .INIT(16'h88F0)) 
    out_fifo_i_23
       (.I0(\entry_cnt_reg[0] ),
        .I1(Q[132]),
        .I2(\rd_ptr_reg[3] [10]),
        .I3(\my_empty_reg[1] ),
        .O(D2[2]));
  LUT4 #(
    .INIT(16'h88F0)) 
    out_fifo_i_24
       (.I0(\entry_cnt_reg[0] ),
        .I1(Q[130]),
        .I2(\rd_ptr_reg[3] [9]),
        .I3(\my_empty_reg[1] ),
        .O(D2[1]));
  LUT4 #(
    .INIT(16'h88F0)) 
    out_fifo_i_24__0
       (.I0(Q[31]),
        .I1(init_calib_complete_reg_rep__6_n_0),
        .I2(\rd_ptr_reg[3]_0 [17]),
        .I3(\my_empty_reg[1]_0 ),
        .O(\my_empty_reg[7]_4 [1]));
  LUT4 #(
    .INIT(16'h88F0)) 
    out_fifo_i_25
       (.I0(\entry_cnt_reg[0] ),
        .I1(Q[128]),
        .I2(\rd_ptr_reg[3] [8]),
        .I3(\my_empty_reg[1] ),
        .O(D2[0]));
  LUT4 #(
    .INIT(16'hBBF0)) 
    out_fifo_i_25__0
       (.I0(Q[15]),
        .I1(init_calib_complete_reg_rep__6_n_0),
        .I2(\rd_ptr_reg[3]_0 [16]),
        .I3(\my_empty_reg[1]_0 ),
        .O(\my_empty_reg[7]_4 [0]));
  LUT4 #(
    .INIT(16'h88F0)) 
    out_fifo_i_26
       (.I0(Q[112]),
        .I1(\entry_cnt_reg[0] ),
        .I2(\rd_ptr_reg[3] [23]),
        .I3(\my_empty_reg[1] ),
        .O(D3[7]));
  LUT4 #(
    .INIT(16'hBBF0)) 
    out_fifo_i_33
       (.I0(Q[0]),
        .I1(\entry_cnt_reg[0] ),
        .I2(\rd_ptr_reg[3] [16]),
        .I3(\my_empty_reg[1] ),
        .O(D3[0]));
  LUT4 #(
    .INIT(16'h88F0)) 
    out_fifo_i_34__0
       (.I0(Q[124]),
        .I1(init_calib_complete_reg_rep__6_n_0),
        .I2(\rd_ptr_reg[3]_0 [31]),
        .I3(\my_empty_reg[1]_0 ),
        .O(\my_empty_reg[7]_5 [7]));
  LUT4 #(
    .INIT(16'hBBF0)) 
    out_fifo_i_37
       (.I0(Q[70]),
        .I1(\wr_ptr_timing_reg[0]_0 ),
        .I2(\rd_ptr_reg[3] [28]),
        .I3(\my_empty_reg[1] ),
        .O(D4[4]));
  LUT4 #(
    .INIT(16'hBBF0)) 
    out_fifo_i_38
       (.I0(Q[54]),
        .I1(\wr_ptr_timing_reg[0]_0 ),
        .I2(\rd_ptr_reg[3] [27]),
        .I3(\my_empty_reg[1] ),
        .O(D4[3]));
  LUT4 #(
    .INIT(16'h88F0)) 
    out_fifo_i_40
       (.I0(Q[22]),
        .I1(\entry_cnt_reg[0] ),
        .I2(\rd_ptr_reg[3] [25]),
        .I3(\my_empty_reg[1] ),
        .O(D4[1]));
  LUT4 #(
    .INIT(16'hBBF0)) 
    out_fifo_i_41__0
       (.I0(Q[12]),
        .I1(init_calib_complete_reg_rep__6_n_0),
        .I2(\rd_ptr_reg[3]_0 [24]),
        .I3(\my_empty_reg[1]_0 ),
        .O(\my_empty_reg[7]_5 [0]));
  LUT4 #(
    .INIT(16'hBBF0)) 
    out_fifo_i_44
       (.I0(Q[83]),
        .I1(\wr_ptr_timing_reg[0]_0 ),
        .I2(\rd_ptr_reg[3] [37]),
        .I3(\my_empty_reg[1] ),
        .O(D5[5]));
  LUT4 #(
    .INIT(16'hBBF0)) 
    out_fifo_i_45__0
       (.I0(Q[74]),
        .I1(init_calib_complete_reg_rep__6_n_0),
        .I2(\rd_ptr_reg[3]_0 [36]),
        .I3(\my_empty_reg[1]_0 ),
        .O(\my_empty_reg[7]_6 [4]));
  LUT4 #(
    .INIT(16'hBBF0)) 
    out_fifo_i_46__0
       (.I0(Q[58]),
        .I1(init_calib_complete_reg_rep__6_n_0),
        .I2(\rd_ptr_reg[3]_0 [35]),
        .I3(\my_empty_reg[1]_0 ),
        .O(\my_empty_reg[7]_6 [3]));
  LUT4 #(
    .INIT(16'h88F0)) 
    out_fifo_i_48
       (.I0(Q[19]),
        .I1(\wr_ptr_timing_reg[0]_0 ),
        .I2(\rd_ptr_reg[3] [33]),
        .I3(\my_empty_reg[1] ),
        .O(D5[1]));
  LUT4 #(
    .INIT(16'h88F0)) 
    out_fifo_i_48__0
       (.I0(Q[26]),
        .I1(init_calib_complete_reg_rep__6_n_0),
        .I2(\rd_ptr_reg[3]_0 [33]),
        .I3(\my_empty_reg[1]_0 ),
        .O(\my_empty_reg[7]_6 [1]));
  LUT4 #(
    .INIT(16'hBBF0)) 
    out_fifo_i_49
       (.I0(Q[3]),
        .I1(\wr_ptr_timing_reg[0]_0 ),
        .I2(\rd_ptr_reg[3] [32]),
        .I3(\my_empty_reg[1] ),
        .O(D5[0]));
  LUT4 #(
    .INIT(16'h88F0)) 
    out_fifo_i_5
       (.I0(Q[77]),
        .I1(init_calib_complete_reg_rep__6_n_0),
        .I2(\rd_ptr_reg[3]_0 [4]),
        .I3(\my_empty_reg[1]_0 ),
        .O(D0[4]));
  LUT4 #(
    .INIT(16'h88F0)) 
    out_fifo_i_53
       (.I0(Q[65]),
        .I1(\wr_ptr_timing_reg[0]_0 ),
        .I2(\rd_ptr_reg[3] [44]),
        .I3(\my_empty_reg[1] ),
        .O(D6[4]));
  LUT4 #(
    .INIT(16'h88F0)) 
    out_fifo_i_53__0
       (.I0(Q[73]),
        .I1(init_calib_complete_reg_rep__6_n_0),
        .I2(\rd_ptr_reg[3]_0 [44]),
        .I3(\my_empty_reg[1]_0 ),
        .O(\my_empty_reg[7]_7 [4]));
  LUT4 #(
    .INIT(16'hBBF0)) 
    out_fifo_i_55
       (.I0(Q[33]),
        .I1(\wr_ptr_timing_reg[0]_0 ),
        .I2(\rd_ptr_reg[3] [42]),
        .I3(\my_empty_reg[1] ),
        .O(D6[2]));
  LUT4 #(
    .INIT(16'hBBF0)) 
    out_fifo_i_55__0
       (.I0(Q[41]),
        .I1(init_calib_complete_reg_rep__6_n_0),
        .I2(\rd_ptr_reg[3]_0 [42]),
        .I3(\my_empty_reg[1]_0 ),
        .O(\my_empty_reg[7]_7 [2]));
  LUT4 #(
    .INIT(16'h88F0)) 
    out_fifo_i_58
       (.I0(Q[116]),
        .I1(\wr_ptr_timing_reg[0]_0 ),
        .I2(\rd_ptr_reg[3] [55]),
        .I3(\my_empty_reg[1] ),
        .O(D7[7]));
  LUT4 #(
    .INIT(16'hBBF0)) 
    out_fifo_i_60__0
       (.I0(Q[91]),
        .I1(\wr_ptr_timing_reg[0] ),
        .I2(\rd_ptr_reg[3]_0 [53]),
        .I3(\my_empty_reg[1]_0 ),
        .O(\my_empty_reg[7]_8 [5]));
  LUT4 #(
    .INIT(16'h88F0)) 
    out_fifo_i_64__0
       (.I0(Q[27]),
        .I1(init_calib_complete_reg_rep__6_n_0),
        .I2(\rd_ptr_reg[3]_0 [49]),
        .I3(\my_empty_reg[1]_0 ),
        .O(\my_empty_reg[7]_8 [1]));
  LUT4 #(
    .INIT(16'hBBF0)) 
    out_fifo_i_65
       (.I0(Q[4]),
        .I1(\wr_ptr_timing_reg[0]_0 ),
        .I2(\rd_ptr_reg[3] [48]),
        .I3(\my_empty_reg[1] ),
        .O(D7[0]));
  LUT4 #(
    .INIT(16'hBBF0)) 
    out_fifo_i_65__0
       (.I0(Q[11]),
        .I1(init_calib_complete_reg_rep__6_n_0),
        .I2(\rd_ptr_reg[3]_0 [48]),
        .I3(\my_empty_reg[1]_0 ),
        .O(\my_empty_reg[7]_8 [0]));
  LUT4 #(
    .INIT(16'hBBF0)) 
    out_fifo_i_68
       (.I0(Q[87]),
        .I1(\wr_ptr_timing_reg[0]_0 ),
        .I2(\rd_ptr_reg[3] [61]),
        .I3(\my_empty_reg[1] ),
        .O(D8[5]));
  LUT4 #(
    .INIT(16'hBBF0)) 
    out_fifo_i_69__0
       (.I0(Q[78]),
        .I1(\wr_ptr_timing_reg[0] ),
        .I2(\rd_ptr_reg[3]_0 [60]),
        .I3(\my_empty_reg[1]_0 ),
        .O(\my_empty_reg[7]_9 [4]));
  LUT4 #(
    .INIT(16'hBBF0)) 
    out_fifo_i_7
       (.I0(Q[45]),
        .I1(init_calib_complete_reg_rep__6_n_0),
        .I2(\rd_ptr_reg[3]_0 [2]),
        .I3(\my_empty_reg[1]_0 ),
        .O(D0[2]));
  LUT4 #(
    .INIT(16'hBBF0)) 
    out_fifo_i_70__0
       (.I0(Q[62]),
        .I1(\wr_ptr_timing_reg[0] ),
        .I2(\rd_ptr_reg[3]_0 [59]),
        .I3(\my_empty_reg[1]_0 ),
        .O(\my_empty_reg[7]_9 [3]));
  LUT4 #(
    .INIT(16'h88F0)) 
    out_fifo_i_72
       (.I0(Q[23]),
        .I1(\wr_ptr_timing_reg[0]_0 ),
        .I2(\rd_ptr_reg[3] [57]),
        .I3(\my_empty_reg[1] ),
        .O(D8[1]));
  LUT4 #(
    .INIT(16'h88F0)) 
    out_fifo_i_72__0
       (.I0(Q[30]),
        .I1(\wr_ptr_timing_reg[0] ),
        .I2(\rd_ptr_reg[3]_0 [57]),
        .I3(\my_empty_reg[1]_0 ),
        .O(\my_empty_reg[7]_9 [1]));
  LUT4 #(
    .INIT(16'hBBF0)) 
    out_fifo_i_73
       (.I0(Q[7]),
        .I1(\wr_ptr_timing_reg[0]_0 ),
        .I2(\rd_ptr_reg[3] [56]),
        .I3(\my_empty_reg[1] ),
        .O(D8[0]));
  LUT4 #(
    .INIT(16'h88F0)) 
    out_fifo_i_74__0
       (.I0(\wr_ptr_timing_reg[0] ),
        .I1(Q[143]),
        .I2(\rd_ptr_reg[3]_0 [71]),
        .I3(\my_empty_reg[1]_0 ),
        .O(\my_empty_reg[7]_10 [7]));
  LUT4 #(
    .INIT(16'h88F0)) 
    out_fifo_i_75__0
       (.I0(\wr_ptr_timing_reg[0] ),
        .I1(Q[141]),
        .I2(\rd_ptr_reg[3]_0 [70]),
        .I3(\my_empty_reg[1]_0 ),
        .O(\my_empty_reg[7]_10 [6]));
  LUT4 #(
    .INIT(16'h88F0)) 
    out_fifo_i_76__0
       (.I0(\wr_ptr_timing_reg[0] ),
        .I1(Q[139]),
        .I2(\rd_ptr_reg[3]_0 [69]),
        .I3(\my_empty_reg[1]_0 ),
        .O(\my_empty_reg[7]_10 [5]));
  LUT4 #(
    .INIT(16'h88F0)) 
    out_fifo_i_77
       (.I0(Q[69]),
        .I1(\wr_ptr_timing_reg[0]_0 ),
        .I2(\rd_ptr_reg[3] [68]),
        .I3(\my_empty_reg[1] ),
        .O(D9[4]));
  LUT4 #(
    .INIT(16'h88F0)) 
    out_fifo_i_77__0
       (.I0(\wr_ptr_timing_reg[0] ),
        .I1(Q[137]),
        .I2(\rd_ptr_reg[3]_0 [68]),
        .I3(\my_empty_reg[1]_0 ),
        .O(\my_empty_reg[7]_10 [4]));
  LUT4 #(
    .INIT(16'h88F0)) 
    out_fifo_i_78__0
       (.I0(\wr_ptr_timing_reg[0] ),
        .I1(Q[135]),
        .I2(\rd_ptr_reg[3]_0 [67]),
        .I3(\my_empty_reg[1]_0 ),
        .O(\my_empty_reg[7]_10 [3]));
  LUT4 #(
    .INIT(16'hBBF0)) 
    out_fifo_i_79
       (.I0(Q[37]),
        .I1(\wr_ptr_timing_reg[0]_0 ),
        .I2(\rd_ptr_reg[3] [66]),
        .I3(\my_empty_reg[1] ),
        .O(D9[2]));
  LUT4 #(
    .INIT(16'h88F0)) 
    out_fifo_i_79__0
       (.I0(\wr_ptr_timing_reg[0] ),
        .I1(Q[133]),
        .I2(\rd_ptr_reg[3]_0 [66]),
        .I3(\my_empty_reg[1]_0 ),
        .O(\my_empty_reg[7]_10 [2]));
  LUT4 #(
    .INIT(16'h88F0)) 
    out_fifo_i_80__0
       (.I0(\wr_ptr_timing_reg[0] ),
        .I1(Q[131]),
        .I2(\rd_ptr_reg[3]_0 [65]),
        .I3(\my_empty_reg[1]_0 ),
        .O(\my_empty_reg[7]_10 [1]));
  LUT4 #(
    .INIT(16'h88F0)) 
    out_fifo_i_81__0
       (.I0(\wr_ptr_timing_reg[0] ),
        .I1(Q[129]),
        .I2(\rd_ptr_reg[3]_0 [64]),
        .I3(\my_empty_reg[1]_0 ),
        .O(\my_empty_reg[7]_10 [0]));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \phaser_in_gen.phaser_in_i_2 
       (.I0(calib_sel),
        .I1(calib_in_common),
        .I2(calib_zero_inputs),
        .O(\pi_dqs_found_lanes_r1_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'h0D)) 
    \phaser_in_gen.phaser_in_i_2__0 
       (.I0(calib_sel),
        .I1(calib_in_common),
        .I2(calib_zero_inputs),
        .O(\pi_dqs_found_lanes_r1_reg[0]_3 ));
  LUT3 #(
    .INIT(8'h04)) 
    phaser_out_i_2__1
       (.I0(calib_zero_ctrl),
        .I1(calib_in_common),
        .I2(calib_zero_inputs),
        .O(\rd_ptr_timing_reg[0]_3 ));
  LUT3 #(
    .INIT(8'hFE)) 
    phy_if_reset0
       (.I0(reset_if),
        .I1(phy_if_reset_w),
        .I2(wrlvl_final_if_rst),
        .O(phy_if_reset0__0));
  FDRE phy_if_reset_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(phy_if_reset0__0),
        .Q(phy_if_reset),
        .R(1'b0));
  (* srl_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/reset_if_r8_reg_srl8 " *) 
  SRL16E reset_if_r8_reg_srl8
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(sys_rst),
        .D(reset_if),
        .Q(reset_if_r8_reg_srl8_n_0));
  FDRE reset_if_r9_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(reset_if_r8_reg_srl8_n_0),
        .Q(reset_if_r9),
        .R(1'b0));
  FDRE reset_if_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_36 ),
        .Q(reset_if),
        .R(1'b0));
  FDRE tempmon_pi_f_en_r_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(tempmon_sel_pi_incdec),
        .Q(tempmon_pi_f_en_r),
        .R(rstdiv0_sync_r1_reg_rep__3));
  FDRE tempmon_pi_f_inc_r_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(tempmon_pi_f_inc),
        .Q(tempmon_pi_f_inc_r),
        .R(rstdiv0_sync_r1_reg_rep__3));
  Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_ddr_phy_init u_ddr_phy_init
       (.D({\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_9 ,\wrdq_div2_4to1_rdlvl_first.phy_wrdata_reg[111] ,\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_11 ,\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_12 ,\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_13 }),
        .D0({D0[7:5],D0[3],D0[1:0]}),
        .D1({D1[7:5],D1[2],D1[0]}),
        .D3(D3[6:1]),
        .D4({D4[7:5],D4[2],D4[0]}),
        .D5({D5[7:6],D5[4:2]}),
        .D6({D6[7:5],D6[3],D6[1:0]}),
        .D7(D7[6:1]),
        .D8({D8[7:6],D8[4:2]}),
        .D9({D9[7:5],D9[3],D9[1:0]}),
        .E(E),
        .Q(rd_data_offset_ranks_0),
        .UNCONN_OUT(UNCONN_OUT),
        .UNCONN_OUT_0(UNCONN_OUT_0),
        .UNCONN_OUT_1(UNCONN_OUT_1),
        .cal1_state_r1536_out(cal1_state_r1536_out),
        .\calib_cke_reg[0]_0 (cnt_pwron_cke_done_r),
        .calib_wrdata_en(calib_wrdata_en),
        .ck_addr_cmd_delay_done(ck_addr_cmd_delay_done),
        .\cmd_pipe_plus.mc_address_reg[38] (\cmd_pipe_plus.mc_address_reg[38] ),
        .\cmd_pipe_plus.mc_bank_reg[7] ({\cmd_pipe_plus.mc_bank_reg[8] [7:6],\cmd_pipe_plus.mc_bank_reg[8] [4:3],\cmd_pipe_plus.mc_bank_reg[8] [1:0]}),
        .\cmd_pipe_plus.mc_cke_reg[3] (\cmd_pipe_plus.mc_cke_reg[3] ),
        .\cmd_pipe_plus.mc_data_offset_reg[0] (\cmd_pipe_plus.mc_data_offset_reg[0] ),
        .\cmd_pipe_plus.mc_data_offset_reg[2] (\cmd_pipe_plus.mc_data_offset_reg[2] ),
        .\cmd_pipe_plus.mc_data_offset_reg[3] (\cmd_pipe_plus.mc_data_offset_reg[3] ),
        .\cmd_pipe_plus.mc_data_offset_reg[4] (\cmd_pipe_plus.mc_data_offset_reg[4] ),
        .\cmd_pipe_plus.mc_data_offset_reg[5] (\cmd_pipe_plus.mc_data_offset_reg[5]_0 ),
        .complex_row0_rd_done1(complex_row0_rd_done1),
        .\complex_row_cnt_ocal_reg[0]_0 (rdlvl_stg1_done_r1),
        .detect_pi_found_dqs(detect_pi_found_dqs),
        .dqs_found_done_r_reg(\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_23 ),
        .dqs_found_prech_req(dqs_found_prech_req),
        .dqs_found_start_r_reg(u_ddr_phy_init_n_347),
        .fine_adj_state_r142_out(fine_adj_state_r142_out),
        .first_rdlvl_pat_r(first_rdlvl_pat_r),
        .first_wrcal_pat_r(first_wrcal_pat_r),
        .in0(in0),
        .init_calib_complete_reg_0(calib_complete),
        .init_calib_complete_reg_rep__0(\my_empty_reg[7] ),
        .init_calib_complete_reg_rep__1(\my_empty_reg[7]_0 ),
        .init_calib_complete_reg_rep__2(\my_empty_reg[6] ),
        .init_calib_complete_reg_rep__3(init_calib_complete_reg_rep__3_n_0),
        .init_calib_complete_reg_rep__4(phy_ctl_wr_i1_reg),
        .init_calib_complete_reg_rep__5(\wr_ptr_timing_reg[0] ),
        .init_calib_complete_reg_rep__6(init_calib_complete_reg_rep__6_n_0),
        .init_calib_complete_reg_rep__7(\wr_ptr_timing_reg[0]_0 ),
        .init_calib_complete_reg_rep__8(\entry_cnt_reg[0] ),
        .init_calib_complete_reg_rep__9(init_calib_complete_r_reg),
        .init_dqsfound_done_r2(init_dqsfound_done_r2),
        .mc_cas_n(mc_cas_n),
        .mc_cmd(mc_cmd),
        .mc_odt(mc_odt),
        .mc_ras_n(mc_ras_n[0]),
        .mc_we_n(mc_we_n),
        .mc_wrdata_en(mc_wrdata_en),
        .mem_out(mem_out),
        .mpr_rdlvl_start_r(mpr_rdlvl_start_r),
        .mpr_rdlvl_start_r_reg(u_ddr_phy_init_n_91),
        .mux_cmd_wren(mux_cmd_wren),
        .mux_wrdata_en(mux_wrdata_en),
        .\my_empty_reg[1] (\my_empty_reg[1] ),
        .\my_empty_reg[1]_0 (\my_empty_reg[1]_0 ),
        .\my_empty_reg[1]_1 (\my_empty_reg[1]_2 ),
        .\my_empty_reg[1]_2 (\my_empty_reg[1]_1 ),
        .\my_empty_reg[3] (\my_empty_reg[3] ),
        .\my_empty_reg[3]_0 (\my_empty_reg[3]_0 ),
        .\my_empty_reg[3]_1 (\my_empty_reg[3]_1 ),
        .\my_empty_reg[5] (\my_empty_reg[5] ),
        .\my_empty_reg[5]_0 (\my_empty_reg[5]_0 ),
        .\my_empty_reg[5]_1 (\my_empty_reg[5]_1 ),
        .\my_empty_reg[6] (\my_empty_reg[6]_0 ),
        .\my_empty_reg[6]_0 (\my_empty_reg[6]_1 ),
        .\my_empty_reg[6]_1 (\my_empty_reg[6]_2 ),
        .\my_empty_reg[6]_2 (\my_empty_reg[6]_4 [0]),
        .\my_empty_reg[6]_3 (\my_empty_reg[6]_5 ),
        .\my_empty_reg[6]_4 (\my_empty_reg[6]_6 ),
        .\my_empty_reg[6]_5 (\my_empty_reg[6]_7 ),
        .\my_empty_reg[6]_6 (\my_empty_reg[6]_8 ),
        .\my_empty_reg[6]_7 (\my_empty_reg[6]_9 ),
        .\my_empty_reg[7] ({\my_empty_reg[7]_1 [59:57],\my_empty_reg[7]_1 [55:48],\my_empty_reg[7]_1 [45:37],\my_empty_reg[7]_1 [35:28],\my_empty_reg[7]_1 [26:23],\my_empty_reg[7]_1 [21],\my_empty_reg[7]_1 [19:14],\my_empty_reg[7]_1 [5:2],\my_empty_reg[7]_1 [0]}),
        .\my_empty_reg[7]_0 ({\my_empty_reg[7]_2 [51:48],\my_empty_reg[7]_2 [46:41],\my_empty_reg[7]_2 [39:37],\my_empty_reg[7]_2 [35:29],\my_empty_reg[7]_2 [27],\my_empty_reg[7]_2 [25:15],\my_empty_reg[7]_2 [12:4],\my_empty_reg[7]_2 [2:0]}),
        .\my_empty_reg[7]_1 (\my_empty_reg[7]_3 [6:1]),
        .\my_empty_reg[7]_2 ({\my_empty_reg[7]_4 [7:6],\my_empty_reg[7]_4 [4:2]}),
        .\my_empty_reg[7]_3 (\my_empty_reg[7]_5 [6:1]),
        .\my_empty_reg[7]_4 ({\my_empty_reg[7]_6 [7:5],\my_empty_reg[7]_6 [2],\my_empty_reg[7]_6 [0]}),
        .\my_empty_reg[7]_5 ({\my_empty_reg[7]_7 [7:5],\my_empty_reg[7]_7 [3],\my_empty_reg[7]_7 [1:0]}),
        .\my_empty_reg[7]_6 ({\my_empty_reg[7]_8 [7:6],\my_empty_reg[7]_8 [4:2]}),
        .\my_empty_reg[7]_7 ({\my_empty_reg[7]_9 [7:5],\my_empty_reg[7]_9 [2],\my_empty_reg[7]_9 [0]}),
        .\one_rank.stg1_wr_done_reg_0 (\one_rank.stg1_wr_done_reg ),
        .\one_rank.stg1_wr_done_reg_1 (u_ddr_phy_init_n_15),
        .\one_rank.stg1_wr_done_reg_2 (u_ddr_phy_init_n_16),
        .out(out),
        .p_128_in(p_128_in),
        .\phy_ctl_wd_i1_reg[24] (D),
        .phy_ctl_wr_i1_reg(phy_ctl_wr_i1_reg_0),
        .phy_dout({phy_dout[44:16],phy_dout[11:0]}),
        .phy_mc_go(phy_mc_go),
        .phy_read_calib(phy_read_calib),
        .pi_calib_done(pi_calib_done),
        .pi_dqs_found_all_bank(pi_dqs_found_all_bank),
        .pi_dqs_found_done(\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_4 ),
        .pi_dqs_found_done_r1(pi_dqs_found_done_r1),
        .pi_dqs_found_done_r1_reg_0(\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_15 ),
        .pi_dqs_found_done_r1_reg_1(\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_20 ),
        .pi_dqs_found_done_r1_reg_2(\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_21 ),
        .pi_dqs_found_done_r1_reg_3(\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr_n_22 ),
        .pi_dqs_found_rank_done(pi_dqs_found_rank_done),
        .prbs_rdlvl_done_pulse0(prbs_rdlvl_done_pulse0),
        .prech_done(prech_done),
        .prech_pending_r_reg_0(u_ddr_phy_init_n_2),
        .\rd_byte_data_offset_reg[0][2] (\rd_byte_data_offset_reg[0]_1 ),
        .\rd_ptr_reg[3] ({\rd_ptr_reg[3] [71:69],\rd_ptr_reg[3] [67],\rd_ptr_reg[3] [65:62],\rd_ptr_reg[3] [60:58],\rd_ptr_reg[3] [54:49],\rd_ptr_reg[3] [47:45],\rd_ptr_reg[3] [43],\rd_ptr_reg[3] [41:38],\rd_ptr_reg[3] [36:34],\rd_ptr_reg[3] [31:29],\rd_ptr_reg[3] [26],\rd_ptr_reg[3] [24],\rd_ptr_reg[3] [22:17],\rd_ptr_reg[3] [7:5],\rd_ptr_reg[3] [2],\rd_ptr_reg[3] [0]}),
        .\rd_ptr_reg[3]_0 ({\rd_ptr_reg[3]_0 [63:61],\rd_ptr_reg[3]_0 [58],\rd_ptr_reg[3]_0 [56:54],\rd_ptr_reg[3]_0 [52:50],\rd_ptr_reg[3]_0 [47:45],\rd_ptr_reg[3]_0 [43],\rd_ptr_reg[3]_0 [41:37],\rd_ptr_reg[3]_0 [34],\rd_ptr_reg[3]_0 [32],\rd_ptr_reg[3]_0 [30:25],\rd_ptr_reg[3]_0 [23:22],\rd_ptr_reg[3]_0 [20:18],\rd_ptr_reg[3]_0 [14:9],\rd_ptr_reg[3]_0 [7:5],\rd_ptr_reg[3]_0 [3],\rd_ptr_reg[3]_0 [1:0]}),
        .\rd_ptr_reg[3]_1 ({\rd_ptr_reg[3]_1 [46:19],\rd_ptr_reg[3]_1 [16],\rd_ptr_reg[3]_1 [11:0]}),
        .\rd_ptr_timing_reg[0] (\rd_ptr_timing_reg[0]_2 ),
        .\rd_ptr_timing_reg[0]_0 (\rd_ptr_timing_reg[0]_4 ),
        .\rd_ptr_timing_reg[0]_1 (\rd_ptr_timing_reg[0]_5 ),
        .\rd_ptr_timing_reg[0]_2 (\rd_ptr_timing_reg[0]_6 ),
        .\rd_ptr_timing_reg[0]_3 (\rd_ptr_timing_reg[0]_7 ),
        .\rd_ptr_timing_reg[0]_4 (\rd_ptr_timing_reg[0]_8 ),
        .\rd_ptr_timing_reg[0]_5 (\rd_ptr_timing_reg[0]_9 ),
        .\rd_ptr_timing_reg[0]_6 (\rd_ptr_timing_reg[0]_10 ),
        .\rd_ptr_timing_reg[0]_7 (\rd_ptr_timing_reg[0]_11 ),
        .rdlvl_last_byte_done(rdlvl_last_byte_done),
        .rdlvl_pi_incdec(rdlvl_pi_incdec),
        .rdlvl_prech_req(rdlvl_prech_req),
        .rdlvl_stg1_done_int_reg(\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_32 ),
        .rdlvl_stg1_done_int_reg_0(\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_31 ),
        .rdlvl_stg1_done_int_reg_1(\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_23 ),
        .rdlvl_stg1_done_int_reg_2(\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_33 ),
        .rdlvl_stg1_rank_done(rdlvl_stg1_rank_done),
        .rdlvl_stg1_start_r_reg(rdlvl_stg1_start_r_reg),
        .rstdiv0_sync_r1_reg_rep__11(rstdiv0_sync_r1_reg_rep__11),
        .rstdiv0_sync_r1_reg_rep__12(rstdiv0_sync_r1_reg_rep__12),
        .rstdiv0_sync_r1_reg_rep__4(rstdiv0_sync_r1_reg_rep__4),
        .rstdiv0_sync_r1_reg_rep__5(rstdiv0_sync_r1_reg_rep__5),
        .rstdiv0_sync_r1_reg_rep__8(rstdiv0_sync_r1_reg_rep__8),
        .rstdiv0_sync_r1_reg_rep__9(rstdiv0_sync_r1_reg_rep__9),
        .sys_rst(sys_rst),
        .\wr_ptr_reg[2] (calib_cmd_wren),
        .\wr_ptr_reg[2]_0 (\wr_ptr_reg[2] ),
        .\wr_ptr_reg[2]_1 (\wr_ptr_reg[2]_0 ),
        .wrcal_done_reg(u_ddr_phy_wrcal_n_10),
        .wrcal_prech_req(wrcal_prech_req),
        .wrcal_rd_wait(wrcal_rd_wait),
        .wrcal_start_reg_0(u_ddr_phy_init_n_346),
        .\write_buffer.wr_buf_out_data_reg[127] ({Q[127:125],Q[123:121],Q[119:117],Q[115:113],Q[111:96],Q[94:92],Q[90:88],Q[86:84],Q[82:79],Q[76:75],Q[72:71],Q[68:67],Q[64:63],Q[61:59],Q[57:55],Q[53:51],Q[49:46],Q[44:42],Q[40:38],Q[36:34],Q[32],Q[29:28],Q[25:24],Q[21:20],Q[17:16],Q[14:13],Q[10:9],Q[6:5],Q[2:1]}),
        .wrlvl_byte_redo(wrlvl_byte_redo),
        .wrlvl_final_if_rst(wrlvl_final_if_rst));
  Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_ddr_phy_wrcal u_ddr_phy_wrcal
       (.LD0(LD0),
        .LD0_0(LD0_0),
        .SR(SR),
        .\calib_sel_reg[1] (calib_sel),
        .calib_zero_inputs(calib_zero_inputs),
        .\cnt_shift_r_reg[0] (cnt_shift_r1539_out),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[0] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[0]_0 ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[10] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[10]_0 ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[11] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[11]_0 ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[12] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[12] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[13] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[13]_0 ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[14] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[14]_0 ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[15] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[15]_0 ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[16] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[16]_0 ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[17] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[17]_0 ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[18] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[18]_0 ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19]_0 ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[1] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[1]_0 ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[20] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[20]_0 ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[21] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[21]_0 ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[22] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[22] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[23] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[23]_0 ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[2] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[2]_0 ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[32] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[32]_0 ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[33] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[33]_0 ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[34] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[34]_0 ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[35] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[35]_0 ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[36] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[36] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[37] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[37]_0 ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[38] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[38]_0 ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[39] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[39]_0 ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3]_0 ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[40] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[40]_0 ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[41] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[41]_0 ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[42] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[42]_0 ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[43] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[43]_0 ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[44] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[44]_0 ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[45] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[45]_0 ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[46] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[46]_0 ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[47] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[47]_0 ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[48] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[48]_0 ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[49] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[49]_0 ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[4] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[4]_0 ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[50] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[50]_0 ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[51] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[51]_0 ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[52] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[52]_0 ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[53] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[53]_0 ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[54] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[54]_0 ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[55] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[55]_0 ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[56] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[56]_0 ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[57] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[57]_0 ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[58] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[58]_0 ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]_0 ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[5] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[5]_0 ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[60] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[60]_0 ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[61] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[61]_0 ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[62] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[62] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[63] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[63]_0 ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[64] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[64]_0 ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[65] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[65]_0 ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[66] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[66]_0 ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]_0 ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[68] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[68]_0 ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[69] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[69]_0 ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[6] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[6]_0 ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[70] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[70]_0 ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[7] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[7]_0 ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[8] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[8]_0 ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[9] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[9]_0 ),
        .\gen_byte_sel_div2.calib_in_common_reg (calib_in_common),
        .\gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall3_r_reg[6]_0 (\gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall3_r_reg[6] ),
        .idelay_ce_int(idelay_ce_int),
        .idelay_ld_rst(idelay_ld_rst),
        .\idelay_tap_cnt_r_reg[0][0][0] (u_ddr_phy_wrcal_n_7),
        .\idelay_tap_cnt_r_reg[0][1][1] (u_ddr_phy_wrcal_n_4),
        .phy_if_reset_w(phy_if_reset_w),
        .phy_rddata_en(phy_rddata_en),
        .prech_done(prech_done),
        .rd_active_r(rd_active_r),
        .rdlvl_stg1_start_reg(rdlvl_stg1_start_r_reg),
        .\rnk_cnt_r_reg[1] (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl_n_30 ),
        .rstdiv0_sync_r1_reg_rep__1(rstdiv0_sync_r1_reg_rep__1),
        .rstdiv0_sync_r1_reg_rep__11(rstdiv0_sync_r1_reg_rep__11),
        .rstdiv0_sync_r1_reg_rep__12(rstdiv0_sync_r1_reg_rep__12),
        .rstdiv0_sync_r1_reg_rep__2(rstdiv0_sync_r1_reg_rep__2),
        .sys_rst(sys_rst),
        .wrcal_done_reg_0(u_ddr_phy_wrcal_n_10),
        .wrcal_prech_req(wrcal_prech_req),
        .wrcal_rd_wait(wrcal_rd_wait),
        .wrcal_start_reg(u_ddr_phy_init_n_346),
        .wrlvl_byte_redo(wrlvl_byte_redo));
endmodule

module Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_ddr_if_post_fifo
   (\rd_ptr_timing_reg[1]_0 ,
    \read_fifo.tail_r_reg[0] ,
    \rd_ptr_reg[0]_0 ,
    wr_en,
    \gen_mux_rd[6].mux_rd_fall3_r_reg[6] ,
    \gen_mux_rd[6].mux_rd_rise3_r_reg[6] ,
    \gen_mux_rd[6].mux_rd_fall2_r_reg[6] ,
    \gen_mux_rd[6].mux_rd_rise2_r_reg[6] ,
    \gen_mux_rd[6].mux_rd_fall1_r_reg[6] ,
    \gen_mux_rd[6].mux_rd_rise1_r_reg[6] ,
    \gen_mux_rd[6].mux_rd_fall0_r_reg[6] ,
    \gen_mux_rd[6].mux_rd_rise0_r_reg[6] ,
    \gen_mux_rd[3].mux_rd_fall3_r_reg[3] ,
    \gen_mux_rd[3].mux_rd_rise3_r_reg[3] ,
    \gen_mux_rd[3].mux_rd_fall2_r_reg[3] ,
    \gen_mux_rd[3].mux_rd_rise2_r_reg[3] ,
    \gen_mux_rd[3].mux_rd_fall1_r_reg[3] ,
    \gen_mux_rd[3].mux_rd_rise1_r_reg[3] ,
    \gen_mux_rd[3].mux_rd_fall0_r_reg[3] ,
    \gen_mux_rd[3].mux_rd_rise0_r_reg[3] ,
    \gen_mux_rd[1].mux_rd_fall3_r_reg[1] ,
    \gen_mux_rd[1].mux_rd_rise3_r_reg[1] ,
    \gen_mux_rd[1].mux_rd_fall2_r_reg[1] ,
    \gen_mux_rd[1].mux_rd_rise2_r_reg[1] ,
    \gen_mux_rd[1].mux_rd_fall1_r_reg[1] ,
    \gen_mux_rd[1].mux_rd_rise1_r_reg[1] ,
    \gen_mux_rd[1].mux_rd_fall0_r_reg[1] ,
    \gen_mux_rd[1].mux_rd_rise0_r_reg[1] ,
    \gen_mux_rd[2].mux_rd_fall3_r_reg[2] ,
    \gen_mux_rd[2].mux_rd_rise3_r_reg[2] ,
    \gen_mux_rd[2].mux_rd_fall2_r_reg[2] ,
    \gen_mux_rd[2].mux_rd_rise2_r_reg[2] ,
    \gen_mux_rd[2].mux_rd_fall1_r_reg[2] ,
    \gen_mux_rd[2].mux_rd_rise1_r_reg[2] ,
    \gen_mux_rd[2].mux_rd_fall0_r_reg[2] ,
    \gen_mux_rd[2].mux_rd_rise0_r_reg[2] ,
    \gen_mux_rd[4].mux_rd_fall3_r_reg[4] ,
    \gen_mux_rd[4].mux_rd_rise3_r_reg[4] ,
    \gen_mux_rd[4].mux_rd_fall2_r_reg[4] ,
    \gen_mux_rd[4].mux_rd_rise2_r_reg[4] ,
    \gen_mux_rd[4].mux_rd_fall1_r_reg[4] ,
    \gen_mux_rd[4].mux_rd_rise1_r_reg[4] ,
    \gen_mux_rd[4].mux_rd_fall0_r_reg[4] ,
    \gen_mux_rd[4].mux_rd_rise0_r_reg[4] ,
    \gen_mux_rd[7].mux_rd_fall3_r_reg[7] ,
    \gen_mux_rd[7].mux_rd_rise3_r_reg[7] ,
    \gen_mux_rd[7].mux_rd_fall2_r_reg[7] ,
    \gen_mux_rd[7].mux_rd_rise2_r_reg[7] ,
    \gen_mux_rd[7].mux_rd_fall1_r_reg[7] ,
    \gen_mux_rd[7].mux_rd_rise1_r_reg[7] ,
    \gen_mux_rd[7].mux_rd_fall0_r_reg[7] ,
    \gen_mux_rd[7].mux_rd_rise0_r_reg[7] ,
    \gen_mux_rd[0].mux_rd_fall3_r_reg[0] ,
    \gen_mux_rd[0].mux_rd_rise3_r_reg[0] ,
    \gen_mux_rd[0].mux_rd_fall2_r_reg[0] ,
    \gen_mux_rd[0].mux_rd_rise2_r_reg[0] ,
    \gen_mux_rd[0].mux_rd_fall1_r_reg[0] ,
    \gen_mux_rd[0].mux_rd_rise1_r_reg[0] ,
    \gen_mux_rd[0].mux_rd_fall0_r_reg[0] ,
    \gen_mux_rd[0].mux_rd_rise0_r_reg[0] ,
    \gen_mux_rd[5].mux_rd_fall3_r_reg[5] ,
    \gen_mux_rd[5].mux_rd_rise3_r_reg[5] ,
    \gen_mux_rd[5].mux_rd_fall2_r_reg[5] ,
    \gen_mux_rd[5].mux_rd_rise2_r_reg[5] ,
    \gen_mux_rd[5].mux_rd_fall1_r_reg[5] ,
    \gen_mux_rd[5].mux_rd_rise1_r_reg[5] ,
    \gen_mux_rd[5].mux_rd_fall0_r_reg[5] ,
    \gen_mux_rd[5].mux_rd_rise0_r_reg[5] ,
    rd_data_en,
    \read_fifo.fifo_out_data_r_reg[6] ,
    \read_fifo.tail_r_reg[0]_0 ,
    \rd_ptr_timing_reg[1]_1 ,
    \wr_ptr_reg[1]_0 ,
    \wr_ptr_reg[1]_1 ,
    \s_axi_rdata[127] ,
    \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall3_r_reg[6] ,
    \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise3_r_reg[6] ,
    \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall2_r_reg[6] ,
    \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise2_r_reg[6] ,
    \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall1_r_reg[6] ,
    \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise1_r_reg[6] ,
    \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall0_r_reg[6] ,
    \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise0_r_reg[6] ,
    \gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall3_r_reg[3] ,
    \gen_pat_match_div4.gen_pat_match[3].pat_match_rise3_r_reg[3] ,
    \gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall2_r_reg[3] ,
    \gen_mux_rd_div4.gen_mux_rd[3].mux_rd_rise2_r_reg[3] ,
    \gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall1_r_reg[3] ,
    \gen_mux_rd_div4.gen_mux_rd[3].mux_rd_rise1_r_reg[3] ,
    \gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall0_r_reg[3] ,
    \gen_mux_rd_div4.gen_mux_rd[3].mux_rd_rise0_r_reg[3] ,
    \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall3_r_reg[1] ,
    \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise3_r_reg[1] ,
    \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall2_r_reg[1] ,
    \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise2_r_reg[1] ,
    \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall1_r_reg[1] ,
    \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise1_r_reg[1] ,
    \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall0_r_reg[1] ,
    \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise0_r_reg[1] ,
    \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall3_r_reg[2] ,
    \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise3_r_reg[2] ,
    \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall2_r_reg[2] ,
    \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise2_r_reg[2] ,
    \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall1_r_reg[2] ,
    \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise1_r_reg[2] ,
    \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall0_r_reg[2] ,
    \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise0_r_reg[2] ,
    \gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall3_r_reg[4] ,
    \gen_mux_rd_div4.gen_mux_rd[4].mux_rd_rise3_r_reg[4] ,
    \gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall2_r_reg[4] ,
    \gen_pat_match_div4.gen_pat_match[4].pat_match_rise2_r_reg[4] ,
    \gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall1_r_reg[4] ,
    \gen_mux_rd_div4.gen_mux_rd[4].mux_rd_rise1_r_reg[4] ,
    \gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall0_r_reg[4] ,
    \gen_mux_rd_div4.gen_mux_rd[4].mux_rd_rise0_r_reg[4] ,
    \gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall3_r_reg[7] ,
    \gen_pat_match_div4.gen_pat_match[7].pat_match_rise3_r_reg[7] ,
    \gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall2_r_reg[7] ,
    \gen_mux_rd_div4.gen_mux_rd[7].mux_rd_rise2_r_reg[7] ,
    \gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall1_r_reg[7] ,
    \gen_mux_rd_div4.gen_mux_rd[7].mux_rd_rise1_r_reg[7] ,
    \gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall0_r_reg[7] ,
    \gen_mux_rd_div4.gen_mux_rd[7].mux_rd_rise0_r_reg[7] ,
    \gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall3_r_reg[0] ,
    \gen_mux_rd_div4.gen_mux_rd[0].mux_rd_rise3_r_reg[0] ,
    \gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall2_r_reg[0] ,
    \gen_pat_match_div4.gen_pat_match[0].pat_match_rise2_r_reg[0] ,
    \gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall1_r_reg[0] ,
    \gen_mux_rd_div4.gen_mux_rd[0].mux_rd_rise1_r_reg[0] ,
    \gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall0_r_reg[0] ,
    \gen_mux_rd_div4.gen_mux_rd[0].mux_rd_rise0_r_reg[0] ,
    \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall3_r_reg[5] ,
    \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise3_r_reg[5] ,
    \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall2_r_reg[5] ,
    \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise2_r_reg[5] ,
    \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall1_r_reg[5] ,
    \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise1_r_reg[5] ,
    \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall0_r_reg[5] ,
    \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise0_r_reg[5] ,
    ififo_rst,
    sys_rst,
    \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ,
    \my_empty_reg[4]_0 ,
    if_empty_r_0,
    Q,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] ,
    \rd_mux_sel_r_reg[0] ,
    in,
    init_complete_r1_timing_reg,
    p_0_in,
    tail_r,
    \po_stg2_wrcal_cnt_reg[0] );
  output [1:0]\rd_ptr_timing_reg[1]_0 ;
  output \read_fifo.tail_r_reg[0] ;
  output \rd_ptr_reg[0]_0 ;
  output wr_en;
  output \gen_mux_rd[6].mux_rd_fall3_r_reg[6] ;
  output \gen_mux_rd[6].mux_rd_rise3_r_reg[6] ;
  output \gen_mux_rd[6].mux_rd_fall2_r_reg[6] ;
  output \gen_mux_rd[6].mux_rd_rise2_r_reg[6] ;
  output \gen_mux_rd[6].mux_rd_fall1_r_reg[6] ;
  output \gen_mux_rd[6].mux_rd_rise1_r_reg[6] ;
  output \gen_mux_rd[6].mux_rd_fall0_r_reg[6] ;
  output \gen_mux_rd[6].mux_rd_rise0_r_reg[6] ;
  output \gen_mux_rd[3].mux_rd_fall3_r_reg[3] ;
  output \gen_mux_rd[3].mux_rd_rise3_r_reg[3] ;
  output \gen_mux_rd[3].mux_rd_fall2_r_reg[3] ;
  output \gen_mux_rd[3].mux_rd_rise2_r_reg[3] ;
  output \gen_mux_rd[3].mux_rd_fall1_r_reg[3] ;
  output \gen_mux_rd[3].mux_rd_rise1_r_reg[3] ;
  output \gen_mux_rd[3].mux_rd_fall0_r_reg[3] ;
  output \gen_mux_rd[3].mux_rd_rise0_r_reg[3] ;
  output \gen_mux_rd[1].mux_rd_fall3_r_reg[1] ;
  output \gen_mux_rd[1].mux_rd_rise3_r_reg[1] ;
  output \gen_mux_rd[1].mux_rd_fall2_r_reg[1] ;
  output \gen_mux_rd[1].mux_rd_rise2_r_reg[1] ;
  output \gen_mux_rd[1].mux_rd_fall1_r_reg[1] ;
  output \gen_mux_rd[1].mux_rd_rise1_r_reg[1] ;
  output \gen_mux_rd[1].mux_rd_fall0_r_reg[1] ;
  output \gen_mux_rd[1].mux_rd_rise0_r_reg[1] ;
  output \gen_mux_rd[2].mux_rd_fall3_r_reg[2] ;
  output \gen_mux_rd[2].mux_rd_rise3_r_reg[2] ;
  output \gen_mux_rd[2].mux_rd_fall2_r_reg[2] ;
  output \gen_mux_rd[2].mux_rd_rise2_r_reg[2] ;
  output \gen_mux_rd[2].mux_rd_fall1_r_reg[2] ;
  output \gen_mux_rd[2].mux_rd_rise1_r_reg[2] ;
  output \gen_mux_rd[2].mux_rd_fall0_r_reg[2] ;
  output \gen_mux_rd[2].mux_rd_rise0_r_reg[2] ;
  output \gen_mux_rd[4].mux_rd_fall3_r_reg[4] ;
  output \gen_mux_rd[4].mux_rd_rise3_r_reg[4] ;
  output \gen_mux_rd[4].mux_rd_fall2_r_reg[4] ;
  output \gen_mux_rd[4].mux_rd_rise2_r_reg[4] ;
  output \gen_mux_rd[4].mux_rd_fall1_r_reg[4] ;
  output \gen_mux_rd[4].mux_rd_rise1_r_reg[4] ;
  output \gen_mux_rd[4].mux_rd_fall0_r_reg[4] ;
  output \gen_mux_rd[4].mux_rd_rise0_r_reg[4] ;
  output \gen_mux_rd[7].mux_rd_fall3_r_reg[7] ;
  output \gen_mux_rd[7].mux_rd_rise3_r_reg[7] ;
  output \gen_mux_rd[7].mux_rd_fall2_r_reg[7] ;
  output \gen_mux_rd[7].mux_rd_rise2_r_reg[7] ;
  output \gen_mux_rd[7].mux_rd_fall1_r_reg[7] ;
  output \gen_mux_rd[7].mux_rd_rise1_r_reg[7] ;
  output \gen_mux_rd[7].mux_rd_fall0_r_reg[7] ;
  output \gen_mux_rd[7].mux_rd_rise0_r_reg[7] ;
  output \gen_mux_rd[0].mux_rd_fall3_r_reg[0] ;
  output \gen_mux_rd[0].mux_rd_rise3_r_reg[0] ;
  output \gen_mux_rd[0].mux_rd_fall2_r_reg[0] ;
  output \gen_mux_rd[0].mux_rd_rise2_r_reg[0] ;
  output \gen_mux_rd[0].mux_rd_fall1_r_reg[0] ;
  output \gen_mux_rd[0].mux_rd_rise1_r_reg[0] ;
  output \gen_mux_rd[0].mux_rd_fall0_r_reg[0] ;
  output \gen_mux_rd[0].mux_rd_rise0_r_reg[0] ;
  output \gen_mux_rd[5].mux_rd_fall3_r_reg[5] ;
  output \gen_mux_rd[5].mux_rd_rise3_r_reg[5] ;
  output \gen_mux_rd[5].mux_rd_fall2_r_reg[5] ;
  output \gen_mux_rd[5].mux_rd_rise2_r_reg[5] ;
  output \gen_mux_rd[5].mux_rd_fall1_r_reg[5] ;
  output \gen_mux_rd[5].mux_rd_rise1_r_reg[5] ;
  output \gen_mux_rd[5].mux_rd_fall0_r_reg[5] ;
  output \gen_mux_rd[5].mux_rd_rise0_r_reg[5] ;
  output rd_data_en;
  output \read_fifo.fifo_out_data_r_reg[6] ;
  output \read_fifo.tail_r_reg[0]_0 ;
  output \rd_ptr_timing_reg[1]_1 ;
  output \wr_ptr_reg[1]_0 ;
  output \wr_ptr_reg[1]_1 ;
  output [63:0]\s_axi_rdata[127] ;
  output \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall3_r_reg[6] ;
  output \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise3_r_reg[6] ;
  output \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall2_r_reg[6] ;
  output \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise2_r_reg[6] ;
  output \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall1_r_reg[6] ;
  output \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise1_r_reg[6] ;
  output \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall0_r_reg[6] ;
  output \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise0_r_reg[6] ;
  output \gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall3_r_reg[3] ;
  output \gen_pat_match_div4.gen_pat_match[3].pat_match_rise3_r_reg[3] ;
  output \gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall2_r_reg[3] ;
  output \gen_mux_rd_div4.gen_mux_rd[3].mux_rd_rise2_r_reg[3] ;
  output \gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall1_r_reg[3] ;
  output \gen_mux_rd_div4.gen_mux_rd[3].mux_rd_rise1_r_reg[3] ;
  output \gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall0_r_reg[3] ;
  output \gen_mux_rd_div4.gen_mux_rd[3].mux_rd_rise0_r_reg[3] ;
  output \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall3_r_reg[1] ;
  output \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise3_r_reg[1] ;
  output \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall2_r_reg[1] ;
  output \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise2_r_reg[1] ;
  output \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall1_r_reg[1] ;
  output \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise1_r_reg[1] ;
  output \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall0_r_reg[1] ;
  output \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise0_r_reg[1] ;
  output \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall3_r_reg[2] ;
  output \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise3_r_reg[2] ;
  output \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall2_r_reg[2] ;
  output \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise2_r_reg[2] ;
  output \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall1_r_reg[2] ;
  output \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise1_r_reg[2] ;
  output \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall0_r_reg[2] ;
  output \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise0_r_reg[2] ;
  output \gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall3_r_reg[4] ;
  output \gen_mux_rd_div4.gen_mux_rd[4].mux_rd_rise3_r_reg[4] ;
  output \gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall2_r_reg[4] ;
  output \gen_pat_match_div4.gen_pat_match[4].pat_match_rise2_r_reg[4] ;
  output \gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall1_r_reg[4] ;
  output \gen_mux_rd_div4.gen_mux_rd[4].mux_rd_rise1_r_reg[4] ;
  output \gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall0_r_reg[4] ;
  output \gen_mux_rd_div4.gen_mux_rd[4].mux_rd_rise0_r_reg[4] ;
  output \gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall3_r_reg[7] ;
  output \gen_pat_match_div4.gen_pat_match[7].pat_match_rise3_r_reg[7] ;
  output \gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall2_r_reg[7] ;
  output \gen_mux_rd_div4.gen_mux_rd[7].mux_rd_rise2_r_reg[7] ;
  output \gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall1_r_reg[7] ;
  output \gen_mux_rd_div4.gen_mux_rd[7].mux_rd_rise1_r_reg[7] ;
  output \gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall0_r_reg[7] ;
  output \gen_mux_rd_div4.gen_mux_rd[7].mux_rd_rise0_r_reg[7] ;
  output \gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall3_r_reg[0] ;
  output \gen_mux_rd_div4.gen_mux_rd[0].mux_rd_rise3_r_reg[0] ;
  output \gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall2_r_reg[0] ;
  output \gen_pat_match_div4.gen_pat_match[0].pat_match_rise2_r_reg[0] ;
  output \gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall1_r_reg[0] ;
  output \gen_mux_rd_div4.gen_mux_rd[0].mux_rd_rise1_r_reg[0] ;
  output \gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall0_r_reg[0] ;
  output \gen_mux_rd_div4.gen_mux_rd[0].mux_rd_rise0_r_reg[0] ;
  output \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall3_r_reg[5] ;
  output \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise3_r_reg[5] ;
  output \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall2_r_reg[5] ;
  output \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise2_r_reg[5] ;
  output \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall1_r_reg[5] ;
  output \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise1_r_reg[5] ;
  output \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall0_r_reg[5] ;
  output \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise0_r_reg[5] ;
  input ififo_rst;
  input sys_rst;
  input \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ;
  input [1:0]\my_empty_reg[4]_0 ;
  input [0:0]if_empty_r_0;
  input [63:0]Q;
  input [63:0]\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] ;
  input \rd_mux_sel_r_reg[0] ;
  input [63:0]in;
  input init_complete_r1_timing_reg;
  input p_0_in;
  input [0:0]tail_r;
  input [0:0]\po_stg2_wrcal_cnt_reg[0] ;

  wire [63:0]Q;
  wire \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ;
  wire [63:0]\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] ;
  wire \gen_mux_rd[0].mux_rd_fall0_r_reg[0] ;
  wire \gen_mux_rd[0].mux_rd_fall1_r_reg[0] ;
  wire \gen_mux_rd[0].mux_rd_fall2_r_reg[0] ;
  wire \gen_mux_rd[0].mux_rd_fall3_r_reg[0] ;
  wire \gen_mux_rd[0].mux_rd_rise0_r_reg[0] ;
  wire \gen_mux_rd[0].mux_rd_rise1_r_reg[0] ;
  wire \gen_mux_rd[0].mux_rd_rise2_r_reg[0] ;
  wire \gen_mux_rd[0].mux_rd_rise3_r_reg[0] ;
  wire \gen_mux_rd[1].mux_rd_fall0_r_reg[1] ;
  wire \gen_mux_rd[1].mux_rd_fall1_r_reg[1] ;
  wire \gen_mux_rd[1].mux_rd_fall2_r_reg[1] ;
  wire \gen_mux_rd[1].mux_rd_fall3_r_reg[1] ;
  wire \gen_mux_rd[1].mux_rd_rise0_r_reg[1] ;
  wire \gen_mux_rd[1].mux_rd_rise1_r_reg[1] ;
  wire \gen_mux_rd[1].mux_rd_rise2_r_reg[1] ;
  wire \gen_mux_rd[1].mux_rd_rise3_r_reg[1] ;
  wire \gen_mux_rd[2].mux_rd_fall0_r_reg[2] ;
  wire \gen_mux_rd[2].mux_rd_fall1_r_reg[2] ;
  wire \gen_mux_rd[2].mux_rd_fall2_r_reg[2] ;
  wire \gen_mux_rd[2].mux_rd_fall3_r_reg[2] ;
  wire \gen_mux_rd[2].mux_rd_rise0_r_reg[2] ;
  wire \gen_mux_rd[2].mux_rd_rise1_r_reg[2] ;
  wire \gen_mux_rd[2].mux_rd_rise2_r_reg[2] ;
  wire \gen_mux_rd[2].mux_rd_rise3_r_reg[2] ;
  wire \gen_mux_rd[3].mux_rd_fall0_r_reg[3] ;
  wire \gen_mux_rd[3].mux_rd_fall1_r_reg[3] ;
  wire \gen_mux_rd[3].mux_rd_fall2_r_reg[3] ;
  wire \gen_mux_rd[3].mux_rd_fall3_r_reg[3] ;
  wire \gen_mux_rd[3].mux_rd_rise0_r_reg[3] ;
  wire \gen_mux_rd[3].mux_rd_rise1_r_reg[3] ;
  wire \gen_mux_rd[3].mux_rd_rise2_r_reg[3] ;
  wire \gen_mux_rd[3].mux_rd_rise3_r_reg[3] ;
  wire \gen_mux_rd[4].mux_rd_fall0_r_reg[4] ;
  wire \gen_mux_rd[4].mux_rd_fall1_r_reg[4] ;
  wire \gen_mux_rd[4].mux_rd_fall2_r_reg[4] ;
  wire \gen_mux_rd[4].mux_rd_fall3_r_reg[4] ;
  wire \gen_mux_rd[4].mux_rd_rise0_r_reg[4] ;
  wire \gen_mux_rd[4].mux_rd_rise1_r_reg[4] ;
  wire \gen_mux_rd[4].mux_rd_rise2_r_reg[4] ;
  wire \gen_mux_rd[4].mux_rd_rise3_r_reg[4] ;
  wire \gen_mux_rd[5].mux_rd_fall0_r_reg[5] ;
  wire \gen_mux_rd[5].mux_rd_fall1_r_reg[5] ;
  wire \gen_mux_rd[5].mux_rd_fall2_r_reg[5] ;
  wire \gen_mux_rd[5].mux_rd_fall3_r_reg[5] ;
  wire \gen_mux_rd[5].mux_rd_rise0_r_reg[5] ;
  wire \gen_mux_rd[5].mux_rd_rise1_r_reg[5] ;
  wire \gen_mux_rd[5].mux_rd_rise2_r_reg[5] ;
  wire \gen_mux_rd[5].mux_rd_rise3_r_reg[5] ;
  wire \gen_mux_rd[6].mux_rd_fall0_r_reg[6] ;
  wire \gen_mux_rd[6].mux_rd_fall1_r_reg[6] ;
  wire \gen_mux_rd[6].mux_rd_fall2_r_reg[6] ;
  wire \gen_mux_rd[6].mux_rd_fall3_r_reg[6] ;
  wire \gen_mux_rd[6].mux_rd_rise0_r_reg[6] ;
  wire \gen_mux_rd[6].mux_rd_rise1_r_reg[6] ;
  wire \gen_mux_rd[6].mux_rd_rise2_r_reg[6] ;
  wire \gen_mux_rd[6].mux_rd_rise3_r_reg[6] ;
  wire \gen_mux_rd[7].mux_rd_fall0_r_reg[7] ;
  wire \gen_mux_rd[7].mux_rd_fall1_r_reg[7] ;
  wire \gen_mux_rd[7].mux_rd_fall2_r_reg[7] ;
  wire \gen_mux_rd[7].mux_rd_fall3_r_reg[7] ;
  wire \gen_mux_rd[7].mux_rd_rise0_r_reg[7] ;
  wire \gen_mux_rd[7].mux_rd_rise1_r_reg[7] ;
  wire \gen_mux_rd[7].mux_rd_rise2_r_reg[7] ;
  wire \gen_mux_rd[7].mux_rd_rise3_r_reg[7] ;
  wire \gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall0_r_reg[0] ;
  wire \gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall1_r_reg[0] ;
  wire \gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall2_r_reg[0] ;
  wire \gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall3_r_reg[0] ;
  wire \gen_mux_rd_div4.gen_mux_rd[0].mux_rd_rise0_r_reg[0] ;
  wire \gen_mux_rd_div4.gen_mux_rd[0].mux_rd_rise1_r_reg[0] ;
  wire \gen_mux_rd_div4.gen_mux_rd[0].mux_rd_rise3_r_reg[0] ;
  wire \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall0_r_reg[1] ;
  wire \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall1_r_reg[1] ;
  wire \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall2_r_reg[1] ;
  wire \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall3_r_reg[1] ;
  wire \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise0_r_reg[1] ;
  wire \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise1_r_reg[1] ;
  wire \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise2_r_reg[1] ;
  wire \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise3_r_reg[1] ;
  wire \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall0_r_reg[2] ;
  wire \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall1_r_reg[2] ;
  wire \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall2_r_reg[2] ;
  wire \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall3_r_reg[2] ;
  wire \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise0_r_reg[2] ;
  wire \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise1_r_reg[2] ;
  wire \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise2_r_reg[2] ;
  wire \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise3_r_reg[2] ;
  wire \gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall0_r_reg[3] ;
  wire \gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall1_r_reg[3] ;
  wire \gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall2_r_reg[3] ;
  wire \gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall3_r_reg[3] ;
  wire \gen_mux_rd_div4.gen_mux_rd[3].mux_rd_rise0_r_reg[3] ;
  wire \gen_mux_rd_div4.gen_mux_rd[3].mux_rd_rise1_r_reg[3] ;
  wire \gen_mux_rd_div4.gen_mux_rd[3].mux_rd_rise2_r_reg[3] ;
  wire \gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall0_r_reg[4] ;
  wire \gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall1_r_reg[4] ;
  wire \gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall2_r_reg[4] ;
  wire \gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall3_r_reg[4] ;
  wire \gen_mux_rd_div4.gen_mux_rd[4].mux_rd_rise0_r_reg[4] ;
  wire \gen_mux_rd_div4.gen_mux_rd[4].mux_rd_rise1_r_reg[4] ;
  wire \gen_mux_rd_div4.gen_mux_rd[4].mux_rd_rise3_r_reg[4] ;
  wire \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall0_r_reg[5] ;
  wire \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall1_r_reg[5] ;
  wire \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall2_r_reg[5] ;
  wire \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall3_r_reg[5] ;
  wire \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise0_r_reg[5] ;
  wire \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise1_r_reg[5] ;
  wire \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise2_r_reg[5] ;
  wire \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise3_r_reg[5] ;
  wire \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall0_r_reg[6] ;
  wire \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall1_r_reg[6] ;
  wire \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall2_r_reg[6] ;
  wire \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall3_r_reg[6] ;
  wire \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise0_r_reg[6] ;
  wire \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise1_r_reg[6] ;
  wire \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise2_r_reg[6] ;
  wire \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise3_r_reg[6] ;
  wire \gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall0_r_reg[7] ;
  wire \gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall1_r_reg[7] ;
  wire \gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall2_r_reg[7] ;
  wire \gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall3_r_reg[7] ;
  wire \gen_mux_rd_div4.gen_mux_rd[7].mux_rd_rise0_r_reg[7] ;
  wire \gen_mux_rd_div4.gen_mux_rd[7].mux_rd_rise1_r_reg[7] ;
  wire \gen_mux_rd_div4.gen_mux_rd[7].mux_rd_rise2_r_reg[7] ;
  wire \gen_pat_match_div4.gen_pat_match[0].pat_match_rise2_r_reg[0] ;
  wire \gen_pat_match_div4.gen_pat_match[3].pat_match_rise3_r_reg[3] ;
  wire \gen_pat_match_div4.gen_pat_match[4].pat_match_rise2_r_reg[4] ;
  wire \gen_pat_match_div4.gen_pat_match[7].pat_match_rise3_r_reg[7] ;
  wire [0:0]if_empty_r_0;
  wire ififo_rst;
  wire [63:0]in;
  wire init_complete_r1_timing_reg;
  wire \memory_reg[31][122]_srl32_i_2_n_0 ;
  wire \memory_reg[31][124]_srl32_i_2_n_0 ;
  wire \memory_reg[31][125]_srl32_i_2_n_0 ;
  wire \memory_reg[31][127]_srl32_i_3_n_0 ;
  wire [4:1]my_empty;
  wire \my_empty[4]_i_1_n_0 ;
  wire \my_empty[4]_i_2__0_n_0 ;
  wire [1:0]\my_empty_reg[4]_0 ;
  wire \my_empty_reg[4]_rep__0_n_0 ;
  wire \my_empty_reg[4]_rep__1_n_0 ;
  wire \my_empty_reg[4]_rep__2_n_0 ;
  wire \my_empty_reg[4]_rep__3_n_0 ;
  wire \my_empty_reg[4]_rep_n_0 ;
  wire [1:0]my_full;
  wire \my_full[0]_i_1_n_0 ;
  wire \my_full[0]_i_2__0_n_0 ;
  wire \my_full[1]_i_1_n_0 ;
  wire \my_full[1]_i_2_n_0 ;
  wire p_0_in;
  wire [0:0]\po_stg2_wrcal_cnt_reg[0] ;
  wire rd_data_en;
  wire \rd_mux_sel_r_reg[0] ;
  wire [1:0]rd_ptr;
  wire \rd_ptr[0]_i_1__0_n_0 ;
  wire \rd_ptr[1]_i_1__0_n_0 ;
  wire \rd_ptr_reg[0]_0 ;
  (* RTL_KEEP = "true" *) (* syn_maxfan = "10" *) wire [1:0]rd_ptr_timing;
  wire \rd_ptr_timing[0]_i_1__1_n_0 ;
  wire \rd_ptr_timing[1]_i_1__1_n_0 ;
  wire \rd_ptr_timing_reg[1]_1 ;
  wire \read_fifo.fifo_out_data_r_reg[6] ;
  wire \read_fifo.tail_r_reg[0] ;
  wire \read_fifo.tail_r_reg[0]_0 ;
  wire [63:0]\s_axi_rdata[127] ;
  wire sys_rst;
  wire [0:0]tail_r;
  wire wr_en;
  wire \wr_ptr[0]_i_1__0_n_0 ;
  wire \wr_ptr[1]_i_1__1_n_0 ;
  wire \wr_ptr[1]_i_2_n_0 ;
  wire \wr_ptr_reg[1]_0 ;
  wire \wr_ptr_reg[1]_1 ;

  assign \rd_ptr_timing_reg[1]_0 [1:0] = rd_ptr_timing;
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd[0].mux_rd_fall0_r[0]_i_1 
       (.I0(Q[9]),
        .I1(\memory_reg[31][125]_srl32_i_2_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [9]),
        .I3(\rd_mux_sel_r_reg[0] ),
        .I4(in[8]),
        .O(\gen_mux_rd[0].mux_rd_fall0_r_reg[0] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd[0].mux_rd_fall1_r[0]_i_1 
       (.I0(Q[11]),
        .I1(\memory_reg[31][125]_srl32_i_2_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [11]),
        .I3(\rd_mux_sel_r_reg[0] ),
        .I4(in[24]),
        .O(\gen_mux_rd[0].mux_rd_fall1_r_reg[0] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd[0].mux_rd_fall2_r[0]_i_1 
       (.I0(Q[13]),
        .I1(\memory_reg[31][127]_srl32_i_3_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [13]),
        .I3(\rd_mux_sel_r_reg[0] ),
        .I4(in[40]),
        .O(\gen_mux_rd[0].mux_rd_fall2_r_reg[0] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd[0].mux_rd_fall3_r[0]_i_1 
       (.I0(Q[15]),
        .I1(\memory_reg[31][127]_srl32_i_3_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [15]),
        .I3(\rd_mux_sel_r_reg[0] ),
        .I4(in[56]),
        .O(\gen_mux_rd[0].mux_rd_fall3_r_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd[0].mux_rd_rise0_r[0]_i_1 
       (.I0(Q[8]),
        .I1(\memory_reg[31][125]_srl32_i_2_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [8]),
        .I3(\rd_mux_sel_r_reg[0] ),
        .I4(in[0]),
        .O(\gen_mux_rd[0].mux_rd_rise0_r_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd[0].mux_rd_rise1_r[0]_i_1 
       (.I0(Q[10]),
        .I1(\memory_reg[31][125]_srl32_i_2_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [10]),
        .I3(\rd_mux_sel_r_reg[0] ),
        .I4(in[16]),
        .O(\gen_mux_rd[0].mux_rd_rise1_r_reg[0] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd[0].mux_rd_rise2_r[0]_i_1 
       (.I0(Q[12]),
        .I1(\memory_reg[31][127]_srl32_i_3_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [12]),
        .I3(\rd_mux_sel_r_reg[0] ),
        .I4(in[32]),
        .O(\gen_mux_rd[0].mux_rd_rise2_r_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd[0].mux_rd_rise3_r[0]_i_1 
       (.I0(Q[14]),
        .I1(\memory_reg[31][127]_srl32_i_3_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [14]),
        .I3(\rd_mux_sel_r_reg[0] ),
        .I4(in[48]),
        .O(\gen_mux_rd[0].mux_rd_rise3_r_reg[0] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd[1].mux_rd_fall0_r[1]_i_1 
       (.I0(Q[41]),
        .I1(\memory_reg[31][122]_srl32_i_2_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [41]),
        .I3(\rd_mux_sel_r_reg[0] ),
        .I4(in[9]),
        .O(\gen_mux_rd[1].mux_rd_fall0_r_reg[1] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd[1].mux_rd_fall1_r[1]_i_1 
       (.I0(Q[43]),
        .I1(\memory_reg[31][122]_srl32_i_2_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [43]),
        .I3(\rd_mux_sel_r_reg[0] ),
        .I4(in[25]),
        .O(\gen_mux_rd[1].mux_rd_fall1_r_reg[1] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd[1].mux_rd_fall2_r[1]_i_1 
       (.I0(Q[45]),
        .I1(\memory_reg[31][122]_srl32_i_2_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [45]),
        .I3(\rd_mux_sel_r_reg[0] ),
        .I4(in[41]),
        .O(\gen_mux_rd[1].mux_rd_fall2_r_reg[1] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd[1].mux_rd_fall3_r[1]_i_1 
       (.I0(Q[47]),
        .I1(\memory_reg[31][122]_srl32_i_2_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [47]),
        .I3(\rd_mux_sel_r_reg[0] ),
        .I4(in[57]),
        .O(\gen_mux_rd[1].mux_rd_fall3_r_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd[1].mux_rd_rise0_r[1]_i_1 
       (.I0(Q[40]),
        .I1(\memory_reg[31][122]_srl32_i_2_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [40]),
        .I3(\rd_mux_sel_r_reg[0] ),
        .I4(in[1]),
        .O(\gen_mux_rd[1].mux_rd_rise0_r_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd[1].mux_rd_rise1_r[1]_i_1 
       (.I0(Q[42]),
        .I1(\memory_reg[31][122]_srl32_i_2_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [42]),
        .I3(\rd_mux_sel_r_reg[0] ),
        .I4(in[17]),
        .O(\gen_mux_rd[1].mux_rd_rise1_r_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd[1].mux_rd_rise2_r[1]_i_1 
       (.I0(Q[44]),
        .I1(\memory_reg[31][122]_srl32_i_2_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [44]),
        .I3(\rd_mux_sel_r_reg[0] ),
        .I4(in[33]),
        .O(\gen_mux_rd[1].mux_rd_rise2_r_reg[1] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd[1].mux_rd_rise3_r[1]_i_1 
       (.I0(Q[46]),
        .I1(\memory_reg[31][122]_srl32_i_2_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [46]),
        .I3(\rd_mux_sel_r_reg[0] ),
        .I4(in[49]),
        .O(\gen_mux_rd[1].mux_rd_rise3_r_reg[1] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd[2].mux_rd_fall0_r[2]_i_1 
       (.I0(Q[33]),
        .I1(\memory_reg[31][124]_srl32_i_2_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [33]),
        .I3(\rd_mux_sel_r_reg[0] ),
        .I4(in[10]),
        .O(\gen_mux_rd[2].mux_rd_fall0_r_reg[2] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd[2].mux_rd_fall1_r[2]_i_1 
       (.I0(Q[35]),
        .I1(\memory_reg[31][124]_srl32_i_2_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [35]),
        .I3(\rd_mux_sel_r_reg[0] ),
        .I4(in[26]),
        .O(\gen_mux_rd[2].mux_rd_fall1_r_reg[2] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd[2].mux_rd_fall2_r[2]_i_1 
       (.I0(Q[37]),
        .I1(\memory_reg[31][124]_srl32_i_2_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [37]),
        .I3(\rd_mux_sel_r_reg[0] ),
        .I4(in[42]),
        .O(\gen_mux_rd[2].mux_rd_fall2_r_reg[2] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd[2].mux_rd_fall3_r[2]_i_1 
       (.I0(Q[39]),
        .I1(\memory_reg[31][122]_srl32_i_2_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [39]),
        .I3(\rd_mux_sel_r_reg[0] ),
        .I4(in[58]),
        .O(\gen_mux_rd[2].mux_rd_fall3_r_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd[2].mux_rd_rise0_r[2]_i_1 
       (.I0(Q[32]),
        .I1(\memory_reg[31][124]_srl32_i_2_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [32]),
        .I3(\rd_mux_sel_r_reg[0] ),
        .I4(in[2]),
        .O(\gen_mux_rd[2].mux_rd_rise0_r_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd[2].mux_rd_rise1_r[2]_i_1 
       (.I0(Q[34]),
        .I1(\memory_reg[31][124]_srl32_i_2_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [34]),
        .I3(\rd_mux_sel_r_reg[0] ),
        .I4(in[18]),
        .O(\gen_mux_rd[2].mux_rd_rise1_r_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd[2].mux_rd_rise2_r[2]_i_1 
       (.I0(Q[36]),
        .I1(\memory_reg[31][124]_srl32_i_2_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [36]),
        .I3(\rd_mux_sel_r_reg[0] ),
        .I4(in[34]),
        .O(\gen_mux_rd[2].mux_rd_rise2_r_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd[2].mux_rd_rise3_r[2]_i_1 
       (.I0(Q[38]),
        .I1(\memory_reg[31][122]_srl32_i_2_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [38]),
        .I3(\rd_mux_sel_r_reg[0] ),
        .I4(in[50]),
        .O(\gen_mux_rd[2].mux_rd_rise3_r_reg[2] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd[3].mux_rd_fall0_r[3]_i_1 
       (.I0(Q[49]),
        .I1(\memory_reg[31][122]_srl32_i_2_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [49]),
        .I3(\rd_mux_sel_r_reg[0] ),
        .I4(in[11]),
        .O(\gen_mux_rd[3].mux_rd_fall0_r_reg[3] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd[3].mux_rd_fall1_r[3]_i_1 
       (.I0(Q[51]),
        .I1(my_empty[4]),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [51]),
        .I3(\rd_mux_sel_r_reg[0] ),
        .I4(in[27]),
        .O(\gen_mux_rd[3].mux_rd_fall1_r_reg[3] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd[3].mux_rd_fall2_r[3]_i_1 
       (.I0(Q[53]),
        .I1(my_empty[4]),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [53]),
        .I3(\rd_mux_sel_r_reg[0] ),
        .I4(in[43]),
        .O(\gen_mux_rd[3].mux_rd_fall2_r_reg[3] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd[3].mux_rd_fall3_r[3]_i_1 
       (.I0(Q[55]),
        .I1(my_empty[4]),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [55]),
        .I3(\rd_mux_sel_r_reg[0] ),
        .I4(in[59]),
        .O(\gen_mux_rd[3].mux_rd_fall3_r_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd[3].mux_rd_rise0_r[3]_i_1 
       (.I0(Q[48]),
        .I1(\memory_reg[31][122]_srl32_i_2_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [48]),
        .I3(\rd_mux_sel_r_reg[0] ),
        .I4(in[3]),
        .O(\gen_mux_rd[3].mux_rd_rise0_r_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd[3].mux_rd_rise1_r[3]_i_1 
       (.I0(Q[50]),
        .I1(\memory_reg[31][122]_srl32_i_2_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [50]),
        .I3(\rd_mux_sel_r_reg[0] ),
        .I4(in[19]),
        .O(\gen_mux_rd[3].mux_rd_rise1_r_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd[3].mux_rd_rise2_r[3]_i_1 
       (.I0(Q[52]),
        .I1(my_empty[4]),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [52]),
        .I3(\rd_mux_sel_r_reg[0] ),
        .I4(in[35]),
        .O(\gen_mux_rd[3].mux_rd_rise2_r_reg[3] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd[3].mux_rd_rise3_r[3]_i_1 
       (.I0(Q[54]),
        .I1(my_empty[4]),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [54]),
        .I3(\rd_mux_sel_r_reg[0] ),
        .I4(in[51]),
        .O(\gen_mux_rd[3].mux_rd_rise3_r_reg[3] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd[4].mux_rd_fall0_r[4]_i_1 
       (.I0(Q[25]),
        .I1(\memory_reg[31][124]_srl32_i_2_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [25]),
        .I3(\rd_mux_sel_r_reg[0] ),
        .I4(in[12]),
        .O(\gen_mux_rd[4].mux_rd_fall0_r_reg[4] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd[4].mux_rd_fall1_r[4]_i_1 
       (.I0(Q[27]),
        .I1(\memory_reg[31][124]_srl32_i_2_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [27]),
        .I3(\rd_mux_sel_r_reg[0] ),
        .I4(in[28]),
        .O(\gen_mux_rd[4].mux_rd_fall1_r_reg[4] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd[4].mux_rd_fall2_r[4]_i_1 
       (.I0(Q[29]),
        .I1(\memory_reg[31][124]_srl32_i_2_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [29]),
        .I3(\rd_mux_sel_r_reg[0] ),
        .I4(in[44]),
        .O(\gen_mux_rd[4].mux_rd_fall2_r_reg[4] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd[4].mux_rd_fall3_r[4]_i_1 
       (.I0(Q[31]),
        .I1(\memory_reg[31][124]_srl32_i_2_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [31]),
        .I3(\rd_mux_sel_r_reg[0] ),
        .I4(in[60]),
        .O(\gen_mux_rd[4].mux_rd_fall3_r_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd[4].mux_rd_rise0_r[4]_i_1 
       (.I0(Q[24]),
        .I1(\memory_reg[31][127]_srl32_i_3_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [24]),
        .I3(\rd_mux_sel_r_reg[0] ),
        .I4(in[4]),
        .O(\gen_mux_rd[4].mux_rd_rise0_r_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd[4].mux_rd_rise1_r[4]_i_1 
       (.I0(Q[26]),
        .I1(\memory_reg[31][124]_srl32_i_2_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [26]),
        .I3(\rd_mux_sel_r_reg[0] ),
        .I4(in[20]),
        .O(\gen_mux_rd[4].mux_rd_rise1_r_reg[4] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd[4].mux_rd_rise2_r[4]_i_1 
       (.I0(Q[28]),
        .I1(\memory_reg[31][124]_srl32_i_2_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [28]),
        .I3(\rd_mux_sel_r_reg[0] ),
        .I4(in[36]),
        .O(\gen_mux_rd[4].mux_rd_rise2_r_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd[4].mux_rd_rise3_r[4]_i_1 
       (.I0(Q[30]),
        .I1(\memory_reg[31][124]_srl32_i_2_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [30]),
        .I3(\rd_mux_sel_r_reg[0] ),
        .I4(in[52]),
        .O(\gen_mux_rd[4].mux_rd_rise3_r_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd[5].mux_rd_fall0_r[5]_i_1 
       (.I0(Q[1]),
        .I1(\memory_reg[31][125]_srl32_i_2_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [1]),
        .I3(\rd_mux_sel_r_reg[0] ),
        .I4(in[13]),
        .O(\gen_mux_rd[5].mux_rd_fall0_r_reg[5] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd[5].mux_rd_fall1_r[5]_i_1 
       (.I0(Q[3]),
        .I1(\memory_reg[31][125]_srl32_i_2_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [3]),
        .I3(\rd_mux_sel_r_reg[0] ),
        .I4(in[29]),
        .O(\gen_mux_rd[5].mux_rd_fall1_r_reg[5] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd[5].mux_rd_fall2_r[5]_i_1 
       (.I0(Q[5]),
        .I1(\memory_reg[31][125]_srl32_i_2_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [5]),
        .I3(\rd_mux_sel_r_reg[0] ),
        .I4(in[45]),
        .O(\gen_mux_rd[5].mux_rd_fall2_r_reg[5] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd[5].mux_rd_fall3_r[5]_i_1 
       (.I0(Q[7]),
        .I1(\memory_reg[31][125]_srl32_i_2_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [7]),
        .I3(\rd_mux_sel_r_reg[0] ),
        .I4(in[61]),
        .O(\gen_mux_rd[5].mux_rd_fall3_r_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd[5].mux_rd_rise0_r[5]_i_1 
       (.I0(Q[0]),
        .I1(\memory_reg[31][125]_srl32_i_2_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [0]),
        .I3(\rd_mux_sel_r_reg[0] ),
        .I4(in[5]),
        .O(\gen_mux_rd[5].mux_rd_rise0_r_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd[5].mux_rd_rise1_r[5]_i_1 
       (.I0(Q[2]),
        .I1(\memory_reg[31][125]_srl32_i_2_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [2]),
        .I3(\rd_mux_sel_r_reg[0] ),
        .I4(in[21]),
        .O(\gen_mux_rd[5].mux_rd_rise1_r_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd[5].mux_rd_rise2_r[5]_i_1 
       (.I0(Q[4]),
        .I1(\memory_reg[31][125]_srl32_i_2_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [4]),
        .I3(\rd_mux_sel_r_reg[0] ),
        .I4(in[37]),
        .O(\gen_mux_rd[5].mux_rd_rise2_r_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd[5].mux_rd_rise3_r[5]_i_1 
       (.I0(Q[6]),
        .I1(\memory_reg[31][125]_srl32_i_2_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [6]),
        .I3(\rd_mux_sel_r_reg[0] ),
        .I4(in[53]),
        .O(\gen_mux_rd[5].mux_rd_rise3_r_reg[5] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd[6].mux_rd_fall0_r[6]_i_1 
       (.I0(Q[57]),
        .I1(my_empty[4]),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [57]),
        .I3(\rd_mux_sel_r_reg[0] ),
        .I4(in[14]),
        .O(\gen_mux_rd[6].mux_rd_fall0_r_reg[6] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd[6].mux_rd_fall1_r[6]_i_1 
       (.I0(Q[59]),
        .I1(my_empty[4]),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [59]),
        .I3(\rd_mux_sel_r_reg[0] ),
        .I4(in[30]),
        .O(\gen_mux_rd[6].mux_rd_fall1_r_reg[6] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd[6].mux_rd_fall2_r[6]_i_1 
       (.I0(Q[61]),
        .I1(my_empty[4]),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [61]),
        .I3(\rd_mux_sel_r_reg[0] ),
        .I4(in[46]),
        .O(\gen_mux_rd[6].mux_rd_fall2_r_reg[6] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd[6].mux_rd_fall3_r[6]_i_1 
       (.I0(Q[63]),
        .I1(my_empty[4]),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [63]),
        .I3(\rd_mux_sel_r_reg[0] ),
        .I4(in[62]),
        .O(\gen_mux_rd[6].mux_rd_fall3_r_reg[6] ));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd[6].mux_rd_rise0_r[6]_i_1 
       (.I0(Q[56]),
        .I1(my_empty[4]),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [56]),
        .I3(\rd_mux_sel_r_reg[0] ),
        .I4(in[6]),
        .O(\gen_mux_rd[6].mux_rd_rise0_r_reg[6] ));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd[6].mux_rd_rise1_r[6]_i_1 
       (.I0(Q[58]),
        .I1(my_empty[4]),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [58]),
        .I3(\rd_mux_sel_r_reg[0] ),
        .I4(in[22]),
        .O(\gen_mux_rd[6].mux_rd_rise1_r_reg[6] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd[6].mux_rd_rise2_r[6]_i_1 
       (.I0(Q[60]),
        .I1(my_empty[4]),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [60]),
        .I3(\rd_mux_sel_r_reg[0] ),
        .I4(in[38]),
        .O(\gen_mux_rd[6].mux_rd_rise2_r_reg[6] ));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd[6].mux_rd_rise3_r[6]_i_1 
       (.I0(Q[62]),
        .I1(my_empty[4]),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [62]),
        .I3(\rd_mux_sel_r_reg[0] ),
        .I4(in[54]),
        .O(\gen_mux_rd[6].mux_rd_rise3_r_reg[6] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd[7].mux_rd_fall0_r[7]_i_1 
       (.I0(Q[17]),
        .I1(\memory_reg[31][127]_srl32_i_3_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [17]),
        .I3(\rd_mux_sel_r_reg[0] ),
        .I4(in[15]),
        .O(\gen_mux_rd[7].mux_rd_fall0_r_reg[7] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd[7].mux_rd_fall1_r[7]_i_1 
       (.I0(Q[19]),
        .I1(\memory_reg[31][127]_srl32_i_3_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [19]),
        .I3(\rd_mux_sel_r_reg[0] ),
        .I4(in[31]),
        .O(\gen_mux_rd[7].mux_rd_fall1_r_reg[7] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd[7].mux_rd_fall2_r[7]_i_1 
       (.I0(Q[21]),
        .I1(\memory_reg[31][127]_srl32_i_3_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [21]),
        .I3(\rd_mux_sel_r_reg[0] ),
        .I4(in[47]),
        .O(\gen_mux_rd[7].mux_rd_fall2_r_reg[7] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd[7].mux_rd_fall3_r[7]_i_1 
       (.I0(Q[23]),
        .I1(\memory_reg[31][127]_srl32_i_3_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [23]),
        .I3(\rd_mux_sel_r_reg[0] ),
        .I4(in[63]),
        .O(\gen_mux_rd[7].mux_rd_fall3_r_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd[7].mux_rd_rise0_r[7]_i_1 
       (.I0(Q[16]),
        .I1(\memory_reg[31][127]_srl32_i_3_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [16]),
        .I3(\rd_mux_sel_r_reg[0] ),
        .I4(in[7]),
        .O(\gen_mux_rd[7].mux_rd_rise0_r_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd[7].mux_rd_rise1_r[7]_i_1 
       (.I0(Q[18]),
        .I1(\memory_reg[31][127]_srl32_i_3_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [18]),
        .I3(\rd_mux_sel_r_reg[0] ),
        .I4(in[23]),
        .O(\gen_mux_rd[7].mux_rd_rise1_r_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd[7].mux_rd_rise2_r[7]_i_1 
       (.I0(Q[20]),
        .I1(\memory_reg[31][127]_srl32_i_3_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [20]),
        .I3(\rd_mux_sel_r_reg[0] ),
        .I4(in[39]),
        .O(\gen_mux_rd[7].mux_rd_rise2_r_reg[7] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd[7].mux_rd_rise3_r[7]_i_1 
       (.I0(Q[22]),
        .I1(\memory_reg[31][127]_srl32_i_3_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [22]),
        .I3(\rd_mux_sel_r_reg[0] ),
        .I4(in[55]),
        .O(\gen_mux_rd[7].mux_rd_rise3_r_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall0_r[0]_i_1 
       (.I0(Q[9]),
        .I1(\memory_reg[31][125]_srl32_i_2_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [9]),
        .I3(\po_stg2_wrcal_cnt_reg[0] ),
        .I4(in[8]),
        .O(\gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall0_r_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall1_r[0]_i_1 
       (.I0(Q[11]),
        .I1(\memory_reg[31][125]_srl32_i_2_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [11]),
        .I3(\po_stg2_wrcal_cnt_reg[0] ),
        .I4(in[24]),
        .O(\gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall1_r_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall2_r[0]_i_1 
       (.I0(Q[13]),
        .I1(\memory_reg[31][127]_srl32_i_3_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [13]),
        .I3(\po_stg2_wrcal_cnt_reg[0] ),
        .I4(in[40]),
        .O(\gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall2_r_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall3_r[0]_i_1 
       (.I0(Q[15]),
        .I1(\memory_reg[31][127]_srl32_i_3_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [15]),
        .I3(\po_stg2_wrcal_cnt_reg[0] ),
        .I4(in[56]),
        .O(\gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall3_r_reg[0] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd_div4.gen_mux_rd[0].mux_rd_rise0_r[0]_i_1 
       (.I0(Q[8]),
        .I1(\memory_reg[31][125]_srl32_i_2_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [8]),
        .I3(\po_stg2_wrcal_cnt_reg[0] ),
        .I4(in[0]),
        .O(\gen_mux_rd_div4.gen_mux_rd[0].mux_rd_rise0_r_reg[0] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd_div4.gen_mux_rd[0].mux_rd_rise1_r[0]_i_1 
       (.I0(Q[10]),
        .I1(\memory_reg[31][125]_srl32_i_2_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [10]),
        .I3(\po_stg2_wrcal_cnt_reg[0] ),
        .I4(in[16]),
        .O(\gen_mux_rd_div4.gen_mux_rd[0].mux_rd_rise1_r_reg[0] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd_div4.gen_mux_rd[0].mux_rd_rise3_r[0]_i_1 
       (.I0(Q[14]),
        .I1(\memory_reg[31][127]_srl32_i_3_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [14]),
        .I3(\po_stg2_wrcal_cnt_reg[0] ),
        .I4(in[48]),
        .O(\gen_mux_rd_div4.gen_mux_rd[0].mux_rd_rise3_r_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall0_r[1]_i_1 
       (.I0(Q[41]),
        .I1(\memory_reg[31][122]_srl32_i_2_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [41]),
        .I3(\po_stg2_wrcal_cnt_reg[0] ),
        .I4(in[9]),
        .O(\gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall0_r_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall1_r[1]_i_1 
       (.I0(Q[43]),
        .I1(\memory_reg[31][122]_srl32_i_2_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [43]),
        .I3(\po_stg2_wrcal_cnt_reg[0] ),
        .I4(in[25]),
        .O(\gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall1_r_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall2_r[1]_i_1 
       (.I0(Q[45]),
        .I1(\memory_reg[31][122]_srl32_i_2_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [45]),
        .I3(\po_stg2_wrcal_cnt_reg[0] ),
        .I4(in[41]),
        .O(\gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall2_r_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall3_r[1]_i_1 
       (.I0(Q[47]),
        .I1(\memory_reg[31][122]_srl32_i_2_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [47]),
        .I3(\po_stg2_wrcal_cnt_reg[0] ),
        .I4(in[57]),
        .O(\gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall3_r_reg[1] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise0_r[1]_i_1 
       (.I0(Q[40]),
        .I1(\memory_reg[31][122]_srl32_i_2_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [40]),
        .I3(\po_stg2_wrcal_cnt_reg[0] ),
        .I4(in[1]),
        .O(\gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise0_r_reg[1] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise1_r[1]_i_1 
       (.I0(Q[42]),
        .I1(\memory_reg[31][122]_srl32_i_2_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [42]),
        .I3(\po_stg2_wrcal_cnt_reg[0] ),
        .I4(in[17]),
        .O(\gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise1_r_reg[1] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise2_r[1]_i_1 
       (.I0(Q[44]),
        .I1(\memory_reg[31][122]_srl32_i_2_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [44]),
        .I3(\po_stg2_wrcal_cnt_reg[0] ),
        .I4(in[33]),
        .O(\gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise2_r_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise3_r[1]_i_1 
       (.I0(Q[46]),
        .I1(\memory_reg[31][122]_srl32_i_2_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [46]),
        .I3(\po_stg2_wrcal_cnt_reg[0] ),
        .I4(in[49]),
        .O(\gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise3_r_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall0_r[2]_i_1 
       (.I0(Q[33]),
        .I1(\memory_reg[31][124]_srl32_i_2_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [33]),
        .I3(\po_stg2_wrcal_cnt_reg[0] ),
        .I4(in[10]),
        .O(\gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall0_r_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall1_r[2]_i_1 
       (.I0(Q[35]),
        .I1(\memory_reg[31][124]_srl32_i_2_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [35]),
        .I3(\po_stg2_wrcal_cnt_reg[0] ),
        .I4(in[26]),
        .O(\gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall1_r_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall2_r[2]_i_1 
       (.I0(Q[37]),
        .I1(\memory_reg[31][124]_srl32_i_2_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [37]),
        .I3(\po_stg2_wrcal_cnt_reg[0] ),
        .I4(in[42]),
        .O(\gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall2_r_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall3_r[2]_i_1 
       (.I0(Q[39]),
        .I1(\memory_reg[31][122]_srl32_i_2_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [39]),
        .I3(\po_stg2_wrcal_cnt_reg[0] ),
        .I4(in[58]),
        .O(\gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall3_r_reg[2] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise0_r[2]_i_1 
       (.I0(Q[32]),
        .I1(\memory_reg[31][124]_srl32_i_2_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [32]),
        .I3(\po_stg2_wrcal_cnt_reg[0] ),
        .I4(in[2]),
        .O(\gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise0_r_reg[2] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise1_r[2]_i_1 
       (.I0(Q[34]),
        .I1(\memory_reg[31][124]_srl32_i_2_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [34]),
        .I3(\po_stg2_wrcal_cnt_reg[0] ),
        .I4(in[18]),
        .O(\gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise1_r_reg[2] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise2_r[2]_i_1 
       (.I0(Q[36]),
        .I1(\memory_reg[31][124]_srl32_i_2_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [36]),
        .I3(\po_stg2_wrcal_cnt_reg[0] ),
        .I4(in[34]),
        .O(\gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise2_r_reg[2] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise3_r[2]_i_1 
       (.I0(Q[38]),
        .I1(\memory_reg[31][122]_srl32_i_2_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [38]),
        .I3(\po_stg2_wrcal_cnt_reg[0] ),
        .I4(in[50]),
        .O(\gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise3_r_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall0_r[3]_i_1 
       (.I0(Q[49]),
        .I1(\memory_reg[31][122]_srl32_i_2_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [49]),
        .I3(\po_stg2_wrcal_cnt_reg[0] ),
        .I4(in[11]),
        .O(\gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall0_r_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall1_r[3]_i_1 
       (.I0(Q[51]),
        .I1(my_empty[4]),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [51]),
        .I3(\po_stg2_wrcal_cnt_reg[0] ),
        .I4(in[27]),
        .O(\gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall1_r_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall2_r[3]_i_1 
       (.I0(Q[53]),
        .I1(my_empty[4]),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [53]),
        .I3(\po_stg2_wrcal_cnt_reg[0] ),
        .I4(in[43]),
        .O(\gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall2_r_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall3_r[3]_i_1 
       (.I0(Q[55]),
        .I1(my_empty[4]),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [55]),
        .I3(\po_stg2_wrcal_cnt_reg[0] ),
        .I4(in[59]),
        .O(\gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall3_r_reg[3] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd_div4.gen_mux_rd[3].mux_rd_rise0_r[3]_i_1 
       (.I0(Q[48]),
        .I1(\memory_reg[31][122]_srl32_i_2_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [48]),
        .I3(\po_stg2_wrcal_cnt_reg[0] ),
        .I4(in[3]),
        .O(\gen_mux_rd_div4.gen_mux_rd[3].mux_rd_rise0_r_reg[3] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd_div4.gen_mux_rd[3].mux_rd_rise1_r[3]_i_1 
       (.I0(Q[50]),
        .I1(\memory_reg[31][122]_srl32_i_2_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [50]),
        .I3(\po_stg2_wrcal_cnt_reg[0] ),
        .I4(in[19]),
        .O(\gen_mux_rd_div4.gen_mux_rd[3].mux_rd_rise1_r_reg[3] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd_div4.gen_mux_rd[3].mux_rd_rise2_r[3]_i_1 
       (.I0(Q[52]),
        .I1(my_empty[4]),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [52]),
        .I3(\po_stg2_wrcal_cnt_reg[0] ),
        .I4(in[35]),
        .O(\gen_mux_rd_div4.gen_mux_rd[3].mux_rd_rise2_r_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall0_r[4]_i_1 
       (.I0(Q[25]),
        .I1(\memory_reg[31][124]_srl32_i_2_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [25]),
        .I3(\po_stg2_wrcal_cnt_reg[0] ),
        .I4(in[12]),
        .O(\gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall0_r_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall1_r[4]_i_1 
       (.I0(Q[27]),
        .I1(\memory_reg[31][124]_srl32_i_2_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [27]),
        .I3(\po_stg2_wrcal_cnt_reg[0] ),
        .I4(in[28]),
        .O(\gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall1_r_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall2_r[4]_i_1 
       (.I0(Q[29]),
        .I1(\memory_reg[31][124]_srl32_i_2_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [29]),
        .I3(\po_stg2_wrcal_cnt_reg[0] ),
        .I4(in[44]),
        .O(\gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall2_r_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall3_r[4]_i_1 
       (.I0(Q[31]),
        .I1(\memory_reg[31][124]_srl32_i_2_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [31]),
        .I3(\po_stg2_wrcal_cnt_reg[0] ),
        .I4(in[60]),
        .O(\gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall3_r_reg[4] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd_div4.gen_mux_rd[4].mux_rd_rise0_r[4]_i_1 
       (.I0(Q[24]),
        .I1(\memory_reg[31][127]_srl32_i_3_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [24]),
        .I3(\po_stg2_wrcal_cnt_reg[0] ),
        .I4(in[4]),
        .O(\gen_mux_rd_div4.gen_mux_rd[4].mux_rd_rise0_r_reg[4] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd_div4.gen_mux_rd[4].mux_rd_rise1_r[4]_i_1 
       (.I0(Q[26]),
        .I1(\memory_reg[31][124]_srl32_i_2_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [26]),
        .I3(\po_stg2_wrcal_cnt_reg[0] ),
        .I4(in[20]),
        .O(\gen_mux_rd_div4.gen_mux_rd[4].mux_rd_rise1_r_reg[4] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd_div4.gen_mux_rd[4].mux_rd_rise3_r[4]_i_1 
       (.I0(Q[30]),
        .I1(\memory_reg[31][124]_srl32_i_2_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [30]),
        .I3(\po_stg2_wrcal_cnt_reg[0] ),
        .I4(in[52]),
        .O(\gen_mux_rd_div4.gen_mux_rd[4].mux_rd_rise3_r_reg[4] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall0_r[5]_i_1 
       (.I0(Q[1]),
        .I1(\memory_reg[31][125]_srl32_i_2_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [1]),
        .I3(\po_stg2_wrcal_cnt_reg[0] ),
        .I4(in[13]),
        .O(\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall0_r_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall1_r[5]_i_1 
       (.I0(Q[3]),
        .I1(\memory_reg[31][125]_srl32_i_2_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [3]),
        .I3(\po_stg2_wrcal_cnt_reg[0] ),
        .I4(in[29]),
        .O(\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall1_r_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall2_r[5]_i_1 
       (.I0(Q[5]),
        .I1(\memory_reg[31][125]_srl32_i_2_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [5]),
        .I3(\po_stg2_wrcal_cnt_reg[0] ),
        .I4(in[45]),
        .O(\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall2_r_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall3_r[5]_i_1 
       (.I0(Q[7]),
        .I1(\memory_reg[31][125]_srl32_i_2_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [7]),
        .I3(\po_stg2_wrcal_cnt_reg[0] ),
        .I4(in[61]),
        .O(\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall3_r_reg[5] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise0_r[5]_i_1 
       (.I0(Q[0]),
        .I1(\memory_reg[31][125]_srl32_i_2_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [0]),
        .I3(\po_stg2_wrcal_cnt_reg[0] ),
        .I4(in[5]),
        .O(\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise0_r_reg[5] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise1_r[5]_i_1 
       (.I0(Q[2]),
        .I1(\memory_reg[31][125]_srl32_i_2_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [2]),
        .I3(\po_stg2_wrcal_cnt_reg[0] ),
        .I4(in[21]),
        .O(\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise1_r_reg[5] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise2_r[5]_i_1 
       (.I0(Q[4]),
        .I1(\memory_reg[31][125]_srl32_i_2_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [4]),
        .I3(\po_stg2_wrcal_cnt_reg[0] ),
        .I4(in[37]),
        .O(\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise2_r_reg[5] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise3_r[5]_i_1 
       (.I0(Q[6]),
        .I1(\memory_reg[31][125]_srl32_i_2_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [6]),
        .I3(\po_stg2_wrcal_cnt_reg[0] ),
        .I4(in[53]),
        .O(\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise3_r_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall0_r[6]_i_1 
       (.I0(Q[57]),
        .I1(my_empty[4]),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [57]),
        .I3(\po_stg2_wrcal_cnt_reg[0] ),
        .I4(in[14]),
        .O(\gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall0_r_reg[6] ));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall1_r[6]_i_1 
       (.I0(Q[59]),
        .I1(my_empty[4]),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [59]),
        .I3(\po_stg2_wrcal_cnt_reg[0] ),
        .I4(in[30]),
        .O(\gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall1_r_reg[6] ));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall2_r[6]_i_1 
       (.I0(Q[61]),
        .I1(my_empty[4]),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [61]),
        .I3(\po_stg2_wrcal_cnt_reg[0] ),
        .I4(in[46]),
        .O(\gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall2_r_reg[6] ));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall3_r[6]_i_1 
       (.I0(Q[63]),
        .I1(my_empty[4]),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [63]),
        .I3(\po_stg2_wrcal_cnt_reg[0] ),
        .I4(in[62]),
        .O(\gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall3_r_reg[6] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise0_r[6]_i_1 
       (.I0(Q[56]),
        .I1(my_empty[4]),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [56]),
        .I3(\po_stg2_wrcal_cnt_reg[0] ),
        .I4(in[6]),
        .O(\gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise0_r_reg[6] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise1_r[6]_i_1 
       (.I0(Q[58]),
        .I1(my_empty[4]),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [58]),
        .I3(\po_stg2_wrcal_cnt_reg[0] ),
        .I4(in[22]),
        .O(\gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise1_r_reg[6] ));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise2_r[6]_i_1 
       (.I0(Q[60]),
        .I1(my_empty[4]),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [60]),
        .I3(\po_stg2_wrcal_cnt_reg[0] ),
        .I4(in[38]),
        .O(\gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise2_r_reg[6] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise3_r[6]_i_1 
       (.I0(Q[62]),
        .I1(my_empty[4]),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [62]),
        .I3(\po_stg2_wrcal_cnt_reg[0] ),
        .I4(in[54]),
        .O(\gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise3_r_reg[6] ));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall0_r[7]_i_1 
       (.I0(Q[17]),
        .I1(\memory_reg[31][127]_srl32_i_3_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [17]),
        .I3(\po_stg2_wrcal_cnt_reg[0] ),
        .I4(in[15]),
        .O(\gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall0_r_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall1_r[7]_i_1 
       (.I0(Q[19]),
        .I1(\memory_reg[31][127]_srl32_i_3_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [19]),
        .I3(\po_stg2_wrcal_cnt_reg[0] ),
        .I4(in[31]),
        .O(\gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall1_r_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall2_r[7]_i_1 
       (.I0(Q[21]),
        .I1(\memory_reg[31][127]_srl32_i_3_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [21]),
        .I3(\po_stg2_wrcal_cnt_reg[0] ),
        .I4(in[47]),
        .O(\gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall2_r_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall3_r[7]_i_1 
       (.I0(Q[23]),
        .I1(\memory_reg[31][127]_srl32_i_3_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [23]),
        .I3(\po_stg2_wrcal_cnt_reg[0] ),
        .I4(in[63]),
        .O(\gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall3_r_reg[7] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd_div4.gen_mux_rd[7].mux_rd_rise0_r[7]_i_1 
       (.I0(Q[16]),
        .I1(\memory_reg[31][127]_srl32_i_3_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [16]),
        .I3(\po_stg2_wrcal_cnt_reg[0] ),
        .I4(in[7]),
        .O(\gen_mux_rd_div4.gen_mux_rd[7].mux_rd_rise0_r_reg[7] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd_div4.gen_mux_rd[7].mux_rd_rise1_r[7]_i_1 
       (.I0(Q[18]),
        .I1(\memory_reg[31][127]_srl32_i_3_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [18]),
        .I3(\po_stg2_wrcal_cnt_reg[0] ),
        .I4(in[23]),
        .O(\gen_mux_rd_div4.gen_mux_rd[7].mux_rd_rise1_r_reg[7] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_mux_rd_div4.gen_mux_rd[7].mux_rd_rise2_r[7]_i_1 
       (.I0(Q[20]),
        .I1(\memory_reg[31][127]_srl32_i_3_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [20]),
        .I3(\po_stg2_wrcal_cnt_reg[0] ),
        .I4(in[39]),
        .O(\gen_mux_rd_div4.gen_mux_rd[7].mux_rd_rise2_r_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_sr_div4.gen_sr[0].sr_rise2_r_reg[0][0]_srl2_i_1 
       (.I0(Q[12]),
        .I1(\memory_reg[31][127]_srl32_i_3_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [12]),
        .I3(\po_stg2_wrcal_cnt_reg[0] ),
        .I4(in[32]),
        .O(\gen_pat_match_div4.gen_pat_match[0].pat_match_rise2_r_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_sr_div4.gen_sr[3].sr_rise3_r_reg[3][0]_srl2_i_1 
       (.I0(Q[54]),
        .I1(my_empty[4]),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [54]),
        .I3(\po_stg2_wrcal_cnt_reg[0] ),
        .I4(in[51]),
        .O(\gen_pat_match_div4.gen_pat_match[3].pat_match_rise3_r_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_sr_div4.gen_sr[4].sr_rise2_r_reg[4][0]_srl2_i_1 
       (.I0(Q[28]),
        .I1(\memory_reg[31][124]_srl32_i_2_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [28]),
        .I3(\po_stg2_wrcal_cnt_reg[0] ),
        .I4(in[36]),
        .O(\gen_pat_match_div4.gen_pat_match[4].pat_match_rise2_r_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \gen_sr_div4.gen_sr[7].sr_rise3_r_reg[7][0]_srl2_i_1 
       (.I0(Q[22]),
        .I1(\memory_reg[31][127]_srl32_i_3_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [22]),
        .I3(\po_stg2_wrcal_cnt_reg[0] ),
        .I4(in[55]),
        .O(\gen_pat_match_div4.gen_pat_match[7].pat_match_rise3_r_reg[7] ));
  LUT5 #(
    .INIT(32'h001500D5)) 
    mem_reg_0_3_0_5_i_1
       (.I0(my_empty[2]),
        .I1(\my_empty_reg[4]_0 [1]),
        .I2(if_empty_r_0),
        .I3(\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ),
        .I4(my_full[0]),
        .O(wr_en));
  LUT1 #(
    .INIT(2'h2)) 
    mem_reg_0_3_0_5_i_2
       (.I0(\read_fifo.tail_r_reg[0] ),
        .O(my_empty[2]));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[31][104]_srl32_i_1 
       (.I0(Q[14]),
        .I1(\memory_reg[31][127]_srl32_i_3_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [14]),
        .O(\s_axi_rdata[127] [48]));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[31][105]_srl32_i_1 
       (.I0(Q[46]),
        .I1(\memory_reg[31][122]_srl32_i_2_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [46]),
        .O(\s_axi_rdata[127] [49]));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[31][106]_srl32_i_1 
       (.I0(Q[38]),
        .I1(\memory_reg[31][122]_srl32_i_2_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [38]),
        .O(\s_axi_rdata[127] [50]));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[31][107]_srl32_i_1 
       (.I0(Q[54]),
        .I1(my_empty[4]),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [54]),
        .O(\s_axi_rdata[127] [51]));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[31][108]_srl32_i_1 
       (.I0(Q[30]),
        .I1(\memory_reg[31][124]_srl32_i_2_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [30]),
        .O(\s_axi_rdata[127] [52]));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[31][109]_srl32_i_1 
       (.I0(Q[6]),
        .I1(\memory_reg[31][125]_srl32_i_2_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [6]),
        .O(\s_axi_rdata[127] [53]));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[31][10]_srl32_i_1 
       (.I0(Q[32]),
        .I1(\memory_reg[31][124]_srl32_i_2_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [32]),
        .O(\s_axi_rdata[127] [2]));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[31][110]_srl32_i_1 
       (.I0(Q[62]),
        .I1(my_empty[4]),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [62]),
        .O(\s_axi_rdata[127] [54]));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[31][111]_srl32_i_1 
       (.I0(Q[22]),
        .I1(\memory_reg[31][127]_srl32_i_3_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [22]),
        .O(\s_axi_rdata[127] [55]));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[31][11]_srl32_i_1 
       (.I0(Q[48]),
        .I1(\memory_reg[31][122]_srl32_i_2_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [48]),
        .O(\s_axi_rdata[127] [3]));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[31][120]_srl32_i_1 
       (.I0(Q[15]),
        .I1(\memory_reg[31][127]_srl32_i_3_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [15]),
        .O(\s_axi_rdata[127] [56]));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[31][121]_srl32_i_1 
       (.I0(Q[47]),
        .I1(\memory_reg[31][122]_srl32_i_2_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [47]),
        .O(\s_axi_rdata[127] [57]));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[31][122]_srl32_i_1 
       (.I0(Q[39]),
        .I1(\memory_reg[31][122]_srl32_i_2_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [39]),
        .O(\s_axi_rdata[127] [58]));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  LUT1 #(
    .INIT(2'h2)) 
    \memory_reg[31][122]_srl32_i_2 
       (.I0(\my_empty_reg[4]_rep__0_n_0 ),
        .O(\memory_reg[31][122]_srl32_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[31][123]_srl32_i_1 
       (.I0(Q[55]),
        .I1(my_empty[4]),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [55]),
        .O(\s_axi_rdata[127] [59]));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[31][124]_srl32_i_1 
       (.I0(Q[31]),
        .I1(\memory_reg[31][124]_srl32_i_2_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [31]),
        .O(\s_axi_rdata[127] [60]));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  LUT1 #(
    .INIT(2'h2)) 
    \memory_reg[31][124]_srl32_i_2 
       (.I0(\my_empty_reg[4]_rep__1_n_0 ),
        .O(\memory_reg[31][124]_srl32_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[31][125]_srl32_i_1 
       (.I0(Q[7]),
        .I1(\memory_reg[31][125]_srl32_i_2_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [7]),
        .O(\s_axi_rdata[127] [61]));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  LUT1 #(
    .INIT(2'h2)) 
    \memory_reg[31][125]_srl32_i_2 
       (.I0(\my_empty_reg[4]_rep__3_n_0 ),
        .O(\memory_reg[31][125]_srl32_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[31][126]_srl32_i_1 
       (.I0(Q[63]),
        .I1(my_empty[4]),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [63]),
        .O(\s_axi_rdata[127] [62]));
  LUT1 #(
    .INIT(2'h2)) 
    \memory_reg[31][126]_srl32_i_2 
       (.I0(\my_empty_reg[4]_rep_n_0 ),
        .O(my_empty[4]));
  LUT6 #(
    .INIT(64'h0000000007770000)) 
    \memory_reg[31][127]_srl32_i_1 
       (.I0(\read_fifo.tail_r_reg[0] ),
        .I1(\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ),
        .I2(\my_empty_reg[4]_0 [0]),
        .I3(if_empty_r_0),
        .I4(init_complete_r1_timing_reg),
        .I5(p_0_in),
        .O(rd_data_en));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[31][127]_srl32_i_2 
       (.I0(Q[23]),
        .I1(\memory_reg[31][127]_srl32_i_3_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [23]),
        .O(\s_axi_rdata[127] [63]));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  LUT1 #(
    .INIT(2'h2)) 
    \memory_reg[31][127]_srl32_i_3 
       (.I0(\my_empty_reg[4]_rep__2_n_0 ),
        .O(\memory_reg[31][127]_srl32_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[31][12]_srl32_i_1 
       (.I0(Q[24]),
        .I1(\memory_reg[31][127]_srl32_i_3_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [24]),
        .O(\s_axi_rdata[127] [4]));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[31][13]_srl32_i_1 
       (.I0(Q[0]),
        .I1(\memory_reg[31][125]_srl32_i_2_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [0]),
        .O(\s_axi_rdata[127] [5]));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[31][14]_srl32_i_1 
       (.I0(Q[56]),
        .I1(my_empty[4]),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [56]),
        .O(\s_axi_rdata[127] [6]));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[31][15]_srl32_i_1 
       (.I0(Q[16]),
        .I1(\memory_reg[31][127]_srl32_i_3_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [16]),
        .O(\s_axi_rdata[127] [7]));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[31][24]_srl32_i_1 
       (.I0(Q[9]),
        .I1(\memory_reg[31][125]_srl32_i_2_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [9]),
        .O(\s_axi_rdata[127] [8]));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[31][25]_srl32_i_1 
       (.I0(Q[41]),
        .I1(\memory_reg[31][122]_srl32_i_2_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [41]),
        .O(\s_axi_rdata[127] [9]));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[31][26]_srl32_i_1 
       (.I0(Q[33]),
        .I1(\memory_reg[31][124]_srl32_i_2_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [33]),
        .O(\s_axi_rdata[127] [10]));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[31][27]_srl32_i_1 
       (.I0(Q[49]),
        .I1(\memory_reg[31][122]_srl32_i_2_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [49]),
        .O(\s_axi_rdata[127] [11]));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[31][28]_srl32_i_1 
       (.I0(Q[25]),
        .I1(\memory_reg[31][124]_srl32_i_2_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [25]),
        .O(\s_axi_rdata[127] [12]));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[31][29]_srl32_i_1 
       (.I0(Q[1]),
        .I1(\memory_reg[31][125]_srl32_i_2_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [1]),
        .O(\s_axi_rdata[127] [13]));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[31][30]_srl32_i_1 
       (.I0(Q[57]),
        .I1(my_empty[4]),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [57]),
        .O(\s_axi_rdata[127] [14]));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[31][31]_srl32_i_1 
       (.I0(Q[17]),
        .I1(\memory_reg[31][127]_srl32_i_3_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [17]),
        .O(\s_axi_rdata[127] [15]));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[31][40]_srl32_i_1 
       (.I0(Q[10]),
        .I1(\memory_reg[31][125]_srl32_i_2_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [10]),
        .O(\s_axi_rdata[127] [16]));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[31][41]_srl32_i_1 
       (.I0(Q[42]),
        .I1(\memory_reg[31][122]_srl32_i_2_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [42]),
        .O(\s_axi_rdata[127] [17]));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[31][42]_srl32_i_1 
       (.I0(Q[34]),
        .I1(\memory_reg[31][124]_srl32_i_2_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [34]),
        .O(\s_axi_rdata[127] [18]));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[31][43]_srl32_i_1 
       (.I0(Q[50]),
        .I1(\memory_reg[31][122]_srl32_i_2_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [50]),
        .O(\s_axi_rdata[127] [19]));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[31][44]_srl32_i_1 
       (.I0(Q[26]),
        .I1(\memory_reg[31][124]_srl32_i_2_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [26]),
        .O(\s_axi_rdata[127] [20]));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[31][45]_srl32_i_1 
       (.I0(Q[2]),
        .I1(\memory_reg[31][125]_srl32_i_2_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [2]),
        .O(\s_axi_rdata[127] [21]));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[31][46]_srl32_i_1 
       (.I0(Q[58]),
        .I1(my_empty[4]),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [58]),
        .O(\s_axi_rdata[127] [22]));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[31][47]_srl32_i_1 
       (.I0(Q[18]),
        .I1(\memory_reg[31][127]_srl32_i_3_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [18]),
        .O(\s_axi_rdata[127] [23]));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[31][56]_srl32_i_1 
       (.I0(Q[11]),
        .I1(\memory_reg[31][125]_srl32_i_2_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [11]),
        .O(\s_axi_rdata[127] [24]));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[31][57]_srl32_i_1 
       (.I0(Q[43]),
        .I1(\memory_reg[31][122]_srl32_i_2_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [43]),
        .O(\s_axi_rdata[127] [25]));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[31][58]_srl32_i_1 
       (.I0(Q[35]),
        .I1(\memory_reg[31][124]_srl32_i_2_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [35]),
        .O(\s_axi_rdata[127] [26]));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[31][59]_srl32_i_1 
       (.I0(Q[51]),
        .I1(my_empty[4]),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [51]),
        .O(\s_axi_rdata[127] [27]));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[31][60]_srl32_i_1 
       (.I0(Q[27]),
        .I1(\memory_reg[31][124]_srl32_i_2_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [27]),
        .O(\s_axi_rdata[127] [28]));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[31][61]_srl32_i_1 
       (.I0(Q[3]),
        .I1(\memory_reg[31][125]_srl32_i_2_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [3]),
        .O(\s_axi_rdata[127] [29]));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[31][62]_srl32_i_1 
       (.I0(Q[59]),
        .I1(my_empty[4]),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [59]),
        .O(\s_axi_rdata[127] [30]));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[31][63]_srl32_i_1 
       (.I0(Q[19]),
        .I1(\memory_reg[31][127]_srl32_i_3_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [19]),
        .O(\s_axi_rdata[127] [31]));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[31][72]_srl32_i_1 
       (.I0(Q[12]),
        .I1(\memory_reg[31][127]_srl32_i_3_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [12]),
        .O(\s_axi_rdata[127] [32]));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[31][73]_srl32_i_1 
       (.I0(Q[44]),
        .I1(\memory_reg[31][122]_srl32_i_2_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [44]),
        .O(\s_axi_rdata[127] [33]));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[31][74]_srl32_i_1 
       (.I0(Q[36]),
        .I1(\memory_reg[31][124]_srl32_i_2_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [36]),
        .O(\s_axi_rdata[127] [34]));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[31][75]_srl32_i_1 
       (.I0(Q[52]),
        .I1(my_empty[4]),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [52]),
        .O(\s_axi_rdata[127] [35]));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[31][76]_srl32_i_1 
       (.I0(Q[28]),
        .I1(\memory_reg[31][124]_srl32_i_2_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [28]),
        .O(\s_axi_rdata[127] [36]));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[31][77]_srl32_i_1 
       (.I0(Q[4]),
        .I1(\memory_reg[31][125]_srl32_i_2_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [4]),
        .O(\s_axi_rdata[127] [37]));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[31][78]_srl32_i_1 
       (.I0(Q[60]),
        .I1(my_empty[4]),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [60]),
        .O(\s_axi_rdata[127] [38]));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[31][79]_srl32_i_1 
       (.I0(Q[20]),
        .I1(\memory_reg[31][127]_srl32_i_3_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [20]),
        .O(\s_axi_rdata[127] [39]));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[31][88]_srl32_i_1 
       (.I0(Q[13]),
        .I1(\memory_reg[31][127]_srl32_i_3_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [13]),
        .O(\s_axi_rdata[127] [40]));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[31][89]_srl32_i_1 
       (.I0(Q[45]),
        .I1(\memory_reg[31][122]_srl32_i_2_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [45]),
        .O(\s_axi_rdata[127] [41]));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[31][8]_srl32_i_1 
       (.I0(Q[8]),
        .I1(\memory_reg[31][125]_srl32_i_2_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [8]),
        .O(\s_axi_rdata[127] [0]));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[31][90]_srl32_i_1 
       (.I0(Q[37]),
        .I1(\memory_reg[31][124]_srl32_i_2_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [37]),
        .O(\s_axi_rdata[127] [42]));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[31][91]_srl32_i_1 
       (.I0(Q[53]),
        .I1(my_empty[4]),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [53]),
        .O(\s_axi_rdata[127] [43]));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[31][92]_srl32_i_1 
       (.I0(Q[29]),
        .I1(\memory_reg[31][124]_srl32_i_2_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [29]),
        .O(\s_axi_rdata[127] [44]));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[31][93]_srl32_i_1 
       (.I0(Q[5]),
        .I1(\memory_reg[31][125]_srl32_i_2_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [5]),
        .O(\s_axi_rdata[127] [45]));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[31][94]_srl32_i_1 
       (.I0(Q[61]),
        .I1(my_empty[4]),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [61]),
        .O(\s_axi_rdata[127] [46]));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[31][95]_srl32_i_1 
       (.I0(Q[21]),
        .I1(\memory_reg[31][127]_srl32_i_3_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [21]),
        .O(\s_axi_rdata[127] [47]));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[31][9]_srl32_i_1 
       (.I0(Q[40]),
        .I1(\memory_reg[31][122]_srl32_i_2_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] [40]),
        .O(\s_axi_rdata[127] [1]));
  LUT6 #(
    .INIT(64'h1000000010040404)) 
    \my_empty[4]_i_1 
       (.I0(my_full[1]),
        .I1(\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ),
        .I2(my_empty[1]),
        .I3(\my_empty_reg[4]_0 [1]),
        .I4(if_empty_r_0),
        .I5(\rd_ptr_reg[0]_0 ),
        .O(\my_empty[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h01401004)) 
    \my_empty[4]_i_2__0 
       (.I0(my_empty[1]),
        .I1(\wr_ptr_reg[1]_1 ),
        .I2(rd_ptr[1]),
        .I3(rd_ptr[0]),
        .I4(\wr_ptr_reg[1]_0 ),
        .O(\my_empty[4]_i_2__0_n_0 ));
  (* ORIG_CELL_NAME = "my_empty_reg[4]" *) 
  FDSE \my_empty_reg[4] 
       (.C(sys_rst),
        .CE(\my_empty[4]_i_1_n_0 ),
        .D(\my_empty[4]_i_2__0_n_0 ),
        .Q(\read_fifo.tail_r_reg[0] ),
        .S(ififo_rst));
  (* ORIG_CELL_NAME = "my_empty_reg[4]" *) 
  FDSE \my_empty_reg[4]_rep 
       (.C(sys_rst),
        .CE(\my_empty[4]_i_1_n_0 ),
        .D(\my_empty[4]_i_2__0_n_0 ),
        .Q(\my_empty_reg[4]_rep_n_0 ),
        .S(ififo_rst));
  (* ORIG_CELL_NAME = "my_empty_reg[4]" *) 
  FDSE \my_empty_reg[4]_rep__0 
       (.C(sys_rst),
        .CE(\my_empty[4]_i_1_n_0 ),
        .D(\my_empty[4]_i_2__0_n_0 ),
        .Q(\my_empty_reg[4]_rep__0_n_0 ),
        .S(ififo_rst));
  (* ORIG_CELL_NAME = "my_empty_reg[4]" *) 
  FDSE \my_empty_reg[4]_rep__1 
       (.C(sys_rst),
        .CE(\my_empty[4]_i_1_n_0 ),
        .D(\my_empty[4]_i_2__0_n_0 ),
        .Q(\my_empty_reg[4]_rep__1_n_0 ),
        .S(ififo_rst));
  (* ORIG_CELL_NAME = "my_empty_reg[4]" *) 
  FDSE \my_empty_reg[4]_rep__2 
       (.C(sys_rst),
        .CE(\my_empty[4]_i_1_n_0 ),
        .D(\my_empty[4]_i_2__0_n_0 ),
        .Q(\my_empty_reg[4]_rep__2_n_0 ),
        .S(ififo_rst));
  (* ORIG_CELL_NAME = "my_empty_reg[4]" *) 
  FDSE \my_empty_reg[4]_rep__3 
       (.C(sys_rst),
        .CE(\my_empty[4]_i_1_n_0 ),
        .D(\my_empty[4]_i_2__0_n_0 ),
        .Q(\my_empty_reg[4]_rep__3_n_0 ),
        .S(ififo_rst));
  LUT6 #(
    .INIT(64'hAABAABAAAA8AA8AA)) 
    \my_full[0]_i_1 
       (.I0(my_full[0]),
        .I1(my_empty[1]),
        .I2(\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ),
        .I3(\rd_ptr_timing_reg[1]_1 ),
        .I4(my_full[1]),
        .I5(\my_full[0]_i_2__0_n_0 ),
        .O(\my_full[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h01401004)) 
    \my_full[0]_i_2__0 
       (.I0(my_full[1]),
        .I1(rd_ptr[0]),
        .I2(\wr_ptr_reg[1]_0 ),
        .I3(\wr_ptr_reg[1]_1 ),
        .I4(rd_ptr[1]),
        .O(\my_full[0]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h8889988889888898)) 
    \my_full[1]_i_1 
       (.I0(\my_full[1]_i_2_n_0 ),
        .I1(my_full[1]),
        .I2(rd_ptr[0]),
        .I3(\wr_ptr_reg[1]_0 ),
        .I4(\wr_ptr_reg[1]_1 ),
        .I5(rd_ptr[1]),
        .O(\my_full[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAFFFFFFFFBFBF)) 
    \my_full[1]_i_2 
       (.I0(my_empty[1]),
        .I1(\my_empty_reg[4]_0 [1]),
        .I2(if_empty_r_0),
        .I3(\rd_ptr_reg[0]_0 ),
        .I4(\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ),
        .I5(my_full[1]),
        .O(\my_full[1]_i_2_n_0 ));
  FDRE \my_full_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\my_full[0]_i_1_n_0 ),
        .Q(my_full[0]),
        .R(ififo_rst));
  FDRE \my_full_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\my_full[1]_i_1_n_0 ),
        .Q(my_full[1]),
        .R(ififo_rst));
  LUT6 #(
    .INIT(64'hFFEAEAEA00151515)) 
    \rd_ptr[0]_i_1__0 
       (.I0(my_empty[1]),
        .I1(\my_empty_reg[4]_0 [1]),
        .I2(if_empty_r_0),
        .I3(\rd_ptr_reg[0]_0 ),
        .I4(\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ),
        .I5(rd_ptr[0]),
        .O(\rd_ptr[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFD02)) 
    \rd_ptr[1]_i_1__0 
       (.I0(rd_ptr[0]),
        .I1(\rd_ptr_timing_reg[1]_1 ),
        .I2(my_empty[1]),
        .I3(rd_ptr[1]),
        .O(\rd_ptr[1]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \rd_ptr[1]_i_2 
       (.I0(\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ),
        .I1(\rd_ptr_reg[0]_0 ),
        .I2(if_empty_r_0),
        .I3(\my_empty_reg[4]_0 [1]),
        .O(\rd_ptr_timing_reg[1]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT1 #(
    .INIT(2'h2)) 
    \rd_ptr[1]_i_2__0 
       (.I0(\read_fifo.tail_r_reg[0] ),
        .O(my_empty[1]));
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\rd_ptr[0]_i_1__0_n_0 ),
        .Q(rd_ptr[0]),
        .R(ififo_rst));
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\rd_ptr[1]_i_1__0_n_0 ),
        .Q(rd_ptr[1]),
        .R(ififo_rst));
  LUT4 #(
    .INIT(16'hA8AB)) 
    \rd_ptr_timing[0]_i_1__1 
       (.I0(rd_ptr_timing[0]),
        .I1(my_empty[1]),
        .I2(\rd_ptr_timing_reg[1]_1 ),
        .I3(rd_ptr[0]),
        .O(\rd_ptr_timing[0]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hA8ABABA8)) 
    \rd_ptr_timing[1]_i_1__1 
       (.I0(rd_ptr_timing[1]),
        .I1(my_empty[1]),
        .I2(\rd_ptr_timing_reg[1]_1 ),
        .I3(rd_ptr[1]),
        .I4(rd_ptr[0]),
        .O(\rd_ptr_timing[1]_i_1__1_n_0 ));
  (* KEEP = "yes" *) 
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_timing_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\rd_ptr_timing[0]_i_1__1_n_0 ),
        .Q(rd_ptr_timing[0]),
        .R(ififo_rst));
  (* KEEP = "yes" *) 
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_timing_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\rd_ptr_timing[1]_i_1__1_n_0 ),
        .Q(rd_ptr_timing[1]),
        .R(ififo_rst));
  LUT6 #(
    .INIT(64'h0777000000000000)) 
    \read_fifo.fifo_ram[1].RAM32M0_i_6 
       (.I0(\read_fifo.tail_r_reg[0] ),
        .I1(\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ),
        .I2(\my_empty_reg[4]_0 [0]),
        .I3(if_empty_r_0),
        .I4(init_complete_r1_timing_reg),
        .I5(tail_r),
        .O(\read_fifo.fifo_out_data_r_reg[6] ));
  LUT6 #(
    .INIT(64'hF888FFFF07770000)) 
    \read_fifo.tail_r[0]_i_1 
       (.I0(\read_fifo.tail_r_reg[0] ),
        .I1(\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ),
        .I2(\my_empty_reg[4]_0 [0]),
        .I3(if_empty_r_0),
        .I4(init_complete_r1_timing_reg),
        .I5(tail_r),
        .O(\read_fifo.tail_r_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wr_ptr[0]_i_1__0 
       (.I0(\wr_ptr[1]_i_2_n_0 ),
        .I1(\wr_ptr_reg[1]_1 ),
        .O(\wr_ptr[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT1 #(
    .INIT(2'h2)) 
    \wr_ptr[0]_i_2 
       (.I0(\read_fifo.tail_r_reg[0] ),
        .O(\rd_ptr_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \wr_ptr[1]_i_1__1 
       (.I0(\wr_ptr_reg[1]_1 ),
        .I1(\wr_ptr[1]_i_2_n_0 ),
        .I2(\wr_ptr_reg[1]_0 ),
        .O(\wr_ptr[1]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h03050505)) 
    \wr_ptr[1]_i_2 
       (.I0(my_empty[1]),
        .I1(my_full[1]),
        .I2(\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ),
        .I3(if_empty_r_0),
        .I4(\my_empty_reg[4]_0 [1]),
        .O(\wr_ptr[1]_i_2_n_0 ));
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\wr_ptr[0]_i_1__0_n_0 ),
        .Q(\wr_ptr_reg[1]_1 ),
        .R(ififo_rst));
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\wr_ptr[1]_i_1__1_n_0 ),
        .Q(\wr_ptr_reg[1]_0 ),
        .R(ififo_rst));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_0_ddr_if_post_fifo" *) 
module Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_ddr_if_post_fifo_3
   (out,
    rd_active_r_reg,
    \rd_ptr_reg[0]_0 ,
    \read_fifo.tail_r_reg[1] ,
    \wr_ptr_reg[1]_0 ,
    phy_rddata_en,
    \wr_ptr_reg[1]_1 ,
    in,
    p_1_in,
    ififo_rst,
    sys_rst,
    \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ,
    my_empty,
    if_empty_r_0,
    init_complete_r1_timing_reg,
    \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79]_0 );
  output [1:0]out;
  output rd_active_r_reg;
  output \rd_ptr_reg[0]_0 ;
  output \read_fifo.tail_r_reg[1] ;
  output \wr_ptr_reg[1]_0 ;
  output phy_rddata_en;
  output \wr_ptr_reg[1]_1 ;
  output [63:0]in;
  output p_1_in;
  input ififo_rst;
  input sys_rst;
  input \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ;
  input [1:0]my_empty;
  input [0:0]if_empty_r_0;
  input init_complete_r1_timing_reg;
  input \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 ;
  input [63:0]\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79] ;
  input [63:0]\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79]_0 ;

  wire \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ;
  wire \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 ;
  wire [63:0]\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79] ;
  wire [63:0]\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79]_0 ;
  wire [0:0]if_empty_r_0;
  wire ififo_rst;
  wire [63:0]in;
  wire init_complete_r1_timing_reg;
  wire \memory_reg[31][118]_srl32_i_2_n_0 ;
  wire [1:0]my_empty;
  wire \my_empty[4]_i_1__0_n_0 ;
  wire \my_empty[4]_i_2_n_0 ;
  wire [4:1]my_empty_0;
  wire \my_empty_reg[4]_rep__0_n_0 ;
  wire \my_empty_reg[4]_rep_n_0 ;
  wire [1:0]my_full;
  wire \my_full[0]_i_1__0_n_0 ;
  wire \my_full[0]_i_2_n_0 ;
  wire \my_full[1]_i_1__0_n_0 ;
  wire \my_full[1]_i_2__0_n_0 ;
  wire p_1_in;
  wire phy_rddata_en;
  wire rd_active_r_reg;
  wire [1:0]rd_ptr;
  wire \rd_ptr[0]_i_1_n_0 ;
  wire \rd_ptr[1]_i_1_n_0 ;
  wire \rd_ptr_reg[0]_0 ;
  (* RTL_KEEP = "true" *) (* syn_maxfan = "10" *) wire [1:0]rd_ptr_timing;
  wire \rd_ptr_timing[0]_i_1__0_n_0 ;
  wire \rd_ptr_timing[1]_i_1__0_n_0 ;
  wire \read_fifo.tail_r_reg[1] ;
  wire sys_rst;
  wire \wr_ptr[0]_i_1__4_n_0 ;
  wire \wr_ptr[1]_i_1__0_n_0 ;
  wire \wr_ptr[1]_i_2__0_n_0 ;
  wire \wr_ptr_reg[1]_0 ;
  wire \wr_ptr_reg[1]_1 ;

  assign out[1:0] = rd_ptr_timing;
  LUT5 #(
    .INIT(32'h01113111)) 
    mem_reg_0_3_6_11_i_1
       (.I0(my_empty_0[2]),
        .I1(\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ),
        .I2(my_empty[1]),
        .I3(if_empty_r_0),
        .I4(my_full[0]),
        .O(p_1_in));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT1 #(
    .INIT(2'h2)) 
    mem_reg_0_3_6_11_i_2
       (.I0(rd_active_r_reg),
        .O(my_empty_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[31][0]_srl32_i_1 
       (.I0(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79] [8]),
        .I1(\memory_reg[31][118]_srl32_i_2_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79]_0 [8]),
        .O(in[0]));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[31][100]_srl32_i_1 
       (.I0(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79] [46]),
        .I1(my_empty_0[4]),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79]_0 [46]),
        .O(in[52]));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[31][101]_srl32_i_1 
       (.I0(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79] [62]),
        .I1(my_empty_0[4]),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79]_0 [62]),
        .O(in[53]));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[31][102]_srl32_i_1 
       (.I0(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79] [22]),
        .I1(\memory_reg[31][118]_srl32_i_2_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79]_0 [22]),
        .O(in[54]));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[31][103]_srl32_i_1 
       (.I0(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79] [54]),
        .I1(my_empty_0[4]),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79]_0 [54]),
        .O(in[55]));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[31][112]_srl32_i_1 
       (.I0(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79] [15]),
        .I1(\memory_reg[31][118]_srl32_i_2_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79]_0 [15]),
        .O(in[56]));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[31][113]_srl32_i_1 
       (.I0(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79] [39]),
        .I1(my_empty_0[4]),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79]_0 [39]),
        .O(in[57]));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[31][114]_srl32_i_1 
       (.I0(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79] [7]),
        .I1(\memory_reg[31][118]_srl32_i_2_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79]_0 [7]),
        .O(in[58]));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[31][115]_srl32_i_1 
       (.I0(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79] [31]),
        .I1(\memory_reg[31][118]_srl32_i_2_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79]_0 [31]),
        .O(in[59]));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[31][116]_srl32_i_1 
       (.I0(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79] [47]),
        .I1(my_empty_0[4]),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79]_0 [47]),
        .O(in[60]));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[31][117]_srl32_i_1 
       (.I0(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79] [63]),
        .I1(my_empty_0[4]),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79]_0 [63]),
        .O(in[61]));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[31][118]_srl32_i_1 
       (.I0(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79] [23]),
        .I1(\memory_reg[31][118]_srl32_i_2_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79]_0 [23]),
        .O(in[62]));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  LUT1 #(
    .INIT(2'h2)) 
    \memory_reg[31][118]_srl32_i_2 
       (.I0(\my_empty_reg[4]_rep__0_n_0 ),
        .O(\memory_reg[31][118]_srl32_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[31][119]_srl32_i_1 
       (.I0(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79] [55]),
        .I1(my_empty_0[4]),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79]_0 [55]),
        .O(in[63]));
  LUT1 #(
    .INIT(2'h2)) 
    \memory_reg[31][119]_srl32_i_2 
       (.I0(\my_empty_reg[4]_rep_n_0 ),
        .O(my_empty_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[31][16]_srl32_i_1 
       (.I0(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79] [9]),
        .I1(\memory_reg[31][118]_srl32_i_2_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79]_0 [9]),
        .O(in[8]));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[31][17]_srl32_i_1 
       (.I0(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79] [33]),
        .I1(my_empty_0[4]),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79]_0 [33]),
        .O(in[9]));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[31][18]_srl32_i_1 
       (.I0(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79] [1]),
        .I1(\memory_reg[31][118]_srl32_i_2_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79]_0 [1]),
        .O(in[10]));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[31][19]_srl32_i_1 
       (.I0(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79] [25]),
        .I1(\memory_reg[31][118]_srl32_i_2_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79]_0 [25]),
        .O(in[11]));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[31][1]_srl32_i_1 
       (.I0(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79] [32]),
        .I1(my_empty_0[4]),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79]_0 [32]),
        .O(in[1]));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[31][20]_srl32_i_1 
       (.I0(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79] [41]),
        .I1(my_empty_0[4]),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79]_0 [41]),
        .O(in[12]));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[31][21]_srl32_i_1 
       (.I0(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79] [57]),
        .I1(my_empty_0[4]),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79]_0 [57]),
        .O(in[13]));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[31][22]_srl32_i_1 
       (.I0(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79] [17]),
        .I1(\memory_reg[31][118]_srl32_i_2_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79]_0 [17]),
        .O(in[14]));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[31][23]_srl32_i_1 
       (.I0(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79] [49]),
        .I1(my_empty_0[4]),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79]_0 [49]),
        .O(in[15]));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[31][2]_srl32_i_1 
       (.I0(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79] [0]),
        .I1(\memory_reg[31][118]_srl32_i_2_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79]_0 [0]),
        .O(in[2]));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[31][32]_srl32_i_1 
       (.I0(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79] [10]),
        .I1(\memory_reg[31][118]_srl32_i_2_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79]_0 [10]),
        .O(in[16]));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[31][33]_srl32_i_1 
       (.I0(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79] [34]),
        .I1(my_empty_0[4]),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79]_0 [34]),
        .O(in[17]));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[31][34]_srl32_i_1 
       (.I0(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79] [2]),
        .I1(\memory_reg[31][118]_srl32_i_2_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79]_0 [2]),
        .O(in[18]));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[31][35]_srl32_i_1 
       (.I0(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79] [26]),
        .I1(\memory_reg[31][118]_srl32_i_2_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79]_0 [26]),
        .O(in[19]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[31][36]_srl32_i_1 
       (.I0(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79] [42]),
        .I1(my_empty_0[4]),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79]_0 [42]),
        .O(in[20]));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[31][37]_srl32_i_1 
       (.I0(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79] [58]),
        .I1(my_empty_0[4]),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79]_0 [58]),
        .O(in[21]));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[31][38]_srl32_i_1 
       (.I0(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79] [18]),
        .I1(\memory_reg[31][118]_srl32_i_2_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79]_0 [18]),
        .O(in[22]));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[31][39]_srl32_i_1 
       (.I0(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79] [50]),
        .I1(my_empty_0[4]),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79]_0 [50]),
        .O(in[23]));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[31][3]_srl32_i_1 
       (.I0(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79] [24]),
        .I1(\memory_reg[31][118]_srl32_i_2_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79]_0 [24]),
        .O(in[3]));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[31][48]_srl32_i_1 
       (.I0(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79] [11]),
        .I1(\memory_reg[31][118]_srl32_i_2_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79]_0 [11]),
        .O(in[24]));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[31][49]_srl32_i_1 
       (.I0(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79] [35]),
        .I1(my_empty_0[4]),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79]_0 [35]),
        .O(in[25]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[31][4]_srl32_i_1 
       (.I0(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79] [40]),
        .I1(my_empty_0[4]),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79]_0 [40]),
        .O(in[4]));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[31][50]_srl32_i_1 
       (.I0(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79] [3]),
        .I1(\memory_reg[31][118]_srl32_i_2_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79]_0 [3]),
        .O(in[26]));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[31][51]_srl32_i_1 
       (.I0(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79] [27]),
        .I1(\memory_reg[31][118]_srl32_i_2_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79]_0 [27]),
        .O(in[27]));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[31][52]_srl32_i_1 
       (.I0(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79] [43]),
        .I1(my_empty_0[4]),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79]_0 [43]),
        .O(in[28]));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[31][53]_srl32_i_1 
       (.I0(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79] [59]),
        .I1(my_empty_0[4]),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79]_0 [59]),
        .O(in[29]));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[31][54]_srl32_i_1 
       (.I0(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79] [19]),
        .I1(\memory_reg[31][118]_srl32_i_2_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79]_0 [19]),
        .O(in[30]));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[31][55]_srl32_i_1 
       (.I0(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79] [51]),
        .I1(my_empty_0[4]),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79]_0 [51]),
        .O(in[31]));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[31][5]_srl32_i_1 
       (.I0(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79] [56]),
        .I1(my_empty_0[4]),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79]_0 [56]),
        .O(in[5]));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[31][64]_srl32_i_1 
       (.I0(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79] [12]),
        .I1(\memory_reg[31][118]_srl32_i_2_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79]_0 [12]),
        .O(in[32]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[31][65]_srl32_i_1 
       (.I0(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79] [36]),
        .I1(my_empty_0[4]),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79]_0 [36]),
        .O(in[33]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[31][66]_srl32_i_1 
       (.I0(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79] [4]),
        .I1(\memory_reg[31][118]_srl32_i_2_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79]_0 [4]),
        .O(in[34]));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[31][67]_srl32_i_1 
       (.I0(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79] [28]),
        .I1(\memory_reg[31][118]_srl32_i_2_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79]_0 [28]),
        .O(in[35]));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[31][68]_srl32_i_1 
       (.I0(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79] [44]),
        .I1(my_empty_0[4]),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79]_0 [44]),
        .O(in[36]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[31][69]_srl32_i_1 
       (.I0(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79] [60]),
        .I1(my_empty_0[4]),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79]_0 [60]),
        .O(in[37]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[31][6]_srl32_i_1 
       (.I0(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79] [16]),
        .I1(\memory_reg[31][118]_srl32_i_2_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79]_0 [16]),
        .O(in[6]));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[31][70]_srl32_i_1 
       (.I0(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79] [20]),
        .I1(\memory_reg[31][118]_srl32_i_2_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79]_0 [20]),
        .O(in[38]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[31][71]_srl32_i_1 
       (.I0(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79] [52]),
        .I1(my_empty_0[4]),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79]_0 [52]),
        .O(in[39]));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[31][7]_srl32_i_1 
       (.I0(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79] [48]),
        .I1(my_empty_0[4]),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79]_0 [48]),
        .O(in[7]));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[31][80]_srl32_i_1 
       (.I0(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79] [13]),
        .I1(\memory_reg[31][118]_srl32_i_2_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79]_0 [13]),
        .O(in[40]));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[31][81]_srl32_i_1 
       (.I0(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79] [37]),
        .I1(my_empty_0[4]),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79]_0 [37]),
        .O(in[41]));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[31][82]_srl32_i_1 
       (.I0(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79] [5]),
        .I1(\memory_reg[31][118]_srl32_i_2_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79]_0 [5]),
        .O(in[42]));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[31][83]_srl32_i_1 
       (.I0(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79] [29]),
        .I1(\memory_reg[31][118]_srl32_i_2_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79]_0 [29]),
        .O(in[43]));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[31][84]_srl32_i_1 
       (.I0(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79] [45]),
        .I1(my_empty_0[4]),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79]_0 [45]),
        .O(in[44]));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[31][85]_srl32_i_1 
       (.I0(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79] [61]),
        .I1(my_empty_0[4]),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79]_0 [61]),
        .O(in[45]));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[31][86]_srl32_i_1 
       (.I0(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79] [21]),
        .I1(\memory_reg[31][118]_srl32_i_2_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79]_0 [21]),
        .O(in[46]));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[31][87]_srl32_i_1 
       (.I0(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79] [53]),
        .I1(my_empty_0[4]),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79]_0 [53]),
        .O(in[47]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[31][96]_srl32_i_1 
       (.I0(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79] [14]),
        .I1(\memory_reg[31][118]_srl32_i_2_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79]_0 [14]),
        .O(in[48]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[31][97]_srl32_i_1 
       (.I0(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79] [38]),
        .I1(my_empty_0[4]),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79]_0 [38]),
        .O(in[49]));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[31][98]_srl32_i_1 
       (.I0(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79] [6]),
        .I1(\memory_reg[31][118]_srl32_i_2_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79]_0 [6]),
        .O(in[50]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \memory_reg[31][99]_srl32_i_1 
       (.I0(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79] [30]),
        .I1(\memory_reg[31][118]_srl32_i_2_n_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79]_0 [30]),
        .O(in[51]));
  LUT6 #(
    .INIT(64'h000000000C101010)) 
    \my_empty[4]_i_1__0 
       (.I0(\rd_ptr_reg[0]_0 ),
        .I1(my_empty_0[1]),
        .I2(\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ),
        .I3(my_empty[1]),
        .I4(if_empty_r_0),
        .I5(my_full[1]),
        .O(\my_empty[4]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h01401004)) 
    \my_empty[4]_i_2 
       (.I0(my_empty_0[1]),
        .I1(\wr_ptr_reg[1]_0 ),
        .I2(rd_ptr[1]),
        .I3(rd_ptr[0]),
        .I4(\wr_ptr_reg[1]_1 ),
        .O(\my_empty[4]_i_2_n_0 ));
  (* ORIG_CELL_NAME = "my_empty_reg[4]" *) 
  FDSE \my_empty_reg[4] 
       (.C(sys_rst),
        .CE(\my_empty[4]_i_1__0_n_0 ),
        .D(\my_empty[4]_i_2_n_0 ),
        .Q(rd_active_r_reg),
        .S(ififo_rst));
  (* ORIG_CELL_NAME = "my_empty_reg[4]" *) 
  FDSE \my_empty_reg[4]_rep 
       (.C(sys_rst),
        .CE(\my_empty[4]_i_1__0_n_0 ),
        .D(\my_empty[4]_i_2_n_0 ),
        .Q(\my_empty_reg[4]_rep_n_0 ),
        .S(ififo_rst));
  (* ORIG_CELL_NAME = "my_empty_reg[4]" *) 
  FDSE \my_empty_reg[4]_rep__0 
       (.C(sys_rst),
        .CE(\my_empty[4]_i_1__0_n_0 ),
        .D(\my_empty[4]_i_2_n_0 ),
        .Q(\my_empty_reg[4]_rep__0_n_0 ),
        .S(ififo_rst));
  LUT6 #(
    .INIT(64'hAAAABAAEAAAA8AA2)) 
    \my_full[0]_i_1__0 
       (.I0(my_full[0]),
        .I1(\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 ),
        .I2(\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ),
        .I3(my_full[1]),
        .I4(my_empty_0[1]),
        .I5(\my_full[0]_i_2_n_0 ),
        .O(\my_full[0]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h01401004)) 
    \my_full[0]_i_2 
       (.I0(my_full[1]),
        .I1(rd_ptr[0]),
        .I2(\wr_ptr_reg[1]_1 ),
        .I3(\wr_ptr_reg[1]_0 ),
        .I4(rd_ptr[1]),
        .O(\my_full[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8889988889888898)) 
    \my_full[1]_i_1__0 
       (.I0(\my_full[1]_i_2__0_n_0 ),
        .I1(my_full[1]),
        .I2(rd_ptr[0]),
        .I3(\wr_ptr_reg[1]_1 ),
        .I4(\wr_ptr_reg[1]_0 ),
        .I5(rd_ptr[1]),
        .O(\my_full[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8FFFF77)) 
    \my_full[1]_i_2__0 
       (.I0(if_empty_r_0),
        .I1(my_empty[1]),
        .I2(\rd_ptr_reg[0]_0 ),
        .I3(\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ),
        .I4(my_full[1]),
        .I5(my_empty_0[1]),
        .O(\my_full[1]_i_2__0_n_0 ));
  FDRE \my_full_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\my_full[0]_i_1__0_n_0 ),
        .Q(my_full[0]),
        .R(ififo_rst));
  FDRE \my_full_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\my_full[1]_i_1__0_n_0 ),
        .Q(my_full[1]),
        .R(ififo_rst));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT4 #(
    .INIT(16'h0777)) 
    rd_active_r_i_1
       (.I0(\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ),
        .I1(rd_active_r_reg),
        .I2(if_empty_r_0),
        .I3(my_empty[0]),
        .O(phy_rddata_en));
  LUT6 #(
    .INIT(64'hFFFFF88800000777)) 
    \rd_ptr[0]_i_1 
       (.I0(if_empty_r_0),
        .I1(my_empty[1]),
        .I2(\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ),
        .I3(\rd_ptr_reg[0]_0 ),
        .I4(my_empty_0[1]),
        .I5(rd_ptr[0]),
        .O(\rd_ptr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT1 #(
    .INIT(2'h2)) 
    \rd_ptr[0]_i_2 
       (.I0(rd_active_r_reg),
        .O(\rd_ptr_reg[0]_0 ));
  LUT4 #(
    .INIT(16'hFD02)) 
    \rd_ptr[1]_i_1 
       (.I0(rd_ptr[0]),
        .I1(my_empty_0[1]),
        .I2(\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 ),
        .I3(rd_ptr[1]),
        .O(\rd_ptr[1]_i_1_n_0 ));
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\rd_ptr[0]_i_1_n_0 ),
        .Q(rd_ptr[0]),
        .R(ififo_rst));
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\rd_ptr[1]_i_1_n_0 ),
        .Q(rd_ptr[1]),
        .R(ififo_rst));
  LUT4 #(
    .INIT(16'hFD01)) 
    \rd_ptr_timing[0]_i_1__0 
       (.I0(rd_ptr[0]),
        .I1(my_empty_0[1]),
        .I2(\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 ),
        .I3(rd_ptr_timing[0]),
        .O(\rd_ptr_timing[0]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFF60006)) 
    \rd_ptr_timing[1]_i_1__0 
       (.I0(rd_ptr[1]),
        .I1(rd_ptr[0]),
        .I2(my_empty_0[1]),
        .I3(\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 ),
        .I4(rd_ptr_timing[1]),
        .O(\rd_ptr_timing[1]_i_1__0_n_0 ));
  (* KEEP = "yes" *) 
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_timing_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\rd_ptr_timing[0]_i_1__0_n_0 ),
        .Q(rd_ptr_timing[0]),
        .R(ififo_rst));
  (* KEEP = "yes" *) 
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_timing_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\rd_ptr_timing[1]_i_1__0_n_0 ),
        .Q(rd_ptr_timing[1]),
        .R(ififo_rst));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT5 #(
    .INIT(32'h002A2A2A)) 
    \read_fifo.fifo_ram[1].RAM32M0_i_7 
       (.I0(init_complete_r1_timing_reg),
        .I1(\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ),
        .I2(rd_active_r_reg),
        .I3(if_empty_r_0),
        .I4(my_empty[0]),
        .O(\read_fifo.tail_r_reg[1] ));
  LUT6 #(
    .INIT(64'hFFF8F7F00007080F)) 
    \wr_ptr[0]_i_1__4 
       (.I0(my_empty[1]),
        .I1(if_empty_r_0),
        .I2(\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ),
        .I3(my_empty_0[1]),
        .I4(my_full[1]),
        .I5(\wr_ptr_reg[1]_0 ),
        .O(\wr_ptr[0]_i_1__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \wr_ptr[0]_i_3 
       (.I0(rd_active_r_reg),
        .O(my_empty_0[1]));
  LUT3 #(
    .INIT(8'h78)) 
    \wr_ptr[1]_i_1__0 
       (.I0(\wr_ptr_reg[1]_0 ),
        .I1(\wr_ptr[1]_i_2__0_n_0 ),
        .I2(\wr_ptr_reg[1]_1 ),
        .O(\wr_ptr[1]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h00005333)) 
    \wr_ptr[1]_i_2__0 
       (.I0(my_full[1]),
        .I1(my_empty_0[1]),
        .I2(if_empty_r_0),
        .I3(my_empty[1]),
        .I4(\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ),
        .O(\wr_ptr[1]_i_2__0_n_0 ));
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\wr_ptr[0]_i_1__4_n_0 ),
        .Q(\wr_ptr_reg[1]_0 ),
        .R(ififo_rst));
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\wr_ptr[1]_i_1__0_n_0 ),
        .Q(\wr_ptr_reg[1]_1 ),
        .R(ififo_rst));
endmodule

module Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_ddr_mc_phy
   (out,
    pi_dqs_found_lanes,
    \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ,
    ofifo_rst_reg,
    mem_dqs_out,
    mem_dqs_ts,
    out_dq_2,
    mem_dq_ts,
    out_dm_0,
    out_dq_0,
    out_dq_6,
    out_dq_3,
    out_dq_1,
    out_dq_4,
    out_dq_7,
    out_dq_5,
    \rd_ptr_timing_reg[2] ,
    \rd_ptr_timing_reg[2]_0 ,
    \rd_ptr_timing_reg[2]_1 ,
    \rd_ptr_timing_reg[2]_2 ,
    \rd_ptr_timing_reg[2]_3 ,
    \rd_ptr_timing_reg[2]_4 ,
    \rd_ptr_timing_reg[2]_5 ,
    \rd_ptr_timing_reg[2]_6 ,
    \rd_ptr_timing_reg[1] ,
    \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 ,
    out_dq_13,
    out_dq_8,
    out_dq_15,
    out_dq_12,
    out_dq_10,
    out_dq_9,
    out_dq_11,
    out_dq_14,
    out_dm_1,
    \rd_ptr_timing_reg[2]_7 ,
    \rd_ptr_timing_reg[2]_8 ,
    \rd_ptr_timing_reg[2]_9 ,
    \rd_ptr_timing_reg[2]_10 ,
    phy_mc_ctl_full,
    ref_dll_lock,
    idelay_ld_rst,
    phy_mc_go,
    ddr_ck_out,
    \my_empty_reg[1] ,
    \read_fifo.tail_r_reg[1] ,
    \my_empty_reg[1]_0 ,
    \my_empty_reg[1]_1 ,
    \my_empty_reg[1]_2 ,
    wr_en,
    \wr_ptr_reg[1] ,
    \gen_mux_rd[6].mux_rd_fall3_r_reg[6] ,
    \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall3_r_reg[6] ,
    in,
    \gen_mux_rd[6].mux_rd_rise3_r_reg[6] ,
    \gen_mux_rd[6].mux_rd_fall2_r_reg[6] ,
    \gen_mux_rd[6].mux_rd_rise2_r_reg[6] ,
    \gen_mux_rd[6].mux_rd_fall1_r_reg[6] ,
    \gen_mux_rd[6].mux_rd_rise1_r_reg[6] ,
    \gen_mux_rd[6].mux_rd_fall0_r_reg[6] ,
    \gen_mux_rd[6].mux_rd_rise0_r_reg[6] ,
    \gen_mux_rd[3].mux_rd_fall3_r_reg[3] ,
    \gen_mux_rd[3].mux_rd_rise3_r_reg[3] ,
    \gen_mux_rd[3].mux_rd_fall2_r_reg[3] ,
    \gen_mux_rd[3].mux_rd_rise2_r_reg[3] ,
    \gen_mux_rd[3].mux_rd_fall1_r_reg[3] ,
    \gen_mux_rd[3].mux_rd_rise1_r_reg[3] ,
    \gen_mux_rd[3].mux_rd_fall0_r_reg[3] ,
    \gen_mux_rd[3].mux_rd_rise0_r_reg[3] ,
    \gen_mux_rd[1].mux_rd_fall3_r_reg[1] ,
    \gen_mux_rd[1].mux_rd_rise3_r_reg[1] ,
    \gen_mux_rd[1].mux_rd_fall2_r_reg[1] ,
    \gen_mux_rd[1].mux_rd_rise2_r_reg[1] ,
    \gen_mux_rd[1].mux_rd_fall1_r_reg[1] ,
    \gen_mux_rd[1].mux_rd_rise1_r_reg[1] ,
    \gen_mux_rd[1].mux_rd_fall0_r_reg[1] ,
    \gen_mux_rd[1].mux_rd_rise0_r_reg[1] ,
    \gen_mux_rd[2].mux_rd_fall3_r_reg[2] ,
    \gen_mux_rd[2].mux_rd_rise3_r_reg[2] ,
    \gen_mux_rd[2].mux_rd_fall2_r_reg[2] ,
    \gen_mux_rd[2].mux_rd_rise2_r_reg[2] ,
    \gen_mux_rd[2].mux_rd_fall1_r_reg[2] ,
    \gen_mux_rd[2].mux_rd_rise1_r_reg[2] ,
    \gen_mux_rd[2].mux_rd_fall0_r_reg[2] ,
    \gen_mux_rd[2].mux_rd_rise0_r_reg[2] ,
    \gen_mux_rd[4].mux_rd_fall3_r_reg[4] ,
    \gen_mux_rd[4].mux_rd_rise3_r_reg[4] ,
    \gen_mux_rd[4].mux_rd_fall2_r_reg[4] ,
    \gen_mux_rd[4].mux_rd_rise2_r_reg[4] ,
    \gen_mux_rd[4].mux_rd_fall1_r_reg[4] ,
    \gen_mux_rd[4].mux_rd_rise1_r_reg[4] ,
    \gen_mux_rd[4].mux_rd_fall0_r_reg[4] ,
    \gen_mux_rd[4].mux_rd_rise0_r_reg[4] ,
    \gen_mux_rd[7].mux_rd_fall3_r_reg[7] ,
    \gen_mux_rd[7].mux_rd_rise3_r_reg[7] ,
    \gen_mux_rd[7].mux_rd_fall2_r_reg[7] ,
    \gen_mux_rd[7].mux_rd_rise2_r_reg[7] ,
    \gen_mux_rd[7].mux_rd_fall1_r_reg[7] ,
    \gen_mux_rd[7].mux_rd_rise1_r_reg[7] ,
    \gen_mux_rd[7].mux_rd_fall0_r_reg[7] ,
    \gen_mux_rd[7].mux_rd_rise0_r_reg[7] ,
    \gen_mux_rd[0].mux_rd_fall3_r_reg[0] ,
    \gen_mux_rd[0].mux_rd_rise3_r_reg[0] ,
    \gen_mux_rd[0].mux_rd_fall2_r_reg[0] ,
    \gen_mux_rd[0].mux_rd_rise2_r_reg[0] ,
    \gen_mux_rd[0].mux_rd_fall1_r_reg[0] ,
    \gen_mux_rd[0].mux_rd_rise1_r_reg[0] ,
    \gen_mux_rd[0].mux_rd_fall0_r_reg[0] ,
    \gen_mux_rd[0].mux_rd_rise0_r_reg[0] ,
    \gen_mux_rd[5].mux_rd_fall3_r_reg[5] ,
    \gen_mux_rd[5].mux_rd_rise3_r_reg[5] ,
    \gen_mux_rd[5].mux_rd_fall2_r_reg[5] ,
    \gen_mux_rd[5].mux_rd_rise2_r_reg[5] ,
    \gen_mux_rd[5].mux_rd_fall1_r_reg[5] ,
    \gen_mux_rd[5].mux_rd_rise1_r_reg[5] ,
    \gen_mux_rd[5].mux_rd_fall0_r_reg[5] ,
    \gen_mux_rd[5].mux_rd_rise0_r_reg[5] ,
    store_sr_req_r_reg,
    \pi_rdval_cnt_reg[5] ,
    phy_rddata_en,
    p_128_in,
    rd_data_en,
    \read_fifo.fifo_out_data_r_reg[6] ,
    \read_fifo.tail_r_reg[0] ,
    in0,
    phy_mc_data_full,
    wr_en_2,
    wr_en_3,
    phy_mc_cmd_full,
    wr_en_4,
    \wr_ptr_reg[1]_0 ,
    \wr_ptr_timing_reg[2] ,
    \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall3_r_reg[5] ,
    \wr_ptr_timing_reg[2]_0 ,
    mem_dq_out,
    \wr_ptr_reg[1]_1 ,
    \wr_ptr_reg[1]_2 ,
    \wr_ptr_timing_reg[2]_1 ,
    ddr2_we_n,
    mem_out,
    p_1_in,
    \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall3_r_reg[6]_0 ,
    \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise3_r_reg[6] ,
    \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall2_r_reg[6] ,
    \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise2_r_reg[6] ,
    \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall1_r_reg[6] ,
    \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise1_r_reg[6] ,
    \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall0_r_reg[6] ,
    \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise0_r_reg[6] ,
    \gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall3_r_reg[3] ,
    \gen_pat_match_div4.gen_pat_match[3].pat_match_rise3_r_reg[3] ,
    \gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall2_r_reg[3] ,
    \gen_mux_rd_div4.gen_mux_rd[3].mux_rd_rise2_r_reg[3] ,
    \gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall1_r_reg[3] ,
    \gen_mux_rd_div4.gen_mux_rd[3].mux_rd_rise1_r_reg[3] ,
    \gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall0_r_reg[3] ,
    \gen_mux_rd_div4.gen_mux_rd[3].mux_rd_rise0_r_reg[3] ,
    \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall3_r_reg[1] ,
    \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise3_r_reg[1] ,
    \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall2_r_reg[1] ,
    \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise2_r_reg[1] ,
    \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall1_r_reg[1] ,
    \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise1_r_reg[1] ,
    \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall0_r_reg[1] ,
    \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise0_r_reg[1] ,
    \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall3_r_reg[2] ,
    \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise3_r_reg[2] ,
    \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall2_r_reg[2] ,
    \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise2_r_reg[2] ,
    \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall1_r_reg[2] ,
    \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise1_r_reg[2] ,
    \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall0_r_reg[2] ,
    \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise0_r_reg[2] ,
    \gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall3_r_reg[4] ,
    \gen_mux_rd_div4.gen_mux_rd[4].mux_rd_rise3_r_reg[4] ,
    \gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall2_r_reg[4] ,
    \gen_pat_match_div4.gen_pat_match[4].pat_match_rise2_r_reg[4] ,
    \gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall1_r_reg[4] ,
    \gen_mux_rd_div4.gen_mux_rd[4].mux_rd_rise1_r_reg[4] ,
    \gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall0_r_reg[4] ,
    \gen_mux_rd_div4.gen_mux_rd[4].mux_rd_rise0_r_reg[4] ,
    \gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall3_r_reg[7] ,
    \gen_pat_match_div4.gen_pat_match[7].pat_match_rise3_r_reg[7] ,
    \gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall2_r_reg[7] ,
    \gen_mux_rd_div4.gen_mux_rd[7].mux_rd_rise2_r_reg[7] ,
    \gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall1_r_reg[7] ,
    \gen_mux_rd_div4.gen_mux_rd[7].mux_rd_rise1_r_reg[7] ,
    \gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall0_r_reg[7] ,
    \gen_mux_rd_div4.gen_mux_rd[7].mux_rd_rise0_r_reg[7] ,
    \gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall3_r_reg[0] ,
    \gen_mux_rd_div4.gen_mux_rd[0].mux_rd_rise3_r_reg[0] ,
    \gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall2_r_reg[0] ,
    \gen_pat_match_div4.gen_pat_match[0].pat_match_rise2_r_reg[0] ,
    \gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall1_r_reg[0] ,
    \gen_mux_rd_div4.gen_mux_rd[0].mux_rd_rise1_r_reg[0] ,
    \gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall0_r_reg[0] ,
    \gen_mux_rd_div4.gen_mux_rd[0].mux_rd_rise0_r_reg[0] ,
    \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall3_r_reg[5]_0 ,
    \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise3_r_reg[5] ,
    \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall2_r_reg[5] ,
    \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise2_r_reg[5] ,
    \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall1_r_reg[5] ,
    \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise1_r_reg[5] ,
    \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall0_r_reg[5] ,
    \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise0_r_reg[5] ,
    \gen_byte_sel_div2.calib_in_common_reg ,
    \calib_sel_reg[1] ,
    \gen_byte_sel_div2.calib_in_common_reg_0 ,
    \gen_byte_sel_div2.calib_in_common_reg_1 ,
    freq_refclk,
    mem_refclk,
    mem_dqs_in,
    \gen_byte_sel_div2.calib_in_common_reg_2 ,
    sync_pulse,
    sys_rst,
    COUNTERLOADVAL,
    \gen_byte_sel_div2.calib_in_common_reg_3 ,
    \gen_byte_sel_div2.calib_in_common_reg_4 ,
    \gen_byte_sel_div2.calib_in_common_reg_5 ,
    D1,
    D2,
    D3,
    D4,
    D5,
    D6,
    D7,
    D8,
    D9,
    \gen_byte_sel_div2.calib_in_common_reg_6 ,
    mem_dq_in,
    idelay_inc,
    LD0,
    CLKB0,
    ififo_rst_reg0,
    ofifo_rst_reg0,
    \gen_byte_sel_div2.calib_in_common_reg_7 ,
    \calib_zero_ctrl_reg[0] ,
    \gen_byte_sel_div2.calib_in_common_reg_8 ,
    \gen_byte_sel_div2.calib_in_common_reg_9 ,
    \gen_no_mirror.div_clk_loop[0].phy_address_reg[12] ,
    \gen_no_mirror.div_clk_loop[0].phy_address_reg[2] ,
    \gen_no_mirror.div_clk_loop[0].phy_address_reg[3] ,
    init_calib_complete_reg_rep__5,
    \cmd_pipe_plus.mc_ras_n_reg[2] ,
    \gen_no_mirror.div_clk_loop[0].phy_address_reg[10] ,
    \gen_no_mirror.div_clk_loop[0].phy_bank_reg[0] ,
    \gen_no_mirror.div_clk_loop[0].phy_address_reg[1] ,
    \gen_no_mirror.div_clk_loop[0].phy_address_reg[5] ,
    \gen_no_mirror.div_clk_loop[0].phy_address_reg[9] ,
    \gen_byte_sel_div2.calib_in_common_reg_10 ,
    \calib_sel_reg[1]_0 ,
    \gen_byte_sel_div2.calib_in_common_reg_11 ,
    \gen_byte_sel_div2.calib_in_common_reg_12 ,
    \gen_byte_sel_div2.calib_in_common_reg_13 ,
    \calib_zero_inputs_reg[0] ,
    \gen_byte_sel_div2.calib_in_common_reg_14 ,
    \gen_byte_sel_div2.calib_in_common_reg_15 ,
    \gen_byte_sel_div2.calib_in_common_reg_16 ,
    D0,
    \write_buffer.wr_buf_out_data_reg[120] ,
    \write_buffer.wr_buf_out_data_reg[127] ,
    \write_buffer.wr_buf_out_data_reg[124] ,
    \write_buffer.wr_buf_out_data_reg[122] ,
    \write_buffer.wr_buf_out_data_reg[121] ,
    \write_buffer.wr_buf_out_data_reg[123] ,
    \write_buffer.wr_buf_out_data_reg[126] ,
    init_calib_complete_reg_rep__5_0,
    \gen_byte_sel_div2.calib_in_common_reg_17 ,
    LD0_0,
    CLKB0_5,
    ififo_rst_reg0_1,
    ofifo_rst_reg0_2,
    phy_ctl_wr_i2,
    pll_locked,
    phy_read_calib,
    rstdiv0_sync_r1_reg_rep,
    Q,
    RST0,
    SR,
    \gen_no_mirror.div_clk_loop[0].phy_address_reg[8] ,
    \gen_no_mirror.div_clk_loop[0].phy_address_reg[11] ,
    \gen_no_mirror.div_clk_loop[0].phy_address_reg[6] ,
    \gen_no_mirror.div_clk_loop[0].phy_address_reg[7] ,
    \cmd_pipe_plus.mc_we_n_reg[0] ,
    \cmd_pipe_plus.mc_cas_n_reg[0] ,
    \cmd_pipe_plus.mc_cke_reg[3] ,
    \cmd_pipe_plus.mc_cas_n_reg[0]_0 ,
    mux_wrdata_en,
    mux_cmd_wren,
    init_complete_r1_timing_reg,
    mc_wrdata_en,
    init_calib_complete_reg_rep__8,
    calib_wrdata_en,
    \rd_ptr_reg[3] ,
    init_calib_complete_reg_rep__4,
    calib_cmd_wren,
    \rd_ptr_reg[3]_0 ,
    \rd_ptr_reg[3]_1 ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] ,
    \rd_mux_sel_r_reg[0] ,
    cnt_pwron_cke_done_r,
    p_0_in,
    tail_r,
    init_calib_complete_reg_rep__7,
    init_calib_complete_reg_rep__5_1,
    init_calib_complete_reg_rep__9,
    mc_we_n,
    mc_cs_n,
    mc_ras_n,
    mc_cas_n,
    phy_dout,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79] ,
    calib_sel,
    \po_stg2_wrcal_cnt_reg[0] );
  output [1:0]out;
  output [1:0]pi_dqs_found_lanes;
  output \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ;
  output ofifo_rst_reg;
  output [1:0]mem_dqs_out;
  output [1:0]mem_dqs_ts;
  output out_dq_2;
  output [17:0]mem_dq_ts;
  output out_dm_0;
  output out_dq_0;
  output out_dq_6;
  output out_dq_3;
  output out_dq_1;
  output out_dq_4;
  output out_dq_7;
  output out_dq_5;
  output \rd_ptr_timing_reg[2] ;
  output \rd_ptr_timing_reg[2]_0 ;
  output \rd_ptr_timing_reg[2]_1 ;
  output \rd_ptr_timing_reg[2]_2 ;
  output \rd_ptr_timing_reg[2]_3 ;
  output \rd_ptr_timing_reg[2]_4 ;
  output \rd_ptr_timing_reg[2]_5 ;
  output \rd_ptr_timing_reg[2]_6 ;
  output [1:0]\rd_ptr_timing_reg[1] ;
  output \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 ;
  output out_dq_13;
  output out_dq_8;
  output out_dq_15;
  output out_dq_12;
  output out_dq_10;
  output out_dq_9;
  output out_dq_11;
  output out_dq_14;
  output out_dm_1;
  output \rd_ptr_timing_reg[2]_7 ;
  output \rd_ptr_timing_reg[2]_8 ;
  output \rd_ptr_timing_reg[2]_9 ;
  output \rd_ptr_timing_reg[2]_10 ;
  output phy_mc_ctl_full;
  output ref_dll_lock;
  output idelay_ld_rst;
  output phy_mc_go;
  output [1:0]ddr_ck_out;
  output \my_empty_reg[1] ;
  output \read_fifo.tail_r_reg[1] ;
  output \my_empty_reg[1]_0 ;
  output \my_empty_reg[1]_1 ;
  output \my_empty_reg[1]_2 ;
  output wr_en;
  output \wr_ptr_reg[1] ;
  output \gen_mux_rd[6].mux_rd_fall3_r_reg[6] ;
  output [65:0]\gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall3_r_reg[6] ;
  output [127:0]in;
  output \gen_mux_rd[6].mux_rd_rise3_r_reg[6] ;
  output \gen_mux_rd[6].mux_rd_fall2_r_reg[6] ;
  output \gen_mux_rd[6].mux_rd_rise2_r_reg[6] ;
  output \gen_mux_rd[6].mux_rd_fall1_r_reg[6] ;
  output \gen_mux_rd[6].mux_rd_rise1_r_reg[6] ;
  output \gen_mux_rd[6].mux_rd_fall0_r_reg[6] ;
  output \gen_mux_rd[6].mux_rd_rise0_r_reg[6] ;
  output \gen_mux_rd[3].mux_rd_fall3_r_reg[3] ;
  output \gen_mux_rd[3].mux_rd_rise3_r_reg[3] ;
  output \gen_mux_rd[3].mux_rd_fall2_r_reg[3] ;
  output \gen_mux_rd[3].mux_rd_rise2_r_reg[3] ;
  output \gen_mux_rd[3].mux_rd_fall1_r_reg[3] ;
  output \gen_mux_rd[3].mux_rd_rise1_r_reg[3] ;
  output \gen_mux_rd[3].mux_rd_fall0_r_reg[3] ;
  output \gen_mux_rd[3].mux_rd_rise0_r_reg[3] ;
  output \gen_mux_rd[1].mux_rd_fall3_r_reg[1] ;
  output \gen_mux_rd[1].mux_rd_rise3_r_reg[1] ;
  output \gen_mux_rd[1].mux_rd_fall2_r_reg[1] ;
  output \gen_mux_rd[1].mux_rd_rise2_r_reg[1] ;
  output \gen_mux_rd[1].mux_rd_fall1_r_reg[1] ;
  output \gen_mux_rd[1].mux_rd_rise1_r_reg[1] ;
  output \gen_mux_rd[1].mux_rd_fall0_r_reg[1] ;
  output \gen_mux_rd[1].mux_rd_rise0_r_reg[1] ;
  output \gen_mux_rd[2].mux_rd_fall3_r_reg[2] ;
  output \gen_mux_rd[2].mux_rd_rise3_r_reg[2] ;
  output \gen_mux_rd[2].mux_rd_fall2_r_reg[2] ;
  output \gen_mux_rd[2].mux_rd_rise2_r_reg[2] ;
  output \gen_mux_rd[2].mux_rd_fall1_r_reg[2] ;
  output \gen_mux_rd[2].mux_rd_rise1_r_reg[2] ;
  output \gen_mux_rd[2].mux_rd_fall0_r_reg[2] ;
  output \gen_mux_rd[2].mux_rd_rise0_r_reg[2] ;
  output \gen_mux_rd[4].mux_rd_fall3_r_reg[4] ;
  output \gen_mux_rd[4].mux_rd_rise3_r_reg[4] ;
  output \gen_mux_rd[4].mux_rd_fall2_r_reg[4] ;
  output \gen_mux_rd[4].mux_rd_rise2_r_reg[4] ;
  output \gen_mux_rd[4].mux_rd_fall1_r_reg[4] ;
  output \gen_mux_rd[4].mux_rd_rise1_r_reg[4] ;
  output \gen_mux_rd[4].mux_rd_fall0_r_reg[4] ;
  output \gen_mux_rd[4].mux_rd_rise0_r_reg[4] ;
  output \gen_mux_rd[7].mux_rd_fall3_r_reg[7] ;
  output \gen_mux_rd[7].mux_rd_rise3_r_reg[7] ;
  output \gen_mux_rd[7].mux_rd_fall2_r_reg[7] ;
  output \gen_mux_rd[7].mux_rd_rise2_r_reg[7] ;
  output \gen_mux_rd[7].mux_rd_fall1_r_reg[7] ;
  output \gen_mux_rd[7].mux_rd_rise1_r_reg[7] ;
  output \gen_mux_rd[7].mux_rd_fall0_r_reg[7] ;
  output \gen_mux_rd[7].mux_rd_rise0_r_reg[7] ;
  output \gen_mux_rd[0].mux_rd_fall3_r_reg[0] ;
  output \gen_mux_rd[0].mux_rd_rise3_r_reg[0] ;
  output \gen_mux_rd[0].mux_rd_fall2_r_reg[0] ;
  output \gen_mux_rd[0].mux_rd_rise2_r_reg[0] ;
  output \gen_mux_rd[0].mux_rd_fall1_r_reg[0] ;
  output \gen_mux_rd[0].mux_rd_rise1_r_reg[0] ;
  output \gen_mux_rd[0].mux_rd_fall0_r_reg[0] ;
  output \gen_mux_rd[0].mux_rd_rise0_r_reg[0] ;
  output \gen_mux_rd[5].mux_rd_fall3_r_reg[5] ;
  output \gen_mux_rd[5].mux_rd_rise3_r_reg[5] ;
  output \gen_mux_rd[5].mux_rd_fall2_r_reg[5] ;
  output \gen_mux_rd[5].mux_rd_rise2_r_reg[5] ;
  output \gen_mux_rd[5].mux_rd_fall1_r_reg[5] ;
  output \gen_mux_rd[5].mux_rd_rise1_r_reg[5] ;
  output \gen_mux_rd[5].mux_rd_fall0_r_reg[5] ;
  output \gen_mux_rd[5].mux_rd_rise0_r_reg[5] ;
  output store_sr_req_r_reg;
  output [5:0]\pi_rdval_cnt_reg[5] ;
  output phy_rddata_en;
  output p_128_in;
  output rd_data_en;
  output \read_fifo.fifo_out_data_r_reg[6] ;
  output \read_fifo.tail_r_reg[0] ;
  output in0;
  output phy_mc_data_full;
  output wr_en_2;
  output wr_en_3;
  output phy_mc_cmd_full;
  output wr_en_4;
  output \wr_ptr_reg[1]_0 ;
  output [3:0]\wr_ptr_timing_reg[2] ;
  output [67:0]\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall3_r_reg[5] ;
  output [3:0]\wr_ptr_timing_reg[2]_0 ;
  output [11:0]mem_dq_out;
  output \wr_ptr_reg[1]_1 ;
  output \wr_ptr_reg[1]_2 ;
  output [3:0]\wr_ptr_timing_reg[2]_1 ;
  output [9:0]ddr2_we_n;
  output [30:0]mem_out;
  output p_1_in;
  output \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall3_r_reg[6]_0 ;
  output \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise3_r_reg[6] ;
  output \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall2_r_reg[6] ;
  output \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise2_r_reg[6] ;
  output \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall1_r_reg[6] ;
  output \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise1_r_reg[6] ;
  output \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall0_r_reg[6] ;
  output \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise0_r_reg[6] ;
  output \gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall3_r_reg[3] ;
  output \gen_pat_match_div4.gen_pat_match[3].pat_match_rise3_r_reg[3] ;
  output \gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall2_r_reg[3] ;
  output \gen_mux_rd_div4.gen_mux_rd[3].mux_rd_rise2_r_reg[3] ;
  output \gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall1_r_reg[3] ;
  output \gen_mux_rd_div4.gen_mux_rd[3].mux_rd_rise1_r_reg[3] ;
  output \gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall0_r_reg[3] ;
  output \gen_mux_rd_div4.gen_mux_rd[3].mux_rd_rise0_r_reg[3] ;
  output \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall3_r_reg[1] ;
  output \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise3_r_reg[1] ;
  output \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall2_r_reg[1] ;
  output \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise2_r_reg[1] ;
  output \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall1_r_reg[1] ;
  output \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise1_r_reg[1] ;
  output \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall0_r_reg[1] ;
  output \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise0_r_reg[1] ;
  output \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall3_r_reg[2] ;
  output \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise3_r_reg[2] ;
  output \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall2_r_reg[2] ;
  output \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise2_r_reg[2] ;
  output \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall1_r_reg[2] ;
  output \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise1_r_reg[2] ;
  output \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall0_r_reg[2] ;
  output \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise0_r_reg[2] ;
  output \gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall3_r_reg[4] ;
  output \gen_mux_rd_div4.gen_mux_rd[4].mux_rd_rise3_r_reg[4] ;
  output \gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall2_r_reg[4] ;
  output \gen_pat_match_div4.gen_pat_match[4].pat_match_rise2_r_reg[4] ;
  output \gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall1_r_reg[4] ;
  output \gen_mux_rd_div4.gen_mux_rd[4].mux_rd_rise1_r_reg[4] ;
  output \gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall0_r_reg[4] ;
  output \gen_mux_rd_div4.gen_mux_rd[4].mux_rd_rise0_r_reg[4] ;
  output \gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall3_r_reg[7] ;
  output \gen_pat_match_div4.gen_pat_match[7].pat_match_rise3_r_reg[7] ;
  output \gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall2_r_reg[7] ;
  output \gen_mux_rd_div4.gen_mux_rd[7].mux_rd_rise2_r_reg[7] ;
  output \gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall1_r_reg[7] ;
  output \gen_mux_rd_div4.gen_mux_rd[7].mux_rd_rise1_r_reg[7] ;
  output \gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall0_r_reg[7] ;
  output \gen_mux_rd_div4.gen_mux_rd[7].mux_rd_rise0_r_reg[7] ;
  output \gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall3_r_reg[0] ;
  output \gen_mux_rd_div4.gen_mux_rd[0].mux_rd_rise3_r_reg[0] ;
  output \gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall2_r_reg[0] ;
  output \gen_pat_match_div4.gen_pat_match[0].pat_match_rise2_r_reg[0] ;
  output \gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall1_r_reg[0] ;
  output \gen_mux_rd_div4.gen_mux_rd[0].mux_rd_rise1_r_reg[0] ;
  output \gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall0_r_reg[0] ;
  output \gen_mux_rd_div4.gen_mux_rd[0].mux_rd_rise0_r_reg[0] ;
  output \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall3_r_reg[5]_0 ;
  output \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise3_r_reg[5] ;
  output \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall2_r_reg[5] ;
  output \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise2_r_reg[5] ;
  output \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall1_r_reg[5] ;
  output \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise1_r_reg[5] ;
  output \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall0_r_reg[5] ;
  output \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise0_r_reg[5] ;
  input \gen_byte_sel_div2.calib_in_common_reg ;
  input \calib_sel_reg[1] ;
  input \gen_byte_sel_div2.calib_in_common_reg_0 ;
  input \gen_byte_sel_div2.calib_in_common_reg_1 ;
  input freq_refclk;
  input mem_refclk;
  input [1:0]mem_dqs_in;
  input \gen_byte_sel_div2.calib_in_common_reg_2 ;
  input sync_pulse;
  input sys_rst;
  input [5:0]COUNTERLOADVAL;
  input \gen_byte_sel_div2.calib_in_common_reg_3 ;
  input \gen_byte_sel_div2.calib_in_common_reg_4 ;
  input \gen_byte_sel_div2.calib_in_common_reg_5 ;
  input [7:0]D1;
  input [7:0]D2;
  input [7:0]D3;
  input [7:0]D4;
  input [7:0]D5;
  input [7:0]D6;
  input [7:0]D7;
  input [7:0]D8;
  input [7:0]D9;
  input \gen_byte_sel_div2.calib_in_common_reg_6 ;
  input [15:0]mem_dq_in;
  input idelay_inc;
  input LD0;
  input CLKB0;
  input ififo_rst_reg0;
  input ofifo_rst_reg0;
  input \gen_byte_sel_div2.calib_in_common_reg_7 ;
  input \calib_zero_ctrl_reg[0] ;
  input \gen_byte_sel_div2.calib_in_common_reg_8 ;
  input \gen_byte_sel_div2.calib_in_common_reg_9 ;
  input [3:0]\gen_no_mirror.div_clk_loop[0].phy_address_reg[12] ;
  input [3:0]\gen_no_mirror.div_clk_loop[0].phy_address_reg[2] ;
  input [3:0]\gen_no_mirror.div_clk_loop[0].phy_address_reg[3] ;
  input [3:0]init_calib_complete_reg_rep__5;
  input [2:0]\cmd_pipe_plus.mc_ras_n_reg[2] ;
  input [7:0]\gen_no_mirror.div_clk_loop[0].phy_address_reg[10] ;
  input [7:0]\gen_no_mirror.div_clk_loop[0].phy_bank_reg[0] ;
  input [3:0]\gen_no_mirror.div_clk_loop[0].phy_address_reg[1] ;
  input [3:0]\gen_no_mirror.div_clk_loop[0].phy_address_reg[5] ;
  input [3:0]\gen_no_mirror.div_clk_loop[0].phy_address_reg[9] ;
  input \gen_byte_sel_div2.calib_in_common_reg_10 ;
  input \calib_sel_reg[1]_0 ;
  input \gen_byte_sel_div2.calib_in_common_reg_11 ;
  input \gen_byte_sel_div2.calib_in_common_reg_12 ;
  input \gen_byte_sel_div2.calib_in_common_reg_13 ;
  input [5:0]\calib_zero_inputs_reg[0] ;
  input \gen_byte_sel_div2.calib_in_common_reg_14 ;
  input \gen_byte_sel_div2.calib_in_common_reg_15 ;
  input \gen_byte_sel_div2.calib_in_common_reg_16 ;
  input [7:0]D0;
  input [7:0]\write_buffer.wr_buf_out_data_reg[120] ;
  input [7:0]\write_buffer.wr_buf_out_data_reg[127] ;
  input [7:0]\write_buffer.wr_buf_out_data_reg[124] ;
  input [7:0]\write_buffer.wr_buf_out_data_reg[122] ;
  input [7:0]\write_buffer.wr_buf_out_data_reg[121] ;
  input [7:0]\write_buffer.wr_buf_out_data_reg[123] ;
  input [7:0]\write_buffer.wr_buf_out_data_reg[126] ;
  input [7:0]init_calib_complete_reg_rep__5_0;
  input \gen_byte_sel_div2.calib_in_common_reg_17 ;
  input LD0_0;
  input CLKB0_5;
  input ififo_rst_reg0_1;
  input ofifo_rst_reg0_2;
  input phy_ctl_wr_i2;
  input pll_locked;
  input phy_read_calib;
  input rstdiv0_sync_r1_reg_rep;
  input [10:0]Q;
  input RST0;
  input [0:0]SR;
  input [3:0]\gen_no_mirror.div_clk_loop[0].phy_address_reg[8] ;
  input [3:0]\gen_no_mirror.div_clk_loop[0].phy_address_reg[11] ;
  input [3:0]\gen_no_mirror.div_clk_loop[0].phy_address_reg[6] ;
  input [7:0]\gen_no_mirror.div_clk_loop[0].phy_address_reg[7] ;
  input [4:0]\cmd_pipe_plus.mc_we_n_reg[0] ;
  input [0:0]\cmd_pipe_plus.mc_cas_n_reg[0] ;
  input [3:0]\cmd_pipe_plus.mc_cke_reg[3] ;
  input [0:0]\cmd_pipe_plus.mc_cas_n_reg[0]_0 ;
  input mux_wrdata_en;
  input mux_cmd_wren;
  input init_complete_r1_timing_reg;
  input mc_wrdata_en;
  input init_calib_complete_reg_rep__8;
  input calib_wrdata_en;
  input [32:0]\rd_ptr_reg[3] ;
  input init_calib_complete_reg_rep__4;
  input calib_cmd_wren;
  input [7:0]\rd_ptr_reg[3]_0 ;
  input [7:0]\rd_ptr_reg[3]_1 ;
  input [63:0]\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] ;
  input \rd_mux_sel_r_reg[0] ;
  input cnt_pwron_cke_done_r;
  input p_0_in;
  input [0:0]tail_r;
  input init_calib_complete_reg_rep__7;
  input init_calib_complete_reg_rep__5_1;
  input init_calib_complete_reg_rep__9;
  input [1:0]mc_we_n;
  input [0:0]mc_cs_n;
  input [0:0]mc_ras_n;
  input [1:0]mc_cas_n;
  input [31:0]phy_dout;
  input [63:0]\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79] ;
  input [0:0]calib_sel;
  input [0:0]\po_stg2_wrcal_cnt_reg[0] ;

  wire CLKB0;
  wire CLKB0_5;
  wire [5:0]COUNTERLOADVAL;
  wire [7:0]D0;
  wire [7:0]D1;
  wire [7:0]D2;
  wire [7:0]D3;
  wire [7:0]D4;
  wire [7:0]D5;
  wire [7:0]D6;
  wire [7:0]D7;
  wire [7:0]D8;
  wire [7:0]D9;
  wire LD0;
  wire LD0_0;
  wire [10:0]Q;
  wire RST0;
  wire [0:0]SR;
  wire calib_cmd_wren;
  wire [0:0]calib_sel;
  wire \calib_sel_reg[1] ;
  wire \calib_sel_reg[1]_0 ;
  wire calib_wrdata_en;
  wire \calib_zero_ctrl_reg[0] ;
  wire [5:0]\calib_zero_inputs_reg[0] ;
  wire [0:0]\cmd_pipe_plus.mc_cas_n_reg[0] ;
  wire [0:0]\cmd_pipe_plus.mc_cas_n_reg[0]_0 ;
  wire [3:0]\cmd_pipe_plus.mc_cke_reg[3] ;
  wire [2:0]\cmd_pipe_plus.mc_ras_n_reg[2] ;
  wire [4:0]\cmd_pipe_plus.mc_we_n_reg[0] ;
  wire cnt_pwron_cke_done_r;
  wire [9:0]ddr2_we_n;
  wire [1:0]ddr_ck_out;
  wire \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ;
  wire \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 ;
  wire [63:0]\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] ;
  wire [63:0]\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79] ;
  wire freq_refclk;
  wire \gen_byte_sel_div2.calib_in_common_reg ;
  wire \gen_byte_sel_div2.calib_in_common_reg_0 ;
  wire \gen_byte_sel_div2.calib_in_common_reg_1 ;
  wire \gen_byte_sel_div2.calib_in_common_reg_10 ;
  wire \gen_byte_sel_div2.calib_in_common_reg_11 ;
  wire \gen_byte_sel_div2.calib_in_common_reg_12 ;
  wire \gen_byte_sel_div2.calib_in_common_reg_13 ;
  wire \gen_byte_sel_div2.calib_in_common_reg_14 ;
  wire \gen_byte_sel_div2.calib_in_common_reg_15 ;
  wire \gen_byte_sel_div2.calib_in_common_reg_16 ;
  wire \gen_byte_sel_div2.calib_in_common_reg_17 ;
  wire \gen_byte_sel_div2.calib_in_common_reg_2 ;
  wire \gen_byte_sel_div2.calib_in_common_reg_3 ;
  wire \gen_byte_sel_div2.calib_in_common_reg_4 ;
  wire \gen_byte_sel_div2.calib_in_common_reg_5 ;
  wire \gen_byte_sel_div2.calib_in_common_reg_6 ;
  wire \gen_byte_sel_div2.calib_in_common_reg_7 ;
  wire \gen_byte_sel_div2.calib_in_common_reg_8 ;
  wire \gen_byte_sel_div2.calib_in_common_reg_9 ;
  wire \gen_mux_rd[0].mux_rd_fall0_r_reg[0] ;
  wire \gen_mux_rd[0].mux_rd_fall1_r_reg[0] ;
  wire \gen_mux_rd[0].mux_rd_fall2_r_reg[0] ;
  wire \gen_mux_rd[0].mux_rd_fall3_r_reg[0] ;
  wire \gen_mux_rd[0].mux_rd_rise0_r_reg[0] ;
  wire \gen_mux_rd[0].mux_rd_rise1_r_reg[0] ;
  wire \gen_mux_rd[0].mux_rd_rise2_r_reg[0] ;
  wire \gen_mux_rd[0].mux_rd_rise3_r_reg[0] ;
  wire \gen_mux_rd[1].mux_rd_fall0_r_reg[1] ;
  wire \gen_mux_rd[1].mux_rd_fall1_r_reg[1] ;
  wire \gen_mux_rd[1].mux_rd_fall2_r_reg[1] ;
  wire \gen_mux_rd[1].mux_rd_fall3_r_reg[1] ;
  wire \gen_mux_rd[1].mux_rd_rise0_r_reg[1] ;
  wire \gen_mux_rd[1].mux_rd_rise1_r_reg[1] ;
  wire \gen_mux_rd[1].mux_rd_rise2_r_reg[1] ;
  wire \gen_mux_rd[1].mux_rd_rise3_r_reg[1] ;
  wire \gen_mux_rd[2].mux_rd_fall0_r_reg[2] ;
  wire \gen_mux_rd[2].mux_rd_fall1_r_reg[2] ;
  wire \gen_mux_rd[2].mux_rd_fall2_r_reg[2] ;
  wire \gen_mux_rd[2].mux_rd_fall3_r_reg[2] ;
  wire \gen_mux_rd[2].mux_rd_rise0_r_reg[2] ;
  wire \gen_mux_rd[2].mux_rd_rise1_r_reg[2] ;
  wire \gen_mux_rd[2].mux_rd_rise2_r_reg[2] ;
  wire \gen_mux_rd[2].mux_rd_rise3_r_reg[2] ;
  wire \gen_mux_rd[3].mux_rd_fall0_r_reg[3] ;
  wire \gen_mux_rd[3].mux_rd_fall1_r_reg[3] ;
  wire \gen_mux_rd[3].mux_rd_fall2_r_reg[3] ;
  wire \gen_mux_rd[3].mux_rd_fall3_r_reg[3] ;
  wire \gen_mux_rd[3].mux_rd_rise0_r_reg[3] ;
  wire \gen_mux_rd[3].mux_rd_rise1_r_reg[3] ;
  wire \gen_mux_rd[3].mux_rd_rise2_r_reg[3] ;
  wire \gen_mux_rd[3].mux_rd_rise3_r_reg[3] ;
  wire \gen_mux_rd[4].mux_rd_fall0_r_reg[4] ;
  wire \gen_mux_rd[4].mux_rd_fall1_r_reg[4] ;
  wire \gen_mux_rd[4].mux_rd_fall2_r_reg[4] ;
  wire \gen_mux_rd[4].mux_rd_fall3_r_reg[4] ;
  wire \gen_mux_rd[4].mux_rd_rise0_r_reg[4] ;
  wire \gen_mux_rd[4].mux_rd_rise1_r_reg[4] ;
  wire \gen_mux_rd[4].mux_rd_rise2_r_reg[4] ;
  wire \gen_mux_rd[4].mux_rd_rise3_r_reg[4] ;
  wire \gen_mux_rd[5].mux_rd_fall0_r_reg[5] ;
  wire \gen_mux_rd[5].mux_rd_fall1_r_reg[5] ;
  wire \gen_mux_rd[5].mux_rd_fall2_r_reg[5] ;
  wire \gen_mux_rd[5].mux_rd_fall3_r_reg[5] ;
  wire \gen_mux_rd[5].mux_rd_rise0_r_reg[5] ;
  wire \gen_mux_rd[5].mux_rd_rise1_r_reg[5] ;
  wire \gen_mux_rd[5].mux_rd_rise2_r_reg[5] ;
  wire \gen_mux_rd[5].mux_rd_rise3_r_reg[5] ;
  wire \gen_mux_rd[6].mux_rd_fall0_r_reg[6] ;
  wire \gen_mux_rd[6].mux_rd_fall1_r_reg[6] ;
  wire \gen_mux_rd[6].mux_rd_fall2_r_reg[6] ;
  wire \gen_mux_rd[6].mux_rd_fall3_r_reg[6] ;
  wire \gen_mux_rd[6].mux_rd_rise0_r_reg[6] ;
  wire \gen_mux_rd[6].mux_rd_rise1_r_reg[6] ;
  wire \gen_mux_rd[6].mux_rd_rise2_r_reg[6] ;
  wire \gen_mux_rd[6].mux_rd_rise3_r_reg[6] ;
  wire \gen_mux_rd[7].mux_rd_fall0_r_reg[7] ;
  wire \gen_mux_rd[7].mux_rd_fall1_r_reg[7] ;
  wire \gen_mux_rd[7].mux_rd_fall2_r_reg[7] ;
  wire \gen_mux_rd[7].mux_rd_fall3_r_reg[7] ;
  wire \gen_mux_rd[7].mux_rd_rise0_r_reg[7] ;
  wire \gen_mux_rd[7].mux_rd_rise1_r_reg[7] ;
  wire \gen_mux_rd[7].mux_rd_rise2_r_reg[7] ;
  wire \gen_mux_rd[7].mux_rd_rise3_r_reg[7] ;
  wire \gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall0_r_reg[0] ;
  wire \gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall1_r_reg[0] ;
  wire \gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall2_r_reg[0] ;
  wire \gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall3_r_reg[0] ;
  wire \gen_mux_rd_div4.gen_mux_rd[0].mux_rd_rise0_r_reg[0] ;
  wire \gen_mux_rd_div4.gen_mux_rd[0].mux_rd_rise1_r_reg[0] ;
  wire \gen_mux_rd_div4.gen_mux_rd[0].mux_rd_rise3_r_reg[0] ;
  wire \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall0_r_reg[1] ;
  wire \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall1_r_reg[1] ;
  wire \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall2_r_reg[1] ;
  wire \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall3_r_reg[1] ;
  wire \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise0_r_reg[1] ;
  wire \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise1_r_reg[1] ;
  wire \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise2_r_reg[1] ;
  wire \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise3_r_reg[1] ;
  wire \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall0_r_reg[2] ;
  wire \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall1_r_reg[2] ;
  wire \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall2_r_reg[2] ;
  wire \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall3_r_reg[2] ;
  wire \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise0_r_reg[2] ;
  wire \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise1_r_reg[2] ;
  wire \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise2_r_reg[2] ;
  wire \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise3_r_reg[2] ;
  wire \gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall0_r_reg[3] ;
  wire \gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall1_r_reg[3] ;
  wire \gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall2_r_reg[3] ;
  wire \gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall3_r_reg[3] ;
  wire \gen_mux_rd_div4.gen_mux_rd[3].mux_rd_rise0_r_reg[3] ;
  wire \gen_mux_rd_div4.gen_mux_rd[3].mux_rd_rise1_r_reg[3] ;
  wire \gen_mux_rd_div4.gen_mux_rd[3].mux_rd_rise2_r_reg[3] ;
  wire \gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall0_r_reg[4] ;
  wire \gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall1_r_reg[4] ;
  wire \gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall2_r_reg[4] ;
  wire \gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall3_r_reg[4] ;
  wire \gen_mux_rd_div4.gen_mux_rd[4].mux_rd_rise0_r_reg[4] ;
  wire \gen_mux_rd_div4.gen_mux_rd[4].mux_rd_rise1_r_reg[4] ;
  wire \gen_mux_rd_div4.gen_mux_rd[4].mux_rd_rise3_r_reg[4] ;
  wire \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall0_r_reg[5] ;
  wire \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall1_r_reg[5] ;
  wire \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall2_r_reg[5] ;
  wire [67:0]\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall3_r_reg[5] ;
  wire \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall3_r_reg[5]_0 ;
  wire \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise0_r_reg[5] ;
  wire \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise1_r_reg[5] ;
  wire \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise2_r_reg[5] ;
  wire \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise3_r_reg[5] ;
  wire \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall0_r_reg[6] ;
  wire \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall1_r_reg[6] ;
  wire \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall2_r_reg[6] ;
  wire [65:0]\gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall3_r_reg[6] ;
  wire \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall3_r_reg[6]_0 ;
  wire \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise0_r_reg[6] ;
  wire \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise1_r_reg[6] ;
  wire \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise2_r_reg[6] ;
  wire \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise3_r_reg[6] ;
  wire \gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall0_r_reg[7] ;
  wire \gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall1_r_reg[7] ;
  wire \gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall2_r_reg[7] ;
  wire \gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall3_r_reg[7] ;
  wire \gen_mux_rd_div4.gen_mux_rd[7].mux_rd_rise0_r_reg[7] ;
  wire \gen_mux_rd_div4.gen_mux_rd[7].mux_rd_rise1_r_reg[7] ;
  wire \gen_mux_rd_div4.gen_mux_rd[7].mux_rd_rise2_r_reg[7] ;
  wire [7:0]\gen_no_mirror.div_clk_loop[0].phy_address_reg[10] ;
  wire [3:0]\gen_no_mirror.div_clk_loop[0].phy_address_reg[11] ;
  wire [3:0]\gen_no_mirror.div_clk_loop[0].phy_address_reg[12] ;
  wire [3:0]\gen_no_mirror.div_clk_loop[0].phy_address_reg[1] ;
  wire [3:0]\gen_no_mirror.div_clk_loop[0].phy_address_reg[2] ;
  wire [3:0]\gen_no_mirror.div_clk_loop[0].phy_address_reg[3] ;
  wire [3:0]\gen_no_mirror.div_clk_loop[0].phy_address_reg[5] ;
  wire [3:0]\gen_no_mirror.div_clk_loop[0].phy_address_reg[6] ;
  wire [7:0]\gen_no_mirror.div_clk_loop[0].phy_address_reg[7] ;
  wire [3:0]\gen_no_mirror.div_clk_loop[0].phy_address_reg[8] ;
  wire [3:0]\gen_no_mirror.div_clk_loop[0].phy_address_reg[9] ;
  wire [7:0]\gen_no_mirror.div_clk_loop[0].phy_bank_reg[0] ;
  wire \gen_pat_match_div4.gen_pat_match[0].pat_match_rise2_r_reg[0] ;
  wire \gen_pat_match_div4.gen_pat_match[3].pat_match_rise3_r_reg[3] ;
  wire \gen_pat_match_div4.gen_pat_match[4].pat_match_rise2_r_reg[4] ;
  wire \gen_pat_match_div4.gen_pat_match[7].pat_match_rise3_r_reg[7] ;
  wire idelay_inc;
  wire idelay_ld_rst;
  wire ififo_rst_reg0;
  wire ififo_rst_reg0_1;
  wire [127:0]in;
  wire in0;
  wire init_calib_complete_reg_rep__4;
  wire [3:0]init_calib_complete_reg_rep__5;
  wire [7:0]init_calib_complete_reg_rep__5_0;
  wire init_calib_complete_reg_rep__5_1;
  wire init_calib_complete_reg_rep__7;
  wire init_calib_complete_reg_rep__8;
  wire init_calib_complete_reg_rep__9;
  wire init_complete_r1_timing_reg;
  wire \mcGo_r_reg[13]_srl14___u_Alarm_Clock_mig_7series_0_0_mig_u_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_mcGo_r_reg_r_12_n_0 ;
  wire \mcGo_r_reg[14]_u_Alarm_Clock_mig_7series_0_0_mig_u_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_mcGo_r_reg_r_13_n_0 ;
  wire mcGo_r_reg_gate_n_0;
  wire mcGo_r_reg_r_0_n_0;
  wire mcGo_r_reg_r_10_n_0;
  wire mcGo_r_reg_r_11_n_0;
  wire mcGo_r_reg_r_12_n_0;
  wire mcGo_r_reg_r_13_n_0;
  wire mcGo_r_reg_r_1_n_0;
  wire mcGo_r_reg_r_2_n_0;
  wire mcGo_r_reg_r_3_n_0;
  wire mcGo_r_reg_r_4_n_0;
  wire mcGo_r_reg_r_5_n_0;
  wire mcGo_r_reg_r_6_n_0;
  wire mcGo_r_reg_r_7_n_0;
  wire mcGo_r_reg_r_8_n_0;
  wire mcGo_r_reg_r_9_n_0;
  wire mcGo_r_reg_r_n_0;
  wire [0:0]mcGo_w;
  wire [1:0]mc_cas_n;
  wire [0:0]mc_cs_n;
  wire [0:0]mc_ras_n;
  wire [1:0]mc_we_n;
  wire mc_wrdata_en;
  wire [15:0]mem_dq_in;
  wire [11:0]mem_dq_out;
  wire [17:0]mem_dq_ts;
  wire [1:0]mem_dqs_in;
  wire [1:0]mem_dqs_out;
  wire [1:0]mem_dqs_ts;
  wire [30:0]mem_out;
  wire mem_refclk;
  wire mux_cmd_wren;
  wire mux_wrdata_en;
  wire \my_empty_reg[1] ;
  wire \my_empty_reg[1]_0 ;
  wire \my_empty_reg[1]_1 ;
  wire \my_empty_reg[1]_2 ;
  wire ofifo_rst_reg;
  wire ofifo_rst_reg0;
  wire ofifo_rst_reg0_2;
  wire [1:0]out;
  wire out_dm_0;
  wire out_dm_1;
  wire out_dq_0;
  wire out_dq_1;
  wire out_dq_10;
  wire out_dq_11;
  wire out_dq_12;
  wire out_dq_13;
  wire out_dq_14;
  wire out_dq_15;
  wire out_dq_2;
  wire out_dq_3;
  wire out_dq_4;
  wire out_dq_5;
  wire out_dq_6;
  wire out_dq_7;
  wire out_dq_8;
  wire out_dq_9;
  wire p_0_in;
  wire p_128_in;
  wire p_1_in;
  wire phy_ctl_wr_i2;
  wire [31:0]phy_dout;
  wire phy_mc_cmd_full;
  wire phy_mc_ctl_full;
  wire phy_mc_data_full;
  wire phy_mc_go;
  wire phy_rddata_en;
  wire phy_read_calib;
  wire [1:0]pi_dqs_found_lanes;
  wire [5:0]\pi_rdval_cnt_reg[5] ;
  wire pll_locked;
  wire [0:0]\po_stg2_wrcal_cnt_reg[0] ;
  wire rd_data_en;
  wire \rd_mux_sel_r_reg[0] ;
  wire [32:0]\rd_ptr_reg[3] ;
  wire [7:0]\rd_ptr_reg[3]_0 ;
  wire [7:0]\rd_ptr_reg[3]_1 ;
  wire [1:0]\rd_ptr_timing_reg[1] ;
  wire \rd_ptr_timing_reg[2] ;
  wire \rd_ptr_timing_reg[2]_0 ;
  wire \rd_ptr_timing_reg[2]_1 ;
  wire \rd_ptr_timing_reg[2]_10 ;
  wire \rd_ptr_timing_reg[2]_2 ;
  wire \rd_ptr_timing_reg[2]_3 ;
  wire \rd_ptr_timing_reg[2]_4 ;
  wire \rd_ptr_timing_reg[2]_5 ;
  wire \rd_ptr_timing_reg[2]_6 ;
  wire \rd_ptr_timing_reg[2]_7 ;
  wire \rd_ptr_timing_reg[2]_8 ;
  wire \rd_ptr_timing_reg[2]_9 ;
  wire \read_fifo.fifo_out_data_r_reg[6] ;
  wire \read_fifo.tail_r_reg[0] ;
  wire \read_fifo.tail_r_reg[1] ;
  wire ref_dll_lock;
  wire rstdiv0_sync_r1_reg_rep;
  wire store_sr_req_r_reg;
  wire sync_pulse;
  wire sys_rst;
  wire [0:0]tail_r;
  wire wr_en;
  wire wr_en_2;
  wire wr_en_3;
  wire wr_en_4;
  wire \wr_ptr_reg[1] ;
  wire \wr_ptr_reg[1]_0 ;
  wire \wr_ptr_reg[1]_1 ;
  wire \wr_ptr_reg[1]_2 ;
  wire [3:0]\wr_ptr_timing_reg[2] ;
  wire [3:0]\wr_ptr_timing_reg[2]_0 ;
  wire [3:0]\wr_ptr_timing_reg[2]_1 ;
  wire [7:0]\write_buffer.wr_buf_out_data_reg[120] ;
  wire [7:0]\write_buffer.wr_buf_out_data_reg[121] ;
  wire [7:0]\write_buffer.wr_buf_out_data_reg[122] ;
  wire [7:0]\write_buffer.wr_buf_out_data_reg[123] ;
  wire [7:0]\write_buffer.wr_buf_out_data_reg[124] ;
  wire [7:0]\write_buffer.wr_buf_out_data_reg[126] ;
  wire [7:0]\write_buffer.wr_buf_out_data_reg[127] ;

  LUT2 #(
    .INIT(4'h8)) 
    calib_ctl_wren_i_1
       (.I0(phy_mc_go),
        .I1(cnt_pwron_cke_done_r),
        .O(p_128_in));
  Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_ddr_phy_4lanes \ddr_phy_4lanes_0.u_ddr_phy_4lanes 
       (.CLKB0(CLKB0),
        .CLKB0_5(CLKB0_5),
        .COUNTERLOADVAL(COUNTERLOADVAL),
        .D0(D0),
        .D1(D1),
        .D2(D2),
        .D3(D3),
        .D4(D4),
        .D5(D5),
        .D6(D6),
        .D7(D7),
        .D8(D8),
        .D9(D9),
        .LD0(LD0),
        .LD0_0(LD0_0),
        .Q(Q),
        .RST0(RST0),
        .SR(SR),
        .calib_cmd_wren(calib_cmd_wren),
        .calib_sel(calib_sel),
        .\calib_sel_reg[1] (\calib_sel_reg[1] ),
        .\calib_sel_reg[1]_0 (\calib_sel_reg[1]_0 ),
        .calib_wrdata_en(calib_wrdata_en),
        .\calib_zero_ctrl_reg[0] (\calib_zero_ctrl_reg[0] ),
        .\calib_zero_inputs_reg[0] (\calib_zero_inputs_reg[0] ),
        .\cmd_pipe_plus.mc_cas_n_reg[0] (\cmd_pipe_plus.mc_cas_n_reg[0] ),
        .\cmd_pipe_plus.mc_cas_n_reg[0]_0 (\cmd_pipe_plus.mc_cas_n_reg[0]_0 ),
        .\cmd_pipe_plus.mc_cke_reg[3] (\cmd_pipe_plus.mc_cke_reg[3] ),
        .\cmd_pipe_plus.mc_ras_n_reg[2] (\cmd_pipe_plus.mc_ras_n_reg[2] ),
        .\cmd_pipe_plus.mc_we_n_reg[0] (\cmd_pipe_plus.mc_we_n_reg[0] ),
        .ddr2_we_n(ddr2_we_n),
        .ddr_ck_out(ddr_ck_out),
        .\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] (\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ),
        .\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 (\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79] ),
        .freq_refclk(freq_refclk),
        .\gen_byte_sel_div2.calib_in_common_reg (\gen_byte_sel_div2.calib_in_common_reg ),
        .\gen_byte_sel_div2.calib_in_common_reg_0 (\gen_byte_sel_div2.calib_in_common_reg_0 ),
        .\gen_byte_sel_div2.calib_in_common_reg_1 (\gen_byte_sel_div2.calib_in_common_reg_1 ),
        .\gen_byte_sel_div2.calib_in_common_reg_10 (\gen_byte_sel_div2.calib_in_common_reg_10 ),
        .\gen_byte_sel_div2.calib_in_common_reg_11 (\gen_byte_sel_div2.calib_in_common_reg_11 ),
        .\gen_byte_sel_div2.calib_in_common_reg_12 (\gen_byte_sel_div2.calib_in_common_reg_12 ),
        .\gen_byte_sel_div2.calib_in_common_reg_13 (\gen_byte_sel_div2.calib_in_common_reg_13 ),
        .\gen_byte_sel_div2.calib_in_common_reg_14 (\gen_byte_sel_div2.calib_in_common_reg_14 ),
        .\gen_byte_sel_div2.calib_in_common_reg_15 (\gen_byte_sel_div2.calib_in_common_reg_15 ),
        .\gen_byte_sel_div2.calib_in_common_reg_16 (\gen_byte_sel_div2.calib_in_common_reg_16 ),
        .\gen_byte_sel_div2.calib_in_common_reg_17 (\gen_byte_sel_div2.calib_in_common_reg_17 ),
        .\gen_byte_sel_div2.calib_in_common_reg_2 (\gen_byte_sel_div2.calib_in_common_reg_2 ),
        .\gen_byte_sel_div2.calib_in_common_reg_3 (\gen_byte_sel_div2.calib_in_common_reg_3 ),
        .\gen_byte_sel_div2.calib_in_common_reg_4 (\gen_byte_sel_div2.calib_in_common_reg_4 ),
        .\gen_byte_sel_div2.calib_in_common_reg_5 (\gen_byte_sel_div2.calib_in_common_reg_5 ),
        .\gen_byte_sel_div2.calib_in_common_reg_6 (\gen_byte_sel_div2.calib_in_common_reg_6 ),
        .\gen_byte_sel_div2.calib_in_common_reg_7 (\gen_byte_sel_div2.calib_in_common_reg_7 ),
        .\gen_byte_sel_div2.calib_in_common_reg_8 (\gen_byte_sel_div2.calib_in_common_reg_8 ),
        .\gen_byte_sel_div2.calib_in_common_reg_9 (\gen_byte_sel_div2.calib_in_common_reg_9 ),
        .\gen_mux_rd[0].mux_rd_fall0_r_reg[0] (\gen_mux_rd[0].mux_rd_fall0_r_reg[0] ),
        .\gen_mux_rd[0].mux_rd_fall1_r_reg[0] (\gen_mux_rd[0].mux_rd_fall1_r_reg[0] ),
        .\gen_mux_rd[0].mux_rd_fall2_r_reg[0] (\gen_mux_rd[0].mux_rd_fall2_r_reg[0] ),
        .\gen_mux_rd[0].mux_rd_fall3_r_reg[0] (\gen_mux_rd[0].mux_rd_fall3_r_reg[0] ),
        .\gen_mux_rd[0].mux_rd_rise0_r_reg[0] (\gen_mux_rd[0].mux_rd_rise0_r_reg[0] ),
        .\gen_mux_rd[0].mux_rd_rise1_r_reg[0] (\gen_mux_rd[0].mux_rd_rise1_r_reg[0] ),
        .\gen_mux_rd[0].mux_rd_rise2_r_reg[0] (\gen_mux_rd[0].mux_rd_rise2_r_reg[0] ),
        .\gen_mux_rd[0].mux_rd_rise3_r_reg[0] (\gen_mux_rd[0].mux_rd_rise3_r_reg[0] ),
        .\gen_mux_rd[1].mux_rd_fall0_r_reg[1] (\gen_mux_rd[1].mux_rd_fall0_r_reg[1] ),
        .\gen_mux_rd[1].mux_rd_fall1_r_reg[1] (\gen_mux_rd[1].mux_rd_fall1_r_reg[1] ),
        .\gen_mux_rd[1].mux_rd_fall2_r_reg[1] (\gen_mux_rd[1].mux_rd_fall2_r_reg[1] ),
        .\gen_mux_rd[1].mux_rd_fall3_r_reg[1] (\gen_mux_rd[1].mux_rd_fall3_r_reg[1] ),
        .\gen_mux_rd[1].mux_rd_rise0_r_reg[1] (\gen_mux_rd[1].mux_rd_rise0_r_reg[1] ),
        .\gen_mux_rd[1].mux_rd_rise1_r_reg[1] (\gen_mux_rd[1].mux_rd_rise1_r_reg[1] ),
        .\gen_mux_rd[1].mux_rd_rise2_r_reg[1] (\gen_mux_rd[1].mux_rd_rise2_r_reg[1] ),
        .\gen_mux_rd[1].mux_rd_rise3_r_reg[1] (\gen_mux_rd[1].mux_rd_rise3_r_reg[1] ),
        .\gen_mux_rd[2].mux_rd_fall0_r_reg[2] (\gen_mux_rd[2].mux_rd_fall0_r_reg[2] ),
        .\gen_mux_rd[2].mux_rd_fall1_r_reg[2] (\gen_mux_rd[2].mux_rd_fall1_r_reg[2] ),
        .\gen_mux_rd[2].mux_rd_fall2_r_reg[2] (\gen_mux_rd[2].mux_rd_fall2_r_reg[2] ),
        .\gen_mux_rd[2].mux_rd_fall3_r_reg[2] (\gen_mux_rd[2].mux_rd_fall3_r_reg[2] ),
        .\gen_mux_rd[2].mux_rd_rise0_r_reg[2] (\gen_mux_rd[2].mux_rd_rise0_r_reg[2] ),
        .\gen_mux_rd[2].mux_rd_rise1_r_reg[2] (\gen_mux_rd[2].mux_rd_rise1_r_reg[2] ),
        .\gen_mux_rd[2].mux_rd_rise2_r_reg[2] (\gen_mux_rd[2].mux_rd_rise2_r_reg[2] ),
        .\gen_mux_rd[2].mux_rd_rise3_r_reg[2] (\gen_mux_rd[2].mux_rd_rise3_r_reg[2] ),
        .\gen_mux_rd[3].mux_rd_fall0_r_reg[3] (\gen_mux_rd[3].mux_rd_fall0_r_reg[3] ),
        .\gen_mux_rd[3].mux_rd_fall1_r_reg[3] (\gen_mux_rd[3].mux_rd_fall1_r_reg[3] ),
        .\gen_mux_rd[3].mux_rd_fall2_r_reg[3] (\gen_mux_rd[3].mux_rd_fall2_r_reg[3] ),
        .\gen_mux_rd[3].mux_rd_fall3_r_reg[3] (\gen_mux_rd[3].mux_rd_fall3_r_reg[3] ),
        .\gen_mux_rd[3].mux_rd_rise0_r_reg[3] (\gen_mux_rd[3].mux_rd_rise0_r_reg[3] ),
        .\gen_mux_rd[3].mux_rd_rise1_r_reg[3] (\gen_mux_rd[3].mux_rd_rise1_r_reg[3] ),
        .\gen_mux_rd[3].mux_rd_rise2_r_reg[3] (\gen_mux_rd[3].mux_rd_rise2_r_reg[3] ),
        .\gen_mux_rd[3].mux_rd_rise3_r_reg[3] (\gen_mux_rd[3].mux_rd_rise3_r_reg[3] ),
        .\gen_mux_rd[4].mux_rd_fall0_r_reg[4] (\gen_mux_rd[4].mux_rd_fall0_r_reg[4] ),
        .\gen_mux_rd[4].mux_rd_fall1_r_reg[4] (\gen_mux_rd[4].mux_rd_fall1_r_reg[4] ),
        .\gen_mux_rd[4].mux_rd_fall2_r_reg[4] (\gen_mux_rd[4].mux_rd_fall2_r_reg[4] ),
        .\gen_mux_rd[4].mux_rd_fall3_r_reg[4] (\gen_mux_rd[4].mux_rd_fall3_r_reg[4] ),
        .\gen_mux_rd[4].mux_rd_rise0_r_reg[4] (\gen_mux_rd[4].mux_rd_rise0_r_reg[4] ),
        .\gen_mux_rd[4].mux_rd_rise1_r_reg[4] (\gen_mux_rd[4].mux_rd_rise1_r_reg[4] ),
        .\gen_mux_rd[4].mux_rd_rise2_r_reg[4] (\gen_mux_rd[4].mux_rd_rise2_r_reg[4] ),
        .\gen_mux_rd[4].mux_rd_rise3_r_reg[4] (\gen_mux_rd[4].mux_rd_rise3_r_reg[4] ),
        .\gen_mux_rd[5].mux_rd_fall0_r_reg[5] (\gen_mux_rd[5].mux_rd_fall0_r_reg[5] ),
        .\gen_mux_rd[5].mux_rd_fall1_r_reg[5] (\gen_mux_rd[5].mux_rd_fall1_r_reg[5] ),
        .\gen_mux_rd[5].mux_rd_fall2_r_reg[5] (\gen_mux_rd[5].mux_rd_fall2_r_reg[5] ),
        .\gen_mux_rd[5].mux_rd_fall3_r_reg[5] (\gen_mux_rd[5].mux_rd_fall3_r_reg[5] ),
        .\gen_mux_rd[5].mux_rd_rise0_r_reg[5] (\gen_mux_rd[5].mux_rd_rise0_r_reg[5] ),
        .\gen_mux_rd[5].mux_rd_rise1_r_reg[5] (\gen_mux_rd[5].mux_rd_rise1_r_reg[5] ),
        .\gen_mux_rd[5].mux_rd_rise2_r_reg[5] (\gen_mux_rd[5].mux_rd_rise2_r_reg[5] ),
        .\gen_mux_rd[5].mux_rd_rise3_r_reg[5] (\gen_mux_rd[5].mux_rd_rise3_r_reg[5] ),
        .\gen_mux_rd[6].mux_rd_fall0_r_reg[6] (\gen_mux_rd[6].mux_rd_fall0_r_reg[6] ),
        .\gen_mux_rd[6].mux_rd_fall1_r_reg[6] (\gen_mux_rd[6].mux_rd_fall1_r_reg[6] ),
        .\gen_mux_rd[6].mux_rd_fall2_r_reg[6] (\gen_mux_rd[6].mux_rd_fall2_r_reg[6] ),
        .\gen_mux_rd[6].mux_rd_fall3_r_reg[6] (\gen_mux_rd[6].mux_rd_fall3_r_reg[6] ),
        .\gen_mux_rd[6].mux_rd_rise0_r_reg[6] (\gen_mux_rd[6].mux_rd_rise0_r_reg[6] ),
        .\gen_mux_rd[6].mux_rd_rise1_r_reg[6] (\gen_mux_rd[6].mux_rd_rise1_r_reg[6] ),
        .\gen_mux_rd[6].mux_rd_rise2_r_reg[6] (\gen_mux_rd[6].mux_rd_rise2_r_reg[6] ),
        .\gen_mux_rd[6].mux_rd_rise3_r_reg[6] (\gen_mux_rd[6].mux_rd_rise3_r_reg[6] ),
        .\gen_mux_rd[7].mux_rd_fall0_r_reg[7] (\gen_mux_rd[7].mux_rd_fall0_r_reg[7] ),
        .\gen_mux_rd[7].mux_rd_fall1_r_reg[7] (\gen_mux_rd[7].mux_rd_fall1_r_reg[7] ),
        .\gen_mux_rd[7].mux_rd_fall2_r_reg[7] (\gen_mux_rd[7].mux_rd_fall2_r_reg[7] ),
        .\gen_mux_rd[7].mux_rd_fall3_r_reg[7] (\gen_mux_rd[7].mux_rd_fall3_r_reg[7] ),
        .\gen_mux_rd[7].mux_rd_rise0_r_reg[7] (\gen_mux_rd[7].mux_rd_rise0_r_reg[7] ),
        .\gen_mux_rd[7].mux_rd_rise1_r_reg[7] (\gen_mux_rd[7].mux_rd_rise1_r_reg[7] ),
        .\gen_mux_rd[7].mux_rd_rise2_r_reg[7] (\gen_mux_rd[7].mux_rd_rise2_r_reg[7] ),
        .\gen_mux_rd[7].mux_rd_rise3_r_reg[7] (\gen_mux_rd[7].mux_rd_rise3_r_reg[7] ),
        .\gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall0_r_reg[0] (\gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall0_r_reg[0] ),
        .\gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall1_r_reg[0] (\gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall1_r_reg[0] ),
        .\gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall2_r_reg[0] (\gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall2_r_reg[0] ),
        .\gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall3_r_reg[0] (\gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall3_r_reg[0] ),
        .\gen_mux_rd_div4.gen_mux_rd[0].mux_rd_rise0_r_reg[0] (\gen_mux_rd_div4.gen_mux_rd[0].mux_rd_rise0_r_reg[0] ),
        .\gen_mux_rd_div4.gen_mux_rd[0].mux_rd_rise1_r_reg[0] (\gen_mux_rd_div4.gen_mux_rd[0].mux_rd_rise1_r_reg[0] ),
        .\gen_mux_rd_div4.gen_mux_rd[0].mux_rd_rise3_r_reg[0] (\gen_mux_rd_div4.gen_mux_rd[0].mux_rd_rise3_r_reg[0] ),
        .\gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall0_r_reg[1] (\gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall0_r_reg[1] ),
        .\gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall1_r_reg[1] (\gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall1_r_reg[1] ),
        .\gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall2_r_reg[1] (\gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall2_r_reg[1] ),
        .\gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall3_r_reg[1] (\gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall3_r_reg[1] ),
        .\gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise0_r_reg[1] (\gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise0_r_reg[1] ),
        .\gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise1_r_reg[1] (\gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise1_r_reg[1] ),
        .\gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise2_r_reg[1] (\gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise2_r_reg[1] ),
        .\gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise3_r_reg[1] (\gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise3_r_reg[1] ),
        .\gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall0_r_reg[2] (\gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall0_r_reg[2] ),
        .\gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall1_r_reg[2] (\gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall1_r_reg[2] ),
        .\gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall2_r_reg[2] (\gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall2_r_reg[2] ),
        .\gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall3_r_reg[2] (\gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall3_r_reg[2] ),
        .\gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise0_r_reg[2] (\gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise0_r_reg[2] ),
        .\gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise1_r_reg[2] (\gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise1_r_reg[2] ),
        .\gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise2_r_reg[2] (\gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise2_r_reg[2] ),
        .\gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise3_r_reg[2] (\gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise3_r_reg[2] ),
        .\gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall0_r_reg[3] (\gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall0_r_reg[3] ),
        .\gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall1_r_reg[3] (\gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall1_r_reg[3] ),
        .\gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall2_r_reg[3] (\gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall2_r_reg[3] ),
        .\gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall3_r_reg[3] (\gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall3_r_reg[3] ),
        .\gen_mux_rd_div4.gen_mux_rd[3].mux_rd_rise0_r_reg[3] (\gen_mux_rd_div4.gen_mux_rd[3].mux_rd_rise0_r_reg[3] ),
        .\gen_mux_rd_div4.gen_mux_rd[3].mux_rd_rise1_r_reg[3] (\gen_mux_rd_div4.gen_mux_rd[3].mux_rd_rise1_r_reg[3] ),
        .\gen_mux_rd_div4.gen_mux_rd[3].mux_rd_rise2_r_reg[3] (\gen_mux_rd_div4.gen_mux_rd[3].mux_rd_rise2_r_reg[3] ),
        .\gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall0_r_reg[4] (\gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall0_r_reg[4] ),
        .\gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall1_r_reg[4] (\gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall1_r_reg[4] ),
        .\gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall2_r_reg[4] (\gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall2_r_reg[4] ),
        .\gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall3_r_reg[4] (\gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall3_r_reg[4] ),
        .\gen_mux_rd_div4.gen_mux_rd[4].mux_rd_rise0_r_reg[4] (\gen_mux_rd_div4.gen_mux_rd[4].mux_rd_rise0_r_reg[4] ),
        .\gen_mux_rd_div4.gen_mux_rd[4].mux_rd_rise1_r_reg[4] (\gen_mux_rd_div4.gen_mux_rd[4].mux_rd_rise1_r_reg[4] ),
        .\gen_mux_rd_div4.gen_mux_rd[4].mux_rd_rise3_r_reg[4] (\gen_mux_rd_div4.gen_mux_rd[4].mux_rd_rise3_r_reg[4] ),
        .\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall0_r_reg[5] (\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall0_r_reg[5] ),
        .\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall1_r_reg[5] (\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall1_r_reg[5] ),
        .\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall2_r_reg[5] (\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall2_r_reg[5] ),
        .\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall3_r_reg[5] (\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall3_r_reg[5] ),
        .\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall3_r_reg[5]_0 (\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall3_r_reg[5]_0 ),
        .\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise0_r_reg[5] (\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise0_r_reg[5] ),
        .\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise1_r_reg[5] (\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise1_r_reg[5] ),
        .\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise2_r_reg[5] (\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise2_r_reg[5] ),
        .\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise3_r_reg[5] (\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise3_r_reg[5] ),
        .\gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall0_r_reg[6] (\gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall0_r_reg[6] ),
        .\gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall1_r_reg[6] (\gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall1_r_reg[6] ),
        .\gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall2_r_reg[6] (\gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall2_r_reg[6] ),
        .\gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall3_r_reg[6] (\gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall3_r_reg[6] ),
        .\gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall3_r_reg[6]_0 (\gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall3_r_reg[6]_0 ),
        .\gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise0_r_reg[6] (\gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise0_r_reg[6] ),
        .\gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise1_r_reg[6] (\gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise1_r_reg[6] ),
        .\gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise2_r_reg[6] (\gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise2_r_reg[6] ),
        .\gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise3_r_reg[6] (\gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise3_r_reg[6] ),
        .\gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall0_r_reg[7] (\gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall0_r_reg[7] ),
        .\gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall1_r_reg[7] (\gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall1_r_reg[7] ),
        .\gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall2_r_reg[7] (\gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall2_r_reg[7] ),
        .\gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall3_r_reg[7] (\gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall3_r_reg[7] ),
        .\gen_mux_rd_div4.gen_mux_rd[7].mux_rd_rise0_r_reg[7] (\gen_mux_rd_div4.gen_mux_rd[7].mux_rd_rise0_r_reg[7] ),
        .\gen_mux_rd_div4.gen_mux_rd[7].mux_rd_rise1_r_reg[7] (\gen_mux_rd_div4.gen_mux_rd[7].mux_rd_rise1_r_reg[7] ),
        .\gen_mux_rd_div4.gen_mux_rd[7].mux_rd_rise2_r_reg[7] (\gen_mux_rd_div4.gen_mux_rd[7].mux_rd_rise2_r_reg[7] ),
        .\gen_no_mirror.div_clk_loop[0].phy_address_reg[10] (\gen_no_mirror.div_clk_loop[0].phy_address_reg[10] ),
        .\gen_no_mirror.div_clk_loop[0].phy_address_reg[11] (\gen_no_mirror.div_clk_loop[0].phy_address_reg[11] ),
        .\gen_no_mirror.div_clk_loop[0].phy_address_reg[12] (\gen_no_mirror.div_clk_loop[0].phy_address_reg[12] ),
        .\gen_no_mirror.div_clk_loop[0].phy_address_reg[1] (\gen_no_mirror.div_clk_loop[0].phy_address_reg[1] ),
        .\gen_no_mirror.div_clk_loop[0].phy_address_reg[2] (\gen_no_mirror.div_clk_loop[0].phy_address_reg[2] ),
        .\gen_no_mirror.div_clk_loop[0].phy_address_reg[3] (\gen_no_mirror.div_clk_loop[0].phy_address_reg[3] ),
        .\gen_no_mirror.div_clk_loop[0].phy_address_reg[5] (\gen_no_mirror.div_clk_loop[0].phy_address_reg[5] ),
        .\gen_no_mirror.div_clk_loop[0].phy_address_reg[6] (\gen_no_mirror.div_clk_loop[0].phy_address_reg[6] ),
        .\gen_no_mirror.div_clk_loop[0].phy_address_reg[7] (\gen_no_mirror.div_clk_loop[0].phy_address_reg[7] ),
        .\gen_no_mirror.div_clk_loop[0].phy_address_reg[8] (\gen_no_mirror.div_clk_loop[0].phy_address_reg[8] ),
        .\gen_no_mirror.div_clk_loop[0].phy_address_reg[9] (\gen_no_mirror.div_clk_loop[0].phy_address_reg[9] ),
        .\gen_no_mirror.div_clk_loop[0].phy_bank_reg[0] (\gen_no_mirror.div_clk_loop[0].phy_bank_reg[0] ),
        .\gen_pat_match_div4.gen_pat_match[0].pat_match_rise2_r_reg[0] (\gen_pat_match_div4.gen_pat_match[0].pat_match_rise2_r_reg[0] ),
        .\gen_pat_match_div4.gen_pat_match[3].pat_match_rise3_r_reg[3] (\gen_pat_match_div4.gen_pat_match[3].pat_match_rise3_r_reg[3] ),
        .\gen_pat_match_div4.gen_pat_match[4].pat_match_rise2_r_reg[4] (\gen_pat_match_div4.gen_pat_match[4].pat_match_rise2_r_reg[4] ),
        .\gen_pat_match_div4.gen_pat_match[7].pat_match_rise3_r_reg[7] (\gen_pat_match_div4.gen_pat_match[7].pat_match_rise3_r_reg[7] ),
        .idelay_inc(idelay_inc),
        .idelay_ld_rst(idelay_ld_rst),
        .ififo_rst_reg0(ififo_rst_reg0),
        .ififo_rst_reg0_1(ififo_rst_reg0_1),
        .in(in),
        .in0(in0),
        .init_calib_complete_reg_rep__4(init_calib_complete_reg_rep__4),
        .init_calib_complete_reg_rep__5(init_calib_complete_reg_rep__5),
        .init_calib_complete_reg_rep__5_0(init_calib_complete_reg_rep__5_0),
        .init_calib_complete_reg_rep__5_1(init_calib_complete_reg_rep__5_1),
        .init_calib_complete_reg_rep__7(init_calib_complete_reg_rep__7),
        .init_calib_complete_reg_rep__8(init_calib_complete_reg_rep__8),
        .init_calib_complete_reg_rep__9(init_calib_complete_reg_rep__9),
        .init_complete_r1_timing_reg(init_complete_r1_timing_reg),
        .mcGo_w(mcGo_w),
        .mc_cas_n(mc_cas_n),
        .mc_cs_n(mc_cs_n),
        .mc_ras_n(mc_ras_n),
        .mc_we_n(mc_we_n),
        .mc_wrdata_en(mc_wrdata_en),
        .mem_dq_in(mem_dq_in),
        .mem_dq_out(mem_dq_out),
        .mem_dq_ts(mem_dq_ts),
        .mem_dqs_in(mem_dqs_in),
        .mem_dqs_out(mem_dqs_out),
        .mem_dqs_ts(mem_dqs_ts),
        .mem_out(mem_out),
        .mem_refclk(mem_refclk),
        .mux_cmd_wren(mux_cmd_wren),
        .mux_wrdata_en(mux_wrdata_en),
        .\my_empty_reg[1] (\my_empty_reg[1] ),
        .\my_empty_reg[1]_0 (\my_empty_reg[1]_0 ),
        .\my_empty_reg[1]_1 (\my_empty_reg[1]_1 ),
        .\my_empty_reg[1]_2 (\my_empty_reg[1]_2 ),
        .ofifo_rst_reg(ofifo_rst_reg),
        .ofifo_rst_reg0(ofifo_rst_reg0),
        .ofifo_rst_reg0_2(ofifo_rst_reg0_2),
        .out(out),
        .out_dm_0(out_dm_0),
        .out_dm_1(out_dm_1),
        .out_dq_0(out_dq_0),
        .out_dq_1(out_dq_1),
        .out_dq_10(out_dq_10),
        .out_dq_11(out_dq_11),
        .out_dq_12(out_dq_12),
        .out_dq_13(out_dq_13),
        .out_dq_14(out_dq_14),
        .out_dq_15(out_dq_15),
        .out_dq_2(out_dq_2),
        .out_dq_3(out_dq_3),
        .out_dq_4(out_dq_4),
        .out_dq_5(out_dq_5),
        .out_dq_6(out_dq_6),
        .out_dq_7(out_dq_7),
        .out_dq_8(out_dq_8),
        .out_dq_9(out_dq_9),
        .p_0_in(p_0_in),
        .p_1_in(p_1_in),
        .phy_ctl_wr_i2(phy_ctl_wr_i2),
        .phy_dout(phy_dout),
        .phy_mc_cmd_full(phy_mc_cmd_full),
        .phy_mc_ctl_full(phy_mc_ctl_full),
        .phy_mc_data_full(phy_mc_data_full),
        .phy_rddata_en(phy_rddata_en),
        .phy_read_calib(phy_read_calib),
        .pi_dqs_found_lanes(pi_dqs_found_lanes),
        .\pi_rdval_cnt_reg[5] (\pi_rdval_cnt_reg[5] ),
        .pll_locked(pll_locked),
        .\po_stg2_wrcal_cnt_reg[0] (\po_stg2_wrcal_cnt_reg[0] ),
        .rd_data_en(rd_data_en),
        .\rd_mux_sel_r_reg[0] (\rd_mux_sel_r_reg[0] ),
        .\rd_ptr_reg[3] (\rd_ptr_reg[3] ),
        .\rd_ptr_reg[3]_0 (\rd_ptr_reg[3]_0 ),
        .\rd_ptr_reg[3]_1 (\rd_ptr_reg[3]_1 ),
        .\rd_ptr_timing_reg[1] (\rd_ptr_timing_reg[1] ),
        .\rd_ptr_timing_reg[2] (\rd_ptr_timing_reg[2] ),
        .\rd_ptr_timing_reg[2]_0 (\rd_ptr_timing_reg[2]_0 ),
        .\rd_ptr_timing_reg[2]_1 (\rd_ptr_timing_reg[2]_1 ),
        .\rd_ptr_timing_reg[2]_10 (\rd_ptr_timing_reg[2]_10 ),
        .\rd_ptr_timing_reg[2]_2 (\rd_ptr_timing_reg[2]_2 ),
        .\rd_ptr_timing_reg[2]_3 (\rd_ptr_timing_reg[2]_3 ),
        .\rd_ptr_timing_reg[2]_4 (\rd_ptr_timing_reg[2]_4 ),
        .\rd_ptr_timing_reg[2]_5 (\rd_ptr_timing_reg[2]_5 ),
        .\rd_ptr_timing_reg[2]_6 (\rd_ptr_timing_reg[2]_6 ),
        .\rd_ptr_timing_reg[2]_7 (\rd_ptr_timing_reg[2]_7 ),
        .\rd_ptr_timing_reg[2]_8 (\rd_ptr_timing_reg[2]_8 ),
        .\rd_ptr_timing_reg[2]_9 (\rd_ptr_timing_reg[2]_9 ),
        .\read_fifo.fifo_out_data_r_reg[6] (\read_fifo.fifo_out_data_r_reg[6] ),
        .\read_fifo.tail_r_reg[0] (\read_fifo.tail_r_reg[0] ),
        .\read_fifo.tail_r_reg[1] (\read_fifo.tail_r_reg[1] ),
        .ref_dll_lock(ref_dll_lock),
        .rstdiv0_sync_r1_reg_rep(rstdiv0_sync_r1_reg_rep),
        .store_sr_req_r_reg(store_sr_req_r_reg),
        .sync_pulse(sync_pulse),
        .sys_rst(sys_rst),
        .tail_r(tail_r),
        .wr_en(wr_en),
        .wr_en_2(wr_en_2),
        .wr_en_3(wr_en_3),
        .wr_en_4(wr_en_4),
        .\wr_ptr_reg[1] (\wr_ptr_reg[1] ),
        .\wr_ptr_reg[1]_0 (\wr_ptr_reg[1]_0 ),
        .\wr_ptr_reg[1]_1 (\wr_ptr_reg[1]_1 ),
        .\wr_ptr_reg[1]_2 (\wr_ptr_reg[1]_2 ),
        .\wr_ptr_timing_reg[2] (\wr_ptr_timing_reg[2] ),
        .\wr_ptr_timing_reg[2]_0 (\wr_ptr_timing_reg[2]_0 ),
        .\wr_ptr_timing_reg[2]_1 (\wr_ptr_timing_reg[2]_1 ),
        .\write_buffer.wr_buf_out_data_reg[120] (\write_buffer.wr_buf_out_data_reg[120] ),
        .\write_buffer.wr_buf_out_data_reg[121] (\write_buffer.wr_buf_out_data_reg[121] ),
        .\write_buffer.wr_buf_out_data_reg[122] (\write_buffer.wr_buf_out_data_reg[122] ),
        .\write_buffer.wr_buf_out_data_reg[123] (\write_buffer.wr_buf_out_data_reg[123] ),
        .\write_buffer.wr_buf_out_data_reg[124] (\write_buffer.wr_buf_out_data_reg[124] ),
        .\write_buffer.wr_buf_out_data_reg[126] (\write_buffer.wr_buf_out_data_reg[126] ),
        .\write_buffer.wr_buf_out_data_reg[127] (\write_buffer.wr_buf_out_data_reg[127] ));
  (* srl_bus_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/mcGo_r_reg " *) 
  (* srl_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/mcGo_r_reg[13]_srl14___u_Alarm_Clock_mig_7series_0_0_mig_u_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_mcGo_r_reg_r_12 " *) 
  SRL16E \mcGo_r_reg[13]_srl14___u_Alarm_Clock_mig_7series_0_0_mig_u_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_mcGo_r_reg_r_12 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(sys_rst),
        .D(mcGo_w),
        .Q(\mcGo_r_reg[13]_srl14___u_Alarm_Clock_mig_7series_0_0_mig_u_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_mcGo_r_reg_r_12_n_0 ));
  FDRE \mcGo_r_reg[14]_u_Alarm_Clock_mig_7series_0_0_mig_u_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_mcGo_r_reg_r_13 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\mcGo_r_reg[13]_srl14___u_Alarm_Clock_mig_7series_0_0_mig_u_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_mcGo_r_reg_r_12_n_0 ),
        .Q(\mcGo_r_reg[14]_u_Alarm_Clock_mig_7series_0_0_mig_u_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_mcGo_r_reg_r_13_n_0 ),
        .R(1'b0));
  FDRE \mcGo_r_reg[15] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(mcGo_r_reg_gate_n_0),
        .Q(phy_mc_go),
        .R(rstdiv0_sync_r1_reg_rep));
  LUT2 #(
    .INIT(4'h8)) 
    mcGo_r_reg_gate
       (.I0(\mcGo_r_reg[14]_u_Alarm_Clock_mig_7series_0_0_mig_u_memc_ui_top_axi_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_mcGo_r_reg_r_13_n_0 ),
        .I1(mcGo_r_reg_r_13_n_0),
        .O(mcGo_r_reg_gate_n_0));
  FDRE mcGo_r_reg_r
       (.C(sys_rst),
        .CE(1'b1),
        .D(1'b1),
        .Q(mcGo_r_reg_r_n_0),
        .R(rstdiv0_sync_r1_reg_rep));
  FDRE mcGo_r_reg_r_0
       (.C(sys_rst),
        .CE(1'b1),
        .D(mcGo_r_reg_r_n_0),
        .Q(mcGo_r_reg_r_0_n_0),
        .R(rstdiv0_sync_r1_reg_rep));
  FDRE mcGo_r_reg_r_1
       (.C(sys_rst),
        .CE(1'b1),
        .D(mcGo_r_reg_r_0_n_0),
        .Q(mcGo_r_reg_r_1_n_0),
        .R(rstdiv0_sync_r1_reg_rep));
  FDRE mcGo_r_reg_r_10
       (.C(sys_rst),
        .CE(1'b1),
        .D(mcGo_r_reg_r_9_n_0),
        .Q(mcGo_r_reg_r_10_n_0),
        .R(rstdiv0_sync_r1_reg_rep));
  FDRE mcGo_r_reg_r_11
       (.C(sys_rst),
        .CE(1'b1),
        .D(mcGo_r_reg_r_10_n_0),
        .Q(mcGo_r_reg_r_11_n_0),
        .R(rstdiv0_sync_r1_reg_rep));
  FDRE mcGo_r_reg_r_12
       (.C(sys_rst),
        .CE(1'b1),
        .D(mcGo_r_reg_r_11_n_0),
        .Q(mcGo_r_reg_r_12_n_0),
        .R(rstdiv0_sync_r1_reg_rep));
  FDRE mcGo_r_reg_r_13
       (.C(sys_rst),
        .CE(1'b1),
        .D(mcGo_r_reg_r_12_n_0),
        .Q(mcGo_r_reg_r_13_n_0),
        .R(rstdiv0_sync_r1_reg_rep));
  FDRE mcGo_r_reg_r_2
       (.C(sys_rst),
        .CE(1'b1),
        .D(mcGo_r_reg_r_1_n_0),
        .Q(mcGo_r_reg_r_2_n_0),
        .R(rstdiv0_sync_r1_reg_rep));
  FDRE mcGo_r_reg_r_3
       (.C(sys_rst),
        .CE(1'b1),
        .D(mcGo_r_reg_r_2_n_0),
        .Q(mcGo_r_reg_r_3_n_0),
        .R(rstdiv0_sync_r1_reg_rep));
  FDRE mcGo_r_reg_r_4
       (.C(sys_rst),
        .CE(1'b1),
        .D(mcGo_r_reg_r_3_n_0),
        .Q(mcGo_r_reg_r_4_n_0),
        .R(rstdiv0_sync_r1_reg_rep));
  FDRE mcGo_r_reg_r_5
       (.C(sys_rst),
        .CE(1'b1),
        .D(mcGo_r_reg_r_4_n_0),
        .Q(mcGo_r_reg_r_5_n_0),
        .R(rstdiv0_sync_r1_reg_rep));
  FDRE mcGo_r_reg_r_6
       (.C(sys_rst),
        .CE(1'b1),
        .D(mcGo_r_reg_r_5_n_0),
        .Q(mcGo_r_reg_r_6_n_0),
        .R(rstdiv0_sync_r1_reg_rep));
  FDRE mcGo_r_reg_r_7
       (.C(sys_rst),
        .CE(1'b1),
        .D(mcGo_r_reg_r_6_n_0),
        .Q(mcGo_r_reg_r_7_n_0),
        .R(rstdiv0_sync_r1_reg_rep));
  FDRE mcGo_r_reg_r_8
       (.C(sys_rst),
        .CE(1'b1),
        .D(mcGo_r_reg_r_7_n_0),
        .Q(mcGo_r_reg_r_8_n_0),
        .R(rstdiv0_sync_r1_reg_rep));
  FDRE mcGo_r_reg_r_9
       (.C(sys_rst),
        .CE(1'b1),
        .D(mcGo_r_reg_r_8_n_0),
        .Q(mcGo_r_reg_r_9_n_0),
        .R(rstdiv0_sync_r1_reg_rep));
endmodule

module Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_ddr_mc_phy_wrapper
   (ddr2_cas_n,
    ddr2_ras_n,
    ddr2_we_n,
    out,
    pi_dqs_found_lanes,
    \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ,
    A_rst_primitives,
    \rd_ptr_timing_reg[2] ,
    \rd_ptr_timing_reg[2]_0 ,
    \rd_ptr_timing_reg[2]_1 ,
    \rd_ptr_timing_reg[2]_2 ,
    \rd_ptr_timing_reg[2]_3 ,
    \rd_ptr_timing_reg[2]_4 ,
    \rd_ptr_timing_reg[2]_5 ,
    \rd_ptr_timing_reg[2]_6 ,
    \rd_ptr_timing_reg[1] ,
    \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 ,
    \rd_ptr_timing_reg[2]_7 ,
    \rd_ptr_timing_reg[2]_8 ,
    \rd_ptr_timing_reg[2]_9 ,
    \rd_ptr_timing_reg[2]_10 ,
    phy_mc_ctl_full,
    ref_dll_lock,
    idelay_ld_rst,
    ddr2_addr,
    ddr2_ba,
    ddr2_cs_n,
    ddr2_odt,
    ddr2_cke,
    ddr2_dm,
    phy_mc_go,
    ddr_ck_out,
    mem_out,
    \my_empty_reg[1] ,
    \read_fifo.tail_r_reg[1] ,
    \my_empty_reg[1]_0 ,
    \my_empty_reg[1]_1 ,
    \my_empty_reg[1]_2 ,
    wr_en,
    \wr_ptr_reg[1] ,
    \my_empty_reg[3] ,
    \my_empty_reg[5] ,
    \my_empty_reg[3]_0 ,
    \my_empty_reg[5]_0 ,
    \my_empty_reg[3]_1 ,
    \my_empty_reg[5]_1 ,
    \gen_mux_rd[6].mux_rd_fall3_r_reg[6] ,
    Q,
    in,
    \gen_mux_rd[6].mux_rd_rise3_r_reg[6] ,
    \gen_mux_rd[6].mux_rd_fall2_r_reg[6] ,
    \gen_mux_rd[6].mux_rd_rise2_r_reg[6] ,
    \gen_mux_rd[6].mux_rd_fall1_r_reg[6] ,
    \gen_mux_rd[6].mux_rd_rise1_r_reg[6] ,
    \gen_mux_rd[6].mux_rd_fall0_r_reg[6] ,
    \gen_mux_rd[6].mux_rd_rise0_r_reg[6] ,
    \gen_mux_rd[3].mux_rd_fall3_r_reg[3] ,
    \gen_mux_rd[3].mux_rd_rise3_r_reg[3] ,
    \gen_mux_rd[3].mux_rd_fall2_r_reg[3] ,
    \gen_mux_rd[3].mux_rd_rise2_r_reg[3] ,
    \gen_mux_rd[3].mux_rd_fall1_r_reg[3] ,
    \gen_mux_rd[3].mux_rd_rise1_r_reg[3] ,
    \gen_mux_rd[3].mux_rd_fall0_r_reg[3] ,
    \gen_mux_rd[3].mux_rd_rise0_r_reg[3] ,
    \gen_mux_rd[1].mux_rd_fall3_r_reg[1] ,
    \gen_mux_rd[1].mux_rd_rise3_r_reg[1] ,
    \gen_mux_rd[1].mux_rd_fall2_r_reg[1] ,
    \gen_mux_rd[1].mux_rd_rise2_r_reg[1] ,
    \gen_mux_rd[1].mux_rd_fall1_r_reg[1] ,
    \gen_mux_rd[1].mux_rd_rise1_r_reg[1] ,
    \gen_mux_rd[1].mux_rd_fall0_r_reg[1] ,
    \gen_mux_rd[1].mux_rd_rise0_r_reg[1] ,
    \gen_mux_rd[2].mux_rd_fall3_r_reg[2] ,
    \gen_mux_rd[2].mux_rd_rise3_r_reg[2] ,
    \gen_mux_rd[2].mux_rd_fall2_r_reg[2] ,
    \gen_mux_rd[2].mux_rd_rise2_r_reg[2] ,
    \gen_mux_rd[2].mux_rd_fall1_r_reg[2] ,
    \gen_mux_rd[2].mux_rd_rise1_r_reg[2] ,
    \gen_mux_rd[2].mux_rd_fall0_r_reg[2] ,
    \gen_mux_rd[2].mux_rd_rise0_r_reg[2] ,
    \gen_mux_rd[4].mux_rd_fall3_r_reg[4] ,
    \gen_mux_rd[4].mux_rd_rise3_r_reg[4] ,
    \gen_mux_rd[4].mux_rd_fall2_r_reg[4] ,
    \gen_mux_rd[4].mux_rd_rise2_r_reg[4] ,
    \gen_mux_rd[4].mux_rd_fall1_r_reg[4] ,
    \gen_mux_rd[4].mux_rd_rise1_r_reg[4] ,
    \gen_mux_rd[4].mux_rd_fall0_r_reg[4] ,
    \gen_mux_rd[4].mux_rd_rise0_r_reg[4] ,
    \gen_mux_rd[7].mux_rd_fall3_r_reg[7] ,
    \gen_mux_rd[7].mux_rd_rise3_r_reg[7] ,
    \gen_mux_rd[7].mux_rd_fall2_r_reg[7] ,
    \gen_mux_rd[7].mux_rd_rise2_r_reg[7] ,
    \gen_mux_rd[7].mux_rd_fall1_r_reg[7] ,
    \gen_mux_rd[7].mux_rd_rise1_r_reg[7] ,
    \gen_mux_rd[7].mux_rd_fall0_r_reg[7] ,
    \gen_mux_rd[7].mux_rd_rise0_r_reg[7] ,
    \gen_mux_rd[0].mux_rd_fall3_r_reg[0] ,
    \gen_mux_rd[0].mux_rd_rise3_r_reg[0] ,
    \gen_mux_rd[0].mux_rd_fall2_r_reg[0] ,
    \gen_mux_rd[0].mux_rd_rise2_r_reg[0] ,
    \gen_mux_rd[0].mux_rd_fall1_r_reg[0] ,
    \gen_mux_rd[0].mux_rd_rise1_r_reg[0] ,
    \gen_mux_rd[0].mux_rd_fall0_r_reg[0] ,
    \gen_mux_rd[0].mux_rd_rise0_r_reg[0] ,
    \gen_mux_rd[5].mux_rd_fall3_r_reg[5] ,
    \gen_mux_rd[5].mux_rd_rise3_r_reg[5] ,
    \gen_mux_rd[5].mux_rd_fall2_r_reg[5] ,
    \gen_mux_rd[5].mux_rd_rise2_r_reg[5] ,
    \gen_mux_rd[5].mux_rd_fall1_r_reg[5] ,
    \gen_mux_rd[5].mux_rd_rise1_r_reg[5] ,
    \gen_mux_rd[5].mux_rd_fall0_r_reg[5] ,
    \gen_mux_rd[5].mux_rd_rise0_r_reg[5] ,
    store_sr_req_r_reg,
    \pi_rdval_cnt_reg[5] ,
    phy_rddata_en,
    p_128_in,
    rd_data_en,
    \read_fifo.fifo_out_data_r_reg[6] ,
    \read_fifo.tail_r_reg[0] ,
    in0,
    phy_mc_data_full,
    wr_en_2,
    wr_en_3,
    phy_mc_cmd_full,
    wr_en_4,
    \wr_ptr_reg[1]_0 ,
    \wr_ptr_timing_reg[2] ,
    \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall3_r_reg[5] ,
    \wr_ptr_timing_reg[2]_0 ,
    \wr_ptr_reg[1]_1 ,
    \wr_ptr_reg[1]_2 ,
    \wr_ptr_timing_reg[2]_1 ,
    p_1_in,
    \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall3_r_reg[6] ,
    \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise3_r_reg[6] ,
    \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall2_r_reg[6] ,
    \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise2_r_reg[6] ,
    \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall1_r_reg[6] ,
    \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise1_r_reg[6] ,
    \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall0_r_reg[6] ,
    \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise0_r_reg[6] ,
    \gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall3_r_reg[3] ,
    \gen_pat_match_div4.gen_pat_match[3].pat_match_rise3_r_reg[3] ,
    \gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall2_r_reg[3] ,
    \gen_mux_rd_div4.gen_mux_rd[3].mux_rd_rise2_r_reg[3] ,
    \gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall1_r_reg[3] ,
    \gen_mux_rd_div4.gen_mux_rd[3].mux_rd_rise1_r_reg[3] ,
    \gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall0_r_reg[3] ,
    \gen_mux_rd_div4.gen_mux_rd[3].mux_rd_rise0_r_reg[3] ,
    \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall3_r_reg[1] ,
    \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise3_r_reg[1] ,
    \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall2_r_reg[1] ,
    \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise2_r_reg[1] ,
    \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall1_r_reg[1] ,
    \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise1_r_reg[1] ,
    \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall0_r_reg[1] ,
    \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise0_r_reg[1] ,
    \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall3_r_reg[2] ,
    \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise3_r_reg[2] ,
    \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall2_r_reg[2] ,
    \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise2_r_reg[2] ,
    \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall1_r_reg[2] ,
    \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise1_r_reg[2] ,
    \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall0_r_reg[2] ,
    \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise0_r_reg[2] ,
    \gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall3_r_reg[4] ,
    \gen_mux_rd_div4.gen_mux_rd[4].mux_rd_rise3_r_reg[4] ,
    \gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall2_r_reg[4] ,
    \gen_pat_match_div4.gen_pat_match[4].pat_match_rise2_r_reg[4] ,
    \gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall1_r_reg[4] ,
    \gen_mux_rd_div4.gen_mux_rd[4].mux_rd_rise1_r_reg[4] ,
    \gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall0_r_reg[4] ,
    \gen_mux_rd_div4.gen_mux_rd[4].mux_rd_rise0_r_reg[4] ,
    \gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall3_r_reg[7] ,
    \gen_pat_match_div4.gen_pat_match[7].pat_match_rise3_r_reg[7] ,
    \gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall2_r_reg[7] ,
    \gen_mux_rd_div4.gen_mux_rd[7].mux_rd_rise2_r_reg[7] ,
    \gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall1_r_reg[7] ,
    \gen_mux_rd_div4.gen_mux_rd[7].mux_rd_rise1_r_reg[7] ,
    \gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall0_r_reg[7] ,
    \gen_mux_rd_div4.gen_mux_rd[7].mux_rd_rise0_r_reg[7] ,
    \gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall3_r_reg[0] ,
    \gen_mux_rd_div4.gen_mux_rd[0].mux_rd_rise3_r_reg[0] ,
    \gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall2_r_reg[0] ,
    \gen_pat_match_div4.gen_pat_match[0].pat_match_rise2_r_reg[0] ,
    \gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall1_r_reg[0] ,
    \gen_mux_rd_div4.gen_mux_rd[0].mux_rd_rise1_r_reg[0] ,
    \gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall0_r_reg[0] ,
    \gen_mux_rd_div4.gen_mux_rd[0].mux_rd_rise0_r_reg[0] ,
    \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall3_r_reg[5]_0 ,
    \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise3_r_reg[5] ,
    \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall2_r_reg[5] ,
    \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise2_r_reg[5] ,
    \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall1_r_reg[5] ,
    \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise1_r_reg[5] ,
    \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall0_r_reg[5] ,
    \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise0_r_reg[5] ,
    ddr2_dq,
    ddr2_dqs_p,
    ddr2_dqs_n,
    \gen_byte_sel_div2.calib_in_common_reg ,
    \calib_sel_reg[1] ,
    \gen_byte_sel_div2.calib_in_common_reg_0 ,
    \gen_byte_sel_div2.calib_in_common_reg_1 ,
    freq_refclk,
    mem_refclk,
    \gen_byte_sel_div2.calib_in_common_reg_2 ,
    sync_pulse,
    sys_rst,
    COUNTERLOADVAL,
    \gen_byte_sel_div2.calib_in_common_reg_3 ,
    \gen_byte_sel_div2.calib_in_common_reg_4 ,
    \gen_byte_sel_div2.calib_in_common_reg_5 ,
    D1,
    D2,
    D3,
    D4,
    D5,
    D6,
    D7,
    D8,
    D9,
    \gen_byte_sel_div2.calib_in_common_reg_6 ,
    idelay_inc,
    LD0,
    CLKB0,
    ififo_rst_reg0,
    ofifo_rst_reg0,
    \gen_byte_sel_div2.calib_in_common_reg_7 ,
    \calib_zero_ctrl_reg[0] ,
    \gen_byte_sel_div2.calib_in_common_reg_8 ,
    \gen_byte_sel_div2.calib_in_common_reg_9 ,
    \gen_no_mirror.div_clk_loop[0].phy_address_reg[12] ,
    \gen_no_mirror.div_clk_loop[0].phy_address_reg[2] ,
    \gen_no_mirror.div_clk_loop[0].phy_address_reg[3] ,
    init_calib_complete_reg_rep__5,
    \cmd_pipe_plus.mc_ras_n_reg[2] ,
    \gen_no_mirror.div_clk_loop[0].phy_address_reg[10] ,
    \gen_no_mirror.div_clk_loop[0].phy_bank_reg[0] ,
    \gen_no_mirror.div_clk_loop[0].phy_address_reg[1] ,
    \gen_no_mirror.div_clk_loop[0].phy_address_reg[5] ,
    \gen_no_mirror.div_clk_loop[0].phy_address_reg[9] ,
    \gen_byte_sel_div2.calib_in_common_reg_10 ,
    \calib_sel_reg[1]_0 ,
    \gen_byte_sel_div2.calib_in_common_reg_11 ,
    \gen_byte_sel_div2.calib_in_common_reg_12 ,
    \gen_byte_sel_div2.calib_in_common_reg_13 ,
    \calib_zero_inputs_reg[0] ,
    \gen_byte_sel_div2.calib_in_common_reg_14 ,
    \gen_byte_sel_div2.calib_in_common_reg_15 ,
    \gen_byte_sel_div2.calib_in_common_reg_16 ,
    D0,
    \write_buffer.wr_buf_out_data_reg[120] ,
    \write_buffer.wr_buf_out_data_reg[127] ,
    \write_buffer.wr_buf_out_data_reg[124] ,
    \write_buffer.wr_buf_out_data_reg[122] ,
    \write_buffer.wr_buf_out_data_reg[121] ,
    \write_buffer.wr_buf_out_data_reg[123] ,
    \write_buffer.wr_buf_out_data_reg[126] ,
    init_calib_complete_reg_rep__5_0,
    \gen_byte_sel_div2.calib_in_common_reg_17 ,
    LD0_0,
    CLKB0_5,
    ififo_rst_reg0_1,
    ofifo_rst_reg0_2,
    pll_locked,
    phy_read_calib,
    rstdiv0_sync_r1_reg_rep,
    RST0,
    SR,
    idle,
    calib_ctl_wren_reg,
    calib_ctl_wren_reg_0,
    calib_ctl_wren_reg_1,
    calib_ctl_wren_reg_2,
    \gen_no_mirror.div_clk_loop[0].phy_address_reg[8] ,
    \gen_no_mirror.div_clk_loop[0].phy_address_reg[11] ,
    \gen_no_mirror.div_clk_loop[0].phy_address_reg[6] ,
    \gen_no_mirror.div_clk_loop[0].phy_address_reg[7] ,
    \cmd_pipe_plus.mc_we_n_reg[0] ,
    \cmd_pipe_plus.mc_cas_n_reg[0] ,
    \cmd_pipe_plus.mc_cke_reg[3] ,
    \cmd_pipe_plus.mc_cas_n_reg[0]_0 ,
    mux_wrdata_en,
    mux_cmd_wren,
    init_complete_r1_timing_reg,
    mc_wrdata_en,
    init_calib_complete_reg_rep__8,
    calib_wrdata_en,
    \rd_ptr_reg[3] ,
    init_calib_complete_reg_rep__4,
    calib_cmd_wren,
    \rd_ptr_reg[3]_0 ,
    \rd_ptr_reg[3]_1 ,
    init_calib_complete_reg_rep,
    rstdiv0_sync_r1_reg_rep__11,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] ,
    \rd_mux_sel_r_reg[0] ,
    cnt_pwron_cke_done_r,
    p_0_in,
    tail_r,
    init_calib_complete_reg_rep__7,
    init_calib_complete_reg_rep__5_1,
    init_calib_complete_reg_rep__9,
    mc_we_n,
    mc_cs_n,
    mc_ras_n,
    mc_cas_n,
    rstdiv0_sync_r1_reg_rep__1,
    E,
    calib_ctl_wren_reg_3,
    calib_ctl_wren_reg_4,
    D,
    phy_dout,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79] ,
    calib_sel,
    \po_stg2_wrcal_cnt_reg[0] );
  output ddr2_cas_n;
  output ddr2_ras_n;
  output ddr2_we_n;
  output [1:0]out;
  output [1:0]pi_dqs_found_lanes;
  output \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ;
  output A_rst_primitives;
  output \rd_ptr_timing_reg[2] ;
  output \rd_ptr_timing_reg[2]_0 ;
  output \rd_ptr_timing_reg[2]_1 ;
  output \rd_ptr_timing_reg[2]_2 ;
  output \rd_ptr_timing_reg[2]_3 ;
  output \rd_ptr_timing_reg[2]_4 ;
  output \rd_ptr_timing_reg[2]_5 ;
  output \rd_ptr_timing_reg[2]_6 ;
  output [1:0]\rd_ptr_timing_reg[1] ;
  output \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 ;
  output \rd_ptr_timing_reg[2]_7 ;
  output \rd_ptr_timing_reg[2]_8 ;
  output \rd_ptr_timing_reg[2]_9 ;
  output \rd_ptr_timing_reg[2]_10 ;
  output phy_mc_ctl_full;
  output ref_dll_lock;
  output idelay_ld_rst;
  output [12:0]ddr2_addr;
  output [2:0]ddr2_ba;
  output [0:0]ddr2_cs_n;
  output [0:0]ddr2_odt;
  output [0:0]ddr2_cke;
  output [1:0]ddr2_dm;
  output phy_mc_go;
  output [1:0]ddr_ck_out;
  output [30:0]mem_out;
  output \my_empty_reg[1] ;
  output \read_fifo.tail_r_reg[1] ;
  output \my_empty_reg[1]_0 ;
  output \my_empty_reg[1]_1 ;
  output \my_empty_reg[1]_2 ;
  output wr_en;
  output \wr_ptr_reg[1] ;
  output \my_empty_reg[3] ;
  output \my_empty_reg[5] ;
  output \my_empty_reg[3]_0 ;
  output \my_empty_reg[5]_0 ;
  output \my_empty_reg[3]_1 ;
  output \my_empty_reg[5]_1 ;
  output \gen_mux_rd[6].mux_rd_fall3_r_reg[6] ;
  output [65:0]Q;
  output [127:0]in;
  output \gen_mux_rd[6].mux_rd_rise3_r_reg[6] ;
  output \gen_mux_rd[6].mux_rd_fall2_r_reg[6] ;
  output \gen_mux_rd[6].mux_rd_rise2_r_reg[6] ;
  output \gen_mux_rd[6].mux_rd_fall1_r_reg[6] ;
  output \gen_mux_rd[6].mux_rd_rise1_r_reg[6] ;
  output \gen_mux_rd[6].mux_rd_fall0_r_reg[6] ;
  output \gen_mux_rd[6].mux_rd_rise0_r_reg[6] ;
  output \gen_mux_rd[3].mux_rd_fall3_r_reg[3] ;
  output \gen_mux_rd[3].mux_rd_rise3_r_reg[3] ;
  output \gen_mux_rd[3].mux_rd_fall2_r_reg[3] ;
  output \gen_mux_rd[3].mux_rd_rise2_r_reg[3] ;
  output \gen_mux_rd[3].mux_rd_fall1_r_reg[3] ;
  output \gen_mux_rd[3].mux_rd_rise1_r_reg[3] ;
  output \gen_mux_rd[3].mux_rd_fall0_r_reg[3] ;
  output \gen_mux_rd[3].mux_rd_rise0_r_reg[3] ;
  output \gen_mux_rd[1].mux_rd_fall3_r_reg[1] ;
  output \gen_mux_rd[1].mux_rd_rise3_r_reg[1] ;
  output \gen_mux_rd[1].mux_rd_fall2_r_reg[1] ;
  output \gen_mux_rd[1].mux_rd_rise2_r_reg[1] ;
  output \gen_mux_rd[1].mux_rd_fall1_r_reg[1] ;
  output \gen_mux_rd[1].mux_rd_rise1_r_reg[1] ;
  output \gen_mux_rd[1].mux_rd_fall0_r_reg[1] ;
  output \gen_mux_rd[1].mux_rd_rise0_r_reg[1] ;
  output \gen_mux_rd[2].mux_rd_fall3_r_reg[2] ;
  output \gen_mux_rd[2].mux_rd_rise3_r_reg[2] ;
  output \gen_mux_rd[2].mux_rd_fall2_r_reg[2] ;
  output \gen_mux_rd[2].mux_rd_rise2_r_reg[2] ;
  output \gen_mux_rd[2].mux_rd_fall1_r_reg[2] ;
  output \gen_mux_rd[2].mux_rd_rise1_r_reg[2] ;
  output \gen_mux_rd[2].mux_rd_fall0_r_reg[2] ;
  output \gen_mux_rd[2].mux_rd_rise0_r_reg[2] ;
  output \gen_mux_rd[4].mux_rd_fall3_r_reg[4] ;
  output \gen_mux_rd[4].mux_rd_rise3_r_reg[4] ;
  output \gen_mux_rd[4].mux_rd_fall2_r_reg[4] ;
  output \gen_mux_rd[4].mux_rd_rise2_r_reg[4] ;
  output \gen_mux_rd[4].mux_rd_fall1_r_reg[4] ;
  output \gen_mux_rd[4].mux_rd_rise1_r_reg[4] ;
  output \gen_mux_rd[4].mux_rd_fall0_r_reg[4] ;
  output \gen_mux_rd[4].mux_rd_rise0_r_reg[4] ;
  output \gen_mux_rd[7].mux_rd_fall3_r_reg[7] ;
  output \gen_mux_rd[7].mux_rd_rise3_r_reg[7] ;
  output \gen_mux_rd[7].mux_rd_fall2_r_reg[7] ;
  output \gen_mux_rd[7].mux_rd_rise2_r_reg[7] ;
  output \gen_mux_rd[7].mux_rd_fall1_r_reg[7] ;
  output \gen_mux_rd[7].mux_rd_rise1_r_reg[7] ;
  output \gen_mux_rd[7].mux_rd_fall0_r_reg[7] ;
  output \gen_mux_rd[7].mux_rd_rise0_r_reg[7] ;
  output \gen_mux_rd[0].mux_rd_fall3_r_reg[0] ;
  output \gen_mux_rd[0].mux_rd_rise3_r_reg[0] ;
  output \gen_mux_rd[0].mux_rd_fall2_r_reg[0] ;
  output \gen_mux_rd[0].mux_rd_rise2_r_reg[0] ;
  output \gen_mux_rd[0].mux_rd_fall1_r_reg[0] ;
  output \gen_mux_rd[0].mux_rd_rise1_r_reg[0] ;
  output \gen_mux_rd[0].mux_rd_fall0_r_reg[0] ;
  output \gen_mux_rd[0].mux_rd_rise0_r_reg[0] ;
  output \gen_mux_rd[5].mux_rd_fall3_r_reg[5] ;
  output \gen_mux_rd[5].mux_rd_rise3_r_reg[5] ;
  output \gen_mux_rd[5].mux_rd_fall2_r_reg[5] ;
  output \gen_mux_rd[5].mux_rd_rise2_r_reg[5] ;
  output \gen_mux_rd[5].mux_rd_fall1_r_reg[5] ;
  output \gen_mux_rd[5].mux_rd_rise1_r_reg[5] ;
  output \gen_mux_rd[5].mux_rd_fall0_r_reg[5] ;
  output \gen_mux_rd[5].mux_rd_rise0_r_reg[5] ;
  output store_sr_req_r_reg;
  output [5:0]\pi_rdval_cnt_reg[5] ;
  output phy_rddata_en;
  output p_128_in;
  output rd_data_en;
  output \read_fifo.fifo_out_data_r_reg[6] ;
  output \read_fifo.tail_r_reg[0] ;
  output in0;
  output phy_mc_data_full;
  output wr_en_2;
  output wr_en_3;
  output phy_mc_cmd_full;
  output wr_en_4;
  output \wr_ptr_reg[1]_0 ;
  output [3:0]\wr_ptr_timing_reg[2] ;
  output [67:0]\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall3_r_reg[5] ;
  output [3:0]\wr_ptr_timing_reg[2]_0 ;
  output \wr_ptr_reg[1]_1 ;
  output \wr_ptr_reg[1]_2 ;
  output [3:0]\wr_ptr_timing_reg[2]_1 ;
  output p_1_in;
  output \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall3_r_reg[6] ;
  output \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise3_r_reg[6] ;
  output \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall2_r_reg[6] ;
  output \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise2_r_reg[6] ;
  output \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall1_r_reg[6] ;
  output \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise1_r_reg[6] ;
  output \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall0_r_reg[6] ;
  output \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise0_r_reg[6] ;
  output \gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall3_r_reg[3] ;
  output \gen_pat_match_div4.gen_pat_match[3].pat_match_rise3_r_reg[3] ;
  output \gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall2_r_reg[3] ;
  output \gen_mux_rd_div4.gen_mux_rd[3].mux_rd_rise2_r_reg[3] ;
  output \gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall1_r_reg[3] ;
  output \gen_mux_rd_div4.gen_mux_rd[3].mux_rd_rise1_r_reg[3] ;
  output \gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall0_r_reg[3] ;
  output \gen_mux_rd_div4.gen_mux_rd[3].mux_rd_rise0_r_reg[3] ;
  output \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall3_r_reg[1] ;
  output \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise3_r_reg[1] ;
  output \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall2_r_reg[1] ;
  output \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise2_r_reg[1] ;
  output \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall1_r_reg[1] ;
  output \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise1_r_reg[1] ;
  output \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall0_r_reg[1] ;
  output \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise0_r_reg[1] ;
  output \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall3_r_reg[2] ;
  output \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise3_r_reg[2] ;
  output \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall2_r_reg[2] ;
  output \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise2_r_reg[2] ;
  output \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall1_r_reg[2] ;
  output \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise1_r_reg[2] ;
  output \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall0_r_reg[2] ;
  output \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise0_r_reg[2] ;
  output \gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall3_r_reg[4] ;
  output \gen_mux_rd_div4.gen_mux_rd[4].mux_rd_rise3_r_reg[4] ;
  output \gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall2_r_reg[4] ;
  output \gen_pat_match_div4.gen_pat_match[4].pat_match_rise2_r_reg[4] ;
  output \gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall1_r_reg[4] ;
  output \gen_mux_rd_div4.gen_mux_rd[4].mux_rd_rise1_r_reg[4] ;
  output \gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall0_r_reg[4] ;
  output \gen_mux_rd_div4.gen_mux_rd[4].mux_rd_rise0_r_reg[4] ;
  output \gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall3_r_reg[7] ;
  output \gen_pat_match_div4.gen_pat_match[7].pat_match_rise3_r_reg[7] ;
  output \gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall2_r_reg[7] ;
  output \gen_mux_rd_div4.gen_mux_rd[7].mux_rd_rise2_r_reg[7] ;
  output \gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall1_r_reg[7] ;
  output \gen_mux_rd_div4.gen_mux_rd[7].mux_rd_rise1_r_reg[7] ;
  output \gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall0_r_reg[7] ;
  output \gen_mux_rd_div4.gen_mux_rd[7].mux_rd_rise0_r_reg[7] ;
  output \gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall3_r_reg[0] ;
  output \gen_mux_rd_div4.gen_mux_rd[0].mux_rd_rise3_r_reg[0] ;
  output \gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall2_r_reg[0] ;
  output \gen_pat_match_div4.gen_pat_match[0].pat_match_rise2_r_reg[0] ;
  output \gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall1_r_reg[0] ;
  output \gen_mux_rd_div4.gen_mux_rd[0].mux_rd_rise1_r_reg[0] ;
  output \gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall0_r_reg[0] ;
  output \gen_mux_rd_div4.gen_mux_rd[0].mux_rd_rise0_r_reg[0] ;
  output \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall3_r_reg[5]_0 ;
  output \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise3_r_reg[5] ;
  output \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall2_r_reg[5] ;
  output \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise2_r_reg[5] ;
  output \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall1_r_reg[5] ;
  output \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise1_r_reg[5] ;
  output \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall0_r_reg[5] ;
  output \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise0_r_reg[5] ;
  inout [15:0]ddr2_dq;
  inout [1:0]ddr2_dqs_p;
  inout [1:0]ddr2_dqs_n;
  input \gen_byte_sel_div2.calib_in_common_reg ;
  input \calib_sel_reg[1] ;
  input \gen_byte_sel_div2.calib_in_common_reg_0 ;
  input \gen_byte_sel_div2.calib_in_common_reg_1 ;
  input freq_refclk;
  input mem_refclk;
  input \gen_byte_sel_div2.calib_in_common_reg_2 ;
  input sync_pulse;
  input sys_rst;
  input [5:0]COUNTERLOADVAL;
  input \gen_byte_sel_div2.calib_in_common_reg_3 ;
  input \gen_byte_sel_div2.calib_in_common_reg_4 ;
  input \gen_byte_sel_div2.calib_in_common_reg_5 ;
  input [7:0]D1;
  input [7:0]D2;
  input [7:0]D3;
  input [7:0]D4;
  input [7:0]D5;
  input [7:0]D6;
  input [7:0]D7;
  input [7:0]D8;
  input [7:0]D9;
  input \gen_byte_sel_div2.calib_in_common_reg_6 ;
  input idelay_inc;
  input LD0;
  input CLKB0;
  input ififo_rst_reg0;
  input ofifo_rst_reg0;
  input \gen_byte_sel_div2.calib_in_common_reg_7 ;
  input \calib_zero_ctrl_reg[0] ;
  input \gen_byte_sel_div2.calib_in_common_reg_8 ;
  input \gen_byte_sel_div2.calib_in_common_reg_9 ;
  input [3:0]\gen_no_mirror.div_clk_loop[0].phy_address_reg[12] ;
  input [3:0]\gen_no_mirror.div_clk_loop[0].phy_address_reg[2] ;
  input [3:0]\gen_no_mirror.div_clk_loop[0].phy_address_reg[3] ;
  input [3:0]init_calib_complete_reg_rep__5;
  input [2:0]\cmd_pipe_plus.mc_ras_n_reg[2] ;
  input [7:0]\gen_no_mirror.div_clk_loop[0].phy_address_reg[10] ;
  input [7:0]\gen_no_mirror.div_clk_loop[0].phy_bank_reg[0] ;
  input [3:0]\gen_no_mirror.div_clk_loop[0].phy_address_reg[1] ;
  input [3:0]\gen_no_mirror.div_clk_loop[0].phy_address_reg[5] ;
  input [3:0]\gen_no_mirror.div_clk_loop[0].phy_address_reg[9] ;
  input \gen_byte_sel_div2.calib_in_common_reg_10 ;
  input \calib_sel_reg[1]_0 ;
  input \gen_byte_sel_div2.calib_in_common_reg_11 ;
  input \gen_byte_sel_div2.calib_in_common_reg_12 ;
  input \gen_byte_sel_div2.calib_in_common_reg_13 ;
  input [5:0]\calib_zero_inputs_reg[0] ;
  input \gen_byte_sel_div2.calib_in_common_reg_14 ;
  input \gen_byte_sel_div2.calib_in_common_reg_15 ;
  input \gen_byte_sel_div2.calib_in_common_reg_16 ;
  input [7:0]D0;
  input [7:0]\write_buffer.wr_buf_out_data_reg[120] ;
  input [7:0]\write_buffer.wr_buf_out_data_reg[127] ;
  input [7:0]\write_buffer.wr_buf_out_data_reg[124] ;
  input [7:0]\write_buffer.wr_buf_out_data_reg[122] ;
  input [7:0]\write_buffer.wr_buf_out_data_reg[121] ;
  input [7:0]\write_buffer.wr_buf_out_data_reg[123] ;
  input [7:0]\write_buffer.wr_buf_out_data_reg[126] ;
  input [7:0]init_calib_complete_reg_rep__5_0;
  input \gen_byte_sel_div2.calib_in_common_reg_17 ;
  input LD0_0;
  input CLKB0_5;
  input ififo_rst_reg0_1;
  input ofifo_rst_reg0_2;
  input pll_locked;
  input phy_read_calib;
  input rstdiv0_sync_r1_reg_rep;
  input RST0;
  input [0:0]SR;
  input idle;
  input calib_ctl_wren_reg;
  input calib_ctl_wren_reg_0;
  input calib_ctl_wren_reg_1;
  input calib_ctl_wren_reg_2;
  input [3:0]\gen_no_mirror.div_clk_loop[0].phy_address_reg[8] ;
  input [3:0]\gen_no_mirror.div_clk_loop[0].phy_address_reg[11] ;
  input [3:0]\gen_no_mirror.div_clk_loop[0].phy_address_reg[6] ;
  input [7:0]\gen_no_mirror.div_clk_loop[0].phy_address_reg[7] ;
  input [4:0]\cmd_pipe_plus.mc_we_n_reg[0] ;
  input [0:0]\cmd_pipe_plus.mc_cas_n_reg[0] ;
  input [3:0]\cmd_pipe_plus.mc_cke_reg[3] ;
  input [0:0]\cmd_pipe_plus.mc_cas_n_reg[0]_0 ;
  input mux_wrdata_en;
  input mux_cmd_wren;
  input init_complete_r1_timing_reg;
  input mc_wrdata_en;
  input init_calib_complete_reg_rep__8;
  input calib_wrdata_en;
  input [32:0]\rd_ptr_reg[3] ;
  input init_calib_complete_reg_rep__4;
  input calib_cmd_wren;
  input [7:0]\rd_ptr_reg[3]_0 ;
  input [7:0]\rd_ptr_reg[3]_1 ;
  input init_calib_complete_reg_rep;
  input rstdiv0_sync_r1_reg_rep__11;
  input [63:0]\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] ;
  input \rd_mux_sel_r_reg[0] ;
  input cnt_pwron_cke_done_r;
  input p_0_in;
  input [0:0]tail_r;
  input init_calib_complete_reg_rep__7;
  input init_calib_complete_reg_rep__5_1;
  input init_calib_complete_reg_rep__9;
  input [1:0]mc_we_n;
  input [0:0]mc_cs_n;
  input [0:0]mc_ras_n;
  input [1:0]mc_cas_n;
  input [0:0]rstdiv0_sync_r1_reg_rep__1;
  input [0:0]E;
  input [0:0]calib_ctl_wren_reg_3;
  input [0:0]calib_ctl_wren_reg_4;
  input [10:0]D;
  input [31:0]phy_dout;
  input [63:0]\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79] ;
  input [0:0]calib_sel;
  input [0:0]\po_stg2_wrcal_cnt_reg[0] ;

  wire A_rst_primitives;
  wire CLKB0;
  wire CLKB0_5;
  wire [5:0]COUNTERLOADVAL;
  wire [10:0]D;
  wire [7:0]D0;
  wire [7:0]D1;
  wire [7:0]D2;
  wire [7:0]D3;
  wire [7:0]D4;
  wire [7:0]D5;
  wire [7:0]D6;
  wire [7:0]D7;
  wire [7:0]D8;
  wire [7:0]D9;
  wire [0:0]E;
  wire LD0;
  wire LD0_0;
  wire [65:0]Q;
  wire RST0;
  wire [0:0]SR;
  wire calib_cmd_wren;
  wire calib_ctl_wren_reg;
  wire calib_ctl_wren_reg_0;
  wire calib_ctl_wren_reg_1;
  wire calib_ctl_wren_reg_2;
  wire [0:0]calib_ctl_wren_reg_3;
  wire [0:0]calib_ctl_wren_reg_4;
  wire [0:0]calib_sel;
  wire \calib_sel_reg[1] ;
  wire \calib_sel_reg[1]_0 ;
  wire calib_wrdata_en;
  wire \calib_zero_ctrl_reg[0] ;
  wire [5:0]\calib_zero_inputs_reg[0] ;
  wire [0:0]\cmd_pipe_plus.mc_cas_n_reg[0] ;
  wire [0:0]\cmd_pipe_plus.mc_cas_n_reg[0]_0 ;
  wire [3:0]\cmd_pipe_plus.mc_cke_reg[3] ;
  wire [2:0]\cmd_pipe_plus.mc_ras_n_reg[2] ;
  wire [4:0]\cmd_pipe_plus.mc_we_n_reg[0] ;
  wire cnt_pwron_cke_done_r;
  wire [12:0]ddr2_addr;
  wire [2:0]ddr2_ba;
  wire ddr2_cas_n;
  wire [0:0]ddr2_cke;
  wire [0:0]ddr2_cs_n;
  wire [1:0]ddr2_dm;
  wire [15:0]ddr2_dq;
  wire [1:0]ddr2_dqs_n;
  wire [1:0]ddr2_dqs_p;
  wire [0:0]ddr2_odt;
  wire ddr2_ras_n;
  wire ddr2_we_n;
  wire [1:0]ddr_ck_out;
  wire \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ;
  wire \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 ;
  wire [63:0]\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] ;
  wire [63:0]\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79] ;
  wire freq_refclk;
  wire \gen_byte_sel_div2.calib_in_common_reg ;
  wire \gen_byte_sel_div2.calib_in_common_reg_0 ;
  wire \gen_byte_sel_div2.calib_in_common_reg_1 ;
  wire \gen_byte_sel_div2.calib_in_common_reg_10 ;
  wire \gen_byte_sel_div2.calib_in_common_reg_11 ;
  wire \gen_byte_sel_div2.calib_in_common_reg_12 ;
  wire \gen_byte_sel_div2.calib_in_common_reg_13 ;
  wire \gen_byte_sel_div2.calib_in_common_reg_14 ;
  wire \gen_byte_sel_div2.calib_in_common_reg_15 ;
  wire \gen_byte_sel_div2.calib_in_common_reg_16 ;
  wire \gen_byte_sel_div2.calib_in_common_reg_17 ;
  wire \gen_byte_sel_div2.calib_in_common_reg_2 ;
  wire \gen_byte_sel_div2.calib_in_common_reg_3 ;
  wire \gen_byte_sel_div2.calib_in_common_reg_4 ;
  wire \gen_byte_sel_div2.calib_in_common_reg_5 ;
  wire \gen_byte_sel_div2.calib_in_common_reg_6 ;
  wire \gen_byte_sel_div2.calib_in_common_reg_7 ;
  wire \gen_byte_sel_div2.calib_in_common_reg_8 ;
  wire \gen_byte_sel_div2.calib_in_common_reg_9 ;
  wire \gen_mux_rd[0].mux_rd_fall0_r_reg[0] ;
  wire \gen_mux_rd[0].mux_rd_fall1_r_reg[0] ;
  wire \gen_mux_rd[0].mux_rd_fall2_r_reg[0] ;
  wire \gen_mux_rd[0].mux_rd_fall3_r_reg[0] ;
  wire \gen_mux_rd[0].mux_rd_rise0_r_reg[0] ;
  wire \gen_mux_rd[0].mux_rd_rise1_r_reg[0] ;
  wire \gen_mux_rd[0].mux_rd_rise2_r_reg[0] ;
  wire \gen_mux_rd[0].mux_rd_rise3_r_reg[0] ;
  wire \gen_mux_rd[1].mux_rd_fall0_r_reg[1] ;
  wire \gen_mux_rd[1].mux_rd_fall1_r_reg[1] ;
  wire \gen_mux_rd[1].mux_rd_fall2_r_reg[1] ;
  wire \gen_mux_rd[1].mux_rd_fall3_r_reg[1] ;
  wire \gen_mux_rd[1].mux_rd_rise0_r_reg[1] ;
  wire \gen_mux_rd[1].mux_rd_rise1_r_reg[1] ;
  wire \gen_mux_rd[1].mux_rd_rise2_r_reg[1] ;
  wire \gen_mux_rd[1].mux_rd_rise3_r_reg[1] ;
  wire \gen_mux_rd[2].mux_rd_fall0_r_reg[2] ;
  wire \gen_mux_rd[2].mux_rd_fall1_r_reg[2] ;
  wire \gen_mux_rd[2].mux_rd_fall2_r_reg[2] ;
  wire \gen_mux_rd[2].mux_rd_fall3_r_reg[2] ;
  wire \gen_mux_rd[2].mux_rd_rise0_r_reg[2] ;
  wire \gen_mux_rd[2].mux_rd_rise1_r_reg[2] ;
  wire \gen_mux_rd[2].mux_rd_rise2_r_reg[2] ;
  wire \gen_mux_rd[2].mux_rd_rise3_r_reg[2] ;
  wire \gen_mux_rd[3].mux_rd_fall0_r_reg[3] ;
  wire \gen_mux_rd[3].mux_rd_fall1_r_reg[3] ;
  wire \gen_mux_rd[3].mux_rd_fall2_r_reg[3] ;
  wire \gen_mux_rd[3].mux_rd_fall3_r_reg[3] ;
  wire \gen_mux_rd[3].mux_rd_rise0_r_reg[3] ;
  wire \gen_mux_rd[3].mux_rd_rise1_r_reg[3] ;
  wire \gen_mux_rd[3].mux_rd_rise2_r_reg[3] ;
  wire \gen_mux_rd[3].mux_rd_rise3_r_reg[3] ;
  wire \gen_mux_rd[4].mux_rd_fall0_r_reg[4] ;
  wire \gen_mux_rd[4].mux_rd_fall1_r_reg[4] ;
  wire \gen_mux_rd[4].mux_rd_fall2_r_reg[4] ;
  wire \gen_mux_rd[4].mux_rd_fall3_r_reg[4] ;
  wire \gen_mux_rd[4].mux_rd_rise0_r_reg[4] ;
  wire \gen_mux_rd[4].mux_rd_rise1_r_reg[4] ;
  wire \gen_mux_rd[4].mux_rd_rise2_r_reg[4] ;
  wire \gen_mux_rd[4].mux_rd_rise3_r_reg[4] ;
  wire \gen_mux_rd[5].mux_rd_fall0_r_reg[5] ;
  wire \gen_mux_rd[5].mux_rd_fall1_r_reg[5] ;
  wire \gen_mux_rd[5].mux_rd_fall2_r_reg[5] ;
  wire \gen_mux_rd[5].mux_rd_fall3_r_reg[5] ;
  wire \gen_mux_rd[5].mux_rd_rise0_r_reg[5] ;
  wire \gen_mux_rd[5].mux_rd_rise1_r_reg[5] ;
  wire \gen_mux_rd[5].mux_rd_rise2_r_reg[5] ;
  wire \gen_mux_rd[5].mux_rd_rise3_r_reg[5] ;
  wire \gen_mux_rd[6].mux_rd_fall0_r_reg[6] ;
  wire \gen_mux_rd[6].mux_rd_fall1_r_reg[6] ;
  wire \gen_mux_rd[6].mux_rd_fall2_r_reg[6] ;
  wire \gen_mux_rd[6].mux_rd_fall3_r_reg[6] ;
  wire \gen_mux_rd[6].mux_rd_rise0_r_reg[6] ;
  wire \gen_mux_rd[6].mux_rd_rise1_r_reg[6] ;
  wire \gen_mux_rd[6].mux_rd_rise2_r_reg[6] ;
  wire \gen_mux_rd[6].mux_rd_rise3_r_reg[6] ;
  wire \gen_mux_rd[7].mux_rd_fall0_r_reg[7] ;
  wire \gen_mux_rd[7].mux_rd_fall1_r_reg[7] ;
  wire \gen_mux_rd[7].mux_rd_fall2_r_reg[7] ;
  wire \gen_mux_rd[7].mux_rd_fall3_r_reg[7] ;
  wire \gen_mux_rd[7].mux_rd_rise0_r_reg[7] ;
  wire \gen_mux_rd[7].mux_rd_rise1_r_reg[7] ;
  wire \gen_mux_rd[7].mux_rd_rise2_r_reg[7] ;
  wire \gen_mux_rd[7].mux_rd_rise3_r_reg[7] ;
  wire \gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall0_r_reg[0] ;
  wire \gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall1_r_reg[0] ;
  wire \gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall2_r_reg[0] ;
  wire \gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall3_r_reg[0] ;
  wire \gen_mux_rd_div4.gen_mux_rd[0].mux_rd_rise0_r_reg[0] ;
  wire \gen_mux_rd_div4.gen_mux_rd[0].mux_rd_rise1_r_reg[0] ;
  wire \gen_mux_rd_div4.gen_mux_rd[0].mux_rd_rise3_r_reg[0] ;
  wire \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall0_r_reg[1] ;
  wire \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall1_r_reg[1] ;
  wire \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall2_r_reg[1] ;
  wire \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall3_r_reg[1] ;
  wire \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise0_r_reg[1] ;
  wire \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise1_r_reg[1] ;
  wire \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise2_r_reg[1] ;
  wire \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise3_r_reg[1] ;
  wire \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall0_r_reg[2] ;
  wire \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall1_r_reg[2] ;
  wire \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall2_r_reg[2] ;
  wire \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall3_r_reg[2] ;
  wire \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise0_r_reg[2] ;
  wire \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise1_r_reg[2] ;
  wire \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise2_r_reg[2] ;
  wire \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise3_r_reg[2] ;
  wire \gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall0_r_reg[3] ;
  wire \gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall1_r_reg[3] ;
  wire \gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall2_r_reg[3] ;
  wire \gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall3_r_reg[3] ;
  wire \gen_mux_rd_div4.gen_mux_rd[3].mux_rd_rise0_r_reg[3] ;
  wire \gen_mux_rd_div4.gen_mux_rd[3].mux_rd_rise1_r_reg[3] ;
  wire \gen_mux_rd_div4.gen_mux_rd[3].mux_rd_rise2_r_reg[3] ;
  wire \gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall0_r_reg[4] ;
  wire \gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall1_r_reg[4] ;
  wire \gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall2_r_reg[4] ;
  wire \gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall3_r_reg[4] ;
  wire \gen_mux_rd_div4.gen_mux_rd[4].mux_rd_rise0_r_reg[4] ;
  wire \gen_mux_rd_div4.gen_mux_rd[4].mux_rd_rise1_r_reg[4] ;
  wire \gen_mux_rd_div4.gen_mux_rd[4].mux_rd_rise3_r_reg[4] ;
  wire \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall0_r_reg[5] ;
  wire \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall1_r_reg[5] ;
  wire \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall2_r_reg[5] ;
  wire [67:0]\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall3_r_reg[5] ;
  wire \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall3_r_reg[5]_0 ;
  wire \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise0_r_reg[5] ;
  wire \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise1_r_reg[5] ;
  wire \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise2_r_reg[5] ;
  wire \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise3_r_reg[5] ;
  wire \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall0_r_reg[6] ;
  wire \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall1_r_reg[6] ;
  wire \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall2_r_reg[6] ;
  wire \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall3_r_reg[6] ;
  wire \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise0_r_reg[6] ;
  wire \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise1_r_reg[6] ;
  wire \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise2_r_reg[6] ;
  wire \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise3_r_reg[6] ;
  wire \gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall0_r_reg[7] ;
  wire \gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall1_r_reg[7] ;
  wire \gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall2_r_reg[7] ;
  wire \gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall3_r_reg[7] ;
  wire \gen_mux_rd_div4.gen_mux_rd[7].mux_rd_rise0_r_reg[7] ;
  wire \gen_mux_rd_div4.gen_mux_rd[7].mux_rd_rise1_r_reg[7] ;
  wire \gen_mux_rd_div4.gen_mux_rd[7].mux_rd_rise2_r_reg[7] ;
  wire [7:0]\gen_no_mirror.div_clk_loop[0].phy_address_reg[10] ;
  wire [3:0]\gen_no_mirror.div_clk_loop[0].phy_address_reg[11] ;
  wire [3:0]\gen_no_mirror.div_clk_loop[0].phy_address_reg[12] ;
  wire [3:0]\gen_no_mirror.div_clk_loop[0].phy_address_reg[1] ;
  wire [3:0]\gen_no_mirror.div_clk_loop[0].phy_address_reg[2] ;
  wire [3:0]\gen_no_mirror.div_clk_loop[0].phy_address_reg[3] ;
  wire [3:0]\gen_no_mirror.div_clk_loop[0].phy_address_reg[5] ;
  wire [3:0]\gen_no_mirror.div_clk_loop[0].phy_address_reg[6] ;
  wire [7:0]\gen_no_mirror.div_clk_loop[0].phy_address_reg[7] ;
  wire [3:0]\gen_no_mirror.div_clk_loop[0].phy_address_reg[8] ;
  wire [3:0]\gen_no_mirror.div_clk_loop[0].phy_address_reg[9] ;
  wire [7:0]\gen_no_mirror.div_clk_loop[0].phy_bank_reg[0] ;
  wire \gen_pat_match_div4.gen_pat_match[0].pat_match_rise2_r_reg[0] ;
  wire \gen_pat_match_div4.gen_pat_match[3].pat_match_rise3_r_reg[3] ;
  wire \gen_pat_match_div4.gen_pat_match[4].pat_match_rise2_r_reg[4] ;
  wire \gen_pat_match_div4.gen_pat_match[7].pat_match_rise3_r_reg[7] ;
  wire idelay_inc;
  wire idelay_ld_rst;
  wire idle;
  wire ififo_rst_reg0;
  wire ififo_rst_reg0_1;
  wire [127:0]in;
  wire in0;
  wire init_calib_complete_reg_rep;
  wire init_calib_complete_reg_rep__4;
  wire [3:0]init_calib_complete_reg_rep__5;
  wire [7:0]init_calib_complete_reg_rep__5_0;
  wire init_calib_complete_reg_rep__5_1;
  wire init_calib_complete_reg_rep__7;
  wire init_calib_complete_reg_rep__8;
  wire init_calib_complete_reg_rep__9;
  wire init_complete_r1_timing_reg;
  wire [1:0]mc_cas_n;
  wire [0:0]mc_cs_n;
  wire [0:0]mc_ras_n;
  wire [1:0]mc_we_n;
  wire mc_wrdata_en;
  wire [28:1]mem_dq_in;
  wire [33:1]mem_dq_ts;
  wire [2:0]mem_dqs_in;
  wire [2:0]mem_dqs_out;
  wire [2:0]mem_dqs_ts;
  wire [30:0]mem_out;
  wire mem_refclk;
  wire mux_cmd_wren;
  wire mux_wrdata_en;
  wire \my_empty_reg[1] ;
  wire \my_empty_reg[1]_0 ;
  wire \my_empty_reg[1]_1 ;
  wire \my_empty_reg[1]_2 ;
  wire \my_empty_reg[3] ;
  wire \my_empty_reg[3]_0 ;
  wire \my_empty_reg[3]_1 ;
  wire \my_empty_reg[5] ;
  wire \my_empty_reg[5]_0 ;
  wire \my_empty_reg[5]_1 ;
  wire ofifo_rst_reg0;
  wire ofifo_rst_reg0_2;
  wire [1:0]out;
  wire out_addr_0;
  wire out_addr_1;
  wire out_addr_10;
  wire out_addr_11;
  wire out_addr_12;
  wire out_addr_2;
  wire out_addr_3;
  wire out_addr_4;
  wire out_addr_5;
  wire out_addr_6;
  wire out_addr_7;
  wire out_addr_8;
  wire out_addr_9;
  wire out_ba_0;
  wire out_ba_1;
  wire out_ba_2;
  wire out_cas_n;
  wire out_cke;
  wire out_cs_n;
  wire out_dm_0;
  wire out_dm_1;
  wire out_dq_0;
  wire out_dq_1;
  wire out_dq_10;
  wire out_dq_11;
  wire out_dq_12;
  wire out_dq_13;
  wire out_dq_14;
  wire out_dq_15;
  wire out_dq_2;
  wire out_dq_3;
  wire out_dq_4;
  wire out_dq_5;
  wire out_dq_6;
  wire out_dq_7;
  wire out_dq_8;
  wire out_dq_9;
  wire out_odt;
  wire out_ras_n;
  wire out_we_n;
  wire p_0_in;
  wire p_128_in;
  wire p_1_in;
  wire [24:0]phy_ctl_wd_i1;
  wire [24:0]phy_ctl_wd_i2;
  wire phy_ctl_wr_i1;
  wire phy_ctl_wr_i2;
  wire [31:0]phy_dout;
  wire phy_mc_cmd_full;
  wire phy_mc_ctl_full;
  wire phy_mc_data_full;
  wire phy_mc_go;
  wire phy_rddata_en;
  wire phy_read_calib;
  wire [1:0]pi_dqs_found_lanes;
  wire [5:0]\pi_rdval_cnt_reg[5] ;
  wire pll_locked;
  wire [0:0]\po_stg2_wrcal_cnt_reg[0] ;
  wire rd_data_en;
  wire \rd_mux_sel_r_reg[0] ;
  wire [32:0]\rd_ptr_reg[3] ;
  wire [7:0]\rd_ptr_reg[3]_0 ;
  wire [7:0]\rd_ptr_reg[3]_1 ;
  wire [1:0]\rd_ptr_timing_reg[1] ;
  wire \rd_ptr_timing_reg[2] ;
  wire \rd_ptr_timing_reg[2]_0 ;
  wire \rd_ptr_timing_reg[2]_1 ;
  wire \rd_ptr_timing_reg[2]_10 ;
  wire \rd_ptr_timing_reg[2]_2 ;
  wire \rd_ptr_timing_reg[2]_3 ;
  wire \rd_ptr_timing_reg[2]_4 ;
  wire \rd_ptr_timing_reg[2]_5 ;
  wire \rd_ptr_timing_reg[2]_6 ;
  wire \rd_ptr_timing_reg[2]_7 ;
  wire \rd_ptr_timing_reg[2]_8 ;
  wire \rd_ptr_timing_reg[2]_9 ;
  wire \read_fifo.fifo_out_data_r_reg[6] ;
  wire \read_fifo.tail_r_reg[0] ;
  wire \read_fifo.tail_r_reg[1] ;
  wire ref_dll_lock;
  wire rstdiv0_sync_r1_reg_rep;
  wire [0:0]rstdiv0_sync_r1_reg_rep__1;
  wire rstdiv0_sync_r1_reg_rep__11;
  wire store_sr_req_r_reg;
  wire sync_pulse;
  wire sys_rst;
  wire [0:0]tail_r;
  wire wr_en;
  wire wr_en_2;
  wire wr_en_3;
  wire wr_en_4;
  wire \wr_ptr_reg[1] ;
  wire \wr_ptr_reg[1]_0 ;
  wire \wr_ptr_reg[1]_1 ;
  wire \wr_ptr_reg[1]_2 ;
  wire [3:0]\wr_ptr_timing_reg[2] ;
  wire [3:0]\wr_ptr_timing_reg[2]_0 ;
  wire [3:0]\wr_ptr_timing_reg[2]_1 ;
  wire [7:0]\write_buffer.wr_buf_out_data_reg[120] ;
  wire [7:0]\write_buffer.wr_buf_out_data_reg[121] ;
  wire [7:0]\write_buffer.wr_buf_out_data_reg[122] ;
  wire [7:0]\write_buffer.wr_buf_out_data_reg[123] ;
  wire [7:0]\write_buffer.wr_buf_out_data_reg[124] ;
  wire [7:0]\write_buffer.wr_buf_out_data_reg[126] ;
  wire [7:0]\write_buffer.wr_buf_out_data_reg[127] ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \cke_odt_thru_outfifo.gen_cke_obuf[0].u_cs_n_obuf 
       (.I(out_cke),
        .O(ddr2_cke));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \cke_odt_thru_outfifo.gen_odt_obuf.gen_odt_obuf[0].u_cs_n_obuf 
       (.I(out_odt),
        .O(ddr2_odt));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_addr_obuf[0].u_addr_obuf 
       (.I(out_addr_0),
        .O(ddr2_addr[0]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_addr_obuf[10].u_addr_obuf 
       (.I(out_addr_10),
        .O(ddr2_addr[10]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_addr_obuf[11].u_addr_obuf 
       (.I(out_addr_11),
        .O(ddr2_addr[11]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_addr_obuf[12].u_addr_obuf 
       (.I(out_addr_12),
        .O(ddr2_addr[12]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_addr_obuf[1].u_addr_obuf 
       (.I(out_addr_1),
        .O(ddr2_addr[1]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_addr_obuf[2].u_addr_obuf 
       (.I(out_addr_2),
        .O(ddr2_addr[2]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_addr_obuf[3].u_addr_obuf 
       (.I(out_addr_3),
        .O(ddr2_addr[3]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_addr_obuf[4].u_addr_obuf 
       (.I(out_addr_4),
        .O(ddr2_addr[4]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_addr_obuf[5].u_addr_obuf 
       (.I(out_addr_5),
        .O(ddr2_addr[5]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_addr_obuf[6].u_addr_obuf 
       (.I(out_addr_6),
        .O(ddr2_addr[6]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_addr_obuf[7].u_addr_obuf 
       (.I(out_addr_7),
        .O(ddr2_addr[7]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_addr_obuf[8].u_addr_obuf 
       (.I(out_addr_8),
        .O(ddr2_addr[8]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_addr_obuf[9].u_addr_obuf 
       (.I(out_addr_9),
        .O(ddr2_addr[9]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_bank_obuf[0].u_bank_obuf 
       (.I(out_ba_0),
        .O(ddr2_ba[0]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_bank_obuf[1].u_bank_obuf 
       (.I(out_ba_1),
        .O(ddr2_ba[1]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_bank_obuf[2].u_bank_obuf 
       (.I(out_ba_2),
        .O(ddr2_ba[2]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    \gen_cs_n_obuf.gen_cs_obuf[0].u_cs_n_obuf 
       (.I(out_cs_n),
        .O(ddr2_cs_n));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUFT #(
    .IOSTANDARD("DEFAULT")) 
    \gen_dm_obuf.loop_dm[0].u_dm_obuf 
       (.I(out_dm_0),
        .O(ddr2_dm[0]),
        .T(mem_dq_ts[2]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUFT #(
    .IOSTANDARD("DEFAULT")) 
    \gen_dm_obuf.loop_dm[1].u_dm_obuf 
       (.I(out_dm_1),
        .O(ddr2_dm[1]),
        .T(mem_dq_ts[33]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  IOBUF_INTERMDISABLE #(
    .IOSTANDARD("DEFAULT"),
    .SIM_DEVICE("7SERIES"),
    .USE_IBUFDISABLE("TRUE")) 
    \gen_dq_iobuf_HR.gen_dq_iobuf[0].u_iobuf_dq 
       (.I(out_dq_0),
        .IBUFDISABLE(idle),
        .INTERMDISABLE(idle),
        .IO(ddr2_dq[0]),
        .O(mem_dq_in[3]),
        .T(mem_dq_ts[3]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  IOBUF_INTERMDISABLE #(
    .IOSTANDARD("DEFAULT"),
    .SIM_DEVICE("7SERIES"),
    .USE_IBUFDISABLE("TRUE")) 
    \gen_dq_iobuf_HR.gen_dq_iobuf[10].u_iobuf_dq 
       (.I(out_dq_10),
        .IBUFDISABLE(idle),
        .INTERMDISABLE(idle),
        .IO(ddr2_dq[10]),
        .O(mem_dq_in[25]),
        .T(mem_dq_ts[29]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  IOBUF_INTERMDISABLE #(
    .IOSTANDARD("DEFAULT"),
    .SIM_DEVICE("7SERIES"),
    .USE_IBUFDISABLE("TRUE")) 
    \gen_dq_iobuf_HR.gen_dq_iobuf[11].u_iobuf_dq 
       (.I(out_dq_11),
        .IBUFDISABLE(idle),
        .INTERMDISABLE(idle),
        .IO(ddr2_dq[11]),
        .O(mem_dq_in[27]),
        .T(mem_dq_ts[31]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  IOBUF_INTERMDISABLE #(
    .IOSTANDARD("DEFAULT"),
    .SIM_DEVICE("7SERIES"),
    .USE_IBUFDISABLE("TRUE")) 
    \gen_dq_iobuf_HR.gen_dq_iobuf[12].u_iobuf_dq 
       (.I(out_dq_12),
        .IBUFDISABLE(idle),
        .INTERMDISABLE(idle),
        .IO(ddr2_dq[12]),
        .O(mem_dq_in[24]),
        .T(mem_dq_ts[28]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  IOBUF_INTERMDISABLE #(
    .IOSTANDARD("DEFAULT"),
    .SIM_DEVICE("7SERIES"),
    .USE_IBUFDISABLE("TRUE")) 
    \gen_dq_iobuf_HR.gen_dq_iobuf[13].u_iobuf_dq 
       (.I(out_dq_13),
        .IBUFDISABLE(idle),
        .INTERMDISABLE(idle),
        .IO(ddr2_dq[13]),
        .O(mem_dq_in[20]),
        .T(mem_dq_ts[24]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  IOBUF_INTERMDISABLE #(
    .IOSTANDARD("DEFAULT"),
    .SIM_DEVICE("7SERIES"),
    .USE_IBUFDISABLE("TRUE")) 
    \gen_dq_iobuf_HR.gen_dq_iobuf[14].u_iobuf_dq 
       (.I(out_dq_14),
        .IBUFDISABLE(idle),
        .INTERMDISABLE(idle),
        .IO(ddr2_dq[14]),
        .O(mem_dq_in[28]),
        .T(mem_dq_ts[32]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  IOBUF_INTERMDISABLE #(
    .IOSTANDARD("DEFAULT"),
    .SIM_DEVICE("7SERIES"),
    .USE_IBUFDISABLE("TRUE")) 
    \gen_dq_iobuf_HR.gen_dq_iobuf[15].u_iobuf_dq 
       (.I(out_dq_15),
        .IBUFDISABLE(idle),
        .INTERMDISABLE(idle),
        .IO(ddr2_dq[15]),
        .O(mem_dq_in[22]),
        .T(mem_dq_ts[26]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  IOBUF_INTERMDISABLE #(
    .IOSTANDARD("DEFAULT"),
    .SIM_DEVICE("7SERIES"),
    .USE_IBUFDISABLE("TRUE")) 
    \gen_dq_iobuf_HR.gen_dq_iobuf[1].u_iobuf_dq 
       (.I(out_dq_1),
        .IBUFDISABLE(idle),
        .INTERMDISABLE(idle),
        .IO(ddr2_dq[1]),
        .O(mem_dq_in[6]),
        .T(mem_dq_ts[6]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  IOBUF_INTERMDISABLE #(
    .IOSTANDARD("DEFAULT"),
    .SIM_DEVICE("7SERIES"),
    .USE_IBUFDISABLE("TRUE")) 
    \gen_dq_iobuf_HR.gen_dq_iobuf[2].u_iobuf_dq 
       (.I(out_dq_2),
        .IBUFDISABLE(idle),
        .INTERMDISABLE(idle),
        .IO(ddr2_dq[2]),
        .O(mem_dq_in[1]),
        .T(mem_dq_ts[1]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  IOBUF_INTERMDISABLE #(
    .IOSTANDARD("DEFAULT"),
    .SIM_DEVICE("7SERIES"),
    .USE_IBUFDISABLE("TRUE")) 
    \gen_dq_iobuf_HR.gen_dq_iobuf[3].u_iobuf_dq 
       (.I(out_dq_3),
        .IBUFDISABLE(idle),
        .INTERMDISABLE(idle),
        .IO(ddr2_dq[3]),
        .O(mem_dq_in[5]),
        .T(mem_dq_ts[5]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  IOBUF_INTERMDISABLE #(
    .IOSTANDARD("DEFAULT"),
    .SIM_DEVICE("7SERIES"),
    .USE_IBUFDISABLE("TRUE")) 
    \gen_dq_iobuf_HR.gen_dq_iobuf[4].u_iobuf_dq 
       (.I(out_dq_4),
        .IBUFDISABLE(idle),
        .INTERMDISABLE(idle),
        .IO(ddr2_dq[4]),
        .O(mem_dq_in[7]),
        .T(mem_dq_ts[7]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  IOBUF_INTERMDISABLE #(
    .IOSTANDARD("DEFAULT"),
    .SIM_DEVICE("7SERIES"),
    .USE_IBUFDISABLE("TRUE")) 
    \gen_dq_iobuf_HR.gen_dq_iobuf[5].u_iobuf_dq 
       (.I(out_dq_5),
        .IBUFDISABLE(idle),
        .INTERMDISABLE(idle),
        .IO(ddr2_dq[5]),
        .O(mem_dq_in[9]),
        .T(mem_dq_ts[9]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  IOBUF_INTERMDISABLE #(
    .IOSTANDARD("DEFAULT"),
    .SIM_DEVICE("7SERIES"),
    .USE_IBUFDISABLE("TRUE")) 
    \gen_dq_iobuf_HR.gen_dq_iobuf[6].u_iobuf_dq 
       (.I(out_dq_6),
        .IBUFDISABLE(idle),
        .INTERMDISABLE(idle),
        .IO(ddr2_dq[6]),
        .O(mem_dq_in[4]),
        .T(mem_dq_ts[4]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  IOBUF_INTERMDISABLE #(
    .IOSTANDARD("DEFAULT"),
    .SIM_DEVICE("7SERIES"),
    .USE_IBUFDISABLE("TRUE")) 
    \gen_dq_iobuf_HR.gen_dq_iobuf[7].u_iobuf_dq 
       (.I(out_dq_7),
        .IBUFDISABLE(idle),
        .INTERMDISABLE(idle),
        .IO(ddr2_dq[7]),
        .O(mem_dq_in[8]),
        .T(mem_dq_ts[8]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  IOBUF_INTERMDISABLE #(
    .IOSTANDARD("DEFAULT"),
    .SIM_DEVICE("7SERIES"),
    .USE_IBUFDISABLE("TRUE")) 
    \gen_dq_iobuf_HR.gen_dq_iobuf[8].u_iobuf_dq 
       (.I(out_dq_8),
        .IBUFDISABLE(idle),
        .INTERMDISABLE(idle),
        .IO(ddr2_dq[8]),
        .O(mem_dq_in[21]),
        .T(mem_dq_ts[25]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  IOBUF_INTERMDISABLE #(
    .IOSTANDARD("DEFAULT"),
    .SIM_DEVICE("7SERIES"),
    .USE_IBUFDISABLE("TRUE")) 
    \gen_dq_iobuf_HR.gen_dq_iobuf[9].u_iobuf_dq 
       (.I(out_dq_9),
        .IBUFDISABLE(idle),
        .INTERMDISABLE(idle),
        .IO(ddr2_dq[9]),
        .O(mem_dq_in[26]),
        .T(mem_dq_ts[30]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  IOBUFDS_INTERMDISABLE #(
    .DQS_BIAS("TRUE"),
    .IOSTANDARD("DEFAULT"),
    .SIM_DEVICE("7SERIES"),
    .USE_IBUFDISABLE("TRUE")) 
    \gen_dqs_iobuf_HR.gen_dqs_iobuf[0].gen_ddr2_or_low_dqs_diff.u_iobuf_dqs 
       (.I(mem_dqs_out[0]),
        .IBUFDISABLE(idle),
        .INTERMDISABLE(idle),
        .IO(ddr2_dqs_p[0]),
        .IOB(ddr2_dqs_n[0]),
        .O(mem_dqs_in[0]),
        .T(mem_dqs_ts[0]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  IOBUFDS_INTERMDISABLE #(
    .DQS_BIAS("TRUE"),
    .IOSTANDARD("DEFAULT"),
    .SIM_DEVICE("7SERIES"),
    .USE_IBUFDISABLE("TRUE")) 
    \gen_dqs_iobuf_HR.gen_dqs_iobuf[1].gen_ddr2_or_low_dqs_diff.u_iobuf_dqs 
       (.I(mem_dqs_out[2]),
        .IBUFDISABLE(idle),
        .INTERMDISABLE(idle),
        .IO(ddr2_dqs_p[1]),
        .IOB(ddr2_dqs_n[1]),
        .O(mem_dqs_in[2]),
        .T(mem_dqs_ts[2]));
  Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_ddr_of_pre_fifo \genblk24.phy_ctl_pre_fifo_0 
       (.E(E),
        .SR(SR),
        .calib_cmd_wren(calib_cmd_wren),
        .calib_ctl_wren_reg(calib_ctl_wren_reg),
        .init_calib_complete_reg_rep(init_calib_complete_reg_rep),
        .\my_empty_reg[3]_0 (\my_empty_reg[3] ),
        .\my_empty_reg[5]_0 (\my_empty_reg[5] ),
        .rstdiv0_sync_r1_reg_rep__1(rstdiv0_sync_r1_reg_rep__1),
        .rstdiv0_sync_r1_reg_rep__11(rstdiv0_sync_r1_reg_rep__11),
        .sys_rst(sys_rst));
  Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_ddr_of_pre_fifo__parameterized0 \genblk24.phy_ctl_pre_fifo_1 
       (.SR(SR),
        .calib_cmd_wren(calib_cmd_wren),
        .calib_ctl_wren_reg(calib_ctl_wren_reg_0),
        .calib_ctl_wren_reg_0(calib_ctl_wren_reg_3),
        .init_calib_complete_reg_rep(init_calib_complete_reg_rep),
        .\my_empty_reg[3]_0 (\my_empty_reg[3]_0 ),
        .\my_empty_reg[5]_0 (\my_empty_reg[5]_0 ),
        .rstdiv0_sync_r1_reg_rep__1(rstdiv0_sync_r1_reg_rep__1),
        .rstdiv0_sync_r1_reg_rep__11(rstdiv0_sync_r1_reg_rep__11),
        .sys_rst(sys_rst));
  Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_ddr_of_pre_fifo__parameterized1 \genblk24.phy_ctl_pre_fifo_2 
       (.SR(SR),
        .calib_cmd_wren(calib_cmd_wren),
        .calib_ctl_wren_reg(calib_ctl_wren_reg_1),
        .calib_ctl_wren_reg_0(calib_ctl_wren_reg_4),
        .init_calib_complete_reg_rep(init_calib_complete_reg_rep),
        .\my_empty_reg[3]_0 (\my_empty_reg[3]_1 ),
        .\my_empty_reg[5]_0 (\my_empty_reg[5]_1 ),
        .rstdiv0_sync_r1_reg_rep__1(rstdiv0_sync_r1_reg_rep__1),
        .rstdiv0_sync_r1_reg_rep__11(rstdiv0_sync_r1_reg_rep__11),
        .sys_rst(sys_rst));
  FDRE \phy_ctl_wd_i1_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(D[0]),
        .Q(phy_ctl_wd_i1[0]),
        .R(1'b0));
  FDRE \phy_ctl_wd_i1_reg[17] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(D[3]),
        .Q(phy_ctl_wd_i1[17]),
        .R(1'b0));
  FDRE \phy_ctl_wd_i1_reg[18] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(D[4]),
        .Q(phy_ctl_wd_i1[18]),
        .R(1'b0));
  FDRE \phy_ctl_wd_i1_reg[19] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(D[5]),
        .Q(phy_ctl_wd_i1[19]),
        .R(1'b0));
  FDRE \phy_ctl_wd_i1_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(D[1]),
        .Q(phy_ctl_wd_i1[1]),
        .R(1'b0));
  FDRE \phy_ctl_wd_i1_reg[20] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(D[6]),
        .Q(phy_ctl_wd_i1[20]),
        .R(1'b0));
  FDRE \phy_ctl_wd_i1_reg[21] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(D[7]),
        .Q(phy_ctl_wd_i1[21]),
        .R(1'b0));
  FDRE \phy_ctl_wd_i1_reg[22] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(D[8]),
        .Q(phy_ctl_wd_i1[22]),
        .R(1'b0));
  FDRE \phy_ctl_wd_i1_reg[23] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(D[9]),
        .Q(phy_ctl_wd_i1[23]),
        .R(1'b0));
  FDRE \phy_ctl_wd_i1_reg[24] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(D[10]),
        .Q(phy_ctl_wd_i1[24]),
        .R(1'b0));
  FDRE \phy_ctl_wd_i1_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(D[2]),
        .Q(phy_ctl_wd_i1[2]),
        .R(1'b0));
  FDRE \phy_ctl_wd_i2_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(phy_ctl_wd_i1[0]),
        .Q(phy_ctl_wd_i2[0]),
        .R(1'b0));
  FDRE \phy_ctl_wd_i2_reg[17] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(phy_ctl_wd_i1[17]),
        .Q(phy_ctl_wd_i2[17]),
        .R(1'b0));
  FDRE \phy_ctl_wd_i2_reg[18] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(phy_ctl_wd_i1[18]),
        .Q(phy_ctl_wd_i2[18]),
        .R(1'b0));
  FDRE \phy_ctl_wd_i2_reg[19] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(phy_ctl_wd_i1[19]),
        .Q(phy_ctl_wd_i2[19]),
        .R(1'b0));
  FDRE \phy_ctl_wd_i2_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(phy_ctl_wd_i1[1]),
        .Q(phy_ctl_wd_i2[1]),
        .R(1'b0));
  FDRE \phy_ctl_wd_i2_reg[20] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(phy_ctl_wd_i1[20]),
        .Q(phy_ctl_wd_i2[20]),
        .R(1'b0));
  FDRE \phy_ctl_wd_i2_reg[21] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(phy_ctl_wd_i1[21]),
        .Q(phy_ctl_wd_i2[21]),
        .R(1'b0));
  FDRE \phy_ctl_wd_i2_reg[22] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(phy_ctl_wd_i1[22]),
        .Q(phy_ctl_wd_i2[22]),
        .R(1'b0));
  FDRE \phy_ctl_wd_i2_reg[23] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(phy_ctl_wd_i1[23]),
        .Q(phy_ctl_wd_i2[23]),
        .R(1'b0));
  FDRE \phy_ctl_wd_i2_reg[24] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(phy_ctl_wd_i1[24]),
        .Q(phy_ctl_wd_i2[24]),
        .R(1'b0));
  FDRE \phy_ctl_wd_i2_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(phy_ctl_wd_i1[2]),
        .Q(phy_ctl_wd_i2[2]),
        .R(1'b0));
  FDRE phy_ctl_wr_i1_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(calib_ctl_wren_reg_2),
        .Q(phy_ctl_wr_i1),
        .R(1'b0));
  FDRE phy_ctl_wr_i2_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(phy_ctl_wr_i1),
        .Q(phy_ctl_wr_i2),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    u_cas_n_obuf
       (.I(out_cas_n),
        .O(ddr2_cas_n));
  Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_ddr_mc_phy u_ddr_mc_phy
       (.CLKB0(CLKB0),
        .CLKB0_5(CLKB0_5),
        .COUNTERLOADVAL(COUNTERLOADVAL),
        .D0(D0),
        .D1(D1),
        .D2(D2),
        .D3(D3),
        .D4(D4),
        .D5(D5),
        .D6(D6),
        .D7(D7),
        .D8(D8),
        .D9(D9),
        .LD0(LD0),
        .LD0_0(LD0_0),
        .Q({phy_ctl_wd_i2[24:17],phy_ctl_wd_i2[2:0]}),
        .RST0(RST0),
        .SR(SR),
        .calib_cmd_wren(calib_cmd_wren),
        .calib_sel(calib_sel),
        .\calib_sel_reg[1] (\calib_sel_reg[1] ),
        .\calib_sel_reg[1]_0 (\calib_sel_reg[1]_0 ),
        .calib_wrdata_en(calib_wrdata_en),
        .\calib_zero_ctrl_reg[0] (\calib_zero_ctrl_reg[0] ),
        .\calib_zero_inputs_reg[0] (\calib_zero_inputs_reg[0] ),
        .\cmd_pipe_plus.mc_cas_n_reg[0] (\cmd_pipe_plus.mc_cas_n_reg[0] ),
        .\cmd_pipe_plus.mc_cas_n_reg[0]_0 (\cmd_pipe_plus.mc_cas_n_reg[0]_0 ),
        .\cmd_pipe_plus.mc_cke_reg[3] (\cmd_pipe_plus.mc_cke_reg[3] ),
        .\cmd_pipe_plus.mc_ras_n_reg[2] (\cmd_pipe_plus.mc_ras_n_reg[2] ),
        .\cmd_pipe_plus.mc_we_n_reg[0] (\cmd_pipe_plus.mc_we_n_reg[0] ),
        .cnt_pwron_cke_done_r(cnt_pwron_cke_done_r),
        .ddr2_we_n({out_we_n,out_addr_7,out_cas_n,out_cke,out_cs_n,out_addr_4,out_odt,out_addr_6,out_addr_11,out_addr_8}),
        .ddr_ck_out(ddr_ck_out),
        .\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] (\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ),
        .\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 (\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79] ),
        .freq_refclk(freq_refclk),
        .\gen_byte_sel_div2.calib_in_common_reg (\gen_byte_sel_div2.calib_in_common_reg ),
        .\gen_byte_sel_div2.calib_in_common_reg_0 (\gen_byte_sel_div2.calib_in_common_reg_0 ),
        .\gen_byte_sel_div2.calib_in_common_reg_1 (\gen_byte_sel_div2.calib_in_common_reg_1 ),
        .\gen_byte_sel_div2.calib_in_common_reg_10 (\gen_byte_sel_div2.calib_in_common_reg_10 ),
        .\gen_byte_sel_div2.calib_in_common_reg_11 (\gen_byte_sel_div2.calib_in_common_reg_11 ),
        .\gen_byte_sel_div2.calib_in_common_reg_12 (\gen_byte_sel_div2.calib_in_common_reg_12 ),
        .\gen_byte_sel_div2.calib_in_common_reg_13 (\gen_byte_sel_div2.calib_in_common_reg_13 ),
        .\gen_byte_sel_div2.calib_in_common_reg_14 (\gen_byte_sel_div2.calib_in_common_reg_14 ),
        .\gen_byte_sel_div2.calib_in_common_reg_15 (\gen_byte_sel_div2.calib_in_common_reg_15 ),
        .\gen_byte_sel_div2.calib_in_common_reg_16 (\gen_byte_sel_div2.calib_in_common_reg_16 ),
        .\gen_byte_sel_div2.calib_in_common_reg_17 (\gen_byte_sel_div2.calib_in_common_reg_17 ),
        .\gen_byte_sel_div2.calib_in_common_reg_2 (\gen_byte_sel_div2.calib_in_common_reg_2 ),
        .\gen_byte_sel_div2.calib_in_common_reg_3 (\gen_byte_sel_div2.calib_in_common_reg_3 ),
        .\gen_byte_sel_div2.calib_in_common_reg_4 (\gen_byte_sel_div2.calib_in_common_reg_4 ),
        .\gen_byte_sel_div2.calib_in_common_reg_5 (\gen_byte_sel_div2.calib_in_common_reg_5 ),
        .\gen_byte_sel_div2.calib_in_common_reg_6 (\gen_byte_sel_div2.calib_in_common_reg_6 ),
        .\gen_byte_sel_div2.calib_in_common_reg_7 (\gen_byte_sel_div2.calib_in_common_reg_7 ),
        .\gen_byte_sel_div2.calib_in_common_reg_8 (\gen_byte_sel_div2.calib_in_common_reg_8 ),
        .\gen_byte_sel_div2.calib_in_common_reg_9 (\gen_byte_sel_div2.calib_in_common_reg_9 ),
        .\gen_mux_rd[0].mux_rd_fall0_r_reg[0] (\gen_mux_rd[0].mux_rd_fall0_r_reg[0] ),
        .\gen_mux_rd[0].mux_rd_fall1_r_reg[0] (\gen_mux_rd[0].mux_rd_fall1_r_reg[0] ),
        .\gen_mux_rd[0].mux_rd_fall2_r_reg[0] (\gen_mux_rd[0].mux_rd_fall2_r_reg[0] ),
        .\gen_mux_rd[0].mux_rd_fall3_r_reg[0] (\gen_mux_rd[0].mux_rd_fall3_r_reg[0] ),
        .\gen_mux_rd[0].mux_rd_rise0_r_reg[0] (\gen_mux_rd[0].mux_rd_rise0_r_reg[0] ),
        .\gen_mux_rd[0].mux_rd_rise1_r_reg[0] (\gen_mux_rd[0].mux_rd_rise1_r_reg[0] ),
        .\gen_mux_rd[0].mux_rd_rise2_r_reg[0] (\gen_mux_rd[0].mux_rd_rise2_r_reg[0] ),
        .\gen_mux_rd[0].mux_rd_rise3_r_reg[0] (\gen_mux_rd[0].mux_rd_rise3_r_reg[0] ),
        .\gen_mux_rd[1].mux_rd_fall0_r_reg[1] (\gen_mux_rd[1].mux_rd_fall0_r_reg[1] ),
        .\gen_mux_rd[1].mux_rd_fall1_r_reg[1] (\gen_mux_rd[1].mux_rd_fall1_r_reg[1] ),
        .\gen_mux_rd[1].mux_rd_fall2_r_reg[1] (\gen_mux_rd[1].mux_rd_fall2_r_reg[1] ),
        .\gen_mux_rd[1].mux_rd_fall3_r_reg[1] (\gen_mux_rd[1].mux_rd_fall3_r_reg[1] ),
        .\gen_mux_rd[1].mux_rd_rise0_r_reg[1] (\gen_mux_rd[1].mux_rd_rise0_r_reg[1] ),
        .\gen_mux_rd[1].mux_rd_rise1_r_reg[1] (\gen_mux_rd[1].mux_rd_rise1_r_reg[1] ),
        .\gen_mux_rd[1].mux_rd_rise2_r_reg[1] (\gen_mux_rd[1].mux_rd_rise2_r_reg[1] ),
        .\gen_mux_rd[1].mux_rd_rise3_r_reg[1] (\gen_mux_rd[1].mux_rd_rise3_r_reg[1] ),
        .\gen_mux_rd[2].mux_rd_fall0_r_reg[2] (\gen_mux_rd[2].mux_rd_fall0_r_reg[2] ),
        .\gen_mux_rd[2].mux_rd_fall1_r_reg[2] (\gen_mux_rd[2].mux_rd_fall1_r_reg[2] ),
        .\gen_mux_rd[2].mux_rd_fall2_r_reg[2] (\gen_mux_rd[2].mux_rd_fall2_r_reg[2] ),
        .\gen_mux_rd[2].mux_rd_fall3_r_reg[2] (\gen_mux_rd[2].mux_rd_fall3_r_reg[2] ),
        .\gen_mux_rd[2].mux_rd_rise0_r_reg[2] (\gen_mux_rd[2].mux_rd_rise0_r_reg[2] ),
        .\gen_mux_rd[2].mux_rd_rise1_r_reg[2] (\gen_mux_rd[2].mux_rd_rise1_r_reg[2] ),
        .\gen_mux_rd[2].mux_rd_rise2_r_reg[2] (\gen_mux_rd[2].mux_rd_rise2_r_reg[2] ),
        .\gen_mux_rd[2].mux_rd_rise3_r_reg[2] (\gen_mux_rd[2].mux_rd_rise3_r_reg[2] ),
        .\gen_mux_rd[3].mux_rd_fall0_r_reg[3] (\gen_mux_rd[3].mux_rd_fall0_r_reg[3] ),
        .\gen_mux_rd[3].mux_rd_fall1_r_reg[3] (\gen_mux_rd[3].mux_rd_fall1_r_reg[3] ),
        .\gen_mux_rd[3].mux_rd_fall2_r_reg[3] (\gen_mux_rd[3].mux_rd_fall2_r_reg[3] ),
        .\gen_mux_rd[3].mux_rd_fall3_r_reg[3] (\gen_mux_rd[3].mux_rd_fall3_r_reg[3] ),
        .\gen_mux_rd[3].mux_rd_rise0_r_reg[3] (\gen_mux_rd[3].mux_rd_rise0_r_reg[3] ),
        .\gen_mux_rd[3].mux_rd_rise1_r_reg[3] (\gen_mux_rd[3].mux_rd_rise1_r_reg[3] ),
        .\gen_mux_rd[3].mux_rd_rise2_r_reg[3] (\gen_mux_rd[3].mux_rd_rise2_r_reg[3] ),
        .\gen_mux_rd[3].mux_rd_rise3_r_reg[3] (\gen_mux_rd[3].mux_rd_rise3_r_reg[3] ),
        .\gen_mux_rd[4].mux_rd_fall0_r_reg[4] (\gen_mux_rd[4].mux_rd_fall0_r_reg[4] ),
        .\gen_mux_rd[4].mux_rd_fall1_r_reg[4] (\gen_mux_rd[4].mux_rd_fall1_r_reg[4] ),
        .\gen_mux_rd[4].mux_rd_fall2_r_reg[4] (\gen_mux_rd[4].mux_rd_fall2_r_reg[4] ),
        .\gen_mux_rd[4].mux_rd_fall3_r_reg[4] (\gen_mux_rd[4].mux_rd_fall3_r_reg[4] ),
        .\gen_mux_rd[4].mux_rd_rise0_r_reg[4] (\gen_mux_rd[4].mux_rd_rise0_r_reg[4] ),
        .\gen_mux_rd[4].mux_rd_rise1_r_reg[4] (\gen_mux_rd[4].mux_rd_rise1_r_reg[4] ),
        .\gen_mux_rd[4].mux_rd_rise2_r_reg[4] (\gen_mux_rd[4].mux_rd_rise2_r_reg[4] ),
        .\gen_mux_rd[4].mux_rd_rise3_r_reg[4] (\gen_mux_rd[4].mux_rd_rise3_r_reg[4] ),
        .\gen_mux_rd[5].mux_rd_fall0_r_reg[5] (\gen_mux_rd[5].mux_rd_fall0_r_reg[5] ),
        .\gen_mux_rd[5].mux_rd_fall1_r_reg[5] (\gen_mux_rd[5].mux_rd_fall1_r_reg[5] ),
        .\gen_mux_rd[5].mux_rd_fall2_r_reg[5] (\gen_mux_rd[5].mux_rd_fall2_r_reg[5] ),
        .\gen_mux_rd[5].mux_rd_fall3_r_reg[5] (\gen_mux_rd[5].mux_rd_fall3_r_reg[5] ),
        .\gen_mux_rd[5].mux_rd_rise0_r_reg[5] (\gen_mux_rd[5].mux_rd_rise0_r_reg[5] ),
        .\gen_mux_rd[5].mux_rd_rise1_r_reg[5] (\gen_mux_rd[5].mux_rd_rise1_r_reg[5] ),
        .\gen_mux_rd[5].mux_rd_rise2_r_reg[5] (\gen_mux_rd[5].mux_rd_rise2_r_reg[5] ),
        .\gen_mux_rd[5].mux_rd_rise3_r_reg[5] (\gen_mux_rd[5].mux_rd_rise3_r_reg[5] ),
        .\gen_mux_rd[6].mux_rd_fall0_r_reg[6] (\gen_mux_rd[6].mux_rd_fall0_r_reg[6] ),
        .\gen_mux_rd[6].mux_rd_fall1_r_reg[6] (\gen_mux_rd[6].mux_rd_fall1_r_reg[6] ),
        .\gen_mux_rd[6].mux_rd_fall2_r_reg[6] (\gen_mux_rd[6].mux_rd_fall2_r_reg[6] ),
        .\gen_mux_rd[6].mux_rd_fall3_r_reg[6] (\gen_mux_rd[6].mux_rd_fall3_r_reg[6] ),
        .\gen_mux_rd[6].mux_rd_rise0_r_reg[6] (\gen_mux_rd[6].mux_rd_rise0_r_reg[6] ),
        .\gen_mux_rd[6].mux_rd_rise1_r_reg[6] (\gen_mux_rd[6].mux_rd_rise1_r_reg[6] ),
        .\gen_mux_rd[6].mux_rd_rise2_r_reg[6] (\gen_mux_rd[6].mux_rd_rise2_r_reg[6] ),
        .\gen_mux_rd[6].mux_rd_rise3_r_reg[6] (\gen_mux_rd[6].mux_rd_rise3_r_reg[6] ),
        .\gen_mux_rd[7].mux_rd_fall0_r_reg[7] (\gen_mux_rd[7].mux_rd_fall0_r_reg[7] ),
        .\gen_mux_rd[7].mux_rd_fall1_r_reg[7] (\gen_mux_rd[7].mux_rd_fall1_r_reg[7] ),
        .\gen_mux_rd[7].mux_rd_fall2_r_reg[7] (\gen_mux_rd[7].mux_rd_fall2_r_reg[7] ),
        .\gen_mux_rd[7].mux_rd_fall3_r_reg[7] (\gen_mux_rd[7].mux_rd_fall3_r_reg[7] ),
        .\gen_mux_rd[7].mux_rd_rise0_r_reg[7] (\gen_mux_rd[7].mux_rd_rise0_r_reg[7] ),
        .\gen_mux_rd[7].mux_rd_rise1_r_reg[7] (\gen_mux_rd[7].mux_rd_rise1_r_reg[7] ),
        .\gen_mux_rd[7].mux_rd_rise2_r_reg[7] (\gen_mux_rd[7].mux_rd_rise2_r_reg[7] ),
        .\gen_mux_rd[7].mux_rd_rise3_r_reg[7] (\gen_mux_rd[7].mux_rd_rise3_r_reg[7] ),
        .\gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall0_r_reg[0] (\gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall0_r_reg[0] ),
        .\gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall1_r_reg[0] (\gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall1_r_reg[0] ),
        .\gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall2_r_reg[0] (\gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall2_r_reg[0] ),
        .\gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall3_r_reg[0] (\gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall3_r_reg[0] ),
        .\gen_mux_rd_div4.gen_mux_rd[0].mux_rd_rise0_r_reg[0] (\gen_mux_rd_div4.gen_mux_rd[0].mux_rd_rise0_r_reg[0] ),
        .\gen_mux_rd_div4.gen_mux_rd[0].mux_rd_rise1_r_reg[0] (\gen_mux_rd_div4.gen_mux_rd[0].mux_rd_rise1_r_reg[0] ),
        .\gen_mux_rd_div4.gen_mux_rd[0].mux_rd_rise3_r_reg[0] (\gen_mux_rd_div4.gen_mux_rd[0].mux_rd_rise3_r_reg[0] ),
        .\gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall0_r_reg[1] (\gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall0_r_reg[1] ),
        .\gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall1_r_reg[1] (\gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall1_r_reg[1] ),
        .\gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall2_r_reg[1] (\gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall2_r_reg[1] ),
        .\gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall3_r_reg[1] (\gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall3_r_reg[1] ),
        .\gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise0_r_reg[1] (\gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise0_r_reg[1] ),
        .\gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise1_r_reg[1] (\gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise1_r_reg[1] ),
        .\gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise2_r_reg[1] (\gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise2_r_reg[1] ),
        .\gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise3_r_reg[1] (\gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise3_r_reg[1] ),
        .\gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall0_r_reg[2] (\gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall0_r_reg[2] ),
        .\gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall1_r_reg[2] (\gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall1_r_reg[2] ),
        .\gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall2_r_reg[2] (\gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall2_r_reg[2] ),
        .\gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall3_r_reg[2] (\gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall3_r_reg[2] ),
        .\gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise0_r_reg[2] (\gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise0_r_reg[2] ),
        .\gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise1_r_reg[2] (\gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise1_r_reg[2] ),
        .\gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise2_r_reg[2] (\gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise2_r_reg[2] ),
        .\gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise3_r_reg[2] (\gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise3_r_reg[2] ),
        .\gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall0_r_reg[3] (\gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall0_r_reg[3] ),
        .\gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall1_r_reg[3] (\gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall1_r_reg[3] ),
        .\gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall2_r_reg[3] (\gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall2_r_reg[3] ),
        .\gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall3_r_reg[3] (\gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall3_r_reg[3] ),
        .\gen_mux_rd_div4.gen_mux_rd[3].mux_rd_rise0_r_reg[3] (\gen_mux_rd_div4.gen_mux_rd[3].mux_rd_rise0_r_reg[3] ),
        .\gen_mux_rd_div4.gen_mux_rd[3].mux_rd_rise1_r_reg[3] (\gen_mux_rd_div4.gen_mux_rd[3].mux_rd_rise1_r_reg[3] ),
        .\gen_mux_rd_div4.gen_mux_rd[3].mux_rd_rise2_r_reg[3] (\gen_mux_rd_div4.gen_mux_rd[3].mux_rd_rise2_r_reg[3] ),
        .\gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall0_r_reg[4] (\gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall0_r_reg[4] ),
        .\gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall1_r_reg[4] (\gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall1_r_reg[4] ),
        .\gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall2_r_reg[4] (\gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall2_r_reg[4] ),
        .\gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall3_r_reg[4] (\gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall3_r_reg[4] ),
        .\gen_mux_rd_div4.gen_mux_rd[4].mux_rd_rise0_r_reg[4] (\gen_mux_rd_div4.gen_mux_rd[4].mux_rd_rise0_r_reg[4] ),
        .\gen_mux_rd_div4.gen_mux_rd[4].mux_rd_rise1_r_reg[4] (\gen_mux_rd_div4.gen_mux_rd[4].mux_rd_rise1_r_reg[4] ),
        .\gen_mux_rd_div4.gen_mux_rd[4].mux_rd_rise3_r_reg[4] (\gen_mux_rd_div4.gen_mux_rd[4].mux_rd_rise3_r_reg[4] ),
        .\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall0_r_reg[5] (\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall0_r_reg[5] ),
        .\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall1_r_reg[5] (\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall1_r_reg[5] ),
        .\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall2_r_reg[5] (\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall2_r_reg[5] ),
        .\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall3_r_reg[5] (\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall3_r_reg[5] ),
        .\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall3_r_reg[5]_0 (\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall3_r_reg[5]_0 ),
        .\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise0_r_reg[5] (\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise0_r_reg[5] ),
        .\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise1_r_reg[5] (\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise1_r_reg[5] ),
        .\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise2_r_reg[5] (\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise2_r_reg[5] ),
        .\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise3_r_reg[5] (\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise3_r_reg[5] ),
        .\gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall0_r_reg[6] (\gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall0_r_reg[6] ),
        .\gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall1_r_reg[6] (\gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall1_r_reg[6] ),
        .\gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall2_r_reg[6] (\gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall2_r_reg[6] ),
        .\gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall3_r_reg[6] (Q),
        .\gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall3_r_reg[6]_0 (\gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall3_r_reg[6] ),
        .\gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise0_r_reg[6] (\gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise0_r_reg[6] ),
        .\gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise1_r_reg[6] (\gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise1_r_reg[6] ),
        .\gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise2_r_reg[6] (\gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise2_r_reg[6] ),
        .\gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise3_r_reg[6] (\gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise3_r_reg[6] ),
        .\gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall0_r_reg[7] (\gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall0_r_reg[7] ),
        .\gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall1_r_reg[7] (\gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall1_r_reg[7] ),
        .\gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall2_r_reg[7] (\gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall2_r_reg[7] ),
        .\gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall3_r_reg[7] (\gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall3_r_reg[7] ),
        .\gen_mux_rd_div4.gen_mux_rd[7].mux_rd_rise0_r_reg[7] (\gen_mux_rd_div4.gen_mux_rd[7].mux_rd_rise0_r_reg[7] ),
        .\gen_mux_rd_div4.gen_mux_rd[7].mux_rd_rise1_r_reg[7] (\gen_mux_rd_div4.gen_mux_rd[7].mux_rd_rise1_r_reg[7] ),
        .\gen_mux_rd_div4.gen_mux_rd[7].mux_rd_rise2_r_reg[7] (\gen_mux_rd_div4.gen_mux_rd[7].mux_rd_rise2_r_reg[7] ),
        .\gen_no_mirror.div_clk_loop[0].phy_address_reg[10] (\gen_no_mirror.div_clk_loop[0].phy_address_reg[10] ),
        .\gen_no_mirror.div_clk_loop[0].phy_address_reg[11] (\gen_no_mirror.div_clk_loop[0].phy_address_reg[11] ),
        .\gen_no_mirror.div_clk_loop[0].phy_address_reg[12] (\gen_no_mirror.div_clk_loop[0].phy_address_reg[12] ),
        .\gen_no_mirror.div_clk_loop[0].phy_address_reg[1] (\gen_no_mirror.div_clk_loop[0].phy_address_reg[1] ),
        .\gen_no_mirror.div_clk_loop[0].phy_address_reg[2] (\gen_no_mirror.div_clk_loop[0].phy_address_reg[2] ),
        .\gen_no_mirror.div_clk_loop[0].phy_address_reg[3] (\gen_no_mirror.div_clk_loop[0].phy_address_reg[3] ),
        .\gen_no_mirror.div_clk_loop[0].phy_address_reg[5] (\gen_no_mirror.div_clk_loop[0].phy_address_reg[5] ),
        .\gen_no_mirror.div_clk_loop[0].phy_address_reg[6] (\gen_no_mirror.div_clk_loop[0].phy_address_reg[6] ),
        .\gen_no_mirror.div_clk_loop[0].phy_address_reg[7] (\gen_no_mirror.div_clk_loop[0].phy_address_reg[7] ),
        .\gen_no_mirror.div_clk_loop[0].phy_address_reg[8] (\gen_no_mirror.div_clk_loop[0].phy_address_reg[8] ),
        .\gen_no_mirror.div_clk_loop[0].phy_address_reg[9] (\gen_no_mirror.div_clk_loop[0].phy_address_reg[9] ),
        .\gen_no_mirror.div_clk_loop[0].phy_bank_reg[0] (\gen_no_mirror.div_clk_loop[0].phy_bank_reg[0] ),
        .\gen_pat_match_div4.gen_pat_match[0].pat_match_rise2_r_reg[0] (\gen_pat_match_div4.gen_pat_match[0].pat_match_rise2_r_reg[0] ),
        .\gen_pat_match_div4.gen_pat_match[3].pat_match_rise3_r_reg[3] (\gen_pat_match_div4.gen_pat_match[3].pat_match_rise3_r_reg[3] ),
        .\gen_pat_match_div4.gen_pat_match[4].pat_match_rise2_r_reg[4] (\gen_pat_match_div4.gen_pat_match[4].pat_match_rise2_r_reg[4] ),
        .\gen_pat_match_div4.gen_pat_match[7].pat_match_rise3_r_reg[7] (\gen_pat_match_div4.gen_pat_match[7].pat_match_rise3_r_reg[7] ),
        .idelay_inc(idelay_inc),
        .idelay_ld_rst(idelay_ld_rst),
        .ififo_rst_reg0(ififo_rst_reg0),
        .ififo_rst_reg0_1(ififo_rst_reg0_1),
        .in(in),
        .in0(in0),
        .init_calib_complete_reg_rep__4(init_calib_complete_reg_rep__4),
        .init_calib_complete_reg_rep__5(init_calib_complete_reg_rep__5),
        .init_calib_complete_reg_rep__5_0(init_calib_complete_reg_rep__5_0),
        .init_calib_complete_reg_rep__5_1(init_calib_complete_reg_rep__5_1),
        .init_calib_complete_reg_rep__7(init_calib_complete_reg_rep__7),
        .init_calib_complete_reg_rep__8(init_calib_complete_reg_rep__8),
        .init_calib_complete_reg_rep__9(init_calib_complete_reg_rep__9),
        .init_complete_r1_timing_reg(init_complete_r1_timing_reg),
        .mc_cas_n(mc_cas_n),
        .mc_cs_n(mc_cs_n),
        .mc_ras_n(mc_ras_n),
        .mc_we_n(mc_we_n),
        .mc_wrdata_en(mc_wrdata_en),
        .mem_dq_in({mem_dq_in[28:24],mem_dq_in[22:20],mem_dq_in[9:3],mem_dq_in[1]}),
        .mem_dq_out({out_ba_0,out_addr_10,out_addr_9,out_addr_5,out_addr_1,out_ba_1,out_addr_0,out_ras_n,out_ba_2,out_addr_3,out_addr_2,out_addr_12}),
        .mem_dq_ts({mem_dq_ts[33:28],mem_dq_ts[26:24],mem_dq_ts[9:1]}),
        .mem_dqs_in({mem_dqs_in[2],mem_dqs_in[0]}),
        .mem_dqs_out({mem_dqs_out[2],mem_dqs_out[0]}),
        .mem_dqs_ts({mem_dqs_ts[2],mem_dqs_ts[0]}),
        .mem_out(mem_out),
        .mem_refclk(mem_refclk),
        .mux_cmd_wren(mux_cmd_wren),
        .mux_wrdata_en(mux_wrdata_en),
        .\my_empty_reg[1] (\my_empty_reg[1] ),
        .\my_empty_reg[1]_0 (\my_empty_reg[1]_0 ),
        .\my_empty_reg[1]_1 (\my_empty_reg[1]_1 ),
        .\my_empty_reg[1]_2 (\my_empty_reg[1]_2 ),
        .ofifo_rst_reg(A_rst_primitives),
        .ofifo_rst_reg0(ofifo_rst_reg0),
        .ofifo_rst_reg0_2(ofifo_rst_reg0_2),
        .out(out),
        .out_dm_0(out_dm_0),
        .out_dm_1(out_dm_1),
        .out_dq_0(out_dq_0),
        .out_dq_1(out_dq_1),
        .out_dq_10(out_dq_10),
        .out_dq_11(out_dq_11),
        .out_dq_12(out_dq_12),
        .out_dq_13(out_dq_13),
        .out_dq_14(out_dq_14),
        .out_dq_15(out_dq_15),
        .out_dq_2(out_dq_2),
        .out_dq_3(out_dq_3),
        .out_dq_4(out_dq_4),
        .out_dq_5(out_dq_5),
        .out_dq_6(out_dq_6),
        .out_dq_7(out_dq_7),
        .out_dq_8(out_dq_8),
        .out_dq_9(out_dq_9),
        .p_0_in(p_0_in),
        .p_128_in(p_128_in),
        .p_1_in(p_1_in),
        .phy_ctl_wr_i2(phy_ctl_wr_i2),
        .phy_dout(phy_dout),
        .phy_mc_cmd_full(phy_mc_cmd_full),
        .phy_mc_ctl_full(phy_mc_ctl_full),
        .phy_mc_data_full(phy_mc_data_full),
        .phy_mc_go(phy_mc_go),
        .phy_rddata_en(phy_rddata_en),
        .phy_read_calib(phy_read_calib),
        .pi_dqs_found_lanes(pi_dqs_found_lanes),
        .\pi_rdval_cnt_reg[5] (\pi_rdval_cnt_reg[5] ),
        .pll_locked(pll_locked),
        .\po_stg2_wrcal_cnt_reg[0] (\po_stg2_wrcal_cnt_reg[0] ),
        .rd_data_en(rd_data_en),
        .\rd_mux_sel_r_reg[0] (\rd_mux_sel_r_reg[0] ),
        .\rd_ptr_reg[3] (\rd_ptr_reg[3] ),
        .\rd_ptr_reg[3]_0 (\rd_ptr_reg[3]_0 ),
        .\rd_ptr_reg[3]_1 (\rd_ptr_reg[3]_1 ),
        .\rd_ptr_timing_reg[1] (\rd_ptr_timing_reg[1] ),
        .\rd_ptr_timing_reg[2] (\rd_ptr_timing_reg[2] ),
        .\rd_ptr_timing_reg[2]_0 (\rd_ptr_timing_reg[2]_0 ),
        .\rd_ptr_timing_reg[2]_1 (\rd_ptr_timing_reg[2]_1 ),
        .\rd_ptr_timing_reg[2]_10 (\rd_ptr_timing_reg[2]_10 ),
        .\rd_ptr_timing_reg[2]_2 (\rd_ptr_timing_reg[2]_2 ),
        .\rd_ptr_timing_reg[2]_3 (\rd_ptr_timing_reg[2]_3 ),
        .\rd_ptr_timing_reg[2]_4 (\rd_ptr_timing_reg[2]_4 ),
        .\rd_ptr_timing_reg[2]_5 (\rd_ptr_timing_reg[2]_5 ),
        .\rd_ptr_timing_reg[2]_6 (\rd_ptr_timing_reg[2]_6 ),
        .\rd_ptr_timing_reg[2]_7 (\rd_ptr_timing_reg[2]_7 ),
        .\rd_ptr_timing_reg[2]_8 (\rd_ptr_timing_reg[2]_8 ),
        .\rd_ptr_timing_reg[2]_9 (\rd_ptr_timing_reg[2]_9 ),
        .\read_fifo.fifo_out_data_r_reg[6] (\read_fifo.fifo_out_data_r_reg[6] ),
        .\read_fifo.tail_r_reg[0] (\read_fifo.tail_r_reg[0] ),
        .\read_fifo.tail_r_reg[1] (\read_fifo.tail_r_reg[1] ),
        .ref_dll_lock(ref_dll_lock),
        .rstdiv0_sync_r1_reg_rep(rstdiv0_sync_r1_reg_rep),
        .store_sr_req_r_reg(store_sr_req_r_reg),
        .sync_pulse(sync_pulse),
        .sys_rst(sys_rst),
        .tail_r(tail_r),
        .wr_en(wr_en),
        .wr_en_2(wr_en_2),
        .wr_en_3(wr_en_3),
        .wr_en_4(wr_en_4),
        .\wr_ptr_reg[1] (\wr_ptr_reg[1] ),
        .\wr_ptr_reg[1]_0 (\wr_ptr_reg[1]_0 ),
        .\wr_ptr_reg[1]_1 (\wr_ptr_reg[1]_1 ),
        .\wr_ptr_reg[1]_2 (\wr_ptr_reg[1]_2 ),
        .\wr_ptr_timing_reg[2] (\wr_ptr_timing_reg[2] ),
        .\wr_ptr_timing_reg[2]_0 (\wr_ptr_timing_reg[2]_0 ),
        .\wr_ptr_timing_reg[2]_1 (\wr_ptr_timing_reg[2]_1 ),
        .\write_buffer.wr_buf_out_data_reg[120] (\write_buffer.wr_buf_out_data_reg[120] ),
        .\write_buffer.wr_buf_out_data_reg[121] (\write_buffer.wr_buf_out_data_reg[121] ),
        .\write_buffer.wr_buf_out_data_reg[122] (\write_buffer.wr_buf_out_data_reg[122] ),
        .\write_buffer.wr_buf_out_data_reg[123] (\write_buffer.wr_buf_out_data_reg[123] ),
        .\write_buffer.wr_buf_out_data_reg[124] (\write_buffer.wr_buf_out_data_reg[124] ),
        .\write_buffer.wr_buf_out_data_reg[126] (\write_buffer.wr_buf_out_data_reg[126] ),
        .\write_buffer.wr_buf_out_data_reg[127] (\write_buffer.wr_buf_out_data_reg[127] ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    u_ras_n_obuf
       (.I(out_ras_n),
        .O(ddr2_ras_n));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  OBUF #(
    .IOSTANDARD("DEFAULT")) 
    u_we_n_obuf
       (.I(out_we_n),
        .O(ddr2_we_n));
endmodule

module Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_ddr_of_pre_fifo
   (\my_empty_reg[3]_0 ,
    \my_empty_reg[5]_0 ,
    calib_ctl_wren_reg,
    init_calib_complete_reg_rep,
    calib_cmd_wren,
    rstdiv0_sync_r1_reg_rep__11,
    rstdiv0_sync_r1_reg_rep__1,
    sys_rst,
    E,
    SR);
  output \my_empty_reg[3]_0 ;
  output \my_empty_reg[5]_0 ;
  input calib_ctl_wren_reg;
  input init_calib_complete_reg_rep;
  input calib_cmd_wren;
  input rstdiv0_sync_r1_reg_rep__11;
  input [0:0]rstdiv0_sync_r1_reg_rep__1;
  input sys_rst;
  input [0:0]E;
  input [0:0]SR;

  wire [0:0]E;
  wire [0:0]SR;
  wire calib_cmd_wren;
  (* MAX_FANOUT = "50" *) (* RTL_MAX_FANOUT = "found" *) wire calib_ctl_wren_reg;
  wire init_calib_complete_reg_rep;
  wire my_empty0__0_n_0;
  wire my_empty0__1_n_0;
  wire my_empty0__2_n_0;
  wire my_empty0__3_n_0;
  wire my_empty0__4_n_0;
  wire my_empty0_n_0;
  wire \my_empty[2]_i_1_n_0 ;
  wire \my_empty[3]_i_1_n_0 ;
  wire \my_empty[4]_i_1__1_n_0 ;
  wire \my_empty[5]_i_1_n_0 ;
  wire \my_empty[6]_i_1_n_0 ;
  wire \my_empty[8]_i_1_n_0 ;
  wire \my_empty_reg[3]_0 ;
  wire \my_empty_reg[5]_0 ;
  wire \my_empty_reg_n_0_[4] ;
  wire \my_empty_reg_n_0_[6] ;
  wire \my_full[0]_i_1__1_n_0 ;
  wire \my_full[3]_i_1__0_n_0 ;
  wire \my_full[5]_i_1_n_0 ;
  wire \my_full_reg_n_0_[0] ;
  wire \my_full_reg_n_0_[3] ;
  wire \my_full_reg_n_0_[5] ;
  wire p_1_in;
  wire p_3_in;
  wire [2:0]rd_ptr;
  wire [2:0]rd_ptr0;
  wire \rd_ptr[2]_i_2_n_0 ;
  (* MAX_FANOUT = "50" *) (* RTL_KEEP = "true" *) (* RTL_MAX_FANOUT = "found" *) 
  (* syn_maxfan = "10" *) wire [2:0]rd_ptr_timing;
  wire [0:0]rstdiv0_sync_r1_reg_rep__1;
  wire rstdiv0_sync_r1_reg_rep__11;
  wire sys_rst;
  wire [2:0]wr_ptr;
  wire [2:0]wr_ptr0;
  wire [2:0]wr_ptr_timing;

  LUT6 #(
    .INIT(64'h0041820014000082)) 
    my_empty0
       (.I0(wr_ptr_timing[0]),
        .I1(wr_ptr_timing[2]),
        .I2(rd_ptr[2]),
        .I3(rd_ptr[1]),
        .I4(rd_ptr[0]),
        .I5(wr_ptr_timing[1]),
        .O(my_empty0_n_0));
  LUT6 #(
    .INIT(64'h0041820014000082)) 
    my_empty0__0
       (.I0(wr_ptr_timing[0]),
        .I1(wr_ptr_timing[2]),
        .I2(rd_ptr[2]),
        .I3(rd_ptr[1]),
        .I4(rd_ptr[0]),
        .I5(wr_ptr_timing[1]),
        .O(my_empty0__0_n_0));
  LUT6 #(
    .INIT(64'h0041820014000082)) 
    my_empty0__1
       (.I0(wr_ptr_timing[0]),
        .I1(wr_ptr_timing[2]),
        .I2(rd_ptr[2]),
        .I3(rd_ptr[1]),
        .I4(rd_ptr[0]),
        .I5(wr_ptr_timing[1]),
        .O(my_empty0__1_n_0));
  LUT6 #(
    .INIT(64'h0041820014000082)) 
    my_empty0__2
       (.I0(wr_ptr_timing[0]),
        .I1(wr_ptr_timing[2]),
        .I2(rd_ptr[2]),
        .I3(rd_ptr[1]),
        .I4(rd_ptr[0]),
        .I5(wr_ptr_timing[1]),
        .O(my_empty0__2_n_0));
  LUT6 #(
    .INIT(64'h0041820014000082)) 
    my_empty0__3
       (.I0(wr_ptr_timing[0]),
        .I1(wr_ptr_timing[2]),
        .I2(rd_ptr[2]),
        .I3(rd_ptr[1]),
        .I4(rd_ptr[0]),
        .I5(wr_ptr_timing[1]),
        .O(my_empty0__3_n_0));
  LUT6 #(
    .INIT(64'h0041820014000082)) 
    my_empty0__4
       (.I0(wr_ptr_timing[0]),
        .I1(wr_ptr_timing[2]),
        .I2(rd_ptr[2]),
        .I3(rd_ptr[1]),
        .I4(rd_ptr[0]),
        .I5(wr_ptr_timing[1]),
        .O(my_empty0__4_n_0));
  LUT5 #(
    .INIT(32'hAAABAAAA)) 
    \my_empty[2]_i_1 
       (.I0(p_1_in),
        .I1(init_calib_complete_reg_rep),
        .I2(calib_cmd_wren),
        .I3(\my_full_reg_n_0_[3] ),
        .I4(my_empty0__0_n_0),
        .O(\my_empty[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00010000)) 
    \my_empty[3]_i_1 
       (.I0(p_1_in),
        .I1(init_calib_complete_reg_rep),
        .I2(calib_cmd_wren),
        .I3(\my_full_reg_n_0_[3] ),
        .I4(my_empty0__1_n_0),
        .I5(\my_empty_reg[3]_0 ),
        .O(\my_empty[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00010000)) 
    \my_empty[4]_i_1__1 
       (.I0(p_3_in),
        .I1(init_calib_complete_reg_rep),
        .I2(calib_cmd_wren),
        .I3(\my_full_reg_n_0_[5] ),
        .I4(my_empty0__2_n_0),
        .I5(\my_empty_reg_n_0_[4] ),
        .O(\my_empty[4]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00010000)) 
    \my_empty[5]_i_1 
       (.I0(p_3_in),
        .I1(init_calib_complete_reg_rep),
        .I2(calib_cmd_wren),
        .I3(\my_full_reg_n_0_[5] ),
        .I4(my_empty0__3_n_0),
        .I5(\my_empty_reg[5]_0 ),
        .O(\my_empty[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00010000)) 
    \my_empty[6]_i_1 
       (.I0(p_3_in),
        .I1(init_calib_complete_reg_rep),
        .I2(calib_cmd_wren),
        .I3(\my_full_reg_n_0_[5] ),
        .I4(my_empty0__4_n_0),
        .I5(\my_empty_reg_n_0_[6] ),
        .O(\my_empty[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAABAAAA)) 
    \my_empty[8]_i_1 
       (.I0(p_3_in),
        .I1(init_calib_complete_reg_rep),
        .I2(calib_cmd_wren),
        .I3(\my_full_reg_n_0_[5] ),
        .I4(my_empty0_n_0),
        .O(\my_empty[8]_i_1_n_0 ));
  (* syn_maxfan = "3" *) 
  FDSE \my_empty_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\my_empty[2]_i_1_n_0 ),
        .Q(p_1_in),
        .S(rstdiv0_sync_r1_reg_rep__1));
  (* syn_maxfan = "3" *) 
  FDSE \my_empty_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\my_empty[3]_i_1_n_0 ),
        .Q(\my_empty_reg[3]_0 ),
        .S(rstdiv0_sync_r1_reg_rep__1));
  (* syn_maxfan = "3" *) 
  FDSE \my_empty_reg[4] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\my_empty[4]_i_1__1_n_0 ),
        .Q(\my_empty_reg_n_0_[4] ),
        .S(rstdiv0_sync_r1_reg_rep__1));
  (* syn_maxfan = "3" *) 
  FDSE \my_empty_reg[5] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\my_empty[5]_i_1_n_0 ),
        .Q(\my_empty_reg[5]_0 ),
        .S(rstdiv0_sync_r1_reg_rep__1));
  (* syn_maxfan = "3" *) 
  FDSE \my_empty_reg[6] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\my_empty[6]_i_1_n_0 ),
        .Q(\my_empty_reg_n_0_[6] ),
        .S(rstdiv0_sync_r1_reg_rep__1));
  (* syn_maxfan = "3" *) 
  FDSE \my_empty_reg[8] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\my_empty[8]_i_1_n_0 ),
        .Q(p_3_in),
        .S(rstdiv0_sync_r1_reg_rep__1));
  LUT5 #(
    .INIT(32'h0000AAA8)) 
    \my_full[0]_i_1__1 
       (.I0(\my_full_reg_n_0_[0] ),
        .I1(init_calib_complete_reg_rep),
        .I2(calib_cmd_wren),
        .I3(\my_empty_reg_n_0_[6] ),
        .I4(rstdiv0_sync_r1_reg_rep__11),
        .O(\my_full[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAA8AA)) 
    \my_full[3]_i_1__0 
       (.I0(\my_full_reg_n_0_[3] ),
        .I1(init_calib_complete_reg_rep),
        .I2(calib_cmd_wren),
        .I3(\my_full_reg_n_0_[0] ),
        .I4(\my_empty_reg_n_0_[6] ),
        .I5(rstdiv0_sync_r1_reg_rep__11),
        .O(\my_full[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAA8AA)) 
    \my_full[5]_i_1 
       (.I0(\my_full_reg_n_0_[5] ),
        .I1(init_calib_complete_reg_rep),
        .I2(calib_cmd_wren),
        .I3(\my_full_reg_n_0_[0] ),
        .I4(\my_empty_reg_n_0_[6] ),
        .I5(rstdiv0_sync_r1_reg_rep__11),
        .O(\my_full[5]_i_1_n_0 ));
  (* syn_maxfan = "3" *) 
  FDRE \my_full_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\my_full[0]_i_1__1_n_0 ),
        .Q(\my_full_reg_n_0_[0] ),
        .R(1'b0));
  (* syn_maxfan = "3" *) 
  FDRE \my_full_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\my_full[3]_i_1__0_n_0 ),
        .Q(\my_full_reg_n_0_[3] ),
        .R(1'b0));
  (* syn_maxfan = "3" *) 
  FDRE \my_full_reg[5] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\my_full[5]_i_1_n_0 ),
        .Q(\my_full_reg_n_0_[5] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \rd_ptr[0]_i_1 
       (.I0(rd_ptr[0]),
        .O(rd_ptr0[0]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rd_ptr[1]_i_1 
       (.I0(rd_ptr[0]),
        .I1(rd_ptr[1]),
        .O(rd_ptr0[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \rd_ptr[2]_i_2 
       (.I0(\my_empty_reg_n_0_[4] ),
        .O(\rd_ptr[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \rd_ptr[2]_i_3 
       (.I0(rd_ptr[0]),
        .I1(rd_ptr[1]),
        .I2(rd_ptr[2]),
        .O(rd_ptr0[2]));
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_reg[0] 
       (.C(sys_rst),
        .CE(\rd_ptr[2]_i_2_n_0 ),
        .D(rd_ptr0[0]),
        .Q(rd_ptr[0]),
        .R(rstdiv0_sync_r1_reg_rep__1));
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_reg[1] 
       (.C(sys_rst),
        .CE(\rd_ptr[2]_i_2_n_0 ),
        .D(rd_ptr0[1]),
        .Q(rd_ptr[1]),
        .R(rstdiv0_sync_r1_reg_rep__1));
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_reg[2] 
       (.C(sys_rst),
        .CE(\rd_ptr[2]_i_2_n_0 ),
        .D(rd_ptr0[2]),
        .Q(rd_ptr[2]),
        .R(rstdiv0_sync_r1_reg_rep__1));
  (* KEEP = "yes" *) 
  (* MAX_FANOUT = "50" *) 
  (* RTL_MAX_FANOUT = "found" *) 
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_timing_reg[0] 
       (.C(sys_rst),
        .CE(\rd_ptr[2]_i_2_n_0 ),
        .D(rd_ptr0[0]),
        .Q(rd_ptr_timing[0]),
        .R(SR));
  (* KEEP = "yes" *) 
  (* MAX_FANOUT = "50" *) 
  (* RTL_MAX_FANOUT = "found" *) 
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_timing_reg[1] 
       (.C(sys_rst),
        .CE(\rd_ptr[2]_i_2_n_0 ),
        .D(rd_ptr0[1]),
        .Q(rd_ptr_timing[1]),
        .R(SR));
  (* KEEP = "yes" *) 
  (* MAX_FANOUT = "50" *) 
  (* RTL_MAX_FANOUT = "found" *) 
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_timing_reg[2] 
       (.C(sys_rst),
        .CE(\rd_ptr[2]_i_2_n_0 ),
        .D(rd_ptr0[2]),
        .Q(rd_ptr_timing[2]),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \wr_ptr[0]_i_1 
       (.I0(wr_ptr[0]),
        .O(wr_ptr0[0]));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wr_ptr[1]_i_1 
       (.I0(wr_ptr[0]),
        .I1(wr_ptr[1]),
        .O(wr_ptr0[1]));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \wr_ptr[2]_i_2 
       (.I0(wr_ptr[0]),
        .I1(wr_ptr[1]),
        .I2(wr_ptr[2]),
        .O(wr_ptr0[2]));
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_reg[0] 
       (.C(sys_rst),
        .CE(E),
        .D(wr_ptr0[0]),
        .Q(wr_ptr[0]),
        .R(rstdiv0_sync_r1_reg_rep__1));
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_reg[1] 
       (.C(sys_rst),
        .CE(E),
        .D(wr_ptr0[1]),
        .Q(wr_ptr[1]),
        .R(rstdiv0_sync_r1_reg_rep__1));
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_reg[2] 
       (.C(sys_rst),
        .CE(E),
        .D(wr_ptr0[2]),
        .Q(wr_ptr[2]),
        .R(rstdiv0_sync_r1_reg_rep__1));
  (* KEEP = "yes" *) 
  (* MAX_FANOUT = "50" *) 
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_timing_reg[0] 
       (.C(sys_rst),
        .CE(E),
        .D(wr_ptr0[0]),
        .Q(wr_ptr_timing[0]),
        .R(rstdiv0_sync_r1_reg_rep__1));
  (* KEEP = "yes" *) 
  (* MAX_FANOUT = "50" *) 
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_timing_reg[1] 
       (.C(sys_rst),
        .CE(E),
        .D(wr_ptr0[1]),
        .Q(wr_ptr_timing[1]),
        .R(rstdiv0_sync_r1_reg_rep__1));
  (* KEEP = "yes" *) 
  (* MAX_FANOUT = "50" *) 
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_timing_reg[2] 
       (.C(sys_rst),
        .CE(E),
        .D(wr_ptr0[2]),
        .Q(wr_ptr_timing[2]),
        .R(rstdiv0_sync_r1_reg_rep__1));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_0_ddr_of_pre_fifo" *) 
module Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_ddr_of_pre_fifo__parameterized0
   (\my_empty_reg[3]_0 ,
    \my_empty_reg[5]_0 ,
    calib_ctl_wren_reg,
    init_calib_complete_reg_rep,
    calib_cmd_wren,
    rstdiv0_sync_r1_reg_rep__11,
    rstdiv0_sync_r1_reg_rep__1,
    sys_rst,
    calib_ctl_wren_reg_0,
    SR);
  output \my_empty_reg[3]_0 ;
  output \my_empty_reg[5]_0 ;
  input calib_ctl_wren_reg;
  input init_calib_complete_reg_rep;
  input calib_cmd_wren;
  input rstdiv0_sync_r1_reg_rep__11;
  input [0:0]rstdiv0_sync_r1_reg_rep__1;
  input sys_rst;
  input [0:0]calib_ctl_wren_reg_0;
  input [0:0]SR;

  wire [0:0]SR;
  wire calib_cmd_wren;
  (* MAX_FANOUT = "50" *) (* RTL_MAX_FANOUT = "found" *) wire calib_ctl_wren_reg;
  wire [0:0]calib_ctl_wren_reg_0;
  wire init_calib_complete_reg_rep;
  wire my_empty0__0_n_0;
  wire my_empty0__1_n_0;
  wire my_empty0__2_n_0;
  wire my_empty0__3_n_0;
  wire my_empty0__4_n_0;
  wire my_empty0_n_0;
  wire \my_empty[2]_i_1__0_n_0 ;
  wire \my_empty[3]_i_1__0_n_0 ;
  wire \my_empty[4]_i_1__2_n_0 ;
  wire \my_empty[5]_i_1__0_n_0 ;
  wire \my_empty[6]_i_1__0_n_0 ;
  wire \my_empty[8]_i_1__0_n_0 ;
  wire \my_empty_reg[3]_0 ;
  wire \my_empty_reg[5]_0 ;
  wire \my_empty_reg_n_0_[4] ;
  wire \my_empty_reg_n_0_[6] ;
  wire \my_full[0]_i_1__2_n_0 ;
  wire \my_full[3]_i_1__1_n_0 ;
  wire \my_full[5]_i_1__0_n_0 ;
  wire \my_full_reg_n_0_[0] ;
  wire \my_full_reg_n_0_[3] ;
  wire \my_full_reg_n_0_[5] ;
  wire p_1_in;
  wire p_3_in;
  wire [2:0]rd_ptr;
  wire [2:0]rd_ptr0;
  wire \rd_ptr[2]_i_1_n_0 ;
  (* MAX_FANOUT = "50" *) (* RTL_KEEP = "true" *) (* RTL_MAX_FANOUT = "found" *) 
  (* syn_maxfan = "10" *) wire [2:0]rd_ptr_timing;
  wire [0:0]rstdiv0_sync_r1_reg_rep__1;
  wire rstdiv0_sync_r1_reg_rep__11;
  wire sys_rst;
  wire [2:0]wr_ptr;
  wire [2:0]wr_ptr0;
  wire [2:0]wr_ptr_timing;

  LUT6 #(
    .INIT(64'h0041820014000082)) 
    my_empty0
       (.I0(wr_ptr_timing[0]),
        .I1(wr_ptr_timing[2]),
        .I2(rd_ptr[2]),
        .I3(rd_ptr[1]),
        .I4(rd_ptr[0]),
        .I5(wr_ptr_timing[1]),
        .O(my_empty0_n_0));
  LUT6 #(
    .INIT(64'h0041820014000082)) 
    my_empty0__0
       (.I0(wr_ptr_timing[0]),
        .I1(wr_ptr_timing[2]),
        .I2(rd_ptr[2]),
        .I3(rd_ptr[1]),
        .I4(rd_ptr[0]),
        .I5(wr_ptr_timing[1]),
        .O(my_empty0__0_n_0));
  LUT6 #(
    .INIT(64'h0041820014000082)) 
    my_empty0__1
       (.I0(wr_ptr_timing[0]),
        .I1(wr_ptr_timing[2]),
        .I2(rd_ptr[2]),
        .I3(rd_ptr[1]),
        .I4(rd_ptr[0]),
        .I5(wr_ptr_timing[1]),
        .O(my_empty0__1_n_0));
  LUT6 #(
    .INIT(64'h0041820014000082)) 
    my_empty0__2
       (.I0(wr_ptr_timing[0]),
        .I1(wr_ptr_timing[2]),
        .I2(rd_ptr[2]),
        .I3(rd_ptr[1]),
        .I4(rd_ptr[0]),
        .I5(wr_ptr_timing[1]),
        .O(my_empty0__2_n_0));
  LUT6 #(
    .INIT(64'h0041820014000082)) 
    my_empty0__3
       (.I0(wr_ptr_timing[0]),
        .I1(wr_ptr_timing[2]),
        .I2(rd_ptr[2]),
        .I3(rd_ptr[1]),
        .I4(rd_ptr[0]),
        .I5(wr_ptr_timing[1]),
        .O(my_empty0__3_n_0));
  LUT6 #(
    .INIT(64'h0041820014000082)) 
    my_empty0__4
       (.I0(wr_ptr_timing[0]),
        .I1(wr_ptr_timing[2]),
        .I2(rd_ptr[2]),
        .I3(rd_ptr[1]),
        .I4(rd_ptr[0]),
        .I5(wr_ptr_timing[1]),
        .O(my_empty0__4_n_0));
  LUT5 #(
    .INIT(32'hAAABAAAA)) 
    \my_empty[2]_i_1__0 
       (.I0(p_1_in),
        .I1(init_calib_complete_reg_rep),
        .I2(calib_cmd_wren),
        .I3(\my_full_reg_n_0_[3] ),
        .I4(my_empty0__0_n_0),
        .O(\my_empty[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00010000)) 
    \my_empty[3]_i_1__0 
       (.I0(p_1_in),
        .I1(init_calib_complete_reg_rep),
        .I2(calib_cmd_wren),
        .I3(\my_full_reg_n_0_[3] ),
        .I4(my_empty0__1_n_0),
        .I5(\my_empty_reg[3]_0 ),
        .O(\my_empty[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00010000)) 
    \my_empty[4]_i_1__2 
       (.I0(p_3_in),
        .I1(init_calib_complete_reg_rep),
        .I2(calib_cmd_wren),
        .I3(\my_full_reg_n_0_[5] ),
        .I4(my_empty0__2_n_0),
        .I5(\my_empty_reg_n_0_[4] ),
        .O(\my_empty[4]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00010000)) 
    \my_empty[5]_i_1__0 
       (.I0(p_3_in),
        .I1(init_calib_complete_reg_rep),
        .I2(calib_cmd_wren),
        .I3(\my_full_reg_n_0_[5] ),
        .I4(my_empty0__3_n_0),
        .I5(\my_empty_reg[5]_0 ),
        .O(\my_empty[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00010000)) 
    \my_empty[6]_i_1__0 
       (.I0(p_3_in),
        .I1(init_calib_complete_reg_rep),
        .I2(calib_cmd_wren),
        .I3(\my_full_reg_n_0_[5] ),
        .I4(my_empty0__4_n_0),
        .I5(\my_empty_reg_n_0_[6] ),
        .O(\my_empty[6]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hAAABAAAA)) 
    \my_empty[8]_i_1__0 
       (.I0(p_3_in),
        .I1(init_calib_complete_reg_rep),
        .I2(calib_cmd_wren),
        .I3(\my_full_reg_n_0_[5] ),
        .I4(my_empty0_n_0),
        .O(\my_empty[8]_i_1__0_n_0 ));
  (* syn_maxfan = "3" *) 
  FDSE \my_empty_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\my_empty[2]_i_1__0_n_0 ),
        .Q(p_1_in),
        .S(rstdiv0_sync_r1_reg_rep__1));
  (* syn_maxfan = "3" *) 
  FDSE \my_empty_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\my_empty[3]_i_1__0_n_0 ),
        .Q(\my_empty_reg[3]_0 ),
        .S(rstdiv0_sync_r1_reg_rep__1));
  (* syn_maxfan = "3" *) 
  FDSE \my_empty_reg[4] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\my_empty[4]_i_1__2_n_0 ),
        .Q(\my_empty_reg_n_0_[4] ),
        .S(rstdiv0_sync_r1_reg_rep__1));
  (* syn_maxfan = "3" *) 
  FDSE \my_empty_reg[5] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\my_empty[5]_i_1__0_n_0 ),
        .Q(\my_empty_reg[5]_0 ),
        .S(rstdiv0_sync_r1_reg_rep__1));
  (* syn_maxfan = "3" *) 
  FDSE \my_empty_reg[6] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\my_empty[6]_i_1__0_n_0 ),
        .Q(\my_empty_reg_n_0_[6] ),
        .S(rstdiv0_sync_r1_reg_rep__1));
  (* syn_maxfan = "3" *) 
  FDSE \my_empty_reg[8] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\my_empty[8]_i_1__0_n_0 ),
        .Q(p_3_in),
        .S(rstdiv0_sync_r1_reg_rep__1));
  LUT5 #(
    .INIT(32'h0000AAA8)) 
    \my_full[0]_i_1__2 
       (.I0(\my_full_reg_n_0_[0] ),
        .I1(init_calib_complete_reg_rep),
        .I2(calib_cmd_wren),
        .I3(\my_empty_reg_n_0_[6] ),
        .I4(rstdiv0_sync_r1_reg_rep__11),
        .O(\my_full[0]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAA8AA)) 
    \my_full[3]_i_1__1 
       (.I0(\my_full_reg_n_0_[3] ),
        .I1(init_calib_complete_reg_rep),
        .I2(calib_cmd_wren),
        .I3(\my_full_reg_n_0_[0] ),
        .I4(\my_empty_reg_n_0_[6] ),
        .I5(rstdiv0_sync_r1_reg_rep__11),
        .O(\my_full[3]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAA8AA)) 
    \my_full[5]_i_1__0 
       (.I0(\my_full_reg_n_0_[5] ),
        .I1(init_calib_complete_reg_rep),
        .I2(calib_cmd_wren),
        .I3(\my_full_reg_n_0_[0] ),
        .I4(\my_empty_reg_n_0_[6] ),
        .I5(rstdiv0_sync_r1_reg_rep__11),
        .O(\my_full[5]_i_1__0_n_0 ));
  (* syn_maxfan = "3" *) 
  FDRE \my_full_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\my_full[0]_i_1__2_n_0 ),
        .Q(\my_full_reg_n_0_[0] ),
        .R(1'b0));
  (* syn_maxfan = "3" *) 
  FDRE \my_full_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\my_full[3]_i_1__1_n_0 ),
        .Q(\my_full_reg_n_0_[3] ),
        .R(1'b0));
  (* syn_maxfan = "3" *) 
  FDRE \my_full_reg[5] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\my_full[5]_i_1__0_n_0 ),
        .Q(\my_full_reg_n_0_[5] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \rd_ptr[0]_i_1 
       (.I0(rd_ptr[0]),
        .O(rd_ptr0[0]));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rd_ptr[1]_i_1 
       (.I0(rd_ptr[0]),
        .I1(rd_ptr[1]),
        .O(rd_ptr0[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \rd_ptr[2]_i_1 
       (.I0(\my_empty_reg_n_0_[4] ),
        .O(\rd_ptr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \rd_ptr[2]_i_2 
       (.I0(rd_ptr[0]),
        .I1(rd_ptr[1]),
        .I2(rd_ptr[2]),
        .O(rd_ptr0[2]));
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_reg[0] 
       (.C(sys_rst),
        .CE(\rd_ptr[2]_i_1_n_0 ),
        .D(rd_ptr0[0]),
        .Q(rd_ptr[0]),
        .R(rstdiv0_sync_r1_reg_rep__1));
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_reg[1] 
       (.C(sys_rst),
        .CE(\rd_ptr[2]_i_1_n_0 ),
        .D(rd_ptr0[1]),
        .Q(rd_ptr[1]),
        .R(rstdiv0_sync_r1_reg_rep__1));
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_reg[2] 
       (.C(sys_rst),
        .CE(\rd_ptr[2]_i_1_n_0 ),
        .D(rd_ptr0[2]),
        .Q(rd_ptr[2]),
        .R(rstdiv0_sync_r1_reg_rep__1));
  (* KEEP = "yes" *) 
  (* MAX_FANOUT = "50" *) 
  (* RTL_MAX_FANOUT = "found" *) 
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_timing_reg[0] 
       (.C(sys_rst),
        .CE(\rd_ptr[2]_i_1_n_0 ),
        .D(rd_ptr0[0]),
        .Q(rd_ptr_timing[0]),
        .R(rstdiv0_sync_r1_reg_rep__1));
  (* KEEP = "yes" *) 
  (* MAX_FANOUT = "50" *) 
  (* RTL_MAX_FANOUT = "found" *) 
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_timing_reg[1] 
       (.C(sys_rst),
        .CE(\rd_ptr[2]_i_1_n_0 ),
        .D(rd_ptr0[1]),
        .Q(rd_ptr_timing[1]),
        .R(rstdiv0_sync_r1_reg_rep__1));
  (* KEEP = "yes" *) 
  (* MAX_FANOUT = "50" *) 
  (* RTL_MAX_FANOUT = "found" *) 
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_timing_reg[2] 
       (.C(sys_rst),
        .CE(\rd_ptr[2]_i_1_n_0 ),
        .D(rd_ptr0[2]),
        .Q(rd_ptr_timing[2]),
        .R(rstdiv0_sync_r1_reg_rep__1));
  LUT1 #(
    .INIT(2'h1)) 
    \wr_ptr[0]_i_1 
       (.I0(wr_ptr[0]),
        .O(wr_ptr0[0]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wr_ptr[1]_i_1 
       (.I0(wr_ptr[0]),
        .I1(wr_ptr[1]),
        .O(wr_ptr0[1]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \wr_ptr[2]_i_2 
       (.I0(wr_ptr[0]),
        .I1(wr_ptr[1]),
        .I2(wr_ptr[2]),
        .O(wr_ptr0[2]));
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_reg[0] 
       (.C(sys_rst),
        .CE(calib_ctl_wren_reg_0),
        .D(wr_ptr0[0]),
        .Q(wr_ptr[0]),
        .R(rstdiv0_sync_r1_reg_rep__1));
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_reg[1] 
       (.C(sys_rst),
        .CE(calib_ctl_wren_reg_0),
        .D(wr_ptr0[1]),
        .Q(wr_ptr[1]),
        .R(rstdiv0_sync_r1_reg_rep__1));
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_reg[2] 
       (.C(sys_rst),
        .CE(calib_ctl_wren_reg_0),
        .D(wr_ptr0[2]),
        .Q(wr_ptr[2]),
        .R(rstdiv0_sync_r1_reg_rep__1));
  (* KEEP = "yes" *) 
  (* MAX_FANOUT = "50" *) 
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_timing_reg[0] 
       (.C(sys_rst),
        .CE(calib_ctl_wren_reg_0),
        .D(wr_ptr0[0]),
        .Q(wr_ptr_timing[0]),
        .R(SR));
  (* KEEP = "yes" *) 
  (* MAX_FANOUT = "50" *) 
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_timing_reg[1] 
       (.C(sys_rst),
        .CE(calib_ctl_wren_reg_0),
        .D(wr_ptr0[1]),
        .Q(wr_ptr_timing[1]),
        .R(SR));
  (* KEEP = "yes" *) 
  (* MAX_FANOUT = "50" *) 
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_timing_reg[2] 
       (.C(sys_rst),
        .CE(calib_ctl_wren_reg_0),
        .D(wr_ptr0[2]),
        .Q(wr_ptr_timing[2]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_0_ddr_of_pre_fifo" *) 
module Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_ddr_of_pre_fifo__parameterized1
   (\my_empty_reg[3]_0 ,
    \my_empty_reg[5]_0 ,
    calib_ctl_wren_reg,
    init_calib_complete_reg_rep,
    calib_cmd_wren,
    rstdiv0_sync_r1_reg_rep__11,
    rstdiv0_sync_r1_reg_rep__1,
    sys_rst,
    calib_ctl_wren_reg_0,
    SR);
  output \my_empty_reg[3]_0 ;
  output \my_empty_reg[5]_0 ;
  input calib_ctl_wren_reg;
  input init_calib_complete_reg_rep;
  input calib_cmd_wren;
  input rstdiv0_sync_r1_reg_rep__11;
  input [0:0]rstdiv0_sync_r1_reg_rep__1;
  input sys_rst;
  input [0:0]calib_ctl_wren_reg_0;
  input [0:0]SR;

  wire [0:0]SR;
  wire calib_cmd_wren;
  (* MAX_FANOUT = "50" *) (* RTL_MAX_FANOUT = "found" *) wire calib_ctl_wren_reg;
  wire [0:0]calib_ctl_wren_reg_0;
  wire init_calib_complete_reg_rep;
  wire my_empty0__0_n_0;
  wire my_empty0__1_n_0;
  wire my_empty0__2_n_0;
  wire my_empty0__3_n_0;
  wire my_empty0__4_n_0;
  wire my_empty0_n_0;
  wire \my_empty[2]_i_1__1_n_0 ;
  wire \my_empty[3]_i_1__1_n_0 ;
  wire \my_empty[4]_i_1__3_n_0 ;
  wire \my_empty[5]_i_1__1_n_0 ;
  wire \my_empty[6]_i_1__1_n_0 ;
  wire \my_empty[8]_i_1__1_n_0 ;
  wire \my_empty_reg[3]_0 ;
  wire \my_empty_reg[5]_0 ;
  wire \my_empty_reg_n_0_[4] ;
  wire \my_empty_reg_n_0_[6] ;
  wire \my_full[0]_i_1__3_n_0 ;
  wire \my_full[3]_i_1__2_n_0 ;
  wire \my_full[5]_i_1__1_n_0 ;
  wire \my_full_reg_n_0_[0] ;
  wire \my_full_reg_n_0_[3] ;
  wire \my_full_reg_n_0_[5] ;
  wire p_1_in;
  wire p_3_in;
  wire [2:0]rd_ptr;
  wire [2:0]rd_ptr0;
  wire \rd_ptr[2]_i_1__0_n_0 ;
  (* MAX_FANOUT = "50" *) (* RTL_KEEP = "true" *) (* RTL_MAX_FANOUT = "found" *) 
  (* syn_maxfan = "10" *) wire [2:0]rd_ptr_timing;
  wire [0:0]rstdiv0_sync_r1_reg_rep__1;
  wire rstdiv0_sync_r1_reg_rep__11;
  wire sys_rst;
  wire [2:0]wr_ptr;
  wire [2:0]wr_ptr0;
  wire [2:0]wr_ptr_timing;

  LUT6 #(
    .INIT(64'h0041820014000082)) 
    my_empty0
       (.I0(wr_ptr_timing[0]),
        .I1(wr_ptr_timing[2]),
        .I2(rd_ptr[2]),
        .I3(rd_ptr[1]),
        .I4(rd_ptr[0]),
        .I5(wr_ptr_timing[1]),
        .O(my_empty0_n_0));
  LUT6 #(
    .INIT(64'h0041820014000082)) 
    my_empty0__0
       (.I0(wr_ptr_timing[0]),
        .I1(wr_ptr_timing[2]),
        .I2(rd_ptr[2]),
        .I3(rd_ptr[1]),
        .I4(rd_ptr[0]),
        .I5(wr_ptr_timing[1]),
        .O(my_empty0__0_n_0));
  LUT6 #(
    .INIT(64'h0041820014000082)) 
    my_empty0__1
       (.I0(wr_ptr_timing[0]),
        .I1(wr_ptr_timing[2]),
        .I2(rd_ptr[2]),
        .I3(rd_ptr[1]),
        .I4(rd_ptr[0]),
        .I5(wr_ptr_timing[1]),
        .O(my_empty0__1_n_0));
  LUT6 #(
    .INIT(64'h0041820014000082)) 
    my_empty0__2
       (.I0(wr_ptr_timing[0]),
        .I1(wr_ptr_timing[2]),
        .I2(rd_ptr[2]),
        .I3(rd_ptr[1]),
        .I4(rd_ptr[0]),
        .I5(wr_ptr_timing[1]),
        .O(my_empty0__2_n_0));
  LUT6 #(
    .INIT(64'h0041820014000082)) 
    my_empty0__3
       (.I0(wr_ptr_timing[0]),
        .I1(wr_ptr_timing[2]),
        .I2(rd_ptr[2]),
        .I3(rd_ptr[1]),
        .I4(rd_ptr[0]),
        .I5(wr_ptr_timing[1]),
        .O(my_empty0__3_n_0));
  LUT6 #(
    .INIT(64'h0041820014000082)) 
    my_empty0__4
       (.I0(wr_ptr_timing[0]),
        .I1(wr_ptr_timing[2]),
        .I2(rd_ptr[2]),
        .I3(rd_ptr[1]),
        .I4(rd_ptr[0]),
        .I5(wr_ptr_timing[1]),
        .O(my_empty0__4_n_0));
  LUT5 #(
    .INIT(32'hAAABAAAA)) 
    \my_empty[2]_i_1__1 
       (.I0(p_1_in),
        .I1(init_calib_complete_reg_rep),
        .I2(calib_cmd_wren),
        .I3(\my_full_reg_n_0_[3] ),
        .I4(my_empty0__0_n_0),
        .O(\my_empty[2]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00010000)) 
    \my_empty[3]_i_1__1 
       (.I0(p_1_in),
        .I1(init_calib_complete_reg_rep),
        .I2(calib_cmd_wren),
        .I3(\my_full_reg_n_0_[3] ),
        .I4(my_empty0__1_n_0),
        .I5(\my_empty_reg[3]_0 ),
        .O(\my_empty[3]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00010000)) 
    \my_empty[4]_i_1__3 
       (.I0(p_3_in),
        .I1(init_calib_complete_reg_rep),
        .I2(calib_cmd_wren),
        .I3(\my_full_reg_n_0_[5] ),
        .I4(my_empty0__2_n_0),
        .I5(\my_empty_reg_n_0_[4] ),
        .O(\my_empty[4]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00010000)) 
    \my_empty[5]_i_1__1 
       (.I0(p_3_in),
        .I1(init_calib_complete_reg_rep),
        .I2(calib_cmd_wren),
        .I3(\my_full_reg_n_0_[5] ),
        .I4(my_empty0__3_n_0),
        .I5(\my_empty_reg[5]_0 ),
        .O(\my_empty[5]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00010000)) 
    \my_empty[6]_i_1__1 
       (.I0(p_3_in),
        .I1(init_calib_complete_reg_rep),
        .I2(calib_cmd_wren),
        .I3(\my_full_reg_n_0_[5] ),
        .I4(my_empty0__4_n_0),
        .I5(\my_empty_reg_n_0_[6] ),
        .O(\my_empty[6]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hAAABAAAA)) 
    \my_empty[8]_i_1__1 
       (.I0(p_3_in),
        .I1(init_calib_complete_reg_rep),
        .I2(calib_cmd_wren),
        .I3(\my_full_reg_n_0_[5] ),
        .I4(my_empty0_n_0),
        .O(\my_empty[8]_i_1__1_n_0 ));
  (* syn_maxfan = "3" *) 
  FDSE \my_empty_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\my_empty[2]_i_1__1_n_0 ),
        .Q(p_1_in),
        .S(rstdiv0_sync_r1_reg_rep__1));
  (* syn_maxfan = "3" *) 
  FDSE \my_empty_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\my_empty[3]_i_1__1_n_0 ),
        .Q(\my_empty_reg[3]_0 ),
        .S(rstdiv0_sync_r1_reg_rep__1));
  (* syn_maxfan = "3" *) 
  FDSE \my_empty_reg[4] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\my_empty[4]_i_1__3_n_0 ),
        .Q(\my_empty_reg_n_0_[4] ),
        .S(rstdiv0_sync_r1_reg_rep__1));
  (* syn_maxfan = "3" *) 
  FDSE \my_empty_reg[5] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\my_empty[5]_i_1__1_n_0 ),
        .Q(\my_empty_reg[5]_0 ),
        .S(rstdiv0_sync_r1_reg_rep__1));
  (* syn_maxfan = "3" *) 
  FDSE \my_empty_reg[6] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\my_empty[6]_i_1__1_n_0 ),
        .Q(\my_empty_reg_n_0_[6] ),
        .S(rstdiv0_sync_r1_reg_rep__1));
  (* syn_maxfan = "3" *) 
  FDSE \my_empty_reg[8] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\my_empty[8]_i_1__1_n_0 ),
        .Q(p_3_in),
        .S(rstdiv0_sync_r1_reg_rep__1));
  LUT5 #(
    .INIT(32'h0000AAA8)) 
    \my_full[0]_i_1__3 
       (.I0(\my_full_reg_n_0_[0] ),
        .I1(init_calib_complete_reg_rep),
        .I2(calib_cmd_wren),
        .I3(\my_empty_reg_n_0_[6] ),
        .I4(rstdiv0_sync_r1_reg_rep__11),
        .O(\my_full[0]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAA8AA)) 
    \my_full[3]_i_1__2 
       (.I0(\my_full_reg_n_0_[3] ),
        .I1(init_calib_complete_reg_rep),
        .I2(calib_cmd_wren),
        .I3(\my_full_reg_n_0_[0] ),
        .I4(\my_empty_reg_n_0_[6] ),
        .I5(rstdiv0_sync_r1_reg_rep__11),
        .O(\my_full[3]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAA8AA)) 
    \my_full[5]_i_1__1 
       (.I0(\my_full_reg_n_0_[5] ),
        .I1(init_calib_complete_reg_rep),
        .I2(calib_cmd_wren),
        .I3(\my_full_reg_n_0_[0] ),
        .I4(\my_empty_reg_n_0_[6] ),
        .I5(rstdiv0_sync_r1_reg_rep__11),
        .O(\my_full[5]_i_1__1_n_0 ));
  (* syn_maxfan = "3" *) 
  FDRE \my_full_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\my_full[0]_i_1__3_n_0 ),
        .Q(\my_full_reg_n_0_[0] ),
        .R(1'b0));
  (* syn_maxfan = "3" *) 
  FDRE \my_full_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\my_full[3]_i_1__2_n_0 ),
        .Q(\my_full_reg_n_0_[3] ),
        .R(1'b0));
  (* syn_maxfan = "3" *) 
  FDRE \my_full_reg[5] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\my_full[5]_i_1__1_n_0 ),
        .Q(\my_full_reg_n_0_[5] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \rd_ptr[0]_i_1 
       (.I0(rd_ptr[0]),
        .O(rd_ptr0[0]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rd_ptr[1]_i_1 
       (.I0(rd_ptr[0]),
        .I1(rd_ptr[1]),
        .O(rd_ptr0[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \rd_ptr[2]_i_1__0 
       (.I0(\my_empty_reg_n_0_[4] ),
        .O(\rd_ptr[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \rd_ptr[2]_i_2 
       (.I0(rd_ptr[0]),
        .I1(rd_ptr[1]),
        .I2(rd_ptr[2]),
        .O(rd_ptr0[2]));
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_reg[0] 
       (.C(sys_rst),
        .CE(\rd_ptr[2]_i_1__0_n_0 ),
        .D(rd_ptr0[0]),
        .Q(rd_ptr[0]),
        .R(rstdiv0_sync_r1_reg_rep__1));
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_reg[1] 
       (.C(sys_rst),
        .CE(\rd_ptr[2]_i_1__0_n_0 ),
        .D(rd_ptr0[1]),
        .Q(rd_ptr[1]),
        .R(rstdiv0_sync_r1_reg_rep__1));
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_reg[2] 
       (.C(sys_rst),
        .CE(\rd_ptr[2]_i_1__0_n_0 ),
        .D(rd_ptr0[2]),
        .Q(rd_ptr[2]),
        .R(rstdiv0_sync_r1_reg_rep__1));
  (* KEEP = "yes" *) 
  (* MAX_FANOUT = "50" *) 
  (* RTL_MAX_FANOUT = "found" *) 
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_timing_reg[0] 
       (.C(sys_rst),
        .CE(\rd_ptr[2]_i_1__0_n_0 ),
        .D(rd_ptr0[0]),
        .Q(rd_ptr_timing[0]),
        .R(SR));
  (* KEEP = "yes" *) 
  (* MAX_FANOUT = "50" *) 
  (* RTL_MAX_FANOUT = "found" *) 
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_timing_reg[1] 
       (.C(sys_rst),
        .CE(\rd_ptr[2]_i_1__0_n_0 ),
        .D(rd_ptr0[1]),
        .Q(rd_ptr_timing[1]),
        .R(SR));
  (* KEEP = "yes" *) 
  (* MAX_FANOUT = "50" *) 
  (* RTL_MAX_FANOUT = "found" *) 
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_timing_reg[2] 
       (.C(sys_rst),
        .CE(\rd_ptr[2]_i_1__0_n_0 ),
        .D(rd_ptr0[2]),
        .Q(rd_ptr_timing[2]),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \wr_ptr[0]_i_1 
       (.I0(wr_ptr[0]),
        .O(wr_ptr0[0]));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wr_ptr[1]_i_1 
       (.I0(wr_ptr[0]),
        .I1(wr_ptr[1]),
        .O(wr_ptr0[1]));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \wr_ptr[2]_i_2 
       (.I0(wr_ptr[0]),
        .I1(wr_ptr[1]),
        .I2(wr_ptr[2]),
        .O(wr_ptr0[2]));
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_reg[0] 
       (.C(sys_rst),
        .CE(calib_ctl_wren_reg_0),
        .D(wr_ptr0[0]),
        .Q(wr_ptr[0]),
        .R(rstdiv0_sync_r1_reg_rep__1));
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_reg[1] 
       (.C(sys_rst),
        .CE(calib_ctl_wren_reg_0),
        .D(wr_ptr0[1]),
        .Q(wr_ptr[1]),
        .R(rstdiv0_sync_r1_reg_rep__1));
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_reg[2] 
       (.C(sys_rst),
        .CE(calib_ctl_wren_reg_0),
        .D(wr_ptr0[2]),
        .Q(wr_ptr[2]),
        .R(rstdiv0_sync_r1_reg_rep__1));
  (* KEEP = "yes" *) 
  (* MAX_FANOUT = "50" *) 
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_timing_reg[0] 
       (.C(sys_rst),
        .CE(calib_ctl_wren_reg_0),
        .D(wr_ptr0[0]),
        .Q(wr_ptr_timing[0]),
        .R(rstdiv0_sync_r1_reg_rep__1));
  (* KEEP = "yes" *) 
  (* MAX_FANOUT = "50" *) 
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_timing_reg[1] 
       (.C(sys_rst),
        .CE(calib_ctl_wren_reg_0),
        .D(wr_ptr0[1]),
        .Q(wr_ptr_timing[1]),
        .R(rstdiv0_sync_r1_reg_rep__1));
  (* KEEP = "yes" *) 
  (* MAX_FANOUT = "50" *) 
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_timing_reg[2] 
       (.C(sys_rst),
        .CE(calib_ctl_wren_reg_0),
        .D(wr_ptr0[2]),
        .Q(wr_ptr_timing[2]),
        .R(rstdiv0_sync_r1_reg_rep__1));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_0_ddr_of_pre_fifo" *) 
module Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_ddr_of_pre_fifo__parameterized2
   (\rd_ptr_timing_reg[2]_0 ,
    \rd_ptr_timing_reg[2]_1 ,
    \rd_ptr_timing_reg[2]_2 ,
    \rd_ptr_timing_reg[2]_3 ,
    \my_empty_reg[7]_0 ,
    \my_empty_reg[1]_0 ,
    D0,
    phy_mc_data_full,
    wr_en_2,
    \wr_ptr_timing_reg[2]_0 ,
    ofifo_rst,
    sys_rst,
    mux_wrdata_en,
    A_of_full,
    mc_wrdata_en,
    init_calib_complete_reg_rep__8,
    calib_wrdata_en,
    init_calib_complete_reg_rep__4,
    \rd_ptr_reg[3]_0 ,
    Q);
  output \rd_ptr_timing_reg[2]_0 ;
  output \rd_ptr_timing_reg[2]_1 ;
  output \rd_ptr_timing_reg[2]_2 ;
  output \rd_ptr_timing_reg[2]_3 ;
  output \my_empty_reg[7]_0 ;
  output \my_empty_reg[1]_0 ;
  output [7:0]D0;
  output phy_mc_data_full;
  output wr_en_2;
  output [3:0]\wr_ptr_timing_reg[2]_0 ;
  input ofifo_rst;
  input sys_rst;
  input mux_wrdata_en;
  input A_of_full;
  input mc_wrdata_en;
  input init_calib_complete_reg_rep__8;
  input calib_wrdata_en;
  input init_calib_complete_reg_rep__4;
  input [7:0]\rd_ptr_reg[3]_0 ;
  input [2:0]Q;

  wire A_of_full;
  wire [7:0]D0;
  wire [2:0]Q;
  wire calib_wrdata_en;
  wire \entry_cnt[0]_i_1_n_0 ;
  wire \entry_cnt[1]_i_1_n_0 ;
  wire \entry_cnt[2]_i_1_n_0 ;
  wire \entry_cnt[3]_i_1_n_0 ;
  wire \entry_cnt[4]_i_1_n_0 ;
  wire \entry_cnt[4]_i_2_n_0 ;
  wire \entry_cnt[4]_i_3_n_0 ;
  wire [4:2]entry_cnt_reg__0;
  wire \entry_cnt_reg_n_0_[0] ;
  wire \entry_cnt_reg_n_0_[1] ;
  wire init_calib_complete_reg_rep__4;
  wire init_calib_complete_reg_rep__8;
  wire mc_wrdata_en;
  wire mux_wrdata_en;
  wire my_empty0;
  wire \my_empty[1]_i_1__0_n_0 ;
  wire \my_empty[7]_i_1__0_n_0 ;
  wire \my_empty[7]_i_4__0_n_0 ;
  wire \my_empty[7]_i_5__0_n_0 ;
  wire \my_empty_reg[1]_0 ;
  wire \my_empty_reg[7]_0 ;
  wire \my_empty_reg_n_0_[7] ;
  wire my_full0;
  wire \my_full[4]_i_1__0_n_0 ;
  wire \my_full[4]_i_3__0_n_0 ;
  wire \my_full[4]_i_4__0_n_0 ;
  wire \my_full_reg_n_0_[4] ;
  wire [3:0]nxt_rd_ptr;
  wire [3:0]nxt_wr_ptr;
  wire ofifo_rst;
  wire phy_mc_data_full;
  wire [7:0]\rd_ptr_reg[3]_0 ;
  wire [3:0]rd_ptr_timing;
  wire \rd_ptr_timing[3]_i_1__1_n_0 ;
  wire \rd_ptr_timing_reg[2]_0 ;
  wire \rd_ptr_timing_reg[2]_1 ;
  wire \rd_ptr_timing_reg[2]_2 ;
  wire \rd_ptr_timing_reg[2]_3 ;
  wire sys_rst;
  wire wr_en_2;
  wire wr_ptr0;
  wire [3:0]wr_ptr_timing;
  wire [3:0]\wr_ptr_timing_reg[2]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \entry_cnt[0]_i_1 
       (.I0(\entry_cnt_reg_n_0_[0] ),
        .O(\entry_cnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT5 #(
    .INIT(32'hAA6A5595)) 
    \entry_cnt[1]_i_1 
       (.I0(\entry_cnt_reg_n_0_[0] ),
        .I1(A_of_full),
        .I2(mux_wrdata_en),
        .I3(\my_full_reg_n_0_[4] ),
        .I4(\entry_cnt_reg_n_0_[1] ),
        .O(\entry_cnt[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF7F0080AAEA5515)) 
    \entry_cnt[2]_i_1 
       (.I0(\entry_cnt_reg_n_0_[0] ),
        .I1(A_of_full),
        .I2(mux_wrdata_en),
        .I3(\my_full_reg_n_0_[4] ),
        .I4(entry_cnt_reg__0[2]),
        .I5(\entry_cnt_reg_n_0_[1] ),
        .O(\entry_cnt[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \entry_cnt[3]_i_1 
       (.I0(\entry_cnt[4]_i_3_n_0 ),
        .I1(\entry_cnt_reg_n_0_[0] ),
        .I2(\entry_cnt_reg_n_0_[1] ),
        .I3(entry_cnt_reg__0[3]),
        .I4(entry_cnt_reg__0[2]),
        .O(\entry_cnt[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5550005000033303)) 
    \entry_cnt[4]_i_1 
       (.I0(\my_full_reg_n_0_[4] ),
        .I1(\my_empty_reg_n_0_[7] ),
        .I2(calib_wrdata_en),
        .I3(init_calib_complete_reg_rep__8),
        .I4(mc_wrdata_en),
        .I5(A_of_full),
        .O(\entry_cnt[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \entry_cnt[4]_i_2 
       (.I0(\entry_cnt_reg_n_0_[1] ),
        .I1(\entry_cnt_reg_n_0_[0] ),
        .I2(\entry_cnt[4]_i_3_n_0 ),
        .I3(entry_cnt_reg__0[2]),
        .I4(entry_cnt_reg__0[4]),
        .I5(entry_cnt_reg__0[3]),
        .O(\entry_cnt[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \entry_cnt[4]_i_3 
       (.I0(A_of_full),
        .I1(mc_wrdata_en),
        .I2(init_calib_complete_reg_rep__8),
        .I3(calib_wrdata_en),
        .I4(\my_full_reg_n_0_[4] ),
        .O(\entry_cnt[4]_i_3_n_0 ));
  FDRE \entry_cnt_reg[0] 
       (.C(sys_rst),
        .CE(\entry_cnt[4]_i_1_n_0 ),
        .D(\entry_cnt[0]_i_1_n_0 ),
        .Q(\entry_cnt_reg_n_0_[0] ),
        .R(ofifo_rst));
  FDRE \entry_cnt_reg[1] 
       (.C(sys_rst),
        .CE(\entry_cnt[4]_i_1_n_0 ),
        .D(\entry_cnt[1]_i_1_n_0 ),
        .Q(\entry_cnt_reg_n_0_[1] ),
        .R(ofifo_rst));
  FDRE \entry_cnt_reg[2] 
       (.C(sys_rst),
        .CE(\entry_cnt[4]_i_1_n_0 ),
        .D(\entry_cnt[2]_i_1_n_0 ),
        .Q(entry_cnt_reg__0[2]),
        .R(ofifo_rst));
  FDRE \entry_cnt_reg[3] 
       (.C(sys_rst),
        .CE(\entry_cnt[4]_i_1_n_0 ),
        .D(\entry_cnt[3]_i_1_n_0 ),
        .Q(entry_cnt_reg__0[3]),
        .R(ofifo_rst));
  FDRE \entry_cnt_reg[4] 
       (.C(sys_rst),
        .CE(\entry_cnt[4]_i_1_n_0 ),
        .D(\entry_cnt[4]_i_2_n_0 ),
        .Q(entry_cnt_reg__0[4]),
        .R(ofifo_rst));
  LUT6 #(
    .INIT(64'h0000E20000E2E2E2)) 
    mem_reg_0_15_0_5_i_1
       (.I0(calib_wrdata_en),
        .I1(init_calib_complete_reg_rep__8),
        .I2(mc_wrdata_en),
        .I3(A_of_full),
        .I4(\my_full_reg_n_0_[4] ),
        .I5(\my_empty_reg[1]_0 ),
        .O(wr_en_2));
  LUT6 #(
    .INIT(64'hFFFFFFFFF071F070)) 
    \my_empty[1]_i_1__0 
       (.I0(mux_wrdata_en),
        .I1(A_of_full),
        .I2(\my_empty_reg[1]_0 ),
        .I3(\my_full_reg_n_0_[4] ),
        .I4(my_empty0),
        .I5(ofifo_rst),
        .O(\my_empty[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF071F070)) 
    \my_empty[7]_i_1__0 
       (.I0(mux_wrdata_en),
        .I1(A_of_full),
        .I2(\my_empty_reg_n_0_[7] ),
        .I3(\my_full_reg_n_0_[4] ),
        .I4(my_empty0),
        .I5(ofifo_rst),
        .O(\my_empty[7]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h4A400D08)) 
    \my_empty[7]_i_3__0 
       (.I0(wr_ptr_timing[2]),
        .I1(\my_empty[7]_i_4__0_n_0 ),
        .I2(wr_ptr_timing[3]),
        .I3(\my_empty[7]_i_5__0_n_0 ),
        .I4(\rd_ptr_timing_reg[2]_2 ),
        .O(my_empty0));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    \my_empty[7]_i_4__0 
       (.I0(wr_ptr_timing[1]),
        .I1(\rd_ptr_timing_reg[2]_0 ),
        .I2(\rd_ptr_timing_reg[2]_1 ),
        .I3(\rd_ptr_timing_reg[2]_3 ),
        .I4(wr_ptr_timing[0]),
        .O(\my_empty[7]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT5 #(
    .INIT(32'h84210842)) 
    \my_empty[7]_i_5__0 
       (.I0(wr_ptr_timing[0]),
        .I1(wr_ptr_timing[1]),
        .I2(\rd_ptr_timing_reg[2]_0 ),
        .I3(\rd_ptr_timing_reg[2]_1 ),
        .I4(\rd_ptr_timing_reg[2]_3 ),
        .O(\my_empty[7]_i_5__0_n_0 ));
  (* syn_maxfan = "3" *) 
  FDRE \my_empty_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\my_empty[1]_i_1__0_n_0 ),
        .Q(\my_empty_reg[1]_0 ),
        .R(1'b0));
  (* syn_maxfan = "3" *) 
  FDRE \my_empty_reg[7] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\my_empty[7]_i_1__0_n_0 ),
        .Q(\my_empty_reg_n_0_[7] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000FF00FC80)) 
    \my_full[4]_i_1__0 
       (.I0(my_full0),
        .I1(mux_wrdata_en),
        .I2(A_of_full),
        .I3(\my_full_reg_n_0_[4] ),
        .I4(\my_empty_reg_n_0_[7] ),
        .I5(ofifo_rst),
        .O(\my_full[4]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h4A400D08)) 
    \my_full[4]_i_2__0 
       (.I0(rd_ptr_timing[2]),
        .I1(\my_full[4]_i_3__0_n_0 ),
        .I2(rd_ptr_timing[3]),
        .I3(\my_full[4]_i_4__0_n_0 ),
        .I4(\wr_ptr_timing_reg[2]_0 [2]),
        .O(my_full0));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    \my_full[4]_i_3__0 
       (.I0(rd_ptr_timing[1]),
        .I1(\wr_ptr_timing_reg[2]_0 [0]),
        .I2(\wr_ptr_timing_reg[2]_0 [1]),
        .I3(\wr_ptr_timing_reg[2]_0 [3]),
        .I4(rd_ptr_timing[0]),
        .O(\my_full[4]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT5 #(
    .INIT(32'h84210842)) 
    \my_full[4]_i_4__0 
       (.I0(rd_ptr_timing[0]),
        .I1(rd_ptr_timing[1]),
        .I2(\wr_ptr_timing_reg[2]_0 [0]),
        .I3(\wr_ptr_timing_reg[2]_0 [1]),
        .I4(\wr_ptr_timing_reg[2]_0 [3]),
        .O(\my_full[4]_i_4__0_n_0 ));
  (* syn_maxfan = "3" *) 
  FDRE \my_full_reg[4] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\my_full[4]_i_1__0_n_0 ),
        .Q(\my_full_reg_n_0_[4] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ofs_rdy_r_i_2
       (.I0(entry_cnt_reg__0[2]),
        .I1(entry_cnt_reg__0[4]),
        .I2(entry_cnt_reg__0[3]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(phy_mc_data_full));
  LUT5 #(
    .INIT(32'h0000DFD5)) 
    out_fifo_i_1
       (.I0(\my_empty_reg[1]_0 ),
        .I1(mc_wrdata_en),
        .I2(init_calib_complete_reg_rep__4),
        .I3(calib_wrdata_en),
        .I4(A_of_full),
        .O(\my_empty_reg[7]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_2__1
       (.I0(\rd_ptr_reg[3]_0 [7]),
        .I1(\my_empty_reg[1]_0 ),
        .O(D0[7]));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_3__1
       (.I0(\rd_ptr_reg[3]_0 [6]),
        .I1(\my_empty_reg[1]_0 ),
        .O(D0[6]));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_4__1
       (.I0(\rd_ptr_reg[3]_0 [5]),
        .I1(\my_empty_reg[1]_0 ),
        .O(D0[5]));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_5__1
       (.I0(\rd_ptr_reg[3]_0 [4]),
        .I1(\my_empty_reg[1]_0 ),
        .O(D0[4]));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_6__1
       (.I0(\rd_ptr_reg[3]_0 [3]),
        .I1(\my_empty_reg[1]_0 ),
        .O(D0[3]));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_7__1
       (.I0(\rd_ptr_reg[3]_0 [2]),
        .I1(\my_empty_reg[1]_0 ),
        .O(D0[2]));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_8__1
       (.I0(\rd_ptr_reg[3]_0 [1]),
        .I1(\my_empty_reg[1]_0 ),
        .O(D0[1]));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_9__1
       (.I0(\rd_ptr_reg[3]_0 [0]),
        .I1(\my_empty_reg[1]_0 ),
        .O(D0[0]));
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_reg[0] 
       (.C(sys_rst),
        .CE(\rd_ptr_timing[3]_i_1__1_n_0 ),
        .D(nxt_rd_ptr[0]),
        .Q(\rd_ptr_timing_reg[2]_0 ),
        .R(ofifo_rst));
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_reg[1] 
       (.C(sys_rst),
        .CE(\rd_ptr_timing[3]_i_1__1_n_0 ),
        .D(nxt_rd_ptr[1]),
        .Q(\rd_ptr_timing_reg[2]_1 ),
        .R(ofifo_rst));
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_reg[2] 
       (.C(sys_rst),
        .CE(\rd_ptr_timing[3]_i_1__1_n_0 ),
        .D(nxt_rd_ptr[2]),
        .Q(\rd_ptr_timing_reg[2]_2 ),
        .R(ofifo_rst));
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_reg[3] 
       (.C(sys_rst),
        .CE(\rd_ptr_timing[3]_i_1__1_n_0 ),
        .D(nxt_rd_ptr[3]),
        .Q(\rd_ptr_timing_reg[2]_3 ),
        .R(ofifo_rst));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \rd_ptr_timing[0]_i_1__2 
       (.I0(\rd_ptr_timing_reg[2]_3 ),
        .I1(\rd_ptr_timing_reg[2]_0 ),
        .O(nxt_rd_ptr[0]));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \rd_ptr_timing[1]_i_1__2 
       (.I0(\rd_ptr_timing_reg[2]_3 ),
        .I1(\rd_ptr_timing_reg[2]_0 ),
        .I2(\rd_ptr_timing_reg[2]_1 ),
        .O(nxt_rd_ptr[1]));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT4 #(
    .INIT(16'hAA6A)) 
    \rd_ptr_timing[2]_i_1__0 
       (.I0(\rd_ptr_timing_reg[2]_2 ),
        .I1(\rd_ptr_timing_reg[2]_0 ),
        .I2(\rd_ptr_timing_reg[2]_1 ),
        .I3(\rd_ptr_timing_reg[2]_3 ),
        .O(nxt_rd_ptr[2]));
  LUT2 #(
    .INIT(4'h1)) 
    \rd_ptr_timing[3]_i_1__1 
       (.I0(\my_empty_reg_n_0_[7] ),
        .I1(A_of_full),
        .O(\rd_ptr_timing[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \rd_ptr_timing[3]_i_2__0 
       (.I0(\rd_ptr_timing_reg[2]_3 ),
        .I1(\rd_ptr_timing_reg[2]_1 ),
        .I2(\rd_ptr_timing_reg[2]_0 ),
        .I3(\rd_ptr_timing_reg[2]_2 ),
        .O(nxt_rd_ptr[3]));
  (* KEEP = "yes" *) 
  (* MAX_FANOUT = "50" *) 
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_timing_reg[0] 
       (.C(sys_rst),
        .CE(\rd_ptr_timing[3]_i_1__1_n_0 ),
        .D(nxt_rd_ptr[0]),
        .Q(rd_ptr_timing[0]),
        .R(ofifo_rst));
  (* KEEP = "yes" *) 
  (* MAX_FANOUT = "50" *) 
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_timing_reg[1] 
       (.C(sys_rst),
        .CE(\rd_ptr_timing[3]_i_1__1_n_0 ),
        .D(nxt_rd_ptr[1]),
        .Q(rd_ptr_timing[1]),
        .R(ofifo_rst));
  (* KEEP = "yes" *) 
  (* MAX_FANOUT = "50" *) 
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_timing_reg[2] 
       (.C(sys_rst),
        .CE(\rd_ptr_timing[3]_i_1__1_n_0 ),
        .D(nxt_rd_ptr[2]),
        .Q(rd_ptr_timing[2]),
        .R(ofifo_rst));
  (* KEEP = "yes" *) 
  (* MAX_FANOUT = "50" *) 
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_timing_reg[3] 
       (.C(sys_rst),
        .CE(\rd_ptr_timing[3]_i_1__1_n_0 ),
        .D(nxt_rd_ptr[3]),
        .Q(rd_ptr_timing[3]),
        .R(ofifo_rst));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \wr_ptr[0]_i_1__1 
       (.I0(\wr_ptr_timing_reg[2]_0 [3]),
        .I1(\wr_ptr_timing_reg[2]_0 [0]),
        .O(nxt_wr_ptr[0]));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \wr_ptr[1]_i_1__2 
       (.I0(\wr_ptr_timing_reg[2]_0 [3]),
        .I1(\wr_ptr_timing_reg[2]_0 [0]),
        .I2(\wr_ptr_timing_reg[2]_0 [1]),
        .O(nxt_wr_ptr[1]));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT4 #(
    .INIT(16'hAA6A)) 
    \wr_ptr[2]_i_1__0 
       (.I0(\wr_ptr_timing_reg[2]_0 [2]),
        .I1(\wr_ptr_timing_reg[2]_0 [0]),
        .I2(\wr_ptr_timing_reg[2]_0 [1]),
        .I3(\wr_ptr_timing_reg[2]_0 [3]),
        .O(nxt_wr_ptr[2]));
  LUT6 #(
    .INIT(64'h0000E20000E2E2E2)) 
    \wr_ptr[3]_i_1__0 
       (.I0(calib_wrdata_en),
        .I1(init_calib_complete_reg_rep__8),
        .I2(mc_wrdata_en),
        .I3(A_of_full),
        .I4(\my_full_reg_n_0_[4] ),
        .I5(\my_empty_reg_n_0_[7] ),
        .O(wr_ptr0));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \wr_ptr[3]_i_2 
       (.I0(\wr_ptr_timing_reg[2]_0 [3]),
        .I1(\wr_ptr_timing_reg[2]_0 [1]),
        .I2(\wr_ptr_timing_reg[2]_0 [0]),
        .I3(\wr_ptr_timing_reg[2]_0 [2]),
        .O(nxt_wr_ptr[3]));
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_reg[0] 
       (.C(sys_rst),
        .CE(wr_ptr0),
        .D(nxt_wr_ptr[0]),
        .Q(\wr_ptr_timing_reg[2]_0 [0]),
        .R(ofifo_rst));
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_reg[1] 
       (.C(sys_rst),
        .CE(wr_ptr0),
        .D(nxt_wr_ptr[1]),
        .Q(\wr_ptr_timing_reg[2]_0 [1]),
        .R(ofifo_rst));
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_reg[2] 
       (.C(sys_rst),
        .CE(wr_ptr0),
        .D(nxt_wr_ptr[2]),
        .Q(\wr_ptr_timing_reg[2]_0 [2]),
        .R(ofifo_rst));
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_reg[3] 
       (.C(sys_rst),
        .CE(wr_ptr0),
        .D(nxt_wr_ptr[3]),
        .Q(\wr_ptr_timing_reg[2]_0 [3]),
        .R(ofifo_rst));
  (* KEEP = "yes" *) 
  (* MAX_FANOUT = "50" *) 
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_timing_reg[0] 
       (.C(sys_rst),
        .CE(wr_ptr0),
        .D(nxt_wr_ptr[0]),
        .Q(wr_ptr_timing[0]),
        .R(ofifo_rst));
  (* KEEP = "yes" *) 
  (* MAX_FANOUT = "50" *) 
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_timing_reg[1] 
       (.C(sys_rst),
        .CE(wr_ptr0),
        .D(nxt_wr_ptr[1]),
        .Q(wr_ptr_timing[1]),
        .R(ofifo_rst));
  (* KEEP = "yes" *) 
  (* MAX_FANOUT = "50" *) 
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_timing_reg[2] 
       (.C(sys_rst),
        .CE(wr_ptr0),
        .D(nxt_wr_ptr[2]),
        .Q(wr_ptr_timing[2]),
        .R(ofifo_rst));
  (* KEEP = "yes" *) 
  (* MAX_FANOUT = "50" *) 
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_timing_reg[3] 
       (.C(sys_rst),
        .CE(wr_ptr0),
        .D(nxt_wr_ptr[3]),
        .Q(wr_ptr_timing[3]),
        .R(ofifo_rst));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_0_ddr_of_pre_fifo" *) 
module Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_ddr_of_pre_fifo__parameterized3
   (\rd_ptr_timing_reg[2]_0 ,
    \rd_ptr_timing_reg[2]_1 ,
    \rd_ptr_timing_reg[2]_2 ,
    \rd_ptr_timing_reg[2]_3 ,
    wr_en_4,
    \my_empty_reg[1]_0 ,
    D4,
    \my_empty_reg[6]_0 ,
    D0,
    D1,
    D2,
    D3,
    D7,
    D8,
    D9,
    Q,
    SR,
    sys_rst,
    calib_cmd_wren,
    init_calib_complete_reg_rep__5,
    B_of_full,
    mux_cmd_wren,
    \rd_ptr_reg[3]_0 ,
    init_calib_complete_reg_rep__4);
  output \rd_ptr_timing_reg[2]_0 ;
  output \rd_ptr_timing_reg[2]_1 ;
  output \rd_ptr_timing_reg[2]_2 ;
  output \rd_ptr_timing_reg[2]_3 ;
  output wr_en_4;
  output \my_empty_reg[1]_0 ;
  output [4:0]D4;
  output \my_empty_reg[6]_0 ;
  output [3:0]D0;
  output [3:0]D1;
  output [3:0]D2;
  output [3:0]D3;
  output [3:0]D7;
  output [3:0]D8;
  output [3:0]D9;
  output [3:0]Q;
  input [0:0]SR;
  input sys_rst;
  input calib_cmd_wren;
  input init_calib_complete_reg_rep__5;
  input B_of_full;
  input mux_cmd_wren;
  input [32:0]\rd_ptr_reg[3]_0 ;
  input init_calib_complete_reg_rep__4;

  wire B_of_full;
  wire [3:0]D0;
  wire [3:0]D1;
  wire [3:0]D2;
  wire [3:0]D3;
  wire [4:0]D4;
  wire [3:0]D7;
  wire [3:0]D8;
  wire [3:0]D9;
  wire [3:0]Q;
  wire [0:0]SR;
  wire calib_cmd_wren;
  wire init_calib_complete_reg_rep__4;
  wire init_calib_complete_reg_rep__5;
  wire mux_cmd_wren;
  wire my_empty0;
  wire \my_empty[1]_i_1__1_n_0 ;
  wire \my_empty[6]_i_1_n_0 ;
  wire \my_empty[6]_i_3_n_0 ;
  wire \my_empty[6]_i_4_n_0 ;
  wire \my_empty_reg[1]_0 ;
  wire \my_empty_reg[6]_0 ;
  wire \my_empty_reg_n_0_[6] ;
  wire my_full0;
  wire \my_full[3]_i_1_n_0 ;
  wire \my_full[3]_i_3_n_0 ;
  wire \my_full[3]_i_4_n_0 ;
  wire \my_full_reg_n_0_[3] ;
  wire [3:0]nxt_rd_ptr;
  wire [3:0]nxt_wr_ptr;
  wire [32:0]\rd_ptr_reg[3]_0 ;
  wire [3:0]rd_ptr_timing;
  wire \rd_ptr_timing[3]_i_1__2_n_0 ;
  wire \rd_ptr_timing_reg[2]_0 ;
  wire \rd_ptr_timing_reg[2]_1 ;
  wire \rd_ptr_timing_reg[2]_2 ;
  wire \rd_ptr_timing_reg[2]_3 ;
  wire sys_rst;
  wire wr_en_4;
  wire wr_ptr0__0;
  wire [3:0]wr_ptr_timing;

  LUT6 #(
    .INIT(64'hFFFFFFFFF071F070)) 
    \my_empty[1]_i_1__1 
       (.I0(mux_cmd_wren),
        .I1(B_of_full),
        .I2(\my_empty_reg[1]_0 ),
        .I3(\my_full_reg_n_0_[3] ),
        .I4(my_empty0),
        .I5(SR),
        .O(\my_empty[1]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF071F070)) 
    \my_empty[6]_i_1 
       (.I0(mux_cmd_wren),
        .I1(B_of_full),
        .I2(\my_empty_reg_n_0_[6] ),
        .I3(\my_full_reg_n_0_[3] ),
        .I4(my_empty0),
        .I5(SR),
        .O(\my_empty[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h4A400D08)) 
    \my_empty[6]_i_2 
       (.I0(wr_ptr_timing[2]),
        .I1(\my_empty[6]_i_3_n_0 ),
        .I2(wr_ptr_timing[3]),
        .I3(\my_empty[6]_i_4_n_0 ),
        .I4(\rd_ptr_timing_reg[2]_2 ),
        .O(my_empty0));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    \my_empty[6]_i_3 
       (.I0(wr_ptr_timing[1]),
        .I1(\rd_ptr_timing_reg[2]_0 ),
        .I2(\rd_ptr_timing_reg[2]_1 ),
        .I3(\rd_ptr_timing_reg[2]_3 ),
        .I4(wr_ptr_timing[0]),
        .O(\my_empty[6]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT5 #(
    .INIT(32'h84210842)) 
    \my_empty[6]_i_4 
       (.I0(wr_ptr_timing[0]),
        .I1(wr_ptr_timing[1]),
        .I2(\rd_ptr_timing_reg[2]_0 ),
        .I3(\rd_ptr_timing_reg[2]_1 ),
        .I4(\rd_ptr_timing_reg[2]_3 ),
        .O(\my_empty[6]_i_4_n_0 ));
  (* syn_maxfan = "3" *) 
  FDRE \my_empty_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\my_empty[1]_i_1__1_n_0 ),
        .Q(\my_empty_reg[1]_0 ),
        .R(1'b0));
  (* syn_maxfan = "3" *) 
  FDRE \my_empty_reg[6] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\my_empty[6]_i_1_n_0 ),
        .Q(\my_empty_reg_n_0_[6] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000FF00FC80)) 
    \my_full[3]_i_1 
       (.I0(my_full0),
        .I1(mux_cmd_wren),
        .I2(B_of_full),
        .I3(\my_full_reg_n_0_[3] ),
        .I4(\my_empty_reg_n_0_[6] ),
        .I5(SR),
        .O(\my_full[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h4A400D08)) 
    \my_full[3]_i_2 
       (.I0(rd_ptr_timing[2]),
        .I1(\my_full[3]_i_3_n_0 ),
        .I2(rd_ptr_timing[3]),
        .I3(\my_full[3]_i_4_n_0 ),
        .I4(Q[2]),
        .O(my_full0));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    \my_full[3]_i_3 
       (.I0(rd_ptr_timing[1]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(rd_ptr_timing[0]),
        .O(\my_full[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT5 #(
    .INIT(32'h84210842)) 
    \my_full[3]_i_4 
       (.I0(rd_ptr_timing[0]),
        .I1(rd_ptr_timing[1]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[3]),
        .O(\my_full[3]_i_4_n_0 ));
  (* syn_maxfan = "3" *) 
  FDRE \my_full_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\my_full[3]_i_1_n_0 ),
        .Q(\my_full_reg_n_0_[3] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_10__2
       (.I0(\rd_ptr_reg[3]_0 [7]),
        .I1(\my_empty_reg[1]_0 ),
        .O(D1[3]));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_11__2
       (.I0(\rd_ptr_reg[3]_0 [6]),
        .I1(\my_empty_reg[1]_0 ),
        .O(D1[2]));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_12__2
       (.I0(\rd_ptr_reg[3]_0 [5]),
        .I1(\my_empty_reg[1]_0 ),
        .O(D1[1]));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_13__2
       (.I0(\rd_ptr_reg[3]_0 [4]),
        .I1(\my_empty_reg[1]_0 ),
        .O(D1[0]));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_18__1
       (.I0(\rd_ptr_reg[3]_0 [11]),
        .I1(\my_empty_reg[1]_0 ),
        .O(D2[3]));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_19__1
       (.I0(\rd_ptr_reg[3]_0 [10]),
        .I1(\my_empty_reg[1]_0 ),
        .O(D2[2]));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT4 #(
    .INIT(16'h00FD)) 
    out_fifo_i_1__1
       (.I0(\my_empty_reg[1]_0 ),
        .I1(init_calib_complete_reg_rep__4),
        .I2(calib_cmd_wren),
        .I3(B_of_full),
        .O(\my_empty_reg[6]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_20__2
       (.I0(\rd_ptr_reg[3]_0 [9]),
        .I1(\my_empty_reg[1]_0 ),
        .O(D2[1]));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_21__2
       (.I0(\rd_ptr_reg[3]_0 [8]),
        .I1(\my_empty_reg[1]_0 ),
        .O(D2[0]));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_26__1
       (.I0(\rd_ptr_reg[3]_0 [15]),
        .I1(\my_empty_reg[1]_0 ),
        .O(D3[3]));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_27__1
       (.I0(\rd_ptr_reg[3]_0 [14]),
        .I1(\my_empty_reg[1]_0 ),
        .O(D3[2]));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_28__2
       (.I0(\rd_ptr_reg[3]_0 [13]),
        .I1(\my_empty_reg[1]_0 ),
        .O(D3[1]));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_29__2
       (.I0(\rd_ptr_reg[3]_0 [12]),
        .I1(\my_empty_reg[1]_0 ),
        .O(D3[0]));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_2__2
       (.I0(\rd_ptr_reg[3]_0 [3]),
        .I1(\my_empty_reg[1]_0 ),
        .O(D0[3]));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_34__1
       (.I0(\rd_ptr_reg[3]_0 [20]),
        .I1(\my_empty_reg[1]_0 ),
        .O(D4[4]));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_35__1
       (.I0(\rd_ptr_reg[3]_0 [19]),
        .I1(\my_empty_reg[1]_0 ),
        .O(D4[3]));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_36__1
       (.I0(\rd_ptr_reg[3]_0 [18]),
        .I1(\my_empty_reg[1]_0 ),
        .O(D4[2]));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_37__1
       (.I0(\rd_ptr_reg[3]_0 [17]),
        .I1(\my_empty_reg[1]_0 ),
        .O(D4[1]));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT2 #(
    .INIT(4'hE)) 
    out_fifo_i_38__1
       (.I0(\rd_ptr_reg[3]_0 [16]),
        .I1(\my_empty_reg[1]_0 ),
        .O(D4[0]));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_3__2
       (.I0(\rd_ptr_reg[3]_0 [2]),
        .I1(\my_empty_reg[1]_0 ),
        .O(D0[2]));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_4__2
       (.I0(\rd_ptr_reg[3]_0 [1]),
        .I1(\my_empty_reg[1]_0 ),
        .O(D0[1]));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_58__1
       (.I0(\rd_ptr_reg[3]_0 [24]),
        .I1(\my_empty_reg[1]_0 ),
        .O(D7[3]));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_59__1
       (.I0(\rd_ptr_reg[3]_0 [23]),
        .I1(\my_empty_reg[1]_0 ),
        .O(D7[2]));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_5__2
       (.I0(\rd_ptr_reg[3]_0 [0]),
        .I1(\my_empty_reg[1]_0 ),
        .O(D0[0]));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_60__2
       (.I0(\rd_ptr_reg[3]_0 [22]),
        .I1(\my_empty_reg[1]_0 ),
        .O(D7[1]));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_61__2
       (.I0(\rd_ptr_reg[3]_0 [21]),
        .I1(\my_empty_reg[1]_0 ),
        .O(D7[0]));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_66__1
       (.I0(\rd_ptr_reg[3]_0 [28]),
        .I1(\my_empty_reg[1]_0 ),
        .O(D8[3]));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_67__1
       (.I0(\rd_ptr_reg[3]_0 [27]),
        .I1(\my_empty_reg[1]_0 ),
        .O(D8[2]));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_68__2
       (.I0(\rd_ptr_reg[3]_0 [26]),
        .I1(\my_empty_reg[1]_0 ),
        .O(D8[1]));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_69__2
       (.I0(\rd_ptr_reg[3]_0 [25]),
        .I1(\my_empty_reg[1]_0 ),
        .O(D8[0]));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_74__1
       (.I0(\rd_ptr_reg[3]_0 [32]),
        .I1(\my_empty_reg[1]_0 ),
        .O(D9[3]));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_75__1
       (.I0(\rd_ptr_reg[3]_0 [31]),
        .I1(\my_empty_reg[1]_0 ),
        .O(D9[2]));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_76__1
       (.I0(\rd_ptr_reg[3]_0 [30]),
        .I1(\my_empty_reg[1]_0 ),
        .O(D9[1]));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_77__1
       (.I0(\rd_ptr_reg[3]_0 [29]),
        .I1(\my_empty_reg[1]_0 ),
        .O(D9[0]));
  LUT5 #(
    .INIT(32'h00E00EEE)) 
    p_17_out
       (.I0(calib_cmd_wren),
        .I1(init_calib_complete_reg_rep__5),
        .I2(B_of_full),
        .I3(\my_full_reg_n_0_[3] ),
        .I4(\my_empty_reg[1]_0 ),
        .O(wr_en_4));
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_reg[0] 
       (.C(sys_rst),
        .CE(\rd_ptr_timing[3]_i_1__2_n_0 ),
        .D(nxt_rd_ptr[0]),
        .Q(\rd_ptr_timing_reg[2]_0 ),
        .R(SR));
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_reg[1] 
       (.C(sys_rst),
        .CE(\rd_ptr_timing[3]_i_1__2_n_0 ),
        .D(nxt_rd_ptr[1]),
        .Q(\rd_ptr_timing_reg[2]_1 ),
        .R(SR));
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_reg[2] 
       (.C(sys_rst),
        .CE(\rd_ptr_timing[3]_i_1__2_n_0 ),
        .D(nxt_rd_ptr[2]),
        .Q(\rd_ptr_timing_reg[2]_2 ),
        .R(SR));
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_reg[3] 
       (.C(sys_rst),
        .CE(\rd_ptr_timing[3]_i_1__2_n_0 ),
        .D(nxt_rd_ptr[3]),
        .Q(\rd_ptr_timing_reg[2]_3 ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \rd_ptr_timing[0]_i_1__3 
       (.I0(\rd_ptr_timing_reg[2]_3 ),
        .I1(\rd_ptr_timing_reg[2]_0 ),
        .O(nxt_rd_ptr[0]));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \rd_ptr_timing[1]_i_1__3 
       (.I0(\rd_ptr_timing_reg[2]_3 ),
        .I1(\rd_ptr_timing_reg[2]_0 ),
        .I2(\rd_ptr_timing_reg[2]_1 ),
        .O(nxt_rd_ptr[1]));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT4 #(
    .INIT(16'hAA6A)) 
    \rd_ptr_timing[2]_i_1__1 
       (.I0(\rd_ptr_timing_reg[2]_2 ),
        .I1(\rd_ptr_timing_reg[2]_0 ),
        .I2(\rd_ptr_timing_reg[2]_1 ),
        .I3(\rd_ptr_timing_reg[2]_3 ),
        .O(nxt_rd_ptr[2]));
  LUT2 #(
    .INIT(4'h1)) 
    \rd_ptr_timing[3]_i_1__2 
       (.I0(\my_empty_reg_n_0_[6] ),
        .I1(B_of_full),
        .O(\rd_ptr_timing[3]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \rd_ptr_timing[3]_i_2__1 
       (.I0(\rd_ptr_timing_reg[2]_3 ),
        .I1(\rd_ptr_timing_reg[2]_1 ),
        .I2(\rd_ptr_timing_reg[2]_0 ),
        .I3(\rd_ptr_timing_reg[2]_2 ),
        .O(nxt_rd_ptr[3]));
  (* KEEP = "yes" *) 
  (* MAX_FANOUT = "50" *) 
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_timing_reg[0] 
       (.C(sys_rst),
        .CE(\rd_ptr_timing[3]_i_1__2_n_0 ),
        .D(nxt_rd_ptr[0]),
        .Q(rd_ptr_timing[0]),
        .R(SR));
  (* KEEP = "yes" *) 
  (* MAX_FANOUT = "50" *) 
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_timing_reg[1] 
       (.C(sys_rst),
        .CE(\rd_ptr_timing[3]_i_1__2_n_0 ),
        .D(nxt_rd_ptr[1]),
        .Q(rd_ptr_timing[1]),
        .R(SR));
  (* KEEP = "yes" *) 
  (* MAX_FANOUT = "50" *) 
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_timing_reg[2] 
       (.C(sys_rst),
        .CE(\rd_ptr_timing[3]_i_1__2_n_0 ),
        .D(nxt_rd_ptr[2]),
        .Q(rd_ptr_timing[2]),
        .R(SR));
  (* KEEP = "yes" *) 
  (* MAX_FANOUT = "50" *) 
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_timing_reg[3] 
       (.C(sys_rst),
        .CE(\rd_ptr_timing[3]_i_1__2_n_0 ),
        .D(nxt_rd_ptr[3]),
        .Q(rd_ptr_timing[3]),
        .R(SR));
  LUT5 #(
    .INIT(32'h00E00EEE)) 
    wr_ptr0
       (.I0(calib_cmd_wren),
        .I1(init_calib_complete_reg_rep__5),
        .I2(B_of_full),
        .I3(\my_full_reg_n_0_[3] ),
        .I4(\my_empty_reg_n_0_[6] ),
        .O(wr_ptr0__0));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \wr_ptr[0]_i_1__2 
       (.I0(Q[3]),
        .I1(Q[0]),
        .O(nxt_wr_ptr[0]));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \wr_ptr[1]_i_1__3 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(nxt_wr_ptr[1]));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT4 #(
    .INIT(16'hAA6A)) 
    \wr_ptr[2]_i_1__1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .O(nxt_wr_ptr[2]));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \wr_ptr[3]_i_1__2 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .O(nxt_wr_ptr[3]));
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_reg[0] 
       (.C(sys_rst),
        .CE(wr_ptr0__0),
        .D(nxt_wr_ptr[0]),
        .Q(Q[0]),
        .R(SR));
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_reg[1] 
       (.C(sys_rst),
        .CE(wr_ptr0__0),
        .D(nxt_wr_ptr[1]),
        .Q(Q[1]),
        .R(SR));
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_reg[2] 
       (.C(sys_rst),
        .CE(wr_ptr0__0),
        .D(nxt_wr_ptr[2]),
        .Q(Q[2]),
        .R(SR));
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_reg[3] 
       (.C(sys_rst),
        .CE(wr_ptr0__0),
        .D(nxt_wr_ptr[3]),
        .Q(Q[3]),
        .R(SR));
  (* KEEP = "yes" *) 
  (* MAX_FANOUT = "50" *) 
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_timing_reg[0] 
       (.C(sys_rst),
        .CE(wr_ptr0__0),
        .D(nxt_wr_ptr[0]),
        .Q(wr_ptr_timing[0]),
        .R(SR));
  (* KEEP = "yes" *) 
  (* MAX_FANOUT = "50" *) 
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_timing_reg[1] 
       (.C(sys_rst),
        .CE(wr_ptr0__0),
        .D(nxt_wr_ptr[1]),
        .Q(wr_ptr_timing[1]),
        .R(SR));
  (* KEEP = "yes" *) 
  (* MAX_FANOUT = "50" *) 
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_timing_reg[2] 
       (.C(sys_rst),
        .CE(wr_ptr0__0),
        .D(nxt_wr_ptr[2]),
        .Q(wr_ptr_timing[2]),
        .R(SR));
  (* KEEP = "yes" *) 
  (* MAX_FANOUT = "50" *) 
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_timing_reg[3] 
       (.C(sys_rst),
        .CE(wr_ptr0__0),
        .D(nxt_wr_ptr[3]),
        .Q(wr_ptr_timing[3]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_0_ddr_of_pre_fifo" *) 
module Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_ddr_of_pre_fifo__parameterized4
   (\rd_ptr_timing_reg[2]_0 ,
    \rd_ptr_timing_reg[2]_1 ,
    \rd_ptr_timing_reg[2]_2 ,
    \rd_ptr_timing_reg[2]_3 ,
    \my_empty_reg[7]_0 ,
    \my_empty_reg[1]_0 ,
    D3,
    Q,
    wr_en_3,
    \wr_ptr_timing_reg[2]_0 ,
    ofifo_rst,
    sys_rst,
    mux_wrdata_en,
    C_of_full,
    mc_wrdata_en,
    init_calib_complete_reg_rep__8,
    calib_wrdata_en,
    init_calib_complete_reg_rep__4,
    \rd_ptr_reg[3]_0 ,
    init_calib_complete_reg_rep__7);
  output \rd_ptr_timing_reg[2]_0 ;
  output \rd_ptr_timing_reg[2]_1 ;
  output \rd_ptr_timing_reg[2]_2 ;
  output \rd_ptr_timing_reg[2]_3 ;
  output \my_empty_reg[7]_0 ;
  output \my_empty_reg[1]_0 ;
  output [7:0]D3;
  output [2:0]Q;
  output wr_en_3;
  output [3:0]\wr_ptr_timing_reg[2]_0 ;
  input ofifo_rst;
  input sys_rst;
  input mux_wrdata_en;
  input C_of_full;
  input mc_wrdata_en;
  input init_calib_complete_reg_rep__8;
  input calib_wrdata_en;
  input init_calib_complete_reg_rep__4;
  input [7:0]\rd_ptr_reg[3]_0 ;
  input init_calib_complete_reg_rep__7;

  wire C_of_full;
  wire [7:0]D3;
  wire [2:0]Q;
  wire calib_wrdata_en;
  wire \entry_cnt[0]_i_1__0_n_0 ;
  wire \entry_cnt[1]_i_1__0_n_0 ;
  wire \entry_cnt[2]_i_1__0_n_0 ;
  wire \entry_cnt[3]_i_1__0_n_0 ;
  wire \entry_cnt[4]_i_1__0_n_0 ;
  wire \entry_cnt[4]_i_2__0_n_0 ;
  wire \entry_cnt[4]_i_3__0_n_0 ;
  wire \entry_cnt_reg_n_0_[0] ;
  wire \entry_cnt_reg_n_0_[1] ;
  wire init_calib_complete_reg_rep__4;
  wire init_calib_complete_reg_rep__7;
  wire init_calib_complete_reg_rep__8;
  wire mc_wrdata_en;
  wire mux_wrdata_en;
  wire my_empty0;
  wire \my_empty[1]_i_1__2_n_0 ;
  wire \my_empty[7]_i_1__1_n_0 ;
  wire \my_empty[7]_i_3__1_n_0 ;
  wire \my_empty[7]_i_4__1_n_0 ;
  wire \my_empty_reg[1]_0 ;
  wire \my_empty_reg[7]_0 ;
  wire \my_empty_reg_n_0_[7] ;
  wire my_full0;
  wire \my_full[4]_i_1__1_n_0 ;
  wire \my_full[4]_i_3__1_n_0 ;
  wire \my_full[4]_i_4__1_n_0 ;
  wire \my_full_reg_n_0_[4] ;
  wire [3:0]nxt_rd_ptr;
  wire [3:0]nxt_wr_ptr;
  wire ofifo_rst;
  wire [7:0]\rd_ptr_reg[3]_0 ;
  wire [3:0]rd_ptr_timing;
  wire \rd_ptr_timing[3]_i_1__0_n_0 ;
  wire \rd_ptr_timing_reg[2]_0 ;
  wire \rd_ptr_timing_reg[2]_1 ;
  wire \rd_ptr_timing_reg[2]_2 ;
  wire \rd_ptr_timing_reg[2]_3 ;
  wire sys_rst;
  wire wr_en_3;
  wire wr_ptr0;
  wire [3:0]wr_ptr_timing;
  wire [3:0]\wr_ptr_timing_reg[2]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \entry_cnt[0]_i_1__0 
       (.I0(\entry_cnt_reg_n_0_[0] ),
        .O(\entry_cnt[0]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hAA6A5595)) 
    \entry_cnt[1]_i_1__0 
       (.I0(\entry_cnt_reg_n_0_[0] ),
        .I1(C_of_full),
        .I2(mux_wrdata_en),
        .I3(\my_full_reg_n_0_[4] ),
        .I4(\entry_cnt_reg_n_0_[1] ),
        .O(\entry_cnt[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFF7F0080AAEA5515)) 
    \entry_cnt[2]_i_1__0 
       (.I0(\entry_cnt_reg_n_0_[0] ),
        .I1(C_of_full),
        .I2(mux_wrdata_en),
        .I3(\my_full_reg_n_0_[4] ),
        .I4(Q[0]),
        .I5(\entry_cnt_reg_n_0_[1] ),
        .O(\entry_cnt[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \entry_cnt[3]_i_1__0 
       (.I0(\entry_cnt[4]_i_3__0_n_0 ),
        .I1(\entry_cnt_reg_n_0_[0] ),
        .I2(\entry_cnt_reg_n_0_[1] ),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(\entry_cnt[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h5550005000033303)) 
    \entry_cnt[4]_i_1__0 
       (.I0(\my_full_reg_n_0_[4] ),
        .I1(\my_empty_reg_n_0_[7] ),
        .I2(calib_wrdata_en),
        .I3(init_calib_complete_reg_rep__8),
        .I4(mc_wrdata_en),
        .I5(C_of_full),
        .O(\entry_cnt[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFFE0001)) 
    \entry_cnt[4]_i_2__0 
       (.I0(\entry_cnt_reg_n_0_[1] ),
        .I1(\entry_cnt_reg_n_0_[0] ),
        .I2(\entry_cnt[4]_i_3__0_n_0 ),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(\entry_cnt[4]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \entry_cnt[4]_i_3__0 
       (.I0(C_of_full),
        .I1(mc_wrdata_en),
        .I2(init_calib_complete_reg_rep__8),
        .I3(calib_wrdata_en),
        .I4(\my_full_reg_n_0_[4] ),
        .O(\entry_cnt[4]_i_3__0_n_0 ));
  FDRE \entry_cnt_reg[0] 
       (.C(sys_rst),
        .CE(\entry_cnt[4]_i_1__0_n_0 ),
        .D(\entry_cnt[0]_i_1__0_n_0 ),
        .Q(\entry_cnt_reg_n_0_[0] ),
        .R(ofifo_rst));
  FDRE \entry_cnt_reg[1] 
       (.C(sys_rst),
        .CE(\entry_cnt[4]_i_1__0_n_0 ),
        .D(\entry_cnt[1]_i_1__0_n_0 ),
        .Q(\entry_cnt_reg_n_0_[1] ),
        .R(ofifo_rst));
  FDRE \entry_cnt_reg[2] 
       (.C(sys_rst),
        .CE(\entry_cnt[4]_i_1__0_n_0 ),
        .D(\entry_cnt[2]_i_1__0_n_0 ),
        .Q(Q[0]),
        .R(ofifo_rst));
  FDRE \entry_cnt_reg[3] 
       (.C(sys_rst),
        .CE(\entry_cnt[4]_i_1__0_n_0 ),
        .D(\entry_cnt[3]_i_1__0_n_0 ),
        .Q(Q[1]),
        .R(ofifo_rst));
  FDRE \entry_cnt_reg[4] 
       (.C(sys_rst),
        .CE(\entry_cnt[4]_i_1__0_n_0 ),
        .D(\entry_cnt[4]_i_2__0_n_0 ),
        .Q(Q[2]),
        .R(ofifo_rst));
  LUT6 #(
    .INIT(64'h0000E20000E2E2E2)) 
    mem_reg_0_15_0_5_i_1__0
       (.I0(calib_wrdata_en),
        .I1(init_calib_complete_reg_rep__7),
        .I2(mc_wrdata_en),
        .I3(C_of_full),
        .I4(\my_full_reg_n_0_[4] ),
        .I5(\my_empty_reg[1]_0 ),
        .O(wr_en_3));
  LUT6 #(
    .INIT(64'hFFFFFFFFF071F070)) 
    \my_empty[1]_i_1__2 
       (.I0(mux_wrdata_en),
        .I1(C_of_full),
        .I2(\my_empty_reg[1]_0 ),
        .I3(\my_full_reg_n_0_[4] ),
        .I4(my_empty0),
        .I5(ofifo_rst),
        .O(\my_empty[1]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF071F070)) 
    \my_empty[7]_i_1__1 
       (.I0(mux_wrdata_en),
        .I1(C_of_full),
        .I2(\my_empty_reg_n_0_[7] ),
        .I3(\my_full_reg_n_0_[4] ),
        .I4(my_empty0),
        .I5(ofifo_rst),
        .O(\my_empty[7]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h4A400D08)) 
    \my_empty[7]_i_2 
       (.I0(wr_ptr_timing[2]),
        .I1(\my_empty[7]_i_3__1_n_0 ),
        .I2(wr_ptr_timing[3]),
        .I3(\my_empty[7]_i_4__1_n_0 ),
        .I4(\rd_ptr_timing_reg[2]_2 ),
        .O(my_empty0));
  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    \my_empty[7]_i_3__1 
       (.I0(wr_ptr_timing[1]),
        .I1(\rd_ptr_timing_reg[2]_0 ),
        .I2(\rd_ptr_timing_reg[2]_1 ),
        .I3(\rd_ptr_timing_reg[2]_3 ),
        .I4(wr_ptr_timing[0]),
        .O(\my_empty[7]_i_3__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT5 #(
    .INIT(32'h84210842)) 
    \my_empty[7]_i_4__1 
       (.I0(wr_ptr_timing[0]),
        .I1(wr_ptr_timing[1]),
        .I2(\rd_ptr_timing_reg[2]_0 ),
        .I3(\rd_ptr_timing_reg[2]_1 ),
        .I4(\rd_ptr_timing_reg[2]_3 ),
        .O(\my_empty[7]_i_4__1_n_0 ));
  (* syn_maxfan = "3" *) 
  FDRE \my_empty_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\my_empty[1]_i_1__2_n_0 ),
        .Q(\my_empty_reg[1]_0 ),
        .R(1'b0));
  (* syn_maxfan = "3" *) 
  FDRE \my_empty_reg[7] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\my_empty[7]_i_1__1_n_0 ),
        .Q(\my_empty_reg_n_0_[7] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000FF00FC80)) 
    \my_full[4]_i_1__1 
       (.I0(my_full0),
        .I1(mux_wrdata_en),
        .I2(C_of_full),
        .I3(\my_full_reg_n_0_[4] ),
        .I4(\my_empty_reg_n_0_[7] ),
        .I5(ofifo_rst),
        .O(\my_full[4]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h4A400D08)) 
    \my_full[4]_i_2__1 
       (.I0(rd_ptr_timing[2]),
        .I1(\my_full[4]_i_3__1_n_0 ),
        .I2(rd_ptr_timing[3]),
        .I3(\my_full[4]_i_4__1_n_0 ),
        .I4(\wr_ptr_timing_reg[2]_0 [2]),
        .O(my_full0));
  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    \my_full[4]_i_3__1 
       (.I0(rd_ptr_timing[1]),
        .I1(\wr_ptr_timing_reg[2]_0 [0]),
        .I2(\wr_ptr_timing_reg[2]_0 [1]),
        .I3(\wr_ptr_timing_reg[2]_0 [3]),
        .I4(rd_ptr_timing[0]),
        .O(\my_full[4]_i_3__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT5 #(
    .INIT(32'h84210842)) 
    \my_full[4]_i_4__1 
       (.I0(rd_ptr_timing[0]),
        .I1(rd_ptr_timing[1]),
        .I2(\wr_ptr_timing_reg[2]_0 [0]),
        .I3(\wr_ptr_timing_reg[2]_0 [1]),
        .I4(\wr_ptr_timing_reg[2]_0 [3]),
        .O(\my_full[4]_i_4__1_n_0 ));
  (* syn_maxfan = "3" *) 
  FDRE \my_full_reg[4] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\my_full[4]_i_1__1_n_0 ),
        .Q(\my_full_reg_n_0_[4] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0000DFD5)) 
    out_fifo_i_1__0
       (.I0(\my_empty_reg[1]_0 ),
        .I1(mc_wrdata_en),
        .I2(init_calib_complete_reg_rep__4),
        .I3(calib_wrdata_en),
        .I4(C_of_full),
        .O(\my_empty_reg[7]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair486" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_26__0
       (.I0(\rd_ptr_reg[3]_0 [7]),
        .I1(\my_empty_reg[1]_0 ),
        .O(D3[7]));
  (* SOFT_HLUTNM = "soft_lutpair487" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_27__0
       (.I0(\rd_ptr_reg[3]_0 [6]),
        .I1(\my_empty_reg[1]_0 ),
        .O(D3[6]));
  (* SOFT_HLUTNM = "soft_lutpair489" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_28__1
       (.I0(\rd_ptr_reg[3]_0 [5]),
        .I1(\my_empty_reg[1]_0 ),
        .O(D3[5]));
  (* SOFT_HLUTNM = "soft_lutpair488" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_29__1
       (.I0(\rd_ptr_reg[3]_0 [4]),
        .I1(\my_empty_reg[1]_0 ),
        .O(D3[4]));
  (* SOFT_HLUTNM = "soft_lutpair487" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_30__1
       (.I0(\rd_ptr_reg[3]_0 [3]),
        .I1(\my_empty_reg[1]_0 ),
        .O(D3[3]));
  (* SOFT_HLUTNM = "soft_lutpair486" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_31__1
       (.I0(\rd_ptr_reg[3]_0 [2]),
        .I1(\my_empty_reg[1]_0 ),
        .O(D3[2]));
  (* SOFT_HLUTNM = "soft_lutpair489" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_32__0
       (.I0(\rd_ptr_reg[3]_0 [1]),
        .I1(\my_empty_reg[1]_0 ),
        .O(D3[1]));
  (* SOFT_HLUTNM = "soft_lutpair488" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_33__0
       (.I0(\rd_ptr_reg[3]_0 [0]),
        .I1(\my_empty_reg[1]_0 ),
        .O(D3[0]));
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_reg[0] 
       (.C(sys_rst),
        .CE(\rd_ptr_timing[3]_i_1__0_n_0 ),
        .D(nxt_rd_ptr[0]),
        .Q(\rd_ptr_timing_reg[2]_0 ),
        .R(ofifo_rst));
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_reg[1] 
       (.C(sys_rst),
        .CE(\rd_ptr_timing[3]_i_1__0_n_0 ),
        .D(nxt_rd_ptr[1]),
        .Q(\rd_ptr_timing_reg[2]_1 ),
        .R(ofifo_rst));
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_reg[2] 
       (.C(sys_rst),
        .CE(\rd_ptr_timing[3]_i_1__0_n_0 ),
        .D(nxt_rd_ptr[2]),
        .Q(\rd_ptr_timing_reg[2]_2 ),
        .R(ofifo_rst));
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_reg[3] 
       (.C(sys_rst),
        .CE(\rd_ptr_timing[3]_i_1__0_n_0 ),
        .D(nxt_rd_ptr[3]),
        .Q(\rd_ptr_timing_reg[2]_3 ),
        .R(ofifo_rst));
  (* SOFT_HLUTNM = "soft_lutpair485" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \rd_ptr_timing[0]_i_1__4 
       (.I0(\rd_ptr_timing_reg[2]_3 ),
        .I1(\rd_ptr_timing_reg[2]_0 ),
        .O(nxt_rd_ptr[0]));
  (* SOFT_HLUTNM = "soft_lutpair485" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \rd_ptr_timing[1]_i_1__4 
       (.I0(\rd_ptr_timing_reg[2]_3 ),
        .I1(\rd_ptr_timing_reg[2]_0 ),
        .I2(\rd_ptr_timing_reg[2]_1 ),
        .O(nxt_rd_ptr[1]));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT4 #(
    .INIT(16'hAA6A)) 
    \rd_ptr_timing[2]_i_1__2 
       (.I0(\rd_ptr_timing_reg[2]_2 ),
        .I1(\rd_ptr_timing_reg[2]_0 ),
        .I2(\rd_ptr_timing_reg[2]_1 ),
        .I3(\rd_ptr_timing_reg[2]_3 ),
        .O(nxt_rd_ptr[2]));
  LUT2 #(
    .INIT(4'h1)) 
    \rd_ptr_timing[3]_i_1__0 
       (.I0(\my_empty_reg_n_0_[7] ),
        .I1(C_of_full),
        .O(\rd_ptr_timing[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \rd_ptr_timing[3]_i_2__2 
       (.I0(\rd_ptr_timing_reg[2]_3 ),
        .I1(\rd_ptr_timing_reg[2]_1 ),
        .I2(\rd_ptr_timing_reg[2]_0 ),
        .I3(\rd_ptr_timing_reg[2]_2 ),
        .O(nxt_rd_ptr[3]));
  (* KEEP = "yes" *) 
  (* MAX_FANOUT = "50" *) 
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_timing_reg[0] 
       (.C(sys_rst),
        .CE(\rd_ptr_timing[3]_i_1__0_n_0 ),
        .D(nxt_rd_ptr[0]),
        .Q(rd_ptr_timing[0]),
        .R(ofifo_rst));
  (* KEEP = "yes" *) 
  (* MAX_FANOUT = "50" *) 
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_timing_reg[1] 
       (.C(sys_rst),
        .CE(\rd_ptr_timing[3]_i_1__0_n_0 ),
        .D(nxt_rd_ptr[1]),
        .Q(rd_ptr_timing[1]),
        .R(ofifo_rst));
  (* KEEP = "yes" *) 
  (* MAX_FANOUT = "50" *) 
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_timing_reg[2] 
       (.C(sys_rst),
        .CE(\rd_ptr_timing[3]_i_1__0_n_0 ),
        .D(nxt_rd_ptr[2]),
        .Q(rd_ptr_timing[2]),
        .R(ofifo_rst));
  (* KEEP = "yes" *) 
  (* MAX_FANOUT = "50" *) 
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_timing_reg[3] 
       (.C(sys_rst),
        .CE(\rd_ptr_timing[3]_i_1__0_n_0 ),
        .D(nxt_rd_ptr[3]),
        .Q(rd_ptr_timing[3]),
        .R(ofifo_rst));
  (* SOFT_HLUTNM = "soft_lutpair484" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \wr_ptr[0]_i_1__3 
       (.I0(\wr_ptr_timing_reg[2]_0 [3]),
        .I1(\wr_ptr_timing_reg[2]_0 [0]),
        .O(nxt_wr_ptr[0]));
  (* SOFT_HLUTNM = "soft_lutpair484" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \wr_ptr[1]_i_1__4 
       (.I0(\wr_ptr_timing_reg[2]_0 [3]),
        .I1(\wr_ptr_timing_reg[2]_0 [0]),
        .I2(\wr_ptr_timing_reg[2]_0 [1]),
        .O(nxt_wr_ptr[1]));
  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT4 #(
    .INIT(16'hAA6A)) 
    \wr_ptr[2]_i_1__2 
       (.I0(\wr_ptr_timing_reg[2]_0 [2]),
        .I1(\wr_ptr_timing_reg[2]_0 [0]),
        .I2(\wr_ptr_timing_reg[2]_0 [1]),
        .I3(\wr_ptr_timing_reg[2]_0 [3]),
        .O(nxt_wr_ptr[2]));
  LUT6 #(
    .INIT(64'h0000E20000E2E2E2)) 
    \wr_ptr[3]_i_1__1 
       (.I0(calib_wrdata_en),
        .I1(init_calib_complete_reg_rep__7),
        .I2(mc_wrdata_en),
        .I3(C_of_full),
        .I4(\my_full_reg_n_0_[4] ),
        .I5(\my_empty_reg_n_0_[7] ),
        .O(wr_ptr0));
  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \wr_ptr[3]_i_2__0 
       (.I0(\wr_ptr_timing_reg[2]_0 [3]),
        .I1(\wr_ptr_timing_reg[2]_0 [1]),
        .I2(\wr_ptr_timing_reg[2]_0 [0]),
        .I3(\wr_ptr_timing_reg[2]_0 [2]),
        .O(nxt_wr_ptr[3]));
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_reg[0] 
       (.C(sys_rst),
        .CE(wr_ptr0),
        .D(nxt_wr_ptr[0]),
        .Q(\wr_ptr_timing_reg[2]_0 [0]),
        .R(ofifo_rst));
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_reg[1] 
       (.C(sys_rst),
        .CE(wr_ptr0),
        .D(nxt_wr_ptr[1]),
        .Q(\wr_ptr_timing_reg[2]_0 [1]),
        .R(ofifo_rst));
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_reg[2] 
       (.C(sys_rst),
        .CE(wr_ptr0),
        .D(nxt_wr_ptr[2]),
        .Q(\wr_ptr_timing_reg[2]_0 [2]),
        .R(ofifo_rst));
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_reg[3] 
       (.C(sys_rst),
        .CE(wr_ptr0),
        .D(nxt_wr_ptr[3]),
        .Q(\wr_ptr_timing_reg[2]_0 [3]),
        .R(ofifo_rst));
  (* KEEP = "yes" *) 
  (* MAX_FANOUT = "50" *) 
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_timing_reg[0] 
       (.C(sys_rst),
        .CE(wr_ptr0),
        .D(nxt_wr_ptr[0]),
        .Q(wr_ptr_timing[0]),
        .R(ofifo_rst));
  (* KEEP = "yes" *) 
  (* MAX_FANOUT = "50" *) 
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_timing_reg[1] 
       (.C(sys_rst),
        .CE(wr_ptr0),
        .D(nxt_wr_ptr[1]),
        .Q(wr_ptr_timing[1]),
        .R(ofifo_rst));
  (* KEEP = "yes" *) 
  (* MAX_FANOUT = "50" *) 
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_timing_reg[2] 
       (.C(sys_rst),
        .CE(wr_ptr0),
        .D(nxt_wr_ptr[2]),
        .Q(wr_ptr_timing[2]),
        .R(ofifo_rst));
  (* KEEP = "yes" *) 
  (* MAX_FANOUT = "50" *) 
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_timing_reg[3] 
       (.C(sys_rst),
        .CE(wr_ptr0),
        .D(nxt_wr_ptr[3]),
        .Q(wr_ptr_timing[3]),
        .R(ofifo_rst));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_0_ddr_of_pre_fifo" *) 
module Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_ddr_of_pre_fifo__parameterized5
   (\my_empty_reg[1]_0 ,
    D6,
    D7,
    D9,
    \rd_ptr_timing_reg[0]_0 ,
    D1,
    D2,
    D3,
    D4,
    D8,
    mem_out,
    ofifo_rst,
    sys_rst,
    calib_cmd_wren,
    init_calib_complete_reg_rep__9,
    ofifo_rst_reg,
    mc_we_n,
    init_calib_complete_reg_rep__8,
    mc_cs_n,
    mc_ras_n,
    mc_cas_n,
    init_calib_complete_reg_rep__4,
    mux_cmd_wren,
    phy_dout);
  output \my_empty_reg[1]_0 ;
  output [2:0]D6;
  output [6:0]D7;
  output [6:0]D9;
  output \rd_ptr_timing_reg[0]_0 ;
  output [7:0]D1;
  output [3:0]D2;
  output [3:0]D3;
  output [3:0]D4;
  output [3:0]D8;
  output [30:0]mem_out;
  input ofifo_rst;
  input sys_rst;
  input calib_cmd_wren;
  input init_calib_complete_reg_rep__9;
  input ofifo_rst_reg;
  input [1:0]mc_we_n;
  input init_calib_complete_reg_rep__8;
  input [0:0]mc_cs_n;
  input [0:0]mc_ras_n;
  input [1:0]mc_cas_n;
  input init_calib_complete_reg_rep__4;
  input mux_cmd_wren;
  input [31:0]phy_dout;

  wire [7:0]D1;
  wire [3:0]D2;
  wire [3:0]D3;
  wire [3:0]D4;
  wire [2:0]D6;
  wire [6:0]D7;
  wire [3:0]D8;
  wire [6:0]D9;
  wire calib_cmd_wren;
  wire init_calib_complete_reg_rep__4;
  wire init_calib_complete_reg_rep__8;
  wire init_calib_complete_reg_rep__9;
  wire [1:0]mc_cas_n;
  wire [0:0]mc_cs_n;
  wire [0:0]mc_ras_n;
  wire [1:0]mc_we_n;
  wire [30:0]mem_out;
  wire [77:2]mem_out_0;
  wire mux_cmd_wren;
  wire my_empty0;
  wire \my_empty[1]_i_1_n_0 ;
  wire \my_empty[7]_i_1_n_0 ;
  wire \my_empty[7]_i_4_n_0 ;
  wire \my_empty[7]_i_5_n_0 ;
  wire \my_empty_reg[1]_0 ;
  wire \my_empty_reg_n_0_[7] ;
  wire my_full0;
  wire \my_full[4]_i_1_n_0 ;
  wire \my_full[4]_i_3_n_0 ;
  wire \my_full[4]_i_4_n_0 ;
  wire \my_full_reg_n_0_[4] ;
  wire [3:0]nxt_rd_ptr;
  wire [3:0]nxt_wr_ptr;
  wire ofifo_rst;
  wire ofifo_rst_reg;
  wire [31:0]phy_dout;
  wire [3:0]rd_ptr;
  wire [3:0]rd_ptr_timing;
  wire \rd_ptr_timing[3]_i_1_n_0 ;
  wire \rd_ptr_timing_reg[0]_0 ;
  wire sys_rst;
  (* MAX_FANOUT = "50" *) (* RTL_MAX_FANOUT = "found" *) wire wr_en;
  wire [3:0]wr_ptr;
  wire wr_ptr0__0;
  wire [3:0]wr_ptr_timing;
  wire [1:0]NLW_mem_reg_0_15_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_15_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_15_24_29_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_15_30_35_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_15_36_41_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_15_42_47_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_15_48_53_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_15_54_59_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_15_60_65_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_15_66_71_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_15_6_11_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_15_72_77_DOD_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_15_12_17
       (.ADDRA({1'b0,rd_ptr}),
        .ADDRB({1'b0,rd_ptr}),
        .ADDRC({1'b0,rd_ptr}),
        .ADDRD({1'b0,wr_ptr}),
        .DIA({1'b0,1'b0}),
        .DIB({1'b0,1'b0}),
        .DIC(phy_dout[1:0]),
        .DID({1'b0,1'b0}),
        .DOA(mem_out_0[13:12]),
        .DOB(mem_out_0[15:14]),
        .DOC(mem_out[1:0]),
        .DOD(NLW_mem_reg_0_15_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(sys_rst),
        .WE(wr_en));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_15_18_23
       (.ADDRA({1'b0,rd_ptr}),
        .ADDRB({1'b0,rd_ptr}),
        .ADDRC({1'b0,rd_ptr}),
        .ADDRD({1'b0,wr_ptr}),
        .DIA(phy_dout[3:2]),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(mem_out[3:2]),
        .DOB(mem_out_0[21:20]),
        .DOC(mem_out_0[23:22]),
        .DOD(NLW_mem_reg_0_15_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(sys_rst),
        .WE(wr_en));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_15_24_29
       (.ADDRA({1'b0,rd_ptr}),
        .ADDRB({1'b0,rd_ptr}),
        .ADDRC({1'b0,rd_ptr}),
        .ADDRD({1'b0,wr_ptr}),
        .DIA(phy_dout[5:4]),
        .DIB(phy_dout[7:6]),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(mem_out[5:4]),
        .DOB(mem_out[7:6]),
        .DOC(mem_out_0[29:28]),
        .DOD(NLW_mem_reg_0_15_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(sys_rst),
        .WE(wr_en));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_15_30_35
       (.ADDRA({1'b0,rd_ptr}),
        .ADDRB({1'b0,rd_ptr}),
        .ADDRC({1'b0,rd_ptr}),
        .ADDRD({1'b0,wr_ptr}),
        .DIA({1'b0,1'b0}),
        .DIB(phy_dout[9:8]),
        .DIC(phy_dout[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(mem_out_0[31:30]),
        .DOB(mem_out[9:8]),
        .DOC(mem_out[11:10]),
        .DOD(NLW_mem_reg_0_15_30_35_DOD_UNCONNECTED[1:0]),
        .WCLK(sys_rst),
        .WE(wr_en));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_15_36_41
       (.ADDRA({1'b0,rd_ptr}),
        .ADDRB({1'b0,rd_ptr}),
        .ADDRC({1'b0,rd_ptr}),
        .ADDRD({1'b0,wr_ptr}),
        .DIA({1'b0,1'b0}),
        .DIB({1'b0,1'b0}),
        .DIC({phy_dout[12],phy_dout[12]}),
        .DID({1'b0,1'b0}),
        .DOA(mem_out_0[37:36]),
        .DOB(mem_out_0[39:38]),
        .DOC(mem_out[13:12]),
        .DOD(NLW_mem_reg_0_15_36_41_DOD_UNCONNECTED[1:0]),
        .WCLK(sys_rst),
        .WE(wr_en));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_15_42_47
       (.ADDRA({1'b0,rd_ptr}),
        .ADDRB({1'b0,rd_ptr}),
        .ADDRC({1'b0,rd_ptr}),
        .ADDRD({1'b0,wr_ptr}),
        .DIA({phy_dout[12],phy_dout[12]}),
        .DIB(phy_dout[14:13]),
        .DIC(phy_dout[16:15]),
        .DID({1'b0,1'b0}),
        .DOA(mem_out[15:14]),
        .DOB(mem_out[17:16]),
        .DOC(mem_out[19:18]),
        .DOD(NLW_mem_reg_0_15_42_47_DOD_UNCONNECTED[1:0]),
        .WCLK(sys_rst),
        .WE(wr_en));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_15_48_53
       (.ADDRA({1'b0,rd_ptr}),
        .ADDRB({1'b0,rd_ptr}),
        .ADDRC({1'b0,rd_ptr}),
        .ADDRD({1'b0,wr_ptr}),
        .DIA(phy_dout[18:17]),
        .DIB(phy_dout[20:19]),
        .DIC(phy_dout[22:21]),
        .DID({1'b0,1'b0}),
        .DOA(mem_out[21:20]),
        .DOB(mem_out[23:22]),
        .DOC({mem_out_0[53],mem_out[24]}),
        .DOD(NLW_mem_reg_0_15_48_53_DOD_UNCONNECTED[1:0]),
        .WCLK(sys_rst),
        .WE(wr_en));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_15_54_59
       (.ADDRA({1'b0,rd_ptr}),
        .ADDRB({1'b0,rd_ptr}),
        .ADDRC({1'b0,rd_ptr}),
        .ADDRD({1'b0,wr_ptr}),
        .DIA({1'b1,phy_dout[23]}),
        .DIB(phy_dout[25:24]),
        .DIC({1'b1,phy_dout[26]}),
        .DID({1'b0,1'b0}),
        .DOA(mem_out_0[55:54]),
        .DOB({mem_out_0[57],mem_out[25]}),
        .DOC(mem_out_0[59:58]),
        .DOD(NLW_mem_reg_0_15_54_59_DOD_UNCONNECTED[1:0]),
        .WCLK(sys_rst),
        .WE(wr_en));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_15_60_65
       (.ADDRA({1'b0,rd_ptr}),
        .ADDRB({1'b0,rd_ptr}),
        .ADDRC({1'b0,rd_ptr}),
        .ADDRD({1'b0,wr_ptr}),
        .DIA({1'b0,1'b0}),
        .DIB({1'b0,1'b0}),
        .DIC(phy_dout[28:27]),
        .DID({1'b0,1'b0}),
        .DOA(mem_out_0[61:60]),
        .DOB(mem_out_0[63:62]),
        .DOC(mem_out[27:26]),
        .DOD(NLW_mem_reg_0_15_60_65_DOD_UNCONNECTED[1:0]),
        .WCLK(sys_rst),
        .WE(wr_en));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_15_66_71
       (.ADDRA({1'b0,rd_ptr}),
        .ADDRB({1'b0,rd_ptr}),
        .ADDRC({1'b0,rd_ptr}),
        .ADDRD({1'b0,wr_ptr}),
        .DIA({phy_dout[28],phy_dout[28]}),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(mem_out[29:28]),
        .DOB(mem_out_0[69:68]),
        .DOC(mem_out_0[71:70]),
        .DOD(NLW_mem_reg_0_15_66_71_DOD_UNCONNECTED[1:0]),
        .WCLK(sys_rst),
        .WE(wr_en));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_15_6_11
       (.ADDRA({1'b0,rd_ptr}),
        .ADDRB({1'b0,rd_ptr}),
        .ADDRC({1'b0,rd_ptr}),
        .ADDRD({1'b0,wr_ptr}),
        .DIA({1'b0,1'b0}),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(mem_out_0[7:6]),
        .DOB(mem_out_0[3:2]),
        .DOC(mem_out_0[5:4]),
        .DOD(NLW_mem_reg_0_15_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(sys_rst),
        .WE(wr_en));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M mem_reg_0_15_72_77
       (.ADDRA({1'b0,rd_ptr}),
        .ADDRB({1'b0,rd_ptr}),
        .ADDRC({1'b0,rd_ptr}),
        .ADDRD({1'b0,wr_ptr}),
        .DIA(phy_dout[30:29]),
        .DIB({1'b1,phy_dout[31]}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA({mem_out_0[73],mem_out[30]}),
        .DOB(mem_out_0[75:74]),
        .DOC(mem_out_0[77:76]),
        .DOD(NLW_mem_reg_0_15_72_77_DOD_UNCONNECTED[1:0]),
        .WCLK(sys_rst),
        .WE(wr_en));
  LUT6 #(
    .INIT(64'hFFFFFFFFF071F070)) 
    \my_empty[1]_i_1 
       (.I0(mux_cmd_wren),
        .I1(ofifo_rst_reg),
        .I2(\my_empty_reg[1]_0 ),
        .I3(\my_full_reg_n_0_[4] ),
        .I4(my_empty0),
        .I5(ofifo_rst),
        .O(\my_empty[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF071F070)) 
    \my_empty[7]_i_1 
       (.I0(mux_cmd_wren),
        .I1(ofifo_rst_reg),
        .I2(\my_empty_reg_n_0_[7] ),
        .I3(\my_full_reg_n_0_[4] ),
        .I4(my_empty0),
        .I5(ofifo_rst),
        .O(\my_empty[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h4A400D08)) 
    \my_empty[7]_i_3 
       (.I0(wr_ptr_timing[2]),
        .I1(\my_empty[7]_i_4_n_0 ),
        .I2(wr_ptr_timing[3]),
        .I3(\my_empty[7]_i_5_n_0 ),
        .I4(rd_ptr[2]),
        .O(my_empty0));
  (* SOFT_HLUTNM = "soft_lutpair493" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    \my_empty[7]_i_4 
       (.I0(wr_ptr_timing[1]),
        .I1(rd_ptr[0]),
        .I2(rd_ptr[1]),
        .I3(rd_ptr[3]),
        .I4(wr_ptr_timing[0]),
        .O(\my_empty[7]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair493" *) 
  LUT5 #(
    .INIT(32'h84210842)) 
    \my_empty[7]_i_5 
       (.I0(wr_ptr_timing[0]),
        .I1(wr_ptr_timing[1]),
        .I2(rd_ptr[0]),
        .I3(rd_ptr[1]),
        .I4(rd_ptr[3]),
        .O(\my_empty[7]_i_5_n_0 ));
  (* syn_maxfan = "3" *) 
  FDRE \my_empty_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\my_empty[1]_i_1_n_0 ),
        .Q(\my_empty_reg[1]_0 ),
        .R(1'b0));
  (* syn_maxfan = "3" *) 
  FDRE \my_empty_reg[7] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\my_empty[7]_i_1_n_0 ),
        .Q(\my_empty_reg_n_0_[7] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000FF00FC80)) 
    \my_full[4]_i_1 
       (.I0(my_full0),
        .I1(mux_cmd_wren),
        .I2(ofifo_rst_reg),
        .I3(\my_full_reg_n_0_[4] ),
        .I4(\my_empty_reg_n_0_[7] ),
        .I5(ofifo_rst),
        .O(\my_full[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h4A400D08)) 
    \my_full[4]_i_2 
       (.I0(rd_ptr_timing[2]),
        .I1(\my_full[4]_i_3_n_0 ),
        .I2(rd_ptr_timing[3]),
        .I3(\my_full[4]_i_4_n_0 ),
        .I4(wr_ptr[2]),
        .O(my_full0));
  (* SOFT_HLUTNM = "soft_lutpair494" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    \my_full[4]_i_3 
       (.I0(rd_ptr_timing[1]),
        .I1(wr_ptr[0]),
        .I2(wr_ptr[1]),
        .I3(wr_ptr[3]),
        .I4(rd_ptr_timing[0]),
        .O(\my_full[4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair494" *) 
  LUT5 #(
    .INIT(32'h84210842)) 
    \my_full[4]_i_4 
       (.I0(rd_ptr_timing[0]),
        .I1(rd_ptr_timing[1]),
        .I2(wr_ptr[0]),
        .I3(wr_ptr[1]),
        .I4(wr_ptr[3]),
        .O(\my_full[4]_i_4_n_0 ));
  (* syn_maxfan = "3" *) 
  FDRE \my_full_reg[4] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\my_full[4]_i_1_n_0 ),
        .Q(\my_full_reg_n_0_[4] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair510" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_10__1
       (.I0(mem_out_0[13]),
        .I1(\my_empty_reg[1]_0 ),
        .O(D1[5]));
  (* SOFT_HLUTNM = "soft_lutpair499" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_11__1
       (.I0(mem_out_0[12]),
        .I1(\my_empty_reg[1]_0 ),
        .O(D1[4]));
  (* SOFT_HLUTNM = "soft_lutpair507" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_12__1
       (.I0(mem_out_0[23]),
        .I1(\my_empty_reg[1]_0 ),
        .O(D2[3]));
  (* SOFT_HLUTNM = "soft_lutpair507" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_13__1
       (.I0(mem_out_0[22]),
        .I1(\my_empty_reg[1]_0 ),
        .O(D2[2]));
  (* SOFT_HLUTNM = "soft_lutpair513" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_14__1
       (.I0(mem_out_0[21]),
        .I1(\my_empty_reg[1]_0 ),
        .O(D2[1]));
  (* SOFT_HLUTNM = "soft_lutpair502" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_15__1
       (.I0(mem_out_0[20]),
        .I1(\my_empty_reg[1]_0 ),
        .O(D2[0]));
  (* SOFT_HLUTNM = "soft_lutpair501" *) 
  LUT4 #(
    .INIT(16'h00FD)) 
    out_fifo_i_1__2
       (.I0(\my_empty_reg[1]_0 ),
        .I1(init_calib_complete_reg_rep__4),
        .I2(calib_cmd_wren),
        .I3(ofifo_rst_reg),
        .O(\rd_ptr_timing_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair510" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_20__1
       (.I0(mem_out_0[31]),
        .I1(\my_empty_reg[1]_0 ),
        .O(D3[3]));
  (* SOFT_HLUTNM = "soft_lutpair511" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_21__1
       (.I0(mem_out_0[30]),
        .I1(\my_empty_reg[1]_0 ),
        .O(D3[2]));
  (* SOFT_HLUTNM = "soft_lutpair511" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_22__1
       (.I0(mem_out_0[29]),
        .I1(\my_empty_reg[1]_0 ),
        .O(D3[1]));
  (* SOFT_HLUTNM = "soft_lutpair512" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_23__1
       (.I0(mem_out_0[28]),
        .I1(\my_empty_reg[1]_0 ),
        .O(D3[0]));
  (* SOFT_HLUTNM = "soft_lutpair513" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_28__0
       (.I0(mem_out_0[39]),
        .I1(\my_empty_reg[1]_0 ),
        .O(D4[3]));
  (* SOFT_HLUTNM = "soft_lutpair514" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_29__0
       (.I0(mem_out_0[38]),
        .I1(\my_empty_reg[1]_0 ),
        .O(D4[2]));
  (* SOFT_HLUTNM = "soft_lutpair508" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_2__0
       (.I0(mem_out_0[7]),
        .I1(\my_empty_reg[1]_0 ),
        .O(D9[6]));
  (* SOFT_HLUTNM = "soft_lutpair518" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_30__0
       (.I0(mem_out_0[37]),
        .I1(\my_empty_reg[1]_0 ),
        .O(D4[1]));
  (* SOFT_HLUTNM = "soft_lutpair512" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_31__0
       (.I0(mem_out_0[36]),
        .I1(\my_empty_reg[1]_0 ),
        .O(D4[0]));
  (* SOFT_HLUTNM = "soft_lutpair497" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_3__0
       (.I0(mem_out_0[6]),
        .I1(\my_empty_reg[1]_0 ),
        .O(D9[5]));
  (* SOFT_HLUTNM = "soft_lutpair517" *) 
  LUT2 #(
    .INIT(4'hE)) 
    out_fifo_i_44__1
       (.I0(mem_out_0[55]),
        .I1(\my_empty_reg[1]_0 ),
        .O(D6[2]));
  (* SOFT_HLUTNM = "soft_lutpair503" *) 
  LUT4 #(
    .INIT(16'hBBF0)) 
    out_fifo_i_45
       (.I0(mc_we_n[1]),
        .I1(init_calib_complete_reg_rep__8),
        .I2(mem_out_0[54]),
        .I3(\my_empty_reg[1]_0 ),
        .O(D6[1]));
  (* SOFT_HLUTNM = "soft_lutpair496" *) 
  LUT4 #(
    .INIT(16'hBBF0)) 
    out_fifo_i_46
       (.I0(mc_we_n[0]),
        .I1(init_calib_complete_reg_rep__8),
        .I2(mem_out_0[53]),
        .I3(\my_empty_reg[1]_0 ),
        .O(D6[0]));
  (* SOFT_HLUTNM = "soft_lutpair509" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_4__0
       (.I0(mem_out_0[5]),
        .I1(\my_empty_reg[1]_0 ),
        .O(D1[3]));
  (* SOFT_HLUTNM = "soft_lutpair514" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_52__1
       (.I0(mem_out_0[63]),
        .I1(\my_empty_reg[1]_0 ),
        .O(D7[6]));
  (* SOFT_HLUTNM = "soft_lutpair515" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_53__1
       (.I0(mem_out_0[62]),
        .I1(\my_empty_reg[1]_0 ),
        .O(D7[5]));
  (* SOFT_HLUTNM = "soft_lutpair518" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_54__1
       (.I0(mem_out_0[61]),
        .I1(\my_empty_reg[1]_0 ),
        .O(D7[4]));
  (* SOFT_HLUTNM = "soft_lutpair506" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_55__1
       (.I0(mem_out_0[60]),
        .I1(\my_empty_reg[1]_0 ),
        .O(D7[3]));
  (* SOFT_HLUTNM = "soft_lutpair517" *) 
  LUT2 #(
    .INIT(4'hE)) 
    out_fifo_i_56__1
       (.I0(mem_out_0[59]),
        .I1(\my_empty_reg[1]_0 ),
        .O(D7[2]));
  (* SOFT_HLUTNM = "soft_lutpair502" *) 
  LUT4 #(
    .INIT(16'hBBF0)) 
    out_fifo_i_57
       (.I0(mc_ras_n),
        .I1(init_calib_complete_reg_rep__8),
        .I2(mem_out_0[58]),
        .I3(\my_empty_reg[1]_0 ),
        .O(D7[1]));
  (* SOFT_HLUTNM = "soft_lutpair495" *) 
  LUT4 #(
    .INIT(16'hBBF0)) 
    out_fifo_i_58
       (.I0(mc_cs_n),
        .I1(init_calib_complete_reg_rep__8),
        .I2(mem_out_0[57]),
        .I3(\my_empty_reg[1]_0 ),
        .O(D7[0]));
  (* SOFT_HLUTNM = "soft_lutpair501" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_5__0
       (.I0(mem_out_0[4]),
        .I1(\my_empty_reg[1]_0 ),
        .O(D1[2]));
  (* SOFT_HLUTNM = "soft_lutpair519" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_60__1
       (.I0(mem_out_0[71]),
        .I1(\my_empty_reg[1]_0 ),
        .O(D8[3]));
  (* SOFT_HLUTNM = "soft_lutpair508" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_61__1
       (.I0(mem_out_0[70]),
        .I1(\my_empty_reg[1]_0 ),
        .O(D8[2]));
  (* SOFT_HLUTNM = "soft_lutpair515" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_62__1
       (.I0(mem_out_0[69]),
        .I1(\my_empty_reg[1]_0 ),
        .O(D8[1]));
  (* SOFT_HLUTNM = "soft_lutpair516" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_63__1
       (.I0(mem_out_0[68]),
        .I1(\my_empty_reg[1]_0 ),
        .O(D8[0]));
  (* SOFT_HLUTNM = "soft_lutpair519" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_68__1
       (.I0(mem_out_0[77]),
        .I1(\my_empty_reg[1]_0 ),
        .O(D9[4]));
  (* SOFT_HLUTNM = "soft_lutpair509" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_69__1
       (.I0(mem_out_0[76]),
        .I1(\my_empty_reg[1]_0 ),
        .O(D9[3]));
  (* SOFT_HLUTNM = "soft_lutpair503" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_6__0
       (.I0(mem_out_0[3]),
        .I1(\my_empty_reg[1]_0 ),
        .O(D1[1]));
  (* SOFT_HLUTNM = "soft_lutpair516" *) 
  LUT2 #(
    .INIT(4'hE)) 
    out_fifo_i_70__1
       (.I0(mem_out_0[75]),
        .I1(\my_empty_reg[1]_0 ),
        .O(D9[2]));
  (* SOFT_HLUTNM = "soft_lutpair499" *) 
  LUT4 #(
    .INIT(16'hBBF0)) 
    out_fifo_i_71
       (.I0(mc_cas_n[1]),
        .I1(init_calib_complete_reg_rep__8),
        .I2(mem_out_0[74]),
        .I3(\my_empty_reg[1]_0 ),
        .O(D9[1]));
  (* SOFT_HLUTNM = "soft_lutpair497" *) 
  LUT4 #(
    .INIT(16'hBBF0)) 
    out_fifo_i_72
       (.I0(mc_cas_n[0]),
        .I1(init_calib_complete_reg_rep__8),
        .I2(mem_out_0[73]),
        .I3(\my_empty_reg[1]_0 ),
        .O(D9[0]));
  (* SOFT_HLUTNM = "soft_lutpair495" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_7__0
       (.I0(mem_out_0[2]),
        .I1(\my_empty_reg[1]_0 ),
        .O(D1[0]));
  (* SOFT_HLUTNM = "soft_lutpair506" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_8__0
       (.I0(mem_out_0[15]),
        .I1(\my_empty_reg[1]_0 ),
        .O(D1[7]));
  (* SOFT_HLUTNM = "soft_lutpair496" *) 
  LUT2 #(
    .INIT(4'h2)) 
    out_fifo_i_9__0
       (.I0(mem_out_0[14]),
        .I1(\my_empty_reg[1]_0 ),
        .O(D1[6]));
  LUT5 #(
    .INIT(32'h00E00EEE)) 
    p_17_out
       (.I0(calib_cmd_wren),
        .I1(init_calib_complete_reg_rep__9),
        .I2(ofifo_rst_reg),
        .I3(\my_full_reg_n_0_[4] ),
        .I4(\my_empty_reg[1]_0 ),
        .O(wr_en));
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_reg[0] 
       (.C(sys_rst),
        .CE(\rd_ptr_timing[3]_i_1_n_0 ),
        .D(nxt_rd_ptr[0]),
        .Q(rd_ptr[0]),
        .R(ofifo_rst));
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_reg[1] 
       (.C(sys_rst),
        .CE(\rd_ptr_timing[3]_i_1_n_0 ),
        .D(nxt_rd_ptr[1]),
        .Q(rd_ptr[1]),
        .R(ofifo_rst));
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_reg[2] 
       (.C(sys_rst),
        .CE(\rd_ptr_timing[3]_i_1_n_0 ),
        .D(nxt_rd_ptr[2]),
        .Q(rd_ptr[2]),
        .R(ofifo_rst));
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_reg[3] 
       (.C(sys_rst),
        .CE(\rd_ptr_timing[3]_i_1_n_0 ),
        .D(nxt_rd_ptr[3]),
        .Q(rd_ptr[3]),
        .R(ofifo_rst));
  (* SOFT_HLUTNM = "soft_lutpair504" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \rd_ptr_timing[0]_i_1 
       (.I0(rd_ptr[3]),
        .I1(rd_ptr[0]),
        .O(nxt_rd_ptr[0]));
  (* SOFT_HLUTNM = "soft_lutpair504" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \rd_ptr_timing[1]_i_1 
       (.I0(rd_ptr[3]),
        .I1(rd_ptr[0]),
        .I2(rd_ptr[1]),
        .O(nxt_rd_ptr[1]));
  (* SOFT_HLUTNM = "soft_lutpair500" *) 
  LUT4 #(
    .INIT(16'hAA6A)) 
    \rd_ptr_timing[2]_i_1 
       (.I0(rd_ptr[2]),
        .I1(rd_ptr[0]),
        .I2(rd_ptr[1]),
        .I3(rd_ptr[3]),
        .O(nxt_rd_ptr[2]));
  LUT2 #(
    .INIT(4'h1)) 
    \rd_ptr_timing[3]_i_1 
       (.I0(\my_empty_reg_n_0_[7] ),
        .I1(ofifo_rst_reg),
        .O(\rd_ptr_timing[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair500" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \rd_ptr_timing[3]_i_2 
       (.I0(rd_ptr[3]),
        .I1(rd_ptr[1]),
        .I2(rd_ptr[0]),
        .I3(rd_ptr[2]),
        .O(nxt_rd_ptr[3]));
  (* KEEP = "yes" *) 
  (* MAX_FANOUT = "50" *) 
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_timing_reg[0] 
       (.C(sys_rst),
        .CE(\rd_ptr_timing[3]_i_1_n_0 ),
        .D(nxt_rd_ptr[0]),
        .Q(rd_ptr_timing[0]),
        .R(ofifo_rst));
  (* KEEP = "yes" *) 
  (* MAX_FANOUT = "50" *) 
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_timing_reg[1] 
       (.C(sys_rst),
        .CE(\rd_ptr_timing[3]_i_1_n_0 ),
        .D(nxt_rd_ptr[1]),
        .Q(rd_ptr_timing[1]),
        .R(ofifo_rst));
  (* KEEP = "yes" *) 
  (* MAX_FANOUT = "50" *) 
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_timing_reg[2] 
       (.C(sys_rst),
        .CE(\rd_ptr_timing[3]_i_1_n_0 ),
        .D(nxt_rd_ptr[2]),
        .Q(rd_ptr_timing[2]),
        .R(ofifo_rst));
  (* KEEP = "yes" *) 
  (* MAX_FANOUT = "50" *) 
  (* syn_maxfan = "10" *) 
  FDRE \rd_ptr_timing_reg[3] 
       (.C(sys_rst),
        .CE(\rd_ptr_timing[3]_i_1_n_0 ),
        .D(nxt_rd_ptr[3]),
        .Q(rd_ptr_timing[3]),
        .R(ofifo_rst));
  LUT5 #(
    .INIT(32'h00E00EEE)) 
    wr_ptr0
       (.I0(calib_cmd_wren),
        .I1(init_calib_complete_reg_rep__9),
        .I2(ofifo_rst_reg),
        .I3(\my_full_reg_n_0_[4] ),
        .I4(\my_empty_reg_n_0_[7] ),
        .O(wr_ptr0__0));
  (* SOFT_HLUTNM = "soft_lutpair505" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \wr_ptr[0]_i_1 
       (.I0(wr_ptr[3]),
        .I1(wr_ptr[0]),
        .O(nxt_wr_ptr[0]));
  (* SOFT_HLUTNM = "soft_lutpair505" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \wr_ptr[1]_i_1 
       (.I0(wr_ptr[3]),
        .I1(wr_ptr[0]),
        .I2(wr_ptr[1]),
        .O(nxt_wr_ptr[1]));
  (* SOFT_HLUTNM = "soft_lutpair498" *) 
  LUT4 #(
    .INIT(16'hAA6A)) 
    \wr_ptr[2]_i_1 
       (.I0(wr_ptr[2]),
        .I1(wr_ptr[0]),
        .I2(wr_ptr[1]),
        .I3(wr_ptr[3]),
        .O(nxt_wr_ptr[2]));
  (* SOFT_HLUTNM = "soft_lutpair498" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \wr_ptr[3]_i_1 
       (.I0(wr_ptr[3]),
        .I1(wr_ptr[1]),
        .I2(wr_ptr[0]),
        .I3(wr_ptr[2]),
        .O(nxt_wr_ptr[3]));
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_reg[0] 
       (.C(sys_rst),
        .CE(wr_ptr0__0),
        .D(nxt_wr_ptr[0]),
        .Q(wr_ptr[0]),
        .R(ofifo_rst));
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_reg[1] 
       (.C(sys_rst),
        .CE(wr_ptr0__0),
        .D(nxt_wr_ptr[1]),
        .Q(wr_ptr[1]),
        .R(ofifo_rst));
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_reg[2] 
       (.C(sys_rst),
        .CE(wr_ptr0__0),
        .D(nxt_wr_ptr[2]),
        .Q(wr_ptr[2]),
        .R(ofifo_rst));
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_reg[3] 
       (.C(sys_rst),
        .CE(wr_ptr0__0),
        .D(nxt_wr_ptr[3]),
        .Q(wr_ptr[3]),
        .R(ofifo_rst));
  (* KEEP = "yes" *) 
  (* MAX_FANOUT = "50" *) 
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_timing_reg[0] 
       (.C(sys_rst),
        .CE(wr_ptr0__0),
        .D(nxt_wr_ptr[0]),
        .Q(wr_ptr_timing[0]),
        .R(ofifo_rst));
  (* KEEP = "yes" *) 
  (* MAX_FANOUT = "50" *) 
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_timing_reg[1] 
       (.C(sys_rst),
        .CE(wr_ptr0__0),
        .D(nxt_wr_ptr[1]),
        .Q(wr_ptr_timing[1]),
        .R(ofifo_rst));
  (* KEEP = "yes" *) 
  (* MAX_FANOUT = "50" *) 
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_timing_reg[2] 
       (.C(sys_rst),
        .CE(wr_ptr0__0),
        .D(nxt_wr_ptr[2]),
        .Q(wr_ptr_timing[2]),
        .R(ofifo_rst));
  (* KEEP = "yes" *) 
  (* MAX_FANOUT = "50" *) 
  (* syn_maxfan = "10" *) 
  FDRE \wr_ptr_timing_reg[3] 
       (.C(sys_rst),
        .CE(wr_ptr0__0),
        .D(nxt_wr_ptr[3]),
        .Q(wr_ptr_timing[3]),
        .R(ofifo_rst));
endmodule

module Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_ddr_phy_4lanes
   (out,
    pi_dqs_found_lanes,
    \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ,
    ofifo_rst_reg,
    mem_dqs_out,
    mem_dqs_ts,
    out_dq_2,
    mem_dq_ts,
    out_dm_0,
    out_dq_0,
    out_dq_6,
    out_dq_3,
    out_dq_1,
    out_dq_4,
    out_dq_7,
    out_dq_5,
    \rd_ptr_timing_reg[2] ,
    \rd_ptr_timing_reg[2]_0 ,
    \rd_ptr_timing_reg[2]_1 ,
    \rd_ptr_timing_reg[2]_2 ,
    \rd_ptr_timing_reg[2]_3 ,
    \rd_ptr_timing_reg[2]_4 ,
    \rd_ptr_timing_reg[2]_5 ,
    \rd_ptr_timing_reg[2]_6 ,
    \rd_ptr_timing_reg[1] ,
    \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 ,
    out_dq_13,
    out_dq_8,
    out_dq_15,
    out_dq_12,
    out_dq_10,
    out_dq_9,
    out_dq_11,
    out_dq_14,
    out_dm_1,
    \rd_ptr_timing_reg[2]_7 ,
    \rd_ptr_timing_reg[2]_8 ,
    \rd_ptr_timing_reg[2]_9 ,
    \rd_ptr_timing_reg[2]_10 ,
    phy_mc_ctl_full,
    ref_dll_lock,
    mcGo_w,
    idelay_ld_rst,
    ddr_ck_out,
    \my_empty_reg[1] ,
    \read_fifo.tail_r_reg[1] ,
    \my_empty_reg[1]_0 ,
    \my_empty_reg[1]_1 ,
    \my_empty_reg[1]_2 ,
    wr_en,
    \wr_ptr_reg[1] ,
    \gen_mux_rd[6].mux_rd_fall3_r_reg[6] ,
    \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall3_r_reg[6] ,
    in,
    \gen_mux_rd[6].mux_rd_rise3_r_reg[6] ,
    \gen_mux_rd[6].mux_rd_fall2_r_reg[6] ,
    \gen_mux_rd[6].mux_rd_rise2_r_reg[6] ,
    \gen_mux_rd[6].mux_rd_fall1_r_reg[6] ,
    \gen_mux_rd[6].mux_rd_rise1_r_reg[6] ,
    \gen_mux_rd[6].mux_rd_fall0_r_reg[6] ,
    \gen_mux_rd[6].mux_rd_rise0_r_reg[6] ,
    \gen_mux_rd[3].mux_rd_fall3_r_reg[3] ,
    \gen_mux_rd[3].mux_rd_rise3_r_reg[3] ,
    \gen_mux_rd[3].mux_rd_fall2_r_reg[3] ,
    \gen_mux_rd[3].mux_rd_rise2_r_reg[3] ,
    \gen_mux_rd[3].mux_rd_fall1_r_reg[3] ,
    \gen_mux_rd[3].mux_rd_rise1_r_reg[3] ,
    \gen_mux_rd[3].mux_rd_fall0_r_reg[3] ,
    \gen_mux_rd[3].mux_rd_rise0_r_reg[3] ,
    \gen_mux_rd[1].mux_rd_fall3_r_reg[1] ,
    \gen_mux_rd[1].mux_rd_rise3_r_reg[1] ,
    \gen_mux_rd[1].mux_rd_fall2_r_reg[1] ,
    \gen_mux_rd[1].mux_rd_rise2_r_reg[1] ,
    \gen_mux_rd[1].mux_rd_fall1_r_reg[1] ,
    \gen_mux_rd[1].mux_rd_rise1_r_reg[1] ,
    \gen_mux_rd[1].mux_rd_fall0_r_reg[1] ,
    \gen_mux_rd[1].mux_rd_rise0_r_reg[1] ,
    \gen_mux_rd[2].mux_rd_fall3_r_reg[2] ,
    \gen_mux_rd[2].mux_rd_rise3_r_reg[2] ,
    \gen_mux_rd[2].mux_rd_fall2_r_reg[2] ,
    \gen_mux_rd[2].mux_rd_rise2_r_reg[2] ,
    \gen_mux_rd[2].mux_rd_fall1_r_reg[2] ,
    \gen_mux_rd[2].mux_rd_rise1_r_reg[2] ,
    \gen_mux_rd[2].mux_rd_fall0_r_reg[2] ,
    \gen_mux_rd[2].mux_rd_rise0_r_reg[2] ,
    \gen_mux_rd[4].mux_rd_fall3_r_reg[4] ,
    \gen_mux_rd[4].mux_rd_rise3_r_reg[4] ,
    \gen_mux_rd[4].mux_rd_fall2_r_reg[4] ,
    \gen_mux_rd[4].mux_rd_rise2_r_reg[4] ,
    \gen_mux_rd[4].mux_rd_fall1_r_reg[4] ,
    \gen_mux_rd[4].mux_rd_rise1_r_reg[4] ,
    \gen_mux_rd[4].mux_rd_fall0_r_reg[4] ,
    \gen_mux_rd[4].mux_rd_rise0_r_reg[4] ,
    \gen_mux_rd[7].mux_rd_fall3_r_reg[7] ,
    \gen_mux_rd[7].mux_rd_rise3_r_reg[7] ,
    \gen_mux_rd[7].mux_rd_fall2_r_reg[7] ,
    \gen_mux_rd[7].mux_rd_rise2_r_reg[7] ,
    \gen_mux_rd[7].mux_rd_fall1_r_reg[7] ,
    \gen_mux_rd[7].mux_rd_rise1_r_reg[7] ,
    \gen_mux_rd[7].mux_rd_fall0_r_reg[7] ,
    \gen_mux_rd[7].mux_rd_rise0_r_reg[7] ,
    \gen_mux_rd[0].mux_rd_fall3_r_reg[0] ,
    \gen_mux_rd[0].mux_rd_rise3_r_reg[0] ,
    \gen_mux_rd[0].mux_rd_fall2_r_reg[0] ,
    \gen_mux_rd[0].mux_rd_rise2_r_reg[0] ,
    \gen_mux_rd[0].mux_rd_fall1_r_reg[0] ,
    \gen_mux_rd[0].mux_rd_rise1_r_reg[0] ,
    \gen_mux_rd[0].mux_rd_fall0_r_reg[0] ,
    \gen_mux_rd[0].mux_rd_rise0_r_reg[0] ,
    \gen_mux_rd[5].mux_rd_fall3_r_reg[5] ,
    \gen_mux_rd[5].mux_rd_rise3_r_reg[5] ,
    \gen_mux_rd[5].mux_rd_fall2_r_reg[5] ,
    \gen_mux_rd[5].mux_rd_rise2_r_reg[5] ,
    \gen_mux_rd[5].mux_rd_fall1_r_reg[5] ,
    \gen_mux_rd[5].mux_rd_rise1_r_reg[5] ,
    \gen_mux_rd[5].mux_rd_fall0_r_reg[5] ,
    \gen_mux_rd[5].mux_rd_rise0_r_reg[5] ,
    store_sr_req_r_reg,
    \pi_rdval_cnt_reg[5] ,
    phy_rddata_en,
    rd_data_en,
    \read_fifo.fifo_out_data_r_reg[6] ,
    \read_fifo.tail_r_reg[0] ,
    in0,
    phy_mc_data_full,
    wr_en_2,
    wr_en_3,
    phy_mc_cmd_full,
    wr_en_4,
    \wr_ptr_reg[1]_0 ,
    \wr_ptr_timing_reg[2] ,
    \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall3_r_reg[5] ,
    \wr_ptr_timing_reg[2]_0 ,
    mem_dq_out,
    \wr_ptr_reg[1]_1 ,
    \wr_ptr_reg[1]_2 ,
    \wr_ptr_timing_reg[2]_1 ,
    ddr2_we_n,
    mem_out,
    p_1_in,
    \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall3_r_reg[6]_0 ,
    \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise3_r_reg[6] ,
    \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall2_r_reg[6] ,
    \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise2_r_reg[6] ,
    \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall1_r_reg[6] ,
    \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise1_r_reg[6] ,
    \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall0_r_reg[6] ,
    \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise0_r_reg[6] ,
    \gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall3_r_reg[3] ,
    \gen_pat_match_div4.gen_pat_match[3].pat_match_rise3_r_reg[3] ,
    \gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall2_r_reg[3] ,
    \gen_mux_rd_div4.gen_mux_rd[3].mux_rd_rise2_r_reg[3] ,
    \gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall1_r_reg[3] ,
    \gen_mux_rd_div4.gen_mux_rd[3].mux_rd_rise1_r_reg[3] ,
    \gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall0_r_reg[3] ,
    \gen_mux_rd_div4.gen_mux_rd[3].mux_rd_rise0_r_reg[3] ,
    \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall3_r_reg[1] ,
    \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise3_r_reg[1] ,
    \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall2_r_reg[1] ,
    \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise2_r_reg[1] ,
    \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall1_r_reg[1] ,
    \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise1_r_reg[1] ,
    \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall0_r_reg[1] ,
    \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise0_r_reg[1] ,
    \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall3_r_reg[2] ,
    \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise3_r_reg[2] ,
    \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall2_r_reg[2] ,
    \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise2_r_reg[2] ,
    \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall1_r_reg[2] ,
    \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise1_r_reg[2] ,
    \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall0_r_reg[2] ,
    \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise0_r_reg[2] ,
    \gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall3_r_reg[4] ,
    \gen_mux_rd_div4.gen_mux_rd[4].mux_rd_rise3_r_reg[4] ,
    \gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall2_r_reg[4] ,
    \gen_pat_match_div4.gen_pat_match[4].pat_match_rise2_r_reg[4] ,
    \gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall1_r_reg[4] ,
    \gen_mux_rd_div4.gen_mux_rd[4].mux_rd_rise1_r_reg[4] ,
    \gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall0_r_reg[4] ,
    \gen_mux_rd_div4.gen_mux_rd[4].mux_rd_rise0_r_reg[4] ,
    \gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall3_r_reg[7] ,
    \gen_pat_match_div4.gen_pat_match[7].pat_match_rise3_r_reg[7] ,
    \gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall2_r_reg[7] ,
    \gen_mux_rd_div4.gen_mux_rd[7].mux_rd_rise2_r_reg[7] ,
    \gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall1_r_reg[7] ,
    \gen_mux_rd_div4.gen_mux_rd[7].mux_rd_rise1_r_reg[7] ,
    \gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall0_r_reg[7] ,
    \gen_mux_rd_div4.gen_mux_rd[7].mux_rd_rise0_r_reg[7] ,
    \gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall3_r_reg[0] ,
    \gen_mux_rd_div4.gen_mux_rd[0].mux_rd_rise3_r_reg[0] ,
    \gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall2_r_reg[0] ,
    \gen_pat_match_div4.gen_pat_match[0].pat_match_rise2_r_reg[0] ,
    \gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall1_r_reg[0] ,
    \gen_mux_rd_div4.gen_mux_rd[0].mux_rd_rise1_r_reg[0] ,
    \gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall0_r_reg[0] ,
    \gen_mux_rd_div4.gen_mux_rd[0].mux_rd_rise0_r_reg[0] ,
    \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall3_r_reg[5]_0 ,
    \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise3_r_reg[5] ,
    \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall2_r_reg[5] ,
    \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise2_r_reg[5] ,
    \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall1_r_reg[5] ,
    \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise1_r_reg[5] ,
    \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall0_r_reg[5] ,
    \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise0_r_reg[5] ,
    \gen_byte_sel_div2.calib_in_common_reg ,
    \calib_sel_reg[1] ,
    \gen_byte_sel_div2.calib_in_common_reg_0 ,
    \gen_byte_sel_div2.calib_in_common_reg_1 ,
    freq_refclk,
    mem_refclk,
    mem_dqs_in,
    \gen_byte_sel_div2.calib_in_common_reg_2 ,
    sync_pulse,
    sys_rst,
    COUNTERLOADVAL,
    \gen_byte_sel_div2.calib_in_common_reg_3 ,
    \gen_byte_sel_div2.calib_in_common_reg_4 ,
    \gen_byte_sel_div2.calib_in_common_reg_5 ,
    D1,
    D2,
    D3,
    D4,
    D5,
    D6,
    D7,
    D8,
    D9,
    \gen_byte_sel_div2.calib_in_common_reg_6 ,
    mem_dq_in,
    idelay_inc,
    LD0,
    CLKB0,
    ififo_rst_reg0,
    ofifo_rst_reg0,
    \gen_byte_sel_div2.calib_in_common_reg_7 ,
    \calib_zero_ctrl_reg[0] ,
    \gen_byte_sel_div2.calib_in_common_reg_8 ,
    \gen_byte_sel_div2.calib_in_common_reg_9 ,
    \gen_no_mirror.div_clk_loop[0].phy_address_reg[12] ,
    \gen_no_mirror.div_clk_loop[0].phy_address_reg[2] ,
    \gen_no_mirror.div_clk_loop[0].phy_address_reg[3] ,
    init_calib_complete_reg_rep__5,
    \cmd_pipe_plus.mc_ras_n_reg[2] ,
    \gen_no_mirror.div_clk_loop[0].phy_address_reg[10] ,
    \gen_no_mirror.div_clk_loop[0].phy_bank_reg[0] ,
    \gen_no_mirror.div_clk_loop[0].phy_address_reg[1] ,
    \gen_no_mirror.div_clk_loop[0].phy_address_reg[5] ,
    \gen_no_mirror.div_clk_loop[0].phy_address_reg[9] ,
    \gen_byte_sel_div2.calib_in_common_reg_10 ,
    \calib_sel_reg[1]_0 ,
    \gen_byte_sel_div2.calib_in_common_reg_11 ,
    \gen_byte_sel_div2.calib_in_common_reg_12 ,
    \gen_byte_sel_div2.calib_in_common_reg_13 ,
    \calib_zero_inputs_reg[0] ,
    \gen_byte_sel_div2.calib_in_common_reg_14 ,
    \gen_byte_sel_div2.calib_in_common_reg_15 ,
    \gen_byte_sel_div2.calib_in_common_reg_16 ,
    D0,
    \write_buffer.wr_buf_out_data_reg[120] ,
    \write_buffer.wr_buf_out_data_reg[127] ,
    \write_buffer.wr_buf_out_data_reg[124] ,
    \write_buffer.wr_buf_out_data_reg[122] ,
    \write_buffer.wr_buf_out_data_reg[121] ,
    \write_buffer.wr_buf_out_data_reg[123] ,
    \write_buffer.wr_buf_out_data_reg[126] ,
    init_calib_complete_reg_rep__5_0,
    \gen_byte_sel_div2.calib_in_common_reg_17 ,
    LD0_0,
    CLKB0_5,
    ififo_rst_reg0_1,
    ofifo_rst_reg0_2,
    phy_ctl_wr_i2,
    pll_locked,
    phy_read_calib,
    rstdiv0_sync_r1_reg_rep,
    Q,
    RST0,
    SR,
    \gen_no_mirror.div_clk_loop[0].phy_address_reg[8] ,
    \gen_no_mirror.div_clk_loop[0].phy_address_reg[11] ,
    \gen_no_mirror.div_clk_loop[0].phy_address_reg[6] ,
    \gen_no_mirror.div_clk_loop[0].phy_address_reg[7] ,
    \cmd_pipe_plus.mc_we_n_reg[0] ,
    \cmd_pipe_plus.mc_cas_n_reg[0] ,
    \cmd_pipe_plus.mc_cke_reg[3] ,
    \cmd_pipe_plus.mc_cas_n_reg[0]_0 ,
    mux_wrdata_en,
    mux_cmd_wren,
    init_complete_r1_timing_reg,
    mc_wrdata_en,
    init_calib_complete_reg_rep__8,
    calib_wrdata_en,
    \rd_ptr_reg[3] ,
    init_calib_complete_reg_rep__4,
    calib_cmd_wren,
    \rd_ptr_reg[3]_0 ,
    \rd_ptr_reg[3]_1 ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] ,
    \rd_mux_sel_r_reg[0] ,
    p_0_in,
    tail_r,
    init_calib_complete_reg_rep__7,
    init_calib_complete_reg_rep__5_1,
    init_calib_complete_reg_rep__9,
    mc_we_n,
    mc_cs_n,
    mc_ras_n,
    mc_cas_n,
    phy_dout,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79] ,
    calib_sel,
    \po_stg2_wrcal_cnt_reg[0] );
  output [1:0]out;
  output [1:0]pi_dqs_found_lanes;
  output \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ;
  output ofifo_rst_reg;
  output [1:0]mem_dqs_out;
  output [1:0]mem_dqs_ts;
  output out_dq_2;
  output [17:0]mem_dq_ts;
  output out_dm_0;
  output out_dq_0;
  output out_dq_6;
  output out_dq_3;
  output out_dq_1;
  output out_dq_4;
  output out_dq_7;
  output out_dq_5;
  output \rd_ptr_timing_reg[2] ;
  output \rd_ptr_timing_reg[2]_0 ;
  output \rd_ptr_timing_reg[2]_1 ;
  output \rd_ptr_timing_reg[2]_2 ;
  output \rd_ptr_timing_reg[2]_3 ;
  output \rd_ptr_timing_reg[2]_4 ;
  output \rd_ptr_timing_reg[2]_5 ;
  output \rd_ptr_timing_reg[2]_6 ;
  output [1:0]\rd_ptr_timing_reg[1] ;
  output \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 ;
  output out_dq_13;
  output out_dq_8;
  output out_dq_15;
  output out_dq_12;
  output out_dq_10;
  output out_dq_9;
  output out_dq_11;
  output out_dq_14;
  output out_dm_1;
  output \rd_ptr_timing_reg[2]_7 ;
  output \rd_ptr_timing_reg[2]_8 ;
  output \rd_ptr_timing_reg[2]_9 ;
  output \rd_ptr_timing_reg[2]_10 ;
  output phy_mc_ctl_full;
  output ref_dll_lock;
  output [0:0]mcGo_w;
  output idelay_ld_rst;
  output [1:0]ddr_ck_out;
  output \my_empty_reg[1] ;
  output \read_fifo.tail_r_reg[1] ;
  output \my_empty_reg[1]_0 ;
  output \my_empty_reg[1]_1 ;
  output \my_empty_reg[1]_2 ;
  output wr_en;
  output \wr_ptr_reg[1] ;
  output \gen_mux_rd[6].mux_rd_fall3_r_reg[6] ;
  output [65:0]\gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall3_r_reg[6] ;
  output [127:0]in;
  output \gen_mux_rd[6].mux_rd_rise3_r_reg[6] ;
  output \gen_mux_rd[6].mux_rd_fall2_r_reg[6] ;
  output \gen_mux_rd[6].mux_rd_rise2_r_reg[6] ;
  output \gen_mux_rd[6].mux_rd_fall1_r_reg[6] ;
  output \gen_mux_rd[6].mux_rd_rise1_r_reg[6] ;
  output \gen_mux_rd[6].mux_rd_fall0_r_reg[6] ;
  output \gen_mux_rd[6].mux_rd_rise0_r_reg[6] ;
  output \gen_mux_rd[3].mux_rd_fall3_r_reg[3] ;
  output \gen_mux_rd[3].mux_rd_rise3_r_reg[3] ;
  output \gen_mux_rd[3].mux_rd_fall2_r_reg[3] ;
  output \gen_mux_rd[3].mux_rd_rise2_r_reg[3] ;
  output \gen_mux_rd[3].mux_rd_fall1_r_reg[3] ;
  output \gen_mux_rd[3].mux_rd_rise1_r_reg[3] ;
  output \gen_mux_rd[3].mux_rd_fall0_r_reg[3] ;
  output \gen_mux_rd[3].mux_rd_rise0_r_reg[3] ;
  output \gen_mux_rd[1].mux_rd_fall3_r_reg[1] ;
  output \gen_mux_rd[1].mux_rd_rise3_r_reg[1] ;
  output \gen_mux_rd[1].mux_rd_fall2_r_reg[1] ;
  output \gen_mux_rd[1].mux_rd_rise2_r_reg[1] ;
  output \gen_mux_rd[1].mux_rd_fall1_r_reg[1] ;
  output \gen_mux_rd[1].mux_rd_rise1_r_reg[1] ;
  output \gen_mux_rd[1].mux_rd_fall0_r_reg[1] ;
  output \gen_mux_rd[1].mux_rd_rise0_r_reg[1] ;
  output \gen_mux_rd[2].mux_rd_fall3_r_reg[2] ;
  output \gen_mux_rd[2].mux_rd_rise3_r_reg[2] ;
  output \gen_mux_rd[2].mux_rd_fall2_r_reg[2] ;
  output \gen_mux_rd[2].mux_rd_rise2_r_reg[2] ;
  output \gen_mux_rd[2].mux_rd_fall1_r_reg[2] ;
  output \gen_mux_rd[2].mux_rd_rise1_r_reg[2] ;
  output \gen_mux_rd[2].mux_rd_fall0_r_reg[2] ;
  output \gen_mux_rd[2].mux_rd_rise0_r_reg[2] ;
  output \gen_mux_rd[4].mux_rd_fall3_r_reg[4] ;
  output \gen_mux_rd[4].mux_rd_rise3_r_reg[4] ;
  output \gen_mux_rd[4].mux_rd_fall2_r_reg[4] ;
  output \gen_mux_rd[4].mux_rd_rise2_r_reg[4] ;
  output \gen_mux_rd[4].mux_rd_fall1_r_reg[4] ;
  output \gen_mux_rd[4].mux_rd_rise1_r_reg[4] ;
  output \gen_mux_rd[4].mux_rd_fall0_r_reg[4] ;
  output \gen_mux_rd[4].mux_rd_rise0_r_reg[4] ;
  output \gen_mux_rd[7].mux_rd_fall3_r_reg[7] ;
  output \gen_mux_rd[7].mux_rd_rise3_r_reg[7] ;
  output \gen_mux_rd[7].mux_rd_fall2_r_reg[7] ;
  output \gen_mux_rd[7].mux_rd_rise2_r_reg[7] ;
  output \gen_mux_rd[7].mux_rd_fall1_r_reg[7] ;
  output \gen_mux_rd[7].mux_rd_rise1_r_reg[7] ;
  output \gen_mux_rd[7].mux_rd_fall0_r_reg[7] ;
  output \gen_mux_rd[7].mux_rd_rise0_r_reg[7] ;
  output \gen_mux_rd[0].mux_rd_fall3_r_reg[0] ;
  output \gen_mux_rd[0].mux_rd_rise3_r_reg[0] ;
  output \gen_mux_rd[0].mux_rd_fall2_r_reg[0] ;
  output \gen_mux_rd[0].mux_rd_rise2_r_reg[0] ;
  output \gen_mux_rd[0].mux_rd_fall1_r_reg[0] ;
  output \gen_mux_rd[0].mux_rd_rise1_r_reg[0] ;
  output \gen_mux_rd[0].mux_rd_fall0_r_reg[0] ;
  output \gen_mux_rd[0].mux_rd_rise0_r_reg[0] ;
  output \gen_mux_rd[5].mux_rd_fall3_r_reg[5] ;
  output \gen_mux_rd[5].mux_rd_rise3_r_reg[5] ;
  output \gen_mux_rd[5].mux_rd_fall2_r_reg[5] ;
  output \gen_mux_rd[5].mux_rd_rise2_r_reg[5] ;
  output \gen_mux_rd[5].mux_rd_fall1_r_reg[5] ;
  output \gen_mux_rd[5].mux_rd_rise1_r_reg[5] ;
  output \gen_mux_rd[5].mux_rd_fall0_r_reg[5] ;
  output \gen_mux_rd[5].mux_rd_rise0_r_reg[5] ;
  output store_sr_req_r_reg;
  output [5:0]\pi_rdval_cnt_reg[5] ;
  output phy_rddata_en;
  output rd_data_en;
  output \read_fifo.fifo_out_data_r_reg[6] ;
  output \read_fifo.tail_r_reg[0] ;
  output in0;
  output phy_mc_data_full;
  output wr_en_2;
  output wr_en_3;
  output phy_mc_cmd_full;
  output wr_en_4;
  output \wr_ptr_reg[1]_0 ;
  output [3:0]\wr_ptr_timing_reg[2] ;
  output [67:0]\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall3_r_reg[5] ;
  output [3:0]\wr_ptr_timing_reg[2]_0 ;
  output [11:0]mem_dq_out;
  output \wr_ptr_reg[1]_1 ;
  output \wr_ptr_reg[1]_2 ;
  output [3:0]\wr_ptr_timing_reg[2]_1 ;
  output [9:0]ddr2_we_n;
  output [30:0]mem_out;
  output p_1_in;
  output \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall3_r_reg[6]_0 ;
  output \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise3_r_reg[6] ;
  output \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall2_r_reg[6] ;
  output \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise2_r_reg[6] ;
  output \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall1_r_reg[6] ;
  output \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise1_r_reg[6] ;
  output \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall0_r_reg[6] ;
  output \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise0_r_reg[6] ;
  output \gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall3_r_reg[3] ;
  output \gen_pat_match_div4.gen_pat_match[3].pat_match_rise3_r_reg[3] ;
  output \gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall2_r_reg[3] ;
  output \gen_mux_rd_div4.gen_mux_rd[3].mux_rd_rise2_r_reg[3] ;
  output \gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall1_r_reg[3] ;
  output \gen_mux_rd_div4.gen_mux_rd[3].mux_rd_rise1_r_reg[3] ;
  output \gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall0_r_reg[3] ;
  output \gen_mux_rd_div4.gen_mux_rd[3].mux_rd_rise0_r_reg[3] ;
  output \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall3_r_reg[1] ;
  output \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise3_r_reg[1] ;
  output \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall2_r_reg[1] ;
  output \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise2_r_reg[1] ;
  output \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall1_r_reg[1] ;
  output \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise1_r_reg[1] ;
  output \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall0_r_reg[1] ;
  output \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise0_r_reg[1] ;
  output \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall3_r_reg[2] ;
  output \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise3_r_reg[2] ;
  output \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall2_r_reg[2] ;
  output \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise2_r_reg[2] ;
  output \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall1_r_reg[2] ;
  output \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise1_r_reg[2] ;
  output \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall0_r_reg[2] ;
  output \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise0_r_reg[2] ;
  output \gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall3_r_reg[4] ;
  output \gen_mux_rd_div4.gen_mux_rd[4].mux_rd_rise3_r_reg[4] ;
  output \gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall2_r_reg[4] ;
  output \gen_pat_match_div4.gen_pat_match[4].pat_match_rise2_r_reg[4] ;
  output \gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall1_r_reg[4] ;
  output \gen_mux_rd_div4.gen_mux_rd[4].mux_rd_rise1_r_reg[4] ;
  output \gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall0_r_reg[4] ;
  output \gen_mux_rd_div4.gen_mux_rd[4].mux_rd_rise0_r_reg[4] ;
  output \gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall3_r_reg[7] ;
  output \gen_pat_match_div4.gen_pat_match[7].pat_match_rise3_r_reg[7] ;
  output \gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall2_r_reg[7] ;
  output \gen_mux_rd_div4.gen_mux_rd[7].mux_rd_rise2_r_reg[7] ;
  output \gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall1_r_reg[7] ;
  output \gen_mux_rd_div4.gen_mux_rd[7].mux_rd_rise1_r_reg[7] ;
  output \gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall0_r_reg[7] ;
  output \gen_mux_rd_div4.gen_mux_rd[7].mux_rd_rise0_r_reg[7] ;
  output \gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall3_r_reg[0] ;
  output \gen_mux_rd_div4.gen_mux_rd[0].mux_rd_rise3_r_reg[0] ;
  output \gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall2_r_reg[0] ;
  output \gen_pat_match_div4.gen_pat_match[0].pat_match_rise2_r_reg[0] ;
  output \gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall1_r_reg[0] ;
  output \gen_mux_rd_div4.gen_mux_rd[0].mux_rd_rise1_r_reg[0] ;
  output \gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall0_r_reg[0] ;
  output \gen_mux_rd_div4.gen_mux_rd[0].mux_rd_rise0_r_reg[0] ;
  output \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall3_r_reg[5]_0 ;
  output \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise3_r_reg[5] ;
  output \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall2_r_reg[5] ;
  output \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise2_r_reg[5] ;
  output \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall1_r_reg[5] ;
  output \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise1_r_reg[5] ;
  output \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall0_r_reg[5] ;
  output \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise0_r_reg[5] ;
  input \gen_byte_sel_div2.calib_in_common_reg ;
  input \calib_sel_reg[1] ;
  input \gen_byte_sel_div2.calib_in_common_reg_0 ;
  input \gen_byte_sel_div2.calib_in_common_reg_1 ;
  input freq_refclk;
  input mem_refclk;
  input [1:0]mem_dqs_in;
  input \gen_byte_sel_div2.calib_in_common_reg_2 ;
  input sync_pulse;
  input sys_rst;
  input [5:0]COUNTERLOADVAL;
  input \gen_byte_sel_div2.calib_in_common_reg_3 ;
  input \gen_byte_sel_div2.calib_in_common_reg_4 ;
  input \gen_byte_sel_div2.calib_in_common_reg_5 ;
  input [7:0]D1;
  input [7:0]D2;
  input [7:0]D3;
  input [7:0]D4;
  input [7:0]D5;
  input [7:0]D6;
  input [7:0]D7;
  input [7:0]D8;
  input [7:0]D9;
  input \gen_byte_sel_div2.calib_in_common_reg_6 ;
  input [15:0]mem_dq_in;
  input idelay_inc;
  input LD0;
  input CLKB0;
  input ififo_rst_reg0;
  input ofifo_rst_reg0;
  input \gen_byte_sel_div2.calib_in_common_reg_7 ;
  input \calib_zero_ctrl_reg[0] ;
  input \gen_byte_sel_div2.calib_in_common_reg_8 ;
  input \gen_byte_sel_div2.calib_in_common_reg_9 ;
  input [3:0]\gen_no_mirror.div_clk_loop[0].phy_address_reg[12] ;
  input [3:0]\gen_no_mirror.div_clk_loop[0].phy_address_reg[2] ;
  input [3:0]\gen_no_mirror.div_clk_loop[0].phy_address_reg[3] ;
  input [3:0]init_calib_complete_reg_rep__5;
  input [2:0]\cmd_pipe_plus.mc_ras_n_reg[2] ;
  input [7:0]\gen_no_mirror.div_clk_loop[0].phy_address_reg[10] ;
  input [7:0]\gen_no_mirror.div_clk_loop[0].phy_bank_reg[0] ;
  input [3:0]\gen_no_mirror.div_clk_loop[0].phy_address_reg[1] ;
  input [3:0]\gen_no_mirror.div_clk_loop[0].phy_address_reg[5] ;
  input [3:0]\gen_no_mirror.div_clk_loop[0].phy_address_reg[9] ;
  input \gen_byte_sel_div2.calib_in_common_reg_10 ;
  input \calib_sel_reg[1]_0 ;
  input \gen_byte_sel_div2.calib_in_common_reg_11 ;
  input \gen_byte_sel_div2.calib_in_common_reg_12 ;
  input \gen_byte_sel_div2.calib_in_common_reg_13 ;
  input [5:0]\calib_zero_inputs_reg[0] ;
  input \gen_byte_sel_div2.calib_in_common_reg_14 ;
  input \gen_byte_sel_div2.calib_in_common_reg_15 ;
  input \gen_byte_sel_div2.calib_in_common_reg_16 ;
  input [7:0]D0;
  input [7:0]\write_buffer.wr_buf_out_data_reg[120] ;
  input [7:0]\write_buffer.wr_buf_out_data_reg[127] ;
  input [7:0]\write_buffer.wr_buf_out_data_reg[124] ;
  input [7:0]\write_buffer.wr_buf_out_data_reg[122] ;
  input [7:0]\write_buffer.wr_buf_out_data_reg[121] ;
  input [7:0]\write_buffer.wr_buf_out_data_reg[123] ;
  input [7:0]\write_buffer.wr_buf_out_data_reg[126] ;
  input [7:0]init_calib_complete_reg_rep__5_0;
  input \gen_byte_sel_div2.calib_in_common_reg_17 ;
  input LD0_0;
  input CLKB0_5;
  input ififo_rst_reg0_1;
  input ofifo_rst_reg0_2;
  input phy_ctl_wr_i2;
  input pll_locked;
  input phy_read_calib;
  input rstdiv0_sync_r1_reg_rep;
  input [10:0]Q;
  input RST0;
  input [0:0]SR;
  input [3:0]\gen_no_mirror.div_clk_loop[0].phy_address_reg[8] ;
  input [3:0]\gen_no_mirror.div_clk_loop[0].phy_address_reg[11] ;
  input [3:0]\gen_no_mirror.div_clk_loop[0].phy_address_reg[6] ;
  input [7:0]\gen_no_mirror.div_clk_loop[0].phy_address_reg[7] ;
  input [4:0]\cmd_pipe_plus.mc_we_n_reg[0] ;
  input [0:0]\cmd_pipe_plus.mc_cas_n_reg[0] ;
  input [3:0]\cmd_pipe_plus.mc_cke_reg[3] ;
  input [0:0]\cmd_pipe_plus.mc_cas_n_reg[0]_0 ;
  input mux_wrdata_en;
  input mux_cmd_wren;
  input init_complete_r1_timing_reg;
  input mc_wrdata_en;
  input init_calib_complete_reg_rep__8;
  input calib_wrdata_en;
  input [32:0]\rd_ptr_reg[3] ;
  input init_calib_complete_reg_rep__4;
  input calib_cmd_wren;
  input [7:0]\rd_ptr_reg[3]_0 ;
  input [7:0]\rd_ptr_reg[3]_1 ;
  input [63:0]\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] ;
  input \rd_mux_sel_r_reg[0] ;
  input p_0_in;
  input [0:0]tail_r;
  input init_calib_complete_reg_rep__7;
  input init_calib_complete_reg_rep__5_1;
  input init_calib_complete_reg_rep__9;
  input [1:0]mc_we_n;
  input [0:0]mc_cs_n;
  input [0:0]mc_ras_n;
  input [1:0]mc_cas_n;
  input [31:0]phy_dout;
  input [63:0]\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79] ;
  input [0:0]calib_sel;
  input [0:0]\po_stg2_wrcal_cnt_reg[0] ;

  wire [5:0]A_pi_counter_read_val;
  (* async_reg = "true" *) wire A_pi_rst_div2;
  (* async_reg = "true" *) wire B_pi_rst_div2;
  wire CLKB0;
  wire CLKB0_5;
  wire [5:0]COUNTERLOADVAL;
  (* async_reg = "true" *) wire C_pi_rst_div2;
  wire [7:0]D0;
  wire [7:0]D1;
  wire [7:0]D2;
  wire [7:0]D3;
  wire [7:0]D4;
  wire [7:0]D5;
  wire [7:0]D6;
  wire [7:0]D7;
  wire [7:0]D8;
  wire [7:0]D9;
  wire D_of_full;
  (* async_reg = "true" *) wire D_pi_rst_div2;
  wire LD0;
  wire LD0_0;
  wire [10:0]Q;
  wire RST0;
  wire [0:0]SR;
  wire calib_cmd_wren;
  wire [0:0]calib_sel;
  wire \calib_sel_reg[1] ;
  wire \calib_sel_reg[1]_0 ;
  wire calib_wrdata_en;
  wire \calib_zero_ctrl_reg[0] ;
  wire [5:0]\calib_zero_inputs_reg[0] ;
  wire [0:0]\cmd_pipe_plus.mc_cas_n_reg[0] ;
  wire [0:0]\cmd_pipe_plus.mc_cas_n_reg[0]_0 ;
  wire [3:0]\cmd_pipe_plus.mc_cke_reg[3] ;
  wire [2:0]\cmd_pipe_plus.mc_ras_n_reg[2] ;
  wire [4:0]\cmd_pipe_plus.mc_we_n_reg[0] ;
  wire [9:0]ddr2_we_n;
  wire \ddr_byte_lane_C.ddr_byte_lane_C_n_171 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C_n_242 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C_n_243 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C_n_244 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C_n_245 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C_n_246 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C_n_247 ;
  wire \ddr_byte_lane_C.ddr_byte_lane_C_n_4 ;
  wire [1:0]ddr_ck_out;
  wire \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ;
  wire \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 ;
  wire [63:0]\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] ;
  wire [63:0]\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79] ;
  wire [3:0]\dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty ;
  wire [3:0]\dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_0 ;
  wire freq_refclk;
  wire \gen_byte_sel_div2.calib_in_common_reg ;
  wire \gen_byte_sel_div2.calib_in_common_reg_0 ;
  wire \gen_byte_sel_div2.calib_in_common_reg_1 ;
  wire \gen_byte_sel_div2.calib_in_common_reg_10 ;
  wire \gen_byte_sel_div2.calib_in_common_reg_11 ;
  wire \gen_byte_sel_div2.calib_in_common_reg_12 ;
  wire \gen_byte_sel_div2.calib_in_common_reg_13 ;
  wire \gen_byte_sel_div2.calib_in_common_reg_14 ;
  wire \gen_byte_sel_div2.calib_in_common_reg_15 ;
  wire \gen_byte_sel_div2.calib_in_common_reg_16 ;
  wire \gen_byte_sel_div2.calib_in_common_reg_17 ;
  wire \gen_byte_sel_div2.calib_in_common_reg_2 ;
  wire \gen_byte_sel_div2.calib_in_common_reg_3 ;
  wire \gen_byte_sel_div2.calib_in_common_reg_4 ;
  wire \gen_byte_sel_div2.calib_in_common_reg_5 ;
  wire \gen_byte_sel_div2.calib_in_common_reg_6 ;
  wire \gen_byte_sel_div2.calib_in_common_reg_7 ;
  wire \gen_byte_sel_div2.calib_in_common_reg_8 ;
  wire \gen_byte_sel_div2.calib_in_common_reg_9 ;
  wire \gen_mux_rd[0].mux_rd_fall0_r_reg[0] ;
  wire \gen_mux_rd[0].mux_rd_fall1_r_reg[0] ;
  wire \gen_mux_rd[0].mux_rd_fall2_r_reg[0] ;
  wire \gen_mux_rd[0].mux_rd_fall3_r_reg[0] ;
  wire \gen_mux_rd[0].mux_rd_rise0_r_reg[0] ;
  wire \gen_mux_rd[0].mux_rd_rise1_r_reg[0] ;
  wire \gen_mux_rd[0].mux_rd_rise2_r_reg[0] ;
  wire \gen_mux_rd[0].mux_rd_rise3_r_reg[0] ;
  wire \gen_mux_rd[1].mux_rd_fall0_r_reg[1] ;
  wire \gen_mux_rd[1].mux_rd_fall1_r_reg[1] ;
  wire \gen_mux_rd[1].mux_rd_fall2_r_reg[1] ;
  wire \gen_mux_rd[1].mux_rd_fall3_r_reg[1] ;
  wire \gen_mux_rd[1].mux_rd_rise0_r_reg[1] ;
  wire \gen_mux_rd[1].mux_rd_rise1_r_reg[1] ;
  wire \gen_mux_rd[1].mux_rd_rise2_r_reg[1] ;
  wire \gen_mux_rd[1].mux_rd_rise3_r_reg[1] ;
  wire \gen_mux_rd[2].mux_rd_fall0_r_reg[2] ;
  wire \gen_mux_rd[2].mux_rd_fall1_r_reg[2] ;
  wire \gen_mux_rd[2].mux_rd_fall2_r_reg[2] ;
  wire \gen_mux_rd[2].mux_rd_fall3_r_reg[2] ;
  wire \gen_mux_rd[2].mux_rd_rise0_r_reg[2] ;
  wire \gen_mux_rd[2].mux_rd_rise1_r_reg[2] ;
  wire \gen_mux_rd[2].mux_rd_rise2_r_reg[2] ;
  wire \gen_mux_rd[2].mux_rd_rise3_r_reg[2] ;
  wire \gen_mux_rd[3].mux_rd_fall0_r_reg[3] ;
  wire \gen_mux_rd[3].mux_rd_fall1_r_reg[3] ;
  wire \gen_mux_rd[3].mux_rd_fall2_r_reg[3] ;
  wire \gen_mux_rd[3].mux_rd_fall3_r_reg[3] ;
  wire \gen_mux_rd[3].mux_rd_rise0_r_reg[3] ;
  wire \gen_mux_rd[3].mux_rd_rise1_r_reg[3] ;
  wire \gen_mux_rd[3].mux_rd_rise2_r_reg[3] ;
  wire \gen_mux_rd[3].mux_rd_rise3_r_reg[3] ;
  wire \gen_mux_rd[4].mux_rd_fall0_r_reg[4] ;
  wire \gen_mux_rd[4].mux_rd_fall1_r_reg[4] ;
  wire \gen_mux_rd[4].mux_rd_fall2_r_reg[4] ;
  wire \gen_mux_rd[4].mux_rd_fall3_r_reg[4] ;
  wire \gen_mux_rd[4].mux_rd_rise0_r_reg[4] ;
  wire \gen_mux_rd[4].mux_rd_rise1_r_reg[4] ;
  wire \gen_mux_rd[4].mux_rd_rise2_r_reg[4] ;
  wire \gen_mux_rd[4].mux_rd_rise3_r_reg[4] ;
  wire \gen_mux_rd[5].mux_rd_fall0_r_reg[5] ;
  wire \gen_mux_rd[5].mux_rd_fall1_r_reg[5] ;
  wire \gen_mux_rd[5].mux_rd_fall2_r_reg[5] ;
  wire \gen_mux_rd[5].mux_rd_fall3_r_reg[5] ;
  wire \gen_mux_rd[5].mux_rd_rise0_r_reg[5] ;
  wire \gen_mux_rd[5].mux_rd_rise1_r_reg[5] ;
  wire \gen_mux_rd[5].mux_rd_rise2_r_reg[5] ;
  wire \gen_mux_rd[5].mux_rd_rise3_r_reg[5] ;
  wire \gen_mux_rd[6].mux_rd_fall0_r_reg[6] ;
  wire \gen_mux_rd[6].mux_rd_fall1_r_reg[6] ;
  wire \gen_mux_rd[6].mux_rd_fall2_r_reg[6] ;
  wire \gen_mux_rd[6].mux_rd_fall3_r_reg[6] ;
  wire \gen_mux_rd[6].mux_rd_rise0_r_reg[6] ;
  wire \gen_mux_rd[6].mux_rd_rise1_r_reg[6] ;
  wire \gen_mux_rd[6].mux_rd_rise2_r_reg[6] ;
  wire \gen_mux_rd[6].mux_rd_rise3_r_reg[6] ;
  wire \gen_mux_rd[7].mux_rd_fall0_r_reg[7] ;
  wire \gen_mux_rd[7].mux_rd_fall1_r_reg[7] ;
  wire \gen_mux_rd[7].mux_rd_fall2_r_reg[7] ;
  wire \gen_mux_rd[7].mux_rd_fall3_r_reg[7] ;
  wire \gen_mux_rd[7].mux_rd_rise0_r_reg[7] ;
  wire \gen_mux_rd[7].mux_rd_rise1_r_reg[7] ;
  wire \gen_mux_rd[7].mux_rd_rise2_r_reg[7] ;
  wire \gen_mux_rd[7].mux_rd_rise3_r_reg[7] ;
  wire \gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall0_r_reg[0] ;
  wire \gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall1_r_reg[0] ;
  wire \gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall2_r_reg[0] ;
  wire \gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall3_r_reg[0] ;
  wire \gen_mux_rd_div4.gen_mux_rd[0].mux_rd_rise0_r_reg[0] ;
  wire \gen_mux_rd_div4.gen_mux_rd[0].mux_rd_rise1_r_reg[0] ;
  wire \gen_mux_rd_div4.gen_mux_rd[0].mux_rd_rise3_r_reg[0] ;
  wire \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall0_r_reg[1] ;
  wire \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall1_r_reg[1] ;
  wire \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall2_r_reg[1] ;
  wire \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall3_r_reg[1] ;
  wire \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise0_r_reg[1] ;
  wire \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise1_r_reg[1] ;
  wire \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise2_r_reg[1] ;
  wire \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise3_r_reg[1] ;
  wire \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall0_r_reg[2] ;
  wire \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall1_r_reg[2] ;
  wire \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall2_r_reg[2] ;
  wire \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall3_r_reg[2] ;
  wire \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise0_r_reg[2] ;
  wire \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise1_r_reg[2] ;
  wire \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise2_r_reg[2] ;
  wire \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise3_r_reg[2] ;
  wire \gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall0_r_reg[3] ;
  wire \gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall1_r_reg[3] ;
  wire \gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall2_r_reg[3] ;
  wire \gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall3_r_reg[3] ;
  wire \gen_mux_rd_div4.gen_mux_rd[3].mux_rd_rise0_r_reg[3] ;
  wire \gen_mux_rd_div4.gen_mux_rd[3].mux_rd_rise1_r_reg[3] ;
  wire \gen_mux_rd_div4.gen_mux_rd[3].mux_rd_rise2_r_reg[3] ;
  wire \gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall0_r_reg[4] ;
  wire \gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall1_r_reg[4] ;
  wire \gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall2_r_reg[4] ;
  wire \gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall3_r_reg[4] ;
  wire \gen_mux_rd_div4.gen_mux_rd[4].mux_rd_rise0_r_reg[4] ;
  wire \gen_mux_rd_div4.gen_mux_rd[4].mux_rd_rise1_r_reg[4] ;
  wire \gen_mux_rd_div4.gen_mux_rd[4].mux_rd_rise3_r_reg[4] ;
  wire \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall0_r_reg[5] ;
  wire \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall1_r_reg[5] ;
  wire \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall2_r_reg[5] ;
  wire [67:0]\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall3_r_reg[5] ;
  wire \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall3_r_reg[5]_0 ;
  wire \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise0_r_reg[5] ;
  wire \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise1_r_reg[5] ;
  wire \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise2_r_reg[5] ;
  wire \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise3_r_reg[5] ;
  wire \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall0_r_reg[6] ;
  wire \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall1_r_reg[6] ;
  wire \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall2_r_reg[6] ;
  wire [65:0]\gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall3_r_reg[6] ;
  wire \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall3_r_reg[6]_0 ;
  wire \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise0_r_reg[6] ;
  wire \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise1_r_reg[6] ;
  wire \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise2_r_reg[6] ;
  wire \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise3_r_reg[6] ;
  wire \gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall0_r_reg[7] ;
  wire \gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall1_r_reg[7] ;
  wire \gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall2_r_reg[7] ;
  wire \gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall3_r_reg[7] ;
  wire \gen_mux_rd_div4.gen_mux_rd[7].mux_rd_rise0_r_reg[7] ;
  wire \gen_mux_rd_div4.gen_mux_rd[7].mux_rd_rise1_r_reg[7] ;
  wire \gen_mux_rd_div4.gen_mux_rd[7].mux_rd_rise2_r_reg[7] ;
  wire [7:0]\gen_no_mirror.div_clk_loop[0].phy_address_reg[10] ;
  wire [3:0]\gen_no_mirror.div_clk_loop[0].phy_address_reg[11] ;
  wire [3:0]\gen_no_mirror.div_clk_loop[0].phy_address_reg[12] ;
  wire [3:0]\gen_no_mirror.div_clk_loop[0].phy_address_reg[1] ;
  wire [3:0]\gen_no_mirror.div_clk_loop[0].phy_address_reg[2] ;
  wire [3:0]\gen_no_mirror.div_clk_loop[0].phy_address_reg[3] ;
  wire [3:0]\gen_no_mirror.div_clk_loop[0].phy_address_reg[5] ;
  wire [3:0]\gen_no_mirror.div_clk_loop[0].phy_address_reg[6] ;
  wire [7:0]\gen_no_mirror.div_clk_loop[0].phy_address_reg[7] ;
  wire [3:0]\gen_no_mirror.div_clk_loop[0].phy_address_reg[8] ;
  wire [3:0]\gen_no_mirror.div_clk_loop[0].phy_address_reg[9] ;
  wire [7:0]\gen_no_mirror.div_clk_loop[0].phy_bank_reg[0] ;
  wire \gen_pat_match_div4.gen_pat_match[0].pat_match_rise2_r_reg[0] ;
  wire \gen_pat_match_div4.gen_pat_match[3].pat_match_rise3_r_reg[3] ;
  wire \gen_pat_match_div4.gen_pat_match[4].pat_match_rise2_r_reg[4] ;
  wire \gen_pat_match_div4.gen_pat_match[7].pat_match_rise3_r_reg[7] ;
  wire idelay_inc;
  wire idelay_ld_rst;
  wire [3:3]if_empty_r;
  wire [3:3]if_empty_r_1;
  wire ififo_rst_reg0;
  wire ififo_rst_reg0_1;
  wire [127:0]in;
  wire in0;
  wire init_calib_complete_reg_rep__4;
  wire [3:0]init_calib_complete_reg_rep__5;
  wire [7:0]init_calib_complete_reg_rep__5_0;
  wire init_calib_complete_reg_rep__5_1;
  wire init_calib_complete_reg_rep__7;
  wire init_calib_complete_reg_rep__8;
  wire init_calib_complete_reg_rep__9;
  wire init_complete_r1_timing_reg;
  wire [0:0]mcGo_w;
  wire [1:0]mc_cas_n;
  wire [0:0]mc_cs_n;
  wire [0:0]mc_ras_n;
  wire [1:0]mc_we_n;
  wire mc_wrdata_en;
  wire [15:0]mem_dq_in;
  wire [11:0]mem_dq_out;
  wire [17:0]mem_dq_ts;
  wire [1:0]mem_dqs_in;
  wire [1:0]mem_dqs_out;
  wire [1:0]mem_dqs_ts;
  wire [30:0]mem_out;
  wire mem_refclk;
  wire mux_cmd_wren;
  wire mux_wrdata_en;
  wire \my_empty_reg[1] ;
  wire \my_empty_reg[1]_0 ;
  wire \my_empty_reg[1]_1 ;
  wire \my_empty_reg[1]_2 ;
  wire [4:2]\of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt_reg ;
  wire ofifo_rst;
  wire ofifo_rst_reg;
  wire ofifo_rst_reg0;
  wire ofifo_rst_reg0_2;
  wire [1:0]out;
  wire out_dm_0;
  wire out_dm_1;
  wire out_dq_0;
  wire out_dq_1;
  wire out_dq_10;
  wire out_dq_11;
  wire out_dq_12;
  wire out_dq_13;
  wire out_dq_14;
  wire out_dq_15;
  wire out_dq_2;
  wire out_dq_3;
  wire out_dq_4;
  wire out_dq_5;
  wire out_dq_6;
  wire out_dq_7;
  wire out_dq_8;
  wire out_dq_9;
  wire p_0_in;
  wire p_1_in;
  wire [3:3]phaser_ctl_bus;
  wire phy_control_i_n_0;
  wire phy_control_i_n_1;
  wire phy_control_i_n_10;
  wire phy_control_i_n_11;
  wire phy_control_i_n_14;
  wire phy_control_i_n_15;
  wire phy_control_i_n_16;
  wire phy_control_i_n_17;
  wire phy_control_i_n_18;
  wire phy_control_i_n_19;
  wire phy_control_i_n_20;
  wire phy_control_i_n_21;
  wire phy_control_i_n_23;
  wire phy_control_i_n_24;
  wire phy_control_i_n_25;
  wire phy_control_i_n_3;
  wire phy_control_i_n_4;
  wire phy_control_i_n_5;
  wire phy_control_i_n_6;
  wire phy_control_i_n_7;
  wire phy_control_i_n_8;
  wire phy_control_i_n_9;
  wire phy_ctl_wr_i2;
  wire [31:0]phy_dout;
  wire [1:0]phy_encalib;
  wire phy_mc_cmd_full;
  wire phy_mc_ctl_full;
  wire phy_mc_data_full;
  wire phy_rddata_en;
  wire phy_read_calib;
  wire [1:0]pi_dqs_found_lanes;
  wire [5:0]\pi_rdval_cnt_reg[5] ;
  wire pll_locked;
  wire [0:0]\po_stg2_wrcal_cnt_reg[0] ;
  wire rclk_delay_11;
  wire \rclk_delay_reg[10]_srl11_i_1_n_0 ;
  wire \rclk_delay_reg[10]_srl11_n_0 ;
  wire rd_data_en;
  wire \rd_mux_sel_r_reg[0] ;
  wire [32:0]\rd_ptr_reg[3] ;
  wire [7:0]\rd_ptr_reg[3]_0 ;
  wire [7:0]\rd_ptr_reg[3]_1 ;
  wire [1:0]\rd_ptr_timing_reg[1] ;
  wire \rd_ptr_timing_reg[2] ;
  wire \rd_ptr_timing_reg[2]_0 ;
  wire \rd_ptr_timing_reg[2]_1 ;
  wire \rd_ptr_timing_reg[2]_10 ;
  wire \rd_ptr_timing_reg[2]_2 ;
  wire \rd_ptr_timing_reg[2]_3 ;
  wire \rd_ptr_timing_reg[2]_4 ;
  wire \rd_ptr_timing_reg[2]_5 ;
  wire \rd_ptr_timing_reg[2]_6 ;
  wire \rd_ptr_timing_reg[2]_7 ;
  wire \rd_ptr_timing_reg[2]_8 ;
  wire \rd_ptr_timing_reg[2]_9 ;
  wire \read_fifo.fifo_out_data_r_reg[6] ;
  wire \read_fifo.tail_r_reg[0] ;
  wire \read_fifo.tail_r_reg[1] ;
  wire ref_dll_lock;
  wire rst_out_i_1_n_0;
  wire rst_out_reg_n_0;
  wire rst_primitives;
  wire rst_primitives_i_1_n_0;
  wire rstdiv0_sync_r1_reg_rep;
  wire store_sr_req_r_reg;
  wire sync_pulse;
  wire sys_rst;
  wire [0:0]tail_r;
  wire wr_en;
  wire wr_en_2;
  wire wr_en_3;
  wire wr_en_4;
  wire \wr_ptr_reg[1] ;
  wire \wr_ptr_reg[1]_0 ;
  wire \wr_ptr_reg[1]_1 ;
  wire \wr_ptr_reg[1]_2 ;
  wire [3:0]\wr_ptr_timing_reg[2] ;
  wire [3:0]\wr_ptr_timing_reg[2]_0 ;
  wire [3:0]\wr_ptr_timing_reg[2]_1 ;
  wire [7:0]\write_buffer.wr_buf_out_data_reg[120] ;
  wire [7:0]\write_buffer.wr_buf_out_data_reg[121] ;
  wire [7:0]\write_buffer.wr_buf_out_data_reg[122] ;
  wire [7:0]\write_buffer.wr_buf_out_data_reg[123] ;
  wire [7:0]\write_buffer.wr_buf_out_data_reg[124] ;
  wire [7:0]\write_buffer.wr_buf_out_data_reg[126] ;
  wire [7:0]\write_buffer.wr_buf_out_data_reg[127] ;

  FDRE #(
    .INIT(1'b0)) 
    A_rst_primitives_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(rst_primitives),
        .Q(ofifo_rst_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \cnt_idel_dec_cpt_r[5]_i_4 
       (.I0(\pi_rdval_cnt_reg[5] [3]),
        .I1(\pi_rdval_cnt_reg[5] [4]),
        .I2(\pi_rdval_cnt_reg[5] [1]),
        .I3(\pi_rdval_cnt_reg[5] [5]),
        .I4(\pi_rdval_cnt_reg[5] [2]),
        .I5(\pi_rdval_cnt_reg[5] [0]),
        .O(store_sr_req_r_reg));
  Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_ddr_byte_lane \ddr_byte_lane_A.ddr_byte_lane_A 
       (.A_rst_primitives_reg(ofifo_rst_reg),
        .A_rst_primitives_reg_0(\ddr_byte_lane_C.ddr_byte_lane_C_n_4 ),
        .CLKB0(CLKB0),
        .COUNTERLOADVAL(COUNTERLOADVAL),
        .COUNTERREADVAL(A_pi_counter_read_val),
        .D1(D1),
        .D2(D2),
        .D3(D3),
        .D4(D4),
        .D5(D5),
        .D6(D6),
        .D7(D7),
        .D8(D8),
        .D9(D9),
        .INBURSTPENDING(phy_control_i_n_21),
        .INRANKA({phy_control_i_n_4,phy_control_i_n_5}),
        .LD0(LD0),
        .OUTBURSTPENDING(phy_control_i_n_25),
        .PCENABLECALIB(phy_encalib),
        .Q(\of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt_reg ),
        .\calib_sel_reg[1] (\calib_sel_reg[1] ),
        .calib_wrdata_en(calib_wrdata_en),
        .\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 (\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ),
        .\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_1 (\ddr_byte_lane_C.ddr_byte_lane_C_n_171 ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79]_0 (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79] ),
        .freq_refclk(freq_refclk),
        .\gen_byte_sel_div2.calib_in_common_reg (\gen_byte_sel_div2.calib_in_common_reg ),
        .\gen_byte_sel_div2.calib_in_common_reg_0 (\gen_byte_sel_div2.calib_in_common_reg_0 ),
        .\gen_byte_sel_div2.calib_in_common_reg_1 (\gen_byte_sel_div2.calib_in_common_reg_1 ),
        .\gen_byte_sel_div2.calib_in_common_reg_2 (\gen_byte_sel_div2.calib_in_common_reg_2 ),
        .\gen_byte_sel_div2.calib_in_common_reg_3 (\gen_byte_sel_div2.calib_in_common_reg_3 ),
        .\gen_byte_sel_div2.calib_in_common_reg_4 (\gen_byte_sel_div2.calib_in_common_reg_4 ),
        .\gen_byte_sel_div2.calib_in_common_reg_5 (\gen_byte_sel_div2.calib_in_common_reg_5 ),
        .\gen_byte_sel_div2.calib_in_common_reg_6 (\gen_byte_sel_div2.calib_in_common_reg_6 ),
        .\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall3_r_reg[5] (\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall3_r_reg[5] ),
        .idelay_inc(idelay_inc),
        .idelay_ld_rst(idelay_ld_rst),
        .if_empty_r(if_empty_r),
        .if_empty_r_0(if_empty_r_1),
        .ififo_rst_reg0(ififo_rst_reg0),
        .in({in[119:112],in[103:96],in[87:80],in[71:64],in[55:48],in[39:32],in[23:16],in[7:0]}),
        .in0(in0),
        .init_calib_complete_reg_rep__4(init_calib_complete_reg_rep__4),
        .init_calib_complete_reg_rep__8(init_calib_complete_reg_rep__8),
        .init_complete_r1_timing_reg(init_complete_r1_timing_reg),
        .mc_wrdata_en(mc_wrdata_en),
        .mem_dq_in(mem_dq_in[7:0]),
        .mem_dq_ts(mem_dq_ts[8:0]),
        .mem_dqs_in(mem_dqs_in[0]),
        .mem_dqs_out(mem_dqs_out[0]),
        .mem_dqs_ts(mem_dqs_ts[0]),
        .mem_refclk(mem_refclk),
        .mux_wrdata_en(mux_wrdata_en),
        .my_empty({\dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_0 [3],\dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_0 [0]}),
        .\my_empty_reg[1] (\my_empty_reg[1]_1 ),
        .ofifo_rst_reg0(ofifo_rst_reg0),
        .out(out),
        .out_dm_0(out_dm_0),
        .out_dq_0(out_dq_0),
        .out_dq_1(out_dq_1),
        .out_dq_2(out_dq_2),
        .out_dq_3(out_dq_3),
        .out_dq_4(out_dq_4),
        .out_dq_5(out_dq_5),
        .out_dq_6(out_dq_6),
        .out_dq_7(out_dq_7),
        .p_1_in(p_1_in),
        .phy_mc_data_full(phy_mc_data_full),
        .phy_rddata_en(phy_rddata_en),
        .pi_dqs_found_lanes(pi_dqs_found_lanes[0]),
        .\rd_ptr_reg[0] ({\dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty [3],\dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty [0]}),
        .\rd_ptr_reg[3] (\rd_ptr_reg[3]_0 ),
        .\rd_ptr_timing_reg[2] (\rd_ptr_timing_reg[2] ),
        .\rd_ptr_timing_reg[2]_0 (\rd_ptr_timing_reg[2]_0 ),
        .\rd_ptr_timing_reg[2]_1 (\rd_ptr_timing_reg[2]_1 ),
        .\rd_ptr_timing_reg[2]_2 (\rd_ptr_timing_reg[2]_2 ),
        .\read_fifo.tail_r_reg[1] (\read_fifo.tail_r_reg[1] ),
        .sync_pulse(sync_pulse),
        .sys_rst(sys_rst),
        .wr_en_2(wr_en_2),
        .\wr_ptr_reg[1] (\wr_ptr_reg[1] ),
        .\wr_ptr_reg[1]_0 (\wr_ptr_reg[1]_0 ),
        .\wr_ptr_timing_reg[2] (\wr_ptr_timing_reg[2] ));
  Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_ddr_byte_lane__parameterized0 \ddr_byte_lane_B.ddr_byte_lane_B 
       (.A_rst_primitives_reg(ofifo_rst_reg),
        .D_of_full(D_of_full),
        .OUTBURSTPENDING(phy_control_i_n_24),
        .PCENABLECALIB(phy_encalib),
        .Q(\wr_ptr_timing_reg[2]_0 ),
        .calib_cmd_wren(calib_cmd_wren),
        .\calib_zero_ctrl_reg[0] (\calib_zero_ctrl_reg[0] ),
        .\cmd_pipe_plus.mc_ras_n_reg[2] (\cmd_pipe_plus.mc_ras_n_reg[2] ),
        .freq_refclk(freq_refclk),
        .\gen_byte_sel_div2.calib_in_common_reg (\gen_byte_sel_div2.calib_in_common_reg_7 ),
        .\gen_byte_sel_div2.calib_in_common_reg_0 (\gen_byte_sel_div2.calib_in_common_reg_8 ),
        .\gen_byte_sel_div2.calib_in_common_reg_1 (\gen_byte_sel_div2.calib_in_common_reg_9 ),
        .\gen_no_mirror.div_clk_loop[0].phy_address_reg[10] (\gen_no_mirror.div_clk_loop[0].phy_address_reg[10] ),
        .\gen_no_mirror.div_clk_loop[0].phy_address_reg[12] (\gen_no_mirror.div_clk_loop[0].phy_address_reg[12] ),
        .\gen_no_mirror.div_clk_loop[0].phy_address_reg[1] (\gen_no_mirror.div_clk_loop[0].phy_address_reg[1] ),
        .\gen_no_mirror.div_clk_loop[0].phy_address_reg[2] (\gen_no_mirror.div_clk_loop[0].phy_address_reg[2] ),
        .\gen_no_mirror.div_clk_loop[0].phy_address_reg[3] (\gen_no_mirror.div_clk_loop[0].phy_address_reg[3] ),
        .\gen_no_mirror.div_clk_loop[0].phy_address_reg[5] (\gen_no_mirror.div_clk_loop[0].phy_address_reg[5] ),
        .\gen_no_mirror.div_clk_loop[0].phy_address_reg[9] (\gen_no_mirror.div_clk_loop[0].phy_address_reg[9] ),
        .\gen_no_mirror.div_clk_loop[0].phy_bank_reg[0] (\gen_no_mirror.div_clk_loop[0].phy_bank_reg[0] ),
        .init_calib_complete_reg_rep__4(init_calib_complete_reg_rep__4),
        .init_calib_complete_reg_rep__5(init_calib_complete_reg_rep__5),
        .init_calib_complete_reg_rep__5_0(init_calib_complete_reg_rep__5_1),
        .mem_dq_out(mem_dq_out),
        .mem_refclk(mem_refclk),
        .mux_cmd_wren(mux_cmd_wren),
        .\my_empty_reg[1] (\my_empty_reg[1]_0 ),
        .ofifo_rst(ofifo_rst),
        .phy_mc_cmd_full(phy_mc_cmd_full),
        .\rd_ptr_reg[3] (\rd_ptr_reg[3] ),
        .\rd_ptr_timing_reg[2] (\rd_ptr_timing_reg[2]_3 ),
        .\rd_ptr_timing_reg[2]_0 (\rd_ptr_timing_reg[2]_4 ),
        .\rd_ptr_timing_reg[2]_1 (\rd_ptr_timing_reg[2]_5 ),
        .\rd_ptr_timing_reg[2]_2 (\rd_ptr_timing_reg[2]_6 ),
        .sync_pulse(sync_pulse),
        .sys_rst(sys_rst),
        .wr_en_4(wr_en_4));
  Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_ddr_byte_lane__parameterized1 \ddr_byte_lane_C.ddr_byte_lane_C 
       (.A_rst_primitives_reg(ofifo_rst_reg),
        .CLKB0_5(CLKB0_5),
        .COUNTERREADVAL(A_pi_counter_read_val),
        .D({\ddr_byte_lane_C.ddr_byte_lane_C_n_242 ,\ddr_byte_lane_C.ddr_byte_lane_C_n_243 ,\ddr_byte_lane_C.ddr_byte_lane_C_n_244 ,\ddr_byte_lane_C.ddr_byte_lane_C_n_245 ,\ddr_byte_lane_C.ddr_byte_lane_C_n_246 ,\ddr_byte_lane_C.ddr_byte_lane_C_n_247 }),
        .D0(D0),
        .INBURSTPENDING(phy_control_i_n_19),
        .INRANKC({phy_control_i_n_8,phy_control_i_n_9}),
        .LD0_0(LD0_0),
        .OUTBURSTPENDING(phy_control_i_n_23),
        .PCENABLECALIB(phy_encalib),
        .Q(\gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall3_r_reg[6] ),
        .calib_sel(calib_sel),
        .\calib_sel_reg[1] (\calib_sel_reg[1]_0 ),
        .calib_wrdata_en(calib_wrdata_en),
        .\calib_zero_inputs_reg[0] (\calib_zero_inputs_reg[0] ),
        .\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 (\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]_0 (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] ),
        .\entry_cnt_reg[4] (\of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt_reg ),
        .freq_refclk(freq_refclk),
        .\gen_byte_sel_div2.calib_in_common_reg (\gen_byte_sel_div2.calib_in_common_reg_10 ),
        .\gen_byte_sel_div2.calib_in_common_reg_0 (\gen_byte_sel_div2.calib_in_common_reg_11 ),
        .\gen_byte_sel_div2.calib_in_common_reg_1 (\gen_byte_sel_div2.calib_in_common_reg_12 ),
        .\gen_byte_sel_div2.calib_in_common_reg_2 (\gen_byte_sel_div2.calib_in_common_reg_13 ),
        .\gen_byte_sel_div2.calib_in_common_reg_3 (\gen_byte_sel_div2.calib_in_common_reg_14 ),
        .\gen_byte_sel_div2.calib_in_common_reg_4 (\gen_byte_sel_div2.calib_in_common_reg_15 ),
        .\gen_byte_sel_div2.calib_in_common_reg_5 (\gen_byte_sel_div2.calib_in_common_reg_16 ),
        .\gen_byte_sel_div2.calib_in_common_reg_6 (\gen_byte_sel_div2.calib_in_common_reg_17 ),
        .\gen_mux_rd[0].mux_rd_fall0_r_reg[0] (\gen_mux_rd[0].mux_rd_fall0_r_reg[0] ),
        .\gen_mux_rd[0].mux_rd_fall1_r_reg[0] (\gen_mux_rd[0].mux_rd_fall1_r_reg[0] ),
        .\gen_mux_rd[0].mux_rd_fall2_r_reg[0] (\gen_mux_rd[0].mux_rd_fall2_r_reg[0] ),
        .\gen_mux_rd[0].mux_rd_fall3_r_reg[0] (\gen_mux_rd[0].mux_rd_fall3_r_reg[0] ),
        .\gen_mux_rd[0].mux_rd_rise0_r_reg[0] (\gen_mux_rd[0].mux_rd_rise0_r_reg[0] ),
        .\gen_mux_rd[0].mux_rd_rise1_r_reg[0] (\gen_mux_rd[0].mux_rd_rise1_r_reg[0] ),
        .\gen_mux_rd[0].mux_rd_rise2_r_reg[0] (\gen_mux_rd[0].mux_rd_rise2_r_reg[0] ),
        .\gen_mux_rd[0].mux_rd_rise3_r_reg[0] (\gen_mux_rd[0].mux_rd_rise3_r_reg[0] ),
        .\gen_mux_rd[1].mux_rd_fall0_r_reg[1] (\gen_mux_rd[1].mux_rd_fall0_r_reg[1] ),
        .\gen_mux_rd[1].mux_rd_fall1_r_reg[1] (\gen_mux_rd[1].mux_rd_fall1_r_reg[1] ),
        .\gen_mux_rd[1].mux_rd_fall2_r_reg[1] (\gen_mux_rd[1].mux_rd_fall2_r_reg[1] ),
        .\gen_mux_rd[1].mux_rd_fall3_r_reg[1] (\gen_mux_rd[1].mux_rd_fall3_r_reg[1] ),
        .\gen_mux_rd[1].mux_rd_rise0_r_reg[1] (\gen_mux_rd[1].mux_rd_rise0_r_reg[1] ),
        .\gen_mux_rd[1].mux_rd_rise1_r_reg[1] (\gen_mux_rd[1].mux_rd_rise1_r_reg[1] ),
        .\gen_mux_rd[1].mux_rd_rise2_r_reg[1] (\gen_mux_rd[1].mux_rd_rise2_r_reg[1] ),
        .\gen_mux_rd[1].mux_rd_rise3_r_reg[1] (\gen_mux_rd[1].mux_rd_rise3_r_reg[1] ),
        .\gen_mux_rd[2].mux_rd_fall0_r_reg[2] (\gen_mux_rd[2].mux_rd_fall0_r_reg[2] ),
        .\gen_mux_rd[2].mux_rd_fall1_r_reg[2] (\gen_mux_rd[2].mux_rd_fall1_r_reg[2] ),
        .\gen_mux_rd[2].mux_rd_fall2_r_reg[2] (\gen_mux_rd[2].mux_rd_fall2_r_reg[2] ),
        .\gen_mux_rd[2].mux_rd_fall3_r_reg[2] (\gen_mux_rd[2].mux_rd_fall3_r_reg[2] ),
        .\gen_mux_rd[2].mux_rd_rise0_r_reg[2] (\gen_mux_rd[2].mux_rd_rise0_r_reg[2] ),
        .\gen_mux_rd[2].mux_rd_rise1_r_reg[2] (\gen_mux_rd[2].mux_rd_rise1_r_reg[2] ),
        .\gen_mux_rd[2].mux_rd_rise2_r_reg[2] (\gen_mux_rd[2].mux_rd_rise2_r_reg[2] ),
        .\gen_mux_rd[2].mux_rd_rise3_r_reg[2] (\gen_mux_rd[2].mux_rd_rise3_r_reg[2] ),
        .\gen_mux_rd[3].mux_rd_fall0_r_reg[3] (\gen_mux_rd[3].mux_rd_fall0_r_reg[3] ),
        .\gen_mux_rd[3].mux_rd_fall1_r_reg[3] (\gen_mux_rd[3].mux_rd_fall1_r_reg[3] ),
        .\gen_mux_rd[3].mux_rd_fall2_r_reg[3] (\gen_mux_rd[3].mux_rd_fall2_r_reg[3] ),
        .\gen_mux_rd[3].mux_rd_fall3_r_reg[3] (\gen_mux_rd[3].mux_rd_fall3_r_reg[3] ),
        .\gen_mux_rd[3].mux_rd_rise0_r_reg[3] (\gen_mux_rd[3].mux_rd_rise0_r_reg[3] ),
        .\gen_mux_rd[3].mux_rd_rise1_r_reg[3] (\gen_mux_rd[3].mux_rd_rise1_r_reg[3] ),
        .\gen_mux_rd[3].mux_rd_rise2_r_reg[3] (\gen_mux_rd[3].mux_rd_rise2_r_reg[3] ),
        .\gen_mux_rd[3].mux_rd_rise3_r_reg[3] (\gen_mux_rd[3].mux_rd_rise3_r_reg[3] ),
        .\gen_mux_rd[4].mux_rd_fall0_r_reg[4] (\gen_mux_rd[4].mux_rd_fall0_r_reg[4] ),
        .\gen_mux_rd[4].mux_rd_fall1_r_reg[4] (\gen_mux_rd[4].mux_rd_fall1_r_reg[4] ),
        .\gen_mux_rd[4].mux_rd_fall2_r_reg[4] (\gen_mux_rd[4].mux_rd_fall2_r_reg[4] ),
        .\gen_mux_rd[4].mux_rd_fall3_r_reg[4] (\gen_mux_rd[4].mux_rd_fall3_r_reg[4] ),
        .\gen_mux_rd[4].mux_rd_rise0_r_reg[4] (\gen_mux_rd[4].mux_rd_rise0_r_reg[4] ),
        .\gen_mux_rd[4].mux_rd_rise1_r_reg[4] (\gen_mux_rd[4].mux_rd_rise1_r_reg[4] ),
        .\gen_mux_rd[4].mux_rd_rise2_r_reg[4] (\gen_mux_rd[4].mux_rd_rise2_r_reg[4] ),
        .\gen_mux_rd[4].mux_rd_rise3_r_reg[4] (\gen_mux_rd[4].mux_rd_rise3_r_reg[4] ),
        .\gen_mux_rd[5].mux_rd_fall0_r_reg[5] (\gen_mux_rd[5].mux_rd_fall0_r_reg[5] ),
        .\gen_mux_rd[5].mux_rd_fall1_r_reg[5] (\gen_mux_rd[5].mux_rd_fall1_r_reg[5] ),
        .\gen_mux_rd[5].mux_rd_fall2_r_reg[5] (\gen_mux_rd[5].mux_rd_fall2_r_reg[5] ),
        .\gen_mux_rd[5].mux_rd_fall3_r_reg[5] (\gen_mux_rd[5].mux_rd_fall3_r_reg[5] ),
        .\gen_mux_rd[5].mux_rd_rise0_r_reg[5] (\gen_mux_rd[5].mux_rd_rise0_r_reg[5] ),
        .\gen_mux_rd[5].mux_rd_rise1_r_reg[5] (\gen_mux_rd[5].mux_rd_rise1_r_reg[5] ),
        .\gen_mux_rd[5].mux_rd_rise2_r_reg[5] (\gen_mux_rd[5].mux_rd_rise2_r_reg[5] ),
        .\gen_mux_rd[5].mux_rd_rise3_r_reg[5] (\gen_mux_rd[5].mux_rd_rise3_r_reg[5] ),
        .\gen_mux_rd[6].mux_rd_fall0_r_reg[6] (\gen_mux_rd[6].mux_rd_fall0_r_reg[6] ),
        .\gen_mux_rd[6].mux_rd_fall1_r_reg[6] (\gen_mux_rd[6].mux_rd_fall1_r_reg[6] ),
        .\gen_mux_rd[6].mux_rd_fall2_r_reg[6] (\gen_mux_rd[6].mux_rd_fall2_r_reg[6] ),
        .\gen_mux_rd[6].mux_rd_fall3_r_reg[6] (\gen_mux_rd[6].mux_rd_fall3_r_reg[6] ),
        .\gen_mux_rd[6].mux_rd_rise0_r_reg[6] (\gen_mux_rd[6].mux_rd_rise0_r_reg[6] ),
        .\gen_mux_rd[6].mux_rd_rise1_r_reg[6] (\gen_mux_rd[6].mux_rd_rise1_r_reg[6] ),
        .\gen_mux_rd[6].mux_rd_rise2_r_reg[6] (\gen_mux_rd[6].mux_rd_rise2_r_reg[6] ),
        .\gen_mux_rd[6].mux_rd_rise3_r_reg[6] (\gen_mux_rd[6].mux_rd_rise3_r_reg[6] ),
        .\gen_mux_rd[7].mux_rd_fall0_r_reg[7] (\gen_mux_rd[7].mux_rd_fall0_r_reg[7] ),
        .\gen_mux_rd[7].mux_rd_fall1_r_reg[7] (\gen_mux_rd[7].mux_rd_fall1_r_reg[7] ),
        .\gen_mux_rd[7].mux_rd_fall2_r_reg[7] (\gen_mux_rd[7].mux_rd_fall2_r_reg[7] ),
        .\gen_mux_rd[7].mux_rd_fall3_r_reg[7] (\gen_mux_rd[7].mux_rd_fall3_r_reg[7] ),
        .\gen_mux_rd[7].mux_rd_rise0_r_reg[7] (\gen_mux_rd[7].mux_rd_rise0_r_reg[7] ),
        .\gen_mux_rd[7].mux_rd_rise1_r_reg[7] (\gen_mux_rd[7].mux_rd_rise1_r_reg[7] ),
        .\gen_mux_rd[7].mux_rd_rise2_r_reg[7] (\gen_mux_rd[7].mux_rd_rise2_r_reg[7] ),
        .\gen_mux_rd[7].mux_rd_rise3_r_reg[7] (\gen_mux_rd[7].mux_rd_rise3_r_reg[7] ),
        .\gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall0_r_reg[0] (\gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall0_r_reg[0] ),
        .\gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall1_r_reg[0] (\gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall1_r_reg[0] ),
        .\gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall2_r_reg[0] (\gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall2_r_reg[0] ),
        .\gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall3_r_reg[0] (\gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall3_r_reg[0] ),
        .\gen_mux_rd_div4.gen_mux_rd[0].mux_rd_rise0_r_reg[0] (\gen_mux_rd_div4.gen_mux_rd[0].mux_rd_rise0_r_reg[0] ),
        .\gen_mux_rd_div4.gen_mux_rd[0].mux_rd_rise1_r_reg[0] (\gen_mux_rd_div4.gen_mux_rd[0].mux_rd_rise1_r_reg[0] ),
        .\gen_mux_rd_div4.gen_mux_rd[0].mux_rd_rise3_r_reg[0] (\gen_mux_rd_div4.gen_mux_rd[0].mux_rd_rise3_r_reg[0] ),
        .\gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall0_r_reg[1] (\gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall0_r_reg[1] ),
        .\gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall1_r_reg[1] (\gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall1_r_reg[1] ),
        .\gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall2_r_reg[1] (\gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall2_r_reg[1] ),
        .\gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall3_r_reg[1] (\gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall3_r_reg[1] ),
        .\gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise0_r_reg[1] (\gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise0_r_reg[1] ),
        .\gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise1_r_reg[1] (\gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise1_r_reg[1] ),
        .\gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise2_r_reg[1] (\gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise2_r_reg[1] ),
        .\gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise3_r_reg[1] (\gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise3_r_reg[1] ),
        .\gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall0_r_reg[2] (\gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall0_r_reg[2] ),
        .\gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall1_r_reg[2] (\gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall1_r_reg[2] ),
        .\gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall2_r_reg[2] (\gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall2_r_reg[2] ),
        .\gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall3_r_reg[2] (\gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall3_r_reg[2] ),
        .\gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise0_r_reg[2] (\gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise0_r_reg[2] ),
        .\gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise1_r_reg[2] (\gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise1_r_reg[2] ),
        .\gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise2_r_reg[2] (\gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise2_r_reg[2] ),
        .\gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise3_r_reg[2] (\gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise3_r_reg[2] ),
        .\gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall0_r_reg[3] (\gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall0_r_reg[3] ),
        .\gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall1_r_reg[3] (\gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall1_r_reg[3] ),
        .\gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall2_r_reg[3] (\gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall2_r_reg[3] ),
        .\gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall3_r_reg[3] (\gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall3_r_reg[3] ),
        .\gen_mux_rd_div4.gen_mux_rd[3].mux_rd_rise0_r_reg[3] (\gen_mux_rd_div4.gen_mux_rd[3].mux_rd_rise0_r_reg[3] ),
        .\gen_mux_rd_div4.gen_mux_rd[3].mux_rd_rise1_r_reg[3] (\gen_mux_rd_div4.gen_mux_rd[3].mux_rd_rise1_r_reg[3] ),
        .\gen_mux_rd_div4.gen_mux_rd[3].mux_rd_rise2_r_reg[3] (\gen_mux_rd_div4.gen_mux_rd[3].mux_rd_rise2_r_reg[3] ),
        .\gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall0_r_reg[4] (\gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall0_r_reg[4] ),
        .\gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall1_r_reg[4] (\gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall1_r_reg[4] ),
        .\gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall2_r_reg[4] (\gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall2_r_reg[4] ),
        .\gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall3_r_reg[4] (\gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall3_r_reg[4] ),
        .\gen_mux_rd_div4.gen_mux_rd[4].mux_rd_rise0_r_reg[4] (\gen_mux_rd_div4.gen_mux_rd[4].mux_rd_rise0_r_reg[4] ),
        .\gen_mux_rd_div4.gen_mux_rd[4].mux_rd_rise1_r_reg[4] (\gen_mux_rd_div4.gen_mux_rd[4].mux_rd_rise1_r_reg[4] ),
        .\gen_mux_rd_div4.gen_mux_rd[4].mux_rd_rise3_r_reg[4] (\gen_mux_rd_div4.gen_mux_rd[4].mux_rd_rise3_r_reg[4] ),
        .\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall0_r_reg[5] (\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall0_r_reg[5] ),
        .\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall1_r_reg[5] (\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall1_r_reg[5] ),
        .\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall2_r_reg[5] (\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall2_r_reg[5] ),
        .\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall3_r_reg[5] (\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall3_r_reg[5]_0 ),
        .\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise0_r_reg[5] (\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise0_r_reg[5] ),
        .\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise1_r_reg[5] (\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise1_r_reg[5] ),
        .\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise2_r_reg[5] (\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise2_r_reg[5] ),
        .\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise3_r_reg[5] (\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise3_r_reg[5] ),
        .\gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall0_r_reg[6] (\gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall0_r_reg[6] ),
        .\gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall1_r_reg[6] (\gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall1_r_reg[6] ),
        .\gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall2_r_reg[6] (\gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall2_r_reg[6] ),
        .\gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall3_r_reg[6] (\gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall3_r_reg[6]_0 ),
        .\gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise0_r_reg[6] (\gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise0_r_reg[6] ),
        .\gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise1_r_reg[6] (\gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise1_r_reg[6] ),
        .\gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise2_r_reg[6] (\gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise2_r_reg[6] ),
        .\gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise3_r_reg[6] (\gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise3_r_reg[6] ),
        .\gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall0_r_reg[7] (\gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall0_r_reg[7] ),
        .\gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall1_r_reg[7] (\gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall1_r_reg[7] ),
        .\gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall2_r_reg[7] (\gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall2_r_reg[7] ),
        .\gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall3_r_reg[7] (\gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall3_r_reg[7] ),
        .\gen_mux_rd_div4.gen_mux_rd[7].mux_rd_rise0_r_reg[7] (\gen_mux_rd_div4.gen_mux_rd[7].mux_rd_rise0_r_reg[7] ),
        .\gen_mux_rd_div4.gen_mux_rd[7].mux_rd_rise1_r_reg[7] (\gen_mux_rd_div4.gen_mux_rd[7].mux_rd_rise1_r_reg[7] ),
        .\gen_mux_rd_div4.gen_mux_rd[7].mux_rd_rise2_r_reg[7] (\gen_mux_rd_div4.gen_mux_rd[7].mux_rd_rise2_r_reg[7] ),
        .\gen_pat_match_div4.gen_pat_match[0].pat_match_rise2_r_reg[0] (\gen_pat_match_div4.gen_pat_match[0].pat_match_rise2_r_reg[0] ),
        .\gen_pat_match_div4.gen_pat_match[3].pat_match_rise3_r_reg[3] (\gen_pat_match_div4.gen_pat_match[3].pat_match_rise3_r_reg[3] ),
        .\gen_pat_match_div4.gen_pat_match[4].pat_match_rise2_r_reg[4] (\gen_pat_match_div4.gen_pat_match[4].pat_match_rise2_r_reg[4] ),
        .\gen_pat_match_div4.gen_pat_match[7].pat_match_rise3_r_reg[7] (\gen_pat_match_div4.gen_pat_match[7].pat_match_rise3_r_reg[7] ),
        .idelay_inc(idelay_inc),
        .if_empty_r(if_empty_r_1),
        .if_empty_r_0(if_empty_r),
        .ififo_rst_reg0_1(ififo_rst_reg0_1),
        .in({in[119:112],in[103:96],in[87:80],in[71:64],in[55:48],in[39:32],in[23:16],in[7:0]}),
        .init_calib_complete_reg_rep__4(init_calib_complete_reg_rep__4),
        .init_calib_complete_reg_rep__5(init_calib_complete_reg_rep__5_0),
        .init_calib_complete_reg_rep__7(init_calib_complete_reg_rep__7),
        .init_calib_complete_reg_rep__8(init_calib_complete_reg_rep__8),
        .init_complete_r1_timing_reg(init_complete_r1_timing_reg),
        .mc_wrdata_en(mc_wrdata_en),
        .mem_dq_in(mem_dq_in[15:8]),
        .mem_dq_ts(mem_dq_ts[17:9]),
        .mem_dqs_in(mem_dqs_in[1]),
        .mem_dqs_out(mem_dqs_out[1]),
        .mem_dqs_ts(mem_dqs_ts[1]),
        .mem_refclk(mem_refclk),
        .mux_wrdata_en(mux_wrdata_en),
        .\my_empty_reg[1] (\my_empty_reg[1]_2 ),
        .\my_empty_reg[4] ({\dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty [3],\dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty [0]}),
        .ofifo_rst_reg0_2(ofifo_rst_reg0_2),
        .out_dm_1(out_dm_1),
        .out_dq_10(out_dq_10),
        .out_dq_11(out_dq_11),
        .out_dq_12(out_dq_12),
        .out_dq_13(out_dq_13),
        .out_dq_14(out_dq_14),
        .out_dq_15(out_dq_15),
        .out_dq_8(out_dq_8),
        .out_dq_9(out_dq_9),
        .p_0_in(p_0_in),
        .pi_dqs_found_lanes(pi_dqs_found_lanes[1]),
        .pi_phase_locked_all_r1_reg(\ddr_byte_lane_C.ddr_byte_lane_C_n_4 ),
        .\po_stg2_wrcal_cnt_reg[0] (\po_stg2_wrcal_cnt_reg[0] ),
        .rd_data_en(rd_data_en),
        .\rd_mux_sel_r_reg[0] (\rd_mux_sel_r_reg[0] ),
        .\rd_ptr_reg[0] ({\dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_0 [3],\dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_0 [0]}),
        .\rd_ptr_reg[3] (\rd_ptr_reg[3]_1 ),
        .\rd_ptr_timing_reg[1] (\rd_ptr_timing_reg[1] ),
        .\rd_ptr_timing_reg[1]_0 (\ddr_byte_lane_C.ddr_byte_lane_C_n_171 ),
        .\rd_ptr_timing_reg[2] (\rd_ptr_timing_reg[2]_7 ),
        .\rd_ptr_timing_reg[2]_0 (\rd_ptr_timing_reg[2]_8 ),
        .\rd_ptr_timing_reg[2]_1 (\rd_ptr_timing_reg[2]_9 ),
        .\rd_ptr_timing_reg[2]_2 (\rd_ptr_timing_reg[2]_10 ),
        .\read_fifo.fifo_out_data_r_reg[6] (\read_fifo.fifo_out_data_r_reg[6] ),
        .\read_fifo.tail_r_reg[0] (\read_fifo.tail_r_reg[0] ),
        .\s_axi_rdata[127] ({in[127:120],in[111:104],in[95:88],in[79:72],in[63:56],in[47:40],in[31:24],in[15:8]}),
        .sync_pulse(sync_pulse),
        .sys_rst(sys_rst),
        .tail_r(tail_r),
        .wr_en(wr_en),
        .wr_en_3(wr_en_3),
        .\wr_ptr_reg[1] (\wr_ptr_reg[1]_2 ),
        .\wr_ptr_reg[1]_0 (\wr_ptr_reg[1]_1 ),
        .\wr_ptr_timing_reg[2] (\wr_ptr_timing_reg[2]_1 ),
        .\write_buffer.wr_buf_out_data_reg[120] (\write_buffer.wr_buf_out_data_reg[120] ),
        .\write_buffer.wr_buf_out_data_reg[121] (\write_buffer.wr_buf_out_data_reg[121] ),
        .\write_buffer.wr_buf_out_data_reg[122] (\write_buffer.wr_buf_out_data_reg[122] ),
        .\write_buffer.wr_buf_out_data_reg[123] (\write_buffer.wr_buf_out_data_reg[123] ),
        .\write_buffer.wr_buf_out_data_reg[124] (\write_buffer.wr_buf_out_data_reg[124] ),
        .\write_buffer.wr_buf_out_data_reg[126] (\write_buffer.wr_buf_out_data_reg[126] ),
        .\write_buffer.wr_buf_out_data_reg[127] (\write_buffer.wr_buf_out_data_reg[127] ));
  Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_ddr_byte_lane__parameterized2 \ddr_byte_lane_D.ddr_byte_lane_D 
       (.A_rst_primitives_reg(ofifo_rst_reg),
        .D_of_full(D_of_full),
        .OUTBURSTPENDING(phaser_ctl_bus),
        .PCENABLECALIB(phy_encalib),
        .calib_cmd_wren(calib_cmd_wren),
        .\calib_zero_ctrl_reg[0] (\calib_zero_ctrl_reg[0] ),
        .\cmd_pipe_plus.mc_cas_n_reg[0] (\cmd_pipe_plus.mc_cas_n_reg[0] ),
        .\cmd_pipe_plus.mc_cas_n_reg[0]_0 (\cmd_pipe_plus.mc_cas_n_reg[0]_0 ),
        .\cmd_pipe_plus.mc_cke_reg[3] (\cmd_pipe_plus.mc_cke_reg[3] ),
        .\cmd_pipe_plus.mc_we_n_reg[0] (\cmd_pipe_plus.mc_we_n_reg[0] ),
        .ddr2_we_n(ddr2_we_n),
        .ddr_ck_out(ddr_ck_out),
        .freq_refclk(freq_refclk),
        .\gen_byte_sel_div2.calib_in_common_reg (\gen_byte_sel_div2.calib_in_common_reg_7 ),
        .\gen_byte_sel_div2.calib_in_common_reg_0 (\gen_byte_sel_div2.calib_in_common_reg_8 ),
        .\gen_byte_sel_div2.calib_in_common_reg_1 (\gen_byte_sel_div2.calib_in_common_reg_9 ),
        .\gen_no_mirror.div_clk_loop[0].phy_address_reg[11] (\gen_no_mirror.div_clk_loop[0].phy_address_reg[11] ),
        .\gen_no_mirror.div_clk_loop[0].phy_address_reg[6] (\gen_no_mirror.div_clk_loop[0].phy_address_reg[6] ),
        .\gen_no_mirror.div_clk_loop[0].phy_address_reg[7] (\gen_no_mirror.div_clk_loop[0].phy_address_reg[7] ),
        .\gen_no_mirror.div_clk_loop[0].phy_address_reg[8] (\gen_no_mirror.div_clk_loop[0].phy_address_reg[8] ),
        .init_calib_complete_reg_rep__4(init_calib_complete_reg_rep__4),
        .init_calib_complete_reg_rep__8(init_calib_complete_reg_rep__8),
        .init_calib_complete_reg_rep__9(init_calib_complete_reg_rep__9),
        .mc_cas_n(mc_cas_n),
        .mc_cs_n(mc_cs_n),
        .mc_ras_n(mc_ras_n),
        .mc_we_n(mc_we_n),
        .mem_out(mem_out),
        .mem_refclk(mem_refclk),
        .mux_cmd_wren(mux_cmd_wren),
        .\my_empty_reg[1] (\my_empty_reg[1] ),
        .ofifo_rst(ofifo_rst),
        .phy_dout(phy_dout),
        .sync_pulse(sync_pulse),
        .sys_rst(sys_rst));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(A_pi_rst_div2));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(B_pi_rst_div2));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(C_pi_rst_div2));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(D_pi_rst_div2));
  FDRE #(
    .INIT(1'b0)) 
    mcGo_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(rst_out_reg_n_0),
        .Q(mcGo_w),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  PHASER_REF #(
    .IS_PWRDWN_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0)) 
    phaser_ref_i
       (.CLKIN(freq_refclk),
        .LOCKED(ref_dll_lock),
        .PWRDWN(1'b0),
        .RST(RST0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  PHY_CONTROL #(
    .AO_TOGGLE(1),
    .BURST_MODE("TRUE"),
    .CLK_RATIO(4),
    .CMD_OFFSET(9),
    .CO_DURATION(1),
    .DATA_CTL_A_N("TRUE"),
    .DATA_CTL_B_N("FALSE"),
    .DATA_CTL_C_N("TRUE"),
    .DATA_CTL_D_N("FALSE"),
    .DISABLE_SEQ_MATCH("TRUE"),
    .DI_DURATION(1),
    .DO_DURATION(1),
    .EVENTS_DELAY(18),
    .FOUR_WINDOW_CLOCKS(63),
    .MULTI_REGION("FALSE"),
    .PHY_COUNT_ENABLE("FALSE"),
    .RD_CMD_OFFSET_0(10),
    .RD_CMD_OFFSET_1(10),
    .RD_CMD_OFFSET_2(10),
    .RD_CMD_OFFSET_3(10),
    .RD_DURATION_0(6),
    .RD_DURATION_1(6),
    .RD_DURATION_2(6),
    .RD_DURATION_3(6),
    .SYNC_MODE("FALSE"),
    .WR_CMD_OFFSET_0(8),
    .WR_CMD_OFFSET_1(8),
    .WR_CMD_OFFSET_2(8),
    .WR_CMD_OFFSET_3(8),
    .WR_DURATION_0(7),
    .WR_DURATION_1(7),
    .WR_DURATION_2(7),
    .WR_DURATION_3(7)) 
    phy_control_i
       (.AUXOUTPUT({phy_control_i_n_14,phy_control_i_n_15,phy_control_i_n_16,phy_control_i_n_17}),
        .INBURSTPENDING({phy_control_i_n_18,phy_control_i_n_19,phy_control_i_n_20,phy_control_i_n_21}),
        .INRANKA({phy_control_i_n_4,phy_control_i_n_5}),
        .INRANKB({phy_control_i_n_6,phy_control_i_n_7}),
        .INRANKC({phy_control_i_n_8,phy_control_i_n_9}),
        .INRANKD({phy_control_i_n_10,phy_control_i_n_11}),
        .MEMREFCLK(mem_refclk),
        .OUTBURSTPENDING({phaser_ctl_bus,phy_control_i_n_23,phy_control_i_n_24,phy_control_i_n_25}),
        .PCENABLECALIB(phy_encalib),
        .PHYCLK(sys_rst),
        .PHYCTLALMOSTFULL(phy_control_i_n_0),
        .PHYCTLEMPTY(phy_control_i_n_1),
        .PHYCTLFULL(phy_mc_ctl_full),
        .PHYCTLMSTREMPTY(phy_control_i_n_1),
        .PHYCTLREADY(phy_control_i_n_3),
        .PHYCTLWD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[10:3],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[2:0]}),
        .PHYCTLWRENABLE(phy_ctl_wr_i2),
        .PLLLOCK(pll_locked),
        .READCALIBENABLE(phy_read_calib),
        .REFDLLLOCK(ref_dll_lock),
        .RESET(rstdiv0_sync_r1_reg_rep),
        .SYNCIN(sync_pulse),
        .WRITECALIBENABLE(1'b0));
  FDRE \pi_counter_read_val_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\ddr_byte_lane_C.ddr_byte_lane_C_n_247 ),
        .Q(\pi_rdval_cnt_reg[5] [0]),
        .R(1'b0));
  FDRE \pi_counter_read_val_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\ddr_byte_lane_C.ddr_byte_lane_C_n_246 ),
        .Q(\pi_rdval_cnt_reg[5] [1]),
        .R(1'b0));
  FDRE \pi_counter_read_val_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\ddr_byte_lane_C.ddr_byte_lane_C_n_245 ),
        .Q(\pi_rdval_cnt_reg[5] [2]),
        .R(1'b0));
  FDRE \pi_counter_read_val_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\ddr_byte_lane_C.ddr_byte_lane_C_n_244 ),
        .Q(\pi_rdval_cnt_reg[5] [3]),
        .R(1'b0));
  FDRE \pi_counter_read_val_reg[4] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\ddr_byte_lane_C.ddr_byte_lane_C_n_243 ),
        .Q(\pi_rdval_cnt_reg[5] [4]),
        .R(1'b0));
  FDRE \pi_counter_read_val_reg[5] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\ddr_byte_lane_C.ddr_byte_lane_C_n_242 ),
        .Q(\pi_rdval_cnt_reg[5] [5]),
        .R(1'b0));
  (* srl_bus_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rclk_delay_reg " *) 
  (* srl_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rclk_delay_reg[10]_srl11 " *) 
  SRL16E \rclk_delay_reg[10]_srl11 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(sys_rst),
        .D(\rclk_delay_reg[10]_srl11_i_1_n_0 ),
        .Q(\rclk_delay_reg[10]_srl11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rclk_delay_reg[10]_srl11_i_1 
       (.I0(rst_primitives),
        .O(\rclk_delay_reg[10]_srl11_i_1_n_0 ));
  FDRE \rclk_delay_reg[11] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\rclk_delay_reg[10]_srl11_n_0 ),
        .Q(rclk_delay_11),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    rst_out_i_1
       (.I0(rclk_delay_11),
        .I1(rst_out_reg_n_0),
        .O(rst_out_i_1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    rst_out_reg
       (.C(sys_rst),
        .CE(1'b1),
        .CLR(SR),
        .D(rst_out_i_1_n_0),
        .Q(rst_out_reg_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    rst_primitives_i_1
       (.I0(phy_control_i_n_3),
        .O(rst_primitives_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    rst_primitives_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(rst_primitives_i_1_n_0),
        .Q(rst_primitives),
        .R(1'b0));
endmodule

module Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_ddr_phy_dqs_found_cal_hr
   (init_dqsfound_done_r2,
    init_dqsfound_done_r1_reg_0,
    pi_dqs_found_all_bank,
    pi_dqs_found_rank_done,
    pi_dqs_found_done,
    fine_adjust_done_r_reg_0,
    dqs_found_prech_req,
    \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ,
    \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 ,
    \pi_dqs_found_lanes_r1_reg[2]_0 ,
    \rd_ptr_timing_reg[0] ,
    \rd_ptr_timing_reg[0]_0 ,
    \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_1 ,
    \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_2 ,
    \pi_dqs_found_lanes_r1_reg[0]_0 ,
    \calib_data_offset_0_reg[5] ,
    Q,
    \rank_final_loop[0].bank_final_loop[0].final_data_offset_reg[0][2]_0 ,
    \calib_data_offset_0_reg[4] ,
    \calib_data_offset_0_reg[3] ,
    \calib_data_offset_0_reg[0] ,
    \init_state_r_reg[1] ,
    ififo_rst_reg0,
    ofifo_rst_reg0,
    ififo_rst_reg0_1,
    ofifo_rst_reg0_2,
    \gen_byte_sel_div2.byte_sel_cnt_reg[1] ,
    \gen_byte_sel_div2.byte_sel_cnt_reg[0] ,
    \cmd_pipe_plus.mc_data_offset_reg[5] ,
    sys_rst,
    pi_dqs_found_lanes,
    pi_dqs_found_start_reg,
    rstdiv0_sync_r1_reg_rep__4,
    rstdiv0_sync_r1_reg_rep,
    rstdiv0_sync_r1_reg_rep__3,
    \gen_byte_sel_div2.calib_in_common_reg ,
    \calib_sel_reg[1] ,
    calib_zero_inputs,
    cmd_po_en_stg2_f,
    calib_zero_ctrl,
    detect_pi_found_dqs,
    fine_adj_state_r142_out,
    pi_dqs_found_done_r1,
    prech_req_posedge_r_reg,
    phy_if_reset,
    A_rst_primitives,
    rstdiv0_sync_r1_reg_rep__11,
    dqs_po_dec_done,
    pi_fine_dly_dec_done_reg,
    delay_done_r4_reg,
    pi_calib_done,
    rstdiv0_sync_r1_reg_rep__12,
    rstdiv0_sync_r1_reg_rep__13,
    SR,
    rstdiv0_sync_r1_reg_rep__5,
    prech_done);
  output init_dqsfound_done_r2;
  output init_dqsfound_done_r1_reg_0;
  output pi_dqs_found_all_bank;
  output pi_dqs_found_rank_done;
  output pi_dqs_found_done;
  output fine_adjust_done_r_reg_0;
  output dqs_found_prech_req;
  output \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ;
  output \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 ;
  output \pi_dqs_found_lanes_r1_reg[2]_0 ;
  output \rd_ptr_timing_reg[0] ;
  output \rd_ptr_timing_reg[0]_0 ;
  output \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_1 ;
  output \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_2 ;
  output \pi_dqs_found_lanes_r1_reg[0]_0 ;
  output \calib_data_offset_0_reg[5] ;
  output [1:0]Q;
  output [1:0]\rank_final_loop[0].bank_final_loop[0].final_data_offset_reg[0][2]_0 ;
  output \calib_data_offset_0_reg[4] ;
  output \calib_data_offset_0_reg[3] ;
  output \calib_data_offset_0_reg[0] ;
  output \init_state_r_reg[1] ;
  output ififo_rst_reg0;
  output ofifo_rst_reg0;
  output ififo_rst_reg0_1;
  output ofifo_rst_reg0_2;
  output \gen_byte_sel_div2.byte_sel_cnt_reg[1] ;
  output \gen_byte_sel_div2.byte_sel_cnt_reg[0] ;
  output [5:0]\cmd_pipe_plus.mc_data_offset_reg[5] ;
  input sys_rst;
  input [1:0]pi_dqs_found_lanes;
  input pi_dqs_found_start_reg;
  input rstdiv0_sync_r1_reg_rep__4;
  input rstdiv0_sync_r1_reg_rep;
  input rstdiv0_sync_r1_reg_rep__3;
  input \gen_byte_sel_div2.calib_in_common_reg ;
  input \calib_sel_reg[1] ;
  input calib_zero_inputs;
  input cmd_po_en_stg2_f;
  input calib_zero_ctrl;
  input detect_pi_found_dqs;
  input fine_adj_state_r142_out;
  input pi_dqs_found_done_r1;
  input prech_req_posedge_r_reg;
  input phy_if_reset;
  input A_rst_primitives;
  input rstdiv0_sync_r1_reg_rep__11;
  input dqs_po_dec_done;
  input pi_fine_dly_dec_done_reg;
  input delay_done_r4_reg;
  input pi_calib_done;
  input rstdiv0_sync_r1_reg_rep__12;
  input rstdiv0_sync_r1_reg_rep__13;
  input [0:0]SR;
  input [0:0]rstdiv0_sync_r1_reg_rep__5;
  input prech_done;

  wire A_rst_primitives;
  wire \FSM_sequential_fine_adj_state_r[0]_i_1_n_0 ;
  wire \FSM_sequential_fine_adj_state_r[0]_i_2_n_0 ;
  wire \FSM_sequential_fine_adj_state_r[1]_i_1_n_0 ;
  wire \FSM_sequential_fine_adj_state_r[1]_i_2_n_0 ;
  wire \FSM_sequential_fine_adj_state_r[1]_i_3_n_0 ;
  wire \FSM_sequential_fine_adj_state_r[2]_i_1_n_0 ;
  wire \FSM_sequential_fine_adj_state_r[2]_i_2_n_0 ;
  wire \FSM_sequential_fine_adj_state_r[2]_i_4_n_0 ;
  wire \FSM_sequential_fine_adj_state_r[2]_i_5_n_0 ;
  wire \FSM_sequential_fine_adj_state_r[3]_i_12_n_0 ;
  wire \FSM_sequential_fine_adj_state_r[3]_i_13_n_0 ;
  wire \FSM_sequential_fine_adj_state_r[3]_i_14_n_0 ;
  wire \FSM_sequential_fine_adj_state_r[3]_i_2_n_0 ;
  wire \FSM_sequential_fine_adj_state_r[3]_i_3_n_0 ;
  wire \FSM_sequential_fine_adj_state_r[3]_i_4_n_0 ;
  wire \FSM_sequential_fine_adj_state_r[3]_i_5_n_0 ;
  wire \FSM_sequential_fine_adj_state_r[3]_i_6_n_0 ;
  wire \FSM_sequential_fine_adj_state_r[3]_i_7_n_0 ;
  wire \FSM_sequential_fine_adj_state_r[3]_i_9_n_0 ;
  wire [1:0]Q;
  wire [0:0]SR;
  wire \calib_data_offset_0_reg[0] ;
  wire \calib_data_offset_0_reg[3] ;
  wire \calib_data_offset_0_reg[4] ;
  wire \calib_data_offset_0_reg[5] ;
  wire \calib_sel_reg[1] ;
  wire calib_zero_ctrl;
  wire calib_zero_inputs;
  wire ck_po_stg2_f_en;
  wire ck_po_stg2_f_en_i_1_n_0;
  wire ck_po_stg2_f_indec_i_1_n_0;
  wire [5:0]\cmd_pipe_plus.mc_data_offset_reg[5] ;
  wire cmd_po_en_stg2_f;
  wire [5:0]dec_cnt;
  wire \dec_cnt[0]_i_2_n_0 ;
  wire \dec_cnt[0]_i_4_n_0 ;
  wire \dec_cnt[0]_i_5_n_0 ;
  wire \dec_cnt[0]_i_6_n_0 ;
  wire \dec_cnt[0]_i_7_n_0 ;
  wire \dec_cnt[1]_i_2_n_0 ;
  wire \dec_cnt[1]_i_3_n_0 ;
  wire \dec_cnt[1]_i_4_n_0 ;
  wire \dec_cnt[2]_i_2_n_0 ;
  wire \dec_cnt[2]_i_3_n_0 ;
  wire \dec_cnt[2]_i_4_n_0 ;
  wire \dec_cnt[3]_i_2_n_0 ;
  wire \dec_cnt[3]_i_3_n_0 ;
  wire \dec_cnt[3]_i_4_n_0 ;
  wire \dec_cnt[4]_i_2_n_0 ;
  wire \dec_cnt[4]_i_3_n_0 ;
  wire \dec_cnt[4]_i_5_n_0 ;
  wire \dec_cnt[4]_i_7_n_0 ;
  wire \dec_cnt[4]_i_8_n_0 ;
  wire \dec_cnt[5]_i_11_n_0 ;
  wire \dec_cnt[5]_i_1_n_0 ;
  wire \dec_cnt[5]_i_3_n_0 ;
  wire \dec_cnt[5]_i_4_n_0 ;
  wire \dec_cnt[5]_i_5_n_0 ;
  wire \dec_cnt[5]_i_6_n_0 ;
  wire \dec_cnt[5]_i_7_n_0 ;
  wire \dec_cnt[5]_i_9_n_0 ;
  wire \dec_cnt_reg[0]_i_3_n_0 ;
  wire \dec_cnt_reg[0]_i_3_n_1 ;
  wire \dec_cnt_reg[0]_i_3_n_2 ;
  wire \dec_cnt_reg[0]_i_3_n_3 ;
  wire \dec_cnt_reg[0]_i_3_n_4 ;
  wire \dec_cnt_reg[0]_i_3_n_5 ;
  wire \dec_cnt_reg[0]_i_3_n_6 ;
  wire \dec_cnt_reg[4]_i_4_n_3 ;
  wire \dec_cnt_reg[4]_i_4_n_6 ;
  wire \dec_cnt_reg[4]_i_4_n_7 ;
  wire \dec_cnt_reg_n_0_[0] ;
  wire \dec_cnt_reg_n_0_[1] ;
  wire \dec_cnt_reg_n_0_[2] ;
  wire \dec_cnt_reg_n_0_[3] ;
  wire \dec_cnt_reg_n_0_[4] ;
  wire \dec_cnt_reg_n_0_[5] ;
  wire delay_done_r4_reg;
  wire detect_pi_found_dqs;
  wire detect_rd_cnt0;
  wire [3:2]detect_rd_cnt0__0;
  wire \detect_rd_cnt[0]_i_1_n_0 ;
  wire \detect_rd_cnt[1]_i_1_n_0 ;
  wire \detect_rd_cnt[3]_i_1_n_0 ;
  wire [3:0]detect_rd_cnt_reg__0;
  wire \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ;
  wire \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 ;
  wire \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_1 ;
  wire \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_2 ;
  wire dqs_found_done_r0;
  wire dqs_found_done_r_i_2_n_0;
  wire dqs_found_prech_req;
  wire dqs_found_prech_req_i_1_n_0;
  wire dqs_found_prech_req_i_2_n_0;
  wire dqs_found_prech_req_i_3_n_0;
  wire dqs_found_prech_req_i_4_n_0;
  wire dqs_found_start_r;
  wire dqs_po_dec_done;
  wire final_dec_done_i_1_n_0;
  wire final_dec_done_reg_n_0;
  (* RTL_KEEP = "yes" *) wire [3:0]fine_adj_state_r;
  wire fine_adj_state_r1;
  wire fine_adj_state_r132_out;
  wire fine_adj_state_r139_out;
  wire fine_adj_state_r142_out;
  wire fine_adj_state_r150_out;
  wire fine_adj_state_r15_out;
  wire fine_adj_state_r16_out;
  wire fine_adj_state_r19_out;
  wire fine_adj_state_r3;
  wire fine_adjust_done_r_i_1_n_0;
  wire fine_adjust_done_r_reg_0;
  wire fine_adjust_i_1_n_0;
  wire fine_adjust_reg_n_0;
  wire first_fail_detect;
  wire first_fail_detect_i_1_n_0;
  wire first_fail_detect_reg_n_0;
  wire \first_fail_taps[0]_i_1_n_0 ;
  wire \first_fail_taps[1]_i_1_n_0 ;
  wire \first_fail_taps[2]_i_1_n_0 ;
  wire \first_fail_taps[3]_i_1_n_0 ;
  wire \first_fail_taps[4]_i_1_n_0 ;
  wire \first_fail_taps[5]_i_3_n_0 ;
  wire \first_fail_taps[5]_i_4_n_0 ;
  wire \first_fail_taps[5]_i_5_n_0 ;
  wire \first_fail_taps[5]_i_6_n_0 ;
  wire \first_fail_taps_reg_n_0_[0] ;
  wire \first_fail_taps_reg_n_0_[1] ;
  wire \first_fail_taps_reg_n_0_[2] ;
  wire \first_fail_taps_reg_n_0_[3] ;
  wire \first_fail_taps_reg_n_0_[4] ;
  wire \first_fail_taps_reg_n_0_[5] ;
  wire \gen_byte_sel_div2.byte_sel_cnt[0]_i_4_n_0 ;
  wire \gen_byte_sel_div2.byte_sel_cnt_reg[0] ;
  wire \gen_byte_sel_div2.byte_sel_cnt_reg[1] ;
  wire \gen_byte_sel_div2.calib_in_common_reg ;
  wire ififo_rst_reg0;
  wire ififo_rst_reg0_1;
  wire inc_cnt;
  wire \inc_cnt_reg_n_0_[0] ;
  wire \inc_cnt_reg_n_0_[1] ;
  wire \inc_cnt_reg_n_0_[2] ;
  wire \inc_cnt_reg_n_0_[3] ;
  wire \inc_cnt_reg_n_0_[4] ;
  wire \inc_cnt_reg_n_0_[5] ;
  wire init_dec_cnt;
  wire [5:0]init_dec_cnt0;
  wire \init_dec_cnt[1]_i_1_n_0 ;
  wire [5:0]init_dec_cnt_reg__0;
  wire init_dec_done_i_1_n_0;
  wire init_dec_done_i_2_n_0;
  wire init_dec_done_reg_n_0;
  wire init_dqsfound_done_r1_reg_0;
  wire init_dqsfound_done_r1_reg_n_0;
  wire init_dqsfound_done_r2;
  wire init_dqsfound_done_r4_reg_srl2_n_0;
  wire init_dqsfound_done_r5;
  wire init_dqsfound_done_r_i_1_n_0;
  wire \init_state_r_reg[1] ;
  wire n_0_0;
  wire n_0_1;
  wire ofifo_rst_reg0;
  wire ofifo_rst_reg0_2;
  wire [5:0]p_0_in;
  wire p_0_in22_out;
  wire [5:0]p_0_in__0;
  wire [1:0]p_0_in__1;
  wire [5:5]p_1_out;
  wire phy_if_reset;
  wire pi_calib_done;
  wire pi_dqs_found_all_bank;
  wire \pi_dqs_found_all_bank[0]_i_1_n_0 ;
  wire pi_dqs_found_all_bank_r;
  wire pi_dqs_found_any_bank;
  wire \pi_dqs_found_any_bank[0]_i_1_n_0 ;
  wire pi_dqs_found_any_bank_r;
  wire pi_dqs_found_done;
  wire pi_dqs_found_done_r1;
  wire [1:0]pi_dqs_found_lanes;
  (* async_reg = "true" *) wire [3:0]pi_dqs_found_lanes_r1;
  wire \pi_dqs_found_lanes_r1_reg[0]_0 ;
  wire \pi_dqs_found_lanes_r1_reg[2]_0 ;
  (* async_reg = "true" *) wire [3:0]pi_dqs_found_lanes_r2;
  (* async_reg = "true" *) wire [3:0]pi_dqs_found_lanes_r3;
  wire pi_dqs_found_rank_done;
  wire pi_dqs_found_start_reg;
  wire pi_fine_dly_dec_done_reg;
  wire \pi_rst_stg1_cal[0]_i_1_n_0 ;
  wire pi_rst_stg1_cal_r;
  wire pi_rst_stg1_cal_r10;
  wire \pi_rst_stg1_cal_r1_reg_n_0_[0] ;
  wire \pi_rst_stg1_cal_r[0]_i_1_n_0 ;
  wire \pi_rst_stg1_cal_r[0]_i_2_n_0 ;
  wire \pi_rst_stg1_cal_r[0]_i_3_n_0 ;
  wire [2:2]po_stg2_fincdec;
  wire prech_done;
  wire prech_req_posedge_r_reg;
  wire rank_done_r1;
  wire rank_done_r_i_1_n_0;
  wire [1:0]\rank_final_loop[0].bank_final_loop[0].final_data_offset_reg[0][2]_0 ;
  wire rd_byte_data_offset;
  wire \rd_byte_data_offset[0][5]_i_1_n_0 ;
  wire \rd_byte_data_offset[0][5]_i_4_n_0 ;
  wire [5:0]\rd_byte_data_offset_reg[0]_1 ;
  wire [5:0]rd_data_offset_ranks_0;
  wire \rd_ptr_timing_reg[0] ;
  wire \rd_ptr_timing_reg[0]_0 ;
  wire \rnk_cnt_r[0]_i_1_n_0 ;
  wire \rnk_cnt_r[1]_i_1_n_0 ;
  wire \rnk_cnt_r_reg_n_0_[0] ;
  wire \rnk_cnt_r_reg_n_0_[1] ;
  wire rst_dqs_find_i_10_n_0;
  wire rst_dqs_find_i_1_n_0;
  wire rst_dqs_find_i_2_n_0;
  wire rst_dqs_find_i_3_n_0;
  wire rst_dqs_find_i_4_n_0;
  wire rst_dqs_find_i_5_n_0;
  wire rst_dqs_find_i_6_n_0;
  wire rst_dqs_find_i_7_n_0;
  wire rst_dqs_find_i_8_n_0;
  wire rst_dqs_find_i_9_n_0;
  wire rst_dqs_find_r1;
  wire rst_dqs_find_r2;
  wire rst_dqs_find_reg_n_0;
  wire rst_stg1_cal;
  wire rstdiv0_sync_r1_reg_rep;
  wire rstdiv0_sync_r1_reg_rep__11;
  wire rstdiv0_sync_r1_reg_rep__12;
  wire rstdiv0_sync_r1_reg_rep__13;
  wire rstdiv0_sync_r1_reg_rep__3;
  wire rstdiv0_sync_r1_reg_rep__4;
  wire [0:0]rstdiv0_sync_r1_reg_rep__5;
  wire stable_pass_cnt;
  wire \stable_pass_cnt[2]_i_1_n_0 ;
  wire \stable_pass_cnt[3]_i_1_n_0 ;
  wire \stable_pass_cnt[4]_i_1_n_0 ;
  wire \stable_pass_cnt[5]_i_2_n_0 ;
  wire \stable_pass_cnt[5]_i_3_n_0 ;
  wire [5:1]stable_pass_cnt_reg__0;
  wire \stable_pass_cnt_reg_n_0_[0] ;
  wire sys_rst;
  wire [0:0]\NLW_dec_cnt_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:1]\NLW_dec_cnt_reg[4]_i_4_CO_UNCONNECTED ;
  wire [3:2]\NLW_dec_cnt_reg[4]_i_4_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hEEEEEEBBAAEEAEBB)) 
    \FSM_sequential_fine_adj_state_r[0]_i_1 
       (.I0(\FSM_sequential_fine_adj_state_r[0]_i_2_n_0 ),
        .I1(fine_adj_state_r[3]),
        .I2(fine_adj_state_r150_out),
        .I3(fine_adj_state_r[0]),
        .I4(fine_adj_state_r[1]),
        .I5(fine_adj_state_r[2]),
        .O(\FSM_sequential_fine_adj_state_r[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000AAA05151)) 
    \FSM_sequential_fine_adj_state_r[0]_i_2 
       (.I0(fine_adj_state_r[3]),
        .I1(final_dec_done_reg_n_0),
        .I2(\FSM_sequential_fine_adj_state_r[3]_i_6_n_0 ),
        .I3(\dec_cnt[5]_i_3_n_0 ),
        .I4(fine_adj_state_r[2]),
        .I5(fine_adj_state_r[1]),
        .O(\FSM_sequential_fine_adj_state_r[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT5 #(
    .INIT(32'h00000020)) 
    \FSM_sequential_fine_adj_state_r[0]_i_3 
       (.I0(detect_pi_found_dqs),
        .I1(detect_rd_cnt_reg__0[1]),
        .I2(detect_rd_cnt_reg__0[0]),
        .I3(detect_rd_cnt_reg__0[2]),
        .I4(detect_rd_cnt_reg__0[3]),
        .O(fine_adj_state_r150_out));
  LUT6 #(
    .INIT(64'hEEEEEEEEEEFEEEEE)) 
    \FSM_sequential_fine_adj_state_r[1]_i_1 
       (.I0(\FSM_sequential_fine_adj_state_r[1]_i_2_n_0 ),
        .I1(\FSM_sequential_fine_adj_state_r[1]_i_3_n_0 ),
        .I2(\FSM_sequential_fine_adj_state_r[3]_i_7_n_0 ),
        .I3(fine_adj_state_r[0]),
        .I4(fine_adj_state_r[3]),
        .I5(fine_adj_state_r[2]),
        .O(\FSM_sequential_fine_adj_state_r[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00FF0000008B00CC)) 
    \FSM_sequential_fine_adj_state_r[1]_i_2 
       (.I0(fine_adj_state_r150_out),
        .I1(fine_adj_state_r[3]),
        .I2(\FSM_sequential_fine_adj_state_r[3]_i_6_n_0 ),
        .I3(fine_adj_state_r[1]),
        .I4(fine_adj_state_r[0]),
        .I5(fine_adj_state_r[2]),
        .O(\FSM_sequential_fine_adj_state_r[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000F4040000C4040)) 
    \FSM_sequential_fine_adj_state_r[1]_i_3 
       (.I0(fine_adj_state_r1),
        .I1(fine_adj_state_r[2]),
        .I2(fine_adj_state_r[3]),
        .I3(fine_adj_state_r[0]),
        .I4(fine_adj_state_r[1]),
        .I5(pi_dqs_found_all_bank),
        .O(\FSM_sequential_fine_adj_state_r[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAFAAFAFAFFEFFAA)) 
    \FSM_sequential_fine_adj_state_r[2]_i_1 
       (.I0(\FSM_sequential_fine_adj_state_r[2]_i_2_n_0 ),
        .I1(\FSM_sequential_fine_adj_state_r[3]_i_6_n_0 ),
        .I2(fine_adj_state_r[1]),
        .I3(fine_adj_state_r[2]),
        .I4(fine_adj_state_r[0]),
        .I5(fine_adj_state_r[3]),
        .O(\FSM_sequential_fine_adj_state_r[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA0CAA00000000)) 
    \FSM_sequential_fine_adj_state_r[2]_i_2 
       (.I0(fine_adj_state_r15_out),
        .I1(\FSM_sequential_fine_adj_state_r[2]_i_4_n_0 ),
        .I2(\FSM_sequential_fine_adj_state_r[2]_i_5_n_0 ),
        .I3(detect_pi_found_dqs),
        .I4(pi_dqs_found_all_bank),
        .I5(\first_fail_taps[5]_i_4_n_0 ),
        .O(\FSM_sequential_fine_adj_state_r[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000009400000028)) 
    \FSM_sequential_fine_adj_state_r[2]_i_3 
       (.I0(\inc_cnt_reg_n_0_[3] ),
        .I1(\inc_cnt_reg_n_0_[4] ),
        .I2(\inc_cnt_reg_n_0_[2] ),
        .I3(\inc_cnt_reg_n_0_[1] ),
        .I4(\inc_cnt_reg_n_0_[0] ),
        .I5(\inc_cnt_reg_n_0_[5] ),
        .O(fine_adj_state_r15_out));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT4 #(
    .INIT(16'hF808)) 
    \FSM_sequential_fine_adj_state_r[2]_i_4 
       (.I0(fine_adj_state_r132_out),
        .I1(fine_adj_state_r16_out),
        .I2(\FSM_sequential_fine_adj_state_r[3]_i_9_n_0 ),
        .I3(fine_adj_state_r19_out),
        .O(\FSM_sequential_fine_adj_state_r[2]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hF1)) 
    \FSM_sequential_fine_adj_state_r[2]_i_5 
       (.I0(fine_adj_state_r3),
        .I1(first_fail_detect_reg_n_0),
        .I2(fine_adj_state_r139_out),
        .O(\FSM_sequential_fine_adj_state_r[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0200000000020200)) 
    \FSM_sequential_fine_adj_state_r[3]_i_10 
       (.I0(\inc_cnt_reg_n_0_[5] ),
        .I1(\inc_cnt_reg_n_0_[0] ),
        .I2(\inc_cnt_reg_n_0_[1] ),
        .I3(\inc_cnt_reg_n_0_[2] ),
        .I4(\inc_cnt_reg_n_0_[4] ),
        .I5(\inc_cnt_reg_n_0_[3] ),
        .O(fine_adj_state_r16_out));
  LUT6 #(
    .INIT(64'h00000000AAA20000)) 
    \FSM_sequential_fine_adj_state_r[3]_i_11 
       (.I0(\inc_cnt_reg_n_0_[5] ),
        .I1(\FSM_sequential_fine_adj_state_r[3]_i_13_n_0 ),
        .I2(\inc_cnt_reg_n_0_[4] ),
        .I3(\inc_cnt_reg_n_0_[3] ),
        .I4(\first_fail_taps[5]_i_5_n_0 ),
        .I5(\FSM_sequential_fine_adj_state_r[3]_i_14_n_0 ),
        .O(fine_adj_state_r132_out));
  LUT6 #(
    .INIT(64'hFFCF00C0FFDFFFDF)) 
    \FSM_sequential_fine_adj_state_r[3]_i_12 
       (.I0(first_fail_detect_reg_n_0),
        .I1(fine_adj_state_r139_out),
        .I2(detect_pi_found_dqs),
        .I3(pi_dqs_found_all_bank),
        .I4(fine_adj_state_r15_out),
        .I5(fine_adj_state_r3),
        .O(\FSM_sequential_fine_adj_state_r[3]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \FSM_sequential_fine_adj_state_r[3]_i_13 
       (.I0(\inc_cnt_reg_n_0_[2] ),
        .I1(\inc_cnt_reg_n_0_[1] ),
        .I2(\inc_cnt_reg_n_0_[0] ),
        .O(\FSM_sequential_fine_adj_state_r[3]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \FSM_sequential_fine_adj_state_r[3]_i_14 
       (.I0(\inc_cnt_reg_n_0_[0] ),
        .I1(\inc_cnt_reg_n_0_[3] ),
        .I2(\inc_cnt_reg_n_0_[4] ),
        .I3(\inc_cnt_reg_n_0_[1] ),
        .I4(\inc_cnt_reg_n_0_[2] ),
        .O(\FSM_sequential_fine_adj_state_r[3]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFF02)) 
    \FSM_sequential_fine_adj_state_r[3]_i_2 
       (.I0(init_dqsfound_done_r5),
        .I1(fine_adj_state_r[0]),
        .I2(fine_adj_state_r[1]),
        .I3(\FSM_sequential_fine_adj_state_r[3]_i_4_n_0 ),
        .I4(\FSM_sequential_fine_adj_state_r[3]_i_5_n_0 ),
        .O(\FSM_sequential_fine_adj_state_r[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0FA0FA080AA0FA08)) 
    \FSM_sequential_fine_adj_state_r[3]_i_3 
       (.I0(fine_adj_state_r[0]),
        .I1(\FSM_sequential_fine_adj_state_r[3]_i_6_n_0 ),
        .I2(fine_adj_state_r[2]),
        .I3(fine_adj_state_r[3]),
        .I4(fine_adj_state_r[1]),
        .I5(\FSM_sequential_fine_adj_state_r[3]_i_7_n_0 ),
        .O(\FSM_sequential_fine_adj_state_r[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h3FFC3EFC2FFC2EFC)) 
    \FSM_sequential_fine_adj_state_r[3]_i_4 
       (.I0(fine_adj_state_r[0]),
        .I1(fine_adj_state_r[2]),
        .I2(fine_adj_state_r[3]),
        .I3(fine_adj_state_r[1]),
        .I4(pi_dqs_found_all_bank),
        .I5(detect_pi_found_dqs),
        .O(\FSM_sequential_fine_adj_state_r[3]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB0B0BCB0)) 
    \FSM_sequential_fine_adj_state_r[3]_i_5 
       (.I0(prech_done),
        .I1(fine_adj_state_r[0]),
        .I2(fine_adj_state_r[2]),
        .I3(rst_dqs_find_r2),
        .I4(pi_dqs_found_any_bank),
        .O(\FSM_sequential_fine_adj_state_r[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \FSM_sequential_fine_adj_state_r[3]_i_6 
       (.I0(init_dec_cnt_reg__0[5]),
        .I1(init_dec_cnt_reg__0[3]),
        .I2(init_dec_cnt_reg__0[0]),
        .I3(init_dec_cnt_reg__0[1]),
        .I4(init_dec_cnt_reg__0[2]),
        .I5(init_dec_cnt_reg__0[4]),
        .O(\FSM_sequential_fine_adj_state_r[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF8A808A8A)) 
    \FSM_sequential_fine_adj_state_r[3]_i_7 
       (.I0(fine_adj_state_r142_out),
        .I1(fine_adj_state_r19_out),
        .I2(\FSM_sequential_fine_adj_state_r[3]_i_9_n_0 ),
        .I3(fine_adj_state_r16_out),
        .I4(fine_adj_state_r132_out),
        .I5(\FSM_sequential_fine_adj_state_r[3]_i_12_n_0 ),
        .O(\FSM_sequential_fine_adj_state_r[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000010200000000)) 
    \FSM_sequential_fine_adj_state_r[3]_i_8 
       (.I0(\inc_cnt_reg_n_0_[4] ),
        .I1(\inc_cnt_reg_n_0_[0] ),
        .I2(\inc_cnt_reg_n_0_[1] ),
        .I3(\inc_cnt_reg_n_0_[2] ),
        .I4(\inc_cnt_reg_n_0_[5] ),
        .I5(\inc_cnt_reg_n_0_[3] ),
        .O(fine_adj_state_r19_out));
  LUT6 #(
    .INIT(64'h0200AAAAFFFFFFFF)) 
    \FSM_sequential_fine_adj_state_r[3]_i_9 
       (.I0(\first_fail_taps[5]_i_5_n_0 ),
        .I1(\inc_cnt_reg_n_0_[3] ),
        .I2(\inc_cnt_reg_n_0_[4] ),
        .I3(\FSM_sequential_fine_adj_state_r[3]_i_13_n_0 ),
        .I4(\inc_cnt_reg_n_0_[5] ),
        .I5(first_fail_detect_reg_n_0),
        .O(\FSM_sequential_fine_adj_state_r[3]_i_9_n_0 ));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_fine_adj_state_r_reg[0] 
       (.C(sys_rst),
        .CE(\FSM_sequential_fine_adj_state_r[3]_i_2_n_0 ),
        .D(\FSM_sequential_fine_adj_state_r[0]_i_1_n_0 ),
        .Q(fine_adj_state_r[0]),
        .R(rstdiv0_sync_r1_reg_rep__5));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_fine_adj_state_r_reg[1] 
       (.C(sys_rst),
        .CE(\FSM_sequential_fine_adj_state_r[3]_i_2_n_0 ),
        .D(\FSM_sequential_fine_adj_state_r[1]_i_1_n_0 ),
        .Q(fine_adj_state_r[1]),
        .R(rstdiv0_sync_r1_reg_rep__5));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_fine_adj_state_r_reg[2] 
       (.C(sys_rst),
        .CE(\FSM_sequential_fine_adj_state_r[3]_i_2_n_0 ),
        .D(\FSM_sequential_fine_adj_state_r[2]_i_1_n_0 ),
        .Q(fine_adj_state_r[2]),
        .R(rstdiv0_sync_r1_reg_rep__5));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_fine_adj_state_r_reg[3] 
       (.C(sys_rst),
        .CE(\FSM_sequential_fine_adj_state_r[3]_i_2_n_0 ),
        .D(\FSM_sequential_fine_adj_state_r[3]_i_3_n_0 ),
        .Q(fine_adj_state_r[3]),
        .R(rstdiv0_sync_r1_reg_rep__5));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT4 #(
    .INIT(16'hCDC8)) 
    \calib_data_offset_0[0]_i_1 
       (.I0(pi_dqs_found_done_r1),
        .I1(rd_data_offset_ranks_0[0]),
        .I2(init_dqsfound_done_r2),
        .I3(\rd_byte_data_offset_reg[0]_1 [0]),
        .O(\calib_data_offset_0_reg[0] ));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \calib_data_offset_0[3]_i_1 
       (.I0(pi_dqs_found_done_r1),
        .I1(rd_data_offset_ranks_0[3]),
        .I2(init_dqsfound_done_r2),
        .I3(\rd_byte_data_offset_reg[0]_1 [3]),
        .O(\calib_data_offset_0_reg[3] ));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \calib_data_offset_0[4]_i_1 
       (.I0(pi_dqs_found_done_r1),
        .I1(rd_data_offset_ranks_0[4]),
        .I2(init_dqsfound_done_r2),
        .I3(\rd_byte_data_offset_reg[0]_1 [4]),
        .O(\calib_data_offset_0_reg[4] ));
  LUT4 #(
    .INIT(16'hCDC8)) 
    \calib_data_offset_0[5]_i_2 
       (.I0(pi_dqs_found_done_r1),
        .I1(rd_data_offset_ranks_0[5]),
        .I2(init_dqsfound_done_r2),
        .I3(\rd_byte_data_offset_reg[0]_1 [5]),
        .O(\calib_data_offset_0_reg[5] ));
  LUT5 #(
    .INIT(32'hBFF72040)) 
    ck_po_stg2_f_en_i_1
       (.I0(fine_adj_state_r[3]),
        .I1(fine_adj_state_r[2]),
        .I2(fine_adj_state_r[1]),
        .I3(fine_adj_state_r[0]),
        .I4(ck_po_stg2_f_en),
        .O(ck_po_stg2_f_en_i_1_n_0));
  FDRE ck_po_stg2_f_en_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(ck_po_stg2_f_en_i_1_n_0),
        .Q(ck_po_stg2_f_en),
        .R(rstdiv0_sync_r1_reg_rep__4));
  LUT5 #(
    .INIT(32'h9FF70040)) 
    ck_po_stg2_f_indec_i_1
       (.I0(fine_adj_state_r[3]),
        .I1(fine_adj_state_r[2]),
        .I2(fine_adj_state_r[1]),
        .I3(fine_adj_state_r[0]),
        .I4(po_stg2_fincdec),
        .O(ck_po_stg2_f_indec_i_1_n_0));
  FDRE ck_po_stg2_f_indec_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(ck_po_stg2_f_indec_i_1_n_0),
        .Q(po_stg2_fincdec),
        .R(rstdiv0_sync_r1_reg_rep__3));
  LUT6 #(
    .INIT(64'h7444744474777444)) 
    \dec_cnt[0]_i_1 
       (.I0(\dec_cnt_reg_n_0_[0] ),
        .I1(fine_adj_state_r[0]),
        .I2(\dec_cnt[0]_i_2_n_0 ),
        .I3(fine_adj_state_r142_out),
        .I4(\dec_cnt_reg[0]_i_3_n_6 ),
        .I5(\dec_cnt[5]_i_9_n_0 ),
        .O(dec_cnt[0]));
  LUT6 #(
    .INIT(64'h0000888BFFFF888B)) 
    \dec_cnt[0]_i_2 
       (.I0(\dec_cnt_reg[0]_i_3_n_6 ),
        .I1(fine_adj_state_r3),
        .I2(\first_fail_taps_reg_n_0_[1] ),
        .I3(\first_fail_taps[5]_i_5_n_0 ),
        .I4(fine_adj_state_r139_out),
        .I5(\inc_cnt_reg_n_0_[1] ),
        .O(\dec_cnt[0]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dec_cnt[0]_i_4 
       (.I0(\inc_cnt_reg_n_0_[3] ),
        .I1(\first_fail_taps_reg_n_0_[3] ),
        .O(\dec_cnt[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dec_cnt[0]_i_5 
       (.I0(\inc_cnt_reg_n_0_[2] ),
        .I1(\first_fail_taps_reg_n_0_[2] ),
        .O(\dec_cnt[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dec_cnt[0]_i_6 
       (.I0(\inc_cnt_reg_n_0_[1] ),
        .I1(\first_fail_taps_reg_n_0_[1] ),
        .O(\dec_cnt[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dec_cnt[0]_i_7 
       (.I0(\inc_cnt_reg_n_0_[0] ),
        .I1(\first_fail_taps_reg_n_0_[0] ),
        .O(\dec_cnt[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h9F90)) 
    \dec_cnt[1]_i_1 
       (.I0(\dec_cnt_reg_n_0_[0] ),
        .I1(\dec_cnt_reg_n_0_[1] ),
        .I2(fine_adj_state_r[0]),
        .I3(\dec_cnt[1]_i_2_n_0 ),
        .O(dec_cnt[1]));
  LUT5 #(
    .INIT(32'h0808FB08)) 
    \dec_cnt[1]_i_2 
       (.I0(\dec_cnt[1]_i_3_n_0 ),
        .I1(detect_pi_found_dqs),
        .I2(pi_dqs_found_all_bank),
        .I3(\dec_cnt_reg[0]_i_3_n_5 ),
        .I4(\dec_cnt[5]_i_9_n_0 ),
        .O(\dec_cnt[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6F606F6F6F606060)) 
    \dec_cnt[1]_i_3 
       (.I0(\inc_cnt_reg_n_0_[1] ),
        .I1(\inc_cnt_reg_n_0_[2] ),
        .I2(fine_adj_state_r139_out),
        .I3(\dec_cnt_reg[0]_i_3_n_5 ),
        .I4(fine_adj_state_r3),
        .I5(\dec_cnt[1]_i_4_n_0 ),
        .O(\dec_cnt[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5555555540000000)) 
    \dec_cnt[1]_i_4 
       (.I0(\first_fail_taps_reg_n_0_[2] ),
        .I1(stable_pass_cnt_reg__0[4]),
        .I2(stable_pass_cnt_reg__0[3]),
        .I3(stable_pass_cnt_reg__0[2]),
        .I4(stable_pass_cnt_reg__0[1]),
        .I5(stable_pass_cnt_reg__0[5]),
        .O(\dec_cnt[1]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hE1FFE100)) 
    \dec_cnt[2]_i_1 
       (.I0(\dec_cnt_reg_n_0_[0] ),
        .I1(\dec_cnt_reg_n_0_[1] ),
        .I2(\dec_cnt_reg_n_0_[2] ),
        .I3(fine_adj_state_r[0]),
        .I4(\dec_cnt[2]_i_2_n_0 ),
        .O(dec_cnt[2]));
  LUT5 #(
    .INIT(32'h0808FB08)) 
    \dec_cnt[2]_i_2 
       (.I0(\dec_cnt[2]_i_3_n_0 ),
        .I1(detect_pi_found_dqs),
        .I2(pi_dqs_found_all_bank),
        .I3(\dec_cnt_reg[0]_i_3_n_4 ),
        .I4(\dec_cnt[5]_i_9_n_0 ),
        .O(\dec_cnt[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB888B888B888B8BB)) 
    \dec_cnt[2]_i_3 
       (.I0(\dec_cnt[2]_i_4_n_0 ),
        .I1(fine_adj_state_r139_out),
        .I2(\dec_cnt_reg[0]_i_3_n_4 ),
        .I3(fine_adj_state_r3),
        .I4(\first_fail_taps_reg_n_0_[3] ),
        .I5(\first_fail_taps[5]_i_5_n_0 ),
        .O(\dec_cnt[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \dec_cnt[2]_i_4 
       (.I0(\inc_cnt_reg_n_0_[1] ),
        .I1(\inc_cnt_reg_n_0_[2] ),
        .I2(\inc_cnt_reg_n_0_[3] ),
        .O(\dec_cnt[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFE01FFFFFE010000)) 
    \dec_cnt[3]_i_1 
       (.I0(\dec_cnt_reg_n_0_[2] ),
        .I1(\dec_cnt_reg_n_0_[1] ),
        .I2(\dec_cnt_reg_n_0_[0] ),
        .I3(\dec_cnt_reg_n_0_[3] ),
        .I4(fine_adj_state_r[0]),
        .I5(\dec_cnt[3]_i_2_n_0 ),
        .O(dec_cnt[3]));
  LUT5 #(
    .INIT(32'h0808FB08)) 
    \dec_cnt[3]_i_2 
       (.I0(\dec_cnt[3]_i_3_n_0 ),
        .I1(detect_pi_found_dqs),
        .I2(pi_dqs_found_all_bank),
        .I3(\dec_cnt_reg[4]_i_4_n_7 ),
        .I4(\dec_cnt[5]_i_9_n_0 ),
        .O(\dec_cnt[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB888B888B888B8BB)) 
    \dec_cnt[3]_i_3 
       (.I0(\dec_cnt[3]_i_4_n_0 ),
        .I1(fine_adj_state_r139_out),
        .I2(\dec_cnt_reg[4]_i_4_n_7 ),
        .I3(fine_adj_state_r3),
        .I4(\first_fail_taps_reg_n_0_[4] ),
        .I5(\first_fail_taps[5]_i_5_n_0 ),
        .O(\dec_cnt[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \dec_cnt[3]_i_4 
       (.I0(\inc_cnt_reg_n_0_[4] ),
        .I1(\inc_cnt_reg_n_0_[1] ),
        .I2(\inc_cnt_reg_n_0_[2] ),
        .I3(\inc_cnt_reg_n_0_[3] ),
        .O(\dec_cnt[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    \dec_cnt[4]_i_1 
       (.I0(\dec_cnt[4]_i_2_n_0 ),
        .I1(fine_adj_state_r[0]),
        .I2(\dec_cnt[4]_i_3_n_0 ),
        .I3(fine_adj_state_r142_out),
        .I4(\dec_cnt_reg[4]_i_4_n_6 ),
        .I5(\dec_cnt[5]_i_9_n_0 ),
        .O(dec_cnt[4]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \dec_cnt[4]_i_2 
       (.I0(\dec_cnt_reg_n_0_[3] ),
        .I1(\dec_cnt_reg_n_0_[0] ),
        .I2(\dec_cnt_reg_n_0_[1] ),
        .I3(\dec_cnt_reg_n_0_[2] ),
        .I4(\dec_cnt_reg_n_0_[4] ),
        .O(\dec_cnt[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB888B888B888B8BB)) 
    \dec_cnt[4]_i_3 
       (.I0(\dec_cnt[4]_i_5_n_0 ),
        .I1(fine_adj_state_r139_out),
        .I2(\dec_cnt_reg[4]_i_4_n_6 ),
        .I3(fine_adj_state_r3),
        .I4(\first_fail_taps_reg_n_0_[5] ),
        .I5(\first_fail_taps[5]_i_5_n_0 ),
        .O(\dec_cnt[4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \dec_cnt[4]_i_5 
       (.I0(\inc_cnt_reg_n_0_[5] ),
        .I1(\inc_cnt_reg_n_0_[3] ),
        .I2(\inc_cnt_reg_n_0_[4] ),
        .I3(\inc_cnt_reg_n_0_[1] ),
        .I4(\inc_cnt_reg_n_0_[2] ),
        .O(\dec_cnt[4]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT4 #(
    .INIT(16'h000E)) 
    \dec_cnt[4]_i_6 
       (.I0(\FSM_sequential_fine_adj_state_r[3]_i_14_n_0 ),
        .I1(\inc_cnt_reg_n_0_[5] ),
        .I2(\first_fail_taps[5]_i_5_n_0 ),
        .I3(first_fail_detect_reg_n_0),
        .O(fine_adj_state_r139_out));
  LUT2 #(
    .INIT(4'h9)) 
    \dec_cnt[4]_i_7 
       (.I0(\inc_cnt_reg_n_0_[5] ),
        .I1(\first_fail_taps_reg_n_0_[5] ),
        .O(\dec_cnt[4]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \dec_cnt[4]_i_8 
       (.I0(\inc_cnt_reg_n_0_[4] ),
        .I1(\first_fail_taps_reg_n_0_[4] ),
        .O(\dec_cnt[4]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h44F0000000000000)) 
    \dec_cnt[5]_i_1 
       (.I0(\FSM_sequential_fine_adj_state_r[3]_i_6_n_0 ),
        .I1(\dec_cnt[5]_i_3_n_0 ),
        .I2(\dec_cnt[5]_i_4_n_0 ),
        .I3(fine_adj_state_r[0]),
        .I4(\dec_cnt[5]_i_5_n_0 ),
        .I5(fine_adj_state_r[1]),
        .O(\dec_cnt[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \dec_cnt[5]_i_10 
       (.I0(\inc_cnt_reg_n_0_[5] ),
        .I1(\inc_cnt_reg_n_0_[2] ),
        .I2(\inc_cnt_reg_n_0_[1] ),
        .I3(\inc_cnt_reg_n_0_[4] ),
        .I4(\inc_cnt_reg_n_0_[3] ),
        .I5(\inc_cnt_reg_n_0_[0] ),
        .O(fine_adj_state_r3));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \dec_cnt[5]_i_11 
       (.I0(\inc_cnt_reg_n_0_[2] ),
        .I1(\inc_cnt_reg_n_0_[1] ),
        .I2(\inc_cnt_reg_n_0_[4] ),
        .I3(\inc_cnt_reg_n_0_[3] ),
        .O(\dec_cnt[5]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h9F909F9F9F909090)) 
    \dec_cnt[5]_i_2 
       (.I0(\dec_cnt[5]_i_6_n_0 ),
        .I1(\dec_cnt_reg_n_0_[5] ),
        .I2(fine_adj_state_r[0]),
        .I3(\dec_cnt[5]_i_7_n_0 ),
        .I4(fine_adj_state_r142_out),
        .I5(\dec_cnt[5]_i_9_n_0 ),
        .O(dec_cnt[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \dec_cnt[5]_i_3 
       (.I0(\dec_cnt_reg_n_0_[5] ),
        .I1(\dec_cnt_reg_n_0_[3] ),
        .I2(\dec_cnt_reg_n_0_[0] ),
        .I3(\dec_cnt_reg_n_0_[1] ),
        .I4(\dec_cnt_reg_n_0_[2] ),
        .I5(\dec_cnt_reg_n_0_[4] ),
        .O(\dec_cnt[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00DD00000FDD0000)) 
    \dec_cnt[5]_i_4 
       (.I0(\first_fail_taps[5]_i_6_n_0 ),
        .I1(\FSM_sequential_fine_adj_state_r[2]_i_5_n_0 ),
        .I2(fine_adj_state_r15_out),
        .I3(pi_dqs_found_all_bank),
        .I4(detect_pi_found_dqs),
        .I5(fine_adj_state_r3),
        .O(\dec_cnt[5]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \dec_cnt[5]_i_5 
       (.I0(fine_adj_state_r[3]),
        .I1(fine_adj_state_r[2]),
        .O(\dec_cnt[5]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \dec_cnt[5]_i_6 
       (.I0(\dec_cnt_reg_n_0_[4] ),
        .I1(\dec_cnt_reg_n_0_[2] ),
        .I2(\dec_cnt_reg_n_0_[1] ),
        .I3(\dec_cnt_reg_n_0_[0] ),
        .I4(\dec_cnt_reg_n_0_[3] ),
        .O(\dec_cnt[5]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT5 #(
    .INIT(32'h00008B00)) 
    \dec_cnt[5]_i_7 
       (.I0(\inc_cnt_reg_n_0_[0] ),
        .I1(\first_fail_taps[5]_i_5_n_0 ),
        .I2(first_fail_detect_reg_n_0),
        .I3(\inc_cnt_reg_n_0_[5] ),
        .I4(\dec_cnt[5]_i_11_n_0 ),
        .O(\dec_cnt[5]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFE0000FFFFFFFF)) 
    \dec_cnt[5]_i_9 
       (.I0(\first_fail_taps_reg_n_0_[2] ),
        .I1(\first_fail_taps_reg_n_0_[1] ),
        .I2(\first_fail_taps_reg_n_0_[4] ),
        .I3(\first_fail_taps_reg_n_0_[3] ),
        .I4(\first_fail_taps_reg_n_0_[5] ),
        .I5(first_fail_detect_reg_n_0),
        .O(\dec_cnt[5]_i_9_n_0 ));
  FDRE \dec_cnt_reg[0] 
       (.C(sys_rst),
        .CE(\dec_cnt[5]_i_1_n_0 ),
        .D(dec_cnt[0]),
        .Q(\dec_cnt_reg_n_0_[0] ),
        .R(rstdiv0_sync_r1_reg_rep__4));
  CARRY4 \dec_cnt_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\dec_cnt_reg[0]_i_3_n_0 ,\dec_cnt_reg[0]_i_3_n_1 ,\dec_cnt_reg[0]_i_3_n_2 ,\dec_cnt_reg[0]_i_3_n_3 }),
        .CYINIT(1'b1),
        .DI({\inc_cnt_reg_n_0_[3] ,\inc_cnt_reg_n_0_[2] ,\inc_cnt_reg_n_0_[1] ,\inc_cnt_reg_n_0_[0] }),
        .O({\dec_cnt_reg[0]_i_3_n_4 ,\dec_cnt_reg[0]_i_3_n_5 ,\dec_cnt_reg[0]_i_3_n_6 ,\NLW_dec_cnt_reg[0]_i_3_O_UNCONNECTED [0]}),
        .S({\dec_cnt[0]_i_4_n_0 ,\dec_cnt[0]_i_5_n_0 ,\dec_cnt[0]_i_6_n_0 ,\dec_cnt[0]_i_7_n_0 }));
  FDRE \dec_cnt_reg[1] 
       (.C(sys_rst),
        .CE(\dec_cnt[5]_i_1_n_0 ),
        .D(dec_cnt[1]),
        .Q(\dec_cnt_reg_n_0_[1] ),
        .R(rstdiv0_sync_r1_reg_rep__4));
  FDRE \dec_cnt_reg[2] 
       (.C(sys_rst),
        .CE(\dec_cnt[5]_i_1_n_0 ),
        .D(dec_cnt[2]),
        .Q(\dec_cnt_reg_n_0_[2] ),
        .R(rstdiv0_sync_r1_reg_rep__4));
  FDRE \dec_cnt_reg[3] 
       (.C(sys_rst),
        .CE(\dec_cnt[5]_i_1_n_0 ),
        .D(dec_cnt[3]),
        .Q(\dec_cnt_reg_n_0_[3] ),
        .R(rstdiv0_sync_r1_reg_rep__4));
  FDRE \dec_cnt_reg[4] 
       (.C(sys_rst),
        .CE(\dec_cnt[5]_i_1_n_0 ),
        .D(dec_cnt[4]),
        .Q(\dec_cnt_reg_n_0_[4] ),
        .R(rstdiv0_sync_r1_reg_rep__4));
  CARRY4 \dec_cnt_reg[4]_i_4 
       (.CI(\dec_cnt_reg[0]_i_3_n_0 ),
        .CO({\NLW_dec_cnt_reg[4]_i_4_CO_UNCONNECTED [3:1],\dec_cnt_reg[4]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\inc_cnt_reg_n_0_[4] }),
        .O({\NLW_dec_cnt_reg[4]_i_4_O_UNCONNECTED [3:2],\dec_cnt_reg[4]_i_4_n_6 ,\dec_cnt_reg[4]_i_4_n_7 }),
        .S({1'b0,1'b0,\dec_cnt[4]_i_7_n_0 ,\dec_cnt[4]_i_8_n_0 }));
  FDRE \dec_cnt_reg[5] 
       (.C(sys_rst),
        .CE(\dec_cnt[5]_i_1_n_0 ),
        .D(dec_cnt[5]),
        .Q(\dec_cnt_reg_n_0_[5] ),
        .R(rstdiv0_sync_r1_reg_rep__4));
  LUT1 #(
    .INIT(2'h1)) 
    \detect_rd_cnt[0]_i_1 
       (.I0(detect_rd_cnt_reg__0[0]),
        .O(\detect_rd_cnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \detect_rd_cnt[1]_i_1 
       (.I0(detect_rd_cnt_reg__0[1]),
        .I1(detect_rd_cnt_reg__0[0]),
        .O(\detect_rd_cnt[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \detect_rd_cnt[2]_i_1 
       (.I0(detect_rd_cnt_reg__0[2]),
        .I1(detect_rd_cnt_reg__0[0]),
        .I2(detect_rd_cnt_reg__0[1]),
        .O(detect_rd_cnt0__0[2]));
  LUT5 #(
    .INIT(32'hAAAAAAAB)) 
    \detect_rd_cnt[3]_i_1 
       (.I0(rstdiv0_sync_r1_reg_rep__12),
        .I1(detect_rd_cnt_reg__0[2]),
        .I2(detect_rd_cnt_reg__0[3]),
        .I3(detect_rd_cnt_reg__0[1]),
        .I4(detect_rd_cnt_reg__0[0]),
        .O(\detect_rd_cnt[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    \detect_rd_cnt[3]_i_2 
       (.I0(detect_pi_found_dqs),
        .I1(detect_rd_cnt_reg__0[2]),
        .I2(detect_rd_cnt_reg__0[3]),
        .I3(detect_rd_cnt_reg__0[1]),
        .I4(detect_rd_cnt_reg__0[0]),
        .O(detect_rd_cnt0));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \detect_rd_cnt[3]_i_3 
       (.I0(detect_rd_cnt_reg__0[3]),
        .I1(detect_rd_cnt_reg__0[2]),
        .I2(detect_rd_cnt_reg__0[1]),
        .I3(detect_rd_cnt_reg__0[0]),
        .O(detect_rd_cnt0__0[3]));
  FDSE \detect_rd_cnt_reg[0] 
       (.C(sys_rst),
        .CE(detect_rd_cnt0),
        .D(\detect_rd_cnt[0]_i_1_n_0 ),
        .Q(detect_rd_cnt_reg__0[0]),
        .S(\detect_rd_cnt[3]_i_1_n_0 ));
  FDSE \detect_rd_cnt_reg[1] 
       (.C(sys_rst),
        .CE(detect_rd_cnt0),
        .D(\detect_rd_cnt[1]_i_1_n_0 ),
        .Q(detect_rd_cnt_reg__0[1]),
        .S(\detect_rd_cnt[3]_i_1_n_0 ));
  FDSE \detect_rd_cnt_reg[2] 
       (.C(sys_rst),
        .CE(detect_rd_cnt0),
        .D(detect_rd_cnt0__0[2]),
        .Q(detect_rd_cnt_reg__0[2]),
        .S(\detect_rd_cnt[3]_i_1_n_0 ));
  FDRE \detect_rd_cnt_reg[3] 
       (.C(sys_rst),
        .CE(detect_rd_cnt0),
        .D(detect_rd_cnt0__0[3]),
        .Q(detect_rd_cnt_reg__0[3]),
        .R(\detect_rd_cnt[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000010000000)) 
    dqs_found_done_r_i_1
       (.I0(\rnk_cnt_r_reg_n_0_[0] ),
        .I1(\rnk_cnt_r_reg_n_0_[1] ),
        .I2(pi_dqs_found_all_bank),
        .I3(init_dqsfound_done_r1_reg_n_0),
        .I4(dqs_found_done_r_i_2_n_0),
        .I5(fine_adj_state_r[2]),
        .O(dqs_found_done_r0));
  LUT3 #(
    .INIT(8'h10)) 
    dqs_found_done_r_i_2
       (.I0(fine_adj_state_r[3]),
        .I1(fine_adj_state_r[0]),
        .I2(fine_adj_state_r[1]),
        .O(dqs_found_done_r_i_2_n_0));
  FDRE dqs_found_done_r_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(dqs_found_done_r0),
        .Q(pi_dqs_found_done),
        .R(rstdiv0_sync_r1_reg_rep__4));
  LUT3 #(
    .INIT(8'hB8)) 
    dqs_found_prech_req_i_1
       (.I0(dqs_found_prech_req_i_2_n_0),
        .I1(dqs_found_prech_req_i_3_n_0),
        .I2(dqs_found_prech_req),
        .O(dqs_found_prech_req_i_1_n_0));
  LUT6 #(
    .INIT(64'h00000000ECEEEAEE)) 
    dqs_found_prech_req_i_2
       (.I0(fine_adj_state_r16_out),
        .I1(fine_adj_state_r19_out),
        .I2(pi_dqs_found_all_bank),
        .I3(detect_pi_found_dqs),
        .I4(\FSM_sequential_fine_adj_state_r[3]_i_9_n_0 ),
        .I5(fine_adj_state_r[2]),
        .O(dqs_found_prech_req_i_2_n_0));
  LUT6 #(
    .INIT(64'hA0000C0000000000)) 
    dqs_found_prech_req_i_3
       (.I0(prech_done),
        .I1(dqs_found_prech_req_i_4_n_0),
        .I2(fine_adj_state_r[0]),
        .I3(fine_adj_state_r[3]),
        .I4(fine_adj_state_r[2]),
        .I5(fine_adj_state_r[1]),
        .O(dqs_found_prech_req_i_3_n_0));
  LUT6 #(
    .INIT(64'hF0E0F040F0A00000)) 
    dqs_found_prech_req_i_4
       (.I0(\FSM_sequential_fine_adj_state_r[3]_i_9_n_0 ),
        .I1(fine_adj_state_r132_out),
        .I2(detect_pi_found_dqs),
        .I3(pi_dqs_found_all_bank),
        .I4(fine_adj_state_r19_out),
        .I5(fine_adj_state_r16_out),
        .O(dqs_found_prech_req_i_4_n_0));
  FDRE dqs_found_prech_req_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(dqs_found_prech_req_i_1_n_0),
        .Q(dqs_found_prech_req),
        .R(rstdiv0_sync_r1_reg_rep__4));
  FDRE dqs_found_start_r_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(pi_dqs_found_start_reg),
        .Q(dqs_found_start_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF00020000)) 
    final_dec_done_i_1
       (.I0(init_dec_done_i_2_n_0),
        .I1(fine_adj_state_r[1]),
        .I2(fine_adj_state_r[0]),
        .I3(fine_adj_state_r1),
        .I4(init_dec_done_reg_n_0),
        .I5(final_dec_done_reg_n_0),
        .O(final_dec_done_i_1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    final_dec_done_i_2
       (.I0(\dec_cnt[5]_i_3_n_0 ),
        .I1(\FSM_sequential_fine_adj_state_r[3]_i_6_n_0 ),
        .O(fine_adj_state_r1));
  FDRE final_dec_done_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(final_dec_done_i_1_n_0),
        .Q(final_dec_done_reg_n_0),
        .R(rstdiv0_sync_r1_reg_rep__3));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000040)) 
    fine_adjust_done_r_i_1
       (.I0(fine_adj_state_r[2]),
        .I1(pi_dqs_found_all_bank),
        .I2(fine_adj_state_r[1]),
        .I3(fine_adj_state_r[0]),
        .I4(fine_adj_state_r[3]),
        .I5(fine_adjust_done_r_reg_0),
        .O(fine_adjust_done_r_i_1_n_0));
  FDRE fine_adjust_done_r_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(fine_adjust_done_r_i_1_n_0),
        .Q(fine_adjust_done_r_reg_0),
        .R(rstdiv0_sync_r1_reg_rep__3));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000002)) 
    fine_adjust_i_1
       (.I0(init_dqsfound_done_r5),
        .I1(fine_adj_state_r[1]),
        .I2(fine_adj_state_r[2]),
        .I3(fine_adj_state_r[3]),
        .I4(fine_adj_state_r[0]),
        .I5(fine_adjust_reg_n_0),
        .O(fine_adjust_i_1_n_0));
  FDRE fine_adjust_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(fine_adjust_i_1_n_0),
        .Q(fine_adjust_reg_n_0),
        .R(rstdiv0_sync_r1_reg_rep__4));
  LUT6 #(
    .INIT(64'h15555555FFFFFFFF)) 
    first_fail_detect_i_1
       (.I0(stable_pass_cnt_reg__0[5]),
        .I1(stable_pass_cnt_reg__0[1]),
        .I2(stable_pass_cnt_reg__0[2]),
        .I3(stable_pass_cnt_reg__0[3]),
        .I4(stable_pass_cnt_reg__0[4]),
        .I5(first_fail_detect_reg_n_0),
        .O(first_fail_detect_i_1_n_0));
  FDRE first_fail_detect_reg
       (.C(sys_rst),
        .CE(first_fail_detect),
        .D(first_fail_detect_i_1_n_0),
        .Q(first_fail_detect_reg_n_0),
        .R(rstdiv0_sync_r1_reg_rep));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \first_fail_taps[0]_i_1 
       (.I0(\inc_cnt_reg_n_0_[0] ),
        .I1(\first_fail_taps[5]_i_6_n_0 ),
        .I2(\first_fail_taps[5]_i_5_n_0 ),
        .O(\first_fail_taps[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \first_fail_taps[1]_i_1 
       (.I0(\inc_cnt_reg_n_0_[1] ),
        .I1(\first_fail_taps[5]_i_6_n_0 ),
        .I2(\first_fail_taps[5]_i_5_n_0 ),
        .O(\first_fail_taps[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \first_fail_taps[2]_i_1 
       (.I0(\inc_cnt_reg_n_0_[2] ),
        .I1(\first_fail_taps[5]_i_6_n_0 ),
        .I2(\first_fail_taps[5]_i_5_n_0 ),
        .O(\first_fail_taps[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \first_fail_taps[3]_i_1 
       (.I0(\inc_cnt_reg_n_0_[3] ),
        .I1(\first_fail_taps[5]_i_6_n_0 ),
        .I2(\first_fail_taps[5]_i_5_n_0 ),
        .O(\first_fail_taps[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \first_fail_taps[4]_i_1 
       (.I0(\inc_cnt_reg_n_0_[4] ),
        .I1(\first_fail_taps[5]_i_6_n_0 ),
        .I2(\first_fail_taps[5]_i_5_n_0 ),
        .O(\first_fail_taps[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000088080000)) 
    \first_fail_taps[5]_i_2 
       (.I0(fine_adj_state_r[1]),
        .I1(\first_fail_taps[5]_i_4_n_0 ),
        .I2(first_fail_detect_reg_n_0),
        .I3(\first_fail_taps[5]_i_5_n_0 ),
        .I4(detect_pi_found_dqs),
        .I5(pi_dqs_found_all_bank),
        .O(first_fail_detect));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \first_fail_taps[5]_i_3 
       (.I0(\inc_cnt_reg_n_0_[5] ),
        .I1(\first_fail_taps[5]_i_6_n_0 ),
        .I2(\first_fail_taps[5]_i_5_n_0 ),
        .O(\first_fail_taps[5]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \first_fail_taps[5]_i_4 
       (.I0(fine_adj_state_r[2]),
        .I1(fine_adj_state_r[3]),
        .I2(fine_adj_state_r[0]),
        .O(\first_fail_taps[5]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h15555555)) 
    \first_fail_taps[5]_i_5 
       (.I0(stable_pass_cnt_reg__0[5]),
        .I1(stable_pass_cnt_reg__0[1]),
        .I2(stable_pass_cnt_reg__0[2]),
        .I3(stable_pass_cnt_reg__0[3]),
        .I4(stable_pass_cnt_reg__0[4]),
        .O(\first_fail_taps[5]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \first_fail_taps[5]_i_6 
       (.I0(fine_adj_state_r132_out),
        .I1(\FSM_sequential_fine_adj_state_r[3]_i_9_n_0 ),
        .O(\first_fail_taps[5]_i_6_n_0 ));
  FDRE \first_fail_taps_reg[0] 
       (.C(sys_rst),
        .CE(first_fail_detect),
        .D(\first_fail_taps[0]_i_1_n_0 ),
        .Q(\first_fail_taps_reg_n_0_[0] ),
        .R(rstdiv0_sync_r1_reg_rep__4));
  FDRE \first_fail_taps_reg[1] 
       (.C(sys_rst),
        .CE(first_fail_detect),
        .D(\first_fail_taps[1]_i_1_n_0 ),
        .Q(\first_fail_taps_reg_n_0_[1] ),
        .R(rstdiv0_sync_r1_reg_rep__4));
  FDRE \first_fail_taps_reg[2] 
       (.C(sys_rst),
        .CE(first_fail_detect),
        .D(\first_fail_taps[2]_i_1_n_0 ),
        .Q(\first_fail_taps_reg_n_0_[2] ),
        .R(rstdiv0_sync_r1_reg_rep__4));
  FDRE \first_fail_taps_reg[3] 
       (.C(sys_rst),
        .CE(first_fail_detect),
        .D(\first_fail_taps[3]_i_1_n_0 ),
        .Q(\first_fail_taps_reg_n_0_[3] ),
        .R(rstdiv0_sync_r1_reg_rep__4));
  FDRE \first_fail_taps_reg[4] 
       (.C(sys_rst),
        .CE(first_fail_detect),
        .D(\first_fail_taps[4]_i_1_n_0 ),
        .Q(\first_fail_taps_reg_n_0_[4] ),
        .R(rstdiv0_sync_r1_reg_rep__4));
  FDRE \first_fail_taps_reg[5] 
       (.C(sys_rst),
        .CE(first_fail_detect),
        .D(\first_fail_taps[5]_i_3_n_0 ),
        .Q(\first_fail_taps_reg_n_0_[5] ),
        .R(rstdiv0_sync_r1_reg_rep__4));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \gen_byte_sel_div2.byte_sel_cnt[0]_i_3 
       (.I0(pi_dqs_found_done),
        .I1(dqs_po_dec_done),
        .I2(\gen_byte_sel_div2.byte_sel_cnt[0]_i_4_n_0 ),
        .I3(pi_fine_dly_dec_done_reg),
        .I4(delay_done_r4_reg),
        .I5(pi_calib_done),
        .O(\gen_byte_sel_div2.byte_sel_cnt_reg[0] ));
  LUT2 #(
    .INIT(4'hB)) 
    \gen_byte_sel_div2.byte_sel_cnt[0]_i_4 
       (.I0(fine_adjust_done_r_reg_0),
        .I1(init_dqsfound_done_r1_reg_0),
        .O(\gen_byte_sel_div2.byte_sel_cnt[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \gen_byte_sel_div2.byte_sel_cnt[1]_i_4 
       (.I0(\gen_byte_sel_div2.byte_sel_cnt_reg[0] ),
        .I1(rstdiv0_sync_r1_reg_rep__11),
        .O(\gen_byte_sel_div2.byte_sel_cnt_reg[1] ));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b1),
        .O(n_0_0));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b1),
        .O(n_0_1));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT5 #(
    .INIT(32'hFFFF4404)) 
    ififo_rst_i_1
       (.I0(calib_zero_inputs),
        .I1(rst_stg1_cal),
        .I2(\calib_sel_reg[1] ),
        .I3(\gen_byte_sel_div2.calib_in_common_reg ),
        .I4(phy_if_reset),
        .O(ififo_rst_reg0));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT5 #(
    .INIT(32'hFFFF4440)) 
    ififo_rst_i_1__0
       (.I0(calib_zero_inputs),
        .I1(rst_stg1_cal),
        .I2(\calib_sel_reg[1] ),
        .I3(\gen_byte_sel_div2.calib_in_common_reg ),
        .I4(phy_if_reset),
        .O(ififo_rst_reg0_1));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \inc_cnt[0]_i_1 
       (.I0(\inc_cnt_reg_n_0_[0] ),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \inc_cnt[1]_i_1 
       (.I0(\inc_cnt_reg_n_0_[0] ),
        .I1(\inc_cnt_reg_n_0_[1] ),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \inc_cnt[2]_i_1 
       (.I0(\inc_cnt_reg_n_0_[2] ),
        .I1(\inc_cnt_reg_n_0_[1] ),
        .I2(\inc_cnt_reg_n_0_[0] ),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \inc_cnt[3]_i_1 
       (.I0(\inc_cnt_reg_n_0_[3] ),
        .I1(\inc_cnt_reg_n_0_[1] ),
        .I2(\inc_cnt_reg_n_0_[2] ),
        .I3(\inc_cnt_reg_n_0_[0] ),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \inc_cnt[4]_i_1 
       (.I0(\inc_cnt_reg_n_0_[4] ),
        .I1(\inc_cnt_reg_n_0_[0] ),
        .I2(\inc_cnt_reg_n_0_[3] ),
        .I3(\inc_cnt_reg_n_0_[2] ),
        .I4(\inc_cnt_reg_n_0_[1] ),
        .O(p_0_in__0[4]));
  LUT4 #(
    .INIT(16'h0200)) 
    \inc_cnt[5]_i_1 
       (.I0(fine_adj_state_r[1]),
        .I1(fine_adj_state_r[0]),
        .I2(fine_adj_state_r[3]),
        .I3(fine_adj_state_r[2]),
        .O(inc_cnt));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \inc_cnt[5]_i_2 
       (.I0(\inc_cnt_reg_n_0_[5] ),
        .I1(\inc_cnt_reg_n_0_[2] ),
        .I2(\inc_cnt_reg_n_0_[1] ),
        .I3(\inc_cnt_reg_n_0_[4] ),
        .I4(\inc_cnt_reg_n_0_[3] ),
        .I5(\inc_cnt_reg_n_0_[0] ),
        .O(p_0_in__0[5]));
  FDRE \inc_cnt_reg[0] 
       (.C(sys_rst),
        .CE(inc_cnt),
        .D(p_0_in__0[0]),
        .Q(\inc_cnt_reg_n_0_[0] ),
        .R(rstdiv0_sync_r1_reg_rep));
  FDRE \inc_cnt_reg[1] 
       (.C(sys_rst),
        .CE(inc_cnt),
        .D(p_0_in__0[1]),
        .Q(\inc_cnt_reg_n_0_[1] ),
        .R(rstdiv0_sync_r1_reg_rep));
  FDRE \inc_cnt_reg[2] 
       (.C(sys_rst),
        .CE(inc_cnt),
        .D(p_0_in__0[2]),
        .Q(\inc_cnt_reg_n_0_[2] ),
        .R(rstdiv0_sync_r1_reg_rep));
  FDRE \inc_cnt_reg[3] 
       (.C(sys_rst),
        .CE(inc_cnt),
        .D(p_0_in__0[3]),
        .Q(\inc_cnt_reg_n_0_[3] ),
        .R(rstdiv0_sync_r1_reg_rep));
  FDRE \inc_cnt_reg[4] 
       (.C(sys_rst),
        .CE(inc_cnt),
        .D(p_0_in__0[4]),
        .Q(\inc_cnt_reg_n_0_[4] ),
        .R(rstdiv0_sync_r1_reg_rep));
  FDRE \inc_cnt_reg[5] 
       (.C(sys_rst),
        .CE(inc_cnt),
        .D(p_0_in__0[5]),
        .Q(\inc_cnt_reg_n_0_[5] ),
        .R(rstdiv0_sync_r1_reg_rep));
  LUT1 #(
    .INIT(2'h1)) 
    \init_dec_cnt[0]_i_1 
       (.I0(init_dec_cnt_reg__0[0]),
        .O(init_dec_cnt0[0]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \init_dec_cnt[1]_i_1 
       (.I0(init_dec_cnt_reg__0[0]),
        .I1(init_dec_cnt_reg__0[1]),
        .O(\init_dec_cnt[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \init_dec_cnt[2]_i_1 
       (.I0(init_dec_cnt_reg__0[0]),
        .I1(init_dec_cnt_reg__0[1]),
        .I2(init_dec_cnt_reg__0[2]),
        .O(init_dec_cnt0[2]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \init_dec_cnt[3]_i_1 
       (.I0(init_dec_cnt_reg__0[2]),
        .I1(init_dec_cnt_reg__0[1]),
        .I2(init_dec_cnt_reg__0[0]),
        .I3(init_dec_cnt_reg__0[3]),
        .O(init_dec_cnt0[3]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \init_dec_cnt[4]_i_1 
       (.I0(init_dec_cnt_reg__0[3]),
        .I1(init_dec_cnt_reg__0[0]),
        .I2(init_dec_cnt_reg__0[1]),
        .I3(init_dec_cnt_reg__0[2]),
        .I4(init_dec_cnt_reg__0[4]),
        .O(init_dec_cnt0[4]));
  LUT5 #(
    .INIT(32'h00008000)) 
    \init_dec_cnt[5]_i_1 
       (.I0(fine_adj_state_r[0]),
        .I1(\FSM_sequential_fine_adj_state_r[3]_i_6_n_0 ),
        .I2(fine_adj_state_r[1]),
        .I3(fine_adj_state_r[3]),
        .I4(fine_adj_state_r[2]),
        .O(init_dec_cnt));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \init_dec_cnt[5]_i_2 
       (.I0(init_dec_cnt_reg__0[4]),
        .I1(init_dec_cnt_reg__0[2]),
        .I2(init_dec_cnt_reg__0[1]),
        .I3(init_dec_cnt_reg__0[0]),
        .I4(init_dec_cnt_reg__0[3]),
        .I5(init_dec_cnt_reg__0[5]),
        .O(init_dec_cnt0[5]));
  FDSE \init_dec_cnt_reg[0] 
       (.C(sys_rst),
        .CE(init_dec_cnt),
        .D(init_dec_cnt0[0]),
        .Q(init_dec_cnt_reg__0[0]),
        .S(rstdiv0_sync_r1_reg_rep));
  FDSE \init_dec_cnt_reg[1] 
       (.C(sys_rst),
        .CE(init_dec_cnt),
        .D(\init_dec_cnt[1]_i_1_n_0 ),
        .Q(init_dec_cnt_reg__0[1]),
        .S(rstdiv0_sync_r1_reg_rep));
  FDSE \init_dec_cnt_reg[2] 
       (.C(sys_rst),
        .CE(init_dec_cnt),
        .D(init_dec_cnt0[2]),
        .Q(init_dec_cnt_reg__0[2]),
        .S(rstdiv0_sync_r1_reg_rep));
  FDSE \init_dec_cnt_reg[3] 
       (.C(sys_rst),
        .CE(init_dec_cnt),
        .D(init_dec_cnt0[3]),
        .Q(init_dec_cnt_reg__0[3]),
        .S(rstdiv0_sync_r1_reg_rep));
  FDSE \init_dec_cnt_reg[4] 
       (.C(sys_rst),
        .CE(init_dec_cnt),
        .D(init_dec_cnt0[4]),
        .Q(init_dec_cnt_reg__0[4]),
        .S(rstdiv0_sync_r1_reg_rep));
  FDRE \init_dec_cnt_reg[5] 
       (.C(sys_rst),
        .CE(init_dec_cnt),
        .D(init_dec_cnt0[5]),
        .Q(init_dec_cnt_reg__0[5]),
        .R(rstdiv0_sync_r1_reg_rep));
  LUT6 #(
    .INIT(64'hCCCCCCCDCCCCCCCC)) 
    init_dec_done_i_1
       (.I0(\FSM_sequential_fine_adj_state_r[3]_i_6_n_0 ),
        .I1(init_dec_done_reg_n_0),
        .I2(\dec_cnt[5]_i_3_n_0 ),
        .I3(fine_adj_state_r[0]),
        .I4(fine_adj_state_r[1]),
        .I5(init_dec_done_i_2_n_0),
        .O(init_dec_done_i_1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    init_dec_done_i_2
       (.I0(fine_adj_state_r[2]),
        .I1(fine_adj_state_r[3]),
        .O(init_dec_done_i_2_n_0));
  FDRE init_dec_done_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(init_dec_done_i_1_n_0),
        .Q(init_dec_done_reg_n_0),
        .R(rstdiv0_sync_r1_reg_rep__4));
  FDRE init_dqsfound_done_r1_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(init_dqsfound_done_r1_reg_0),
        .Q(init_dqsfound_done_r1_reg_n_0),
        .R(1'b0));
  FDRE init_dqsfound_done_r2_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(init_dqsfound_done_r1_reg_n_0),
        .Q(init_dqsfound_done_r2),
        .R(1'b0));
  (* srl_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dqsfound_done_r4_reg_srl2 " *) 
  SRL16E init_dqsfound_done_r4_reg_srl2
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(sys_rst),
        .D(init_dqsfound_done_r2),
        .Q(init_dqsfound_done_r4_reg_srl2_n_0));
  FDRE init_dqsfound_done_r5_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(init_dqsfound_done_r4_reg_srl2_n_0),
        .Q(init_dqsfound_done_r5),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h000000000000222E)) 
    init_dqsfound_done_r_i_1
       (.I0(init_dqsfound_done_r1_reg_0),
        .I1(pi_dqs_found_all_bank),
        .I2(\rnk_cnt_r_reg_n_0_[0] ),
        .I3(\rnk_cnt_r_reg_n_0_[1] ),
        .I4(pi_rst_stg1_cal_r),
        .I5(rstdiv0_sync_r1_reg_rep__12),
        .O(init_dqsfound_done_r_i_1_n_0));
  FDRE init_dqsfound_done_r_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(init_dqsfound_done_r_i_1_n_0),
        .Q(init_dqsfound_done_r1_reg_0),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hFE)) 
    \init_state_r[1]_i_18 
       (.I0(pi_dqs_found_done),
        .I1(pi_dqs_found_rank_done),
        .I2(prech_req_posedge_r_reg),
        .O(\init_state_r_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT5 #(
    .INIT(32'hFFFF4404)) 
    ofifo_rst_i_1
       (.I0(calib_zero_inputs),
        .I1(rst_stg1_cal),
        .I2(\calib_sel_reg[1] ),
        .I3(\gen_byte_sel_div2.calib_in_common_reg ),
        .I4(A_rst_primitives),
        .O(ofifo_rst_reg0));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT5 #(
    .INIT(32'hFFFF4440)) 
    ofifo_rst_i_1__0
       (.I0(calib_zero_inputs),
        .I1(rst_stg1_cal),
        .I2(\calib_sel_reg[1] ),
        .I3(\gen_byte_sel_div2.calib_in_common_reg ),
        .I4(A_rst_primitives),
        .O(ofifo_rst_reg0_2));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    \phaser_in_gen.phaser_in_i_5 
       (.I0(\gen_byte_sel_div2.calib_in_common_reg ),
        .I1(\calib_sel_reg[1] ),
        .I2(rst_stg1_cal),
        .I3(calib_zero_inputs),
        .O(\pi_dqs_found_lanes_r1_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT4 #(
    .INIT(16'h00B0)) 
    \phaser_in_gen.phaser_in_i_5__0 
       (.I0(\gen_byte_sel_div2.calib_in_common_reg ),
        .I1(\calib_sel_reg[1] ),
        .I2(rst_stg1_cal),
        .I3(calib_zero_inputs),
        .O(\pi_dqs_found_lanes_r1_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT5 #(
    .INIT(32'h0000EEE0)) 
    phaser_out_i_2
       (.I0(\gen_byte_sel_div2.calib_in_common_reg ),
        .I1(\calib_sel_reg[1] ),
        .I2(ck_po_stg2_f_en),
        .I3(cmd_po_en_stg2_f),
        .I4(calib_zero_inputs),
        .O(\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT5 #(
    .INIT(32'h0000BBB0)) 
    phaser_out_i_2__0
       (.I0(\gen_byte_sel_div2.calib_in_common_reg ),
        .I1(\calib_sel_reg[1] ),
        .I2(ck_po_stg2_f_en),
        .I3(cmd_po_en_stg2_f),
        .I4(calib_zero_inputs),
        .O(\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    phaser_out_i_3
       (.I0(\gen_byte_sel_div2.calib_in_common_reg ),
        .I1(\calib_sel_reg[1] ),
        .I2(po_stg2_fincdec),
        .I3(calib_zero_inputs),
        .O(\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ));
  LUT5 #(
    .INIT(32'h00002220)) 
    phaser_out_i_3__0
       (.I0(\gen_byte_sel_div2.calib_in_common_reg ),
        .I1(calib_zero_ctrl),
        .I2(ck_po_stg2_f_en),
        .I3(cmd_po_en_stg2_f),
        .I4(calib_zero_inputs),
        .O(\rd_ptr_timing_reg[0] ));
  LUT4 #(
    .INIT(16'h00B0)) 
    phaser_out_i_3__1
       (.I0(\gen_byte_sel_div2.calib_in_common_reg ),
        .I1(\calib_sel_reg[1] ),
        .I2(po_stg2_fincdec),
        .I3(calib_zero_inputs),
        .O(\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    phaser_out_i_4
       (.I0(\gen_byte_sel_div2.calib_in_common_reg ),
        .I1(calib_zero_ctrl),
        .I2(po_stg2_fincdec),
        .I3(calib_zero_inputs),
        .O(\rd_ptr_timing_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \pi_dqs_found_all_bank[0]_i_1 
       (.I0(pi_dqs_found_lanes_r3[2]),
        .I1(pi_dqs_found_lanes_r3[0]),
        .I2(pi_dqs_found_start_reg),
        .I3(pi_dqs_found_all_bank),
        .O(\pi_dqs_found_all_bank[0]_i_1_n_0 ));
  FDRE \pi_dqs_found_all_bank_r_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(pi_dqs_found_all_bank),
        .Q(pi_dqs_found_all_bank_r),
        .R(1'b0));
  FDRE \pi_dqs_found_all_bank_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\pi_dqs_found_all_bank[0]_i_1_n_0 ),
        .Q(pi_dqs_found_all_bank),
        .R(rstdiv0_sync_r1_reg_rep__3));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \pi_dqs_found_any_bank[0]_i_1 
       (.I0(pi_dqs_found_lanes_r3[2]),
        .I1(pi_dqs_found_lanes_r3[0]),
        .I2(pi_dqs_found_start_reg),
        .I3(pi_dqs_found_any_bank),
        .O(\pi_dqs_found_any_bank[0]_i_1_n_0 ));
  FDRE \pi_dqs_found_any_bank_r_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(pi_dqs_found_any_bank),
        .Q(pi_dqs_found_any_bank_r),
        .R(1'b0));
  FDRE \pi_dqs_found_any_bank_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\pi_dqs_found_any_bank[0]_i_1_n_0 ),
        .Q(pi_dqs_found_any_bank),
        .R(rstdiv0_sync_r1_reg_rep__3));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \pi_dqs_found_lanes_r1_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(pi_dqs_found_lanes[0]),
        .Q(pi_dqs_found_lanes_r1[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \pi_dqs_found_lanes_r1_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(n_0_1),
        .Q(pi_dqs_found_lanes_r1[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \pi_dqs_found_lanes_r1_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(pi_dqs_found_lanes[1]),
        .Q(pi_dqs_found_lanes_r1[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \pi_dqs_found_lanes_r1_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(n_0_0),
        .Q(pi_dqs_found_lanes_r1[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \pi_dqs_found_lanes_r2_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(pi_dqs_found_lanes_r1[0]),
        .Q(pi_dqs_found_lanes_r2[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \pi_dqs_found_lanes_r2_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(pi_dqs_found_lanes_r1[1]),
        .Q(pi_dqs_found_lanes_r2[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \pi_dqs_found_lanes_r2_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(pi_dqs_found_lanes_r1[2]),
        .Q(pi_dqs_found_lanes_r2[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \pi_dqs_found_lanes_r2_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(pi_dqs_found_lanes_r1[3]),
        .Q(pi_dqs_found_lanes_r2[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \pi_dqs_found_lanes_r3_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(pi_dqs_found_lanes_r2[0]),
        .Q(pi_dqs_found_lanes_r3[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \pi_dqs_found_lanes_r3_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(pi_dqs_found_lanes_r2[1]),
        .Q(pi_dqs_found_lanes_r3[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \pi_dqs_found_lanes_r3_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(pi_dqs_found_lanes_r2[2]),
        .Q(pi_dqs_found_lanes_r3[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \pi_dqs_found_lanes_r3_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(pi_dqs_found_lanes_r2[3]),
        .Q(pi_dqs_found_lanes_r3[3]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \pi_rst_stg1_cal[0]_i_1 
       (.I0(pi_rst_stg1_cal_r),
        .I1(rst_dqs_find_reg_n_0),
        .O(\pi_rst_stg1_cal[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1111111010101010)) 
    \pi_rst_stg1_cal_r1[0]_i_1 
       (.I0(fine_adjust_reg_n_0),
        .I1(rstdiv0_sync_r1_reg_rep__12),
        .I2(pi_rst_stg1_cal_r),
        .I3(pi_dqs_found_any_bank_r),
        .I4(pi_dqs_found_all_bank),
        .I5(\pi_rst_stg1_cal_r1_reg_n_0_[0] ),
        .O(pi_rst_stg1_cal_r10));
  FDRE \pi_rst_stg1_cal_r1_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(pi_rst_stg1_cal_r10),
        .Q(\pi_rst_stg1_cal_r1_reg_n_0_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000000000FE)) 
    \pi_rst_stg1_cal_r[0]_i_1 
       (.I0(pi_rst_stg1_cal_r),
        .I1(\pi_rst_stg1_cal_r[0]_i_2_n_0 ),
        .I2(\pi_rst_stg1_cal_r[0]_i_3_n_0 ),
        .I3(rstdiv0_sync_r1_reg_rep__13),
        .I4(fine_adjust_reg_n_0),
        .I5(\pi_rst_stg1_cal_r1_reg_n_0_[0] ),
        .O(\pi_rst_stg1_cal_r[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFEAAAA)) 
    \pi_rst_stg1_cal_r[0]_i_2 
       (.I0(\rd_byte_data_offset_reg[0]_1 [5]),
        .I1(\rd_byte_data_offset_reg[0]_1 [3]),
        .I2(\rank_final_loop[0].bank_final_loop[0].final_data_offset_reg[0][2]_0 [1]),
        .I3(\rank_final_loop[0].bank_final_loop[0].final_data_offset_reg[0][2]_0 [0]),
        .I4(\rd_byte_data_offset_reg[0]_1 [4]),
        .O(\pi_rst_stg1_cal_r[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \pi_rst_stg1_cal_r[0]_i_3 
       (.I0(pi_dqs_found_all_bank),
        .I1(pi_dqs_found_any_bank_r),
        .I2(dqs_found_start_r),
        .I3(pi_dqs_found_start_reg),
        .O(\pi_rst_stg1_cal_r[0]_i_3_n_0 ));
  FDRE \pi_rst_stg1_cal_r_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\pi_rst_stg1_cal_r[0]_i_1_n_0 ),
        .Q(pi_rst_stg1_cal_r),
        .R(1'b0));
  FDRE \pi_rst_stg1_cal_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\pi_rst_stg1_cal[0]_i_1_n_0 ),
        .Q(rst_stg1_cal),
        .R(rstdiv0_sync_r1_reg_rep__4));
  FDRE rank_done_r1_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(pi_dqs_found_rank_done),
        .Q(rank_done_r1),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000044444404)) 
    rank_done_r_i_1
       (.I0(pi_dqs_found_all_bank_r),
        .I1(pi_dqs_found_all_bank),
        .I2(init_dqsfound_done_r1_reg_0),
        .I3(\rnk_cnt_r_reg_n_0_[0] ),
        .I4(\rnk_cnt_r_reg_n_0_[1] ),
        .I5(rstdiv0_sync_r1_reg_rep__12),
        .O(rank_done_r_i_1_n_0));
  FDRE rank_done_r_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(rank_done_r_i_1_n_0),
        .Q(pi_dqs_found_rank_done),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \rank_final_loop[0].bank_final_loop[0].final_data_offset[0][5]_i_1 
       (.I0(init_dqsfound_done_r1_reg_0),
        .I1(init_dqsfound_done_r1_reg_n_0),
        .O(p_0_in22_out));
  LUT3 #(
    .INIT(8'h04)) 
    \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc[0][5]_i_1 
       (.I0(init_dqsfound_done_r1_reg_n_0),
        .I1(init_dqsfound_done_r1_reg_0),
        .I2(rstdiv0_sync_r1_reg_rep__12),
        .O(p_1_out));
  FDRE \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][0] 
       (.C(sys_rst),
        .CE(p_1_out),
        .D(\rd_byte_data_offset_reg[0]_1 [0]),
        .Q(\cmd_pipe_plus.mc_data_offset_reg[5] [0]),
        .R(1'b0));
  FDRE \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][1] 
       (.C(sys_rst),
        .CE(p_1_out),
        .D(\rank_final_loop[0].bank_final_loop[0].final_data_offset_reg[0][2]_0 [0]),
        .Q(\cmd_pipe_plus.mc_data_offset_reg[5] [1]),
        .R(1'b0));
  FDRE \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][2] 
       (.C(sys_rst),
        .CE(p_1_out),
        .D(\rank_final_loop[0].bank_final_loop[0].final_data_offset_reg[0][2]_0 [1]),
        .Q(\cmd_pipe_plus.mc_data_offset_reg[5] [2]),
        .R(1'b0));
  FDRE \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][3] 
       (.C(sys_rst),
        .CE(p_1_out),
        .D(\rd_byte_data_offset_reg[0]_1 [3]),
        .Q(\cmd_pipe_plus.mc_data_offset_reg[5] [3]),
        .R(1'b0));
  FDRE \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][4] 
       (.C(sys_rst),
        .CE(p_1_out),
        .D(\rd_byte_data_offset_reg[0]_1 [4]),
        .Q(\cmd_pipe_plus.mc_data_offset_reg[5] [4]),
        .R(1'b0));
  FDRE \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][5] 
       (.C(sys_rst),
        .CE(p_1_out),
        .D(\rd_byte_data_offset_reg[0]_1 [5]),
        .Q(\cmd_pipe_plus.mc_data_offset_reg[5] [5]),
        .R(1'b0));
  FDRE \rank_final_loop[0].bank_final_loop[0].final_data_offset_reg[0][0] 
       (.C(sys_rst),
        .CE(p_0_in22_out),
        .D(\rd_byte_data_offset_reg[0]_1 [0]),
        .Q(rd_data_offset_ranks_0[0]),
        .R(rstdiv0_sync_r1_reg_rep__3));
  FDRE \rank_final_loop[0].bank_final_loop[0].final_data_offset_reg[0][1] 
       (.C(sys_rst),
        .CE(p_0_in22_out),
        .D(\rank_final_loop[0].bank_final_loop[0].final_data_offset_reg[0][2]_0 [0]),
        .Q(Q[0]),
        .R(rstdiv0_sync_r1_reg_rep__3));
  FDRE \rank_final_loop[0].bank_final_loop[0].final_data_offset_reg[0][2] 
       (.C(sys_rst),
        .CE(p_0_in22_out),
        .D(\rank_final_loop[0].bank_final_loop[0].final_data_offset_reg[0][2]_0 [1]),
        .Q(Q[1]),
        .R(rstdiv0_sync_r1_reg_rep__3));
  FDRE \rank_final_loop[0].bank_final_loop[0].final_data_offset_reg[0][3] 
       (.C(sys_rst),
        .CE(p_0_in22_out),
        .D(\rd_byte_data_offset_reg[0]_1 [3]),
        .Q(rd_data_offset_ranks_0[3]),
        .R(rstdiv0_sync_r1_reg_rep__3));
  FDRE \rank_final_loop[0].bank_final_loop[0].final_data_offset_reg[0][4] 
       (.C(sys_rst),
        .CE(p_0_in22_out),
        .D(\rd_byte_data_offset_reg[0]_1 [4]),
        .Q(rd_data_offset_ranks_0[4]),
        .R(rstdiv0_sync_r1_reg_rep__3));
  FDRE \rank_final_loop[0].bank_final_loop[0].final_data_offset_reg[0][5] 
       (.C(sys_rst),
        .CE(p_0_in22_out),
        .D(\rd_byte_data_offset_reg[0]_1 [5]),
        .Q(rd_data_offset_ranks_0[5]),
        .R(rstdiv0_sync_r1_reg_rep__3));
  LUT1 #(
    .INIT(2'h1)) 
    \rd_byte_data_offset[0][0]_i_1 
       (.I0(\rd_byte_data_offset_reg[0]_1 [0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rd_byte_data_offset[0][1]_i_1 
       (.I0(\rd_byte_data_offset_reg[0]_1 [0]),
        .I1(\rank_final_loop[0].bank_final_loop[0].final_data_offset_reg[0][2]_0 [0]),
        .O(p_0_in[1]));
  LUT3 #(
    .INIT(8'h6A)) 
    \rd_byte_data_offset[0][2]_i_1 
       (.I0(\rank_final_loop[0].bank_final_loop[0].final_data_offset_reg[0][2]_0 [1]),
        .I1(\rank_final_loop[0].bank_final_loop[0].final_data_offset_reg[0][2]_0 [0]),
        .I2(\rd_byte_data_offset_reg[0]_1 [0]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \rd_byte_data_offset[0][3]_i_1 
       (.I0(\rd_byte_data_offset_reg[0]_1 [3]),
        .I1(\rd_byte_data_offset_reg[0]_1 [0]),
        .I2(\rank_final_loop[0].bank_final_loop[0].final_data_offset_reg[0][2]_0 [0]),
        .I3(\rank_final_loop[0].bank_final_loop[0].final_data_offset_reg[0][2]_0 [1]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \rd_byte_data_offset[0][4]_i_1 
       (.I0(\rd_byte_data_offset_reg[0]_1 [4]),
        .I1(\rank_final_loop[0].bank_final_loop[0].final_data_offset_reg[0][2]_0 [1]),
        .I2(\rank_final_loop[0].bank_final_loop[0].final_data_offset_reg[0][2]_0 [0]),
        .I3(\rd_byte_data_offset_reg[0]_1 [0]),
        .I4(\rd_byte_data_offset_reg[0]_1 [3]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAFFAE)) 
    \rd_byte_data_offset[0][5]_i_1 
       (.I0(rstdiv0_sync_r1_reg_rep__12),
        .I1(rank_done_r1),
        .I2(init_dqsfound_done_r1_reg_0),
        .I3(\pi_rst_stg1_cal_r[0]_i_2_n_0 ),
        .I4(\rnk_cnt_r_reg_n_0_[1] ),
        .I5(\rnk_cnt_r_reg_n_0_[0] ),
        .O(\rd_byte_data_offset[0][5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h45000000)) 
    \rd_byte_data_offset[0][5]_i_2 
       (.I0(\pi_rst_stg1_cal_r[0]_i_2_n_0 ),
        .I1(init_dqsfound_done_r1_reg_0),
        .I2(rank_done_r1),
        .I3(\rd_byte_data_offset[0][5]_i_4_n_0 ),
        .I4(fine_adj_state_r150_out),
        .O(rd_byte_data_offset));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \rd_byte_data_offset[0][5]_i_3 
       (.I0(\rd_byte_data_offset_reg[0]_1 [5]),
        .I1(\rd_byte_data_offset_reg[0]_1 [3]),
        .I2(\rd_byte_data_offset_reg[0]_1 [0]),
        .I3(\rank_final_loop[0].bank_final_loop[0].final_data_offset_reg[0][2]_0 [0]),
        .I4(\rank_final_loop[0].bank_final_loop[0].final_data_offset_reg[0][2]_0 [1]),
        .I5(\rd_byte_data_offset_reg[0]_1 [4]),
        .O(p_0_in[5]));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \rd_byte_data_offset[0][5]_i_4 
       (.I0(\rnk_cnt_r_reg_n_0_[0] ),
        .I1(\rnk_cnt_r_reg_n_0_[1] ),
        .I2(pi_dqs_found_all_bank),
        .I3(init_dqsfound_done_r1_reg_0),
        .I4(fine_adjust_reg_n_0),
        .I5(dqs_found_start_r),
        .O(\rd_byte_data_offset[0][5]_i_4_n_0 ));
  FDSE \rd_byte_data_offset_reg[0][0] 
       (.C(sys_rst),
        .CE(rd_byte_data_offset),
        .D(p_0_in[0]),
        .Q(\rd_byte_data_offset_reg[0]_1 [0]),
        .S(\rd_byte_data_offset[0][5]_i_1_n_0 ));
  FDSE \rd_byte_data_offset_reg[0][1] 
       (.C(sys_rst),
        .CE(rd_byte_data_offset),
        .D(p_0_in[1]),
        .Q(\rank_final_loop[0].bank_final_loop[0].final_data_offset_reg[0][2]_0 [0]),
        .S(\rd_byte_data_offset[0][5]_i_1_n_0 ));
  FDRE \rd_byte_data_offset_reg[0][2] 
       (.C(sys_rst),
        .CE(rd_byte_data_offset),
        .D(p_0_in[2]),
        .Q(\rank_final_loop[0].bank_final_loop[0].final_data_offset_reg[0][2]_0 [1]),
        .R(\rd_byte_data_offset[0][5]_i_1_n_0 ));
  FDRE \rd_byte_data_offset_reg[0][3] 
       (.C(sys_rst),
        .CE(rd_byte_data_offset),
        .D(p_0_in[3]),
        .Q(\rd_byte_data_offset_reg[0]_1 [3]),
        .R(\rd_byte_data_offset[0][5]_i_1_n_0 ));
  FDRE \rd_byte_data_offset_reg[0][4] 
       (.C(sys_rst),
        .CE(rd_byte_data_offset),
        .D(p_0_in[4]),
        .Q(\rd_byte_data_offset_reg[0]_1 [4]),
        .R(\rd_byte_data_offset[0][5]_i_1_n_0 ));
  FDRE \rd_byte_data_offset_reg[0][5] 
       (.C(sys_rst),
        .CE(rd_byte_data_offset),
        .D(p_0_in[5]),
        .Q(\rd_byte_data_offset_reg[0]_1 [5]),
        .R(\rd_byte_data_offset[0][5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \rnk_cnt_r[0]_i_1 
       (.I0(init_dqsfound_done_r1_reg_0),
        .I1(pi_dqs_found_rank_done),
        .I2(\rnk_cnt_r_reg_n_0_[0] ),
        .O(\rnk_cnt_r[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT4 #(
    .INIT(16'hF708)) 
    \rnk_cnt_r[1]_i_1 
       (.I0(\rnk_cnt_r_reg_n_0_[0] ),
        .I1(pi_dqs_found_rank_done),
        .I2(init_dqsfound_done_r1_reg_0),
        .I3(\rnk_cnt_r_reg_n_0_[1] ),
        .O(\rnk_cnt_r[1]_i_1_n_0 ));
  FDRE \rnk_cnt_r_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\rnk_cnt_r[0]_i_1_n_0 ),
        .Q(\rnk_cnt_r_reg_n_0_[0] ),
        .R(rstdiv0_sync_r1_reg_rep__3));
  FDRE \rnk_cnt_r_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\rnk_cnt_r[1]_i_1_n_0 ),
        .Q(\rnk_cnt_r_reg_n_0_[1] ),
        .R(rstdiv0_sync_r1_reg_rep__3));
  LUT6 #(
    .INIT(64'hEEEEEEEFEEEEEEE0)) 
    rst_dqs_find_i_1
       (.I0(rst_dqs_find_i_2_n_0),
        .I1(rst_dqs_find_i_3_n_0),
        .I2(rst_dqs_find_i_4_n_0),
        .I3(rst_dqs_find_i_5_n_0),
        .I4(rst_dqs_find_i_6_n_0),
        .I5(rst_dqs_find_reg_n_0),
        .O(rst_dqs_find_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT5 #(
    .INIT(32'hBB003F03)) 
    rst_dqs_find_i_10
       (.I0(rst_dqs_find_i_9_n_0),
        .I1(\FSM_sequential_fine_adj_state_r[3]_i_14_n_0 ),
        .I2(\inc_cnt_reg_n_0_[5] ),
        .I3(\first_fail_taps[5]_i_5_n_0 ),
        .I4(first_fail_detect_reg_n_0),
        .O(rst_dqs_find_i_10_n_0));
  LUT6 #(
    .INIT(64'hFFC0554055405540)) 
    rst_dqs_find_i_2
       (.I0(fine_adj_state_r[0]),
        .I1(fine_adj_state_r[3]),
        .I2(rst_dqs_find_i_7_n_0),
        .I3(fine_adj_state_r[2]),
        .I4(prech_done),
        .I5(fine_adj_state_r[1]),
        .O(rst_dqs_find_i_2_n_0));
  LUT3 #(
    .INIT(8'h10)) 
    rst_dqs_find_i_3
       (.I0(fine_adj_state_r[1]),
        .I1(fine_adj_state_r[0]),
        .I2(init_dqsfound_done_r5),
        .O(rst_dqs_find_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000000002030200)) 
    rst_dqs_find_i_4
       (.I0(pi_dqs_found_all_bank),
        .I1(fine_adj_state_r[0]),
        .I2(fine_adj_state_r[3]),
        .I3(fine_adj_state_r[1]),
        .I4(init_dqsfound_done_r5),
        .I5(fine_adj_state_r[2]),
        .O(rst_dqs_find_i_4_n_0));
  LUT6 #(
    .INIT(64'h8000FF008000A000)) 
    rst_dqs_find_i_5
       (.I0(fine_adj_state_r[2]),
        .I1(prech_done),
        .I2(fine_adj_state_r[1]),
        .I3(fine_adj_state_r[3]),
        .I4(fine_adj_state_r[0]),
        .I5(rst_dqs_find_i_8_n_0),
        .O(rst_dqs_find_i_5_n_0));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    rst_dqs_find_i_6
       (.I0(rst_dqs_find_r2),
        .I1(pi_dqs_found_any_bank),
        .I2(fine_adj_state_r[0]),
        .I3(fine_adj_state_r[2]),
        .I4(fine_adj_state_r[3]),
        .I5(fine_adj_state_r[1]),
        .O(rst_dqs_find_i_6_n_0));
  LUT6 #(
    .INIT(64'hD500D5FFF5FFF5FF)) 
    rst_dqs_find_i_7
       (.I0(first_fail_detect_reg_n_0),
        .I1(rst_dqs_find_i_9_n_0),
        .I2(\first_fail_taps[5]_i_5_n_0 ),
        .I3(fine_adj_state_r142_out),
        .I4(\inc_cnt_reg_n_0_[5] ),
        .I5(\FSM_sequential_fine_adj_state_r[3]_i_14_n_0 ),
        .O(rst_dqs_find_i_7_n_0));
  LUT6 #(
    .INIT(64'h08000800A8000800)) 
    rst_dqs_find_i_8
       (.I0(fine_adj_state_r[1]),
        .I1(rst_dqs_find_i_10_n_0),
        .I2(pi_dqs_found_all_bank),
        .I3(detect_pi_found_dqs),
        .I4(fine_adj_state_r3),
        .I5(fine_adj_state_r15_out),
        .O(rst_dqs_find_i_8_n_0));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFF)) 
    rst_dqs_find_i_9
       (.I0(\inc_cnt_reg_n_0_[3] ),
        .I1(\inc_cnt_reg_n_0_[4] ),
        .I2(\inc_cnt_reg_n_0_[2] ),
        .I3(\inc_cnt_reg_n_0_[1] ),
        .I4(\inc_cnt_reg_n_0_[0] ),
        .I5(\inc_cnt_reg_n_0_[5] ),
        .O(rst_dqs_find_i_9_n_0));
  FDRE rst_dqs_find_r1_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(rst_dqs_find_reg_n_0),
        .Q(rst_dqs_find_r1),
        .R(1'b0));
  FDRE rst_dqs_find_r2_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(rst_dqs_find_r1),
        .Q(rst_dqs_find_r2),
        .R(1'b0));
  FDRE rst_dqs_find_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(rst_dqs_find_i_1_n_0),
        .Q(rst_dqs_find_reg_n_0),
        .R(rstdiv0_sync_r1_reg_rep__4));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'h45)) 
    \stable_pass_cnt[0]_i_1 
       (.I0(\stable_pass_cnt_reg_n_0_[0] ),
        .I1(pi_dqs_found_all_bank),
        .I2(detect_pi_found_dqs),
        .O(p_0_in__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT4 #(
    .INIT(16'h6066)) 
    \stable_pass_cnt[1]_i_1 
       (.I0(stable_pass_cnt_reg__0[1]),
        .I1(\stable_pass_cnt_reg_n_0_[0] ),
        .I2(pi_dqs_found_all_bank),
        .I3(detect_pi_found_dqs),
        .O(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT5 #(
    .INIT(32'h0BBBB000)) 
    \stable_pass_cnt[2]_i_1 
       (.I0(pi_dqs_found_all_bank),
        .I1(detect_pi_found_dqs),
        .I2(\stable_pass_cnt_reg_n_0_[0] ),
        .I3(stable_pass_cnt_reg__0[1]),
        .I4(stable_pass_cnt_reg__0[2]),
        .O(\stable_pass_cnt[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0BBBBBBBB0000000)) 
    \stable_pass_cnt[3]_i_1 
       (.I0(pi_dqs_found_all_bank),
        .I1(detect_pi_found_dqs),
        .I2(stable_pass_cnt_reg__0[1]),
        .I3(\stable_pass_cnt_reg_n_0_[0] ),
        .I4(stable_pass_cnt_reg__0[2]),
        .I5(stable_pass_cnt_reg__0[3]),
        .O(\stable_pass_cnt[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1555555540000000)) 
    \stable_pass_cnt[4]_i_1 
       (.I0(fine_adj_state_r142_out),
        .I1(stable_pass_cnt_reg__0[2]),
        .I2(\stable_pass_cnt_reg_n_0_[0] ),
        .I3(stable_pass_cnt_reg__0[1]),
        .I4(stable_pass_cnt_reg__0[3]),
        .I5(stable_pass_cnt_reg__0[4]),
        .O(\stable_pass_cnt[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00200000)) 
    \stable_pass_cnt[5]_i_1 
       (.I0(fine_adj_state_r[1]),
        .I1(fine_adj_state_r[2]),
        .I2(fine_adj_state_r[3]),
        .I3(fine_adj_state_r[0]),
        .I4(detect_pi_found_dqs),
        .O(stable_pass_cnt));
  LUT6 #(
    .INIT(64'hBBBB0BBB0000B000)) 
    \stable_pass_cnt[5]_i_2 
       (.I0(pi_dqs_found_all_bank),
        .I1(detect_pi_found_dqs),
        .I2(stable_pass_cnt_reg__0[4]),
        .I3(stable_pass_cnt_reg__0[3]),
        .I4(\stable_pass_cnt[5]_i_3_n_0 ),
        .I5(stable_pass_cnt_reg__0[5]),
        .O(\stable_pass_cnt[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \stable_pass_cnt[5]_i_3 
       (.I0(stable_pass_cnt_reg__0[1]),
        .I1(\stable_pass_cnt_reg_n_0_[0] ),
        .I2(stable_pass_cnt_reg__0[2]),
        .O(\stable_pass_cnt[5]_i_3_n_0 ));
  FDRE \stable_pass_cnt_reg[0] 
       (.C(sys_rst),
        .CE(stable_pass_cnt),
        .D(p_0_in__1[0]),
        .Q(\stable_pass_cnt_reg_n_0_[0] ),
        .R(SR));
  FDRE \stable_pass_cnt_reg[1] 
       (.C(sys_rst),
        .CE(stable_pass_cnt),
        .D(p_0_in__1[1]),
        .Q(stable_pass_cnt_reg__0[1]),
        .R(SR));
  FDRE \stable_pass_cnt_reg[2] 
       (.C(sys_rst),
        .CE(stable_pass_cnt),
        .D(\stable_pass_cnt[2]_i_1_n_0 ),
        .Q(stable_pass_cnt_reg__0[2]),
        .R(SR));
  FDRE \stable_pass_cnt_reg[3] 
       (.C(sys_rst),
        .CE(stable_pass_cnt),
        .D(\stable_pass_cnt[3]_i_1_n_0 ),
        .Q(stable_pass_cnt_reg__0[3]),
        .R(SR));
  FDRE \stable_pass_cnt_reg[4] 
       (.C(sys_rst),
        .CE(stable_pass_cnt),
        .D(\stable_pass_cnt[4]_i_1_n_0 ),
        .Q(stable_pass_cnt_reg__0[4]),
        .R(SR));
  FDRE \stable_pass_cnt_reg[5] 
       (.C(sys_rst),
        .CE(stable_pass_cnt),
        .D(\stable_pass_cnt[5]_i_2_n_0 ),
        .Q(stable_pass_cnt_reg__0[5]),
        .R(SR));
endmodule

module Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_ddr_phy_init
   (prech_done,
    out,
    prech_pending_r_reg_0,
    \one_rank.stg1_wr_done_reg_0 ,
    pi_calib_done,
    wrcal_rd_wait,
    detect_pi_found_dqs,
    init_calib_complete_reg_0,
    \wr_ptr_reg[2] ,
    \calib_cke_reg[0]_0 ,
    pi_dqs_found_done_r1,
    calib_wrdata_en,
    rdlvl_stg1_start_r_reg,
    \complex_row_cnt_ocal_reg[0]_0 ,
    phy_ctl_wr_i1_reg,
    \one_rank.stg1_wr_done_reg_1 ,
    \one_rank.stg1_wr_done_reg_2 ,
    UNCONN_OUT,
    E,
    UNCONN_OUT_0,
    \wr_ptr_reg[2]_0 ,
    UNCONN_OUT_1,
    \wr_ptr_reg[2]_1 ,
    phy_dout,
    \rd_ptr_timing_reg[0] ,
    cal1_state_r1536_out,
    mpr_rdlvl_start_r_reg,
    first_rdlvl_pat_r,
    first_wrcal_pat_r,
    \my_empty_reg[7] ,
    \my_empty_reg[7]_0 ,
    mux_wrdata_en,
    mux_cmd_wren,
    D1,
    D3,
    D4,
    D5,
    D6,
    D7,
    D8,
    D9,
    D0,
    \my_empty_reg[7]_1 ,
    \my_empty_reg[7]_2 ,
    \my_empty_reg[7]_3 ,
    \my_empty_reg[7]_4 ,
    \my_empty_reg[7]_5 ,
    \my_empty_reg[7]_6 ,
    \my_empty_reg[7]_7 ,
    fine_adj_state_r142_out,
    \my_empty_reg[6] ,
    \my_empty_reg[6]_0 ,
    \my_empty_reg[6]_1 ,
    \my_empty_reg[6]_2 ,
    \my_empty_reg[6]_3 ,
    \my_empty_reg[6]_4 ,
    \my_empty_reg[6]_5 ,
    \my_empty_reg[6]_6 ,
    \my_empty_reg[6]_7 ,
    \rd_ptr_timing_reg[0]_0 ,
    \rd_ptr_timing_reg[0]_1 ,
    \rd_ptr_timing_reg[0]_2 ,
    \rd_ptr_timing_reg[0]_3 ,
    \rd_ptr_timing_reg[0]_4 ,
    \rd_ptr_timing_reg[0]_5 ,
    \rd_ptr_timing_reg[0]_6 ,
    \rd_ptr_timing_reg[0]_7 ,
    wrlvl_final_if_rst,
    wrcal_start_reg_0,
    dqs_found_start_r_reg,
    \phy_ctl_wd_i1_reg[24] ,
    phy_read_calib,
    sys_rst,
    in0,
    rstdiv0_sync_r1_reg_rep__4,
    prbs_rdlvl_done_pulse0,
    rstdiv0_sync_r1_reg_rep__5,
    D,
    rdlvl_last_byte_done,
    p_128_in,
    pi_dqs_found_done,
    init_calib_complete_reg_rep__4,
    wrlvl_byte_redo,
    wrcal_done_reg,
    \my_empty_reg[3] ,
    \my_empty_reg[5] ,
    \my_empty_reg[3]_0 ,
    \my_empty_reg[5]_0 ,
    \my_empty_reg[3]_1 ,
    \my_empty_reg[5]_1 ,
    init_calib_complete_reg_rep__3,
    init_calib_complete_reg_rep__2,
    mpr_rdlvl_start_r,
    Q,
    init_dqsfound_done_r2,
    \rd_byte_data_offset_reg[0][2] ,
    ck_addr_cmd_delay_done,
    rdlvl_stg1_done_int_reg,
    rdlvl_pi_incdec,
    rstdiv0_sync_r1_reg_rep__11,
    dqs_found_prech_req,
    complex_row0_rd_done1,
    rdlvl_stg1_done_int_reg_0,
    wrcal_prech_req,
    rdlvl_prech_req,
    rdlvl_stg1_rank_done,
    rdlvl_stg1_done_int_reg_1,
    dqs_found_done_r_reg,
    pi_dqs_found_rank_done,
    phy_mc_go,
    \write_buffer.wr_buf_out_data_reg[127] ,
    init_calib_complete_reg_rep__1,
    init_calib_complete_reg_rep__0,
    mc_wrdata_en,
    mc_cas_n,
    mc_ras_n,
    mc_odt,
    mc_we_n,
    init_calib_complete_reg_rep__8,
    \rd_ptr_reg[3] ,
    \my_empty_reg[1] ,
    init_calib_complete_reg_rep__7,
    \rd_ptr_reg[3]_0 ,
    \my_empty_reg[1]_0 ,
    init_calib_complete_reg_rep__6,
    init_calib_complete_reg_rep__5,
    \cmd_pipe_plus.mc_bank_reg[7] ,
    pi_dqs_found_all_bank,
    \rd_ptr_reg[3]_1 ,
    \my_empty_reg[1]_1 ,
    \cmd_pipe_plus.mc_address_reg[38] ,
    init_calib_complete_reg_rep__9,
    mem_out,
    \my_empty_reg[1]_2 ,
    \cmd_pipe_plus.mc_cke_reg[3] ,
    rstdiv0_sync_r1_reg_rep__12,
    pi_dqs_found_done_r1_reg_0,
    pi_dqs_found_done_r1_reg_1,
    pi_dqs_found_done_r1_reg_2,
    pi_dqs_found_done_r1_reg_3,
    rdlvl_stg1_done_int_reg_2,
    rstdiv0_sync_r1_reg_rep__9,
    rstdiv0_sync_r1_reg_rep__8,
    mc_cmd,
    \cmd_pipe_plus.mc_data_offset_reg[0] ,
    \cmd_pipe_plus.mc_data_offset_reg[2] ,
    \cmd_pipe_plus.mc_data_offset_reg[3] ,
    \cmd_pipe_plus.mc_data_offset_reg[4] ,
    \cmd_pipe_plus.mc_data_offset_reg[5] );
  output prech_done;
  output out;
  output prech_pending_r_reg_0;
  output \one_rank.stg1_wr_done_reg_0 ;
  output pi_calib_done;
  output wrcal_rd_wait;
  output detect_pi_found_dqs;
  output init_calib_complete_reg_0;
  output \wr_ptr_reg[2] ;
  output \calib_cke_reg[0]_0 ;
  output pi_dqs_found_done_r1;
  output calib_wrdata_en;
  output rdlvl_stg1_start_r_reg;
  output \complex_row_cnt_ocal_reg[0]_0 ;
  output phy_ctl_wr_i1_reg;
  output \one_rank.stg1_wr_done_reg_1 ;
  output \one_rank.stg1_wr_done_reg_2 ;
  output UNCONN_OUT;
  output [0:0]E;
  output UNCONN_OUT_0;
  output [0:0]\wr_ptr_reg[2]_0 ;
  output UNCONN_OUT_1;
  output [0:0]\wr_ptr_reg[2]_1 ;
  output [40:0]phy_dout;
  output [25:0]\rd_ptr_timing_reg[0] ;
  output cal1_state_r1536_out;
  output mpr_rdlvl_start_r_reg;
  output first_rdlvl_pat_r;
  output first_wrcal_pat_r;
  output [43:0]\my_empty_reg[7] ;
  output [43:0]\my_empty_reg[7]_0 ;
  output mux_wrdata_en;
  output mux_cmd_wren;
  output [4:0]D1;
  output [5:0]D3;
  output [4:0]D4;
  output [4:0]D5;
  output [5:0]D6;
  output [5:0]D7;
  output [4:0]D8;
  output [5:0]D9;
  output [5:0]D0;
  output [5:0]\my_empty_reg[7]_1 ;
  output [4:0]\my_empty_reg[7]_2 ;
  output [5:0]\my_empty_reg[7]_3 ;
  output [4:0]\my_empty_reg[7]_4 ;
  output [5:0]\my_empty_reg[7]_5 ;
  output [4:0]\my_empty_reg[7]_6 ;
  output [4:0]\my_empty_reg[7]_7 ;
  output fine_adj_state_r142_out;
  output [3:0]\my_empty_reg[6] ;
  output [3:0]\my_empty_reg[6]_0 ;
  output [3:0]\my_empty_reg[6]_1 ;
  output [0:0]\my_empty_reg[6]_2 ;
  output [7:0]\my_empty_reg[6]_3 ;
  output [7:0]\my_empty_reg[6]_4 ;
  output [3:0]\my_empty_reg[6]_5 ;
  output [3:0]\my_empty_reg[6]_6 ;
  output [3:0]\my_empty_reg[6]_7 ;
  output [3:0]\rd_ptr_timing_reg[0]_0 ;
  output [3:0]\rd_ptr_timing_reg[0]_1 ;
  output [3:0]\rd_ptr_timing_reg[0]_2 ;
  output [7:0]\rd_ptr_timing_reg[0]_3 ;
  output [4:0]\rd_ptr_timing_reg[0]_4 ;
  output [0:0]\rd_ptr_timing_reg[0]_5 ;
  output [3:0]\rd_ptr_timing_reg[0]_6 ;
  output [0:0]\rd_ptr_timing_reg[0]_7 ;
  output wrlvl_final_if_rst;
  output wrcal_start_reg_0;
  output dqs_found_start_r_reg;
  output [10:0]\phy_ctl_wd_i1_reg[24] ;
  output phy_read_calib;
  input sys_rst;
  input in0;
  input rstdiv0_sync_r1_reg_rep__4;
  input prbs_rdlvl_done_pulse0;
  input [1:0]rstdiv0_sync_r1_reg_rep__5;
  input [4:0]D;
  input rdlvl_last_byte_done;
  input p_128_in;
  input pi_dqs_found_done;
  input init_calib_complete_reg_rep__4;
  input wrlvl_byte_redo;
  input wrcal_done_reg;
  input \my_empty_reg[3] ;
  input \my_empty_reg[5] ;
  input \my_empty_reg[3]_0 ;
  input \my_empty_reg[5]_0 ;
  input \my_empty_reg[3]_1 ;
  input \my_empty_reg[5]_1 ;
  input init_calib_complete_reg_rep__3;
  input init_calib_complete_reg_rep__2;
  input mpr_rdlvl_start_r;
  input [1:0]Q;
  input init_dqsfound_done_r2;
  input [1:0]\rd_byte_data_offset_reg[0][2] ;
  input ck_addr_cmd_delay_done;
  input rdlvl_stg1_done_int_reg;
  input rdlvl_pi_incdec;
  input rstdiv0_sync_r1_reg_rep__11;
  input dqs_found_prech_req;
  input complex_row0_rd_done1;
  input rdlvl_stg1_done_int_reg_0;
  input wrcal_prech_req;
  input rdlvl_prech_req;
  input rdlvl_stg1_rank_done;
  input rdlvl_stg1_done_int_reg_1;
  input dqs_found_done_r_reg;
  input pi_dqs_found_rank_done;
  input phy_mc_go;
  input [87:0]\write_buffer.wr_buf_out_data_reg[127] ;
  input init_calib_complete_reg_rep__1;
  input init_calib_complete_reg_rep__0;
  input mc_wrdata_en;
  input [0:0]mc_cas_n;
  input [0:0]mc_ras_n;
  input [0:0]mc_odt;
  input [0:0]mc_we_n;
  input init_calib_complete_reg_rep__8;
  input [43:0]\rd_ptr_reg[3] ;
  input \my_empty_reg[1] ;
  input init_calib_complete_reg_rep__7;
  input [43:0]\rd_ptr_reg[3]_0 ;
  input \my_empty_reg[1]_0 ;
  input init_calib_complete_reg_rep__6;
  input init_calib_complete_reg_rep__5;
  input [5:0]\cmd_pipe_plus.mc_bank_reg[7] ;
  input pi_dqs_found_all_bank;
  input [40:0]\rd_ptr_reg[3]_1 ;
  input \my_empty_reg[1]_1 ;
  input [33:0]\cmd_pipe_plus.mc_address_reg[38] ;
  input init_calib_complete_reg_rep__9;
  input [30:0]mem_out;
  input \my_empty_reg[1]_2 ;
  input [1:0]\cmd_pipe_plus.mc_cke_reg[3] ;
  input rstdiv0_sync_r1_reg_rep__12;
  input pi_dqs_found_done_r1_reg_0;
  input pi_dqs_found_done_r1_reg_1;
  input pi_dqs_found_done_r1_reg_2;
  input pi_dqs_found_done_r1_reg_3;
  input [0:0]rdlvl_stg1_done_int_reg_2;
  input [0:0]rstdiv0_sync_r1_reg_rep__9;
  input [0:0]rstdiv0_sync_r1_reg_rep__8;
  input [1:0]mc_cmd;
  input \cmd_pipe_plus.mc_data_offset_reg[0] ;
  input [1:0]\cmd_pipe_plus.mc_data_offset_reg[2] ;
  input \cmd_pipe_plus.mc_data_offset_reg[3] ;
  input \cmd_pipe_plus.mc_data_offset_reg[4] ;
  input \cmd_pipe_plus.mc_data_offset_reg[5] ;

  wire [4:0]D;
  wire [5:0]D0;
  wire [4:0]D1;
  wire [5:0]D3;
  wire [4:0]D4;
  wire [4:0]D5;
  wire [5:0]D6;
  wire [5:0]D7;
  wire [4:0]D8;
  wire [5:0]D9;
  wire \DDR3_1rank.phy_int_cs_n[0]_i_10_n_0 ;
  wire \DDR3_1rank.phy_int_cs_n[0]_i_1_n_0 ;
  wire \DDR3_1rank.phy_int_cs_n[0]_i_2_n_0 ;
  wire \DDR3_1rank.phy_int_cs_n[0]_i_3_n_0 ;
  wire \DDR3_1rank.phy_int_cs_n[0]_i_4_n_0 ;
  wire \DDR3_1rank.phy_int_cs_n[0]_i_5_n_0 ;
  wire \DDR3_1rank.phy_int_cs_n[0]_i_6_n_0 ;
  wire \DDR3_1rank.phy_int_cs_n[0]_i_7_n_0 ;
  wire \DDR3_1rank.phy_int_cs_n[0]_i_8_n_0 ;
  wire \DDR3_1rank.phy_int_cs_n[0]_i_9_n_0 ;
  wire [0:0]E;
  wire [1:0]Q;
  wire UNCONN_OUT;
  wire UNCONN_OUT_0;
  wire UNCONN_OUT_1;
  wire \back_to_back_reads_4_1.num_reads[0]_i_1_n_0 ;
  wire \back_to_back_reads_4_1.num_reads[1]_i_1_n_0 ;
  wire [1:0]bank_w;
  wire burst_addr_r_i_1_n_0;
  wire burst_addr_r_i_2_n_0;
  wire burst_addr_r_reg_n_0;
  wire cal1_state_r1536_out;
  wire [3:3]calib_cke;
  wire \calib_cke_reg[0]_0 ;
  wire [2:0]calib_cmd;
  wire \calib_cmd[0]_i_1_n_0 ;
  wire \calib_cmd[1]_i_1_n_0 ;
  wire \calib_cmd[1]_i_2_n_0 ;
  wire \calib_cmd[1]_i_3_n_0 ;
  wire \calib_cmd[1]_i_4_n_0 ;
  wire \calib_cmd[2]_i_1_n_0 ;
  wire \calib_cmd[2]_i_2_n_0 ;
  wire \calib_cmd[2]_i_3_n_0 ;
  wire \calib_cmd[2]_i_4_n_0 ;
  wire [5:0]calib_data_offset_0;
  wire \calib_data_offset_0[1]_i_1_n_0 ;
  wire \calib_data_offset_0[2]_i_1_n_0 ;
  wire \calib_data_offset_0[5]_i_1_n_0 ;
  wire [0:0]calib_odt;
  wire \calib_odt[0]_i_1_n_0 ;
  wire \calib_odt[0]_i_2_n_0 ;
  wire \calib_odt[0]_i_3_n_0 ;
  wire \calib_odt[0]_i_4_n_0 ;
  wire \calib_seq[0]_i_1_n_0 ;
  wire \calib_seq[1]_i_1_n_0 ;
  wire calib_wrdata_en;
  wire ck_addr_cmd_delay_done;
  wire clear;
  wire [33:0]\cmd_pipe_plus.mc_address_reg[38] ;
  wire [5:0]\cmd_pipe_plus.mc_bank_reg[7] ;
  wire [1:0]\cmd_pipe_plus.mc_cke_reg[3] ;
  wire \cmd_pipe_plus.mc_data_offset_reg[0] ;
  wire [1:0]\cmd_pipe_plus.mc_data_offset_reg[2] ;
  wire \cmd_pipe_plus.mc_data_offset_reg[3] ;
  wire \cmd_pipe_plus.mc_data_offset_reg[4] ;
  wire \cmd_pipe_plus.mc_data_offset_reg[5] ;
  wire cnt_cmd_done_m7_r;
  wire cnt_cmd_done_m7_r_i_1_n_0;
  wire cnt_cmd_done_m7_r_i_2_n_0;
  wire cnt_cmd_done_r;
  wire cnt_cmd_done_r_i_1_n_0;
  wire cnt_cmd_done_r_i_2_n_0;
  wire \cnt_cmd_r[0]_i_1_n_0 ;
  wire \cnt_cmd_r[1]_i_1_n_0 ;
  wire \cnt_cmd_r[2]_i_1_n_0 ;
  wire \cnt_cmd_r[3]_i_1_n_0 ;
  wire \cnt_cmd_r[4]_i_1_n_0 ;
  wire \cnt_cmd_r[5]_i_1_n_0 ;
  wire \cnt_cmd_r[6]_i_1_n_0 ;
  wire \cnt_cmd_r[6]_i_2_n_0 ;
  wire \cnt_cmd_r[6]_i_3_n_0 ;
  wire \cnt_cmd_r_reg_n_0_[0] ;
  wire \cnt_cmd_r_reg_n_0_[1] ;
  wire \cnt_cmd_r_reg_n_0_[2] ;
  wire \cnt_cmd_r_reg_n_0_[3] ;
  wire \cnt_cmd_r_reg_n_0_[4] ;
  wire \cnt_cmd_r_reg_n_0_[5] ;
  wire \cnt_cmd_r_reg_n_0_[6] ;
  wire cnt_dllk_zqinit_done_r;
  wire cnt_dllk_zqinit_done_r_i_1_n_0;
  wire cnt_dllk_zqinit_r;
  wire \cnt_dllk_zqinit_r[7]_i_3_n_0 ;
  wire [7:0]cnt_dllk_zqinit_r_reg__0;
  wire cnt_init_af_done_r;
  wire cnt_init_af_done_r_i_1_n_0;
  wire [1:0]cnt_init_af_r;
  wire \cnt_init_af_r[0]_i_1_n_0 ;
  wire \cnt_init_af_r[1]_i_1_n_0 ;
  wire cnt_init_mr_done_r;
  wire cnt_init_mr_done_r_i_1_n_0;
  wire [1:0]cnt_init_mr_r;
  wire cnt_init_mr_r1;
  wire \cnt_init_mr_r[0]_i_1_n_0 ;
  wire \cnt_init_mr_r[1]_i_1_n_0 ;
  wire \cnt_init_mr_r[1]_i_2_n_0 ;
  wire cnt_init_pre_wait_done_r;
  wire cnt_init_pre_wait_done_r_i_1_n_0;
  wire cnt_init_pre_wait_done_r_i_2_n_0;
  wire \cnt_init_pre_wait_r[7]_i_3_n_0 ;
  wire [7:1]cnt_init_pre_wait_r_reg__0;
  wire \cnt_init_pre_wait_r_reg_n_0_[0] ;
  wire [9:0]cnt_pwron_ce_r_reg__0;
  wire cnt_pwron_cke_done_r_i_1_n_0;
  wire cnt_pwron_cke_done_r_i_2_n_0;
  wire cnt_pwron_cke_done_r_i_3_n_0;
  wire \cnt_pwron_r[8]_i_2_n_0 ;
  wire [8:0]cnt_pwron_r_reg__0;
  wire complex_address0;
  wire \complex_address[9]_i_2_n_0 ;
  wire \complex_address[9]_i_3_n_0 ;
  wire \complex_address_reg_n_0_[0] ;
  wire \complex_address_reg_n_0_[1] ;
  wire \complex_address_reg_n_0_[2] ;
  wire \complex_address_reg_n_0_[3] ;
  wire \complex_address_reg_n_0_[4] ;
  wire \complex_address_reg_n_0_[5] ;
  wire \complex_address_reg_n_0_[6] ;
  wire \complex_address_reg_n_0_[7] ;
  wire \complex_address_reg_n_0_[8] ;
  wire \complex_address_reg_n_0_[9] ;
  wire complex_byte_rd_done;
  wire complex_byte_rd_done_i_1_n_0;
  wire complex_byte_rd_done_i_2_n_0;
  wire \complex_num_reads[0]_i_1_n_0 ;
  wire \complex_num_reads[0]_i_2_n_0 ;
  wire \complex_num_reads[0]_i_3_n_0 ;
  wire \complex_num_reads[1]_i_1_n_0 ;
  wire \complex_num_reads[1]_i_2_n_0 ;
  wire \complex_num_reads[2]_i_1_n_0 ;
  wire \complex_num_reads[2]_i_2_n_0 ;
  wire \complex_num_reads[2]_i_3_n_0 ;
  wire \complex_num_reads[2]_i_4_n_0 ;
  wire \complex_num_reads[2]_i_5_n_0 ;
  wire \complex_num_reads[2]_i_6_n_0 ;
  wire \complex_num_reads[2]_i_7_n_0 ;
  wire \complex_num_reads[2]_i_8_n_0 ;
  wire \complex_num_reads[3]_i_10_n_0 ;
  wire \complex_num_reads[3]_i_11_n_0 ;
  wire \complex_num_reads[3]_i_1_n_0 ;
  wire \complex_num_reads[3]_i_2_n_0 ;
  wire \complex_num_reads[3]_i_3_n_0 ;
  wire \complex_num_reads[3]_i_4_n_0 ;
  wire \complex_num_reads[3]_i_5_n_0 ;
  wire \complex_num_reads[3]_i_6_n_0 ;
  wire \complex_num_reads[3]_i_7_n_0 ;
  wire \complex_num_reads[3]_i_8_n_0 ;
  wire \complex_num_reads[3]_i_9_n_0 ;
  wire \complex_num_reads_dec[3]_i_2_n_0 ;
  wire \complex_num_reads_dec[3]_i_4_n_0 ;
  wire [3:0]complex_num_reads_dec_reg__0;
  wire \complex_num_reads_reg_n_0_[0] ;
  wire \complex_num_reads_reg_n_0_[1] ;
  wire \complex_num_reads_reg_n_0_[2] ;
  wire \complex_num_reads_reg_n_0_[3] ;
  wire \complex_num_writes[0]_i_1_n_0 ;
  wire \complex_num_writes[0]_i_2_n_0 ;
  wire \complex_num_writes[1]_i_1_n_0 ;
  wire \complex_num_writes[1]_i_2_n_0 ;
  wire \complex_num_writes[1]_i_3_n_0 ;
  wire \complex_num_writes[1]_i_4_n_0 ;
  wire \complex_num_writes[2]_i_1_n_0 ;
  wire \complex_num_writes[2]_i_2_n_0 ;
  wire \complex_num_writes[2]_i_3_n_0 ;
  wire \complex_num_writes[2]_i_4_n_0 ;
  wire \complex_num_writes[2]_i_5_n_0 ;
  wire \complex_num_writes[2]_i_6_n_0 ;
  wire \complex_num_writes[2]_i_7_n_0 ;
  wire \complex_num_writes[3]_i_1_n_0 ;
  wire \complex_num_writes[3]_i_2_n_0 ;
  wire \complex_num_writes[3]_i_3_n_0 ;
  wire \complex_num_writes[3]_i_4_n_0 ;
  wire \complex_num_writes[3]_i_5_n_0 ;
  wire \complex_num_writes[3]_i_6_n_0 ;
  wire \complex_num_writes[3]_i_7_n_0 ;
  wire \complex_num_writes[4]_i_10_n_0 ;
  wire \complex_num_writes[4]_i_11_n_0 ;
  wire \complex_num_writes[4]_i_12_n_0 ;
  wire \complex_num_writes[4]_i_13_n_0 ;
  wire \complex_num_writes[4]_i_14_n_0 ;
  wire \complex_num_writes[4]_i_15_n_0 ;
  wire \complex_num_writes[4]_i_1_n_0 ;
  wire \complex_num_writes[4]_i_2_n_0 ;
  wire \complex_num_writes[4]_i_3_n_0 ;
  wire \complex_num_writes[4]_i_4_n_0 ;
  wire \complex_num_writes[4]_i_5_n_0 ;
  wire \complex_num_writes[4]_i_6_n_0 ;
  wire \complex_num_writes[4]_i_7_n_0 ;
  wire \complex_num_writes[4]_i_8_n_0 ;
  wire \complex_num_writes[4]_i_9_n_0 ;
  wire \complex_num_writes_dec[4]_i_2_n_0 ;
  wire \complex_num_writes_dec[4]_i_4_n_0 ;
  wire \complex_num_writes_dec[4]_i_5_n_0 ;
  wire \complex_num_writes_dec[4]_i_6_n_0 ;
  wire [4:0]complex_num_writes_dec_reg__0;
  wire \complex_num_writes_reg_n_0_[0] ;
  wire \complex_num_writes_reg_n_0_[1] ;
  wire \complex_num_writes_reg_n_0_[2] ;
  wire \complex_num_writes_reg_n_0_[3] ;
  wire \complex_num_writes_reg_n_0_[4] ;
  wire complex_ocal_odt_ext;
  wire complex_ocal_odt_ext_i_1_n_0;
  wire complex_ocal_odt_ext_i_2_n_0;
  wire complex_ocal_odt_ext_i_3_n_0;
  wire complex_ocal_odt_ext_i_4_n_0;
  wire complex_ocal_reset_rd_addr0;
  wire complex_ocal_reset_rd_addr_i_2_n_0;
  wire complex_ocal_reset_rd_addr_reg_n_0;
  wire complex_oclkdelay_calib_done_r1;
  wire complex_oclkdelay_calib_start_int;
  wire complex_oclkdelay_calib_start_int_i_1_n_0;
  wire complex_oclkdelay_calib_start_r1;
  wire complex_odt_ext;
  wire complex_odt_ext_i_1_n_0;
  wire complex_row0_rd_done;
  wire complex_row0_rd_done1;
  wire complex_row0_rd_done_i_1_n_0;
  wire complex_row0_wr_done;
  wire complex_row0_wr_done0;
  wire [2:0]complex_row1_rd_cnt;
  wire \complex_row1_rd_cnt[0]_i_1_n_0 ;
  wire \complex_row1_rd_cnt[1]_i_1_n_0 ;
  wire \complex_row1_rd_cnt[2]_i_1_n_0 ;
  wire complex_row1_rd_done;
  wire complex_row1_rd_done_i_1_n_0;
  wire complex_row1_rd_done_i_2_n_0;
  wire complex_row1_rd_done_i_3_n_0;
  wire complex_row1_rd_done_r1;
  wire complex_row1_wr_done;
  wire complex_row1_wr_done0;
  wire complex_row_cnt;
  wire complex_row_cnt_ocal;
  wire complex_row_cnt_ocal0;
  wire \complex_row_cnt_ocal[7]_i_4_n_0 ;
  wire \complex_row_cnt_ocal[7]_i_5_n_0 ;
  wire \complex_row_cnt_ocal[7]_i_6_n_0 ;
  wire \complex_row_cnt_ocal[7]_i_7_n_0 ;
  wire \complex_row_cnt_ocal[7]_i_8_n_0 ;
  wire \complex_row_cnt_ocal[7]_i_9_n_0 ;
  wire \complex_row_cnt_ocal_reg[0]_0 ;
  wire [7:0]complex_row_cnt_ocal_reg__0;
  wire complex_sample_cnt_inc0;
  wire complex_sample_cnt_inc_i_2_n_0;
  wire complex_sample_cnt_inc_r1;
  wire complex_sample_cnt_inc_r2;
  wire complex_sample_cnt_inc_reg_n_0;
  wire \complex_wait_cnt[3]_i_1_n_0 ;
  wire \complex_wait_cnt[3]_i_2_n_0 ;
  wire \complex_wait_cnt[3]_i_3_n_0 ;
  wire [3:0]complex_wait_cnt_reg__0;
  wire ddr2_pre_flag_r;
  wire ddr2_pre_flag_r_i_1_n_0;
  wire ddr2_pre_flag_r_reg_n_0;
  wire ddr2_refresh_flag_r;
  wire ddr2_refresh_flag_r_i_1_n_0;
  wire detect_pi_found_dqs;
  wire detect_pi_found_dqs0;
  wire dqs_found_done_r_reg;
  wire dqs_found_prech_req;
  wire dqs_found_start_r_reg;
  wire \en_cnt_div4.enable_wrlvl_cnt[0]_i_1_n_0 ;
  wire \en_cnt_div4.enable_wrlvl_cnt[1]_i_1_n_0 ;
  wire \en_cnt_div4.enable_wrlvl_cnt[2]_i_1_n_0 ;
  wire \en_cnt_div4.enable_wrlvl_cnt[3]_i_1_n_0 ;
  wire \en_cnt_div4.enable_wrlvl_cnt[3]_i_2_n_0 ;
  wire \en_cnt_div4.wrlvl_odt_i_1_n_0 ;
  wire [3:0]enable_wrlvl_cnt;
  wire enable_wrlvl_cnt0;
  wire \even_cwl.phy_cas_n[0]_i_1_n_0 ;
  wire \even_cwl.phy_ras_n[0]_i_1_n_0 ;
  wire \even_cwl.phy_ras_n[0]_i_2_n_0 ;
  wire \even_cwl.phy_we_n[0]_i_1_n_0 ;
  wire fine_adj_state_r142_out;
  wire first_rdlvl_pat_r;
  wire first_rdlvl_pat_r_i_1_n_0;
  wire first_wrcal_pat_r;
  wire first_wrcal_pat_r_i_1_n_0;
  wire first_wrcal_pat_r_i_2_n_0;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[0]_i_1_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[0]_i_2_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[0]_i_3_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[0]_i_4_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[0]_i_5_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[10]_i_1_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[10]_i_2_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[10]_i_3_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[11]_i_1_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[11]_i_2_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[12]_i_1_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[1]_i_1_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[1]_i_2_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[1]_i_3_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[1]_i_4_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[1]_i_5_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_1_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_2_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_3_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_4_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_5_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_6_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_7_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_8_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_9_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_10_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_1_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_2_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_3_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_4_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_5_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_6_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_7_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_8_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_9_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[4]_i_10_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[4]_i_11_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[4]_i_12_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[4]_i_1_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[4]_i_2_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[4]_i_3_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[4]_i_4_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[4]_i_5_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[4]_i_6_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[4]_i_7_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[4]_i_8_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[4]_i_9_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_10_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_11_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_1_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_2_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_3_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_4_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_5_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_6_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_7_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_8_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_9_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_1_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_2_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_3_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_4_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_5_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_6_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_7_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_10_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_11_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_12_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_13_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_1_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_2_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_3_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_4_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_5_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_6_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_7_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_8_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_9_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_1_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_2_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_3_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_4_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_5_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_6_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_7_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_8_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_9_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_10_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_11_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_12_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_13_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_14_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_15_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_16_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_17_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_18_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_19_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_1_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_20_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_21_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_22_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_23_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_24_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_25_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_26_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_27_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_2_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_3_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_4_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_5_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_6_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_7_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_8_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_9_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[0] ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[10] ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[11] ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[12] ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[1] ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[2] ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[3] ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[4] ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[5] ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[6] ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[7] ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[8] ;
  wire \gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[9] ;
  wire \gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_2_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_3_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_4_n_0 ;
  wire \gen_no_mirror.div_clk_loop[0].phy_bank[1]_i_2_n_0 ;
  wire [1:1]\gen_rnk[0].mr2_r_reg[0]_194 ;
  wire in0;
  wire init_calib_complete_reg_0;
  wire init_calib_complete_reg_rep__0;
  wire init_calib_complete_reg_rep__1;
  wire init_calib_complete_reg_rep__2;
  wire init_calib_complete_reg_rep__3;
  wire init_calib_complete_reg_rep__4;
  wire init_calib_complete_reg_rep__5;
  wire init_calib_complete_reg_rep__6;
  wire init_calib_complete_reg_rep__7;
  wire init_calib_complete_reg_rep__8;
  wire init_calib_complete_reg_rep__9;
  wire init_complete_r1;
  (* RTL_KEEP = "true" *) wire init_complete_r1_timing;
  wire init_complete_r2;
  wire init_complete_r_i_1_n_0;
  wire init_complete_r_reg_n_0;
  (* RTL_KEEP = "true" *) wire init_complete_r_timing;
  wire init_complete_r_timing_i_1_n_0;
  wire init_dqsfound_done_r2;
  wire init_next_state044_out;
  wire [6:6]init_state_r;
  wire [6:0]init_state_r1;
  wire \init_state_r[0]_i_10_n_0 ;
  wire \init_state_r[0]_i_11_n_0 ;
  wire \init_state_r[0]_i_12_n_0 ;
  wire \init_state_r[0]_i_13_n_0 ;
  wire \init_state_r[0]_i_14_n_0 ;
  wire \init_state_r[0]_i_16_n_0 ;
  wire \init_state_r[0]_i_17_n_0 ;
  wire \init_state_r[0]_i_18_n_0 ;
  wire \init_state_r[0]_i_19_n_0 ;
  wire \init_state_r[0]_i_1_n_0 ;
  wire \init_state_r[0]_i_2_n_0 ;
  wire \init_state_r[0]_i_3_n_0 ;
  wire \init_state_r[0]_i_4_n_0 ;
  wire \init_state_r[0]_i_5_n_0 ;
  wire \init_state_r[0]_i_6_n_0 ;
  wire \init_state_r[0]_i_7_n_0 ;
  wire \init_state_r[0]_i_8_n_0 ;
  wire \init_state_r[0]_i_9_n_0 ;
  wire \init_state_r[1]_i_10_n_0 ;
  wire \init_state_r[1]_i_11_n_0 ;
  wire \init_state_r[1]_i_12_n_0 ;
  wire \init_state_r[1]_i_13_n_0 ;
  wire \init_state_r[1]_i_14_n_0 ;
  wire \init_state_r[1]_i_15_n_0 ;
  wire \init_state_r[1]_i_16_n_0 ;
  wire \init_state_r[1]_i_17_n_0 ;
  wire \init_state_r[1]_i_1_n_0 ;
  wire \init_state_r[1]_i_2_n_0 ;
  wire \init_state_r[1]_i_3_n_0 ;
  wire \init_state_r[1]_i_4_n_0 ;
  wire \init_state_r[1]_i_5_n_0 ;
  wire \init_state_r[1]_i_6_n_0 ;
  wire \init_state_r[1]_i_7_n_0 ;
  wire \init_state_r[1]_i_9_n_0 ;
  wire \init_state_r[2]_i_10_n_0 ;
  wire \init_state_r[2]_i_11_n_0 ;
  wire \init_state_r[2]_i_12_n_0 ;
  wire \init_state_r[2]_i_13_n_0 ;
  wire \init_state_r[2]_i_14_n_0 ;
  wire \init_state_r[2]_i_15_n_0 ;
  wire \init_state_r[2]_i_16_n_0 ;
  wire \init_state_r[2]_i_17_n_0 ;
  wire \init_state_r[2]_i_18_n_0 ;
  wire \init_state_r[2]_i_1_n_0 ;
  wire \init_state_r[2]_i_2_n_0 ;
  wire \init_state_r[2]_i_3_n_0 ;
  wire \init_state_r[2]_i_4_n_0 ;
  wire \init_state_r[2]_i_5_n_0 ;
  wire \init_state_r[2]_i_6_n_0 ;
  wire \init_state_r[2]_i_7_n_0 ;
  wire \init_state_r[2]_i_8_n_0 ;
  wire \init_state_r[2]_i_9_n_0 ;
  wire \init_state_r[3]_i_10_n_0 ;
  wire \init_state_r[3]_i_11_n_0 ;
  wire \init_state_r[3]_i_12_n_0 ;
  wire \init_state_r[3]_i_13_n_0 ;
  wire \init_state_r[3]_i_14_n_0 ;
  wire \init_state_r[3]_i_15_n_0 ;
  wire \init_state_r[3]_i_1_n_0 ;
  wire \init_state_r[3]_i_2_n_0 ;
  wire \init_state_r[3]_i_3_n_0 ;
  wire \init_state_r[3]_i_4_n_0 ;
  wire \init_state_r[3]_i_5_n_0 ;
  wire \init_state_r[3]_i_6_n_0 ;
  wire \init_state_r[3]_i_7_n_0 ;
  wire \init_state_r[3]_i_8_n_0 ;
  wire \init_state_r[3]_i_9_n_0 ;
  wire \init_state_r[4]_i_10_n_0 ;
  wire \init_state_r[4]_i_11_n_0 ;
  wire \init_state_r[4]_i_12_n_0 ;
  wire \init_state_r[4]_i_13_n_0 ;
  wire \init_state_r[4]_i_14_n_0 ;
  wire \init_state_r[4]_i_15_n_0 ;
  wire \init_state_r[4]_i_16_n_0 ;
  wire \init_state_r[4]_i_17_n_0 ;
  wire \init_state_r[4]_i_1_n_0 ;
  wire \init_state_r[4]_i_2_n_0 ;
  wire \init_state_r[4]_i_3_n_0 ;
  wire \init_state_r[4]_i_4_n_0 ;
  wire \init_state_r[4]_i_5_n_0 ;
  wire \init_state_r[4]_i_6_n_0 ;
  wire \init_state_r[4]_i_7_n_0 ;
  wire \init_state_r[4]_i_8_n_0 ;
  wire \init_state_r[4]_i_9_n_0 ;
  wire \init_state_r[5]_i_10_n_0 ;
  wire \init_state_r[5]_i_11_n_0 ;
  wire \init_state_r[5]_i_12_n_0 ;
  wire \init_state_r[5]_i_13_n_0 ;
  wire \init_state_r[5]_i_14_n_0 ;
  wire \init_state_r[5]_i_15_n_0 ;
  wire \init_state_r[5]_i_16_n_0 ;
  wire \init_state_r[5]_i_17_n_0 ;
  wire \init_state_r[5]_i_1_n_0 ;
  wire \init_state_r[5]_i_2_n_0 ;
  wire \init_state_r[5]_i_3_n_0 ;
  wire \init_state_r[5]_i_4_n_0 ;
  wire \init_state_r[5]_i_5_n_0 ;
  wire \init_state_r[5]_i_6_n_0 ;
  wire \init_state_r[5]_i_7_n_0 ;
  wire \init_state_r[5]_i_8_n_0 ;
  wire \init_state_r[5]_i_9_n_0 ;
  wire \init_state_r[6]_i_10_n_0 ;
  wire \init_state_r[6]_i_11_n_0 ;
  wire \init_state_r[6]_i_12_n_0 ;
  wire \init_state_r[6]_i_13_n_0 ;
  wire \init_state_r[6]_i_14_n_0 ;
  wire \init_state_r[6]_i_15_n_0 ;
  wire \init_state_r[6]_i_16_n_0 ;
  wire \init_state_r[6]_i_17_n_0 ;
  wire \init_state_r[6]_i_18_n_0 ;
  wire \init_state_r[6]_i_19_n_0 ;
  wire \init_state_r[6]_i_1_n_0 ;
  wire \init_state_r[6]_i_20_n_0 ;
  wire \init_state_r[6]_i_21_n_0 ;
  wire \init_state_r[6]_i_22_n_0 ;
  wire \init_state_r[6]_i_23_n_0 ;
  wire \init_state_r[6]_i_24_n_0 ;
  wire \init_state_r[6]_i_25_n_0 ;
  wire \init_state_r[6]_i_26_n_0 ;
  wire \init_state_r[6]_i_27_n_0 ;
  wire \init_state_r[6]_i_28_n_0 ;
  wire \init_state_r[6]_i_29_n_0 ;
  wire \init_state_r[6]_i_2_n_0 ;
  wire \init_state_r[6]_i_30_n_0 ;
  wire \init_state_r[6]_i_31_n_0 ;
  wire \init_state_r[6]_i_32_n_0 ;
  wire \init_state_r[6]_i_33_n_0 ;
  wire \init_state_r[6]_i_34_n_0 ;
  wire \init_state_r[6]_i_35_n_0 ;
  wire \init_state_r[6]_i_36_n_0 ;
  wire \init_state_r[6]_i_38_n_0 ;
  wire \init_state_r[6]_i_3_n_0 ;
  wire \init_state_r[6]_i_5_n_0 ;
  wire \init_state_r[6]_i_6_n_0 ;
  wire \init_state_r[6]_i_7_n_0 ;
  wire \init_state_r[6]_i_8_n_0 ;
  wire \init_state_r[6]_i_9_n_0 ;
  wire \init_state_r_reg[1]_i_8_n_0 ;
  wire \init_state_r_reg[6]_i_4_n_0 ;
  wire \init_state_r_reg_n_0_[0] ;
  wire \init_state_r_reg_n_0_[1] ;
  wire \init_state_r_reg_n_0_[2] ;
  wire \init_state_r_reg_n_0_[3] ;
  wire \init_state_r_reg_n_0_[4] ;
  wire \init_state_r_reg_n_0_[5] ;
  wire [0:0]mc_cas_n;
  wire [1:0]mc_cmd;
  wire [0:0]mc_odt;
  wire [0:0]mc_ras_n;
  wire [0:0]mc_we_n;
  wire mc_wrdata_en;
  wire mem_init_done_r;
  wire mem_init_done_r0;
  wire mem_init_done_r_i_1_n_0;
  wire mem_init_done_r_i_2_n_0;
  wire mem_init_done_r_i_3_n_0;
  wire mem_init_done_r_i_4_n_0;
  wire [30:0]mem_out;
  wire mpr_rdlvl_start_i_1_n_0;
  wire mpr_rdlvl_start_i_2_n_0;
  wire mpr_rdlvl_start_r;
  wire mpr_rdlvl_start_r_reg;
  wire mux_cmd_wren;
  wire mux_wrdata_en;
  wire \my_empty_reg[1] ;
  wire \my_empty_reg[1]_0 ;
  wire \my_empty_reg[1]_1 ;
  wire \my_empty_reg[1]_2 ;
  wire \my_empty_reg[3] ;
  wire \my_empty_reg[3]_0 ;
  wire \my_empty_reg[3]_1 ;
  wire \my_empty_reg[5] ;
  wire \my_empty_reg[5]_0 ;
  wire \my_empty_reg[5]_1 ;
  wire [3:0]\my_empty_reg[6] ;
  wire [3:0]\my_empty_reg[6]_0 ;
  wire [3:0]\my_empty_reg[6]_1 ;
  wire [0:0]\my_empty_reg[6]_2 ;
  wire [7:0]\my_empty_reg[6]_3 ;
  wire [7:0]\my_empty_reg[6]_4 ;
  wire [3:0]\my_empty_reg[6]_5 ;
  wire [3:0]\my_empty_reg[6]_6 ;
  wire [3:0]\my_empty_reg[6]_7 ;
  wire [43:0]\my_empty_reg[7] ;
  wire [43:0]\my_empty_reg[7]_0 ;
  wire [5:0]\my_empty_reg[7]_1 ;
  wire [4:0]\my_empty_reg[7]_2 ;
  wire [5:0]\my_empty_reg[7]_3 ;
  wire [4:0]\my_empty_reg[7]_4 ;
  wire [5:0]\my_empty_reg[7]_5 ;
  wire [4:0]\my_empty_reg[7]_6 ;
  wire [4:0]\my_empty_reg[7]_7 ;
  wire [1:0]num_reads;
  wire num_refresh0;
  wire \num_refresh[3]_i_1_n_0 ;
  wire \num_refresh[3]_i_4_n_0 ;
  wire \num_refresh[3]_i_5_n_0 ;
  wire \num_refresh[3]_i_6_n_0 ;
  wire \num_refresh[3]_i_7_n_0 ;
  wire [3:0]num_refresh_reg__0;
  wire \ocal_act_wait_cnt[3]_i_1_n_0 ;
  wire \ocal_act_wait_cnt[3]_i_3_n_0 ;
  wire [3:0]ocal_act_wait_cnt_reg__0;
  wire [3:3]oclk_wr_cnt0;
  wire \oclk_wr_cnt[0]_i_1_n_0 ;
  wire \oclk_wr_cnt[1]_i_1_n_0 ;
  wire \oclk_wr_cnt[2]_i_1_n_0 ;
  wire \oclk_wr_cnt[3]_i_1_n_0 ;
  wire \oclk_wr_cnt[3]_i_4_n_0 ;
  wire \oclk_wr_cnt[3]_i_5_n_0 ;
  wire [3:0]oclk_wr_cnt_reg__0;
  wire \one_rank.stg1_wr_done_i_1_n_0 ;
  wire \one_rank.stg1_wr_done_reg_0 ;
  wire \one_rank.stg1_wr_done_reg_1 ;
  wire \one_rank.stg1_wr_done_reg_2 ;
  wire p_0_in0_in;
  wire [9:0]p_0_in__0;
  wire [8:0]p_0_in__0__0;
  wire [7:0]p_0_in__1;
  wire [7:0]p_0_in__2;
  wire [7:0]p_0_in__3;
  wire [2:0]p_0_in__4;
  wire [4:0]p_0_in__5;
  wire [3:0]p_0_in__6;
  wire [3:0]p_0_in__7;
  wire [3:0]p_0_in__8;
  wire [3:0]p_0_in__9;
  wire p_128_in;
  wire [10:9]phy_bank;
  wire [0:0]phy_cas_n;
  wire [0:0]phy_cs_n;
  wire [10:0]\phy_ctl_wd_i1_reg[24] ;
  wire phy_ctl_wr_i1_reg;
  wire [40:0]phy_dout;
  wire phy_mc_go;
  wire [0:0]phy_ras_n;
  wire phy_read_calib;
  wire [0:0]phy_we_n;
  wire [127:13]phy_wrdata;
  wire phy_wrdata_en;
  wire pi_calib_done;
  wire pi_calib_done_r;
  wire pi_calib_done_r_i_1_n_0;
  wire pi_calib_rank_done_r;
  wire pi_dqs_found_all_bank;
  wire pi_dqs_found_done;
  wire pi_dqs_found_done_r1;
  wire pi_dqs_found_done_r1_reg_0;
  wire pi_dqs_found_done_r1_reg_1;
  wire pi_dqs_found_done_r1_reg_2;
  wire pi_dqs_found_done_r1_reg_3;
  wire pi_dqs_found_rank_done;
  wire pi_dqs_found_start_i_1_n_0;
  wire pi_dqs_found_start_i_2_n_0;
  (* async_reg = "true" *) wire pi_phase_locked_all_r1;
  (* async_reg = "true" *) wire pi_phase_locked_all_r2;
  (* async_reg = "true" *) wire pi_phase_locked_all_r3;
  (* async_reg = "true" *) wire pi_phase_locked_all_r4;
  wire prbs_rdlvl_done_pulse0;
  wire prech_done;
  wire \prech_done_dly_r_reg[15]_srl16_n_0 ;
  wire prech_done_pre;
  wire prech_pending_r;
  wire prech_pending_r_i_1_n_0;
  wire prech_pending_r_i_2_n_0;
  wire prech_pending_r_i_3_n_0;
  wire prech_pending_r_i_4_n_0;
  wire prech_pending_r_i_5_n_0;
  wire prech_pending_r_i_6_n_0;
  wire prech_pending_r_i_7_n_0;
  wire prech_pending_r_i_8_n_0;
  wire prech_pending_r_i_9_n_0;
  wire prech_pending_r_reg_0;
  wire prech_req;
  wire prech_req_posedge_r0;
  wire prech_req_posedge_r_i_2_n_0;
  wire prech_req_posedge_r_i_3_n_0;
  wire prech_req_r;
  wire pwron_ce_r;
  wire pwron_ce_r_i_1_n_0;
  wire pwron_ce_r_i_2_n_0;
  wire [1:0]\rd_byte_data_offset_reg[0][2] ;
  wire [43:0]\rd_ptr_reg[3] ;
  wire [43:0]\rd_ptr_reg[3]_0 ;
  wire [40:0]\rd_ptr_reg[3]_1 ;
  wire [25:0]\rd_ptr_timing_reg[0] ;
  wire [3:0]\rd_ptr_timing_reg[0]_0 ;
  wire [3:0]\rd_ptr_timing_reg[0]_1 ;
  wire [3:0]\rd_ptr_timing_reg[0]_2 ;
  wire [7:0]\rd_ptr_timing_reg[0]_3 ;
  wire [4:0]\rd_ptr_timing_reg[0]_4 ;
  wire [0:0]\rd_ptr_timing_reg[0]_5 ;
  wire [3:0]\rd_ptr_timing_reg[0]_6 ;
  wire [0:0]\rd_ptr_timing_reg[0]_7 ;
  wire rdlvl_last_byte_done;
  wire rdlvl_last_byte_done_r;
  wire rdlvl_pi_incdec;
  wire rdlvl_prech_req;
  wire [14:14]rdlvl_start_dly0_r;
  wire \rdlvl_start_dly0_r_reg[13]_srl14_n_0 ;
  wire rdlvl_start_pre;
  wire rdlvl_start_pre_i_1_n_0;
  wire rdlvl_stg1_done_int_reg;
  wire rdlvl_stg1_done_int_reg_0;
  wire rdlvl_stg1_done_int_reg_1;
  wire [0:0]rdlvl_stg1_done_int_reg_2;
  wire rdlvl_stg1_rank_done;
  wire rdlvl_stg1_start_i_1_n_0;
  wire rdlvl_stg1_start_r_reg;
  wire read_calib_i_1_n_0;
  wire reg_ctrl_cnt_r;
  wire \reg_ctrl_cnt_r[3]_i_4_n_0 ;
  wire [3:0]reg_ctrl_cnt_r_reg__0;
  wire reset_rd_addr_r1;
  wire \row_cnt_victim_rotate.complex_row_cnt[0]_i_1_n_0 ;
  wire \row_cnt_victim_rotate.complex_row_cnt[1]_i_1_n_0 ;
  wire \row_cnt_victim_rotate.complex_row_cnt[2]_i_1_n_0 ;
  wire \row_cnt_victim_rotate.complex_row_cnt[3]_i_1_n_0 ;
  wire \row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0 ;
  wire \row_cnt_victim_rotate.complex_row_cnt[4]_i_3_n_0 ;
  wire \row_cnt_victim_rotate.complex_row_cnt[4]_i_4_n_0 ;
  wire \row_cnt_victim_rotate.complex_row_cnt[4]_i_5_n_0 ;
  wire \row_cnt_victim_rotate.complex_row_cnt[4]_i_6_n_0 ;
  wire \row_cnt_victim_rotate.complex_row_cnt[4]_i_7_n_0 ;
  wire \row_cnt_victim_rotate.complex_row_cnt[4]_i_8_n_0 ;
  wire \row_cnt_victim_rotate.complex_row_cnt[4]_i_9_n_0 ;
  wire \row_cnt_victim_rotate.complex_row_cnt[5]_i_1_n_0 ;
  wire \row_cnt_victim_rotate.complex_row_cnt[5]_i_2_n_0 ;
  wire \row_cnt_victim_rotate.complex_row_cnt[6]_i_1_n_0 ;
  wire \row_cnt_victim_rotate.complex_row_cnt[7]_i_1_n_0 ;
  wire \row_cnt_victim_rotate.complex_row_cnt[7]_i_2_n_0 ;
  wire \row_cnt_victim_rotate.complex_row_cnt[7]_i_3_n_0 ;
  wire \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[0] ;
  wire \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[1] ;
  wire \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[2] ;
  wire \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[3] ;
  wire \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[4] ;
  wire \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[5] ;
  wire \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[6] ;
  wire \row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[7] ;
  wire rstdiv0_sync_r1_reg_rep__11;
  wire rstdiv0_sync_r1_reg_rep__12;
  wire rstdiv0_sync_r1_reg_rep__4;
  wire [1:0]rstdiv0_sync_r1_reg_rep__5;
  wire [0:0]rstdiv0_sync_r1_reg_rep__8;
  wire [0:0]rstdiv0_sync_r1_reg_rep__9;
  wire \stg1_wr_rd_cnt[0]_i_1_n_0 ;
  wire \stg1_wr_rd_cnt[1]_i_1_n_0 ;
  wire \stg1_wr_rd_cnt[2]_i_1_n_0 ;
  wire \stg1_wr_rd_cnt[3]_i_1_n_0 ;
  wire \stg1_wr_rd_cnt[3]_i_2_n_0 ;
  wire \stg1_wr_rd_cnt[4]_i_1_n_0 ;
  wire \stg1_wr_rd_cnt[4]_i_3_n_0 ;
  wire \stg1_wr_rd_cnt[5]_i_1_n_0 ;
  wire \stg1_wr_rd_cnt[5]_i_2_n_0 ;
  wire \stg1_wr_rd_cnt[6]_i_1_n_0 ;
  wire \stg1_wr_rd_cnt[6]_i_2_n_0 ;
  wire \stg1_wr_rd_cnt[7]_i_1_n_0 ;
  wire \stg1_wr_rd_cnt[8]_i_1_n_0 ;
  wire \stg1_wr_rd_cnt[8]_i_2_n_0 ;
  wire \stg1_wr_rd_cnt[8]_i_3_n_0 ;
  wire \stg1_wr_rd_cnt[8]_i_4_n_0 ;
  wire \stg1_wr_rd_cnt[8]_i_5_n_0 ;
  wire \stg1_wr_rd_cnt[8]_i_6_n_0 ;
  wire \stg1_wr_rd_cnt[8]_i_7_n_0 ;
  wire \stg1_wr_rd_cnt_reg_n_0_[0] ;
  wire \stg1_wr_rd_cnt_reg_n_0_[1] ;
  wire \stg1_wr_rd_cnt_reg_n_0_[2] ;
  wire \stg1_wr_rd_cnt_reg_n_0_[3] ;
  wire \stg1_wr_rd_cnt_reg_n_0_[4] ;
  wire \stg1_wr_rd_cnt_reg_n_0_[5] ;
  wire \stg1_wr_rd_cnt_reg_n_0_[6] ;
  wire \stg1_wr_rd_cnt_reg_n_0_[7] ;
  wire \stg1_wr_rd_cnt_reg_n_0_[8] ;
  wire sys_rst;
  wire \wr_done_victim_rotate.complex_row0_wr_done_i_1_n_0 ;
  wire \wr_done_victim_rotate.complex_row1_wr_done_i_1_n_0 ;
  wire \wr_ptr_reg[2] ;
  wire [0:0]\wr_ptr_reg[2]_0 ;
  wire [0:0]\wr_ptr_reg[2]_1 ;
  wire wr_victim_inc;
  wire wr_victim_inc_i_1_n_0;
  wire wrcal_done_reg;
  wire wrcal_prech_req;
  wire wrcal_rd_wait;
  wire wrcal_rd_wait_i_1_n_0;
  wire wrcal_rd_wait_i_2_n_0;
  wire wrcal_reads;
  wire wrcal_reads05_out;
  wire \wrcal_reads[0]_i_1_n_0 ;
  wire \wrcal_reads[1]_i_1_n_0 ;
  wire \wrcal_reads[2]_i_1_n_0 ;
  wire \wrcal_reads[3]_i_1_n_0 ;
  wire \wrcal_reads[4]_i_1_n_0 ;
  wire \wrcal_reads[5]_i_1_n_0 ;
  wire \wrcal_reads[6]_i_1_n_0 ;
  wire \wrcal_reads[7]_i_2_n_0 ;
  wire \wrcal_reads[7]_i_3_n_0 ;
  wire \wrcal_reads[7]_i_4_n_0 ;
  wire \wrcal_reads[7]_i_5_n_0 ;
  wire \wrcal_reads[7]_i_7_n_0 ;
  wire \wrcal_reads_reg_n_0_[0] ;
  wire \wrcal_reads_reg_n_0_[1] ;
  wire \wrcal_reads_reg_n_0_[2] ;
  wire \wrcal_reads_reg_n_0_[3] ;
  wire \wrcal_reads_reg_n_0_[4] ;
  wire \wrcal_reads_reg_n_0_[5] ;
  wire \wrcal_reads_reg_n_0_[6] ;
  wire \wrcal_reads_reg_n_0_[7] ;
  wire [5:5]wrcal_start_dly_r;
  wire \wrcal_start_dly_r_reg[4]_srl5_i_2_n_0 ;
  wire \wrcal_start_dly_r_reg[4]_srl5_n_0 ;
  wire wrcal_start_i_1_n_0;
  wire wrcal_start_pre;
  wire wrcal_start_reg_0;
  wire [3:3]wrcal_wr_cnt0;
  wire \wrcal_wr_cnt[0]_i_1_n_0 ;
  wire \wrcal_wr_cnt[1]_i_1_n_0 ;
  wire \wrcal_wr_cnt[2]_i_1_n_0 ;
  wire \wrcal_wr_cnt[3]_i_1_n_0 ;
  wire \wrcal_wr_cnt[3]_i_2_n_0 ;
  wire \wrcal_wr_cnt[3]_i_4_n_0 ;
  wire [3:0]wrcal_wr_cnt_reg__0;
  wire \wrdq_div2_4to1_rdlvl_first.phy_wrdata[125]_i_1_n_0 ;
  wire \wrdq_div2_4to1_rdlvl_first.phy_wrdata[126]_i_1_n_0 ;
  wire \wrdq_div2_4to1_rdlvl_first.phy_wrdata[29]_i_1_n_0 ;
  wire [87:0]\write_buffer.wr_buf_out_data_reg[127] ;
  wire wrlvl_byte_redo;
  wire wrlvl_final_if_rst;
  wire wrlvl_final_if_rst_i_1_n_0;
  wire wrlvl_final_if_rst_i_2_n_0;
  wire wrlvl_odt;

  assign out = init_complete_r1_timing;
  LUT6 #(
    .INIT(64'h0000000E00000000)) 
    \DDR3_1rank.phy_int_cs_n[0]_i_1 
       (.I0(\calib_cmd[2]_i_1_n_0 ),
        .I1(\DDR3_1rank.phy_int_cs_n[0]_i_2_n_0 ),
        .I2(\DDR3_1rank.phy_int_cs_n[0]_i_3_n_0 ),
        .I3(\DDR3_1rank.phy_int_cs_n[0]_i_4_n_0 ),
        .I4(\DDR3_1rank.phy_int_cs_n[0]_i_5_n_0 ),
        .I5(\gen_no_mirror.div_clk_loop[0].phy_address[10]_i_2_n_0 ),
        .O(\DDR3_1rank.phy_int_cs_n[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT5 #(
    .INIT(32'h00040000)) 
    \DDR3_1rank.phy_int_cs_n[0]_i_10 
       (.I0(init_state_r),
        .I1(\init_state_r_reg_n_0_[2] ),
        .I2(\init_state_r_reg_n_0_[5] ),
        .I3(\init_state_r_reg_n_0_[4] ),
        .I4(\init_state_r_reg_n_0_[3] ),
        .O(\DDR3_1rank.phy_int_cs_n[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \DDR3_1rank.phy_int_cs_n[0]_i_2 
       (.I0(\init_state_r_reg_n_0_[0] ),
        .I1(\init_state_r_reg_n_0_[1] ),
        .I2(init_state_r),
        .I3(\init_state_r_reg_n_0_[2] ),
        .I4(\init_state_r_reg_n_0_[3] ),
        .I5(\init_state_r[4]_i_5_n_0 ),
        .O(\DDR3_1rank.phy_int_cs_n[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFAB)) 
    \DDR3_1rank.phy_int_cs_n[0]_i_3 
       (.I0(wrlvl_final_if_rst_i_2_n_0),
        .I1(\DDR3_1rank.phy_int_cs_n[0]_i_6_n_0 ),
        .I2(prech_req_posedge_r_i_3_n_0),
        .I3(\init_state_r[5]_i_14_n_0 ),
        .I4(\DDR3_1rank.phy_int_cs_n[0]_i_7_n_0 ),
        .I5(\num_refresh[3]_i_4_n_0 ),
        .O(\DDR3_1rank.phy_int_cs_n[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFABAAAAAAAAAA)) 
    \DDR3_1rank.phy_int_cs_n[0]_i_4 
       (.I0(\num_refresh[3]_i_5_n_0 ),
        .I1(mpr_rdlvl_start_i_2_n_0),
        .I2(\init_state_r_reg_n_0_[2] ),
        .I3(\init_state_r_reg_n_0_[3] ),
        .I4(\DDR3_1rank.phy_int_cs_n[0]_i_8_n_0 ),
        .I5(\init_state_r_reg_n_0_[1] ),
        .O(\DDR3_1rank.phy_int_cs_n[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAABAAAAAAAA)) 
    \DDR3_1rank.phy_int_cs_n[0]_i_5 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[10]_i_3_n_0 ),
        .I1(\DDR3_1rank.phy_int_cs_n[0]_i_9_n_0 ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_3_n_0 ),
        .I3(\init_state_r_reg_n_0_[0] ),
        .I4(\init_state_r_reg_n_0_[4] ),
        .I5(\init_state_r_reg_n_0_[1] ),
        .O(\DDR3_1rank.phy_int_cs_n[0]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT5 #(
    .INIT(32'hFFFFDFFF)) 
    \DDR3_1rank.phy_int_cs_n[0]_i_6 
       (.I0(\init_state_r_reg_n_0_[4] ),
        .I1(init_state_r),
        .I2(\init_state_r_reg_n_0_[5] ),
        .I3(\init_state_r_reg_n_0_[2] ),
        .I4(\init_state_r_reg_n_0_[3] ),
        .O(\DDR3_1rank.phy_int_cs_n[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h040000FF04000000)) 
    \DDR3_1rank.phy_int_cs_n[0]_i_7 
       (.I0(\wrcal_start_dly_r_reg[4]_srl5_i_2_n_0 ),
        .I1(\reg_ctrl_cnt_r[3]_i_4_n_0 ),
        .I2(\init_state_r_reg_n_0_[2] ),
        .I3(\init_state_r_reg_n_0_[1] ),
        .I4(\init_state_r_reg_n_0_[0] ),
        .I5(\DDR3_1rank.phy_int_cs_n[0]_i_10_n_0 ),
        .O(\DDR3_1rank.phy_int_cs_n[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \DDR3_1rank.phy_int_cs_n[0]_i_8 
       (.I0(\init_state_r_reg_n_0_[5] ),
        .I1(\init_state_r_reg_n_0_[4] ),
        .I2(init_state_r),
        .I3(\init_state_r_reg_n_0_[2] ),
        .I4(\init_state_r_reg_n_0_[0] ),
        .I5(\init_state_r_reg_n_0_[3] ),
        .O(\DDR3_1rank.phy_int_cs_n[0]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \DDR3_1rank.phy_int_cs_n[0]_i_9 
       (.I0(\init_state_r_reg_n_0_[5] ),
        .I1(init_state_r),
        .O(\DDR3_1rank.phy_int_cs_n[0]_i_9_n_0 ));
  FDSE \DDR3_1rank.phy_int_cs_n_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\DDR3_1rank.phy_int_cs_n[0]_i_1_n_0 ),
        .Q(phy_cs_n),
        .S(rstdiv0_sync_r1_reg_rep__5[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_sequential_cal1_state_r[5]_i_11 
       (.I0(mpr_rdlvl_start_r_reg),
        .I1(mpr_rdlvl_start_r),
        .O(cal1_state_r1536_out));
  LUT6 #(
    .INIT(64'h0000000044444504)) 
    \back_to_back_reads_4_1.num_reads[0]_i_1 
       (.I0(num_reads[0]),
        .I1(num_reads[1]),
        .I2(\init_state_r_reg_n_0_[1] ),
        .I3(\init_state_r_reg_n_0_[0] ),
        .I4(prech_req_posedge_r_i_2_n_0),
        .I5(rstdiv0_sync_r1_reg_rep__12),
        .O(\back_to_back_reads_4_1.num_reads[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000088888908)) 
    \back_to_back_reads_4_1.num_reads[1]_i_1 
       (.I0(num_reads[0]),
        .I1(num_reads[1]),
        .I2(\init_state_r_reg_n_0_[1] ),
        .I3(\init_state_r_reg_n_0_[0] ),
        .I4(prech_req_posedge_r_i_2_n_0),
        .I5(rstdiv0_sync_r1_reg_rep__12),
        .O(\back_to_back_reads_4_1.num_reads[1]_i_1_n_0 ));
  FDRE \back_to_back_reads_4_1.num_reads_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\back_to_back_reads_4_1.num_reads[0]_i_1_n_0 ),
        .Q(num_reads[0]),
        .R(1'b0));
  FDRE \back_to_back_reads_4_1.num_reads_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\back_to_back_reads_4_1.num_reads[1]_i_1_n_0 ),
        .Q(num_reads[1]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h000000AB)) 
    burst_addr_r_i_1
       (.I0(burst_addr_r_i_2_n_0),
        .I1(burst_addr_r_reg_n_0),
        .I2(\calib_cmd[2]_i_1_n_0 ),
        .I3(wrcal_done_reg),
        .I4(rstdiv0_sync_r1_reg_rep__11),
        .O(burst_addr_r_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000090900001303)) 
    burst_addr_r_i_2
       (.I0(\init_state_r_reg_n_0_[2] ),
        .I1(\init_state_r_reg_n_0_[3] ),
        .I2(\init_state_r_reg_n_0_[4] ),
        .I3(\init_state_r_reg_n_0_[0] ),
        .I4(\wrcal_start_dly_r_reg[4]_srl5_i_2_n_0 ),
        .I5(\init_state_r_reg_n_0_[1] ),
        .O(burst_addr_r_i_2_n_0));
  FDRE burst_addr_r_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(burst_addr_r_i_1_n_0),
        .Q(burst_addr_r_reg_n_0),
        .R(1'b0));
  FDRE \calib_cke_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\calib_cke_reg[0]_0 ),
        .Q(calib_cke),
        .R(rstdiv0_sync_r1_reg_rep__5[1]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \calib_cmd[0]_i_1 
       (.I0(\calib_cmd[2]_i_1_n_0 ),
        .O(\calib_cmd[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \calib_cmd[1]_i_1 
       (.I0(\calib_cmd[1]_i_2_n_0 ),
        .I1(pi_dqs_found_start_i_2_n_0),
        .I2(\stg1_wr_rd_cnt[8]_i_4_n_0 ),
        .I3(\calib_cmd[1]_i_3_n_0 ),
        .I4(\calib_cmd[1]_i_4_n_0 ),
        .I5(wrcal_start_pre),
        .O(\calib_cmd[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000055555575)) 
    \calib_cmd[1]_i_2 
       (.I0(\calib_cmd[2]_i_3_n_0 ),
        .I1(\init_state_r_reg_n_0_[2] ),
        .I2(\init_state_r_reg_n_0_[3] ),
        .I3(\init_state_r_reg_n_0_[1] ),
        .I4(mpr_rdlvl_start_i_2_n_0),
        .I5(rdlvl_pi_incdec),
        .O(\calib_cmd[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \calib_cmd[1]_i_3 
       (.I0(prech_req_posedge_r_i_3_n_0),
        .I1(\init_state_r_reg_n_0_[4] ),
        .I2(\init_state_r_reg_n_0_[5] ),
        .I3(init_state_r),
        .I4(\init_state_r_reg_n_0_[3] ),
        .I5(\init_state_r_reg_n_0_[2] ),
        .O(\calib_cmd[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    \calib_cmd[1]_i_4 
       (.I0(\complex_address[9]_i_3_n_0 ),
        .I1(\init_state_r_reg_n_0_[2] ),
        .I2(\init_state_r_reg_n_0_[3] ),
        .I3(\init_state_r_reg_n_0_[4] ),
        .I4(init_state_r),
        .I5(\init_state_r_reg_n_0_[5] ),
        .O(\calib_cmd[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0101010101000000)) 
    \calib_cmd[2]_i_1 
       (.I0(phy_wrdata_en),
        .I1(wrcal_start_pre),
        .I2(\calib_cmd[2]_i_2_n_0 ),
        .I3(\calib_cmd[2]_i_3_n_0 ),
        .I4(\calib_cmd[2]_i_4_n_0 ),
        .I5(rdlvl_pi_incdec),
        .O(\calib_cmd[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEEEEEF)) 
    \calib_cmd[2]_i_2 
       (.I0(pi_dqs_found_start_i_2_n_0),
        .I1(\stg1_wr_rd_cnt[8]_i_4_n_0 ),
        .I2(prech_req_posedge_r_i_3_n_0),
        .I3(\wrcal_reads[7]_i_4_n_0 ),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_3_n_0 ),
        .I5(\calib_cmd[1]_i_4_n_0 ),
        .O(\calib_cmd[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEFFFFFFFFF)) 
    \calib_cmd[2]_i_3 
       (.I0(\init_state_r_reg_n_0_[2] ),
        .I1(\init_state_r_reg_n_0_[3] ),
        .I2(\init_state_r_reg_n_0_[4] ),
        .I3(\init_state_r_reg_n_0_[5] ),
        .I4(init_state_r),
        .I5(wrcal_rd_wait_i_2_n_0),
        .O(\calib_cmd[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFFFFFFFFFF)) 
    \calib_cmd[2]_i_4 
       (.I0(\stg1_wr_rd_cnt[8]_i_7_n_0 ),
        .I1(\init_state_r_reg_n_0_[1] ),
        .I2(\init_state_r_reg_n_0_[4] ),
        .I3(\init_state_r_reg_n_0_[0] ),
        .I4(init_state_r),
        .I5(\init_state_r_reg_n_0_[5] ),
        .O(\calib_cmd[2]_i_4_n_0 ));
  FDRE \calib_cmd_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\calib_cmd[0]_i_1_n_0 ),
        .Q(calib_cmd[0]),
        .R(1'b0));
  FDRE \calib_cmd_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\calib_cmd[1]_i_1_n_0 ),
        .Q(calib_cmd[1]),
        .R(1'b0));
  FDRE \calib_cmd_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\calib_cmd[2]_i_1_n_0 ),
        .Q(calib_cmd[2]),
        .R(1'b0));
  FDRE calib_ctl_wren_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_128_in),
        .Q(\wr_ptr_reg[2] ),
        .R(rstdiv0_sync_r1_reg_rep__4));
  LUT6 #(
    .INIT(64'hBBAABBABBBAABAAA)) 
    \calib_data_offset_0[1]_i_1 
       (.I0(phy_wrdata_en),
        .I1(\calib_data_offset_0[5]_i_1_n_0 ),
        .I2(pi_dqs_found_done_r1),
        .I3(Q[0]),
        .I4(init_dqsfound_done_r2),
        .I5(\rd_byte_data_offset_reg[0][2] [0]),
        .O(\calib_data_offset_0[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBAABBABBBAABAAA)) 
    \calib_data_offset_0[2]_i_1 
       (.I0(phy_wrdata_en),
        .I1(\calib_data_offset_0[5]_i_1_n_0 ),
        .I2(pi_dqs_found_done_r1),
        .I3(Q[1]),
        .I4(init_dqsfound_done_r2),
        .I5(\rd_byte_data_offset_reg[0][2] [1]),
        .O(\calib_data_offset_0[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5757575757555555)) 
    \calib_data_offset_0[5]_i_1 
       (.I0(pi_calib_done),
        .I1(wrcal_start_pre),
        .I2(\calib_cmd[2]_i_2_n_0 ),
        .I3(\calib_cmd[2]_i_3_n_0 ),
        .I4(\calib_cmd[2]_i_4_n_0 ),
        .I5(rdlvl_pi_incdec),
        .O(\calib_data_offset_0[5]_i_1_n_0 ));
  FDRE \calib_data_offset_0_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(pi_dqs_found_done_r1_reg_3),
        .Q(calib_data_offset_0[0]),
        .R(\calib_data_offset_0[5]_i_1_n_0 ));
  FDRE \calib_data_offset_0_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\calib_data_offset_0[1]_i_1_n_0 ),
        .Q(calib_data_offset_0[1]),
        .R(1'b0));
  FDRE \calib_data_offset_0_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\calib_data_offset_0[2]_i_1_n_0 ),
        .Q(calib_data_offset_0[2]),
        .R(1'b0));
  FDRE \calib_data_offset_0_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(pi_dqs_found_done_r1_reg_2),
        .Q(calib_data_offset_0[3]),
        .R(\calib_data_offset_0[5]_i_1_n_0 ));
  FDRE \calib_data_offset_0_reg[4] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(pi_dqs_found_done_r1_reg_1),
        .Q(calib_data_offset_0[4]),
        .R(\calib_data_offset_0[5]_i_1_n_0 ));
  FDRE \calib_data_offset_0_reg[5] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(pi_dqs_found_done_r1_reg_0),
        .Q(calib_data_offset_0[5]),
        .R(\calib_data_offset_0[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00A8)) 
    \calib_odt[0]_i_1 
       (.I0(\gen_rnk[0].mr2_r_reg[0]_194 ),
        .I1(phy_wrdata_en),
        .I2(\calib_odt[0]_i_2_n_0 ),
        .I3(rstdiv0_sync_r1_reg_rep__11),
        .O(\calib_odt[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEF)) 
    \calib_odt[0]_i_2 
       (.I0(complex_ocal_odt_ext),
        .I1(complex_odt_ext),
        .I2(\calib_odt[0]_i_3_n_0 ),
        .I3(\one_rank.stg1_wr_done_reg_2 ),
        .I4(\oclk_wr_cnt[3]_i_4_n_0 ),
        .I5(\calib_odt[0]_i_4_n_0 ),
        .O(\calib_odt[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF7FFFFFFFFFFFFF)) 
    \calib_odt[0]_i_3 
       (.I0(\init_state_r_reg_n_0_[3] ),
        .I1(\init_state_r_reg_n_0_[2] ),
        .I2(\init_state_r_reg_n_0_[5] ),
        .I3(init_state_r),
        .I4(\init_state_r_reg_n_0_[4] ),
        .I5(\complex_address[9]_i_3_n_0 ),
        .O(\calib_odt[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF888888888888888)) 
    \calib_odt[0]_i_4 
       (.I0(\init_state_r_reg_n_0_[1] ),
        .I1(first_wrcal_pat_r_i_2_n_0),
        .I2(wrlvl_odt),
        .I3(mem_init_done_r_i_3_n_0),
        .I4(\init_state_r[4]_i_15_n_0 ),
        .I5(\init_state_r_reg_n_0_[0] ),
        .O(\calib_odt[0]_i_4_n_0 ));
  FDRE \calib_odt_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\calib_odt[0]_i_1_n_0 ),
        .Q(calib_odt),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \calib_seq[0]_i_1 
       (.I0(\calib_cke_reg[0]_0 ),
        .I1(phy_mc_go),
        .I2(\phy_ctl_wd_i1_reg[24] [9]),
        .O(\calib_seq[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \calib_seq[1]_i_1 
       (.I0(\phy_ctl_wd_i1_reg[24] [9]),
        .I1(phy_mc_go),
        .I2(\calib_cke_reg[0]_0 ),
        .I3(\phy_ctl_wd_i1_reg[24] [10]),
        .O(\calib_seq[1]_i_1_n_0 ));
  FDRE \calib_seq_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\calib_seq[0]_i_1_n_0 ),
        .Q(\phy_ctl_wd_i1_reg[24] [9]),
        .R(rstdiv0_sync_r1_reg_rep__5[1]));
  FDRE \calib_seq_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\calib_seq[1]_i_1_n_0 ),
        .Q(\phy_ctl_wd_i1_reg[24] [10]),
        .R(rstdiv0_sync_r1_reg_rep__5[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF2001)) 
    calib_wrdata_en_i_1
       (.I0(\init_state_r_reg_n_0_[1] ),
        .I1(mpr_rdlvl_start_i_2_n_0),
        .I2(\init_state_r_reg_n_0_[3] ),
        .I3(\init_state_r_reg_n_0_[2] ),
        .I4(\DDR3_1rank.phy_int_cs_n[0]_i_2_n_0 ),
        .I5(\stg1_wr_rd_cnt[8]_i_3_n_0 ),
        .O(phy_wrdata_en));
  FDRE calib_wrdata_en_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(phy_wrdata_en),
        .Q(calib_wrdata_en),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    cnt_cmd_done_m7_r_i_1
       (.I0(\cnt_cmd_r_reg_n_0_[1] ),
        .I1(\cnt_cmd_r_reg_n_0_[0] ),
        .I2(\cnt_cmd_r_reg_n_0_[2] ),
        .I3(cnt_cmd_done_m7_r_i_2_n_0),
        .I4(\cnt_cmd_r_reg_n_0_[3] ),
        .I5(\cnt_cmd_r_reg_n_0_[4] ),
        .O(cnt_cmd_done_m7_r_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT2 #(
    .INIT(4'h7)) 
    cnt_cmd_done_m7_r_i_2
       (.I0(\cnt_cmd_r_reg_n_0_[5] ),
        .I1(\cnt_cmd_r_reg_n_0_[6] ),
        .O(cnt_cmd_done_m7_r_i_2_n_0));
  FDRE cnt_cmd_done_m7_r_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(cnt_cmd_done_m7_r_i_1_n_0),
        .Q(cnt_cmd_done_m7_r),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h80)) 
    cnt_cmd_done_r_i_1
       (.I0(cnt_cmd_done_r_i_2_n_0),
        .I1(\cnt_cmd_r_reg_n_0_[6] ),
        .I2(\cnt_cmd_r_reg_n_0_[5] ),
        .O(cnt_cmd_done_r_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    cnt_cmd_done_r_i_2
       (.I0(\cnt_cmd_r_reg_n_0_[2] ),
        .I1(\cnt_cmd_r_reg_n_0_[1] ),
        .I2(\cnt_cmd_r_reg_n_0_[0] ),
        .I3(\cnt_cmd_r_reg_n_0_[4] ),
        .I4(\cnt_cmd_r_reg_n_0_[3] ),
        .O(cnt_cmd_done_r_i_2_n_0));
  FDRE cnt_cmd_done_r_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(cnt_cmd_done_r_i_1_n_0),
        .Q(cnt_cmd_done_r),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \cnt_cmd_r[0]_i_1 
       (.I0(\cnt_cmd_r_reg_n_0_[0] ),
        .O(\cnt_cmd_r[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \cnt_cmd_r[1]_i_1 
       (.I0(\cnt_cmd_r_reg_n_0_[0] ),
        .I1(\cnt_cmd_r_reg_n_0_[1] ),
        .O(\cnt_cmd_r[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \cnt_cmd_r[2]_i_1 
       (.I0(\cnt_cmd_r_reg_n_0_[2] ),
        .I1(\cnt_cmd_r_reg_n_0_[0] ),
        .I2(\cnt_cmd_r_reg_n_0_[1] ),
        .O(\cnt_cmd_r[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \cnt_cmd_r[3]_i_1 
       (.I0(\cnt_cmd_r_reg_n_0_[3] ),
        .I1(\cnt_cmd_r_reg_n_0_[2] ),
        .I2(\cnt_cmd_r_reg_n_0_[1] ),
        .I3(\cnt_cmd_r_reg_n_0_[0] ),
        .O(\cnt_cmd_r[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \cnt_cmd_r[4]_i_1 
       (.I0(\cnt_cmd_r_reg_n_0_[4] ),
        .I1(\cnt_cmd_r_reg_n_0_[0] ),
        .I2(\cnt_cmd_r_reg_n_0_[1] ),
        .I3(\cnt_cmd_r_reg_n_0_[2] ),
        .I4(\cnt_cmd_r_reg_n_0_[3] ),
        .O(\cnt_cmd_r[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \cnt_cmd_r[5]_i_1 
       (.I0(\cnt_cmd_r_reg_n_0_[5] ),
        .I1(\cnt_cmd_r_reg_n_0_[3] ),
        .I2(\cnt_cmd_r_reg_n_0_[4] ),
        .I3(\cnt_cmd_r_reg_n_0_[0] ),
        .I4(\cnt_cmd_r_reg_n_0_[1] ),
        .I5(\cnt_cmd_r_reg_n_0_[2] ),
        .O(\cnt_cmd_r[5]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \cnt_cmd_r[6]_i_1 
       (.I0(init_state_r),
        .I1(\cnt_cmd_r[6]_i_3_n_0 ),
        .O(\cnt_cmd_r[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \cnt_cmd_r[6]_i_2 
       (.I0(\cnt_cmd_r_reg_n_0_[6] ),
        .I1(\cnt_cmd_r_reg_n_0_[5] ),
        .I2(cnt_cmd_done_r_i_2_n_0),
        .O(\cnt_cmd_r[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFD7F9C7B8C3EDC7)) 
    \cnt_cmd_r[6]_i_3 
       (.I0(\init_state_r_reg_n_0_[3] ),
        .I1(\init_state_r_reg_n_0_[0] ),
        .I2(\init_state_r_reg_n_0_[5] ),
        .I3(\init_state_r_reg_n_0_[4] ),
        .I4(\init_state_r_reg_n_0_[1] ),
        .I5(\init_state_r_reg_n_0_[2] ),
        .O(\cnt_cmd_r[6]_i_3_n_0 ));
  FDRE \cnt_cmd_r_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\cnt_cmd_r[0]_i_1_n_0 ),
        .Q(\cnt_cmd_r_reg_n_0_[0] ),
        .R(\cnt_cmd_r[6]_i_1_n_0 ));
  FDRE \cnt_cmd_r_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\cnt_cmd_r[1]_i_1_n_0 ),
        .Q(\cnt_cmd_r_reg_n_0_[1] ),
        .R(\cnt_cmd_r[6]_i_1_n_0 ));
  FDRE \cnt_cmd_r_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\cnt_cmd_r[2]_i_1_n_0 ),
        .Q(\cnt_cmd_r_reg_n_0_[2] ),
        .R(\cnt_cmd_r[6]_i_1_n_0 ));
  FDRE \cnt_cmd_r_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\cnt_cmd_r[3]_i_1_n_0 ),
        .Q(\cnt_cmd_r_reg_n_0_[3] ),
        .R(\cnt_cmd_r[6]_i_1_n_0 ));
  FDRE \cnt_cmd_r_reg[4] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\cnt_cmd_r[4]_i_1_n_0 ),
        .Q(\cnt_cmd_r_reg_n_0_[4] ),
        .R(\cnt_cmd_r[6]_i_1_n_0 ));
  FDRE \cnt_cmd_r_reg[5] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\cnt_cmd_r[5]_i_1_n_0 ),
        .Q(\cnt_cmd_r_reg_n_0_[5] ),
        .R(\cnt_cmd_r[6]_i_1_n_0 ));
  FDRE \cnt_cmd_r_reg[6] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\cnt_cmd_r[6]_i_2_n_0 ),
        .Q(\cnt_cmd_r_reg_n_0_[6] ),
        .R(\cnt_cmd_r[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT4 #(
    .INIT(16'hEAAA)) 
    cnt_dllk_zqinit_done_r_i_1
       (.I0(cnt_dllk_zqinit_done_r),
        .I1(cnt_dllk_zqinit_r_reg__0[6]),
        .I2(\cnt_dllk_zqinit_r[7]_i_3_n_0 ),
        .I3(cnt_dllk_zqinit_r_reg__0[7]),
        .O(cnt_dllk_zqinit_done_r_i_1_n_0));
  FDRE cnt_dllk_zqinit_done_r_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(cnt_dllk_zqinit_done_r_i_1_n_0),
        .Q(cnt_dllk_zqinit_done_r),
        .R(cnt_dllk_zqinit_r));
  LUT1 #(
    .INIT(2'h1)) 
    \cnt_dllk_zqinit_r[0]_i_1 
       (.I0(cnt_dllk_zqinit_r_reg__0[0]),
        .O(p_0_in__3[0]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \cnt_dllk_zqinit_r[1]_i_1 
       (.I0(cnt_dllk_zqinit_r_reg__0[0]),
        .I1(cnt_dllk_zqinit_r_reg__0[1]),
        .O(p_0_in__3[1]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \cnt_dllk_zqinit_r[2]_i_1 
       (.I0(cnt_dllk_zqinit_r_reg__0[2]),
        .I1(cnt_dllk_zqinit_r_reg__0[1]),
        .I2(cnt_dllk_zqinit_r_reg__0[0]),
        .O(p_0_in__3[2]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \cnt_dllk_zqinit_r[3]_i_1 
       (.I0(cnt_dllk_zqinit_r_reg__0[3]),
        .I1(cnt_dllk_zqinit_r_reg__0[0]),
        .I2(cnt_dllk_zqinit_r_reg__0[1]),
        .I3(cnt_dllk_zqinit_r_reg__0[2]),
        .O(p_0_in__3[3]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \cnt_dllk_zqinit_r[4]_i_1 
       (.I0(cnt_dllk_zqinit_r_reg__0[4]),
        .I1(cnt_dllk_zqinit_r_reg__0[2]),
        .I2(cnt_dllk_zqinit_r_reg__0[1]),
        .I3(cnt_dllk_zqinit_r_reg__0[0]),
        .I4(cnt_dllk_zqinit_r_reg__0[3]),
        .O(p_0_in__3[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \cnt_dllk_zqinit_r[5]_i_1 
       (.I0(cnt_dllk_zqinit_r_reg__0[5]),
        .I1(cnt_dllk_zqinit_r_reg__0[3]),
        .I2(cnt_dllk_zqinit_r_reg__0[0]),
        .I3(cnt_dllk_zqinit_r_reg__0[1]),
        .I4(cnt_dllk_zqinit_r_reg__0[2]),
        .I5(cnt_dllk_zqinit_r_reg__0[4]),
        .O(p_0_in__3[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \cnt_dllk_zqinit_r[6]_i_1 
       (.I0(cnt_dllk_zqinit_r_reg__0[6]),
        .I1(\cnt_dllk_zqinit_r[7]_i_3_n_0 ),
        .O(p_0_in__3[6]));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \cnt_dllk_zqinit_r[7]_i_1 
       (.I0(wrcal_rd_wait_i_2_n_0),
        .I1(init_state_r),
        .I2(\init_state_r_reg_n_0_[4] ),
        .I3(\init_state_r_reg_n_0_[5] ),
        .I4(\init_state_r_reg_n_0_[3] ),
        .I5(\init_state_r_reg_n_0_[2] ),
        .O(cnt_dllk_zqinit_r));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \cnt_dllk_zqinit_r[7]_i_2 
       (.I0(cnt_dllk_zqinit_r_reg__0[7]),
        .I1(\cnt_dllk_zqinit_r[7]_i_3_n_0 ),
        .I2(cnt_dllk_zqinit_r_reg__0[6]),
        .O(p_0_in__3[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \cnt_dllk_zqinit_r[7]_i_3 
       (.I0(cnt_dllk_zqinit_r_reg__0[5]),
        .I1(cnt_dllk_zqinit_r_reg__0[3]),
        .I2(cnt_dllk_zqinit_r_reg__0[0]),
        .I3(cnt_dllk_zqinit_r_reg__0[1]),
        .I4(cnt_dllk_zqinit_r_reg__0[2]),
        .I5(cnt_dllk_zqinit_r_reg__0[4]),
        .O(\cnt_dllk_zqinit_r[7]_i_3_n_0 ));
  FDRE \cnt_dllk_zqinit_r_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_0_in__3[0]),
        .Q(cnt_dllk_zqinit_r_reg__0[0]),
        .R(cnt_dllk_zqinit_r));
  FDRE \cnt_dllk_zqinit_r_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_0_in__3[1]),
        .Q(cnt_dllk_zqinit_r_reg__0[1]),
        .R(cnt_dllk_zqinit_r));
  FDRE \cnt_dllk_zqinit_r_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_0_in__3[2]),
        .Q(cnt_dllk_zqinit_r_reg__0[2]),
        .R(cnt_dllk_zqinit_r));
  FDRE \cnt_dllk_zqinit_r_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_0_in__3[3]),
        .Q(cnt_dllk_zqinit_r_reg__0[3]),
        .R(cnt_dllk_zqinit_r));
  FDRE \cnt_dllk_zqinit_r_reg[4] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_0_in__3[4]),
        .Q(cnt_dllk_zqinit_r_reg__0[4]),
        .R(cnt_dllk_zqinit_r));
  FDRE \cnt_dllk_zqinit_r_reg[5] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_0_in__3[5]),
        .Q(cnt_dllk_zqinit_r_reg__0[5]),
        .R(cnt_dllk_zqinit_r));
  FDRE \cnt_dllk_zqinit_r_reg[6] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_0_in__3[6]),
        .Q(cnt_dllk_zqinit_r_reg__0[6]),
        .R(cnt_dllk_zqinit_r));
  FDRE \cnt_dllk_zqinit_r_reg[7] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_0_in__3[7]),
        .Q(cnt_dllk_zqinit_r_reg__0[7]),
        .R(cnt_dllk_zqinit_r));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT5 #(
    .INIT(32'h0000E222)) 
    cnt_init_af_done_r_i_1
       (.I0(cnt_init_af_done_r),
        .I1(cnt_init_mr_r1),
        .I2(cnt_init_af_r[1]),
        .I3(cnt_init_af_r[0]),
        .I4(ddr2_pre_flag_r),
        .O(cnt_init_af_done_r_i_1_n_0));
  FDRE cnt_init_af_done_r_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(cnt_init_af_done_r_i_1_n_0),
        .Q(cnt_init_af_done_r),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h06)) 
    \cnt_init_af_r[0]_i_1 
       (.I0(cnt_init_af_r[0]),
        .I1(cnt_init_mr_r1),
        .I2(ddr2_pre_flag_r),
        .O(\cnt_init_af_r[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT4 #(
    .INIT(16'h006A)) 
    \cnt_init_af_r[1]_i_1 
       (.I0(cnt_init_af_r[1]),
        .I1(cnt_init_mr_r1),
        .I2(cnt_init_af_r[0]),
        .I3(ddr2_pre_flag_r),
        .O(\cnt_init_af_r[1]_i_1_n_0 ));
  FDRE \cnt_init_af_r_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\cnt_init_af_r[0]_i_1_n_0 ),
        .Q(cnt_init_af_r[0]),
        .R(1'b0));
  FDRE \cnt_init_af_r_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\cnt_init_af_r[1]_i_1_n_0 ),
        .Q(cnt_init_af_r[1]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h000000000000E222)) 
    cnt_init_mr_done_r_i_1
       (.I0(cnt_init_mr_done_r),
        .I1(\cnt_init_mr_r[1]_i_2_n_0 ),
        .I2(cnt_init_mr_r[0]),
        .I3(cnt_init_mr_r[1]),
        .I4(ddr2_pre_flag_r),
        .I5(cnt_init_mr_r1),
        .O(cnt_init_mr_done_r_i_1_n_0));
  FDRE cnt_init_mr_done_r_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(cnt_init_mr_done_r_i_1_n_0),
        .Q(cnt_init_mr_done_r),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT4 #(
    .INIT(16'h0006)) 
    \cnt_init_mr_r[0]_i_1 
       (.I0(cnt_init_mr_r[0]),
        .I1(\cnt_init_mr_r[1]_i_2_n_0 ),
        .I2(ddr2_pre_flag_r),
        .I3(cnt_init_mr_r1),
        .O(\cnt_init_mr_r[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT5 #(
    .INIT(32'h0000006A)) 
    \cnt_init_mr_r[1]_i_1 
       (.I0(cnt_init_mr_r[1]),
        .I1(\cnt_init_mr_r[1]_i_2_n_0 ),
        .I2(cnt_init_mr_r[0]),
        .I3(ddr2_pre_flag_r),
        .I4(cnt_init_mr_r1),
        .O(\cnt_init_mr_r[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \cnt_init_mr_r[1]_i_2 
       (.I0(\init_state_r_reg_n_0_[3] ),
        .I1(\init_state_r_reg_n_0_[0] ),
        .I2(\init_state_r_reg_n_0_[2] ),
        .I3(init_state_r),
        .I4(\init_state_r[4]_i_5_n_0 ),
        .I5(\init_state_r_reg_n_0_[1] ),
        .O(\cnt_init_mr_r[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cnt_init_mr_r[1]_i_3 
       (.I0(wrlvl_final_if_rst_i_2_n_0),
        .I1(mem_init_done_r),
        .O(cnt_init_mr_r1));
  FDRE \cnt_init_mr_r_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\cnt_init_mr_r[0]_i_1_n_0 ),
        .Q(cnt_init_mr_r[0]),
        .R(1'b0));
  FDRE \cnt_init_mr_r_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\cnt_init_mr_r[1]_i_1_n_0 ),
        .Q(cnt_init_mr_r[1]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    cnt_init_pre_wait_done_r_i_1
       (.I0(cnt_init_pre_wait_done_r),
        .I1(cnt_init_pre_wait_r_reg__0[7]),
        .I2(cnt_init_pre_wait_r_reg__0[6]),
        .I3(cnt_init_pre_wait_r_reg__0[5]),
        .I4(cnt_init_pre_wait_done_r_i_2_n_0),
        .O(cnt_init_pre_wait_done_r_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    cnt_init_pre_wait_done_r_i_2
       (.I0(cnt_init_pre_wait_r_reg__0[2]),
        .I1(cnt_init_pre_wait_r_reg__0[1]),
        .I2(cnt_init_pre_wait_r_reg__0[4]),
        .I3(cnt_init_pre_wait_r_reg__0[3]),
        .O(cnt_init_pre_wait_done_r_i_2_n_0));
  FDRE cnt_init_pre_wait_done_r_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(cnt_init_pre_wait_done_r_i_1_n_0),
        .Q(cnt_init_pre_wait_done_r),
        .R(clear));
  LUT1 #(
    .INIT(2'h1)) 
    \cnt_init_pre_wait_r[0]_i_1 
       (.I0(\cnt_init_pre_wait_r_reg_n_0_[0] ),
        .O(p_0_in__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \cnt_init_pre_wait_r[1]_i_1 
       (.I0(\cnt_init_pre_wait_r_reg_n_0_[0] ),
        .I1(cnt_init_pre_wait_r_reg__0[1]),
        .O(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \cnt_init_pre_wait_r[2]_i_1 
       (.I0(cnt_init_pre_wait_r_reg__0[2]),
        .I1(cnt_init_pre_wait_r_reg__0[1]),
        .I2(\cnt_init_pre_wait_r_reg_n_0_[0] ),
        .O(p_0_in__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \cnt_init_pre_wait_r[3]_i_1 
       (.I0(cnt_init_pre_wait_r_reg__0[3]),
        .I1(\cnt_init_pre_wait_r_reg_n_0_[0] ),
        .I2(cnt_init_pre_wait_r_reg__0[1]),
        .I3(cnt_init_pre_wait_r_reg__0[2]),
        .O(p_0_in__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \cnt_init_pre_wait_r[4]_i_1 
       (.I0(cnt_init_pre_wait_r_reg__0[4]),
        .I1(cnt_init_pre_wait_r_reg__0[2]),
        .I2(cnt_init_pre_wait_r_reg__0[1]),
        .I3(\cnt_init_pre_wait_r_reg_n_0_[0] ),
        .I4(cnt_init_pre_wait_r_reg__0[3]),
        .O(p_0_in__1[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \cnt_init_pre_wait_r[5]_i_1 
       (.I0(cnt_init_pre_wait_r_reg__0[5]),
        .I1(cnt_init_pre_wait_r_reg__0[3]),
        .I2(cnt_init_pre_wait_r_reg__0[4]),
        .I3(cnt_init_pre_wait_r_reg__0[2]),
        .I4(cnt_init_pre_wait_r_reg__0[1]),
        .I5(\cnt_init_pre_wait_r_reg_n_0_[0] ),
        .O(p_0_in__1[5]));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \cnt_init_pre_wait_r[6]_i_1 
       (.I0(cnt_init_pre_wait_r_reg__0[6]),
        .I1(\cnt_init_pre_wait_r[7]_i_3_n_0 ),
        .I2(cnt_init_pre_wait_r_reg__0[4]),
        .I3(cnt_init_pre_wait_r_reg__0[3]),
        .I4(cnt_init_pre_wait_r_reg__0[5]),
        .O(p_0_in__1[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \cnt_init_pre_wait_r[7]_i_1 
       (.I0(\calib_cke_reg[0]_0 ),
        .O(clear));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \cnt_init_pre_wait_r[7]_i_2 
       (.I0(cnt_init_pre_wait_r_reg__0[7]),
        .I1(cnt_init_pre_wait_r_reg__0[5]),
        .I2(cnt_init_pre_wait_r_reg__0[3]),
        .I3(cnt_init_pre_wait_r_reg__0[4]),
        .I4(\cnt_init_pre_wait_r[7]_i_3_n_0 ),
        .I5(cnt_init_pre_wait_r_reg__0[6]),
        .O(p_0_in__1[7]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \cnt_init_pre_wait_r[7]_i_3 
       (.I0(cnt_init_pre_wait_r_reg__0[2]),
        .I1(cnt_init_pre_wait_r_reg__0[1]),
        .I2(\cnt_init_pre_wait_r_reg_n_0_[0] ),
        .O(\cnt_init_pre_wait_r[7]_i_3_n_0 ));
  FDRE \cnt_init_pre_wait_r_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_0_in__1[0]),
        .Q(\cnt_init_pre_wait_r_reg_n_0_[0] ),
        .R(clear));
  FDRE \cnt_init_pre_wait_r_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_0_in__1[1]),
        .Q(cnt_init_pre_wait_r_reg__0[1]),
        .R(clear));
  FDRE \cnt_init_pre_wait_r_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_0_in__1[2]),
        .Q(cnt_init_pre_wait_r_reg__0[2]),
        .R(clear));
  FDRE \cnt_init_pre_wait_r_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_0_in__1[3]),
        .Q(cnt_init_pre_wait_r_reg__0[3]),
        .R(clear));
  FDRE \cnt_init_pre_wait_r_reg[4] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_0_in__1[4]),
        .Q(cnt_init_pre_wait_r_reg__0[4]),
        .R(clear));
  FDRE \cnt_init_pre_wait_r_reg[5] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_0_in__1[5]),
        .Q(cnt_init_pre_wait_r_reg__0[5]),
        .R(clear));
  FDRE \cnt_init_pre_wait_r_reg[6] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_0_in__1[6]),
        .Q(cnt_init_pre_wait_r_reg__0[6]),
        .R(clear));
  FDRE \cnt_init_pre_wait_r_reg[7] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_0_in__1[7]),
        .Q(cnt_init_pre_wait_r_reg__0[7]),
        .R(clear));
  LUT1 #(
    .INIT(2'h1)) 
    \cnt_pwron_ce_r[0]_i_1 
       (.I0(cnt_pwron_ce_r_reg__0[0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \cnt_pwron_ce_r[1]_i_1 
       (.I0(cnt_pwron_ce_r_reg__0[0]),
        .I1(cnt_pwron_ce_r_reg__0[1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \cnt_pwron_ce_r[2]_i_1 
       (.I0(cnt_pwron_ce_r_reg__0[2]),
        .I1(cnt_pwron_ce_r_reg__0[1]),
        .I2(cnt_pwron_ce_r_reg__0[0]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \cnt_pwron_ce_r[3]_i_1 
       (.I0(cnt_pwron_ce_r_reg__0[3]),
        .I1(cnt_pwron_ce_r_reg__0[0]),
        .I2(cnt_pwron_ce_r_reg__0[1]),
        .I3(cnt_pwron_ce_r_reg__0[2]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \cnt_pwron_ce_r[4]_i_1 
       (.I0(cnt_pwron_ce_r_reg__0[4]),
        .I1(cnt_pwron_ce_r_reg__0[2]),
        .I2(cnt_pwron_ce_r_reg__0[1]),
        .I3(cnt_pwron_ce_r_reg__0[0]),
        .I4(cnt_pwron_ce_r_reg__0[3]),
        .O(p_0_in__0[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \cnt_pwron_ce_r[5]_i_1 
       (.I0(cnt_pwron_ce_r_reg__0[5]),
        .I1(cnt_pwron_ce_r_reg__0[3]),
        .I2(cnt_pwron_ce_r_reg__0[0]),
        .I3(cnt_pwron_ce_r_reg__0[1]),
        .I4(cnt_pwron_ce_r_reg__0[2]),
        .I5(cnt_pwron_ce_r_reg__0[4]),
        .O(p_0_in__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \cnt_pwron_ce_r[6]_i_1 
       (.I0(cnt_pwron_ce_r_reg__0[6]),
        .I1(pwron_ce_r_i_2_n_0),
        .O(p_0_in__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \cnt_pwron_ce_r[7]_i_1 
       (.I0(cnt_pwron_ce_r_reg__0[7]),
        .I1(pwron_ce_r_i_2_n_0),
        .I2(cnt_pwron_ce_r_reg__0[6]),
        .O(p_0_in__0[7]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \cnt_pwron_ce_r[8]_i_1 
       (.I0(cnt_pwron_ce_r_reg__0[8]),
        .I1(cnt_pwron_ce_r_reg__0[6]),
        .I2(pwron_ce_r_i_2_n_0),
        .I3(cnt_pwron_ce_r_reg__0[7]),
        .O(p_0_in__0[8]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \cnt_pwron_ce_r[9]_i_1 
       (.I0(cnt_pwron_ce_r_reg__0[9]),
        .I1(cnt_pwron_ce_r_reg__0[7]),
        .I2(pwron_ce_r_i_2_n_0),
        .I3(cnt_pwron_ce_r_reg__0[6]),
        .I4(cnt_pwron_ce_r_reg__0[8]),
        .O(p_0_in__0[9]));
  FDRE \cnt_pwron_ce_r_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_0_in__0[0]),
        .Q(cnt_pwron_ce_r_reg__0[0]),
        .R(rstdiv0_sync_r1_reg_rep__5[0]));
  FDRE \cnt_pwron_ce_r_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_0_in__0[1]),
        .Q(cnt_pwron_ce_r_reg__0[1]),
        .R(rstdiv0_sync_r1_reg_rep__5[0]));
  FDRE \cnt_pwron_ce_r_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_0_in__0[2]),
        .Q(cnt_pwron_ce_r_reg__0[2]),
        .R(rstdiv0_sync_r1_reg_rep__5[0]));
  FDRE \cnt_pwron_ce_r_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_0_in__0[3]),
        .Q(cnt_pwron_ce_r_reg__0[3]),
        .R(rstdiv0_sync_r1_reg_rep__5[0]));
  FDRE \cnt_pwron_ce_r_reg[4] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_0_in__0[4]),
        .Q(cnt_pwron_ce_r_reg__0[4]),
        .R(rstdiv0_sync_r1_reg_rep__5[0]));
  FDRE \cnt_pwron_ce_r_reg[5] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_0_in__0[5]),
        .Q(cnt_pwron_ce_r_reg__0[5]),
        .R(rstdiv0_sync_r1_reg_rep__5[0]));
  FDRE \cnt_pwron_ce_r_reg[6] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_0_in__0[6]),
        .Q(cnt_pwron_ce_r_reg__0[6]),
        .R(rstdiv0_sync_r1_reg_rep__5[0]));
  FDRE \cnt_pwron_ce_r_reg[7] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_0_in__0[7]),
        .Q(cnt_pwron_ce_r_reg__0[7]),
        .R(rstdiv0_sync_r1_reg_rep__5[0]));
  FDRE \cnt_pwron_ce_r_reg[8] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_0_in__0[8]),
        .Q(cnt_pwron_ce_r_reg__0[8]),
        .R(rstdiv0_sync_r1_reg_rep__5[0]));
  FDRE \cnt_pwron_ce_r_reg[9] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_0_in__0[9]),
        .Q(cnt_pwron_ce_r_reg__0[9]),
        .R(rstdiv0_sync_r1_reg_rep__5[0]));
  LUT5 #(
    .INIT(32'h0000F200)) 
    cnt_pwron_cke_done_r_i_1
       (.I0(cnt_pwron_cke_done_r_i_2_n_0),
        .I1(cnt_pwron_cke_done_r_i_3_n_0),
        .I2(\calib_cke_reg[0]_0 ),
        .I3(phy_mc_go),
        .I4(rstdiv0_sync_r1_reg_rep__11),
        .O(cnt_pwron_cke_done_r_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'h01)) 
    cnt_pwron_cke_done_r_i_2
       (.I0(cnt_pwron_r_reg__0[6]),
        .I1(cnt_pwron_r_reg__0[8]),
        .I2(cnt_pwron_r_reg__0[7]),
        .O(cnt_pwron_cke_done_r_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    cnt_pwron_cke_done_r_i_3
       (.I0(cnt_pwron_r_reg__0[1]),
        .I1(cnt_pwron_r_reg__0[0]),
        .I2(cnt_pwron_r_reg__0[3]),
        .I3(cnt_pwron_r_reg__0[5]),
        .I4(cnt_pwron_r_reg__0[2]),
        .I5(cnt_pwron_r_reg__0[4]),
        .O(cnt_pwron_cke_done_r_i_3_n_0));
  FDRE cnt_pwron_cke_done_r_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(cnt_pwron_cke_done_r_i_1_n_0),
        .Q(\calib_cke_reg[0]_0 ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \cnt_pwron_r[0]_i_1 
       (.I0(cnt_pwron_r_reg__0[0]),
        .O(p_0_in__0__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \cnt_pwron_r[1]_i_1 
       (.I0(cnt_pwron_r_reg__0[0]),
        .I1(cnt_pwron_r_reg__0[1]),
        .O(p_0_in__0__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \cnt_pwron_r[2]_i_1 
       (.I0(cnt_pwron_r_reg__0[2]),
        .I1(cnt_pwron_r_reg__0[1]),
        .I2(cnt_pwron_r_reg__0[0]),
        .O(p_0_in__0__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \cnt_pwron_r[3]_i_1 
       (.I0(cnt_pwron_r_reg__0[3]),
        .I1(cnt_pwron_r_reg__0[0]),
        .I2(cnt_pwron_r_reg__0[1]),
        .I3(cnt_pwron_r_reg__0[2]),
        .O(p_0_in__0__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \cnt_pwron_r[4]_i_1 
       (.I0(cnt_pwron_r_reg__0[4]),
        .I1(cnt_pwron_r_reg__0[2]),
        .I2(cnt_pwron_r_reg__0[1]),
        .I3(cnt_pwron_r_reg__0[0]),
        .I4(cnt_pwron_r_reg__0[3]),
        .O(p_0_in__0__0[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \cnt_pwron_r[5]_i_1 
       (.I0(cnt_pwron_r_reg__0[5]),
        .I1(cnt_pwron_r_reg__0[3]),
        .I2(cnt_pwron_r_reg__0[0]),
        .I3(cnt_pwron_r_reg__0[1]),
        .I4(cnt_pwron_r_reg__0[2]),
        .I5(cnt_pwron_r_reg__0[4]),
        .O(p_0_in__0__0[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \cnt_pwron_r[6]_i_1 
       (.I0(cnt_pwron_r_reg__0[6]),
        .I1(\cnt_pwron_r[8]_i_2_n_0 ),
        .O(p_0_in__0__0[6]));
  LUT3 #(
    .INIT(8'h6A)) 
    \cnt_pwron_r[7]_i_1 
       (.I0(cnt_pwron_r_reg__0[7]),
        .I1(cnt_pwron_r_reg__0[6]),
        .I2(\cnt_pwron_r[8]_i_2_n_0 ),
        .O(p_0_in__0__0[7]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \cnt_pwron_r[8]_i_1 
       (.I0(cnt_pwron_r_reg__0[8]),
        .I1(\cnt_pwron_r[8]_i_2_n_0 ),
        .I2(cnt_pwron_r_reg__0[6]),
        .I3(cnt_pwron_r_reg__0[7]),
        .O(p_0_in__0__0[8]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \cnt_pwron_r[8]_i_2 
       (.I0(cnt_pwron_r_reg__0[5]),
        .I1(cnt_pwron_r_reg__0[3]),
        .I2(cnt_pwron_r_reg__0[0]),
        .I3(cnt_pwron_r_reg__0[1]),
        .I4(cnt_pwron_r_reg__0[2]),
        .I5(cnt_pwron_r_reg__0[4]),
        .O(\cnt_pwron_r[8]_i_2_n_0 ));
  FDRE \cnt_pwron_r_reg[0] 
       (.C(sys_rst),
        .CE(pwron_ce_r),
        .D(p_0_in__0__0[0]),
        .Q(cnt_pwron_r_reg__0[0]),
        .R(rstdiv0_sync_r1_reg_rep__5[0]));
  FDRE \cnt_pwron_r_reg[1] 
       (.C(sys_rst),
        .CE(pwron_ce_r),
        .D(p_0_in__0__0[1]),
        .Q(cnt_pwron_r_reg__0[1]),
        .R(rstdiv0_sync_r1_reg_rep__5[0]));
  FDRE \cnt_pwron_r_reg[2] 
       (.C(sys_rst),
        .CE(pwron_ce_r),
        .D(p_0_in__0__0[2]),
        .Q(cnt_pwron_r_reg__0[2]),
        .R(rstdiv0_sync_r1_reg_rep__5[0]));
  FDRE \cnt_pwron_r_reg[3] 
       (.C(sys_rst),
        .CE(pwron_ce_r),
        .D(p_0_in__0__0[3]),
        .Q(cnt_pwron_r_reg__0[3]),
        .R(rstdiv0_sync_r1_reg_rep__5[0]));
  FDRE \cnt_pwron_r_reg[4] 
       (.C(sys_rst),
        .CE(pwron_ce_r),
        .D(p_0_in__0__0[4]),
        .Q(cnt_pwron_r_reg__0[4]),
        .R(rstdiv0_sync_r1_reg_rep__5[0]));
  FDRE \cnt_pwron_r_reg[5] 
       (.C(sys_rst),
        .CE(pwron_ce_r),
        .D(p_0_in__0__0[5]),
        .Q(cnt_pwron_r_reg__0[5]),
        .R(rstdiv0_sync_r1_reg_rep__5[0]));
  FDRE \cnt_pwron_r_reg[6] 
       (.C(sys_rst),
        .CE(pwron_ce_r),
        .D(p_0_in__0__0[6]),
        .Q(cnt_pwron_r_reg__0[6]),
        .R(rstdiv0_sync_r1_reg_rep__5[0]));
  FDRE \cnt_pwron_r_reg[7] 
       (.C(sys_rst),
        .CE(pwron_ce_r),
        .D(p_0_in__0__0[7]),
        .Q(cnt_pwron_r_reg__0[7]),
        .R(rstdiv0_sync_r1_reg_rep__5[1]));
  FDRE \cnt_pwron_r_reg[8] 
       (.C(sys_rst),
        .CE(pwron_ce_r),
        .D(p_0_in__0__0[8]),
        .Q(cnt_pwron_r_reg__0[8]),
        .R(rstdiv0_sync_r1_reg_rep__5[1]));
  LUT6 #(
    .INIT(64'h0B000E0000000000)) 
    \complex_address[9]_i_1 
       (.I0(\complex_address[9]_i_2_n_0 ),
        .I1(init_state_r1[2]),
        .I2(\init_state_r[5]_i_5_n_0 ),
        .I3(\init_state_r_reg_n_0_[3] ),
        .I4(\init_state_r_reg_n_0_[2] ),
        .I5(\complex_address[9]_i_3_n_0 ),
        .O(complex_address0));
  LUT6 #(
    .INIT(64'hFDFFFFFFFFFFFFFF)) 
    \complex_address[9]_i_2 
       (.I0(init_state_r1[5]),
        .I1(init_state_r1[6]),
        .I2(init_state_r1[1]),
        .I3(init_state_r1[4]),
        .I4(init_state_r1[3]),
        .I5(init_state_r1[0]),
        .O(\complex_address[9]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \complex_address[9]_i_3 
       (.I0(\init_state_r_reg_n_0_[0] ),
        .I1(\init_state_r_reg_n_0_[1] ),
        .O(\complex_address[9]_i_3_n_0 ));
  FDRE \complex_address_reg[0] 
       (.C(sys_rst),
        .CE(complex_address0),
        .D(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[0] ),
        .Q(\complex_address_reg_n_0_[0] ),
        .R(rstdiv0_sync_r1_reg_rep__4));
  FDRE \complex_address_reg[1] 
       (.C(sys_rst),
        .CE(complex_address0),
        .D(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[1] ),
        .Q(\complex_address_reg_n_0_[1] ),
        .R(rstdiv0_sync_r1_reg_rep__4));
  FDRE \complex_address_reg[2] 
       (.C(sys_rst),
        .CE(complex_address0),
        .D(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[2] ),
        .Q(\complex_address_reg_n_0_[2] ),
        .R(rstdiv0_sync_r1_reg_rep__4));
  FDRE \complex_address_reg[3] 
       (.C(sys_rst),
        .CE(complex_address0),
        .D(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[3] ),
        .Q(\complex_address_reg_n_0_[3] ),
        .R(rstdiv0_sync_r1_reg_rep__4));
  FDRE \complex_address_reg[4] 
       (.C(sys_rst),
        .CE(complex_address0),
        .D(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[4] ),
        .Q(\complex_address_reg_n_0_[4] ),
        .R(rstdiv0_sync_r1_reg_rep__4));
  FDRE \complex_address_reg[5] 
       (.C(sys_rst),
        .CE(complex_address0),
        .D(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[5] ),
        .Q(\complex_address_reg_n_0_[5] ),
        .R(rstdiv0_sync_r1_reg_rep__4));
  FDRE \complex_address_reg[6] 
       (.C(sys_rst),
        .CE(complex_address0),
        .D(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[6] ),
        .Q(\complex_address_reg_n_0_[6] ),
        .R(rstdiv0_sync_r1_reg_rep__4));
  FDRE \complex_address_reg[7] 
       (.C(sys_rst),
        .CE(complex_address0),
        .D(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[7] ),
        .Q(\complex_address_reg_n_0_[7] ),
        .R(rstdiv0_sync_r1_reg_rep__4));
  FDRE \complex_address_reg[8] 
       (.C(sys_rst),
        .CE(complex_address0),
        .D(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[8] ),
        .Q(\complex_address_reg_n_0_[8] ),
        .R(rstdiv0_sync_r1_reg_rep__4));
  FDRE \complex_address_reg[9] 
       (.C(sys_rst),
        .CE(complex_address0),
        .D(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[9] ),
        .Q(\complex_address_reg_n_0_[9] ),
        .R(rstdiv0_sync_r1_reg_rep__4));
  LUT5 #(
    .INIT(32'h0000000E)) 
    complex_byte_rd_done_i_1
       (.I0(complex_byte_rd_done),
        .I1(complex_byte_rd_done_i_2_n_0),
        .I2(\stg1_wr_rd_cnt[8]_i_3_n_0 ),
        .I3(rstdiv0_sync_r1_reg_rep__12),
        .I4(\one_rank.stg1_wr_done_reg_0 ),
        .O(complex_byte_rd_done_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    complex_byte_rd_done_i_2
       (.I0(complex_row1_rd_cnt[1]),
        .I1(complex_row1_rd_cnt[0]),
        .I2(complex_row1_rd_cnt[2]),
        .I3(complex_row1_rd_done),
        .I4(complex_row1_rd_done_r1),
        .I5(D[3]),
        .O(complex_byte_rd_done_i_2_n_0));
  FDRE complex_byte_rd_done_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(complex_byte_rd_done_i_1_n_0),
        .Q(complex_byte_rd_done),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF26EEFFEE)) 
    \complex_num_reads[0]_i_1 
       (.I0(\complex_num_reads_reg_n_0_[0] ),
        .I1(\complex_num_reads[3]_i_2_n_0 ),
        .I2(\complex_num_reads[0]_i_2_n_0 ),
        .I3(\complex_num_reads[3]_i_4_n_0 ),
        .I4(\complex_num_reads[3]_i_5_n_0 ),
        .I5(\complex_num_reads[3]_i_6_n_0 ),
        .O(\complex_num_reads[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \complex_num_reads[0]_i_2 
       (.I0(\complex_num_reads[0]_i_3_n_0 ),
        .I1(\complex_num_writes[3]_i_6_n_0 ),
        .I2(\stg1_wr_rd_cnt_reg_n_0_[5] ),
        .I3(\stg1_wr_rd_cnt_reg_n_0_[6] ),
        .I4(\stg1_wr_rd_cnt_reg_n_0_[3] ),
        .I5(\stg1_wr_rd_cnt_reg_n_0_[4] ),
        .O(\complex_num_reads[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \complex_num_reads[0]_i_3 
       (.I0(\stg1_wr_rd_cnt_reg_n_0_[0] ),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[8] ),
        .I2(\stg1_wr_rd_cnt_reg_n_0_[7] ),
        .O(\complex_num_reads[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEFE2202)) 
    \complex_num_reads[1]_i_1 
       (.I0(\complex_num_reads_reg_n_0_[1] ),
        .I1(\complex_num_reads[3]_i_2_n_0 ),
        .I2(\complex_num_reads[3]_i_4_n_0 ),
        .I3(\complex_num_reads[3]_i_5_n_0 ),
        .I4(\complex_num_reads[1]_i_2_n_0 ),
        .I5(\complex_num_reads[3]_i_6_n_0 ),
        .O(\complex_num_reads[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h04444404)) 
    \complex_num_reads[1]_i_2 
       (.I0(\complex_num_reads[0]_i_2_n_0 ),
        .I1(\complex_num_reads[3]_i_4_n_0 ),
        .I2(\complex_num_reads[3]_i_5_n_0 ),
        .I3(\complex_num_reads_reg_n_0_[1] ),
        .I4(\complex_num_reads_reg_n_0_[0] ),
        .O(\complex_num_reads[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \complex_num_reads[2]_i_1 
       (.I0(\complex_num_reads_reg_n_0_[2] ),
        .I1(\complex_num_reads[2]_i_2_n_0 ),
        .I2(\complex_num_reads[2]_i_3_n_0 ),
        .I3(\complex_num_reads[2]_i_4_n_0 ),
        .I4(\complex_num_reads[2]_i_5_n_0 ),
        .I5(\complex_num_reads[2]_i_6_n_0 ),
        .O(\complex_num_reads[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h40404044)) 
    \complex_num_reads[2]_i_2 
       (.I0(\complex_num_writes[4]_i_7_n_0 ),
        .I1(\complex_num_reads[3]_i_4_n_0 ),
        .I2(\complex_num_reads[3]_i_9_n_0 ),
        .I3(\complex_num_writes[3]_i_2_n_0 ),
        .I4(\complex_num_reads[3]_i_8_n_0 ),
        .O(\complex_num_reads[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    \complex_num_reads[2]_i_3 
       (.I0(\complex_num_reads[2]_i_7_n_0 ),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[0] ),
        .I2(\stg1_wr_rd_cnt_reg_n_0_[2] ),
        .I3(\stg1_wr_rd_cnt_reg_n_0_[3] ),
        .I4(\stg1_wr_rd_cnt_reg_n_0_[1] ),
        .I5(\stg1_wr_rd_cnt_reg_n_0_[6] ),
        .O(\complex_num_reads[2]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \complex_num_reads[2]_i_4 
       (.I0(\complex_num_reads[3]_i_7_n_0 ),
        .I1(\complex_num_reads[3]_i_4_n_0 ),
        .O(\complex_num_reads[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h4FF4F4F400000000)) 
    \complex_num_reads[2]_i_5 
       (.I0(\complex_num_writes[4]_i_7_n_0 ),
        .I1(\complex_num_writes[2]_i_2_n_0 ),
        .I2(\complex_num_reads_reg_n_0_[2] ),
        .I3(\complex_num_reads_reg_n_0_[1] ),
        .I4(\complex_num_reads_reg_n_0_[0] ),
        .I5(\complex_num_reads[3]_i_4_n_0 ),
        .O(\complex_num_reads[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF00FFE0FF00)) 
    \complex_num_reads[2]_i_6 
       (.I0(\complex_num_reads_reg_n_0_[3] ),
        .I1(\complex_num_reads[2]_i_8_n_0 ),
        .I2(\complex_num_writes[4]_i_7_n_0 ),
        .I3(rstdiv0_sync_r1_reg_rep__11),
        .I4(\complex_num_reads[3]_i_4_n_0 ),
        .I5(\complex_num_writes[2]_i_7_n_0 ),
        .O(\complex_num_reads[2]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \complex_num_reads[2]_i_7 
       (.I0(\stg1_wr_rd_cnt_reg_n_0_[4] ),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[7] ),
        .I2(\stg1_wr_rd_cnt_reg_n_0_[8] ),
        .I3(\stg1_wr_rd_cnt_reg_n_0_[5] ),
        .O(\complex_num_reads[2]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \complex_num_reads[2]_i_8 
       (.I0(\complex_num_reads_reg_n_0_[1] ),
        .I1(\complex_num_reads_reg_n_0_[2] ),
        .O(\complex_num_reads[2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h000000002E220022)) 
    \complex_num_reads[3]_i_1 
       (.I0(\complex_num_reads_reg_n_0_[3] ),
        .I1(\complex_num_reads[3]_i_2_n_0 ),
        .I2(\complex_num_reads[3]_i_3_n_0 ),
        .I3(\complex_num_reads[3]_i_4_n_0 ),
        .I4(\complex_num_reads[3]_i_5_n_0 ),
        .I5(\complex_num_reads[3]_i_6_n_0 ),
        .O(\complex_num_reads[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFBFFFFFFFF)) 
    \complex_num_reads[3]_i_10 
       (.I0(\complex_num_writes[3]_i_6_n_0 ),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[5] ),
        .I2(\stg1_wr_rd_cnt_reg_n_0_[4] ),
        .I3(\stg1_wr_rd_cnt_reg_n_0_[3] ),
        .I4(\complex_num_writes[3]_i_5_n_0 ),
        .I5(\stg1_wr_rd_cnt_reg_n_0_[0] ),
        .O(\complex_num_reads[3]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    \complex_num_reads[3]_i_11 
       (.I0(\complex_address[9]_i_3_n_0 ),
        .I1(\init_state_r_reg_n_0_[2] ),
        .I2(\init_state_r_reg_n_0_[3] ),
        .I3(\init_state_r_reg_n_0_[5] ),
        .I4(init_state_r),
        .I5(\init_state_r_reg_n_0_[4] ),
        .O(\complex_num_reads[3]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFAAAA00FCAAAA)) 
    \complex_num_reads[3]_i_2 
       (.I0(\complex_num_reads[3]_i_7_n_0 ),
        .I1(\complex_num_reads[3]_i_8_n_0 ),
        .I2(\complex_num_writes[3]_i_2_n_0 ),
        .I3(\complex_num_reads[3]_i_9_n_0 ),
        .I4(\complex_num_reads[3]_i_4_n_0 ),
        .I5(\complex_num_writes[4]_i_7_n_0 ),
        .O(\complex_num_reads[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h80002AAA)) 
    \complex_num_reads[3]_i_3 
       (.I0(\complex_num_reads[3]_i_10_n_0 ),
        .I1(\complex_num_reads_reg_n_0_[0] ),
        .I2(\complex_num_reads_reg_n_0_[2] ),
        .I3(\complex_num_reads_reg_n_0_[1] ),
        .I4(\complex_num_reads_reg_n_0_[3] ),
        .O(\complex_num_reads[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \complex_num_reads[3]_i_4 
       (.I0(\complex_num_reads[3]_i_11_n_0 ),
        .I1(complex_wait_cnt_reg__0[3]),
        .I2(complex_wait_cnt_reg__0[2]),
        .I3(complex_wait_cnt_reg__0[1]),
        .I4(complex_wait_cnt_reg__0[0]),
        .I5(complex_row0_rd_done),
        .O(\complex_num_reads[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \complex_num_reads[3]_i_5 
       (.I0(\complex_num_writes[2]_i_7_n_0 ),
        .I1(\complex_num_reads[2]_i_3_n_0 ),
        .O(\complex_num_reads[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEAAAAAAAAAAA)) 
    \complex_num_reads[3]_i_6 
       (.I0(rstdiv0_sync_r1_reg_rep__11),
        .I1(\complex_num_writes[4]_i_7_n_0 ),
        .I2(\complex_num_reads_reg_n_0_[1] ),
        .I3(\complex_num_reads_reg_n_0_[2] ),
        .I4(\complex_num_reads_reg_n_0_[3] ),
        .I5(\complex_num_reads[3]_i_4_n_0 ),
        .O(\complex_num_reads[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000800)) 
    \complex_num_reads[3]_i_7 
       (.I0(\init_state_r_reg_n_0_[1] ),
        .I1(\init_state_r_reg_n_0_[0] ),
        .I2(\init_state_r_reg_n_0_[3] ),
        .I3(\init_state_r_reg_n_0_[2] ),
        .I4(\init_state_r[5]_i_5_n_0 ),
        .I5(\one_rank.stg1_wr_done_reg_2 ),
        .O(\complex_num_reads[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h5757577F577F577F)) 
    \complex_num_reads[3]_i_8 
       (.I0(\complex_num_reads_reg_n_0_[3] ),
        .I1(\complex_num_reads_reg_n_0_[1] ),
        .I2(\complex_num_reads_reg_n_0_[2] ),
        .I3(\complex_num_writes[3]_i_5_n_0 ),
        .I4(\stg1_wr_rd_cnt_reg_n_0_[5] ),
        .I5(\complex_num_writes[4]_i_15_n_0 ),
        .O(\complex_num_reads[3]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT5 #(
    .INIT(32'hAAAA8880)) 
    \complex_num_reads[3]_i_9 
       (.I0(\complex_num_writes[4]_i_10_n_0 ),
        .I1(\complex_num_reads_reg_n_0_[2] ),
        .I2(\complex_num_reads_reg_n_0_[1] ),
        .I3(\complex_num_reads_reg_n_0_[0] ),
        .I4(\complex_num_reads_reg_n_0_[3] ),
        .O(\complex_num_reads[3]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h74)) 
    \complex_num_reads_dec[0]_i_2 
       (.I0(complex_num_reads_dec_reg__0[0]),
        .I1(\complex_num_reads_dec[3]_i_4_n_0 ),
        .I2(\complex_num_reads_reg_n_0_[0] ),
        .O(p_0_in__6[0]));
  LUT4 #(
    .INIT(16'h9F90)) 
    \complex_num_reads_dec[1]_i_1 
       (.I0(complex_num_reads_dec_reg__0[0]),
        .I1(complex_num_reads_dec_reg__0[1]),
        .I2(\complex_num_reads_dec[3]_i_4_n_0 ),
        .I3(\complex_num_reads_reg_n_0_[1] ),
        .O(p_0_in__6[1]));
  LUT5 #(
    .INIT(32'hA9FFA900)) 
    \complex_num_reads_dec[2]_i_1 
       (.I0(complex_num_reads_dec_reg__0[2]),
        .I1(complex_num_reads_dec_reg__0[1]),
        .I2(complex_num_reads_dec_reg__0[0]),
        .I3(\complex_num_reads_dec[3]_i_4_n_0 ),
        .I4(\complex_num_reads_reg_n_0_[2] ),
        .O(p_0_in__6[2]));
  LUT6 #(
    .INIT(64'hAAAAAAA8FFFFFFFF)) 
    \complex_num_reads_dec[3]_i_2 
       (.I0(\stg1_wr_rd_cnt[8]_i_4_n_0 ),
        .I1(complex_num_reads_dec_reg__0[1]),
        .I2(complex_num_reads_dec_reg__0[0]),
        .I3(complex_num_reads_dec_reg__0[3]),
        .I4(complex_num_reads_dec_reg__0[2]),
        .I5(\complex_num_reads_dec[3]_i_4_n_0 ),
        .O(\complex_num_reads_dec[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAA9FFFFAAA90000)) 
    \complex_num_reads_dec[3]_i_3 
       (.I0(complex_num_reads_dec_reg__0[3]),
        .I1(complex_num_reads_dec_reg__0[2]),
        .I2(complex_num_reads_dec_reg__0[0]),
        .I3(complex_num_reads_dec_reg__0[1]),
        .I4(\complex_num_reads_dec[3]_i_4_n_0 ),
        .I5(\complex_num_reads_reg_n_0_[3] ),
        .O(p_0_in__6[3]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT4 #(
    .INIT(16'h4555)) 
    \complex_num_reads_dec[3]_i_4 
       (.I0(\complex_num_reads[3]_i_7_n_0 ),
        .I1(complex_row0_rd_done),
        .I2(\complex_num_writes_dec[4]_i_6_n_0 ),
        .I3(\complex_num_reads[3]_i_11_n_0 ),
        .O(\complex_num_reads_dec[3]_i_4_n_0 ));
  FDSE \complex_num_reads_dec_reg[0] 
       (.C(sys_rst),
        .CE(\complex_num_reads_dec[3]_i_2_n_0 ),
        .D(p_0_in__6[0]),
        .Q(complex_num_reads_dec_reg__0[0]),
        .S(rstdiv0_sync_r1_reg_rep__8));
  FDRE \complex_num_reads_dec_reg[1] 
       (.C(sys_rst),
        .CE(\complex_num_reads_dec[3]_i_2_n_0 ),
        .D(p_0_in__6[1]),
        .Q(complex_num_reads_dec_reg__0[1]),
        .R(rstdiv0_sync_r1_reg_rep__9));
  FDRE \complex_num_reads_dec_reg[2] 
       (.C(sys_rst),
        .CE(\complex_num_reads_dec[3]_i_2_n_0 ),
        .D(p_0_in__6[2]),
        .Q(complex_num_reads_dec_reg__0[2]),
        .R(rstdiv0_sync_r1_reg_rep__9));
  FDRE \complex_num_reads_dec_reg[3] 
       (.C(sys_rst),
        .CE(\complex_num_reads_dec[3]_i_2_n_0 ),
        .D(p_0_in__6[3]),
        .Q(complex_num_reads_dec_reg__0[3]),
        .R(rstdiv0_sync_r1_reg_rep__9));
  FDRE \complex_num_reads_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\complex_num_reads[0]_i_1_n_0 ),
        .Q(\complex_num_reads_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \complex_num_reads_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\complex_num_reads[1]_i_1_n_0 ),
        .Q(\complex_num_reads_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \complex_num_reads_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\complex_num_reads[2]_i_1_n_0 ),
        .Q(\complex_num_reads_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \complex_num_reads_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\complex_num_reads[3]_i_1_n_0 ),
        .Q(\complex_num_reads_reg_n_0_[3] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFAEA0A2A)) 
    \complex_num_writes[0]_i_1 
       (.I0(\complex_num_writes_reg_n_0_[0] ),
        .I1(\complex_num_writes[3]_i_2_n_0 ),
        .I2(\complex_num_writes[4]_i_3_n_0 ),
        .I3(\complex_num_writes[4]_i_2_n_0 ),
        .I4(\complex_num_writes[0]_i_2_n_0 ),
        .I5(\complex_num_writes[3]_i_4_n_0 ),
        .O(\complex_num_writes[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT4 #(
    .INIT(16'h01F1)) 
    \complex_num_writes[0]_i_2 
       (.I0(\complex_num_writes_reg_n_0_[0] ),
        .I1(\complex_num_reads[0]_i_2_n_0 ),
        .I2(\complex_num_writes[4]_i_8_n_0 ),
        .I3(\complex_num_writes[4]_i_12_n_0 ),
        .O(\complex_num_writes[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \complex_num_writes[1]_i_1 
       (.I0(\complex_num_writes_reg_n_0_[1] ),
        .I1(\complex_num_writes[1]_i_2_n_0 ),
        .I2(\complex_num_writes[4]_i_2_n_0 ),
        .I3(\complex_num_writes[4]_i_3_n_0 ),
        .I4(\complex_num_writes[1]_i_3_n_0 ),
        .I5(\complex_num_writes[4]_i_6_n_0 ),
        .O(\complex_num_writes[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \complex_num_writes[1]_i_2 
       (.I0(\complex_num_reads[3]_i_5_n_0 ),
        .I1(\complex_num_writes[3]_i_2_n_0 ),
        .O(\complex_num_writes[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAABBAAAAAABF)) 
    \complex_num_writes[1]_i_3 
       (.I0(\complex_num_writes[4]_i_12_n_0 ),
        .I1(\complex_num_writes[1]_i_4_n_0 ),
        .I2(\complex_num_writes[4]_i_7_n_0 ),
        .I3(\complex_num_writes[4]_i_8_n_0 ),
        .I4(\complex_num_reads[0]_i_2_n_0 ),
        .I5(\complex_num_reads[3]_i_5_n_0 ),
        .O(\complex_num_writes[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \complex_num_writes[1]_i_4 
       (.I0(\complex_num_writes_reg_n_0_[1] ),
        .I1(\complex_num_writes_reg_n_0_[0] ),
        .O(\complex_num_writes[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FEAA02AA)) 
    \complex_num_writes[2]_i_1 
       (.I0(\complex_num_writes_reg_n_0_[2] ),
        .I1(\complex_num_writes[2]_i_2_n_0 ),
        .I2(\complex_num_writes[4]_i_2_n_0 ),
        .I3(\complex_num_writes[4]_i_3_n_0 ),
        .I4(\complex_num_writes[2]_i_3_n_0 ),
        .I5(\complex_num_writes[2]_i_4_n_0 ),
        .O(\complex_num_writes[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAEAAAA)) 
    \complex_num_writes[2]_i_2 
       (.I0(\complex_num_reads[2]_i_3_n_0 ),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[0] ),
        .I2(\complex_num_writes[2]_i_5_n_0 ),
        .I3(\stg1_wr_rd_cnt_reg_n_0_[4] ),
        .I4(\stg1_wr_rd_cnt_reg_n_0_[5] ),
        .I5(\complex_num_writes[3]_i_6_n_0 ),
        .O(\complex_num_writes[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00004FF4)) 
    \complex_num_writes[2]_i_3 
       (.I0(\complex_num_writes[4]_i_7_n_0 ),
        .I1(\complex_num_writes[2]_i_2_n_0 ),
        .I2(\complex_num_writes[2]_i_6_n_0 ),
        .I3(\complex_num_writes_reg_n_0_[2] ),
        .I4(\complex_num_writes[4]_i_8_n_0 ),
        .I5(\complex_num_writes[4]_i_12_n_0 ),
        .O(\complex_num_writes[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FFFFFF00FF8A)) 
    \complex_num_writes[2]_i_4 
       (.I0(\complex_num_writes[4]_i_7_n_0 ),
        .I1(\complex_num_writes[3]_i_7_n_0 ),
        .I2(\complex_num_writes[4]_i_13_n_0 ),
        .I3(complex_row0_rd_done1),
        .I4(\complex_num_writes[4]_i_8_n_0 ),
        .I5(\complex_num_writes[2]_i_7_n_0 ),
        .O(\complex_num_writes[2]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \complex_num_writes[2]_i_5 
       (.I0(\stg1_wr_rd_cnt_reg_n_0_[3] ),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[6] ),
        .I2(\stg1_wr_rd_cnt_reg_n_0_[7] ),
        .I3(\stg1_wr_rd_cnt_reg_n_0_[8] ),
        .O(\complex_num_writes[2]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \complex_num_writes[2]_i_6 
       (.I0(\complex_num_writes_reg_n_0_[0] ),
        .I1(\complex_num_writes_reg_n_0_[1] ),
        .O(\complex_num_writes[2]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h00000020)) 
    \complex_num_writes[2]_i_7 
       (.I0(\complex_num_reads[0]_i_3_n_0 ),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[3] ),
        .I2(\stg1_wr_rd_cnt_reg_n_0_[6] ),
        .I3(\stg1_wr_rd_cnt_reg_n_0_[1] ),
        .I4(\complex_row_cnt_ocal[7]_i_9_n_0 ),
        .O(\complex_num_writes[2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FAEA0A2A)) 
    \complex_num_writes[3]_i_1 
       (.I0(\complex_num_writes_reg_n_0_[3] ),
        .I1(\complex_num_writes[3]_i_2_n_0 ),
        .I2(\complex_num_writes[4]_i_3_n_0 ),
        .I3(\complex_num_writes[4]_i_2_n_0 ),
        .I4(\complex_num_writes[3]_i_3_n_0 ),
        .I5(\complex_num_writes[3]_i_4_n_0 ),
        .O(\complex_num_writes[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    \complex_num_writes[3]_i_2 
       (.I0(\complex_num_writes[3]_i_5_n_0 ),
        .I1(\complex_num_writes[3]_i_6_n_0 ),
        .I2(\stg1_wr_rd_cnt_reg_n_0_[0] ),
        .I3(\stg1_wr_rd_cnt_reg_n_0_[4] ),
        .I4(\stg1_wr_rd_cnt_reg_n_0_[5] ),
        .I5(\stg1_wr_rd_cnt_reg_n_0_[3] ),
        .O(\complex_num_writes[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDDDDDDDCDCCDC)) 
    \complex_num_writes[3]_i_3 
       (.I0(\complex_num_writes[4]_i_8_n_0 ),
        .I1(\complex_num_writes[4]_i_12_n_0 ),
        .I2(\complex_num_writes_reg_n_0_[0] ),
        .I3(\complex_num_writes[4]_i_13_n_0 ),
        .I4(\complex_num_writes_reg_n_0_[3] ),
        .I5(\complex_num_writes[3]_i_2_n_0 ),
        .O(\complex_num_writes[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF8AFF00FFFF)) 
    \complex_num_writes[3]_i_4 
       (.I0(\complex_num_writes[4]_i_7_n_0 ),
        .I1(\complex_num_writes[3]_i_7_n_0 ),
        .I2(\complex_num_writes[4]_i_13_n_0 ),
        .I3(complex_row0_rd_done1),
        .I4(\complex_num_writes[4]_i_8_n_0 ),
        .I5(\complex_num_reads[3]_i_5_n_0 ),
        .O(\complex_num_writes[3]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \complex_num_writes[3]_i_5 
       (.I0(\stg1_wr_rd_cnt_reg_n_0_[8] ),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[7] ),
        .I2(\stg1_wr_rd_cnt_reg_n_0_[6] ),
        .O(\complex_num_writes[3]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \complex_num_writes[3]_i_6 
       (.I0(\stg1_wr_rd_cnt_reg_n_0_[1] ),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[2] ),
        .O(\complex_num_writes[3]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \complex_num_writes[3]_i_7 
       (.I0(\complex_num_writes_reg_n_0_[3] ),
        .I1(\complex_num_writes_reg_n_0_[4] ),
        .O(\complex_num_writes[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000EA2A)) 
    \complex_num_writes[4]_i_1 
       (.I0(\complex_num_writes_reg_n_0_[4] ),
        .I1(\complex_num_writes[4]_i_2_n_0 ),
        .I2(\complex_num_writes[4]_i_3_n_0 ),
        .I3(\complex_num_writes[4]_i_4_n_0 ),
        .I4(\complex_num_writes[4]_i_5_n_0 ),
        .I5(\complex_num_writes[4]_i_6_n_0 ),
        .O(\complex_num_writes[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT5 #(
    .INIT(32'h8880AAAA)) 
    \complex_num_writes[4]_i_10 
       (.I0(\complex_num_writes[3]_i_5_n_0 ),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[3] ),
        .I2(\stg1_wr_rd_cnt_reg_n_0_[2] ),
        .I3(\stg1_wr_rd_cnt_reg_n_0_[1] ),
        .I4(\complex_num_reads[2]_i_7_n_0 ),
        .O(\complex_num_writes[4]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT5 #(
    .INIT(32'h00011111)) 
    \complex_num_writes[4]_i_11 
       (.I0(\complex_num_writes_reg_n_0_[4] ),
        .I1(\complex_num_writes_reg_n_0_[3] ),
        .I2(\complex_num_writes_reg_n_0_[0] ),
        .I3(\complex_num_writes_reg_n_0_[1] ),
        .I4(\complex_num_writes_reg_n_0_[2] ),
        .O(\complex_num_writes[4]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    \complex_num_writes[4]_i_12 
       (.I0(\init_state_r_reg_n_0_[1] ),
        .I1(\init_state_r_reg_n_0_[0] ),
        .I2(\init_state_r_reg_n_0_[3] ),
        .I3(\init_state_r_reg_n_0_[2] ),
        .I4(\init_state_r[5]_i_5_n_0 ),
        .I5(complex_row0_wr_done),
        .O(\complex_num_writes[4]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \complex_num_writes[4]_i_13 
       (.I0(\complex_num_writes_reg_n_0_[1] ),
        .I1(\complex_num_writes_reg_n_0_[2] ),
        .O(\complex_num_writes[4]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \complex_num_writes[4]_i_14 
       (.I0(\stg1_wr_rd_cnt_reg_n_0_[5] ),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[8] ),
        .I2(\stg1_wr_rd_cnt_reg_n_0_[7] ),
        .O(\complex_num_writes[4]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \complex_num_writes[4]_i_15 
       (.I0(\stg1_wr_rd_cnt_reg_n_0_[3] ),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[4] ),
        .O(\complex_num_writes[4]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEEEFEEEEEEEF)) 
    \complex_num_writes[4]_i_2 
       (.I0(\complex_num_writes[4]_i_7_n_0 ),
        .I1(\complex_num_writes[4]_i_8_n_0 ),
        .I2(\complex_num_writes[4]_i_9_n_0 ),
        .I3(\complex_num_writes_reg_n_0_[4] ),
        .I4(\complex_num_writes[4]_i_10_n_0 ),
        .I5(\complex_num_writes[4]_i_11_n_0 ),
        .O(\complex_num_writes[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000800FFFFFFFF)) 
    \complex_num_writes[4]_i_3 
       (.I0(\init_state_r_reg_n_0_[1] ),
        .I1(\init_state_r_reg_n_0_[0] ),
        .I2(\init_state_r_reg_n_0_[3] ),
        .I3(\init_state_r_reg_n_0_[2] ),
        .I4(\init_state_r[5]_i_5_n_0 ),
        .I5(\complex_num_writes[4]_i_8_n_0 ),
        .O(\complex_num_writes[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hDCDCCDDCDCDCDCDC)) 
    \complex_num_writes[4]_i_4 
       (.I0(\complex_num_writes[4]_i_8_n_0 ),
        .I1(\complex_num_writes[4]_i_12_n_0 ),
        .I2(\complex_num_writes_reg_n_0_[4] ),
        .I3(\complex_num_writes_reg_n_0_[0] ),
        .I4(\complex_num_writes[4]_i_13_n_0 ),
        .I5(\complex_num_writes_reg_n_0_[3] ),
        .O(\complex_num_writes[4]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT4 #(
    .INIT(16'h000B)) 
    \complex_num_writes[4]_i_5 
       (.I0(\complex_num_writes[3]_i_2_n_0 ),
        .I1(\complex_num_reads[3]_i_5_n_0 ),
        .I2(\complex_num_writes[4]_i_7_n_0 ),
        .I3(\complex_num_writes[4]_i_8_n_0 ),
        .O(\complex_num_writes[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBABAAAAAAAA)) 
    \complex_num_writes[4]_i_6 
       (.I0(complex_row0_rd_done1),
        .I1(\complex_num_writes[4]_i_8_n_0 ),
        .I2(\complex_num_writes[4]_i_13_n_0 ),
        .I3(\complex_num_writes_reg_n_0_[3] ),
        .I4(\complex_num_writes_reg_n_0_[4] ),
        .I5(\complex_num_writes[4]_i_7_n_0 ),
        .O(\complex_num_writes[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hA8A8A8A8A8888888)) 
    \complex_num_writes[4]_i_7 
       (.I0(\complex_num_writes[3]_i_5_n_0 ),
        .I1(\complex_num_writes[4]_i_14_n_0 ),
        .I2(\stg1_wr_rd_cnt_reg_n_0_[4] ),
        .I3(\stg1_wr_rd_cnt_reg_n_0_[1] ),
        .I4(\stg1_wr_rd_cnt_reg_n_0_[2] ),
        .I5(\stg1_wr_rd_cnt_reg_n_0_[3] ),
        .O(\complex_num_writes[4]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBFFF)) 
    \complex_num_writes[4]_i_8 
       (.I0(complex_row0_wr_done),
        .I1(complex_wait_cnt_reg__0[3]),
        .I2(complex_wait_cnt_reg__0[2]),
        .I3(complex_wait_cnt_reg__0[1]),
        .I4(complex_wait_cnt_reg__0[0]),
        .I5(\calib_odt[0]_i_3_n_0 ),
        .O(\complex_num_writes[4]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A8880000)) 
    \complex_num_writes[4]_i_9 
       (.I0(\complex_num_writes_reg_n_0_[3] ),
        .I1(\complex_num_writes[3]_i_5_n_0 ),
        .I2(\stg1_wr_rd_cnt_reg_n_0_[5] ),
        .I3(\complex_num_writes[4]_i_15_n_0 ),
        .I4(\complex_num_writes_reg_n_0_[1] ),
        .I5(\complex_num_writes_reg_n_0_[2] ),
        .O(\complex_num_writes[4]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \complex_num_writes_dec[0]_i_1 
       (.I0(complex_num_writes_dec_reg__0[0]),
        .I1(\complex_num_writes_dec[4]_i_4_n_0 ),
        .I2(\complex_num_writes_reg_n_0_[0] ),
        .O(p_0_in__5[0]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT4 #(
    .INIT(16'h9F90)) 
    \complex_num_writes_dec[1]_i_1 
       (.I0(complex_num_writes_dec_reg__0[0]),
        .I1(complex_num_writes_dec_reg__0[1]),
        .I2(\complex_num_writes_dec[4]_i_4_n_0 ),
        .I3(\complex_num_writes_reg_n_0_[1] ),
        .O(p_0_in__5[1]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT5 #(
    .INIT(32'hA9FFA900)) 
    \complex_num_writes_dec[2]_i_1 
       (.I0(complex_num_writes_dec_reg__0[2]),
        .I1(complex_num_writes_dec_reg__0[1]),
        .I2(complex_num_writes_dec_reg__0[0]),
        .I3(\complex_num_writes_dec[4]_i_4_n_0 ),
        .I4(\complex_num_writes_reg_n_0_[2] ),
        .O(p_0_in__5[2]));
  LUT6 #(
    .INIT(64'hAAA9FFFFAAA90000)) 
    \complex_num_writes_dec[3]_i_1 
       (.I0(complex_num_writes_dec_reg__0[3]),
        .I1(complex_num_writes_dec_reg__0[2]),
        .I2(complex_num_writes_dec_reg__0[0]),
        .I3(complex_num_writes_dec_reg__0[1]),
        .I4(\complex_num_writes_dec[4]_i_4_n_0 ),
        .I5(\complex_num_writes_reg_n_0_[3] ),
        .O(p_0_in__5[3]));
  LUT6 #(
    .INIT(64'hDDDDDDDDDDDDDD5D)) 
    \complex_num_writes_dec[4]_i_2 
       (.I0(\complex_num_writes_dec[4]_i_4_n_0 ),
        .I1(\stg1_wr_rd_cnt[8]_i_3_n_0 ),
        .I2(\complex_num_writes_dec[4]_i_5_n_0 ),
        .I3(complex_num_writes_dec_reg__0[2]),
        .I4(complex_num_writes_dec_reg__0[3]),
        .I5(complex_num_writes_dec_reg__0[4]),
        .O(\complex_num_writes_dec[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA9AAFFFFA9AA0000)) 
    \complex_num_writes_dec[4]_i_3 
       (.I0(complex_num_writes_dec_reg__0[4]),
        .I1(complex_num_writes_dec_reg__0[2]),
        .I2(complex_num_writes_dec_reg__0[3]),
        .I3(\complex_num_writes_dec[4]_i_5_n_0 ),
        .I4(\complex_num_writes_dec[4]_i_4_n_0 ),
        .I5(\complex_num_writes_reg_n_0_[4] ),
        .O(p_0_in__5[4]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT4 #(
    .INIT(16'h00FB)) 
    \complex_num_writes_dec[4]_i_4 
       (.I0(complex_row0_rd_done),
        .I1(\complex_num_writes_dec[4]_i_6_n_0 ),
        .I2(\calib_odt[0]_i_3_n_0 ),
        .I3(\complex_num_reads[3]_i_7_n_0 ),
        .O(\complex_num_writes_dec[4]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \complex_num_writes_dec[4]_i_5 
       (.I0(complex_num_writes_dec_reg__0[0]),
        .I1(complex_num_writes_dec_reg__0[1]),
        .O(\complex_num_writes_dec[4]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \complex_num_writes_dec[4]_i_6 
       (.I0(complex_wait_cnt_reg__0[3]),
        .I1(complex_wait_cnt_reg__0[2]),
        .I2(complex_wait_cnt_reg__0[0]),
        .I3(complex_wait_cnt_reg__0[1]),
        .O(\complex_num_writes_dec[4]_i_6_n_0 ));
  FDSE \complex_num_writes_dec_reg[0] 
       (.C(sys_rst),
        .CE(\complex_num_writes_dec[4]_i_2_n_0 ),
        .D(p_0_in__5[0]),
        .Q(complex_num_writes_dec_reg__0[0]),
        .S(complex_row0_rd_done1));
  FDRE \complex_num_writes_dec_reg[1] 
       (.C(sys_rst),
        .CE(\complex_num_writes_dec[4]_i_2_n_0 ),
        .D(p_0_in__5[1]),
        .Q(complex_num_writes_dec_reg__0[1]),
        .R(complex_row0_rd_done1));
  FDRE \complex_num_writes_dec_reg[2] 
       (.C(sys_rst),
        .CE(\complex_num_writes_dec[4]_i_2_n_0 ),
        .D(p_0_in__5[2]),
        .Q(complex_num_writes_dec_reg__0[2]),
        .R(complex_row0_rd_done1));
  FDRE \complex_num_writes_dec_reg[3] 
       (.C(sys_rst),
        .CE(\complex_num_writes_dec[4]_i_2_n_0 ),
        .D(p_0_in__5[3]),
        .Q(complex_num_writes_dec_reg__0[3]),
        .R(complex_row0_rd_done1));
  FDRE \complex_num_writes_dec_reg[4] 
       (.C(sys_rst),
        .CE(\complex_num_writes_dec[4]_i_2_n_0 ),
        .D(p_0_in__5[4]),
        .Q(complex_num_writes_dec_reg__0[4]),
        .R(complex_row0_rd_done1));
  FDRE \complex_num_writes_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\complex_num_writes[0]_i_1_n_0 ),
        .Q(\complex_num_writes_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \complex_num_writes_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\complex_num_writes[1]_i_1_n_0 ),
        .Q(\complex_num_writes_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \complex_num_writes_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\complex_num_writes[2]_i_1_n_0 ),
        .Q(\complex_num_writes_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \complex_num_writes_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\complex_num_writes[3]_i_1_n_0 ),
        .Q(\complex_num_writes_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \complex_num_writes_reg[4] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\complex_num_writes[4]_i_1_n_0 ),
        .Q(\complex_num_writes_reg_n_0_[4] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000FFFF0010)) 
    complex_ocal_odt_ext_i_1
       (.I0(complex_ocal_odt_ext_i_2_n_0),
        .I1(\init_state_r_reg_n_0_[2] ),
        .I2(init_state_r),
        .I3(\init_state_r_reg_n_0_[1] ),
        .I4(complex_ocal_odt_ext),
        .I5(complex_ocal_odt_ext_i_3_n_0),
        .O(complex_ocal_odt_ext_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    complex_ocal_odt_ext_i_2
       (.I0(\init_state_r_reg_n_0_[3] ),
        .I1(\init_state_r_reg_n_0_[4] ),
        .I2(\init_state_r_reg_n_0_[5] ),
        .O(complex_ocal_odt_ext_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF0404C404)) 
    complex_ocal_odt_ext_i_3
       (.I0(complex_ocal_odt_ext_i_4_n_0),
        .I1(\init_state_r_reg_n_0_[1] ),
        .I2(\init_state_r_reg_n_0_[0] ),
        .I3(cnt_cmd_done_m7_r),
        .I4(prech_req_posedge_r_i_2_n_0),
        .I5(rstdiv0_sync_r1_reg_rep__11),
        .O(complex_ocal_odt_ext_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT5 #(
    .INIT(32'hFFFFFFDF)) 
    complex_ocal_odt_ext_i_4
       (.I0(\init_state_r_reg_n_0_[5] ),
        .I1(init_state_r),
        .I2(\init_state_r_reg_n_0_[4] ),
        .I3(\init_state_r_reg_n_0_[3] ),
        .I4(\init_state_r_reg_n_0_[2] ),
        .O(complex_ocal_odt_ext_i_4_n_0));
  FDRE complex_ocal_odt_ext_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(complex_ocal_odt_ext_i_1_n_0),
        .Q(complex_ocal_odt_ext),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAAEAAAAAAAAAA)) 
    complex_ocal_reset_rd_addr_i_1
       (.I0(prbs_rdlvl_done_pulse0),
        .I1(complex_wait_cnt_reg__0[0]),
        .I2(complex_wait_cnt_reg__0[1]),
        .I3(complex_wait_cnt_reg__0[3]),
        .I4(complex_wait_cnt_reg__0[2]),
        .I5(complex_ocal_reset_rd_addr_i_2_n_0),
        .O(complex_ocal_reset_rd_addr0));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    complex_ocal_reset_rd_addr_i_2
       (.I0(wrcal_rd_wait_i_2_n_0),
        .I1(\init_state_r_reg_n_0_[3] ),
        .I2(\init_state_r_reg_n_0_[2] ),
        .I3(\init_state_r_reg_n_0_[5] ),
        .I4(init_state_r),
        .I5(\init_state_r_reg_n_0_[4] ),
        .O(complex_ocal_reset_rd_addr_i_2_n_0));
  FDRE complex_ocal_reset_rd_addr_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(complex_ocal_reset_rd_addr0),
        .Q(complex_ocal_reset_rd_addr_reg_n_0),
        .R(1'b0));
  FDRE complex_oclkdelay_calib_done_r1_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(D[3]),
        .Q(complex_oclkdelay_calib_done_r1),
        .R(rstdiv0_sync_r1_reg_rep__5[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000200)) 
    complex_oclkdelay_calib_start_int_i_1
       (.I0(\complex_row_cnt_ocal_reg[0]_0 ),
        .I1(prech_req_posedge_r_i_3_n_0),
        .I2(\init_state_r_reg_n_0_[2] ),
        .I3(\init_state_r_reg_n_0_[3] ),
        .I4(\init_state_r[5]_i_5_n_0 ),
        .I5(complex_oclkdelay_calib_start_int),
        .O(complex_oclkdelay_calib_start_int_i_1_n_0));
  FDRE complex_oclkdelay_calib_start_int_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(complex_oclkdelay_calib_start_int_i_1_n_0),
        .Q(complex_oclkdelay_calib_start_int),
        .R(rstdiv0_sync_r1_reg_rep__4));
  FDRE complex_oclkdelay_calib_start_r1_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(complex_oclkdelay_calib_start_int),
        .Q(complex_oclkdelay_calib_start_r1),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h000000000000AAEA)) 
    complex_odt_ext_i_1
       (.I0(complex_odt_ext),
        .I1(\complex_row_cnt_ocal_reg[0]_0 ),
        .I2(\stg1_wr_rd_cnt[8]_i_3_n_0 ),
        .I3(complex_sample_cnt_inc_i_2_n_0),
        .I4(complex_row1_rd_done_i_3_n_0),
        .I5(rstdiv0_sync_r1_reg_rep__11),
        .O(complex_odt_ext_i_1_n_0));
  FDRE complex_odt_ext_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(complex_odt_ext_i_1_n_0),
        .Q(complex_odt_ext),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h000000000000EAAA)) 
    complex_row0_rd_done_i_1
       (.I0(complex_row0_rd_done),
        .I1(complex_row1_wr_done0),
        .I2(complex_oclkdelay_calib_start_int),
        .I3(complex_row1_wr_done),
        .I4(complex_row0_rd_done1),
        .I5(complex_sample_cnt_inc_reg_n_0),
        .O(complex_row0_rd_done_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT5 #(
    .INIT(32'h00200000)) 
    complex_row0_rd_done_i_2
       (.I0(complex_row0_wr_done),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[2] ),
        .I2(\stg1_wr_rd_cnt_reg_n_0_[1] ),
        .I3(\stg1_wr_rd_cnt_reg_n_0_[0] ),
        .I4(\init_state_r[5]_i_4_n_0 ),
        .O(complex_row1_wr_done0));
  FDRE complex_row0_rd_done_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(complex_row0_rd_done_i_1_n_0),
        .Q(complex_row0_rd_done),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h000000A6)) 
    \complex_row1_rd_cnt[0]_i_1 
       (.I0(complex_row1_rd_cnt[0]),
        .I1(complex_row1_rd_done),
        .I2(complex_row1_rd_done_r1),
        .I3(\one_rank.stg1_wr_done_reg_0 ),
        .I4(rstdiv0_sync_r1_reg_rep__12),
        .O(\complex_row1_rd_cnt[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000009AAA)) 
    \complex_row1_rd_cnt[1]_i_1 
       (.I0(complex_row1_rd_cnt[1]),
        .I1(complex_row1_rd_done_r1),
        .I2(complex_row1_rd_done),
        .I3(complex_row1_rd_cnt[0]),
        .I4(\one_rank.stg1_wr_done_reg_0 ),
        .I5(rstdiv0_sync_r1_reg_rep__12),
        .O(\complex_row1_rd_cnt[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000009AAAAAAA)) 
    \complex_row1_rd_cnt[2]_i_1 
       (.I0(complex_row1_rd_cnt[2]),
        .I1(complex_row1_rd_done_r1),
        .I2(complex_row1_rd_done),
        .I3(complex_row1_rd_cnt[1]),
        .I4(complex_row1_rd_cnt[0]),
        .I5(complex_row0_rd_done1),
        .O(\complex_row1_rd_cnt[2]_i_1_n_0 ));
  FDRE \complex_row1_rd_cnt_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\complex_row1_rd_cnt[0]_i_1_n_0 ),
        .Q(complex_row1_rd_cnt[0]),
        .R(1'b0));
  FDRE \complex_row1_rd_cnt_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\complex_row1_rd_cnt[1]_i_1_n_0 ),
        .Q(complex_row1_rd_cnt[1]),
        .R(1'b0));
  FDRE \complex_row1_rd_cnt_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\complex_row1_rd_cnt[2]_i_1_n_0 ),
        .Q(complex_row1_rd_cnt[2]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000000000AE)) 
    complex_row1_rd_done_i_1
       (.I0(complex_row1_rd_done),
        .I1(complex_row0_rd_done),
        .I2(complex_row1_rd_done_i_2_n_0),
        .I3(complex_row1_rd_done_i_3_n_0),
        .I4(rstdiv0_sync_r1_reg_rep__12),
        .I5(\one_rank.stg1_wr_done_reg_0 ),
        .O(complex_row1_rd_done_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT4 #(
    .INIT(16'hFFDF)) 
    complex_row1_rd_done_i_2
       (.I0(\init_state_r[5]_i_4_n_0 ),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[0] ),
        .I2(\stg1_wr_rd_cnt_reg_n_0_[1] ),
        .I3(\stg1_wr_rd_cnt_reg_n_0_[2] ),
        .O(complex_row1_rd_done_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    complex_row1_rd_done_i_3
       (.I0(\init_state_r_reg_n_0_[3] ),
        .I1(\init_state_r_reg_n_0_[2] ),
        .I2(\init_state_r_reg_n_0_[4] ),
        .I3(\init_state_r_reg_n_0_[1] ),
        .I4(\init_state_r_reg_n_0_[0] ),
        .I5(init_state_r),
        .O(complex_row1_rd_done_i_3_n_0));
  FDRE complex_row1_rd_done_r1_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(complex_row1_rd_done),
        .Q(complex_row1_rd_done_r1),
        .R(1'b0));
  FDRE complex_row1_rd_done_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(complex_row1_rd_done_i_1_n_0),
        .Q(complex_row1_rd_done),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \complex_row_cnt_ocal[0]_i_1 
       (.I0(complex_row_cnt_ocal_reg__0[0]),
        .O(p_0_in__2[0]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \complex_row_cnt_ocal[1]_i_1 
       (.I0(complex_row_cnt_ocal_reg__0[0]),
        .I1(complex_row_cnt_ocal_reg__0[1]),
        .O(p_0_in__2[1]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \complex_row_cnt_ocal[2]_i_1 
       (.I0(complex_row_cnt_ocal_reg__0[2]),
        .I1(complex_row_cnt_ocal_reg__0[1]),
        .I2(complex_row_cnt_ocal_reg__0[0]),
        .O(p_0_in__2[2]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \complex_row_cnt_ocal[3]_i_1 
       (.I0(complex_row_cnt_ocal_reg__0[3]),
        .I1(complex_row_cnt_ocal_reg__0[0]),
        .I2(complex_row_cnt_ocal_reg__0[1]),
        .I3(complex_row_cnt_ocal_reg__0[2]),
        .O(p_0_in__2[3]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \complex_row_cnt_ocal[4]_i_1 
       (.I0(complex_row_cnt_ocal_reg__0[4]),
        .I1(complex_row_cnt_ocal_reg__0[2]),
        .I2(complex_row_cnt_ocal_reg__0[1]),
        .I3(complex_row_cnt_ocal_reg__0[0]),
        .I4(complex_row_cnt_ocal_reg__0[3]),
        .O(p_0_in__2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \complex_row_cnt_ocal[5]_i_1 
       (.I0(complex_row_cnt_ocal_reg__0[5]),
        .I1(complex_row_cnt_ocal_reg__0[3]),
        .I2(complex_row_cnt_ocal_reg__0[0]),
        .I3(complex_row_cnt_ocal_reg__0[1]),
        .I4(complex_row_cnt_ocal_reg__0[2]),
        .I5(complex_row_cnt_ocal_reg__0[4]),
        .O(p_0_in__2[5]));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \complex_row_cnt_ocal[6]_i_1 
       (.I0(complex_row_cnt_ocal_reg__0[6]),
        .I1(complex_row_cnt_ocal_reg__0[4]),
        .I2(\complex_row_cnt_ocal[7]_i_5_n_0 ),
        .I3(complex_row_cnt_ocal_reg__0[5]),
        .O(p_0_in__2[6]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF40FF)) 
    \complex_row_cnt_ocal[7]_i_1 
       (.I0(\complex_row_cnt_ocal[7]_i_4_n_0 ),
        .I1(wr_victim_inc),
        .I2(\complex_row_cnt_ocal[7]_i_5_n_0 ),
        .I3(\complex_row_cnt_ocal_reg[0]_0 ),
        .I4(complex_byte_rd_done),
        .I5(complex_row0_rd_done1),
        .O(complex_row_cnt_ocal0));
  LUT5 #(
    .INIT(32'hAAAAAA80)) 
    \complex_row_cnt_ocal[7]_i_2 
       (.I0(\complex_row_cnt_ocal[7]_i_6_n_0 ),
        .I1(\complex_row_cnt_ocal[7]_i_7_n_0 ),
        .I2(\complex_row_cnt_ocal[7]_i_8_n_0 ),
        .I3(wr_victim_inc),
        .I4(complex_sample_cnt_inc_r2),
        .O(complex_row_cnt_ocal));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \complex_row_cnt_ocal[7]_i_3 
       (.I0(complex_row_cnt_ocal_reg__0[7]),
        .I1(complex_row_cnt_ocal_reg__0[5]),
        .I2(\complex_row_cnt_ocal[7]_i_5_n_0 ),
        .I3(complex_row_cnt_ocal_reg__0[4]),
        .I4(complex_row_cnt_ocal_reg__0[6]),
        .O(p_0_in__2[7]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \complex_row_cnt_ocal[7]_i_4 
       (.I0(complex_row_cnt_ocal_reg__0[5]),
        .I1(complex_row_cnt_ocal_reg__0[4]),
        .I2(complex_row_cnt_ocal_reg__0[7]),
        .I3(complex_row_cnt_ocal_reg__0[6]),
        .O(\complex_row_cnt_ocal[7]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \complex_row_cnt_ocal[7]_i_5 
       (.I0(complex_row_cnt_ocal_reg__0[3]),
        .I1(complex_row_cnt_ocal_reg__0[0]),
        .I2(complex_row_cnt_ocal_reg__0[1]),
        .I3(complex_row_cnt_ocal_reg__0[2]),
        .O(\complex_row_cnt_ocal[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \complex_row_cnt_ocal[7]_i_6 
       (.I0(complex_row_cnt_ocal_reg__0[5]),
        .I1(complex_row_cnt_ocal_reg__0[4]),
        .I2(complex_row_cnt_ocal_reg__0[7]),
        .I3(complex_row_cnt_ocal_reg__0[6]),
        .I4(D[3]),
        .I5(\complex_row_cnt_ocal[7]_i_5_n_0 ),
        .O(\complex_row_cnt_ocal[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    \complex_row_cnt_ocal[7]_i_7 
       (.I0(wrcal_rd_wait_i_2_n_0),
        .I1(\init_state_r_reg_n_0_[3] ),
        .I2(\init_state_r_reg_n_0_[2] ),
        .I3(\init_state_r_reg_n_0_[5] ),
        .I4(init_state_r),
        .I5(\init_state_r_reg_n_0_[4] ),
        .O(\complex_row_cnt_ocal[7]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h00000020)) 
    \complex_row_cnt_ocal[7]_i_8 
       (.I0(\stg1_wr_rd_cnt_reg_n_0_[3] ),
        .I1(\complex_num_writes[3]_i_5_n_0 ),
        .I2(\stg1_wr_rd_cnt_reg_n_0_[1] ),
        .I3(\stg1_wr_rd_cnt_reg_n_0_[0] ),
        .I4(\complex_row_cnt_ocal[7]_i_9_n_0 ),
        .O(\complex_row_cnt_ocal[7]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \complex_row_cnt_ocal[7]_i_9 
       (.I0(\stg1_wr_rd_cnt_reg_n_0_[5] ),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[4] ),
        .I2(\stg1_wr_rd_cnt_reg_n_0_[2] ),
        .O(\complex_row_cnt_ocal[7]_i_9_n_0 ));
  FDRE \complex_row_cnt_ocal_reg[0] 
       (.C(sys_rst),
        .CE(complex_row_cnt_ocal),
        .D(p_0_in__2[0]),
        .Q(complex_row_cnt_ocal_reg__0[0]),
        .R(complex_row_cnt_ocal0));
  FDRE \complex_row_cnt_ocal_reg[1] 
       (.C(sys_rst),
        .CE(complex_row_cnt_ocal),
        .D(p_0_in__2[1]),
        .Q(complex_row_cnt_ocal_reg__0[1]),
        .R(complex_row_cnt_ocal0));
  FDRE \complex_row_cnt_ocal_reg[2] 
       (.C(sys_rst),
        .CE(complex_row_cnt_ocal),
        .D(p_0_in__2[2]),
        .Q(complex_row_cnt_ocal_reg__0[2]),
        .R(complex_row_cnt_ocal0));
  FDRE \complex_row_cnt_ocal_reg[3] 
       (.C(sys_rst),
        .CE(complex_row_cnt_ocal),
        .D(p_0_in__2[3]),
        .Q(complex_row_cnt_ocal_reg__0[3]),
        .R(complex_row_cnt_ocal0));
  FDRE \complex_row_cnt_ocal_reg[4] 
       (.C(sys_rst),
        .CE(complex_row_cnt_ocal),
        .D(p_0_in__2[4]),
        .Q(complex_row_cnt_ocal_reg__0[4]),
        .R(complex_row_cnt_ocal0));
  FDRE \complex_row_cnt_ocal_reg[5] 
       (.C(sys_rst),
        .CE(complex_row_cnt_ocal),
        .D(p_0_in__2[5]),
        .Q(complex_row_cnt_ocal_reg__0[5]),
        .R(complex_row_cnt_ocal0));
  FDRE \complex_row_cnt_ocal_reg[6] 
       (.C(sys_rst),
        .CE(complex_row_cnt_ocal),
        .D(p_0_in__2[6]),
        .Q(complex_row_cnt_ocal_reg__0[6]),
        .R(complex_row_cnt_ocal0));
  FDRE \complex_row_cnt_ocal_reg[7] 
       (.C(sys_rst),
        .CE(complex_row_cnt_ocal),
        .D(p_0_in__2[7]),
        .Q(complex_row_cnt_ocal_reg__0[7]),
        .R(complex_row_cnt_ocal0));
  LUT2 #(
    .INIT(4'h2)) 
    complex_sample_cnt_inc_i_1
       (.I0(complex_row1_rd_done),
        .I1(complex_sample_cnt_inc_i_2_n_0),
        .O(complex_sample_cnt_inc0));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT4 #(
    .INIT(16'hFBFF)) 
    complex_sample_cnt_inc_i_2
       (.I0(\stg1_wr_rd_cnt_reg_n_0_[2] ),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[0] ),
        .I2(\stg1_wr_rd_cnt_reg_n_0_[1] ),
        .I3(\init_state_r[5]_i_4_n_0 ),
        .O(complex_sample_cnt_inc_i_2_n_0));
  FDRE complex_sample_cnt_inc_r1_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(complex_sample_cnt_inc_reg_n_0),
        .Q(complex_sample_cnt_inc_r1),
        .R(1'b0));
  FDRE complex_sample_cnt_inc_r2_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(complex_sample_cnt_inc_r1),
        .Q(complex_sample_cnt_inc_r2),
        .R(1'b0));
  FDRE complex_sample_cnt_inc_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(complex_sample_cnt_inc0),
        .Q(complex_sample_cnt_inc_reg_n_0),
        .R(rstdiv0_sync_r1_reg_rep__5[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \complex_wait_cnt[0]_i_1 
       (.I0(complex_wait_cnt_reg__0[0]),
        .O(p_0_in__4[0]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \complex_wait_cnt[1]_i_1 
       (.I0(complex_wait_cnt_reg__0[0]),
        .I1(complex_wait_cnt_reg__0[1]),
        .O(p_0_in__4[1]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \complex_wait_cnt[2]_i_1 
       (.I0(complex_wait_cnt_reg__0[2]),
        .I1(complex_wait_cnt_reg__0[0]),
        .I2(complex_wait_cnt_reg__0[1]),
        .O(p_0_in__4[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEAAAAAAA)) 
    \complex_wait_cnt[3]_i_1 
       (.I0(\complex_wait_cnt[3]_i_3_n_0 ),
        .I1(complex_wait_cnt_reg__0[3]),
        .I2(complex_wait_cnt_reg__0[2]),
        .I3(complex_wait_cnt_reg__0[0]),
        .I4(complex_wait_cnt_reg__0[1]),
        .I5(rstdiv0_sync_r1_reg_rep__11),
        .O(\complex_wait_cnt[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \complex_wait_cnt[3]_i_2 
       (.I0(complex_wait_cnt_reg__0[3]),
        .I1(complex_wait_cnt_reg__0[1]),
        .I2(complex_wait_cnt_reg__0[0]),
        .I3(complex_wait_cnt_reg__0[2]),
        .O(\complex_wait_cnt[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFBFBF3FFFBF7FFFF)) 
    \complex_wait_cnt[3]_i_3 
       (.I0(\init_state_r_reg_n_0_[1] ),
        .I1(\init_state_r_reg_n_0_[4] ),
        .I2(\wrcal_start_dly_r_reg[4]_srl5_i_2_n_0 ),
        .I3(\init_state_r_reg_n_0_[2] ),
        .I4(\init_state_r_reg_n_0_[3] ),
        .I5(\init_state_r_reg_n_0_[0] ),
        .O(\complex_wait_cnt[3]_i_3_n_0 ));
  FDRE \complex_wait_cnt_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_0_in__4[0]),
        .Q(complex_wait_cnt_reg__0[0]),
        .R(\complex_wait_cnt[3]_i_1_n_0 ));
  FDRE \complex_wait_cnt_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_0_in__4[1]),
        .Q(complex_wait_cnt_reg__0[1]),
        .R(\complex_wait_cnt[3]_i_1_n_0 ));
  FDRE \complex_wait_cnt_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_0_in__4[2]),
        .Q(complex_wait_cnt_reg__0[2]),
        .R(\complex_wait_cnt[3]_i_1_n_0 ));
  FDRE \complex_wait_cnt_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\complex_wait_cnt[3]_i_2_n_0 ),
        .Q(complex_wait_cnt_reg__0[3]),
        .R(\complex_wait_cnt[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0000CEEE)) 
    ddr2_pre_flag_r_i_1
       (.I0(ddr2_pre_flag_r_reg_n_0),
        .I1(\cnt_init_mr_r[1]_i_2_n_0 ),
        .I2(mem_init_done_r0),
        .I3(cnt_cmd_done_r),
        .I4(ddr2_pre_flag_r),
        .O(ddr2_pre_flag_r_i_1_n_0));
  FDRE ddr2_pre_flag_r_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(ddr2_pre_flag_r_i_1_n_0),
        .Q(ddr2_pre_flag_r_reg_n_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0000FF2A)) 
    ddr2_refresh_flag_r_i_1
       (.I0(ddr2_refresh_flag_r),
        .I1(mem_init_done_r0),
        .I2(cnt_cmd_done_r),
        .I3(cnt_init_mr_r1),
        .I4(ddr2_pre_flag_r),
        .O(ddr2_refresh_flag_r_i_1_n_0));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    ddr2_refresh_flag_r_i_2
       (.I0(\init_state_r_reg_n_0_[3] ),
        .I1(\init_state_r_reg_n_0_[2] ),
        .I2(mem_init_done_r_i_3_n_0),
        .I3(ddr2_refresh_flag_r),
        .I4(cnt_init_mr_done_r),
        .I5(mem_init_done_r_i_2_n_0),
        .O(mem_init_done_r0));
  FDRE ddr2_refresh_flag_r_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(ddr2_refresh_flag_r_i_1_n_0),
        .Q(ddr2_refresh_flag_r),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hEEF0)) 
    \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_14 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[2] ),
        .I1(init_calib_complete_reg_rep__5),
        .I2(\rd_ptr_reg[3]_1 [7]),
        .I3(\my_empty_reg[1]_1 ),
        .O(\my_empty_reg[6]_0 [3]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_15 
       (.I0(\cmd_pipe_plus.mc_address_reg[38] [23]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[2] ),
        .I2(init_calib_complete_reg_rep__5),
        .I3(\rd_ptr_reg[3]_1 [6]),
        .I4(\my_empty_reg[1]_1 ),
        .O(\my_empty_reg[6]_0 [2]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_16 
       (.I0(\cmd_pipe_plus.mc_address_reg[38] [10]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[2] ),
        .I2(init_calib_complete_reg_rep__5),
        .I3(\rd_ptr_reg[3]_1 [5]),
        .I4(\my_empty_reg[1]_1 ),
        .O(\my_empty_reg[6]_0 [1]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_17 
       (.I0(mc_cas_n),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[2] ),
        .I2(init_calib_complete_reg_rep__5),
        .I3(\rd_ptr_reg[3]_1 [4]),
        .I4(\my_empty_reg[1]_1 ),
        .O(\my_empty_reg[6]_0 [0]));
  LUT4 #(
    .INIT(16'hEEF0)) 
    \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_22 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[3] ),
        .I1(init_calib_complete_reg_rep__5),
        .I2(\rd_ptr_reg[3]_1 [11]),
        .I3(\my_empty_reg[1]_1 ),
        .O(\my_empty_reg[6]_1 [3]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_23 
       (.I0(\cmd_pipe_plus.mc_address_reg[38] [24]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[3] ),
        .I2(init_calib_complete_reg_rep__5),
        .I3(\rd_ptr_reg[3]_1 [10]),
        .I4(\my_empty_reg[1]_1 ),
        .O(\my_empty_reg[6]_1 [2]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_24 
       (.I0(\cmd_pipe_plus.mc_address_reg[38] [11]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[3] ),
        .I2(init_calib_complete_reg_rep__5),
        .I3(\rd_ptr_reg[3]_1 [9]),
        .I4(\my_empty_reg[1]_1 ),
        .O(\my_empty_reg[6]_1 [1]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_25 
       (.I0(\cmd_pipe_plus.mc_address_reg[38] [0]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[3] ),
        .I2(init_calib_complete_reg_rep__5),
        .I3(\rd_ptr_reg[3]_1 [8]),
        .I4(\my_empty_reg[1]_1 ),
        .O(\my_empty_reg[6]_1 [0]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_41 
       (.I0(mc_ras_n),
        .I1(init_calib_complete_reg_rep__5),
        .I2(phy_ras_n),
        .I3(\rd_ptr_reg[3]_1 [12]),
        .I4(\my_empty_reg[1]_1 ),
        .O(\my_empty_reg[6]_2 ));
  LUT4 #(
    .INIT(16'hEEF0)) 
    \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_42 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[10] ),
        .I1(init_calib_complete_reg_rep__4),
        .I2(\rd_ptr_reg[3]_1 [20]),
        .I3(\my_empty_reg[1]_1 ),
        .O(\my_empty_reg[6]_3 [7]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_43 
       (.I0(\cmd_pipe_plus.mc_address_reg[38] [31]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[10] ),
        .I2(init_calib_complete_reg_rep__5),
        .I3(\rd_ptr_reg[3]_1 [19]),
        .I4(\my_empty_reg[1]_1 ),
        .O(\my_empty_reg[6]_3 [6]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_44 
       (.I0(\cmd_pipe_plus.mc_address_reg[38] [18]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[10] ),
        .I2(init_calib_complete_reg_rep__5),
        .I3(\rd_ptr_reg[3]_1 [18]),
        .I4(\my_empty_reg[1]_1 ),
        .O(\my_empty_reg[6]_3 [5]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_45 
       (.I0(\cmd_pipe_plus.mc_address_reg[38] [7]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[10] ),
        .I2(init_calib_complete_reg_rep__5),
        .I3(\rd_ptr_reg[3]_1 [17]),
        .I4(\my_empty_reg[1]_1 ),
        .O(\my_empty_reg[6]_3 [4]));
  LUT4 #(
    .INIT(16'hEEF0)) 
    \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_46 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[0] ),
        .I1(init_calib_complete_reg_rep__5),
        .I2(\rd_ptr_reg[3]_1 [16]),
        .I3(\my_empty_reg[1]_1 ),
        .O(\my_empty_reg[6]_3 [3]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_47 
       (.I0(\cmd_pipe_plus.mc_address_reg[38] [21]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[0] ),
        .I2(init_calib_complete_reg_rep__5),
        .I3(\rd_ptr_reg[3]_1 [15]),
        .I4(\my_empty_reg[1]_1 ),
        .O(\my_empty_reg[6]_3 [2]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_48 
       (.I0(\cmd_pipe_plus.mc_address_reg[38] [8]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[0] ),
        .I2(init_calib_complete_reg_rep__5),
        .I3(\rd_ptr_reg[3]_1 [14]),
        .I4(\my_empty_reg[1]_1 ),
        .O(\my_empty_reg[6]_3 [1]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_49 
       (.I0(mc_cas_n),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[0] ),
        .I2(init_calib_complete_reg_rep__5),
        .I3(\rd_ptr_reg[3]_1 [13]),
        .I4(\my_empty_reg[1]_1 ),
        .O(\my_empty_reg[6]_3 [0]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT4 #(
    .INIT(16'hEEF0)) 
    \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_50 
       (.I0(phy_bank[9]),
        .I1(init_calib_complete_reg_rep__4),
        .I2(\rd_ptr_reg[3]_1 [28]),
        .I3(\my_empty_reg[1]_1 ),
        .O(\my_empty_reg[6]_4 [7]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_51 
       (.I0(\cmd_pipe_plus.mc_bank_reg[7] [4]),
        .I1(phy_bank[9]),
        .I2(init_calib_complete_reg_rep__4),
        .I3(\rd_ptr_reg[3]_1 [27]),
        .I4(\my_empty_reg[1]_1 ),
        .O(\my_empty_reg[6]_4 [6]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_52 
       (.I0(\cmd_pipe_plus.mc_bank_reg[7] [2]),
        .I1(phy_bank[9]),
        .I2(init_calib_complete_reg_rep__4),
        .I3(\rd_ptr_reg[3]_1 [26]),
        .I4(\my_empty_reg[1]_1 ),
        .O(\my_empty_reg[6]_4 [5]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_53 
       (.I0(\cmd_pipe_plus.mc_bank_reg[7] [0]),
        .I1(phy_bank[9]),
        .I2(init_calib_complete_reg_rep__4),
        .I3(\rd_ptr_reg[3]_1 [25]),
        .I4(\my_empty_reg[1]_1 ),
        .O(\my_empty_reg[6]_4 [4]));
  LUT4 #(
    .INIT(16'hEEF0)) 
    \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_54 
       (.I0(phy_bank[10]),
        .I1(init_calib_complete_reg_rep__4),
        .I2(\rd_ptr_reg[3]_1 [24]),
        .I3(\my_empty_reg[1]_1 ),
        .O(\my_empty_reg[6]_4 [3]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_55 
       (.I0(\cmd_pipe_plus.mc_bank_reg[7] [5]),
        .I1(phy_bank[10]),
        .I2(init_calib_complete_reg_rep__4),
        .I3(\rd_ptr_reg[3]_1 [23]),
        .I4(\my_empty_reg[1]_1 ),
        .O(\my_empty_reg[6]_4 [2]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_56 
       (.I0(\cmd_pipe_plus.mc_bank_reg[7] [3]),
        .I1(phy_bank[10]),
        .I2(init_calib_complete_reg_rep__4),
        .I3(\rd_ptr_reg[3]_1 [22]),
        .I4(\my_empty_reg[1]_1 ),
        .O(\my_empty_reg[6]_4 [1]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_57 
       (.I0(\cmd_pipe_plus.mc_bank_reg[7] [1]),
        .I1(phy_bank[10]),
        .I2(init_calib_complete_reg_rep__4),
        .I3(\rd_ptr_reg[3]_1 [21]),
        .I4(\my_empty_reg[1]_1 ),
        .O(\my_empty_reg[6]_4 [0]));
  LUT4 #(
    .INIT(16'hEEF0)) 
    \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_6 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[12] ),
        .I1(init_calib_complete_reg_rep__5),
        .I2(\rd_ptr_reg[3]_1 [3]),
        .I3(\my_empty_reg[1]_1 ),
        .O(\my_empty_reg[6] [3]));
  LUT4 #(
    .INIT(16'hEEF0)) 
    \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_62 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[1] ),
        .I1(init_calib_complete_reg_rep__4),
        .I2(\rd_ptr_reg[3]_1 [32]),
        .I3(\my_empty_reg[1]_1 ),
        .O(\my_empty_reg[6]_5 [3]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_63 
       (.I0(\cmd_pipe_plus.mc_address_reg[38] [22]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[1] ),
        .I2(init_calib_complete_reg_rep__4),
        .I3(\rd_ptr_reg[3]_1 [31]),
        .I4(\my_empty_reg[1]_1 ),
        .O(\my_empty_reg[6]_5 [2]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_64 
       (.I0(\cmd_pipe_plus.mc_address_reg[38] [9]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[1] ),
        .I2(init_calib_complete_reg_rep__4),
        .I3(\rd_ptr_reg[3]_1 [30]),
        .I4(\my_empty_reg[1]_1 ),
        .O(\my_empty_reg[6]_5 [1]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_65 
       (.I0(mc_cas_n),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[1] ),
        .I2(init_calib_complete_reg_rep__4),
        .I3(\rd_ptr_reg[3]_1 [29]),
        .I4(\my_empty_reg[1]_1 ),
        .O(\my_empty_reg[6]_5 [0]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_7 
       (.I0(\cmd_pipe_plus.mc_address_reg[38] [33]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[12] ),
        .I2(init_calib_complete_reg_rep__5),
        .I3(\rd_ptr_reg[3]_1 [2]),
        .I4(\my_empty_reg[1]_1 ),
        .O(\my_empty_reg[6] [2]));
  LUT4 #(
    .INIT(16'hEEF0)) 
    \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_70 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[5] ),
        .I1(init_calib_complete_reg_rep__4),
        .I2(\rd_ptr_reg[3]_1 [36]),
        .I3(\my_empty_reg[1]_1 ),
        .O(\my_empty_reg[6]_6 [3]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_71 
       (.I0(\cmd_pipe_plus.mc_address_reg[38] [26]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[5] ),
        .I2(init_calib_complete_reg_rep__4),
        .I3(\rd_ptr_reg[3]_1 [35]),
        .I4(\my_empty_reg[1]_1 ),
        .O(\my_empty_reg[6]_6 [2]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_72 
       (.I0(\cmd_pipe_plus.mc_address_reg[38] [13]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[5] ),
        .I2(init_calib_complete_reg_rep__4),
        .I3(\rd_ptr_reg[3]_1 [34]),
        .I4(\my_empty_reg[1]_1 ),
        .O(\my_empty_reg[6]_6 [1]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_73 
       (.I0(\cmd_pipe_plus.mc_address_reg[38] [2]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[5] ),
        .I2(init_calib_complete_reg_rep__4),
        .I3(\rd_ptr_reg[3]_1 [33]),
        .I4(\my_empty_reg[1]_1 ),
        .O(\my_empty_reg[6]_6 [0]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT4 #(
    .INIT(16'hEEF0)) 
    \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_78 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[9] ),
        .I1(init_calib_complete_reg_rep__4),
        .I2(\rd_ptr_reg[3]_1 [40]),
        .I3(\my_empty_reg[1]_1 ),
        .O(\my_empty_reg[6]_7 [3]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_79 
       (.I0(\cmd_pipe_plus.mc_address_reg[38] [30]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[9] ),
        .I2(init_calib_complete_reg_rep__4),
        .I3(\rd_ptr_reg[3]_1 [39]),
        .I4(\my_empty_reg[1]_1 ),
        .O(\my_empty_reg[6]_7 [2]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_8 
       (.I0(\cmd_pipe_plus.mc_address_reg[38] [20]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[12] ),
        .I2(init_calib_complete_reg_rep__5),
        .I3(\rd_ptr_reg[3]_1 [1]),
        .I4(\my_empty_reg[1]_1 ),
        .O(\my_empty_reg[6] [1]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_80 
       (.I0(\cmd_pipe_plus.mc_address_reg[38] [17]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[9] ),
        .I2(init_calib_complete_reg_rep__4),
        .I3(\rd_ptr_reg[3]_1 [38]),
        .I4(\my_empty_reg[1]_1 ),
        .O(\my_empty_reg[6]_7 [1]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_81 
       (.I0(\cmd_pipe_plus.mc_address_reg[38] [6]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[9] ),
        .I2(init_calib_complete_reg_rep__4),
        .I3(\rd_ptr_reg[3]_1 [37]),
        .I4(\my_empty_reg[1]_1 ),
        .O(\my_empty_reg[6]_7 [0]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_9 
       (.I0(mc_ras_n),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[12] ),
        .I2(init_calib_complete_reg_rep__5),
        .I3(\rd_ptr_reg[3]_1 [0]),
        .I4(\my_empty_reg[1]_1 ),
        .O(\my_empty_reg[6] [0]));
  LUT2 #(
    .INIT(4'h2)) 
    \dec_cnt[5]_i_8 
       (.I0(detect_pi_found_dqs),
        .I1(pi_dqs_found_all_bank),
        .O(fine_adj_state_r142_out));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    detect_pi_found_dqs_i_1
       (.I0(\cnt_cmd_r_reg_n_0_[5] ),
        .I1(cnt_cmd_done_r_i_2_n_0),
        .I2(\init_state_r_reg_n_0_[1] ),
        .I3(\init_state_r_reg_n_0_[0] ),
        .I4(prech_req_posedge_r_i_2_n_0),
        .I5(\cnt_cmd_r_reg_n_0_[6] ),
        .O(detect_pi_found_dqs0));
  FDRE detect_pi_found_dqs_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(detect_pi_found_dqs0),
        .Q(detect_pi_found_dqs),
        .R(rstdiv0_sync_r1_reg_rep__4));
  LUT6 #(
    .INIT(64'h0000000000005554)) 
    \en_cnt_div4.enable_wrlvl_cnt[0]_i_1 
       (.I0(enable_wrlvl_cnt[0]),
        .I1(enable_wrlvl_cnt[3]),
        .I2(enable_wrlvl_cnt[1]),
        .I3(enable_wrlvl_cnt[2]),
        .I4(\en_cnt_div4.enable_wrlvl_cnt[3]_i_2_n_0 ),
        .I5(rstdiv0_sync_r1_reg_rep__11),
        .O(\en_cnt_div4.enable_wrlvl_cnt[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000C3C2)) 
    \en_cnt_div4.enable_wrlvl_cnt[1]_i_1 
       (.I0(enable_wrlvl_cnt[2]),
        .I1(enable_wrlvl_cnt[1]),
        .I2(enable_wrlvl_cnt[0]),
        .I3(enable_wrlvl_cnt[3]),
        .I4(\en_cnt_div4.enable_wrlvl_cnt[3]_i_2_n_0 ),
        .I5(rstdiv0_sync_r1_reg_rep__12),
        .O(\en_cnt_div4.enable_wrlvl_cnt[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT5 #(
    .INIT(32'hFFFFA9A8)) 
    \en_cnt_div4.enable_wrlvl_cnt[2]_i_1 
       (.I0(enable_wrlvl_cnt[2]),
        .I1(enable_wrlvl_cnt[1]),
        .I2(enable_wrlvl_cnt[0]),
        .I3(enable_wrlvl_cnt[3]),
        .I4(\en_cnt_div4.enable_wrlvl_cnt[3]_i_2_n_0 ),
        .O(\en_cnt_div4.enable_wrlvl_cnt[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT5 #(
    .INIT(32'hFFFFFE00)) 
    \en_cnt_div4.enable_wrlvl_cnt[3]_i_1 
       (.I0(enable_wrlvl_cnt[2]),
        .I1(enable_wrlvl_cnt[1]),
        .I2(enable_wrlvl_cnt[0]),
        .I3(enable_wrlvl_cnt[3]),
        .I4(\en_cnt_div4.enable_wrlvl_cnt[3]_i_2_n_0 ),
        .O(\en_cnt_div4.enable_wrlvl_cnt[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4444444444F44444)) 
    \en_cnt_div4.enable_wrlvl_cnt[3]_i_2 
       (.I0(enable_wrlvl_cnt0),
        .I1(wrlvl_odt),
        .I2(\init_state_r_reg_n_0_[2] ),
        .I3(\init_state_r_reg_n_0_[3] ),
        .I4(mem_init_done_r_i_3_n_0),
        .I5(prech_req_posedge_r_i_3_n_0),
        .O(\en_cnt_div4.enable_wrlvl_cnt[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \en_cnt_div4.enable_wrlvl_cnt[3]_i_3 
       (.I0(enable_wrlvl_cnt[3]),
        .I1(enable_wrlvl_cnt[0]),
        .I2(enable_wrlvl_cnt[1]),
        .I3(enable_wrlvl_cnt[2]),
        .O(enable_wrlvl_cnt0));
  FDRE \en_cnt_div4.enable_wrlvl_cnt_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\en_cnt_div4.enable_wrlvl_cnt[0]_i_1_n_0 ),
        .Q(enable_wrlvl_cnt[0]),
        .R(1'b0));
  FDRE \en_cnt_div4.enable_wrlvl_cnt_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\en_cnt_div4.enable_wrlvl_cnt[1]_i_1_n_0 ),
        .Q(enable_wrlvl_cnt[1]),
        .R(1'b0));
  FDRE \en_cnt_div4.enable_wrlvl_cnt_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\en_cnt_div4.enable_wrlvl_cnt[2]_i_1_n_0 ),
        .Q(enable_wrlvl_cnt[2]),
        .R(rstdiv0_sync_r1_reg_rep__4));
  FDRE \en_cnt_div4.enable_wrlvl_cnt_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\en_cnt_div4.enable_wrlvl_cnt[3]_i_1_n_0 ),
        .Q(enable_wrlvl_cnt[3]),
        .R(rstdiv0_sync_r1_reg_rep__4));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT5 #(
    .INIT(32'hFFFF0004)) 
    \en_cnt_div4.wrlvl_odt_i_1 
       (.I0(enable_wrlvl_cnt[3]),
        .I1(enable_wrlvl_cnt[0]),
        .I2(enable_wrlvl_cnt[1]),
        .I3(enable_wrlvl_cnt[2]),
        .I4(wrlvl_odt),
        .O(\en_cnt_div4.wrlvl_odt_i_1_n_0 ));
  FDRE \en_cnt_div4.wrlvl_odt_reg 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\en_cnt_div4.wrlvl_odt_i_1_n_0 ),
        .Q(wrlvl_odt),
        .R(rstdiv0_sync_r1_reg_rep__4));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT5 #(
    .INIT(32'h00000100)) 
    \even_cwl.phy_cas_n[0]_i_1 
       (.I0(\DDR3_1rank.phy_int_cs_n[0]_i_5_n_0 ),
        .I1(reg_ctrl_cnt_r),
        .I2(\DDR3_1rank.phy_int_cs_n[0]_i_4_n_0 ),
        .I3(\calib_cmd[2]_i_1_n_0 ),
        .I4(wrlvl_final_if_rst_i_2_n_0),
        .O(\even_cwl.phy_cas_n[0]_i_1_n_0 ));
  FDRE \even_cwl.phy_cas_n_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\even_cwl.phy_cas_n[0]_i_1_n_0 ),
        .Q(phy_cas_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000001)) 
    \even_cwl.phy_ras_n[0]_i_1 
       (.I0(\DDR3_1rank.phy_int_cs_n[0]_i_5_n_0 ),
        .I1(reg_ctrl_cnt_r),
        .I2(\DDR3_1rank.phy_int_cs_n[0]_i_4_n_0 ),
        .I3(\DDR3_1rank.phy_int_cs_n[0]_i_3_n_0 ),
        .I4(\even_cwl.phy_ras_n[0]_i_2_n_0 ),
        .O(\even_cwl.phy_ras_n[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000001090)) 
    \even_cwl.phy_ras_n[0]_i_2 
       (.I0(\init_state_r_reg_n_0_[1] ),
        .I1(\init_state_r_reg_n_0_[0] ),
        .I2(\init_state_r_reg_n_0_[4] ),
        .I3(\init_state_r_reg_n_0_[5] ),
        .I4(init_state_r),
        .I5(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_3_n_0 ),
        .O(\even_cwl.phy_ras_n[0]_i_2_n_0 ));
  FDRE \even_cwl.phy_ras_n_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\even_cwl.phy_ras_n[0]_i_1_n_0 ),
        .Q(phy_ras_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000100)) 
    \even_cwl.phy_we_n[0]_i_1 
       (.I0(\DDR3_1rank.phy_int_cs_n[0]_i_5_n_0 ),
        .I1(reg_ctrl_cnt_r),
        .I2(\DDR3_1rank.phy_int_cs_n[0]_i_4_n_0 ),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address[10]_i_2_n_0 ),
        .I4(phy_wrdata_en),
        .O(\even_cwl.phy_we_n[0]_i_1_n_0 ));
  FDRE \even_cwl.phy_we_n_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\even_cwl.phy_we_n[0]_i_1_n_0 ),
        .Q(phy_we_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT4 #(
    .INIT(16'hFFF4)) 
    first_rdlvl_pat_r_i_1
       (.I0(\stg1_wr_rd_cnt[8]_i_3_n_0 ),
        .I1(first_rdlvl_pat_r),
        .I2(rdlvl_stg1_rank_done),
        .I3(rstdiv0_sync_r1_reg_rep__11),
        .O(first_rdlvl_pat_r_i_1_n_0));
  FDRE first_rdlvl_pat_r_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(first_rdlvl_pat_r_i_1_n_0),
        .Q(first_rdlvl_pat_r),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFF44F4)) 
    first_wrcal_pat_r_i_1
       (.I0(\wrcal_wr_cnt[3]_i_2_n_0 ),
        .I1(first_wrcal_pat_r),
        .I2(first_wrcal_pat_r_i_2_n_0),
        .I3(\init_state_r_reg_n_0_[1] ),
        .I4(rstdiv0_sync_r1_reg_rep__11),
        .O(first_wrcal_pat_r_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    first_wrcal_pat_r_i_2
       (.I0(init_state_r),
        .I1(\init_state_r_reg_n_0_[5] ),
        .I2(\init_state_r_reg_n_0_[4] ),
        .I3(\init_state_r_reg_n_0_[2] ),
        .I4(\init_state_r_reg_n_0_[0] ),
        .I5(\init_state_r_reg_n_0_[3] ),
        .O(first_wrcal_pat_r_i_2_n_0));
  FDRE first_wrcal_pat_r_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(first_wrcal_pat_r_i_1_n_0),
        .Q(first_wrcal_pat_r),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAAAAFFAE)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[0]_i_1 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[4]_i_2_n_0 ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_5_n_0 ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address[0]_i_2_n_0 ),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address[0]_i_3_n_0 ),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address[3]_i_2_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFEFEFEFEFEFE0EF)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[0]_i_2 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_15_n_0 ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[0]_i_4_n_0 ),
        .I2(D[3]),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_11_n_0 ),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_12_n_0 ),
        .I5(\gen_no_mirror.div_clk_loop[0].phy_address[0]_i_5_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA2800000A280)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[0]_i_3 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[4]_i_5_n_0 ),
        .I1(D[3]),
        .I2(complex_row_cnt_ocal_reg__0[0]),
        .I3(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[0] ),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_6_n_0 ),
        .I5(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[0] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[0]_i_4 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[0] ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_25_n_0 ),
        .I2(\stg1_wr_rd_cnt[8]_i_3_n_0 ),
        .I3(\complex_address_reg_n_0_[0] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[0]_i_5 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[0] ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[3]_i_10_n_0 ),
        .I2(\stg1_wr_rd_cnt[8]_i_4_n_0 ),
        .I3(\complex_address_reg_n_0_[0] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[0]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT4 #(
    .INIT(16'hD555)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[10]_i_1 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[10]_i_2_n_0 ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[10]_i_3_n_0 ),
        .I2(\init_state_r_reg_n_0_[1] ),
        .I3(\gen_rnk[0].mr2_r_reg[0]_194 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFFFFFFFFFAE)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[10]_i_2 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_3_n_0 ),
        .I1(\init_state_r_reg_n_0_[5] ),
        .I2(\init_state_r_reg_n_0_[4] ),
        .I3(init_state_r),
        .I4(\init_state_r_reg_n_0_[1] ),
        .I5(\init_state_r_reg_n_0_[0] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[10]_i_3 
       (.I0(init_state_r),
        .I1(\init_state_r_reg_n_0_[3] ),
        .I2(\init_state_r_reg_n_0_[5] ),
        .I3(\init_state_r_reg_n_0_[4] ),
        .I4(\init_state_r_reg_n_0_[0] ),
        .I5(\init_state_r_reg_n_0_[2] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[11]_i_1 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[11]_i_2_n_0 ),
        .I1(init_state_r),
        .I2(\init_state_r_reg_n_0_[1] ),
        .I3(\init_state_r_reg_n_0_[0] ),
        .I4(\init_state_r_reg_n_0_[5] ),
        .I5(\init_state_r_reg_n_0_[4] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT5 #(
    .INIT(32'h0000002C)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[11]_i_2 
       (.I0(cnt_init_mr_r[0]),
        .I1(ddr2_refresh_flag_r),
        .I2(cnt_init_mr_r[1]),
        .I3(\init_state_r_reg_n_0_[3] ),
        .I4(\init_state_r_reg_n_0_[2] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000080200)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[12]_i_1 
       (.I0(\complex_address[9]_i_3_n_0 ),
        .I1(\init_state_r_reg_n_0_[2] ),
        .I2(\init_state_r_reg_n_0_[3] ),
        .I3(\init_state_r_reg_n_0_[4] ),
        .I4(\init_state_r_reg_n_0_[5] ),
        .I5(init_state_r),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAFFAE)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[1]_i_1 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[4]_i_2_n_0 ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_5_n_0 ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address[1]_i_2_n_0 ),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address[1]_i_3_n_0 ),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address[3]_i_2_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFEFEFEFEFEFE0EF)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[1]_i_2 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_15_n_0 ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[1]_i_4_n_0 ),
        .I2(D[3]),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_11_n_0 ),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_12_n_0 ),
        .I5(\gen_no_mirror.div_clk_loop[0].phy_address[1]_i_5_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA2800000A280)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[1]_i_3 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[4]_i_5_n_0 ),
        .I1(D[3]),
        .I2(complex_row_cnt_ocal_reg__0[1]),
        .I3(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[1] ),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_6_n_0 ),
        .I5(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[1] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[1]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[1]_i_4 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[1] ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_25_n_0 ),
        .I2(\stg1_wr_rd_cnt[8]_i_3_n_0 ),
        .I3(\complex_address_reg_n_0_[1] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[1]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[1]_i_5 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[1] ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[3]_i_10_n_0 ),
        .I2(\stg1_wr_rd_cnt[8]_i_4_n_0 ),
        .I3(\complex_address_reg_n_0_[1] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h551055105510FFFF)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_1 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[2]_i_2_n_0 ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[2]_i_3_n_0 ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_5_n_0 ),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address[2]_i_4_n_0 ),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address[2]_i_5_n_0 ),
        .I5(init_state_r),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h55775FFF55555F55)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_2 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[10]_i_2_n_0 ),
        .I1(init_state_r),
        .I2(\stg1_wr_rd_cnt[8]_i_7_n_0 ),
        .I3(\init_state_r_reg_n_0_[0] ),
        .I4(\wrcal_reads[7]_i_4_n_0 ),
        .I5(\gen_no_mirror.div_clk_loop[0].phy_address[8]_i_9_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEFEFEFEFEFEFE0EF)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_3 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_15_n_0 ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[2]_i_6_n_0 ),
        .I2(D[3]),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_11_n_0 ),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_12_n_0 ),
        .I5(\gen_no_mirror.div_clk_loop[0].phy_address[2]_i_7_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA2800000A280)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_4 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[4]_i_5_n_0 ),
        .I1(D[3]),
        .I2(complex_row_cnt_ocal_reg__0[2]),
        .I3(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[2] ),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_6_n_0 ),
        .I5(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[2] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BBFBFFFF)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_5 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[2]_i_8_n_0 ),
        .I1(cnt_init_mr_r[1]),
        .I2(cnt_init_mr_r[0]),
        .I3(ddr2_refresh_flag_r),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address[6]_i_3_n_0 ),
        .I5(\gen_no_mirror.div_clk_loop[0].phy_address[2]_i_9_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[2]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_6 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[2] ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_25_n_0 ),
        .I2(\stg1_wr_rd_cnt[8]_i_3_n_0 ),
        .I3(\complex_address_reg_n_0_[2] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[2]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h4575)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_7 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[2] ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[3]_i_10_n_0 ),
        .I2(\stg1_wr_rd_cnt[8]_i_4_n_0 ),
        .I3(\complex_address_reg_n_0_[2] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[2]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_8 
       (.I0(\init_state_r_reg_n_0_[3] ),
        .I1(\init_state_r_reg_n_0_[0] ),
        .I2(\init_state_r_reg_n_0_[2] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[2]_i_9 
       (.I0(\init_state_r_reg_n_0_[1] ),
        .I1(\init_state_r_reg_n_0_[3] ),
        .I2(\init_state_r_reg_n_0_[2] ),
        .I3(\init_state_r_reg_n_0_[0] ),
        .I4(\init_state_r_reg_n_0_[5] ),
        .I5(\init_state_r_reg_n_0_[4] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[2]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0040444400400040)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_1 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[3]_i_2_n_0 ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[10]_i_2_n_0 ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address[3]_i_3_n_0 ),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address[3]_i_4_n_0 ),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address[3]_i_5_n_0 ),
        .I5(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_5_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_10 
       (.I0(init_state_r1[6]),
        .I1(init_state_r1[5]),
        .I2(init_state_r1[4]),
        .I3(init_state_r1[1]),
        .I4(init_state_r1[2]),
        .I5(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_27_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[3]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA000008A8)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_2 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_5_n_0 ),
        .I1(\init_state_r_reg_n_0_[1] ),
        .I2(\init_state_r_reg_n_0_[3] ),
        .I3(\init_state_r_reg_n_0_[2] ),
        .I4(\init_state_r[4]_i_5_n_0 ),
        .I5(\init_state_r_reg_n_0_[0] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT4 #(
    .INIT(16'h0EFF)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_3 
       (.I0(burst_addr_r_reg_n_0),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[3]_i_6_n_0 ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_6_n_0 ),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_8_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF044)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_4 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[3]_i_7_n_0 ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[3]_i_6_n_0 ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[3] ),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_6_n_0 ),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_16_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEFEFEFEFEFEFE0EF)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_5 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_15_n_0 ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[3]_i_8_n_0 ),
        .I2(D[3]),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_11_n_0 ),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_12_n_0 ),
        .I5(\gen_no_mirror.div_clk_loop[0].phy_address[3]_i_9_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFBFFEFFFFFFFFF)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_6 
       (.I0(init_state_r),
        .I1(\init_state_r_reg_n_0_[5] ),
        .I2(\init_state_r_reg_n_0_[4] ),
        .I3(\init_state_r_reg_n_0_[3] ),
        .I4(\init_state_r_reg_n_0_[2] ),
        .I5(\complex_address[9]_i_3_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[3]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_7 
       (.I0(complex_row_cnt_ocal_reg__0[3]),
        .I1(D[3]),
        .I2(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[3] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[3]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_8 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[3] ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_25_n_0 ),
        .I2(\stg1_wr_rd_cnt[8]_i_3_n_0 ),
        .I3(\complex_address_reg_n_0_[3] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[3]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[3]_i_9 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[3] ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[3]_i_10_n_0 ),
        .I2(\stg1_wr_rd_cnt[8]_i_4_n_0 ),
        .I3(\complex_address_reg_n_0_[3] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[3]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAEFFAEAE)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[4]_i_1 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[4]_i_2_n_0 ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_5_n_0 ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address[4]_i_3_n_0 ),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address[4]_i_4_n_0 ),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address[4]_i_5_n_0 ),
        .I5(\gen_no_mirror.div_clk_loop[0].phy_address[3]_i_2_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFBBABFAEABAAA)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[4]_i_10 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[4]_i_12_n_0 ),
        .I1(\init_state_r_reg_n_0_[1] ),
        .I2(\init_state_r_reg_n_0_[0] ),
        .I3(complex_ocal_odt_ext_i_4_n_0),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_9_n_0 ),
        .I5(\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_10_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[4]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT5 #(
    .INIT(32'h55555545)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[4]_i_11 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_11_n_0 ),
        .I1(wrcal_wr_cnt_reg__0[3]),
        .I2(wrcal_wr_cnt_reg__0[2]),
        .I3(wrcal_wr_cnt_reg__0[0]),
        .I4(wrcal_wr_cnt_reg__0[1]),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[4]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[4]_i_12 
       (.I0(oclk_wr_cnt_reg__0[1]),
        .I1(oclk_wr_cnt_reg__0[0]),
        .I2(oclk_wr_cnt_reg__0[2]),
        .I3(oclk_wr_cnt_reg__0[3]),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[4]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h1410000000000000)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[4]_i_2 
       (.I0(mem_init_done_r_i_4_n_0),
        .I1(cnt_init_mr_r[1]),
        .I2(ddr2_refresh_flag_r),
        .I3(cnt_init_mr_r[0]),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address[8]_i_9_n_0 ),
        .I5(\gen_no_mirror.div_clk_loop[0].phy_address[8]_i_8_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0FDE000FDFDECEC)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[4]_i_3 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_10_n_0 ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_10_n_0 ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address[4]_i_6_n_0 ),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_14_n_0 ),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address[4]_i_7_n_0 ),
        .I5(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_13_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h90909F9F909F909F)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[4]_i_4 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[4] ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[3] ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_6_n_0 ),
        .I3(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[4] ),
        .I4(complex_row_cnt_ocal_reg__0[4]),
        .I5(D[3]),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h1111111100101111)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[4]_i_5 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[4]_i_8_n_0 ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[4]_i_9_n_0 ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address[3]_i_6_n_0 ),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_6_n_0 ),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address[4]_i_10_n_0 ),
        .I5(\gen_no_mirror.div_clk_loop[0].phy_address[4]_i_11_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[4]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[4]_i_6 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[4] ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[3] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[4]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[4]_i_7 
       (.I0(\complex_address_reg_n_0_[4] ),
        .I1(\complex_address_reg_n_0_[3] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[4]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h2000000020000300)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[4]_i_8 
       (.I0(mem_init_done_r_i_3_n_0),
        .I1(\init_state_r_reg_n_0_[0] ),
        .I2(\init_state_r_reg_n_0_[2] ),
        .I3(\init_state_r_reg_n_0_[3] ),
        .I4(\init_state_r_reg_n_0_[1] ),
        .I5(\init_state_r[5]_i_5_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[4]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000000401010105)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[4]_i_9 
       (.I0(D[3]),
        .I1(\init_state_r_reg_n_0_[1] ),
        .I2(\init_state_r_reg_n_0_[0] ),
        .I3(\wrcal_reads[7]_i_4_n_0 ),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_3_n_0 ),
        .I5(prech_req_posedge_r_i_2_n_0),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[4]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h888888A8A8A888A8)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_1 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_2_n_0 ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_3_n_0 ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_5_n_0 ),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_4_n_0 ),
        .I4(D[3]),
        .I5(\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_5_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFFF)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_10 
       (.I0(\init_state_r_reg_n_0_[5] ),
        .I1(\init_state_r_reg_n_0_[4] ),
        .I2(\init_state_r_reg_n_0_[3] ),
        .I3(\init_state_r_reg_n_0_[2] ),
        .I4(init_state_r),
        .I5(\init_state_r_reg_n_0_[1] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFFFFFFFFFF)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_11 
       (.I0(\init_state_r_reg_n_0_[2] ),
        .I1(\init_state_r_reg_n_0_[3] ),
        .I2(\init_state_r_reg_n_0_[4] ),
        .I3(\init_state_r_reg_n_0_[0] ),
        .I4(init_state_r),
        .I5(\init_state_r_reg_n_0_[5] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_2 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[10]_i_2_n_0 ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[3]_i_2_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000A280AAAAA280)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_3 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[4]_i_5_n_0 ),
        .I1(D[3]),
        .I2(complex_row_cnt_ocal_reg__0[5]),
        .I3(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[5] ),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_6_n_0 ),
        .I5(\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_7_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFF1F1F1FFF1)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_4 
       (.I0(D[3]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_11_n_0 ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_12_n_0 ),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_8_n_0 ),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_10_n_0 ),
        .I5(\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_7_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEABFAAAAEABF)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_5 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_15_n_0 ),
        .I1(\complex_address_reg_n_0_[3] ),
        .I2(\complex_address_reg_n_0_[4] ),
        .I3(\complex_address_reg_n_0_[5] ),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_14_n_0 ),
        .I5(\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_7_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h04AE37BFFFFFFFFF)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_6 
       (.I0(\init_state_r_reg_n_0_[1] ),
        .I1(\init_state_r_reg_n_0_[0] ),
        .I2(complex_ocal_odt_ext_i_4_n_0),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_9_n_0 ),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_10_n_0 ),
        .I5(\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_11_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h95)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_7 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[5] ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[4] ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[3] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'h95)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_8 
       (.I0(\complex_address_reg_n_0_[5] ),
        .I1(\complex_address_reg_n_0_[4] ),
        .I2(\complex_address_reg_n_0_[3] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF7FFFFFFFFFF)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[5]_i_9 
       (.I0(\init_state_r_reg_n_0_[2] ),
        .I1(\init_state_r_reg_n_0_[3] ),
        .I2(\init_state_r_reg_n_0_[4] ),
        .I3(\init_state_r_reg_n_0_[0] ),
        .I4(init_state_r),
        .I5(\init_state_r_reg_n_0_[5] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h44444444FFFF44F4)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_1 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[6]_i_2_n_0 ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[6]_i_3_n_0 ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_5_n_0 ),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address[6]_i_4_n_0 ),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address[6]_i_5_n_0 ),
        .I5(\gen_no_mirror.div_clk_loop[0].phy_address[3]_i_2_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFEFFFEFFFF)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_2 
       (.I0(\init_state_r_reg_n_0_[0] ),
        .I1(init_state_r),
        .I2(\init_state_r_reg_n_0_[3] ),
        .I3(\init_state_r_reg_n_0_[2] ),
        .I4(cnt_init_mr_r[1]),
        .I5(ddr2_refresh_flag_r),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT5 #(
    .INIT(32'h0000002A)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_3 
       (.I0(\init_state_r_reg_n_0_[1] ),
        .I1(\init_state_r_reg_n_0_[3] ),
        .I2(\init_state_r_reg_n_0_[2] ),
        .I3(\init_state_r_reg_n_0_[5] ),
        .I4(\init_state_r_reg_n_0_[4] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF0FDE000FDFDECEC)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_4 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_10_n_0 ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_10_n_0 ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address[6]_i_6_n_0 ),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_14_n_0 ),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address[6]_i_7_n_0 ),
        .I5(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_13_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000A280AAAAA280)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_5 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[4]_i_5_n_0 ),
        .I1(D[3]),
        .I2(complex_row_cnt_ocal_reg__0[6]),
        .I3(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[6] ),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_6_n_0 ),
        .I5(\gen_no_mirror.div_clk_loop[0].phy_address[6]_i_6_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[6]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT4 #(
    .INIT(16'h9555)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_6 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[6] ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[5] ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[3] ),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[4] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[6]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT4 #(
    .INIT(16'h9555)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[6]_i_7 
       (.I0(\complex_address_reg_n_0_[6] ),
        .I1(\complex_address_reg_n_0_[5] ),
        .I2(\complex_address_reg_n_0_[3] ),
        .I3(\complex_address_reg_n_0_[4] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[6]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000001000901)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_1 
       (.I0(\init_state_r_reg_n_0_[0] ),
        .I1(\init_state_r_reg_n_0_[1] ),
        .I2(init_state_r),
        .I3(\init_state_r_reg_n_0_[4] ),
        .I4(\init_state_r_reg_n_0_[5] ),
        .I5(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_3_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT4 #(
    .INIT(16'hDDDF)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_10 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_11_n_0 ),
        .I1(D[3]),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_24_n_0 ),
        .I3(\row_cnt_victim_rotate.complex_row_cnt[4]_i_9_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT5 #(
    .INIT(32'h95555555)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_11 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[7] ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[6] ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[4] ),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[3] ),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[5] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT5 #(
    .INIT(32'h95555555)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_12 
       (.I0(\complex_address_reg_n_0_[7] ),
        .I1(\complex_address_reg_n_0_[6] ),
        .I2(\complex_address_reg_n_0_[4] ),
        .I3(\complex_address_reg_n_0_[3] ),
        .I4(\complex_address_reg_n_0_[5] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_13 
       (.I0(D[3]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_24_n_0 ),
        .I2(\complex_row_cnt_ocal[7]_i_8_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFBFBFBFBAAAAFBAA)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_2 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_4_n_0 ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_5_n_0 ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_6_n_0 ),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_5_n_0 ),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_7_n_0 ),
        .I5(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_8_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_3 
       (.I0(\init_state_r_reg_n_0_[3] ),
        .I1(\init_state_r_reg_n_0_[2] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000FF08)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_4 
       (.I0(cnt_init_mr_r[1]),
        .I1(ddr2_refresh_flag_r),
        .I2(cnt_init_mr_r[0]),
        .I3(\init_state_r_reg_n_0_[2] ),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_9_n_0 ),
        .I5(complex_ocal_odt_ext_i_2_n_0),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h033323030F3F2F0F)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_5 
       (.I0(\init_state_r_reg_n_0_[1] ),
        .I1(\wrcal_reads[7]_i_4_n_0 ),
        .I2(\init_state_r_reg_n_0_[0] ),
        .I3(\init_state_r_reg_n_0_[2] ),
        .I4(\init_state_r_reg_n_0_[3] ),
        .I5(init_state_r),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h5554555455545555)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_6 
       (.I0(\init_state_r_reg_n_0_[0] ),
        .I1(\init_state_r_reg_n_0_[2] ),
        .I2(\init_state_r_reg_n_0_[4] ),
        .I3(\init_state_r_reg_n_0_[5] ),
        .I4(\init_state_r_reg_n_0_[1] ),
        .I5(\init_state_r_reg_n_0_[3] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hF0FDE000FDFDECEC)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_7 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_10_n_0 ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_10_n_0 ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_11_n_0 ),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_14_n_0 ),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_12_n_0 ),
        .I5(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_13_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000A808AAAAA808)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_8 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[4]_i_5_n_0 ),
        .I1(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[7] ),
        .I2(D[3]),
        .I3(complex_row_cnt_ocal_reg__0[7]),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_6_n_0 ),
        .I5(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_11_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[7]_i_9 
       (.I0(init_state_r),
        .I1(\init_state_r_reg_n_0_[1] ),
        .I2(\init_state_r_reg_n_0_[0] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAEEEAE)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_1 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[8]_i_2_n_0 ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_5_n_0 ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address[8]_i_3_n_0 ),
        .I3(D[3]),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address[8]_i_4_n_0 ),
        .I5(\gen_no_mirror.div_clk_loop[0].phy_address[8]_i_5_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_2 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_8_n_0 ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[8]_i_6_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFF1F1F1FFF1)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_3 
       (.I0(D[3]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_11_n_0 ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_12_n_0 ),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address[8]_i_7_n_0 ),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_10_n_0 ),
        .I5(\gen_no_mirror.div_clk_loop[0].phy_address[8]_i_6_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[8]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFEAE)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_4 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_15_n_0 ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[8]_i_7_n_0 ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_14_n_0 ),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address[8]_i_6_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0040400000000000)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_5 
       (.I0(mem_init_done_r_i_4_n_0),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[8]_i_8_n_0 ),
        .I2(cnt_init_mr_r[1]),
        .I3(ddr2_refresh_flag_r),
        .I4(cnt_init_mr_r[0]),
        .I5(\gen_no_mirror.div_clk_loop[0].phy_address[8]_i_9_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[8]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9555555555555555)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_6 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[8] ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[5] ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[3] ),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[4] ),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[6] ),
        .I5(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[7] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[8]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9555555555555555)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_7 
       (.I0(\complex_address_reg_n_0_[8] ),
        .I1(\complex_address_reg_n_0_[5] ),
        .I2(\complex_address_reg_n_0_[3] ),
        .I3(\complex_address_reg_n_0_[4] ),
        .I4(\complex_address_reg_n_0_[6] ),
        .I5(\complex_address_reg_n_0_[7] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[8]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_8 
       (.I0(\init_state_r_reg_n_0_[0] ),
        .I1(init_state_r),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[8]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT5 #(
    .INIT(32'h0000002E)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[8]_i_9 
       (.I0(\init_state_r_reg_n_0_[1] ),
        .I1(\init_state_r_reg_n_0_[3] ),
        .I2(\init_state_r_reg_n_0_[2] ),
        .I3(\init_state_r_reg_n_0_[5] ),
        .I4(\init_state_r_reg_n_0_[4] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[8]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEAEAAAA)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_1 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_2_n_0 ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_3_n_0 ),
        .I2(D[3]),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_4_n_0 ),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_5_n_0 ),
        .I5(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_6_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0040FFFF)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_10 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_22_n_0 ),
        .I1(init_state_r1[4]),
        .I2(init_state_r1[5]),
        .I3(init_state_r1[6]),
        .I4(\stg1_wr_rd_cnt[8]_i_4_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT4 #(
    .INIT(16'hFDFF)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_11 
       (.I0(\init_state_r[5]_i_4_n_0 ),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[1] ),
        .I2(\stg1_wr_rd_cnt_reg_n_0_[0] ),
        .I3(\stg1_wr_rd_cnt_reg_n_0_[2] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_12 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_23_n_0 ),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[2] ),
        .I2(\stg1_wr_rd_cnt_reg_n_0_[1] ),
        .I3(\stg1_wr_rd_cnt_reg_n_0_[3] ),
        .I4(\stg1_wr_rd_cnt_reg_n_0_[0] ),
        .I5(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_24_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_13 
       (.I0(\complex_address_reg_n_0_[7] ),
        .I1(\complex_address_reg_n_0_[6] ),
        .I2(\complex_address_reg_n_0_[4] ),
        .I3(\complex_address_reg_n_0_[3] ),
        .I4(\complex_address_reg_n_0_[5] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_14 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_25_n_0 ),
        .I1(\stg1_wr_rd_cnt[8]_i_3_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_15 
       (.I0(\stg1_wr_rd_cnt_reg_n_0_[2] ),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[1] ),
        .I2(\stg1_wr_rd_cnt_reg_n_0_[3] ),
        .I3(\stg1_wr_rd_cnt_reg_n_0_[0] ),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_23_n_0 ),
        .I5(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_24_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFF0D)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_16 
       (.I0(\calib_cmd[2]_i_3_n_0 ),
        .I1(\calib_cmd[1]_i_3_n_0 ),
        .I2(D[3]),
        .I3(\stg1_wr_rd_cnt[8]_i_4_n_0 ),
        .I4(\stg1_wr_rd_cnt[8]_i_3_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_17 
       (.I0(\stg1_wr_rd_cnt_reg_n_0_[2] ),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[1] ),
        .I2(\stg1_wr_rd_cnt_reg_n_0_[4] ),
        .I3(\stg1_wr_rd_cnt_reg_n_0_[5] ),
        .I4(\stg1_wr_rd_cnt_reg_n_0_[3] ),
        .I5(\stg1_wr_rd_cnt_reg_n_0_[6] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_18 
       (.I0(cnt_init_mr_r[1]),
        .I1(\init_state_r_reg_n_0_[0] ),
        .I2(init_state_r),
        .I3(\init_state_r_reg_n_0_[3] ),
        .I4(\init_state_r_reg_n_0_[2] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_19 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[3] ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[4] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_2 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_7_n_0 ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_8_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0303575700FF5555)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_20 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_10_n_0 ),
        .I1(mpr_rdlvl_start_i_2_n_0),
        .I2(\oclk_wr_cnt[3]_i_5_n_0 ),
        .I3(complex_ocal_odt_ext_i_4_n_0),
        .I4(\init_state_r_reg_n_0_[0] ),
        .I5(\init_state_r_reg_n_0_[1] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_21 
       (.I0(\complex_address_reg_n_0_[3] ),
        .I1(\complex_address_reg_n_0_[4] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_22 
       (.I0(init_state_r1[3]),
        .I1(init_state_r1[0]),
        .I2(init_state_r1[2]),
        .I3(init_state_r1[1]),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_23 
       (.I0(\stg1_wr_rd_cnt_reg_n_0_[4] ),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[8] ),
        .I2(\stg1_wr_rd_cnt_reg_n_0_[7] ),
        .I3(\stg1_wr_rd_cnt_reg_n_0_[6] ),
        .I4(\stg1_wr_rd_cnt_reg_n_0_[5] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF0002)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_24 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_26_n_0 ),
        .I1(init_state_r1[5]),
        .I2(init_state_r1[6]),
        .I3(init_state_r1[4]),
        .I4(\one_rank.stg1_wr_done_reg_1 ),
        .I5(complex_row0_rd_done),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_25 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_27_n_0 ),
        .I1(init_state_r1[1]),
        .I2(init_state_r1[2]),
        .I3(init_state_r1[5]),
        .I4(init_state_r1[6]),
        .I5(init_state_r1[4]),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_26 
       (.I0(init_state_r1[2]),
        .I1(init_state_r1[1]),
        .I2(init_state_r1[3]),
        .I3(init_state_r1[0]),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_27 
       (.I0(init_state_r1[0]),
        .I1(init_state_r1[3]),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h00000000E2E2E200)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_3 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_9_n_0 ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_10_n_0 ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_7_n_0 ),
        .I3(D[3]),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_11_n_0 ),
        .I5(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_12_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF780078)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_4 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_13_n_0 ),
        .I1(\complex_address_reg_n_0_[8] ),
        .I2(\complex_address_reg_n_0_[9] ),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_14_n_0 ),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_7_n_0 ),
        .I5(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_15_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT5 #(
    .INIT(32'hAAAAAA8A)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_5 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_16_n_0 ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_17_n_0 ),
        .I2(\stg1_wr_rd_cnt_reg_n_0_[0] ),
        .I3(\stg1_wr_rd_cnt_reg_n_0_[8] ),
        .I4(\stg1_wr_rd_cnt_reg_n_0_[7] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_6 
       (.I0(\init_state_r[4]_i_5_n_0 ),
        .I1(\oclk_wr_cnt[3]_i_5_n_0 ),
        .I2(\init_state_r_reg_n_0_[1] ),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_18_n_0 ),
        .I4(cnt_init_mr_r[0]),
        .I5(ddr2_refresh_flag_r),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA6AAAAAAAAAAA)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_7 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[9] ),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[8] ),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[7] ),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[6] ),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_19_n_0 ),
        .I5(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[5] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000055555755)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_8 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_20_n_0 ),
        .I1(oclk_wr_cnt_reg__0[1]),
        .I2(oclk_wr_cnt_reg__0[0]),
        .I3(oclk_wr_cnt_reg__0[2]),
        .I4(oclk_wr_cnt_reg__0[3]),
        .I5(\gen_no_mirror.div_clk_loop[0].phy_address[4]_i_11_n_0 ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA6AAAAAAAAAAA)) 
    \gen_no_mirror.div_clk_loop[0].phy_address[9]_i_9 
       (.I0(\complex_address_reg_n_0_[9] ),
        .I1(\complex_address_reg_n_0_[8] ),
        .I2(\complex_address_reg_n_0_[7] ),
        .I3(\complex_address_reg_n_0_[6] ),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_21_n_0 ),
        .I5(\complex_address_reg_n_0_[5] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_9_n_0 ));
  FDRE \gen_no_mirror.div_clk_loop[0].phy_address_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_no_mirror.div_clk_loop[0].phy_address[0]_i_1_n_0 ),
        .Q(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[0] ),
        .R(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_1_n_0 ));
  FDRE \gen_no_mirror.div_clk_loop[0].phy_address_reg[10] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_no_mirror.div_clk_loop[0].phy_address[10]_i_1_n_0 ),
        .Q(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \gen_no_mirror.div_clk_loop[0].phy_address_reg[11] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_no_mirror.div_clk_loop[0].phy_address[11]_i_1_n_0 ),
        .Q(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \gen_no_mirror.div_clk_loop[0].phy_address_reg[12] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_no_mirror.div_clk_loop[0].phy_address[12]_i_1_n_0 ),
        .Q(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \gen_no_mirror.div_clk_loop[0].phy_address_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_no_mirror.div_clk_loop[0].phy_address[1]_i_1_n_0 ),
        .Q(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[1] ),
        .R(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_1_n_0 ));
  FDRE \gen_no_mirror.div_clk_loop[0].phy_address_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_no_mirror.div_clk_loop[0].phy_address[2]_i_1_n_0 ),
        .Q(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \gen_no_mirror.div_clk_loop[0].phy_address_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_no_mirror.div_clk_loop[0].phy_address[3]_i_1_n_0 ),
        .Q(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \gen_no_mirror.div_clk_loop[0].phy_address_reg[4] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_no_mirror.div_clk_loop[0].phy_address[4]_i_1_n_0 ),
        .Q(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[4] ),
        .R(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_1_n_0 ));
  FDRE \gen_no_mirror.div_clk_loop[0].phy_address_reg[5] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_no_mirror.div_clk_loop[0].phy_address[5]_i_1_n_0 ),
        .Q(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \gen_no_mirror.div_clk_loop[0].phy_address_reg[6] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_no_mirror.div_clk_loop[0].phy_address[6]_i_1_n_0 ),
        .Q(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[6] ),
        .R(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_1_n_0 ));
  FDRE \gen_no_mirror.div_clk_loop[0].phy_address_reg[7] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_2_n_0 ),
        .Q(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[7] ),
        .R(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_1_n_0 ));
  FDRE \gen_no_mirror.div_clk_loop[0].phy_address_reg[8] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_no_mirror.div_clk_loop[0].phy_address[8]_i_1_n_0 ),
        .Q(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \gen_no_mirror.div_clk_loop[0].phy_address_reg[9] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_no_mirror.div_clk_loop[0].phy_address[9]_i_1_n_0 ),
        .Q(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00800080008022A2)) 
    \gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_1 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_2_n_0 ),
        .I1(\init_state_r_reg_n_0_[0] ),
        .I2(\init_state_r_reg_n_0_[1] ),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_3_n_0 ),
        .I4(\init_state_r_reg_n_0_[5] ),
        .I5(\gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_4_n_0 ),
        .O(bank_w[0]));
  LUT6 #(
    .INIT(64'h000000000000FFFE)) 
    \gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_2 
       (.I0(\init_state_r_reg_n_0_[0] ),
        .I1(\init_state_r_reg_n_0_[1] ),
        .I2(\init_state_r_reg_n_0_[5] ),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_3_n_0 ),
        .I4(init_state_r),
        .I5(\init_state_r_reg_n_0_[4] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hD7)) 
    \gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_3 
       (.I0(\init_state_r_reg_n_0_[5] ),
        .I1(\init_state_r_reg_n_0_[2] ),
        .I2(\init_state_r_reg_n_0_[3] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFAAAA0451FFFF)) 
    \gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_4 
       (.I0(\init_state_r_reg_n_0_[2] ),
        .I1(cnt_init_mr_r[0]),
        .I2(ddr2_refresh_flag_r),
        .I3(cnt_init_mr_r[1]),
        .I4(\init_state_r_reg_n_0_[1] ),
        .I5(\init_state_r_reg_n_0_[3] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_bank[0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00001000)) 
    \gen_no_mirror.div_clk_loop[0].phy_bank[1]_i_1 
       (.I0(\init_state_r_reg_n_0_[4] ),
        .I1(init_state_r),
        .I2(\gen_no_mirror.div_clk_loop[0].phy_address[10]_i_2_n_0 ),
        .I3(\init_state_r_reg_n_0_[1] ),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_bank[1]_i_2_n_0 ),
        .O(bank_w[1]));
  LUT6 #(
    .INIT(64'hDEDEDEDE7F7F7F7E)) 
    \gen_no_mirror.div_clk_loop[0].phy_bank[1]_i_2 
       (.I0(\init_state_r_reg_n_0_[0] ),
        .I1(\init_state_r_reg_n_0_[2] ),
        .I2(\init_state_r_reg_n_0_[5] ),
        .I3(ddr2_refresh_flag_r),
        .I4(cnt_init_mr_r[1]),
        .I5(\init_state_r_reg_n_0_[3] ),
        .O(\gen_no_mirror.div_clk_loop[0].phy_bank[1]_i_2_n_0 ));
  FDRE \gen_no_mirror.div_clk_loop[0].phy_bank_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(bank_w[0]),
        .Q(phy_bank[9]),
        .R(1'b0));
  FDRE \gen_no_mirror.div_clk_loop[0].phy_bank_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(bank_w[1]),
        .Q(phy_bank[10]),
        .R(1'b0));
  FDRE \gen_rnk[0].mr2_r_reg[0][1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(1'b1),
        .Q(\gen_rnk[0].mr2_r_reg[0]_194 ),
        .R(rstdiv0_sync_r1_reg_rep__4));
  FDRE init_calib_complete_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(init_complete_r2),
        .Q(init_calib_complete_reg_0),
        .R(rstdiv0_sync_r1_reg_rep__4));
  FDRE init_complete_r1_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(init_complete_r_reg_n_0),
        .Q(init_complete_r1),
        .R(rstdiv0_sync_r1_reg_rep__4));
  (* KEEP = "yes" *) 
  FDRE init_complete_r1_timing_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(init_complete_r_timing),
        .Q(init_complete_r1_timing),
        .R(rstdiv0_sync_r1_reg_rep__4));
  FDRE init_complete_r2_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(init_complete_r1),
        .Q(init_complete_r2),
        .R(rstdiv0_sync_r1_reg_rep__5[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000004)) 
    init_complete_r_i_1
       (.I0(prech_req_posedge_r_i_3_n_0),
        .I1(\init_state_r_reg_n_0_[4] ),
        .I2(\init_state_r_reg_n_0_[5] ),
        .I3(init_state_r),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_3_n_0 ),
        .I5(init_complete_r_reg_n_0),
        .O(init_complete_r_i_1_n_0));
  FDRE init_complete_r_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(init_complete_r_i_1_n_0),
        .Q(init_complete_r_reg_n_0),
        .R(rstdiv0_sync_r1_reg_rep__5[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000004)) 
    init_complete_r_timing_i_1
       (.I0(prech_req_posedge_r_i_3_n_0),
        .I1(\init_state_r_reg_n_0_[4] ),
        .I2(\init_state_r_reg_n_0_[5] ),
        .I3(init_state_r),
        .I4(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_3_n_0 ),
        .I5(init_complete_r_timing),
        .O(init_complete_r_timing_i_1_n_0));
  (* KEEP = "yes" *) 
  FDRE init_complete_r_timing_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(init_complete_r_timing_i_1_n_0),
        .Q(init_complete_r_timing),
        .R(rstdiv0_sync_r1_reg_rep__5[1]));
  FDRE \init_state_r1_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\init_state_r_reg_n_0_[0] ),
        .Q(init_state_r1[0]),
        .R(rstdiv0_sync_r1_reg_rep__5[1]));
  FDRE \init_state_r1_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\init_state_r_reg_n_0_[1] ),
        .Q(init_state_r1[1]),
        .R(rstdiv0_sync_r1_reg_rep__5[1]));
  FDRE \init_state_r1_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\init_state_r_reg_n_0_[2] ),
        .Q(init_state_r1[2]),
        .R(rstdiv0_sync_r1_reg_rep__5[1]));
  FDRE \init_state_r1_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\init_state_r_reg_n_0_[3] ),
        .Q(init_state_r1[3]),
        .R(rstdiv0_sync_r1_reg_rep__5[1]));
  FDRE \init_state_r1_reg[4] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\init_state_r_reg_n_0_[4] ),
        .Q(init_state_r1[4]),
        .R(rstdiv0_sync_r1_reg_rep__5[1]));
  FDRE \init_state_r1_reg[5] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\init_state_r_reg_n_0_[5] ),
        .Q(init_state_r1[5]),
        .R(rstdiv0_sync_r1_reg_rep__5[1]));
  FDRE \init_state_r1_reg[6] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(init_state_r),
        .Q(init_state_r1[6]),
        .R(rstdiv0_sync_r1_reg_rep__5[1]));
  LUT6 #(
    .INIT(64'hA8A8A8AAA8A8A8A8)) 
    \init_state_r[0]_i_1 
       (.I0(\init_state_r[0]_i_2_n_0 ),
        .I1(\init_state_r[0]_i_3_n_0 ),
        .I2(\init_state_r[0]_i_4_n_0 ),
        .I3(\init_state_r[0]_i_5_n_0 ),
        .I4(\init_state_r_reg_n_0_[5] ),
        .I5(\init_state_r_reg_n_0_[4] ),
        .O(\init_state_r[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAEEEAABBAAAAAABB)) 
    \init_state_r[0]_i_10 
       (.I0(\init_state_r[0]_i_17_n_0 ),
        .I1(\init_state_r_reg_n_0_[3] ),
        .I2(\init_state_r_reg_n_0_[1] ),
        .I3(\init_state_r_reg_n_0_[0] ),
        .I4(\init_state_r_reg_n_0_[2] ),
        .I5(\init_state_r[3]_i_7_n_0 ),
        .O(\init_state_r[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000F000D0)) 
    \init_state_r[0]_i_11 
       (.I0(\init_state_r_reg_n_0_[1] ),
        .I1(cnt_cmd_done_r),
        .I2(\init_state_r_reg_n_0_[5] ),
        .I3(\init_state_r_reg_n_0_[4] ),
        .I4(mem_init_done_r_i_4_n_0),
        .I5(\init_state_r_reg_n_0_[0] ),
        .O(\init_state_r[0]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT5 #(
    .INIT(32'hF200F2FF)) 
    \init_state_r[0]_i_12 
       (.I0(cnt_init_af_done_r),
        .I1(mem_init_done_r),
        .I2(\init_state_r[4]_i_17_n_0 ),
        .I3(\init_state_r_reg_n_0_[1] ),
        .I4(ddr2_pre_flag_r_reg_n_0),
        .O(\init_state_r[0]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT5 #(
    .INIT(32'h00000010)) 
    \init_state_r[0]_i_13 
       (.I0(\init_state_r_reg_n_0_[1] ),
        .I1(reg_ctrl_cnt_r_reg__0[2]),
        .I2(reg_ctrl_cnt_r_reg__0[3]),
        .I3(reg_ctrl_cnt_r_reg__0[0]),
        .I4(reg_ctrl_cnt_r_reg__0[1]),
        .O(\init_state_r[0]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT4 #(
    .INIT(16'h1555)) 
    \init_state_r[0]_i_14 
       (.I0(\init_state_r_reg_n_0_[1] ),
        .I1(\init_state_r_reg_n_0_[0] ),
        .I2(D[3]),
        .I3(pi_dqs_found_done),
        .O(\init_state_r[0]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \init_state_r[0]_i_16 
       (.I0(cnt_init_mr_done_r),
        .I1(mem_init_done_r),
        .I2(ddr2_refresh_flag_r),
        .O(\init_state_r[0]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F2F200F2)) 
    \init_state_r[0]_i_17 
       (.I0(complex_row1_wr_done),
        .I1(\one_rank.stg1_wr_done_reg_1 ),
        .I2(\init_state_r[0]_i_18_n_0 ),
        .I3(\complex_address[9]_i_3_n_0 ),
        .I4(\init_state_r[0]_i_19_n_0 ),
        .I5(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_3_n_0 ),
        .O(\init_state_r[0]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \init_state_r[0]_i_18 
       (.I0(prech_pending_r_reg_0),
        .I1(\init_state_r_reg_n_0_[0] ),
        .I2(\init_state_r_reg_n_0_[1] ),
        .O(\init_state_r[0]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \init_state_r[0]_i_19 
       (.I0(\complex_row_cnt_ocal_reg[0]_0 ),
        .I1(D[3]),
        .O(\init_state_r[0]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT5 #(
    .INIT(32'hFFFBFFFF)) 
    \init_state_r[0]_i_2 
       (.I0(\init_state_r_reg_n_0_[2] ),
        .I1(init_state_r),
        .I2(\init_state_r_reg_n_0_[1] ),
        .I3(prech_pending_r_reg_0),
        .I4(\init_state_r_reg_n_0_[0] ),
        .O(\init_state_r[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000FF0B)) 
    \init_state_r[0]_i_3 
       (.I0(\init_state_r[2]_i_9_n_0 ),
        .I1(\init_state_r[0]_i_6_n_0 ),
        .I2(\init_state_r[0]_i_7_n_0 ),
        .I3(\init_state_r[0]_i_8_n_0 ),
        .I4(\init_state_r_reg_n_0_[4] ),
        .I5(\init_state_r_reg_n_0_[5] ),
        .O(\init_state_r[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFD000)) 
    \init_state_r[0]_i_4 
       (.I0(\init_state_r[0]_i_9_n_0 ),
        .I1(\init_state_r[0]_i_10_n_0 ),
        .I2(\init_state_r_reg_n_0_[5] ),
        .I3(\init_state_r_reg_n_0_[4] ),
        .I4(\init_state_r[0]_i_11_n_0 ),
        .I5(init_state_r),
        .O(\init_state_r[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hF0C0FFA0FFCFFFA0)) 
    \init_state_r[0]_i_5 
       (.I0(\init_state_r[0]_i_12_n_0 ),
        .I1(\init_state_r[0]_i_13_n_0 ),
        .I2(\init_state_r_reg_n_0_[3] ),
        .I3(\init_state_r_reg_n_0_[0] ),
        .I4(\init_state_r_reg_n_0_[2] ),
        .I5(\init_state_r[0]_i_14_n_0 ),
        .O(\init_state_r[0]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT4 #(
    .INIT(16'h8CC0)) 
    \init_state_r[0]_i_6 
       (.I0(reset_rd_addr_r1),
        .I1(\init_state_r_reg_n_0_[1] ),
        .I2(\init_state_r_reg_n_0_[0] ),
        .I3(\complex_row_cnt_ocal_reg[0]_0 ),
        .O(\init_state_r[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0400FF00)) 
    \init_state_r[0]_i_7 
       (.I0(rdlvl_last_byte_done),
        .I1(pi_dqs_found_done),
        .I2(D[3]),
        .I3(\complex_address[9]_i_3_n_0 ),
        .I4(pi_calib_done),
        .I5(\oclk_wr_cnt[3]_i_5_n_0 ),
        .O(\init_state_r[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00FF0F4F000F0FFF)) 
    \init_state_r[0]_i_8 
       (.I0(rdlvl_stg1_done_int_reg),
        .I1(\init_state_r[0]_i_16_n_0 ),
        .I2(\init_state_r_reg_n_0_[0] ),
        .I3(\init_state_r_reg_n_0_[2] ),
        .I4(\init_state_r_reg_n_0_[3] ),
        .I5(\init_state_r_reg_n_0_[1] ),
        .O(\init_state_r[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF0F300F2)) 
    \init_state_r[0]_i_9 
       (.I0(\init_state_r[1]_i_14_n_0 ),
        .I1(prech_pending_r_reg_0),
        .I2(\init_state_r_reg_n_0_[1] ),
        .I3(prbs_rdlvl_done_pulse0),
        .I4(\init_state_r_reg_n_0_[0] ),
        .I5(\stg1_wr_rd_cnt[8]_i_7_n_0 ),
        .O(\init_state_r[0]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h7774777477777774)) 
    \init_state_r[1]_i_1 
       (.I0(\init_state_r[4]_i_2_n_0 ),
        .I1(init_state_r),
        .I2(\init_state_r[1]_i_2_n_0 ),
        .I3(\init_state_r[1]_i_3_n_0 ),
        .I4(\init_state_r[1]_i_4_n_0 ),
        .I5(\init_state_r[1]_i_5_n_0 ),
        .O(\init_state_r[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAABFBEBFBF)) 
    \init_state_r[1]_i_10 
       (.I0(\init_state_r[5]_i_16_n_0 ),
        .I1(\init_state_r_reg_n_0_[0] ),
        .I2(\init_state_r_reg_n_0_[1] ),
        .I3(wrcal_prech_req),
        .I4(cnt_cmd_done_r),
        .I5(\init_state_r_reg_n_0_[2] ),
        .O(\init_state_r[1]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \init_state_r[1]_i_11 
       (.I0(\init_state_r_reg_n_0_[0] ),
        .I1(reset_rd_addr_r1),
        .O(\init_state_r[1]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h80AA80AA80AA88AA)) 
    \init_state_r[1]_i_12 
       (.I0(\complex_address[9]_i_3_n_0 ),
        .I1(pi_dqs_found_done),
        .I2(D[3]),
        .I3(pi_calib_done),
        .I4(\one_rank.stg1_wr_done_reg_1 ),
        .I5(rdlvl_last_byte_done),
        .O(\init_state_r[1]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h00000000E2E2EF2F)) 
    \init_state_r[1]_i_13 
       (.I0(\init_state_r[1]_i_17_n_0 ),
        .I1(\init_state_r_reg_n_0_[2] ),
        .I2(\init_state_r_reg_n_0_[0] ),
        .I3(mem_init_done_r),
        .I4(\init_state_r_reg_n_0_[1] ),
        .I5(\init_state_r_reg_n_0_[3] ),
        .O(\init_state_r[1]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \init_state_r[1]_i_14 
       (.I0(complex_num_reads_dec_reg__0[0]),
        .I1(complex_num_reads_dec_reg__0[1]),
        .I2(complex_row0_rd_done),
        .I3(D[3]),
        .I4(complex_num_reads_dec_reg__0[2]),
        .I5(complex_num_reads_dec_reg__0[3]),
        .O(\init_state_r[1]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFF70FF7000F00FF0)) 
    \init_state_r[1]_i_15 
       (.I0(D[3]),
        .I1(pi_dqs_found_done),
        .I2(\init_state_r_reg_n_0_[2] ),
        .I3(\init_state_r_reg_n_0_[1] ),
        .I4(dqs_found_done_r_reg),
        .I5(\init_state_r_reg_n_0_[0] ),
        .O(\init_state_r[1]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF0051555100)) 
    \init_state_r[1]_i_16 
       (.I0(\init_state_r_reg_n_0_[2] ),
        .I1(cnt_init_af_done_r),
        .I2(mem_init_done_r),
        .I3(\init_state_r_reg_n_0_[1] ),
        .I4(ddr2_pre_flag_r_reg_n_0),
        .I5(\init_state_r_reg_n_0_[0] ),
        .O(\init_state_r[1]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hF888000000000000)) 
    \init_state_r[1]_i_17 
       (.I0(ddr2_refresh_flag_r),
        .I1(cnt_init_mr_done_r),
        .I2(D[3]),
        .I3(pi_dqs_found_done),
        .I4(\init_state_r_reg_n_0_[1] ),
        .I5(\init_state_r_reg_n_0_[0] ),
        .O(\init_state_r[1]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EF000000)) 
    \init_state_r[1]_i_2 
       (.I0(\init_state_r[1]_i_6_n_0 ),
        .I1(\init_state_r_reg_n_0_[2] ),
        .I2(\init_state_r_reg_n_0_[3] ),
        .I3(\init_state_r_reg_n_0_[5] ),
        .I4(\init_state_r_reg_n_0_[4] ),
        .I5(\init_state_r[1]_i_7_n_0 ),
        .O(\init_state_r[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h04FF04FF04FF0404)) 
    \init_state_r[1]_i_3 
       (.I0(\init_state_r_reg[1]_i_8_n_0 ),
        .I1(\init_state_r_reg_n_0_[4] ),
        .I2(\init_state_r_reg_n_0_[5] ),
        .I3(\init_state_r[1]_i_9_n_0 ),
        .I4(\init_state_r_reg_n_0_[3] ),
        .I5(\init_state_r[1]_i_10_n_0 ),
        .O(\init_state_r[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4044)) 
    \init_state_r[1]_i_4 
       (.I0(\init_state_r[2]_i_9_n_0 ),
        .I1(\init_state_r_reg_n_0_[1] ),
        .I2(\complex_row_cnt_ocal_reg[0]_0 ),
        .I3(\init_state_r[1]_i_11_n_0 ),
        .I4(\init_state_r[1]_i_12_n_0 ),
        .I5(\oclk_wr_cnt[3]_i_5_n_0 ),
        .O(\init_state_r[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFAAAB)) 
    \init_state_r[1]_i_5 
       (.I0(\init_state_r[1]_i_13_n_0 ),
        .I1(\init_state_r_reg_n_0_[0] ),
        .I2(\stg1_wr_rd_cnt[8]_i_7_n_0 ),
        .I3(\init_state_r_reg_n_0_[1] ),
        .I4(\init_state_r_reg_n_0_[5] ),
        .I5(\init_state_r_reg_n_0_[4] ),
        .O(\init_state_r[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h5500FFF75500FFF2)) 
    \init_state_r[1]_i_6 
       (.I0(\init_state_r_reg_n_0_[0] ),
        .I1(complex_sample_cnt_inc_i_2_n_0),
        .I2(prech_pending_r_reg_0),
        .I3(prbs_rdlvl_done_pulse0),
        .I4(\init_state_r_reg_n_0_[1] ),
        .I5(\init_state_r[1]_i_14_n_0 ),
        .O(\init_state_r[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h000000005D0000FF)) 
    \init_state_r[1]_i_7 
       (.I0(\init_state_r_reg_n_0_[2] ),
        .I1(\one_rank.stg1_wr_done_reg_1 ),
        .I2(prech_pending_r_reg_0),
        .I3(\init_state_r_reg_n_0_[1] ),
        .I4(\init_state_r_reg_n_0_[0] ),
        .I5(\init_state_r_reg_n_0_[3] ),
        .O(\init_state_r[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFC100FFFFFFFF)) 
    \init_state_r[1]_i_9 
       (.I0(\init_state_r_reg_n_0_[2] ),
        .I1(\init_state_r_reg_n_0_[0] ),
        .I2(\init_state_r_reg_n_0_[1] ),
        .I3(\init_state_r_reg_n_0_[3] ),
        .I4(\init_state_r_reg_n_0_[4] ),
        .I5(\init_state_r_reg_n_0_[5] ),
        .O(\init_state_r[1]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAEEEAE)) 
    \init_state_r[2]_i_1 
       (.I0(\init_state_r[2]_i_2_n_0 ),
        .I1(\init_state_r_reg_n_0_[5] ),
        .I2(\init_state_r[2]_i_3_n_0 ),
        .I3(\init_state_r_reg_n_0_[4] ),
        .I4(\init_state_r[2]_i_4_n_0 ),
        .I5(\init_state_r[2]_i_5_n_0 ),
        .O(\init_state_r[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF4FFFFFFFFF)) 
    \init_state_r[2]_i_10 
       (.I0(rdlvl_stg1_done_int_reg_1),
        .I1(\init_state_r_reg_n_0_[0] ),
        .I2(\init_state_r_reg_n_0_[3] ),
        .I3(\init_state_r_reg_n_0_[4] ),
        .I4(\init_state_r_reg_n_0_[5] ),
        .I5(\init_state_r_reg_n_0_[2] ),
        .O(\init_state_r[2]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT5 #(
    .INIT(32'hF5F5F5F4)) 
    \init_state_r[2]_i_11 
       (.I0(\init_state_r_reg_n_0_[0] ),
        .I1(wrlvl_byte_redo),
        .I2(\init_state_r_reg_n_0_[1] ),
        .I3(prech_pending_r_reg_0),
        .I4(wrcal_done_reg),
        .O(\init_state_r[2]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBBFBAAAAAAAA)) 
    \init_state_r[2]_i_12 
       (.I0(\init_state_r_reg_n_0_[1] ),
        .I1(complex_sample_cnt_inc_i_2_n_0),
        .I2(D[3]),
        .I3(complex_oclkdelay_calib_done_r1),
        .I4(prech_pending_r_reg_0),
        .I5(\init_state_r_reg_n_0_[0] ),
        .O(\init_state_r[2]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT4 #(
    .INIT(16'h04FF)) 
    \init_state_r[2]_i_13 
       (.I0(\init_state_r_reg_n_0_[0] ),
        .I1(D[3]),
        .I2(\complex_row_cnt_ocal_reg[0]_0 ),
        .I3(\init_state_r_reg_n_0_[1] ),
        .O(\init_state_r[2]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFC00AA0000FFFFFF)) 
    \init_state_r[2]_i_14 
       (.I0(prbs_rdlvl_done_pulse0),
        .I1(prech_pending_r_reg_0),
        .I2(\one_rank.stg1_wr_done_reg_1 ),
        .I3(\init_state_r_reg_n_0_[0] ),
        .I4(\init_state_r_reg_n_0_[1] ),
        .I5(\init_state_r_reg_n_0_[2] ),
        .O(\init_state_r[2]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h0FF0F0000F8FF000)) 
    \init_state_r[2]_i_15 
       (.I0(D[3]),
        .I1(pi_dqs_found_done),
        .I2(\init_state_r_reg_n_0_[0] ),
        .I3(\init_state_r_reg_n_0_[1] ),
        .I4(\init_state_r_reg_n_0_[2] ),
        .I5(\init_state_r_reg_n_0_[3] ),
        .O(\init_state_r[2]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \init_state_r[2]_i_16 
       (.I0(\init_state_r_reg_n_0_[1] ),
        .I1(\init_state_r_reg_n_0_[2] ),
        .O(\init_state_r[2]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \init_state_r[2]_i_17 
       (.I0(mem_init_done_r),
        .I1(cnt_init_af_done_r),
        .O(\init_state_r[2]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h0A0AFFCFFFFF0000)) 
    \init_state_r[2]_i_18 
       (.I0(mem_init_done_r),
        .I1(cnt_init_mr_done_r),
        .I2(\init_state_r_reg_n_0_[1] ),
        .I3(rdlvl_stg1_done_int_reg),
        .I4(\init_state_r_reg_n_0_[2] ),
        .I5(\init_state_r_reg_n_0_[0] ),
        .O(\init_state_r[2]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEFFFFFFEF)) 
    \init_state_r[2]_i_2 
       (.I0(\init_state_r[2]_i_6_n_0 ),
        .I1(\init_state_r[2]_i_7_n_0 ),
        .I2(\init_state_r_reg_n_0_[1] ),
        .I3(\init_state_r[2]_i_8_n_0 ),
        .I4(\init_state_r[2]_i_9_n_0 ),
        .I5(\init_state_r[2]_i_10_n_0 ),
        .O(\init_state_r[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFC0074FF30FFFCFF)) 
    \init_state_r[2]_i_3 
       (.I0(cnt_cmd_done_r),
        .I1(\init_state_r_reg_n_0_[3] ),
        .I2(\init_state_r[2]_i_11_n_0 ),
        .I3(\init_state_r_reg_n_0_[2] ),
        .I4(\init_state_r_reg_n_0_[0] ),
        .I5(\init_state_r_reg_n_0_[1] ),
        .O(\init_state_r[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \init_state_r[2]_i_4 
       (.I0(\init_state_r[2]_i_12_n_0 ),
        .I1(\init_state_r_reg_n_0_[2] ),
        .I2(\init_state_r[2]_i_13_n_0 ),
        .I3(\init_state_r_reg_n_0_[3] ),
        .I4(\init_state_r[2]_i_14_n_0 ),
        .O(\init_state_r[2]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT4 #(
    .INIT(16'h0070)) 
    \init_state_r[2]_i_5 
       (.I0(\init_state_r_reg_n_0_[0] ),
        .I1(\init_state_r_reg_n_0_[1] ),
        .I2(init_state_r),
        .I3(\init_state_r_reg_n_0_[2] ),
        .O(\init_state_r[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hA888888888888888)) 
    \init_state_r[2]_i_6 
       (.I0(\init_state_r[3]_i_9_n_0 ),
        .I1(\init_state_r[2]_i_15_n_0 ),
        .I2(\init_state_r[4]_i_17_n_0 ),
        .I3(\init_state_r[2]_i_16_n_0 ),
        .I4(\init_state_r_reg_n_0_[3] ),
        .I5(\init_state_r[2]_i_17_n_0 ),
        .O(\init_state_r[2]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT5 #(
    .INIT(32'hAAABAAAA)) 
    \init_state_r[2]_i_7 
       (.I0(init_state_r),
        .I1(\init_state_r_reg_n_0_[3] ),
        .I2(\init_state_r_reg_n_0_[4] ),
        .I3(\init_state_r_reg_n_0_[5] ),
        .I4(\init_state_r[2]_i_18_n_0 ),
        .O(\init_state_r[2]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \init_state_r[2]_i_8 
       (.I0(\complex_row_cnt_ocal_reg[0]_0 ),
        .I1(\init_state_r_reg_n_0_[0] ),
        .O(\init_state_r[2]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \init_state_r[2]_i_9 
       (.I0(\init_state_r_reg_n_0_[0] ),
        .I1(\init_state_r[6]_i_22_n_0 ),
        .O(\init_state_r[2]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF44404444)) 
    \init_state_r[3]_i_1 
       (.I0(init_state_r),
        .I1(\init_state_r_reg_n_0_[5] ),
        .I2(\init_state_r[3]_i_2_n_0 ),
        .I3(\init_state_r[3]_i_3_n_0 ),
        .I4(\init_state_r[3]_i_4_n_0 ),
        .I5(\init_state_r[3]_i_5_n_0 ),
        .O(\init_state_r[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hE000C0F0F0F0F0F0)) 
    \init_state_r[3]_i_10 
       (.I0(reset_rd_addr_r1),
        .I1(\init_state_r[3]_i_14_n_0 ),
        .I2(\init_state_r[5]_i_13_n_0 ),
        .I3(\init_state_r_reg_n_0_[2] ),
        .I4(\init_state_r_reg_n_0_[1] ),
        .I5(\init_state_r_reg_n_0_[0] ),
        .O(\init_state_r[3]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h3022302230220022)) 
    \init_state_r[3]_i_11 
       (.I0(\init_state_r[3]_i_15_n_0 ),
        .I1(complex_ocal_odt_ext_i_2_n_0),
        .I2(\init_state_r_reg_n_0_[0] ),
        .I3(\init_state_r_reg_n_0_[2] ),
        .I4(\init_state_r_reg_n_0_[1] ),
        .I5(mem_init_done_r),
        .O(\init_state_r[3]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT5 #(
    .INIT(32'h0000440F)) 
    \init_state_r[3]_i_12 
       (.I0(mem_init_done_r),
        .I1(cnt_init_af_done_r),
        .I2(ddr2_pre_flag_r_reg_n_0),
        .I3(\init_state_r_reg_n_0_[1] ),
        .I4(\init_state_r_reg_n_0_[0] ),
        .O(\init_state_r[3]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT4 #(
    .INIT(16'h0444)) 
    \init_state_r[3]_i_13 
       (.I0(\init_state_r_reg_n_0_[1] ),
        .I1(\init_state_r_reg_n_0_[0] ),
        .I2(pi_dqs_found_done),
        .I3(D[3]),
        .O(\init_state_r[3]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0000000040440000)) 
    \init_state_r[3]_i_14 
       (.I0(D[3]),
        .I1(pi_dqs_found_done),
        .I2(rdlvl_last_byte_done),
        .I3(\one_rank.stg1_wr_done_reg_1 ),
        .I4(pi_calib_done),
        .I5(\init_state_r_reg_n_0_[1] ),
        .O(\init_state_r[3]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    \init_state_r[3]_i_15 
       (.I0(ddr2_refresh_flag_r),
        .I1(cnt_init_mr_done_r),
        .I2(\init_state_r_reg_n_0_[1] ),
        .I3(\init_state_r_reg_n_0_[0] ),
        .I4(pi_dqs_found_done),
        .I5(D[3]),
        .O(\init_state_r[3]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0400000044004000)) 
    \init_state_r[3]_i_2 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_3_n_0 ),
        .I1(\init_state_r_reg_n_0_[4] ),
        .I2(\init_state_r_reg_n_0_[1] ),
        .I3(\init_state_r_reg_n_0_[0] ),
        .I4(\complex_row_cnt_ocal_reg[0]_0 ),
        .I5(prech_pending_r_reg_0),
        .O(\init_state_r[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0545550550000000)) 
    \init_state_r[3]_i_3 
       (.I0(\init_state_r_reg_n_0_[4] ),
        .I1(cnt_cmd_done_r),
        .I2(\init_state_r_reg_n_0_[2] ),
        .I3(\init_state_r_reg_n_0_[0] ),
        .I4(\init_state_r_reg_n_0_[1] ),
        .I5(\init_state_r_reg_n_0_[3] ),
        .O(\init_state_r[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF101FFFFFFFFFFFF)) 
    \init_state_r[3]_i_4 
       (.I0(\init_state_r[3]_i_6_n_0 ),
        .I1(mem_init_done_r_i_2_n_0),
        .I2(\init_state_r_reg_n_0_[2] ),
        .I3(\init_state_r[3]_i_7_n_0 ),
        .I4(\init_state_r_reg_n_0_[4] ),
        .I5(\init_state_r_reg_n_0_[3] ),
        .O(\init_state_r[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBB8B88)) 
    \init_state_r[3]_i_5 
       (.I0(\init_state_r_reg_n_0_[2] ),
        .I1(init_state_r),
        .I2(\init_state_r[3]_i_8_n_0 ),
        .I3(\init_state_r[3]_i_9_n_0 ),
        .I4(\init_state_r[3]_i_10_n_0 ),
        .I5(\init_state_r[3]_i_11_n_0 ),
        .O(\init_state_r[3]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT4 #(
    .INIT(16'h0051)) 
    \init_state_r[3]_i_6 
       (.I0(\init_state_r_reg_n_0_[1] ),
        .I1(D[3]),
        .I2(\complex_row_cnt_ocal_reg[0]_0 ),
        .I3(prech_pending_r_reg_0),
        .O(\init_state_r[3]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT5 #(
    .INIT(32'hEAEEEAEA)) 
    \init_state_r[3]_i_7 
       (.I0(\init_state_r_reg_n_0_[1] ),
        .I1(\init_state_r_reg_n_0_[0] ),
        .I2(prech_pending_r_reg_0),
        .I3(complex_oclkdelay_calib_done_r1),
        .I4(D[3]),
        .O(\init_state_r[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h8F838F838F83BFB3)) 
    \init_state_r[3]_i_8 
       (.I0(\init_state_r[4]_i_16_n_0 ),
        .I1(\init_state_r_reg_n_0_[3] ),
        .I2(\init_state_r_reg_n_0_[2] ),
        .I3(\init_state_r[3]_i_12_n_0 ),
        .I4(\init_state_r[3]_i_13_n_0 ),
        .I5(mem_init_done_r_i_2_n_0),
        .O(\init_state_r[3]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \init_state_r[3]_i_9 
       (.I0(\init_state_r_reg_n_0_[4] ),
        .I1(\init_state_r_reg_n_0_[5] ),
        .O(\init_state_r[3]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h7774777477747777)) 
    \init_state_r[4]_i_1 
       (.I0(\init_state_r[4]_i_2_n_0 ),
        .I1(init_state_r),
        .I2(\init_state_r[4]_i_3_n_0 ),
        .I3(\init_state_r[4]_i_4_n_0 ),
        .I4(\init_state_r[4]_i_5_n_0 ),
        .I5(\init_state_r[4]_i_6_n_0 ),
        .O(\init_state_r[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF8000FFFFFFFF)) 
    \init_state_r[4]_i_10 
       (.I0(\init_state_r[4]_i_16_n_0 ),
        .I1(prech_req_posedge_r_i_3_n_0),
        .I2(\init_state_r_reg_n_0_[2] ),
        .I3(\init_state_r_reg_n_0_[3] ),
        .I4(\init_state_r_reg_n_0_[5] ),
        .I5(\init_state_r_reg_n_0_[4] ),
        .O(\init_state_r[4]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT4 #(
    .INIT(16'hBAFF)) 
    \init_state_r[4]_i_11 
       (.I0(\init_state_r[4]_i_17_n_0 ),
        .I1(mem_init_done_r),
        .I2(cnt_init_af_done_r),
        .I3(\init_state_r_reg_n_0_[1] ),
        .O(\init_state_r[4]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT5 #(
    .INIT(32'h00002202)) 
    \init_state_r[4]_i_12 
       (.I0(\init_state_r_reg_n_0_[3] ),
        .I1(\init_state_r_reg_n_0_[2] ),
        .I2(ddr2_pre_flag_r_reg_n_0),
        .I3(\init_state_r_reg_n_0_[1] ),
        .I4(\init_state_r_reg_n_0_[0] ),
        .O(\init_state_r[4]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h00008F008F008F00)) 
    \init_state_r[4]_i_13 
       (.I0(ddr2_refresh_flag_r),
        .I1(mem_init_done_r),
        .I2(cnt_init_mr_done_r),
        .I3(\init_state_r_reg_n_0_[1] ),
        .I4(D[3]),
        .I5(pi_dqs_found_done),
        .O(\init_state_r[4]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT5 #(
    .INIT(32'hDDAA0F00)) 
    \init_state_r[4]_i_14 
       (.I0(\complex_row_cnt_ocal_reg[0]_0 ),
        .I1(reset_rd_addr_r1),
        .I2(rdlvl_stg1_done_int_reg_1),
        .I3(\init_state_r_reg_n_0_[0] ),
        .I4(\init_state_r_reg_n_0_[1] ),
        .O(\init_state_r[4]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \init_state_r[4]_i_15 
       (.I0(\init_state_r_reg_n_0_[3] ),
        .I1(\init_state_r_reg_n_0_[1] ),
        .I2(\init_state_r_reg_n_0_[2] ),
        .O(\init_state_r[4]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAABAA)) 
    \init_state_r[4]_i_16 
       (.I0(\init_state_r_reg_n_0_[1] ),
        .I1(reg_ctrl_cnt_r_reg__0[1]),
        .I2(reg_ctrl_cnt_r_reg__0[0]),
        .I3(reg_ctrl_cnt_r_reg__0[3]),
        .I4(reg_ctrl_cnt_r_reg__0[2]),
        .I5(\init_state_r_reg_n_0_[0] ),
        .O(\init_state_r[4]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h88888888888B8888)) 
    \init_state_r[4]_i_17 
       (.I0(mem_init_done_r),
        .I1(rdlvl_stg1_done_int_reg),
        .I2(num_refresh_reg__0[1]),
        .I3(num_refresh_reg__0[0]),
        .I4(num_refresh_reg__0[3]),
        .I5(num_refresh_reg__0[2]),
        .O(\init_state_r[4]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT4 #(
    .INIT(16'h1115)) 
    \init_state_r[4]_i_2 
       (.I0(\init_state_r_reg_n_0_[2] ),
        .I1(\init_state_r_reg_n_0_[0] ),
        .I2(prech_pending_r_reg_0),
        .I3(\init_state_r_reg_n_0_[1] ),
        .O(\init_state_r[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F6F2F6F6)) 
    \init_state_r[4]_i_3 
       (.I0(\init_state_r_reg_n_0_[1] ),
        .I1(\init_state_r_reg_n_0_[0] ),
        .I2(\oclk_wr_cnt[3]_i_5_n_0 ),
        .I3(\init_state_r[5]_i_11_n_0 ),
        .I4(complex_sample_cnt_inc_i_2_n_0),
        .I5(\init_state_r[4]_i_7_n_0 ),
        .O(\init_state_r[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hD0D0D0FFD0FFD0FF)) 
    \init_state_r[4]_i_4 
       (.I0(\init_state_r[5]_i_15_n_0 ),
        .I1(\init_state_r[4]_i_8_n_0 ),
        .I2(\init_state_r[4]_i_9_n_0 ),
        .I3(\init_state_r[4]_i_10_n_0 ),
        .I4(\init_state_r[4]_i_11_n_0 ),
        .I5(\init_state_r[4]_i_12_n_0 ),
        .O(\init_state_r[4]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \init_state_r[4]_i_5 
       (.I0(\init_state_r_reg_n_0_[5] ),
        .I1(\init_state_r_reg_n_0_[4] ),
        .O(\init_state_r[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00FF77F5FFFF77F5)) 
    \init_state_r[4]_i_6 
       (.I0(\init_state_r_reg_n_0_[0] ),
        .I1(\init_state_r_reg_n_0_[1] ),
        .I2(\init_state_r[4]_i_13_n_0 ),
        .I3(\init_state_r_reg_n_0_[3] ),
        .I4(\init_state_r_reg_n_0_[2] ),
        .I5(\init_state_r[4]_i_14_n_0 ),
        .O(\init_state_r[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h1000FFFFFFFFFFFF)) 
    \init_state_r[4]_i_7 
       (.I0(\one_rank.stg1_wr_done_reg_1 ),
        .I1(prech_pending_r_reg_0),
        .I2(\init_state_r[4]_i_15_n_0 ),
        .I3(\init_state_r_reg_n_0_[0] ),
        .I4(\init_state_r_reg_n_0_[4] ),
        .I5(\init_state_r_reg_n_0_[5] ),
        .O(\init_state_r[4]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT5 #(
    .INIT(32'h82008A00)) 
    \init_state_r[4]_i_8 
       (.I0(\init_state_r_reg_n_0_[3] ),
        .I1(\init_state_r_reg_n_0_[1] ),
        .I2(\init_state_r_reg_n_0_[0] ),
        .I3(\init_state_r_reg_n_0_[2] ),
        .I4(cnt_cmd_done_r),
        .O(\init_state_r[4]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \init_state_r[4]_i_9 
       (.I0(\init_state_r_reg_n_0_[5] ),
        .I1(\init_state_r_reg_n_0_[4] ),
        .O(\init_state_r[4]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0075)) 
    \init_state_r[5]_i_1 
       (.I0(\init_state_r[5]_i_2_n_0 ),
        .I1(\init_state_r[5]_i_3_n_0 ),
        .I2(\init_state_r[5]_i_4_n_0 ),
        .I3(\init_state_r[5]_i_5_n_0 ),
        .I4(\init_state_r[5]_i_6_n_0 ),
        .I5(\init_state_r[5]_i_7_n_0 ),
        .O(\init_state_r[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000020FF2FFF)) 
    \init_state_r[5]_i_10 
       (.I0(\one_rank.stg1_wr_done_reg_1 ),
        .I1(prech_pending_r_reg_0),
        .I2(\init_state_r_reg_n_0_[1] ),
        .I3(\init_state_r_reg_n_0_[0] ),
        .I4(prbs_rdlvl_done_pulse0),
        .I5(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_3_n_0 ),
        .O(\init_state_r[5]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \init_state_r[5]_i_11 
       (.I0(prech_pending_r_reg_0),
        .I1(complex_oclkdelay_calib_done_r1),
        .I2(D[3]),
        .O(\init_state_r[5]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT5 #(
    .INIT(32'h2E332EFF)) 
    \init_state_r[5]_i_12 
       (.I0(pi_calib_done),
        .I1(\init_state_r_reg_n_0_[1] ),
        .I2(reset_rd_addr_r1),
        .I3(\init_state_r_reg_n_0_[0] ),
        .I4(\complex_row_cnt_ocal_reg[0]_0 ),
        .O(\init_state_r[5]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \init_state_r[5]_i_13 
       (.I0(\init_state_r_reg_n_0_[3] ),
        .I1(\init_state_r_reg_n_0_[4] ),
        .I2(\init_state_r_reg_n_0_[5] ),
        .O(\init_state_r[5]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \init_state_r[5]_i_14 
       (.I0(init_state_r),
        .I1(\init_state_r_reg_n_0_[5] ),
        .I2(\init_state_r_reg_n_0_[3] ),
        .I3(\init_state_r_reg_n_0_[4] ),
        .I4(\init_state_r[6]_i_20_n_0 ),
        .I5(\init_state_r_reg_n_0_[0] ),
        .O(\init_state_r[5]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBAAABABA)) 
    \init_state_r[5]_i_15 
       (.I0(\init_state_r_reg_n_0_[3] ),
        .I1(\init_state_r[5]_i_16_n_0 ),
        .I2(cnt_cmd_done_r),
        .I3(\init_state_r_reg_n_0_[1] ),
        .I4(wrcal_prech_req),
        .I5(\init_state_r[5]_i_17_n_0 ),
        .O(\init_state_r[5]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h4444444444444440)) 
    \init_state_r[5]_i_16 
       (.I0(\init_state_r_reg_n_0_[0] ),
        .I1(\init_state_r_reg_n_0_[2] ),
        .I2(wrlvl_byte_redo),
        .I3(\init_state_r_reg_n_0_[1] ),
        .I4(prech_pending_r_reg_0),
        .I5(wrcal_done_reg),
        .O(\init_state_r[5]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \init_state_r[5]_i_17 
       (.I0(\init_state_r_reg_n_0_[2] ),
        .I1(\init_state_r_reg_n_0_[0] ),
        .O(\init_state_r[5]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h0F020F020F0F0F00)) 
    \init_state_r[5]_i_2 
       (.I0(\init_state_r[5]_i_8_n_0 ),
        .I1(\init_state_r[5]_i_9_n_0 ),
        .I2(\init_state_r[5]_i_10_n_0 ),
        .I3(\init_state_r_reg_n_0_[2] ),
        .I4(\init_state_r_reg_n_0_[1] ),
        .I5(\init_state_r_reg_n_0_[3] ),
        .O(\init_state_r[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFBFFFFFFFF)) 
    \init_state_r[5]_i_3 
       (.I0(\stg1_wr_rd_cnt_reg_n_0_[2] ),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[0] ),
        .I2(\stg1_wr_rd_cnt_reg_n_0_[1] ),
        .I3(\init_state_r[5]_i_11_n_0 ),
        .I4(\oclk_wr_cnt[3]_i_5_n_0 ),
        .I5(\complex_address[9]_i_3_n_0 ),
        .O(\init_state_r[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \init_state_r[5]_i_4 
       (.I0(\stg1_wr_rd_cnt_reg_n_0_[4] ),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[3] ),
        .I2(\stg1_wr_rd_cnt_reg_n_0_[8] ),
        .I3(\stg1_wr_rd_cnt_reg_n_0_[7] ),
        .I4(\stg1_wr_rd_cnt_reg_n_0_[6] ),
        .I5(\stg1_wr_rd_cnt_reg_n_0_[5] ),
        .O(\init_state_r[5]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \init_state_r[5]_i_5 
       (.I0(\init_state_r_reg_n_0_[5] ),
        .I1(init_state_r),
        .I2(\init_state_r_reg_n_0_[4] ),
        .O(\init_state_r[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0044F000)) 
    \init_state_r[5]_i_6 
       (.I0(\init_state_r[5]_i_12_n_0 ),
        .I1(\init_state_r[5]_i_13_n_0 ),
        .I2(mem_init_done_r_i_2_n_0),
        .I3(init_state_r),
        .I4(\init_state_r_reg_n_0_[2] ),
        .I5(\init_state_r[5]_i_14_n_0 ),
        .O(\init_state_r[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAA8A0)) 
    \init_state_r[5]_i_7 
       (.I0(\init_state_r[5]_i_15_n_0 ),
        .I1(cnt_cmd_done_r),
        .I2(\init_state_r_reg_n_0_[0] ),
        .I3(\init_state_r_reg_n_0_[1] ),
        .I4(\oclk_wr_cnt[3]_i_5_n_0 ),
        .I5(\wrcal_reads[7]_i_4_n_0 ),
        .O(\init_state_r[5]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \init_state_r[5]_i_8 
       (.I0(prech_pending_r_reg_0),
        .I1(\complex_row_cnt_ocal_reg[0]_0 ),
        .I2(D[3]),
        .O(\init_state_r[5]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT4 #(
    .INIT(16'hAA8A)) 
    \init_state_r[5]_i_9 
       (.I0(\init_state_r_reg_n_0_[1] ),
        .I1(\complex_row_cnt_ocal_reg[0]_0 ),
        .I2(D[3]),
        .I3(\init_state_r_reg_n_0_[0] ),
        .O(\init_state_r[5]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF54045555)) 
    \init_state_r[6]_i_1 
       (.I0(\init_state_r[6]_i_3_n_0 ),
        .I1(\init_state_r_reg[6]_i_4_n_0 ),
        .I2(\init_state_r[6]_i_5_n_0 ),
        .I3(\init_state_r[6]_i_6_n_0 ),
        .I4(\init_state_r_reg_n_0_[5] ),
        .I5(\init_state_r[6]_i_7_n_0 ),
        .O(\init_state_r[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAABAAAAA)) 
    \init_state_r[6]_i_10 
       (.I0(\init_state_r[6]_i_21_n_0 ),
        .I1(\init_state_r_reg_n_0_[1] ),
        .I2(\init_state_r_reg_n_0_[2] ),
        .I3(cnt_cmd_done_r),
        .I4(\init_state_r_reg_n_0_[0] ),
        .I5(\init_state_r_reg_n_0_[3] ),
        .O(\init_state_r[6]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00008000)) 
    \init_state_r[6]_i_11 
       (.I0(complex_sample_cnt_inc_i_2_n_0),
        .I1(\init_state_r_reg_n_0_[2] ),
        .I2(\init_state_r_reg_n_0_[1] ),
        .I3(\init_state_r[6]_i_22_n_0 ),
        .I4(\init_state_r_reg_n_0_[0] ),
        .I5(\init_state_r[6]_i_23_n_0 ),
        .O(\init_state_r[6]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0D010D0D)) 
    \init_state_r[6]_i_12 
       (.I0(\init_state_r[6]_i_24_n_0 ),
        .I1(\init_state_r_reg_n_0_[2] ),
        .I2(\init_state_r_reg_n_0_[3] ),
        .I3(cnt_dllk_zqinit_done_r),
        .I4(\complex_address[9]_i_3_n_0 ),
        .I5(\init_state_r[4]_i_5_n_0 ),
        .O(\init_state_r[6]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h0D)) 
    \init_state_r[6]_i_13 
       (.I0(\init_state_r_reg_n_0_[2] ),
        .I1(\init_state_r_reg_n_0_[3] ),
        .I2(\init_state_r_reg_n_0_[4] ),
        .O(\init_state_r[6]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFF)) 
    \init_state_r[6]_i_14 
       (.I0(\init_state_r[6]_i_25_n_0 ),
        .I1(\wrcal_reads_reg_n_0_[3] ),
        .I2(\wrcal_reads_reg_n_0_[2] ),
        .I3(\wrcal_reads_reg_n_0_[6] ),
        .I4(\wrcal_reads_reg_n_0_[7] ),
        .I5(\init_state_r[6]_i_26_n_0 ),
        .O(\init_state_r[6]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00100000)) 
    \init_state_r[6]_i_15 
       (.I0(wrcal_wr_cnt_reg__0[3]),
        .I1(wrcal_wr_cnt_reg__0[2]),
        .I2(wrcal_wr_cnt_reg__0[0]),
        .I3(wrcal_wr_cnt_reg__0[1]),
        .I4(\complex_address[9]_i_3_n_0 ),
        .I5(\init_state_r[6]_i_27_n_0 ),
        .O(\init_state_r[6]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT5 #(
    .INIT(32'hBFBFFFF0)) 
    \init_state_r[6]_i_16 
       (.I0(\init_state_r[6]_i_28_n_0 ),
        .I1(\init_state_r_reg_n_0_[1] ),
        .I2(\init_state_r_reg_n_0_[2] ),
        .I3(cnt_cmd_done_r),
        .I4(\init_state_r_reg_n_0_[0] ),
        .O(\init_state_r[6]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF00A2)) 
    \init_state_r[6]_i_17 
       (.I0(complex_sample_cnt_inc_i_2_n_0),
        .I1(D[3]),
        .I2(\complex_row_cnt_ocal_reg[0]_0 ),
        .I3(prech_pending_r_reg_0),
        .I4(\init_state_r_reg_n_0_[1] ),
        .I5(\init_state_r[6]_i_29_n_0 ),
        .O(\init_state_r[6]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hEFEFEFEFEFEFEFEE)) 
    \init_state_r[6]_i_18 
       (.I0(\init_state_r[6]_i_30_n_0 ),
        .I1(\init_state_r[6]_i_31_n_0 ),
        .I2(\init_state_r[6]_i_32_n_0 ),
        .I3(\init_state_r[6]_i_33_n_0 ),
        .I4(\init_state_r[3]_i_7_n_0 ),
        .I5(\complex_num_writes_dec[4]_i_6_n_0 ),
        .O(\init_state_r[6]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \init_state_r[6]_i_19 
       (.I0(reset_rd_addr_r1),
        .I1(\init_state_r_reg_n_0_[0] ),
        .I2(\complex_row_cnt_ocal_reg[0]_0 ),
        .O(\init_state_r[6]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h1115FFFF11150000)) 
    \init_state_r[6]_i_2 
       (.I0(\init_state_r_reg_n_0_[2] ),
        .I1(\init_state_r_reg_n_0_[0] ),
        .I2(prech_pending_r_reg_0),
        .I3(\init_state_r_reg_n_0_[1] ),
        .I4(init_state_r),
        .I5(\init_state_r[6]_i_8_n_0 ),
        .O(\init_state_r[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \init_state_r[6]_i_20 
       (.I0(\init_state_r_reg_n_0_[1] ),
        .I1(\init_state_r_reg_n_0_[2] ),
        .O(\init_state_r[6]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h0000000020222222)) 
    \init_state_r[6]_i_21 
       (.I0(\init_state_r[6]_i_34_n_0 ),
        .I1(\init_state_r_reg_n_0_[2] ),
        .I2(num_reads[1]),
        .I3(num_reads[0]),
        .I4(\complex_address[9]_i_3_n_0 ),
        .I5(\init_state_r[6]_i_35_n_0 ),
        .O(\init_state_r[6]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFFFFFFFFFF)) 
    \init_state_r[6]_i_22 
       (.I0(\init_state_r[6]_i_36_n_0 ),
        .I1(complex_num_writes_dec_reg__0[1]),
        .I2(D[3]),
        .I3(complex_num_writes_dec_reg__0[0]),
        .I4(complex_row0_wr_done),
        .I5(\complex_row_cnt_ocal_reg[0]_0 ),
        .O(\init_state_r[6]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h00007F00FFFFFFFF)) 
    \init_state_r[6]_i_23 
       (.I0(\init_state_r_reg_n_0_[2] ),
        .I1(\init_state_r_reg_n_0_[1] ),
        .I2(reset_rd_addr_r1),
        .I3(\init_state_r_reg_n_0_[0] ),
        .I4(cnt_cmd_done_r),
        .I5(\init_state_r_reg_n_0_[3] ),
        .O(\init_state_r[6]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h5300530F530F530F)) 
    \init_state_r[6]_i_24 
       (.I0(cnt_cmd_done_r),
        .I1(cnt_init_pre_wait_done_r),
        .I2(\init_state_r_reg_n_0_[1] ),
        .I3(\init_state_r_reg_n_0_[0] ),
        .I4(p_128_in),
        .I5(ck_addr_cmd_delay_done),
        .O(\init_state_r[6]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFBFFFFFFFF)) 
    \init_state_r[6]_i_25 
       (.I0(\wrcal_reads_reg_n_0_[1] ),
        .I1(\wrcal_reads_reg_n_0_[0] ),
        .I2(\wrcal_reads_reg_n_0_[4] ),
        .I3(\wrcal_reads_reg_n_0_[5] ),
        .I4(\init_state_r_reg_n_0_[1] ),
        .I5(\init_state_r_reg_n_0_[0] ),
        .O(\init_state_r[6]_i_25_n_0 ));
  LUT5 #(
    .INIT(32'h0D00FFFF)) 
    \init_state_r[6]_i_26 
       (.I0(pi_phase_locked_all_r3),
        .I1(pi_phase_locked_all_r4),
        .I2(\init_state_r_reg_n_0_[0] ),
        .I3(\init_state_r_reg_n_0_[1] ),
        .I4(\init_state_r[2]_i_11_n_0 ),
        .O(\init_state_r[6]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hF0FF0077F0000055)) 
    \init_state_r[6]_i_27 
       (.I0(\init_state_r[6]_i_38_n_0 ),
        .I1(wrcal_prech_req),
        .I2(burst_addr_r_reg_n_0),
        .I3(\init_state_r_reg_n_0_[0] ),
        .I4(\init_state_r_reg_n_0_[1] ),
        .I5(cnt_cmd_done_r),
        .O(\init_state_r[6]_i_27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \init_state_r[6]_i_28 
       (.I0(oclk_wr_cnt_reg__0[3]),
        .I1(oclk_wr_cnt_reg__0[2]),
        .I2(oclk_wr_cnt_reg__0[0]),
        .I3(oclk_wr_cnt_reg__0[1]),
        .O(\init_state_r[6]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hFFF4F000FFF4F0FF)) 
    \init_state_r[6]_i_29 
       (.I0(\complex_row_cnt_ocal_reg[0]_0 ),
        .I1(D[3]),
        .I2(\complex_num_writes_dec[4]_i_6_n_0 ),
        .I3(\init_state_r_reg_n_0_[0] ),
        .I4(\init_state_r_reg_n_0_[1] ),
        .I5(\init_state_r[1]_i_14_n_0 ),
        .O(\init_state_r[6]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF44F4)) 
    \init_state_r[6]_i_3 
       (.I0(\init_state_r[6]_i_9_n_0 ),
        .I1(\init_state_r[6]_i_10_n_0 ),
        .I2(\init_state_r[6]_i_11_n_0 ),
        .I3(\init_state_r[6]_i_12_n_0 ),
        .I4(init_state_r),
        .O(\init_state_r[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FEFFCEFF)) 
    \init_state_r[6]_i_30 
       (.I0(prbs_rdlvl_done_pulse0),
        .I1(\complex_num_writes_dec[4]_i_6_n_0 ),
        .I2(\init_state_r_reg_n_0_[1] ),
        .I3(\init_state_r_reg_n_0_[0] ),
        .I4(prech_pending_r_reg_0),
        .I5(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_3_n_0 ),
        .O(\init_state_r[6]_i_30_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT5 #(
    .INIT(32'h11110110)) 
    \init_state_r[6]_i_31 
       (.I0(\init_state_r_reg_n_0_[2] ),
        .I1(\init_state_r_reg_n_0_[3] ),
        .I2(\init_state_r_reg_n_0_[1] ),
        .I3(\init_state_r_reg_n_0_[0] ),
        .I4(cnt_cmd_done_r),
        .O(\init_state_r[6]_i_31_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT5 #(
    .INIT(32'h77777F77)) 
    \init_state_r[6]_i_32 
       (.I0(\init_state_r_reg_n_0_[2] ),
        .I1(\init_state_r_reg_n_0_[3] ),
        .I2(\init_state_r_reg_n_0_[0] ),
        .I3(\init_state_r_reg_n_0_[1] ),
        .I4(D[3]),
        .O(\init_state_r[6]_i_32_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT5 #(
    .INIT(32'h00000800)) 
    \init_state_r[6]_i_33 
       (.I0(\init_state_r_reg_n_0_[0] ),
        .I1(\init_state_r[5]_i_4_n_0 ),
        .I2(\stg1_wr_rd_cnt_reg_n_0_[1] ),
        .I3(\stg1_wr_rd_cnt_reg_n_0_[0] ),
        .I4(\stg1_wr_rd_cnt_reg_n_0_[2] ),
        .O(\init_state_r[6]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'h55555555DDDDDDDF)) 
    \init_state_r[6]_i_34 
       (.I0(\init_state_r_reg_n_0_[1] ),
        .I1(\init_state_r_reg_n_0_[0] ),
        .I2(pi_dqs_found_done),
        .I3(pi_dqs_found_rank_done),
        .I4(prech_pending_r_reg_0),
        .I5(cnt_cmd_done_r),
        .O(\init_state_r[6]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'h1111111110111010)) 
    \init_state_r[6]_i_35 
       (.I0(\init_state_r_reg_n_0_[0] ),
        .I1(\init_state_r_reg_n_0_[1] ),
        .I2(prech_pending_r_reg_0),
        .I3(\complex_row_cnt_ocal_reg[0]_0 ),
        .I4(D[3]),
        .I5(rdlvl_stg1_rank_done),
        .O(\init_state_r[6]_i_35_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \init_state_r[6]_i_36 
       (.I0(complex_num_writes_dec_reg__0[4]),
        .I1(complex_num_writes_dec_reg__0[3]),
        .I2(complex_num_writes_dec_reg__0[2]),
        .O(\init_state_r[6]_i_36_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \init_state_r[6]_i_38 
       (.I0(prech_pending_r_reg_0),
        .I1(wrcal_done_reg),
        .O(\init_state_r[6]_i_38_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \init_state_r[6]_i_5 
       (.I0(\init_state_r_reg_n_0_[3] ),
        .I1(\init_state_r_reg_n_0_[4] ),
        .O(\init_state_r[6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFAEFFAE00A230A2)) 
    \init_state_r[6]_i_6 
       (.I0(\init_state_r[6]_i_16_n_0 ),
        .I1(\init_state_r_reg_n_0_[2] ),
        .I2(\init_state_r_reg_n_0_[3] ),
        .I3(\init_state_r_reg_n_0_[4] ),
        .I4(\init_state_r[6]_i_17_n_0 ),
        .I5(\init_state_r[6]_i_18_n_0 ),
        .O(\init_state_r[6]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h000030BB00000000)) 
    \init_state_r[6]_i_7 
       (.I0(\ocal_act_wait_cnt[3]_i_3_n_0 ),
        .I1(\init_state_r_reg_n_0_[1] ),
        .I2(prech_pending_r_reg_0),
        .I3(\init_state_r_reg_n_0_[0] ),
        .I4(\init_state_r_reg_n_0_[2] ),
        .I5(init_state_r),
        .O(\init_state_r[6]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hC000000000A00000)) 
    \init_state_r[6]_i_8 
       (.I0(\init_state_r[6]_i_19_n_0 ),
        .I1(\init_state_r_reg_n_0_[0] ),
        .I2(\init_state_r[6]_i_20_n_0 ),
        .I3(\init_state_r_reg_n_0_[4] ),
        .I4(\init_state_r_reg_n_0_[3] ),
        .I5(\init_state_r_reg_n_0_[5] ),
        .O(\init_state_r[6]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFAAA8FFFFFFFF)) 
    \init_state_r[6]_i_9 
       (.I0(\init_state_r_reg_n_0_[3] ),
        .I1(\init_state_r[6]_i_20_n_0 ),
        .I2(\init_state_r_reg_n_0_[0] ),
        .I3(cnt_cmd_done_r),
        .I4(\init_state_r_reg_n_0_[5] ),
        .I5(\init_state_r_reg_n_0_[4] ),
        .O(\init_state_r[6]_i_9_n_0 ));
  FDRE \init_state_r_reg[0] 
       (.C(sys_rst),
        .CE(\init_state_r[6]_i_1_n_0 ),
        .D(\init_state_r[0]_i_1_n_0 ),
        .Q(\init_state_r_reg_n_0_[0] ),
        .R(rstdiv0_sync_r1_reg_rep__5[1]));
  FDRE \init_state_r_reg[1] 
       (.C(sys_rst),
        .CE(\init_state_r[6]_i_1_n_0 ),
        .D(\init_state_r[1]_i_1_n_0 ),
        .Q(\init_state_r_reg_n_0_[1] ),
        .R(rstdiv0_sync_r1_reg_rep__5[1]));
  MUXF7 \init_state_r_reg[1]_i_8 
       (.I0(\init_state_r[1]_i_15_n_0 ),
        .I1(\init_state_r[1]_i_16_n_0 ),
        .O(\init_state_r_reg[1]_i_8_n_0 ),
        .S(\init_state_r_reg_n_0_[3] ));
  FDRE \init_state_r_reg[2] 
       (.C(sys_rst),
        .CE(\init_state_r[6]_i_1_n_0 ),
        .D(\init_state_r[2]_i_1_n_0 ),
        .Q(\init_state_r_reg_n_0_[2] ),
        .R(rstdiv0_sync_r1_reg_rep__5[1]));
  FDRE \init_state_r_reg[3] 
       (.C(sys_rst),
        .CE(\init_state_r[6]_i_1_n_0 ),
        .D(\init_state_r[3]_i_1_n_0 ),
        .Q(\init_state_r_reg_n_0_[3] ),
        .R(rstdiv0_sync_r1_reg_rep__5[1]));
  FDRE \init_state_r_reg[4] 
       (.C(sys_rst),
        .CE(\init_state_r[6]_i_1_n_0 ),
        .D(\init_state_r[4]_i_1_n_0 ),
        .Q(\init_state_r_reg_n_0_[4] ),
        .R(rstdiv0_sync_r1_reg_rep__5[1]));
  FDRE \init_state_r_reg[5] 
       (.C(sys_rst),
        .CE(\init_state_r[6]_i_1_n_0 ),
        .D(\init_state_r[5]_i_1_n_0 ),
        .Q(\init_state_r_reg_n_0_[5] ),
        .R(rstdiv0_sync_r1_reg_rep__5[1]));
  FDRE \init_state_r_reg[6] 
       (.C(sys_rst),
        .CE(\init_state_r[6]_i_1_n_0 ),
        .D(\init_state_r[6]_i_2_n_0 ),
        .Q(init_state_r),
        .R(rstdiv0_sync_r1_reg_rep__5[1]));
  MUXF7 \init_state_r_reg[6]_i_4 
       (.I0(\init_state_r[6]_i_14_n_0 ),
        .I1(\init_state_r[6]_i_15_n_0 ),
        .O(\init_state_r_reg[6]_i_4_n_0 ),
        .S(\init_state_r[6]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00008000)) 
    mem_init_done_r_i_1
       (.I0(mem_init_done_r_i_2_n_0),
        .I1(cnt_init_mr_done_r),
        .I2(ddr2_refresh_flag_r),
        .I3(mem_init_done_r_i_3_n_0),
        .I4(mem_init_done_r_i_4_n_0),
        .I5(mem_init_done_r),
        .O(mem_init_done_r_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT2 #(
    .INIT(4'h8)) 
    mem_init_done_r_i_2
       (.I0(\init_state_r_reg_n_0_[1] ),
        .I1(\init_state_r_reg_n_0_[0] ),
        .O(mem_init_done_r_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'h01)) 
    mem_init_done_r_i_3
       (.I0(init_state_r),
        .I1(\init_state_r_reg_n_0_[4] ),
        .I2(\init_state_r_reg_n_0_[5] ),
        .O(mem_init_done_r_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT2 #(
    .INIT(4'hE)) 
    mem_init_done_r_i_4
       (.I0(\init_state_r_reg_n_0_[3] ),
        .I1(\init_state_r_reg_n_0_[2] ),
        .O(mem_init_done_r_i_4_n_0));
  FDRE mem_init_done_r_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(mem_init_done_r_i_1_n_0),
        .Q(mem_init_done_r),
        .R(rstdiv0_sync_r1_reg_rep__5[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_0_5_i_1__1
       (.I0(\cmd_pipe_plus.mc_address_reg[38] [20]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[12] ),
        .I2(init_calib_complete_reg_rep__3),
        .O(phy_dout[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_0_5_i_2
       (.I0(mc_ras_n),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[12] ),
        .I2(init_calib_complete_reg_rep__3),
        .O(phy_dout[0]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_0_5_i_2__0
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [15]),
        .I1(phy_wrdata[29]),
        .I2(init_calib_complete_reg_rep__2),
        .O(\my_empty_reg[7]_0 [1]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_0_5_i_3
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [6]),
        .I1(phy_wrdata[13]),
        .I2(init_calib_complete_reg_rep__2),
        .O(\my_empty_reg[7]_0 [0]));
  LUT2 #(
    .INIT(4'hE)) 
    mem_reg_0_15_0_5_i_3__0
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[12] ),
        .I1(init_calib_complete_reg_rep__2),
        .O(phy_dout[3]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_0_5_i_4
       (.I0(\cmd_pipe_plus.mc_address_reg[38] [33]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[12] ),
        .I2(init_calib_complete_reg_rep__3),
        .O(phy_dout[2]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_0_5_i_4__0
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [38]),
        .I1(phy_wrdata[109]),
        .I2(init_calib_complete_reg_rep__1),
        .O(\my_empty_reg[7]_0 [2]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_0_5_i_6
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [58]),
        .I1(phy_wrdata[111]),
        .I2(init_calib_complete_reg_rep__0),
        .O(\my_empty_reg[7]_0 [3]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_12_17_i_1
       (.I0(\cmd_pipe_plus.mc_address_reg[38] [11]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[3] ),
        .I2(init_calib_complete_reg_rep__3),
        .O(phy_dout[9]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_12_17_i_1__0
       (.I0(\cmd_pipe_plus.mc_address_reg[38] [16]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[8] ),
        .I2(init_calib_complete_reg_rep__3),
        .O(\rd_ptr_timing_reg[0] [1]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_12_17_i_1__1
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [50]),
        .I1(phy_wrdata[127]),
        .I2(init_calib_complete_reg_rep__1),
        .O(\my_empty_reg[7] [2]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_12_17_i_1__2
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [54]),
        .I1(phy_wrdata[109]),
        .I2(init_calib_complete_reg_rep__0),
        .O(\my_empty_reg[7]_0 [10]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_12_17_i_2
       (.I0(\cmd_pipe_plus.mc_address_reg[38] [0]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[3] ),
        .I2(init_calib_complete_reg_rep__3),
        .O(phy_dout[8]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_12_17_i_2__0
       (.I0(\cmd_pipe_plus.mc_address_reg[38] [5]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[8] ),
        .I2(init_calib_complete_reg_rep__3),
        .O(\rd_ptr_timing_reg[0] [0]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_12_17_i_2__2
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [44]),
        .I1(phy_wrdata[125]),
        .I2(init_calib_complete_reg_rep__1),
        .O(\my_empty_reg[7]_0 [9]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_12_17_i_3
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [77]),
        .I1(phy_wrdata[126]),
        .I2(init_calib_complete_reg_rep__0),
        .O(\my_empty_reg[7] [4]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_12_17_i_4
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [62]),
        .I1(phy_wrdata[127]),
        .I2(init_calib_complete_reg_rep__0),
        .O(\my_empty_reg[7] [3]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_12_17_i_4__0
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [68]),
        .I1(phy_wrdata[111]),
        .I2(init_calib_complete_reg_rep__0),
        .O(\my_empty_reg[7]_0 [11]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_18_23_i_1
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [39]),
        .I1(phy_wrdata[109]),
        .I2(init_calib_complete_reg_rep__1),
        .O(\my_empty_reg[7]_0 [13]));
  LUT2 #(
    .INIT(4'hE)) 
    mem_reg_0_15_18_23_i_1__0
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[3] ),
        .I1(init_calib_complete_reg_rep__3),
        .O(phy_dout[11]));
  LUT2 #(
    .INIT(4'hE)) 
    mem_reg_0_15_18_23_i_1__1
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[8] ),
        .I1(init_calib_complete_reg_rep__3),
        .O(\rd_ptr_timing_reg[0] [3]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_18_23_i_2
       (.I0(\cmd_pipe_plus.mc_address_reg[38] [24]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[3] ),
        .I2(init_calib_complete_reg_rep__3),
        .O(phy_dout[10]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_18_23_i_2__0
       (.I0(\cmd_pipe_plus.mc_address_reg[38] [29]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[8] ),
        .I2(init_calib_complete_reg_rep__3),
        .O(\rd_ptr_timing_reg[0] [2]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_18_23_i_2__1
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [27]),
        .I1(phy_wrdata[111]),
        .I2(init_calib_complete_reg_rep__1),
        .O(\my_empty_reg[7]_0 [12]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_18_23_i_4
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [47]),
        .I1(phy_wrdata[109]),
        .I2(init_calib_complete_reg_rep__1),
        .O(\my_empty_reg[7]_0 [14]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_18_23_i_5
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [87]),
        .I1(phy_wrdata[127]),
        .I2(init_calib_complete_reg_rep__0),
        .O(\my_empty_reg[7]_0 [16]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_18_23_i_6
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [75]),
        .I1(phy_wrdata[111]),
        .I2(init_calib_complete_reg_rep__0),
        .O(\my_empty_reg[7]_0 [15]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_24_29_i_1
       (.I0(\cmd_pipe_plus.mc_address_reg[38] [19]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[11] ),
        .I2(init_calib_complete_reg_rep__3),
        .O(\rd_ptr_timing_reg[0] [5]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_24_29_i_1__1
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [8]),
        .I1(phy_wrdata[46]),
        .I2(init_calib_complete_reg_rep__2),
        .O(\my_empty_reg[7] [5]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_24_29_i_2
       (.I0(mc_cas_n),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[11] ),
        .I2(init_calib_complete_reg_rep__3),
        .O(\rd_ptr_timing_reg[0] [4]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_24_29_i_3__0
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [28]),
        .I1(phy_wrdata[125]),
        .I2(init_calib_complete_reg_rep__1),
        .O(\my_empty_reg[7] [7]));
  LUT2 #(
    .INIT(4'hE)) 
    mem_reg_0_15_24_29_i_3__1
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[11] ),
        .I1(init_calib_complete_reg_rep__2),
        .O(\rd_ptr_timing_reg[0] [7]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_24_29_i_4
       (.I0(\cmd_pipe_plus.mc_address_reg[38] [32]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[11] ),
        .I2(init_calib_complete_reg_rep__3),
        .O(\rd_ptr_timing_reg[0] [6]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_24_29_i_4__0
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [16]),
        .I1(phy_wrdata[109]),
        .I2(init_calib_complete_reg_rep__2),
        .O(\my_empty_reg[7] [6]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_24_29_i_5
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [48]),
        .I1(phy_wrdata[109]),
        .I2(init_calib_complete_reg_rep__1),
        .O(\my_empty_reg[7] [9]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_24_29_i_6
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [40]),
        .I1(phy_wrdata[125]),
        .I2(init_calib_complete_reg_rep__1),
        .O(\my_empty_reg[7] [8]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_30_35_i_1
       (.I0(\cmd_pipe_plus.mc_address_reg[38] [14]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[6] ),
        .I2(init_calib_complete_reg_rep__3),
        .O(\rd_ptr_timing_reg[0] [9]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_30_35_i_1__0
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [14]),
        .I1(phy_wrdata[46]),
        .I2(init_calib_complete_reg_rep__2),
        .O(\my_empty_reg[7]_0 [17]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_30_35_i_2
       (.I0(\cmd_pipe_plus.mc_address_reg[38] [3]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[6] ),
        .I2(init_calib_complete_reg_rep__3),
        .O(\rd_ptr_timing_reg[0] [8]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_30_35_i_2__1
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [60]),
        .I1(phy_wrdata[111]),
        .I2(init_calib_complete_reg_rep__0),
        .O(\my_empty_reg[7] [10]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_0_15_30_35_i_2__2
       (.I0(mc_ras_n),
        .I1(init_calib_complete_reg_rep__4),
        .I2(phy_ras_n),
        .O(phy_dout[12]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_30_35_i_3__0
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [37]),
        .I1(phy_wrdata[125]),
        .I2(init_calib_complete_reg_rep__1),
        .O(\my_empty_reg[7]_0 [19]));
  LUT2 #(
    .INIT(4'hE)) 
    mem_reg_0_15_30_35_i_3__1
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[6] ),
        .I1(init_calib_complete_reg_rep__3),
        .O(\rd_ptr_timing_reg[0] [11]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_30_35_i_4
       (.I0(\cmd_pipe_plus.mc_address_reg[38] [27]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[6] ),
        .I2(init_calib_complete_reg_rep__3),
        .O(\rd_ptr_timing_reg[0] [10]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_30_35_i_4__0
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [3]),
        .I1(phy_wrdata[125]),
        .I2(init_calib_complete_reg_rep__2),
        .O(\my_empty_reg[7] [11]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_30_35_i_4__1
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [25]),
        .I1(phy_wrdata[109]),
        .I2(init_calib_complete_reg_rep__1),
        .O(\my_empty_reg[7]_0 [18]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_30_35_i_6
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [20]),
        .I1(phy_wrdata[46]),
        .I2(init_calib_complete_reg_rep__1),
        .O(\my_empty_reg[7] [12]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_36_41_i_1
       (.I0(\cmd_pipe_plus.mc_address_reg[38] [8]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[0] ),
        .I2(init_calib_complete_reg_rep__3),
        .O(phy_dout[14]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_36_41_i_1__0
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [53]),
        .I1(phy_wrdata[127]),
        .I2(init_calib_complete_reg_rep__0),
        .O(\my_empty_reg[7] [13]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_36_41_i_1__1
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [57]),
        .I1(phy_wrdata[109]),
        .I2(init_calib_complete_reg_rep__0),
        .O(\my_empty_reg[7]_0 [21]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_0_15_36_41_i_1__2
       (.I0(mc_odt),
        .I1(init_calib_complete_reg_rep__4),
        .I2(calib_odt),
        .O(\rd_ptr_timing_reg[0] [12]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_36_41_i_2
       (.I0(mc_cas_n),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[0] ),
        .I2(init_calib_complete_reg_rep__3),
        .O(phy_dout[13]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_36_41_i_2__1
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [46]),
        .I1(phy_wrdata[125]),
        .I2(init_calib_complete_reg_rep__1),
        .O(\my_empty_reg[7]_0 [20]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_36_41_i_3
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [80]),
        .I1(phy_wrdata[126]),
        .I2(init_calib_complete_reg_rep__0),
        .O(\my_empty_reg[7] [15]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_36_41_i_4
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [66]),
        .I1(phy_wrdata[127]),
        .I2(init_calib_complete_reg_rep__0),
        .O(\my_empty_reg[7] [14]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_36_41_i_4__0
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [72]),
        .I1(phy_wrdata[111]),
        .I2(init_calib_complete_reg_rep__0),
        .O(\my_empty_reg[7]_0 [22]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_36_41_i_6__0
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [5]),
        .I1(phy_wrdata[125]),
        .I2(init_calib_complete_reg_rep__2),
        .O(\my_empty_reg[7]_0 [23]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_42_47_i_1
       (.I0(\cmd_pipe_plus.mc_address_reg[38] [15]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[7] ),
        .I2(init_calib_complete_reg_rep__3),
        .O(\rd_ptr_timing_reg[0] [14]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_42_47_i_1__0
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [30]),
        .I1(phy_wrdata[109]),
        .I2(init_calib_complete_reg_rep__1),
        .O(\my_empty_reg[7] [17]));
  LUT2 #(
    .INIT(4'hE)) 
    mem_reg_0_15_42_47_i_1__2
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[0] ),
        .I1(init_calib_complete_reg_rep__3),
        .O(phy_dout[16]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_42_47_i_2
       (.I0(\cmd_pipe_plus.mc_address_reg[38] [4]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[7] ),
        .I2(init_calib_complete_reg_rep__3),
        .O(\rd_ptr_timing_reg[0] [13]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_42_47_i_2__0
       (.I0(\cmd_pipe_plus.mc_address_reg[38] [21]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[0] ),
        .I2(init_calib_complete_reg_rep__3),
        .O(phy_dout[15]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_42_47_i_2__1
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [18]),
        .I1(phy_wrdata[111]),
        .I2(init_calib_complete_reg_rep__1),
        .O(\my_empty_reg[7] [16]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_42_47_i_2__2
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [23]),
        .I1(phy_wrdata[46]),
        .I2(init_calib_complete_reg_rep__1),
        .O(\my_empty_reg[7]_0 [24]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_42_47_i_3
       (.I0(\cmd_pipe_plus.mc_address_reg[38] [18]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[10] ),
        .I2(init_calib_complete_reg_rep__3),
        .O(phy_dout[18]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_42_47_i_3__1
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [56]),
        .I1(phy_wrdata[127]),
        .I2(init_calib_complete_reg_rep__0),
        .O(\my_empty_reg[7]_0 [25]));
  LUT2 #(
    .INIT(4'hE)) 
    mem_reg_0_15_42_47_i_3__2
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[7] ),
        .I1(init_calib_complete_reg_rep__3),
        .O(\rd_ptr_timing_reg[0] [16]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_42_47_i_4
       (.I0(\cmd_pipe_plus.mc_address_reg[38] [7]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[10] ),
        .I2(init_calib_complete_reg_rep__3),
        .O(phy_dout[17]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_42_47_i_4__0
       (.I0(\cmd_pipe_plus.mc_address_reg[38] [28]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[7] ),
        .I2(init_calib_complete_reg_rep__3),
        .O(\rd_ptr_timing_reg[0] [15]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_42_47_i_4__1
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [41]),
        .I1(phy_wrdata[109]),
        .I2(init_calib_complete_reg_rep__1),
        .O(\my_empty_reg[7] [18]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_42_47_i_5
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [78]),
        .I1(phy_wrdata[127]),
        .I2(init_calib_complete_reg_rep__0),
        .O(\my_empty_reg[7] [20]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_42_47_i_5__0
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [83]),
        .I1(phy_wrdata[126]),
        .I2(init_calib_complete_reg_rep__0),
        .O(\my_empty_reg[7]_0 [27]));
  LUT2 #(
    .INIT(4'hE)) 
    mem_reg_0_15_42_47_i_5__1
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[10] ),
        .I1(init_calib_complete_reg_rep__2),
        .O(phy_dout[20]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_42_47_i_6
       (.I0(\cmd_pipe_plus.mc_address_reg[38] [31]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[10] ),
        .I2(init_calib_complete_reg_rep__3),
        .O(phy_dout[19]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_42_47_i_6__0
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [63]),
        .I1(phy_wrdata[111]),
        .I2(init_calib_complete_reg_rep__0),
        .O(\my_empty_reg[7] [19]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_42_47_i_6__1
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [70]),
        .I1(phy_wrdata[127]),
        .I2(init_calib_complete_reg_rep__0),
        .O(\my_empty_reg[7]_0 [26]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_48_53_i_1
       (.I0(\cmd_pipe_plus.mc_address_reg[38] [12]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[4] ),
        .I2(init_calib_complete_reg_rep__3),
        .O(\rd_ptr_timing_reg[0] [18]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_48_53_i_1__0
       (.I0(\cmd_pipe_plus.mc_bank_reg[7] [3]),
        .I1(phy_bank[10]),
        .I2(init_calib_complete_reg_rep__2),
        .O(phy_dout[22]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_48_53_i_1__1
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [9]),
        .I1(phy_wrdata[29]),
        .I2(init_calib_complete_reg_rep__2),
        .O(\my_empty_reg[7] [22]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_48_53_i_1__2
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [13]),
        .I1(phy_wrdata[29]),
        .I2(init_calib_complete_reg_rep__2),
        .O(\my_empty_reg[7]_0 [29]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_48_53_i_2
       (.I0(\cmd_pipe_plus.mc_address_reg[38] [1]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[4] ),
        .I2(init_calib_complete_reg_rep__3),
        .O(\rd_ptr_timing_reg[0] [17]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_48_53_i_2__0
       (.I0(\cmd_pipe_plus.mc_bank_reg[7] [1]),
        .I1(phy_bank[10]),
        .I2(init_calib_complete_reg_rep__2),
        .O(phy_dout[21]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_48_53_i_2__1
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [0]),
        .I1(phy_wrdata[13]),
        .I2(init_calib_complete_reg_rep__2),
        .O(\my_empty_reg[7] [21]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_48_53_i_2__2
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [4]),
        .I1(phy_wrdata[13]),
        .I2(init_calib_complete_reg_rep__2),
        .O(\my_empty_reg[7]_0 [28]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_48_53_i_3
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [29]),
        .I1(phy_wrdata[109]),
        .I2(init_calib_complete_reg_rep__1),
        .O(\my_empty_reg[7] [23]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_48_53_i_3__0
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [35]),
        .I1(phy_wrdata[109]),
        .I2(init_calib_complete_reg_rep__1),
        .O(\my_empty_reg[7]_0 [30]));
  LUT2 #(
    .INIT(4'hE)) 
    mem_reg_0_15_48_53_i_3__1
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[4] ),
        .I1(init_calib_complete_reg_rep__3),
        .O(\rd_ptr_timing_reg[0] [20]));
  LUT2 #(
    .INIT(4'hE)) 
    mem_reg_0_15_48_53_i_3__2
       (.I0(phy_bank[10]),
        .I1(init_calib_complete_reg_rep__2),
        .O(phy_dout[24]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_48_53_i_4
       (.I0(\cmd_pipe_plus.mc_address_reg[38] [25]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[4] ),
        .I2(init_calib_complete_reg_rep__3),
        .O(\rd_ptr_timing_reg[0] [19]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_48_53_i_4__0
       (.I0(\cmd_pipe_plus.mc_bank_reg[7] [5]),
        .I1(phy_bank[10]),
        .I2(init_calib_complete_reg_rep__2),
        .O(phy_dout[23]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_48_53_i_5
       (.I0(\cmd_pipe_plus.mc_bank_reg[7] [2]),
        .I1(phy_bank[9]),
        .I2(init_calib_complete_reg_rep__2),
        .O(phy_dout[26]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_48_53_i_5__0
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [49]),
        .I1(phy_wrdata[111]),
        .I2(init_calib_complete_reg_rep__1),
        .O(\my_empty_reg[7] [24]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_48_53_i_5__1
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [55]),
        .I1(phy_wrdata[111]),
        .I2(init_calib_complete_reg_rep__0),
        .O(\my_empty_reg[7]_0 [31]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_48_53_i_6
       (.I0(\cmd_pipe_plus.mc_bank_reg[7] [0]),
        .I1(phy_bank[9]),
        .I2(init_calib_complete_reg_rep__2),
        .O(phy_dout[25]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_0_15_48_53_i_6__2
       (.I0(mc_we_n),
        .I1(init_calib_complete_reg_rep__4),
        .I2(phy_we_n),
        .O(\rd_ptr_timing_reg[0] [21]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_54_59_i_1
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [76]),
        .I1(phy_wrdata[125]),
        .I2(init_calib_complete_reg_rep__0),
        .O(\my_empty_reg[7] [26]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_54_59_i_1__0
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [82]),
        .I1(phy_wrdata[125]),
        .I2(init_calib_complete_reg_rep__0),
        .O(\my_empty_reg[7]_0 [33]));
  LUT2 #(
    .INIT(4'hE)) 
    mem_reg_0_15_54_59_i_1__1
       (.I0(phy_bank[9]),
        .I1(init_calib_complete_reg_rep__2),
        .O(phy_dout[28]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_54_59_i_2
       (.I0(\cmd_pipe_plus.mc_bank_reg[7] [4]),
        .I1(phy_bank[9]),
        .I2(init_calib_complete_reg_rep__2),
        .O(phy_dout[27]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_54_59_i_2__0
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [61]),
        .I1(phy_wrdata[109]),
        .I2(init_calib_complete_reg_rep__0),
        .O(\my_empty_reg[7] [25]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_54_59_i_2__1
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [69]),
        .I1(phy_wrdata[109]),
        .I2(init_calib_complete_reg_rep__0),
        .O(\my_empty_reg[7]_0 [32]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_54_59_i_3
       (.I0(\cmd_pipe_plus.mc_address_reg[38] [9]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[1] ),
        .I2(init_calib_complete_reg_rep__3),
        .O(phy_dout[30]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_54_59_i_3__0
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [10]),
        .I1(phy_wrdata[46]),
        .I2(init_calib_complete_reg_rep__2),
        .O(\my_empty_reg[7] [27]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_0_15_54_59_i_3__2
       (.I0(mc_cas_n),
        .I1(init_calib_complete_reg_rep__4),
        .I2(phy_cs_n),
        .O(\rd_ptr_timing_reg[0] [22]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_54_59_i_4
       (.I0(mc_cas_n),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[1] ),
        .I2(init_calib_complete_reg_rep__3),
        .O(phy_dout[29]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_54_59_i_5
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [31]),
        .I1(phy_wrdata[125]),
        .I2(init_calib_complete_reg_rep__1),
        .O(\my_empty_reg[7] [29]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_54_59_i_5__0
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [36]),
        .I1(phy_wrdata[109]),
        .I2(init_calib_complete_reg_rep__1),
        .O(\my_empty_reg[7]_0 [35]));
  LUT2 #(
    .INIT(4'hE)) 
    mem_reg_0_15_54_59_i_5__1
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[1] ),
        .I1(init_calib_complete_reg_rep__3),
        .O(phy_dout[32]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_54_59_i_6
       (.I0(\cmd_pipe_plus.mc_address_reg[38] [22]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[1] ),
        .I2(init_calib_complete_reg_rep__3),
        .O(phy_dout[31]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_54_59_i_6__0
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [19]),
        .I1(phy_wrdata[109]),
        .I2(init_calib_complete_reg_rep__1),
        .O(\my_empty_reg[7] [28]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_54_59_i_6__1
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [24]),
        .I1(phy_wrdata[111]),
        .I2(init_calib_complete_reg_rep__1),
        .O(\my_empty_reg[7]_0 [34]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_0_15_60_65_i_1
       (.I0(\cmd_pipe_plus.mc_cke_reg[3] [1]),
        .I1(init_calib_complete_reg_rep__4),
        .I2(calib_cke),
        .O(\rd_ptr_timing_reg[0] [24]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_60_65_i_1__0
       (.I0(\cmd_pipe_plus.mc_address_reg[38] [13]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[5] ),
        .I2(init_calib_complete_reg_rep__3),
        .O(phy_dout[34]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_60_65_i_1__1
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [51]),
        .I1(phy_wrdata[109]),
        .I2(init_calib_complete_reg_rep__0),
        .O(\my_empty_reg[7] [31]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_0_15_60_65_i_2
       (.I0(\cmd_pipe_plus.mc_cke_reg[3] [0]),
        .I1(init_calib_complete_reg_rep__4),
        .I2(calib_cke),
        .O(\rd_ptr_timing_reg[0] [23]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_60_65_i_2__0
       (.I0(\cmd_pipe_plus.mc_address_reg[38] [2]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[5] ),
        .I2(init_calib_complete_reg_rep__3),
        .O(phy_dout[33]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_60_65_i_2__1
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [42]),
        .I1(phy_wrdata[125]),
        .I2(init_calib_complete_reg_rep__1),
        .O(\my_empty_reg[7] [30]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_60_65_i_2__2
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [45]),
        .I1(phy_wrdata[109]),
        .I2(init_calib_complete_reg_rep__1),
        .O(\my_empty_reg[7]_0 [36]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_60_65_i_3__0
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [84]),
        .I1(phy_wrdata[127]),
        .I2(init_calib_complete_reg_rep__0),
        .O(\my_empty_reg[7]_0 [38]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_60_65_i_4
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [64]),
        .I1(phy_wrdata[111]),
        .I2(init_calib_complete_reg_rep__0),
        .O(\my_empty_reg[7] [32]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_60_65_i_4__0
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [71]),
        .I1(phy_wrdata[111]),
        .I2(init_calib_complete_reg_rep__0),
        .O(\my_empty_reg[7]_0 [37]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_60_65_i_6__0
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [7]),
        .I1(phy_wrdata[125]),
        .I2(init_calib_complete_reg_rep__2),
        .O(\my_empty_reg[7]_0 [39]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_66_71_i_1
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [33]),
        .I1(phy_wrdata[109]),
        .I2(init_calib_complete_reg_rep__1),
        .O(\my_empty_reg[7] [34]));
  LUT2 #(
    .INIT(4'hE)) 
    mem_reg_0_15_66_71_i_1__1
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[5] ),
        .I1(init_calib_complete_reg_rep__3),
        .O(phy_dout[36]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_66_71_i_2
       (.I0(\cmd_pipe_plus.mc_address_reg[38] [26]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[5] ),
        .I2(init_calib_complete_reg_rep__3),
        .O(phy_dout[35]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_66_71_i_2__0
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [21]),
        .I1(phy_wrdata[111]),
        .I2(init_calib_complete_reg_rep__1),
        .O(\my_empty_reg[7] [33]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_66_71_i_2__1
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [26]),
        .I1(phy_wrdata[46]),
        .I2(init_calib_complete_reg_rep__1),
        .O(\my_empty_reg[7]_0 [40]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_66_71_i_3__0
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [59]),
        .I1(phy_wrdata[127]),
        .I2(init_calib_complete_reg_rep__0),
        .O(\my_empty_reg[7]_0 [41]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_66_71_i_4
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [43]),
        .I1(phy_wrdata[109]),
        .I2(init_calib_complete_reg_rep__1),
        .O(\my_empty_reg[7] [35]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_66_71_i_5
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [81]),
        .I1(phy_wrdata[127]),
        .I2(init_calib_complete_reg_rep__0),
        .O(\my_empty_reg[7] [37]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_66_71_i_5__0
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [86]),
        .I1(phy_wrdata[126]),
        .I2(init_calib_complete_reg_rep__0),
        .O(\my_empty_reg[7]_0 [43]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_66_71_i_6
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [67]),
        .I1(phy_wrdata[111]),
        .I2(init_calib_complete_reg_rep__0),
        .O(\my_empty_reg[7] [36]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_66_71_i_6__0
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [74]),
        .I1(phy_wrdata[127]),
        .I2(init_calib_complete_reg_rep__0),
        .O(\my_empty_reg[7]_0 [42]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_6_11_i_1
       (.I0(\cmd_pipe_plus.mc_address_reg[38] [10]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[2] ),
        .I2(init_calib_complete_reg_rep__3),
        .O(phy_dout[5]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_6_11_i_1__1
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [85]),
        .I1(phy_wrdata[125]),
        .I2(init_calib_complete_reg_rep__0),
        .O(\my_empty_reg[7]_0 [5]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_6_11_i_2
       (.I0(mc_cas_n),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[2] ),
        .I2(init_calib_complete_reg_rep__3),
        .O(phy_dout[4]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_6_11_i_2__0
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [1]),
        .I1(phy_wrdata[125]),
        .I2(init_calib_complete_reg_rep__2),
        .O(\my_empty_reg[7] [0]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_6_11_i_2__1
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [73]),
        .I1(phy_wrdata[109]),
        .I2(init_calib_complete_reg_rep__0),
        .O(\my_empty_reg[7]_0 [4]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_6_11_i_3
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [12]),
        .I1(phy_wrdata[46]),
        .I2(init_calib_complete_reg_rep__2),
        .O(\my_empty_reg[7]_0 [6]));
  LUT2 #(
    .INIT(4'hE)) 
    mem_reg_0_15_6_11_i_3__1
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[2] ),
        .I1(init_calib_complete_reg_rep__3),
        .O(phy_dout[7]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_6_11_i_4
       (.I0(\cmd_pipe_plus.mc_address_reg[38] [23]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[2] ),
        .I2(init_calib_complete_reg_rep__3),
        .O(phy_dout[6]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_6_11_i_4__1
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [17]),
        .I1(phy_wrdata[46]),
        .I2(init_calib_complete_reg_rep__1),
        .O(\my_empty_reg[7] [1]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_6_11_i_5
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [34]),
        .I1(phy_wrdata[125]),
        .I2(init_calib_complete_reg_rep__1),
        .O(\my_empty_reg[7]_0 [8]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_6_11_i_6
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [22]),
        .I1(phy_wrdata[109]),
        .I2(init_calib_complete_reg_rep__1),
        .O(\my_empty_reg[7]_0 [7]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_72_77_i_1
       (.I0(\cmd_pipe_plus.mc_address_reg[38] [17]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[9] ),
        .I2(init_calib_complete_reg_rep__3),
        .O(phy_dout[38]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_72_77_i_1__0
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [11]),
        .I1(phy_wrdata[29]),
        .I2(init_calib_complete_reg_rep__2),
        .O(\my_empty_reg[7] [39]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_72_77_i_2
       (.I0(\cmd_pipe_plus.mc_address_reg[38] [6]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[9] ),
        .I2(init_calib_complete_reg_rep__3),
        .O(phy_dout[37]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_72_77_i_2__0
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [2]),
        .I1(phy_wrdata[13]),
        .I2(init_calib_complete_reg_rep__2),
        .O(\my_empty_reg[7] [38]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_0_15_72_77_i_2__1
       (.I0(mc_cas_n),
        .I1(init_calib_complete_reg_rep__4),
        .I2(phy_cas_n),
        .O(\rd_ptr_timing_reg[0] [25]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_72_77_i_3
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [32]),
        .I1(phy_wrdata[109]),
        .I2(init_calib_complete_reg_rep__1),
        .O(\my_empty_reg[7] [40]));
  LUT2 #(
    .INIT(4'hE)) 
    mem_reg_0_15_72_77_i_3__0
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[9] ),
        .I1(init_calib_complete_reg_rep__2),
        .O(phy_dout[40]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_72_77_i_4
       (.I0(\cmd_pipe_plus.mc_address_reg[38] [30]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[9] ),
        .I2(init_calib_complete_reg_rep__3),
        .O(phy_dout[39]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_72_77_i_5
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [52]),
        .I1(phy_wrdata[111]),
        .I2(init_calib_complete_reg_rep__0),
        .O(\my_empty_reg[7] [41]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_78_79_i_1
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [79]),
        .I1(phy_wrdata[125]),
        .I2(init_calib_complete_reg_rep__0),
        .O(\my_empty_reg[7] [43]));
  LUT3 #(
    .INIT(8'hAC)) 
    mem_reg_0_15_78_79_i_2
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [65]),
        .I1(phy_wrdata[109]),
        .I2(init_calib_complete_reg_rep__0),
        .O(\my_empty_reg[7] [42]));
  LUT6 #(
    .INIT(64'hFFFFFFFF00040000)) 
    mpr_rdlvl_start_i_1
       (.I0(\init_state_r_reg_n_0_[2] ),
        .I1(\init_state_r_reg_n_0_[3] ),
        .I2(\init_state_r_reg_n_0_[1] ),
        .I3(mpr_rdlvl_start_i_2_n_0),
        .I4(pi_dqs_found_done),
        .I5(mpr_rdlvl_start_r_reg),
        .O(mpr_rdlvl_start_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT4 #(
    .INIT(16'hFFDF)) 
    mpr_rdlvl_start_i_2
       (.I0(\init_state_r_reg_n_0_[5] ),
        .I1(init_state_r),
        .I2(\init_state_r_reg_n_0_[0] ),
        .I3(\init_state_r_reg_n_0_[4] ),
        .O(mpr_rdlvl_start_i_2_n_0));
  FDRE mpr_rdlvl_start_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(mpr_rdlvl_start_i_1_n_0),
        .Q(mpr_rdlvl_start_r_reg),
        .R(rstdiv0_sync_r1_reg_rep__5[1]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \my_empty[7]_i_2__0 
       (.I0(mc_wrdata_en),
        .I1(init_calib_complete_reg_rep__4),
        .I2(calib_wrdata_en),
        .O(mux_wrdata_en));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \my_empty[7]_i_2__1 
       (.I0(init_calib_complete_reg_rep__4),
        .I1(\wr_ptr_reg[2] ),
        .O(mux_cmd_wren));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \num_refresh[0]_i_1 
       (.I0(num_refresh_reg__0[0]),
        .O(p_0_in__9[0]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \num_refresh[1]_i_1 
       (.I0(num_refresh_reg__0[0]),
        .I1(num_refresh_reg__0[1]),
        .O(p_0_in__9[1]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \num_refresh[2]_i_1 
       (.I0(num_refresh_reg__0[2]),
        .I1(num_refresh_reg__0[1]),
        .I2(num_refresh_reg__0[0]),
        .O(p_0_in__9[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFEE)) 
    \num_refresh[3]_i_1 
       (.I0(\num_refresh[3]_i_4_n_0 ),
        .I1(\num_refresh[3]_i_5_n_0 ),
        .I2(\num_refresh[3]_i_6_n_0 ),
        .I3(\init_state_r_reg_n_0_[1] ),
        .I4(rstdiv0_sync_r1_reg_rep__11),
        .I5(\num_refresh[3]_i_7_n_0 ),
        .O(\num_refresh[3]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \num_refresh[3]_i_2 
       (.I0(wrlvl_final_if_rst_i_2_n_0),
        .I1(pi_dqs_found_done),
        .I2(D[3]),
        .O(num_refresh0));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \num_refresh[3]_i_3 
       (.I0(num_refresh_reg__0[3]),
        .I1(num_refresh_reg__0[0]),
        .I2(num_refresh_reg__0[1]),
        .I3(num_refresh_reg__0[2]),
        .O(p_0_in__9[3]));
  LUT6 #(
    .INIT(64'h0040000000100000)) 
    \num_refresh[3]_i_4 
       (.I0(\oclk_wr_cnt[3]_i_5_n_0 ),
        .I1(\init_state_r_reg_n_0_[4] ),
        .I2(\init_state_r_reg_n_0_[0] ),
        .I3(init_state_r),
        .I4(\init_state_r_reg_n_0_[5] ),
        .I5(\init_state_r_reg_n_0_[1] ),
        .O(\num_refresh[3]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT5 #(
    .INIT(32'h00002000)) 
    \num_refresh[3]_i_5 
       (.I0(\init_state_r_reg_n_0_[0] ),
        .I1(\init_state_r_reg_n_0_[3] ),
        .I2(\init_state_r_reg_n_0_[1] ),
        .I3(\init_state_r_reg_n_0_[2] ),
        .I4(\wrcal_reads[7]_i_4_n_0 ),
        .O(\num_refresh[3]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT5 #(
    .INIT(32'hFFFFDFFF)) 
    \num_refresh[3]_i_6 
       (.I0(\init_state_r_reg_n_0_[4] ),
        .I1(init_state_r),
        .I2(\init_state_r_reg_n_0_[5] ),
        .I3(\init_state_r_reg_n_0_[3] ),
        .I4(\init_state_r_reg_n_0_[2] ),
        .O(\num_refresh[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    \num_refresh[3]_i_7 
       (.I0(\init_state_r_reg_n_0_[3] ),
        .I1(\init_state_r_reg_n_0_[4] ),
        .I2(\init_state_r_reg_n_0_[5] ),
        .I3(\init_state_r_reg_n_0_[2] ),
        .I4(init_state_r),
        .I5(wrcal_rd_wait_i_2_n_0),
        .O(\num_refresh[3]_i_7_n_0 ));
  FDRE \num_refresh_reg[0] 
       (.C(sys_rst),
        .CE(num_refresh0),
        .D(p_0_in__9[0]),
        .Q(num_refresh_reg__0[0]),
        .R(\num_refresh[3]_i_1_n_0 ));
  FDRE \num_refresh_reg[1] 
       (.C(sys_rst),
        .CE(num_refresh0),
        .D(p_0_in__9[1]),
        .Q(num_refresh_reg__0[1]),
        .R(\num_refresh[3]_i_1_n_0 ));
  FDRE \num_refresh_reg[2] 
       (.C(sys_rst),
        .CE(num_refresh0),
        .D(p_0_in__9[2]),
        .Q(num_refresh_reg__0[2]),
        .R(\num_refresh[3]_i_1_n_0 ));
  FDRE \num_refresh_reg[3] 
       (.C(sys_rst),
        .CE(num_refresh0),
        .D(p_0_in__9[3]),
        .Q(num_refresh_reg__0[3]),
        .R(\num_refresh[3]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ocal_act_wait_cnt[0]_i_1 
       (.I0(ocal_act_wait_cnt_reg__0[0]),
        .O(p_0_in__7[0]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \ocal_act_wait_cnt[1]_i_1 
       (.I0(ocal_act_wait_cnt_reg__0[0]),
        .I1(ocal_act_wait_cnt_reg__0[1]),
        .O(p_0_in__7[1]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \ocal_act_wait_cnt[2]_i_1 
       (.I0(ocal_act_wait_cnt_reg__0[2]),
        .I1(ocal_act_wait_cnt_reg__0[1]),
        .I2(ocal_act_wait_cnt_reg__0[0]),
        .O(p_0_in__7[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    \ocal_act_wait_cnt[3]_i_1 
       (.I0(\ocal_act_wait_cnt[3]_i_3_n_0 ),
        .I1(init_state_r),
        .I2(\init_state_r_reg_n_0_[2] ),
        .I3(prech_req_posedge_r_i_3_n_0),
        .I4(rstdiv0_sync_r1_reg_rep__11),
        .I5(complex_ocal_odt_ext_i_2_n_0),
        .O(\ocal_act_wait_cnt[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \ocal_act_wait_cnt[3]_i_2 
       (.I0(ocal_act_wait_cnt_reg__0[3]),
        .I1(ocal_act_wait_cnt_reg__0[0]),
        .I2(ocal_act_wait_cnt_reg__0[1]),
        .I3(ocal_act_wait_cnt_reg__0[2]),
        .O(p_0_in__7[3]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \ocal_act_wait_cnt[3]_i_3 
       (.I0(ocal_act_wait_cnt_reg__0[3]),
        .I1(ocal_act_wait_cnt_reg__0[0]),
        .I2(ocal_act_wait_cnt_reg__0[1]),
        .I3(ocal_act_wait_cnt_reg__0[2]),
        .O(\ocal_act_wait_cnt[3]_i_3_n_0 ));
  FDRE \ocal_act_wait_cnt_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_0_in__7[0]),
        .Q(ocal_act_wait_cnt_reg__0[0]),
        .R(\ocal_act_wait_cnt[3]_i_1_n_0 ));
  FDRE \ocal_act_wait_cnt_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_0_in__7[1]),
        .Q(ocal_act_wait_cnt_reg__0[1]),
        .R(\ocal_act_wait_cnt[3]_i_1_n_0 ));
  FDRE \ocal_act_wait_cnt_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_0_in__7[2]),
        .Q(ocal_act_wait_cnt_reg__0[2]),
        .R(\ocal_act_wait_cnt[3]_i_1_n_0 ));
  FDRE \ocal_act_wait_cnt_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_0_in__7[3]),
        .Q(ocal_act_wait_cnt_reg__0[3]),
        .R(\ocal_act_wait_cnt[3]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \oclk_wr_cnt[0]_i_1 
       (.I0(oclk_wr_cnt_reg__0[0]),
        .O(\oclk_wr_cnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \oclk_wr_cnt[1]_i_1 
       (.I0(oclk_wr_cnt_reg__0[1]),
        .I1(oclk_wr_cnt_reg__0[0]),
        .O(\oclk_wr_cnt[1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hA9)) 
    \oclk_wr_cnt[2]_i_1 
       (.I0(oclk_wr_cnt_reg__0[2]),
        .I1(oclk_wr_cnt_reg__0[0]),
        .I2(oclk_wr_cnt_reg__0[1]),
        .O(\oclk_wr_cnt[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAAAAB)) 
    \oclk_wr_cnt[3]_i_1 
       (.I0(\oclk_wr_cnt[3]_i_4_n_0 ),
        .I1(oclk_wr_cnt_reg__0[3]),
        .I2(oclk_wr_cnt_reg__0[2]),
        .I3(oclk_wr_cnt_reg__0[0]),
        .I4(oclk_wr_cnt_reg__0[1]),
        .I5(rstdiv0_sync_r1_reg_rep__11),
        .O(\oclk_wr_cnt[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    \oclk_wr_cnt[3]_i_2 
       (.I0(\init_state_r_reg_n_0_[1] ),
        .I1(\init_state_r_reg_n_0_[5] ),
        .I2(init_state_r),
        .I3(\init_state_r_reg_n_0_[0] ),
        .I4(\init_state_r_reg_n_0_[4] ),
        .I5(\oclk_wr_cnt[3]_i_5_n_0 ),
        .O(p_0_in0_in));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \oclk_wr_cnt[3]_i_3 
       (.I0(oclk_wr_cnt_reg__0[3]),
        .I1(oclk_wr_cnt_reg__0[1]),
        .I2(oclk_wr_cnt_reg__0[0]),
        .I3(oclk_wr_cnt_reg__0[2]),
        .O(oclk_wr_cnt0));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    \oclk_wr_cnt[3]_i_4 
       (.I0(wrcal_rd_wait_i_2_n_0),
        .I1(\init_state_r_reg_n_0_[2] ),
        .I2(\init_state_r_reg_n_0_[3] ),
        .I3(\init_state_r_reg_n_0_[4] ),
        .I4(init_state_r),
        .I5(\init_state_r_reg_n_0_[5] ),
        .O(\oclk_wr_cnt[3]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \oclk_wr_cnt[3]_i_5 
       (.I0(\init_state_r_reg_n_0_[3] ),
        .I1(\init_state_r_reg_n_0_[2] ),
        .O(\oclk_wr_cnt[3]_i_5_n_0 ));
  FDRE \oclk_wr_cnt_reg[0] 
       (.C(sys_rst),
        .CE(p_0_in0_in),
        .D(\oclk_wr_cnt[0]_i_1_n_0 ),
        .Q(oclk_wr_cnt_reg__0[0]),
        .R(\oclk_wr_cnt[3]_i_1_n_0 ));
  FDRE \oclk_wr_cnt_reg[1] 
       (.C(sys_rst),
        .CE(p_0_in0_in),
        .D(\oclk_wr_cnt[1]_i_1_n_0 ),
        .Q(oclk_wr_cnt_reg__0[1]),
        .R(\oclk_wr_cnt[3]_i_1_n_0 ));
  FDSE \oclk_wr_cnt_reg[2] 
       (.C(sys_rst),
        .CE(p_0_in0_in),
        .D(\oclk_wr_cnt[2]_i_1_n_0 ),
        .Q(oclk_wr_cnt_reg__0[2]),
        .S(\oclk_wr_cnt[3]_i_1_n_0 ));
  FDRE \oclk_wr_cnt_reg[3] 
       (.C(sys_rst),
        .CE(p_0_in0_in),
        .D(oclk_wr_cnt0),
        .Q(oclk_wr_cnt_reg__0[3]),
        .R(\oclk_wr_cnt[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEEF0)) 
    \of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_16 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[8] ),
        .I1(init_calib_complete_reg_rep__9),
        .I2(mem_out[3]),
        .I3(\my_empty_reg[1]_2 ),
        .O(\rd_ptr_timing_reg[0]_0 [3]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_17 
       (.I0(\cmd_pipe_plus.mc_address_reg[38] [29]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[8] ),
        .I2(init_calib_complete_reg_rep__9),
        .I3(mem_out[2]),
        .I4(\my_empty_reg[1]_2 ),
        .O(\rd_ptr_timing_reg[0]_0 [2]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_18 
       (.I0(\cmd_pipe_plus.mc_address_reg[38] [16]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[8] ),
        .I2(init_calib_complete_reg_rep__9),
        .I3(mem_out[1]),
        .I4(\my_empty_reg[1]_2 ),
        .O(\rd_ptr_timing_reg[0]_0 [1]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_19 
       (.I0(\cmd_pipe_plus.mc_address_reg[38] [5]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[8] ),
        .I2(init_calib_complete_reg_rep__9),
        .I3(mem_out[0]),
        .I4(\my_empty_reg[1]_2 ),
        .O(\rd_ptr_timing_reg[0]_0 [0]));
  LUT4 #(
    .INIT(16'hEEF0)) 
    \of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_24 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[11] ),
        .I1(init_calib_complete_reg_rep__9),
        .I2(mem_out[7]),
        .I3(\my_empty_reg[1]_2 ),
        .O(\rd_ptr_timing_reg[0]_1 [3]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_25 
       (.I0(\cmd_pipe_plus.mc_address_reg[38] [32]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[11] ),
        .I2(init_calib_complete_reg_rep__9),
        .I3(mem_out[6]),
        .I4(\my_empty_reg[1]_2 ),
        .O(\rd_ptr_timing_reg[0]_1 [2]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_26 
       (.I0(\cmd_pipe_plus.mc_address_reg[38] [19]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[11] ),
        .I2(init_calib_complete_reg_rep__9),
        .I3(mem_out[5]),
        .I4(\my_empty_reg[1]_2 ),
        .O(\rd_ptr_timing_reg[0]_1 [1]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_27 
       (.I0(mc_cas_n),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[11] ),
        .I2(init_calib_complete_reg_rep__9),
        .I3(mem_out[4]),
        .I4(\my_empty_reg[1]_2 ),
        .O(\rd_ptr_timing_reg[0]_1 [0]));
  LUT4 #(
    .INIT(16'hEEF0)) 
    \of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_32 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[6] ),
        .I1(init_calib_complete_reg_rep__9),
        .I2(mem_out[11]),
        .I3(\my_empty_reg[1]_2 ),
        .O(\rd_ptr_timing_reg[0]_2 [3]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_33 
       (.I0(\cmd_pipe_plus.mc_address_reg[38] [27]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[6] ),
        .I2(init_calib_complete_reg_rep__9),
        .I3(mem_out[10]),
        .I4(\my_empty_reg[1]_2 ),
        .O(\rd_ptr_timing_reg[0]_2 [2]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_34 
       (.I0(\cmd_pipe_plus.mc_address_reg[38] [14]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[6] ),
        .I2(init_calib_complete_reg_rep__9),
        .I3(mem_out[9]),
        .I4(\my_empty_reg[1]_2 ),
        .O(\rd_ptr_timing_reg[0]_2 [1]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_35 
       (.I0(\cmd_pipe_plus.mc_address_reg[38] [3]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[6] ),
        .I2(init_calib_complete_reg_rep__9),
        .I3(mem_out[8]),
        .I4(\my_empty_reg[1]_2 ),
        .O(\rd_ptr_timing_reg[0]_2 [0]));
  LUT4 #(
    .INIT(16'hEEF0)) 
    \of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_36 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[7] ),
        .I1(init_calib_complete_reg_rep__9),
        .I2(mem_out[19]),
        .I3(\my_empty_reg[1]_2 ),
        .O(\rd_ptr_timing_reg[0]_3 [7]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_37 
       (.I0(\cmd_pipe_plus.mc_address_reg[38] [28]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[7] ),
        .I2(init_calib_complete_reg_rep__9),
        .I3(mem_out[18]),
        .I4(\my_empty_reg[1]_2 ),
        .O(\rd_ptr_timing_reg[0]_3 [6]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_38 
       (.I0(\cmd_pipe_plus.mc_address_reg[38] [15]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[7] ),
        .I2(init_calib_complete_reg_rep__9),
        .I3(mem_out[17]),
        .I4(\my_empty_reg[1]_2 ),
        .O(\rd_ptr_timing_reg[0]_3 [5]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_39 
       (.I0(\cmd_pipe_plus.mc_address_reg[38] [4]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[7] ),
        .I2(init_calib_complete_reg_rep__9),
        .I3(mem_out[16]),
        .I4(\my_empty_reg[1]_2 ),
        .O(\rd_ptr_timing_reg[0]_3 [4]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_40 
       (.I0(mc_odt),
        .I1(init_calib_complete_reg_rep__9),
        .I2(calib_odt),
        .I3(mem_out[15]),
        .I4(\my_empty_reg[1]_2 ),
        .O(\rd_ptr_timing_reg[0]_3 [3]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_41 
       (.I0(mc_odt),
        .I1(init_calib_complete_reg_rep__9),
        .I2(calib_odt),
        .I3(mem_out[14]),
        .I4(\my_empty_reg[1]_2 ),
        .O(\rd_ptr_timing_reg[0]_3 [2]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_42 
       (.I0(mc_odt),
        .I1(init_calib_complete_reg_rep__9),
        .I2(calib_odt),
        .I3(mem_out[13]),
        .I4(\my_empty_reg[1]_2 ),
        .O(\rd_ptr_timing_reg[0]_3 [1]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_43 
       (.I0(mc_odt),
        .I1(init_calib_complete_reg_rep__9),
        .I2(calib_odt),
        .I3(mem_out[12]),
        .I4(\my_empty_reg[1]_2 ),
        .O(\rd_ptr_timing_reg[0]_3 [0]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_47 
       (.I0(mc_we_n),
        .I1(init_calib_complete_reg_rep__8),
        .I2(phy_we_n),
        .I3(mem_out[24]),
        .I4(\my_empty_reg[1]_2 ),
        .O(\rd_ptr_timing_reg[0]_4 [4]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT4 #(
    .INIT(16'hEEF0)) 
    \of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_48 
       (.I0(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[4] ),
        .I1(init_calib_complete_reg_rep__8),
        .I2(mem_out[23]),
        .I3(\my_empty_reg[1]_2 ),
        .O(\rd_ptr_timing_reg[0]_4 [3]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_49 
       (.I0(\cmd_pipe_plus.mc_address_reg[38] [25]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[4] ),
        .I2(init_calib_complete_reg_rep__8),
        .I3(mem_out[22]),
        .I4(\my_empty_reg[1]_2 ),
        .O(\rd_ptr_timing_reg[0]_4 [2]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_50 
       (.I0(\cmd_pipe_plus.mc_address_reg[38] [12]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[4] ),
        .I2(init_calib_complete_reg_rep__8),
        .I3(mem_out[21]),
        .I4(\my_empty_reg[1]_2 ),
        .O(\rd_ptr_timing_reg[0]_4 [1]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_51 
       (.I0(\cmd_pipe_plus.mc_address_reg[38] [1]),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address_reg_n_0_[4] ),
        .I2(init_calib_complete_reg_rep__9),
        .I3(mem_out[20]),
        .I4(\my_empty_reg[1]_2 ),
        .O(\rd_ptr_timing_reg[0]_4 [0]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_59 
       (.I0(mc_cas_n),
        .I1(init_calib_complete_reg_rep__8),
        .I2(phy_cs_n),
        .I3(mem_out[25]),
        .I4(\my_empty_reg[1]_2 ),
        .O(\rd_ptr_timing_reg[0]_5 ));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_64 
       (.I0(\cmd_pipe_plus.mc_cke_reg[3] [1]),
        .I1(init_calib_complete_reg_rep__8),
        .I2(calib_cke),
        .I3(mem_out[29]),
        .I4(\my_empty_reg[1]_2 ),
        .O(\rd_ptr_timing_reg[0]_6 [3]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_65 
       (.I0(\cmd_pipe_plus.mc_cke_reg[3] [1]),
        .I1(init_calib_complete_reg_rep__8),
        .I2(calib_cke),
        .I3(mem_out[28]),
        .I4(\my_empty_reg[1]_2 ),
        .O(\rd_ptr_timing_reg[0]_6 [2]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_66 
       (.I0(\cmd_pipe_plus.mc_cke_reg[3] [1]),
        .I1(init_calib_complete_reg_rep__8),
        .I2(calib_cke),
        .I3(mem_out[27]),
        .I4(\my_empty_reg[1]_2 ),
        .O(\rd_ptr_timing_reg[0]_6 [1]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_67 
       (.I0(\cmd_pipe_plus.mc_cke_reg[3] [0]),
        .I1(init_calib_complete_reg_rep__8),
        .I2(calib_cke),
        .I3(mem_out[26]),
        .I4(\my_empty_reg[1]_2 ),
        .O(\rd_ptr_timing_reg[0]_6 [0]));
  LUT5 #(
    .INIT(32'hB8B8FF00)) 
    \of_pre_fifo_gen.u_ddr_of_pre_fifo/out_fifo_i_73 
       (.I0(mc_cas_n),
        .I1(init_calib_complete_reg_rep__8),
        .I2(phy_cas_n),
        .I3(mem_out[30]),
        .I4(\my_empty_reg[1]_2 ),
        .O(\rd_ptr_timing_reg[0]_7 ));
  LUT6 #(
    .INIT(64'h000000000000000E)) 
    \one_rank.stg1_wr_done_i_1 
       (.I0(\one_rank.stg1_wr_done_reg_1 ),
        .I1(\one_rank.stg1_wr_done_reg_2 ),
        .I2(ddr2_pre_flag_r),
        .I3(rdlvl_last_byte_done),
        .I4(\one_rank.stg1_wr_done_reg_0 ),
        .I5(complex_byte_rd_done),
        .O(\one_rank.stg1_wr_done_i_1_n_0 ));
  FDRE \one_rank.stg1_wr_done_reg 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\one_rank.stg1_wr_done_i_1_n_0 ),
        .Q(\one_rank.stg1_wr_done_reg_1 ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_10
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [77]),
        .I1(phy_wrdata[126]),
        .I2(init_calib_complete_reg_rep__8),
        .I3(\rd_ptr_reg[3] [4]),
        .I4(\my_empty_reg[1] ),
        .O(D1[4]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_11
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [62]),
        .I1(phy_wrdata[127]),
        .I2(init_calib_complete_reg_rep__8),
        .I3(\rd_ptr_reg[3] [3]),
        .I4(\my_empty_reg[1] ),
        .O(D1[3]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_11__0
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [68]),
        .I1(phy_wrdata[111]),
        .I2(init_calib_complete_reg_rep__6),
        .I3(\rd_ptr_reg[3]_0 [11]),
        .I4(\my_empty_reg[1]_0 ),
        .O(\my_empty_reg[7]_1 [5]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_12
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [50]),
        .I1(phy_wrdata[127]),
        .I2(init_calib_complete_reg_rep__8),
        .I3(\rd_ptr_reg[3] [2]),
        .I4(\my_empty_reg[1] ),
        .O(D1[2]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_12__0
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [54]),
        .I1(phy_wrdata[109]),
        .I2(init_calib_complete_reg_rep__6),
        .I3(\rd_ptr_reg[3]_0 [10]),
        .I4(\my_empty_reg[1]_0 ),
        .O(\my_empty_reg[7]_1 [4]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_13__0
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [44]),
        .I1(phy_wrdata[125]),
        .I2(init_calib_complete_reg_rep__6),
        .I3(\rd_ptr_reg[3]_0 [9]),
        .I4(\my_empty_reg[1]_0 ),
        .O(\my_empty_reg[7]_1 [3]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_14__0
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [34]),
        .I1(phy_wrdata[125]),
        .I2(init_calib_complete_reg_rep__6),
        .I3(\rd_ptr_reg[3]_0 [8]),
        .I4(\my_empty_reg[1]_0 ),
        .O(\my_empty_reg[7]_1 [2]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_15
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [17]),
        .I1(phy_wrdata[46]),
        .I2(init_calib_complete_reg_rep__8),
        .I3(\rd_ptr_reg[3] [1]),
        .I4(\my_empty_reg[1] ),
        .O(D1[1]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_15__0
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [22]),
        .I1(phy_wrdata[109]),
        .I2(init_calib_complete_reg_rep__6),
        .I3(\rd_ptr_reg[3]_0 [7]),
        .I4(\my_empty_reg[1]_0 ),
        .O(\my_empty_reg[7]_1 [1]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_16__0
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [12]),
        .I1(phy_wrdata[46]),
        .I2(init_calib_complete_reg_rep__6),
        .I3(\rd_ptr_reg[3]_0 [6]),
        .I4(\my_empty_reg[1]_0 ),
        .O(\my_empty_reg[7]_1 [0]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_17
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [1]),
        .I1(phy_wrdata[125]),
        .I2(init_calib_complete_reg_rep__8),
        .I3(\rd_ptr_reg[3] [0]),
        .I4(\my_empty_reg[1] ),
        .O(D1[0]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_18__0
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [87]),
        .I1(phy_wrdata[127]),
        .I2(init_calib_complete_reg_rep__6),
        .I3(\rd_ptr_reg[3]_0 [16]),
        .I4(\my_empty_reg[1]_0 ),
        .O(\my_empty_reg[7]_2 [4]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_19__0
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [75]),
        .I1(phy_wrdata[111]),
        .I2(init_calib_complete_reg_rep__6),
        .I3(\rd_ptr_reg[3]_0 [15]),
        .I4(\my_empty_reg[1]_0 ),
        .O(\my_empty_reg[7]_2 [3]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_2
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [85]),
        .I1(phy_wrdata[125]),
        .I2(init_calib_complete_reg_rep__6),
        .I3(\rd_ptr_reg[3]_0 [5]),
        .I4(\my_empty_reg[1]_0 ),
        .O(D0[5]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_21__0
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [47]),
        .I1(phy_wrdata[109]),
        .I2(init_calib_complete_reg_rep__6),
        .I3(\rd_ptr_reg[3]_0 [14]),
        .I4(\my_empty_reg[1]_0 ),
        .O(\my_empty_reg[7]_2 [2]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_22__0
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [39]),
        .I1(phy_wrdata[109]),
        .I2(init_calib_complete_reg_rep__6),
        .I3(\rd_ptr_reg[3]_0 [13]),
        .I4(\my_empty_reg[1]_0 ),
        .O(\my_empty_reg[7]_2 [1]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_23__0
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [27]),
        .I1(phy_wrdata[111]),
        .I2(init_calib_complete_reg_rep__6),
        .I3(\rd_ptr_reg[3]_0 [12]),
        .I4(\my_empty_reg[1]_0 ),
        .O(\my_empty_reg[7]_2 [0]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_27
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [60]),
        .I1(phy_wrdata[111]),
        .I2(init_calib_complete_reg_rep__8),
        .I3(\rd_ptr_reg[3] [10]),
        .I4(\my_empty_reg[1] ),
        .O(D3[5]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_28
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [48]),
        .I1(phy_wrdata[109]),
        .I2(init_calib_complete_reg_rep__8),
        .I3(\rd_ptr_reg[3] [9]),
        .I4(\my_empty_reg[1] ),
        .O(D3[4]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_29
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [40]),
        .I1(phy_wrdata[125]),
        .I2(init_calib_complete_reg_rep__8),
        .I3(\rd_ptr_reg[3] [8]),
        .I4(\my_empty_reg[1] ),
        .O(D3[3]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_3
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [73]),
        .I1(phy_wrdata[109]),
        .I2(init_calib_complete_reg_rep__6),
        .I3(\rd_ptr_reg[3]_0 [4]),
        .I4(\my_empty_reg[1]_0 ),
        .O(D0[4]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_30
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [28]),
        .I1(phy_wrdata[125]),
        .I2(init_calib_complete_reg_rep__8),
        .I3(\rd_ptr_reg[3] [7]),
        .I4(\my_empty_reg[1] ),
        .O(D3[2]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_31
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [16]),
        .I1(phy_wrdata[109]),
        .I2(init_calib_complete_reg_rep__8),
        .I3(\rd_ptr_reg[3] [6]),
        .I4(\my_empty_reg[1] ),
        .O(D3[1]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_32
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [8]),
        .I1(phy_wrdata[46]),
        .I2(init_calib_complete_reg_rep__8),
        .I3(\rd_ptr_reg[3] [5]),
        .I4(\my_empty_reg[1] ),
        .O(D3[0]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_34
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [80]),
        .I1(phy_wrdata[126]),
        .I2(init_calib_complete_reg_rep__7),
        .I3(\rd_ptr_reg[3] [15]),
        .I4(\my_empty_reg[1] ),
        .O(D4[4]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_35
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [66]),
        .I1(phy_wrdata[127]),
        .I2(init_calib_complete_reg_rep__7),
        .I3(\rd_ptr_reg[3] [14]),
        .I4(\my_empty_reg[1] ),
        .O(D4[3]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_35__0
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [72]),
        .I1(phy_wrdata[111]),
        .I2(init_calib_complete_reg_rep__6),
        .I3(\rd_ptr_reg[3]_0 [22]),
        .I4(\my_empty_reg[1]_0 ),
        .O(\my_empty_reg[7]_3 [5]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_36
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [53]),
        .I1(phy_wrdata[127]),
        .I2(init_calib_complete_reg_rep__7),
        .I3(\rd_ptr_reg[3] [13]),
        .I4(\my_empty_reg[1] ),
        .O(D4[2]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_36__0
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [57]),
        .I1(phy_wrdata[109]),
        .I2(init_calib_complete_reg_rep__6),
        .I3(\rd_ptr_reg[3]_0 [21]),
        .I4(\my_empty_reg[1]_0 ),
        .O(\my_empty_reg[7]_3 [4]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_37__0
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [46]),
        .I1(phy_wrdata[125]),
        .I2(init_calib_complete_reg_rep__6),
        .I3(\rd_ptr_reg[3]_0 [20]),
        .I4(\my_empty_reg[1]_0 ),
        .O(\my_empty_reg[7]_3 [3]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_38__0
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [37]),
        .I1(phy_wrdata[125]),
        .I2(init_calib_complete_reg_rep__6),
        .I3(\rd_ptr_reg[3]_0 [19]),
        .I4(\my_empty_reg[1]_0 ),
        .O(\my_empty_reg[7]_3 [2]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_39
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [20]),
        .I1(phy_wrdata[46]),
        .I2(init_calib_complete_reg_rep__8),
        .I3(\rd_ptr_reg[3] [12]),
        .I4(\my_empty_reg[1] ),
        .O(D4[1]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_39__0
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [25]),
        .I1(phy_wrdata[109]),
        .I2(init_calib_complete_reg_rep__6),
        .I3(\rd_ptr_reg[3]_0 [18]),
        .I4(\my_empty_reg[1]_0 ),
        .O(\my_empty_reg[7]_3 [1]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_4
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [58]),
        .I1(phy_wrdata[111]),
        .I2(init_calib_complete_reg_rep__6),
        .I3(\rd_ptr_reg[3]_0 [3]),
        .I4(\my_empty_reg[1]_0 ),
        .O(D0[3]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_40__0
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [14]),
        .I1(phy_wrdata[46]),
        .I2(init_calib_complete_reg_rep__6),
        .I3(\rd_ptr_reg[3]_0 [17]),
        .I4(\my_empty_reg[1]_0 ),
        .O(\my_empty_reg[7]_3 [0]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_41
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [3]),
        .I1(phy_wrdata[125]),
        .I2(init_calib_complete_reg_rep__8),
        .I3(\rd_ptr_reg[3] [11]),
        .I4(\my_empty_reg[1] ),
        .O(D4[0]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_42
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [78]),
        .I1(phy_wrdata[127]),
        .I2(init_calib_complete_reg_rep__7),
        .I3(\rd_ptr_reg[3] [20]),
        .I4(\my_empty_reg[1] ),
        .O(D5[4]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_42__0
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [83]),
        .I1(phy_wrdata[126]),
        .I2(init_calib_complete_reg_rep__6),
        .I3(\rd_ptr_reg[3]_0 [27]),
        .I4(\my_empty_reg[1]_0 ),
        .O(\my_empty_reg[7]_4 [4]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_43
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [63]),
        .I1(phy_wrdata[111]),
        .I2(init_calib_complete_reg_rep__7),
        .I3(\rd_ptr_reg[3] [19]),
        .I4(\my_empty_reg[1] ),
        .O(D5[3]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_43__0
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [70]),
        .I1(phy_wrdata[127]),
        .I2(init_calib_complete_reg_rep__6),
        .I3(\rd_ptr_reg[3]_0 [26]),
        .I4(\my_empty_reg[1]_0 ),
        .O(\my_empty_reg[7]_4 [3]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_44__0
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [56]),
        .I1(phy_wrdata[127]),
        .I2(init_calib_complete_reg_rep__6),
        .I3(\rd_ptr_reg[3]_0 [25]),
        .I4(\my_empty_reg[1]_0 ),
        .O(\my_empty_reg[7]_4 [2]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_45
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [41]),
        .I1(phy_wrdata[109]),
        .I2(init_calib_complete_reg_rep__7),
        .I3(\rd_ptr_reg[3] [18]),
        .I4(\my_empty_reg[1] ),
        .O(D5[2]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_46
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [30]),
        .I1(phy_wrdata[109]),
        .I2(init_calib_complete_reg_rep__7),
        .I3(\rd_ptr_reg[3] [17]),
        .I4(\my_empty_reg[1] ),
        .O(D5[1]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_47
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [18]),
        .I1(phy_wrdata[111]),
        .I2(init_calib_complete_reg_rep__7),
        .I3(\rd_ptr_reg[3] [16]),
        .I4(\my_empty_reg[1] ),
        .O(D5[0]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_47__0
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [23]),
        .I1(phy_wrdata[46]),
        .I2(init_calib_complete_reg_rep__6),
        .I3(\rd_ptr_reg[3]_0 [24]),
        .I4(\my_empty_reg[1]_0 ),
        .O(\my_empty_reg[7]_4 [1]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_49__0
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [5]),
        .I1(phy_wrdata[125]),
        .I2(init_calib_complete_reg_rep__6),
        .I3(\rd_ptr_reg[3]_0 [23]),
        .I4(\my_empty_reg[1]_0 ),
        .O(\my_empty_reg[7]_4 [0]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_50
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [76]),
        .I1(phy_wrdata[125]),
        .I2(init_calib_complete_reg_rep__7),
        .I3(\rd_ptr_reg[3] [26]),
        .I4(\my_empty_reg[1] ),
        .O(D6[5]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_50__0
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [82]),
        .I1(phy_wrdata[125]),
        .I2(init_calib_complete_reg_rep__6),
        .I3(\rd_ptr_reg[3]_0 [33]),
        .I4(\my_empty_reg[1]_0 ),
        .O(\my_empty_reg[7]_5 [5]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_51
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [61]),
        .I1(phy_wrdata[109]),
        .I2(init_calib_complete_reg_rep__7),
        .I3(\rd_ptr_reg[3] [25]),
        .I4(\my_empty_reg[1] ),
        .O(D6[4]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_51__0
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [69]),
        .I1(phy_wrdata[109]),
        .I2(init_calib_complete_reg_rep__6),
        .I3(\rd_ptr_reg[3]_0 [32]),
        .I4(\my_empty_reg[1]_0 ),
        .O(\my_empty_reg[7]_5 [4]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_52
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [49]),
        .I1(phy_wrdata[111]),
        .I2(init_calib_complete_reg_rep__7),
        .I3(\rd_ptr_reg[3] [24]),
        .I4(\my_empty_reg[1] ),
        .O(D6[3]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_52__0
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [55]),
        .I1(phy_wrdata[111]),
        .I2(init_calib_complete_reg_rep__6),
        .I3(\rd_ptr_reg[3]_0 [31]),
        .I4(\my_empty_reg[1]_0 ),
        .O(\my_empty_reg[7]_5 [3]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_54
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [29]),
        .I1(phy_wrdata[109]),
        .I2(init_calib_complete_reg_rep__7),
        .I3(\rd_ptr_reg[3] [23]),
        .I4(\my_empty_reg[1] ),
        .O(D6[2]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_54__0
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [35]),
        .I1(phy_wrdata[109]),
        .I2(init_calib_complete_reg_rep__6),
        .I3(\rd_ptr_reg[3]_0 [30]),
        .I4(\my_empty_reg[1]_0 ),
        .O(\my_empty_reg[7]_5 [2]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_56
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [9]),
        .I1(phy_wrdata[29]),
        .I2(init_calib_complete_reg_rep__7),
        .I3(\rd_ptr_reg[3] [22]),
        .I4(\my_empty_reg[1] ),
        .O(D6[1]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_56__0
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [13]),
        .I1(phy_wrdata[29]),
        .I2(init_calib_complete_reg_rep__6),
        .I3(\rd_ptr_reg[3]_0 [29]),
        .I4(\my_empty_reg[1]_0 ),
        .O(\my_empty_reg[7]_5 [1]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_57
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [0]),
        .I1(phy_wrdata[13]),
        .I2(init_calib_complete_reg_rep__7),
        .I3(\rd_ptr_reg[3] [21]),
        .I4(\my_empty_reg[1] ),
        .O(D6[0]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_57__0
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [4]),
        .I1(phy_wrdata[13]),
        .I2(init_calib_complete_reg_rep__6),
        .I3(\rd_ptr_reg[3]_0 [28]),
        .I4(\my_empty_reg[1]_0 ),
        .O(\my_empty_reg[7]_5 [0]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_58__0
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [84]),
        .I1(phy_wrdata[127]),
        .I2(init_calib_complete_reg_rep__5),
        .I3(\rd_ptr_reg[3]_0 [38]),
        .I4(\my_empty_reg[1]_0 ),
        .O(\my_empty_reg[7]_6 [4]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_59
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [64]),
        .I1(phy_wrdata[111]),
        .I2(init_calib_complete_reg_rep__7),
        .I3(\rd_ptr_reg[3] [32]),
        .I4(\my_empty_reg[1] ),
        .O(D7[5]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_59__0
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [71]),
        .I1(phy_wrdata[111]),
        .I2(init_calib_complete_reg_rep__5),
        .I3(\rd_ptr_reg[3]_0 [37]),
        .I4(\my_empty_reg[1]_0 ),
        .O(\my_empty_reg[7]_6 [3]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_6
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [38]),
        .I1(phy_wrdata[109]),
        .I2(init_calib_complete_reg_rep__6),
        .I3(\rd_ptr_reg[3]_0 [2]),
        .I4(\my_empty_reg[1]_0 ),
        .O(D0[2]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_60
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [51]),
        .I1(phy_wrdata[109]),
        .I2(init_calib_complete_reg_rep__7),
        .I3(\rd_ptr_reg[3] [31]),
        .I4(\my_empty_reg[1] ),
        .O(D7[4]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_61
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [42]),
        .I1(phy_wrdata[125]),
        .I2(init_calib_complete_reg_rep__7),
        .I3(\rd_ptr_reg[3] [30]),
        .I4(\my_empty_reg[1] ),
        .O(D7[3]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_61__0
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [45]),
        .I1(phy_wrdata[109]),
        .I2(init_calib_complete_reg_rep__5),
        .I3(\rd_ptr_reg[3]_0 [36]),
        .I4(\my_empty_reg[1]_0 ),
        .O(\my_empty_reg[7]_6 [2]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_62
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [31]),
        .I1(phy_wrdata[125]),
        .I2(init_calib_complete_reg_rep__7),
        .I3(\rd_ptr_reg[3] [29]),
        .I4(\my_empty_reg[1] ),
        .O(D7[2]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_62__0
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [36]),
        .I1(phy_wrdata[109]),
        .I2(init_calib_complete_reg_rep__5),
        .I3(\rd_ptr_reg[3]_0 [35]),
        .I4(\my_empty_reg[1]_0 ),
        .O(\my_empty_reg[7]_6 [1]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_63
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [19]),
        .I1(phy_wrdata[109]),
        .I2(init_calib_complete_reg_rep__7),
        .I3(\rd_ptr_reg[3] [28]),
        .I4(\my_empty_reg[1] ),
        .O(D7[1]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_63__0
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [24]),
        .I1(phy_wrdata[111]),
        .I2(init_calib_complete_reg_rep__6),
        .I3(\rd_ptr_reg[3]_0 [34]),
        .I4(\my_empty_reg[1]_0 ),
        .O(\my_empty_reg[7]_6 [0]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_64
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [10]),
        .I1(phy_wrdata[46]),
        .I2(init_calib_complete_reg_rep__7),
        .I3(\rd_ptr_reg[3] [27]),
        .I4(\my_empty_reg[1] ),
        .O(D7[0]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_66
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [81]),
        .I1(phy_wrdata[127]),
        .I2(init_calib_complete_reg_rep__7),
        .I3(\rd_ptr_reg[3] [37]),
        .I4(\my_empty_reg[1] ),
        .O(D8[4]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_66__0
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [86]),
        .I1(phy_wrdata[126]),
        .I2(init_calib_complete_reg_rep__5),
        .I3(\rd_ptr_reg[3]_0 [43]),
        .I4(\my_empty_reg[1]_0 ),
        .O(\my_empty_reg[7]_7 [4]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_67
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [67]),
        .I1(phy_wrdata[111]),
        .I2(init_calib_complete_reg_rep__7),
        .I3(\rd_ptr_reg[3] [36]),
        .I4(\my_empty_reg[1] ),
        .O(D8[3]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_67__0
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [74]),
        .I1(phy_wrdata[127]),
        .I2(init_calib_complete_reg_rep__5),
        .I3(\rd_ptr_reg[3]_0 [42]),
        .I4(\my_empty_reg[1]_0 ),
        .O(\my_empty_reg[7]_7 [3]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_68__0
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [59]),
        .I1(phy_wrdata[127]),
        .I2(init_calib_complete_reg_rep__5),
        .I3(\rd_ptr_reg[3]_0 [41]),
        .I4(\my_empty_reg[1]_0 ),
        .O(\my_empty_reg[7]_7 [2]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_69
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [43]),
        .I1(phy_wrdata[109]),
        .I2(init_calib_complete_reg_rep__7),
        .I3(\rd_ptr_reg[3] [35]),
        .I4(\my_empty_reg[1] ),
        .O(D8[2]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_70
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [33]),
        .I1(phy_wrdata[109]),
        .I2(init_calib_complete_reg_rep__7),
        .I3(\rd_ptr_reg[3] [34]),
        .I4(\my_empty_reg[1] ),
        .O(D8[1]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_71
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [21]),
        .I1(phy_wrdata[111]),
        .I2(init_calib_complete_reg_rep__7),
        .I3(\rd_ptr_reg[3] [33]),
        .I4(\my_empty_reg[1] ),
        .O(D8[0]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_71__0
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [26]),
        .I1(phy_wrdata[46]),
        .I2(init_calib_complete_reg_rep__5),
        .I3(\rd_ptr_reg[3]_0 [40]),
        .I4(\my_empty_reg[1]_0 ),
        .O(\my_empty_reg[7]_7 [1]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_73__0
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [7]),
        .I1(phy_wrdata[125]),
        .I2(init_calib_complete_reg_rep__5),
        .I3(\rd_ptr_reg[3]_0 [39]),
        .I4(\my_empty_reg[1]_0 ),
        .O(\my_empty_reg[7]_7 [0]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_74
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [79]),
        .I1(phy_wrdata[125]),
        .I2(init_calib_complete_reg_rep__7),
        .I3(\rd_ptr_reg[3] [43]),
        .I4(\my_empty_reg[1] ),
        .O(D9[5]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_75
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [65]),
        .I1(phy_wrdata[109]),
        .I2(init_calib_complete_reg_rep__7),
        .I3(\rd_ptr_reg[3] [42]),
        .I4(\my_empty_reg[1] ),
        .O(D9[4]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_76
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [52]),
        .I1(phy_wrdata[111]),
        .I2(init_calib_complete_reg_rep__7),
        .I3(\rd_ptr_reg[3] [41]),
        .I4(\my_empty_reg[1] ),
        .O(D9[3]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_78
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [32]),
        .I1(phy_wrdata[109]),
        .I2(init_calib_complete_reg_rep__7),
        .I3(\rd_ptr_reg[3] [40]),
        .I4(\my_empty_reg[1] ),
        .O(D9[2]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_8
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [15]),
        .I1(phy_wrdata[29]),
        .I2(init_calib_complete_reg_rep__7),
        .I3(\rd_ptr_reg[3]_0 [1]),
        .I4(\my_empty_reg[1]_0 ),
        .O(D0[1]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_80
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [11]),
        .I1(phy_wrdata[29]),
        .I2(init_calib_complete_reg_rep__7),
        .I3(\rd_ptr_reg[3] [39]),
        .I4(\my_empty_reg[1] ),
        .O(D9[1]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_81
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [2]),
        .I1(phy_wrdata[13]),
        .I2(init_calib_complete_reg_rep__7),
        .I3(\rd_ptr_reg[3] [38]),
        .I4(\my_empty_reg[1] ),
        .O(D9[0]));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    out_fifo_i_9
       (.I0(\write_buffer.wr_buf_out_data_reg[127] [6]),
        .I1(phy_wrdata[13]),
        .I2(init_calib_complete_reg_rep__7),
        .I3(\rd_ptr_reg[3]_0 [0]),
        .I4(\my_empty_reg[1]_0 ),
        .O(D0[0]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \phy_ctl_wd_i1[0]_i_1 
       (.I0(mc_cmd[0]),
        .I1(calib_cmd[0]),
        .I2(init_calib_complete_reg_rep__4),
        .O(\phy_ctl_wd_i1_reg[24] [0]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \phy_ctl_wd_i1[17]_i_1 
       (.I0(\cmd_pipe_plus.mc_data_offset_reg[0] ),
        .I1(calib_data_offset_0[0]),
        .I2(init_calib_complete_reg_rep__4),
        .O(\phy_ctl_wd_i1_reg[24] [3]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \phy_ctl_wd_i1[18]_i_1 
       (.I0(\cmd_pipe_plus.mc_data_offset_reg[2] [0]),
        .I1(calib_data_offset_0[1]),
        .I2(init_calib_complete_reg_rep__4),
        .O(\phy_ctl_wd_i1_reg[24] [4]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \phy_ctl_wd_i1[19]_i_1 
       (.I0(\cmd_pipe_plus.mc_data_offset_reg[2] [1]),
        .I1(calib_data_offset_0[2]),
        .I2(init_calib_complete_reg_rep__4),
        .O(\phy_ctl_wd_i1_reg[24] [5]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \phy_ctl_wd_i1[1]_i_1 
       (.I0(mc_cmd[1]),
        .I1(calib_cmd[1]),
        .I2(init_calib_complete_reg_rep__4),
        .O(\phy_ctl_wd_i1_reg[24] [1]));
  LUT3 #(
    .INIT(8'hAC)) 
    \phy_ctl_wd_i1[20]_i_1 
       (.I0(\cmd_pipe_plus.mc_data_offset_reg[3] ),
        .I1(calib_data_offset_0[3]),
        .I2(init_calib_complete_reg_rep__4),
        .O(\phy_ctl_wd_i1_reg[24] [6]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \phy_ctl_wd_i1[21]_i_1 
       (.I0(\cmd_pipe_plus.mc_data_offset_reg[4] ),
        .I1(calib_data_offset_0[4]),
        .I2(init_calib_complete_reg_rep__4),
        .O(\phy_ctl_wd_i1_reg[24] [7]));
  LUT3 #(
    .INIT(8'hAC)) 
    \phy_ctl_wd_i1[22]_i_1 
       (.I0(\cmd_pipe_plus.mc_data_offset_reg[5] ),
        .I1(calib_data_offset_0[5]),
        .I2(init_calib_complete_reg_rep__3),
        .O(\phy_ctl_wd_i1_reg[24] [8]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \phy_ctl_wd_i1[2]_i_1 
       (.I0(mc_cas_n),
        .I1(calib_cmd[2]),
        .I2(init_calib_complete_reg_rep__4),
        .O(\phy_ctl_wd_i1_reg[24] [2]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT2 #(
    .INIT(4'hE)) 
    phy_ctl_wr_i1_i_1
       (.I0(\wr_ptr_reg[2] ),
        .I1(init_calib_complete_reg_rep__4),
        .O(phy_ctl_wr_i1_reg));
  FDRE pi_calib_done_r1_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(pi_calib_done_r),
        .Q(pi_calib_done),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    pi_calib_done_r_i_1
       (.I0(pi_calib_rank_done_r),
        .I1(pi_calib_done_r),
        .O(pi_calib_done_r_i_1_n_0));
  FDRE pi_calib_done_r_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(pi_calib_done_r_i_1_n_0),
        .Q(pi_calib_done_r),
        .R(rstdiv0_sync_r1_reg_rep__4));
  LUT2 #(
    .INIT(4'h2)) 
    pi_calib_rank_done_r_i_1
       (.I0(pi_phase_locked_all_r3),
        .I1(pi_phase_locked_all_r4),
        .O(init_next_state044_out));
  FDRE pi_calib_rank_done_r_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(init_next_state044_out),
        .Q(pi_calib_rank_done_r),
        .R(rstdiv0_sync_r1_reg_rep__5[1]));
  FDRE pi_dqs_found_done_r1_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(pi_dqs_found_done),
        .Q(pi_dqs_found_done_r1),
        .R(rstdiv0_sync_r1_reg_rep__4));
  LUT5 #(
    .INIT(32'h000000AE)) 
    pi_dqs_found_start_i_1
       (.I0(dqs_found_start_r_reg),
        .I1(pi_dqs_found_start_i_2_n_0),
        .I2(pi_dqs_found_done),
        .I3(wrlvl_byte_redo),
        .I4(rstdiv0_sync_r1_reg_rep__11),
        .O(pi_dqs_found_start_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    pi_dqs_found_start_i_2
       (.I0(\complex_address[9]_i_3_n_0 ),
        .I1(\init_state_r_reg_n_0_[2] ),
        .I2(\init_state_r_reg_n_0_[3] ),
        .I3(\init_state_r_reg_n_0_[4] ),
        .I4(\init_state_r_reg_n_0_[5] ),
        .I5(init_state_r),
        .O(pi_dqs_found_start_i_2_n_0));
  FDRE pi_dqs_found_start_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(pi_dqs_found_start_i_1_n_0),
        .Q(dqs_found_start_r_reg),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE pi_phase_locked_all_r1_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(in0),
        .Q(pi_phase_locked_all_r1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE pi_phase_locked_all_r2_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(pi_phase_locked_all_r1),
        .Q(pi_phase_locked_all_r2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE pi_phase_locked_all_r3_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(pi_phase_locked_all_r2),
        .Q(pi_phase_locked_all_r3),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE pi_phase_locked_all_r4_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(pi_phase_locked_all_r3),
        .Q(pi_phase_locked_all_r4),
        .R(1'b0));
  FDRE prbs_rdlvl_done_pulse_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(prbs_rdlvl_done_pulse0),
        .Q(\one_rank.stg1_wr_done_reg_0 ),
        .R(1'b0));
  (* srl_bus_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/prech_done_dly_r_reg " *) 
  (* srl_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/prech_done_dly_r_reg[15]_srl16 " *) 
  SRL16E \prech_done_dly_r_reg[15]_srl16 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(sys_rst),
        .D(prech_done_pre),
        .Q(\prech_done_dly_r_reg[15]_srl16_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EAEE0000)) 
    \prech_done_dly_r_reg[15]_srl16_i_1 
       (.I0(prech_pending_r_i_4_n_0),
        .I1(cnt_cmd_done_r),
        .I2(prech_pending_r_i_3_n_0),
        .I3(prech_pending_r_i_2_n_0),
        .I4(prech_pending_r),
        .I5(prech_pending_r_reg_0),
        .O(prech_done_pre));
  FDRE prech_done_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(\prech_done_dly_r_reg[15]_srl16_n_0 ),
        .Q(prech_done),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAEAEEEE)) 
    prech_pending_r_i_1
       (.I0(prech_pending_r_reg_0),
        .I1(prech_pending_r),
        .I2(prech_pending_r_i_2_n_0),
        .I3(prech_pending_r_i_3_n_0),
        .I4(cnt_cmd_done_r),
        .I5(prech_pending_r_i_4_n_0),
        .O(prech_pending_r_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFE3FFEFFFEFFFEF)) 
    prech_pending_r_i_2
       (.I0(\wrcal_reads[7]_i_4_n_0 ),
        .I1(\init_state_r_reg_n_0_[0] ),
        .I2(\init_state_r_reg_n_0_[1] ),
        .I3(\oclk_wr_cnt[3]_i_5_n_0 ),
        .I4(mem_init_done_r_i_3_n_0),
        .I5(rdlvl_last_byte_done_r),
        .O(prech_pending_r_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    prech_pending_r_i_3
       (.I0(\init_state_r_reg_n_0_[3] ),
        .I1(\init_state_r_reg_n_0_[0] ),
        .I2(\init_state_r_reg_n_0_[2] ),
        .I3(\wrcal_reads[7]_i_4_n_0 ),
        .I4(\init_state_r_reg_n_0_[1] ),
        .O(prech_pending_r_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBA00)) 
    prech_pending_r_i_4
       (.I0(\complex_row_cnt_ocal[7]_i_7_n_0 ),
        .I1(prech_pending_r_i_5_n_0),
        .I2(cnt_cmd_done_r),
        .I3(\complex_row_cnt_ocal_reg[0]_0 ),
        .I4(prech_pending_r_i_6_n_0),
        .I5(prech_pending_r_i_7_n_0),
        .O(prech_pending_r_i_4_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF7F)) 
    prech_pending_r_i_5
       (.I0(\complex_address[9]_i_3_n_0 ),
        .I1(\init_state_r_reg_n_0_[3] ),
        .I2(\init_state_r_reg_n_0_[2] ),
        .I3(\init_state_r_reg_n_0_[5] ),
        .I4(\init_state_r_reg_n_0_[4] ),
        .I5(init_state_r),
        .O(prech_pending_r_i_5_n_0));
  LUT5 #(
    .INIT(32'hFFFF88F8)) 
    prech_pending_r_i_6
       (.I0(prech_pending_r_i_8_n_0),
        .I1(complex_oclkdelay_calib_start_r1),
        .I2(dqs_found_prech_req),
        .I3(prech_pending_r_i_5_n_0),
        .I4(\one_rank.stg1_wr_done_reg_2 ),
        .O(prech_pending_r_i_6_n_0));
  LUT6 #(
    .INIT(64'h0F0F4F4F0F0FFF0F)) 
    prech_pending_r_i_7
       (.I0(\oclk_wr_cnt[3]_i_5_n_0 ),
        .I1(mem_init_done_r_i_2_n_0),
        .I2(\calib_cmd[2]_i_3_n_0 ),
        .I3(prech_pending_r_i_9_n_0),
        .I4(\wrcal_start_dly_r_reg[4]_srl5_i_2_n_0 ),
        .I5(\init_state_r_reg_n_0_[4] ),
        .O(prech_pending_r_i_7_n_0));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    prech_pending_r_i_8
       (.I0(prech_req_posedge_r_i_3_n_0),
        .I1(\init_state_r_reg_n_0_[2] ),
        .I2(\init_state_r_reg_n_0_[3] ),
        .I3(\init_state_r_reg_n_0_[5] ),
        .I4(init_state_r),
        .I5(\init_state_r_reg_n_0_[4] ),
        .O(prech_pending_r_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    prech_pending_r_i_9
       (.I0(\init_state_r_reg_n_0_[2] ),
        .I1(\init_state_r_reg_n_0_[1] ),
        .I2(\init_state_r_reg_n_0_[3] ),
        .I3(\init_state_r_reg_n_0_[0] ),
        .O(prech_pending_r_i_9_n_0));
  FDRE prech_pending_r_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(prech_pending_r_i_1_n_0),
        .Q(prech_pending_r),
        .R(rstdiv0_sync_r1_reg_rep__4));
  LUT6 #(
    .INIT(64'h5454545454545554)) 
    prech_req_posedge_r_i_1
       (.I0(prech_req_r),
        .I1(wrcal_prech_req),
        .I2(rdlvl_prech_req),
        .I3(dqs_found_prech_req),
        .I4(prech_req_posedge_r_i_2_n_0),
        .I5(prech_req_posedge_r_i_3_n_0),
        .O(prech_req_posedge_r0));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    prech_req_posedge_r_i_2
       (.I0(init_state_r),
        .I1(\init_state_r_reg_n_0_[5] ),
        .I2(\init_state_r_reg_n_0_[4] ),
        .I3(\init_state_r_reg_n_0_[3] ),
        .I4(\init_state_r_reg_n_0_[2] ),
        .O(prech_req_posedge_r_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT2 #(
    .INIT(4'hB)) 
    prech_req_posedge_r_i_3
       (.I0(\init_state_r_reg_n_0_[0] ),
        .I1(\init_state_r_reg_n_0_[1] ),
        .O(prech_req_posedge_r_i_3_n_0));
  FDRE prech_req_posedge_r_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(prech_req_posedge_r0),
        .Q(prech_pending_r_reg_0),
        .R(rstdiv0_sync_r1_reg_rep__4));
  LUT6 #(
    .INIT(64'hEEEEEEFEEEEEEEEE)) 
    prech_req_r_i_1
       (.I0(wrcal_prech_req),
        .I1(rdlvl_prech_req),
        .I2(dqs_found_prech_req),
        .I3(prech_req_posedge_r_i_2_n_0),
        .I4(\init_state_r_reg_n_0_[0] ),
        .I5(\init_state_r_reg_n_0_[1] ),
        .O(prech_req));
  FDRE prech_req_r_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(prech_req),
        .Q(prech_req_r),
        .R(rstdiv0_sync_r1_reg_rep__4));
  LUT5 #(
    .INIT(32'h80000000)) 
    pwron_ce_r_i_1
       (.I0(cnt_pwron_ce_r_reg__0[9]),
        .I1(cnt_pwron_ce_r_reg__0[7]),
        .I2(pwron_ce_r_i_2_n_0),
        .I3(cnt_pwron_ce_r_reg__0[6]),
        .I4(cnt_pwron_ce_r_reg__0[8]),
        .O(pwron_ce_r_i_1_n_0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    pwron_ce_r_i_2
       (.I0(cnt_pwron_ce_r_reg__0[5]),
        .I1(cnt_pwron_ce_r_reg__0[3]),
        .I2(cnt_pwron_ce_r_reg__0[0]),
        .I3(cnt_pwron_ce_r_reg__0[1]),
        .I4(cnt_pwron_ce_r_reg__0[2]),
        .I5(cnt_pwron_ce_r_reg__0[4]),
        .O(pwron_ce_r_i_2_n_0));
  FDRE pwron_ce_r_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(pwron_ce_r_i_1_n_0),
        .Q(pwron_ce_r),
        .R(rstdiv0_sync_r1_reg_rep__4));
  FDRE rdlvl_last_byte_done_r_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(rdlvl_last_byte_done),
        .Q(rdlvl_last_byte_done_r),
        .R(1'b0));
  (* srl_bus_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/rdlvl_start_dly0_r_reg " *) 
  (* srl_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/rdlvl_start_dly0_r_reg[13]_srl14 " *) 
  SRL16E \rdlvl_start_dly0_r_reg[13]_srl14 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(sys_rst),
        .D(rdlvl_start_pre),
        .Q(\rdlvl_start_dly0_r_reg[13]_srl14_n_0 ));
  FDRE \rdlvl_start_dly0_r_reg[14] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\rdlvl_start_dly0_r_reg[13]_srl14_n_0 ),
        .Q(rdlvl_start_dly0_r),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT5 #(
    .INIT(32'hFFFF0100)) 
    rdlvl_start_pre_i_1
       (.I0(prech_req_posedge_r_i_2_n_0),
        .I1(\init_state_r_reg_n_0_[0] ),
        .I2(\init_state_r_reg_n_0_[1] ),
        .I3(pi_dqs_found_done),
        .I4(rdlvl_start_pre),
        .O(rdlvl_start_pre_i_1_n_0));
  FDRE rdlvl_start_pre_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(rdlvl_start_pre_i_1_n_0),
        .Q(rdlvl_start_pre),
        .R(rstdiv0_sync_r1_reg_rep__4));
  FDRE rdlvl_stg1_done_r1_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(D[3]),
        .Q(\complex_row_cnt_ocal_reg[0]_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFB00000008)) 
    rdlvl_stg1_start_i_1
       (.I0(rdlvl_start_dly0_r),
        .I1(pi_dqs_found_done),
        .I2(\init_state_r_reg_n_0_[1] ),
        .I3(\init_state_r_reg_n_0_[0] ),
        .I4(prech_req_posedge_r_i_2_n_0),
        .I5(rdlvl_stg1_start_r_reg),
        .O(rdlvl_stg1_start_i_1_n_0));
  FDRE rdlvl_stg1_start_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(rdlvl_stg1_start_i_1_n_0),
        .Q(rdlvl_stg1_start_r_reg),
        .R(rstdiv0_sync_r1_reg_rep__5[1]));
  LUT6 #(
    .INIT(64'h000000000000AAAB)) 
    read_calib_i_1
       (.I0(phy_read_calib),
        .I1(prech_req_posedge_r_i_3_n_0),
        .I2(\wrcal_reads[7]_i_4_n_0 ),
        .I3(\gen_no_mirror.div_clk_loop[0].phy_address[7]_i_3_n_0 ),
        .I4(pi_calib_done),
        .I5(rstdiv0_sync_r1_reg_rep__11),
        .O(read_calib_i_1_n_0));
  FDRE read_calib_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(read_calib_i_1_n_0),
        .Q(phy_read_calib),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_ctrl_cnt_r[0]_i_1 
       (.I0(reg_ctrl_cnt_r_reg__0[0]),
        .O(p_0_in__8[0]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \reg_ctrl_cnt_r[1]_i_1 
       (.I0(reg_ctrl_cnt_r_reg__0[0]),
        .I1(reg_ctrl_cnt_r_reg__0[1]),
        .O(p_0_in__8[1]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \reg_ctrl_cnt_r[2]_i_1 
       (.I0(reg_ctrl_cnt_r_reg__0[2]),
        .I1(reg_ctrl_cnt_r_reg__0[1]),
        .I2(reg_ctrl_cnt_r_reg__0[0]),
        .O(p_0_in__8[2]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \reg_ctrl_cnt_r[3]_i_1 
       (.I0(\init_state_r_reg_n_0_[3] ),
        .I1(\init_state_r_reg_n_0_[0] ),
        .I2(\init_state_r_reg_n_0_[2] ),
        .I3(init_state_r),
        .I4(\init_state_r[4]_i_5_n_0 ),
        .I5(\init_state_r_reg_n_0_[1] ),
        .O(ddr2_pre_flag_r));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \reg_ctrl_cnt_r[3]_i_2 
       (.I0(\init_state_r_reg_n_0_[1] ),
        .I1(\reg_ctrl_cnt_r[3]_i_4_n_0 ),
        .I2(init_state_r),
        .I3(\init_state_r_reg_n_0_[5] ),
        .I4(\init_state_r_reg_n_0_[0] ),
        .I5(\init_state_r_reg_n_0_[2] ),
        .O(reg_ctrl_cnt_r));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \reg_ctrl_cnt_r[3]_i_3 
       (.I0(reg_ctrl_cnt_r_reg__0[3]),
        .I1(reg_ctrl_cnt_r_reg__0[0]),
        .I2(reg_ctrl_cnt_r_reg__0[1]),
        .I3(reg_ctrl_cnt_r_reg__0[2]),
        .O(p_0_in__8[3]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \reg_ctrl_cnt_r[3]_i_4 
       (.I0(\init_state_r_reg_n_0_[3] ),
        .I1(\init_state_r_reg_n_0_[4] ),
        .O(\reg_ctrl_cnt_r[3]_i_4_n_0 ));
  FDRE \reg_ctrl_cnt_r_reg[0] 
       (.C(sys_rst),
        .CE(reg_ctrl_cnt_r),
        .D(p_0_in__8[0]),
        .Q(reg_ctrl_cnt_r_reg__0[0]),
        .R(ddr2_pre_flag_r));
  FDRE \reg_ctrl_cnt_r_reg[1] 
       (.C(sys_rst),
        .CE(reg_ctrl_cnt_r),
        .D(p_0_in__8[1]),
        .Q(reg_ctrl_cnt_r_reg__0[1]),
        .R(ddr2_pre_flag_r));
  FDRE \reg_ctrl_cnt_r_reg[2] 
       (.C(sys_rst),
        .CE(reg_ctrl_cnt_r),
        .D(p_0_in__8[2]),
        .Q(reg_ctrl_cnt_r_reg__0[2]),
        .R(ddr2_pre_flag_r));
  FDRE \reg_ctrl_cnt_r_reg[3] 
       (.C(sys_rst),
        .CE(reg_ctrl_cnt_r),
        .D(p_0_in__8[3]),
        .Q(reg_ctrl_cnt_r_reg__0[3]),
        .R(ddr2_pre_flag_r));
  FDRE reset_rd_addr_r1_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(complex_ocal_reset_rd_addr_reg_n_0),
        .Q(reset_rd_addr_r1),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h1)) 
    \row_cnt_victim_rotate.complex_row_cnt[0]_i_1 
       (.I0(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[0] ),
        .I1(\row_cnt_victim_rotate.complex_row_cnt[4]_i_7_n_0 ),
        .O(\row_cnt_victim_rotate.complex_row_cnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \row_cnt_victim_rotate.complex_row_cnt[1]_i_1 
       (.I0(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[1] ),
        .I1(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[0] ),
        .I2(\row_cnt_victim_rotate.complex_row_cnt[4]_i_7_n_0 ),
        .O(\row_cnt_victim_rotate.complex_row_cnt[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT4 #(
    .INIT(16'h0078)) 
    \row_cnt_victim_rotate.complex_row_cnt[2]_i_1 
       (.I0(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[0] ),
        .I1(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[1] ),
        .I2(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[2] ),
        .I3(\row_cnt_victim_rotate.complex_row_cnt[4]_i_7_n_0 ),
        .O(\row_cnt_victim_rotate.complex_row_cnt[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT5 #(
    .INIT(32'h00007F80)) 
    \row_cnt_victim_rotate.complex_row_cnt[3]_i_1 
       (.I0(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[2] ),
        .I1(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[1] ),
        .I2(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[0] ),
        .I3(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[3] ),
        .I4(\row_cnt_victim_rotate.complex_row_cnt[4]_i_7_n_0 ),
        .O(\row_cnt_victim_rotate.complex_row_cnt[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBABABABAAAAAAABA)) 
    \row_cnt_victim_rotate.complex_row_cnt[4]_i_1 
       (.I0(\row_cnt_victim_rotate.complex_row_cnt[4]_i_4_n_0 ),
        .I1(\row_cnt_victim_rotate.complex_row_cnt[4]_i_5_n_0 ),
        .I2(\one_rank.stg1_wr_done_reg_1 ),
        .I3(complex_sample_cnt_inc_r2),
        .I4(\row_cnt_victim_rotate.complex_row_cnt[4]_i_6_n_0 ),
        .I5(reset_rd_addr_r1),
        .O(\row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h0E)) 
    \row_cnt_victim_rotate.complex_row_cnt[4]_i_2 
       (.I0(\row_cnt_victim_rotate.complex_row_cnt[4]_i_6_n_0 ),
        .I1(\one_rank.stg1_wr_done_reg_1 ),
        .I2(\row_cnt_victim_rotate.complex_row_cnt[4]_i_5_n_0 ),
        .O(complex_row_cnt));
  LUT6 #(
    .INIT(64'h000000007FFF8000)) 
    \row_cnt_victim_rotate.complex_row_cnt[4]_i_3 
       (.I0(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[3] ),
        .I1(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[0] ),
        .I2(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[1] ),
        .I3(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[2] ),
        .I4(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[4] ),
        .I5(\row_cnt_victim_rotate.complex_row_cnt[4]_i_7_n_0 ),
        .O(\row_cnt_victim_rotate.complex_row_cnt[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF40FF)) 
    \row_cnt_victim_rotate.complex_row_cnt[4]_i_4 
       (.I0(\row_cnt_victim_rotate.complex_row_cnt[4]_i_8_n_0 ),
        .I1(wr_victim_inc),
        .I2(\row_cnt_victim_rotate.complex_row_cnt[5]_i_2_n_0 ),
        .I3(\complex_row_cnt_ocal_reg[0]_0 ),
        .I4(rstdiv0_sync_r1_reg_rep__11),
        .I5(D[3]),
        .O(\row_cnt_victim_rotate.complex_row_cnt[4]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h01000101)) 
    \row_cnt_victim_rotate.complex_row_cnt[4]_i_5 
       (.I0(reset_rd_addr_r1),
        .I1(complex_sample_cnt_inc_r2),
        .I2(wr_victim_inc),
        .I3(\row_cnt_victim_rotate.complex_row_cnt[4]_i_9_n_0 ),
        .I4(\complex_row_cnt_ocal[7]_i_7_n_0 ),
        .O(\row_cnt_victim_rotate.complex_row_cnt[4]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \row_cnt_victim_rotate.complex_row_cnt[4]_i_6 
       (.I0(\row_cnt_victim_rotate.complex_row_cnt[5]_i_2_n_0 ),
        .I1(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[4] ),
        .I2(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[6] ),
        .I3(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[7] ),
        .I4(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[5] ),
        .O(\row_cnt_victim_rotate.complex_row_cnt[4]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \row_cnt_victim_rotate.complex_row_cnt[4]_i_7 
       (.I0(complex_sample_cnt_inc_r2),
        .I1(\one_rank.stg1_wr_done_reg_1 ),
        .I2(\row_cnt_victim_rotate.complex_row_cnt[4]_i_6_n_0 ),
        .O(\row_cnt_victim_rotate.complex_row_cnt[4]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \row_cnt_victim_rotate.complex_row_cnt[4]_i_8 
       (.I0(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[5] ),
        .I1(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[7] ),
        .I2(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[6] ),
        .I3(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[4] ),
        .O(\row_cnt_victim_rotate.complex_row_cnt[4]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \row_cnt_victim_rotate.complex_row_cnt[4]_i_9 
       (.I0(\stg1_wr_rd_cnt_reg_n_0_[0] ),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[3] ),
        .I2(\complex_num_writes[3]_i_6_n_0 ),
        .I3(\stg1_wr_rd_cnt_reg_n_0_[5] ),
        .I4(\complex_num_writes[3]_i_5_n_0 ),
        .I5(\stg1_wr_rd_cnt_reg_n_0_[4] ),
        .O(\row_cnt_victim_rotate.complex_row_cnt[4]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h00000000262A2A2A)) 
    \row_cnt_victim_rotate.complex_row_cnt[5]_i_1 
       (.I0(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[5] ),
        .I1(complex_row_cnt),
        .I2(\row_cnt_victim_rotate.complex_row_cnt[4]_i_7_n_0 ),
        .I3(\row_cnt_victim_rotate.complex_row_cnt[5]_i_2_n_0 ),
        .I4(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[4] ),
        .I5(\row_cnt_victim_rotate.complex_row_cnt[7]_i_3_n_0 ),
        .O(\row_cnt_victim_rotate.complex_row_cnt[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \row_cnt_victim_rotate.complex_row_cnt[5]_i_2 
       (.I0(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[3] ),
        .I1(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[0] ),
        .I2(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[1] ),
        .I3(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[2] ),
        .O(\row_cnt_victim_rotate.complex_row_cnt[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0000262A)) 
    \row_cnt_victim_rotate.complex_row_cnt[6]_i_1 
       (.I0(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[6] ),
        .I1(complex_row_cnt),
        .I2(\row_cnt_victim_rotate.complex_row_cnt[4]_i_7_n_0 ),
        .I3(\row_cnt_victim_rotate.complex_row_cnt[7]_i_2_n_0 ),
        .I4(\row_cnt_victim_rotate.complex_row_cnt[7]_i_3_n_0 ),
        .O(\row_cnt_victim_rotate.complex_row_cnt[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000262A2A2A)) 
    \row_cnt_victim_rotate.complex_row_cnt[7]_i_1 
       (.I0(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[7] ),
        .I1(complex_row_cnt),
        .I2(\row_cnt_victim_rotate.complex_row_cnt[4]_i_7_n_0 ),
        .I3(\row_cnt_victim_rotate.complex_row_cnt[7]_i_2_n_0 ),
        .I4(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[6] ),
        .I5(\row_cnt_victim_rotate.complex_row_cnt[7]_i_3_n_0 ),
        .O(\row_cnt_victim_rotate.complex_row_cnt[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \row_cnt_victim_rotate.complex_row_cnt[7]_i_2 
       (.I0(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[5] ),
        .I1(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[3] ),
        .I2(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[0] ),
        .I3(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[1] ),
        .I4(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[2] ),
        .I5(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[4] ),
        .O(\row_cnt_victim_rotate.complex_row_cnt[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBABABAAABABABABA)) 
    \row_cnt_victim_rotate.complex_row_cnt[7]_i_3 
       (.I0(\row_cnt_victim_rotate.complex_row_cnt[4]_i_4_n_0 ),
        .I1(\row_cnt_victim_rotate.complex_row_cnt[4]_i_5_n_0 ),
        .I2(\one_rank.stg1_wr_done_reg_1 ),
        .I3(reset_rd_addr_r1),
        .I4(complex_sample_cnt_inc_r2),
        .I5(\row_cnt_victim_rotate.complex_row_cnt[4]_i_6_n_0 ),
        .O(\row_cnt_victim_rotate.complex_row_cnt[7]_i_3_n_0 ));
  FDRE \row_cnt_victim_rotate.complex_row_cnt_reg[0] 
       (.C(sys_rst),
        .CE(complex_row_cnt),
        .D(\row_cnt_victim_rotate.complex_row_cnt[0]_i_1_n_0 ),
        .Q(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[0] ),
        .R(\row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0 ));
  FDRE \row_cnt_victim_rotate.complex_row_cnt_reg[1] 
       (.C(sys_rst),
        .CE(complex_row_cnt),
        .D(\row_cnt_victim_rotate.complex_row_cnt[1]_i_1_n_0 ),
        .Q(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[1] ),
        .R(\row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0 ));
  FDRE \row_cnt_victim_rotate.complex_row_cnt_reg[2] 
       (.C(sys_rst),
        .CE(complex_row_cnt),
        .D(\row_cnt_victim_rotate.complex_row_cnt[2]_i_1_n_0 ),
        .Q(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[2] ),
        .R(\row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0 ));
  FDRE \row_cnt_victim_rotate.complex_row_cnt_reg[3] 
       (.C(sys_rst),
        .CE(complex_row_cnt),
        .D(\row_cnt_victim_rotate.complex_row_cnt[3]_i_1_n_0 ),
        .Q(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[3] ),
        .R(\row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0 ));
  FDRE \row_cnt_victim_rotate.complex_row_cnt_reg[4] 
       (.C(sys_rst),
        .CE(complex_row_cnt),
        .D(\row_cnt_victim_rotate.complex_row_cnt[4]_i_3_n_0 ),
        .Q(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[4] ),
        .R(\row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0 ));
  FDRE \row_cnt_victim_rotate.complex_row_cnt_reg[5] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\row_cnt_victim_rotate.complex_row_cnt[5]_i_1_n_0 ),
        .Q(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \row_cnt_victim_rotate.complex_row_cnt_reg[6] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\row_cnt_victim_rotate.complex_row_cnt[6]_i_1_n_0 ),
        .Q(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \row_cnt_victim_rotate.complex_row_cnt_reg[7] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\row_cnt_victim_rotate.complex_row_cnt[7]_i_1_n_0 ),
        .Q(\row_cnt_victim_rotate.complex_row_cnt_reg_n_0_[7] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \stg1_wr_rd_cnt[0]_i_1 
       (.I0(\stg1_wr_rd_cnt[6]_i_2_n_0 ),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[0] ),
        .I2(\stg1_wr_rd_cnt[8]_i_5_n_0 ),
        .O(\stg1_wr_rd_cnt[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0D00000D0D0D0D0D)) 
    \stg1_wr_rd_cnt[1]_i_1 
       (.I0(\one_rank.stg1_wr_done_reg_2 ),
        .I1(D[3]),
        .I2(rstdiv0_sync_r1_reg_rep__11),
        .I3(\stg1_wr_rd_cnt_reg_n_0_[1] ),
        .I4(\stg1_wr_rd_cnt_reg_n_0_[0] ),
        .I5(\stg1_wr_rd_cnt[4]_i_3_n_0 ),
        .O(\stg1_wr_rd_cnt[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    \stg1_wr_rd_cnt[1]_i_2 
       (.I0(\init_state_r_reg_n_0_[3] ),
        .I1(\init_state_r_reg_n_0_[4] ),
        .I2(\init_state_r_reg_n_0_[5] ),
        .I3(\init_state_r_reg_n_0_[2] ),
        .I4(init_state_r),
        .I5(mem_init_done_r_i_2_n_0),
        .O(\one_rank.stg1_wr_done_reg_2 ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT4 #(
    .INIT(16'hFD57)) 
    \stg1_wr_rd_cnt[2]_i_1 
       (.I0(\stg1_wr_rd_cnt[8]_i_5_n_0 ),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[1] ),
        .I2(\stg1_wr_rd_cnt_reg_n_0_[0] ),
        .I3(\stg1_wr_rd_cnt_reg_n_0_[2] ),
        .O(\stg1_wr_rd_cnt[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h008AAA8AAA8A008A)) 
    \stg1_wr_rd_cnt[3]_i_1 
       (.I0(rdlvl_stg1_done_int_reg_0),
        .I1(D[3]),
        .I2(\stg1_wr_rd_cnt[3]_i_2_n_0 ),
        .I3(\stg1_wr_rd_cnt[4]_i_3_n_0 ),
        .I4(\stg1_wr_rd_cnt[5]_i_2_n_0 ),
        .I5(\stg1_wr_rd_cnt_reg_n_0_[3] ),
        .O(\stg1_wr_rd_cnt[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00005D00)) 
    \stg1_wr_rd_cnt[3]_i_2 
       (.I0(complex_row1_wr_done),
        .I1(complex_row0_rd_done),
        .I2(complex_row1_rd_done),
        .I3(complex_row0_wr_done),
        .I4(wr_victim_inc),
        .O(\stg1_wr_rd_cnt[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT5 #(
    .INIT(32'h8288AAAA)) 
    \stg1_wr_rd_cnt[4]_i_1 
       (.I0(rdlvl_stg1_done_int_reg_0),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[4] ),
        .I2(\stg1_wr_rd_cnt_reg_n_0_[3] ),
        .I3(\stg1_wr_rd_cnt[5]_i_2_n_0 ),
        .I4(\stg1_wr_rd_cnt[4]_i_3_n_0 ),
        .O(\stg1_wr_rd_cnt[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAA2AAA)) 
    \stg1_wr_rd_cnt[4]_i_3 
       (.I0(complex_sample_cnt_inc_i_2_n_0),
        .I1(wrcal_rd_wait_i_2_n_0),
        .I2(\init_state_r_reg_n_0_[3] ),
        .I3(\init_state_r_reg_n_0_[2] ),
        .I4(\init_state_r[5]_i_5_n_0 ),
        .I5(rdlvl_last_byte_done),
        .O(\stg1_wr_rd_cnt[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEEEBEEEEAAAAAAAA)) 
    \stg1_wr_rd_cnt[5]_i_1 
       (.I0(\stg1_wr_rd_cnt[6]_i_2_n_0 ),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[5] ),
        .I2(\stg1_wr_rd_cnt_reg_n_0_[3] ),
        .I3(\stg1_wr_rd_cnt_reg_n_0_[4] ),
        .I4(\stg1_wr_rd_cnt[5]_i_2_n_0 ),
        .I5(\stg1_wr_rd_cnt[8]_i_5_n_0 ),
        .O(\stg1_wr_rd_cnt[5]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \stg1_wr_rd_cnt[5]_i_2 
       (.I0(\stg1_wr_rd_cnt_reg_n_0_[2] ),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[1] ),
        .I2(\stg1_wr_rd_cnt_reg_n_0_[0] ),
        .O(\stg1_wr_rd_cnt[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT4 #(
    .INIT(16'hBEAA)) 
    \stg1_wr_rd_cnt[6]_i_1 
       (.I0(\stg1_wr_rd_cnt[6]_i_2_n_0 ),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[6] ),
        .I2(\stg1_wr_rd_cnt[8]_i_6_n_0 ),
        .I3(\stg1_wr_rd_cnt[8]_i_5_n_0 ),
        .O(\stg1_wr_rd_cnt[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT5 #(
    .INIT(32'h0000000D)) 
    \stg1_wr_rd_cnt[6]_i_2 
       (.I0(\one_rank.stg1_wr_done_reg_2 ),
        .I1(D[3]),
        .I2(rstdiv0_sync_r1_reg_rep__11),
        .I3(\stg1_wr_rd_cnt[3]_i_2_n_0 ),
        .I4(\stg1_wr_rd_cnt[4]_i_3_n_0 ),
        .O(\stg1_wr_rd_cnt[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT4 #(
    .INIT(16'hA208)) 
    \stg1_wr_rd_cnt[7]_i_1 
       (.I0(\stg1_wr_rd_cnt[8]_i_5_n_0 ),
        .I1(\stg1_wr_rd_cnt[8]_i_6_n_0 ),
        .I2(\stg1_wr_rd_cnt_reg_n_0_[6] ),
        .I3(\stg1_wr_rd_cnt_reg_n_0_[7] ),
        .O(\stg1_wr_rd_cnt[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEAFF)) 
    \stg1_wr_rd_cnt[8]_i_1 
       (.I0(\stg1_wr_rd_cnt[8]_i_3_n_0 ),
        .I1(D[3]),
        .I2(\stg1_wr_rd_cnt[8]_i_4_n_0 ),
        .I3(\stg1_wr_rd_cnt[8]_i_5_n_0 ),
        .O(\stg1_wr_rd_cnt[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT5 #(
    .INIT(32'hA8AA0200)) 
    \stg1_wr_rd_cnt[8]_i_2 
       (.I0(\stg1_wr_rd_cnt[8]_i_5_n_0 ),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[7] ),
        .I2(\stg1_wr_rd_cnt_reg_n_0_[6] ),
        .I3(\stg1_wr_rd_cnt[8]_i_6_n_0 ),
        .I4(\stg1_wr_rd_cnt_reg_n_0_[8] ),
        .O(\stg1_wr_rd_cnt[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \stg1_wr_rd_cnt[8]_i_3 
       (.I0(\init_state_r_reg_n_0_[5] ),
        .I1(\init_state_r_reg_n_0_[4] ),
        .I2(init_state_r),
        .I3(\init_state_r_reg_n_0_[3] ),
        .I4(\init_state_r_reg_n_0_[2] ),
        .I5(prech_req_posedge_r_i_3_n_0),
        .O(\stg1_wr_rd_cnt[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \stg1_wr_rd_cnt[8]_i_4 
       (.I0(\init_state_r_reg_n_0_[4] ),
        .I1(init_state_r),
        .I2(\init_state_r_reg_n_0_[5] ),
        .I3(\init_state_r_reg_n_0_[1] ),
        .I4(\stg1_wr_rd_cnt[8]_i_7_n_0 ),
        .I5(\init_state_r_reg_n_0_[0] ),
        .O(\stg1_wr_rd_cnt[8]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT4 #(
    .INIT(16'h00A2)) 
    \stg1_wr_rd_cnt[8]_i_5 
       (.I0(\stg1_wr_rd_cnt[4]_i_3_n_0 ),
        .I1(\one_rank.stg1_wr_done_reg_2 ),
        .I2(D[3]),
        .I3(rstdiv0_sync_r1_reg_rep__11),
        .O(\stg1_wr_rd_cnt[8]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \stg1_wr_rd_cnt[8]_i_6 
       (.I0(\stg1_wr_rd_cnt_reg_n_0_[3] ),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[4] ),
        .I2(\stg1_wr_rd_cnt_reg_n_0_[2] ),
        .I3(\stg1_wr_rd_cnt_reg_n_0_[1] ),
        .I4(\stg1_wr_rd_cnt_reg_n_0_[0] ),
        .I5(\stg1_wr_rd_cnt_reg_n_0_[5] ),
        .O(\stg1_wr_rd_cnt[8]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \stg1_wr_rd_cnt[8]_i_7 
       (.I0(\init_state_r_reg_n_0_[2] ),
        .I1(\init_state_r_reg_n_0_[3] ),
        .O(\stg1_wr_rd_cnt[8]_i_7_n_0 ));
  FDRE \stg1_wr_rd_cnt_reg[0] 
       (.C(sys_rst),
        .CE(\stg1_wr_rd_cnt[8]_i_1_n_0 ),
        .D(\stg1_wr_rd_cnt[0]_i_1_n_0 ),
        .Q(\stg1_wr_rd_cnt_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \stg1_wr_rd_cnt_reg[1] 
       (.C(sys_rst),
        .CE(\stg1_wr_rd_cnt[8]_i_1_n_0 ),
        .D(\stg1_wr_rd_cnt[1]_i_1_n_0 ),
        .Q(\stg1_wr_rd_cnt_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \stg1_wr_rd_cnt_reg[2] 
       (.C(sys_rst),
        .CE(\stg1_wr_rd_cnt[8]_i_1_n_0 ),
        .D(\stg1_wr_rd_cnt[2]_i_1_n_0 ),
        .Q(\stg1_wr_rd_cnt_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \stg1_wr_rd_cnt_reg[3] 
       (.C(sys_rst),
        .CE(\stg1_wr_rd_cnt[8]_i_1_n_0 ),
        .D(\stg1_wr_rd_cnt[3]_i_1_n_0 ),
        .Q(\stg1_wr_rd_cnt_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \stg1_wr_rd_cnt_reg[4] 
       (.C(sys_rst),
        .CE(\stg1_wr_rd_cnt[8]_i_1_n_0 ),
        .D(\stg1_wr_rd_cnt[4]_i_1_n_0 ),
        .Q(\stg1_wr_rd_cnt_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \stg1_wr_rd_cnt_reg[5] 
       (.C(sys_rst),
        .CE(\stg1_wr_rd_cnt[8]_i_1_n_0 ),
        .D(\stg1_wr_rd_cnt[5]_i_1_n_0 ),
        .Q(\stg1_wr_rd_cnt_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \stg1_wr_rd_cnt_reg[6] 
       (.C(sys_rst),
        .CE(\stg1_wr_rd_cnt[8]_i_1_n_0 ),
        .D(\stg1_wr_rd_cnt[6]_i_1_n_0 ),
        .Q(\stg1_wr_rd_cnt_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \stg1_wr_rd_cnt_reg[7] 
       (.C(sys_rst),
        .CE(\stg1_wr_rd_cnt[8]_i_1_n_0 ),
        .D(\stg1_wr_rd_cnt[7]_i_1_n_0 ),
        .Q(\stg1_wr_rd_cnt_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \stg1_wr_rd_cnt_reg[8] 
       (.C(sys_rst),
        .CE(\stg1_wr_rd_cnt[8]_i_1_n_0 ),
        .D(\stg1_wr_rd_cnt[8]_i_2_n_0 ),
        .Q(\stg1_wr_rd_cnt_reg_n_0_[8] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT4 #(
    .INIT(16'h00AE)) 
    \wr_done_victim_rotate.complex_row0_wr_done_i_1 
       (.I0(complex_row0_wr_done),
        .I1(\complex_row_cnt_ocal_reg[0]_0 ),
        .I2(complex_row1_rd_done_i_2_n_0),
        .I3(complex_row0_wr_done0),
        .O(\wr_done_victim_rotate.complex_row0_wr_done_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEEFEEEEEEEEE)) 
    \wr_done_victim_rotate.complex_row0_wr_done_i_2 
       (.I0(complex_row0_rd_done1),
        .I1(complex_byte_rd_done),
        .I2(\row_cnt_victim_rotate.complex_row_cnt[4]_i_6_n_0 ),
        .I3(D[3]),
        .I4(\complex_row_cnt_ocal[7]_i_6_n_0 ),
        .I5(wr_victim_inc),
        .O(complex_row0_wr_done0));
  FDRE \wr_done_victim_rotate.complex_row0_wr_done_reg 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\wr_done_victim_rotate.complex_row0_wr_done_i_1_n_0 ),
        .Q(complex_row0_wr_done),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT4 #(
    .INIT(16'h00AE)) 
    \wr_done_victim_rotate.complex_row1_wr_done_i_1 
       (.I0(complex_row1_wr_done),
        .I1(complex_row0_wr_done),
        .I2(complex_row1_rd_done_i_2_n_0),
        .I3(complex_row0_wr_done0),
        .O(\wr_done_victim_rotate.complex_row1_wr_done_i_1_n_0 ));
  FDRE \wr_done_victim_rotate.complex_row1_wr_done_reg 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\wr_done_victim_rotate.complex_row1_wr_done_i_1_n_0 ),
        .Q(complex_row1_wr_done),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    wr_en_inferred__0_i_1
       (.I0(\wr_ptr_reg[2] ),
        .I1(init_calib_complete_reg_rep__4),
        .I2(\my_empty_reg[3] ),
        .O(UNCONN_OUT));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    wr_en_inferred__0_i_1__0
       (.I0(\wr_ptr_reg[2] ),
        .I1(init_calib_complete_reg_rep__4),
        .I2(\my_empty_reg[3]_0 ),
        .O(UNCONN_OUT_0));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    wr_en_inferred__0_i_1__1
       (.I0(\wr_ptr_reg[2] ),
        .I1(init_calib_complete_reg_rep__4),
        .I2(\my_empty_reg[3]_1 ),
        .O(UNCONN_OUT_1));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \wr_ptr[2]_i_1__3 
       (.I0(\wr_ptr_reg[2] ),
        .I1(init_calib_complete_reg_rep__4),
        .I2(\my_empty_reg[5] ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \wr_ptr[2]_i_1__4 
       (.I0(\wr_ptr_reg[2] ),
        .I1(init_calib_complete_reg_rep__4),
        .I2(\my_empty_reg[5]_0 ),
        .O(\wr_ptr_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \wr_ptr[2]_i_1__5 
       (.I0(\wr_ptr_reg[2] ),
        .I1(init_calib_complete_reg_rep__4),
        .I2(\my_empty_reg[5]_1 ),
        .O(\wr_ptr_reg[2]_1 ));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    wr_victim_inc_i_1
       (.I0(\init_state_r[5]_i_4_n_0 ),
        .I1(\stg1_wr_rd_cnt_reg_n_0_[0] ),
        .I2(\stg1_wr_rd_cnt_reg_n_0_[1] ),
        .I3(\stg1_wr_rd_cnt_reg_n_0_[2] ),
        .I4(\one_rank.stg1_wr_done_reg_1 ),
        .I5(complex_row0_wr_done),
        .O(wr_victim_inc_i_1_n_0));
  FDRE wr_victim_inc_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(wr_victim_inc_i_1_n_0),
        .Q(wr_victim_inc),
        .R(rstdiv0_sync_r1_reg_rep__4));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    wrcal_rd_wait_i_1
       (.I0(wrcal_rd_wait_i_2_n_0),
        .I1(\init_state_r_reg_n_0_[4] ),
        .I2(\init_state_r_reg_n_0_[5] ),
        .I3(init_state_r),
        .I4(\init_state_r_reg_n_0_[3] ),
        .I5(\init_state_r_reg_n_0_[2] ),
        .O(wrcal_rd_wait_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT2 #(
    .INIT(4'h1)) 
    wrcal_rd_wait_i_2
       (.I0(\init_state_r_reg_n_0_[1] ),
        .I1(\init_state_r_reg_n_0_[0] ),
        .O(wrcal_rd_wait_i_2_n_0));
  FDRE wrcal_rd_wait_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(wrcal_rd_wait_i_1_n_0),
        .Q(wrcal_rd_wait),
        .R(rstdiv0_sync_r1_reg_rep__5[1]));
  LUT2 #(
    .INIT(4'hB)) 
    \wrcal_reads[0]_i_1 
       (.I0(wrcal_reads),
        .I1(\wrcal_reads_reg_n_0_[0] ),
        .O(\wrcal_reads[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hF9)) 
    \wrcal_reads[1]_i_1 
       (.I0(\wrcal_reads_reg_n_0_[1] ),
        .I1(\wrcal_reads_reg_n_0_[0] ),
        .I2(wrcal_reads),
        .O(\wrcal_reads[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT4 #(
    .INIT(16'hFFE1)) 
    \wrcal_reads[2]_i_1 
       (.I0(\wrcal_reads_reg_n_0_[0] ),
        .I1(\wrcal_reads_reg_n_0_[1] ),
        .I2(\wrcal_reads_reg_n_0_[2] ),
        .I3(wrcal_reads),
        .O(\wrcal_reads[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT5 #(
    .INIT(32'hFFFFFE01)) 
    \wrcal_reads[3]_i_1 
       (.I0(\wrcal_reads_reg_n_0_[1] ),
        .I1(\wrcal_reads_reg_n_0_[0] ),
        .I2(\wrcal_reads_reg_n_0_[2] ),
        .I3(\wrcal_reads_reg_n_0_[3] ),
        .I4(wrcal_reads),
        .O(\wrcal_reads[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFE0001)) 
    \wrcal_reads[4]_i_1 
       (.I0(\wrcal_reads_reg_n_0_[1] ),
        .I1(\wrcal_reads_reg_n_0_[0] ),
        .I2(\wrcal_reads_reg_n_0_[3] ),
        .I3(\wrcal_reads_reg_n_0_[2] ),
        .I4(\wrcal_reads_reg_n_0_[4] ),
        .I5(wrcal_reads),
        .O(\wrcal_reads[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT4 #(
    .INIT(16'hFFD2)) 
    \wrcal_reads[5]_i_1 
       (.I0(\wrcal_reads[7]_i_5_n_0 ),
        .I1(\wrcal_reads_reg_n_0_[4] ),
        .I2(\wrcal_reads_reg_n_0_[5] ),
        .I3(wrcal_reads),
        .O(\wrcal_reads[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT5 #(
    .INIT(32'hFFFFFD02)) 
    \wrcal_reads[6]_i_1 
       (.I0(\wrcal_reads[7]_i_5_n_0 ),
        .I1(\wrcal_reads_reg_n_0_[5] ),
        .I2(\wrcal_reads_reg_n_0_[4] ),
        .I3(\wrcal_reads_reg_n_0_[6] ),
        .I4(wrcal_reads),
        .O(\wrcal_reads[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAAE)) 
    \wrcal_reads[7]_i_1 
       (.I0(rstdiv0_sync_r1_reg_rep__11),
        .I1(\init_state_r_reg_n_0_[2] ),
        .I2(\init_state_r_reg_n_0_[3] ),
        .I3(\wrcal_reads[7]_i_4_n_0 ),
        .I4(\init_state_r_reg_n_0_[1] ),
        .I5(\init_state_r_reg_n_0_[0] ),
        .O(wrcal_reads05_out));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEF)) 
    \wrcal_reads[7]_i_2 
       (.I0(\wrcal_reads_reg_n_0_[4] ),
        .I1(\wrcal_reads_reg_n_0_[5] ),
        .I2(\wrcal_reads[7]_i_5_n_0 ),
        .I3(\wrcal_reads_reg_n_0_[6] ),
        .I4(\wrcal_reads_reg_n_0_[7] ),
        .I5(wrcal_reads),
        .O(\wrcal_reads[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEF0010)) 
    \wrcal_reads[7]_i_3 
       (.I0(\wrcal_reads_reg_n_0_[4] ),
        .I1(\wrcal_reads_reg_n_0_[5] ),
        .I2(\wrcal_reads[7]_i_5_n_0 ),
        .I3(\wrcal_reads_reg_n_0_[6] ),
        .I4(\wrcal_reads_reg_n_0_[7] ),
        .I5(wrcal_reads),
        .O(\wrcal_reads[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \wrcal_reads[7]_i_4 
       (.I0(\init_state_r_reg_n_0_[4] ),
        .I1(\init_state_r_reg_n_0_[5] ),
        .I2(init_state_r),
        .O(\wrcal_reads[7]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \wrcal_reads[7]_i_5 
       (.I0(\wrcal_reads_reg_n_0_[1] ),
        .I1(\wrcal_reads_reg_n_0_[0] ),
        .I2(\wrcal_reads_reg_n_0_[3] ),
        .I3(\wrcal_reads_reg_n_0_[2] ),
        .O(\wrcal_reads[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \wrcal_reads[7]_i_6 
       (.I0(\wrcal_reads[7]_i_7_n_0 ),
        .I1(\wrcal_reads_reg_n_0_[4] ),
        .I2(\wrcal_reads_reg_n_0_[5] ),
        .I3(\wrcal_reads[7]_i_5_n_0 ),
        .I4(\wrcal_reads_reg_n_0_[6] ),
        .I5(\wrcal_reads_reg_n_0_[7] ),
        .O(wrcal_reads));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFFFFFF)) 
    \wrcal_reads[7]_i_7 
       (.I0(\init_state_r_reg_n_0_[4] ),
        .I1(\init_state_r_reg_n_0_[5] ),
        .I2(init_state_r),
        .I3(\init_state_r_reg_n_0_[3] ),
        .I4(\init_state_r_reg_n_0_[2] ),
        .I5(\complex_address[9]_i_3_n_0 ),
        .O(\wrcal_reads[7]_i_7_n_0 ));
  FDRE \wrcal_reads_reg[0] 
       (.C(sys_rst),
        .CE(\wrcal_reads[7]_i_2_n_0 ),
        .D(\wrcal_reads[0]_i_1_n_0 ),
        .Q(\wrcal_reads_reg_n_0_[0] ),
        .R(wrcal_reads05_out));
  FDRE \wrcal_reads_reg[1] 
       (.C(sys_rst),
        .CE(\wrcal_reads[7]_i_2_n_0 ),
        .D(\wrcal_reads[1]_i_1_n_0 ),
        .Q(\wrcal_reads_reg_n_0_[1] ),
        .R(wrcal_reads05_out));
  FDRE \wrcal_reads_reg[2] 
       (.C(sys_rst),
        .CE(\wrcal_reads[7]_i_2_n_0 ),
        .D(\wrcal_reads[2]_i_1_n_0 ),
        .Q(\wrcal_reads_reg_n_0_[2] ),
        .R(wrcal_reads05_out));
  FDRE \wrcal_reads_reg[3] 
       (.C(sys_rst),
        .CE(\wrcal_reads[7]_i_2_n_0 ),
        .D(\wrcal_reads[3]_i_1_n_0 ),
        .Q(\wrcal_reads_reg_n_0_[3] ),
        .R(wrcal_reads05_out));
  FDRE \wrcal_reads_reg[4] 
       (.C(sys_rst),
        .CE(\wrcal_reads[7]_i_2_n_0 ),
        .D(\wrcal_reads[4]_i_1_n_0 ),
        .Q(\wrcal_reads_reg_n_0_[4] ),
        .R(wrcal_reads05_out));
  FDRE \wrcal_reads_reg[5] 
       (.C(sys_rst),
        .CE(\wrcal_reads[7]_i_2_n_0 ),
        .D(\wrcal_reads[5]_i_1_n_0 ),
        .Q(\wrcal_reads_reg_n_0_[5] ),
        .R(wrcal_reads05_out));
  FDRE \wrcal_reads_reg[6] 
       (.C(sys_rst),
        .CE(\wrcal_reads[7]_i_2_n_0 ),
        .D(\wrcal_reads[6]_i_1_n_0 ),
        .Q(\wrcal_reads_reg_n_0_[6] ),
        .R(wrcal_reads05_out));
  FDRE \wrcal_reads_reg[7] 
       (.C(sys_rst),
        .CE(\wrcal_reads[7]_i_2_n_0 ),
        .D(\wrcal_reads[7]_i_3_n_0 ),
        .Q(\wrcal_reads_reg_n_0_[7] ),
        .R(wrcal_reads05_out));
  (* srl_bus_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_start_dly_r_reg " *) 
  (* srl_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_start_dly_r_reg[4]_srl5 " *) 
  SRL16E \wrcal_start_dly_r_reg[4]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(sys_rst),
        .D(wrcal_start_pre),
        .Q(\wrcal_start_dly_r_reg[4]_srl5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000060000)) 
    \wrcal_start_dly_r_reg[4]_srl5_i_1 
       (.I0(\init_state_r_reg_n_0_[1] ),
        .I1(\init_state_r_reg_n_0_[2] ),
        .I2(\init_state_r_reg_n_0_[3] ),
        .I3(\init_state_r_reg_n_0_[4] ),
        .I4(\init_state_r_reg_n_0_[0] ),
        .I5(\wrcal_start_dly_r_reg[4]_srl5_i_2_n_0 ),
        .O(wrcal_start_pre));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \wrcal_start_dly_r_reg[4]_srl5_i_2 
       (.I0(init_state_r),
        .I1(\init_state_r_reg_n_0_[5] ),
        .O(\wrcal_start_dly_r_reg[4]_srl5_i_2_n_0 ));
  FDRE \wrcal_start_dly_r_reg[5] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\wrcal_start_dly_r_reg[4]_srl5_n_0 ),
        .Q(wrcal_start_dly_r),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h000E)) 
    wrcal_start_i_1
       (.I0(wrcal_start_reg_0),
        .I1(wrcal_start_dly_r),
        .I2(wrlvl_byte_redo),
        .I3(rstdiv0_sync_r1_reg_rep__11),
        .O(wrcal_start_i_1_n_0));
  FDRE wrcal_start_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(wrcal_start_i_1_n_0),
        .Q(wrcal_start_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \wrcal_wr_cnt[0]_i_1 
       (.I0(wrcal_wr_cnt_reg__0[0]),
        .O(\wrcal_wr_cnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \wrcal_wr_cnt[1]_i_1 
       (.I0(wrcal_wr_cnt_reg__0[1]),
        .I1(wrcal_wr_cnt_reg__0[0]),
        .O(\wrcal_wr_cnt[1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hA9)) 
    \wrcal_wr_cnt[2]_i_1 
       (.I0(wrcal_wr_cnt_reg__0[2]),
        .I1(wrcal_wr_cnt_reg__0[0]),
        .I2(wrcal_wr_cnt_reg__0[1]),
        .O(\wrcal_wr_cnt[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAAAAB)) 
    \wrcal_wr_cnt[3]_i_1 
       (.I0(\wrcal_wr_cnt[3]_i_4_n_0 ),
        .I1(wrcal_wr_cnt_reg__0[0]),
        .I2(wrcal_wr_cnt_reg__0[1]),
        .I3(wrcal_wr_cnt_reg__0[3]),
        .I4(wrcal_wr_cnt_reg__0[2]),
        .I5(rstdiv0_sync_r1_reg_rep__11),
        .O(\wrcal_wr_cnt[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000400)) 
    \wrcal_wr_cnt[3]_i_2 
       (.I0(\init_state_r_reg_n_0_[1] ),
        .I1(\init_state_r_reg_n_0_[5] ),
        .I2(init_state_r),
        .I3(\init_state_r_reg_n_0_[0] ),
        .I4(\init_state_r_reg_n_0_[4] ),
        .I5(mem_init_done_r_i_4_n_0),
        .O(\wrcal_wr_cnt[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \wrcal_wr_cnt[3]_i_3 
       (.I0(wrcal_wr_cnt_reg__0[3]),
        .I1(wrcal_wr_cnt_reg__0[1]),
        .I2(wrcal_wr_cnt_reg__0[0]),
        .I3(wrcal_wr_cnt_reg__0[2]),
        .O(wrcal_wr_cnt0));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    \wrcal_wr_cnt[3]_i_4 
       (.I0(\init_state_r_reg_n_0_[3] ),
        .I1(\init_state_r_reg_n_0_[0] ),
        .I2(\init_state_r_reg_n_0_[2] ),
        .I3(\wrcal_reads[7]_i_4_n_0 ),
        .I4(\init_state_r_reg_n_0_[1] ),
        .O(\wrcal_wr_cnt[3]_i_4_n_0 ));
  FDRE \wrcal_wr_cnt_reg[0] 
       (.C(sys_rst),
        .CE(\wrcal_wr_cnt[3]_i_2_n_0 ),
        .D(\wrcal_wr_cnt[0]_i_1_n_0 ),
        .Q(wrcal_wr_cnt_reg__0[0]),
        .R(\wrcal_wr_cnt[3]_i_1_n_0 ));
  FDRE \wrcal_wr_cnt_reg[1] 
       (.C(sys_rst),
        .CE(\wrcal_wr_cnt[3]_i_2_n_0 ),
        .D(\wrcal_wr_cnt[1]_i_1_n_0 ),
        .Q(wrcal_wr_cnt_reg__0[1]),
        .R(\wrcal_wr_cnt[3]_i_1_n_0 ));
  FDSE \wrcal_wr_cnt_reg[2] 
       (.C(sys_rst),
        .CE(\wrcal_wr_cnt[3]_i_2_n_0 ),
        .D(\wrcal_wr_cnt[2]_i_1_n_0 ),
        .Q(wrcal_wr_cnt_reg__0[2]),
        .S(\wrcal_wr_cnt[3]_i_1_n_0 ));
  FDRE \wrcal_wr_cnt_reg[3] 
       (.C(sys_rst),
        .CE(\wrcal_wr_cnt[3]_i_2_n_0 ),
        .D(wrcal_wr_cnt0),
        .Q(wrcal_wr_cnt_reg__0[3]),
        .R(\wrcal_wr_cnt[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \wrdq_div2_4to1_rdlvl_first.phy_wrdata[125]_i_1 
       (.I0(first_wrcal_pat_r),
        .I1(D[3]),
        .O(\wrdq_div2_4to1_rdlvl_first.phy_wrdata[125]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \wrdq_div2_4to1_rdlvl_first.phy_wrdata[126]_i_1 
       (.I0(first_wrcal_pat_r),
        .I1(D[3]),
        .O(\wrdq_div2_4to1_rdlvl_first.phy_wrdata[126]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \wrdq_div2_4to1_rdlvl_first.phy_wrdata[29]_i_1 
       (.I0(first_rdlvl_pat_r),
        .I1(D[3]),
        .O(\wrdq_div2_4to1_rdlvl_first.phy_wrdata[29]_i_1_n_0 ));
  FDRE \wrdq_div2_4to1_rdlvl_first.phy_wrdata_reg[109] 
       (.C(sys_rst),
        .CE(rdlvl_stg1_done_int_reg_2),
        .D(D[2]),
        .Q(phy_wrdata[109]),
        .R(1'b0));
  FDRE \wrdq_div2_4to1_rdlvl_first.phy_wrdata_reg[111] 
       (.C(sys_rst),
        .CE(rdlvl_stg1_done_int_reg_2),
        .D(D[3]),
        .Q(phy_wrdata[111]),
        .R(1'b0));
  FDRE \wrdq_div2_4to1_rdlvl_first.phy_wrdata_reg[125] 
       (.C(sys_rst),
        .CE(rdlvl_stg1_done_int_reg_2),
        .D(\wrdq_div2_4to1_rdlvl_first.phy_wrdata[125]_i_1_n_0 ),
        .Q(phy_wrdata[125]),
        .R(1'b0));
  FDRE \wrdq_div2_4to1_rdlvl_first.phy_wrdata_reg[126] 
       (.C(sys_rst),
        .CE(rdlvl_stg1_done_int_reg_2),
        .D(\wrdq_div2_4to1_rdlvl_first.phy_wrdata[126]_i_1_n_0 ),
        .Q(phy_wrdata[126]),
        .R(1'b0));
  FDRE \wrdq_div2_4to1_rdlvl_first.phy_wrdata_reg[127] 
       (.C(sys_rst),
        .CE(rdlvl_stg1_done_int_reg_2),
        .D(D[4]),
        .Q(phy_wrdata[127]),
        .R(1'b0));
  FDRE \wrdq_div2_4to1_rdlvl_first.phy_wrdata_reg[13] 
       (.C(sys_rst),
        .CE(rdlvl_stg1_done_int_reg_2),
        .D(D[0]),
        .Q(phy_wrdata[13]),
        .R(1'b0));
  FDRE \wrdq_div2_4to1_rdlvl_first.phy_wrdata_reg[29] 
       (.C(sys_rst),
        .CE(rdlvl_stg1_done_int_reg_2),
        .D(\wrdq_div2_4to1_rdlvl_first.phy_wrdata[29]_i_1_n_0 ),
        .Q(phy_wrdata[29]),
        .R(1'b0));
  FDRE \wrdq_div2_4to1_rdlvl_first.phy_wrdata_reg[46] 
       (.C(sys_rst),
        .CE(rdlvl_stg1_done_int_reg_2),
        .D(D[1]),
        .Q(phy_wrdata[46]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000000000EA)) 
    wrlvl_final_if_rst_i_1
       (.I0(wrlvl_final_if_rst),
        .I1(\gen_no_mirror.div_clk_loop[0].phy_address[10]_i_3_n_0 ),
        .I2(\init_state_r_reg_n_0_[1] ),
        .I3(rstdiv0_sync_r1_reg_rep__12),
        .I4(\wrcal_wr_cnt[3]_i_2_n_0 ),
        .I5(wrlvl_final_if_rst_i_2_n_0),
        .O(wrlvl_final_if_rst_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    wrlvl_final_if_rst_i_2
       (.I0(\init_state_r_reg_n_0_[1] ),
        .I1(\reg_ctrl_cnt_r[3]_i_4_n_0 ),
        .I2(init_state_r),
        .I3(\init_state_r_reg_n_0_[5] ),
        .I4(\init_state_r_reg_n_0_[0] ),
        .I5(\init_state_r_reg_n_0_[2] ),
        .O(wrlvl_final_if_rst_i_2_n_0));
  FDRE wrlvl_final_if_rst_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(wrlvl_final_if_rst_i_1_n_0),
        .Q(wrlvl_final_if_rst),
        .R(1'b0));
endmodule

module Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_ddr_phy_rdlvl
   (\rdlvl_dqs_tap_cnt_r_reg[0][1][0]_0 ,
    idelay_tap_limit_r_reg_0,
    mpr_rdlvl_start_r,
    samp_edge_cnt0_en_r,
    idelay_ce_int,
    idelay_inc_int,
    rdlvl_prech_req,
    pi_fine_dly_dec_done_r_reg,
    pi_en_stg2_f_timing_reg_0,
    D,
    rdlvl_stg1_rank_done,
    rdlvl_last_byte_done,
    rdlvl_pi_incdec,
    \pi_dqs_found_lanes_r1_reg[2] ,
    \pi_dqs_found_lanes_r1_reg[2]_0 ,
    \pi_dqs_found_lanes_r1_reg[2]_1 ,
    \pi_dqs_found_lanes_r1_reg[0] ,
    \pi_dqs_found_lanes_r1_reg[0]_0 ,
    \pi_dqs_found_lanes_r1_reg[0]_1 ,
    \init_state_r_reg[2] ,
    COUNTERLOADVAL,
    \idelay_tap_cnt_r_reg[0][1][1]_0 ,
    \stg1_wr_rd_cnt_reg[3] ,
    \init_state_r_reg[0] ,
    E,
    \gen_byte_sel_div2.byte_sel_cnt_reg[1] ,
    \gen_byte_sel_div2.byte_sel_cnt_reg[0] ,
    reset_if_reg,
    ck_addr_cmd_delay_done,
    \pi_dqs_found_lanes_r1_reg[2]_2 ,
    rstdiv0_sync_r1_reg_rep__2,
    sys_rst,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[8] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[48] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[40] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[56] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[32] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[0] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[64] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[16] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[9] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[49] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[41] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[57] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[33] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[1] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[65] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[17] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[10] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[50] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[42] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[58] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[34] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[2] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[66] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[18] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[11] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[51] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[43] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[35] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[12] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[52] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[44] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[60] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[36] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[4] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[68] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[20] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[13] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[53] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[45] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[61] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[37] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[5] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[69] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[21] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[14] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[54] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[46] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[62] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[38] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[6] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[70] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[22] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[15] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[55] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[47] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[63] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[39] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[7] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[23] ,
    mpr_rdlvl_start_reg,
    rdlvl_stg1_start_reg,
    rd_active_r,
    dqs_po_dec_done,
    rstdiv0_sync_r1_reg_rep__3,
    rstdiv0_sync_r1_reg_rep,
    \gen_byte_sel_div2.calib_in_common_reg ,
    \calib_sel_reg[1] ,
    tempmon_pi_f_inc_r,
    calib_zero_inputs,
    tempmon_pi_f_en_r,
    cal1_state_r1536_out,
    pi_dqs_found_done,
    \one_rank.stg1_wr_done_reg ,
    pi_calib_done,
    rstdiv0_sync_r1_reg_rep__12,
    idelay_ld_reg,
    \po_stg2_wrcal_cnt_reg[0] ,
    prech_done,
    \pi_counter_read_val_reg[5] ,
    \pi_counter_read_val_reg[3] ,
    rstdiv0_sync_r1_reg_rep__11,
    \init_state_r_reg[3] ,
    wrcal_done_reg,
    first_rdlvl_pat_r,
    first_wrcal_pat_r,
    \gen_byte_sel_div2.byte_sel_cnt_reg[1]_0 ,
    pi_f_dec_reg,
    dqs_found_done_r_reg,
    dqs_found_done_r_reg_0,
    \gen_byte_sel_div2.byte_sel_cnt_reg[0]_0 ,
    reset_if,
    rdlvl_stg1_done_r1_reg,
    reset_if_r9,
    delay_done_r4_reg,
    idelay_ld_reg_0,
    new_cnt_cpt_r_reg_0,
    rdlvl_stg1_start_reg_0,
    rd_active_r_reg,
    clear,
    pi_cnt_dec_reg_0,
    rstdiv0_sync_r1_reg_rep__10);
  output \rdlvl_dqs_tap_cnt_r_reg[0][1][0]_0 ;
  output idelay_tap_limit_r_reg_0;
  output mpr_rdlvl_start_r;
  output samp_edge_cnt0_en_r;
  output idelay_ce_int;
  output idelay_inc_int;
  output rdlvl_prech_req;
  output pi_fine_dly_dec_done_r_reg;
  output pi_en_stg2_f_timing_reg_0;
  output [4:0]D;
  output rdlvl_stg1_rank_done;
  output rdlvl_last_byte_done;
  output rdlvl_pi_incdec;
  output \pi_dqs_found_lanes_r1_reg[2] ;
  output \pi_dqs_found_lanes_r1_reg[2]_0 ;
  output \pi_dqs_found_lanes_r1_reg[2]_1 ;
  output \pi_dqs_found_lanes_r1_reg[0] ;
  output \pi_dqs_found_lanes_r1_reg[0]_0 ;
  output \pi_dqs_found_lanes_r1_reg[0]_1 ;
  output \init_state_r_reg[2] ;
  output [5:0]COUNTERLOADVAL;
  output \idelay_tap_cnt_r_reg[0][1][1]_0 ;
  output \stg1_wr_rd_cnt_reg[3] ;
  output \init_state_r_reg[0] ;
  output [0:0]E;
  output \gen_byte_sel_div2.byte_sel_cnt_reg[1] ;
  output \gen_byte_sel_div2.byte_sel_cnt_reg[0] ;
  output reset_if_reg;
  output ck_addr_cmd_delay_done;
  output [5:0]\pi_dqs_found_lanes_r1_reg[2]_2 ;
  input rstdiv0_sync_r1_reg_rep__2;
  input sys_rst;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[8] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[48] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[40] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[56] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[32] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[0] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[64] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[16] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[9] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[49] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[41] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[57] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[33] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[1] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[65] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[17] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[10] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[50] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[42] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[58] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[34] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[2] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[66] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[18] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[11] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[51] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[43] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[35] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[12] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[52] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[44] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[60] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[36] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[4] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[68] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[20] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[13] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[53] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[45] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[61] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[37] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[5] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[69] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[21] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[14] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[54] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[46] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[62] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[38] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[6] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[70] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[22] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[15] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[55] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[47] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[63] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[39] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[7] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[23] ;
  input mpr_rdlvl_start_reg;
  input rdlvl_stg1_start_reg;
  input rd_active_r;
  input dqs_po_dec_done;
  input rstdiv0_sync_r1_reg_rep__3;
  input rstdiv0_sync_r1_reg_rep;
  input \gen_byte_sel_div2.calib_in_common_reg ;
  input \calib_sel_reg[1] ;
  input tempmon_pi_f_inc_r;
  input calib_zero_inputs;
  input tempmon_pi_f_en_r;
  input cal1_state_r1536_out;
  input pi_dqs_found_done;
  input \one_rank.stg1_wr_done_reg ;
  input pi_calib_done;
  input rstdiv0_sync_r1_reg_rep__12;
  input idelay_ld_reg;
  input [0:0]\po_stg2_wrcal_cnt_reg[0] ;
  input prech_done;
  input [5:0]\pi_counter_read_val_reg[5] ;
  input \pi_counter_read_val_reg[3] ;
  input rstdiv0_sync_r1_reg_rep__11;
  input \init_state_r_reg[3] ;
  input wrcal_done_reg;
  input first_rdlvl_pat_r;
  input first_wrcal_pat_r;
  input \gen_byte_sel_div2.byte_sel_cnt_reg[1]_0 ;
  input pi_f_dec_reg;
  input dqs_found_done_r_reg;
  input dqs_found_done_r_reg_0;
  input \gen_byte_sel_div2.byte_sel_cnt_reg[0]_0 ;
  input reset_if;
  input rdlvl_stg1_done_r1_reg;
  input reset_if_r9;
  input delay_done_r4_reg;
  input idelay_ld_reg_0;
  input [0:0]new_cnt_cpt_r_reg_0;
  input [0:0]rdlvl_stg1_start_reg_0;
  input [0:0]rd_active_r_reg;
  input clear;
  input [0:0]pi_cnt_dec_reg_0;
  input [0:0]rstdiv0_sync_r1_reg_rep__10;

  wire [5:0]COUNTERLOADVAL;
  wire [4:0]D;
  wire [0:0]E;
  wire \FSM_sequential_cal1_state_r[0]_i_10_n_0 ;
  wire \FSM_sequential_cal1_state_r[0]_i_11_n_0 ;
  wire \FSM_sequential_cal1_state_r[0]_i_12_n_0 ;
  wire \FSM_sequential_cal1_state_r[0]_i_1_n_0 ;
  wire \FSM_sequential_cal1_state_r[0]_i_2_n_0 ;
  wire \FSM_sequential_cal1_state_r[0]_i_3_n_0 ;
  wire \FSM_sequential_cal1_state_r[0]_i_4_n_0 ;
  wire \FSM_sequential_cal1_state_r[0]_i_5_n_0 ;
  wire \FSM_sequential_cal1_state_r[0]_i_7_n_0 ;
  wire \FSM_sequential_cal1_state_r[0]_i_8_n_0 ;
  wire \FSM_sequential_cal1_state_r[0]_i_9_n_0 ;
  wire \FSM_sequential_cal1_state_r[1]_i_10_n_0 ;
  wire \FSM_sequential_cal1_state_r[1]_i_1_n_0 ;
  wire \FSM_sequential_cal1_state_r[1]_i_2_n_0 ;
  wire \FSM_sequential_cal1_state_r[1]_i_3_n_0 ;
  wire \FSM_sequential_cal1_state_r[1]_i_4_n_0 ;
  wire \FSM_sequential_cal1_state_r[1]_i_5_n_0 ;
  wire \FSM_sequential_cal1_state_r[1]_i_6_n_0 ;
  wire \FSM_sequential_cal1_state_r[1]_i_7_n_0 ;
  wire \FSM_sequential_cal1_state_r[1]_i_8_n_0 ;
  wire \FSM_sequential_cal1_state_r[1]_i_9_n_0 ;
  wire \FSM_sequential_cal1_state_r[2]_i_1_n_0 ;
  wire \FSM_sequential_cal1_state_r[2]_i_3_n_0 ;
  wire \FSM_sequential_cal1_state_r[2]_i_4_n_0 ;
  wire \FSM_sequential_cal1_state_r[2]_i_5_n_0 ;
  wire \FSM_sequential_cal1_state_r[3]_i_1_n_0 ;
  wire \FSM_sequential_cal1_state_r[3]_i_2_n_0 ;
  wire \FSM_sequential_cal1_state_r[3]_i_3_n_0 ;
  wire \FSM_sequential_cal1_state_r[4]_i_1_n_0 ;
  wire \FSM_sequential_cal1_state_r[4]_i_2_n_0 ;
  wire \FSM_sequential_cal1_state_r[4]_i_3_n_0 ;
  wire \FSM_sequential_cal1_state_r[4]_i_4_n_0 ;
  wire \FSM_sequential_cal1_state_r[4]_i_5_n_0 ;
  wire \FSM_sequential_cal1_state_r[5]_i_10_n_0 ;
  wire \FSM_sequential_cal1_state_r[5]_i_2_n_0 ;
  wire \FSM_sequential_cal1_state_r[5]_i_3_n_0 ;
  wire \FSM_sequential_cal1_state_r[5]_i_4_n_0 ;
  wire \FSM_sequential_cal1_state_r[5]_i_5_n_0 ;
  wire \FSM_sequential_cal1_state_r[5]_i_6_n_0 ;
  wire \FSM_sequential_cal1_state_r[5]_i_7_n_0 ;
  wire \FSM_sequential_cal1_state_r[5]_i_8_n_0 ;
  wire \FSM_sequential_cal1_state_r[5]_i_9_n_0 ;
  wire \FSM_sequential_cal1_state_r_reg[0]_i_6_n_0 ;
  wire \FSM_sequential_cal1_state_r_reg[2]_i_2_n_0 ;
  wire \cal1_cnt_cpt_r[0]_i_2_n_0 ;
  wire \cal1_cnt_cpt_r[0]_i_3_n_0 ;
  wire \cal1_cnt_cpt_r[0]_i_4_n_0 ;
  wire \cal1_cnt_cpt_r_reg_n_0_[0] ;
  wire cal1_dlyce_cpt_r;
  wire cal1_dlyce_cpt_r_i_2_n_0;
  wire cal1_dlyce_cpt_r_reg_n_0;
  wire cal1_dlyinc_cpt_r;
  wire cal1_dlyinc_cpt_r_i_2_n_0;
  wire cal1_dlyinc_cpt_r_reg_n_0;
  wire cal1_dq_idel_ce;
  wire cal1_dq_idel_inc;
  wire cal1_prech_req_r_i_1_n_0;
  wire cal1_prech_req_r_reg_n_0;
  (* RTL_KEEP = "yes" *) wire [5:0]cal1_state_r;
  wire cal1_state_r1;
  wire cal1_state_r1534_out;
  wire cal1_state_r1536_out;
  wire \cal1_state_r1[0]_i_1_n_0 ;
  wire \cal1_state_r1[1]_i_1_n_0 ;
  wire \cal1_state_r1[2]_i_1_n_0 ;
  wire \cal1_state_r1[3]_i_1_n_0 ;
  wire \cal1_state_r1[4]_i_1_n_0 ;
  wire \cal1_state_r1[5]_i_1_n_0 ;
  wire \cal1_state_r1_reg_n_0_[0] ;
  wire \cal1_state_r1_reg_n_0_[1] ;
  wire \cal1_state_r1_reg_n_0_[2] ;
  wire \cal1_state_r1_reg_n_0_[3] ;
  wire \cal1_state_r1_reg_n_0_[4] ;
  wire \cal1_state_r1_reg_n_0_[5] ;
  wire cal1_state_r2;
  wire cal1_wait_cnt_en_r;
  wire cal1_wait_cnt_en_r0;
  wire \cal1_wait_cnt_r[4]_i_1_n_0 ;
  wire [4:0]cal1_wait_cnt_r_reg__0;
  wire cal1_wait_r;
  wire cal1_wait_r_i_1_n_0;
  wire \calib_sel_reg[1] ;
  wire calib_zero_inputs;
  wire ck_addr_cmd_delay_done;
  wire clear;
  wire [5:0]cnt_idel_dec_cpt_r;
  wire [5:1]cnt_idel_dec_cpt_r2;
  wire \cnt_idel_dec_cpt_r[0]_i_2_n_0 ;
  wire \cnt_idel_dec_cpt_r[0]_i_3_n_0 ;
  wire \cnt_idel_dec_cpt_r[1]_i_2_n_0 ;
  wire \cnt_idel_dec_cpt_r[1]_i_3_n_0 ;
  wire \cnt_idel_dec_cpt_r[1]_i_4_n_0 ;
  wire \cnt_idel_dec_cpt_r[1]_i_5_n_0 ;
  wire \cnt_idel_dec_cpt_r[1]_i_6_n_0 ;
  wire \cnt_idel_dec_cpt_r[2]_i_10_n_0 ;
  wire \cnt_idel_dec_cpt_r[2]_i_11_n_0 ;
  wire \cnt_idel_dec_cpt_r[2]_i_2_n_0 ;
  wire \cnt_idel_dec_cpt_r[2]_i_3_n_0 ;
  wire \cnt_idel_dec_cpt_r[2]_i_4_n_0 ;
  wire \cnt_idel_dec_cpt_r[2]_i_5_n_0 ;
  wire \cnt_idel_dec_cpt_r[2]_i_6_n_0 ;
  wire \cnt_idel_dec_cpt_r[2]_i_8_n_0 ;
  wire \cnt_idel_dec_cpt_r[2]_i_9_n_0 ;
  wire \cnt_idel_dec_cpt_r[3]_i_10_n_0 ;
  wire \cnt_idel_dec_cpt_r[3]_i_11_n_0 ;
  wire \cnt_idel_dec_cpt_r[3]_i_2_n_0 ;
  wire \cnt_idel_dec_cpt_r[3]_i_3_n_0 ;
  wire \cnt_idel_dec_cpt_r[3]_i_4_n_0 ;
  wire \cnt_idel_dec_cpt_r[3]_i_5_n_0 ;
  wire \cnt_idel_dec_cpt_r[3]_i_7_n_0 ;
  wire \cnt_idel_dec_cpt_r[3]_i_8_n_0 ;
  wire \cnt_idel_dec_cpt_r[3]_i_9_n_0 ;
  wire \cnt_idel_dec_cpt_r[4]_i_2_n_0 ;
  wire \cnt_idel_dec_cpt_r[4]_i_3_n_0 ;
  wire \cnt_idel_dec_cpt_r[4]_i_4_n_0 ;
  wire \cnt_idel_dec_cpt_r[4]_i_5_n_0 ;
  wire \cnt_idel_dec_cpt_r[4]_i_6_n_0 ;
  wire \cnt_idel_dec_cpt_r[4]_i_8_n_0 ;
  wire \cnt_idel_dec_cpt_r[4]_i_9_n_0 ;
  wire \cnt_idel_dec_cpt_r[5]_i_11_n_0 ;
  wire \cnt_idel_dec_cpt_r[5]_i_12_n_0 ;
  wire \cnt_idel_dec_cpt_r[5]_i_13_n_0 ;
  wire \cnt_idel_dec_cpt_r[5]_i_14_n_0 ;
  wire \cnt_idel_dec_cpt_r[5]_i_1_n_0 ;
  wire \cnt_idel_dec_cpt_r[5]_i_3_n_0 ;
  wire \cnt_idel_dec_cpt_r[5]_i_5_n_0 ;
  wire \cnt_idel_dec_cpt_r[5]_i_6_n_0 ;
  wire \cnt_idel_dec_cpt_r[5]_i_7_n_0 ;
  wire \cnt_idel_dec_cpt_r[5]_i_8_n_0 ;
  wire \cnt_idel_dec_cpt_r[5]_i_9_n_0 ;
  wire \cnt_idel_dec_cpt_r_reg[2]_i_7_n_0 ;
  wire \cnt_idel_dec_cpt_r_reg[2]_i_7_n_1 ;
  wire \cnt_idel_dec_cpt_r_reg[2]_i_7_n_2 ;
  wire \cnt_idel_dec_cpt_r_reg[2]_i_7_n_3 ;
  wire \cnt_idel_dec_cpt_r_reg[2]_i_7_n_4 ;
  wire \cnt_idel_dec_cpt_r_reg[2]_i_7_n_5 ;
  wire \cnt_idel_dec_cpt_r_reg[2]_i_7_n_6 ;
  wire \cnt_idel_dec_cpt_r_reg[3]_i_6_n_0 ;
  wire \cnt_idel_dec_cpt_r_reg[3]_i_6_n_1 ;
  wire \cnt_idel_dec_cpt_r_reg[3]_i_6_n_2 ;
  wire \cnt_idel_dec_cpt_r_reg[3]_i_6_n_3 ;
  wire \cnt_idel_dec_cpt_r_reg[4]_i_7_n_3 ;
  wire \cnt_idel_dec_cpt_r_reg[4]_i_7_n_6 ;
  wire \cnt_idel_dec_cpt_r_reg[4]_i_7_n_7 ;
  wire \cnt_idel_dec_cpt_r_reg[5]_i_10_n_1 ;
  wire \cnt_idel_dec_cpt_r_reg[5]_i_10_n_3 ;
  wire \cnt_idel_dec_cpt_r_reg_n_0_[0] ;
  wire \cnt_idel_dec_cpt_r_reg_n_0_[1] ;
  wire \cnt_idel_dec_cpt_r_reg_n_0_[2] ;
  wire \cnt_idel_dec_cpt_r_reg_n_0_[3] ;
  wire \cnt_idel_dec_cpt_r_reg_n_0_[4] ;
  wire \cnt_idel_dec_cpt_r_reg_n_0_[5] ;
  wire [3:0]cnt_shift_r_reg__0;
  wire delay_done_r4_reg;
  wire detect_edge_done_r;
  wire detect_edge_done_r_i_1_n_0;
  wire detect_edge_done_r_i_2_n_0;
  wire [3:0]done_cnt;
  wire done_cnt1;
  wire \done_cnt[0]_i_1_n_0 ;
  wire \done_cnt[1]_i_1_n_0 ;
  wire \done_cnt[2]_i_1_n_0 ;
  wire \done_cnt[3]_i_1_n_0 ;
  wire \done_cnt[3]_i_3_n_0 ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[0] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[10] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[11] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[12] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[13] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[14] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[15] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[16] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[17] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[18] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[1] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[20] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[21] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[22] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[23] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[2] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[32] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[33] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[34] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[35] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[36] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[37] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[38] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[39] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[40] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[41] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[42] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[43] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[44] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[45] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[46] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[47] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[48] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[49] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[4] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[50] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[51] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[52] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[53] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[54] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[55] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[56] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[57] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[58] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[5] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[60] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[61] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[62] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[63] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[64] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[65] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[66] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[68] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[69] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[6] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[70] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[7] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[8] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[9] ;
  wire dqs_found_done_r_reg;
  wire dqs_found_done_r_reg_0;
  wire dqs_po_dec_done;
  wire dqs_po_dec_done_r1;
  wire dqs_po_dec_done_r2;
  wire fine_dly_dec_done_r1;
  wire fine_dly_dec_done_r1_i_1_n_0;
  wire fine_dly_dec_done_r1_i_2_n_0;
  wire fine_dly_dec_done_r1_i_3_n_0;
  wire fine_dly_dec_done_r2;
  wire \first_edge_taps_r[0]_i_1_n_0 ;
  wire \first_edge_taps_r[1]_i_1_n_0 ;
  wire \first_edge_taps_r[2]_i_1_n_0 ;
  wire \first_edge_taps_r[3]_i_1_n_0 ;
  wire \first_edge_taps_r[4]_i_1_n_0 ;
  wire \first_edge_taps_r[5]_i_1_n_0 ;
  wire \first_edge_taps_r[5]_i_2_n_0 ;
  wire \first_edge_taps_r[5]_i_3_n_0 ;
  wire \first_edge_taps_r[5]_i_4_n_0 ;
  wire \first_edge_taps_r[5]_i_5_n_0 ;
  wire \first_edge_taps_r_reg_n_0_[0] ;
  wire \first_edge_taps_r_reg_n_0_[1] ;
  wire \first_edge_taps_r_reg_n_0_[2] ;
  wire \first_edge_taps_r_reg_n_0_[3] ;
  wire \first_edge_taps_r_reg_n_0_[4] ;
  wire \first_edge_taps_r_reg_n_0_[5] ;
  wire first_rdlvl_pat_r;
  wire first_wrcal_pat_r;
  wire found_edge_r_i_1_n_0;
  wire found_edge_r_i_2_n_0;
  wire found_edge_r_reg_n_0;
  wire found_first_edge_r_i_1_n_0;
  wire found_first_edge_r_i_2_n_0;
  wire found_first_edge_r_reg_n_0;
  wire found_second_edge_r_i_1_n_0;
  wire found_second_edge_r_reg_n_0;
  wire found_stable_eye_last_r;
  wire found_stable_eye_last_r_i_1_n_0;
  wire found_stable_eye_r_i_1_n_0;
  wire found_stable_eye_r_i_2_n_0;
  wire found_stable_eye_r_reg_n_0;
  wire \gen_byte_sel_div2.byte_sel_cnt[0]_i_2_n_0 ;
  wire \gen_byte_sel_div2.byte_sel_cnt[1]_i_3_n_0 ;
  wire \gen_byte_sel_div2.byte_sel_cnt_reg[0] ;
  wire \gen_byte_sel_div2.byte_sel_cnt_reg[0]_0 ;
  wire \gen_byte_sel_div2.byte_sel_cnt_reg[1] ;
  wire \gen_byte_sel_div2.byte_sel_cnt_reg[1]_0 ;
  wire \gen_byte_sel_div2.calib_in_common_reg ;
  wire \gen_mux_rd[0].mux_rd_fall0_r_reg_n_0_[0] ;
  wire \gen_mux_rd[0].mux_rd_fall1_r_reg_n_0_[0] ;
  wire \gen_mux_rd[0].mux_rd_fall2_r_reg_n_0_[0] ;
  wire \gen_mux_rd[0].mux_rd_fall3_r_reg_n_0_[0] ;
  wire \gen_mux_rd[0].mux_rd_rise0_r_reg_n_0_[0] ;
  wire \gen_mux_rd[0].mux_rd_rise1_r_reg_n_0_[0] ;
  wire \gen_mux_rd[0].mux_rd_rise2_r_reg_n_0_[0] ;
  wire \gen_mux_rd[0].mux_rd_rise3_r_reg_n_0_[0] ;
  wire \gen_mux_rd[1].mux_rd_fall0_r_reg_n_0_[1] ;
  wire \gen_mux_rd[1].mux_rd_fall1_r_reg_n_0_[1] ;
  wire \gen_mux_rd[1].mux_rd_fall2_r_reg_n_0_[1] ;
  wire \gen_mux_rd[1].mux_rd_fall3_r_reg_n_0_[1] ;
  wire \gen_mux_rd[1].mux_rd_rise0_r_reg_n_0_[1] ;
  wire \gen_mux_rd[1].mux_rd_rise1_r_reg_n_0_[1] ;
  wire \gen_mux_rd[1].mux_rd_rise2_r_reg_n_0_[1] ;
  wire \gen_mux_rd[1].mux_rd_rise3_r_reg_n_0_[1] ;
  wire \gen_mux_rd[2].mux_rd_fall0_r_reg_n_0_[2] ;
  wire \gen_mux_rd[2].mux_rd_fall1_r_reg_n_0_[2] ;
  wire \gen_mux_rd[2].mux_rd_fall2_r_reg_n_0_[2] ;
  wire \gen_mux_rd[2].mux_rd_fall3_r_reg_n_0_[2] ;
  wire \gen_mux_rd[2].mux_rd_rise0_r_reg_n_0_[2] ;
  wire \gen_mux_rd[2].mux_rd_rise1_r_reg_n_0_[2] ;
  wire \gen_mux_rd[2].mux_rd_rise2_r_reg_n_0_[2] ;
  wire \gen_mux_rd[2].mux_rd_rise3_r_reg_n_0_[2] ;
  wire \gen_mux_rd[3].mux_rd_fall0_r_reg_n_0_[3] ;
  wire \gen_mux_rd[3].mux_rd_fall1_r_reg_n_0_[3] ;
  wire \gen_mux_rd[3].mux_rd_fall2_r_reg_n_0_[3] ;
  wire \gen_mux_rd[3].mux_rd_fall3_r_reg_n_0_[3] ;
  wire \gen_mux_rd[3].mux_rd_rise0_r_reg_n_0_[3] ;
  wire \gen_mux_rd[3].mux_rd_rise1_r_reg_n_0_[3] ;
  wire \gen_mux_rd[3].mux_rd_rise2_r_reg_n_0_[3] ;
  wire \gen_mux_rd[3].mux_rd_rise3_r_reg_n_0_[3] ;
  wire \gen_mux_rd[4].mux_rd_fall0_r_reg_n_0_[4] ;
  wire \gen_mux_rd[4].mux_rd_fall1_r_reg_n_0_[4] ;
  wire \gen_mux_rd[4].mux_rd_fall2_r_reg_n_0_[4] ;
  wire \gen_mux_rd[4].mux_rd_fall3_r_reg_n_0_[4] ;
  wire \gen_mux_rd[4].mux_rd_rise0_r_reg_n_0_[4] ;
  wire \gen_mux_rd[4].mux_rd_rise1_r_reg_n_0_[4] ;
  wire \gen_mux_rd[4].mux_rd_rise2_r_reg_n_0_[4] ;
  wire \gen_mux_rd[4].mux_rd_rise3_r_reg_n_0_[4] ;
  wire \gen_mux_rd[5].mux_rd_fall0_r_reg_n_0_[5] ;
  wire \gen_mux_rd[5].mux_rd_fall1_r_reg_n_0_[5] ;
  wire \gen_mux_rd[5].mux_rd_fall2_r_reg_n_0_[5] ;
  wire \gen_mux_rd[5].mux_rd_fall3_r_reg_n_0_[5] ;
  wire \gen_mux_rd[5].mux_rd_rise0_r_reg_n_0_[5] ;
  wire \gen_mux_rd[5].mux_rd_rise1_r_reg_n_0_[5] ;
  wire \gen_mux_rd[5].mux_rd_rise2_r_reg_n_0_[5] ;
  wire \gen_mux_rd[5].mux_rd_rise3_r_reg_n_0_[5] ;
  wire \gen_mux_rd[6].mux_rd_fall0_r_reg_n_0_[6] ;
  wire \gen_mux_rd[6].mux_rd_fall1_r_reg_n_0_[6] ;
  wire \gen_mux_rd[6].mux_rd_fall2_r_reg_n_0_[6] ;
  wire \gen_mux_rd[6].mux_rd_fall3_r_reg_n_0_[6] ;
  wire \gen_mux_rd[6].mux_rd_rise0_r_reg_n_0_[6] ;
  wire \gen_mux_rd[6].mux_rd_rise1_r_reg_n_0_[6] ;
  wire \gen_mux_rd[6].mux_rd_rise2_r_reg_n_0_[6] ;
  wire \gen_mux_rd[6].mux_rd_rise3_r_reg_n_0_[6] ;
  wire \gen_mux_rd[7].mux_rd_fall0_r_reg_n_0_[7] ;
  wire \gen_mux_rd[7].mux_rd_fall1_r_reg_n_0_[7] ;
  wire \gen_mux_rd[7].mux_rd_fall2_r_reg_n_0_[7] ;
  wire \gen_mux_rd[7].mux_rd_fall3_r_reg_n_0_[7] ;
  wire \gen_mux_rd[7].mux_rd_rise0_r_reg_n_0_[7] ;
  wire \gen_mux_rd[7].mux_rd_rise1_r_reg_n_0_[7] ;
  wire \gen_mux_rd[7].mux_rd_rise2_r_reg_n_0_[7] ;
  wire \gen_mux_rd[7].mux_rd_rise3_r_reg_n_0_[7] ;
  wire \gen_old_sr_div4.gen_old_sr[0].old_sr_fall0_r_reg[0]_146 ;
  wire \gen_old_sr_div4.gen_old_sr[0].old_sr_fall1_r_reg[0]_130 ;
  wire \gen_old_sr_div4.gen_old_sr[0].old_sr_fall2_r_reg[0]_170 ;
  wire \gen_old_sr_div4.gen_old_sr[0].old_sr_fall3_r_reg[0]_178 ;
  wire \gen_old_sr_div4.gen_old_sr[0].old_sr_rise0_r_reg[0]_138 ;
  wire \gen_old_sr_div4.gen_old_sr[0].old_sr_rise1_r_reg[0]_154 ;
  wire \gen_old_sr_div4.gen_old_sr[0].old_sr_rise2_r_reg[0]_162 ;
  wire \gen_old_sr_div4.gen_old_sr[0].old_sr_rise3_r_reg[0]_186 ;
  wire \gen_old_sr_div4.gen_old_sr[0].prev_sr_fall0_r_reg[0]_98 ;
  wire \gen_old_sr_div4.gen_old_sr[0].prev_sr_fall1_r_reg[0]_66 ;
  wire \gen_old_sr_div4.gen_old_sr[0].prev_sr_fall2_r_reg[0]_122 ;
  wire \gen_old_sr_div4.gen_old_sr[0].prev_sr_fall3_r_reg[0]_82 ;
  wire \gen_old_sr_div4.gen_old_sr[0].prev_sr_rise0_r_reg[0]_114 ;
  wire \gen_old_sr_div4.gen_old_sr[0].prev_sr_rise1_r_reg[0]_106 ;
  wire \gen_old_sr_div4.gen_old_sr[0].prev_sr_rise2_r_reg[0]_74 ;
  wire \gen_old_sr_div4.gen_old_sr[0].prev_sr_rise3_r_reg[0]_90 ;
  wire \gen_old_sr_div4.gen_old_sr[1].old_sr_fall0_r_reg[1]_147 ;
  wire \gen_old_sr_div4.gen_old_sr[1].old_sr_fall1_r_reg[1]_131 ;
  wire \gen_old_sr_div4.gen_old_sr[1].old_sr_fall2_r_reg[1]_171 ;
  wire \gen_old_sr_div4.gen_old_sr[1].old_sr_fall3_r_reg[1]_179 ;
  wire \gen_old_sr_div4.gen_old_sr[1].old_sr_rise0_r_reg[1]_139 ;
  wire \gen_old_sr_div4.gen_old_sr[1].old_sr_rise1_r_reg[1]_155 ;
  wire \gen_old_sr_div4.gen_old_sr[1].old_sr_rise2_r_reg[1]_163 ;
  wire \gen_old_sr_div4.gen_old_sr[1].old_sr_rise3_r_reg[1]_187 ;
  wire \gen_old_sr_div4.gen_old_sr[1].prev_sr_fall0_r_reg[1]_99 ;
  wire \gen_old_sr_div4.gen_old_sr[1].prev_sr_fall1_r_reg[1]_67 ;
  wire \gen_old_sr_div4.gen_old_sr[1].prev_sr_fall2_r_reg[1]_123 ;
  wire \gen_old_sr_div4.gen_old_sr[1].prev_sr_fall3_r_reg[1]_83 ;
  wire \gen_old_sr_div4.gen_old_sr[1].prev_sr_rise0_r_reg[1]_115 ;
  wire \gen_old_sr_div4.gen_old_sr[1].prev_sr_rise1_r_reg[1]_107 ;
  wire \gen_old_sr_div4.gen_old_sr[1].prev_sr_rise2_r_reg[1]_75 ;
  wire \gen_old_sr_div4.gen_old_sr[1].prev_sr_rise3_r_reg[1]_91 ;
  wire \gen_old_sr_div4.gen_old_sr[2].old_sr_fall0_r_reg[2]_148 ;
  wire \gen_old_sr_div4.gen_old_sr[2].old_sr_fall1_r_reg[2]_132 ;
  wire \gen_old_sr_div4.gen_old_sr[2].old_sr_fall2_r_reg[2]_172 ;
  wire \gen_old_sr_div4.gen_old_sr[2].old_sr_fall3_r_reg[2]_180 ;
  wire \gen_old_sr_div4.gen_old_sr[2].old_sr_rise0_r_reg[2]_140 ;
  wire \gen_old_sr_div4.gen_old_sr[2].old_sr_rise1_r_reg[2]_156 ;
  wire \gen_old_sr_div4.gen_old_sr[2].old_sr_rise2_r_reg[2]_164 ;
  wire \gen_old_sr_div4.gen_old_sr[2].old_sr_rise3_r_reg[2]_188 ;
  wire \gen_old_sr_div4.gen_old_sr[2].prev_sr_fall0_r_reg[2]_100 ;
  wire \gen_old_sr_div4.gen_old_sr[2].prev_sr_fall1_r_reg[2]_68 ;
  wire \gen_old_sr_div4.gen_old_sr[2].prev_sr_fall2_r_reg[2]_124 ;
  wire \gen_old_sr_div4.gen_old_sr[2].prev_sr_fall3_r_reg[2]_84 ;
  wire \gen_old_sr_div4.gen_old_sr[2].prev_sr_rise0_r_reg[2]_116 ;
  wire \gen_old_sr_div4.gen_old_sr[2].prev_sr_rise1_r_reg[2]_108 ;
  wire \gen_old_sr_div4.gen_old_sr[2].prev_sr_rise2_r_reg[2]_76 ;
  wire \gen_old_sr_div4.gen_old_sr[2].prev_sr_rise3_r_reg[2]_92 ;
  wire \gen_old_sr_div4.gen_old_sr[3].old_sr_fall0_r_reg[3]_149 ;
  wire \gen_old_sr_div4.gen_old_sr[3].old_sr_fall1_r_reg[3]_133 ;
  wire \gen_old_sr_div4.gen_old_sr[3].old_sr_fall2_r_reg[3]_173 ;
  wire \gen_old_sr_div4.gen_old_sr[3].old_sr_fall3_r_reg[3]_181 ;
  wire \gen_old_sr_div4.gen_old_sr[3].old_sr_rise0_r_reg[3]_141 ;
  wire \gen_old_sr_div4.gen_old_sr[3].old_sr_rise1_r_reg[3]_157 ;
  wire \gen_old_sr_div4.gen_old_sr[3].old_sr_rise2_r_reg[3]_165 ;
  wire \gen_old_sr_div4.gen_old_sr[3].old_sr_rise3_r_reg[3]_189 ;
  wire \gen_old_sr_div4.gen_old_sr[3].prev_sr_fall0_r_reg[3]_101 ;
  wire \gen_old_sr_div4.gen_old_sr[3].prev_sr_fall1_r_reg[3]_69 ;
  wire \gen_old_sr_div4.gen_old_sr[3].prev_sr_fall2_r_reg[3]_125 ;
  wire \gen_old_sr_div4.gen_old_sr[3].prev_sr_fall3_r_reg[3]_85 ;
  wire \gen_old_sr_div4.gen_old_sr[3].prev_sr_rise0_r_reg[3]_117 ;
  wire \gen_old_sr_div4.gen_old_sr[3].prev_sr_rise1_r_reg[3]_109 ;
  wire \gen_old_sr_div4.gen_old_sr[3].prev_sr_rise2_r_reg[3]_77 ;
  wire \gen_old_sr_div4.gen_old_sr[3].prev_sr_rise3_r_reg[3]_93 ;
  wire \gen_old_sr_div4.gen_old_sr[4].old_sr_fall0_r_reg[4]_150 ;
  wire \gen_old_sr_div4.gen_old_sr[4].old_sr_fall1_r_reg[4]_134 ;
  wire \gen_old_sr_div4.gen_old_sr[4].old_sr_fall2_r_reg[4]_174 ;
  wire \gen_old_sr_div4.gen_old_sr[4].old_sr_fall3_r_reg[4]_182 ;
  wire \gen_old_sr_div4.gen_old_sr[4].old_sr_rise0_r_reg[4]_142 ;
  wire \gen_old_sr_div4.gen_old_sr[4].old_sr_rise1_r_reg[4]_158 ;
  wire \gen_old_sr_div4.gen_old_sr[4].old_sr_rise2_r_reg[4]_166 ;
  wire \gen_old_sr_div4.gen_old_sr[4].old_sr_rise3_r_reg[4]_190 ;
  wire \gen_old_sr_div4.gen_old_sr[4].prev_sr_fall0_r_reg[4]_102 ;
  wire \gen_old_sr_div4.gen_old_sr[4].prev_sr_fall1_r_reg[4]_70 ;
  wire \gen_old_sr_div4.gen_old_sr[4].prev_sr_fall2_r_reg[4]_126 ;
  wire \gen_old_sr_div4.gen_old_sr[4].prev_sr_fall3_r_reg[4]_86 ;
  wire \gen_old_sr_div4.gen_old_sr[4].prev_sr_rise0_r_reg[4]_118 ;
  wire \gen_old_sr_div4.gen_old_sr[4].prev_sr_rise1_r_reg[4]_110 ;
  wire \gen_old_sr_div4.gen_old_sr[4].prev_sr_rise2_r_reg[4]_78 ;
  wire \gen_old_sr_div4.gen_old_sr[4].prev_sr_rise3_r_reg[4]_94 ;
  wire \gen_old_sr_div4.gen_old_sr[5].old_sr_fall0_r_reg[5]_151 ;
  wire \gen_old_sr_div4.gen_old_sr[5].old_sr_fall1_r_reg[5]_135 ;
  wire \gen_old_sr_div4.gen_old_sr[5].old_sr_fall2_r_reg[5]_175 ;
  wire \gen_old_sr_div4.gen_old_sr[5].old_sr_fall3_r_reg[5]_183 ;
  wire \gen_old_sr_div4.gen_old_sr[5].old_sr_rise0_r_reg[5]_143 ;
  wire \gen_old_sr_div4.gen_old_sr[5].old_sr_rise1_r_reg[5]_159 ;
  wire \gen_old_sr_div4.gen_old_sr[5].old_sr_rise2_r_reg[5]_167 ;
  wire \gen_old_sr_div4.gen_old_sr[5].old_sr_rise3_r_reg[5]_191 ;
  wire \gen_old_sr_div4.gen_old_sr[5].prev_sr_fall0_r_reg[5]_103 ;
  wire \gen_old_sr_div4.gen_old_sr[5].prev_sr_fall1_r_reg[5]_71 ;
  wire \gen_old_sr_div4.gen_old_sr[5].prev_sr_fall2_r_reg[5]_127 ;
  wire \gen_old_sr_div4.gen_old_sr[5].prev_sr_fall3_r_reg[5]_87 ;
  wire \gen_old_sr_div4.gen_old_sr[5].prev_sr_rise0_r_reg[5]_119 ;
  wire \gen_old_sr_div4.gen_old_sr[5].prev_sr_rise1_r_reg[5]_111 ;
  wire \gen_old_sr_div4.gen_old_sr[5].prev_sr_rise2_r_reg[5]_79 ;
  wire \gen_old_sr_div4.gen_old_sr[5].prev_sr_rise3_r_reg[5]_95 ;
  wire \gen_old_sr_div4.gen_old_sr[6].old_sr_fall0_r_reg[6]_152 ;
  wire \gen_old_sr_div4.gen_old_sr[6].old_sr_fall1_r_reg[6]_136 ;
  wire \gen_old_sr_div4.gen_old_sr[6].old_sr_fall2_r_reg[6]_176 ;
  wire \gen_old_sr_div4.gen_old_sr[6].old_sr_fall3_r_reg[6]_184 ;
  wire \gen_old_sr_div4.gen_old_sr[6].old_sr_rise0_r_reg[6]_144 ;
  wire \gen_old_sr_div4.gen_old_sr[6].old_sr_rise1_r_reg[6]_160 ;
  wire \gen_old_sr_div4.gen_old_sr[6].old_sr_rise2_r_reg[6]_168 ;
  wire \gen_old_sr_div4.gen_old_sr[6].old_sr_rise3_r_reg[6]_192 ;
  wire \gen_old_sr_div4.gen_old_sr[6].prev_sr_fall0_r_reg[6]_104 ;
  wire \gen_old_sr_div4.gen_old_sr[6].prev_sr_fall1_r_reg[6]_72 ;
  wire \gen_old_sr_div4.gen_old_sr[6].prev_sr_fall2_r_reg[6]_128 ;
  wire \gen_old_sr_div4.gen_old_sr[6].prev_sr_fall3_r_reg[6]_88 ;
  wire \gen_old_sr_div4.gen_old_sr[6].prev_sr_rise0_r_reg[6]_120 ;
  wire \gen_old_sr_div4.gen_old_sr[6].prev_sr_rise1_r_reg[6]_112 ;
  wire \gen_old_sr_div4.gen_old_sr[6].prev_sr_rise2_r_reg[6]_80 ;
  wire \gen_old_sr_div4.gen_old_sr[6].prev_sr_rise3_r_reg[6]_96 ;
  wire \gen_old_sr_div4.gen_old_sr[7].old_sr_fall0_r_reg[7]_153 ;
  wire \gen_old_sr_div4.gen_old_sr[7].old_sr_fall1_r_reg[7]_137 ;
  wire \gen_old_sr_div4.gen_old_sr[7].old_sr_fall2_r_reg[7]_177 ;
  wire \gen_old_sr_div4.gen_old_sr[7].old_sr_fall3_r_reg[7]_185 ;
  wire \gen_old_sr_div4.gen_old_sr[7].old_sr_rise0_r_reg[7]_145 ;
  wire \gen_old_sr_div4.gen_old_sr[7].old_sr_rise1_r_reg[7]_161 ;
  wire \gen_old_sr_div4.gen_old_sr[7].old_sr_rise2_r_reg[7]_169 ;
  wire \gen_old_sr_div4.gen_old_sr[7].old_sr_rise3_r_reg[7]_193 ;
  wire \gen_old_sr_div4.gen_old_sr[7].prev_sr_fall0_r_reg[7]_105 ;
  wire \gen_old_sr_div4.gen_old_sr[7].prev_sr_fall1_r_reg[7]_73 ;
  wire \gen_old_sr_div4.gen_old_sr[7].prev_sr_fall2_r_reg[7]_129 ;
  wire \gen_old_sr_div4.gen_old_sr[7].prev_sr_fall3_r_reg[7]_89 ;
  wire \gen_old_sr_div4.gen_old_sr[7].prev_sr_rise0_r_reg[7]_121 ;
  wire \gen_old_sr_div4.gen_old_sr[7].prev_sr_rise1_r_reg[7]_113 ;
  wire \gen_old_sr_div4.gen_old_sr[7].prev_sr_rise2_r_reg[7]_81 ;
  wire \gen_old_sr_div4.gen_old_sr[7].prev_sr_rise3_r_reg[7]_97 ;
  wire \gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_fall0_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_fall1_r[0]_i_1_n_0 ;
  wire \gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_fall1_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_fall2_r[0]_i_1_n_0 ;
  wire \gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_fall2_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_fall3_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_rise0_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_rise1_r[0]_i_1_n_0 ;
  wire \gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_rise1_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_rise2_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_rise3_r[0]_i_1_n_0 ;
  wire \gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_rise3_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_fall1_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_fall3_r[0]_i_1_n_0 ;
  wire \gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_fall3_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_rise0_r[0]_i_1_n_0 ;
  wire \gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_rise0_r_reg__0 ;
  wire \gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_rise1_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_rise2_r[0]_i_1_n_0 ;
  wire \gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_rise2_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_rise3_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[0].pat0_match_fall0_r[0]_i_1_n_0 ;
  wire \gen_pat_match_div4.gen_pat_match[0].pat0_match_fall0_r_reg__0 ;
  wire \gen_pat_match_div4.gen_pat_match[0].pat1_match_fall2_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_fall0_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_fall1_r[1]_i_1_n_0 ;
  wire \gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_fall1_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_fall2_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_fall3_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise0_r[1]_i_1_n_0 ;
  wire \gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise0_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise1_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise2_r[1]_i_1_n_0 ;
  wire \gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise2_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise3_r[1]_i_1_n_0 ;
  wire \gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise3_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_fall0_r[1]_i_1_n_0 ;
  wire \gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_fall0_r_reg__0 ;
  wire \gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_fall1_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_fall2_r[1]_i_1_n_0 ;
  wire \gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_fall2_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_rise2_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[1].pat0_match_fall3_r[1]_i_1_n_0 ;
  wire \gen_pat_match_div4.gen_pat_match[1].pat0_match_fall3_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[1].pat0_match_rise0_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[1].pat0_match_rise1_r[1]_i_1_n_0 ;
  wire \gen_pat_match_div4.gen_pat_match[1].pat0_match_rise1_r_reg__0 ;
  wire \gen_pat_match_div4.gen_pat_match[1].pat0_match_rise3_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_fall0_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_fall1_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_fall2_r[2]_i_1_n_0 ;
  wire \gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_fall2_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_fall3_r[2]_i_1_n_0 ;
  wire \gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_fall3_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_rise0_r[2]_i_1_n_0 ;
  wire \gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_rise0_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_rise1_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_rise2_r[2]_i_1_n_0 ;
  wire \gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_rise2_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_rise3_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_fall0_r[2]_i_1_n_0 ;
  wire \gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_fall0_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_fall2_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_rise0_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_rise1_r[2]_i_1_n_0 ;
  wire \gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_rise1_r_reg__0 ;
  wire \gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_rise2_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_rise3_r[2]_i_1_n_0 ;
  wire \gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_rise3_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[2].pat0_match_fall1_r[2]_i_1_n_0 ;
  wire \gen_pat_match_div4.gen_pat_match[2].pat0_match_fall1_r_reg__0 ;
  wire \gen_pat_match_div4.gen_pat_match[2].pat1_match_fall3_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_fall0_r[3]_i_1_n_0 ;
  wire \gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_fall0_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_fall1_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_fall2_r[3]_i_1_n_0 ;
  wire \gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_fall2_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_fall3_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_rise0_r[3]_i_1_n_0 ;
  wire \gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_rise0_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_rise1_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_rise2_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_rise3_r[3]_i_1_n_0 ;
  wire \gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_rise3_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_fall0_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_fall1_r[3]_i_1_n_0 ;
  wire \gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_fall1_r_reg__0 ;
  wire \gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_fall2_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_fall3_r[3]_i_1_n_0 ;
  wire \gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_fall3_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_rise1_r[3]_i_1_n_0 ;
  wire \gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_rise1_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_rise3_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[3].pat0_match_rise2_r[3]_i_1_n_0 ;
  wire \gen_pat_match_div4.gen_pat_match[3].pat0_match_rise2_r_reg__0 ;
  wire \gen_pat_match_div4.gen_pat_match[3].pat1_match_rise0_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_fall0_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_fall1_r[4]_i_1_n_0 ;
  wire \gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_fall1_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_fall2_r[4]_i_1_n_0 ;
  wire \gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_fall2_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_fall3_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_rise0_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_rise1_r[4]_i_1_n_0 ;
  wire \gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_rise1_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_rise2_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_rise3_r[4]_i_1_n_0 ;
  wire \gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_rise3_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[4].idel_pat1_match_fall1_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[4].idel_pat1_match_fall3_r[4]_i_1_n_0 ;
  wire \gen_pat_match_div4.gen_pat_match[4].idel_pat1_match_fall3_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[4].idel_pat1_match_rise0_r[4]_i_1_n_0 ;
  wire \gen_pat_match_div4.gen_pat_match[4].idel_pat1_match_rise0_r_reg__0 ;
  wire \gen_pat_match_div4.gen_pat_match[4].idel_pat1_match_rise1_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[4].idel_pat1_match_rise2_r[4]_i_1_n_0 ;
  wire \gen_pat_match_div4.gen_pat_match[4].idel_pat1_match_rise2_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[4].idel_pat1_match_rise3_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[4].pat0_match_fall0_r[4]_i_1_n_0 ;
  wire \gen_pat_match_div4.gen_pat_match[4].pat0_match_fall0_r_reg__0 ;
  wire \gen_pat_match_div4.gen_pat_match[4].pat1_match_fall2_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_fall0_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_fall1_r[5]_i_1_n_0 ;
  wire \gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_fall1_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_fall2_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_fall3_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_rise0_r[5]_i_1_n_0 ;
  wire \gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_rise0_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_rise1_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_rise2_r[5]_i_1_n_0 ;
  wire \gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_rise2_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_rise3_r[5]_i_1_n_0 ;
  wire \gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_rise3_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[5].idel_pat1_match_fall0_r[5]_i_1_n_0 ;
  wire \gen_pat_match_div4.gen_pat_match[5].idel_pat1_match_fall0_r_reg__0 ;
  wire \gen_pat_match_div4.gen_pat_match[5].idel_pat1_match_fall1_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[5].idel_pat1_match_fall2_r[5]_i_1_n_0 ;
  wire \gen_pat_match_div4.gen_pat_match[5].idel_pat1_match_fall2_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[5].idel_pat1_match_rise2_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[5].pat0_match_fall3_r[5]_i_1_n_0 ;
  wire \gen_pat_match_div4.gen_pat_match[5].pat0_match_fall3_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[5].pat0_match_rise0_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[5].pat0_match_rise1_r[5]_i_1_n_0 ;
  wire \gen_pat_match_div4.gen_pat_match[5].pat0_match_rise1_r_reg__0 ;
  wire \gen_pat_match_div4.gen_pat_match[5].pat0_match_rise3_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_fall0_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_fall1_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_fall2_r[6]_i_1_n_0 ;
  wire \gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_fall2_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_fall3_r[6]_i_1_n_0 ;
  wire \gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_fall3_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_rise0_r[6]_i_1_n_0 ;
  wire \gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_rise0_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_rise1_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_rise2_r[6]_i_1_n_0 ;
  wire \gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_rise2_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_rise3_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[6].idel_pat1_match_fall0_r[6]_i_1_n_0 ;
  wire \gen_pat_match_div4.gen_pat_match[6].idel_pat1_match_fall0_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[6].idel_pat1_match_fall2_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[6].idel_pat1_match_rise0_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[6].idel_pat1_match_rise1_r[6]_i_1_n_0 ;
  wire \gen_pat_match_div4.gen_pat_match[6].idel_pat1_match_rise1_r_reg__0 ;
  wire \gen_pat_match_div4.gen_pat_match[6].idel_pat1_match_rise2_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[6].idel_pat1_match_rise3_r[6]_i_1_n_0 ;
  wire \gen_pat_match_div4.gen_pat_match[6].idel_pat1_match_rise3_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[6].pat0_match_fall1_r[6]_i_1_n_0 ;
  wire \gen_pat_match_div4.gen_pat_match[6].pat0_match_fall1_r_reg__0 ;
  wire \gen_pat_match_div4.gen_pat_match[6].pat1_match_fall3_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_fall0_r[7]_i_1_n_0 ;
  wire \gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_fall0_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_fall1_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_fall2_r[7]_i_1_n_0 ;
  wire \gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_fall2_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_fall3_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_rise0_r[7]_i_1_n_0 ;
  wire \gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_rise0_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_rise1_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_rise2_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_rise3_r[7]_i_1_n_0 ;
  wire \gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_rise3_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[7].idel_pat1_match_fall0_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[7].idel_pat1_match_fall1_r[7]_i_1_n_0 ;
  wire \gen_pat_match_div4.gen_pat_match[7].idel_pat1_match_fall1_r_reg__0 ;
  wire \gen_pat_match_div4.gen_pat_match[7].idel_pat1_match_fall2_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[7].idel_pat1_match_fall3_r[7]_i_1_n_0 ;
  wire \gen_pat_match_div4.gen_pat_match[7].idel_pat1_match_fall3_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[7].idel_pat1_match_rise1_r[7]_i_1_n_0 ;
  wire \gen_pat_match_div4.gen_pat_match[7].idel_pat1_match_rise1_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[7].idel_pat1_match_rise3_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[7].pat0_match_rise2_r[7]_i_1_n_0 ;
  wire \gen_pat_match_div4.gen_pat_match[7].pat0_match_rise2_r_reg__0 ;
  wire \gen_pat_match_div4.gen_pat_match[7].pat1_match_rise0_r_reg ;
  wire \gen_pat_match_div4.idel_pat0_data_match_r_i_2_n_0 ;
  wire \gen_pat_match_div4.idel_pat0_data_match_r_reg_n_0 ;
  wire \gen_pat_match_div4.idel_pat0_match_fall0_and_r_i_1_n_0 ;
  wire \gen_pat_match_div4.idel_pat0_match_fall1_and_r_i_1_n_0 ;
  wire \gen_pat_match_div4.idel_pat0_match_fall2_and_r_i_1_n_0 ;
  wire \gen_pat_match_div4.idel_pat0_match_fall2_and_r_i_2_n_0 ;
  wire \gen_pat_match_div4.idel_pat0_match_fall3_and_r_i_1_n_0 ;
  wire \gen_pat_match_div4.idel_pat0_match_fall3_and_r_i_2_n_0 ;
  wire \gen_pat_match_div4.idel_pat0_match_rise0_and_r_i_1_n_0 ;
  wire \gen_pat_match_div4.idel_pat0_match_rise1_and_r_i_1_n_0 ;
  wire \gen_pat_match_div4.idel_pat0_match_rise2_and_r_i_1_n_0 ;
  wire \gen_pat_match_div4.idel_pat0_match_rise2_and_r_i_2_n_0 ;
  wire \gen_pat_match_div4.idel_pat0_match_rise3_and_r_i_1_n_0 ;
  wire \gen_pat_match_div4.idel_pat1_data_match_r_i_2_n_0 ;
  wire \gen_pat_match_div4.idel_pat1_data_match_r_reg_n_0 ;
  wire \gen_pat_match_div4.idel_pat1_match_fall0_and_r_i_1_n_0 ;
  wire \gen_pat_match_div4.idel_pat1_match_fall0_and_r_i_2_n_0 ;
  wire \gen_pat_match_div4.idel_pat1_match_fall1_and_r_i_1_n_0 ;
  wire \gen_pat_match_div4.idel_pat1_match_fall1_and_r_i_2_n_0 ;
  wire \gen_pat_match_div4.idel_pat1_match_fall2_and_r_i_1_n_0 ;
  wire \gen_pat_match_div4.idel_pat1_match_fall3_and_r_i_1_n_0 ;
  wire \gen_pat_match_div4.idel_pat1_match_rise0_and_r_i_1_n_0 ;
  wire \gen_pat_match_div4.idel_pat1_match_rise1_and_r_i_1_n_0 ;
  wire \gen_pat_match_div4.idel_pat1_match_rise2_and_r_i_1_n_0 ;
  wire \gen_pat_match_div4.idel_pat1_match_rise3_and_r_i_1_n_0 ;
  wire \gen_pat_match_div4.pat0_data_match_r_i_2_n_0 ;
  wire \gen_pat_match_div4.pat0_data_match_r_reg_n_0 ;
  wire \gen_pat_match_div4.pat0_match_fall0_and_r_i_1_n_0 ;
  wire \gen_pat_match_div4.pat0_match_fall0_and_r_i_2_n_0 ;
  wire \gen_pat_match_div4.pat0_match_fall1_and_r_i_1_n_0 ;
  wire \gen_pat_match_div4.pat0_match_fall1_and_r_i_2_n_0 ;
  wire \gen_pat_match_div4.pat0_match_fall2_and_r_i_1_n_0 ;
  wire \gen_pat_match_div4.pat0_match_fall2_and_r_i_2_n_0 ;
  wire \gen_pat_match_div4.pat0_match_fall3_and_r_i_1_n_0 ;
  wire \gen_pat_match_div4.pat0_match_fall3_and_r_i_2_n_0 ;
  wire \gen_pat_match_div4.pat0_match_rise0_and_r_i_1_n_0 ;
  wire \gen_pat_match_div4.pat0_match_rise0_and_r_i_2_n_0 ;
  wire \gen_pat_match_div4.pat0_match_rise1_and_r_i_1_n_0 ;
  wire \gen_pat_match_div4.pat0_match_rise1_and_r_i_2_n_0 ;
  wire \gen_pat_match_div4.pat0_match_rise2_and_r_i_1_n_0 ;
  wire \gen_pat_match_div4.pat0_match_rise2_and_r_i_2_n_0 ;
  wire \gen_pat_match_div4.pat0_match_rise3_and_r_i_1_n_0 ;
  wire \gen_pat_match_div4.pat0_match_rise3_and_r_i_2_n_0 ;
  wire \gen_pat_match_div4.pat1_data_match_r_i_2_n_0 ;
  wire \gen_pat_match_div4.pat1_data_match_r_reg_n_0 ;
  wire \gen_pat_match_div4.pat1_match_fall0_and_r_i_1_n_0 ;
  wire \gen_pat_match_div4.pat1_match_fall0_and_r_i_2_n_0 ;
  wire \gen_pat_match_div4.pat1_match_fall1_and_r_i_1_n_0 ;
  wire \gen_pat_match_div4.pat1_match_fall1_and_r_i_2_n_0 ;
  wire \gen_pat_match_div4.pat1_match_fall2_and_r_i_1_n_0 ;
  wire \gen_pat_match_div4.pat1_match_fall2_and_r_i_2_n_0 ;
  wire \gen_pat_match_div4.pat1_match_fall3_and_r_i_1_n_0 ;
  wire \gen_pat_match_div4.pat1_match_fall3_and_r_i_2_n_0 ;
  wire \gen_pat_match_div4.pat1_match_rise0_and_r_i_1_n_0 ;
  wire \gen_pat_match_div4.pat1_match_rise0_and_r_i_2_n_0 ;
  wire \gen_pat_match_div4.pat1_match_rise1_and_r_i_1_n_0 ;
  wire \gen_pat_match_div4.pat1_match_rise1_and_r_i_2_n_0 ;
  wire \gen_pat_match_div4.pat1_match_rise2_and_r_i_1_n_0 ;
  wire \gen_pat_match_div4.pat1_match_rise2_and_r_i_2_n_0 ;
  wire \gen_pat_match_div4.pat1_match_rise3_and_r_i_1_n_0 ;
  wire \gen_pat_match_div4.pat1_match_rise3_and_r_i_2_n_0 ;
  wire \gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_fall0_r_reg[0]_42 ;
  wire \gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_fall1_r_reg[0]_26 ;
  wire \gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_fall2_r_reg[0]_50 ;
  wire \gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_fall3_r_reg[0]_10 ;
  wire \gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_rise0_r_reg[0]_2 ;
  wire \gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_rise1_r_reg[0]_34 ;
  wire \gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_rise2_r_reg[0]_18 ;
  wire \gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_rise3_r_reg[0]_58 ;
  wire \gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_fall0_r_reg[1]_43 ;
  wire \gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_fall1_r_reg[1]_27 ;
  wire \gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_fall2_r_reg[1]_51 ;
  wire \gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_fall3_r_reg[1]_11 ;
  wire \gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_rise0_r_reg[1]_3 ;
  wire \gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_rise1_r_reg[1]_35 ;
  wire \gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_rise2_r_reg[1]_19 ;
  wire \gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_rise3_r_reg[1]_59 ;
  wire \gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_fall0_r_reg[2]_44 ;
  wire \gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_fall1_r_reg[2]_28 ;
  wire \gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_fall2_r_reg[2]_52 ;
  wire \gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_fall3_r_reg[2]_12 ;
  wire \gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_rise0_r_reg[2]_4 ;
  wire \gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_rise1_r_reg[2]_36 ;
  wire \gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_rise2_r_reg[2]_20 ;
  wire \gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_rise3_r_reg[2]_60 ;
  wire \gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_fall0_r_reg[3]_45 ;
  wire \gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_fall1_r_reg[3]_29 ;
  wire \gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_fall2_r_reg[3]_53 ;
  wire \gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_fall3_r_reg[3]_13 ;
  wire \gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_rise0_r_reg[3]_5 ;
  wire \gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_rise1_r_reg[3]_37 ;
  wire \gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_rise2_r_reg[3]_21 ;
  wire \gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_rise3_r_reg[3]_61 ;
  wire \gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_fall0_r_reg[4]_46 ;
  wire \gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_fall1_r_reg[4]_30 ;
  wire \gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_fall2_r_reg[4]_54 ;
  wire \gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_fall3_r_reg[4]_14 ;
  wire \gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_rise0_r_reg[4]_6 ;
  wire \gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_rise1_r_reg[4]_38 ;
  wire \gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_rise2_r_reg[4]_22 ;
  wire \gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_rise3_r_reg[4]_62 ;
  wire \gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_fall0_r_reg[5]_47 ;
  wire \gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_fall1_r_reg[5]_31 ;
  wire \gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_fall2_r_reg[5]_55 ;
  wire \gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_fall3_r_reg[5]_15 ;
  wire \gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_rise0_r_reg[5]_7 ;
  wire \gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_rise1_r_reg[5]_39 ;
  wire \gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_rise2_r_reg[5]_23 ;
  wire \gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_rise3_r_reg[5]_63 ;
  wire \gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_fall0_r_reg[6]_48 ;
  wire \gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_fall1_r_reg[6]_32 ;
  wire \gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_fall2_r_reg[6]_56 ;
  wire \gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_fall3_r_reg[6]_16 ;
  wire \gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_rise0_r_reg[6]_8 ;
  wire \gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_rise1_r_reg[6]_40 ;
  wire \gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_rise2_r_reg[6]_24 ;
  wire \gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_rise3_r_reg[6]_64 ;
  wire \gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_fall0_r_reg[7]_49 ;
  wire \gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_fall1_r_reg[7]_33 ;
  wire \gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_fall2_r_reg[7]_57 ;
  wire \gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_fall3_r_reg[7]_17 ;
  wire \gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_rise0_r_reg[7]_9 ;
  wire \gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_rise1_r_reg[7]_41 ;
  wire \gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_rise2_r_reg[7]_25 ;
  wire \gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_rise3_r_reg[7]_65 ;
  wire \gen_sr_match_div4.gen_sr_match[0].old_sr_diff_r_reg_n_0_[0] ;
  wire \gen_sr_match_div4.gen_sr_match[0].old_sr_match_cyc2_r[0]_inv_i_2_n_0 ;
  wire \gen_sr_match_div4.gen_sr_match[0].old_sr_match_cyc2_r_reg[0]_inv_n_0 ;
  wire \gen_sr_match_div4.gen_sr_match[0].old_sr_match_fall0_r_reg_n_0_[0] ;
  wire \gen_sr_match_div4.gen_sr_match[0].old_sr_match_fall1_r_reg_n_0_[0] ;
  wire \gen_sr_match_div4.gen_sr_match[0].old_sr_match_fall2_r_reg_n_0_[0] ;
  wire \gen_sr_match_div4.gen_sr_match[0].old_sr_match_fall3_r_reg_n_0_[0] ;
  wire \gen_sr_match_div4.gen_sr_match[0].old_sr_match_rise0_r_reg_n_0_[0] ;
  wire \gen_sr_match_div4.gen_sr_match[0].old_sr_match_rise1_r_reg_n_0_[0] ;
  wire \gen_sr_match_div4.gen_sr_match[0].old_sr_match_rise2_r_reg_n_0_[0] ;
  wire \gen_sr_match_div4.gen_sr_match[0].old_sr_match_rise3_r_reg_n_0_[0] ;
  wire \gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0 ;
  wire \gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r_reg_n_0_[0] ;
  wire \gen_sr_match_div4.gen_sr_match[0].prev_sr_match_cyc2_r[0]_inv_i_2_n_0 ;
  wire \gen_sr_match_div4.gen_sr_match[0].prev_sr_match_cyc2_r_reg[0]_inv_n_0 ;
  wire \gen_sr_match_div4.gen_sr_match[0].prev_sr_match_fall0_r_reg_n_0_[0] ;
  wire \gen_sr_match_div4.gen_sr_match[0].prev_sr_match_fall1_r_reg_n_0_[0] ;
  wire \gen_sr_match_div4.gen_sr_match[0].prev_sr_match_fall2_r_reg_n_0_[0] ;
  wire \gen_sr_match_div4.gen_sr_match[0].prev_sr_match_fall3_r_reg_n_0_[0] ;
  wire \gen_sr_match_div4.gen_sr_match[0].prev_sr_match_rise0_r_reg_n_0_[0] ;
  wire \gen_sr_match_div4.gen_sr_match[0].prev_sr_match_rise1_r_reg_n_0_[0] ;
  wire \gen_sr_match_div4.gen_sr_match[0].prev_sr_match_rise2_r_reg_n_0_[0] ;
  wire \gen_sr_match_div4.gen_sr_match[0].prev_sr_match_rise3_r_reg_n_0_[0] ;
  wire \gen_sr_match_div4.gen_sr_match[1].old_sr_match_cyc2_r[1]_inv_i_2_n_0 ;
  wire \gen_sr_match_div4.gen_sr_match[1].old_sr_match_cyc2_r_reg[1]_inv_n_0 ;
  wire \gen_sr_match_div4.gen_sr_match[1].prev_sr_match_cyc2_r[1]_inv_i_2_n_0 ;
  wire \gen_sr_match_div4.gen_sr_match[1].prev_sr_match_cyc2_r_reg[1]_inv_n_0 ;
  wire \gen_sr_match_div4.gen_sr_match[2].old_sr_match_cyc2_r[2]_inv_i_2_n_0 ;
  wire \gen_sr_match_div4.gen_sr_match[2].old_sr_match_cyc2_r_reg[2]_inv_n_0 ;
  wire \gen_sr_match_div4.gen_sr_match[2].prev_sr_match_cyc2_r[2]_inv_i_2_n_0 ;
  wire \gen_sr_match_div4.gen_sr_match[2].prev_sr_match_cyc2_r_reg[2]_inv_n_0 ;
  wire \gen_sr_match_div4.gen_sr_match[3].old_sr_match_cyc2_r[3]_inv_i_2_n_0 ;
  wire \gen_sr_match_div4.gen_sr_match[3].old_sr_match_cyc2_r_reg[3]_inv_n_0 ;
  wire \gen_sr_match_div4.gen_sr_match[3].prev_sr_match_cyc2_r[3]_inv_i_2_n_0 ;
  wire \gen_sr_match_div4.gen_sr_match[3].prev_sr_match_cyc2_r_reg[3]_inv_n_0 ;
  wire \gen_sr_match_div4.gen_sr_match[4].old_sr_match_cyc2_r[4]_inv_i_2_n_0 ;
  wire \gen_sr_match_div4.gen_sr_match[4].old_sr_match_cyc2_r_reg[4]_inv_n_0 ;
  wire \gen_sr_match_div4.gen_sr_match[4].prev_sr_match_cyc2_r[4]_inv_i_2_n_0 ;
  wire \gen_sr_match_div4.gen_sr_match[4].prev_sr_match_cyc2_r_reg[4]_inv_n_0 ;
  wire \gen_sr_match_div4.gen_sr_match[5].old_sr_match_cyc2_r[5]_inv_i_2_n_0 ;
  wire \gen_sr_match_div4.gen_sr_match[5].old_sr_match_cyc2_r_reg[5]_inv_n_0 ;
  wire \gen_sr_match_div4.gen_sr_match[5].prev_sr_match_cyc2_r[5]_inv_i_2_n_0 ;
  wire \gen_sr_match_div4.gen_sr_match[5].prev_sr_match_cyc2_r_reg[5]_inv_n_0 ;
  wire \gen_sr_match_div4.gen_sr_match[6].old_sr_match_cyc2_r[6]_inv_i_2_n_0 ;
  wire \gen_sr_match_div4.gen_sr_match[6].old_sr_match_cyc2_r_reg[6]_inv_n_0 ;
  wire \gen_sr_match_div4.gen_sr_match[6].prev_sr_match_cyc2_r[6]_inv_i_2_n_0 ;
  wire \gen_sr_match_div4.gen_sr_match[6].prev_sr_match_cyc2_r_reg[6]_inv_n_0 ;
  wire \gen_sr_match_div4.gen_sr_match[7].old_sr_diff_r_reg_n_0_[7] ;
  wire \gen_sr_match_div4.gen_sr_match[7].old_sr_match_cyc2_r[7]_inv_i_2_n_0 ;
  wire \gen_sr_match_div4.gen_sr_match[7].old_sr_match_cyc2_r_reg[7]_inv_n_0 ;
  wire \gen_sr_match_div4.gen_sr_match[7].old_sr_match_fall2_r_reg_n_0_[7] ;
  wire \gen_sr_match_div4.gen_sr_match[7].old_sr_match_rise1_r_reg_n_0_[7] ;
  wire \gen_sr_match_div4.gen_sr_match[7].old_sr_match_rise2_r_reg_n_0_[7] ;
  wire \gen_sr_match_div4.gen_sr_match[7].prev_sr_diff_r_reg_n_0_[7] ;
  wire \gen_sr_match_div4.gen_sr_match[7].prev_sr_match_cyc2_r[7]_inv_i_2_n_0 ;
  wire \gen_sr_match_div4.gen_sr_match[7].prev_sr_match_cyc2_r_reg[7]_inv_n_0 ;
  wire \gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0 ;
  wire \gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_4_n_0 ;
  wire \gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_5_n_0 ;
  wire [4:0]\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0 ;
  wire \gen_track_left_edge[0].pb_detect_edge_done_r[0]_i_1_n_0 ;
  wire \gen_track_left_edge[0].pb_found_edge_r[0]_i_1_n_0 ;
  wire \gen_track_left_edge[0].pb_found_edge_r[0]_i_2_n_0 ;
  wire \gen_track_left_edge[0].pb_found_edge_r_reg_n_0_[0] ;
  wire \gen_track_left_edge[0].pb_found_stable_eye_r[0]_i_1_n_0 ;
  wire \gen_track_left_edge[0].pb_found_stable_eye_r_reg ;
  wire \gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_1_n_0 ;
  wire \gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_2_n_0 ;
  wire \gen_track_left_edge[0].pb_last_tap_jitter_r_reg_n_0_[0] ;
  wire \gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0 ;
  wire \gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0 ;
  wire \gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_4_n_0 ;
  wire \gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_5_n_0 ;
  wire [4:0]\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0 ;
  wire \gen_track_left_edge[1].pb_detect_edge_done_r[1]_i_1_n_0 ;
  wire \gen_track_left_edge[1].pb_found_edge_r[1]_i_1_n_0 ;
  wire \gen_track_left_edge[1].pb_found_edge_r[1]_i_2_n_0 ;
  wire \gen_track_left_edge[1].pb_found_edge_r_reg_n_0_[1] ;
  wire \gen_track_left_edge[1].pb_found_stable_eye_r[1]_i_1_n_0 ;
  wire \gen_track_left_edge[1].pb_found_stable_eye_r_reg ;
  wire \gen_track_left_edge[1].pb_last_tap_jitter_r[1]_i_1_n_0 ;
  wire \gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0 ;
  wire \gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0 ;
  wire \gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_4_n_0 ;
  wire \gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_5_n_0 ;
  wire [4:0]\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0 ;
  wire \gen_track_left_edge[2].pb_detect_edge_done_r[2]_i_1_n_0 ;
  wire \gen_track_left_edge[2].pb_found_edge_r[2]_i_1_n_0 ;
  wire \gen_track_left_edge[2].pb_found_edge_r[2]_i_2_n_0 ;
  wire \gen_track_left_edge[2].pb_found_edge_r_reg_n_0_[2] ;
  wire \gen_track_left_edge[2].pb_found_stable_eye_r[2]_i_1_n_0 ;
  wire \gen_track_left_edge[2].pb_found_stable_eye_r_reg ;
  wire \gen_track_left_edge[2].pb_last_tap_jitter_r[2]_i_1_n_0 ;
  wire \gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0 ;
  wire \gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0 ;
  wire \gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_4_n_0 ;
  wire \gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_5_n_0 ;
  wire [4:0]\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0 ;
  wire \gen_track_left_edge[3].pb_detect_edge_done_r[3]_i_1_n_0 ;
  wire \gen_track_left_edge[3].pb_found_edge_r[3]_i_1_n_0 ;
  wire \gen_track_left_edge[3].pb_found_edge_r[3]_i_2_n_0 ;
  wire \gen_track_left_edge[3].pb_found_edge_r_reg_n_0_[3] ;
  wire \gen_track_left_edge[3].pb_found_stable_eye_r[3]_i_1_n_0 ;
  wire \gen_track_left_edge[3].pb_found_stable_eye_r_reg ;
  wire \gen_track_left_edge[3].pb_last_tap_jitter_r[3]_i_1_n_0 ;
  wire \gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0 ;
  wire \gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0 ;
  wire \gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_4_n_0 ;
  wire \gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_5_n_0 ;
  wire [4:0]\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0 ;
  wire \gen_track_left_edge[4].pb_detect_edge_done_r[4]_i_1_n_0 ;
  wire \gen_track_left_edge[4].pb_found_edge_r[4]_i_1_n_0 ;
  wire \gen_track_left_edge[4].pb_found_edge_r[4]_i_2_n_0 ;
  wire \gen_track_left_edge[4].pb_found_edge_r_reg_n_0_[4] ;
  wire \gen_track_left_edge[4].pb_found_stable_eye_r[4]_i_1_n_0 ;
  wire \gen_track_left_edge[4].pb_found_stable_eye_r_reg ;
  wire \gen_track_left_edge[4].pb_last_tap_jitter_r[4]_i_1_n_0 ;
  wire \gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0 ;
  wire \gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0 ;
  wire \gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_4_n_0 ;
  wire \gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_5_n_0 ;
  wire [4:0]\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0 ;
  wire \gen_track_left_edge[5].pb_detect_edge_done_r[5]_i_1_n_0 ;
  wire \gen_track_left_edge[5].pb_found_edge_r[5]_i_1_n_0 ;
  wire \gen_track_left_edge[5].pb_found_edge_r[5]_i_2_n_0 ;
  wire \gen_track_left_edge[5].pb_found_edge_r_reg_n_0_[5] ;
  wire \gen_track_left_edge[5].pb_found_stable_eye_r[5]_i_1_n_0 ;
  wire \gen_track_left_edge[5].pb_found_stable_eye_r_reg ;
  wire \gen_track_left_edge[5].pb_last_tap_jitter_r[5]_i_1_n_0 ;
  wire \gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0 ;
  wire \gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0 ;
  wire \gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_4_n_0 ;
  wire \gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_5_n_0 ;
  wire [4:0]\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0 ;
  wire \gen_track_left_edge[6].pb_detect_edge_done_r[6]_i_1_n_0 ;
  wire \gen_track_left_edge[6].pb_found_edge_r[6]_i_1_n_0 ;
  wire \gen_track_left_edge[6].pb_found_edge_r[6]_i_2_n_0 ;
  wire \gen_track_left_edge[6].pb_found_edge_r_reg_n_0_[6] ;
  wire \gen_track_left_edge[6].pb_found_stable_eye_r[6]_i_1_n_0 ;
  wire \gen_track_left_edge[6].pb_found_stable_eye_r_reg ;
  wire \gen_track_left_edge[6].pb_last_tap_jitter_r[6]_i_1_n_0 ;
  wire \gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0 ;
  wire \gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0 ;
  wire \gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_4_n_0 ;
  wire \gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_5_n_0 ;
  wire [4:0]\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0 ;
  wire \gen_track_left_edge[7].pb_detect_edge_done_r[7]_i_2_n_0 ;
  wire \gen_track_left_edge[7].pb_found_edge_r[7]_i_1_n_0 ;
  wire \gen_track_left_edge[7].pb_found_edge_r[7]_i_2_n_0 ;
  wire \gen_track_left_edge[7].pb_found_edge_r_reg_n_0_[7] ;
  wire \gen_track_left_edge[7].pb_found_stable_eye_r[7]_i_1_n_0 ;
  wire \gen_track_left_edge[7].pb_found_stable_eye_r_reg ;
  wire \gen_track_left_edge[7].pb_last_tap_jitter_r[7]_i_1_n_0 ;
  wire idel_adj_inc_i_1_n_0;
  wire idel_adj_inc_i_2_n_0;
  wire idel_adj_inc_i_3_n_0;
  wire idel_adj_inc_reg_n_0;
  wire [4:0]idel_dec_cnt;
  wire \idel_dec_cnt[1]_i_2_n_0 ;
  wire \idel_dec_cnt[2]_i_2_n_0 ;
  wire \idel_dec_cnt[2]_i_3_n_0 ;
  wire \idel_dec_cnt[3]_i_2_n_0 ;
  wire \idel_dec_cnt[3]_i_3_n_0 ;
  wire \idel_dec_cnt[4]_i_10_n_0 ;
  wire \idel_dec_cnt[4]_i_1_n_0 ;
  wire \idel_dec_cnt[4]_i_4_n_0 ;
  wire \idel_dec_cnt[4]_i_5_n_0 ;
  wire \idel_dec_cnt[4]_i_6_n_0 ;
  wire \idel_dec_cnt[4]_i_7_n_0 ;
  wire \idel_dec_cnt[4]_i_8_n_0 ;
  wire \idel_dec_cnt[4]_i_9_n_0 ;
  wire [4:0]idel_dec_cnt__0;
  wire \idel_dec_cnt_reg[4]_i_3_n_0 ;
  wire idel_mpr_pat_detect_r;
  wire idel_pat0_data_match_r0__0;
  wire idel_pat0_match_fall0_and_r;
  wire idel_pat0_match_fall1_and_r;
  wire idel_pat0_match_fall2_and_r;
  wire idel_pat0_match_fall3_and_r;
  wire idel_pat0_match_rise0_and_r;
  wire idel_pat0_match_rise1_and_r;
  wire idel_pat0_match_rise2_and_r;
  wire idel_pat0_match_rise3_and_r;
  wire idel_pat1_data_match_r0__0;
  wire idel_pat1_match_fall0_and_r;
  wire idel_pat1_match_fall1_and_r;
  wire idel_pat1_match_fall2_and_r;
  wire idel_pat1_match_fall3_and_r;
  wire idel_pat1_match_rise0_and_r;
  wire idel_pat1_match_rise1_and_r;
  wire idel_pat1_match_rise2_and_r;
  wire idel_pat1_match_rise3_and_r;
  wire idel_pat_detect_valid_r_i_1_n_0;
  wire idel_pat_detect_valid_r_reg_n_0;
  wire idelay_ce_int;
  wire idelay_inc_int;
  wire idelay_ld_reg;
  wire idelay_ld_reg_0;
  wire [4:0]idelay_tap_cnt_r;
  wire \idelay_tap_cnt_r[0][0][0]_i_1_n_0 ;
  wire \idelay_tap_cnt_r[0][0][1]_i_1_n_0 ;
  wire \idelay_tap_cnt_r[0][0][1]_i_2_n_0 ;
  wire \idelay_tap_cnt_r[0][0][2]_i_1_n_0 ;
  wire \idelay_tap_cnt_r[0][0][2]_i_2_n_0 ;
  wire \idelay_tap_cnt_r[0][0][3]_i_1_n_0 ;
  wire \idelay_tap_cnt_r[0][0][3]_i_2_n_0 ;
  wire \idelay_tap_cnt_r[0][0][3]_i_3_n_0 ;
  wire \idelay_tap_cnt_r[0][0][3]_i_4_n_0 ;
  wire \idelay_tap_cnt_r[0][0][4]_i_1_n_0 ;
  wire \idelay_tap_cnt_r[0][0][4]_i_2_n_0 ;
  wire \idelay_tap_cnt_r[0][1][0]_i_1_n_0 ;
  wire \idelay_tap_cnt_r[0][1][1]_i_1_n_0 ;
  wire \idelay_tap_cnt_r[0][1][2]_i_1_n_0 ;
  wire \idelay_tap_cnt_r[0][1][3]_i_1_n_0 ;
  wire \idelay_tap_cnt_r[0][1][4]_i_1_n_0 ;
  wire \idelay_tap_cnt_r_reg[0][1][1]_0 ;
  wire \idelay_tap_cnt_r_reg_n_0_[0][0][0] ;
  wire \idelay_tap_cnt_r_reg_n_0_[0][0][1] ;
  wire \idelay_tap_cnt_r_reg_n_0_[0][0][2] ;
  wire \idelay_tap_cnt_r_reg_n_0_[0][0][3] ;
  wire \idelay_tap_cnt_r_reg_n_0_[0][0][4] ;
  wire \idelay_tap_cnt_r_reg_n_0_[0][1][0] ;
  wire \idelay_tap_cnt_r_reg_n_0_[0][1][1] ;
  wire \idelay_tap_cnt_r_reg_n_0_[0][1][2] ;
  wire \idelay_tap_cnt_r_reg_n_0_[0][1][3] ;
  wire \idelay_tap_cnt_r_reg_n_0_[0][1][4] ;
  wire [4:0]idelay_tap_cnt_slice_r;
  wire idelay_tap_limit_r_i_1_n_0;
  wire idelay_tap_limit_r_i_2_n_0;
  wire idelay_tap_limit_r_i_3_n_0;
  wire idelay_tap_limit_r_reg_0;
  wire idelay_tap_limit_r_reg_n_0;
  wire inhibit_edge_detect_r;
  wire inhibit_edge_detect_r0;
  wire \init_state_r_reg[0] ;
  wire \init_state_r_reg[2] ;
  wire \init_state_r_reg[3] ;
  wire \mpr_4to1.idel_mpr_pat_detect_r_i_1_n_0 ;
  wire \mpr_4to1.idel_mpr_pat_detect_r_i_2_n_0 ;
  wire \mpr_4to1.idel_mpr_pat_detect_r_i_4_n_0 ;
  wire \mpr_4to1.inhibit_edge_detect_r_i_1_n_0 ;
  wire \mpr_4to1.inhibit_edge_detect_r_i_2_n_0 ;
  wire \mpr_4to1.inhibit_edge_detect_r_i_3_n_0 ;
  wire \mpr_4to1.inhibit_edge_detect_r_i_4_n_0 ;
  wire \mpr_4to1.inhibit_edge_detect_r_i_6_n_0 ;
  wire \mpr_4to1.inhibit_edge_detect_r_i_7_n_0 ;
  wire \mpr_4to1.stable_idel_cnt[0]_i_1_n_0 ;
  wire \mpr_4to1.stable_idel_cnt[1]_i_1_n_0 ;
  wire \mpr_4to1.stable_idel_cnt[2]_i_1_n_0 ;
  wire \mpr_4to1.stable_idel_cnt[2]_i_4_n_0 ;
  wire \mpr_4to1.stable_idel_cnt[2]_i_5_n_0 ;
  wire \mpr_4to1.stable_idel_cnt[2]_i_6_n_0 ;
  wire \mpr_4to1.stable_idel_cnt[2]_i_7_n_0 ;
  wire \mpr_4to1.stable_idel_cnt[2]_i_8_n_0 ;
  wire \mpr_4to1.stable_idel_cnt_reg_n_0_[0] ;
  wire \mpr_4to1.stable_idel_cnt_reg_n_0_[1] ;
  wire \mpr_4to1.stable_idel_cnt_reg_n_0_[2] ;
  wire mpr_dec_cpt_r_i_1_n_0;
  wire mpr_dec_cpt_r_i_2_n_0;
  wire mpr_dec_cpt_r_i_3_n_0;
  wire mpr_dec_cpt_r_reg_n_0;
  wire mpr_rd_fall0_prev_r;
  wire mpr_rd_fall1_prev_r;
  wire mpr_rd_fall2_prev_r;
  wire mpr_rd_fall3_prev_r;
  wire mpr_rd_rise0_prev_r;
  wire mpr_rd_rise0_prev_r0;
  wire mpr_rd_rise1_prev_r;
  wire mpr_rd_rise1_prev_r_i_2_n_0;
  wire mpr_rd_rise2_prev_r;
  wire mpr_rd_rise3_prev_r;
  wire mpr_rdlvl_start_r;
  wire mpr_rdlvl_start_reg;
  wire new_cnt_cpt_r;
  wire new_cnt_cpt_r_i_2_n_0;
  wire [0:0]new_cnt_cpt_r_reg_0;
  wire \one_rank.stg1_wr_done_reg ;
  wire p_0_in;
  wire p_0_in102_in;
  wire p_0_in10_in;
  wire p_0_in134_in;
  wire p_0_in13_in;
  wire p_0_in156_in;
  wire p_0_in16_in;
  wire p_0_in181_in;
  wire p_0_in1_in;
  wire p_0_in206_in;
  wire p_0_in231_in;
  wire p_0_in256_in;
  wire p_0_in281_in;
  wire p_0_in306_in;
  wire p_0_in331_in;
  wire p_0_in356_in;
  wire p_0_in381_in;
  wire p_0_in406_in;
  wire p_0_in431_in;
  wire p_0_in456_in;
  wire p_0_in4_in;
  wire p_0_in540_in;
  wire p_0_in7_in;
  wire p_0_in87_in;
  wire p_0_in90_in;
  wire p_0_in93_in;
  wire p_0_in96_in;
  wire p_0_in99_in;
  wire [5:1]p_0_in__0;
  wire [4:0]p_0_in__0__0;
  wire [3:0]p_0_in__1;
  wire [4:0]p_0_in__2;
  wire [4:0]p_0_in__3;
  wire [4:0]p_0_in__4;
  wire [4:0]p_0_in__5;
  wire [4:0]p_0_in__6;
  wire [4:0]p_0_in__7;
  wire [4:0]p_0_in__8;
  wire [4:0]p_0_in__9;
  wire p_138_out__0;
  wire p_141_out;
  wire p_143_out;
  wire p_145_out;
  wire p_147_out;
  wire p_149_out;
  wire p_151_out;
  wire p_153_out;
  wire p_155_out;
  wire p_164_out__0;
  wire p_166_out;
  wire p_168_out;
  wire p_170_out;
  wire p_172_out;
  wire p_174_out;
  wire p_176_out;
  wire p_178_out;
  wire p_180_out;
  wire p_189_out__0;
  wire p_191_out;
  wire p_193_out;
  wire p_195_out;
  wire p_197_out;
  wire p_199_out;
  wire p_1_in11_in;
  wire p_1_in137_in;
  wire p_1_in14_in;
  wire p_1_in163_in;
  wire p_1_in17_in;
  wire p_1_in188_in;
  wire p_1_in213_in;
  wire p_1_in238_in;
  wire p_1_in263_in;
  wire p_1_in26_in;
  wire p_1_in288_in;
  wire p_1_in2_in;
  wire p_1_in313_in;
  wire p_1_in338_in;
  wire p_1_in363_in;
  wire p_1_in388_in;
  wire p_1_in413_in;
  wire p_1_in438_in;
  wire p_1_in463_in;
  wire p_1_in5_in;
  wire p_1_in8_in;
  wire p_201_out;
  wire p_203_out;
  wire p_205_out;
  wire p_214_out__0;
  wire p_216_out;
  wire p_218_out;
  wire p_220_out;
  wire p_222_out;
  wire p_224_out;
  wire p_226_out;
  wire p_228_out;
  wire p_230_out;
  wire p_239_out__0;
  wire p_241_out;
  wire p_243_out;
  wire p_245_out;
  wire p_247_out;
  wire p_249_out;
  wire p_251_out;
  wire p_253_out;
  wire p_255_out;
  wire p_264_out__0;
  wire p_266_out;
  wire p_268_out;
  wire p_270_out;
  wire p_272_out;
  wire p_274_out;
  wire p_276_out;
  wire p_278_out;
  wire p_280_out;
  wire p_289_out__0;
  wire p_291_out;
  wire p_293_out;
  wire p_295_out;
  wire p_297_out;
  wire p_299_out;
  wire p_2_in157_in;
  wire p_2_in182_in;
  wire p_2_in207_in;
  wire p_2_in232_in;
  wire p_2_in257_in;
  wire p_2_in282_in;
  wire p_2_in307_in;
  wire p_2_in332_in;
  wire p_2_in357_in;
  wire p_2_in382_in;
  wire p_2_in407_in;
  wire p_2_in432_in;
  wire p_2_in457_in;
  wire p_301_out;
  wire p_303_out;
  wire p_305_out;
  wire p_314_out__0;
  wire p_316_out;
  wire p_318_out;
  wire p_320_out;
  wire p_322_out;
  wire p_324_out;
  wire p_326_out;
  wire p_328_out;
  wire p_330_out;
  wire p_339_out__0;
  wire p_341_out;
  wire p_343_out;
  wire p_345_out;
  wire p_347_out;
  wire p_349_out;
  wire p_351_out;
  wire p_353_out;
  wire p_355_out;
  wire p_364_out__0;
  wire p_366_out;
  wire p_368_out;
  wire p_370_out;
  wire p_372_out;
  wire p_374_out;
  wire p_376_out;
  wire p_378_out;
  wire p_380_out;
  wire p_389_out__0;
  wire p_391_out;
  wire p_393_out;
  wire p_395_out;
  wire p_397_out;
  wire p_399_out;
  wire p_3_in135_in;
  wire p_3_in158_in;
  wire p_3_in183_in;
  wire p_3_in208_in;
  wire p_3_in233_in;
  wire p_3_in258_in;
  wire p_3_in283_in;
  wire p_3_in308_in;
  wire p_3_in333_in;
  wire p_3_in358_in;
  wire p_3_in383_in;
  wire p_3_in408_in;
  wire p_3_in433_in;
  wire p_3_in458_in;
  wire p_401_out;
  wire p_403_out;
  wire p_405_out;
  wire p_414_out__0;
  wire p_416_out;
  wire p_418_out;
  wire p_420_out;
  wire p_422_out;
  wire p_424_out;
  wire p_426_out;
  wire p_428_out;
  wire p_430_out;
  wire p_439_out__0;
  wire p_441_out;
  wire p_443_out;
  wire p_445_out;
  wire p_447_out;
  wire p_449_out;
  wire p_451_out;
  wire p_453_out;
  wire p_455_out;
  wire p_464_out__0;
  wire p_466_out;
  wire p_468_out;
  wire p_470_out;
  wire p_472_out;
  wire p_474_out;
  wire p_476_out;
  wire p_478_out;
  wire p_480_out;
  wire p_489_out__0;
  wire p_491_out;
  wire p_493_out;
  wire p_495_out;
  wire p_497_out;
  wire p_499_out;
  wire p_4_in159_in;
  wire p_4_in184_in;
  wire p_4_in209_in;
  wire p_4_in234_in;
  wire p_4_in259_in;
  wire p_4_in284_in;
  wire p_4_in309_in;
  wire p_4_in334_in;
  wire p_4_in359_in;
  wire p_4_in384_in;
  wire p_4_in409_in;
  wire p_4_in434_in;
  wire p_4_in459_in;
  wire p_501_out;
  wire p_503_out;
  wire p_505_out;
  wire p_514_out__0;
  wire p_516_out;
  wire p_518_out;
  wire p_520_out;
  wire p_522_out;
  wire p_524_out;
  wire p_526_out;
  wire p_528_out;
  wire p_532_out;
  wire p_5_in160_in;
  wire p_5_in185_in;
  wire p_5_in210_in;
  wire p_5_in235_in;
  wire p_5_in260_in;
  wire p_5_in285_in;
  wire p_5_in310_in;
  wire p_5_in335_in;
  wire p_5_in360_in;
  wire p_5_in385_in;
  wire p_5_in410_in;
  wire p_5_in435_in;
  wire p_5_in460_in;
  wire p_6_in136_in;
  wire p_6_in161_in;
  wire p_6_in186_in;
  wire p_6_in211_in;
  wire p_6_in236_in;
  wire p_6_in261_in;
  wire p_6_in286_in;
  wire p_6_in311_in;
  wire p_6_in336_in;
  wire p_6_in361_in;
  wire p_6_in386_in;
  wire p_6_in411_in;
  wire p_6_in436_in;
  wire p_6_in461_in;
  wire p_7_in;
  wire p_7_in162_in;
  wire p_7_in187_in;
  wire p_7_in212_in;
  wire p_7_in237_in;
  wire p_7_in262_in;
  wire p_7_in287_in;
  wire p_7_in312_in;
  wire p_7_in337_in;
  wire p_7_in362_in;
  wire p_7_in387_in;
  wire p_7_in412_in;
  wire p_7_in437_in;
  wire p_7_in462_in;
  wire pat0_data_match_r0__0;
  wire pat0_match_fall0_and_r;
  wire pat0_match_fall1_and_r;
  wire pat0_match_fall2_and_r;
  wire pat0_match_fall3_and_r;
  wire pat0_match_rise0_and_r;
  wire pat0_match_rise1_and_r;
  wire pat0_match_rise2_and_r;
  wire pat0_match_rise3_and_r;
  wire pat1_data_match_r0__0;
  wire pat1_match_fall0_and_r;
  wire pat1_match_fall1_and_r;
  wire pat1_match_fall2_and_r;
  wire pat1_match_fall3_and_r;
  wire pat1_match_rise0_and_r;
  wire pat1_match_rise1_and_r;
  wire pat1_match_rise2_and_r;
  wire pat1_match_rise3_and_r;
  wire pb_cnt_eye_size_r;
  wire pb_detect_edge;
  wire [7:0]pb_detect_edge_done_r;
  wire pb_detect_edge_setup;
  wire pi_calib_done;
  wire pi_cnt_dec_i_1_n_0;
  wire pi_cnt_dec_i_2_n_0;
  wire [0:0]pi_cnt_dec_reg_0;
  wire pi_counter_load_en;
  wire [5:0]pi_counter_load_val;
  wire \pi_counter_read_val_reg[3] ;
  wire [5:0]\pi_counter_read_val_reg[5] ;
  wire pi_dqs_found_done;
  wire \pi_dqs_found_lanes_r1_reg[0] ;
  wire \pi_dqs_found_lanes_r1_reg[0]_0 ;
  wire \pi_dqs_found_lanes_r1_reg[0]_1 ;
  wire \pi_dqs_found_lanes_r1_reg[2] ;
  wire \pi_dqs_found_lanes_r1_reg[2]_0 ;
  wire \pi_dqs_found_lanes_r1_reg[2]_1 ;
  wire [5:0]\pi_dqs_found_lanes_r1_reg[2]_2 ;
  wire pi_en_stg2_f_timing;
  wire pi_en_stg2_f_timing_i_1_n_0;
  wire pi_en_stg2_f_timing_reg_0;
  wire pi_f_dec_reg;
  wire pi_fine_dly_dec_done_r_reg;
  wire [5:0]pi_rdval_cnt;
  wire \pi_rdval_cnt[0]_i_1_n_0 ;
  wire \pi_rdval_cnt[1]_i_1_n_0 ;
  wire \pi_rdval_cnt[2]_i_1_n_0 ;
  wire \pi_rdval_cnt[3]_i_1_n_0 ;
  wire \pi_rdval_cnt[3]_i_2_n_0 ;
  wire \pi_rdval_cnt[3]_i_3_n_0 ;
  wire \pi_rdval_cnt[4]_i_1_n_0 ;
  wire \pi_rdval_cnt[4]_i_2_n_0 ;
  wire \pi_rdval_cnt[5]_i_1_n_0 ;
  wire \pi_rdval_cnt[5]_i_2_n_0 ;
  wire \pi_rdval_cnt[5]_i_3_n_0 ;
  wire \pi_rdval_cnt[5]_i_4_n_0 ;
  wire pi_stg2_f_incdec_timing;
  wire pi_stg2_f_incdec_timing0;
  wire pi_stg2_load_timing;
  wire pi_stg2_load_timing0;
  wire [5:0]pi_stg2_reg_l_timing;
  wire \pi_stg2_reg_l_timing[0]_i_1_n_0 ;
  wire \pi_stg2_reg_l_timing[1]_i_1_n_0 ;
  wire \pi_stg2_reg_l_timing[2]_i_1_n_0 ;
  wire \pi_stg2_reg_l_timing[3]_i_1_n_0 ;
  wire \pi_stg2_reg_l_timing[4]_i_1_n_0 ;
  wire \pi_stg2_reg_l_timing[5]_i_1_n_0 ;
  wire \pi_stg2_reg_l_timing[5]_i_2_n_0 ;
  wire [0:0]\po_stg2_wrcal_cnt_reg[0] ;
  wire prech_done;
  wire rd_active_r;
  wire [0:0]rd_active_r_reg;
  wire rdlvl_dqs_tap_cnt_r;
  wire \rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0 ;
  wire \rdlvl_dqs_tap_cnt_r[0][0][5]_i_2_n_0 ;
  wire \rdlvl_dqs_tap_cnt_r_reg[0][1][0]_0 ;
  wire \rdlvl_dqs_tap_cnt_r_reg_n_0_[0][0][0] ;
  wire \rdlvl_dqs_tap_cnt_r_reg_n_0_[0][0][1] ;
  wire \rdlvl_dqs_tap_cnt_r_reg_n_0_[0][0][2] ;
  wire \rdlvl_dqs_tap_cnt_r_reg_n_0_[0][0][3] ;
  wire \rdlvl_dqs_tap_cnt_r_reg_n_0_[0][0][4] ;
  wire \rdlvl_dqs_tap_cnt_r_reg_n_0_[0][0][5] ;
  wire \rdlvl_dqs_tap_cnt_r_reg_n_0_[0][1][0] ;
  wire \rdlvl_dqs_tap_cnt_r_reg_n_0_[0][1][1] ;
  wire \rdlvl_dqs_tap_cnt_r_reg_n_0_[0][1][2] ;
  wire \rdlvl_dqs_tap_cnt_r_reg_n_0_[0][1][3] ;
  wire \rdlvl_dqs_tap_cnt_r_reg_n_0_[0][1][4] ;
  wire \rdlvl_dqs_tap_cnt_r_reg_n_0_[0][1][5] ;
  wire rdlvl_last_byte_done;
  wire rdlvl_last_byte_done_int_i_1_n_0;
  wire rdlvl_last_byte_done_int_i_3_n_0;
  wire rdlvl_pi_incdec;
  wire rdlvl_pi_incdec_i_1_n_0;
  wire rdlvl_pi_incdec_i_2_n_0;
  wire rdlvl_pi_incdec_i_3_n_0;
  wire rdlvl_pi_incdec_i_4_n_0;
  wire rdlvl_pi_incdec_i_5_n_0;
  wire rdlvl_pi_incdec_i_6_n_0;
  wire rdlvl_pi_stg2_f_en;
  wire rdlvl_pi_stg2_f_incdec;
  wire rdlvl_prech_req;
  wire rdlvl_rank_done_r_i_1_n_0;
  wire rdlvl_rank_done_r_i_2_n_0;
  wire rdlvl_rank_done_r_i_3_n_0;
  wire rdlvl_stg1_done_int_i_1_n_0;
  wire rdlvl_stg1_done_int_i_2_n_0;
  wire rdlvl_stg1_done_r1_reg;
  wire rdlvl_stg1_rank_done;
  wire rdlvl_stg1_start_r;
  wire rdlvl_stg1_start_reg;
  wire [0:0]rdlvl_stg1_start_reg_0;
  wire \regl_dqs_cnt[0]_i_1_n_0 ;
  wire \regl_dqs_cnt[0]_i_2_n_0 ;
  wire \regl_dqs_cnt[1]_i_1_n_0 ;
  wire \regl_dqs_cnt[1]_i_2_n_0 ;
  wire [1:0]regl_dqs_cnt_r;
  wire \regl_dqs_cnt_reg_n_0_[0] ;
  wire \regl_dqs_cnt_reg_n_0_[1] ;
  wire [1:0]regl_rank_cnt;
  wire \regl_rank_cnt[0]_i_1_n_0 ;
  wire \regl_rank_cnt[1]_i_1_n_0 ;
  wire reset_if;
  wire reset_if_r9;
  wire reset_if_reg;
  wire [5:0]right_edge_taps_r;
  wire \right_edge_taps_r[5]_i_1_n_0 ;
  wire [5:0]right_edge_taps_r__0;
  wire \rnk_cnt_r[0]_i_1__0_n_0 ;
  wire \rnk_cnt_r[1]_i_1__0_n_0 ;
  wire \rnk_cnt_r[1]_i_2_n_0 ;
  wire \rnk_cnt_r[1]_i_3_n_0 ;
  wire \rnk_cnt_r_reg_n_0_[0] ;
  wire \rnk_cnt_r_reg_n_0_[1] ;
  wire rstdiv0_sync_r1_reg_rep;
  wire [0:0]rstdiv0_sync_r1_reg_rep__10;
  wire rstdiv0_sync_r1_reg_rep__11;
  wire rstdiv0_sync_r1_reg_rep__12;
  wire rstdiv0_sync_r1_reg_rep__2;
  wire rstdiv0_sync_r1_reg_rep__3;
  wire samp_cnt_done_r_i_1_n_0;
  wire samp_cnt_done_r_i_2_n_0;
  wire samp_cnt_done_r_i_3_n_0;
  wire samp_cnt_done_r_i_4_n_0;
  wire samp_cnt_done_r_reg_n_0;
  wire samp_edge_cnt0_en_r;
  wire \samp_edge_cnt0_r[0]_i_3_n_0 ;
  wire \samp_edge_cnt0_r[0]_i_4_n_0 ;
  wire \samp_edge_cnt0_r[0]_i_5_n_0 ;
  wire \samp_edge_cnt0_r[0]_i_6_n_0 ;
  wire \samp_edge_cnt0_r[4]_i_2_n_0 ;
  wire \samp_edge_cnt0_r[4]_i_3_n_0 ;
  wire \samp_edge_cnt0_r[4]_i_4_n_0 ;
  wire \samp_edge_cnt0_r[4]_i_5_n_0 ;
  wire \samp_edge_cnt0_r[8]_i_2_n_0 ;
  wire \samp_edge_cnt0_r[8]_i_3_n_0 ;
  wire \samp_edge_cnt0_r[8]_i_4_n_0 ;
  wire \samp_edge_cnt0_r[8]_i_5_n_0 ;
  wire [11:0]samp_edge_cnt0_r_reg;
  wire \samp_edge_cnt0_r_reg[0]_i_2_n_0 ;
  wire \samp_edge_cnt0_r_reg[0]_i_2_n_1 ;
  wire \samp_edge_cnt0_r_reg[0]_i_2_n_2 ;
  wire \samp_edge_cnt0_r_reg[0]_i_2_n_3 ;
  wire \samp_edge_cnt0_r_reg[0]_i_2_n_4 ;
  wire \samp_edge_cnt0_r_reg[0]_i_2_n_5 ;
  wire \samp_edge_cnt0_r_reg[0]_i_2_n_6 ;
  wire \samp_edge_cnt0_r_reg[0]_i_2_n_7 ;
  wire \samp_edge_cnt0_r_reg[4]_i_1_n_0 ;
  wire \samp_edge_cnt0_r_reg[4]_i_1_n_1 ;
  wire \samp_edge_cnt0_r_reg[4]_i_1_n_2 ;
  wire \samp_edge_cnt0_r_reg[4]_i_1_n_3 ;
  wire \samp_edge_cnt0_r_reg[4]_i_1_n_4 ;
  wire \samp_edge_cnt0_r_reg[4]_i_1_n_5 ;
  wire \samp_edge_cnt0_r_reg[4]_i_1_n_6 ;
  wire \samp_edge_cnt0_r_reg[4]_i_1_n_7 ;
  wire \samp_edge_cnt0_r_reg[8]_i_1_n_1 ;
  wire \samp_edge_cnt0_r_reg[8]_i_1_n_2 ;
  wire \samp_edge_cnt0_r_reg[8]_i_1_n_3 ;
  wire \samp_edge_cnt0_r_reg[8]_i_1_n_4 ;
  wire \samp_edge_cnt0_r_reg[8]_i_1_n_5 ;
  wire \samp_edge_cnt0_r_reg[8]_i_1_n_6 ;
  wire \samp_edge_cnt0_r_reg[8]_i_1_n_7 ;
  wire samp_edge_cnt1_en_r;
  wire samp_edge_cnt1_en_r0;
  wire samp_edge_cnt1_en_r_i_2_n_0;
  wire samp_edge_cnt1_en_r_i_3_n_0;
  wire \samp_edge_cnt1_r[0]_i_2_n_0 ;
  wire \samp_edge_cnt1_r[0]_i_3_n_0 ;
  wire \samp_edge_cnt1_r[0]_i_4_n_0 ;
  wire \samp_edge_cnt1_r[0]_i_5_n_0 ;
  wire \samp_edge_cnt1_r[4]_i_2_n_0 ;
  wire \samp_edge_cnt1_r[4]_i_3_n_0 ;
  wire \samp_edge_cnt1_r[4]_i_4_n_0 ;
  wire \samp_edge_cnt1_r[4]_i_5_n_0 ;
  wire \samp_edge_cnt1_r[8]_i_2_n_0 ;
  wire \samp_edge_cnt1_r[8]_i_3_n_0 ;
  wire \samp_edge_cnt1_r[8]_i_4_n_0 ;
  wire \samp_edge_cnt1_r[8]_i_5_n_0 ;
  wire [11:0]samp_edge_cnt1_r_reg;
  wire \samp_edge_cnt1_r_reg[0]_i_1_n_0 ;
  wire \samp_edge_cnt1_r_reg[0]_i_1_n_1 ;
  wire \samp_edge_cnt1_r_reg[0]_i_1_n_2 ;
  wire \samp_edge_cnt1_r_reg[0]_i_1_n_3 ;
  wire \samp_edge_cnt1_r_reg[0]_i_1_n_4 ;
  wire \samp_edge_cnt1_r_reg[0]_i_1_n_5 ;
  wire \samp_edge_cnt1_r_reg[0]_i_1_n_6 ;
  wire \samp_edge_cnt1_r_reg[0]_i_1_n_7 ;
  wire \samp_edge_cnt1_r_reg[4]_i_1_n_0 ;
  wire \samp_edge_cnt1_r_reg[4]_i_1_n_1 ;
  wire \samp_edge_cnt1_r_reg[4]_i_1_n_2 ;
  wire \samp_edge_cnt1_r_reg[4]_i_1_n_3 ;
  wire \samp_edge_cnt1_r_reg[4]_i_1_n_4 ;
  wire \samp_edge_cnt1_r_reg[4]_i_1_n_5 ;
  wire \samp_edge_cnt1_r_reg[4]_i_1_n_6 ;
  wire \samp_edge_cnt1_r_reg[4]_i_1_n_7 ;
  wire \samp_edge_cnt1_r_reg[8]_i_1_n_1 ;
  wire \samp_edge_cnt1_r_reg[8]_i_1_n_2 ;
  wire \samp_edge_cnt1_r_reg[8]_i_1_n_3 ;
  wire \samp_edge_cnt1_r_reg[8]_i_1_n_4 ;
  wire \samp_edge_cnt1_r_reg[8]_i_1_n_5 ;
  wire \samp_edge_cnt1_r_reg[8]_i_1_n_6 ;
  wire \samp_edge_cnt1_r_reg[8]_i_1_n_7 ;
  wire \second_edge_taps_r[0]_i_1_n_0 ;
  wire \second_edge_taps_r[1]_i_1_n_0 ;
  wire \second_edge_taps_r[2]_i_1_n_0 ;
  wire \second_edge_taps_r[3]_i_1_n_0 ;
  wire \second_edge_taps_r[4]_i_1_n_0 ;
  wire \second_edge_taps_r[4]_i_2_n_0 ;
  wire \second_edge_taps_r[4]_i_3_n_0 ;
  wire \second_edge_taps_r[5]_i_1_n_0 ;
  wire \second_edge_taps_r[5]_i_2_n_0 ;
  wire \second_edge_taps_r[5]_i_3_n_0 ;
  wire \second_edge_taps_r[5]_i_4_n_0 ;
  wire \second_edge_taps_r_reg_n_0_[0] ;
  wire \second_edge_taps_r_reg_n_0_[1] ;
  wire \second_edge_taps_r_reg_n_0_[2] ;
  wire \second_edge_taps_r_reg_n_0_[3] ;
  wire \second_edge_taps_r_reg_n_0_[4] ;
  wire \second_edge_taps_r_reg_n_0_[5] ;
  wire sr_valid_r1;
  wire sr_valid_r2;
  wire sr_valid_r_i_1_n_0;
  wire sr_valid_r_reg_n_0;
  wire stable_idel_cnt;
  wire stable_idel_cnt0;
  wire stable_idel_cnt23_in;
  wire \stg1_wr_rd_cnt_reg[3] ;
  wire store_sr_r0;
  wire store_sr_r_i_1_n_0;
  wire store_sr_r_reg_n_0;
  wire store_sr_req_pulsed_r;
  wire store_sr_req_pulsed_r_reg_n_0;
  wire store_sr_req_r;
  wire store_sr_req_r_i_2_n_0;
  wire store_sr_req_r_reg_n_0;
  wire sys_rst;
  wire tap_cnt_cpt_r;
  wire \tap_cnt_cpt_r[0]_i_1_n_0 ;
  wire \tap_cnt_cpt_r[5]_i_4_n_0 ;
  wire \tap_cnt_cpt_r_reg_n_0_[0] ;
  wire \tap_cnt_cpt_r_reg_n_0_[1] ;
  wire \tap_cnt_cpt_r_reg_n_0_[2] ;
  wire \tap_cnt_cpt_r_reg_n_0_[3] ;
  wire \tap_cnt_cpt_r_reg_n_0_[4] ;
  wire \tap_cnt_cpt_r_reg_n_0_[5] ;
  wire tap_limit_cpt_r;
  wire tap_limit_cpt_r_i_1_n_0;
  wire tap_limit_cpt_r_i_2_n_0;
  wire tap_limit_cpt_r_i_3_n_0;
  wire tempmon_pi_f_en_r;
  wire tempmon_pi_f_inc_r;
  wire wait_cnt_r0;
  wire [3:0]wait_cnt_r0__0;
  wire [3:0]wait_cnt_r_reg__0;
  wire wrcal_done_reg;
  wire [0:0]\NLW_cnt_idel_dec_cpt_r_reg[2]_i_7_O_UNCONNECTED ;
  wire [0:0]\NLW_cnt_idel_dec_cpt_r_reg[3]_i_6_O_UNCONNECTED ;
  wire [3:1]\NLW_cnt_idel_dec_cpt_r_reg[4]_i_7_CO_UNCONNECTED ;
  wire [3:2]\NLW_cnt_idel_dec_cpt_r_reg[4]_i_7_O_UNCONNECTED ;
  wire [3:1]\NLW_cnt_idel_dec_cpt_r_reg[5]_i_10_CO_UNCONNECTED ;
  wire [3:2]\NLW_cnt_idel_dec_cpt_r_reg[5]_i_10_O_UNCONNECTED ;
  wire [3:3]\NLW_samp_edge_cnt0_r_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_samp_edge_cnt1_r_reg[8]_i_1_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h8080808080000000)) 
    \FSM_sequential_cal1_state_r[0]_i_1 
       (.I0(\FSM_sequential_cal1_state_r[0]_i_2_n_0 ),
        .I1(\FSM_sequential_cal1_state_r[0]_i_3_n_0 ),
        .I2(\FSM_sequential_cal1_state_r[0]_i_4_n_0 ),
        .I3(\FSM_sequential_cal1_state_r[0]_i_5_n_0 ),
        .I4(\FSM_sequential_cal1_state_r_reg[0]_i_6_n_0 ),
        .I5(\FSM_sequential_cal1_state_r[0]_i_7_n_0 ),
        .O(\FSM_sequential_cal1_state_r[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hA8CC88CC)) 
    \FSM_sequential_cal1_state_r[0]_i_10 
       (.I0(\cal1_cnt_cpt_r_reg_n_0_[0] ),
        .I1(\FSM_sequential_cal1_state_r[0]_i_12_n_0 ),
        .I2(cal1_state_r[1]),
        .I3(cal1_state_r[0]),
        .I4(cal1_state_r[3]),
        .O(\FSM_sequential_cal1_state_r[0]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h0FFD0F0D)) 
    \FSM_sequential_cal1_state_r[0]_i_11 
       (.I0(\pi_counter_read_val_reg[3] ),
        .I1(cal1_state_r[5]),
        .I2(cal1_state_r[0]),
        .I3(cal1_state_r[4]),
        .I4(idel_pat_detect_valid_r_reg_n_0),
        .O(\FSM_sequential_cal1_state_r[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \FSM_sequential_cal1_state_r[0]_i_12 
       (.I0(\cnt_idel_dec_cpt_r_reg_n_0_[5] ),
        .I1(cal1_state_r[4]),
        .I2(\cnt_idel_dec_cpt_r_reg_n_0_[0] ),
        .I3(\FSM_sequential_cal1_state_r[3]_i_3_n_0 ),
        .I4(\cnt_idel_dec_cpt_r_reg_n_0_[4] ),
        .I5(\cnt_idel_dec_cpt_r_reg_n_0_[3] ),
        .O(\FSM_sequential_cal1_state_r[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \FSM_sequential_cal1_state_r[0]_i_2 
       (.I0(\FSM_sequential_cal1_state_r[0]_i_8_n_0 ),
        .I1(idelay_tap_limit_r_reg_n_0),
        .I2(\gen_pat_match_div4.idel_pat1_data_match_r_reg_n_0 ),
        .I3(\gen_pat_match_div4.idel_pat0_data_match_r_reg_n_0 ),
        .I4(cal1_state_r[2]),
        .I5(cal1_state_r[1]),
        .O(\FSM_sequential_cal1_state_r[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFF7FFFFFFFF)) 
    \FSM_sequential_cal1_state_r[0]_i_3 
       (.I0(cal1_state_r[4]),
        .I1(cal1_state_r[0]),
        .I2(tap_limit_cpt_r),
        .I3(cal1_state_r1534_out),
        .I4(cal1_state_r[2]),
        .I5(cal1_state_r[1]),
        .O(\FSM_sequential_cal1_state_r[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFDFF)) 
    \FSM_sequential_cal1_state_r[0]_i_4 
       (.I0(cal1_state_r[0]),
        .I1(idelay_tap_limit_r_reg_n_0),
        .I2(cal1_state_r[4]),
        .I3(cal1_state_r[1]),
        .I4(idel_mpr_pat_detect_r),
        .O(\FSM_sequential_cal1_state_r[0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h77757777)) 
    \FSM_sequential_cal1_state_r[0]_i_5 
       (.I0(cal1_state_r[0]),
        .I1(cal1_state_r[2]),
        .I2(found_edge_r_reg_n_0),
        .I3(tap_limit_cpt_r),
        .I4(cal1_state_r[1]),
        .O(\FSM_sequential_cal1_state_r[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00FB0FF000000FF0)) 
    \FSM_sequential_cal1_state_r[0]_i_7 
       (.I0(cal1_state_r1),
        .I1(cal1_state_r[5]),
        .I2(cal1_state_r[0]),
        .I3(cal1_state_r[3]),
        .I4(cal1_state_r[1]),
        .I5(\FSM_sequential_cal1_state_r[0]_i_11_n_0 ),
        .O(\FSM_sequential_cal1_state_r[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_sequential_cal1_state_r[0]_i_8 
       (.I0(cal1_state_r[4]),
        .I1(cal1_state_r[3]),
        .O(\FSM_sequential_cal1_state_r[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0202333022223330)) 
    \FSM_sequential_cal1_state_r[0]_i_9 
       (.I0(cal1_state_r[4]),
        .I1(cal1_state_r[5]),
        .I2(cal1_state_r[0]),
        .I3(cal1_state_r1536_out),
        .I4(cal1_state_r[1]),
        .I5(cal1_state_r[3]),
        .O(\FSM_sequential_cal1_state_r[0]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFAEEEAAAAAEEE)) 
    \FSM_sequential_cal1_state_r[1]_i_1 
       (.I0(\FSM_sequential_cal1_state_r[1]_i_2_n_0 ),
        .I1(\FSM_sequential_cal1_state_r[1]_i_3_n_0 ),
        .I2(\cnt_idel_dec_cpt_r_reg_n_0_[0] ),
        .I3(\FSM_sequential_cal1_state_r[1]_i_4_n_0 ),
        .I4(cal1_state_r[0]),
        .I5(\FSM_sequential_cal1_state_r[1]_i_5_n_0 ),
        .O(\FSM_sequential_cal1_state_r[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h10000000)) 
    \FSM_sequential_cal1_state_r[1]_i_10 
       (.I0(\rnk_cnt_r_reg_n_0_[0] ),
        .I1(\rnk_cnt_r_reg_n_0_[1] ),
        .I2(cal1_state_r[2]),
        .I3(\cal1_cnt_cpt_r_reg_n_0_[0] ),
        .I4(cal1_state_r[3]),
        .O(\FSM_sequential_cal1_state_r[1]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \FSM_sequential_cal1_state_r[1]_i_11 
       (.I0(idel_dec_cnt__0[4]),
        .I1(idel_dec_cnt__0[3]),
        .I2(idel_dec_cnt__0[1]),
        .I3(idel_dec_cnt__0[0]),
        .I4(idel_dec_cnt__0[2]),
        .O(cal1_state_r2));
  LUT6 #(
    .INIT(64'h000000004F444FFF)) 
    \FSM_sequential_cal1_state_r[1]_i_2 
       (.I0(cal1_state_r1),
        .I1(cal1_state_r[5]),
        .I2(\FSM_sequential_cal1_state_r[1]_i_6_n_0 ),
        .I3(cal1_state_r[1]),
        .I4(\FSM_sequential_cal1_state_r[1]_i_7_n_0 ),
        .I5(cal1_state_r[2]),
        .O(\FSM_sequential_cal1_state_r[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h33FFB8883333B888)) 
    \FSM_sequential_cal1_state_r[1]_i_3 
       (.I0(cal1_state_r[4]),
        .I1(cal1_state_r[1]),
        .I2(\FSM_sequential_cal1_state_r[1]_i_8_n_0 ),
        .I3(cal1_state_r[3]),
        .I4(cal1_state_r[2]),
        .I5(idel_adj_inc_reg_n_0),
        .O(\FSM_sequential_cal1_state_r[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \FSM_sequential_cal1_state_r[1]_i_4 
       (.I0(\FSM_sequential_cal1_state_r[3]_i_3_n_0 ),
        .I1(\FSM_sequential_cal1_state_r[1]_i_9_n_0 ),
        .I2(\cnt_idel_dec_cpt_r_reg_n_0_[5] ),
        .I3(stable_idel_cnt23_in),
        .I4(\cnt_idel_dec_cpt_r_reg_n_0_[3] ),
        .I5(cal1_state_r[4]),
        .O(\FSM_sequential_cal1_state_r[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF000F000B000F)) 
    \FSM_sequential_cal1_state_r[1]_i_5 
       (.I0(idel_mpr_pat_detect_r),
        .I1(idel_pat_detect_valid_r_reg_n_0),
        .I2(cal1_state_r[4]),
        .I3(cal1_state_r[2]),
        .I4(cal1_state_r[1]),
        .I5(\FSM_sequential_cal1_state_r[1]_i_10_n_0 ),
        .O(\FSM_sequential_cal1_state_r[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEAAAFFFF)) 
    \FSM_sequential_cal1_state_r[1]_i_6 
       (.I0(tap_limit_cpt_r),
        .I1(found_first_edge_r_reg_n_0),
        .I2(found_stable_eye_last_r),
        .I3(found_edge_r_reg_n_0),
        .I4(cal1_state_r[4]),
        .I5(cal1_state_r[3]),
        .O(\FSM_sequential_cal1_state_r[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hF1F1F1F10000FF00)) 
    \FSM_sequential_cal1_state_r[1]_i_7 
       (.I0(\gen_pat_match_div4.idel_pat0_data_match_r_reg_n_0 ),
        .I1(\gen_pat_match_div4.idel_pat1_data_match_r_reg_n_0 ),
        .I2(cal1_state_r[3]),
        .I3(cal1_state_r1536_out),
        .I4(cal1_state_r[5]),
        .I5(cal1_state_r[4]),
        .O(\FSM_sequential_cal1_state_r[1]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \FSM_sequential_cal1_state_r[1]_i_8 
       (.I0(\pi_rdval_cnt[5]_i_3_n_0 ),
        .I1(cal1_state_r2),
        .I2(mpr_dec_cpt_r_reg_n_0),
        .O(\FSM_sequential_cal1_state_r[1]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_sequential_cal1_state_r[1]_i_9 
       (.I0(mpr_dec_cpt_r_reg_n_0),
        .I1(\cnt_idel_dec_cpt_r_reg_n_0_[4] ),
        .O(\FSM_sequential_cal1_state_r[1]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h4444544444555444)) 
    \FSM_sequential_cal1_state_r[2]_i_1 
       (.I0(cal1_state_r[5]),
        .I1(\FSM_sequential_cal1_state_r_reg[2]_i_2_n_0 ),
        .I2(cal1_state_r[3]),
        .I3(cal1_state_r[0]),
        .I4(cal1_state_r[2]),
        .I5(cal1_state_r[4]),
        .O(\FSM_sequential_cal1_state_r[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAA0002AAAAAAAAAA)) 
    \FSM_sequential_cal1_state_r[2]_i_3 
       (.I0(cal1_state_r[4]),
        .I1(\gen_pat_match_div4.idel_pat1_data_match_r_reg_n_0 ),
        .I2(\gen_pat_match_div4.idel_pat0_data_match_r_reg_n_0 ),
        .I3(cal1_state_r[0]),
        .I4(cal1_state_r[3]),
        .I5(\FSM_sequential_cal1_state_r[2]_i_5_n_0 ),
        .O(\FSM_sequential_cal1_state_r[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h04040404FF0F0F0F)) 
    \FSM_sequential_cal1_state_r[2]_i_4 
       (.I0(idel_mpr_pat_detect_r),
        .I1(idel_pat_detect_valid_r_reg_n_0),
        .I2(cal1_state_r[4]),
        .I3(cal1_state_r[3]),
        .I4(cal1_state_r[2]),
        .I5(cal1_state_r[0]),
        .O(\FSM_sequential_cal1_state_r[2]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEEEEEEEF)) 
    \FSM_sequential_cal1_state_r[2]_i_5 
       (.I0(cal1_state_r[0]),
        .I1(cal1_state_r[2]),
        .I2(cal1_state_r2),
        .I3(\pi_rdval_cnt[5]_i_3_n_0 ),
        .I4(mpr_dec_cpt_r_reg_n_0),
        .O(\FSM_sequential_cal1_state_r[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h32EE02CC00CC0100)) 
    \FSM_sequential_cal1_state_r[3]_i_1 
       (.I0(cal1_state_r[4]),
        .I1(cal1_state_r[3]),
        .I2(\FSM_sequential_cal1_state_r[3]_i_2_n_0 ),
        .I3(cal1_state_r[2]),
        .I4(cal1_state_r[1]),
        .I5(cal1_state_r[0]),
        .O(\FSM_sequential_cal1_state_r[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    \FSM_sequential_cal1_state_r[3]_i_2 
       (.I0(mpr_dec_cpt_r_reg_n_0),
        .I1(\cnt_idel_dec_cpt_r_reg_n_0_[4] ),
        .I2(\cnt_idel_dec_cpt_r_reg_n_0_[0] ),
        .I3(\cnt_idel_dec_cpt_r_reg_n_0_[3] ),
        .I4(\cnt_idel_dec_cpt_r_reg_n_0_[5] ),
        .I5(\FSM_sequential_cal1_state_r[3]_i_3_n_0 ),
        .O(\FSM_sequential_cal1_state_r[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_sequential_cal1_state_r[3]_i_3 
       (.I0(\cnt_idel_dec_cpt_r_reg_n_0_[2] ),
        .I1(\cnt_idel_dec_cpt_r_reg_n_0_[1] ),
        .O(\FSM_sequential_cal1_state_r[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFFFFEAAAAAAFEAA)) 
    \FSM_sequential_cal1_state_r[4]_i_1 
       (.I0(\FSM_sequential_cal1_state_r[4]_i_2_n_0 ),
        .I1(cal1_state_r[0]),
        .I2(cal1_state_r[1]),
        .I3(cal1_state_r[3]),
        .I4(cal1_state_r[2]),
        .I5(\FSM_sequential_cal1_state_r[4]_i_3_n_0 ),
        .O(\FSM_sequential_cal1_state_r[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000A2FFAA00A2)) 
    \FSM_sequential_cal1_state_r[4]_i_2 
       (.I0(cal1_state_r[4]),
        .I1(mpr_dec_cpt_r_reg_n_0),
        .I2(\FSM_sequential_cal1_state_r[4]_i_4_n_0 ),
        .I3(cal1_state_r[1]),
        .I4(cal1_state_r[0]),
        .I5(cal1_state_r[3]),
        .O(\FSM_sequential_cal1_state_r[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h3333FDFF)) 
    \FSM_sequential_cal1_state_r[4]_i_3 
       (.I0(\FSM_sequential_cal1_state_r[4]_i_5_n_0 ),
        .I1(cal1_state_r[4]),
        .I2(stable_idel_cnt23_in),
        .I3(mpr_dec_cpt_r_reg_n_0),
        .I4(cal1_state_r[0]),
        .O(\FSM_sequential_cal1_state_r[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \FSM_sequential_cal1_state_r[4]_i_4 
       (.I0(idel_dec_cnt__0[2]),
        .I1(idel_dec_cnt__0[0]),
        .I2(idel_dec_cnt__0[1]),
        .I3(idel_dec_cnt__0[3]),
        .I4(idel_dec_cnt__0[4]),
        .I5(\pi_rdval_cnt[5]_i_3_n_0 ),
        .O(\FSM_sequential_cal1_state_r[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \FSM_sequential_cal1_state_r[4]_i_5 
       (.I0(\cnt_idel_dec_cpt_r_reg_n_0_[0] ),
        .I1(\cnt_idel_dec_cpt_r_reg_n_0_[4] ),
        .I2(\cnt_idel_dec_cpt_r_reg_n_0_[1] ),
        .I3(\cnt_idel_dec_cpt_r_reg_n_0_[5] ),
        .I4(\cnt_idel_dec_cpt_r_reg_n_0_[3] ),
        .I5(\cnt_idel_dec_cpt_r_reg_n_0_[2] ),
        .O(\FSM_sequential_cal1_state_r[4]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'hFFE2)) 
    \FSM_sequential_cal1_state_r[4]_i_6 
       (.I0(\idelay_tap_cnt_r_reg_n_0_[0][0][0] ),
        .I1(\cal1_cnt_cpt_r_reg_n_0_[0] ),
        .I2(\idelay_tap_cnt_r_reg_n_0_[0][1][0] ),
        .I3(\mpr_4to1.inhibit_edge_detect_r_i_3_n_0 ),
        .O(stable_idel_cnt23_in));
  LUT5 #(
    .INIT(32'hFE3E3232)) 
    \FSM_sequential_cal1_state_r[5]_i_10 
       (.I0(detect_edge_done_r),
        .I1(cal1_state_r[2]),
        .I2(cal1_state_r[3]),
        .I3(prech_done),
        .I4(cal1_state_r[1]),
        .O(\FSM_sequential_cal1_state_r[5]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h101F101F101F1010)) 
    \FSM_sequential_cal1_state_r[5]_i_2 
       (.I0(cal1_state_r[5]),
        .I1(\FSM_sequential_cal1_state_r[5]_i_4_n_0 ),
        .I2(cal1_state_r[4]),
        .I3(cal1_state_r[3]),
        .I4(\FSM_sequential_cal1_state_r[5]_i_5_n_0 ),
        .I5(\FSM_sequential_cal1_state_r[5]_i_6_n_0 ),
        .O(\FSM_sequential_cal1_state_r[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0808080888880888)) 
    \FSM_sequential_cal1_state_r[5]_i_3 
       (.I0(\FSM_sequential_cal1_state_r[5]_i_7_n_0 ),
        .I1(cal1_state_r[1]),
        .I2(cal1_state_r[4]),
        .I3(\cal1_cnt_cpt_r_reg_n_0_[0] ),
        .I4(\FSM_sequential_cal1_state_r[5]_i_8_n_0 ),
        .I5(\FSM_sequential_cal1_state_r[5]_i_9_n_0 ),
        .O(\FSM_sequential_cal1_state_r[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000FB01FFF5FB01)) 
    \FSM_sequential_cal1_state_r[5]_i_4 
       (.I0(cal1_state_r[3]),
        .I1(cal1_state_r[2]),
        .I2(cal1_state_r[1]),
        .I3(cal1_wait_r),
        .I4(cal1_state_r[0]),
        .I5(\FSM_sequential_cal1_state_r[5]_i_10_n_0 ),
        .O(\FSM_sequential_cal1_state_r[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000505A50554A5A)) 
    \FSM_sequential_cal1_state_r[5]_i_5 
       (.I0(cal1_state_r[2]),
        .I1(\pi_counter_read_val_reg[3] ),
        .I2(cal1_state_r[1]),
        .I3(cal1_wait_r),
        .I4(cal1_state_r[5]),
        .I5(cal1_state_r[0]),
        .O(\FSM_sequential_cal1_state_r[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000011110100)) 
    \FSM_sequential_cal1_state_r[5]_i_6 
       (.I0(cal1_state_r[0]),
        .I1(cal1_state_r[5]),
        .I2(rdlvl_stg1_start_r),
        .I3(rdlvl_stg1_start_reg),
        .I4(cal1_state_r1536_out),
        .I5(cal1_state_r[1]),
        .O(\FSM_sequential_cal1_state_r[5]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_sequential_cal1_state_r[5]_i_7 
       (.I0(cal1_state_r[3]),
        .I1(cal1_state_r[5]),
        .O(\FSM_sequential_cal1_state_r[5]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_sequential_cal1_state_r[5]_i_8 
       (.I0(\rnk_cnt_r_reg_n_0_[0] ),
        .I1(\rnk_cnt_r_reg_n_0_[1] ),
        .O(\FSM_sequential_cal1_state_r[5]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \FSM_sequential_cal1_state_r[5]_i_9 
       (.I0(cal1_state_r[0]),
        .I1(cal1_state_r[2]),
        .O(\FSM_sequential_cal1_state_r[5]_i_9_n_0 ));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_cal1_state_r_reg[0] 
       (.C(sys_rst),
        .CE(\FSM_sequential_cal1_state_r[5]_i_2_n_0 ),
        .D(\FSM_sequential_cal1_state_r[0]_i_1_n_0 ),
        .Q(cal1_state_r[0]),
        .R(rstdiv0_sync_r1_reg_rep__10));
  MUXF7 \FSM_sequential_cal1_state_r_reg[0]_i_6 
       (.I0(\FSM_sequential_cal1_state_r[0]_i_9_n_0 ),
        .I1(\FSM_sequential_cal1_state_r[0]_i_10_n_0 ),
        .O(\FSM_sequential_cal1_state_r_reg[0]_i_6_n_0 ),
        .S(cal1_state_r[2]));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_cal1_state_r_reg[1] 
       (.C(sys_rst),
        .CE(\FSM_sequential_cal1_state_r[5]_i_2_n_0 ),
        .D(\FSM_sequential_cal1_state_r[1]_i_1_n_0 ),
        .Q(cal1_state_r[1]),
        .R(rstdiv0_sync_r1_reg_rep__10));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_cal1_state_r_reg[2] 
       (.C(sys_rst),
        .CE(\FSM_sequential_cal1_state_r[5]_i_2_n_0 ),
        .D(\FSM_sequential_cal1_state_r[2]_i_1_n_0 ),
        .Q(cal1_state_r[2]),
        .R(rstdiv0_sync_r1_reg_rep__10));
  MUXF7 \FSM_sequential_cal1_state_r_reg[2]_i_2 
       (.I0(\FSM_sequential_cal1_state_r[2]_i_3_n_0 ),
        .I1(\FSM_sequential_cal1_state_r[2]_i_4_n_0 ),
        .O(\FSM_sequential_cal1_state_r_reg[2]_i_2_n_0 ),
        .S(cal1_state_r[1]));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_cal1_state_r_reg[3] 
       (.C(sys_rst),
        .CE(\FSM_sequential_cal1_state_r[5]_i_2_n_0 ),
        .D(\FSM_sequential_cal1_state_r[3]_i_1_n_0 ),
        .Q(cal1_state_r[3]),
        .R(rstdiv0_sync_r1_reg_rep__10));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_cal1_state_r_reg[4] 
       (.C(sys_rst),
        .CE(\FSM_sequential_cal1_state_r[5]_i_2_n_0 ),
        .D(\FSM_sequential_cal1_state_r[4]_i_1_n_0 ),
        .Q(cal1_state_r[4]),
        .R(rstdiv0_sync_r1_reg_rep__10));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_cal1_state_r_reg[5] 
       (.C(sys_rst),
        .CE(\FSM_sequential_cal1_state_r[5]_i_2_n_0 ),
        .D(\FSM_sequential_cal1_state_r[5]_i_3_n_0 ),
        .Q(cal1_state_r[5]),
        .R(rstdiv0_sync_r1_reg_rep__10));
  LUT6 #(
    .INIT(64'h00FFFFFF40000000)) 
    \cal1_cnt_cpt_r[0]_i_2 
       (.I0(cal1_state_r[5]),
        .I1(cal1_state_r[3]),
        .I2(cal1_state_r[4]),
        .I3(cal1_state_r[1]),
        .I4(\cal1_cnt_cpt_r[0]_i_3_n_0 ),
        .I5(\cal1_cnt_cpt_r_reg_n_0_[0] ),
        .O(\cal1_cnt_cpt_r[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0080010000000100)) 
    \cal1_cnt_cpt_r[0]_i_3 
       (.I0(cal1_state_r[2]),
        .I1(cal1_state_r[0]),
        .I2(cal1_state_r[4]),
        .I3(cal1_state_r[5]),
        .I4(cal1_state_r[3]),
        .I5(\cal1_cnt_cpt_r[0]_i_4_n_0 ),
        .O(\cal1_cnt_cpt_r[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'hAAA2)) 
    \cal1_cnt_cpt_r[0]_i_4 
       (.I0(prech_done),
        .I1(\cal1_cnt_cpt_r_reg_n_0_[0] ),
        .I2(\rnk_cnt_r_reg_n_0_[0] ),
        .I3(\rnk_cnt_r_reg_n_0_[1] ),
        .O(\cal1_cnt_cpt_r[0]_i_4_n_0 ));
  FDRE \cal1_cnt_cpt_r_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\cal1_cnt_cpt_r[0]_i_2_n_0 ),
        .Q(\cal1_cnt_cpt_r_reg_n_0_[0] ),
        .R(rstdiv0_sync_r1_reg_rep__2));
  LUT6 #(
    .INIT(64'h0010000000003000)) 
    cal1_dlyce_cpt_r_i_1
       (.I0(tap_limit_cpt_r),
        .I1(cal1_state_r[5]),
        .I2(cal1_dlyce_cpt_r_i_2_n_0),
        .I3(cal1_state_r[2]),
        .I4(cal1_state_r[3]),
        .I5(cal1_state_r[4]),
        .O(cal1_dlyce_cpt_r));
  LUT3 #(
    .INIT(8'h24)) 
    cal1_dlyce_cpt_r_i_2
       (.I0(cal1_state_r[0]),
        .I1(cal1_state_r[2]),
        .I2(cal1_state_r[1]),
        .O(cal1_dlyce_cpt_r_i_2_n_0));
  FDRE cal1_dlyce_cpt_r_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(cal1_dlyce_cpt_r),
        .Q(cal1_dlyce_cpt_r_reg_n_0),
        .R(rstdiv0_sync_r1_reg_rep__2));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    cal1_dlyinc_cpt_r_i_1
       (.I0(cal1_state_r[2]),
        .I1(tap_limit_cpt_r),
        .I2(cal1_state_r[5]),
        .I3(cal1_dlyinc_cpt_r_i_2_n_0),
        .I4(cal1_state_r[3]),
        .I5(cal1_state_r[4]),
        .O(cal1_dlyinc_cpt_r));
  LUT2 #(
    .INIT(4'h7)) 
    cal1_dlyinc_cpt_r_i_2
       (.I0(cal1_state_r[1]),
        .I1(cal1_state_r[0]),
        .O(cal1_dlyinc_cpt_r_i_2_n_0));
  FDRE cal1_dlyinc_cpt_r_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(cal1_dlyinc_cpt_r),
        .Q(cal1_dlyinc_cpt_r_reg_n_0),
        .R(rstdiv0_sync_r1_reg_rep__2));
  LUT6 #(
    .INIT(64'h0400000400000000)) 
    cal1_dq_idel_ce_i_1
       (.I0(cal1_state_r[3]),
        .I1(cal1_state_r[4]),
        .I2(cal1_state_r[5]),
        .I3(cal1_state_r[1]),
        .I4(cal1_state_r[0]),
        .I5(cal1_state_r[2]),
        .O(cal1_dq_idel_ce));
  FDRE cal1_dq_idel_ce_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(cal1_dq_idel_ce),
        .Q(idelay_ce_int),
        .R(rstdiv0_sync_r1_reg_rep__2));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    cal1_dq_idel_inc_i_1
       (.I0(cal1_state_r[5]),
        .I1(cal1_state_r[1]),
        .I2(cal1_state_r[4]),
        .I3(cal1_state_r[2]),
        .I4(cal1_state_r[3]),
        .I5(cal1_state_r[0]),
        .O(cal1_dq_idel_inc));
  FDRE cal1_dq_idel_inc_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(cal1_dq_idel_inc),
        .Q(idelay_inc_int),
        .R(rstdiv0_sync_r1_reg_rep__2));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    cal1_prech_req_r_i_1
       (.I0(cal1_state_r[5]),
        .I1(cal1_state_r[4]),
        .I2(cal1_state_r[2]),
        .I3(cal1_state_r[3]),
        .I4(cal1_state_r[1]),
        .I5(cal1_state_r[0]),
        .O(cal1_prech_req_r_i_1_n_0));
  FDRE cal1_prech_req_r_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(cal1_prech_req_r_i_1_n_0),
        .Q(cal1_prech_req_r_reg_n_0),
        .R(rstdiv0_sync_r1_reg_rep__3));
  LUT6 #(
    .INIT(64'h0001010041C94540)) 
    \cal1_state_r1[0]_i_1 
       (.I0(cal1_state_r[2]),
        .I1(cal1_state_r[4]),
        .I2(cal1_state_r[3]),
        .I3(cal1_state_r[0]),
        .I4(cal1_state_r[1]),
        .I5(cal1_state_r[5]),
        .O(\cal1_state_r1[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00E4001000561220)) 
    \cal1_state_r1[1]_i_1 
       (.I0(cal1_state_r[1]),
        .I1(cal1_state_r[3]),
        .I2(cal1_state_r[0]),
        .I3(cal1_state_r[5]),
        .I4(cal1_state_r[4]),
        .I5(cal1_state_r[2]),
        .O(\cal1_state_r1[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0B0000130B060100)) 
    \cal1_state_r1[2]_i_1 
       (.I0(cal1_state_r[1]),
        .I1(cal1_state_r[3]),
        .I2(cal1_state_r[5]),
        .I3(cal1_state_r[2]),
        .I4(cal1_state_r[4]),
        .I5(cal1_state_r[0]),
        .O(\cal1_state_r1[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00010002E0326086)) 
    \cal1_state_r1[3]_i_1 
       (.I0(cal1_state_r[0]),
        .I1(cal1_state_r[2]),
        .I2(cal1_state_r[4]),
        .I3(cal1_state_r[3]),
        .I4(cal1_state_r[1]),
        .I5(cal1_state_r[5]),
        .O(\cal1_state_r1[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0100000500000440)) 
    \cal1_state_r1[4]_i_1 
       (.I0(cal1_state_r[3]),
        .I1(cal1_state_r[1]),
        .I2(cal1_state_r[5]),
        .I3(cal1_state_r[4]),
        .I4(cal1_state_r[2]),
        .I5(cal1_state_r[0]),
        .O(\cal1_state_r1[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0200000000002004)) 
    \cal1_state_r1[5]_i_1 
       (.I0(cal1_state_r[4]),
        .I1(cal1_state_r[5]),
        .I2(cal1_state_r[1]),
        .I3(cal1_state_r[3]),
        .I4(cal1_state_r[2]),
        .I5(cal1_state_r[0]),
        .O(\cal1_state_r1[5]_i_1_n_0 ));
  FDRE \cal1_state_r1_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\cal1_state_r1[0]_i_1_n_0 ),
        .Q(\cal1_state_r1_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \cal1_state_r1_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\cal1_state_r1[1]_i_1_n_0 ),
        .Q(\cal1_state_r1_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \cal1_state_r1_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\cal1_state_r1[2]_i_1_n_0 ),
        .Q(\cal1_state_r1_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \cal1_state_r1_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\cal1_state_r1[3]_i_1_n_0 ),
        .Q(\cal1_state_r1_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \cal1_state_r1_reg[4] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\cal1_state_r1[4]_i_1_n_0 ),
        .Q(\cal1_state_r1_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \cal1_state_r1_reg[5] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\cal1_state_r1[5]_i_1_n_0 ),
        .Q(\cal1_state_r1_reg_n_0_[5] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h004900E6000901F2)) 
    cal1_wait_cnt_en_r_i_1
       (.I0(cal1_state_r[1]),
        .I1(cal1_state_r[3]),
        .I2(cal1_state_r[4]),
        .I3(cal1_state_r[5]),
        .I4(cal1_state_r[0]),
        .I5(cal1_state_r[2]),
        .O(cal1_wait_cnt_en_r0));
  FDRE cal1_wait_cnt_en_r_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(cal1_wait_cnt_en_r0),
        .Q(cal1_wait_cnt_en_r),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \cal1_wait_cnt_r[0]_i_1 
       (.I0(cal1_wait_cnt_r_reg__0[0]),
        .O(p_0_in__0__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \cal1_wait_cnt_r[1]_i_1 
       (.I0(cal1_wait_cnt_r_reg__0[0]),
        .I1(cal1_wait_cnt_r_reg__0[1]),
        .O(p_0_in__0__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \cal1_wait_cnt_r[2]_i_1 
       (.I0(cal1_wait_cnt_r_reg__0[2]),
        .I1(cal1_wait_cnt_r_reg__0[1]),
        .I2(cal1_wait_cnt_r_reg__0[0]),
        .O(p_0_in__0__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \cal1_wait_cnt_r[3]_i_1 
       (.I0(cal1_wait_cnt_r_reg__0[3]),
        .I1(cal1_wait_cnt_r_reg__0[0]),
        .I2(cal1_wait_cnt_r_reg__0[1]),
        .I3(cal1_wait_cnt_r_reg__0[2]),
        .O(p_0_in__0__0[3]));
  LUT6 #(
    .INIT(64'h00008000FFFFFFFF)) 
    \cal1_wait_cnt_r[4]_i_1 
       (.I0(cal1_wait_cnt_r_reg__0[3]),
        .I1(cal1_wait_cnt_r_reg__0[0]),
        .I2(cal1_wait_cnt_r_reg__0[1]),
        .I3(cal1_wait_cnt_r_reg__0[2]),
        .I4(cal1_wait_cnt_r_reg__0[4]),
        .I5(cal1_wait_cnt_en_r),
        .O(\cal1_wait_cnt_r[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \cal1_wait_cnt_r[4]_i_2 
       (.I0(cal1_wait_cnt_r_reg__0[3]),
        .I1(cal1_wait_cnt_r_reg__0[0]),
        .I2(cal1_wait_cnt_r_reg__0[1]),
        .I3(cal1_wait_cnt_r_reg__0[2]),
        .I4(cal1_wait_cnt_r_reg__0[4]),
        .O(p_0_in__0__0[4]));
  FDRE \cal1_wait_cnt_r_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_0_in__0__0[0]),
        .Q(cal1_wait_cnt_r_reg__0[0]),
        .R(\cal1_wait_cnt_r[4]_i_1_n_0 ));
  FDRE \cal1_wait_cnt_r_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_0_in__0__0[1]),
        .Q(cal1_wait_cnt_r_reg__0[1]),
        .R(\cal1_wait_cnt_r[4]_i_1_n_0 ));
  FDRE \cal1_wait_cnt_r_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_0_in__0__0[2]),
        .Q(cal1_wait_cnt_r_reg__0[2]),
        .R(\cal1_wait_cnt_r[4]_i_1_n_0 ));
  FDRE \cal1_wait_cnt_r_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_0_in__0__0[3]),
        .Q(cal1_wait_cnt_r_reg__0[3]),
        .R(\cal1_wait_cnt_r[4]_i_1_n_0 ));
  FDRE \cal1_wait_cnt_r_reg[4] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_0_in__0__0[4]),
        .Q(cal1_wait_cnt_r_reg__0[4]),
        .R(\cal1_wait_cnt_r[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF7FFFFFFFFFFF)) 
    cal1_wait_r_i_1
       (.I0(cal1_wait_cnt_r_reg__0[3]),
        .I1(cal1_wait_cnt_r_reg__0[0]),
        .I2(cal1_wait_cnt_r_reg__0[1]),
        .I3(cal1_wait_cnt_r_reg__0[2]),
        .I4(cal1_wait_cnt_r_reg__0[4]),
        .I5(cal1_wait_cnt_en_r),
        .O(cal1_wait_r_i_1_n_0));
  FDRE cal1_wait_r_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(cal1_wait_r_i_1_n_0),
        .Q(cal1_wait_r),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h454F0000)) 
    \cnt_idel_dec_cpt_r[0]_i_1 
       (.I0(cal1_state_r[2]),
        .I1(\pi_counter_read_val_reg[5] [0]),
        .I2(cal1_state_r[1]),
        .I3(\cnt_idel_dec_cpt_r_reg_n_0_[0] ),
        .I4(\cnt_idel_dec_cpt_r[0]_i_2_n_0 ),
        .O(cnt_idel_dec_cpt_r[0]));
  LUT6 #(
    .INIT(64'h00000000740000FF)) 
    \cnt_idel_dec_cpt_r[0]_i_2 
       (.I0(cnt_idel_dec_cpt_r2[1]),
        .I1(found_second_edge_r_reg_n_0),
        .I2(\cnt_idel_dec_cpt_r[0]_i_3_n_0 ),
        .I3(cal1_state_r[3]),
        .I4(cal1_state_r[4]),
        .I5(cal1_state_r[5]),
        .O(\cnt_idel_dec_cpt_r[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h66FF66F0660F6600)) 
    \cnt_idel_dec_cpt_r[0]_i_3 
       (.I0(right_edge_taps_r__0[1]),
        .I1(\tap_cnt_cpt_r_reg_n_0_[0] ),
        .I2(found_first_edge_r_reg_n_0),
        .I3(\cnt_idel_dec_cpt_r[5]_i_8_n_0 ),
        .I4(\tap_cnt_cpt_r_reg_n_0_[1] ),
        .I5(\cnt_idel_dec_cpt_r_reg[2]_i_7_n_6 ),
        .O(\cnt_idel_dec_cpt_r[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAA020002)) 
    \cnt_idel_dec_cpt_r[1]_i_1 
       (.I0(\cnt_idel_dec_cpt_r[1]_i_2_n_0 ),
        .I1(cal1_state_r[5]),
        .I2(cal1_state_r[4]),
        .I3(cal1_state_r[3]),
        .I4(\cnt_idel_dec_cpt_r[1]_i_3_n_0 ),
        .O(cnt_idel_dec_cpt_r[1]));
  LUT5 #(
    .INIT(32'h0909FF0F)) 
    \cnt_idel_dec_cpt_r[1]_i_2 
       (.I0(\cnt_idel_dec_cpt_r_reg_n_0_[0] ),
        .I1(\cnt_idel_dec_cpt_r_reg_n_0_[1] ),
        .I2(cal1_state_r[1]),
        .I3(\pi_counter_read_val_reg[5] [1]),
        .I4(cal1_state_r[2]),
        .O(\cnt_idel_dec_cpt_r[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0040444044400040)) 
    \cnt_idel_dec_cpt_r[1]_i_3 
       (.I0(cal1_state_r[5]),
        .I1(cal1_state_r[4]),
        .I2(\cnt_idel_dec_cpt_r[1]_i_4_n_0 ),
        .I3(found_second_edge_r_reg_n_0),
        .I4(cnt_idel_dec_cpt_r2[2]),
        .I5(cnt_idel_dec_cpt_r2[1]),
        .O(\cnt_idel_dec_cpt_r[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h66FF66F0660F6600)) 
    \cnt_idel_dec_cpt_r[1]_i_4 
       (.I0(\cnt_idel_dec_cpt_r[1]_i_5_n_0 ),
        .I1(\cnt_idel_dec_cpt_r[1]_i_6_n_0 ),
        .I2(found_first_edge_r_reg_n_0),
        .I3(\cnt_idel_dec_cpt_r[5]_i_8_n_0 ),
        .I4(\tap_cnt_cpt_r_reg_n_0_[2] ),
        .I5(\cnt_idel_dec_cpt_r_reg[2]_i_7_n_5 ),
        .O(\cnt_idel_dec_cpt_r[1]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \cnt_idel_dec_cpt_r[1]_i_5 
       (.I0(\tap_cnt_cpt_r_reg_n_0_[1] ),
        .I1(right_edge_taps_r__0[2]),
        .O(\cnt_idel_dec_cpt_r[1]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cnt_idel_dec_cpt_r[1]_i_6 
       (.I0(right_edge_taps_r__0[1]),
        .I1(\tap_cnt_cpt_r_reg_n_0_[0] ),
        .O(\cnt_idel_dec_cpt_r[1]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h00022202)) 
    \cnt_idel_dec_cpt_r[2]_i_1 
       (.I0(\cnt_idel_dec_cpt_r[2]_i_2_n_0 ),
        .I1(cal1_state_r[5]),
        .I2(cal1_state_r[4]),
        .I3(cal1_state_r[3]),
        .I4(\cnt_idel_dec_cpt_r[2]_i_3_n_0 ),
        .O(cnt_idel_dec_cpt_r[2]));
  LUT2 #(
    .INIT(4'h9)) 
    \cnt_idel_dec_cpt_r[2]_i_10 
       (.I0(\tap_cnt_cpt_r_reg_n_0_[1] ),
        .I1(\first_edge_taps_r_reg_n_0_[1] ),
        .O(\cnt_idel_dec_cpt_r[2]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cnt_idel_dec_cpt_r[2]_i_11 
       (.I0(\tap_cnt_cpt_r_reg_n_0_[0] ),
        .I1(\first_edge_taps_r_reg_n_0_[0] ),
        .O(\cnt_idel_dec_cpt_r[2]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h00A900A9FFFF00FF)) 
    \cnt_idel_dec_cpt_r[2]_i_2 
       (.I0(\cnt_idel_dec_cpt_r_reg_n_0_[2] ),
        .I1(\cnt_idel_dec_cpt_r_reg_n_0_[0] ),
        .I2(\cnt_idel_dec_cpt_r_reg_n_0_[1] ),
        .I3(cal1_state_r[1]),
        .I4(\pi_counter_read_val_reg[5] [2]),
        .I5(cal1_state_r[2]),
        .O(\cnt_idel_dec_cpt_r[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8444B777FFFFFFFF)) 
    \cnt_idel_dec_cpt_r[2]_i_3 
       (.I0(cnt_idel_dec_cpt_r2[3]),
        .I1(found_second_edge_r_reg_n_0),
        .I2(cnt_idel_dec_cpt_r2[2]),
        .I3(cnt_idel_dec_cpt_r2[1]),
        .I4(\cnt_idel_dec_cpt_r[2]_i_4_n_0 ),
        .I5(cal1_state_r[4]),
        .O(\cnt_idel_dec_cpt_r[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h66FF66F0660F6600)) 
    \cnt_idel_dec_cpt_r[2]_i_4 
       (.I0(\cnt_idel_dec_cpt_r[2]_i_5_n_0 ),
        .I1(\cnt_idel_dec_cpt_r[2]_i_6_n_0 ),
        .I2(found_first_edge_r_reg_n_0),
        .I3(\cnt_idel_dec_cpt_r[5]_i_8_n_0 ),
        .I4(\tap_cnt_cpt_r_reg_n_0_[3] ),
        .I5(\cnt_idel_dec_cpt_r_reg[2]_i_7_n_4 ),
        .O(\cnt_idel_dec_cpt_r[2]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cnt_idel_dec_cpt_r[2]_i_5 
       (.I0(right_edge_taps_r__0[3]),
        .I1(\tap_cnt_cpt_r_reg_n_0_[2] ),
        .O(\cnt_idel_dec_cpt_r[2]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'hD4F5)) 
    \cnt_idel_dec_cpt_r[2]_i_6 
       (.I0(right_edge_taps_r__0[2]),
        .I1(\tap_cnt_cpt_r_reg_n_0_[0] ),
        .I2(\tap_cnt_cpt_r_reg_n_0_[1] ),
        .I3(right_edge_taps_r__0[1]),
        .O(\cnt_idel_dec_cpt_r[2]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cnt_idel_dec_cpt_r[2]_i_8 
       (.I0(\tap_cnt_cpt_r_reg_n_0_[3] ),
        .I1(\first_edge_taps_r_reg_n_0_[3] ),
        .O(\cnt_idel_dec_cpt_r[2]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cnt_idel_dec_cpt_r[2]_i_9 
       (.I0(\tap_cnt_cpt_r_reg_n_0_[2] ),
        .I1(\first_edge_taps_r_reg_n_0_[2] ),
        .O(\cnt_idel_dec_cpt_r[2]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h20020002)) 
    \cnt_idel_dec_cpt_r[3]_i_1 
       (.I0(\cnt_idel_dec_cpt_r[3]_i_2_n_0 ),
        .I1(cal1_state_r[5]),
        .I2(cal1_state_r[4]),
        .I3(cal1_state_r[3]),
        .I4(\cnt_idel_dec_cpt_r[3]_i_3_n_0 ),
        .O(cnt_idel_dec_cpt_r[3]));
  LUT2 #(
    .INIT(4'h9)) 
    \cnt_idel_dec_cpt_r[3]_i_10 
       (.I0(\second_edge_taps_r_reg_n_0_[1] ),
        .I1(\first_edge_taps_r_reg_n_0_[1] ),
        .O(\cnt_idel_dec_cpt_r[3]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cnt_idel_dec_cpt_r[3]_i_11 
       (.I0(\second_edge_taps_r_reg_n_0_[0] ),
        .I1(\first_edge_taps_r_reg_n_0_[0] ),
        .O(\cnt_idel_dec_cpt_r[3]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h0606FF0F)) 
    \cnt_idel_dec_cpt_r[3]_i_2 
       (.I0(\cnt_idel_dec_cpt_r_reg_n_0_[3] ),
        .I1(\cnt_idel_dec_cpt_r[3]_i_4_n_0 ),
        .I2(cal1_state_r[1]),
        .I3(\pi_counter_read_val_reg[5] [3]),
        .I4(cal1_state_r[2]),
        .O(\cnt_idel_dec_cpt_r[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h3FFFAAAAC000AAAA)) 
    \cnt_idel_dec_cpt_r[3]_i_3 
       (.I0(\cnt_idel_dec_cpt_r[3]_i_5_n_0 ),
        .I1(cnt_idel_dec_cpt_r2[3]),
        .I2(cnt_idel_dec_cpt_r2[2]),
        .I3(cnt_idel_dec_cpt_r2[1]),
        .I4(found_second_edge_r_reg_n_0),
        .I5(cnt_idel_dec_cpt_r2[4]),
        .O(\cnt_idel_dec_cpt_r[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \cnt_idel_dec_cpt_r[3]_i_4 
       (.I0(\cnt_idel_dec_cpt_r_reg_n_0_[0] ),
        .I1(\cnt_idel_dec_cpt_r_reg_n_0_[1] ),
        .I2(\cnt_idel_dec_cpt_r_reg_n_0_[2] ),
        .O(\cnt_idel_dec_cpt_r[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h66FF66F0660F6600)) 
    \cnt_idel_dec_cpt_r[3]_i_5 
       (.I0(\cnt_idel_dec_cpt_r[3]_i_7_n_0 ),
        .I1(\cnt_idel_dec_cpt_r[5]_i_12_n_0 ),
        .I2(found_first_edge_r_reg_n_0),
        .I3(\cnt_idel_dec_cpt_r[5]_i_8_n_0 ),
        .I4(\tap_cnt_cpt_r_reg_n_0_[4] ),
        .I5(\cnt_idel_dec_cpt_r_reg[4]_i_7_n_7 ),
        .O(\cnt_idel_dec_cpt_r[3]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \cnt_idel_dec_cpt_r[3]_i_7 
       (.I0(right_edge_taps_r__0[4]),
        .I1(\tap_cnt_cpt_r_reg_n_0_[3] ),
        .O(\cnt_idel_dec_cpt_r[3]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cnt_idel_dec_cpt_r[3]_i_8 
       (.I0(\second_edge_taps_r_reg_n_0_[3] ),
        .I1(\first_edge_taps_r_reg_n_0_[3] ),
        .O(\cnt_idel_dec_cpt_r[3]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cnt_idel_dec_cpt_r[3]_i_9 
       (.I0(\second_edge_taps_r_reg_n_0_[2] ),
        .I1(\first_edge_taps_r_reg_n_0_[2] ),
        .O(\cnt_idel_dec_cpt_r[3]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hAA020002)) 
    \cnt_idel_dec_cpt_r[4]_i_1 
       (.I0(\cnt_idel_dec_cpt_r[4]_i_2_n_0 ),
        .I1(cal1_state_r[5]),
        .I2(cal1_state_r[4]),
        .I3(cal1_state_r[3]),
        .I4(\cnt_idel_dec_cpt_r[4]_i_3_n_0 ),
        .O(cnt_idel_dec_cpt_r[4]));
  LUT5 #(
    .INIT(32'h0606FF0F)) 
    \cnt_idel_dec_cpt_r[4]_i_2 
       (.I0(\cnt_idel_dec_cpt_r_reg_n_0_[4] ),
        .I1(\cnt_idel_dec_cpt_r[5]_i_7_n_0 ),
        .I2(cal1_state_r[1]),
        .I3(\pi_counter_read_val_reg[5] [4]),
        .I4(cal1_state_r[2]),
        .O(\cnt_idel_dec_cpt_r[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0044404044004040)) 
    \cnt_idel_dec_cpt_r[4]_i_3 
       (.I0(cal1_state_r[5]),
        .I1(cal1_state_r[4]),
        .I2(\cnt_idel_dec_cpt_r[4]_i_4_n_0 ),
        .I3(\cnt_idel_dec_cpt_r[5]_i_11_n_0 ),
        .I4(found_second_edge_r_reg_n_0),
        .I5(cnt_idel_dec_cpt_r2[5]),
        .O(\cnt_idel_dec_cpt_r[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h66FF66F0660F6600)) 
    \cnt_idel_dec_cpt_r[4]_i_4 
       (.I0(\cnt_idel_dec_cpt_r[4]_i_5_n_0 ),
        .I1(\cnt_idel_dec_cpt_r[4]_i_6_n_0 ),
        .I2(found_first_edge_r_reg_n_0),
        .I3(\cnt_idel_dec_cpt_r[5]_i_8_n_0 ),
        .I4(\tap_cnt_cpt_r_reg_n_0_[5] ),
        .I5(\cnt_idel_dec_cpt_r_reg[4]_i_7_n_6 ),
        .O(\cnt_idel_dec_cpt_r[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cnt_idel_dec_cpt_r[4]_i_5 
       (.I0(right_edge_taps_r__0[5]),
        .I1(\tap_cnt_cpt_r_reg_n_0_[4] ),
        .O(\cnt_idel_dec_cpt_r[4]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \cnt_idel_dec_cpt_r[4]_i_6 
       (.I0(right_edge_taps_r__0[4]),
        .I1(\tap_cnt_cpt_r_reg_n_0_[3] ),
        .I2(\cnt_idel_dec_cpt_r[5]_i_12_n_0 ),
        .O(\cnt_idel_dec_cpt_r[4]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cnt_idel_dec_cpt_r[4]_i_8 
       (.I0(\first_edge_taps_r_reg_n_0_[5] ),
        .I1(\tap_cnt_cpt_r_reg_n_0_[5] ),
        .O(\cnt_idel_dec_cpt_r[4]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cnt_idel_dec_cpt_r[4]_i_9 
       (.I0(\tap_cnt_cpt_r_reg_n_0_[4] ),
        .I1(\first_edge_taps_r_reg_n_0_[4] ),
        .O(\cnt_idel_dec_cpt_r[4]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0000008800222000)) 
    \cnt_idel_dec_cpt_r[5]_i_1 
       (.I0(\cnt_idel_dec_cpt_r[5]_i_3_n_0 ),
        .I1(cal1_state_r[3]),
        .I2(\pi_counter_read_val_reg[3] ),
        .I3(cal1_state_r[1]),
        .I4(cal1_state_r[2]),
        .I5(cal1_state_r[0]),
        .O(\cnt_idel_dec_cpt_r[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \cnt_idel_dec_cpt_r[5]_i_11 
       (.I0(cnt_idel_dec_cpt_r2[4]),
        .I1(cnt_idel_dec_cpt_r2[1]),
        .I2(cnt_idel_dec_cpt_r2[2]),
        .I3(cnt_idel_dec_cpt_r2[3]),
        .O(\cnt_idel_dec_cpt_r[5]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hDD444D44DDDDDD4D)) 
    \cnt_idel_dec_cpt_r[5]_i_12 
       (.I0(right_edge_taps_r__0[3]),
        .I1(\tap_cnt_cpt_r_reg_n_0_[2] ),
        .I2(right_edge_taps_r__0[1]),
        .I3(\tap_cnt_cpt_r_reg_n_0_[1] ),
        .I4(\tap_cnt_cpt_r_reg_n_0_[0] ),
        .I5(right_edge_taps_r__0[2]),
        .O(\cnt_idel_dec_cpt_r[5]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cnt_idel_dec_cpt_r[5]_i_13 
       (.I0(\second_edge_taps_r_reg_n_0_[5] ),
        .I1(\first_edge_taps_r_reg_n_0_[5] ),
        .O(\cnt_idel_dec_cpt_r[5]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cnt_idel_dec_cpt_r[5]_i_14 
       (.I0(\second_edge_taps_r_reg_n_0_[4] ),
        .I1(\first_edge_taps_r_reg_n_0_[4] ),
        .O(\cnt_idel_dec_cpt_r[5]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'h20020002)) 
    \cnt_idel_dec_cpt_r[5]_i_2 
       (.I0(\cnt_idel_dec_cpt_r[5]_i_5_n_0 ),
        .I1(cal1_state_r[5]),
        .I2(cal1_state_r[4]),
        .I3(cal1_state_r[3]),
        .I4(\cnt_idel_dec_cpt_r[5]_i_6_n_0 ),
        .O(cnt_idel_dec_cpt_r[5]));
  LUT3 #(
    .INIT(8'h41)) 
    \cnt_idel_dec_cpt_r[5]_i_3 
       (.I0(cal1_state_r[5]),
        .I1(cal1_state_r[4]),
        .I2(cal1_state_r[3]),
        .O(\cnt_idel_dec_cpt_r[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h009A009AFFFF00FF)) 
    \cnt_idel_dec_cpt_r[5]_i_5 
       (.I0(\cnt_idel_dec_cpt_r_reg_n_0_[5] ),
        .I1(\cnt_idel_dec_cpt_r_reg_n_0_[4] ),
        .I2(\cnt_idel_dec_cpt_r[5]_i_7_n_0 ),
        .I3(cal1_state_r[1]),
        .I4(\pi_counter_read_val_reg[5] [5]),
        .I5(cal1_state_r[2]),
        .O(\cnt_idel_dec_cpt_r[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hF00088880FFF8888)) 
    \cnt_idel_dec_cpt_r[5]_i_6 
       (.I0(\cnt_idel_dec_cpt_r[5]_i_8_n_0 ),
        .I1(\cnt_idel_dec_cpt_r[5]_i_9_n_0 ),
        .I2(cnt_idel_dec_cpt_r2[5]),
        .I3(\cnt_idel_dec_cpt_r[5]_i_11_n_0 ),
        .I4(found_second_edge_r_reg_n_0),
        .I5(\cnt_idel_dec_cpt_r_reg[5]_i_10_n_1 ),
        .O(\cnt_idel_dec_cpt_r[5]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \cnt_idel_dec_cpt_r[5]_i_7 
       (.I0(\cnt_idel_dec_cpt_r_reg_n_0_[2] ),
        .I1(\cnt_idel_dec_cpt_r_reg_n_0_[1] ),
        .I2(\cnt_idel_dec_cpt_r_reg_n_0_[0] ),
        .I3(\cnt_idel_dec_cpt_r_reg_n_0_[3] ),
        .O(\cnt_idel_dec_cpt_r[5]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \cnt_idel_dec_cpt_r[5]_i_8 
       (.I0(right_edge_taps_r__0[0]),
        .I1(right_edge_taps_r__0[2]),
        .I2(right_edge_taps_r__0[3]),
        .I3(right_edge_taps_r__0[4]),
        .I4(right_edge_taps_r__0[1]),
        .I5(right_edge_taps_r__0[5]),
        .O(\cnt_idel_dec_cpt_r[5]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hD400FFD42BFF002B)) 
    \cnt_idel_dec_cpt_r[5]_i_9 
       (.I0(right_edge_taps_r__0[4]),
        .I1(\tap_cnt_cpt_r_reg_n_0_[3] ),
        .I2(\cnt_idel_dec_cpt_r[5]_i_12_n_0 ),
        .I3(\tap_cnt_cpt_r_reg_n_0_[4] ),
        .I4(right_edge_taps_r__0[5]),
        .I5(\tap_cnt_cpt_r_reg_n_0_[5] ),
        .O(\cnt_idel_dec_cpt_r[5]_i_9_n_0 ));
  FDRE \cnt_idel_dec_cpt_r_reg[0] 
       (.C(sys_rst),
        .CE(\cnt_idel_dec_cpt_r[5]_i_1_n_0 ),
        .D(cnt_idel_dec_cpt_r[0]),
        .Q(\cnt_idel_dec_cpt_r_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \cnt_idel_dec_cpt_r_reg[1] 
       (.C(sys_rst),
        .CE(\cnt_idel_dec_cpt_r[5]_i_1_n_0 ),
        .D(cnt_idel_dec_cpt_r[1]),
        .Q(\cnt_idel_dec_cpt_r_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \cnt_idel_dec_cpt_r_reg[2] 
       (.C(sys_rst),
        .CE(\cnt_idel_dec_cpt_r[5]_i_1_n_0 ),
        .D(cnt_idel_dec_cpt_r[2]),
        .Q(\cnt_idel_dec_cpt_r_reg_n_0_[2] ),
        .R(1'b0));
  CARRY4 \cnt_idel_dec_cpt_r_reg[2]_i_7 
       (.CI(1'b0),
        .CO({\cnt_idel_dec_cpt_r_reg[2]_i_7_n_0 ,\cnt_idel_dec_cpt_r_reg[2]_i_7_n_1 ,\cnt_idel_dec_cpt_r_reg[2]_i_7_n_2 ,\cnt_idel_dec_cpt_r_reg[2]_i_7_n_3 }),
        .CYINIT(1'b1),
        .DI({\tap_cnt_cpt_r_reg_n_0_[3] ,\tap_cnt_cpt_r_reg_n_0_[2] ,\tap_cnt_cpt_r_reg_n_0_[1] ,\tap_cnt_cpt_r_reg_n_0_[0] }),
        .O({\cnt_idel_dec_cpt_r_reg[2]_i_7_n_4 ,\cnt_idel_dec_cpt_r_reg[2]_i_7_n_5 ,\cnt_idel_dec_cpt_r_reg[2]_i_7_n_6 ,\NLW_cnt_idel_dec_cpt_r_reg[2]_i_7_O_UNCONNECTED [0]}),
        .S({\cnt_idel_dec_cpt_r[2]_i_8_n_0 ,\cnt_idel_dec_cpt_r[2]_i_9_n_0 ,\cnt_idel_dec_cpt_r[2]_i_10_n_0 ,\cnt_idel_dec_cpt_r[2]_i_11_n_0 }));
  FDRE \cnt_idel_dec_cpt_r_reg[3] 
       (.C(sys_rst),
        .CE(\cnt_idel_dec_cpt_r[5]_i_1_n_0 ),
        .D(cnt_idel_dec_cpt_r[3]),
        .Q(\cnt_idel_dec_cpt_r_reg_n_0_[3] ),
        .R(1'b0));
  CARRY4 \cnt_idel_dec_cpt_r_reg[3]_i_6 
       (.CI(1'b0),
        .CO({\cnt_idel_dec_cpt_r_reg[3]_i_6_n_0 ,\cnt_idel_dec_cpt_r_reg[3]_i_6_n_1 ,\cnt_idel_dec_cpt_r_reg[3]_i_6_n_2 ,\cnt_idel_dec_cpt_r_reg[3]_i_6_n_3 }),
        .CYINIT(1'b1),
        .DI({\second_edge_taps_r_reg_n_0_[3] ,\second_edge_taps_r_reg_n_0_[2] ,\second_edge_taps_r_reg_n_0_[1] ,\second_edge_taps_r_reg_n_0_[0] }),
        .O({cnt_idel_dec_cpt_r2[3:1],\NLW_cnt_idel_dec_cpt_r_reg[3]_i_6_O_UNCONNECTED [0]}),
        .S({\cnt_idel_dec_cpt_r[3]_i_8_n_0 ,\cnt_idel_dec_cpt_r[3]_i_9_n_0 ,\cnt_idel_dec_cpt_r[3]_i_10_n_0 ,\cnt_idel_dec_cpt_r[3]_i_11_n_0 }));
  FDRE \cnt_idel_dec_cpt_r_reg[4] 
       (.C(sys_rst),
        .CE(\cnt_idel_dec_cpt_r[5]_i_1_n_0 ),
        .D(cnt_idel_dec_cpt_r[4]),
        .Q(\cnt_idel_dec_cpt_r_reg_n_0_[4] ),
        .R(1'b0));
  CARRY4 \cnt_idel_dec_cpt_r_reg[4]_i_7 
       (.CI(\cnt_idel_dec_cpt_r_reg[2]_i_7_n_0 ),
        .CO({\NLW_cnt_idel_dec_cpt_r_reg[4]_i_7_CO_UNCONNECTED [3:1],\cnt_idel_dec_cpt_r_reg[4]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\tap_cnt_cpt_r_reg_n_0_[4] }),
        .O({\NLW_cnt_idel_dec_cpt_r_reg[4]_i_7_O_UNCONNECTED [3:2],\cnt_idel_dec_cpt_r_reg[4]_i_7_n_6 ,\cnt_idel_dec_cpt_r_reg[4]_i_7_n_7 }),
        .S({1'b0,1'b0,\cnt_idel_dec_cpt_r[4]_i_8_n_0 ,\cnt_idel_dec_cpt_r[4]_i_9_n_0 }));
  FDRE \cnt_idel_dec_cpt_r_reg[5] 
       (.C(sys_rst),
        .CE(\cnt_idel_dec_cpt_r[5]_i_1_n_0 ),
        .D(cnt_idel_dec_cpt_r[5]),
        .Q(\cnt_idel_dec_cpt_r_reg_n_0_[5] ),
        .R(1'b0));
  CARRY4 \cnt_idel_dec_cpt_r_reg[5]_i_10 
       (.CI(\cnt_idel_dec_cpt_r_reg[3]_i_6_n_0 ),
        .CO({\NLW_cnt_idel_dec_cpt_r_reg[5]_i_10_CO_UNCONNECTED [3],\cnt_idel_dec_cpt_r_reg[5]_i_10_n_1 ,\NLW_cnt_idel_dec_cpt_r_reg[5]_i_10_CO_UNCONNECTED [1],\cnt_idel_dec_cpt_r_reg[5]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\second_edge_taps_r_reg_n_0_[5] ,\second_edge_taps_r_reg_n_0_[4] }),
        .O({\NLW_cnt_idel_dec_cpt_r_reg[5]_i_10_O_UNCONNECTED [3:2],cnt_idel_dec_cpt_r2[5:4]}),
        .S({1'b0,1'b1,\cnt_idel_dec_cpt_r[5]_i_13_n_0 ,\cnt_idel_dec_cpt_r[5]_i_14_n_0 }));
  LUT6 #(
    .INIT(64'h00FF00FF00FF00F7)) 
    \cnt_shift_r[0]_i_1 
       (.I0(rdlvl_stg1_start_reg),
        .I1(rd_active_r),
        .I2(cnt_shift_r_reg__0[1]),
        .I3(cnt_shift_r_reg__0[0]),
        .I4(cnt_shift_r_reg__0[3]),
        .I5(cnt_shift_r_reg__0[2]),
        .O(p_0_in__1[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \cnt_shift_r[1]_i_1 
       (.I0(cnt_shift_r_reg__0[0]),
        .I1(cnt_shift_r_reg__0[1]),
        .O(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \cnt_shift_r[2]_i_1 
       (.I0(cnt_shift_r_reg__0[2]),
        .I1(cnt_shift_r_reg__0[1]),
        .I2(cnt_shift_r_reg__0[0]),
        .O(p_0_in__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \cnt_shift_r[3]_i_3 
       (.I0(cnt_shift_r_reg__0[3]),
        .I1(cnt_shift_r_reg__0[0]),
        .I2(cnt_shift_r_reg__0[1]),
        .I3(cnt_shift_r_reg__0[2]),
        .O(p_0_in__1[3]));
  FDSE \cnt_shift_r_reg[0] 
       (.C(sys_rst),
        .CE(rd_active_r_reg),
        .D(p_0_in__1[0]),
        .Q(cnt_shift_r_reg__0[0]),
        .S(rdlvl_stg1_start_reg_0));
  FDRE \cnt_shift_r_reg[1] 
       (.C(sys_rst),
        .CE(rd_active_r_reg),
        .D(p_0_in__1[1]),
        .Q(cnt_shift_r_reg__0[1]),
        .R(rdlvl_stg1_start_reg_0));
  FDRE \cnt_shift_r_reg[2] 
       (.C(sys_rst),
        .CE(rd_active_r_reg),
        .D(p_0_in__1[2]),
        .Q(cnt_shift_r_reg__0[2]),
        .R(rdlvl_stg1_start_reg_0));
  FDRE \cnt_shift_r_reg[3] 
       (.C(sys_rst),
        .CE(rd_active_r_reg),
        .D(p_0_in__1[3]),
        .Q(cnt_shift_r_reg__0[3]),
        .R(rdlvl_stg1_start_reg_0));
  LUT5 #(
    .INIT(32'h80000000)) 
    detect_edge_done_r_i_1
       (.I0(pb_detect_edge_done_r[4]),
        .I1(pb_detect_edge_done_r[5]),
        .I2(pb_detect_edge_done_r[6]),
        .I3(pb_detect_edge_done_r[7]),
        .I4(detect_edge_done_r_i_2_n_0),
        .O(detect_edge_done_r_i_1_n_0));
  LUT4 #(
    .INIT(16'h8000)) 
    detect_edge_done_r_i_2
       (.I0(pb_detect_edge_done_r[1]),
        .I1(pb_detect_edge_done_r[0]),
        .I2(pb_detect_edge_done_r[3]),
        .I3(pb_detect_edge_done_r[2]),
        .O(detect_edge_done_r_i_2_n_0));
  FDRE detect_edge_done_r_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(detect_edge_done_r_i_1_n_0),
        .Q(detect_edge_done_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000005554)) 
    \done_cnt[0]_i_1 
       (.I0(done_cnt[0]),
        .I1(done_cnt[1]),
        .I2(done_cnt[2]),
        .I3(done_cnt[3]),
        .I4(done_cnt1),
        .I5(rstdiv0_sync_r1_reg_rep__12),
        .O(\done_cnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'hEBEBEBEA)) 
    \done_cnt[1]_i_1 
       (.I0(done_cnt1),
        .I1(done_cnt[1]),
        .I2(done_cnt[0]),
        .I3(done_cnt[2]),
        .I4(done_cnt[3]),
        .O(\done_cnt[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000CCC2)) 
    \done_cnt[2]_i_1 
       (.I0(done_cnt[3]),
        .I1(done_cnt[2]),
        .I2(done_cnt[0]),
        .I3(done_cnt[1]),
        .I4(done_cnt1),
        .I5(rstdiv0_sync_r1_reg_rep__12),
        .O(\done_cnt[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'hFFFEAAAA)) 
    \done_cnt[3]_i_1 
       (.I0(done_cnt1),
        .I1(done_cnt[1]),
        .I2(done_cnt[0]),
        .I3(done_cnt[2]),
        .I4(done_cnt[3]),
        .O(\done_cnt[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \done_cnt[3]_i_2 
       (.I0(\regl_dqs_cnt[1]_i_2_n_0 ),
        .I1(\done_cnt[3]_i_3_n_0 ),
        .I2(p_0_in540_in),
        .I3(\rdlvl_dqs_tap_cnt_r[0][0][5]_i_2_n_0 ),
        .O(done_cnt1));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF7)) 
    \done_cnt[3]_i_3 
       (.I0(cal1_state_r[5]),
        .I1(cal1_state_r[0]),
        .I2(cal1_state_r[1]),
        .I3(cal1_state_r[3]),
        .I4(cal1_state_r[4]),
        .I5(cal1_state_r[2]),
        .O(\done_cnt[3]_i_3_n_0 ));
  FDRE \done_cnt_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\done_cnt[0]_i_1_n_0 ),
        .Q(done_cnt[0]),
        .R(1'b0));
  FDRE \done_cnt_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\done_cnt[1]_i_1_n_0 ),
        .Q(done_cnt[1]),
        .R(rstdiv0_sync_r1_reg_rep__3));
  FDRE \done_cnt_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\done_cnt[2]_i_1_n_0 ),
        .Q(done_cnt[2]),
        .R(1'b0));
  FDRE \done_cnt_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\done_cnt[3]_i_1_n_0 ),
        .Q(done_cnt[3]),
        .R(rstdiv0_sync_r1_reg_rep__3));
  FDRE dqs_po_dec_done_r1_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(dqs_po_dec_done),
        .Q(dqs_po_dec_done_r1),
        .R(1'b0));
  FDRE dqs_po_dec_done_r2_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(dqs_po_dec_done_r1),
        .Q(dqs_po_dec_done_r2),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFFF222)) 
    fine_dly_dec_done_r1_i_1
       (.I0(dqs_po_dec_done_r2),
        .I1(\pi_rdval_cnt[5]_i_3_n_0 ),
        .I2(fine_dly_dec_done_r1_i_2_n_0),
        .I3(fine_dly_dec_done_r1_i_3_n_0),
        .I4(fine_dly_dec_done_r1),
        .O(fine_dly_dec_done_r1_i_1_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    fine_dly_dec_done_r1_i_2
       (.I0(pi_rdval_cnt[5]),
        .I1(pi_rdval_cnt[4]),
        .I2(pi_rdval_cnt[3]),
        .I3(pi_rdval_cnt[2]),
        .O(fine_dly_dec_done_r1_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'h40)) 
    fine_dly_dec_done_r1_i_3
       (.I0(pi_rdval_cnt[1]),
        .I1(pi_rdval_cnt[0]),
        .I2(pi_en_stg2_f_timing_reg_0),
        .O(fine_dly_dec_done_r1_i_3_n_0));
  FDRE fine_dly_dec_done_r1_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(fine_dly_dec_done_r1_i_1_n_0),
        .Q(fine_dly_dec_done_r1),
        .R(rstdiv0_sync_r1_reg_rep__2));
  FDRE fine_dly_dec_done_r2_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(fine_dly_dec_done_r1),
        .Q(fine_dly_dec_done_r2),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0800)) 
    \first_edge_taps_r[0]_i_1 
       (.I0(cal1_state_r[4]),
        .I1(cal1_state_r[1]),
        .I2(cal1_state_r[3]),
        .I3(\tap_cnt_cpt_r_reg_n_0_[0] ),
        .O(\first_edge_taps_r[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0800)) 
    \first_edge_taps_r[1]_i_1 
       (.I0(cal1_state_r[4]),
        .I1(cal1_state_r[1]),
        .I2(cal1_state_r[3]),
        .I3(\tap_cnt_cpt_r_reg_n_0_[1] ),
        .O(\first_edge_taps_r[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0800)) 
    \first_edge_taps_r[2]_i_1 
       (.I0(cal1_state_r[4]),
        .I1(cal1_state_r[1]),
        .I2(cal1_state_r[3]),
        .I3(\tap_cnt_cpt_r_reg_n_0_[2] ),
        .O(\first_edge_taps_r[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0800)) 
    \first_edge_taps_r[3]_i_1 
       (.I0(cal1_state_r[4]),
        .I1(cal1_state_r[1]),
        .I2(cal1_state_r[3]),
        .I3(\tap_cnt_cpt_r_reg_n_0_[3] ),
        .O(\first_edge_taps_r[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0800)) 
    \first_edge_taps_r[4]_i_1 
       (.I0(cal1_state_r[4]),
        .I1(cal1_state_r[1]),
        .I2(cal1_state_r[3]),
        .I3(\tap_cnt_cpt_r_reg_n_0_[4] ),
        .O(\first_edge_taps_r[4]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \first_edge_taps_r[5]_i_1 
       (.I0(cal1_state_r[5]),
        .I1(\first_edge_taps_r[5]_i_2_n_0 ),
        .O(\first_edge_taps_r[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888888800202020)) 
    \first_edge_taps_r[5]_i_2 
       (.I0(\first_edge_taps_r[5]_i_4_n_0 ),
        .I1(cal1_state_r[3]),
        .I2(\first_edge_taps_r[5]_i_5_n_0 ),
        .I3(found_first_edge_r_reg_n_0),
        .I4(found_stable_eye_last_r),
        .I5(cal1_state_r[2]),
        .O(\first_edge_taps_r[5]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0800)) 
    \first_edge_taps_r[5]_i_3 
       (.I0(cal1_state_r[4]),
        .I1(cal1_state_r[1]),
        .I2(cal1_state_r[3]),
        .I3(\tap_cnt_cpt_r_reg_n_0_[5] ),
        .O(\first_edge_taps_r[5]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h4000)) 
    \first_edge_taps_r[5]_i_4 
       (.I0(cal1_state_r[5]),
        .I1(cal1_state_r[4]),
        .I2(cal1_state_r[0]),
        .I3(cal1_state_r[1]),
        .O(\first_edge_taps_r[5]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \first_edge_taps_r[5]_i_5 
       (.I0(tap_limit_cpt_r),
        .I1(found_edge_r_reg_n_0),
        .I2(detect_edge_done_r),
        .O(\first_edge_taps_r[5]_i_5_n_0 ));
  FDRE \first_edge_taps_r_reg[0] 
       (.C(sys_rst),
        .CE(\first_edge_taps_r[5]_i_2_n_0 ),
        .D(\first_edge_taps_r[0]_i_1_n_0 ),
        .Q(\first_edge_taps_r_reg_n_0_[0] ),
        .R(\first_edge_taps_r[5]_i_1_n_0 ));
  FDRE \first_edge_taps_r_reg[1] 
       (.C(sys_rst),
        .CE(\first_edge_taps_r[5]_i_2_n_0 ),
        .D(\first_edge_taps_r[1]_i_1_n_0 ),
        .Q(\first_edge_taps_r_reg_n_0_[1] ),
        .R(\first_edge_taps_r[5]_i_1_n_0 ));
  FDRE \first_edge_taps_r_reg[2] 
       (.C(sys_rst),
        .CE(\first_edge_taps_r[5]_i_2_n_0 ),
        .D(\first_edge_taps_r[2]_i_1_n_0 ),
        .Q(\first_edge_taps_r_reg_n_0_[2] ),
        .R(\first_edge_taps_r[5]_i_1_n_0 ));
  FDRE \first_edge_taps_r_reg[3] 
       (.C(sys_rst),
        .CE(\first_edge_taps_r[5]_i_2_n_0 ),
        .D(\first_edge_taps_r[3]_i_1_n_0 ),
        .Q(\first_edge_taps_r_reg_n_0_[3] ),
        .R(\first_edge_taps_r[5]_i_1_n_0 ));
  FDRE \first_edge_taps_r_reg[4] 
       (.C(sys_rst),
        .CE(\first_edge_taps_r[5]_i_2_n_0 ),
        .D(\first_edge_taps_r[4]_i_1_n_0 ),
        .Q(\first_edge_taps_r_reg_n_0_[4] ),
        .R(\first_edge_taps_r[5]_i_1_n_0 ));
  FDRE \first_edge_taps_r_reg[5] 
       (.C(sys_rst),
        .CE(\first_edge_taps_r[5]_i_2_n_0 ),
        .D(\first_edge_taps_r[5]_i_3_n_0 ),
        .Q(\first_edge_taps_r_reg_n_0_[5] ),
        .R(\first_edge_taps_r[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    found_edge_r_i_1
       (.I0(\gen_track_left_edge[4].pb_found_edge_r_reg_n_0_[4] ),
        .I1(\gen_track_left_edge[5].pb_found_edge_r_reg_n_0_[5] ),
        .I2(\gen_track_left_edge[1].pb_found_edge_r_reg_n_0_[1] ),
        .I3(\gen_track_left_edge[6].pb_found_edge_r_reg_n_0_[6] ),
        .I4(found_edge_r_i_2_n_0),
        .O(found_edge_r_i_1_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    found_edge_r_i_2
       (.I0(\gen_track_left_edge[7].pb_found_edge_r_reg_n_0_[7] ),
        .I1(\gen_track_left_edge[2].pb_found_edge_r_reg_n_0_[2] ),
        .I2(\gen_track_left_edge[0].pb_found_edge_r_reg_n_0_[0] ),
        .I3(\gen_track_left_edge[3].pb_found_edge_r_reg_n_0_[3] ),
        .O(found_edge_r_i_2_n_0));
  FDRE found_edge_r_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(found_edge_r_i_1_n_0),
        .Q(found_edge_r_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0100FFFF01000000)) 
    found_first_edge_r_i_1
       (.I0(cal1_state_r[5]),
        .I1(\second_edge_taps_r[4]_i_3_n_0 ),
        .I2(cal1_state_r[3]),
        .I3(found_edge_r_reg_n_0),
        .I4(found_first_edge_r_i_2_n_0),
        .I5(found_first_edge_r_reg_n_0),
        .O(found_first_edge_r_i_1_n_0));
  LUT6 #(
    .INIT(64'h8888888802000000)) 
    found_first_edge_r_i_2
       (.I0(\first_edge_taps_r[5]_i_4_n_0 ),
        .I1(cal1_state_r[3]),
        .I2(tap_limit_cpt_r),
        .I3(found_edge_r_reg_n_0),
        .I4(detect_edge_done_r),
        .I5(cal1_state_r[2]),
        .O(found_first_edge_r_i_2_n_0));
  FDRE found_first_edge_r_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(found_first_edge_r_i_1_n_0),
        .Q(found_first_edge_r_reg_n_0),
        .R(rstdiv0_sync_r1_reg_rep__2));
  LUT6 #(
    .INIT(64'h0100FFFF01000000)) 
    found_second_edge_r_i_1
       (.I0(cal1_state_r[5]),
        .I1(\second_edge_taps_r[4]_i_3_n_0 ),
        .I2(cal1_state_r[3]),
        .I3(cal1_state_r1534_out),
        .I4(\second_edge_taps_r[5]_i_2_n_0 ),
        .I5(found_second_edge_r_reg_n_0),
        .O(found_second_edge_r_i_1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    found_second_edge_r_i_2
       (.I0(found_stable_eye_last_r),
        .I1(found_first_edge_r_reg_n_0),
        .O(cal1_state_r1534_out));
  FDRE found_second_edge_r_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(found_second_edge_r_i_1_n_0),
        .Q(found_second_edge_r_reg_n_0),
        .R(rstdiv0_sync_r1_reg_rep));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    found_stable_eye_last_r_i_1
       (.I0(found_stable_eye_r_reg_n_0),
        .I1(detect_edge_done_r),
        .I2(found_stable_eye_last_r),
        .O(found_stable_eye_last_r_i_1_n_0));
  FDRE found_stable_eye_last_r_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(found_stable_eye_last_r_i_1_n_0),
        .Q(found_stable_eye_last_r),
        .R(pb_detect_edge_setup));
  LUT5 #(
    .INIT(32'h00008000)) 
    found_stable_eye_r_i_1
       (.I0(\gen_track_left_edge[7].pb_found_stable_eye_r_reg ),
        .I1(\gen_track_left_edge[6].pb_found_stable_eye_r_reg ),
        .I2(\gen_track_left_edge[4].pb_found_stable_eye_r_reg ),
        .I3(\gen_track_left_edge[5].pb_found_stable_eye_r_reg ),
        .I4(found_stable_eye_r_i_2_n_0),
        .O(found_stable_eye_r_i_1_n_0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    found_stable_eye_r_i_2
       (.I0(\gen_track_left_edge[1].pb_found_stable_eye_r_reg ),
        .I1(\gen_track_left_edge[0].pb_found_stable_eye_r_reg ),
        .I2(\gen_track_left_edge[3].pb_found_stable_eye_r_reg ),
        .I3(\gen_track_left_edge[2].pb_found_stable_eye_r_reg ),
        .O(found_stable_eye_r_i_2_n_0));
  FDRE found_stable_eye_r_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(found_stable_eye_r_i_1_n_0),
        .Q(found_stable_eye_r_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \gen_byte_sel_div2.byte_sel_cnt[0]_i_1 
       (.I0(\gen_byte_sel_div2.byte_sel_cnt[0]_i_2_n_0 ),
        .I1(rstdiv0_sync_r1_reg_rep__12),
        .I2(dqs_found_done_r_reg_0),
        .O(\gen_byte_sel_div2.byte_sel_cnt_reg[0] ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \gen_byte_sel_div2.byte_sel_cnt[0]_i_2 
       (.I0(regl_dqs_cnt_r[0]),
        .I1(\gen_byte_sel_div2.byte_sel_cnt[1]_i_3_n_0 ),
        .I2(\cal1_cnt_cpt_r_reg_n_0_[0] ),
        .I3(D[3]),
        .I4(pi_f_dec_reg),
        .I5(\gen_byte_sel_div2.byte_sel_cnt_reg[0]_0 ),
        .O(\gen_byte_sel_div2.byte_sel_cnt[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000022222E22)) 
    \gen_byte_sel_div2.byte_sel_cnt[1]_i_1 
       (.I0(\gen_byte_sel_div2.byte_sel_cnt_reg[1]_0 ),
        .I1(pi_f_dec_reg),
        .I2(D[3]),
        .I3(regl_dqs_cnt_r[1]),
        .I4(\gen_byte_sel_div2.byte_sel_cnt[1]_i_3_n_0 ),
        .I5(dqs_found_done_r_reg),
        .O(\gen_byte_sel_div2.byte_sel_cnt_reg[1] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF7)) 
    \gen_byte_sel_div2.byte_sel_cnt[1]_i_3 
       (.I0(cal1_state_r[5]),
        .I1(cal1_state_r[1]),
        .I2(cal1_state_r[3]),
        .I3(cal1_state_r[0]),
        .I4(cal1_state_r[4]),
        .I5(cal1_state_r[2]),
        .O(\gen_byte_sel_div2.byte_sel_cnt[1]_i_3_n_0 ));
  FDRE \gen_mux_rd[0].mux_rd_fall0_r_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[9] ),
        .Q(\gen_mux_rd[0].mux_rd_fall0_r_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \gen_mux_rd[0].mux_rd_fall1_r_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[11] ),
        .Q(\gen_mux_rd[0].mux_rd_fall1_r_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \gen_mux_rd[0].mux_rd_fall2_r_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[13] ),
        .Q(\gen_mux_rd[0].mux_rd_fall2_r_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \gen_mux_rd[0].mux_rd_fall3_r_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[15] ),
        .Q(\gen_mux_rd[0].mux_rd_fall3_r_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \gen_mux_rd[0].mux_rd_rise0_r_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[8] ),
        .Q(\gen_mux_rd[0].mux_rd_rise0_r_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \gen_mux_rd[0].mux_rd_rise1_r_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[10] ),
        .Q(\gen_mux_rd[0].mux_rd_rise1_r_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \gen_mux_rd[0].mux_rd_rise2_r_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[12] ),
        .Q(\gen_mux_rd[0].mux_rd_rise2_r_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \gen_mux_rd[0].mux_rd_rise3_r_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[14] ),
        .Q(\gen_mux_rd[0].mux_rd_rise3_r_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \gen_mux_rd[1].mux_rd_fall0_r_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[49] ),
        .Q(\gen_mux_rd[1].mux_rd_fall0_r_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \gen_mux_rd[1].mux_rd_fall1_r_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[51] ),
        .Q(\gen_mux_rd[1].mux_rd_fall1_r_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \gen_mux_rd[1].mux_rd_fall2_r_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[53] ),
        .Q(\gen_mux_rd[1].mux_rd_fall2_r_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \gen_mux_rd[1].mux_rd_fall3_r_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[55] ),
        .Q(\gen_mux_rd[1].mux_rd_fall3_r_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \gen_mux_rd[1].mux_rd_rise0_r_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[48] ),
        .Q(\gen_mux_rd[1].mux_rd_rise0_r_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \gen_mux_rd[1].mux_rd_rise1_r_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[50] ),
        .Q(\gen_mux_rd[1].mux_rd_rise1_r_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \gen_mux_rd[1].mux_rd_rise2_r_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[52] ),
        .Q(\gen_mux_rd[1].mux_rd_rise2_r_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \gen_mux_rd[1].mux_rd_rise3_r_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[54] ),
        .Q(\gen_mux_rd[1].mux_rd_rise3_r_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \gen_mux_rd[2].mux_rd_fall0_r_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[41] ),
        .Q(\gen_mux_rd[2].mux_rd_fall0_r_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \gen_mux_rd[2].mux_rd_fall1_r_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[43] ),
        .Q(\gen_mux_rd[2].mux_rd_fall1_r_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \gen_mux_rd[2].mux_rd_fall2_r_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[45] ),
        .Q(\gen_mux_rd[2].mux_rd_fall2_r_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \gen_mux_rd[2].mux_rd_fall3_r_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[47] ),
        .Q(\gen_mux_rd[2].mux_rd_fall3_r_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \gen_mux_rd[2].mux_rd_rise0_r_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[40] ),
        .Q(\gen_mux_rd[2].mux_rd_rise0_r_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \gen_mux_rd[2].mux_rd_rise1_r_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[42] ),
        .Q(\gen_mux_rd[2].mux_rd_rise1_r_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \gen_mux_rd[2].mux_rd_rise2_r_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[44] ),
        .Q(\gen_mux_rd[2].mux_rd_rise2_r_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \gen_mux_rd[2].mux_rd_rise3_r_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[46] ),
        .Q(\gen_mux_rd[2].mux_rd_rise3_r_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \gen_mux_rd[3].mux_rd_fall0_r_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[57] ),
        .Q(\gen_mux_rd[3].mux_rd_fall0_r_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \gen_mux_rd[3].mux_rd_fall1_r_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59] ),
        .Q(\gen_mux_rd[3].mux_rd_fall1_r_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \gen_mux_rd[3].mux_rd_fall2_r_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[61] ),
        .Q(\gen_mux_rd[3].mux_rd_fall2_r_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \gen_mux_rd[3].mux_rd_fall3_r_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[63] ),
        .Q(\gen_mux_rd[3].mux_rd_fall3_r_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \gen_mux_rd[3].mux_rd_rise0_r_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[56] ),
        .Q(\gen_mux_rd[3].mux_rd_rise0_r_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \gen_mux_rd[3].mux_rd_rise1_r_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[58] ),
        .Q(\gen_mux_rd[3].mux_rd_rise1_r_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \gen_mux_rd[3].mux_rd_rise2_r_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[60] ),
        .Q(\gen_mux_rd[3].mux_rd_rise2_r_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \gen_mux_rd[3].mux_rd_rise3_r_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[62] ),
        .Q(\gen_mux_rd[3].mux_rd_rise3_r_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \gen_mux_rd[4].mux_rd_fall0_r_reg[4] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[33] ),
        .Q(\gen_mux_rd[4].mux_rd_fall0_r_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \gen_mux_rd[4].mux_rd_fall1_r_reg[4] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[35] ),
        .Q(\gen_mux_rd[4].mux_rd_fall1_r_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \gen_mux_rd[4].mux_rd_fall2_r_reg[4] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[37] ),
        .Q(\gen_mux_rd[4].mux_rd_fall2_r_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \gen_mux_rd[4].mux_rd_fall3_r_reg[4] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[39] ),
        .Q(\gen_mux_rd[4].mux_rd_fall3_r_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \gen_mux_rd[4].mux_rd_rise0_r_reg[4] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[32] ),
        .Q(\gen_mux_rd[4].mux_rd_rise0_r_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \gen_mux_rd[4].mux_rd_rise1_r_reg[4] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[34] ),
        .Q(\gen_mux_rd[4].mux_rd_rise1_r_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \gen_mux_rd[4].mux_rd_rise2_r_reg[4] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[36] ),
        .Q(\gen_mux_rd[4].mux_rd_rise2_r_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \gen_mux_rd[4].mux_rd_rise3_r_reg[4] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[38] ),
        .Q(\gen_mux_rd[4].mux_rd_rise3_r_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \gen_mux_rd[5].mux_rd_fall0_r_reg[5] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[1] ),
        .Q(\gen_mux_rd[5].mux_rd_fall0_r_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \gen_mux_rd[5].mux_rd_fall1_r_reg[5] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3] ),
        .Q(\gen_mux_rd[5].mux_rd_fall1_r_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \gen_mux_rd[5].mux_rd_fall2_r_reg[5] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[5] ),
        .Q(\gen_mux_rd[5].mux_rd_fall2_r_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \gen_mux_rd[5].mux_rd_fall3_r_reg[5] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[7] ),
        .Q(\gen_mux_rd[5].mux_rd_fall3_r_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \gen_mux_rd[5].mux_rd_rise0_r_reg[5] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[0] ),
        .Q(\gen_mux_rd[5].mux_rd_rise0_r_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \gen_mux_rd[5].mux_rd_rise1_r_reg[5] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[2] ),
        .Q(\gen_mux_rd[5].mux_rd_rise1_r_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \gen_mux_rd[5].mux_rd_rise2_r_reg[5] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[4] ),
        .Q(\gen_mux_rd[5].mux_rd_rise2_r_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \gen_mux_rd[5].mux_rd_rise3_r_reg[5] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[6] ),
        .Q(\gen_mux_rd[5].mux_rd_rise3_r_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \gen_mux_rd[6].mux_rd_fall0_r_reg[6] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[65] ),
        .Q(\gen_mux_rd[6].mux_rd_fall0_r_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \gen_mux_rd[6].mux_rd_fall1_r_reg[6] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] ),
        .Q(\gen_mux_rd[6].mux_rd_fall1_r_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \gen_mux_rd[6].mux_rd_fall2_r_reg[6] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[69] ),
        .Q(\gen_mux_rd[6].mux_rd_fall2_r_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \gen_mux_rd[6].mux_rd_fall3_r_reg[6] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71] ),
        .Q(\gen_mux_rd[6].mux_rd_fall3_r_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \gen_mux_rd[6].mux_rd_rise0_r_reg[6] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[64] ),
        .Q(\gen_mux_rd[6].mux_rd_rise0_r_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \gen_mux_rd[6].mux_rd_rise1_r_reg[6] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[66] ),
        .Q(\gen_mux_rd[6].mux_rd_rise1_r_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \gen_mux_rd[6].mux_rd_rise2_r_reg[6] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[68] ),
        .Q(\gen_mux_rd[6].mux_rd_rise2_r_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \gen_mux_rd[6].mux_rd_rise3_r_reg[6] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[70] ),
        .Q(\gen_mux_rd[6].mux_rd_rise3_r_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \gen_mux_rd[7].mux_rd_fall0_r_reg[7] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[17] ),
        .Q(\gen_mux_rd[7].mux_rd_fall0_r_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \gen_mux_rd[7].mux_rd_fall1_r_reg[7] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19] ),
        .Q(\gen_mux_rd[7].mux_rd_fall1_r_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \gen_mux_rd[7].mux_rd_fall2_r_reg[7] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[21] ),
        .Q(\gen_mux_rd[7].mux_rd_fall2_r_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \gen_mux_rd[7].mux_rd_fall3_r_reg[7] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[23] ),
        .Q(\gen_mux_rd[7].mux_rd_fall3_r_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \gen_mux_rd[7].mux_rd_rise0_r_reg[7] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[16] ),
        .Q(\gen_mux_rd[7].mux_rd_rise0_r_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \gen_mux_rd[7].mux_rd_rise1_r_reg[7] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[18] ),
        .Q(\gen_mux_rd[7].mux_rd_rise1_r_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \gen_mux_rd[7].mux_rd_rise2_r_reg[7] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[20] ),
        .Q(\gen_mux_rd[7].mux_rd_rise2_r_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \gen_mux_rd[7].mux_rd_rise3_r_reg[7] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[22] ),
        .Q(\gen_mux_rd[7].mux_rd_rise3_r_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \gen_old_sr_div4.gen_old_sr[0].old_sr_fall0_r_reg[0][0] 
       (.C(sys_rst),
        .CE(store_sr_r0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_fall0_r_reg[0]_42 ),
        .Q(\gen_old_sr_div4.gen_old_sr[0].old_sr_fall0_r_reg[0]_146 ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \gen_old_sr_div4.gen_old_sr[0].old_sr_fall1_r[0][0]_i_1 
       (.I0(store_sr_r_reg_n_0),
        .I1(sr_valid_r_reg_n_0),
        .O(store_sr_r0));
  FDRE \gen_old_sr_div4.gen_old_sr[0].old_sr_fall1_r_reg[0][0] 
       (.C(sys_rst),
        .CE(store_sr_r0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_fall1_r_reg[0]_26 ),
        .Q(\gen_old_sr_div4.gen_old_sr[0].old_sr_fall1_r_reg[0]_130 ),
        .R(1'b0));
  FDRE \gen_old_sr_div4.gen_old_sr[0].old_sr_fall2_r_reg[0][0] 
       (.C(sys_rst),
        .CE(store_sr_r0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_fall2_r_reg[0]_50 ),
        .Q(\gen_old_sr_div4.gen_old_sr[0].old_sr_fall2_r_reg[0]_170 ),
        .R(1'b0));
  FDRE \gen_old_sr_div4.gen_old_sr[0].old_sr_fall3_r_reg[0][0] 
       (.C(sys_rst),
        .CE(store_sr_r0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_fall3_r_reg[0]_10 ),
        .Q(\gen_old_sr_div4.gen_old_sr[0].old_sr_fall3_r_reg[0]_178 ),
        .R(1'b0));
  FDRE \gen_old_sr_div4.gen_old_sr[0].old_sr_rise0_r_reg[0][0] 
       (.C(sys_rst),
        .CE(store_sr_r0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_rise0_r_reg[0]_2 ),
        .Q(\gen_old_sr_div4.gen_old_sr[0].old_sr_rise0_r_reg[0]_138 ),
        .R(1'b0));
  FDRE \gen_old_sr_div4.gen_old_sr[0].old_sr_rise1_r_reg[0][0] 
       (.C(sys_rst),
        .CE(store_sr_r0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_rise1_r_reg[0]_34 ),
        .Q(\gen_old_sr_div4.gen_old_sr[0].old_sr_rise1_r_reg[0]_154 ),
        .R(1'b0));
  FDRE \gen_old_sr_div4.gen_old_sr[0].old_sr_rise2_r_reg[0][0] 
       (.C(sys_rst),
        .CE(store_sr_r0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_rise2_r_reg[0]_18 ),
        .Q(\gen_old_sr_div4.gen_old_sr[0].old_sr_rise2_r_reg[0]_162 ),
        .R(1'b0));
  FDRE \gen_old_sr_div4.gen_old_sr[0].old_sr_rise3_r_reg[0][0] 
       (.C(sys_rst),
        .CE(store_sr_r0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_rise3_r_reg[0]_58 ),
        .Q(\gen_old_sr_div4.gen_old_sr[0].old_sr_rise3_r_reg[0]_186 ),
        .R(1'b0));
  FDRE \gen_old_sr_div4.gen_old_sr[0].prev_sr_fall0_r_reg[0][0] 
       (.C(sys_rst),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_fall0_r_reg[0]_42 ),
        .Q(\gen_old_sr_div4.gen_old_sr[0].prev_sr_fall0_r_reg[0]_98 ),
        .R(1'b0));
  FDRE \gen_old_sr_div4.gen_old_sr[0].prev_sr_fall1_r_reg[0][0] 
       (.C(sys_rst),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_fall1_r_reg[0]_26 ),
        .Q(\gen_old_sr_div4.gen_old_sr[0].prev_sr_fall1_r_reg[0]_66 ),
        .R(1'b0));
  FDRE \gen_old_sr_div4.gen_old_sr[0].prev_sr_fall2_r_reg[0][0] 
       (.C(sys_rst),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_fall2_r_reg[0]_50 ),
        .Q(\gen_old_sr_div4.gen_old_sr[0].prev_sr_fall2_r_reg[0]_122 ),
        .R(1'b0));
  FDRE \gen_old_sr_div4.gen_old_sr[0].prev_sr_fall3_r_reg[0][0] 
       (.C(sys_rst),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_fall3_r_reg[0]_10 ),
        .Q(\gen_old_sr_div4.gen_old_sr[0].prev_sr_fall3_r_reg[0]_82 ),
        .R(1'b0));
  FDRE \gen_old_sr_div4.gen_old_sr[0].prev_sr_rise0_r_reg[0][0] 
       (.C(sys_rst),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_rise0_r_reg[0]_2 ),
        .Q(\gen_old_sr_div4.gen_old_sr[0].prev_sr_rise0_r_reg[0]_114 ),
        .R(1'b0));
  FDRE \gen_old_sr_div4.gen_old_sr[0].prev_sr_rise1_r_reg[0][0] 
       (.C(sys_rst),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_rise1_r_reg[0]_34 ),
        .Q(\gen_old_sr_div4.gen_old_sr[0].prev_sr_rise1_r_reg[0]_106 ),
        .R(1'b0));
  FDRE \gen_old_sr_div4.gen_old_sr[0].prev_sr_rise2_r_reg[0][0] 
       (.C(sys_rst),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_rise2_r_reg[0]_18 ),
        .Q(\gen_old_sr_div4.gen_old_sr[0].prev_sr_rise2_r_reg[0]_74 ),
        .R(1'b0));
  FDRE \gen_old_sr_div4.gen_old_sr[0].prev_sr_rise3_r_reg[0][0] 
       (.C(sys_rst),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_rise3_r_reg[0]_58 ),
        .Q(\gen_old_sr_div4.gen_old_sr[0].prev_sr_rise3_r_reg[0]_90 ),
        .R(1'b0));
  FDRE \gen_old_sr_div4.gen_old_sr[1].old_sr_fall0_r_reg[1][0] 
       (.C(sys_rst),
        .CE(store_sr_r0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_fall0_r_reg[1]_43 ),
        .Q(\gen_old_sr_div4.gen_old_sr[1].old_sr_fall0_r_reg[1]_147 ),
        .R(1'b0));
  FDRE \gen_old_sr_div4.gen_old_sr[1].old_sr_fall1_r_reg[1][0] 
       (.C(sys_rst),
        .CE(store_sr_r0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_fall1_r_reg[1]_27 ),
        .Q(\gen_old_sr_div4.gen_old_sr[1].old_sr_fall1_r_reg[1]_131 ),
        .R(1'b0));
  FDRE \gen_old_sr_div4.gen_old_sr[1].old_sr_fall2_r_reg[1][0] 
       (.C(sys_rst),
        .CE(store_sr_r0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_fall2_r_reg[1]_51 ),
        .Q(\gen_old_sr_div4.gen_old_sr[1].old_sr_fall2_r_reg[1]_171 ),
        .R(1'b0));
  FDRE \gen_old_sr_div4.gen_old_sr[1].old_sr_fall3_r_reg[1][0] 
       (.C(sys_rst),
        .CE(store_sr_r0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_fall3_r_reg[1]_11 ),
        .Q(\gen_old_sr_div4.gen_old_sr[1].old_sr_fall3_r_reg[1]_179 ),
        .R(1'b0));
  FDRE \gen_old_sr_div4.gen_old_sr[1].old_sr_rise0_r_reg[1][0] 
       (.C(sys_rst),
        .CE(store_sr_r0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_rise0_r_reg[1]_3 ),
        .Q(\gen_old_sr_div4.gen_old_sr[1].old_sr_rise0_r_reg[1]_139 ),
        .R(1'b0));
  FDRE \gen_old_sr_div4.gen_old_sr[1].old_sr_rise1_r_reg[1][0] 
       (.C(sys_rst),
        .CE(store_sr_r0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_rise1_r_reg[1]_35 ),
        .Q(\gen_old_sr_div4.gen_old_sr[1].old_sr_rise1_r_reg[1]_155 ),
        .R(1'b0));
  FDRE \gen_old_sr_div4.gen_old_sr[1].old_sr_rise2_r_reg[1][0] 
       (.C(sys_rst),
        .CE(store_sr_r0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_rise2_r_reg[1]_19 ),
        .Q(\gen_old_sr_div4.gen_old_sr[1].old_sr_rise2_r_reg[1]_163 ),
        .R(1'b0));
  FDRE \gen_old_sr_div4.gen_old_sr[1].old_sr_rise3_r_reg[1][0] 
       (.C(sys_rst),
        .CE(store_sr_r0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_rise3_r_reg[1]_59 ),
        .Q(\gen_old_sr_div4.gen_old_sr[1].old_sr_rise3_r_reg[1]_187 ),
        .R(1'b0));
  FDRE \gen_old_sr_div4.gen_old_sr[1].prev_sr_fall0_r_reg[1][0] 
       (.C(sys_rst),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_fall0_r_reg[1]_43 ),
        .Q(\gen_old_sr_div4.gen_old_sr[1].prev_sr_fall0_r_reg[1]_99 ),
        .R(1'b0));
  FDRE \gen_old_sr_div4.gen_old_sr[1].prev_sr_fall1_r_reg[1][0] 
       (.C(sys_rst),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_fall1_r_reg[1]_27 ),
        .Q(\gen_old_sr_div4.gen_old_sr[1].prev_sr_fall1_r_reg[1]_67 ),
        .R(1'b0));
  FDRE \gen_old_sr_div4.gen_old_sr[1].prev_sr_fall2_r_reg[1][0] 
       (.C(sys_rst),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_fall2_r_reg[1]_51 ),
        .Q(\gen_old_sr_div4.gen_old_sr[1].prev_sr_fall2_r_reg[1]_123 ),
        .R(1'b0));
  FDRE \gen_old_sr_div4.gen_old_sr[1].prev_sr_fall3_r_reg[1][0] 
       (.C(sys_rst),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_fall3_r_reg[1]_11 ),
        .Q(\gen_old_sr_div4.gen_old_sr[1].prev_sr_fall3_r_reg[1]_83 ),
        .R(1'b0));
  FDRE \gen_old_sr_div4.gen_old_sr[1].prev_sr_rise0_r_reg[1][0] 
       (.C(sys_rst),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_rise0_r_reg[1]_3 ),
        .Q(\gen_old_sr_div4.gen_old_sr[1].prev_sr_rise0_r_reg[1]_115 ),
        .R(1'b0));
  FDRE \gen_old_sr_div4.gen_old_sr[1].prev_sr_rise1_r_reg[1][0] 
       (.C(sys_rst),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_rise1_r_reg[1]_35 ),
        .Q(\gen_old_sr_div4.gen_old_sr[1].prev_sr_rise1_r_reg[1]_107 ),
        .R(1'b0));
  FDRE \gen_old_sr_div4.gen_old_sr[1].prev_sr_rise2_r_reg[1][0] 
       (.C(sys_rst),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_rise2_r_reg[1]_19 ),
        .Q(\gen_old_sr_div4.gen_old_sr[1].prev_sr_rise2_r_reg[1]_75 ),
        .R(1'b0));
  FDRE \gen_old_sr_div4.gen_old_sr[1].prev_sr_rise3_r_reg[1][0] 
       (.C(sys_rst),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_rise3_r_reg[1]_59 ),
        .Q(\gen_old_sr_div4.gen_old_sr[1].prev_sr_rise3_r_reg[1]_91 ),
        .R(1'b0));
  FDRE \gen_old_sr_div4.gen_old_sr[2].old_sr_fall0_r_reg[2][0] 
       (.C(sys_rst),
        .CE(store_sr_r0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_fall0_r_reg[2]_44 ),
        .Q(\gen_old_sr_div4.gen_old_sr[2].old_sr_fall0_r_reg[2]_148 ),
        .R(1'b0));
  FDRE \gen_old_sr_div4.gen_old_sr[2].old_sr_fall1_r_reg[2][0] 
       (.C(sys_rst),
        .CE(store_sr_r0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_fall1_r_reg[2]_28 ),
        .Q(\gen_old_sr_div4.gen_old_sr[2].old_sr_fall1_r_reg[2]_132 ),
        .R(1'b0));
  FDRE \gen_old_sr_div4.gen_old_sr[2].old_sr_fall2_r_reg[2][0] 
       (.C(sys_rst),
        .CE(store_sr_r0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_fall2_r_reg[2]_52 ),
        .Q(\gen_old_sr_div4.gen_old_sr[2].old_sr_fall2_r_reg[2]_172 ),
        .R(1'b0));
  FDRE \gen_old_sr_div4.gen_old_sr[2].old_sr_fall3_r_reg[2][0] 
       (.C(sys_rst),
        .CE(store_sr_r0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_fall3_r_reg[2]_12 ),
        .Q(\gen_old_sr_div4.gen_old_sr[2].old_sr_fall3_r_reg[2]_180 ),
        .R(1'b0));
  FDRE \gen_old_sr_div4.gen_old_sr[2].old_sr_rise0_r_reg[2][0] 
       (.C(sys_rst),
        .CE(store_sr_r0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_rise0_r_reg[2]_4 ),
        .Q(\gen_old_sr_div4.gen_old_sr[2].old_sr_rise0_r_reg[2]_140 ),
        .R(1'b0));
  FDRE \gen_old_sr_div4.gen_old_sr[2].old_sr_rise1_r_reg[2][0] 
       (.C(sys_rst),
        .CE(store_sr_r0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_rise1_r_reg[2]_36 ),
        .Q(\gen_old_sr_div4.gen_old_sr[2].old_sr_rise1_r_reg[2]_156 ),
        .R(1'b0));
  FDRE \gen_old_sr_div4.gen_old_sr[2].old_sr_rise2_r_reg[2][0] 
       (.C(sys_rst),
        .CE(store_sr_r0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_rise2_r_reg[2]_20 ),
        .Q(\gen_old_sr_div4.gen_old_sr[2].old_sr_rise2_r_reg[2]_164 ),
        .R(1'b0));
  FDRE \gen_old_sr_div4.gen_old_sr[2].old_sr_rise3_r_reg[2][0] 
       (.C(sys_rst),
        .CE(store_sr_r0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_rise3_r_reg[2]_60 ),
        .Q(\gen_old_sr_div4.gen_old_sr[2].old_sr_rise3_r_reg[2]_188 ),
        .R(1'b0));
  FDRE \gen_old_sr_div4.gen_old_sr[2].prev_sr_fall0_r_reg[2][0] 
       (.C(sys_rst),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_fall0_r_reg[2]_44 ),
        .Q(\gen_old_sr_div4.gen_old_sr[2].prev_sr_fall0_r_reg[2]_100 ),
        .R(1'b0));
  FDRE \gen_old_sr_div4.gen_old_sr[2].prev_sr_fall1_r_reg[2][0] 
       (.C(sys_rst),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_fall1_r_reg[2]_28 ),
        .Q(\gen_old_sr_div4.gen_old_sr[2].prev_sr_fall1_r_reg[2]_68 ),
        .R(1'b0));
  FDRE \gen_old_sr_div4.gen_old_sr[2].prev_sr_fall2_r_reg[2][0] 
       (.C(sys_rst),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_fall2_r_reg[2]_52 ),
        .Q(\gen_old_sr_div4.gen_old_sr[2].prev_sr_fall2_r_reg[2]_124 ),
        .R(1'b0));
  FDRE \gen_old_sr_div4.gen_old_sr[2].prev_sr_fall3_r_reg[2][0] 
       (.C(sys_rst),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_fall3_r_reg[2]_12 ),
        .Q(\gen_old_sr_div4.gen_old_sr[2].prev_sr_fall3_r_reg[2]_84 ),
        .R(1'b0));
  FDRE \gen_old_sr_div4.gen_old_sr[2].prev_sr_rise0_r_reg[2][0] 
       (.C(sys_rst),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_rise0_r_reg[2]_4 ),
        .Q(\gen_old_sr_div4.gen_old_sr[2].prev_sr_rise0_r_reg[2]_116 ),
        .R(1'b0));
  FDRE \gen_old_sr_div4.gen_old_sr[2].prev_sr_rise1_r_reg[2][0] 
       (.C(sys_rst),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_rise1_r_reg[2]_36 ),
        .Q(\gen_old_sr_div4.gen_old_sr[2].prev_sr_rise1_r_reg[2]_108 ),
        .R(1'b0));
  FDRE \gen_old_sr_div4.gen_old_sr[2].prev_sr_rise2_r_reg[2][0] 
       (.C(sys_rst),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_rise2_r_reg[2]_20 ),
        .Q(\gen_old_sr_div4.gen_old_sr[2].prev_sr_rise2_r_reg[2]_76 ),
        .R(1'b0));
  FDRE \gen_old_sr_div4.gen_old_sr[2].prev_sr_rise3_r_reg[2][0] 
       (.C(sys_rst),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_rise3_r_reg[2]_60 ),
        .Q(\gen_old_sr_div4.gen_old_sr[2].prev_sr_rise3_r_reg[2]_92 ),
        .R(1'b0));
  FDRE \gen_old_sr_div4.gen_old_sr[3].old_sr_fall0_r_reg[3][0] 
       (.C(sys_rst),
        .CE(store_sr_r0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_fall0_r_reg[3]_45 ),
        .Q(\gen_old_sr_div4.gen_old_sr[3].old_sr_fall0_r_reg[3]_149 ),
        .R(1'b0));
  FDRE \gen_old_sr_div4.gen_old_sr[3].old_sr_fall1_r_reg[3][0] 
       (.C(sys_rst),
        .CE(store_sr_r0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_fall1_r_reg[3]_29 ),
        .Q(\gen_old_sr_div4.gen_old_sr[3].old_sr_fall1_r_reg[3]_133 ),
        .R(1'b0));
  FDRE \gen_old_sr_div4.gen_old_sr[3].old_sr_fall2_r_reg[3][0] 
       (.C(sys_rst),
        .CE(store_sr_r0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_fall2_r_reg[3]_53 ),
        .Q(\gen_old_sr_div4.gen_old_sr[3].old_sr_fall2_r_reg[3]_173 ),
        .R(1'b0));
  FDRE \gen_old_sr_div4.gen_old_sr[3].old_sr_fall3_r_reg[3][0] 
       (.C(sys_rst),
        .CE(store_sr_r0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_fall3_r_reg[3]_13 ),
        .Q(\gen_old_sr_div4.gen_old_sr[3].old_sr_fall3_r_reg[3]_181 ),
        .R(1'b0));
  FDRE \gen_old_sr_div4.gen_old_sr[3].old_sr_rise0_r_reg[3][0] 
       (.C(sys_rst),
        .CE(store_sr_r0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_rise0_r_reg[3]_5 ),
        .Q(\gen_old_sr_div4.gen_old_sr[3].old_sr_rise0_r_reg[3]_141 ),
        .R(1'b0));
  FDRE \gen_old_sr_div4.gen_old_sr[3].old_sr_rise1_r_reg[3][0] 
       (.C(sys_rst),
        .CE(store_sr_r0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_rise1_r_reg[3]_37 ),
        .Q(\gen_old_sr_div4.gen_old_sr[3].old_sr_rise1_r_reg[3]_157 ),
        .R(1'b0));
  FDRE \gen_old_sr_div4.gen_old_sr[3].old_sr_rise2_r_reg[3][0] 
       (.C(sys_rst),
        .CE(store_sr_r0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_rise2_r_reg[3]_21 ),
        .Q(\gen_old_sr_div4.gen_old_sr[3].old_sr_rise2_r_reg[3]_165 ),
        .R(1'b0));
  FDRE \gen_old_sr_div4.gen_old_sr[3].old_sr_rise3_r_reg[3][0] 
       (.C(sys_rst),
        .CE(store_sr_r0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_rise3_r_reg[3]_61 ),
        .Q(\gen_old_sr_div4.gen_old_sr[3].old_sr_rise3_r_reg[3]_189 ),
        .R(1'b0));
  FDRE \gen_old_sr_div4.gen_old_sr[3].prev_sr_fall0_r_reg[3][0] 
       (.C(sys_rst),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_fall0_r_reg[3]_45 ),
        .Q(\gen_old_sr_div4.gen_old_sr[3].prev_sr_fall0_r_reg[3]_101 ),
        .R(1'b0));
  FDRE \gen_old_sr_div4.gen_old_sr[3].prev_sr_fall1_r_reg[3][0] 
       (.C(sys_rst),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_fall1_r_reg[3]_29 ),
        .Q(\gen_old_sr_div4.gen_old_sr[3].prev_sr_fall1_r_reg[3]_69 ),
        .R(1'b0));
  FDRE \gen_old_sr_div4.gen_old_sr[3].prev_sr_fall2_r_reg[3][0] 
       (.C(sys_rst),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_fall2_r_reg[3]_53 ),
        .Q(\gen_old_sr_div4.gen_old_sr[3].prev_sr_fall2_r_reg[3]_125 ),
        .R(1'b0));
  FDRE \gen_old_sr_div4.gen_old_sr[3].prev_sr_fall3_r_reg[3][0] 
       (.C(sys_rst),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_fall3_r_reg[3]_13 ),
        .Q(\gen_old_sr_div4.gen_old_sr[3].prev_sr_fall3_r_reg[3]_85 ),
        .R(1'b0));
  FDRE \gen_old_sr_div4.gen_old_sr[3].prev_sr_rise0_r_reg[3][0] 
       (.C(sys_rst),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_rise0_r_reg[3]_5 ),
        .Q(\gen_old_sr_div4.gen_old_sr[3].prev_sr_rise0_r_reg[3]_117 ),
        .R(1'b0));
  FDRE \gen_old_sr_div4.gen_old_sr[3].prev_sr_rise1_r_reg[3][0] 
       (.C(sys_rst),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_rise1_r_reg[3]_37 ),
        .Q(\gen_old_sr_div4.gen_old_sr[3].prev_sr_rise1_r_reg[3]_109 ),
        .R(1'b0));
  FDRE \gen_old_sr_div4.gen_old_sr[3].prev_sr_rise2_r_reg[3][0] 
       (.C(sys_rst),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_rise2_r_reg[3]_21 ),
        .Q(\gen_old_sr_div4.gen_old_sr[3].prev_sr_rise2_r_reg[3]_77 ),
        .R(1'b0));
  FDRE \gen_old_sr_div4.gen_old_sr[3].prev_sr_rise3_r_reg[3][0] 
       (.C(sys_rst),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_rise3_r_reg[3]_61 ),
        .Q(\gen_old_sr_div4.gen_old_sr[3].prev_sr_rise3_r_reg[3]_93 ),
        .R(1'b0));
  FDRE \gen_old_sr_div4.gen_old_sr[4].old_sr_fall0_r_reg[4][0] 
       (.C(sys_rst),
        .CE(store_sr_r0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_fall0_r_reg[4]_46 ),
        .Q(\gen_old_sr_div4.gen_old_sr[4].old_sr_fall0_r_reg[4]_150 ),
        .R(1'b0));
  FDRE \gen_old_sr_div4.gen_old_sr[4].old_sr_fall1_r_reg[4][0] 
       (.C(sys_rst),
        .CE(store_sr_r0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_fall1_r_reg[4]_30 ),
        .Q(\gen_old_sr_div4.gen_old_sr[4].old_sr_fall1_r_reg[4]_134 ),
        .R(1'b0));
  FDRE \gen_old_sr_div4.gen_old_sr[4].old_sr_fall2_r_reg[4][0] 
       (.C(sys_rst),
        .CE(store_sr_r0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_fall2_r_reg[4]_54 ),
        .Q(\gen_old_sr_div4.gen_old_sr[4].old_sr_fall2_r_reg[4]_174 ),
        .R(1'b0));
  FDRE \gen_old_sr_div4.gen_old_sr[4].old_sr_fall3_r_reg[4][0] 
       (.C(sys_rst),
        .CE(store_sr_r0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_fall3_r_reg[4]_14 ),
        .Q(\gen_old_sr_div4.gen_old_sr[4].old_sr_fall3_r_reg[4]_182 ),
        .R(1'b0));
  FDRE \gen_old_sr_div4.gen_old_sr[4].old_sr_rise0_r_reg[4][0] 
       (.C(sys_rst),
        .CE(store_sr_r0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_rise0_r_reg[4]_6 ),
        .Q(\gen_old_sr_div4.gen_old_sr[4].old_sr_rise0_r_reg[4]_142 ),
        .R(1'b0));
  FDRE \gen_old_sr_div4.gen_old_sr[4].old_sr_rise1_r_reg[4][0] 
       (.C(sys_rst),
        .CE(store_sr_r0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_rise1_r_reg[4]_38 ),
        .Q(\gen_old_sr_div4.gen_old_sr[4].old_sr_rise1_r_reg[4]_158 ),
        .R(1'b0));
  FDRE \gen_old_sr_div4.gen_old_sr[4].old_sr_rise2_r_reg[4][0] 
       (.C(sys_rst),
        .CE(store_sr_r0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_rise2_r_reg[4]_22 ),
        .Q(\gen_old_sr_div4.gen_old_sr[4].old_sr_rise2_r_reg[4]_166 ),
        .R(1'b0));
  FDRE \gen_old_sr_div4.gen_old_sr[4].old_sr_rise3_r_reg[4][0] 
       (.C(sys_rst),
        .CE(store_sr_r0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_rise3_r_reg[4]_62 ),
        .Q(\gen_old_sr_div4.gen_old_sr[4].old_sr_rise3_r_reg[4]_190 ),
        .R(1'b0));
  FDRE \gen_old_sr_div4.gen_old_sr[4].prev_sr_fall0_r_reg[4][0] 
       (.C(sys_rst),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_fall0_r_reg[4]_46 ),
        .Q(\gen_old_sr_div4.gen_old_sr[4].prev_sr_fall0_r_reg[4]_102 ),
        .R(1'b0));
  FDRE \gen_old_sr_div4.gen_old_sr[4].prev_sr_fall1_r_reg[4][0] 
       (.C(sys_rst),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_fall1_r_reg[4]_30 ),
        .Q(\gen_old_sr_div4.gen_old_sr[4].prev_sr_fall1_r_reg[4]_70 ),
        .R(1'b0));
  FDRE \gen_old_sr_div4.gen_old_sr[4].prev_sr_fall2_r_reg[4][0] 
       (.C(sys_rst),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_fall2_r_reg[4]_54 ),
        .Q(\gen_old_sr_div4.gen_old_sr[4].prev_sr_fall2_r_reg[4]_126 ),
        .R(1'b0));
  FDRE \gen_old_sr_div4.gen_old_sr[4].prev_sr_fall3_r_reg[4][0] 
       (.C(sys_rst),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_fall3_r_reg[4]_14 ),
        .Q(\gen_old_sr_div4.gen_old_sr[4].prev_sr_fall3_r_reg[4]_86 ),
        .R(1'b0));
  FDRE \gen_old_sr_div4.gen_old_sr[4].prev_sr_rise0_r_reg[4][0] 
       (.C(sys_rst),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_rise0_r_reg[4]_6 ),
        .Q(\gen_old_sr_div4.gen_old_sr[4].prev_sr_rise0_r_reg[4]_118 ),
        .R(1'b0));
  FDRE \gen_old_sr_div4.gen_old_sr[4].prev_sr_rise1_r_reg[4][0] 
       (.C(sys_rst),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_rise1_r_reg[4]_38 ),
        .Q(\gen_old_sr_div4.gen_old_sr[4].prev_sr_rise1_r_reg[4]_110 ),
        .R(1'b0));
  FDRE \gen_old_sr_div4.gen_old_sr[4].prev_sr_rise2_r_reg[4][0] 
       (.C(sys_rst),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_rise2_r_reg[4]_22 ),
        .Q(\gen_old_sr_div4.gen_old_sr[4].prev_sr_rise2_r_reg[4]_78 ),
        .R(1'b0));
  FDRE \gen_old_sr_div4.gen_old_sr[4].prev_sr_rise3_r_reg[4][0] 
       (.C(sys_rst),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_rise3_r_reg[4]_62 ),
        .Q(\gen_old_sr_div4.gen_old_sr[4].prev_sr_rise3_r_reg[4]_94 ),
        .R(1'b0));
  FDRE \gen_old_sr_div4.gen_old_sr[5].old_sr_fall0_r_reg[5][0] 
       (.C(sys_rst),
        .CE(store_sr_r0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_fall0_r_reg[5]_47 ),
        .Q(\gen_old_sr_div4.gen_old_sr[5].old_sr_fall0_r_reg[5]_151 ),
        .R(1'b0));
  FDRE \gen_old_sr_div4.gen_old_sr[5].old_sr_fall1_r_reg[5][0] 
       (.C(sys_rst),
        .CE(store_sr_r0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_fall1_r_reg[5]_31 ),
        .Q(\gen_old_sr_div4.gen_old_sr[5].old_sr_fall1_r_reg[5]_135 ),
        .R(1'b0));
  FDRE \gen_old_sr_div4.gen_old_sr[5].old_sr_fall2_r_reg[5][0] 
       (.C(sys_rst),
        .CE(store_sr_r0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_fall2_r_reg[5]_55 ),
        .Q(\gen_old_sr_div4.gen_old_sr[5].old_sr_fall2_r_reg[5]_175 ),
        .R(1'b0));
  FDRE \gen_old_sr_div4.gen_old_sr[5].old_sr_fall3_r_reg[5][0] 
       (.C(sys_rst),
        .CE(store_sr_r0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_fall3_r_reg[5]_15 ),
        .Q(\gen_old_sr_div4.gen_old_sr[5].old_sr_fall3_r_reg[5]_183 ),
        .R(1'b0));
  FDRE \gen_old_sr_div4.gen_old_sr[5].old_sr_rise0_r_reg[5][0] 
       (.C(sys_rst),
        .CE(store_sr_r0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_rise0_r_reg[5]_7 ),
        .Q(\gen_old_sr_div4.gen_old_sr[5].old_sr_rise0_r_reg[5]_143 ),
        .R(1'b0));
  FDRE \gen_old_sr_div4.gen_old_sr[5].old_sr_rise1_r_reg[5][0] 
       (.C(sys_rst),
        .CE(store_sr_r0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_rise1_r_reg[5]_39 ),
        .Q(\gen_old_sr_div4.gen_old_sr[5].old_sr_rise1_r_reg[5]_159 ),
        .R(1'b0));
  FDRE \gen_old_sr_div4.gen_old_sr[5].old_sr_rise2_r_reg[5][0] 
       (.C(sys_rst),
        .CE(store_sr_r0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_rise2_r_reg[5]_23 ),
        .Q(\gen_old_sr_div4.gen_old_sr[5].old_sr_rise2_r_reg[5]_167 ),
        .R(1'b0));
  FDRE \gen_old_sr_div4.gen_old_sr[5].old_sr_rise3_r_reg[5][0] 
       (.C(sys_rst),
        .CE(store_sr_r0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_rise3_r_reg[5]_63 ),
        .Q(\gen_old_sr_div4.gen_old_sr[5].old_sr_rise3_r_reg[5]_191 ),
        .R(1'b0));
  FDRE \gen_old_sr_div4.gen_old_sr[5].prev_sr_fall0_r_reg[5][0] 
       (.C(sys_rst),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_fall0_r_reg[5]_47 ),
        .Q(\gen_old_sr_div4.gen_old_sr[5].prev_sr_fall0_r_reg[5]_103 ),
        .R(1'b0));
  FDRE \gen_old_sr_div4.gen_old_sr[5].prev_sr_fall1_r_reg[5][0] 
       (.C(sys_rst),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_fall1_r_reg[5]_31 ),
        .Q(\gen_old_sr_div4.gen_old_sr[5].prev_sr_fall1_r_reg[5]_71 ),
        .R(1'b0));
  FDRE \gen_old_sr_div4.gen_old_sr[5].prev_sr_fall2_r_reg[5][0] 
       (.C(sys_rst),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_fall2_r_reg[5]_55 ),
        .Q(\gen_old_sr_div4.gen_old_sr[5].prev_sr_fall2_r_reg[5]_127 ),
        .R(1'b0));
  FDRE \gen_old_sr_div4.gen_old_sr[5].prev_sr_fall3_r_reg[5][0] 
       (.C(sys_rst),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_fall3_r_reg[5]_15 ),
        .Q(\gen_old_sr_div4.gen_old_sr[5].prev_sr_fall3_r_reg[5]_87 ),
        .R(1'b0));
  FDRE \gen_old_sr_div4.gen_old_sr[5].prev_sr_rise0_r_reg[5][0] 
       (.C(sys_rst),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_rise0_r_reg[5]_7 ),
        .Q(\gen_old_sr_div4.gen_old_sr[5].prev_sr_rise0_r_reg[5]_119 ),
        .R(1'b0));
  FDRE \gen_old_sr_div4.gen_old_sr[5].prev_sr_rise1_r_reg[5][0] 
       (.C(sys_rst),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_rise1_r_reg[5]_39 ),
        .Q(\gen_old_sr_div4.gen_old_sr[5].prev_sr_rise1_r_reg[5]_111 ),
        .R(1'b0));
  FDRE \gen_old_sr_div4.gen_old_sr[5].prev_sr_rise2_r_reg[5][0] 
       (.C(sys_rst),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_rise2_r_reg[5]_23 ),
        .Q(\gen_old_sr_div4.gen_old_sr[5].prev_sr_rise2_r_reg[5]_79 ),
        .R(1'b0));
  FDRE \gen_old_sr_div4.gen_old_sr[5].prev_sr_rise3_r_reg[5][0] 
       (.C(sys_rst),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_rise3_r_reg[5]_63 ),
        .Q(\gen_old_sr_div4.gen_old_sr[5].prev_sr_rise3_r_reg[5]_95 ),
        .R(1'b0));
  FDRE \gen_old_sr_div4.gen_old_sr[6].old_sr_fall0_r_reg[6][0] 
       (.C(sys_rst),
        .CE(store_sr_r0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_fall0_r_reg[6]_48 ),
        .Q(\gen_old_sr_div4.gen_old_sr[6].old_sr_fall0_r_reg[6]_152 ),
        .R(1'b0));
  FDRE \gen_old_sr_div4.gen_old_sr[6].old_sr_fall1_r_reg[6][0] 
       (.C(sys_rst),
        .CE(store_sr_r0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_fall1_r_reg[6]_32 ),
        .Q(\gen_old_sr_div4.gen_old_sr[6].old_sr_fall1_r_reg[6]_136 ),
        .R(1'b0));
  FDRE \gen_old_sr_div4.gen_old_sr[6].old_sr_fall2_r_reg[6][0] 
       (.C(sys_rst),
        .CE(store_sr_r0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_fall2_r_reg[6]_56 ),
        .Q(\gen_old_sr_div4.gen_old_sr[6].old_sr_fall2_r_reg[6]_176 ),
        .R(1'b0));
  FDRE \gen_old_sr_div4.gen_old_sr[6].old_sr_fall3_r_reg[6][0] 
       (.C(sys_rst),
        .CE(store_sr_r0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_fall3_r_reg[6]_16 ),
        .Q(\gen_old_sr_div4.gen_old_sr[6].old_sr_fall3_r_reg[6]_184 ),
        .R(1'b0));
  FDRE \gen_old_sr_div4.gen_old_sr[6].old_sr_rise0_r_reg[6][0] 
       (.C(sys_rst),
        .CE(store_sr_r0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_rise0_r_reg[6]_8 ),
        .Q(\gen_old_sr_div4.gen_old_sr[6].old_sr_rise0_r_reg[6]_144 ),
        .R(1'b0));
  FDRE \gen_old_sr_div4.gen_old_sr[6].old_sr_rise1_r_reg[6][0] 
       (.C(sys_rst),
        .CE(store_sr_r0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_rise1_r_reg[6]_40 ),
        .Q(\gen_old_sr_div4.gen_old_sr[6].old_sr_rise1_r_reg[6]_160 ),
        .R(1'b0));
  FDRE \gen_old_sr_div4.gen_old_sr[6].old_sr_rise2_r_reg[6][0] 
       (.C(sys_rst),
        .CE(store_sr_r0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_rise2_r_reg[6]_24 ),
        .Q(\gen_old_sr_div4.gen_old_sr[6].old_sr_rise2_r_reg[6]_168 ),
        .R(1'b0));
  FDRE \gen_old_sr_div4.gen_old_sr[6].old_sr_rise3_r_reg[6][0] 
       (.C(sys_rst),
        .CE(store_sr_r0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_rise3_r_reg[6]_64 ),
        .Q(\gen_old_sr_div4.gen_old_sr[6].old_sr_rise3_r_reg[6]_192 ),
        .R(1'b0));
  FDRE \gen_old_sr_div4.gen_old_sr[6].prev_sr_fall0_r_reg[6][0] 
       (.C(sys_rst),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_fall0_r_reg[6]_48 ),
        .Q(\gen_old_sr_div4.gen_old_sr[6].prev_sr_fall0_r_reg[6]_104 ),
        .R(1'b0));
  FDRE \gen_old_sr_div4.gen_old_sr[6].prev_sr_fall1_r_reg[6][0] 
       (.C(sys_rst),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_fall1_r_reg[6]_32 ),
        .Q(\gen_old_sr_div4.gen_old_sr[6].prev_sr_fall1_r_reg[6]_72 ),
        .R(1'b0));
  FDRE \gen_old_sr_div4.gen_old_sr[6].prev_sr_fall2_r_reg[6][0] 
       (.C(sys_rst),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_fall2_r_reg[6]_56 ),
        .Q(\gen_old_sr_div4.gen_old_sr[6].prev_sr_fall2_r_reg[6]_128 ),
        .R(1'b0));
  FDRE \gen_old_sr_div4.gen_old_sr[6].prev_sr_fall3_r_reg[6][0] 
       (.C(sys_rst),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_fall3_r_reg[6]_16 ),
        .Q(\gen_old_sr_div4.gen_old_sr[6].prev_sr_fall3_r_reg[6]_88 ),
        .R(1'b0));
  FDRE \gen_old_sr_div4.gen_old_sr[6].prev_sr_rise0_r_reg[6][0] 
       (.C(sys_rst),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_rise0_r_reg[6]_8 ),
        .Q(\gen_old_sr_div4.gen_old_sr[6].prev_sr_rise0_r_reg[6]_120 ),
        .R(1'b0));
  FDRE \gen_old_sr_div4.gen_old_sr[6].prev_sr_rise1_r_reg[6][0] 
       (.C(sys_rst),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_rise1_r_reg[6]_40 ),
        .Q(\gen_old_sr_div4.gen_old_sr[6].prev_sr_rise1_r_reg[6]_112 ),
        .R(1'b0));
  FDRE \gen_old_sr_div4.gen_old_sr[6].prev_sr_rise2_r_reg[6][0] 
       (.C(sys_rst),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_rise2_r_reg[6]_24 ),
        .Q(\gen_old_sr_div4.gen_old_sr[6].prev_sr_rise2_r_reg[6]_80 ),
        .R(1'b0));
  FDRE \gen_old_sr_div4.gen_old_sr[6].prev_sr_rise3_r_reg[6][0] 
       (.C(sys_rst),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_rise3_r_reg[6]_64 ),
        .Q(\gen_old_sr_div4.gen_old_sr[6].prev_sr_rise3_r_reg[6]_96 ),
        .R(1'b0));
  FDRE \gen_old_sr_div4.gen_old_sr[7].old_sr_fall0_r_reg[7][0] 
       (.C(sys_rst),
        .CE(store_sr_r0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_fall0_r_reg[7]_49 ),
        .Q(\gen_old_sr_div4.gen_old_sr[7].old_sr_fall0_r_reg[7]_153 ),
        .R(1'b0));
  FDRE \gen_old_sr_div4.gen_old_sr[7].old_sr_fall1_r_reg[7][0] 
       (.C(sys_rst),
        .CE(store_sr_r0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_fall1_r_reg[7]_33 ),
        .Q(\gen_old_sr_div4.gen_old_sr[7].old_sr_fall1_r_reg[7]_137 ),
        .R(1'b0));
  FDRE \gen_old_sr_div4.gen_old_sr[7].old_sr_fall2_r_reg[7][0] 
       (.C(sys_rst),
        .CE(store_sr_r0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_fall2_r_reg[7]_57 ),
        .Q(\gen_old_sr_div4.gen_old_sr[7].old_sr_fall2_r_reg[7]_177 ),
        .R(1'b0));
  FDRE \gen_old_sr_div4.gen_old_sr[7].old_sr_fall3_r_reg[7][0] 
       (.C(sys_rst),
        .CE(store_sr_r0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_fall3_r_reg[7]_17 ),
        .Q(\gen_old_sr_div4.gen_old_sr[7].old_sr_fall3_r_reg[7]_185 ),
        .R(1'b0));
  FDRE \gen_old_sr_div4.gen_old_sr[7].old_sr_rise0_r_reg[7][0] 
       (.C(sys_rst),
        .CE(store_sr_r0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_rise0_r_reg[7]_9 ),
        .Q(\gen_old_sr_div4.gen_old_sr[7].old_sr_rise0_r_reg[7]_145 ),
        .R(1'b0));
  FDRE \gen_old_sr_div4.gen_old_sr[7].old_sr_rise1_r_reg[7][0] 
       (.C(sys_rst),
        .CE(store_sr_r0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_rise1_r_reg[7]_41 ),
        .Q(\gen_old_sr_div4.gen_old_sr[7].old_sr_rise1_r_reg[7]_161 ),
        .R(1'b0));
  FDRE \gen_old_sr_div4.gen_old_sr[7].old_sr_rise2_r_reg[7][0] 
       (.C(sys_rst),
        .CE(store_sr_r0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_rise2_r_reg[7]_25 ),
        .Q(\gen_old_sr_div4.gen_old_sr[7].old_sr_rise2_r_reg[7]_169 ),
        .R(1'b0));
  FDRE \gen_old_sr_div4.gen_old_sr[7].old_sr_rise3_r_reg[7][0] 
       (.C(sys_rst),
        .CE(store_sr_r0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_rise3_r_reg[7]_65 ),
        .Q(\gen_old_sr_div4.gen_old_sr[7].old_sr_rise3_r_reg[7]_193 ),
        .R(1'b0));
  FDRE \gen_old_sr_div4.gen_old_sr[7].prev_sr_fall0_r_reg[7][0] 
       (.C(sys_rst),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_fall0_r_reg[7]_49 ),
        .Q(\gen_old_sr_div4.gen_old_sr[7].prev_sr_fall0_r_reg[7]_105 ),
        .R(1'b0));
  FDRE \gen_old_sr_div4.gen_old_sr[7].prev_sr_fall1_r_reg[7][0] 
       (.C(sys_rst),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_fall1_r_reg[7]_33 ),
        .Q(\gen_old_sr_div4.gen_old_sr[7].prev_sr_fall1_r_reg[7]_73 ),
        .R(1'b0));
  FDRE \gen_old_sr_div4.gen_old_sr[7].prev_sr_fall2_r_reg[7][0] 
       (.C(sys_rst),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_fall2_r_reg[7]_57 ),
        .Q(\gen_old_sr_div4.gen_old_sr[7].prev_sr_fall2_r_reg[7]_129 ),
        .R(1'b0));
  FDRE \gen_old_sr_div4.gen_old_sr[7].prev_sr_fall3_r_reg[7][0] 
       (.C(sys_rst),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_fall3_r_reg[7]_17 ),
        .Q(\gen_old_sr_div4.gen_old_sr[7].prev_sr_fall3_r_reg[7]_89 ),
        .R(1'b0));
  FDRE \gen_old_sr_div4.gen_old_sr[7].prev_sr_rise0_r_reg[7][0] 
       (.C(sys_rst),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_rise0_r_reg[7]_9 ),
        .Q(\gen_old_sr_div4.gen_old_sr[7].prev_sr_rise0_r_reg[7]_121 ),
        .R(1'b0));
  FDRE \gen_old_sr_div4.gen_old_sr[7].prev_sr_rise1_r_reg[7][0] 
       (.C(sys_rst),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_rise1_r_reg[7]_41 ),
        .Q(\gen_old_sr_div4.gen_old_sr[7].prev_sr_rise1_r_reg[7]_113 ),
        .R(1'b0));
  FDRE \gen_old_sr_div4.gen_old_sr[7].prev_sr_rise2_r_reg[7][0] 
       (.C(sys_rst),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_rise2_r_reg[7]_25 ),
        .Q(\gen_old_sr_div4.gen_old_sr[7].prev_sr_rise2_r_reg[7]_81 ),
        .R(1'b0));
  FDRE \gen_old_sr_div4.gen_old_sr[7].prev_sr_rise3_r_reg[7][0] 
       (.C(sys_rst),
        .CE(sr_valid_r_reg_n_0),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_rise3_r_reg[7]_65 ),
        .Q(\gen_old_sr_div4.gen_old_sr[7].prev_sr_rise3_r_reg[7]_97 ),
        .R(1'b0));
  FDRE \gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_fall0_r_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_fall0_r_reg[0]_42 ),
        .Q(\gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_fall0_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_fall1_r[0]_i_1 
       (.I0(\gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_fall1_r_reg[0]_26 ),
        .O(\gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_fall1_r[0]_i_1_n_0 ));
  FDRE \gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_fall1_r_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_fall1_r[0]_i_1_n_0 ),
        .Q(\gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_fall1_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_fall2_r[0]_i_1 
       (.I0(\gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_fall2_r_reg[0]_50 ),
        .O(\gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_fall2_r[0]_i_1_n_0 ));
  FDRE \gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_fall2_r_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_fall2_r[0]_i_1_n_0 ),
        .Q(\gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_fall2_r_reg ),
        .R(1'b0));
  FDRE \gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_fall3_r_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_fall3_r_reg[0]_10 ),
        .Q(\gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_fall3_r_reg ),
        .R(1'b0));
  FDRE \gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_rise0_r_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_rise0_r_reg[0]_2 ),
        .Q(\gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_rise0_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_rise1_r[0]_i_1 
       (.I0(\gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_rise1_r_reg[0]_34 ),
        .O(\gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_rise1_r[0]_i_1_n_0 ));
  FDRE \gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_rise1_r_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_rise1_r[0]_i_1_n_0 ),
        .Q(\gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_rise1_r_reg ),
        .R(1'b0));
  FDRE \gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_rise2_r_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_rise2_r_reg[0]_18 ),
        .Q(\gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_rise2_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_rise3_r[0]_i_1 
       (.I0(\gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_rise3_r_reg[0]_58 ),
        .O(\gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_rise3_r[0]_i_1_n_0 ));
  FDRE \gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_rise3_r_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_rise3_r[0]_i_1_n_0 ),
        .Q(\gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_rise3_r_reg ),
        .R(1'b0));
  FDRE \gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_fall1_r_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_fall1_r_reg[0]_26 ),
        .Q(\gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_fall1_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_fall3_r[0]_i_1 
       (.I0(\gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_fall3_r_reg[0]_10 ),
        .O(\gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_fall3_r[0]_i_1_n_0 ));
  FDRE \gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_fall3_r_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_fall3_r[0]_i_1_n_0 ),
        .Q(\gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_fall3_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_rise0_r[0]_i_1 
       (.I0(\gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_rise0_r_reg[0]_2 ),
        .O(\gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_rise0_r[0]_i_1_n_0 ));
  FDRE \gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_rise0_r_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_rise0_r[0]_i_1_n_0 ),
        .Q(\gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_rise0_r_reg__0 ),
        .R(1'b0));
  FDRE \gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_rise1_r_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_rise1_r_reg[0]_34 ),
        .Q(\gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_rise1_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_rise2_r[0]_i_1 
       (.I0(\gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_rise2_r_reg[0]_18 ),
        .O(\gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_rise2_r[0]_i_1_n_0 ));
  FDRE \gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_rise2_r_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_rise2_r[0]_i_1_n_0 ),
        .Q(\gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_rise2_r_reg ),
        .R(1'b0));
  FDRE \gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_rise3_r_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_rise3_r_reg[0]_58 ),
        .Q(\gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_rise3_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div4.gen_pat_match[0].pat0_match_fall0_r[0]_i_1 
       (.I0(\gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_fall0_r_reg[0]_42 ),
        .O(\gen_pat_match_div4.gen_pat_match[0].pat0_match_fall0_r[0]_i_1_n_0 ));
  FDRE \gen_pat_match_div4.gen_pat_match[0].pat0_match_fall0_r_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.gen_pat_match[0].pat0_match_fall0_r[0]_i_1_n_0 ),
        .Q(\gen_pat_match_div4.gen_pat_match[0].pat0_match_fall0_r_reg__0 ),
        .R(1'b0));
  FDRE \gen_pat_match_div4.gen_pat_match[0].pat1_match_fall2_r_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_fall2_r_reg[0]_50 ),
        .Q(\gen_pat_match_div4.gen_pat_match[0].pat1_match_fall2_r_reg ),
        .R(1'b0));
  FDRE \gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_fall0_r_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_fall0_r_reg[1]_43 ),
        .Q(\gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_fall0_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_fall1_r[1]_i_1 
       (.I0(\gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_fall1_r_reg[1]_27 ),
        .O(\gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_fall1_r[1]_i_1_n_0 ));
  FDRE \gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_fall1_r_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_fall1_r[1]_i_1_n_0 ),
        .Q(\gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_fall1_r_reg ),
        .R(1'b0));
  FDRE \gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_fall2_r_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_fall2_r_reg[1]_51 ),
        .Q(\gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_fall2_r_reg ),
        .R(1'b0));
  FDRE \gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_fall3_r_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_fall3_r_reg[1]_11 ),
        .Q(\gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_fall3_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise0_r[1]_i_1 
       (.I0(\gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_rise0_r_reg[1]_3 ),
        .O(\gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise0_r[1]_i_1_n_0 ));
  FDRE \gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise0_r_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise0_r[1]_i_1_n_0 ),
        .Q(\gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise0_r_reg ),
        .R(1'b0));
  FDRE \gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise1_r_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_rise1_r_reg[1]_35 ),
        .Q(\gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise1_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise2_r[1]_i_1 
       (.I0(\gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_rise2_r_reg[1]_19 ),
        .O(\gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise2_r[1]_i_1_n_0 ));
  FDRE \gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise2_r_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise2_r[1]_i_1_n_0 ),
        .Q(\gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise2_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise3_r[1]_i_1 
       (.I0(\gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_rise3_r_reg[1]_59 ),
        .O(\gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise3_r[1]_i_1_n_0 ));
  FDRE \gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise3_r_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise3_r[1]_i_1_n_0 ),
        .Q(\gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise3_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_fall0_r[1]_i_1 
       (.I0(\gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_fall0_r_reg[1]_43 ),
        .O(\gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_fall0_r[1]_i_1_n_0 ));
  FDRE \gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_fall0_r_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_fall0_r[1]_i_1_n_0 ),
        .Q(\gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_fall0_r_reg__0 ),
        .R(1'b0));
  FDRE \gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_fall1_r_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_fall1_r_reg[1]_27 ),
        .Q(\gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_fall1_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_fall2_r[1]_i_1 
       (.I0(\gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_fall2_r_reg[1]_51 ),
        .O(\gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_fall2_r[1]_i_1_n_0 ));
  FDRE \gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_fall2_r_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_fall2_r[1]_i_1_n_0 ),
        .Q(\gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_fall2_r_reg ),
        .R(1'b0));
  FDRE \gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_rise2_r_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_rise2_r_reg[1]_19 ),
        .Q(\gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_rise2_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div4.gen_pat_match[1].pat0_match_fall3_r[1]_i_1 
       (.I0(\gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_fall3_r_reg[1]_11 ),
        .O(\gen_pat_match_div4.gen_pat_match[1].pat0_match_fall3_r[1]_i_1_n_0 ));
  FDRE \gen_pat_match_div4.gen_pat_match[1].pat0_match_fall3_r_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.gen_pat_match[1].pat0_match_fall3_r[1]_i_1_n_0 ),
        .Q(\gen_pat_match_div4.gen_pat_match[1].pat0_match_fall3_r_reg ),
        .R(1'b0));
  FDRE \gen_pat_match_div4.gen_pat_match[1].pat0_match_rise0_r_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_rise0_r_reg[1]_3 ),
        .Q(\gen_pat_match_div4.gen_pat_match[1].pat0_match_rise0_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div4.gen_pat_match[1].pat0_match_rise1_r[1]_i_1 
       (.I0(\gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_rise1_r_reg[1]_35 ),
        .O(\gen_pat_match_div4.gen_pat_match[1].pat0_match_rise1_r[1]_i_1_n_0 ));
  FDRE \gen_pat_match_div4.gen_pat_match[1].pat0_match_rise1_r_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.gen_pat_match[1].pat0_match_rise1_r[1]_i_1_n_0 ),
        .Q(\gen_pat_match_div4.gen_pat_match[1].pat0_match_rise1_r_reg__0 ),
        .R(1'b0));
  FDRE \gen_pat_match_div4.gen_pat_match[1].pat0_match_rise3_r_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_rise3_r_reg[1]_59 ),
        .Q(\gen_pat_match_div4.gen_pat_match[1].pat0_match_rise3_r_reg ),
        .R(1'b0));
  FDRE \gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_fall0_r_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_fall0_r_reg[2]_44 ),
        .Q(\gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_fall0_r_reg ),
        .R(1'b0));
  FDRE \gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_fall1_r_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_fall1_r_reg[2]_28 ),
        .Q(\gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_fall1_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_fall2_r[2]_i_1 
       (.I0(\gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_fall2_r_reg[2]_52 ),
        .O(\gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_fall2_r[2]_i_1_n_0 ));
  FDRE \gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_fall2_r_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_fall2_r[2]_i_1_n_0 ),
        .Q(\gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_fall2_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_fall3_r[2]_i_1 
       (.I0(\gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_fall3_r_reg[2]_12 ),
        .O(\gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_fall3_r[2]_i_1_n_0 ));
  FDRE \gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_fall3_r_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_fall3_r[2]_i_1_n_0 ),
        .Q(\gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_fall3_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_rise0_r[2]_i_1 
       (.I0(\gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_rise0_r_reg[2]_4 ),
        .O(\gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_rise0_r[2]_i_1_n_0 ));
  FDRE \gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_rise0_r_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_rise0_r[2]_i_1_n_0 ),
        .Q(\gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_rise0_r_reg ),
        .R(1'b0));
  FDRE \gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_rise1_r_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_rise1_r_reg[2]_36 ),
        .Q(\gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_rise1_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_rise2_r[2]_i_1 
       (.I0(\gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_rise2_r_reg[2]_20 ),
        .O(\gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_rise2_r[2]_i_1_n_0 ));
  FDRE \gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_rise2_r_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_rise2_r[2]_i_1_n_0 ),
        .Q(\gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_rise2_r_reg ),
        .R(1'b0));
  FDRE \gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_rise3_r_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_rise3_r_reg[2]_60 ),
        .Q(\gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_rise3_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_fall0_r[2]_i_1 
       (.I0(\gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_fall0_r_reg[2]_44 ),
        .O(\gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_fall0_r[2]_i_1_n_0 ));
  FDRE \gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_fall0_r_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_fall0_r[2]_i_1_n_0 ),
        .Q(\gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_fall0_r_reg ),
        .R(1'b0));
  FDRE \gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_fall2_r_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_fall2_r_reg[2]_52 ),
        .Q(\gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_fall2_r_reg ),
        .R(1'b0));
  FDRE \gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_rise0_r_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_rise0_r_reg[2]_4 ),
        .Q(\gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_rise0_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_rise1_r[2]_i_1 
       (.I0(\gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_rise1_r_reg[2]_36 ),
        .O(\gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_rise1_r[2]_i_1_n_0 ));
  FDRE \gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_rise1_r_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_rise1_r[2]_i_1_n_0 ),
        .Q(\gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_rise1_r_reg__0 ),
        .R(1'b0));
  FDRE \gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_rise2_r_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_rise2_r_reg[2]_20 ),
        .Q(\gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_rise2_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_rise3_r[2]_i_1 
       (.I0(\gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_rise3_r_reg[2]_60 ),
        .O(\gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_rise3_r[2]_i_1_n_0 ));
  FDRE \gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_rise3_r_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_rise3_r[2]_i_1_n_0 ),
        .Q(\gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_rise3_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div4.gen_pat_match[2].pat0_match_fall1_r[2]_i_1 
       (.I0(\gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_fall1_r_reg[2]_28 ),
        .O(\gen_pat_match_div4.gen_pat_match[2].pat0_match_fall1_r[2]_i_1_n_0 ));
  FDRE \gen_pat_match_div4.gen_pat_match[2].pat0_match_fall1_r_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.gen_pat_match[2].pat0_match_fall1_r[2]_i_1_n_0 ),
        .Q(\gen_pat_match_div4.gen_pat_match[2].pat0_match_fall1_r_reg__0 ),
        .R(1'b0));
  FDRE \gen_pat_match_div4.gen_pat_match[2].pat1_match_fall3_r_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_fall3_r_reg[2]_12 ),
        .Q(\gen_pat_match_div4.gen_pat_match[2].pat1_match_fall3_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_fall0_r[3]_i_1 
       (.I0(\gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_fall0_r_reg[3]_45 ),
        .O(\gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_fall0_r[3]_i_1_n_0 ));
  FDRE \gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_fall0_r_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_fall0_r[3]_i_1_n_0 ),
        .Q(\gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_fall0_r_reg ),
        .R(1'b0));
  FDRE \gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_fall1_r_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_fall1_r_reg[3]_29 ),
        .Q(\gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_fall1_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_fall2_r[3]_i_1 
       (.I0(\gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_fall2_r_reg[3]_53 ),
        .O(\gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_fall2_r[3]_i_1_n_0 ));
  FDRE \gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_fall2_r_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_fall2_r[3]_i_1_n_0 ),
        .Q(\gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_fall2_r_reg ),
        .R(1'b0));
  FDRE \gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_fall3_r_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_fall3_r_reg[3]_13 ),
        .Q(\gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_fall3_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_rise0_r[3]_i_1 
       (.I0(\gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_rise0_r_reg[3]_5 ),
        .O(\gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_rise0_r[3]_i_1_n_0 ));
  FDRE \gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_rise0_r_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_rise0_r[3]_i_1_n_0 ),
        .Q(\gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_rise0_r_reg ),
        .R(1'b0));
  FDRE \gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_rise1_r_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_rise1_r_reg[3]_37 ),
        .Q(\gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_rise1_r_reg ),
        .R(1'b0));
  FDRE \gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_rise2_r_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_rise2_r_reg[3]_21 ),
        .Q(\gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_rise2_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_rise3_r[3]_i_1 
       (.I0(\gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_rise3_r_reg[3]_61 ),
        .O(\gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_rise3_r[3]_i_1_n_0 ));
  FDRE \gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_rise3_r_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_rise3_r[3]_i_1_n_0 ),
        .Q(\gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_rise3_r_reg ),
        .R(1'b0));
  FDRE \gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_fall0_r_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_fall0_r_reg[3]_45 ),
        .Q(\gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_fall0_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_fall1_r[3]_i_1 
       (.I0(\gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_fall1_r_reg[3]_29 ),
        .O(\gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_fall1_r[3]_i_1_n_0 ));
  FDRE \gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_fall1_r_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_fall1_r[3]_i_1_n_0 ),
        .Q(\gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_fall1_r_reg__0 ),
        .R(1'b0));
  FDRE \gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_fall2_r_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_fall2_r_reg[3]_53 ),
        .Q(\gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_fall2_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_fall3_r[3]_i_1 
       (.I0(\gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_fall3_r_reg[3]_13 ),
        .O(\gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_fall3_r[3]_i_1_n_0 ));
  FDRE \gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_fall3_r_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_fall3_r[3]_i_1_n_0 ),
        .Q(\gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_fall3_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_rise1_r[3]_i_1 
       (.I0(\gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_rise1_r_reg[3]_37 ),
        .O(\gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_rise1_r[3]_i_1_n_0 ));
  FDRE \gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_rise1_r_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_rise1_r[3]_i_1_n_0 ),
        .Q(\gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_rise1_r_reg ),
        .R(1'b0));
  FDRE \gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_rise3_r_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_rise3_r_reg[3]_61 ),
        .Q(\gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_rise3_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div4.gen_pat_match[3].pat0_match_rise2_r[3]_i_1 
       (.I0(\gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_rise2_r_reg[3]_21 ),
        .O(\gen_pat_match_div4.gen_pat_match[3].pat0_match_rise2_r[3]_i_1_n_0 ));
  FDRE \gen_pat_match_div4.gen_pat_match[3].pat0_match_rise2_r_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.gen_pat_match[3].pat0_match_rise2_r[3]_i_1_n_0 ),
        .Q(\gen_pat_match_div4.gen_pat_match[3].pat0_match_rise2_r_reg__0 ),
        .R(1'b0));
  FDRE \gen_pat_match_div4.gen_pat_match[3].pat1_match_rise0_r_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_rise0_r_reg[3]_5 ),
        .Q(\gen_pat_match_div4.gen_pat_match[3].pat1_match_rise0_r_reg ),
        .R(1'b0));
  FDRE \gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_fall0_r_reg[4] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_fall0_r_reg[4]_46 ),
        .Q(\gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_fall0_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_fall1_r[4]_i_1 
       (.I0(\gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_fall1_r_reg[4]_30 ),
        .O(\gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_fall1_r[4]_i_1_n_0 ));
  FDRE \gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_fall1_r_reg[4] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_fall1_r[4]_i_1_n_0 ),
        .Q(\gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_fall1_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_fall2_r[4]_i_1 
       (.I0(\gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_fall2_r_reg[4]_54 ),
        .O(\gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_fall2_r[4]_i_1_n_0 ));
  FDRE \gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_fall2_r_reg[4] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_fall2_r[4]_i_1_n_0 ),
        .Q(\gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_fall2_r_reg ),
        .R(1'b0));
  FDRE \gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_fall3_r_reg[4] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_fall3_r_reg[4]_14 ),
        .Q(\gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_fall3_r_reg ),
        .R(1'b0));
  FDRE \gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_rise0_r_reg[4] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_rise0_r_reg[4]_6 ),
        .Q(\gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_rise0_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_rise1_r[4]_i_1 
       (.I0(\gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_rise1_r_reg[4]_38 ),
        .O(\gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_rise1_r[4]_i_1_n_0 ));
  FDRE \gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_rise1_r_reg[4] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_rise1_r[4]_i_1_n_0 ),
        .Q(\gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_rise1_r_reg ),
        .R(1'b0));
  FDRE \gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_rise2_r_reg[4] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_rise2_r_reg[4]_22 ),
        .Q(\gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_rise2_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_rise3_r[4]_i_1 
       (.I0(\gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_rise3_r_reg[4]_62 ),
        .O(\gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_rise3_r[4]_i_1_n_0 ));
  FDRE \gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_rise3_r_reg[4] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_rise3_r[4]_i_1_n_0 ),
        .Q(\gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_rise3_r_reg ),
        .R(1'b0));
  FDRE \gen_pat_match_div4.gen_pat_match[4].idel_pat1_match_fall1_r_reg[4] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_fall1_r_reg[4]_30 ),
        .Q(\gen_pat_match_div4.gen_pat_match[4].idel_pat1_match_fall1_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div4.gen_pat_match[4].idel_pat1_match_fall3_r[4]_i_1 
       (.I0(\gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_fall3_r_reg[4]_14 ),
        .O(\gen_pat_match_div4.gen_pat_match[4].idel_pat1_match_fall3_r[4]_i_1_n_0 ));
  FDRE \gen_pat_match_div4.gen_pat_match[4].idel_pat1_match_fall3_r_reg[4] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.gen_pat_match[4].idel_pat1_match_fall3_r[4]_i_1_n_0 ),
        .Q(\gen_pat_match_div4.gen_pat_match[4].idel_pat1_match_fall3_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div4.gen_pat_match[4].idel_pat1_match_rise0_r[4]_i_1 
       (.I0(\gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_rise0_r_reg[4]_6 ),
        .O(\gen_pat_match_div4.gen_pat_match[4].idel_pat1_match_rise0_r[4]_i_1_n_0 ));
  FDRE \gen_pat_match_div4.gen_pat_match[4].idel_pat1_match_rise0_r_reg[4] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.gen_pat_match[4].idel_pat1_match_rise0_r[4]_i_1_n_0 ),
        .Q(\gen_pat_match_div4.gen_pat_match[4].idel_pat1_match_rise0_r_reg__0 ),
        .R(1'b0));
  FDRE \gen_pat_match_div4.gen_pat_match[4].idel_pat1_match_rise1_r_reg[4] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_rise1_r_reg[4]_38 ),
        .Q(\gen_pat_match_div4.gen_pat_match[4].idel_pat1_match_rise1_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div4.gen_pat_match[4].idel_pat1_match_rise2_r[4]_i_1 
       (.I0(\gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_rise2_r_reg[4]_22 ),
        .O(\gen_pat_match_div4.gen_pat_match[4].idel_pat1_match_rise2_r[4]_i_1_n_0 ));
  FDRE \gen_pat_match_div4.gen_pat_match[4].idel_pat1_match_rise2_r_reg[4] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.gen_pat_match[4].idel_pat1_match_rise2_r[4]_i_1_n_0 ),
        .Q(\gen_pat_match_div4.gen_pat_match[4].idel_pat1_match_rise2_r_reg ),
        .R(1'b0));
  FDRE \gen_pat_match_div4.gen_pat_match[4].idel_pat1_match_rise3_r_reg[4] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_rise3_r_reg[4]_62 ),
        .Q(\gen_pat_match_div4.gen_pat_match[4].idel_pat1_match_rise3_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div4.gen_pat_match[4].pat0_match_fall0_r[4]_i_1 
       (.I0(\gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_fall0_r_reg[4]_46 ),
        .O(\gen_pat_match_div4.gen_pat_match[4].pat0_match_fall0_r[4]_i_1_n_0 ));
  FDRE \gen_pat_match_div4.gen_pat_match[4].pat0_match_fall0_r_reg[4] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.gen_pat_match[4].pat0_match_fall0_r[4]_i_1_n_0 ),
        .Q(\gen_pat_match_div4.gen_pat_match[4].pat0_match_fall0_r_reg__0 ),
        .R(1'b0));
  FDRE \gen_pat_match_div4.gen_pat_match[4].pat1_match_fall2_r_reg[4] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_fall2_r_reg[4]_54 ),
        .Q(\gen_pat_match_div4.gen_pat_match[4].pat1_match_fall2_r_reg ),
        .R(1'b0));
  FDRE \gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_fall0_r_reg[5] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_fall0_r_reg[5]_47 ),
        .Q(\gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_fall0_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_fall1_r[5]_i_1 
       (.I0(\gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_fall1_r_reg[5]_31 ),
        .O(\gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_fall1_r[5]_i_1_n_0 ));
  FDRE \gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_fall1_r_reg[5] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_fall1_r[5]_i_1_n_0 ),
        .Q(\gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_fall1_r_reg ),
        .R(1'b0));
  FDRE \gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_fall2_r_reg[5] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_fall2_r_reg[5]_55 ),
        .Q(\gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_fall2_r_reg ),
        .R(1'b0));
  FDRE \gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_fall3_r_reg[5] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_fall3_r_reg[5]_15 ),
        .Q(\gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_fall3_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_rise0_r[5]_i_1 
       (.I0(\gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_rise0_r_reg[5]_7 ),
        .O(\gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_rise0_r[5]_i_1_n_0 ));
  FDRE \gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_rise0_r_reg[5] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_rise0_r[5]_i_1_n_0 ),
        .Q(\gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_rise0_r_reg ),
        .R(1'b0));
  FDRE \gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_rise1_r_reg[5] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_rise1_r_reg[5]_39 ),
        .Q(\gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_rise1_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_rise2_r[5]_i_1 
       (.I0(\gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_rise2_r_reg[5]_23 ),
        .O(\gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_rise2_r[5]_i_1_n_0 ));
  FDRE \gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_rise2_r_reg[5] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_rise2_r[5]_i_1_n_0 ),
        .Q(\gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_rise2_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_rise3_r[5]_i_1 
       (.I0(\gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_rise3_r_reg[5]_63 ),
        .O(\gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_rise3_r[5]_i_1_n_0 ));
  FDRE \gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_rise3_r_reg[5] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_rise3_r[5]_i_1_n_0 ),
        .Q(\gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_rise3_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div4.gen_pat_match[5].idel_pat1_match_fall0_r[5]_i_1 
       (.I0(\gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_fall0_r_reg[5]_47 ),
        .O(\gen_pat_match_div4.gen_pat_match[5].idel_pat1_match_fall0_r[5]_i_1_n_0 ));
  FDRE \gen_pat_match_div4.gen_pat_match[5].idel_pat1_match_fall0_r_reg[5] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.gen_pat_match[5].idel_pat1_match_fall0_r[5]_i_1_n_0 ),
        .Q(\gen_pat_match_div4.gen_pat_match[5].idel_pat1_match_fall0_r_reg__0 ),
        .R(1'b0));
  FDRE \gen_pat_match_div4.gen_pat_match[5].idel_pat1_match_fall1_r_reg[5] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_fall1_r_reg[5]_31 ),
        .Q(\gen_pat_match_div4.gen_pat_match[5].idel_pat1_match_fall1_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div4.gen_pat_match[5].idel_pat1_match_fall2_r[5]_i_1 
       (.I0(\gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_fall2_r_reg[5]_55 ),
        .O(\gen_pat_match_div4.gen_pat_match[5].idel_pat1_match_fall2_r[5]_i_1_n_0 ));
  FDRE \gen_pat_match_div4.gen_pat_match[5].idel_pat1_match_fall2_r_reg[5] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.gen_pat_match[5].idel_pat1_match_fall2_r[5]_i_1_n_0 ),
        .Q(\gen_pat_match_div4.gen_pat_match[5].idel_pat1_match_fall2_r_reg ),
        .R(1'b0));
  FDRE \gen_pat_match_div4.gen_pat_match[5].idel_pat1_match_rise2_r_reg[5] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_rise2_r_reg[5]_23 ),
        .Q(\gen_pat_match_div4.gen_pat_match[5].idel_pat1_match_rise2_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div4.gen_pat_match[5].pat0_match_fall3_r[5]_i_1 
       (.I0(\gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_fall3_r_reg[5]_15 ),
        .O(\gen_pat_match_div4.gen_pat_match[5].pat0_match_fall3_r[5]_i_1_n_0 ));
  FDRE \gen_pat_match_div4.gen_pat_match[5].pat0_match_fall3_r_reg[5] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.gen_pat_match[5].pat0_match_fall3_r[5]_i_1_n_0 ),
        .Q(\gen_pat_match_div4.gen_pat_match[5].pat0_match_fall3_r_reg ),
        .R(1'b0));
  FDRE \gen_pat_match_div4.gen_pat_match[5].pat0_match_rise0_r_reg[5] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_rise0_r_reg[5]_7 ),
        .Q(\gen_pat_match_div4.gen_pat_match[5].pat0_match_rise0_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div4.gen_pat_match[5].pat0_match_rise1_r[5]_i_1 
       (.I0(\gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_rise1_r_reg[5]_39 ),
        .O(\gen_pat_match_div4.gen_pat_match[5].pat0_match_rise1_r[5]_i_1_n_0 ));
  FDRE \gen_pat_match_div4.gen_pat_match[5].pat0_match_rise1_r_reg[5] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.gen_pat_match[5].pat0_match_rise1_r[5]_i_1_n_0 ),
        .Q(\gen_pat_match_div4.gen_pat_match[5].pat0_match_rise1_r_reg__0 ),
        .R(1'b0));
  FDRE \gen_pat_match_div4.gen_pat_match[5].pat0_match_rise3_r_reg[5] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_rise3_r_reg[5]_63 ),
        .Q(\gen_pat_match_div4.gen_pat_match[5].pat0_match_rise3_r_reg ),
        .R(1'b0));
  FDRE \gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_fall0_r_reg[6] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_fall0_r_reg[6]_48 ),
        .Q(\gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_fall0_r_reg ),
        .R(1'b0));
  FDRE \gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_fall1_r_reg[6] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_fall1_r_reg[6]_32 ),
        .Q(\gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_fall1_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_fall2_r[6]_i_1 
       (.I0(\gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_fall2_r_reg[6]_56 ),
        .O(\gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_fall2_r[6]_i_1_n_0 ));
  FDRE \gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_fall2_r_reg[6] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_fall2_r[6]_i_1_n_0 ),
        .Q(\gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_fall2_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_fall3_r[6]_i_1 
       (.I0(\gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_fall3_r_reg[6]_16 ),
        .O(\gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_fall3_r[6]_i_1_n_0 ));
  FDRE \gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_fall3_r_reg[6] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_fall3_r[6]_i_1_n_0 ),
        .Q(\gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_fall3_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_rise0_r[6]_i_1 
       (.I0(\gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_rise0_r_reg[6]_8 ),
        .O(\gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_rise0_r[6]_i_1_n_0 ));
  FDRE \gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_rise0_r_reg[6] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_rise0_r[6]_i_1_n_0 ),
        .Q(\gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_rise0_r_reg ),
        .R(1'b0));
  FDRE \gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_rise1_r_reg[6] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_rise1_r_reg[6]_40 ),
        .Q(\gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_rise1_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_rise2_r[6]_i_1 
       (.I0(\gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_rise2_r_reg[6]_24 ),
        .O(\gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_rise2_r[6]_i_1_n_0 ));
  FDRE \gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_rise2_r_reg[6] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_rise2_r[6]_i_1_n_0 ),
        .Q(\gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_rise2_r_reg ),
        .R(1'b0));
  FDRE \gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_rise3_r_reg[6] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_rise3_r_reg[6]_64 ),
        .Q(\gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_rise3_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div4.gen_pat_match[6].idel_pat1_match_fall0_r[6]_i_1 
       (.I0(\gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_fall0_r_reg[6]_48 ),
        .O(\gen_pat_match_div4.gen_pat_match[6].idel_pat1_match_fall0_r[6]_i_1_n_0 ));
  FDRE \gen_pat_match_div4.gen_pat_match[6].idel_pat1_match_fall0_r_reg[6] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.gen_pat_match[6].idel_pat1_match_fall0_r[6]_i_1_n_0 ),
        .Q(\gen_pat_match_div4.gen_pat_match[6].idel_pat1_match_fall0_r_reg ),
        .R(1'b0));
  FDRE \gen_pat_match_div4.gen_pat_match[6].idel_pat1_match_fall2_r_reg[6] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_fall2_r_reg[6]_56 ),
        .Q(\gen_pat_match_div4.gen_pat_match[6].idel_pat1_match_fall2_r_reg ),
        .R(1'b0));
  FDRE \gen_pat_match_div4.gen_pat_match[6].idel_pat1_match_rise0_r_reg[6] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_rise0_r_reg[6]_8 ),
        .Q(\gen_pat_match_div4.gen_pat_match[6].idel_pat1_match_rise0_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div4.gen_pat_match[6].idel_pat1_match_rise1_r[6]_i_1 
       (.I0(\gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_rise1_r_reg[6]_40 ),
        .O(\gen_pat_match_div4.gen_pat_match[6].idel_pat1_match_rise1_r[6]_i_1_n_0 ));
  FDRE \gen_pat_match_div4.gen_pat_match[6].idel_pat1_match_rise1_r_reg[6] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.gen_pat_match[6].idel_pat1_match_rise1_r[6]_i_1_n_0 ),
        .Q(\gen_pat_match_div4.gen_pat_match[6].idel_pat1_match_rise1_r_reg__0 ),
        .R(1'b0));
  FDRE \gen_pat_match_div4.gen_pat_match[6].idel_pat1_match_rise2_r_reg[6] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_rise2_r_reg[6]_24 ),
        .Q(\gen_pat_match_div4.gen_pat_match[6].idel_pat1_match_rise2_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div4.gen_pat_match[6].idel_pat1_match_rise3_r[6]_i_1 
       (.I0(\gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_rise3_r_reg[6]_64 ),
        .O(\gen_pat_match_div4.gen_pat_match[6].idel_pat1_match_rise3_r[6]_i_1_n_0 ));
  FDRE \gen_pat_match_div4.gen_pat_match[6].idel_pat1_match_rise3_r_reg[6] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.gen_pat_match[6].idel_pat1_match_rise3_r[6]_i_1_n_0 ),
        .Q(\gen_pat_match_div4.gen_pat_match[6].idel_pat1_match_rise3_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div4.gen_pat_match[6].pat0_match_fall1_r[6]_i_1 
       (.I0(\gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_fall1_r_reg[6]_32 ),
        .O(\gen_pat_match_div4.gen_pat_match[6].pat0_match_fall1_r[6]_i_1_n_0 ));
  FDRE \gen_pat_match_div4.gen_pat_match[6].pat0_match_fall1_r_reg[6] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.gen_pat_match[6].pat0_match_fall1_r[6]_i_1_n_0 ),
        .Q(\gen_pat_match_div4.gen_pat_match[6].pat0_match_fall1_r_reg__0 ),
        .R(1'b0));
  FDRE \gen_pat_match_div4.gen_pat_match[6].pat1_match_fall3_r_reg[6] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_fall3_r_reg[6]_16 ),
        .Q(\gen_pat_match_div4.gen_pat_match[6].pat1_match_fall3_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_fall0_r[7]_i_1 
       (.I0(\gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_fall0_r_reg[7]_49 ),
        .O(\gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_fall0_r[7]_i_1_n_0 ));
  FDRE \gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_fall0_r_reg[7] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_fall0_r[7]_i_1_n_0 ),
        .Q(\gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_fall0_r_reg ),
        .R(1'b0));
  FDRE \gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_fall1_r_reg[7] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_fall1_r_reg[7]_33 ),
        .Q(\gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_fall1_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_fall2_r[7]_i_1 
       (.I0(\gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_fall2_r_reg[7]_57 ),
        .O(\gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_fall2_r[7]_i_1_n_0 ));
  FDRE \gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_fall2_r_reg[7] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_fall2_r[7]_i_1_n_0 ),
        .Q(\gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_fall2_r_reg ),
        .R(1'b0));
  FDRE \gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_fall3_r_reg[7] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_fall3_r_reg[7]_17 ),
        .Q(\gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_fall3_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_rise0_r[7]_i_1 
       (.I0(\gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_rise0_r_reg[7]_9 ),
        .O(\gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_rise0_r[7]_i_1_n_0 ));
  FDRE \gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_rise0_r_reg[7] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_rise0_r[7]_i_1_n_0 ),
        .Q(\gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_rise0_r_reg ),
        .R(1'b0));
  FDRE \gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_rise1_r_reg[7] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_rise1_r_reg[7]_41 ),
        .Q(\gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_rise1_r_reg ),
        .R(1'b0));
  FDRE \gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_rise2_r_reg[7] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_rise2_r_reg[7]_25 ),
        .Q(\gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_rise2_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_rise3_r[7]_i_1 
       (.I0(\gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_rise3_r_reg[7]_65 ),
        .O(\gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_rise3_r[7]_i_1_n_0 ));
  FDRE \gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_rise3_r_reg[7] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_rise3_r[7]_i_1_n_0 ),
        .Q(\gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_rise3_r_reg ),
        .R(1'b0));
  FDRE \gen_pat_match_div4.gen_pat_match[7].idel_pat1_match_fall0_r_reg[7] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_fall0_r_reg[7]_49 ),
        .Q(\gen_pat_match_div4.gen_pat_match[7].idel_pat1_match_fall0_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div4.gen_pat_match[7].idel_pat1_match_fall1_r[7]_i_1 
       (.I0(\gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_fall1_r_reg[7]_33 ),
        .O(\gen_pat_match_div4.gen_pat_match[7].idel_pat1_match_fall1_r[7]_i_1_n_0 ));
  FDRE \gen_pat_match_div4.gen_pat_match[7].idel_pat1_match_fall1_r_reg[7] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.gen_pat_match[7].idel_pat1_match_fall1_r[7]_i_1_n_0 ),
        .Q(\gen_pat_match_div4.gen_pat_match[7].idel_pat1_match_fall1_r_reg__0 ),
        .R(1'b0));
  FDRE \gen_pat_match_div4.gen_pat_match[7].idel_pat1_match_fall2_r_reg[7] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_fall2_r_reg[7]_57 ),
        .Q(\gen_pat_match_div4.gen_pat_match[7].idel_pat1_match_fall2_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div4.gen_pat_match[7].idel_pat1_match_fall3_r[7]_i_1 
       (.I0(\gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_fall3_r_reg[7]_17 ),
        .O(\gen_pat_match_div4.gen_pat_match[7].idel_pat1_match_fall3_r[7]_i_1_n_0 ));
  FDRE \gen_pat_match_div4.gen_pat_match[7].idel_pat1_match_fall3_r_reg[7] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.gen_pat_match[7].idel_pat1_match_fall3_r[7]_i_1_n_0 ),
        .Q(\gen_pat_match_div4.gen_pat_match[7].idel_pat1_match_fall3_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div4.gen_pat_match[7].idel_pat1_match_rise1_r[7]_i_1 
       (.I0(\gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_rise1_r_reg[7]_41 ),
        .O(\gen_pat_match_div4.gen_pat_match[7].idel_pat1_match_rise1_r[7]_i_1_n_0 ));
  FDRE \gen_pat_match_div4.gen_pat_match[7].idel_pat1_match_rise1_r_reg[7] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.gen_pat_match[7].idel_pat1_match_rise1_r[7]_i_1_n_0 ),
        .Q(\gen_pat_match_div4.gen_pat_match[7].idel_pat1_match_rise1_r_reg ),
        .R(1'b0));
  FDRE \gen_pat_match_div4.gen_pat_match[7].idel_pat1_match_rise3_r_reg[7] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_rise3_r_reg[7]_65 ),
        .Q(\gen_pat_match_div4.gen_pat_match[7].idel_pat1_match_rise3_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div4.gen_pat_match[7].pat0_match_rise2_r[7]_i_1 
       (.I0(\gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_rise2_r_reg[7]_25 ),
        .O(\gen_pat_match_div4.gen_pat_match[7].pat0_match_rise2_r[7]_i_1_n_0 ));
  FDRE \gen_pat_match_div4.gen_pat_match[7].pat0_match_rise2_r_reg[7] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.gen_pat_match[7].pat0_match_rise2_r[7]_i_1_n_0 ),
        .Q(\gen_pat_match_div4.gen_pat_match[7].pat0_match_rise2_r_reg__0 ),
        .R(1'b0));
  FDRE \gen_pat_match_div4.gen_pat_match[7].pat1_match_rise0_r_reg[7] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_rise0_r_reg[7]_9 ),
        .Q(\gen_pat_match_div4.gen_pat_match[7].pat1_match_rise0_r_reg ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00008000)) 
    \gen_pat_match_div4.idel_pat0_data_match_r_i_1 
       (.I0(idel_pat0_match_rise0_and_r),
        .I1(idel_pat0_match_rise2_and_r),
        .I2(idel_pat0_match_fall2_and_r),
        .I3(idel_pat0_match_fall3_and_r),
        .I4(\gen_pat_match_div4.idel_pat0_data_match_r_i_2_n_0 ),
        .O(idel_pat0_data_match_r0__0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gen_pat_match_div4.idel_pat0_data_match_r_i_2 
       (.I0(idel_pat0_match_fall0_and_r),
        .I1(idel_pat0_match_rise1_and_r),
        .I2(idel_pat0_match_rise3_and_r),
        .I3(idel_pat0_match_fall1_and_r),
        .O(\gen_pat_match_div4.idel_pat0_data_match_r_i_2_n_0 ));
  FDRE \gen_pat_match_div4.idel_pat0_data_match_r_reg 
       (.C(sys_rst),
        .CE(1'b1),
        .D(idel_pat0_data_match_r0__0),
        .Q(\gen_pat_match_div4.idel_pat0_data_match_r_reg_n_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \gen_pat_match_div4.idel_pat0_match_fall0_and_r_i_1 
       (.I0(\gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_fall0_r_reg ),
        .I1(\gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_fall0_r_reg ),
        .I2(\gen_pat_match_div4.pat1_match_fall0_and_r_i_2_n_0 ),
        .I3(\gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_fall0_r_reg ),
        .I4(\gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_fall0_r_reg ),
        .I5(\gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_fall0_r_reg ),
        .O(\gen_pat_match_div4.idel_pat0_match_fall0_and_r_i_1_n_0 ));
  FDRE \gen_pat_match_div4.idel_pat0_match_fall0_and_r_reg 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.idel_pat0_match_fall0_and_r_i_1_n_0 ),
        .Q(idel_pat0_match_fall0_and_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \gen_pat_match_div4.idel_pat0_match_fall1_and_r_i_1 
       (.I0(\gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_fall1_r_reg ),
        .I1(\gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_fall1_r_reg ),
        .I2(\gen_pat_match_div4.pat1_match_fall1_and_r_i_2_n_0 ),
        .I3(\gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_fall1_r_reg ),
        .I4(\gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_fall1_r_reg ),
        .I5(\gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_fall1_r_reg ),
        .O(\gen_pat_match_div4.idel_pat0_match_fall1_and_r_i_1_n_0 ));
  FDRE \gen_pat_match_div4.idel_pat0_match_fall1_and_r_reg 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.idel_pat0_match_fall1_and_r_i_1_n_0 ),
        .Q(idel_pat0_match_fall1_and_r),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h80000000)) 
    \gen_pat_match_div4.idel_pat0_match_fall2_and_r_i_1 
       (.I0(\gen_pat_match_div4.idel_pat0_match_fall2_and_r_i_2_n_0 ),
        .I1(\gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_fall2_r_reg ),
        .I2(\gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_fall2_r_reg ),
        .I3(\gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_fall2_r_reg ),
        .I4(\gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_fall2_r_reg ),
        .O(\gen_pat_match_div4.idel_pat0_match_fall2_and_r_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \gen_pat_match_div4.idel_pat0_match_fall2_and_r_i_2 
       (.I0(\gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_fall2_r_reg ),
        .I1(\gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_fall2_r_reg ),
        .I2(\gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_fall2_r_reg ),
        .I3(\gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_fall2_r_reg ),
        .O(\gen_pat_match_div4.idel_pat0_match_fall2_and_r_i_2_n_0 ));
  FDRE \gen_pat_match_div4.idel_pat0_match_fall2_and_r_reg 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.idel_pat0_match_fall2_and_r_i_1_n_0 ),
        .Q(idel_pat0_match_fall2_and_r),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00008000)) 
    \gen_pat_match_div4.idel_pat0_match_fall3_and_r_i_1 
       (.I0(\gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_fall3_r_reg ),
        .I1(\gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_fall3_r_reg ),
        .I2(\gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_fall3_r_reg ),
        .I3(\gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_fall3_r_reg ),
        .I4(\gen_pat_match_div4.idel_pat0_match_fall3_and_r_i_2_n_0 ),
        .O(\gen_pat_match_div4.idel_pat0_match_fall3_and_r_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gen_pat_match_div4.idel_pat0_match_fall3_and_r_i_2 
       (.I0(\gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_fall3_r_reg ),
        .I1(\gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_fall3_r_reg ),
        .I2(\gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_fall3_r_reg ),
        .I3(\gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_fall3_r_reg ),
        .O(\gen_pat_match_div4.idel_pat0_match_fall3_and_r_i_2_n_0 ));
  FDRE \gen_pat_match_div4.idel_pat0_match_fall3_and_r_reg 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.idel_pat0_match_fall3_and_r_i_1_n_0 ),
        .Q(idel_pat0_match_fall3_and_r),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h80000000)) 
    \gen_pat_match_div4.idel_pat0_match_rise0_and_r_i_1 
       (.I0(\gen_pat_match_div4.pat1_match_rise0_and_r_i_2_n_0 ),
        .I1(\gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_rise0_r_reg ),
        .I2(\gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_rise0_r_reg ),
        .I3(\gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_rise0_r_reg ),
        .I4(\gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_rise0_r_reg ),
        .O(\gen_pat_match_div4.idel_pat0_match_rise0_and_r_i_1_n_0 ));
  FDRE \gen_pat_match_div4.idel_pat0_match_rise0_and_r_reg 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.idel_pat0_match_rise0_and_r_i_1_n_0 ),
        .Q(idel_pat0_match_rise0_and_r),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h80000000)) 
    \gen_pat_match_div4.idel_pat0_match_rise1_and_r_i_1 
       (.I0(\gen_pat_match_div4.pat0_match_rise1_and_r_i_2_n_0 ),
        .I1(\gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise1_r_reg ),
        .I2(\gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_rise1_r_reg ),
        .I3(\gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_rise1_r_reg ),
        .I4(\gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_rise1_r_reg ),
        .O(\gen_pat_match_div4.idel_pat0_match_rise1_and_r_i_1_n_0 ));
  FDRE \gen_pat_match_div4.idel_pat0_match_rise1_and_r_reg 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.idel_pat0_match_rise1_and_r_i_1_n_0 ),
        .Q(idel_pat0_match_rise1_and_r),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \gen_pat_match_div4.idel_pat0_match_rise2_and_r_i_1 
       (.I0(\gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_rise2_r_reg ),
        .I1(\gen_pat_match_div4.idel_pat0_match_rise2_and_r_i_2_n_0 ),
        .I2(\gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_rise2_r_reg ),
        .O(\gen_pat_match_div4.idel_pat0_match_rise2_and_r_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \gen_pat_match_div4.idel_pat0_match_rise2_and_r_i_2 
       (.I0(\gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_rise2_r_reg ),
        .I1(\gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_rise2_r_reg ),
        .I2(\gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_rise2_r_reg ),
        .I3(\gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_rise2_r_reg ),
        .I4(\gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise2_r_reg ),
        .I5(\gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_rise2_r_reg ),
        .O(\gen_pat_match_div4.idel_pat0_match_rise2_and_r_i_2_n_0 ));
  FDRE \gen_pat_match_div4.idel_pat0_match_rise2_and_r_reg 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.idel_pat0_match_rise2_and_r_i_1_n_0 ),
        .Q(idel_pat0_match_rise2_and_r),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h80000000)) 
    \gen_pat_match_div4.idel_pat0_match_rise3_and_r_i_1 
       (.I0(\gen_pat_match_div4.pat1_match_rise3_and_r_i_2_n_0 ),
        .I1(\gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_rise3_r_reg ),
        .I2(\gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_rise3_r_reg ),
        .I3(\gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise3_r_reg ),
        .I4(\gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_rise3_r_reg ),
        .O(\gen_pat_match_div4.idel_pat0_match_rise3_and_r_i_1_n_0 ));
  FDRE \gen_pat_match_div4.idel_pat0_match_rise3_and_r_reg 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.idel_pat0_match_rise3_and_r_i_1_n_0 ),
        .Q(idel_pat0_match_rise3_and_r),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00008000)) 
    \gen_pat_match_div4.idel_pat1_data_match_r_i_1 
       (.I0(idel_pat1_match_fall2_and_r),
        .I1(idel_pat1_match_fall1_and_r),
        .I2(idel_pat1_match_fall3_and_r),
        .I3(idel_pat1_match_rise0_and_r),
        .I4(\gen_pat_match_div4.idel_pat1_data_match_r_i_2_n_0 ),
        .O(idel_pat1_data_match_r0__0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gen_pat_match_div4.idel_pat1_data_match_r_i_2 
       (.I0(idel_pat1_match_rise1_and_r),
        .I1(idel_pat1_match_rise2_and_r),
        .I2(idel_pat1_match_rise3_and_r),
        .I3(idel_pat1_match_fall0_and_r),
        .O(\gen_pat_match_div4.idel_pat1_data_match_r_i_2_n_0 ));
  FDRE \gen_pat_match_div4.idel_pat1_data_match_r_reg 
       (.C(sys_rst),
        .CE(1'b1),
        .D(idel_pat1_data_match_r0__0),
        .Q(\gen_pat_match_div4.idel_pat1_data_match_r_reg_n_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \gen_pat_match_div4.idel_pat1_match_fall0_and_r_i_1 
       (.I0(\gen_pat_match_div4.gen_pat_match[6].idel_pat1_match_fall0_r_reg ),
        .I1(\gen_pat_match_div4.idel_pat1_match_fall0_and_r_i_2_n_0 ),
        .I2(\gen_pat_match_div4.gen_pat_match[7].idel_pat1_match_fall0_r_reg ),
        .O(\gen_pat_match_div4.idel_pat1_match_fall0_and_r_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \gen_pat_match_div4.idel_pat1_match_fall0_and_r_i_2 
       (.I0(\gen_pat_match_div4.gen_pat_match[5].idel_pat1_match_fall0_r_reg__0 ),
        .I1(\gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_fall0_r_reg ),
        .I2(\gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_fall0_r_reg ),
        .I3(\gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_fall0_r_reg__0 ),
        .I4(\gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_fall0_r_reg ),
        .I5(\gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_fall0_r_reg ),
        .O(\gen_pat_match_div4.idel_pat1_match_fall0_and_r_i_2_n_0 ));
  FDRE \gen_pat_match_div4.idel_pat1_match_fall0_and_r_reg 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.idel_pat1_match_fall0_and_r_i_1_n_0 ),
        .Q(idel_pat1_match_fall0_and_r),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h80)) 
    \gen_pat_match_div4.idel_pat1_match_fall1_and_r_i_1 
       (.I0(\gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_fall1_r_reg ),
        .I1(\gen_pat_match_div4.idel_pat1_match_fall1_and_r_i_2_n_0 ),
        .I2(\gen_pat_match_div4.gen_pat_match[7].idel_pat1_match_fall1_r_reg__0 ),
        .O(\gen_pat_match_div4.idel_pat1_match_fall1_and_r_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \gen_pat_match_div4.idel_pat1_match_fall1_and_r_i_2 
       (.I0(\gen_pat_match_div4.gen_pat_match[4].idel_pat1_match_fall1_r_reg ),
        .I1(\gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_fall1_r_reg ),
        .I2(\gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_fall1_r_reg ),
        .I3(\gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_fall1_r_reg__0 ),
        .I4(\gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_fall1_r_reg ),
        .I5(\gen_pat_match_div4.gen_pat_match[5].idel_pat1_match_fall1_r_reg ),
        .O(\gen_pat_match_div4.idel_pat1_match_fall1_and_r_i_2_n_0 ));
  FDRE \gen_pat_match_div4.idel_pat1_match_fall1_and_r_reg 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.idel_pat1_match_fall1_and_r_i_1_n_0 ),
        .Q(idel_pat1_match_fall1_and_r),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h80000000)) 
    \gen_pat_match_div4.idel_pat1_match_fall2_and_r_i_1 
       (.I0(\gen_pat_match_div4.pat0_match_fall2_and_r_i_2_n_0 ),
        .I1(\gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_fall2_r_reg ),
        .I2(\gen_pat_match_div4.gen_pat_match[7].idel_pat1_match_fall2_r_reg ),
        .I3(\gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_fall2_r_reg ),
        .I4(\gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_fall2_r_reg ),
        .O(\gen_pat_match_div4.idel_pat1_match_fall2_and_r_i_1_n_0 ));
  FDRE \gen_pat_match_div4.idel_pat1_match_fall2_and_r_reg 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.idel_pat1_match_fall2_and_r_i_1_n_0 ),
        .Q(idel_pat1_match_fall2_and_r),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h80000000)) 
    \gen_pat_match_div4.idel_pat1_match_fall3_and_r_i_1 
       (.I0(\gen_pat_match_div4.pat0_match_fall3_and_r_i_2_n_0 ),
        .I1(\gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_fall3_r_reg ),
        .I2(\gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_fall3_r_reg ),
        .I3(\gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_fall3_r_reg ),
        .I4(\gen_pat_match_div4.gen_pat_match[4].idel_pat1_match_fall3_r_reg ),
        .O(\gen_pat_match_div4.idel_pat1_match_fall3_and_r_i_1_n_0 ));
  FDRE \gen_pat_match_div4.idel_pat1_match_fall3_and_r_reg 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.idel_pat1_match_fall3_and_r_i_1_n_0 ),
        .Q(idel_pat1_match_fall3_and_r),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h80000000)) 
    \gen_pat_match_div4.idel_pat1_match_rise0_and_r_i_1 
       (.I0(\gen_pat_match_div4.pat0_match_rise0_and_r_i_2_n_0 ),
        .I1(\gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_rise0_r_reg__0 ),
        .I2(\gen_pat_match_div4.gen_pat_match[4].idel_pat1_match_rise0_r_reg__0 ),
        .I3(\gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise0_r_reg ),
        .I4(\gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_rise0_r_reg ),
        .O(\gen_pat_match_div4.idel_pat1_match_rise0_and_r_i_1_n_0 ));
  FDRE \gen_pat_match_div4.idel_pat1_match_rise0_and_r_reg 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.idel_pat1_match_rise0_and_r_i_1_n_0 ),
        .Q(idel_pat1_match_rise0_and_r),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h80000000)) 
    \gen_pat_match_div4.idel_pat1_match_rise1_and_r_i_1 
       (.I0(\gen_pat_match_div4.pat1_match_rise1_and_r_i_2_n_0 ),
        .I1(\gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_rise1_r_reg__0 ),
        .I2(\gen_pat_match_div4.gen_pat_match[6].idel_pat1_match_rise1_r_reg__0 ),
        .I3(\gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_rise1_r_reg ),
        .I4(\gen_pat_match_div4.gen_pat_match[7].idel_pat1_match_rise1_r_reg ),
        .O(\gen_pat_match_div4.idel_pat1_match_rise1_and_r_i_1_n_0 ));
  FDRE \gen_pat_match_div4.idel_pat1_match_rise1_and_r_reg 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.idel_pat1_match_rise1_and_r_i_1_n_0 ),
        .Q(idel_pat1_match_rise1_and_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \gen_pat_match_div4.idel_pat1_match_rise2_and_r_i_1 
       (.I0(\gen_pat_match_div4.gen_pat_match[6].idel_pat1_match_rise2_r_reg ),
        .I1(\gen_pat_match_div4.gen_pat_match[4].idel_pat1_match_rise2_r_reg ),
        .I2(\gen_pat_match_div4.pat1_match_rise2_and_r_i_2_n_0 ),
        .I3(\gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_rise2_r_reg ),
        .I4(\gen_pat_match_div4.gen_pat_match[5].idel_pat1_match_rise2_r_reg ),
        .I5(\gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_rise2_r_reg ),
        .O(\gen_pat_match_div4.idel_pat1_match_rise2_and_r_i_1_n_0 ));
  FDRE \gen_pat_match_div4.idel_pat1_match_rise2_and_r_reg 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.idel_pat1_match_rise2_and_r_i_1_n_0 ),
        .Q(idel_pat1_match_rise2_and_r),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h80000000)) 
    \gen_pat_match_div4.idel_pat1_match_rise3_and_r_i_1 
       (.I0(\gen_pat_match_div4.pat0_match_rise3_and_r_i_2_n_0 ),
        .I1(\gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise3_r_reg ),
        .I2(\gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_rise3_r_reg ),
        .I3(\gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_rise3_r_reg ),
        .I4(\gen_pat_match_div4.gen_pat_match[6].idel_pat1_match_rise3_r_reg ),
        .O(\gen_pat_match_div4.idel_pat1_match_rise3_and_r_i_1_n_0 ));
  FDRE \gen_pat_match_div4.idel_pat1_match_rise3_and_r_reg 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.idel_pat1_match_rise3_and_r_i_1_n_0 ),
        .Q(idel_pat1_match_rise3_and_r),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00008000)) 
    \gen_pat_match_div4.pat0_data_match_r_i_1 
       (.I0(pat0_match_rise2_and_r),
        .I1(pat0_match_fall1_and_r),
        .I2(pat0_match_fall3_and_r),
        .I3(pat0_match_rise0_and_r),
        .I4(\gen_pat_match_div4.pat0_data_match_r_i_2_n_0 ),
        .O(pat0_data_match_r0__0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gen_pat_match_div4.pat0_data_match_r_i_2 
       (.I0(pat0_match_fall0_and_r),
        .I1(pat0_match_rise1_and_r),
        .I2(pat0_match_rise3_and_r),
        .I3(pat0_match_fall2_and_r),
        .O(\gen_pat_match_div4.pat0_data_match_r_i_2_n_0 ));
  FDRE \gen_pat_match_div4.pat0_data_match_r_reg 
       (.C(sys_rst),
        .CE(1'b1),
        .D(pat0_data_match_r0__0),
        .Q(\gen_pat_match_div4.pat0_data_match_r_reg_n_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \gen_pat_match_div4.pat0_match_fall0_and_r_i_1 
       (.I0(\gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_fall0_r_reg ),
        .I1(\gen_pat_match_div4.pat0_match_fall0_and_r_i_2_n_0 ),
        .I2(\gen_pat_match_div4.gen_pat_match[7].idel_pat1_match_fall0_r_reg ),
        .O(\gen_pat_match_div4.pat0_match_fall0_and_r_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \gen_pat_match_div4.pat0_match_fall0_and_r_i_2 
       (.I0(\gen_pat_match_div4.gen_pat_match[4].pat0_match_fall0_r_reg__0 ),
        .I1(\gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_fall0_r_reg ),
        .I2(\gen_pat_match_div4.gen_pat_match[0].pat0_match_fall0_r_reg__0 ),
        .I3(\gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_fall0_r_reg ),
        .I4(\gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_fall0_r_reg ),
        .I5(\gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_fall0_r_reg ),
        .O(\gen_pat_match_div4.pat0_match_fall0_and_r_i_2_n_0 ));
  FDRE \gen_pat_match_div4.pat0_match_fall0_and_r_reg 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.pat0_match_fall0_and_r_i_1_n_0 ),
        .Q(pat0_match_fall0_and_r),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h80)) 
    \gen_pat_match_div4.pat0_match_fall1_and_r_i_1 
       (.I0(\gen_pat_match_div4.gen_pat_match[6].pat0_match_fall1_r_reg__0 ),
        .I1(\gen_pat_match_div4.pat0_match_fall1_and_r_i_2_n_0 ),
        .I2(\gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_fall1_r_reg ),
        .O(\gen_pat_match_div4.pat0_match_fall1_and_r_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \gen_pat_match_div4.pat0_match_fall1_and_r_i_2 
       (.I0(\gen_pat_match_div4.gen_pat_match[4].idel_pat1_match_fall1_r_reg ),
        .I1(\gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_fall1_r_reg ),
        .I2(\gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_fall1_r_reg ),
        .I3(\gen_pat_match_div4.gen_pat_match[2].pat0_match_fall1_r_reg__0 ),
        .I4(\gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_fall1_r_reg ),
        .I5(\gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_fall1_r_reg ),
        .O(\gen_pat_match_div4.pat0_match_fall1_and_r_i_2_n_0 ));
  FDRE \gen_pat_match_div4.pat0_match_fall1_and_r_reg 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.pat0_match_fall1_and_r_i_1_n_0 ),
        .Q(pat0_match_fall1_and_r),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \gen_pat_match_div4.pat0_match_fall2_and_r_i_1 
       (.I0(\gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_fall2_r_reg ),
        .I1(\gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_fall2_r_reg ),
        .I2(\gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_fall2_r_reg ),
        .I3(\gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_fall2_r_reg ),
        .I4(\gen_pat_match_div4.pat0_match_fall2_and_r_i_2_n_0 ),
        .O(\gen_pat_match_div4.pat0_match_fall2_and_r_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \gen_pat_match_div4.pat0_match_fall2_and_r_i_2 
       (.I0(\gen_pat_match_div4.gen_pat_match[6].idel_pat1_match_fall2_r_reg ),
        .I1(\gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_fall2_r_reg ),
        .I2(\gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_fall2_r_reg ),
        .I3(\gen_pat_match_div4.gen_pat_match[5].idel_pat1_match_fall2_r_reg ),
        .O(\gen_pat_match_div4.pat0_match_fall2_and_r_i_2_n_0 ));
  FDRE \gen_pat_match_div4.pat0_match_fall2_and_r_reg 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.pat0_match_fall2_and_r_i_1_n_0 ),
        .Q(pat0_match_fall2_and_r),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h80000000)) 
    \gen_pat_match_div4.pat0_match_fall3_and_r_i_1 
       (.I0(\gen_pat_match_div4.pat0_match_fall3_and_r_i_2_n_0 ),
        .I1(\gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_fall3_r_reg ),
        .I2(\gen_pat_match_div4.gen_pat_match[5].pat0_match_fall3_r_reg ),
        .I3(\gen_pat_match_div4.gen_pat_match[1].pat0_match_fall3_r_reg ),
        .I4(\gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_fall3_r_reg ),
        .O(\gen_pat_match_div4.pat0_match_fall3_and_r_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \gen_pat_match_div4.pat0_match_fall3_and_r_i_2 
       (.I0(\gen_pat_match_div4.gen_pat_match[7].idel_pat1_match_fall3_r_reg ),
        .I1(\gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_fall3_r_reg ),
        .I2(\gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_fall3_r_reg ),
        .I3(\gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_fall3_r_reg ),
        .O(\gen_pat_match_div4.pat0_match_fall3_and_r_i_2_n_0 ));
  FDRE \gen_pat_match_div4.pat0_match_fall3_and_r_reg 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.pat0_match_fall3_and_r_i_1_n_0 ),
        .Q(pat0_match_fall3_and_r),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h80000000)) 
    \gen_pat_match_div4.pat0_match_rise0_and_r_i_1 
       (.I0(\gen_pat_match_div4.pat0_match_rise0_and_r_i_2_n_0 ),
        .I1(\gen_pat_match_div4.gen_pat_match[1].pat0_match_rise0_r_reg ),
        .I2(\gen_pat_match_div4.gen_pat_match[5].pat0_match_rise0_r_reg ),
        .I3(\gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_rise0_r_reg ),
        .I4(\gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_rise0_r_reg ),
        .O(\gen_pat_match_div4.pat0_match_rise0_and_r_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \gen_pat_match_div4.pat0_match_rise0_and_r_i_2 
       (.I0(\gen_pat_match_div4.gen_pat_match[6].idel_pat1_match_rise0_r_reg ),
        .I1(\gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_rise0_r_reg ),
        .I2(\gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_rise0_r_reg ),
        .I3(\gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_rise0_r_reg ),
        .O(\gen_pat_match_div4.pat0_match_rise0_and_r_i_2_n_0 ));
  FDRE \gen_pat_match_div4.pat0_match_rise0_and_r_reg 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.pat0_match_rise0_and_r_i_1_n_0 ),
        .Q(pat0_match_rise0_and_r),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h80000000)) 
    \gen_pat_match_div4.pat0_match_rise1_and_r_i_1 
       (.I0(\gen_pat_match_div4.pat0_match_rise1_and_r_i_2_n_0 ),
        .I1(\gen_pat_match_div4.gen_pat_match[1].pat0_match_rise1_r_reg__0 ),
        .I2(\gen_pat_match_div4.gen_pat_match[5].pat0_match_rise1_r_reg__0 ),
        .I3(\gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_rise1_r_reg ),
        .I4(\gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_rise1_r_reg ),
        .O(\gen_pat_match_div4.pat0_match_rise1_and_r_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \gen_pat_match_div4.pat0_match_rise1_and_r_i_2 
       (.I0(\gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_rise1_r_reg ),
        .I1(\gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_rise1_r_reg ),
        .I2(\gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_rise1_r_reg ),
        .I3(\gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_rise1_r_reg ),
        .O(\gen_pat_match_div4.pat0_match_rise1_and_r_i_2_n_0 ));
  FDRE \gen_pat_match_div4.pat0_match_rise1_and_r_reg 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.pat0_match_rise1_and_r_i_1_n_0 ),
        .Q(pat0_match_rise1_and_r),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \gen_pat_match_div4.pat0_match_rise2_and_r_i_1 
       (.I0(\gen_pat_match_div4.gen_pat_match[7].pat0_match_rise2_r_reg__0 ),
        .I1(\gen_pat_match_div4.pat0_match_rise2_and_r_i_2_n_0 ),
        .I2(\gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_rise2_r_reg ),
        .O(\gen_pat_match_div4.pat0_match_rise2_and_r_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \gen_pat_match_div4.pat0_match_rise2_and_r_i_2 
       (.I0(\gen_pat_match_div4.gen_pat_match[4].idel_pat1_match_rise2_r_reg ),
        .I1(\gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_rise2_r_reg ),
        .I2(\gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_rise2_r_reg ),
        .I3(\gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_rise2_r_reg ),
        .I4(\gen_pat_match_div4.gen_pat_match[3].pat0_match_rise2_r_reg__0 ),
        .I5(\gen_pat_match_div4.gen_pat_match[5].idel_pat1_match_rise2_r_reg ),
        .O(\gen_pat_match_div4.pat0_match_rise2_and_r_i_2_n_0 ));
  FDRE \gen_pat_match_div4.pat0_match_rise2_and_r_reg 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.pat0_match_rise2_and_r_i_1_n_0 ),
        .Q(pat0_match_rise2_and_r),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h80000000)) 
    \gen_pat_match_div4.pat0_match_rise3_and_r_i_1 
       (.I0(\gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_rise3_r_reg ),
        .I1(\gen_pat_match_div4.gen_pat_match[6].idel_pat1_match_rise3_r_reg ),
        .I2(\gen_pat_match_div4.gen_pat_match[1].pat0_match_rise3_r_reg ),
        .I3(\gen_pat_match_div4.gen_pat_match[5].pat0_match_rise3_r_reg ),
        .I4(\gen_pat_match_div4.pat0_match_rise3_and_r_i_2_n_0 ),
        .O(\gen_pat_match_div4.pat0_match_rise3_and_r_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \gen_pat_match_div4.pat0_match_rise3_and_r_i_2 
       (.I0(\gen_pat_match_div4.gen_pat_match[7].idel_pat1_match_rise3_r_reg ),
        .I1(\gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_rise3_r_reg ),
        .I2(\gen_pat_match_div4.gen_pat_match[4].idel_pat1_match_rise3_r_reg ),
        .I3(\gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_rise3_r_reg ),
        .O(\gen_pat_match_div4.pat0_match_rise3_and_r_i_2_n_0 ));
  FDRE \gen_pat_match_div4.pat0_match_rise3_and_r_reg 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.pat0_match_rise3_and_r_i_1_n_0 ),
        .Q(pat0_match_rise3_and_r),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00008000)) 
    \gen_pat_match_div4.pat1_data_match_r_i_1 
       (.I0(pat1_match_fall2_and_r),
        .I1(pat1_match_rise2_and_r),
        .I2(pat1_match_fall3_and_r),
        .I3(pat1_match_rise0_and_r),
        .I4(\gen_pat_match_div4.pat1_data_match_r_i_2_n_0 ),
        .O(pat1_data_match_r0__0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gen_pat_match_div4.pat1_data_match_r_i_2 
       (.I0(pat1_match_rise1_and_r),
        .I1(pat1_match_fall1_and_r),
        .I2(pat1_match_rise3_and_r),
        .I3(pat1_match_fall0_and_r),
        .O(\gen_pat_match_div4.pat1_data_match_r_i_2_n_0 ));
  FDRE \gen_pat_match_div4.pat1_data_match_r_reg 
       (.C(sys_rst),
        .CE(1'b1),
        .D(pat1_data_match_r0__0),
        .Q(\gen_pat_match_div4.pat1_data_match_r_reg_n_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \gen_pat_match_div4.pat1_match_fall0_and_r_i_1 
       (.I0(\gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_fall0_r_reg ),
        .I1(\gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_fall0_r_reg ),
        .I2(\gen_pat_match_div4.pat1_match_fall0_and_r_i_2_n_0 ),
        .I3(\gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_fall0_r_reg ),
        .I4(\gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_fall0_r_reg ),
        .I5(\gen_pat_match_div4.gen_pat_match[6].idel_pat1_match_fall0_r_reg ),
        .O(\gen_pat_match_div4.pat1_match_fall0_and_r_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \gen_pat_match_div4.pat1_match_fall0_and_r_i_2 
       (.I0(\gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_fall0_r_reg ),
        .I1(\gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_fall0_r_reg ),
        .I2(\gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_fall0_r_reg ),
        .O(\gen_pat_match_div4.pat1_match_fall0_and_r_i_2_n_0 ));
  FDRE \gen_pat_match_div4.pat1_match_fall0_and_r_reg 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.pat1_match_fall0_and_r_i_1_n_0 ),
        .Q(pat1_match_fall0_and_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \gen_pat_match_div4.pat1_match_fall1_and_r_i_1 
       (.I0(\gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_fall1_r_reg ),
        .I1(\gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_fall1_r_reg ),
        .I2(\gen_pat_match_div4.pat1_match_fall1_and_r_i_2_n_0 ),
        .I3(\gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_fall1_r_reg ),
        .I4(\gen_pat_match_div4.gen_pat_match[5].idel_pat1_match_fall1_r_reg ),
        .I5(\gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_fall1_r_reg ),
        .O(\gen_pat_match_div4.pat1_match_fall1_and_r_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \gen_pat_match_div4.pat1_match_fall1_and_r_i_2 
       (.I0(\gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_fall1_r_reg ),
        .I1(\gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_fall1_r_reg ),
        .I2(\gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_fall1_r_reg ),
        .O(\gen_pat_match_div4.pat1_match_fall1_and_r_i_2_n_0 ));
  FDRE \gen_pat_match_div4.pat1_match_fall1_and_r_reg 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.pat1_match_fall1_and_r_i_1_n_0 ),
        .Q(pat1_match_fall1_and_r),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00008000)) 
    \gen_pat_match_div4.pat1_match_fall2_and_r_i_1 
       (.I0(\gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_fall2_r_reg ),
        .I1(\gen_pat_match_div4.gen_pat_match[0].pat1_match_fall2_r_reg ),
        .I2(\gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_fall2_r_reg ),
        .I3(\gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_fall2_r_reg ),
        .I4(\gen_pat_match_div4.pat1_match_fall2_and_r_i_2_n_0 ),
        .O(\gen_pat_match_div4.pat1_match_fall2_and_r_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gen_pat_match_div4.pat1_match_fall2_and_r_i_2 
       (.I0(\gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_fall2_r_reg ),
        .I1(\gen_pat_match_div4.gen_pat_match[5].idel_pat1_match_fall2_r_reg ),
        .I2(\gen_pat_match_div4.gen_pat_match[4].pat1_match_fall2_r_reg ),
        .I3(\gen_pat_match_div4.gen_pat_match[7].idel_pat1_match_fall2_r_reg ),
        .O(\gen_pat_match_div4.pat1_match_fall2_and_r_i_2_n_0 ));
  FDRE \gen_pat_match_div4.pat1_match_fall2_and_r_reg 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.pat1_match_fall2_and_r_i_1_n_0 ),
        .Q(pat1_match_fall2_and_r),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00008000)) 
    \gen_pat_match_div4.pat1_match_fall3_and_r_i_1 
       (.I0(\gen_pat_match_div4.gen_pat_match[2].pat1_match_fall3_r_reg ),
        .I1(\gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_fall3_r_reg ),
        .I2(\gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_fall3_r_reg ),
        .I3(\gen_pat_match_div4.gen_pat_match[1].pat0_match_fall3_r_reg ),
        .I4(\gen_pat_match_div4.pat1_match_fall3_and_r_i_2_n_0 ),
        .O(\gen_pat_match_div4.pat1_match_fall3_and_r_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gen_pat_match_div4.pat1_match_fall3_and_r_i_2 
       (.I0(\gen_pat_match_div4.gen_pat_match[5].pat0_match_fall3_r_reg ),
        .I1(\gen_pat_match_div4.gen_pat_match[7].idel_pat1_match_fall3_r_reg ),
        .I2(\gen_pat_match_div4.gen_pat_match[4].idel_pat1_match_fall3_r_reg ),
        .I3(\gen_pat_match_div4.gen_pat_match[6].pat1_match_fall3_r_reg ),
        .O(\gen_pat_match_div4.pat1_match_fall3_and_r_i_2_n_0 ));
  FDRE \gen_pat_match_div4.pat1_match_fall3_and_r_reg 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.pat1_match_fall3_and_r_i_1_n_0 ),
        .Q(pat1_match_fall3_and_r),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h80000000)) 
    \gen_pat_match_div4.pat1_match_rise0_and_r_i_1 
       (.I0(\gen_pat_match_div4.pat1_match_rise0_and_r_i_2_n_0 ),
        .I1(\gen_pat_match_div4.gen_pat_match[3].pat1_match_rise0_r_reg ),
        .I2(\gen_pat_match_div4.gen_pat_match[7].pat1_match_rise0_r_reg ),
        .I3(\gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_rise0_r_reg ),
        .I4(\gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_rise0_r_reg ),
        .O(\gen_pat_match_div4.pat1_match_rise0_and_r_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \gen_pat_match_div4.pat1_match_rise0_and_r_i_2 
       (.I0(\gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_rise0_r_reg ),
        .I1(\gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_rise0_r_reg ),
        .I2(\gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_rise0_r_reg ),
        .I3(\gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise0_r_reg ),
        .O(\gen_pat_match_div4.pat1_match_rise0_and_r_i_2_n_0 ));
  FDRE \gen_pat_match_div4.pat1_match_rise0_and_r_reg 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.pat1_match_rise0_and_r_i_1_n_0 ),
        .Q(pat1_match_rise0_and_r),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h80000000)) 
    \gen_pat_match_div4.pat1_match_rise1_and_r_i_1 
       (.I0(\gen_pat_match_div4.pat1_match_rise1_and_r_i_2_n_0 ),
        .I1(\gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_rise1_r_reg ),
        .I2(\gen_pat_match_div4.gen_pat_match[7].idel_pat1_match_rise1_r_reg ),
        .I3(\gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_rise1_r_reg ),
        .I4(\gen_pat_match_div4.gen_pat_match[6].idel_pat0_match_rise1_r_reg ),
        .O(\gen_pat_match_div4.pat1_match_rise1_and_r_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \gen_pat_match_div4.pat1_match_rise1_and_r_i_2 
       (.I0(\gen_pat_match_div4.gen_pat_match[4].idel_pat1_match_rise1_r_reg ),
        .I1(\gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_rise1_r_reg ),
        .I2(\gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_rise1_r_reg ),
        .I3(\gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise1_r_reg ),
        .O(\gen_pat_match_div4.pat1_match_rise1_and_r_i_2_n_0 ));
  FDRE \gen_pat_match_div4.pat1_match_rise1_and_r_reg 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.pat1_match_rise1_and_r_i_1_n_0 ),
        .Q(pat1_match_rise1_and_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \gen_pat_match_div4.pat1_match_rise2_and_r_i_1 
       (.I0(\gen_pat_match_div4.gen_pat_match[6].idel_pat1_match_rise2_r_reg ),
        .I1(\gen_pat_match_div4.gen_pat_match[4].idel_pat1_match_rise2_r_reg ),
        .I2(\gen_pat_match_div4.pat1_match_rise2_and_r_i_2_n_0 ),
        .I3(\gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise2_r_reg ),
        .I4(\gen_pat_match_div4.gen_pat_match[5].idel_pat0_match_rise2_r_reg ),
        .I5(\gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_rise2_r_reg ),
        .O(\gen_pat_match_div4.pat1_match_rise2_and_r_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \gen_pat_match_div4.pat1_match_rise2_and_r_i_2 
       (.I0(\gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_rise2_r_reg ),
        .I1(\gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_rise2_r_reg ),
        .I2(\gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_rise2_r_reg ),
        .O(\gen_pat_match_div4.pat1_match_rise2_and_r_i_2_n_0 ));
  FDRE \gen_pat_match_div4.pat1_match_rise2_and_r_reg 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.pat1_match_rise2_and_r_i_1_n_0 ),
        .Q(pat1_match_rise2_and_r),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h80000000)) 
    \gen_pat_match_div4.pat1_match_rise3_and_r_i_1 
       (.I0(\gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_rise3_r_reg ),
        .I1(\gen_pat_match_div4.gen_pat_match[6].idel_pat1_match_rise3_r_reg ),
        .I2(\gen_pat_match_div4.gen_pat_match[1].pat0_match_rise3_r_reg ),
        .I3(\gen_pat_match_div4.gen_pat_match[5].pat0_match_rise3_r_reg ),
        .I4(\gen_pat_match_div4.pat1_match_rise3_and_r_i_2_n_0 ),
        .O(\gen_pat_match_div4.pat1_match_rise3_and_r_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \gen_pat_match_div4.pat1_match_rise3_and_r_i_2 
       (.I0(\gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_rise3_r_reg ),
        .I1(\gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_rise3_r_reg ),
        .I2(\gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_rise3_r_reg ),
        .I3(\gen_pat_match_div4.gen_pat_match[7].idel_pat0_match_rise3_r_reg ),
        .O(\gen_pat_match_div4.pat1_match_rise3_and_r_i_2_n_0 ));
  FDRE \gen_pat_match_div4.pat1_match_rise3_and_r_reg 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.pat1_match_rise3_and_r_i_1_n_0 ),
        .Q(pat1_match_rise3_and_r),
        .R(1'b0));
  FDRE \gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_fall0_r_reg[0][0] 
       (.C(sys_rst),
        .CE(rd_active_r),
        .D(\gen_mux_rd[0].mux_rd_fall0_r_reg_n_0_[0] ),
        .Q(\gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_fall0_r_reg[0]_42 ),
        .R(1'b0));
  FDRE \gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_fall1_r_reg[0][0] 
       (.C(sys_rst),
        .CE(rd_active_r),
        .D(\gen_mux_rd[0].mux_rd_fall1_r_reg_n_0_[0] ),
        .Q(\gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_fall1_r_reg[0]_26 ),
        .R(1'b0));
  FDRE \gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_fall2_r_reg[0][0] 
       (.C(sys_rst),
        .CE(rd_active_r),
        .D(\gen_mux_rd[0].mux_rd_fall2_r_reg_n_0_[0] ),
        .Q(\gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_fall2_r_reg[0]_50 ),
        .R(1'b0));
  FDRE \gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_fall3_r_reg[0][0] 
       (.C(sys_rst),
        .CE(rd_active_r),
        .D(\gen_mux_rd[0].mux_rd_fall3_r_reg_n_0_[0] ),
        .Q(\gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_fall3_r_reg[0]_10 ),
        .R(1'b0));
  FDRE \gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_rise0_r_reg[0][0] 
       (.C(sys_rst),
        .CE(rd_active_r),
        .D(\gen_mux_rd[0].mux_rd_rise0_r_reg_n_0_[0] ),
        .Q(\gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_rise0_r_reg[0]_2 ),
        .R(1'b0));
  FDRE \gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_rise1_r_reg[0][0] 
       (.C(sys_rst),
        .CE(rd_active_r),
        .D(\gen_mux_rd[0].mux_rd_rise1_r_reg_n_0_[0] ),
        .Q(\gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_rise1_r_reg[0]_34 ),
        .R(1'b0));
  FDRE \gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_rise2_r_reg[0][0] 
       (.C(sys_rst),
        .CE(rd_active_r),
        .D(\gen_mux_rd[0].mux_rd_rise2_r_reg_n_0_[0] ),
        .Q(\gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_rise2_r_reg[0]_18 ),
        .R(1'b0));
  FDRE \gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_rise3_r_reg[0][0] 
       (.C(sys_rst),
        .CE(rd_active_r),
        .D(\gen_mux_rd[0].mux_rd_rise3_r_reg_n_0_[0] ),
        .Q(\gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_rise3_r_reg[0]_58 ),
        .R(1'b0));
  FDRE \gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_fall0_r_reg[1][0] 
       (.C(sys_rst),
        .CE(rd_active_r),
        .D(\gen_mux_rd[1].mux_rd_fall0_r_reg_n_0_[1] ),
        .Q(\gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_fall0_r_reg[1]_43 ),
        .R(1'b0));
  FDRE \gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_fall1_r_reg[1][0] 
       (.C(sys_rst),
        .CE(rd_active_r),
        .D(\gen_mux_rd[1].mux_rd_fall1_r_reg_n_0_[1] ),
        .Q(\gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_fall1_r_reg[1]_27 ),
        .R(1'b0));
  FDRE \gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_fall2_r_reg[1][0] 
       (.C(sys_rst),
        .CE(rd_active_r),
        .D(\gen_mux_rd[1].mux_rd_fall2_r_reg_n_0_[1] ),
        .Q(\gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_fall2_r_reg[1]_51 ),
        .R(1'b0));
  FDRE \gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_fall3_r_reg[1][0] 
       (.C(sys_rst),
        .CE(rd_active_r),
        .D(\gen_mux_rd[1].mux_rd_fall3_r_reg_n_0_[1] ),
        .Q(\gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_fall3_r_reg[1]_11 ),
        .R(1'b0));
  FDRE \gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_rise0_r_reg[1][0] 
       (.C(sys_rst),
        .CE(rd_active_r),
        .D(\gen_mux_rd[1].mux_rd_rise0_r_reg_n_0_[1] ),
        .Q(\gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_rise0_r_reg[1]_3 ),
        .R(1'b0));
  FDRE \gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_rise1_r_reg[1][0] 
       (.C(sys_rst),
        .CE(rd_active_r),
        .D(\gen_mux_rd[1].mux_rd_rise1_r_reg_n_0_[1] ),
        .Q(\gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_rise1_r_reg[1]_35 ),
        .R(1'b0));
  FDRE \gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_rise2_r_reg[1][0] 
       (.C(sys_rst),
        .CE(rd_active_r),
        .D(\gen_mux_rd[1].mux_rd_rise2_r_reg_n_0_[1] ),
        .Q(\gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_rise2_r_reg[1]_19 ),
        .R(1'b0));
  FDRE \gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_rise3_r_reg[1][0] 
       (.C(sys_rst),
        .CE(rd_active_r),
        .D(\gen_mux_rd[1].mux_rd_rise3_r_reg_n_0_[1] ),
        .Q(\gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_rise3_r_reg[1]_59 ),
        .R(1'b0));
  FDRE \gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_fall0_r_reg[2][0] 
       (.C(sys_rst),
        .CE(rd_active_r),
        .D(\gen_mux_rd[2].mux_rd_fall0_r_reg_n_0_[2] ),
        .Q(\gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_fall0_r_reg[2]_44 ),
        .R(1'b0));
  FDRE \gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_fall1_r_reg[2][0] 
       (.C(sys_rst),
        .CE(rd_active_r),
        .D(\gen_mux_rd[2].mux_rd_fall1_r_reg_n_0_[2] ),
        .Q(\gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_fall1_r_reg[2]_28 ),
        .R(1'b0));
  FDRE \gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_fall2_r_reg[2][0] 
       (.C(sys_rst),
        .CE(rd_active_r),
        .D(\gen_mux_rd[2].mux_rd_fall2_r_reg_n_0_[2] ),
        .Q(\gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_fall2_r_reg[2]_52 ),
        .R(1'b0));
  FDRE \gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_fall3_r_reg[2][0] 
       (.C(sys_rst),
        .CE(rd_active_r),
        .D(\gen_mux_rd[2].mux_rd_fall3_r_reg_n_0_[2] ),
        .Q(\gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_fall3_r_reg[2]_12 ),
        .R(1'b0));
  FDRE \gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_rise0_r_reg[2][0] 
       (.C(sys_rst),
        .CE(rd_active_r),
        .D(\gen_mux_rd[2].mux_rd_rise0_r_reg_n_0_[2] ),
        .Q(\gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_rise0_r_reg[2]_4 ),
        .R(1'b0));
  FDRE \gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_rise1_r_reg[2][0] 
       (.C(sys_rst),
        .CE(rd_active_r),
        .D(\gen_mux_rd[2].mux_rd_rise1_r_reg_n_0_[2] ),
        .Q(\gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_rise1_r_reg[2]_36 ),
        .R(1'b0));
  FDRE \gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_rise2_r_reg[2][0] 
       (.C(sys_rst),
        .CE(rd_active_r),
        .D(\gen_mux_rd[2].mux_rd_rise2_r_reg_n_0_[2] ),
        .Q(\gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_rise2_r_reg[2]_20 ),
        .R(1'b0));
  FDRE \gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_rise3_r_reg[2][0] 
       (.C(sys_rst),
        .CE(rd_active_r),
        .D(\gen_mux_rd[2].mux_rd_rise3_r_reg_n_0_[2] ),
        .Q(\gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_rise3_r_reg[2]_60 ),
        .R(1'b0));
  FDRE \gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_fall0_r_reg[3][0] 
       (.C(sys_rst),
        .CE(rd_active_r),
        .D(\gen_mux_rd[3].mux_rd_fall0_r_reg_n_0_[3] ),
        .Q(\gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_fall0_r_reg[3]_45 ),
        .R(1'b0));
  FDRE \gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_fall1_r_reg[3][0] 
       (.C(sys_rst),
        .CE(rd_active_r),
        .D(\gen_mux_rd[3].mux_rd_fall1_r_reg_n_0_[3] ),
        .Q(\gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_fall1_r_reg[3]_29 ),
        .R(1'b0));
  FDRE \gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_fall2_r_reg[3][0] 
       (.C(sys_rst),
        .CE(rd_active_r),
        .D(\gen_mux_rd[3].mux_rd_fall2_r_reg_n_0_[3] ),
        .Q(\gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_fall2_r_reg[3]_53 ),
        .R(1'b0));
  FDRE \gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_fall3_r_reg[3][0] 
       (.C(sys_rst),
        .CE(rd_active_r),
        .D(\gen_mux_rd[3].mux_rd_fall3_r_reg_n_0_[3] ),
        .Q(\gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_fall3_r_reg[3]_13 ),
        .R(1'b0));
  FDRE \gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_rise0_r_reg[3][0] 
       (.C(sys_rst),
        .CE(rd_active_r),
        .D(\gen_mux_rd[3].mux_rd_rise0_r_reg_n_0_[3] ),
        .Q(\gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_rise0_r_reg[3]_5 ),
        .R(1'b0));
  FDRE \gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_rise1_r_reg[3][0] 
       (.C(sys_rst),
        .CE(rd_active_r),
        .D(\gen_mux_rd[3].mux_rd_rise1_r_reg_n_0_[3] ),
        .Q(\gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_rise1_r_reg[3]_37 ),
        .R(1'b0));
  FDRE \gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_rise2_r_reg[3][0] 
       (.C(sys_rst),
        .CE(rd_active_r),
        .D(\gen_mux_rd[3].mux_rd_rise2_r_reg_n_0_[3] ),
        .Q(\gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_rise2_r_reg[3]_21 ),
        .R(1'b0));
  FDRE \gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_rise3_r_reg[3][0] 
       (.C(sys_rst),
        .CE(rd_active_r),
        .D(\gen_mux_rd[3].mux_rd_rise3_r_reg_n_0_[3] ),
        .Q(\gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_rise3_r_reg[3]_61 ),
        .R(1'b0));
  FDRE \gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_fall0_r_reg[4][0] 
       (.C(sys_rst),
        .CE(rd_active_r),
        .D(\gen_mux_rd[4].mux_rd_fall0_r_reg_n_0_[4] ),
        .Q(\gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_fall0_r_reg[4]_46 ),
        .R(1'b0));
  FDRE \gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_fall1_r_reg[4][0] 
       (.C(sys_rst),
        .CE(rd_active_r),
        .D(\gen_mux_rd[4].mux_rd_fall1_r_reg_n_0_[4] ),
        .Q(\gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_fall1_r_reg[4]_30 ),
        .R(1'b0));
  FDRE \gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_fall2_r_reg[4][0] 
       (.C(sys_rst),
        .CE(rd_active_r),
        .D(\gen_mux_rd[4].mux_rd_fall2_r_reg_n_0_[4] ),
        .Q(\gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_fall2_r_reg[4]_54 ),
        .R(1'b0));
  FDRE \gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_fall3_r_reg[4][0] 
       (.C(sys_rst),
        .CE(rd_active_r),
        .D(\gen_mux_rd[4].mux_rd_fall3_r_reg_n_0_[4] ),
        .Q(\gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_fall3_r_reg[4]_14 ),
        .R(1'b0));
  FDRE \gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_rise0_r_reg[4][0] 
       (.C(sys_rst),
        .CE(rd_active_r),
        .D(\gen_mux_rd[4].mux_rd_rise0_r_reg_n_0_[4] ),
        .Q(\gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_rise0_r_reg[4]_6 ),
        .R(1'b0));
  FDRE \gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_rise1_r_reg[4][0] 
       (.C(sys_rst),
        .CE(rd_active_r),
        .D(\gen_mux_rd[4].mux_rd_rise1_r_reg_n_0_[4] ),
        .Q(\gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_rise1_r_reg[4]_38 ),
        .R(1'b0));
  FDRE \gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_rise2_r_reg[4][0] 
       (.C(sys_rst),
        .CE(rd_active_r),
        .D(\gen_mux_rd[4].mux_rd_rise2_r_reg_n_0_[4] ),
        .Q(\gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_rise2_r_reg[4]_22 ),
        .R(1'b0));
  FDRE \gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_rise3_r_reg[4][0] 
       (.C(sys_rst),
        .CE(rd_active_r),
        .D(\gen_mux_rd[4].mux_rd_rise3_r_reg_n_0_[4] ),
        .Q(\gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_rise3_r_reg[4]_62 ),
        .R(1'b0));
  FDRE \gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_fall0_r_reg[5][0] 
       (.C(sys_rst),
        .CE(rd_active_r),
        .D(\gen_mux_rd[5].mux_rd_fall0_r_reg_n_0_[5] ),
        .Q(\gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_fall0_r_reg[5]_47 ),
        .R(1'b0));
  FDRE \gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_fall1_r_reg[5][0] 
       (.C(sys_rst),
        .CE(rd_active_r),
        .D(\gen_mux_rd[5].mux_rd_fall1_r_reg_n_0_[5] ),
        .Q(\gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_fall1_r_reg[5]_31 ),
        .R(1'b0));
  FDRE \gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_fall2_r_reg[5][0] 
       (.C(sys_rst),
        .CE(rd_active_r),
        .D(\gen_mux_rd[5].mux_rd_fall2_r_reg_n_0_[5] ),
        .Q(\gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_fall2_r_reg[5]_55 ),
        .R(1'b0));
  FDRE \gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_fall3_r_reg[5][0] 
       (.C(sys_rst),
        .CE(rd_active_r),
        .D(\gen_mux_rd[5].mux_rd_fall3_r_reg_n_0_[5] ),
        .Q(\gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_fall3_r_reg[5]_15 ),
        .R(1'b0));
  FDRE \gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_rise0_r_reg[5][0] 
       (.C(sys_rst),
        .CE(rd_active_r),
        .D(\gen_mux_rd[5].mux_rd_rise0_r_reg_n_0_[5] ),
        .Q(\gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_rise0_r_reg[5]_7 ),
        .R(1'b0));
  FDRE \gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_rise1_r_reg[5][0] 
       (.C(sys_rst),
        .CE(rd_active_r),
        .D(\gen_mux_rd[5].mux_rd_rise1_r_reg_n_0_[5] ),
        .Q(\gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_rise1_r_reg[5]_39 ),
        .R(1'b0));
  FDRE \gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_rise2_r_reg[5][0] 
       (.C(sys_rst),
        .CE(rd_active_r),
        .D(\gen_mux_rd[5].mux_rd_rise2_r_reg_n_0_[5] ),
        .Q(\gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_rise2_r_reg[5]_23 ),
        .R(1'b0));
  FDRE \gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_rise3_r_reg[5][0] 
       (.C(sys_rst),
        .CE(rd_active_r),
        .D(\gen_mux_rd[5].mux_rd_rise3_r_reg_n_0_[5] ),
        .Q(\gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_rise3_r_reg[5]_63 ),
        .R(1'b0));
  FDRE \gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_fall0_r_reg[6][0] 
       (.C(sys_rst),
        .CE(rd_active_r),
        .D(\gen_mux_rd[6].mux_rd_fall0_r_reg_n_0_[6] ),
        .Q(\gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_fall0_r_reg[6]_48 ),
        .R(1'b0));
  FDRE \gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_fall1_r_reg[6][0] 
       (.C(sys_rst),
        .CE(rd_active_r),
        .D(\gen_mux_rd[6].mux_rd_fall1_r_reg_n_0_[6] ),
        .Q(\gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_fall1_r_reg[6]_32 ),
        .R(1'b0));
  FDRE \gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_fall2_r_reg[6][0] 
       (.C(sys_rst),
        .CE(rd_active_r),
        .D(\gen_mux_rd[6].mux_rd_fall2_r_reg_n_0_[6] ),
        .Q(\gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_fall2_r_reg[6]_56 ),
        .R(1'b0));
  FDRE \gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_fall3_r_reg[6][0] 
       (.C(sys_rst),
        .CE(rd_active_r),
        .D(\gen_mux_rd[6].mux_rd_fall3_r_reg_n_0_[6] ),
        .Q(\gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_fall3_r_reg[6]_16 ),
        .R(1'b0));
  FDRE \gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_rise0_r_reg[6][0] 
       (.C(sys_rst),
        .CE(rd_active_r),
        .D(\gen_mux_rd[6].mux_rd_rise0_r_reg_n_0_[6] ),
        .Q(\gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_rise0_r_reg[6]_8 ),
        .R(1'b0));
  FDRE \gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_rise1_r_reg[6][0] 
       (.C(sys_rst),
        .CE(rd_active_r),
        .D(\gen_mux_rd[6].mux_rd_rise1_r_reg_n_0_[6] ),
        .Q(\gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_rise1_r_reg[6]_40 ),
        .R(1'b0));
  FDRE \gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_rise2_r_reg[6][0] 
       (.C(sys_rst),
        .CE(rd_active_r),
        .D(\gen_mux_rd[6].mux_rd_rise2_r_reg_n_0_[6] ),
        .Q(\gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_rise2_r_reg[6]_24 ),
        .R(1'b0));
  FDRE \gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_rise3_r_reg[6][0] 
       (.C(sys_rst),
        .CE(rd_active_r),
        .D(\gen_mux_rd[6].mux_rd_rise3_r_reg_n_0_[6] ),
        .Q(\gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_rise3_r_reg[6]_64 ),
        .R(1'b0));
  FDRE \gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_fall0_r_reg[7][0] 
       (.C(sys_rst),
        .CE(rd_active_r),
        .D(\gen_mux_rd[7].mux_rd_fall0_r_reg_n_0_[7] ),
        .Q(\gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_fall0_r_reg[7]_49 ),
        .R(1'b0));
  FDRE \gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_fall1_r_reg[7][0] 
       (.C(sys_rst),
        .CE(rd_active_r),
        .D(\gen_mux_rd[7].mux_rd_fall1_r_reg_n_0_[7] ),
        .Q(\gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_fall1_r_reg[7]_33 ),
        .R(1'b0));
  FDRE \gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_fall2_r_reg[7][0] 
       (.C(sys_rst),
        .CE(rd_active_r),
        .D(\gen_mux_rd[7].mux_rd_fall2_r_reg_n_0_[7] ),
        .Q(\gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_fall2_r_reg[7]_57 ),
        .R(1'b0));
  FDRE \gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_fall3_r_reg[7][0] 
       (.C(sys_rst),
        .CE(rd_active_r),
        .D(\gen_mux_rd[7].mux_rd_fall3_r_reg_n_0_[7] ),
        .Q(\gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_fall3_r_reg[7]_17 ),
        .R(1'b0));
  FDRE \gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_rise0_r_reg[7][0] 
       (.C(sys_rst),
        .CE(rd_active_r),
        .D(\gen_mux_rd[7].mux_rd_rise0_r_reg_n_0_[7] ),
        .Q(\gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_rise0_r_reg[7]_9 ),
        .R(1'b0));
  FDRE \gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_rise1_r_reg[7][0] 
       (.C(sys_rst),
        .CE(rd_active_r),
        .D(\gen_mux_rd[7].mux_rd_rise1_r_reg_n_0_[7] ),
        .Q(\gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_rise1_r_reg[7]_41 ),
        .R(1'b0));
  FDRE \gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_rise2_r_reg[7][0] 
       (.C(sys_rst),
        .CE(rd_active_r),
        .D(\gen_mux_rd[7].mux_rd_rise2_r_reg_n_0_[7] ),
        .Q(\gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_rise2_r_reg[7]_25 ),
        .R(1'b0));
  FDRE \gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_rise3_r_reg[7][0] 
       (.C(sys_rst),
        .CE(rd_active_r),
        .D(\gen_mux_rd[7].mux_rd_rise3_r_reg_n_0_[7] ),
        .Q(\gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_rise3_r_reg[7]_65 ),
        .R(1'b0));
  FDRE \gen_sr_match_div4.gen_sr_match[0].old_sr_diff_r_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_sr_match_div4.gen_sr_match[0].old_sr_match_cyc2_r_reg[0]_inv_n_0 ),
        .Q(\gen_sr_match_div4.gen_sr_match[0].old_sr_diff_r_reg_n_0_[0] ),
        .R(\gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \gen_sr_match_div4.gen_sr_match[0].old_sr_match_cyc2_r[0]_inv_i_1 
       (.I0(\gen_sr_match_div4.gen_sr_match[0].old_sr_match_fall0_r_reg_n_0_[0] ),
        .I1(\gen_sr_match_div4.gen_sr_match[0].old_sr_match_rise1_r_reg_n_0_[0] ),
        .I2(\gen_sr_match_div4.gen_sr_match[0].old_sr_match_rise0_r_reg_n_0_[0] ),
        .I3(\gen_sr_match_div4.gen_sr_match[0].old_sr_match_fall1_r_reg_n_0_[0] ),
        .I4(\gen_sr_match_div4.gen_sr_match[0].old_sr_match_cyc2_r[0]_inv_i_2_n_0 ),
        .O(p_489_out__0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gen_sr_match_div4.gen_sr_match[0].old_sr_match_cyc2_r[0]_inv_i_2 
       (.I0(\gen_sr_match_div4.gen_sr_match[0].old_sr_match_fall2_r_reg_n_0_[0] ),
        .I1(\gen_sr_match_div4.gen_sr_match[0].old_sr_match_rise2_r_reg_n_0_[0] ),
        .I2(\gen_sr_match_div4.gen_sr_match[0].old_sr_match_rise3_r_reg_n_0_[0] ),
        .I3(\gen_sr_match_div4.gen_sr_match[0].old_sr_match_fall3_r_reg_n_0_[0] ),
        .O(\gen_sr_match_div4.gen_sr_match[0].old_sr_match_cyc2_r[0]_inv_i_2_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \gen_sr_match_div4.gen_sr_match[0].old_sr_match_cyc2_r_reg[0]_inv 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_489_out__0),
        .Q(\gen_sr_match_div4.gen_sr_match[0].old_sr_match_cyc2_r_reg[0]_inv_n_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'hE00E)) 
    \gen_sr_match_div4.gen_sr_match[0].old_sr_match_fall0_r[0]_i_1 
       (.I0(\gen_pat_match_div4.pat1_data_match_r_reg_n_0 ),
        .I1(\gen_pat_match_div4.pat0_data_match_r_reg_n_0 ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_fall0_r_reg[0]_42 ),
        .I3(\gen_old_sr_div4.gen_old_sr[0].old_sr_fall0_r_reg[0]_146 ),
        .O(p_532_out));
  FDRE \gen_sr_match_div4.gen_sr_match[0].old_sr_match_fall0_r_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_532_out),
        .Q(\gen_sr_match_div4.gen_sr_match[0].old_sr_match_fall0_r_reg_n_0_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'hE00E)) 
    \gen_sr_match_div4.gen_sr_match[0].old_sr_match_fall1_r[0]_i_1 
       (.I0(\gen_pat_match_div4.pat1_data_match_r_reg_n_0 ),
        .I1(\gen_pat_match_div4.pat0_data_match_r_reg_n_0 ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_fall1_r_reg[0]_26 ),
        .I3(\gen_old_sr_div4.gen_old_sr[0].old_sr_fall1_r_reg[0]_130 ),
        .O(p_528_out));
  FDRE \gen_sr_match_div4.gen_sr_match[0].old_sr_match_fall1_r_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_528_out),
        .Q(\gen_sr_match_div4.gen_sr_match[0].old_sr_match_fall1_r_reg_n_0_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'hE00E)) 
    \gen_sr_match_div4.gen_sr_match[0].old_sr_match_fall2_r[0]_i_1 
       (.I0(\gen_pat_match_div4.pat1_data_match_r_reg_n_0 ),
        .I1(\gen_pat_match_div4.pat0_data_match_r_reg_n_0 ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_fall2_r_reg[0]_50 ),
        .I3(\gen_old_sr_div4.gen_old_sr[0].old_sr_fall2_r_reg[0]_170 ),
        .O(p_522_out));
  FDRE \gen_sr_match_div4.gen_sr_match[0].old_sr_match_fall2_r_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_522_out),
        .Q(\gen_sr_match_div4.gen_sr_match[0].old_sr_match_fall2_r_reg_n_0_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'hE00E)) 
    \gen_sr_match_div4.gen_sr_match[0].old_sr_match_fall3_r[0]_i_1 
       (.I0(\gen_pat_match_div4.pat1_data_match_r_reg_n_0 ),
        .I1(\gen_pat_match_div4.pat0_data_match_r_reg_n_0 ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_fall3_r_reg[0]_10 ),
        .I3(\gen_old_sr_div4.gen_old_sr[0].old_sr_fall3_r_reg[0]_178 ),
        .O(p_520_out));
  FDRE \gen_sr_match_div4.gen_sr_match[0].old_sr_match_fall3_r_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_520_out),
        .Q(\gen_sr_match_div4.gen_sr_match[0].old_sr_match_fall3_r_reg_n_0_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'hE00E)) 
    \gen_sr_match_div4.gen_sr_match[0].old_sr_match_rise0_r[0]_i_1 
       (.I0(\gen_pat_match_div4.pat1_data_match_r_reg_n_0 ),
        .I1(\gen_pat_match_div4.pat0_data_match_r_reg_n_0 ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_rise0_r_reg[0]_2 ),
        .I3(\gen_old_sr_div4.gen_old_sr[0].old_sr_rise0_r_reg[0]_138 ),
        .O(p_526_out));
  FDRE \gen_sr_match_div4.gen_sr_match[0].old_sr_match_rise0_r_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_526_out),
        .Q(\gen_sr_match_div4.gen_sr_match[0].old_sr_match_rise0_r_reg_n_0_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'hE00E)) 
    \gen_sr_match_div4.gen_sr_match[0].old_sr_match_rise1_r[0]_i_1 
       (.I0(\gen_pat_match_div4.pat1_data_match_r_reg_n_0 ),
        .I1(\gen_pat_match_div4.pat0_data_match_r_reg_n_0 ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_rise1_r_reg[0]_34 ),
        .I3(\gen_old_sr_div4.gen_old_sr[0].old_sr_rise1_r_reg[0]_154 ),
        .O(p_524_out));
  FDRE \gen_sr_match_div4.gen_sr_match[0].old_sr_match_rise1_r_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_524_out),
        .Q(\gen_sr_match_div4.gen_sr_match[0].old_sr_match_rise1_r_reg_n_0_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'hE00E)) 
    \gen_sr_match_div4.gen_sr_match[0].old_sr_match_rise2_r[0]_i_1 
       (.I0(\gen_pat_match_div4.pat1_data_match_r_reg_n_0 ),
        .I1(\gen_pat_match_div4.pat0_data_match_r_reg_n_0 ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_rise2_r_reg[0]_18 ),
        .I3(\gen_old_sr_div4.gen_old_sr[0].old_sr_rise2_r_reg[0]_162 ),
        .O(p_518_out));
  FDRE \gen_sr_match_div4.gen_sr_match[0].old_sr_match_rise2_r_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_518_out),
        .Q(\gen_sr_match_div4.gen_sr_match[0].old_sr_match_rise2_r_reg_n_0_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'hE00E)) 
    \gen_sr_match_div4.gen_sr_match[0].old_sr_match_rise3_r[0]_i_1 
       (.I0(\gen_pat_match_div4.pat1_data_match_r_reg_n_0 ),
        .I1(\gen_pat_match_div4.pat0_data_match_r_reg_n_0 ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_rise3_r_reg[0]_58 ),
        .I3(\gen_old_sr_div4.gen_old_sr[0].old_sr_rise3_r_reg[0]_186 ),
        .O(p_516_out));
  FDRE \gen_sr_match_div4.gen_sr_match[0].old_sr_match_rise3_r_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_516_out),
        .Q(\gen_sr_match_div4.gen_sr_match[0].old_sr_match_rise3_r_reg_n_0_[0] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1 
       (.I0(sr_valid_r2),
        .O(\gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0 ));
  FDRE \gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_sr_match_div4.gen_sr_match[0].prev_sr_match_cyc2_r_reg[0]_inv_n_0 ),
        .Q(\gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r_reg_n_0_[0] ),
        .R(\gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \gen_sr_match_div4.gen_sr_match[0].prev_sr_match_cyc2_r[0]_inv_i_1 
       (.I0(\gen_sr_match_div4.gen_sr_match[0].prev_sr_match_fall3_r_reg_n_0_[0] ),
        .I1(\gen_sr_match_div4.gen_sr_match[0].prev_sr_match_rise3_r_reg_n_0_[0] ),
        .I2(\gen_sr_match_div4.gen_sr_match[0].prev_sr_match_rise2_r_reg_n_0_[0] ),
        .I3(\gen_sr_match_div4.gen_sr_match[0].prev_sr_match_fall1_r_reg_n_0_[0] ),
        .I4(\gen_sr_match_div4.gen_sr_match[0].prev_sr_match_cyc2_r[0]_inv_i_2_n_0 ),
        .O(p_514_out__0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gen_sr_match_div4.gen_sr_match[0].prev_sr_match_cyc2_r[0]_inv_i_2 
       (.I0(\gen_sr_match_div4.gen_sr_match[0].prev_sr_match_rise1_r_reg_n_0_[0] ),
        .I1(\gen_sr_match_div4.gen_sr_match[0].prev_sr_match_fall0_r_reg_n_0_[0] ),
        .I2(\gen_sr_match_div4.gen_sr_match[0].prev_sr_match_fall2_r_reg_n_0_[0] ),
        .I3(\gen_sr_match_div4.gen_sr_match[0].prev_sr_match_rise0_r_reg_n_0_[0] ),
        .O(\gen_sr_match_div4.gen_sr_match[0].prev_sr_match_cyc2_r[0]_inv_i_2_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \gen_sr_match_div4.gen_sr_match[0].prev_sr_match_cyc2_r_reg[0]_inv 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_514_out__0),
        .Q(\gen_sr_match_div4.gen_sr_match[0].prev_sr_match_cyc2_r_reg[0]_inv_n_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'hE00E)) 
    \gen_sr_match_div4.gen_sr_match[0].prev_sr_match_fall0_r[0]_i_1 
       (.I0(\gen_pat_match_div4.pat1_data_match_r_reg_n_0 ),
        .I1(\gen_pat_match_div4.pat0_data_match_r_reg_n_0 ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_fall0_r_reg[0]_42 ),
        .I3(\gen_old_sr_div4.gen_old_sr[0].prev_sr_fall0_r_reg[0]_98 ),
        .O(p_505_out));
  FDRE \gen_sr_match_div4.gen_sr_match[0].prev_sr_match_fall0_r_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_505_out),
        .Q(\gen_sr_match_div4.gen_sr_match[0].prev_sr_match_fall0_r_reg_n_0_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'hE00E)) 
    \gen_sr_match_div4.gen_sr_match[0].prev_sr_match_fall1_r[0]_i_1 
       (.I0(\gen_pat_match_div4.pat1_data_match_r_reg_n_0 ),
        .I1(\gen_pat_match_div4.pat0_data_match_r_reg_n_0 ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_fall1_r_reg[0]_26 ),
        .I3(\gen_old_sr_div4.gen_old_sr[0].prev_sr_fall1_r_reg[0]_66 ),
        .O(p_503_out));
  FDRE \gen_sr_match_div4.gen_sr_match[0].prev_sr_match_fall1_r_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_503_out),
        .Q(\gen_sr_match_div4.gen_sr_match[0].prev_sr_match_fall1_r_reg_n_0_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'hE00E)) 
    \gen_sr_match_div4.gen_sr_match[0].prev_sr_match_fall2_r[0]_i_1 
       (.I0(\gen_pat_match_div4.pat1_data_match_r_reg_n_0 ),
        .I1(\gen_pat_match_div4.pat0_data_match_r_reg_n_0 ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_fall2_r_reg[0]_50 ),
        .I3(\gen_old_sr_div4.gen_old_sr[0].prev_sr_fall2_r_reg[0]_122 ),
        .O(p_497_out));
  FDRE \gen_sr_match_div4.gen_sr_match[0].prev_sr_match_fall2_r_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_497_out),
        .Q(\gen_sr_match_div4.gen_sr_match[0].prev_sr_match_fall2_r_reg_n_0_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'hE00E)) 
    \gen_sr_match_div4.gen_sr_match[0].prev_sr_match_fall3_r[0]_i_1 
       (.I0(\gen_pat_match_div4.pat1_data_match_r_reg_n_0 ),
        .I1(\gen_pat_match_div4.pat0_data_match_r_reg_n_0 ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_fall3_r_reg[0]_10 ),
        .I3(\gen_old_sr_div4.gen_old_sr[0].prev_sr_fall3_r_reg[0]_82 ),
        .O(p_495_out));
  FDRE \gen_sr_match_div4.gen_sr_match[0].prev_sr_match_fall3_r_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_495_out),
        .Q(\gen_sr_match_div4.gen_sr_match[0].prev_sr_match_fall3_r_reg_n_0_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'hE00E)) 
    \gen_sr_match_div4.gen_sr_match[0].prev_sr_match_rise0_r[0]_i_1 
       (.I0(\gen_pat_match_div4.pat1_data_match_r_reg_n_0 ),
        .I1(\gen_pat_match_div4.pat0_data_match_r_reg_n_0 ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_rise0_r_reg[0]_2 ),
        .I3(\gen_old_sr_div4.gen_old_sr[0].prev_sr_rise0_r_reg[0]_114 ),
        .O(p_501_out));
  FDRE \gen_sr_match_div4.gen_sr_match[0].prev_sr_match_rise0_r_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_501_out),
        .Q(\gen_sr_match_div4.gen_sr_match[0].prev_sr_match_rise0_r_reg_n_0_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'hE00E)) 
    \gen_sr_match_div4.gen_sr_match[0].prev_sr_match_rise1_r[0]_i_1 
       (.I0(\gen_pat_match_div4.pat1_data_match_r_reg_n_0 ),
        .I1(\gen_pat_match_div4.pat0_data_match_r_reg_n_0 ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_rise1_r_reg[0]_34 ),
        .I3(\gen_old_sr_div4.gen_old_sr[0].prev_sr_rise1_r_reg[0]_106 ),
        .O(p_499_out));
  FDRE \gen_sr_match_div4.gen_sr_match[0].prev_sr_match_rise1_r_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_499_out),
        .Q(\gen_sr_match_div4.gen_sr_match[0].prev_sr_match_rise1_r_reg_n_0_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'hE00E)) 
    \gen_sr_match_div4.gen_sr_match[0].prev_sr_match_rise2_r[0]_i_1 
       (.I0(\gen_pat_match_div4.pat1_data_match_r_reg_n_0 ),
        .I1(\gen_pat_match_div4.pat0_data_match_r_reg_n_0 ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_rise2_r_reg[0]_18 ),
        .I3(\gen_old_sr_div4.gen_old_sr[0].prev_sr_rise2_r_reg[0]_74 ),
        .O(p_493_out));
  FDRE \gen_sr_match_div4.gen_sr_match[0].prev_sr_match_rise2_r_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_493_out),
        .Q(\gen_sr_match_div4.gen_sr_match[0].prev_sr_match_rise2_r_reg_n_0_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'hE00E)) 
    \gen_sr_match_div4.gen_sr_match[0].prev_sr_match_rise3_r[0]_i_1 
       (.I0(\gen_pat_match_div4.pat1_data_match_r_reg_n_0 ),
        .I1(\gen_pat_match_div4.pat0_data_match_r_reg_n_0 ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[0].sr_rise3_r_reg[0]_58 ),
        .I3(\gen_old_sr_div4.gen_old_sr[0].prev_sr_rise3_r_reg[0]_90 ),
        .O(p_491_out));
  FDRE \gen_sr_match_div4.gen_sr_match[0].prev_sr_match_rise3_r_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_491_out),
        .Q(\gen_sr_match_div4.gen_sr_match[0].prev_sr_match_rise3_r_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \gen_sr_match_div4.gen_sr_match[1].old_sr_diff_r_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_sr_match_div4.gen_sr_match[1].old_sr_match_cyc2_r_reg[1]_inv_n_0 ),
        .Q(p_1_in17_in),
        .R(\gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \gen_sr_match_div4.gen_sr_match[1].old_sr_match_cyc2_r[1]_inv_i_1 
       (.I0(p_2_in432_in),
        .I1(p_4_in434_in),
        .I2(p_0_in431_in),
        .I3(p_3_in433_in),
        .I4(\gen_sr_match_div4.gen_sr_match[1].old_sr_match_cyc2_r[1]_inv_i_2_n_0 ),
        .O(p_439_out__0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gen_sr_match_div4.gen_sr_match[1].old_sr_match_cyc2_r[1]_inv_i_2 
       (.I0(p_7_in437_in),
        .I1(p_5_in435_in),
        .I2(p_6_in436_in),
        .I3(p_1_in438_in),
        .O(\gen_sr_match_div4.gen_sr_match[1].old_sr_match_cyc2_r[1]_inv_i_2_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \gen_sr_match_div4.gen_sr_match[1].old_sr_match_cyc2_r_reg[1]_inv 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_439_out__0),
        .Q(\gen_sr_match_div4.gen_sr_match[1].old_sr_match_cyc2_r_reg[1]_inv_n_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'hE00E)) 
    \gen_sr_match_div4.gen_sr_match[1].old_sr_match_fall0_r[1]_i_1 
       (.I0(\gen_pat_match_div4.pat1_data_match_r_reg_n_0 ),
        .I1(\gen_pat_match_div4.pat0_data_match_r_reg_n_0 ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_fall0_r_reg[1]_43 ),
        .I3(\gen_old_sr_div4.gen_old_sr[1].old_sr_fall0_r_reg[1]_147 ),
        .O(p_480_out));
  FDRE \gen_sr_match_div4.gen_sr_match[1].old_sr_match_fall0_r_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_480_out),
        .Q(p_0_in431_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'hE00E)) 
    \gen_sr_match_div4.gen_sr_match[1].old_sr_match_fall1_r[1]_i_1 
       (.I0(\gen_pat_match_div4.pat1_data_match_r_reg_n_0 ),
        .I1(\gen_pat_match_div4.pat0_data_match_r_reg_n_0 ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_fall1_r_reg[1]_27 ),
        .I3(\gen_old_sr_div4.gen_old_sr[1].old_sr_fall1_r_reg[1]_131 ),
        .O(p_478_out));
  FDRE \gen_sr_match_div4.gen_sr_match[1].old_sr_match_fall1_r_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_478_out),
        .Q(p_3_in433_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'hE00E)) 
    \gen_sr_match_div4.gen_sr_match[1].old_sr_match_fall2_r[1]_i_1 
       (.I0(\gen_pat_match_div4.pat1_data_match_r_reg_n_0 ),
        .I1(\gen_pat_match_div4.pat0_data_match_r_reg_n_0 ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_fall2_r_reg[1]_51 ),
        .I3(\gen_old_sr_div4.gen_old_sr[1].old_sr_fall2_r_reg[1]_171 ),
        .O(p_472_out));
  FDRE \gen_sr_match_div4.gen_sr_match[1].old_sr_match_fall2_r_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_472_out),
        .Q(p_5_in435_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'hE00E)) 
    \gen_sr_match_div4.gen_sr_match[1].old_sr_match_fall3_r[1]_i_1 
       (.I0(\gen_pat_match_div4.pat1_data_match_r_reg_n_0 ),
        .I1(\gen_pat_match_div4.pat0_data_match_r_reg_n_0 ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_fall3_r_reg[1]_11 ),
        .I3(\gen_old_sr_div4.gen_old_sr[1].old_sr_fall3_r_reg[1]_179 ),
        .O(p_470_out));
  FDRE \gen_sr_match_div4.gen_sr_match[1].old_sr_match_fall3_r_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_470_out),
        .Q(p_7_in437_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'hE00E)) 
    \gen_sr_match_div4.gen_sr_match[1].old_sr_match_rise0_r[1]_i_1 
       (.I0(\gen_pat_match_div4.pat1_data_match_r_reg_n_0 ),
        .I1(\gen_pat_match_div4.pat0_data_match_r_reg_n_0 ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_rise0_r_reg[1]_3 ),
        .I3(\gen_old_sr_div4.gen_old_sr[1].old_sr_rise0_r_reg[1]_139 ),
        .O(p_476_out));
  FDRE \gen_sr_match_div4.gen_sr_match[1].old_sr_match_rise0_r_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_476_out),
        .Q(p_1_in438_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'hE00E)) 
    \gen_sr_match_div4.gen_sr_match[1].old_sr_match_rise1_r[1]_i_1 
       (.I0(\gen_pat_match_div4.pat1_data_match_r_reg_n_0 ),
        .I1(\gen_pat_match_div4.pat0_data_match_r_reg_n_0 ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_rise1_r_reg[1]_35 ),
        .I3(\gen_old_sr_div4.gen_old_sr[1].old_sr_rise1_r_reg[1]_155 ),
        .O(p_474_out));
  FDRE \gen_sr_match_div4.gen_sr_match[1].old_sr_match_rise1_r_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_474_out),
        .Q(p_2_in432_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'hE00E)) 
    \gen_sr_match_div4.gen_sr_match[1].old_sr_match_rise2_r[1]_i_1 
       (.I0(\gen_pat_match_div4.pat1_data_match_r_reg_n_0 ),
        .I1(\gen_pat_match_div4.pat0_data_match_r_reg_n_0 ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_rise2_r_reg[1]_19 ),
        .I3(\gen_old_sr_div4.gen_old_sr[1].old_sr_rise2_r_reg[1]_163 ),
        .O(p_468_out));
  FDRE \gen_sr_match_div4.gen_sr_match[1].old_sr_match_rise2_r_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_468_out),
        .Q(p_4_in434_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'hE00E)) 
    \gen_sr_match_div4.gen_sr_match[1].old_sr_match_rise3_r[1]_i_1 
       (.I0(\gen_pat_match_div4.pat1_data_match_r_reg_n_0 ),
        .I1(\gen_pat_match_div4.pat0_data_match_r_reg_n_0 ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_rise3_r_reg[1]_59 ),
        .I3(\gen_old_sr_div4.gen_old_sr[1].old_sr_rise3_r_reg[1]_187 ),
        .O(p_466_out));
  FDRE \gen_sr_match_div4.gen_sr_match[1].old_sr_match_rise3_r_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_466_out),
        .Q(p_6_in436_in),
        .R(1'b0));
  FDRE \gen_sr_match_div4.gen_sr_match[1].prev_sr_diff_r_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_sr_match_div4.gen_sr_match[1].prev_sr_match_cyc2_r_reg[1]_inv_n_0 ),
        .Q(p_0_in102_in),
        .R(\gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \gen_sr_match_div4.gen_sr_match[1].prev_sr_match_cyc2_r[1]_inv_i_1 
       (.I0(p_2_in457_in),
        .I1(p_4_in459_in),
        .I2(p_0_in456_in),
        .I3(p_3_in458_in),
        .I4(\gen_sr_match_div4.gen_sr_match[1].prev_sr_match_cyc2_r[1]_inv_i_2_n_0 ),
        .O(p_464_out__0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gen_sr_match_div4.gen_sr_match[1].prev_sr_match_cyc2_r[1]_inv_i_2 
       (.I0(p_7_in462_in),
        .I1(p_6_in461_in),
        .I2(p_5_in460_in),
        .I3(p_1_in463_in),
        .O(\gen_sr_match_div4.gen_sr_match[1].prev_sr_match_cyc2_r[1]_inv_i_2_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \gen_sr_match_div4.gen_sr_match[1].prev_sr_match_cyc2_r_reg[1]_inv 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_464_out__0),
        .Q(\gen_sr_match_div4.gen_sr_match[1].prev_sr_match_cyc2_r_reg[1]_inv_n_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'hE00E)) 
    \gen_sr_match_div4.gen_sr_match[1].prev_sr_match_fall0_r[1]_i_1 
       (.I0(\gen_pat_match_div4.pat1_data_match_r_reg_n_0 ),
        .I1(\gen_pat_match_div4.pat0_data_match_r_reg_n_0 ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_fall0_r_reg[1]_43 ),
        .I3(\gen_old_sr_div4.gen_old_sr[1].prev_sr_fall0_r_reg[1]_99 ),
        .O(p_455_out));
  FDRE \gen_sr_match_div4.gen_sr_match[1].prev_sr_match_fall0_r_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_455_out),
        .Q(p_0_in456_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'hE00E)) 
    \gen_sr_match_div4.gen_sr_match[1].prev_sr_match_fall1_r[1]_i_1 
       (.I0(\gen_pat_match_div4.pat1_data_match_r_reg_n_0 ),
        .I1(\gen_pat_match_div4.pat0_data_match_r_reg_n_0 ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_fall1_r_reg[1]_27 ),
        .I3(\gen_old_sr_div4.gen_old_sr[1].prev_sr_fall1_r_reg[1]_67 ),
        .O(p_453_out));
  FDRE \gen_sr_match_div4.gen_sr_match[1].prev_sr_match_fall1_r_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_453_out),
        .Q(p_3_in458_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'hE00E)) 
    \gen_sr_match_div4.gen_sr_match[1].prev_sr_match_fall2_r[1]_i_1 
       (.I0(\gen_pat_match_div4.pat1_data_match_r_reg_n_0 ),
        .I1(\gen_pat_match_div4.pat0_data_match_r_reg_n_0 ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_fall2_r_reg[1]_51 ),
        .I3(\gen_old_sr_div4.gen_old_sr[1].prev_sr_fall2_r_reg[1]_123 ),
        .O(p_447_out));
  FDRE \gen_sr_match_div4.gen_sr_match[1].prev_sr_match_fall2_r_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_447_out),
        .Q(p_5_in460_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'hE00E)) 
    \gen_sr_match_div4.gen_sr_match[1].prev_sr_match_fall3_r[1]_i_1 
       (.I0(\gen_pat_match_div4.pat1_data_match_r_reg_n_0 ),
        .I1(\gen_pat_match_div4.pat0_data_match_r_reg_n_0 ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_fall3_r_reg[1]_11 ),
        .I3(\gen_old_sr_div4.gen_old_sr[1].prev_sr_fall3_r_reg[1]_83 ),
        .O(p_445_out));
  FDRE \gen_sr_match_div4.gen_sr_match[1].prev_sr_match_fall3_r_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_445_out),
        .Q(p_7_in462_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'hE00E)) 
    \gen_sr_match_div4.gen_sr_match[1].prev_sr_match_rise0_r[1]_i_1 
       (.I0(\gen_pat_match_div4.pat1_data_match_r_reg_n_0 ),
        .I1(\gen_pat_match_div4.pat0_data_match_r_reg_n_0 ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_rise0_r_reg[1]_3 ),
        .I3(\gen_old_sr_div4.gen_old_sr[1].prev_sr_rise0_r_reg[1]_115 ),
        .O(p_451_out));
  FDRE \gen_sr_match_div4.gen_sr_match[1].prev_sr_match_rise0_r_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_451_out),
        .Q(p_1_in463_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'hE00E)) 
    \gen_sr_match_div4.gen_sr_match[1].prev_sr_match_rise1_r[1]_i_1 
       (.I0(\gen_pat_match_div4.pat1_data_match_r_reg_n_0 ),
        .I1(\gen_pat_match_div4.pat0_data_match_r_reg_n_0 ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_rise1_r_reg[1]_35 ),
        .I3(\gen_old_sr_div4.gen_old_sr[1].prev_sr_rise1_r_reg[1]_107 ),
        .O(p_449_out));
  FDRE \gen_sr_match_div4.gen_sr_match[1].prev_sr_match_rise1_r_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_449_out),
        .Q(p_2_in457_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'hE00E)) 
    \gen_sr_match_div4.gen_sr_match[1].prev_sr_match_rise2_r[1]_i_1 
       (.I0(\gen_pat_match_div4.pat1_data_match_r_reg_n_0 ),
        .I1(\gen_pat_match_div4.pat0_data_match_r_reg_n_0 ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_rise2_r_reg[1]_19 ),
        .I3(\gen_old_sr_div4.gen_old_sr[1].prev_sr_rise2_r_reg[1]_75 ),
        .O(p_443_out));
  FDRE \gen_sr_match_div4.gen_sr_match[1].prev_sr_match_rise2_r_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_443_out),
        .Q(p_4_in459_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'hE00E)) 
    \gen_sr_match_div4.gen_sr_match[1].prev_sr_match_rise3_r[1]_i_1 
       (.I0(\gen_pat_match_div4.pat1_data_match_r_reg_n_0 ),
        .I1(\gen_pat_match_div4.pat0_data_match_r_reg_n_0 ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[1].sr_rise3_r_reg[1]_59 ),
        .I3(\gen_old_sr_div4.gen_old_sr[1].prev_sr_rise3_r_reg[1]_91 ),
        .O(p_441_out));
  FDRE \gen_sr_match_div4.gen_sr_match[1].prev_sr_match_rise3_r_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_441_out),
        .Q(p_6_in461_in),
        .R(1'b0));
  FDRE \gen_sr_match_div4.gen_sr_match[2].old_sr_diff_r_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_sr_match_div4.gen_sr_match[2].old_sr_match_cyc2_r_reg[2]_inv_n_0 ),
        .Q(p_1_in14_in),
        .R(\gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \gen_sr_match_div4.gen_sr_match[2].old_sr_match_cyc2_r[2]_inv_i_1 
       (.I0(p_3_in383_in),
        .I1(p_4_in384_in),
        .I2(p_2_in382_in),
        .I3(p_0_in381_in),
        .I4(\gen_sr_match_div4.gen_sr_match[2].old_sr_match_cyc2_r[2]_inv_i_2_n_0 ),
        .O(p_389_out__0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gen_sr_match_div4.gen_sr_match[2].old_sr_match_cyc2_r[2]_inv_i_2 
       (.I0(p_7_in387_in),
        .I1(p_5_in385_in),
        .I2(p_6_in386_in),
        .I3(p_1_in388_in),
        .O(\gen_sr_match_div4.gen_sr_match[2].old_sr_match_cyc2_r[2]_inv_i_2_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \gen_sr_match_div4.gen_sr_match[2].old_sr_match_cyc2_r_reg[2]_inv 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_389_out__0),
        .Q(\gen_sr_match_div4.gen_sr_match[2].old_sr_match_cyc2_r_reg[2]_inv_n_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'hE00E)) 
    \gen_sr_match_div4.gen_sr_match[2].old_sr_match_fall0_r[2]_i_1 
       (.I0(\gen_pat_match_div4.pat1_data_match_r_reg_n_0 ),
        .I1(\gen_pat_match_div4.pat0_data_match_r_reg_n_0 ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_fall0_r_reg[2]_44 ),
        .I3(\gen_old_sr_div4.gen_old_sr[2].old_sr_fall0_r_reg[2]_148 ),
        .O(p_430_out));
  FDRE \gen_sr_match_div4.gen_sr_match[2].old_sr_match_fall0_r_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_430_out),
        .Q(p_0_in381_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'hE00E)) 
    \gen_sr_match_div4.gen_sr_match[2].old_sr_match_fall1_r[2]_i_1 
       (.I0(\gen_pat_match_div4.pat1_data_match_r_reg_n_0 ),
        .I1(\gen_pat_match_div4.pat0_data_match_r_reg_n_0 ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_fall1_r_reg[2]_28 ),
        .I3(\gen_old_sr_div4.gen_old_sr[2].old_sr_fall1_r_reg[2]_132 ),
        .O(p_428_out));
  FDRE \gen_sr_match_div4.gen_sr_match[2].old_sr_match_fall1_r_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_428_out),
        .Q(p_3_in383_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'hE00E)) 
    \gen_sr_match_div4.gen_sr_match[2].old_sr_match_fall2_r[2]_i_1 
       (.I0(\gen_pat_match_div4.pat1_data_match_r_reg_n_0 ),
        .I1(\gen_pat_match_div4.pat0_data_match_r_reg_n_0 ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_fall2_r_reg[2]_52 ),
        .I3(\gen_old_sr_div4.gen_old_sr[2].old_sr_fall2_r_reg[2]_172 ),
        .O(p_422_out));
  FDRE \gen_sr_match_div4.gen_sr_match[2].old_sr_match_fall2_r_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_422_out),
        .Q(p_5_in385_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'hE00E)) 
    \gen_sr_match_div4.gen_sr_match[2].old_sr_match_fall3_r[2]_i_1 
       (.I0(\gen_pat_match_div4.pat1_data_match_r_reg_n_0 ),
        .I1(\gen_pat_match_div4.pat0_data_match_r_reg_n_0 ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_fall3_r_reg[2]_12 ),
        .I3(\gen_old_sr_div4.gen_old_sr[2].old_sr_fall3_r_reg[2]_180 ),
        .O(p_420_out));
  FDRE \gen_sr_match_div4.gen_sr_match[2].old_sr_match_fall3_r_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_420_out),
        .Q(p_7_in387_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'hE00E)) 
    \gen_sr_match_div4.gen_sr_match[2].old_sr_match_rise0_r[2]_i_1 
       (.I0(\gen_pat_match_div4.pat1_data_match_r_reg_n_0 ),
        .I1(\gen_pat_match_div4.pat0_data_match_r_reg_n_0 ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_rise0_r_reg[2]_4 ),
        .I3(\gen_old_sr_div4.gen_old_sr[2].old_sr_rise0_r_reg[2]_140 ),
        .O(p_426_out));
  FDRE \gen_sr_match_div4.gen_sr_match[2].old_sr_match_rise0_r_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_426_out),
        .Q(p_1_in388_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'hE00E)) 
    \gen_sr_match_div4.gen_sr_match[2].old_sr_match_rise1_r[2]_i_1 
       (.I0(\gen_pat_match_div4.pat1_data_match_r_reg_n_0 ),
        .I1(\gen_pat_match_div4.pat0_data_match_r_reg_n_0 ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_rise1_r_reg[2]_36 ),
        .I3(\gen_old_sr_div4.gen_old_sr[2].old_sr_rise1_r_reg[2]_156 ),
        .O(p_424_out));
  FDRE \gen_sr_match_div4.gen_sr_match[2].old_sr_match_rise1_r_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_424_out),
        .Q(p_2_in382_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'hE00E)) 
    \gen_sr_match_div4.gen_sr_match[2].old_sr_match_rise2_r[2]_i_1 
       (.I0(\gen_pat_match_div4.pat1_data_match_r_reg_n_0 ),
        .I1(\gen_pat_match_div4.pat0_data_match_r_reg_n_0 ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_rise2_r_reg[2]_20 ),
        .I3(\gen_old_sr_div4.gen_old_sr[2].old_sr_rise2_r_reg[2]_164 ),
        .O(p_418_out));
  FDRE \gen_sr_match_div4.gen_sr_match[2].old_sr_match_rise2_r_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_418_out),
        .Q(p_4_in384_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'hE00E)) 
    \gen_sr_match_div4.gen_sr_match[2].old_sr_match_rise3_r[2]_i_1 
       (.I0(\gen_pat_match_div4.pat1_data_match_r_reg_n_0 ),
        .I1(\gen_pat_match_div4.pat0_data_match_r_reg_n_0 ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_rise3_r_reg[2]_60 ),
        .I3(\gen_old_sr_div4.gen_old_sr[2].old_sr_rise3_r_reg[2]_188 ),
        .O(p_416_out));
  FDRE \gen_sr_match_div4.gen_sr_match[2].old_sr_match_rise3_r_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_416_out),
        .Q(p_6_in386_in),
        .R(1'b0));
  FDRE \gen_sr_match_div4.gen_sr_match[2].prev_sr_diff_r_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_sr_match_div4.gen_sr_match[2].prev_sr_match_cyc2_r_reg[2]_inv_n_0 ),
        .Q(p_0_in99_in),
        .R(\gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \gen_sr_match_div4.gen_sr_match[2].prev_sr_match_cyc2_r[2]_inv_i_1 
       (.I0(p_2_in407_in),
        .I1(p_4_in409_in),
        .I2(p_0_in406_in),
        .I3(p_3_in408_in),
        .I4(\gen_sr_match_div4.gen_sr_match[2].prev_sr_match_cyc2_r[2]_inv_i_2_n_0 ),
        .O(p_414_out__0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gen_sr_match_div4.gen_sr_match[2].prev_sr_match_cyc2_r[2]_inv_i_2 
       (.I0(p_7_in412_in),
        .I1(p_5_in410_in),
        .I2(p_6_in411_in),
        .I3(p_1_in413_in),
        .O(\gen_sr_match_div4.gen_sr_match[2].prev_sr_match_cyc2_r[2]_inv_i_2_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \gen_sr_match_div4.gen_sr_match[2].prev_sr_match_cyc2_r_reg[2]_inv 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_414_out__0),
        .Q(\gen_sr_match_div4.gen_sr_match[2].prev_sr_match_cyc2_r_reg[2]_inv_n_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'hE00E)) 
    \gen_sr_match_div4.gen_sr_match[2].prev_sr_match_fall0_r[2]_i_1 
       (.I0(\gen_pat_match_div4.pat1_data_match_r_reg_n_0 ),
        .I1(\gen_pat_match_div4.pat0_data_match_r_reg_n_0 ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_fall0_r_reg[2]_44 ),
        .I3(\gen_old_sr_div4.gen_old_sr[2].prev_sr_fall0_r_reg[2]_100 ),
        .O(p_405_out));
  FDRE \gen_sr_match_div4.gen_sr_match[2].prev_sr_match_fall0_r_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_405_out),
        .Q(p_0_in406_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'hE00E)) 
    \gen_sr_match_div4.gen_sr_match[2].prev_sr_match_fall1_r[2]_i_1 
       (.I0(\gen_pat_match_div4.pat1_data_match_r_reg_n_0 ),
        .I1(\gen_pat_match_div4.pat0_data_match_r_reg_n_0 ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_fall1_r_reg[2]_28 ),
        .I3(\gen_old_sr_div4.gen_old_sr[2].prev_sr_fall1_r_reg[2]_68 ),
        .O(p_403_out));
  FDRE \gen_sr_match_div4.gen_sr_match[2].prev_sr_match_fall1_r_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_403_out),
        .Q(p_3_in408_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'hE00E)) 
    \gen_sr_match_div4.gen_sr_match[2].prev_sr_match_fall2_r[2]_i_1 
       (.I0(\gen_pat_match_div4.pat1_data_match_r_reg_n_0 ),
        .I1(\gen_pat_match_div4.pat0_data_match_r_reg_n_0 ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_fall2_r_reg[2]_52 ),
        .I3(\gen_old_sr_div4.gen_old_sr[2].prev_sr_fall2_r_reg[2]_124 ),
        .O(p_397_out));
  FDRE \gen_sr_match_div4.gen_sr_match[2].prev_sr_match_fall2_r_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_397_out),
        .Q(p_5_in410_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'hE00E)) 
    \gen_sr_match_div4.gen_sr_match[2].prev_sr_match_fall3_r[2]_i_1 
       (.I0(\gen_pat_match_div4.pat1_data_match_r_reg_n_0 ),
        .I1(\gen_pat_match_div4.pat0_data_match_r_reg_n_0 ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_fall3_r_reg[2]_12 ),
        .I3(\gen_old_sr_div4.gen_old_sr[2].prev_sr_fall3_r_reg[2]_84 ),
        .O(p_395_out));
  FDRE \gen_sr_match_div4.gen_sr_match[2].prev_sr_match_fall3_r_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_395_out),
        .Q(p_7_in412_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'hE00E)) 
    \gen_sr_match_div4.gen_sr_match[2].prev_sr_match_rise0_r[2]_i_1 
       (.I0(\gen_pat_match_div4.pat1_data_match_r_reg_n_0 ),
        .I1(\gen_pat_match_div4.pat0_data_match_r_reg_n_0 ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_rise0_r_reg[2]_4 ),
        .I3(\gen_old_sr_div4.gen_old_sr[2].prev_sr_rise0_r_reg[2]_116 ),
        .O(p_401_out));
  FDRE \gen_sr_match_div4.gen_sr_match[2].prev_sr_match_rise0_r_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_401_out),
        .Q(p_1_in413_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'hE00E)) 
    \gen_sr_match_div4.gen_sr_match[2].prev_sr_match_rise1_r[2]_i_1 
       (.I0(\gen_pat_match_div4.pat1_data_match_r_reg_n_0 ),
        .I1(\gen_pat_match_div4.pat0_data_match_r_reg_n_0 ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_rise1_r_reg[2]_36 ),
        .I3(\gen_old_sr_div4.gen_old_sr[2].prev_sr_rise1_r_reg[2]_108 ),
        .O(p_399_out));
  FDRE \gen_sr_match_div4.gen_sr_match[2].prev_sr_match_rise1_r_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_399_out),
        .Q(p_2_in407_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'hE00E)) 
    \gen_sr_match_div4.gen_sr_match[2].prev_sr_match_rise2_r[2]_i_1 
       (.I0(\gen_pat_match_div4.pat1_data_match_r_reg_n_0 ),
        .I1(\gen_pat_match_div4.pat0_data_match_r_reg_n_0 ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_rise2_r_reg[2]_20 ),
        .I3(\gen_old_sr_div4.gen_old_sr[2].prev_sr_rise2_r_reg[2]_76 ),
        .O(p_393_out));
  FDRE \gen_sr_match_div4.gen_sr_match[2].prev_sr_match_rise2_r_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_393_out),
        .Q(p_4_in409_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'hE00E)) 
    \gen_sr_match_div4.gen_sr_match[2].prev_sr_match_rise3_r[2]_i_1 
       (.I0(\gen_pat_match_div4.pat1_data_match_r_reg_n_0 ),
        .I1(\gen_pat_match_div4.pat0_data_match_r_reg_n_0 ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[2].sr_rise3_r_reg[2]_60 ),
        .I3(\gen_old_sr_div4.gen_old_sr[2].prev_sr_rise3_r_reg[2]_92 ),
        .O(p_391_out));
  FDRE \gen_sr_match_div4.gen_sr_match[2].prev_sr_match_rise3_r_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_391_out),
        .Q(p_6_in411_in),
        .R(1'b0));
  FDRE \gen_sr_match_div4.gen_sr_match[3].old_sr_diff_r_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_sr_match_div4.gen_sr_match[3].old_sr_match_cyc2_r_reg[3]_inv_n_0 ),
        .Q(p_1_in11_in),
        .R(\gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \gen_sr_match_div4.gen_sr_match[3].old_sr_match_cyc2_r[3]_inv_i_1 
       (.I0(p_3_in333_in),
        .I1(p_4_in334_in),
        .I2(p_2_in332_in),
        .I3(p_0_in331_in),
        .I4(\gen_sr_match_div4.gen_sr_match[3].old_sr_match_cyc2_r[3]_inv_i_2_n_0 ),
        .O(p_339_out__0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gen_sr_match_div4.gen_sr_match[3].old_sr_match_cyc2_r[3]_inv_i_2 
       (.I0(p_6_in336_in),
        .I1(p_5_in335_in),
        .I2(p_7_in337_in),
        .I3(p_1_in338_in),
        .O(\gen_sr_match_div4.gen_sr_match[3].old_sr_match_cyc2_r[3]_inv_i_2_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \gen_sr_match_div4.gen_sr_match[3].old_sr_match_cyc2_r_reg[3]_inv 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_339_out__0),
        .Q(\gen_sr_match_div4.gen_sr_match[3].old_sr_match_cyc2_r_reg[3]_inv_n_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'hE00E)) 
    \gen_sr_match_div4.gen_sr_match[3].old_sr_match_fall0_r[3]_i_1 
       (.I0(\gen_pat_match_div4.pat1_data_match_r_reg_n_0 ),
        .I1(\gen_pat_match_div4.pat0_data_match_r_reg_n_0 ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_fall0_r_reg[3]_45 ),
        .I3(\gen_old_sr_div4.gen_old_sr[3].old_sr_fall0_r_reg[3]_149 ),
        .O(p_380_out));
  FDRE \gen_sr_match_div4.gen_sr_match[3].old_sr_match_fall0_r_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_380_out),
        .Q(p_0_in331_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'hE00E)) 
    \gen_sr_match_div4.gen_sr_match[3].old_sr_match_fall1_r[3]_i_1 
       (.I0(\gen_pat_match_div4.pat1_data_match_r_reg_n_0 ),
        .I1(\gen_pat_match_div4.pat0_data_match_r_reg_n_0 ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_fall1_r_reg[3]_29 ),
        .I3(\gen_old_sr_div4.gen_old_sr[3].old_sr_fall1_r_reg[3]_133 ),
        .O(p_378_out));
  FDRE \gen_sr_match_div4.gen_sr_match[3].old_sr_match_fall1_r_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_378_out),
        .Q(p_3_in333_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'hE00E)) 
    \gen_sr_match_div4.gen_sr_match[3].old_sr_match_fall2_r[3]_i_1 
       (.I0(\gen_pat_match_div4.pat1_data_match_r_reg_n_0 ),
        .I1(\gen_pat_match_div4.pat0_data_match_r_reg_n_0 ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_fall2_r_reg[3]_53 ),
        .I3(\gen_old_sr_div4.gen_old_sr[3].old_sr_fall2_r_reg[3]_173 ),
        .O(p_372_out));
  FDRE \gen_sr_match_div4.gen_sr_match[3].old_sr_match_fall2_r_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_372_out),
        .Q(p_5_in335_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'hE00E)) 
    \gen_sr_match_div4.gen_sr_match[3].old_sr_match_fall3_r[3]_i_1 
       (.I0(\gen_pat_match_div4.pat1_data_match_r_reg_n_0 ),
        .I1(\gen_pat_match_div4.pat0_data_match_r_reg_n_0 ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_fall3_r_reg[3]_13 ),
        .I3(\gen_old_sr_div4.gen_old_sr[3].old_sr_fall3_r_reg[3]_181 ),
        .O(p_370_out));
  FDRE \gen_sr_match_div4.gen_sr_match[3].old_sr_match_fall3_r_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_370_out),
        .Q(p_7_in337_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'hE00E)) 
    \gen_sr_match_div4.gen_sr_match[3].old_sr_match_rise0_r[3]_i_1 
       (.I0(\gen_pat_match_div4.pat1_data_match_r_reg_n_0 ),
        .I1(\gen_pat_match_div4.pat0_data_match_r_reg_n_0 ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_rise0_r_reg[3]_5 ),
        .I3(\gen_old_sr_div4.gen_old_sr[3].old_sr_rise0_r_reg[3]_141 ),
        .O(p_376_out));
  FDRE \gen_sr_match_div4.gen_sr_match[3].old_sr_match_rise0_r_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_376_out),
        .Q(p_1_in338_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'hE00E)) 
    \gen_sr_match_div4.gen_sr_match[3].old_sr_match_rise1_r[3]_i_1 
       (.I0(\gen_pat_match_div4.pat1_data_match_r_reg_n_0 ),
        .I1(\gen_pat_match_div4.pat0_data_match_r_reg_n_0 ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_rise1_r_reg[3]_37 ),
        .I3(\gen_old_sr_div4.gen_old_sr[3].old_sr_rise1_r_reg[3]_157 ),
        .O(p_374_out));
  FDRE \gen_sr_match_div4.gen_sr_match[3].old_sr_match_rise1_r_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_374_out),
        .Q(p_2_in332_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'hE00E)) 
    \gen_sr_match_div4.gen_sr_match[3].old_sr_match_rise2_r[3]_i_1 
       (.I0(\gen_pat_match_div4.pat1_data_match_r_reg_n_0 ),
        .I1(\gen_pat_match_div4.pat0_data_match_r_reg_n_0 ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_rise2_r_reg[3]_21 ),
        .I3(\gen_old_sr_div4.gen_old_sr[3].old_sr_rise2_r_reg[3]_165 ),
        .O(p_368_out));
  FDRE \gen_sr_match_div4.gen_sr_match[3].old_sr_match_rise2_r_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_368_out),
        .Q(p_4_in334_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'hE00E)) 
    \gen_sr_match_div4.gen_sr_match[3].old_sr_match_rise3_r[3]_i_1 
       (.I0(\gen_pat_match_div4.pat1_data_match_r_reg_n_0 ),
        .I1(\gen_pat_match_div4.pat0_data_match_r_reg_n_0 ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_rise3_r_reg[3]_61 ),
        .I3(\gen_old_sr_div4.gen_old_sr[3].old_sr_rise3_r_reg[3]_189 ),
        .O(p_366_out));
  FDRE \gen_sr_match_div4.gen_sr_match[3].old_sr_match_rise3_r_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_366_out),
        .Q(p_6_in336_in),
        .R(1'b0));
  FDRE \gen_sr_match_div4.gen_sr_match[3].prev_sr_diff_r_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_sr_match_div4.gen_sr_match[3].prev_sr_match_cyc2_r_reg[3]_inv_n_0 ),
        .Q(p_0_in96_in),
        .R(\gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \gen_sr_match_div4.gen_sr_match[3].prev_sr_match_cyc2_r[3]_inv_i_1 
       (.I0(p_4_in359_in),
        .I1(p_5_in360_in),
        .I2(p_3_in358_in),
        .I3(p_0_in356_in),
        .I4(\gen_sr_match_div4.gen_sr_match[3].prev_sr_match_cyc2_r[3]_inv_i_2_n_0 ),
        .O(p_364_out__0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gen_sr_match_div4.gen_sr_match[3].prev_sr_match_cyc2_r[3]_inv_i_2 
       (.I0(p_7_in362_in),
        .I1(p_6_in361_in),
        .I2(p_2_in357_in),
        .I3(p_1_in363_in),
        .O(\gen_sr_match_div4.gen_sr_match[3].prev_sr_match_cyc2_r[3]_inv_i_2_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \gen_sr_match_div4.gen_sr_match[3].prev_sr_match_cyc2_r_reg[3]_inv 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_364_out__0),
        .Q(\gen_sr_match_div4.gen_sr_match[3].prev_sr_match_cyc2_r_reg[3]_inv_n_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'hE00E)) 
    \gen_sr_match_div4.gen_sr_match[3].prev_sr_match_fall0_r[3]_i_1 
       (.I0(\gen_pat_match_div4.pat1_data_match_r_reg_n_0 ),
        .I1(\gen_pat_match_div4.pat0_data_match_r_reg_n_0 ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_fall0_r_reg[3]_45 ),
        .I3(\gen_old_sr_div4.gen_old_sr[3].prev_sr_fall0_r_reg[3]_101 ),
        .O(p_355_out));
  FDRE \gen_sr_match_div4.gen_sr_match[3].prev_sr_match_fall0_r_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_355_out),
        .Q(p_0_in356_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'hE00E)) 
    \gen_sr_match_div4.gen_sr_match[3].prev_sr_match_fall1_r[3]_i_1 
       (.I0(\gen_pat_match_div4.pat1_data_match_r_reg_n_0 ),
        .I1(\gen_pat_match_div4.pat0_data_match_r_reg_n_0 ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_fall1_r_reg[3]_29 ),
        .I3(\gen_old_sr_div4.gen_old_sr[3].prev_sr_fall1_r_reg[3]_69 ),
        .O(p_353_out));
  FDRE \gen_sr_match_div4.gen_sr_match[3].prev_sr_match_fall1_r_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_353_out),
        .Q(p_3_in358_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'hE00E)) 
    \gen_sr_match_div4.gen_sr_match[3].prev_sr_match_fall2_r[3]_i_1 
       (.I0(\gen_pat_match_div4.pat1_data_match_r_reg_n_0 ),
        .I1(\gen_pat_match_div4.pat0_data_match_r_reg_n_0 ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_fall2_r_reg[3]_53 ),
        .I3(\gen_old_sr_div4.gen_old_sr[3].prev_sr_fall2_r_reg[3]_125 ),
        .O(p_347_out));
  FDRE \gen_sr_match_div4.gen_sr_match[3].prev_sr_match_fall2_r_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_347_out),
        .Q(p_5_in360_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'hE00E)) 
    \gen_sr_match_div4.gen_sr_match[3].prev_sr_match_fall3_r[3]_i_1 
       (.I0(\gen_pat_match_div4.pat1_data_match_r_reg_n_0 ),
        .I1(\gen_pat_match_div4.pat0_data_match_r_reg_n_0 ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_fall3_r_reg[3]_13 ),
        .I3(\gen_old_sr_div4.gen_old_sr[3].prev_sr_fall3_r_reg[3]_85 ),
        .O(p_345_out));
  FDRE \gen_sr_match_div4.gen_sr_match[3].prev_sr_match_fall3_r_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_345_out),
        .Q(p_7_in362_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'hE00E)) 
    \gen_sr_match_div4.gen_sr_match[3].prev_sr_match_rise0_r[3]_i_1 
       (.I0(\gen_pat_match_div4.pat1_data_match_r_reg_n_0 ),
        .I1(\gen_pat_match_div4.pat0_data_match_r_reg_n_0 ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_rise0_r_reg[3]_5 ),
        .I3(\gen_old_sr_div4.gen_old_sr[3].prev_sr_rise0_r_reg[3]_117 ),
        .O(p_351_out));
  FDRE \gen_sr_match_div4.gen_sr_match[3].prev_sr_match_rise0_r_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_351_out),
        .Q(p_1_in363_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'hE00E)) 
    \gen_sr_match_div4.gen_sr_match[3].prev_sr_match_rise1_r[3]_i_1 
       (.I0(\gen_pat_match_div4.pat1_data_match_r_reg_n_0 ),
        .I1(\gen_pat_match_div4.pat0_data_match_r_reg_n_0 ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_rise1_r_reg[3]_37 ),
        .I3(\gen_old_sr_div4.gen_old_sr[3].prev_sr_rise1_r_reg[3]_109 ),
        .O(p_349_out));
  FDRE \gen_sr_match_div4.gen_sr_match[3].prev_sr_match_rise1_r_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_349_out),
        .Q(p_2_in357_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'hE00E)) 
    \gen_sr_match_div4.gen_sr_match[3].prev_sr_match_rise2_r[3]_i_1 
       (.I0(\gen_pat_match_div4.pat1_data_match_r_reg_n_0 ),
        .I1(\gen_pat_match_div4.pat0_data_match_r_reg_n_0 ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_rise2_r_reg[3]_21 ),
        .I3(\gen_old_sr_div4.gen_old_sr[3].prev_sr_rise2_r_reg[3]_77 ),
        .O(p_343_out));
  FDRE \gen_sr_match_div4.gen_sr_match[3].prev_sr_match_rise2_r_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_343_out),
        .Q(p_4_in359_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'hE00E)) 
    \gen_sr_match_div4.gen_sr_match[3].prev_sr_match_rise3_r[3]_i_1 
       (.I0(\gen_pat_match_div4.pat1_data_match_r_reg_n_0 ),
        .I1(\gen_pat_match_div4.pat0_data_match_r_reg_n_0 ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[3].sr_rise3_r_reg[3]_61 ),
        .I3(\gen_old_sr_div4.gen_old_sr[3].prev_sr_rise3_r_reg[3]_93 ),
        .O(p_341_out));
  FDRE \gen_sr_match_div4.gen_sr_match[3].prev_sr_match_rise3_r_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_341_out),
        .Q(p_6_in361_in),
        .R(1'b0));
  FDRE \gen_sr_match_div4.gen_sr_match[4].old_sr_diff_r_reg[4] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_sr_match_div4.gen_sr_match[4].old_sr_match_cyc2_r_reg[4]_inv_n_0 ),
        .Q(p_1_in8_in),
        .R(\gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \gen_sr_match_div4.gen_sr_match[4].old_sr_match_cyc2_r[4]_inv_i_1 
       (.I0(p_4_in284_in),
        .I1(p_5_in285_in),
        .I2(p_3_in283_in),
        .I3(p_2_in282_in),
        .I4(\gen_sr_match_div4.gen_sr_match[4].old_sr_match_cyc2_r[4]_inv_i_2_n_0 ),
        .O(p_289_out__0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gen_sr_match_div4.gen_sr_match[4].old_sr_match_cyc2_r[4]_inv_i_2 
       (.I0(p_7_in287_in),
        .I1(p_6_in286_in),
        .I2(p_0_in281_in),
        .I3(p_1_in288_in),
        .O(\gen_sr_match_div4.gen_sr_match[4].old_sr_match_cyc2_r[4]_inv_i_2_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \gen_sr_match_div4.gen_sr_match[4].old_sr_match_cyc2_r_reg[4]_inv 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_289_out__0),
        .Q(\gen_sr_match_div4.gen_sr_match[4].old_sr_match_cyc2_r_reg[4]_inv_n_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'hE00E)) 
    \gen_sr_match_div4.gen_sr_match[4].old_sr_match_fall0_r[4]_i_1 
       (.I0(\gen_pat_match_div4.pat1_data_match_r_reg_n_0 ),
        .I1(\gen_pat_match_div4.pat0_data_match_r_reg_n_0 ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_fall0_r_reg[4]_46 ),
        .I3(\gen_old_sr_div4.gen_old_sr[4].old_sr_fall0_r_reg[4]_150 ),
        .O(p_330_out));
  FDRE \gen_sr_match_div4.gen_sr_match[4].old_sr_match_fall0_r_reg[4] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_330_out),
        .Q(p_0_in281_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'hE00E)) 
    \gen_sr_match_div4.gen_sr_match[4].old_sr_match_fall1_r[4]_i_1 
       (.I0(\gen_pat_match_div4.pat1_data_match_r_reg_n_0 ),
        .I1(\gen_pat_match_div4.pat0_data_match_r_reg_n_0 ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_fall1_r_reg[4]_30 ),
        .I3(\gen_old_sr_div4.gen_old_sr[4].old_sr_fall1_r_reg[4]_134 ),
        .O(p_328_out));
  FDRE \gen_sr_match_div4.gen_sr_match[4].old_sr_match_fall1_r_reg[4] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_328_out),
        .Q(p_3_in283_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'hE00E)) 
    \gen_sr_match_div4.gen_sr_match[4].old_sr_match_fall2_r[4]_i_1 
       (.I0(\gen_pat_match_div4.pat1_data_match_r_reg_n_0 ),
        .I1(\gen_pat_match_div4.pat0_data_match_r_reg_n_0 ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_fall2_r_reg[4]_54 ),
        .I3(\gen_old_sr_div4.gen_old_sr[4].old_sr_fall2_r_reg[4]_174 ),
        .O(p_322_out));
  FDRE \gen_sr_match_div4.gen_sr_match[4].old_sr_match_fall2_r_reg[4] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_322_out),
        .Q(p_5_in285_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'hE00E)) 
    \gen_sr_match_div4.gen_sr_match[4].old_sr_match_fall3_r[4]_i_1 
       (.I0(\gen_pat_match_div4.pat1_data_match_r_reg_n_0 ),
        .I1(\gen_pat_match_div4.pat0_data_match_r_reg_n_0 ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_fall3_r_reg[4]_14 ),
        .I3(\gen_old_sr_div4.gen_old_sr[4].old_sr_fall3_r_reg[4]_182 ),
        .O(p_320_out));
  FDRE \gen_sr_match_div4.gen_sr_match[4].old_sr_match_fall3_r_reg[4] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_320_out),
        .Q(p_7_in287_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'hE00E)) 
    \gen_sr_match_div4.gen_sr_match[4].old_sr_match_rise0_r[4]_i_1 
       (.I0(\gen_pat_match_div4.pat1_data_match_r_reg_n_0 ),
        .I1(\gen_pat_match_div4.pat0_data_match_r_reg_n_0 ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_rise0_r_reg[4]_6 ),
        .I3(\gen_old_sr_div4.gen_old_sr[4].old_sr_rise0_r_reg[4]_142 ),
        .O(p_326_out));
  FDRE \gen_sr_match_div4.gen_sr_match[4].old_sr_match_rise0_r_reg[4] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_326_out),
        .Q(p_1_in288_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'hE00E)) 
    \gen_sr_match_div4.gen_sr_match[4].old_sr_match_rise1_r[4]_i_1 
       (.I0(\gen_pat_match_div4.pat1_data_match_r_reg_n_0 ),
        .I1(\gen_pat_match_div4.pat0_data_match_r_reg_n_0 ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_rise1_r_reg[4]_38 ),
        .I3(\gen_old_sr_div4.gen_old_sr[4].old_sr_rise1_r_reg[4]_158 ),
        .O(p_324_out));
  FDRE \gen_sr_match_div4.gen_sr_match[4].old_sr_match_rise1_r_reg[4] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_324_out),
        .Q(p_2_in282_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'hE00E)) 
    \gen_sr_match_div4.gen_sr_match[4].old_sr_match_rise2_r[4]_i_1 
       (.I0(\gen_pat_match_div4.pat1_data_match_r_reg_n_0 ),
        .I1(\gen_pat_match_div4.pat0_data_match_r_reg_n_0 ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_rise2_r_reg[4]_22 ),
        .I3(\gen_old_sr_div4.gen_old_sr[4].old_sr_rise2_r_reg[4]_166 ),
        .O(p_318_out));
  FDRE \gen_sr_match_div4.gen_sr_match[4].old_sr_match_rise2_r_reg[4] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_318_out),
        .Q(p_4_in284_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'hE00E)) 
    \gen_sr_match_div4.gen_sr_match[4].old_sr_match_rise3_r[4]_i_1 
       (.I0(\gen_pat_match_div4.pat1_data_match_r_reg_n_0 ),
        .I1(\gen_pat_match_div4.pat0_data_match_r_reg_n_0 ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_rise3_r_reg[4]_62 ),
        .I3(\gen_old_sr_div4.gen_old_sr[4].old_sr_rise3_r_reg[4]_190 ),
        .O(p_316_out));
  FDRE \gen_sr_match_div4.gen_sr_match[4].old_sr_match_rise3_r_reg[4] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_316_out),
        .Q(p_6_in286_in),
        .R(1'b0));
  FDRE \gen_sr_match_div4.gen_sr_match[4].prev_sr_diff_r_reg[4] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_sr_match_div4.gen_sr_match[4].prev_sr_match_cyc2_r_reg[4]_inv_n_0 ),
        .Q(p_0_in93_in),
        .R(\gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \gen_sr_match_div4.gen_sr_match[4].prev_sr_match_cyc2_r[4]_inv_i_1 
       (.I0(p_4_in309_in),
        .I1(p_5_in310_in),
        .I2(p_3_in308_in),
        .I3(p_2_in307_in),
        .I4(\gen_sr_match_div4.gen_sr_match[4].prev_sr_match_cyc2_r[4]_inv_i_2_n_0 ),
        .O(p_314_out__0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gen_sr_match_div4.gen_sr_match[4].prev_sr_match_cyc2_r[4]_inv_i_2 
       (.I0(p_7_in312_in),
        .I1(p_6_in311_in),
        .I2(p_0_in306_in),
        .I3(p_1_in313_in),
        .O(\gen_sr_match_div4.gen_sr_match[4].prev_sr_match_cyc2_r[4]_inv_i_2_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \gen_sr_match_div4.gen_sr_match[4].prev_sr_match_cyc2_r_reg[4]_inv 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_314_out__0),
        .Q(\gen_sr_match_div4.gen_sr_match[4].prev_sr_match_cyc2_r_reg[4]_inv_n_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'hE00E)) 
    \gen_sr_match_div4.gen_sr_match[4].prev_sr_match_fall0_r[4]_i_1 
       (.I0(\gen_pat_match_div4.pat1_data_match_r_reg_n_0 ),
        .I1(\gen_pat_match_div4.pat0_data_match_r_reg_n_0 ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_fall0_r_reg[4]_46 ),
        .I3(\gen_old_sr_div4.gen_old_sr[4].prev_sr_fall0_r_reg[4]_102 ),
        .O(p_305_out));
  FDRE \gen_sr_match_div4.gen_sr_match[4].prev_sr_match_fall0_r_reg[4] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_305_out),
        .Q(p_0_in306_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'hE00E)) 
    \gen_sr_match_div4.gen_sr_match[4].prev_sr_match_fall1_r[4]_i_1 
       (.I0(\gen_pat_match_div4.pat1_data_match_r_reg_n_0 ),
        .I1(\gen_pat_match_div4.pat0_data_match_r_reg_n_0 ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_fall1_r_reg[4]_30 ),
        .I3(\gen_old_sr_div4.gen_old_sr[4].prev_sr_fall1_r_reg[4]_70 ),
        .O(p_303_out));
  FDRE \gen_sr_match_div4.gen_sr_match[4].prev_sr_match_fall1_r_reg[4] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_303_out),
        .Q(p_3_in308_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'hE00E)) 
    \gen_sr_match_div4.gen_sr_match[4].prev_sr_match_fall2_r[4]_i_1 
       (.I0(\gen_pat_match_div4.pat1_data_match_r_reg_n_0 ),
        .I1(\gen_pat_match_div4.pat0_data_match_r_reg_n_0 ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_fall2_r_reg[4]_54 ),
        .I3(\gen_old_sr_div4.gen_old_sr[4].prev_sr_fall2_r_reg[4]_126 ),
        .O(p_297_out));
  FDRE \gen_sr_match_div4.gen_sr_match[4].prev_sr_match_fall2_r_reg[4] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_297_out),
        .Q(p_5_in310_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'hE00E)) 
    \gen_sr_match_div4.gen_sr_match[4].prev_sr_match_fall3_r[4]_i_1 
       (.I0(\gen_pat_match_div4.pat1_data_match_r_reg_n_0 ),
        .I1(\gen_pat_match_div4.pat0_data_match_r_reg_n_0 ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_fall3_r_reg[4]_14 ),
        .I3(\gen_old_sr_div4.gen_old_sr[4].prev_sr_fall3_r_reg[4]_86 ),
        .O(p_295_out));
  FDRE \gen_sr_match_div4.gen_sr_match[4].prev_sr_match_fall3_r_reg[4] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_295_out),
        .Q(p_7_in312_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'hE00E)) 
    \gen_sr_match_div4.gen_sr_match[4].prev_sr_match_rise0_r[4]_i_1 
       (.I0(\gen_pat_match_div4.pat1_data_match_r_reg_n_0 ),
        .I1(\gen_pat_match_div4.pat0_data_match_r_reg_n_0 ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_rise0_r_reg[4]_6 ),
        .I3(\gen_old_sr_div4.gen_old_sr[4].prev_sr_rise0_r_reg[4]_118 ),
        .O(p_301_out));
  FDRE \gen_sr_match_div4.gen_sr_match[4].prev_sr_match_rise0_r_reg[4] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_301_out),
        .Q(p_1_in313_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'hE00E)) 
    \gen_sr_match_div4.gen_sr_match[4].prev_sr_match_rise1_r[4]_i_1 
       (.I0(\gen_pat_match_div4.pat1_data_match_r_reg_n_0 ),
        .I1(\gen_pat_match_div4.pat0_data_match_r_reg_n_0 ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_rise1_r_reg[4]_38 ),
        .I3(\gen_old_sr_div4.gen_old_sr[4].prev_sr_rise1_r_reg[4]_110 ),
        .O(p_299_out));
  FDRE \gen_sr_match_div4.gen_sr_match[4].prev_sr_match_rise1_r_reg[4] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_299_out),
        .Q(p_2_in307_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'hE00E)) 
    \gen_sr_match_div4.gen_sr_match[4].prev_sr_match_rise2_r[4]_i_1 
       (.I0(\gen_pat_match_div4.pat1_data_match_r_reg_n_0 ),
        .I1(\gen_pat_match_div4.pat0_data_match_r_reg_n_0 ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_rise2_r_reg[4]_22 ),
        .I3(\gen_old_sr_div4.gen_old_sr[4].prev_sr_rise2_r_reg[4]_78 ),
        .O(p_293_out));
  FDRE \gen_sr_match_div4.gen_sr_match[4].prev_sr_match_rise2_r_reg[4] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_293_out),
        .Q(p_4_in309_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'hE00E)) 
    \gen_sr_match_div4.gen_sr_match[4].prev_sr_match_rise3_r[4]_i_1 
       (.I0(\gen_pat_match_div4.pat1_data_match_r_reg_n_0 ),
        .I1(\gen_pat_match_div4.pat0_data_match_r_reg_n_0 ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[4].sr_rise3_r_reg[4]_62 ),
        .I3(\gen_old_sr_div4.gen_old_sr[4].prev_sr_rise3_r_reg[4]_94 ),
        .O(p_291_out));
  FDRE \gen_sr_match_div4.gen_sr_match[4].prev_sr_match_rise3_r_reg[4] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_291_out),
        .Q(p_6_in311_in),
        .R(1'b0));
  FDRE \gen_sr_match_div4.gen_sr_match[5].old_sr_diff_r_reg[5] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_sr_match_div4.gen_sr_match[5].old_sr_match_cyc2_r_reg[5]_inv_n_0 ),
        .Q(p_1_in5_in),
        .R(\gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \gen_sr_match_div4.gen_sr_match[5].old_sr_match_cyc2_r[5]_inv_i_1 
       (.I0(p_4_in234_in),
        .I1(p_5_in235_in),
        .I2(p_3_in233_in),
        .I3(p_2_in232_in),
        .I4(\gen_sr_match_div4.gen_sr_match[5].old_sr_match_cyc2_r[5]_inv_i_2_n_0 ),
        .O(p_239_out__0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gen_sr_match_div4.gen_sr_match[5].old_sr_match_cyc2_r[5]_inv_i_2 
       (.I0(p_7_in237_in),
        .I1(p_6_in236_in),
        .I2(p_0_in231_in),
        .I3(p_1_in238_in),
        .O(\gen_sr_match_div4.gen_sr_match[5].old_sr_match_cyc2_r[5]_inv_i_2_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \gen_sr_match_div4.gen_sr_match[5].old_sr_match_cyc2_r_reg[5]_inv 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_239_out__0),
        .Q(\gen_sr_match_div4.gen_sr_match[5].old_sr_match_cyc2_r_reg[5]_inv_n_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'hE00E)) 
    \gen_sr_match_div4.gen_sr_match[5].old_sr_match_fall0_r[5]_i_1 
       (.I0(\gen_pat_match_div4.pat1_data_match_r_reg_n_0 ),
        .I1(\gen_pat_match_div4.pat0_data_match_r_reg_n_0 ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_fall0_r_reg[5]_47 ),
        .I3(\gen_old_sr_div4.gen_old_sr[5].old_sr_fall0_r_reg[5]_151 ),
        .O(p_280_out));
  FDRE \gen_sr_match_div4.gen_sr_match[5].old_sr_match_fall0_r_reg[5] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_280_out),
        .Q(p_0_in231_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'hE00E)) 
    \gen_sr_match_div4.gen_sr_match[5].old_sr_match_fall1_r[5]_i_1 
       (.I0(\gen_pat_match_div4.pat1_data_match_r_reg_n_0 ),
        .I1(\gen_pat_match_div4.pat0_data_match_r_reg_n_0 ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_fall1_r_reg[5]_31 ),
        .I3(\gen_old_sr_div4.gen_old_sr[5].old_sr_fall1_r_reg[5]_135 ),
        .O(p_278_out));
  FDRE \gen_sr_match_div4.gen_sr_match[5].old_sr_match_fall1_r_reg[5] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_278_out),
        .Q(p_3_in233_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'hE00E)) 
    \gen_sr_match_div4.gen_sr_match[5].old_sr_match_fall2_r[5]_i_1 
       (.I0(\gen_pat_match_div4.pat1_data_match_r_reg_n_0 ),
        .I1(\gen_pat_match_div4.pat0_data_match_r_reg_n_0 ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_fall2_r_reg[5]_55 ),
        .I3(\gen_old_sr_div4.gen_old_sr[5].old_sr_fall2_r_reg[5]_175 ),
        .O(p_272_out));
  FDRE \gen_sr_match_div4.gen_sr_match[5].old_sr_match_fall2_r_reg[5] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_272_out),
        .Q(p_5_in235_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'hE00E)) 
    \gen_sr_match_div4.gen_sr_match[5].old_sr_match_fall3_r[5]_i_1 
       (.I0(\gen_pat_match_div4.pat1_data_match_r_reg_n_0 ),
        .I1(\gen_pat_match_div4.pat0_data_match_r_reg_n_0 ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_fall3_r_reg[5]_15 ),
        .I3(\gen_old_sr_div4.gen_old_sr[5].old_sr_fall3_r_reg[5]_183 ),
        .O(p_270_out));
  FDRE \gen_sr_match_div4.gen_sr_match[5].old_sr_match_fall3_r_reg[5] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_270_out),
        .Q(p_7_in237_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'hE00E)) 
    \gen_sr_match_div4.gen_sr_match[5].old_sr_match_rise0_r[5]_i_1 
       (.I0(\gen_pat_match_div4.pat1_data_match_r_reg_n_0 ),
        .I1(\gen_pat_match_div4.pat0_data_match_r_reg_n_0 ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_rise0_r_reg[5]_7 ),
        .I3(\gen_old_sr_div4.gen_old_sr[5].old_sr_rise0_r_reg[5]_143 ),
        .O(p_276_out));
  FDRE \gen_sr_match_div4.gen_sr_match[5].old_sr_match_rise0_r_reg[5] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_276_out),
        .Q(p_1_in238_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'hE00E)) 
    \gen_sr_match_div4.gen_sr_match[5].old_sr_match_rise1_r[5]_i_1 
       (.I0(\gen_pat_match_div4.pat1_data_match_r_reg_n_0 ),
        .I1(\gen_pat_match_div4.pat0_data_match_r_reg_n_0 ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_rise1_r_reg[5]_39 ),
        .I3(\gen_old_sr_div4.gen_old_sr[5].old_sr_rise1_r_reg[5]_159 ),
        .O(p_274_out));
  FDRE \gen_sr_match_div4.gen_sr_match[5].old_sr_match_rise1_r_reg[5] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_274_out),
        .Q(p_2_in232_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'hE00E)) 
    \gen_sr_match_div4.gen_sr_match[5].old_sr_match_rise2_r[5]_i_1 
       (.I0(\gen_pat_match_div4.pat1_data_match_r_reg_n_0 ),
        .I1(\gen_pat_match_div4.pat0_data_match_r_reg_n_0 ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_rise2_r_reg[5]_23 ),
        .I3(\gen_old_sr_div4.gen_old_sr[5].old_sr_rise2_r_reg[5]_167 ),
        .O(p_268_out));
  FDRE \gen_sr_match_div4.gen_sr_match[5].old_sr_match_rise2_r_reg[5] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_268_out),
        .Q(p_4_in234_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'hE00E)) 
    \gen_sr_match_div4.gen_sr_match[5].old_sr_match_rise3_r[5]_i_1 
       (.I0(\gen_pat_match_div4.pat1_data_match_r_reg_n_0 ),
        .I1(\gen_pat_match_div4.pat0_data_match_r_reg_n_0 ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_rise3_r_reg[5]_63 ),
        .I3(\gen_old_sr_div4.gen_old_sr[5].old_sr_rise3_r_reg[5]_191 ),
        .O(p_266_out));
  FDRE \gen_sr_match_div4.gen_sr_match[5].old_sr_match_rise3_r_reg[5] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_266_out),
        .Q(p_6_in236_in),
        .R(1'b0));
  FDRE \gen_sr_match_div4.gen_sr_match[5].prev_sr_diff_r_reg[5] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_sr_match_div4.gen_sr_match[5].prev_sr_match_cyc2_r_reg[5]_inv_n_0 ),
        .Q(p_0_in90_in),
        .R(\gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \gen_sr_match_div4.gen_sr_match[5].prev_sr_match_cyc2_r[5]_inv_i_1 
       (.I0(p_4_in259_in),
        .I1(p_5_in260_in),
        .I2(p_3_in258_in),
        .I3(p_2_in257_in),
        .I4(\gen_sr_match_div4.gen_sr_match[5].prev_sr_match_cyc2_r[5]_inv_i_2_n_0 ),
        .O(p_264_out__0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gen_sr_match_div4.gen_sr_match[5].prev_sr_match_cyc2_r[5]_inv_i_2 
       (.I0(p_7_in262_in),
        .I1(p_6_in261_in),
        .I2(p_0_in256_in),
        .I3(p_1_in263_in),
        .O(\gen_sr_match_div4.gen_sr_match[5].prev_sr_match_cyc2_r[5]_inv_i_2_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \gen_sr_match_div4.gen_sr_match[5].prev_sr_match_cyc2_r_reg[5]_inv 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_264_out__0),
        .Q(\gen_sr_match_div4.gen_sr_match[5].prev_sr_match_cyc2_r_reg[5]_inv_n_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'hE00E)) 
    \gen_sr_match_div4.gen_sr_match[5].prev_sr_match_fall0_r[5]_i_1 
       (.I0(\gen_pat_match_div4.pat1_data_match_r_reg_n_0 ),
        .I1(\gen_pat_match_div4.pat0_data_match_r_reg_n_0 ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_fall0_r_reg[5]_47 ),
        .I3(\gen_old_sr_div4.gen_old_sr[5].prev_sr_fall0_r_reg[5]_103 ),
        .O(p_255_out));
  FDRE \gen_sr_match_div4.gen_sr_match[5].prev_sr_match_fall0_r_reg[5] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_255_out),
        .Q(p_0_in256_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'hE00E)) 
    \gen_sr_match_div4.gen_sr_match[5].prev_sr_match_fall1_r[5]_i_1 
       (.I0(\gen_pat_match_div4.pat1_data_match_r_reg_n_0 ),
        .I1(\gen_pat_match_div4.pat0_data_match_r_reg_n_0 ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_fall1_r_reg[5]_31 ),
        .I3(\gen_old_sr_div4.gen_old_sr[5].prev_sr_fall1_r_reg[5]_71 ),
        .O(p_253_out));
  FDRE \gen_sr_match_div4.gen_sr_match[5].prev_sr_match_fall1_r_reg[5] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_253_out),
        .Q(p_3_in258_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'hE00E)) 
    \gen_sr_match_div4.gen_sr_match[5].prev_sr_match_fall2_r[5]_i_1 
       (.I0(\gen_pat_match_div4.pat1_data_match_r_reg_n_0 ),
        .I1(\gen_pat_match_div4.pat0_data_match_r_reg_n_0 ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_fall2_r_reg[5]_55 ),
        .I3(\gen_old_sr_div4.gen_old_sr[5].prev_sr_fall2_r_reg[5]_127 ),
        .O(p_247_out));
  FDRE \gen_sr_match_div4.gen_sr_match[5].prev_sr_match_fall2_r_reg[5] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_247_out),
        .Q(p_5_in260_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'hE00E)) 
    \gen_sr_match_div4.gen_sr_match[5].prev_sr_match_fall3_r[5]_i_1 
       (.I0(\gen_pat_match_div4.pat1_data_match_r_reg_n_0 ),
        .I1(\gen_pat_match_div4.pat0_data_match_r_reg_n_0 ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_fall3_r_reg[5]_15 ),
        .I3(\gen_old_sr_div4.gen_old_sr[5].prev_sr_fall3_r_reg[5]_87 ),
        .O(p_245_out));
  FDRE \gen_sr_match_div4.gen_sr_match[5].prev_sr_match_fall3_r_reg[5] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_245_out),
        .Q(p_7_in262_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'hE00E)) 
    \gen_sr_match_div4.gen_sr_match[5].prev_sr_match_rise0_r[5]_i_1 
       (.I0(\gen_pat_match_div4.pat1_data_match_r_reg_n_0 ),
        .I1(\gen_pat_match_div4.pat0_data_match_r_reg_n_0 ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_rise0_r_reg[5]_7 ),
        .I3(\gen_old_sr_div4.gen_old_sr[5].prev_sr_rise0_r_reg[5]_119 ),
        .O(p_251_out));
  FDRE \gen_sr_match_div4.gen_sr_match[5].prev_sr_match_rise0_r_reg[5] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_251_out),
        .Q(p_1_in263_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'hE00E)) 
    \gen_sr_match_div4.gen_sr_match[5].prev_sr_match_rise1_r[5]_i_1 
       (.I0(\gen_pat_match_div4.pat1_data_match_r_reg_n_0 ),
        .I1(\gen_pat_match_div4.pat0_data_match_r_reg_n_0 ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_rise1_r_reg[5]_39 ),
        .I3(\gen_old_sr_div4.gen_old_sr[5].prev_sr_rise1_r_reg[5]_111 ),
        .O(p_249_out));
  FDRE \gen_sr_match_div4.gen_sr_match[5].prev_sr_match_rise1_r_reg[5] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_249_out),
        .Q(p_2_in257_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'hE00E)) 
    \gen_sr_match_div4.gen_sr_match[5].prev_sr_match_rise2_r[5]_i_1 
       (.I0(\gen_pat_match_div4.pat1_data_match_r_reg_n_0 ),
        .I1(\gen_pat_match_div4.pat0_data_match_r_reg_n_0 ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_rise2_r_reg[5]_23 ),
        .I3(\gen_old_sr_div4.gen_old_sr[5].prev_sr_rise2_r_reg[5]_79 ),
        .O(p_243_out));
  FDRE \gen_sr_match_div4.gen_sr_match[5].prev_sr_match_rise2_r_reg[5] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_243_out),
        .Q(p_4_in259_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'hE00E)) 
    \gen_sr_match_div4.gen_sr_match[5].prev_sr_match_rise3_r[5]_i_1 
       (.I0(\gen_pat_match_div4.pat1_data_match_r_reg_n_0 ),
        .I1(\gen_pat_match_div4.pat0_data_match_r_reg_n_0 ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[5].sr_rise3_r_reg[5]_63 ),
        .I3(\gen_old_sr_div4.gen_old_sr[5].prev_sr_rise3_r_reg[5]_95 ),
        .O(p_241_out));
  FDRE \gen_sr_match_div4.gen_sr_match[5].prev_sr_match_rise3_r_reg[5] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_241_out),
        .Q(p_6_in261_in),
        .R(1'b0));
  FDRE \gen_sr_match_div4.gen_sr_match[6].old_sr_diff_r_reg[6] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_sr_match_div4.gen_sr_match[6].old_sr_match_cyc2_r_reg[6]_inv_n_0 ),
        .Q(p_1_in2_in),
        .R(\gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \gen_sr_match_div4.gen_sr_match[6].old_sr_match_cyc2_r[6]_inv_i_1 
       (.I0(p_4_in184_in),
        .I1(p_5_in185_in),
        .I2(p_3_in183_in),
        .I3(p_2_in182_in),
        .I4(\gen_sr_match_div4.gen_sr_match[6].old_sr_match_cyc2_r[6]_inv_i_2_n_0 ),
        .O(p_189_out__0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gen_sr_match_div4.gen_sr_match[6].old_sr_match_cyc2_r[6]_inv_i_2 
       (.I0(p_7_in187_in),
        .I1(p_6_in186_in),
        .I2(p_0_in181_in),
        .I3(p_1_in188_in),
        .O(\gen_sr_match_div4.gen_sr_match[6].old_sr_match_cyc2_r[6]_inv_i_2_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \gen_sr_match_div4.gen_sr_match[6].old_sr_match_cyc2_r_reg[6]_inv 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_189_out__0),
        .Q(\gen_sr_match_div4.gen_sr_match[6].old_sr_match_cyc2_r_reg[6]_inv_n_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'hE00E)) 
    \gen_sr_match_div4.gen_sr_match[6].old_sr_match_fall0_r[6]_i_1 
       (.I0(\gen_pat_match_div4.pat1_data_match_r_reg_n_0 ),
        .I1(\gen_pat_match_div4.pat0_data_match_r_reg_n_0 ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_fall0_r_reg[6]_48 ),
        .I3(\gen_old_sr_div4.gen_old_sr[6].old_sr_fall0_r_reg[6]_152 ),
        .O(p_230_out));
  FDRE \gen_sr_match_div4.gen_sr_match[6].old_sr_match_fall0_r_reg[6] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_230_out),
        .Q(p_0_in181_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'hE00E)) 
    \gen_sr_match_div4.gen_sr_match[6].old_sr_match_fall1_r[6]_i_1 
       (.I0(\gen_pat_match_div4.pat1_data_match_r_reg_n_0 ),
        .I1(\gen_pat_match_div4.pat0_data_match_r_reg_n_0 ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_fall1_r_reg[6]_32 ),
        .I3(\gen_old_sr_div4.gen_old_sr[6].old_sr_fall1_r_reg[6]_136 ),
        .O(p_228_out));
  FDRE \gen_sr_match_div4.gen_sr_match[6].old_sr_match_fall1_r_reg[6] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_228_out),
        .Q(p_3_in183_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'hE00E)) 
    \gen_sr_match_div4.gen_sr_match[6].old_sr_match_fall2_r[6]_i_1 
       (.I0(\gen_pat_match_div4.pat1_data_match_r_reg_n_0 ),
        .I1(\gen_pat_match_div4.pat0_data_match_r_reg_n_0 ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_fall2_r_reg[6]_56 ),
        .I3(\gen_old_sr_div4.gen_old_sr[6].old_sr_fall2_r_reg[6]_176 ),
        .O(p_222_out));
  FDRE \gen_sr_match_div4.gen_sr_match[6].old_sr_match_fall2_r_reg[6] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_222_out),
        .Q(p_5_in185_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'hE00E)) 
    \gen_sr_match_div4.gen_sr_match[6].old_sr_match_fall3_r[6]_i_1 
       (.I0(\gen_pat_match_div4.pat1_data_match_r_reg_n_0 ),
        .I1(\gen_pat_match_div4.pat0_data_match_r_reg_n_0 ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_fall3_r_reg[6]_16 ),
        .I3(\gen_old_sr_div4.gen_old_sr[6].old_sr_fall3_r_reg[6]_184 ),
        .O(p_220_out));
  FDRE \gen_sr_match_div4.gen_sr_match[6].old_sr_match_fall3_r_reg[6] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_220_out),
        .Q(p_7_in187_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'hE00E)) 
    \gen_sr_match_div4.gen_sr_match[6].old_sr_match_rise0_r[6]_i_1 
       (.I0(\gen_pat_match_div4.pat1_data_match_r_reg_n_0 ),
        .I1(\gen_pat_match_div4.pat0_data_match_r_reg_n_0 ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_rise0_r_reg[6]_8 ),
        .I3(\gen_old_sr_div4.gen_old_sr[6].old_sr_rise0_r_reg[6]_144 ),
        .O(p_226_out));
  FDRE \gen_sr_match_div4.gen_sr_match[6].old_sr_match_rise0_r_reg[6] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_226_out),
        .Q(p_1_in188_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'hE00E)) 
    \gen_sr_match_div4.gen_sr_match[6].old_sr_match_rise1_r[6]_i_1 
       (.I0(\gen_pat_match_div4.pat1_data_match_r_reg_n_0 ),
        .I1(\gen_pat_match_div4.pat0_data_match_r_reg_n_0 ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_rise1_r_reg[6]_40 ),
        .I3(\gen_old_sr_div4.gen_old_sr[6].old_sr_rise1_r_reg[6]_160 ),
        .O(p_224_out));
  FDRE \gen_sr_match_div4.gen_sr_match[6].old_sr_match_rise1_r_reg[6] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_224_out),
        .Q(p_2_in182_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'hE00E)) 
    \gen_sr_match_div4.gen_sr_match[6].old_sr_match_rise2_r[6]_i_1 
       (.I0(\gen_pat_match_div4.pat1_data_match_r_reg_n_0 ),
        .I1(\gen_pat_match_div4.pat0_data_match_r_reg_n_0 ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_rise2_r_reg[6]_24 ),
        .I3(\gen_old_sr_div4.gen_old_sr[6].old_sr_rise2_r_reg[6]_168 ),
        .O(p_218_out));
  FDRE \gen_sr_match_div4.gen_sr_match[6].old_sr_match_rise2_r_reg[6] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_218_out),
        .Q(p_4_in184_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'hE00E)) 
    \gen_sr_match_div4.gen_sr_match[6].old_sr_match_rise3_r[6]_i_1 
       (.I0(\gen_pat_match_div4.pat1_data_match_r_reg_n_0 ),
        .I1(\gen_pat_match_div4.pat0_data_match_r_reg_n_0 ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_rise3_r_reg[6]_64 ),
        .I3(\gen_old_sr_div4.gen_old_sr[6].old_sr_rise3_r_reg[6]_192 ),
        .O(p_216_out));
  FDRE \gen_sr_match_div4.gen_sr_match[6].old_sr_match_rise3_r_reg[6] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_216_out),
        .Q(p_6_in186_in),
        .R(1'b0));
  FDRE \gen_sr_match_div4.gen_sr_match[6].prev_sr_diff_r_reg[6] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_sr_match_div4.gen_sr_match[6].prev_sr_match_cyc2_r_reg[6]_inv_n_0 ),
        .Q(p_0_in87_in),
        .R(\gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \gen_sr_match_div4.gen_sr_match[6].prev_sr_match_cyc2_r[6]_inv_i_1 
       (.I0(p_4_in209_in),
        .I1(p_5_in210_in),
        .I2(p_3_in208_in),
        .I3(p_2_in207_in),
        .I4(\gen_sr_match_div4.gen_sr_match[6].prev_sr_match_cyc2_r[6]_inv_i_2_n_0 ),
        .O(p_214_out__0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gen_sr_match_div4.gen_sr_match[6].prev_sr_match_cyc2_r[6]_inv_i_2 
       (.I0(p_7_in212_in),
        .I1(p_6_in211_in),
        .I2(p_0_in206_in),
        .I3(p_1_in213_in),
        .O(\gen_sr_match_div4.gen_sr_match[6].prev_sr_match_cyc2_r[6]_inv_i_2_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \gen_sr_match_div4.gen_sr_match[6].prev_sr_match_cyc2_r_reg[6]_inv 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_214_out__0),
        .Q(\gen_sr_match_div4.gen_sr_match[6].prev_sr_match_cyc2_r_reg[6]_inv_n_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'hE00E)) 
    \gen_sr_match_div4.gen_sr_match[6].prev_sr_match_fall0_r[6]_i_1 
       (.I0(\gen_pat_match_div4.pat1_data_match_r_reg_n_0 ),
        .I1(\gen_pat_match_div4.pat0_data_match_r_reg_n_0 ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_fall0_r_reg[6]_48 ),
        .I3(\gen_old_sr_div4.gen_old_sr[6].prev_sr_fall0_r_reg[6]_104 ),
        .O(p_205_out));
  FDRE \gen_sr_match_div4.gen_sr_match[6].prev_sr_match_fall0_r_reg[6] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_205_out),
        .Q(p_0_in206_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'hE00E)) 
    \gen_sr_match_div4.gen_sr_match[6].prev_sr_match_fall1_r[6]_i_1 
       (.I0(\gen_pat_match_div4.pat1_data_match_r_reg_n_0 ),
        .I1(\gen_pat_match_div4.pat0_data_match_r_reg_n_0 ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_fall1_r_reg[6]_32 ),
        .I3(\gen_old_sr_div4.gen_old_sr[6].prev_sr_fall1_r_reg[6]_72 ),
        .O(p_203_out));
  FDRE \gen_sr_match_div4.gen_sr_match[6].prev_sr_match_fall1_r_reg[6] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_203_out),
        .Q(p_3_in208_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'hE00E)) 
    \gen_sr_match_div4.gen_sr_match[6].prev_sr_match_fall2_r[6]_i_1 
       (.I0(\gen_pat_match_div4.pat1_data_match_r_reg_n_0 ),
        .I1(\gen_pat_match_div4.pat0_data_match_r_reg_n_0 ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_fall2_r_reg[6]_56 ),
        .I3(\gen_old_sr_div4.gen_old_sr[6].prev_sr_fall2_r_reg[6]_128 ),
        .O(p_197_out));
  FDRE \gen_sr_match_div4.gen_sr_match[6].prev_sr_match_fall2_r_reg[6] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_197_out),
        .Q(p_5_in210_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'hE00E)) 
    \gen_sr_match_div4.gen_sr_match[6].prev_sr_match_fall3_r[6]_i_1 
       (.I0(\gen_pat_match_div4.pat1_data_match_r_reg_n_0 ),
        .I1(\gen_pat_match_div4.pat0_data_match_r_reg_n_0 ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_fall3_r_reg[6]_16 ),
        .I3(\gen_old_sr_div4.gen_old_sr[6].prev_sr_fall3_r_reg[6]_88 ),
        .O(p_195_out));
  FDRE \gen_sr_match_div4.gen_sr_match[6].prev_sr_match_fall3_r_reg[6] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_195_out),
        .Q(p_7_in212_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'hE00E)) 
    \gen_sr_match_div4.gen_sr_match[6].prev_sr_match_rise0_r[6]_i_1 
       (.I0(\gen_pat_match_div4.pat1_data_match_r_reg_n_0 ),
        .I1(\gen_pat_match_div4.pat0_data_match_r_reg_n_0 ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_rise0_r_reg[6]_8 ),
        .I3(\gen_old_sr_div4.gen_old_sr[6].prev_sr_rise0_r_reg[6]_120 ),
        .O(p_201_out));
  FDRE \gen_sr_match_div4.gen_sr_match[6].prev_sr_match_rise0_r_reg[6] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_201_out),
        .Q(p_1_in213_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'hE00E)) 
    \gen_sr_match_div4.gen_sr_match[6].prev_sr_match_rise1_r[6]_i_1 
       (.I0(\gen_pat_match_div4.pat1_data_match_r_reg_n_0 ),
        .I1(\gen_pat_match_div4.pat0_data_match_r_reg_n_0 ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_rise1_r_reg[6]_40 ),
        .I3(\gen_old_sr_div4.gen_old_sr[6].prev_sr_rise1_r_reg[6]_112 ),
        .O(p_199_out));
  FDRE \gen_sr_match_div4.gen_sr_match[6].prev_sr_match_rise1_r_reg[6] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_199_out),
        .Q(p_2_in207_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'hE00E)) 
    \gen_sr_match_div4.gen_sr_match[6].prev_sr_match_rise2_r[6]_i_1 
       (.I0(\gen_pat_match_div4.pat1_data_match_r_reg_n_0 ),
        .I1(\gen_pat_match_div4.pat0_data_match_r_reg_n_0 ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_rise2_r_reg[6]_24 ),
        .I3(\gen_old_sr_div4.gen_old_sr[6].prev_sr_rise2_r_reg[6]_80 ),
        .O(p_193_out));
  FDRE \gen_sr_match_div4.gen_sr_match[6].prev_sr_match_rise2_r_reg[6] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_193_out),
        .Q(p_4_in209_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'hE00E)) 
    \gen_sr_match_div4.gen_sr_match[6].prev_sr_match_rise3_r[6]_i_1 
       (.I0(\gen_pat_match_div4.pat1_data_match_r_reg_n_0 ),
        .I1(\gen_pat_match_div4.pat0_data_match_r_reg_n_0 ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[6].sr_rise3_r_reg[6]_64 ),
        .I3(\gen_old_sr_div4.gen_old_sr[6].prev_sr_rise3_r_reg[6]_96 ),
        .O(p_191_out));
  FDRE \gen_sr_match_div4.gen_sr_match[6].prev_sr_match_rise3_r_reg[6] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_191_out),
        .Q(p_6_in211_in),
        .R(1'b0));
  FDRE \gen_sr_match_div4.gen_sr_match[7].old_sr_diff_r_reg[7] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_sr_match_div4.gen_sr_match[7].old_sr_match_cyc2_r_reg[7]_inv_n_0 ),
        .Q(\gen_sr_match_div4.gen_sr_match[7].old_sr_diff_r_reg_n_0_[7] ),
        .R(\gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \gen_sr_match_div4.gen_sr_match[7].old_sr_match_cyc2_r[7]_inv_i_1 
       (.I0(\gen_sr_match_div4.gen_sr_match[7].old_sr_match_rise2_r_reg_n_0_[7] ),
        .I1(\gen_sr_match_div4.gen_sr_match[7].old_sr_match_fall2_r_reg_n_0_[7] ),
        .I2(p_3_in135_in),
        .I3(\gen_sr_match_div4.gen_sr_match[7].old_sr_match_rise1_r_reg_n_0_[7] ),
        .I4(\gen_sr_match_div4.gen_sr_match[7].old_sr_match_cyc2_r[7]_inv_i_2_n_0 ),
        .O(p_138_out__0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gen_sr_match_div4.gen_sr_match[7].old_sr_match_cyc2_r[7]_inv_i_2 
       (.I0(p_7_in),
        .I1(p_6_in136_in),
        .I2(p_0_in134_in),
        .I3(p_1_in137_in),
        .O(\gen_sr_match_div4.gen_sr_match[7].old_sr_match_cyc2_r[7]_inv_i_2_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \gen_sr_match_div4.gen_sr_match[7].old_sr_match_cyc2_r_reg[7]_inv 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_138_out__0),
        .Q(\gen_sr_match_div4.gen_sr_match[7].old_sr_match_cyc2_r_reg[7]_inv_n_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'hE00E)) 
    \gen_sr_match_div4.gen_sr_match[7].old_sr_match_fall0_r[7]_i_1 
       (.I0(\gen_pat_match_div4.pat1_data_match_r_reg_n_0 ),
        .I1(\gen_pat_match_div4.pat0_data_match_r_reg_n_0 ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_fall0_r_reg[7]_49 ),
        .I3(\gen_old_sr_div4.gen_old_sr[7].old_sr_fall0_r_reg[7]_153 ),
        .O(p_180_out));
  FDRE \gen_sr_match_div4.gen_sr_match[7].old_sr_match_fall0_r_reg[7] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_180_out),
        .Q(p_0_in134_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'hE00E)) 
    \gen_sr_match_div4.gen_sr_match[7].old_sr_match_fall1_r[7]_i_1 
       (.I0(\gen_pat_match_div4.pat1_data_match_r_reg_n_0 ),
        .I1(\gen_pat_match_div4.pat0_data_match_r_reg_n_0 ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_fall1_r_reg[7]_33 ),
        .I3(\gen_old_sr_div4.gen_old_sr[7].old_sr_fall1_r_reg[7]_137 ),
        .O(p_178_out));
  FDRE \gen_sr_match_div4.gen_sr_match[7].old_sr_match_fall1_r_reg[7] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_178_out),
        .Q(p_3_in135_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'hE00E)) 
    \gen_sr_match_div4.gen_sr_match[7].old_sr_match_fall2_r[7]_i_1 
       (.I0(\gen_pat_match_div4.pat1_data_match_r_reg_n_0 ),
        .I1(\gen_pat_match_div4.pat0_data_match_r_reg_n_0 ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_fall2_r_reg[7]_57 ),
        .I3(\gen_old_sr_div4.gen_old_sr[7].old_sr_fall2_r_reg[7]_177 ),
        .O(p_172_out));
  FDRE \gen_sr_match_div4.gen_sr_match[7].old_sr_match_fall2_r_reg[7] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_172_out),
        .Q(\gen_sr_match_div4.gen_sr_match[7].old_sr_match_fall2_r_reg_n_0_[7] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'hE00E)) 
    \gen_sr_match_div4.gen_sr_match[7].old_sr_match_fall3_r[7]_i_1 
       (.I0(\gen_pat_match_div4.pat1_data_match_r_reg_n_0 ),
        .I1(\gen_pat_match_div4.pat0_data_match_r_reg_n_0 ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_fall3_r_reg[7]_17 ),
        .I3(\gen_old_sr_div4.gen_old_sr[7].old_sr_fall3_r_reg[7]_185 ),
        .O(p_170_out));
  FDRE \gen_sr_match_div4.gen_sr_match[7].old_sr_match_fall3_r_reg[7] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_170_out),
        .Q(p_7_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'hE00E)) 
    \gen_sr_match_div4.gen_sr_match[7].old_sr_match_rise0_r[7]_i_1 
       (.I0(\gen_pat_match_div4.pat1_data_match_r_reg_n_0 ),
        .I1(\gen_pat_match_div4.pat0_data_match_r_reg_n_0 ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_rise0_r_reg[7]_9 ),
        .I3(\gen_old_sr_div4.gen_old_sr[7].old_sr_rise0_r_reg[7]_145 ),
        .O(p_176_out));
  FDRE \gen_sr_match_div4.gen_sr_match[7].old_sr_match_rise0_r_reg[7] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_176_out),
        .Q(p_1_in137_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'hE00E)) 
    \gen_sr_match_div4.gen_sr_match[7].old_sr_match_rise1_r[7]_i_1 
       (.I0(\gen_pat_match_div4.pat1_data_match_r_reg_n_0 ),
        .I1(\gen_pat_match_div4.pat0_data_match_r_reg_n_0 ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_rise1_r_reg[7]_41 ),
        .I3(\gen_old_sr_div4.gen_old_sr[7].old_sr_rise1_r_reg[7]_161 ),
        .O(p_174_out));
  FDRE \gen_sr_match_div4.gen_sr_match[7].old_sr_match_rise1_r_reg[7] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_174_out),
        .Q(\gen_sr_match_div4.gen_sr_match[7].old_sr_match_rise1_r_reg_n_0_[7] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'hE00E)) 
    \gen_sr_match_div4.gen_sr_match[7].old_sr_match_rise2_r[7]_i_1 
       (.I0(\gen_pat_match_div4.pat1_data_match_r_reg_n_0 ),
        .I1(\gen_pat_match_div4.pat0_data_match_r_reg_n_0 ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_rise2_r_reg[7]_25 ),
        .I3(\gen_old_sr_div4.gen_old_sr[7].old_sr_rise2_r_reg[7]_169 ),
        .O(p_168_out));
  FDRE \gen_sr_match_div4.gen_sr_match[7].old_sr_match_rise2_r_reg[7] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_168_out),
        .Q(\gen_sr_match_div4.gen_sr_match[7].old_sr_match_rise2_r_reg_n_0_[7] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'hE00E)) 
    \gen_sr_match_div4.gen_sr_match[7].old_sr_match_rise3_r[7]_i_1 
       (.I0(\gen_pat_match_div4.pat1_data_match_r_reg_n_0 ),
        .I1(\gen_pat_match_div4.pat0_data_match_r_reg_n_0 ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_rise3_r_reg[7]_65 ),
        .I3(\gen_old_sr_div4.gen_old_sr[7].old_sr_rise3_r_reg[7]_193 ),
        .O(p_166_out));
  FDRE \gen_sr_match_div4.gen_sr_match[7].old_sr_match_rise3_r_reg[7] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_166_out),
        .Q(p_6_in136_in),
        .R(1'b0));
  FDRE \gen_sr_match_div4.gen_sr_match[7].prev_sr_diff_r_reg[7] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_sr_match_div4.gen_sr_match[7].prev_sr_match_cyc2_r_reg[7]_inv_n_0 ),
        .Q(\gen_sr_match_div4.gen_sr_match[7].prev_sr_diff_r_reg_n_0_[7] ),
        .R(\gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \gen_sr_match_div4.gen_sr_match[7].prev_sr_match_cyc2_r[7]_inv_i_1 
       (.I0(p_4_in159_in),
        .I1(p_5_in160_in),
        .I2(p_3_in158_in),
        .I3(p_2_in157_in),
        .I4(\gen_sr_match_div4.gen_sr_match[7].prev_sr_match_cyc2_r[7]_inv_i_2_n_0 ),
        .O(p_164_out__0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gen_sr_match_div4.gen_sr_match[7].prev_sr_match_cyc2_r[7]_inv_i_2 
       (.I0(p_7_in162_in),
        .I1(p_6_in161_in),
        .I2(p_0_in156_in),
        .I3(p_1_in163_in),
        .O(\gen_sr_match_div4.gen_sr_match[7].prev_sr_match_cyc2_r[7]_inv_i_2_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \gen_sr_match_div4.gen_sr_match[7].prev_sr_match_cyc2_r_reg[7]_inv 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_164_out__0),
        .Q(\gen_sr_match_div4.gen_sr_match[7].prev_sr_match_cyc2_r_reg[7]_inv_n_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'hE00E)) 
    \gen_sr_match_div4.gen_sr_match[7].prev_sr_match_fall0_r[7]_i_1 
       (.I0(\gen_pat_match_div4.pat1_data_match_r_reg_n_0 ),
        .I1(\gen_pat_match_div4.pat0_data_match_r_reg_n_0 ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_fall0_r_reg[7]_49 ),
        .I3(\gen_old_sr_div4.gen_old_sr[7].prev_sr_fall0_r_reg[7]_105 ),
        .O(p_155_out));
  FDRE \gen_sr_match_div4.gen_sr_match[7].prev_sr_match_fall0_r_reg[7] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_155_out),
        .Q(p_0_in156_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'hE00E)) 
    \gen_sr_match_div4.gen_sr_match[7].prev_sr_match_fall1_r[7]_i_1 
       (.I0(\gen_pat_match_div4.pat1_data_match_r_reg_n_0 ),
        .I1(\gen_pat_match_div4.pat0_data_match_r_reg_n_0 ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_fall1_r_reg[7]_33 ),
        .I3(\gen_old_sr_div4.gen_old_sr[7].prev_sr_fall1_r_reg[7]_73 ),
        .O(p_153_out));
  FDRE \gen_sr_match_div4.gen_sr_match[7].prev_sr_match_fall1_r_reg[7] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_153_out),
        .Q(p_3_in158_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'hE00E)) 
    \gen_sr_match_div4.gen_sr_match[7].prev_sr_match_fall2_r[7]_i_1 
       (.I0(\gen_pat_match_div4.pat1_data_match_r_reg_n_0 ),
        .I1(\gen_pat_match_div4.pat0_data_match_r_reg_n_0 ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_fall2_r_reg[7]_57 ),
        .I3(\gen_old_sr_div4.gen_old_sr[7].prev_sr_fall2_r_reg[7]_129 ),
        .O(p_147_out));
  FDRE \gen_sr_match_div4.gen_sr_match[7].prev_sr_match_fall2_r_reg[7] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_147_out),
        .Q(p_5_in160_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'hE00E)) 
    \gen_sr_match_div4.gen_sr_match[7].prev_sr_match_fall3_r[7]_i_1 
       (.I0(\gen_pat_match_div4.pat1_data_match_r_reg_n_0 ),
        .I1(\gen_pat_match_div4.pat0_data_match_r_reg_n_0 ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_fall3_r_reg[7]_17 ),
        .I3(\gen_old_sr_div4.gen_old_sr[7].prev_sr_fall3_r_reg[7]_89 ),
        .O(p_145_out));
  FDRE \gen_sr_match_div4.gen_sr_match[7].prev_sr_match_fall3_r_reg[7] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_145_out),
        .Q(p_7_in162_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'hE00E)) 
    \gen_sr_match_div4.gen_sr_match[7].prev_sr_match_rise0_r[7]_i_1 
       (.I0(\gen_pat_match_div4.pat1_data_match_r_reg_n_0 ),
        .I1(\gen_pat_match_div4.pat0_data_match_r_reg_n_0 ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_rise0_r_reg[7]_9 ),
        .I3(\gen_old_sr_div4.gen_old_sr[7].prev_sr_rise0_r_reg[7]_121 ),
        .O(p_151_out));
  FDRE \gen_sr_match_div4.gen_sr_match[7].prev_sr_match_rise0_r_reg[7] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_151_out),
        .Q(p_1_in163_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'hE00E)) 
    \gen_sr_match_div4.gen_sr_match[7].prev_sr_match_rise1_r[7]_i_1 
       (.I0(\gen_pat_match_div4.pat1_data_match_r_reg_n_0 ),
        .I1(\gen_pat_match_div4.pat0_data_match_r_reg_n_0 ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_rise1_r_reg[7]_41 ),
        .I3(\gen_old_sr_div4.gen_old_sr[7].prev_sr_rise1_r_reg[7]_113 ),
        .O(p_149_out));
  FDRE \gen_sr_match_div4.gen_sr_match[7].prev_sr_match_rise1_r_reg[7] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_149_out),
        .Q(p_2_in157_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'hE00E)) 
    \gen_sr_match_div4.gen_sr_match[7].prev_sr_match_rise2_r[7]_i_1 
       (.I0(\gen_pat_match_div4.pat1_data_match_r_reg_n_0 ),
        .I1(\gen_pat_match_div4.pat0_data_match_r_reg_n_0 ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_rise2_r_reg[7]_25 ),
        .I3(\gen_old_sr_div4.gen_old_sr[7].prev_sr_rise2_r_reg[7]_81 ),
        .O(p_143_out));
  FDRE \gen_sr_match_div4.gen_sr_match[7].prev_sr_match_rise2_r_reg[7] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_143_out),
        .Q(p_4_in159_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'hE00E)) 
    \gen_sr_match_div4.gen_sr_match[7].prev_sr_match_rise3_r[7]_i_1 
       (.I0(\gen_pat_match_div4.pat1_data_match_r_reg_n_0 ),
        .I1(\gen_pat_match_div4.pat0_data_match_r_reg_n_0 ),
        .I2(\gen_sr_div4.gen_sr_len_eq1.gen_sr[7].sr_rise3_r_reg[7]_65 ),
        .I3(\gen_old_sr_div4.gen_old_sr[7].prev_sr_rise3_r_reg[7]_97 ),
        .O(p_141_out));
  FDRE \gen_sr_match_div4.gen_sr_match[7].prev_sr_match_rise3_r_reg[7] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_141_out),
        .Q(p_6_in161_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gen_track_left_edge[0].pb_cnt_eye_size_r[0][0]_i_1 
       (.I0(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0 [0]),
        .O(p_0_in__2[0]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gen_track_left_edge[0].pb_cnt_eye_size_r[0][1]_i_1 
       (.I0(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0 [0]),
        .I1(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0 [1]),
        .O(p_0_in__2[1]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \gen_track_left_edge[0].pb_cnt_eye_size_r[0][2]_i_1 
       (.I0(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0 [2]),
        .I1(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0 [1]),
        .I2(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0 [0]),
        .O(p_0_in__2[2]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \gen_track_left_edge[0].pb_cnt_eye_size_r[0][3]_i_1 
       (.I0(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0 [3]),
        .I1(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0 [0]),
        .I2(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0 [1]),
        .I3(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0 [2]),
        .O(p_0_in__2[3]));
  LUT5 #(
    .INIT(32'hFFEFAAAA)) 
    \gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1 
       (.I0(pb_detect_edge_setup),
        .I1(\gen_track_left_edge[0].pb_last_tap_jitter_r_reg_n_0_[0] ),
        .I2(samp_cnt_done_r_reg_n_0),
        .I3(\gen_track_left_edge[0].pb_found_edge_r_reg_n_0_[0] ),
        .I4(\gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_4_n_0 ),
        .O(\gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0002)) 
    \gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_2 
       (.I0(samp_cnt_done_r_reg_n_0),
        .I1(\gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_2_n_0 ),
        .I2(pb_detect_edge_done_r[0]),
        .I3(\gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_5_n_0 ),
        .O(pb_cnt_eye_size_r));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_3 
       (.I0(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0 [4]),
        .I1(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0 [2]),
        .I2(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0 [1]),
        .I3(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0 [0]),
        .I4(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0 [3]),
        .O(p_0_in__2[4]));
  LUT6 #(
    .INIT(64'h1111111111111110)) 
    \gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_4 
       (.I0(pb_detect_edge_done_r[0]),
        .I1(\gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_2_n_0 ),
        .I2(\gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r_reg_n_0_[0] ),
        .I3(samp_cnt_done_r_reg_n_0),
        .I4(\gen_sr_match_div4.gen_sr_match[0].old_sr_diff_r_reg_n_0_[0] ),
        .I5(\gen_track_left_edge[0].pb_last_tap_jitter_r_reg_n_0_[0] ),
        .O(\gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    \gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_5 
       (.I0(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0 [2]),
        .I1(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0 [1]),
        .I2(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0 [0]),
        .I3(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0 [3]),
        .I4(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0 [4]),
        .O(\gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_5_n_0 ));
  FDRE \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0][0] 
       (.C(sys_rst),
        .CE(pb_cnt_eye_size_r),
        .D(p_0_in__2[0]),
        .Q(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0 [0]),
        .R(\gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0][1] 
       (.C(sys_rst),
        .CE(pb_cnt_eye_size_r),
        .D(p_0_in__2[1]),
        .Q(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0 [1]),
        .R(\gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0][2] 
       (.C(sys_rst),
        .CE(pb_cnt_eye_size_r),
        .D(p_0_in__2[2]),
        .Q(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0 [2]),
        .R(\gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0][3] 
       (.C(sys_rst),
        .CE(pb_cnt_eye_size_r),
        .D(p_0_in__2[3]),
        .Q(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0 [3]),
        .R(\gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0][4] 
       (.C(sys_rst),
        .CE(pb_cnt_eye_size_r),
        .D(p_0_in__2[4]),
        .Q(\gen_track_left_edge[0].pb_cnt_eye_size_r_reg[0]__0 [4]),
        .R(\gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00FE)) 
    \gen_track_left_edge[0].pb_detect_edge_done_r[0]_i_1 
       (.I0(pb_detect_edge_done_r[0]),
        .I1(\gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r_reg_n_0_[0] ),
        .I2(samp_cnt_done_r_reg_n_0),
        .I3(\gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_2_n_0 ),
        .O(\gen_track_left_edge[0].pb_detect_edge_done_r[0]_i_1_n_0 ));
  FDRE \gen_track_left_edge[0].pb_detect_edge_done_r_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_track_left_edge[0].pb_detect_edge_done_r[0]_i_1_n_0 ),
        .Q(pb_detect_edge_done_r[0]),
        .R(pb_detect_edge_setup));
  LUT6 #(
    .INIT(64'h00000000F0F0F0FB)) 
    \gen_track_left_edge[0].pb_found_edge_r[0]_i_1 
       (.I0(\gen_track_left_edge[0].pb_last_tap_jitter_r_reg_n_0_[0] ),
        .I1(samp_cnt_done_r_reg_n_0),
        .I2(\gen_track_left_edge[0].pb_found_edge_r_reg_n_0_[0] ),
        .I3(\gen_track_left_edge[0].pb_found_edge_r[0]_i_2_n_0 ),
        .I4(pb_detect_edge_done_r[0]),
        .I5(\gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_2_n_0 ),
        .O(\gen_track_left_edge[0].pb_found_edge_r[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \gen_track_left_edge[0].pb_found_edge_r[0]_i_2 
       (.I0(\gen_track_left_edge[0].pb_last_tap_jitter_r_reg_n_0_[0] ),
        .I1(\gen_sr_match_div4.gen_sr_match[0].old_sr_diff_r_reg_n_0_[0] ),
        .I2(samp_cnt_done_r_reg_n_0),
        .I3(\gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r_reg_n_0_[0] ),
        .O(\gen_track_left_edge[0].pb_found_edge_r[0]_i_2_n_0 ));
  FDRE \gen_track_left_edge[0].pb_found_edge_r_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_track_left_edge[0].pb_found_edge_r[0]_i_1_n_0 ),
        .Q(\gen_track_left_edge[0].pb_found_edge_r_reg_n_0_[0] ),
        .R(pb_detect_edge_setup));
  LUT6 #(
    .INIT(64'h0030FFFF00200000)) 
    \gen_track_left_edge[0].pb_found_stable_eye_r[0]_i_1 
       (.I0(\gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_5_n_0 ),
        .I1(\gen_track_left_edge[0].pb_last_tap_jitter_r_reg_n_0_[0] ),
        .I2(samp_cnt_done_r_reg_n_0),
        .I3(\gen_track_left_edge[0].pb_found_edge_r_reg_n_0_[0] ),
        .I4(\gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_4_n_0 ),
        .I5(\gen_track_left_edge[0].pb_found_stable_eye_r_reg ),
        .O(\gen_track_left_edge[0].pb_found_stable_eye_r[0]_i_1_n_0 ));
  FDRE \gen_track_left_edge[0].pb_found_stable_eye_r_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_track_left_edge[0].pb_found_stable_eye_r[0]_i_1_n_0 ),
        .Q(\gen_track_left_edge[0].pb_found_stable_eye_r_reg ),
        .R(pb_detect_edge_setup));
  LUT6 #(
    .INIT(64'h0A0A0A0A0A0A000E)) 
    \gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_1 
       (.I0(\gen_track_left_edge[0].pb_last_tap_jitter_r_reg_n_0_[0] ),
        .I1(\gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r_reg_n_0_[0] ),
        .I2(pb_detect_edge_setup),
        .I3(samp_cnt_done_r_reg_n_0),
        .I4(pb_detect_edge_done_r[0]),
        .I5(\gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_2_n_0 ),
        .O(\gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEDFFFDFFEFFF)) 
    \gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_2 
       (.I0(cal1_state_r[2]),
        .I1(cal1_state_r[5]),
        .I2(cal1_state_r[4]),
        .I3(cal1_state_r[0]),
        .I4(cal1_state_r[3]),
        .I5(cal1_state_r[1]),
        .O(\gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_2_n_0 ));
  FDRE \gen_track_left_edge[0].pb_last_tap_jitter_r_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_1_n_0 ),
        .Q(\gen_track_left_edge[0].pb_last_tap_jitter_r_reg_n_0_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gen_track_left_edge[1].pb_cnt_eye_size_r[1][0]_i_1 
       (.I0(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0 [0]),
        .O(p_0_in__3[0]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gen_track_left_edge[1].pb_cnt_eye_size_r[1][1]_i_1 
       (.I0(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0 [0]),
        .I1(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0 [1]),
        .O(p_0_in__3[1]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \gen_track_left_edge[1].pb_cnt_eye_size_r[1][2]_i_1 
       (.I0(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0 [2]),
        .I1(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0 [1]),
        .I2(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0 [0]),
        .O(p_0_in__3[2]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \gen_track_left_edge[1].pb_cnt_eye_size_r[1][3]_i_1 
       (.I0(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0 [3]),
        .I1(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0 [0]),
        .I2(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0 [1]),
        .I3(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0 [2]),
        .O(p_0_in__3[3]));
  LUT5 #(
    .INIT(32'hFFEFAAAA)) 
    \gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1 
       (.I0(pb_detect_edge_setup),
        .I1(p_0_in16_in),
        .I2(samp_cnt_done_r_reg_n_0),
        .I3(\gen_track_left_edge[1].pb_found_edge_r_reg_n_0_[1] ),
        .I4(\gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_4_n_0 ),
        .O(\gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0002)) 
    \gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2 
       (.I0(samp_cnt_done_r_reg_n_0),
        .I1(\gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_2_n_0 ),
        .I2(pb_detect_edge_done_r[1]),
        .I3(\gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_5_n_0 ),
        .O(\gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_3 
       (.I0(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0 [4]),
        .I1(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0 [2]),
        .I2(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0 [1]),
        .I3(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0 [0]),
        .I4(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0 [3]),
        .O(p_0_in__3[4]));
  LUT6 #(
    .INIT(64'h1111111111111110)) 
    \gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_4 
       (.I0(pb_detect_edge_done_r[1]),
        .I1(\gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_2_n_0 ),
        .I2(samp_cnt_done_r_reg_n_0),
        .I3(p_0_in102_in),
        .I4(p_1_in17_in),
        .I5(p_0_in16_in),
        .O(\gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    \gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_5 
       (.I0(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0 [2]),
        .I1(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0 [1]),
        .I2(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0 [0]),
        .I3(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0 [3]),
        .I4(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0 [4]),
        .O(\gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_5_n_0 ));
  FDRE \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1][0] 
       (.C(sys_rst),
        .CE(\gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0 ),
        .D(p_0_in__3[0]),
        .Q(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0 [0]),
        .R(\gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1][1] 
       (.C(sys_rst),
        .CE(\gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0 ),
        .D(p_0_in__3[1]),
        .Q(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0 [1]),
        .R(\gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1][2] 
       (.C(sys_rst),
        .CE(\gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0 ),
        .D(p_0_in__3[2]),
        .Q(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0 [2]),
        .R(\gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1][3] 
       (.C(sys_rst),
        .CE(\gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0 ),
        .D(p_0_in__3[3]),
        .Q(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0 [3]),
        .R(\gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1][4] 
       (.C(sys_rst),
        .CE(\gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0 ),
        .D(p_0_in__3[4]),
        .Q(\gen_track_left_edge[1].pb_cnt_eye_size_r_reg[1]__0 [4]),
        .R(\gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00FE)) 
    \gen_track_left_edge[1].pb_detect_edge_done_r[1]_i_1 
       (.I0(pb_detect_edge_done_r[1]),
        .I1(samp_cnt_done_r_reg_n_0),
        .I2(p_0_in102_in),
        .I3(\gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_2_n_0 ),
        .O(\gen_track_left_edge[1].pb_detect_edge_done_r[1]_i_1_n_0 ));
  FDRE \gen_track_left_edge[1].pb_detect_edge_done_r_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_track_left_edge[1].pb_detect_edge_done_r[1]_i_1_n_0 ),
        .Q(pb_detect_edge_done_r[1]),
        .R(pb_detect_edge_setup));
  LUT6 #(
    .INIT(64'h00000000F0F0F0FB)) 
    \gen_track_left_edge[1].pb_found_edge_r[1]_i_1 
       (.I0(p_0_in16_in),
        .I1(samp_cnt_done_r_reg_n_0),
        .I2(\gen_track_left_edge[1].pb_found_edge_r_reg_n_0_[1] ),
        .I3(\gen_track_left_edge[1].pb_found_edge_r[1]_i_2_n_0 ),
        .I4(pb_detect_edge_done_r[1]),
        .I5(\gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_2_n_0 ),
        .O(\gen_track_left_edge[1].pb_found_edge_r[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \gen_track_left_edge[1].pb_found_edge_r[1]_i_2 
       (.I0(p_0_in16_in),
        .I1(p_1_in17_in),
        .I2(p_0_in102_in),
        .I3(samp_cnt_done_r_reg_n_0),
        .O(\gen_track_left_edge[1].pb_found_edge_r[1]_i_2_n_0 ));
  FDRE \gen_track_left_edge[1].pb_found_edge_r_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_track_left_edge[1].pb_found_edge_r[1]_i_1_n_0 ),
        .Q(\gen_track_left_edge[1].pb_found_edge_r_reg_n_0_[1] ),
        .R(pb_detect_edge_setup));
  LUT6 #(
    .INIT(64'h0030FFFF00200000)) 
    \gen_track_left_edge[1].pb_found_stable_eye_r[1]_i_1 
       (.I0(\gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_5_n_0 ),
        .I1(p_0_in16_in),
        .I2(samp_cnt_done_r_reg_n_0),
        .I3(\gen_track_left_edge[1].pb_found_edge_r_reg_n_0_[1] ),
        .I4(\gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_4_n_0 ),
        .I5(\gen_track_left_edge[1].pb_found_stable_eye_r_reg ),
        .O(\gen_track_left_edge[1].pb_found_stable_eye_r[1]_i_1_n_0 ));
  FDRE \gen_track_left_edge[1].pb_found_stable_eye_r_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_track_left_edge[1].pb_found_stable_eye_r[1]_i_1_n_0 ),
        .Q(\gen_track_left_edge[1].pb_found_stable_eye_r_reg ),
        .R(pb_detect_edge_setup));
  LUT6 #(
    .INIT(64'h0A0A0A0A0A0A000E)) 
    \gen_track_left_edge[1].pb_last_tap_jitter_r[1]_i_1 
       (.I0(p_0_in16_in),
        .I1(p_0_in102_in),
        .I2(pb_detect_edge_setup),
        .I3(samp_cnt_done_r_reg_n_0),
        .I4(pb_detect_edge_done_r[1]),
        .I5(\gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_2_n_0 ),
        .O(\gen_track_left_edge[1].pb_last_tap_jitter_r[1]_i_1_n_0 ));
  FDRE \gen_track_left_edge[1].pb_last_tap_jitter_r_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_track_left_edge[1].pb_last_tap_jitter_r[1]_i_1_n_0 ),
        .Q(p_0_in16_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gen_track_left_edge[2].pb_cnt_eye_size_r[2][0]_i_1 
       (.I0(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0 [0]),
        .O(p_0_in__4[0]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gen_track_left_edge[2].pb_cnt_eye_size_r[2][1]_i_1 
       (.I0(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0 [0]),
        .I1(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0 [1]),
        .O(p_0_in__4[1]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \gen_track_left_edge[2].pb_cnt_eye_size_r[2][2]_i_1 
       (.I0(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0 [2]),
        .I1(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0 [1]),
        .I2(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0 [0]),
        .O(p_0_in__4[2]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \gen_track_left_edge[2].pb_cnt_eye_size_r[2][3]_i_1 
       (.I0(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0 [3]),
        .I1(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0 [0]),
        .I2(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0 [1]),
        .I3(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0 [2]),
        .O(p_0_in__4[3]));
  LUT5 #(
    .INIT(32'hFFEFAAAA)) 
    \gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1 
       (.I0(pb_detect_edge_setup),
        .I1(p_0_in13_in),
        .I2(samp_cnt_done_r_reg_n_0),
        .I3(\gen_track_left_edge[2].pb_found_edge_r_reg_n_0_[2] ),
        .I4(\gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_4_n_0 ),
        .O(\gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0002)) 
    \gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2 
       (.I0(samp_cnt_done_r_reg_n_0),
        .I1(\gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_2_n_0 ),
        .I2(pb_detect_edge_done_r[2]),
        .I3(\gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_5_n_0 ),
        .O(\gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_3 
       (.I0(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0 [4]),
        .I1(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0 [2]),
        .I2(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0 [1]),
        .I3(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0 [0]),
        .I4(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0 [3]),
        .O(p_0_in__4[4]));
  LUT6 #(
    .INIT(64'h1111111111111110)) 
    \gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_4 
       (.I0(pb_detect_edge_done_r[2]),
        .I1(\gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_2_n_0 ),
        .I2(samp_cnt_done_r_reg_n_0),
        .I3(p_0_in99_in),
        .I4(p_1_in14_in),
        .I5(p_0_in13_in),
        .O(\gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    \gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_5 
       (.I0(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0 [2]),
        .I1(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0 [1]),
        .I2(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0 [0]),
        .I3(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0 [3]),
        .I4(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0 [4]),
        .O(\gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_5_n_0 ));
  FDRE \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2][0] 
       (.C(sys_rst),
        .CE(\gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0 ),
        .D(p_0_in__4[0]),
        .Q(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0 [0]),
        .R(\gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2][1] 
       (.C(sys_rst),
        .CE(\gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0 ),
        .D(p_0_in__4[1]),
        .Q(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0 [1]),
        .R(\gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2][2] 
       (.C(sys_rst),
        .CE(\gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0 ),
        .D(p_0_in__4[2]),
        .Q(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0 [2]),
        .R(\gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2][3] 
       (.C(sys_rst),
        .CE(\gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0 ),
        .D(p_0_in__4[3]),
        .Q(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0 [3]),
        .R(\gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2][4] 
       (.C(sys_rst),
        .CE(\gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0 ),
        .D(p_0_in__4[4]),
        .Q(\gen_track_left_edge[2].pb_cnt_eye_size_r_reg[2]__0 [4]),
        .R(\gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00FE)) 
    \gen_track_left_edge[2].pb_detect_edge_done_r[2]_i_1 
       (.I0(pb_detect_edge_done_r[2]),
        .I1(samp_cnt_done_r_reg_n_0),
        .I2(p_0_in99_in),
        .I3(\gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_2_n_0 ),
        .O(\gen_track_left_edge[2].pb_detect_edge_done_r[2]_i_1_n_0 ));
  FDRE \gen_track_left_edge[2].pb_detect_edge_done_r_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_track_left_edge[2].pb_detect_edge_done_r[2]_i_1_n_0 ),
        .Q(pb_detect_edge_done_r[2]),
        .R(pb_detect_edge_setup));
  LUT6 #(
    .INIT(64'h00000000F0F0F0FB)) 
    \gen_track_left_edge[2].pb_found_edge_r[2]_i_1 
       (.I0(p_0_in13_in),
        .I1(samp_cnt_done_r_reg_n_0),
        .I2(\gen_track_left_edge[2].pb_found_edge_r_reg_n_0_[2] ),
        .I3(\gen_track_left_edge[2].pb_found_edge_r[2]_i_2_n_0 ),
        .I4(pb_detect_edge_done_r[2]),
        .I5(\gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_2_n_0 ),
        .O(\gen_track_left_edge[2].pb_found_edge_r[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \gen_track_left_edge[2].pb_found_edge_r[2]_i_2 
       (.I0(p_0_in13_in),
        .I1(p_1_in14_in),
        .I2(p_0_in99_in),
        .I3(samp_cnt_done_r_reg_n_0),
        .O(\gen_track_left_edge[2].pb_found_edge_r[2]_i_2_n_0 ));
  FDRE \gen_track_left_edge[2].pb_found_edge_r_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_track_left_edge[2].pb_found_edge_r[2]_i_1_n_0 ),
        .Q(\gen_track_left_edge[2].pb_found_edge_r_reg_n_0_[2] ),
        .R(pb_detect_edge_setup));
  LUT6 #(
    .INIT(64'h0030FFFF00200000)) 
    \gen_track_left_edge[2].pb_found_stable_eye_r[2]_i_1 
       (.I0(\gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_5_n_0 ),
        .I1(p_0_in13_in),
        .I2(samp_cnt_done_r_reg_n_0),
        .I3(\gen_track_left_edge[2].pb_found_edge_r_reg_n_0_[2] ),
        .I4(\gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_4_n_0 ),
        .I5(\gen_track_left_edge[2].pb_found_stable_eye_r_reg ),
        .O(\gen_track_left_edge[2].pb_found_stable_eye_r[2]_i_1_n_0 ));
  FDRE \gen_track_left_edge[2].pb_found_stable_eye_r_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_track_left_edge[2].pb_found_stable_eye_r[2]_i_1_n_0 ),
        .Q(\gen_track_left_edge[2].pb_found_stable_eye_r_reg ),
        .R(pb_detect_edge_setup));
  LUT6 #(
    .INIT(64'h0A0A0A0A0A0A000E)) 
    \gen_track_left_edge[2].pb_last_tap_jitter_r[2]_i_1 
       (.I0(p_0_in13_in),
        .I1(p_0_in99_in),
        .I2(pb_detect_edge_setup),
        .I3(samp_cnt_done_r_reg_n_0),
        .I4(pb_detect_edge_done_r[2]),
        .I5(\gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_2_n_0 ),
        .O(\gen_track_left_edge[2].pb_last_tap_jitter_r[2]_i_1_n_0 ));
  FDRE \gen_track_left_edge[2].pb_last_tap_jitter_r_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_track_left_edge[2].pb_last_tap_jitter_r[2]_i_1_n_0 ),
        .Q(p_0_in13_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gen_track_left_edge[3].pb_cnt_eye_size_r[3][0]_i_1 
       (.I0(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0 [0]),
        .O(p_0_in__5[0]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gen_track_left_edge[3].pb_cnt_eye_size_r[3][1]_i_1 
       (.I0(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0 [0]),
        .I1(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0 [1]),
        .O(p_0_in__5[1]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \gen_track_left_edge[3].pb_cnt_eye_size_r[3][2]_i_1 
       (.I0(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0 [2]),
        .I1(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0 [1]),
        .I2(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0 [0]),
        .O(p_0_in__5[2]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \gen_track_left_edge[3].pb_cnt_eye_size_r[3][3]_i_1 
       (.I0(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0 [3]),
        .I1(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0 [0]),
        .I2(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0 [1]),
        .I3(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0 [2]),
        .O(p_0_in__5[3]));
  LUT5 #(
    .INIT(32'hFFEFAAAA)) 
    \gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1 
       (.I0(pb_detect_edge_setup),
        .I1(p_0_in10_in),
        .I2(samp_cnt_done_r_reg_n_0),
        .I3(\gen_track_left_edge[3].pb_found_edge_r_reg_n_0_[3] ),
        .I4(\gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_4_n_0 ),
        .O(\gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0002)) 
    \gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2 
       (.I0(samp_cnt_done_r_reg_n_0),
        .I1(\gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_2_n_0 ),
        .I2(pb_detect_edge_done_r[3]),
        .I3(\gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_5_n_0 ),
        .O(\gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_3 
       (.I0(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0 [4]),
        .I1(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0 [2]),
        .I2(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0 [1]),
        .I3(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0 [0]),
        .I4(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0 [3]),
        .O(p_0_in__5[4]));
  LUT6 #(
    .INIT(64'h1111111111111110)) 
    \gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_4 
       (.I0(pb_detect_edge_done_r[3]),
        .I1(\gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_2_n_0 ),
        .I2(samp_cnt_done_r_reg_n_0),
        .I3(p_0_in96_in),
        .I4(p_1_in11_in),
        .I5(p_0_in10_in),
        .O(\gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    \gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_5 
       (.I0(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0 [2]),
        .I1(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0 [1]),
        .I2(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0 [0]),
        .I3(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0 [3]),
        .I4(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0 [4]),
        .O(\gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_5_n_0 ));
  FDRE \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3][0] 
       (.C(sys_rst),
        .CE(\gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0 ),
        .D(p_0_in__5[0]),
        .Q(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0 [0]),
        .R(\gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3][1] 
       (.C(sys_rst),
        .CE(\gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0 ),
        .D(p_0_in__5[1]),
        .Q(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0 [1]),
        .R(\gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3][2] 
       (.C(sys_rst),
        .CE(\gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0 ),
        .D(p_0_in__5[2]),
        .Q(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0 [2]),
        .R(\gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3][3] 
       (.C(sys_rst),
        .CE(\gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0 ),
        .D(p_0_in__5[3]),
        .Q(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0 [3]),
        .R(\gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3][4] 
       (.C(sys_rst),
        .CE(\gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0 ),
        .D(p_0_in__5[4]),
        .Q(\gen_track_left_edge[3].pb_cnt_eye_size_r_reg[3]__0 [4]),
        .R(\gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00FE)) 
    \gen_track_left_edge[3].pb_detect_edge_done_r[3]_i_1 
       (.I0(pb_detect_edge_done_r[3]),
        .I1(samp_cnt_done_r_reg_n_0),
        .I2(p_0_in96_in),
        .I3(\gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_2_n_0 ),
        .O(\gen_track_left_edge[3].pb_detect_edge_done_r[3]_i_1_n_0 ));
  FDRE \gen_track_left_edge[3].pb_detect_edge_done_r_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_track_left_edge[3].pb_detect_edge_done_r[3]_i_1_n_0 ),
        .Q(pb_detect_edge_done_r[3]),
        .R(pb_detect_edge_setup));
  LUT6 #(
    .INIT(64'h00000000F0F0F0FB)) 
    \gen_track_left_edge[3].pb_found_edge_r[3]_i_1 
       (.I0(p_0_in10_in),
        .I1(samp_cnt_done_r_reg_n_0),
        .I2(\gen_track_left_edge[3].pb_found_edge_r_reg_n_0_[3] ),
        .I3(\gen_track_left_edge[3].pb_found_edge_r[3]_i_2_n_0 ),
        .I4(pb_detect_edge_done_r[3]),
        .I5(\gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_2_n_0 ),
        .O(\gen_track_left_edge[3].pb_found_edge_r[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \gen_track_left_edge[3].pb_found_edge_r[3]_i_2 
       (.I0(p_0_in10_in),
        .I1(p_1_in11_in),
        .I2(p_0_in96_in),
        .I3(samp_cnt_done_r_reg_n_0),
        .O(\gen_track_left_edge[3].pb_found_edge_r[3]_i_2_n_0 ));
  FDRE \gen_track_left_edge[3].pb_found_edge_r_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_track_left_edge[3].pb_found_edge_r[3]_i_1_n_0 ),
        .Q(\gen_track_left_edge[3].pb_found_edge_r_reg_n_0_[3] ),
        .R(pb_detect_edge_setup));
  LUT6 #(
    .INIT(64'h0030FFFF00200000)) 
    \gen_track_left_edge[3].pb_found_stable_eye_r[3]_i_1 
       (.I0(\gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_5_n_0 ),
        .I1(p_0_in10_in),
        .I2(samp_cnt_done_r_reg_n_0),
        .I3(\gen_track_left_edge[3].pb_found_edge_r_reg_n_0_[3] ),
        .I4(\gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_4_n_0 ),
        .I5(\gen_track_left_edge[3].pb_found_stable_eye_r_reg ),
        .O(\gen_track_left_edge[3].pb_found_stable_eye_r[3]_i_1_n_0 ));
  FDRE \gen_track_left_edge[3].pb_found_stable_eye_r_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_track_left_edge[3].pb_found_stable_eye_r[3]_i_1_n_0 ),
        .Q(\gen_track_left_edge[3].pb_found_stable_eye_r_reg ),
        .R(pb_detect_edge_setup));
  LUT6 #(
    .INIT(64'h0A0A0A0A0A0A000E)) 
    \gen_track_left_edge[3].pb_last_tap_jitter_r[3]_i_1 
       (.I0(p_0_in10_in),
        .I1(p_0_in96_in),
        .I2(pb_detect_edge_setup),
        .I3(samp_cnt_done_r_reg_n_0),
        .I4(pb_detect_edge_done_r[3]),
        .I5(\gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_2_n_0 ),
        .O(\gen_track_left_edge[3].pb_last_tap_jitter_r[3]_i_1_n_0 ));
  FDRE \gen_track_left_edge[3].pb_last_tap_jitter_r_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_track_left_edge[3].pb_last_tap_jitter_r[3]_i_1_n_0 ),
        .Q(p_0_in10_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gen_track_left_edge[4].pb_cnt_eye_size_r[4][0]_i_1 
       (.I0(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0 [0]),
        .O(p_0_in__6[0]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gen_track_left_edge[4].pb_cnt_eye_size_r[4][1]_i_1 
       (.I0(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0 [0]),
        .I1(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0 [1]),
        .O(p_0_in__6[1]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \gen_track_left_edge[4].pb_cnt_eye_size_r[4][2]_i_1 
       (.I0(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0 [2]),
        .I1(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0 [1]),
        .I2(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0 [0]),
        .O(p_0_in__6[2]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \gen_track_left_edge[4].pb_cnt_eye_size_r[4][3]_i_1 
       (.I0(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0 [3]),
        .I1(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0 [0]),
        .I2(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0 [1]),
        .I3(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0 [2]),
        .O(p_0_in__6[3]));
  LUT5 #(
    .INIT(32'hFFEFAAAA)) 
    \gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1 
       (.I0(pb_detect_edge_setup),
        .I1(p_0_in7_in),
        .I2(samp_cnt_done_r_reg_n_0),
        .I3(\gen_track_left_edge[4].pb_found_edge_r_reg_n_0_[4] ),
        .I4(\gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_4_n_0 ),
        .O(\gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0002)) 
    \gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2 
       (.I0(samp_cnt_done_r_reg_n_0),
        .I1(\gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_2_n_0 ),
        .I2(pb_detect_edge_done_r[4]),
        .I3(\gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_5_n_0 ),
        .O(\gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_3 
       (.I0(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0 [4]),
        .I1(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0 [2]),
        .I2(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0 [1]),
        .I3(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0 [0]),
        .I4(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0 [3]),
        .O(p_0_in__6[4]));
  LUT6 #(
    .INIT(64'h1111111111111110)) 
    \gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_4 
       (.I0(pb_detect_edge_done_r[4]),
        .I1(\gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_2_n_0 ),
        .I2(samp_cnt_done_r_reg_n_0),
        .I3(p_0_in93_in),
        .I4(p_1_in8_in),
        .I5(p_0_in7_in),
        .O(\gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    \gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_5 
       (.I0(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0 [2]),
        .I1(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0 [1]),
        .I2(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0 [0]),
        .I3(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0 [3]),
        .I4(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0 [4]),
        .O(\gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_5_n_0 ));
  FDRE \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4][0] 
       (.C(sys_rst),
        .CE(\gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0 ),
        .D(p_0_in__6[0]),
        .Q(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0 [0]),
        .R(\gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4][1] 
       (.C(sys_rst),
        .CE(\gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0 ),
        .D(p_0_in__6[1]),
        .Q(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0 [1]),
        .R(\gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4][2] 
       (.C(sys_rst),
        .CE(\gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0 ),
        .D(p_0_in__6[2]),
        .Q(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0 [2]),
        .R(\gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4][3] 
       (.C(sys_rst),
        .CE(\gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0 ),
        .D(p_0_in__6[3]),
        .Q(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0 [3]),
        .R(\gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4][4] 
       (.C(sys_rst),
        .CE(\gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0 ),
        .D(p_0_in__6[4]),
        .Q(\gen_track_left_edge[4].pb_cnt_eye_size_r_reg[4]__0 [4]),
        .R(\gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00FE)) 
    \gen_track_left_edge[4].pb_detect_edge_done_r[4]_i_1 
       (.I0(pb_detect_edge_done_r[4]),
        .I1(samp_cnt_done_r_reg_n_0),
        .I2(p_0_in93_in),
        .I3(\gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_2_n_0 ),
        .O(\gen_track_left_edge[4].pb_detect_edge_done_r[4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[4].pb_detect_edge_done_r_reg[4] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_track_left_edge[4].pb_detect_edge_done_r[4]_i_1_n_0 ),
        .Q(pb_detect_edge_done_r[4]),
        .R(pb_detect_edge_setup));
  LUT6 #(
    .INIT(64'h00000000F0F0F0FB)) 
    \gen_track_left_edge[4].pb_found_edge_r[4]_i_1 
       (.I0(p_0_in7_in),
        .I1(samp_cnt_done_r_reg_n_0),
        .I2(\gen_track_left_edge[4].pb_found_edge_r_reg_n_0_[4] ),
        .I3(\gen_track_left_edge[4].pb_found_edge_r[4]_i_2_n_0 ),
        .I4(pb_detect_edge_done_r[4]),
        .I5(\gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_2_n_0 ),
        .O(\gen_track_left_edge[4].pb_found_edge_r[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \gen_track_left_edge[4].pb_found_edge_r[4]_i_2 
       (.I0(p_0_in7_in),
        .I1(p_1_in8_in),
        .I2(p_0_in93_in),
        .I3(samp_cnt_done_r_reg_n_0),
        .O(\gen_track_left_edge[4].pb_found_edge_r[4]_i_2_n_0 ));
  FDRE \gen_track_left_edge[4].pb_found_edge_r_reg[4] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_track_left_edge[4].pb_found_edge_r[4]_i_1_n_0 ),
        .Q(\gen_track_left_edge[4].pb_found_edge_r_reg_n_0_[4] ),
        .R(pb_detect_edge_setup));
  LUT6 #(
    .INIT(64'h0030FFFF00200000)) 
    \gen_track_left_edge[4].pb_found_stable_eye_r[4]_i_1 
       (.I0(\gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_5_n_0 ),
        .I1(p_0_in7_in),
        .I2(samp_cnt_done_r_reg_n_0),
        .I3(\gen_track_left_edge[4].pb_found_edge_r_reg_n_0_[4] ),
        .I4(\gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_4_n_0 ),
        .I5(\gen_track_left_edge[4].pb_found_stable_eye_r_reg ),
        .O(\gen_track_left_edge[4].pb_found_stable_eye_r[4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[4].pb_found_stable_eye_r_reg[4] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_track_left_edge[4].pb_found_stable_eye_r[4]_i_1_n_0 ),
        .Q(\gen_track_left_edge[4].pb_found_stable_eye_r_reg ),
        .R(pb_detect_edge_setup));
  LUT6 #(
    .INIT(64'h0A0A0A0A0A0A000E)) 
    \gen_track_left_edge[4].pb_last_tap_jitter_r[4]_i_1 
       (.I0(p_0_in7_in),
        .I1(p_0_in93_in),
        .I2(pb_detect_edge_setup),
        .I3(samp_cnt_done_r_reg_n_0),
        .I4(pb_detect_edge_done_r[4]),
        .I5(\gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_2_n_0 ),
        .O(\gen_track_left_edge[4].pb_last_tap_jitter_r[4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[4].pb_last_tap_jitter_r_reg[4] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_track_left_edge[4].pb_last_tap_jitter_r[4]_i_1_n_0 ),
        .Q(p_0_in7_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gen_track_left_edge[5].pb_cnt_eye_size_r[5][0]_i_1 
       (.I0(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0 [0]),
        .O(p_0_in__7[0]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gen_track_left_edge[5].pb_cnt_eye_size_r[5][1]_i_1 
       (.I0(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0 [0]),
        .I1(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0 [1]),
        .O(p_0_in__7[1]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \gen_track_left_edge[5].pb_cnt_eye_size_r[5][2]_i_1 
       (.I0(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0 [2]),
        .I1(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0 [1]),
        .I2(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0 [0]),
        .O(p_0_in__7[2]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \gen_track_left_edge[5].pb_cnt_eye_size_r[5][3]_i_1 
       (.I0(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0 [3]),
        .I1(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0 [0]),
        .I2(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0 [1]),
        .I3(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0 [2]),
        .O(p_0_in__7[3]));
  LUT5 #(
    .INIT(32'hFFEFAAAA)) 
    \gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1 
       (.I0(pb_detect_edge_setup),
        .I1(p_0_in4_in),
        .I2(samp_cnt_done_r_reg_n_0),
        .I3(\gen_track_left_edge[5].pb_found_edge_r_reg_n_0_[5] ),
        .I4(\gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_4_n_0 ),
        .O(\gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0002)) 
    \gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2 
       (.I0(samp_cnt_done_r_reg_n_0),
        .I1(\gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_2_n_0 ),
        .I2(pb_detect_edge_done_r[5]),
        .I3(\gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_5_n_0 ),
        .O(\gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_3 
       (.I0(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0 [4]),
        .I1(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0 [2]),
        .I2(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0 [1]),
        .I3(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0 [0]),
        .I4(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0 [3]),
        .O(p_0_in__7[4]));
  LUT6 #(
    .INIT(64'h1111111111111110)) 
    \gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_4 
       (.I0(pb_detect_edge_done_r[5]),
        .I1(\gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_2_n_0 ),
        .I2(samp_cnt_done_r_reg_n_0),
        .I3(p_0_in90_in),
        .I4(p_1_in5_in),
        .I5(p_0_in4_in),
        .O(\gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    \gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_5 
       (.I0(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0 [2]),
        .I1(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0 [1]),
        .I2(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0 [0]),
        .I3(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0 [3]),
        .I4(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0 [4]),
        .O(\gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_5_n_0 ));
  FDRE \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5][0] 
       (.C(sys_rst),
        .CE(\gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0 ),
        .D(p_0_in__7[0]),
        .Q(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0 [0]),
        .R(\gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5][1] 
       (.C(sys_rst),
        .CE(\gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0 ),
        .D(p_0_in__7[1]),
        .Q(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0 [1]),
        .R(\gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5][2] 
       (.C(sys_rst),
        .CE(\gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0 ),
        .D(p_0_in__7[2]),
        .Q(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0 [2]),
        .R(\gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5][3] 
       (.C(sys_rst),
        .CE(\gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0 ),
        .D(p_0_in__7[3]),
        .Q(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0 [3]),
        .R(\gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5][4] 
       (.C(sys_rst),
        .CE(\gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0 ),
        .D(p_0_in__7[4]),
        .Q(\gen_track_left_edge[5].pb_cnt_eye_size_r_reg[5]__0 [4]),
        .R(\gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00FE)) 
    \gen_track_left_edge[5].pb_detect_edge_done_r[5]_i_1 
       (.I0(pb_detect_edge_done_r[5]),
        .I1(samp_cnt_done_r_reg_n_0),
        .I2(p_0_in90_in),
        .I3(\gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_2_n_0 ),
        .O(\gen_track_left_edge[5].pb_detect_edge_done_r[5]_i_1_n_0 ));
  FDRE \gen_track_left_edge[5].pb_detect_edge_done_r_reg[5] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_track_left_edge[5].pb_detect_edge_done_r[5]_i_1_n_0 ),
        .Q(pb_detect_edge_done_r[5]),
        .R(pb_detect_edge_setup));
  LUT6 #(
    .INIT(64'h00000000F0F0F0FB)) 
    \gen_track_left_edge[5].pb_found_edge_r[5]_i_1 
       (.I0(p_0_in4_in),
        .I1(samp_cnt_done_r_reg_n_0),
        .I2(\gen_track_left_edge[5].pb_found_edge_r_reg_n_0_[5] ),
        .I3(\gen_track_left_edge[5].pb_found_edge_r[5]_i_2_n_0 ),
        .I4(pb_detect_edge_done_r[5]),
        .I5(\gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_2_n_0 ),
        .O(\gen_track_left_edge[5].pb_found_edge_r[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \gen_track_left_edge[5].pb_found_edge_r[5]_i_2 
       (.I0(p_0_in4_in),
        .I1(p_1_in5_in),
        .I2(p_0_in90_in),
        .I3(samp_cnt_done_r_reg_n_0),
        .O(\gen_track_left_edge[5].pb_found_edge_r[5]_i_2_n_0 ));
  FDRE \gen_track_left_edge[5].pb_found_edge_r_reg[5] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_track_left_edge[5].pb_found_edge_r[5]_i_1_n_0 ),
        .Q(\gen_track_left_edge[5].pb_found_edge_r_reg_n_0_[5] ),
        .R(pb_detect_edge_setup));
  LUT6 #(
    .INIT(64'h0030FFFF00200000)) 
    \gen_track_left_edge[5].pb_found_stable_eye_r[5]_i_1 
       (.I0(\gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_5_n_0 ),
        .I1(p_0_in4_in),
        .I2(samp_cnt_done_r_reg_n_0),
        .I3(\gen_track_left_edge[5].pb_found_edge_r_reg_n_0_[5] ),
        .I4(\gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_4_n_0 ),
        .I5(\gen_track_left_edge[5].pb_found_stable_eye_r_reg ),
        .O(\gen_track_left_edge[5].pb_found_stable_eye_r[5]_i_1_n_0 ));
  FDRE \gen_track_left_edge[5].pb_found_stable_eye_r_reg[5] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_track_left_edge[5].pb_found_stable_eye_r[5]_i_1_n_0 ),
        .Q(\gen_track_left_edge[5].pb_found_stable_eye_r_reg ),
        .R(pb_detect_edge_setup));
  LUT6 #(
    .INIT(64'h0A0A0A0A0A0A000E)) 
    \gen_track_left_edge[5].pb_last_tap_jitter_r[5]_i_1 
       (.I0(p_0_in4_in),
        .I1(p_0_in90_in),
        .I2(pb_detect_edge_setup),
        .I3(samp_cnt_done_r_reg_n_0),
        .I4(pb_detect_edge_done_r[5]),
        .I5(\gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_2_n_0 ),
        .O(\gen_track_left_edge[5].pb_last_tap_jitter_r[5]_i_1_n_0 ));
  FDRE \gen_track_left_edge[5].pb_last_tap_jitter_r_reg[5] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_track_left_edge[5].pb_last_tap_jitter_r[5]_i_1_n_0 ),
        .Q(p_0_in4_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gen_track_left_edge[6].pb_cnt_eye_size_r[6][0]_i_1 
       (.I0(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0 [0]),
        .O(p_0_in__8[0]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gen_track_left_edge[6].pb_cnt_eye_size_r[6][1]_i_1 
       (.I0(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0 [0]),
        .I1(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0 [1]),
        .O(p_0_in__8[1]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \gen_track_left_edge[6].pb_cnt_eye_size_r[6][2]_i_1 
       (.I0(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0 [2]),
        .I1(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0 [1]),
        .I2(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0 [0]),
        .O(p_0_in__8[2]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \gen_track_left_edge[6].pb_cnt_eye_size_r[6][3]_i_1 
       (.I0(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0 [3]),
        .I1(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0 [0]),
        .I2(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0 [1]),
        .I3(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0 [2]),
        .O(p_0_in__8[3]));
  LUT5 #(
    .INIT(32'hFFEFAAAA)) 
    \gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1 
       (.I0(pb_detect_edge_setup),
        .I1(p_0_in1_in),
        .I2(samp_cnt_done_r_reg_n_0),
        .I3(\gen_track_left_edge[6].pb_found_edge_r_reg_n_0_[6] ),
        .I4(\gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_4_n_0 ),
        .O(\gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0002)) 
    \gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2 
       (.I0(samp_cnt_done_r_reg_n_0),
        .I1(\gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_2_n_0 ),
        .I2(pb_detect_edge_done_r[6]),
        .I3(\gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_5_n_0 ),
        .O(\gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_3 
       (.I0(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0 [4]),
        .I1(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0 [2]),
        .I2(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0 [1]),
        .I3(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0 [0]),
        .I4(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0 [3]),
        .O(p_0_in__8[4]));
  LUT6 #(
    .INIT(64'h1111111111111110)) 
    \gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_4 
       (.I0(pb_detect_edge_done_r[6]),
        .I1(\gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_2_n_0 ),
        .I2(samp_cnt_done_r_reg_n_0),
        .I3(p_0_in87_in),
        .I4(p_1_in2_in),
        .I5(p_0_in1_in),
        .O(\gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    \gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_5 
       (.I0(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0 [2]),
        .I1(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0 [1]),
        .I2(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0 [0]),
        .I3(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0 [3]),
        .I4(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0 [4]),
        .O(\gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_5_n_0 ));
  FDRE \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6][0] 
       (.C(sys_rst),
        .CE(\gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0 ),
        .D(p_0_in__8[0]),
        .Q(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0 [0]),
        .R(\gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6][1] 
       (.C(sys_rst),
        .CE(\gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0 ),
        .D(p_0_in__8[1]),
        .Q(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0 [1]),
        .R(\gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6][2] 
       (.C(sys_rst),
        .CE(\gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0 ),
        .D(p_0_in__8[2]),
        .Q(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0 [2]),
        .R(\gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6][3] 
       (.C(sys_rst),
        .CE(\gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0 ),
        .D(p_0_in__8[3]),
        .Q(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0 [3]),
        .R(\gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6][4] 
       (.C(sys_rst),
        .CE(\gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0 ),
        .D(p_0_in__8[4]),
        .Q(\gen_track_left_edge[6].pb_cnt_eye_size_r_reg[6]__0 [4]),
        .R(\gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00FE)) 
    \gen_track_left_edge[6].pb_detect_edge_done_r[6]_i_1 
       (.I0(pb_detect_edge_done_r[6]),
        .I1(samp_cnt_done_r_reg_n_0),
        .I2(p_0_in87_in),
        .I3(\gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_2_n_0 ),
        .O(\gen_track_left_edge[6].pb_detect_edge_done_r[6]_i_1_n_0 ));
  FDRE \gen_track_left_edge[6].pb_detect_edge_done_r_reg[6] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_track_left_edge[6].pb_detect_edge_done_r[6]_i_1_n_0 ),
        .Q(pb_detect_edge_done_r[6]),
        .R(pb_detect_edge_setup));
  LUT6 #(
    .INIT(64'h00000000F0F0F0FB)) 
    \gen_track_left_edge[6].pb_found_edge_r[6]_i_1 
       (.I0(p_0_in1_in),
        .I1(samp_cnt_done_r_reg_n_0),
        .I2(\gen_track_left_edge[6].pb_found_edge_r_reg_n_0_[6] ),
        .I3(\gen_track_left_edge[6].pb_found_edge_r[6]_i_2_n_0 ),
        .I4(pb_detect_edge_done_r[6]),
        .I5(\gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_2_n_0 ),
        .O(\gen_track_left_edge[6].pb_found_edge_r[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \gen_track_left_edge[6].pb_found_edge_r[6]_i_2 
       (.I0(p_0_in1_in),
        .I1(p_1_in2_in),
        .I2(p_0_in87_in),
        .I3(samp_cnt_done_r_reg_n_0),
        .O(\gen_track_left_edge[6].pb_found_edge_r[6]_i_2_n_0 ));
  FDRE \gen_track_left_edge[6].pb_found_edge_r_reg[6] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_track_left_edge[6].pb_found_edge_r[6]_i_1_n_0 ),
        .Q(\gen_track_left_edge[6].pb_found_edge_r_reg_n_0_[6] ),
        .R(pb_detect_edge_setup));
  LUT6 #(
    .INIT(64'h0030FFFF00200000)) 
    \gen_track_left_edge[6].pb_found_stable_eye_r[6]_i_1 
       (.I0(\gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_5_n_0 ),
        .I1(p_0_in1_in),
        .I2(samp_cnt_done_r_reg_n_0),
        .I3(\gen_track_left_edge[6].pb_found_edge_r_reg_n_0_[6] ),
        .I4(\gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_4_n_0 ),
        .I5(\gen_track_left_edge[6].pb_found_stable_eye_r_reg ),
        .O(\gen_track_left_edge[6].pb_found_stable_eye_r[6]_i_1_n_0 ));
  FDRE \gen_track_left_edge[6].pb_found_stable_eye_r_reg[6] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_track_left_edge[6].pb_found_stable_eye_r[6]_i_1_n_0 ),
        .Q(\gen_track_left_edge[6].pb_found_stable_eye_r_reg ),
        .R(pb_detect_edge_setup));
  LUT6 #(
    .INIT(64'h0A0A0A0A0A0A000E)) 
    \gen_track_left_edge[6].pb_last_tap_jitter_r[6]_i_1 
       (.I0(p_0_in1_in),
        .I1(p_0_in87_in),
        .I2(pb_detect_edge_setup),
        .I3(samp_cnt_done_r_reg_n_0),
        .I4(pb_detect_edge_done_r[6]),
        .I5(\gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_2_n_0 ),
        .O(\gen_track_left_edge[6].pb_last_tap_jitter_r[6]_i_1_n_0 ));
  FDRE \gen_track_left_edge[6].pb_last_tap_jitter_r_reg[6] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_track_left_edge[6].pb_last_tap_jitter_r[6]_i_1_n_0 ),
        .Q(p_0_in1_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gen_track_left_edge[7].pb_cnt_eye_size_r[7][0]_i_1 
       (.I0(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0 [0]),
        .O(p_0_in__9[0]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gen_track_left_edge[7].pb_cnt_eye_size_r[7][1]_i_1 
       (.I0(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0 [0]),
        .I1(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0 [1]),
        .O(p_0_in__9[1]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \gen_track_left_edge[7].pb_cnt_eye_size_r[7][2]_i_1 
       (.I0(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0 [2]),
        .I1(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0 [1]),
        .I2(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0 [0]),
        .O(p_0_in__9[2]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \gen_track_left_edge[7].pb_cnt_eye_size_r[7][3]_i_1 
       (.I0(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0 [3]),
        .I1(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0 [0]),
        .I2(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0 [1]),
        .I3(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0 [2]),
        .O(p_0_in__9[3]));
  LUT5 #(
    .INIT(32'hFFEFAAAA)) 
    \gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1 
       (.I0(pb_detect_edge_setup),
        .I1(p_0_in),
        .I2(samp_cnt_done_r_reg_n_0),
        .I3(\gen_track_left_edge[7].pb_found_edge_r_reg_n_0_[7] ),
        .I4(\gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_4_n_0 ),
        .O(\gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0002)) 
    \gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2 
       (.I0(samp_cnt_done_r_reg_n_0),
        .I1(\gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_2_n_0 ),
        .I2(pb_detect_edge_done_r[7]),
        .I3(\gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_5_n_0 ),
        .O(\gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_3 
       (.I0(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0 [4]),
        .I1(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0 [2]),
        .I2(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0 [1]),
        .I3(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0 [0]),
        .I4(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0 [3]),
        .O(p_0_in__9[4]));
  LUT6 #(
    .INIT(64'h1111111111111110)) 
    \gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_4 
       (.I0(pb_detect_edge_done_r[7]),
        .I1(\gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_2_n_0 ),
        .I2(samp_cnt_done_r_reg_n_0),
        .I3(\gen_sr_match_div4.gen_sr_match[7].prev_sr_diff_r_reg_n_0_[7] ),
        .I4(\gen_sr_match_div4.gen_sr_match[7].old_sr_diff_r_reg_n_0_[7] ),
        .I5(p_0_in),
        .O(\gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    \gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_5 
       (.I0(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0 [2]),
        .I1(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0 [1]),
        .I2(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0 [0]),
        .I3(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0 [3]),
        .I4(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0 [4]),
        .O(\gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_5_n_0 ));
  FDRE \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7][0] 
       (.C(sys_rst),
        .CE(\gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0 ),
        .D(p_0_in__9[0]),
        .Q(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0 [0]),
        .R(\gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7][1] 
       (.C(sys_rst),
        .CE(\gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0 ),
        .D(p_0_in__9[1]),
        .Q(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0 [1]),
        .R(\gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7][2] 
       (.C(sys_rst),
        .CE(\gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0 ),
        .D(p_0_in__9[2]),
        .Q(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0 [2]),
        .R(\gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7][3] 
       (.C(sys_rst),
        .CE(\gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0 ),
        .D(p_0_in__9[3]),
        .Q(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0 [3]),
        .R(\gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0 ));
  FDRE \gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7][4] 
       (.C(sys_rst),
        .CE(\gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0 ),
        .D(p_0_in__9[4]),
        .Q(\gen_track_left_edge[7].pb_cnt_eye_size_r_reg[7]__0 [4]),
        .R(\gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000001000000060)) 
    \gen_track_left_edge[7].pb_detect_edge_done_r[7]_i_1 
       (.I0(cal1_state_r[1]),
        .I1(cal1_state_r[3]),
        .I2(cal1_state_r[2]),
        .I3(cal1_state_r[5]),
        .I4(cal1_state_r[4]),
        .I5(cal1_state_r[0]),
        .O(pb_detect_edge_setup));
  LUT4 #(
    .INIT(16'h00FE)) 
    \gen_track_left_edge[7].pb_detect_edge_done_r[7]_i_2 
       (.I0(pb_detect_edge_done_r[7]),
        .I1(samp_cnt_done_r_reg_n_0),
        .I2(\gen_sr_match_div4.gen_sr_match[7].prev_sr_diff_r_reg_n_0_[7] ),
        .I3(\gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_2_n_0 ),
        .O(\gen_track_left_edge[7].pb_detect_edge_done_r[7]_i_2_n_0 ));
  FDRE \gen_track_left_edge[7].pb_detect_edge_done_r_reg[7] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_track_left_edge[7].pb_detect_edge_done_r[7]_i_2_n_0 ),
        .Q(pb_detect_edge_done_r[7]),
        .R(pb_detect_edge_setup));
  LUT6 #(
    .INIT(64'h00000000F0F0F0FB)) 
    \gen_track_left_edge[7].pb_found_edge_r[7]_i_1 
       (.I0(p_0_in),
        .I1(samp_cnt_done_r_reg_n_0),
        .I2(\gen_track_left_edge[7].pb_found_edge_r_reg_n_0_[7] ),
        .I3(\gen_track_left_edge[7].pb_found_edge_r[7]_i_2_n_0 ),
        .I4(pb_detect_edge_done_r[7]),
        .I5(\gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_2_n_0 ),
        .O(\gen_track_left_edge[7].pb_found_edge_r[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \gen_track_left_edge[7].pb_found_edge_r[7]_i_2 
       (.I0(p_0_in),
        .I1(\gen_sr_match_div4.gen_sr_match[7].old_sr_diff_r_reg_n_0_[7] ),
        .I2(\gen_sr_match_div4.gen_sr_match[7].prev_sr_diff_r_reg_n_0_[7] ),
        .I3(samp_cnt_done_r_reg_n_0),
        .O(\gen_track_left_edge[7].pb_found_edge_r[7]_i_2_n_0 ));
  FDRE \gen_track_left_edge[7].pb_found_edge_r_reg[7] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_track_left_edge[7].pb_found_edge_r[7]_i_1_n_0 ),
        .Q(\gen_track_left_edge[7].pb_found_edge_r_reg_n_0_[7] ),
        .R(pb_detect_edge_setup));
  LUT6 #(
    .INIT(64'h0030FFFF00200000)) 
    \gen_track_left_edge[7].pb_found_stable_eye_r[7]_i_1 
       (.I0(\gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_5_n_0 ),
        .I1(p_0_in),
        .I2(samp_cnt_done_r_reg_n_0),
        .I3(\gen_track_left_edge[7].pb_found_edge_r_reg_n_0_[7] ),
        .I4(\gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_4_n_0 ),
        .I5(\gen_track_left_edge[7].pb_found_stable_eye_r_reg ),
        .O(\gen_track_left_edge[7].pb_found_stable_eye_r[7]_i_1_n_0 ));
  FDRE \gen_track_left_edge[7].pb_found_stable_eye_r_reg[7] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_track_left_edge[7].pb_found_stable_eye_r[7]_i_1_n_0 ),
        .Q(\gen_track_left_edge[7].pb_found_stable_eye_r_reg ),
        .R(pb_detect_edge_setup));
  LUT6 #(
    .INIT(64'h0A0A0A0A0A0A000E)) 
    \gen_track_left_edge[7].pb_last_tap_jitter_r[7]_i_1 
       (.I0(p_0_in),
        .I1(\gen_sr_match_div4.gen_sr_match[7].prev_sr_diff_r_reg_n_0_[7] ),
        .I2(pb_detect_edge_setup),
        .I3(samp_cnt_done_r_reg_n_0),
        .I4(pb_detect_edge_done_r[7]),
        .I5(\gen_track_left_edge[0].pb_last_tap_jitter_r[0]_i_2_n_0 ),
        .O(\gen_track_left_edge[7].pb_last_tap_jitter_r[7]_i_1_n_0 ));
  FDRE \gen_track_left_edge[7].pb_last_tap_jitter_r_reg[7] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_track_left_edge[7].pb_last_tap_jitter_r[7]_i_1_n_0 ),
        .Q(p_0_in),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h2000FFFF20000000)) 
    idel_adj_inc_i_1
       (.I0(cal1_wait_r),
        .I1(cal1_state_r[5]),
        .I2(cal1_state_r[2]),
        .I3(cal1_state_r[4]),
        .I4(idel_adj_inc_i_2_n_0),
        .I5(idel_adj_inc_reg_n_0),
        .O(idel_adj_inc_i_1_n_0));
  LUT6 #(
    .INIT(64'h0400004000000000)) 
    idel_adj_inc_i_2
       (.I0(\FSM_sequential_cal1_state_r[5]_i_7_n_0 ),
        .I1(cal1_state_r[4]),
        .I2(cal1_state_r[0]),
        .I3(cal1_state_r[1]),
        .I4(cal1_state_r[2]),
        .I5(idel_adj_inc_i_3_n_0),
        .O(idel_adj_inc_i_2_n_0));
  LUT5 #(
    .INIT(32'h74747444)) 
    idel_adj_inc_i_3
       (.I0(cal1_wait_r),
        .I1(cal1_state_r[2]),
        .I2(detect_edge_done_r),
        .I3(\gen_pat_match_div4.idel_pat1_data_match_r_reg_n_0 ),
        .I4(\gen_pat_match_div4.idel_pat0_data_match_r_reg_n_0 ),
        .O(idel_adj_inc_i_3_n_0));
  FDRE idel_adj_inc_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(idel_adj_inc_i_1_n_0),
        .Q(idel_adj_inc_reg_n_0),
        .R(rstdiv0_sync_r1_reg_rep__2));
  LUT6 #(
    .INIT(64'h0044004400030000)) 
    \idel_dec_cnt[0]_i_1 
       (.I0(idel_dec_cnt__0[0]),
        .I1(cal1_state_r[1]),
        .I2(cal1_state_r[3]),
        .I3(cal1_state_r[5]),
        .I4(idelay_tap_cnt_r[0]),
        .I5(cal1_state_r[4]),
        .O(idel_dec_cnt[0]));
  LUT6 #(
    .INIT(64'h4004FFFF40040000)) 
    \idel_dec_cnt[1]_i_1 
       (.I0(cal1_state_r[5]),
        .I1(cal1_state_r[4]),
        .I2(idel_dec_cnt__0[1]),
        .I3(idel_dec_cnt__0[0]),
        .I4(cal1_state_r[1]),
        .I5(\idel_dec_cnt[1]_i_2_n_0 ),
        .O(idel_dec_cnt[1]));
  LUT6 #(
    .INIT(64'h0000000010111000)) 
    \idel_dec_cnt[1]_i_2 
       (.I0(cal1_state_r[3]),
        .I1(cal1_state_r[5]),
        .I2(\idelay_tap_cnt_r_reg_n_0_[0][1][1] ),
        .I3(\cal1_cnt_cpt_r_reg_n_0_[0] ),
        .I4(\idelay_tap_cnt_r_reg_n_0_[0][0][1] ),
        .I5(cal1_state_r[4]),
        .O(\idel_dec_cnt[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000010111000)) 
    \idel_dec_cnt[2]_i_2 
       (.I0(cal1_state_r[3]),
        .I1(cal1_state_r[5]),
        .I2(\idelay_tap_cnt_r_reg_n_0_[0][1][2] ),
        .I3(\cal1_cnt_cpt_r_reg_n_0_[0] ),
        .I4(\idelay_tap_cnt_r_reg_n_0_[0][0][2] ),
        .I5(cal1_state_r[4]),
        .O(\idel_dec_cnt[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h40404004)) 
    \idel_dec_cnt[2]_i_3 
       (.I0(cal1_state_r[5]),
        .I1(cal1_state_r[4]),
        .I2(idel_dec_cnt__0[2]),
        .I3(idel_dec_cnt__0[1]),
        .I4(idel_dec_cnt__0[0]),
        .O(\idel_dec_cnt[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000010111000)) 
    \idel_dec_cnt[3]_i_2 
       (.I0(cal1_state_r[3]),
        .I1(cal1_state_r[5]),
        .I2(\idelay_tap_cnt_r_reg_n_0_[0][1][3] ),
        .I3(\cal1_cnt_cpt_r_reg_n_0_[0] ),
        .I4(\idelay_tap_cnt_r_reg_n_0_[0][0][3] ),
        .I5(cal1_state_r[4]),
        .O(\idel_dec_cnt[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4040404040404004)) 
    \idel_dec_cnt[3]_i_3 
       (.I0(cal1_state_r[5]),
        .I1(cal1_state_r[4]),
        .I2(idel_dec_cnt__0[3]),
        .I3(idel_dec_cnt__0[2]),
        .I4(idel_dec_cnt__0[0]),
        .I5(idel_dec_cnt__0[1]),
        .O(\idel_dec_cnt[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h88888888888B8888)) 
    \idel_dec_cnt[4]_i_1 
       (.I0(\idel_dec_cnt_reg[4]_i_3_n_0 ),
        .I1(cal1_state_r[0]),
        .I2(cal1_state_r[1]),
        .I3(cal1_state_r[5]),
        .I4(\idel_dec_cnt[4]_i_4_n_0 ),
        .I5(\idel_dec_cnt[4]_i_5_n_0 ),
        .O(\idel_dec_cnt[4]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \idel_dec_cnt[4]_i_10 
       (.I0(cal1_state_r[5]),
        .I1(cal1_state_r[3]),
        .O(\idel_dec_cnt[4]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0044004400470044)) 
    \idel_dec_cnt[4]_i_2 
       (.I0(\idel_dec_cnt[4]_i_6_n_0 ),
        .I1(cal1_state_r[1]),
        .I2(cal1_state_r[3]),
        .I3(cal1_state_r[5]),
        .I4(idelay_tap_cnt_r[4]),
        .I5(cal1_state_r[4]),
        .O(idel_dec_cnt[4]));
  LUT2 #(
    .INIT(4'h1)) 
    \idel_dec_cnt[4]_i_4 
       (.I0(cal1_state_r[3]),
        .I1(cal1_state_r[4]),
        .O(\idel_dec_cnt[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF7FFFFFFFFF)) 
    \idel_dec_cnt[4]_i_5 
       (.I0(stable_idel_cnt23_in),
        .I1(\idel_dec_cnt[4]_i_9_n_0 ),
        .I2(mpr_dec_cpt_r_reg_n_0),
        .I3(\cnt_idel_dec_cpt_r_reg_n_0_[2] ),
        .I4(\cnt_idel_dec_cpt_r_reg_n_0_[3] ),
        .I5(cal1_state_r[2]),
        .O(\idel_dec_cnt[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h55555556FFFFFFFF)) 
    \idel_dec_cnt[4]_i_6 
       (.I0(idel_dec_cnt__0[4]),
        .I1(idel_dec_cnt__0[3]),
        .I2(idel_dec_cnt__0[1]),
        .I3(idel_dec_cnt__0[0]),
        .I4(idel_dec_cnt__0[2]),
        .I5(cal1_state_r[4]),
        .O(\idel_dec_cnt[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000022200000)) 
    \idel_dec_cnt[4]_i_7 
       (.I0(cal1_state_r[4]),
        .I1(cal1_state_r[2]),
        .I2(\gen_pat_match_div4.idel_pat0_data_match_r_reg_n_0 ),
        .I3(\gen_pat_match_div4.idel_pat1_data_match_r_reg_n_0 ),
        .I4(detect_edge_done_r),
        .I5(\idel_dec_cnt[4]_i_10_n_0 ),
        .O(\idel_dec_cnt[4]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AA400040)) 
    \idel_dec_cnt[4]_i_8 
       (.I0(cal1_state_r[4]),
        .I1(idel_pat_detect_valid_r_reg_n_0),
        .I2(idel_mpr_pat_detect_r),
        .I3(cal1_state_r[2]),
        .I4(cal1_state_r2),
        .I5(\idel_dec_cnt[4]_i_10_n_0 ),
        .O(\idel_dec_cnt[4]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \idel_dec_cnt[4]_i_9 
       (.I0(\cnt_idel_dec_cpt_r_reg_n_0_[5] ),
        .I1(\cnt_idel_dec_cpt_r_reg_n_0_[4] ),
        .I2(\cnt_idel_dec_cpt_r_reg_n_0_[0] ),
        .I3(\cnt_idel_dec_cpt_r_reg_n_0_[1] ),
        .O(\idel_dec_cnt[4]_i_9_n_0 ));
  FDRE \idel_dec_cnt_reg[0] 
       (.C(sys_rst),
        .CE(\idel_dec_cnt[4]_i_1_n_0 ),
        .D(idel_dec_cnt[0]),
        .Q(idel_dec_cnt__0[0]),
        .R(rstdiv0_sync_r1_reg_rep__2));
  FDRE \idel_dec_cnt_reg[1] 
       (.C(sys_rst),
        .CE(\idel_dec_cnt[4]_i_1_n_0 ),
        .D(idel_dec_cnt[1]),
        .Q(idel_dec_cnt__0[1]),
        .R(rstdiv0_sync_r1_reg_rep__2));
  FDRE \idel_dec_cnt_reg[2] 
       (.C(sys_rst),
        .CE(\idel_dec_cnt[4]_i_1_n_0 ),
        .D(idel_dec_cnt[2]),
        .Q(idel_dec_cnt__0[2]),
        .R(rstdiv0_sync_r1_reg_rep__2));
  MUXF7 \idel_dec_cnt_reg[2]_i_1 
       (.I0(\idel_dec_cnt[2]_i_2_n_0 ),
        .I1(\idel_dec_cnt[2]_i_3_n_0 ),
        .O(idel_dec_cnt[2]),
        .S(cal1_state_r[1]));
  FDRE \idel_dec_cnt_reg[3] 
       (.C(sys_rst),
        .CE(\idel_dec_cnt[4]_i_1_n_0 ),
        .D(idel_dec_cnt[3]),
        .Q(idel_dec_cnt__0[3]),
        .R(rstdiv0_sync_r1_reg_rep__2));
  MUXF7 \idel_dec_cnt_reg[3]_i_1 
       (.I0(\idel_dec_cnt[3]_i_2_n_0 ),
        .I1(\idel_dec_cnt[3]_i_3_n_0 ),
        .O(idel_dec_cnt[3]),
        .S(cal1_state_r[1]));
  FDRE \idel_dec_cnt_reg[4] 
       (.C(sys_rst),
        .CE(\idel_dec_cnt[4]_i_1_n_0 ),
        .D(idel_dec_cnt[4]),
        .Q(idel_dec_cnt__0[4]),
        .R(rstdiv0_sync_r1_reg_rep__2));
  MUXF7 \idel_dec_cnt_reg[4]_i_3 
       (.I0(\idel_dec_cnt[4]_i_7_n_0 ),
        .I1(\idel_dec_cnt[4]_i_8_n_0 ),
        .O(\idel_dec_cnt_reg[4]_i_3_n_0 ),
        .S(cal1_state_r[1]));
  LUT6 #(
    .INIT(64'hEF00EF01FF00FF00)) 
    idel_pat_detect_valid_r_i_1
       (.I0(cal1_state_r[3]),
        .I1(cal1_state_r[5]),
        .I2(cal1_state_r[4]),
        .I3(idel_pat_detect_valid_r_reg_n_0),
        .I4(cal1_state_r[2]),
        .I5(cal1_dlyce_cpt_r_i_2_n_0),
        .O(idel_pat_detect_valid_r_i_1_n_0));
  FDRE idel_pat_detect_valid_r_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(idel_pat_detect_valid_r_i_1_n_0),
        .Q(idel_pat_detect_valid_r_reg_n_0),
        .R(rstdiv0_sync_r1_reg_rep__2));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \idelay_tap_cnt_r[0][0][0]_i_1 
       (.I0(rstdiv0_sync_r1_reg_rep__12),
        .I1(idelay_ce_int),
        .I2(idelay_tap_cnt_slice_r[0]),
        .I3(\idelay_tap_cnt_r[0][0][3]_i_4_n_0 ),
        .I4(\idelay_tap_cnt_r_reg_n_0_[0][0][0] ),
        .O(\idelay_tap_cnt_r[0][0][0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0ACA)) 
    \idelay_tap_cnt_r[0][0][1]_i_1 
       (.I0(\idelay_tap_cnt_r_reg_n_0_[0][0][1] ),
        .I1(\idelay_tap_cnt_r[0][0][1]_i_2_n_0 ),
        .I2(\idelay_tap_cnt_r[0][0][3]_i_4_n_0 ),
        .I3(rstdiv0_sync_r1_reg_rep__12),
        .O(\idelay_tap_cnt_r[0][0][1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2882)) 
    \idelay_tap_cnt_r[0][0][1]_i_2 
       (.I0(idelay_ce_int),
        .I1(idelay_tap_cnt_slice_r[1]),
        .I2(idelay_inc_int),
        .I3(idelay_tap_cnt_slice_r[0]),
        .O(\idelay_tap_cnt_r[0][0][1]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0ACA)) 
    \idelay_tap_cnt_r[0][0][2]_i_1 
       (.I0(\idelay_tap_cnt_r_reg_n_0_[0][0][2] ),
        .I1(\idelay_tap_cnt_r[0][0][2]_i_2_n_0 ),
        .I2(\idelay_tap_cnt_r[0][0][3]_i_4_n_0 ),
        .I3(rstdiv0_sync_r1_reg_rep__12),
        .O(\idelay_tap_cnt_r[0][0][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT5 #(
    .INIT(32'h28A0A082)) 
    \idelay_tap_cnt_r[0][0][2]_i_2 
       (.I0(idelay_ce_int),
        .I1(idelay_tap_cnt_slice_r[1]),
        .I2(idelay_tap_cnt_slice_r[2]),
        .I3(idelay_tap_cnt_slice_r[0]),
        .I4(idelay_inc_int),
        .O(\idelay_tap_cnt_r[0][0][2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4884FFFF48840000)) 
    \idelay_tap_cnt_r[0][0][3]_i_1 
       (.I0(\idelay_tap_cnt_r[0][0][3]_i_2_n_0 ),
        .I1(\idelay_tap_cnt_r[0][0][3]_i_3_n_0 ),
        .I2(idelay_tap_cnt_slice_r[3]),
        .I3(idelay_tap_cnt_slice_r[2]),
        .I4(\idelay_tap_cnt_r[0][0][3]_i_4_n_0 ),
        .I5(\idelay_tap_cnt_r_reg_n_0_[0][0][3] ),
        .O(\idelay_tap_cnt_r[0][0][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'hD554)) 
    \idelay_tap_cnt_r[0][0][3]_i_2 
       (.I0(idelay_tap_cnt_slice_r[2]),
        .I1(idelay_tap_cnt_slice_r[0]),
        .I2(idelay_inc_int),
        .I3(idelay_tap_cnt_slice_r[1]),
        .O(\idelay_tap_cnt_r[0][0][3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \idelay_tap_cnt_r[0][0][3]_i_3 
       (.I0(idelay_ce_int),
        .I1(rstdiv0_sync_r1_reg_rep__12),
        .O(\idelay_tap_cnt_r[0][0][3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hBAAABAAABAAAFFFF)) 
    \idelay_tap_cnt_r[0][0][3]_i_4 
       (.I0(rstdiv0_sync_r1_reg_rep__12),
        .I1(\cal1_cnt_cpt_r_reg_n_0_[0] ),
        .I2(idelay_ce_int),
        .I3(\FSM_sequential_cal1_state_r[5]_i_8_n_0 ),
        .I4(idelay_ld_reg),
        .I5(\po_stg2_wrcal_cnt_reg[0] ),
        .O(\idelay_tap_cnt_r[0][0][3]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h0ACA)) 
    \idelay_tap_cnt_r[0][0][4]_i_1 
       (.I0(\idelay_tap_cnt_r_reg_n_0_[0][0][4] ),
        .I1(\idelay_tap_cnt_r[0][0][4]_i_2_n_0 ),
        .I2(\idelay_tap_cnt_r[0][0][3]_i_4_n_0 ),
        .I3(rstdiv0_sync_r1_reg_rep__12),
        .O(\idelay_tap_cnt_r[0][0][4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h2AA88002)) 
    \idelay_tap_cnt_r[0][0][4]_i_2 
       (.I0(idelay_ce_int),
        .I1(\idelay_tap_cnt_r[0][0][3]_i_2_n_0 ),
        .I2(idelay_tap_cnt_slice_r[2]),
        .I3(idelay_tap_cnt_slice_r[3]),
        .I4(idelay_tap_cnt_slice_r[4]),
        .O(\idelay_tap_cnt_r[0][0][4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \idelay_tap_cnt_r[0][1][0]_i_1 
       (.I0(rstdiv0_sync_r1_reg_rep__12),
        .I1(idelay_ce_int),
        .I2(idelay_tap_cnt_slice_r[0]),
        .I3(idelay_ld_reg_0),
        .I4(\idelay_tap_cnt_r_reg_n_0_[0][1][0] ),
        .O(\idelay_tap_cnt_r[0][1][0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0ACA)) 
    \idelay_tap_cnt_r[0][1][1]_i_1 
       (.I0(\idelay_tap_cnt_r_reg_n_0_[0][1][1] ),
        .I1(\idelay_tap_cnt_r[0][0][1]_i_2_n_0 ),
        .I2(idelay_ld_reg_0),
        .I3(rstdiv0_sync_r1_reg_rep__12),
        .O(\idelay_tap_cnt_r[0][1][1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0ACA)) 
    \idelay_tap_cnt_r[0][1][2]_i_1 
       (.I0(\idelay_tap_cnt_r_reg_n_0_[0][1][2] ),
        .I1(\idelay_tap_cnt_r[0][0][2]_i_2_n_0 ),
        .I2(idelay_ld_reg_0),
        .I3(rstdiv0_sync_r1_reg_rep__12),
        .O(\idelay_tap_cnt_r[0][1][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4884FFFF48840000)) 
    \idelay_tap_cnt_r[0][1][3]_i_1 
       (.I0(\idelay_tap_cnt_r[0][0][3]_i_2_n_0 ),
        .I1(\idelay_tap_cnt_r[0][0][3]_i_3_n_0 ),
        .I2(idelay_tap_cnt_slice_r[3]),
        .I3(idelay_tap_cnt_slice_r[2]),
        .I4(idelay_ld_reg_0),
        .I5(\idelay_tap_cnt_r_reg_n_0_[0][1][3] ),
        .O(\idelay_tap_cnt_r[0][1][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \idelay_tap_cnt_r[0][1][3]_i_3 
       (.I0(\rnk_cnt_r_reg_n_0_[1] ),
        .I1(\rnk_cnt_r_reg_n_0_[0] ),
        .I2(\cal1_cnt_cpt_r_reg_n_0_[0] ),
        .O(\idelay_tap_cnt_r_reg[0][1][1]_0 ));
  LUT4 #(
    .INIT(16'h0ACA)) 
    \idelay_tap_cnt_r[0][1][4]_i_1 
       (.I0(\idelay_tap_cnt_r_reg_n_0_[0][1][4] ),
        .I1(\idelay_tap_cnt_r[0][0][4]_i_2_n_0 ),
        .I2(idelay_ld_reg_0),
        .I3(rstdiv0_sync_r1_reg_rep__12),
        .O(\idelay_tap_cnt_r[0][1][4]_i_1_n_0 ));
  FDRE \idelay_tap_cnt_r_reg[0][0][0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\idelay_tap_cnt_r[0][0][0]_i_1_n_0 ),
        .Q(\idelay_tap_cnt_r_reg_n_0_[0][0][0] ),
        .R(1'b0));
  FDRE \idelay_tap_cnt_r_reg[0][0][1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\idelay_tap_cnt_r[0][0][1]_i_1_n_0 ),
        .Q(\idelay_tap_cnt_r_reg_n_0_[0][0][1] ),
        .R(1'b0));
  FDRE \idelay_tap_cnt_r_reg[0][0][2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\idelay_tap_cnt_r[0][0][2]_i_1_n_0 ),
        .Q(\idelay_tap_cnt_r_reg_n_0_[0][0][2] ),
        .R(1'b0));
  FDRE \idelay_tap_cnt_r_reg[0][0][3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\idelay_tap_cnt_r[0][0][3]_i_1_n_0 ),
        .Q(\idelay_tap_cnt_r_reg_n_0_[0][0][3] ),
        .R(1'b0));
  FDRE \idelay_tap_cnt_r_reg[0][0][4] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\idelay_tap_cnt_r[0][0][4]_i_1_n_0 ),
        .Q(\idelay_tap_cnt_r_reg_n_0_[0][0][4] ),
        .R(1'b0));
  FDRE \idelay_tap_cnt_r_reg[0][1][0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\idelay_tap_cnt_r[0][1][0]_i_1_n_0 ),
        .Q(\idelay_tap_cnt_r_reg_n_0_[0][1][0] ),
        .R(1'b0));
  FDRE \idelay_tap_cnt_r_reg[0][1][1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\idelay_tap_cnt_r[0][1][1]_i_1_n_0 ),
        .Q(\idelay_tap_cnt_r_reg_n_0_[0][1][1] ),
        .R(1'b0));
  FDRE \idelay_tap_cnt_r_reg[0][1][2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\idelay_tap_cnt_r[0][1][2]_i_1_n_0 ),
        .Q(\idelay_tap_cnt_r_reg_n_0_[0][1][2] ),
        .R(1'b0));
  FDRE \idelay_tap_cnt_r_reg[0][1][3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\idelay_tap_cnt_r[0][1][3]_i_1_n_0 ),
        .Q(\idelay_tap_cnt_r_reg_n_0_[0][1][3] ),
        .R(1'b0));
  FDRE \idelay_tap_cnt_r_reg[0][1][4] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\idelay_tap_cnt_r[0][1][4]_i_1_n_0 ),
        .Q(\idelay_tap_cnt_r_reg_n_0_[0][1][4] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \idelay_tap_cnt_slice_r[0]_i_1 
       (.I0(\idelay_tap_cnt_r_reg_n_0_[0][1][0] ),
        .I1(\cal1_cnt_cpt_r_reg_n_0_[0] ),
        .I2(\idelay_tap_cnt_r_reg_n_0_[0][0][0] ),
        .O(idelay_tap_cnt_r[0]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \idelay_tap_cnt_slice_r[1]_i_1 
       (.I0(\idelay_tap_cnt_r_reg_n_0_[0][1][1] ),
        .I1(\cal1_cnt_cpt_r_reg_n_0_[0] ),
        .I2(\idelay_tap_cnt_r_reg_n_0_[0][0][1] ),
        .O(idelay_tap_cnt_r[1]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \idelay_tap_cnt_slice_r[2]_i_1 
       (.I0(\idelay_tap_cnt_r_reg_n_0_[0][1][2] ),
        .I1(\cal1_cnt_cpt_r_reg_n_0_[0] ),
        .I2(\idelay_tap_cnt_r_reg_n_0_[0][0][2] ),
        .O(idelay_tap_cnt_r[2]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \idelay_tap_cnt_slice_r[3]_i_1 
       (.I0(\idelay_tap_cnt_r_reg_n_0_[0][1][3] ),
        .I1(\cal1_cnt_cpt_r_reg_n_0_[0] ),
        .I2(\idelay_tap_cnt_r_reg_n_0_[0][0][3] ),
        .O(idelay_tap_cnt_r[3]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \idelay_tap_cnt_slice_r[4]_i_1 
       (.I0(\idelay_tap_cnt_r_reg_n_0_[0][1][4] ),
        .I1(\cal1_cnt_cpt_r_reg_n_0_[0] ),
        .I2(\idelay_tap_cnt_r_reg_n_0_[0][0][4] ),
        .O(idelay_tap_cnt_r[4]));
  FDRE \idelay_tap_cnt_slice_r_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(idelay_tap_cnt_r[0]),
        .Q(idelay_tap_cnt_slice_r[0]),
        .R(rstdiv0_sync_r1_reg_rep__3));
  FDRE \idelay_tap_cnt_slice_r_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(idelay_tap_cnt_r[1]),
        .Q(idelay_tap_cnt_slice_r[1]),
        .R(rstdiv0_sync_r1_reg_rep__3));
  FDRE \idelay_tap_cnt_slice_r_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(idelay_tap_cnt_r[2]),
        .Q(idelay_tap_cnt_slice_r[2]),
        .R(rstdiv0_sync_r1_reg_rep__3));
  FDRE \idelay_tap_cnt_slice_r_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(idelay_tap_cnt_r[3]),
        .Q(idelay_tap_cnt_slice_r[3]),
        .R(rstdiv0_sync_r1_reg_rep__3));
  FDRE \idelay_tap_cnt_slice_r_reg[4] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(idelay_tap_cnt_r[4]),
        .Q(idelay_tap_cnt_slice_r[4]),
        .R(rstdiv0_sync_r1_reg_rep__3));
  LUT5 #(
    .INIT(32'h000000FE)) 
    idelay_tap_limit_r_i_1
       (.I0(idelay_tap_limit_r_reg_n_0),
        .I1(idelay_tap_limit_r_i_2_n_0),
        .I2(idelay_tap_limit_r_i_3_n_0),
        .I3(idelay_tap_limit_r_reg_0),
        .I4(rstdiv0_sync_r1_reg_rep__12),
        .O(idelay_tap_limit_r_i_1_n_0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    idelay_tap_limit_r_i_2
       (.I0(\idelay_tap_cnt_r_reg_n_0_[0][1][1] ),
        .I1(\idelay_tap_cnt_r_reg_n_0_[0][1][2] ),
        .I2(\cal1_cnt_cpt_r_reg_n_0_[0] ),
        .I3(\idelay_tap_cnt_r_reg_n_0_[0][1][0] ),
        .I4(\idelay_tap_cnt_r_reg_n_0_[0][1][4] ),
        .I5(\idelay_tap_cnt_r_reg_n_0_[0][1][3] ),
        .O(idelay_tap_limit_r_i_2_n_0));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    idelay_tap_limit_r_i_3
       (.I0(\idelay_tap_cnt_r_reg_n_0_[0][0][1] ),
        .I1(\idelay_tap_cnt_r_reg_n_0_[0][0][2] ),
        .I2(\idelay_tap_cnt_r_reg_n_0_[0][0][0] ),
        .I3(\cal1_cnt_cpt_r_reg_n_0_[0] ),
        .I4(\idelay_tap_cnt_r_reg_n_0_[0][0][4] ),
        .I5(\idelay_tap_cnt_r_reg_n_0_[0][0][3] ),
        .O(idelay_tap_limit_r_i_3_n_0));
  FDRE idelay_tap_limit_r_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(idelay_tap_limit_r_i_1_n_0),
        .Q(idelay_tap_limit_r_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \init_state_r[0]_i_15 
       (.I0(D[3]),
        .I1(pi_dqs_found_done),
        .O(\init_state_r_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'h4044FFFF)) 
    \init_state_r[4]_i_18 
       (.I0(D[3]),
        .I1(pi_dqs_found_done),
        .I2(rdlvl_last_byte_done),
        .I3(\one_rank.stg1_wr_done_reg ),
        .I4(pi_calib_done),
        .O(\init_state_r_reg[2] ));
  LUT2 #(
    .INIT(4'h8)) 
    \init_state_r[6]_i_37 
       (.I0(pi_fine_dly_dec_done_r_reg),
        .I1(delay_done_r4_reg),
        .O(ck_addr_cmd_delay_done));
  LUT5 #(
    .INIT(32'h00000002)) 
    \mpr_4to1.idel_mpr_pat_detect_r_i_1 
       (.I0(\mpr_4to1.idel_mpr_pat_detect_r_i_2_n_0 ),
        .I1(inhibit_edge_detect_r0),
        .I2(inhibit_edge_detect_r),
        .I3(p_1_in26_in),
        .I4(\mpr_4to1.idel_mpr_pat_detect_r_i_4_n_0 ),
        .O(\mpr_4to1.idel_mpr_pat_detect_r_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000020)) 
    \mpr_4to1.idel_mpr_pat_detect_r_i_2 
       (.I0(\mpr_4to1.stable_idel_cnt[2]_i_4_n_0 ),
        .I1(\mpr_4to1.stable_idel_cnt_reg_n_0_[0] ),
        .I2(\mpr_4to1.stable_idel_cnt_reg_n_0_[1] ),
        .I3(\mpr_4to1.stable_idel_cnt_reg_n_0_[2] ),
        .I4(\mpr_4to1.inhibit_edge_detect_r_i_4_n_0 ),
        .I5(idel_mpr_pat_detect_r),
        .O(\mpr_4to1.idel_mpr_pat_detect_r_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \mpr_4to1.idel_mpr_pat_detect_r_i_3 
       (.I0(cal1_state_r[3]),
        .I1(cal1_state_r[5]),
        .I2(cal1_state_r[4]),
        .I3(cal1_state_r[0]),
        .I4(cal1_state_r[2]),
        .I5(cal1_state_r[1]),
        .O(p_1_in26_in));
  LUT4 #(
    .INIT(16'h1000)) 
    \mpr_4to1.idel_mpr_pat_detect_r_i_4 
       (.I0(\mpr_4to1.stable_idel_cnt_reg_n_0_[2] ),
        .I1(\mpr_4to1.stable_idel_cnt_reg_n_0_[1] ),
        .I2(\mpr_4to1.inhibit_edge_detect_r_i_2_n_0 ),
        .I3(idel_pat_detect_valid_r_reg_n_0),
        .O(\mpr_4to1.idel_mpr_pat_detect_r_i_4_n_0 ));
  FDRE \mpr_4to1.idel_mpr_pat_detect_r_reg 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\mpr_4to1.idel_mpr_pat_detect_r_i_1_n_0 ),
        .Q(idel_mpr_pat_detect_r),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFFF700)) 
    \mpr_4to1.inhibit_edge_detect_r_i_1 
       (.I0(\mpr_4to1.inhibit_edge_detect_r_i_2_n_0 ),
        .I1(\mpr_4to1.inhibit_edge_detect_r_i_3_n_0 ),
        .I2(\mpr_4to1.inhibit_edge_detect_r_i_4_n_0 ),
        .I3(inhibit_edge_detect_r),
        .I4(inhibit_edge_detect_r0),
        .O(\mpr_4to1.inhibit_edge_detect_r_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    \mpr_4to1.inhibit_edge_detect_r_i_2 
       (.I0(cal1_state_r[1]),
        .I1(cal1_state_r[3]),
        .I2(cal1_state_r[5]),
        .I3(cal1_state_r[4]),
        .I4(cal1_state_r[0]),
        .I5(cal1_state_r[2]),
        .O(\mpr_4to1.inhibit_edge_detect_r_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFEA)) 
    \mpr_4to1.inhibit_edge_detect_r_i_3 
       (.I0(idelay_tap_cnt_r[1]),
        .I1(\idelay_tap_cnt_r_reg_n_0_[0][1][2] ),
        .I2(\cal1_cnt_cpt_r_reg_n_0_[0] ),
        .I3(\idelay_tap_cnt_r_reg_n_0_[0][0][2] ),
        .I4(idelay_tap_cnt_r[4]),
        .I5(idelay_tap_cnt_r[3]),
        .O(\mpr_4to1.inhibit_edge_detect_r_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    \mpr_4to1.inhibit_edge_detect_r_i_4 
       (.I0(mpr_rd_rise2_prev_r),
        .I1(mpr_rd_fall3_prev_r),
        .I2(mpr_rd_fall2_prev_r),
        .I3(mpr_rd_fall1_prev_r),
        .I4(\mpr_4to1.inhibit_edge_detect_r_i_6_n_0 ),
        .O(\mpr_4to1.inhibit_edge_detect_r_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000002)) 
    \mpr_4to1.inhibit_edge_detect_r_i_5 
       (.I0(\mpr_4to1.inhibit_edge_detect_r_i_7_n_0 ),
        .I1(mpr_rd_fall1_prev_r),
        .I2(mpr_rd_fall0_prev_r),
        .I3(mpr_rd_fall3_prev_r),
        .I4(mpr_rd_fall2_prev_r),
        .I5(rstdiv0_sync_r1_reg_rep__12),
        .O(inhibit_edge_detect_r0));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    \mpr_4to1.inhibit_edge_detect_r_i_6 
       (.I0(mpr_rd_fall0_prev_r),
        .I1(mpr_rd_rise1_prev_r),
        .I2(mpr_rd_rise0_prev_r),
        .I3(mpr_rd_rise3_prev_r),
        .O(\mpr_4to1.inhibit_edge_detect_r_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \mpr_4to1.inhibit_edge_detect_r_i_7 
       (.I0(mpr_rd_rise0_prev_r),
        .I1(mpr_rd_rise3_prev_r),
        .I2(mpr_rd_rise2_prev_r),
        .I3(mpr_rd_rise1_prev_r),
        .O(\mpr_4to1.inhibit_edge_detect_r_i_7_n_0 ));
  FDRE \mpr_4to1.inhibit_edge_detect_r_reg 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\mpr_4to1.inhibit_edge_detect_r_i_1_n_0 ),
        .Q(inhibit_edge_detect_r),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h06)) 
    \mpr_4to1.stable_idel_cnt[0]_i_1 
       (.I0(\mpr_4to1.stable_idel_cnt_reg_n_0_[0] ),
        .I1(stable_idel_cnt),
        .I2(stable_idel_cnt0),
        .O(\mpr_4to1.stable_idel_cnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'h006A)) 
    \mpr_4to1.stable_idel_cnt[1]_i_1 
       (.I0(\mpr_4to1.stable_idel_cnt_reg_n_0_[1] ),
        .I1(stable_idel_cnt),
        .I2(\mpr_4to1.stable_idel_cnt_reg_n_0_[0] ),
        .I3(stable_idel_cnt0),
        .O(\mpr_4to1.stable_idel_cnt[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'h00006AAA)) 
    \mpr_4to1.stable_idel_cnt[2]_i_1 
       (.I0(\mpr_4to1.stable_idel_cnt_reg_n_0_[2] ),
        .I1(stable_idel_cnt),
        .I2(\mpr_4to1.stable_idel_cnt_reg_n_0_[1] ),
        .I3(\mpr_4to1.stable_idel_cnt_reg_n_0_[0] ),
        .I4(stable_idel_cnt0),
        .O(\mpr_4to1.stable_idel_cnt[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000010000000)) 
    \mpr_4to1.stable_idel_cnt[2]_i_2 
       (.I0(\mpr_4to1.stable_idel_cnt_reg_n_0_[2] ),
        .I1(\mpr_4to1.stable_idel_cnt_reg_n_0_[1] ),
        .I2(\mpr_4to1.inhibit_edge_detect_r_i_2_n_0 ),
        .I3(idel_pat_detect_valid_r_reg_n_0),
        .I4(stable_idel_cnt23_in),
        .I5(\mpr_4to1.stable_idel_cnt[2]_i_4_n_0 ),
        .O(stable_idel_cnt));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \mpr_4to1.stable_idel_cnt[2]_i_3 
       (.I0(\mpr_4to1.stable_idel_cnt[2]_i_5_n_0 ),
        .I1(rstdiv0_sync_r1_reg_rep__12),
        .I2(\mpr_4to1.stable_idel_cnt[2]_i_4_n_0 ),
        .O(stable_idel_cnt0));
  LUT6 #(
    .INIT(64'hFFFFFFFFBEFFFFBE)) 
    \mpr_4to1.stable_idel_cnt[2]_i_4 
       (.I0(\mpr_4to1.stable_idel_cnt[2]_i_6_n_0 ),
        .I1(\gen_mux_rd[0].mux_rd_rise1_r_reg_n_0_[0] ),
        .I2(mpr_rd_rise1_prev_r),
        .I3(\gen_mux_rd[0].mux_rd_fall2_r_reg_n_0_[0] ),
        .I4(mpr_rd_fall2_prev_r),
        .I5(\mpr_4to1.stable_idel_cnt[2]_i_7_n_0 ),
        .O(\mpr_4to1.stable_idel_cnt[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \mpr_4to1.stable_idel_cnt[2]_i_5 
       (.I0(cal1_state_r[2]),
        .I1(cal1_state_r[5]),
        .I2(cal1_state_r[3]),
        .I3(cal1_state_r[4]),
        .I4(cal1_state_r[0]),
        .I5(cal1_state_r[1]),
        .O(\mpr_4to1.stable_idel_cnt[2]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \mpr_4to1.stable_idel_cnt[2]_i_6 
       (.I0(\gen_mux_rd[0].mux_rd_rise2_r_reg_n_0_[0] ),
        .I1(mpr_rd_rise2_prev_r),
        .I2(\gen_mux_rd[0].mux_rd_fall0_r_reg_n_0_[0] ),
        .I3(mpr_rd_fall0_prev_r),
        .O(\mpr_4to1.stable_idel_cnt[2]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF6FF6)) 
    \mpr_4to1.stable_idel_cnt[2]_i_7 
       (.I0(mpr_rd_rise3_prev_r),
        .I1(\gen_mux_rd[0].mux_rd_rise3_r_reg_n_0_[0] ),
        .I2(mpr_rd_fall1_prev_r),
        .I3(\gen_mux_rd[0].mux_rd_fall1_r_reg_n_0_[0] ),
        .I4(\mpr_4to1.stable_idel_cnt[2]_i_8_n_0 ),
        .O(\mpr_4to1.stable_idel_cnt[2]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \mpr_4to1.stable_idel_cnt[2]_i_8 
       (.I0(\gen_mux_rd[0].mux_rd_rise0_r_reg_n_0_[0] ),
        .I1(mpr_rd_rise0_prev_r),
        .I2(\gen_mux_rd[0].mux_rd_fall3_r_reg_n_0_[0] ),
        .I3(mpr_rd_fall3_prev_r),
        .O(\mpr_4to1.stable_idel_cnt[2]_i_8_n_0 ));
  FDRE \mpr_4to1.stable_idel_cnt_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\mpr_4to1.stable_idel_cnt[0]_i_1_n_0 ),
        .Q(\mpr_4to1.stable_idel_cnt_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \mpr_4to1.stable_idel_cnt_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\mpr_4to1.stable_idel_cnt[1]_i_1_n_0 ),
        .Q(\mpr_4to1.stable_idel_cnt_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \mpr_4to1.stable_idel_cnt_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\mpr_4to1.stable_idel_cnt[2]_i_1_n_0 ),
        .Q(\mpr_4to1.stable_idel_cnt_reg_n_0_[2] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0200FFFF02000000)) 
    mpr_dec_cpt_r_i_1
       (.I0(\pi_counter_read_val_reg[3] ),
        .I1(cal1_state_r[5]),
        .I2(cal1_state_r[2]),
        .I3(\idel_dec_cnt[4]_i_4_n_0 ),
        .I4(mpr_dec_cpt_r_i_2_n_0),
        .I5(mpr_dec_cpt_r_reg_n_0),
        .O(mpr_dec_cpt_r_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000500000400000)) 
    mpr_dec_cpt_r_i_2
       (.I0(cal1_state_r[3]),
        .I1(\pi_counter_read_val_reg[3] ),
        .I2(mpr_dec_cpt_r_i_3_n_0),
        .I3(cal1_state_r[2]),
        .I4(cal1_state_r[1]),
        .I5(cal1_state_r[0]),
        .O(mpr_dec_cpt_r_i_2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    mpr_dec_cpt_r_i_3
       (.I0(cal1_state_r[4]),
        .I1(cal1_state_r[5]),
        .O(mpr_dec_cpt_r_i_3_n_0));
  FDRE mpr_dec_cpt_r_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(mpr_dec_cpt_r_i_1_n_0),
        .Q(mpr_dec_cpt_r_reg_n_0),
        .R(rstdiv0_sync_r1_reg_rep__2));
  FDRE mpr_rd_fall0_prev_r_reg
       (.C(sys_rst),
        .CE(mpr_rd_rise0_prev_r0),
        .D(\gen_mux_rd[0].mux_rd_fall0_r_reg_n_0_[0] ),
        .Q(mpr_rd_fall0_prev_r),
        .R(1'b0));
  FDRE mpr_rd_fall1_prev_r_reg
       (.C(sys_rst),
        .CE(mpr_rd_rise0_prev_r0),
        .D(\gen_mux_rd[0].mux_rd_fall1_r_reg_n_0_[0] ),
        .Q(mpr_rd_fall1_prev_r),
        .R(1'b0));
  FDRE mpr_rd_fall2_prev_r_reg
       (.C(sys_rst),
        .CE(mpr_rd_rise0_prev_r0),
        .D(\gen_mux_rd[0].mux_rd_fall2_r_reg_n_0_[0] ),
        .Q(mpr_rd_fall2_prev_r),
        .R(1'b0));
  FDRE mpr_rd_fall3_prev_r_reg
       (.C(sys_rst),
        .CE(mpr_rd_rise0_prev_r0),
        .D(\gen_mux_rd[0].mux_rd_fall3_r_reg_n_0_[0] ),
        .Q(mpr_rd_fall3_prev_r),
        .R(1'b0));
  FDRE mpr_rd_rise0_prev_r_reg
       (.C(sys_rst),
        .CE(mpr_rd_rise0_prev_r0),
        .D(\gen_mux_rd[0].mux_rd_rise0_r_reg_n_0_[0] ),
        .Q(mpr_rd_rise0_prev_r),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000B00)) 
    mpr_rd_rise1_prev_r_i_1
       (.I0(idel_pat_detect_valid_r_reg_n_0),
        .I1(cal1_state_r[1]),
        .I2(cal1_state_r[2]),
        .I3(mpr_rd_rise1_prev_r_i_2_n_0),
        .I4(cal1_state_r[3]),
        .O(mpr_rd_rise0_prev_r0));
  LUT3 #(
    .INIT(8'h02)) 
    mpr_rd_rise1_prev_r_i_2
       (.I0(cal1_state_r[0]),
        .I1(cal1_state_r[4]),
        .I2(cal1_state_r[5]),
        .O(mpr_rd_rise1_prev_r_i_2_n_0));
  FDRE mpr_rd_rise1_prev_r_reg
       (.C(sys_rst),
        .CE(mpr_rd_rise0_prev_r0),
        .D(\gen_mux_rd[0].mux_rd_rise1_r_reg_n_0_[0] ),
        .Q(mpr_rd_rise1_prev_r),
        .R(1'b0));
  FDRE mpr_rd_rise2_prev_r_reg
       (.C(sys_rst),
        .CE(mpr_rd_rise0_prev_r0),
        .D(\gen_mux_rd[0].mux_rd_rise2_r_reg_n_0_[0] ),
        .Q(mpr_rd_rise2_prev_r),
        .R(1'b0));
  FDRE mpr_rd_rise3_prev_r_reg
       (.C(sys_rst),
        .CE(mpr_rd_rise0_prev_r0),
        .D(\gen_mux_rd[0].mux_rd_rise3_r_reg_n_0_[0] ),
        .Q(mpr_rd_rise3_prev_r),
        .R(1'b0));
  FDRE mpr_rdlvl_start_r_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(mpr_rdlvl_start_reg),
        .Q(mpr_rdlvl_start_r),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h4000000000000001)) 
    new_cnt_cpt_r_i_1
       (.I0(new_cnt_cpt_r_i_2_n_0),
        .I1(cal1_state_r[2]),
        .I2(cal1_state_r[3]),
        .I3(cal1_state_r[4]),
        .I4(cal1_state_r[0]),
        .I5(cal1_state_r[1]),
        .O(new_cnt_cpt_r));
  LUT6 #(
    .INIT(64'hAAAAFFEFFFFFFFEF)) 
    new_cnt_cpt_r_i_2
       (.I0(cal1_state_r[5]),
        .I1(cal1_state_r1536_out),
        .I2(rdlvl_stg1_start_reg),
        .I3(rdlvl_stg1_start_r),
        .I4(cal1_state_r[4]),
        .I5(\cal1_cnt_cpt_r[0]_i_4_n_0 ),
        .O(new_cnt_cpt_r_i_2_n_0));
  FDRE new_cnt_cpt_r_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(new_cnt_cpt_r),
        .Q(idelay_tap_limit_r_reg_0),
        .R(rstdiv0_sync_r1_reg_rep__2));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    \phaser_in_gen.phaser_in_i_1 
       (.I0(\gen_byte_sel_div2.calib_in_common_reg ),
        .I1(\calib_sel_reg[1] ),
        .I2(pi_counter_load_en),
        .I3(calib_zero_inputs),
        .O(\pi_dqs_found_lanes_r1_reg[2]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'h4440)) 
    \phaser_in_gen.phaser_in_i_10 
       (.I0(calib_zero_inputs),
        .I1(pi_counter_load_val[1]),
        .I2(\calib_sel_reg[1] ),
        .I3(\gen_byte_sel_div2.calib_in_common_reg ),
        .O(\pi_dqs_found_lanes_r1_reg[2]_2 [1]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'h4044)) 
    \phaser_in_gen.phaser_in_i_10__0 
       (.I0(calib_zero_inputs),
        .I1(pi_counter_load_val[1]),
        .I2(\gen_byte_sel_div2.calib_in_common_reg ),
        .I3(\calib_sel_reg[1] ),
        .O(COUNTERLOADVAL[1]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'h4440)) 
    \phaser_in_gen.phaser_in_i_11 
       (.I0(calib_zero_inputs),
        .I1(pi_counter_load_val[0]),
        .I2(\calib_sel_reg[1] ),
        .I3(\gen_byte_sel_div2.calib_in_common_reg ),
        .O(\pi_dqs_found_lanes_r1_reg[2]_2 [0]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'h4044)) 
    \phaser_in_gen.phaser_in_i_11__0 
       (.I0(calib_zero_inputs),
        .I1(pi_counter_load_val[0]),
        .I2(\gen_byte_sel_div2.calib_in_common_reg ),
        .I3(\calib_sel_reg[1] ),
        .O(COUNTERLOADVAL[0]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'h00B0)) 
    \phaser_in_gen.phaser_in_i_1__0 
       (.I0(\gen_byte_sel_div2.calib_in_common_reg ),
        .I1(\calib_sel_reg[1] ),
        .I2(pi_counter_load_en),
        .I3(calib_zero_inputs),
        .O(\pi_dqs_found_lanes_r1_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'h0000EEE0)) 
    \phaser_in_gen.phaser_in_i_3 
       (.I0(\gen_byte_sel_div2.calib_in_common_reg ),
        .I1(\calib_sel_reg[1] ),
        .I2(tempmon_pi_f_en_r),
        .I3(rdlvl_pi_stg2_f_en),
        .I4(calib_zero_inputs),
        .O(\pi_dqs_found_lanes_r1_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'h0000BBB0)) 
    \phaser_in_gen.phaser_in_i_3__0 
       (.I0(\gen_byte_sel_div2.calib_in_common_reg ),
        .I1(\calib_sel_reg[1] ),
        .I2(tempmon_pi_f_en_r),
        .I3(rdlvl_pi_stg2_f_en),
        .I4(calib_zero_inputs),
        .O(\pi_dqs_found_lanes_r1_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'h0000EEE0)) 
    \phaser_in_gen.phaser_in_i_4 
       (.I0(\gen_byte_sel_div2.calib_in_common_reg ),
        .I1(\calib_sel_reg[1] ),
        .I2(tempmon_pi_f_inc_r),
        .I3(rdlvl_pi_stg2_f_incdec),
        .I4(calib_zero_inputs),
        .O(\pi_dqs_found_lanes_r1_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'h0000BBB0)) 
    \phaser_in_gen.phaser_in_i_4__0 
       (.I0(\gen_byte_sel_div2.calib_in_common_reg ),
        .I1(\calib_sel_reg[1] ),
        .I2(tempmon_pi_f_inc_r),
        .I3(rdlvl_pi_stg2_f_incdec),
        .I4(calib_zero_inputs),
        .O(\pi_dqs_found_lanes_r1_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'h4440)) 
    \phaser_in_gen.phaser_in_i_6 
       (.I0(calib_zero_inputs),
        .I1(pi_counter_load_val[5]),
        .I2(\calib_sel_reg[1] ),
        .I3(\gen_byte_sel_div2.calib_in_common_reg ),
        .O(\pi_dqs_found_lanes_r1_reg[2]_2 [5]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'h4044)) 
    \phaser_in_gen.phaser_in_i_6__0 
       (.I0(calib_zero_inputs),
        .I1(pi_counter_load_val[5]),
        .I2(\gen_byte_sel_div2.calib_in_common_reg ),
        .I3(\calib_sel_reg[1] ),
        .O(COUNTERLOADVAL[5]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'h4440)) 
    \phaser_in_gen.phaser_in_i_7 
       (.I0(calib_zero_inputs),
        .I1(pi_counter_load_val[4]),
        .I2(\calib_sel_reg[1] ),
        .I3(\gen_byte_sel_div2.calib_in_common_reg ),
        .O(\pi_dqs_found_lanes_r1_reg[2]_2 [4]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'h4044)) 
    \phaser_in_gen.phaser_in_i_7__0 
       (.I0(calib_zero_inputs),
        .I1(pi_counter_load_val[4]),
        .I2(\gen_byte_sel_div2.calib_in_common_reg ),
        .I3(\calib_sel_reg[1] ),
        .O(COUNTERLOADVAL[4]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'h4440)) 
    \phaser_in_gen.phaser_in_i_8 
       (.I0(calib_zero_inputs),
        .I1(pi_counter_load_val[3]),
        .I2(\calib_sel_reg[1] ),
        .I3(\gen_byte_sel_div2.calib_in_common_reg ),
        .O(\pi_dqs_found_lanes_r1_reg[2]_2 [3]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'h4044)) 
    \phaser_in_gen.phaser_in_i_8__0 
       (.I0(calib_zero_inputs),
        .I1(pi_counter_load_val[3]),
        .I2(\gen_byte_sel_div2.calib_in_common_reg ),
        .I3(\calib_sel_reg[1] ),
        .O(COUNTERLOADVAL[3]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'h4440)) 
    \phaser_in_gen.phaser_in_i_9 
       (.I0(calib_zero_inputs),
        .I1(pi_counter_load_val[2]),
        .I2(\calib_sel_reg[1] ),
        .I3(\gen_byte_sel_div2.calib_in_common_reg ),
        .O(\pi_dqs_found_lanes_r1_reg[2]_2 [2]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'h4044)) 
    \phaser_in_gen.phaser_in_i_9__0 
       (.I0(calib_zero_inputs),
        .I1(pi_counter_load_val[2]),
        .I2(\gen_byte_sel_div2.calib_in_common_reg ),
        .I3(\calib_sel_reg[1] ),
        .O(COUNTERLOADVAL[2]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'h08)) 
    pi_cnt_dec_i_1
       (.I0(pi_cnt_dec_i_2_n_0),
        .I1(\pi_rdval_cnt[5]_i_3_n_0 ),
        .I2(rstdiv0_sync_r1_reg_rep__12),
        .O(pi_cnt_dec_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    pi_cnt_dec_i_2
       (.I0(dqs_po_dec_done_r2),
        .I1(wait_cnt_r_reg__0[0]),
        .I2(wait_cnt_r_reg__0[1]),
        .I3(wait_cnt_r_reg__0[3]),
        .I4(wait_cnt_r_reg__0[2]),
        .O(pi_cnt_dec_i_2_n_0));
  FDRE pi_cnt_dec_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(pi_cnt_dec_i_1_n_0),
        .Q(pi_en_stg2_f_timing_reg_0),
        .R(1'b0));
  FDRE pi_en_stg2_f_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(pi_en_stg2_f_timing),
        .Q(rdlvl_pi_stg2_f_en),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    pi_en_stg2_f_timing_i_1
       (.I0(cal1_dlyce_cpt_r_reg_n_0),
        .I1(pi_en_stg2_f_timing_reg_0),
        .O(pi_en_stg2_f_timing_i_1_n_0));
  FDRE pi_en_stg2_f_timing_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(pi_en_stg2_f_timing_i_1_n_0),
        .Q(pi_en_stg2_f_timing),
        .R(rstdiv0_sync_r1_reg_rep__3));
  FDRE pi_fine_dly_dec_done_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(fine_dly_dec_done_r2),
        .Q(pi_fine_dly_dec_done_r_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'h0808FB08)) 
    \pi_rdval_cnt[0]_i_1 
       (.I0(\pi_counter_read_val_reg[5] [0]),
        .I1(dqs_po_dec_done_r1),
        .I2(dqs_po_dec_done_r2),
        .I3(\pi_rdval_cnt[5]_i_3_n_0 ),
        .I4(pi_rdval_cnt[0]),
        .O(\pi_rdval_cnt[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h9A9AFF9A9A9A009A)) 
    \pi_rdval_cnt[1]_i_1 
       (.I0(pi_rdval_cnt[1]),
        .I1(pi_rdval_cnt[0]),
        .I2(\pi_rdval_cnt[5]_i_3_n_0 ),
        .I3(dqs_po_dec_done_r1),
        .I4(dqs_po_dec_done_r2),
        .I5(\pi_counter_read_val_reg[5] [1]),
        .O(\pi_rdval_cnt[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000E100E100)) 
    \pi_rdval_cnt[2]_i_1 
       (.I0(pi_rdval_cnt[1]),
        .I1(pi_rdval_cnt[0]),
        .I2(pi_rdval_cnt[2]),
        .I3(\pi_rdval_cnt[5]_i_3_n_0 ),
        .I4(\pi_counter_read_val_reg[5] [2]),
        .I5(\pi_rdval_cnt[3]_i_3_n_0 ),
        .O(\pi_rdval_cnt[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF00000FE00FE0)) 
    \pi_rdval_cnt[3]_i_1 
       (.I0(pi_rdval_cnt[5]),
        .I1(pi_rdval_cnt[4]),
        .I2(\pi_rdval_cnt[3]_i_2_n_0 ),
        .I3(pi_rdval_cnt[3]),
        .I4(\pi_counter_read_val_reg[5] [3]),
        .I5(\pi_rdval_cnt[3]_i_3_n_0 ),
        .O(\pi_rdval_cnt[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \pi_rdval_cnt[3]_i_2 
       (.I0(pi_rdval_cnt[2]),
        .I1(pi_rdval_cnt[1]),
        .I2(pi_rdval_cnt[0]),
        .O(\pi_rdval_cnt[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \pi_rdval_cnt[3]_i_3 
       (.I0(dqs_po_dec_done_r1),
        .I1(dqs_po_dec_done_r2),
        .O(\pi_rdval_cnt[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h2C2C2C2CFF002C2C)) 
    \pi_rdval_cnt[4]_i_1 
       (.I0(pi_rdval_cnt[5]),
        .I1(pi_rdval_cnt[4]),
        .I2(\pi_rdval_cnt[4]_i_2_n_0 ),
        .I3(\pi_counter_read_val_reg[5] [4]),
        .I4(dqs_po_dec_done_r1),
        .I5(dqs_po_dec_done_r2),
        .O(\pi_rdval_cnt[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \pi_rdval_cnt[4]_i_2 
       (.I0(pi_rdval_cnt[0]),
        .I1(pi_rdval_cnt[1]),
        .I2(pi_rdval_cnt[2]),
        .I3(pi_rdval_cnt[3]),
        .O(\pi_rdval_cnt[4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFF5D)) 
    \pi_rdval_cnt[5]_i_1 
       (.I0(\pi_rdval_cnt[5]_i_3_n_0 ),
        .I1(dqs_po_dec_done_r1),
        .I2(dqs_po_dec_done_r2),
        .I3(pi_en_stg2_f_timing_reg_0),
        .O(\pi_rdval_cnt[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30AA3030)) 
    \pi_rdval_cnt[5]_i_2 
       (.I0(\pi_counter_read_val_reg[5] [5]),
        .I1(\pi_rdval_cnt[5]_i_4_n_0 ),
        .I2(pi_rdval_cnt[5]),
        .I3(dqs_po_dec_done_r2),
        .I4(dqs_po_dec_done_r1),
        .O(\pi_rdval_cnt[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \pi_rdval_cnt[5]_i_3 
       (.I0(pi_rdval_cnt[5]),
        .I1(pi_rdval_cnt[4]),
        .I2(pi_rdval_cnt[0]),
        .I3(pi_rdval_cnt[1]),
        .I4(pi_rdval_cnt[2]),
        .I5(pi_rdval_cnt[3]),
        .O(\pi_rdval_cnt[5]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \pi_rdval_cnt[5]_i_4 
       (.I0(pi_rdval_cnt[3]),
        .I1(pi_rdval_cnt[2]),
        .I2(pi_rdval_cnt[1]),
        .I3(pi_rdval_cnt[0]),
        .I4(pi_rdval_cnt[4]),
        .O(\pi_rdval_cnt[5]_i_4_n_0 ));
  FDRE \pi_rdval_cnt_reg[0] 
       (.C(sys_rst),
        .CE(\pi_rdval_cnt[5]_i_1_n_0 ),
        .D(\pi_rdval_cnt[0]_i_1_n_0 ),
        .Q(pi_rdval_cnt[0]),
        .R(rstdiv0_sync_r1_reg_rep__3));
  FDRE \pi_rdval_cnt_reg[1] 
       (.C(sys_rst),
        .CE(\pi_rdval_cnt[5]_i_1_n_0 ),
        .D(\pi_rdval_cnt[1]_i_1_n_0 ),
        .Q(pi_rdval_cnt[1]),
        .R(rstdiv0_sync_r1_reg_rep__3));
  FDRE \pi_rdval_cnt_reg[2] 
       (.C(sys_rst),
        .CE(\pi_rdval_cnt[5]_i_1_n_0 ),
        .D(\pi_rdval_cnt[2]_i_1_n_0 ),
        .Q(pi_rdval_cnt[2]),
        .R(rstdiv0_sync_r1_reg_rep__3));
  FDRE \pi_rdval_cnt_reg[3] 
       (.C(sys_rst),
        .CE(\pi_rdval_cnt[5]_i_1_n_0 ),
        .D(\pi_rdval_cnt[3]_i_1_n_0 ),
        .Q(pi_rdval_cnt[3]),
        .R(rstdiv0_sync_r1_reg_rep__3));
  FDRE \pi_rdval_cnt_reg[4] 
       (.C(sys_rst),
        .CE(\pi_rdval_cnt[5]_i_1_n_0 ),
        .D(\pi_rdval_cnt[4]_i_1_n_0 ),
        .Q(pi_rdval_cnt[4]),
        .R(rstdiv0_sync_r1_reg_rep__3));
  FDRE \pi_rdval_cnt_reg[5] 
       (.C(sys_rst),
        .CE(\pi_rdval_cnt[5]_i_1_n_0 ),
        .D(\pi_rdval_cnt[5]_i_2_n_0 ),
        .Q(pi_rdval_cnt[5]),
        .R(rstdiv0_sync_r1_reg_rep__3));
  FDRE pi_stg2_f_incdec_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(pi_stg2_f_incdec_timing),
        .Q(rdlvl_pi_stg2_f_incdec),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0400)) 
    pi_stg2_f_incdec_timing_i_1
       (.I0(pi_en_stg2_f_timing_reg_0),
        .I1(cal1_dlyce_cpt_r_reg_n_0),
        .I2(rstdiv0_sync_r1_reg_rep__12),
        .I3(cal1_dlyinc_cpt_r_reg_n_0),
        .O(pi_stg2_f_incdec_timing0));
  FDRE pi_stg2_f_incdec_timing_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(pi_stg2_f_incdec_timing0),
        .Q(pi_stg2_f_incdec_timing),
        .R(1'b0));
  FDRE pi_stg2_load_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(pi_stg2_load_timing),
        .Q(pi_counter_load_en),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    pi_stg2_load_timing_i_1
       (.I0(\regl_dqs_cnt_reg_n_0_[1] ),
        .I1(p_0_in540_in),
        .I2(done_cnt[2]),
        .I3(done_cnt[3]),
        .I4(done_cnt[0]),
        .I5(done_cnt[1]),
        .O(pi_stg2_load_timing0));
  FDRE pi_stg2_load_timing_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(pi_stg2_load_timing0),
        .Q(pi_stg2_load_timing),
        .R(\regl_dqs_cnt[0]_i_1_n_0 ));
  FDRE \pi_stg2_reg_l_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(pi_stg2_reg_l_timing[0]),
        .Q(pi_counter_load_val[0]),
        .R(1'b0));
  FDRE \pi_stg2_reg_l_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(pi_stg2_reg_l_timing[1]),
        .Q(pi_counter_load_val[1]),
        .R(1'b0));
  FDRE \pi_stg2_reg_l_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(pi_stg2_reg_l_timing[2]),
        .Q(pi_counter_load_val[2]),
        .R(1'b0));
  FDRE \pi_stg2_reg_l_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(pi_stg2_reg_l_timing[3]),
        .Q(pi_counter_load_val[3]),
        .R(1'b0));
  FDRE \pi_stg2_reg_l_reg[4] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(pi_stg2_reg_l_timing[4]),
        .Q(pi_counter_load_val[4]),
        .R(1'b0));
  FDRE \pi_stg2_reg_l_reg[5] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(pi_stg2_reg_l_timing[5]),
        .Q(pi_counter_load_val[5]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pi_stg2_reg_l_timing[0]_i_1 
       (.I0(\rdlvl_dqs_tap_cnt_r_reg_n_0_[0][1][0] ),
        .I1(\regl_dqs_cnt_reg_n_0_[0] ),
        .I2(\rdlvl_dqs_tap_cnt_r_reg_n_0_[0][0][0] ),
        .O(\pi_stg2_reg_l_timing[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pi_stg2_reg_l_timing[1]_i_1 
       (.I0(\rdlvl_dqs_tap_cnt_r_reg_n_0_[0][1][1] ),
        .I1(\regl_dqs_cnt_reg_n_0_[0] ),
        .I2(\rdlvl_dqs_tap_cnt_r_reg_n_0_[0][0][1] ),
        .O(\pi_stg2_reg_l_timing[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pi_stg2_reg_l_timing[2]_i_1 
       (.I0(\rdlvl_dqs_tap_cnt_r_reg_n_0_[0][1][2] ),
        .I1(\regl_dqs_cnt_reg_n_0_[0] ),
        .I2(\rdlvl_dqs_tap_cnt_r_reg_n_0_[0][0][2] ),
        .O(\pi_stg2_reg_l_timing[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pi_stg2_reg_l_timing[3]_i_1 
       (.I0(\rdlvl_dqs_tap_cnt_r_reg_n_0_[0][1][3] ),
        .I1(\regl_dqs_cnt_reg_n_0_[0] ),
        .I2(\rdlvl_dqs_tap_cnt_r_reg_n_0_[0][0][3] ),
        .O(\pi_stg2_reg_l_timing[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pi_stg2_reg_l_timing[4]_i_1 
       (.I0(\rdlvl_dqs_tap_cnt_r_reg_n_0_[0][1][4] ),
        .I1(\regl_dqs_cnt_reg_n_0_[0] ),
        .I2(\rdlvl_dqs_tap_cnt_r_reg_n_0_[0][0][4] ),
        .O(\pi_stg2_reg_l_timing[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0001FFFFFFFF)) 
    \pi_stg2_reg_l_timing[5]_i_1 
       (.I0(done_cnt[3]),
        .I1(done_cnt[2]),
        .I2(done_cnt[0]),
        .I3(done_cnt[1]),
        .I4(rstdiv0_sync_r1_reg_rep__12),
        .I5(pi_stg2_load_timing0),
        .O(\pi_stg2_reg_l_timing[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pi_stg2_reg_l_timing[5]_i_2 
       (.I0(\rdlvl_dqs_tap_cnt_r_reg_n_0_[0][1][5] ),
        .I1(\regl_dqs_cnt_reg_n_0_[0] ),
        .I2(\rdlvl_dqs_tap_cnt_r_reg_n_0_[0][0][5] ),
        .O(\pi_stg2_reg_l_timing[5]_i_2_n_0 ));
  FDRE \pi_stg2_reg_l_timing_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\pi_stg2_reg_l_timing[0]_i_1_n_0 ),
        .Q(pi_stg2_reg_l_timing[0]),
        .R(\pi_stg2_reg_l_timing[5]_i_1_n_0 ));
  FDRE \pi_stg2_reg_l_timing_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\pi_stg2_reg_l_timing[1]_i_1_n_0 ),
        .Q(pi_stg2_reg_l_timing[1]),
        .R(\pi_stg2_reg_l_timing[5]_i_1_n_0 ));
  FDRE \pi_stg2_reg_l_timing_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\pi_stg2_reg_l_timing[2]_i_1_n_0 ),
        .Q(pi_stg2_reg_l_timing[2]),
        .R(\pi_stg2_reg_l_timing[5]_i_1_n_0 ));
  FDRE \pi_stg2_reg_l_timing_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\pi_stg2_reg_l_timing[3]_i_1_n_0 ),
        .Q(pi_stg2_reg_l_timing[3]),
        .R(\pi_stg2_reg_l_timing[5]_i_1_n_0 ));
  FDRE \pi_stg2_reg_l_timing_reg[4] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\pi_stg2_reg_l_timing[4]_i_1_n_0 ),
        .Q(pi_stg2_reg_l_timing[4]),
        .R(\pi_stg2_reg_l_timing[5]_i_1_n_0 ));
  FDRE \pi_stg2_reg_l_timing_reg[5] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\pi_stg2_reg_l_timing[5]_i_2_n_0 ),
        .Q(pi_stg2_reg_l_timing[5]),
        .R(\pi_stg2_reg_l_timing[5]_i_1_n_0 ));
  FDRE \rd_mux_sel_r_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\cal1_cnt_cpt_r_reg_n_0_[0] ),
        .Q(\rdlvl_dqs_tap_cnt_r_reg[0][1][0]_0 ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0100)) 
    \rdlvl_dqs_tap_cnt_r[0][0][5]_i_1 
       (.I0(\rdlvl_dqs_tap_cnt_r_reg[0][1][0]_0 ),
        .I1(\rnk_cnt_r_reg_n_0_[0] ),
        .I2(\rnk_cnt_r_reg_n_0_[1] ),
        .I3(\rdlvl_dqs_tap_cnt_r[0][0][5]_i_2_n_0 ),
        .O(\rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \rdlvl_dqs_tap_cnt_r[0][0][5]_i_2 
       (.I0(\cal1_state_r1_reg_n_0_[3] ),
        .I1(\cal1_state_r1_reg_n_0_[1] ),
        .I2(\cal1_state_r1_reg_n_0_[4] ),
        .I3(\cal1_state_r1_reg_n_0_[5] ),
        .I4(\cal1_state_r1_reg_n_0_[2] ),
        .I5(\cal1_state_r1_reg_n_0_[0] ),
        .O(\rdlvl_dqs_tap_cnt_r[0][0][5]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0200)) 
    \rdlvl_dqs_tap_cnt_r[0][1][5]_i_1 
       (.I0(\rdlvl_dqs_tap_cnt_r_reg[0][1][0]_0 ),
        .I1(\rnk_cnt_r_reg_n_0_[0] ),
        .I2(\rnk_cnt_r_reg_n_0_[1] ),
        .I3(\rdlvl_dqs_tap_cnt_r[0][0][5]_i_2_n_0 ),
        .O(rdlvl_dqs_tap_cnt_r));
  FDRE \rdlvl_dqs_tap_cnt_r_reg[0][0][0] 
       (.C(sys_rst),
        .CE(\rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0 ),
        .D(\tap_cnt_cpt_r_reg_n_0_[0] ),
        .Q(\rdlvl_dqs_tap_cnt_r_reg_n_0_[0][0][0] ),
        .R(rstdiv0_sync_r1_reg_rep__2));
  FDRE \rdlvl_dqs_tap_cnt_r_reg[0][0][1] 
       (.C(sys_rst),
        .CE(\rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0 ),
        .D(\tap_cnt_cpt_r_reg_n_0_[1] ),
        .Q(\rdlvl_dqs_tap_cnt_r_reg_n_0_[0][0][1] ),
        .R(rstdiv0_sync_r1_reg_rep__2));
  FDRE \rdlvl_dqs_tap_cnt_r_reg[0][0][2] 
       (.C(sys_rst),
        .CE(\rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0 ),
        .D(\tap_cnt_cpt_r_reg_n_0_[2] ),
        .Q(\rdlvl_dqs_tap_cnt_r_reg_n_0_[0][0][2] ),
        .R(rstdiv0_sync_r1_reg_rep__2));
  FDRE \rdlvl_dqs_tap_cnt_r_reg[0][0][3] 
       (.C(sys_rst),
        .CE(\rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0 ),
        .D(\tap_cnt_cpt_r_reg_n_0_[3] ),
        .Q(\rdlvl_dqs_tap_cnt_r_reg_n_0_[0][0][3] ),
        .R(rstdiv0_sync_r1_reg_rep__2));
  FDRE \rdlvl_dqs_tap_cnt_r_reg[0][0][4] 
       (.C(sys_rst),
        .CE(\rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0 ),
        .D(\tap_cnt_cpt_r_reg_n_0_[4] ),
        .Q(\rdlvl_dqs_tap_cnt_r_reg_n_0_[0][0][4] ),
        .R(rstdiv0_sync_r1_reg_rep__2));
  FDRE \rdlvl_dqs_tap_cnt_r_reg[0][0][5] 
       (.C(sys_rst),
        .CE(\rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0 ),
        .D(\tap_cnt_cpt_r_reg_n_0_[5] ),
        .Q(\rdlvl_dqs_tap_cnt_r_reg_n_0_[0][0][5] ),
        .R(rstdiv0_sync_r1_reg_rep__2));
  FDRE \rdlvl_dqs_tap_cnt_r_reg[0][1][0] 
       (.C(sys_rst),
        .CE(rdlvl_dqs_tap_cnt_r),
        .D(\tap_cnt_cpt_r_reg_n_0_[0] ),
        .Q(\rdlvl_dqs_tap_cnt_r_reg_n_0_[0][1][0] ),
        .R(rstdiv0_sync_r1_reg_rep__3));
  FDRE \rdlvl_dqs_tap_cnt_r_reg[0][1][1] 
       (.C(sys_rst),
        .CE(rdlvl_dqs_tap_cnt_r),
        .D(\tap_cnt_cpt_r_reg_n_0_[1] ),
        .Q(\rdlvl_dqs_tap_cnt_r_reg_n_0_[0][1][1] ),
        .R(rstdiv0_sync_r1_reg_rep__3));
  FDRE \rdlvl_dqs_tap_cnt_r_reg[0][1][2] 
       (.C(sys_rst),
        .CE(rdlvl_dqs_tap_cnt_r),
        .D(\tap_cnt_cpt_r_reg_n_0_[2] ),
        .Q(\rdlvl_dqs_tap_cnt_r_reg_n_0_[0][1][2] ),
        .R(rstdiv0_sync_r1_reg_rep__3));
  FDRE \rdlvl_dqs_tap_cnt_r_reg[0][1][3] 
       (.C(sys_rst),
        .CE(rdlvl_dqs_tap_cnt_r),
        .D(\tap_cnt_cpt_r_reg_n_0_[3] ),
        .Q(\rdlvl_dqs_tap_cnt_r_reg_n_0_[0][1][3] ),
        .R(rstdiv0_sync_r1_reg_rep__3));
  FDRE \rdlvl_dqs_tap_cnt_r_reg[0][1][4] 
       (.C(sys_rst),
        .CE(rdlvl_dqs_tap_cnt_r),
        .D(\tap_cnt_cpt_r_reg_n_0_[4] ),
        .Q(\rdlvl_dqs_tap_cnt_r_reg_n_0_[0][1][4] ),
        .R(rstdiv0_sync_r1_reg_rep__3));
  FDRE \rdlvl_dqs_tap_cnt_r_reg[0][1][5] 
       (.C(sys_rst),
        .CE(rdlvl_dqs_tap_cnt_r),
        .D(\tap_cnt_cpt_r_reg_n_0_[5] ),
        .Q(\rdlvl_dqs_tap_cnt_r_reg_n_0_[0][1][5] ),
        .R(rstdiv0_sync_r1_reg_rep__3));
  LUT6 #(
    .INIT(64'hFFFF0F8800000088)) 
    rdlvl_last_byte_done_int_i_1
       (.I0(cal1_state_r[3]),
        .I1(cal1_state_r[4]),
        .I2(cal1_state_r1),
        .I3(cal1_state_r[5]),
        .I4(rdlvl_last_byte_done_int_i_3_n_0),
        .I5(rdlvl_last_byte_done),
        .O(rdlvl_last_byte_done_int_i_1_n_0));
  LUT5 #(
    .INIT(32'h00001000)) 
    rdlvl_last_byte_done_int_i_2
       (.I0(regl_rank_cnt[1]),
        .I1(regl_rank_cnt[0]),
        .I2(\regl_dqs_cnt[1]_i_2_n_0 ),
        .I3(\regl_dqs_cnt_reg_n_0_[0] ),
        .I4(\regl_dqs_cnt_reg_n_0_[1] ),
        .O(cal1_state_r1));
  LUT5 #(
    .INIT(32'hFFFFEE6E)) 
    rdlvl_last_byte_done_int_i_3
       (.I0(cal1_state_r[4]),
        .I1(cal1_state_r[3]),
        .I2(\cal1_cnt_cpt_r_reg_n_0_[0] ),
        .I3(cal1_state_r[5]),
        .I4(rdlvl_rank_done_r_i_3_n_0),
        .O(rdlvl_last_byte_done_int_i_3_n_0));
  FDRE rdlvl_last_byte_done_int_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(rdlvl_last_byte_done_int_i_1_n_0),
        .Q(rdlvl_last_byte_done),
        .R(rstdiv0_sync_r1_reg_rep__3));
  LUT6 #(
    .INIT(64'hEFEEEFFFE0EEE000)) 
    rdlvl_pi_incdec_i_1
       (.I0(rdlvl_pi_incdec_i_2_n_0),
        .I1(rdlvl_pi_incdec_i_3_n_0),
        .I2(rdlvl_pi_incdec_i_4_n_0),
        .I3(cal1_state_r[2]),
        .I4(rdlvl_pi_incdec_i_5_n_0),
        .I5(rdlvl_pi_incdec),
        .O(rdlvl_pi_incdec_i_1_n_0));
  LUT5 #(
    .INIT(32'h44444000)) 
    rdlvl_pi_incdec_i_2
       (.I0(cal1_state_r[5]),
        .I1(cal1_state_r[4]),
        .I2(cal1_state_r[2]),
        .I3(cal1_wait_r),
        .I4(cal1_state_r[1]),
        .O(rdlvl_pi_incdec_i_2_n_0));
  LUT6 #(
    .INIT(64'h4400000344000000)) 
    rdlvl_pi_incdec_i_3
       (.I0(cal1_state_r[5]),
        .I1(cal1_state_r[3]),
        .I2(cal1_state_r[2]),
        .I3(cal1_state_r[0]),
        .I4(cal1_state_r[4]),
        .I5(rdlvl_pi_incdec_i_6_n_0),
        .O(rdlvl_pi_incdec_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    rdlvl_pi_incdec_i_4
       (.I0(cal1_state_r[1]),
        .I1(cal1_state_r[5]),
        .I2(cal1_state_r[3]),
        .I3(cal1_state_r[4]),
        .I4(cal1_state_r[0]),
        .I5(cal1_wait_r),
        .O(rdlvl_pi_incdec_i_4_n_0));
  LUT6 #(
    .INIT(64'h0000000105A5AA05)) 
    rdlvl_pi_incdec_i_5
       (.I0(cal1_state_r[4]),
        .I1(cal1_wait_r),
        .I2(cal1_state_r[3]),
        .I3(cal1_state_r[0]),
        .I4(cal1_state_r[1]),
        .I5(cal1_state_r[5]),
        .O(rdlvl_pi_incdec_i_5_n_0));
  LUT6 #(
    .INIT(64'hF4F5F4A0F4F5F4F5)) 
    rdlvl_pi_incdec_i_6
       (.I0(cal1_state_r[5]),
        .I1(\pi_counter_read_val_reg[3] ),
        .I2(cal1_wait_r),
        .I3(cal1_state_r[1]),
        .I4(mpr_rdlvl_start_r),
        .I5(mpr_rdlvl_start_reg),
        .O(rdlvl_pi_incdec_i_6_n_0));
  FDRE rdlvl_pi_incdec_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(rdlvl_pi_incdec_i_1_n_0),
        .Q(rdlvl_pi_incdec),
        .R(rstdiv0_sync_r1_reg_rep__2));
  FDRE rdlvl_prech_req_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(cal1_prech_req_r_reg_n_0),
        .Q(rdlvl_prech_req),
        .R(rstdiv0_sync_r1_reg_rep__2));
  LUT6 #(
    .INIT(64'h2000FFFF20000000)) 
    rdlvl_rank_done_r_i_1
       (.I0(\cal1_cnt_cpt_r_reg_n_0_[0] ),
        .I1(cal1_state_r[5]),
        .I2(cal1_state_r[3]),
        .I3(cal1_state_r[4]),
        .I4(rdlvl_rank_done_r_i_2_n_0),
        .I5(rdlvl_stg1_rank_done),
        .O(rdlvl_rank_done_r_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000011119111)) 
    rdlvl_rank_done_r_i_2
       (.I0(cal1_state_r[4]),
        .I1(cal1_state_r[3]),
        .I2(\cal1_cnt_cpt_r_reg_n_0_[0] ),
        .I3(prech_done),
        .I4(cal1_state_r[5]),
        .I5(rdlvl_rank_done_r_i_3_n_0),
        .O(rdlvl_rank_done_r_i_2_n_0));
  LUT5 #(
    .INIT(32'h7E7EFFFE)) 
    rdlvl_rank_done_r_i_3
       (.I0(cal1_state_r[0]),
        .I1(cal1_state_r[2]),
        .I2(cal1_state_r[3]),
        .I3(cal1_state_r[5]),
        .I4(cal1_state_r[1]),
        .O(rdlvl_rank_done_r_i_3_n_0));
  FDRE rdlvl_rank_done_r_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(rdlvl_rank_done_r_i_1_n_0),
        .Q(rdlvl_stg1_rank_done),
        .R(rstdiv0_sync_r1_reg_rep__3));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000040)) 
    rdlvl_stg1_done_int_i_1
       (.I0(rdlvl_stg1_done_int_i_2_n_0),
        .I1(cal1_state_r[0]),
        .I2(cal1_state_r[5]),
        .I3(cal1_state_r[4]),
        .I4(cal1_state_r[1]),
        .I5(D[3]),
        .O(rdlvl_stg1_done_int_i_1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    rdlvl_stg1_done_int_i_2
       (.I0(cal1_state_r[3]),
        .I1(cal1_state_r[2]),
        .O(rdlvl_stg1_done_int_i_2_n_0));
  (* syn_maxfan = "30" *) 
  FDRE rdlvl_stg1_done_int_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(rdlvl_stg1_done_int_i_1_n_0),
        .Q(D[3]),
        .R(rstdiv0_sync_r1_reg_rep__2));
  FDRE rdlvl_stg1_start_r_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(rdlvl_stg1_start_reg),
        .Q(rdlvl_stg1_start_r),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAAAAAAAB)) 
    \regl_dqs_cnt[0]_i_1 
       (.I0(rstdiv0_sync_r1_reg_rep__12),
        .I1(done_cnt[1]),
        .I2(done_cnt[0]),
        .I3(done_cnt[2]),
        .I4(done_cnt[3]),
        .O(\regl_dqs_cnt[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h01FFFFFFFF000000)) 
    \regl_dqs_cnt[0]_i_2 
       (.I0(\regl_dqs_cnt_reg_n_0_[1] ),
        .I1(regl_rank_cnt[0]),
        .I2(regl_rank_cnt[1]),
        .I3(\regl_dqs_cnt[1]_i_2_n_0 ),
        .I4(p_0_in540_in),
        .I5(\regl_dqs_cnt_reg_n_0_[0] ),
        .O(\regl_dqs_cnt[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h15005500)) 
    \regl_dqs_cnt[1]_i_1 
       (.I0(\regl_dqs_cnt[0]_i_1_n_0 ),
        .I1(\regl_dqs_cnt[1]_i_2_n_0 ),
        .I2(\regl_dqs_cnt_reg_n_0_[0] ),
        .I3(\regl_dqs_cnt_reg_n_0_[1] ),
        .I4(p_0_in540_in),
        .O(\regl_dqs_cnt[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \regl_dqs_cnt[1]_i_2 
       (.I0(done_cnt[1]),
        .I1(done_cnt[0]),
        .I2(done_cnt[3]),
        .I3(done_cnt[2]),
        .O(\regl_dqs_cnt[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    \regl_dqs_cnt[1]_i_3 
       (.I0(cal1_state_r[1]),
        .I1(cal1_state_r[0]),
        .I2(cal1_state_r[4]),
        .I3(cal1_state_r[3]),
        .I4(cal1_state_r[5]),
        .I5(cal1_state_r[2]),
        .O(p_0_in540_in));
  FDRE \regl_dqs_cnt_r_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\regl_dqs_cnt_reg_n_0_[0] ),
        .Q(regl_dqs_cnt_r[0]),
        .R(1'b0));
  FDRE \regl_dqs_cnt_r_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\regl_dqs_cnt_reg_n_0_[1] ),
        .Q(regl_dqs_cnt_r[1]),
        .R(1'b0));
  FDRE \regl_dqs_cnt_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\regl_dqs_cnt[0]_i_2_n_0 ),
        .Q(\regl_dqs_cnt_reg_n_0_[0] ),
        .R(\regl_dqs_cnt[0]_i_1_n_0 ));
  FDRE \regl_dqs_cnt_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\regl_dqs_cnt[1]_i_1_n_0 ),
        .Q(\regl_dqs_cnt_reg_n_0_[1] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF7FFF7FF08000000)) 
    \regl_rank_cnt[0]_i_1 
       (.I0(\regl_dqs_cnt[1]_i_2_n_0 ),
        .I1(\regl_dqs_cnt_reg_n_0_[0] ),
        .I2(\regl_dqs_cnt_reg_n_0_[1] ),
        .I3(p_0_in540_in),
        .I4(regl_rank_cnt[1]),
        .I5(regl_rank_cnt[0]),
        .O(\regl_rank_cnt[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \regl_rank_cnt[1]_i_1 
       (.I0(\regl_dqs_cnt[1]_i_2_n_0 ),
        .I1(\regl_dqs_cnt_reg_n_0_[0] ),
        .I2(\regl_dqs_cnt_reg_n_0_[1] ),
        .I3(p_0_in540_in),
        .I4(regl_rank_cnt[0]),
        .I5(regl_rank_cnt[1]),
        .O(\regl_rank_cnt[1]_i_1_n_0 ));
  FDRE \regl_rank_cnt_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\regl_rank_cnt[0]_i_1_n_0 ),
        .Q(regl_rank_cnt[0]),
        .R(\regl_dqs_cnt[0]_i_1_n_0 ));
  FDRE \regl_rank_cnt_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\regl_rank_cnt[1]_i_1_n_0 ),
        .Q(regl_rank_cnt[1]),
        .R(\regl_dqs_cnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'h000000AE)) 
    reset_if_i_1
       (.I0(reset_if),
        .I1(D[3]),
        .I2(rdlvl_stg1_done_r1_reg),
        .I3(rstdiv0_sync_r1_reg_rep__11),
        .I4(reset_if_r9),
        .O(reset_if_reg));
  LUT5 #(
    .INIT(32'h00400000)) 
    \right_edge_taps_r[0]_i_1 
       (.I0(cal1_state_r[5]),
        .I1(cal1_state_r[4]),
        .I2(cal1_state_r[1]),
        .I3(cal1_state_r[3]),
        .I4(\tap_cnt_cpt_r_reg_n_0_[0] ),
        .O(right_edge_taps_r[0]));
  LUT5 #(
    .INIT(32'h00400000)) 
    \right_edge_taps_r[1]_i_1 
       (.I0(cal1_state_r[5]),
        .I1(cal1_state_r[4]),
        .I2(cal1_state_r[1]),
        .I3(cal1_state_r[3]),
        .I4(\tap_cnt_cpt_r_reg_n_0_[1] ),
        .O(right_edge_taps_r[1]));
  LUT5 #(
    .INIT(32'h00400000)) 
    \right_edge_taps_r[2]_i_1 
       (.I0(cal1_state_r[5]),
        .I1(cal1_state_r[4]),
        .I2(cal1_state_r[1]),
        .I3(cal1_state_r[3]),
        .I4(\tap_cnt_cpt_r_reg_n_0_[2] ),
        .O(right_edge_taps_r[2]));
  LUT5 #(
    .INIT(32'h00400000)) 
    \right_edge_taps_r[3]_i_1 
       (.I0(cal1_state_r[5]),
        .I1(cal1_state_r[4]),
        .I2(cal1_state_r[1]),
        .I3(cal1_state_r[3]),
        .I4(\tap_cnt_cpt_r_reg_n_0_[3] ),
        .O(right_edge_taps_r[3]));
  LUT5 #(
    .INIT(32'h00400000)) 
    \right_edge_taps_r[4]_i_1 
       (.I0(cal1_state_r[5]),
        .I1(cal1_state_r[4]),
        .I2(cal1_state_r[1]),
        .I3(cal1_state_r[3]),
        .I4(\tap_cnt_cpt_r_reg_n_0_[4] ),
        .O(right_edge_taps_r[4]));
  LUT6 #(
    .INIT(64'h8888888802000000)) 
    \right_edge_taps_r[5]_i_1 
       (.I0(\first_edge_taps_r[5]_i_4_n_0 ),
        .I1(cal1_state_r[3]),
        .I2(found_first_edge_r_reg_n_0),
        .I3(found_stable_eye_last_r),
        .I4(\first_edge_taps_r[5]_i_5_n_0 ),
        .I5(cal1_state_r[2]),
        .O(\right_edge_taps_r[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00400000)) 
    \right_edge_taps_r[5]_i_2 
       (.I0(cal1_state_r[5]),
        .I1(cal1_state_r[4]),
        .I2(cal1_state_r[1]),
        .I3(cal1_state_r[3]),
        .I4(\tap_cnt_cpt_r_reg_n_0_[5] ),
        .O(right_edge_taps_r[5]));
  FDRE \right_edge_taps_r_reg[0] 
       (.C(sys_rst),
        .CE(\right_edge_taps_r[5]_i_1_n_0 ),
        .D(right_edge_taps_r[0]),
        .Q(right_edge_taps_r__0[0]),
        .R(rstdiv0_sync_r1_reg_rep__2));
  FDRE \right_edge_taps_r_reg[1] 
       (.C(sys_rst),
        .CE(\right_edge_taps_r[5]_i_1_n_0 ),
        .D(right_edge_taps_r[1]),
        .Q(right_edge_taps_r__0[1]),
        .R(rstdiv0_sync_r1_reg_rep__2));
  FDRE \right_edge_taps_r_reg[2] 
       (.C(sys_rst),
        .CE(\right_edge_taps_r[5]_i_1_n_0 ),
        .D(right_edge_taps_r[2]),
        .Q(right_edge_taps_r__0[2]),
        .R(rstdiv0_sync_r1_reg_rep__2));
  FDRE \right_edge_taps_r_reg[3] 
       (.C(sys_rst),
        .CE(\right_edge_taps_r[5]_i_1_n_0 ),
        .D(right_edge_taps_r[3]),
        .Q(right_edge_taps_r__0[3]),
        .R(rstdiv0_sync_r1_reg_rep__2));
  FDRE \right_edge_taps_r_reg[4] 
       (.C(sys_rst),
        .CE(\right_edge_taps_r[5]_i_1_n_0 ),
        .D(right_edge_taps_r[4]),
        .Q(right_edge_taps_r__0[4]),
        .R(rstdiv0_sync_r1_reg_rep__2));
  FDRE \right_edge_taps_r_reg[5] 
       (.C(sys_rst),
        .CE(\right_edge_taps_r[5]_i_1_n_0 ),
        .D(right_edge_taps_r[5]),
        .Q(right_edge_taps_r__0[5]),
        .R(rstdiv0_sync_r1_reg_rep__2));
  LUT5 #(
    .INIT(32'h00FF4000)) 
    \rnk_cnt_r[0]_i_1__0 
       (.I0(cal1_state_r[5]),
        .I1(cal1_state_r[3]),
        .I2(cal1_state_r[4]),
        .I3(\rnk_cnt_r[1]_i_2_n_0 ),
        .I4(\rnk_cnt_r_reg_n_0_[0] ),
        .O(\rnk_cnt_r[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h1000FFFF20000000)) 
    \rnk_cnt_r[1]_i_1__0 
       (.I0(\rnk_cnt_r_reg_n_0_[0] ),
        .I1(cal1_state_r[5]),
        .I2(cal1_state_r[3]),
        .I3(cal1_state_r[4]),
        .I4(\rnk_cnt_r[1]_i_2_n_0 ),
        .I5(\rnk_cnt_r_reg_n_0_[1] ),
        .O(\rnk_cnt_r[1]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h80000008)) 
    \rnk_cnt_r[1]_i_2 
       (.I0(cal1_state_r[1]),
        .I1(\rnk_cnt_r[1]_i_3_n_0 ),
        .I2(cal1_state_r[0]),
        .I3(cal1_state_r[2]),
        .I4(cal1_state_r[3]),
        .O(\rnk_cnt_r[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000080000FF0000)) 
    \rnk_cnt_r[1]_i_3 
       (.I0(\cal1_cnt_cpt_r_reg_n_0_[0] ),
        .I1(prech_done),
        .I2(\FSM_sequential_cal1_state_r[5]_i_8_n_0 ),
        .I3(cal1_state_r[3]),
        .I4(cal1_state_r[5]),
        .I5(cal1_state_r[4]),
        .O(\rnk_cnt_r[1]_i_3_n_0 ));
  FDRE \rnk_cnt_r_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\rnk_cnt_r[0]_i_1__0_n_0 ),
        .Q(\rnk_cnt_r_reg_n_0_[0] ),
        .R(rstdiv0_sync_r1_reg_rep__2));
  FDRE \rnk_cnt_r_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\rnk_cnt_r[1]_i_1__0_n_0 ),
        .Q(\rnk_cnt_r_reg_n_0_[1] ),
        .R(rstdiv0_sync_r1_reg_rep__2));
  LUT6 #(
    .INIT(64'h00000000EAAA0000)) 
    samp_cnt_done_r_i_1
       (.I0(samp_cnt_done_r_reg_n_0),
        .I1(samp_cnt_done_r_i_2_n_0),
        .I2(samp_cnt_done_r_i_3_n_0),
        .I3(samp_cnt_done_r_i_4_n_0),
        .I4(samp_edge_cnt0_en_r),
        .I5(rstdiv0_sync_r1_reg_rep__12),
        .O(samp_cnt_done_r_i_1_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    samp_cnt_done_r_i_2
       (.I0(samp_edge_cnt1_r_reg[7]),
        .I1(samp_edge_cnt1_r_reg[6]),
        .I2(samp_edge_cnt1_r_reg[5]),
        .I3(samp_edge_cnt1_r_reg[4]),
        .O(samp_cnt_done_r_i_2_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    samp_cnt_done_r_i_3
       (.I0(samp_edge_cnt1_r_reg[11]),
        .I1(samp_edge_cnt1_r_reg[10]),
        .I2(samp_edge_cnt1_r_reg[9]),
        .I3(samp_edge_cnt1_r_reg[8]),
        .O(samp_cnt_done_r_i_3_n_0));
  LUT4 #(
    .INIT(16'h0004)) 
    samp_cnt_done_r_i_4
       (.I0(samp_edge_cnt1_r_reg[1]),
        .I1(samp_edge_cnt1_r_reg[0]),
        .I2(samp_edge_cnt1_r_reg[3]),
        .I3(samp_edge_cnt1_r_reg[2]),
        .O(samp_cnt_done_r_i_4_n_0));
  FDRE samp_cnt_done_r_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(samp_cnt_done_r_i_1_n_0),
        .Q(samp_cnt_done_r_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000006000003000)) 
    samp_edge_cnt0_en_r_i_1
       (.I0(cal1_state_r[1]),
        .I1(cal1_state_r[3]),
        .I2(cal1_state_r[0]),
        .I3(cal1_state_r[4]),
        .I4(cal1_state_r[5]),
        .I5(cal1_state_r[2]),
        .O(pb_detect_edge));
  FDRE samp_edge_cnt0_en_r_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(pb_detect_edge),
        .Q(samp_edge_cnt0_en_r),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h2)) 
    \samp_edge_cnt0_r[0]_i_3 
       (.I0(samp_edge_cnt0_r_reg[3]),
        .O(\samp_edge_cnt0_r[0]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \samp_edge_cnt0_r[0]_i_4 
       (.I0(samp_edge_cnt0_r_reg[2]),
        .O(\samp_edge_cnt0_r[0]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \samp_edge_cnt0_r[0]_i_5 
       (.I0(samp_edge_cnt0_r_reg[1]),
        .O(\samp_edge_cnt0_r[0]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \samp_edge_cnt0_r[0]_i_6 
       (.I0(samp_edge_cnt0_r_reg[0]),
        .O(\samp_edge_cnt0_r[0]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \samp_edge_cnt0_r[4]_i_2 
       (.I0(samp_edge_cnt0_r_reg[7]),
        .O(\samp_edge_cnt0_r[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \samp_edge_cnt0_r[4]_i_3 
       (.I0(samp_edge_cnt0_r_reg[6]),
        .O(\samp_edge_cnt0_r[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \samp_edge_cnt0_r[4]_i_4 
       (.I0(samp_edge_cnt0_r_reg[5]),
        .O(\samp_edge_cnt0_r[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \samp_edge_cnt0_r[4]_i_5 
       (.I0(samp_edge_cnt0_r_reg[4]),
        .O(\samp_edge_cnt0_r[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \samp_edge_cnt0_r[8]_i_2 
       (.I0(samp_edge_cnt0_r_reg[11]),
        .O(\samp_edge_cnt0_r[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \samp_edge_cnt0_r[8]_i_3 
       (.I0(samp_edge_cnt0_r_reg[10]),
        .O(\samp_edge_cnt0_r[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \samp_edge_cnt0_r[8]_i_4 
       (.I0(samp_edge_cnt0_r_reg[9]),
        .O(\samp_edge_cnt0_r[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \samp_edge_cnt0_r[8]_i_5 
       (.I0(samp_edge_cnt0_r_reg[8]),
        .O(\samp_edge_cnt0_r[8]_i_5_n_0 ));
  FDRE \samp_edge_cnt0_r_reg[0] 
       (.C(sys_rst),
        .CE(sr_valid_r2),
        .D(\samp_edge_cnt0_r_reg[0]_i_2_n_7 ),
        .Q(samp_edge_cnt0_r_reg[0]),
        .R(clear));
  CARRY4 \samp_edge_cnt0_r_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\samp_edge_cnt0_r_reg[0]_i_2_n_0 ,\samp_edge_cnt0_r_reg[0]_i_2_n_1 ,\samp_edge_cnt0_r_reg[0]_i_2_n_2 ,\samp_edge_cnt0_r_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\samp_edge_cnt0_r_reg[0]_i_2_n_4 ,\samp_edge_cnt0_r_reg[0]_i_2_n_5 ,\samp_edge_cnt0_r_reg[0]_i_2_n_6 ,\samp_edge_cnt0_r_reg[0]_i_2_n_7 }),
        .S({\samp_edge_cnt0_r[0]_i_3_n_0 ,\samp_edge_cnt0_r[0]_i_4_n_0 ,\samp_edge_cnt0_r[0]_i_5_n_0 ,\samp_edge_cnt0_r[0]_i_6_n_0 }));
  FDRE \samp_edge_cnt0_r_reg[10] 
       (.C(sys_rst),
        .CE(sr_valid_r2),
        .D(\samp_edge_cnt0_r_reg[8]_i_1_n_5 ),
        .Q(samp_edge_cnt0_r_reg[10]),
        .R(clear));
  FDRE \samp_edge_cnt0_r_reg[11] 
       (.C(sys_rst),
        .CE(sr_valid_r2),
        .D(\samp_edge_cnt0_r_reg[8]_i_1_n_4 ),
        .Q(samp_edge_cnt0_r_reg[11]),
        .R(clear));
  FDRE \samp_edge_cnt0_r_reg[1] 
       (.C(sys_rst),
        .CE(sr_valid_r2),
        .D(\samp_edge_cnt0_r_reg[0]_i_2_n_6 ),
        .Q(samp_edge_cnt0_r_reg[1]),
        .R(clear));
  FDRE \samp_edge_cnt0_r_reg[2] 
       (.C(sys_rst),
        .CE(sr_valid_r2),
        .D(\samp_edge_cnt0_r_reg[0]_i_2_n_5 ),
        .Q(samp_edge_cnt0_r_reg[2]),
        .R(clear));
  FDRE \samp_edge_cnt0_r_reg[3] 
       (.C(sys_rst),
        .CE(sr_valid_r2),
        .D(\samp_edge_cnt0_r_reg[0]_i_2_n_4 ),
        .Q(samp_edge_cnt0_r_reg[3]),
        .R(clear));
  FDRE \samp_edge_cnt0_r_reg[4] 
       (.C(sys_rst),
        .CE(sr_valid_r2),
        .D(\samp_edge_cnt0_r_reg[4]_i_1_n_7 ),
        .Q(samp_edge_cnt0_r_reg[4]),
        .R(clear));
  CARRY4 \samp_edge_cnt0_r_reg[4]_i_1 
       (.CI(\samp_edge_cnt0_r_reg[0]_i_2_n_0 ),
        .CO({\samp_edge_cnt0_r_reg[4]_i_1_n_0 ,\samp_edge_cnt0_r_reg[4]_i_1_n_1 ,\samp_edge_cnt0_r_reg[4]_i_1_n_2 ,\samp_edge_cnt0_r_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\samp_edge_cnt0_r_reg[4]_i_1_n_4 ,\samp_edge_cnt0_r_reg[4]_i_1_n_5 ,\samp_edge_cnt0_r_reg[4]_i_1_n_6 ,\samp_edge_cnt0_r_reg[4]_i_1_n_7 }),
        .S({\samp_edge_cnt0_r[4]_i_2_n_0 ,\samp_edge_cnt0_r[4]_i_3_n_0 ,\samp_edge_cnt0_r[4]_i_4_n_0 ,\samp_edge_cnt0_r[4]_i_5_n_0 }));
  FDRE \samp_edge_cnt0_r_reg[5] 
       (.C(sys_rst),
        .CE(sr_valid_r2),
        .D(\samp_edge_cnt0_r_reg[4]_i_1_n_6 ),
        .Q(samp_edge_cnt0_r_reg[5]),
        .R(clear));
  FDRE \samp_edge_cnt0_r_reg[6] 
       (.C(sys_rst),
        .CE(sr_valid_r2),
        .D(\samp_edge_cnt0_r_reg[4]_i_1_n_5 ),
        .Q(samp_edge_cnt0_r_reg[6]),
        .R(clear));
  FDRE \samp_edge_cnt0_r_reg[7] 
       (.C(sys_rst),
        .CE(sr_valid_r2),
        .D(\samp_edge_cnt0_r_reg[4]_i_1_n_4 ),
        .Q(samp_edge_cnt0_r_reg[7]),
        .R(clear));
  FDRE \samp_edge_cnt0_r_reg[8] 
       (.C(sys_rst),
        .CE(sr_valid_r2),
        .D(\samp_edge_cnt0_r_reg[8]_i_1_n_7 ),
        .Q(samp_edge_cnt0_r_reg[8]),
        .R(clear));
  CARRY4 \samp_edge_cnt0_r_reg[8]_i_1 
       (.CI(\samp_edge_cnt0_r_reg[4]_i_1_n_0 ),
        .CO({\NLW_samp_edge_cnt0_r_reg[8]_i_1_CO_UNCONNECTED [3],\samp_edge_cnt0_r_reg[8]_i_1_n_1 ,\samp_edge_cnt0_r_reg[8]_i_1_n_2 ,\samp_edge_cnt0_r_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\samp_edge_cnt0_r_reg[8]_i_1_n_4 ,\samp_edge_cnt0_r_reg[8]_i_1_n_5 ,\samp_edge_cnt0_r_reg[8]_i_1_n_6 ,\samp_edge_cnt0_r_reg[8]_i_1_n_7 }),
        .S({\samp_edge_cnt0_r[8]_i_2_n_0 ,\samp_edge_cnt0_r[8]_i_3_n_0 ,\samp_edge_cnt0_r[8]_i_4_n_0 ,\samp_edge_cnt0_r[8]_i_5_n_0 }));
  FDRE \samp_edge_cnt0_r_reg[9] 
       (.C(sys_rst),
        .CE(sr_valid_r2),
        .D(\samp_edge_cnt0_r_reg[8]_i_1_n_6 ),
        .Q(samp_edge_cnt0_r_reg[9]),
        .R(clear));
  LUT5 #(
    .INIT(32'h02000000)) 
    samp_edge_cnt1_en_r_i_1
       (.I0(samp_edge_cnt1_en_r_i_2_n_0),
        .I1(samp_edge_cnt0_r_reg[2]),
        .I2(samp_edge_cnt0_r_reg[1]),
        .I3(samp_edge_cnt0_r_reg[0]),
        .I4(samp_edge_cnt1_en_r_i_3_n_0),
        .O(samp_edge_cnt1_en_r0));
  LUT4 #(
    .INIT(16'h0001)) 
    samp_edge_cnt1_en_r_i_2
       (.I0(samp_edge_cnt0_r_reg[6]),
        .I1(samp_edge_cnt0_r_reg[5]),
        .I2(samp_edge_cnt0_r_reg[4]),
        .I3(samp_edge_cnt0_r_reg[3]),
        .O(samp_edge_cnt1_en_r_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    samp_edge_cnt1_en_r_i_3
       (.I0(samp_edge_cnt0_r_reg[7]),
        .I1(samp_edge_cnt0_r_reg[8]),
        .I2(samp_edge_cnt0_r_reg[9]),
        .I3(samp_edge_cnt0_r_reg[10]),
        .I4(samp_edge_cnt0_r_reg[11]),
        .I5(sr_valid_r2),
        .O(samp_edge_cnt1_en_r_i_3_n_0));
  FDRE samp_edge_cnt1_en_r_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(samp_edge_cnt1_en_r0),
        .Q(samp_edge_cnt1_en_r),
        .R(rstdiv0_sync_r1_reg_rep__2));
  LUT1 #(
    .INIT(2'h2)) 
    \samp_edge_cnt1_r[0]_i_2 
       (.I0(samp_edge_cnt1_r_reg[3]),
        .O(\samp_edge_cnt1_r[0]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \samp_edge_cnt1_r[0]_i_3 
       (.I0(samp_edge_cnt1_r_reg[2]),
        .O(\samp_edge_cnt1_r[0]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \samp_edge_cnt1_r[0]_i_4 
       (.I0(samp_edge_cnt1_r_reg[1]),
        .O(\samp_edge_cnt1_r[0]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \samp_edge_cnt1_r[0]_i_5 
       (.I0(samp_edge_cnt1_r_reg[0]),
        .O(\samp_edge_cnt1_r[0]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \samp_edge_cnt1_r[4]_i_2 
       (.I0(samp_edge_cnt1_r_reg[7]),
        .O(\samp_edge_cnt1_r[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \samp_edge_cnt1_r[4]_i_3 
       (.I0(samp_edge_cnt1_r_reg[6]),
        .O(\samp_edge_cnt1_r[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \samp_edge_cnt1_r[4]_i_4 
       (.I0(samp_edge_cnt1_r_reg[5]),
        .O(\samp_edge_cnt1_r[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \samp_edge_cnt1_r[4]_i_5 
       (.I0(samp_edge_cnt1_r_reg[4]),
        .O(\samp_edge_cnt1_r[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \samp_edge_cnt1_r[8]_i_2 
       (.I0(samp_edge_cnt1_r_reg[11]),
        .O(\samp_edge_cnt1_r[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \samp_edge_cnt1_r[8]_i_3 
       (.I0(samp_edge_cnt1_r_reg[10]),
        .O(\samp_edge_cnt1_r[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \samp_edge_cnt1_r[8]_i_4 
       (.I0(samp_edge_cnt1_r_reg[9]),
        .O(\samp_edge_cnt1_r[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \samp_edge_cnt1_r[8]_i_5 
       (.I0(samp_edge_cnt1_r_reg[8]),
        .O(\samp_edge_cnt1_r[8]_i_5_n_0 ));
  FDRE \samp_edge_cnt1_r_reg[0] 
       (.C(sys_rst),
        .CE(samp_edge_cnt1_en_r),
        .D(\samp_edge_cnt1_r_reg[0]_i_1_n_7 ),
        .Q(samp_edge_cnt1_r_reg[0]),
        .R(clear));
  CARRY4 \samp_edge_cnt1_r_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\samp_edge_cnt1_r_reg[0]_i_1_n_0 ,\samp_edge_cnt1_r_reg[0]_i_1_n_1 ,\samp_edge_cnt1_r_reg[0]_i_1_n_2 ,\samp_edge_cnt1_r_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\samp_edge_cnt1_r_reg[0]_i_1_n_4 ,\samp_edge_cnt1_r_reg[0]_i_1_n_5 ,\samp_edge_cnt1_r_reg[0]_i_1_n_6 ,\samp_edge_cnt1_r_reg[0]_i_1_n_7 }),
        .S({\samp_edge_cnt1_r[0]_i_2_n_0 ,\samp_edge_cnt1_r[0]_i_3_n_0 ,\samp_edge_cnt1_r[0]_i_4_n_0 ,\samp_edge_cnt1_r[0]_i_5_n_0 }));
  FDRE \samp_edge_cnt1_r_reg[10] 
       (.C(sys_rst),
        .CE(samp_edge_cnt1_en_r),
        .D(\samp_edge_cnt1_r_reg[8]_i_1_n_5 ),
        .Q(samp_edge_cnt1_r_reg[10]),
        .R(clear));
  FDRE \samp_edge_cnt1_r_reg[11] 
       (.C(sys_rst),
        .CE(samp_edge_cnt1_en_r),
        .D(\samp_edge_cnt1_r_reg[8]_i_1_n_4 ),
        .Q(samp_edge_cnt1_r_reg[11]),
        .R(clear));
  FDRE \samp_edge_cnt1_r_reg[1] 
       (.C(sys_rst),
        .CE(samp_edge_cnt1_en_r),
        .D(\samp_edge_cnt1_r_reg[0]_i_1_n_6 ),
        .Q(samp_edge_cnt1_r_reg[1]),
        .R(clear));
  FDRE \samp_edge_cnt1_r_reg[2] 
       (.C(sys_rst),
        .CE(samp_edge_cnt1_en_r),
        .D(\samp_edge_cnt1_r_reg[0]_i_1_n_5 ),
        .Q(samp_edge_cnt1_r_reg[2]),
        .R(clear));
  FDRE \samp_edge_cnt1_r_reg[3] 
       (.C(sys_rst),
        .CE(samp_edge_cnt1_en_r),
        .D(\samp_edge_cnt1_r_reg[0]_i_1_n_4 ),
        .Q(samp_edge_cnt1_r_reg[3]),
        .R(clear));
  FDRE \samp_edge_cnt1_r_reg[4] 
       (.C(sys_rst),
        .CE(samp_edge_cnt1_en_r),
        .D(\samp_edge_cnt1_r_reg[4]_i_1_n_7 ),
        .Q(samp_edge_cnt1_r_reg[4]),
        .R(clear));
  CARRY4 \samp_edge_cnt1_r_reg[4]_i_1 
       (.CI(\samp_edge_cnt1_r_reg[0]_i_1_n_0 ),
        .CO({\samp_edge_cnt1_r_reg[4]_i_1_n_0 ,\samp_edge_cnt1_r_reg[4]_i_1_n_1 ,\samp_edge_cnt1_r_reg[4]_i_1_n_2 ,\samp_edge_cnt1_r_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\samp_edge_cnt1_r_reg[4]_i_1_n_4 ,\samp_edge_cnt1_r_reg[4]_i_1_n_5 ,\samp_edge_cnt1_r_reg[4]_i_1_n_6 ,\samp_edge_cnt1_r_reg[4]_i_1_n_7 }),
        .S({\samp_edge_cnt1_r[4]_i_2_n_0 ,\samp_edge_cnt1_r[4]_i_3_n_0 ,\samp_edge_cnt1_r[4]_i_4_n_0 ,\samp_edge_cnt1_r[4]_i_5_n_0 }));
  FDRE \samp_edge_cnt1_r_reg[5] 
       (.C(sys_rst),
        .CE(samp_edge_cnt1_en_r),
        .D(\samp_edge_cnt1_r_reg[4]_i_1_n_6 ),
        .Q(samp_edge_cnt1_r_reg[5]),
        .R(clear));
  FDRE \samp_edge_cnt1_r_reg[6] 
       (.C(sys_rst),
        .CE(samp_edge_cnt1_en_r),
        .D(\samp_edge_cnt1_r_reg[4]_i_1_n_5 ),
        .Q(samp_edge_cnt1_r_reg[6]),
        .R(clear));
  FDRE \samp_edge_cnt1_r_reg[7] 
       (.C(sys_rst),
        .CE(samp_edge_cnt1_en_r),
        .D(\samp_edge_cnt1_r_reg[4]_i_1_n_4 ),
        .Q(samp_edge_cnt1_r_reg[7]),
        .R(clear));
  FDRE \samp_edge_cnt1_r_reg[8] 
       (.C(sys_rst),
        .CE(samp_edge_cnt1_en_r),
        .D(\samp_edge_cnt1_r_reg[8]_i_1_n_7 ),
        .Q(samp_edge_cnt1_r_reg[8]),
        .R(clear));
  CARRY4 \samp_edge_cnt1_r_reg[8]_i_1 
       (.CI(\samp_edge_cnt1_r_reg[4]_i_1_n_0 ),
        .CO({\NLW_samp_edge_cnt1_r_reg[8]_i_1_CO_UNCONNECTED [3],\samp_edge_cnt1_r_reg[8]_i_1_n_1 ,\samp_edge_cnt1_r_reg[8]_i_1_n_2 ,\samp_edge_cnt1_r_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\samp_edge_cnt1_r_reg[8]_i_1_n_4 ,\samp_edge_cnt1_r_reg[8]_i_1_n_5 ,\samp_edge_cnt1_r_reg[8]_i_1_n_6 ,\samp_edge_cnt1_r_reg[8]_i_1_n_7 }),
        .S({\samp_edge_cnt1_r[8]_i_2_n_0 ,\samp_edge_cnt1_r[8]_i_3_n_0 ,\samp_edge_cnt1_r[8]_i_4_n_0 ,\samp_edge_cnt1_r[8]_i_5_n_0 }));
  FDRE \samp_edge_cnt1_r_reg[9] 
       (.C(sys_rst),
        .CE(samp_edge_cnt1_en_r),
        .D(\samp_edge_cnt1_r_reg[8]_i_1_n_6 ),
        .Q(samp_edge_cnt1_r_reg[9]),
        .R(clear));
  LUT4 #(
    .INIT(16'h1000)) 
    \second_edge_taps_r[0]_i_1 
       (.I0(\tap_cnt_cpt_r_reg_n_0_[0] ),
        .I1(cal1_state_r[3]),
        .I2(cal1_state_r[1]),
        .I3(cal1_state_r[4]),
        .O(\second_edge_taps_r[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h09000000)) 
    \second_edge_taps_r[1]_i_1 
       (.I0(\tap_cnt_cpt_r_reg_n_0_[1] ),
        .I1(\tap_cnt_cpt_r_reg_n_0_[0] ),
        .I2(cal1_state_r[3]),
        .I3(cal1_state_r[1]),
        .I4(cal1_state_r[4]),
        .O(\second_edge_taps_r[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00E1000000000000)) 
    \second_edge_taps_r[2]_i_1 
       (.I0(\tap_cnt_cpt_r_reg_n_0_[0] ),
        .I1(\tap_cnt_cpt_r_reg_n_0_[1] ),
        .I2(\tap_cnt_cpt_r_reg_n_0_[2] ),
        .I3(cal1_state_r[3]),
        .I4(cal1_state_r[1]),
        .I5(cal1_state_r[4]),
        .O(\second_edge_taps_r[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000AAA9)) 
    \second_edge_taps_r[3]_i_1 
       (.I0(\tap_cnt_cpt_r_reg_n_0_[3] ),
        .I1(\tap_cnt_cpt_r_reg_n_0_[2] ),
        .I2(\tap_cnt_cpt_r_reg_n_0_[1] ),
        .I3(\tap_cnt_cpt_r_reg_n_0_[0] ),
        .I4(cal1_state_r[3]),
        .I5(\second_edge_taps_r[4]_i_3_n_0 ),
        .O(\second_edge_taps_r[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000FE01)) 
    \second_edge_taps_r[4]_i_1 
       (.I0(\second_edge_taps_r[4]_i_2_n_0 ),
        .I1(\tap_cnt_cpt_r_reg_n_0_[2] ),
        .I2(\tap_cnt_cpt_r_reg_n_0_[3] ),
        .I3(\tap_cnt_cpt_r_reg_n_0_[4] ),
        .I4(cal1_state_r[3]),
        .I5(\second_edge_taps_r[4]_i_3_n_0 ),
        .O(\second_edge_taps_r[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \second_edge_taps_r[4]_i_2 
       (.I0(\tap_cnt_cpt_r_reg_n_0_[1] ),
        .I1(\tap_cnt_cpt_r_reg_n_0_[0] ),
        .O(\second_edge_taps_r[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \second_edge_taps_r[4]_i_3 
       (.I0(cal1_state_r[4]),
        .I1(cal1_state_r[1]),
        .O(\second_edge_taps_r[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \second_edge_taps_r[5]_i_1 
       (.I0(cal1_state_r[5]),
        .I1(\second_edge_taps_r[5]_i_2_n_0 ),
        .O(\second_edge_taps_r[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888888820000000)) 
    \second_edge_taps_r[5]_i_2 
       (.I0(\first_edge_taps_r[5]_i_4_n_0 ),
        .I1(cal1_state_r[3]),
        .I2(found_first_edge_r_reg_n_0),
        .I3(found_stable_eye_last_r),
        .I4(\first_edge_taps_r[5]_i_5_n_0 ),
        .I5(cal1_state_r[2]),
        .O(\second_edge_taps_r[5]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h2000)) 
    \second_edge_taps_r[5]_i_3 
       (.I0(\second_edge_taps_r[5]_i_4_n_0 ),
        .I1(cal1_state_r[3]),
        .I2(cal1_state_r[1]),
        .I3(cal1_state_r[4]),
        .O(\second_edge_taps_r[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \second_edge_taps_r[5]_i_4 
       (.I0(\tap_cnt_cpt_r_reg_n_0_[5] ),
        .I1(\tap_cnt_cpt_r_reg_n_0_[4] ),
        .I2(\tap_cnt_cpt_r_reg_n_0_[3] ),
        .I3(\tap_cnt_cpt_r_reg_n_0_[2] ),
        .I4(\tap_cnt_cpt_r_reg_n_0_[1] ),
        .I5(\tap_cnt_cpt_r_reg_n_0_[0] ),
        .O(\second_edge_taps_r[5]_i_4_n_0 ));
  FDRE \second_edge_taps_r_reg[0] 
       (.C(sys_rst),
        .CE(\second_edge_taps_r[5]_i_2_n_0 ),
        .D(\second_edge_taps_r[0]_i_1_n_0 ),
        .Q(\second_edge_taps_r_reg_n_0_[0] ),
        .R(\second_edge_taps_r[5]_i_1_n_0 ));
  FDRE \second_edge_taps_r_reg[1] 
       (.C(sys_rst),
        .CE(\second_edge_taps_r[5]_i_2_n_0 ),
        .D(\second_edge_taps_r[1]_i_1_n_0 ),
        .Q(\second_edge_taps_r_reg_n_0_[1] ),
        .R(\second_edge_taps_r[5]_i_1_n_0 ));
  FDRE \second_edge_taps_r_reg[2] 
       (.C(sys_rst),
        .CE(\second_edge_taps_r[5]_i_2_n_0 ),
        .D(\second_edge_taps_r[2]_i_1_n_0 ),
        .Q(\second_edge_taps_r_reg_n_0_[2] ),
        .R(\second_edge_taps_r[5]_i_1_n_0 ));
  FDRE \second_edge_taps_r_reg[3] 
       (.C(sys_rst),
        .CE(\second_edge_taps_r[5]_i_2_n_0 ),
        .D(\second_edge_taps_r[3]_i_1_n_0 ),
        .Q(\second_edge_taps_r_reg_n_0_[3] ),
        .R(\second_edge_taps_r[5]_i_1_n_0 ));
  FDRE \second_edge_taps_r_reg[4] 
       (.C(sys_rst),
        .CE(\second_edge_taps_r[5]_i_2_n_0 ),
        .D(\second_edge_taps_r[4]_i_1_n_0 ),
        .Q(\second_edge_taps_r_reg_n_0_[4] ),
        .R(\second_edge_taps_r[5]_i_1_n_0 ));
  FDRE \second_edge_taps_r_reg[5] 
       (.C(sys_rst),
        .CE(\second_edge_taps_r[5]_i_2_n_0 ),
        .D(\second_edge_taps_r[5]_i_3_n_0 ),
        .Q(\second_edge_taps_r_reg_n_0_[5] ),
        .R(\second_edge_taps_r[5]_i_1_n_0 ));
  FDRE sr_valid_r1_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(sr_valid_r_reg_n_0),
        .Q(sr_valid_r1),
        .R(1'b0));
  FDRE sr_valid_r2_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(sr_valid_r1),
        .Q(sr_valid_r2),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    sr_valid_r_i_1
       (.I0(cnt_shift_r_reg__0[2]),
        .I1(cnt_shift_r_reg__0[3]),
        .I2(cnt_shift_r_reg__0[0]),
        .I3(cnt_shift_r_reg__0[1]),
        .I4(rd_active_r),
        .I5(rdlvl_stg1_start_reg),
        .O(sr_valid_r_i_1_n_0));
  FDRE sr_valid_r_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(sr_valid_r_i_1_n_0),
        .Q(sr_valid_r_reg_n_0),
        .R(rstdiv0_sync_r1_reg_rep));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'h45)) 
    \stg1_wr_rd_cnt[4]_i_2 
       (.I0(rstdiv0_sync_r1_reg_rep__11),
        .I1(D[3]),
        .I2(\init_state_r_reg[3] ),
        .O(\stg1_wr_rd_cnt_reg[3] ));
  LUT3 #(
    .INIT(8'hBA)) 
    store_sr_r_i_1
       (.I0(store_sr_req_r_reg_n_0),
        .I1(sr_valid_r_reg_n_0),
        .I2(store_sr_r_reg_n_0),
        .O(store_sr_r_i_1_n_0));
  FDRE store_sr_r_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(store_sr_r_i_1_n_0),
        .Q(store_sr_r_reg_n_0),
        .R(rstdiv0_sync_r1_reg_rep__2));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    store_sr_req_pulsed_r_i_1
       (.I0(cal1_state_r[5]),
        .I1(cal1_state_r[2]),
        .I2(cal1_state_r[4]),
        .I3(cal1_state_r[3]),
        .I4(cal1_state_r[1]),
        .I5(cal1_state_r[0]),
        .O(store_sr_req_pulsed_r));
  FDRE store_sr_req_pulsed_r_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(store_sr_req_pulsed_r),
        .Q(store_sr_req_pulsed_r_reg_n_0),
        .R(rstdiv0_sync_r1_reg_rep__2));
  LUT6 #(
    .INIT(64'h00000002AA000002)) 
    store_sr_req_r_i_1
       (.I0(store_sr_req_r_i_2_n_0),
        .I1(\pi_counter_read_val_reg[3] ),
        .I2(cal1_wait_r),
        .I3(cal1_state_r[4]),
        .I4(cal1_state_r[0]),
        .I5(store_sr_req_pulsed_r_reg_n_0),
        .O(store_sr_req_r));
  LUT4 #(
    .INIT(16'h0010)) 
    store_sr_req_r_i_2
       (.I0(cal1_state_r[5]),
        .I1(cal1_state_r[3]),
        .I2(cal1_state_r[1]),
        .I3(cal1_state_r[2]),
        .O(store_sr_req_r_i_2_n_0));
  FDRE store_sr_req_r_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(store_sr_req_r),
        .Q(store_sr_req_r_reg_n_0),
        .R(rstdiv0_sync_r1_reg_rep__2));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \tap_cnt_cpt_r[0]_i_1 
       (.I0(\tap_cnt_cpt_r_reg_n_0_[0] ),
        .O(\tap_cnt_cpt_r[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \tap_cnt_cpt_r[1]_i_1 
       (.I0(\tap_cnt_cpt_r_reg_n_0_[0] ),
        .I1(\tap_cnt_cpt_r_reg_n_0_[1] ),
        .I2(cal1_dlyinc_cpt_r_reg_n_0),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \tap_cnt_cpt_r[2]_i_1 
       (.I0(\tap_cnt_cpt_r_reg_n_0_[1] ),
        .I1(\tap_cnt_cpt_r_reg_n_0_[0] ),
        .I2(cal1_dlyinc_cpt_r_reg_n_0),
        .I3(\tap_cnt_cpt_r_reg_n_0_[2] ),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \tap_cnt_cpt_r[3]_i_1 
       (.I0(\tap_cnt_cpt_r_reg_n_0_[0] ),
        .I1(\tap_cnt_cpt_r_reg_n_0_[1] ),
        .I2(\tap_cnt_cpt_r_reg_n_0_[2] ),
        .I3(cal1_dlyinc_cpt_r_reg_n_0),
        .I4(\tap_cnt_cpt_r_reg_n_0_[3] ),
        .O(p_0_in__0[3]));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \tap_cnt_cpt_r[4]_i_1 
       (.I0(\tap_cnt_cpt_r_reg_n_0_[2] ),
        .I1(\tap_cnt_cpt_r_reg_n_0_[1] ),
        .I2(\tap_cnt_cpt_r_reg_n_0_[0] ),
        .I3(\tap_cnt_cpt_r_reg_n_0_[3] ),
        .I4(cal1_dlyinc_cpt_r_reg_n_0),
        .I5(\tap_cnt_cpt_r_reg_n_0_[4] ),
        .O(p_0_in__0[4]));
  LUT4 #(
    .INIT(16'hAAA2)) 
    \tap_cnt_cpt_r[5]_i_2 
       (.I0(cal1_dlyce_cpt_r_reg_n_0),
        .I1(\tap_cnt_cpt_r[5]_i_4_n_0 ),
        .I2(cal1_dlyinc_cpt_r_reg_n_0),
        .I3(\tap_cnt_cpt_r_reg_n_0_[5] ),
        .O(tap_cnt_cpt_r));
  LUT4 #(
    .INIT(16'h3ACA)) 
    \tap_cnt_cpt_r[5]_i_3 
       (.I0(\second_edge_taps_r[5]_i_4_n_0 ),
        .I1(tap_limit_cpt_r_i_2_n_0),
        .I2(cal1_dlyinc_cpt_r_reg_n_0),
        .I3(\tap_cnt_cpt_r_reg_n_0_[5] ),
        .O(p_0_in__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \tap_cnt_cpt_r[5]_i_4 
       (.I0(\tap_cnt_cpt_r_reg_n_0_[0] ),
        .I1(\tap_cnt_cpt_r_reg_n_0_[1] ),
        .I2(\tap_cnt_cpt_r_reg_n_0_[2] ),
        .I3(\tap_cnt_cpt_r_reg_n_0_[3] ),
        .I4(\tap_cnt_cpt_r_reg_n_0_[4] ),
        .O(\tap_cnt_cpt_r[5]_i_4_n_0 ));
  FDRE \tap_cnt_cpt_r_reg[0] 
       (.C(sys_rst),
        .CE(tap_cnt_cpt_r),
        .D(\tap_cnt_cpt_r[0]_i_1_n_0 ),
        .Q(\tap_cnt_cpt_r_reg_n_0_[0] ),
        .R(new_cnt_cpt_r_reg_0));
  FDRE \tap_cnt_cpt_r_reg[1] 
       (.C(sys_rst),
        .CE(tap_cnt_cpt_r),
        .D(p_0_in__0[1]),
        .Q(\tap_cnt_cpt_r_reg_n_0_[1] ),
        .R(new_cnt_cpt_r_reg_0));
  FDRE \tap_cnt_cpt_r_reg[2] 
       (.C(sys_rst),
        .CE(tap_cnt_cpt_r),
        .D(p_0_in__0[2]),
        .Q(\tap_cnt_cpt_r_reg_n_0_[2] ),
        .R(new_cnt_cpt_r_reg_0));
  FDRE \tap_cnt_cpt_r_reg[3] 
       (.C(sys_rst),
        .CE(tap_cnt_cpt_r),
        .D(p_0_in__0[3]),
        .Q(\tap_cnt_cpt_r_reg_n_0_[3] ),
        .R(new_cnt_cpt_r_reg_0));
  FDRE \tap_cnt_cpt_r_reg[4] 
       (.C(sys_rst),
        .CE(tap_cnt_cpt_r),
        .D(p_0_in__0[4]),
        .Q(\tap_cnt_cpt_r_reg_n_0_[4] ),
        .R(new_cnt_cpt_r_reg_0));
  FDRE \tap_cnt_cpt_r_reg[5] 
       (.C(sys_rst),
        .CE(tap_cnt_cpt_r),
        .D(p_0_in__0[5]),
        .Q(\tap_cnt_cpt_r_reg_n_0_[5] ),
        .R(new_cnt_cpt_r_reg_0));
  LUT6 #(
    .INIT(64'h00000000000000EA)) 
    tap_limit_cpt_r_i_1
       (.I0(tap_limit_cpt_r),
        .I1(tap_limit_cpt_r_i_2_n_0),
        .I2(\tap_cnt_cpt_r_reg_n_0_[5] ),
        .I3(tap_limit_cpt_r_i_3_n_0),
        .I4(rstdiv0_sync_r1_reg_rep__12),
        .I5(idelay_tap_limit_r_reg_0),
        .O(tap_limit_cpt_r_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    tap_limit_cpt_r_i_2
       (.I0(\tap_cnt_cpt_r_reg_n_0_[3] ),
        .I1(\tap_cnt_cpt_r_reg_n_0_[0] ),
        .I2(\tap_cnt_cpt_r_reg_n_0_[1] ),
        .I3(\tap_cnt_cpt_r_reg_n_0_[2] ),
        .I4(\tap_cnt_cpt_r_reg_n_0_[4] ),
        .O(tap_limit_cpt_r_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    tap_limit_cpt_r_i_3
       (.I0(\cal1_state_r1_reg_n_0_[3] ),
        .I1(\cal1_state_r1_reg_n_0_[1] ),
        .I2(\cal1_state_r1_reg_n_0_[4] ),
        .I3(\cal1_state_r1_reg_n_0_[5] ),
        .I4(\cal1_state_r1_reg_n_0_[2] ),
        .I5(\cal1_state_r1_reg_n_0_[0] ),
        .O(tap_limit_cpt_r_i_3_n_0));
  FDRE tap_limit_cpt_r_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(tap_limit_cpt_r_i_1_n_0),
        .Q(tap_limit_cpt_r),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_cnt_r[0]_i_1 
       (.I0(wait_cnt_r_reg__0[0]),
        .O(wait_cnt_r0__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \wait_cnt_r[1]_i_1 
       (.I0(wait_cnt_r_reg__0[1]),
        .I1(wait_cnt_r_reg__0[0]),
        .O(wait_cnt_r0__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \wait_cnt_r[2]_i_1 
       (.I0(wait_cnt_r_reg__0[2]),
        .I1(wait_cnt_r_reg__0[1]),
        .I2(wait_cnt_r_reg__0[0]),
        .O(wait_cnt_r0__0[2]));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \wait_cnt_r[3]_i_2 
       (.I0(wait_cnt_r_reg__0[1]),
        .I1(wait_cnt_r_reg__0[0]),
        .I2(wait_cnt_r_reg__0[2]),
        .I3(wait_cnt_r_reg__0[3]),
        .I4(dqs_po_dec_done_r2),
        .O(wait_cnt_r0));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \wait_cnt_r[3]_i_3 
       (.I0(wait_cnt_r_reg__0[1]),
        .I1(wait_cnt_r_reg__0[0]),
        .I2(wait_cnt_r_reg__0[2]),
        .I3(wait_cnt_r_reg__0[3]),
        .O(wait_cnt_r0__0[3]));
  FDRE \wait_cnt_r_reg[0] 
       (.C(sys_rst),
        .CE(wait_cnt_r0),
        .D(wait_cnt_r0__0[0]),
        .Q(wait_cnt_r_reg__0[0]),
        .R(pi_cnt_dec_reg_0));
  FDRE \wait_cnt_r_reg[1] 
       (.C(sys_rst),
        .CE(wait_cnt_r0),
        .D(wait_cnt_r0__0[1]),
        .Q(wait_cnt_r_reg__0[1]),
        .R(pi_cnt_dec_reg_0));
  FDRE \wait_cnt_r_reg[2] 
       (.C(sys_rst),
        .CE(wait_cnt_r0),
        .D(wait_cnt_r0__0[2]),
        .Q(wait_cnt_r_reg__0[2]),
        .R(pi_cnt_dec_reg_0));
  FDSE \wait_cnt_r_reg[3] 
       (.C(sys_rst),
        .CE(wait_cnt_r0),
        .D(wait_cnt_r0__0[3]),
        .Q(wait_cnt_r_reg__0[3]),
        .S(pi_cnt_dec_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \wrdq_div2_4to1_rdlvl_first.phy_wrdata[109]_i_1 
       (.I0(D[3]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \wrdq_div2_4to1_rdlvl_first.phy_wrdata[127]_i_1 
       (.I0(D[3]),
        .I1(wrcal_done_reg),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \wrdq_div2_4to1_rdlvl_first.phy_wrdata[127]_i_2 
       (.I0(D[3]),
        .I1(first_wrcal_pat_r),
        .O(D[4]));
  LUT2 #(
    .INIT(4'hB)) 
    \wrdq_div2_4to1_rdlvl_first.phy_wrdata[13]_i_1 
       (.I0(D[3]),
        .I1(first_rdlvl_pat_r),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \wrdq_div2_4to1_rdlvl_first.phy_wrdata[46]_i_1 
       (.I0(D[3]),
        .I1(first_wrcal_pat_r),
        .O(D[1]));
endmodule

module Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_ddr_phy_tempmon
   (tempmon_pi_f_inc_r_reg,
    \calib_zero_inputs_reg[0] ,
    \gen_byte_sel_div2.byte_sel_cnt_reg[1] ,
    calib_sel0,
    \calib_zero_inputs_reg[0]_0 ,
    sys_rst,
    SS,
    tempmon_sample_en,
    rstdiv0_sync_r1_reg_rep__6,
    rstdiv0_sync_r1_reg_rep__8,
    rstdiv0_sync_r1_reg_rep__5,
    D,
    pi_fine_dly_dec_done_reg,
    delay_done_r4_reg,
    init_calib_complete_reg,
    rstdiv0_sync_r1_reg_rep__11,
    \device_temp_r_reg[11] ,
    rstdiv0_sync_r1_reg_rep__9);
  output tempmon_pi_f_inc_r_reg;
  output \calib_zero_inputs_reg[0] ;
  output \gen_byte_sel_div2.byte_sel_cnt_reg[1] ;
  output calib_sel0;
  output \calib_zero_inputs_reg[0]_0 ;
  input sys_rst;
  input [0:0]SS;
  input tempmon_sample_en;
  input [0:0]rstdiv0_sync_r1_reg_rep__6;
  input [0:0]rstdiv0_sync_r1_reg_rep__8;
  input [1:0]rstdiv0_sync_r1_reg_rep__5;
  input [0:0]D;
  input pi_fine_dly_dec_done_reg;
  input delay_done_r4_reg;
  input init_calib_complete_reg;
  input rstdiv0_sync_r1_reg_rep__11;
  input [11:0]\device_temp_r_reg[11] ;
  input [0:0]rstdiv0_sync_r1_reg_rep__9;

  wire [0:0]D;
  wire [0:0]SS;
  wire calib_sel0;
  wire \calib_zero_inputs_reg[0] ;
  wire \calib_zero_inputs_reg[0]_0 ;
  wire delay_done_r4_reg;
  wire [11:0]device_temp_101;
  wire [11:0]device_temp_init;
  wire \device_temp_init[11]_i_2_n_0 ;
  wire \device_temp_init[11]_i_3_n_0 ;
  wire [11:0]\device_temp_r_reg[11] ;
  wire [11:0]four_dec_min_limit;
  wire \four_dec_min_limit[11]_i_2_n_0 ;
  wire \four_dec_min_limit[11]_i_3_n_0 ;
  wire \four_dec_min_limit[5]_i_2_n_0 ;
  wire \four_dec_min_limit[5]_i_3_n_0 ;
  wire \four_dec_min_limit[5]_i_4_n_0 ;
  wire \four_dec_min_limit[5]_i_5_n_0 ;
  wire \four_dec_min_limit[9]_i_2_n_0 ;
  wire \four_dec_min_limit[9]_i_3_n_0 ;
  wire \four_dec_min_limit[9]_i_4_n_0 ;
  wire \four_dec_min_limit[9]_i_5_n_0 ;
  wire [11:2]four_dec_min_limit_nxt;
  wire \four_dec_min_limit_reg[11]_i_1_n_3 ;
  wire \four_dec_min_limit_reg[5]_i_1_n_0 ;
  wire \four_dec_min_limit_reg[5]_i_1_n_1 ;
  wire \four_dec_min_limit_reg[5]_i_1_n_2 ;
  wire \four_dec_min_limit_reg[5]_i_1_n_3 ;
  wire \four_dec_min_limit_reg[9]_i_1_n_0 ;
  wire \four_dec_min_limit_reg[9]_i_1_n_1 ;
  wire \four_dec_min_limit_reg[9]_i_1_n_2 ;
  wire \four_dec_min_limit_reg[9]_i_1_n_3 ;
  wire [11:1]four_inc_max_limit;
  wire \four_inc_max_limit[11]_i_2_n_0 ;
  wire \four_inc_max_limit[11]_i_3_n_0 ;
  wire \four_inc_max_limit[11]_i_4_n_0 ;
  wire \four_inc_max_limit[1]_i_2_n_0 ;
  wire \four_inc_max_limit[4]_i_2_n_0 ;
  wire \four_inc_max_limit[4]_i_3_n_0 ;
  wire \four_inc_max_limit[4]_i_4_n_0 ;
  wire \four_inc_max_limit[4]_i_5_n_0 ;
  wire \four_inc_max_limit[8]_i_2_n_0 ;
  wire \four_inc_max_limit[8]_i_3_n_0 ;
  wire \four_inc_max_limit[8]_i_4_n_0 ;
  wire \four_inc_max_limit[8]_i_5_n_0 ;
  wire [11:1]four_inc_max_limit_nxt;
  wire \four_inc_max_limit_reg[11]_i_1_n_2 ;
  wire \four_inc_max_limit_reg[11]_i_1_n_3 ;
  wire \four_inc_max_limit_reg[4]_i_1_n_0 ;
  wire \four_inc_max_limit_reg[4]_i_1_n_1 ;
  wire \four_inc_max_limit_reg[4]_i_1_n_2 ;
  wire \four_inc_max_limit_reg[4]_i_1_n_3 ;
  wire \four_inc_max_limit_reg[8]_i_1_n_0 ;
  wire \four_inc_max_limit_reg[8]_i_1_n_1 ;
  wire \four_inc_max_limit_reg[8]_i_1_n_2 ;
  wire \four_inc_max_limit_reg[8]_i_1_n_3 ;
  wire \gen_byte_sel_div2.byte_sel_cnt_reg[1] ;
  wire init_calib_complete_reg;
  wire [11:1]neutral_max_limit;
  wire \neutral_max_limit[11]_i_2_n_0 ;
  wire \neutral_max_limit[11]_i_3_n_0 ;
  wire \neutral_max_limit[11]_i_4_n_0 ;
  wire \neutral_max_limit[4]_i_2_n_0 ;
  wire \neutral_max_limit[4]_i_3_n_0 ;
  wire \neutral_max_limit[4]_i_4_n_0 ;
  wire \neutral_max_limit[4]_i_5_n_0 ;
  wire \neutral_max_limit[8]_i_2_n_0 ;
  wire \neutral_max_limit[8]_i_3_n_0 ;
  wire \neutral_max_limit[8]_i_4_n_0 ;
  wire \neutral_max_limit[8]_i_5_n_0 ;
  wire [11:1]neutral_max_limit_nxt;
  wire \neutral_max_limit_reg[11]_i_1_n_2 ;
  wire \neutral_max_limit_reg[11]_i_1_n_3 ;
  wire \neutral_max_limit_reg[4]_i_1_n_0 ;
  wire \neutral_max_limit_reg[4]_i_1_n_1 ;
  wire \neutral_max_limit_reg[4]_i_1_n_2 ;
  wire \neutral_max_limit_reg[4]_i_1_n_3 ;
  wire \neutral_max_limit_reg[8]_i_1_n_0 ;
  wire \neutral_max_limit_reg[8]_i_1_n_1 ;
  wire \neutral_max_limit_reg[8]_i_1_n_2 ;
  wire \neutral_max_limit_reg[8]_i_1_n_3 ;
  wire [11:1]neutral_min_limit;
  wire \neutral_min_limit[11]_i_2_n_0 ;
  wire \neutral_min_limit[11]_i_3_n_0 ;
  wire \neutral_min_limit[5]_i_2_n_0 ;
  wire \neutral_min_limit[5]_i_3_n_0 ;
  wire \neutral_min_limit[5]_i_4_n_0 ;
  wire \neutral_min_limit[5]_i_5_n_0 ;
  wire \neutral_min_limit[9]_i_2_n_0 ;
  wire \neutral_min_limit[9]_i_3_n_0 ;
  wire \neutral_min_limit[9]_i_4_n_0 ;
  wire \neutral_min_limit[9]_i_5_n_0 ;
  wire [11:2]neutral_min_limit_nxt;
  wire \neutral_min_limit_reg[11]_i_1_n_3 ;
  wire \neutral_min_limit_reg[5]_i_1_n_0 ;
  wire \neutral_min_limit_reg[5]_i_1_n_1 ;
  wire \neutral_min_limit_reg[5]_i_1_n_2 ;
  wire \neutral_min_limit_reg[5]_i_1_n_3 ;
  wire \neutral_min_limit_reg[9]_i_1_n_0 ;
  wire \neutral_min_limit_reg[9]_i_1_n_1 ;
  wire \neutral_min_limit_reg[9]_i_1_n_2 ;
  wire \neutral_min_limit_reg[9]_i_1_n_3 ;
  wire [11:1]one_dec_max_limit;
  wire \one_dec_max_limit[11]_i_2_n_0 ;
  wire \one_dec_max_limit[11]_i_3_n_0 ;
  wire \one_dec_max_limit[11]_i_4_n_0 ;
  wire \one_dec_max_limit[4]_i_2_n_0 ;
  wire \one_dec_max_limit[4]_i_3_n_0 ;
  wire \one_dec_max_limit[4]_i_4_n_0 ;
  wire \one_dec_max_limit[4]_i_5_n_0 ;
  wire \one_dec_max_limit[8]_i_2_n_0 ;
  wire \one_dec_max_limit[8]_i_3_n_0 ;
  wire \one_dec_max_limit[8]_i_4_n_0 ;
  wire \one_dec_max_limit[8]_i_5_n_0 ;
  wire [11:1]one_dec_max_limit_nxt;
  wire \one_dec_max_limit_reg[11]_i_1_n_2 ;
  wire \one_dec_max_limit_reg[11]_i_1_n_3 ;
  wire \one_dec_max_limit_reg[4]_i_1_n_0 ;
  wire \one_dec_max_limit_reg[4]_i_1_n_1 ;
  wire \one_dec_max_limit_reg[4]_i_1_n_2 ;
  wire \one_dec_max_limit_reg[4]_i_1_n_3 ;
  wire \one_dec_max_limit_reg[8]_i_1_n_0 ;
  wire \one_dec_max_limit_reg[8]_i_1_n_1 ;
  wire \one_dec_max_limit_reg[8]_i_1_n_2 ;
  wire \one_dec_max_limit_reg[8]_i_1_n_3 ;
  wire [11:1]one_dec_min_limit;
  wire \one_dec_min_limit[11]_i_2_n_0 ;
  wire \one_dec_min_limit[11]_i_3_n_0 ;
  wire \one_dec_min_limit[5]_i_2_n_0 ;
  wire \one_dec_min_limit[5]_i_3_n_0 ;
  wire \one_dec_min_limit[5]_i_4_n_0 ;
  wire \one_dec_min_limit[5]_i_5_n_0 ;
  wire \one_dec_min_limit[9]_i_2_n_0 ;
  wire \one_dec_min_limit[9]_i_3_n_0 ;
  wire \one_dec_min_limit[9]_i_4_n_0 ;
  wire \one_dec_min_limit[9]_i_5_n_0 ;
  wire [11:2]one_dec_min_limit_nxt;
  wire \one_dec_min_limit_reg[11]_i_1_n_3 ;
  wire \one_dec_min_limit_reg[5]_i_1_n_0 ;
  wire \one_dec_min_limit_reg[5]_i_1_n_1 ;
  wire \one_dec_min_limit_reg[5]_i_1_n_2 ;
  wire \one_dec_min_limit_reg[5]_i_1_n_3 ;
  wire \one_dec_min_limit_reg[9]_i_1_n_0 ;
  wire \one_dec_min_limit_reg[9]_i_1_n_1 ;
  wire \one_dec_min_limit_reg[9]_i_1_n_2 ;
  wire \one_dec_min_limit_reg[9]_i_1_n_3 ;
  wire [11:1]one_inc_max_limit;
  wire \one_inc_max_limit[11]_i_2_n_0 ;
  wire \one_inc_max_limit[11]_i_3_n_0 ;
  wire \one_inc_max_limit[11]_i_4_n_0 ;
  wire \one_inc_max_limit[4]_i_2_n_0 ;
  wire \one_inc_max_limit[4]_i_3_n_0 ;
  wire \one_inc_max_limit[4]_i_4_n_0 ;
  wire \one_inc_max_limit[4]_i_5_n_0 ;
  wire \one_inc_max_limit[8]_i_2_n_0 ;
  wire \one_inc_max_limit[8]_i_3_n_0 ;
  wire \one_inc_max_limit[8]_i_4_n_0 ;
  wire \one_inc_max_limit[8]_i_5_n_0 ;
  wire [11:1]one_inc_max_limit_nxt;
  wire \one_inc_max_limit_reg[11]_i_1_n_2 ;
  wire \one_inc_max_limit_reg[11]_i_1_n_3 ;
  wire \one_inc_max_limit_reg[4]_i_1_n_0 ;
  wire \one_inc_max_limit_reg[4]_i_1_n_1 ;
  wire \one_inc_max_limit_reg[4]_i_1_n_2 ;
  wire \one_inc_max_limit_reg[4]_i_1_n_3 ;
  wire \one_inc_max_limit_reg[8]_i_1_n_0 ;
  wire \one_inc_max_limit_reg[8]_i_1_n_1 ;
  wire \one_inc_max_limit_reg[8]_i_1_n_2 ;
  wire \one_inc_max_limit_reg[8]_i_1_n_3 ;
  wire [11:1]one_inc_min_limit;
  wire \one_inc_min_limit[11]_i_2_n_0 ;
  wire \one_inc_min_limit[11]_i_3_n_0 ;
  wire \one_inc_min_limit[5]_i_2_n_0 ;
  wire \one_inc_min_limit[5]_i_3_n_0 ;
  wire \one_inc_min_limit[5]_i_4_n_0 ;
  wire \one_inc_min_limit[5]_i_5_n_0 ;
  wire \one_inc_min_limit[9]_i_2_n_0 ;
  wire \one_inc_min_limit[9]_i_3_n_0 ;
  wire \one_inc_min_limit[9]_i_4_n_0 ;
  wire \one_inc_min_limit[9]_i_5_n_0 ;
  wire [11:2]one_inc_min_limit_nxt;
  wire \one_inc_min_limit_reg[11]_i_1_n_3 ;
  wire \one_inc_min_limit_reg[5]_i_1_n_0 ;
  wire \one_inc_min_limit_reg[5]_i_1_n_1 ;
  wire \one_inc_min_limit_reg[5]_i_1_n_2 ;
  wire \one_inc_min_limit_reg[5]_i_1_n_3 ;
  wire \one_inc_min_limit_reg[9]_i_1_n_0 ;
  wire \one_inc_min_limit_reg[9]_i_1_n_1 ;
  wire \one_inc_min_limit_reg[9]_i_1_n_2 ;
  wire \one_inc_min_limit_reg[9]_i_1_n_3 ;
  wire p_0_in;
  wire pi_f_dec_i_2_n_0;
  wire pi_f_dec_nxt;
  wire pi_f_inc_i_10_n_0;
  wire pi_f_inc_i_2_n_0;
  wire pi_f_inc_i_3_n_0;
  wire pi_f_inc_i_5_n_0;
  wire pi_f_inc_i_6_n_0;
  wire pi_f_inc_i_7_n_0;
  wire pi_f_inc_i_8_n_0;
  wire pi_f_inc_i_9_n_0;
  wire pi_f_inc_nxt;
  wire pi_fine_dly_dec_done_reg;
  wire rstdiv0_sync_r1_reg_rep__11;
  wire [1:0]rstdiv0_sync_r1_reg_rep__5;
  wire [0:0]rstdiv0_sync_r1_reg_rep__6;
  wire [0:0]rstdiv0_sync_r1_reg_rep__8;
  wire [0:0]rstdiv0_sync_r1_reg_rep__9;
  wire sys_rst;
  wire temp_cmp_four_dec_min_101;
  wire temp_cmp_four_dec_min_102;
  wire temp_cmp_four_dec_min_102_i_10_n_0;
  wire temp_cmp_four_dec_min_102_i_11_n_0;
  wire temp_cmp_four_dec_min_102_i_12_n_0;
  wire temp_cmp_four_dec_min_102_i_13_n_0;
  wire temp_cmp_four_dec_min_102_i_14_n_0;
  wire temp_cmp_four_dec_min_102_i_3_n_0;
  wire temp_cmp_four_dec_min_102_i_4_n_0;
  wire temp_cmp_four_dec_min_102_i_5_n_0;
  wire temp_cmp_four_dec_min_102_i_6_n_0;
  wire temp_cmp_four_dec_min_102_i_7_n_0;
  wire temp_cmp_four_dec_min_102_i_8_n_0;
  wire temp_cmp_four_dec_min_102_i_9_n_0;
  wire temp_cmp_four_dec_min_102_reg_i_1_n_3;
  wire temp_cmp_four_dec_min_102_reg_i_2_n_0;
  wire temp_cmp_four_dec_min_102_reg_i_2_n_1;
  wire temp_cmp_four_dec_min_102_reg_i_2_n_2;
  wire temp_cmp_four_dec_min_102_reg_i_2_n_3;
  wire temp_cmp_four_inc_max_101;
  wire temp_cmp_four_inc_max_102;
  wire temp_cmp_four_inc_max_102_i_10_n_0;
  wire temp_cmp_four_inc_max_102_i_11_n_0;
  wire temp_cmp_four_inc_max_102_i_12_n_0;
  wire temp_cmp_four_inc_max_102_i_13_n_0;
  wire temp_cmp_four_inc_max_102_i_14_n_0;
  wire temp_cmp_four_inc_max_102_i_3_n_0;
  wire temp_cmp_four_inc_max_102_i_4_n_0;
  wire temp_cmp_four_inc_max_102_i_5_n_0;
  wire temp_cmp_four_inc_max_102_i_6_n_0;
  wire temp_cmp_four_inc_max_102_i_7_n_0;
  wire temp_cmp_four_inc_max_102_i_8_n_0;
  wire temp_cmp_four_inc_max_102_i_9_n_0;
  wire temp_cmp_four_inc_max_102_reg_i_1_n_3;
  wire temp_cmp_four_inc_max_102_reg_i_2_n_0;
  wire temp_cmp_four_inc_max_102_reg_i_2_n_1;
  wire temp_cmp_four_inc_max_102_reg_i_2_n_2;
  wire temp_cmp_four_inc_max_102_reg_i_2_n_3;
  wire temp_cmp_neutral_max_101;
  wire temp_cmp_neutral_max_102;
  wire temp_cmp_neutral_max_102_i_10_n_0;
  wire temp_cmp_neutral_max_102_i_11_n_0;
  wire temp_cmp_neutral_max_102_i_12_n_0;
  wire temp_cmp_neutral_max_102_i_13_n_0;
  wire temp_cmp_neutral_max_102_i_14_n_0;
  wire temp_cmp_neutral_max_102_i_3_n_0;
  wire temp_cmp_neutral_max_102_i_4_n_0;
  wire temp_cmp_neutral_max_102_i_5_n_0;
  wire temp_cmp_neutral_max_102_i_6_n_0;
  wire temp_cmp_neutral_max_102_i_7_n_0;
  wire temp_cmp_neutral_max_102_i_8_n_0;
  wire temp_cmp_neutral_max_102_i_9_n_0;
  wire temp_cmp_neutral_max_102_reg_i_1_n_3;
  wire temp_cmp_neutral_max_102_reg_i_2_n_0;
  wire temp_cmp_neutral_max_102_reg_i_2_n_1;
  wire temp_cmp_neutral_max_102_reg_i_2_n_2;
  wire temp_cmp_neutral_max_102_reg_i_2_n_3;
  wire temp_cmp_neutral_min_101;
  wire temp_cmp_neutral_min_102;
  wire temp_cmp_neutral_min_102_i_10_n_0;
  wire temp_cmp_neutral_min_102_i_11_n_0;
  wire temp_cmp_neutral_min_102_i_12_n_0;
  wire temp_cmp_neutral_min_102_i_13_n_0;
  wire temp_cmp_neutral_min_102_i_14_n_0;
  wire temp_cmp_neutral_min_102_i_3_n_0;
  wire temp_cmp_neutral_min_102_i_4_n_0;
  wire temp_cmp_neutral_min_102_i_5_n_0;
  wire temp_cmp_neutral_min_102_i_6_n_0;
  wire temp_cmp_neutral_min_102_i_7_n_0;
  wire temp_cmp_neutral_min_102_i_8_n_0;
  wire temp_cmp_neutral_min_102_i_9_n_0;
  wire temp_cmp_neutral_min_102_reg_i_1_n_3;
  wire temp_cmp_neutral_min_102_reg_i_2_n_0;
  wire temp_cmp_neutral_min_102_reg_i_2_n_1;
  wire temp_cmp_neutral_min_102_reg_i_2_n_2;
  wire temp_cmp_neutral_min_102_reg_i_2_n_3;
  wire temp_cmp_one_dec_max_101;
  wire temp_cmp_one_dec_max_102;
  wire temp_cmp_one_dec_max_102_i_10_n_0;
  wire temp_cmp_one_dec_max_102_i_11_n_0;
  wire temp_cmp_one_dec_max_102_i_12_n_0;
  wire temp_cmp_one_dec_max_102_i_13_n_0;
  wire temp_cmp_one_dec_max_102_i_14_n_0;
  wire temp_cmp_one_dec_max_102_i_3_n_0;
  wire temp_cmp_one_dec_max_102_i_4_n_0;
  wire temp_cmp_one_dec_max_102_i_5_n_0;
  wire temp_cmp_one_dec_max_102_i_6_n_0;
  wire temp_cmp_one_dec_max_102_i_7_n_0;
  wire temp_cmp_one_dec_max_102_i_8_n_0;
  wire temp_cmp_one_dec_max_102_i_9_n_0;
  wire temp_cmp_one_dec_max_102_reg_i_1_n_3;
  wire temp_cmp_one_dec_max_102_reg_i_2_n_0;
  wire temp_cmp_one_dec_max_102_reg_i_2_n_1;
  wire temp_cmp_one_dec_max_102_reg_i_2_n_2;
  wire temp_cmp_one_dec_max_102_reg_i_2_n_3;
  wire temp_cmp_one_dec_min_101;
  wire temp_cmp_one_dec_min_102;
  wire temp_cmp_one_dec_min_102_i_10_n_0;
  wire temp_cmp_one_dec_min_102_i_11_n_0;
  wire temp_cmp_one_dec_min_102_i_12_n_0;
  wire temp_cmp_one_dec_min_102_i_13_n_0;
  wire temp_cmp_one_dec_min_102_i_14_n_0;
  wire temp_cmp_one_dec_min_102_i_3_n_0;
  wire temp_cmp_one_dec_min_102_i_4_n_0;
  wire temp_cmp_one_dec_min_102_i_5_n_0;
  wire temp_cmp_one_dec_min_102_i_6_n_0;
  wire temp_cmp_one_dec_min_102_i_7_n_0;
  wire temp_cmp_one_dec_min_102_i_8_n_0;
  wire temp_cmp_one_dec_min_102_i_9_n_0;
  wire temp_cmp_one_dec_min_102_reg_i_1_n_3;
  wire temp_cmp_one_dec_min_102_reg_i_2_n_0;
  wire temp_cmp_one_dec_min_102_reg_i_2_n_1;
  wire temp_cmp_one_dec_min_102_reg_i_2_n_2;
  wire temp_cmp_one_dec_min_102_reg_i_2_n_3;
  wire temp_cmp_one_inc_max_101;
  wire temp_cmp_one_inc_max_102;
  wire temp_cmp_one_inc_max_102_i_10_n_0;
  wire temp_cmp_one_inc_max_102_i_11_n_0;
  wire temp_cmp_one_inc_max_102_i_12_n_0;
  wire temp_cmp_one_inc_max_102_i_13_n_0;
  wire temp_cmp_one_inc_max_102_i_14_n_0;
  wire temp_cmp_one_inc_max_102_i_3_n_0;
  wire temp_cmp_one_inc_max_102_i_4_n_0;
  wire temp_cmp_one_inc_max_102_i_5_n_0;
  wire temp_cmp_one_inc_max_102_i_6_n_0;
  wire temp_cmp_one_inc_max_102_i_7_n_0;
  wire temp_cmp_one_inc_max_102_i_8_n_0;
  wire temp_cmp_one_inc_max_102_i_9_n_0;
  wire temp_cmp_one_inc_max_102_reg_i_1_n_3;
  wire temp_cmp_one_inc_max_102_reg_i_2_n_0;
  wire temp_cmp_one_inc_max_102_reg_i_2_n_1;
  wire temp_cmp_one_inc_max_102_reg_i_2_n_2;
  wire temp_cmp_one_inc_max_102_reg_i_2_n_3;
  wire temp_cmp_one_inc_min_101;
  wire temp_cmp_one_inc_min_102;
  wire temp_cmp_one_inc_min_102_i_10_n_0;
  wire temp_cmp_one_inc_min_102_i_11_n_0;
  wire temp_cmp_one_inc_min_102_i_12_n_0;
  wire temp_cmp_one_inc_min_102_i_13_n_0;
  wire temp_cmp_one_inc_min_102_i_14_n_0;
  wire temp_cmp_one_inc_min_102_i_3_n_0;
  wire temp_cmp_one_inc_min_102_i_4_n_0;
  wire temp_cmp_one_inc_min_102_i_5_n_0;
  wire temp_cmp_one_inc_min_102_i_6_n_0;
  wire temp_cmp_one_inc_min_102_i_7_n_0;
  wire temp_cmp_one_inc_min_102_i_8_n_0;
  wire temp_cmp_one_inc_min_102_i_9_n_0;
  wire temp_cmp_one_inc_min_102_reg_i_1_n_3;
  wire temp_cmp_one_inc_min_102_reg_i_2_n_0;
  wire temp_cmp_one_inc_min_102_reg_i_2_n_1;
  wire temp_cmp_one_inc_min_102_reg_i_2_n_2;
  wire temp_cmp_one_inc_min_102_reg_i_2_n_3;
  wire temp_cmp_three_dec_max_101;
  wire temp_cmp_three_dec_max_102;
  wire temp_cmp_three_dec_max_102_i_10_n_0;
  wire temp_cmp_three_dec_max_102_i_11_n_0;
  wire temp_cmp_three_dec_max_102_i_12_n_0;
  wire temp_cmp_three_dec_max_102_i_13_n_0;
  wire temp_cmp_three_dec_max_102_i_14_n_0;
  wire temp_cmp_three_dec_max_102_i_3_n_0;
  wire temp_cmp_three_dec_max_102_i_4_n_0;
  wire temp_cmp_three_dec_max_102_i_5_n_0;
  wire temp_cmp_three_dec_max_102_i_6_n_0;
  wire temp_cmp_three_dec_max_102_i_7_n_0;
  wire temp_cmp_three_dec_max_102_i_8_n_0;
  wire temp_cmp_three_dec_max_102_i_9_n_0;
  wire temp_cmp_three_dec_max_102_reg_i_1_n_3;
  wire temp_cmp_three_dec_max_102_reg_i_2_n_0;
  wire temp_cmp_three_dec_max_102_reg_i_2_n_1;
  wire temp_cmp_three_dec_max_102_reg_i_2_n_2;
  wire temp_cmp_three_dec_max_102_reg_i_2_n_3;
  wire temp_cmp_three_dec_min_101;
  wire temp_cmp_three_dec_min_102;
  wire temp_cmp_three_dec_min_102_i_10_n_0;
  wire temp_cmp_three_dec_min_102_i_11_n_0;
  wire temp_cmp_three_dec_min_102_i_12_n_0;
  wire temp_cmp_three_dec_min_102_i_13_n_0;
  wire temp_cmp_three_dec_min_102_i_14_n_0;
  wire temp_cmp_three_dec_min_102_i_3_n_0;
  wire temp_cmp_three_dec_min_102_i_4_n_0;
  wire temp_cmp_three_dec_min_102_i_5_n_0;
  wire temp_cmp_three_dec_min_102_i_6_n_0;
  wire temp_cmp_three_dec_min_102_i_7_n_0;
  wire temp_cmp_three_dec_min_102_i_8_n_0;
  wire temp_cmp_three_dec_min_102_i_9_n_0;
  wire temp_cmp_three_dec_min_102_reg_i_1_n_3;
  wire temp_cmp_three_dec_min_102_reg_i_2_n_0;
  wire temp_cmp_three_dec_min_102_reg_i_2_n_1;
  wire temp_cmp_three_dec_min_102_reg_i_2_n_2;
  wire temp_cmp_three_dec_min_102_reg_i_2_n_3;
  wire temp_cmp_three_inc_max_101;
  wire temp_cmp_three_inc_max_102;
  wire temp_cmp_three_inc_max_102_i_10_n_0;
  wire temp_cmp_three_inc_max_102_i_11_n_0;
  wire temp_cmp_three_inc_max_102_i_12_n_0;
  wire temp_cmp_three_inc_max_102_i_13_n_0;
  wire temp_cmp_three_inc_max_102_i_14_n_0;
  wire temp_cmp_three_inc_max_102_i_3_n_0;
  wire temp_cmp_three_inc_max_102_i_4_n_0;
  wire temp_cmp_three_inc_max_102_i_5_n_0;
  wire temp_cmp_three_inc_max_102_i_6_n_0;
  wire temp_cmp_three_inc_max_102_i_7_n_0;
  wire temp_cmp_three_inc_max_102_i_8_n_0;
  wire temp_cmp_three_inc_max_102_i_9_n_0;
  wire temp_cmp_three_inc_max_102_reg_i_1_n_3;
  wire temp_cmp_three_inc_max_102_reg_i_2_n_0;
  wire temp_cmp_three_inc_max_102_reg_i_2_n_1;
  wire temp_cmp_three_inc_max_102_reg_i_2_n_2;
  wire temp_cmp_three_inc_max_102_reg_i_2_n_3;
  wire temp_cmp_three_inc_min_101;
  wire temp_cmp_three_inc_min_102;
  wire temp_cmp_three_inc_min_102_i_10_n_0;
  wire temp_cmp_three_inc_min_102_i_11_n_0;
  wire temp_cmp_three_inc_min_102_i_12_n_0;
  wire temp_cmp_three_inc_min_102_i_13_n_0;
  wire temp_cmp_three_inc_min_102_i_14_n_0;
  wire temp_cmp_three_inc_min_102_i_3_n_0;
  wire temp_cmp_three_inc_min_102_i_4_n_0;
  wire temp_cmp_three_inc_min_102_i_5_n_0;
  wire temp_cmp_three_inc_min_102_i_6_n_0;
  wire temp_cmp_three_inc_min_102_i_7_n_0;
  wire temp_cmp_three_inc_min_102_i_8_n_0;
  wire temp_cmp_three_inc_min_102_i_9_n_0;
  wire temp_cmp_three_inc_min_102_reg_i_1_n_3;
  wire temp_cmp_three_inc_min_102_reg_i_2_n_0;
  wire temp_cmp_three_inc_min_102_reg_i_2_n_1;
  wire temp_cmp_three_inc_min_102_reg_i_2_n_2;
  wire temp_cmp_three_inc_min_102_reg_i_2_n_3;
  wire temp_cmp_two_dec_max_101;
  wire temp_cmp_two_dec_max_102;
  wire temp_cmp_two_dec_max_102_i_10_n_0;
  wire temp_cmp_two_dec_max_102_i_11_n_0;
  wire temp_cmp_two_dec_max_102_i_12_n_0;
  wire temp_cmp_two_dec_max_102_i_13_n_0;
  wire temp_cmp_two_dec_max_102_i_14_n_0;
  wire temp_cmp_two_dec_max_102_i_3_n_0;
  wire temp_cmp_two_dec_max_102_i_4_n_0;
  wire temp_cmp_two_dec_max_102_i_5_n_0;
  wire temp_cmp_two_dec_max_102_i_6_n_0;
  wire temp_cmp_two_dec_max_102_i_7_n_0;
  wire temp_cmp_two_dec_max_102_i_8_n_0;
  wire temp_cmp_two_dec_max_102_i_9_n_0;
  wire temp_cmp_two_dec_max_102_reg_i_1_n_3;
  wire temp_cmp_two_dec_max_102_reg_i_2_n_0;
  wire temp_cmp_two_dec_max_102_reg_i_2_n_1;
  wire temp_cmp_two_dec_max_102_reg_i_2_n_2;
  wire temp_cmp_two_dec_max_102_reg_i_2_n_3;
  wire temp_cmp_two_dec_min_101;
  wire temp_cmp_two_dec_min_102;
  wire temp_cmp_two_dec_min_102_i_10_n_0;
  wire temp_cmp_two_dec_min_102_i_11_n_0;
  wire temp_cmp_two_dec_min_102_i_12_n_0;
  wire temp_cmp_two_dec_min_102_i_13_n_0;
  wire temp_cmp_two_dec_min_102_i_14_n_0;
  wire temp_cmp_two_dec_min_102_i_3_n_0;
  wire temp_cmp_two_dec_min_102_i_4_n_0;
  wire temp_cmp_two_dec_min_102_i_5_n_0;
  wire temp_cmp_two_dec_min_102_i_6_n_0;
  wire temp_cmp_two_dec_min_102_i_7_n_0;
  wire temp_cmp_two_dec_min_102_i_8_n_0;
  wire temp_cmp_two_dec_min_102_i_9_n_0;
  wire temp_cmp_two_dec_min_102_reg_i_1_n_3;
  wire temp_cmp_two_dec_min_102_reg_i_2_n_0;
  wire temp_cmp_two_dec_min_102_reg_i_2_n_1;
  wire temp_cmp_two_dec_min_102_reg_i_2_n_2;
  wire temp_cmp_two_dec_min_102_reg_i_2_n_3;
  wire temp_cmp_two_inc_max_101;
  wire temp_cmp_two_inc_max_102;
  wire temp_cmp_two_inc_max_102_i_10_n_0;
  wire temp_cmp_two_inc_max_102_i_11_n_0;
  wire temp_cmp_two_inc_max_102_i_12_n_0;
  wire temp_cmp_two_inc_max_102_i_13_n_0;
  wire temp_cmp_two_inc_max_102_i_14_n_0;
  wire temp_cmp_two_inc_max_102_i_3_n_0;
  wire temp_cmp_two_inc_max_102_i_4_n_0;
  wire temp_cmp_two_inc_max_102_i_5_n_0;
  wire temp_cmp_two_inc_max_102_i_6_n_0;
  wire temp_cmp_two_inc_max_102_i_7_n_0;
  wire temp_cmp_two_inc_max_102_i_8_n_0;
  wire temp_cmp_two_inc_max_102_i_9_n_0;
  wire temp_cmp_two_inc_max_102_reg_i_1_n_3;
  wire temp_cmp_two_inc_max_102_reg_i_2_n_0;
  wire temp_cmp_two_inc_max_102_reg_i_2_n_1;
  wire temp_cmp_two_inc_max_102_reg_i_2_n_2;
  wire temp_cmp_two_inc_max_102_reg_i_2_n_3;
  wire temp_cmp_two_inc_min_101;
  wire temp_cmp_two_inc_min_102;
  wire temp_cmp_two_inc_min_102_i_10_n_0;
  wire temp_cmp_two_inc_min_102_i_11_n_0;
  wire temp_cmp_two_inc_min_102_i_12_n_0;
  wire temp_cmp_two_inc_min_102_i_13_n_0;
  wire temp_cmp_two_inc_min_102_i_14_n_0;
  wire temp_cmp_two_inc_min_102_i_3_n_0;
  wire temp_cmp_two_inc_min_102_i_4_n_0;
  wire temp_cmp_two_inc_min_102_i_5_n_0;
  wire temp_cmp_two_inc_min_102_i_6_n_0;
  wire temp_cmp_two_inc_min_102_i_7_n_0;
  wire temp_cmp_two_inc_min_102_i_8_n_0;
  wire temp_cmp_two_inc_min_102_i_9_n_0;
  wire temp_cmp_two_inc_min_102_reg_i_1_n_3;
  wire temp_cmp_two_inc_min_102_reg_i_2_n_0;
  wire temp_cmp_two_inc_min_102_reg_i_2_n_1;
  wire temp_cmp_two_inc_min_102_reg_i_2_n_2;
  wire temp_cmp_two_inc_min_102_reg_i_2_n_3;
  wire temp_gte_three_dec_max;
  wire tempmon_init_complete;
  wire tempmon_pi_f_inc_r_reg;
  wire tempmon_sample_en;
  wire tempmon_sample_en_101;
  wire tempmon_sample_en_102;
  wire [10:0]tempmon_state;
  wire \tempmon_state[0]_i_2_n_0 ;
  wire \tempmon_state[10]_i_10_n_0 ;
  wire \tempmon_state[10]_i_11_n_0 ;
  wire \tempmon_state[10]_i_12_n_0 ;
  wire \tempmon_state[10]_i_13_n_0 ;
  wire \tempmon_state[10]_i_14_n_0 ;
  wire \tempmon_state[10]_i_15_n_0 ;
  wire \tempmon_state[10]_i_16_n_0 ;
  wire \tempmon_state[10]_i_2_n_0 ;
  wire \tempmon_state[10]_i_3_n_0 ;
  wire \tempmon_state[10]_i_4_n_0 ;
  wire \tempmon_state[10]_i_5_n_0 ;
  wire \tempmon_state[10]_i_6_n_0 ;
  wire \tempmon_state[10]_i_7_n_0 ;
  wire \tempmon_state[10]_i_8_n_0 ;
  wire \tempmon_state[10]_i_9_n_0 ;
  wire \tempmon_state[1]_i_1_n_0 ;
  wire \tempmon_state[2]_i_1_n_0 ;
  wire \tempmon_state[3]_i_1_n_0 ;
  wire \tempmon_state[4]_i_1_n_0 ;
  wire \tempmon_state[5]_i_1_n_0 ;
  wire \tempmon_state[6]_i_1_n_0 ;
  wire \tempmon_state[6]_i_2_n_0 ;
  wire \tempmon_state[7]_i_1_n_0 ;
  wire \tempmon_state[8]_i_1_n_0 ;
  wire \tempmon_state[9]_i_1_n_0 ;
  wire tempmon_state_init;
  wire tempmon_state_nxt;
  wire [11:0]three_dec_max_limit;
  wire \three_dec_max_limit[0]_i_1_n_0 ;
  wire \three_dec_max_limit[10]_i_1_n_0 ;
  wire \three_dec_max_limit[11]_i_1_n_0 ;
  wire \three_dec_max_limit[11]_i_3_n_0 ;
  wire \three_dec_max_limit[11]_i_4_n_0 ;
  wire \three_dec_max_limit[11]_i_5_n_0 ;
  wire \three_dec_max_limit[1]_i_1_n_0 ;
  wire \three_dec_max_limit[2]_i_1_n_0 ;
  wire \three_dec_max_limit[3]_i_1_n_0 ;
  wire \three_dec_max_limit[4]_i_1_n_0 ;
  wire \three_dec_max_limit[4]_i_3_n_0 ;
  wire \three_dec_max_limit[4]_i_4_n_0 ;
  wire \three_dec_max_limit[4]_i_5_n_0 ;
  wire \three_dec_max_limit[4]_i_6_n_0 ;
  wire \three_dec_max_limit[5]_i_1_n_0 ;
  wire \three_dec_max_limit[6]_i_1_n_0 ;
  wire \three_dec_max_limit[7]_i_1_n_0 ;
  wire \three_dec_max_limit[8]_i_1_n_0 ;
  wire \three_dec_max_limit[8]_i_3_n_0 ;
  wire \three_dec_max_limit[8]_i_4_n_0 ;
  wire \three_dec_max_limit[8]_i_5_n_0 ;
  wire \three_dec_max_limit[8]_i_6_n_0 ;
  wire \three_dec_max_limit[9]_i_1_n_0 ;
  wire \three_dec_max_limit_reg[11]_i_2_n_2 ;
  wire \three_dec_max_limit_reg[11]_i_2_n_3 ;
  wire \three_dec_max_limit_reg[11]_i_2_n_5 ;
  wire \three_dec_max_limit_reg[11]_i_2_n_6 ;
  wire \three_dec_max_limit_reg[11]_i_2_n_7 ;
  wire \three_dec_max_limit_reg[4]_i_2_n_0 ;
  wire \three_dec_max_limit_reg[4]_i_2_n_1 ;
  wire \three_dec_max_limit_reg[4]_i_2_n_2 ;
  wire \three_dec_max_limit_reg[4]_i_2_n_3 ;
  wire \three_dec_max_limit_reg[4]_i_2_n_4 ;
  wire \three_dec_max_limit_reg[4]_i_2_n_5 ;
  wire \three_dec_max_limit_reg[4]_i_2_n_6 ;
  wire \three_dec_max_limit_reg[8]_i_2_n_0 ;
  wire \three_dec_max_limit_reg[8]_i_2_n_1 ;
  wire \three_dec_max_limit_reg[8]_i_2_n_2 ;
  wire \three_dec_max_limit_reg[8]_i_2_n_3 ;
  wire \three_dec_max_limit_reg[8]_i_2_n_4 ;
  wire \three_dec_max_limit_reg[8]_i_2_n_5 ;
  wire \three_dec_max_limit_reg[8]_i_2_n_6 ;
  wire \three_dec_max_limit_reg[8]_i_2_n_7 ;
  wire [11:0]three_dec_min_limit;
  wire \three_dec_min_limit[11]_i_2_n_0 ;
  wire \three_dec_min_limit[11]_i_3_n_0 ;
  wire \three_dec_min_limit[5]_i_2_n_0 ;
  wire \three_dec_min_limit[5]_i_3_n_0 ;
  wire \three_dec_min_limit[5]_i_4_n_0 ;
  wire \three_dec_min_limit[5]_i_5_n_0 ;
  wire \three_dec_min_limit[9]_i_2_n_0 ;
  wire \three_dec_min_limit[9]_i_3_n_0 ;
  wire \three_dec_min_limit[9]_i_4_n_0 ;
  wire \three_dec_min_limit[9]_i_5_n_0 ;
  wire [11:2]three_dec_min_limit_nxt;
  wire \three_dec_min_limit_reg[11]_i_1_n_3 ;
  wire \three_dec_min_limit_reg[5]_i_1_n_0 ;
  wire \three_dec_min_limit_reg[5]_i_1_n_1 ;
  wire \three_dec_min_limit_reg[5]_i_1_n_2 ;
  wire \three_dec_min_limit_reg[5]_i_1_n_3 ;
  wire \three_dec_min_limit_reg[9]_i_1_n_0 ;
  wire \three_dec_min_limit_reg[9]_i_1_n_1 ;
  wire \three_dec_min_limit_reg[9]_i_1_n_2 ;
  wire \three_dec_min_limit_reg[9]_i_1_n_3 ;
  wire [11:1]three_inc_max_limit;
  wire \three_inc_max_limit[11]_i_2_n_0 ;
  wire \three_inc_max_limit[11]_i_3_n_0 ;
  wire \three_inc_max_limit[11]_i_4_n_0 ;
  wire \three_inc_max_limit[4]_i_2_n_0 ;
  wire \three_inc_max_limit[4]_i_3_n_0 ;
  wire \three_inc_max_limit[4]_i_4_n_0 ;
  wire \three_inc_max_limit[4]_i_5_n_0 ;
  wire \three_inc_max_limit[8]_i_2_n_0 ;
  wire \three_inc_max_limit[8]_i_3_n_0 ;
  wire \three_inc_max_limit[8]_i_4_n_0 ;
  wire \three_inc_max_limit[8]_i_5_n_0 ;
  wire [11:1]three_inc_max_limit_nxt;
  wire \three_inc_max_limit_reg[11]_i_1_n_2 ;
  wire \three_inc_max_limit_reg[11]_i_1_n_3 ;
  wire \three_inc_max_limit_reg[4]_i_1_n_0 ;
  wire \three_inc_max_limit_reg[4]_i_1_n_1 ;
  wire \three_inc_max_limit_reg[4]_i_1_n_2 ;
  wire \three_inc_max_limit_reg[4]_i_1_n_3 ;
  wire \three_inc_max_limit_reg[4]_i_1_n_7 ;
  wire \three_inc_max_limit_reg[8]_i_1_n_0 ;
  wire \three_inc_max_limit_reg[8]_i_1_n_1 ;
  wire \three_inc_max_limit_reg[8]_i_1_n_2 ;
  wire \three_inc_max_limit_reg[8]_i_1_n_3 ;
  wire [11:1]three_inc_min_limit;
  wire \three_inc_min_limit[11]_i_2_n_0 ;
  wire \three_inc_min_limit[11]_i_3_n_0 ;
  wire \three_inc_min_limit[5]_i_2_n_0 ;
  wire \three_inc_min_limit[5]_i_3_n_0 ;
  wire \three_inc_min_limit[5]_i_4_n_0 ;
  wire \three_inc_min_limit[5]_i_5_n_0 ;
  wire \three_inc_min_limit[9]_i_2_n_0 ;
  wire \three_inc_min_limit[9]_i_3_n_0 ;
  wire \three_inc_min_limit[9]_i_4_n_0 ;
  wire \three_inc_min_limit[9]_i_5_n_0 ;
  wire [11:2]three_inc_min_limit_nxt;
  wire \three_inc_min_limit_reg[11]_i_1_n_3 ;
  wire \three_inc_min_limit_reg[5]_i_1_n_0 ;
  wire \three_inc_min_limit_reg[5]_i_1_n_1 ;
  wire \three_inc_min_limit_reg[5]_i_1_n_2 ;
  wire \three_inc_min_limit_reg[5]_i_1_n_3 ;
  wire \three_inc_min_limit_reg[9]_i_1_n_0 ;
  wire \three_inc_min_limit_reg[9]_i_1_n_1 ;
  wire \three_inc_min_limit_reg[9]_i_1_n_2 ;
  wire \three_inc_min_limit_reg[9]_i_1_n_3 ;
  wire [11:0]two_dec_max_limit;
  wire \two_dec_max_limit[0]_i_1_n_0 ;
  wire \two_dec_max_limit[11]_i_2_n_0 ;
  wire \two_dec_max_limit[11]_i_3_n_0 ;
  wire \two_dec_max_limit[11]_i_4_n_0 ;
  wire \two_dec_max_limit[4]_i_2_n_0 ;
  wire \two_dec_max_limit[4]_i_3_n_0 ;
  wire \two_dec_max_limit[4]_i_4_n_0 ;
  wire \two_dec_max_limit[4]_i_5_n_0 ;
  wire \two_dec_max_limit[8]_i_2_n_0 ;
  wire \two_dec_max_limit[8]_i_3_n_0 ;
  wire \two_dec_max_limit[8]_i_4_n_0 ;
  wire \two_dec_max_limit[8]_i_5_n_0 ;
  wire [11:1]two_dec_max_limit_nxt;
  wire \two_dec_max_limit_reg[11]_i_1_n_2 ;
  wire \two_dec_max_limit_reg[11]_i_1_n_3 ;
  wire \two_dec_max_limit_reg[4]_i_1_n_0 ;
  wire \two_dec_max_limit_reg[4]_i_1_n_1 ;
  wire \two_dec_max_limit_reg[4]_i_1_n_2 ;
  wire \two_dec_max_limit_reg[4]_i_1_n_3 ;
  wire \two_dec_max_limit_reg[8]_i_1_n_0 ;
  wire \two_dec_max_limit_reg[8]_i_1_n_1 ;
  wire \two_dec_max_limit_reg[8]_i_1_n_2 ;
  wire \two_dec_max_limit_reg[8]_i_1_n_3 ;
  wire [11:1]two_dec_min_limit;
  wire \two_dec_min_limit[11]_i_2_n_0 ;
  wire \two_dec_min_limit[11]_i_3_n_0 ;
  wire \two_dec_min_limit[5]_i_2_n_0 ;
  wire \two_dec_min_limit[5]_i_3_n_0 ;
  wire \two_dec_min_limit[5]_i_4_n_0 ;
  wire \two_dec_min_limit[5]_i_5_n_0 ;
  wire \two_dec_min_limit[9]_i_2_n_0 ;
  wire \two_dec_min_limit[9]_i_3_n_0 ;
  wire \two_dec_min_limit[9]_i_4_n_0 ;
  wire \two_dec_min_limit[9]_i_5_n_0 ;
  wire [11:2]two_dec_min_limit_nxt;
  wire \two_dec_min_limit_reg[11]_i_1_n_3 ;
  wire \two_dec_min_limit_reg[5]_i_1_n_0 ;
  wire \two_dec_min_limit_reg[5]_i_1_n_1 ;
  wire \two_dec_min_limit_reg[5]_i_1_n_2 ;
  wire \two_dec_min_limit_reg[5]_i_1_n_3 ;
  wire \two_dec_min_limit_reg[9]_i_1_n_0 ;
  wire \two_dec_min_limit_reg[9]_i_1_n_1 ;
  wire \two_dec_min_limit_reg[9]_i_1_n_2 ;
  wire \two_dec_min_limit_reg[9]_i_1_n_3 ;
  wire [11:1]two_inc_max_limit;
  wire \two_inc_max_limit[11]_i_2_n_0 ;
  wire \two_inc_max_limit[11]_i_3_n_0 ;
  wire \two_inc_max_limit[11]_i_4_n_0 ;
  wire \two_inc_max_limit[4]_i_2_n_0 ;
  wire \two_inc_max_limit[4]_i_3_n_0 ;
  wire \two_inc_max_limit[4]_i_4_n_0 ;
  wire \two_inc_max_limit[4]_i_5_n_0 ;
  wire \two_inc_max_limit[8]_i_2_n_0 ;
  wire \two_inc_max_limit[8]_i_3_n_0 ;
  wire \two_inc_max_limit[8]_i_4_n_0 ;
  wire \two_inc_max_limit[8]_i_5_n_0 ;
  wire [11:1]two_inc_max_limit_nxt;
  wire \two_inc_max_limit_reg[11]_i_1_n_2 ;
  wire \two_inc_max_limit_reg[11]_i_1_n_3 ;
  wire \two_inc_max_limit_reg[4]_i_1_n_0 ;
  wire \two_inc_max_limit_reg[4]_i_1_n_1 ;
  wire \two_inc_max_limit_reg[4]_i_1_n_2 ;
  wire \two_inc_max_limit_reg[4]_i_1_n_3 ;
  wire \two_inc_max_limit_reg[8]_i_1_n_0 ;
  wire \two_inc_max_limit_reg[8]_i_1_n_1 ;
  wire \two_inc_max_limit_reg[8]_i_1_n_2 ;
  wire \two_inc_max_limit_reg[8]_i_1_n_3 ;
  wire [11:1]two_inc_min_limit;
  wire \two_inc_min_limit[11]_i_2_n_0 ;
  wire \two_inc_min_limit[11]_i_3_n_0 ;
  wire \two_inc_min_limit[5]_i_2_n_0 ;
  wire \two_inc_min_limit[5]_i_3_n_0 ;
  wire \two_inc_min_limit[5]_i_4_n_0 ;
  wire \two_inc_min_limit[5]_i_5_n_0 ;
  wire \two_inc_min_limit[9]_i_2_n_0 ;
  wire \two_inc_min_limit[9]_i_3_n_0 ;
  wire \two_inc_min_limit[9]_i_4_n_0 ;
  wire \two_inc_min_limit[9]_i_5_n_0 ;
  wire [11:2]two_inc_min_limit_nxt;
  wire \two_inc_min_limit_reg[11]_i_1_n_3 ;
  wire \two_inc_min_limit_reg[5]_i_1_n_0 ;
  wire \two_inc_min_limit_reg[5]_i_1_n_1 ;
  wire \two_inc_min_limit_reg[5]_i_1_n_2 ;
  wire \two_inc_min_limit_reg[5]_i_1_n_3 ;
  wire \two_inc_min_limit_reg[9]_i_1_n_0 ;
  wire \two_inc_min_limit_reg[9]_i_1_n_1 ;
  wire \two_inc_min_limit_reg[9]_i_1_n_2 ;
  wire \two_inc_min_limit_reg[9]_i_1_n_3 ;
  wire update_temp_101__0;
  wire update_temp_102;
  wire [3:1]\NLW_four_dec_min_limit_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_four_dec_min_limit_reg[11]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_four_inc_max_limit_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_four_inc_max_limit_reg[11]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_four_inc_max_limit_reg[1]_i_1_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_four_inc_max_limit_reg[1]_i_1_CARRY4_DI_UNCONNECTED ;
  wire [3:1]\NLW_four_inc_max_limit_reg[1]_i_1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_four_inc_max_limit_reg[1]_i_1_CARRY4_S_UNCONNECTED ;
  wire [3:2]\NLW_neutral_max_limit_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_neutral_max_limit_reg[11]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_neutral_max_limit_reg[1]_i_1_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_neutral_max_limit_reg[1]_i_1_CARRY4_DI_UNCONNECTED ;
  wire [3:1]\NLW_neutral_max_limit_reg[1]_i_1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_neutral_max_limit_reg[1]_i_1_CARRY4_S_UNCONNECTED ;
  wire [0:0]\NLW_neutral_max_limit_reg[4]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_neutral_min_limit_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_neutral_min_limit_reg[11]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_one_dec_max_limit_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_one_dec_max_limit_reg[11]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_one_dec_max_limit_reg[1]_i_1_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_one_dec_max_limit_reg[1]_i_1_CARRY4_DI_UNCONNECTED ;
  wire [3:1]\NLW_one_dec_max_limit_reg[1]_i_1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_one_dec_max_limit_reg[1]_i_1_CARRY4_S_UNCONNECTED ;
  wire [0:0]\NLW_one_dec_max_limit_reg[4]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_one_dec_min_limit_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_one_dec_min_limit_reg[11]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_one_inc_max_limit_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_one_inc_max_limit_reg[11]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_one_inc_max_limit_reg[1]_i_1_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_one_inc_max_limit_reg[1]_i_1_CARRY4_DI_UNCONNECTED ;
  wire [3:1]\NLW_one_inc_max_limit_reg[1]_i_1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_one_inc_max_limit_reg[1]_i_1_CARRY4_S_UNCONNECTED ;
  wire [0:0]\NLW_one_inc_max_limit_reg[4]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_one_inc_min_limit_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_one_inc_min_limit_reg[11]_i_1_O_UNCONNECTED ;
  wire [3:2]NLW_temp_cmp_four_dec_min_102_reg_i_1_CO_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_four_dec_min_102_reg_i_1_O_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_four_dec_min_102_reg_i_2_O_UNCONNECTED;
  wire [3:2]NLW_temp_cmp_four_inc_max_102_reg_i_1_CO_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_four_inc_max_102_reg_i_1_O_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_four_inc_max_102_reg_i_2_O_UNCONNECTED;
  wire [3:2]NLW_temp_cmp_neutral_max_102_reg_i_1_CO_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_neutral_max_102_reg_i_1_O_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_neutral_max_102_reg_i_2_O_UNCONNECTED;
  wire [3:2]NLW_temp_cmp_neutral_min_102_reg_i_1_CO_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_neutral_min_102_reg_i_1_O_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_neutral_min_102_reg_i_2_O_UNCONNECTED;
  wire [3:2]NLW_temp_cmp_one_dec_max_102_reg_i_1_CO_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_one_dec_max_102_reg_i_1_O_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_one_dec_max_102_reg_i_2_O_UNCONNECTED;
  wire [3:2]NLW_temp_cmp_one_dec_min_102_reg_i_1_CO_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_one_dec_min_102_reg_i_1_O_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_one_dec_min_102_reg_i_2_O_UNCONNECTED;
  wire [3:2]NLW_temp_cmp_one_inc_max_102_reg_i_1_CO_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_one_inc_max_102_reg_i_1_O_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_one_inc_max_102_reg_i_2_O_UNCONNECTED;
  wire [3:2]NLW_temp_cmp_one_inc_min_102_reg_i_1_CO_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_one_inc_min_102_reg_i_1_O_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_one_inc_min_102_reg_i_2_O_UNCONNECTED;
  wire [3:2]NLW_temp_cmp_three_dec_max_102_reg_i_1_CO_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_three_dec_max_102_reg_i_1_O_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_three_dec_max_102_reg_i_2_O_UNCONNECTED;
  wire [3:2]NLW_temp_cmp_three_dec_min_102_reg_i_1_CO_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_three_dec_min_102_reg_i_1_O_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_three_dec_min_102_reg_i_2_O_UNCONNECTED;
  wire [3:2]NLW_temp_cmp_three_inc_max_102_reg_i_1_CO_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_three_inc_max_102_reg_i_1_O_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_three_inc_max_102_reg_i_2_O_UNCONNECTED;
  wire [3:2]NLW_temp_cmp_three_inc_min_102_reg_i_1_CO_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_three_inc_min_102_reg_i_1_O_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_three_inc_min_102_reg_i_2_O_UNCONNECTED;
  wire [3:2]NLW_temp_cmp_two_dec_max_102_reg_i_1_CO_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_two_dec_max_102_reg_i_1_O_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_two_dec_max_102_reg_i_2_O_UNCONNECTED;
  wire [3:2]NLW_temp_cmp_two_dec_min_102_reg_i_1_CO_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_two_dec_min_102_reg_i_1_O_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_two_dec_min_102_reg_i_2_O_UNCONNECTED;
  wire [3:2]NLW_temp_cmp_two_inc_max_102_reg_i_1_CO_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_two_inc_max_102_reg_i_1_O_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_two_inc_max_102_reg_i_2_O_UNCONNECTED;
  wire [3:2]NLW_temp_cmp_two_inc_min_102_reg_i_1_CO_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_two_inc_min_102_reg_i_1_O_UNCONNECTED;
  wire [3:0]NLW_temp_cmp_two_inc_min_102_reg_i_2_O_UNCONNECTED;
  wire [2:2]\NLW_three_dec_max_limit_reg[11]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_three_dec_max_limit_reg[11]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_three_dec_max_limit_reg[4]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_three_dec_min_limit_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_three_dec_min_limit_reg[11]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_three_inc_max_limit_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_three_inc_max_limit_reg[11]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_three_inc_max_limit_reg[1]_i_1_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_three_inc_max_limit_reg[1]_i_1_CARRY4_DI_UNCONNECTED ;
  wire [3:1]\NLW_three_inc_max_limit_reg[1]_i_1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_three_inc_max_limit_reg[1]_i_1_CARRY4_S_UNCONNECTED ;
  wire [3:1]\NLW_three_inc_min_limit_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_three_inc_min_limit_reg[11]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_two_dec_max_limit_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_two_dec_max_limit_reg[11]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_two_dec_max_limit_reg[4]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_two_dec_min_limit_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_two_dec_min_limit_reg[11]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_two_inc_max_limit_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_two_inc_max_limit_reg[11]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_two_inc_max_limit_reg[1]_i_1_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_two_inc_max_limit_reg[1]_i_1_CARRY4_DI_UNCONNECTED ;
  wire [3:1]\NLW_two_inc_max_limit_reg[1]_i_1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_two_inc_max_limit_reg[1]_i_1_CARRY4_S_UNCONNECTED ;
  wire [0:0]\NLW_two_inc_max_limit_reg[4]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_two_inc_min_limit_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_two_inc_min_limit_reg[11]_i_1_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT4 #(
    .INIT(16'hFF10)) 
    \calib_zero_ctrl[0]_i_2 
       (.I0(tempmon_pi_f_inc_r_reg),
        .I1(\calib_zero_inputs_reg[0] ),
        .I2(init_calib_complete_reg),
        .I3(rstdiv0_sync_r1_reg_rep__11),
        .O(calib_sel0));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \calib_zero_inputs[0]_i_1 
       (.I0(init_calib_complete_reg),
        .I1(\calib_zero_inputs_reg[0] ),
        .I2(tempmon_pi_f_inc_r_reg),
        .O(\calib_zero_inputs_reg[0]_0 ));
  FDRE \device_temp_101_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\device_temp_r_reg[11] [0]),
        .Q(device_temp_101[0]),
        .R(rstdiv0_sync_r1_reg_rep__8));
  FDRE \device_temp_101_reg[10] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\device_temp_r_reg[11] [10]),
        .Q(device_temp_101[10]),
        .R(rstdiv0_sync_r1_reg_rep__8));
  FDRE \device_temp_101_reg[11] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\device_temp_r_reg[11] [11]),
        .Q(device_temp_101[11]),
        .R(rstdiv0_sync_r1_reg_rep__8));
  FDRE \device_temp_101_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\device_temp_r_reg[11] [1]),
        .Q(device_temp_101[1]),
        .R(rstdiv0_sync_r1_reg_rep__8));
  FDRE \device_temp_101_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\device_temp_r_reg[11] [2]),
        .Q(device_temp_101[2]),
        .R(rstdiv0_sync_r1_reg_rep__8));
  FDRE \device_temp_101_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\device_temp_r_reg[11] [3]),
        .Q(device_temp_101[3]),
        .R(rstdiv0_sync_r1_reg_rep__8));
  FDRE \device_temp_101_reg[4] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\device_temp_r_reg[11] [4]),
        .Q(device_temp_101[4]),
        .R(rstdiv0_sync_r1_reg_rep__8));
  FDRE \device_temp_101_reg[5] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\device_temp_r_reg[11] [5]),
        .Q(device_temp_101[5]),
        .R(rstdiv0_sync_r1_reg_rep__8));
  FDRE \device_temp_101_reg[6] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\device_temp_r_reg[11] [6]),
        .Q(device_temp_101[6]),
        .R(rstdiv0_sync_r1_reg_rep__8));
  FDRE \device_temp_101_reg[7] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\device_temp_r_reg[11] [7]),
        .Q(device_temp_101[7]),
        .R(rstdiv0_sync_r1_reg_rep__8));
  FDRE \device_temp_101_reg[8] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\device_temp_r_reg[11] [8]),
        .Q(device_temp_101[8]),
        .R(rstdiv0_sync_r1_reg_rep__8));
  FDRE \device_temp_101_reg[9] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\device_temp_r_reg[11] [9]),
        .Q(device_temp_101[9]),
        .R(rstdiv0_sync_r1_reg_rep__8));
  LUT5 #(
    .INIT(32'h00000800)) 
    \device_temp_init[11]_i_1 
       (.I0(\device_temp_init[11]_i_2_n_0 ),
        .I1(\device_temp_init[11]_i_3_n_0 ),
        .I2(tempmon_state[0]),
        .I3(tempmon_state[1]),
        .I4(tempmon_state[2]),
        .O(tempmon_state_init));
  LUT4 #(
    .INIT(16'h0001)) 
    \device_temp_init[11]_i_2 
       (.I0(tempmon_state[6]),
        .I1(tempmon_state[5]),
        .I2(tempmon_state[4]),
        .I3(tempmon_state[3]),
        .O(\device_temp_init[11]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \device_temp_init[11]_i_3 
       (.I0(tempmon_state[10]),
        .I1(tempmon_state[9]),
        .I2(tempmon_state[8]),
        .I3(tempmon_state[7]),
        .O(\device_temp_init[11]_i_3_n_0 ));
  FDRE \device_temp_init_reg[0] 
       (.C(sys_rst),
        .CE(tempmon_state_init),
        .D(device_temp_101[0]),
        .Q(device_temp_init[0]),
        .R(rstdiv0_sync_r1_reg_rep__8));
  FDRE \device_temp_init_reg[10] 
       (.C(sys_rst),
        .CE(tempmon_state_init),
        .D(device_temp_101[10]),
        .Q(device_temp_init[10]),
        .R(rstdiv0_sync_r1_reg_rep__8));
  FDRE \device_temp_init_reg[11] 
       (.C(sys_rst),
        .CE(tempmon_state_init),
        .D(device_temp_101[11]),
        .Q(device_temp_init[11]),
        .R(rstdiv0_sync_r1_reg_rep__8));
  FDRE \device_temp_init_reg[1] 
       (.C(sys_rst),
        .CE(tempmon_state_init),
        .D(device_temp_101[1]),
        .Q(device_temp_init[1]),
        .R(rstdiv0_sync_r1_reg_rep__8));
  FDRE \device_temp_init_reg[2] 
       (.C(sys_rst),
        .CE(tempmon_state_init),
        .D(device_temp_101[2]),
        .Q(device_temp_init[2]),
        .R(rstdiv0_sync_r1_reg_rep__8));
  FDRE \device_temp_init_reg[3] 
       (.C(sys_rst),
        .CE(tempmon_state_init),
        .D(device_temp_101[3]),
        .Q(device_temp_init[3]),
        .R(rstdiv0_sync_r1_reg_rep__8));
  FDRE \device_temp_init_reg[4] 
       (.C(sys_rst),
        .CE(tempmon_state_init),
        .D(device_temp_101[4]),
        .Q(device_temp_init[4]),
        .R(rstdiv0_sync_r1_reg_rep__8));
  FDRE \device_temp_init_reg[5] 
       (.C(sys_rst),
        .CE(tempmon_state_init),
        .D(device_temp_101[5]),
        .Q(device_temp_init[5]),
        .R(rstdiv0_sync_r1_reg_rep__8));
  FDRE \device_temp_init_reg[6] 
       (.C(sys_rst),
        .CE(tempmon_state_init),
        .D(device_temp_101[6]),
        .Q(device_temp_init[6]),
        .R(rstdiv0_sync_r1_reg_rep__8));
  FDRE \device_temp_init_reg[7] 
       (.C(sys_rst),
        .CE(tempmon_state_init),
        .D(device_temp_101[7]),
        .Q(device_temp_init[7]),
        .R(rstdiv0_sync_r1_reg_rep__8));
  FDRE \device_temp_init_reg[8] 
       (.C(sys_rst),
        .CE(tempmon_state_init),
        .D(device_temp_101[8]),
        .Q(device_temp_init[8]),
        .R(rstdiv0_sync_r1_reg_rep__8));
  FDRE \device_temp_init_reg[9] 
       (.C(sys_rst),
        .CE(tempmon_state_init),
        .D(device_temp_101[9]),
        .Q(device_temp_init[9]),
        .R(rstdiv0_sync_r1_reg_rep__8));
  LUT1 #(
    .INIT(2'h1)) 
    \four_dec_min_limit[11]_i_2 
       (.I0(three_dec_max_limit[11]),
        .O(\four_dec_min_limit[11]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \four_dec_min_limit[11]_i_3 
       (.I0(three_dec_max_limit[10]),
        .O(\four_dec_min_limit[11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \four_dec_min_limit[5]_i_2 
       (.I0(three_dec_max_limit[5]),
        .O(\four_dec_min_limit[5]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \four_dec_min_limit[5]_i_3 
       (.I0(three_dec_max_limit[4]),
        .O(\four_dec_min_limit[5]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \four_dec_min_limit[5]_i_4 
       (.I0(three_dec_max_limit[3]),
        .O(\four_dec_min_limit[5]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \four_dec_min_limit[5]_i_5 
       (.I0(three_dec_max_limit[2]),
        .O(\four_dec_min_limit[5]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \four_dec_min_limit[9]_i_2 
       (.I0(three_dec_max_limit[9]),
        .O(\four_dec_min_limit[9]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \four_dec_min_limit[9]_i_3 
       (.I0(three_dec_max_limit[8]),
        .O(\four_dec_min_limit[9]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \four_dec_min_limit[9]_i_4 
       (.I0(three_dec_max_limit[7]),
        .O(\four_dec_min_limit[9]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \four_dec_min_limit[9]_i_5 
       (.I0(three_dec_max_limit[6]),
        .O(\four_dec_min_limit[9]_i_5_n_0 ));
  FDRE \four_dec_min_limit_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(three_dec_max_limit[0]),
        .Q(four_dec_min_limit[0]),
        .R(rstdiv0_sync_r1_reg_rep__5[1]));
  FDRE \four_dec_min_limit_reg[10] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(four_dec_min_limit_nxt[10]),
        .Q(four_dec_min_limit[10]),
        .R(rstdiv0_sync_r1_reg_rep__5[1]));
  FDRE \four_dec_min_limit_reg[11] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(four_dec_min_limit_nxt[11]),
        .Q(four_dec_min_limit[11]),
        .R(rstdiv0_sync_r1_reg_rep__5[1]));
  CARRY4 \four_dec_min_limit_reg[11]_i_1 
       (.CI(\four_dec_min_limit_reg[9]_i_1_n_0 ),
        .CO({\NLW_four_dec_min_limit_reg[11]_i_1_CO_UNCONNECTED [3:1],\four_dec_min_limit_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,three_dec_max_limit[10]}),
        .O({\NLW_four_dec_min_limit_reg[11]_i_1_O_UNCONNECTED [3:2],four_dec_min_limit_nxt[11:10]}),
        .S({1'b0,1'b0,\four_dec_min_limit[11]_i_2_n_0 ,\four_dec_min_limit[11]_i_3_n_0 }));
  FDRE \four_dec_min_limit_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(three_dec_max_limit[1]),
        .Q(four_dec_min_limit[1]),
        .R(rstdiv0_sync_r1_reg_rep__5[1]));
  FDRE \four_dec_min_limit_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(four_dec_min_limit_nxt[2]),
        .Q(four_dec_min_limit[2]),
        .R(rstdiv0_sync_r1_reg_rep__5[1]));
  FDRE \four_dec_min_limit_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(four_dec_min_limit_nxt[3]),
        .Q(four_dec_min_limit[3]),
        .R(rstdiv0_sync_r1_reg_rep__5[1]));
  FDRE \four_dec_min_limit_reg[4] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(four_dec_min_limit_nxt[4]),
        .Q(four_dec_min_limit[4]),
        .R(rstdiv0_sync_r1_reg_rep__5[1]));
  FDRE \four_dec_min_limit_reg[5] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(four_dec_min_limit_nxt[5]),
        .Q(four_dec_min_limit[5]),
        .R(rstdiv0_sync_r1_reg_rep__5[1]));
  CARRY4 \four_dec_min_limit_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\four_dec_min_limit_reg[5]_i_1_n_0 ,\four_dec_min_limit_reg[5]_i_1_n_1 ,\four_dec_min_limit_reg[5]_i_1_n_2 ,\four_dec_min_limit_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({three_dec_max_limit[5:3],1'b0}),
        .O(four_dec_min_limit_nxt[5:2]),
        .S({\four_dec_min_limit[5]_i_2_n_0 ,\four_dec_min_limit[5]_i_3_n_0 ,\four_dec_min_limit[5]_i_4_n_0 ,\four_dec_min_limit[5]_i_5_n_0 }));
  FDRE \four_dec_min_limit_reg[6] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(four_dec_min_limit_nxt[6]),
        .Q(four_dec_min_limit[6]),
        .R(rstdiv0_sync_r1_reg_rep__5[1]));
  FDRE \four_dec_min_limit_reg[7] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(four_dec_min_limit_nxt[7]),
        .Q(four_dec_min_limit[7]),
        .R(rstdiv0_sync_r1_reg_rep__5[1]));
  FDRE \four_dec_min_limit_reg[8] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(four_dec_min_limit_nxt[8]),
        .Q(four_dec_min_limit[8]),
        .R(rstdiv0_sync_r1_reg_rep__5[1]));
  FDRE \four_dec_min_limit_reg[9] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(four_dec_min_limit_nxt[9]),
        .Q(four_dec_min_limit[9]),
        .R(rstdiv0_sync_r1_reg_rep__5[1]));
  CARRY4 \four_dec_min_limit_reg[9]_i_1 
       (.CI(\four_dec_min_limit_reg[5]_i_1_n_0 ),
        .CO({\four_dec_min_limit_reg[9]_i_1_n_0 ,\four_dec_min_limit_reg[9]_i_1_n_1 ,\four_dec_min_limit_reg[9]_i_1_n_2 ,\four_dec_min_limit_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(three_dec_max_limit[9:6]),
        .O(four_dec_min_limit_nxt[9:6]),
        .S({\four_dec_min_limit[9]_i_2_n_0 ,\four_dec_min_limit[9]_i_3_n_0 ,\four_dec_min_limit[9]_i_4_n_0 ,\four_dec_min_limit[9]_i_5_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \four_inc_max_limit[11]_i_2 
       (.I0(device_temp_init[11]),
        .O(\four_inc_max_limit[11]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \four_inc_max_limit[11]_i_3 
       (.I0(device_temp_init[10]),
        .O(\four_inc_max_limit[11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \four_inc_max_limit[11]_i_4 
       (.I0(device_temp_init[9]),
        .O(\four_inc_max_limit[11]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \four_inc_max_limit[1]_i_2 
       (.I0(device_temp_init[1]),
        .O(\four_inc_max_limit[1]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \four_inc_max_limit[4]_i_2 
       (.I0(device_temp_init[4]),
        .O(\four_inc_max_limit[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \four_inc_max_limit[4]_i_3 
       (.I0(device_temp_init[3]),
        .O(\four_inc_max_limit[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \four_inc_max_limit[4]_i_4 
       (.I0(device_temp_init[2]),
        .O(\four_inc_max_limit[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \four_inc_max_limit[4]_i_5 
       (.I0(device_temp_init[1]),
        .O(\four_inc_max_limit[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \four_inc_max_limit[8]_i_2 
       (.I0(device_temp_init[8]),
        .O(\four_inc_max_limit[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \four_inc_max_limit[8]_i_3 
       (.I0(device_temp_init[7]),
        .O(\four_inc_max_limit[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \four_inc_max_limit[8]_i_4 
       (.I0(device_temp_init[6]),
        .O(\four_inc_max_limit[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \four_inc_max_limit[8]_i_5 
       (.I0(device_temp_init[5]),
        .O(\four_inc_max_limit[8]_i_5_n_0 ));
  FDRE \four_inc_max_limit_reg[10] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(four_inc_max_limit_nxt[10]),
        .Q(four_inc_max_limit[10]),
        .R(SS));
  FDRE \four_inc_max_limit_reg[11] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(four_inc_max_limit_nxt[11]),
        .Q(four_inc_max_limit[11]),
        .R(SS));
  CARRY4 \four_inc_max_limit_reg[11]_i_1 
       (.CI(\four_inc_max_limit_reg[8]_i_1_n_0 ),
        .CO({\NLW_four_inc_max_limit_reg[11]_i_1_CO_UNCONNECTED [3:2],\four_inc_max_limit_reg[11]_i_1_n_2 ,\four_inc_max_limit_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,device_temp_init[10],1'b0}),
        .O({\NLW_four_inc_max_limit_reg[11]_i_1_O_UNCONNECTED [3],four_inc_max_limit_nxt[11:9]}),
        .S({1'b0,\four_inc_max_limit[11]_i_2_n_0 ,\four_inc_max_limit[11]_i_3_n_0 ,\four_inc_max_limit[11]_i_4_n_0 }));
  FDRE \four_inc_max_limit_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(four_inc_max_limit_nxt[1]),
        .Q(four_inc_max_limit[1]),
        .R(SS));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  CARRY4 \four_inc_max_limit_reg[1]_i_1_CARRY4 
       (.CI(1'b0),
        .CO(\NLW_four_inc_max_limit_reg[1]_i_1_CARRY4_CO_UNCONNECTED [3:0]),
        .CYINIT(device_temp_init[0]),
        .DI(\NLW_four_inc_max_limit_reg[1]_i_1_CARRY4_DI_UNCONNECTED [3:0]),
        .O({\NLW_four_inc_max_limit_reg[1]_i_1_CARRY4_O_UNCONNECTED [3:1],four_inc_max_limit_nxt[1]}),
        .S({\NLW_four_inc_max_limit_reg[1]_i_1_CARRY4_S_UNCONNECTED [3:1],\four_inc_max_limit[1]_i_2_n_0 }));
  FDRE \four_inc_max_limit_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(four_inc_max_limit_nxt[2]),
        .Q(four_inc_max_limit[2]),
        .R(SS));
  FDRE \four_inc_max_limit_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(four_inc_max_limit_nxt[3]),
        .Q(four_inc_max_limit[3]),
        .R(SS));
  FDRE \four_inc_max_limit_reg[4] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(four_inc_max_limit_nxt[4]),
        .Q(four_inc_max_limit[4]),
        .R(SS));
  CARRY4 \four_inc_max_limit_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\four_inc_max_limit_reg[4]_i_1_n_0 ,\four_inc_max_limit_reg[4]_i_1_n_1 ,\four_inc_max_limit_reg[4]_i_1_n_2 ,\four_inc_max_limit_reg[4]_i_1_n_3 }),
        .CYINIT(device_temp_init[0]),
        .DI(device_temp_init[4:1]),
        .O({four_inc_max_limit_nxt[4:2],two_dec_max_limit_nxt[1]}),
        .S({\four_inc_max_limit[4]_i_2_n_0 ,\four_inc_max_limit[4]_i_3_n_0 ,\four_inc_max_limit[4]_i_4_n_0 ,\four_inc_max_limit[4]_i_5_n_0 }));
  FDRE \four_inc_max_limit_reg[5] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(four_inc_max_limit_nxt[5]),
        .Q(four_inc_max_limit[5]),
        .R(SS));
  FDRE \four_inc_max_limit_reg[6] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(four_inc_max_limit_nxt[6]),
        .Q(four_inc_max_limit[6]),
        .R(SS));
  FDRE \four_inc_max_limit_reg[7] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(four_inc_max_limit_nxt[7]),
        .Q(four_inc_max_limit[7]),
        .R(SS));
  FDRE \four_inc_max_limit_reg[8] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(four_inc_max_limit_nxt[8]),
        .Q(four_inc_max_limit[8]),
        .R(SS));
  CARRY4 \four_inc_max_limit_reg[8]_i_1 
       (.CI(\four_inc_max_limit_reg[4]_i_1_n_0 ),
        .CO({\four_inc_max_limit_reg[8]_i_1_n_0 ,\four_inc_max_limit_reg[8]_i_1_n_1 ,\four_inc_max_limit_reg[8]_i_1_n_2 ,\four_inc_max_limit_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,device_temp_init[7],1'b0,device_temp_init[5]}),
        .O(four_inc_max_limit_nxt[8:5]),
        .S({\four_inc_max_limit[8]_i_2_n_0 ,\four_inc_max_limit[8]_i_3_n_0 ,\four_inc_max_limit[8]_i_4_n_0 ,\four_inc_max_limit[8]_i_5_n_0 }));
  FDRE \four_inc_max_limit_reg[9] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(four_inc_max_limit_nxt[9]),
        .Q(four_inc_max_limit[9]),
        .R(SS));
  LUT5 #(
    .INIT(32'hEF000000)) 
    \gen_byte_sel_div2.byte_sel_cnt[1]_i_2 
       (.I0(\calib_zero_inputs_reg[0] ),
        .I1(tempmon_pi_f_inc_r_reg),
        .I2(D),
        .I3(pi_fine_dly_dec_done_reg),
        .I4(delay_done_r4_reg),
        .O(\gen_byte_sel_div2.byte_sel_cnt_reg[1] ));
  LUT1 #(
    .INIT(2'h2)) 
    \neutral_max_limit[11]_i_2 
       (.I0(device_temp_init[11]),
        .O(\neutral_max_limit[11]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \neutral_max_limit[11]_i_3 
       (.I0(device_temp_init[10]),
        .O(\neutral_max_limit[11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \neutral_max_limit[11]_i_4 
       (.I0(device_temp_init[9]),
        .O(\neutral_max_limit[11]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neutral_max_limit[4]_i_2 
       (.I0(device_temp_init[4]),
        .O(\neutral_max_limit[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \neutral_max_limit[4]_i_3 
       (.I0(device_temp_init[3]),
        .O(\neutral_max_limit[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neutral_max_limit[4]_i_4 
       (.I0(device_temp_init[2]),
        .O(\neutral_max_limit[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neutral_max_limit[4]_i_5 
       (.I0(device_temp_init[1]),
        .O(\neutral_max_limit[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \neutral_max_limit[8]_i_2 
       (.I0(device_temp_init[8]),
        .O(\neutral_max_limit[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \neutral_max_limit[8]_i_3 
       (.I0(device_temp_init[7]),
        .O(\neutral_max_limit[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neutral_max_limit[8]_i_4 
       (.I0(device_temp_init[6]),
        .O(\neutral_max_limit[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neutral_max_limit[8]_i_5 
       (.I0(device_temp_init[5]),
        .O(\neutral_max_limit[8]_i_5_n_0 ));
  FDRE \neutral_max_limit_reg[10] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(neutral_max_limit_nxt[10]),
        .Q(neutral_max_limit[10]),
        .R(rstdiv0_sync_r1_reg_rep__6));
  FDRE \neutral_max_limit_reg[11] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(neutral_max_limit_nxt[11]),
        .Q(neutral_max_limit[11]),
        .R(rstdiv0_sync_r1_reg_rep__6));
  CARRY4 \neutral_max_limit_reg[11]_i_1 
       (.CI(\neutral_max_limit_reg[8]_i_1_n_0 ),
        .CO({\NLW_neutral_max_limit_reg[11]_i_1_CO_UNCONNECTED [3:2],\neutral_max_limit_reg[11]_i_1_n_2 ,\neutral_max_limit_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_neutral_max_limit_reg[11]_i_1_O_UNCONNECTED [3],neutral_max_limit_nxt[11:9]}),
        .S({1'b0,\neutral_max_limit[11]_i_2_n_0 ,\neutral_max_limit[11]_i_3_n_0 ,\neutral_max_limit[11]_i_4_n_0 }));
  FDRE \neutral_max_limit_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(neutral_max_limit_nxt[1]),
        .Q(neutral_max_limit[1]),
        .R(rstdiv0_sync_r1_reg_rep__6));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  CARRY4 \neutral_max_limit_reg[1]_i_1_CARRY4 
       (.CI(1'b0),
        .CO(\NLW_neutral_max_limit_reg[1]_i_1_CARRY4_CO_UNCONNECTED [3:0]),
        .CYINIT(device_temp_init[0]),
        .DI(\NLW_neutral_max_limit_reg[1]_i_1_CARRY4_DI_UNCONNECTED [3:0]),
        .O({\NLW_neutral_max_limit_reg[1]_i_1_CARRY4_O_UNCONNECTED [3:1],neutral_max_limit_nxt[1]}),
        .S({\NLW_neutral_max_limit_reg[1]_i_1_CARRY4_S_UNCONNECTED [3:1],\four_inc_max_limit[1]_i_2_n_0 }));
  FDRE \neutral_max_limit_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(neutral_max_limit_nxt[2]),
        .Q(neutral_max_limit[2]),
        .R(rstdiv0_sync_r1_reg_rep__6));
  FDRE \neutral_max_limit_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(neutral_max_limit_nxt[3]),
        .Q(neutral_max_limit[3]),
        .R(rstdiv0_sync_r1_reg_rep__6));
  FDRE \neutral_max_limit_reg[4] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(neutral_max_limit_nxt[4]),
        .Q(neutral_max_limit[4]),
        .R(rstdiv0_sync_r1_reg_rep__6));
  CARRY4 \neutral_max_limit_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\neutral_max_limit_reg[4]_i_1_n_0 ,\neutral_max_limit_reg[4]_i_1_n_1 ,\neutral_max_limit_reg[4]_i_1_n_2 ,\neutral_max_limit_reg[4]_i_1_n_3 }),
        .CYINIT(device_temp_init[0]),
        .DI({device_temp_init[4],1'b0,device_temp_init[2:1]}),
        .O({neutral_max_limit_nxt[4:2],\NLW_neutral_max_limit_reg[4]_i_1_O_UNCONNECTED [0]}),
        .S({\neutral_max_limit[4]_i_2_n_0 ,\neutral_max_limit[4]_i_3_n_0 ,\neutral_max_limit[4]_i_4_n_0 ,\neutral_max_limit[4]_i_5_n_0 }));
  FDRE \neutral_max_limit_reg[5] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(neutral_max_limit_nxt[5]),
        .Q(neutral_max_limit[5]),
        .R(rstdiv0_sync_r1_reg_rep__6));
  FDRE \neutral_max_limit_reg[6] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(neutral_max_limit_nxt[6]),
        .Q(neutral_max_limit[6]),
        .R(rstdiv0_sync_r1_reg_rep__6));
  FDRE \neutral_max_limit_reg[7] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(neutral_max_limit_nxt[7]),
        .Q(neutral_max_limit[7]),
        .R(rstdiv0_sync_r1_reg_rep__6));
  FDRE \neutral_max_limit_reg[8] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(neutral_max_limit_nxt[8]),
        .Q(neutral_max_limit[8]),
        .R(rstdiv0_sync_r1_reg_rep__6));
  CARRY4 \neutral_max_limit_reg[8]_i_1 
       (.CI(\neutral_max_limit_reg[4]_i_1_n_0 ),
        .CO({\neutral_max_limit_reg[8]_i_1_n_0 ,\neutral_max_limit_reg[8]_i_1_n_1 ,\neutral_max_limit_reg[8]_i_1_n_2 ,\neutral_max_limit_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,device_temp_init[6:5]}),
        .O(neutral_max_limit_nxt[8:5]),
        .S({\neutral_max_limit[8]_i_2_n_0 ,\neutral_max_limit[8]_i_3_n_0 ,\neutral_max_limit[8]_i_4_n_0 ,\neutral_max_limit[8]_i_5_n_0 }));
  FDRE \neutral_max_limit_reg[9] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(neutral_max_limit_nxt[9]),
        .Q(neutral_max_limit[9]),
        .R(rstdiv0_sync_r1_reg_rep__6));
  LUT1 #(
    .INIT(2'h1)) 
    \neutral_min_limit[11]_i_2 
       (.I0(one_inc_max_limit[11]),
        .O(\neutral_min_limit[11]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neutral_min_limit[11]_i_3 
       (.I0(one_inc_max_limit[10]),
        .O(\neutral_min_limit[11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neutral_min_limit[5]_i_2 
       (.I0(one_inc_max_limit[5]),
        .O(\neutral_min_limit[5]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neutral_min_limit[5]_i_3 
       (.I0(one_inc_max_limit[4]),
        .O(\neutral_min_limit[5]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neutral_min_limit[5]_i_4 
       (.I0(one_inc_max_limit[3]),
        .O(\neutral_min_limit[5]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \neutral_min_limit[5]_i_5 
       (.I0(one_inc_max_limit[2]),
        .O(\neutral_min_limit[5]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neutral_min_limit[9]_i_2 
       (.I0(one_inc_max_limit[9]),
        .O(\neutral_min_limit[9]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neutral_min_limit[9]_i_3 
       (.I0(one_inc_max_limit[8]),
        .O(\neutral_min_limit[9]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neutral_min_limit[9]_i_4 
       (.I0(one_inc_max_limit[7]),
        .O(\neutral_min_limit[9]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \neutral_min_limit[9]_i_5 
       (.I0(one_inc_max_limit[6]),
        .O(\neutral_min_limit[9]_i_5_n_0 ));
  FDRE \neutral_min_limit_reg[10] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(neutral_min_limit_nxt[10]),
        .Q(neutral_min_limit[10]),
        .R(rstdiv0_sync_r1_reg_rep__9));
  FDRE \neutral_min_limit_reg[11] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(neutral_min_limit_nxt[11]),
        .Q(neutral_min_limit[11]),
        .R(rstdiv0_sync_r1_reg_rep__9));
  CARRY4 \neutral_min_limit_reg[11]_i_1 
       (.CI(\neutral_min_limit_reg[9]_i_1_n_0 ),
        .CO({\NLW_neutral_min_limit_reg[11]_i_1_CO_UNCONNECTED [3:1],\neutral_min_limit_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,one_inc_max_limit[10]}),
        .O({\NLW_neutral_min_limit_reg[11]_i_1_O_UNCONNECTED [3:2],neutral_min_limit_nxt[11:10]}),
        .S({1'b0,1'b0,\neutral_min_limit[11]_i_2_n_0 ,\neutral_min_limit[11]_i_3_n_0 }));
  FDRE \neutral_min_limit_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(one_inc_max_limit[1]),
        .Q(neutral_min_limit[1]),
        .R(rstdiv0_sync_r1_reg_rep__9));
  FDRE \neutral_min_limit_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(neutral_min_limit_nxt[2]),
        .Q(neutral_min_limit[2]),
        .R(rstdiv0_sync_r1_reg_rep__9));
  FDRE \neutral_min_limit_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(neutral_min_limit_nxt[3]),
        .Q(neutral_min_limit[3]),
        .R(rstdiv0_sync_r1_reg_rep__9));
  FDRE \neutral_min_limit_reg[4] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(neutral_min_limit_nxt[4]),
        .Q(neutral_min_limit[4]),
        .R(rstdiv0_sync_r1_reg_rep__9));
  FDRE \neutral_min_limit_reg[5] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(neutral_min_limit_nxt[5]),
        .Q(neutral_min_limit[5]),
        .R(rstdiv0_sync_r1_reg_rep__9));
  CARRY4 \neutral_min_limit_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\neutral_min_limit_reg[5]_i_1_n_0 ,\neutral_min_limit_reg[5]_i_1_n_1 ,\neutral_min_limit_reg[5]_i_1_n_2 ,\neutral_min_limit_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({one_inc_max_limit[5:3],1'b0}),
        .O(neutral_min_limit_nxt[5:2]),
        .S({\neutral_min_limit[5]_i_2_n_0 ,\neutral_min_limit[5]_i_3_n_0 ,\neutral_min_limit[5]_i_4_n_0 ,\neutral_min_limit[5]_i_5_n_0 }));
  FDRE \neutral_min_limit_reg[6] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(neutral_min_limit_nxt[6]),
        .Q(neutral_min_limit[6]),
        .R(rstdiv0_sync_r1_reg_rep__9));
  FDRE \neutral_min_limit_reg[7] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(neutral_min_limit_nxt[7]),
        .Q(neutral_min_limit[7]),
        .R(rstdiv0_sync_r1_reg_rep__9));
  FDRE \neutral_min_limit_reg[8] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(neutral_min_limit_nxt[8]),
        .Q(neutral_min_limit[8]),
        .R(rstdiv0_sync_r1_reg_rep__9));
  FDRE \neutral_min_limit_reg[9] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(neutral_min_limit_nxt[9]),
        .Q(neutral_min_limit[9]),
        .R(rstdiv0_sync_r1_reg_rep__9));
  CARRY4 \neutral_min_limit_reg[9]_i_1 
       (.CI(\neutral_min_limit_reg[5]_i_1_n_0 ),
        .CO({\neutral_min_limit_reg[9]_i_1_n_0 ,\neutral_min_limit_reg[9]_i_1_n_1 ,\neutral_min_limit_reg[9]_i_1_n_2 ,\neutral_min_limit_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(one_inc_max_limit[9:6]),
        .O(neutral_min_limit_nxt[9:6]),
        .S({\neutral_min_limit[9]_i_2_n_0 ,\neutral_min_limit[9]_i_3_n_0 ,\neutral_min_limit[9]_i_4_n_0 ,\neutral_min_limit[9]_i_5_n_0 }));
  LUT1 #(
    .INIT(2'h2)) 
    \one_dec_max_limit[11]_i_2 
       (.I0(device_temp_init[11]),
        .O(\one_dec_max_limit[11]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \one_dec_max_limit[11]_i_3 
       (.I0(device_temp_init[10]),
        .O(\one_dec_max_limit[11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \one_dec_max_limit[11]_i_4 
       (.I0(device_temp_init[9]),
        .O(\one_dec_max_limit[11]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \one_dec_max_limit[4]_i_2 
       (.I0(device_temp_init[4]),
        .O(\one_dec_max_limit[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \one_dec_max_limit[4]_i_3 
       (.I0(device_temp_init[3]),
        .O(\one_dec_max_limit[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \one_dec_max_limit[4]_i_4 
       (.I0(device_temp_init[2]),
        .O(\one_dec_max_limit[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \one_dec_max_limit[4]_i_5 
       (.I0(device_temp_init[1]),
        .O(\one_dec_max_limit[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \one_dec_max_limit[8]_i_2 
       (.I0(device_temp_init[8]),
        .O(\one_dec_max_limit[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \one_dec_max_limit[8]_i_3 
       (.I0(device_temp_init[7]),
        .O(\one_dec_max_limit[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \one_dec_max_limit[8]_i_4 
       (.I0(device_temp_init[6]),
        .O(\one_dec_max_limit[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \one_dec_max_limit[8]_i_5 
       (.I0(device_temp_init[5]),
        .O(\one_dec_max_limit[8]_i_5_n_0 ));
  FDRE \one_dec_max_limit_reg[10] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(one_dec_max_limit_nxt[10]),
        .Q(one_dec_max_limit[10]),
        .R(rstdiv0_sync_r1_reg_rep__6));
  FDRE \one_dec_max_limit_reg[11] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(one_dec_max_limit_nxt[11]),
        .Q(one_dec_max_limit[11]),
        .R(rstdiv0_sync_r1_reg_rep__6));
  CARRY4 \one_dec_max_limit_reg[11]_i_1 
       (.CI(\one_dec_max_limit_reg[8]_i_1_n_0 ),
        .CO({\NLW_one_dec_max_limit_reg[11]_i_1_CO_UNCONNECTED [3:2],\one_dec_max_limit_reg[11]_i_1_n_2 ,\one_dec_max_limit_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_one_dec_max_limit_reg[11]_i_1_O_UNCONNECTED [3],one_dec_max_limit_nxt[11:9]}),
        .S({1'b0,\one_dec_max_limit[11]_i_2_n_0 ,\one_dec_max_limit[11]_i_3_n_0 ,\one_dec_max_limit[11]_i_4_n_0 }));
  FDRE \one_dec_max_limit_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(one_dec_max_limit_nxt[1]),
        .Q(one_dec_max_limit[1]),
        .R(rstdiv0_sync_r1_reg_rep__6));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  CARRY4 \one_dec_max_limit_reg[1]_i_1_CARRY4 
       (.CI(1'b0),
        .CO(\NLW_one_dec_max_limit_reg[1]_i_1_CARRY4_CO_UNCONNECTED [3:0]),
        .CYINIT(device_temp_init[0]),
        .DI(\NLW_one_dec_max_limit_reg[1]_i_1_CARRY4_DI_UNCONNECTED [3:0]),
        .O({\NLW_one_dec_max_limit_reg[1]_i_1_CARRY4_O_UNCONNECTED [3:1],one_dec_max_limit_nxt[1]}),
        .S({\NLW_one_dec_max_limit_reg[1]_i_1_CARRY4_S_UNCONNECTED [3:1],device_temp_init[1]}));
  FDRE \one_dec_max_limit_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(one_dec_max_limit_nxt[2]),
        .Q(one_dec_max_limit[2]),
        .R(rstdiv0_sync_r1_reg_rep__6));
  FDRE \one_dec_max_limit_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(one_dec_max_limit_nxt[3]),
        .Q(one_dec_max_limit[3]),
        .R(rstdiv0_sync_r1_reg_rep__6));
  FDRE \one_dec_max_limit_reg[4] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(one_dec_max_limit_nxt[4]),
        .Q(one_dec_max_limit[4]),
        .R(rstdiv0_sync_r1_reg_rep__6));
  CARRY4 \one_dec_max_limit_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\one_dec_max_limit_reg[4]_i_1_n_0 ,\one_dec_max_limit_reg[4]_i_1_n_1 ,\one_dec_max_limit_reg[4]_i_1_n_2 ,\one_dec_max_limit_reg[4]_i_1_n_3 }),
        .CYINIT(device_temp_init[0]),
        .DI({1'b0,1'b0,device_temp_init[2],1'b0}),
        .O({one_dec_max_limit_nxt[4:2],\NLW_one_dec_max_limit_reg[4]_i_1_O_UNCONNECTED [0]}),
        .S({\one_dec_max_limit[4]_i_2_n_0 ,\one_dec_max_limit[4]_i_3_n_0 ,\one_dec_max_limit[4]_i_4_n_0 ,\one_dec_max_limit[4]_i_5_n_0 }));
  FDRE \one_dec_max_limit_reg[5] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(one_dec_max_limit_nxt[5]),
        .Q(one_dec_max_limit[5]),
        .R(rstdiv0_sync_r1_reg_rep__6));
  FDRE \one_dec_max_limit_reg[6] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(one_dec_max_limit_nxt[6]),
        .Q(one_dec_max_limit[6]),
        .R(rstdiv0_sync_r1_reg_rep__6));
  FDRE \one_dec_max_limit_reg[7] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(one_dec_max_limit_nxt[7]),
        .Q(one_dec_max_limit[7]),
        .R(rstdiv0_sync_r1_reg_rep__6));
  FDRE \one_dec_max_limit_reg[8] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(one_dec_max_limit_nxt[8]),
        .Q(one_dec_max_limit[8]),
        .R(rstdiv0_sync_r1_reg_rep__6));
  CARRY4 \one_dec_max_limit_reg[8]_i_1 
       (.CI(\one_dec_max_limit_reg[4]_i_1_n_0 ),
        .CO({\one_dec_max_limit_reg[8]_i_1_n_0 ,\one_dec_max_limit_reg[8]_i_1_n_1 ,\one_dec_max_limit_reg[8]_i_1_n_2 ,\one_dec_max_limit_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({device_temp_init[8],1'b0,device_temp_init[6:5]}),
        .O(one_dec_max_limit_nxt[8:5]),
        .S({\one_dec_max_limit[8]_i_2_n_0 ,\one_dec_max_limit[8]_i_3_n_0 ,\one_dec_max_limit[8]_i_4_n_0 ,\one_dec_max_limit[8]_i_5_n_0 }));
  FDRE \one_dec_max_limit_reg[9] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(one_dec_max_limit_nxt[9]),
        .Q(one_dec_max_limit[9]),
        .R(rstdiv0_sync_r1_reg_rep__6));
  LUT1 #(
    .INIT(2'h1)) 
    \one_dec_min_limit[11]_i_2 
       (.I0(neutral_max_limit[11]),
        .O(\one_dec_min_limit[11]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \one_dec_min_limit[11]_i_3 
       (.I0(neutral_max_limit[10]),
        .O(\one_dec_min_limit[11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \one_dec_min_limit[5]_i_2 
       (.I0(neutral_max_limit[5]),
        .O(\one_dec_min_limit[5]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \one_dec_min_limit[5]_i_3 
       (.I0(neutral_max_limit[4]),
        .O(\one_dec_min_limit[5]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \one_dec_min_limit[5]_i_4 
       (.I0(neutral_max_limit[3]),
        .O(\one_dec_min_limit[5]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \one_dec_min_limit[5]_i_5 
       (.I0(neutral_max_limit[2]),
        .O(\one_dec_min_limit[5]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \one_dec_min_limit[9]_i_2 
       (.I0(neutral_max_limit[9]),
        .O(\one_dec_min_limit[9]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \one_dec_min_limit[9]_i_3 
       (.I0(neutral_max_limit[8]),
        .O(\one_dec_min_limit[9]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \one_dec_min_limit[9]_i_4 
       (.I0(neutral_max_limit[7]),
        .O(\one_dec_min_limit[9]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \one_dec_min_limit[9]_i_5 
       (.I0(neutral_max_limit[6]),
        .O(\one_dec_min_limit[9]_i_5_n_0 ));
  FDRE \one_dec_min_limit_reg[10] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(one_dec_min_limit_nxt[10]),
        .Q(one_dec_min_limit[10]),
        .R(rstdiv0_sync_r1_reg_rep__9));
  FDRE \one_dec_min_limit_reg[11] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(one_dec_min_limit_nxt[11]),
        .Q(one_dec_min_limit[11]),
        .R(rstdiv0_sync_r1_reg_rep__9));
  CARRY4 \one_dec_min_limit_reg[11]_i_1 
       (.CI(\one_dec_min_limit_reg[9]_i_1_n_0 ),
        .CO({\NLW_one_dec_min_limit_reg[11]_i_1_CO_UNCONNECTED [3:1],\one_dec_min_limit_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,neutral_max_limit[10]}),
        .O({\NLW_one_dec_min_limit_reg[11]_i_1_O_UNCONNECTED [3:2],one_dec_min_limit_nxt[11:10]}),
        .S({1'b0,1'b0,\one_dec_min_limit[11]_i_2_n_0 ,\one_dec_min_limit[11]_i_3_n_0 }));
  FDRE \one_dec_min_limit_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(neutral_max_limit[1]),
        .Q(one_dec_min_limit[1]),
        .R(rstdiv0_sync_r1_reg_rep__9));
  FDRE \one_dec_min_limit_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(one_dec_min_limit_nxt[2]),
        .Q(one_dec_min_limit[2]),
        .R(rstdiv0_sync_r1_reg_rep__9));
  FDRE \one_dec_min_limit_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(one_dec_min_limit_nxt[3]),
        .Q(one_dec_min_limit[3]),
        .R(rstdiv0_sync_r1_reg_rep__9));
  FDRE \one_dec_min_limit_reg[4] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(one_dec_min_limit_nxt[4]),
        .Q(one_dec_min_limit[4]),
        .R(rstdiv0_sync_r1_reg_rep__9));
  FDRE \one_dec_min_limit_reg[5] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(one_dec_min_limit_nxt[5]),
        .Q(one_dec_min_limit[5]),
        .R(rstdiv0_sync_r1_reg_rep__9));
  CARRY4 \one_dec_min_limit_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\one_dec_min_limit_reg[5]_i_1_n_0 ,\one_dec_min_limit_reg[5]_i_1_n_1 ,\one_dec_min_limit_reg[5]_i_1_n_2 ,\one_dec_min_limit_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({neutral_max_limit[5:3],1'b0}),
        .O(one_dec_min_limit_nxt[5:2]),
        .S({\one_dec_min_limit[5]_i_2_n_0 ,\one_dec_min_limit[5]_i_3_n_0 ,\one_dec_min_limit[5]_i_4_n_0 ,\one_dec_min_limit[5]_i_5_n_0 }));
  FDRE \one_dec_min_limit_reg[6] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(one_dec_min_limit_nxt[6]),
        .Q(one_dec_min_limit[6]),
        .R(rstdiv0_sync_r1_reg_rep__9));
  FDRE \one_dec_min_limit_reg[7] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(one_dec_min_limit_nxt[7]),
        .Q(one_dec_min_limit[7]),
        .R(rstdiv0_sync_r1_reg_rep__9));
  FDRE \one_dec_min_limit_reg[8] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(one_dec_min_limit_nxt[8]),
        .Q(one_dec_min_limit[8]),
        .R(rstdiv0_sync_r1_reg_rep__9));
  FDRE \one_dec_min_limit_reg[9] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(one_dec_min_limit_nxt[9]),
        .Q(one_dec_min_limit[9]),
        .R(rstdiv0_sync_r1_reg_rep__9));
  CARRY4 \one_dec_min_limit_reg[9]_i_1 
       (.CI(\one_dec_min_limit_reg[5]_i_1_n_0 ),
        .CO({\one_dec_min_limit_reg[9]_i_1_n_0 ,\one_dec_min_limit_reg[9]_i_1_n_1 ,\one_dec_min_limit_reg[9]_i_1_n_2 ,\one_dec_min_limit_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(neutral_max_limit[9:6]),
        .O(one_dec_min_limit_nxt[9:6]),
        .S({\one_dec_min_limit[9]_i_2_n_0 ,\one_dec_min_limit[9]_i_3_n_0 ,\one_dec_min_limit[9]_i_4_n_0 ,\one_dec_min_limit[9]_i_5_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \one_inc_max_limit[11]_i_2 
       (.I0(device_temp_init[11]),
        .O(\one_inc_max_limit[11]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \one_inc_max_limit[11]_i_3 
       (.I0(device_temp_init[10]),
        .O(\one_inc_max_limit[11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \one_inc_max_limit[11]_i_4 
       (.I0(device_temp_init[9]),
        .O(\one_inc_max_limit[11]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \one_inc_max_limit[4]_i_2 
       (.I0(device_temp_init[4]),
        .O(\one_inc_max_limit[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \one_inc_max_limit[4]_i_3 
       (.I0(device_temp_init[3]),
        .O(\one_inc_max_limit[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \one_inc_max_limit[4]_i_4 
       (.I0(device_temp_init[2]),
        .O(\one_inc_max_limit[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \one_inc_max_limit[4]_i_5 
       (.I0(device_temp_init[1]),
        .O(\one_inc_max_limit[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \one_inc_max_limit[8]_i_2 
       (.I0(device_temp_init[8]),
        .O(\one_inc_max_limit[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \one_inc_max_limit[8]_i_3 
       (.I0(device_temp_init[7]),
        .O(\one_inc_max_limit[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \one_inc_max_limit[8]_i_4 
       (.I0(device_temp_init[6]),
        .O(\one_inc_max_limit[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \one_inc_max_limit[8]_i_5 
       (.I0(device_temp_init[5]),
        .O(\one_inc_max_limit[8]_i_5_n_0 ));
  FDRE \one_inc_max_limit_reg[10] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(one_inc_max_limit_nxt[10]),
        .Q(one_inc_max_limit[10]),
        .R(SS));
  FDRE \one_inc_max_limit_reg[11] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(one_inc_max_limit_nxt[11]),
        .Q(one_inc_max_limit[11]),
        .R(SS));
  CARRY4 \one_inc_max_limit_reg[11]_i_1 
       (.CI(\one_inc_max_limit_reg[8]_i_1_n_0 ),
        .CO({\NLW_one_inc_max_limit_reg[11]_i_1_CO_UNCONNECTED [3:2],\one_inc_max_limit_reg[11]_i_1_n_2 ,\one_inc_max_limit_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,device_temp_init[10:9]}),
        .O({\NLW_one_inc_max_limit_reg[11]_i_1_O_UNCONNECTED [3],one_inc_max_limit_nxt[11:9]}),
        .S({1'b0,\one_inc_max_limit[11]_i_2_n_0 ,\one_inc_max_limit[11]_i_3_n_0 ,\one_inc_max_limit[11]_i_4_n_0 }));
  FDRE \one_inc_max_limit_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(one_inc_max_limit_nxt[1]),
        .Q(one_inc_max_limit[1]),
        .R(SS));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  CARRY4 \one_inc_max_limit_reg[1]_i_1_CARRY4 
       (.CI(1'b0),
        .CO(\NLW_one_inc_max_limit_reg[1]_i_1_CARRY4_CO_UNCONNECTED [3:0]),
        .CYINIT(device_temp_init[0]),
        .DI(\NLW_one_inc_max_limit_reg[1]_i_1_CARRY4_DI_UNCONNECTED [3:0]),
        .O({\NLW_one_inc_max_limit_reg[1]_i_1_CARRY4_O_UNCONNECTED [3:1],one_inc_max_limit_nxt[1]}),
        .S({\NLW_one_inc_max_limit_reg[1]_i_1_CARRY4_S_UNCONNECTED [3:1],device_temp_init[1]}));
  FDRE \one_inc_max_limit_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(one_inc_max_limit_nxt[2]),
        .Q(one_inc_max_limit[2]),
        .R(SS));
  FDRE \one_inc_max_limit_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(one_inc_max_limit_nxt[3]),
        .Q(one_inc_max_limit[3]),
        .R(SS));
  FDRE \one_inc_max_limit_reg[4] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(one_inc_max_limit_nxt[4]),
        .Q(one_inc_max_limit[4]),
        .R(SS));
  CARRY4 \one_inc_max_limit_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\one_inc_max_limit_reg[4]_i_1_n_0 ,\one_inc_max_limit_reg[4]_i_1_n_1 ,\one_inc_max_limit_reg[4]_i_1_n_2 ,\one_inc_max_limit_reg[4]_i_1_n_3 }),
        .CYINIT(device_temp_init[0]),
        .DI({1'b0,device_temp_init[3],1'b0,1'b0}),
        .O({one_inc_max_limit_nxt[4:2],\NLW_one_inc_max_limit_reg[4]_i_1_O_UNCONNECTED [0]}),
        .S({\one_inc_max_limit[4]_i_2_n_0 ,\one_inc_max_limit[4]_i_3_n_0 ,\one_inc_max_limit[4]_i_4_n_0 ,\one_inc_max_limit[4]_i_5_n_0 }));
  FDRE \one_inc_max_limit_reg[5] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(one_inc_max_limit_nxt[5]),
        .Q(one_inc_max_limit[5]),
        .R(SS));
  FDRE \one_inc_max_limit_reg[6] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(one_inc_max_limit_nxt[6]),
        .Q(one_inc_max_limit[6]),
        .R(SS));
  FDRE \one_inc_max_limit_reg[7] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(one_inc_max_limit_nxt[7]),
        .Q(one_inc_max_limit[7]),
        .R(SS));
  FDRE \one_inc_max_limit_reg[8] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(one_inc_max_limit_nxt[8]),
        .Q(one_inc_max_limit[8]),
        .R(SS));
  CARRY4 \one_inc_max_limit_reg[8]_i_1 
       (.CI(\one_inc_max_limit_reg[4]_i_1_n_0 ),
        .CO({\one_inc_max_limit_reg[8]_i_1_n_0 ,\one_inc_max_limit_reg[8]_i_1_n_1 ,\one_inc_max_limit_reg[8]_i_1_n_2 ,\one_inc_max_limit_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({device_temp_init[8:7],1'b0,1'b0}),
        .O(one_inc_max_limit_nxt[8:5]),
        .S({\one_inc_max_limit[8]_i_2_n_0 ,\one_inc_max_limit[8]_i_3_n_0 ,\one_inc_max_limit[8]_i_4_n_0 ,\one_inc_max_limit[8]_i_5_n_0 }));
  FDRE \one_inc_max_limit_reg[9] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(one_inc_max_limit_nxt[9]),
        .Q(one_inc_max_limit[9]),
        .R(SS));
  LUT1 #(
    .INIT(2'h1)) 
    \one_inc_min_limit[11]_i_2 
       (.I0(two_inc_max_limit[11]),
        .O(\one_inc_min_limit[11]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \one_inc_min_limit[11]_i_3 
       (.I0(two_inc_max_limit[10]),
        .O(\one_inc_min_limit[11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \one_inc_min_limit[5]_i_2 
       (.I0(two_inc_max_limit[5]),
        .O(\one_inc_min_limit[5]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \one_inc_min_limit[5]_i_3 
       (.I0(two_inc_max_limit[4]),
        .O(\one_inc_min_limit[5]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \one_inc_min_limit[5]_i_4 
       (.I0(two_inc_max_limit[3]),
        .O(\one_inc_min_limit[5]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \one_inc_min_limit[5]_i_5 
       (.I0(two_inc_max_limit[2]),
        .O(\one_inc_min_limit[5]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \one_inc_min_limit[9]_i_2 
       (.I0(two_inc_max_limit[9]),
        .O(\one_inc_min_limit[9]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \one_inc_min_limit[9]_i_3 
       (.I0(two_inc_max_limit[8]),
        .O(\one_inc_min_limit[9]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \one_inc_min_limit[9]_i_4 
       (.I0(two_inc_max_limit[7]),
        .O(\one_inc_min_limit[9]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \one_inc_min_limit[9]_i_5 
       (.I0(two_inc_max_limit[6]),
        .O(\one_inc_min_limit[9]_i_5_n_0 ));
  FDRE \one_inc_min_limit_reg[10] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(one_inc_min_limit_nxt[10]),
        .Q(one_inc_min_limit[10]),
        .R(rstdiv0_sync_r1_reg_rep__9));
  FDRE \one_inc_min_limit_reg[11] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(one_inc_min_limit_nxt[11]),
        .Q(one_inc_min_limit[11]),
        .R(rstdiv0_sync_r1_reg_rep__9));
  CARRY4 \one_inc_min_limit_reg[11]_i_1 
       (.CI(\one_inc_min_limit_reg[9]_i_1_n_0 ),
        .CO({\NLW_one_inc_min_limit_reg[11]_i_1_CO_UNCONNECTED [3:1],\one_inc_min_limit_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,two_inc_max_limit[10]}),
        .O({\NLW_one_inc_min_limit_reg[11]_i_1_O_UNCONNECTED [3:2],one_inc_min_limit_nxt[11:10]}),
        .S({1'b0,1'b0,\one_inc_min_limit[11]_i_2_n_0 ,\one_inc_min_limit[11]_i_3_n_0 }));
  FDRE \one_inc_min_limit_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(two_inc_max_limit[1]),
        .Q(one_inc_min_limit[1]),
        .R(rstdiv0_sync_r1_reg_rep__9));
  FDRE \one_inc_min_limit_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(one_inc_min_limit_nxt[2]),
        .Q(one_inc_min_limit[2]),
        .R(rstdiv0_sync_r1_reg_rep__9));
  FDRE \one_inc_min_limit_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(one_inc_min_limit_nxt[3]),
        .Q(one_inc_min_limit[3]),
        .R(rstdiv0_sync_r1_reg_rep__9));
  FDRE \one_inc_min_limit_reg[4] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(one_inc_min_limit_nxt[4]),
        .Q(one_inc_min_limit[4]),
        .R(rstdiv0_sync_r1_reg_rep__9));
  FDRE \one_inc_min_limit_reg[5] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(one_inc_min_limit_nxt[5]),
        .Q(one_inc_min_limit[5]),
        .R(rstdiv0_sync_r1_reg_rep__9));
  CARRY4 \one_inc_min_limit_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\one_inc_min_limit_reg[5]_i_1_n_0 ,\one_inc_min_limit_reg[5]_i_1_n_1 ,\one_inc_min_limit_reg[5]_i_1_n_2 ,\one_inc_min_limit_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({two_inc_max_limit[5:3],1'b0}),
        .O(one_inc_min_limit_nxt[5:2]),
        .S({\one_inc_min_limit[5]_i_2_n_0 ,\one_inc_min_limit[5]_i_3_n_0 ,\one_inc_min_limit[5]_i_4_n_0 ,\one_inc_min_limit[5]_i_5_n_0 }));
  FDRE \one_inc_min_limit_reg[6] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(one_inc_min_limit_nxt[6]),
        .Q(one_inc_min_limit[6]),
        .R(rstdiv0_sync_r1_reg_rep__9));
  FDRE \one_inc_min_limit_reg[7] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(one_inc_min_limit_nxt[7]),
        .Q(one_inc_min_limit[7]),
        .R(rstdiv0_sync_r1_reg_rep__9));
  FDRE \one_inc_min_limit_reg[8] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(one_inc_min_limit_nxt[8]),
        .Q(one_inc_min_limit[8]),
        .R(rstdiv0_sync_r1_reg_rep__9));
  FDRE \one_inc_min_limit_reg[9] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(one_inc_min_limit_nxt[9]),
        .Q(one_inc_min_limit[9]),
        .R(rstdiv0_sync_r1_reg_rep__9));
  CARRY4 \one_inc_min_limit_reg[9]_i_1 
       (.CI(\one_inc_min_limit_reg[5]_i_1_n_0 ),
        .CO({\one_inc_min_limit_reg[9]_i_1_n_0 ,\one_inc_min_limit_reg[9]_i_1_n_1 ,\one_inc_min_limit_reg[9]_i_1_n_2 ,\one_inc_min_limit_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(two_inc_max_limit[9:6]),
        .O(one_inc_min_limit_nxt[9:6]),
        .S({\one_inc_min_limit[9]_i_2_n_0 ,\one_inc_min_limit[9]_i_3_n_0 ,\one_inc_min_limit[9]_i_4_n_0 ,\one_inc_min_limit[9]_i_5_n_0 }));
  LUT4 #(
    .INIT(16'hF080)) 
    pi_f_dec_i_1
       (.I0(update_temp_102),
        .I1(pi_f_dec_i_2_n_0),
        .I2(\tempmon_state[10]_i_7_n_0 ),
        .I3(\tempmon_state[10]_i_3_n_0 ),
        .O(pi_f_dec_nxt));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    pi_f_dec_i_2
       (.I0(temp_cmp_three_inc_max_102),
        .I1(tempmon_state[3]),
        .I2(tempmon_state[5]),
        .I3(temp_cmp_one_inc_max_102),
        .I4(tempmon_state[4]),
        .I5(temp_cmp_two_inc_max_102),
        .O(pi_f_dec_i_2_n_0));
  FDRE pi_f_dec_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(pi_f_dec_nxt),
        .Q(\calib_zero_inputs_reg[0] ),
        .R(rstdiv0_sync_r1_reg_rep__5[1]));
  LUT6 #(
    .INIT(64'hEFEEEEEEEEEEEEEE)) 
    pi_f_inc_i_1
       (.I0(pi_f_inc_i_2_n_0),
        .I1(pi_f_inc_i_3_n_0),
        .I2(temp_gte_three_dec_max),
        .I3(tempmon_state[9]),
        .I4(temp_cmp_three_dec_min_102),
        .I5(pi_f_inc_i_5_n_0),
        .O(pi_f_inc_nxt));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    pi_f_inc_i_10
       (.I0(tempmon_state[5]),
        .I1(update_temp_102),
        .I2(temp_cmp_one_inc_max_102),
        .I3(temp_cmp_one_inc_min_102),
        .O(pi_f_inc_i_10_n_0));
  LUT6 #(
    .INIT(64'hFAEAEAEAEAEAEAEA)) 
    pi_f_inc_i_2
       (.I0(pi_f_inc_i_6_n_0),
        .I1(pi_f_inc_i_7_n_0),
        .I2(\tempmon_state[10]_i_7_n_0 ),
        .I3(tempmon_state[10]),
        .I4(temp_cmp_four_dec_min_102),
        .I5(update_temp_102),
        .O(pi_f_inc_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT5 #(
    .INIT(32'h40000000)) 
    pi_f_inc_i_3
       (.I0(temp_cmp_two_dec_max_102),
        .I1(tempmon_state[8]),
        .I2(temp_cmp_two_dec_min_102),
        .I3(update_temp_102),
        .I4(\tempmon_state[10]_i_7_n_0 ),
        .O(pi_f_inc_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT2 #(
    .INIT(4'h8)) 
    pi_f_inc_i_4
       (.I0(update_temp_102),
        .I1(temp_cmp_three_dec_max_102),
        .O(temp_gte_three_dec_max));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT2 #(
    .INIT(4'h8)) 
    pi_f_inc_i_5
       (.I0(\tempmon_state[10]_i_7_n_0 ),
        .I1(update_temp_102),
        .O(pi_f_inc_i_5_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF00008000)) 
    pi_f_inc_i_6
       (.I0(\tempmon_state[10]_i_7_n_0 ),
        .I1(update_temp_102),
        .I2(temp_cmp_one_dec_min_102),
        .I3(tempmon_state[7]),
        .I4(temp_cmp_one_dec_max_102),
        .I5(pi_f_inc_i_8_n_0),
        .O(pi_f_inc_i_6_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAEAAAAA)) 
    pi_f_inc_i_7
       (.I0(pi_f_inc_i_9_n_0),
        .I1(tempmon_state[4]),
        .I2(update_temp_102),
        .I3(temp_cmp_two_inc_max_102),
        .I4(temp_cmp_two_inc_min_102),
        .I5(pi_f_inc_i_10_n_0),
        .O(pi_f_inc_i_7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT5 #(
    .INIT(32'h40000000)) 
    pi_f_inc_i_8
       (.I0(temp_cmp_neutral_max_102),
        .I1(tempmon_state[6]),
        .I2(temp_cmp_neutral_min_102),
        .I3(update_temp_102),
        .I4(\tempmon_state[10]_i_7_n_0 ),
        .O(pi_f_inc_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    pi_f_inc_i_9
       (.I0(tempmon_state[3]),
        .I1(update_temp_102),
        .I2(temp_cmp_three_inc_max_102),
        .I3(temp_cmp_three_inc_min_102),
        .O(pi_f_inc_i_9_n_0));
  FDRE pi_f_inc_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(pi_f_inc_nxt),
        .Q(tempmon_pi_f_inc_r_reg),
        .R(rstdiv0_sync_r1_reg_rep__8));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_four_dec_min_102_i_10
       (.I0(four_dec_min_limit[0]),
        .I1(device_temp_101[0]),
        .I2(device_temp_101[1]),
        .I3(four_dec_min_limit[1]),
        .O(temp_cmp_four_dec_min_102_i_10_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_four_dec_min_102_i_11
       (.I0(four_dec_min_limit[6]),
        .I1(device_temp_101[6]),
        .I2(four_dec_min_limit[7]),
        .I3(device_temp_101[7]),
        .O(temp_cmp_four_dec_min_102_i_11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_four_dec_min_102_i_12
       (.I0(four_dec_min_limit[4]),
        .I1(device_temp_101[4]),
        .I2(four_dec_min_limit[5]),
        .I3(device_temp_101[5]),
        .O(temp_cmp_four_dec_min_102_i_12_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_four_dec_min_102_i_13
       (.I0(four_dec_min_limit[2]),
        .I1(device_temp_101[2]),
        .I2(four_dec_min_limit[3]),
        .I3(device_temp_101[3]),
        .O(temp_cmp_four_dec_min_102_i_13_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_four_dec_min_102_i_14
       (.I0(four_dec_min_limit[0]),
        .I1(device_temp_101[0]),
        .I2(four_dec_min_limit[1]),
        .I3(device_temp_101[1]),
        .O(temp_cmp_four_dec_min_102_i_14_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_four_dec_min_102_i_3
       (.I0(four_dec_min_limit[10]),
        .I1(device_temp_101[10]),
        .I2(device_temp_101[11]),
        .I3(four_dec_min_limit[11]),
        .O(temp_cmp_four_dec_min_102_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_four_dec_min_102_i_4
       (.I0(four_dec_min_limit[8]),
        .I1(device_temp_101[8]),
        .I2(device_temp_101[9]),
        .I3(four_dec_min_limit[9]),
        .O(temp_cmp_four_dec_min_102_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_four_dec_min_102_i_5
       (.I0(four_dec_min_limit[10]),
        .I1(device_temp_101[10]),
        .I2(four_dec_min_limit[11]),
        .I3(device_temp_101[11]),
        .O(temp_cmp_four_dec_min_102_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_four_dec_min_102_i_6
       (.I0(four_dec_min_limit[8]),
        .I1(device_temp_101[8]),
        .I2(four_dec_min_limit[9]),
        .I3(device_temp_101[9]),
        .O(temp_cmp_four_dec_min_102_i_6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_four_dec_min_102_i_7
       (.I0(four_dec_min_limit[6]),
        .I1(device_temp_101[6]),
        .I2(device_temp_101[7]),
        .I3(four_dec_min_limit[7]),
        .O(temp_cmp_four_dec_min_102_i_7_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_four_dec_min_102_i_8
       (.I0(four_dec_min_limit[4]),
        .I1(device_temp_101[4]),
        .I2(device_temp_101[5]),
        .I3(four_dec_min_limit[5]),
        .O(temp_cmp_four_dec_min_102_i_8_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_four_dec_min_102_i_9
       (.I0(four_dec_min_limit[2]),
        .I1(device_temp_101[2]),
        .I2(device_temp_101[3]),
        .I3(four_dec_min_limit[3]),
        .O(temp_cmp_four_dec_min_102_i_9_n_0));
  FDRE temp_cmp_four_dec_min_102_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(temp_cmp_four_dec_min_101),
        .Q(temp_cmp_four_dec_min_102),
        .R(1'b0));
  CARRY4 temp_cmp_four_dec_min_102_reg_i_1
       (.CI(temp_cmp_four_dec_min_102_reg_i_2_n_0),
        .CO({NLW_temp_cmp_four_dec_min_102_reg_i_1_CO_UNCONNECTED[3:2],temp_cmp_four_dec_min_101,temp_cmp_four_dec_min_102_reg_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,temp_cmp_four_dec_min_102_i_3_n_0,temp_cmp_four_dec_min_102_i_4_n_0}),
        .O(NLW_temp_cmp_four_dec_min_102_reg_i_1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,temp_cmp_four_dec_min_102_i_5_n_0,temp_cmp_four_dec_min_102_i_6_n_0}));
  CARRY4 temp_cmp_four_dec_min_102_reg_i_2
       (.CI(1'b0),
        .CO({temp_cmp_four_dec_min_102_reg_i_2_n_0,temp_cmp_four_dec_min_102_reg_i_2_n_1,temp_cmp_four_dec_min_102_reg_i_2_n_2,temp_cmp_four_dec_min_102_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({temp_cmp_four_dec_min_102_i_7_n_0,temp_cmp_four_dec_min_102_i_8_n_0,temp_cmp_four_dec_min_102_i_9_n_0,temp_cmp_four_dec_min_102_i_10_n_0}),
        .O(NLW_temp_cmp_four_dec_min_102_reg_i_2_O_UNCONNECTED[3:0]),
        .S({temp_cmp_four_dec_min_102_i_11_n_0,temp_cmp_four_dec_min_102_i_12_n_0,temp_cmp_four_dec_min_102_i_13_n_0,temp_cmp_four_dec_min_102_i_14_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_four_inc_max_102_i_10
       (.I0(device_temp_101[0]),
        .I1(two_dec_max_limit[0]),
        .I2(four_inc_max_limit[1]),
        .I3(device_temp_101[1]),
        .O(temp_cmp_four_inc_max_102_i_10_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_four_inc_max_102_i_11
       (.I0(device_temp_101[6]),
        .I1(four_inc_max_limit[6]),
        .I2(device_temp_101[7]),
        .I3(four_inc_max_limit[7]),
        .O(temp_cmp_four_inc_max_102_i_11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_four_inc_max_102_i_12
       (.I0(device_temp_101[4]),
        .I1(four_inc_max_limit[4]),
        .I2(device_temp_101[5]),
        .I3(four_inc_max_limit[5]),
        .O(temp_cmp_four_inc_max_102_i_12_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_four_inc_max_102_i_13
       (.I0(device_temp_101[2]),
        .I1(four_inc_max_limit[2]),
        .I2(device_temp_101[3]),
        .I3(four_inc_max_limit[3]),
        .O(temp_cmp_four_inc_max_102_i_13_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_four_inc_max_102_i_14
       (.I0(device_temp_101[0]),
        .I1(two_dec_max_limit[0]),
        .I2(device_temp_101[1]),
        .I3(four_inc_max_limit[1]),
        .O(temp_cmp_four_inc_max_102_i_14_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_four_inc_max_102_i_3
       (.I0(device_temp_101[10]),
        .I1(four_inc_max_limit[10]),
        .I2(four_inc_max_limit[11]),
        .I3(device_temp_101[11]),
        .O(temp_cmp_four_inc_max_102_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_four_inc_max_102_i_4
       (.I0(device_temp_101[8]),
        .I1(four_inc_max_limit[8]),
        .I2(four_inc_max_limit[9]),
        .I3(device_temp_101[9]),
        .O(temp_cmp_four_inc_max_102_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_four_inc_max_102_i_5
       (.I0(device_temp_101[10]),
        .I1(four_inc_max_limit[10]),
        .I2(device_temp_101[11]),
        .I3(four_inc_max_limit[11]),
        .O(temp_cmp_four_inc_max_102_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_four_inc_max_102_i_6
       (.I0(device_temp_101[8]),
        .I1(four_inc_max_limit[8]),
        .I2(device_temp_101[9]),
        .I3(four_inc_max_limit[9]),
        .O(temp_cmp_four_inc_max_102_i_6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_four_inc_max_102_i_7
       (.I0(device_temp_101[6]),
        .I1(four_inc_max_limit[6]),
        .I2(four_inc_max_limit[7]),
        .I3(device_temp_101[7]),
        .O(temp_cmp_four_inc_max_102_i_7_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_four_inc_max_102_i_8
       (.I0(device_temp_101[4]),
        .I1(four_inc_max_limit[4]),
        .I2(four_inc_max_limit[5]),
        .I3(device_temp_101[5]),
        .O(temp_cmp_four_inc_max_102_i_8_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_four_inc_max_102_i_9
       (.I0(device_temp_101[2]),
        .I1(four_inc_max_limit[2]),
        .I2(four_inc_max_limit[3]),
        .I3(device_temp_101[3]),
        .O(temp_cmp_four_inc_max_102_i_9_n_0));
  FDRE temp_cmp_four_inc_max_102_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(temp_cmp_four_inc_max_101),
        .Q(temp_cmp_four_inc_max_102),
        .R(1'b0));
  CARRY4 temp_cmp_four_inc_max_102_reg_i_1
       (.CI(temp_cmp_four_inc_max_102_reg_i_2_n_0),
        .CO({NLW_temp_cmp_four_inc_max_102_reg_i_1_CO_UNCONNECTED[3:2],temp_cmp_four_inc_max_101,temp_cmp_four_inc_max_102_reg_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,temp_cmp_four_inc_max_102_i_3_n_0,temp_cmp_four_inc_max_102_i_4_n_0}),
        .O(NLW_temp_cmp_four_inc_max_102_reg_i_1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,temp_cmp_four_inc_max_102_i_5_n_0,temp_cmp_four_inc_max_102_i_6_n_0}));
  CARRY4 temp_cmp_four_inc_max_102_reg_i_2
       (.CI(1'b0),
        .CO({temp_cmp_four_inc_max_102_reg_i_2_n_0,temp_cmp_four_inc_max_102_reg_i_2_n_1,temp_cmp_four_inc_max_102_reg_i_2_n_2,temp_cmp_four_inc_max_102_reg_i_2_n_3}),
        .CYINIT(1'b1),
        .DI({temp_cmp_four_inc_max_102_i_7_n_0,temp_cmp_four_inc_max_102_i_8_n_0,temp_cmp_four_inc_max_102_i_9_n_0,temp_cmp_four_inc_max_102_i_10_n_0}),
        .O(NLW_temp_cmp_four_inc_max_102_reg_i_2_O_UNCONNECTED[3:0]),
        .S({temp_cmp_four_inc_max_102_i_11_n_0,temp_cmp_four_inc_max_102_i_12_n_0,temp_cmp_four_inc_max_102_i_13_n_0,temp_cmp_four_inc_max_102_i_14_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_neutral_max_102_i_10
       (.I0(device_temp_101[0]),
        .I1(two_dec_max_limit[0]),
        .I2(neutral_max_limit[1]),
        .I3(device_temp_101[1]),
        .O(temp_cmp_neutral_max_102_i_10_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_neutral_max_102_i_11
       (.I0(device_temp_101[6]),
        .I1(neutral_max_limit[6]),
        .I2(device_temp_101[7]),
        .I3(neutral_max_limit[7]),
        .O(temp_cmp_neutral_max_102_i_11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_neutral_max_102_i_12
       (.I0(device_temp_101[4]),
        .I1(neutral_max_limit[4]),
        .I2(device_temp_101[5]),
        .I3(neutral_max_limit[5]),
        .O(temp_cmp_neutral_max_102_i_12_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_neutral_max_102_i_13
       (.I0(device_temp_101[2]),
        .I1(neutral_max_limit[2]),
        .I2(device_temp_101[3]),
        .I3(neutral_max_limit[3]),
        .O(temp_cmp_neutral_max_102_i_13_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_neutral_max_102_i_14
       (.I0(device_temp_101[0]),
        .I1(two_dec_max_limit[0]),
        .I2(device_temp_101[1]),
        .I3(neutral_max_limit[1]),
        .O(temp_cmp_neutral_max_102_i_14_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_neutral_max_102_i_3
       (.I0(device_temp_101[10]),
        .I1(neutral_max_limit[10]),
        .I2(neutral_max_limit[11]),
        .I3(device_temp_101[11]),
        .O(temp_cmp_neutral_max_102_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_neutral_max_102_i_4
       (.I0(device_temp_101[8]),
        .I1(neutral_max_limit[8]),
        .I2(neutral_max_limit[9]),
        .I3(device_temp_101[9]),
        .O(temp_cmp_neutral_max_102_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_neutral_max_102_i_5
       (.I0(device_temp_101[10]),
        .I1(neutral_max_limit[10]),
        .I2(device_temp_101[11]),
        .I3(neutral_max_limit[11]),
        .O(temp_cmp_neutral_max_102_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_neutral_max_102_i_6
       (.I0(device_temp_101[8]),
        .I1(neutral_max_limit[8]),
        .I2(device_temp_101[9]),
        .I3(neutral_max_limit[9]),
        .O(temp_cmp_neutral_max_102_i_6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_neutral_max_102_i_7
       (.I0(device_temp_101[6]),
        .I1(neutral_max_limit[6]),
        .I2(neutral_max_limit[7]),
        .I3(device_temp_101[7]),
        .O(temp_cmp_neutral_max_102_i_7_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_neutral_max_102_i_8
       (.I0(device_temp_101[4]),
        .I1(neutral_max_limit[4]),
        .I2(neutral_max_limit[5]),
        .I3(device_temp_101[5]),
        .O(temp_cmp_neutral_max_102_i_8_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_neutral_max_102_i_9
       (.I0(device_temp_101[2]),
        .I1(neutral_max_limit[2]),
        .I2(neutral_max_limit[3]),
        .I3(device_temp_101[3]),
        .O(temp_cmp_neutral_max_102_i_9_n_0));
  FDRE temp_cmp_neutral_max_102_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(temp_cmp_neutral_max_101),
        .Q(temp_cmp_neutral_max_102),
        .R(1'b0));
  CARRY4 temp_cmp_neutral_max_102_reg_i_1
       (.CI(temp_cmp_neutral_max_102_reg_i_2_n_0),
        .CO({NLW_temp_cmp_neutral_max_102_reg_i_1_CO_UNCONNECTED[3:2],temp_cmp_neutral_max_101,temp_cmp_neutral_max_102_reg_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,temp_cmp_neutral_max_102_i_3_n_0,temp_cmp_neutral_max_102_i_4_n_0}),
        .O(NLW_temp_cmp_neutral_max_102_reg_i_1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,temp_cmp_neutral_max_102_i_5_n_0,temp_cmp_neutral_max_102_i_6_n_0}));
  CARRY4 temp_cmp_neutral_max_102_reg_i_2
       (.CI(1'b0),
        .CO({temp_cmp_neutral_max_102_reg_i_2_n_0,temp_cmp_neutral_max_102_reg_i_2_n_1,temp_cmp_neutral_max_102_reg_i_2_n_2,temp_cmp_neutral_max_102_reg_i_2_n_3}),
        .CYINIT(1'b1),
        .DI({temp_cmp_neutral_max_102_i_7_n_0,temp_cmp_neutral_max_102_i_8_n_0,temp_cmp_neutral_max_102_i_9_n_0,temp_cmp_neutral_max_102_i_10_n_0}),
        .O(NLW_temp_cmp_neutral_max_102_reg_i_2_O_UNCONNECTED[3:0]),
        .S({temp_cmp_neutral_max_102_i_11_n_0,temp_cmp_neutral_max_102_i_12_n_0,temp_cmp_neutral_max_102_i_13_n_0,temp_cmp_neutral_max_102_i_14_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_neutral_min_102_i_10
       (.I0(three_dec_min_limit[0]),
        .I1(device_temp_101[0]),
        .I2(device_temp_101[1]),
        .I3(neutral_min_limit[1]),
        .O(temp_cmp_neutral_min_102_i_10_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_neutral_min_102_i_11
       (.I0(neutral_min_limit[6]),
        .I1(device_temp_101[6]),
        .I2(neutral_min_limit[7]),
        .I3(device_temp_101[7]),
        .O(temp_cmp_neutral_min_102_i_11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_neutral_min_102_i_12
       (.I0(neutral_min_limit[4]),
        .I1(device_temp_101[4]),
        .I2(neutral_min_limit[5]),
        .I3(device_temp_101[5]),
        .O(temp_cmp_neutral_min_102_i_12_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_neutral_min_102_i_13
       (.I0(neutral_min_limit[2]),
        .I1(device_temp_101[2]),
        .I2(neutral_min_limit[3]),
        .I3(device_temp_101[3]),
        .O(temp_cmp_neutral_min_102_i_13_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_neutral_min_102_i_14
       (.I0(three_dec_min_limit[0]),
        .I1(device_temp_101[0]),
        .I2(neutral_min_limit[1]),
        .I3(device_temp_101[1]),
        .O(temp_cmp_neutral_min_102_i_14_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_neutral_min_102_i_3
       (.I0(neutral_min_limit[10]),
        .I1(device_temp_101[10]),
        .I2(device_temp_101[11]),
        .I3(neutral_min_limit[11]),
        .O(temp_cmp_neutral_min_102_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_neutral_min_102_i_4
       (.I0(neutral_min_limit[8]),
        .I1(device_temp_101[8]),
        .I2(device_temp_101[9]),
        .I3(neutral_min_limit[9]),
        .O(temp_cmp_neutral_min_102_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_neutral_min_102_i_5
       (.I0(neutral_min_limit[10]),
        .I1(device_temp_101[10]),
        .I2(neutral_min_limit[11]),
        .I3(device_temp_101[11]),
        .O(temp_cmp_neutral_min_102_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_neutral_min_102_i_6
       (.I0(neutral_min_limit[8]),
        .I1(device_temp_101[8]),
        .I2(neutral_min_limit[9]),
        .I3(device_temp_101[9]),
        .O(temp_cmp_neutral_min_102_i_6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_neutral_min_102_i_7
       (.I0(neutral_min_limit[6]),
        .I1(device_temp_101[6]),
        .I2(device_temp_101[7]),
        .I3(neutral_min_limit[7]),
        .O(temp_cmp_neutral_min_102_i_7_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_neutral_min_102_i_8
       (.I0(neutral_min_limit[4]),
        .I1(device_temp_101[4]),
        .I2(device_temp_101[5]),
        .I3(neutral_min_limit[5]),
        .O(temp_cmp_neutral_min_102_i_8_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_neutral_min_102_i_9
       (.I0(neutral_min_limit[2]),
        .I1(device_temp_101[2]),
        .I2(device_temp_101[3]),
        .I3(neutral_min_limit[3]),
        .O(temp_cmp_neutral_min_102_i_9_n_0));
  FDRE temp_cmp_neutral_min_102_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(temp_cmp_neutral_min_101),
        .Q(temp_cmp_neutral_min_102),
        .R(1'b0));
  CARRY4 temp_cmp_neutral_min_102_reg_i_1
       (.CI(temp_cmp_neutral_min_102_reg_i_2_n_0),
        .CO({NLW_temp_cmp_neutral_min_102_reg_i_1_CO_UNCONNECTED[3:2],temp_cmp_neutral_min_101,temp_cmp_neutral_min_102_reg_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,temp_cmp_neutral_min_102_i_3_n_0,temp_cmp_neutral_min_102_i_4_n_0}),
        .O(NLW_temp_cmp_neutral_min_102_reg_i_1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,temp_cmp_neutral_min_102_i_5_n_0,temp_cmp_neutral_min_102_i_6_n_0}));
  CARRY4 temp_cmp_neutral_min_102_reg_i_2
       (.CI(1'b0),
        .CO({temp_cmp_neutral_min_102_reg_i_2_n_0,temp_cmp_neutral_min_102_reg_i_2_n_1,temp_cmp_neutral_min_102_reg_i_2_n_2,temp_cmp_neutral_min_102_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({temp_cmp_neutral_min_102_i_7_n_0,temp_cmp_neutral_min_102_i_8_n_0,temp_cmp_neutral_min_102_i_9_n_0,temp_cmp_neutral_min_102_i_10_n_0}),
        .O(NLW_temp_cmp_neutral_min_102_reg_i_2_O_UNCONNECTED[3:0]),
        .S({temp_cmp_neutral_min_102_i_11_n_0,temp_cmp_neutral_min_102_i_12_n_0,temp_cmp_neutral_min_102_i_13_n_0,temp_cmp_neutral_min_102_i_14_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_one_dec_max_102_i_10
       (.I0(device_temp_101[0]),
        .I1(two_dec_max_limit[0]),
        .I2(one_dec_max_limit[1]),
        .I3(device_temp_101[1]),
        .O(temp_cmp_one_dec_max_102_i_10_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_one_dec_max_102_i_11
       (.I0(device_temp_101[6]),
        .I1(one_dec_max_limit[6]),
        .I2(device_temp_101[7]),
        .I3(one_dec_max_limit[7]),
        .O(temp_cmp_one_dec_max_102_i_11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_one_dec_max_102_i_12
       (.I0(device_temp_101[4]),
        .I1(one_dec_max_limit[4]),
        .I2(device_temp_101[5]),
        .I3(one_dec_max_limit[5]),
        .O(temp_cmp_one_dec_max_102_i_12_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_one_dec_max_102_i_13
       (.I0(device_temp_101[2]),
        .I1(one_dec_max_limit[2]),
        .I2(device_temp_101[3]),
        .I3(one_dec_max_limit[3]),
        .O(temp_cmp_one_dec_max_102_i_13_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_one_dec_max_102_i_14
       (.I0(device_temp_101[0]),
        .I1(two_dec_max_limit[0]),
        .I2(device_temp_101[1]),
        .I3(one_dec_max_limit[1]),
        .O(temp_cmp_one_dec_max_102_i_14_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_one_dec_max_102_i_3
       (.I0(device_temp_101[10]),
        .I1(one_dec_max_limit[10]),
        .I2(one_dec_max_limit[11]),
        .I3(device_temp_101[11]),
        .O(temp_cmp_one_dec_max_102_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_one_dec_max_102_i_4
       (.I0(device_temp_101[8]),
        .I1(one_dec_max_limit[8]),
        .I2(one_dec_max_limit[9]),
        .I3(device_temp_101[9]),
        .O(temp_cmp_one_dec_max_102_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_one_dec_max_102_i_5
       (.I0(device_temp_101[10]),
        .I1(one_dec_max_limit[10]),
        .I2(device_temp_101[11]),
        .I3(one_dec_max_limit[11]),
        .O(temp_cmp_one_dec_max_102_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_one_dec_max_102_i_6
       (.I0(device_temp_101[8]),
        .I1(one_dec_max_limit[8]),
        .I2(device_temp_101[9]),
        .I3(one_dec_max_limit[9]),
        .O(temp_cmp_one_dec_max_102_i_6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_one_dec_max_102_i_7
       (.I0(device_temp_101[6]),
        .I1(one_dec_max_limit[6]),
        .I2(one_dec_max_limit[7]),
        .I3(device_temp_101[7]),
        .O(temp_cmp_one_dec_max_102_i_7_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_one_dec_max_102_i_8
       (.I0(device_temp_101[4]),
        .I1(one_dec_max_limit[4]),
        .I2(one_dec_max_limit[5]),
        .I3(device_temp_101[5]),
        .O(temp_cmp_one_dec_max_102_i_8_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_one_dec_max_102_i_9
       (.I0(device_temp_101[2]),
        .I1(one_dec_max_limit[2]),
        .I2(one_dec_max_limit[3]),
        .I3(device_temp_101[3]),
        .O(temp_cmp_one_dec_max_102_i_9_n_0));
  FDRE temp_cmp_one_dec_max_102_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(temp_cmp_one_dec_max_101),
        .Q(temp_cmp_one_dec_max_102),
        .R(1'b0));
  CARRY4 temp_cmp_one_dec_max_102_reg_i_1
       (.CI(temp_cmp_one_dec_max_102_reg_i_2_n_0),
        .CO({NLW_temp_cmp_one_dec_max_102_reg_i_1_CO_UNCONNECTED[3:2],temp_cmp_one_dec_max_101,temp_cmp_one_dec_max_102_reg_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,temp_cmp_one_dec_max_102_i_3_n_0,temp_cmp_one_dec_max_102_i_4_n_0}),
        .O(NLW_temp_cmp_one_dec_max_102_reg_i_1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,temp_cmp_one_dec_max_102_i_5_n_0,temp_cmp_one_dec_max_102_i_6_n_0}));
  CARRY4 temp_cmp_one_dec_max_102_reg_i_2
       (.CI(1'b0),
        .CO({temp_cmp_one_dec_max_102_reg_i_2_n_0,temp_cmp_one_dec_max_102_reg_i_2_n_1,temp_cmp_one_dec_max_102_reg_i_2_n_2,temp_cmp_one_dec_max_102_reg_i_2_n_3}),
        .CYINIT(1'b1),
        .DI({temp_cmp_one_dec_max_102_i_7_n_0,temp_cmp_one_dec_max_102_i_8_n_0,temp_cmp_one_dec_max_102_i_9_n_0,temp_cmp_one_dec_max_102_i_10_n_0}),
        .O(NLW_temp_cmp_one_dec_max_102_reg_i_2_O_UNCONNECTED[3:0]),
        .S({temp_cmp_one_dec_max_102_i_11_n_0,temp_cmp_one_dec_max_102_i_12_n_0,temp_cmp_one_dec_max_102_i_13_n_0,temp_cmp_one_dec_max_102_i_14_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_one_dec_min_102_i_10
       (.I0(three_dec_min_limit[0]),
        .I1(device_temp_101[0]),
        .I2(device_temp_101[1]),
        .I3(one_dec_min_limit[1]),
        .O(temp_cmp_one_dec_min_102_i_10_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_one_dec_min_102_i_11
       (.I0(one_dec_min_limit[6]),
        .I1(device_temp_101[6]),
        .I2(one_dec_min_limit[7]),
        .I3(device_temp_101[7]),
        .O(temp_cmp_one_dec_min_102_i_11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_one_dec_min_102_i_12
       (.I0(one_dec_min_limit[4]),
        .I1(device_temp_101[4]),
        .I2(one_dec_min_limit[5]),
        .I3(device_temp_101[5]),
        .O(temp_cmp_one_dec_min_102_i_12_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_one_dec_min_102_i_13
       (.I0(one_dec_min_limit[2]),
        .I1(device_temp_101[2]),
        .I2(one_dec_min_limit[3]),
        .I3(device_temp_101[3]),
        .O(temp_cmp_one_dec_min_102_i_13_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_one_dec_min_102_i_14
       (.I0(three_dec_min_limit[0]),
        .I1(device_temp_101[0]),
        .I2(one_dec_min_limit[1]),
        .I3(device_temp_101[1]),
        .O(temp_cmp_one_dec_min_102_i_14_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_one_dec_min_102_i_3
       (.I0(one_dec_min_limit[10]),
        .I1(device_temp_101[10]),
        .I2(device_temp_101[11]),
        .I3(one_dec_min_limit[11]),
        .O(temp_cmp_one_dec_min_102_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_one_dec_min_102_i_4
       (.I0(one_dec_min_limit[8]),
        .I1(device_temp_101[8]),
        .I2(device_temp_101[9]),
        .I3(one_dec_min_limit[9]),
        .O(temp_cmp_one_dec_min_102_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_one_dec_min_102_i_5
       (.I0(one_dec_min_limit[10]),
        .I1(device_temp_101[10]),
        .I2(one_dec_min_limit[11]),
        .I3(device_temp_101[11]),
        .O(temp_cmp_one_dec_min_102_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_one_dec_min_102_i_6
       (.I0(one_dec_min_limit[8]),
        .I1(device_temp_101[8]),
        .I2(one_dec_min_limit[9]),
        .I3(device_temp_101[9]),
        .O(temp_cmp_one_dec_min_102_i_6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_one_dec_min_102_i_7
       (.I0(one_dec_min_limit[6]),
        .I1(device_temp_101[6]),
        .I2(device_temp_101[7]),
        .I3(one_dec_min_limit[7]),
        .O(temp_cmp_one_dec_min_102_i_7_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_one_dec_min_102_i_8
       (.I0(one_dec_min_limit[4]),
        .I1(device_temp_101[4]),
        .I2(device_temp_101[5]),
        .I3(one_dec_min_limit[5]),
        .O(temp_cmp_one_dec_min_102_i_8_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_one_dec_min_102_i_9
       (.I0(one_dec_min_limit[2]),
        .I1(device_temp_101[2]),
        .I2(device_temp_101[3]),
        .I3(one_dec_min_limit[3]),
        .O(temp_cmp_one_dec_min_102_i_9_n_0));
  FDRE temp_cmp_one_dec_min_102_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(temp_cmp_one_dec_min_101),
        .Q(temp_cmp_one_dec_min_102),
        .R(1'b0));
  CARRY4 temp_cmp_one_dec_min_102_reg_i_1
       (.CI(temp_cmp_one_dec_min_102_reg_i_2_n_0),
        .CO({NLW_temp_cmp_one_dec_min_102_reg_i_1_CO_UNCONNECTED[3:2],temp_cmp_one_dec_min_101,temp_cmp_one_dec_min_102_reg_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,temp_cmp_one_dec_min_102_i_3_n_0,temp_cmp_one_dec_min_102_i_4_n_0}),
        .O(NLW_temp_cmp_one_dec_min_102_reg_i_1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,temp_cmp_one_dec_min_102_i_5_n_0,temp_cmp_one_dec_min_102_i_6_n_0}));
  CARRY4 temp_cmp_one_dec_min_102_reg_i_2
       (.CI(1'b0),
        .CO({temp_cmp_one_dec_min_102_reg_i_2_n_0,temp_cmp_one_dec_min_102_reg_i_2_n_1,temp_cmp_one_dec_min_102_reg_i_2_n_2,temp_cmp_one_dec_min_102_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({temp_cmp_one_dec_min_102_i_7_n_0,temp_cmp_one_dec_min_102_i_8_n_0,temp_cmp_one_dec_min_102_i_9_n_0,temp_cmp_one_dec_min_102_i_10_n_0}),
        .O(NLW_temp_cmp_one_dec_min_102_reg_i_2_O_UNCONNECTED[3:0]),
        .S({temp_cmp_one_dec_min_102_i_11_n_0,temp_cmp_one_dec_min_102_i_12_n_0,temp_cmp_one_dec_min_102_i_13_n_0,temp_cmp_one_dec_min_102_i_14_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_one_inc_max_102_i_10
       (.I0(device_temp_101[0]),
        .I1(two_dec_max_limit[0]),
        .I2(one_inc_max_limit[1]),
        .I3(device_temp_101[1]),
        .O(temp_cmp_one_inc_max_102_i_10_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_one_inc_max_102_i_11
       (.I0(device_temp_101[6]),
        .I1(one_inc_max_limit[6]),
        .I2(device_temp_101[7]),
        .I3(one_inc_max_limit[7]),
        .O(temp_cmp_one_inc_max_102_i_11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_one_inc_max_102_i_12
       (.I0(device_temp_101[4]),
        .I1(one_inc_max_limit[4]),
        .I2(device_temp_101[5]),
        .I3(one_inc_max_limit[5]),
        .O(temp_cmp_one_inc_max_102_i_12_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_one_inc_max_102_i_13
       (.I0(device_temp_101[2]),
        .I1(one_inc_max_limit[2]),
        .I2(device_temp_101[3]),
        .I3(one_inc_max_limit[3]),
        .O(temp_cmp_one_inc_max_102_i_13_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_one_inc_max_102_i_14
       (.I0(device_temp_101[0]),
        .I1(two_dec_max_limit[0]),
        .I2(device_temp_101[1]),
        .I3(one_inc_max_limit[1]),
        .O(temp_cmp_one_inc_max_102_i_14_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_one_inc_max_102_i_3
       (.I0(device_temp_101[10]),
        .I1(one_inc_max_limit[10]),
        .I2(one_inc_max_limit[11]),
        .I3(device_temp_101[11]),
        .O(temp_cmp_one_inc_max_102_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_one_inc_max_102_i_4
       (.I0(device_temp_101[8]),
        .I1(one_inc_max_limit[8]),
        .I2(one_inc_max_limit[9]),
        .I3(device_temp_101[9]),
        .O(temp_cmp_one_inc_max_102_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_one_inc_max_102_i_5
       (.I0(device_temp_101[10]),
        .I1(one_inc_max_limit[10]),
        .I2(device_temp_101[11]),
        .I3(one_inc_max_limit[11]),
        .O(temp_cmp_one_inc_max_102_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_one_inc_max_102_i_6
       (.I0(device_temp_101[8]),
        .I1(one_inc_max_limit[8]),
        .I2(device_temp_101[9]),
        .I3(one_inc_max_limit[9]),
        .O(temp_cmp_one_inc_max_102_i_6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_one_inc_max_102_i_7
       (.I0(device_temp_101[6]),
        .I1(one_inc_max_limit[6]),
        .I2(one_inc_max_limit[7]),
        .I3(device_temp_101[7]),
        .O(temp_cmp_one_inc_max_102_i_7_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_one_inc_max_102_i_8
       (.I0(device_temp_101[4]),
        .I1(one_inc_max_limit[4]),
        .I2(one_inc_max_limit[5]),
        .I3(device_temp_101[5]),
        .O(temp_cmp_one_inc_max_102_i_8_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_one_inc_max_102_i_9
       (.I0(device_temp_101[2]),
        .I1(one_inc_max_limit[2]),
        .I2(one_inc_max_limit[3]),
        .I3(device_temp_101[3]),
        .O(temp_cmp_one_inc_max_102_i_9_n_0));
  FDRE temp_cmp_one_inc_max_102_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(temp_cmp_one_inc_max_101),
        .Q(temp_cmp_one_inc_max_102),
        .R(1'b0));
  CARRY4 temp_cmp_one_inc_max_102_reg_i_1
       (.CI(temp_cmp_one_inc_max_102_reg_i_2_n_0),
        .CO({NLW_temp_cmp_one_inc_max_102_reg_i_1_CO_UNCONNECTED[3:2],temp_cmp_one_inc_max_101,temp_cmp_one_inc_max_102_reg_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,temp_cmp_one_inc_max_102_i_3_n_0,temp_cmp_one_inc_max_102_i_4_n_0}),
        .O(NLW_temp_cmp_one_inc_max_102_reg_i_1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,temp_cmp_one_inc_max_102_i_5_n_0,temp_cmp_one_inc_max_102_i_6_n_0}));
  CARRY4 temp_cmp_one_inc_max_102_reg_i_2
       (.CI(1'b0),
        .CO({temp_cmp_one_inc_max_102_reg_i_2_n_0,temp_cmp_one_inc_max_102_reg_i_2_n_1,temp_cmp_one_inc_max_102_reg_i_2_n_2,temp_cmp_one_inc_max_102_reg_i_2_n_3}),
        .CYINIT(1'b1),
        .DI({temp_cmp_one_inc_max_102_i_7_n_0,temp_cmp_one_inc_max_102_i_8_n_0,temp_cmp_one_inc_max_102_i_9_n_0,temp_cmp_one_inc_max_102_i_10_n_0}),
        .O(NLW_temp_cmp_one_inc_max_102_reg_i_2_O_UNCONNECTED[3:0]),
        .S({temp_cmp_one_inc_max_102_i_11_n_0,temp_cmp_one_inc_max_102_i_12_n_0,temp_cmp_one_inc_max_102_i_13_n_0,temp_cmp_one_inc_max_102_i_14_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_one_inc_min_102_i_10
       (.I0(three_dec_min_limit[0]),
        .I1(device_temp_101[0]),
        .I2(device_temp_101[1]),
        .I3(one_inc_min_limit[1]),
        .O(temp_cmp_one_inc_min_102_i_10_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_one_inc_min_102_i_11
       (.I0(one_inc_min_limit[6]),
        .I1(device_temp_101[6]),
        .I2(one_inc_min_limit[7]),
        .I3(device_temp_101[7]),
        .O(temp_cmp_one_inc_min_102_i_11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_one_inc_min_102_i_12
       (.I0(one_inc_min_limit[4]),
        .I1(device_temp_101[4]),
        .I2(one_inc_min_limit[5]),
        .I3(device_temp_101[5]),
        .O(temp_cmp_one_inc_min_102_i_12_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_one_inc_min_102_i_13
       (.I0(one_inc_min_limit[2]),
        .I1(device_temp_101[2]),
        .I2(one_inc_min_limit[3]),
        .I3(device_temp_101[3]),
        .O(temp_cmp_one_inc_min_102_i_13_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_one_inc_min_102_i_14
       (.I0(three_dec_min_limit[0]),
        .I1(device_temp_101[0]),
        .I2(one_inc_min_limit[1]),
        .I3(device_temp_101[1]),
        .O(temp_cmp_one_inc_min_102_i_14_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_one_inc_min_102_i_3
       (.I0(one_inc_min_limit[10]),
        .I1(device_temp_101[10]),
        .I2(device_temp_101[11]),
        .I3(one_inc_min_limit[11]),
        .O(temp_cmp_one_inc_min_102_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_one_inc_min_102_i_4
       (.I0(one_inc_min_limit[8]),
        .I1(device_temp_101[8]),
        .I2(device_temp_101[9]),
        .I3(one_inc_min_limit[9]),
        .O(temp_cmp_one_inc_min_102_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_one_inc_min_102_i_5
       (.I0(one_inc_min_limit[10]),
        .I1(device_temp_101[10]),
        .I2(one_inc_min_limit[11]),
        .I3(device_temp_101[11]),
        .O(temp_cmp_one_inc_min_102_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_one_inc_min_102_i_6
       (.I0(one_inc_min_limit[8]),
        .I1(device_temp_101[8]),
        .I2(one_inc_min_limit[9]),
        .I3(device_temp_101[9]),
        .O(temp_cmp_one_inc_min_102_i_6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_one_inc_min_102_i_7
       (.I0(one_inc_min_limit[6]),
        .I1(device_temp_101[6]),
        .I2(device_temp_101[7]),
        .I3(one_inc_min_limit[7]),
        .O(temp_cmp_one_inc_min_102_i_7_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_one_inc_min_102_i_8
       (.I0(one_inc_min_limit[4]),
        .I1(device_temp_101[4]),
        .I2(device_temp_101[5]),
        .I3(one_inc_min_limit[5]),
        .O(temp_cmp_one_inc_min_102_i_8_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_one_inc_min_102_i_9
       (.I0(one_inc_min_limit[2]),
        .I1(device_temp_101[2]),
        .I2(device_temp_101[3]),
        .I3(one_inc_min_limit[3]),
        .O(temp_cmp_one_inc_min_102_i_9_n_0));
  FDRE temp_cmp_one_inc_min_102_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(temp_cmp_one_inc_min_101),
        .Q(temp_cmp_one_inc_min_102),
        .R(1'b0));
  CARRY4 temp_cmp_one_inc_min_102_reg_i_1
       (.CI(temp_cmp_one_inc_min_102_reg_i_2_n_0),
        .CO({NLW_temp_cmp_one_inc_min_102_reg_i_1_CO_UNCONNECTED[3:2],temp_cmp_one_inc_min_101,temp_cmp_one_inc_min_102_reg_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,temp_cmp_one_inc_min_102_i_3_n_0,temp_cmp_one_inc_min_102_i_4_n_0}),
        .O(NLW_temp_cmp_one_inc_min_102_reg_i_1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,temp_cmp_one_inc_min_102_i_5_n_0,temp_cmp_one_inc_min_102_i_6_n_0}));
  CARRY4 temp_cmp_one_inc_min_102_reg_i_2
       (.CI(1'b0),
        .CO({temp_cmp_one_inc_min_102_reg_i_2_n_0,temp_cmp_one_inc_min_102_reg_i_2_n_1,temp_cmp_one_inc_min_102_reg_i_2_n_2,temp_cmp_one_inc_min_102_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({temp_cmp_one_inc_min_102_i_7_n_0,temp_cmp_one_inc_min_102_i_8_n_0,temp_cmp_one_inc_min_102_i_9_n_0,temp_cmp_one_inc_min_102_i_10_n_0}),
        .O(NLW_temp_cmp_one_inc_min_102_reg_i_2_O_UNCONNECTED[3:0]),
        .S({temp_cmp_one_inc_min_102_i_11_n_0,temp_cmp_one_inc_min_102_i_12_n_0,temp_cmp_one_inc_min_102_i_13_n_0,temp_cmp_one_inc_min_102_i_14_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_three_dec_max_102_i_10
       (.I0(device_temp_101[0]),
        .I1(three_dec_max_limit[0]),
        .I2(three_dec_max_limit[1]),
        .I3(device_temp_101[1]),
        .O(temp_cmp_three_dec_max_102_i_10_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_three_dec_max_102_i_11
       (.I0(device_temp_101[6]),
        .I1(three_dec_max_limit[6]),
        .I2(device_temp_101[7]),
        .I3(three_dec_max_limit[7]),
        .O(temp_cmp_three_dec_max_102_i_11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_three_dec_max_102_i_12
       (.I0(device_temp_101[4]),
        .I1(three_dec_max_limit[4]),
        .I2(device_temp_101[5]),
        .I3(three_dec_max_limit[5]),
        .O(temp_cmp_three_dec_max_102_i_12_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_three_dec_max_102_i_13
       (.I0(device_temp_101[2]),
        .I1(three_dec_max_limit[2]),
        .I2(device_temp_101[3]),
        .I3(three_dec_max_limit[3]),
        .O(temp_cmp_three_dec_max_102_i_13_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_three_dec_max_102_i_14
       (.I0(device_temp_101[0]),
        .I1(three_dec_max_limit[0]),
        .I2(device_temp_101[1]),
        .I3(three_dec_max_limit[1]),
        .O(temp_cmp_three_dec_max_102_i_14_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_three_dec_max_102_i_3
       (.I0(device_temp_101[10]),
        .I1(three_dec_max_limit[10]),
        .I2(three_dec_max_limit[11]),
        .I3(device_temp_101[11]),
        .O(temp_cmp_three_dec_max_102_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_three_dec_max_102_i_4
       (.I0(device_temp_101[8]),
        .I1(three_dec_max_limit[8]),
        .I2(three_dec_max_limit[9]),
        .I3(device_temp_101[9]),
        .O(temp_cmp_three_dec_max_102_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_three_dec_max_102_i_5
       (.I0(device_temp_101[10]),
        .I1(three_dec_max_limit[10]),
        .I2(device_temp_101[11]),
        .I3(three_dec_max_limit[11]),
        .O(temp_cmp_three_dec_max_102_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_three_dec_max_102_i_6
       (.I0(device_temp_101[8]),
        .I1(three_dec_max_limit[8]),
        .I2(device_temp_101[9]),
        .I3(three_dec_max_limit[9]),
        .O(temp_cmp_three_dec_max_102_i_6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_three_dec_max_102_i_7
       (.I0(device_temp_101[6]),
        .I1(three_dec_max_limit[6]),
        .I2(three_dec_max_limit[7]),
        .I3(device_temp_101[7]),
        .O(temp_cmp_three_dec_max_102_i_7_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_three_dec_max_102_i_8
       (.I0(device_temp_101[4]),
        .I1(three_dec_max_limit[4]),
        .I2(three_dec_max_limit[5]),
        .I3(device_temp_101[5]),
        .O(temp_cmp_three_dec_max_102_i_8_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_three_dec_max_102_i_9
       (.I0(device_temp_101[2]),
        .I1(three_dec_max_limit[2]),
        .I2(three_dec_max_limit[3]),
        .I3(device_temp_101[3]),
        .O(temp_cmp_three_dec_max_102_i_9_n_0));
  FDRE temp_cmp_three_dec_max_102_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(temp_cmp_three_dec_max_101),
        .Q(temp_cmp_three_dec_max_102),
        .R(1'b0));
  CARRY4 temp_cmp_three_dec_max_102_reg_i_1
       (.CI(temp_cmp_three_dec_max_102_reg_i_2_n_0),
        .CO({NLW_temp_cmp_three_dec_max_102_reg_i_1_CO_UNCONNECTED[3:2],temp_cmp_three_dec_max_101,temp_cmp_three_dec_max_102_reg_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,temp_cmp_three_dec_max_102_i_3_n_0,temp_cmp_three_dec_max_102_i_4_n_0}),
        .O(NLW_temp_cmp_three_dec_max_102_reg_i_1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,temp_cmp_three_dec_max_102_i_5_n_0,temp_cmp_three_dec_max_102_i_6_n_0}));
  CARRY4 temp_cmp_three_dec_max_102_reg_i_2
       (.CI(1'b0),
        .CO({temp_cmp_three_dec_max_102_reg_i_2_n_0,temp_cmp_three_dec_max_102_reg_i_2_n_1,temp_cmp_three_dec_max_102_reg_i_2_n_2,temp_cmp_three_dec_max_102_reg_i_2_n_3}),
        .CYINIT(1'b1),
        .DI({temp_cmp_three_dec_max_102_i_7_n_0,temp_cmp_three_dec_max_102_i_8_n_0,temp_cmp_three_dec_max_102_i_9_n_0,temp_cmp_three_dec_max_102_i_10_n_0}),
        .O(NLW_temp_cmp_three_dec_max_102_reg_i_2_O_UNCONNECTED[3:0]),
        .S({temp_cmp_three_dec_max_102_i_11_n_0,temp_cmp_three_dec_max_102_i_12_n_0,temp_cmp_three_dec_max_102_i_13_n_0,temp_cmp_three_dec_max_102_i_14_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_three_dec_min_102_i_10
       (.I0(three_dec_min_limit[0]),
        .I1(device_temp_101[0]),
        .I2(device_temp_101[1]),
        .I3(three_dec_min_limit[1]),
        .O(temp_cmp_three_dec_min_102_i_10_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_three_dec_min_102_i_11
       (.I0(three_dec_min_limit[6]),
        .I1(device_temp_101[6]),
        .I2(three_dec_min_limit[7]),
        .I3(device_temp_101[7]),
        .O(temp_cmp_three_dec_min_102_i_11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_three_dec_min_102_i_12
       (.I0(three_dec_min_limit[4]),
        .I1(device_temp_101[4]),
        .I2(three_dec_min_limit[5]),
        .I3(device_temp_101[5]),
        .O(temp_cmp_three_dec_min_102_i_12_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_three_dec_min_102_i_13
       (.I0(three_dec_min_limit[2]),
        .I1(device_temp_101[2]),
        .I2(three_dec_min_limit[3]),
        .I3(device_temp_101[3]),
        .O(temp_cmp_three_dec_min_102_i_13_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_three_dec_min_102_i_14
       (.I0(three_dec_min_limit[0]),
        .I1(device_temp_101[0]),
        .I2(three_dec_min_limit[1]),
        .I3(device_temp_101[1]),
        .O(temp_cmp_three_dec_min_102_i_14_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_three_dec_min_102_i_3
       (.I0(three_dec_min_limit[10]),
        .I1(device_temp_101[10]),
        .I2(device_temp_101[11]),
        .I3(three_dec_min_limit[11]),
        .O(temp_cmp_three_dec_min_102_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_three_dec_min_102_i_4
       (.I0(three_dec_min_limit[8]),
        .I1(device_temp_101[8]),
        .I2(device_temp_101[9]),
        .I3(three_dec_min_limit[9]),
        .O(temp_cmp_three_dec_min_102_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_three_dec_min_102_i_5
       (.I0(three_dec_min_limit[10]),
        .I1(device_temp_101[10]),
        .I2(three_dec_min_limit[11]),
        .I3(device_temp_101[11]),
        .O(temp_cmp_three_dec_min_102_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_three_dec_min_102_i_6
       (.I0(three_dec_min_limit[8]),
        .I1(device_temp_101[8]),
        .I2(three_dec_min_limit[9]),
        .I3(device_temp_101[9]),
        .O(temp_cmp_three_dec_min_102_i_6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_three_dec_min_102_i_7
       (.I0(three_dec_min_limit[6]),
        .I1(device_temp_101[6]),
        .I2(device_temp_101[7]),
        .I3(three_dec_min_limit[7]),
        .O(temp_cmp_three_dec_min_102_i_7_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_three_dec_min_102_i_8
       (.I0(three_dec_min_limit[4]),
        .I1(device_temp_101[4]),
        .I2(device_temp_101[5]),
        .I3(three_dec_min_limit[5]),
        .O(temp_cmp_three_dec_min_102_i_8_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_three_dec_min_102_i_9
       (.I0(three_dec_min_limit[2]),
        .I1(device_temp_101[2]),
        .I2(device_temp_101[3]),
        .I3(three_dec_min_limit[3]),
        .O(temp_cmp_three_dec_min_102_i_9_n_0));
  FDRE temp_cmp_three_dec_min_102_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(temp_cmp_three_dec_min_101),
        .Q(temp_cmp_three_dec_min_102),
        .R(1'b0));
  CARRY4 temp_cmp_three_dec_min_102_reg_i_1
       (.CI(temp_cmp_three_dec_min_102_reg_i_2_n_0),
        .CO({NLW_temp_cmp_three_dec_min_102_reg_i_1_CO_UNCONNECTED[3:2],temp_cmp_three_dec_min_101,temp_cmp_three_dec_min_102_reg_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,temp_cmp_three_dec_min_102_i_3_n_0,temp_cmp_three_dec_min_102_i_4_n_0}),
        .O(NLW_temp_cmp_three_dec_min_102_reg_i_1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,temp_cmp_three_dec_min_102_i_5_n_0,temp_cmp_three_dec_min_102_i_6_n_0}));
  CARRY4 temp_cmp_three_dec_min_102_reg_i_2
       (.CI(1'b0),
        .CO({temp_cmp_three_dec_min_102_reg_i_2_n_0,temp_cmp_three_dec_min_102_reg_i_2_n_1,temp_cmp_three_dec_min_102_reg_i_2_n_2,temp_cmp_three_dec_min_102_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({temp_cmp_three_dec_min_102_i_7_n_0,temp_cmp_three_dec_min_102_i_8_n_0,temp_cmp_three_dec_min_102_i_9_n_0,temp_cmp_three_dec_min_102_i_10_n_0}),
        .O(NLW_temp_cmp_three_dec_min_102_reg_i_2_O_UNCONNECTED[3:0]),
        .S({temp_cmp_three_dec_min_102_i_11_n_0,temp_cmp_three_dec_min_102_i_12_n_0,temp_cmp_three_dec_min_102_i_13_n_0,temp_cmp_three_dec_min_102_i_14_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_three_inc_max_102_i_10
       (.I0(device_temp_101[0]),
        .I1(two_dec_max_limit[0]),
        .I2(three_inc_max_limit[1]),
        .I3(device_temp_101[1]),
        .O(temp_cmp_three_inc_max_102_i_10_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_three_inc_max_102_i_11
       (.I0(device_temp_101[6]),
        .I1(three_inc_max_limit[6]),
        .I2(device_temp_101[7]),
        .I3(three_inc_max_limit[7]),
        .O(temp_cmp_three_inc_max_102_i_11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_three_inc_max_102_i_12
       (.I0(device_temp_101[4]),
        .I1(three_inc_max_limit[4]),
        .I2(device_temp_101[5]),
        .I3(three_inc_max_limit[5]),
        .O(temp_cmp_three_inc_max_102_i_12_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_three_inc_max_102_i_13
       (.I0(device_temp_101[2]),
        .I1(three_inc_max_limit[2]),
        .I2(device_temp_101[3]),
        .I3(three_inc_max_limit[3]),
        .O(temp_cmp_three_inc_max_102_i_13_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_three_inc_max_102_i_14
       (.I0(device_temp_101[0]),
        .I1(two_dec_max_limit[0]),
        .I2(device_temp_101[1]),
        .I3(three_inc_max_limit[1]),
        .O(temp_cmp_three_inc_max_102_i_14_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_three_inc_max_102_i_3
       (.I0(device_temp_101[10]),
        .I1(three_inc_max_limit[10]),
        .I2(three_inc_max_limit[11]),
        .I3(device_temp_101[11]),
        .O(temp_cmp_three_inc_max_102_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_three_inc_max_102_i_4
       (.I0(device_temp_101[8]),
        .I1(three_inc_max_limit[8]),
        .I2(three_inc_max_limit[9]),
        .I3(device_temp_101[9]),
        .O(temp_cmp_three_inc_max_102_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_three_inc_max_102_i_5
       (.I0(device_temp_101[10]),
        .I1(three_inc_max_limit[10]),
        .I2(device_temp_101[11]),
        .I3(three_inc_max_limit[11]),
        .O(temp_cmp_three_inc_max_102_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_three_inc_max_102_i_6
       (.I0(device_temp_101[8]),
        .I1(three_inc_max_limit[8]),
        .I2(device_temp_101[9]),
        .I3(three_inc_max_limit[9]),
        .O(temp_cmp_three_inc_max_102_i_6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_three_inc_max_102_i_7
       (.I0(device_temp_101[6]),
        .I1(three_inc_max_limit[6]),
        .I2(three_inc_max_limit[7]),
        .I3(device_temp_101[7]),
        .O(temp_cmp_three_inc_max_102_i_7_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_three_inc_max_102_i_8
       (.I0(device_temp_101[4]),
        .I1(three_inc_max_limit[4]),
        .I2(three_inc_max_limit[5]),
        .I3(device_temp_101[5]),
        .O(temp_cmp_three_inc_max_102_i_8_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_three_inc_max_102_i_9
       (.I0(device_temp_101[2]),
        .I1(three_inc_max_limit[2]),
        .I2(three_inc_max_limit[3]),
        .I3(device_temp_101[3]),
        .O(temp_cmp_three_inc_max_102_i_9_n_0));
  FDRE temp_cmp_three_inc_max_102_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(temp_cmp_three_inc_max_101),
        .Q(temp_cmp_three_inc_max_102),
        .R(1'b0));
  CARRY4 temp_cmp_three_inc_max_102_reg_i_1
       (.CI(temp_cmp_three_inc_max_102_reg_i_2_n_0),
        .CO({NLW_temp_cmp_three_inc_max_102_reg_i_1_CO_UNCONNECTED[3:2],temp_cmp_three_inc_max_101,temp_cmp_three_inc_max_102_reg_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,temp_cmp_three_inc_max_102_i_3_n_0,temp_cmp_three_inc_max_102_i_4_n_0}),
        .O(NLW_temp_cmp_three_inc_max_102_reg_i_1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,temp_cmp_three_inc_max_102_i_5_n_0,temp_cmp_three_inc_max_102_i_6_n_0}));
  CARRY4 temp_cmp_three_inc_max_102_reg_i_2
       (.CI(1'b0),
        .CO({temp_cmp_three_inc_max_102_reg_i_2_n_0,temp_cmp_three_inc_max_102_reg_i_2_n_1,temp_cmp_three_inc_max_102_reg_i_2_n_2,temp_cmp_three_inc_max_102_reg_i_2_n_3}),
        .CYINIT(1'b1),
        .DI({temp_cmp_three_inc_max_102_i_7_n_0,temp_cmp_three_inc_max_102_i_8_n_0,temp_cmp_three_inc_max_102_i_9_n_0,temp_cmp_three_inc_max_102_i_10_n_0}),
        .O(NLW_temp_cmp_three_inc_max_102_reg_i_2_O_UNCONNECTED[3:0]),
        .S({temp_cmp_three_inc_max_102_i_11_n_0,temp_cmp_three_inc_max_102_i_12_n_0,temp_cmp_three_inc_max_102_i_13_n_0,temp_cmp_three_inc_max_102_i_14_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_three_inc_min_102_i_10
       (.I0(three_dec_min_limit[0]),
        .I1(device_temp_101[0]),
        .I2(device_temp_101[1]),
        .I3(three_inc_min_limit[1]),
        .O(temp_cmp_three_inc_min_102_i_10_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_three_inc_min_102_i_11
       (.I0(three_inc_min_limit[6]),
        .I1(device_temp_101[6]),
        .I2(three_inc_min_limit[7]),
        .I3(device_temp_101[7]),
        .O(temp_cmp_three_inc_min_102_i_11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_three_inc_min_102_i_12
       (.I0(three_inc_min_limit[4]),
        .I1(device_temp_101[4]),
        .I2(three_inc_min_limit[5]),
        .I3(device_temp_101[5]),
        .O(temp_cmp_three_inc_min_102_i_12_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_three_inc_min_102_i_13
       (.I0(three_inc_min_limit[2]),
        .I1(device_temp_101[2]),
        .I2(three_inc_min_limit[3]),
        .I3(device_temp_101[3]),
        .O(temp_cmp_three_inc_min_102_i_13_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_three_inc_min_102_i_14
       (.I0(three_dec_min_limit[0]),
        .I1(device_temp_101[0]),
        .I2(three_inc_min_limit[1]),
        .I3(device_temp_101[1]),
        .O(temp_cmp_three_inc_min_102_i_14_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_three_inc_min_102_i_3
       (.I0(three_inc_min_limit[10]),
        .I1(device_temp_101[10]),
        .I2(device_temp_101[11]),
        .I3(three_inc_min_limit[11]),
        .O(temp_cmp_three_inc_min_102_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_three_inc_min_102_i_4
       (.I0(three_inc_min_limit[8]),
        .I1(device_temp_101[8]),
        .I2(device_temp_101[9]),
        .I3(three_inc_min_limit[9]),
        .O(temp_cmp_three_inc_min_102_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_three_inc_min_102_i_5
       (.I0(three_inc_min_limit[10]),
        .I1(device_temp_101[10]),
        .I2(three_inc_min_limit[11]),
        .I3(device_temp_101[11]),
        .O(temp_cmp_three_inc_min_102_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_three_inc_min_102_i_6
       (.I0(three_inc_min_limit[8]),
        .I1(device_temp_101[8]),
        .I2(three_inc_min_limit[9]),
        .I3(device_temp_101[9]),
        .O(temp_cmp_three_inc_min_102_i_6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_three_inc_min_102_i_7
       (.I0(three_inc_min_limit[6]),
        .I1(device_temp_101[6]),
        .I2(device_temp_101[7]),
        .I3(three_inc_min_limit[7]),
        .O(temp_cmp_three_inc_min_102_i_7_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_three_inc_min_102_i_8
       (.I0(three_inc_min_limit[4]),
        .I1(device_temp_101[4]),
        .I2(device_temp_101[5]),
        .I3(three_inc_min_limit[5]),
        .O(temp_cmp_three_inc_min_102_i_8_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_three_inc_min_102_i_9
       (.I0(three_inc_min_limit[2]),
        .I1(device_temp_101[2]),
        .I2(device_temp_101[3]),
        .I3(three_inc_min_limit[3]),
        .O(temp_cmp_three_inc_min_102_i_9_n_0));
  FDRE temp_cmp_three_inc_min_102_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(temp_cmp_three_inc_min_101),
        .Q(temp_cmp_three_inc_min_102),
        .R(1'b0));
  CARRY4 temp_cmp_three_inc_min_102_reg_i_1
       (.CI(temp_cmp_three_inc_min_102_reg_i_2_n_0),
        .CO({NLW_temp_cmp_three_inc_min_102_reg_i_1_CO_UNCONNECTED[3:2],temp_cmp_three_inc_min_101,temp_cmp_three_inc_min_102_reg_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,temp_cmp_three_inc_min_102_i_3_n_0,temp_cmp_three_inc_min_102_i_4_n_0}),
        .O(NLW_temp_cmp_three_inc_min_102_reg_i_1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,temp_cmp_three_inc_min_102_i_5_n_0,temp_cmp_three_inc_min_102_i_6_n_0}));
  CARRY4 temp_cmp_three_inc_min_102_reg_i_2
       (.CI(1'b0),
        .CO({temp_cmp_three_inc_min_102_reg_i_2_n_0,temp_cmp_three_inc_min_102_reg_i_2_n_1,temp_cmp_three_inc_min_102_reg_i_2_n_2,temp_cmp_three_inc_min_102_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({temp_cmp_three_inc_min_102_i_7_n_0,temp_cmp_three_inc_min_102_i_8_n_0,temp_cmp_three_inc_min_102_i_9_n_0,temp_cmp_three_inc_min_102_i_10_n_0}),
        .O(NLW_temp_cmp_three_inc_min_102_reg_i_2_O_UNCONNECTED[3:0]),
        .S({temp_cmp_three_inc_min_102_i_11_n_0,temp_cmp_three_inc_min_102_i_12_n_0,temp_cmp_three_inc_min_102_i_13_n_0,temp_cmp_three_inc_min_102_i_14_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_two_dec_max_102_i_10
       (.I0(device_temp_101[0]),
        .I1(two_dec_max_limit[0]),
        .I2(two_dec_max_limit[1]),
        .I3(device_temp_101[1]),
        .O(temp_cmp_two_dec_max_102_i_10_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_two_dec_max_102_i_11
       (.I0(device_temp_101[6]),
        .I1(two_dec_max_limit[6]),
        .I2(device_temp_101[7]),
        .I3(two_dec_max_limit[7]),
        .O(temp_cmp_two_dec_max_102_i_11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_two_dec_max_102_i_12
       (.I0(device_temp_101[4]),
        .I1(two_dec_max_limit[4]),
        .I2(device_temp_101[5]),
        .I3(two_dec_max_limit[5]),
        .O(temp_cmp_two_dec_max_102_i_12_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_two_dec_max_102_i_13
       (.I0(device_temp_101[2]),
        .I1(two_dec_max_limit[2]),
        .I2(device_temp_101[3]),
        .I3(two_dec_max_limit[3]),
        .O(temp_cmp_two_dec_max_102_i_13_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_two_dec_max_102_i_14
       (.I0(device_temp_101[0]),
        .I1(two_dec_max_limit[0]),
        .I2(device_temp_101[1]),
        .I3(two_dec_max_limit[1]),
        .O(temp_cmp_two_dec_max_102_i_14_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_two_dec_max_102_i_3
       (.I0(device_temp_101[10]),
        .I1(two_dec_max_limit[10]),
        .I2(two_dec_max_limit[11]),
        .I3(device_temp_101[11]),
        .O(temp_cmp_two_dec_max_102_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_two_dec_max_102_i_4
       (.I0(device_temp_101[8]),
        .I1(two_dec_max_limit[8]),
        .I2(two_dec_max_limit[9]),
        .I3(device_temp_101[9]),
        .O(temp_cmp_two_dec_max_102_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_two_dec_max_102_i_5
       (.I0(device_temp_101[10]),
        .I1(two_dec_max_limit[10]),
        .I2(device_temp_101[11]),
        .I3(two_dec_max_limit[11]),
        .O(temp_cmp_two_dec_max_102_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_two_dec_max_102_i_6
       (.I0(device_temp_101[8]),
        .I1(two_dec_max_limit[8]),
        .I2(device_temp_101[9]),
        .I3(two_dec_max_limit[9]),
        .O(temp_cmp_two_dec_max_102_i_6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_two_dec_max_102_i_7
       (.I0(device_temp_101[6]),
        .I1(two_dec_max_limit[6]),
        .I2(two_dec_max_limit[7]),
        .I3(device_temp_101[7]),
        .O(temp_cmp_two_dec_max_102_i_7_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_two_dec_max_102_i_8
       (.I0(device_temp_101[4]),
        .I1(two_dec_max_limit[4]),
        .I2(two_dec_max_limit[5]),
        .I3(device_temp_101[5]),
        .O(temp_cmp_two_dec_max_102_i_8_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_two_dec_max_102_i_9
       (.I0(device_temp_101[2]),
        .I1(two_dec_max_limit[2]),
        .I2(two_dec_max_limit[3]),
        .I3(device_temp_101[3]),
        .O(temp_cmp_two_dec_max_102_i_9_n_0));
  FDRE temp_cmp_two_dec_max_102_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(temp_cmp_two_dec_max_101),
        .Q(temp_cmp_two_dec_max_102),
        .R(1'b0));
  CARRY4 temp_cmp_two_dec_max_102_reg_i_1
       (.CI(temp_cmp_two_dec_max_102_reg_i_2_n_0),
        .CO({NLW_temp_cmp_two_dec_max_102_reg_i_1_CO_UNCONNECTED[3:2],temp_cmp_two_dec_max_101,temp_cmp_two_dec_max_102_reg_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,temp_cmp_two_dec_max_102_i_3_n_0,temp_cmp_two_dec_max_102_i_4_n_0}),
        .O(NLW_temp_cmp_two_dec_max_102_reg_i_1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,temp_cmp_two_dec_max_102_i_5_n_0,temp_cmp_two_dec_max_102_i_6_n_0}));
  CARRY4 temp_cmp_two_dec_max_102_reg_i_2
       (.CI(1'b0),
        .CO({temp_cmp_two_dec_max_102_reg_i_2_n_0,temp_cmp_two_dec_max_102_reg_i_2_n_1,temp_cmp_two_dec_max_102_reg_i_2_n_2,temp_cmp_two_dec_max_102_reg_i_2_n_3}),
        .CYINIT(1'b1),
        .DI({temp_cmp_two_dec_max_102_i_7_n_0,temp_cmp_two_dec_max_102_i_8_n_0,temp_cmp_two_dec_max_102_i_9_n_0,temp_cmp_two_dec_max_102_i_10_n_0}),
        .O(NLW_temp_cmp_two_dec_max_102_reg_i_2_O_UNCONNECTED[3:0]),
        .S({temp_cmp_two_dec_max_102_i_11_n_0,temp_cmp_two_dec_max_102_i_12_n_0,temp_cmp_two_dec_max_102_i_13_n_0,temp_cmp_two_dec_max_102_i_14_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_two_dec_min_102_i_10
       (.I0(three_dec_min_limit[0]),
        .I1(device_temp_101[0]),
        .I2(device_temp_101[1]),
        .I3(two_dec_min_limit[1]),
        .O(temp_cmp_two_dec_min_102_i_10_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_two_dec_min_102_i_11
       (.I0(two_dec_min_limit[6]),
        .I1(device_temp_101[6]),
        .I2(two_dec_min_limit[7]),
        .I3(device_temp_101[7]),
        .O(temp_cmp_two_dec_min_102_i_11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_two_dec_min_102_i_12
       (.I0(two_dec_min_limit[4]),
        .I1(device_temp_101[4]),
        .I2(two_dec_min_limit[5]),
        .I3(device_temp_101[5]),
        .O(temp_cmp_two_dec_min_102_i_12_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_two_dec_min_102_i_13
       (.I0(two_dec_min_limit[2]),
        .I1(device_temp_101[2]),
        .I2(two_dec_min_limit[3]),
        .I3(device_temp_101[3]),
        .O(temp_cmp_two_dec_min_102_i_13_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_two_dec_min_102_i_14
       (.I0(three_dec_min_limit[0]),
        .I1(device_temp_101[0]),
        .I2(two_dec_min_limit[1]),
        .I3(device_temp_101[1]),
        .O(temp_cmp_two_dec_min_102_i_14_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_two_dec_min_102_i_3
       (.I0(two_dec_min_limit[10]),
        .I1(device_temp_101[10]),
        .I2(device_temp_101[11]),
        .I3(two_dec_min_limit[11]),
        .O(temp_cmp_two_dec_min_102_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_two_dec_min_102_i_4
       (.I0(two_dec_min_limit[8]),
        .I1(device_temp_101[8]),
        .I2(device_temp_101[9]),
        .I3(two_dec_min_limit[9]),
        .O(temp_cmp_two_dec_min_102_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_two_dec_min_102_i_5
       (.I0(two_dec_min_limit[10]),
        .I1(device_temp_101[10]),
        .I2(two_dec_min_limit[11]),
        .I3(device_temp_101[11]),
        .O(temp_cmp_two_dec_min_102_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_two_dec_min_102_i_6
       (.I0(two_dec_min_limit[8]),
        .I1(device_temp_101[8]),
        .I2(two_dec_min_limit[9]),
        .I3(device_temp_101[9]),
        .O(temp_cmp_two_dec_min_102_i_6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_two_dec_min_102_i_7
       (.I0(two_dec_min_limit[6]),
        .I1(device_temp_101[6]),
        .I2(device_temp_101[7]),
        .I3(two_dec_min_limit[7]),
        .O(temp_cmp_two_dec_min_102_i_7_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_two_dec_min_102_i_8
       (.I0(two_dec_min_limit[4]),
        .I1(device_temp_101[4]),
        .I2(device_temp_101[5]),
        .I3(two_dec_min_limit[5]),
        .O(temp_cmp_two_dec_min_102_i_8_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_two_dec_min_102_i_9
       (.I0(two_dec_min_limit[2]),
        .I1(device_temp_101[2]),
        .I2(device_temp_101[3]),
        .I3(two_dec_min_limit[3]),
        .O(temp_cmp_two_dec_min_102_i_9_n_0));
  FDRE temp_cmp_two_dec_min_102_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(temp_cmp_two_dec_min_101),
        .Q(temp_cmp_two_dec_min_102),
        .R(1'b0));
  CARRY4 temp_cmp_two_dec_min_102_reg_i_1
       (.CI(temp_cmp_two_dec_min_102_reg_i_2_n_0),
        .CO({NLW_temp_cmp_two_dec_min_102_reg_i_1_CO_UNCONNECTED[3:2],temp_cmp_two_dec_min_101,temp_cmp_two_dec_min_102_reg_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,temp_cmp_two_dec_min_102_i_3_n_0,temp_cmp_two_dec_min_102_i_4_n_0}),
        .O(NLW_temp_cmp_two_dec_min_102_reg_i_1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,temp_cmp_two_dec_min_102_i_5_n_0,temp_cmp_two_dec_min_102_i_6_n_0}));
  CARRY4 temp_cmp_two_dec_min_102_reg_i_2
       (.CI(1'b0),
        .CO({temp_cmp_two_dec_min_102_reg_i_2_n_0,temp_cmp_two_dec_min_102_reg_i_2_n_1,temp_cmp_two_dec_min_102_reg_i_2_n_2,temp_cmp_two_dec_min_102_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({temp_cmp_two_dec_min_102_i_7_n_0,temp_cmp_two_dec_min_102_i_8_n_0,temp_cmp_two_dec_min_102_i_9_n_0,temp_cmp_two_dec_min_102_i_10_n_0}),
        .O(NLW_temp_cmp_two_dec_min_102_reg_i_2_O_UNCONNECTED[3:0]),
        .S({temp_cmp_two_dec_min_102_i_11_n_0,temp_cmp_two_dec_min_102_i_12_n_0,temp_cmp_two_dec_min_102_i_13_n_0,temp_cmp_two_dec_min_102_i_14_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_two_inc_max_102_i_10
       (.I0(device_temp_101[0]),
        .I1(two_dec_max_limit[0]),
        .I2(two_inc_max_limit[1]),
        .I3(device_temp_101[1]),
        .O(temp_cmp_two_inc_max_102_i_10_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_two_inc_max_102_i_11
       (.I0(device_temp_101[6]),
        .I1(two_inc_max_limit[6]),
        .I2(device_temp_101[7]),
        .I3(two_inc_max_limit[7]),
        .O(temp_cmp_two_inc_max_102_i_11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_two_inc_max_102_i_12
       (.I0(device_temp_101[4]),
        .I1(two_inc_max_limit[4]),
        .I2(device_temp_101[5]),
        .I3(two_inc_max_limit[5]),
        .O(temp_cmp_two_inc_max_102_i_12_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_two_inc_max_102_i_13
       (.I0(device_temp_101[2]),
        .I1(two_inc_max_limit[2]),
        .I2(device_temp_101[3]),
        .I3(two_inc_max_limit[3]),
        .O(temp_cmp_two_inc_max_102_i_13_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_two_inc_max_102_i_14
       (.I0(device_temp_101[0]),
        .I1(two_dec_max_limit[0]),
        .I2(device_temp_101[1]),
        .I3(two_inc_max_limit[1]),
        .O(temp_cmp_two_inc_max_102_i_14_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_two_inc_max_102_i_3
       (.I0(device_temp_101[10]),
        .I1(two_inc_max_limit[10]),
        .I2(two_inc_max_limit[11]),
        .I3(device_temp_101[11]),
        .O(temp_cmp_two_inc_max_102_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_two_inc_max_102_i_4
       (.I0(device_temp_101[8]),
        .I1(two_inc_max_limit[8]),
        .I2(two_inc_max_limit[9]),
        .I3(device_temp_101[9]),
        .O(temp_cmp_two_inc_max_102_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_two_inc_max_102_i_5
       (.I0(device_temp_101[10]),
        .I1(two_inc_max_limit[10]),
        .I2(device_temp_101[11]),
        .I3(two_inc_max_limit[11]),
        .O(temp_cmp_two_inc_max_102_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_two_inc_max_102_i_6
       (.I0(device_temp_101[8]),
        .I1(two_inc_max_limit[8]),
        .I2(device_temp_101[9]),
        .I3(two_inc_max_limit[9]),
        .O(temp_cmp_two_inc_max_102_i_6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_two_inc_max_102_i_7
       (.I0(device_temp_101[6]),
        .I1(two_inc_max_limit[6]),
        .I2(two_inc_max_limit[7]),
        .I3(device_temp_101[7]),
        .O(temp_cmp_two_inc_max_102_i_7_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_two_inc_max_102_i_8
       (.I0(device_temp_101[4]),
        .I1(two_inc_max_limit[4]),
        .I2(two_inc_max_limit[5]),
        .I3(device_temp_101[5]),
        .O(temp_cmp_two_inc_max_102_i_8_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_two_inc_max_102_i_9
       (.I0(device_temp_101[2]),
        .I1(two_inc_max_limit[2]),
        .I2(two_inc_max_limit[3]),
        .I3(device_temp_101[3]),
        .O(temp_cmp_two_inc_max_102_i_9_n_0));
  FDRE temp_cmp_two_inc_max_102_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(temp_cmp_two_inc_max_101),
        .Q(temp_cmp_two_inc_max_102),
        .R(1'b0));
  CARRY4 temp_cmp_two_inc_max_102_reg_i_1
       (.CI(temp_cmp_two_inc_max_102_reg_i_2_n_0),
        .CO({NLW_temp_cmp_two_inc_max_102_reg_i_1_CO_UNCONNECTED[3:2],temp_cmp_two_inc_max_101,temp_cmp_two_inc_max_102_reg_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,temp_cmp_two_inc_max_102_i_3_n_0,temp_cmp_two_inc_max_102_i_4_n_0}),
        .O(NLW_temp_cmp_two_inc_max_102_reg_i_1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,temp_cmp_two_inc_max_102_i_5_n_0,temp_cmp_two_inc_max_102_i_6_n_0}));
  CARRY4 temp_cmp_two_inc_max_102_reg_i_2
       (.CI(1'b0),
        .CO({temp_cmp_two_inc_max_102_reg_i_2_n_0,temp_cmp_two_inc_max_102_reg_i_2_n_1,temp_cmp_two_inc_max_102_reg_i_2_n_2,temp_cmp_two_inc_max_102_reg_i_2_n_3}),
        .CYINIT(1'b1),
        .DI({temp_cmp_two_inc_max_102_i_7_n_0,temp_cmp_two_inc_max_102_i_8_n_0,temp_cmp_two_inc_max_102_i_9_n_0,temp_cmp_two_inc_max_102_i_10_n_0}),
        .O(NLW_temp_cmp_two_inc_max_102_reg_i_2_O_UNCONNECTED[3:0]),
        .S({temp_cmp_two_inc_max_102_i_11_n_0,temp_cmp_two_inc_max_102_i_12_n_0,temp_cmp_two_inc_max_102_i_13_n_0,temp_cmp_two_inc_max_102_i_14_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_two_inc_min_102_i_10
       (.I0(three_dec_min_limit[0]),
        .I1(device_temp_101[0]),
        .I2(device_temp_101[1]),
        .I3(two_inc_min_limit[1]),
        .O(temp_cmp_two_inc_min_102_i_10_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_two_inc_min_102_i_11
       (.I0(two_inc_min_limit[6]),
        .I1(device_temp_101[6]),
        .I2(two_inc_min_limit[7]),
        .I3(device_temp_101[7]),
        .O(temp_cmp_two_inc_min_102_i_11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_two_inc_min_102_i_12
       (.I0(two_inc_min_limit[4]),
        .I1(device_temp_101[4]),
        .I2(two_inc_min_limit[5]),
        .I3(device_temp_101[5]),
        .O(temp_cmp_two_inc_min_102_i_12_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_two_inc_min_102_i_13
       (.I0(two_inc_min_limit[2]),
        .I1(device_temp_101[2]),
        .I2(two_inc_min_limit[3]),
        .I3(device_temp_101[3]),
        .O(temp_cmp_two_inc_min_102_i_13_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_two_inc_min_102_i_14
       (.I0(three_dec_min_limit[0]),
        .I1(device_temp_101[0]),
        .I2(two_inc_min_limit[1]),
        .I3(device_temp_101[1]),
        .O(temp_cmp_two_inc_min_102_i_14_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_two_inc_min_102_i_3
       (.I0(two_inc_min_limit[10]),
        .I1(device_temp_101[10]),
        .I2(device_temp_101[11]),
        .I3(two_inc_min_limit[11]),
        .O(temp_cmp_two_inc_min_102_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_two_inc_min_102_i_4
       (.I0(two_inc_min_limit[8]),
        .I1(device_temp_101[8]),
        .I2(device_temp_101[9]),
        .I3(two_inc_min_limit[9]),
        .O(temp_cmp_two_inc_min_102_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_two_inc_min_102_i_5
       (.I0(two_inc_min_limit[10]),
        .I1(device_temp_101[10]),
        .I2(two_inc_min_limit[11]),
        .I3(device_temp_101[11]),
        .O(temp_cmp_two_inc_min_102_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    temp_cmp_two_inc_min_102_i_6
       (.I0(two_inc_min_limit[8]),
        .I1(device_temp_101[8]),
        .I2(two_inc_min_limit[9]),
        .I3(device_temp_101[9]),
        .O(temp_cmp_two_inc_min_102_i_6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_two_inc_min_102_i_7
       (.I0(two_inc_min_limit[6]),
        .I1(device_temp_101[6]),
        .I2(device_temp_101[7]),
        .I3(two_inc_min_limit[7]),
        .O(temp_cmp_two_inc_min_102_i_7_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_two_inc_min_102_i_8
       (.I0(two_inc_min_limit[4]),
        .I1(device_temp_101[4]),
        .I2(device_temp_101[5]),
        .I3(two_inc_min_limit[5]),
        .O(temp_cmp_two_inc_min_102_i_8_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    temp_cmp_two_inc_min_102_i_9
       (.I0(two_inc_min_limit[2]),
        .I1(device_temp_101[2]),
        .I2(device_temp_101[3]),
        .I3(two_inc_min_limit[3]),
        .O(temp_cmp_two_inc_min_102_i_9_n_0));
  FDRE temp_cmp_two_inc_min_102_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(temp_cmp_two_inc_min_101),
        .Q(temp_cmp_two_inc_min_102),
        .R(1'b0));
  CARRY4 temp_cmp_two_inc_min_102_reg_i_1
       (.CI(temp_cmp_two_inc_min_102_reg_i_2_n_0),
        .CO({NLW_temp_cmp_two_inc_min_102_reg_i_1_CO_UNCONNECTED[3:2],temp_cmp_two_inc_min_101,temp_cmp_two_inc_min_102_reg_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,temp_cmp_two_inc_min_102_i_3_n_0,temp_cmp_two_inc_min_102_i_4_n_0}),
        .O(NLW_temp_cmp_two_inc_min_102_reg_i_1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,temp_cmp_two_inc_min_102_i_5_n_0,temp_cmp_two_inc_min_102_i_6_n_0}));
  CARRY4 temp_cmp_two_inc_min_102_reg_i_2
       (.CI(1'b0),
        .CO({temp_cmp_two_inc_min_102_reg_i_2_n_0,temp_cmp_two_inc_min_102_reg_i_2_n_1,temp_cmp_two_inc_min_102_reg_i_2_n_2,temp_cmp_two_inc_min_102_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({temp_cmp_two_inc_min_102_i_7_n_0,temp_cmp_two_inc_min_102_i_8_n_0,temp_cmp_two_inc_min_102_i_9_n_0,temp_cmp_two_inc_min_102_i_10_n_0}),
        .O(NLW_temp_cmp_two_inc_min_102_reg_i_2_O_UNCONNECTED[3:0]),
        .S({temp_cmp_two_inc_min_102_i_11_n_0,temp_cmp_two_inc_min_102_i_12_n_0,temp_cmp_two_inc_min_102_i_13_n_0,temp_cmp_two_inc_min_102_i_14_n_0}));
  FDRE tempmon_init_complete_reg
       (.C(sys_rst),
        .CE(tempmon_state_init),
        .D(tempmon_state_init),
        .Q(tempmon_init_complete),
        .R(SS));
  FDRE tempmon_sample_en_101_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(tempmon_sample_en),
        .Q(tempmon_sample_en_101),
        .R(SS));
  FDRE tempmon_sample_en_102_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(tempmon_sample_en_101),
        .Q(tempmon_sample_en_102),
        .R(rstdiv0_sync_r1_reg_rep__6));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \tempmon_state[0]_i_2 
       (.I0(\tempmon_state[10]_i_7_n_0 ),
        .O(\tempmon_state[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEAFFFFFFFF)) 
    \tempmon_state[10]_i_1 
       (.I0(\tempmon_state[10]_i_3_n_0 ),
        .I1(\tempmon_state[10]_i_4_n_0 ),
        .I2(update_temp_102),
        .I3(\tempmon_state[10]_i_5_n_0 ),
        .I4(\tempmon_state[10]_i_6_n_0 ),
        .I5(\tempmon_state[10]_i_7_n_0 ),
        .O(tempmon_state_nxt));
  LUT3 #(
    .INIT(8'h80)) 
    \tempmon_state[10]_i_10 
       (.I0(update_temp_102),
        .I1(temp_cmp_four_dec_min_102),
        .I2(tempmon_state[10]),
        .O(\tempmon_state[10]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \tempmon_state[10]_i_11 
       (.I0(tempmon_state[5]),
        .I1(temp_cmp_one_inc_min_102),
        .I2(update_temp_102),
        .I3(tempmon_state[4]),
        .I4(temp_cmp_two_inc_min_102),
        .O(\tempmon_state[10]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \tempmon_state[10]_i_12 
       (.I0(tempmon_state[1]),
        .I1(init_calib_complete_reg),
        .I2(tempmon_state[0]),
        .I3(update_temp_102),
        .I4(tempmon_state[9]),
        .I5(temp_cmp_three_dec_min_102),
        .O(\tempmon_state[10]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT5 #(
    .INIT(32'h00010116)) 
    \tempmon_state[10]_i_13 
       (.I0(tempmon_state[0]),
        .I1(tempmon_state[1]),
        .I2(tempmon_state[2]),
        .I3(tempmon_state[3]),
        .I4(tempmon_state[4]),
        .O(\tempmon_state[10]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT5 #(
    .INIT(32'hFFFEFEE8)) 
    \tempmon_state[10]_i_14 
       (.I0(tempmon_state[0]),
        .I1(tempmon_state[1]),
        .I2(tempmon_state[2]),
        .I3(tempmon_state[3]),
        .I4(tempmon_state[4]),
        .O(\tempmon_state[10]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100010116)) 
    \tempmon_state[10]_i_15 
       (.I0(tempmon_state[5]),
        .I1(tempmon_state[6]),
        .I2(tempmon_state[7]),
        .I3(tempmon_state[8]),
        .I4(tempmon_state[9]),
        .I5(tempmon_state[10]),
        .O(\tempmon_state[10]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFEE8)) 
    \tempmon_state[10]_i_16 
       (.I0(tempmon_state[5]),
        .I1(tempmon_state[6]),
        .I2(tempmon_state[7]),
        .I3(tempmon_state[8]),
        .I4(tempmon_state[9]),
        .I5(tempmon_state[10]),
        .O(\tempmon_state[10]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \tempmon_state[10]_i_2 
       (.I0(tempmon_state[9]),
        .I1(\tempmon_state[10]_i_7_n_0 ),
        .I2(temp_cmp_three_dec_max_102),
        .I3(update_temp_102),
        .O(\tempmon_state[10]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFF80)) 
    \tempmon_state[10]_i_3 
       (.I0(temp_cmp_four_inc_max_102),
        .I1(update_temp_102),
        .I2(tempmon_state[2]),
        .I3(\tempmon_state[10]_i_8_n_0 ),
        .I4(\tempmon_state[10]_i_9_n_0 ),
        .O(\tempmon_state[10]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \tempmon_state[10]_i_4 
       (.I0(tempmon_state[6]),
        .I1(temp_cmp_neutral_min_102),
        .O(\tempmon_state[10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFAAEAAA)) 
    \tempmon_state[10]_i_5 
       (.I0(\tempmon_state[10]_i_10_n_0 ),
        .I1(tempmon_state[3]),
        .I2(temp_cmp_three_inc_min_102),
        .I3(update_temp_102),
        .I4(pi_f_dec_i_2_n_0),
        .I5(\tempmon_state[10]_i_11_n_0 ),
        .O(\tempmon_state[10]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFAAEAAAEAAAEAAA)) 
    \tempmon_state[10]_i_6 
       (.I0(\tempmon_state[10]_i_12_n_0 ),
        .I1(temp_cmp_one_dec_min_102),
        .I2(tempmon_state[7]),
        .I3(update_temp_102),
        .I4(temp_cmp_two_dec_min_102),
        .I5(tempmon_state[8]),
        .O(\tempmon_state[10]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h0012)) 
    \tempmon_state[10]_i_7 
       (.I0(\tempmon_state[10]_i_13_n_0 ),
        .I1(\tempmon_state[10]_i_14_n_0 ),
        .I2(\tempmon_state[10]_i_15_n_0 ),
        .I3(\tempmon_state[10]_i_16_n_0 ),
        .O(\tempmon_state[10]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT5 #(
    .INIT(32'hF0808080)) 
    \tempmon_state[10]_i_8 
       (.I0(temp_cmp_two_dec_max_102),
        .I1(tempmon_state[8]),
        .I2(update_temp_102),
        .I3(temp_cmp_three_dec_max_102),
        .I4(tempmon_state[9]),
        .O(\tempmon_state[10]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \tempmon_state[10]_i_9 
       (.I0(temp_cmp_neutral_max_102),
        .I1(tempmon_state[6]),
        .I2(update_temp_102),
        .I3(temp_cmp_one_dec_max_102),
        .I4(tempmon_state[7]),
        .O(\tempmon_state[10]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \tempmon_state[1]_i_1 
       (.I0(\tempmon_state[10]_i_7_n_0 ),
        .I1(tempmon_state[0]),
        .O(\tempmon_state[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    \tempmon_state[2]_i_1 
       (.I0(tempmon_state[3]),
        .I1(\tempmon_state[10]_i_7_n_0 ),
        .I2(update_temp_102),
        .I3(temp_cmp_three_inc_max_102),
        .O(\tempmon_state[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT5 #(
    .INIT(32'hFF007000)) 
    \tempmon_state[3]_i_1 
       (.I0(temp_cmp_two_inc_max_102),
        .I1(update_temp_102),
        .I2(tempmon_state[4]),
        .I3(\tempmon_state[10]_i_7_n_0 ),
        .I4(tempmon_state[2]),
        .O(\tempmon_state[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8FFF000088000000)) 
    \tempmon_state[4]_i_1 
       (.I0(tempmon_state[3]),
        .I1(temp_cmp_three_inc_max_102),
        .I2(temp_cmp_one_inc_max_102),
        .I3(update_temp_102),
        .I4(\tempmon_state[10]_i_7_n_0 ),
        .I5(tempmon_state[5]),
        .O(\tempmon_state[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8FFF000080800000)) 
    \tempmon_state[5]_i_1 
       (.I0(tempmon_state[4]),
        .I1(temp_cmp_two_inc_max_102),
        .I2(update_temp_102),
        .I3(temp_cmp_neutral_max_102),
        .I4(\tempmon_state[10]_i_7_n_0 ),
        .I5(tempmon_state[6]),
        .O(\tempmon_state[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF00EE00AE00EE00)) 
    \tempmon_state[6]_i_1 
       (.I0(tempmon_state[1]),
        .I1(tempmon_state[7]),
        .I2(temp_cmp_one_dec_max_102),
        .I3(\tempmon_state[10]_i_7_n_0 ),
        .I4(update_temp_102),
        .I5(\tempmon_state[6]_i_2_n_0 ),
        .O(\tempmon_state[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \tempmon_state[6]_i_2 
       (.I0(tempmon_state[5]),
        .I1(temp_cmp_one_inc_max_102),
        .O(\tempmon_state[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFC4C00004C4C0000)) 
    \tempmon_state[7]_i_1 
       (.I0(temp_cmp_two_dec_max_102),
        .I1(tempmon_state[8]),
        .I2(update_temp_102),
        .I3(temp_cmp_neutral_max_102),
        .I4(\tempmon_state[10]_i_7_n_0 ),
        .I5(tempmon_state[6]),
        .O(\tempmon_state[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFC4C00004C4C0000)) 
    \tempmon_state[8]_i_1 
       (.I0(temp_cmp_three_dec_max_102),
        .I1(tempmon_state[9]),
        .I2(update_temp_102),
        .I3(temp_cmp_one_dec_max_102),
        .I4(\tempmon_state[10]_i_7_n_0 ),
        .I5(tempmon_state[7]),
        .O(\tempmon_state[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF800000)) 
    \tempmon_state[9]_i_1 
       (.I0(update_temp_102),
        .I1(temp_cmp_two_dec_max_102),
        .I2(tempmon_state[8]),
        .I3(tempmon_state[10]),
        .I4(\tempmon_state[10]_i_7_n_0 ),
        .O(\tempmon_state[9]_i_1_n_0 ));
  FDSE \tempmon_state_reg[0] 
       (.C(sys_rst),
        .CE(tempmon_state_nxt),
        .D(\tempmon_state[0]_i_2_n_0 ),
        .Q(tempmon_state[0]),
        .S(SS));
  FDRE \tempmon_state_reg[10] 
       (.C(sys_rst),
        .CE(tempmon_state_nxt),
        .D(\tempmon_state[10]_i_2_n_0 ),
        .Q(tempmon_state[10]),
        .R(rstdiv0_sync_r1_reg_rep__8));
  FDRE \tempmon_state_reg[1] 
       (.C(sys_rst),
        .CE(tempmon_state_nxt),
        .D(\tempmon_state[1]_i_1_n_0 ),
        .Q(tempmon_state[1]),
        .R(rstdiv0_sync_r1_reg_rep__8));
  FDRE \tempmon_state_reg[2] 
       (.C(sys_rst),
        .CE(tempmon_state_nxt),
        .D(\tempmon_state[2]_i_1_n_0 ),
        .Q(tempmon_state[2]),
        .R(rstdiv0_sync_r1_reg_rep__8));
  FDRE \tempmon_state_reg[3] 
       (.C(sys_rst),
        .CE(tempmon_state_nxt),
        .D(\tempmon_state[3]_i_1_n_0 ),
        .Q(tempmon_state[3]),
        .R(rstdiv0_sync_r1_reg_rep__8));
  FDRE \tempmon_state_reg[4] 
       (.C(sys_rst),
        .CE(tempmon_state_nxt),
        .D(\tempmon_state[4]_i_1_n_0 ),
        .Q(tempmon_state[4]),
        .R(rstdiv0_sync_r1_reg_rep__8));
  FDRE \tempmon_state_reg[5] 
       (.C(sys_rst),
        .CE(tempmon_state_nxt),
        .D(\tempmon_state[5]_i_1_n_0 ),
        .Q(tempmon_state[5]),
        .R(rstdiv0_sync_r1_reg_rep__8));
  FDRE \tempmon_state_reg[6] 
       (.C(sys_rst),
        .CE(tempmon_state_nxt),
        .D(\tempmon_state[6]_i_1_n_0 ),
        .Q(tempmon_state[6]),
        .R(rstdiv0_sync_r1_reg_rep__8));
  FDRE \tempmon_state_reg[7] 
       (.C(sys_rst),
        .CE(tempmon_state_nxt),
        .D(\tempmon_state[7]_i_1_n_0 ),
        .Q(tempmon_state[7]),
        .R(rstdiv0_sync_r1_reg_rep__8));
  FDRE \tempmon_state_reg[8] 
       (.C(sys_rst),
        .CE(tempmon_state_nxt),
        .D(\tempmon_state[8]_i_1_n_0 ),
        .Q(tempmon_state[8]),
        .R(rstdiv0_sync_r1_reg_rep__8));
  FDRE \tempmon_state_reg[9] 
       (.C(sys_rst),
        .CE(tempmon_state_nxt),
        .D(\tempmon_state[9]_i_1_n_0 ),
        .Q(tempmon_state[9]),
        .R(rstdiv0_sync_r1_reg_rep__8));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \three_dec_max_limit[0]_i_1 
       (.I0(p_0_in),
        .I1(device_temp_init[0]),
        .O(\three_dec_max_limit[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \three_dec_max_limit[10]_i_1 
       (.I0(\three_dec_max_limit_reg[11]_i_2_n_6 ),
        .I1(p_0_in),
        .O(\three_dec_max_limit[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \three_dec_max_limit[11]_i_1 
       (.I0(\three_dec_max_limit_reg[11]_i_2_n_5 ),
        .I1(p_0_in),
        .O(\three_dec_max_limit[11]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \three_dec_max_limit[11]_i_3 
       (.I0(device_temp_init[11]),
        .O(\three_dec_max_limit[11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \three_dec_max_limit[11]_i_4 
       (.I0(device_temp_init[10]),
        .O(\three_dec_max_limit[11]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \three_dec_max_limit[11]_i_5 
       (.I0(device_temp_init[9]),
        .O(\three_dec_max_limit[11]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \three_dec_max_limit[1]_i_1 
       (.I0(\three_inc_max_limit_reg[4]_i_1_n_7 ),
        .I1(p_0_in),
        .O(\three_dec_max_limit[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \three_dec_max_limit[2]_i_1 
       (.I0(\three_dec_max_limit_reg[4]_i_2_n_6 ),
        .I1(p_0_in),
        .O(\three_dec_max_limit[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \three_dec_max_limit[3]_i_1 
       (.I0(\three_dec_max_limit_reg[4]_i_2_n_5 ),
        .I1(p_0_in),
        .O(\three_dec_max_limit[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \three_dec_max_limit[4]_i_1 
       (.I0(\three_dec_max_limit_reg[4]_i_2_n_4 ),
        .I1(p_0_in),
        .O(\three_dec_max_limit[4]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \three_dec_max_limit[4]_i_3 
       (.I0(device_temp_init[4]),
        .O(\three_dec_max_limit[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \three_dec_max_limit[4]_i_4 
       (.I0(device_temp_init[3]),
        .O(\three_dec_max_limit[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \three_dec_max_limit[4]_i_5 
       (.I0(device_temp_init[2]),
        .O(\three_dec_max_limit[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \three_dec_max_limit[4]_i_6 
       (.I0(device_temp_init[1]),
        .O(\three_dec_max_limit[4]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \three_dec_max_limit[5]_i_1 
       (.I0(\three_dec_max_limit_reg[8]_i_2_n_7 ),
        .I1(p_0_in),
        .O(\three_dec_max_limit[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \three_dec_max_limit[6]_i_1 
       (.I0(\three_dec_max_limit_reg[8]_i_2_n_6 ),
        .I1(p_0_in),
        .O(\three_dec_max_limit[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \three_dec_max_limit[7]_i_1 
       (.I0(\three_dec_max_limit_reg[8]_i_2_n_5 ),
        .I1(p_0_in),
        .O(\three_dec_max_limit[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \three_dec_max_limit[8]_i_1 
       (.I0(\three_dec_max_limit_reg[8]_i_2_n_4 ),
        .I1(p_0_in),
        .O(\three_dec_max_limit[8]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \three_dec_max_limit[8]_i_3 
       (.I0(device_temp_init[8]),
        .O(\three_dec_max_limit[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \three_dec_max_limit[8]_i_4 
       (.I0(device_temp_init[7]),
        .O(\three_dec_max_limit[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \three_dec_max_limit[8]_i_5 
       (.I0(device_temp_init[6]),
        .O(\three_dec_max_limit[8]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \three_dec_max_limit[8]_i_6 
       (.I0(device_temp_init[5]),
        .O(\three_dec_max_limit[8]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \three_dec_max_limit[9]_i_1 
       (.I0(\three_dec_max_limit_reg[11]_i_2_n_7 ),
        .I1(p_0_in),
        .O(\three_dec_max_limit[9]_i_1_n_0 ));
  FDRE \three_dec_max_limit_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\three_dec_max_limit[0]_i_1_n_0 ),
        .Q(three_dec_max_limit[0]),
        .R(rstdiv0_sync_r1_reg_rep__6));
  FDRE \three_dec_max_limit_reg[10] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\three_dec_max_limit[10]_i_1_n_0 ),
        .Q(three_dec_max_limit[10]),
        .R(rstdiv0_sync_r1_reg_rep__6));
  FDRE \three_dec_max_limit_reg[11] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\three_dec_max_limit[11]_i_1_n_0 ),
        .Q(three_dec_max_limit[11]),
        .R(rstdiv0_sync_r1_reg_rep__6));
  CARRY4 \three_dec_max_limit_reg[11]_i_2 
       (.CI(\three_dec_max_limit_reg[8]_i_2_n_0 ),
        .CO({p_0_in,\NLW_three_dec_max_limit_reg[11]_i_2_CO_UNCONNECTED [2],\three_dec_max_limit_reg[11]_i_2_n_2 ,\three_dec_max_limit_reg[11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,device_temp_init[9]}),
        .O({\NLW_three_dec_max_limit_reg[11]_i_2_O_UNCONNECTED [3],\three_dec_max_limit_reg[11]_i_2_n_5 ,\three_dec_max_limit_reg[11]_i_2_n_6 ,\three_dec_max_limit_reg[11]_i_2_n_7 }),
        .S({1'b1,\three_dec_max_limit[11]_i_3_n_0 ,\three_dec_max_limit[11]_i_4_n_0 ,\three_dec_max_limit[11]_i_5_n_0 }));
  FDRE \three_dec_max_limit_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\three_dec_max_limit[1]_i_1_n_0 ),
        .Q(three_dec_max_limit[1]),
        .R(rstdiv0_sync_r1_reg_rep__6));
  FDRE \three_dec_max_limit_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\three_dec_max_limit[2]_i_1_n_0 ),
        .Q(three_dec_max_limit[2]),
        .R(rstdiv0_sync_r1_reg_rep__6));
  FDRE \three_dec_max_limit_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\three_dec_max_limit[3]_i_1_n_0 ),
        .Q(three_dec_max_limit[3]),
        .R(rstdiv0_sync_r1_reg_rep__6));
  FDRE \three_dec_max_limit_reg[4] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\three_dec_max_limit[4]_i_1_n_0 ),
        .Q(three_dec_max_limit[4]),
        .R(rstdiv0_sync_r1_reg_rep__6));
  CARRY4 \three_dec_max_limit_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\three_dec_max_limit_reg[4]_i_2_n_0 ,\three_dec_max_limit_reg[4]_i_2_n_1 ,\three_dec_max_limit_reg[4]_i_2_n_2 ,\three_dec_max_limit_reg[4]_i_2_n_3 }),
        .CYINIT(device_temp_init[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\three_dec_max_limit_reg[4]_i_2_n_4 ,\three_dec_max_limit_reg[4]_i_2_n_5 ,\three_dec_max_limit_reg[4]_i_2_n_6 ,\NLW_three_dec_max_limit_reg[4]_i_2_O_UNCONNECTED [0]}),
        .S({\three_dec_max_limit[4]_i_3_n_0 ,\three_dec_max_limit[4]_i_4_n_0 ,\three_dec_max_limit[4]_i_5_n_0 ,\three_dec_max_limit[4]_i_6_n_0 }));
  FDRE \three_dec_max_limit_reg[5] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\three_dec_max_limit[5]_i_1_n_0 ),
        .Q(three_dec_max_limit[5]),
        .R(rstdiv0_sync_r1_reg_rep__6));
  FDRE \three_dec_max_limit_reg[6] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\three_dec_max_limit[6]_i_1_n_0 ),
        .Q(three_dec_max_limit[6]),
        .R(rstdiv0_sync_r1_reg_rep__6));
  FDRE \three_dec_max_limit_reg[7] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\three_dec_max_limit[7]_i_1_n_0 ),
        .Q(three_dec_max_limit[7]),
        .R(rstdiv0_sync_r1_reg_rep__6));
  FDRE \three_dec_max_limit_reg[8] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\three_dec_max_limit[8]_i_1_n_0 ),
        .Q(three_dec_max_limit[8]),
        .R(rstdiv0_sync_r1_reg_rep__6));
  CARRY4 \three_dec_max_limit_reg[8]_i_2 
       (.CI(\three_dec_max_limit_reg[4]_i_2_n_0 ),
        .CO({\three_dec_max_limit_reg[8]_i_2_n_0 ,\three_dec_max_limit_reg[8]_i_2_n_1 ,\three_dec_max_limit_reg[8]_i_2_n_2 ,\three_dec_max_limit_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({device_temp_init[8],1'b0,device_temp_init[6],1'b0}),
        .O({\three_dec_max_limit_reg[8]_i_2_n_4 ,\three_dec_max_limit_reg[8]_i_2_n_5 ,\three_dec_max_limit_reg[8]_i_2_n_6 ,\three_dec_max_limit_reg[8]_i_2_n_7 }),
        .S({\three_dec_max_limit[8]_i_3_n_0 ,\three_dec_max_limit[8]_i_4_n_0 ,\three_dec_max_limit[8]_i_5_n_0 ,\three_dec_max_limit[8]_i_6_n_0 }));
  FDRE \three_dec_max_limit_reg[9] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\three_dec_max_limit[9]_i_1_n_0 ),
        .Q(three_dec_max_limit[9]),
        .R(rstdiv0_sync_r1_reg_rep__6));
  LUT1 #(
    .INIT(2'h1)) 
    \three_dec_min_limit[11]_i_2 
       (.I0(two_dec_max_limit[11]),
        .O(\three_dec_min_limit[11]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \three_dec_min_limit[11]_i_3 
       (.I0(two_dec_max_limit[10]),
        .O(\three_dec_min_limit[11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \three_dec_min_limit[5]_i_2 
       (.I0(two_dec_max_limit[5]),
        .O(\three_dec_min_limit[5]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \three_dec_min_limit[5]_i_3 
       (.I0(two_dec_max_limit[4]),
        .O(\three_dec_min_limit[5]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \three_dec_min_limit[5]_i_4 
       (.I0(two_dec_max_limit[3]),
        .O(\three_dec_min_limit[5]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \three_dec_min_limit[5]_i_5 
       (.I0(two_dec_max_limit[2]),
        .O(\three_dec_min_limit[5]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \three_dec_min_limit[9]_i_2 
       (.I0(two_dec_max_limit[9]),
        .O(\three_dec_min_limit[9]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \three_dec_min_limit[9]_i_3 
       (.I0(two_dec_max_limit[8]),
        .O(\three_dec_min_limit[9]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \three_dec_min_limit[9]_i_4 
       (.I0(two_dec_max_limit[7]),
        .O(\three_dec_min_limit[9]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \three_dec_min_limit[9]_i_5 
       (.I0(two_dec_max_limit[6]),
        .O(\three_dec_min_limit[9]_i_5_n_0 ));
  FDRE \three_dec_min_limit_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(two_dec_max_limit[0]),
        .Q(three_dec_min_limit[0]),
        .R(rstdiv0_sync_r1_reg_rep__5[0]));
  FDRE \three_dec_min_limit_reg[10] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(three_dec_min_limit_nxt[10]),
        .Q(three_dec_min_limit[10]),
        .R(rstdiv0_sync_r1_reg_rep__5[0]));
  FDRE \three_dec_min_limit_reg[11] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(three_dec_min_limit_nxt[11]),
        .Q(three_dec_min_limit[11]),
        .R(rstdiv0_sync_r1_reg_rep__5[0]));
  CARRY4 \three_dec_min_limit_reg[11]_i_1 
       (.CI(\three_dec_min_limit_reg[9]_i_1_n_0 ),
        .CO({\NLW_three_dec_min_limit_reg[11]_i_1_CO_UNCONNECTED [3:1],\three_dec_min_limit_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,two_dec_max_limit[10]}),
        .O({\NLW_three_dec_min_limit_reg[11]_i_1_O_UNCONNECTED [3:2],three_dec_min_limit_nxt[11:10]}),
        .S({1'b0,1'b0,\three_dec_min_limit[11]_i_2_n_0 ,\three_dec_min_limit[11]_i_3_n_0 }));
  FDRE \three_dec_min_limit_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(two_dec_max_limit[1]),
        .Q(three_dec_min_limit[1]),
        .R(rstdiv0_sync_r1_reg_rep__5[0]));
  FDRE \three_dec_min_limit_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(three_dec_min_limit_nxt[2]),
        .Q(three_dec_min_limit[2]),
        .R(rstdiv0_sync_r1_reg_rep__5[0]));
  FDRE \three_dec_min_limit_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(three_dec_min_limit_nxt[3]),
        .Q(three_dec_min_limit[3]),
        .R(rstdiv0_sync_r1_reg_rep__5[0]));
  FDRE \three_dec_min_limit_reg[4] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(three_dec_min_limit_nxt[4]),
        .Q(three_dec_min_limit[4]),
        .R(rstdiv0_sync_r1_reg_rep__5[0]));
  FDRE \three_dec_min_limit_reg[5] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(three_dec_min_limit_nxt[5]),
        .Q(three_dec_min_limit[5]),
        .R(rstdiv0_sync_r1_reg_rep__5[0]));
  CARRY4 \three_dec_min_limit_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\three_dec_min_limit_reg[5]_i_1_n_0 ,\three_dec_min_limit_reg[5]_i_1_n_1 ,\three_dec_min_limit_reg[5]_i_1_n_2 ,\three_dec_min_limit_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({two_dec_max_limit[5:3],1'b0}),
        .O(three_dec_min_limit_nxt[5:2]),
        .S({\three_dec_min_limit[5]_i_2_n_0 ,\three_dec_min_limit[5]_i_3_n_0 ,\three_dec_min_limit[5]_i_4_n_0 ,\three_dec_min_limit[5]_i_5_n_0 }));
  FDRE \three_dec_min_limit_reg[6] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(three_dec_min_limit_nxt[6]),
        .Q(three_dec_min_limit[6]),
        .R(rstdiv0_sync_r1_reg_rep__5[0]));
  FDRE \three_dec_min_limit_reg[7] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(three_dec_min_limit_nxt[7]),
        .Q(three_dec_min_limit[7]),
        .R(rstdiv0_sync_r1_reg_rep__5[0]));
  FDRE \three_dec_min_limit_reg[8] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(three_dec_min_limit_nxt[8]),
        .Q(three_dec_min_limit[8]),
        .R(rstdiv0_sync_r1_reg_rep__5[0]));
  FDRE \three_dec_min_limit_reg[9] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(three_dec_min_limit_nxt[9]),
        .Q(three_dec_min_limit[9]),
        .R(rstdiv0_sync_r1_reg_rep__5[0]));
  CARRY4 \three_dec_min_limit_reg[9]_i_1 
       (.CI(\three_dec_min_limit_reg[5]_i_1_n_0 ),
        .CO({\three_dec_min_limit_reg[9]_i_1_n_0 ,\three_dec_min_limit_reg[9]_i_1_n_1 ,\three_dec_min_limit_reg[9]_i_1_n_2 ,\three_dec_min_limit_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(two_dec_max_limit[9:6]),
        .O(three_dec_min_limit_nxt[9:6]),
        .S({\three_dec_min_limit[9]_i_2_n_0 ,\three_dec_min_limit[9]_i_3_n_0 ,\three_dec_min_limit[9]_i_4_n_0 ,\three_dec_min_limit[9]_i_5_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \three_inc_max_limit[11]_i_2 
       (.I0(device_temp_init[11]),
        .O(\three_inc_max_limit[11]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \three_inc_max_limit[11]_i_3 
       (.I0(device_temp_init[10]),
        .O(\three_inc_max_limit[11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \three_inc_max_limit[11]_i_4 
       (.I0(device_temp_init[9]),
        .O(\three_inc_max_limit[11]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \three_inc_max_limit[4]_i_2 
       (.I0(device_temp_init[4]),
        .O(\three_inc_max_limit[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \three_inc_max_limit[4]_i_3 
       (.I0(device_temp_init[3]),
        .O(\three_inc_max_limit[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \three_inc_max_limit[4]_i_4 
       (.I0(device_temp_init[2]),
        .O(\three_inc_max_limit[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \three_inc_max_limit[4]_i_5 
       (.I0(device_temp_init[1]),
        .O(\three_inc_max_limit[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \three_inc_max_limit[8]_i_2 
       (.I0(device_temp_init[8]),
        .O(\three_inc_max_limit[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \three_inc_max_limit[8]_i_3 
       (.I0(device_temp_init[7]),
        .O(\three_inc_max_limit[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \three_inc_max_limit[8]_i_4 
       (.I0(device_temp_init[6]),
        .O(\three_inc_max_limit[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \three_inc_max_limit[8]_i_5 
       (.I0(device_temp_init[5]),
        .O(\three_inc_max_limit[8]_i_5_n_0 ));
  FDRE \three_inc_max_limit_reg[10] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(three_inc_max_limit_nxt[10]),
        .Q(three_inc_max_limit[10]),
        .R(SS));
  FDRE \three_inc_max_limit_reg[11] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(three_inc_max_limit_nxt[11]),
        .Q(three_inc_max_limit[11]),
        .R(SS));
  CARRY4 \three_inc_max_limit_reg[11]_i_1 
       (.CI(\three_inc_max_limit_reg[8]_i_1_n_0 ),
        .CO({\NLW_three_inc_max_limit_reg[11]_i_1_CO_UNCONNECTED [3:2],\three_inc_max_limit_reg[11]_i_1_n_2 ,\three_inc_max_limit_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,device_temp_init[10],1'b0}),
        .O({\NLW_three_inc_max_limit_reg[11]_i_1_O_UNCONNECTED [3],three_inc_max_limit_nxt[11:9]}),
        .S({1'b0,\three_inc_max_limit[11]_i_2_n_0 ,\three_inc_max_limit[11]_i_3_n_0 ,\three_inc_max_limit[11]_i_4_n_0 }));
  FDRE \three_inc_max_limit_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(three_inc_max_limit_nxt[1]),
        .Q(three_inc_max_limit[1]),
        .R(SS));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  CARRY4 \three_inc_max_limit_reg[1]_i_1_CARRY4 
       (.CI(1'b0),
        .CO(\NLW_three_inc_max_limit_reg[1]_i_1_CARRY4_CO_UNCONNECTED [3:0]),
        .CYINIT(device_temp_init[0]),
        .DI(\NLW_three_inc_max_limit_reg[1]_i_1_CARRY4_DI_UNCONNECTED [3:0]),
        .O({\NLW_three_inc_max_limit_reg[1]_i_1_CARRY4_O_UNCONNECTED [3:1],three_inc_max_limit_nxt[1]}),
        .S({\NLW_three_inc_max_limit_reg[1]_i_1_CARRY4_S_UNCONNECTED [3:1],device_temp_init[1]}));
  FDRE \three_inc_max_limit_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(three_inc_max_limit_nxt[2]),
        .Q(three_inc_max_limit[2]),
        .R(SS));
  FDRE \three_inc_max_limit_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(three_inc_max_limit_nxt[3]),
        .Q(three_inc_max_limit[3]),
        .R(SS));
  FDRE \three_inc_max_limit_reg[4] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(three_inc_max_limit_nxt[4]),
        .Q(three_inc_max_limit[4]),
        .R(SS));
  CARRY4 \three_inc_max_limit_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\three_inc_max_limit_reg[4]_i_1_n_0 ,\three_inc_max_limit_reg[4]_i_1_n_1 ,\three_inc_max_limit_reg[4]_i_1_n_2 ,\three_inc_max_limit_reg[4]_i_1_n_3 }),
        .CYINIT(device_temp_init[0]),
        .DI({1'b0,device_temp_init[3:2],1'b0}),
        .O({three_inc_max_limit_nxt[4:2],\three_inc_max_limit_reg[4]_i_1_n_7 }),
        .S({\three_inc_max_limit[4]_i_2_n_0 ,\three_inc_max_limit[4]_i_3_n_0 ,\three_inc_max_limit[4]_i_4_n_0 ,\three_inc_max_limit[4]_i_5_n_0 }));
  FDRE \three_inc_max_limit_reg[5] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(three_inc_max_limit_nxt[5]),
        .Q(three_inc_max_limit[5]),
        .R(SS));
  FDRE \three_inc_max_limit_reg[6] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(three_inc_max_limit_nxt[6]),
        .Q(three_inc_max_limit[6]),
        .R(SS));
  FDRE \three_inc_max_limit_reg[7] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(three_inc_max_limit_nxt[7]),
        .Q(three_inc_max_limit[7]),
        .R(SS));
  FDRE \three_inc_max_limit_reg[8] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(three_inc_max_limit_nxt[8]),
        .Q(three_inc_max_limit[8]),
        .R(SS));
  CARRY4 \three_inc_max_limit_reg[8]_i_1 
       (.CI(\three_inc_max_limit_reg[4]_i_1_n_0 ),
        .CO({\three_inc_max_limit_reg[8]_i_1_n_0 ,\three_inc_max_limit_reg[8]_i_1_n_1 ,\three_inc_max_limit_reg[8]_i_1_n_2 ,\three_inc_max_limit_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({device_temp_init[8:7],1'b0,device_temp_init[5]}),
        .O(three_inc_max_limit_nxt[8:5]),
        .S({\three_inc_max_limit[8]_i_2_n_0 ,\three_inc_max_limit[8]_i_3_n_0 ,\three_inc_max_limit[8]_i_4_n_0 ,\three_inc_max_limit[8]_i_5_n_0 }));
  FDRE \three_inc_max_limit_reg[9] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(three_inc_max_limit_nxt[9]),
        .Q(three_inc_max_limit[9]),
        .R(SS));
  LUT1 #(
    .INIT(2'h1)) 
    \three_inc_min_limit[11]_i_2 
       (.I0(four_inc_max_limit[11]),
        .O(\three_inc_min_limit[11]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \three_inc_min_limit[11]_i_3 
       (.I0(four_inc_max_limit[10]),
        .O(\three_inc_min_limit[11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \three_inc_min_limit[5]_i_2 
       (.I0(four_inc_max_limit[5]),
        .O(\three_inc_min_limit[5]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \three_inc_min_limit[5]_i_3 
       (.I0(four_inc_max_limit[4]),
        .O(\three_inc_min_limit[5]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \three_inc_min_limit[5]_i_4 
       (.I0(four_inc_max_limit[3]),
        .O(\three_inc_min_limit[5]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \three_inc_min_limit[5]_i_5 
       (.I0(four_inc_max_limit[2]),
        .O(\three_inc_min_limit[5]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \three_inc_min_limit[9]_i_2 
       (.I0(four_inc_max_limit[9]),
        .O(\three_inc_min_limit[9]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \three_inc_min_limit[9]_i_3 
       (.I0(four_inc_max_limit[8]),
        .O(\three_inc_min_limit[9]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \three_inc_min_limit[9]_i_4 
       (.I0(four_inc_max_limit[7]),
        .O(\three_inc_min_limit[9]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \three_inc_min_limit[9]_i_5 
       (.I0(four_inc_max_limit[6]),
        .O(\three_inc_min_limit[9]_i_5_n_0 ));
  FDRE \three_inc_min_limit_reg[10] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(three_inc_min_limit_nxt[10]),
        .Q(three_inc_min_limit[10]),
        .R(SS));
  FDRE \three_inc_min_limit_reg[11] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(three_inc_min_limit_nxt[11]),
        .Q(three_inc_min_limit[11]),
        .R(SS));
  CARRY4 \three_inc_min_limit_reg[11]_i_1 
       (.CI(\three_inc_min_limit_reg[9]_i_1_n_0 ),
        .CO({\NLW_three_inc_min_limit_reg[11]_i_1_CO_UNCONNECTED [3:1],\three_inc_min_limit_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,four_inc_max_limit[10]}),
        .O({\NLW_three_inc_min_limit_reg[11]_i_1_O_UNCONNECTED [3:2],three_inc_min_limit_nxt[11:10]}),
        .S({1'b0,1'b0,\three_inc_min_limit[11]_i_2_n_0 ,\three_inc_min_limit[11]_i_3_n_0 }));
  FDRE \three_inc_min_limit_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(four_inc_max_limit[1]),
        .Q(three_inc_min_limit[1]),
        .R(SS));
  FDRE \three_inc_min_limit_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(three_inc_min_limit_nxt[2]),
        .Q(three_inc_min_limit[2]),
        .R(SS));
  FDRE \three_inc_min_limit_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(three_inc_min_limit_nxt[3]),
        .Q(three_inc_min_limit[3]),
        .R(SS));
  FDRE \three_inc_min_limit_reg[4] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(three_inc_min_limit_nxt[4]),
        .Q(three_inc_min_limit[4]),
        .R(SS));
  FDRE \three_inc_min_limit_reg[5] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(three_inc_min_limit_nxt[5]),
        .Q(three_inc_min_limit[5]),
        .R(SS));
  CARRY4 \three_inc_min_limit_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\three_inc_min_limit_reg[5]_i_1_n_0 ,\three_inc_min_limit_reg[5]_i_1_n_1 ,\three_inc_min_limit_reg[5]_i_1_n_2 ,\three_inc_min_limit_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({four_inc_max_limit[5:3],1'b0}),
        .O(three_inc_min_limit_nxt[5:2]),
        .S({\three_inc_min_limit[5]_i_2_n_0 ,\three_inc_min_limit[5]_i_3_n_0 ,\three_inc_min_limit[5]_i_4_n_0 ,\three_inc_min_limit[5]_i_5_n_0 }));
  FDRE \three_inc_min_limit_reg[6] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(three_inc_min_limit_nxt[6]),
        .Q(three_inc_min_limit[6]),
        .R(SS));
  FDRE \three_inc_min_limit_reg[7] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(three_inc_min_limit_nxt[7]),
        .Q(three_inc_min_limit[7]),
        .R(SS));
  FDRE \three_inc_min_limit_reg[8] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(three_inc_min_limit_nxt[8]),
        .Q(three_inc_min_limit[8]),
        .R(SS));
  FDRE \three_inc_min_limit_reg[9] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(three_inc_min_limit_nxt[9]),
        .Q(three_inc_min_limit[9]),
        .R(SS));
  CARRY4 \three_inc_min_limit_reg[9]_i_1 
       (.CI(\three_inc_min_limit_reg[5]_i_1_n_0 ),
        .CO({\three_inc_min_limit_reg[9]_i_1_n_0 ,\three_inc_min_limit_reg[9]_i_1_n_1 ,\three_inc_min_limit_reg[9]_i_1_n_2 ,\three_inc_min_limit_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(four_inc_max_limit[9:6]),
        .O(three_inc_min_limit_nxt[9:6]),
        .S({\three_inc_min_limit[9]_i_2_n_0 ,\three_inc_min_limit[9]_i_3_n_0 ,\three_inc_min_limit[9]_i_4_n_0 ,\three_inc_min_limit[9]_i_5_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \two_dec_max_limit[0]_i_1 
       (.I0(device_temp_init[0]),
        .O(\two_dec_max_limit[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \two_dec_max_limit[11]_i_2 
       (.I0(device_temp_init[11]),
        .O(\two_dec_max_limit[11]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \two_dec_max_limit[11]_i_3 
       (.I0(device_temp_init[10]),
        .O(\two_dec_max_limit[11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \two_dec_max_limit[11]_i_4 
       (.I0(device_temp_init[9]),
        .O(\two_dec_max_limit[11]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \two_dec_max_limit[4]_i_2 
       (.I0(device_temp_init[4]),
        .O(\two_dec_max_limit[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \two_dec_max_limit[4]_i_3 
       (.I0(device_temp_init[3]),
        .O(\two_dec_max_limit[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \two_dec_max_limit[4]_i_4 
       (.I0(device_temp_init[2]),
        .O(\two_dec_max_limit[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \two_dec_max_limit[4]_i_5 
       (.I0(device_temp_init[1]),
        .O(\two_dec_max_limit[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \two_dec_max_limit[8]_i_2 
       (.I0(device_temp_init[8]),
        .O(\two_dec_max_limit[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \two_dec_max_limit[8]_i_3 
       (.I0(device_temp_init[7]),
        .O(\two_dec_max_limit[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \two_dec_max_limit[8]_i_4 
       (.I0(device_temp_init[6]),
        .O(\two_dec_max_limit[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \two_dec_max_limit[8]_i_5 
       (.I0(device_temp_init[5]),
        .O(\two_dec_max_limit[8]_i_5_n_0 ));
  FDRE \two_dec_max_limit_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\two_dec_max_limit[0]_i_1_n_0 ),
        .Q(two_dec_max_limit[0]),
        .R(rstdiv0_sync_r1_reg_rep__6));
  FDRE \two_dec_max_limit_reg[10] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(two_dec_max_limit_nxt[10]),
        .Q(two_dec_max_limit[10]),
        .R(rstdiv0_sync_r1_reg_rep__6));
  FDRE \two_dec_max_limit_reg[11] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(two_dec_max_limit_nxt[11]),
        .Q(two_dec_max_limit[11]),
        .R(rstdiv0_sync_r1_reg_rep__6));
  CARRY4 \two_dec_max_limit_reg[11]_i_1 
       (.CI(\two_dec_max_limit_reg[8]_i_1_n_0 ),
        .CO({\NLW_two_dec_max_limit_reg[11]_i_1_CO_UNCONNECTED [3:2],\two_dec_max_limit_reg[11]_i_1_n_2 ,\two_dec_max_limit_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,device_temp_init[9]}),
        .O({\NLW_two_dec_max_limit_reg[11]_i_1_O_UNCONNECTED [3],two_dec_max_limit_nxt[11:9]}),
        .S({1'b0,\two_dec_max_limit[11]_i_2_n_0 ,\two_dec_max_limit[11]_i_3_n_0 ,\two_dec_max_limit[11]_i_4_n_0 }));
  FDRE \two_dec_max_limit_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(two_dec_max_limit_nxt[1]),
        .Q(two_dec_max_limit[1]),
        .R(rstdiv0_sync_r1_reg_rep__6));
  FDRE \two_dec_max_limit_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(two_dec_max_limit_nxt[2]),
        .Q(two_dec_max_limit[2]),
        .R(rstdiv0_sync_r1_reg_rep__6));
  FDRE \two_dec_max_limit_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(two_dec_max_limit_nxt[3]),
        .Q(two_dec_max_limit[3]),
        .R(rstdiv0_sync_r1_reg_rep__6));
  FDRE \two_dec_max_limit_reg[4] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(two_dec_max_limit_nxt[4]),
        .Q(two_dec_max_limit[4]),
        .R(rstdiv0_sync_r1_reg_rep__6));
  CARRY4 \two_dec_max_limit_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\two_dec_max_limit_reg[4]_i_1_n_0 ,\two_dec_max_limit_reg[4]_i_1_n_1 ,\two_dec_max_limit_reg[4]_i_1_n_2 ,\two_dec_max_limit_reg[4]_i_1_n_3 }),
        .CYINIT(device_temp_init[0]),
        .DI({device_temp_init[4],1'b0,1'b0,device_temp_init[1]}),
        .O({two_dec_max_limit_nxt[4:2],\NLW_two_dec_max_limit_reg[4]_i_1_O_UNCONNECTED [0]}),
        .S({\two_dec_max_limit[4]_i_2_n_0 ,\two_dec_max_limit[4]_i_3_n_0 ,\two_dec_max_limit[4]_i_4_n_0 ,\two_dec_max_limit[4]_i_5_n_0 }));
  FDRE \two_dec_max_limit_reg[5] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(two_dec_max_limit_nxt[5]),
        .Q(two_dec_max_limit[5]),
        .R(rstdiv0_sync_r1_reg_rep__6));
  FDRE \two_dec_max_limit_reg[6] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(two_dec_max_limit_nxt[6]),
        .Q(two_dec_max_limit[6]),
        .R(rstdiv0_sync_r1_reg_rep__6));
  FDRE \two_dec_max_limit_reg[7] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(two_dec_max_limit_nxt[7]),
        .Q(two_dec_max_limit[7]),
        .R(rstdiv0_sync_r1_reg_rep__6));
  FDRE \two_dec_max_limit_reg[8] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(two_dec_max_limit_nxt[8]),
        .Q(two_dec_max_limit[8]),
        .R(rstdiv0_sync_r1_reg_rep__6));
  CARRY4 \two_dec_max_limit_reg[8]_i_1 
       (.CI(\two_dec_max_limit_reg[4]_i_1_n_0 ),
        .CO({\two_dec_max_limit_reg[8]_i_1_n_0 ,\two_dec_max_limit_reg[8]_i_1_n_1 ,\two_dec_max_limit_reg[8]_i_1_n_2 ,\two_dec_max_limit_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,device_temp_init[6],1'b0}),
        .O(two_dec_max_limit_nxt[8:5]),
        .S({\two_dec_max_limit[8]_i_2_n_0 ,\two_dec_max_limit[8]_i_3_n_0 ,\two_dec_max_limit[8]_i_4_n_0 ,\two_dec_max_limit[8]_i_5_n_0 }));
  FDRE \two_dec_max_limit_reg[9] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(two_dec_max_limit_nxt[9]),
        .Q(two_dec_max_limit[9]),
        .R(rstdiv0_sync_r1_reg_rep__6));
  LUT1 #(
    .INIT(2'h1)) 
    \two_dec_min_limit[11]_i_2 
       (.I0(one_dec_max_limit[11]),
        .O(\two_dec_min_limit[11]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \two_dec_min_limit[11]_i_3 
       (.I0(one_dec_max_limit[10]),
        .O(\two_dec_min_limit[11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \two_dec_min_limit[5]_i_2 
       (.I0(one_dec_max_limit[5]),
        .O(\two_dec_min_limit[5]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \two_dec_min_limit[5]_i_3 
       (.I0(one_dec_max_limit[4]),
        .O(\two_dec_min_limit[5]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \two_dec_min_limit[5]_i_4 
       (.I0(one_dec_max_limit[3]),
        .O(\two_dec_min_limit[5]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \two_dec_min_limit[5]_i_5 
       (.I0(one_dec_max_limit[2]),
        .O(\two_dec_min_limit[5]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \two_dec_min_limit[9]_i_2 
       (.I0(one_dec_max_limit[9]),
        .O(\two_dec_min_limit[9]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \two_dec_min_limit[9]_i_3 
       (.I0(one_dec_max_limit[8]),
        .O(\two_dec_min_limit[9]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \two_dec_min_limit[9]_i_4 
       (.I0(one_dec_max_limit[7]),
        .O(\two_dec_min_limit[9]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \two_dec_min_limit[9]_i_5 
       (.I0(one_dec_max_limit[6]),
        .O(\two_dec_min_limit[9]_i_5_n_0 ));
  FDRE \two_dec_min_limit_reg[10] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(two_dec_min_limit_nxt[10]),
        .Q(two_dec_min_limit[10]),
        .R(rstdiv0_sync_r1_reg_rep__5[0]));
  FDRE \two_dec_min_limit_reg[11] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(two_dec_min_limit_nxt[11]),
        .Q(two_dec_min_limit[11]),
        .R(rstdiv0_sync_r1_reg_rep__5[0]));
  CARRY4 \two_dec_min_limit_reg[11]_i_1 
       (.CI(\two_dec_min_limit_reg[9]_i_1_n_0 ),
        .CO({\NLW_two_dec_min_limit_reg[11]_i_1_CO_UNCONNECTED [3:1],\two_dec_min_limit_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,one_dec_max_limit[10]}),
        .O({\NLW_two_dec_min_limit_reg[11]_i_1_O_UNCONNECTED [3:2],two_dec_min_limit_nxt[11:10]}),
        .S({1'b0,1'b0,\two_dec_min_limit[11]_i_2_n_0 ,\two_dec_min_limit[11]_i_3_n_0 }));
  FDRE \two_dec_min_limit_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(one_dec_max_limit[1]),
        .Q(two_dec_min_limit[1]),
        .R(rstdiv0_sync_r1_reg_rep__5[0]));
  FDRE \two_dec_min_limit_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(two_dec_min_limit_nxt[2]),
        .Q(two_dec_min_limit[2]),
        .R(rstdiv0_sync_r1_reg_rep__5[0]));
  FDRE \two_dec_min_limit_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(two_dec_min_limit_nxt[3]),
        .Q(two_dec_min_limit[3]),
        .R(rstdiv0_sync_r1_reg_rep__5[0]));
  FDRE \two_dec_min_limit_reg[4] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(two_dec_min_limit_nxt[4]),
        .Q(two_dec_min_limit[4]),
        .R(rstdiv0_sync_r1_reg_rep__5[0]));
  FDRE \two_dec_min_limit_reg[5] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(two_dec_min_limit_nxt[5]),
        .Q(two_dec_min_limit[5]),
        .R(rstdiv0_sync_r1_reg_rep__5[0]));
  CARRY4 \two_dec_min_limit_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\two_dec_min_limit_reg[5]_i_1_n_0 ,\two_dec_min_limit_reg[5]_i_1_n_1 ,\two_dec_min_limit_reg[5]_i_1_n_2 ,\two_dec_min_limit_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({one_dec_max_limit[5:3],1'b0}),
        .O(two_dec_min_limit_nxt[5:2]),
        .S({\two_dec_min_limit[5]_i_2_n_0 ,\two_dec_min_limit[5]_i_3_n_0 ,\two_dec_min_limit[5]_i_4_n_0 ,\two_dec_min_limit[5]_i_5_n_0 }));
  FDRE \two_dec_min_limit_reg[6] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(two_dec_min_limit_nxt[6]),
        .Q(two_dec_min_limit[6]),
        .R(rstdiv0_sync_r1_reg_rep__5[0]));
  FDRE \two_dec_min_limit_reg[7] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(two_dec_min_limit_nxt[7]),
        .Q(two_dec_min_limit[7]),
        .R(rstdiv0_sync_r1_reg_rep__5[0]));
  FDRE \two_dec_min_limit_reg[8] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(two_dec_min_limit_nxt[8]),
        .Q(two_dec_min_limit[8]),
        .R(rstdiv0_sync_r1_reg_rep__5[0]));
  FDRE \two_dec_min_limit_reg[9] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(two_dec_min_limit_nxt[9]),
        .Q(two_dec_min_limit[9]),
        .R(rstdiv0_sync_r1_reg_rep__5[0]));
  CARRY4 \two_dec_min_limit_reg[9]_i_1 
       (.CI(\two_dec_min_limit_reg[5]_i_1_n_0 ),
        .CO({\two_dec_min_limit_reg[9]_i_1_n_0 ,\two_dec_min_limit_reg[9]_i_1_n_1 ,\two_dec_min_limit_reg[9]_i_1_n_2 ,\two_dec_min_limit_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(one_dec_max_limit[9:6]),
        .O(two_dec_min_limit_nxt[9:6]),
        .S({\two_dec_min_limit[9]_i_2_n_0 ,\two_dec_min_limit[9]_i_3_n_0 ,\two_dec_min_limit[9]_i_4_n_0 ,\two_dec_min_limit[9]_i_5_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \two_inc_max_limit[11]_i_2 
       (.I0(device_temp_init[11]),
        .O(\two_inc_max_limit[11]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \two_inc_max_limit[11]_i_3 
       (.I0(device_temp_init[10]),
        .O(\two_inc_max_limit[11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \two_inc_max_limit[11]_i_4 
       (.I0(device_temp_init[9]),
        .O(\two_inc_max_limit[11]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \two_inc_max_limit[4]_i_2 
       (.I0(device_temp_init[4]),
        .O(\two_inc_max_limit[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \two_inc_max_limit[4]_i_3 
       (.I0(device_temp_init[3]),
        .O(\two_inc_max_limit[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \two_inc_max_limit[4]_i_4 
       (.I0(device_temp_init[2]),
        .O(\two_inc_max_limit[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \two_inc_max_limit[4]_i_5 
       (.I0(device_temp_init[1]),
        .O(\two_inc_max_limit[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \two_inc_max_limit[8]_i_2 
       (.I0(device_temp_init[8]),
        .O(\two_inc_max_limit[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \two_inc_max_limit[8]_i_3 
       (.I0(device_temp_init[7]),
        .O(\two_inc_max_limit[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \two_inc_max_limit[8]_i_4 
       (.I0(device_temp_init[6]),
        .O(\two_inc_max_limit[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \two_inc_max_limit[8]_i_5 
       (.I0(device_temp_init[5]),
        .O(\two_inc_max_limit[8]_i_5_n_0 ));
  FDRE \two_inc_max_limit_reg[10] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(two_inc_max_limit_nxt[10]),
        .Q(two_inc_max_limit[10]),
        .R(rstdiv0_sync_r1_reg_rep__8));
  FDRE \two_inc_max_limit_reg[11] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(two_inc_max_limit_nxt[11]),
        .Q(two_inc_max_limit[11]),
        .R(rstdiv0_sync_r1_reg_rep__8));
  CARRY4 \two_inc_max_limit_reg[11]_i_1 
       (.CI(\two_inc_max_limit_reg[8]_i_1_n_0 ),
        .CO({\NLW_two_inc_max_limit_reg[11]_i_1_CO_UNCONNECTED [3:2],\two_inc_max_limit_reg[11]_i_1_n_2 ,\two_inc_max_limit_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,device_temp_init[10:9]}),
        .O({\NLW_two_inc_max_limit_reg[11]_i_1_O_UNCONNECTED [3],two_inc_max_limit_nxt[11:9]}),
        .S({1'b0,\two_inc_max_limit[11]_i_2_n_0 ,\two_inc_max_limit[11]_i_3_n_0 ,\two_inc_max_limit[11]_i_4_n_0 }));
  FDRE \two_inc_max_limit_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(two_inc_max_limit_nxt[1]),
        .Q(two_inc_max_limit[1]),
        .R(rstdiv0_sync_r1_reg_rep__8));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  CARRY4 \two_inc_max_limit_reg[1]_i_1_CARRY4 
       (.CI(1'b0),
        .CO(\NLW_two_inc_max_limit_reg[1]_i_1_CARRY4_CO_UNCONNECTED [3:0]),
        .CYINIT(device_temp_init[0]),
        .DI(\NLW_two_inc_max_limit_reg[1]_i_1_CARRY4_DI_UNCONNECTED [3:0]),
        .O({\NLW_two_inc_max_limit_reg[1]_i_1_CARRY4_O_UNCONNECTED [3:1],two_inc_max_limit_nxt[1]}),
        .S({\NLW_two_inc_max_limit_reg[1]_i_1_CARRY4_S_UNCONNECTED [3:1],\four_inc_max_limit[1]_i_2_n_0 }));
  FDRE \two_inc_max_limit_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(two_inc_max_limit_nxt[2]),
        .Q(two_inc_max_limit[2]),
        .R(rstdiv0_sync_r1_reg_rep__8));
  FDRE \two_inc_max_limit_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(two_inc_max_limit_nxt[3]),
        .Q(two_inc_max_limit[3]),
        .R(rstdiv0_sync_r1_reg_rep__8));
  FDRE \two_inc_max_limit_reg[4] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(two_inc_max_limit_nxt[4]),
        .Q(two_inc_max_limit[4]),
        .R(rstdiv0_sync_r1_reg_rep__8));
  CARRY4 \two_inc_max_limit_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\two_inc_max_limit_reg[4]_i_1_n_0 ,\two_inc_max_limit_reg[4]_i_1_n_1 ,\two_inc_max_limit_reg[4]_i_1_n_2 ,\two_inc_max_limit_reg[4]_i_1_n_3 }),
        .CYINIT(device_temp_init[0]),
        .DI({device_temp_init[4:3],1'b0,device_temp_init[1]}),
        .O({two_inc_max_limit_nxt[4:2],\NLW_two_inc_max_limit_reg[4]_i_1_O_UNCONNECTED [0]}),
        .S({\two_inc_max_limit[4]_i_2_n_0 ,\two_inc_max_limit[4]_i_3_n_0 ,\two_inc_max_limit[4]_i_4_n_0 ,\two_inc_max_limit[4]_i_5_n_0 }));
  FDRE \two_inc_max_limit_reg[5] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(two_inc_max_limit_nxt[5]),
        .Q(two_inc_max_limit[5]),
        .R(rstdiv0_sync_r1_reg_rep__8));
  FDRE \two_inc_max_limit_reg[6] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(two_inc_max_limit_nxt[6]),
        .Q(two_inc_max_limit[6]),
        .R(rstdiv0_sync_r1_reg_rep__8));
  FDRE \two_inc_max_limit_reg[7] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(two_inc_max_limit_nxt[7]),
        .Q(two_inc_max_limit[7]),
        .R(rstdiv0_sync_r1_reg_rep__8));
  FDRE \two_inc_max_limit_reg[8] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(two_inc_max_limit_nxt[8]),
        .Q(two_inc_max_limit[8]),
        .R(rstdiv0_sync_r1_reg_rep__8));
  CARRY4 \two_inc_max_limit_reg[8]_i_1 
       (.CI(\two_inc_max_limit_reg[4]_i_1_n_0 ),
        .CO({\two_inc_max_limit_reg[8]_i_1_n_0 ,\two_inc_max_limit_reg[8]_i_1_n_1 ,\two_inc_max_limit_reg[8]_i_1_n_2 ,\two_inc_max_limit_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,device_temp_init[7],1'b0,1'b0}),
        .O(two_inc_max_limit_nxt[8:5]),
        .S({\two_inc_max_limit[8]_i_2_n_0 ,\two_inc_max_limit[8]_i_3_n_0 ,\two_inc_max_limit[8]_i_4_n_0 ,\two_inc_max_limit[8]_i_5_n_0 }));
  FDRE \two_inc_max_limit_reg[9] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(two_inc_max_limit_nxt[9]),
        .Q(two_inc_max_limit[9]),
        .R(rstdiv0_sync_r1_reg_rep__8));
  LUT1 #(
    .INIT(2'h1)) 
    \two_inc_min_limit[11]_i_2 
       (.I0(three_inc_max_limit[11]),
        .O(\two_inc_min_limit[11]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \two_inc_min_limit[11]_i_3 
       (.I0(three_inc_max_limit[10]),
        .O(\two_inc_min_limit[11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \two_inc_min_limit[5]_i_2 
       (.I0(three_inc_max_limit[5]),
        .O(\two_inc_min_limit[5]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \two_inc_min_limit[5]_i_3 
       (.I0(three_inc_max_limit[4]),
        .O(\two_inc_min_limit[5]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \two_inc_min_limit[5]_i_4 
       (.I0(three_inc_max_limit[3]),
        .O(\two_inc_min_limit[5]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \two_inc_min_limit[5]_i_5 
       (.I0(three_inc_max_limit[2]),
        .O(\two_inc_min_limit[5]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \two_inc_min_limit[9]_i_2 
       (.I0(three_inc_max_limit[9]),
        .O(\two_inc_min_limit[9]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \two_inc_min_limit[9]_i_3 
       (.I0(three_inc_max_limit[8]),
        .O(\two_inc_min_limit[9]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \two_inc_min_limit[9]_i_4 
       (.I0(three_inc_max_limit[7]),
        .O(\two_inc_min_limit[9]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \two_inc_min_limit[9]_i_5 
       (.I0(three_inc_max_limit[6]),
        .O(\two_inc_min_limit[9]_i_5_n_0 ));
  FDRE \two_inc_min_limit_reg[10] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(two_inc_min_limit_nxt[10]),
        .Q(two_inc_min_limit[10]),
        .R(rstdiv0_sync_r1_reg_rep__9));
  FDRE \two_inc_min_limit_reg[11] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(two_inc_min_limit_nxt[11]),
        .Q(two_inc_min_limit[11]),
        .R(rstdiv0_sync_r1_reg_rep__9));
  CARRY4 \two_inc_min_limit_reg[11]_i_1 
       (.CI(\two_inc_min_limit_reg[9]_i_1_n_0 ),
        .CO({\NLW_two_inc_min_limit_reg[11]_i_1_CO_UNCONNECTED [3:1],\two_inc_min_limit_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,three_inc_max_limit[10]}),
        .O({\NLW_two_inc_min_limit_reg[11]_i_1_O_UNCONNECTED [3:2],two_inc_min_limit_nxt[11:10]}),
        .S({1'b0,1'b0,\two_inc_min_limit[11]_i_2_n_0 ,\two_inc_min_limit[11]_i_3_n_0 }));
  FDRE \two_inc_min_limit_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(three_inc_max_limit[1]),
        .Q(two_inc_min_limit[1]),
        .R(rstdiv0_sync_r1_reg_rep__9));
  FDRE \two_inc_min_limit_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(two_inc_min_limit_nxt[2]),
        .Q(two_inc_min_limit[2]),
        .R(rstdiv0_sync_r1_reg_rep__9));
  FDRE \two_inc_min_limit_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(two_inc_min_limit_nxt[3]),
        .Q(two_inc_min_limit[3]),
        .R(rstdiv0_sync_r1_reg_rep__9));
  FDRE \two_inc_min_limit_reg[4] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(two_inc_min_limit_nxt[4]),
        .Q(two_inc_min_limit[4]),
        .R(rstdiv0_sync_r1_reg_rep__9));
  FDRE \two_inc_min_limit_reg[5] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(two_inc_min_limit_nxt[5]),
        .Q(two_inc_min_limit[5]),
        .R(rstdiv0_sync_r1_reg_rep__9));
  CARRY4 \two_inc_min_limit_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\two_inc_min_limit_reg[5]_i_1_n_0 ,\two_inc_min_limit_reg[5]_i_1_n_1 ,\two_inc_min_limit_reg[5]_i_1_n_2 ,\two_inc_min_limit_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({three_inc_max_limit[5:3],1'b0}),
        .O(two_inc_min_limit_nxt[5:2]),
        .S({\two_inc_min_limit[5]_i_2_n_0 ,\two_inc_min_limit[5]_i_3_n_0 ,\two_inc_min_limit[5]_i_4_n_0 ,\two_inc_min_limit[5]_i_5_n_0 }));
  FDRE \two_inc_min_limit_reg[6] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(two_inc_min_limit_nxt[6]),
        .Q(two_inc_min_limit[6]),
        .R(rstdiv0_sync_r1_reg_rep__9));
  FDRE \two_inc_min_limit_reg[7] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(two_inc_min_limit_nxt[7]),
        .Q(two_inc_min_limit[7]),
        .R(rstdiv0_sync_r1_reg_rep__9));
  FDRE \two_inc_min_limit_reg[8] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(two_inc_min_limit_nxt[8]),
        .Q(two_inc_min_limit[8]),
        .R(rstdiv0_sync_r1_reg_rep__9));
  FDRE \two_inc_min_limit_reg[9] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(two_inc_min_limit_nxt[9]),
        .Q(two_inc_min_limit[9]),
        .R(rstdiv0_sync_r1_reg_rep__9));
  CARRY4 \two_inc_min_limit_reg[9]_i_1 
       (.CI(\two_inc_min_limit_reg[5]_i_1_n_0 ),
        .CO({\two_inc_min_limit_reg[9]_i_1_n_0 ,\two_inc_min_limit_reg[9]_i_1_n_1 ,\two_inc_min_limit_reg[9]_i_1_n_2 ,\two_inc_min_limit_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(three_inc_max_limit[9:6]),
        .O(two_inc_min_limit_nxt[9:6]),
        .S({\two_inc_min_limit[9]_i_2_n_0 ,\two_inc_min_limit[9]_i_3_n_0 ,\two_inc_min_limit[9]_i_4_n_0 ,\two_inc_min_limit[9]_i_5_n_0 }));
  LUT3 #(
    .INIT(8'h40)) 
    update_temp_101
       (.I0(tempmon_sample_en_102),
        .I1(tempmon_init_complete),
        .I2(tempmon_sample_en_101),
        .O(update_temp_101__0));
  FDRE update_temp_102_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(update_temp_101__0),
        .Q(update_temp_102),
        .R(1'b0));
endmodule

module Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_ddr_phy_top
   (ddr2_cas_n,
    ddr2_ras_n,
    ddr2_we_n,
    out,
    \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ,
    \rd_ptr_timing_reg[2] ,
    \rd_ptr_timing_reg[2]_0 ,
    \rd_ptr_timing_reg[2]_1 ,
    \rd_ptr_timing_reg[2]_2 ,
    \rd_ptr_timing_reg[2]_3 ,
    \rd_ptr_timing_reg[2]_4 ,
    \rd_ptr_timing_reg[2]_5 ,
    \rd_ptr_timing_reg[2]_6 ,
    \rd_ptr_timing_reg[1] ,
    \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 ,
    \rd_ptr_timing_reg[2]_7 ,
    \rd_ptr_timing_reg[2]_8 ,
    \rd_ptr_timing_reg[2]_9 ,
    \rd_ptr_timing_reg[2]_10 ,
    phy_mc_ctl_full,
    ref_dll_lock,
    ddr2_addr,
    ddr2_ba,
    ddr2_cs_n,
    ddr2_odt,
    ddr2_cke,
    ddr2_dm,
    po_en_stg2_f_reg,
    pi_fine_dly_dec_done_r,
    idelay_tap_limit_r_reg,
    rdlvl_stg1_start_r_reg,
    samp_edge_cnt0_en_r,
    pi_en_stg2_f_timing_reg,
    \one_rank.stg1_wr_done_reg ,
    phy_dout,
    \my_empty_reg[8] ,
    \my_empty_reg[7] ,
    \my_empty_reg[7]_0 ,
    \my_empty_reg[6] ,
    init_calib_complete_r_reg,
    \read_fifo.tail_r_reg[1] ,
    \my_empty_reg[7]_1 ,
    \my_empty_reg[7]_2 ,
    wr_en,
    \wr_ptr_reg[1] ,
    \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall3_r_reg[6] ,
    in,
    \grant_r_reg[0] ,
    rd_data_en,
    \read_fifo.fifo_out_data_r_reg[6] ,
    \read_fifo.tail_r_reg[0] ,
    \wr_ptr_reg[1]_0 ,
    \wr_ptr_timing_reg[2] ,
    \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall3_r_reg[5] ,
    \wr_ptr_timing_reg[2]_0 ,
    \wr_ptr_reg[1]_1 ,
    \wr_ptr_reg[1]_2 ,
    \wr_ptr_timing_reg[2]_1 ,
    p_1_in,
    phy_mc_data_full,
    wr_en_2,
    wr_en_3,
    \cmd_pipe_plus.mc_data_offset_reg[5] ,
    wr_en_4,
    phy_mc_cmd_full,
    ddr_ck_out,
    ddr2_dq,
    ddr2_dqs_p,
    ddr2_dqs_n,
    freq_refclk,
    mem_refclk,
    sync_pulse,
    sys_rst,
    CLKB0,
    CLKB0_5,
    pll_locked,
    rstdiv0_sync_r1_reg_rep,
    RST0,
    SR,
    idle,
    rstdiv0_sync_r1_reg_rep__2,
    rstdiv0_sync_r1_reg_rep__3,
    rstdiv0_sync_r1_reg_rep__4,
    rstdiv0_sync_r1_reg_rep__5,
    SS,
    tempmon_sample_en,
    rstdiv0_sync_r1_reg_rep__6,
    rstdiv0_sync_r1_reg_rep__8,
    rstdiv0_sync_r1_reg_rep__11,
    mc_wrdata_en,
    mem_out,
    \rd_ptr_reg[3] ,
    \rd_ptr_reg[3]_0 ,
    Q,
    rstdiv0_sync_r1_reg_rep__13,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] ,
    rstdiv0_sync_r1_reg_rep__12,
    complex_row0_rd_done1,
    refresh_bank_r,
    p_0_in,
    tail_r,
    mc_cas_n,
    mc_ras_n,
    mc_odt,
    mc_we_n,
    rstdiv0_sync_r1_reg_rep__1,
    p_1_in_0,
    p_3_in,
    new_cnt_cpt_r_reg,
    rdlvl_stg1_start_reg,
    clear,
    pi_cnt_dec_reg,
    rstdiv0_sync_r1_reg_rep__9,
    \device_temp_r_reg[11] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79] ,
    \cmd_pipe_plus.mc_cke_reg[3] ,
    mc_cmd,
    \cmd_pipe_plus.mc_data_offset_reg[0] ,
    \cmd_pipe_plus.mc_data_offset_reg[2] ,
    \cmd_pipe_plus.mc_data_offset_reg[3] ,
    \cmd_pipe_plus.mc_data_offset_reg[4] ,
    \cmd_pipe_plus.mc_data_offset_reg[5]_0 ,
    \cmd_pipe_plus.mc_address_reg[38] ,
    \cmd_pipe_plus.mc_bank_reg[8] ,
    \cmd_pipe_plus.mc_cas_n_reg[2] ,
    mc_cs_n);
  output ddr2_cas_n;
  output ddr2_ras_n;
  output ddr2_we_n;
  output [1:0]out;
  output \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ;
  output \rd_ptr_timing_reg[2] ;
  output \rd_ptr_timing_reg[2]_0 ;
  output \rd_ptr_timing_reg[2]_1 ;
  output \rd_ptr_timing_reg[2]_2 ;
  output \rd_ptr_timing_reg[2]_3 ;
  output \rd_ptr_timing_reg[2]_4 ;
  output \rd_ptr_timing_reg[2]_5 ;
  output \rd_ptr_timing_reg[2]_6 ;
  output [1:0]\rd_ptr_timing_reg[1] ;
  output \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 ;
  output \rd_ptr_timing_reg[2]_7 ;
  output \rd_ptr_timing_reg[2]_8 ;
  output \rd_ptr_timing_reg[2]_9 ;
  output \rd_ptr_timing_reg[2]_10 ;
  output phy_mc_ctl_full;
  output ref_dll_lock;
  output [12:0]ddr2_addr;
  output [2:0]ddr2_ba;
  output [0:0]ddr2_cs_n;
  output [0:0]ddr2_odt;
  output [0:0]ddr2_cke;
  output [1:0]ddr2_dm;
  output po_en_stg2_f_reg;
  output pi_fine_dly_dec_done_r;
  output idelay_tap_limit_r_reg;
  output rdlvl_stg1_start_r_reg;
  output samp_edge_cnt0_en_r;
  output pi_en_stg2_f_timing_reg;
  output \one_rank.stg1_wr_done_reg ;
  output [44:0]phy_dout;
  output \my_empty_reg[8] ;
  output \my_empty_reg[7] ;
  output \my_empty_reg[7]_0 ;
  output \my_empty_reg[6] ;
  output init_calib_complete_r_reg;
  output \read_fifo.tail_r_reg[1] ;
  output [59:0]\my_empty_reg[7]_1 ;
  output [59:0]\my_empty_reg[7]_2 ;
  output wr_en;
  output \wr_ptr_reg[1] ;
  output [65:0]\gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall3_r_reg[6] ;
  output [127:0]in;
  output \grant_r_reg[0] ;
  output rd_data_en;
  output \read_fifo.fifo_out_data_r_reg[6] ;
  output \read_fifo.tail_r_reg[0] ;
  output \wr_ptr_reg[1]_0 ;
  output [3:0]\wr_ptr_timing_reg[2] ;
  output [67:0]\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall3_r_reg[5] ;
  output [3:0]\wr_ptr_timing_reg[2]_0 ;
  output \wr_ptr_reg[1]_1 ;
  output \wr_ptr_reg[1]_2 ;
  output [3:0]\wr_ptr_timing_reg[2]_1 ;
  output p_1_in;
  output phy_mc_data_full;
  output wr_en_2;
  output wr_en_3;
  output [5:0]\cmd_pipe_plus.mc_data_offset_reg[5] ;
  output wr_en_4;
  output phy_mc_cmd_full;
  output [1:0]ddr_ck_out;
  inout [15:0]ddr2_dq;
  inout [1:0]ddr2_dqs_p;
  inout [1:0]ddr2_dqs_n;
  input freq_refclk;
  input mem_refclk;
  input sync_pulse;
  input sys_rst;
  input CLKB0;
  input CLKB0_5;
  input pll_locked;
  input rstdiv0_sync_r1_reg_rep;
  input RST0;
  input [0:0]SR;
  input idle;
  input rstdiv0_sync_r1_reg_rep__2;
  input rstdiv0_sync_r1_reg_rep__3;
  input rstdiv0_sync_r1_reg_rep__4;
  input [1:0]rstdiv0_sync_r1_reg_rep__5;
  input [0:0]SS;
  input tempmon_sample_en;
  input [0:0]rstdiv0_sync_r1_reg_rep__6;
  input [0:0]rstdiv0_sync_r1_reg_rep__8;
  input rstdiv0_sync_r1_reg_rep__11;
  input mc_wrdata_en;
  input [79:0]mem_out;
  input [79:0]\rd_ptr_reg[3] ;
  input [79:0]\rd_ptr_reg[3]_0 ;
  input [143:0]Q;
  input rstdiv0_sync_r1_reg_rep__13;
  input [63:0]\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] ;
  input rstdiv0_sync_r1_reg_rep__12;
  input complex_row0_rd_done1;
  input refresh_bank_r;
  input p_0_in;
  input [0:0]tail_r;
  input [2:0]mc_cas_n;
  input [2:0]mc_ras_n;
  input [0:0]mc_odt;
  input [2:0]mc_we_n;
  input [0:0]rstdiv0_sync_r1_reg_rep__1;
  input p_1_in_0;
  input p_3_in;
  input [0:0]new_cnt_cpt_r_reg;
  input [0:0]rdlvl_stg1_start_reg;
  input clear;
  input [0:0]pi_cnt_dec_reg;
  input [0:0]rstdiv0_sync_r1_reg_rep__9;
  input [11:0]\device_temp_r_reg[11] ;
  input [63:0]\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79] ;
  input [1:0]\cmd_pipe_plus.mc_cke_reg[3] ;
  input [1:0]mc_cmd;
  input \cmd_pipe_plus.mc_data_offset_reg[0] ;
  input [1:0]\cmd_pipe_plus.mc_data_offset_reg[2] ;
  input \cmd_pipe_plus.mc_data_offset_reg[3] ;
  input \cmd_pipe_plus.mc_data_offset_reg[4] ;
  input \cmd_pipe_plus.mc_data_offset_reg[5]_0 ;
  input [33:0]\cmd_pipe_plus.mc_address_reg[38] ;
  input [8:0]\cmd_pipe_plus.mc_bank_reg[8] ;
  input [5:0]\cmd_pipe_plus.mc_cas_n_reg[2] ;
  input [0:0]mc_cs_n;

  wire CLKB0;
  wire CLKB0_5;
  wire [143:0]Q;
  wire RST0;
  wire [0:0]SR;
  wire [0:0]SS;
  wire calib_cmd_wren;
  wire calib_complete;
  wire calib_in_common;
  wire [1:1]calib_sel;
  wire calib_sel0;
  wire \calib_sel[1]_i_1_n_0 ;
  wire calib_wrdata_en;
  wire \calib_zero_ctrl[0]_i_1_n_0 ;
  wire clear;
  wire [33:0]\cmd_pipe_plus.mc_address_reg[38] ;
  wire [8:0]\cmd_pipe_plus.mc_bank_reg[8] ;
  wire [5:0]\cmd_pipe_plus.mc_cas_n_reg[2] ;
  wire [1:0]\cmd_pipe_plus.mc_cke_reg[3] ;
  wire \cmd_pipe_plus.mc_data_offset_reg[0] ;
  wire [1:0]\cmd_pipe_plus.mc_data_offset_reg[2] ;
  wire \cmd_pipe_plus.mc_data_offset_reg[3] ;
  wire \cmd_pipe_plus.mc_data_offset_reg[4] ;
  wire [5:0]\cmd_pipe_plus.mc_data_offset_reg[5] ;
  wire \cmd_pipe_plus.mc_data_offset_reg[5]_0 ;
  wire complex_row0_rd_done1;
  wire [12:0]ddr2_addr;
  wire [2:0]ddr2_ba;
  wire ddr2_cas_n;
  wire [0:0]ddr2_cke;
  wire [0:0]ddr2_cs_n;
  wire [1:0]ddr2_dm;
  wire [15:0]ddr2_dq;
  wire [1:0]ddr2_dqs_n;
  wire [1:0]ddr2_dqs_p;
  wire [0:0]ddr2_odt;
  wire ddr2_ras_n;
  wire ddr2_we_n;
  wire [1:0]ddr_ck_out;
  wire [11:0]\device_temp_r_reg[11] ;
  wire \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ;
  wire \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 ;
  wire [63:0]\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] ;
  wire [63:0]\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79] ;
  wire dqs_po_dec_done;
  wire freq_refclk;
  wire \gen_byte_sel_div2.calib_in_common_i_1_n_0 ;
  wire [67:0]\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall3_r_reg[5] ;
  wire [65:0]\gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall3_r_reg[6] ;
  (* MAX_FANOUT = "50" *) (* RTL_MAX_FANOUT = "found" *) wire \genblk24.phy_ctl_pre_fifo_0/wr_en ;
  (* MAX_FANOUT = "50" *) (* RTL_MAX_FANOUT = "found" *) wire \genblk24.phy_ctl_pre_fifo_1/wr_en ;
  (* MAX_FANOUT = "50" *) (* RTL_MAX_FANOUT = "found" *) wire \genblk24.phy_ctl_pre_fifo_2/wr_en ;
  wire \grant_r_reg[0] ;
  wire idelay_inc;
  wire idelay_tap_limit_r_reg;
  wire idle;
  wire [127:0]in;
  wire init_calib_complete_r_reg;
  wire [2:0]mc_cas_n;
  wire [1:0]mc_cmd;
  wire [0:0]mc_cs_n;
  wire [0:0]mc_odt;
  wire [2:0]mc_ras_n;
  wire [2:0]mc_we_n;
  wire mc_wrdata_en;
  wire [79:0]mem_out;
  wire mem_refclk;
  wire [37:4]mux_address;
  wire [0:0]mux_cas_n;
  wire [3:0]mux_cke;
  wire mux_cmd_wren;
  wire [0:0]mux_cs_n;
  wire [0:0]mux_odt;
  wire [0:0]mux_we_n;
  wire mux_wrdata_en;
  wire \my_empty_reg[6] ;
  wire \my_empty_reg[7] ;
  wire \my_empty_reg[7]_0 ;
  wire [59:0]\my_empty_reg[7]_1 ;
  wire [59:0]\my_empty_reg[7]_2 ;
  wire \my_empty_reg[8] ;
  wire [0:0]new_cnt_cpt_r_reg;
  wire \one_rank.stg1_wr_done_reg ;
  wire [1:0]out;
  wire p_0_in;
  wire p_1_in;
  wire p_1_in_0;
  wire [24:0]p_1_out;
  wire p_3_in;
  wire [44:0]phy_dout;
  wire phy_mc_cmd_full;
  wire phy_mc_ctl_full;
  wire phy_mc_data_full;
  wire phy_mc_go;
  wire phy_rddata_en;
  wire phy_read_calib;
  wire [0:0]pi_cnt_dec_reg;
  wire pi_en_stg2_f_timing_reg;
  wire pi_fine_dly_dec_done;
  wire pi_fine_dly_dec_done_r;
  wire pll_locked;
  wire po_ck_addr_cmd_delay_done;
  wire po_en_stg2_f_reg;
  wire [0:0]po_stg2_wrcal_cnt;
  wire rd_data_en;
  wire rd_data_offset_cal_done;
  wire [79:0]\rd_ptr_reg[3] ;
  wire [79:0]\rd_ptr_reg[3]_0 ;
  wire [1:0]\rd_ptr_timing_reg[1] ;
  wire \rd_ptr_timing_reg[2] ;
  wire \rd_ptr_timing_reg[2]_0 ;
  wire \rd_ptr_timing_reg[2]_1 ;
  wire \rd_ptr_timing_reg[2]_10 ;
  wire \rd_ptr_timing_reg[2]_2 ;
  wire \rd_ptr_timing_reg[2]_3 ;
  wire \rd_ptr_timing_reg[2]_4 ;
  wire \rd_ptr_timing_reg[2]_5 ;
  wire \rd_ptr_timing_reg[2]_6 ;
  wire \rd_ptr_timing_reg[2]_7 ;
  wire \rd_ptr_timing_reg[2]_8 ;
  wire \rd_ptr_timing_reg[2]_9 ;
  wire rdlvl_stg1_start_r_reg;
  wire [0:0]rdlvl_stg1_start_reg;
  wire \read_fifo.fifo_out_data_r_reg[6] ;
  wire \read_fifo.tail_r_reg[0] ;
  wire \read_fifo.tail_r_reg[1] ;
  wire ref_dll_lock;
  wire refresh_bank_r;
  wire rstdiv0_sync_r1_reg_rep;
  wire [0:0]rstdiv0_sync_r1_reg_rep__1;
  wire rstdiv0_sync_r1_reg_rep__11;
  wire rstdiv0_sync_r1_reg_rep__12;
  wire rstdiv0_sync_r1_reg_rep__13;
  wire rstdiv0_sync_r1_reg_rep__2;
  wire rstdiv0_sync_r1_reg_rep__3;
  wire rstdiv0_sync_r1_reg_rep__4;
  wire [1:0]rstdiv0_sync_r1_reg_rep__5;
  wire [0:0]rstdiv0_sync_r1_reg_rep__6;
  wire [0:0]rstdiv0_sync_r1_reg_rep__8;
  wire [0:0]rstdiv0_sync_r1_reg_rep__9;
  wire samp_edge_cnt0_en_r;
  wire sync_pulse;
  wire sys_rst;
  wire [0:0]tail_r;
  wire tempmon_pi_f_dec;
  wire tempmon_pi_f_inc;
  wire tempmon_sample_en;
  wire tempmon_sel_pi_incdec;
  wire u_ddr_calib_top_n_10;
  wire u_ddr_calib_top_n_101;
  wire u_ddr_calib_top_n_103;
  wire u_ddr_calib_top_n_109;
  wire u_ddr_calib_top_n_11;
  wire u_ddr_calib_top_n_113;
  wire u_ddr_calib_top_n_118;
  wire u_ddr_calib_top_n_122;
  wire u_ddr_calib_top_n_126;
  wire u_ddr_calib_top_n_130;
  wire u_ddr_calib_top_n_131;
  wire u_ddr_calib_top_n_132;
  wire u_ddr_calib_top_n_133;
  wire u_ddr_calib_top_n_134;
  wire u_ddr_calib_top_n_135;
  wire u_ddr_calib_top_n_136;
  wire u_ddr_calib_top_n_137;
  wire u_ddr_calib_top_n_138;
  wire u_ddr_calib_top_n_457;
  wire u_ddr_calib_top_n_458;
  wire u_ddr_calib_top_n_459;
  wire u_ddr_calib_top_n_5;
  (* MAX_FANOUT = "50" *) (* RTL_MAX_FANOUT = "found" *) (* syn_maxfan = "10" *) wire u_ddr_calib_top_n_72;
  (* MAX_FANOUT = "50" *) (* RTL_MAX_FANOUT = "found" *) (* syn_maxfan = "10" *) wire u_ddr_calib_top_n_73;
  (* MAX_FANOUT = "50" *) (* RTL_MAX_FANOUT = "found" *) (* syn_maxfan = "10" *) wire u_ddr_calib_top_n_74;
  (* MAX_FANOUT = "50" *) (* RTL_MAX_FANOUT = "found" *) (* syn_maxfan = "10" *) wire u_ddr_calib_top_n_75;
  wire u_ddr_calib_top_n_77;
  wire u_ddr_calib_top_n_78;
  wire u_ddr_calib_top_n_79;
  wire u_ddr_calib_top_n_80;
  wire u_ddr_calib_top_n_81;
  wire u_ddr_calib_top_n_82;
  wire u_ddr_calib_top_n_83;
  wire u_ddr_calib_top_n_84;
  wire u_ddr_calib_top_n_85;
  wire u_ddr_calib_top_n_86;
  wire u_ddr_calib_top_n_87;
  wire u_ddr_calib_top_n_88;
  wire u_ddr_calib_top_n_89;
  wire u_ddr_calib_top_n_90;
  wire u_ddr_calib_top_n_91;
  wire u_ddr_calib_top_n_92;
  wire u_ddr_calib_top_n_93;
  wire u_ddr_calib_top_n_94;
  wire u_ddr_calib_top_n_95;
  wire u_ddr_calib_top_n_96;
  wire u_ddr_calib_top_n_97;
  wire u_ddr_calib_top_n_99;
  wire \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives ;
  wire [5:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_pi_counter_load_val ;
  wire \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/LD0 ;
  wire \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/idelay_ld_rst ;
  wire \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst_reg0 ;
  wire [7:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d1 ;
  wire [7:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d2 ;
  wire [7:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d3 ;
  wire [7:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d4 ;
  wire [7:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d5 ;
  wire [7:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d6 ;
  wire [7:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d7 ;
  wire [7:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d8 ;
  wire [7:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d9 ;
  wire \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst_reg0 ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d0 ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d1 ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d2 ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d3 ;
  wire [2:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d4 ;
  wire [7:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d5 ;
  wire [7:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d6 ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d7 ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d8 ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d9 ;
  wire \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/LD0 ;
  wire \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst_reg0 ;
  wire [7:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d0 ;
  wire [7:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d1 ;
  wire [7:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d2 ;
  wire [7:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d4 ;
  wire [7:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d5 ;
  wire [7:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d6 ;
  wire [7:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d7 ;
  wire [7:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d8 ;
  wire [7:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d9 ;
  wire \u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst_reg0 ;
  wire [72:16]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d2 ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d3 ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d4 ;
  wire [7:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d5 ;
  wire [4:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d6 ;
  wire [0:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d7 ;
  wire [3:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d8 ;
  wire [0:0]\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d9 ;
  wire [5:0]\u_ddr_mc_phy/pi_counter_read_val_w[0]_0 ;
  wire u_ddr_mc_phy_wrapper_n_290;
  wire u_ddr_mc_phy_wrapper_n_291;
  wire u_ddr_mc_phy_wrapper_n_292;
  wire u_ddr_mc_phy_wrapper_n_293;
  wire u_ddr_mc_phy_wrapper_n_294;
  wire u_ddr_mc_phy_wrapper_n_295;
  wire u_ddr_mc_phy_wrapper_n_296;
  wire u_ddr_mc_phy_wrapper_n_297;
  wire u_ddr_mc_phy_wrapper_n_298;
  wire u_ddr_mc_phy_wrapper_n_299;
  wire u_ddr_mc_phy_wrapper_n_300;
  wire u_ddr_mc_phy_wrapper_n_301;
  wire u_ddr_mc_phy_wrapper_n_302;
  wire u_ddr_mc_phy_wrapper_n_303;
  wire u_ddr_mc_phy_wrapper_n_304;
  wire u_ddr_mc_phy_wrapper_n_305;
  wire u_ddr_mc_phy_wrapper_n_306;
  wire u_ddr_mc_phy_wrapper_n_307;
  wire u_ddr_mc_phy_wrapper_n_308;
  wire u_ddr_mc_phy_wrapper_n_309;
  wire u_ddr_mc_phy_wrapper_n_310;
  wire u_ddr_mc_phy_wrapper_n_311;
  wire u_ddr_mc_phy_wrapper_n_312;
  wire u_ddr_mc_phy_wrapper_n_313;
  wire u_ddr_mc_phy_wrapper_n_314;
  wire u_ddr_mc_phy_wrapper_n_315;
  wire u_ddr_mc_phy_wrapper_n_316;
  wire u_ddr_mc_phy_wrapper_n_317;
  wire u_ddr_mc_phy_wrapper_n_318;
  wire u_ddr_mc_phy_wrapper_n_319;
  wire u_ddr_mc_phy_wrapper_n_320;
  wire u_ddr_mc_phy_wrapper_n_321;
  wire u_ddr_mc_phy_wrapper_n_322;
  wire u_ddr_mc_phy_wrapper_n_323;
  wire u_ddr_mc_phy_wrapper_n_324;
  wire u_ddr_mc_phy_wrapper_n_325;
  wire u_ddr_mc_phy_wrapper_n_326;
  wire u_ddr_mc_phy_wrapper_n_327;
  wire u_ddr_mc_phy_wrapper_n_328;
  wire u_ddr_mc_phy_wrapper_n_329;
  wire u_ddr_mc_phy_wrapper_n_330;
  wire u_ddr_mc_phy_wrapper_n_331;
  wire u_ddr_mc_phy_wrapper_n_332;
  wire u_ddr_mc_phy_wrapper_n_333;
  wire u_ddr_mc_phy_wrapper_n_334;
  wire u_ddr_mc_phy_wrapper_n_335;
  wire u_ddr_mc_phy_wrapper_n_336;
  wire u_ddr_mc_phy_wrapper_n_337;
  wire u_ddr_mc_phy_wrapper_n_338;
  wire u_ddr_mc_phy_wrapper_n_339;
  wire u_ddr_mc_phy_wrapper_n_340;
  wire u_ddr_mc_phy_wrapper_n_341;
  wire u_ddr_mc_phy_wrapper_n_342;
  wire u_ddr_mc_phy_wrapper_n_343;
  wire u_ddr_mc_phy_wrapper_n_344;
  wire u_ddr_mc_phy_wrapper_n_345;
  wire u_ddr_mc_phy_wrapper_n_346;
  wire u_ddr_mc_phy_wrapper_n_347;
  wire u_ddr_mc_phy_wrapper_n_348;
  wire u_ddr_mc_phy_wrapper_n_349;
  wire u_ddr_mc_phy_wrapper_n_350;
  wire u_ddr_mc_phy_wrapper_n_351;
  wire u_ddr_mc_phy_wrapper_n_352;
  wire u_ddr_mc_phy_wrapper_n_353;
  wire u_ddr_mc_phy_wrapper_n_365;
  wire u_ddr_mc_phy_wrapper_n_455;
  wire u_ddr_mc_phy_wrapper_n_456;
  wire u_ddr_mc_phy_wrapper_n_457;
  wire u_ddr_mc_phy_wrapper_n_458;
  wire u_ddr_mc_phy_wrapper_n_459;
  wire u_ddr_mc_phy_wrapper_n_460;
  wire u_ddr_mc_phy_wrapper_n_461;
  wire u_ddr_mc_phy_wrapper_n_462;
  wire u_ddr_mc_phy_wrapper_n_463;
  wire u_ddr_mc_phy_wrapper_n_464;
  wire u_ddr_mc_phy_wrapper_n_465;
  wire u_ddr_mc_phy_wrapper_n_466;
  wire u_ddr_mc_phy_wrapper_n_467;
  wire u_ddr_mc_phy_wrapper_n_468;
  wire u_ddr_mc_phy_wrapper_n_469;
  wire u_ddr_mc_phy_wrapper_n_470;
  wire u_ddr_mc_phy_wrapper_n_471;
  wire u_ddr_mc_phy_wrapper_n_472;
  wire u_ddr_mc_phy_wrapper_n_473;
  wire u_ddr_mc_phy_wrapper_n_474;
  wire u_ddr_mc_phy_wrapper_n_475;
  wire u_ddr_mc_phy_wrapper_n_476;
  wire u_ddr_mc_phy_wrapper_n_477;
  wire u_ddr_mc_phy_wrapper_n_478;
  wire u_ddr_mc_phy_wrapper_n_479;
  wire u_ddr_mc_phy_wrapper_n_480;
  wire u_ddr_mc_phy_wrapper_n_481;
  wire u_ddr_mc_phy_wrapper_n_482;
  wire u_ddr_mc_phy_wrapper_n_483;
  wire u_ddr_mc_phy_wrapper_n_484;
  wire u_ddr_mc_phy_wrapper_n_485;
  wire u_ddr_mc_phy_wrapper_n_486;
  wire u_ddr_mc_phy_wrapper_n_487;
  wire u_ddr_mc_phy_wrapper_n_488;
  wire u_ddr_mc_phy_wrapper_n_489;
  wire u_ddr_mc_phy_wrapper_n_490;
  wire u_ddr_mc_phy_wrapper_n_491;
  wire u_ddr_mc_phy_wrapper_n_492;
  wire u_ddr_mc_phy_wrapper_n_493;
  wire u_ddr_mc_phy_wrapper_n_494;
  wire u_ddr_mc_phy_wrapper_n_495;
  wire u_ddr_mc_phy_wrapper_n_496;
  wire u_ddr_mc_phy_wrapper_n_497;
  wire u_ddr_mc_phy_wrapper_n_498;
  wire u_ddr_mc_phy_wrapper_n_499;
  wire u_ddr_mc_phy_wrapper_n_5;
  wire u_ddr_mc_phy_wrapper_n_500;
  wire u_ddr_mc_phy_wrapper_n_501;
  wire u_ddr_mc_phy_wrapper_n_502;
  wire u_ddr_mc_phy_wrapper_n_503;
  wire u_ddr_mc_phy_wrapper_n_504;
  wire u_ddr_mc_phy_wrapper_n_505;
  wire u_ddr_mc_phy_wrapper_n_506;
  wire u_ddr_mc_phy_wrapper_n_507;
  wire u_ddr_mc_phy_wrapper_n_508;
  wire u_ddr_mc_phy_wrapper_n_509;
  wire u_ddr_mc_phy_wrapper_n_510;
  wire u_ddr_mc_phy_wrapper_n_511;
  wire u_ddr_mc_phy_wrapper_n_512;
  wire u_ddr_mc_phy_wrapper_n_513;
  wire u_ddr_mc_phy_wrapper_n_514;
  wire u_ddr_mc_phy_wrapper_n_515;
  wire u_ddr_mc_phy_wrapper_n_516;
  wire u_ddr_mc_phy_wrapper_n_517;
  wire u_ddr_mc_phy_wrapper_n_518;
  wire u_ddr_mc_phy_wrapper_n_6;
  wire u_ddr_mc_phy_wrapper_n_82;
  wire u_ddr_mc_phy_wrapper_n_84;
  wire u_ddr_mc_phy_wrapper_n_85;
  wire u_ddr_mc_phy_wrapper_n_86;
  wire u_ddr_mc_phy_wrapper_n_89;
  wire u_ddr_mc_phy_wrapper_n_90;
  wire u_ddr_mc_phy_wrapper_n_91;
  wire u_ddr_mc_phy_wrapper_n_92;
  wire u_ddr_mc_phy_wrapper_n_93;
  wire u_ddr_mc_phy_wrapper_n_94;
  wire u_ddr_mc_phy_wrapper_n_95;
  wire \u_ddr_phy_init/cnt_pwron_cke_done_r ;
  wire \u_ddr_phy_init/p_128_in ;
  wire \u_ddr_phy_init/prbs_rdlvl_done_pulse0 ;
  wire \u_ddr_phy_init/rdlvl_stg1_done_r1 ;
  wire wr_en;
  wire wr_en_2;
  wire wr_en_3;
  wire wr_en_4;
  wire \wr_ptr_reg[1] ;
  wire \wr_ptr_reg[1]_0 ;
  wire \wr_ptr_reg[1]_1 ;
  wire \wr_ptr_reg[1]_2 ;
  wire [3:0]\wr_ptr_timing_reg[2] ;
  wire [3:0]\wr_ptr_timing_reg[2]_0 ;
  wire [3:0]\wr_ptr_timing_reg[2]_1 ;

  LUT6 #(
    .INIT(64'h0404040404040004)) 
    \calib_sel[1]_i_1 
       (.I0(u_ddr_calib_top_n_457),
        .I1(u_ddr_calib_top_n_459),
        .I2(rstdiv0_sync_r1_reg_rep__11),
        .I3(calib_complete),
        .I4(tempmon_pi_f_dec),
        .I5(tempmon_pi_f_inc),
        .O(\calib_sel[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAA2AAAAA)) 
    \calib_zero_ctrl[0]_i_1 
       (.I0(dqs_po_dec_done),
        .I1(po_ck_addr_cmd_delay_done),
        .I2(rd_data_offset_cal_done),
        .I3(u_ddr_calib_top_n_138),
        .I4(pi_fine_dly_dec_done),
        .I5(calib_sel0),
        .O(\calib_zero_ctrl[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair520" *) 
  LUT5 #(
    .INIT(32'hFFF0FEF0)) 
    \gen_byte_sel_div2.calib_in_common_i_1 
       (.I0(tempmon_pi_f_inc),
        .I1(tempmon_pi_f_dec),
        .I2(u_ddr_calib_top_n_458),
        .I3(u_ddr_calib_top_n_10),
        .I4(calib_in_common),
        .O(\gen_byte_sel_div2.calib_in_common_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    prbs_rdlvl_done_pulse_i_1
       (.I0(u_ddr_calib_top_n_10),
        .I1(\u_ddr_phy_init/rdlvl_stg1_done_r1 ),
        .O(\u_ddr_phy_init/prbs_rdlvl_done_pulse0 ));
  (* SOFT_HLUTNM = "soft_lutpair520" *) 
  LUT2 #(
    .INIT(4'hE)) 
    tempmon_pi_f_en_r_i_1
       (.I0(tempmon_pi_f_inc),
        .I1(tempmon_pi_f_dec),
        .O(tempmon_sel_pi_incdec));
  Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_ddr_calib_top u_ddr_calib_top
       (.A_rst_primitives(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives ),
        .COUNTERLOADVAL({u_ddr_calib_top_n_130,u_ddr_calib_top_n_131,u_ddr_calib_top_n_132,u_ddr_calib_top_n_133,u_ddr_calib_top_n_134,u_ddr_calib_top_n_135}),
        .D({p_1_out[24:17],p_1_out[2:0]}),
        .D0(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d0 ),
        .D1(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d1 ),
        .D2(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d2 ),
        .D3(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d3 ),
        .D4(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d4 ),
        .D5(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d5 ),
        .D6(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d6 ),
        .D7(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d7 ),
        .D8(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d8 ),
        .D9(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d9 ),
        .E(u_ddr_calib_top_n_99),
        .LD0(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/LD0 ),
        .LD0_0(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/LD0 ),
        .Q(Q),
        .SR(SR),
        .SS(SS),
        .UNCONN_OUT(\genblk24.phy_ctl_pre_fifo_2/wr_en ),
        .UNCONN_OUT_0(\genblk24.phy_ctl_pre_fifo_1/wr_en ),
        .UNCONN_OUT_1(\genblk24.phy_ctl_pre_fifo_0/wr_en ),
        .calib_cmd_wren(calib_cmd_wren),
        .calib_complete(calib_complete),
        .calib_in_common(calib_in_common),
        .calib_sel(calib_sel),
        .calib_sel0(calib_sel0),
        .\calib_sel_reg[1]_0 (u_ddr_calib_top_n_459),
        .calib_wrdata_en(calib_wrdata_en),
        .clear(clear),
        .\cmd_pipe_plus.mc_address_reg[38] (\cmd_pipe_plus.mc_address_reg[38] ),
        .\cmd_pipe_plus.mc_bank_reg[8] (\cmd_pipe_plus.mc_bank_reg[8] ),
        .\cmd_pipe_plus.mc_cke_reg[3] (\cmd_pipe_plus.mc_cke_reg[3] ),
        .\cmd_pipe_plus.mc_data_offset_reg[0] (\cmd_pipe_plus.mc_data_offset_reg[0] ),
        .\cmd_pipe_plus.mc_data_offset_reg[2] (\cmd_pipe_plus.mc_data_offset_reg[2] ),
        .\cmd_pipe_plus.mc_data_offset_reg[3] (\cmd_pipe_plus.mc_data_offset_reg[3] ),
        .\cmd_pipe_plus.mc_data_offset_reg[4] (\cmd_pipe_plus.mc_data_offset_reg[4] ),
        .\cmd_pipe_plus.mc_data_offset_reg[5] (\cmd_pipe_plus.mc_data_offset_reg[5] ),
        .\cmd_pipe_plus.mc_data_offset_reg[5]_0 (\cmd_pipe_plus.mc_data_offset_reg[5]_0 ),
        .cnt_pwron_cke_done_r(\u_ddr_phy_init/cnt_pwron_cke_done_r ),
        .complex_row0_rd_done1(complex_row0_rd_done1),
        .\device_temp_r_reg[11] (\device_temp_r_reg[11] ),
        .\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] (u_ddr_calib_top_n_79),
        .\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 (u_ddr_calib_top_n_80),
        .\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_1 (u_ddr_calib_top_n_81),
        .\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_2 (u_ddr_calib_top_n_82),
        .\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_3 (u_ddr_calib_top_n_90),
        .\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_4 (u_ddr_calib_top_n_91),
        .\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_5 (u_ddr_calib_top_n_92),
        .\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_6 (u_ddr_calib_top_n_93),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[0] (u_ddr_mc_phy_wrapper_n_352),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[0]_0 (u_ddr_mc_phy_wrapper_n_518),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[10] (u_ddr_mc_phy_wrapper_n_342),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[10]_0 (u_ddr_mc_phy_wrapper_n_508),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[11] (u_ddr_mc_phy_wrapper_n_341),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[11]_0 (u_ddr_mc_phy_wrapper_n_507),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[12] (u_ddr_mc_phy_wrapper_n_506),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[12]_0 (u_ddr_mc_phy_wrapper_n_340),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[13] (u_ddr_mc_phy_wrapper_n_339),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[13]_0 (u_ddr_mc_phy_wrapper_n_505),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[14] (u_ddr_mc_phy_wrapper_n_338),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[14]_0 (u_ddr_mc_phy_wrapper_n_504),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[15] (u_ddr_mc_phy_wrapper_n_337),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[15]_0 (u_ddr_mc_phy_wrapper_n_503),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[16] (u_ddr_mc_phy_wrapper_n_336),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[16]_0 (u_ddr_mc_phy_wrapper_n_502),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[17] (u_ddr_mc_phy_wrapper_n_335),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[17]_0 (u_ddr_mc_phy_wrapper_n_501),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[18] (u_ddr_mc_phy_wrapper_n_334),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[18]_0 (u_ddr_mc_phy_wrapper_n_500),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19] (u_ddr_mc_phy_wrapper_n_333),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19]_0 (u_ddr_mc_phy_wrapper_n_499),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[1] (u_ddr_mc_phy_wrapper_n_351),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[1]_0 (u_ddr_mc_phy_wrapper_n_517),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[20] (u_ddr_mc_phy_wrapper_n_332),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[20]_0 (u_ddr_mc_phy_wrapper_n_498),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[21] (u_ddr_mc_phy_wrapper_n_331),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[21]_0 (u_ddr_mc_phy_wrapper_n_497),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[22] (u_ddr_mc_phy_wrapper_n_496),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[22]_0 (u_ddr_mc_phy_wrapper_n_330),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[23] (u_ddr_mc_phy_wrapper_n_329),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[23]_0 (u_ddr_mc_phy_wrapper_n_495),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[2] (u_ddr_mc_phy_wrapper_n_350),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[2]_0 (u_ddr_mc_phy_wrapper_n_516),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[32] (u_ddr_mc_phy_wrapper_n_328),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[32]_0 (u_ddr_mc_phy_wrapper_n_494),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[33] (u_ddr_mc_phy_wrapper_n_327),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[33]_0 (u_ddr_mc_phy_wrapper_n_493),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[34] (u_ddr_mc_phy_wrapper_n_326),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[34]_0 (u_ddr_mc_phy_wrapper_n_492),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[35] (u_ddr_mc_phy_wrapper_n_325),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[35]_0 (u_ddr_mc_phy_wrapper_n_491),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[36] (u_ddr_mc_phy_wrapper_n_490),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[36]_0 (u_ddr_mc_phy_wrapper_n_324),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[37] (u_ddr_mc_phy_wrapper_n_323),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[37]_0 (u_ddr_mc_phy_wrapper_n_489),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[38] (u_ddr_mc_phy_wrapper_n_322),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[38]_0 (u_ddr_mc_phy_wrapper_n_488),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[39] (u_ddr_mc_phy_wrapper_n_321),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[39]_0 (u_ddr_mc_phy_wrapper_n_487),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3] (u_ddr_mc_phy_wrapper_n_349),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3]_0 (u_ddr_mc_phy_wrapper_n_515),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[40] (u_ddr_mc_phy_wrapper_n_320),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[40]_0 (u_ddr_mc_phy_wrapper_n_486),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[41] (u_ddr_mc_phy_wrapper_n_319),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[41]_0 (u_ddr_mc_phy_wrapper_n_485),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[42] (u_ddr_mc_phy_wrapper_n_318),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[42]_0 (u_ddr_mc_phy_wrapper_n_484),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[43] (u_ddr_mc_phy_wrapper_n_317),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[43]_0 (u_ddr_mc_phy_wrapper_n_483),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[44] (u_ddr_mc_phy_wrapper_n_316),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[44]_0 (u_ddr_mc_phy_wrapper_n_482),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[45] (u_ddr_mc_phy_wrapper_n_315),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[45]_0 (u_ddr_mc_phy_wrapper_n_481),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[46] (u_ddr_mc_phy_wrapper_n_314),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[46]_0 (u_ddr_mc_phy_wrapper_n_480),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[47] (u_ddr_mc_phy_wrapper_n_313),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[47]_0 (u_ddr_mc_phy_wrapper_n_479),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[48] (u_ddr_mc_phy_wrapper_n_312),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[48]_0 (u_ddr_mc_phy_wrapper_n_478),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[49] (u_ddr_mc_phy_wrapper_n_311),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[49]_0 (u_ddr_mc_phy_wrapper_n_477),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[4] (u_ddr_mc_phy_wrapper_n_348),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[4]_0 (u_ddr_mc_phy_wrapper_n_514),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[50] (u_ddr_mc_phy_wrapper_n_310),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[50]_0 (u_ddr_mc_phy_wrapper_n_476),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[51] (u_ddr_mc_phy_wrapper_n_309),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[51]_0 (u_ddr_mc_phy_wrapper_n_475),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[52] (u_ddr_mc_phy_wrapper_n_308),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[52]_0 (u_ddr_mc_phy_wrapper_n_474),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[53] (u_ddr_mc_phy_wrapper_n_307),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[53]_0 (u_ddr_mc_phy_wrapper_n_473),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[54] (u_ddr_mc_phy_wrapper_n_306),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[54]_0 (u_ddr_mc_phy_wrapper_n_472),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[55] (u_ddr_mc_phy_wrapper_n_305),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[55]_0 (u_ddr_mc_phy_wrapper_n_471),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[56] (u_ddr_mc_phy_wrapper_n_304),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[56]_0 (u_ddr_mc_phy_wrapper_n_470),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[57] (u_ddr_mc_phy_wrapper_n_303),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[57]_0 (u_ddr_mc_phy_wrapper_n_469),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[58] (u_ddr_mc_phy_wrapper_n_302),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[58]_0 (u_ddr_mc_phy_wrapper_n_468),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59] (u_ddr_mc_phy_wrapper_n_301),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59]_0 (u_ddr_mc_phy_wrapper_n_467),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[5] (u_ddr_mc_phy_wrapper_n_347),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[5]_0 (u_ddr_mc_phy_wrapper_n_513),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[60] (u_ddr_mc_phy_wrapper_n_300),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[60]_0 (u_ddr_mc_phy_wrapper_n_466),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[61] (u_ddr_mc_phy_wrapper_n_299),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[61]_0 (u_ddr_mc_phy_wrapper_n_465),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[62] (u_ddr_mc_phy_wrapper_n_464),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[62]_0 (u_ddr_mc_phy_wrapper_n_298),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[63] (u_ddr_mc_phy_wrapper_n_297),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[63]_0 (u_ddr_mc_phy_wrapper_n_463),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[64] (u_ddr_mc_phy_wrapper_n_296),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[64]_0 (u_ddr_mc_phy_wrapper_n_462),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[65] (u_ddr_mc_phy_wrapper_n_295),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[65]_0 (u_ddr_mc_phy_wrapper_n_461),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[66] (u_ddr_mc_phy_wrapper_n_294),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[66]_0 (u_ddr_mc_phy_wrapper_n_460),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] (u_ddr_mc_phy_wrapper_n_293),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67]_0 (u_ddr_mc_phy_wrapper_n_459),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[68] (u_ddr_mc_phy_wrapper_n_292),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[68]_0 (u_ddr_mc_phy_wrapper_n_458),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[69] (u_ddr_mc_phy_wrapper_n_291),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[69]_0 (u_ddr_mc_phy_wrapper_n_457),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[6] (u_ddr_mc_phy_wrapper_n_346),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[6]_0 (u_ddr_mc_phy_wrapper_n_512),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[70] (u_ddr_mc_phy_wrapper_n_290),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[70]_0 (u_ddr_mc_phy_wrapper_n_456),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71] (u_ddr_mc_phy_wrapper_n_95),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71]_0 (u_ddr_mc_phy_wrapper_n_455),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[7] (u_ddr_mc_phy_wrapper_n_345),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[7]_0 (u_ddr_mc_phy_wrapper_n_511),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[8] (u_ddr_mc_phy_wrapper_n_344),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[8]_0 (u_ddr_mc_phy_wrapper_n_510),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[9] (u_ddr_mc_phy_wrapper_n_343),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[9]_0 (u_ddr_mc_phy_wrapper_n_509),
        .dqs_po_dec_done(dqs_po_dec_done),
        .\entry_cnt_reg[0] (u_ddr_calib_top_n_75),
        .fine_adjust_done_r_reg(u_ddr_calib_top_n_138),
        .\gen_byte_sel_div2.byte_sel_cnt_reg[0]_0 (u_ddr_calib_top_n_458),
        .\gen_byte_sel_div2.byte_sel_cnt_reg[1]_0 (u_ddr_calib_top_n_457),
        .\gen_byte_sel_div2.byte_sel_cnt_reg[1]_1 (\calib_sel[1]_i_1_n_0 ),
        .\gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall3_r_reg[6] (po_stg2_wrcal_cnt),
        .\grant_r_reg[0] (\grant_r_reg[0] ),
        .idelay_inc(idelay_inc),
        .idelay_ld_rst(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/idelay_ld_rst ),
        .idelay_tap_limit_r_reg(idelay_tap_limit_r_reg),
        .ififo_rst_reg0(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst_reg0 ),
        .ififo_rst_reg0_1(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst_reg0 ),
        .in0(u_ddr_mc_phy_wrapper_n_365),
        .init_calib_complete_r_reg(init_calib_complete_r_reg),
        .mc_cas_n(mc_cas_n[0]),
        .mc_cmd(mc_cmd),
        .mc_odt(mc_odt),
        .mc_ras_n(mc_ras_n),
        .mc_we_n(mc_we_n[0]),
        .mc_wrdata_en(mc_wrdata_en),
        .mem_out({\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out [72],\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out [67:64],\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out [56],\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out [52:40],\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out [35:32],\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out [27:24],\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out [19:16]}),
        .mux_cmd_wren(mux_cmd_wren),
        .mux_wrdata_en(mux_wrdata_en),
        .\my_empty_reg[1] (u_ddr_mc_phy_wrapper_n_85),
        .\my_empty_reg[1]_0 (u_ddr_mc_phy_wrapper_n_86),
        .\my_empty_reg[1]_1 (u_ddr_mc_phy_wrapper_n_82),
        .\my_empty_reg[1]_2 (u_ddr_mc_phy_wrapper_n_84),
        .\my_empty_reg[3] (u_ddr_mc_phy_wrapper_n_93),
        .\my_empty_reg[3]_0 (u_ddr_mc_phy_wrapper_n_91),
        .\my_empty_reg[3]_1 (u_ddr_mc_phy_wrapper_n_89),
        .\my_empty_reg[5] (u_ddr_mc_phy_wrapper_n_94),
        .\my_empty_reg[5]_0 (u_ddr_mc_phy_wrapper_n_92),
        .\my_empty_reg[5]_1 (u_ddr_mc_phy_wrapper_n_90),
        .\my_empty_reg[6] (\my_empty_reg[6] ),
        .\my_empty_reg[6]_0 (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d0 ),
        .\my_empty_reg[6]_1 (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d1 ),
        .\my_empty_reg[6]_2 (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d2 ),
        .\my_empty_reg[6]_3 (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d3 ),
        .\my_empty_reg[6]_4 (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d4 ),
        .\my_empty_reg[6]_5 (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d5 ),
        .\my_empty_reg[6]_6 (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d6 ),
        .\my_empty_reg[6]_7 (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d7 ),
        .\my_empty_reg[6]_8 (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d8 ),
        .\my_empty_reg[6]_9 (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d9 ),
        .\my_empty_reg[7] (\my_empty_reg[7] ),
        .\my_empty_reg[7]_0 (\my_empty_reg[7]_0 ),
        .\my_empty_reg[7]_1 (\my_empty_reg[7]_1 ),
        .\my_empty_reg[7]_10 (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d9 ),
        .\my_empty_reg[7]_2 (\my_empty_reg[7]_2 ),
        .\my_empty_reg[7]_3 (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d1 ),
        .\my_empty_reg[7]_4 (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d2 ),
        .\my_empty_reg[7]_5 (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d4 ),
        .\my_empty_reg[7]_6 (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d5 ),
        .\my_empty_reg[7]_7 (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d6 ),
        .\my_empty_reg[7]_8 (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d7 ),
        .\my_empty_reg[7]_9 (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d8 ),
        .\my_empty_reg[8] (\my_empty_reg[8] ),
        .new_cnt_cpt_r_reg(new_cnt_cpt_r_reg),
        .ofifo_rst_reg0(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst_reg0 ),
        .ofifo_rst_reg0_2(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst_reg0 ),
        .\one_rank.stg1_wr_done_reg (\one_rank.stg1_wr_done_reg ),
        .out(u_ddr_calib_top_n_11),
        .p_128_in(\u_ddr_phy_init/p_128_in ),
        .p_1_in_0(p_1_in_0),
        .p_3_in(p_3_in),
        .phy_ctl_wr_i1_reg(u_ddr_calib_top_n_72),
        .phy_ctl_wr_i1_reg_0(u_ddr_calib_top_n_77),
        .phy_dout(phy_dout),
        .phy_mc_go(phy_mc_go),
        .phy_rddata_en(phy_rddata_en),
        .phy_read_calib(phy_read_calib),
        .pi_cnt_dec_reg(pi_cnt_dec_reg),
        .\pi_counter_read_val_reg[3] (u_ddr_mc_phy_wrapper_n_353),
        .\pi_counter_read_val_reg[5] (\u_ddr_mc_phy/pi_counter_read_val_w[0]_0 ),
        .pi_dqs_found_lanes({u_ddr_mc_phy_wrapper_n_5,u_ddr_mc_phy_wrapper_n_6}),
        .\pi_dqs_found_lanes_r1_reg[0] (u_ddr_calib_top_n_94),
        .\pi_dqs_found_lanes_r1_reg[0]_0 (u_ddr_calib_top_n_95),
        .\pi_dqs_found_lanes_r1_reg[0]_1 (u_ddr_calib_top_n_96),
        .\pi_dqs_found_lanes_r1_reg[0]_2 (u_ddr_calib_top_n_97),
        .\pi_dqs_found_lanes_r1_reg[0]_3 (u_ddr_calib_top_n_137),
        .\pi_dqs_found_lanes_r1_reg[2] (u_ddr_calib_top_n_78),
        .\pi_dqs_found_lanes_r1_reg[2]_0 (u_ddr_calib_top_n_83),
        .\pi_dqs_found_lanes_r1_reg[2]_1 (u_ddr_calib_top_n_84),
        .\pi_dqs_found_lanes_r1_reg[2]_2 (u_ddr_calib_top_n_85),
        .\pi_dqs_found_lanes_r1_reg[2]_3 (u_ddr_calib_top_n_86),
        .\pi_dqs_found_lanes_r1_reg[2]_4 (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_pi_counter_load_val ),
        .pi_en_stg2_f_timing_reg(pi_en_stg2_f_timing_reg),
        .pi_f_inc_reg(\gen_byte_sel_div2.calib_in_common_i_1_n_0 ),
        .pi_fine_dly_dec_done(pi_fine_dly_dec_done),
        .pi_fine_dly_dec_done_r(pi_fine_dly_dec_done_r),
        .po_ck_addr_cmd_delay_done(po_ck_addr_cmd_delay_done),
        .po_delay_done_r4_reg(\calib_zero_ctrl[0]_i_1_n_0 ),
        .po_en_stg2_f_reg(po_en_stg2_f_reg),
        .prbs_rdlvl_done_pulse0(\u_ddr_phy_init/prbs_rdlvl_done_pulse0 ),
        .rd_data_offset_cal_done(rd_data_offset_cal_done),
        .\rd_ptr_reg[3] (\rd_ptr_reg[3] [79:8]),
        .\rd_ptr_reg[3]_0 ({\rd_ptr_reg[3]_0 [79:32],\rd_ptr_reg[3]_0 [23:0]}),
        .\rd_ptr_reg[3]_1 ({mem_out[75:72],mem_out[67:64],mem_out[59:40],mem_out[34:32],mem_out[27:24],mem_out[19:16],mem_out[11:8],mem_out[3:0]}),
        .\rd_ptr_timing_reg[0] (u_ddr_calib_top_n_87),
        .\rd_ptr_timing_reg[0]_0 (u_ddr_calib_top_n_88),
        .\rd_ptr_timing_reg[0]_1 (u_ddr_calib_top_n_89),
        .\rd_ptr_timing_reg[0]_10 (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d8 ),
        .\rd_ptr_timing_reg[0]_11 (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d9 ),
        .\rd_ptr_timing_reg[0]_2 ({mux_cas_n,mux_cke[3],mux_cke[0],mux_cs_n,mux_we_n,u_ddr_calib_top_n_109,mux_address[30],mux_address[17],mux_address[4],u_ddr_calib_top_n_113,mux_address[33],mux_address[20],mux_address[7],mux_odt,u_ddr_calib_top_n_118,mux_address[32],mux_address[19],mux_address[6],u_ddr_calib_top_n_122,mux_address[37],mux_address[24],mux_address[11],u_ddr_calib_top_n_126,mux_address[34],mux_address[21],mux_address[8]}),
        .\rd_ptr_timing_reg[0]_3 (u_ddr_calib_top_n_136),
        .\rd_ptr_timing_reg[0]_4 (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d2 ),
        .\rd_ptr_timing_reg[0]_5 (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d3 ),
        .\rd_ptr_timing_reg[0]_6 (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d4 ),
        .\rd_ptr_timing_reg[0]_7 (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d5 ),
        .\rd_ptr_timing_reg[0]_8 (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d6 ),
        .\rd_ptr_timing_reg[0]_9 (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d7 ),
        .\rdlvl_dqs_tap_cnt_r_reg[0][1][0] (u_ddr_calib_top_n_5),
        .rdlvl_stg1_done_r1(\u_ddr_phy_init/rdlvl_stg1_done_r1 ),
        .rdlvl_stg1_start_r_reg(rdlvl_stg1_start_r_reg),
        .rdlvl_stg1_start_reg(rdlvl_stg1_start_reg),
        .refresh_bank_r(refresh_bank_r),
        .rstdiv0_sync_r1_reg_rep(rstdiv0_sync_r1_reg_rep),
        .rstdiv0_sync_r1_reg_rep__1(rstdiv0_sync_r1_reg_rep__1),
        .rstdiv0_sync_r1_reg_rep__11(rstdiv0_sync_r1_reg_rep__11),
        .rstdiv0_sync_r1_reg_rep__12(rstdiv0_sync_r1_reg_rep__12),
        .rstdiv0_sync_r1_reg_rep__13(rstdiv0_sync_r1_reg_rep__13),
        .rstdiv0_sync_r1_reg_rep__2(rstdiv0_sync_r1_reg_rep__2),
        .rstdiv0_sync_r1_reg_rep__3(rstdiv0_sync_r1_reg_rep__3),
        .rstdiv0_sync_r1_reg_rep__4(rstdiv0_sync_r1_reg_rep__4),
        .rstdiv0_sync_r1_reg_rep__5(rstdiv0_sync_r1_reg_rep__5),
        .rstdiv0_sync_r1_reg_rep__6(rstdiv0_sync_r1_reg_rep__6),
        .rstdiv0_sync_r1_reg_rep__8(rstdiv0_sync_r1_reg_rep__8),
        .rstdiv0_sync_r1_reg_rep__9(rstdiv0_sync_r1_reg_rep__9),
        .samp_edge_cnt0_en_r(samp_edge_cnt0_en_r),
        .sys_rst(sys_rst),
        .tempmon_pi_f_dec(tempmon_pi_f_dec),
        .tempmon_pi_f_inc(tempmon_pi_f_inc),
        .tempmon_sample_en(tempmon_sample_en),
        .tempmon_sel_pi_incdec(tempmon_sel_pi_incdec),
        .\wr_ptr_reg[2] (u_ddr_calib_top_n_101),
        .\wr_ptr_reg[2]_0 (u_ddr_calib_top_n_103),
        .\wr_ptr_timing_reg[0] (u_ddr_calib_top_n_73),
        .\wr_ptr_timing_reg[0]_0 (u_ddr_calib_top_n_74),
        .\wrdq_div2_4to1_rdlvl_first.phy_wrdata_reg[111] (u_ddr_calib_top_n_10));
  Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_ddr_mc_phy_wrapper u_ddr_mc_phy_wrapper
       (.A_rst_primitives(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives ),
        .CLKB0(CLKB0),
        .CLKB0_5(CLKB0_5),
        .COUNTERLOADVAL({u_ddr_calib_top_n_130,u_ddr_calib_top_n_131,u_ddr_calib_top_n_132,u_ddr_calib_top_n_133,u_ddr_calib_top_n_134,u_ddr_calib_top_n_135}),
        .D({p_1_out[24:17],p_1_out[2:0]}),
        .D0(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d0 ),
        .D1(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d1 ),
        .D2(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d2 ),
        .D3(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d3 ),
        .D4(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d4 ),
        .D5(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d5 ),
        .D6(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d6 ),
        .D7(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d7 ),
        .D8(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d8 ),
        .D9(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_d9 ),
        .E(u_ddr_calib_top_n_103),
        .LD0(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/LD0 ),
        .LD0_0(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/LD0 ),
        .Q(\gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall3_r_reg[6] ),
        .RST0(RST0),
        .SR(SR),
        .calib_cmd_wren(calib_cmd_wren),
        .calib_ctl_wren_reg(\genblk24.phy_ctl_pre_fifo_0/wr_en ),
        .calib_ctl_wren_reg_0(\genblk24.phy_ctl_pre_fifo_1/wr_en ),
        .calib_ctl_wren_reg_1(\genblk24.phy_ctl_pre_fifo_2/wr_en ),
        .calib_ctl_wren_reg_2(u_ddr_calib_top_n_77),
        .calib_ctl_wren_reg_3(u_ddr_calib_top_n_101),
        .calib_ctl_wren_reg_4(u_ddr_calib_top_n_99),
        .calib_sel(calib_sel),
        .\calib_sel_reg[1] (u_ddr_calib_top_n_137),
        .\calib_sel_reg[1]_0 (u_ddr_calib_top_n_78),
        .calib_wrdata_en(calib_wrdata_en),
        .\calib_zero_ctrl_reg[0] (u_ddr_calib_top_n_136),
        .\calib_zero_inputs_reg[0] (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/C_pi_counter_load_val ),
        .\cmd_pipe_plus.mc_cas_n_reg[0] (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d7 ),
        .\cmd_pipe_plus.mc_cas_n_reg[0]_0 (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d9 ),
        .\cmd_pipe_plus.mc_cke_reg[3] (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d8 ),
        .\cmd_pipe_plus.mc_ras_n_reg[2] (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d4 ),
        .\cmd_pipe_plus.mc_we_n_reg[0] (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d6 ),
        .cnt_pwron_cke_done_r(\u_ddr_phy_init/cnt_pwron_cke_done_r ),
        .ddr2_addr(ddr2_addr),
        .ddr2_ba(ddr2_ba),
        .ddr2_cas_n(ddr2_cas_n),
        .ddr2_cke(ddr2_cke),
        .ddr2_cs_n(ddr2_cs_n),
        .ddr2_dm(ddr2_dm),
        .ddr2_dq(ddr2_dq),
        .ddr2_dqs_n(ddr2_dqs_n),
        .ddr2_dqs_p(ddr2_dqs_p),
        .ddr2_odt(ddr2_odt),
        .ddr2_ras_n(ddr2_ras_n),
        .ddr2_we_n(ddr2_we_n),
        .ddr_ck_out(ddr_ck_out),
        .\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] (\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ),
        .\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 (\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79] ),
        .freq_refclk(freq_refclk),
        .\gen_byte_sel_div2.calib_in_common_reg (u_ddr_calib_top_n_97),
        .\gen_byte_sel_div2.calib_in_common_reg_0 (u_ddr_calib_top_n_95),
        .\gen_byte_sel_div2.calib_in_common_reg_1 (u_ddr_calib_top_n_96),
        .\gen_byte_sel_div2.calib_in_common_reg_10 (u_ddr_calib_top_n_86),
        .\gen_byte_sel_div2.calib_in_common_reg_11 (u_ddr_calib_top_n_85),
        .\gen_byte_sel_div2.calib_in_common_reg_12 (u_ddr_calib_top_n_84),
        .\gen_byte_sel_div2.calib_in_common_reg_13 (u_ddr_calib_top_n_83),
        .\gen_byte_sel_div2.calib_in_common_reg_14 (u_ddr_calib_top_n_82),
        .\gen_byte_sel_div2.calib_in_common_reg_15 (u_ddr_calib_top_n_81),
        .\gen_byte_sel_div2.calib_in_common_reg_16 (u_ddr_calib_top_n_80),
        .\gen_byte_sel_div2.calib_in_common_reg_17 (u_ddr_calib_top_n_79),
        .\gen_byte_sel_div2.calib_in_common_reg_2 (u_ddr_calib_top_n_94),
        .\gen_byte_sel_div2.calib_in_common_reg_3 (u_ddr_calib_top_n_92),
        .\gen_byte_sel_div2.calib_in_common_reg_4 (u_ddr_calib_top_n_91),
        .\gen_byte_sel_div2.calib_in_common_reg_5 (u_ddr_calib_top_n_93),
        .\gen_byte_sel_div2.calib_in_common_reg_6 (u_ddr_calib_top_n_90),
        .\gen_byte_sel_div2.calib_in_common_reg_7 (u_ddr_calib_top_n_87),
        .\gen_byte_sel_div2.calib_in_common_reg_8 (u_ddr_calib_top_n_88),
        .\gen_byte_sel_div2.calib_in_common_reg_9 (u_ddr_calib_top_n_89),
        .\gen_mux_rd[0].mux_rd_fall0_r_reg[0] (u_ddr_mc_phy_wrapper_n_343),
        .\gen_mux_rd[0].mux_rd_fall1_r_reg[0] (u_ddr_mc_phy_wrapper_n_341),
        .\gen_mux_rd[0].mux_rd_fall2_r_reg[0] (u_ddr_mc_phy_wrapper_n_339),
        .\gen_mux_rd[0].mux_rd_fall3_r_reg[0] (u_ddr_mc_phy_wrapper_n_337),
        .\gen_mux_rd[0].mux_rd_rise0_r_reg[0] (u_ddr_mc_phy_wrapper_n_344),
        .\gen_mux_rd[0].mux_rd_rise1_r_reg[0] (u_ddr_mc_phy_wrapper_n_342),
        .\gen_mux_rd[0].mux_rd_rise2_r_reg[0] (u_ddr_mc_phy_wrapper_n_340),
        .\gen_mux_rd[0].mux_rd_rise3_r_reg[0] (u_ddr_mc_phy_wrapper_n_338),
        .\gen_mux_rd[1].mux_rd_fall0_r_reg[1] (u_ddr_mc_phy_wrapper_n_311),
        .\gen_mux_rd[1].mux_rd_fall1_r_reg[1] (u_ddr_mc_phy_wrapper_n_309),
        .\gen_mux_rd[1].mux_rd_fall2_r_reg[1] (u_ddr_mc_phy_wrapper_n_307),
        .\gen_mux_rd[1].mux_rd_fall3_r_reg[1] (u_ddr_mc_phy_wrapper_n_305),
        .\gen_mux_rd[1].mux_rd_rise0_r_reg[1] (u_ddr_mc_phy_wrapper_n_312),
        .\gen_mux_rd[1].mux_rd_rise1_r_reg[1] (u_ddr_mc_phy_wrapper_n_310),
        .\gen_mux_rd[1].mux_rd_rise2_r_reg[1] (u_ddr_mc_phy_wrapper_n_308),
        .\gen_mux_rd[1].mux_rd_rise3_r_reg[1] (u_ddr_mc_phy_wrapper_n_306),
        .\gen_mux_rd[2].mux_rd_fall0_r_reg[2] (u_ddr_mc_phy_wrapper_n_319),
        .\gen_mux_rd[2].mux_rd_fall1_r_reg[2] (u_ddr_mc_phy_wrapper_n_317),
        .\gen_mux_rd[2].mux_rd_fall2_r_reg[2] (u_ddr_mc_phy_wrapper_n_315),
        .\gen_mux_rd[2].mux_rd_fall3_r_reg[2] (u_ddr_mc_phy_wrapper_n_313),
        .\gen_mux_rd[2].mux_rd_rise0_r_reg[2] (u_ddr_mc_phy_wrapper_n_320),
        .\gen_mux_rd[2].mux_rd_rise1_r_reg[2] (u_ddr_mc_phy_wrapper_n_318),
        .\gen_mux_rd[2].mux_rd_rise2_r_reg[2] (u_ddr_mc_phy_wrapper_n_316),
        .\gen_mux_rd[2].mux_rd_rise3_r_reg[2] (u_ddr_mc_phy_wrapper_n_314),
        .\gen_mux_rd[3].mux_rd_fall0_r_reg[3] (u_ddr_mc_phy_wrapper_n_303),
        .\gen_mux_rd[3].mux_rd_fall1_r_reg[3] (u_ddr_mc_phy_wrapper_n_301),
        .\gen_mux_rd[3].mux_rd_fall2_r_reg[3] (u_ddr_mc_phy_wrapper_n_299),
        .\gen_mux_rd[3].mux_rd_fall3_r_reg[3] (u_ddr_mc_phy_wrapper_n_297),
        .\gen_mux_rd[3].mux_rd_rise0_r_reg[3] (u_ddr_mc_phy_wrapper_n_304),
        .\gen_mux_rd[3].mux_rd_rise1_r_reg[3] (u_ddr_mc_phy_wrapper_n_302),
        .\gen_mux_rd[3].mux_rd_rise2_r_reg[3] (u_ddr_mc_phy_wrapper_n_300),
        .\gen_mux_rd[3].mux_rd_rise3_r_reg[3] (u_ddr_mc_phy_wrapper_n_298),
        .\gen_mux_rd[4].mux_rd_fall0_r_reg[4] (u_ddr_mc_phy_wrapper_n_327),
        .\gen_mux_rd[4].mux_rd_fall1_r_reg[4] (u_ddr_mc_phy_wrapper_n_325),
        .\gen_mux_rd[4].mux_rd_fall2_r_reg[4] (u_ddr_mc_phy_wrapper_n_323),
        .\gen_mux_rd[4].mux_rd_fall3_r_reg[4] (u_ddr_mc_phy_wrapper_n_321),
        .\gen_mux_rd[4].mux_rd_rise0_r_reg[4] (u_ddr_mc_phy_wrapper_n_328),
        .\gen_mux_rd[4].mux_rd_rise1_r_reg[4] (u_ddr_mc_phy_wrapper_n_326),
        .\gen_mux_rd[4].mux_rd_rise2_r_reg[4] (u_ddr_mc_phy_wrapper_n_324),
        .\gen_mux_rd[4].mux_rd_rise3_r_reg[4] (u_ddr_mc_phy_wrapper_n_322),
        .\gen_mux_rd[5].mux_rd_fall0_r_reg[5] (u_ddr_mc_phy_wrapper_n_351),
        .\gen_mux_rd[5].mux_rd_fall1_r_reg[5] (u_ddr_mc_phy_wrapper_n_349),
        .\gen_mux_rd[5].mux_rd_fall2_r_reg[5] (u_ddr_mc_phy_wrapper_n_347),
        .\gen_mux_rd[5].mux_rd_fall3_r_reg[5] (u_ddr_mc_phy_wrapper_n_345),
        .\gen_mux_rd[5].mux_rd_rise0_r_reg[5] (u_ddr_mc_phy_wrapper_n_352),
        .\gen_mux_rd[5].mux_rd_rise1_r_reg[5] (u_ddr_mc_phy_wrapper_n_350),
        .\gen_mux_rd[5].mux_rd_rise2_r_reg[5] (u_ddr_mc_phy_wrapper_n_348),
        .\gen_mux_rd[5].mux_rd_rise3_r_reg[5] (u_ddr_mc_phy_wrapper_n_346),
        .\gen_mux_rd[6].mux_rd_fall0_r_reg[6] (u_ddr_mc_phy_wrapper_n_295),
        .\gen_mux_rd[6].mux_rd_fall1_r_reg[6] (u_ddr_mc_phy_wrapper_n_293),
        .\gen_mux_rd[6].mux_rd_fall2_r_reg[6] (u_ddr_mc_phy_wrapper_n_291),
        .\gen_mux_rd[6].mux_rd_fall3_r_reg[6] (u_ddr_mc_phy_wrapper_n_95),
        .\gen_mux_rd[6].mux_rd_rise0_r_reg[6] (u_ddr_mc_phy_wrapper_n_296),
        .\gen_mux_rd[6].mux_rd_rise1_r_reg[6] (u_ddr_mc_phy_wrapper_n_294),
        .\gen_mux_rd[6].mux_rd_rise2_r_reg[6] (u_ddr_mc_phy_wrapper_n_292),
        .\gen_mux_rd[6].mux_rd_rise3_r_reg[6] (u_ddr_mc_phy_wrapper_n_290),
        .\gen_mux_rd[7].mux_rd_fall0_r_reg[7] (u_ddr_mc_phy_wrapper_n_335),
        .\gen_mux_rd[7].mux_rd_fall1_r_reg[7] (u_ddr_mc_phy_wrapper_n_333),
        .\gen_mux_rd[7].mux_rd_fall2_r_reg[7] (u_ddr_mc_phy_wrapper_n_331),
        .\gen_mux_rd[7].mux_rd_fall3_r_reg[7] (u_ddr_mc_phy_wrapper_n_329),
        .\gen_mux_rd[7].mux_rd_rise0_r_reg[7] (u_ddr_mc_phy_wrapper_n_336),
        .\gen_mux_rd[7].mux_rd_rise1_r_reg[7] (u_ddr_mc_phy_wrapper_n_334),
        .\gen_mux_rd[7].mux_rd_rise2_r_reg[7] (u_ddr_mc_phy_wrapper_n_332),
        .\gen_mux_rd[7].mux_rd_rise3_r_reg[7] (u_ddr_mc_phy_wrapper_n_330),
        .\gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall0_r_reg[0] (u_ddr_mc_phy_wrapper_n_509),
        .\gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall1_r_reg[0] (u_ddr_mc_phy_wrapper_n_507),
        .\gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall2_r_reg[0] (u_ddr_mc_phy_wrapper_n_505),
        .\gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall3_r_reg[0] (u_ddr_mc_phy_wrapper_n_503),
        .\gen_mux_rd_div4.gen_mux_rd[0].mux_rd_rise0_r_reg[0] (u_ddr_mc_phy_wrapper_n_510),
        .\gen_mux_rd_div4.gen_mux_rd[0].mux_rd_rise1_r_reg[0] (u_ddr_mc_phy_wrapper_n_508),
        .\gen_mux_rd_div4.gen_mux_rd[0].mux_rd_rise3_r_reg[0] (u_ddr_mc_phy_wrapper_n_504),
        .\gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall0_r_reg[1] (u_ddr_mc_phy_wrapper_n_477),
        .\gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall1_r_reg[1] (u_ddr_mc_phy_wrapper_n_475),
        .\gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall2_r_reg[1] (u_ddr_mc_phy_wrapper_n_473),
        .\gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall3_r_reg[1] (u_ddr_mc_phy_wrapper_n_471),
        .\gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise0_r_reg[1] (u_ddr_mc_phy_wrapper_n_478),
        .\gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise1_r_reg[1] (u_ddr_mc_phy_wrapper_n_476),
        .\gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise2_r_reg[1] (u_ddr_mc_phy_wrapper_n_474),
        .\gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise3_r_reg[1] (u_ddr_mc_phy_wrapper_n_472),
        .\gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall0_r_reg[2] (u_ddr_mc_phy_wrapper_n_485),
        .\gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall1_r_reg[2] (u_ddr_mc_phy_wrapper_n_483),
        .\gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall2_r_reg[2] (u_ddr_mc_phy_wrapper_n_481),
        .\gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall3_r_reg[2] (u_ddr_mc_phy_wrapper_n_479),
        .\gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise0_r_reg[2] (u_ddr_mc_phy_wrapper_n_486),
        .\gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise1_r_reg[2] (u_ddr_mc_phy_wrapper_n_484),
        .\gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise2_r_reg[2] (u_ddr_mc_phy_wrapper_n_482),
        .\gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise3_r_reg[2] (u_ddr_mc_phy_wrapper_n_480),
        .\gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall0_r_reg[3] (u_ddr_mc_phy_wrapper_n_469),
        .\gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall1_r_reg[3] (u_ddr_mc_phy_wrapper_n_467),
        .\gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall2_r_reg[3] (u_ddr_mc_phy_wrapper_n_465),
        .\gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall3_r_reg[3] (u_ddr_mc_phy_wrapper_n_463),
        .\gen_mux_rd_div4.gen_mux_rd[3].mux_rd_rise0_r_reg[3] (u_ddr_mc_phy_wrapper_n_470),
        .\gen_mux_rd_div4.gen_mux_rd[3].mux_rd_rise1_r_reg[3] (u_ddr_mc_phy_wrapper_n_468),
        .\gen_mux_rd_div4.gen_mux_rd[3].mux_rd_rise2_r_reg[3] (u_ddr_mc_phy_wrapper_n_466),
        .\gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall0_r_reg[4] (u_ddr_mc_phy_wrapper_n_493),
        .\gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall1_r_reg[4] (u_ddr_mc_phy_wrapper_n_491),
        .\gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall2_r_reg[4] (u_ddr_mc_phy_wrapper_n_489),
        .\gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall3_r_reg[4] (u_ddr_mc_phy_wrapper_n_487),
        .\gen_mux_rd_div4.gen_mux_rd[4].mux_rd_rise0_r_reg[4] (u_ddr_mc_phy_wrapper_n_494),
        .\gen_mux_rd_div4.gen_mux_rd[4].mux_rd_rise1_r_reg[4] (u_ddr_mc_phy_wrapper_n_492),
        .\gen_mux_rd_div4.gen_mux_rd[4].mux_rd_rise3_r_reg[4] (u_ddr_mc_phy_wrapper_n_488),
        .\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall0_r_reg[5] (u_ddr_mc_phy_wrapper_n_517),
        .\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall1_r_reg[5] (u_ddr_mc_phy_wrapper_n_515),
        .\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall2_r_reg[5] (u_ddr_mc_phy_wrapper_n_513),
        .\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall3_r_reg[5] (\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall3_r_reg[5] ),
        .\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall3_r_reg[5]_0 (u_ddr_mc_phy_wrapper_n_511),
        .\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise0_r_reg[5] (u_ddr_mc_phy_wrapper_n_518),
        .\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise1_r_reg[5] (u_ddr_mc_phy_wrapper_n_516),
        .\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise2_r_reg[5] (u_ddr_mc_phy_wrapper_n_514),
        .\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise3_r_reg[5] (u_ddr_mc_phy_wrapper_n_512),
        .\gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall0_r_reg[6] (u_ddr_mc_phy_wrapper_n_461),
        .\gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall1_r_reg[6] (u_ddr_mc_phy_wrapper_n_459),
        .\gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall2_r_reg[6] (u_ddr_mc_phy_wrapper_n_457),
        .\gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall3_r_reg[6] (u_ddr_mc_phy_wrapper_n_455),
        .\gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise0_r_reg[6] (u_ddr_mc_phy_wrapper_n_462),
        .\gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise1_r_reg[6] (u_ddr_mc_phy_wrapper_n_460),
        .\gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise2_r_reg[6] (u_ddr_mc_phy_wrapper_n_458),
        .\gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise3_r_reg[6] (u_ddr_mc_phy_wrapper_n_456),
        .\gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall0_r_reg[7] (u_ddr_mc_phy_wrapper_n_501),
        .\gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall1_r_reg[7] (u_ddr_mc_phy_wrapper_n_499),
        .\gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall2_r_reg[7] (u_ddr_mc_phy_wrapper_n_497),
        .\gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall3_r_reg[7] (u_ddr_mc_phy_wrapper_n_495),
        .\gen_mux_rd_div4.gen_mux_rd[7].mux_rd_rise0_r_reg[7] (u_ddr_mc_phy_wrapper_n_502),
        .\gen_mux_rd_div4.gen_mux_rd[7].mux_rd_rise1_r_reg[7] (u_ddr_mc_phy_wrapper_n_500),
        .\gen_mux_rd_div4.gen_mux_rd[7].mux_rd_rise2_r_reg[7] (u_ddr_mc_phy_wrapper_n_498),
        .\gen_no_mirror.div_clk_loop[0].phy_address_reg[10] (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d5 ),
        .\gen_no_mirror.div_clk_loop[0].phy_address_reg[11] (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d3 ),
        .\gen_no_mirror.div_clk_loop[0].phy_address_reg[12] (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d0 ),
        .\gen_no_mirror.div_clk_loop[0].phy_address_reg[1] (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d7 ),
        .\gen_no_mirror.div_clk_loop[0].phy_address_reg[2] (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d1 ),
        .\gen_no_mirror.div_clk_loop[0].phy_address_reg[3] (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d2 ),
        .\gen_no_mirror.div_clk_loop[0].phy_address_reg[5] (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d8 ),
        .\gen_no_mirror.div_clk_loop[0].phy_address_reg[6] (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d4 ),
        .\gen_no_mirror.div_clk_loop[0].phy_address_reg[7] (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d5 ),
        .\gen_no_mirror.div_clk_loop[0].phy_address_reg[8] (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_d2 ),
        .\gen_no_mirror.div_clk_loop[0].phy_address_reg[9] (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d9 ),
        .\gen_no_mirror.div_clk_loop[0].phy_bank_reg[0] (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d6 ),
        .\gen_pat_match_div4.gen_pat_match[0].pat_match_rise2_r_reg[0] (u_ddr_mc_phy_wrapper_n_506),
        .\gen_pat_match_div4.gen_pat_match[3].pat_match_rise3_r_reg[3] (u_ddr_mc_phy_wrapper_n_464),
        .\gen_pat_match_div4.gen_pat_match[4].pat_match_rise2_r_reg[4] (u_ddr_mc_phy_wrapper_n_490),
        .\gen_pat_match_div4.gen_pat_match[7].pat_match_rise3_r_reg[7] (u_ddr_mc_phy_wrapper_n_496),
        .idelay_inc(idelay_inc),
        .idelay_ld_rst(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/idelay_ld_rst ),
        .idle(idle),
        .ififo_rst_reg0(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst_reg0 ),
        .ififo_rst_reg0_1(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst_reg0 ),
        .in(in),
        .in0(u_ddr_mc_phy_wrapper_n_365),
        .init_calib_complete_reg_rep(\my_empty_reg[8] ),
        .init_calib_complete_reg_rep__4(u_ddr_calib_top_n_72),
        .init_calib_complete_reg_rep__5(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_d3 ),
        .init_calib_complete_reg_rep__5_0(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d9 ),
        .init_calib_complete_reg_rep__5_1(u_ddr_calib_top_n_73),
        .init_calib_complete_reg_rep__7(u_ddr_calib_top_n_74),
        .init_calib_complete_reg_rep__8(u_ddr_calib_top_n_75),
        .init_calib_complete_reg_rep__9(init_calib_complete_r_reg),
        .init_complete_r1_timing_reg(u_ddr_calib_top_n_11),
        .mc_cas_n(mc_cas_n[2:1]),
        .mc_cs_n(mc_cs_n),
        .mc_ras_n(mc_ras_n[2]),
        .mc_we_n(mc_we_n[2:1]),
        .mc_wrdata_en(mc_wrdata_en),
        .mem_out({\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out [72],\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out [67:64],\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out [56],\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out [52:40],\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out [35:32],\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out [27:24],\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_out [19:16]}),
        .mem_refclk(mem_refclk),
        .mux_cmd_wren(mux_cmd_wren),
        .mux_wrdata_en(mux_wrdata_en),
        .\my_empty_reg[1] (u_ddr_mc_phy_wrapper_n_82),
        .\my_empty_reg[1]_0 (u_ddr_mc_phy_wrapper_n_84),
        .\my_empty_reg[1]_1 (u_ddr_mc_phy_wrapper_n_85),
        .\my_empty_reg[1]_2 (u_ddr_mc_phy_wrapper_n_86),
        .\my_empty_reg[3] (u_ddr_mc_phy_wrapper_n_89),
        .\my_empty_reg[3]_0 (u_ddr_mc_phy_wrapper_n_91),
        .\my_empty_reg[3]_1 (u_ddr_mc_phy_wrapper_n_93),
        .\my_empty_reg[5] (u_ddr_mc_phy_wrapper_n_90),
        .\my_empty_reg[5]_0 (u_ddr_mc_phy_wrapper_n_92),
        .\my_empty_reg[5]_1 (u_ddr_mc_phy_wrapper_n_94),
        .ofifo_rst_reg0(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst_reg0 ),
        .ofifo_rst_reg0_2(\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst_reg0 ),
        .out(out),
        .p_0_in(p_0_in),
        .p_128_in(\u_ddr_phy_init/p_128_in ),
        .p_1_in(p_1_in),
        .phy_dout({\cmd_pipe_plus.mc_cas_n_reg[2] [5:4],mux_cas_n,mux_cke[3],mux_cke[0],\cmd_pipe_plus.mc_cas_n_reg[2] [3:2],mux_cs_n,\cmd_pipe_plus.mc_cas_n_reg[2] [1:0],mux_we_n,u_ddr_calib_top_n_109,mux_address[30],mux_address[17],mux_address[4],u_ddr_calib_top_n_113,mux_address[33],mux_address[20],mux_address[7],mux_odt,u_ddr_calib_top_n_118,mux_address[32],mux_address[19],mux_address[6],u_ddr_calib_top_n_122,mux_address[37],mux_address[24],mux_address[11],u_ddr_calib_top_n_126,mux_address[34],mux_address[21],mux_address[8]}),
        .phy_mc_cmd_full(phy_mc_cmd_full),
        .phy_mc_ctl_full(phy_mc_ctl_full),
        .phy_mc_data_full(phy_mc_data_full),
        .phy_mc_go(phy_mc_go),
        .phy_rddata_en(phy_rddata_en),
        .phy_read_calib(phy_read_calib),
        .pi_dqs_found_lanes({u_ddr_mc_phy_wrapper_n_5,u_ddr_mc_phy_wrapper_n_6}),
        .\pi_rdval_cnt_reg[5] (\u_ddr_mc_phy/pi_counter_read_val_w[0]_0 ),
        .pll_locked(pll_locked),
        .\po_stg2_wrcal_cnt_reg[0] (po_stg2_wrcal_cnt),
        .rd_data_en(rd_data_en),
        .\rd_mux_sel_r_reg[0] (u_ddr_calib_top_n_5),
        .\rd_ptr_reg[3] ({mem_out[79:76],mem_out[71:68],mem_out[63:60],mem_out[39:35],mem_out[31:28],mem_out[23:20],mem_out[15:12],mem_out[7:4]}),
        .\rd_ptr_reg[3]_0 (\rd_ptr_reg[3] [7:0]),
        .\rd_ptr_reg[3]_1 (\rd_ptr_reg[3]_0 [31:24]),
        .\rd_ptr_timing_reg[1] (\rd_ptr_timing_reg[1] ),
        .\rd_ptr_timing_reg[2] (\rd_ptr_timing_reg[2] ),
        .\rd_ptr_timing_reg[2]_0 (\rd_ptr_timing_reg[2]_0 ),
        .\rd_ptr_timing_reg[2]_1 (\rd_ptr_timing_reg[2]_1 ),
        .\rd_ptr_timing_reg[2]_10 (\rd_ptr_timing_reg[2]_10 ),
        .\rd_ptr_timing_reg[2]_2 (\rd_ptr_timing_reg[2]_2 ),
        .\rd_ptr_timing_reg[2]_3 (\rd_ptr_timing_reg[2]_3 ),
        .\rd_ptr_timing_reg[2]_4 (\rd_ptr_timing_reg[2]_4 ),
        .\rd_ptr_timing_reg[2]_5 (\rd_ptr_timing_reg[2]_5 ),
        .\rd_ptr_timing_reg[2]_6 (\rd_ptr_timing_reg[2]_6 ),
        .\rd_ptr_timing_reg[2]_7 (\rd_ptr_timing_reg[2]_7 ),
        .\rd_ptr_timing_reg[2]_8 (\rd_ptr_timing_reg[2]_8 ),
        .\rd_ptr_timing_reg[2]_9 (\rd_ptr_timing_reg[2]_9 ),
        .\read_fifo.fifo_out_data_r_reg[6] (\read_fifo.fifo_out_data_r_reg[6] ),
        .\read_fifo.tail_r_reg[0] (\read_fifo.tail_r_reg[0] ),
        .\read_fifo.tail_r_reg[1] (\read_fifo.tail_r_reg[1] ),
        .ref_dll_lock(ref_dll_lock),
        .rstdiv0_sync_r1_reg_rep(rstdiv0_sync_r1_reg_rep),
        .rstdiv0_sync_r1_reg_rep__1(rstdiv0_sync_r1_reg_rep__1),
        .rstdiv0_sync_r1_reg_rep__11(rstdiv0_sync_r1_reg_rep__11),
        .store_sr_req_r_reg(u_ddr_mc_phy_wrapper_n_353),
        .sync_pulse(sync_pulse),
        .sys_rst(sys_rst),
        .tail_r(tail_r),
        .wr_en(wr_en),
        .wr_en_2(wr_en_2),
        .wr_en_3(wr_en_3),
        .wr_en_4(wr_en_4),
        .\wr_ptr_reg[1] (\wr_ptr_reg[1] ),
        .\wr_ptr_reg[1]_0 (\wr_ptr_reg[1]_0 ),
        .\wr_ptr_reg[1]_1 (\wr_ptr_reg[1]_1 ),
        .\wr_ptr_reg[1]_2 (\wr_ptr_reg[1]_2 ),
        .\wr_ptr_timing_reg[2] (\wr_ptr_timing_reg[2] ),
        .\wr_ptr_timing_reg[2]_0 (\wr_ptr_timing_reg[2]_0 ),
        .\wr_ptr_timing_reg[2]_1 (\wr_ptr_timing_reg[2]_1 ),
        .\write_buffer.wr_buf_out_data_reg[120] (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d1 ),
        .\write_buffer.wr_buf_out_data_reg[121] (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d6 ),
        .\write_buffer.wr_buf_out_data_reg[122] (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d5 ),
        .\write_buffer.wr_buf_out_data_reg[123] (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d7 ),
        .\write_buffer.wr_buf_out_data_reg[124] (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d4 ),
        .\write_buffer.wr_buf_out_data_reg[126] (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d8 ),
        .\write_buffer.wr_buf_out_data_reg[127] (\u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_d2 ));
endmodule

module Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_ddr_phy_wrcal
   (rd_active_r,
    wrcal_prech_req,
    wrlvl_byte_redo,
    phy_if_reset_w,
    \idelay_tap_cnt_r_reg[0][1][1] ,
    \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall3_r_reg[6]_0 ,
    \cnt_shift_r_reg[0] ,
    \idelay_tap_cnt_r_reg[0][0][0] ,
    LD0,
    LD0_0,
    wrcal_done_reg_0,
    sys_rst,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[12] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[36] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[62] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[22] ,
    phy_rddata_en,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[10] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[50] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[42] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[58] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[34] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[2] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[66] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[18] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[15] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[55] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[47] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[63] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[39] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[7] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[23] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[9] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[49] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[41] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[57] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[33] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[1] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[65] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[17] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[52] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[44] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[60] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[4] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[68] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[20] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[13] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[53] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[45] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[61] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[37] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[5] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[69] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[21] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[14] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[54] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[46] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[38] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[6] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[70] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[8] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[48] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[40] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[56] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[32] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[0] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[64] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[16] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[11] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[51] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[43] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[35] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19] ,
    rstdiv0_sync_r1_reg_rep__1,
    rstdiv0_sync_r1_reg_rep__2,
    SR,
    rstdiv0_sync_r1_reg_rep__12,
    \rnk_cnt_r_reg[1] ,
    idelay_ce_int,
    rdlvl_stg1_start_reg,
    calib_zero_inputs,
    \calib_sel_reg[1] ,
    \gen_byte_sel_div2.calib_in_common_reg ,
    idelay_ld_rst,
    rstdiv0_sync_r1_reg_rep__11,
    wrcal_rd_wait,
    prech_done,
    wrcal_start_reg);
  output rd_active_r;
  output wrcal_prech_req;
  output wrlvl_byte_redo;
  output phy_if_reset_w;
  output \idelay_tap_cnt_r_reg[0][1][1] ;
  output [0:0]\gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall3_r_reg[6]_0 ;
  output [0:0]\cnt_shift_r_reg[0] ;
  output \idelay_tap_cnt_r_reg[0][0][0] ;
  output LD0;
  output LD0_0;
  output wrcal_done_reg_0;
  input sys_rst;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[12] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[36] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[62] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[22] ;
  input phy_rddata_en;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[10] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[50] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[42] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[58] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[34] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[2] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[66] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[18] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[15] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[55] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[47] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[63] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[39] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[7] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[23] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[9] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[49] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[41] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[57] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[33] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[1] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[65] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[17] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[52] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[44] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[60] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[4] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[68] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[20] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[13] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[53] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[45] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[61] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[37] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[5] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[69] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[21] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[14] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[54] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[46] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[38] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[6] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[70] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[8] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[48] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[40] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[56] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[32] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[0] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[64] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[16] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[11] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[51] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[43] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[35] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] ;
  input \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19] ;
  input [0:0]rstdiv0_sync_r1_reg_rep__1;
  input rstdiv0_sync_r1_reg_rep__2;
  input [0:0]SR;
  input rstdiv0_sync_r1_reg_rep__12;
  input \rnk_cnt_r_reg[1] ;
  input idelay_ce_int;
  input rdlvl_stg1_start_reg;
  input calib_zero_inputs;
  input \calib_sel_reg[1] ;
  input \gen_byte_sel_div2.calib_in_common_reg ;
  input idelay_ld_rst;
  input rstdiv0_sync_r1_reg_rep__11;
  input wrcal_rd_wait;
  input prech_done;
  input wrcal_start_reg;

  wire LD0;
  wire LD0_0;
  wire [0:0]SR;
  wire cal2_done_r;
  wire cal2_done_r_i_1_n_0;
  wire cal2_if_reset;
  wire cal2_if_reset_i_1_n_0;
  wire cal2_if_reset_i_2_n_0;
  wire cal2_if_reset_i_4_n_0;
  wire cal2_prech_req_r;
  wire cal2_prech_req_r_i_1_n_0;
  wire cal2_state_r;
  wire \cal2_state_r[0]_i_2_n_0 ;
  wire \cal2_state_r[0]_i_3_n_0 ;
  wire \cal2_state_r[0]_i_4_n_0 ;
  wire \cal2_state_r[1]_i_1_n_0 ;
  wire \cal2_state_r[1]_i_2_n_0 ;
  wire \cal2_state_r[1]_i_3_n_0 ;
  wire \cal2_state_r[2]_i_1_n_0 ;
  wire \cal2_state_r[2]_i_2_n_0 ;
  wire \cal2_state_r[2]_i_3_n_0 ;
  wire \cal2_state_r[3]_i_2_n_0 ;
  wire \cal2_state_r[3]_i_3_n_0 ;
  wire \cal2_state_r[3]_i_4_n_0 ;
  wire \cal2_state_r[3]_i_5_n_0 ;
  wire \cal2_state_r[3]_i_6_n_0 ;
  wire \cal2_state_r[3]_i_7_n_0 ;
  wire \cal2_state_r[3]_i_8_n_0 ;
  wire \cal2_state_r[3]_i_9_n_0 ;
  wire \cal2_state_r_reg[0]_i_1_n_0 ;
  wire \cal2_state_r_reg_n_0_[0] ;
  wire \cal2_state_r_reg_n_0_[1] ;
  wire \cal2_state_r_reg_n_0_[2] ;
  wire \cal2_state_r_reg_n_0_[3] ;
  wire \calib_sel_reg[1] ;
  wire calib_zero_inputs;
  wire [0:0]\cnt_shift_r_reg[0] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[0] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[10] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[11] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[12] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[13] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[14] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[15] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[16] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[17] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[18] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[1] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[20] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[21] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[22] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[23] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[2] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[32] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[33] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[34] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[35] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[36] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[37] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[38] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[39] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[40] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[41] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[42] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[43] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[44] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[45] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[46] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[47] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[48] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[49] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[4] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[50] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[51] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[52] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[53] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[54] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[55] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[56] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[57] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[58] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[5] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[60] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[61] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[62] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[63] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[64] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[65] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[66] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[68] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[69] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[6] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[70] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[7] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[8] ;
  wire \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[9] ;
  wire early1_data_match_r0__0;
  wire early1_match_fall0_and_r;
  wire early1_match_fall1_and_r;
  wire early1_match_fall2_and_r;
  wire early1_match_fall3_and_r;
  wire early1_match_rise0_and_r;
  wire early1_match_rise1_and_r;
  wire early1_match_rise2_and_r;
  wire early1_match_rise3_and_r;
  wire early2_data_match_r0__0;
  wire early2_match_fall0_and_r;
  wire early2_match_fall1_and_r;
  wire early2_match_fall2_and_r;
  wire early2_match_fall3_and_r;
  wire early2_match_rise0_and_r;
  wire early2_match_rise1_and_r;
  wire early2_match_rise2_and_r;
  wire early2_match_rise3_and_r;
  wire \gen_byte_sel_div2.calib_in_common_reg ;
  wire \gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall0_r_reg_n_0_[0] ;
  wire \gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall1_r_reg_n_0_[0] ;
  wire \gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall2_r_reg_n_0_[0] ;
  wire \gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall3_r_reg_n_0_[0] ;
  wire \gen_mux_rd_div4.gen_mux_rd[0].mux_rd_rise0_r_reg_n_0_[0] ;
  wire \gen_mux_rd_div4.gen_mux_rd[0].mux_rd_rise1_r_reg_n_0_[0] ;
  wire \gen_mux_rd_div4.gen_mux_rd[0].mux_rd_rise3_r_reg_n_0_[0] ;
  wire \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall0_r_reg_n_0_[1] ;
  wire \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall1_r_reg_n_0_[1] ;
  wire \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall2_r_reg_n_0_[1] ;
  wire \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall3_r_reg_n_0_[1] ;
  wire \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise0_r_reg_n_0_[1] ;
  wire \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise1_r_reg_n_0_[1] ;
  wire \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise2_r_reg_n_0_[1] ;
  wire \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise3_r_reg_n_0_[1] ;
  wire \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall0_r_reg_n_0_[2] ;
  wire \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall1_r_reg_n_0_[2] ;
  wire \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall2_r_reg_n_0_[2] ;
  wire \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall3_r_reg_n_0_[2] ;
  wire \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise0_r_reg_n_0_[2] ;
  wire \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise1_r_reg_n_0_[2] ;
  wire \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise2_r_reg_n_0_[2] ;
  wire \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise3_r_reg_n_0_[2] ;
  wire \gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall0_r_reg_n_0_[3] ;
  wire \gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall1_r_reg_n_0_[3] ;
  wire \gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall2_r_reg_n_0_[3] ;
  wire \gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall3_r_reg_n_0_[3] ;
  wire \gen_mux_rd_div4.gen_mux_rd[3].mux_rd_rise0_r_reg_n_0_[3] ;
  wire \gen_mux_rd_div4.gen_mux_rd[3].mux_rd_rise1_r_reg_n_0_[3] ;
  wire \gen_mux_rd_div4.gen_mux_rd[3].mux_rd_rise2_r_reg_n_0_[3] ;
  wire \gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall0_r_reg_n_0_[4] ;
  wire \gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall1_r_reg_n_0_[4] ;
  wire \gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall2_r_reg_n_0_[4] ;
  wire \gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall3_r_reg_n_0_[4] ;
  wire \gen_mux_rd_div4.gen_mux_rd[4].mux_rd_rise0_r_reg_n_0_[4] ;
  wire \gen_mux_rd_div4.gen_mux_rd[4].mux_rd_rise1_r_reg_n_0_[4] ;
  wire \gen_mux_rd_div4.gen_mux_rd[4].mux_rd_rise3_r_reg_n_0_[4] ;
  wire \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall0_r_reg_n_0_[5] ;
  wire \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall1_r_reg_n_0_[5] ;
  wire \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall2_r_reg_n_0_[5] ;
  wire \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall3_r_reg_n_0_[5] ;
  wire \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise0_r_reg_n_0_[5] ;
  wire \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise1_r_reg_n_0_[5] ;
  wire \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise2_r_reg_n_0_[5] ;
  wire \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise3_r_reg_n_0_[5] ;
  wire \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall0_r_reg_n_0_[6] ;
  wire \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall1_r_reg_n_0_[6] ;
  wire \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall2_r_reg_n_0_[6] ;
  wire [0:0]\gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall3_r_reg[6]_0 ;
  wire \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall3_r_reg_n_0_[6] ;
  wire \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise0_r_reg_n_0_[6] ;
  wire \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise1_r_reg_n_0_[6] ;
  wire \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise2_r_reg_n_0_[6] ;
  wire \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise3_r_reg_n_0_[6] ;
  wire \gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall0_r_reg_n_0_[7] ;
  wire \gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall1_r_reg_n_0_[7] ;
  wire \gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall2_r_reg_n_0_[7] ;
  wire \gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall3_r_reg_n_0_[7] ;
  wire \gen_mux_rd_div4.gen_mux_rd[7].mux_rd_rise0_r_reg_n_0_[7] ;
  wire \gen_mux_rd_div4.gen_mux_rd[7].mux_rd_rise1_r_reg_n_0_[7] ;
  wire \gen_mux_rd_div4.gen_mux_rd[7].mux_rd_rise2_r_reg_n_0_[7] ;
  wire \gen_pat_match_div4.early1_data_match_r_i_2_n_0 ;
  wire \gen_pat_match_div4.early1_data_match_r_reg_n_0 ;
  wire \gen_pat_match_div4.early1_match_fall0_and_r_i_1_n_0 ;
  wire \gen_pat_match_div4.early1_match_fall0_and_r_i_2_n_0 ;
  wire \gen_pat_match_div4.early1_match_fall1_and_r_i_1_n_0 ;
  wire \gen_pat_match_div4.early1_match_fall1_and_r_i_2_n_0 ;
  wire \gen_pat_match_div4.early1_match_fall2_and_r_i_1_n_0 ;
  wire \gen_pat_match_div4.early1_match_fall2_and_r_i_2_n_0 ;
  wire \gen_pat_match_div4.early1_match_fall3_and_r_i_1_n_0 ;
  wire \gen_pat_match_div4.early1_match_fall3_and_r_i_2_n_0 ;
  wire \gen_pat_match_div4.early1_match_rise0_and_r_i_1_n_0 ;
  wire \gen_pat_match_div4.early1_match_rise0_and_r_i_2_n_0 ;
  wire \gen_pat_match_div4.early1_match_rise1_and_r_i_1_n_0 ;
  wire \gen_pat_match_div4.early1_match_rise1_and_r_i_2_n_0 ;
  wire \gen_pat_match_div4.early1_match_rise2_and_r_i_1_n_0 ;
  wire \gen_pat_match_div4.early1_match_rise2_and_r_i_2_n_0 ;
  wire \gen_pat_match_div4.early1_match_rise3_and_r_i_1_n_0 ;
  wire \gen_pat_match_div4.early1_match_rise3_and_r_i_2_n_0 ;
  wire \gen_pat_match_div4.early2_data_match_r_i_2_n_0 ;
  wire \gen_pat_match_div4.early2_data_match_r_reg_n_0 ;
  wire \gen_pat_match_div4.early2_match_fall0_and_r_i_1_n_0 ;
  wire \gen_pat_match_div4.early2_match_fall0_and_r_i_2_n_0 ;
  wire \gen_pat_match_div4.early2_match_fall1_and_r_i_1_n_0 ;
  wire \gen_pat_match_div4.early2_match_fall1_and_r_i_2_n_0 ;
  wire \gen_pat_match_div4.early2_match_fall2_and_r_i_1_n_0 ;
  wire \gen_pat_match_div4.early2_match_fall2_and_r_i_2_n_0 ;
  wire \gen_pat_match_div4.early2_match_fall3_and_r_i_1_n_0 ;
  wire \gen_pat_match_div4.early2_match_fall3_and_r_i_2_n_0 ;
  wire \gen_pat_match_div4.early2_match_rise0_and_r_i_1_n_0 ;
  wire \gen_pat_match_div4.early2_match_rise0_and_r_i_2_n_0 ;
  wire \gen_pat_match_div4.early2_match_rise1_and_r_i_1_n_0 ;
  wire \gen_pat_match_div4.early2_match_rise1_and_r_i_2_n_0 ;
  wire \gen_pat_match_div4.early2_match_rise2_and_r_i_1_n_0 ;
  wire \gen_pat_match_div4.early2_match_rise2_and_r_i_2_n_0 ;
  wire \gen_pat_match_div4.early2_match_rise3_and_r_i_1_n_0 ;
  wire \gen_pat_match_div4.early2_match_rise3_and_r_i_2_n_0 ;
  wire \gen_pat_match_div4.gen_pat_match[0].early1_match_fall0_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[0].early1_match_fall1_r[0]_i_1_n_0 ;
  wire \gen_pat_match_div4.gen_pat_match[0].early1_match_fall1_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[0].early1_match_fall3_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[0].early1_match_rise0_r[0]_i_1_n_0 ;
  wire \gen_pat_match_div4.gen_pat_match[0].early1_match_rise0_r_reg__0 ;
  wire \gen_pat_match_div4.gen_pat_match[0].early1_match_rise1_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[0].early2_match_fall2_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[0].early2_match_rise3_r[0]_i_1_n_0 ;
  wire \gen_pat_match_div4.gen_pat_match[0].early2_match_rise3_r_reg__0 ;
  wire \gen_pat_match_div4.gen_pat_match[0].pat_match_fall0_r[0]_i_1_n_0 ;
  wire \gen_pat_match_div4.gen_pat_match[0].pat_match_fall0_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[0].pat_match_fall1_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[0].pat_match_fall2_r[0]_i_1_n_0 ;
  wire \gen_pat_match_div4.gen_pat_match[0].pat_match_fall2_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[0].pat_match_fall3_r[0]_i_1_n_0 ;
  wire \gen_pat_match_div4.gen_pat_match[0].pat_match_fall3_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[0].pat_match_rise0_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[0].pat_match_rise1_r[0]_i_1_n_0 ;
  wire \gen_pat_match_div4.gen_pat_match[0].pat_match_rise1_r_reg__0 ;
  wire \gen_pat_match_div4.gen_pat_match[0].pat_match_rise2_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[0].pat_match_rise3_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[1].early1_match_fall1_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[1].early1_match_fall3_r[1]_i_1_n_0 ;
  wire \gen_pat_match_div4.gen_pat_match[1].early1_match_fall3_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[1].early1_match_rise1_r[1]_i_1_n_0 ;
  wire \gen_pat_match_div4.gen_pat_match[1].early1_match_rise1_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[1].early1_match_rise3_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[1].early2_match_fall0_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[1].early2_match_fall2_r[1]_i_1_n_0 ;
  wire \gen_pat_match_div4.gen_pat_match[1].early2_match_fall2_r_reg__0 ;
  wire \gen_pat_match_div4.gen_pat_match[1].early2_match_rise0_r[1]_i_1_n_0 ;
  wire \gen_pat_match_div4.gen_pat_match[1].early2_match_rise0_r_reg__0 ;
  wire \gen_pat_match_div4.gen_pat_match[1].early2_match_rise2_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[1].pat_match_fall0_r[1]_i_1_n_0 ;
  wire \gen_pat_match_div4.gen_pat_match[1].pat_match_fall0_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[1].pat_match_fall1_r[1]_i_1_n_0 ;
  wire \gen_pat_match_div4.gen_pat_match[1].pat_match_fall1_r_reg__0 ;
  wire \gen_pat_match_div4.gen_pat_match[1].pat_match_fall2_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[1].pat_match_fall3_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[1].pat_match_rise0_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[1].pat_match_rise1_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[1].pat_match_rise2_r[1]_i_1_n_0 ;
  wire \gen_pat_match_div4.gen_pat_match[1].pat_match_rise2_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[1].pat_match_rise3_r[1]_i_1_n_0 ;
  wire \gen_pat_match_div4.gen_pat_match[1].pat_match_rise3_r_reg__0 ;
  wire \gen_pat_match_div4.gen_pat_match[2].early1_match_fall0_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[2].early1_match_fall1_r[2]_i_1_n_0 ;
  wire \gen_pat_match_div4.gen_pat_match[2].early1_match_fall1_r_reg__0 ;
  wire \gen_pat_match_div4.gen_pat_match[2].early1_match_fall2_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[2].early1_match_fall3_r[2]_i_1_n_0 ;
  wire \gen_pat_match_div4.gen_pat_match[2].early1_match_fall3_r_reg__0 ;
  wire \gen_pat_match_div4.gen_pat_match[2].early1_match_rise0_r[2]_i_1_n_0 ;
  wire \gen_pat_match_div4.gen_pat_match[2].early1_match_rise0_r_reg__0 ;
  wire \gen_pat_match_div4.gen_pat_match[2].early1_match_rise1_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[2].early1_match_rise2_r[2]_i_1_n_0 ;
  wire \gen_pat_match_div4.gen_pat_match[2].early1_match_rise2_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[2].early2_match_rise3_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[2].pat_match_fall0_r[2]_i_1_n_0 ;
  wire \gen_pat_match_div4.gen_pat_match[2].pat_match_fall0_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[2].pat_match_fall1_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[2].pat_match_fall2_r[2]_i_1_n_0 ;
  wire \gen_pat_match_div4.gen_pat_match[2].pat_match_fall2_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[2].pat_match_fall3_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[2].pat_match_rise0_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[2].pat_match_rise1_r[2]_i_1_n_0 ;
  wire \gen_pat_match_div4.gen_pat_match[2].pat_match_rise1_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[2].pat_match_rise2_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[2].pat_match_rise3_r[2]_i_1_n_0 ;
  wire \gen_pat_match_div4.gen_pat_match[2].pat_match_rise3_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[3].early1_match_fall1_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[3].early1_match_fall2_r[3]_i_1_n_0 ;
  wire \gen_pat_match_div4.gen_pat_match[3].early1_match_fall2_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[3].early1_match_rise1_r[3]_i_1_n_0 ;
  wire \gen_pat_match_div4.gen_pat_match[3].early1_match_rise1_r_reg__0 ;
  wire \gen_pat_match_div4.gen_pat_match[3].early1_match_rise2_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[3].early2_match_fall0_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[3].early2_match_rise0_r[3]_i_1_n_0 ;
  wire \gen_pat_match_div4.gen_pat_match[3].early2_match_rise0_r_reg__0 ;
  wire \gen_pat_match_div4.gen_pat_match[3].pat_match_fall0_r[3]_i_1_n_0 ;
  wire \gen_pat_match_div4.gen_pat_match[3].pat_match_fall0_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[3].pat_match_fall1_r[3]_i_1_n_0 ;
  wire \gen_pat_match_div4.gen_pat_match[3].pat_match_fall1_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[3].pat_match_fall2_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[3].pat_match_fall3_r[3]_i_1_n_0 ;
  wire \gen_pat_match_div4.gen_pat_match[3].pat_match_fall3_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[3].pat_match_rise0_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[3].pat_match_rise1_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[3].pat_match_rise2_r[3]_i_1_n_0 ;
  wire \gen_pat_match_div4.gen_pat_match[3].pat_match_rise2_r_reg__0 ;
  wire \gen_pat_match_div4.gen_pat_match[3].pat_match_rise3_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[4].early1_match_fall0_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[4].early1_match_fall1_r[4]_i_1_n_0 ;
  wire \gen_pat_match_div4.gen_pat_match[4].early1_match_fall1_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[4].early1_match_fall3_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[4].early1_match_rise0_r[4]_i_1_n_0 ;
  wire \gen_pat_match_div4.gen_pat_match[4].early1_match_rise0_r_reg__0 ;
  wire \gen_pat_match_div4.gen_pat_match[4].early1_match_rise1_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[4].early2_match_fall2_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[4].early2_match_rise3_r[4]_i_1_n_0 ;
  wire \gen_pat_match_div4.gen_pat_match[4].early2_match_rise3_r_reg__0 ;
  wire \gen_pat_match_div4.gen_pat_match[4].pat_match_fall0_r[4]_i_1_n_0 ;
  wire \gen_pat_match_div4.gen_pat_match[4].pat_match_fall0_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[4].pat_match_fall1_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[4].pat_match_fall2_r[4]_i_1_n_0 ;
  wire \gen_pat_match_div4.gen_pat_match[4].pat_match_fall2_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[4].pat_match_fall3_r[4]_i_1_n_0 ;
  wire \gen_pat_match_div4.gen_pat_match[4].pat_match_fall3_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[4].pat_match_rise0_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[4].pat_match_rise1_r[4]_i_1_n_0 ;
  wire \gen_pat_match_div4.gen_pat_match[4].pat_match_rise1_r_reg__0 ;
  wire \gen_pat_match_div4.gen_pat_match[4].pat_match_rise2_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[4].pat_match_rise3_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[5].early1_match_fall1_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[5].early1_match_fall3_r[5]_i_1_n_0 ;
  wire \gen_pat_match_div4.gen_pat_match[5].early1_match_fall3_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[5].early1_match_rise1_r[5]_i_1_n_0 ;
  wire \gen_pat_match_div4.gen_pat_match[5].early1_match_rise1_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[5].early1_match_rise3_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[5].early2_match_fall0_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[5].early2_match_fall2_r[5]_i_1_n_0 ;
  wire \gen_pat_match_div4.gen_pat_match[5].early2_match_fall2_r_reg__0 ;
  wire \gen_pat_match_div4.gen_pat_match[5].early2_match_rise0_r[5]_i_1_n_0 ;
  wire \gen_pat_match_div4.gen_pat_match[5].early2_match_rise0_r_reg__0 ;
  wire \gen_pat_match_div4.gen_pat_match[5].early2_match_rise2_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[5].pat_match_fall0_r[5]_i_1_n_0 ;
  wire \gen_pat_match_div4.gen_pat_match[5].pat_match_fall0_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[5].pat_match_fall1_r[5]_i_1_n_0 ;
  wire \gen_pat_match_div4.gen_pat_match[5].pat_match_fall1_r_reg__0 ;
  wire \gen_pat_match_div4.gen_pat_match[5].pat_match_fall2_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[5].pat_match_fall3_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[5].pat_match_rise0_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[5].pat_match_rise1_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[5].pat_match_rise2_r[5]_i_1_n_0 ;
  wire \gen_pat_match_div4.gen_pat_match[5].pat_match_rise2_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[5].pat_match_rise3_r[5]_i_1_n_0 ;
  wire \gen_pat_match_div4.gen_pat_match[5].pat_match_rise3_r_reg__0 ;
  wire \gen_pat_match_div4.gen_pat_match[6].early1_match_fall0_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[6].early1_match_fall1_r[6]_i_1_n_0 ;
  wire \gen_pat_match_div4.gen_pat_match[6].early1_match_fall1_r_reg__0 ;
  wire \gen_pat_match_div4.gen_pat_match[6].early1_match_fall2_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[6].early1_match_fall3_r[6]_i_1_n_0 ;
  wire \gen_pat_match_div4.gen_pat_match[6].early1_match_fall3_r_reg__0 ;
  wire \gen_pat_match_div4.gen_pat_match[6].early1_match_rise0_r[6]_i_1_n_0 ;
  wire \gen_pat_match_div4.gen_pat_match[6].early1_match_rise0_r_reg__0 ;
  wire \gen_pat_match_div4.gen_pat_match[6].early1_match_rise1_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[6].early1_match_rise2_r[6]_i_1_n_0 ;
  wire \gen_pat_match_div4.gen_pat_match[6].early1_match_rise2_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[6].early2_match_rise3_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[6].pat_match_fall0_r[6]_i_1_n_0 ;
  wire \gen_pat_match_div4.gen_pat_match[6].pat_match_fall0_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[6].pat_match_fall1_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[6].pat_match_fall2_r[6]_i_1_n_0 ;
  wire \gen_pat_match_div4.gen_pat_match[6].pat_match_fall2_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[6].pat_match_fall3_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[6].pat_match_rise0_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[6].pat_match_rise1_r[6]_i_1_n_0 ;
  wire \gen_pat_match_div4.gen_pat_match[6].pat_match_rise1_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[6].pat_match_rise2_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[6].pat_match_rise3_r[6]_i_1_n_0 ;
  wire \gen_pat_match_div4.gen_pat_match[6].pat_match_rise3_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[7].early1_match_fall1_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[7].early1_match_fall2_r[7]_i_1_n_0 ;
  wire \gen_pat_match_div4.gen_pat_match[7].early1_match_fall2_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[7].early1_match_rise1_r[7]_i_1_n_0 ;
  wire \gen_pat_match_div4.gen_pat_match[7].early1_match_rise1_r_reg__0 ;
  wire \gen_pat_match_div4.gen_pat_match[7].early1_match_rise2_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[7].early2_match_fall0_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[7].early2_match_rise0_r[7]_i_1_n_0 ;
  wire \gen_pat_match_div4.gen_pat_match[7].early2_match_rise0_r_reg__0 ;
  wire \gen_pat_match_div4.gen_pat_match[7].pat_match_fall0_r[7]_i_1_n_0 ;
  wire \gen_pat_match_div4.gen_pat_match[7].pat_match_fall0_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[7].pat_match_fall1_r[7]_i_1_n_0 ;
  wire \gen_pat_match_div4.gen_pat_match[7].pat_match_fall1_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[7].pat_match_fall2_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[7].pat_match_fall3_r[7]_i_1_n_0 ;
  wire \gen_pat_match_div4.gen_pat_match[7].pat_match_fall3_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[7].pat_match_rise0_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[7].pat_match_rise1_r_reg ;
  wire \gen_pat_match_div4.gen_pat_match[7].pat_match_rise2_r[7]_i_1_n_0 ;
  wire \gen_pat_match_div4.gen_pat_match[7].pat_match_rise2_r_reg__0 ;
  wire \gen_pat_match_div4.gen_pat_match[7].pat_match_rise3_r_reg ;
  wire \gen_pat_match_div4.pat_data_match_r_i_2_n_0 ;
  wire \gen_pat_match_div4.pat_data_match_r_reg_n_0 ;
  wire \gen_pat_match_div4.pat_data_match_valid_r_reg_n_0 ;
  wire \gen_pat_match_div4.pat_match_fall0_and_r_i_1_n_0 ;
  wire \gen_pat_match_div4.pat_match_fall1_and_r_i_1_n_0 ;
  wire \gen_pat_match_div4.pat_match_fall2_and_r_i_1_n_0 ;
  wire \gen_pat_match_div4.pat_match_fall3_and_r_i_1_n_0 ;
  wire \gen_pat_match_div4.pat_match_rise0_and_r_i_1_n_0 ;
  wire \gen_pat_match_div4.pat_match_rise1_and_r_i_1_n_0 ;
  wire \gen_pat_match_div4.pat_match_rise2_and_r_i_1_n_0 ;
  wire \gen_pat_match_div4.pat_match_rise3_and_r_i_1_n_0 ;
  wire \gen_sr_div4.gen_sr[0].sr_fall0_r_reg[0]_211 ;
  wire \gen_sr_div4.gen_sr[0].sr_fall1_r_reg[0]_247 ;
  wire \gen_sr_div4.gen_sr[0].sr_fall2_r_reg[0]_225 ;
  wire \gen_sr_div4.gen_sr[0].sr_fall3_r_reg[0]_203 ;
  wire \gen_sr_div4.gen_sr[0].sr_rise0_r_reg[0]_239 ;
  wire \gen_sr_div4.gen_sr[0].sr_rise1_r_reg[0]_195 ;
  wire \gen_sr_div4.gen_sr[0].sr_rise2_r_reg[0][0]_srl2_n_0 ;
  wire \gen_sr_div4.gen_sr[0].sr_rise3_r_reg[0]_233 ;
  wire \gen_sr_div4.gen_sr[1].sr_fall0_r_reg[1]_212 ;
  wire \gen_sr_div4.gen_sr[1].sr_fall1_r_reg[1]_248 ;
  wire \gen_sr_div4.gen_sr[1].sr_fall2_r_reg[1]_226 ;
  wire \gen_sr_div4.gen_sr[1].sr_fall3_r_reg[1]_204 ;
  wire \gen_sr_div4.gen_sr[1].sr_rise0_r_reg[1]_240 ;
  wire \gen_sr_div4.gen_sr[1].sr_rise1_r_reg[1]_196 ;
  wire \gen_sr_div4.gen_sr[1].sr_rise2_r_reg[1]_219 ;
  wire \gen_sr_div4.gen_sr[1].sr_rise3_r_reg[1]_234 ;
  wire \gen_sr_div4.gen_sr[2].sr_fall0_r_reg[2]_213 ;
  wire \gen_sr_div4.gen_sr[2].sr_fall1_r_reg[2]_249 ;
  wire \gen_sr_div4.gen_sr[2].sr_fall2_r_reg[2]_227 ;
  wire \gen_sr_div4.gen_sr[2].sr_fall3_r_reg[2]_205 ;
  wire \gen_sr_div4.gen_sr[2].sr_rise0_r_reg[2]_241 ;
  wire \gen_sr_div4.gen_sr[2].sr_rise1_r_reg[2]_197 ;
  wire \gen_sr_div4.gen_sr[2].sr_rise2_r_reg[2]_220 ;
  wire \gen_sr_div4.gen_sr[2].sr_rise3_r_reg[2]_235 ;
  wire \gen_sr_div4.gen_sr[3].sr_fall0_r_reg[3]_214 ;
  wire \gen_sr_div4.gen_sr[3].sr_fall1_r_reg[3]_250 ;
  wire \gen_sr_div4.gen_sr[3].sr_fall2_r_reg[3]_228 ;
  wire \gen_sr_div4.gen_sr[3].sr_fall3_r_reg[3]_206 ;
  wire \gen_sr_div4.gen_sr[3].sr_rise0_r_reg[3]_242 ;
  wire \gen_sr_div4.gen_sr[3].sr_rise1_r_reg[3]_198 ;
  wire \gen_sr_div4.gen_sr[3].sr_rise2_r_reg[3]_221 ;
  wire \gen_sr_div4.gen_sr[3].sr_rise3_r_reg[3][0]_srl2_n_0 ;
  wire \gen_sr_div4.gen_sr[4].sr_fall0_r_reg[4]_215 ;
  wire \gen_sr_div4.gen_sr[4].sr_fall1_r_reg[4]_251 ;
  wire \gen_sr_div4.gen_sr[4].sr_fall2_r_reg[4]_229 ;
  wire \gen_sr_div4.gen_sr[4].sr_fall3_r_reg[4]_207 ;
  wire \gen_sr_div4.gen_sr[4].sr_rise0_r_reg[4]_243 ;
  wire \gen_sr_div4.gen_sr[4].sr_rise1_r_reg[4]_199 ;
  wire \gen_sr_div4.gen_sr[4].sr_rise2_r_reg[4][0]_srl2_n_0 ;
  wire \gen_sr_div4.gen_sr[4].sr_rise3_r_reg[4]_236 ;
  wire \gen_sr_div4.gen_sr[5].sr_fall0_r_reg[5]_216 ;
  wire \gen_sr_div4.gen_sr[5].sr_fall1_r_reg[5]_252 ;
  wire \gen_sr_div4.gen_sr[5].sr_fall2_r_reg[5]_230 ;
  wire \gen_sr_div4.gen_sr[5].sr_fall3_r_reg[5]_208 ;
  wire \gen_sr_div4.gen_sr[5].sr_rise0_r_reg[5]_244 ;
  wire \gen_sr_div4.gen_sr[5].sr_rise1_r_reg[5]_200 ;
  wire \gen_sr_div4.gen_sr[5].sr_rise2_r_reg[5]_222 ;
  wire \gen_sr_div4.gen_sr[5].sr_rise3_r_reg[5]_237 ;
  wire \gen_sr_div4.gen_sr[6].sr_fall0_r_reg[6]_217 ;
  wire \gen_sr_div4.gen_sr[6].sr_fall1_r_reg[6]_253 ;
  wire \gen_sr_div4.gen_sr[6].sr_fall2_r_reg[6]_231 ;
  wire \gen_sr_div4.gen_sr[6].sr_fall3_r_reg[6]_209 ;
  wire \gen_sr_div4.gen_sr[6].sr_rise0_r_reg[6]_245 ;
  wire \gen_sr_div4.gen_sr[6].sr_rise1_r_reg[6]_201 ;
  wire \gen_sr_div4.gen_sr[6].sr_rise2_r_reg[6]_223 ;
  wire \gen_sr_div4.gen_sr[6].sr_rise3_r_reg[6]_238 ;
  wire \gen_sr_div4.gen_sr[7].sr_fall0_r_reg[7]_218 ;
  wire \gen_sr_div4.gen_sr[7].sr_fall1_r_reg[7]_254 ;
  wire \gen_sr_div4.gen_sr[7].sr_fall2_r_reg[7]_232 ;
  wire \gen_sr_div4.gen_sr[7].sr_fall3_r_reg[7]_210 ;
  wire \gen_sr_div4.gen_sr[7].sr_rise0_r_reg[7]_246 ;
  wire \gen_sr_div4.gen_sr[7].sr_rise1_r_reg[7]_202 ;
  wire \gen_sr_div4.gen_sr[7].sr_rise2_r_reg[7]_224 ;
  wire \gen_sr_div4.gen_sr[7].sr_rise3_r_reg[7][0]_srl2_n_0 ;
  wire idelay_ce_int;
  wire idelay_ld;
  wire idelay_ld_done_i_1_n_0;
  wire idelay_ld_done_i_2_n_0;
  wire idelay_ld_done_reg_n_0;
  wire idelay_ld_i_1_n_0;
  wire idelay_ld_i_2_n_0;
  wire idelay_ld_rst;
  wire \idelay_tap_cnt_r_reg[0][0][0] ;
  wire \idelay_tap_cnt_r_reg[0][1][1] ;
  wire \not_empty_wait_cnt[4]_i_1_n_0 ;
  wire \not_empty_wait_cnt_reg_n_0_[0] ;
  wire \not_empty_wait_cnt_reg_n_0_[1] ;
  wire \not_empty_wait_cnt_reg_n_0_[2] ;
  wire \not_empty_wait_cnt_reg_n_0_[3] ;
  wire \not_empty_wait_cnt_reg_n_0_[4] ;
  wire [4:0]p_0_in;
  wire [3:0]p_0_in__0;
  wire pat_data_match_r0__0;
  wire pat_match_fall0_and_r;
  wire pat_match_fall1_and_r;
  wire pat_match_fall2_and_r;
  wire pat_match_fall3_and_r;
  wire pat_match_rise0_and_r;
  wire pat_match_rise1_and_r;
  wire pat_match_rise2_and_r;
  wire pat_match_rise3_and_r;
  wire phy_if_reset_w;
  wire phy_rddata_en;
  wire [1:1]po_stg2_wrcal_cnt;
  wire prech_done;
  wire rd_active_r;
  wire rd_active_r1;
  wire rd_active_r3_reg_srl2_n_0;
  wire rdlvl_stg1_start_reg;
  wire \rnk_cnt_r_reg[1] ;
  wire [0:0]rstdiv0_sync_r1_reg_rep__1;
  wire rstdiv0_sync_r1_reg_rep__11;
  wire rstdiv0_sync_r1_reg_rep__12;
  wire rstdiv0_sync_r1_reg_rep__2;
  wire sys_rst;
  wire \tap_inc_wait_cnt[3]_i_1_n_0 ;
  wire [3:0]tap_inc_wait_cnt_reg__0;
  wire wrcal_done_i_1_n_0;
  wire wrcal_done_reg_0;
  wire [1:1]wrcal_dqs_cnt_r;
  wire \wrcal_dqs_cnt_r[0]_i_1_n_0 ;
  wire \wrcal_dqs_cnt_r[1]_i_1_n_0 ;
  wire \wrcal_dqs_cnt_r[1]_i_2_n_0 ;
  wire \wrcal_dqs_cnt_r_reg_n_0_[0] ;
  wire wrcal_prech_req;
  wire wrcal_rd_wait;
  wire wrcal_start_reg;
  wire wrlvl_byte_redo;
  wire wrlvl_byte_redo_i_1_n_0;
  wire wrlvl_byte_redo_i_2_n_0;
  wire wrlvl_byte_redo_i_3_n_0;

  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT5 #(
    .INIT(32'hFFFF0040)) 
    cal2_done_r_i_1
       (.I0(\cal2_state_r_reg_n_0_[0] ),
        .I1(\cal2_state_r_reg_n_0_[1] ),
        .I2(\cal2_state_r_reg_n_0_[2] ),
        .I3(\cal2_state_r_reg_n_0_[3] ),
        .I4(cal2_done_r),
        .O(cal2_done_r_i_1_n_0));
  FDRE cal2_done_r_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(cal2_done_r_i_1_n_0),
        .Q(cal2_done_r),
        .R(rstdiv0_sync_r1_reg_rep__1));
  LUT6 #(
    .INIT(64'hE200FFFFE2000000)) 
    cal2_if_reset_i_1
       (.I0(\cal2_state_r_reg_n_0_[2] ),
        .I1(\cal2_state_r_reg_n_0_[1] ),
        .I2(cal2_if_reset_i_2_n_0),
        .I3(\cal2_state_r_reg_n_0_[0] ),
        .I4(cal2_if_reset),
        .I5(phy_if_reset_w),
        .O(cal2_if_reset_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'h04)) 
    cal2_if_reset_i_2
       (.I0(rd_active_r),
        .I1(rd_active_r1),
        .I2(\cal2_state_r_reg_n_0_[2] ),
        .O(cal2_if_reset_i_2_n_0));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    cal2_if_reset_i_3
       (.I0(cal2_if_reset_i_4_n_0),
        .I1(\cal2_state_r_reg_n_0_[0] ),
        .I2(\cal2_state_r[3]_i_6_n_0 ),
        .I3(\cal2_state_r_reg_n_0_[1] ),
        .I4(\cal2_state_r_reg_n_0_[2] ),
        .I5(\cal2_state_r_reg_n_0_[3] ),
        .O(cal2_if_reset));
  LUT6 #(
    .INIT(64'h000000000D0D5D0D)) 
    cal2_if_reset_i_4
       (.I0(\cal2_state_r_reg_n_0_[2] ),
        .I1(idelay_ld_done_i_2_n_0),
        .I2(\cal2_state_r_reg_n_0_[1] ),
        .I3(rd_active_r1),
        .I4(rd_active_r),
        .I5(\cal2_state_r_reg_n_0_[3] ),
        .O(cal2_if_reset_i_4_n_0));
  FDRE cal2_if_reset_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(cal2_if_reset_i_1_n_0),
        .Q(phy_if_reset_w),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    cal2_prech_req_r_i_1
       (.I0(\cal2_state_r_reg_n_0_[3] ),
        .I1(\cal2_state_r_reg_n_0_[1] ),
        .I2(\cal2_state_r_reg_n_0_[2] ),
        .I3(\cal2_state_r_reg_n_0_[0] ),
        .O(cal2_prech_req_r_i_1_n_0));
  FDRE cal2_prech_req_r_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(cal2_prech_req_r_i_1_n_0),
        .Q(cal2_prech_req_r),
        .R(rstdiv0_sync_r1_reg_rep__1));
  LUT6 #(
    .INIT(64'h000000005D0D5D5D)) 
    \cal2_state_r[0]_i_2 
       (.I0(\cal2_state_r_reg_n_0_[2] ),
        .I1(idelay_ld_done_reg_n_0),
        .I2(\cal2_state_r_reg_n_0_[1] ),
        .I3(\cal2_state_r[1]_i_3_n_0 ),
        .I4(prech_done),
        .I5(\cal2_state_r_reg_n_0_[3] ),
        .O(\cal2_state_r[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0000CCE2)) 
    \cal2_state_r[0]_i_3 
       (.I0(\cal2_state_r[0]_i_4_n_0 ),
        .I1(\cal2_state_r_reg_n_0_[2] ),
        .I2(tap_inc_wait_cnt_reg__0[0]),
        .I3(\cal2_state_r_reg_n_0_[1] ),
        .I4(\cal2_state_r_reg_n_0_[3] ),
        .O(\cal2_state_r[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT5 #(
    .INIT(32'h0000EF00)) 
    \cal2_state_r[0]_i_4 
       (.I0(\gen_pat_match_div4.early1_data_match_r_reg_n_0 ),
        .I1(\gen_pat_match_div4.early2_data_match_r_reg_n_0 ),
        .I2(idelay_ld_done_reg_n_0),
        .I3(\gen_pat_match_div4.pat_data_match_valid_r_reg_n_0 ),
        .I4(\gen_pat_match_div4.pat_data_match_r_reg_n_0 ),
        .O(\cal2_state_r[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0003030388888888)) 
    \cal2_state_r[1]_i_1 
       (.I0(\cal2_state_r[1]_i_2_n_0 ),
        .I1(\cal2_state_r_reg_n_0_[0] ),
        .I2(\cal2_state_r_reg_n_0_[2] ),
        .I3(\cal2_state_r[1]_i_3_n_0 ),
        .I4(prech_done),
        .I5(\cal2_state_r_reg_n_0_[1] ),
        .O(\cal2_state_r[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBB888888888)) 
    \cal2_state_r[1]_i_2 
       (.I0(tap_inc_wait_cnt_reg__0[1]),
        .I1(\cal2_state_r_reg_n_0_[2] ),
        .I2(\gen_pat_match_div4.pat_data_match_r_reg_n_0 ),
        .I3(\gen_pat_match_div4.early2_data_match_r_reg_n_0 ),
        .I4(\gen_pat_match_div4.early1_data_match_r_reg_n_0 ),
        .I5(\gen_pat_match_div4.pat_data_match_valid_r_reg_n_0 ),
        .O(\cal2_state_r[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \cal2_state_r[1]_i_3 
       (.I0(wrcal_dqs_cnt_r),
        .I1(\wrcal_dqs_cnt_r_reg_n_0_[0] ),
        .O(\cal2_state_r[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h4F4AFFFF4F4A0000)) 
    \cal2_state_r[2]_i_1 
       (.I0(\cal2_state_r_reg_n_0_[1] ),
        .I1(tap_inc_wait_cnt_reg__0[2]),
        .I2(\cal2_state_r_reg_n_0_[2] ),
        .I3(\cal2_state_r[2]_i_2_n_0 ),
        .I4(\cal2_state_r_reg_n_0_[0] ),
        .I5(\cal2_state_r[2]_i_3_n_0 ),
        .O(\cal2_state_r[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT5 #(
    .INIT(32'h00000010)) 
    \cal2_state_r[2]_i_2 
       (.I0(\gen_pat_match_div4.pat_data_match_r_reg_n_0 ),
        .I1(\gen_pat_match_div4.early1_data_match_r_reg_n_0 ),
        .I2(\gen_pat_match_div4.pat_data_match_valid_r_reg_n_0 ),
        .I3(\gen_pat_match_div4.early2_data_match_r_reg_n_0 ),
        .I4(idelay_ld_done_reg_n_0),
        .O(\cal2_state_r[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT5 #(
    .INIT(32'h10550000)) 
    \cal2_state_r[2]_i_3 
       (.I0(\cal2_state_r_reg_n_0_[2] ),
        .I1(wrcal_dqs_cnt_r),
        .I2(\wrcal_dqs_cnt_r_reg_n_0_[0] ),
        .I3(prech_done),
        .I4(\cal2_state_r_reg_n_0_[1] ),
        .O(\cal2_state_r[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \cal2_state_r[3]_i_2 
       (.I0(\cal2_state_r[3]_i_5_n_0 ),
        .I1(\cal2_state_r_reg_n_0_[2] ),
        .I2(tap_inc_wait_cnt_reg__0[3]),
        .I3(\cal2_state_r_reg_n_0_[1] ),
        .I4(\cal2_state_r_reg_n_0_[0] ),
        .I5(\cal2_state_r_reg_n_0_[3] ),
        .O(\cal2_state_r[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h045F040A)) 
    \cal2_state_r[3]_i_3 
       (.I0(\cal2_state_r_reg_n_0_[3] ),
        .I1(prech_done),
        .I2(\cal2_state_r_reg_n_0_[2] ),
        .I3(\cal2_state_r_reg_n_0_[1] ),
        .I4(\cal2_state_r[3]_i_6_n_0 ),
        .O(\cal2_state_r[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \cal2_state_r[3]_i_4 
       (.I0(\cal2_state_r[3]_i_7_n_0 ),
        .I1(\cal2_state_r_reg_n_0_[2] ),
        .I2(idelay_ld_done_i_2_n_0),
        .I3(\cal2_state_r_reg_n_0_[1] ),
        .I4(\cal2_state_r[3]_i_8_n_0 ),
        .I5(\cal2_state_r_reg_n_0_[3] ),
        .O(\cal2_state_r[3]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT5 #(
    .INIT(32'h0100FFFF)) 
    \cal2_state_r[3]_i_5 
       (.I0(\gen_pat_match_div4.pat_data_match_r_reg_n_0 ),
        .I1(\gen_pat_match_div4.early2_data_match_r_reg_n_0 ),
        .I2(\gen_pat_match_div4.early1_data_match_r_reg_n_0 ),
        .I3(idelay_ld_done_reg_n_0),
        .I4(\gen_pat_match_div4.pat_data_match_valid_r_reg_n_0 ),
        .O(\cal2_state_r[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h8000FFFF80000000)) 
    \cal2_state_r[3]_i_6 
       (.I0(tap_inc_wait_cnt_reg__0[2]),
        .I1(tap_inc_wait_cnt_reg__0[0]),
        .I2(tap_inc_wait_cnt_reg__0[1]),
        .I3(tap_inc_wait_cnt_reg__0[3]),
        .I4(\cal2_state_r_reg_n_0_[2] ),
        .I5(wrcal_start_reg),
        .O(\cal2_state_r[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF80000000)) 
    \cal2_state_r[3]_i_7 
       (.I0(\not_empty_wait_cnt_reg_n_0_[1] ),
        .I1(\not_empty_wait_cnt_reg_n_0_[0] ),
        .I2(\not_empty_wait_cnt_reg_n_0_[2] ),
        .I3(\not_empty_wait_cnt_reg_n_0_[3] ),
        .I4(\not_empty_wait_cnt_reg_n_0_[4] ),
        .I5(\gen_pat_match_div4.pat_data_match_valid_r_reg_n_0 ),
        .O(\cal2_state_r[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h8000800080FF8000)) 
    \cal2_state_r[3]_i_8 
       (.I0(tap_inc_wait_cnt_reg__0[2]),
        .I1(\cal2_state_r[3]_i_9_n_0 ),
        .I2(tap_inc_wait_cnt_reg__0[3]),
        .I3(\cal2_state_r_reg_n_0_[2] ),
        .I4(rd_active_r1),
        .I5(rd_active_r),
        .O(\cal2_state_r[3]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \cal2_state_r[3]_i_9 
       (.I0(tap_inc_wait_cnt_reg__0[0]),
        .I1(tap_inc_wait_cnt_reg__0[1]),
        .O(\cal2_state_r[3]_i_9_n_0 ));
  FDRE \cal2_state_r_reg[0] 
       (.C(sys_rst),
        .CE(cal2_state_r),
        .D(\cal2_state_r_reg[0]_i_1_n_0 ),
        .Q(\cal2_state_r_reg_n_0_[0] ),
        .R(rstdiv0_sync_r1_reg_rep__2));
  MUXF7 \cal2_state_r_reg[0]_i_1 
       (.I0(\cal2_state_r[0]_i_2_n_0 ),
        .I1(\cal2_state_r[0]_i_3_n_0 ),
        .O(\cal2_state_r_reg[0]_i_1_n_0 ),
        .S(\cal2_state_r_reg_n_0_[0] ));
  FDRE \cal2_state_r_reg[1] 
       (.C(sys_rst),
        .CE(cal2_state_r),
        .D(\cal2_state_r[1]_i_1_n_0 ),
        .Q(\cal2_state_r_reg_n_0_[1] ),
        .R(rstdiv0_sync_r1_reg_rep__2));
  FDRE \cal2_state_r_reg[2] 
       (.C(sys_rst),
        .CE(cal2_state_r),
        .D(\cal2_state_r[2]_i_1_n_0 ),
        .Q(\cal2_state_r_reg_n_0_[2] ),
        .R(rstdiv0_sync_r1_reg_rep__2));
  FDRE \cal2_state_r_reg[3] 
       (.C(sys_rst),
        .CE(cal2_state_r),
        .D(\cal2_state_r[3]_i_2_n_0 ),
        .Q(\cal2_state_r_reg_n_0_[3] ),
        .R(rstdiv0_sync_r1_reg_rep__2));
  MUXF7 \cal2_state_r_reg[3]_i_1 
       (.I0(\cal2_state_r[3]_i_3_n_0 ),
        .I1(\cal2_state_r[3]_i_4_n_0 ),
        .O(cal2_state_r),
        .S(\cal2_state_r_reg_n_0_[0] ));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \cnt_shift_r[3]_i_2 
       (.I0(rd_active_r),
        .I1(rdlvl_stg1_start_reg),
        .O(\cnt_shift_r_reg[0] ));
  FDRE \gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall0_r_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[9] ),
        .Q(\gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall0_r_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall1_r_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[11] ),
        .Q(\gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall1_r_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall2_r_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[13] ),
        .Q(\gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall2_r_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall3_r_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[15] ),
        .Q(\gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall3_r_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \gen_mux_rd_div4.gen_mux_rd[0].mux_rd_rise0_r_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[8] ),
        .Q(\gen_mux_rd_div4.gen_mux_rd[0].mux_rd_rise0_r_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \gen_mux_rd_div4.gen_mux_rd[0].mux_rd_rise1_r_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[10] ),
        .Q(\gen_mux_rd_div4.gen_mux_rd[0].mux_rd_rise1_r_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \gen_mux_rd_div4.gen_mux_rd[0].mux_rd_rise3_r_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[14] ),
        .Q(\gen_mux_rd_div4.gen_mux_rd[0].mux_rd_rise3_r_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall0_r_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[49] ),
        .Q(\gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall0_r_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall1_r_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[51] ),
        .Q(\gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall1_r_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall2_r_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[53] ),
        .Q(\gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall2_r_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall3_r_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[55] ),
        .Q(\gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall3_r_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise0_r_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[48] ),
        .Q(\gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise0_r_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise1_r_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[50] ),
        .Q(\gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise1_r_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise2_r_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[52] ),
        .Q(\gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise2_r_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise3_r_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[54] ),
        .Q(\gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise3_r_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall0_r_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[41] ),
        .Q(\gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall0_r_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall1_r_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[43] ),
        .Q(\gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall1_r_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall2_r_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[45] ),
        .Q(\gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall2_r_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall3_r_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[47] ),
        .Q(\gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall3_r_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise0_r_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[40] ),
        .Q(\gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise0_r_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise1_r_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[42] ),
        .Q(\gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise1_r_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise2_r_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[44] ),
        .Q(\gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise2_r_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise3_r_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[46] ),
        .Q(\gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise3_r_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall0_r_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[57] ),
        .Q(\gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall0_r_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall1_r_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[59] ),
        .Q(\gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall1_r_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall2_r_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[61] ),
        .Q(\gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall2_r_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall3_r_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[63] ),
        .Q(\gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall3_r_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \gen_mux_rd_div4.gen_mux_rd[3].mux_rd_rise0_r_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[56] ),
        .Q(\gen_mux_rd_div4.gen_mux_rd[3].mux_rd_rise0_r_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \gen_mux_rd_div4.gen_mux_rd[3].mux_rd_rise1_r_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[58] ),
        .Q(\gen_mux_rd_div4.gen_mux_rd[3].mux_rd_rise1_r_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \gen_mux_rd_div4.gen_mux_rd[3].mux_rd_rise2_r_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[60] ),
        .Q(\gen_mux_rd_div4.gen_mux_rd[3].mux_rd_rise2_r_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall0_r_reg[4] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[33] ),
        .Q(\gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall0_r_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall1_r_reg[4] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[35] ),
        .Q(\gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall1_r_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall2_r_reg[4] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[37] ),
        .Q(\gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall2_r_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall3_r_reg[4] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[39] ),
        .Q(\gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall3_r_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \gen_mux_rd_div4.gen_mux_rd[4].mux_rd_rise0_r_reg[4] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[32] ),
        .Q(\gen_mux_rd_div4.gen_mux_rd[4].mux_rd_rise0_r_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \gen_mux_rd_div4.gen_mux_rd[4].mux_rd_rise1_r_reg[4] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[34] ),
        .Q(\gen_mux_rd_div4.gen_mux_rd[4].mux_rd_rise1_r_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \gen_mux_rd_div4.gen_mux_rd[4].mux_rd_rise3_r_reg[4] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[38] ),
        .Q(\gen_mux_rd_div4.gen_mux_rd[4].mux_rd_rise3_r_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall0_r_reg[5] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[1] ),
        .Q(\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall0_r_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall1_r_reg[5] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[3] ),
        .Q(\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall1_r_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall2_r_reg[5] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[5] ),
        .Q(\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall2_r_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall3_r_reg[5] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[7] ),
        .Q(\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall3_r_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise0_r_reg[5] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[0] ),
        .Q(\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise0_r_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise1_r_reg[5] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[2] ),
        .Q(\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise1_r_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise2_r_reg[5] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[4] ),
        .Q(\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise2_r_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise3_r_reg[5] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[6] ),
        .Q(\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise3_r_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall0_r_reg[6] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[65] ),
        .Q(\gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall0_r_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall1_r_reg[6] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] ),
        .Q(\gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall1_r_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall2_r_reg[6] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[69] ),
        .Q(\gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall2_r_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall3_r_reg[6] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[71] ),
        .Q(\gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall3_r_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise0_r_reg[6] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[64] ),
        .Q(\gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise0_r_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise1_r_reg[6] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[66] ),
        .Q(\gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise1_r_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise2_r_reg[6] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[68] ),
        .Q(\gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise2_r_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise3_r_reg[6] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[70] ),
        .Q(\gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise3_r_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall0_r_reg[7] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[17] ),
        .Q(\gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall0_r_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall1_r_reg[7] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[19] ),
        .Q(\gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall1_r_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall2_r_reg[7] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[21] ),
        .Q(\gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall2_r_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall3_r_reg[7] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[23] ),
        .Q(\gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall3_r_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \gen_mux_rd_div4.gen_mux_rd[7].mux_rd_rise0_r_reg[7] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[16] ),
        .Q(\gen_mux_rd_div4.gen_mux_rd[7].mux_rd_rise0_r_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \gen_mux_rd_div4.gen_mux_rd[7].mux_rd_rise1_r_reg[7] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[18] ),
        .Q(\gen_mux_rd_div4.gen_mux_rd[7].mux_rd_rise1_r_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \gen_mux_rd_div4.gen_mux_rd[7].mux_rd_rise2_r_reg[7] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[20] ),
        .Q(\gen_mux_rd_div4.gen_mux_rd[7].mux_rd_rise2_r_reg_n_0_[7] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00008000)) 
    \gen_pat_match_div4.early1_data_match_r_i_1 
       (.I0(early1_match_rise2_and_r),
        .I1(early1_match_rise3_and_r),
        .I2(early1_match_fall1_and_r),
        .I3(early1_match_rise1_and_r),
        .I4(\gen_pat_match_div4.early1_data_match_r_i_2_n_0 ),
        .O(early1_data_match_r0__0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gen_pat_match_div4.early1_data_match_r_i_2 
       (.I0(early1_match_rise0_and_r),
        .I1(early1_match_fall3_and_r),
        .I2(early1_match_fall0_and_r),
        .I3(early1_match_fall2_and_r),
        .O(\gen_pat_match_div4.early1_data_match_r_i_2_n_0 ));
  FDRE \gen_pat_match_div4.early1_data_match_r_reg 
       (.C(sys_rst),
        .CE(1'b1),
        .D(early1_data_match_r0__0),
        .Q(\gen_pat_match_div4.early1_data_match_r_reg_n_0 ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00008000)) 
    \gen_pat_match_div4.early1_match_fall0_and_r_i_1 
       (.I0(\gen_pat_match_div4.gen_pat_match[0].early1_match_fall0_r_reg ),
        .I1(\gen_pat_match_div4.gen_pat_match[6].early1_match_fall0_r_reg ),
        .I2(\gen_pat_match_div4.gen_pat_match[2].early1_match_fall0_r_reg ),
        .I3(\gen_pat_match_div4.gen_pat_match[4].early1_match_fall0_r_reg ),
        .I4(\gen_pat_match_div4.early1_match_fall0_and_r_i_2_n_0 ),
        .O(\gen_pat_match_div4.early1_match_fall0_and_r_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gen_pat_match_div4.early1_match_fall0_and_r_i_2 
       (.I0(\gen_pat_match_div4.gen_pat_match[7].pat_match_fall0_r_reg ),
        .I1(\gen_pat_match_div4.gen_pat_match[1].pat_match_fall0_r_reg ),
        .I2(\gen_pat_match_div4.gen_pat_match[5].pat_match_fall0_r_reg ),
        .I3(\gen_pat_match_div4.gen_pat_match[3].pat_match_fall0_r_reg ),
        .O(\gen_pat_match_div4.early1_match_fall0_and_r_i_2_n_0 ));
  FDRE \gen_pat_match_div4.early1_match_fall0_and_r_reg 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.early1_match_fall0_and_r_i_1_n_0 ),
        .Q(early1_match_fall0_and_r),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h80000000)) 
    \gen_pat_match_div4.early1_match_fall1_and_r_i_1 
       (.I0(\gen_pat_match_div4.early1_match_fall1_and_r_i_2_n_0 ),
        .I1(\gen_pat_match_div4.gen_pat_match[2].early1_match_fall1_r_reg__0 ),
        .I2(\gen_pat_match_div4.gen_pat_match[6].early1_match_fall1_r_reg__0 ),
        .I3(\gen_pat_match_div4.gen_pat_match[3].early1_match_fall1_r_reg ),
        .I4(\gen_pat_match_div4.gen_pat_match[7].early1_match_fall1_r_reg ),
        .O(\gen_pat_match_div4.early1_match_fall1_and_r_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \gen_pat_match_div4.early1_match_fall1_and_r_i_2 
       (.I0(\gen_pat_match_div4.gen_pat_match[4].early1_match_fall1_r_reg ),
        .I1(\gen_pat_match_div4.gen_pat_match[1].early1_match_fall1_r_reg ),
        .I2(\gen_pat_match_div4.gen_pat_match[5].early1_match_fall1_r_reg ),
        .I3(\gen_pat_match_div4.gen_pat_match[0].early1_match_fall1_r_reg ),
        .O(\gen_pat_match_div4.early1_match_fall1_and_r_i_2_n_0 ));
  FDRE \gen_pat_match_div4.early1_match_fall1_and_r_reg 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.early1_match_fall1_and_r_i_1_n_0 ),
        .Q(early1_match_fall1_and_r),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h80000000)) 
    \gen_pat_match_div4.early1_match_fall2_and_r_i_1 
       (.I0(\gen_pat_match_div4.early1_match_fall2_and_r_i_2_n_0 ),
        .I1(\gen_pat_match_div4.gen_pat_match[2].early1_match_fall2_r_reg ),
        .I2(\gen_pat_match_div4.gen_pat_match[6].early1_match_fall2_r_reg ),
        .I3(\gen_pat_match_div4.gen_pat_match[3].early1_match_fall2_r_reg ),
        .I4(\gen_pat_match_div4.gen_pat_match[7].early1_match_fall2_r_reg ),
        .O(\gen_pat_match_div4.early1_match_fall2_and_r_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \gen_pat_match_div4.early1_match_fall2_and_r_i_2 
       (.I0(\gen_pat_match_div4.gen_pat_match[4].pat_match_fall2_r_reg ),
        .I1(\gen_pat_match_div4.gen_pat_match[1].pat_match_fall2_r_reg ),
        .I2(\gen_pat_match_div4.gen_pat_match[5].pat_match_fall2_r_reg ),
        .I3(\gen_pat_match_div4.gen_pat_match[0].pat_match_fall2_r_reg ),
        .O(\gen_pat_match_div4.early1_match_fall2_and_r_i_2_n_0 ));
  FDRE \gen_pat_match_div4.early1_match_fall2_and_r_reg 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.early1_match_fall2_and_r_i_1_n_0 ),
        .Q(early1_match_fall2_and_r),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h80000000)) 
    \gen_pat_match_div4.early1_match_fall3_and_r_i_1 
       (.I0(\gen_pat_match_div4.early1_match_fall3_and_r_i_2_n_0 ),
        .I1(\gen_pat_match_div4.gen_pat_match[0].early1_match_fall3_r_reg ),
        .I2(\gen_pat_match_div4.gen_pat_match[6].early1_match_fall3_r_reg__0 ),
        .I3(\gen_pat_match_div4.gen_pat_match[2].early1_match_fall3_r_reg__0 ),
        .I4(\gen_pat_match_div4.gen_pat_match[4].early1_match_fall3_r_reg ),
        .O(\gen_pat_match_div4.early1_match_fall3_and_r_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \gen_pat_match_div4.early1_match_fall3_and_r_i_2 
       (.I0(\gen_pat_match_div4.gen_pat_match[5].early1_match_fall3_r_reg ),
        .I1(\gen_pat_match_div4.gen_pat_match[1].early1_match_fall3_r_reg ),
        .I2(\gen_pat_match_div4.gen_pat_match[7].pat_match_fall3_r_reg ),
        .I3(\gen_pat_match_div4.gen_pat_match[3].pat_match_fall3_r_reg ),
        .O(\gen_pat_match_div4.early1_match_fall3_and_r_i_2_n_0 ));
  FDRE \gen_pat_match_div4.early1_match_fall3_and_r_reg 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.early1_match_fall3_and_r_i_1_n_0 ),
        .Q(early1_match_fall3_and_r),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00008000)) 
    \gen_pat_match_div4.early1_match_rise0_and_r_i_1 
       (.I0(\gen_pat_match_div4.gen_pat_match[0].early1_match_rise0_r_reg__0 ),
        .I1(\gen_pat_match_div4.gen_pat_match[6].early1_match_rise0_r_reg__0 ),
        .I2(\gen_pat_match_div4.gen_pat_match[2].early1_match_rise0_r_reg__0 ),
        .I3(\gen_pat_match_div4.gen_pat_match[4].early1_match_rise0_r_reg__0 ),
        .I4(\gen_pat_match_div4.early1_match_rise0_and_r_i_2_n_0 ),
        .O(\gen_pat_match_div4.early1_match_rise0_and_r_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gen_pat_match_div4.early1_match_rise0_and_r_i_2 
       (.I0(\gen_pat_match_div4.gen_pat_match[7].pat_match_rise0_r_reg ),
        .I1(\gen_pat_match_div4.gen_pat_match[1].pat_match_rise0_r_reg ),
        .I2(\gen_pat_match_div4.gen_pat_match[5].pat_match_rise0_r_reg ),
        .I3(\gen_pat_match_div4.gen_pat_match[3].pat_match_rise0_r_reg ),
        .O(\gen_pat_match_div4.early1_match_rise0_and_r_i_2_n_0 ));
  FDRE \gen_pat_match_div4.early1_match_rise0_and_r_reg 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.early1_match_rise0_and_r_i_1_n_0 ),
        .Q(early1_match_rise0_and_r),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h80000000)) 
    \gen_pat_match_div4.early1_match_rise1_and_r_i_1 
       (.I0(\gen_pat_match_div4.early1_match_rise1_and_r_i_2_n_0 ),
        .I1(\gen_pat_match_div4.gen_pat_match[2].early1_match_rise1_r_reg ),
        .I2(\gen_pat_match_div4.gen_pat_match[6].early1_match_rise1_r_reg ),
        .I3(\gen_pat_match_div4.gen_pat_match[3].early1_match_rise1_r_reg__0 ),
        .I4(\gen_pat_match_div4.gen_pat_match[7].early1_match_rise1_r_reg__0 ),
        .O(\gen_pat_match_div4.early1_match_rise1_and_r_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \gen_pat_match_div4.early1_match_rise1_and_r_i_2 
       (.I0(\gen_pat_match_div4.gen_pat_match[4].early1_match_rise1_r_reg ),
        .I1(\gen_pat_match_div4.gen_pat_match[1].early1_match_rise1_r_reg ),
        .I2(\gen_pat_match_div4.gen_pat_match[5].early1_match_rise1_r_reg ),
        .I3(\gen_pat_match_div4.gen_pat_match[0].early1_match_rise1_r_reg ),
        .O(\gen_pat_match_div4.early1_match_rise1_and_r_i_2_n_0 ));
  FDRE \gen_pat_match_div4.early1_match_rise1_and_r_reg 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.early1_match_rise1_and_r_i_1_n_0 ),
        .Q(early1_match_rise1_and_r),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \gen_pat_match_div4.early1_match_rise2_and_r_i_1 
       (.I0(\gen_pat_match_div4.gen_pat_match[3].early1_match_rise2_r_reg ),
        .I1(\gen_pat_match_div4.gen_pat_match[2].early1_match_rise2_r_reg ),
        .I2(\gen_pat_match_div4.gen_pat_match[6].early1_match_rise2_r_reg ),
        .I3(\gen_pat_match_div4.gen_pat_match[7].early1_match_rise2_r_reg ),
        .I4(\gen_pat_match_div4.early1_match_rise2_and_r_i_2_n_0 ),
        .O(\gen_pat_match_div4.early1_match_rise2_and_r_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \gen_pat_match_div4.early1_match_rise2_and_r_i_2 
       (.I0(\gen_pat_match_div4.gen_pat_match[4].pat_match_rise2_r_reg ),
        .I1(\gen_pat_match_div4.gen_pat_match[0].pat_match_rise2_r_reg ),
        .I2(\gen_pat_match_div4.gen_pat_match[5].pat_match_rise2_r_reg ),
        .I3(\gen_pat_match_div4.gen_pat_match[1].pat_match_rise2_r_reg ),
        .O(\gen_pat_match_div4.early1_match_rise2_and_r_i_2_n_0 ));
  FDRE \gen_pat_match_div4.early1_match_rise2_and_r_reg 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.early1_match_rise2_and_r_i_1_n_0 ),
        .Q(early1_match_rise2_and_r),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h80000000)) 
    \gen_pat_match_div4.early1_match_rise3_and_r_i_1 
       (.I0(\gen_pat_match_div4.early1_match_rise3_and_r_i_2_n_0 ),
        .I1(\gen_pat_match_div4.gen_pat_match[1].early1_match_rise3_r_reg ),
        .I2(\gen_pat_match_div4.gen_pat_match[5].early1_match_rise3_r_reg ),
        .I3(\gen_pat_match_div4.gen_pat_match[0].pat_match_rise3_r_reg ),
        .I4(\gen_pat_match_div4.gen_pat_match[4].pat_match_rise3_r_reg ),
        .O(\gen_pat_match_div4.early1_match_rise3_and_r_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \gen_pat_match_div4.early1_match_rise3_and_r_i_2 
       (.I0(\gen_pat_match_div4.gen_pat_match[7].pat_match_rise3_r_reg ),
        .I1(\gen_pat_match_div4.gen_pat_match[3].pat_match_rise3_r_reg ),
        .I2(\gen_pat_match_div4.gen_pat_match[6].pat_match_rise3_r_reg ),
        .I3(\gen_pat_match_div4.gen_pat_match[2].pat_match_rise3_r_reg ),
        .O(\gen_pat_match_div4.early1_match_rise3_and_r_i_2_n_0 ));
  FDRE \gen_pat_match_div4.early1_match_rise3_and_r_reg 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.early1_match_rise3_and_r_i_1_n_0 ),
        .Q(early1_match_rise3_and_r),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00008000)) 
    \gen_pat_match_div4.early2_data_match_r_i_1 
       (.I0(early2_match_fall0_and_r),
        .I1(early2_match_rise2_and_r),
        .I2(early2_match_fall3_and_r),
        .I3(early2_match_rise1_and_r),
        .I4(\gen_pat_match_div4.early2_data_match_r_i_2_n_0 ),
        .O(early2_data_match_r0__0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gen_pat_match_div4.early2_data_match_r_i_2 
       (.I0(early2_match_rise3_and_r),
        .I1(early2_match_fall2_and_r),
        .I2(early2_match_fall1_and_r),
        .I3(early2_match_rise0_and_r),
        .O(\gen_pat_match_div4.early2_data_match_r_i_2_n_0 ));
  FDRE \gen_pat_match_div4.early2_data_match_r_reg 
       (.C(sys_rst),
        .CE(1'b1),
        .D(early2_data_match_r0__0),
        .Q(\gen_pat_match_div4.early2_data_match_r_reg_n_0 ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h80000000)) 
    \gen_pat_match_div4.early2_match_fall0_and_r_i_1 
       (.I0(\gen_pat_match_div4.early2_match_fall0_and_r_i_2_n_0 ),
        .I1(\gen_pat_match_div4.gen_pat_match[1].early2_match_fall0_r_reg ),
        .I2(\gen_pat_match_div4.gen_pat_match[7].early2_match_fall0_r_reg ),
        .I3(\gen_pat_match_div4.gen_pat_match[3].early2_match_fall0_r_reg ),
        .I4(\gen_pat_match_div4.gen_pat_match[5].early2_match_fall0_r_reg ),
        .O(\gen_pat_match_div4.early2_match_fall0_and_r_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \gen_pat_match_div4.early2_match_fall0_and_r_i_2 
       (.I0(\gen_pat_match_div4.gen_pat_match[4].pat_match_fall0_r_reg ),
        .I1(\gen_pat_match_div4.gen_pat_match[2].pat_match_fall0_r_reg ),
        .I2(\gen_pat_match_div4.gen_pat_match[6].pat_match_fall0_r_reg ),
        .I3(\gen_pat_match_div4.gen_pat_match[0].pat_match_fall0_r_reg ),
        .O(\gen_pat_match_div4.early2_match_fall0_and_r_i_2_n_0 ));
  FDRE \gen_pat_match_div4.early2_match_fall0_and_r_reg 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.early2_match_fall0_and_r_i_1_n_0 ),
        .Q(early2_match_fall0_and_r),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \gen_pat_match_div4.early2_match_fall1_and_r_i_1 
       (.I0(\gen_pat_match_div4.gen_pat_match[0].early1_match_fall1_r_reg ),
        .I1(\gen_pat_match_div4.gen_pat_match[5].early1_match_fall1_r_reg ),
        .I2(\gen_pat_match_div4.gen_pat_match[1].early1_match_fall1_r_reg ),
        .I3(\gen_pat_match_div4.gen_pat_match[4].early1_match_fall1_r_reg ),
        .I4(\gen_pat_match_div4.early2_match_fall1_and_r_i_2_n_0 ),
        .O(\gen_pat_match_div4.early2_match_fall1_and_r_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \gen_pat_match_div4.early2_match_fall1_and_r_i_2 
       (.I0(\gen_pat_match_div4.gen_pat_match[7].pat_match_fall1_r_reg ),
        .I1(\gen_pat_match_div4.gen_pat_match[3].pat_match_fall1_r_reg ),
        .I2(\gen_pat_match_div4.gen_pat_match[6].pat_match_fall1_r_reg ),
        .I3(\gen_pat_match_div4.gen_pat_match[2].pat_match_fall1_r_reg ),
        .O(\gen_pat_match_div4.early2_match_fall1_and_r_i_2_n_0 ));
  FDRE \gen_pat_match_div4.early2_match_fall1_and_r_reg 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.early2_match_fall1_and_r_i_1_n_0 ),
        .Q(early2_match_fall1_and_r),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00008000)) 
    \gen_pat_match_div4.early2_match_fall2_and_r_i_1 
       (.I0(\gen_pat_match_div4.gen_pat_match[2].pat_match_fall2_r_reg ),
        .I1(\gen_pat_match_div4.gen_pat_match[5].early2_match_fall2_r_reg__0 ),
        .I2(\gen_pat_match_div4.gen_pat_match[3].early1_match_fall2_r_reg ),
        .I3(\gen_pat_match_div4.gen_pat_match[4].early2_match_fall2_r_reg ),
        .I4(\gen_pat_match_div4.early2_match_fall2_and_r_i_2_n_0 ),
        .O(\gen_pat_match_div4.early2_match_fall2_and_r_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gen_pat_match_div4.early2_match_fall2_and_r_i_2 
       (.I0(\gen_pat_match_div4.gen_pat_match[7].early1_match_fall2_r_reg ),
        .I1(\gen_pat_match_div4.gen_pat_match[1].early2_match_fall2_r_reg__0 ),
        .I2(\gen_pat_match_div4.gen_pat_match[6].pat_match_fall2_r_reg ),
        .I3(\gen_pat_match_div4.gen_pat_match[0].early2_match_fall2_r_reg ),
        .O(\gen_pat_match_div4.early2_match_fall2_and_r_i_2_n_0 ));
  FDRE \gen_pat_match_div4.early2_match_fall2_and_r_reg 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.early2_match_fall2_and_r_i_1_n_0 ),
        .Q(early2_match_fall2_and_r),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \gen_pat_match_div4.early2_match_fall3_and_r_i_1 
       (.I0(\gen_pat_match_div4.gen_pat_match[3].pat_match_fall3_r_reg ),
        .I1(\gen_pat_match_div4.gen_pat_match[7].pat_match_fall3_r_reg ),
        .I2(\gen_pat_match_div4.gen_pat_match[1].early1_match_fall3_r_reg ),
        .I3(\gen_pat_match_div4.gen_pat_match[5].early1_match_fall3_r_reg ),
        .I4(\gen_pat_match_div4.early2_match_fall3_and_r_i_2_n_0 ),
        .O(\gen_pat_match_div4.early2_match_fall3_and_r_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \gen_pat_match_div4.early2_match_fall3_and_r_i_2 
       (.I0(\gen_pat_match_div4.gen_pat_match[4].pat_match_fall3_r_reg ),
        .I1(\gen_pat_match_div4.gen_pat_match[2].pat_match_fall3_r_reg ),
        .I2(\gen_pat_match_div4.gen_pat_match[0].pat_match_fall3_r_reg ),
        .I3(\gen_pat_match_div4.gen_pat_match[6].pat_match_fall3_r_reg ),
        .O(\gen_pat_match_div4.early2_match_fall3_and_r_i_2_n_0 ));
  FDRE \gen_pat_match_div4.early2_match_fall3_and_r_reg 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.early2_match_fall3_and_r_i_1_n_0 ),
        .Q(early2_match_fall3_and_r),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h80000000)) 
    \gen_pat_match_div4.early2_match_rise0_and_r_i_1 
       (.I0(\gen_pat_match_div4.early2_match_rise0_and_r_i_2_n_0 ),
        .I1(\gen_pat_match_div4.gen_pat_match[1].early2_match_rise0_r_reg__0 ),
        .I2(\gen_pat_match_div4.gen_pat_match[7].early2_match_rise0_r_reg__0 ),
        .I3(\gen_pat_match_div4.gen_pat_match[3].early2_match_rise0_r_reg__0 ),
        .I4(\gen_pat_match_div4.gen_pat_match[5].early2_match_rise0_r_reg__0 ),
        .O(\gen_pat_match_div4.early2_match_rise0_and_r_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \gen_pat_match_div4.early2_match_rise0_and_r_i_2 
       (.I0(\gen_pat_match_div4.gen_pat_match[4].pat_match_rise0_r_reg ),
        .I1(\gen_pat_match_div4.gen_pat_match[2].pat_match_rise0_r_reg ),
        .I2(\gen_pat_match_div4.gen_pat_match[6].pat_match_rise0_r_reg ),
        .I3(\gen_pat_match_div4.gen_pat_match[0].pat_match_rise0_r_reg ),
        .O(\gen_pat_match_div4.early2_match_rise0_and_r_i_2_n_0 ));
  FDRE \gen_pat_match_div4.early2_match_rise0_and_r_reg 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.early2_match_rise0_and_r_i_1_n_0 ),
        .Q(early2_match_rise0_and_r),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \gen_pat_match_div4.early2_match_rise1_and_r_i_1 
       (.I0(\gen_pat_match_div4.gen_pat_match[0].early1_match_rise1_r_reg ),
        .I1(\gen_pat_match_div4.gen_pat_match[5].early1_match_rise1_r_reg ),
        .I2(\gen_pat_match_div4.gen_pat_match[1].early1_match_rise1_r_reg ),
        .I3(\gen_pat_match_div4.gen_pat_match[4].early1_match_rise1_r_reg ),
        .I4(\gen_pat_match_div4.early2_match_rise1_and_r_i_2_n_0 ),
        .O(\gen_pat_match_div4.early2_match_rise1_and_r_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \gen_pat_match_div4.early2_match_rise1_and_r_i_2 
       (.I0(\gen_pat_match_div4.gen_pat_match[7].pat_match_rise1_r_reg ),
        .I1(\gen_pat_match_div4.gen_pat_match[3].pat_match_rise1_r_reg ),
        .I2(\gen_pat_match_div4.gen_pat_match[6].pat_match_rise1_r_reg ),
        .I3(\gen_pat_match_div4.gen_pat_match[2].pat_match_rise1_r_reg ),
        .O(\gen_pat_match_div4.early2_match_rise1_and_r_i_2_n_0 ));
  FDRE \gen_pat_match_div4.early2_match_rise1_and_r_reg 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.early2_match_rise1_and_r_i_1_n_0 ),
        .Q(early2_match_rise1_and_r),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h80000000)) 
    \gen_pat_match_div4.early2_match_rise2_and_r_i_1 
       (.I0(\gen_pat_match_div4.early2_match_rise2_and_r_i_2_n_0 ),
        .I1(\gen_pat_match_div4.gen_pat_match[0].pat_match_rise2_r_reg ),
        .I2(\gen_pat_match_div4.gen_pat_match[4].pat_match_rise2_r_reg ),
        .I3(\gen_pat_match_div4.gen_pat_match[1].early2_match_rise2_r_reg ),
        .I4(\gen_pat_match_div4.gen_pat_match[5].early2_match_rise2_r_reg ),
        .O(\gen_pat_match_div4.early2_match_rise2_and_r_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \gen_pat_match_div4.early2_match_rise2_and_r_i_2 
       (.I0(\gen_pat_match_div4.gen_pat_match[7].early1_match_rise2_r_reg ),
        .I1(\gen_pat_match_div4.gen_pat_match[6].early1_match_rise2_r_reg ),
        .I2(\gen_pat_match_div4.gen_pat_match[2].early1_match_rise2_r_reg ),
        .I3(\gen_pat_match_div4.gen_pat_match[3].early1_match_rise2_r_reg ),
        .O(\gen_pat_match_div4.early2_match_rise2_and_r_i_2_n_0 ));
  FDRE \gen_pat_match_div4.early2_match_rise2_and_r_reg 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.early2_match_rise2_and_r_i_1_n_0 ),
        .Q(early2_match_rise2_and_r),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00008000)) 
    \gen_pat_match_div4.early2_match_rise3_and_r_i_1 
       (.I0(\gen_pat_match_div4.gen_pat_match[2].early2_match_rise3_r_reg ),
        .I1(\gen_pat_match_div4.gen_pat_match[1].early1_match_rise3_r_reg ),
        .I2(\gen_pat_match_div4.gen_pat_match[3].pat_match_rise3_r_reg ),
        .I3(\gen_pat_match_div4.gen_pat_match[0].early2_match_rise3_r_reg__0 ),
        .I4(\gen_pat_match_div4.early2_match_rise3_and_r_i_2_n_0 ),
        .O(\gen_pat_match_div4.early2_match_rise3_and_r_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gen_pat_match_div4.early2_match_rise3_and_r_i_2 
       (.I0(\gen_pat_match_div4.gen_pat_match[4].early2_match_rise3_r_reg__0 ),
        .I1(\gen_pat_match_div4.gen_pat_match[7].pat_match_rise3_r_reg ),
        .I2(\gen_pat_match_div4.gen_pat_match[5].early1_match_rise3_r_reg ),
        .I3(\gen_pat_match_div4.gen_pat_match[6].early2_match_rise3_r_reg ),
        .O(\gen_pat_match_div4.early2_match_rise3_and_r_i_2_n_0 ));
  FDRE \gen_pat_match_div4.early2_match_rise3_and_r_reg 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.early2_match_rise3_and_r_i_1_n_0 ),
        .Q(early2_match_rise3_and_r),
        .R(1'b0));
  FDRE \gen_pat_match_div4.gen_pat_match[0].early1_match_fall0_r_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr[0].sr_fall0_r_reg[0]_211 ),
        .Q(\gen_pat_match_div4.gen_pat_match[0].early1_match_fall0_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div4.gen_pat_match[0].early1_match_fall1_r[0]_i_1 
       (.I0(\gen_sr_div4.gen_sr[0].sr_fall1_r_reg[0]_247 ),
        .O(\gen_pat_match_div4.gen_pat_match[0].early1_match_fall1_r[0]_i_1_n_0 ));
  FDRE \gen_pat_match_div4.gen_pat_match[0].early1_match_fall1_r_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.gen_pat_match[0].early1_match_fall1_r[0]_i_1_n_0 ),
        .Q(\gen_pat_match_div4.gen_pat_match[0].early1_match_fall1_r_reg ),
        .R(1'b0));
  FDRE \gen_pat_match_div4.gen_pat_match[0].early1_match_fall3_r_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr[0].sr_fall3_r_reg[0]_203 ),
        .Q(\gen_pat_match_div4.gen_pat_match[0].early1_match_fall3_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div4.gen_pat_match[0].early1_match_rise0_r[0]_i_1 
       (.I0(\gen_sr_div4.gen_sr[0].sr_rise0_r_reg[0]_239 ),
        .O(\gen_pat_match_div4.gen_pat_match[0].early1_match_rise0_r[0]_i_1_n_0 ));
  FDRE \gen_pat_match_div4.gen_pat_match[0].early1_match_rise0_r_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.gen_pat_match[0].early1_match_rise0_r[0]_i_1_n_0 ),
        .Q(\gen_pat_match_div4.gen_pat_match[0].early1_match_rise0_r_reg__0 ),
        .R(1'b0));
  FDRE \gen_pat_match_div4.gen_pat_match[0].early1_match_rise1_r_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr[0].sr_rise1_r_reg[0]_195 ),
        .Q(\gen_pat_match_div4.gen_pat_match[0].early1_match_rise1_r_reg ),
        .R(1'b0));
  FDRE \gen_pat_match_div4.gen_pat_match[0].early2_match_fall2_r_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr[0].sr_fall2_r_reg[0]_225 ),
        .Q(\gen_pat_match_div4.gen_pat_match[0].early2_match_fall2_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div4.gen_pat_match[0].early2_match_rise3_r[0]_i_1 
       (.I0(\gen_sr_div4.gen_sr[0].sr_rise3_r_reg[0]_233 ),
        .O(\gen_pat_match_div4.gen_pat_match[0].early2_match_rise3_r[0]_i_1_n_0 ));
  FDRE \gen_pat_match_div4.gen_pat_match[0].early2_match_rise3_r_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.gen_pat_match[0].early2_match_rise3_r[0]_i_1_n_0 ),
        .Q(\gen_pat_match_div4.gen_pat_match[0].early2_match_rise3_r_reg__0 ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div4.gen_pat_match[0].pat_match_fall0_r[0]_i_1 
       (.I0(\gen_sr_div4.gen_sr[0].sr_fall0_r_reg[0]_211 ),
        .O(\gen_pat_match_div4.gen_pat_match[0].pat_match_fall0_r[0]_i_1_n_0 ));
  FDRE \gen_pat_match_div4.gen_pat_match[0].pat_match_fall0_r_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.gen_pat_match[0].pat_match_fall0_r[0]_i_1_n_0 ),
        .Q(\gen_pat_match_div4.gen_pat_match[0].pat_match_fall0_r_reg ),
        .R(1'b0));
  FDRE \gen_pat_match_div4.gen_pat_match[0].pat_match_fall1_r_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr[0].sr_fall1_r_reg[0]_247 ),
        .Q(\gen_pat_match_div4.gen_pat_match[0].pat_match_fall1_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div4.gen_pat_match[0].pat_match_fall2_r[0]_i_1 
       (.I0(\gen_sr_div4.gen_sr[0].sr_fall2_r_reg[0]_225 ),
        .O(\gen_pat_match_div4.gen_pat_match[0].pat_match_fall2_r[0]_i_1_n_0 ));
  FDRE \gen_pat_match_div4.gen_pat_match[0].pat_match_fall2_r_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.gen_pat_match[0].pat_match_fall2_r[0]_i_1_n_0 ),
        .Q(\gen_pat_match_div4.gen_pat_match[0].pat_match_fall2_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div4.gen_pat_match[0].pat_match_fall3_r[0]_i_1 
       (.I0(\gen_sr_div4.gen_sr[0].sr_fall3_r_reg[0]_203 ),
        .O(\gen_pat_match_div4.gen_pat_match[0].pat_match_fall3_r[0]_i_1_n_0 ));
  FDRE \gen_pat_match_div4.gen_pat_match[0].pat_match_fall3_r_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.gen_pat_match[0].pat_match_fall3_r[0]_i_1_n_0 ),
        .Q(\gen_pat_match_div4.gen_pat_match[0].pat_match_fall3_r_reg ),
        .R(1'b0));
  FDRE \gen_pat_match_div4.gen_pat_match[0].pat_match_rise0_r_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr[0].sr_rise0_r_reg[0]_239 ),
        .Q(\gen_pat_match_div4.gen_pat_match[0].pat_match_rise0_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div4.gen_pat_match[0].pat_match_rise1_r[0]_i_1 
       (.I0(\gen_sr_div4.gen_sr[0].sr_rise1_r_reg[0]_195 ),
        .O(\gen_pat_match_div4.gen_pat_match[0].pat_match_rise1_r[0]_i_1_n_0 ));
  FDRE \gen_pat_match_div4.gen_pat_match[0].pat_match_rise1_r_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.gen_pat_match[0].pat_match_rise1_r[0]_i_1_n_0 ),
        .Q(\gen_pat_match_div4.gen_pat_match[0].pat_match_rise1_r_reg__0 ),
        .R(1'b0));
  FDRE \gen_pat_match_div4.gen_pat_match[0].pat_match_rise2_r_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr[0].sr_rise2_r_reg[0][0]_srl2_n_0 ),
        .Q(\gen_pat_match_div4.gen_pat_match[0].pat_match_rise2_r_reg ),
        .R(1'b0));
  FDRE \gen_pat_match_div4.gen_pat_match[0].pat_match_rise3_r_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr[0].sr_rise3_r_reg[0]_233 ),
        .Q(\gen_pat_match_div4.gen_pat_match[0].pat_match_rise3_r_reg ),
        .R(1'b0));
  FDRE \gen_pat_match_div4.gen_pat_match[1].early1_match_fall1_r_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr[1].sr_fall1_r_reg[1]_248 ),
        .Q(\gen_pat_match_div4.gen_pat_match[1].early1_match_fall1_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div4.gen_pat_match[1].early1_match_fall3_r[1]_i_1 
       (.I0(\gen_sr_div4.gen_sr[1].sr_fall3_r_reg[1]_204 ),
        .O(\gen_pat_match_div4.gen_pat_match[1].early1_match_fall3_r[1]_i_1_n_0 ));
  FDRE \gen_pat_match_div4.gen_pat_match[1].early1_match_fall3_r_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.gen_pat_match[1].early1_match_fall3_r[1]_i_1_n_0 ),
        .Q(\gen_pat_match_div4.gen_pat_match[1].early1_match_fall3_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div4.gen_pat_match[1].early1_match_rise1_r[1]_i_1 
       (.I0(\gen_sr_div4.gen_sr[1].sr_rise1_r_reg[1]_196 ),
        .O(\gen_pat_match_div4.gen_pat_match[1].early1_match_rise1_r[1]_i_1_n_0 ));
  FDRE \gen_pat_match_div4.gen_pat_match[1].early1_match_rise1_r_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.gen_pat_match[1].early1_match_rise1_r[1]_i_1_n_0 ),
        .Q(\gen_pat_match_div4.gen_pat_match[1].early1_match_rise1_r_reg ),
        .R(1'b0));
  FDRE \gen_pat_match_div4.gen_pat_match[1].early1_match_rise3_r_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr[1].sr_rise3_r_reg[1]_234 ),
        .Q(\gen_pat_match_div4.gen_pat_match[1].early1_match_rise3_r_reg ),
        .R(1'b0));
  FDRE \gen_pat_match_div4.gen_pat_match[1].early2_match_fall0_r_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr[1].sr_fall0_r_reg[1]_212 ),
        .Q(\gen_pat_match_div4.gen_pat_match[1].early2_match_fall0_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div4.gen_pat_match[1].early2_match_fall2_r[1]_i_1 
       (.I0(\gen_sr_div4.gen_sr[1].sr_fall2_r_reg[1]_226 ),
        .O(\gen_pat_match_div4.gen_pat_match[1].early2_match_fall2_r[1]_i_1_n_0 ));
  FDRE \gen_pat_match_div4.gen_pat_match[1].early2_match_fall2_r_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.gen_pat_match[1].early2_match_fall2_r[1]_i_1_n_0 ),
        .Q(\gen_pat_match_div4.gen_pat_match[1].early2_match_fall2_r_reg__0 ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div4.gen_pat_match[1].early2_match_rise0_r[1]_i_1 
       (.I0(\gen_sr_div4.gen_sr[1].sr_rise0_r_reg[1]_240 ),
        .O(\gen_pat_match_div4.gen_pat_match[1].early2_match_rise0_r[1]_i_1_n_0 ));
  FDRE \gen_pat_match_div4.gen_pat_match[1].early2_match_rise0_r_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.gen_pat_match[1].early2_match_rise0_r[1]_i_1_n_0 ),
        .Q(\gen_pat_match_div4.gen_pat_match[1].early2_match_rise0_r_reg__0 ),
        .R(1'b0));
  FDRE \gen_pat_match_div4.gen_pat_match[1].early2_match_rise2_r_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr[1].sr_rise2_r_reg[1]_219 ),
        .Q(\gen_pat_match_div4.gen_pat_match[1].early2_match_rise2_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div4.gen_pat_match[1].pat_match_fall0_r[1]_i_1 
       (.I0(\gen_sr_div4.gen_sr[1].sr_fall0_r_reg[1]_212 ),
        .O(\gen_pat_match_div4.gen_pat_match[1].pat_match_fall0_r[1]_i_1_n_0 ));
  FDRE \gen_pat_match_div4.gen_pat_match[1].pat_match_fall0_r_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.gen_pat_match[1].pat_match_fall0_r[1]_i_1_n_0 ),
        .Q(\gen_pat_match_div4.gen_pat_match[1].pat_match_fall0_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div4.gen_pat_match[1].pat_match_fall1_r[1]_i_1 
       (.I0(\gen_sr_div4.gen_sr[1].sr_fall1_r_reg[1]_248 ),
        .O(\gen_pat_match_div4.gen_pat_match[1].pat_match_fall1_r[1]_i_1_n_0 ));
  FDRE \gen_pat_match_div4.gen_pat_match[1].pat_match_fall1_r_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.gen_pat_match[1].pat_match_fall1_r[1]_i_1_n_0 ),
        .Q(\gen_pat_match_div4.gen_pat_match[1].pat_match_fall1_r_reg__0 ),
        .R(1'b0));
  FDRE \gen_pat_match_div4.gen_pat_match[1].pat_match_fall2_r_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr[1].sr_fall2_r_reg[1]_226 ),
        .Q(\gen_pat_match_div4.gen_pat_match[1].pat_match_fall2_r_reg ),
        .R(1'b0));
  FDRE \gen_pat_match_div4.gen_pat_match[1].pat_match_fall3_r_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr[1].sr_fall3_r_reg[1]_204 ),
        .Q(\gen_pat_match_div4.gen_pat_match[1].pat_match_fall3_r_reg ),
        .R(1'b0));
  FDRE \gen_pat_match_div4.gen_pat_match[1].pat_match_rise0_r_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr[1].sr_rise0_r_reg[1]_240 ),
        .Q(\gen_pat_match_div4.gen_pat_match[1].pat_match_rise0_r_reg ),
        .R(1'b0));
  FDRE \gen_pat_match_div4.gen_pat_match[1].pat_match_rise1_r_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr[1].sr_rise1_r_reg[1]_196 ),
        .Q(\gen_pat_match_div4.gen_pat_match[1].pat_match_rise1_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div4.gen_pat_match[1].pat_match_rise2_r[1]_i_1 
       (.I0(\gen_sr_div4.gen_sr[1].sr_rise2_r_reg[1]_219 ),
        .O(\gen_pat_match_div4.gen_pat_match[1].pat_match_rise2_r[1]_i_1_n_0 ));
  FDRE \gen_pat_match_div4.gen_pat_match[1].pat_match_rise2_r_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.gen_pat_match[1].pat_match_rise2_r[1]_i_1_n_0 ),
        .Q(\gen_pat_match_div4.gen_pat_match[1].pat_match_rise2_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div4.gen_pat_match[1].pat_match_rise3_r[1]_i_1 
       (.I0(\gen_sr_div4.gen_sr[1].sr_rise3_r_reg[1]_234 ),
        .O(\gen_pat_match_div4.gen_pat_match[1].pat_match_rise3_r[1]_i_1_n_0 ));
  FDRE \gen_pat_match_div4.gen_pat_match[1].pat_match_rise3_r_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.gen_pat_match[1].pat_match_rise3_r[1]_i_1_n_0 ),
        .Q(\gen_pat_match_div4.gen_pat_match[1].pat_match_rise3_r_reg__0 ),
        .R(1'b0));
  FDRE \gen_pat_match_div4.gen_pat_match[2].early1_match_fall0_r_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr[2].sr_fall0_r_reg[2]_213 ),
        .Q(\gen_pat_match_div4.gen_pat_match[2].early1_match_fall0_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div4.gen_pat_match[2].early1_match_fall1_r[2]_i_1 
       (.I0(\gen_sr_div4.gen_sr[2].sr_fall1_r_reg[2]_249 ),
        .O(\gen_pat_match_div4.gen_pat_match[2].early1_match_fall1_r[2]_i_1_n_0 ));
  FDRE \gen_pat_match_div4.gen_pat_match[2].early1_match_fall1_r_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.gen_pat_match[2].early1_match_fall1_r[2]_i_1_n_0 ),
        .Q(\gen_pat_match_div4.gen_pat_match[2].early1_match_fall1_r_reg__0 ),
        .R(1'b0));
  FDRE \gen_pat_match_div4.gen_pat_match[2].early1_match_fall2_r_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr[2].sr_fall2_r_reg[2]_227 ),
        .Q(\gen_pat_match_div4.gen_pat_match[2].early1_match_fall2_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div4.gen_pat_match[2].early1_match_fall3_r[2]_i_1 
       (.I0(\gen_sr_div4.gen_sr[2].sr_fall3_r_reg[2]_205 ),
        .O(\gen_pat_match_div4.gen_pat_match[2].early1_match_fall3_r[2]_i_1_n_0 ));
  FDRE \gen_pat_match_div4.gen_pat_match[2].early1_match_fall3_r_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.gen_pat_match[2].early1_match_fall3_r[2]_i_1_n_0 ),
        .Q(\gen_pat_match_div4.gen_pat_match[2].early1_match_fall3_r_reg__0 ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div4.gen_pat_match[2].early1_match_rise0_r[2]_i_1 
       (.I0(\gen_sr_div4.gen_sr[2].sr_rise0_r_reg[2]_241 ),
        .O(\gen_pat_match_div4.gen_pat_match[2].early1_match_rise0_r[2]_i_1_n_0 ));
  FDRE \gen_pat_match_div4.gen_pat_match[2].early1_match_rise0_r_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.gen_pat_match[2].early1_match_rise0_r[2]_i_1_n_0 ),
        .Q(\gen_pat_match_div4.gen_pat_match[2].early1_match_rise0_r_reg__0 ),
        .R(1'b0));
  FDRE \gen_pat_match_div4.gen_pat_match[2].early1_match_rise1_r_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr[2].sr_rise1_r_reg[2]_197 ),
        .Q(\gen_pat_match_div4.gen_pat_match[2].early1_match_rise1_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div4.gen_pat_match[2].early1_match_rise2_r[2]_i_1 
       (.I0(\gen_sr_div4.gen_sr[2].sr_rise2_r_reg[2]_220 ),
        .O(\gen_pat_match_div4.gen_pat_match[2].early1_match_rise2_r[2]_i_1_n_0 ));
  FDRE \gen_pat_match_div4.gen_pat_match[2].early1_match_rise2_r_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.gen_pat_match[2].early1_match_rise2_r[2]_i_1_n_0 ),
        .Q(\gen_pat_match_div4.gen_pat_match[2].early1_match_rise2_r_reg ),
        .R(1'b0));
  FDRE \gen_pat_match_div4.gen_pat_match[2].early2_match_rise3_r_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr[2].sr_rise3_r_reg[2]_235 ),
        .Q(\gen_pat_match_div4.gen_pat_match[2].early2_match_rise3_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div4.gen_pat_match[2].pat_match_fall0_r[2]_i_1 
       (.I0(\gen_sr_div4.gen_sr[2].sr_fall0_r_reg[2]_213 ),
        .O(\gen_pat_match_div4.gen_pat_match[2].pat_match_fall0_r[2]_i_1_n_0 ));
  FDRE \gen_pat_match_div4.gen_pat_match[2].pat_match_fall0_r_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.gen_pat_match[2].pat_match_fall0_r[2]_i_1_n_0 ),
        .Q(\gen_pat_match_div4.gen_pat_match[2].pat_match_fall0_r_reg ),
        .R(1'b0));
  FDRE \gen_pat_match_div4.gen_pat_match[2].pat_match_fall1_r_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr[2].sr_fall1_r_reg[2]_249 ),
        .Q(\gen_pat_match_div4.gen_pat_match[2].pat_match_fall1_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div4.gen_pat_match[2].pat_match_fall2_r[2]_i_1 
       (.I0(\gen_sr_div4.gen_sr[2].sr_fall2_r_reg[2]_227 ),
        .O(\gen_pat_match_div4.gen_pat_match[2].pat_match_fall2_r[2]_i_1_n_0 ));
  FDRE \gen_pat_match_div4.gen_pat_match[2].pat_match_fall2_r_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.gen_pat_match[2].pat_match_fall2_r[2]_i_1_n_0 ),
        .Q(\gen_pat_match_div4.gen_pat_match[2].pat_match_fall2_r_reg ),
        .R(1'b0));
  FDRE \gen_pat_match_div4.gen_pat_match[2].pat_match_fall3_r_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr[2].sr_fall3_r_reg[2]_205 ),
        .Q(\gen_pat_match_div4.gen_pat_match[2].pat_match_fall3_r_reg ),
        .R(1'b0));
  FDRE \gen_pat_match_div4.gen_pat_match[2].pat_match_rise0_r_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr[2].sr_rise0_r_reg[2]_241 ),
        .Q(\gen_pat_match_div4.gen_pat_match[2].pat_match_rise0_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div4.gen_pat_match[2].pat_match_rise1_r[2]_i_1 
       (.I0(\gen_sr_div4.gen_sr[2].sr_rise1_r_reg[2]_197 ),
        .O(\gen_pat_match_div4.gen_pat_match[2].pat_match_rise1_r[2]_i_1_n_0 ));
  FDRE \gen_pat_match_div4.gen_pat_match[2].pat_match_rise1_r_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.gen_pat_match[2].pat_match_rise1_r[2]_i_1_n_0 ),
        .Q(\gen_pat_match_div4.gen_pat_match[2].pat_match_rise1_r_reg ),
        .R(1'b0));
  FDRE \gen_pat_match_div4.gen_pat_match[2].pat_match_rise2_r_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr[2].sr_rise2_r_reg[2]_220 ),
        .Q(\gen_pat_match_div4.gen_pat_match[2].pat_match_rise2_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div4.gen_pat_match[2].pat_match_rise3_r[2]_i_1 
       (.I0(\gen_sr_div4.gen_sr[2].sr_rise3_r_reg[2]_235 ),
        .O(\gen_pat_match_div4.gen_pat_match[2].pat_match_rise3_r[2]_i_1_n_0 ));
  FDRE \gen_pat_match_div4.gen_pat_match[2].pat_match_rise3_r_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.gen_pat_match[2].pat_match_rise3_r[2]_i_1_n_0 ),
        .Q(\gen_pat_match_div4.gen_pat_match[2].pat_match_rise3_r_reg ),
        .R(1'b0));
  FDRE \gen_pat_match_div4.gen_pat_match[3].early1_match_fall1_r_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr[3].sr_fall1_r_reg[3]_250 ),
        .Q(\gen_pat_match_div4.gen_pat_match[3].early1_match_fall1_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div4.gen_pat_match[3].early1_match_fall2_r[3]_i_1 
       (.I0(\gen_sr_div4.gen_sr[3].sr_fall2_r_reg[3]_228 ),
        .O(\gen_pat_match_div4.gen_pat_match[3].early1_match_fall2_r[3]_i_1_n_0 ));
  FDRE \gen_pat_match_div4.gen_pat_match[3].early1_match_fall2_r_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.gen_pat_match[3].early1_match_fall2_r[3]_i_1_n_0 ),
        .Q(\gen_pat_match_div4.gen_pat_match[3].early1_match_fall2_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div4.gen_pat_match[3].early1_match_rise1_r[3]_i_1 
       (.I0(\gen_sr_div4.gen_sr[3].sr_rise1_r_reg[3]_198 ),
        .O(\gen_pat_match_div4.gen_pat_match[3].early1_match_rise1_r[3]_i_1_n_0 ));
  FDRE \gen_pat_match_div4.gen_pat_match[3].early1_match_rise1_r_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.gen_pat_match[3].early1_match_rise1_r[3]_i_1_n_0 ),
        .Q(\gen_pat_match_div4.gen_pat_match[3].early1_match_rise1_r_reg__0 ),
        .R(1'b0));
  FDRE \gen_pat_match_div4.gen_pat_match[3].early1_match_rise2_r_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr[3].sr_rise2_r_reg[3]_221 ),
        .Q(\gen_pat_match_div4.gen_pat_match[3].early1_match_rise2_r_reg ),
        .R(1'b0));
  FDRE \gen_pat_match_div4.gen_pat_match[3].early2_match_fall0_r_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr[3].sr_fall0_r_reg[3]_214 ),
        .Q(\gen_pat_match_div4.gen_pat_match[3].early2_match_fall0_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div4.gen_pat_match[3].early2_match_rise0_r[3]_i_1 
       (.I0(\gen_sr_div4.gen_sr[3].sr_rise0_r_reg[3]_242 ),
        .O(\gen_pat_match_div4.gen_pat_match[3].early2_match_rise0_r[3]_i_1_n_0 ));
  FDRE \gen_pat_match_div4.gen_pat_match[3].early2_match_rise0_r_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.gen_pat_match[3].early2_match_rise0_r[3]_i_1_n_0 ),
        .Q(\gen_pat_match_div4.gen_pat_match[3].early2_match_rise0_r_reg__0 ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div4.gen_pat_match[3].pat_match_fall0_r[3]_i_1 
       (.I0(\gen_sr_div4.gen_sr[3].sr_fall0_r_reg[3]_214 ),
        .O(\gen_pat_match_div4.gen_pat_match[3].pat_match_fall0_r[3]_i_1_n_0 ));
  FDRE \gen_pat_match_div4.gen_pat_match[3].pat_match_fall0_r_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.gen_pat_match[3].pat_match_fall0_r[3]_i_1_n_0 ),
        .Q(\gen_pat_match_div4.gen_pat_match[3].pat_match_fall0_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div4.gen_pat_match[3].pat_match_fall1_r[3]_i_1 
       (.I0(\gen_sr_div4.gen_sr[3].sr_fall1_r_reg[3]_250 ),
        .O(\gen_pat_match_div4.gen_pat_match[3].pat_match_fall1_r[3]_i_1_n_0 ));
  FDRE \gen_pat_match_div4.gen_pat_match[3].pat_match_fall1_r_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.gen_pat_match[3].pat_match_fall1_r[3]_i_1_n_0 ),
        .Q(\gen_pat_match_div4.gen_pat_match[3].pat_match_fall1_r_reg ),
        .R(1'b0));
  FDRE \gen_pat_match_div4.gen_pat_match[3].pat_match_fall2_r_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr[3].sr_fall2_r_reg[3]_228 ),
        .Q(\gen_pat_match_div4.gen_pat_match[3].pat_match_fall2_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div4.gen_pat_match[3].pat_match_fall3_r[3]_i_1 
       (.I0(\gen_sr_div4.gen_sr[3].sr_fall3_r_reg[3]_206 ),
        .O(\gen_pat_match_div4.gen_pat_match[3].pat_match_fall3_r[3]_i_1_n_0 ));
  FDRE \gen_pat_match_div4.gen_pat_match[3].pat_match_fall3_r_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.gen_pat_match[3].pat_match_fall3_r[3]_i_1_n_0 ),
        .Q(\gen_pat_match_div4.gen_pat_match[3].pat_match_fall3_r_reg ),
        .R(1'b0));
  FDRE \gen_pat_match_div4.gen_pat_match[3].pat_match_rise0_r_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr[3].sr_rise0_r_reg[3]_242 ),
        .Q(\gen_pat_match_div4.gen_pat_match[3].pat_match_rise0_r_reg ),
        .R(1'b0));
  FDRE \gen_pat_match_div4.gen_pat_match[3].pat_match_rise1_r_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr[3].sr_rise1_r_reg[3]_198 ),
        .Q(\gen_pat_match_div4.gen_pat_match[3].pat_match_rise1_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div4.gen_pat_match[3].pat_match_rise2_r[3]_i_1 
       (.I0(\gen_sr_div4.gen_sr[3].sr_rise2_r_reg[3]_221 ),
        .O(\gen_pat_match_div4.gen_pat_match[3].pat_match_rise2_r[3]_i_1_n_0 ));
  FDRE \gen_pat_match_div4.gen_pat_match[3].pat_match_rise2_r_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.gen_pat_match[3].pat_match_rise2_r[3]_i_1_n_0 ),
        .Q(\gen_pat_match_div4.gen_pat_match[3].pat_match_rise2_r_reg__0 ),
        .R(1'b0));
  FDRE \gen_pat_match_div4.gen_pat_match[3].pat_match_rise3_r_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr[3].sr_rise3_r_reg[3][0]_srl2_n_0 ),
        .Q(\gen_pat_match_div4.gen_pat_match[3].pat_match_rise3_r_reg ),
        .R(1'b0));
  FDRE \gen_pat_match_div4.gen_pat_match[4].early1_match_fall0_r_reg[4] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr[4].sr_fall0_r_reg[4]_215 ),
        .Q(\gen_pat_match_div4.gen_pat_match[4].early1_match_fall0_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div4.gen_pat_match[4].early1_match_fall1_r[4]_i_1 
       (.I0(\gen_sr_div4.gen_sr[4].sr_fall1_r_reg[4]_251 ),
        .O(\gen_pat_match_div4.gen_pat_match[4].early1_match_fall1_r[4]_i_1_n_0 ));
  FDRE \gen_pat_match_div4.gen_pat_match[4].early1_match_fall1_r_reg[4] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.gen_pat_match[4].early1_match_fall1_r[4]_i_1_n_0 ),
        .Q(\gen_pat_match_div4.gen_pat_match[4].early1_match_fall1_r_reg ),
        .R(1'b0));
  FDRE \gen_pat_match_div4.gen_pat_match[4].early1_match_fall3_r_reg[4] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr[4].sr_fall3_r_reg[4]_207 ),
        .Q(\gen_pat_match_div4.gen_pat_match[4].early1_match_fall3_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div4.gen_pat_match[4].early1_match_rise0_r[4]_i_1 
       (.I0(\gen_sr_div4.gen_sr[4].sr_rise0_r_reg[4]_243 ),
        .O(\gen_pat_match_div4.gen_pat_match[4].early1_match_rise0_r[4]_i_1_n_0 ));
  FDRE \gen_pat_match_div4.gen_pat_match[4].early1_match_rise0_r_reg[4] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.gen_pat_match[4].early1_match_rise0_r[4]_i_1_n_0 ),
        .Q(\gen_pat_match_div4.gen_pat_match[4].early1_match_rise0_r_reg__0 ),
        .R(1'b0));
  FDRE \gen_pat_match_div4.gen_pat_match[4].early1_match_rise1_r_reg[4] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr[4].sr_rise1_r_reg[4]_199 ),
        .Q(\gen_pat_match_div4.gen_pat_match[4].early1_match_rise1_r_reg ),
        .R(1'b0));
  FDRE \gen_pat_match_div4.gen_pat_match[4].early2_match_fall2_r_reg[4] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr[4].sr_fall2_r_reg[4]_229 ),
        .Q(\gen_pat_match_div4.gen_pat_match[4].early2_match_fall2_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div4.gen_pat_match[4].early2_match_rise3_r[4]_i_1 
       (.I0(\gen_sr_div4.gen_sr[4].sr_rise3_r_reg[4]_236 ),
        .O(\gen_pat_match_div4.gen_pat_match[4].early2_match_rise3_r[4]_i_1_n_0 ));
  FDRE \gen_pat_match_div4.gen_pat_match[4].early2_match_rise3_r_reg[4] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.gen_pat_match[4].early2_match_rise3_r[4]_i_1_n_0 ),
        .Q(\gen_pat_match_div4.gen_pat_match[4].early2_match_rise3_r_reg__0 ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div4.gen_pat_match[4].pat_match_fall0_r[4]_i_1 
       (.I0(\gen_sr_div4.gen_sr[4].sr_fall0_r_reg[4]_215 ),
        .O(\gen_pat_match_div4.gen_pat_match[4].pat_match_fall0_r[4]_i_1_n_0 ));
  FDRE \gen_pat_match_div4.gen_pat_match[4].pat_match_fall0_r_reg[4] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.gen_pat_match[4].pat_match_fall0_r[4]_i_1_n_0 ),
        .Q(\gen_pat_match_div4.gen_pat_match[4].pat_match_fall0_r_reg ),
        .R(1'b0));
  FDRE \gen_pat_match_div4.gen_pat_match[4].pat_match_fall1_r_reg[4] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr[4].sr_fall1_r_reg[4]_251 ),
        .Q(\gen_pat_match_div4.gen_pat_match[4].pat_match_fall1_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div4.gen_pat_match[4].pat_match_fall2_r[4]_i_1 
       (.I0(\gen_sr_div4.gen_sr[4].sr_fall2_r_reg[4]_229 ),
        .O(\gen_pat_match_div4.gen_pat_match[4].pat_match_fall2_r[4]_i_1_n_0 ));
  FDRE \gen_pat_match_div4.gen_pat_match[4].pat_match_fall2_r_reg[4] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.gen_pat_match[4].pat_match_fall2_r[4]_i_1_n_0 ),
        .Q(\gen_pat_match_div4.gen_pat_match[4].pat_match_fall2_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div4.gen_pat_match[4].pat_match_fall3_r[4]_i_1 
       (.I0(\gen_sr_div4.gen_sr[4].sr_fall3_r_reg[4]_207 ),
        .O(\gen_pat_match_div4.gen_pat_match[4].pat_match_fall3_r[4]_i_1_n_0 ));
  FDRE \gen_pat_match_div4.gen_pat_match[4].pat_match_fall3_r_reg[4] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.gen_pat_match[4].pat_match_fall3_r[4]_i_1_n_0 ),
        .Q(\gen_pat_match_div4.gen_pat_match[4].pat_match_fall3_r_reg ),
        .R(1'b0));
  FDRE \gen_pat_match_div4.gen_pat_match[4].pat_match_rise0_r_reg[4] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr[4].sr_rise0_r_reg[4]_243 ),
        .Q(\gen_pat_match_div4.gen_pat_match[4].pat_match_rise0_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div4.gen_pat_match[4].pat_match_rise1_r[4]_i_1 
       (.I0(\gen_sr_div4.gen_sr[4].sr_rise1_r_reg[4]_199 ),
        .O(\gen_pat_match_div4.gen_pat_match[4].pat_match_rise1_r[4]_i_1_n_0 ));
  FDRE \gen_pat_match_div4.gen_pat_match[4].pat_match_rise1_r_reg[4] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.gen_pat_match[4].pat_match_rise1_r[4]_i_1_n_0 ),
        .Q(\gen_pat_match_div4.gen_pat_match[4].pat_match_rise1_r_reg__0 ),
        .R(1'b0));
  FDRE \gen_pat_match_div4.gen_pat_match[4].pat_match_rise2_r_reg[4] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr[4].sr_rise2_r_reg[4][0]_srl2_n_0 ),
        .Q(\gen_pat_match_div4.gen_pat_match[4].pat_match_rise2_r_reg ),
        .R(1'b0));
  FDRE \gen_pat_match_div4.gen_pat_match[4].pat_match_rise3_r_reg[4] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr[4].sr_rise3_r_reg[4]_236 ),
        .Q(\gen_pat_match_div4.gen_pat_match[4].pat_match_rise3_r_reg ),
        .R(1'b0));
  FDRE \gen_pat_match_div4.gen_pat_match[5].early1_match_fall1_r_reg[5] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr[5].sr_fall1_r_reg[5]_252 ),
        .Q(\gen_pat_match_div4.gen_pat_match[5].early1_match_fall1_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div4.gen_pat_match[5].early1_match_fall3_r[5]_i_1 
       (.I0(\gen_sr_div4.gen_sr[5].sr_fall3_r_reg[5]_208 ),
        .O(\gen_pat_match_div4.gen_pat_match[5].early1_match_fall3_r[5]_i_1_n_0 ));
  FDRE \gen_pat_match_div4.gen_pat_match[5].early1_match_fall3_r_reg[5] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.gen_pat_match[5].early1_match_fall3_r[5]_i_1_n_0 ),
        .Q(\gen_pat_match_div4.gen_pat_match[5].early1_match_fall3_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div4.gen_pat_match[5].early1_match_rise1_r[5]_i_1 
       (.I0(\gen_sr_div4.gen_sr[5].sr_rise1_r_reg[5]_200 ),
        .O(\gen_pat_match_div4.gen_pat_match[5].early1_match_rise1_r[5]_i_1_n_0 ));
  FDRE \gen_pat_match_div4.gen_pat_match[5].early1_match_rise1_r_reg[5] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.gen_pat_match[5].early1_match_rise1_r[5]_i_1_n_0 ),
        .Q(\gen_pat_match_div4.gen_pat_match[5].early1_match_rise1_r_reg ),
        .R(1'b0));
  FDRE \gen_pat_match_div4.gen_pat_match[5].early1_match_rise3_r_reg[5] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr[5].sr_rise3_r_reg[5]_237 ),
        .Q(\gen_pat_match_div4.gen_pat_match[5].early1_match_rise3_r_reg ),
        .R(1'b0));
  FDRE \gen_pat_match_div4.gen_pat_match[5].early2_match_fall0_r_reg[5] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr[5].sr_fall0_r_reg[5]_216 ),
        .Q(\gen_pat_match_div4.gen_pat_match[5].early2_match_fall0_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div4.gen_pat_match[5].early2_match_fall2_r[5]_i_1 
       (.I0(\gen_sr_div4.gen_sr[5].sr_fall2_r_reg[5]_230 ),
        .O(\gen_pat_match_div4.gen_pat_match[5].early2_match_fall2_r[5]_i_1_n_0 ));
  FDRE \gen_pat_match_div4.gen_pat_match[5].early2_match_fall2_r_reg[5] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.gen_pat_match[5].early2_match_fall2_r[5]_i_1_n_0 ),
        .Q(\gen_pat_match_div4.gen_pat_match[5].early2_match_fall2_r_reg__0 ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div4.gen_pat_match[5].early2_match_rise0_r[5]_i_1 
       (.I0(\gen_sr_div4.gen_sr[5].sr_rise0_r_reg[5]_244 ),
        .O(\gen_pat_match_div4.gen_pat_match[5].early2_match_rise0_r[5]_i_1_n_0 ));
  FDRE \gen_pat_match_div4.gen_pat_match[5].early2_match_rise0_r_reg[5] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.gen_pat_match[5].early2_match_rise0_r[5]_i_1_n_0 ),
        .Q(\gen_pat_match_div4.gen_pat_match[5].early2_match_rise0_r_reg__0 ),
        .R(1'b0));
  FDRE \gen_pat_match_div4.gen_pat_match[5].early2_match_rise2_r_reg[5] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr[5].sr_rise2_r_reg[5]_222 ),
        .Q(\gen_pat_match_div4.gen_pat_match[5].early2_match_rise2_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div4.gen_pat_match[5].pat_match_fall0_r[5]_i_1 
       (.I0(\gen_sr_div4.gen_sr[5].sr_fall0_r_reg[5]_216 ),
        .O(\gen_pat_match_div4.gen_pat_match[5].pat_match_fall0_r[5]_i_1_n_0 ));
  FDRE \gen_pat_match_div4.gen_pat_match[5].pat_match_fall0_r_reg[5] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.gen_pat_match[5].pat_match_fall0_r[5]_i_1_n_0 ),
        .Q(\gen_pat_match_div4.gen_pat_match[5].pat_match_fall0_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div4.gen_pat_match[5].pat_match_fall1_r[5]_i_1 
       (.I0(\gen_sr_div4.gen_sr[5].sr_fall1_r_reg[5]_252 ),
        .O(\gen_pat_match_div4.gen_pat_match[5].pat_match_fall1_r[5]_i_1_n_0 ));
  FDRE \gen_pat_match_div4.gen_pat_match[5].pat_match_fall1_r_reg[5] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.gen_pat_match[5].pat_match_fall1_r[5]_i_1_n_0 ),
        .Q(\gen_pat_match_div4.gen_pat_match[5].pat_match_fall1_r_reg__0 ),
        .R(1'b0));
  FDRE \gen_pat_match_div4.gen_pat_match[5].pat_match_fall2_r_reg[5] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr[5].sr_fall2_r_reg[5]_230 ),
        .Q(\gen_pat_match_div4.gen_pat_match[5].pat_match_fall2_r_reg ),
        .R(1'b0));
  FDRE \gen_pat_match_div4.gen_pat_match[5].pat_match_fall3_r_reg[5] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr[5].sr_fall3_r_reg[5]_208 ),
        .Q(\gen_pat_match_div4.gen_pat_match[5].pat_match_fall3_r_reg ),
        .R(1'b0));
  FDRE \gen_pat_match_div4.gen_pat_match[5].pat_match_rise0_r_reg[5] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr[5].sr_rise0_r_reg[5]_244 ),
        .Q(\gen_pat_match_div4.gen_pat_match[5].pat_match_rise0_r_reg ),
        .R(1'b0));
  FDRE \gen_pat_match_div4.gen_pat_match[5].pat_match_rise1_r_reg[5] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr[5].sr_rise1_r_reg[5]_200 ),
        .Q(\gen_pat_match_div4.gen_pat_match[5].pat_match_rise1_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div4.gen_pat_match[5].pat_match_rise2_r[5]_i_1 
       (.I0(\gen_sr_div4.gen_sr[5].sr_rise2_r_reg[5]_222 ),
        .O(\gen_pat_match_div4.gen_pat_match[5].pat_match_rise2_r[5]_i_1_n_0 ));
  FDRE \gen_pat_match_div4.gen_pat_match[5].pat_match_rise2_r_reg[5] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.gen_pat_match[5].pat_match_rise2_r[5]_i_1_n_0 ),
        .Q(\gen_pat_match_div4.gen_pat_match[5].pat_match_rise2_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div4.gen_pat_match[5].pat_match_rise3_r[5]_i_1 
       (.I0(\gen_sr_div4.gen_sr[5].sr_rise3_r_reg[5]_237 ),
        .O(\gen_pat_match_div4.gen_pat_match[5].pat_match_rise3_r[5]_i_1_n_0 ));
  FDRE \gen_pat_match_div4.gen_pat_match[5].pat_match_rise3_r_reg[5] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.gen_pat_match[5].pat_match_rise3_r[5]_i_1_n_0 ),
        .Q(\gen_pat_match_div4.gen_pat_match[5].pat_match_rise3_r_reg__0 ),
        .R(1'b0));
  FDRE \gen_pat_match_div4.gen_pat_match[6].early1_match_fall0_r_reg[6] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr[6].sr_fall0_r_reg[6]_217 ),
        .Q(\gen_pat_match_div4.gen_pat_match[6].early1_match_fall0_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div4.gen_pat_match[6].early1_match_fall1_r[6]_i_1 
       (.I0(\gen_sr_div4.gen_sr[6].sr_fall1_r_reg[6]_253 ),
        .O(\gen_pat_match_div4.gen_pat_match[6].early1_match_fall1_r[6]_i_1_n_0 ));
  FDRE \gen_pat_match_div4.gen_pat_match[6].early1_match_fall1_r_reg[6] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.gen_pat_match[6].early1_match_fall1_r[6]_i_1_n_0 ),
        .Q(\gen_pat_match_div4.gen_pat_match[6].early1_match_fall1_r_reg__0 ),
        .R(1'b0));
  FDRE \gen_pat_match_div4.gen_pat_match[6].early1_match_fall2_r_reg[6] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr[6].sr_fall2_r_reg[6]_231 ),
        .Q(\gen_pat_match_div4.gen_pat_match[6].early1_match_fall2_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div4.gen_pat_match[6].early1_match_fall3_r[6]_i_1 
       (.I0(\gen_sr_div4.gen_sr[6].sr_fall3_r_reg[6]_209 ),
        .O(\gen_pat_match_div4.gen_pat_match[6].early1_match_fall3_r[6]_i_1_n_0 ));
  FDRE \gen_pat_match_div4.gen_pat_match[6].early1_match_fall3_r_reg[6] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.gen_pat_match[6].early1_match_fall3_r[6]_i_1_n_0 ),
        .Q(\gen_pat_match_div4.gen_pat_match[6].early1_match_fall3_r_reg__0 ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div4.gen_pat_match[6].early1_match_rise0_r[6]_i_1 
       (.I0(\gen_sr_div4.gen_sr[6].sr_rise0_r_reg[6]_245 ),
        .O(\gen_pat_match_div4.gen_pat_match[6].early1_match_rise0_r[6]_i_1_n_0 ));
  FDRE \gen_pat_match_div4.gen_pat_match[6].early1_match_rise0_r_reg[6] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.gen_pat_match[6].early1_match_rise0_r[6]_i_1_n_0 ),
        .Q(\gen_pat_match_div4.gen_pat_match[6].early1_match_rise0_r_reg__0 ),
        .R(1'b0));
  FDRE \gen_pat_match_div4.gen_pat_match[6].early1_match_rise1_r_reg[6] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr[6].sr_rise1_r_reg[6]_201 ),
        .Q(\gen_pat_match_div4.gen_pat_match[6].early1_match_rise1_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div4.gen_pat_match[6].early1_match_rise2_r[6]_i_1 
       (.I0(\gen_sr_div4.gen_sr[6].sr_rise2_r_reg[6]_223 ),
        .O(\gen_pat_match_div4.gen_pat_match[6].early1_match_rise2_r[6]_i_1_n_0 ));
  FDRE \gen_pat_match_div4.gen_pat_match[6].early1_match_rise2_r_reg[6] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.gen_pat_match[6].early1_match_rise2_r[6]_i_1_n_0 ),
        .Q(\gen_pat_match_div4.gen_pat_match[6].early1_match_rise2_r_reg ),
        .R(1'b0));
  FDRE \gen_pat_match_div4.gen_pat_match[6].early2_match_rise3_r_reg[6] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr[6].sr_rise3_r_reg[6]_238 ),
        .Q(\gen_pat_match_div4.gen_pat_match[6].early2_match_rise3_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div4.gen_pat_match[6].pat_match_fall0_r[6]_i_1 
       (.I0(\gen_sr_div4.gen_sr[6].sr_fall0_r_reg[6]_217 ),
        .O(\gen_pat_match_div4.gen_pat_match[6].pat_match_fall0_r[6]_i_1_n_0 ));
  FDRE \gen_pat_match_div4.gen_pat_match[6].pat_match_fall0_r_reg[6] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.gen_pat_match[6].pat_match_fall0_r[6]_i_1_n_0 ),
        .Q(\gen_pat_match_div4.gen_pat_match[6].pat_match_fall0_r_reg ),
        .R(1'b0));
  FDRE \gen_pat_match_div4.gen_pat_match[6].pat_match_fall1_r_reg[6] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr[6].sr_fall1_r_reg[6]_253 ),
        .Q(\gen_pat_match_div4.gen_pat_match[6].pat_match_fall1_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div4.gen_pat_match[6].pat_match_fall2_r[6]_i_1 
       (.I0(\gen_sr_div4.gen_sr[6].sr_fall2_r_reg[6]_231 ),
        .O(\gen_pat_match_div4.gen_pat_match[6].pat_match_fall2_r[6]_i_1_n_0 ));
  FDRE \gen_pat_match_div4.gen_pat_match[6].pat_match_fall2_r_reg[6] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.gen_pat_match[6].pat_match_fall2_r[6]_i_1_n_0 ),
        .Q(\gen_pat_match_div4.gen_pat_match[6].pat_match_fall2_r_reg ),
        .R(1'b0));
  FDRE \gen_pat_match_div4.gen_pat_match[6].pat_match_fall3_r_reg[6] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr[6].sr_fall3_r_reg[6]_209 ),
        .Q(\gen_pat_match_div4.gen_pat_match[6].pat_match_fall3_r_reg ),
        .R(1'b0));
  FDRE \gen_pat_match_div4.gen_pat_match[6].pat_match_rise0_r_reg[6] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr[6].sr_rise0_r_reg[6]_245 ),
        .Q(\gen_pat_match_div4.gen_pat_match[6].pat_match_rise0_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div4.gen_pat_match[6].pat_match_rise1_r[6]_i_1 
       (.I0(\gen_sr_div4.gen_sr[6].sr_rise1_r_reg[6]_201 ),
        .O(\gen_pat_match_div4.gen_pat_match[6].pat_match_rise1_r[6]_i_1_n_0 ));
  FDRE \gen_pat_match_div4.gen_pat_match[6].pat_match_rise1_r_reg[6] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.gen_pat_match[6].pat_match_rise1_r[6]_i_1_n_0 ),
        .Q(\gen_pat_match_div4.gen_pat_match[6].pat_match_rise1_r_reg ),
        .R(1'b0));
  FDRE \gen_pat_match_div4.gen_pat_match[6].pat_match_rise2_r_reg[6] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr[6].sr_rise2_r_reg[6]_223 ),
        .Q(\gen_pat_match_div4.gen_pat_match[6].pat_match_rise2_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div4.gen_pat_match[6].pat_match_rise3_r[6]_i_1 
       (.I0(\gen_sr_div4.gen_sr[6].sr_rise3_r_reg[6]_238 ),
        .O(\gen_pat_match_div4.gen_pat_match[6].pat_match_rise3_r[6]_i_1_n_0 ));
  FDRE \gen_pat_match_div4.gen_pat_match[6].pat_match_rise3_r_reg[6] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.gen_pat_match[6].pat_match_rise3_r[6]_i_1_n_0 ),
        .Q(\gen_pat_match_div4.gen_pat_match[6].pat_match_rise3_r_reg ),
        .R(1'b0));
  FDRE \gen_pat_match_div4.gen_pat_match[7].early1_match_fall1_r_reg[7] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr[7].sr_fall1_r_reg[7]_254 ),
        .Q(\gen_pat_match_div4.gen_pat_match[7].early1_match_fall1_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div4.gen_pat_match[7].early1_match_fall2_r[7]_i_1 
       (.I0(\gen_sr_div4.gen_sr[7].sr_fall2_r_reg[7]_232 ),
        .O(\gen_pat_match_div4.gen_pat_match[7].early1_match_fall2_r[7]_i_1_n_0 ));
  FDRE \gen_pat_match_div4.gen_pat_match[7].early1_match_fall2_r_reg[7] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.gen_pat_match[7].early1_match_fall2_r[7]_i_1_n_0 ),
        .Q(\gen_pat_match_div4.gen_pat_match[7].early1_match_fall2_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div4.gen_pat_match[7].early1_match_rise1_r[7]_i_1 
       (.I0(\gen_sr_div4.gen_sr[7].sr_rise1_r_reg[7]_202 ),
        .O(\gen_pat_match_div4.gen_pat_match[7].early1_match_rise1_r[7]_i_1_n_0 ));
  FDRE \gen_pat_match_div4.gen_pat_match[7].early1_match_rise1_r_reg[7] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.gen_pat_match[7].early1_match_rise1_r[7]_i_1_n_0 ),
        .Q(\gen_pat_match_div4.gen_pat_match[7].early1_match_rise1_r_reg__0 ),
        .R(1'b0));
  FDRE \gen_pat_match_div4.gen_pat_match[7].early1_match_rise2_r_reg[7] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr[7].sr_rise2_r_reg[7]_224 ),
        .Q(\gen_pat_match_div4.gen_pat_match[7].early1_match_rise2_r_reg ),
        .R(1'b0));
  FDRE \gen_pat_match_div4.gen_pat_match[7].early2_match_fall0_r_reg[7] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr[7].sr_fall0_r_reg[7]_218 ),
        .Q(\gen_pat_match_div4.gen_pat_match[7].early2_match_fall0_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div4.gen_pat_match[7].early2_match_rise0_r[7]_i_1 
       (.I0(\gen_sr_div4.gen_sr[7].sr_rise0_r_reg[7]_246 ),
        .O(\gen_pat_match_div4.gen_pat_match[7].early2_match_rise0_r[7]_i_1_n_0 ));
  FDRE \gen_pat_match_div4.gen_pat_match[7].early2_match_rise0_r_reg[7] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.gen_pat_match[7].early2_match_rise0_r[7]_i_1_n_0 ),
        .Q(\gen_pat_match_div4.gen_pat_match[7].early2_match_rise0_r_reg__0 ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div4.gen_pat_match[7].pat_match_fall0_r[7]_i_1 
       (.I0(\gen_sr_div4.gen_sr[7].sr_fall0_r_reg[7]_218 ),
        .O(\gen_pat_match_div4.gen_pat_match[7].pat_match_fall0_r[7]_i_1_n_0 ));
  FDRE \gen_pat_match_div4.gen_pat_match[7].pat_match_fall0_r_reg[7] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.gen_pat_match[7].pat_match_fall0_r[7]_i_1_n_0 ),
        .Q(\gen_pat_match_div4.gen_pat_match[7].pat_match_fall0_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div4.gen_pat_match[7].pat_match_fall1_r[7]_i_1 
       (.I0(\gen_sr_div4.gen_sr[7].sr_fall1_r_reg[7]_254 ),
        .O(\gen_pat_match_div4.gen_pat_match[7].pat_match_fall1_r[7]_i_1_n_0 ));
  FDRE \gen_pat_match_div4.gen_pat_match[7].pat_match_fall1_r_reg[7] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.gen_pat_match[7].pat_match_fall1_r[7]_i_1_n_0 ),
        .Q(\gen_pat_match_div4.gen_pat_match[7].pat_match_fall1_r_reg ),
        .R(1'b0));
  FDRE \gen_pat_match_div4.gen_pat_match[7].pat_match_fall2_r_reg[7] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr[7].sr_fall2_r_reg[7]_232 ),
        .Q(\gen_pat_match_div4.gen_pat_match[7].pat_match_fall2_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div4.gen_pat_match[7].pat_match_fall3_r[7]_i_1 
       (.I0(\gen_sr_div4.gen_sr[7].sr_fall3_r_reg[7]_210 ),
        .O(\gen_pat_match_div4.gen_pat_match[7].pat_match_fall3_r[7]_i_1_n_0 ));
  FDRE \gen_pat_match_div4.gen_pat_match[7].pat_match_fall3_r_reg[7] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.gen_pat_match[7].pat_match_fall3_r[7]_i_1_n_0 ),
        .Q(\gen_pat_match_div4.gen_pat_match[7].pat_match_fall3_r_reg ),
        .R(1'b0));
  FDRE \gen_pat_match_div4.gen_pat_match[7].pat_match_rise0_r_reg[7] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr[7].sr_rise0_r_reg[7]_246 ),
        .Q(\gen_pat_match_div4.gen_pat_match[7].pat_match_rise0_r_reg ),
        .R(1'b0));
  FDRE \gen_pat_match_div4.gen_pat_match[7].pat_match_rise1_r_reg[7] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr[7].sr_rise1_r_reg[7]_202 ),
        .Q(\gen_pat_match_div4.gen_pat_match[7].pat_match_rise1_r_reg ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_pat_match_div4.gen_pat_match[7].pat_match_rise2_r[7]_i_1 
       (.I0(\gen_sr_div4.gen_sr[7].sr_rise2_r_reg[7]_224 ),
        .O(\gen_pat_match_div4.gen_pat_match[7].pat_match_rise2_r[7]_i_1_n_0 ));
  FDRE \gen_pat_match_div4.gen_pat_match[7].pat_match_rise2_r_reg[7] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.gen_pat_match[7].pat_match_rise2_r[7]_i_1_n_0 ),
        .Q(\gen_pat_match_div4.gen_pat_match[7].pat_match_rise2_r_reg__0 ),
        .R(1'b0));
  FDRE \gen_pat_match_div4.gen_pat_match[7].pat_match_rise3_r_reg[7] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_sr_div4.gen_sr[7].sr_rise3_r_reg[7][0]_srl2_n_0 ),
        .Q(\gen_pat_match_div4.gen_pat_match[7].pat_match_rise3_r_reg ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00008000)) 
    \gen_pat_match_div4.pat_data_match_r_i_1 
       (.I0(pat_match_rise0_and_r),
        .I1(pat_match_rise3_and_r),
        .I2(pat_match_fall2_and_r),
        .I3(pat_match_fall3_and_r),
        .I4(\gen_pat_match_div4.pat_data_match_r_i_2_n_0 ),
        .O(pat_data_match_r0__0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gen_pat_match_div4.pat_data_match_r_i_2 
       (.I0(pat_match_fall0_and_r),
        .I1(pat_match_rise2_and_r),
        .I2(pat_match_rise1_and_r),
        .I3(pat_match_fall1_and_r),
        .O(\gen_pat_match_div4.pat_data_match_r_i_2_n_0 ));
  FDRE \gen_pat_match_div4.pat_data_match_r_reg 
       (.C(sys_rst),
        .CE(1'b1),
        .D(pat_data_match_r0__0),
        .Q(\gen_pat_match_div4.pat_data_match_r_reg_n_0 ),
        .R(1'b0));
  FDRE \gen_pat_match_div4.pat_data_match_valid_r_reg 
       (.C(sys_rst),
        .CE(1'b1),
        .D(rd_active_r3_reg_srl2_n_0),
        .Q(\gen_pat_match_div4.pat_data_match_valid_r_reg_n_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    \gen_pat_match_div4.pat_match_fall0_and_r_i_1 
       (.I0(\gen_pat_match_div4.gen_pat_match[0].pat_match_fall0_r_reg ),
        .I1(\gen_pat_match_div4.gen_pat_match[6].pat_match_fall0_r_reg ),
        .I2(\gen_pat_match_div4.gen_pat_match[2].pat_match_fall0_r_reg ),
        .I3(\gen_pat_match_div4.gen_pat_match[4].pat_match_fall0_r_reg ),
        .I4(\gen_pat_match_div4.early1_match_fall0_and_r_i_2_n_0 ),
        .O(\gen_pat_match_div4.pat_match_fall0_and_r_i_1_n_0 ));
  FDRE \gen_pat_match_div4.pat_match_fall0_and_r_reg 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.pat_match_fall0_and_r_i_1_n_0 ),
        .Q(pat_match_fall0_and_r),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h80000000)) 
    \gen_pat_match_div4.pat_match_fall1_and_r_i_1 
       (.I0(\gen_pat_match_div4.early2_match_fall1_and_r_i_2_n_0 ),
        .I1(\gen_pat_match_div4.gen_pat_match[0].pat_match_fall1_r_reg ),
        .I2(\gen_pat_match_div4.gen_pat_match[5].pat_match_fall1_r_reg__0 ),
        .I3(\gen_pat_match_div4.gen_pat_match[1].pat_match_fall1_r_reg__0 ),
        .I4(\gen_pat_match_div4.gen_pat_match[4].pat_match_fall1_r_reg ),
        .O(\gen_pat_match_div4.pat_match_fall1_and_r_i_1_n_0 ));
  FDRE \gen_pat_match_div4.pat_match_fall1_and_r_reg 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.pat_match_fall1_and_r_i_1_n_0 ),
        .Q(pat_match_fall1_and_r),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h80000000)) 
    \gen_pat_match_div4.pat_match_fall2_and_r_i_1 
       (.I0(\gen_pat_match_div4.early1_match_fall2_and_r_i_2_n_0 ),
        .I1(\gen_pat_match_div4.gen_pat_match[3].pat_match_fall2_r_reg ),
        .I2(\gen_pat_match_div4.gen_pat_match[7].pat_match_fall2_r_reg ),
        .I3(\gen_pat_match_div4.gen_pat_match[2].pat_match_fall2_r_reg ),
        .I4(\gen_pat_match_div4.gen_pat_match[6].pat_match_fall2_r_reg ),
        .O(\gen_pat_match_div4.pat_match_fall2_and_r_i_1_n_0 ));
  FDRE \gen_pat_match_div4.pat_match_fall2_and_r_reg 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.pat_match_fall2_and_r_i_1_n_0 ),
        .Q(pat_match_fall2_and_r),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h80000000)) 
    \gen_pat_match_div4.pat_match_fall3_and_r_i_1 
       (.I0(\gen_pat_match_div4.early2_match_fall3_and_r_i_2_n_0 ),
        .I1(\gen_pat_match_div4.gen_pat_match[1].pat_match_fall3_r_reg ),
        .I2(\gen_pat_match_div4.gen_pat_match[5].pat_match_fall3_r_reg ),
        .I3(\gen_pat_match_div4.gen_pat_match[3].pat_match_fall3_r_reg ),
        .I4(\gen_pat_match_div4.gen_pat_match[7].pat_match_fall3_r_reg ),
        .O(\gen_pat_match_div4.pat_match_fall3_and_r_i_1_n_0 ));
  FDRE \gen_pat_match_div4.pat_match_fall3_and_r_reg 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.pat_match_fall3_and_r_i_1_n_0 ),
        .Q(pat_match_fall3_and_r),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    \gen_pat_match_div4.pat_match_rise0_and_r_i_1 
       (.I0(\gen_pat_match_div4.gen_pat_match[0].pat_match_rise0_r_reg ),
        .I1(\gen_pat_match_div4.gen_pat_match[6].pat_match_rise0_r_reg ),
        .I2(\gen_pat_match_div4.gen_pat_match[2].pat_match_rise0_r_reg ),
        .I3(\gen_pat_match_div4.gen_pat_match[4].pat_match_rise0_r_reg ),
        .I4(\gen_pat_match_div4.early1_match_rise0_and_r_i_2_n_0 ),
        .O(\gen_pat_match_div4.pat_match_rise0_and_r_i_1_n_0 ));
  FDRE \gen_pat_match_div4.pat_match_rise0_and_r_reg 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.pat_match_rise0_and_r_i_1_n_0 ),
        .Q(pat_match_rise0_and_r),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h80000000)) 
    \gen_pat_match_div4.pat_match_rise1_and_r_i_1 
       (.I0(\gen_pat_match_div4.early2_match_rise1_and_r_i_2_n_0 ),
        .I1(\gen_pat_match_div4.gen_pat_match[0].pat_match_rise1_r_reg__0 ),
        .I2(\gen_pat_match_div4.gen_pat_match[5].pat_match_rise1_r_reg ),
        .I3(\gen_pat_match_div4.gen_pat_match[1].pat_match_rise1_r_reg ),
        .I4(\gen_pat_match_div4.gen_pat_match[4].pat_match_rise1_r_reg__0 ),
        .O(\gen_pat_match_div4.pat_match_rise1_and_r_i_1_n_0 ));
  FDRE \gen_pat_match_div4.pat_match_rise1_and_r_reg 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.pat_match_rise1_and_r_i_1_n_0 ),
        .Q(pat_match_rise1_and_r),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h80000000)) 
    \gen_pat_match_div4.pat_match_rise2_and_r_i_1 
       (.I0(\gen_pat_match_div4.early1_match_rise2_and_r_i_2_n_0 ),
        .I1(\gen_pat_match_div4.gen_pat_match[2].pat_match_rise2_r_reg ),
        .I2(\gen_pat_match_div4.gen_pat_match[6].pat_match_rise2_r_reg ),
        .I3(\gen_pat_match_div4.gen_pat_match[3].pat_match_rise2_r_reg__0 ),
        .I4(\gen_pat_match_div4.gen_pat_match[7].pat_match_rise2_r_reg__0 ),
        .O(\gen_pat_match_div4.pat_match_rise2_and_r_i_1_n_0 ));
  FDRE \gen_pat_match_div4.pat_match_rise2_and_r_reg 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.pat_match_rise2_and_r_i_1_n_0 ),
        .Q(pat_match_rise2_and_r),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h80000000)) 
    \gen_pat_match_div4.pat_match_rise3_and_r_i_1 
       (.I0(\gen_pat_match_div4.early1_match_rise3_and_r_i_2_n_0 ),
        .I1(\gen_pat_match_div4.gen_pat_match[1].pat_match_rise3_r_reg__0 ),
        .I2(\gen_pat_match_div4.gen_pat_match[5].pat_match_rise3_r_reg__0 ),
        .I3(\gen_pat_match_div4.gen_pat_match[0].pat_match_rise3_r_reg ),
        .I4(\gen_pat_match_div4.gen_pat_match[4].pat_match_rise3_r_reg ),
        .O(\gen_pat_match_div4.pat_match_rise3_and_r_i_1_n_0 ));
  FDRE \gen_pat_match_div4.pat_match_rise3_and_r_reg 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_pat_match_div4.pat_match_rise3_and_r_i_1_n_0 ),
        .Q(pat_match_rise3_and_r),
        .R(1'b0));
  FDRE \gen_sr_div4.gen_sr[0].sr_fall0_r_reg[0][0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall0_r_reg_n_0_[0] ),
        .Q(\gen_sr_div4.gen_sr[0].sr_fall0_r_reg[0]_211 ),
        .R(1'b0));
  FDRE \gen_sr_div4.gen_sr[0].sr_fall1_r_reg[0][0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall1_r_reg_n_0_[0] ),
        .Q(\gen_sr_div4.gen_sr[0].sr_fall1_r_reg[0]_247 ),
        .R(1'b0));
  FDRE \gen_sr_div4.gen_sr[0].sr_fall2_r_reg[0][0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall2_r_reg_n_0_[0] ),
        .Q(\gen_sr_div4.gen_sr[0].sr_fall2_r_reg[0]_225 ),
        .R(1'b0));
  FDRE \gen_sr_div4.gen_sr[0].sr_fall3_r_reg[0][0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_mux_rd_div4.gen_mux_rd[0].mux_rd_fall3_r_reg_n_0_[0] ),
        .Q(\gen_sr_div4.gen_sr[0].sr_fall3_r_reg[0]_203 ),
        .R(1'b0));
  FDRE \gen_sr_div4.gen_sr[0].sr_rise0_r_reg[0][0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_mux_rd_div4.gen_mux_rd[0].mux_rd_rise0_r_reg_n_0_[0] ),
        .Q(\gen_sr_div4.gen_sr[0].sr_rise0_r_reg[0]_239 ),
        .R(1'b0));
  FDRE \gen_sr_div4.gen_sr[0].sr_rise1_r_reg[0][0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_mux_rd_div4.gen_mux_rd[0].mux_rd_rise1_r_reg_n_0_[0] ),
        .Q(\gen_sr_div4.gen_sr[0].sr_rise1_r_reg[0]_195 ),
        .R(1'b0));
  (* srl_bus_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[0].sr_rise2_r_reg[0] " *) 
  (* srl_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[0].sr_rise2_r_reg[0][0]_srl2 " *) 
  SRL16E \gen_sr_div4.gen_sr[0].sr_rise2_r_reg[0][0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(sys_rst),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[12] ),
        .Q(\gen_sr_div4.gen_sr[0].sr_rise2_r_reg[0][0]_srl2_n_0 ));
  FDRE \gen_sr_div4.gen_sr[0].sr_rise3_r_reg[0][0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_mux_rd_div4.gen_mux_rd[0].mux_rd_rise3_r_reg_n_0_[0] ),
        .Q(\gen_sr_div4.gen_sr[0].sr_rise3_r_reg[0]_233 ),
        .R(1'b0));
  FDRE \gen_sr_div4.gen_sr[1].sr_fall0_r_reg[1][0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall0_r_reg_n_0_[1] ),
        .Q(\gen_sr_div4.gen_sr[1].sr_fall0_r_reg[1]_212 ),
        .R(1'b0));
  FDRE \gen_sr_div4.gen_sr[1].sr_fall1_r_reg[1][0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall1_r_reg_n_0_[1] ),
        .Q(\gen_sr_div4.gen_sr[1].sr_fall1_r_reg[1]_248 ),
        .R(1'b0));
  FDRE \gen_sr_div4.gen_sr[1].sr_fall2_r_reg[1][0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall2_r_reg_n_0_[1] ),
        .Q(\gen_sr_div4.gen_sr[1].sr_fall2_r_reg[1]_226 ),
        .R(1'b0));
  FDRE \gen_sr_div4.gen_sr[1].sr_fall3_r_reg[1][0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_mux_rd_div4.gen_mux_rd[1].mux_rd_fall3_r_reg_n_0_[1] ),
        .Q(\gen_sr_div4.gen_sr[1].sr_fall3_r_reg[1]_204 ),
        .R(1'b0));
  FDRE \gen_sr_div4.gen_sr[1].sr_rise0_r_reg[1][0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise0_r_reg_n_0_[1] ),
        .Q(\gen_sr_div4.gen_sr[1].sr_rise0_r_reg[1]_240 ),
        .R(1'b0));
  FDRE \gen_sr_div4.gen_sr[1].sr_rise1_r_reg[1][0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise1_r_reg_n_0_[1] ),
        .Q(\gen_sr_div4.gen_sr[1].sr_rise1_r_reg[1]_196 ),
        .R(1'b0));
  FDRE \gen_sr_div4.gen_sr[1].sr_rise2_r_reg[1][0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise2_r_reg_n_0_[1] ),
        .Q(\gen_sr_div4.gen_sr[1].sr_rise2_r_reg[1]_219 ),
        .R(1'b0));
  FDRE \gen_sr_div4.gen_sr[1].sr_rise3_r_reg[1][0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_mux_rd_div4.gen_mux_rd[1].mux_rd_rise3_r_reg_n_0_[1] ),
        .Q(\gen_sr_div4.gen_sr[1].sr_rise3_r_reg[1]_234 ),
        .R(1'b0));
  FDRE \gen_sr_div4.gen_sr[2].sr_fall0_r_reg[2][0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall0_r_reg_n_0_[2] ),
        .Q(\gen_sr_div4.gen_sr[2].sr_fall0_r_reg[2]_213 ),
        .R(1'b0));
  FDRE \gen_sr_div4.gen_sr[2].sr_fall1_r_reg[2][0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall1_r_reg_n_0_[2] ),
        .Q(\gen_sr_div4.gen_sr[2].sr_fall1_r_reg[2]_249 ),
        .R(1'b0));
  FDRE \gen_sr_div4.gen_sr[2].sr_fall2_r_reg[2][0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall2_r_reg_n_0_[2] ),
        .Q(\gen_sr_div4.gen_sr[2].sr_fall2_r_reg[2]_227 ),
        .R(1'b0));
  FDRE \gen_sr_div4.gen_sr[2].sr_fall3_r_reg[2][0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_mux_rd_div4.gen_mux_rd[2].mux_rd_fall3_r_reg_n_0_[2] ),
        .Q(\gen_sr_div4.gen_sr[2].sr_fall3_r_reg[2]_205 ),
        .R(1'b0));
  FDRE \gen_sr_div4.gen_sr[2].sr_rise0_r_reg[2][0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise0_r_reg_n_0_[2] ),
        .Q(\gen_sr_div4.gen_sr[2].sr_rise0_r_reg[2]_241 ),
        .R(1'b0));
  FDRE \gen_sr_div4.gen_sr[2].sr_rise1_r_reg[2][0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise1_r_reg_n_0_[2] ),
        .Q(\gen_sr_div4.gen_sr[2].sr_rise1_r_reg[2]_197 ),
        .R(1'b0));
  FDRE \gen_sr_div4.gen_sr[2].sr_rise2_r_reg[2][0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise2_r_reg_n_0_[2] ),
        .Q(\gen_sr_div4.gen_sr[2].sr_rise2_r_reg[2]_220 ),
        .R(1'b0));
  FDRE \gen_sr_div4.gen_sr[2].sr_rise3_r_reg[2][0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_mux_rd_div4.gen_mux_rd[2].mux_rd_rise3_r_reg_n_0_[2] ),
        .Q(\gen_sr_div4.gen_sr[2].sr_rise3_r_reg[2]_235 ),
        .R(1'b0));
  FDRE \gen_sr_div4.gen_sr[3].sr_fall0_r_reg[3][0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall0_r_reg_n_0_[3] ),
        .Q(\gen_sr_div4.gen_sr[3].sr_fall0_r_reg[3]_214 ),
        .R(1'b0));
  FDRE \gen_sr_div4.gen_sr[3].sr_fall1_r_reg[3][0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall1_r_reg_n_0_[3] ),
        .Q(\gen_sr_div4.gen_sr[3].sr_fall1_r_reg[3]_250 ),
        .R(1'b0));
  FDRE \gen_sr_div4.gen_sr[3].sr_fall2_r_reg[3][0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall2_r_reg_n_0_[3] ),
        .Q(\gen_sr_div4.gen_sr[3].sr_fall2_r_reg[3]_228 ),
        .R(1'b0));
  FDRE \gen_sr_div4.gen_sr[3].sr_fall3_r_reg[3][0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_mux_rd_div4.gen_mux_rd[3].mux_rd_fall3_r_reg_n_0_[3] ),
        .Q(\gen_sr_div4.gen_sr[3].sr_fall3_r_reg[3]_206 ),
        .R(1'b0));
  FDRE \gen_sr_div4.gen_sr[3].sr_rise0_r_reg[3][0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_mux_rd_div4.gen_mux_rd[3].mux_rd_rise0_r_reg_n_0_[3] ),
        .Q(\gen_sr_div4.gen_sr[3].sr_rise0_r_reg[3]_242 ),
        .R(1'b0));
  FDRE \gen_sr_div4.gen_sr[3].sr_rise1_r_reg[3][0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_mux_rd_div4.gen_mux_rd[3].mux_rd_rise1_r_reg_n_0_[3] ),
        .Q(\gen_sr_div4.gen_sr[3].sr_rise1_r_reg[3]_198 ),
        .R(1'b0));
  FDRE \gen_sr_div4.gen_sr[3].sr_rise2_r_reg[3][0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_mux_rd_div4.gen_mux_rd[3].mux_rd_rise2_r_reg_n_0_[3] ),
        .Q(\gen_sr_div4.gen_sr[3].sr_rise2_r_reg[3]_221 ),
        .R(1'b0));
  (* srl_bus_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[3].sr_rise3_r_reg[3] " *) 
  (* srl_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[3].sr_rise3_r_reg[3][0]_srl2 " *) 
  SRL16E \gen_sr_div4.gen_sr[3].sr_rise3_r_reg[3][0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(sys_rst),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[62] ),
        .Q(\gen_sr_div4.gen_sr[3].sr_rise3_r_reg[3][0]_srl2_n_0 ));
  FDRE \gen_sr_div4.gen_sr[4].sr_fall0_r_reg[4][0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall0_r_reg_n_0_[4] ),
        .Q(\gen_sr_div4.gen_sr[4].sr_fall0_r_reg[4]_215 ),
        .R(1'b0));
  FDRE \gen_sr_div4.gen_sr[4].sr_fall1_r_reg[4][0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall1_r_reg_n_0_[4] ),
        .Q(\gen_sr_div4.gen_sr[4].sr_fall1_r_reg[4]_251 ),
        .R(1'b0));
  FDRE \gen_sr_div4.gen_sr[4].sr_fall2_r_reg[4][0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall2_r_reg_n_0_[4] ),
        .Q(\gen_sr_div4.gen_sr[4].sr_fall2_r_reg[4]_229 ),
        .R(1'b0));
  FDRE \gen_sr_div4.gen_sr[4].sr_fall3_r_reg[4][0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_mux_rd_div4.gen_mux_rd[4].mux_rd_fall3_r_reg_n_0_[4] ),
        .Q(\gen_sr_div4.gen_sr[4].sr_fall3_r_reg[4]_207 ),
        .R(1'b0));
  FDRE \gen_sr_div4.gen_sr[4].sr_rise0_r_reg[4][0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_mux_rd_div4.gen_mux_rd[4].mux_rd_rise0_r_reg_n_0_[4] ),
        .Q(\gen_sr_div4.gen_sr[4].sr_rise0_r_reg[4]_243 ),
        .R(1'b0));
  FDRE \gen_sr_div4.gen_sr[4].sr_rise1_r_reg[4][0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_mux_rd_div4.gen_mux_rd[4].mux_rd_rise1_r_reg_n_0_[4] ),
        .Q(\gen_sr_div4.gen_sr[4].sr_rise1_r_reg[4]_199 ),
        .R(1'b0));
  (* srl_bus_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[4].sr_rise2_r_reg[4] " *) 
  (* srl_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[4].sr_rise2_r_reg[4][0]_srl2 " *) 
  SRL16E \gen_sr_div4.gen_sr[4].sr_rise2_r_reg[4][0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(sys_rst),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[36] ),
        .Q(\gen_sr_div4.gen_sr[4].sr_rise2_r_reg[4][0]_srl2_n_0 ));
  FDRE \gen_sr_div4.gen_sr[4].sr_rise3_r_reg[4][0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_mux_rd_div4.gen_mux_rd[4].mux_rd_rise3_r_reg_n_0_[4] ),
        .Q(\gen_sr_div4.gen_sr[4].sr_rise3_r_reg[4]_236 ),
        .R(1'b0));
  FDRE \gen_sr_div4.gen_sr[5].sr_fall0_r_reg[5][0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall0_r_reg_n_0_[5] ),
        .Q(\gen_sr_div4.gen_sr[5].sr_fall0_r_reg[5]_216 ),
        .R(1'b0));
  FDRE \gen_sr_div4.gen_sr[5].sr_fall1_r_reg[5][0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall1_r_reg_n_0_[5] ),
        .Q(\gen_sr_div4.gen_sr[5].sr_fall1_r_reg[5]_252 ),
        .R(1'b0));
  FDRE \gen_sr_div4.gen_sr[5].sr_fall2_r_reg[5][0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall2_r_reg_n_0_[5] ),
        .Q(\gen_sr_div4.gen_sr[5].sr_fall2_r_reg[5]_230 ),
        .R(1'b0));
  FDRE \gen_sr_div4.gen_sr[5].sr_fall3_r_reg[5][0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall3_r_reg_n_0_[5] ),
        .Q(\gen_sr_div4.gen_sr[5].sr_fall3_r_reg[5]_208 ),
        .R(1'b0));
  FDRE \gen_sr_div4.gen_sr[5].sr_rise0_r_reg[5][0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise0_r_reg_n_0_[5] ),
        .Q(\gen_sr_div4.gen_sr[5].sr_rise0_r_reg[5]_244 ),
        .R(1'b0));
  FDRE \gen_sr_div4.gen_sr[5].sr_rise1_r_reg[5][0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise1_r_reg_n_0_[5] ),
        .Q(\gen_sr_div4.gen_sr[5].sr_rise1_r_reg[5]_200 ),
        .R(1'b0));
  FDRE \gen_sr_div4.gen_sr[5].sr_rise2_r_reg[5][0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise2_r_reg_n_0_[5] ),
        .Q(\gen_sr_div4.gen_sr[5].sr_rise2_r_reg[5]_222 ),
        .R(1'b0));
  FDRE \gen_sr_div4.gen_sr[5].sr_rise3_r_reg[5][0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_rise3_r_reg_n_0_[5] ),
        .Q(\gen_sr_div4.gen_sr[5].sr_rise3_r_reg[5]_237 ),
        .R(1'b0));
  FDRE \gen_sr_div4.gen_sr[6].sr_fall0_r_reg[6][0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall0_r_reg_n_0_[6] ),
        .Q(\gen_sr_div4.gen_sr[6].sr_fall0_r_reg[6]_217 ),
        .R(1'b0));
  FDRE \gen_sr_div4.gen_sr[6].sr_fall1_r_reg[6][0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall1_r_reg_n_0_[6] ),
        .Q(\gen_sr_div4.gen_sr[6].sr_fall1_r_reg[6]_253 ),
        .R(1'b0));
  FDRE \gen_sr_div4.gen_sr[6].sr_fall2_r_reg[6][0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall2_r_reg_n_0_[6] ),
        .Q(\gen_sr_div4.gen_sr[6].sr_fall2_r_reg[6]_231 ),
        .R(1'b0));
  FDRE \gen_sr_div4.gen_sr[6].sr_fall3_r_reg[6][0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall3_r_reg_n_0_[6] ),
        .Q(\gen_sr_div4.gen_sr[6].sr_fall3_r_reg[6]_209 ),
        .R(1'b0));
  FDRE \gen_sr_div4.gen_sr[6].sr_rise0_r_reg[6][0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise0_r_reg_n_0_[6] ),
        .Q(\gen_sr_div4.gen_sr[6].sr_rise0_r_reg[6]_245 ),
        .R(1'b0));
  FDRE \gen_sr_div4.gen_sr[6].sr_rise1_r_reg[6][0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise1_r_reg_n_0_[6] ),
        .Q(\gen_sr_div4.gen_sr[6].sr_rise1_r_reg[6]_201 ),
        .R(1'b0));
  FDRE \gen_sr_div4.gen_sr[6].sr_rise2_r_reg[6][0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise2_r_reg_n_0_[6] ),
        .Q(\gen_sr_div4.gen_sr[6].sr_rise2_r_reg[6]_223 ),
        .R(1'b0));
  FDRE \gen_sr_div4.gen_sr[6].sr_rise3_r_reg[6][0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_mux_rd_div4.gen_mux_rd[6].mux_rd_rise3_r_reg_n_0_[6] ),
        .Q(\gen_sr_div4.gen_sr[6].sr_rise3_r_reg[6]_238 ),
        .R(1'b0));
  FDRE \gen_sr_div4.gen_sr[7].sr_fall0_r_reg[7][0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall0_r_reg_n_0_[7] ),
        .Q(\gen_sr_div4.gen_sr[7].sr_fall0_r_reg[7]_218 ),
        .R(1'b0));
  FDRE \gen_sr_div4.gen_sr[7].sr_fall1_r_reg[7][0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall1_r_reg_n_0_[7] ),
        .Q(\gen_sr_div4.gen_sr[7].sr_fall1_r_reg[7]_254 ),
        .R(1'b0));
  FDRE \gen_sr_div4.gen_sr[7].sr_fall2_r_reg[7][0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall2_r_reg_n_0_[7] ),
        .Q(\gen_sr_div4.gen_sr[7].sr_fall2_r_reg[7]_232 ),
        .R(1'b0));
  FDRE \gen_sr_div4.gen_sr[7].sr_fall3_r_reg[7][0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_mux_rd_div4.gen_mux_rd[7].mux_rd_fall3_r_reg_n_0_[7] ),
        .Q(\gen_sr_div4.gen_sr[7].sr_fall3_r_reg[7]_210 ),
        .R(1'b0));
  FDRE \gen_sr_div4.gen_sr[7].sr_rise0_r_reg[7][0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_mux_rd_div4.gen_mux_rd[7].mux_rd_rise0_r_reg_n_0_[7] ),
        .Q(\gen_sr_div4.gen_sr[7].sr_rise0_r_reg[7]_246 ),
        .R(1'b0));
  FDRE \gen_sr_div4.gen_sr[7].sr_rise1_r_reg[7][0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_mux_rd_div4.gen_mux_rd[7].mux_rd_rise1_r_reg_n_0_[7] ),
        .Q(\gen_sr_div4.gen_sr[7].sr_rise1_r_reg[7]_202 ),
        .R(1'b0));
  FDRE \gen_sr_div4.gen_sr[7].sr_rise2_r_reg[7][0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\gen_mux_rd_div4.gen_mux_rd[7].mux_rd_rise2_r_reg_n_0_[7] ),
        .Q(\gen_sr_div4.gen_sr[7].sr_rise2_r_reg[7]_224 ),
        .R(1'b0));
  (* srl_bus_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[7].sr_rise3_r_reg[7] " *) 
  (* srl_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_sr_div4.gen_sr[7].sr_rise3_r_reg[7][0]_srl2 " *) 
  SRL16E \gen_sr_div4.gen_sr[7].sr_rise3_r_reg[7][0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(sys_rst),
        .D(\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[22] ),
        .Q(\gen_sr_div4.gen_sr[7].sr_rise3_r_reg[7][0]_srl2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFCFF00000080)) 
    idelay_ld_done_i_1
       (.I0(idelay_ld_done_i_2_n_0),
        .I1(\cal2_state_r_reg_n_0_[0] ),
        .I2(\cal2_state_r_reg_n_0_[2] ),
        .I3(\cal2_state_r_reg_n_0_[1] ),
        .I4(\cal2_state_r_reg_n_0_[3] ),
        .I5(idelay_ld_done_reg_n_0),
        .O(idelay_ld_done_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    idelay_ld_done_i_2
       (.I0(tap_inc_wait_cnt_reg__0[2]),
        .I1(tap_inc_wait_cnt_reg__0[0]),
        .I2(tap_inc_wait_cnt_reg__0[1]),
        .I3(tap_inc_wait_cnt_reg__0[3]),
        .O(idelay_ld_done_i_2_n_0));
  FDRE idelay_ld_done_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(idelay_ld_done_i_1_n_0),
        .Q(idelay_ld_done_reg_n_0),
        .R(rstdiv0_sync_r1_reg_rep__2));
  LUT4 #(
    .INIT(16'h2F20)) 
    idelay_ld_i_1
       (.I0(\gen_pat_match_div4.pat_data_match_valid_r_reg_n_0 ),
        .I1(\cal2_state_r_reg_n_0_[2] ),
        .I2(idelay_ld_i_2_n_0),
        .I3(idelay_ld),
        .O(idelay_ld_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000540400000000)) 
    idelay_ld_i_2
       (.I0(\cal2_state_r_reg_n_0_[3] ),
        .I1(\cal2_state_r[2]_i_2_n_0 ),
        .I2(\cal2_state_r_reg_n_0_[2] ),
        .I3(idelay_ld_done_i_2_n_0),
        .I4(\cal2_state_r_reg_n_0_[1] ),
        .I5(\cal2_state_r_reg_n_0_[0] ),
        .O(idelay_ld_i_2_n_0));
  FDRE idelay_ld_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(idelay_ld_i_1_n_0),
        .Q(idelay_ld),
        .R(SR));
  LUT3 #(
    .INIT(8'hFD)) 
    \idelay_tap_cnt_r[0][0][3]_i_5 
       (.I0(idelay_ld),
        .I1(po_stg2_wrcal_cnt),
        .I2(idelay_ce_int),
        .O(\idelay_tap_cnt_r_reg[0][0][0] ));
  LUT6 #(
    .INIT(64'hEEEEAAFAEEEEAAAA)) 
    \idelay_tap_cnt_r[0][1][3]_i_2 
       (.I0(rstdiv0_sync_r1_reg_rep__12),
        .I1(\rnk_cnt_r_reg[1] ),
        .I2(idelay_ld),
        .I3(po_stg2_wrcal_cnt),
        .I4(idelay_ce_int),
        .I5(\gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall3_r_reg[6]_0 ),
        .O(\idelay_tap_cnt_r_reg[0][1][1] ));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT5 #(
    .INIT(32'hFFFF4440)) 
    \input_[0].iserdes_dq_.idelay_dq.idelaye2_i_2 
       (.I0(calib_zero_inputs),
        .I1(idelay_ld),
        .I2(\calib_sel_reg[1] ),
        .I3(\gen_byte_sel_div2.calib_in_common_reg ),
        .I4(idelay_ld_rst),
        .O(LD0_0));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT5 #(
    .INIT(32'hFFFF4404)) 
    \input_[1].iserdes_dq_.idelay_dq.idelaye2_i_2 
       (.I0(calib_zero_inputs),
        .I1(idelay_ld),
        .I2(\calib_sel_reg[1] ),
        .I3(\gen_byte_sel_div2.calib_in_common_reg ),
        .I4(idelay_ld_rst),
        .O(LD0));
  LUT1 #(
    .INIT(2'h1)) 
    \not_empty_wait_cnt[0]_i_1 
       (.I0(\not_empty_wait_cnt_reg_n_0_[0] ),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \not_empty_wait_cnt[1]_i_1 
       (.I0(\not_empty_wait_cnt_reg_n_0_[1] ),
        .I1(\not_empty_wait_cnt_reg_n_0_[0] ),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \not_empty_wait_cnt[2]_i_1 
       (.I0(\not_empty_wait_cnt_reg_n_0_[2] ),
        .I1(\not_empty_wait_cnt_reg_n_0_[1] ),
        .I2(\not_empty_wait_cnt_reg_n_0_[0] ),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \not_empty_wait_cnt[3]_i_1 
       (.I0(\not_empty_wait_cnt_reg_n_0_[3] ),
        .I1(\not_empty_wait_cnt_reg_n_0_[1] ),
        .I2(\not_empty_wait_cnt_reg_n_0_[0] ),
        .I3(\not_empty_wait_cnt_reg_n_0_[2] ),
        .O(p_0_in[3]));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFFFFFF)) 
    \not_empty_wait_cnt[4]_i_1 
       (.I0(rstdiv0_sync_r1_reg_rep__11),
        .I1(\cal2_state_r_reg_n_0_[3] ),
        .I2(\cal2_state_r_reg_n_0_[1] ),
        .I3(\cal2_state_r_reg_n_0_[2] ),
        .I4(\cal2_state_r_reg_n_0_[0] ),
        .I5(wrcal_rd_wait),
        .O(\not_empty_wait_cnt[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \not_empty_wait_cnt[4]_i_2 
       (.I0(\not_empty_wait_cnt_reg_n_0_[4] ),
        .I1(\not_empty_wait_cnt_reg_n_0_[2] ),
        .I2(\not_empty_wait_cnt_reg_n_0_[0] ),
        .I3(\not_empty_wait_cnt_reg_n_0_[1] ),
        .I4(\not_empty_wait_cnt_reg_n_0_[3] ),
        .O(p_0_in[4]));
  FDRE \not_empty_wait_cnt_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(\not_empty_wait_cnt_reg_n_0_[0] ),
        .R(\not_empty_wait_cnt[4]_i_1_n_0 ));
  FDRE \not_empty_wait_cnt_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(\not_empty_wait_cnt_reg_n_0_[1] ),
        .R(\not_empty_wait_cnt[4]_i_1_n_0 ));
  FDRE \not_empty_wait_cnt_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(\not_empty_wait_cnt_reg_n_0_[2] ),
        .R(\not_empty_wait_cnt[4]_i_1_n_0 ));
  FDRE \not_empty_wait_cnt_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_0_in[3]),
        .Q(\not_empty_wait_cnt_reg_n_0_[3] ),
        .R(\not_empty_wait_cnt[4]_i_1_n_0 ));
  FDRE \not_empty_wait_cnt_reg[4] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_0_in[4]),
        .Q(\not_empty_wait_cnt_reg_n_0_[4] ),
        .R(\not_empty_wait_cnt[4]_i_1_n_0 ));
  FDRE \po_stg2_wrcal_cnt_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\wrcal_dqs_cnt_r_reg_n_0_[0] ),
        .Q(\gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall3_r_reg[6]_0 ),
        .R(1'b0));
  FDRE \po_stg2_wrcal_cnt_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(wrcal_dqs_cnt_r),
        .Q(po_stg2_wrcal_cnt),
        .R(1'b0));
  FDRE rd_active_r1_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(rd_active_r),
        .Q(rd_active_r1),
        .R(1'b0));
  (* srl_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/rd_active_r3_reg_srl2 " *) 
  SRL16E rd_active_r3_reg_srl2
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(sys_rst),
        .D(rd_active_r1),
        .Q(rd_active_r3_reg_srl2_n_0));
  FDRE rd_active_r_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(phy_rddata_en),
        .Q(rd_active_r),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \tap_inc_wait_cnt[0]_i_1 
       (.I0(tap_inc_wait_cnt_reg__0[0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \tap_inc_wait_cnt[1]_i_1 
       (.I0(tap_inc_wait_cnt_reg__0[1]),
        .I1(tap_inc_wait_cnt_reg__0[0]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \tap_inc_wait_cnt[2]_i_1 
       (.I0(tap_inc_wait_cnt_reg__0[2]),
        .I1(tap_inc_wait_cnt_reg__0[1]),
        .I2(tap_inc_wait_cnt_reg__0[0]),
        .O(p_0_in__0[2]));
  LUT5 #(
    .INIT(32'hFFFFAFEF)) 
    \tap_inc_wait_cnt[3]_i_1 
       (.I0(\cal2_state_r_reg_n_0_[3] ),
        .I1(\cal2_state_r_reg_n_0_[1] ),
        .I2(\cal2_state_r_reg_n_0_[2] ),
        .I3(\cal2_state_r_reg_n_0_[0] ),
        .I4(rstdiv0_sync_r1_reg_rep__11),
        .O(\tap_inc_wait_cnt[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \tap_inc_wait_cnt[3]_i_2 
       (.I0(tap_inc_wait_cnt_reg__0[3]),
        .I1(tap_inc_wait_cnt_reg__0[1]),
        .I2(tap_inc_wait_cnt_reg__0[0]),
        .I3(tap_inc_wait_cnt_reg__0[2]),
        .O(p_0_in__0[3]));
  FDRE \tap_inc_wait_cnt_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_0_in__0[0]),
        .Q(tap_inc_wait_cnt_reg__0[0]),
        .R(\tap_inc_wait_cnt[3]_i_1_n_0 ));
  FDRE \tap_inc_wait_cnt_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_0_in__0[1]),
        .Q(tap_inc_wait_cnt_reg__0[1]),
        .R(\tap_inc_wait_cnt[3]_i_1_n_0 ));
  FDRE \tap_inc_wait_cnt_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_0_in__0[2]),
        .Q(tap_inc_wait_cnt_reg__0[2]),
        .R(\tap_inc_wait_cnt[3]_i_1_n_0 ));
  FDRE \tap_inc_wait_cnt_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(p_0_in__0[3]),
        .Q(tap_inc_wait_cnt_reg__0[3]),
        .R(\tap_inc_wait_cnt[3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    wrcal_done_i_1
       (.I0(cal2_done_r),
        .I1(wrcal_done_reg_0),
        .O(wrcal_done_i_1_n_0));
  FDRE wrcal_done_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(wrcal_done_i_1_n_0),
        .Q(wrcal_done_reg_0),
        .R(rstdiv0_sync_r1_reg_rep__2));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'h34)) 
    \wrcal_dqs_cnt_r[0]_i_1 
       (.I0(\cal2_state_r_reg_n_0_[2] ),
        .I1(\wrcal_dqs_cnt_r[1]_i_2_n_0 ),
        .I2(\wrcal_dqs_cnt_r_reg_n_0_[0] ),
        .O(\wrcal_dqs_cnt_r[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT4 #(
    .INIT(16'h1F20)) 
    \wrcal_dqs_cnt_r[1]_i_1 
       (.I0(\wrcal_dqs_cnt_r_reg_n_0_[0] ),
        .I1(\cal2_state_r_reg_n_0_[2] ),
        .I2(\wrcal_dqs_cnt_r[1]_i_2_n_0 ),
        .I3(wrcal_dqs_cnt_r),
        .O(\wrcal_dqs_cnt_r[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000010000000)) 
    \wrcal_dqs_cnt_r[1]_i_2 
       (.I0(\cal2_state_r_reg_n_0_[3] ),
        .I1(\cal2_state_r_reg_n_0_[2] ),
        .I2(\cal2_state_r[1]_i_3_n_0 ),
        .I3(prech_done),
        .I4(\cal2_state_r_reg_n_0_[1] ),
        .I5(\cal2_state_r_reg_n_0_[0] ),
        .O(\wrcal_dqs_cnt_r[1]_i_2_n_0 ));
  (* syn_maxfan = "10" *) 
  FDRE \wrcal_dqs_cnt_r_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\wrcal_dqs_cnt_r[0]_i_1_n_0 ),
        .Q(\wrcal_dqs_cnt_r_reg_n_0_[0] ),
        .R(rstdiv0_sync_r1_reg_rep__2));
  (* syn_maxfan = "10" *) 
  FDRE \wrcal_dqs_cnt_r_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\wrcal_dqs_cnt_r[1]_i_1_n_0 ),
        .Q(wrcal_dqs_cnt_r),
        .R(rstdiv0_sync_r1_reg_rep__2));
  FDRE wrcal_prech_req_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(cal2_prech_req_r),
        .Q(wrcal_prech_req),
        .R(rstdiv0_sync_r1_reg_rep__2));
  LUT5 #(
    .INIT(32'h0EFF0E00)) 
    wrlvl_byte_redo_i_1
       (.I0(\gen_pat_match_div4.early2_data_match_r_reg_n_0 ),
        .I1(\gen_pat_match_div4.early1_data_match_r_reg_n_0 ),
        .I2(\cal2_state_r_reg_n_0_[1] ),
        .I3(wrlvl_byte_redo_i_2_n_0),
        .I4(wrlvl_byte_redo),
        .O(wrlvl_byte_redo_i_1_n_0));
  LUT5 #(
    .INIT(32'h00100000)) 
    wrlvl_byte_redo_i_2
       (.I0(\cal2_state_r_reg_n_0_[3] ),
        .I1(\cal2_state_r_reg_n_0_[2] ),
        .I2(wrlvl_byte_redo_i_3_n_0),
        .I3(\cal2_state_r_reg_n_0_[1] ),
        .I4(\cal2_state_r_reg_n_0_[0] ),
        .O(wrlvl_byte_redo_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT4 #(
    .INIT(16'h00A8)) 
    wrlvl_byte_redo_i_3
       (.I0(\gen_pat_match_div4.pat_data_match_valid_r_reg_n_0 ),
        .I1(\gen_pat_match_div4.early1_data_match_r_reg_n_0 ),
        .I2(\gen_pat_match_div4.early2_data_match_r_reg_n_0 ),
        .I3(\gen_pat_match_div4.pat_data_match_r_reg_n_0 ),
        .O(wrlvl_byte_redo_i_3_n_0));
  FDRE wrlvl_byte_redo_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(wrlvl_byte_redo_i_1_n_0),
        .Q(wrlvl_byte_redo),
        .R(rstdiv0_sync_r1_reg_rep__2));
endmodule

module Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_ddr_phy_wrlvl_off_delay
   (po_en_stg2_f_reg_0,
    \calib_zero_ctrl_reg[0] ,
    dqs_po_dec_done,
    pi_fine_dly_dec_done_r,
    cmd_po_en_stg2_f,
    \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ,
    \rd_ptr_timing_reg[0] ,
    \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 ,
    phy_mc_go,
    sys_rst,
    pi_fine_dly_dec_done_reg,
    \gen_byte_sel_div2.calib_in_common_reg ,
    \calib_sel_reg[1] ,
    calib_zero_inputs,
    calib_zero_ctrl,
    rstdiv0_sync_r1_reg_rep__13,
    p_1_in_0,
    rstdiv0_sync_r1_reg_rep__3,
    p_3_in);
  output po_en_stg2_f_reg_0;
  output \calib_zero_ctrl_reg[0] ;
  output dqs_po_dec_done;
  output pi_fine_dly_dec_done_r;
  output cmd_po_en_stg2_f;
  output \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ;
  output \rd_ptr_timing_reg[0] ;
  output \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 ;
  input phy_mc_go;
  input sys_rst;
  input pi_fine_dly_dec_done_reg;
  input \gen_byte_sel_div2.calib_in_common_reg ;
  input \calib_sel_reg[1] ;
  input calib_zero_inputs;
  input calib_zero_ctrl;
  input rstdiv0_sync_r1_reg_rep__13;
  input p_1_in_0;
  input rstdiv0_sync_r1_reg_rep__3;
  input p_3_in;

  wire \calib_sel_reg[1] ;
  wire calib_zero_ctrl;
  wire \calib_zero_ctrl_reg[0] ;
  wire calib_zero_inputs;
  wire cmd_delay_start_r5_reg_srl5_n_0;
  wire cmd_po_en_stg2_f;
  wire delay_cnt_r0;
  wire [0:0]delay_cnt_r0__0;
  wire \delay_cnt_r[1]_i_1_n_0 ;
  wire \delay_cnt_r[2]_i_1_n_0 ;
  wire \delay_cnt_r[3]_i_1_n_0 ;
  wire \delay_cnt_r[4]_i_1_n_0 ;
  wire \delay_cnt_r[5]_i_1_n_0 ;
  wire \delay_cnt_r[5]_i_3_n_0 ;
  wire [5:0]delay_cnt_r_reg__0;
  wire delay_done;
  wire delay_done_i_1_n_0;
  wire delay_done_i_2_n_0;
  wire delay_done_r3_reg_srl3_n_0;
  wire \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ;
  wire \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 ;
  wire dqs_po_dec_done;
  wire \gen_byte_sel_div2.calib_in_common_reg ;
  wire [1:0]lane_cnt_dqs_c_r;
  wire \lane_cnt_dqs_c_r[0]_i_1_n_0 ;
  wire \lane_cnt_dqs_c_r[1]_i_2_n_0 ;
  wire [1:0]lane_cnt_po_r;
  wire \lane_cnt_po_r[0]_i_1_n_0 ;
  wire \lane_cnt_po_r[1]_i_1_n_0 ;
  wire \lane_cnt_po_r[1]_i_2_n_0 ;
  wire p_1_in_0;
  wire p_3_in;
  wire phy_mc_go;
  wire pi_fine_dly_dec_done_r;
  wire pi_fine_dly_dec_done_reg;
  wire po_delay_cnt_r0;
  wire [0:0]po_delay_cnt_r0__0;
  wire \po_delay_cnt_r[1]_i_1_n_0 ;
  wire \po_delay_cnt_r[2]_i_1_n_0 ;
  wire \po_delay_cnt_r[3]_i_1_n_0 ;
  wire \po_delay_cnt_r[4]_i_1_n_0 ;
  wire \po_delay_cnt_r[5]_i_1_n_0 ;
  wire \po_delay_cnt_r[5]_i_3_n_0 ;
  wire [5:0]po_delay_cnt_r_reg__0;
  wire po_delay_done;
  wire po_delay_done_i_1_n_0;
  wire po_delay_done_r3_reg_srl3_n_0;
  wire po_en_stg2_c;
  wire po_en_stg2_c0;
  wire po_en_stg2_c_i_1_n_0;
  wire po_en_stg2_f;
  wire po_en_stg2_f0;
  wire po_en_stg2_f_i_1_n_0;
  wire po_en_stg2_f_reg_0;
  wire [2:2]po_enstg2_c;
  wire \rd_ptr_timing_reg[0] ;
  wire rstdiv0_sync_r1_reg_rep__13;
  wire rstdiv0_sync_r1_reg_rep__3;
  wire sys_rst;

  (* srl_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/cmd_delay_start_r5_reg_srl5 " *) 
  SRL16E cmd_delay_start_r5_reg_srl5
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(sys_rst),
        .D(phy_mc_go),
        .Q(cmd_delay_start_r5_reg_srl5_n_0));
  FDRE cmd_delay_start_r6_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(cmd_delay_start_r5_reg_srl5_n_0),
        .Q(po_en_stg2_f_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \delay_cnt_r[0]_i_1 
       (.I0(delay_cnt_r_reg__0[0]),
        .O(delay_cnt_r0__0));
  LUT2 #(
    .INIT(4'h9)) 
    \delay_cnt_r[1]_i_1 
       (.I0(delay_cnt_r_reg__0[0]),
        .I1(delay_cnt_r_reg__0[1]),
        .O(\delay_cnt_r[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \delay_cnt_r[2]_i_1 
       (.I0(delay_cnt_r_reg__0[1]),
        .I1(delay_cnt_r_reg__0[0]),
        .I2(delay_cnt_r_reg__0[2]),
        .O(\delay_cnt_r[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \delay_cnt_r[3]_i_1 
       (.I0(delay_cnt_r_reg__0[0]),
        .I1(delay_cnt_r_reg__0[1]),
        .I2(delay_cnt_r_reg__0[2]),
        .I3(delay_cnt_r_reg__0[3]),
        .O(\delay_cnt_r[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \delay_cnt_r[4]_i_1 
       (.I0(delay_cnt_r_reg__0[0]),
        .I1(delay_cnt_r_reg__0[2]),
        .I2(delay_cnt_r_reg__0[1]),
        .I3(delay_cnt_r_reg__0[3]),
        .I4(delay_cnt_r_reg__0[4]),
        .O(\delay_cnt_r[4]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hDF)) 
    \delay_cnt_r[5]_i_1 
       (.I0(pi_fine_dly_dec_done_r),
        .I1(rstdiv0_sync_r1_reg_rep__13),
        .I2(po_en_stg2_c0),
        .O(\delay_cnt_r[5]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \delay_cnt_r[5]_i_2 
       (.I0(po_en_stg2_c0),
        .I1(po_en_stg2_c),
        .O(delay_cnt_r0));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \delay_cnt_r[5]_i_3 
       (.I0(delay_cnt_r_reg__0[0]),
        .I1(delay_cnt_r_reg__0[3]),
        .I2(delay_cnt_r_reg__0[1]),
        .I3(delay_cnt_r_reg__0[2]),
        .I4(delay_cnt_r_reg__0[4]),
        .I5(delay_cnt_r_reg__0[5]),
        .O(\delay_cnt_r[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \delay_cnt_r[5]_i_4 
       (.I0(delay_cnt_r_reg__0[5]),
        .I1(delay_cnt_r_reg__0[3]),
        .I2(delay_cnt_r_reg__0[1]),
        .I3(delay_cnt_r_reg__0[2]),
        .I4(delay_cnt_r_reg__0[4]),
        .I5(delay_cnt_r_reg__0[0]),
        .O(po_en_stg2_c0));
  FDRE \delay_cnt_r_reg[0] 
       (.C(sys_rst),
        .CE(delay_cnt_r0),
        .D(delay_cnt_r0__0),
        .Q(delay_cnt_r_reg__0[0]),
        .R(\delay_cnt_r[5]_i_1_n_0 ));
  FDSE \delay_cnt_r_reg[1] 
       (.C(sys_rst),
        .CE(delay_cnt_r0),
        .D(\delay_cnt_r[1]_i_1_n_0 ),
        .Q(delay_cnt_r_reg__0[1]),
        .S(\delay_cnt_r[5]_i_1_n_0 ));
  FDRE \delay_cnt_r_reg[2] 
       (.C(sys_rst),
        .CE(delay_cnt_r0),
        .D(\delay_cnt_r[2]_i_1_n_0 ),
        .Q(delay_cnt_r_reg__0[2]),
        .R(\delay_cnt_r[5]_i_1_n_0 ));
  FDRE \delay_cnt_r_reg[3] 
       (.C(sys_rst),
        .CE(delay_cnt_r0),
        .D(\delay_cnt_r[3]_i_1_n_0 ),
        .Q(delay_cnt_r_reg__0[3]),
        .R(\delay_cnt_r[5]_i_1_n_0 ));
  FDRE \delay_cnt_r_reg[4] 
       (.C(sys_rst),
        .CE(delay_cnt_r0),
        .D(\delay_cnt_r[4]_i_1_n_0 ),
        .Q(delay_cnt_r_reg__0[4]),
        .R(\delay_cnt_r[5]_i_1_n_0 ));
  FDRE \delay_cnt_r_reg[5] 
       (.C(sys_rst),
        .CE(delay_cnt_r0),
        .D(\delay_cnt_r[5]_i_3_n_0 ),
        .Q(delay_cnt_r_reg__0[5]),
        .R(\delay_cnt_r[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAAABA)) 
    delay_done_i_1
       (.I0(delay_done),
        .I1(lane_cnt_dqs_c_r[0]),
        .I2(delay_cnt_r_reg__0[0]),
        .I3(lane_cnt_dqs_c_r[1]),
        .I4(delay_done_i_2_n_0),
        .I5(p_1_in_0),
        .O(delay_done_i_1_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    delay_done_i_2
       (.I0(delay_cnt_r_reg__0[4]),
        .I1(delay_cnt_r_reg__0[2]),
        .I2(delay_cnt_r_reg__0[1]),
        .I3(delay_cnt_r_reg__0[3]),
        .I4(delay_cnt_r_reg__0[5]),
        .O(delay_done_i_2_n_0));
  (* srl_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/delay_done_r3_reg_srl3 " *) 
  SRL16E delay_done_r3_reg_srl3
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(sys_rst),
        .D(delay_done),
        .Q(delay_done_r3_reg_srl3_n_0));
  FDRE delay_done_r4_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(delay_done_r3_reg_srl3_n_0),
        .Q(\calib_zero_ctrl_reg[0] ),
        .R(1'b0));
  FDRE delay_done_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(delay_done_i_1_n_0),
        .Q(delay_done),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT4 #(
    .INIT(16'hBF40)) 
    \lane_cnt_dqs_c_r[0]_i_1 
       (.I0(delay_done_i_2_n_0),
        .I1(delay_cnt_r_reg__0[0]),
        .I2(po_en_stg2_c),
        .I3(lane_cnt_dqs_c_r[0]),
        .O(\lane_cnt_dqs_c_r[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT5 #(
    .INIT(32'hFF7F0080)) 
    \lane_cnt_dqs_c_r[1]_i_2 
       (.I0(lane_cnt_dqs_c_r[0]),
        .I1(po_en_stg2_c),
        .I2(delay_cnt_r_reg__0[0]),
        .I3(delay_done_i_2_n_0),
        .I4(lane_cnt_dqs_c_r[1]),
        .O(\lane_cnt_dqs_c_r[1]_i_2_n_0 ));
  FDRE \lane_cnt_dqs_c_r_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\lane_cnt_dqs_c_r[0]_i_1_n_0 ),
        .Q(lane_cnt_dqs_c_r[0]),
        .R(rstdiv0_sync_r1_reg_rep__3));
  FDRE \lane_cnt_dqs_c_r_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\lane_cnt_dqs_c_r[1]_i_2_n_0 ),
        .Q(lane_cnt_dqs_c_r[1]),
        .R(rstdiv0_sync_r1_reg_rep__3));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT4 #(
    .INIT(16'hBF40)) 
    \lane_cnt_po_r[0]_i_1 
       (.I0(\lane_cnt_po_r[1]_i_2_n_0 ),
        .I1(po_delay_cnt_r_reg__0[0]),
        .I2(po_en_stg2_f),
        .I3(lane_cnt_po_r[0]),
        .O(\lane_cnt_po_r[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT5 #(
    .INIT(32'hFF7F0080)) 
    \lane_cnt_po_r[1]_i_1 
       (.I0(lane_cnt_po_r[0]),
        .I1(po_en_stg2_f),
        .I2(po_delay_cnt_r_reg__0[0]),
        .I3(\lane_cnt_po_r[1]_i_2_n_0 ),
        .I4(lane_cnt_po_r[1]),
        .O(\lane_cnt_po_r[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \lane_cnt_po_r[1]_i_2 
       (.I0(po_delay_cnt_r_reg__0[4]),
        .I1(po_delay_cnt_r_reg__0[2]),
        .I2(po_delay_cnt_r_reg__0[1]),
        .I3(po_delay_cnt_r_reg__0[3]),
        .I4(po_delay_cnt_r_reg__0[5]),
        .O(\lane_cnt_po_r[1]_i_2_n_0 ));
  FDRE \lane_cnt_po_r_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\lane_cnt_po_r[0]_i_1_n_0 ),
        .Q(lane_cnt_po_r[0]),
        .R(rstdiv0_sync_r1_reg_rep__3));
  FDRE \lane_cnt_po_r_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\lane_cnt_po_r[1]_i_1_n_0 ),
        .Q(lane_cnt_po_r[1]),
        .R(rstdiv0_sync_r1_reg_rep__3));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    phaser_out_i_1
       (.I0(\gen_byte_sel_div2.calib_in_common_reg ),
        .I1(\calib_sel_reg[1] ),
        .I2(po_enstg2_c),
        .I3(calib_zero_inputs),
        .O(\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ));
  LUT4 #(
    .INIT(16'h0020)) 
    phaser_out_i_1__0
       (.I0(\gen_byte_sel_div2.calib_in_common_reg ),
        .I1(calib_zero_ctrl),
        .I2(po_enstg2_c),
        .I3(calib_zero_inputs),
        .O(\rd_ptr_timing_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT4 #(
    .INIT(16'h00B0)) 
    phaser_out_i_1__1
       (.I0(\gen_byte_sel_div2.calib_in_common_reg ),
        .I1(\calib_sel_reg[1] ),
        .I2(po_enstg2_c),
        .I3(calib_zero_inputs),
        .O(\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 ));
  FDRE pi_fine_dly_dec_done_r_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(pi_fine_dly_dec_done_reg),
        .Q(pi_fine_dly_dec_done_r),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \po_delay_cnt_r[0]_i_1 
       (.I0(po_delay_cnt_r_reg__0[0]),
        .O(po_delay_cnt_r0__0));
  LUT2 #(
    .INIT(4'h9)) 
    \po_delay_cnt_r[1]_i_1 
       (.I0(po_delay_cnt_r_reg__0[0]),
        .I1(po_delay_cnt_r_reg__0[1]),
        .O(\po_delay_cnt_r[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \po_delay_cnt_r[2]_i_1 
       (.I0(po_delay_cnt_r_reg__0[0]),
        .I1(po_delay_cnt_r_reg__0[1]),
        .I2(po_delay_cnt_r_reg__0[2]),
        .O(\po_delay_cnt_r[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \po_delay_cnt_r[3]_i_1 
       (.I0(po_delay_cnt_r_reg__0[0]),
        .I1(po_delay_cnt_r_reg__0[1]),
        .I2(po_delay_cnt_r_reg__0[2]),
        .I3(po_delay_cnt_r_reg__0[3]),
        .O(\po_delay_cnt_r[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \po_delay_cnt_r[4]_i_1 
       (.I0(po_delay_cnt_r_reg__0[0]),
        .I1(po_delay_cnt_r_reg__0[2]),
        .I2(po_delay_cnt_r_reg__0[1]),
        .I3(po_delay_cnt_r_reg__0[3]),
        .I4(po_delay_cnt_r_reg__0[4]),
        .O(\po_delay_cnt_r[4]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hDF)) 
    \po_delay_cnt_r[5]_i_1 
       (.I0(po_en_stg2_f_reg_0),
        .I1(rstdiv0_sync_r1_reg_rep__13),
        .I2(po_en_stg2_f0),
        .O(\po_delay_cnt_r[5]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \po_delay_cnt_r[5]_i_2 
       (.I0(po_en_stg2_f0),
        .I1(po_en_stg2_f),
        .O(po_delay_cnt_r0));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \po_delay_cnt_r[5]_i_3 
       (.I0(po_delay_cnt_r_reg__0[0]),
        .I1(po_delay_cnt_r_reg__0[3]),
        .I2(po_delay_cnt_r_reg__0[1]),
        .I3(po_delay_cnt_r_reg__0[2]),
        .I4(po_delay_cnt_r_reg__0[4]),
        .I5(po_delay_cnt_r_reg__0[5]),
        .O(\po_delay_cnt_r[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \po_delay_cnt_r[5]_i_4 
       (.I0(po_delay_cnt_r_reg__0[5]),
        .I1(po_delay_cnt_r_reg__0[3]),
        .I2(po_delay_cnt_r_reg__0[1]),
        .I3(po_delay_cnt_r_reg__0[2]),
        .I4(po_delay_cnt_r_reg__0[4]),
        .I5(po_delay_cnt_r_reg__0[0]),
        .O(po_en_stg2_f0));
  FDSE \po_delay_cnt_r_reg[0] 
       (.C(sys_rst),
        .CE(po_delay_cnt_r0),
        .D(po_delay_cnt_r0__0),
        .Q(po_delay_cnt_r_reg__0[0]),
        .S(\po_delay_cnt_r[5]_i_1_n_0 ));
  FDRE \po_delay_cnt_r_reg[1] 
       (.C(sys_rst),
        .CE(po_delay_cnt_r0),
        .D(\po_delay_cnt_r[1]_i_1_n_0 ),
        .Q(po_delay_cnt_r_reg__0[1]),
        .R(\po_delay_cnt_r[5]_i_1_n_0 ));
  FDSE \po_delay_cnt_r_reg[2] 
       (.C(sys_rst),
        .CE(po_delay_cnt_r0),
        .D(\po_delay_cnt_r[2]_i_1_n_0 ),
        .Q(po_delay_cnt_r_reg__0[2]),
        .S(\po_delay_cnt_r[5]_i_1_n_0 ));
  FDSE \po_delay_cnt_r_reg[3] 
       (.C(sys_rst),
        .CE(po_delay_cnt_r0),
        .D(\po_delay_cnt_r[3]_i_1_n_0 ),
        .Q(po_delay_cnt_r_reg__0[3]),
        .S(\po_delay_cnt_r[5]_i_1_n_0 ));
  FDSE \po_delay_cnt_r_reg[4] 
       (.C(sys_rst),
        .CE(po_delay_cnt_r0),
        .D(\po_delay_cnt_r[4]_i_1_n_0 ),
        .Q(po_delay_cnt_r_reg__0[4]),
        .S(\po_delay_cnt_r[5]_i_1_n_0 ));
  FDRE \po_delay_cnt_r_reg[5] 
       (.C(sys_rst),
        .CE(po_delay_cnt_r0),
        .D(\po_delay_cnt_r[5]_i_3_n_0 ),
        .Q(po_delay_cnt_r_reg__0[5]),
        .R(\po_delay_cnt_r[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAAABA)) 
    po_delay_done_i_1
       (.I0(po_delay_done),
        .I1(lane_cnt_po_r[0]),
        .I2(po_delay_cnt_r_reg__0[0]),
        .I3(lane_cnt_po_r[1]),
        .I4(\lane_cnt_po_r[1]_i_2_n_0 ),
        .I5(p_3_in),
        .O(po_delay_done_i_1_n_0));
  (* srl_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/po_delay_done_r3_reg_srl3 " *) 
  SRL16E po_delay_done_r3_reg_srl3
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(sys_rst),
        .D(po_delay_done),
        .Q(po_delay_done_r3_reg_srl3_n_0));
  FDRE po_delay_done_r4_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(po_delay_done_r3_reg_srl3_n_0),
        .Q(dqs_po_dec_done),
        .R(1'b0));
  FDRE po_delay_done_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(po_delay_done_i_1_n_0),
        .Q(po_delay_done),
        .R(1'b0));
  FDRE po_en_s2_c_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(po_en_stg2_c),
        .Q(po_enstg2_c),
        .R(1'b0));
  FDRE po_en_s2_f_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(po_en_stg2_f),
        .Q(cmd_po_en_stg2_f),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00060000)) 
    po_en_stg2_c_i_1
       (.I0(po_en_stg2_c),
        .I1(po_en_stg2_c0),
        .I2(delay_done),
        .I3(rstdiv0_sync_r1_reg_rep__13),
        .I4(pi_fine_dly_dec_done_r),
        .O(po_en_stg2_c_i_1_n_0));
  FDRE po_en_stg2_c_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(po_en_stg2_c_i_1_n_0),
        .Q(po_en_stg2_c),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00060000)) 
    po_en_stg2_f_i_1
       (.I0(po_en_stg2_f),
        .I1(po_en_stg2_f0),
        .I2(po_delay_done),
        .I3(rstdiv0_sync_r1_reg_rep__13),
        .I4(po_en_stg2_f_reg_0),
        .O(po_en_stg2_f_i_1_n_0));
  FDRE po_en_stg2_f_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(po_en_stg2_f_i_1_n_0),
        .Q(po_en_stg2_f),
        .R(1'b0));
endmodule

module Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_infrastructure
   (mmcm_locked,
    ui_clk,
    ui_addn_clk_0,
    ui_addn_clk_1,
    ui_addn_clk_2,
    ui_addn_clk_3,
    ui_addn_clk_4,
    freq_refclk,
    mem_refclk,
    sync_pulse,
    RST0,
    ui_clk_sync_rst,
    SR,
    \rd_ptr_reg[0] ,
    \cal2_state_r_reg[0] ,
    \lane_cnt_po_r_reg[0] ,
    \en_cnt_div4.wrlvl_odt_reg ,
    \init_state_r_reg[6] ,
    \three_dec_max_limit_reg[0] ,
    SS,
    \complex_num_reads_dec_reg[0] ,
    \complex_num_reads_dec_reg[1] ,
    \complex_num_writes_dec_reg[0] ,
    \cnt_shift_r_reg[0] ,
    \sr_cntrl.sre_request_logic.sre_request_r_reg ,
    \wtr_timer.wtr_cnt_r_reg[1] ,
    I572,
    pll_locked,
    p_1_in,
    p_3_in,
    clear,
    \wait_cnt_r_reg[0] ,
    \tap_cnt_cpt_r_reg[0] ,
    \cnt_shift_r_reg[0]_0 ,
    complex_row0_rd_done1,
    mmcm_clk,
    AS,
    \rst_ref_sync_r_reg[0][14] ,
    pi_fine_dly_dec_done_r,
    cmd_delay_start_r6_reg,
    samp_edge_cnt0_en_r,
    pi_cnt_dec,
    new_cnt_cpt_r_reg,
    rdlvl_stg1_start_reg,
    prbs_rdlvl_done_pulse);
  output mmcm_locked;
  output ui_clk;
  output ui_addn_clk_0;
  output ui_addn_clk_1;
  output ui_addn_clk_2;
  output ui_addn_clk_3;
  output ui_addn_clk_4;
  output freq_refclk;
  output mem_refclk;
  output sync_pulse;
  output RST0;
  output ui_clk_sync_rst;
  output [0:0]SR;
  output [0:0]\rd_ptr_reg[0] ;
  output \cal2_state_r_reg[0] ;
  output \lane_cnt_po_r_reg[0] ;
  output \en_cnt_div4.wrlvl_odt_reg ;
  output [1:0]\init_state_r_reg[6] ;
  output [0:0]\three_dec_max_limit_reg[0] ;
  output [0:0]SS;
  output [0:0]\complex_num_reads_dec_reg[0] ;
  output [0:0]\complex_num_reads_dec_reg[1] ;
  output \complex_num_writes_dec_reg[0] ;
  output \cnt_shift_r_reg[0] ;
  output \sr_cntrl.sre_request_logic.sre_request_r_reg ;
  output \wtr_timer.wtr_cnt_r_reg[1] ;
  output I572;
  output pll_locked;
  output p_1_in;
  output p_3_in;
  output clear;
  output [0:0]\wait_cnt_r_reg[0] ;
  output [0:0]\tap_cnt_cpt_r_reg[0] ;
  output [0:0]\cnt_shift_r_reg[0]_0 ;
  output complex_row0_rd_done1;
  input mmcm_clk;
  input [0:0]AS;
  input \rst_ref_sync_r_reg[0][14] ;
  input pi_fine_dly_dec_done_r;
  input cmd_delay_start_r6_reg;
  input samp_edge_cnt0_en_r;
  input pi_cnt_dec;
  input new_cnt_cpt_r_reg;
  input rdlvl_stg1_start_reg;
  input prbs_rdlvl_done_pulse;

  wire [0:0]AS;
  wire I572;
  wire RST0;
  wire RST0_0;
  wire [0:0]SR;
  wire [0:0]SS;
  wire \cal2_state_r_reg[0] ;
  wire clear;
  wire clk_div2_bufg_in;
  wire clk_pll_i;
  wire cmd_delay_start_r6_reg;
  wire \cnt_shift_r_reg[0] ;
  wire [0:0]\cnt_shift_r_reg[0]_0 ;
  wire [0:0]\complex_num_reads_dec_reg[0] ;
  wire [0:0]\complex_num_reads_dec_reg[1] ;
  wire \complex_num_writes_dec_reg[0] ;
  wire complex_row0_rd_done1;
  wire \en_cnt_div4.wrlvl_odt_reg ;
  wire freq_refclk;
  wire \gen_ui_extra_clocks.mmcm_i_n_17 ;
  wire \gen_ui_extra_clocks.u_bufg_clk_div2_n_0 ;
  wire \gen_ui_extra_clocks.u_bufg_mmcm_ps_clk_n_0 ;
  wire [1:0]\init_state_r_reg[6] ;
  wire \lane_cnt_po_r_reg[0] ;
  wire mem_refclk;
  wire mmcm_clk;
  wire mmcm_clkout0;
  wire mmcm_clkout1;
  wire mmcm_clkout2;
  wire mmcm_clkout3;
  wire mmcm_clkout4;
  wire mmcm_locked;
  wire mmcm_ps_clk_bufg_in;
  wire new_cnt_cpt_r_reg;
  wire p_1_in;
  wire p_3_in;
  wire pi_cnt_dec;
  wire pi_fine_dly_dec_done_r;
  wire pll_clk3;
  wire pll_clk3_out;
  wire pll_clkfbout;
  wire pll_locked;
  wire pll_locked_i;
  wire prbs_rdlvl_done_pulse;
  wire [0:0]\rd_ptr_reg[0] ;
  wire rdlvl_stg1_start_reg;
  wire \rst_ref_sync_r_reg[0][14] ;
  wire [11:0]rst_sync_r;
  (* MAX_FANOUT = "10" *) (* RTL_MAX_FANOUT = "found" *) (* syn_maxfan = "10" *) wire rst_sync_r1;
  wire [11:0]rstdiv0_sync_r;
  wire rstdiv0_sync_r1_reg_rep__0_n_0;
  wire rstdiv0_sync_r1_reg_rep__10_n_0;
  wire rstdiv0_sync_r1_reg_rep__11_n_0;
  wire rstdiv0_sync_r1_reg_rep__12_n_0;
  wire rstdiv0_sync_r1_reg_rep__13_n_0;
  wire rstdiv0_sync_r1_reg_rep__14_n_0;
  wire rstdiv0_sync_r1_reg_rep__15_n_0;
  wire rstdiv0_sync_r1_reg_rep__1_n_0;
  wire rstdiv0_sync_r1_reg_rep__2_n_0;
  wire rstdiv0_sync_r1_reg_rep__3_n_0;
  wire rstdiv0_sync_r1_reg_rep__4_n_0;
  wire rstdiv0_sync_r1_reg_rep__5_n_0;
  wire rstdiv0_sync_r1_reg_rep__6_n_0;
  wire rstdiv0_sync_r1_reg_rep__7_n_0;
  wire rstdiv0_sync_r1_reg_rep__8_n_0;
  wire rstdiv0_sync_r1_reg_rep__9_n_0;
  wire rstdiv0_sync_r1_reg_rep_n_0;
  wire [11:0]rstdiv2_sync_r;
  (* MAX_FANOUT = "10" *) (* RTL_MAX_FANOUT = "found" *) (* syn_maxfan = "10" *) wire rstdiv2_sync_r1;
  wire samp_edge_cnt0_en_r;
  wire \sr_cntrl.sre_request_logic.sre_request_r_reg ;
  wire sync_pulse;
  wire [0:0]\tap_cnt_cpt_r_reg[0] ;
  wire [0:0]\three_dec_max_limit_reg[0] ;
  wire ui_addn_clk_0;
  wire ui_addn_clk_1;
  wire ui_addn_clk_2;
  wire ui_addn_clk_3;
  wire ui_addn_clk_4;
  wire ui_clk;
  wire ui_clk_sync_rst;
  wire [0:0]\wait_cnt_r_reg[0] ;
  wire \wtr_timer.wtr_cnt_r_reg[1] ;
  wire \NLW_gen_ui_extra_clocks.mmcm_i_CLKFBOUTB_UNCONNECTED ;
  wire \NLW_gen_ui_extra_clocks.mmcm_i_CLKFBSTOPPED_UNCONNECTED ;
  wire \NLW_gen_ui_extra_clocks.mmcm_i_CLKINSTOPPED_UNCONNECTED ;
  wire \NLW_gen_ui_extra_clocks.mmcm_i_CLKOUT0B_UNCONNECTED ;
  wire \NLW_gen_ui_extra_clocks.mmcm_i_CLKOUT1B_UNCONNECTED ;
  wire \NLW_gen_ui_extra_clocks.mmcm_i_CLKOUT2B_UNCONNECTED ;
  wire \NLW_gen_ui_extra_clocks.mmcm_i_CLKOUT3B_UNCONNECTED ;
  wire \NLW_gen_ui_extra_clocks.mmcm_i_DRDY_UNCONNECTED ;
  wire [15:0]\NLW_gen_ui_extra_clocks.mmcm_i_DO_UNCONNECTED ;
  wire NLW_plle2_i_CLKOUT4_UNCONNECTED;
  wire NLW_plle2_i_CLKOUT5_UNCONNECTED;
  wire NLW_plle2_i_DRDY_UNCONNECTED;
  wire [15:0]NLW_plle2_i_DO_UNCONNECTED;

  (* IS_FANOUT_CONSTRAINED = "1" *) 
  LUT1 #(
    .INIT(2'h2)) 
    \FSM_sequential_cal1_state_r[5]_i_1 
       (.I0(rstdiv0_sync_r1_reg_rep__10_n_0),
        .O(\init_state_r_reg[6] [0]));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  LUT1 #(
    .INIT(2'h2)) 
    \FSM_sequential_fine_adj_state_r[3]_i_1 
       (.I0(rstdiv0_sync_r1_reg_rep__5_n_0),
        .O(\init_state_r_reg[6] [1]));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  LUT1 #(
    .INIT(2'h2)) 
    \cal1_cnt_cpt_r[0]_i_1 
       (.I0(rstdiv0_sync_r1_reg_rep__2_n_0),
        .O(\cal2_state_r_reg[0] ));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  LUT1 #(
    .INIT(2'h2)) 
    cke_r_i_1
       (.I0(rstdiv0_sync_r1_reg_rep__0_n_0),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \cnt_shift_r[3]_i_1 
       (.I0(\cnt_shift_r_reg[0] ),
        .I1(rdlvl_stg1_start_reg),
        .O(\cnt_shift_r_reg[0]_0 ));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  LUT1 #(
    .INIT(2'h2)) 
    \complex_num_reads_dec[0]_i_1 
       (.I0(rstdiv0_sync_r1_reg_rep__8_n_0),
        .O(\complex_num_reads_dec_reg[0] ));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  LUT1 #(
    .INIT(2'h2)) 
    \complex_num_reads_dec[3]_i_1 
       (.I0(rstdiv0_sync_r1_reg_rep__9_n_0),
        .O(\complex_num_reads_dec_reg[1] ));
  LUT2 #(
    .INIT(4'hE)) 
    \complex_num_writes_dec[4]_i_1 
       (.I0(\complex_num_writes_dec_reg[0] ),
        .I1(prbs_rdlvl_done_pulse),
        .O(complex_row0_rd_done1));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'hB)) 
    delay_done_i_3
       (.I0(\sr_cntrl.sre_request_logic.sre_request_r_reg ),
        .I1(pi_fine_dly_dec_done_r),
        .O(p_1_in));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  LUT1 #(
    .INIT(2'h2)) 
    \first_fail_taps[5]_i_1 
       (.I0(rstdiv0_sync_r1_reg_rep__4_n_0),
        .O(\en_cnt_div4.wrlvl_odt_reg ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  MMCME2_ADV #(
    .BANDWIDTH("HIGH"),
    .CLKFBOUT_MULT_F(15.000000),
    .CLKFBOUT_PHASE(0.000000),
    .CLKFBOUT_USE_FINE_PS("FALSE"),
    .CLKIN1_PERIOD(13.328000),
    .CLKIN2_PERIOD(0.000000),
    .CLKOUT0_DIVIDE_F(12.000000),
    .CLKOUT0_DUTY_CYCLE(0.500000),
    .CLKOUT0_PHASE(0.000000),
    .CLKOUT0_USE_FINE_PS("FALSE"),
    .CLKOUT1_DIVIDE(15),
    .CLKOUT1_DUTY_CYCLE(0.500000),
    .CLKOUT1_PHASE(0.000000),
    .CLKOUT1_USE_FINE_PS("FALSE"),
    .CLKOUT2_DIVIDE(15),
    .CLKOUT2_DUTY_CYCLE(0.500000),
    .CLKOUT2_PHASE(0.000000),
    .CLKOUT2_USE_FINE_PS("FALSE"),
    .CLKOUT3_DIVIDE(15),
    .CLKOUT3_DUTY_CYCLE(0.500000),
    .CLKOUT3_PHASE(0.000000),
    .CLKOUT3_USE_FINE_PS("FALSE"),
    .CLKOUT4_CASCADE("FALSE"),
    .CLKOUT4_DIVIDE(15),
    .CLKOUT4_DUTY_CYCLE(0.500000),
    .CLKOUT4_PHASE(0.000000),
    .CLKOUT4_USE_FINE_PS("FALSE"),
    .CLKOUT5_DIVIDE(30),
    .CLKOUT5_DUTY_CYCLE(0.500000),
    .CLKOUT5_PHASE(0.000000),
    .CLKOUT5_USE_FINE_PS("TRUE"),
    .CLKOUT6_DIVIDE(7),
    .CLKOUT6_DUTY_CYCLE(0.500000),
    .CLKOUT6_PHASE(0.000000),
    .CLKOUT6_USE_FINE_PS("FALSE"),
    .COMPENSATION("BUF_IN"),
    .DIVCLK_DIVIDE(1),
    .IS_CLKINSEL_INVERTED(1'b0),
    .IS_PSEN_INVERTED(1'b0),
    .IS_PSINCDEC_INVERTED(1'b0),
    .IS_PWRDWN_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .REF_JITTER1(0.000000),
    .REF_JITTER2(0.010000),
    .SS_EN("FALSE"),
    .SS_MODE("CENTER_HIGH"),
    .SS_MOD_PERIOD(10000),
    .STARTUP_WAIT("FALSE")) 
    \gen_ui_extra_clocks.mmcm_i 
       (.CLKFBIN(ui_clk),
        .CLKFBOUT(clk_pll_i),
        .CLKFBOUTB(\NLW_gen_ui_extra_clocks.mmcm_i_CLKFBOUTB_UNCONNECTED ),
        .CLKFBSTOPPED(\NLW_gen_ui_extra_clocks.mmcm_i_CLKFBSTOPPED_UNCONNECTED ),
        .CLKIN1(pll_clk3),
        .CLKIN2(1'b0),
        .CLKINSEL(1'b1),
        .CLKINSTOPPED(\NLW_gen_ui_extra_clocks.mmcm_i_CLKINSTOPPED_UNCONNECTED ),
        .CLKOUT0(mmcm_clkout0),
        .CLKOUT0B(\NLW_gen_ui_extra_clocks.mmcm_i_CLKOUT0B_UNCONNECTED ),
        .CLKOUT1(mmcm_clkout1),
        .CLKOUT1B(\NLW_gen_ui_extra_clocks.mmcm_i_CLKOUT1B_UNCONNECTED ),
        .CLKOUT2(mmcm_clkout2),
        .CLKOUT2B(\NLW_gen_ui_extra_clocks.mmcm_i_CLKOUT2B_UNCONNECTED ),
        .CLKOUT3(mmcm_clkout3),
        .CLKOUT3B(\NLW_gen_ui_extra_clocks.mmcm_i_CLKOUT3B_UNCONNECTED ),
        .CLKOUT4(mmcm_clkout4),
        .CLKOUT5(mmcm_ps_clk_bufg_in),
        .CLKOUT6(clk_div2_bufg_in),
        .DADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DCLK(1'b0),
        .DEN(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DO(\NLW_gen_ui_extra_clocks.mmcm_i_DO_UNCONNECTED [15:0]),
        .DRDY(\NLW_gen_ui_extra_clocks.mmcm_i_DRDY_UNCONNECTED ),
        .DWE(1'b0),
        .LOCKED(mmcm_locked),
        .PSCLK(ui_clk),
        .PSDONE(\gen_ui_extra_clocks.mmcm_i_n_17 ),
        .PSEN(1'b0),
        .PSINCDEC(1'b0),
        .PWRDWN(1'b0),
        .RST(RST0_0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_ui_extra_clocks.mmcm_i_i_1 
       (.I0(pll_locked_i),
        .O(RST0_0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BUFG \gen_ui_extra_clocks.u_bufg_clk_div2 
       (.I(clk_div2_bufg_in),
        .O(\gen_ui_extra_clocks.u_bufg_clk_div2_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BUFG \gen_ui_extra_clocks.u_bufg_mmcm_ps_clk 
       (.I(mmcm_ps_clk_bufg_in),
        .O(\gen_ui_extra_clocks.u_bufg_mmcm_ps_clk_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BUFG \gen_ui_extra_clocks.u_bufg_ui_addn_clk_0 
       (.I(mmcm_clkout0),
        .O(ui_addn_clk_0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BUFG \gen_ui_extra_clocks.u_bufg_ui_addn_clk_1 
       (.I(mmcm_clkout1),
        .O(ui_addn_clk_1));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BUFG \gen_ui_extra_clocks.u_bufg_ui_addn_clk_2 
       (.I(mmcm_clkout2),
        .O(ui_addn_clk_2));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BUFG \gen_ui_extra_clocks.u_bufg_ui_addn_clk_3 
       (.I(mmcm_clkout3),
        .O(ui_addn_clk_3));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BUFG \gen_ui_extra_clocks.u_bufg_ui_addn_clk_4 
       (.I(mmcm_clkout4),
        .O(ui_addn_clk_4));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  LUT1 #(
    .INIT(2'h2)) 
    \lane_cnt_dqs_c_r[1]_i_1 
       (.I0(rstdiv0_sync_r1_reg_rep__3_n_0),
        .O(\lane_cnt_po_r_reg[0] ));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  LUT1 #(
    .INIT(2'h2)) 
    \maint_controller.maint_hit_busies_r[3]_i_3 
       (.I0(rstdiv0_sync_r1_reg_rep__14_n_0),
        .O(\wtr_timer.wtr_cnt_r_reg[1] ));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  LUT1 #(
    .INIT(2'h2)) 
    \my_full[5]_i_2 
       (.I0(rstdiv0_sync_r1_reg_rep__11_n_0),
        .O(\complex_num_writes_dec_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'h7)) 
    phaser_ref_i_i_1
       (.I0(mmcm_locked),
        .I1(pll_locked_i),
        .O(RST0));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'h8)) 
    phy_control_i_i_1
       (.I0(pll_locked_i),
        .I1(mmcm_locked),
        .O(pll_locked));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  LUT1 #(
    .INIT(2'h2)) 
    \pi_rst_stg1_cal_r1[0]_i_2 
       (.I0(rstdiv0_sync_r1_reg_rep__12_n_0),
        .O(\cnt_shift_r_reg[0] ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  PLLE2_ADV #(
    .BANDWIDTH("OPTIMIZED"),
    .CLKFBOUT_MULT(6),
    .CLKFBOUT_PHASE(0.000000),
    .CLKIN1_PERIOD(4.999000),
    .CLKIN2_PERIOD(0.000000),
    .CLKOUT0_DIVIDE(2),
    .CLKOUT0_DUTY_CYCLE(0.500000),
    .CLKOUT0_PHASE(0.000000),
    .CLKOUT1_DIVIDE(4),
    .CLKOUT1_DUTY_CYCLE(0.500000),
    .CLKOUT1_PHASE(0.000000),
    .CLKOUT2_DIVIDE(64),
    .CLKOUT2_DUTY_CYCLE(0.062500),
    .CLKOUT2_PHASE(9.843750),
    .CLKOUT3_DIVIDE(16),
    .CLKOUT3_DUTY_CYCLE(0.500000),
    .CLKOUT3_PHASE(0.000000),
    .CLKOUT4_DIVIDE(8),
    .CLKOUT4_DUTY_CYCLE(0.500000),
    .CLKOUT4_PHASE(168.750000),
    .CLKOUT5_DIVIDE(1),
    .CLKOUT5_DUTY_CYCLE(0.500000),
    .CLKOUT5_PHASE(0.000000),
    .COMPENSATION("INTERNAL"),
    .DIVCLK_DIVIDE(1),
    .IS_CLKINSEL_INVERTED(1'b0),
    .IS_PWRDWN_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .REF_JITTER1(0.010000),
    .REF_JITTER2(0.010000),
    .STARTUP_WAIT("FALSE")) 
    plle2_i
       (.CLKFBIN(pll_clkfbout),
        .CLKFBOUT(pll_clkfbout),
        .CLKIN1(mmcm_clk),
        .CLKIN2(1'b0),
        .CLKINSEL(1'b1),
        .CLKOUT0(freq_refclk),
        .CLKOUT1(mem_refclk),
        .CLKOUT2(sync_pulse),
        .CLKOUT3(pll_clk3_out),
        .CLKOUT4(NLW_plle2_i_CLKOUT4_UNCONNECTED),
        .CLKOUT5(NLW_plle2_i_CLKOUT5_UNCONNECTED),
        .DADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DCLK(1'b0),
        .DEN(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DO(NLW_plle2_i_DO_UNCONNECTED[15:0]),
        .DRDY(NLW_plle2_i_DRDY_UNCONNECTED),
        .DWE(1'b0),
        .LOCKED(pll_locked_i),
        .PWRDWN(1'b0),
        .RST(AS));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'hB)) 
    po_delay_done_i_2
       (.I0(\sr_cntrl.sre_request_logic.sre_request_r_reg ),
        .I1(cmd_delay_start_r6_reg),
        .O(p_3_in));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  LUT1 #(
    .INIT(2'h2)) 
    \rd_ptr[2]_i_1__1 
       (.I0(rstdiv0_sync_r1_reg_rep__1_n_0),
        .O(\rd_ptr_reg[0] ));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  LUT1 #(
    .INIT(2'h2)) 
    reset_i_1
       (.I0(rstdiv0_sync_r1_reg_rep__15_n_0),
        .O(I572));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  LUT1 #(
    .INIT(2'h2)) 
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[6]_i_4 
       (.I0(rstdiv0_sync_r1_reg_rep__13_n_0),
        .O(\sr_cntrl.sre_request_logic.sre_request_r_reg ));
  (* RTL_MAX_FANOUT = "found" *) 
  (* syn_maxfan = "10" *) 
  FDPE rst_sync_r1_reg
       (.C(\gen_ui_extra_clocks.u_bufg_mmcm_ps_clk_n_0 ),
        .CE(1'b1),
        .D(rst_sync_r[11]),
        .PRE(\rst_ref_sync_r_reg[0][14] ),
        .Q(rst_sync_r1));
  FDPE \rst_sync_r_reg[0] 
       (.C(\gen_ui_extra_clocks.u_bufg_mmcm_ps_clk_n_0 ),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\rst_ref_sync_r_reg[0][14] ),
        .Q(rst_sync_r[0]));
  FDPE \rst_sync_r_reg[10] 
       (.C(\gen_ui_extra_clocks.u_bufg_mmcm_ps_clk_n_0 ),
        .CE(1'b1),
        .D(rst_sync_r[9]),
        .PRE(\rst_ref_sync_r_reg[0][14] ),
        .Q(rst_sync_r[10]));
  FDPE \rst_sync_r_reg[11] 
       (.C(\gen_ui_extra_clocks.u_bufg_mmcm_ps_clk_n_0 ),
        .CE(1'b1),
        .D(rst_sync_r[10]),
        .PRE(\rst_ref_sync_r_reg[0][14] ),
        .Q(rst_sync_r[11]));
  FDPE \rst_sync_r_reg[1] 
       (.C(\gen_ui_extra_clocks.u_bufg_mmcm_ps_clk_n_0 ),
        .CE(1'b1),
        .D(rst_sync_r[0]),
        .PRE(\rst_ref_sync_r_reg[0][14] ),
        .Q(rst_sync_r[1]));
  FDPE \rst_sync_r_reg[2] 
       (.C(\gen_ui_extra_clocks.u_bufg_mmcm_ps_clk_n_0 ),
        .CE(1'b1),
        .D(rst_sync_r[1]),
        .PRE(\rst_ref_sync_r_reg[0][14] ),
        .Q(rst_sync_r[2]));
  FDPE \rst_sync_r_reg[3] 
       (.C(\gen_ui_extra_clocks.u_bufg_mmcm_ps_clk_n_0 ),
        .CE(1'b1),
        .D(rst_sync_r[2]),
        .PRE(\rst_ref_sync_r_reg[0][14] ),
        .Q(rst_sync_r[3]));
  FDPE \rst_sync_r_reg[4] 
       (.C(\gen_ui_extra_clocks.u_bufg_mmcm_ps_clk_n_0 ),
        .CE(1'b1),
        .D(rst_sync_r[3]),
        .PRE(\rst_ref_sync_r_reg[0][14] ),
        .Q(rst_sync_r[4]));
  FDPE \rst_sync_r_reg[5] 
       (.C(\gen_ui_extra_clocks.u_bufg_mmcm_ps_clk_n_0 ),
        .CE(1'b1),
        .D(rst_sync_r[4]),
        .PRE(\rst_ref_sync_r_reg[0][14] ),
        .Q(rst_sync_r[5]));
  FDPE \rst_sync_r_reg[6] 
       (.C(\gen_ui_extra_clocks.u_bufg_mmcm_ps_clk_n_0 ),
        .CE(1'b1),
        .D(rst_sync_r[5]),
        .PRE(\rst_ref_sync_r_reg[0][14] ),
        .Q(rst_sync_r[6]));
  FDPE \rst_sync_r_reg[7] 
       (.C(\gen_ui_extra_clocks.u_bufg_mmcm_ps_clk_n_0 ),
        .CE(1'b1),
        .D(rst_sync_r[6]),
        .PRE(\rst_ref_sync_r_reg[0][14] ),
        .Q(rst_sync_r[7]));
  FDPE \rst_sync_r_reg[8] 
       (.C(\gen_ui_extra_clocks.u_bufg_mmcm_ps_clk_n_0 ),
        .CE(1'b1),
        .D(rst_sync_r[7]),
        .PRE(\rst_ref_sync_r_reg[0][14] ),
        .Q(rst_sync_r[8]));
  FDPE \rst_sync_r_reg[9] 
       (.C(\gen_ui_extra_clocks.u_bufg_mmcm_ps_clk_n_0 ),
        .CE(1'b1),
        .D(rst_sync_r[8]),
        .PRE(\rst_ref_sync_r_reg[0][14] ),
        .Q(rst_sync_r[9]));
  (* ORIG_CELL_NAME = "rstdiv0_sync_r1_reg" *) 
  FDPE rstdiv0_sync_r1_reg_rep
       (.C(ui_clk),
        .CE(1'b1),
        .D(rstdiv0_sync_r[11]),
        .PRE(\rst_ref_sync_r_reg[0][14] ),
        .Q(rstdiv0_sync_r1_reg_rep_n_0));
  (* ORIG_CELL_NAME = "rstdiv0_sync_r1_reg" *) 
  FDPE rstdiv0_sync_r1_reg_rep__0
       (.C(ui_clk),
        .CE(1'b1),
        .D(rstdiv0_sync_r[11]),
        .PRE(\rst_ref_sync_r_reg[0][14] ),
        .Q(rstdiv0_sync_r1_reg_rep__0_n_0));
  (* ORIG_CELL_NAME = "rstdiv0_sync_r1_reg" *) 
  FDPE rstdiv0_sync_r1_reg_rep__1
       (.C(ui_clk),
        .CE(1'b1),
        .D(rstdiv0_sync_r[11]),
        .PRE(\rst_ref_sync_r_reg[0][14] ),
        .Q(rstdiv0_sync_r1_reg_rep__1_n_0));
  (* ORIG_CELL_NAME = "rstdiv0_sync_r1_reg" *) 
  FDPE rstdiv0_sync_r1_reg_rep__10
       (.C(ui_clk),
        .CE(1'b1),
        .D(rstdiv0_sync_r[11]),
        .PRE(\rst_ref_sync_r_reg[0][14] ),
        .Q(rstdiv0_sync_r1_reg_rep__10_n_0));
  (* ORIG_CELL_NAME = "rstdiv0_sync_r1_reg" *) 
  FDPE rstdiv0_sync_r1_reg_rep__11
       (.C(ui_clk),
        .CE(1'b1),
        .D(rstdiv0_sync_r[11]),
        .PRE(\rst_ref_sync_r_reg[0][14] ),
        .Q(rstdiv0_sync_r1_reg_rep__11_n_0));
  (* ORIG_CELL_NAME = "rstdiv0_sync_r1_reg" *) 
  FDPE rstdiv0_sync_r1_reg_rep__12
       (.C(ui_clk),
        .CE(1'b1),
        .D(rstdiv0_sync_r[11]),
        .PRE(\rst_ref_sync_r_reg[0][14] ),
        .Q(rstdiv0_sync_r1_reg_rep__12_n_0));
  (* ORIG_CELL_NAME = "rstdiv0_sync_r1_reg" *) 
  FDPE rstdiv0_sync_r1_reg_rep__13
       (.C(ui_clk),
        .CE(1'b1),
        .D(rstdiv0_sync_r[11]),
        .PRE(\rst_ref_sync_r_reg[0][14] ),
        .Q(rstdiv0_sync_r1_reg_rep__13_n_0));
  (* ORIG_CELL_NAME = "rstdiv0_sync_r1_reg" *) 
  FDPE rstdiv0_sync_r1_reg_rep__14
       (.C(ui_clk),
        .CE(1'b1),
        .D(rstdiv0_sync_r[11]),
        .PRE(\rst_ref_sync_r_reg[0][14] ),
        .Q(rstdiv0_sync_r1_reg_rep__14_n_0));
  (* ORIG_CELL_NAME = "rstdiv0_sync_r1_reg" *) 
  FDPE rstdiv0_sync_r1_reg_rep__15
       (.C(ui_clk),
        .CE(1'b1),
        .D(rstdiv0_sync_r[11]),
        .PRE(\rst_ref_sync_r_reg[0][14] ),
        .Q(rstdiv0_sync_r1_reg_rep__15_n_0));
  (* ORIG_CELL_NAME = "rstdiv0_sync_r1_reg" *) 
  FDPE rstdiv0_sync_r1_reg_rep__2
       (.C(ui_clk),
        .CE(1'b1),
        .D(rstdiv0_sync_r[11]),
        .PRE(\rst_ref_sync_r_reg[0][14] ),
        .Q(rstdiv0_sync_r1_reg_rep__2_n_0));
  (* ORIG_CELL_NAME = "rstdiv0_sync_r1_reg" *) 
  FDPE rstdiv0_sync_r1_reg_rep__3
       (.C(ui_clk),
        .CE(1'b1),
        .D(rstdiv0_sync_r[11]),
        .PRE(\rst_ref_sync_r_reg[0][14] ),
        .Q(rstdiv0_sync_r1_reg_rep__3_n_0));
  (* ORIG_CELL_NAME = "rstdiv0_sync_r1_reg" *) 
  FDPE rstdiv0_sync_r1_reg_rep__4
       (.C(ui_clk),
        .CE(1'b1),
        .D(rstdiv0_sync_r[11]),
        .PRE(\rst_ref_sync_r_reg[0][14] ),
        .Q(rstdiv0_sync_r1_reg_rep__4_n_0));
  (* ORIG_CELL_NAME = "rstdiv0_sync_r1_reg" *) 
  FDPE rstdiv0_sync_r1_reg_rep__5
       (.C(ui_clk),
        .CE(1'b1),
        .D(rstdiv0_sync_r[11]),
        .PRE(\rst_ref_sync_r_reg[0][14] ),
        .Q(rstdiv0_sync_r1_reg_rep__5_n_0));
  (* ORIG_CELL_NAME = "rstdiv0_sync_r1_reg" *) 
  FDPE rstdiv0_sync_r1_reg_rep__6
       (.C(ui_clk),
        .CE(1'b1),
        .D(rstdiv0_sync_r[11]),
        .PRE(\rst_ref_sync_r_reg[0][14] ),
        .Q(rstdiv0_sync_r1_reg_rep__6_n_0));
  (* ORIG_CELL_NAME = "rstdiv0_sync_r1_reg" *) 
  FDPE rstdiv0_sync_r1_reg_rep__7
       (.C(ui_clk),
        .CE(1'b1),
        .D(rstdiv0_sync_r[11]),
        .PRE(\rst_ref_sync_r_reg[0][14] ),
        .Q(rstdiv0_sync_r1_reg_rep__7_n_0));
  (* ORIG_CELL_NAME = "rstdiv0_sync_r1_reg" *) 
  FDPE rstdiv0_sync_r1_reg_rep__8
       (.C(ui_clk),
        .CE(1'b1),
        .D(rstdiv0_sync_r[11]),
        .PRE(\rst_ref_sync_r_reg[0][14] ),
        .Q(rstdiv0_sync_r1_reg_rep__8_n_0));
  (* ORIG_CELL_NAME = "rstdiv0_sync_r1_reg" *) 
  FDPE rstdiv0_sync_r1_reg_rep__9
       (.C(ui_clk),
        .CE(1'b1),
        .D(rstdiv0_sync_r[11]),
        .PRE(\rst_ref_sync_r_reg[0][14] ),
        .Q(rstdiv0_sync_r1_reg_rep__9_n_0));
  FDPE \rstdiv0_sync_r_reg[0] 
       (.C(ui_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\rst_ref_sync_r_reg[0][14] ),
        .Q(rstdiv0_sync_r[0]));
  FDPE \rstdiv0_sync_r_reg[10] 
       (.C(ui_clk),
        .CE(1'b1),
        .D(rstdiv0_sync_r[9]),
        .PRE(\rst_ref_sync_r_reg[0][14] ),
        .Q(rstdiv0_sync_r[10]));
  FDPE \rstdiv0_sync_r_reg[11] 
       (.C(ui_clk),
        .CE(1'b1),
        .D(rstdiv0_sync_r[10]),
        .PRE(\rst_ref_sync_r_reg[0][14] ),
        .Q(rstdiv0_sync_r[11]));
  FDPE \rstdiv0_sync_r_reg[1] 
       (.C(ui_clk),
        .CE(1'b1),
        .D(rstdiv0_sync_r[0]),
        .PRE(\rst_ref_sync_r_reg[0][14] ),
        .Q(rstdiv0_sync_r[1]));
  FDPE \rstdiv0_sync_r_reg[2] 
       (.C(ui_clk),
        .CE(1'b1),
        .D(rstdiv0_sync_r[1]),
        .PRE(\rst_ref_sync_r_reg[0][14] ),
        .Q(rstdiv0_sync_r[2]));
  FDPE \rstdiv0_sync_r_reg[3] 
       (.C(ui_clk),
        .CE(1'b1),
        .D(rstdiv0_sync_r[2]),
        .PRE(\rst_ref_sync_r_reg[0][14] ),
        .Q(rstdiv0_sync_r[3]));
  FDPE \rstdiv0_sync_r_reg[4] 
       (.C(ui_clk),
        .CE(1'b1),
        .D(rstdiv0_sync_r[3]),
        .PRE(\rst_ref_sync_r_reg[0][14] ),
        .Q(rstdiv0_sync_r[4]));
  FDPE \rstdiv0_sync_r_reg[5] 
       (.C(ui_clk),
        .CE(1'b1),
        .D(rstdiv0_sync_r[4]),
        .PRE(\rst_ref_sync_r_reg[0][14] ),
        .Q(rstdiv0_sync_r[5]));
  FDPE \rstdiv0_sync_r_reg[6] 
       (.C(ui_clk),
        .CE(1'b1),
        .D(rstdiv0_sync_r[5]),
        .PRE(\rst_ref_sync_r_reg[0][14] ),
        .Q(rstdiv0_sync_r[6]));
  FDPE \rstdiv0_sync_r_reg[7] 
       (.C(ui_clk),
        .CE(1'b1),
        .D(rstdiv0_sync_r[6]),
        .PRE(\rst_ref_sync_r_reg[0][14] ),
        .Q(rstdiv0_sync_r[7]));
  FDPE \rstdiv0_sync_r_reg[8] 
       (.C(ui_clk),
        .CE(1'b1),
        .D(rstdiv0_sync_r[7]),
        .PRE(\rst_ref_sync_r_reg[0][14] ),
        .Q(rstdiv0_sync_r[8]));
  FDPE \rstdiv0_sync_r_reg[9] 
       (.C(ui_clk),
        .CE(1'b1),
        .D(rstdiv0_sync_r[8]),
        .PRE(\rst_ref_sync_r_reg[0][14] ),
        .Q(rstdiv0_sync_r[9]));
  (* RTL_MAX_FANOUT = "found" *) 
  (* syn_maxfan = "10" *) 
  FDPE rstdiv2_sync_r1_reg
       (.C(\gen_ui_extra_clocks.u_bufg_clk_div2_n_0 ),
        .CE(1'b1),
        .D(rstdiv2_sync_r[11]),
        .PRE(\rst_ref_sync_r_reg[0][14] ),
        .Q(rstdiv2_sync_r1));
  FDPE \rstdiv2_sync_r_reg[0] 
       (.C(\gen_ui_extra_clocks.u_bufg_clk_div2_n_0 ),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\rst_ref_sync_r_reg[0][14] ),
        .Q(rstdiv2_sync_r[0]));
  FDPE \rstdiv2_sync_r_reg[10] 
       (.C(\gen_ui_extra_clocks.u_bufg_clk_div2_n_0 ),
        .CE(1'b1),
        .D(rstdiv2_sync_r[9]),
        .PRE(\rst_ref_sync_r_reg[0][14] ),
        .Q(rstdiv2_sync_r[10]));
  FDPE \rstdiv2_sync_r_reg[11] 
       (.C(\gen_ui_extra_clocks.u_bufg_clk_div2_n_0 ),
        .CE(1'b1),
        .D(rstdiv2_sync_r[10]),
        .PRE(\rst_ref_sync_r_reg[0][14] ),
        .Q(rstdiv2_sync_r[11]));
  FDPE \rstdiv2_sync_r_reg[1] 
       (.C(\gen_ui_extra_clocks.u_bufg_clk_div2_n_0 ),
        .CE(1'b1),
        .D(rstdiv2_sync_r[0]),
        .PRE(\rst_ref_sync_r_reg[0][14] ),
        .Q(rstdiv2_sync_r[1]));
  FDPE \rstdiv2_sync_r_reg[2] 
       (.C(\gen_ui_extra_clocks.u_bufg_clk_div2_n_0 ),
        .CE(1'b1),
        .D(rstdiv2_sync_r[1]),
        .PRE(\rst_ref_sync_r_reg[0][14] ),
        .Q(rstdiv2_sync_r[2]));
  FDPE \rstdiv2_sync_r_reg[3] 
       (.C(\gen_ui_extra_clocks.u_bufg_clk_div2_n_0 ),
        .CE(1'b1),
        .D(rstdiv2_sync_r[2]),
        .PRE(\rst_ref_sync_r_reg[0][14] ),
        .Q(rstdiv2_sync_r[3]));
  FDPE \rstdiv2_sync_r_reg[4] 
       (.C(\gen_ui_extra_clocks.u_bufg_clk_div2_n_0 ),
        .CE(1'b1),
        .D(rstdiv2_sync_r[3]),
        .PRE(\rst_ref_sync_r_reg[0][14] ),
        .Q(rstdiv2_sync_r[4]));
  FDPE \rstdiv2_sync_r_reg[5] 
       (.C(\gen_ui_extra_clocks.u_bufg_clk_div2_n_0 ),
        .CE(1'b1),
        .D(rstdiv2_sync_r[4]),
        .PRE(\rst_ref_sync_r_reg[0][14] ),
        .Q(rstdiv2_sync_r[5]));
  FDPE \rstdiv2_sync_r_reg[6] 
       (.C(\gen_ui_extra_clocks.u_bufg_clk_div2_n_0 ),
        .CE(1'b1),
        .D(rstdiv2_sync_r[5]),
        .PRE(\rst_ref_sync_r_reg[0][14] ),
        .Q(rstdiv2_sync_r[6]));
  FDPE \rstdiv2_sync_r_reg[7] 
       (.C(\gen_ui_extra_clocks.u_bufg_clk_div2_n_0 ),
        .CE(1'b1),
        .D(rstdiv2_sync_r[6]),
        .PRE(\rst_ref_sync_r_reg[0][14] ),
        .Q(rstdiv2_sync_r[7]));
  FDPE \rstdiv2_sync_r_reg[8] 
       (.C(\gen_ui_extra_clocks.u_bufg_clk_div2_n_0 ),
        .CE(1'b1),
        .D(rstdiv2_sync_r[7]),
        .PRE(\rst_ref_sync_r_reg[0][14] ),
        .Q(rstdiv2_sync_r[8]));
  FDPE \rstdiv2_sync_r_reg[9] 
       (.C(\gen_ui_extra_clocks.u_bufg_clk_div2_n_0 ),
        .CE(1'b1),
        .D(rstdiv2_sync_r[8]),
        .PRE(\rst_ref_sync_r_reg[0][14] ),
        .Q(rstdiv2_sync_r[9]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \samp_edge_cnt0_r[0]_i_1 
       (.I0(\cnt_shift_r_reg[0] ),
        .I1(samp_edge_cnt0_en_r),
        .O(clear));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \tap_cnt_cpt_r[5]_i_1 
       (.I0(\cnt_shift_r_reg[0] ),
        .I1(new_cnt_cpt_r_reg),
        .O(\tap_cnt_cpt_r_reg[0] ));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  LUT1 #(
    .INIT(2'h2)) 
    tempmon_sample_en_102_i_1
       (.I0(rstdiv0_sync_r1_reg_rep__6_n_0),
        .O(\three_dec_max_limit_reg[0] ));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  LUT1 #(
    .INIT(2'h2)) 
    \tempmon_state[0]_i_1 
       (.I0(rstdiv0_sync_r1_reg_rep__7_n_0),
        .O(SS));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BUFG u_bufg_clkdiv0
       (.I(clk_pll_i),
        .O(ui_clk));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BUFH u_bufh_pll_clk3
       (.I(pll_clk3_out),
        .O(pll_clk3));
  LUT1 #(
    .INIT(2'h2)) 
    ui_clk_sync_rst_INST_0
       (.I0(rstdiv0_sync_r1_reg_rep_n_0),
        .O(ui_clk_sync_rst));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \wait_cnt_r[3]_i_1 
       (.I0(\cnt_shift_r_reg[0] ),
        .I1(pi_cnt_dec),
        .O(\wait_cnt_r_reg[0] ));
endmodule

module Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_iodelay_ctrl
   (rst_sync_r1_reg,
    AS,
    mmcm_clk,
    sys_rst,
    sys_rst_0,
    ref_dll_lock);
  output rst_sync_r1_reg;
  output [0:0]AS;
  input mmcm_clk;
  input sys_rst;
  input sys_rst_0;
  input ref_dll_lock;

  wire [0:0]AS;
  wire [0:0]iodelay_ctrl_rdy;
  wire mmcm_clk;
  wire ref_dll_lock;
  wire [0:0]rst_ref;
  wire \rst_ref_sync_r_reg_n_0_[0][0] ;
  wire \rst_ref_sync_r_reg_n_0_[0][10] ;
  wire \rst_ref_sync_r_reg_n_0_[0][11] ;
  wire \rst_ref_sync_r_reg_n_0_[0][12] ;
  wire \rst_ref_sync_r_reg_n_0_[0][13] ;
  wire \rst_ref_sync_r_reg_n_0_[0][1] ;
  wire \rst_ref_sync_r_reg_n_0_[0][2] ;
  wire \rst_ref_sync_r_reg_n_0_[0][3] ;
  wire \rst_ref_sync_r_reg_n_0_[0][4] ;
  wire \rst_ref_sync_r_reg_n_0_[0][5] ;
  wire \rst_ref_sync_r_reg_n_0_[0][6] ;
  wire \rst_ref_sync_r_reg_n_0_[0][7] ;
  wire \rst_ref_sync_r_reg_n_0_[0][8] ;
  wire \rst_ref_sync_r_reg_n_0_[0][9] ;
  wire rst_sync_r1_reg;
  wire sys_rst;
  wire sys_rst_0;

  LUT1 #(
    .INIT(2'h1)) 
    plle2_i_i_1
       (.I0(sys_rst),
        .O(AS));
  (* syn_maxfan = "10" *) 
  FDPE \rst_ref_sync_r_reg[0][0] 
       (.C(mmcm_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(AS),
        .Q(\rst_ref_sync_r_reg_n_0_[0][0] ));
  (* syn_maxfan = "10" *) 
  FDPE \rst_ref_sync_r_reg[0][10] 
       (.C(mmcm_clk),
        .CE(1'b1),
        .D(\rst_ref_sync_r_reg_n_0_[0][9] ),
        .PRE(AS),
        .Q(\rst_ref_sync_r_reg_n_0_[0][10] ));
  (* syn_maxfan = "10" *) 
  FDPE \rst_ref_sync_r_reg[0][11] 
       (.C(mmcm_clk),
        .CE(1'b1),
        .D(\rst_ref_sync_r_reg_n_0_[0][10] ),
        .PRE(AS),
        .Q(\rst_ref_sync_r_reg_n_0_[0][11] ));
  (* syn_maxfan = "10" *) 
  FDPE \rst_ref_sync_r_reg[0][12] 
       (.C(mmcm_clk),
        .CE(1'b1),
        .D(\rst_ref_sync_r_reg_n_0_[0][11] ),
        .PRE(AS),
        .Q(\rst_ref_sync_r_reg_n_0_[0][12] ));
  (* syn_maxfan = "10" *) 
  FDPE \rst_ref_sync_r_reg[0][13] 
       (.C(mmcm_clk),
        .CE(1'b1),
        .D(\rst_ref_sync_r_reg_n_0_[0][12] ),
        .PRE(AS),
        .Q(\rst_ref_sync_r_reg_n_0_[0][13] ));
  (* syn_maxfan = "10" *) 
  FDPE \rst_ref_sync_r_reg[0][14] 
       (.C(mmcm_clk),
        .CE(1'b1),
        .D(\rst_ref_sync_r_reg_n_0_[0][13] ),
        .PRE(AS),
        .Q(rst_ref));
  (* syn_maxfan = "10" *) 
  FDPE \rst_ref_sync_r_reg[0][1] 
       (.C(mmcm_clk),
        .CE(1'b1),
        .D(\rst_ref_sync_r_reg_n_0_[0][0] ),
        .PRE(AS),
        .Q(\rst_ref_sync_r_reg_n_0_[0][1] ));
  (* syn_maxfan = "10" *) 
  FDPE \rst_ref_sync_r_reg[0][2] 
       (.C(mmcm_clk),
        .CE(1'b1),
        .D(\rst_ref_sync_r_reg_n_0_[0][1] ),
        .PRE(AS),
        .Q(\rst_ref_sync_r_reg_n_0_[0][2] ));
  (* syn_maxfan = "10" *) 
  FDPE \rst_ref_sync_r_reg[0][3] 
       (.C(mmcm_clk),
        .CE(1'b1),
        .D(\rst_ref_sync_r_reg_n_0_[0][2] ),
        .PRE(AS),
        .Q(\rst_ref_sync_r_reg_n_0_[0][3] ));
  (* syn_maxfan = "10" *) 
  FDPE \rst_ref_sync_r_reg[0][4] 
       (.C(mmcm_clk),
        .CE(1'b1),
        .D(\rst_ref_sync_r_reg_n_0_[0][3] ),
        .PRE(AS),
        .Q(\rst_ref_sync_r_reg_n_0_[0][4] ));
  (* syn_maxfan = "10" *) 
  FDPE \rst_ref_sync_r_reg[0][5] 
       (.C(mmcm_clk),
        .CE(1'b1),
        .D(\rst_ref_sync_r_reg_n_0_[0][4] ),
        .PRE(AS),
        .Q(\rst_ref_sync_r_reg_n_0_[0][5] ));
  (* syn_maxfan = "10" *) 
  FDPE \rst_ref_sync_r_reg[0][6] 
       (.C(mmcm_clk),
        .CE(1'b1),
        .D(\rst_ref_sync_r_reg_n_0_[0][5] ),
        .PRE(AS),
        .Q(\rst_ref_sync_r_reg_n_0_[0][6] ));
  (* syn_maxfan = "10" *) 
  FDPE \rst_ref_sync_r_reg[0][7] 
       (.C(mmcm_clk),
        .CE(1'b1),
        .D(\rst_ref_sync_r_reg_n_0_[0][6] ),
        .PRE(AS),
        .Q(\rst_ref_sync_r_reg_n_0_[0][7] ));
  (* syn_maxfan = "10" *) 
  FDPE \rst_ref_sync_r_reg[0][8] 
       (.C(mmcm_clk),
        .CE(1'b1),
        .D(\rst_ref_sync_r_reg_n_0_[0][7] ),
        .PRE(AS),
        .Q(\rst_ref_sync_r_reg_n_0_[0][8] ));
  (* syn_maxfan = "10" *) 
  FDPE \rst_ref_sync_r_reg[0][9] 
       (.C(mmcm_clk),
        .CE(1'b1),
        .D(\rst_ref_sync_r_reg_n_0_[0][8] ),
        .PRE(AS),
        .Q(\rst_ref_sync_r_reg_n_0_[0][9] ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \rstdiv2_sync_r[11]_i_1 
       (.I0(sys_rst),
        .I1(iodelay_ctrl_rdy),
        .I2(sys_rst_0),
        .I3(ref_dll_lock),
        .O(rst_sync_r1_reg));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* IODELAY_GROUP = "ALARM_CLOCK_MIG_7SERIES_0_0_IODELAY_MIG0" *) 
  IDELAYCTRL #(
    .SIM_DEVICE("7SERIES")) 
    u_idelayctrl_200
       (.RDY(iodelay_ctrl_rdy),
        .REFCLK(mmcm_clk),
        .RST(rst_ref));
endmodule

module Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_mc
   (req_periodic_rd_r_lcl_reg,
    accept_ns,
    \periodic_read_request.periodic_rd_r_lcl_reg ,
    app_ref_ack,
    mc_cmd,
    p_0_in,
    E,
    idle,
    tempmon_sample_en,
    mc_ras_n,
    mc_cs_n,
    mc_odt,
    mc_wrdata_en,
    mc_cas_n,
    \maint_controller.maint_wip_r_lcl_reg ,
    app_sr_active,
    refresh_bank_r,
    Q,
    \cmd_pipe_plus.mc_bank_reg[5]_0 ,
    \cmd_pipe_plus.mc_address_reg[38]_0 ,
    \read_fifo.tail_r_reg[1] ,
    \rd_ptr_timing_reg[0] ,
    phy_dout,
    mc_we_n,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[2] ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[1] ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[5] ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ,
    \cmd_pipe_plus.mc_bank_reg[8]_0 ,
    \cmd_pipe_plus.mc_bank_reg[8]_1 ,
    pointer_we,
    \write_buffer.wr_buf_out_data_reg[5] ,
    \my_empty_reg[6] ,
    \my_empty_reg[6]_0 ,
    \rd_ptr_timing_reg[0]_0 ,
    \phy_ctl_wd_i1_reg[19] ,
    \phy_ctl_wd_i1_reg[22] ,
    \phy_ctl_wd_i1_reg[21] ,
    \phy_ctl_wd_i1_reg[20] ,
    \phy_ctl_wd_i1_reg[17] ,
    sys_rst,
    was_wr0,
    SR,
    p_145_out,
    p_106_out,
    p_67_out,
    p_28_out,
    phy_mc_cmd_full,
    rstdiv0_sync_r1_reg_rep,
    phy_mc_ctl_full,
    S,
    \app_addr_r2_reg[22] ,
    \app_addr_r2_reg[22]_0 ,
    \app_addr_r2_reg[22]_1 ,
    I572,
    init_calib_complete_reg_rep__9,
    rstdiv0_sync_r1_reg_rep__14,
    app_rdy,
    app_en_r2,
    rstdiv0_sync_r1_reg_rep__13,
    init_complete_r1_timing_reg,
    \my_empty_reg[4] ,
    init_calib_complete_reg_rep__0,
    init_calib_complete_reg_rep,
    \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][5] ,
    init_calib_complete_reg_rep__9_0,
    \app_cmd_r2_reg[0] ,
    \app_cmd_r2_reg[1] ,
    row,
    phy_mc_data_full,
    rstdiv0_sync_r1_reg_rep__11,
    ram_init_done_r,
    D,
    \app_addr_r1_reg[25] ,
    \app_addr_r1_reg[9] ,
    \my_empty_reg[4]_0 );
  output req_periodic_rd_r_lcl_reg;
  output accept_ns;
  output \periodic_read_request.periodic_rd_r_lcl_reg ;
  output app_ref_ack;
  output [1:0]mc_cmd;
  output p_0_in;
  output [0:0]E;
  output idle;
  output tempmon_sample_en;
  output [2:0]mc_ras_n;
  output [0:0]mc_cs_n;
  output [0:0]mc_odt;
  output mc_wrdata_en;
  output [2:0]mc_cas_n;
  output \maint_controller.maint_wip_r_lcl_reg ;
  output app_sr_active;
  output refresh_bank_r;
  output [2:0]Q;
  output [2:0]\cmd_pipe_plus.mc_bank_reg[5]_0 ;
  output [3:0]\cmd_pipe_plus.mc_address_reg[38]_0 ;
  output [0:0]\read_fifo.tail_r_reg[1] ;
  output [5:0]\rd_ptr_timing_reg[0] ;
  output [0:0]phy_dout;
  output [2:0]mc_we_n;
  output \rb_hit_busies.rb_hit_busies_r_lcl_reg[2] ;
  output \rb_hit_busies.rb_hit_busies_r_lcl_reg[1] ;
  output \rb_hit_busies.rb_hit_busies_r_lcl_reg[5] ;
  output \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ;
  output [2:0]\cmd_pipe_plus.mc_bank_reg[8]_0 ;
  output [2:0]\cmd_pipe_plus.mc_bank_reg[8]_1 ;
  output pointer_we;
  output [3:0]\write_buffer.wr_buf_out_data_reg[5] ;
  output [33:0]\my_empty_reg[6] ;
  output [8:0]\my_empty_reg[6]_0 ;
  output [1:0]\rd_ptr_timing_reg[0]_0 ;
  output [1:0]\phy_ctl_wd_i1_reg[19] ;
  output \phy_ctl_wd_i1_reg[22] ;
  output \phy_ctl_wd_i1_reg[21] ;
  output \phy_ctl_wd_i1_reg[20] ;
  output \phy_ctl_wd_i1_reg[17] ;
  input sys_rst;
  input was_wr0;
  input [0:0]SR;
  input p_145_out;
  input p_106_out;
  input p_67_out;
  input p_28_out;
  input phy_mc_cmd_full;
  input rstdiv0_sync_r1_reg_rep;
  input phy_mc_ctl_full;
  input [0:0]S;
  input [0:0]\app_addr_r2_reg[22] ;
  input [0:0]\app_addr_r2_reg[22]_0 ;
  input [0:0]\app_addr_r2_reg[22]_1 ;
  input I572;
  input init_calib_complete_reg_rep__9;
  input rstdiv0_sync_r1_reg_rep__14;
  input app_rdy;
  input app_en_r2;
  input rstdiv0_sync_r1_reg_rep__13;
  input init_complete_r1_timing_reg;
  input \my_empty_reg[4] ;
  input init_calib_complete_reg_rep__0;
  input init_calib_complete_reg_rep;
  input [5:0]\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][5] ;
  input init_calib_complete_reg_rep__9_0;
  input \app_cmd_r2_reg[0] ;
  input [0:0]\app_cmd_r2_reg[1] ;
  input [12:0]row;
  input phy_mc_data_full;
  input rstdiv0_sync_r1_reg_rep__11;
  input ram_init_done_r;
  input [3:0]D;
  input [2:0]\app_addr_r1_reg[25] ;
  input [6:0]\app_addr_r1_reg[9] ;
  input \my_empty_reg[4]_0 ;

  wire [3:0]D;
  wire [0:0]E;
  wire I572;
  wire [2:0]Q;
  wire [0:0]S;
  wire [0:0]SR;
  wire accept_ns;
  wire [2:0]\app_addr_r1_reg[25] ;
  wire [6:0]\app_addr_r1_reg[9] ;
  wire [0:0]\app_addr_r2_reg[22] ;
  wire [0:0]\app_addr_r2_reg[22]_0 ;
  wire [0:0]\app_addr_r2_reg[22]_1 ;
  wire \app_cmd_r2_reg[0] ;
  wire [0:0]\app_cmd_r2_reg[1] ;
  wire app_en_r2;
  wire app_rdy;
  wire app_ref_ack;
  wire app_sr_active;
  wire \arb_mux0/arb_select0/cke_r ;
  wire bank_mach0_n_10;
  wire bank_mach0_n_100;
  wire bank_mach0_n_21;
  wire bank_mach0_n_23;
  wire bank_mach0_n_24;
  wire bank_mach0_n_29;
  wire bank_mach0_n_9;
  wire bank_mach0_n_92;
  wire bank_mach0_n_99;
  wire clear_periodic_rd_request;
  wire [3:0]\cmd_pipe_plus.mc_address_reg[38]_0 ;
  wire \cmd_pipe_plus.mc_aux_out0_reg_n_0_[1] ;
  wire [2:0]\cmd_pipe_plus.mc_bank_reg[5]_0 ;
  wire [2:0]\cmd_pipe_plus.mc_bank_reg[8]_0 ;
  wire [2:0]\cmd_pipe_plus.mc_bank_reg[8]_1 ;
  wire col_mach0_n_6;
  wire col_mach0_n_7;
  wire col_periodic_rd;
  wire col_rd_wr;
  wire [3:0]col_wr_data_buf_addr;
  wire [3:0]col_wr_data_buf_addr_r;
  wire idle;
  wire inhbt_act_faw_r;
  wire init_calib_complete_reg_rep;
  wire init_calib_complete_reg_rep__0;
  wire init_calib_complete_reg_rep__9;
  wire init_calib_complete_reg_rep__9_0;
  wire init_complete_r1_timing_reg;
  wire insert_maint_r1;
  wire \maint_controller.maint_wip_r_lcl_reg ;
  wire maint_rank_r;
  wire maint_ref_zq_wip;
  wire maint_req_r;
  wire maint_sre_r;
  wire maint_srx_r;
  wire maint_wip_r;
  wire [38:3]mc_address_ns;
  wire [8:0]mc_bank_ns;
  wire [2:0]mc_cas_n;
  wire [1:0]mc_cas_n_ns;
  wire [1:1]mc_cke_ns;
  wire [1:0]mc_cmd;
  wire [1:1]mc_cmd_ns;
  wire [0:0]mc_cs_n;
  wire [1:1]mc_cs_n_ns;
  wire [2:1]mc_data_offset_ns;
  wire [0:0]mc_odt;
  wire [0:0]mc_odt_ns;
  wire [2:0]mc_ras_n;
  wire [2:1]mc_ras_n_ns;
  wire mc_read_idle_ns;
  wire mc_ref_zq_wip_ns;
  wire [2:0]mc_we_n;
  wire [2:1]mc_we_n_ns;
  wire mc_wrdata_en;
  wire \my_empty_reg[4] ;
  wire \my_empty_reg[4]_0 ;
  wire [33:0]\my_empty_reg[6] ;
  wire [8:0]\my_empty_reg[6]_0 ;
  wire p_0_in;
  wire p_106_out;
  wire p_145_out;
  wire p_28_out;
  wire p_67_out;
  wire \periodic_read_request.periodic_rd_r_lcl_reg ;
  wire \phy_ctl_wd_i1_reg[17] ;
  wire [1:0]\phy_ctl_wd_i1_reg[19] ;
  wire \phy_ctl_wd_i1_reg[20] ;
  wire \phy_ctl_wd_i1_reg[21] ;
  wire \phy_ctl_wd_i1_reg[22] ;
  wire [0:0]phy_dout;
  wire phy_mc_cmd_full;
  wire phy_mc_ctl_full;
  wire phy_mc_data_full;
  wire pointer_we;
  wire ram_init_done_r;
  wire \rank_cntrl[0].rank_cntrl0/act_this_rank ;
  wire \rank_cntrl[0].rank_cntrl0/read_this_rank ;
  wire \rank_cntrl[0].rank_cntrl0/read_this_rank_r ;
  wire [0:0]\rank_cntrl[0].rank_cntrl0/wtr_cnt_ns ;
  wire \rank_common0/periodic_rd_grant_r ;
  wire \rank_common0/sre_clears_sre_request ;
  wire [5:0]\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][5] ;
  wire rank_mach0_n_12;
  wire rank_mach0_n_14;
  wire rank_mach0_n_15;
  wire rank_mach0_n_16;
  wire rank_mach0_n_17;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[1] ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[2] ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[5] ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ;
  wire [5:0]\rd_ptr_timing_reg[0] ;
  wire [1:0]\rd_ptr_timing_reg[0]_0 ;
  wire [0:0]\read_fifo.tail_r_reg[1] ;
  wire refresh_bank_r;
  wire req_periodic_rd_r_lcl_reg;
  wire [12:0]row;
  wire rstdiv0_sync_r1_reg_rep;
  wire rstdiv0_sync_r1_reg_rep__11;
  wire rstdiv0_sync_r1_reg_rep__13;
  wire rstdiv0_sync_r1_reg_rep__14;
  wire [1:1]rtw_cnt_r;
  wire sent_col;
  wire sys_rst;
  wire tempmon_sample_en;
  wire was_wr0;
  wire [3:0]\write_buffer.wr_buf_out_data_reg[5] ;
  wire [1:0]wtr_cnt_r;

  Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_bank_mach bank_mach0
       (.D(\arb_mux0/arb_select0/cke_r ),
        .DIC(col_periodic_rd),
        .E(mc_cmd_ns),
        .I572(I572),
        .Q(Q),
        .S(S),
        .SR(SR),
        .accept_ns(accept_ns),
        .act_this_rank(\rank_cntrl[0].rank_cntrl0/act_this_rank ),
        .\app_addr_r1_reg[25] (\app_addr_r1_reg[25] ),
        .\app_addr_r1_reg[9] (\app_addr_r1_reg[9] ),
        .\app_addr_r2_reg[22] (\app_addr_r2_reg[22] ),
        .\app_addr_r2_reg[22]_0 (\app_addr_r2_reg[22]_0 ),
        .\app_addr_r2_reg[22]_1 (\app_addr_r2_reg[22]_1 ),
        .\app_cmd_r2_reg[0] (\app_cmd_r2_reg[0] ),
        .\app_cmd_r2_reg[1] (\app_cmd_r2_reg[1] ),
        .app_en_r2(app_en_r2),
        .app_rdy(app_rdy),
        .clear_periodic_rd_request(clear_periodic_rd_request),
        .\cmd_pipe_plus.mc_address_reg[38] (\cmd_pipe_plus.mc_address_reg[38]_0 ),
        .\cmd_pipe_plus.mc_address_reg[38]_0 ({mc_address_ns[38:13],mc_address_ns[10:3]}),
        .\cmd_pipe_plus.mc_aux_out0_reg[1] (bank_mach0_n_10),
        .\cmd_pipe_plus.mc_aux_out0_reg[1]_0 (\cmd_pipe_plus.mc_aux_out0_reg_n_0_[1] ),
        .\cmd_pipe_plus.mc_bank_reg[5] (\cmd_pipe_plus.mc_bank_reg[5]_0 ),
        .\cmd_pipe_plus.mc_bank_reg[8] (mc_bank_ns),
        .\cmd_pipe_plus.mc_bank_reg[8]_0 (\cmd_pipe_plus.mc_bank_reg[8]_0 ),
        .\cmd_pipe_plus.mc_bank_reg[8]_1 (\cmd_pipe_plus.mc_bank_reg[8]_1 ),
        .\cmd_pipe_plus.mc_cas_n_reg[2] ({bank_mach0_n_21,mc_cas_n_ns[1]}),
        .\cmd_pipe_plus.mc_data_offset_reg[0] (bank_mach0_n_23),
        .\cmd_pipe_plus.mc_data_offset_reg[2] (mc_data_offset_ns),
        .\cmd_pipe_plus.mc_ras_n_reg[0] (bank_mach0_n_9),
        .\cmd_pipe_plus.mc_we_n_reg[0] (bank_mach0_n_100),
        .col_rd_wr(col_rd_wr),
        .col_wr_data_buf_addr(col_wr_data_buf_addr),
        .\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] (col_wr_data_buf_addr_r),
        .\inhbt_act_faw.faw_cnt_r_reg[2] (bank_mach0_n_99),
        .inhbt_act_faw_r(inhbt_act_faw_r),
        .init_calib_complete_reg_rep__9(init_calib_complete_reg_rep__9),
        .insert_maint_r1(insert_maint_r1),
        .\maint_controller.maint_wip_r_lcl_reg (\maint_controller.maint_wip_r_lcl_reg ),
        .maint_rank_r(maint_rank_r),
        .maint_req_r(maint_req_r),
        .maint_sre_r(maint_sre_r),
        .maint_srx_r(maint_srx_r),
        .maint_wip_r(maint_wip_r),
        .\maintenance_request.maint_rank_r_lcl_reg[0] (rank_mach0_n_17),
        .\maintenance_request.maint_req_r_lcl_reg (rank_mach0_n_14),
        .\maintenance_request.maint_sre_r_lcl_reg (rank_mach0_n_15),
        .\maintenance_request.maint_sre_r_lcl_reg_0 (rank_mach0_n_16),
        .\maintenance_request.maint_srx_r_lcl_reg (mc_cke_ns),
        .\maintenance_request.maint_srx_r_lcl_reg_0 (rank_mach0_n_12),
        .mc_cas_n_ns(mc_cas_n_ns[0]),
        .mc_cs_n_ns(mc_cs_n_ns),
        .mc_odt_ns(mc_odt_ns),
        .mc_ras_n_ns(mc_ras_n_ns),
        .mc_we_n_ns(mc_we_n_ns),
        .p_106_out(p_106_out),
        .p_145_out(p_145_out),
        .p_28_out(p_28_out),
        .p_67_out(p_67_out),
        .\periodic_rd_generation.periodic_rd_timer_r_reg[2] (bank_mach0_n_29),
        .periodic_rd_grant_r(\rank_common0/periodic_rd_grant_r ),
        .\periodic_read_request.periodic_rd_r_lcl_reg (\periodic_read_request.periodic_rd_r_lcl_reg ),
        .phy_mc_cmd_full(phy_mc_cmd_full),
        .phy_mc_ctl_full(phy_mc_ctl_full),
        .phy_mc_data_full(phy_mc_data_full),
        .\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][2] (\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][5] [2:1]),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[1] (\rb_hit_busies.rb_hit_busies_r_lcl_reg[1] ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[2] (\rb_hit_busies.rb_hit_busies_r_lcl_reg[2] ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[5] (\rb_hit_busies.rb_hit_busies_r_lcl_reg[5] ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ),
        .read_this_rank(\rank_cntrl[0].rank_cntrl0/read_this_rank ),
        .read_this_rank_r(\rank_cntrl[0].rank_cntrl0/read_this_rank_r ),
        .req_periodic_rd_r_lcl_reg(req_periodic_rd_r_lcl_reg),
        .row(row),
        .rstdiv0_sync_r1_reg_rep(rstdiv0_sync_r1_reg_rep),
        .rstdiv0_sync_r1_reg_rep__11(rstdiv0_sync_r1_reg_rep__11),
        .rstdiv0_sync_r1_reg_rep__13(rstdiv0_sync_r1_reg_rep__13),
        .rstdiv0_sync_r1_reg_rep__14(rstdiv0_sync_r1_reg_rep__14),
        .\rtw_timer.rtw_cnt_r_reg[1] (bank_mach0_n_24),
        .\rtw_timer.rtw_cnt_r_reg[1]_0 (rtw_cnt_r),
        .sent_col(sent_col),
        .sre_clears_sre_request(\rank_common0/sre_clears_sre_request ),
        .\strict_mode.rd_data_buf_addr_r_lcl_reg[2] (D),
        .sys_rst(sys_rst),
        .was_wr0(was_wr0),
        .\wtr_timer.wtr_cnt_r_reg[0] (\rank_cntrl[0].rank_cntrl0/wtr_cnt_ns ),
        .\wtr_timer.wtr_cnt_r_reg[1] (bank_mach0_n_92),
        .\wtr_timer.wtr_cnt_r_reg[1]_0 (wtr_cnt_r));
  FDRE \cmd_pipe_plus.mc_address_reg[10] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(mc_address_ns[10]),
        .Q(\my_empty_reg[6] [7]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_address_reg[13] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(mc_address_ns[13]),
        .Q(\my_empty_reg[6] [8]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_address_reg[14] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(mc_address_ns[14]),
        .Q(\my_empty_reg[6] [9]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_address_reg[15] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(mc_address_ns[15]),
        .Q(\my_empty_reg[6] [10]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_address_reg[16] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(mc_address_ns[16]),
        .Q(\my_empty_reg[6] [11]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_address_reg[17] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(mc_address_ns[17]),
        .Q(\my_empty_reg[6] [12]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_address_reg[18] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(mc_address_ns[18]),
        .Q(\my_empty_reg[6] [13]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_address_reg[19] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(mc_address_ns[19]),
        .Q(\my_empty_reg[6] [14]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_address_reg[20] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(mc_address_ns[20]),
        .Q(\my_empty_reg[6] [15]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_address_reg[21] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(mc_address_ns[21]),
        .Q(\my_empty_reg[6] [16]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_address_reg[22] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(mc_address_ns[22]),
        .Q(\my_empty_reg[6] [17]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_address_reg[23] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(mc_address_ns[23]),
        .Q(\my_empty_reg[6] [18]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_address_reg[24] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(mc_address_ns[24]),
        .Q(\my_empty_reg[6] [19]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_address_reg[25] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(mc_address_ns[25]),
        .Q(\my_empty_reg[6] [20]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_address_reg[26] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(mc_address_ns[26]),
        .Q(\my_empty_reg[6] [21]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_address_reg[27] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(mc_address_ns[27]),
        .Q(\my_empty_reg[6] [22]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_address_reg[28] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(mc_address_ns[28]),
        .Q(\my_empty_reg[6] [23]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_address_reg[29] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(mc_address_ns[29]),
        .Q(\my_empty_reg[6] [24]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_address_reg[30] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(mc_address_ns[30]),
        .Q(\my_empty_reg[6] [25]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_address_reg[31] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(mc_address_ns[31]),
        .Q(\my_empty_reg[6] [26]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_address_reg[32] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(mc_address_ns[32]),
        .Q(\my_empty_reg[6] [27]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_address_reg[33] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(mc_address_ns[33]),
        .Q(\my_empty_reg[6] [28]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_address_reg[34] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(mc_address_ns[34]),
        .Q(\my_empty_reg[6] [29]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_address_reg[35] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(mc_address_ns[35]),
        .Q(\my_empty_reg[6] [30]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_address_reg[36] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(mc_address_ns[36]),
        .Q(\my_empty_reg[6] [31]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_address_reg[37] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(mc_address_ns[37]),
        .Q(\my_empty_reg[6] [32]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_address_reg[38] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(mc_address_ns[38]),
        .Q(\my_empty_reg[6] [33]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_address_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(mc_address_ns[3]),
        .Q(\my_empty_reg[6] [0]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_address_reg[4] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(mc_address_ns[4]),
        .Q(\my_empty_reg[6] [1]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_address_reg[5] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(mc_address_ns[5]),
        .Q(\my_empty_reg[6] [2]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_address_reg[6] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(mc_address_ns[6]),
        .Q(\my_empty_reg[6] [3]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_address_reg[7] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(mc_address_ns[7]),
        .Q(\my_empty_reg[6] [4]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_address_reg[8] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(mc_address_ns[8]),
        .Q(\my_empty_reg[6] [5]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_address_reg[9] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(mc_address_ns[9]),
        .Q(\my_empty_reg[6] [6]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_aux_out0_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(bank_mach0_n_10),
        .Q(\cmd_pipe_plus.mc_aux_out0_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_bank_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(mc_bank_ns[0]),
        .Q(\my_empty_reg[6]_0 [0]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_bank_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(mc_bank_ns[1]),
        .Q(\my_empty_reg[6]_0 [1]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_bank_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(mc_bank_ns[2]),
        .Q(\my_empty_reg[6]_0 [2]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_bank_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(mc_bank_ns[3]),
        .Q(\my_empty_reg[6]_0 [3]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_bank_reg[4] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(mc_bank_ns[4]),
        .Q(\my_empty_reg[6]_0 [4]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_bank_reg[5] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(mc_bank_ns[5]),
        .Q(\my_empty_reg[6]_0 [5]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_bank_reg[6] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(mc_bank_ns[6]),
        .Q(\my_empty_reg[6]_0 [6]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_bank_reg[7] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(mc_bank_ns[7]),
        .Q(\my_empty_reg[6]_0 [7]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_bank_reg[8] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(mc_bank_ns[8]),
        .Q(\my_empty_reg[6]_0 [8]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_cas_n_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(mc_cas_n_ns[0]),
        .Q(mc_cas_n[0]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_cas_n_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(mc_cas_n_ns[1]),
        .Q(mc_cas_n[1]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_cas_n_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(bank_mach0_n_21),
        .Q(mc_cas_n[2]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_cke_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\arb_mux0/arb_select0/cke_r ),
        .Q(\rd_ptr_timing_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_cke_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(mc_cke_ns),
        .Q(\rd_ptr_timing_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_cmd_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(sent_col),
        .Q(mc_cmd[0]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_cmd_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(mc_cmd_ns),
        .Q(mc_cmd[1]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_cs_n_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(mc_cs_n_ns),
        .Q(mc_cs_n),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_data_offset_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][5] [0]),
        .Q(\phy_ctl_wd_i1_reg[17] ),
        .R(bank_mach0_n_23));
  FDRE \cmd_pipe_plus.mc_data_offset_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(mc_data_offset_ns[1]),
        .Q(\phy_ctl_wd_i1_reg[19] [0]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_data_offset_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(mc_data_offset_ns[2]),
        .Q(\phy_ctl_wd_i1_reg[19] [1]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_data_offset_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][5] [3]),
        .Q(\phy_ctl_wd_i1_reg[20] ),
        .R(bank_mach0_n_23));
  FDRE \cmd_pipe_plus.mc_data_offset_reg[4] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][5] [4]),
        .Q(\phy_ctl_wd_i1_reg[21] ),
        .R(bank_mach0_n_23));
  FDRE \cmd_pipe_plus.mc_data_offset_reg[5] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][5] [5]),
        .Q(\phy_ctl_wd_i1_reg[22] ),
        .R(bank_mach0_n_23));
  FDRE \cmd_pipe_plus.mc_odt_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(mc_odt_ns),
        .Q(mc_odt),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_ras_n_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(bank_mach0_n_9),
        .Q(mc_ras_n[0]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_ras_n_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(mc_ras_n_ns[1]),
        .Q(mc_ras_n[1]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_ras_n_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(mc_ras_n_ns[2]),
        .Q(mc_ras_n[2]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_we_n_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(bank_mach0_n_100),
        .Q(mc_we_n[0]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_we_n_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(mc_we_n_ns[1]),
        .Q(mc_we_n[1]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_we_n_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(mc_we_n_ns[2]),
        .Q(mc_we_n[2]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.mc_wrdata_en_reg 
       (.C(sys_rst),
        .CE(1'b1),
        .D(col_mach0_n_6),
        .Q(mc_wrdata_en),
        .R(1'b0));
  (* syn_maxfan = "30" *) 
  FDRE \cmd_pipe_plus.wr_data_addr_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(col_wr_data_buf_addr_r[0]),
        .Q(\write_buffer.wr_buf_out_data_reg[5] [0]),
        .R(1'b0));
  (* syn_maxfan = "30" *) 
  FDRE \cmd_pipe_plus.wr_data_addr_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(col_wr_data_buf_addr_r[1]),
        .Q(\write_buffer.wr_buf_out_data_reg[5] [1]),
        .R(1'b0));
  (* syn_maxfan = "30" *) 
  FDRE \cmd_pipe_plus.wr_data_addr_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(col_wr_data_buf_addr_r[2]),
        .Q(\write_buffer.wr_buf_out_data_reg[5] [2]),
        .R(1'b0));
  (* syn_maxfan = "30" *) 
  FDRE \cmd_pipe_plus.wr_data_addr_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(col_wr_data_buf_addr_r[3]),
        .Q(\write_buffer.wr_buf_out_data_reg[5] [3]),
        .R(1'b0));
  FDRE \cmd_pipe_plus.wr_data_en_reg 
       (.C(sys_rst),
        .CE(1'b1),
        .D(col_mach0_n_7),
        .Q(E),
        .R(1'b0));
  Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_col_mach col_mach0
       (.D(col_wr_data_buf_addr_r),
        .DIC(col_periodic_rd),
        .E(mc_cmd_ns),
        .SR(SR),
        .\cmd_pipe_plus.mc_wrdata_en_reg (col_mach0_n_6),
        .\cmd_pipe_plus.wr_data_en_reg (col_mach0_n_7),
        .col_rd_wr(col_rd_wr),
        .col_wr_data_buf_addr(col_wr_data_buf_addr),
        .init_calib_complete_reg_rep__9(init_calib_complete_reg_rep__9),
        .init_complete_r1_timing_reg(init_complete_r1_timing_reg),
        .maint_ref_zq_wip(maint_ref_zq_wip),
        .mc_cmd(mc_cmd[0]),
        .mc_read_idle_ns(mc_read_idle_ns),
        .mc_ref_zq_wip_ns(mc_ref_zq_wip_ns),
        .\my_empty_reg[4] (\my_empty_reg[4] ),
        .\my_empty_reg[4]_0 (\my_empty_reg[4]_0 ),
        .p_0_in(p_0_in),
        .\read_fifo.tail_r_reg[1]_0 (\read_fifo.tail_r_reg[1] ),
        .rstdiv0_sync_r1_reg_rep(rstdiv0_sync_r1_reg_rep),
        .rstdiv0_sync_r1_reg_rep__13(rstdiv0_sync_r1_reg_rep__13),
        .sys_rst(sys_rst));
  FDRE mc_read_idle_r_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(mc_read_idle_ns),
        .Q(idle),
        .R(1'b0));
  FDRE mc_ref_zq_wip_r_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(mc_ref_zq_wip_ns),
        .Q(tempmon_sample_en),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hB)) 
    mem_reg_0_15_30_35_i_1__2
       (.I0(mc_ras_n[1]),
        .I1(init_calib_complete_reg_rep),
        .O(phy_dout));
  LUT2 #(
    .INIT(4'hB)) 
    mem_reg_0_15_48_53_i_5__2
       (.I0(mc_we_n[1]),
        .I1(init_calib_complete_reg_rep),
        .O(\rd_ptr_timing_reg[0] [0]));
  LUT2 #(
    .INIT(4'hB)) 
    mem_reg_0_15_54_59_i_1__2
       (.I0(mc_we_n[2]),
        .I1(init_calib_complete_reg_rep),
        .O(\rd_ptr_timing_reg[0] [1]));
  LUT2 #(
    .INIT(4'hB)) 
    mem_reg_0_15_54_59_i_2__2
       (.I0(mc_cs_n),
        .I1(init_calib_complete_reg_rep__0),
        .O(\rd_ptr_timing_reg[0] [2]));
  LUT2 #(
    .INIT(4'hB)) 
    mem_reg_0_15_54_59_i_4__2
       (.I0(mc_ras_n[2]),
        .I1(init_calib_complete_reg_rep__0),
        .O(\rd_ptr_timing_reg[0] [3]));
  LUT2 #(
    .INIT(4'hB)) 
    mem_reg_0_15_72_77_i_1__1
       (.I0(mc_cas_n[1]),
        .I1(init_calib_complete_reg_rep__0),
        .O(\rd_ptr_timing_reg[0] [4]));
  LUT2 #(
    .INIT(4'hB)) 
    mem_reg_0_15_72_77_i_3__1
       (.I0(mc_cas_n[2]),
        .I1(init_calib_complete_reg_rep__0),
        .O(\rd_ptr_timing_reg[0] [5]));
  LUT2 #(
    .INIT(4'hB)) 
    \pointer_ram.rams[0].RAM32M0_i_1 
       (.I0(E),
        .I1(ram_init_done_r),
        .O(pointer_we));
  Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_rank_mach rank_mach0
       (.D(\rank_cntrl[0].rank_cntrl0/wtr_cnt_ns ),
        .I572(I572),
        .Q(rtw_cnt_r),
        .SR(SR),
        .act_this_rank(\rank_cntrl[0].rank_cntrl0/act_this_rank ),
        .app_ref_ack(app_ref_ack),
        .app_sr_active(app_sr_active),
        .auto_pre_r_lcl_reg(rank_mach0_n_15),
        .cke_r_reg(mc_cke_ns),
        .cke_r_reg_0(\arb_mux0/arb_select0/cke_r ),
        .clear_periodic_rd_request(clear_periodic_rd_request),
        .\grant_r_reg[0] (bank_mach0_n_24),
        .\grant_r_reg[2] (bank_mach0_n_99),
        .\grant_r_reg[2]_0 (bank_mach0_n_92),
        .inhbt_act_faw_r(inhbt_act_faw_r),
        .init_calib_complete_reg_rep(init_calib_complete_reg_rep),
        .init_calib_complete_reg_rep__9(init_calib_complete_reg_rep__9),
        .init_calib_complete_reg_rep__9_0(init_calib_complete_reg_rep__9_0),
        .insert_maint_r1(insert_maint_r1),
        .\maint_controller.maint_hit_busies_r_reg[0] (rank_mach0_n_14),
        .maint_rank_r(maint_rank_r),
        .maint_ref_zq_wip(maint_ref_zq_wip),
        .maint_ref_zq_wip_r_reg(refresh_bank_r),
        .maint_req_r(maint_req_r),
        .maint_sre_r(maint_sre_r),
        .maint_srx_r(maint_srx_r),
        .maint_wip_r(maint_wip_r),
        .pass_open_bank_r_lcl_reg(rank_mach0_n_17),
        .periodic_rd_ack_r_lcl_reg(req_periodic_rd_r_lcl_reg),
        .periodic_rd_cntr_r_reg(\maint_controller.maint_wip_r_lcl_reg ),
        .\periodic_rd_generation.read_this_rank_r_reg (bank_mach0_n_29),
        .periodic_rd_grant_r(\rank_common0/periodic_rd_grant_r ),
        .\periodic_read_request.periodic_rd_r_lcl_reg (\periodic_read_request.periodic_rd_r_lcl_reg ),
        .q_has_rd_r_reg(rank_mach0_n_16),
        .read_this_rank(\rank_cntrl[0].rank_cntrl0/read_this_rank ),
        .read_this_rank_r(\rank_cntrl[0].rank_cntrl0/read_this_rank_r ),
        .\refresh_generation.refresh_bank_r_reg[0] (rank_mach0_n_12),
        .rstdiv0_sync_r1_reg_rep(rstdiv0_sync_r1_reg_rep),
        .rstdiv0_sync_r1_reg_rep__13(rstdiv0_sync_r1_reg_rep__13),
        .rstdiv0_sync_r1_reg_rep__14(rstdiv0_sync_r1_reg_rep__14),
        .sre_clears_sre_request(\rank_common0/sre_clears_sre_request ),
        .sys_rst(sys_rst),
        .\wtr_timer.wtr_cnt_r_reg[1] (wtr_cnt_r));
endmodule

module Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_mem_intfc
   (periodic_rd_ack_r,
    accept_ns,
    periodic_rd_r,
    app_ref_ack,
    E,
    ddr2_cas_n,
    ddr2_ras_n,
    ddr2_we_n,
    out,
    \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ,
    \rd_ptr_timing_reg[2] ,
    \rd_ptr_timing_reg[2]_0 ,
    \rd_ptr_timing_reg[2]_1 ,
    \rd_ptr_timing_reg[2]_2 ,
    \rd_ptr_timing_reg[2]_3 ,
    \rd_ptr_timing_reg[2]_4 ,
    \rd_ptr_timing_reg[2]_5 ,
    \rd_ptr_timing_reg[2]_6 ,
    \rd_ptr_timing_reg[1] ,
    \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 ,
    \rd_ptr_timing_reg[2]_7 ,
    \rd_ptr_timing_reg[2]_8 ,
    \rd_ptr_timing_reg[2]_9 ,
    \rd_ptr_timing_reg[2]_10 ,
    ref_dll_lock,
    ddr2_addr,
    ddr2_ba,
    ddr2_cs_n,
    ddr2_odt,
    ddr2_cke,
    ddr2_dm,
    periodic_rd_cntr_r,
    app_sr_active,
    po_en_stg2_f_reg,
    pi_fine_dly_dec_done_r,
    idelay_tap_limit_r_reg,
    rdlvl_stg1_start_r_reg,
    samp_edge_cnt0_en_r,
    pi_en_stg2_f_timing_reg,
    \one_rank.stg1_wr_done_reg ,
    phy_dout,
    \my_empty_reg[7] ,
    \my_empty_reg[7]_0 ,
    \my_empty_reg[6] ,
    init_calib_complete,
    req_bank_r,
    \cmd_pipe_plus.mc_address_reg[38] ,
    \my_empty_reg[7]_1 ,
    \my_empty_reg[7]_2 ,
    wr_en,
    \wr_ptr_reg[1] ,
    \gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall3_r_reg[6] ,
    in,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[2] ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[1] ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[5] ,
    \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ,
    rd_data_en,
    pointer_we,
    \write_buffer.wr_buf_out_data_reg[5] ,
    \wr_ptr_reg[1]_0 ,
    \wr_ptr_timing_reg[2] ,
    \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall3_r_reg[5] ,
    \wr_ptr_timing_reg[2]_0 ,
    \wr_ptr_reg[1]_1 ,
    \wr_ptr_reg[1]_2 ,
    \wr_ptr_timing_reg[2]_1 ,
    p_1_in,
    wr_en_2,
    wr_en_3,
    wr_en_4,
    ddr_ck_out,
    ddr2_dq,
    ddr2_dqs_p,
    ddr2_dqs_n,
    sys_rst,
    was_wr0,
    SR,
    p_145_out,
    p_106_out,
    p_67_out,
    p_28_out,
    rstdiv0_sync_r1_reg_rep,
    freq_refclk,
    mem_refclk,
    sync_pulse,
    CLKB0,
    CLKB0_5,
    pll_locked,
    RST0,
    rstdiv0_sync_r1_reg_rep__2,
    rstdiv0_sync_r1_reg_rep__3,
    rstdiv0_sync_r1_reg_rep__4,
    rstdiv0_sync_r1_reg_rep__5,
    SS,
    rstdiv0_sync_r1_reg_rep__6,
    rstdiv0_sync_r1_reg_rep__8,
    rstdiv0_sync_r1_reg_rep__11,
    S,
    \app_addr_r2_reg[22] ,
    \app_addr_r2_reg[22]_0 ,
    \app_addr_r2_reg[22]_1 ,
    I572,
    rstdiv0_sync_r1_reg_rep__14,
    app_rdy,
    app_en_r2,
    rstdiv0_sync_r1_reg_rep__13,
    mem_out,
    \rd_ptr_reg[3] ,
    \rd_ptr_reg[3]_0 ,
    Q,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] ,
    rstdiv0_sync_r1_reg_rep__12,
    complex_row0_rd_done1,
    \app_cmd_r2_reg[0] ,
    \app_cmd_r2_reg[1] ,
    row,
    ram_init_done_r,
    D,
    \app_addr_r1_reg[25] ,
    \app_addr_r1_reg[9] ,
    rstdiv0_sync_r1_reg_rep__1,
    p_1_in_0,
    p_3_in,
    new_cnt_cpt_r_reg,
    rdlvl_stg1_start_reg,
    clear,
    pi_cnt_dec_reg,
    rstdiv0_sync_r1_reg_rep__9,
    \device_temp_r_reg[11] ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79] );
  output periodic_rd_ack_r;
  output accept_ns;
  output periodic_rd_r;
  output app_ref_ack;
  output [0:0]E;
  output ddr2_cas_n;
  output ddr2_ras_n;
  output ddr2_we_n;
  output [1:0]out;
  output \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ;
  output \rd_ptr_timing_reg[2] ;
  output \rd_ptr_timing_reg[2]_0 ;
  output \rd_ptr_timing_reg[2]_1 ;
  output \rd_ptr_timing_reg[2]_2 ;
  output \rd_ptr_timing_reg[2]_3 ;
  output \rd_ptr_timing_reg[2]_4 ;
  output \rd_ptr_timing_reg[2]_5 ;
  output \rd_ptr_timing_reg[2]_6 ;
  output [1:0]\rd_ptr_timing_reg[1] ;
  output \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 ;
  output \rd_ptr_timing_reg[2]_7 ;
  output \rd_ptr_timing_reg[2]_8 ;
  output \rd_ptr_timing_reg[2]_9 ;
  output \rd_ptr_timing_reg[2]_10 ;
  output ref_dll_lock;
  output [12:0]ddr2_addr;
  output [2:0]ddr2_ba;
  output [0:0]ddr2_cs_n;
  output [0:0]ddr2_odt;
  output [0:0]ddr2_cke;
  output [1:0]ddr2_dm;
  output periodic_rd_cntr_r;
  output app_sr_active;
  output po_en_stg2_f_reg;
  output pi_fine_dly_dec_done_r;
  output idelay_tap_limit_r_reg;
  output rdlvl_stg1_start_r_reg;
  output samp_edge_cnt0_en_r;
  output pi_en_stg2_f_timing_reg;
  output \one_rank.stg1_wr_done_reg ;
  output [46:0]phy_dout;
  output \my_empty_reg[7] ;
  output \my_empty_reg[7]_0 ;
  output \my_empty_reg[6] ;
  output init_calib_complete;
  output [11:0]req_bank_r;
  output [3:0]\cmd_pipe_plus.mc_address_reg[38] ;
  output [59:0]\my_empty_reg[7]_1 ;
  output [59:0]\my_empty_reg[7]_2 ;
  output wr_en;
  output \wr_ptr_reg[1] ;
  output [65:0]\gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall3_r_reg[6] ;
  output [127:0]in;
  output \rb_hit_busies.rb_hit_busies_r_lcl_reg[2] ;
  output \rb_hit_busies.rb_hit_busies_r_lcl_reg[1] ;
  output \rb_hit_busies.rb_hit_busies_r_lcl_reg[5] ;
  output \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ;
  output rd_data_en;
  output pointer_we;
  output [3:0]\write_buffer.wr_buf_out_data_reg[5] ;
  output \wr_ptr_reg[1]_0 ;
  output [3:0]\wr_ptr_timing_reg[2] ;
  output [67:0]\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall3_r_reg[5] ;
  output [3:0]\wr_ptr_timing_reg[2]_0 ;
  output \wr_ptr_reg[1]_1 ;
  output \wr_ptr_reg[1]_2 ;
  output [3:0]\wr_ptr_timing_reg[2]_1 ;
  output p_1_in;
  output wr_en_2;
  output wr_en_3;
  output wr_en_4;
  output [1:0]ddr_ck_out;
  inout [15:0]ddr2_dq;
  inout [1:0]ddr2_dqs_p;
  inout [1:0]ddr2_dqs_n;
  input sys_rst;
  input was_wr0;
  input [0:0]SR;
  input p_145_out;
  input p_106_out;
  input p_67_out;
  input p_28_out;
  input rstdiv0_sync_r1_reg_rep;
  input freq_refclk;
  input mem_refclk;
  input sync_pulse;
  input CLKB0;
  input CLKB0_5;
  input pll_locked;
  input RST0;
  input rstdiv0_sync_r1_reg_rep__2;
  input rstdiv0_sync_r1_reg_rep__3;
  input rstdiv0_sync_r1_reg_rep__4;
  input [1:0]rstdiv0_sync_r1_reg_rep__5;
  input [0:0]SS;
  input [0:0]rstdiv0_sync_r1_reg_rep__6;
  input [0:0]rstdiv0_sync_r1_reg_rep__8;
  input rstdiv0_sync_r1_reg_rep__11;
  input [0:0]S;
  input [0:0]\app_addr_r2_reg[22] ;
  input [0:0]\app_addr_r2_reg[22]_0 ;
  input [0:0]\app_addr_r2_reg[22]_1 ;
  input I572;
  input rstdiv0_sync_r1_reg_rep__14;
  input app_rdy;
  input app_en_r2;
  input rstdiv0_sync_r1_reg_rep__13;
  input [79:0]mem_out;
  input [79:0]\rd_ptr_reg[3] ;
  input [79:0]\rd_ptr_reg[3]_0 ;
  input [143:0]Q;
  input [63:0]\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] ;
  input rstdiv0_sync_r1_reg_rep__12;
  input complex_row0_rd_done1;
  input \app_cmd_r2_reg[0] ;
  input [0:0]\app_cmd_r2_reg[1] ;
  input [12:0]row;
  input ram_init_done_r;
  input [3:0]D;
  input [2:0]\app_addr_r1_reg[25] ;
  input [6:0]\app_addr_r1_reg[9] ;
  input [0:0]rstdiv0_sync_r1_reg_rep__1;
  input p_1_in_0;
  input p_3_in;
  input [0:0]new_cnt_cpt_r_reg;
  input [0:0]rdlvl_stg1_start_reg;
  input clear;
  input [0:0]pi_cnt_dec_reg;
  input [0:0]rstdiv0_sync_r1_reg_rep__9;
  input [11:0]\device_temp_r_reg[11] ;
  input [63:0]\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79] ;

  wire CLKB0;
  wire CLKB0_5;
  wire [3:0]D;
  wire [0:0]E;
  wire I572;
  wire [143:0]Q;
  wire RST0;
  wire [0:0]S;
  wire [0:0]SR;
  wire [0:0]SS;
  wire accept_ns;
  wire [2:0]\app_addr_r1_reg[25] ;
  wire [6:0]\app_addr_r1_reg[9] ;
  wire [0:0]\app_addr_r2_reg[22] ;
  wire [0:0]\app_addr_r2_reg[22]_0 ;
  wire [0:0]\app_addr_r2_reg[22]_1 ;
  wire \app_cmd_r2_reg[0] ;
  wire [0:0]\app_cmd_r2_reg[1] ;
  wire app_en_r2;
  wire app_rdy;
  wire app_ref_ack;
  wire app_sr_active;
  wire clear;
  wire [3:0]\cmd_pipe_plus.mc_address_reg[38] ;
  wire \col_mach0/p_0_in ;
  wire complex_row0_rd_done1;
  wire [12:0]ddr2_addr;
  wire [2:0]ddr2_ba;
  wire ddr2_cas_n;
  wire [0:0]ddr2_cke;
  wire [0:0]ddr2_cs_n;
  wire [1:0]ddr2_dm;
  wire [15:0]ddr2_dq;
  wire [1:0]ddr2_dqs_n;
  wire [1:0]ddr2_dqs_p;
  wire [0:0]ddr2_odt;
  wire ddr2_ras_n;
  wire ddr2_we_n;
  wire [1:0]ddr_ck_out;
  wire ddr_phy_top0_n_101;
  wire ddr_phy_top0_n_418;
  wire ddr_phy_top0_n_420;
  wire ddr_phy_top0_n_421;
  wire ddr_phy_top0_n_509;
  wire ddr_phy_top0_n_510;
  wire ddr_phy_top0_n_511;
  wire ddr_phy_top0_n_512;
  wire ddr_phy_top0_n_513;
  wire ddr_phy_top0_n_514;
  (* MAX_FANOUT = "50" *) (* RTL_MAX_FANOUT = "found" *) (* syn_maxfan = "10" *) wire ddr_phy_top0_n_96;
  wire [11:0]\device_temp_r_reg[11] ;
  wire \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ;
  wire \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 ;
  wire [63:0]\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] ;
  wire [63:0]\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79] ;
  wire freq_refclk;
  wire [67:0]\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall3_r_reg[5] ;
  wire [65:0]\gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall3_r_reg[6] ;
  wire idelay_tap_limit_r_reg;
  wire idle;
  wire [127:0]in;
  wire init_calib_complete;
  wire mc0_n_103;
  wire mc0_n_104;
  wire mc0_n_105;
  wire mc0_n_106;
  wire mc0_n_107;
  wire mc0_n_108;
  wire mc0_n_33;
  wire mc0_n_34;
  wire mc0_n_36;
  wire mc0_n_37;
  wire mc0_n_38;
  wire [38:3]mc_address;
  wire [8:0]mc_bank;
  wire [2:0]mc_cas_n;
  wire [3:0]mc_cke;
  wire [1:0]mc_cmd;
  wire [1:1]mc_cs_n;
  wire [0:0]mc_odt;
  wire [2:0]mc_ras_n;
  wire [2:0]mc_we_n;
  wire mc_wrdata_en;
  wire [79:0]mem_out;
  wire mem_refclk;
  wire \my_empty_reg[6] ;
  wire \my_empty_reg[7] ;
  wire \my_empty_reg[7]_0 ;
  wire [59:0]\my_empty_reg[7]_1 ;
  wire [59:0]\my_empty_reg[7]_2 ;
  wire [0:0]new_cnt_cpt_r_reg;
  wire \one_rank.stg1_wr_done_reg ;
  wire [1:0]out;
  wire p_106_out;
  wire p_145_out;
  wire p_1_in;
  wire p_1_in_0;
  wire p_28_out;
  wire p_3_in;
  wire p_67_out;
  wire periodic_rd_ack_r;
  wire periodic_rd_cntr_r;
  wire periodic_rd_r;
  wire [46:0]phy_dout;
  wire phy_mc_cmd_full;
  wire phy_mc_ctl_full;
  wire phy_mc_data_full;
  wire [0:0]pi_cnt_dec_reg;
  wire pi_en_stg2_f_timing_reg;
  wire pi_fine_dly_dec_done_r;
  wire pll_locked;
  wire po_en_stg2_f_reg;
  wire pointer_we;
  wire ram_init_done_r;
  wire \rank_mach0/rank_cntrl[0].rank_cntrl0/refresh_bank_r ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[1] ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[2] ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[5] ;
  wire \rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ;
  wire rd_data_en;
  wire [79:0]\rd_ptr_reg[3] ;
  wire [79:0]\rd_ptr_reg[3]_0 ;
  wire [1:0]\rd_ptr_timing_reg[1] ;
  wire \rd_ptr_timing_reg[2] ;
  wire \rd_ptr_timing_reg[2]_0 ;
  wire \rd_ptr_timing_reg[2]_1 ;
  wire \rd_ptr_timing_reg[2]_10 ;
  wire \rd_ptr_timing_reg[2]_2 ;
  wire \rd_ptr_timing_reg[2]_3 ;
  wire \rd_ptr_timing_reg[2]_4 ;
  wire \rd_ptr_timing_reg[2]_5 ;
  wire \rd_ptr_timing_reg[2]_6 ;
  wire \rd_ptr_timing_reg[2]_7 ;
  wire \rd_ptr_timing_reg[2]_8 ;
  wire \rd_ptr_timing_reg[2]_9 ;
  wire rdlvl_stg1_start_r_reg;
  wire [0:0]rdlvl_stg1_start_reg;
  wire ref_dll_lock;
  wire [11:0]req_bank_r;
  wire [12:0]row;
  wire rstdiv0_sync_r1_reg_rep;
  wire [0:0]rstdiv0_sync_r1_reg_rep__1;
  wire rstdiv0_sync_r1_reg_rep__11;
  wire rstdiv0_sync_r1_reg_rep__12;
  wire rstdiv0_sync_r1_reg_rep__13;
  wire rstdiv0_sync_r1_reg_rep__14;
  wire rstdiv0_sync_r1_reg_rep__2;
  wire rstdiv0_sync_r1_reg_rep__3;
  wire rstdiv0_sync_r1_reg_rep__4;
  wire [1:0]rstdiv0_sync_r1_reg_rep__5;
  wire [0:0]rstdiv0_sync_r1_reg_rep__6;
  wire [0:0]rstdiv0_sync_r1_reg_rep__8;
  wire [0:0]rstdiv0_sync_r1_reg_rep__9;
  wire samp_edge_cnt0_en_r;
  wire sync_pulse;
  wire sys_rst;
  wire [0:0]tail_r;
  wire tempmon_sample_en;
  wire was_wr0;
  wire wr_en;
  wire wr_en_2;
  wire wr_en_3;
  wire wr_en_4;
  wire \wr_ptr_reg[1] ;
  wire \wr_ptr_reg[1]_0 ;
  wire \wr_ptr_reg[1]_1 ;
  wire \wr_ptr_reg[1]_2 ;
  wire [3:0]\wr_ptr_timing_reg[2] ;
  wire [3:0]\wr_ptr_timing_reg[2]_0 ;
  wire [3:0]\wr_ptr_timing_reg[2]_1 ;
  wire [3:0]\write_buffer.wr_buf_out_data_reg[5] ;

  Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_ddr_phy_top ddr_phy_top0
       (.CLKB0(CLKB0),
        .CLKB0_5(CLKB0_5),
        .Q(Q),
        .RST0(RST0),
        .SR(SR),
        .SS(SS),
        .clear(clear),
        .\cmd_pipe_plus.mc_address_reg[38] ({mc_address[38:13],mc_address[10:3]}),
        .\cmd_pipe_plus.mc_bank_reg[8] (mc_bank),
        .\cmd_pipe_plus.mc_cas_n_reg[2] ({mc0_n_33,mc0_n_34,phy_dout[18],mc0_n_36,mc0_n_37,mc0_n_38}),
        .\cmd_pipe_plus.mc_cke_reg[3] ({mc_cke[3],mc_cke[0]}),
        .\cmd_pipe_plus.mc_data_offset_reg[0] (mc0_n_108),
        .\cmd_pipe_plus.mc_data_offset_reg[2] ({mc0_n_103,mc0_n_104}),
        .\cmd_pipe_plus.mc_data_offset_reg[3] (mc0_n_107),
        .\cmd_pipe_plus.mc_data_offset_reg[4] (mc0_n_106),
        .\cmd_pipe_plus.mc_data_offset_reg[5] ({ddr_phy_top0_n_509,ddr_phy_top0_n_510,ddr_phy_top0_n_511,ddr_phy_top0_n_512,ddr_phy_top0_n_513,ddr_phy_top0_n_514}),
        .\cmd_pipe_plus.mc_data_offset_reg[5]_0 (mc0_n_105),
        .complex_row0_rd_done1(complex_row0_rd_done1),
        .ddr2_addr(ddr2_addr),
        .ddr2_ba(ddr2_ba),
        .ddr2_cas_n(ddr2_cas_n),
        .ddr2_cke(ddr2_cke),
        .ddr2_cs_n(ddr2_cs_n),
        .ddr2_dm(ddr2_dm),
        .ddr2_dq(ddr2_dq),
        .ddr2_dqs_n(ddr2_dqs_n),
        .ddr2_dqs_p(ddr2_dqs_p),
        .ddr2_odt(ddr2_odt),
        .ddr2_ras_n(ddr2_ras_n),
        .ddr2_we_n(ddr2_we_n),
        .ddr_ck_out(ddr_ck_out),
        .\device_temp_r_reg[11] (\device_temp_r_reg[11] ),
        .\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] (\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ),
        .\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 (\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79] ),
        .freq_refclk(freq_refclk),
        .\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall3_r_reg[5] (\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall3_r_reg[5] ),
        .\gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall3_r_reg[6] (\gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall3_r_reg[6] ),
        .\grant_r_reg[0] (ddr_phy_top0_n_418),
        .idelay_tap_limit_r_reg(idelay_tap_limit_r_reg),
        .idle(idle),
        .in(in),
        .init_calib_complete_r_reg(init_calib_complete),
        .mc_cas_n(mc_cas_n),
        .mc_cmd(mc_cmd),
        .mc_cs_n(mc_cs_n),
        .mc_odt(mc_odt),
        .mc_ras_n(mc_ras_n),
        .mc_we_n(mc_we_n),
        .mc_wrdata_en(mc_wrdata_en),
        .mem_out(mem_out),
        .mem_refclk(mem_refclk),
        .\my_empty_reg[6] (\my_empty_reg[6] ),
        .\my_empty_reg[7] (\my_empty_reg[7] ),
        .\my_empty_reg[7]_0 (\my_empty_reg[7]_0 ),
        .\my_empty_reg[7]_1 (\my_empty_reg[7]_1 ),
        .\my_empty_reg[7]_2 (\my_empty_reg[7]_2 ),
        .\my_empty_reg[8] (ddr_phy_top0_n_96),
        .new_cnt_cpt_r_reg(new_cnt_cpt_r_reg),
        .\one_rank.stg1_wr_done_reg (\one_rank.stg1_wr_done_reg ),
        .out(out),
        .p_0_in(\col_mach0/p_0_in ),
        .p_1_in(p_1_in),
        .p_1_in_0(p_1_in_0),
        .p_3_in(p_3_in),
        .phy_dout({phy_dout[46:19],phy_dout[16:0]}),
        .phy_mc_cmd_full(phy_mc_cmd_full),
        .phy_mc_ctl_full(phy_mc_ctl_full),
        .phy_mc_data_full(phy_mc_data_full),
        .pi_cnt_dec_reg(pi_cnt_dec_reg),
        .pi_en_stg2_f_timing_reg(pi_en_stg2_f_timing_reg),
        .pi_fine_dly_dec_done_r(pi_fine_dly_dec_done_r),
        .pll_locked(pll_locked),
        .po_en_stg2_f_reg(po_en_stg2_f_reg),
        .rd_data_en(rd_data_en),
        .\rd_ptr_reg[3] (\rd_ptr_reg[3] ),
        .\rd_ptr_reg[3]_0 (\rd_ptr_reg[3]_0 ),
        .\rd_ptr_timing_reg[1] (\rd_ptr_timing_reg[1] ),
        .\rd_ptr_timing_reg[2] (\rd_ptr_timing_reg[2] ),
        .\rd_ptr_timing_reg[2]_0 (\rd_ptr_timing_reg[2]_0 ),
        .\rd_ptr_timing_reg[2]_1 (\rd_ptr_timing_reg[2]_1 ),
        .\rd_ptr_timing_reg[2]_10 (\rd_ptr_timing_reg[2]_10 ),
        .\rd_ptr_timing_reg[2]_2 (\rd_ptr_timing_reg[2]_2 ),
        .\rd_ptr_timing_reg[2]_3 (\rd_ptr_timing_reg[2]_3 ),
        .\rd_ptr_timing_reg[2]_4 (\rd_ptr_timing_reg[2]_4 ),
        .\rd_ptr_timing_reg[2]_5 (\rd_ptr_timing_reg[2]_5 ),
        .\rd_ptr_timing_reg[2]_6 (\rd_ptr_timing_reg[2]_6 ),
        .\rd_ptr_timing_reg[2]_7 (\rd_ptr_timing_reg[2]_7 ),
        .\rd_ptr_timing_reg[2]_8 (\rd_ptr_timing_reg[2]_8 ),
        .\rd_ptr_timing_reg[2]_9 (\rd_ptr_timing_reg[2]_9 ),
        .rdlvl_stg1_start_r_reg(rdlvl_stg1_start_r_reg),
        .rdlvl_stg1_start_reg(rdlvl_stg1_start_reg),
        .\read_fifo.fifo_out_data_r_reg[6] (ddr_phy_top0_n_420),
        .\read_fifo.tail_r_reg[0] (ddr_phy_top0_n_421),
        .\read_fifo.tail_r_reg[1] (ddr_phy_top0_n_101),
        .ref_dll_lock(ref_dll_lock),
        .refresh_bank_r(\rank_mach0/rank_cntrl[0].rank_cntrl0/refresh_bank_r ),
        .rstdiv0_sync_r1_reg_rep(rstdiv0_sync_r1_reg_rep),
        .rstdiv0_sync_r1_reg_rep__1(rstdiv0_sync_r1_reg_rep__1),
        .rstdiv0_sync_r1_reg_rep__11(rstdiv0_sync_r1_reg_rep__11),
        .rstdiv0_sync_r1_reg_rep__12(rstdiv0_sync_r1_reg_rep__12),
        .rstdiv0_sync_r1_reg_rep__13(rstdiv0_sync_r1_reg_rep__13),
        .rstdiv0_sync_r1_reg_rep__2(rstdiv0_sync_r1_reg_rep__2),
        .rstdiv0_sync_r1_reg_rep__3(rstdiv0_sync_r1_reg_rep__3),
        .rstdiv0_sync_r1_reg_rep__4(rstdiv0_sync_r1_reg_rep__4),
        .rstdiv0_sync_r1_reg_rep__5(rstdiv0_sync_r1_reg_rep__5),
        .rstdiv0_sync_r1_reg_rep__6(rstdiv0_sync_r1_reg_rep__6),
        .rstdiv0_sync_r1_reg_rep__8(rstdiv0_sync_r1_reg_rep__8),
        .rstdiv0_sync_r1_reg_rep__9(rstdiv0_sync_r1_reg_rep__9),
        .samp_edge_cnt0_en_r(samp_edge_cnt0_en_r),
        .sync_pulse(sync_pulse),
        .sys_rst(sys_rst),
        .tail_r(tail_r),
        .tempmon_sample_en(tempmon_sample_en),
        .wr_en(wr_en),
        .wr_en_2(wr_en_2),
        .wr_en_3(wr_en_3),
        .wr_en_4(wr_en_4),
        .\wr_ptr_reg[1] (\wr_ptr_reg[1] ),
        .\wr_ptr_reg[1]_0 (\wr_ptr_reg[1]_0 ),
        .\wr_ptr_reg[1]_1 (\wr_ptr_reg[1]_1 ),
        .\wr_ptr_reg[1]_2 (\wr_ptr_reg[1]_2 ),
        .\wr_ptr_timing_reg[2] (\wr_ptr_timing_reg[2] ),
        .\wr_ptr_timing_reg[2]_0 (\wr_ptr_timing_reg[2]_0 ),
        .\wr_ptr_timing_reg[2]_1 (\wr_ptr_timing_reg[2]_1 ));
  Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_mc mc0
       (.D(D),
        .E(E),
        .I572(I572),
        .Q(req_bank_r[2:0]),
        .S(S),
        .SR(SR),
        .accept_ns(accept_ns),
        .\app_addr_r1_reg[25] (\app_addr_r1_reg[25] ),
        .\app_addr_r1_reg[9] (\app_addr_r1_reg[9] ),
        .\app_addr_r2_reg[22] (\app_addr_r2_reg[22] ),
        .\app_addr_r2_reg[22]_0 (\app_addr_r2_reg[22]_0 ),
        .\app_addr_r2_reg[22]_1 (\app_addr_r2_reg[22]_1 ),
        .\app_cmd_r2_reg[0] (\app_cmd_r2_reg[0] ),
        .\app_cmd_r2_reg[1] (\app_cmd_r2_reg[1] ),
        .app_en_r2(app_en_r2),
        .app_rdy(app_rdy),
        .app_ref_ack(app_ref_ack),
        .app_sr_active(app_sr_active),
        .\cmd_pipe_plus.mc_address_reg[38]_0 (\cmd_pipe_plus.mc_address_reg[38] ),
        .\cmd_pipe_plus.mc_bank_reg[5]_0 (req_bank_r[5:3]),
        .\cmd_pipe_plus.mc_bank_reg[8]_0 (req_bank_r[8:6]),
        .\cmd_pipe_plus.mc_bank_reg[8]_1 (req_bank_r[11:9]),
        .idle(idle),
        .init_calib_complete_reg_rep(ddr_phy_top0_n_96),
        .init_calib_complete_reg_rep__0(\my_empty_reg[7] ),
        .init_calib_complete_reg_rep__9(init_calib_complete),
        .init_calib_complete_reg_rep__9_0(ddr_phy_top0_n_418),
        .init_complete_r1_timing_reg(ddr_phy_top0_n_101),
        .\maint_controller.maint_wip_r_lcl_reg (periodic_rd_cntr_r),
        .mc_cas_n(mc_cas_n),
        .mc_cmd(mc_cmd),
        .mc_cs_n(mc_cs_n),
        .mc_odt(mc_odt),
        .mc_ras_n(mc_ras_n),
        .mc_we_n(mc_we_n),
        .mc_wrdata_en(mc_wrdata_en),
        .\my_empty_reg[4] (ddr_phy_top0_n_420),
        .\my_empty_reg[4]_0 (ddr_phy_top0_n_421),
        .\my_empty_reg[6] ({mc_address[38:13],mc_address[10:3]}),
        .\my_empty_reg[6]_0 (mc_bank),
        .p_0_in(\col_mach0/p_0_in ),
        .p_106_out(p_106_out),
        .p_145_out(p_145_out),
        .p_28_out(p_28_out),
        .p_67_out(p_67_out),
        .\periodic_read_request.periodic_rd_r_lcl_reg (periodic_rd_r),
        .\phy_ctl_wd_i1_reg[17] (mc0_n_108),
        .\phy_ctl_wd_i1_reg[19] ({mc0_n_103,mc0_n_104}),
        .\phy_ctl_wd_i1_reg[20] (mc0_n_107),
        .\phy_ctl_wd_i1_reg[21] (mc0_n_106),
        .\phy_ctl_wd_i1_reg[22] (mc0_n_105),
        .phy_dout(phy_dout[17]),
        .phy_mc_cmd_full(phy_mc_cmd_full),
        .phy_mc_ctl_full(phy_mc_ctl_full),
        .phy_mc_data_full(phy_mc_data_full),
        .pointer_we(pointer_we),
        .ram_init_done_r(ram_init_done_r),
        .\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][5] ({ddr_phy_top0_n_509,ddr_phy_top0_n_510,ddr_phy_top0_n_511,ddr_phy_top0_n_512,ddr_phy_top0_n_513,ddr_phy_top0_n_514}),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[1] (\rb_hit_busies.rb_hit_busies_r_lcl_reg[1] ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[2] (\rb_hit_busies.rb_hit_busies_r_lcl_reg[2] ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[5] (\rb_hit_busies.rb_hit_busies_r_lcl_reg[5] ),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 (\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 ),
        .\rd_ptr_timing_reg[0] ({mc0_n_33,mc0_n_34,phy_dout[18],mc0_n_36,mc0_n_37,mc0_n_38}),
        .\rd_ptr_timing_reg[0]_0 ({mc_cke[3],mc_cke[0]}),
        .\read_fifo.tail_r_reg[1] (tail_r),
        .refresh_bank_r(\rank_mach0/rank_cntrl[0].rank_cntrl0/refresh_bank_r ),
        .req_periodic_rd_r_lcl_reg(periodic_rd_ack_r),
        .row(row),
        .rstdiv0_sync_r1_reg_rep(rstdiv0_sync_r1_reg_rep),
        .rstdiv0_sync_r1_reg_rep__11(rstdiv0_sync_r1_reg_rep__11),
        .rstdiv0_sync_r1_reg_rep__13(rstdiv0_sync_r1_reg_rep__13),
        .rstdiv0_sync_r1_reg_rep__14(rstdiv0_sync_r1_reg_rep__14),
        .sys_rst(sys_rst),
        .tempmon_sample_en(tempmon_sample_en),
        .was_wr0(was_wr0),
        .\write_buffer.wr_buf_out_data_reg[5] (\write_buffer.wr_buf_out_data_reg[5] ));
endmodule

module Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_memc_ui_top_axi
   (app_ref_ack,
    ddr2_cas_n,
    ddr2_ras_n,
    ddr2_we_n,
    out,
    \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ,
    \rd_ptr_timing_reg[2] ,
    \rd_ptr_timing_reg[2]_0 ,
    \rd_ptr_timing_reg[2]_1 ,
    \rd_ptr_timing_reg[2]_2 ,
    \rd_ptr_timing_reg[2]_3 ,
    \rd_ptr_timing_reg[2]_4 ,
    \rd_ptr_timing_reg[2]_5 ,
    \rd_ptr_timing_reg[2]_6 ,
    \rd_ptr_timing_reg[1] ,
    \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 ,
    \rd_ptr_timing_reg[2]_7 ,
    \rd_ptr_timing_reg[2]_8 ,
    \rd_ptr_timing_reg[2]_9 ,
    \rd_ptr_timing_reg[2]_10 ,
    ref_dll_lock,
    ddr2_addr,
    ddr2_ba,
    ddr2_cs_n,
    ddr2_odt,
    ddr2_cke,
    ddr2_dm,
    app_sr_active,
    s_axi_awready,
    s_axi_wready,
    s_axi_bid,
    s_axi_arready,
    s_axi_bvalid,
    po_en_stg2_f_reg,
    pi_fine_dly_dec_done_r,
    idelay_tap_limit_r_reg,
    rdlvl_stg1_start_r_reg,
    samp_edge_cnt0_en_r,
    pi_cnt_dec,
    prbs_rdlvl_done_pulse,
    phy_dout,
    \my_empty_reg[7] ,
    \my_empty_reg[7]_0 ,
    wr_en,
    \wr_ptr_reg[1] ,
    Q,
    \wr_ptr_reg[1]_0 ,
    \wr_ptr_timing_reg[2] ,
    \gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall3_r_reg[5] ,
    \wr_ptr_timing_reg[2]_0 ,
    \wr_ptr_reg[1]_1 ,
    \wr_ptr_reg[1]_2 ,
    \wr_ptr_timing_reg[2]_1 ,
    \s_axi_rresp[1] ,
    s_axi_rid,
    p_1_in,
    wr_en_2,
    wr_en_3,
    s_axi_rvalid,
    s_axi_rlast,
    wr_en_4,
    ddr_ck_out,
    ddr2_dq,
    ddr2_dqs_p,
    ddr2_dqs_n,
    sys_rst,
    SR,
    rstdiv0_sync_r1_reg_rep,
    freq_refclk,
    mem_refclk,
    sync_pulse,
    CLKB0,
    CLKB0_5,
    pll_locked,
    RST0,
    rstdiv0_sync_r1_reg_rep__2,
    rstdiv0_sync_r1_reg_rep__3,
    rstdiv0_sync_r1_reg_rep__4,
    rstdiv0_sync_r1_reg_rep__5,
    SS,
    rstdiv0_sync_r1_reg_rep__6,
    rstdiv0_sync_r1_reg_rep__8,
    rstdiv0_sync_r1_reg_rep__11,
    I572,
    aresetn,
    s_axi_bready,
    s_axi_arid,
    rstdiv0_sync_r1_reg_rep__14,
    rstdiv0_sync_r1_reg_rep__13,
    mem_out,
    \rd_ptr_reg[3] ,
    \rd_ptr_reg[3]_0 ,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] ,
    rstdiv0_sync_r1_reg_rep__12,
    complex_row0_rd_done1,
    rstdiv0_sync_r1_reg_rep__1,
    p_1_in_0,
    p_3_in,
    new_cnt_cpt_r_reg,
    rdlvl_stg1_start_reg,
    clear,
    pi_cnt_dec_reg,
    rstdiv0_sync_r1_reg_rep__9,
    D,
    \dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79] ,
    s_axi_rready,
    s_axi_wvalid,
    s_axi_awvalid,
    s_axi_awlen,
    s_axi_awaddr,
    s_axi_arlen,
    s_axi_araddr,
    s_axi_arvalid,
    s_axi_awburst,
    s_axi_arburst,
    s_axi_arqos,
    s_axi_awid,
    s_axi_awqos,
    s_axi_wdata,
    s_axi_wstrb);
  output app_ref_ack;
  output ddr2_cas_n;
  output ddr2_ras_n;
  output ddr2_we_n;
  output [1:0]out;
  output \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ;
  output \rd_ptr_timing_reg[2] ;
  output \rd_ptr_timing_reg[2]_0 ;
  output \rd_ptr_timing_reg[2]_1 ;
  output \rd_ptr_timing_reg[2]_2 ;
  output \rd_ptr_timing_reg[2]_3 ;
  output \rd_ptr_timing_reg[2]_4 ;
  output \rd_ptr_timing_reg[2]_5 ;
  output \rd_ptr_timing_reg[2]_6 ;
  output [1:0]\rd_ptr_timing_reg[1] ;
  output \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 ;
  output \rd_ptr_timing_reg[2]_7 ;
  output \rd_ptr_timing_reg[2]_8 ;
  output \rd_ptr_timing_reg[2]_9 ;
  output \rd_ptr_timing_reg[2]_10 ;
  output ref_dll_lock;
  output [12:0]ddr2_addr;
  output [2:0]ddr2_ba;
  output [0:0]ddr2_cs_n;
  output [0:0]ddr2_odt;
  output [0:0]ddr2_cke;
  output [1:0]ddr2_dm;
  output app_sr_active;
  output s_axi_awready;
  output s_axi_wready;
  output [0:0]s_axi_bid;
  output s_axi_arready;
  output s_axi_bvalid;
  output po_en_stg2_f_reg;
  output pi_fine_dly_dec_done_r;
  output idelay_tap_limit_r_reg;
  output rdlvl_stg1_start_r_reg;
  output samp_edge_cnt0_en_r;
  output pi_cnt_dec;
  output prbs_rdlvl_done_pulse;
  output [46:0]phy_dout;
  output [71:0]\my_empty_reg[7] ;
  output [71:0]\my_empty_reg[7]_0 ;
  output wr_en;
  output \wr_ptr_reg[1] ;
  output [65:0]Q;
  output \wr_ptr_reg[1]_0 ;
  output [3:0]\wr_ptr_timing_reg[2] ;
  output [67:0]\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall3_r_reg[5] ;
  output [3:0]\wr_ptr_timing_reg[2]_0 ;
  output \wr_ptr_reg[1]_1 ;
  output \wr_ptr_reg[1]_2 ;
  output [3:0]\wr_ptr_timing_reg[2]_1 ;
  output [128:0]\s_axi_rresp[1] ;
  output [0:0]s_axi_rid;
  output p_1_in;
  output wr_en_2;
  output wr_en_3;
  output s_axi_rvalid;
  output s_axi_rlast;
  output wr_en_4;
  output [1:0]ddr_ck_out;
  inout [15:0]ddr2_dq;
  inout [1:0]ddr2_dqs_p;
  inout [1:0]ddr2_dqs_n;
  input sys_rst;
  input [0:0]SR;
  input rstdiv0_sync_r1_reg_rep;
  input freq_refclk;
  input mem_refclk;
  input sync_pulse;
  input CLKB0;
  input CLKB0_5;
  input pll_locked;
  input RST0;
  input rstdiv0_sync_r1_reg_rep__2;
  input rstdiv0_sync_r1_reg_rep__3;
  input rstdiv0_sync_r1_reg_rep__4;
  input [1:0]rstdiv0_sync_r1_reg_rep__5;
  input [0:0]SS;
  input [0:0]rstdiv0_sync_r1_reg_rep__6;
  input [0:0]rstdiv0_sync_r1_reg_rep__8;
  input rstdiv0_sync_r1_reg_rep__11;
  input I572;
  input aresetn;
  input s_axi_bready;
  input [0:0]s_axi_arid;
  input rstdiv0_sync_r1_reg_rep__14;
  input rstdiv0_sync_r1_reg_rep__13;
  input [79:0]mem_out;
  input [79:0]\rd_ptr_reg[3] ;
  input [79:0]\rd_ptr_reg[3]_0 ;
  input [63:0]\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] ;
  input rstdiv0_sync_r1_reg_rep__12;
  input complex_row0_rd_done1;
  input [0:0]rstdiv0_sync_r1_reg_rep__1;
  input p_1_in_0;
  input p_3_in;
  input [0:0]new_cnt_cpt_r_reg;
  input [0:0]rdlvl_stg1_start_reg;
  input clear;
  input [0:0]pi_cnt_dec_reg;
  input [0:0]rstdiv0_sync_r1_reg_rep__9;
  input [11:0]D;
  input [63:0]\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79] ;
  input s_axi_rready;
  input s_axi_wvalid;
  input s_axi_awvalid;
  input [7:0]s_axi_awlen;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_arlen;
  input [31:0]s_axi_araddr;
  input s_axi_arvalid;
  input [0:0]s_axi_awburst;
  input [0:0]s_axi_arburst;
  input [3:0]s_axi_arqos;
  input [0:0]s_axi_awid;
  input [3:0]s_axi_awqos;
  input [127:0]s_axi_wdata;
  input [15:0]s_axi_wstrb;

  wire CLKB0;
  wire CLKB0_5;
  wire [11:0]D;
  wire I572;
  wire [65:0]Q;
  wire RST0;
  wire [0:0]SR;
  wire [0:0]SS;
  wire accept_ns;
  wire [25:3]app_addr;
  wire app_rdy;
  wire app_ref_ack;
  wire app_sr_active;
  wire [127:0]app_wdf_data;
  wire [15:0]app_wdf_mask;
  wire app_wdf_rdy;
  wire aresetn;
  wire \axi_mc_cmd_arbiter_0/rnw ;
  wire \axi_mc_w_channel_0/mc_app_wdf_last_reg ;
  wire \axi_mc_w_channel_0/mc_app_wdf_wren_reg ;
  wire [2:0]bank;
  wire clear;
  wire [9:3]col;
  wire complex_row0_rd_done1;
  wire [3:0]data_buf_addr;
  wire [12:0]ddr2_addr;
  wire [2:0]ddr2_ba;
  wire ddr2_cas_n;
  wire [0:0]ddr2_cke;
  wire [0:0]ddr2_cs_n;
  wire [1:0]ddr2_dm;
  wire [15:0]ddr2_dq;
  wire [1:0]ddr2_dqs_n;
  wire [1:0]ddr2_dqs_p;
  wire [0:0]ddr2_odt;
  wire ddr2_ras_n;
  wire ddr2_we_n;
  wire [1:0]ddr_ck_out;
  wire \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ;
  wire \dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 ;
  wire [63:0]\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] ;
  wire [63:0]\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79] ;
  wire freq_refclk;
  wire [67:0]\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall3_r_reg[5] ;
  wire idelay_tap_limit_r_reg;
  wire init_calib_complete_r;
  wire \mc0/bank_mach0/bank_common0/periodic_rd_cntr_r ;
  wire \mc0/bank_mach0/bank_common0/was_wr0 ;
  wire \mc0/bank_mach0/p_106_out ;
  wire \mc0/bank_mach0/p_145_out ;
  wire \mc0/bank_mach0/p_28_out ;
  wire \mc0/bank_mach0/p_67_out ;
  wire [11:0]\mc0/bank_mach0/req_bank_r ;
  wire [51:12]\mc0/bank_mach0/req_row_r ;
  wire \mc0/periodic_rd_ack_r ;
  wire \mc0/periodic_rd_r ;
  (* MAX_FANOUT = "50" *) (* RTL_MAX_FANOUT = "found" *) (* syn_maxfan = "10" *) wire mem_intfc0_n_104;
  (* MAX_FANOUT = "50" *) (* RTL_MAX_FANOUT = "found" *) (* syn_maxfan = "10" *) wire mem_intfc0_n_105;
  (* MAX_FANOUT = "50" *) (* RTL_MAX_FANOUT = "found" *) (* syn_maxfan = "10" *) wire mem_intfc0_n_106;
  (* MAX_FANOUT = "50" *) (* RTL_MAX_FANOUT = "found" *) (* syn_maxfan = "10" *) wire mem_intfc0_n_107;
  wire mem_intfc0_n_312;
  wire mem_intfc0_n_313;
  wire mem_intfc0_n_314;
  wire mem_intfc0_n_315;
  wire mem_intfc0_n_316;
  wire mem_intfc0_n_317;
  wire mem_intfc0_n_318;
  wire mem_intfc0_n_319;
  wire mem_intfc0_n_320;
  wire mem_intfc0_n_321;
  wire mem_intfc0_n_322;
  wire mem_intfc0_n_323;
  wire mem_intfc0_n_324;
  wire mem_intfc0_n_325;
  wire mem_intfc0_n_326;
  wire mem_intfc0_n_327;
  wire mem_intfc0_n_328;
  wire mem_intfc0_n_329;
  wire mem_intfc0_n_330;
  wire mem_intfc0_n_331;
  wire mem_intfc0_n_332;
  wire mem_intfc0_n_333;
  wire mem_intfc0_n_334;
  wire mem_intfc0_n_335;
  wire mem_intfc0_n_336;
  wire mem_intfc0_n_337;
  wire mem_intfc0_n_338;
  wire mem_intfc0_n_339;
  wire mem_intfc0_n_340;
  wire mem_intfc0_n_341;
  wire mem_intfc0_n_342;
  wire mem_intfc0_n_343;
  wire mem_intfc0_n_344;
  wire mem_intfc0_n_345;
  wire mem_intfc0_n_346;
  wire mem_intfc0_n_347;
  wire mem_intfc0_n_348;
  wire mem_intfc0_n_349;
  wire mem_intfc0_n_350;
  wire mem_intfc0_n_351;
  wire mem_intfc0_n_352;
  wire mem_intfc0_n_353;
  wire mem_intfc0_n_354;
  wire mem_intfc0_n_355;
  wire mem_intfc0_n_356;
  wire mem_intfc0_n_357;
  wire mem_intfc0_n_358;
  wire mem_intfc0_n_359;
  wire mem_intfc0_n_360;
  wire mem_intfc0_n_361;
  wire mem_intfc0_n_362;
  wire mem_intfc0_n_363;
  wire mem_intfc0_n_364;
  wire mem_intfc0_n_365;
  wire mem_intfc0_n_366;
  wire mem_intfc0_n_367;
  wire mem_intfc0_n_368;
  wire mem_intfc0_n_369;
  wire mem_intfc0_n_370;
  wire mem_intfc0_n_371;
  wire mem_intfc0_n_372;
  wire mem_intfc0_n_373;
  wire mem_intfc0_n_374;
  wire mem_intfc0_n_375;
  wire mem_intfc0_n_376;
  wire mem_intfc0_n_377;
  wire mem_intfc0_n_378;
  wire mem_intfc0_n_379;
  wire mem_intfc0_n_380;
  wire mem_intfc0_n_381;
  wire mem_intfc0_n_382;
  wire mem_intfc0_n_383;
  wire mem_intfc0_n_384;
  wire mem_intfc0_n_385;
  wire mem_intfc0_n_386;
  wire mem_intfc0_n_387;
  wire mem_intfc0_n_388;
  wire mem_intfc0_n_389;
  wire mem_intfc0_n_390;
  wire mem_intfc0_n_391;
  wire mem_intfc0_n_392;
  wire mem_intfc0_n_393;
  wire mem_intfc0_n_394;
  wire mem_intfc0_n_395;
  wire mem_intfc0_n_396;
  wire mem_intfc0_n_397;
  wire mem_intfc0_n_398;
  wire mem_intfc0_n_399;
  wire mem_intfc0_n_400;
  wire mem_intfc0_n_401;
  wire mem_intfc0_n_402;
  wire mem_intfc0_n_403;
  wire mem_intfc0_n_404;
  wire mem_intfc0_n_405;
  wire mem_intfc0_n_406;
  wire mem_intfc0_n_407;
  wire mem_intfc0_n_408;
  wire mem_intfc0_n_409;
  wire mem_intfc0_n_410;
  wire mem_intfc0_n_411;
  wire mem_intfc0_n_412;
  wire mem_intfc0_n_413;
  wire mem_intfc0_n_414;
  wire mem_intfc0_n_415;
  wire mem_intfc0_n_416;
  wire mem_intfc0_n_417;
  wire mem_intfc0_n_418;
  wire mem_intfc0_n_419;
  wire mem_intfc0_n_420;
  wire mem_intfc0_n_421;
  wire mem_intfc0_n_422;
  wire mem_intfc0_n_423;
  wire mem_intfc0_n_424;
  wire mem_intfc0_n_425;
  wire mem_intfc0_n_426;
  wire mem_intfc0_n_427;
  wire mem_intfc0_n_428;
  wire mem_intfc0_n_429;
  wire mem_intfc0_n_430;
  wire mem_intfc0_n_431;
  wire mem_intfc0_n_432;
  wire mem_intfc0_n_433;
  wire mem_intfc0_n_434;
  wire mem_intfc0_n_435;
  wire mem_intfc0_n_436;
  wire mem_intfc0_n_437;
  wire mem_intfc0_n_438;
  wire mem_intfc0_n_439;
  wire mem_intfc0_n_440;
  wire mem_intfc0_n_441;
  wire mem_intfc0_n_442;
  wire mem_intfc0_n_443;
  wire [79:0]mem_out;
  wire mem_refclk;
  wire [71:0]\my_empty_reg[7] ;
  wire [71:0]\my_empty_reg[7]_0 ;
  wire [0:0]new_cnt_cpt_r_reg;
  wire [1:0]out;
  wire p_1_in;
  wire p_1_in_0;
  wire p_3_in;
  wire [46:0]phy_dout;
  wire pi_cnt_dec;
  wire [0:0]pi_cnt_dec_reg;
  wire pi_fine_dly_dec_done_r;
  wire pll_locked;
  wire po_en_stg2_f_reg;
  wire prbs_rdlvl_done_pulse;
  wire ram_init_done_r;
  wire rd_data_en;
  wire [79:0]\rd_ptr_reg[3] ;
  wire [79:0]\rd_ptr_reg[3]_0 ;
  wire [1:0]\rd_ptr_timing_reg[1] ;
  wire \rd_ptr_timing_reg[2] ;
  wire \rd_ptr_timing_reg[2]_0 ;
  wire \rd_ptr_timing_reg[2]_1 ;
  wire \rd_ptr_timing_reg[2]_10 ;
  wire \rd_ptr_timing_reg[2]_2 ;
  wire \rd_ptr_timing_reg[2]_3 ;
  wire \rd_ptr_timing_reg[2]_4 ;
  wire \rd_ptr_timing_reg[2]_5 ;
  wire \rd_ptr_timing_reg[2]_6 ;
  wire \rd_ptr_timing_reg[2]_7 ;
  wire \rd_ptr_timing_reg[2]_8 ;
  wire \rd_ptr_timing_reg[2]_9 ;
  wire rdlvl_stg1_start_r_reg;
  wire [0:0]rdlvl_stg1_start_reg;
  wire ref_dll_lock;
  wire reset_reg_n_0;
  wire [12:0]row;
  wire rstdiv0_sync_r1_reg_rep;
  wire [0:0]rstdiv0_sync_r1_reg_rep__1;
  wire rstdiv0_sync_r1_reg_rep__11;
  wire rstdiv0_sync_r1_reg_rep__12;
  wire rstdiv0_sync_r1_reg_rep__13;
  wire rstdiv0_sync_r1_reg_rep__14;
  wire rstdiv0_sync_r1_reg_rep__2;
  wire rstdiv0_sync_r1_reg_rep__3;
  wire rstdiv0_sync_r1_reg_rep__4;
  wire [1:0]rstdiv0_sync_r1_reg_rep__5;
  wire [0:0]rstdiv0_sync_r1_reg_rep__6;
  wire [0:0]rstdiv0_sync_r1_reg_rep__8;
  wire [0:0]rstdiv0_sync_r1_reg_rep__9;
  wire [31:0]s_axi_araddr;
  wire [0:0]s_axi_arburst;
  wire [0:0]s_axi_arid;
  wire [7:0]s_axi_arlen;
  wire [3:0]s_axi_arqos;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [31:0]s_axi_awaddr;
  wire [0:0]s_axi_awburst;
  wire [0:0]s_axi_awid;
  wire [7:0]s_axi_awlen;
  wire [3:0]s_axi_awqos;
  wire s_axi_awready;
  wire s_axi_awvalid;
  wire [0:0]s_axi_bid;
  wire s_axi_bready;
  wire s_axi_bvalid;
  wire [0:0]s_axi_rid;
  wire s_axi_rlast;
  wire s_axi_rready;
  wire [128:0]\s_axi_rresp[1] ;
  wire s_axi_rvalid;
  wire [127:0]s_axi_wdata;
  wire s_axi_wready;
  wire [15:0]s_axi_wstrb;
  wire s_axi_wvalid;
  wire samp_edge_cnt0_en_r;
  wire sync_pulse;
  wire sys_rst;
  wire u_ui_top_n_10;
  wire u_ui_top_n_6;
  wire u_ui_top_n_7;
  wire u_ui_top_n_8;
  wire u_ui_top_n_9;
  wire \ui_cmd0/app_addr_r10 ;
  wire [1:1]\ui_cmd0/app_cmd_r2 ;
  wire \ui_cmd0/app_en_ns1 ;
  wire \ui_cmd0/app_en_r1 ;
  wire \ui_cmd0/app_en_r2 ;
  wire \ui_wr_data0/pointer_we ;
  wire w_cmd_rdy;
  wire [127:0]wr_data;
  wire [3:0]wr_data_addr;
  wire wr_data_en;
  wire [15:0]wr_data_mask;
  wire wr_en;
  wire wr_en_2;
  wire wr_en_3;
  wire wr_en_4;
  wire \wr_ptr_reg[1] ;
  wire \wr_ptr_reg[1]_0 ;
  wire \wr_ptr_reg[1]_1 ;
  wire \wr_ptr_reg[1]_2 ;
  wire [3:0]\wr_ptr_timing_reg[2] ;
  wire [3:0]\wr_ptr_timing_reg[2]_0 ;
  wire [3:0]\wr_ptr_timing_reg[2]_1 ;

  FDRE init_calib_complete_r_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(mem_intfc0_n_107),
        .Q(init_calib_complete_r),
        .R(1'b0));
  Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_mem_intfc mem_intfc0
       (.CLKB0(CLKB0),
        .CLKB0_5(CLKB0_5),
        .D(data_buf_addr),
        .E(wr_data_en),
        .I572(I572),
        .Q({wr_data_mask,wr_data}),
        .RST0(RST0),
        .S(u_ui_top_n_8),
        .SR(SR),
        .SS(SS),
        .accept_ns(accept_ns),
        .\app_addr_r1_reg[25] (bank),
        .\app_addr_r1_reg[9] (col),
        .\app_addr_r2_reg[22] (u_ui_top_n_9),
        .\app_addr_r2_reg[22]_0 (u_ui_top_n_7),
        .\app_addr_r2_reg[22]_1 (u_ui_top_n_10),
        .\app_cmd_r2_reg[0] (u_ui_top_n_6),
        .\app_cmd_r2_reg[1] (\ui_cmd0/app_cmd_r2 ),
        .app_en_r2(\ui_cmd0/app_en_r2 ),
        .app_rdy(app_rdy),
        .app_ref_ack(app_ref_ack),
        .app_sr_active(app_sr_active),
        .clear(clear),
        .\cmd_pipe_plus.mc_address_reg[38] ({\mc0/bank_mach0/req_row_r [51],\mc0/bank_mach0/req_row_r [38],\mc0/bank_mach0/req_row_r [25],\mc0/bank_mach0/req_row_r [12]}),
        .complex_row0_rd_done1(complex_row0_rd_done1),
        .ddr2_addr(ddr2_addr),
        .ddr2_ba(ddr2_ba),
        .ddr2_cas_n(ddr2_cas_n),
        .ddr2_cke(ddr2_cke),
        .ddr2_cs_n(ddr2_cs_n),
        .ddr2_dm(ddr2_dm),
        .ddr2_dq(ddr2_dq),
        .ddr2_dqs_n(ddr2_dqs_n),
        .ddr2_dqs_p(ddr2_dqs_p),
        .ddr2_odt(ddr2_odt),
        .ddr2_ras_n(ddr2_ras_n),
        .ddr2_we_n(ddr2_we_n),
        .ddr_ck_out(ddr_ck_out),
        .\device_temp_r_reg[11] (D),
        .\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] (\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] ),
        .\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 (\dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[67] ),
        .\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79] (\dq_gen_40.if_post_fifo_gen.rd_data_r_reg[79] ),
        .freq_refclk(freq_refclk),
        .\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall3_r_reg[5] (\gen_mux_rd_div4.gen_mux_rd[5].mux_rd_fall3_r_reg[5] ),
        .\gen_mux_rd_div4.gen_mux_rd[6].mux_rd_fall3_r_reg[6] (Q),
        .idelay_tap_limit_r_reg(idelay_tap_limit_r_reg),
        .in({mem_intfc0_n_312,mem_intfc0_n_313,mem_intfc0_n_314,mem_intfc0_n_315,mem_intfc0_n_316,mem_intfc0_n_317,mem_intfc0_n_318,mem_intfc0_n_319,mem_intfc0_n_320,mem_intfc0_n_321,mem_intfc0_n_322,mem_intfc0_n_323,mem_intfc0_n_324,mem_intfc0_n_325,mem_intfc0_n_326,mem_intfc0_n_327,mem_intfc0_n_328,mem_intfc0_n_329,mem_intfc0_n_330,mem_intfc0_n_331,mem_intfc0_n_332,mem_intfc0_n_333,mem_intfc0_n_334,mem_intfc0_n_335,mem_intfc0_n_336,mem_intfc0_n_337,mem_intfc0_n_338,mem_intfc0_n_339,mem_intfc0_n_340,mem_intfc0_n_341,mem_intfc0_n_342,mem_intfc0_n_343,mem_intfc0_n_344,mem_intfc0_n_345,mem_intfc0_n_346,mem_intfc0_n_347,mem_intfc0_n_348,mem_intfc0_n_349,mem_intfc0_n_350,mem_intfc0_n_351,mem_intfc0_n_352,mem_intfc0_n_353,mem_intfc0_n_354,mem_intfc0_n_355,mem_intfc0_n_356,mem_intfc0_n_357,mem_intfc0_n_358,mem_intfc0_n_359,mem_intfc0_n_360,mem_intfc0_n_361,mem_intfc0_n_362,mem_intfc0_n_363,mem_intfc0_n_364,mem_intfc0_n_365,mem_intfc0_n_366,mem_intfc0_n_367,mem_intfc0_n_368,mem_intfc0_n_369,mem_intfc0_n_370,mem_intfc0_n_371,mem_intfc0_n_372,mem_intfc0_n_373,mem_intfc0_n_374,mem_intfc0_n_375,mem_intfc0_n_376,mem_intfc0_n_377,mem_intfc0_n_378,mem_intfc0_n_379,mem_intfc0_n_380,mem_intfc0_n_381,mem_intfc0_n_382,mem_intfc0_n_383,mem_intfc0_n_384,mem_intfc0_n_385,mem_intfc0_n_386,mem_intfc0_n_387,mem_intfc0_n_388,mem_intfc0_n_389,mem_intfc0_n_390,mem_intfc0_n_391,mem_intfc0_n_392,mem_intfc0_n_393,mem_intfc0_n_394,mem_intfc0_n_395,mem_intfc0_n_396,mem_intfc0_n_397,mem_intfc0_n_398,mem_intfc0_n_399,mem_intfc0_n_400,mem_intfc0_n_401,mem_intfc0_n_402,mem_intfc0_n_403,mem_intfc0_n_404,mem_intfc0_n_405,mem_intfc0_n_406,mem_intfc0_n_407,mem_intfc0_n_408,mem_intfc0_n_409,mem_intfc0_n_410,mem_intfc0_n_411,mem_intfc0_n_412,mem_intfc0_n_413,mem_intfc0_n_414,mem_intfc0_n_415,mem_intfc0_n_416,mem_intfc0_n_417,mem_intfc0_n_418,mem_intfc0_n_419,mem_intfc0_n_420,mem_intfc0_n_421,mem_intfc0_n_422,mem_intfc0_n_423,mem_intfc0_n_424,mem_intfc0_n_425,mem_intfc0_n_426,mem_intfc0_n_427,mem_intfc0_n_428,mem_intfc0_n_429,mem_intfc0_n_430,mem_intfc0_n_431,mem_intfc0_n_432,mem_intfc0_n_433,mem_intfc0_n_434,mem_intfc0_n_435,mem_intfc0_n_436,mem_intfc0_n_437,mem_intfc0_n_438,mem_intfc0_n_439}),
        .init_calib_complete(mem_intfc0_n_107),
        .mem_out(mem_out),
        .mem_refclk(mem_refclk),
        .\my_empty_reg[6] (mem_intfc0_n_106),
        .\my_empty_reg[7] (mem_intfc0_n_104),
        .\my_empty_reg[7]_0 (mem_intfc0_n_105),
        .\my_empty_reg[7]_1 ({\my_empty_reg[7] [71:67],\my_empty_reg[7] [65:62],\my_empty_reg[7] [60:57],\my_empty_reg[7] [55:49],\my_empty_reg[7] [47:43],\my_empty_reg[7] [41:38],\my_empty_reg[7] [36:33],\my_empty_reg[7] [31:29],\my_empty_reg[7] [26:17],\my_empty_reg[7] [15:5],\my_empty_reg[7] [2:0]}),
        .\my_empty_reg[7]_2 ({\my_empty_reg[7]_0 [71:61],\my_empty_reg[7]_0 [58:54],\my_empty_reg[7]_0 [52:49],\my_empty_reg[7]_0 [47:43],\my_empty_reg[7]_0 [41:37],\my_empty_reg[7]_0 [34:25],\my_empty_reg[7]_0 [23:22],\my_empty_reg[7]_0 [20:17],\my_empty_reg[7]_0 [15:9],\my_empty_reg[7]_0 [7:3],\my_empty_reg[7]_0 [1:0]}),
        .new_cnt_cpt_r_reg(new_cnt_cpt_r_reg),
        .\one_rank.stg1_wr_done_reg (prbs_rdlvl_done_pulse),
        .out(out),
        .p_106_out(\mc0/bank_mach0/p_106_out ),
        .p_145_out(\mc0/bank_mach0/p_145_out ),
        .p_1_in(p_1_in),
        .p_1_in_0(p_1_in_0),
        .p_28_out(\mc0/bank_mach0/p_28_out ),
        .p_3_in(p_3_in),
        .p_67_out(\mc0/bank_mach0/p_67_out ),
        .periodic_rd_ack_r(\mc0/periodic_rd_ack_r ),
        .periodic_rd_cntr_r(\mc0/bank_mach0/bank_common0/periodic_rd_cntr_r ),
        .periodic_rd_r(\mc0/periodic_rd_r ),
        .phy_dout(phy_dout),
        .pi_cnt_dec_reg(pi_cnt_dec_reg),
        .pi_en_stg2_f_timing_reg(pi_cnt_dec),
        .pi_fine_dly_dec_done_r(pi_fine_dly_dec_done_r),
        .pll_locked(pll_locked),
        .po_en_stg2_f_reg(po_en_stg2_f_reg),
        .pointer_we(\ui_wr_data0/pointer_we ),
        .ram_init_done_r(ram_init_done_r),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[1] (mem_intfc0_n_441),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[2] (mem_intfc0_n_440),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[5] (mem_intfc0_n_442),
        .\rb_hit_busies.rb_hit_busies_r_lcl_reg[5]_0 (mem_intfc0_n_443),
        .rd_data_en(rd_data_en),
        .\rd_ptr_reg[3] (\rd_ptr_reg[3] ),
        .\rd_ptr_reg[3]_0 (\rd_ptr_reg[3]_0 ),
        .\rd_ptr_timing_reg[1] (\rd_ptr_timing_reg[1] ),
        .\rd_ptr_timing_reg[2] (\rd_ptr_timing_reg[2] ),
        .\rd_ptr_timing_reg[2]_0 (\rd_ptr_timing_reg[2]_0 ),
        .\rd_ptr_timing_reg[2]_1 (\rd_ptr_timing_reg[2]_1 ),
        .\rd_ptr_timing_reg[2]_10 (\rd_ptr_timing_reg[2]_10 ),
        .\rd_ptr_timing_reg[2]_2 (\rd_ptr_timing_reg[2]_2 ),
        .\rd_ptr_timing_reg[2]_3 (\rd_ptr_timing_reg[2]_3 ),
        .\rd_ptr_timing_reg[2]_4 (\rd_ptr_timing_reg[2]_4 ),
        .\rd_ptr_timing_reg[2]_5 (\rd_ptr_timing_reg[2]_5 ),
        .\rd_ptr_timing_reg[2]_6 (\rd_ptr_timing_reg[2]_6 ),
        .\rd_ptr_timing_reg[2]_7 (\rd_ptr_timing_reg[2]_7 ),
        .\rd_ptr_timing_reg[2]_8 (\rd_ptr_timing_reg[2]_8 ),
        .\rd_ptr_timing_reg[2]_9 (\rd_ptr_timing_reg[2]_9 ),
        .rdlvl_stg1_start_r_reg(rdlvl_stg1_start_r_reg),
        .rdlvl_stg1_start_reg(rdlvl_stg1_start_reg),
        .ref_dll_lock(ref_dll_lock),
        .req_bank_r(\mc0/bank_mach0/req_bank_r ),
        .row(row),
        .rstdiv0_sync_r1_reg_rep(rstdiv0_sync_r1_reg_rep),
        .rstdiv0_sync_r1_reg_rep__1(rstdiv0_sync_r1_reg_rep__1),
        .rstdiv0_sync_r1_reg_rep__11(rstdiv0_sync_r1_reg_rep__11),
        .rstdiv0_sync_r1_reg_rep__12(rstdiv0_sync_r1_reg_rep__12),
        .rstdiv0_sync_r1_reg_rep__13(rstdiv0_sync_r1_reg_rep__13),
        .rstdiv0_sync_r1_reg_rep__14(rstdiv0_sync_r1_reg_rep__14),
        .rstdiv0_sync_r1_reg_rep__2(rstdiv0_sync_r1_reg_rep__2),
        .rstdiv0_sync_r1_reg_rep__3(rstdiv0_sync_r1_reg_rep__3),
        .rstdiv0_sync_r1_reg_rep__4(rstdiv0_sync_r1_reg_rep__4),
        .rstdiv0_sync_r1_reg_rep__5(rstdiv0_sync_r1_reg_rep__5),
        .rstdiv0_sync_r1_reg_rep__6(rstdiv0_sync_r1_reg_rep__6),
        .rstdiv0_sync_r1_reg_rep__8(rstdiv0_sync_r1_reg_rep__8),
        .rstdiv0_sync_r1_reg_rep__9(rstdiv0_sync_r1_reg_rep__9),
        .samp_edge_cnt0_en_r(samp_edge_cnt0_en_r),
        .sync_pulse(sync_pulse),
        .sys_rst(sys_rst),
        .was_wr0(\mc0/bank_mach0/bank_common0/was_wr0 ),
        .wr_en(wr_en),
        .wr_en_2(wr_en_2),
        .wr_en_3(wr_en_3),
        .wr_en_4(wr_en_4),
        .\wr_ptr_reg[1] (\wr_ptr_reg[1] ),
        .\wr_ptr_reg[1]_0 (\wr_ptr_reg[1]_0 ),
        .\wr_ptr_reg[1]_1 (\wr_ptr_reg[1]_1 ),
        .\wr_ptr_reg[1]_2 (\wr_ptr_reg[1]_2 ),
        .\wr_ptr_timing_reg[2] (\wr_ptr_timing_reg[2] ),
        .\wr_ptr_timing_reg[2]_0 (\wr_ptr_timing_reg[2]_0 ),
        .\wr_ptr_timing_reg[2]_1 (\wr_ptr_timing_reg[2]_1 ),
        .\write_buffer.wr_buf_out_data_reg[5] (wr_data_addr));
  (* syn_maxfan = "10" *) 
  FDRE reset_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(I572),
        .Q(reset_reg_n_0),
        .R(1'b0));
  Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_axi_mc u_axi_mc
       (.D(app_addr),
        .E(\ui_cmd0/app_addr_r10 ),
        .app_en_ns1(\ui_cmd0/app_en_ns1 ),
        .app_en_r1(\ui_cmd0/app_en_r1 ),
        .app_rdy(app_rdy),
        .app_wdf_rdy(app_wdf_rdy),
        .aresetn(aresetn),
        .in({mem_intfc0_n_312,mem_intfc0_n_313,mem_intfc0_n_314,mem_intfc0_n_315,mem_intfc0_n_316,mem_intfc0_n_317,mem_intfc0_n_318,mem_intfc0_n_319,mem_intfc0_n_320,mem_intfc0_n_321,mem_intfc0_n_322,mem_intfc0_n_323,mem_intfc0_n_324,mem_intfc0_n_325,mem_intfc0_n_326,mem_intfc0_n_327,mem_intfc0_n_328,mem_intfc0_n_329,mem_intfc0_n_330,mem_intfc0_n_331,mem_intfc0_n_332,mem_intfc0_n_333,mem_intfc0_n_334,mem_intfc0_n_335,mem_intfc0_n_336,mem_intfc0_n_337,mem_intfc0_n_338,mem_intfc0_n_339,mem_intfc0_n_340,mem_intfc0_n_341,mem_intfc0_n_342,mem_intfc0_n_343,mem_intfc0_n_344,mem_intfc0_n_345,mem_intfc0_n_346,mem_intfc0_n_347,mem_intfc0_n_348,mem_intfc0_n_349,mem_intfc0_n_350,mem_intfc0_n_351,mem_intfc0_n_352,mem_intfc0_n_353,mem_intfc0_n_354,mem_intfc0_n_355,mem_intfc0_n_356,mem_intfc0_n_357,mem_intfc0_n_358,mem_intfc0_n_359,mem_intfc0_n_360,mem_intfc0_n_361,mem_intfc0_n_362,mem_intfc0_n_363,mem_intfc0_n_364,mem_intfc0_n_365,mem_intfc0_n_366,mem_intfc0_n_367,mem_intfc0_n_368,mem_intfc0_n_369,mem_intfc0_n_370,mem_intfc0_n_371,mem_intfc0_n_372,mem_intfc0_n_373,mem_intfc0_n_374,mem_intfc0_n_375,mem_intfc0_n_376,mem_intfc0_n_377,mem_intfc0_n_378,mem_intfc0_n_379,mem_intfc0_n_380,mem_intfc0_n_381,mem_intfc0_n_382,mem_intfc0_n_383,mem_intfc0_n_384,mem_intfc0_n_385,mem_intfc0_n_386,mem_intfc0_n_387,mem_intfc0_n_388,mem_intfc0_n_389,mem_intfc0_n_390,mem_intfc0_n_391,mem_intfc0_n_392,mem_intfc0_n_393,mem_intfc0_n_394,mem_intfc0_n_395,mem_intfc0_n_396,mem_intfc0_n_397,mem_intfc0_n_398,mem_intfc0_n_399,mem_intfc0_n_400,mem_intfc0_n_401,mem_intfc0_n_402,mem_intfc0_n_403,mem_intfc0_n_404,mem_intfc0_n_405,mem_intfc0_n_406,mem_intfc0_n_407,mem_intfc0_n_408,mem_intfc0_n_409,mem_intfc0_n_410,mem_intfc0_n_411,mem_intfc0_n_412,mem_intfc0_n_413,mem_intfc0_n_414,mem_intfc0_n_415,mem_intfc0_n_416,mem_intfc0_n_417,mem_intfc0_n_418,mem_intfc0_n_419,mem_intfc0_n_420,mem_intfc0_n_421,mem_intfc0_n_422,mem_intfc0_n_423,mem_intfc0_n_424,mem_intfc0_n_425,mem_intfc0_n_426,mem_intfc0_n_427,mem_intfc0_n_428,mem_intfc0_n_429,mem_intfc0_n_430,mem_intfc0_n_431,mem_intfc0_n_432,mem_intfc0_n_433,mem_intfc0_n_434,mem_intfc0_n_435,mem_intfc0_n_436,mem_intfc0_n_437,mem_intfc0_n_438,mem_intfc0_n_439}),
        .init_calib_complete_r(init_calib_complete_r),
        .\mc_app_wdf_data_reg_reg[127] (app_wdf_data),
        .mc_app_wdf_last_reg(\axi_mc_w_channel_0/mc_app_wdf_last_reg ),
        .\mc_app_wdf_mask_reg_reg[15] (app_wdf_mask),
        .mc_app_wdf_wren_reg(\axi_mc_w_channel_0/mc_app_wdf_wren_reg ),
        .rd_data_en(rd_data_en),
        .reset(reset_reg_n_0),
        .rnw(\axi_mc_cmd_arbiter_0/rnw ),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_arburst(s_axi_arburst),
        .s_axi_arid(s_axi_arid),
        .s_axi_arlen(s_axi_arlen),
        .s_axi_arqos(s_axi_arqos),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awburst(s_axi_awburst),
        .s_axi_awid(s_axi_awid),
        .s_axi_awlen(s_axi_awlen),
        .s_axi_awqos(s_axi_awqos),
        .s_axi_awready(s_axi_awready),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bid(s_axi_bid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rid(s_axi_rid),
        .s_axi_rlast(s_axi_rlast),
        .s_axi_rready(s_axi_rready),
        .\s_axi_rresp[1] (\s_axi_rresp[1] ),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wready(s_axi_wready),
        .s_axi_wstrb(s_axi_wstrb),
        .s_axi_wvalid(s_axi_wvalid),
        .sys_rst(sys_rst),
        .w_cmd_rdy(w_cmd_rdy));
  Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_ui_top u_ui_top
       (.D(data_buf_addr),
        .E(wr_data_en),
        .Q(\ui_cmd0/app_cmd_r2 ),
        .S(u_ui_top_n_8),
        .accept_ns(accept_ns),
        .app_en_ns1(\ui_cmd0/app_en_ns1 ),
        .app_en_r1(\ui_cmd0/app_en_r1 ),
        .app_en_r2(\ui_cmd0/app_en_r2 ),
        .app_rdy(app_rdy),
        .app_rdy_r_reg(\ui_cmd0/app_addr_r10 ),
        .app_wdf_rdy(app_wdf_rdy),
        .\axaddr_incr_reg[26] (app_addr),
        .\cmd_pipe_plus.wr_data_addr_reg[3] (wr_data_addr),
        .idle_r_lcl_reg(mem_intfc0_n_440),
        .idle_r_lcl_reg_0(mem_intfc0_n_442),
        .idle_r_lcl_reg_1(mem_intfc0_n_443),
        .idle_r_lcl_reg_2(mem_intfc0_n_441),
        .init_calib_complete_reg_rep__0(mem_intfc0_n_104),
        .init_calib_complete_reg_rep__1(mem_intfc0_n_105),
        .init_calib_complete_reg_rep__2(mem_intfc0_n_106),
        .mc_app_wdf_last_reg(\axi_mc_w_channel_0/mc_app_wdf_last_reg ),
        .mc_app_wdf_wren_reg(\axi_mc_w_channel_0/mc_app_wdf_wren_reg ),
        .\my_empty_reg[7] ({\my_empty_reg[7] [66],\my_empty_reg[7] [61],\my_empty_reg[7] [56],\my_empty_reg[7] [48],\my_empty_reg[7] [42],\my_empty_reg[7] [37],\my_empty_reg[7] [32],\my_empty_reg[7] [28:27],\my_empty_reg[7] [16],\my_empty_reg[7] [4:3]}),
        .\my_empty_reg[7]_0 ({wr_data_mask,wr_data}),
        .\my_empty_reg[7]_1 ({\my_empty_reg[7]_0 [60:59],\my_empty_reg[7]_0 [53],\my_empty_reg[7]_0 [48],\my_empty_reg[7]_0 [42],\my_empty_reg[7]_0 [36:35],\my_empty_reg[7]_0 [24],\my_empty_reg[7]_0 [21],\my_empty_reg[7]_0 [16],\my_empty_reg[7]_0 [8],\my_empty_reg[7]_0 [2]}),
        .p_106_out(\mc0/bank_mach0/p_106_out ),
        .p_145_out(\mc0/bank_mach0/p_145_out ),
        .p_28_out(\mc0/bank_mach0/p_28_out ),
        .p_67_out(\mc0/bank_mach0/p_67_out ),
        .periodic_rd_ack_r(\mc0/periodic_rd_ack_r ),
        .periodic_rd_cntr_r(\mc0/bank_mach0/bank_common0/periodic_rd_cntr_r ),
        .periodic_rd_r(\mc0/periodic_rd_r ),
        .pointer_we(\ui_wr_data0/pointer_we ),
        .ram_init_done_r(ram_init_done_r),
        .req_bank_r(\mc0/bank_mach0/req_bank_r ),
        .\req_bank_r_lcl_reg[2] (bank),
        .\req_col_r_reg[9] (col),
        .\req_row_r_lcl_reg[12] ({\mc0/bank_mach0/req_row_r [51],\mc0/bank_mach0/req_row_r [38],\mc0/bank_mach0/req_row_r [25],\mc0/bank_mach0/req_row_r [12]}),
        .req_wr_r_lcl_reg(u_ui_top_n_6),
        .reset(reset_reg_n_0),
        .rnw(\axi_mc_cmd_arbiter_0/rnw ),
        .row(row),
        .row_hit_r_reg(u_ui_top_n_7),
        .row_hit_r_reg_0(u_ui_top_n_9),
        .row_hit_r_reg_1(u_ui_top_n_10),
        .sys_rst(sys_rst),
        .w_cmd_rdy(w_cmd_rdy),
        .was_wr0(\mc0/bank_mach0/bank_common0/was_wr0 ),
        .wready_reg(app_wdf_mask),
        .wready_reg_rep__0(app_wdf_data));
endmodule

module Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_rank_cntrl
   (read_this_rank_r,
    inhbt_act_faw_r,
    periodic_rd_request_r,
    periodic_rd_cntr1_r,
    maint_ref_zq_wip_r_reg,
    maint_ref_zq_wip_r_reg_0,
    Q,
    \wtr_timer.wtr_cnt_r_reg[1]_0 ,
    act_this_rank,
    sys_rst,
    read_this_rank,
    rstdiv0_sync_r1_reg_rep,
    \periodic_read_request.periodic_rd_grant_r_reg[0] ,
    init_calib_complete_reg_rep__9,
    init_calib_complete_reg_rep__9_0,
    insert_maint_r1,
    maint_wip_r,
    maint_ref_zq_wip,
    \periodic_rd_generation.read_this_rank_r_reg_0 ,
    clear_periodic_rd_request,
    rstdiv0_sync_r1_reg_rep__13,
    \grant_r_reg[2] ,
    init_calib_complete_reg_rep,
    maint_prescaler_tick_r,
    \grant_r_reg[0] ,
    I572,
    \grant_r_reg[2]_0 ,
    rstdiv0_sync_r1_reg_rep__14,
    D);
  output read_this_rank_r;
  output inhbt_act_faw_r;
  output periodic_rd_request_r;
  output periodic_rd_cntr1_r;
  output maint_ref_zq_wip_r_reg;
  output maint_ref_zq_wip_r_reg_0;
  output [0:0]Q;
  output [1:0]\wtr_timer.wtr_cnt_r_reg[1]_0 ;
  input act_this_rank;
  input sys_rst;
  input read_this_rank;
  input rstdiv0_sync_r1_reg_rep;
  input \periodic_read_request.periodic_rd_grant_r_reg[0] ;
  input init_calib_complete_reg_rep__9;
  input init_calib_complete_reg_rep__9_0;
  input insert_maint_r1;
  input maint_wip_r;
  input maint_ref_zq_wip;
  input \periodic_rd_generation.read_this_rank_r_reg_0 ;
  input clear_periodic_rd_request;
  input rstdiv0_sync_r1_reg_rep__13;
  input \grant_r_reg[2] ;
  input init_calib_complete_reg_rep;
  input maint_prescaler_tick_r;
  input \grant_r_reg[0] ;
  input I572;
  input \grant_r_reg[2]_0 ;
  input rstdiv0_sync_r1_reg_rep__14;
  input [0:0]D;

  wire [0:0]D;
  wire I572;
  wire [0:0]Q;
  wire act_delayed;
  wire act_this_rank;
  wire clear_periodic_rd_request;
  wire [2:0]faw_cnt_r;
  wire \grant_r_reg[0] ;
  wire \grant_r_reg[2] ;
  wire \grant_r_reg[2]_0 ;
  wire \inhbt_act_faw.faw_cnt_r[0]_i_1_n_0 ;
  wire \inhbt_act_faw.faw_cnt_r[1]_i_1_n_0 ;
  wire \inhbt_act_faw.faw_cnt_r[2]_i_1_n_0 ;
  wire \inhbt_act_faw.inhbt_act_faw_r_i_1_n_0 ;
  wire inhbt_act_faw_r;
  wire init_calib_complete_reg_rep;
  wire init_calib_complete_reg_rep__9;
  wire init_calib_complete_reg_rep__9_0;
  wire insert_maint_r1;
  wire maint_prescaler_tick_r;
  wire maint_ref_zq_wip;
  wire maint_ref_zq_wip_r_reg;
  wire maint_ref_zq_wip_r_reg_0;
  wire maint_wip_r;
  wire periodic_rd_cntr1_r;
  wire \periodic_rd_generation.periodic_rd_request_r_i_1_n_0 ;
  wire \periodic_rd_generation.periodic_rd_request_r_i_2_n_0 ;
  wire \periodic_rd_generation.periodic_rd_timer_r[0]_i_1_n_0 ;
  wire \periodic_rd_generation.periodic_rd_timer_r[1]_i_1_n_0 ;
  wire \periodic_rd_generation.periodic_rd_timer_r[2]_i_1_n_0 ;
  wire \periodic_rd_generation.read_this_rank_r_reg_0 ;
  wire periodic_rd_request_r;
  wire [2:0]periodic_rd_timer_r;
  wire \periodic_read_request.periodic_rd_grant_r_reg[0] ;
  wire read_this_rank;
  wire read_this_rank_r;
  wire rstdiv0_sync_r1_reg_rep;
  wire rstdiv0_sync_r1_reg_rep__13;
  wire rstdiv0_sync_r1_reg_rep__14;
  wire [1:0]rtw_cnt_ns;
  wire [0:0]rtw_cnt_r;
  wire sys_rst;
  wire [1:1]wtr_cnt_ns;
  wire [1:0]\wtr_timer.wtr_cnt_r_reg[1]_0 ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "SRLC32E" *) 
  (* srl_bus_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_cntrl " *) 
  (* srl_name = "\u_Alarm_Clock_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_cntrl[0].rank_cntrl0/inhbt_act_faw.SRLC32E0 " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \inhbt_act_faw.SRLC32E0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(sys_rst),
        .D(act_this_rank),
        .Q(act_delayed));
  (* SOFT_HLUTNM = "soft_lutpair591" *) 
  LUT4 #(
    .INIT(16'h1441)) 
    \inhbt_act_faw.faw_cnt_r[0]_i_1 
       (.I0(rstdiv0_sync_r1_reg_rep__13),
        .I1(act_delayed),
        .I2(\grant_r_reg[2] ),
        .I3(faw_cnt_r[0]),
        .O(\inhbt_act_faw.faw_cnt_r[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair591" *) 
  LUT5 #(
    .INIT(32'h44411444)) 
    \inhbt_act_faw.faw_cnt_r[1]_i_1 
       (.I0(rstdiv0_sync_r1_reg_rep__13),
        .I1(faw_cnt_r[1]),
        .I2(\grant_r_reg[2] ),
        .I3(act_delayed),
        .I4(faw_cnt_r[0]),
        .O(\inhbt_act_faw.faw_cnt_r[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5551455500041000)) 
    \inhbt_act_faw.faw_cnt_r[2]_i_1 
       (.I0(rstdiv0_sync_r1_reg_rep__13),
        .I1(faw_cnt_r[1]),
        .I2(act_delayed),
        .I3(\grant_r_reg[2] ),
        .I4(faw_cnt_r[0]),
        .I5(faw_cnt_r[2]),
        .O(\inhbt_act_faw.faw_cnt_r[2]_i_1_n_0 ));
  FDRE \inhbt_act_faw.faw_cnt_r_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\inhbt_act_faw.faw_cnt_r[0]_i_1_n_0 ),
        .Q(faw_cnt_r[0]),
        .R(1'b0));
  FDRE \inhbt_act_faw.faw_cnt_r_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\inhbt_act_faw.faw_cnt_r[1]_i_1_n_0 ),
        .Q(faw_cnt_r[1]),
        .R(1'b0));
  FDRE \inhbt_act_faw.faw_cnt_r_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\inhbt_act_faw.faw_cnt_r[2]_i_1_n_0 ),
        .Q(faw_cnt_r[2]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0001000020000220)) 
    \inhbt_act_faw.inhbt_act_faw_r_i_1 
       (.I0(faw_cnt_r[2]),
        .I1(rstdiv0_sync_r1_reg_rep__13),
        .I2(act_delayed),
        .I3(\grant_r_reg[2] ),
        .I4(faw_cnt_r[0]),
        .I5(faw_cnt_r[1]),
        .O(\inhbt_act_faw.inhbt_act_faw_r_i_1_n_0 ));
  FDRE \inhbt_act_faw.inhbt_act_faw_r_reg 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\inhbt_act_faw.inhbt_act_faw_r_i_1_n_0 ),
        .Q(inhbt_act_faw_r),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFF202020)) 
    maint_ref_zq_wip_r_i_1
       (.I0(init_calib_complete_reg_rep__9_0),
        .I1(maint_ref_zq_wip_r_reg),
        .I2(insert_maint_r1),
        .I3(maint_wip_r),
        .I4(maint_ref_zq_wip),
        .O(maint_ref_zq_wip_r_reg_0));
  FDRE \periodic_rd_generation.periodic_rd_cntr1_r_reg 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\periodic_read_request.periodic_rd_grant_r_reg[0] ),
        .Q(periodic_rd_cntr1_r),
        .R(rstdiv0_sync_r1_reg_rep));
  LUT6 #(
    .INIT(64'h00545454FFFFFFFF)) 
    \periodic_rd_generation.periodic_rd_request_r_i_1 
       (.I0(\periodic_rd_generation.read_this_rank_r_reg_0 ),
        .I1(\periodic_rd_generation.periodic_rd_request_r_i_2_n_0 ),
        .I2(periodic_rd_request_r),
        .I3(clear_periodic_rd_request),
        .I4(periodic_rd_cntr1_r),
        .I5(init_calib_complete_reg_rep__9_0),
        .O(\periodic_rd_generation.periodic_rd_request_r_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0040)) 
    \periodic_rd_generation.periodic_rd_request_r_i_2 
       (.I0(periodic_rd_timer_r[1]),
        .I1(periodic_rd_timer_r[0]),
        .I2(maint_prescaler_tick_r),
        .I3(periodic_rd_timer_r[2]),
        .O(\periodic_rd_generation.periodic_rd_request_r_i_2_n_0 ));
  FDRE \periodic_rd_generation.periodic_rd_request_r_reg 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\periodic_rd_generation.periodic_rd_request_r_i_1_n_0 ),
        .Q(periodic_rd_request_r),
        .R(rstdiv0_sync_r1_reg_rep));
  LUT6 #(
    .INIT(64'hBBFFFFBBBFFBFFBB)) 
    \periodic_rd_generation.periodic_rd_timer_r[0]_i_1 
       (.I0(\periodic_rd_generation.read_this_rank_r_reg_0 ),
        .I1(init_calib_complete_reg_rep),
        .I2(periodic_rd_timer_r[1]),
        .I3(periodic_rd_timer_r[0]),
        .I4(maint_prescaler_tick_r),
        .I5(periodic_rd_timer_r[2]),
        .O(\periodic_rd_generation.periodic_rd_timer_r[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4004404040004040)) 
    \periodic_rd_generation.periodic_rd_timer_r[1]_i_1 
       (.I0(\periodic_rd_generation.read_this_rank_r_reg_0 ),
        .I1(init_calib_complete_reg_rep),
        .I2(periodic_rd_timer_r[1]),
        .I3(periodic_rd_timer_r[0]),
        .I4(maint_prescaler_tick_r),
        .I5(periodic_rd_timer_r[2]),
        .O(\periodic_rd_generation.periodic_rd_timer_r[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFBFBBBBBB)) 
    \periodic_rd_generation.periodic_rd_timer_r[2]_i_1 
       (.I0(\periodic_rd_generation.read_this_rank_r_reg_0 ),
        .I1(init_calib_complete_reg_rep),
        .I2(periodic_rd_timer_r[1]),
        .I3(periodic_rd_timer_r[0]),
        .I4(maint_prescaler_tick_r),
        .I5(periodic_rd_timer_r[2]),
        .O(\periodic_rd_generation.periodic_rd_timer_r[2]_i_1_n_0 ));
  FDRE \periodic_rd_generation.periodic_rd_timer_r_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\periodic_rd_generation.periodic_rd_timer_r[0]_i_1_n_0 ),
        .Q(periodic_rd_timer_r[0]),
        .R(1'b0));
  FDRE \periodic_rd_generation.periodic_rd_timer_r_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\periodic_rd_generation.periodic_rd_timer_r[1]_i_1_n_0 ),
        .Q(periodic_rd_timer_r[1]),
        .R(1'b0));
  FDRE \periodic_rd_generation.periodic_rd_timer_r_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\periodic_rd_generation.periodic_rd_timer_r[2]_i_1_n_0 ),
        .Q(periodic_rd_timer_r[2]),
        .R(1'b0));
  FDRE \periodic_rd_generation.read_this_rank_r_reg 
       (.C(sys_rst),
        .CE(1'b1),
        .D(read_this_rank),
        .Q(read_this_rank_r),
        .R(1'b0));
  FDRE \refresh_generation.refresh_bank_r_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(init_calib_complete_reg_rep__9),
        .Q(maint_ref_zq_wip_r_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair592" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \rtw_timer.rtw_cnt_r[0]_i_1 
       (.I0(\grant_r_reg[0] ),
        .I1(Q),
        .I2(I572),
        .I3(rtw_cnt_r),
        .O(rtw_cnt_ns[0]));
  (* SOFT_HLUTNM = "soft_lutpair592" *) 
  LUT4 #(
    .INIT(16'h0D05)) 
    \rtw_timer.rtw_cnt_r[1]_i_1 
       (.I0(\grant_r_reg[0] ),
        .I1(Q),
        .I2(I572),
        .I3(rtw_cnt_r),
        .O(rtw_cnt_ns[1]));
  FDRE \rtw_timer.rtw_cnt_r_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(rtw_cnt_ns[0]),
        .Q(rtw_cnt_r),
        .R(1'b0));
  FDRE \rtw_timer.rtw_cnt_r_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(rtw_cnt_ns[1]),
        .Q(Q),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h00D5)) 
    \wtr_timer.wtr_cnt_r[1]_i_1 
       (.I0(\grant_r_reg[2]_0 ),
        .I1(\wtr_timer.wtr_cnt_r_reg[1]_0 [1]),
        .I2(\wtr_timer.wtr_cnt_r_reg[1]_0 [0]),
        .I3(rstdiv0_sync_r1_reg_rep__14),
        .O(wtr_cnt_ns));
  FDRE \wtr_timer.wtr_cnt_r_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(D),
        .Q(\wtr_timer.wtr_cnt_r_reg[1]_0 [0]),
        .R(1'b0));
  FDRE \wtr_timer.wtr_cnt_r_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(wtr_cnt_ns),
        .Q(\wtr_timer.wtr_cnt_r_reg[1]_0 [1]),
        .R(1'b0));
endmodule

module Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_rank_common
   (maint_prescaler_tick_r,
    \maint_controller.maint_wip_r_lcl_reg ,
    \periodic_read_request.periodic_rd_r_lcl_reg_0 ,
    app_ref_ack,
    \maint_controller.maint_srx_r1_reg ,
    \maintenance_request.maint_sre_r_lcl_reg_0 ,
    \maintenance_request.maint_rank_r_lcl_reg[0]_0 ,
    periodic_rd_grant_r,
    app_sr_active,
    maint_ref_zq_wip,
    \periodic_rd_generation.periodic_rd_cntr1_r_reg ,
    \refresh_generation.refresh_bank_r_reg[0] ,
    \refresh_generation.refresh_bank_r_reg[0]_0 ,
    \maint_controller.maint_hit_busies_r_reg[0] ,
    auto_pre_r_lcl_reg,
    q_has_rd_r_reg,
    pass_open_bank_r_lcl_reg,
    cke_r_reg,
    sys_rst,
    rstdiv0_sync_r1_reg_rep,
    sre_clears_sre_request,
    SR,
    init_calib_complete_reg_rep__9,
    periodic_rd_request_r,
    init_calib_complete_reg_rep__9_0,
    insert_maint_r1,
    periodic_rd_ack_r_lcl_reg,
    periodic_rd_cntr1_r,
    I572,
    \refresh_generation.refresh_bank_r_reg[0]_1 ,
    maint_wip_r,
    init_calib_complete_reg_rep__9_1,
    periodic_rd_cntr_r_reg,
    rstdiv0_sync_r1_reg_rep__13,
    cke_r_reg_0);
  output maint_prescaler_tick_r;
  output \maint_controller.maint_wip_r_lcl_reg ;
  output \periodic_read_request.periodic_rd_r_lcl_reg_0 ;
  output app_ref_ack;
  output \maint_controller.maint_srx_r1_reg ;
  output \maintenance_request.maint_sre_r_lcl_reg_0 ;
  output \maintenance_request.maint_rank_r_lcl_reg[0]_0 ;
  output periodic_rd_grant_r;
  output app_sr_active;
  output maint_ref_zq_wip;
  output \periodic_rd_generation.periodic_rd_cntr1_r_reg ;
  output \refresh_generation.refresh_bank_r_reg[0] ;
  output \refresh_generation.refresh_bank_r_reg[0]_0 ;
  output \maint_controller.maint_hit_busies_r_reg[0] ;
  output auto_pre_r_lcl_reg;
  output q_has_rd_r_reg;
  output pass_open_bank_r_lcl_reg;
  output [0:0]cke_r_reg;
  input sys_rst;
  input rstdiv0_sync_r1_reg_rep;
  input sre_clears_sre_request;
  input [0:0]SR;
  input init_calib_complete_reg_rep__9;
  input periodic_rd_request_r;
  input init_calib_complete_reg_rep__9_0;
  input insert_maint_r1;
  input periodic_rd_ack_r_lcl_reg;
  input periodic_rd_cntr1_r;
  input I572;
  input \refresh_generation.refresh_bank_r_reg[0]_1 ;
  input maint_wip_r;
  input init_calib_complete_reg_rep__9_1;
  input periodic_rd_cntr_r_reg;
  input rstdiv0_sync_r1_reg_rep__13;
  input [0:0]cke_r_reg_0;

  wire I572;
  wire [0:0]SR;
  wire app_ref_ack;
  wire app_ref_ack_ns;
  wire app_ref_ns;
  wire app_ref_r;
  wire app_sr_active;
  wire app_sr_active_r_i_1_n_0;
  wire auto_pre_r_lcl_reg;
  wire [0:0]cke_r_reg;
  wire [0:0]cke_r_reg_0;
  wire ckesr_timer_r;
  wire init_calib_complete_reg_rep__9;
  wire init_calib_complete_reg_rep__9_0;
  wire init_calib_complete_reg_rep__9_1;
  wire insert_maint_r1;
  wire \maint_controller.maint_hit_busies_r_reg[0] ;
  wire \maint_controller.maint_srx_r1_reg ;
  wire \maint_controller.maint_wip_r_lcl_reg ;
  wire \maint_prescaler.maint_prescaler_r[1]_i_1_n_0 ;
  wire \maint_prescaler.maint_prescaler_r[3]_i_1_n_0 ;
  wire [3:0]\maint_prescaler.maint_prescaler_r_reg__0 ;
  wire [3:0]maint_prescaler_r0;
  wire maint_prescaler_tick_ns;
  wire maint_prescaler_tick_r;
  wire maint_ref_zq_wip;
  wire maint_wip_r;
  wire \maintenance_request.maint_arb0_n_0 ;
  wire \maintenance_request.maint_arb0_n_1 ;
  wire \maintenance_request.maint_arb0_n_2 ;
  wire \maintenance_request.maint_rank_r_lcl_reg[0]_0 ;
  wire \maintenance_request.maint_sre_r_lcl_reg_0 ;
  wire \maintenance_request.upd_last_master_r_i_1_n_0 ;
  wire new_maint_rank_r;
  wire pass_open_bank_r_lcl_reg;
  wire periodic_rd_ack_r_lcl_reg;
  wire periodic_rd_cntr1_r;
  wire periodic_rd_cntr_r_reg;
  wire \periodic_rd_generation.periodic_rd_cntr1_r_reg ;
  wire periodic_rd_grant_r;
  wire periodic_rd_ns;
  wire periodic_rd_r_cnt;
  wire periodic_rd_request_r;
  wire \periodic_read_request.periodic_rd_grant_r[0]_i_1_n_0 ;
  wire \periodic_read_request.periodic_rd_r_cnt_i_1_n_0 ;
  wire \periodic_read_request.periodic_rd_r_lcl_reg_0 ;
  wire \periodic_read_request.upd_last_master_r_reg_n_0 ;
  wire q_has_rd_r_reg;
  wire \refresh_generation.refresh_bank_r_reg[0] ;
  wire \refresh_generation.refresh_bank_r_reg[0]_0 ;
  wire \refresh_generation.refresh_bank_r_reg[0]_1 ;
  wire \refresh_timer.refresh_timer_r[1]_i_1_n_0 ;
  wire \refresh_timer.refresh_timer_r[5]_i_1_n_0 ;
  wire \refresh_timer.refresh_timer_r[5]_i_4_n_0 ;
  wire \refresh_timer.refresh_timer_r[5]_i_5_n_0 ;
  wire \refresh_timer.refresh_timer_r[5]_i_6_n_0 ;
  wire [5:0]\refresh_timer.refresh_timer_r_reg__0 ;
  wire [5:0]refresh_timer_r0;
  wire refresh_timer_r0_0;
  wire rstdiv0_sync_r1_reg_rep;
  wire rstdiv0_sync_r1_reg_rep__13;
  wire sel;
  wire sre_clears_sre_request;
  wire sre_request_ns;
  wire sre_request_r;
  wire sys_rst;
  wire upd_last_master_ns;
  wire upd_last_master_r;

  LUT3 #(
    .INIT(8'h8A)) 
    app_ref_ack_r_i_1
       (.I0(app_ref_r),
        .I1(\refresh_generation.refresh_bank_r_reg[0]_1 ),
        .I2(init_calib_complete_reg_rep__9_0),
        .O(app_ref_ack_ns));
  FDRE #(
    .INIT(1'b0)) 
    app_ref_ack_r_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(app_ref_ack_ns),
        .Q(app_ref_ack),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair601" *) 
  LUT3 #(
    .INIT(8'h20)) 
    app_ref_r_i_1
       (.I0(app_ref_r),
        .I1(\refresh_generation.refresh_bank_r_reg[0]_1 ),
        .I2(init_calib_complete_reg_rep__9_0),
        .O(app_ref_ns));
  FDRE #(
    .INIT(1'b0)) 
    app_ref_r_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(app_ref_ns),
        .Q(app_ref_r),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair599" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    app_sr_active_r_i_1
       (.I0(\maintenance_request.maint_sre_r_lcl_reg_0 ),
        .I1(\maint_controller.maint_srx_r1_reg ),
        .I2(insert_maint_r1),
        .I3(app_sr_active),
        .O(app_sr_active_r_i_1_n_0));
  FDRE app_sr_active_r_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(app_sr_active_r_i_1_n_0),
        .Q(app_sr_active),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair595" *) 
  LUT5 #(
    .INIT(32'h4444FF4F)) 
    auto_pre_r_lcl_i_3
       (.I0(\maintenance_request.maint_sre_r_lcl_reg_0 ),
        .I1(\maintenance_request.maint_rank_r_lcl_reg[0]_0 ),
        .I2(\maint_controller.maint_wip_r_lcl_reg ),
        .I3(periodic_rd_cntr_r_reg),
        .I4(maint_wip_r),
        .O(auto_pre_r_lcl_reg));
  (* SOFT_HLUTNM = "soft_lutpair599" *) 
  LUT4 #(
    .INIT(16'h0ECC)) 
    cke_r_i_2
       (.I0(\maint_controller.maint_srx_r1_reg ),
        .I1(cke_r_reg_0),
        .I2(\maintenance_request.maint_sre_r_lcl_reg_0 ),
        .I3(insert_maint_r1),
        .O(cke_r_reg));
  (* SOFT_HLUTNM = "soft_lutpair595" *) 
  LUT5 #(
    .INIT(32'hF2FFF2F2)) 
    \maint_controller.maint_hit_busies_r[3]_i_2 
       (.I0(\maint_controller.maint_wip_r_lcl_reg ),
        .I1(periodic_rd_cntr_r_reg),
        .I2(maint_wip_r),
        .I3(\maintenance_request.maint_sre_r_lcl_reg_0 ),
        .I4(\maintenance_request.maint_rank_r_lcl_reg[0]_0 ),
        .O(\maint_controller.maint_hit_busies_r_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair605" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \maint_prescaler.maint_prescaler_r[0]_i_1 
       (.I0(\maint_prescaler.maint_prescaler_r_reg__0 [0]),
        .O(maint_prescaler_r0[0]));
  (* SOFT_HLUTNM = "soft_lutpair605" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \maint_prescaler.maint_prescaler_r[1]_i_1 
       (.I0(\maint_prescaler.maint_prescaler_r_reg__0 [0]),
        .I1(\maint_prescaler.maint_prescaler_r_reg__0 [1]),
        .O(\maint_prescaler.maint_prescaler_r[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair600" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \maint_prescaler.maint_prescaler_r[2]_i_1 
       (.I0(\maint_prescaler.maint_prescaler_r_reg__0 [2]),
        .I1(\maint_prescaler.maint_prescaler_r_reg__0 [1]),
        .I2(\maint_prescaler.maint_prescaler_r_reg__0 [0]),
        .O(maint_prescaler_r0[2]));
  LUT5 #(
    .INIT(32'h0010FFFF)) 
    \maint_prescaler.maint_prescaler_r[3]_i_1 
       (.I0(\maint_prescaler.maint_prescaler_r_reg__0 [2]),
        .I1(\maint_prescaler.maint_prescaler_r_reg__0 [3]),
        .I2(\maint_prescaler.maint_prescaler_r_reg__0 [0]),
        .I3(\maint_prescaler.maint_prescaler_r_reg__0 [1]),
        .I4(init_calib_complete_reg_rep__9_0),
        .O(\maint_prescaler.maint_prescaler_r[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \maint_prescaler.maint_prescaler_r[3]_i_2 
       (.I0(\maint_prescaler.maint_prescaler_r_reg__0 [3]),
        .I1(\maint_prescaler.maint_prescaler_r_reg__0 [2]),
        .I2(\maint_prescaler.maint_prescaler_r_reg__0 [1]),
        .I3(\maint_prescaler.maint_prescaler_r_reg__0 [0]),
        .O(sel));
  (* SOFT_HLUTNM = "soft_lutpair600" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \maint_prescaler.maint_prescaler_r[3]_i_3 
       (.I0(\maint_prescaler.maint_prescaler_r_reg__0 [3]),
        .I1(\maint_prescaler.maint_prescaler_r_reg__0 [2]),
        .I2(\maint_prescaler.maint_prescaler_r_reg__0 [0]),
        .I3(\maint_prescaler.maint_prescaler_r_reg__0 [1]),
        .O(maint_prescaler_r0[3]));
  FDSE \maint_prescaler.maint_prescaler_r_reg[0] 
       (.C(sys_rst),
        .CE(sel),
        .D(maint_prescaler_r0[0]),
        .Q(\maint_prescaler.maint_prescaler_r_reg__0 [0]),
        .S(\maint_prescaler.maint_prescaler_r[3]_i_1_n_0 ));
  FDSE \maint_prescaler.maint_prescaler_r_reg[1] 
       (.C(sys_rst),
        .CE(sel),
        .D(\maint_prescaler.maint_prescaler_r[1]_i_1_n_0 ),
        .Q(\maint_prescaler.maint_prescaler_r_reg__0 [1]),
        .S(\maint_prescaler.maint_prescaler_r[3]_i_1_n_0 ));
  FDSE \maint_prescaler.maint_prescaler_r_reg[2] 
       (.C(sys_rst),
        .CE(sel),
        .D(maint_prescaler_r0[2]),
        .Q(\maint_prescaler.maint_prescaler_r_reg__0 [2]),
        .S(\maint_prescaler.maint_prescaler_r[3]_i_1_n_0 ));
  FDSE \maint_prescaler.maint_prescaler_r_reg[3] 
       (.C(sys_rst),
        .CE(sel),
        .D(maint_prescaler_r0[3]),
        .Q(\maint_prescaler.maint_prescaler_r_reg__0 [3]),
        .S(\maint_prescaler.maint_prescaler_r[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \maint_prescaler.maint_prescaler_tick_r_lcl_i_1 
       (.I0(\maint_prescaler.maint_prescaler_r_reg__0 [1]),
        .I1(\maint_prescaler.maint_prescaler_r_reg__0 [0]),
        .I2(\maint_prescaler.maint_prescaler_r_reg__0 [3]),
        .I3(\maint_prescaler.maint_prescaler_r_reg__0 [2]),
        .O(maint_prescaler_tick_ns));
  FDRE \maint_prescaler.maint_prescaler_tick_r_lcl_reg 
       (.C(sys_rst),
        .CE(1'b1),
        .D(maint_prescaler_tick_ns),
        .Q(maint_prescaler_tick_r),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    maint_ref_zq_wip_r_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(init_calib_complete_reg_rep__9),
        .Q(maint_ref_zq_wip),
        .R(SR));
  Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_round_robin_arb \maintenance_request.maint_arb0 
       (.I572(I572),
        .ckesr_timer_r(ckesr_timer_r),
        .init_calib_complete_reg_rep__9(init_calib_complete_reg_rep__9_1),
        .init_calib_complete_reg_rep__9_0(init_calib_complete_reg_rep__9_0),
        .\maintenance_request.maint_rank_r_lcl_reg[0] (\maintenance_request.maint_arb0_n_0 ),
        .\maintenance_request.maint_rank_r_lcl_reg[0]_0 (\maintenance_request.maint_rank_r_lcl_reg[0]_0 ),
        .\maintenance_request.maint_sre_r_lcl_reg (\maintenance_request.maint_arb0_n_1 ),
        .\maintenance_request.maint_sre_r_lcl_reg_0 (\maintenance_request.maint_sre_r_lcl_reg_0 ),
        .\maintenance_request.maint_srx_r_lcl_reg (\maintenance_request.maint_arb0_n_2 ),
        .\maintenance_request.maint_srx_r_lcl_reg_0 (\maint_controller.maint_srx_r1_reg ),
        .new_maint_rank_r(new_maint_rank_r),
        .\refresh_generation.refresh_bank_r_reg[0] (\refresh_generation.refresh_bank_r_reg[0]_1 ),
        .sre_request_r(sre_request_r),
        .sys_rst(sys_rst),
        .upd_last_master_r(upd_last_master_r));
  FDRE \maintenance_request.maint_rank_r_lcl_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\maintenance_request.maint_arb0_n_0 ),
        .Q(\maintenance_request.maint_rank_r_lcl_reg[0]_0 ),
        .R(1'b0));
  FDRE \maintenance_request.maint_req_r_lcl_reg 
       (.C(sys_rst),
        .CE(1'b1),
        .D(new_maint_rank_r),
        .Q(\maint_controller.maint_wip_r_lcl_reg ),
        .R(1'b0));
  FDRE \maintenance_request.maint_sre_r_lcl_reg 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\maintenance_request.maint_arb0_n_1 ),
        .Q(\maintenance_request.maint_sre_r_lcl_reg_0 ),
        .R(rstdiv0_sync_r1_reg_rep));
  FDRE \maintenance_request.maint_srx_r_lcl_reg 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\maintenance_request.maint_arb0_n_2 ),
        .Q(\maint_controller.maint_srx_r1_reg ),
        .R(rstdiv0_sync_r1_reg_rep));
  FDRE \maintenance_request.new_maint_rank_r_reg 
       (.C(sys_rst),
        .CE(1'b1),
        .D(upd_last_master_r),
        .Q(new_maint_rank_r),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair601" *) 
  LUT4 #(
    .INIT(16'h4050)) 
    \maintenance_request.upd_last_master_r_i_1 
       (.I0(maint_wip_r),
        .I1(sre_request_r),
        .I2(init_calib_complete_reg_rep__9_0),
        .I3(\refresh_generation.refresh_bank_r_reg[0]_1 ),
        .O(\maintenance_request.upd_last_master_r_i_1_n_0 ));
  FDRE \maintenance_request.upd_last_master_r_reg 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\maintenance_request.upd_last_master_r_i_1_n_0 ),
        .Q(upd_last_master_r),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair598" *) 
  LUT2 #(
    .INIT(4'h2)) 
    pass_open_bank_r_lcl_i_4
       (.I0(\maintenance_request.maint_rank_r_lcl_reg[0]_0 ),
        .I1(\maintenance_request.maint_sre_r_lcl_reg_0 ),
        .O(pass_open_bank_r_lcl_reg));
  (* SOFT_HLUTNM = "soft_lutpair604" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \periodic_rd_generation.periodic_rd_cntr1_r_i_1 
       (.I0(periodic_rd_grant_r),
        .I1(periodic_rd_ack_r_lcl_reg),
        .I2(periodic_rd_cntr1_r),
        .O(\periodic_rd_generation.periodic_rd_cntr1_r_reg ));
  (* SOFT_HLUTNM = "soft_lutpair597" *) 
  LUT5 #(
    .INIT(32'hFFFF0008)) 
    \periodic_read_request.periodic_rd_grant_r[0]_i_1 
       (.I0(periodic_rd_request_r),
        .I1(init_calib_complete_reg_rep__9_0),
        .I2(\periodic_read_request.upd_last_master_r_reg_n_0 ),
        .I3(\periodic_read_request.periodic_rd_r_lcl_reg_0 ),
        .I4(periodic_rd_grant_r),
        .O(\periodic_read_request.periodic_rd_grant_r[0]_i_1_n_0 ));
  FDRE \periodic_read_request.periodic_rd_grant_r_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\periodic_read_request.periodic_rd_grant_r[0]_i_1_n_0 ),
        .Q(periodic_rd_grant_r),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair604" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \periodic_read_request.periodic_rd_r_cnt_i_1 
       (.I0(\periodic_read_request.periodic_rd_r_lcl_reg_0 ),
        .I1(periodic_rd_ack_r_lcl_reg),
        .I2(periodic_rd_r_cnt),
        .O(\periodic_read_request.periodic_rd_r_cnt_i_1_n_0 ));
  FDRE \periodic_read_request.periodic_rd_r_cnt_reg 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\periodic_read_request.periodic_rd_r_cnt_i_1_n_0 ),
        .Q(periodic_rd_r_cnt),
        .R(rstdiv0_sync_r1_reg_rep));
  LUT5 #(
    .INIT(32'h8A88AA88)) 
    \periodic_read_request.periodic_rd_r_lcl_i_1 
       (.I0(init_calib_complete_reg_rep__9_0),
        .I1(\periodic_read_request.upd_last_master_r_reg_n_0 ),
        .I2(periodic_rd_r_cnt),
        .I3(\periodic_read_request.periodic_rd_r_lcl_reg_0 ),
        .I4(periodic_rd_ack_r_lcl_reg),
        .O(periodic_rd_ns));
  FDRE \periodic_read_request.periodic_rd_r_lcl_reg 
       (.C(sys_rst),
        .CE(1'b1),
        .D(periodic_rd_ns),
        .Q(\periodic_read_request.periodic_rd_r_lcl_reg_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair597" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \periodic_read_request.upd_last_master_r_i_1 
       (.I0(periodic_rd_request_r),
        .I1(init_calib_complete_reg_rep__9_0),
        .I2(\periodic_read_request.upd_last_master_r_reg_n_0 ),
        .I3(\periodic_read_request.periodic_rd_r_lcl_reg_0 ),
        .O(upd_last_master_ns));
  FDRE \periodic_read_request.upd_last_master_r_reg 
       (.C(sys_rst),
        .CE(1'b1),
        .D(upd_last_master_ns),
        .Q(\periodic_read_request.upd_last_master_r_reg_n_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair603" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    q_has_rd_r_i_2
       (.I0(\maintenance_request.maint_sre_r_lcl_reg_0 ),
        .I1(\maintenance_request.maint_rank_r_lcl_reg[0]_0 ),
        .I2(\maint_controller.maint_wip_r_lcl_reg ),
        .O(q_has_rd_r_reg));
  LUT6 #(
    .INIT(64'h0808080882080808)) 
    \refresh_generation.refresh_bank_r[0]_i_1 
       (.I0(init_calib_complete_reg_rep__9_0),
        .I1(\refresh_generation.refresh_bank_r_reg[0]_1 ),
        .I2(\refresh_timer.refresh_timer_r[5]_i_4_n_0 ),
        .I3(\refresh_generation.refresh_bank_r_reg[0]_0 ),
        .I4(insert_maint_r1),
        .I5(\maintenance_request.maint_rank_r_lcl_reg[0]_0 ),
        .O(\refresh_generation.refresh_bank_r_reg[0] ));
  LUT1 #(
    .INIT(2'h1)) 
    \refresh_timer.refresh_timer_r[0]_i_1 
       (.I0(\refresh_timer.refresh_timer_r_reg__0 [0]),
        .O(refresh_timer_r0[0]));
  LUT2 #(
    .INIT(4'h9)) 
    \refresh_timer.refresh_timer_r[1]_i_1 
       (.I0(\refresh_timer.refresh_timer_r_reg__0 [0]),
        .I1(\refresh_timer.refresh_timer_r_reg__0 [1]),
        .O(\refresh_timer.refresh_timer_r[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair602" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \refresh_timer.refresh_timer_r[2]_i_1 
       (.I0(\refresh_timer.refresh_timer_r_reg__0 [2]),
        .I1(\refresh_timer.refresh_timer_r_reg__0 [1]),
        .I2(\refresh_timer.refresh_timer_r_reg__0 [0]),
        .O(refresh_timer_r0[2]));
  (* SOFT_HLUTNM = "soft_lutpair596" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \refresh_timer.refresh_timer_r[3]_i_1 
       (.I0(\refresh_timer.refresh_timer_r_reg__0 [3]),
        .I1(\refresh_timer.refresh_timer_r_reg__0 [2]),
        .I2(\refresh_timer.refresh_timer_r_reg__0 [0]),
        .I3(\refresh_timer.refresh_timer_r_reg__0 [1]),
        .O(refresh_timer_r0[3]));
  (* SOFT_HLUTNM = "soft_lutpair596" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \refresh_timer.refresh_timer_r[4]_i_1 
       (.I0(\refresh_timer.refresh_timer_r_reg__0 [4]),
        .I1(\refresh_timer.refresh_timer_r_reg__0 [3]),
        .I2(\refresh_timer.refresh_timer_r_reg__0 [1]),
        .I3(\refresh_timer.refresh_timer_r_reg__0 [0]),
        .I4(\refresh_timer.refresh_timer_r_reg__0 [2]),
        .O(refresh_timer_r0[4]));
  LUT2 #(
    .INIT(4'hB)) 
    \refresh_timer.refresh_timer_r[5]_i_1 
       (.I0(\refresh_timer.refresh_timer_r[5]_i_4_n_0 ),
        .I1(init_calib_complete_reg_rep__9_0),
        .O(\refresh_timer.refresh_timer_r[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAAA8A)) 
    \refresh_timer.refresh_timer_r[5]_i_2 
       (.I0(maint_prescaler_tick_r),
        .I1(\refresh_timer.refresh_timer_r_reg__0 [5]),
        .I2(\refresh_timer.refresh_timer_r[5]_i_5_n_0 ),
        .I3(\refresh_timer.refresh_timer_r_reg__0 [4]),
        .I4(\refresh_timer.refresh_timer_r_reg__0 [3]),
        .O(refresh_timer_r0_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \refresh_timer.refresh_timer_r[5]_i_3 
       (.I0(\refresh_timer.refresh_timer_r_reg__0 [5]),
        .I1(\refresh_timer.refresh_timer_r_reg__0 [3]),
        .I2(\refresh_timer.refresh_timer_r_reg__0 [4]),
        .I3(\refresh_timer.refresh_timer_r_reg__0 [1]),
        .I4(\refresh_timer.refresh_timer_r_reg__0 [0]),
        .I5(\refresh_timer.refresh_timer_r_reg__0 [2]),
        .O(refresh_timer_r0[5]));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    \refresh_timer.refresh_timer_r[5]_i_4 
       (.I0(\refresh_timer.refresh_timer_r_reg__0 [2]),
        .I1(\refresh_timer.refresh_timer_r_reg__0 [5]),
        .I2(maint_prescaler_tick_r),
        .I3(\refresh_timer.refresh_timer_r_reg__0 [1]),
        .I4(\refresh_timer.refresh_timer_r_reg__0 [0]),
        .I5(\refresh_timer.refresh_timer_r[5]_i_6_n_0 ),
        .O(\refresh_timer.refresh_timer_r[5]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair602" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \refresh_timer.refresh_timer_r[5]_i_5 
       (.I0(\refresh_timer.refresh_timer_r_reg__0 [1]),
        .I1(\refresh_timer.refresh_timer_r_reg__0 [0]),
        .I2(\refresh_timer.refresh_timer_r_reg__0 [2]),
        .O(\refresh_timer.refresh_timer_r[5]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \refresh_timer.refresh_timer_r[5]_i_6 
       (.I0(\refresh_timer.refresh_timer_r_reg__0 [3]),
        .I1(\refresh_timer.refresh_timer_r_reg__0 [4]),
        .O(\refresh_timer.refresh_timer_r[5]_i_6_n_0 ));
  FDSE \refresh_timer.refresh_timer_r_reg[0] 
       (.C(sys_rst),
        .CE(refresh_timer_r0_0),
        .D(refresh_timer_r0[0]),
        .Q(\refresh_timer.refresh_timer_r_reg__0 [0]),
        .S(\refresh_timer.refresh_timer_r[5]_i_1_n_0 ));
  FDRE \refresh_timer.refresh_timer_r_reg[1] 
       (.C(sys_rst),
        .CE(refresh_timer_r0_0),
        .D(\refresh_timer.refresh_timer_r[1]_i_1_n_0 ),
        .Q(\refresh_timer.refresh_timer_r_reg__0 [1]),
        .R(\refresh_timer.refresh_timer_r[5]_i_1_n_0 ));
  FDSE \refresh_timer.refresh_timer_r_reg[2] 
       (.C(sys_rst),
        .CE(refresh_timer_r0_0),
        .D(refresh_timer_r0[2]),
        .Q(\refresh_timer.refresh_timer_r_reg__0 [2]),
        .S(\refresh_timer.refresh_timer_r[5]_i_1_n_0 ));
  FDRE \refresh_timer.refresh_timer_r_reg[3] 
       (.C(sys_rst),
        .CE(refresh_timer_r0_0),
        .D(refresh_timer_r0[3]),
        .Q(\refresh_timer.refresh_timer_r_reg__0 [3]),
        .R(\refresh_timer.refresh_timer_r[5]_i_1_n_0 ));
  FDRE \refresh_timer.refresh_timer_r_reg[4] 
       (.C(sys_rst),
        .CE(refresh_timer_r0_0),
        .D(refresh_timer_r0[4]),
        .Q(\refresh_timer.refresh_timer_r_reg__0 [4]),
        .R(\refresh_timer.refresh_timer_r[5]_i_1_n_0 ));
  FDSE \refresh_timer.refresh_timer_r_reg[5] 
       (.C(sys_rst),
        .CE(refresh_timer_r0_0),
        .D(refresh_timer_r0[5]),
        .Q(\refresh_timer.refresh_timer_r_reg__0 [5]),
        .S(\refresh_timer.refresh_timer_r[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair603" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[3]_i_3 
       (.I0(\maint_controller.maint_srx_r1_reg ),
        .I1(\maintenance_request.maint_sre_r_lcl_reg_0 ),
        .O(\refresh_generation.refresh_bank_r_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sr_cntrl.ckesr_timer.ckesr_timer_r_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(sre_clears_sre_request),
        .Q(ckesr_timer_r),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair598" *) 
  LUT4 #(
    .INIT(16'h0444)) 
    \sr_cntrl.sre_request_logic.sre_request_r_i_1 
       (.I0(rstdiv0_sync_r1_reg_rep__13),
        .I1(sre_request_r),
        .I2(\maintenance_request.maint_sre_r_lcl_reg_0 ),
        .I3(insert_maint_r1),
        .O(sre_request_ns));
  FDRE \sr_cntrl.sre_request_logic.sre_request_r_reg 
       (.C(sys_rst),
        .CE(1'b1),
        .D(sre_request_ns),
        .Q(sre_request_r),
        .R(1'b0));
endmodule

module Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_rank_mach
   (maint_req_r,
    \periodic_read_request.periodic_rd_r_lcl_reg ,
    app_ref_ack,
    read_this_rank_r,
    inhbt_act_faw_r,
    maint_srx_r,
    maint_sre_r,
    maint_rank_r,
    periodic_rd_grant_r,
    app_sr_active,
    maint_ref_zq_wip,
    maint_ref_zq_wip_r_reg,
    \refresh_generation.refresh_bank_r_reg[0] ,
    Q,
    \maint_controller.maint_hit_busies_r_reg[0] ,
    auto_pre_r_lcl_reg,
    q_has_rd_r_reg,
    pass_open_bank_r_lcl_reg,
    \wtr_timer.wtr_cnt_r_reg[1] ,
    cke_r_reg,
    act_this_rank,
    sys_rst,
    read_this_rank,
    rstdiv0_sync_r1_reg_rep,
    sre_clears_sre_request,
    SR,
    init_calib_complete_reg_rep__9,
    insert_maint_r1,
    maint_wip_r,
    periodic_rd_ack_r_lcl_reg,
    I572,
    \periodic_rd_generation.read_this_rank_r_reg ,
    clear_periodic_rd_request,
    rstdiv0_sync_r1_reg_rep__13,
    \grant_r_reg[2] ,
    init_calib_complete_reg_rep,
    init_calib_complete_reg_rep__9_0,
    \grant_r_reg[0] ,
    periodic_rd_cntr_r_reg,
    D,
    \grant_r_reg[2]_0 ,
    rstdiv0_sync_r1_reg_rep__14,
    cke_r_reg_0);
  output maint_req_r;
  output \periodic_read_request.periodic_rd_r_lcl_reg ;
  output app_ref_ack;
  output read_this_rank_r;
  output inhbt_act_faw_r;
  output maint_srx_r;
  output maint_sre_r;
  output maint_rank_r;
  output periodic_rd_grant_r;
  output app_sr_active;
  output maint_ref_zq_wip;
  output maint_ref_zq_wip_r_reg;
  output \refresh_generation.refresh_bank_r_reg[0] ;
  output [0:0]Q;
  output \maint_controller.maint_hit_busies_r_reg[0] ;
  output auto_pre_r_lcl_reg;
  output q_has_rd_r_reg;
  output pass_open_bank_r_lcl_reg;
  output [1:0]\wtr_timer.wtr_cnt_r_reg[1] ;
  output [0:0]cke_r_reg;
  input act_this_rank;
  input sys_rst;
  input read_this_rank;
  input rstdiv0_sync_r1_reg_rep;
  input sre_clears_sre_request;
  input [0:0]SR;
  input init_calib_complete_reg_rep__9;
  input insert_maint_r1;
  input maint_wip_r;
  input periodic_rd_ack_r_lcl_reg;
  input I572;
  input \periodic_rd_generation.read_this_rank_r_reg ;
  input clear_periodic_rd_request;
  input rstdiv0_sync_r1_reg_rep__13;
  input \grant_r_reg[2] ;
  input init_calib_complete_reg_rep;
  input init_calib_complete_reg_rep__9_0;
  input \grant_r_reg[0] ;
  input periodic_rd_cntr_r_reg;
  input [0:0]D;
  input \grant_r_reg[2]_0 ;
  input rstdiv0_sync_r1_reg_rep__14;
  input [0:0]cke_r_reg_0;

  wire [0:0]D;
  wire I572;
  wire [0:0]Q;
  wire [0:0]SR;
  wire act_this_rank;
  wire app_ref_ack;
  wire app_sr_active;
  wire auto_pre_r_lcl_reg;
  wire [0:0]cke_r_reg;
  wire [0:0]cke_r_reg_0;
  wire clear_periodic_rd_request;
  wire \grant_r_reg[0] ;
  wire \grant_r_reg[2] ;
  wire \grant_r_reg[2]_0 ;
  wire inhbt_act_faw_r;
  wire init_calib_complete_reg_rep;
  wire init_calib_complete_reg_rep__9;
  wire init_calib_complete_reg_rep__9_0;
  wire insert_maint_r1;
  wire \maint_controller.maint_hit_busies_r_reg[0] ;
  wire maint_prescaler_tick_r;
  wire maint_rank_r;
  wire maint_ref_zq_wip;
  wire maint_ref_zq_wip_r_reg;
  wire maint_req_r;
  wire maint_sre_r;
  wire maint_srx_r;
  wire maint_wip_r;
  wire pass_open_bank_r_lcl_reg;
  wire periodic_rd_ack_r_lcl_reg;
  wire periodic_rd_cntr1_r;
  wire periodic_rd_cntr_r_reg;
  wire \periodic_rd_generation.read_this_rank_r_reg ;
  wire periodic_rd_grant_r;
  wire periodic_rd_request_r;
  wire \periodic_read_request.periodic_rd_r_lcl_reg ;
  wire q_has_rd_r_reg;
  wire \rank_cntrl[0].rank_cntrl0_n_5 ;
  wire rank_common0_n_10;
  wire rank_common0_n_11;
  wire read_this_rank;
  wire read_this_rank_r;
  wire \refresh_generation.refresh_bank_r_reg[0] ;
  wire rstdiv0_sync_r1_reg_rep;
  wire rstdiv0_sync_r1_reg_rep__13;
  wire rstdiv0_sync_r1_reg_rep__14;
  wire sre_clears_sre_request;
  wire sys_rst;
  wire [1:0]\wtr_timer.wtr_cnt_r_reg[1] ;

  Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_rank_cntrl \rank_cntrl[0].rank_cntrl0 
       (.D(D),
        .I572(I572),
        .Q(Q),
        .act_this_rank(act_this_rank),
        .clear_periodic_rd_request(clear_periodic_rd_request),
        .\grant_r_reg[0] (\grant_r_reg[0] ),
        .\grant_r_reg[2] (\grant_r_reg[2] ),
        .\grant_r_reg[2]_0 (\grant_r_reg[2]_0 ),
        .inhbt_act_faw_r(inhbt_act_faw_r),
        .init_calib_complete_reg_rep(init_calib_complete_reg_rep),
        .init_calib_complete_reg_rep__9(rank_common0_n_11),
        .init_calib_complete_reg_rep__9_0(init_calib_complete_reg_rep__9),
        .insert_maint_r1(insert_maint_r1),
        .maint_prescaler_tick_r(maint_prescaler_tick_r),
        .maint_ref_zq_wip(maint_ref_zq_wip),
        .maint_ref_zq_wip_r_reg(maint_ref_zq_wip_r_reg),
        .maint_ref_zq_wip_r_reg_0(\rank_cntrl[0].rank_cntrl0_n_5 ),
        .maint_wip_r(maint_wip_r),
        .periodic_rd_cntr1_r(periodic_rd_cntr1_r),
        .\periodic_rd_generation.read_this_rank_r_reg_0 (\periodic_rd_generation.read_this_rank_r_reg ),
        .periodic_rd_request_r(periodic_rd_request_r),
        .\periodic_read_request.periodic_rd_grant_r_reg[0] (rank_common0_n_10),
        .read_this_rank(read_this_rank),
        .read_this_rank_r(read_this_rank_r),
        .rstdiv0_sync_r1_reg_rep(rstdiv0_sync_r1_reg_rep),
        .rstdiv0_sync_r1_reg_rep__13(rstdiv0_sync_r1_reg_rep__13),
        .rstdiv0_sync_r1_reg_rep__14(rstdiv0_sync_r1_reg_rep__14),
        .sys_rst(sys_rst),
        .\wtr_timer.wtr_cnt_r_reg[1]_0 (\wtr_timer.wtr_cnt_r_reg[1] ));
  Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_rank_common rank_common0
       (.I572(I572),
        .SR(SR),
        .app_ref_ack(app_ref_ack),
        .app_sr_active(app_sr_active),
        .auto_pre_r_lcl_reg(auto_pre_r_lcl_reg),
        .cke_r_reg(cke_r_reg),
        .cke_r_reg_0(cke_r_reg_0),
        .init_calib_complete_reg_rep__9(\rank_cntrl[0].rank_cntrl0_n_5 ),
        .init_calib_complete_reg_rep__9_0(init_calib_complete_reg_rep__9),
        .init_calib_complete_reg_rep__9_1(init_calib_complete_reg_rep__9_0),
        .insert_maint_r1(insert_maint_r1),
        .\maint_controller.maint_hit_busies_r_reg[0] (\maint_controller.maint_hit_busies_r_reg[0] ),
        .\maint_controller.maint_srx_r1_reg (maint_srx_r),
        .\maint_controller.maint_wip_r_lcl_reg (maint_req_r),
        .maint_prescaler_tick_r(maint_prescaler_tick_r),
        .maint_ref_zq_wip(maint_ref_zq_wip),
        .maint_wip_r(maint_wip_r),
        .\maintenance_request.maint_rank_r_lcl_reg[0]_0 (maint_rank_r),
        .\maintenance_request.maint_sre_r_lcl_reg_0 (maint_sre_r),
        .pass_open_bank_r_lcl_reg(pass_open_bank_r_lcl_reg),
        .periodic_rd_ack_r_lcl_reg(periodic_rd_ack_r_lcl_reg),
        .periodic_rd_cntr1_r(periodic_rd_cntr1_r),
        .periodic_rd_cntr_r_reg(periodic_rd_cntr_r_reg),
        .\periodic_rd_generation.periodic_rd_cntr1_r_reg (rank_common0_n_10),
        .periodic_rd_grant_r(periodic_rd_grant_r),
        .periodic_rd_request_r(periodic_rd_request_r),
        .\periodic_read_request.periodic_rd_r_lcl_reg_0 (\periodic_read_request.periodic_rd_r_lcl_reg ),
        .q_has_rd_r_reg(q_has_rd_r_reg),
        .\refresh_generation.refresh_bank_r_reg[0] (rank_common0_n_11),
        .\refresh_generation.refresh_bank_r_reg[0]_0 (\refresh_generation.refresh_bank_r_reg[0] ),
        .\refresh_generation.refresh_bank_r_reg[0]_1 (maint_ref_zq_wip_r_reg),
        .rstdiv0_sync_r1_reg_rep(rstdiv0_sync_r1_reg_rep),
        .rstdiv0_sync_r1_reg_rep__13(rstdiv0_sync_r1_reg_rep__13),
        .sre_clears_sre_request(sre_clears_sre_request),
        .sys_rst(sys_rst));
endmodule

module Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_round_robin_arb
   (\maintenance_request.maint_rank_r_lcl_reg[0] ,
    \maintenance_request.maint_sre_r_lcl_reg ,
    \maintenance_request.maint_srx_r_lcl_reg ,
    \maintenance_request.maint_rank_r_lcl_reg[0]_0 ,
    I572,
    new_maint_rank_r,
    upd_last_master_r,
    \maintenance_request.maint_sre_r_lcl_reg_0 ,
    ckesr_timer_r,
    \maintenance_request.maint_srx_r_lcl_reg_0 ,
    init_calib_complete_reg_rep__9,
    sre_request_r,
    init_calib_complete_reg_rep__9_0,
    \refresh_generation.refresh_bank_r_reg[0] ,
    sys_rst);
  output \maintenance_request.maint_rank_r_lcl_reg[0] ;
  output \maintenance_request.maint_sre_r_lcl_reg ;
  output \maintenance_request.maint_srx_r_lcl_reg ;
  input \maintenance_request.maint_rank_r_lcl_reg[0]_0 ;
  input I572;
  input new_maint_rank_r;
  input upd_last_master_r;
  input \maintenance_request.maint_sre_r_lcl_reg_0 ;
  input ckesr_timer_r;
  input \maintenance_request.maint_srx_r_lcl_reg_0 ;
  input init_calib_complete_reg_rep__9;
  input sre_request_r;
  input init_calib_complete_reg_rep__9_0;
  input \refresh_generation.refresh_bank_r_reg[0] ;
  input sys_rst;

  wire I572;
  wire ckesr_timer_r;
  wire \grant_r[0]_i_1_n_0 ;
  wire \grant_r[0]_i_3_n_0 ;
  wire \grant_r[2]_i_1_n_0 ;
  wire \grant_r[2]_i_2__2_n_0 ;
  wire init_calib_complete_reg_rep__9;
  wire init_calib_complete_reg_rep__9_0;
  wire [2:0]last_master_r;
  wire \last_master_r[0]_i_1_n_0 ;
  wire \last_master_r[1]_i_1_n_0 ;
  wire \last_master_r[2]_i_1_n_0 ;
  wire [2:0]maint_grant_r;
  wire \maintenance_request.maint_rank_r_lcl_reg[0] ;
  wire \maintenance_request.maint_rank_r_lcl_reg[0]_0 ;
  wire \maintenance_request.maint_sre_r_lcl_reg ;
  wire \maintenance_request.maint_sre_r_lcl_reg_0 ;
  wire \maintenance_request.maint_srx_r_lcl_reg ;
  wire \maintenance_request.maint_srx_r_lcl_reg_0 ;
  wire new_maint_rank_r;
  wire \refresh_generation.refresh_bank_r_reg[0] ;
  wire sre_request_r;
  wire sys_rst;
  wire upd_last_master_r;

  LUT6 #(
    .INIT(64'h0000AA8AAAAAAAAA)) 
    \grant_r[0]_i_1 
       (.I0(init_calib_complete_reg_rep__9),
        .I1(I572),
        .I2(last_master_r[1]),
        .I3(\grant_r[0]_i_3_n_0 ),
        .I4(\last_master_r[0]_i_1_n_0 ),
        .I5(sre_request_r),
        .O(\grant_r[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair593" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \grant_r[0]_i_3 
       (.I0(upd_last_master_r),
        .I1(new_maint_rank_r),
        .O(\grant_r[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h8880)) 
    \grant_r[2]_i_1 
       (.I0(init_calib_complete_reg_rep__9_0),
        .I1(sre_request_r),
        .I2(\grant_r[2]_i_2__2_n_0 ),
        .I3(\refresh_generation.refresh_bank_r_reg[0] ),
        .O(\grant_r[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair594" *) 
  LUT5 #(
    .INIT(32'h10111511)) 
    \grant_r[2]_i_2__2 
       (.I0(I572),
        .I1(last_master_r[2]),
        .I2(new_maint_rank_r),
        .I3(upd_last_master_r),
        .I4(maint_grant_r[2]),
        .O(\grant_r[2]_i_2__2_n_0 ));
  FDRE \grant_r_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\grant_r[0]_i_1_n_0 ),
        .Q(maint_grant_r[0]),
        .R(1'b0));
  FDRE \grant_r_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\grant_r[2]_i_1_n_0 ),
        .Q(maint_grant_r[2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair593" *) 
  LUT5 #(
    .INIT(32'h0000BA8A)) 
    \last_master_r[0]_i_1 
       (.I0(last_master_r[0]),
        .I1(new_maint_rank_r),
        .I2(upd_last_master_r),
        .I3(maint_grant_r[0]),
        .I4(I572),
        .O(\last_master_r[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00B0)) 
    \last_master_r[1]_i_1 
       (.I0(new_maint_rank_r),
        .I1(upd_last_master_r),
        .I2(last_master_r[1]),
        .I3(I572),
        .O(\last_master_r[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair594" *) 
  LUT5 #(
    .INIT(32'hFFFFFB08)) 
    \last_master_r[2]_i_1 
       (.I0(maint_grant_r[2]),
        .I1(upd_last_master_r),
        .I2(new_maint_rank_r),
        .I3(last_master_r[2]),
        .I4(I572),
        .O(\last_master_r[2]_i_1_n_0 ));
  FDRE \last_master_r_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\last_master_r[0]_i_1_n_0 ),
        .Q(last_master_r[0]),
        .R(1'b0));
  FDRE \last_master_r_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\last_master_r[1]_i_1_n_0 ),
        .Q(last_master_r[1]),
        .R(1'b0));
  FDRE \last_master_r_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\last_master_r[2]_i_1_n_0 ),
        .Q(last_master_r[2]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000020202)) 
    \maintenance_request.maint_rank_r_lcl[0]_i_1 
       (.I0(\maintenance_request.maint_rank_r_lcl_reg[0]_0 ),
        .I1(\maintenance_request.maint_sre_r_lcl_reg ),
        .I2(I572),
        .I3(maint_grant_r[0]),
        .I4(\grant_r[0]_i_3_n_0 ),
        .I5(\maintenance_request.maint_srx_r_lcl_reg ),
        .O(\maintenance_request.maint_rank_r_lcl_reg[0] ));
  LUT5 #(
    .INIT(32'hFB080808)) 
    \maintenance_request.maint_sre_r_lcl_i_1 
       (.I0(maint_grant_r[2]),
        .I1(upd_last_master_r),
        .I2(new_maint_rank_r),
        .I3(\maintenance_request.maint_sre_r_lcl_reg_0 ),
        .I4(ckesr_timer_r),
        .O(\maintenance_request.maint_sre_r_lcl_reg ));
  LUT6 #(
    .INIT(64'h0000FFFFAA8AAA8A)) 
    \maintenance_request.maint_srx_r_lcl_i_1 
       (.I0(\maintenance_request.maint_srx_r_lcl_reg_0 ),
        .I1(maint_grant_r[2]),
        .I2(upd_last_master_r),
        .I3(new_maint_rank_r),
        .I4(ckesr_timer_r),
        .I5(\maintenance_request.maint_sre_r_lcl_reg_0 ),
        .O(\maintenance_request.maint_srx_r_lcl_reg ));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_0_round_robin_arb" *) 
module Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_round_robin_arb__parameterized1
   (Q,
    \cmd_pipe_plus.mc_cas_n_reg[2] ,
    D,
    mc_we_n_ns,
    \cmd_pipe_plus.mc_bank_reg[8] ,
    \cmd_pipe_plus.mc_address_reg[38] ,
    rstdiv0_sync_r1_reg_rep__13,
    \pre_4_1_1T_arb.granted_pre_r_reg ,
    \req_bank_r_lcl_reg[2] ,
    \req_bank_r_lcl_reg[2]_0 ,
    \req_row_r_lcl_reg[12] ,
    \req_row_r_lcl_reg[12]_0 ,
    auto_pre_r_lcl_reg,
    auto_pre_r_lcl_reg_0,
    ras_timer_zero_r_reg,
    ras_timer_zero_r_reg_0,
    auto_pre_r_lcl_reg_1,
    auto_pre_r_lcl_reg_2,
    ras_timer_zero_r_reg_1,
    ras_timer_zero_r_reg_2,
    rstdiv0_sync_r1_reg_rep__14,
    row_cmd_wr,
    \req_bank_r_lcl_reg[2]_1 ,
    \req_bank_r_lcl_reg[2]_2 ,
    \req_row_r_lcl_reg[12]_1 ,
    \req_row_r_lcl_reg[12]_2 ,
    sys_rst);
  output [3:0]Q;
  output [0:0]\cmd_pipe_plus.mc_cas_n_reg[2] ;
  output [1:0]D;
  output [0:0]mc_we_n_ns;
  output [2:0]\cmd_pipe_plus.mc_bank_reg[8] ;
  output [11:0]\cmd_pipe_plus.mc_address_reg[38] ;
  input rstdiv0_sync_r1_reg_rep__13;
  input \pre_4_1_1T_arb.granted_pre_r_reg ;
  input [2:0]\req_bank_r_lcl_reg[2] ;
  input [2:0]\req_bank_r_lcl_reg[2]_0 ;
  input [11:0]\req_row_r_lcl_reg[12] ;
  input [11:0]\req_row_r_lcl_reg[12]_0 ;
  input auto_pre_r_lcl_reg;
  input auto_pre_r_lcl_reg_0;
  input ras_timer_zero_r_reg;
  input ras_timer_zero_r_reg_0;
  input auto_pre_r_lcl_reg_1;
  input auto_pre_r_lcl_reg_2;
  input ras_timer_zero_r_reg_1;
  input ras_timer_zero_r_reg_2;
  input rstdiv0_sync_r1_reg_rep__14;
  input [3:0]row_cmd_wr;
  input [2:0]\req_bank_r_lcl_reg[2]_1 ;
  input [2:0]\req_bank_r_lcl_reg[2]_2 ;
  input [11:0]\req_row_r_lcl_reg[12]_1 ;
  input [11:0]\req_row_r_lcl_reg[12]_2 ;
  input sys_rst;

  wire [1:0]D;
  wire [3:0]Q;
  wire auto_pre_r_lcl_reg;
  wire auto_pre_r_lcl_reg_0;
  wire auto_pre_r_lcl_reg_1;
  wire auto_pre_r_lcl_reg_2;
  wire \cmd_pipe_plus.mc_address[26]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_address[27]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_address[28]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_address[29]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_address[30]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_address[31]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_address[32]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_address[33]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_address[34]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_address[35]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_address[37]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_address[38]_i_2_n_0 ;
  wire [11:0]\cmd_pipe_plus.mc_address_reg[38] ;
  wire \cmd_pipe_plus.mc_bank[6]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_bank[7]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_bank[8]_i_2_n_0 ;
  wire [2:0]\cmd_pipe_plus.mc_bank_reg[8] ;
  wire [0:0]\cmd_pipe_plus.mc_cas_n_reg[2] ;
  wire \cmd_pipe_plus.mc_we_n[2]_i_2_n_0 ;
  wire \grant_r[0]_i_1__3_n_0 ;
  wire \grant_r[1]_i_1__2_n_0 ;
  wire \grant_r[1]_i_4__2_n_0 ;
  wire \grant_r[2]_i_1__3_n_0 ;
  wire \grant_r[3]_i_1__2_n_0 ;
  wire \grant_r[3]_i_3__2_n_0 ;
  wire \grant_r[3]_i_5__1_n_0 ;
  wire [3:0]last_master_r;
  wire \last_master_r[1]_i_1__2_n_0 ;
  wire \last_master_r[3]_i_1__1_n_0 ;
  wire [0:0]mc_we_n_ns;
  wire \pre_4_1_1T_arb.granted_pre_r_reg ;
  wire ras_timer_zero_r_reg;
  wire ras_timer_zero_r_reg_0;
  wire ras_timer_zero_r_reg_1;
  wire ras_timer_zero_r_reg_2;
  wire [2:0]\req_bank_r_lcl_reg[2] ;
  wire [2:0]\req_bank_r_lcl_reg[2]_0 ;
  wire [2:0]\req_bank_r_lcl_reg[2]_1 ;
  wire [2:0]\req_bank_r_lcl_reg[2]_2 ;
  wire [11:0]\req_row_r_lcl_reg[12] ;
  wire [11:0]\req_row_r_lcl_reg[12]_0 ;
  wire [11:0]\req_row_r_lcl_reg[12]_1 ;
  wire [11:0]\req_row_r_lcl_reg[12]_2 ;
  wire [3:0]row_cmd_wr;
  wire rstdiv0_sync_r1_reg_rep__13;
  wire rstdiv0_sync_r1_reg_rep__14;
  wire sys_rst;

  LUT6 #(
    .INIT(64'hFBFFEAFFEAFFEAFF)) 
    \cmd_pipe_plus.mc_address[26]_i_1 
       (.I0(\cmd_pipe_plus.mc_address[26]_i_2_n_0 ),
        .I1(Q[3]),
        .I2(\req_row_r_lcl_reg[12]_1 [0]),
        .I3(\pre_4_1_1T_arb.granted_pre_r_reg ),
        .I4(\req_row_r_lcl_reg[12]_2 [0]),
        .I5(Q[2]),
        .O(\cmd_pipe_plus.mc_address_reg[38] [0]));
  LUT6 #(
    .INIT(64'h000000000000F808)) 
    \cmd_pipe_plus.mc_address[26]_i_2 
       (.I0(Q[0]),
        .I1(\req_row_r_lcl_reg[12] [0]),
        .I2(Q[1]),
        .I3(\req_row_r_lcl_reg[12]_0 [0]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(\cmd_pipe_plus.mc_address[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFBFFEAFFEAFFEAFF)) 
    \cmd_pipe_plus.mc_address[27]_i_1 
       (.I0(\cmd_pipe_plus.mc_address[27]_i_2_n_0 ),
        .I1(Q[3]),
        .I2(\req_row_r_lcl_reg[12]_1 [1]),
        .I3(\pre_4_1_1T_arb.granted_pre_r_reg ),
        .I4(\req_row_r_lcl_reg[12]_2 [1]),
        .I5(Q[2]),
        .O(\cmd_pipe_plus.mc_address_reg[38] [1]));
  LUT6 #(
    .INIT(64'h000000000000F808)) 
    \cmd_pipe_plus.mc_address[27]_i_2 
       (.I0(Q[0]),
        .I1(\req_row_r_lcl_reg[12] [1]),
        .I2(Q[1]),
        .I3(\req_row_r_lcl_reg[12]_0 [1]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(\cmd_pipe_plus.mc_address[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFBFFEAFFEAFFEAFF)) 
    \cmd_pipe_plus.mc_address[28]_i_1 
       (.I0(\cmd_pipe_plus.mc_address[28]_i_2_n_0 ),
        .I1(Q[3]),
        .I2(\req_row_r_lcl_reg[12]_1 [2]),
        .I3(\pre_4_1_1T_arb.granted_pre_r_reg ),
        .I4(\req_row_r_lcl_reg[12]_2 [2]),
        .I5(Q[2]),
        .O(\cmd_pipe_plus.mc_address_reg[38] [2]));
  LUT6 #(
    .INIT(64'h000000000000F808)) 
    \cmd_pipe_plus.mc_address[28]_i_2 
       (.I0(Q[0]),
        .I1(\req_row_r_lcl_reg[12] [2]),
        .I2(Q[1]),
        .I3(\req_row_r_lcl_reg[12]_0 [2]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(\cmd_pipe_plus.mc_address[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFBFFEAFFEAFFEAFF)) 
    \cmd_pipe_plus.mc_address[29]_i_1 
       (.I0(\cmd_pipe_plus.mc_address[29]_i_2_n_0 ),
        .I1(Q[3]),
        .I2(\req_row_r_lcl_reg[12]_1 [3]),
        .I3(\pre_4_1_1T_arb.granted_pre_r_reg ),
        .I4(\req_row_r_lcl_reg[12]_2 [3]),
        .I5(Q[2]),
        .O(\cmd_pipe_plus.mc_address_reg[38] [3]));
  LUT6 #(
    .INIT(64'h000000000000F808)) 
    \cmd_pipe_plus.mc_address[29]_i_2 
       (.I0(Q[0]),
        .I1(\req_row_r_lcl_reg[12] [3]),
        .I2(Q[1]),
        .I3(\req_row_r_lcl_reg[12]_0 [3]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(\cmd_pipe_plus.mc_address[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFBFFEAFFEAFFEAFF)) 
    \cmd_pipe_plus.mc_address[30]_i_1 
       (.I0(\cmd_pipe_plus.mc_address[30]_i_2_n_0 ),
        .I1(Q[3]),
        .I2(\req_row_r_lcl_reg[12]_1 [4]),
        .I3(\pre_4_1_1T_arb.granted_pre_r_reg ),
        .I4(\req_row_r_lcl_reg[12]_2 [4]),
        .I5(Q[2]),
        .O(\cmd_pipe_plus.mc_address_reg[38] [4]));
  LUT6 #(
    .INIT(64'h000000000000F808)) 
    \cmd_pipe_plus.mc_address[30]_i_2 
       (.I0(Q[0]),
        .I1(\req_row_r_lcl_reg[12] [4]),
        .I2(Q[1]),
        .I3(\req_row_r_lcl_reg[12]_0 [4]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(\cmd_pipe_plus.mc_address[30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFBFFEAFFEAFFEAFF)) 
    \cmd_pipe_plus.mc_address[31]_i_1 
       (.I0(\cmd_pipe_plus.mc_address[31]_i_2_n_0 ),
        .I1(Q[3]),
        .I2(\req_row_r_lcl_reg[12]_1 [5]),
        .I3(\pre_4_1_1T_arb.granted_pre_r_reg ),
        .I4(\req_row_r_lcl_reg[12]_2 [5]),
        .I5(Q[2]),
        .O(\cmd_pipe_plus.mc_address_reg[38] [5]));
  LUT6 #(
    .INIT(64'h000000000000F808)) 
    \cmd_pipe_plus.mc_address[31]_i_2 
       (.I0(Q[0]),
        .I1(\req_row_r_lcl_reg[12] [5]),
        .I2(Q[1]),
        .I3(\req_row_r_lcl_reg[12]_0 [5]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(\cmd_pipe_plus.mc_address[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFBFFEAFFEAFFEAFF)) 
    \cmd_pipe_plus.mc_address[32]_i_1 
       (.I0(\cmd_pipe_plus.mc_address[32]_i_2_n_0 ),
        .I1(Q[3]),
        .I2(\req_row_r_lcl_reg[12]_1 [6]),
        .I3(\pre_4_1_1T_arb.granted_pre_r_reg ),
        .I4(\req_row_r_lcl_reg[12]_2 [6]),
        .I5(Q[2]),
        .O(\cmd_pipe_plus.mc_address_reg[38] [6]));
  LUT6 #(
    .INIT(64'h000000000000F808)) 
    \cmd_pipe_plus.mc_address[32]_i_2 
       (.I0(Q[0]),
        .I1(\req_row_r_lcl_reg[12] [6]),
        .I2(Q[1]),
        .I3(\req_row_r_lcl_reg[12]_0 [6]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(\cmd_pipe_plus.mc_address[32]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFBFFEAFFEAFFEAFF)) 
    \cmd_pipe_plus.mc_address[33]_i_1 
       (.I0(\cmd_pipe_plus.mc_address[33]_i_2_n_0 ),
        .I1(Q[3]),
        .I2(\req_row_r_lcl_reg[12]_1 [7]),
        .I3(\pre_4_1_1T_arb.granted_pre_r_reg ),
        .I4(\req_row_r_lcl_reg[12]_2 [7]),
        .I5(Q[2]),
        .O(\cmd_pipe_plus.mc_address_reg[38] [7]));
  LUT6 #(
    .INIT(64'h000000000000F808)) 
    \cmd_pipe_plus.mc_address[33]_i_2 
       (.I0(Q[0]),
        .I1(\req_row_r_lcl_reg[12] [7]),
        .I2(Q[1]),
        .I3(\req_row_r_lcl_reg[12]_0 [7]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(\cmd_pipe_plus.mc_address[33]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFBFFEAFFEAFFEAFF)) 
    \cmd_pipe_plus.mc_address[34]_i_1 
       (.I0(\cmd_pipe_plus.mc_address[34]_i_2_n_0 ),
        .I1(Q[3]),
        .I2(\req_row_r_lcl_reg[12]_1 [8]),
        .I3(\pre_4_1_1T_arb.granted_pre_r_reg ),
        .I4(\req_row_r_lcl_reg[12]_2 [8]),
        .I5(Q[2]),
        .O(\cmd_pipe_plus.mc_address_reg[38] [8]));
  LUT6 #(
    .INIT(64'h000000000000F808)) 
    \cmd_pipe_plus.mc_address[34]_i_2 
       (.I0(Q[0]),
        .I1(\req_row_r_lcl_reg[12] [8]),
        .I2(Q[1]),
        .I3(\req_row_r_lcl_reg[12]_0 [8]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(\cmd_pipe_plus.mc_address[34]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFBFFEAFFEAFFEAFF)) 
    \cmd_pipe_plus.mc_address[35]_i_1 
       (.I0(\cmd_pipe_plus.mc_address[35]_i_2_n_0 ),
        .I1(Q[3]),
        .I2(\req_row_r_lcl_reg[12]_1 [9]),
        .I3(\pre_4_1_1T_arb.granted_pre_r_reg ),
        .I4(\req_row_r_lcl_reg[12]_2 [9]),
        .I5(Q[2]),
        .O(\cmd_pipe_plus.mc_address_reg[38] [9]));
  LUT6 #(
    .INIT(64'h000000000000F808)) 
    \cmd_pipe_plus.mc_address[35]_i_2 
       (.I0(Q[0]),
        .I1(\req_row_r_lcl_reg[12] [9]),
        .I2(Q[1]),
        .I3(\req_row_r_lcl_reg[12]_0 [9]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(\cmd_pipe_plus.mc_address[35]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFBFFEAFFEAFFEAFF)) 
    \cmd_pipe_plus.mc_address[37]_i_1 
       (.I0(\cmd_pipe_plus.mc_address[37]_i_2_n_0 ),
        .I1(Q[3]),
        .I2(\req_row_r_lcl_reg[12]_1 [10]),
        .I3(\pre_4_1_1T_arb.granted_pre_r_reg ),
        .I4(\req_row_r_lcl_reg[12]_2 [10]),
        .I5(Q[2]),
        .O(\cmd_pipe_plus.mc_address_reg[38] [10]));
  LUT6 #(
    .INIT(64'h000000000000F808)) 
    \cmd_pipe_plus.mc_address[37]_i_2 
       (.I0(Q[0]),
        .I1(\req_row_r_lcl_reg[12] [10]),
        .I2(Q[1]),
        .I3(\req_row_r_lcl_reg[12]_0 [10]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(\cmd_pipe_plus.mc_address[37]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEFFFEAFFEAFFEAFF)) 
    \cmd_pipe_plus.mc_address[38]_i_1 
       (.I0(\cmd_pipe_plus.mc_address[38]_i_2_n_0 ),
        .I1(\req_row_r_lcl_reg[12]_1 [11]),
        .I2(Q[3]),
        .I3(\pre_4_1_1T_arb.granted_pre_r_reg ),
        .I4(\req_row_r_lcl_reg[12]_2 [11]),
        .I5(Q[2]),
        .O(\cmd_pipe_plus.mc_address_reg[38] [11]));
  LUT6 #(
    .INIT(64'h000000000000F808)) 
    \cmd_pipe_plus.mc_address[38]_i_2 
       (.I0(\req_row_r_lcl_reg[12] [11]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\req_row_r_lcl_reg[12]_0 [11]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(\cmd_pipe_plus.mc_address[38]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEFFFEAFFEAFFEAFF)) 
    \cmd_pipe_plus.mc_bank[6]_i_1 
       (.I0(\cmd_pipe_plus.mc_bank[6]_i_2_n_0 ),
        .I1(\req_bank_r_lcl_reg[2]_1 [0]),
        .I2(Q[3]),
        .I3(\pre_4_1_1T_arb.granted_pre_r_reg ),
        .I4(\req_bank_r_lcl_reg[2]_2 [0]),
        .I5(Q[2]),
        .O(\cmd_pipe_plus.mc_bank_reg[8] [0]));
  LUT6 #(
    .INIT(64'h000000000000F808)) 
    \cmd_pipe_plus.mc_bank[6]_i_2 
       (.I0(\req_bank_r_lcl_reg[2] [0]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\req_bank_r_lcl_reg[2]_0 [0]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(\cmd_pipe_plus.mc_bank[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEFFFEAFFEAFFEAFF)) 
    \cmd_pipe_plus.mc_bank[7]_i_1 
       (.I0(\cmd_pipe_plus.mc_bank[7]_i_2_n_0 ),
        .I1(\req_bank_r_lcl_reg[2]_1 [1]),
        .I2(Q[3]),
        .I3(\pre_4_1_1T_arb.granted_pre_r_reg ),
        .I4(\req_bank_r_lcl_reg[2]_2 [1]),
        .I5(Q[2]),
        .O(\cmd_pipe_plus.mc_bank_reg[8] [1]));
  LUT6 #(
    .INIT(64'h000000000000F808)) 
    \cmd_pipe_plus.mc_bank[7]_i_2 
       (.I0(\req_bank_r_lcl_reg[2] [1]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\req_bank_r_lcl_reg[2]_0 [1]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(\cmd_pipe_plus.mc_bank[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEFFFEAFFEAFFEAFF)) 
    \cmd_pipe_plus.mc_bank[8]_i_1 
       (.I0(\cmd_pipe_plus.mc_bank[8]_i_2_n_0 ),
        .I1(\req_bank_r_lcl_reg[2]_1 [2]),
        .I2(Q[3]),
        .I3(\pre_4_1_1T_arb.granted_pre_r_reg ),
        .I4(\req_bank_r_lcl_reg[2]_2 [2]),
        .I5(Q[2]),
        .O(\cmd_pipe_plus.mc_bank_reg[8] [2]));
  LUT6 #(
    .INIT(64'h000000000000F808)) 
    \cmd_pipe_plus.mc_bank[8]_i_2 
       (.I0(\req_bank_r_lcl_reg[2] [2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\req_bank_r_lcl_reg[2]_0 [2]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(\cmd_pipe_plus.mc_bank[8]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFB)) 
    \cmd_pipe_plus.mc_cas_n[2]_i_1 
       (.I0(Q[1]),
        .I1(\pre_4_1_1T_arb.granted_pre_r_reg ),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(Q[2]),
        .O(\cmd_pipe_plus.mc_cas_n_reg[2] ));
  LUT6 #(
    .INIT(64'hFBFFEAFFEAFFEAFF)) 
    \cmd_pipe_plus.mc_we_n[2]_i_1 
       (.I0(\cmd_pipe_plus.mc_we_n[2]_i_2_n_0 ),
        .I1(Q[3]),
        .I2(row_cmd_wr[3]),
        .I3(\pre_4_1_1T_arb.granted_pre_r_reg ),
        .I4(row_cmd_wr[2]),
        .I5(Q[2]),
        .O(mc_we_n_ns));
  LUT6 #(
    .INIT(64'h1111100000001000)) 
    \cmd_pipe_plus.mc_we_n[2]_i_2 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(row_cmd_wr[0]),
        .I4(Q[1]),
        .I5(row_cmd_wr[1]),
        .O(\cmd_pipe_plus.mc_we_n[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4C004C004C004C44)) 
    \grant_r[0]_i_1__3 
       (.I0(D[0]),
        .I1(auto_pre_r_lcl_reg),
        .I2(auto_pre_r_lcl_reg_0),
        .I3(ras_timer_zero_r_reg),
        .I4(\last_master_r[1]_i_1__2_n_0 ),
        .I5(ras_timer_zero_r_reg_0),
        .O(\grant_r[0]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000055750000)) 
    \grant_r[1]_i_1__2 
       (.I0(auto_pre_r_lcl_reg),
        .I1(\last_master_r[1]_i_1__2_n_0 ),
        .I2(\grant_r[3]_i_3__2_n_0 ),
        .I3(D[1]),
        .I4(auto_pre_r_lcl_reg_0),
        .I5(\grant_r[1]_i_4__2_n_0 ),
        .O(\grant_r[1]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAFEAE)) 
    \grant_r[1]_i_4__2 
       (.I0(ras_timer_zero_r_reg_0),
        .I1(last_master_r[1]),
        .I2(\pre_4_1_1T_arb.granted_pre_r_reg ),
        .I3(Q[1]),
        .I4(rstdiv0_sync_r1_reg_rep__14),
        .I5(ras_timer_zero_r_reg),
        .O(\grant_r[1]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'h4C004C444C004C00)) 
    \grant_r[2]_i_1__3 
       (.I0(D[1]),
        .I1(auto_pre_r_lcl_reg_1),
        .I2(auto_pre_r_lcl_reg_2),
        .I3(ras_timer_zero_r_reg_1),
        .I4(ras_timer_zero_r_reg_2),
        .I5(\grant_r[3]_i_3__2_n_0 ),
        .O(\grant_r[2]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000055750000)) 
    \grant_r[3]_i_1__2 
       (.I0(auto_pre_r_lcl_reg_1),
        .I1(\last_master_r[1]_i_1__2_n_0 ),
        .I2(\grant_r[3]_i_3__2_n_0 ),
        .I3(D[0]),
        .I4(auto_pre_r_lcl_reg_2),
        .I5(\grant_r[3]_i_5__1_n_0 ),
        .O(\grant_r[3]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair533" *) 
  LUT4 #(
    .INIT(16'h0151)) 
    \grant_r[3]_i_3__2 
       (.I0(rstdiv0_sync_r1_reg_rep__13),
        .I1(last_master_r[3]),
        .I2(\pre_4_1_1T_arb.granted_pre_r_reg ),
        .I3(Q[3]),
        .O(\grant_r[3]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFFEAE)) 
    \grant_r[3]_i_5__1 
       (.I0(rstdiv0_sync_r1_reg_rep__14),
        .I1(last_master_r[3]),
        .I2(\pre_4_1_1T_arb.granted_pre_r_reg ),
        .I3(Q[3]),
        .I4(ras_timer_zero_r_reg_2),
        .I5(ras_timer_zero_r_reg_1),
        .O(\grant_r[3]_i_5__1_n_0 ));
  FDRE \grant_r_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\grant_r[0]_i_1__3_n_0 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \grant_r_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\grant_r[1]_i_1__2_n_0 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \grant_r_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\grant_r[2]_i_1__3_n_0 ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \grant_r_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\grant_r[3]_i_1__2_n_0 ),
        .Q(Q[3]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h00E2)) 
    \last_master_r[0]_i_1__2 
       (.I0(last_master_r[0]),
        .I1(\pre_4_1_1T_arb.granted_pre_r_reg ),
        .I2(Q[0]),
        .I3(rstdiv0_sync_r1_reg_rep__13),
        .O(D[0]));
  LUT4 #(
    .INIT(16'h00E2)) 
    \last_master_r[1]_i_1__2 
       (.I0(last_master_r[1]),
        .I1(\pre_4_1_1T_arb.granted_pre_r_reg ),
        .I2(Q[1]),
        .I3(rstdiv0_sync_r1_reg_rep__13),
        .O(\last_master_r[1]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \last_master_r[2]_i_1__2 
       (.I0(last_master_r[2]),
        .I1(\pre_4_1_1T_arb.granted_pre_r_reg ),
        .I2(Q[2]),
        .I3(rstdiv0_sync_r1_reg_rep__13),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair533" *) 
  LUT4 #(
    .INIT(16'hFFB8)) 
    \last_master_r[3]_i_1__1 
       (.I0(Q[3]),
        .I1(\pre_4_1_1T_arb.granted_pre_r_reg ),
        .I2(last_master_r[3]),
        .I3(rstdiv0_sync_r1_reg_rep__13),
        .O(\last_master_r[3]_i_1__1_n_0 ));
  FDRE \last_master_r_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(D[0]),
        .Q(last_master_r[0]),
        .R(1'b0));
  FDRE \last_master_r_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\last_master_r[1]_i_1__2_n_0 ),
        .Q(last_master_r[1]),
        .R(1'b0));
  FDRE \last_master_r_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(D[1]),
        .Q(last_master_r[2]),
        .R(1'b0));
  FDRE \last_master_r_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\last_master_r[3]_i_1__1_n_0 ),
        .Q(last_master_r[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_0_round_robin_arb" *) 
module Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_round_robin_arb__parameterized2
   (Q,
    mc_we_n_ns,
    \cmd_pipe_plus.mc_cas_n_reg[1] ,
    mc_ras_n_ns,
    mc_cs_n_ns,
    \cmd_pipe_plus.mc_bank_reg[5] ,
    \cmd_pipe_plus.mc_address_reg[25] ,
    granted_row_ns,
    act_this_rank,
    \inhbt_act_faw.faw_cnt_r_reg[2] ,
    sent_row,
    insert_maint_r1_lcl_reg,
    rstdiv0_sync_r1_reg_rep__13,
    row_cmd_wr,
    rstdiv0_sync_r1_reg_rep__14,
    maint_srx_r,
    maint_rank_r,
    \req_bank_r_lcl_reg[2] ,
    \req_row_r_lcl_reg[12] ,
    \req_row_r_lcl_reg[12]_0 ,
    \req_row_r_lcl_reg[12]_1 ,
    \req_row_r_lcl_reg[12]_2 ,
    \req_bank_r_lcl_reg[2]_0 ,
    \req_bank_r_lcl_reg[2]_1 ,
    \req_bank_r_lcl_reg[2]_2 ,
    insert_maint_r1_lcl_reg_0,
    act_wait_r_lcl_reg,
    act_wait_r_lcl_reg_0,
    demand_act_priority_r,
    head_r_lcl_reg,
    demand_act_priority_r_8,
    head_r_lcl_reg_0,
    act_wait_r_lcl_reg_1,
    demand_act_priority_r_9,
    demand_act_priority_r_10,
    head_r_lcl_reg_1,
    inhbt_act_faw_r,
    insert_maint_r,
    head_r_lcl_reg_2,
    act_this_rank_r,
    sys_rst);
  output [3:0]Q;
  output [0:0]mc_we_n_ns;
  output [0:0]\cmd_pipe_plus.mc_cas_n_reg[1] ;
  output [0:0]mc_ras_n_ns;
  output [0:0]mc_cs_n_ns;
  output [2:0]\cmd_pipe_plus.mc_bank_reg[5] ;
  output [12:0]\cmd_pipe_plus.mc_address_reg[25] ;
  output granted_row_ns;
  output act_this_rank;
  output \inhbt_act_faw.faw_cnt_r_reg[2] ;
  input sent_row;
  input insert_maint_r1_lcl_reg;
  input rstdiv0_sync_r1_reg_rep__13;
  input [3:0]row_cmd_wr;
  input rstdiv0_sync_r1_reg_rep__14;
  input maint_srx_r;
  input maint_rank_r;
  input [2:0]\req_bank_r_lcl_reg[2] ;
  input [12:0]\req_row_r_lcl_reg[12] ;
  input [12:0]\req_row_r_lcl_reg[12]_0 ;
  input [11:0]\req_row_r_lcl_reg[12]_1 ;
  input [11:0]\req_row_r_lcl_reg[12]_2 ;
  input [2:0]\req_bank_r_lcl_reg[2]_0 ;
  input [2:0]\req_bank_r_lcl_reg[2]_1 ;
  input [2:0]\req_bank_r_lcl_reg[2]_2 ;
  input insert_maint_r1_lcl_reg_0;
  input act_wait_r_lcl_reg;
  input act_wait_r_lcl_reg_0;
  input demand_act_priority_r;
  input head_r_lcl_reg;
  input demand_act_priority_r_8;
  input head_r_lcl_reg_0;
  input act_wait_r_lcl_reg_1;
  input demand_act_priority_r_9;
  input demand_act_priority_r_10;
  input head_r_lcl_reg_1;
  input inhbt_act_faw_r;
  input insert_maint_r;
  input head_r_lcl_reg_2;
  input [3:0]act_this_rank_r;
  input sys_rst;

  wire [3:0]Q;
  wire act_this_rank;
  wire [3:0]act_this_rank_r;
  wire act_wait_r_lcl_reg;
  wire act_wait_r_lcl_reg_0;
  wire act_wait_r_lcl_reg_1;
  wire \cmd_pipe_plus.mc_address[13]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_address[14]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_address[15]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_address[16]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_address[17]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_address[18]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_address[19]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_address[20]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_address[21]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_address[22]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_address[23]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_address[24]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_address[25]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_address[25]_i_3_n_0 ;
  wire [12:0]\cmd_pipe_plus.mc_address_reg[25] ;
  wire \cmd_pipe_plus.mc_bank[3]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_bank[4]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_bank[5]_i_2_n_0 ;
  wire [2:0]\cmd_pipe_plus.mc_bank_reg[5] ;
  wire \cmd_pipe_plus.mc_cas_n[1]_i_2_n_0 ;
  wire [0:0]\cmd_pipe_plus.mc_cas_n_reg[1] ;
  wire \cmd_pipe_plus.mc_ras_n[1]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_we_n[1]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_we_n[1]_i_3_n_0 ;
  wire demand_act_priority_r;
  wire demand_act_priority_r_10;
  wire demand_act_priority_r_8;
  wire demand_act_priority_r_9;
  wire \grant_r[0]_i_1__2_n_0 ;
  wire \grant_r[1]_i_1__1_n_0 ;
  wire \grant_r[1]_i_2__2_n_0 ;
  wire \grant_r[1]_i_3__1_n_0 ;
  wire \grant_r[1]_i_4__1_n_0 ;
  wire \grant_r[1]_i_5__1_n_0 ;
  wire \grant_r[1]_i_7_n_0 ;
  wire \grant_r[2]_i_1__2_n_0 ;
  wire \grant_r[2]_i_2__1_n_0 ;
  wire \grant_r[2]_i_3__1_n_0 ;
  wire \grant_r[3]_i_11__0_n_0 ;
  wire \grant_r[3]_i_14__0_n_0 ;
  wire \grant_r[3]_i_15__0_n_0 ;
  wire \grant_r[3]_i_1__1_n_0 ;
  wire \grant_r[3]_i_2__1_n_0 ;
  wire \grant_r[3]_i_3__1_n_0 ;
  wire \grant_r[3]_i_4__0_n_0 ;
  wire \grant_r[3]_i_5__2_n_0 ;
  wire \grant_r[3]_i_6__1_n_0 ;
  wire \grant_r[3]_i_7__1_n_0 ;
  wire \grant_r[3]_i_8__1_n_0 ;
  wire \grant_r[3]_i_9_n_0 ;
  wire granted_row_ns;
  wire head_r_lcl_reg;
  wire head_r_lcl_reg_0;
  wire head_r_lcl_reg_1;
  wire head_r_lcl_reg_2;
  wire \inhbt_act_faw.SRLC32E0_i_3_n_0 ;
  wire \inhbt_act_faw.faw_cnt_r_reg[2] ;
  wire inhbt_act_faw_r;
  wire insert_maint_r;
  wire insert_maint_r1_lcl_reg;
  wire insert_maint_r1_lcl_reg_0;
  wire [3:0]last_master_r;
  wire \last_master_r[0]_i_1__3_n_0 ;
  wire \last_master_r[1]_i_1__3_n_0 ;
  wire \last_master_r[2]_i_1__3_n_0 ;
  wire \last_master_r[3]_i_1__2_n_0 ;
  wire maint_rank_r;
  wire maint_srx_r;
  wire [0:0]mc_cs_n_ns;
  wire [0:0]mc_ras_n_ns;
  wire [0:0]mc_we_n_ns;
  wire [2:0]\req_bank_r_lcl_reg[2] ;
  wire [2:0]\req_bank_r_lcl_reg[2]_0 ;
  wire [2:0]\req_bank_r_lcl_reg[2]_1 ;
  wire [2:0]\req_bank_r_lcl_reg[2]_2 ;
  wire [12:0]\req_row_r_lcl_reg[12] ;
  wire [12:0]\req_row_r_lcl_reg[12]_0 ;
  wire [11:0]\req_row_r_lcl_reg[12]_1 ;
  wire [11:0]\req_row_r_lcl_reg[12]_2 ;
  wire [3:0]row_cmd_wr;
  wire rstdiv0_sync_r1_reg_rep__13;
  wire rstdiv0_sync_r1_reg_rep__14;
  wire sent_row;
  wire sys_rst;

  LUT5 #(
    .INIT(32'hF800F8F8)) 
    \cmd_pipe_plus.mc_address[13]_i_1 
       (.I0(\req_row_r_lcl_reg[12] [0]),
        .I1(Q[0]),
        .I2(\cmd_pipe_plus.mc_cas_n[1]_i_2_n_0 ),
        .I3(\cmd_pipe_plus.mc_address[13]_i_2_n_0 ),
        .I4(\cmd_pipe_plus.mc_ras_n[1]_i_2_n_0 ),
        .O(\cmd_pipe_plus.mc_address_reg[25] [0]));
  LUT6 #(
    .INIT(64'hFFFFF8080000F808)) 
    \cmd_pipe_plus.mc_address[13]_i_2 
       (.I0(Q[1]),
        .I1(\req_row_r_lcl_reg[12]_0 [0]),
        .I2(Q[2]),
        .I3(\req_row_r_lcl_reg[12]_1 [0]),
        .I4(Q[3]),
        .I5(\req_row_r_lcl_reg[12]_2 [0]),
        .O(\cmd_pipe_plus.mc_address[13]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF800F8F8)) 
    \cmd_pipe_plus.mc_address[14]_i_1 
       (.I0(\req_row_r_lcl_reg[12] [1]),
        .I1(Q[0]),
        .I2(\cmd_pipe_plus.mc_cas_n[1]_i_2_n_0 ),
        .I3(\cmd_pipe_plus.mc_address[14]_i_2_n_0 ),
        .I4(\cmd_pipe_plus.mc_ras_n[1]_i_2_n_0 ),
        .O(\cmd_pipe_plus.mc_address_reg[25] [1]));
  LUT6 #(
    .INIT(64'hFFFFF8080000F808)) 
    \cmd_pipe_plus.mc_address[14]_i_2 
       (.I0(Q[1]),
        .I1(\req_row_r_lcl_reg[12]_0 [1]),
        .I2(Q[2]),
        .I3(\req_row_r_lcl_reg[12]_1 [1]),
        .I4(Q[3]),
        .I5(\req_row_r_lcl_reg[12]_2 [1]),
        .O(\cmd_pipe_plus.mc_address[14]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF800F8F8)) 
    \cmd_pipe_plus.mc_address[15]_i_1 
       (.I0(\req_row_r_lcl_reg[12] [2]),
        .I1(Q[0]),
        .I2(\cmd_pipe_plus.mc_cas_n[1]_i_2_n_0 ),
        .I3(\cmd_pipe_plus.mc_address[15]_i_2_n_0 ),
        .I4(\cmd_pipe_plus.mc_ras_n[1]_i_2_n_0 ),
        .O(\cmd_pipe_plus.mc_address_reg[25] [2]));
  LUT6 #(
    .INIT(64'hFFFFF8080000F808)) 
    \cmd_pipe_plus.mc_address[15]_i_2 
       (.I0(Q[1]),
        .I1(\req_row_r_lcl_reg[12]_0 [2]),
        .I2(Q[2]),
        .I3(\req_row_r_lcl_reg[12]_1 [2]),
        .I4(Q[3]),
        .I5(\req_row_r_lcl_reg[12]_2 [2]),
        .O(\cmd_pipe_plus.mc_address[15]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF800F8F8)) 
    \cmd_pipe_plus.mc_address[16]_i_1 
       (.I0(\req_row_r_lcl_reg[12] [3]),
        .I1(Q[0]),
        .I2(\cmd_pipe_plus.mc_cas_n[1]_i_2_n_0 ),
        .I3(\cmd_pipe_plus.mc_address[16]_i_2_n_0 ),
        .I4(\cmd_pipe_plus.mc_ras_n[1]_i_2_n_0 ),
        .O(\cmd_pipe_plus.mc_address_reg[25] [3]));
  LUT6 #(
    .INIT(64'hFFFFF8080000F808)) 
    \cmd_pipe_plus.mc_address[16]_i_2 
       (.I0(Q[1]),
        .I1(\req_row_r_lcl_reg[12]_0 [3]),
        .I2(Q[2]),
        .I3(\req_row_r_lcl_reg[12]_1 [3]),
        .I4(Q[3]),
        .I5(\req_row_r_lcl_reg[12]_2 [3]),
        .O(\cmd_pipe_plus.mc_address[16]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF800F8F8)) 
    \cmd_pipe_plus.mc_address[17]_i_1 
       (.I0(\req_row_r_lcl_reg[12] [4]),
        .I1(Q[0]),
        .I2(\cmd_pipe_plus.mc_cas_n[1]_i_2_n_0 ),
        .I3(\cmd_pipe_plus.mc_address[17]_i_2_n_0 ),
        .I4(\cmd_pipe_plus.mc_ras_n[1]_i_2_n_0 ),
        .O(\cmd_pipe_plus.mc_address_reg[25] [4]));
  LUT6 #(
    .INIT(64'hFFFFF8080000F808)) 
    \cmd_pipe_plus.mc_address[17]_i_2 
       (.I0(Q[1]),
        .I1(\req_row_r_lcl_reg[12]_0 [4]),
        .I2(Q[2]),
        .I3(\req_row_r_lcl_reg[12]_1 [4]),
        .I4(Q[3]),
        .I5(\req_row_r_lcl_reg[12]_2 [4]),
        .O(\cmd_pipe_plus.mc_address[17]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF800F8F8)) 
    \cmd_pipe_plus.mc_address[18]_i_1 
       (.I0(\req_row_r_lcl_reg[12] [5]),
        .I1(Q[0]),
        .I2(\cmd_pipe_plus.mc_cas_n[1]_i_2_n_0 ),
        .I3(\cmd_pipe_plus.mc_address[18]_i_2_n_0 ),
        .I4(\cmd_pipe_plus.mc_ras_n[1]_i_2_n_0 ),
        .O(\cmd_pipe_plus.mc_address_reg[25] [5]));
  LUT6 #(
    .INIT(64'hFFFFF8080000F808)) 
    \cmd_pipe_plus.mc_address[18]_i_2 
       (.I0(Q[1]),
        .I1(\req_row_r_lcl_reg[12]_0 [5]),
        .I2(Q[2]),
        .I3(\req_row_r_lcl_reg[12]_1 [5]),
        .I4(Q[3]),
        .I5(\req_row_r_lcl_reg[12]_2 [5]),
        .O(\cmd_pipe_plus.mc_address[18]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF800F8F8)) 
    \cmd_pipe_plus.mc_address[19]_i_1 
       (.I0(\req_row_r_lcl_reg[12] [6]),
        .I1(Q[0]),
        .I2(\cmd_pipe_plus.mc_cas_n[1]_i_2_n_0 ),
        .I3(\cmd_pipe_plus.mc_address[19]_i_2_n_0 ),
        .I4(\cmd_pipe_plus.mc_ras_n[1]_i_2_n_0 ),
        .O(\cmd_pipe_plus.mc_address_reg[25] [6]));
  LUT6 #(
    .INIT(64'hFFFFF8080000F808)) 
    \cmd_pipe_plus.mc_address[19]_i_2 
       (.I0(Q[1]),
        .I1(\req_row_r_lcl_reg[12]_0 [6]),
        .I2(Q[2]),
        .I3(\req_row_r_lcl_reg[12]_1 [6]),
        .I4(Q[3]),
        .I5(\req_row_r_lcl_reg[12]_2 [6]),
        .O(\cmd_pipe_plus.mc_address[19]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF800F8F8)) 
    \cmd_pipe_plus.mc_address[20]_i_1 
       (.I0(\req_row_r_lcl_reg[12] [7]),
        .I1(Q[0]),
        .I2(\cmd_pipe_plus.mc_cas_n[1]_i_2_n_0 ),
        .I3(\cmd_pipe_plus.mc_address[20]_i_2_n_0 ),
        .I4(\cmd_pipe_plus.mc_ras_n[1]_i_2_n_0 ),
        .O(\cmd_pipe_plus.mc_address_reg[25] [7]));
  LUT6 #(
    .INIT(64'hFFFFF8080000F808)) 
    \cmd_pipe_plus.mc_address[20]_i_2 
       (.I0(Q[1]),
        .I1(\req_row_r_lcl_reg[12]_0 [7]),
        .I2(Q[2]),
        .I3(\req_row_r_lcl_reg[12]_1 [7]),
        .I4(Q[3]),
        .I5(\req_row_r_lcl_reg[12]_2 [7]),
        .O(\cmd_pipe_plus.mc_address[20]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF800F8F8)) 
    \cmd_pipe_plus.mc_address[21]_i_1 
       (.I0(\req_row_r_lcl_reg[12] [8]),
        .I1(Q[0]),
        .I2(\cmd_pipe_plus.mc_cas_n[1]_i_2_n_0 ),
        .I3(\cmd_pipe_plus.mc_address[21]_i_2_n_0 ),
        .I4(\cmd_pipe_plus.mc_ras_n[1]_i_2_n_0 ),
        .O(\cmd_pipe_plus.mc_address_reg[25] [8]));
  LUT6 #(
    .INIT(64'hFFFFF8080000F808)) 
    \cmd_pipe_plus.mc_address[21]_i_2 
       (.I0(Q[1]),
        .I1(\req_row_r_lcl_reg[12]_0 [8]),
        .I2(Q[2]),
        .I3(\req_row_r_lcl_reg[12]_1 [8]),
        .I4(Q[3]),
        .I5(\req_row_r_lcl_reg[12]_2 [8]),
        .O(\cmd_pipe_plus.mc_address[21]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF800F8F8)) 
    \cmd_pipe_plus.mc_address[22]_i_1 
       (.I0(\req_row_r_lcl_reg[12] [9]),
        .I1(Q[0]),
        .I2(\cmd_pipe_plus.mc_cas_n[1]_i_2_n_0 ),
        .I3(\cmd_pipe_plus.mc_address[22]_i_2_n_0 ),
        .I4(\cmd_pipe_plus.mc_ras_n[1]_i_2_n_0 ),
        .O(\cmd_pipe_plus.mc_address_reg[25] [9]));
  LUT6 #(
    .INIT(64'hFFFFF8080000F808)) 
    \cmd_pipe_plus.mc_address[22]_i_2 
       (.I0(Q[1]),
        .I1(\req_row_r_lcl_reg[12]_0 [9]),
        .I2(Q[2]),
        .I3(\req_row_r_lcl_reg[12]_1 [9]),
        .I4(Q[3]),
        .I5(\req_row_r_lcl_reg[12]_2 [9]),
        .O(\cmd_pipe_plus.mc_address[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF800000FF80FF80)) 
    \cmd_pipe_plus.mc_address[23]_i_1 
       (.I0(\req_row_r_lcl_reg[12] [10]),
        .I1(Q[0]),
        .I2(row_cmd_wr[0]),
        .I3(\cmd_pipe_plus.mc_cas_n[1]_i_2_n_0 ),
        .I4(\cmd_pipe_plus.mc_address[23]_i_2_n_0 ),
        .I5(\cmd_pipe_plus.mc_ras_n[1]_i_2_n_0 ),
        .O(\cmd_pipe_plus.mc_address_reg[25] [10]));
  LUT6 #(
    .INIT(64'hAAAAAAEAAAAAAAAA)) 
    \cmd_pipe_plus.mc_address[23]_i_2 
       (.I0(act_wait_r_lcl_reg_0),
        .I1(row_cmd_wr[1]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(\req_row_r_lcl_reg[12]_0 [10]),
        .O(\cmd_pipe_plus.mc_address[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF800F8F8F800F800)) 
    \cmd_pipe_plus.mc_address[24]_i_1 
       (.I0(\req_row_r_lcl_reg[12] [11]),
        .I1(Q[0]),
        .I2(\cmd_pipe_plus.mc_cas_n[1]_i_2_n_0 ),
        .I3(\cmd_pipe_plus.mc_address[24]_i_2_n_0 ),
        .I4(\cmd_pipe_plus.mc_address[25]_i_3_n_0 ),
        .I5(\req_row_r_lcl_reg[12]_0 [11]),
        .O(\cmd_pipe_plus.mc_address_reg[25] [11]));
  LUT5 #(
    .INIT(32'hF808FFFF)) 
    \cmd_pipe_plus.mc_address[24]_i_2 
       (.I0(Q[2]),
        .I1(\req_row_r_lcl_reg[12]_1 [10]),
        .I2(Q[3]),
        .I3(\req_row_r_lcl_reg[12]_2 [10]),
        .I4(\cmd_pipe_plus.mc_ras_n[1]_i_2_n_0 ),
        .O(\cmd_pipe_plus.mc_address[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF800F8F8F800F800)) 
    \cmd_pipe_plus.mc_address[25]_i_1 
       (.I0(Q[0]),
        .I1(\req_row_r_lcl_reg[12] [12]),
        .I2(\cmd_pipe_plus.mc_cas_n[1]_i_2_n_0 ),
        .I3(\cmd_pipe_plus.mc_address[25]_i_2_n_0 ),
        .I4(\cmd_pipe_plus.mc_address[25]_i_3_n_0 ),
        .I5(\req_row_r_lcl_reg[12]_0 [12]),
        .O(\cmd_pipe_plus.mc_address_reg[25] [12]));
  LUT5 #(
    .INIT(32'hF808FFFF)) 
    \cmd_pipe_plus.mc_address[25]_i_2 
       (.I0(\req_row_r_lcl_reg[12]_1 [11]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(\req_row_r_lcl_reg[12]_2 [11]),
        .I4(\cmd_pipe_plus.mc_ras_n[1]_i_2_n_0 ),
        .O(\cmd_pipe_plus.mc_address[25]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair536" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \cmd_pipe_plus.mc_address[25]_i_3 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[1]),
        .O(\cmd_pipe_plus.mc_address[25]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hF800F8F8)) 
    \cmd_pipe_plus.mc_bank[3]_i_1 
       (.I0(Q[0]),
        .I1(\req_bank_r_lcl_reg[2] [0]),
        .I2(\cmd_pipe_plus.mc_cas_n[1]_i_2_n_0 ),
        .I3(\cmd_pipe_plus.mc_bank[3]_i_2_n_0 ),
        .I4(\cmd_pipe_plus.mc_ras_n[1]_i_2_n_0 ),
        .O(\cmd_pipe_plus.mc_bank_reg[5] [0]));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    \cmd_pipe_plus.mc_bank[3]_i_2 
       (.I0(Q[1]),
        .I1(\req_bank_r_lcl_reg[2]_0 [0]),
        .I2(\req_bank_r_lcl_reg[2]_1 [0]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(\req_bank_r_lcl_reg[2]_2 [0]),
        .O(\cmd_pipe_plus.mc_bank[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF800F8F8)) 
    \cmd_pipe_plus.mc_bank[4]_i_1 
       (.I0(Q[0]),
        .I1(\req_bank_r_lcl_reg[2] [1]),
        .I2(\cmd_pipe_plus.mc_cas_n[1]_i_2_n_0 ),
        .I3(\cmd_pipe_plus.mc_bank[4]_i_2_n_0 ),
        .I4(\cmd_pipe_plus.mc_ras_n[1]_i_2_n_0 ),
        .O(\cmd_pipe_plus.mc_bank_reg[5] [1]));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    \cmd_pipe_plus.mc_bank[4]_i_2 
       (.I0(Q[1]),
        .I1(\req_bank_r_lcl_reg[2]_0 [1]),
        .I2(\req_bank_r_lcl_reg[2]_1 [1]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(\req_bank_r_lcl_reg[2]_2 [1]),
        .O(\cmd_pipe_plus.mc_bank[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEA00EAEA)) 
    \cmd_pipe_plus.mc_bank[5]_i_1 
       (.I0(\cmd_pipe_plus.mc_cas_n[1]_i_2_n_0 ),
        .I1(Q[0]),
        .I2(\req_bank_r_lcl_reg[2] [2]),
        .I3(\cmd_pipe_plus.mc_bank[5]_i_2_n_0 ),
        .I4(\cmd_pipe_plus.mc_ras_n[1]_i_2_n_0 ),
        .O(\cmd_pipe_plus.mc_bank_reg[5] [2]));
  LUT6 #(
    .INIT(64'hFFFFF0880000F088)) 
    \cmd_pipe_plus.mc_bank[5]_i_2 
       (.I0(Q[1]),
        .I1(\req_bank_r_lcl_reg[2]_0 [2]),
        .I2(\req_bank_r_lcl_reg[2]_1 [2]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(\req_bank_r_lcl_reg[2]_2 [2]),
        .O(\cmd_pipe_plus.mc_bank[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFBFAFAFA)) 
    \cmd_pipe_plus.mc_cas_n[1]_i_1 
       (.I0(\cmd_pipe_plus.mc_cas_n[1]_i_2_n_0 ),
        .I1(rstdiv0_sync_r1_reg_rep__14),
        .I2(Q[0]),
        .I3(insert_maint_r1_lcl_reg),
        .I4(maint_srx_r),
        .O(\cmd_pipe_plus.mc_cas_n_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair534" *) 
  LUT5 #(
    .INIT(32'hFFFFFFF1)) 
    \cmd_pipe_plus.mc_cas_n[1]_i_2 
       (.I0(sent_row),
        .I1(insert_maint_r1_lcl_reg),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[1]),
        .O(\cmd_pipe_plus.mc_cas_n[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000C555500005555)) 
    \cmd_pipe_plus.mc_cs_n[1]_i_1 
       (.I0(sent_row),
        .I1(maint_rank_r),
        .I2(rstdiv0_sync_r1_reg_rep__14),
        .I3(Q[0]),
        .I4(insert_maint_r1_lcl_reg),
        .I5(\cmd_pipe_plus.mc_we_n[1]_i_2_n_0 ),
        .O(mc_cs_n_ns));
  LUT6 #(
    .INIT(64'h0000000010001F0F)) 
    \cmd_pipe_plus.mc_ras_n[1]_i_1 
       (.I0(rstdiv0_sync_r1_reg_rep__14),
        .I1(Q[0]),
        .I2(insert_maint_r1_lcl_reg),
        .I3(maint_srx_r),
        .I4(sent_row),
        .I5(\cmd_pipe_plus.mc_ras_n[1]_i_2_n_0 ),
        .O(mc_ras_n_ns));
  (* SOFT_HLUTNM = "soft_lutpair534" *) 
  LUT5 #(
    .INIT(32'hEEEEEEE0)) 
    \cmd_pipe_plus.mc_ras_n[1]_i_2 
       (.I0(sent_row),
        .I1(insert_maint_r1_lcl_reg),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[1]),
        .O(\cmd_pipe_plus.mc_ras_n[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFA3A00000)) 
    \cmd_pipe_plus.mc_we_n[1]_i_1 
       (.I0(row_cmd_wr[0]),
        .I1(rstdiv0_sync_r1_reg_rep__14),
        .I2(Q[0]),
        .I3(insert_maint_r1_lcl_reg),
        .I4(\cmd_pipe_plus.mc_we_n[1]_i_2_n_0 ),
        .I5(\cmd_pipe_plus.mc_we_n[1]_i_3_n_0 ),
        .O(mc_we_n_ns));
  (* SOFT_HLUTNM = "soft_lutpair536" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \cmd_pipe_plus.mc_we_n[1]_i_2 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[3]),
        .O(\cmd_pipe_plus.mc_we_n[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFF4F4F4FFFFF4FF)) 
    \cmd_pipe_plus.mc_we_n[1]_i_3 
       (.I0(\cmd_pipe_plus.mc_address[25]_i_3_n_0 ),
        .I1(row_cmd_wr[1]),
        .I2(insert_maint_r1_lcl_reg_0),
        .I3(Q[3]),
        .I4(row_cmd_wr[3]),
        .I5(act_wait_r_lcl_reg),
        .O(\cmd_pipe_plus.mc_we_n[1]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h10100010)) 
    \grant_r[0]_i_1__2 
       (.I0(\grant_r[2]_i_2__1_n_0 ),
        .I1(\grant_r[3]_i_3__1_n_0 ),
        .I2(\grant_r[1]_i_3__1_n_0 ),
        .I3(\grant_r[3]_i_6__1_n_0 ),
        .I4(\grant_r[1]_i_4__1_n_0 ),
        .O(\grant_r[0]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h0005000000450045)) 
    \grant_r[1]_i_1__1 
       (.I0(\grant_r[1]_i_2__2_n_0 ),
        .I1(\grant_r[2]_i_3__1_n_0 ),
        .I2(\grant_r[1]_i_3__1_n_0 ),
        .I3(\grant_r[2]_i_2__1_n_0 ),
        .I4(\grant_r[1]_i_4__1_n_0 ),
        .I5(\last_master_r[1]_i_1__3_n_0 ),
        .O(\grant_r[1]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF1055)) 
    \grant_r[1]_i_2__2 
       (.I0(demand_act_priority_r_9),
        .I1(Q[3]),
        .I2(demand_act_priority_r_10),
        .I3(\grant_r[3]_i_8__1_n_0 ),
        .I4(\grant_r[1]_i_5__1_n_0 ),
        .I5(head_r_lcl_reg_1),
        .O(\grant_r[1]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000E00)) 
    \grant_r[1]_i_3__1 
       (.I0(\grant_r[1]_i_7_n_0 ),
        .I1(demand_act_priority_r),
        .I2(\grant_r[3]_i_14__0_n_0 ),
        .I3(act_wait_r_lcl_reg),
        .I4(Q[0]),
        .I5(head_r_lcl_reg),
        .O(\grant_r[1]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \grant_r[1]_i_4__1 
       (.I0(\grant_r[3]_i_5__2_n_0 ),
        .I1(\grant_r[3]_i_4__0_n_0 ),
        .O(\grant_r[1]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFFFE)) 
    \grant_r[1]_i_5__1 
       (.I0(\grant_r[3]_i_15__0_n_0 ),
        .I1(Q[1]),
        .I2(inhbt_act_faw_r),
        .I3(insert_maint_r),
        .I4(row_cmd_wr[3]),
        .I5(Q[3]),
        .O(\grant_r[1]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'hBB0BBB0B0000BB0B)) 
    \grant_r[1]_i_7 
       (.I0(Q[2]),
        .I1(demand_act_priority_r_8),
        .I2(demand_act_priority_r_9),
        .I3(Q[1]),
        .I4(demand_act_priority_r_10),
        .I5(Q[3]),
        .O(\grant_r[1]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h10110000)) 
    \grant_r[2]_i_1__2 
       (.I0(\grant_r[2]_i_2__1_n_0 ),
        .I1(\grant_r[3]_i_3__1_n_0 ),
        .I2(\grant_r[2]_i_3__1_n_0 ),
        .I3(\grant_r[3]_i_2__1_n_0 ),
        .I4(\grant_r[3]_i_5__2_n_0 ),
        .O(\grant_r[2]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h45400000)) 
    \grant_r[2]_i_2__1 
       (.I0(rstdiv0_sync_r1_reg_rep__14),
        .I1(Q[2]),
        .I2(sent_row),
        .I3(last_master_r[2]),
        .I4(\grant_r[3]_i_4__0_n_0 ),
        .O(\grant_r[2]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h0005000000050303)) 
    \grant_r[2]_i_3__1 
       (.I0(Q[3]),
        .I1(last_master_r[3]),
        .I2(rstdiv0_sync_r1_reg_rep__13),
        .I3(Q[2]),
        .I4(sent_row),
        .I5(last_master_r[2]),
        .O(\grant_r[2]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hDD0DDD0D0000DD0D)) 
    \grant_r[3]_i_11__0 
       (.I0(demand_act_priority_r),
        .I1(Q[0]),
        .I2(demand_act_priority_r_9),
        .I3(Q[1]),
        .I4(demand_act_priority_r_10),
        .I5(Q[3]),
        .O(\grant_r[3]_i_11__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFF8FFF8FFF8)) 
    \grant_r[3]_i_14__0 
       (.I0(Q[1]),
        .I1(row_cmd_wr[1]),
        .I2(insert_maint_r),
        .I3(inhbt_act_faw_r),
        .I4(row_cmd_wr[3]),
        .I5(Q[3]),
        .O(\grant_r[3]_i_14__0_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \grant_r[3]_i_15__0 
       (.I0(Q[0]),
        .I1(row_cmd_wr[0]),
        .I2(Q[2]),
        .I3(row_cmd_wr[2]),
        .O(\grant_r[3]_i_15__0_n_0 ));
  LUT6 #(
    .INIT(64'h0030303000100010)) 
    \grant_r[3]_i_1__1 
       (.I0(\grant_r[3]_i_2__1_n_0 ),
        .I1(\grant_r[3]_i_3__1_n_0 ),
        .I2(\grant_r[3]_i_4__0_n_0 ),
        .I3(\grant_r[3]_i_5__2_n_0 ),
        .I4(\grant_r[3]_i_6__1_n_0 ),
        .I5(\grant_r[3]_i_7__1_n_0 ),
        .O(\grant_r[3]_i_1__1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \grant_r[3]_i_2__1 
       (.I0(\grant_r[1]_i_3__1_n_0 ),
        .I1(\grant_r[1]_i_2__2_n_0 ),
        .O(\grant_r[3]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \grant_r[3]_i_3__1 
       (.I0(rstdiv0_sync_r1_reg_rep__14),
        .I1(Q[0]),
        .I2(sent_row),
        .I3(last_master_r[0]),
        .I4(\grant_r[1]_i_2__2_n_0 ),
        .O(\grant_r[3]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000FF8A)) 
    \grant_r[3]_i_4__0 
       (.I0(\grant_r[3]_i_8__1_n_0 ),
        .I1(Q[1]),
        .I2(demand_act_priority_r_9),
        .I3(demand_act_priority_r_10),
        .I4(\grant_r[3]_i_9_n_0 ),
        .I5(head_r_lcl_reg_2),
        .O(\grant_r[3]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000E00)) 
    \grant_r[3]_i_5__2 
       (.I0(\grant_r[3]_i_11__0_n_0 ),
        .I1(demand_act_priority_r_8),
        .I2(head_r_lcl_reg_0),
        .I3(act_wait_r_lcl_reg_1),
        .I4(Q[2]),
        .I5(\grant_r[3]_i_14__0_n_0 ),
        .O(\grant_r[3]_i_5__2_n_0 ));
  LUT6 #(
    .INIT(64'h0F0A0F0F0F0A0C0C)) 
    \grant_r[3]_i_6__1 
       (.I0(Q[1]),
        .I1(last_master_r[1]),
        .I2(rstdiv0_sync_r1_reg_rep__13),
        .I3(Q[0]),
        .I4(sent_row),
        .I5(last_master_r[0]),
        .O(\grant_r[3]_i_6__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair535" *) 
  LUT4 #(
    .INIT(16'h0151)) 
    \grant_r[3]_i_7__1 
       (.I0(rstdiv0_sync_r1_reg_rep__13),
        .I1(last_master_r[3]),
        .I2(sent_row),
        .I3(Q[3]),
        .O(\grant_r[3]_i_7__1_n_0 ));
  LUT4 #(
    .INIT(16'hD0DD)) 
    \grant_r[3]_i_8__1 
       (.I0(demand_act_priority_r),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(demand_act_priority_r_8),
        .O(\grant_r[3]_i_8__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
    \grant_r[3]_i_9 
       (.I0(\grant_r[3]_i_15__0_n_0 ),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(row_cmd_wr[1]),
        .I4(insert_maint_r),
        .I5(inhbt_act_faw_r),
        .O(\grant_r[3]_i_9_n_0 ));
  FDRE \grant_r_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\grant_r[0]_i_1__2_n_0 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \grant_r_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\grant_r[1]_i_1__1_n_0 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \grant_r_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\grant_r[2]_i_1__2_n_0 ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \grant_r_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\grant_r[3]_i_1__1_n_0 ),
        .Q(Q[3]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hB)) 
    granted_row_r_i_1
       (.I0(\grant_r[3]_i_2__1_n_0 ),
        .I1(\grant_r[1]_i_4__1_n_0 ),
        .O(granted_row_ns));
  LUT1 #(
    .INIT(2'h1)) 
    \inhbt_act_faw.SRLC32E0_i_1 
       (.I0(\inhbt_act_faw.faw_cnt_r_reg[2] ),
        .O(act_this_rank));
  LUT5 #(
    .INIT(32'h00000777)) 
    \inhbt_act_faw.SRLC32E0_i_2 
       (.I0(Q[2]),
        .I1(act_this_rank_r[2]),
        .I2(Q[1]),
        .I3(act_this_rank_r[1]),
        .I4(\inhbt_act_faw.SRLC32E0_i_3_n_0 ),
        .O(\inhbt_act_faw.faw_cnt_r_reg[2] ));
  LUT4 #(
    .INIT(16'hF888)) 
    \inhbt_act_faw.SRLC32E0_i_3 
       (.I0(act_this_rank_r[0]),
        .I1(Q[0]),
        .I2(act_this_rank_r[3]),
        .I3(Q[3]),
        .O(\inhbt_act_faw.SRLC32E0_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \last_master_r[0]_i_1__3 
       (.I0(last_master_r[0]),
        .I1(sent_row),
        .I2(Q[0]),
        .I3(rstdiv0_sync_r1_reg_rep__13),
        .O(\last_master_r[0]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \last_master_r[1]_i_1__3 
       (.I0(last_master_r[1]),
        .I1(sent_row),
        .I2(Q[1]),
        .I3(rstdiv0_sync_r1_reg_rep__13),
        .O(\last_master_r[1]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \last_master_r[2]_i_1__3 
       (.I0(last_master_r[2]),
        .I1(sent_row),
        .I2(Q[2]),
        .I3(rstdiv0_sync_r1_reg_rep__13),
        .O(\last_master_r[2]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair535" *) 
  LUT4 #(
    .INIT(16'hFFB8)) 
    \last_master_r[3]_i_1__2 
       (.I0(Q[3]),
        .I1(sent_row),
        .I2(last_master_r[3]),
        .I3(rstdiv0_sync_r1_reg_rep__13),
        .O(\last_master_r[3]_i_1__2_n_0 ));
  FDRE \last_master_r_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\last_master_r[0]_i_1__3_n_0 ),
        .Q(last_master_r[0]),
        .R(1'b0));
  FDRE \last_master_r_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\last_master_r[1]_i_1__3_n_0 ),
        .Q(last_master_r[1]),
        .R(1'b0));
  FDRE \last_master_r_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\last_master_r[2]_i_1__3_n_0 ),
        .Q(last_master_r[2]),
        .R(1'b0));
  FDRE \last_master_r_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\last_master_r[3]_i_1__2_n_0 ),
        .Q(last_master_r[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_0_round_robin_arb" *) 
module Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_round_robin_arb__parameterized3
   (granted_col_r_reg,
    granted_col_r_reg_0,
    \grant_r_reg[1]_0 ,
    granted_col_r_reg_1,
    \grant_r_reg[2]_0 ,
    \grant_r_reg[1]_1 ,
    \grant_r_reg[1]_2 ,
    \grant_r_reg[3]_0 ,
    \grant_r_reg[3]_1 ,
    p_0_in,
    rnk_config_strobe,
    rnk_config_valid_r_lcl_reg,
    override_demand_r_reg,
    Q,
    ofs_rdy_r,
    \genblk3[1].rnk_config_strobe_r_reg[1] ,
    \order_q_r_reg[1] ,
    \order_q_r_reg[1]_0 ,
    \order_q_r_reg[1]_1 ,
    col_wait_r_reg,
    \order_q_r_reg[1]_2 ,
    demand_priority_r_reg,
    req_bank_rdy_ns,
    demand_priority_r_reg_0,
    req_bank_rdy_ns_3,
    demand_priority_r_reg_1,
    \order_q_r_reg[1]_3 ,
    \order_q_r_reg[1]_4 ,
    ofs_rdy_r_4,
    override_demand_r_reg_0,
    req_bank_rdy_ns_5,
    demand_priority_r_reg_2,
    override_demand_r_reg_1,
    ofs_rdy_r_6,
    \order_q_r_reg[1]_5 ,
    rstdiv0_sync_r1_reg_rep__14,
    \genblk3[2].rnk_config_strobe_r_reg ,
    \genblk3[1].rnk_config_strobe_r_reg ,
    ofs_rdy_r_7,
    rnk_config_r,
    rstdiv0_sync_r1_reg_rep__13,
    sys_rst);
  output granted_col_r_reg;
  output granted_col_r_reg_0;
  output \grant_r_reg[1]_0 ;
  output granted_col_r_reg_1;
  output \grant_r_reg[2]_0 ;
  output \grant_r_reg[1]_1 ;
  output \grant_r_reg[1]_2 ;
  output \grant_r_reg[3]_0 ;
  output \grant_r_reg[3]_1 ;
  output p_0_in;
  input rnk_config_strobe;
  input rnk_config_valid_r_lcl_reg;
  input override_demand_r_reg;
  input [3:0]Q;
  input ofs_rdy_r;
  input \genblk3[1].rnk_config_strobe_r_reg[1] ;
  input \order_q_r_reg[1] ;
  input \order_q_r_reg[1]_0 ;
  input \order_q_r_reg[1]_1 ;
  input col_wait_r_reg;
  input \order_q_r_reg[1]_2 ;
  input demand_priority_r_reg;
  input req_bank_rdy_ns;
  input demand_priority_r_reg_0;
  input req_bank_rdy_ns_3;
  input demand_priority_r_reg_1;
  input \order_q_r_reg[1]_3 ;
  input \order_q_r_reg[1]_4 ;
  input ofs_rdy_r_4;
  input override_demand_r_reg_0;
  input req_bank_rdy_ns_5;
  input demand_priority_r_reg_2;
  input override_demand_r_reg_1;
  input ofs_rdy_r_6;
  input \order_q_r_reg[1]_5 ;
  input rstdiv0_sync_r1_reg_rep__14;
  input \genblk3[2].rnk_config_strobe_r_reg ;
  input \genblk3[1].rnk_config_strobe_r_reg ;
  input ofs_rdy_r_7;
  input rnk_config_r;
  input rstdiv0_sync_r1_reg_rep__13;
  input sys_rst;

  wire [3:0]Q;
  wire col_wait_r_reg;
  wire demand_priority_r_reg;
  wire demand_priority_r_reg_0;
  wire demand_priority_r_reg_1;
  wire demand_priority_r_reg_2;
  wire \genblk3[1].rnk_config_strobe_r_reg ;
  wire \genblk3[1].rnk_config_strobe_r_reg[1] ;
  wire \genblk3[2].rnk_config_strobe_r_reg ;
  wire [3:0]grant_config_r;
  wire \grant_r[0]_i_1__1_n_0 ;
  wire \grant_r[0]_i_2__0_n_0 ;
  wire \grant_r[1]_i_1__0_n_0 ;
  wire \grant_r[1]_i_3__0_n_0 ;
  wire \grant_r[1]_i_4__0_n_0 ;
  wire \grant_r[2]_i_1__1_n_0 ;
  wire \grant_r[3]_i_13__0_n_0 ;
  wire \grant_r[3]_i_1__0_n_0 ;
  wire \grant_r[3]_i_27_n_0 ;
  wire \grant_r[3]_i_2__0_n_0 ;
  wire \grant_r[3]_i_6__0_n_0 ;
  wire \grant_r_reg[1]_0 ;
  wire \grant_r_reg[1]_1 ;
  wire \grant_r_reg[1]_2 ;
  wire \grant_r_reg[2]_0 ;
  wire \grant_r_reg[3]_0 ;
  wire \grant_r_reg[3]_1 ;
  wire granted_col_r_reg;
  wire granted_col_r_reg_0;
  wire granted_col_r_reg_1;
  wire [3:0]last_master_r;
  wire \last_master_r[0]_i_1__1_n_0 ;
  wire \last_master_r[1]_i_1__1_n_0 ;
  wire \last_master_r[2]_i_1__1_n_0 ;
  wire \last_master_r[3]_i_1_n_0 ;
  wire ofs_rdy_r;
  wire ofs_rdy_r_4;
  wire ofs_rdy_r_6;
  wire ofs_rdy_r_7;
  wire \order_q_r_reg[1] ;
  wire \order_q_r_reg[1]_0 ;
  wire \order_q_r_reg[1]_1 ;
  wire \order_q_r_reg[1]_2 ;
  wire \order_q_r_reg[1]_3 ;
  wire \order_q_r_reg[1]_4 ;
  wire \order_q_r_reg[1]_5 ;
  wire override_demand_r_reg;
  wire override_demand_r_reg_0;
  wire override_demand_r_reg_1;
  wire p_0_in;
  wire req_bank_rdy_ns;
  wire req_bank_rdy_ns_3;
  wire req_bank_rdy_ns_5;
  wire rnk_config_r;
  wire \rnk_config_r[0]_i_2_n_0 ;
  wire rnk_config_strobe;
  wire rnk_config_valid_r_lcl_reg;
  wire rstdiv0_sync_r1_reg_rep__13;
  wire rstdiv0_sync_r1_reg_rep__14;
  wire sys_rst;

  LUT6 #(
    .INIT(64'h2030000020300030)) 
    \grant_r[0]_i_1__1 
       (.I0(\order_q_r_reg[1]_0 ),
        .I1(\grant_r[0]_i_2__0_n_0 ),
        .I2(\order_q_r_reg[1]_1 ),
        .I3(\last_master_r[0]_i_1__1_n_0 ),
        .I4(col_wait_r_reg),
        .I5(\last_master_r[1]_i_1__1_n_0 ),
        .O(\grant_r[0]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h0800)) 
    \grant_r[0]_i_2__0 
       (.I0(\last_master_r[2]_i_1__1_n_0 ),
        .I1(req_bank_rdy_ns),
        .I2(\grant_r_reg[1]_0 ),
        .I3(demand_priority_r_reg),
        .O(\grant_r[0]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000454F)) 
    \grant_r[1]_i_1__0 
       (.I0(\order_q_r_reg[1]_1 ),
        .I1(\order_q_r_reg[1]_2 ),
        .I2(\last_master_r[2]_i_1__1_n_0 ),
        .I3(\grant_r[1]_i_3__0_n_0 ),
        .I4(\grant_r[1]_i_4__0_n_0 ),
        .I5(\order_q_r_reg[1]_0 ),
        .O(\grant_r[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFCFFFFAAFC)) 
    \grant_r[1]_i_3__0 
       (.I0(grant_config_r[1]),
        .I1(last_master_r[1]),
        .I2(last_master_r[3]),
        .I3(rnk_config_strobe),
        .I4(rstdiv0_sync_r1_reg_rep__14),
        .I5(grant_config_r[3]),
        .O(\grant_r[1]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h0A0A080008000800)) 
    \grant_r[1]_i_4__0 
       (.I0(\last_master_r[1]_i_1__1_n_0 ),
        .I1(demand_priority_r_reg),
        .I2(\grant_r_reg[1]_0 ),
        .I3(req_bank_rdy_ns),
        .I4(demand_priority_r_reg_0),
        .I5(req_bank_rdy_ns_3),
        .O(\grant_r[1]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF5DFFFF)) 
    \grant_r[1]_i_5__0 
       (.I0(rnk_config_valid_r_lcl_reg),
        .I1(\grant_r[3]_i_27_n_0 ),
        .I2(\grant_r[3]_i_13__0_n_0 ),
        .I3(Q[2]),
        .I4(ofs_rdy_r_7),
        .I5(\genblk3[1].rnk_config_strobe_r_reg[1] ),
        .O(\grant_r_reg[1]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF5DFFFF)) 
    \grant_r[1]_i_6 
       (.I0(rnk_config_valid_r_lcl_reg),
        .I1(\grant_r[3]_i_27_n_0 ),
        .I2(\grant_r[3]_i_13__0_n_0 ),
        .I3(Q[3]),
        .I4(ofs_rdy_r),
        .I5(\genblk3[1].rnk_config_strobe_r_reg[1] ),
        .O(\grant_r_reg[1]_2 ));
  LUT6 #(
    .INIT(64'h0000000005070007)) 
    \grant_r[2]_i_1__1 
       (.I0(demand_priority_r_reg_1),
        .I1(\last_master_r[3]_i_1_n_0 ),
        .I2(\order_q_r_reg[1]_3 ),
        .I3(\last_master_r[2]_i_1__1_n_0 ),
        .I4(\order_q_r_reg[1]_2 ),
        .I5(\grant_r[3]_i_6__0_n_0 ),
        .O(\grant_r[2]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    \grant_r[2]_i_7 
       (.I0(override_demand_r_reg_1),
        .I1(granted_col_r_reg),
        .I2(Q[0]),
        .I3(ofs_rdy_r_6),
        .I4(\genblk3[1].rnk_config_strobe_r_reg[1] ),
        .I5(\order_q_r_reg[1]_5 ),
        .O(\grant_r_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    \grant_r[2]_i_8 
       (.I0(\order_q_r_reg[1]_4 ),
        .I1(granted_col_r_reg),
        .I2(Q[1]),
        .I3(ofs_rdy_r_4),
        .I4(\genblk3[1].rnk_config_strobe_r_reg[1] ),
        .I5(override_demand_r_reg_0),
        .O(granted_col_r_reg_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    \grant_r[3]_i_10 
       (.I0(override_demand_r_reg),
        .I1(granted_col_r_reg),
        .I2(Q[3]),
        .I3(ofs_rdy_r),
        .I4(\genblk3[1].rnk_config_strobe_r_reg[1] ),
        .I5(\order_q_r_reg[1] ),
        .O(granted_col_r_reg_0));
  LUT6 #(
    .INIT(64'h11111115FFFFFFFF)) 
    \grant_r[3]_i_12__1 
       (.I0(\grant_r[3]_i_13__0_n_0 ),
        .I1(rnk_config_strobe),
        .I2(grant_config_r[1]),
        .I3(grant_config_r[0]),
        .I4(grant_config_r[2]),
        .I5(rnk_config_valid_r_lcl_reg),
        .O(granted_col_r_reg));
  (* SOFT_HLUTNM = "soft_lutpair532" *) 
  LUT4 #(
    .INIT(16'hF8FF)) 
    \grant_r[3]_i_13__0 
       (.I0(rnk_config_strobe),
        .I1(grant_config_r[3]),
        .I2(rstdiv0_sync_r1_reg_rep__14),
        .I3(rnk_config_r),
        .O(\grant_r[3]_i_13__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF5DFFFF)) 
    \grant_r[3]_i_15 
       (.I0(rnk_config_valid_r_lcl_reg),
        .I1(\grant_r[3]_i_27_n_0 ),
        .I2(\grant_r[3]_i_13__0_n_0 ),
        .I3(Q[1]),
        .I4(ofs_rdy_r_4),
        .I5(\genblk3[1].rnk_config_strobe_r_reg[1] ),
        .O(\grant_r_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF5DFFFF)) 
    \grant_r[3]_i_18 
       (.I0(rnk_config_valid_r_lcl_reg),
        .I1(\grant_r[3]_i_27_n_0 ),
        .I2(\grant_r[3]_i_13__0_n_0 ),
        .I3(Q[0]),
        .I4(ofs_rdy_r_6),
        .I5(\genblk3[1].rnk_config_strobe_r_reg[1] ),
        .O(\grant_r_reg[3]_1 ));
  LUT6 #(
    .INIT(64'h000000000000AEEE)) 
    \grant_r[3]_i_1__0 
       (.I0(\grant_r[3]_i_2__0_n_0 ),
        .I1(\order_q_r_reg[1]_3 ),
        .I2(demand_priority_r_reg_1),
        .I3(\last_master_r[3]_i_1_n_0 ),
        .I4(\order_q_r_reg[1]_2 ),
        .I5(\grant_r[3]_i_6__0_n_0 ),
        .O(\grant_r[3]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h5557)) 
    \grant_r[3]_i_27 
       (.I0(rnk_config_strobe),
        .I1(grant_config_r[1]),
        .I2(grant_config_r[0]),
        .I3(grant_config_r[2]),
        .O(\grant_r[3]_i_27_n_0 ));
  LUT5 #(
    .INIT(32'h0000BABF)) 
    \grant_r[3]_i_2__0 
       (.I0(rstdiv0_sync_r1_reg_rep__14),
        .I1(grant_config_r[0]),
        .I2(rnk_config_strobe),
        .I3(last_master_r[0]),
        .I4(\grant_r[1]_i_3__0_n_0 ),
        .O(\grant_r[3]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h0800)) 
    \grant_r[3]_i_6__0 
       (.I0(\last_master_r[0]_i_1__1_n_0 ),
        .I1(req_bank_rdy_ns_5),
        .I2(\grant_r_reg[1]_0 ),
        .I3(demand_priority_r_reg_2),
        .O(\grant_r[3]_i_6__0_n_0 ));
  LUT4 #(
    .INIT(16'hFEFF)) 
    \grant_r[3]_i_8__0 
       (.I0(rnk_config_strobe),
        .I1(\genblk3[2].rnk_config_strobe_r_reg ),
        .I2(\genblk3[1].rnk_config_strobe_r_reg ),
        .I3(granted_col_r_reg),
        .O(\grant_r_reg[1]_0 ));
  FDRE \grant_r_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\grant_r[0]_i_1__1_n_0 ),
        .Q(grant_config_r[0]),
        .R(1'b0));
  FDRE \grant_r_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\grant_r[1]_i_1__0_n_0 ),
        .Q(grant_config_r[1]),
        .R(1'b0));
  FDRE \grant_r_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\grant_r[2]_i_1__1_n_0 ),
        .Q(grant_config_r[2]),
        .R(1'b0));
  FDRE \grant_r_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\grant_r[3]_i_1__0_n_0 ),
        .Q(grant_config_r[3]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h00E2)) 
    \last_master_r[0]_i_1__1 
       (.I0(last_master_r[0]),
        .I1(rnk_config_strobe),
        .I2(grant_config_r[0]),
        .I3(rstdiv0_sync_r1_reg_rep__13),
        .O(\last_master_r[0]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \last_master_r[1]_i_1__1 
       (.I0(last_master_r[1]),
        .I1(rnk_config_strobe),
        .I2(grant_config_r[1]),
        .I3(rstdiv0_sync_r1_reg_rep__13),
        .O(\last_master_r[1]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \last_master_r[2]_i_1__1 
       (.I0(last_master_r[2]),
        .I1(rnk_config_strobe),
        .I2(grant_config_r[2]),
        .I3(rstdiv0_sync_r1_reg_rep__13),
        .O(\last_master_r[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair532" *) 
  LUT4 #(
    .INIT(16'hEFEC)) 
    \last_master_r[3]_i_1 
       (.I0(grant_config_r[3]),
        .I1(rstdiv0_sync_r1_reg_rep__14),
        .I2(rnk_config_strobe),
        .I3(last_master_r[3]),
        .O(\last_master_r[3]_i_1_n_0 ));
  FDRE \last_master_r_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\last_master_r[0]_i_1__1_n_0 ),
        .Q(last_master_r[0]),
        .R(1'b0));
  FDRE \last_master_r_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\last_master_r[1]_i_1__1_n_0 ),
        .Q(last_master_r[1]),
        .R(1'b0));
  FDRE \last_master_r_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\last_master_r[2]_i_1__1_n_0 ),
        .Q(last_master_r[2]),
        .R(1'b0));
  FDRE \last_master_r_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\last_master_r[3]_i_1_n_0 ),
        .Q(last_master_r[3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000001FF0000)) 
    \rnk_config_r[0]_i_1 
       (.I0(grant_config_r[2]),
        .I1(grant_config_r[0]),
        .I2(grant_config_r[1]),
        .I3(rnk_config_strobe),
        .I4(rnk_config_r),
        .I5(\rnk_config_r[0]_i_2_n_0 ),
        .O(p_0_in));
  LUT3 #(
    .INIT(8'hEA)) 
    \rnk_config_r[0]_i_2 
       (.I0(rstdiv0_sync_r1_reg_rep__14),
        .I1(grant_config_r[3]),
        .I2(rnk_config_strobe),
        .O(\rnk_config_r[0]_i_2_n_0 ));
endmodule

(* ORIG_REF_NAME = "mig_7series_v4_0_round_robin_arb" *) 
module Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_round_robin_arb__parameterized4
   (\cmd_pipe_plus.mc_ras_n_reg[0] ,
    Q,
    \cmd_pipe_plus.mc_aux_out0_reg[1] ,
    \cmd_pipe_plus.mc_data_offset_reg[0] ,
    \rtw_timer.rtw_cnt_r_reg[1] ,
    mc_odt_ns,
    \cmd_pipe_plus.mc_data_offset_reg[2] ,
    \periodic_rd_generation.periodic_rd_timer_r_reg[2] ,
    read_this_rank,
    granted_col_ns,
    \grant_r_reg[3]_0 ,
    \grant_r_reg[2]_0 ,
    E,
    col_rd_wr,
    ras_timer_zero_r_reg,
    DIC,
    ras_timer_zero_r_reg_0,
    ras_timer_zero_r_reg_1,
    override_demand_r_reg,
    ras_timer_zero_r_reg_2,
    \wtr_timer.wtr_cnt_r_reg[0] ,
    \wtr_timer.wtr_cnt_r_reg[1] ,
    col_wr_data_buf_addr,
    \cmd_pipe_plus.mc_bank_reg[2] ,
    \cmd_pipe_plus.mc_address_reg[10] ,
    \cmd_pipe_plus.mc_we_n_reg[0] ,
    granted_col_r_reg,
    \cmd_pipe_plus.mc_aux_out0_reg[1]_0 ,
    \rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][2] ,
    read_this_rank_r,
    rd_this_rank_r,
    col_wait_r_reg,
    col_wait_r_reg_0,
    col_wait_r_reg_1,
    col_wait_r,
    \q_entry_r_reg[0] ,
    col_wait_r_0,
    \q_entry_r_reg[0]_0 ,
    override_demand_r_reg_0,
    rnk_config_valid_r_lcl_reg,
    \order_q_r_reg[1] ,
    rd_wr_r,
    col_wait_r_1,
    \q_entry_r_reg[0]_1 ,
    col_wait_r_2,
    \q_entry_r_reg[0]_2 ,
    \order_q_r_reg[1]_0 ,
    rnk_config_valid_r_lcl_reg_0,
    override_demand_r_reg_1,
    \grant_r_reg[0]_0 ,
    override_demand_r_reg_2,
    rnk_config_valid_r_lcl_reg_1,
    \order_q_r_reg[1]_1 ,
    override_demand_r_reg_3,
    rnk_config_valid_r_lcl_reg_2,
    \order_q_r_reg[1]_2 ,
    I572,
    \rtw_timer.rtw_cnt_r_reg[1]_0 ,
    req_periodic_rd_r,
    col_periodic_rd_r,
    col_rd_wr_r,
    \rnk_config_strobe_r_reg[0] ,
    rnk_config_strobe,
    \genblk3[2].rnk_config_strobe_r_reg ,
    \genblk3[1].rnk_config_strobe_r_reg ,
    ofs_rdy_r,
    ofs_rdy_r_4,
    rstdiv0_sync_r1_reg_rep__13,
    \wtr_timer.wtr_cnt_r_reg[1]_0 ,
    wr_this_rank_r,
    req_data_buf_addr_r,
    \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] ,
    \req_bank_r_lcl_reg[2] ,
    \req_bank_r_lcl_reg[2]_0 ,
    \req_bank_r_lcl_reg[2]_1 ,
    \req_bank_r_lcl_reg[2]_2 ,
    \req_col_r_reg[9] ,
    \req_col_r_reg[9]_0 ,
    \req_col_r_reg[9]_1 ,
    \req_col_r_reg[9]_2 ,
    auto_pre_r,
    auto_pre_r_11,
    auto_pre_r_12,
    auto_pre_r_13,
    rstdiv0_sync_r1_reg_rep__11,
    sys_rst);
  output \cmd_pipe_plus.mc_ras_n_reg[0] ;
  output [3:0]Q;
  output \cmd_pipe_plus.mc_aux_out0_reg[1] ;
  output \cmd_pipe_plus.mc_data_offset_reg[0] ;
  output \rtw_timer.rtw_cnt_r_reg[1] ;
  output [0:0]mc_odt_ns;
  output [1:0]\cmd_pipe_plus.mc_data_offset_reg[2] ;
  output \periodic_rd_generation.periodic_rd_timer_r_reg[2] ;
  output read_this_rank;
  output granted_col_ns;
  output \grant_r_reg[3]_0 ;
  output \grant_r_reg[2]_0 ;
  output [0:0]E;
  output col_rd_wr;
  output ras_timer_zero_r_reg;
  output [0:0]DIC;
  output ras_timer_zero_r_reg_0;
  output ras_timer_zero_r_reg_1;
  output override_demand_r_reg;
  output ras_timer_zero_r_reg_2;
  output [0:0]\wtr_timer.wtr_cnt_r_reg[0] ;
  output \wtr_timer.wtr_cnt_r_reg[1] ;
  output [3:0]col_wr_data_buf_addr;
  output [2:0]\cmd_pipe_plus.mc_bank_reg[2] ;
  output [7:0]\cmd_pipe_plus.mc_address_reg[10] ;
  output \cmd_pipe_plus.mc_we_n_reg[0] ;
  input granted_col_r_reg;
  input \cmd_pipe_plus.mc_aux_out0_reg[1]_0 ;
  input [1:0]\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][2] ;
  input read_this_rank_r;
  input [3:0]rd_this_rank_r;
  input col_wait_r_reg;
  input col_wait_r_reg_0;
  input col_wait_r_reg_1;
  input col_wait_r;
  input \q_entry_r_reg[0] ;
  input col_wait_r_0;
  input \q_entry_r_reg[0]_0 ;
  input override_demand_r_reg_0;
  input rnk_config_valid_r_lcl_reg;
  input \order_q_r_reg[1] ;
  input [3:0]rd_wr_r;
  input col_wait_r_1;
  input \q_entry_r_reg[0]_1 ;
  input col_wait_r_2;
  input \q_entry_r_reg[0]_2 ;
  input \order_q_r_reg[1]_0 ;
  input rnk_config_valid_r_lcl_reg_0;
  input override_demand_r_reg_1;
  input \grant_r_reg[0]_0 ;
  input override_demand_r_reg_2;
  input rnk_config_valid_r_lcl_reg_1;
  input \order_q_r_reg[1]_1 ;
  input override_demand_r_reg_3;
  input rnk_config_valid_r_lcl_reg_2;
  input \order_q_r_reg[1]_2 ;
  input I572;
  input [0:0]\rtw_timer.rtw_cnt_r_reg[1]_0 ;
  input [3:0]req_periodic_rd_r;
  input col_periodic_rd_r;
  input col_rd_wr_r;
  input \rnk_config_strobe_r_reg[0] ;
  input rnk_config_strobe;
  input \genblk3[2].rnk_config_strobe_r_reg ;
  input \genblk3[1].rnk_config_strobe_r_reg ;
  input ofs_rdy_r;
  input ofs_rdy_r_4;
  input rstdiv0_sync_r1_reg_rep__13;
  input [1:0]\wtr_timer.wtr_cnt_r_reg[1]_0 ;
  input [3:0]wr_this_rank_r;
  input [15:0]req_data_buf_addr_r;
  input [3:0]\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] ;
  input [2:0]\req_bank_r_lcl_reg[2] ;
  input [2:0]\req_bank_r_lcl_reg[2]_0 ;
  input [2:0]\req_bank_r_lcl_reg[2]_1 ;
  input [2:0]\req_bank_r_lcl_reg[2]_2 ;
  input [6:0]\req_col_r_reg[9] ;
  input [6:0]\req_col_r_reg[9]_0 ;
  input [6:0]\req_col_r_reg[9]_1 ;
  input [6:0]\req_col_r_reg[9]_2 ;
  input auto_pre_r;
  input auto_pre_r_11;
  input auto_pre_r_12;
  input auto_pre_r_13;
  input rstdiv0_sync_r1_reg_rep__11;
  input sys_rst;

  wire [0:0]DIC;
  wire [0:0]E;
  wire I572;
  wire [3:0]Q;
  wire auto_pre_r;
  wire auto_pre_r_11;
  wire auto_pre_r_12;
  wire auto_pre_r_13;
  wire \cmd_pipe_plus.mc_address[10]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_address[3]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_address[4]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_address[5]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_address[6]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_address[7]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_address[8]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_address[9]_i_2_n_0 ;
  wire [7:0]\cmd_pipe_plus.mc_address_reg[10] ;
  wire \cmd_pipe_plus.mc_aux_out0_reg[1] ;
  wire \cmd_pipe_plus.mc_aux_out0_reg[1]_0 ;
  wire \cmd_pipe_plus.mc_bank[0]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_bank[1]_i_2_n_0 ;
  wire \cmd_pipe_plus.mc_bank[2]_i_2_n_0 ;
  wire [2:0]\cmd_pipe_plus.mc_bank_reg[2] ;
  wire \cmd_pipe_plus.mc_data_offset_reg[0] ;
  wire [1:0]\cmd_pipe_plus.mc_data_offset_reg[2] ;
  wire \cmd_pipe_plus.mc_ras_n_reg[0] ;
  wire \cmd_pipe_plus.mc_we_n_reg[0] ;
  wire \col_mux.col_periodic_rd_r_i_2_n_0 ;
  wire \col_mux.col_rd_wr_r_i_2_n_0 ;
  wire \col_mux.col_rd_wr_r_i_3_n_0 ;
  wire \col_mux.col_rd_wr_r_i_4_n_0 ;
  wire col_periodic_rd_r;
  wire col_rd_wr;
  wire col_rd_wr_r;
  wire col_wait_r;
  wire col_wait_r_0;
  wire col_wait_r_1;
  wire col_wait_r_2;
  wire col_wait_r_reg;
  wire col_wait_r_reg_0;
  wire col_wait_r_reg_1;
  wire [3:0]col_wr_data_buf_addr;
  wire \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r[0]_i_2_n_0 ;
  wire \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r[1]_i_2_n_0 ;
  wire \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r[2]_i_2_n_0 ;
  wire \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r[3]_i_2_n_0 ;
  wire [3:0]\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] ;
  wire \genblk3[1].rnk_config_strobe_r_reg ;
  wire \genblk3[2].rnk_config_strobe_r_reg ;
  wire \grant_r[0]_i_1__0_n_0 ;
  wire \grant_r[1]_i_1_n_0 ;
  wire \grant_r[1]_i_2_n_0 ;
  wire \grant_r[1]_i_3_n_0 ;
  wire \grant_r[1]_i_4_n_0 ;
  wire \grant_r[2]_i_1__0_n_0 ;
  wire \grant_r[2]_i_2_n_0 ;
  wire \grant_r[2]_i_3_n_0 ;
  wire \grant_r[2]_i_5_n_0 ;
  wire \grant_r[2]_i_6_n_0 ;
  wire \grant_r[2]_i_9_n_0 ;
  wire \grant_r[3]_i_13_n_0 ;
  wire \grant_r[3]_i_1_n_0 ;
  wire \grant_r[3]_i_22_n_0 ;
  wire \grant_r[3]_i_25_n_0 ;
  wire \grant_r[3]_i_2_n_0 ;
  wire \grant_r[3]_i_4__2_n_0 ;
  wire \grant_r[3]_i_6_n_0 ;
  wire \grant_r[3]_i_7_n_0 ;
  wire \grant_r[3]_i_8_n_0 ;
  wire \grant_r_reg[0]_0 ;
  wire \grant_r_reg[2]_0 ;
  wire \grant_r_reg[3]_0 ;
  wire granted_col_ns;
  wire granted_col_r_reg;
  wire [3:0]last_master_r;
  wire \last_master_r[0]_i_1__0_n_0 ;
  wire \last_master_r[1]_i_1__0_n_0 ;
  wire \last_master_r[2]_i_1__0_n_0 ;
  wire \last_master_r[3]_i_1__0_n_0 ;
  wire [0:0]mc_odt_ns;
  wire ofs_rdy_r;
  wire ofs_rdy_r_4;
  wire \order_q_r_reg[1] ;
  wire \order_q_r_reg[1]_0 ;
  wire \order_q_r_reg[1]_1 ;
  wire \order_q_r_reg[1]_2 ;
  wire override_demand_r_reg;
  wire override_demand_r_reg_0;
  wire override_demand_r_reg_1;
  wire override_demand_r_reg_2;
  wire override_demand_r_reg_3;
  wire \periodic_rd_generation.periodic_rd_timer_r_reg[2] ;
  wire \periodic_rd_generation.read_this_rank_r_i_2_n_0 ;
  wire \q_entry_r_reg[0] ;
  wire \q_entry_r_reg[0]_0 ;
  wire \q_entry_r_reg[0]_1 ;
  wire \q_entry_r_reg[0]_2 ;
  wire [1:0]\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][2] ;
  wire ras_timer_zero_r_reg;
  wire ras_timer_zero_r_reg_0;
  wire ras_timer_zero_r_reg_1;
  wire ras_timer_zero_r_reg_2;
  wire [3:0]rd_this_rank_r;
  wire [3:0]rd_wr_r;
  wire read_this_rank;
  wire read_this_rank_r;
  wire [2:0]\req_bank_r_lcl_reg[2] ;
  wire [2:0]\req_bank_r_lcl_reg[2]_0 ;
  wire [2:0]\req_bank_r_lcl_reg[2]_1 ;
  wire [2:0]\req_bank_r_lcl_reg[2]_2 ;
  wire [6:0]\req_col_r_reg[9] ;
  wire [6:0]\req_col_r_reg[9]_0 ;
  wire [6:0]\req_col_r_reg[9]_1 ;
  wire [6:0]\req_col_r_reg[9]_2 ;
  wire [15:0]req_data_buf_addr_r;
  wire [3:0]req_periodic_rd_r;
  wire rnk_config_strobe;
  wire \rnk_config_strobe_r_reg[0] ;
  wire rnk_config_valid_r_lcl_reg;
  wire rnk_config_valid_r_lcl_reg_0;
  wire rnk_config_valid_r_lcl_reg_1;
  wire rnk_config_valid_r_lcl_reg_2;
  wire rstdiv0_sync_r1_reg_rep__11;
  wire rstdiv0_sync_r1_reg_rep__13;
  wire \rtw_timer.rtw_cnt_r[1]_i_3_n_0 ;
  wire \rtw_timer.rtw_cnt_r_reg[1] ;
  wire [0:0]\rtw_timer.rtw_cnt_r_reg[1]_0 ;
  wire sys_rst;
  wire [3:0]wr_this_rank_r;
  wire \wtr_timer.wtr_cnt_r[0]_i_2_n_0 ;
  wire \wtr_timer.wtr_cnt_r[0]_i_3_n_0 ;
  wire [0:0]\wtr_timer.wtr_cnt_r_reg[0] ;
  wire \wtr_timer.wtr_cnt_r_reg[1] ;
  wire [1:0]\wtr_timer.wtr_cnt_r_reg[1]_0 ;

  LUT4 #(
    .INIT(16'hF737)) 
    \cmd_pipe_plus.mc_address[10]_i_1 
       (.I0(\cmd_pipe_plus.mc_address[10]_i_2_n_0 ),
        .I1(granted_col_r_reg),
        .I2(Q[3]),
        .I3(auto_pre_r),
        .O(\cmd_pipe_plus.mc_address_reg[10] [7]));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \cmd_pipe_plus.mc_address[10]_i_2 
       (.I0(auto_pre_r_11),
        .I1(Q[0]),
        .I2(auto_pre_r_12),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(auto_pre_r_13),
        .O(\cmd_pipe_plus.mc_address[10]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF737)) 
    \cmd_pipe_plus.mc_address[3]_i_1 
       (.I0(\cmd_pipe_plus.mc_address[3]_i_2_n_0 ),
        .I1(granted_col_r_reg),
        .I2(Q[3]),
        .I3(\req_col_r_reg[9] [0]),
        .O(\cmd_pipe_plus.mc_address_reg[10] [0]));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \cmd_pipe_plus.mc_address[3]_i_2 
       (.I0(\req_col_r_reg[9]_0 [0]),
        .I1(Q[0]),
        .I2(\req_col_r_reg[9]_1 [0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(\req_col_r_reg[9]_2 [0]),
        .O(\cmd_pipe_plus.mc_address[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF737)) 
    \cmd_pipe_plus.mc_address[4]_i_1 
       (.I0(\cmd_pipe_plus.mc_address[4]_i_2_n_0 ),
        .I1(granted_col_r_reg),
        .I2(Q[3]),
        .I3(\req_col_r_reg[9] [1]),
        .O(\cmd_pipe_plus.mc_address_reg[10] [1]));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \cmd_pipe_plus.mc_address[4]_i_2 
       (.I0(\req_col_r_reg[9]_0 [1]),
        .I1(Q[0]),
        .I2(\req_col_r_reg[9]_1 [1]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(\req_col_r_reg[9]_2 [1]),
        .O(\cmd_pipe_plus.mc_address[4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF737)) 
    \cmd_pipe_plus.mc_address[5]_i_1 
       (.I0(\cmd_pipe_plus.mc_address[5]_i_2_n_0 ),
        .I1(granted_col_r_reg),
        .I2(Q[3]),
        .I3(\req_col_r_reg[9] [2]),
        .O(\cmd_pipe_plus.mc_address_reg[10] [2]));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \cmd_pipe_plus.mc_address[5]_i_2 
       (.I0(\req_col_r_reg[9]_0 [2]),
        .I1(Q[0]),
        .I2(\req_col_r_reg[9]_1 [2]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(\req_col_r_reg[9]_2 [2]),
        .O(\cmd_pipe_plus.mc_address[5]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF737)) 
    \cmd_pipe_plus.mc_address[6]_i_1 
       (.I0(\cmd_pipe_plus.mc_address[6]_i_2_n_0 ),
        .I1(granted_col_r_reg),
        .I2(Q[3]),
        .I3(\req_col_r_reg[9] [3]),
        .O(\cmd_pipe_plus.mc_address_reg[10] [3]));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \cmd_pipe_plus.mc_address[6]_i_2 
       (.I0(\req_col_r_reg[9]_0 [3]),
        .I1(Q[0]),
        .I2(\req_col_r_reg[9]_1 [3]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(\req_col_r_reg[9]_2 [3]),
        .O(\cmd_pipe_plus.mc_address[6]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF737)) 
    \cmd_pipe_plus.mc_address[7]_i_1 
       (.I0(\cmd_pipe_plus.mc_address[7]_i_2_n_0 ),
        .I1(granted_col_r_reg),
        .I2(Q[3]),
        .I3(\req_col_r_reg[9] [4]),
        .O(\cmd_pipe_plus.mc_address_reg[10] [4]));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \cmd_pipe_plus.mc_address[7]_i_2 
       (.I0(\req_col_r_reg[9]_0 [4]),
        .I1(Q[0]),
        .I2(\req_col_r_reg[9]_1 [4]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(\req_col_r_reg[9]_2 [4]),
        .O(\cmd_pipe_plus.mc_address[7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF737)) 
    \cmd_pipe_plus.mc_address[8]_i_1 
       (.I0(\cmd_pipe_plus.mc_address[8]_i_2_n_0 ),
        .I1(granted_col_r_reg),
        .I2(Q[3]),
        .I3(\req_col_r_reg[9] [5]),
        .O(\cmd_pipe_plus.mc_address_reg[10] [5]));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \cmd_pipe_plus.mc_address[8]_i_2 
       (.I0(\req_col_r_reg[9]_0 [5]),
        .I1(Q[0]),
        .I2(\req_col_r_reg[9]_1 [5]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(\req_col_r_reg[9]_2 [5]),
        .O(\cmd_pipe_plus.mc_address[8]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF737)) 
    \cmd_pipe_plus.mc_address[9]_i_1 
       (.I0(\cmd_pipe_plus.mc_address[9]_i_2_n_0 ),
        .I1(granted_col_r_reg),
        .I2(Q[3]),
        .I3(\req_col_r_reg[9] [6]),
        .O(\cmd_pipe_plus.mc_address_reg[10] [6]));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \cmd_pipe_plus.mc_address[9]_i_2 
       (.I0(\req_col_r_reg[9]_0 [6]),
        .I1(Q[0]),
        .I2(\req_col_r_reg[9]_1 [6]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(\req_col_r_reg[9]_2 [6]),
        .O(\cmd_pipe_plus.mc_address[9]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair529" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \cmd_pipe_plus.mc_aux_out0[1]_i_1 
       (.I0(\col_mux.col_rd_wr_r_i_2_n_0 ),
        .I1(granted_col_r_reg),
        .O(\cmd_pipe_plus.mc_aux_out0_reg[1] ));
  LUT4 #(
    .INIT(16'hF737)) 
    \cmd_pipe_plus.mc_bank[0]_i_1 
       (.I0(\cmd_pipe_plus.mc_bank[0]_i_2_n_0 ),
        .I1(granted_col_r_reg),
        .I2(Q[3]),
        .I3(\req_bank_r_lcl_reg[2] [0]),
        .O(\cmd_pipe_plus.mc_bank_reg[2] [0]));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \cmd_pipe_plus.mc_bank[0]_i_2 
       (.I0(\req_bank_r_lcl_reg[2]_0 [0]),
        .I1(Q[0]),
        .I2(\req_bank_r_lcl_reg[2]_1 [0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(\req_bank_r_lcl_reg[2]_2 [0]),
        .O(\cmd_pipe_plus.mc_bank[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF737)) 
    \cmd_pipe_plus.mc_bank[1]_i_1 
       (.I0(\cmd_pipe_plus.mc_bank[1]_i_2_n_0 ),
        .I1(granted_col_r_reg),
        .I2(Q[3]),
        .I3(\req_bank_r_lcl_reg[2] [1]),
        .O(\cmd_pipe_plus.mc_bank_reg[2] [1]));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \cmd_pipe_plus.mc_bank[1]_i_2 
       (.I0(\req_bank_r_lcl_reg[2]_0 [1]),
        .I1(Q[0]),
        .I2(\req_bank_r_lcl_reg[2]_1 [1]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(\req_bank_r_lcl_reg[2]_2 [1]),
        .O(\cmd_pipe_plus.mc_bank[1]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF737)) 
    \cmd_pipe_plus.mc_bank[2]_i_1 
       (.I0(\cmd_pipe_plus.mc_bank[2]_i_2_n_0 ),
        .I1(granted_col_r_reg),
        .I2(Q[3]),
        .I3(\req_bank_r_lcl_reg[2] [2]),
        .O(\cmd_pipe_plus.mc_bank_reg[2] [2]));
  LUT6 #(
    .INIT(64'h00000F77FFFF0F77)) 
    \cmd_pipe_plus.mc_bank[2]_i_2 
       (.I0(\req_bank_r_lcl_reg[2]_0 [2]),
        .I1(Q[0]),
        .I2(\req_bank_r_lcl_reg[2]_1 [2]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(\req_bank_r_lcl_reg[2]_2 [2]),
        .O(\cmd_pipe_plus.mc_bank[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair525" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cmd_pipe_plus.mc_cmd[1]_i_1 
       (.I0(granted_col_r_reg),
        .I1(\col_mux.col_rd_wr_r_i_2_n_0 ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair530" *) 
  LUT3 #(
    .INIT(8'hC8)) 
    \cmd_pipe_plus.mc_data_offset[1]_i_1 
       (.I0(\col_mux.col_rd_wr_r_i_2_n_0 ),
        .I1(granted_col_r_reg),
        .I2(\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][2] [0]),
        .O(\cmd_pipe_plus.mc_data_offset_reg[2] [0]));
  (* SOFT_HLUTNM = "soft_lutpair531" *) 
  LUT3 #(
    .INIT(8'hC8)) 
    \cmd_pipe_plus.mc_data_offset[2]_i_1 
       (.I0(\col_mux.col_rd_wr_r_i_2_n_0 ),
        .I1(granted_col_r_reg),
        .I2(\rank_final_loop[0].bank_final_loop[0].final_data_offset_mc_reg[0][2] [1]),
        .O(\cmd_pipe_plus.mc_data_offset_reg[2] [1]));
  (* SOFT_HLUTNM = "soft_lutpair528" *) 
  LUT2 #(
    .INIT(4'hD)) 
    \cmd_pipe_plus.mc_data_offset[5]_i_1 
       (.I0(granted_col_r_reg),
        .I1(\col_mux.col_rd_wr_r_i_2_n_0 ),
        .O(\cmd_pipe_plus.mc_data_offset_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair530" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \cmd_pipe_plus.mc_odt[0]_i_1 
       (.I0(\col_mux.col_rd_wr_r_i_2_n_0 ),
        .I1(granted_col_r_reg),
        .I2(\cmd_pipe_plus.mc_aux_out0_reg[1]_0 ),
        .O(mc_odt_ns));
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \cmd_pipe_plus.mc_ras_n[0]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(granted_col_r_reg),
        .O(\cmd_pipe_plus.mc_ras_n_reg[0] ));
  LUT6 #(
    .INIT(64'h55555554FFFFFFFF)) 
    \cmd_pipe_plus.mc_we_n[0]_i_1 
       (.I0(\col_mux.col_rd_wr_r_i_2_n_0 ),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(granted_col_r_reg),
        .O(\cmd_pipe_plus.mc_we_n_reg[0] ));
  LUT5 #(
    .INIT(32'hFFCA00CA)) 
    \col_mux.col_periodic_rd_r_i_1 
       (.I0(\col_mux.col_periodic_rd_r_i_2_n_0 ),
        .I1(req_periodic_rd_r[2]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(req_periodic_rd_r[3]),
        .O(DIC));
  LUT6 #(
    .INIT(64'hAAAAFF00AAAA3030)) 
    \col_mux.col_periodic_rd_r_i_2 
       (.I0(req_periodic_rd_r[1]),
        .I1(I572),
        .I2(col_periodic_rd_r),
        .I3(req_periodic_rd_r[0]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\col_mux.col_periodic_rd_r_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair531" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \col_mux.col_rd_wr_r_i_1 
       (.I0(\col_mux.col_rd_wr_r_i_2_n_0 ),
        .O(col_rd_wr));
  LUT6 #(
    .INIT(64'hFFFFFFFF00155515)) 
    \col_mux.col_rd_wr_r_i_2 
       (.I0(\col_mux.col_rd_wr_r_i_3_n_0 ),
        .I1(Q[0]),
        .I2(rd_wr_r[0]),
        .I3(Q[1]),
        .I4(rd_wr_r[1]),
        .I5(\col_mux.col_rd_wr_r_i_4_n_0 ),
        .O(\col_mux.col_rd_wr_r_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair521" *) 
  LUT5 #(
    .INIT(32'hEEEFEEEE)) 
    \col_mux.col_rd_wr_r_i_3 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(col_rd_wr_r),
        .O(\col_mux.col_rd_wr_r_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair526" *) 
  LUT4 #(
    .INIT(16'h4474)) 
    \col_mux.col_rd_wr_r_i_4 
       (.I0(rd_wr_r[3]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(rd_wr_r[2]),
        .O(\col_mux.col_rd_wr_r_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r[0]_i_1 
       (.I0(req_data_buf_addr_r[12]),
        .I1(Q[3]),
        .I2(req_data_buf_addr_r[8]),
        .I3(Q[2]),
        .I4(\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r[0]_i_2_n_0 ),
        .O(col_wr_data_buf_addr[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r[0]_i_2 
       (.I0(req_data_buf_addr_r[4]),
        .I1(Q[1]),
        .I2(req_data_buf_addr_r[0]),
        .I3(Q[0]),
        .I4(\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] [0]),
        .O(\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r[1]_i_1 
       (.I0(req_data_buf_addr_r[13]),
        .I1(Q[3]),
        .I2(req_data_buf_addr_r[9]),
        .I3(Q[2]),
        .I4(\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r[1]_i_2_n_0 ),
        .O(col_wr_data_buf_addr[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r[1]_i_2 
       (.I0(req_data_buf_addr_r[5]),
        .I1(Q[1]),
        .I2(req_data_buf_addr_r[1]),
        .I3(Q[0]),
        .I4(\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] [1]),
        .O(\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r[2]_i_1 
       (.I0(req_data_buf_addr_r[14]),
        .I1(Q[3]),
        .I2(req_data_buf_addr_r[10]),
        .I3(Q[2]),
        .I4(\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r[2]_i_2_n_0 ),
        .O(col_wr_data_buf_addr[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r[2]_i_2 
       (.I0(req_data_buf_addr_r[6]),
        .I1(Q[1]),
        .I2(req_data_buf_addr_r[2]),
        .I3(Q[0]),
        .I4(\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] [2]),
        .O(\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r[3]_i_1 
       (.I0(req_data_buf_addr_r[15]),
        .I1(Q[3]),
        .I2(req_data_buf_addr_r[11]),
        .I3(Q[2]),
        .I4(\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r[3]_i_2_n_0 ),
        .O(col_wr_data_buf_addr[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r[3]_i_2 
       (.I0(req_data_buf_addr_r[7]),
        .I1(Q[1]),
        .I2(req_data_buf_addr_r[3]),
        .I3(Q[0]),
        .I4(\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r_reg[3] [3]),
        .O(\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000C4C4C000)) 
    \grant_r[0]_i_1__0 
       (.I0(\last_master_r[2]_i_1__0_n_0 ),
        .I1(\grant_r[3]_i_6_n_0 ),
        .I2(col_wait_r_reg_0),
        .I3(col_wait_r_reg_1),
        .I4(\grant_r[3]_i_4__2_n_0 ),
        .I5(\grant_r[2]_i_3_n_0 ),
        .O(\grant_r[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0007000500070000)) 
    \grant_r[1]_i_1 
       (.I0(\last_master_r[1]_i_1__0_n_0 ),
        .I1(\grant_r[1]_i_2_n_0 ),
        .I2(col_wait_r_reg),
        .I3(\grant_r[2]_i_2_n_0 ),
        .I4(\grant_r[2]_i_3_n_0 ),
        .I5(\grant_r[2]_i_5_n_0 ),
        .O(\grant_r[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h54FF54FF54FF5454)) 
    \grant_r[1]_i_2 
       (.I0(\grant_r[1]_i_3_n_0 ),
        .I1(col_wait_r),
        .I2(\q_entry_r_reg[0] ),
        .I3(\grant_r[1]_i_4_n_0 ),
        .I4(col_wait_r_0),
        .I5(\q_entry_r_reg[0]_0 ),
        .O(\grant_r[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFCFFFDFFFFFFFD)) 
    \grant_r[1]_i_3 
       (.I0(\grant_r_reg[3]_0 ),
        .I1(override_demand_r_reg_0),
        .I2(rnk_config_valid_r_lcl_reg),
        .I3(\order_q_r_reg[1] ),
        .I4(rd_wr_r[2]),
        .I5(\grant_r_reg[2]_0 ),
        .O(\grant_r[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFCFFFDFFFFFFFD)) 
    \grant_r[1]_i_4 
       (.I0(\grant_r_reg[3]_0 ),
        .I1(override_demand_r_reg_3),
        .I2(rnk_config_valid_r_lcl_reg_2),
        .I3(\order_q_r_reg[1]_2 ),
        .I4(rd_wr_r[3]),
        .I5(\grant_r_reg[2]_0 ),
        .O(\grant_r[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000055115000)) 
    \grant_r[2]_i_1__0 
       (.I0(\grant_r[2]_i_2_n_0 ),
        .I1(\last_master_r[0]_i_1__0_n_0 ),
        .I2(\grant_r[2]_i_3_n_0 ),
        .I3(col_wait_r_reg),
        .I4(\grant_r[2]_i_5_n_0 ),
        .I5(col_wait_r_reg_1),
        .O(\grant_r[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h00A800A800A80000)) 
    \grant_r[2]_i_2 
       (.I0(\last_master_r[2]_i_1__0_n_0 ),
        .I1(\grant_r_reg[3]_0 ),
        .I2(rd_wr_r[3]),
        .I3(\grant_r[2]_i_6_n_0 ),
        .I4(col_wait_r_0),
        .I5(\q_entry_r_reg[0]_0 ),
        .O(\grant_r[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF4F7F4F7F4F7FFFF)) 
    \grant_r[2]_i_3 
       (.I0(\grant_r_reg[2]_0 ),
        .I1(rd_wr_r[0]),
        .I2(\grant_r_reg[0]_0 ),
        .I3(\grant_r_reg[3]_0 ),
        .I4(\q_entry_r_reg[0]_2 ),
        .I5(col_wait_r_2),
        .O(\grant_r[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000005000533)) 
    \grant_r[2]_i_5 
       (.I0(Q[2]),
        .I1(last_master_r[2]),
        .I2(Q[3]),
        .I3(granted_col_r_reg),
        .I4(last_master_r[3]),
        .I5(rstdiv0_sync_r1_reg_rep__13),
        .O(\grant_r[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF4)) 
    \grant_r[2]_i_6 
       (.I0(\grant_r_reg[2]_0 ),
        .I1(rd_wr_r[3]),
        .I2(\order_q_r_reg[1]_2 ),
        .I3(\grant_r[2]_i_9_n_0 ),
        .I4(\rnk_config_strobe_r_reg[0] ),
        .I5(override_demand_r_reg_3),
        .O(\grant_r[2]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair522" *) 
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    \grant_r[2]_i_9 
       (.I0(rnk_config_strobe),
        .I1(\genblk3[2].rnk_config_strobe_r_reg ),
        .I2(\genblk3[1].rnk_config_strobe_r_reg ),
        .I3(ofs_rdy_r),
        .I4(Q[3]),
        .O(\grant_r[2]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0707050000000000)) 
    \grant_r[3]_i_1 
       (.I0(\last_master_r[3]_i_1__0_n_0 ),
        .I1(\grant_r[3]_i_2_n_0 ),
        .I2(col_wait_r_reg_0),
        .I3(\grant_r[3]_i_4__2_n_0 ),
        .I4(col_wait_r_reg_1),
        .I5(\grant_r[3]_i_6_n_0 ),
        .O(\grant_r[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FFFFFFAB)) 
    \grant_r[3]_i_11 
       (.I0(\col_mux.col_rd_wr_r_i_4_n_0 ),
        .I1(\rtw_timer.rtw_cnt_r[1]_i_3_n_0 ),
        .I2(\col_mux.col_rd_wr_r_i_3_n_0 ),
        .I3(\grant_r[3]_i_22_n_0 ),
        .I4(I572),
        .I5(\rtw_timer.rtw_cnt_r_reg[1]_0 ),
        .O(\grant_r_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF4)) 
    \grant_r[3]_i_13 
       (.I0(\grant_r_reg[2]_0 ),
        .I1(rd_wr_r[1]),
        .I2(override_demand_r_reg_1),
        .I3(\grant_r[3]_i_25_n_0 ),
        .I4(\rnk_config_strobe_r_reg[0] ),
        .I5(\order_q_r_reg[1]_0 ),
        .O(\grant_r[3]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h54545454FFFFFF54)) 
    \grant_r[3]_i_2 
       (.I0(\grant_r[3]_i_7_n_0 ),
        .I1(col_wait_r_1),
        .I2(\q_entry_r_reg[0]_1 ),
        .I3(col_wait_r_2),
        .I4(\q_entry_r_reg[0]_2 ),
        .I5(\grant_r[3]_i_8_n_0 ),
        .O(\grant_r[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair521" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \grant_r[3]_i_22 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[3]),
        .I3(Q[2]),
        .O(\grant_r[3]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    \grant_r[3]_i_25 
       (.I0(rnk_config_strobe),
        .I1(\genblk3[2].rnk_config_strobe_r_reg ),
        .I2(\genblk3[1].rnk_config_strobe_r_reg ),
        .I3(ofs_rdy_r_4),
        .I4(Q[1]),
        .O(\grant_r[3]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hF0F5F0F0F0F5F3F3)) 
    \grant_r[3]_i_4__2 
       (.I0(Q[0]),
        .I1(last_master_r[0]),
        .I2(rstdiv0_sync_r1_reg_rep__13),
        .I3(Q[1]),
        .I4(granted_col_r_reg),
        .I5(last_master_r[1]),
        .O(\grant_r[3]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'hF1F1F1FFFFFFFFFF)) 
    \grant_r[3]_i_6 
       (.I0(\grant_r_reg[3]_0 ),
        .I1(rd_wr_r[1]),
        .I2(\grant_r[3]_i_13_n_0 ),
        .I3(col_wait_r_1),
        .I4(\q_entry_r_reg[0]_1 ),
        .I5(\last_master_r[0]_i_1__0_n_0 ),
        .O(\grant_r[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFCFFFDFFFFFFFD)) 
    \grant_r[3]_i_7 
       (.I0(\grant_r_reg[3]_0 ),
        .I1(\order_q_r_reg[1]_0 ),
        .I2(rnk_config_valid_r_lcl_reg_0),
        .I3(override_demand_r_reg_1),
        .I4(rd_wr_r[1]),
        .I5(\grant_r_reg[2]_0 ),
        .O(\grant_r[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFCFFFDFFFFFFFD)) 
    \grant_r[3]_i_8 
       (.I0(\grant_r_reg[3]_0 ),
        .I1(override_demand_r_reg_2),
        .I2(rnk_config_valid_r_lcl_reg_1),
        .I3(\order_q_r_reg[1]_1 ),
        .I4(rd_wr_r[0]),
        .I5(\grant_r_reg[2]_0 ),
        .O(\grant_r[3]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hCCDC)) 
    \grant_r[3]_i_9__1 
       (.I0(\wtr_timer.wtr_cnt_r_reg[1]_0 [1]),
        .I1(rstdiv0_sync_r1_reg_rep__11),
        .I2(\wtr_timer.wtr_cnt_r[0]_i_3_n_0 ),
        .I3(\wtr_timer.wtr_cnt_r[0]_i_2_n_0 ),
        .O(\grant_r_reg[2]_0 ));
  FDRE \grant_r_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\grant_r[0]_i_1__0_n_0 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \grant_r_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\grant_r[1]_i_1_n_0 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \grant_r_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\grant_r[2]_i_1__0_n_0 ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \grant_r_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\grant_r[3]_i_1_n_0 ),
        .Q(Q[3]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    granted_col_r_i_1
       (.I0(\grant_r[2]_i_3_n_0 ),
        .I1(col_wait_r_reg),
        .I2(col_wait_r_reg_0),
        .I3(col_wait_r_reg_1),
        .O(granted_col_ns));
  LUT4 #(
    .INIT(16'h00E2)) 
    \last_master_r[0]_i_1__0 
       (.I0(last_master_r[0]),
        .I1(granted_col_r_reg),
        .I2(Q[0]),
        .I3(rstdiv0_sync_r1_reg_rep__13),
        .O(\last_master_r[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair528" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \last_master_r[1]_i_1__0 
       (.I0(last_master_r[1]),
        .I1(granted_col_r_reg),
        .I2(Q[1]),
        .I3(rstdiv0_sync_r1_reg_rep__13),
        .O(\last_master_r[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair525" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \last_master_r[2]_i_1__0 
       (.I0(last_master_r[2]),
        .I1(granted_col_r_reg),
        .I2(Q[2]),
        .I3(rstdiv0_sync_r1_reg_rep__13),
        .O(\last_master_r[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair529" *) 
  LUT4 #(
    .INIT(16'hFEAE)) 
    \last_master_r[3]_i_1__0 
       (.I0(rstdiv0_sync_r1_reg_rep__13),
        .I1(last_master_r[3]),
        .I2(granted_col_r_reg),
        .I3(Q[3]),
        .O(\last_master_r[3]_i_1__0_n_0 ));
  FDRE \last_master_r_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\last_master_r[0]_i_1__0_n_0 ),
        .Q(last_master_r[0]),
        .R(1'b0));
  FDRE \last_master_r_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\last_master_r[1]_i_1__0_n_0 ),
        .Q(last_master_r[1]),
        .R(1'b0));
  FDRE \last_master_r_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\last_master_r[2]_i_1__0_n_0 ),
        .Q(last_master_r[2]),
        .R(1'b0));
  FDRE \last_master_r_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\last_master_r[3]_i_1__0_n_0 ),
        .Q(last_master_r[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair522" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    override_demand_r_i_1
       (.I0(\genblk3[1].rnk_config_strobe_r_reg ),
        .I1(\genblk3[2].rnk_config_strobe_r_reg ),
        .I2(rnk_config_strobe),
        .O(override_demand_r_reg));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \periodic_rd_generation.periodic_rd_timer_r[2]_i_2 
       (.I0(read_this_rank_r),
        .I1(\periodic_rd_generation.read_this_rank_r_i_2_n_0 ),
        .I2(rd_this_rank_r[1]),
        .I3(Q[1]),
        .I4(rd_this_rank_r[2]),
        .I5(Q[2]),
        .O(\periodic_rd_generation.periodic_rd_timer_r_reg[2] ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \periodic_rd_generation.read_this_rank_r_i_1 
       (.I0(\periodic_rd_generation.read_this_rank_r_i_2_n_0 ),
        .I1(rd_this_rank_r[1]),
        .I2(Q[1]),
        .I3(rd_this_rank_r[2]),
        .I4(Q[2]),
        .O(read_this_rank));
  (* SOFT_HLUTNM = "soft_lutpair524" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \periodic_rd_generation.read_this_rank_r_i_2 
       (.I0(rd_this_rank_r[3]),
        .I1(Q[3]),
        .I2(rd_this_rank_r[0]),
        .I3(Q[0]),
        .O(\periodic_rd_generation.read_this_rank_r_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair526" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ras_timer_r[1]_i_6 
       (.I0(Q[2]),
        .I1(rd_wr_r[2]),
        .O(ras_timer_zero_r_reg));
  (* SOFT_HLUTNM = "soft_lutpair527" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ras_timer_r[1]_i_6__0 
       (.I0(Q[0]),
        .I1(rd_wr_r[0]),
        .O(ras_timer_zero_r_reg_0));
  LUT2 #(
    .INIT(4'h2)) 
    \ras_timer_r[1]_i_7__0 
       (.I0(Q[1]),
        .I1(rd_wr_r[1]),
        .O(ras_timer_zero_r_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair524" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ras_timer_r[1]_i_7__1 
       (.I0(Q[3]),
        .I1(rd_wr_r[3]),
        .O(ras_timer_zero_r_reg_2));
  LUT6 #(
    .INIT(64'hF0F0F0F0F0F0F1FF)) 
    \rtw_timer.rtw_cnt_r[1]_i_2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\col_mux.col_rd_wr_r_i_4_n_0 ),
        .I3(\rtw_timer.rtw_cnt_r[1]_i_3_n_0 ),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(\rtw_timer.rtw_cnt_r_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair527" *) 
  LUT4 #(
    .INIT(16'hF808)) 
    \rtw_timer.rtw_cnt_r[1]_i_3 
       (.I0(Q[0]),
        .I1(rd_wr_r[0]),
        .I2(Q[1]),
        .I3(rd_wr_r[1]),
        .O(\rtw_timer.rtw_cnt_r[1]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00000400)) 
    \wtr_timer.wtr_cnt_r[0]_i_1 
       (.I0(\wtr_timer.wtr_cnt_r[0]_i_2_n_0 ),
        .I1(\wtr_timer.wtr_cnt_r[0]_i_3_n_0 ),
        .I2(rstdiv0_sync_r1_reg_rep__13),
        .I3(\wtr_timer.wtr_cnt_r_reg[1]_0 [1]),
        .I4(\wtr_timer.wtr_cnt_r_reg[1]_0 [0]),
        .O(\wtr_timer.wtr_cnt_r_reg[0] ));
  LUT4 #(
    .INIT(16'hF888)) 
    \wtr_timer.wtr_cnt_r[0]_i_2 
       (.I0(wr_this_rank_r[0]),
        .I1(Q[0]),
        .I2(wr_this_rank_r[3]),
        .I3(Q[3]),
        .O(\wtr_timer.wtr_cnt_r[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair523" *) 
  LUT4 #(
    .INIT(16'h0777)) 
    \wtr_timer.wtr_cnt_r[0]_i_3 
       (.I0(wr_this_rank_r[1]),
        .I1(Q[1]),
        .I2(wr_this_rank_r[2]),
        .I3(Q[2]),
        .O(\wtr_timer.wtr_cnt_r[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair523" *) 
  LUT5 #(
    .INIT(32'h00000777)) 
    \wtr_timer.wtr_cnt_r[1]_i_2 
       (.I0(Q[2]),
        .I1(wr_this_rank_r[2]),
        .I2(Q[1]),
        .I3(wr_this_rank_r[1]),
        .I4(\wtr_timer.wtr_cnt_r[0]_i_2_n_0 ),
        .O(\wtr_timer.wtr_cnt_r_reg[1] ));
endmodule

module Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_tempmon
   (D,
    mmcm_clk,
    rstdiv0_sync_r1_reg_rep,
    sys_rst);
  output [11:0]D;
  input mmcm_clk;
  input rstdiv0_sync_r1_reg_rep;
  input sys_rst;

  wire [11:0]D;
  wire \FSM_onehot_xadc_supplied_temperature.tempmon_state[3]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_xadc_supplied_temperature.tempmon_state_reg_n_0_[0] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_xadc_supplied_temperature.tempmon_state_reg_n_0_[1] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_xadc_supplied_temperature.tempmon_state_reg_n_0_[2] ;
  wire \device_temp_101[11]_i_4_n_0 ;
  wire \device_temp_101[11]_i_5_n_0 ;
  wire \device_temp_101[11]_i_6_n_0 ;
  wire \device_temp_101[11]_i_7_n_0 ;
  wire \device_temp_101[11]_i_8_n_0 ;
  wire [11:0]device_temp_lcl;
  (* async_reg = "true" *) wire [11:0]device_temp_r;
  wire \device_temp_r[11]_i_1_n_0 ;
  (* async_reg = "true" *) wire [11:0]device_temp_sync_r1;
  (* async_reg = "true" *) wire [11:0]device_temp_sync_r2;
  (* async_reg = "true" *) (* syn_srlstyle = "registers" *) wire [11:0]device_temp_sync_r3;
  (* async_reg = "true" *) wire [11:0]device_temp_sync_r4;
  wire device_temp_sync_r4_neq_r3;
  wire device_temp_sync_r4_neq_r3_i_2_n_0;
  wire device_temp_sync_r4_neq_r3_i_3_n_0;
  wire device_temp_sync_r4_neq_r3_i_4_n_0;
  wire device_temp_sync_r4_neq_r3_i_5_n_0;
  wire device_temp_sync_r4_neq_r3_reg_i_1_n_0;
  wire device_temp_sync_r4_neq_r3_reg_i_1_n_1;
  wire device_temp_sync_r4_neq_r3_reg_i_1_n_2;
  wire device_temp_sync_r4_neq_r3_reg_i_1_n_3;
  (* async_reg = "true" *) wire [11:0]device_temp_sync_r5;
  wire mmcm_clk;
  wire [11:0]p_0_in;
  wire [10:1]p_0_in__0;
  wire [3:0]p_0_in__1;
  (* async_reg = "true" *) wire rst_r1;
  (* async_reg = "true" *) wire rst_r2;
  wire rstdiv0_sync_r1_reg_rep;
  wire sample_en;
  wire sample_en0;
  wire sample_timer0;
  wire sample_timer_en;
  wire sync_cntr0__4;
  wire \sync_cntr[2]_i_1_n_0 ;
  wire \sync_cntr[3]_i_2_n_0 ;
  wire [3:0]sync_cntr_reg__0;
  wire sys_rst;
  (* RTL_KEEP = "yes" *) wire temperature;
  wire \u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_high ;
  wire \u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low ;
  wire xadc_den;
  wire [15:0]xadc_do;
  wire xadc_drdy;
  wire xadc_drdy_r;
  wire \xadc_supplied_temperature.sample_en_i_2_n_0 ;
  wire \xadc_supplied_temperature.sample_timer[0]_i_1_n_0 ;
  wire \xadc_supplied_temperature.sample_timer[10]_i_3_n_0 ;
  wire \xadc_supplied_temperature.sample_timer_clr_i_1_n_0 ;
  wire \xadc_supplied_temperature.sample_timer_en_i_1_n_0 ;
  wire [10:0]\xadc_supplied_temperature.sample_timer_reg__0 ;
  wire [3:0]NLW_device_temp_sync_r4_neq_r3_reg_i_1_O_UNCONNECTED;
  wire \NLW_xadc_supplied_temperature.XADC_inst_BUSY_UNCONNECTED ;
  wire \NLW_xadc_supplied_temperature.XADC_inst_EOC_UNCONNECTED ;
  wire \NLW_xadc_supplied_temperature.XADC_inst_EOS_UNCONNECTED ;
  wire \NLW_xadc_supplied_temperature.XADC_inst_JTAGBUSY_UNCONNECTED ;
  wire \NLW_xadc_supplied_temperature.XADC_inst_JTAGLOCKED_UNCONNECTED ;
  wire \NLW_xadc_supplied_temperature.XADC_inst_JTAGMODIFIED_UNCONNECTED ;
  wire \NLW_xadc_supplied_temperature.XADC_inst_OT_UNCONNECTED ;
  wire [7:0]\NLW_xadc_supplied_temperature.XADC_inst_ALM_UNCONNECTED ;
  wire [4:0]\NLW_xadc_supplied_temperature.XADC_inst_CHANNEL_UNCONNECTED ;
  wire [4:0]\NLW_xadc_supplied_temperature.XADC_inst_MUXADDR_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \FSM_onehot_xadc_supplied_temperature.tempmon_state[3]_i_1 
       (.I0(\FSM_onehot_xadc_supplied_temperature.tempmon_state_reg_n_0_[1] ),
        .I1(temperature),
        .I2(\FSM_onehot_xadc_supplied_temperature.tempmon_state_reg_n_0_[0] ),
        .I3(sample_en),
        .I4(\FSM_onehot_xadc_supplied_temperature.tempmon_state_reg_n_0_[2] ),
        .I5(xadc_drdy_r),
        .O(\FSM_onehot_xadc_supplied_temperature.tempmon_state[3]_i_1_n_0 ));
  (* KEEP = "yes" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[0] 
       (.C(mmcm_clk),
        .CE(\FSM_onehot_xadc_supplied_temperature.tempmon_state[3]_i_1_n_0 ),
        .D(temperature),
        .Q(\FSM_onehot_xadc_supplied_temperature.tempmon_state_reg_n_0_[0] ),
        .S(rst_r2));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[1] 
       (.C(mmcm_clk),
        .CE(\FSM_onehot_xadc_supplied_temperature.tempmon_state[3]_i_1_n_0 ),
        .D(\FSM_onehot_xadc_supplied_temperature.tempmon_state_reg_n_0_[0] ),
        .Q(\FSM_onehot_xadc_supplied_temperature.tempmon_state_reg_n_0_[1] ),
        .R(rst_r2));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[2] 
       (.C(mmcm_clk),
        .CE(\FSM_onehot_xadc_supplied_temperature.tempmon_state[3]_i_1_n_0 ),
        .D(\FSM_onehot_xadc_supplied_temperature.tempmon_state_reg_n_0_[1] ),
        .Q(\FSM_onehot_xadc_supplied_temperature.tempmon_state_reg_n_0_[2] ),
        .R(rst_r2));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[3] 
       (.C(mmcm_clk),
        .CE(\FSM_onehot_xadc_supplied_temperature.tempmon_state[3]_i_1_n_0 ),
        .D(\FSM_onehot_xadc_supplied_temperature.tempmon_state_reg_n_0_[2] ),
        .Q(temperature),
        .R(rst_r2));
  LUT3 #(
    .INIT(8'h10)) 
    \device_temp_101[0]_i_1 
       (.I0(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_high ),
        .I1(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low ),
        .I2(device_temp_r[0]),
        .O(D[0]));
  LUT3 #(
    .INIT(8'hBA)) 
    \device_temp_101[10]_i_1 
       (.I0(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_high ),
        .I1(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low ),
        .I2(device_temp_r[10]),
        .O(D[10]));
  LUT3 #(
    .INIT(8'hFE)) 
    \device_temp_101[11]_i_1 
       (.I0(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low ),
        .I1(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_high ),
        .I2(device_temp_r[11]),
        .O(D[11]));
  LUT6 #(
    .INIT(64'h0000000011111115)) 
    \device_temp_101[11]_i_2 
       (.I0(\device_temp_101[11]_i_4_n_0 ),
        .I1(device_temp_r[11]),
        .I2(device_temp_r[8]),
        .I3(device_temp_r[10]),
        .I4(device_temp_r[9]),
        .I5(\device_temp_101[11]_i_5_n_0 ),
        .O(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low ));
  LUT5 #(
    .INIT(32'h0000FD55)) 
    \device_temp_101[11]_i_3 
       (.I0(\device_temp_101[11]_i_6_n_0 ),
        .I1(device_temp_r[1]),
        .I2(device_temp_r[0]),
        .I3(device_temp_r[2]),
        .I4(\device_temp_101[11]_i_7_n_0 ),
        .O(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_high ));
  LUT4 #(
    .INIT(16'h8000)) 
    \device_temp_101[11]_i_4 
       (.I0(device_temp_r[4]),
        .I1(device_temp_r[11]),
        .I2(device_temp_r[7]),
        .I3(device_temp_r[5]),
        .O(\device_temp_101[11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hE000A000A000A000)) 
    \device_temp_101[11]_i_5 
       (.I0(device_temp_r[6]),
        .I1(device_temp_r[5]),
        .I2(device_temp_r[7]),
        .I3(device_temp_r[11]),
        .I4(device_temp_r[2]),
        .I5(device_temp_r[3]),
        .O(\device_temp_101[11]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \device_temp_101[11]_i_6 
       (.I0(device_temp_r[6]),
        .I1(device_temp_r[9]),
        .I2(device_temp_r[8]),
        .I3(device_temp_r[4]),
        .I4(device_temp_r[3]),
        .O(\device_temp_101[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h7F777F777F77FF77)) 
    \device_temp_101[11]_i_7 
       (.I0(device_temp_r[11]),
        .I1(device_temp_r[10]),
        .I2(device_temp_r[7]),
        .I3(\device_temp_101[11]_i_8_n_0 ),
        .I4(device_temp_r[6]),
        .I5(device_temp_r[5]),
        .O(\device_temp_101[11]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \device_temp_101[11]_i_8 
       (.I0(device_temp_r[9]),
        .I1(device_temp_r[8]),
        .O(\device_temp_101[11]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h10)) 
    \device_temp_101[1]_i_1 
       (.I0(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_high ),
        .I1(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low ),
        .I2(device_temp_r[1]),
        .O(D[1]));
  LUT3 #(
    .INIT(8'hFE)) 
    \device_temp_101[2]_i_1 
       (.I0(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low ),
        .I1(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_high ),
        .I2(device_temp_r[2]),
        .O(D[2]));
  LUT3 #(
    .INIT(8'hDC)) 
    \device_temp_101[3]_i_1 
       (.I0(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_high ),
        .I1(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low ),
        .I2(device_temp_r[3]),
        .O(D[3]));
  LUT3 #(
    .INIT(8'h10)) 
    \device_temp_101[4]_i_1 
       (.I0(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_high ),
        .I1(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low ),
        .I2(device_temp_r[4]),
        .O(D[4]));
  LUT3 #(
    .INIT(8'hFE)) 
    \device_temp_101[5]_i_1 
       (.I0(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low ),
        .I1(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_high ),
        .I2(device_temp_r[5]),
        .O(D[5]));
  LUT3 #(
    .INIT(8'h10)) 
    \device_temp_101[6]_i_1 
       (.I0(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_high ),
        .I1(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low ),
        .I2(device_temp_r[6]),
        .O(D[6]));
  LUT3 #(
    .INIT(8'hFE)) 
    \device_temp_101[7]_i_1 
       (.I0(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low ),
        .I1(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_high ),
        .I2(device_temp_r[7]),
        .O(D[7]));
  LUT3 #(
    .INIT(8'h10)) 
    \device_temp_101[8]_i_1 
       (.I0(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_high ),
        .I1(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low ),
        .I2(device_temp_r[8]),
        .O(D[8]));
  LUT3 #(
    .INIT(8'h10)) 
    \device_temp_101[9]_i_1 
       (.I0(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_high ),
        .I1(\u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_low ),
        .I2(device_temp_r[9]),
        .O(D[9]));
  LUT4 #(
    .INIT(16'h8000)) 
    \device_temp_r[11]_i_1 
       (.I0(sync_cntr_reg__0[1]),
        .I1(sync_cntr_reg__0[0]),
        .I2(sync_cntr_reg__0[2]),
        .I3(sync_cntr_reg__0[3]),
        .O(\device_temp_r[11]_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_r_reg[0] 
       (.C(sys_rst),
        .CE(\device_temp_r[11]_i_1_n_0 ),
        .D(device_temp_sync_r5[0]),
        .Q(device_temp_r[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_r_reg[10] 
       (.C(sys_rst),
        .CE(\device_temp_r[11]_i_1_n_0 ),
        .D(device_temp_sync_r5[10]),
        .Q(device_temp_r[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_r_reg[11] 
       (.C(sys_rst),
        .CE(\device_temp_r[11]_i_1_n_0 ),
        .D(device_temp_sync_r5[11]),
        .Q(device_temp_r[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_r_reg[1] 
       (.C(sys_rst),
        .CE(\device_temp_r[11]_i_1_n_0 ),
        .D(device_temp_sync_r5[1]),
        .Q(device_temp_r[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_r_reg[2] 
       (.C(sys_rst),
        .CE(\device_temp_r[11]_i_1_n_0 ),
        .D(device_temp_sync_r5[2]),
        .Q(device_temp_r[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_r_reg[3] 
       (.C(sys_rst),
        .CE(\device_temp_r[11]_i_1_n_0 ),
        .D(device_temp_sync_r5[3]),
        .Q(device_temp_r[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_r_reg[4] 
       (.C(sys_rst),
        .CE(\device_temp_r[11]_i_1_n_0 ),
        .D(device_temp_sync_r5[4]),
        .Q(device_temp_r[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_r_reg[5] 
       (.C(sys_rst),
        .CE(\device_temp_r[11]_i_1_n_0 ),
        .D(device_temp_sync_r5[5]),
        .Q(device_temp_r[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_r_reg[6] 
       (.C(sys_rst),
        .CE(\device_temp_r[11]_i_1_n_0 ),
        .D(device_temp_sync_r5[6]),
        .Q(device_temp_r[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_r_reg[7] 
       (.C(sys_rst),
        .CE(\device_temp_r[11]_i_1_n_0 ),
        .D(device_temp_sync_r5[7]),
        .Q(device_temp_r[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_r_reg[8] 
       (.C(sys_rst),
        .CE(\device_temp_r[11]_i_1_n_0 ),
        .D(device_temp_sync_r5[8]),
        .Q(device_temp_r[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_r_reg[9] 
       (.C(sys_rst),
        .CE(\device_temp_r[11]_i_1_n_0 ),
        .D(device_temp_sync_r5[9]),
        .Q(device_temp_r[9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r1_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(device_temp_lcl[0]),
        .Q(device_temp_sync_r1[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r1_reg[10] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(device_temp_lcl[10]),
        .Q(device_temp_sync_r1[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r1_reg[11] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(device_temp_lcl[11]),
        .Q(device_temp_sync_r1[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r1_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(device_temp_lcl[1]),
        .Q(device_temp_sync_r1[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r1_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(device_temp_lcl[2]),
        .Q(device_temp_sync_r1[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r1_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(device_temp_lcl[3]),
        .Q(device_temp_sync_r1[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r1_reg[4] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(device_temp_lcl[4]),
        .Q(device_temp_sync_r1[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r1_reg[5] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(device_temp_lcl[5]),
        .Q(device_temp_sync_r1[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r1_reg[6] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(device_temp_lcl[6]),
        .Q(device_temp_sync_r1[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r1_reg[7] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(device_temp_lcl[7]),
        .Q(device_temp_sync_r1[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r1_reg[8] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(device_temp_lcl[8]),
        .Q(device_temp_sync_r1[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r1_reg[9] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(device_temp_lcl[9]),
        .Q(device_temp_sync_r1[9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r2_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(device_temp_sync_r1[0]),
        .Q(device_temp_sync_r2[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r2_reg[10] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(device_temp_sync_r1[10]),
        .Q(device_temp_sync_r2[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r2_reg[11] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(device_temp_sync_r1[11]),
        .Q(device_temp_sync_r2[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r2_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(device_temp_sync_r1[1]),
        .Q(device_temp_sync_r2[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r2_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(device_temp_sync_r1[2]),
        .Q(device_temp_sync_r2[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r2_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(device_temp_sync_r1[3]),
        .Q(device_temp_sync_r2[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r2_reg[4] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(device_temp_sync_r1[4]),
        .Q(device_temp_sync_r2[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r2_reg[5] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(device_temp_sync_r1[5]),
        .Q(device_temp_sync_r2[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r2_reg[6] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(device_temp_sync_r1[6]),
        .Q(device_temp_sync_r2[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r2_reg[7] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(device_temp_sync_r1[7]),
        .Q(device_temp_sync_r2[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r2_reg[8] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(device_temp_sync_r1[8]),
        .Q(device_temp_sync_r2[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r2_reg[9] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(device_temp_sync_r1[9]),
        .Q(device_temp_sync_r2[9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* syn_srlstyle = "registers" *) 
  FDRE \device_temp_sync_r3_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(device_temp_sync_r2[0]),
        .Q(device_temp_sync_r3[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* syn_srlstyle = "registers" *) 
  FDRE \device_temp_sync_r3_reg[10] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(device_temp_sync_r2[10]),
        .Q(device_temp_sync_r3[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* syn_srlstyle = "registers" *) 
  FDRE \device_temp_sync_r3_reg[11] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(device_temp_sync_r2[11]),
        .Q(device_temp_sync_r3[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* syn_srlstyle = "registers" *) 
  FDRE \device_temp_sync_r3_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(device_temp_sync_r2[1]),
        .Q(device_temp_sync_r3[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* syn_srlstyle = "registers" *) 
  FDRE \device_temp_sync_r3_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(device_temp_sync_r2[2]),
        .Q(device_temp_sync_r3[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* syn_srlstyle = "registers" *) 
  FDRE \device_temp_sync_r3_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(device_temp_sync_r2[3]),
        .Q(device_temp_sync_r3[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* syn_srlstyle = "registers" *) 
  FDRE \device_temp_sync_r3_reg[4] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(device_temp_sync_r2[4]),
        .Q(device_temp_sync_r3[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* syn_srlstyle = "registers" *) 
  FDRE \device_temp_sync_r3_reg[5] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(device_temp_sync_r2[5]),
        .Q(device_temp_sync_r3[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* syn_srlstyle = "registers" *) 
  FDRE \device_temp_sync_r3_reg[6] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(device_temp_sync_r2[6]),
        .Q(device_temp_sync_r3[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* syn_srlstyle = "registers" *) 
  FDRE \device_temp_sync_r3_reg[7] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(device_temp_sync_r2[7]),
        .Q(device_temp_sync_r3[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* syn_srlstyle = "registers" *) 
  FDRE \device_temp_sync_r3_reg[8] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(device_temp_sync_r2[8]),
        .Q(device_temp_sync_r3[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* syn_srlstyle = "registers" *) 
  FDRE \device_temp_sync_r3_reg[9] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(device_temp_sync_r2[9]),
        .Q(device_temp_sync_r3[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    device_temp_sync_r4_neq_r3_i_2
       (.I0(device_temp_sync_r4[9]),
        .I1(device_temp_sync_r3[9]),
        .I2(device_temp_sync_r3[11]),
        .I3(device_temp_sync_r4[11]),
        .I4(device_temp_sync_r3[10]),
        .I5(device_temp_sync_r4[10]),
        .O(device_temp_sync_r4_neq_r3_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    device_temp_sync_r4_neq_r3_i_3
       (.I0(device_temp_sync_r4[6]),
        .I1(device_temp_sync_r3[6]),
        .I2(device_temp_sync_r3[8]),
        .I3(device_temp_sync_r4[8]),
        .I4(device_temp_sync_r3[7]),
        .I5(device_temp_sync_r4[7]),
        .O(device_temp_sync_r4_neq_r3_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    device_temp_sync_r4_neq_r3_i_4
       (.I0(device_temp_sync_r4[3]),
        .I1(device_temp_sync_r3[3]),
        .I2(device_temp_sync_r3[5]),
        .I3(device_temp_sync_r4[5]),
        .I4(device_temp_sync_r3[4]),
        .I5(device_temp_sync_r4[4]),
        .O(device_temp_sync_r4_neq_r3_i_4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    device_temp_sync_r4_neq_r3_i_5
       (.I0(device_temp_sync_r4[0]),
        .I1(device_temp_sync_r3[0]),
        .I2(device_temp_sync_r3[2]),
        .I3(device_temp_sync_r4[2]),
        .I4(device_temp_sync_r3[1]),
        .I5(device_temp_sync_r4[1]),
        .O(device_temp_sync_r4_neq_r3_i_5_n_0));
  FDRE device_temp_sync_r4_neq_r3_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(device_temp_sync_r4_neq_r3_reg_i_1_n_0),
        .Q(device_temp_sync_r4_neq_r3),
        .R(1'b0));
  CARRY4 device_temp_sync_r4_neq_r3_reg_i_1
       (.CI(1'b0),
        .CO({device_temp_sync_r4_neq_r3_reg_i_1_n_0,device_temp_sync_r4_neq_r3_reg_i_1_n_1,device_temp_sync_r4_neq_r3_reg_i_1_n_2,device_temp_sync_r4_neq_r3_reg_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(NLW_device_temp_sync_r4_neq_r3_reg_i_1_O_UNCONNECTED[3:0]),
        .S({device_temp_sync_r4_neq_r3_i_2_n_0,device_temp_sync_r4_neq_r3_i_3_n_0,device_temp_sync_r4_neq_r3_i_4_n_0,device_temp_sync_r4_neq_r3_i_5_n_0}));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r4_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(device_temp_sync_r3[0]),
        .Q(device_temp_sync_r4[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r4_reg[10] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(device_temp_sync_r3[10]),
        .Q(device_temp_sync_r4[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r4_reg[11] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(device_temp_sync_r3[11]),
        .Q(device_temp_sync_r4[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r4_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(device_temp_sync_r3[1]),
        .Q(device_temp_sync_r4[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r4_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(device_temp_sync_r3[2]),
        .Q(device_temp_sync_r4[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r4_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(device_temp_sync_r3[3]),
        .Q(device_temp_sync_r4[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r4_reg[4] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(device_temp_sync_r3[4]),
        .Q(device_temp_sync_r4[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r4_reg[5] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(device_temp_sync_r3[5]),
        .Q(device_temp_sync_r4[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r4_reg[6] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(device_temp_sync_r3[6]),
        .Q(device_temp_sync_r4[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r4_reg[7] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(device_temp_sync_r3[7]),
        .Q(device_temp_sync_r4[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r4_reg[8] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(device_temp_sync_r3[8]),
        .Q(device_temp_sync_r4[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r4_reg[9] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(device_temp_sync_r3[9]),
        .Q(device_temp_sync_r4[9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r5_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(device_temp_sync_r4[0]),
        .Q(device_temp_sync_r5[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r5_reg[10] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(device_temp_sync_r4[10]),
        .Q(device_temp_sync_r5[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r5_reg[11] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(device_temp_sync_r4[11]),
        .Q(device_temp_sync_r5[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r5_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(device_temp_sync_r4[1]),
        .Q(device_temp_sync_r5[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r5_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(device_temp_sync_r4[2]),
        .Q(device_temp_sync_r5[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r5_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(device_temp_sync_r4[3]),
        .Q(device_temp_sync_r5[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r5_reg[4] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(device_temp_sync_r4[4]),
        .Q(device_temp_sync_r5[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r5_reg[5] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(device_temp_sync_r4[5]),
        .Q(device_temp_sync_r5[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r5_reg[6] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(device_temp_sync_r4[6]),
        .Q(device_temp_sync_r5[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r5_reg[7] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(device_temp_sync_r4[7]),
        .Q(device_temp_sync_r5[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r5_reg[8] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(device_temp_sync_r4[8]),
        .Q(device_temp_sync_r5[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \device_temp_sync_r5_reg[9] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(device_temp_sync_r4[9]),
        .Q(device_temp_sync_r5[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \sync_cntr[0]_i_1 
       (.I0(sync_cntr_reg__0[0]),
        .O(p_0_in__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sync_cntr[1]_i_1 
       (.I0(sync_cntr_reg__0[0]),
        .I1(sync_cntr_reg__0[1]),
        .O(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \sync_cntr[2]_i_1 
       (.I0(sync_cntr_reg__0[1]),
        .I1(sync_cntr_reg__0[0]),
        .I2(sync_cntr_reg__0[2]),
        .O(\sync_cntr[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \sync_cntr[3]_i_1 
       (.I0(rstdiv0_sync_r1_reg_rep),
        .I1(device_temp_sync_r4_neq_r3),
        .O(sync_cntr0__4));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \sync_cntr[3]_i_2 
       (.I0(sync_cntr_reg__0[3]),
        .I1(sync_cntr_reg__0[2]),
        .I2(sync_cntr_reg__0[0]),
        .I3(sync_cntr_reg__0[1]),
        .O(\sync_cntr[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \sync_cntr[3]_i_3 
       (.I0(sync_cntr_reg__0[0]),
        .I1(sync_cntr_reg__0[1]),
        .I2(sync_cntr_reg__0[2]),
        .I3(sync_cntr_reg__0[3]),
        .O(p_0_in__1[3]));
  FDRE #(
    .INIT(1'b0)) 
    \sync_cntr_reg[0] 
       (.C(sys_rst),
        .CE(\sync_cntr[3]_i_2_n_0 ),
        .D(p_0_in__1[0]),
        .Q(sync_cntr_reg__0[0]),
        .R(sync_cntr0__4));
  FDRE #(
    .INIT(1'b0)) 
    \sync_cntr_reg[1] 
       (.C(sys_rst),
        .CE(\sync_cntr[3]_i_2_n_0 ),
        .D(p_0_in__1[1]),
        .Q(sync_cntr_reg__0[1]),
        .R(sync_cntr0__4));
  FDRE #(
    .INIT(1'b0)) 
    \sync_cntr_reg[2] 
       (.C(sys_rst),
        .CE(\sync_cntr[3]_i_2_n_0 ),
        .D(\sync_cntr[2]_i_1_n_0 ),
        .Q(sync_cntr_reg__0[2]),
        .R(sync_cntr0__4));
  FDRE #(
    .INIT(1'b0)) 
    \sync_cntr_reg[3] 
       (.C(sys_rst),
        .CE(\sync_cntr[3]_i_2_n_0 ),
        .D(p_0_in__1[3]),
        .Q(sync_cntr_reg__0[3]),
        .R(sync_cntr0__4));
  (* BOX_TYPE = "PRIMITIVE" *) 
  XADC #(
    .INIT_40(16'h1000),
    .INIT_41(16'h2FFF),
    .INIT_42(16'h0800),
    .INIT_43(16'h0000),
    .INIT_44(16'h0000),
    .INIT_45(16'h0000),
    .INIT_46(16'h0000),
    .INIT_47(16'h0000),
    .INIT_48(16'h0101),
    .INIT_49(16'h0000),
    .INIT_4A(16'h0100),
    .INIT_4B(16'h0000),
    .INIT_4C(16'h0000),
    .INIT_4D(16'h0000),
    .INIT_4E(16'h0000),
    .INIT_4F(16'h0000),
    .INIT_50(16'hB5ED),
    .INIT_51(16'h57E4),
    .INIT_52(16'hA147),
    .INIT_53(16'hCA33),
    .INIT_54(16'hA93A),
    .INIT_55(16'h52C6),
    .INIT_56(16'h9555),
    .INIT_57(16'hAE4E),
    .INIT_58(16'h5999),
    .INIT_59(16'h0000),
    .INIT_5A(16'h0000),
    .INIT_5B(16'h0000),
    .INIT_5C(16'h5111),
    .INIT_5D(16'h0000),
    .INIT_5E(16'h0000),
    .INIT_5F(16'h0000),
    .IS_CONVSTCLK_INVERTED(1'b0),
    .IS_DCLK_INVERTED(1'b0),
    .SIM_DEVICE("7SERIES"),
    .SIM_MONITOR_FILE("design.txt")) 
    \xadc_supplied_temperature.XADC_inst 
       (.ALM(\NLW_xadc_supplied_temperature.XADC_inst_ALM_UNCONNECTED [7:0]),
        .BUSY(\NLW_xadc_supplied_temperature.XADC_inst_BUSY_UNCONNECTED ),
        .CHANNEL(\NLW_xadc_supplied_temperature.XADC_inst_CHANNEL_UNCONNECTED [4:0]),
        .CONVST(1'b0),
        .CONVSTCLK(1'b0),
        .DADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DCLK(mmcm_clk),
        .DEN(xadc_den),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DO(xadc_do),
        .DRDY(xadc_drdy),
        .DWE(1'b0),
        .EOC(\NLW_xadc_supplied_temperature.XADC_inst_EOC_UNCONNECTED ),
        .EOS(\NLW_xadc_supplied_temperature.XADC_inst_EOS_UNCONNECTED ),
        .JTAGBUSY(\NLW_xadc_supplied_temperature.XADC_inst_JTAGBUSY_UNCONNECTED ),
        .JTAGLOCKED(\NLW_xadc_supplied_temperature.XADC_inst_JTAGLOCKED_UNCONNECTED ),
        .JTAGMODIFIED(\NLW_xadc_supplied_temperature.XADC_inst_JTAGMODIFIED_UNCONNECTED ),
        .MUXADDR(\NLW_xadc_supplied_temperature.XADC_inst_MUXADDR_UNCONNECTED [4:0]),
        .OT(\NLW_xadc_supplied_temperature.XADC_inst_OT_UNCONNECTED ),
        .RESET(1'b0),
        .VAUXN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .VAUXP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .VN(1'b0),
        .VP(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \xadc_supplied_temperature.rst_r1_reg 
       (.C(mmcm_clk),
        .CE(1'b1),
        .D(rstdiv0_sync_r1_reg_rep),
        .Q(rst_r1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \xadc_supplied_temperature.rst_r2_reg 
       (.C(mmcm_clk),
        .CE(1'b1),
        .D(rst_r1),
        .Q(rst_r2),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    \xadc_supplied_temperature.sample_en_i_1 
       (.I0(\xadc_supplied_temperature.sample_timer_reg__0 [3]),
        .I1(\xadc_supplied_temperature.sample_timer_reg__0 [4]),
        .I2(\xadc_supplied_temperature.sample_timer_reg__0 [2]),
        .I3(\xadc_supplied_temperature.sample_timer_reg__0 [1]),
        .I4(\xadc_supplied_temperature.sample_timer_reg__0 [0]),
        .I5(\xadc_supplied_temperature.sample_en_i_2_n_0 ),
        .O(sample_en0));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \xadc_supplied_temperature.sample_en_i_2 
       (.I0(\xadc_supplied_temperature.sample_timer_reg__0 [7]),
        .I1(\xadc_supplied_temperature.sample_timer_reg__0 [8]),
        .I2(\xadc_supplied_temperature.sample_timer_reg__0 [6]),
        .I3(\xadc_supplied_temperature.sample_timer_reg__0 [5]),
        .I4(\xadc_supplied_temperature.sample_timer_reg__0 [10]),
        .I5(\xadc_supplied_temperature.sample_timer_reg__0 [9]),
        .O(\xadc_supplied_temperature.sample_en_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \xadc_supplied_temperature.sample_en_reg 
       (.C(mmcm_clk),
        .CE(1'b1),
        .D(sample_en0),
        .Q(sample_en),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \xadc_supplied_temperature.sample_timer[0]_i_1 
       (.I0(\xadc_supplied_temperature.sample_timer_reg__0 [0]),
        .O(\xadc_supplied_temperature.sample_timer[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \xadc_supplied_temperature.sample_timer[10]_i_1 
       (.I0(rst_r2),
        .I1(xadc_den),
        .O(sample_timer0));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \xadc_supplied_temperature.sample_timer[10]_i_2 
       (.I0(\xadc_supplied_temperature.sample_timer_reg__0 [9]),
        .I1(\xadc_supplied_temperature.sample_timer_reg__0 [7]),
        .I2(\xadc_supplied_temperature.sample_timer[10]_i_3_n_0 ),
        .I3(\xadc_supplied_temperature.sample_timer_reg__0 [6]),
        .I4(\xadc_supplied_temperature.sample_timer_reg__0 [8]),
        .I5(\xadc_supplied_temperature.sample_timer_reg__0 [10]),
        .O(p_0_in__0[10]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \xadc_supplied_temperature.sample_timer[10]_i_3 
       (.I0(\xadc_supplied_temperature.sample_timer_reg__0 [4]),
        .I1(\xadc_supplied_temperature.sample_timer_reg__0 [2]),
        .I2(\xadc_supplied_temperature.sample_timer_reg__0 [0]),
        .I3(\xadc_supplied_temperature.sample_timer_reg__0 [1]),
        .I4(\xadc_supplied_temperature.sample_timer_reg__0 [3]),
        .I5(\xadc_supplied_temperature.sample_timer_reg__0 [5]),
        .O(\xadc_supplied_temperature.sample_timer[10]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xadc_supplied_temperature.sample_timer[1]_i_1 
       (.I0(\xadc_supplied_temperature.sample_timer_reg__0 [0]),
        .I1(\xadc_supplied_temperature.sample_timer_reg__0 [1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \xadc_supplied_temperature.sample_timer[2]_i_1 
       (.I0(\xadc_supplied_temperature.sample_timer_reg__0 [1]),
        .I1(\xadc_supplied_temperature.sample_timer_reg__0 [0]),
        .I2(\xadc_supplied_temperature.sample_timer_reg__0 [2]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \xadc_supplied_temperature.sample_timer[3]_i_1 
       (.I0(\xadc_supplied_temperature.sample_timer_reg__0 [2]),
        .I1(\xadc_supplied_temperature.sample_timer_reg__0 [0]),
        .I2(\xadc_supplied_temperature.sample_timer_reg__0 [1]),
        .I3(\xadc_supplied_temperature.sample_timer_reg__0 [3]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \xadc_supplied_temperature.sample_timer[4]_i_1 
       (.I0(\xadc_supplied_temperature.sample_timer_reg__0 [3]),
        .I1(\xadc_supplied_temperature.sample_timer_reg__0 [1]),
        .I2(\xadc_supplied_temperature.sample_timer_reg__0 [0]),
        .I3(\xadc_supplied_temperature.sample_timer_reg__0 [2]),
        .I4(\xadc_supplied_temperature.sample_timer_reg__0 [4]),
        .O(p_0_in__0[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \xadc_supplied_temperature.sample_timer[5]_i_1 
       (.I0(\xadc_supplied_temperature.sample_timer_reg__0 [4]),
        .I1(\xadc_supplied_temperature.sample_timer_reg__0 [2]),
        .I2(\xadc_supplied_temperature.sample_timer_reg__0 [0]),
        .I3(\xadc_supplied_temperature.sample_timer_reg__0 [1]),
        .I4(\xadc_supplied_temperature.sample_timer_reg__0 [3]),
        .I5(\xadc_supplied_temperature.sample_timer_reg__0 [5]),
        .O(p_0_in__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \xadc_supplied_temperature.sample_timer[6]_i_1 
       (.I0(\xadc_supplied_temperature.sample_timer[10]_i_3_n_0 ),
        .I1(\xadc_supplied_temperature.sample_timer_reg__0 [6]),
        .O(p_0_in__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \xadc_supplied_temperature.sample_timer[7]_i_1 
       (.I0(\xadc_supplied_temperature.sample_timer_reg__0 [6]),
        .I1(\xadc_supplied_temperature.sample_timer[10]_i_3_n_0 ),
        .I2(\xadc_supplied_temperature.sample_timer_reg__0 [7]),
        .O(p_0_in__0[7]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \xadc_supplied_temperature.sample_timer[8]_i_1 
       (.I0(\xadc_supplied_temperature.sample_timer_reg__0 [7]),
        .I1(\xadc_supplied_temperature.sample_timer[10]_i_3_n_0 ),
        .I2(\xadc_supplied_temperature.sample_timer_reg__0 [6]),
        .I3(\xadc_supplied_temperature.sample_timer_reg__0 [8]),
        .O(p_0_in__0[8]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    \xadc_supplied_temperature.sample_timer[9]_i_1 
       (.I0(\xadc_supplied_temperature.sample_timer_reg__0 [8]),
        .I1(\xadc_supplied_temperature.sample_timer_reg__0 [6]),
        .I2(\xadc_supplied_temperature.sample_timer[10]_i_3_n_0 ),
        .I3(\xadc_supplied_temperature.sample_timer_reg__0 [7]),
        .I4(\xadc_supplied_temperature.sample_timer_reg__0 [9]),
        .O(p_0_in__0[9]));
  LUT4 #(
    .INIT(16'h000E)) 
    \xadc_supplied_temperature.sample_timer_clr_i_1 
       (.I0(xadc_den),
        .I1(\FSM_onehot_xadc_supplied_temperature.tempmon_state_reg_n_0_[1] ),
        .I2(\FSM_onehot_xadc_supplied_temperature.tempmon_state_reg_n_0_[2] ),
        .I3(rst_r2),
        .O(\xadc_supplied_temperature.sample_timer_clr_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \xadc_supplied_temperature.sample_timer_clr_reg 
       (.C(mmcm_clk),
        .CE(1'b1),
        .D(\xadc_supplied_temperature.sample_timer_clr_i_1_n_0 ),
        .Q(xadc_den),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h000000FE)) 
    \xadc_supplied_temperature.sample_timer_en_i_1 
       (.I0(sample_timer_en),
        .I1(\FSM_onehot_xadc_supplied_temperature.tempmon_state_reg_n_0_[0] ),
        .I2(temperature),
        .I3(\FSM_onehot_xadc_supplied_temperature.tempmon_state_reg_n_0_[1] ),
        .I4(rst_r2),
        .O(\xadc_supplied_temperature.sample_timer_en_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \xadc_supplied_temperature.sample_timer_en_reg 
       (.C(mmcm_clk),
        .CE(1'b1),
        .D(\xadc_supplied_temperature.sample_timer_en_i_1_n_0 ),
        .Q(sample_timer_en),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xadc_supplied_temperature.sample_timer_reg[0] 
       (.C(mmcm_clk),
        .CE(sample_timer_en),
        .D(\xadc_supplied_temperature.sample_timer[0]_i_1_n_0 ),
        .Q(\xadc_supplied_temperature.sample_timer_reg__0 [0]),
        .R(sample_timer0));
  FDRE #(
    .INIT(1'b0)) 
    \xadc_supplied_temperature.sample_timer_reg[10] 
       (.C(mmcm_clk),
        .CE(sample_timer_en),
        .D(p_0_in__0[10]),
        .Q(\xadc_supplied_temperature.sample_timer_reg__0 [10]),
        .R(sample_timer0));
  FDRE #(
    .INIT(1'b0)) 
    \xadc_supplied_temperature.sample_timer_reg[1] 
       (.C(mmcm_clk),
        .CE(sample_timer_en),
        .D(p_0_in__0[1]),
        .Q(\xadc_supplied_temperature.sample_timer_reg__0 [1]),
        .R(sample_timer0));
  FDRE #(
    .INIT(1'b0)) 
    \xadc_supplied_temperature.sample_timer_reg[2] 
       (.C(mmcm_clk),
        .CE(sample_timer_en),
        .D(p_0_in__0[2]),
        .Q(\xadc_supplied_temperature.sample_timer_reg__0 [2]),
        .R(sample_timer0));
  FDRE #(
    .INIT(1'b0)) 
    \xadc_supplied_temperature.sample_timer_reg[3] 
       (.C(mmcm_clk),
        .CE(sample_timer_en),
        .D(p_0_in__0[3]),
        .Q(\xadc_supplied_temperature.sample_timer_reg__0 [3]),
        .R(sample_timer0));
  FDRE #(
    .INIT(1'b0)) 
    \xadc_supplied_temperature.sample_timer_reg[4] 
       (.C(mmcm_clk),
        .CE(sample_timer_en),
        .D(p_0_in__0[4]),
        .Q(\xadc_supplied_temperature.sample_timer_reg__0 [4]),
        .R(sample_timer0));
  FDRE #(
    .INIT(1'b0)) 
    \xadc_supplied_temperature.sample_timer_reg[5] 
       (.C(mmcm_clk),
        .CE(sample_timer_en),
        .D(p_0_in__0[5]),
        .Q(\xadc_supplied_temperature.sample_timer_reg__0 [5]),
        .R(sample_timer0));
  FDRE #(
    .INIT(1'b0)) 
    \xadc_supplied_temperature.sample_timer_reg[6] 
       (.C(mmcm_clk),
        .CE(sample_timer_en),
        .D(p_0_in__0[6]),
        .Q(\xadc_supplied_temperature.sample_timer_reg__0 [6]),
        .R(sample_timer0));
  FDRE #(
    .INIT(1'b0)) 
    \xadc_supplied_temperature.sample_timer_reg[7] 
       (.C(mmcm_clk),
        .CE(sample_timer_en),
        .D(p_0_in__0[7]),
        .Q(\xadc_supplied_temperature.sample_timer_reg__0 [7]),
        .R(sample_timer0));
  FDRE #(
    .INIT(1'b0)) 
    \xadc_supplied_temperature.sample_timer_reg[8] 
       (.C(mmcm_clk),
        .CE(sample_timer_en),
        .D(p_0_in__0[8]),
        .Q(\xadc_supplied_temperature.sample_timer_reg__0 [8]),
        .R(sample_timer0));
  FDRE #(
    .INIT(1'b0)) 
    \xadc_supplied_temperature.sample_timer_reg[9] 
       (.C(mmcm_clk),
        .CE(sample_timer_en),
        .D(p_0_in__0[9]),
        .Q(\xadc_supplied_temperature.sample_timer_reg__0 [9]),
        .R(sample_timer0));
  FDRE #(
    .INIT(1'b0)) 
    \xadc_supplied_temperature.temperature_reg[0] 
       (.C(mmcm_clk),
        .CE(temperature),
        .D(p_0_in[0]),
        .Q(device_temp_lcl[0]),
        .R(rst_r2));
  FDRE #(
    .INIT(1'b0)) 
    \xadc_supplied_temperature.temperature_reg[10] 
       (.C(mmcm_clk),
        .CE(temperature),
        .D(p_0_in[10]),
        .Q(device_temp_lcl[10]),
        .R(rst_r2));
  FDRE #(
    .INIT(1'b0)) 
    \xadc_supplied_temperature.temperature_reg[11] 
       (.C(mmcm_clk),
        .CE(temperature),
        .D(p_0_in[11]),
        .Q(device_temp_lcl[11]),
        .R(rst_r2));
  FDRE #(
    .INIT(1'b0)) 
    \xadc_supplied_temperature.temperature_reg[1] 
       (.C(mmcm_clk),
        .CE(temperature),
        .D(p_0_in[1]),
        .Q(device_temp_lcl[1]),
        .R(rst_r2));
  FDRE #(
    .INIT(1'b0)) 
    \xadc_supplied_temperature.temperature_reg[2] 
       (.C(mmcm_clk),
        .CE(temperature),
        .D(p_0_in[2]),
        .Q(device_temp_lcl[2]),
        .R(rst_r2));
  FDRE #(
    .INIT(1'b0)) 
    \xadc_supplied_temperature.temperature_reg[3] 
       (.C(mmcm_clk),
        .CE(temperature),
        .D(p_0_in[3]),
        .Q(device_temp_lcl[3]),
        .R(rst_r2));
  FDRE #(
    .INIT(1'b0)) 
    \xadc_supplied_temperature.temperature_reg[4] 
       (.C(mmcm_clk),
        .CE(temperature),
        .D(p_0_in[4]),
        .Q(device_temp_lcl[4]),
        .R(rst_r2));
  FDRE #(
    .INIT(1'b0)) 
    \xadc_supplied_temperature.temperature_reg[5] 
       (.C(mmcm_clk),
        .CE(temperature),
        .D(p_0_in[5]),
        .Q(device_temp_lcl[5]),
        .R(rst_r2));
  FDRE #(
    .INIT(1'b0)) 
    \xadc_supplied_temperature.temperature_reg[6] 
       (.C(mmcm_clk),
        .CE(temperature),
        .D(p_0_in[6]),
        .Q(device_temp_lcl[6]),
        .R(rst_r2));
  FDRE #(
    .INIT(1'b0)) 
    \xadc_supplied_temperature.temperature_reg[7] 
       (.C(mmcm_clk),
        .CE(temperature),
        .D(p_0_in[7]),
        .Q(device_temp_lcl[7]),
        .R(rst_r2));
  FDRE #(
    .INIT(1'b0)) 
    \xadc_supplied_temperature.temperature_reg[8] 
       (.C(mmcm_clk),
        .CE(temperature),
        .D(p_0_in[8]),
        .Q(device_temp_lcl[8]),
        .R(rst_r2));
  FDRE #(
    .INIT(1'b0)) 
    \xadc_supplied_temperature.temperature_reg[9] 
       (.C(mmcm_clk),
        .CE(temperature),
        .D(p_0_in[9]),
        .Q(device_temp_lcl[9]),
        .R(rst_r2));
  FDRE #(
    .INIT(1'b0)) 
    \xadc_supplied_temperature.xadc_do_r_reg[10] 
       (.C(mmcm_clk),
        .CE(1'b1),
        .D(xadc_do[10]),
        .Q(p_0_in[6]),
        .R(rst_r2));
  FDRE #(
    .INIT(1'b0)) 
    \xadc_supplied_temperature.xadc_do_r_reg[11] 
       (.C(mmcm_clk),
        .CE(1'b1),
        .D(xadc_do[11]),
        .Q(p_0_in[7]),
        .R(rst_r2));
  FDRE #(
    .INIT(1'b0)) 
    \xadc_supplied_temperature.xadc_do_r_reg[12] 
       (.C(mmcm_clk),
        .CE(1'b1),
        .D(xadc_do[12]),
        .Q(p_0_in[8]),
        .R(rst_r2));
  FDRE #(
    .INIT(1'b0)) 
    \xadc_supplied_temperature.xadc_do_r_reg[13] 
       (.C(mmcm_clk),
        .CE(1'b1),
        .D(xadc_do[13]),
        .Q(p_0_in[9]),
        .R(rst_r2));
  FDRE #(
    .INIT(1'b0)) 
    \xadc_supplied_temperature.xadc_do_r_reg[14] 
       (.C(mmcm_clk),
        .CE(1'b1),
        .D(xadc_do[14]),
        .Q(p_0_in[10]),
        .R(rst_r2));
  FDRE #(
    .INIT(1'b0)) 
    \xadc_supplied_temperature.xadc_do_r_reg[15] 
       (.C(mmcm_clk),
        .CE(1'b1),
        .D(xadc_do[15]),
        .Q(p_0_in[11]),
        .R(rst_r2));
  FDRE #(
    .INIT(1'b0)) 
    \xadc_supplied_temperature.xadc_do_r_reg[4] 
       (.C(mmcm_clk),
        .CE(1'b1),
        .D(xadc_do[4]),
        .Q(p_0_in[0]),
        .R(rst_r2));
  FDRE #(
    .INIT(1'b0)) 
    \xadc_supplied_temperature.xadc_do_r_reg[5] 
       (.C(mmcm_clk),
        .CE(1'b1),
        .D(xadc_do[5]),
        .Q(p_0_in[1]),
        .R(rst_r2));
  FDRE #(
    .INIT(1'b0)) 
    \xadc_supplied_temperature.xadc_do_r_reg[6] 
       (.C(mmcm_clk),
        .CE(1'b1),
        .D(xadc_do[6]),
        .Q(p_0_in[2]),
        .R(rst_r2));
  FDRE #(
    .INIT(1'b0)) 
    \xadc_supplied_temperature.xadc_do_r_reg[7] 
       (.C(mmcm_clk),
        .CE(1'b1),
        .D(xadc_do[7]),
        .Q(p_0_in[3]),
        .R(rst_r2));
  FDRE #(
    .INIT(1'b0)) 
    \xadc_supplied_temperature.xadc_do_r_reg[8] 
       (.C(mmcm_clk),
        .CE(1'b1),
        .D(xadc_do[8]),
        .Q(p_0_in[4]),
        .R(rst_r2));
  FDRE #(
    .INIT(1'b0)) 
    \xadc_supplied_temperature.xadc_do_r_reg[9] 
       (.C(mmcm_clk),
        .CE(1'b1),
        .D(xadc_do[9]),
        .Q(p_0_in[5]),
        .R(rst_r2));
  FDRE #(
    .INIT(1'b0)) 
    \xadc_supplied_temperature.xadc_drdy_r_reg 
       (.C(mmcm_clk),
        .CE(1'b1),
        .D(xadc_drdy),
        .Q(xadc_drdy_r),
        .R(rst_r2));
endmodule

module Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_ui_cmd
   (E,
    app_en_r1,
    \data_buf_address_counter.data_buf_addr_cnt_r_reg[3] ,
    req_wr_r_lcl_reg,
    \wr_req_counter.wr_req_cnt_r_reg[0] ,
    Q,
    row_hit_r_reg,
    S,
    row_hit_r_reg_0,
    row_hit_r_reg_1,
    p_106_out,
    p_67_out,
    p_28_out,
    p_145_out,
    was_wr0,
    \req_bank_r_lcl_reg[1] ,
    D,
    \strict_mode.rd_data_buf_addr_r_lcl_reg[2] ,
    \req_data_buf_addr_r_reg[2] ,
    app_rdy_r_reg_0,
    \wr_req_counter.wr_req_cnt_r_reg[4] ,
    wr_accepted,
    \req_bank_r_lcl_reg[2] ,
    row,
    \req_col_r_reg[9] ,
    app_rdy_ns,
    sys_rst,
    app_en_ns1,
    rnw,
    periodic_rd_ack_r,
    periodic_rd_cntr_r,
    periodic_rd_r,
    wr_req_cnt_r,
    p_0_in,
    \req_row_r_lcl_reg[12] ,
    idle_r_lcl_reg,
    req_bank_r,
    idle_r_lcl_reg_0,
    idle_r_lcl_reg_1,
    idle_r_lcl_reg_2,
    reset,
    wr_data_buf_addr,
    \strict_mode.rd_data_buf_addr_r_lcl_reg[3] ,
    app_rdy_r_reg_1,
    \axaddr_incr_reg[26] );
  output [0:0]E;
  output app_en_r1;
  output \data_buf_address_counter.data_buf_addr_cnt_r_reg[3] ;
  output req_wr_r_lcl_reg;
  output \wr_req_counter.wr_req_cnt_r_reg[0] ;
  output [0:0]Q;
  output [0:0]row_hit_r_reg;
  output [0:0]S;
  output [0:0]row_hit_r_reg_0;
  output [0:0]row_hit_r_reg_1;
  output p_106_out;
  output p_67_out;
  output p_28_out;
  output p_145_out;
  output was_wr0;
  output \req_bank_r_lcl_reg[1] ;
  output [3:0]D;
  output [2:0]\strict_mode.rd_data_buf_addr_r_lcl_reg[2] ;
  output \req_data_buf_addr_r_reg[2] ;
  output app_rdy_r_reg_0;
  output \wr_req_counter.wr_req_cnt_r_reg[4] ;
  output wr_accepted;
  output [1:0]\req_bank_r_lcl_reg[2] ;
  output [12:0]row;
  output [6:0]\req_col_r_reg[9] ;
  input app_rdy_ns;
  input sys_rst;
  input app_en_ns1;
  input rnw;
  input periodic_rd_ack_r;
  input periodic_rd_cntr_r;
  input periodic_rd_r;
  input [1:0]wr_req_cnt_r;
  input [0:0]p_0_in;
  input [3:0]\req_row_r_lcl_reg[12] ;
  input idle_r_lcl_reg;
  input [11:0]req_bank_r;
  input idle_r_lcl_reg_0;
  input idle_r_lcl_reg_1;
  input idle_r_lcl_reg_2;
  input reset;
  input [3:0]wr_data_buf_addr;
  input [3:0]\strict_mode.rd_data_buf_addr_r_lcl_reg[3] ;
  input [0:0]app_rdy_r_reg_1;
  input [22:0]\axaddr_incr_reg[26] ;

  wire [3:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]S;
  wire \app_addr_r1_reg_n_0_[10] ;
  wire \app_addr_r1_reg_n_0_[11] ;
  wire \app_addr_r1_reg_n_0_[12] ;
  wire \app_addr_r1_reg_n_0_[13] ;
  wire \app_addr_r1_reg_n_0_[14] ;
  wire \app_addr_r1_reg_n_0_[15] ;
  wire \app_addr_r1_reg_n_0_[16] ;
  wire \app_addr_r1_reg_n_0_[17] ;
  wire \app_addr_r1_reg_n_0_[18] ;
  wire \app_addr_r1_reg_n_0_[19] ;
  wire \app_addr_r1_reg_n_0_[20] ;
  wire \app_addr_r1_reg_n_0_[21] ;
  wire \app_addr_r1_reg_n_0_[22] ;
  wire \app_addr_r1_reg_n_0_[3] ;
  wire \app_addr_r1_reg_n_0_[4] ;
  wire \app_addr_r1_reg_n_0_[5] ;
  wire \app_addr_r1_reg_n_0_[6] ;
  wire \app_addr_r1_reg_n_0_[7] ;
  wire \app_addr_r1_reg_n_0_[8] ;
  wire \app_addr_r1_reg_n_0_[9] ;
  wire \app_addr_r2_reg_n_0_[10] ;
  wire \app_addr_r2_reg_n_0_[11] ;
  wire \app_addr_r2_reg_n_0_[12] ;
  wire \app_addr_r2_reg_n_0_[13] ;
  wire \app_addr_r2_reg_n_0_[14] ;
  wire \app_addr_r2_reg_n_0_[15] ;
  wire \app_addr_r2_reg_n_0_[16] ;
  wire \app_addr_r2_reg_n_0_[17] ;
  wire \app_addr_r2_reg_n_0_[18] ;
  wire \app_addr_r2_reg_n_0_[19] ;
  wire \app_addr_r2_reg_n_0_[20] ;
  wire \app_addr_r2_reg_n_0_[21] ;
  wire \app_addr_r2_reg_n_0_[22] ;
  wire \app_addr_r2_reg_n_0_[3] ;
  wire \app_addr_r2_reg_n_0_[4] ;
  wire \app_addr_r2_reg_n_0_[5] ;
  wire \app_addr_r2_reg_n_0_[6] ;
  wire \app_addr_r2_reg_n_0_[7] ;
  wire \app_addr_r2_reg_n_0_[8] ;
  wire \app_addr_r2_reg_n_0_[9] ;
  wire [0:0]app_cmd_r1;
  wire \app_cmd_r1[0]_i_1_n_0 ;
  wire [0:0]app_cmd_r2;
  wire \app_cmd_r2[0]_i_1_n_0 ;
  wire app_en_ns1;
  wire app_en_ns2;
  wire app_en_r1;
  wire app_rdy_ns;
  wire app_rdy_r_reg_0;
  wire [0:0]app_rdy_r_reg_1;
  wire [22:0]\axaddr_incr_reg[26] ;
  wire [1:1]cmd;
  wire \data_buf_address_counter.data_buf_addr_cnt_r_reg[3] ;
  wire idle_r_lcl_reg;
  wire idle_r_lcl_reg_0;
  wire idle_r_lcl_reg_1;
  wire idle_r_lcl_reg_2;
  wire [0:0]p_0_in;
  wire [2:0]p_0_in_0;
  wire p_106_out;
  wire p_145_out;
  wire [2:0]p_1_in;
  wire p_28_out;
  wire p_67_out;
  wire periodic_rd_ack_r;
  wire periodic_rd_cntr_r;
  wire periodic_rd_r;
  wire rb_hit_busy_r_i_2__0_n_0;
  wire rb_hit_busy_r_i_2__1_n_0;
  wire rb_hit_busy_r_i_2__2_n_0;
  wire rb_hit_busy_r_i_2_n_0;
  wire [11:0]req_bank_r;
  wire \req_bank_r_lcl_reg[1] ;
  wire [1:0]\req_bank_r_lcl_reg[2] ;
  wire [6:0]\req_col_r_reg[9] ;
  wire \req_data_buf_addr_r[1]_i_2_n_0 ;
  wire \req_data_buf_addr_r_reg[2] ;
  wire [3:0]\req_row_r_lcl_reg[12] ;
  wire req_wr_r_lcl_reg;
  wire reset;
  wire rnw;
  wire [12:0]row;
  wire [0:0]row_hit_r_reg;
  wire [0:0]row_hit_r_reg_0;
  wire [0:0]row_hit_r_reg_1;
  wire [2:0]\strict_mode.rd_data_buf_addr_r_lcl_reg[2] ;
  wire [3:0]\strict_mode.rd_data_buf_addr_r_lcl_reg[3] ;
  wire sys_rst;
  wire use_addr;
  wire was_wr0;
  wire wr_accepted;
  wire [3:0]wr_data_buf_addr;
  wire [1:0]wr_req_cnt_r;
  wire \wr_req_counter.wr_req_cnt_r_reg[0] ;
  wire \wr_req_counter.wr_req_cnt_r_reg[4] ;
  wire write__1;

  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r1_reg[10] 
       (.C(sys_rst),
        .CE(app_rdy_r_reg_1),
        .D(\axaddr_incr_reg[26] [7]),
        .Q(\app_addr_r1_reg_n_0_[10] ),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r1_reg[11] 
       (.C(sys_rst),
        .CE(app_rdy_r_reg_1),
        .D(\axaddr_incr_reg[26] [8]),
        .Q(\app_addr_r1_reg_n_0_[11] ),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r1_reg[12] 
       (.C(sys_rst),
        .CE(app_rdy_r_reg_1),
        .D(\axaddr_incr_reg[26] [9]),
        .Q(\app_addr_r1_reg_n_0_[12] ),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r1_reg[13] 
       (.C(sys_rst),
        .CE(app_rdy_r_reg_1),
        .D(\axaddr_incr_reg[26] [10]),
        .Q(\app_addr_r1_reg_n_0_[13] ),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r1_reg[14] 
       (.C(sys_rst),
        .CE(app_rdy_r_reg_1),
        .D(\axaddr_incr_reg[26] [11]),
        .Q(\app_addr_r1_reg_n_0_[14] ),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r1_reg[15] 
       (.C(sys_rst),
        .CE(app_rdy_r_reg_1),
        .D(\axaddr_incr_reg[26] [12]),
        .Q(\app_addr_r1_reg_n_0_[15] ),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r1_reg[16] 
       (.C(sys_rst),
        .CE(app_rdy_r_reg_1),
        .D(\axaddr_incr_reg[26] [13]),
        .Q(\app_addr_r1_reg_n_0_[16] ),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r1_reg[17] 
       (.C(sys_rst),
        .CE(app_rdy_r_reg_1),
        .D(\axaddr_incr_reg[26] [14]),
        .Q(\app_addr_r1_reg_n_0_[17] ),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r1_reg[18] 
       (.C(sys_rst),
        .CE(app_rdy_r_reg_1),
        .D(\axaddr_incr_reg[26] [15]),
        .Q(\app_addr_r1_reg_n_0_[18] ),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r1_reg[19] 
       (.C(sys_rst),
        .CE(app_rdy_r_reg_1),
        .D(\axaddr_incr_reg[26] [16]),
        .Q(\app_addr_r1_reg_n_0_[19] ),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r1_reg[20] 
       (.C(sys_rst),
        .CE(app_rdy_r_reg_1),
        .D(\axaddr_incr_reg[26] [17]),
        .Q(\app_addr_r1_reg_n_0_[20] ),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r1_reg[21] 
       (.C(sys_rst),
        .CE(app_rdy_r_reg_1),
        .D(\axaddr_incr_reg[26] [18]),
        .Q(\app_addr_r1_reg_n_0_[21] ),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r1_reg[22] 
       (.C(sys_rst),
        .CE(app_rdy_r_reg_1),
        .D(\axaddr_incr_reg[26] [19]),
        .Q(\app_addr_r1_reg_n_0_[22] ),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r1_reg[23] 
       (.C(sys_rst),
        .CE(app_rdy_r_reg_1),
        .D(\axaddr_incr_reg[26] [20]),
        .Q(p_1_in[0]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r1_reg[24] 
       (.C(sys_rst),
        .CE(app_rdy_r_reg_1),
        .D(\axaddr_incr_reg[26] [21]),
        .Q(p_1_in[1]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r1_reg[25] 
       (.C(sys_rst),
        .CE(app_rdy_r_reg_1),
        .D(\axaddr_incr_reg[26] [22]),
        .Q(p_1_in[2]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r1_reg[3] 
       (.C(sys_rst),
        .CE(app_rdy_r_reg_1),
        .D(\axaddr_incr_reg[26] [0]),
        .Q(\app_addr_r1_reg_n_0_[3] ),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r1_reg[4] 
       (.C(sys_rst),
        .CE(app_rdy_r_reg_1),
        .D(\axaddr_incr_reg[26] [1]),
        .Q(\app_addr_r1_reg_n_0_[4] ),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r1_reg[5] 
       (.C(sys_rst),
        .CE(app_rdy_r_reg_1),
        .D(\axaddr_incr_reg[26] [2]),
        .Q(\app_addr_r1_reg_n_0_[5] ),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r1_reg[6] 
       (.C(sys_rst),
        .CE(app_rdy_r_reg_1),
        .D(\axaddr_incr_reg[26] [3]),
        .Q(\app_addr_r1_reg_n_0_[6] ),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r1_reg[7] 
       (.C(sys_rst),
        .CE(app_rdy_r_reg_1),
        .D(\axaddr_incr_reg[26] [4]),
        .Q(\app_addr_r1_reg_n_0_[7] ),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r1_reg[8] 
       (.C(sys_rst),
        .CE(app_rdy_r_reg_1),
        .D(\axaddr_incr_reg[26] [5]),
        .Q(\app_addr_r1_reg_n_0_[8] ),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r1_reg[9] 
       (.C(sys_rst),
        .CE(app_rdy_r_reg_1),
        .D(\axaddr_incr_reg[26] [6]),
        .Q(\app_addr_r1_reg_n_0_[9] ),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r2_reg[10] 
       (.C(sys_rst),
        .CE(E),
        .D(\app_addr_r1_reg_n_0_[10] ),
        .Q(\app_addr_r2_reg_n_0_[10] ),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r2_reg[11] 
       (.C(sys_rst),
        .CE(E),
        .D(\app_addr_r1_reg_n_0_[11] ),
        .Q(\app_addr_r2_reg_n_0_[11] ),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r2_reg[12] 
       (.C(sys_rst),
        .CE(E),
        .D(\app_addr_r1_reg_n_0_[12] ),
        .Q(\app_addr_r2_reg_n_0_[12] ),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r2_reg[13] 
       (.C(sys_rst),
        .CE(E),
        .D(\app_addr_r1_reg_n_0_[13] ),
        .Q(\app_addr_r2_reg_n_0_[13] ),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r2_reg[14] 
       (.C(sys_rst),
        .CE(E),
        .D(\app_addr_r1_reg_n_0_[14] ),
        .Q(\app_addr_r2_reg_n_0_[14] ),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r2_reg[15] 
       (.C(sys_rst),
        .CE(E),
        .D(\app_addr_r1_reg_n_0_[15] ),
        .Q(\app_addr_r2_reg_n_0_[15] ),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r2_reg[16] 
       (.C(sys_rst),
        .CE(E),
        .D(\app_addr_r1_reg_n_0_[16] ),
        .Q(\app_addr_r2_reg_n_0_[16] ),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r2_reg[17] 
       (.C(sys_rst),
        .CE(E),
        .D(\app_addr_r1_reg_n_0_[17] ),
        .Q(\app_addr_r2_reg_n_0_[17] ),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r2_reg[18] 
       (.C(sys_rst),
        .CE(E),
        .D(\app_addr_r1_reg_n_0_[18] ),
        .Q(\app_addr_r2_reg_n_0_[18] ),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r2_reg[19] 
       (.C(sys_rst),
        .CE(E),
        .D(\app_addr_r1_reg_n_0_[19] ),
        .Q(\app_addr_r2_reg_n_0_[19] ),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r2_reg[20] 
       (.C(sys_rst),
        .CE(E),
        .D(\app_addr_r1_reg_n_0_[20] ),
        .Q(\app_addr_r2_reg_n_0_[20] ),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r2_reg[21] 
       (.C(sys_rst),
        .CE(E),
        .D(\app_addr_r1_reg_n_0_[21] ),
        .Q(\app_addr_r2_reg_n_0_[21] ),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r2_reg[22] 
       (.C(sys_rst),
        .CE(E),
        .D(\app_addr_r1_reg_n_0_[22] ),
        .Q(\app_addr_r2_reg_n_0_[22] ),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r2_reg[23] 
       (.C(sys_rst),
        .CE(E),
        .D(p_1_in[0]),
        .Q(p_0_in_0[0]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r2_reg[24] 
       (.C(sys_rst),
        .CE(E),
        .D(p_1_in[1]),
        .Q(p_0_in_0[1]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r2_reg[25] 
       (.C(sys_rst),
        .CE(E),
        .D(p_1_in[2]),
        .Q(p_0_in_0[2]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r2_reg[3] 
       (.C(sys_rst),
        .CE(E),
        .D(\app_addr_r1_reg_n_0_[3] ),
        .Q(\app_addr_r2_reg_n_0_[3] ),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r2_reg[4] 
       (.C(sys_rst),
        .CE(E),
        .D(\app_addr_r1_reg_n_0_[4] ),
        .Q(\app_addr_r2_reg_n_0_[4] ),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r2_reg[5] 
       (.C(sys_rst),
        .CE(E),
        .D(\app_addr_r1_reg_n_0_[5] ),
        .Q(\app_addr_r2_reg_n_0_[5] ),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r2_reg[6] 
       (.C(sys_rst),
        .CE(E),
        .D(\app_addr_r1_reg_n_0_[6] ),
        .Q(\app_addr_r2_reg_n_0_[6] ),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r2_reg[7] 
       (.C(sys_rst),
        .CE(E),
        .D(\app_addr_r1_reg_n_0_[7] ),
        .Q(\app_addr_r2_reg_n_0_[7] ),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r2_reg[8] 
       (.C(sys_rst),
        .CE(E),
        .D(\app_addr_r1_reg_n_0_[8] ),
        .Q(\app_addr_r2_reg_n_0_[8] ),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \app_addr_r2_reg[9] 
       (.C(sys_rst),
        .CE(E),
        .D(\app_addr_r1_reg_n_0_[9] ),
        .Q(\app_addr_r2_reg_n_0_[9] ),
        .R(reset));
  (* SOFT_HLUTNM = "soft_lutpair865" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \app_cmd_r1[0]_i_1 
       (.I0(rnw),
        .I1(E),
        .I2(app_cmd_r1),
        .O(\app_cmd_r1[0]_i_1_n_0 ));
  FDRE \app_cmd_r1_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\app_cmd_r1[0]_i_1_n_0 ),
        .Q(app_cmd_r1),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair862" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \app_cmd_r2[0]_i_1 
       (.I0(app_cmd_r1),
        .I1(E),
        .I2(app_cmd_r2),
        .O(\app_cmd_r2[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair872" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \app_cmd_r2[1]_i_1 
       (.I0(Q),
        .I1(E),
        .O(cmd));
  FDRE \app_cmd_r2_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\app_cmd_r2[0]_i_1_n_0 ),
        .Q(app_cmd_r2),
        .R(1'b0));
  FDRE \app_cmd_r2_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(cmd),
        .Q(Q),
        .R(1'b0));
  FDRE app_en_r1_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(app_en_ns1),
        .Q(app_en_r1),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair864" *) 
  LUT4 #(
    .INIT(16'h2230)) 
    app_en_r2_i_1
       (.I0(app_en_r1),
        .I1(reset),
        .I2(\data_buf_address_counter.data_buf_addr_cnt_r_reg[3] ),
        .I3(E),
        .O(app_en_ns2));
  FDRE app_en_r2_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(app_en_ns2),
        .Q(\data_buf_address_counter.data_buf_addr_cnt_r_reg[3] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair863" *) 
  LUT5 #(
    .INIT(32'h96555555)) 
    app_rdy_r_i_2
       (.I0(p_0_in),
        .I1(Q),
        .I2(app_cmd_r2),
        .I3(\data_buf_address_counter.data_buf_addr_cnt_r_reg[3] ),
        .I4(E),
        .O(app_rdy_r_reg_0));
  (* syn_maxfan = "10" *) 
  FDRE #(
    .INIT(1'b0)) 
    app_rdy_r_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(app_rdy_ns),
        .Q(E),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair861" *) 
  LUT4 #(
    .INIT(16'h8008)) 
    \data_buf_address_counter.data_buf_addr_cnt_r[3]_i_1 
       (.I0(E),
        .I1(\data_buf_address_counter.data_buf_addr_cnt_r_reg[3] ),
        .I2(app_cmd_r2),
        .I3(Q),
        .O(wr_accepted));
  LUT6 #(
    .INIT(64'h2020200202022002)) 
    rb_hit_busy_r_i_1
       (.I0(idle_r_lcl_reg),
        .I1(rb_hit_busy_r_i_2__0_n_0),
        .I2(req_bank_r[3]),
        .I3(p_0_in_0[0]),
        .I4(E),
        .I5(p_1_in[0]),
        .O(p_106_out));
  LUT6 #(
    .INIT(64'h2020200202022002)) 
    rb_hit_busy_r_i_1__0
       (.I0(idle_r_lcl_reg_0),
        .I1(rb_hit_busy_r_i_2__1_n_0),
        .I2(req_bank_r[6]),
        .I3(p_0_in_0[0]),
        .I4(E),
        .I5(p_1_in[0]),
        .O(p_67_out));
  LUT6 #(
    .INIT(64'h2020200202022002)) 
    rb_hit_busy_r_i_1__1
       (.I0(idle_r_lcl_reg_1),
        .I1(rb_hit_busy_r_i_2__2_n_0),
        .I2(req_bank_r[11]),
        .I3(p_0_in_0[2]),
        .I4(E),
        .I5(p_1_in[2]),
        .O(p_28_out));
  LUT6 #(
    .INIT(64'h2020200202022002)) 
    rb_hit_busy_r_i_1__2
       (.I0(idle_r_lcl_reg_2),
        .I1(rb_hit_busy_r_i_2_n_0),
        .I2(req_bank_r[2]),
        .I3(p_0_in_0[2]),
        .I4(E),
        .I5(p_1_in[2]),
        .O(p_145_out));
  LUT6 #(
    .INIT(64'h47B8FFFFFFFF47B8)) 
    rb_hit_busy_r_i_2
       (.I0(p_1_in[0]),
        .I1(E),
        .I2(p_0_in_0[0]),
        .I3(req_bank_r[0]),
        .I4(\req_bank_r_lcl_reg[1] ),
        .I5(req_bank_r[1]),
        .O(rb_hit_busy_r_i_2_n_0));
  LUT6 #(
    .INIT(64'h47B8FFFFFFFF47B8)) 
    rb_hit_busy_r_i_2__0
       (.I0(p_1_in[2]),
        .I1(E),
        .I2(p_0_in_0[2]),
        .I3(req_bank_r[5]),
        .I4(\req_bank_r_lcl_reg[1] ),
        .I5(req_bank_r[4]),
        .O(rb_hit_busy_r_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h47B8FFFFFFFF47B8)) 
    rb_hit_busy_r_i_2__1
       (.I0(p_1_in[2]),
        .I1(E),
        .I2(p_0_in_0[2]),
        .I3(req_bank_r[8]),
        .I4(\req_bank_r_lcl_reg[1] ),
        .I5(req_bank_r[7]),
        .O(rb_hit_busy_r_i_2__1_n_0));
  LUT6 #(
    .INIT(64'h47B8FFFFFFFF47B8)) 
    rb_hit_busy_r_i_2__2
       (.I0(p_1_in[0]),
        .I1(E),
        .I2(p_0_in_0[0]),
        .I3(req_bank_r[9]),
        .I4(\req_bank_r_lcl_reg[1] ),
        .I5(req_bank_r[10]),
        .O(rb_hit_busy_r_i_2__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair874" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \req_bank_r_lcl[0]_i_1 
       (.I0(p_1_in[0]),
        .I1(E),
        .I2(p_0_in_0[0]),
        .O(\req_bank_r_lcl_reg[2] [0]));
  (* SOFT_HLUTNM = "soft_lutpair871" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \req_bank_r_lcl[1]_i_1 
       (.I0(p_1_in[1]),
        .I1(E),
        .I2(p_0_in_0[1]),
        .O(\req_bank_r_lcl_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair873" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \req_bank_r_lcl[2]_i_1 
       (.I0(p_1_in[2]),
        .I1(E),
        .I2(p_0_in_0[2]),
        .O(\req_bank_r_lcl_reg[2] [1]));
  LUT6 #(
    .INIT(64'hE2FFFFFFE2E2E2E2)) 
    \req_cmd_r[0]_i_2 
       (.I0(app_cmd_r2),
        .I1(E),
        .I2(app_cmd_r1),
        .I3(periodic_rd_ack_r),
        .I4(periodic_rd_cntr_r),
        .I5(periodic_rd_r),
        .O(req_wr_r_lcl_reg));
  (* SOFT_HLUTNM = "soft_lutpair874" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \req_col_r[3]_i_1 
       (.I0(\app_addr_r1_reg_n_0_[3] ),
        .I1(E),
        .I2(\app_addr_r2_reg_n_0_[3] ),
        .O(\req_col_r_reg[9] [0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \req_col_r[4]_i_1 
       (.I0(\app_addr_r1_reg_n_0_[4] ),
        .I1(E),
        .I2(\app_addr_r2_reg_n_0_[4] ),
        .O(\req_col_r_reg[9] [1]));
  (* SOFT_HLUTNM = "soft_lutpair876" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \req_col_r[5]_i_1 
       (.I0(\app_addr_r1_reg_n_0_[5] ),
        .I1(E),
        .I2(\app_addr_r2_reg_n_0_[5] ),
        .O(\req_col_r_reg[9] [2]));
  (* SOFT_HLUTNM = "soft_lutpair876" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \req_col_r[6]_i_1 
       (.I0(\app_addr_r1_reg_n_0_[6] ),
        .I1(E),
        .I2(\app_addr_r2_reg_n_0_[6] ),
        .O(\req_col_r_reg[9] [3]));
  (* SOFT_HLUTNM = "soft_lutpair875" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \req_col_r[7]_i_1 
       (.I0(\app_addr_r1_reg_n_0_[7] ),
        .I1(E),
        .I2(\app_addr_r2_reg_n_0_[7] ),
        .O(\req_col_r_reg[9] [4]));
  (* SOFT_HLUTNM = "soft_lutpair873" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \req_col_r[8]_i_1 
       (.I0(\app_addr_r1_reg_n_0_[8] ),
        .I1(E),
        .I2(\app_addr_r2_reg_n_0_[8] ),
        .O(\req_col_r_reg[9] [5]));
  (* SOFT_HLUTNM = "soft_lutpair872" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \req_col_r[9]_i_1 
       (.I0(\app_addr_r1_reg_n_0_[9] ),
        .I1(E),
        .I2(\app_addr_r2_reg_n_0_[9] ),
        .O(\req_col_r_reg[9] [6]));
  LUT6 #(
    .INIT(64'h828282828EBEB282)) 
    \req_data_buf_addr_r[0]_i_1 
       (.I0(wr_data_buf_addr[0]),
        .I1(Q),
        .I2(app_cmd_r2),
        .I3(use_addr),
        .I4(\strict_mode.rd_data_buf_addr_r_lcl_reg[3] [0]),
        .I5(reset),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair864" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \req_data_buf_addr_r[0]_i_2 
       (.I0(\data_buf_address_counter.data_buf_addr_cnt_r_reg[3] ),
        .I1(E),
        .O(use_addr));
  LUT6 #(
    .INIT(64'h8282828282BEBE82)) 
    \req_data_buf_addr_r[1]_i_1 
       (.I0(wr_data_buf_addr[1]),
        .I1(Q),
        .I2(app_cmd_r2),
        .I3(\req_data_buf_addr_r[1]_i_2_n_0 ),
        .I4(\strict_mode.rd_data_buf_addr_r_lcl_reg[3] [1]),
        .I5(reset),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair861" *) 
  LUT5 #(
    .INIT(32'h00800000)) 
    \req_data_buf_addr_r[1]_i_2 
       (.I0(\data_buf_address_counter.data_buf_addr_cnt_r_reg[3] ),
        .I1(E),
        .I2(app_cmd_r2),
        .I3(Q),
        .I4(\strict_mode.rd_data_buf_addr_r_lcl_reg[3] [0]),
        .O(\req_data_buf_addr_r[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8282828282BEBE82)) 
    \req_data_buf_addr_r[2]_i_1 
       (.I0(wr_data_buf_addr[2]),
        .I1(Q),
        .I2(app_cmd_r2),
        .I3(\req_data_buf_addr_r_reg[2] ),
        .I4(\strict_mode.rd_data_buf_addr_r_lcl_reg[3] [2]),
        .I5(reset),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h888888888BBBB888)) 
    \req_data_buf_addr_r[3]_i_1 
       (.I0(wr_data_buf_addr[3]),
        .I1(write__1),
        .I2(\strict_mode.rd_data_buf_addr_r_lcl_reg[3] [2]),
        .I3(\req_data_buf_addr_r_reg[2] ),
        .I4(\strict_mode.rd_data_buf_addr_r_lcl_reg[3] [3]),
        .I5(reset),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair863" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \req_data_buf_addr_r[3]_i_2 
       (.I0(Q),
        .I1(app_cmd_r2),
        .O(write__1));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \req_data_buf_addr_r[3]_i_3 
       (.I0(\strict_mode.rd_data_buf_addr_r_lcl_reg[3] [1]),
        .I1(\strict_mode.rd_data_buf_addr_r_lcl_reg[3] [0]),
        .I2(Q),
        .I3(app_cmd_r2),
        .I4(E),
        .I5(\data_buf_address_counter.data_buf_addr_cnt_r_reg[3] ),
        .O(\req_data_buf_addr_r_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair870" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \req_row_r_lcl[0]_i_1 
       (.I0(\app_addr_r1_reg_n_0_[10] ),
        .I1(E),
        .I2(\app_addr_r2_reg_n_0_[10] ),
        .O(row[0]));
  (* SOFT_HLUTNM = "soft_lutpair870" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \req_row_r_lcl[10]_i_1 
       (.I0(\app_addr_r1_reg_n_0_[20] ),
        .I1(E),
        .I2(\app_addr_r2_reg_n_0_[20] ),
        .O(row[10]));
  (* SOFT_HLUTNM = "soft_lutpair871" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \req_row_r_lcl[11]_i_1 
       (.I0(\app_addr_r1_reg_n_0_[21] ),
        .I1(E),
        .I2(\app_addr_r2_reg_n_0_[21] ),
        .O(row[11]));
  (* SOFT_HLUTNM = "soft_lutpair875" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \req_row_r_lcl[12]_i_1 
       (.I0(\app_addr_r1_reg_n_0_[22] ),
        .I1(E),
        .I2(\app_addr_r2_reg_n_0_[22] ),
        .O(row[12]));
  (* SOFT_HLUTNM = "soft_lutpair869" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \req_row_r_lcl[1]_i_1 
       (.I0(\app_addr_r1_reg_n_0_[11] ),
        .I1(E),
        .I2(\app_addr_r2_reg_n_0_[11] ),
        .O(row[1]));
  (* SOFT_HLUTNM = "soft_lutpair868" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \req_row_r_lcl[2]_i_1 
       (.I0(\app_addr_r1_reg_n_0_[12] ),
        .I1(E),
        .I2(\app_addr_r2_reg_n_0_[12] ),
        .O(row[2]));
  (* SOFT_HLUTNM = "soft_lutpair867" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \req_row_r_lcl[3]_i_1 
       (.I0(\app_addr_r1_reg_n_0_[13] ),
        .I1(E),
        .I2(\app_addr_r2_reg_n_0_[13] ),
        .O(row[3]));
  (* SOFT_HLUTNM = "soft_lutpair866" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \req_row_r_lcl[4]_i_1 
       (.I0(\app_addr_r1_reg_n_0_[14] ),
        .I1(E),
        .I2(\app_addr_r2_reg_n_0_[14] ),
        .O(row[4]));
  (* SOFT_HLUTNM = "soft_lutpair865" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \req_row_r_lcl[5]_i_1 
       (.I0(\app_addr_r1_reg_n_0_[15] ),
        .I1(E),
        .I2(\app_addr_r2_reg_n_0_[15] ),
        .O(row[5]));
  (* SOFT_HLUTNM = "soft_lutpair866" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \req_row_r_lcl[6]_i_1 
       (.I0(\app_addr_r1_reg_n_0_[16] ),
        .I1(E),
        .I2(\app_addr_r2_reg_n_0_[16] ),
        .O(row[6]));
  (* SOFT_HLUTNM = "soft_lutpair867" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \req_row_r_lcl[7]_i_1 
       (.I0(\app_addr_r1_reg_n_0_[17] ),
        .I1(E),
        .I2(\app_addr_r2_reg_n_0_[17] ),
        .O(row[7]));
  (* SOFT_HLUTNM = "soft_lutpair868" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \req_row_r_lcl[8]_i_1 
       (.I0(\app_addr_r1_reg_n_0_[18] ),
        .I1(E),
        .I2(\app_addr_r2_reg_n_0_[18] ),
        .O(row[8]));
  (* SOFT_HLUTNM = "soft_lutpair869" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \req_row_r_lcl[9]_i_1 
       (.I0(\app_addr_r1_reg_n_0_[19] ),
        .I1(E),
        .I2(\app_addr_r2_reg_n_0_[19] ),
        .O(row[9]));
  LUT4 #(
    .INIT(16'hE21D)) 
    row_hit_ns_carry__0_i_1
       (.I0(\app_addr_r2_reg_n_0_[22] ),
        .I1(E),
        .I2(\app_addr_r1_reg_n_0_[22] ),
        .I3(\req_row_r_lcl_reg[12] [2]),
        .O(row_hit_r_reg));
  LUT4 #(
    .INIT(16'hE21D)) 
    row_hit_ns_carry__0_i_1__0
       (.I0(\app_addr_r2_reg_n_0_[22] ),
        .I1(E),
        .I2(\app_addr_r1_reg_n_0_[22] ),
        .I3(\req_row_r_lcl_reg[12] [0]),
        .O(S));
  LUT4 #(
    .INIT(16'hE21D)) 
    row_hit_ns_carry__0_i_1__1
       (.I0(\app_addr_r2_reg_n_0_[22] ),
        .I1(E),
        .I2(\app_addr_r1_reg_n_0_[22] ),
        .I3(\req_row_r_lcl_reg[12] [1]),
        .O(row_hit_r_reg_0));
  LUT4 #(
    .INIT(16'hE21D)) 
    row_hit_ns_carry__0_i_1__2
       (.I0(\app_addr_r2_reg_n_0_[22] ),
        .I1(E),
        .I2(\app_addr_r1_reg_n_0_[22] ),
        .I3(\req_row_r_lcl_reg[12] [3]),
        .O(row_hit_r_reg_1));
  LUT6 #(
    .INIT(64'h00000000BFFF4000)) 
    \strict_mode.rd_data_buf_addr_r_lcl[0]_i_1 
       (.I0(Q),
        .I1(app_cmd_r2),
        .I2(E),
        .I3(\data_buf_address_counter.data_buf_addr_cnt_r_reg[3] ),
        .I4(\strict_mode.rd_data_buf_addr_r_lcl_reg[3] [0]),
        .I5(reset),
        .O(\strict_mode.rd_data_buf_addr_r_lcl_reg[2] [0]));
  LUT6 #(
    .INIT(64'h00000000F7FF0800)) 
    \strict_mode.rd_data_buf_addr_r_lcl[1]_i_1 
       (.I0(use_addr),
        .I1(app_cmd_r2),
        .I2(Q),
        .I3(\strict_mode.rd_data_buf_addr_r_lcl_reg[3] [0]),
        .I4(\strict_mode.rd_data_buf_addr_r_lcl_reg[3] [1]),
        .I5(reset),
        .O(\strict_mode.rd_data_buf_addr_r_lcl_reg[2] [1]));
  LUT3 #(
    .INIT(8'h06)) 
    \strict_mode.rd_data_buf_addr_r_lcl[2]_i_1 
       (.I0(\req_data_buf_addr_r_reg[2] ),
        .I1(\strict_mode.rd_data_buf_addr_r_lcl_reg[3] [2]),
        .I2(reset),
        .O(\strict_mode.rd_data_buf_addr_r_lcl_reg[2] [2]));
  (* SOFT_HLUTNM = "soft_lutpair862" *) 
  LUT5 #(
    .INIT(32'hE200E2E2)) 
    was_wr_i_1
       (.I0(app_cmd_r2),
        .I1(E),
        .I2(app_cmd_r1),
        .I3(periodic_rd_ack_r),
        .I4(periodic_rd_r),
        .O(was_wr0));
  LUT6 #(
    .INIT(64'h955555956AAAAA6A)) 
    \wr_req_counter.wr_req_cnt_r[0]_i_1 
       (.I0(wr_req_cnt_r[0]),
        .I1(E),
        .I2(\data_buf_address_counter.data_buf_addr_cnt_r_reg[3] ),
        .I3(app_cmd_r2),
        .I4(Q),
        .I5(p_0_in),
        .O(\wr_req_counter.wr_req_cnt_r_reg[0] ));
  LUT6 #(
    .INIT(64'h82000000EBAAAAAA)) 
    \wr_req_counter.wr_req_cnt_r[4]_i_2 
       (.I0(wr_req_cnt_r[0]),
        .I1(Q),
        .I2(app_cmd_r2),
        .I3(\data_buf_address_counter.data_buf_addr_cnt_r_reg[3] ),
        .I4(E),
        .I5(wr_req_cnt_r[1]),
        .O(\wr_req_counter.wr_req_cnt_r_reg[4] ));
endmodule

module Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_ui_rd_data
   (\rd_buf_indx.ram_init_done_r_lcl_reg_0 ,
    Q,
    ADDRD,
    pointer_wr_data,
    sys_rst,
    D,
    \strict_mode.rd_data_buf_addr_r_lcl_reg[1]_0 ,
    reset,
    \read_data_indx.rd_data_indx_r_reg[3] ,
    \cmd_pipe_plus.wr_data_addr_reg[3] );
  output \rd_buf_indx.ram_init_done_r_lcl_reg_0 ;
  output [3:0]Q;
  output [3:0]ADDRD;
  output [3:0]pointer_wr_data;
  input sys_rst;
  input [2:0]D;
  input \strict_mode.rd_data_buf_addr_r_lcl_reg[1]_0 ;
  input reset;
  input [3:0]\read_data_indx.rd_data_indx_r_reg[3] ;
  input [3:0]\cmd_pipe_plus.wr_data_addr_reg[3] ;

  wire [3:0]ADDRD;
  wire [2:0]D;
  wire [3:0]Q;
  wire [3:0]\cmd_pipe_plus.wr_data_addr_reg[3] ;
  wire [4:0]p_0_in__2;
  wire [3:0]pointer_wr_data;
  wire [3:0]ram_init_addr;
  wire ram_init_done_ns;
  wire \rd_buf_indx.ram_init_done_r_lcl_i_2_n_0 ;
  wire \rd_buf_indx.ram_init_done_r_lcl_reg_0 ;
  wire \rd_buf_indx.rd_buf_indx_r[4]_i_1_n_0 ;
  wire [4:4]\rd_buf_indx.rd_buf_indx_r_reg__0 ;
  wire [3:3]rd_data_buf_addr_r;
  wire [3:0]\read_data_indx.rd_data_indx_r_reg[3] ;
  wire reset;
  wire \strict_mode.rd_data_buf_addr_r_lcl_reg[1]_0 ;
  wire sys_rst;

  LUT3 #(
    .INIT(8'hB8)) 
    \pointer_ram.rams[0].RAM32M0_i_2 
       (.I0(\cmd_pipe_plus.wr_data_addr_reg[3] [1]),
        .I1(\rd_buf_indx.ram_init_done_r_lcl_reg_0 ),
        .I2(ram_init_addr[1]),
        .O(pointer_wr_data[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \pointer_ram.rams[0].RAM32M0_i_3 
       (.I0(\cmd_pipe_plus.wr_data_addr_reg[3] [0]),
        .I1(\rd_buf_indx.ram_init_done_r_lcl_reg_0 ),
        .I2(ram_init_addr[0]),
        .O(pointer_wr_data[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \pointer_ram.rams[0].RAM32M0_i_4 
       (.I0(\read_data_indx.rd_data_indx_r_reg[3] [3]),
        .I1(\rd_buf_indx.ram_init_done_r_lcl_reg_0 ),
        .I2(ram_init_addr[3]),
        .O(ADDRD[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \pointer_ram.rams[0].RAM32M0_i_5 
       (.I0(\read_data_indx.rd_data_indx_r_reg[3] [2]),
        .I1(\rd_buf_indx.ram_init_done_r_lcl_reg_0 ),
        .I2(ram_init_addr[2]),
        .O(ADDRD[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \pointer_ram.rams[0].RAM32M0_i_6 
       (.I0(\read_data_indx.rd_data_indx_r_reg[3] [1]),
        .I1(\rd_buf_indx.ram_init_done_r_lcl_reg_0 ),
        .I2(ram_init_addr[1]),
        .O(ADDRD[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \pointer_ram.rams[0].RAM32M0_i_7 
       (.I0(\read_data_indx.rd_data_indx_r_reg[3] [0]),
        .I1(\rd_buf_indx.ram_init_done_r_lcl_reg_0 ),
        .I2(ram_init_addr[0]),
        .O(ADDRD[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \pointer_ram.rams[1].RAM32M0_i_1 
       (.I0(\cmd_pipe_plus.wr_data_addr_reg[3] [3]),
        .I1(\rd_buf_indx.ram_init_done_r_lcl_reg_0 ),
        .I2(ram_init_addr[3]),
        .O(pointer_wr_data[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \pointer_ram.rams[1].RAM32M0_i_2 
       (.I0(\cmd_pipe_plus.wr_data_addr_reg[3] [2]),
        .I1(\rd_buf_indx.ram_init_done_r_lcl_reg_0 ),
        .I2(ram_init_addr[2]),
        .O(pointer_wr_data[2]));
  LUT3 #(
    .INIT(8'hBA)) 
    \rd_buf_indx.ram_init_done_r_lcl_i_1 
       (.I0(\rd_buf_indx.ram_init_done_r_lcl_i_2_n_0 ),
        .I1(reset),
        .I2(\rd_buf_indx.ram_init_done_r_lcl_reg_0 ),
        .O(ram_init_done_ns));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \rd_buf_indx.ram_init_done_r_lcl_i_2 
       (.I0(ram_init_addr[1]),
        .I1(ram_init_addr[2]),
        .I2(ram_init_addr[0]),
        .I3(reset),
        .I4(\rd_buf_indx.rd_buf_indx_r_reg__0 ),
        .I5(ram_init_addr[3]),
        .O(\rd_buf_indx.ram_init_done_r_lcl_i_2_n_0 ));
  (* syn_maxfan = "10" *) 
  FDRE \rd_buf_indx.ram_init_done_r_lcl_reg 
       (.C(sys_rst),
        .CE(1'b1),
        .D(ram_init_done_ns),
        .Q(\rd_buf_indx.ram_init_done_r_lcl_reg_0 ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \rd_buf_indx.rd_buf_indx_r[0]_i_1 
       (.I0(ram_init_addr[0]),
        .O(p_0_in__2[0]));
  (* SOFT_HLUTNM = "soft_lutpair878" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rd_buf_indx.rd_buf_indx_r[1]_i_1 
       (.I0(ram_init_addr[0]),
        .I1(ram_init_addr[1]),
        .O(p_0_in__2[1]));
  (* SOFT_HLUTNM = "soft_lutpair878" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \rd_buf_indx.rd_buf_indx_r[2]_i_1 
       (.I0(ram_init_addr[0]),
        .I1(ram_init_addr[1]),
        .I2(ram_init_addr[2]),
        .O(p_0_in__2[2]));
  (* SOFT_HLUTNM = "soft_lutpair877" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \rd_buf_indx.rd_buf_indx_r[3]_i_1 
       (.I0(ram_init_addr[1]),
        .I1(ram_init_addr[0]),
        .I2(ram_init_addr[2]),
        .I3(ram_init_addr[3]),
        .O(p_0_in__2[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \rd_buf_indx.rd_buf_indx_r[4]_i_1 
       (.I0(\rd_buf_indx.ram_init_done_r_lcl_reg_0 ),
        .O(\rd_buf_indx.rd_buf_indx_r[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair877" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \rd_buf_indx.rd_buf_indx_r[4]_i_2 
       (.I0(ram_init_addr[2]),
        .I1(ram_init_addr[0]),
        .I2(ram_init_addr[1]),
        .I3(ram_init_addr[3]),
        .I4(\rd_buf_indx.rd_buf_indx_r_reg__0 ),
        .O(p_0_in__2[4]));
  FDRE \rd_buf_indx.rd_buf_indx_r_reg[0] 
       (.C(sys_rst),
        .CE(\rd_buf_indx.rd_buf_indx_r[4]_i_1_n_0 ),
        .D(p_0_in__2[0]),
        .Q(ram_init_addr[0]),
        .R(reset));
  FDRE \rd_buf_indx.rd_buf_indx_r_reg[1] 
       (.C(sys_rst),
        .CE(\rd_buf_indx.rd_buf_indx_r[4]_i_1_n_0 ),
        .D(p_0_in__2[1]),
        .Q(ram_init_addr[1]),
        .R(reset));
  FDRE \rd_buf_indx.rd_buf_indx_r_reg[2] 
       (.C(sys_rst),
        .CE(\rd_buf_indx.rd_buf_indx_r[4]_i_1_n_0 ),
        .D(p_0_in__2[2]),
        .Q(ram_init_addr[2]),
        .R(reset));
  FDRE \rd_buf_indx.rd_buf_indx_r_reg[3] 
       (.C(sys_rst),
        .CE(\rd_buf_indx.rd_buf_indx_r[4]_i_1_n_0 ),
        .D(p_0_in__2[3]),
        .Q(ram_init_addr[3]),
        .R(reset));
  FDRE \rd_buf_indx.rd_buf_indx_r_reg[4] 
       (.C(sys_rst),
        .CE(\rd_buf_indx.rd_buf_indx_r[4]_i_1_n_0 ),
        .D(p_0_in__2[4]),
        .Q(\rd_buf_indx.rd_buf_indx_r_reg__0 ),
        .R(reset));
  LUT4 #(
    .INIT(16'h0078)) 
    \strict_mode.rd_data_buf_addr_r_lcl[3]_i_1 
       (.I0(Q[2]),
        .I1(\strict_mode.rd_data_buf_addr_r_lcl_reg[1]_0 ),
        .I2(Q[3]),
        .I3(reset),
        .O(rd_data_buf_addr_r));
  FDRE \strict_mode.rd_data_buf_addr_r_lcl_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \strict_mode.rd_data_buf_addr_r_lcl_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \strict_mode.rd_data_buf_addr_r_lcl_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \strict_mode.rd_data_buf_addr_r_lcl_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(rd_data_buf_addr_r),
        .Q(Q[3]),
        .R(1'b0));
endmodule

module Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_ui_top
   (app_rdy,
    app_en_r1,
    app_en_r2,
    ram_init_done_r,
    app_wdf_rdy,
    Q,
    req_wr_r_lcl_reg,
    row_hit_r_reg,
    S,
    row_hit_r_reg_0,
    row_hit_r_reg_1,
    p_106_out,
    p_67_out,
    p_28_out,
    p_145_out,
    was_wr0,
    \req_bank_r_lcl_reg[2] ,
    D,
    row,
    \req_col_r_reg[9] ,
    \my_empty_reg[7] ,
    \my_empty_reg[7]_0 ,
    \my_empty_reg[7]_1 ,
    sys_rst,
    pointer_we,
    \cmd_pipe_plus.wr_data_addr_reg[3] ,
    app_en_ns1,
    E,
    rnw,
    periodic_rd_ack_r,
    periodic_rd_cntr_r,
    periodic_rd_r,
    \req_row_r_lcl_reg[12] ,
    idle_r_lcl_reg,
    req_bank_r,
    idle_r_lcl_reg_0,
    idle_r_lcl_reg_1,
    idle_r_lcl_reg_2,
    accept_ns,
    reset,
    w_cmd_rdy,
    mc_app_wdf_last_reg,
    mc_app_wdf_wren_reg,
    wready_reg_rep__0,
    wready_reg,
    init_calib_complete_reg_rep__2,
    init_calib_complete_reg_rep__1,
    init_calib_complete_reg_rep__0,
    app_rdy_r_reg,
    \axaddr_incr_reg[26] );
  output app_rdy;
  output app_en_r1;
  output app_en_r2;
  output ram_init_done_r;
  output app_wdf_rdy;
  output [0:0]Q;
  output req_wr_r_lcl_reg;
  output [0:0]row_hit_r_reg;
  output [0:0]S;
  output [0:0]row_hit_r_reg_0;
  output [0:0]row_hit_r_reg_1;
  output p_106_out;
  output p_67_out;
  output p_28_out;
  output p_145_out;
  output was_wr0;
  output [2:0]\req_bank_r_lcl_reg[2] ;
  output [3:0]D;
  output [12:0]row;
  output [6:0]\req_col_r_reg[9] ;
  output [11:0]\my_empty_reg[7] ;
  output [143:0]\my_empty_reg[7]_0 ;
  output [11:0]\my_empty_reg[7]_1 ;
  input sys_rst;
  input pointer_we;
  input [3:0]\cmd_pipe_plus.wr_data_addr_reg[3] ;
  input app_en_ns1;
  input [0:0]E;
  input rnw;
  input periodic_rd_ack_r;
  input periodic_rd_cntr_r;
  input periodic_rd_r;
  input [3:0]\req_row_r_lcl_reg[12] ;
  input idle_r_lcl_reg;
  input [11:0]req_bank_r;
  input idle_r_lcl_reg_0;
  input idle_r_lcl_reg_1;
  input idle_r_lcl_reg_2;
  input accept_ns;
  input reset;
  input w_cmd_rdy;
  input mc_app_wdf_last_reg;
  input mc_app_wdf_wren_reg;
  input [127:0]wready_reg_rep__0;
  input [15:0]wready_reg;
  input init_calib_complete_reg_rep__2;
  input init_calib_complete_reg_rep__1;
  input init_calib_complete_reg_rep__0;
  input [0:0]app_rdy_r_reg;
  input [22:0]\axaddr_incr_reg[26] ;

  wire [3:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]S;
  wire accept_ns;
  wire app_en_ns1;
  wire app_en_r1;
  wire app_en_r2;
  wire app_rdy;
  wire app_rdy_ns;
  wire [0:0]app_rdy_r_reg;
  wire app_wdf_rdy;
  wire [22:0]\axaddr_incr_reg[26] ;
  wire [3:0]\cmd_pipe_plus.wr_data_addr_reg[3] ;
  wire idle_r_lcl_reg;
  wire idle_r_lcl_reg_0;
  wire idle_r_lcl_reg_1;
  wire idle_r_lcl_reg_2;
  wire init_calib_complete_reg_rep__0;
  wire init_calib_complete_reg_rep__1;
  wire init_calib_complete_reg_rep__2;
  wire mc_app_wdf_last_reg;
  wire mc_app_wdf_wren_reg;
  wire [11:0]\my_empty_reg[7] ;
  wire [143:0]\my_empty_reg[7]_0 ;
  wire [11:0]\my_empty_reg[7]_1 ;
  wire [0:0]p_0_in;
  wire p_106_out;
  wire p_145_out;
  wire p_28_out;
  wire p_67_out;
  wire periodic_rd_ack_r;
  wire periodic_rd_cntr_r;
  wire periodic_rd_r;
  wire pointer_we;
  wire [3:0]pointer_wr_addr;
  wire [3:0]pointer_wr_data;
  wire ram_init_done_r;
  wire [2:0]rd_data_buf_addr_r;
  wire [3:0]rd_data_buf_addr_r_lcl;
  wire [3:0]\read_data_indx.rd_data_indx_r_reg ;
  wire [11:0]req_bank_r;
  wire [2:0]\req_bank_r_lcl_reg[2] ;
  wire [6:0]\req_col_r_reg[9] ;
  wire [3:0]\req_row_r_lcl_reg[12] ;
  wire req_wr_r_lcl_reg;
  wire reset;
  wire rnw;
  wire [12:0]row;
  wire [0:0]row_hit_r_reg;
  wire [0:0]row_hit_r_reg_0;
  wire [0:0]row_hit_r_reg_1;
  wire sys_rst;
  wire ui_cmd0_n_23;
  wire ui_cmd0_n_24;
  wire ui_cmd0_n_25;
  wire ui_cmd0_n_4;
  wire w_cmd_rdy;
  wire was_wr0;
  wire wr_accepted;
  wire [3:0]wr_data_buf_addr;
  wire [1:0]wr_req_cnt_r;
  wire [15:0]wready_reg;
  wire [127:0]wready_reg_rep__0;

  Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_ui_cmd ui_cmd0
       (.D(D),
        .E(app_rdy),
        .Q(Q),
        .S(S),
        .app_en_ns1(app_en_ns1),
        .app_en_r1(app_en_r1),
        .app_rdy_ns(app_rdy_ns),
        .app_rdy_r_reg_0(ui_cmd0_n_24),
        .app_rdy_r_reg_1(app_rdy_r_reg),
        .\axaddr_incr_reg[26] (\axaddr_incr_reg[26] ),
        .\data_buf_address_counter.data_buf_addr_cnt_r_reg[3] (app_en_r2),
        .idle_r_lcl_reg(idle_r_lcl_reg),
        .idle_r_lcl_reg_0(idle_r_lcl_reg_0),
        .idle_r_lcl_reg_1(idle_r_lcl_reg_1),
        .idle_r_lcl_reg_2(idle_r_lcl_reg_2),
        .p_0_in(p_0_in),
        .p_106_out(p_106_out),
        .p_145_out(p_145_out),
        .p_28_out(p_28_out),
        .p_67_out(p_67_out),
        .periodic_rd_ack_r(periodic_rd_ack_r),
        .periodic_rd_cntr_r(periodic_rd_cntr_r),
        .periodic_rd_r(periodic_rd_r),
        .req_bank_r(req_bank_r),
        .\req_bank_r_lcl_reg[1] (\req_bank_r_lcl_reg[2] [1]),
        .\req_bank_r_lcl_reg[2] ({\req_bank_r_lcl_reg[2] [2],\req_bank_r_lcl_reg[2] [0]}),
        .\req_col_r_reg[9] (\req_col_r_reg[9] ),
        .\req_data_buf_addr_r_reg[2] (ui_cmd0_n_23),
        .\req_row_r_lcl_reg[12] (\req_row_r_lcl_reg[12] ),
        .req_wr_r_lcl_reg(req_wr_r_lcl_reg),
        .reset(reset),
        .rnw(rnw),
        .row(row),
        .row_hit_r_reg(row_hit_r_reg),
        .row_hit_r_reg_0(row_hit_r_reg_0),
        .row_hit_r_reg_1(row_hit_r_reg_1),
        .\strict_mode.rd_data_buf_addr_r_lcl_reg[2] (rd_data_buf_addr_r),
        .\strict_mode.rd_data_buf_addr_r_lcl_reg[3] (rd_data_buf_addr_r_lcl),
        .sys_rst(sys_rst),
        .was_wr0(was_wr0),
        .wr_accepted(wr_accepted),
        .wr_data_buf_addr(wr_data_buf_addr),
        .wr_req_cnt_r(wr_req_cnt_r),
        .\wr_req_counter.wr_req_cnt_r_reg[0] (ui_cmd0_n_4),
        .\wr_req_counter.wr_req_cnt_r_reg[4] (ui_cmd0_n_25));
  Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_ui_rd_data ui_rd_data0
       (.ADDRD(pointer_wr_addr),
        .D(rd_data_buf_addr_r),
        .Q(rd_data_buf_addr_r_lcl),
        .\cmd_pipe_plus.wr_data_addr_reg[3] (\cmd_pipe_plus.wr_data_addr_reg[3] ),
        .pointer_wr_data(pointer_wr_data),
        .\rd_buf_indx.ram_init_done_r_lcl_reg_0 (ram_init_done_r),
        .\read_data_indx.rd_data_indx_r_reg[3] (\read_data_indx.rd_data_indx_r_reg ),
        .reset(reset),
        .\strict_mode.rd_data_buf_addr_r_lcl_reg[1]_0 (ui_cmd0_n_23),
        .sys_rst(sys_rst));
  Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_ui_wr_data ui_wr_data0
       (.ADDRD(pointer_wr_addr),
        .E(E),
        .Q(\read_data_indx.rd_data_indx_r_reg ),
        .accept_ns(accept_ns),
        .app_rdy_ns(app_rdy_ns),
        .app_wdf_rdy(app_wdf_rdy),
        .\cmd_pipe_plus.wr_data_addr_reg[3] (\cmd_pipe_plus.wr_data_addr_reg[3] ),
        .init_calib_complete_reg_rep__0(init_calib_complete_reg_rep__0),
        .init_calib_complete_reg_rep__1(init_calib_complete_reg_rep__1),
        .init_calib_complete_reg_rep__2(init_calib_complete_reg_rep__2),
        .mc_app_wdf_last_reg(mc_app_wdf_last_reg),
        .mc_app_wdf_wren_reg(mc_app_wdf_wren_reg),
        .\my_empty_reg[7] (\my_empty_reg[7] ),
        .\my_empty_reg[7]_0 (\my_empty_reg[7]_0 ),
        .\my_empty_reg[7]_1 (\my_empty_reg[7]_1 ),
        .p_0_in(p_0_in),
        .pointer_we(pointer_we),
        .pointer_wr_data(pointer_wr_data),
        .ram_init_done_r(ram_init_done_r),
        .\read_data_indx.rd_data_upd_indx_r_reg_0 (ui_cmd0_n_24),
        .reset(reset),
        .sys_rst(sys_rst),
        .w_cmd_rdy(w_cmd_rdy),
        .wr_accepted(wr_accepted),
        .wr_data_buf_addr(wr_data_buf_addr),
        .\wr_req_counter.wr_req_cnt_r_reg[0]_0 (ui_cmd0_n_25),
        .\wr_req_counter.wr_req_cnt_r_reg[0]_1 (ui_cmd0_n_4),
        .\wr_req_counter.wr_req_cnt_r_reg[1]_0 (wr_req_cnt_r),
        .wready_reg(wready_reg),
        .wready_reg_rep__0(wready_reg_rep__0));
endmodule

module Alarm_Clock_mig_7series_0_0_mig_7series_v4_0_ui_wr_data
   (wr_data_buf_addr,
    p_0_in,
    app_wdf_rdy,
    app_rdy_ns,
    \wr_req_counter.wr_req_cnt_r_reg[1]_0 ,
    Q,
    \my_empty_reg[7] ,
    \my_empty_reg[7]_0 ,
    \my_empty_reg[7]_1 ,
    sys_rst,
    pointer_we,
    pointer_wr_data,
    ADDRD,
    \cmd_pipe_plus.wr_data_addr_reg[3] ,
    E,
    accept_ns,
    \read_data_indx.rd_data_upd_indx_r_reg_0 ,
    reset,
    w_cmd_rdy,
    mc_app_wdf_last_reg,
    mc_app_wdf_wren_reg,
    wr_accepted,
    \wr_req_counter.wr_req_cnt_r_reg[0]_0 ,
    ram_init_done_r,
    wready_reg_rep__0,
    wready_reg,
    init_calib_complete_reg_rep__2,
    init_calib_complete_reg_rep__1,
    init_calib_complete_reg_rep__0,
    \wr_req_counter.wr_req_cnt_r_reg[0]_1 );
  output [3:0]wr_data_buf_addr;
  output [0:0]p_0_in;
  output app_wdf_rdy;
  output app_rdy_ns;
  output [1:0]\wr_req_counter.wr_req_cnt_r_reg[1]_0 ;
  output [3:0]Q;
  output [11:0]\my_empty_reg[7] ;
  output [143:0]\my_empty_reg[7]_0 ;
  output [11:0]\my_empty_reg[7]_1 ;
  input sys_rst;
  input pointer_we;
  input [3:0]pointer_wr_data;
  input [3:0]ADDRD;
  input [3:0]\cmd_pipe_plus.wr_data_addr_reg[3] ;
  input [0:0]E;
  input accept_ns;
  input \read_data_indx.rd_data_upd_indx_r_reg_0 ;
  input reset;
  input w_cmd_rdy;
  input mc_app_wdf_last_reg;
  input mc_app_wdf_wren_reg;
  input wr_accepted;
  input \wr_req_counter.wr_req_cnt_r_reg[0]_0 ;
  input ram_init_done_r;
  input [127:0]wready_reg_rep__0;
  input [15:0]wready_reg;
  input init_calib_complete_reg_rep__2;
  input init_calib_complete_reg_rep__1;
  input init_calib_complete_reg_rep__0;
  input \wr_req_counter.wr_req_cnt_r_reg[0]_1 ;

  wire [3:0]ADDRD;
  wire [0:0]E;
  wire [3:0]Q;
  wire accept_ns;
  wire app_rdy_ns;
  wire app_rdy_r_i_3_n_0;
  wire [127:0]app_wdf_data_r1;
  wire app_wdf_end_ns1;
  wire app_wdf_end_r1;
  wire [15:0]app_wdf_mask_r1;
  wire app_wdf_rdy;
  wire app_wdf_rdy_r_copy1;
  wire app_wdf_rdy_r_copy2;
  wire app_wdf_rdy_r_copy3;
  wire app_wdf_wren_ns1;
  wire app_wdf_wren_r1;
  wire [3:0]\cmd_pipe_plus.wr_data_addr_reg[3] ;
  wire [3:0]\data_buf_address_counter.data_buf_addr_cnt_r_reg__0 ;
  wire init_calib_complete_reg_rep__0;
  wire init_calib_complete_reg_rep__1;
  wire init_calib_complete_reg_rep__2;
  wire mc_app_wdf_last_reg;
  wire mc_app_wdf_wren_reg;
  wire [11:0]\my_empty_reg[7] ;
  wire [143:0]\my_empty_reg[7]_0 ;
  wire [11:0]\my_empty_reg[7]_1 ;
  wire \occupied_counter.occ_cnt[15]_i_1_n_0 ;
  wire \occupied_counter.occ_cnt_reg_n_0_[0] ;
  wire \occupied_counter.occ_cnt_reg_n_0_[10] ;
  wire \occupied_counter.occ_cnt_reg_n_0_[11] ;
  wire \occupied_counter.occ_cnt_reg_n_0_[12] ;
  wire \occupied_counter.occ_cnt_reg_n_0_[13] ;
  wire \occupied_counter.occ_cnt_reg_n_0_[15] ;
  wire \occupied_counter.occ_cnt_reg_n_0_[1] ;
  wire \occupied_counter.occ_cnt_reg_n_0_[2] ;
  wire \occupied_counter.occ_cnt_reg_n_0_[3] ;
  wire \occupied_counter.occ_cnt_reg_n_0_[4] ;
  wire \occupied_counter.occ_cnt_reg_n_0_[5] ;
  wire \occupied_counter.occ_cnt_reg_n_0_[6] ;
  wire \occupied_counter.occ_cnt_reg_n_0_[7] ;
  wire \occupied_counter.occ_cnt_reg_n_0_[8] ;
  wire \occupied_counter.occ_cnt_reg_n_0_[9] ;
  wire [0:0]p_0_in;
  wire [3:0]p_0_in__0;
  wire [1:1]p_0_in__0_0;
  wire [3:0]p_0_in__0__0;
  wire [3:0]p_0_in__1;
  wire [15:0]p_1_in;
  wire p_4_in;
  wire pointer_we;
  wire [3:0]pointer_wr_data;
  wire ram_init_done_r;
  wire \read_data_indx.rd_data_upd_indx_r_reg_0 ;
  wire reset;
  wire sys_rst;
  wire w_cmd_rdy;
  wire wb_wr_data_addr0_ns;
  wire wb_wr_data_addr0_r;
  wire [4:1]wb_wr_data_addr_r;
  wire [4:1]wb_wr_data_addr_w;
  wire wdf_rdy_ns;
  wire wr_accepted;
  wire [143:0]wr_buf_in_data;
  wire [143:0]wr_buf_out_data_w;
  wire wr_data_addr_le;
  wire [3:0]wr_data_buf_addr;
  wire [3:0]wr_data_pntr;
  wire [4:2]wr_req_cnt_r;
  wire \wr_req_counter.wr_req_cnt_r[1]_i_1_n_0 ;
  wire \wr_req_counter.wr_req_cnt_r[2]_i_1_n_0 ;
  wire \wr_req_counter.wr_req_cnt_r[3]_i_1_n_0 ;
  wire \wr_req_counter.wr_req_cnt_r[4]_i_1_n_0 ;
  wire \wr_req_counter.wr_req_cnt_r_reg[0]_0 ;
  wire \wr_req_counter.wr_req_cnt_r_reg[0]_1 ;
  wire [1:0]\wr_req_counter.wr_req_cnt_r_reg[1]_0 ;
  wire [15:0]wready_reg;
  wire [127:0]wready_reg_rep__0;
  wire [3:0]\write_data_control.wr_data_indx_r_reg__0 ;
  wire [1:0]\NLW_pointer_ram.rams[0].RAM32M0_DOA_UNCONNECTED ;
  wire [1:0]\NLW_pointer_ram.rams[0].RAM32M0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_pointer_ram.rams[1].RAM32M0_DOA_UNCONNECTED ;
  wire [1:0]\NLW_pointer_ram.rams[1].RAM32M0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_write_buffer.wr_buffer_ram[0].RAM32M0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_write_buffer.wr_buffer_ram[10].RAM32M0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_write_buffer.wr_buffer_ram[11].RAM32M0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_write_buffer.wr_buffer_ram[12].RAM32M0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_write_buffer.wr_buffer_ram[13].RAM32M0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_write_buffer.wr_buffer_ram[14].RAM32M0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_write_buffer.wr_buffer_ram[15].RAM32M0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_write_buffer.wr_buffer_ram[16].RAM32M0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_write_buffer.wr_buffer_ram[17].RAM32M0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_write_buffer.wr_buffer_ram[18].RAM32M0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_write_buffer.wr_buffer_ram[19].RAM32M0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_write_buffer.wr_buffer_ram[1].RAM32M0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_write_buffer.wr_buffer_ram[20].RAM32M0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_write_buffer.wr_buffer_ram[21].RAM32M0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_write_buffer.wr_buffer_ram[22].RAM32M0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_write_buffer.wr_buffer_ram[23].RAM32M0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_write_buffer.wr_buffer_ram[2].RAM32M0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_write_buffer.wr_buffer_ram[3].RAM32M0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_write_buffer.wr_buffer_ram[4].RAM32M0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_write_buffer.wr_buffer_ram[5].RAM32M0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_write_buffer.wr_buffer_ram[6].RAM32M0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_write_buffer.wr_buffer_ram[7].RAM32M0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_write_buffer.wr_buffer_ram[8].RAM32M0_DOD_UNCONNECTED ;
  wire [1:0]\NLW_write_buffer.wr_buffer_ram[9].RAM32M0_DOD_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAA82)) 
    app_rdy_r_i_1
       (.I0(accept_ns),
        .I1(\wr_req_counter.wr_req_cnt_r_reg[1]_0 [0]),
        .I2(\read_data_indx.rd_data_upd_indx_r_reg_0 ),
        .I3(reset),
        .I4(\wr_req_counter.wr_req_cnt_r[3]_i_1_n_0 ),
        .I5(app_rdy_r_i_3_n_0),
        .O(app_rdy_ns));
  LUT6 #(
    .INIT(64'hFC7EF9FCFFFFFFFF)) 
    app_rdy_r_i_3
       (.I0(\wr_req_counter.wr_req_cnt_r_reg[1]_0 [0]),
        .I1(\wr_req_counter.wr_req_cnt_r_reg[1]_0 [1]),
        .I2(wr_req_cnt_r[2]),
        .I3(p_0_in),
        .I4(wr_accepted),
        .I5(\wr_req_counter.wr_req_cnt_r[4]_i_1_n_0 ),
        .O(app_rdy_r_i_3_n_0));
  FDRE \app_wdf_data_r1_reg[0] 
       (.C(sys_rst),
        .CE(app_wdf_rdy_r_copy2),
        .D(wready_reg_rep__0[0]),
        .Q(app_wdf_data_r1[0]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[100] 
       (.C(sys_rst),
        .CE(app_wdf_rdy_r_copy2),
        .D(wready_reg_rep__0[100]),
        .Q(app_wdf_data_r1[100]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[101] 
       (.C(sys_rst),
        .CE(app_wdf_rdy_r_copy2),
        .D(wready_reg_rep__0[101]),
        .Q(app_wdf_data_r1[101]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[102] 
       (.C(sys_rst),
        .CE(app_wdf_rdy_r_copy2),
        .D(wready_reg_rep__0[102]),
        .Q(app_wdf_data_r1[102]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[103] 
       (.C(sys_rst),
        .CE(app_wdf_rdy_r_copy2),
        .D(wready_reg_rep__0[103]),
        .Q(app_wdf_data_r1[103]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[104] 
       (.C(sys_rst),
        .CE(app_wdf_rdy_r_copy2),
        .D(wready_reg_rep__0[104]),
        .Q(app_wdf_data_r1[104]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[105] 
       (.C(sys_rst),
        .CE(app_wdf_rdy_r_copy2),
        .D(wready_reg_rep__0[105]),
        .Q(app_wdf_data_r1[105]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[106] 
       (.C(sys_rst),
        .CE(app_wdf_rdy_r_copy2),
        .D(wready_reg_rep__0[106]),
        .Q(app_wdf_data_r1[106]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[107] 
       (.C(sys_rst),
        .CE(app_wdf_rdy_r_copy2),
        .D(wready_reg_rep__0[107]),
        .Q(app_wdf_data_r1[107]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[108] 
       (.C(sys_rst),
        .CE(app_wdf_rdy_r_copy2),
        .D(wready_reg_rep__0[108]),
        .Q(app_wdf_data_r1[108]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[109] 
       (.C(sys_rst),
        .CE(app_wdf_rdy_r_copy2),
        .D(wready_reg_rep__0[109]),
        .Q(app_wdf_data_r1[109]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[10] 
       (.C(sys_rst),
        .CE(app_wdf_rdy_r_copy2),
        .D(wready_reg_rep__0[10]),
        .Q(app_wdf_data_r1[10]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[110] 
       (.C(sys_rst),
        .CE(app_wdf_rdy_r_copy2),
        .D(wready_reg_rep__0[110]),
        .Q(app_wdf_data_r1[110]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[111] 
       (.C(sys_rst),
        .CE(app_wdf_rdy_r_copy2),
        .D(wready_reg_rep__0[111]),
        .Q(app_wdf_data_r1[111]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[112] 
       (.C(sys_rst),
        .CE(app_wdf_rdy_r_copy2),
        .D(wready_reg_rep__0[112]),
        .Q(app_wdf_data_r1[112]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[113] 
       (.C(sys_rst),
        .CE(app_wdf_rdy_r_copy2),
        .D(wready_reg_rep__0[113]),
        .Q(app_wdf_data_r1[113]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[114] 
       (.C(sys_rst),
        .CE(app_wdf_rdy_r_copy2),
        .D(wready_reg_rep__0[114]),
        .Q(app_wdf_data_r1[114]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[115] 
       (.C(sys_rst),
        .CE(app_wdf_rdy_r_copy2),
        .D(wready_reg_rep__0[115]),
        .Q(app_wdf_data_r1[115]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[116] 
       (.C(sys_rst),
        .CE(app_wdf_rdy_r_copy2),
        .D(wready_reg_rep__0[116]),
        .Q(app_wdf_data_r1[116]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[117] 
       (.C(sys_rst),
        .CE(app_wdf_rdy_r_copy2),
        .D(wready_reg_rep__0[117]),
        .Q(app_wdf_data_r1[117]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[118] 
       (.C(sys_rst),
        .CE(app_wdf_rdy_r_copy2),
        .D(wready_reg_rep__0[118]),
        .Q(app_wdf_data_r1[118]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[119] 
       (.C(sys_rst),
        .CE(app_wdf_rdy_r_copy2),
        .D(wready_reg_rep__0[119]),
        .Q(app_wdf_data_r1[119]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[11] 
       (.C(sys_rst),
        .CE(app_wdf_rdy_r_copy2),
        .D(wready_reg_rep__0[11]),
        .Q(app_wdf_data_r1[11]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[120] 
       (.C(sys_rst),
        .CE(app_wdf_rdy_r_copy2),
        .D(wready_reg_rep__0[120]),
        .Q(app_wdf_data_r1[120]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[121] 
       (.C(sys_rst),
        .CE(app_wdf_rdy_r_copy2),
        .D(wready_reg_rep__0[121]),
        .Q(app_wdf_data_r1[121]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[122] 
       (.C(sys_rst),
        .CE(app_wdf_rdy_r_copy2),
        .D(wready_reg_rep__0[122]),
        .Q(app_wdf_data_r1[122]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[123] 
       (.C(sys_rst),
        .CE(app_wdf_rdy_r_copy2),
        .D(wready_reg_rep__0[123]),
        .Q(app_wdf_data_r1[123]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[124] 
       (.C(sys_rst),
        .CE(app_wdf_rdy_r_copy2),
        .D(wready_reg_rep__0[124]),
        .Q(app_wdf_data_r1[124]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[125] 
       (.C(sys_rst),
        .CE(app_wdf_rdy_r_copy2),
        .D(wready_reg_rep__0[125]),
        .Q(app_wdf_data_r1[125]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[126] 
       (.C(sys_rst),
        .CE(app_wdf_rdy_r_copy2),
        .D(wready_reg_rep__0[126]),
        .Q(app_wdf_data_r1[126]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[127] 
       (.C(sys_rst),
        .CE(app_wdf_rdy_r_copy2),
        .D(wready_reg_rep__0[127]),
        .Q(app_wdf_data_r1[127]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[12] 
       (.C(sys_rst),
        .CE(app_wdf_rdy_r_copy2),
        .D(wready_reg_rep__0[12]),
        .Q(app_wdf_data_r1[12]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[13] 
       (.C(sys_rst),
        .CE(app_wdf_rdy_r_copy2),
        .D(wready_reg_rep__0[13]),
        .Q(app_wdf_data_r1[13]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[14] 
       (.C(sys_rst),
        .CE(app_wdf_rdy_r_copy2),
        .D(wready_reg_rep__0[14]),
        .Q(app_wdf_data_r1[14]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[15] 
       (.C(sys_rst),
        .CE(app_wdf_rdy_r_copy2),
        .D(wready_reg_rep__0[15]),
        .Q(app_wdf_data_r1[15]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[16] 
       (.C(sys_rst),
        .CE(app_wdf_rdy_r_copy2),
        .D(wready_reg_rep__0[16]),
        .Q(app_wdf_data_r1[16]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[17] 
       (.C(sys_rst),
        .CE(app_wdf_rdy_r_copy2),
        .D(wready_reg_rep__0[17]),
        .Q(app_wdf_data_r1[17]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[18] 
       (.C(sys_rst),
        .CE(app_wdf_rdy_r_copy2),
        .D(wready_reg_rep__0[18]),
        .Q(app_wdf_data_r1[18]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[19] 
       (.C(sys_rst),
        .CE(app_wdf_rdy_r_copy2),
        .D(wready_reg_rep__0[19]),
        .Q(app_wdf_data_r1[19]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[1] 
       (.C(sys_rst),
        .CE(app_wdf_rdy_r_copy2),
        .D(wready_reg_rep__0[1]),
        .Q(app_wdf_data_r1[1]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[20] 
       (.C(sys_rst),
        .CE(app_wdf_rdy_r_copy2),
        .D(wready_reg_rep__0[20]),
        .Q(app_wdf_data_r1[20]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[21] 
       (.C(sys_rst),
        .CE(app_wdf_rdy_r_copy2),
        .D(wready_reg_rep__0[21]),
        .Q(app_wdf_data_r1[21]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[22] 
       (.C(sys_rst),
        .CE(app_wdf_rdy_r_copy2),
        .D(wready_reg_rep__0[22]),
        .Q(app_wdf_data_r1[22]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[23] 
       (.C(sys_rst),
        .CE(app_wdf_rdy_r_copy2),
        .D(wready_reg_rep__0[23]),
        .Q(app_wdf_data_r1[23]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[24] 
       (.C(sys_rst),
        .CE(app_wdf_rdy_r_copy2),
        .D(wready_reg_rep__0[24]),
        .Q(app_wdf_data_r1[24]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[25] 
       (.C(sys_rst),
        .CE(app_wdf_rdy_r_copy2),
        .D(wready_reg_rep__0[25]),
        .Q(app_wdf_data_r1[25]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[26] 
       (.C(sys_rst),
        .CE(app_wdf_rdy_r_copy2),
        .D(wready_reg_rep__0[26]),
        .Q(app_wdf_data_r1[26]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[27] 
       (.C(sys_rst),
        .CE(app_wdf_rdy_r_copy2),
        .D(wready_reg_rep__0[27]),
        .Q(app_wdf_data_r1[27]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[28] 
       (.C(sys_rst),
        .CE(app_wdf_rdy_r_copy2),
        .D(wready_reg_rep__0[28]),
        .Q(app_wdf_data_r1[28]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[29] 
       (.C(sys_rst),
        .CE(app_wdf_rdy_r_copy2),
        .D(wready_reg_rep__0[29]),
        .Q(app_wdf_data_r1[29]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[2] 
       (.C(sys_rst),
        .CE(app_wdf_rdy_r_copy2),
        .D(wready_reg_rep__0[2]),
        .Q(app_wdf_data_r1[2]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[30] 
       (.C(sys_rst),
        .CE(app_wdf_rdy_r_copy2),
        .D(wready_reg_rep__0[30]),
        .Q(app_wdf_data_r1[30]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[31] 
       (.C(sys_rst),
        .CE(app_wdf_rdy_r_copy2),
        .D(wready_reg_rep__0[31]),
        .Q(app_wdf_data_r1[31]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[32] 
       (.C(sys_rst),
        .CE(app_wdf_rdy_r_copy2),
        .D(wready_reg_rep__0[32]),
        .Q(app_wdf_data_r1[32]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[33] 
       (.C(sys_rst),
        .CE(app_wdf_rdy_r_copy2),
        .D(wready_reg_rep__0[33]),
        .Q(app_wdf_data_r1[33]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[34] 
       (.C(sys_rst),
        .CE(app_wdf_rdy_r_copy2),
        .D(wready_reg_rep__0[34]),
        .Q(app_wdf_data_r1[34]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[35] 
       (.C(sys_rst),
        .CE(app_wdf_rdy_r_copy2),
        .D(wready_reg_rep__0[35]),
        .Q(app_wdf_data_r1[35]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[36] 
       (.C(sys_rst),
        .CE(app_wdf_rdy_r_copy2),
        .D(wready_reg_rep__0[36]),
        .Q(app_wdf_data_r1[36]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[37] 
       (.C(sys_rst),
        .CE(app_wdf_rdy_r_copy2),
        .D(wready_reg_rep__0[37]),
        .Q(app_wdf_data_r1[37]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[38] 
       (.C(sys_rst),
        .CE(app_wdf_rdy_r_copy2),
        .D(wready_reg_rep__0[38]),
        .Q(app_wdf_data_r1[38]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[39] 
       (.C(sys_rst),
        .CE(app_wdf_rdy_r_copy2),
        .D(wready_reg_rep__0[39]),
        .Q(app_wdf_data_r1[39]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[3] 
       (.C(sys_rst),
        .CE(app_wdf_rdy_r_copy2),
        .D(wready_reg_rep__0[3]),
        .Q(app_wdf_data_r1[3]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[40] 
       (.C(sys_rst),
        .CE(app_wdf_rdy_r_copy2),
        .D(wready_reg_rep__0[40]),
        .Q(app_wdf_data_r1[40]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[41] 
       (.C(sys_rst),
        .CE(app_wdf_rdy_r_copy2),
        .D(wready_reg_rep__0[41]),
        .Q(app_wdf_data_r1[41]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[42] 
       (.C(sys_rst),
        .CE(app_wdf_rdy_r_copy2),
        .D(wready_reg_rep__0[42]),
        .Q(app_wdf_data_r1[42]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[43] 
       (.C(sys_rst),
        .CE(app_wdf_rdy_r_copy2),
        .D(wready_reg_rep__0[43]),
        .Q(app_wdf_data_r1[43]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[44] 
       (.C(sys_rst),
        .CE(app_wdf_rdy_r_copy2),
        .D(wready_reg_rep__0[44]),
        .Q(app_wdf_data_r1[44]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[45] 
       (.C(sys_rst),
        .CE(app_wdf_rdy_r_copy2),
        .D(wready_reg_rep__0[45]),
        .Q(app_wdf_data_r1[45]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[46] 
       (.C(sys_rst),
        .CE(app_wdf_rdy_r_copy2),
        .D(wready_reg_rep__0[46]),
        .Q(app_wdf_data_r1[46]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[47] 
       (.C(sys_rst),
        .CE(app_wdf_rdy_r_copy2),
        .D(wready_reg_rep__0[47]),
        .Q(app_wdf_data_r1[47]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[48] 
       (.C(sys_rst),
        .CE(app_wdf_rdy_r_copy2),
        .D(wready_reg_rep__0[48]),
        .Q(app_wdf_data_r1[48]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[49] 
       (.C(sys_rst),
        .CE(app_wdf_rdy_r_copy2),
        .D(wready_reg_rep__0[49]),
        .Q(app_wdf_data_r1[49]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[4] 
       (.C(sys_rst),
        .CE(app_wdf_rdy_r_copy2),
        .D(wready_reg_rep__0[4]),
        .Q(app_wdf_data_r1[4]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[50] 
       (.C(sys_rst),
        .CE(app_wdf_rdy_r_copy2),
        .D(wready_reg_rep__0[50]),
        .Q(app_wdf_data_r1[50]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[51] 
       (.C(sys_rst),
        .CE(app_wdf_rdy_r_copy2),
        .D(wready_reg_rep__0[51]),
        .Q(app_wdf_data_r1[51]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[52] 
       (.C(sys_rst),
        .CE(app_wdf_rdy_r_copy2),
        .D(wready_reg_rep__0[52]),
        .Q(app_wdf_data_r1[52]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[53] 
       (.C(sys_rst),
        .CE(app_wdf_rdy_r_copy2),
        .D(wready_reg_rep__0[53]),
        .Q(app_wdf_data_r1[53]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[54] 
       (.C(sys_rst),
        .CE(app_wdf_rdy_r_copy2),
        .D(wready_reg_rep__0[54]),
        .Q(app_wdf_data_r1[54]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[55] 
       (.C(sys_rst),
        .CE(app_wdf_rdy_r_copy2),
        .D(wready_reg_rep__0[55]),
        .Q(app_wdf_data_r1[55]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[56] 
       (.C(sys_rst),
        .CE(app_wdf_rdy_r_copy2),
        .D(wready_reg_rep__0[56]),
        .Q(app_wdf_data_r1[56]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[57] 
       (.C(sys_rst),
        .CE(app_wdf_rdy_r_copy2),
        .D(wready_reg_rep__0[57]),
        .Q(app_wdf_data_r1[57]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[58] 
       (.C(sys_rst),
        .CE(app_wdf_rdy_r_copy2),
        .D(wready_reg_rep__0[58]),
        .Q(app_wdf_data_r1[58]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[59] 
       (.C(sys_rst),
        .CE(app_wdf_rdy_r_copy2),
        .D(wready_reg_rep__0[59]),
        .Q(app_wdf_data_r1[59]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[5] 
       (.C(sys_rst),
        .CE(app_wdf_rdy_r_copy2),
        .D(wready_reg_rep__0[5]),
        .Q(app_wdf_data_r1[5]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[60] 
       (.C(sys_rst),
        .CE(app_wdf_rdy_r_copy2),
        .D(wready_reg_rep__0[60]),
        .Q(app_wdf_data_r1[60]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[61] 
       (.C(sys_rst),
        .CE(app_wdf_rdy_r_copy2),
        .D(wready_reg_rep__0[61]),
        .Q(app_wdf_data_r1[61]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[62] 
       (.C(sys_rst),
        .CE(app_wdf_rdy_r_copy2),
        .D(wready_reg_rep__0[62]),
        .Q(app_wdf_data_r1[62]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[63] 
       (.C(sys_rst),
        .CE(app_wdf_rdy_r_copy2),
        .D(wready_reg_rep__0[63]),
        .Q(app_wdf_data_r1[63]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[64] 
       (.C(sys_rst),
        .CE(app_wdf_rdy_r_copy2),
        .D(wready_reg_rep__0[64]),
        .Q(app_wdf_data_r1[64]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[65] 
       (.C(sys_rst),
        .CE(app_wdf_rdy_r_copy2),
        .D(wready_reg_rep__0[65]),
        .Q(app_wdf_data_r1[65]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[66] 
       (.C(sys_rst),
        .CE(app_wdf_rdy_r_copy2),
        .D(wready_reg_rep__0[66]),
        .Q(app_wdf_data_r1[66]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[67] 
       (.C(sys_rst),
        .CE(app_wdf_rdy_r_copy2),
        .D(wready_reg_rep__0[67]),
        .Q(app_wdf_data_r1[67]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[68] 
       (.C(sys_rst),
        .CE(app_wdf_rdy_r_copy2),
        .D(wready_reg_rep__0[68]),
        .Q(app_wdf_data_r1[68]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[69] 
       (.C(sys_rst),
        .CE(app_wdf_rdy_r_copy2),
        .D(wready_reg_rep__0[69]),
        .Q(app_wdf_data_r1[69]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[6] 
       (.C(sys_rst),
        .CE(app_wdf_rdy_r_copy2),
        .D(wready_reg_rep__0[6]),
        .Q(app_wdf_data_r1[6]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[70] 
       (.C(sys_rst),
        .CE(app_wdf_rdy_r_copy2),
        .D(wready_reg_rep__0[70]),
        .Q(app_wdf_data_r1[70]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[71] 
       (.C(sys_rst),
        .CE(app_wdf_rdy_r_copy2),
        .D(wready_reg_rep__0[71]),
        .Q(app_wdf_data_r1[71]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[72] 
       (.C(sys_rst),
        .CE(app_wdf_rdy_r_copy2),
        .D(wready_reg_rep__0[72]),
        .Q(app_wdf_data_r1[72]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[73] 
       (.C(sys_rst),
        .CE(app_wdf_rdy_r_copy2),
        .D(wready_reg_rep__0[73]),
        .Q(app_wdf_data_r1[73]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[74] 
       (.C(sys_rst),
        .CE(app_wdf_rdy_r_copy2),
        .D(wready_reg_rep__0[74]),
        .Q(app_wdf_data_r1[74]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[75] 
       (.C(sys_rst),
        .CE(app_wdf_rdy_r_copy2),
        .D(wready_reg_rep__0[75]),
        .Q(app_wdf_data_r1[75]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[76] 
       (.C(sys_rst),
        .CE(app_wdf_rdy_r_copy2),
        .D(wready_reg_rep__0[76]),
        .Q(app_wdf_data_r1[76]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[77] 
       (.C(sys_rst),
        .CE(app_wdf_rdy_r_copy2),
        .D(wready_reg_rep__0[77]),
        .Q(app_wdf_data_r1[77]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[78] 
       (.C(sys_rst),
        .CE(app_wdf_rdy_r_copy2),
        .D(wready_reg_rep__0[78]),
        .Q(app_wdf_data_r1[78]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[79] 
       (.C(sys_rst),
        .CE(app_wdf_rdy_r_copy2),
        .D(wready_reg_rep__0[79]),
        .Q(app_wdf_data_r1[79]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[7] 
       (.C(sys_rst),
        .CE(app_wdf_rdy_r_copy2),
        .D(wready_reg_rep__0[7]),
        .Q(app_wdf_data_r1[7]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[80] 
       (.C(sys_rst),
        .CE(app_wdf_rdy_r_copy2),
        .D(wready_reg_rep__0[80]),
        .Q(app_wdf_data_r1[80]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[81] 
       (.C(sys_rst),
        .CE(app_wdf_rdy_r_copy2),
        .D(wready_reg_rep__0[81]),
        .Q(app_wdf_data_r1[81]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[82] 
       (.C(sys_rst),
        .CE(app_wdf_rdy_r_copy2),
        .D(wready_reg_rep__0[82]),
        .Q(app_wdf_data_r1[82]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[83] 
       (.C(sys_rst),
        .CE(app_wdf_rdy_r_copy2),
        .D(wready_reg_rep__0[83]),
        .Q(app_wdf_data_r1[83]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[84] 
       (.C(sys_rst),
        .CE(app_wdf_rdy_r_copy2),
        .D(wready_reg_rep__0[84]),
        .Q(app_wdf_data_r1[84]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[85] 
       (.C(sys_rst),
        .CE(app_wdf_rdy_r_copy2),
        .D(wready_reg_rep__0[85]),
        .Q(app_wdf_data_r1[85]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[86] 
       (.C(sys_rst),
        .CE(app_wdf_rdy_r_copy2),
        .D(wready_reg_rep__0[86]),
        .Q(app_wdf_data_r1[86]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[87] 
       (.C(sys_rst),
        .CE(app_wdf_rdy_r_copy2),
        .D(wready_reg_rep__0[87]),
        .Q(app_wdf_data_r1[87]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[88] 
       (.C(sys_rst),
        .CE(app_wdf_rdy_r_copy2),
        .D(wready_reg_rep__0[88]),
        .Q(app_wdf_data_r1[88]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[89] 
       (.C(sys_rst),
        .CE(app_wdf_rdy_r_copy2),
        .D(wready_reg_rep__0[89]),
        .Q(app_wdf_data_r1[89]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[8] 
       (.C(sys_rst),
        .CE(app_wdf_rdy_r_copy2),
        .D(wready_reg_rep__0[8]),
        .Q(app_wdf_data_r1[8]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[90] 
       (.C(sys_rst),
        .CE(app_wdf_rdy_r_copy2),
        .D(wready_reg_rep__0[90]),
        .Q(app_wdf_data_r1[90]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[91] 
       (.C(sys_rst),
        .CE(app_wdf_rdy_r_copy2),
        .D(wready_reg_rep__0[91]),
        .Q(app_wdf_data_r1[91]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[92] 
       (.C(sys_rst),
        .CE(app_wdf_rdy_r_copy2),
        .D(wready_reg_rep__0[92]),
        .Q(app_wdf_data_r1[92]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[93] 
       (.C(sys_rst),
        .CE(app_wdf_rdy_r_copy2),
        .D(wready_reg_rep__0[93]),
        .Q(app_wdf_data_r1[93]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[94] 
       (.C(sys_rst),
        .CE(app_wdf_rdy_r_copy2),
        .D(wready_reg_rep__0[94]),
        .Q(app_wdf_data_r1[94]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[95] 
       (.C(sys_rst),
        .CE(app_wdf_rdy_r_copy2),
        .D(wready_reg_rep__0[95]),
        .Q(app_wdf_data_r1[95]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[96] 
       (.C(sys_rst),
        .CE(app_wdf_rdy_r_copy2),
        .D(wready_reg_rep__0[96]),
        .Q(app_wdf_data_r1[96]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[97] 
       (.C(sys_rst),
        .CE(app_wdf_rdy_r_copy2),
        .D(wready_reg_rep__0[97]),
        .Q(app_wdf_data_r1[97]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[98] 
       (.C(sys_rst),
        .CE(app_wdf_rdy_r_copy2),
        .D(wready_reg_rep__0[98]),
        .Q(app_wdf_data_r1[98]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[99] 
       (.C(sys_rst),
        .CE(app_wdf_rdy_r_copy2),
        .D(wready_reg_rep__0[99]),
        .Q(app_wdf_data_r1[99]),
        .R(1'b0));
  FDRE \app_wdf_data_r1_reg[9] 
       (.C(sys_rst),
        .CE(app_wdf_rdy_r_copy2),
        .D(wready_reg_rep__0[9]),
        .Q(app_wdf_data_r1[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00B800B800FF0000)) 
    app_wdf_end_r1_i_1
       (.I0(w_cmd_rdy),
        .I1(app_wdf_rdy),
        .I2(mc_app_wdf_last_reg),
        .I3(reset),
        .I4(app_wdf_end_r1),
        .I5(app_wdf_rdy_r_copy2),
        .O(app_wdf_end_ns1));
  FDRE app_wdf_end_r1_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(app_wdf_end_ns1),
        .Q(app_wdf_end_r1),
        .R(1'b0));
  FDRE \app_wdf_mask_r1_reg[0] 
       (.C(sys_rst),
        .CE(app_wdf_rdy_r_copy2),
        .D(wready_reg[0]),
        .Q(app_wdf_mask_r1[0]),
        .R(1'b0));
  FDRE \app_wdf_mask_r1_reg[10] 
       (.C(sys_rst),
        .CE(app_wdf_rdy_r_copy2),
        .D(wready_reg[10]),
        .Q(app_wdf_mask_r1[10]),
        .R(1'b0));
  FDRE \app_wdf_mask_r1_reg[11] 
       (.C(sys_rst),
        .CE(app_wdf_rdy_r_copy2),
        .D(wready_reg[11]),
        .Q(app_wdf_mask_r1[11]),
        .R(1'b0));
  FDRE \app_wdf_mask_r1_reg[12] 
       (.C(sys_rst),
        .CE(app_wdf_rdy_r_copy2),
        .D(wready_reg[12]),
        .Q(app_wdf_mask_r1[12]),
        .R(1'b0));
  FDRE \app_wdf_mask_r1_reg[13] 
       (.C(sys_rst),
        .CE(app_wdf_rdy_r_copy2),
        .D(wready_reg[13]),
        .Q(app_wdf_mask_r1[13]),
        .R(1'b0));
  FDRE \app_wdf_mask_r1_reg[14] 
       (.C(sys_rst),
        .CE(app_wdf_rdy_r_copy2),
        .D(wready_reg[14]),
        .Q(app_wdf_mask_r1[14]),
        .R(1'b0));
  FDRE \app_wdf_mask_r1_reg[15] 
       (.C(sys_rst),
        .CE(app_wdf_rdy_r_copy2),
        .D(wready_reg[15]),
        .Q(app_wdf_mask_r1[15]),
        .R(1'b0));
  FDRE \app_wdf_mask_r1_reg[1] 
       (.C(sys_rst),
        .CE(app_wdf_rdy_r_copy2),
        .D(wready_reg[1]),
        .Q(app_wdf_mask_r1[1]),
        .R(1'b0));
  FDRE \app_wdf_mask_r1_reg[2] 
       (.C(sys_rst),
        .CE(app_wdf_rdy_r_copy2),
        .D(wready_reg[2]),
        .Q(app_wdf_mask_r1[2]),
        .R(1'b0));
  FDRE \app_wdf_mask_r1_reg[3] 
       (.C(sys_rst),
        .CE(app_wdf_rdy_r_copy2),
        .D(wready_reg[3]),
        .Q(app_wdf_mask_r1[3]),
        .R(1'b0));
  FDRE \app_wdf_mask_r1_reg[4] 
       (.C(sys_rst),
        .CE(app_wdf_rdy_r_copy2),
        .D(wready_reg[4]),
        .Q(app_wdf_mask_r1[4]),
        .R(1'b0));
  FDRE \app_wdf_mask_r1_reg[5] 
       (.C(sys_rst),
        .CE(app_wdf_rdy_r_copy2),
        .D(wready_reg[5]),
        .Q(app_wdf_mask_r1[5]),
        .R(1'b0));
  FDRE \app_wdf_mask_r1_reg[6] 
       (.C(sys_rst),
        .CE(app_wdf_rdy_r_copy2),
        .D(wready_reg[6]),
        .Q(app_wdf_mask_r1[6]),
        .R(1'b0));
  FDRE \app_wdf_mask_r1_reg[7] 
       (.C(sys_rst),
        .CE(app_wdf_rdy_r_copy2),
        .D(wready_reg[7]),
        .Q(app_wdf_mask_r1[7]),
        .R(1'b0));
  FDRE \app_wdf_mask_r1_reg[8] 
       (.C(sys_rst),
        .CE(app_wdf_rdy_r_copy2),
        .D(wready_reg[8]),
        .Q(app_wdf_mask_r1[8]),
        .R(1'b0));
  FDRE \app_wdf_mask_r1_reg[9] 
       (.C(sys_rst),
        .CE(app_wdf_rdy_r_copy2),
        .D(wready_reg[9]),
        .Q(app_wdf_mask_r1[9]),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE app_wdf_rdy_r_copy1_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(wdf_rdy_ns),
        .Q(app_wdf_rdy_r_copy1),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE app_wdf_rdy_r_copy2_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(wdf_rdy_ns),
        .Q(app_wdf_rdy_r_copy2),
        .R(1'b0));
  (* equivalent_register_removal = "no" *) 
  FDRE app_wdf_rdy_r_copy3_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(wdf_rdy_ns),
        .Q(app_wdf_rdy_r_copy3),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00B800B800FF0000)) 
    app_wdf_wren_r1_i_1
       (.I0(w_cmd_rdy),
        .I1(app_wdf_rdy),
        .I2(mc_app_wdf_wren_reg),
        .I3(reset),
        .I4(app_wdf_wren_r1),
        .I5(app_wdf_rdy_r_copy2),
        .O(app_wdf_wren_ns1));
  FDRE app_wdf_wren_r1_reg
       (.C(sys_rst),
        .CE(1'b1),
        .D(app_wdf_wren_ns1),
        .Q(app_wdf_wren_r1),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair886" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \data_buf_address_counter.data_buf_addr_cnt_r[0]_i_1 
       (.I0(\data_buf_address_counter.data_buf_addr_cnt_r_reg__0 [0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair886" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \data_buf_address_counter.data_buf_addr_cnt_r[1]_i_1 
       (.I0(\data_buf_address_counter.data_buf_addr_cnt_r_reg__0 [0]),
        .I1(\data_buf_address_counter.data_buf_addr_cnt_r_reg__0 [1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair884" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \data_buf_address_counter.data_buf_addr_cnt_r[2]_i_1 
       (.I0(\data_buf_address_counter.data_buf_addr_cnt_r_reg__0 [0]),
        .I1(\data_buf_address_counter.data_buf_addr_cnt_r_reg__0 [1]),
        .I2(\data_buf_address_counter.data_buf_addr_cnt_r_reg__0 [2]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair884" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \data_buf_address_counter.data_buf_addr_cnt_r[3]_i_2 
       (.I0(\data_buf_address_counter.data_buf_addr_cnt_r_reg__0 [1]),
        .I1(\data_buf_address_counter.data_buf_addr_cnt_r_reg__0 [0]),
        .I2(\data_buf_address_counter.data_buf_addr_cnt_r_reg__0 [2]),
        .I3(\data_buf_address_counter.data_buf_addr_cnt_r_reg__0 [3]),
        .O(p_0_in__0[3]));
  FDRE \data_buf_address_counter.data_buf_addr_cnt_r_reg[0] 
       (.C(sys_rst),
        .CE(wr_accepted),
        .D(p_0_in__0[0]),
        .Q(\data_buf_address_counter.data_buf_addr_cnt_r_reg__0 [0]),
        .R(reset));
  FDRE \data_buf_address_counter.data_buf_addr_cnt_r_reg[1] 
       (.C(sys_rst),
        .CE(wr_accepted),
        .D(p_0_in__0[1]),
        .Q(\data_buf_address_counter.data_buf_addr_cnt_r_reg__0 [1]),
        .R(reset));
  FDRE \data_buf_address_counter.data_buf_addr_cnt_r_reg[2] 
       (.C(sys_rst),
        .CE(wr_accepted),
        .D(p_0_in__0[2]),
        .Q(\data_buf_address_counter.data_buf_addr_cnt_r_reg__0 [2]),
        .R(reset));
  FDRE \data_buf_address_counter.data_buf_addr_cnt_r_reg[3] 
       (.C(sys_rst),
        .CE(wr_accepted),
        .D(p_0_in__0[3]),
        .Q(\data_buf_address_counter.data_buf_addr_cnt_r_reg__0 [3]),
        .R(reset));
  LUT2 #(
    .INIT(4'hB)) 
    mem_reg_0_15_0_5_i_5
       (.I0(\my_empty_reg[7]_0 [45]),
        .I1(init_calib_complete_reg_rep__1),
        .O(\my_empty_reg[7]_1 [0]));
  LUT2 #(
    .INIT(4'hB)) 
    mem_reg_0_15_12_17_i_2__1
       (.I0(\my_empty_reg[7]_0 [66]),
        .I1(init_calib_complete_reg_rep__1),
        .O(\my_empty_reg[7] [1]));
  LUT2 #(
    .INIT(4'hB)) 
    mem_reg_0_15_12_17_i_6
       (.I0(\my_empty_reg[7]_0 [15]),
        .I1(init_calib_complete_reg_rep__2),
        .O(\my_empty_reg[7]_1 [2]));
  LUT2 #(
    .INIT(4'hB)) 
    mem_reg_0_15_18_23_i_3
       (.I0(\my_empty_reg[7]_0 [95]),
        .I1(init_calib_complete_reg_rep__0),
        .O(\my_empty_reg[7]_1 [3]));
  LUT2 #(
    .INIT(4'hB)) 
    mem_reg_0_15_24_29_i_2__1
       (.I0(\my_empty_reg[7]_0 [0]),
        .I1(init_calib_complete_reg_rep__2),
        .O(\my_empty_reg[7] [2]));
  LUT2 #(
    .INIT(4'hB)) 
    mem_reg_0_15_30_35_i_2__0
       (.I0(\my_empty_reg[7]_0 [12]),
        .I1(init_calib_complete_reg_rep__2),
        .O(\my_empty_reg[7]_1 [4]));
  LUT2 #(
    .INIT(4'hB)) 
    mem_reg_0_15_30_35_i_5
       (.I0(\my_empty_reg[7]_0 [54]),
        .I1(init_calib_complete_reg_rep__1),
        .O(\my_empty_reg[7] [3]));
  LUT2 #(
    .INIT(4'hB)) 
    mem_reg_0_15_36_41_i_2__0
       (.I0(\my_empty_reg[7]_0 [70]),
        .I1(init_calib_complete_reg_rep__1),
        .O(\my_empty_reg[7] [4]));
  LUT2 #(
    .INIT(4'hB)) 
    mem_reg_0_15_36_41_i_6
       (.I0(\my_empty_reg[7]_0 [3]),
        .I1(init_calib_complete_reg_rep__2),
        .O(\my_empty_reg[7] [5]));
  LUT2 #(
    .INIT(4'hB)) 
    mem_reg_0_15_42_47_i_1__1
       (.I0(\my_empty_reg[7]_0 [58]),
        .I1(init_calib_complete_reg_rep__1),
        .O(\my_empty_reg[7]_1 [5]));
  LUT2 #(
    .INIT(4'hB)) 
    mem_reg_0_15_42_47_i_3__0
       (.I0(\my_empty_reg[7]_0 [83]),
        .I1(init_calib_complete_reg_rep__0),
        .O(\my_empty_reg[7] [6]));
  LUT2 #(
    .INIT(4'hB)) 
    mem_reg_0_15_42_47_i_4__2
       (.I0(\my_empty_reg[7]_0 [74]),
        .I1(init_calib_complete_reg_rep__1),
        .O(\my_empty_reg[7]_1 [6]));
  LUT2 #(
    .INIT(4'hB)) 
    mem_reg_0_15_48_53_i_4__1
       (.I0(\my_empty_reg[7]_0 [33]),
        .I1(init_calib_complete_reg_rep__2),
        .O(\my_empty_reg[7] [7]));
  LUT2 #(
    .INIT(4'hB)) 
    mem_reg_0_15_48_53_i_4__2
       (.I0(\my_empty_reg[7]_0 [41]),
        .I1(init_calib_complete_reg_rep__1),
        .O(\my_empty_reg[7]_1 [7]));
  LUT2 #(
    .INIT(4'hB)) 
    mem_reg_0_15_54_59_i_4__0
       (.I0(\my_empty_reg[7]_0 [4]),
        .I1(init_calib_complete_reg_rep__2),
        .O(\my_empty_reg[7] [8]));
  LUT2 #(
    .INIT(4'hB)) 
    mem_reg_0_15_54_59_i_4__1
       (.I0(\my_empty_reg[7]_0 [11]),
        .I1(init_calib_complete_reg_rep__2),
        .O(\my_empty_reg[7]_1 [8]));
  LUT2 #(
    .INIT(4'hB)) 
    mem_reg_0_15_60_65_i_1__2
       (.I0(\my_empty_reg[7]_0 [91]),
        .I1(init_calib_complete_reg_rep__0),
        .O(\my_empty_reg[7]_1 [9]));
  LUT2 #(
    .INIT(4'hB)) 
    mem_reg_0_15_60_65_i_6
       (.I0(\my_empty_reg[7]_0 [7]),
        .I1(init_calib_complete_reg_rep__2),
        .O(\my_empty_reg[7] [9]));
  LUT2 #(
    .INIT(4'hB)) 
    mem_reg_0_15_66_71_i_1__0
       (.I0(\my_empty_reg[7]_0 [62]),
        .I1(init_calib_complete_reg_rep__1),
        .O(\my_empty_reg[7]_1 [10]));
  LUT2 #(
    .INIT(4'hB)) 
    mem_reg_0_15_66_71_i_3
       (.I0(\my_empty_reg[7]_0 [87]),
        .I1(init_calib_complete_reg_rep__0),
        .O(\my_empty_reg[7] [10]));
  LUT2 #(
    .INIT(4'hB)) 
    mem_reg_0_15_66_71_i_4__0
       (.I0(\my_empty_reg[7]_0 [78]),
        .I1(init_calib_complete_reg_rep__1),
        .O(\my_empty_reg[7]_1 [11]));
  LUT2 #(
    .INIT(4'hB)) 
    mem_reg_0_15_6_11_i_3__0
       (.I0(\my_empty_reg[7]_0 [50]),
        .I1(init_calib_complete_reg_rep__1),
        .O(\my_empty_reg[7] [0]));
  LUT2 #(
    .INIT(4'hB)) 
    mem_reg_0_15_6_11_i_4__0
       (.I0(\my_empty_reg[7]_0 [8]),
        .I1(init_calib_complete_reg_rep__2),
        .O(\my_empty_reg[7]_1 [1]));
  LUT2 #(
    .INIT(4'hB)) 
    mem_reg_0_15_72_77_i_4__0
       (.I0(\my_empty_reg[7]_0 [37]),
        .I1(init_calib_complete_reg_rep__1),
        .O(\my_empty_reg[7] [11]));
  (* equivalent_register_removal = "no" *) 
  FDRE \occupied_counter.app_wdf_rdy_r_reg 
       (.C(sys_rst),
        .CE(1'b1),
        .D(wdf_rdy_ns),
        .Q(app_wdf_rdy),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair881" *) 
  LUT4 #(
    .INIT(16'hEAAA)) 
    \occupied_counter.occ_cnt[0]_i_1 
       (.I0(\occupied_counter.occ_cnt_reg_n_0_[1] ),
        .I1(app_wdf_rdy_r_copy1),
        .I2(app_wdf_end_r1),
        .I3(app_wdf_wren_r1),
        .O(p_1_in[0]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \occupied_counter.occ_cnt[10]_i_1 
       (.I0(\occupied_counter.occ_cnt_reg_n_0_[9] ),
        .I1(app_wdf_wren_r1),
        .I2(app_wdf_end_r1),
        .I3(app_wdf_rdy_r_copy1),
        .I4(\occupied_counter.occ_cnt_reg_n_0_[11] ),
        .O(p_1_in[10]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \occupied_counter.occ_cnt[11]_i_1 
       (.I0(\occupied_counter.occ_cnt_reg_n_0_[10] ),
        .I1(app_wdf_wren_r1),
        .I2(app_wdf_end_r1),
        .I3(app_wdf_rdy_r_copy1),
        .I4(\occupied_counter.occ_cnt_reg_n_0_[12] ),
        .O(p_1_in[11]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \occupied_counter.occ_cnt[12]_i_1 
       (.I0(\occupied_counter.occ_cnt_reg_n_0_[11] ),
        .I1(app_wdf_wren_r1),
        .I2(app_wdf_end_r1),
        .I3(app_wdf_rdy_r_copy1),
        .I4(\occupied_counter.occ_cnt_reg_n_0_[13] ),
        .O(p_1_in[12]));
  (* SOFT_HLUTNM = "soft_lutpair882" *) 
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \occupied_counter.occ_cnt[13]_i_1 
       (.I0(\occupied_counter.occ_cnt_reg_n_0_[12] ),
        .I1(app_wdf_wren_r1),
        .I2(app_wdf_end_r1),
        .I3(app_wdf_rdy_r_copy1),
        .I4(p_4_in),
        .O(p_1_in[13]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \occupied_counter.occ_cnt[14]_i_1 
       (.I0(\occupied_counter.occ_cnt_reg_n_0_[13] ),
        .I1(app_wdf_wren_r1),
        .I2(app_wdf_end_r1),
        .I3(app_wdf_rdy_r_copy1),
        .I4(\occupied_counter.occ_cnt_reg_n_0_[15] ),
        .O(p_1_in[14]));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \occupied_counter.occ_cnt[15]_i_1 
       (.I0(p_0_in),
        .I1(app_wdf_rdy_r_copy1),
        .I2(app_wdf_end_r1),
        .I3(app_wdf_wren_r1),
        .O(\occupied_counter.occ_cnt[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair882" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \occupied_counter.occ_cnt[15]_i_2 
       (.I0(app_wdf_wren_r1),
        .I1(app_wdf_end_r1),
        .I2(app_wdf_rdy_r_copy1),
        .I3(p_4_in),
        .O(p_1_in[15]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \occupied_counter.occ_cnt[1]_i_1 
       (.I0(\occupied_counter.occ_cnt_reg_n_0_[0] ),
        .I1(app_wdf_wren_r1),
        .I2(app_wdf_end_r1),
        .I3(app_wdf_rdy_r_copy1),
        .I4(\occupied_counter.occ_cnt_reg_n_0_[2] ),
        .O(p_1_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair881" *) 
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \occupied_counter.occ_cnt[2]_i_1 
       (.I0(\occupied_counter.occ_cnt_reg_n_0_[1] ),
        .I1(app_wdf_wren_r1),
        .I2(app_wdf_end_r1),
        .I3(app_wdf_rdy_r_copy1),
        .I4(\occupied_counter.occ_cnt_reg_n_0_[3] ),
        .O(p_1_in[2]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \occupied_counter.occ_cnt[3]_i_1 
       (.I0(\occupied_counter.occ_cnt_reg_n_0_[2] ),
        .I1(app_wdf_wren_r1),
        .I2(app_wdf_end_r1),
        .I3(app_wdf_rdy_r_copy1),
        .I4(\occupied_counter.occ_cnt_reg_n_0_[4] ),
        .O(p_1_in[3]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \occupied_counter.occ_cnt[4]_i_1 
       (.I0(\occupied_counter.occ_cnt_reg_n_0_[3] ),
        .I1(app_wdf_wren_r1),
        .I2(app_wdf_end_r1),
        .I3(app_wdf_rdy_r_copy1),
        .I4(\occupied_counter.occ_cnt_reg_n_0_[5] ),
        .O(p_1_in[4]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \occupied_counter.occ_cnt[5]_i_1 
       (.I0(\occupied_counter.occ_cnt_reg_n_0_[4] ),
        .I1(app_wdf_wren_r1),
        .I2(app_wdf_end_r1),
        .I3(app_wdf_rdy_r_copy1),
        .I4(\occupied_counter.occ_cnt_reg_n_0_[6] ),
        .O(p_1_in[5]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \occupied_counter.occ_cnt[6]_i_1 
       (.I0(\occupied_counter.occ_cnt_reg_n_0_[5] ),
        .I1(app_wdf_wren_r1),
        .I2(app_wdf_end_r1),
        .I3(app_wdf_rdy_r_copy1),
        .I4(\occupied_counter.occ_cnt_reg_n_0_[7] ),
        .O(p_1_in[6]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \occupied_counter.occ_cnt[7]_i_1 
       (.I0(\occupied_counter.occ_cnt_reg_n_0_[6] ),
        .I1(app_wdf_wren_r1),
        .I2(app_wdf_end_r1),
        .I3(app_wdf_rdy_r_copy1),
        .I4(\occupied_counter.occ_cnt_reg_n_0_[8] ),
        .O(p_1_in[7]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \occupied_counter.occ_cnt[8]_i_1 
       (.I0(\occupied_counter.occ_cnt_reg_n_0_[7] ),
        .I1(app_wdf_wren_r1),
        .I2(app_wdf_end_r1),
        .I3(app_wdf_rdy_r_copy1),
        .I4(\occupied_counter.occ_cnt_reg_n_0_[9] ),
        .O(p_1_in[8]));
  (* SOFT_HLUTNM = "soft_lutpair879" *) 
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \occupied_counter.occ_cnt[9]_i_1 
       (.I0(\occupied_counter.occ_cnt_reg_n_0_[8] ),
        .I1(app_wdf_wren_r1),
        .I2(app_wdf_end_r1),
        .I3(app_wdf_rdy_r_copy1),
        .I4(\occupied_counter.occ_cnt_reg_n_0_[10] ),
        .O(p_1_in[9]));
  FDRE \occupied_counter.occ_cnt_reg[0] 
       (.C(sys_rst),
        .CE(\occupied_counter.occ_cnt[15]_i_1_n_0 ),
        .D(p_1_in[0]),
        .Q(\occupied_counter.occ_cnt_reg_n_0_[0] ),
        .R(reset));
  FDRE \occupied_counter.occ_cnt_reg[10] 
       (.C(sys_rst),
        .CE(\occupied_counter.occ_cnt[15]_i_1_n_0 ),
        .D(p_1_in[10]),
        .Q(\occupied_counter.occ_cnt_reg_n_0_[10] ),
        .R(reset));
  FDRE \occupied_counter.occ_cnt_reg[11] 
       (.C(sys_rst),
        .CE(\occupied_counter.occ_cnt[15]_i_1_n_0 ),
        .D(p_1_in[11]),
        .Q(\occupied_counter.occ_cnt_reg_n_0_[11] ),
        .R(reset));
  FDRE \occupied_counter.occ_cnt_reg[12] 
       (.C(sys_rst),
        .CE(\occupied_counter.occ_cnt[15]_i_1_n_0 ),
        .D(p_1_in[12]),
        .Q(\occupied_counter.occ_cnt_reg_n_0_[12] ),
        .R(reset));
  FDRE \occupied_counter.occ_cnt_reg[13] 
       (.C(sys_rst),
        .CE(\occupied_counter.occ_cnt[15]_i_1_n_0 ),
        .D(p_1_in[13]),
        .Q(\occupied_counter.occ_cnt_reg_n_0_[13] ),
        .R(reset));
  FDRE \occupied_counter.occ_cnt_reg[14] 
       (.C(sys_rst),
        .CE(\occupied_counter.occ_cnt[15]_i_1_n_0 ),
        .D(p_1_in[14]),
        .Q(p_4_in),
        .R(reset));
  FDRE \occupied_counter.occ_cnt_reg[15] 
       (.C(sys_rst),
        .CE(\occupied_counter.occ_cnt[15]_i_1_n_0 ),
        .D(p_1_in[15]),
        .Q(\occupied_counter.occ_cnt_reg_n_0_[15] ),
        .R(reset));
  FDRE \occupied_counter.occ_cnt_reg[1] 
       (.C(sys_rst),
        .CE(\occupied_counter.occ_cnt[15]_i_1_n_0 ),
        .D(p_1_in[1]),
        .Q(\occupied_counter.occ_cnt_reg_n_0_[1] ),
        .R(reset));
  FDRE \occupied_counter.occ_cnt_reg[2] 
       (.C(sys_rst),
        .CE(\occupied_counter.occ_cnt[15]_i_1_n_0 ),
        .D(p_1_in[2]),
        .Q(\occupied_counter.occ_cnt_reg_n_0_[2] ),
        .R(reset));
  FDRE \occupied_counter.occ_cnt_reg[3] 
       (.C(sys_rst),
        .CE(\occupied_counter.occ_cnt[15]_i_1_n_0 ),
        .D(p_1_in[3]),
        .Q(\occupied_counter.occ_cnt_reg_n_0_[3] ),
        .R(reset));
  FDRE \occupied_counter.occ_cnt_reg[4] 
       (.C(sys_rst),
        .CE(\occupied_counter.occ_cnt[15]_i_1_n_0 ),
        .D(p_1_in[4]),
        .Q(\occupied_counter.occ_cnt_reg_n_0_[4] ),
        .R(reset));
  FDRE \occupied_counter.occ_cnt_reg[5] 
       (.C(sys_rst),
        .CE(\occupied_counter.occ_cnt[15]_i_1_n_0 ),
        .D(p_1_in[5]),
        .Q(\occupied_counter.occ_cnt_reg_n_0_[5] ),
        .R(reset));
  FDRE \occupied_counter.occ_cnt_reg[6] 
       (.C(sys_rst),
        .CE(\occupied_counter.occ_cnt[15]_i_1_n_0 ),
        .D(p_1_in[6]),
        .Q(\occupied_counter.occ_cnt_reg_n_0_[6] ),
        .R(reset));
  FDRE \occupied_counter.occ_cnt_reg[7] 
       (.C(sys_rst),
        .CE(\occupied_counter.occ_cnt[15]_i_1_n_0 ),
        .D(p_1_in[7]),
        .Q(\occupied_counter.occ_cnt_reg_n_0_[7] ),
        .R(reset));
  FDRE \occupied_counter.occ_cnt_reg[8] 
       (.C(sys_rst),
        .CE(\occupied_counter.occ_cnt[15]_i_1_n_0 ),
        .D(p_1_in[8]),
        .Q(\occupied_counter.occ_cnt_reg_n_0_[8] ),
        .R(reset));
  FDRE \occupied_counter.occ_cnt_reg[9] 
       (.C(sys_rst),
        .CE(\occupied_counter.occ_cnt[15]_i_1_n_0 ),
        .D(p_1_in[9]),
        .Q(\occupied_counter.occ_cnt_reg_n_0_[9] ),
        .R(reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
    \pointer_ram.rams[0].RAM32M0 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRB({1'b0,\data_buf_address_counter.data_buf_addr_cnt_r_reg__0 }),
        .ADDRC({1'b0,\write_data_control.wr_data_indx_r_reg__0 }),
        .ADDRD({1'b0,ADDRD}),
        .DIA({1'b0,1'b0}),
        .DIB(pointer_wr_data[1:0]),
        .DIC(pointer_wr_data[1:0]),
        .DID({1'b0,1'b0}),
        .DOA(\NLW_pointer_ram.rams[0].RAM32M0_DOA_UNCONNECTED [1:0]),
        .DOB(wr_data_buf_addr[1:0]),
        .DOC(wr_data_pntr[1:0]),
        .DOD(\NLW_pointer_ram.rams[0].RAM32M0_DOD_UNCONNECTED [1:0]),
        .WCLK(sys_rst),
        .WE(pointer_we));
  (* BOX_TYPE = "PRIMITIVE" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
    \pointer_ram.rams[1].RAM32M0 
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRB({1'b0,\data_buf_address_counter.data_buf_addr_cnt_r_reg__0 }),
        .ADDRC({1'b0,\write_data_control.wr_data_indx_r_reg__0 }),
        .ADDRD({1'b0,ADDRD}),
        .DIA({1'b0,1'b0}),
        .DIB(pointer_wr_data[3:2]),
        .DIC(pointer_wr_data[3:2]),
        .DID({1'b0,1'b0}),
        .DOA(\NLW_pointer_ram.rams[1].RAM32M0_DOA_UNCONNECTED [1:0]),
        .DOB(wr_data_buf_addr[3:2]),
        .DOC(wr_data_pntr[3:2]),
        .DOD(\NLW_pointer_ram.rams[1].RAM32M0_DOD_UNCONNECTED [1:0]),
        .WCLK(sys_rst),
        .WE(pointer_we));
  (* SOFT_HLUTNM = "soft_lutpair887" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \read_data_indx.rd_data_indx_r[0]_i_1 
       (.I0(Q[0]),
        .O(p_0_in__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair887" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \read_data_indx.rd_data_indx_r[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair883" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \read_data_indx.rd_data_indx_r[2]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(p_0_in__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair883" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \read_data_indx.rd_data_indx_r[3]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(p_0_in__1[3]));
  FDRE \read_data_indx.rd_data_indx_r_reg[0] 
       (.C(sys_rst),
        .CE(E),
        .D(p_0_in__1[0]),
        .Q(Q[0]),
        .R(reset));
  FDRE \read_data_indx.rd_data_indx_r_reg[1] 
       (.C(sys_rst),
        .CE(E),
        .D(p_0_in__1[1]),
        .Q(Q[1]),
        .R(reset));
  FDRE \read_data_indx.rd_data_indx_r_reg[2] 
       (.C(sys_rst),
        .CE(E),
        .D(p_0_in__1[2]),
        .Q(Q[2]),
        .R(reset));
  FDRE \read_data_indx.rd_data_indx_r_reg[3] 
       (.C(sys_rst),
        .CE(E),
        .D(p_0_in__1[3]),
        .Q(Q[3]),
        .R(reset));
  FDRE \read_data_indx.rd_data_upd_indx_r_reg 
       (.C(sys_rst),
        .CE(1'b1),
        .D(E),
        .Q(p_0_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair880" *) 
  LUT4 #(
    .INIT(16'hC69C)) 
    \wr_req_counter.wr_req_cnt_r[1]_i_1 
       (.I0(\wr_req_counter.wr_req_cnt_r_reg[1]_0 [0]),
        .I1(\wr_req_counter.wr_req_cnt_r_reg[1]_0 [1]),
        .I2(p_0_in),
        .I3(wr_accepted),
        .O(\wr_req_counter.wr_req_cnt_r[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair880" *) 
  LUT5 #(
    .INIT(32'hF078E1F0)) 
    \wr_req_counter.wr_req_cnt_r[2]_i_1 
       (.I0(\wr_req_counter.wr_req_cnt_r_reg[1]_0 [0]),
        .I1(\wr_req_counter.wr_req_cnt_r_reg[1]_0 [1]),
        .I2(wr_req_cnt_r[2]),
        .I3(p_0_in),
        .I4(wr_accepted),
        .O(\wr_req_counter.wr_req_cnt_r[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF007F80FE01FF00)) 
    \wr_req_counter.wr_req_cnt_r[3]_i_1 
       (.I0(\wr_req_counter.wr_req_cnt_r_reg[1]_0 [1]),
        .I1(\wr_req_counter.wr_req_cnt_r_reg[1]_0 [0]),
        .I2(wr_req_cnt_r[2]),
        .I3(wr_req_cnt_r[3]),
        .I4(p_0_in),
        .I5(wr_accepted),
        .O(\wr_req_counter.wr_req_cnt_r[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF00007FFE8001)) 
    \wr_req_counter.wr_req_cnt_r[4]_i_1 
       (.I0(\wr_req_counter.wr_req_cnt_r_reg[1]_0 [1]),
        .I1(\wr_req_counter.wr_req_cnt_r_reg[0]_0 ),
        .I2(wr_req_cnt_r[2]),
        .I3(wr_req_cnt_r[3]),
        .I4(wr_req_cnt_r[4]),
        .I5(\read_data_indx.rd_data_upd_indx_r_reg_0 ),
        .O(\wr_req_counter.wr_req_cnt_r[4]_i_1_n_0 ));
  FDRE \wr_req_counter.wr_req_cnt_r_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\wr_req_counter.wr_req_cnt_r_reg[0]_1 ),
        .Q(\wr_req_counter.wr_req_cnt_r_reg[1]_0 [0]),
        .R(reset));
  FDRE \wr_req_counter.wr_req_cnt_r_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\wr_req_counter.wr_req_cnt_r[1]_i_1_n_0 ),
        .Q(\wr_req_counter.wr_req_cnt_r_reg[1]_0 [1]),
        .R(reset));
  FDRE \wr_req_counter.wr_req_cnt_r_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\wr_req_counter.wr_req_cnt_r[2]_i_1_n_0 ),
        .Q(wr_req_cnt_r[2]),
        .R(reset));
  FDRE \wr_req_counter.wr_req_cnt_r_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\wr_req_counter.wr_req_cnt_r[3]_i_1_n_0 ),
        .Q(wr_req_cnt_r[3]),
        .R(reset));
  FDRE \wr_req_counter.wr_req_cnt_r_reg[4] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(\wr_req_counter.wr_req_cnt_r[4]_i_1_n_0 ),
        .Q(wr_req_cnt_r[4]),
        .R(reset));
  FDRE \write_buffer.wr_buf_out_data_reg[0] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(wr_buf_out_data_w[0]),
        .Q(\my_empty_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[100] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(wr_buf_out_data_w[100]),
        .Q(\my_empty_reg[7]_0 [100]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[101] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(wr_buf_out_data_w[101]),
        .Q(\my_empty_reg[7]_0 [101]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[102] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(wr_buf_out_data_w[102]),
        .Q(\my_empty_reg[7]_0 [102]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[103] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(wr_buf_out_data_w[103]),
        .Q(\my_empty_reg[7]_0 [103]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[104] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(wr_buf_out_data_w[104]),
        .Q(\my_empty_reg[7]_0 [104]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[105] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(wr_buf_out_data_w[105]),
        .Q(\my_empty_reg[7]_0 [105]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[106] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(wr_buf_out_data_w[106]),
        .Q(\my_empty_reg[7]_0 [106]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[107] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(wr_buf_out_data_w[107]),
        .Q(\my_empty_reg[7]_0 [107]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[108] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(wr_buf_out_data_w[108]),
        .Q(\my_empty_reg[7]_0 [108]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[109] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(wr_buf_out_data_w[109]),
        .Q(\my_empty_reg[7]_0 [109]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[10] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(wr_buf_out_data_w[10]),
        .Q(\my_empty_reg[7]_0 [10]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[110] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(wr_buf_out_data_w[110]),
        .Q(\my_empty_reg[7]_0 [110]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[111] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(wr_buf_out_data_w[111]),
        .Q(\my_empty_reg[7]_0 [111]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[112] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(wr_buf_out_data_w[112]),
        .Q(\my_empty_reg[7]_0 [112]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[113] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(wr_buf_out_data_w[113]),
        .Q(\my_empty_reg[7]_0 [113]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[114] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(wr_buf_out_data_w[114]),
        .Q(\my_empty_reg[7]_0 [114]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[115] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(wr_buf_out_data_w[115]),
        .Q(\my_empty_reg[7]_0 [115]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[116] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(wr_buf_out_data_w[116]),
        .Q(\my_empty_reg[7]_0 [116]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[117] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(wr_buf_out_data_w[117]),
        .Q(\my_empty_reg[7]_0 [117]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[118] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(wr_buf_out_data_w[118]),
        .Q(\my_empty_reg[7]_0 [118]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[119] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(wr_buf_out_data_w[119]),
        .Q(\my_empty_reg[7]_0 [119]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[11] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(wr_buf_out_data_w[11]),
        .Q(\my_empty_reg[7]_0 [11]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[120] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(wr_buf_out_data_w[120]),
        .Q(\my_empty_reg[7]_0 [120]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[121] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(wr_buf_out_data_w[121]),
        .Q(\my_empty_reg[7]_0 [121]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[122] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(wr_buf_out_data_w[122]),
        .Q(\my_empty_reg[7]_0 [122]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[123] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(wr_buf_out_data_w[123]),
        .Q(\my_empty_reg[7]_0 [123]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[124] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(wr_buf_out_data_w[124]),
        .Q(\my_empty_reg[7]_0 [124]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[125] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(wr_buf_out_data_w[125]),
        .Q(\my_empty_reg[7]_0 [125]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[126] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(wr_buf_out_data_w[126]),
        .Q(\my_empty_reg[7]_0 [126]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[127] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(wr_buf_out_data_w[127]),
        .Q(\my_empty_reg[7]_0 [127]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[128] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(wr_buf_out_data_w[128]),
        .Q(\my_empty_reg[7]_0 [128]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[129] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(wr_buf_out_data_w[129]),
        .Q(\my_empty_reg[7]_0 [129]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[12] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(wr_buf_out_data_w[12]),
        .Q(\my_empty_reg[7]_0 [12]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[130] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(wr_buf_out_data_w[130]),
        .Q(\my_empty_reg[7]_0 [130]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[131] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(wr_buf_out_data_w[131]),
        .Q(\my_empty_reg[7]_0 [131]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[132] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(wr_buf_out_data_w[132]),
        .Q(\my_empty_reg[7]_0 [132]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[133] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(wr_buf_out_data_w[133]),
        .Q(\my_empty_reg[7]_0 [133]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[134] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(wr_buf_out_data_w[134]),
        .Q(\my_empty_reg[7]_0 [134]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[135] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(wr_buf_out_data_w[135]),
        .Q(\my_empty_reg[7]_0 [135]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[136] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(wr_buf_out_data_w[136]),
        .Q(\my_empty_reg[7]_0 [136]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[137] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(wr_buf_out_data_w[137]),
        .Q(\my_empty_reg[7]_0 [137]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[138] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(wr_buf_out_data_w[138]),
        .Q(\my_empty_reg[7]_0 [138]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[139] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(wr_buf_out_data_w[139]),
        .Q(\my_empty_reg[7]_0 [139]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[13] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(wr_buf_out_data_w[13]),
        .Q(\my_empty_reg[7]_0 [13]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[140] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(wr_buf_out_data_w[140]),
        .Q(\my_empty_reg[7]_0 [140]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[141] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(wr_buf_out_data_w[141]),
        .Q(\my_empty_reg[7]_0 [141]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[142] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(wr_buf_out_data_w[142]),
        .Q(\my_empty_reg[7]_0 [142]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[143] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(wr_buf_out_data_w[143]),
        .Q(\my_empty_reg[7]_0 [143]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[14] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(wr_buf_out_data_w[14]),
        .Q(\my_empty_reg[7]_0 [14]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[15] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(wr_buf_out_data_w[15]),
        .Q(\my_empty_reg[7]_0 [15]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[16] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(wr_buf_out_data_w[16]),
        .Q(\my_empty_reg[7]_0 [16]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[17] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(wr_buf_out_data_w[17]),
        .Q(\my_empty_reg[7]_0 [17]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[18] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(wr_buf_out_data_w[18]),
        .Q(\my_empty_reg[7]_0 [18]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[19] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(wr_buf_out_data_w[19]),
        .Q(\my_empty_reg[7]_0 [19]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(wr_buf_out_data_w[1]),
        .Q(\my_empty_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[20] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(wr_buf_out_data_w[20]),
        .Q(\my_empty_reg[7]_0 [20]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[21] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(wr_buf_out_data_w[21]),
        .Q(\my_empty_reg[7]_0 [21]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[22] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(wr_buf_out_data_w[22]),
        .Q(\my_empty_reg[7]_0 [22]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[23] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(wr_buf_out_data_w[23]),
        .Q(\my_empty_reg[7]_0 [23]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[24] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(wr_buf_out_data_w[24]),
        .Q(\my_empty_reg[7]_0 [24]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[25] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(wr_buf_out_data_w[25]),
        .Q(\my_empty_reg[7]_0 [25]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[26] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(wr_buf_out_data_w[26]),
        .Q(\my_empty_reg[7]_0 [26]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[27] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(wr_buf_out_data_w[27]),
        .Q(\my_empty_reg[7]_0 [27]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[28] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(wr_buf_out_data_w[28]),
        .Q(\my_empty_reg[7]_0 [28]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[29] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(wr_buf_out_data_w[29]),
        .Q(\my_empty_reg[7]_0 [29]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(wr_buf_out_data_w[2]),
        .Q(\my_empty_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[30] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(wr_buf_out_data_w[30]),
        .Q(\my_empty_reg[7]_0 [30]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[31] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(wr_buf_out_data_w[31]),
        .Q(\my_empty_reg[7]_0 [31]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[32] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(wr_buf_out_data_w[32]),
        .Q(\my_empty_reg[7]_0 [32]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[33] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(wr_buf_out_data_w[33]),
        .Q(\my_empty_reg[7]_0 [33]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[34] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(wr_buf_out_data_w[34]),
        .Q(\my_empty_reg[7]_0 [34]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[35] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(wr_buf_out_data_w[35]),
        .Q(\my_empty_reg[7]_0 [35]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[36] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(wr_buf_out_data_w[36]),
        .Q(\my_empty_reg[7]_0 [36]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[37] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(wr_buf_out_data_w[37]),
        .Q(\my_empty_reg[7]_0 [37]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[38] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(wr_buf_out_data_w[38]),
        .Q(\my_empty_reg[7]_0 [38]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[39] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(wr_buf_out_data_w[39]),
        .Q(\my_empty_reg[7]_0 [39]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(wr_buf_out_data_w[3]),
        .Q(\my_empty_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[40] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(wr_buf_out_data_w[40]),
        .Q(\my_empty_reg[7]_0 [40]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[41] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(wr_buf_out_data_w[41]),
        .Q(\my_empty_reg[7]_0 [41]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[42] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(wr_buf_out_data_w[42]),
        .Q(\my_empty_reg[7]_0 [42]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[43] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(wr_buf_out_data_w[43]),
        .Q(\my_empty_reg[7]_0 [43]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[44] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(wr_buf_out_data_w[44]),
        .Q(\my_empty_reg[7]_0 [44]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[45] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(wr_buf_out_data_w[45]),
        .Q(\my_empty_reg[7]_0 [45]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[46] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(wr_buf_out_data_w[46]),
        .Q(\my_empty_reg[7]_0 [46]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[47] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(wr_buf_out_data_w[47]),
        .Q(\my_empty_reg[7]_0 [47]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[48] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(wr_buf_out_data_w[48]),
        .Q(\my_empty_reg[7]_0 [48]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[49] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(wr_buf_out_data_w[49]),
        .Q(\my_empty_reg[7]_0 [49]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[4] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(wr_buf_out_data_w[4]),
        .Q(\my_empty_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[50] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(wr_buf_out_data_w[50]),
        .Q(\my_empty_reg[7]_0 [50]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[51] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(wr_buf_out_data_w[51]),
        .Q(\my_empty_reg[7]_0 [51]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[52] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(wr_buf_out_data_w[52]),
        .Q(\my_empty_reg[7]_0 [52]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[53] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(wr_buf_out_data_w[53]),
        .Q(\my_empty_reg[7]_0 [53]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[54] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(wr_buf_out_data_w[54]),
        .Q(\my_empty_reg[7]_0 [54]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[55] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(wr_buf_out_data_w[55]),
        .Q(\my_empty_reg[7]_0 [55]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[56] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(wr_buf_out_data_w[56]),
        .Q(\my_empty_reg[7]_0 [56]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[57] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(wr_buf_out_data_w[57]),
        .Q(\my_empty_reg[7]_0 [57]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[58] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(wr_buf_out_data_w[58]),
        .Q(\my_empty_reg[7]_0 [58]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[59] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(wr_buf_out_data_w[59]),
        .Q(\my_empty_reg[7]_0 [59]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[5] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(wr_buf_out_data_w[5]),
        .Q(\my_empty_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[60] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(wr_buf_out_data_w[60]),
        .Q(\my_empty_reg[7]_0 [60]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[61] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(wr_buf_out_data_w[61]),
        .Q(\my_empty_reg[7]_0 [61]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[62] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(wr_buf_out_data_w[62]),
        .Q(\my_empty_reg[7]_0 [62]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[63] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(wr_buf_out_data_w[63]),
        .Q(\my_empty_reg[7]_0 [63]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[64] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(wr_buf_out_data_w[64]),
        .Q(\my_empty_reg[7]_0 [64]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[65] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(wr_buf_out_data_w[65]),
        .Q(\my_empty_reg[7]_0 [65]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[66] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(wr_buf_out_data_w[66]),
        .Q(\my_empty_reg[7]_0 [66]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[67] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(wr_buf_out_data_w[67]),
        .Q(\my_empty_reg[7]_0 [67]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[68] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(wr_buf_out_data_w[68]),
        .Q(\my_empty_reg[7]_0 [68]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[69] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(wr_buf_out_data_w[69]),
        .Q(\my_empty_reg[7]_0 [69]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[6] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(wr_buf_out_data_w[6]),
        .Q(\my_empty_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[70] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(wr_buf_out_data_w[70]),
        .Q(\my_empty_reg[7]_0 [70]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[71] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(wr_buf_out_data_w[71]),
        .Q(\my_empty_reg[7]_0 [71]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[72] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(wr_buf_out_data_w[72]),
        .Q(\my_empty_reg[7]_0 [72]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[73] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(wr_buf_out_data_w[73]),
        .Q(\my_empty_reg[7]_0 [73]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[74] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(wr_buf_out_data_w[74]),
        .Q(\my_empty_reg[7]_0 [74]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[75] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(wr_buf_out_data_w[75]),
        .Q(\my_empty_reg[7]_0 [75]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[76] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(wr_buf_out_data_w[76]),
        .Q(\my_empty_reg[7]_0 [76]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[77] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(wr_buf_out_data_w[77]),
        .Q(\my_empty_reg[7]_0 [77]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[78] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(wr_buf_out_data_w[78]),
        .Q(\my_empty_reg[7]_0 [78]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[79] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(wr_buf_out_data_w[79]),
        .Q(\my_empty_reg[7]_0 [79]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[7] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(wr_buf_out_data_w[7]),
        .Q(\my_empty_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[80] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(wr_buf_out_data_w[80]),
        .Q(\my_empty_reg[7]_0 [80]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[81] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(wr_buf_out_data_w[81]),
        .Q(\my_empty_reg[7]_0 [81]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[82] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(wr_buf_out_data_w[82]),
        .Q(\my_empty_reg[7]_0 [82]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[83] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(wr_buf_out_data_w[83]),
        .Q(\my_empty_reg[7]_0 [83]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[84] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(wr_buf_out_data_w[84]),
        .Q(\my_empty_reg[7]_0 [84]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[85] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(wr_buf_out_data_w[85]),
        .Q(\my_empty_reg[7]_0 [85]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[86] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(wr_buf_out_data_w[86]),
        .Q(\my_empty_reg[7]_0 [86]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[87] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(wr_buf_out_data_w[87]),
        .Q(\my_empty_reg[7]_0 [87]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[88] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(wr_buf_out_data_w[88]),
        .Q(\my_empty_reg[7]_0 [88]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[89] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(wr_buf_out_data_w[89]),
        .Q(\my_empty_reg[7]_0 [89]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[8] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(wr_buf_out_data_w[8]),
        .Q(\my_empty_reg[7]_0 [8]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[90] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(wr_buf_out_data_w[90]),
        .Q(\my_empty_reg[7]_0 [90]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[91] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(wr_buf_out_data_w[91]),
        .Q(\my_empty_reg[7]_0 [91]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[92] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(wr_buf_out_data_w[92]),
        .Q(\my_empty_reg[7]_0 [92]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[93] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(wr_buf_out_data_w[93]),
        .Q(\my_empty_reg[7]_0 [93]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[94] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(wr_buf_out_data_w[94]),
        .Q(\my_empty_reg[7]_0 [94]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[95] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(wr_buf_out_data_w[95]),
        .Q(\my_empty_reg[7]_0 [95]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[96] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(wr_buf_out_data_w[96]),
        .Q(\my_empty_reg[7]_0 [96]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[97] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(wr_buf_out_data_w[97]),
        .Q(\my_empty_reg[7]_0 [97]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[98] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(wr_buf_out_data_w[98]),
        .Q(\my_empty_reg[7]_0 [98]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[99] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(wr_buf_out_data_w[99]),
        .Q(\my_empty_reg[7]_0 [99]),
        .R(1'b0));
  FDRE \write_buffer.wr_buf_out_data_reg[9] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(wr_buf_out_data_w[9]),
        .Q(\my_empty_reg[7]_0 [9]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
    \write_buffer.wr_buffer_ram[0].RAM32M0 
       (.ADDRA({\cmd_pipe_plus.wr_data_addr_reg[3] ,1'b0}),
        .ADDRB({\cmd_pipe_plus.wr_data_addr_reg[3] ,1'b0}),
        .ADDRC({\cmd_pipe_plus.wr_data_addr_reg[3] ,1'b0}),
        .ADDRD({wb_wr_data_addr_w,wb_wr_data_addr0_ns}),
        .DIA(wr_buf_in_data[5:4]),
        .DIB(wr_buf_in_data[3:2]),
        .DIC(wr_buf_in_data[1:0]),
        .DID({1'b0,1'b0}),
        .DOA(wr_buf_out_data_w[5:4]),
        .DOB(wr_buf_out_data_w[3:2]),
        .DOC(wr_buf_out_data_w[1:0]),
        .DOD(\NLW_write_buffer.wr_buffer_ram[0].RAM32M0_DOD_UNCONNECTED [1:0]),
        .WCLK(sys_rst),
        .WE(wdf_rdy_ns));
  LUT6 #(
    .INIT(64'h4040404040444444)) 
    \write_buffer.wr_buffer_ram[0].RAM32M0_i_1 
       (.I0(reset),
        .I1(ram_init_done_r),
        .I2(p_0_in),
        .I3(p_0_in__0_0),
        .I4(p_4_in),
        .I5(\occupied_counter.occ_cnt_reg_n_0_[15] ),
        .O(wdf_rdy_ns));
  LUT4 #(
    .INIT(16'h00AC)) 
    \write_buffer.wr_buffer_ram[0].RAM32M0_i_10 
       (.I0(wr_data_pntr[1]),
        .I1(wb_wr_data_addr_r[2]),
        .I2(wr_data_addr_le),
        .I3(reset),
        .O(wb_wr_data_addr_w[2]));
  LUT4 #(
    .INIT(16'h00AC)) 
    \write_buffer.wr_buffer_ram[0].RAM32M0_i_11 
       (.I0(wr_data_pntr[0]),
        .I1(wb_wr_data_addr_r[1]),
        .I2(wr_data_addr_le),
        .I3(reset),
        .O(wb_wr_data_addr_w[1]));
  LUT5 #(
    .INIT(32'h02020F00)) 
    \write_buffer.wr_buffer_ram[0].RAM32M0_i_12 
       (.I0(app_wdf_rdy_r_copy3),
        .I1(app_wdf_end_r1),
        .I2(reset),
        .I3(wb_wr_data_addr0_r),
        .I4(app_wdf_wren_r1),
        .O(wb_wr_data_addr0_ns));
  (* SOFT_HLUTNM = "soft_lutpair879" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \write_buffer.wr_buffer_ram[0].RAM32M0_i_13 
       (.I0(app_wdf_wren_r1),
        .I1(app_wdf_end_r1),
        .I2(app_wdf_rdy_r_copy1),
        .O(p_0_in__0_0));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[0].RAM32M0_i_2 
       (.I0(wready_reg_rep__0[5]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[5]),
        .O(wr_buf_in_data[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[0].RAM32M0_i_3 
       (.I0(wready_reg_rep__0[4]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[4]),
        .O(wr_buf_in_data[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[0].RAM32M0_i_4 
       (.I0(wready_reg_rep__0[3]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[3]),
        .O(wr_buf_in_data[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[0].RAM32M0_i_5 
       (.I0(wready_reg_rep__0[2]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[2]),
        .O(wr_buf_in_data[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[0].RAM32M0_i_6 
       (.I0(wready_reg_rep__0[1]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[1]),
        .O(wr_buf_in_data[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[0].RAM32M0_i_7 
       (.I0(wready_reg_rep__0[0]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[0]),
        .O(wr_buf_in_data[0]));
  LUT4 #(
    .INIT(16'h00AC)) 
    \write_buffer.wr_buffer_ram[0].RAM32M0_i_8 
       (.I0(wr_data_pntr[3]),
        .I1(wb_wr_data_addr_r[4]),
        .I2(wr_data_addr_le),
        .I3(reset),
        .O(wb_wr_data_addr_w[4]));
  LUT4 #(
    .INIT(16'h00AC)) 
    \write_buffer.wr_buffer_ram[0].RAM32M0_i_9 
       (.I0(wr_data_pntr[2]),
        .I1(wb_wr_data_addr_r[3]),
        .I2(wr_data_addr_le),
        .I3(reset),
        .O(wb_wr_data_addr_w[3]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
    \write_buffer.wr_buffer_ram[10].RAM32M0 
       (.ADDRA({\cmd_pipe_plus.wr_data_addr_reg[3] ,1'b0}),
        .ADDRB({\cmd_pipe_plus.wr_data_addr_reg[3] ,1'b0}),
        .ADDRC({\cmd_pipe_plus.wr_data_addr_reg[3] ,1'b0}),
        .ADDRD({wb_wr_data_addr_w,wb_wr_data_addr0_ns}),
        .DIA(wr_buf_in_data[65:64]),
        .DIB(wr_buf_in_data[63:62]),
        .DIC(wr_buf_in_data[61:60]),
        .DID({1'b0,1'b0}),
        .DOA(wr_buf_out_data_w[65:64]),
        .DOB(wr_buf_out_data_w[63:62]),
        .DOC(wr_buf_out_data_w[61:60]),
        .DOD(\NLW_write_buffer.wr_buffer_ram[10].RAM32M0_DOD_UNCONNECTED [1:0]),
        .WCLK(sys_rst),
        .WE(wdf_rdy_ns));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[10].RAM32M0_i_1 
       (.I0(wready_reg_rep__0[65]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[65]),
        .O(wr_buf_in_data[65]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[10].RAM32M0_i_2 
       (.I0(wready_reg_rep__0[64]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[64]),
        .O(wr_buf_in_data[64]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[10].RAM32M0_i_3 
       (.I0(wready_reg_rep__0[63]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[63]),
        .O(wr_buf_in_data[63]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[10].RAM32M0_i_4 
       (.I0(wready_reg_rep__0[62]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[62]),
        .O(wr_buf_in_data[62]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[10].RAM32M0_i_5 
       (.I0(wready_reg_rep__0[61]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[61]),
        .O(wr_buf_in_data[61]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[10].RAM32M0_i_6 
       (.I0(wready_reg_rep__0[60]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[60]),
        .O(wr_buf_in_data[60]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
    \write_buffer.wr_buffer_ram[11].RAM32M0 
       (.ADDRA({\cmd_pipe_plus.wr_data_addr_reg[3] ,1'b0}),
        .ADDRB({\cmd_pipe_plus.wr_data_addr_reg[3] ,1'b0}),
        .ADDRC({\cmd_pipe_plus.wr_data_addr_reg[3] ,1'b0}),
        .ADDRD({wb_wr_data_addr_w,wb_wr_data_addr0_ns}),
        .DIA(wr_buf_in_data[71:70]),
        .DIB(wr_buf_in_data[69:68]),
        .DIC(wr_buf_in_data[67:66]),
        .DID({1'b0,1'b0}),
        .DOA(wr_buf_out_data_w[71:70]),
        .DOB(wr_buf_out_data_w[69:68]),
        .DOC(wr_buf_out_data_w[67:66]),
        .DOD(\NLW_write_buffer.wr_buffer_ram[11].RAM32M0_DOD_UNCONNECTED [1:0]),
        .WCLK(sys_rst),
        .WE(wdf_rdy_ns));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[11].RAM32M0_i_1 
       (.I0(wready_reg_rep__0[71]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[71]),
        .O(wr_buf_in_data[71]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[11].RAM32M0_i_2 
       (.I0(wready_reg_rep__0[70]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[70]),
        .O(wr_buf_in_data[70]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[11].RAM32M0_i_3 
       (.I0(wready_reg_rep__0[69]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[69]),
        .O(wr_buf_in_data[69]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[11].RAM32M0_i_4 
       (.I0(wready_reg_rep__0[68]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[68]),
        .O(wr_buf_in_data[68]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[11].RAM32M0_i_5 
       (.I0(wready_reg_rep__0[67]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[67]),
        .O(wr_buf_in_data[67]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[11].RAM32M0_i_6 
       (.I0(wready_reg_rep__0[66]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[66]),
        .O(wr_buf_in_data[66]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
    \write_buffer.wr_buffer_ram[12].RAM32M0 
       (.ADDRA({\cmd_pipe_plus.wr_data_addr_reg[3] ,1'b0}),
        .ADDRB({\cmd_pipe_plus.wr_data_addr_reg[3] ,1'b0}),
        .ADDRC({\cmd_pipe_plus.wr_data_addr_reg[3] ,1'b0}),
        .ADDRD({wb_wr_data_addr_w,wb_wr_data_addr0_ns}),
        .DIA(wr_buf_in_data[77:76]),
        .DIB(wr_buf_in_data[75:74]),
        .DIC(wr_buf_in_data[73:72]),
        .DID({1'b0,1'b0}),
        .DOA(wr_buf_out_data_w[77:76]),
        .DOB(wr_buf_out_data_w[75:74]),
        .DOC(wr_buf_out_data_w[73:72]),
        .DOD(\NLW_write_buffer.wr_buffer_ram[12].RAM32M0_DOD_UNCONNECTED [1:0]),
        .WCLK(sys_rst),
        .WE(wdf_rdy_ns));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[12].RAM32M0_i_1 
       (.I0(wready_reg_rep__0[77]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[77]),
        .O(wr_buf_in_data[77]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[12].RAM32M0_i_2 
       (.I0(wready_reg_rep__0[76]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[76]),
        .O(wr_buf_in_data[76]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[12].RAM32M0_i_3 
       (.I0(wready_reg_rep__0[75]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[75]),
        .O(wr_buf_in_data[75]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[12].RAM32M0_i_4 
       (.I0(wready_reg_rep__0[74]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[74]),
        .O(wr_buf_in_data[74]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[12].RAM32M0_i_5 
       (.I0(wready_reg_rep__0[73]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[73]),
        .O(wr_buf_in_data[73]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[12].RAM32M0_i_6 
       (.I0(wready_reg_rep__0[72]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[72]),
        .O(wr_buf_in_data[72]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
    \write_buffer.wr_buffer_ram[13].RAM32M0 
       (.ADDRA({\cmd_pipe_plus.wr_data_addr_reg[3] ,1'b0}),
        .ADDRB({\cmd_pipe_plus.wr_data_addr_reg[3] ,1'b0}),
        .ADDRC({\cmd_pipe_plus.wr_data_addr_reg[3] ,1'b0}),
        .ADDRD({wb_wr_data_addr_w,wb_wr_data_addr0_ns}),
        .DIA(wr_buf_in_data[83:82]),
        .DIB(wr_buf_in_data[81:80]),
        .DIC(wr_buf_in_data[79:78]),
        .DID({1'b0,1'b0}),
        .DOA(wr_buf_out_data_w[83:82]),
        .DOB(wr_buf_out_data_w[81:80]),
        .DOC(wr_buf_out_data_w[79:78]),
        .DOD(\NLW_write_buffer.wr_buffer_ram[13].RAM32M0_DOD_UNCONNECTED [1:0]),
        .WCLK(sys_rst),
        .WE(wdf_rdy_ns));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[13].RAM32M0_i_1 
       (.I0(wready_reg_rep__0[83]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[83]),
        .O(wr_buf_in_data[83]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[13].RAM32M0_i_2 
       (.I0(wready_reg_rep__0[82]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[82]),
        .O(wr_buf_in_data[82]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[13].RAM32M0_i_3 
       (.I0(wready_reg_rep__0[81]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[81]),
        .O(wr_buf_in_data[81]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[13].RAM32M0_i_4 
       (.I0(wready_reg_rep__0[80]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[80]),
        .O(wr_buf_in_data[80]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[13].RAM32M0_i_5 
       (.I0(wready_reg_rep__0[79]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[79]),
        .O(wr_buf_in_data[79]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[13].RAM32M0_i_6 
       (.I0(wready_reg_rep__0[78]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[78]),
        .O(wr_buf_in_data[78]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
    \write_buffer.wr_buffer_ram[14].RAM32M0 
       (.ADDRA({\cmd_pipe_plus.wr_data_addr_reg[3] ,1'b0}),
        .ADDRB({\cmd_pipe_plus.wr_data_addr_reg[3] ,1'b0}),
        .ADDRC({\cmd_pipe_plus.wr_data_addr_reg[3] ,1'b0}),
        .ADDRD({wb_wr_data_addr_w,wb_wr_data_addr0_ns}),
        .DIA(wr_buf_in_data[89:88]),
        .DIB(wr_buf_in_data[87:86]),
        .DIC(wr_buf_in_data[85:84]),
        .DID({1'b0,1'b0}),
        .DOA(wr_buf_out_data_w[89:88]),
        .DOB(wr_buf_out_data_w[87:86]),
        .DOC(wr_buf_out_data_w[85:84]),
        .DOD(\NLW_write_buffer.wr_buffer_ram[14].RAM32M0_DOD_UNCONNECTED [1:0]),
        .WCLK(sys_rst),
        .WE(wdf_rdy_ns));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[14].RAM32M0_i_1 
       (.I0(wready_reg_rep__0[89]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[89]),
        .O(wr_buf_in_data[89]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[14].RAM32M0_i_2 
       (.I0(wready_reg_rep__0[88]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[88]),
        .O(wr_buf_in_data[88]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[14].RAM32M0_i_3 
       (.I0(wready_reg_rep__0[87]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[87]),
        .O(wr_buf_in_data[87]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[14].RAM32M0_i_4 
       (.I0(wready_reg_rep__0[86]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[86]),
        .O(wr_buf_in_data[86]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[14].RAM32M0_i_5 
       (.I0(wready_reg_rep__0[85]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[85]),
        .O(wr_buf_in_data[85]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[14].RAM32M0_i_6 
       (.I0(wready_reg_rep__0[84]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[84]),
        .O(wr_buf_in_data[84]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
    \write_buffer.wr_buffer_ram[15].RAM32M0 
       (.ADDRA({\cmd_pipe_plus.wr_data_addr_reg[3] ,1'b0}),
        .ADDRB({\cmd_pipe_plus.wr_data_addr_reg[3] ,1'b0}),
        .ADDRC({\cmd_pipe_plus.wr_data_addr_reg[3] ,1'b0}),
        .ADDRD({wb_wr_data_addr_w,wb_wr_data_addr0_ns}),
        .DIA(wr_buf_in_data[95:94]),
        .DIB(wr_buf_in_data[93:92]),
        .DIC(wr_buf_in_data[91:90]),
        .DID({1'b0,1'b0}),
        .DOA(wr_buf_out_data_w[95:94]),
        .DOB(wr_buf_out_data_w[93:92]),
        .DOC(wr_buf_out_data_w[91:90]),
        .DOD(\NLW_write_buffer.wr_buffer_ram[15].RAM32M0_DOD_UNCONNECTED [1:0]),
        .WCLK(sys_rst),
        .WE(wdf_rdy_ns));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[15].RAM32M0_i_1 
       (.I0(wready_reg_rep__0[95]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[95]),
        .O(wr_buf_in_data[95]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[15].RAM32M0_i_2 
       (.I0(wready_reg_rep__0[94]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[94]),
        .O(wr_buf_in_data[94]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[15].RAM32M0_i_3 
       (.I0(wready_reg_rep__0[93]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[93]),
        .O(wr_buf_in_data[93]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[15].RAM32M0_i_4 
       (.I0(wready_reg_rep__0[92]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[92]),
        .O(wr_buf_in_data[92]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[15].RAM32M0_i_5 
       (.I0(wready_reg_rep__0[91]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[91]),
        .O(wr_buf_in_data[91]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[15].RAM32M0_i_6 
       (.I0(wready_reg_rep__0[90]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[90]),
        .O(wr_buf_in_data[90]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
    \write_buffer.wr_buffer_ram[16].RAM32M0 
       (.ADDRA({\cmd_pipe_plus.wr_data_addr_reg[3] ,1'b0}),
        .ADDRB({\cmd_pipe_plus.wr_data_addr_reg[3] ,1'b0}),
        .ADDRC({\cmd_pipe_plus.wr_data_addr_reg[3] ,1'b0}),
        .ADDRD({wb_wr_data_addr_w,wb_wr_data_addr0_ns}),
        .DIA(wr_buf_in_data[101:100]),
        .DIB(wr_buf_in_data[99:98]),
        .DIC(wr_buf_in_data[97:96]),
        .DID({1'b0,1'b0}),
        .DOA(wr_buf_out_data_w[101:100]),
        .DOB(wr_buf_out_data_w[99:98]),
        .DOC(wr_buf_out_data_w[97:96]),
        .DOD(\NLW_write_buffer.wr_buffer_ram[16].RAM32M0_DOD_UNCONNECTED [1:0]),
        .WCLK(sys_rst),
        .WE(wdf_rdy_ns));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[16].RAM32M0_i_1 
       (.I0(wready_reg_rep__0[101]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[101]),
        .O(wr_buf_in_data[101]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[16].RAM32M0_i_2 
       (.I0(wready_reg_rep__0[100]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[100]),
        .O(wr_buf_in_data[100]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[16].RAM32M0_i_3 
       (.I0(wready_reg_rep__0[99]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[99]),
        .O(wr_buf_in_data[99]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[16].RAM32M0_i_4 
       (.I0(wready_reg_rep__0[98]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[98]),
        .O(wr_buf_in_data[98]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[16].RAM32M0_i_5 
       (.I0(wready_reg_rep__0[97]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[97]),
        .O(wr_buf_in_data[97]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[16].RAM32M0_i_6 
       (.I0(wready_reg_rep__0[96]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[96]),
        .O(wr_buf_in_data[96]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
    \write_buffer.wr_buffer_ram[17].RAM32M0 
       (.ADDRA({\cmd_pipe_plus.wr_data_addr_reg[3] ,1'b0}),
        .ADDRB({\cmd_pipe_plus.wr_data_addr_reg[3] ,1'b0}),
        .ADDRC({\cmd_pipe_plus.wr_data_addr_reg[3] ,1'b0}),
        .ADDRD({wb_wr_data_addr_w,wb_wr_data_addr0_ns}),
        .DIA(wr_buf_in_data[107:106]),
        .DIB(wr_buf_in_data[105:104]),
        .DIC(wr_buf_in_data[103:102]),
        .DID({1'b0,1'b0}),
        .DOA(wr_buf_out_data_w[107:106]),
        .DOB(wr_buf_out_data_w[105:104]),
        .DOC(wr_buf_out_data_w[103:102]),
        .DOD(\NLW_write_buffer.wr_buffer_ram[17].RAM32M0_DOD_UNCONNECTED [1:0]),
        .WCLK(sys_rst),
        .WE(wdf_rdy_ns));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[17].RAM32M0_i_1 
       (.I0(wready_reg_rep__0[107]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[107]),
        .O(wr_buf_in_data[107]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[17].RAM32M0_i_2 
       (.I0(wready_reg_rep__0[106]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[106]),
        .O(wr_buf_in_data[106]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[17].RAM32M0_i_3 
       (.I0(wready_reg_rep__0[105]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[105]),
        .O(wr_buf_in_data[105]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[17].RAM32M0_i_4 
       (.I0(wready_reg_rep__0[104]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[104]),
        .O(wr_buf_in_data[104]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[17].RAM32M0_i_5 
       (.I0(wready_reg_rep__0[103]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[103]),
        .O(wr_buf_in_data[103]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[17].RAM32M0_i_6 
       (.I0(wready_reg_rep__0[102]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[102]),
        .O(wr_buf_in_data[102]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
    \write_buffer.wr_buffer_ram[18].RAM32M0 
       (.ADDRA({\cmd_pipe_plus.wr_data_addr_reg[3] ,1'b0}),
        .ADDRB({\cmd_pipe_plus.wr_data_addr_reg[3] ,1'b0}),
        .ADDRC({\cmd_pipe_plus.wr_data_addr_reg[3] ,1'b0}),
        .ADDRD({wb_wr_data_addr_w,wb_wr_data_addr0_ns}),
        .DIA(wr_buf_in_data[113:112]),
        .DIB(wr_buf_in_data[111:110]),
        .DIC(wr_buf_in_data[109:108]),
        .DID({1'b0,1'b0}),
        .DOA(wr_buf_out_data_w[113:112]),
        .DOB(wr_buf_out_data_w[111:110]),
        .DOC(wr_buf_out_data_w[109:108]),
        .DOD(\NLW_write_buffer.wr_buffer_ram[18].RAM32M0_DOD_UNCONNECTED [1:0]),
        .WCLK(sys_rst),
        .WE(wdf_rdy_ns));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[18].RAM32M0_i_1 
       (.I0(wready_reg_rep__0[113]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[113]),
        .O(wr_buf_in_data[113]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[18].RAM32M0_i_2 
       (.I0(wready_reg_rep__0[112]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[112]),
        .O(wr_buf_in_data[112]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[18].RAM32M0_i_3 
       (.I0(wready_reg_rep__0[111]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[111]),
        .O(wr_buf_in_data[111]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[18].RAM32M0_i_4 
       (.I0(wready_reg_rep__0[110]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[110]),
        .O(wr_buf_in_data[110]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[18].RAM32M0_i_5 
       (.I0(wready_reg_rep__0[109]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[109]),
        .O(wr_buf_in_data[109]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[18].RAM32M0_i_6 
       (.I0(wready_reg_rep__0[108]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[108]),
        .O(wr_buf_in_data[108]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
    \write_buffer.wr_buffer_ram[19].RAM32M0 
       (.ADDRA({\cmd_pipe_plus.wr_data_addr_reg[3] ,1'b0}),
        .ADDRB({\cmd_pipe_plus.wr_data_addr_reg[3] ,1'b0}),
        .ADDRC({\cmd_pipe_plus.wr_data_addr_reg[3] ,1'b0}),
        .ADDRD({wb_wr_data_addr_w,wb_wr_data_addr0_ns}),
        .DIA(wr_buf_in_data[119:118]),
        .DIB(wr_buf_in_data[117:116]),
        .DIC(wr_buf_in_data[115:114]),
        .DID({1'b0,1'b0}),
        .DOA(wr_buf_out_data_w[119:118]),
        .DOB(wr_buf_out_data_w[117:116]),
        .DOC(wr_buf_out_data_w[115:114]),
        .DOD(\NLW_write_buffer.wr_buffer_ram[19].RAM32M0_DOD_UNCONNECTED [1:0]),
        .WCLK(sys_rst),
        .WE(wdf_rdy_ns));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[19].RAM32M0_i_1 
       (.I0(wready_reg_rep__0[119]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[119]),
        .O(wr_buf_in_data[119]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[19].RAM32M0_i_2 
       (.I0(wready_reg_rep__0[118]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[118]),
        .O(wr_buf_in_data[118]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[19].RAM32M0_i_3 
       (.I0(wready_reg_rep__0[117]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[117]),
        .O(wr_buf_in_data[117]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[19].RAM32M0_i_4 
       (.I0(wready_reg_rep__0[116]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[116]),
        .O(wr_buf_in_data[116]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[19].RAM32M0_i_5 
       (.I0(wready_reg_rep__0[115]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[115]),
        .O(wr_buf_in_data[115]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[19].RAM32M0_i_6 
       (.I0(wready_reg_rep__0[114]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[114]),
        .O(wr_buf_in_data[114]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
    \write_buffer.wr_buffer_ram[1].RAM32M0 
       (.ADDRA({\cmd_pipe_plus.wr_data_addr_reg[3] ,1'b0}),
        .ADDRB({\cmd_pipe_plus.wr_data_addr_reg[3] ,1'b0}),
        .ADDRC({\cmd_pipe_plus.wr_data_addr_reg[3] ,1'b0}),
        .ADDRD({wb_wr_data_addr_w,wb_wr_data_addr0_ns}),
        .DIA(wr_buf_in_data[11:10]),
        .DIB(wr_buf_in_data[9:8]),
        .DIC(wr_buf_in_data[7:6]),
        .DID({1'b0,1'b0}),
        .DOA(wr_buf_out_data_w[11:10]),
        .DOB(wr_buf_out_data_w[9:8]),
        .DOC(wr_buf_out_data_w[7:6]),
        .DOD(\NLW_write_buffer.wr_buffer_ram[1].RAM32M0_DOD_UNCONNECTED [1:0]),
        .WCLK(sys_rst),
        .WE(wdf_rdy_ns));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[1].RAM32M0_i_1 
       (.I0(wready_reg_rep__0[11]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[11]),
        .O(wr_buf_in_data[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[1].RAM32M0_i_2 
       (.I0(wready_reg_rep__0[10]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[10]),
        .O(wr_buf_in_data[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[1].RAM32M0_i_3 
       (.I0(wready_reg_rep__0[9]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[9]),
        .O(wr_buf_in_data[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[1].RAM32M0_i_4 
       (.I0(wready_reg_rep__0[8]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[8]),
        .O(wr_buf_in_data[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[1].RAM32M0_i_5 
       (.I0(wready_reg_rep__0[7]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[7]),
        .O(wr_buf_in_data[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[1].RAM32M0_i_6 
       (.I0(wready_reg_rep__0[6]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[6]),
        .O(wr_buf_in_data[6]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
    \write_buffer.wr_buffer_ram[20].RAM32M0 
       (.ADDRA({\cmd_pipe_plus.wr_data_addr_reg[3] ,1'b0}),
        .ADDRB({\cmd_pipe_plus.wr_data_addr_reg[3] ,1'b0}),
        .ADDRC({\cmd_pipe_plus.wr_data_addr_reg[3] ,1'b0}),
        .ADDRD({wb_wr_data_addr_w,wb_wr_data_addr0_ns}),
        .DIA(wr_buf_in_data[125:124]),
        .DIB(wr_buf_in_data[123:122]),
        .DIC(wr_buf_in_data[121:120]),
        .DID({1'b0,1'b0}),
        .DOA(wr_buf_out_data_w[125:124]),
        .DOB(wr_buf_out_data_w[123:122]),
        .DOC(wr_buf_out_data_w[121:120]),
        .DOD(\NLW_write_buffer.wr_buffer_ram[20].RAM32M0_DOD_UNCONNECTED [1:0]),
        .WCLK(sys_rst),
        .WE(wdf_rdy_ns));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[20].RAM32M0_i_1 
       (.I0(wready_reg_rep__0[125]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[125]),
        .O(wr_buf_in_data[125]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[20].RAM32M0_i_2 
       (.I0(wready_reg_rep__0[124]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[124]),
        .O(wr_buf_in_data[124]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[20].RAM32M0_i_3 
       (.I0(wready_reg_rep__0[123]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[123]),
        .O(wr_buf_in_data[123]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[20].RAM32M0_i_4 
       (.I0(wready_reg_rep__0[122]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[122]),
        .O(wr_buf_in_data[122]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[20].RAM32M0_i_5 
       (.I0(wready_reg_rep__0[121]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[121]),
        .O(wr_buf_in_data[121]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[20].RAM32M0_i_6 
       (.I0(wready_reg_rep__0[120]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[120]),
        .O(wr_buf_in_data[120]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
    \write_buffer.wr_buffer_ram[21].RAM32M0 
       (.ADDRA({\cmd_pipe_plus.wr_data_addr_reg[3] ,1'b0}),
        .ADDRB({\cmd_pipe_plus.wr_data_addr_reg[3] ,1'b0}),
        .ADDRC({\cmd_pipe_plus.wr_data_addr_reg[3] ,1'b0}),
        .ADDRD({wb_wr_data_addr_w,wb_wr_data_addr0_ns}),
        .DIA(wr_buf_in_data[131:130]),
        .DIB(wr_buf_in_data[129:128]),
        .DIC(wr_buf_in_data[127:126]),
        .DID({1'b0,1'b0}),
        .DOA(wr_buf_out_data_w[131:130]),
        .DOB(wr_buf_out_data_w[129:128]),
        .DOC(wr_buf_out_data_w[127:126]),
        .DOD(\NLW_write_buffer.wr_buffer_ram[21].RAM32M0_DOD_UNCONNECTED [1:0]),
        .WCLK(sys_rst),
        .WE(wdf_rdy_ns));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[21].RAM32M0_i_1 
       (.I0(wready_reg[3]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_mask_r1[3]),
        .O(wr_buf_in_data[131]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[21].RAM32M0_i_2 
       (.I0(wready_reg[2]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_mask_r1[2]),
        .O(wr_buf_in_data[130]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[21].RAM32M0_i_3 
       (.I0(wready_reg[1]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_mask_r1[1]),
        .O(wr_buf_in_data[129]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[21].RAM32M0_i_4 
       (.I0(wready_reg[0]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_mask_r1[0]),
        .O(wr_buf_in_data[128]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[21].RAM32M0_i_5 
       (.I0(wready_reg_rep__0[127]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[127]),
        .O(wr_buf_in_data[127]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[21].RAM32M0_i_6 
       (.I0(wready_reg_rep__0[126]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[126]),
        .O(wr_buf_in_data[126]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
    \write_buffer.wr_buffer_ram[22].RAM32M0 
       (.ADDRA({\cmd_pipe_plus.wr_data_addr_reg[3] ,1'b0}),
        .ADDRB({\cmd_pipe_plus.wr_data_addr_reg[3] ,1'b0}),
        .ADDRC({\cmd_pipe_plus.wr_data_addr_reg[3] ,1'b0}),
        .ADDRD({wb_wr_data_addr_w,wb_wr_data_addr0_ns}),
        .DIA(wr_buf_in_data[137:136]),
        .DIB(wr_buf_in_data[135:134]),
        .DIC(wr_buf_in_data[133:132]),
        .DID({1'b0,1'b0}),
        .DOA(wr_buf_out_data_w[137:136]),
        .DOB(wr_buf_out_data_w[135:134]),
        .DOC(wr_buf_out_data_w[133:132]),
        .DOD(\NLW_write_buffer.wr_buffer_ram[22].RAM32M0_DOD_UNCONNECTED [1:0]),
        .WCLK(sys_rst),
        .WE(wdf_rdy_ns));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[22].RAM32M0_i_1 
       (.I0(wready_reg[9]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_mask_r1[9]),
        .O(wr_buf_in_data[137]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[22].RAM32M0_i_2 
       (.I0(wready_reg[8]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_mask_r1[8]),
        .O(wr_buf_in_data[136]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[22].RAM32M0_i_3 
       (.I0(wready_reg[7]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_mask_r1[7]),
        .O(wr_buf_in_data[135]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[22].RAM32M0_i_4 
       (.I0(wready_reg[6]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_mask_r1[6]),
        .O(wr_buf_in_data[134]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[22].RAM32M0_i_5 
       (.I0(wready_reg[5]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_mask_r1[5]),
        .O(wr_buf_in_data[133]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[22].RAM32M0_i_6 
       (.I0(wready_reg[4]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_mask_r1[4]),
        .O(wr_buf_in_data[132]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
    \write_buffer.wr_buffer_ram[23].RAM32M0 
       (.ADDRA({\cmd_pipe_plus.wr_data_addr_reg[3] ,1'b0}),
        .ADDRB({\cmd_pipe_plus.wr_data_addr_reg[3] ,1'b0}),
        .ADDRC({\cmd_pipe_plus.wr_data_addr_reg[3] ,1'b0}),
        .ADDRD({wb_wr_data_addr_w,wb_wr_data_addr0_ns}),
        .DIA(wr_buf_in_data[143:142]),
        .DIB(wr_buf_in_data[141:140]),
        .DIC(wr_buf_in_data[139:138]),
        .DID({1'b0,1'b0}),
        .DOA(wr_buf_out_data_w[143:142]),
        .DOB(wr_buf_out_data_w[141:140]),
        .DOC(wr_buf_out_data_w[139:138]),
        .DOD(\NLW_write_buffer.wr_buffer_ram[23].RAM32M0_DOD_UNCONNECTED [1:0]),
        .WCLK(sys_rst),
        .WE(wdf_rdy_ns));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[23].RAM32M0_i_1 
       (.I0(wready_reg[15]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_mask_r1[15]),
        .O(wr_buf_in_data[143]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[23].RAM32M0_i_2 
       (.I0(wready_reg[14]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_mask_r1[14]),
        .O(wr_buf_in_data[142]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[23].RAM32M0_i_3 
       (.I0(wready_reg[13]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_mask_r1[13]),
        .O(wr_buf_in_data[141]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[23].RAM32M0_i_4 
       (.I0(wready_reg[12]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_mask_r1[12]),
        .O(wr_buf_in_data[140]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[23].RAM32M0_i_5 
       (.I0(wready_reg[11]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_mask_r1[11]),
        .O(wr_buf_in_data[139]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[23].RAM32M0_i_6 
       (.I0(wready_reg[10]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_mask_r1[10]),
        .O(wr_buf_in_data[138]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
    \write_buffer.wr_buffer_ram[2].RAM32M0 
       (.ADDRA({\cmd_pipe_plus.wr_data_addr_reg[3] ,1'b0}),
        .ADDRB({\cmd_pipe_plus.wr_data_addr_reg[3] ,1'b0}),
        .ADDRC({\cmd_pipe_plus.wr_data_addr_reg[3] ,1'b0}),
        .ADDRD({wb_wr_data_addr_w,wb_wr_data_addr0_ns}),
        .DIA(wr_buf_in_data[17:16]),
        .DIB(wr_buf_in_data[15:14]),
        .DIC(wr_buf_in_data[13:12]),
        .DID({1'b0,1'b0}),
        .DOA(wr_buf_out_data_w[17:16]),
        .DOB(wr_buf_out_data_w[15:14]),
        .DOC(wr_buf_out_data_w[13:12]),
        .DOD(\NLW_write_buffer.wr_buffer_ram[2].RAM32M0_DOD_UNCONNECTED [1:0]),
        .WCLK(sys_rst),
        .WE(wdf_rdy_ns));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[2].RAM32M0_i_1 
       (.I0(wready_reg_rep__0[17]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[17]),
        .O(wr_buf_in_data[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[2].RAM32M0_i_2 
       (.I0(wready_reg_rep__0[16]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[16]),
        .O(wr_buf_in_data[16]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[2].RAM32M0_i_3 
       (.I0(wready_reg_rep__0[15]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[15]),
        .O(wr_buf_in_data[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[2].RAM32M0_i_4 
       (.I0(wready_reg_rep__0[14]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[14]),
        .O(wr_buf_in_data[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[2].RAM32M0_i_5 
       (.I0(wready_reg_rep__0[13]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[13]),
        .O(wr_buf_in_data[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[2].RAM32M0_i_6 
       (.I0(wready_reg_rep__0[12]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[12]),
        .O(wr_buf_in_data[12]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
    \write_buffer.wr_buffer_ram[3].RAM32M0 
       (.ADDRA({\cmd_pipe_plus.wr_data_addr_reg[3] ,1'b0}),
        .ADDRB({\cmd_pipe_plus.wr_data_addr_reg[3] ,1'b0}),
        .ADDRC({\cmd_pipe_plus.wr_data_addr_reg[3] ,1'b0}),
        .ADDRD({wb_wr_data_addr_w,wb_wr_data_addr0_ns}),
        .DIA(wr_buf_in_data[23:22]),
        .DIB(wr_buf_in_data[21:20]),
        .DIC(wr_buf_in_data[19:18]),
        .DID({1'b0,1'b0}),
        .DOA(wr_buf_out_data_w[23:22]),
        .DOB(wr_buf_out_data_w[21:20]),
        .DOC(wr_buf_out_data_w[19:18]),
        .DOD(\NLW_write_buffer.wr_buffer_ram[3].RAM32M0_DOD_UNCONNECTED [1:0]),
        .WCLK(sys_rst),
        .WE(wdf_rdy_ns));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[3].RAM32M0_i_1 
       (.I0(wready_reg_rep__0[23]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[23]),
        .O(wr_buf_in_data[23]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[3].RAM32M0_i_2 
       (.I0(wready_reg_rep__0[22]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[22]),
        .O(wr_buf_in_data[22]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[3].RAM32M0_i_3 
       (.I0(wready_reg_rep__0[21]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[21]),
        .O(wr_buf_in_data[21]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[3].RAM32M0_i_4 
       (.I0(wready_reg_rep__0[20]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[20]),
        .O(wr_buf_in_data[20]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[3].RAM32M0_i_5 
       (.I0(wready_reg_rep__0[19]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[19]),
        .O(wr_buf_in_data[19]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[3].RAM32M0_i_6 
       (.I0(wready_reg_rep__0[18]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[18]),
        .O(wr_buf_in_data[18]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
    \write_buffer.wr_buffer_ram[4].RAM32M0 
       (.ADDRA({\cmd_pipe_plus.wr_data_addr_reg[3] ,1'b0}),
        .ADDRB({\cmd_pipe_plus.wr_data_addr_reg[3] ,1'b0}),
        .ADDRC({\cmd_pipe_plus.wr_data_addr_reg[3] ,1'b0}),
        .ADDRD({wb_wr_data_addr_w,wb_wr_data_addr0_ns}),
        .DIA(wr_buf_in_data[29:28]),
        .DIB(wr_buf_in_data[27:26]),
        .DIC(wr_buf_in_data[25:24]),
        .DID({1'b0,1'b0}),
        .DOA(wr_buf_out_data_w[29:28]),
        .DOB(wr_buf_out_data_w[27:26]),
        .DOC(wr_buf_out_data_w[25:24]),
        .DOD(\NLW_write_buffer.wr_buffer_ram[4].RAM32M0_DOD_UNCONNECTED [1:0]),
        .WCLK(sys_rst),
        .WE(wdf_rdy_ns));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[4].RAM32M0_i_1 
       (.I0(wready_reg_rep__0[29]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[29]),
        .O(wr_buf_in_data[29]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[4].RAM32M0_i_2 
       (.I0(wready_reg_rep__0[28]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[28]),
        .O(wr_buf_in_data[28]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[4].RAM32M0_i_3 
       (.I0(wready_reg_rep__0[27]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[27]),
        .O(wr_buf_in_data[27]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[4].RAM32M0_i_4 
       (.I0(wready_reg_rep__0[26]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[26]),
        .O(wr_buf_in_data[26]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[4].RAM32M0_i_5 
       (.I0(wready_reg_rep__0[25]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[25]),
        .O(wr_buf_in_data[25]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[4].RAM32M0_i_6 
       (.I0(wready_reg_rep__0[24]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[24]),
        .O(wr_buf_in_data[24]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
    \write_buffer.wr_buffer_ram[5].RAM32M0 
       (.ADDRA({\cmd_pipe_plus.wr_data_addr_reg[3] ,1'b0}),
        .ADDRB({\cmd_pipe_plus.wr_data_addr_reg[3] ,1'b0}),
        .ADDRC({\cmd_pipe_plus.wr_data_addr_reg[3] ,1'b0}),
        .ADDRD({wb_wr_data_addr_w,wb_wr_data_addr0_ns}),
        .DIA(wr_buf_in_data[35:34]),
        .DIB(wr_buf_in_data[33:32]),
        .DIC(wr_buf_in_data[31:30]),
        .DID({1'b0,1'b0}),
        .DOA(wr_buf_out_data_w[35:34]),
        .DOB(wr_buf_out_data_w[33:32]),
        .DOC(wr_buf_out_data_w[31:30]),
        .DOD(\NLW_write_buffer.wr_buffer_ram[5].RAM32M0_DOD_UNCONNECTED [1:0]),
        .WCLK(sys_rst),
        .WE(wdf_rdy_ns));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[5].RAM32M0_i_1 
       (.I0(wready_reg_rep__0[35]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[35]),
        .O(wr_buf_in_data[35]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[5].RAM32M0_i_2 
       (.I0(wready_reg_rep__0[34]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[34]),
        .O(wr_buf_in_data[34]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[5].RAM32M0_i_3 
       (.I0(wready_reg_rep__0[33]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[33]),
        .O(wr_buf_in_data[33]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[5].RAM32M0_i_4 
       (.I0(wready_reg_rep__0[32]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[32]),
        .O(wr_buf_in_data[32]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[5].RAM32M0_i_5 
       (.I0(wready_reg_rep__0[31]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[31]),
        .O(wr_buf_in_data[31]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[5].RAM32M0_i_6 
       (.I0(wready_reg_rep__0[30]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[30]),
        .O(wr_buf_in_data[30]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
    \write_buffer.wr_buffer_ram[6].RAM32M0 
       (.ADDRA({\cmd_pipe_plus.wr_data_addr_reg[3] ,1'b0}),
        .ADDRB({\cmd_pipe_plus.wr_data_addr_reg[3] ,1'b0}),
        .ADDRC({\cmd_pipe_plus.wr_data_addr_reg[3] ,1'b0}),
        .ADDRD({wb_wr_data_addr_w,wb_wr_data_addr0_ns}),
        .DIA(wr_buf_in_data[41:40]),
        .DIB(wr_buf_in_data[39:38]),
        .DIC(wr_buf_in_data[37:36]),
        .DID({1'b0,1'b0}),
        .DOA(wr_buf_out_data_w[41:40]),
        .DOB(wr_buf_out_data_w[39:38]),
        .DOC(wr_buf_out_data_w[37:36]),
        .DOD(\NLW_write_buffer.wr_buffer_ram[6].RAM32M0_DOD_UNCONNECTED [1:0]),
        .WCLK(sys_rst),
        .WE(wdf_rdy_ns));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[6].RAM32M0_i_1 
       (.I0(wready_reg_rep__0[41]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[41]),
        .O(wr_buf_in_data[41]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[6].RAM32M0_i_2 
       (.I0(wready_reg_rep__0[40]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[40]),
        .O(wr_buf_in_data[40]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[6].RAM32M0_i_3 
       (.I0(wready_reg_rep__0[39]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[39]),
        .O(wr_buf_in_data[39]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[6].RAM32M0_i_4 
       (.I0(wready_reg_rep__0[38]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[38]),
        .O(wr_buf_in_data[38]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[6].RAM32M0_i_5 
       (.I0(wready_reg_rep__0[37]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[37]),
        .O(wr_buf_in_data[37]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[6].RAM32M0_i_6 
       (.I0(wready_reg_rep__0[36]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[36]),
        .O(wr_buf_in_data[36]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
    \write_buffer.wr_buffer_ram[7].RAM32M0 
       (.ADDRA({\cmd_pipe_plus.wr_data_addr_reg[3] ,1'b0}),
        .ADDRB({\cmd_pipe_plus.wr_data_addr_reg[3] ,1'b0}),
        .ADDRC({\cmd_pipe_plus.wr_data_addr_reg[3] ,1'b0}),
        .ADDRD({wb_wr_data_addr_w,wb_wr_data_addr0_ns}),
        .DIA(wr_buf_in_data[47:46]),
        .DIB(wr_buf_in_data[45:44]),
        .DIC(wr_buf_in_data[43:42]),
        .DID({1'b0,1'b0}),
        .DOA(wr_buf_out_data_w[47:46]),
        .DOB(wr_buf_out_data_w[45:44]),
        .DOC(wr_buf_out_data_w[43:42]),
        .DOD(\NLW_write_buffer.wr_buffer_ram[7].RAM32M0_DOD_UNCONNECTED [1:0]),
        .WCLK(sys_rst),
        .WE(wdf_rdy_ns));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[7].RAM32M0_i_1 
       (.I0(wready_reg_rep__0[47]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[47]),
        .O(wr_buf_in_data[47]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[7].RAM32M0_i_2 
       (.I0(wready_reg_rep__0[46]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[46]),
        .O(wr_buf_in_data[46]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[7].RAM32M0_i_3 
       (.I0(wready_reg_rep__0[45]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[45]),
        .O(wr_buf_in_data[45]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[7].RAM32M0_i_4 
       (.I0(wready_reg_rep__0[44]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[44]),
        .O(wr_buf_in_data[44]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[7].RAM32M0_i_5 
       (.I0(wready_reg_rep__0[43]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[43]),
        .O(wr_buf_in_data[43]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[7].RAM32M0_i_6 
       (.I0(wready_reg_rep__0[42]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[42]),
        .O(wr_buf_in_data[42]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
    \write_buffer.wr_buffer_ram[8].RAM32M0 
       (.ADDRA({\cmd_pipe_plus.wr_data_addr_reg[3] ,1'b0}),
        .ADDRB({\cmd_pipe_plus.wr_data_addr_reg[3] ,1'b0}),
        .ADDRC({\cmd_pipe_plus.wr_data_addr_reg[3] ,1'b0}),
        .ADDRD({wb_wr_data_addr_w,wb_wr_data_addr0_ns}),
        .DIA(wr_buf_in_data[53:52]),
        .DIB(wr_buf_in_data[51:50]),
        .DIC(wr_buf_in_data[49:48]),
        .DID({1'b0,1'b0}),
        .DOA(wr_buf_out_data_w[53:52]),
        .DOB(wr_buf_out_data_w[51:50]),
        .DOC(wr_buf_out_data_w[49:48]),
        .DOD(\NLW_write_buffer.wr_buffer_ram[8].RAM32M0_DOD_UNCONNECTED [1:0]),
        .WCLK(sys_rst),
        .WE(wdf_rdy_ns));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[8].RAM32M0_i_1 
       (.I0(wready_reg_rep__0[53]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[53]),
        .O(wr_buf_in_data[53]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[8].RAM32M0_i_2 
       (.I0(wready_reg_rep__0[52]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[52]),
        .O(wr_buf_in_data[52]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[8].RAM32M0_i_3 
       (.I0(wready_reg_rep__0[51]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[51]),
        .O(wr_buf_in_data[51]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[8].RAM32M0_i_4 
       (.I0(wready_reg_rep__0[50]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[50]),
        .O(wr_buf_in_data[50]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[8].RAM32M0_i_5 
       (.I0(wready_reg_rep__0[49]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[49]),
        .O(wr_buf_in_data[49]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[8].RAM32M0_i_6 
       (.I0(wready_reg_rep__0[48]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[48]),
        .O(wr_buf_in_data[48]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000),
    .IS_WCLK_INVERTED(1'b0)) 
    \write_buffer.wr_buffer_ram[9].RAM32M0 
       (.ADDRA({\cmd_pipe_plus.wr_data_addr_reg[3] ,1'b0}),
        .ADDRB({\cmd_pipe_plus.wr_data_addr_reg[3] ,1'b0}),
        .ADDRC({\cmd_pipe_plus.wr_data_addr_reg[3] ,1'b0}),
        .ADDRD({wb_wr_data_addr_w,wb_wr_data_addr0_ns}),
        .DIA(wr_buf_in_data[59:58]),
        .DIB(wr_buf_in_data[57:56]),
        .DIC(wr_buf_in_data[55:54]),
        .DID({1'b0,1'b0}),
        .DOA(wr_buf_out_data_w[59:58]),
        .DOB(wr_buf_out_data_w[57:56]),
        .DOC(wr_buf_out_data_w[55:54]),
        .DOD(\NLW_write_buffer.wr_buffer_ram[9].RAM32M0_DOD_UNCONNECTED [1:0]),
        .WCLK(sys_rst),
        .WE(wdf_rdy_ns));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[9].RAM32M0_i_1 
       (.I0(wready_reg_rep__0[59]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[59]),
        .O(wr_buf_in_data[59]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[9].RAM32M0_i_2 
       (.I0(wready_reg_rep__0[58]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[58]),
        .O(wr_buf_in_data[58]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[9].RAM32M0_i_3 
       (.I0(wready_reg_rep__0[57]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[57]),
        .O(wr_buf_in_data[57]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[9].RAM32M0_i_4 
       (.I0(wready_reg_rep__0[56]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[56]),
        .O(wr_buf_in_data[56]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[9].RAM32M0_i_5 
       (.I0(wready_reg_rep__0[55]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[55]),
        .O(wr_buf_in_data[55]));
  LUT3 #(
    .INIT(8'hB8)) 
    \write_buffer.wr_buffer_ram[9].RAM32M0_i_6 
       (.I0(wready_reg_rep__0[54]),
        .I1(app_wdf_rdy_r_copy2),
        .I2(app_wdf_data_r1[54]),
        .O(wr_buf_in_data[54]));
  FDRE \write_data_control.wb_wr_data_addr0_r_reg 
       (.C(sys_rst),
        .CE(1'b1),
        .D(wb_wr_data_addr0_ns),
        .Q(wb_wr_data_addr0_r),
        .R(1'b0));
  FDRE \write_data_control.wb_wr_data_addr_r_reg[1] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(wb_wr_data_addr_w[1]),
        .Q(wb_wr_data_addr_r[1]),
        .R(1'b0));
  FDRE \write_data_control.wb_wr_data_addr_r_reg[2] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(wb_wr_data_addr_w[2]),
        .Q(wb_wr_data_addr_r[2]),
        .R(1'b0));
  FDRE \write_data_control.wb_wr_data_addr_r_reg[3] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(wb_wr_data_addr_w[3]),
        .Q(wb_wr_data_addr_r[3]),
        .R(1'b0));
  FDRE \write_data_control.wb_wr_data_addr_r_reg[4] 
       (.C(sys_rst),
        .CE(1'b1),
        .D(wb_wr_data_addr_w[4]),
        .Q(wb_wr_data_addr_r[4]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \write_data_control.wr_data_indx_r[0]_i_1 
       (.I0(\write_data_control.wr_data_indx_r_reg__0 [0]),
        .O(p_0_in__0__0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \write_data_control.wr_data_indx_r[1]_i_1 
       (.I0(\write_data_control.wr_data_indx_r_reg__0 [0]),
        .I1(\write_data_control.wr_data_indx_r_reg__0 [1]),
        .O(p_0_in__0__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair885" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \write_data_control.wr_data_indx_r[2]_i_1 
       (.I0(\write_data_control.wr_data_indx_r_reg__0 [0]),
        .I1(\write_data_control.wr_data_indx_r_reg__0 [1]),
        .I2(\write_data_control.wr_data_indx_r_reg__0 [2]),
        .O(p_0_in__0__0[2]));
  LUT5 #(
    .INIT(32'hC000AAAA)) 
    \write_data_control.wr_data_indx_r[3]_i_1 
       (.I0(p_0_in),
        .I1(wdf_rdy_ns),
        .I2(app_wdf_wren_r1),
        .I3(app_wdf_end_r1),
        .I4(app_wdf_rdy_r_copy1),
        .O(wr_data_addr_le));
  (* SOFT_HLUTNM = "soft_lutpair885" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \write_data_control.wr_data_indx_r[3]_i_2 
       (.I0(\write_data_control.wr_data_indx_r_reg__0 [1]),
        .I1(\write_data_control.wr_data_indx_r_reg__0 [0]),
        .I2(\write_data_control.wr_data_indx_r_reg__0 [2]),
        .I3(\write_data_control.wr_data_indx_r_reg__0 [3]),
        .O(p_0_in__0__0[3]));
  FDSE \write_data_control.wr_data_indx_r_reg[0] 
       (.C(sys_rst),
        .CE(wr_data_addr_le),
        .D(p_0_in__0__0[0]),
        .Q(\write_data_control.wr_data_indx_r_reg__0 [0]),
        .S(reset));
  FDRE \write_data_control.wr_data_indx_r_reg[1] 
       (.C(sys_rst),
        .CE(wr_data_addr_le),
        .D(p_0_in__0__0[1]),
        .Q(\write_data_control.wr_data_indx_r_reg__0 [1]),
        .R(reset));
  FDRE \write_data_control.wr_data_indx_r_reg[2] 
       (.C(sys_rst),
        .CE(wr_data_addr_le),
        .D(p_0_in__0__0[2]),
        .Q(\write_data_control.wr_data_indx_r_reg__0 [2]),
        .R(reset));
  FDRE \write_data_control.wr_data_indx_r_reg[3] 
       (.C(sys_rst),
        .CE(wr_data_addr_le),
        .D(p_0_in__0__0[3]),
        .Q(\write_data_control.wr_data_indx_r_reg__0 [3]),
        .R(reset));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (weak1, weak0) GSR = GSR_int;
    assign (weak1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
