INFO-FLOW: Workspace /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1 opened at Tue May 13 20:24:14 PDT 2025
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_latency=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Execute     config_array_partition -maximum_size 4096 
INFO: [HLS 200-1510] Running: config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
ERROR: [HLS 200-642] The 'config_array_partition -maximum_size' command is not supported.
Command     config_array_partition done; error code: 1; 
Execute     config_compile -name_max_length 80 
INFO: [HLS 200-1510] Running: config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute     set_part xcku035-fbva676-2-e 
INFO: [HLS 200-1510] Running: set_part xcku035-fbva676-2-e 
Execute       create_platform xcku035-fbva676-2-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcku035-fbva676-2-e'
Command       create_platform done; 1.46 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcku035-fbva676-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Command     set_part done; 1.53 sec.
Execute     config_schedule -enable_dsp_full_reg=false 
INFO: [HLS 200-1510] Running: config_schedule -enable_dsp_full_reg=false 
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     set_clock_uncertainty 12.5% default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 12.5% default 
Execute       ap_set_clock -name default -uncertainty 0.625 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 10.01 seconds; current allocated memory: 754.148 MB.
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute         ap_part_info -name xcku035-fbva676-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang firmware/myproject.cpp -foptimization-record-file=/home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/myproject.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -std=c++0x -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=kintexu_medium -device-resource-info=BRAM_1080.000000_DSP_1700.000000_FF_406256.000000_LUT_203128.000000_SLICE_30300.000000_URAM_0.000000 -device-name-info=xcku035-fbva676-2-e > /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/myproject.cpp.clang.out.log 2> /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/myproject.cpp.clang.err.log 
Command         ap_eval done; 0.29 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute         set_directive_top myproject -name=myproject 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=kintexu_medium -device-resource-info=BRAM_1080.000000_DSP_1700.000000_FF_406256.000000_LUT_203128.000000_SLICE_30300.000000_URAM_0.000000 -device-name-info=xcku035-fbva676-2-e > /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/clang.out.log 2> /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/clang.err.log 
Command         ap_eval done; 0.98 sec.
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -target fpga  -directive=/home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/.systemc_flag -fix-errors /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.02 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -target fpga  -directive=/home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/all.directive.json -fix-errors /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.24 sec.
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -target fpga  
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.27 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.5 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -target fpga  
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0 > /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang-tidy.loop-label.err.log 
Command           ap_eval done; 1.68 sec.
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 1.83 sec.
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command         ap_eval done; 0.97 sec.
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:41:68)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:41:72)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:53:72)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:53:76)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:66:71)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:66:76)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:74:72)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:74:77)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:80:74)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:80:79)
Execute         send_msg_by_id WARNING @200-471@%s%s 10 firmware/myproject.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 10 issue(s) in file firmware/myproject.cpp
Execute         ap_part_info -name xcku035-fbva676-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -std=c++0x -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/myproject.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=kintexu_medium -device-resource-info=BRAM_1080.000000_DSP_1700.000000_FF_406256.000000_LUT_203128.000000_SLICE_30300.000000_URAM_0.000000 -device-name-info=xcku035-fbva676-2-e > /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang.out.log 2> /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang.err.log 
Command         ap_eval done; 1.07 sec.
WARNING: [HLS 207-5292] unused parameter 'keep' (firmware/nnet_utils/nnet_helpers.h:285:99)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_code_gen.h:11:36)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_code_gen.h:12:36)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_code_gen.h:13:44)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_code_gen.h:21:24)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_code_gen.h:22:24)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_code_gen.h:23:32)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 7.87 seconds. CPU system time: 0.58 seconds. Elapsed time: 8.89 seconds; current allocated memory: 761.301 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/myproject.g.bc"  
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/myproject.g.bc -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc > /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
Command           ap_eval done; 0.12 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.12 sec.
Execute         run_link_or_opt -opt -out /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
Command           ap_eval done; 0.24 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.24 sec.
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command           ap_eval done; 1.47 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 1.47 sec.
Execute         run_link_or_opt -opt -out /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=myproject -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=myproject -reflow-float-conversion -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command           ap_eval done; 0.57 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.57 sec.
Execute         run_link_or_opt -out /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
Command           ap_eval done; 0.16 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.16 sec.
Execute         run_link_or_opt -opt -out /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=myproject 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=myproject -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
Command           ap_eval done; 0.13 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.13 sec.
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=myproject -mllvm -hls-db-dir -mllvm /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-assume-no-address-wrap=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=5 -x ir /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=kintexu_medium -device-resource-info=BRAM_1080.000000_DSP_1700.000000_FF_406256.000000_LUT_203128.000000_SLICE_30300.000000_URAM_0.000000 -device-name-info=xcku035-fbva676-2-e > /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command         ap_eval done; 31.24 sec.
INFO: [HLS 214-131] Inlining function 'void nnet::kernel_shift_2d<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>(nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::value_type (*) [config2::n_chan], nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::value_type*)' into 'void nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>(nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u> const&, ap_shift_reg<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::value_type, config2::in_width> (*) [config2::n_chan], nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:252:5)
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 3, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 3, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_resource_rf_gt_nin_rem0<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>(ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, config2_mult::weight_t*, config2_mult::bias_t*)' (firmware/nnet_utils/nnet_dense_resource.h:134:17)
INFO: [HLS 214-131] Inlining function 'void nnet::kernel_shift_2d<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, config5>(nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>::value_type (*) [config5::n_chan], nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>::value_type*)' into 'void nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, config5>(nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u> const&, ap_shift_reg<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>::value_type, config5::in_width> (*) [config5::n_chan], nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:252:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce_pool<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16, config5>(ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'void nnet::compute_pool_buffer_2d<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config5>(nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u> const&, ap_shift_reg<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>::value_type, config5::in_width> (*) [config5::n_filt], hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, 0>&)' (firmware/nnet_utils/nnet_pooling_stream.h:68:17)
INFO: [HLS 214-131] Inlining function 'void nnet::compute_pool_buffer_2d<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config5>(nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u> const&, ap_shift_reg<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>::value_type, config5::in_width> (*) [config5::n_filt], hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, 0>&)' into 'void nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config5>(hls::stream<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, 0>&, hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, 0>&)' (firmware/nnet_utils/nnet_pooling_stream.h:115:2)
INFO: [HLS 214-131] Inlining function 'void nnet::kernel_shift_2d<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config6>(nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>::value_type (*) [config6::n_chan], nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>::value_type*)' into 'void nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config6>(nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u> const&, ap_shift_reg<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>::value_type, config6::in_width> (*) [config6::n_chan], nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:252:5)
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 3, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 3, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_resource_rf_leq_nin<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>(ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, config6_mult::weight_t*, config6_mult::bias_t*)' (firmware/nnet_utils/nnet_dense_resource.h:54:17)
INFO: [HLS 214-131] Inlining function 'void nnet::kernel_shift_2d<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config9>(nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>::value_type (*) [config9::n_chan], nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>::value_type*)' into 'void nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config9>(nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u> const&, ap_shift_reg<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>::value_type, config9::in_width> (*) [config9::n_chan], nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:252:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce_pool<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, config9>(ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'void nnet::compute_pool_buffer_2d<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>(nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u> const&, ap_shift_reg<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>::value_type, config9::in_width> (*) [config9::n_filt], hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, 0>&)' (firmware/nnet_utils/nnet_pooling_stream.h:68:17)
INFO: [HLS 214-131] Inlining function 'void nnet::compute_pool_buffer_2d<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>(nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u> const&, ap_shift_reg<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>::value_type, config9::in_width> (*) [config9::n_filt], hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, 0>&)' into 'void nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>(hls::stream<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, 0>&, hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, 0>&)' (firmware/nnet_utils/nnet_pooling_stream.h:115:2)
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 3, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 3, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_resource_rf_gt_nin_rem0<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>(ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, config11::weight_t*, config11::bias_t*)' (firmware/nnet_utils/nnet_dense_resource.h:134:17)
INFO: [HLS 214-131] Inlining function 'void nnet::data_prepare<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config11>(hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, 0>&, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::value_type*)' into 'void nnet::dense<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 98u>, config11>(hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, 0>&, hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 98u>, 0>&, config11::weight_t*, config11::bias_t*)' (firmware/nnet_utils/nnet_dense_stream.h:93:2)
INFO: [HLS 214-131] Inlining function 'void nnet::res_write<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 98u>, config11>(nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 98u>::value_type*, hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 98u>, 0>&)' into 'void nnet::dense<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 98u>, config11>(hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, 0>&, hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 98u>, 0>&, config11::weight_t*, config11::bias_t*)' (firmware/nnet_utils/nnet_dense_stream.h:100:5)
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 3, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 3, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_resource_rf_leq_nin<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>(ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, config14::weight_t*, config14::bias_t*)' (firmware/nnet_utils/nnet_dense_resource.h:54:17)
INFO: [HLS 214-131] Inlining function 'void nnet::data_prepare<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 98u>, config14>(hls::stream<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 98u>, 0>&, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 98u>::value_type*)' into 'void nnet::dense<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 98u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 52u>, config14>(hls::stream<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 98u>, 0>&, hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 52u>, 0>&, config14::weight_t*, config14::bias_t*)' (firmware/nnet_utils/nnet_dense_stream.h:93:2)
INFO: [HLS 214-131] Inlining function 'void nnet::res_write<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 52u>, config14>(nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 52u>::value_type*, hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 52u>, 0>&)' into 'void nnet::dense<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 98u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 52u>, config14>(hls::stream<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 98u>, 0>&, hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 52u>, 0>&, config14::weight_t*, config14::bias_t*)' (firmware/nnet_utils/nnet_dense_stream.h:100:5)
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 3, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 3, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_resource_rf_leq_nin<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>(ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, config17::weight_t*, config17::bias_t*)' (firmware/nnet_utils/nnet_dense_resource.h:54:17)
INFO: [HLS 214-131] Inlining function 'void nnet::data_prepare<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 52u>, config17>(hls::stream<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 52u>, 0>&, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 52u>::value_type*)' into 'void nnet::dense<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 52u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config17>(hls::stream<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 52u>, 0>&, hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, 0>&, config17::weight_t*, config17::bias_t*)' (firmware/nnet_utils/nnet_dense_stream.h:93:2)
INFO: [HLS 214-131] Inlining function 'void nnet::res_write<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config17>(nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>::value_type*, hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, 0>&)' into 'void nnet::dense<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 52u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config17>(hls::stream<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 52u>, 0>&, hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, 0>&, config17::weight_t*, config17::bias_t*)' (firmware/nnet_utils/nnet_dense_stream.h:100:5)
INFO: [HLS 214-291] Loop 'MultLoop' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_resource.h:50:9)
INFO: [HLS 214-291] Loop 'ReLUPackLoop' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_activation_stream.h:49:9)
INFO: [HLS 214-291] Loop 'DataPackPipeline' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_stream.h:37:13)
INFO: [HLS 214-291] Loop 'MultLoop' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_resource.h:130:9)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_pooling_stream.h:42:32)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_pooling_stream.h:45:37)
INFO: [HLS 214-291] Loop 'FiltLoop' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_pooling_stream.h:57:9)
INFO: [HLS 214-291] Loop 'PoolLoop' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_pooling_stream.h:62:13)
INFO: [HLS 214-291] Loop 'KernelPushHeight' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv_stream.h:210:5)
INFO: [HLS 214-291] Loop 'KernelPushChannel' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv_stream.h:213:9)
INFO: [HLS 214-291] Loop 'KernelShiftWidth' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv_stream.h:194:5)
INFO: [HLS 214-291] Loop 'KernelShiftHeight' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv_stream.h:197:9)
INFO: [HLS 214-291] Loop 'KernelShiftChannel' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv_stream.h:199:13)
INFO: [HLS 214-291] Loop 'LineBufferDataIn' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv_stream.h:241:5)
INFO: [HLS 214-291] Loop 'LineBufferShift' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv_stream.h:244:9)
INFO: [HLS 214-291] Loop 'UpdateBuffer' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv_stream.h:233:5)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv_stream.h:229:30)
INFO: [HLS 214-186] Unrolling loop 'ResPackSingle' (firmware/nnet_utils/nnet_dense_stream.h:73:9) in function 'nnet::dense<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 52u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config17>' completely with a factor of 5 (firmware/nnet_utils/nnet_dense_stream.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'DataPackSingle' (firmware/nnet_utils/nnet_dense_stream.h:45:9) in function 'nnet::dense<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 52u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config17>' completely with a factor of 52 (firmware/nnet_utils/nnet_dense_stream.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:74:5) in function 'nnet::dense_resource_rf_leq_nin<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>' completely with a factor of 5 (firmware/nnet_utils/nnet_dense_resource.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_resource.h:50:9) in function 'nnet::dense_resource_rf_leq_nin<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>' completely with a factor of 10 (firmware/nnet_utils/nnet_dense_resource.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:36:5) in function 'nnet::dense_resource_rf_leq_nin<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>' completely with a factor of 5 (firmware/nnet_utils/nnet_dense_resource.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49:9) in function 'nnet::relu<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 52u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 52u>, relu_config16>' completely with a factor of 52 (firmware/nnet_utils/nnet_activation_stream.h:39:0)
INFO: [HLS 214-186] Unrolling loop 'ResPackSingle' (firmware/nnet_utils/nnet_dense_stream.h:73:9) in function 'nnet::dense<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 98u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 52u>, config14>' completely with a factor of 52 (firmware/nnet_utils/nnet_dense_stream.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'DataPackSingle' (firmware/nnet_utils/nnet_dense_stream.h:45:9) in function 'nnet::dense<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 98u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 52u>, config14>' completely with a factor of 98 (firmware/nnet_utils/nnet_dense_stream.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:74:5) in function 'nnet::dense_resource_rf_leq_nin<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 52 (firmware/nnet_utils/nnet_dense_resource.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_resource.h:50:9) in function 'nnet::dense_resource_rf_leq_nin<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 52 (firmware/nnet_utils/nnet_dense_resource.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:36:5) in function 'nnet::dense_resource_rf_leq_nin<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 52 (firmware/nnet_utils/nnet_dense_resource.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49:9) in function 'nnet::relu<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 98u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 98u>, relu_config13>' completely with a factor of 98 (firmware/nnet_utils/nnet_activation_stream.h:39:0)
INFO: [HLS 214-186] Unrolling loop 'ResPackSingle' (firmware/nnet_utils/nnet_dense_stream.h:73:9) in function 'nnet::dense<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 98u>, config11>' completely with a factor of 98 (firmware/nnet_utils/nnet_dense_stream.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'DataPackPipeline' (firmware/nnet_utils/nnet_dense_stream.h:37:13) in function 'nnet::dense<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 98u>, config11>' completely with a factor of 16 (firmware/nnet_utils/nnet_dense_stream.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:149:5) in function 'nnet::dense_resource_rf_gt_nin_rem0<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 98 (firmware/nnet_utils/nnet_dense_resource.h:83:0)
INFO: [HLS 214-186] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_resource.h:130:9) in function 'nnet::dense_resource_rf_gt_nin_rem0<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 49 (firmware/nnet_utils/nnet_dense_resource.h:83:0)
INFO: [HLS 214-186] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:104:5) in function 'nnet::dense_resource_rf_gt_nin_rem0<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 98 (firmware/nnet_utils/nnet_dense_resource.h:83:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/nnet_utils/nnet_pooling_stream.h:42:32) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' completely with a factor of 4 (firmware/nnet_utils/nnet_pooling_stream.h:96:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/nnet_utils/nnet_pooling_stream.h:45:37) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' completely with a factor of 64 (firmware/nnet_utils/nnet_pooling_stream.h:96:0)
INFO: [HLS 214-186] Unrolling loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:57:9) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' completely with a factor of 16 (firmware/nnet_utils/nnet_pooling_stream.h:96:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:57:9) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' has been removed because the loop is unrolled completely (firmware/nnet_utils/nnet_pooling_stream.h:96:0)
INFO: [HLS 214-186] Unrolling loop 'PoolLoop' (firmware/nnet_utils/nnet_pooling_stream.h:62:13) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' completely with a factor of 4 (firmware/nnet_utils/nnet_pooling_stream.h:96:0)
INFO: [HLS 214-186] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210:5) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config9>' completely with a factor of 2 (firmware/nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:213:9) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config9>' completely with a factor of 16 (firmware/nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194:5) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config9>' completely with a factor of 1 (firmware/nnet_utils/nnet_conv_stream.h:224:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194:5) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config9>' has been removed because the loop is unrolled completely (firmware/nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197:9) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config9>' completely with a factor of 2 (firmware/nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199:13) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config9>' completely with a factor of 16 (firmware/nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:241:5) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config9>' completely with a factor of 16 (firmware/nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244:9) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config9>' completely with a factor of 1 (firmware/nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233:5) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config9>' completely with a factor of 16 (firmware/nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/nnet_utils/nnet_conv_stream.h:229:30) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config9>' completely with a factor of 2 (firmware/nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/nnet_utils/nnet_conv_stream.h:229:30) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config9>' completely with a factor of 16 (firmware/nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49:9) in function 'nnet::relu<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, relu_config8>' completely with a factor of 16 (firmware/nnet_utils/nnet_activation_stream.h:39:0)
INFO: [HLS 214-186] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:303:9) in function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config6>' completely with a factor of 16 (firmware/nnet_utils/nnet_conv_stream.h:262:0)
INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:74:5) in function 'nnet::dense_resource_rf_leq_nin<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' completely with a factor of 16 (firmware/nnet_utils/nnet_dense_resource.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_resource.h:50:9) in function 'nnet::dense_resource_rf_leq_nin<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' completely with a factor of 16 (firmware/nnet_utils/nnet_dense_resource.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:36:5) in function 'nnet::dense_resource_rf_leq_nin<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' completely with a factor of 16 (firmware/nnet_utils/nnet_dense_resource.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config6>' completely with a factor of 5 (firmware/nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:213:9) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config6>' completely with a factor of 6 (firmware/nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config6>' completely with a factor of 4 (firmware/nnet_utils/nnet_conv_stream.h:224:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config6>' has been removed because the loop is unrolled completely (firmware/nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197:9) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config6>' completely with a factor of 5 (firmware/nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199:13) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config6>' completely with a factor of 6 (firmware/nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:241:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config6>' completely with a factor of 6 (firmware/nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244:9) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config6>' completely with a factor of 4 (firmware/nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config6>' completely with a factor of 6 (firmware/nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/nnet_utils/nnet_conv_stream.h:229:30) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config6>' completely with a factor of 5 (firmware/nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/nnet_utils/nnet_conv_stream.h:229:30) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config6>' completely with a factor of 6 (firmware/nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/nnet_utils/nnet_pooling_stream.h:42:32) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config5>' completely with a factor of 16 (firmware/nnet_utils/nnet_pooling_stream.h:96:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/nnet_utils/nnet_pooling_stream.h:45:37) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config5>' completely with a factor of 96 (firmware/nnet_utils/nnet_pooling_stream.h:96:0)
INFO: [HLS 214-186] Unrolling loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:57:9) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config5>' completely with a factor of 6 (firmware/nnet_utils/nnet_pooling_stream.h:96:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:57:9) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config5>' has been removed because the loop is unrolled completely (firmware/nnet_utils/nnet_pooling_stream.h:96:0)
INFO: [HLS 214-186] Unrolling loop 'PoolLoop' (firmware/nnet_utils/nnet_pooling_stream.h:62:13) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config5>' completely with a factor of 16 (firmware/nnet_utils/nnet_pooling_stream.h:96:0)
INFO: [HLS 214-186] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210:5) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, config5>' completely with a factor of 4 (firmware/nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:213:9) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, config5>' completely with a factor of 6 (firmware/nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194:5) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, config5>' completely with a factor of 3 (firmware/nnet_utils/nnet_conv_stream.h:224:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194:5) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, config5>' has been removed because the loop is unrolled completely (firmware/nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197:9) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, config5>' completely with a factor of 4 (firmware/nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199:13) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, config5>' completely with a factor of 6 (firmware/nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:241:5) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, config5>' completely with a factor of 6 (firmware/nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244:9) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, config5>' completely with a factor of 3 (firmware/nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233:5) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, config5>' completely with a factor of 6 (firmware/nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/nnet_utils/nnet_conv_stream.h:229:30) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, config5>' completely with a factor of 4 (firmware/nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/nnet_utils/nnet_conv_stream.h:229:30) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, config5>' completely with a factor of 6 (firmware/nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49:9) in function 'nnet::relu<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, relu_config4>' completely with a factor of 6 (firmware/nnet_utils/nnet_activation_stream.h:39:0)
INFO: [HLS 214-186] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:303:9) in function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config2>' completely with a factor of 6 (firmware/nnet_utils/nnet_conv_stream.h:262:0)
INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:149:5) in function 'nnet::dense_resource_rf_gt_nin_rem0<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' completely with a factor of 6 (firmware/nnet_utils/nnet_dense_resource.h:83:0)
INFO: [HLS 214-186] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_resource.h:130:9) in function 'nnet::dense_resource_rf_gt_nin_rem0<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' completely with a factor of 3 (firmware/nnet_utils/nnet_dense_resource.h:83:0)
INFO: [HLS 214-186] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:104:5) in function 'nnet::dense_resource_rf_gt_nin_rem0<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' completely with a factor of 6 (firmware/nnet_utils/nnet_dense_resource.h:83:0)
INFO: [HLS 214-186] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' completely with a factor of 5 (firmware/nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:213:9) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' completely with a factor of 1 (firmware/nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' completely with a factor of 4 (firmware/nnet_utils/nnet_conv_stream.h:224:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' has been removed because the loop is unrolled completely (firmware/nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197:9) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' completely with a factor of 5 (firmware/nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199:13) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' completely with a factor of 1 (firmware/nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:241:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' completely with a factor of 1 (firmware/nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244:9) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' completely with a factor of 4 (firmware/nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233:5) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' completely with a factor of 1 (firmware/nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/nnet_utils/nnet_conv_stream.h:229:30) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' completely with a factor of 5 (firmware/nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/nnet_utils/nnet_conv_stream.h:229:30) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' completely with a factor of 1 (firmware/nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[](unsigned long) const' into 'void nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>(nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u> const&, ap_shift_reg<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::value_type, config2::in_width> (*) [config2::n_chan], nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >::value), ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>(config2_mult::accum_t)' into 'void nnet::dense_resource_rf_gt_nin_rem0<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>(ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, config2_mult::weight_t*, config2_mult::bias_t*)' (firmware/nnet_utils/nnet_dense_resource.h:83:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>::operator[](unsigned long)' into 'void nnet::compute_output_buffer_2d<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config2>(nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u> const&, ap_shift_reg<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::value_type, config2::in_width> (*) [config2::n_chan], hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, 0>&, config2::weight_t*, config2::bias_t*)' (firmware/nnet_utils/nnet_conv_stream.h:262:0)
INFO: [HLS 214-178] Inlining function 'void nnet::conv_2d_buffer_resource_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config2>(hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&, hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, 0>&, config2::weight_t*, config2::bias_t*)' into 'void nnet::conv_2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config2>(hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&, hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, 0>&, config2::weight_t*, config2::bias_t*)' (firmware/nnet_utils/nnet_conv2d_stream.h:69:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>::operator[](unsigned long)' into 'void nnet::relu<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, relu_config4>(hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, 0>&, hls::stream<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:39:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>::operator[](unsigned long)' into 'void nnet::relu<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, relu_config4>(hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, 0>&, hls::stream<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:39:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>::operator[](unsigned long) const' into 'void nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, config5>(nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u> const&, ap_shift_reg<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>::value_type, config5::in_width> (*) [config5::n_chan], nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-178] Inlining function 'nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()(ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >) (.48.59.70)' (firmware/nnet_utils/nnet_common.h:36:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >) (.48.59.70)' into 'ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >) (.45.56.67)' (firmware/nnet_utils/nnet_common.h:36:0)
INFO: [HLS 214-178] Inlining function 'nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()(ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >) (.45.56.67)' (firmware/nnet_utils/nnet_common.h:36:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >) (.45.56.67)' into 'ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >)' (firmware/nnet_utils/nnet_common.h:36:0)
INFO: [HLS 214-178] Inlining function 'nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()(ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >)' (firmware/nnet_utils/nnet_common.h:36:0)
INFO: [HLS 214-178] Inlining function 'nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()(ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>) (.29)' into 'ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >)' (firmware/nnet_utils/nnet_common.h:36:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>::operator[](unsigned long)' into 'void nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config5>(hls::stream<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, 0>&, hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, 0>&)' (firmware/nnet_utils/nnet_pooling_stream.h:96:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>::operator[](unsigned long) const' into 'void nnet::shift_line_buffer<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config6>(nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u> const&, ap_shift_reg<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>::value_type, config6::in_width> (*) [config6::n_chan], nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >::value), ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>(config6_mult::accum_t)' into 'void nnet::dense_resource_rf_leq_nin<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>(ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, config6_mult::weight_t*, config6_mult::bias_t*)' (firmware/nnet_utils/nnet_dense_resource.h:15:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[](unsigned long)' into 'void nnet::compute_output_buffer_2d<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config6>(nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u> const&, ap_shift_reg<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>::value_type, config6::in_width> (*) [config6::n_chan], hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, 0>&, config6::weight_t*, config6::bias_t*)' (firmware/nnet_utils/nnet_conv_stream.h:262:0)
INFO: [HLS 214-178] Inlining function 'void nnet::conv_2d_buffer_resource_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config6>(hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, 0>&, hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, 0>&, config6::weight_t*, config6::bias_t*)' into 'void nnet::conv_2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config6>(hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, 0>&, hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, 0>&, config6::weight_t*, config6::bias_t*)' (firmware/nnet_utils/nnet_conv2d_stream.h:69:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[](unsigned long)' into 'void nnet::relu<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, relu_config8>(hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, 0>&, hls::stream<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:39:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>::operator[](unsigned long)' into 'void nnet::relu<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, relu_config8>(hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, 0>&, hls::stream<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:39:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>::operator[](unsigned long) const' into 'void nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config9>(nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u> const&, ap_shift_reg<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>::value_type, config9::in_width> (*) [config9::n_chan], nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:224:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >) (.48.59.70)' into 'ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >) (.98)' (firmware/nnet_utils/nnet_common.h:36:0)
INFO: [HLS 214-178] Inlining function 'nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()(ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>) (.29)' into 'ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >(ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> const*, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >) (.98)' (firmware/nnet_utils/nnet_common.h:36:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[](unsigned long)' into 'void nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>(hls::stream<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, 0>&, hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, 0>&)' (firmware/nnet_utils/nnet_pooling_stream.h:96:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[](unsigned long)' into 'void nnet::dense<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 98u>, config11>(hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, 0>&, hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 98u>, 0>&, config11::weight_t*, config11::bias_t*)' (firmware/nnet_utils/nnet_dense_stream.h:84:0)
INFO: [HLS 214-178] Inlining function 'void nnet::dense_resource_wrapper<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>(ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, config11::weight_t*, config11::bias_t*)' into 'void nnet::dense<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 98u>, config11>(hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, 0>&, hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 98u>, 0>&, config11::weight_t*, config11::bias_t*)' (firmware/nnet_utils/nnet_dense_stream.h:84:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 98u>::operator[](unsigned long)' into 'void nnet::dense<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 98u>, config11>(hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, 0>&, hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 98u>, 0>&, config11::weight_t*, config11::bias_t*)' (firmware/nnet_utils/nnet_dense_stream.h:84:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 98u>::operator[](unsigned long)' into 'void nnet::relu<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 98u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 98u>, relu_config13>(hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 98u>, 0>&, hls::stream<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 98u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:39:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 98u>::operator[](unsigned long)' into 'void nnet::relu<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 98u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 98u>, relu_config13>(hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 98u>, 0>&, hls::stream<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 98u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:39:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 98u>::operator[](unsigned long)' into 'void nnet::dense<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 98u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 52u>, config14>(hls::stream<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 98u>, 0>&, hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 52u>, 0>&, config14::weight_t*, config14::bias_t*)' (firmware/nnet_utils/nnet_dense_stream.h:84:0)
INFO: [HLS 214-178] Inlining function 'void nnet::dense_resource_wrapper<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>(ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, config14::weight_t*, config14::bias_t*)' into 'void nnet::dense<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 98u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 52u>, config14>(hls::stream<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 98u>, 0>&, hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 52u>, 0>&, config14::weight_t*, config14::bias_t*)' (firmware/nnet_utils/nnet_dense_stream.h:84:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 52u>::operator[](unsigned long)' into 'void nnet::dense<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 98u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 52u>, config14>(hls::stream<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 98u>, 0>&, hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 52u>, 0>&, config14::weight_t*, config14::bias_t*)' (firmware/nnet_utils/nnet_dense_stream.h:84:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 52u>::operator[](unsigned long)' into 'void nnet::relu<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 52u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 52u>, relu_config16>(hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 52u>, 0>&, hls::stream<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 52u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:39:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 52u>::operator[](unsigned long)' into 'void nnet::relu<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 52u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 52u>, relu_config16>(hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 52u>, 0>&, hls::stream<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 52u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:39:0)
INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<1> >::value), ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>(config17::accum_t)' into 'void nnet::dense_resource_rf_leq_nin<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>(ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, config17::weight_t*, config17::bias_t*)' (firmware/nnet_utils/nnet_dense_resource.h:15:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 52u>::operator[](unsigned long)' into 'void nnet::dense<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 52u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config17>(hls::stream<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 52u>, 0>&, hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, 0>&, config17::weight_t*, config17::bias_t*)' (firmware/nnet_utils/nnet_dense_stream.h:84:0)
INFO: [HLS 214-178] Inlining function 'void nnet::dense_resource_wrapper<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>(ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, config17::weight_t*, config17::bias_t*)' into 'void nnet::dense<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 52u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config17>(hls::stream<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 52u>, 0>&, hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, 0>&, config17::weight_t*, config17::bias_t*)' (firmware/nnet_utils/nnet_dense_stream.h:84:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>::operator[](unsigned long)' into 'void nnet::dense<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 52u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config17>(hls::stream<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 52u>, 0>&, hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, 0>&, config17::weight_t*, config17::bias_t*)' (firmware/nnet_utils/nnet_dense_stream.h:84:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_I8ap_fixedILi8ELi2ELS3_5ELS4_3ELi0EELj16EEE7config9EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEE11line_buffer': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (firmware/nnet_utils/nnet_pooling_stream.h:104:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EELj6EEENS1_IS5_Lj16EEE7config6EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (firmware/nnet_utils/nnet_conv2d_stream.h:46:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj6EEENS1_I8ap_fixedILi8ELi2ELS3_5ELS4_3ELi0EELj6EEE7config5EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEE11line_buffer': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (firmware/nnet_utils/nnet_pooling_stream.h:104:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EELj1EEENS1_IS5_Lj6EEE7config2EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (firmware/nnet_utils/nnet_conv2d_stream.h:46:0)
INFO: [HLS 214-248] Applying array_partition to 'b2': Complete partitioning on dimension 1. (firmware/weights/b2.h:12:0)
INFO: [HLS 214-248] Applying array_partition to 'b6': Complete partitioning on dimension 1. (firmware/weights/b6.h:12:0)
INFO: [HLS 214-248] Applying array_partition to 'b11': Complete partitioning on dimension 1. (firmware/weights/b11.h:12:0)
INFO: [HLS 214-248] Applying array_partition to 'b14': Complete partitioning on dimension 1. (firmware/weights/b14.h:12:0)
INFO: [HLS 214-248] Applying array_partition to 'b17': Complete partitioning on dimension 1. (firmware/weights/b17.h:12:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_I8ap_fixedILi8ELi2ELS3_5ELS4_3ELi0EELj16EEE7config9EEvRKT_PAsrT1_6n_filt_12ap_shift_regINSB_10value_typeEXsrSE_8in_widthEERN3hls6streamIT0_Li0EEEE11kernel_data': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_pooling_stream.h:45:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EELj6EEENS1_IS5_Lj16EEE7config6EEvRKT_PAsrT1_6n_chan_12ap_shift_regINS9_10value_typeEXsrSC_8in_widthEERN3hls6streamIT0_Li0EEEPNSC_8weight_tEPNSC_6bias_tEE11kernel_data': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_conv_stream.h:276:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj6EEENS1_I8ap_fixedILi8ELi2ELS3_5ELS4_3ELi0EELj6EEE7config5EEvRKT_PAsrT1_6n_filt_12ap_shift_regINSB_10value_typeEXsrSE_8in_widthEERN3hls6streamIT0_Li0EEEE11kernel_data': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_pooling_stream.h:45:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EELj1EEENS1_IS5_Lj6EEE7config2EEvRKT_PAsrT1_6n_chan_12ap_shift_regINS9_10value_typeEXsrSC_8in_widthEERN3hls6streamIT0_Li0EEEPNSC_8weight_tEPNSC_6bias_tEE11kernel_data': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_conv_stream.h:276:0)
INFO: [HLS 214-248] Applying array_partition to 'acc': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_dense_resource.h:100:29)
INFO: [HLS 214-248] Applying array_partition to 'res_out': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_conv_stream.h:279:29)
INFO: [HLS 214-248] Applying array_partition to 'pool_window.i': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_pooling_stream.h:42:32)
INFO: [HLS 214-248] Applying array_partition to 'data': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_dense_stream.h:87:30)
INFO: [HLS 214-248] Applying array_partition to 'res': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_dense_stream.h:90:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer16_out' with compact=bit mode in 416-bits (firmware/myproject.cpp:76:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer14_out' with compact=bit mode in 416-bits (firmware/myproject.cpp:72:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer13_out' with compact=bit mode in 784-bits (firmware/myproject.cpp:68:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer11_out' with compact=bit mode in 784-bits (firmware/myproject.cpp:64:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer9_out' with compact=bit mode in 128-bits (firmware/myproject.cpp:59:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer8_out' with compact=bit mode in 128-bits (firmware/myproject.cpp:55:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer6_out' with compact=bit mode in 128-bits (firmware/myproject.cpp:51:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer5_out' with compact=bit mode in 48-bits (firmware/myproject.cpp:47:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer4_out' with compact=bit mode in 48-bits (firmware/myproject.cpp:43:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer2_out' with compact=bit mode in 48-bits (firmware/myproject.cpp:39:24)
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj6EEENS1_I8ap_fixedILi8ELi2ELS3_5ELS4_3ELi0EELj6EEE7config5EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEE11line_buffer_0_0' with compact=bit mode in 8-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj6EEENS1_I8ap_fixedILi8ELi2ELS3_5ELS4_3ELi0EELj6EEE7config5EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEE11line_buffer_0_1' with compact=bit mode in 8-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj6EEENS1_I8ap_fixedILi8ELi2ELS3_5ELS4_3ELi0EELj6EEE7config5EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEE11line_buffer_0_2' with compact=bit mode in 8-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj6EEENS1_I8ap_fixedILi8ELi2ELS3_5ELS4_3ELi0EELj6EEE7config5EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEE11line_buffer_0_3' with compact=bit mode in 8-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj6EEENS1_I8ap_fixedILi8ELi2ELS3_5ELS4_3ELi0EELj6EEE7config5EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEE11line_buffer_0_4' with compact=bit mode in 8-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj6EEENS1_I8ap_fixedILi8ELi2ELS3_5ELS4_3ELi0EELj6EEE7config5EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEE11line_buffer_0_5' with compact=bit mode in 8-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj6EEENS1_I8ap_fixedILi8ELi2ELS3_5ELS4_3ELi0EELj6EEE7config5EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEE11line_buffer_1_0' with compact=bit mode in 8-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj6EEENS1_I8ap_fixedILi8ELi2ELS3_5ELS4_3ELi0EELj6EEE7config5EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEE11line_buffer_1_1' with compact=bit mode in 8-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj6EEENS1_I8ap_fixedILi8ELi2ELS3_5ELS4_3ELi0EELj6EEE7config5EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEE11line_buffer_1_2' with compact=bit mode in 8-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj6EEENS1_I8ap_fixedILi8ELi2ELS3_5ELS4_3ELi0EELj6EEE7config5EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEE11line_buffer_1_3' with compact=bit mode in 8-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj6EEENS1_I8ap_fixedILi8ELi2ELS3_5ELS4_3ELi0EELj6EEE7config5EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEE11line_buffer_1_4' with compact=bit mode in 8-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj6EEENS1_I8ap_fixedILi8ELi2ELS3_5ELS4_3ELi0EELj6EEE7config5EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEE11line_buffer_1_5' with compact=bit mode in 8-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj6EEENS1_I8ap_fixedILi8ELi2ELS3_5ELS4_3ELi0EELj6EEE7config5EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEE11line_buffer_2_0' with compact=bit mode in 8-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj6EEENS1_I8ap_fixedILi8ELi2ELS3_5ELS4_3ELi0EELj6EEE7config5EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEE11line_buffer_2_1' with compact=bit mode in 8-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj6EEENS1_I8ap_fixedILi8ELi2ELS3_5ELS4_3ELi0EELj6EEE7config5EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEE11line_buffer_2_2' with compact=bit mode in 8-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj6EEENS1_I8ap_fixedILi8ELi2ELS3_5ELS4_3ELi0EELj6EEE7config5EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEE11line_buffer_2_3' with compact=bit mode in 8-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj6EEENS1_I8ap_fixedILi8ELi2ELS3_5ELS4_3ELi0EELj6EEE7config5EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEE11line_buffer_2_4' with compact=bit mode in 8-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj6EEENS1_I8ap_fixedILi8ELi2ELS3_5ELS4_3ELi0EELj6EEE7config5EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEE11line_buffer_2_5' with compact=bit mode in 8-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EELj6EEENS1_IS5_Lj16EEE7config6EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_0' with compact=bit mode in 8-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EELj6EEENS1_IS5_Lj16EEE7config6EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_1' with compact=bit mode in 8-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EELj6EEENS1_IS5_Lj16EEE7config6EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_2' with compact=bit mode in 8-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EELj6EEENS1_IS5_Lj16EEE7config6EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_3' with compact=bit mode in 8-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EELj6EEENS1_IS5_Lj16EEE7config6EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_4' with compact=bit mode in 8-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EELj6EEENS1_IS5_Lj16EEE7config6EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_0_5' with compact=bit mode in 8-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EELj6EEENS1_IS5_Lj16EEE7config6EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_0' with compact=bit mode in 8-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EELj6EEENS1_IS5_Lj16EEE7config6EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_1' with compact=bit mode in 8-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EELj6EEENS1_IS5_Lj16EEE7config6EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_2' with compact=bit mode in 8-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EELj6EEENS1_IS5_Lj16EEE7config6EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_3' with compact=bit mode in 8-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EELj6EEENS1_IS5_Lj16EEE7config6EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_4' with compact=bit mode in 8-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EELj6EEENS1_IS5_Lj16EEE7config6EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_1_5' with compact=bit mode in 8-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EELj6EEENS1_IS5_Lj16EEE7config6EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_2_0' with compact=bit mode in 8-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EELj6EEENS1_IS5_Lj16EEE7config6EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_2_1' with compact=bit mode in 8-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EELj6EEENS1_IS5_Lj16EEE7config6EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_2_2' with compact=bit mode in 8-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EELj6EEENS1_IS5_Lj16EEE7config6EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_2_3' with compact=bit mode in 8-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EELj6EEENS1_IS5_Lj16EEE7config6EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_2_4' with compact=bit mode in 8-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EELj6EEENS1_IS5_Lj16EEE7config6EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_2_5' with compact=bit mode in 8-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EELj6EEENS1_IS5_Lj16EEE7config6EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_3_0' with compact=bit mode in 8-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EELj6EEENS1_IS5_Lj16EEE7config6EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_3_1' with compact=bit mode in 8-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EELj6EEENS1_IS5_Lj16EEE7config6EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_3_2' with compact=bit mode in 8-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EELj6EEENS1_IS5_Lj16EEE7config6EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_3_3' with compact=bit mode in 8-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EELj6EEENS1_IS5_Lj16EEE7config6EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_3_4' with compact=bit mode in 8-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EELj6EEENS1_IS5_Lj16EEE7config6EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tEE11line_buffer_3_5' with compact=bit mode in 8-bits
INFO: [HLS 214-241] Aggregating bram variable 'void nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>(hls::stream<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, 0>&, hls::stream<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, 0>&)::line_buffer' with compact=bit mode in 8-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_I8ap_fixedILi8ELi2ELS3_5ELS4_3ELi0EELj16EEE7config9EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEE11line_buffer_10' with compact=bit mode in 8-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_I8ap_fixedILi8ELi2ELS3_5ELS4_3ELi0EELj16EEE7config9EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEE11line_buffer_11' with compact=bit mode in 8-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_I8ap_fixedILi8ELi2ELS3_5ELS4_3ELi0EELj16EEE7config9EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEE11line_buffer_12' with compact=bit mode in 8-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_I8ap_fixedILi8ELi2ELS3_5ELS4_3ELi0EELj16EEE7config9EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEE11line_buffer_13' with compact=bit mode in 8-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_I8ap_fixedILi8ELi2ELS3_5ELS4_3ELi0EELj16EEE7config9EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEE11line_buffer_14' with compact=bit mode in 8-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0ELi0EELj16EEENS1_I8ap_fixedILi8ELi2ELS3_5ELS4_3ELi0EELj16EEE7config9EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEE11line_buffer_15' with compact=bit mode in 8-bits
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'ref.tmp.i' due to pipeline pragma
INFO: [HLS 214-248] Applying array_partition to 'ref.tmp.i': Complete partitioning on dimension 1.
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 31.38 seconds. CPU system time: 3.21 seconds. Elapsed time: 35.08 seconds; current allocated memory: 764.969 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 764.969 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top myproject -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/a.g.0.bc -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_gt_nin_rem0<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_resource.h:242).
INFO: [XFORM 203-603] Inlining function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, config5>' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:21).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:21).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:21).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:21).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:21).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:21).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config5>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config5>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config5>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config5>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config5>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config5>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config5>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config5>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config5>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config5>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config5>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config5>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_leq_nin<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' into 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' (firmware/nnet_utils/nnet_dense_resource.h:240).
INFO: [XFORM 203-603] Inlining function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config9>' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:21).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:21).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:21).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:21).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:21).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:21).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:21).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:21).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:21).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:21).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:21).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:21).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:21).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:21).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:21).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:21).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_gt_nin_rem0<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_resource.h:242).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_resource.h:151->firmware/nnet_utils/nnet_dense_resource.h:242).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_resource.h:151->firmware/nnet_utils/nnet_dense_resource.h:242).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_resource.h:151->firmware/nnet_utils/nnet_dense_resource.h:242).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_resource.h:151->firmware/nnet_utils/nnet_dense_resource.h:242).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_resource.h:151->firmware/nnet_utils/nnet_dense_resource.h:242).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_resource.h:151->firmware/nnet_utils/nnet_dense_resource.h:242).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_resource.h:151->firmware/nnet_utils/nnet_dense_resource.h:242).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_resource.h:151->firmware/nnet_utils/nnet_dense_resource.h:242).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_resource.h:151->firmware/nnet_utils/nnet_dense_resource.h:242).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_resource.h:151->firmware/nnet_utils/nnet_dense_resource.h:242).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_resource.h:151->firmware/nnet_utils/nnet_dense_resource.h:242).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_resource.h:151->firmware/nnet_utils/nnet_dense_resource.h:242).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_resource.h:151->firmware/nnet_utils/nnet_dense_resource.h:242).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_resource.h:151->firmware/nnet_utils/nnet_dense_resource.h:242).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_resource.h:151->firmware/nnet_utils/nnet_dense_resource.h:242).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_resource.h:151->firmware/nnet_utils/nnet_dense_resource.h:242).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_resource.h:151->firmware/nnet_utils/nnet_dense_resource.h:242).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_resource.h:151->firmware/nnet_utils/nnet_dense_resource.h:242).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_resource.h:151->firmware/nnet_utils/nnet_dense_resource.h:242).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_resource.h:151->firmware/nnet_utils/nnet_dense_resource.h:242).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_resource.h:151->firmware/nnet_utils/nnet_dense_resource.h:242).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_resource.h:151->firmware/nnet_utils/nnet_dense_resource.h:242).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_resource.h:151->firmware/nnet_utils/nnet_dense_resource.h:242).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_resource.h:151->firmware/nnet_utils/nnet_dense_resource.h:242).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_resource.h:151->firmware/nnet_utils/nnet_dense_resource.h:242).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_resource.h:151->firmware/nnet_utils/nnet_dense_resource.h:242).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_resource.h:151->firmware/nnet_utils/nnet_dense_resource.h:242).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_resource.h:151->firmware/nnet_utils/nnet_dense_resource.h:242).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_resource.h:151->firmware/nnet_utils/nnet_dense_resource.h:242).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_resource.h:151->firmware/nnet_utils/nnet_dense_resource.h:242).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_resource.h:151->firmware/nnet_utils/nnet_dense_resource.h:242).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_resource.h:151->firmware/nnet_utils/nnet_dense_resource.h:242).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_resource.h:151->firmware/nnet_utils/nnet_dense_resource.h:242).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_resource.h:151->firmware/nnet_utils/nnet_dense_resource.h:242).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_resource.h:151->firmware/nnet_utils/nnet_dense_resource.h:242).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_resource.h:151->firmware/nnet_utils/nnet_dense_resource.h:242).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_resource.h:151->firmware/nnet_utils/nnet_dense_resource.h:242).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_resource.h:151->firmware/nnet_utils/nnet_dense_resource.h:242).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_resource.h:151->firmware/nnet_utils/nnet_dense_resource.h:242).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_resource.h:151->firmware/nnet_utils/nnet_dense_resource.h:242).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_resource.h:151->firmware/nnet_utils/nnet_dense_resource.h:242).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_resource.h:151->firmware/nnet_utils/nnet_dense_resource.h:242).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_resource.h:151->firmware/nnet_utils/nnet_dense_resource.h:242).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_resource.h:151->firmware/nnet_utils/nnet_dense_resource.h:242).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_resource.h:151->firmware/nnet_utils/nnet_dense_resource.h:242).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_resource.h:151->firmware/nnet_utils/nnet_dense_resource.h:242).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_resource.h:151->firmware/nnet_utils/nnet_dense_resource.h:242).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_resource.h:151->firmware/nnet_utils/nnet_dense_resource.h:242).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_resource.h:151->firmware/nnet_utils/nnet_dense_resource.h:242).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_resource.h:151->firmware/nnet_utils/nnet_dense_resource.h:242).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_resource.h:151->firmware/nnet_utils/nnet_dense_resource.h:242).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_resource.h:151->firmware/nnet_utils/nnet_dense_resource.h:242).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_resource.h:151->firmware/nnet_utils/nnet_dense_resource.h:242).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_resource.h:151->firmware/nnet_utils/nnet_dense_resource.h:242).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_resource.h:151->firmware/nnet_utils/nnet_dense_resource.h:242).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_resource.h:151->firmware/nnet_utils/nnet_dense_resource.h:242).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_resource.h:151->firmware/nnet_utils/nnet_dense_resource.h:242).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_resource.h:151->firmware/nnet_utils/nnet_dense_resource.h:242).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_resource.h:151->firmware/nnet_utils/nnet_dense_resource.h:242).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_resource.h:151->firmware/nnet_utils/nnet_dense_resource.h:242).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_resource.h:151->firmware/nnet_utils/nnet_dense_resource.h:242).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_resource.h:151->firmware/nnet_utils/nnet_dense_resource.h:242).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_resource.h:151->firmware/nnet_utils/nnet_dense_resource.h:242).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_resource.h:151->firmware/nnet_utils/nnet_dense_resource.h:242).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_resource.h:151->firmware/nnet_utils/nnet_dense_resource.h:242).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_resource.h:151->firmware/nnet_utils/nnet_dense_resource.h:242).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_resource.h:151->firmware/nnet_utils/nnet_dense_resource.h:242).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_resource.h:151->firmware/nnet_utils/nnet_dense_resource.h:242).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_resource.h:151->firmware/nnet_utils/nnet_dense_resource.h:242).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_resource.h:151->firmware/nnet_utils/nnet_dense_resource.h:242).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_resource.h:151->firmware/nnet_utils/nnet_dense_resource.h:242).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_resource.h:151->firmware/nnet_utils/nnet_dense_resource.h:242).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_resource.h:151->firmware/nnet_utils/nnet_dense_resource.h:242).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_resource.h:151->firmware/nnet_utils/nnet_dense_resource.h:242).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_resource.h:151->firmware/nnet_utils/nnet_dense_resource.h:242).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_resource.h:151->firmware/nnet_utils/nnet_dense_resource.h:242).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_resource.h:151->firmware/nnet_utils/nnet_dense_resource.h:242).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_resource.h:151->firmware/nnet_utils/nnet_dense_resource.h:242).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_resource.h:151->firmware/nnet_utils/nnet_dense_resource.h:242).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_resource.h:151->firmware/nnet_utils/nnet_dense_resource.h:242).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_resource.h:151->firmware/nnet_utils/nnet_dense_resource.h:242).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_resource.h:151->firmware/nnet_utils/nnet_dense_resource.h:242).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_resource.h:151->firmware/nnet_utils/nnet_dense_resource.h:242).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_resource.h:151->firmware/nnet_utils/nnet_dense_resource.h:242).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_resource.h:151->firmware/nnet_utils/nnet_dense_resource.h:242).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_resource.h:151->firmware/nnet_utils/nnet_dense_resource.h:242).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_resource.h:151->firmware/nnet_utils/nnet_dense_resource.h:242).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_resource.h:151->firmware/nnet_utils/nnet_dense_resource.h:242).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_resource.h:151->firmware/nnet_utils/nnet_dense_resource.h:242).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_resource.h:151->firmware/nnet_utils/nnet_dense_resource.h:242).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_resource.h:151->firmware/nnet_utils/nnet_dense_resource.h:242).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_resource.h:151->firmware/nnet_utils/nnet_dense_resource.h:242).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_resource.h:151->firmware/nnet_utils/nnet_dense_resource.h:242).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_resource.h:151->firmware/nnet_utils/nnet_dense_resource.h:242).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_resource.h:151->firmware/nnet_utils/nnet_dense_resource.h:242).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_resource.h:151->firmware/nnet_utils/nnet_dense_resource.h:242).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_resource.h:151->firmware/nnet_utils/nnet_dense_resource.h:242).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_resource.h:151->firmware/nnet_utils/nnet_dense_resource.h:242).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 98u>, config11>' (firmware/nnet_utils/nnet_dense_stream.h:24).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_leq_nin<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' into 'nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_resource.h:240).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' into 'nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_resource.h:76->firmware/nnet_utils/nnet_dense_resource.h:240).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' into 'nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_resource.h:76->firmware/nnet_utils/nnet_dense_resource.h:240).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' into 'nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_resource.h:76->firmware/nnet_utils/nnet_dense_resource.h:240).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' into 'nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_resource.h:76->firmware/nnet_utils/nnet_dense_resource.h:240).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' into 'nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_resource.h:76->firmware/nnet_utils/nnet_dense_resource.h:240).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' into 'nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_resource.h:76->firmware/nnet_utils/nnet_dense_resource.h:240).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' into 'nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_resource.h:76->firmware/nnet_utils/nnet_dense_resource.h:240).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' into 'nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_resource.h:76->firmware/nnet_utils/nnet_dense_resource.h:240).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' into 'nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_resource.h:76->firmware/nnet_utils/nnet_dense_resource.h:240).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' into 'nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_resource.h:76->firmware/nnet_utils/nnet_dense_resource.h:240).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' into 'nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_resource.h:76->firmware/nnet_utils/nnet_dense_resource.h:240).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' into 'nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_resource.h:76->firmware/nnet_utils/nnet_dense_resource.h:240).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' into 'nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_resource.h:76->firmware/nnet_utils/nnet_dense_resource.h:240).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' into 'nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_resource.h:76->firmware/nnet_utils/nnet_dense_resource.h:240).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' into 'nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_resource.h:76->firmware/nnet_utils/nnet_dense_resource.h:240).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' into 'nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_resource.h:76->firmware/nnet_utils/nnet_dense_resource.h:240).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' into 'nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_resource.h:76->firmware/nnet_utils/nnet_dense_resource.h:240).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' into 'nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_resource.h:76->firmware/nnet_utils/nnet_dense_resource.h:240).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' into 'nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_resource.h:76->firmware/nnet_utils/nnet_dense_resource.h:240).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' into 'nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_resource.h:76->firmware/nnet_utils/nnet_dense_resource.h:240).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' into 'nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_resource.h:76->firmware/nnet_utils/nnet_dense_resource.h:240).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' into 'nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_resource.h:76->firmware/nnet_utils/nnet_dense_resource.h:240).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' into 'nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_resource.h:76->firmware/nnet_utils/nnet_dense_resource.h:240).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' into 'nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_resource.h:76->firmware/nnet_utils/nnet_dense_resource.h:240).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' into 'nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_resource.h:76->firmware/nnet_utils/nnet_dense_resource.h:240).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' into 'nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_resource.h:76->firmware/nnet_utils/nnet_dense_resource.h:240).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' into 'nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_resource.h:76->firmware/nnet_utils/nnet_dense_resource.h:240).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' into 'nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_resource.h:76->firmware/nnet_utils/nnet_dense_resource.h:240).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' into 'nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_resource.h:76->firmware/nnet_utils/nnet_dense_resource.h:240).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' into 'nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_resource.h:76->firmware/nnet_utils/nnet_dense_resource.h:240).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' into 'nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_resource.h:76->firmware/nnet_utils/nnet_dense_resource.h:240).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' into 'nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_resource.h:76->firmware/nnet_utils/nnet_dense_resource.h:240).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' into 'nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_resource.h:76->firmware/nnet_utils/nnet_dense_resource.h:240).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' into 'nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_resource.h:76->firmware/nnet_utils/nnet_dense_resource.h:240).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' into 'nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_resource.h:76->firmware/nnet_utils/nnet_dense_resource.h:240).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' into 'nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_resource.h:76->firmware/nnet_utils/nnet_dense_resource.h:240).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' into 'nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_resource.h:76->firmware/nnet_utils/nnet_dense_resource.h:240).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' into 'nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_resource.h:76->firmware/nnet_utils/nnet_dense_resource.h:240).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' into 'nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_resource.h:76->firmware/nnet_utils/nnet_dense_resource.h:240).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' into 'nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_resource.h:76->firmware/nnet_utils/nnet_dense_resource.h:240).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' into 'nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_resource.h:76->firmware/nnet_utils/nnet_dense_resource.h:240).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' into 'nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_resource.h:76->firmware/nnet_utils/nnet_dense_resource.h:240).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' into 'nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_resource.h:76->firmware/nnet_utils/nnet_dense_resource.h:240).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' into 'nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_resource.h:76->firmware/nnet_utils/nnet_dense_resource.h:240).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' into 'nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_resource.h:76->firmware/nnet_utils/nnet_dense_resource.h:240).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' into 'nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_resource.h:76->firmware/nnet_utils/nnet_dense_resource.h:240).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' into 'nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_resource.h:76->firmware/nnet_utils/nnet_dense_resource.h:240).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' into 'nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_resource.h:76->firmware/nnet_utils/nnet_dense_resource.h:240).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' into 'nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_resource.h:76->firmware/nnet_utils/nnet_dense_resource.h:240).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' into 'nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_resource.h:76->firmware/nnet_utils/nnet_dense_resource.h:240).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' into 'nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_resource.h:76->firmware/nnet_utils/nnet_dense_resource.h:240).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' into 'nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_resource.h:76->firmware/nnet_utils/nnet_dense_resource.h:240).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' into 'nnet::dense<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 98u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 52u>, config14>' (firmware/nnet_utils/nnet_dense_stream.h:24).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_leq_nin<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>' into 'nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>' (firmware/nnet_utils/nnet_dense_resource.h:240).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config17>' into 'nnet::dense<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 52u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config17>' (firmware/nnet_utils/nnet_dense_stream.h:24).
Command           transform done; 5.07 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 4.93 seconds. CPU system time: 0.1 seconds. Elapsed time: 5.09 seconds; current allocated memory: 970.848 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/a.g.1.bc -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command           transform done; 3.64 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command           transform done; 0.3 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 3.93 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.95 seconds; current allocated memory: 1.052 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/a.g.1.bc to /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/a.o.1.bc -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-102] Partitioning array 'ref.tmp.i' automatically.
INFO: [XFORM 203-102] Partitioning array 'in_elem.data.V' automatically.
INFO: [XFORM 203-102] Partitioning array 'in_elem.data.V' automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'myproject' (firmware/myproject.cpp:7), detected/extracted 11 process function(s): 
	 'nnet::conv_2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config2>'
	 'nnet::relu<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, relu_config4>'
	 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config5>'
	 'nnet::conv_2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config6>'
	 'nnet::relu<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, relu_config8>'
	 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>'
	 'nnet::dense<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 98u>, config11>'
	 'nnet::relu<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 98u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 98u>, relu_config13>'
	 'nnet::dense<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 98u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 52u>, config14>'
	 'nnet::relu<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 52u>, nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 52u>, relu_config16>'
	 'nnet::dense<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 52u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config17>'.
Command           transform done; 7.5 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_dense_resource.h:125:9) to (firmware/nnet_utils/nnet_dense_resource.h:124:5) in function 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_dense_resource.h:125:9) to (firmware/nnet_utils/nnet_dense_resource.h:124:5) in function 'nnet::dense<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 98u>, config11>'... converting 99 basic blocks.
Command           transform done; 2.24 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 9.69 seconds. CPU system time: 0.05 seconds. Elapsed time: 9.75 seconds; current allocated memory: 1.196 GB.
INFO-FLOW: Building ssdm...
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/a.o.2.bc -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_pooling_stream.h:109:19) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config5>'.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_pooling_stream.h:109:19) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<8, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config9>'.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:51:19) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config6>'.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:51:19) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config2>'.
INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:45) in function 'dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config6_mult>'.
INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:100) in function 'dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult>'.
INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:45) in function 'dense<array<ap_ufixed,98u>,array<ap_fixed<8,2,5,3,0>,52u>,config14>'.
INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:45) in function 'dense<array<ap_ufixed,52u>,array<ap_fixed<8,2,5,3,0>,5u>,config17>'.
INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:100) in function 'dense<array<ap_fixed,16u>,array<ap_fixed<8,2,5,3,0>,98u>,config11>'.
Command           transform done; 1.97 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.87 seconds. CPU system time: 0.09 seconds. Elapsed time: 1.97 seconds; current allocated memory: 1.396 GB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 20.76 sec.
Command       elaborate done; 64.74 sec.
Execute       ap_eval exec zip -j /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command       ap_eval done; error code: 1; 
INFO-FLOW: exec zip -j /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app
INFO-FLOW: couldn't execute "zip": I/O error
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'myproject' ...
Execute         ap_set_top_model myproject 
WARNING: [SYN 201-103] Legalizing function name 'shift_line_buffer<array<ap_fixed<8, 2, 5, 3, 0>, 1u>, config2>' to 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_1u_config2_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult>' to 'dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s'.
WARNING: [SYN 201-103] Legalizing function name 'compute_output_buffer_2d<array,array<ap_fixed<8,2,5,3,0>,6u>,config2>' to 'compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_6u_config2_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<8,2,5,3,0>,6u>,config2>' to 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_6u_config2_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,6u>,array<ap_ufixed<8,2,4,0,0>,6u>,relu_config4>' to 'relu_array_ap_fixed_6u_array_ap_ufixed_8_2_4_0_0_6u_relu_config4_s'.
WARNING: [SYN 201-103] Legalizing function name 'pooling2d_cl<array<ap_ufixed,6u>,array<ap_fixed<8,2,5,3,0>,6u>,config5>' to 'pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_6u_config5_s'.
WARNING: [SYN 201-103] Legalizing function name 'shift_line_buffer<array<ap_fixed<8, 2, 5, 3, 0>, 6u>, config6>' to 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_6u_config6_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config6_mult>' to 'dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s'.
WARNING: [SYN 201-103] Legalizing function name 'compute_output_buffer_2d<array,array<ap_fixed<8,2,5,3,0>,16u>,config6>' to 'compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array<ap_fixed,6u>,array<ap_fixed<8,2,5,3,0>,16u>,config6>' to 'conv_2d_cl_array_ap_fixed_6u_array_ap_fixed_8_2_5_3_0_16u_config6_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,16u>,array<ap_ufixed<8,2,4,0,0>,16u>,relu_config8>' to 'relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config8_s'.
WARNING: [SYN 201-103] Legalizing function name 'pooling2d_cl<array,array<ap_fixed<8,2,5,3,0>,16u>,config9>' to 'pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_16u_config9_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense<array,array<ap_fixed<8,2,5,3,0>,98u>,config11>_Pipeline_DataPrepare' to 'dense_array_array_ap_fixed_8_2_5_3_0_98u_config11_Pipeline_DataPrepare'.
WARNING: [SYN 201-103] Legalizing function name 'dense<array<ap_fixed,16u>,array<ap_fixed<8,2,5,3,0>,98u>,config11>' to 'dense_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_98u_config11_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,98u>,array<ap_ufixed<8,2,4,0,0>,98u>,relu_config13>' to 'relu_array_ap_fixed_98u_array_ap_ufixed_8_2_4_0_0_98u_relu_config13_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense<array<ap_ufixed,98u>,array<ap_fixed<8,2,5,3,0>,52u>,config14>' to 'dense_array_ap_ufixed_98u_array_ap_fixed_8_2_5_3_0_52u_config14_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,52u>,array<ap_ufixed<8,2,4,0,0>,52u>,relu_config16>' to 'relu_array_ap_fixed_52u_array_ap_ufixed_8_2_4_0_0_52u_relu_config16_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense<array<ap_ufixed,52u>,array<ap_fixed<8,2,5,3,0>,5u>,config17>' to 'dense_array_ap_ufixed_52u_array_ap_fixed_8_2_5_3_0_5u_config17_s'.
Execute         get_model_list myproject -filter all-wo-channel -topdown 
Execute         preproc_iomode -model myproject 
Execute         preproc_iomode -model dense<array<ap_ufixed,52u>,array<ap_fixed<8,2,5,3,0>,5u>,config17> 
Execute         preproc_iomode -model relu<array<ap_fixed,52u>,array<ap_ufixed<8,2,4,0,0>,52u>,relu_config16> 
Execute         preproc_iomode -model dense<array<ap_ufixed,98u>,array<ap_fixed<8,2,5,3,0>,52u>,config14> 
Execute         preproc_iomode -model relu<array<ap_fixed,98u>,array<ap_ufixed<8,2,4,0,0>,98u>,relu_config13> 
Execute         preproc_iomode -model dense<array<ap_fixed,16u>,array<ap_fixed<8,2,5,3,0>,98u>,config11> 
Execute         preproc_iomode -model dense<array,array<ap_fixed<8,2,5,3,0>,98u>,config11>_Pipeline_DataPrepare 
Execute         preproc_iomode -model pooling2d_cl<array,array<ap_fixed<8,2,5,3,0>,16u>,config9> 
Execute         preproc_iomode -model relu<array<ap_fixed,16u>,array<ap_ufixed<8,2,4,0,0>,16u>,relu_config8> 
Execute         preproc_iomode -model conv_2d_cl<array<ap_fixed,6u>,array<ap_fixed<8,2,5,3,0>,16u>,config6> 
Execute         preproc_iomode -model compute_output_buffer_2d<array,array<ap_fixed<8,2,5,3,0>,16u>,config6> 
Execute         preproc_iomode -model dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config6_mult> 
Execute         preproc_iomode -model shift_line_buffer<array<ap_fixed<8, 2, 5, 3, 0>, 6u>, config6> 
Execute         preproc_iomode -model pooling2d_cl<array<ap_ufixed,6u>,array<ap_fixed<8,2,5,3,0>,6u>,config5> 
Execute         preproc_iomode -model relu<array<ap_fixed,6u>,array<ap_ufixed<8,2,4,0,0>,6u>,relu_config4> 
Execute         preproc_iomode -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<8,2,5,3,0>,6u>,config2> 
Execute         preproc_iomode -model compute_output_buffer_2d<array,array<ap_fixed<8,2,5,3,0>,6u>,config2> 
Execute         preproc_iomode -model dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult> 
Execute         preproc_iomode -model shift_line_buffer<array<ap_fixed<8, 2, 5, 3, 0>, 1u>, config2> 
Execute         get_model_list myproject -filter all-wo-channel 
INFO-FLOW: Model list for configure: {shift_line_buffer<array<ap_fixed<8, 2, 5, 3, 0>, 1u>, config2>} {dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult>} compute_output_buffer_2d<array,array<ap_fixed<8,2,5,3,0>,6u>,config2> conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<8,2,5,3,0>,6u>,config2> relu<array<ap_fixed,6u>,array<ap_ufixed<8,2,4,0,0>,6u>,relu_config4> pooling2d_cl<array<ap_ufixed,6u>,array<ap_fixed<8,2,5,3,0>,6u>,config5> {shift_line_buffer<array<ap_fixed<8, 2, 5, 3, 0>, 6u>, config6>} {dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config6_mult>} compute_output_buffer_2d<array,array<ap_fixed<8,2,5,3,0>,16u>,config6> conv_2d_cl<array<ap_fixed,6u>,array<ap_fixed<8,2,5,3,0>,16u>,config6> relu<array<ap_fixed,16u>,array<ap_ufixed<8,2,4,0,0>,16u>,relu_config8> pooling2d_cl<array,array<ap_fixed<8,2,5,3,0>,16u>,config9> dense<array,array<ap_fixed<8,2,5,3,0>,98u>,config11>_Pipeline_DataPrepare dense<array<ap_fixed,16u>,array<ap_fixed<8,2,5,3,0>,98u>,config11> relu<array<ap_fixed,98u>,array<ap_ufixed<8,2,4,0,0>,98u>,relu_config13> dense<array<ap_ufixed,98u>,array<ap_fixed<8,2,5,3,0>,52u>,config14> relu<array<ap_fixed,52u>,array<ap_ufixed<8,2,4,0,0>,52u>,relu_config16> dense<array<ap_ufixed,52u>,array<ap_fixed<8,2,5,3,0>,5u>,config17> myproject
INFO-FLOW: Configuring Module : shift_line_buffer<array<ap_fixed<8, 2, 5, 3, 0>, 1u>, config2> ...
Execute         set_default_model shift_line_buffer<array<ap_fixed<8, 2, 5, 3, 0>, 1u>, config2> 
Execute         apply_spec_resource_limit shift_line_buffer<array<ap_fixed<8, 2, 5, 3, 0>, 1u>, config2> 
INFO-FLOW: Configuring Module : dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult> ...
Execute         set_default_model dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult> 
Execute         apply_spec_resource_limit dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult> 
INFO-FLOW: Configuring Module : compute_output_buffer_2d<array,array<ap_fixed<8,2,5,3,0>,6u>,config2> ...
Execute         set_default_model compute_output_buffer_2d<array,array<ap_fixed<8,2,5,3,0>,6u>,config2> 
Execute         apply_spec_resource_limit compute_output_buffer_2d<array,array<ap_fixed<8,2,5,3,0>,6u>,config2> 
INFO-FLOW: Configuring Module : conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<8,2,5,3,0>,6u>,config2> ...
Execute         set_default_model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<8,2,5,3,0>,6u>,config2> 
Execute         apply_spec_resource_limit conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<8,2,5,3,0>,6u>,config2> 
INFO-FLOW: Configuring Module : relu<array<ap_fixed,6u>,array<ap_ufixed<8,2,4,0,0>,6u>,relu_config4> ...
Execute         set_default_model relu<array<ap_fixed,6u>,array<ap_ufixed<8,2,4,0,0>,6u>,relu_config4> 
Execute         apply_spec_resource_limit relu<array<ap_fixed,6u>,array<ap_ufixed<8,2,4,0,0>,6u>,relu_config4> 
INFO-FLOW: Configuring Module : pooling2d_cl<array<ap_ufixed,6u>,array<ap_fixed<8,2,5,3,0>,6u>,config5> ...
Execute         set_default_model pooling2d_cl<array<ap_ufixed,6u>,array<ap_fixed<8,2,5,3,0>,6u>,config5> 
Execute         apply_spec_resource_limit pooling2d_cl<array<ap_ufixed,6u>,array<ap_fixed<8,2,5,3,0>,6u>,config5> 
INFO-FLOW: Configuring Module : shift_line_buffer<array<ap_fixed<8, 2, 5, 3, 0>, 6u>, config6> ...
Execute         set_default_model shift_line_buffer<array<ap_fixed<8, 2, 5, 3, 0>, 6u>, config6> 
Execute         apply_spec_resource_limit shift_line_buffer<array<ap_fixed<8, 2, 5, 3, 0>, 6u>, config6> 
INFO-FLOW: Configuring Module : dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config6_mult> ...
Execute         set_default_model dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config6_mult> 
Execute         apply_spec_resource_limit dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config6_mult> 
INFO-FLOW: Configuring Module : compute_output_buffer_2d<array,array<ap_fixed<8,2,5,3,0>,16u>,config6> ...
Execute         set_default_model compute_output_buffer_2d<array,array<ap_fixed<8,2,5,3,0>,16u>,config6> 
Execute         apply_spec_resource_limit compute_output_buffer_2d<array,array<ap_fixed<8,2,5,3,0>,16u>,config6> 
INFO-FLOW: Configuring Module : conv_2d_cl<array<ap_fixed,6u>,array<ap_fixed<8,2,5,3,0>,16u>,config6> ...
Execute         set_default_model conv_2d_cl<array<ap_fixed,6u>,array<ap_fixed<8,2,5,3,0>,16u>,config6> 
Execute         apply_spec_resource_limit conv_2d_cl<array<ap_fixed,6u>,array<ap_fixed<8,2,5,3,0>,16u>,config6> 
INFO-FLOW: Configuring Module : relu<array<ap_fixed,16u>,array<ap_ufixed<8,2,4,0,0>,16u>,relu_config8> ...
Execute         set_default_model relu<array<ap_fixed,16u>,array<ap_ufixed<8,2,4,0,0>,16u>,relu_config8> 
Execute         apply_spec_resource_limit relu<array<ap_fixed,16u>,array<ap_ufixed<8,2,4,0,0>,16u>,relu_config8> 
INFO-FLOW: Configuring Module : pooling2d_cl<array,array<ap_fixed<8,2,5,3,0>,16u>,config9> ...
Execute         set_default_model pooling2d_cl<array,array<ap_fixed<8,2,5,3,0>,16u>,config9> 
Execute         apply_spec_resource_limit pooling2d_cl<array,array<ap_fixed<8,2,5,3,0>,16u>,config9> 
INFO-FLOW: Configuring Module : dense<array,array<ap_fixed<8,2,5,3,0>,98u>,config11>_Pipeline_DataPrepare ...
Execute         set_default_model dense<array,array<ap_fixed<8,2,5,3,0>,98u>,config11>_Pipeline_DataPrepare 
Execute         apply_spec_resource_limit dense<array,array<ap_fixed<8,2,5,3,0>,98u>,config11>_Pipeline_DataPrepare 
INFO-FLOW: Configuring Module : dense<array<ap_fixed,16u>,array<ap_fixed<8,2,5,3,0>,98u>,config11> ...
Execute         set_default_model dense<array<ap_fixed,16u>,array<ap_fixed<8,2,5,3,0>,98u>,config11> 
Execute         apply_spec_resource_limit dense<array<ap_fixed,16u>,array<ap_fixed<8,2,5,3,0>,98u>,config11> 
INFO-FLOW: Configuring Module : relu<array<ap_fixed,98u>,array<ap_ufixed<8,2,4,0,0>,98u>,relu_config13> ...
Execute         set_default_model relu<array<ap_fixed,98u>,array<ap_ufixed<8,2,4,0,0>,98u>,relu_config13> 
Execute         apply_spec_resource_limit relu<array<ap_fixed,98u>,array<ap_ufixed<8,2,4,0,0>,98u>,relu_config13> 
INFO-FLOW: Configuring Module : dense<array<ap_ufixed,98u>,array<ap_fixed<8,2,5,3,0>,52u>,config14> ...
Execute         set_default_model dense<array<ap_ufixed,98u>,array<ap_fixed<8,2,5,3,0>,52u>,config14> 
Execute         apply_spec_resource_limit dense<array<ap_ufixed,98u>,array<ap_fixed<8,2,5,3,0>,52u>,config14> 
INFO-FLOW: Configuring Module : relu<array<ap_fixed,52u>,array<ap_ufixed<8,2,4,0,0>,52u>,relu_config16> ...
Execute         set_default_model relu<array<ap_fixed,52u>,array<ap_ufixed<8,2,4,0,0>,52u>,relu_config16> 
Execute         apply_spec_resource_limit relu<array<ap_fixed,52u>,array<ap_ufixed<8,2,4,0,0>,52u>,relu_config16> 
INFO-FLOW: Configuring Module : dense<array<ap_ufixed,52u>,array<ap_fixed<8,2,5,3,0>,5u>,config17> ...
Execute         set_default_model dense<array<ap_ufixed,52u>,array<ap_fixed<8,2,5,3,0>,5u>,config17> 
Execute         apply_spec_resource_limit dense<array<ap_ufixed,52u>,array<ap_fixed<8,2,5,3,0>,5u>,config17> 
INFO-FLOW: Configuring Module : myproject ...
Execute         set_default_model myproject 
Execute         apply_spec_resource_limit myproject 
INFO-FLOW: Model list for preprocess: {shift_line_buffer<array<ap_fixed<8, 2, 5, 3, 0>, 1u>, config2>} {dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult>} compute_output_buffer_2d<array,array<ap_fixed<8,2,5,3,0>,6u>,config2> conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<8,2,5,3,0>,6u>,config2> relu<array<ap_fixed,6u>,array<ap_ufixed<8,2,4,0,0>,6u>,relu_config4> pooling2d_cl<array<ap_ufixed,6u>,array<ap_fixed<8,2,5,3,0>,6u>,config5> {shift_line_buffer<array<ap_fixed<8, 2, 5, 3, 0>, 6u>, config6>} {dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config6_mult>} compute_output_buffer_2d<array,array<ap_fixed<8,2,5,3,0>,16u>,config6> conv_2d_cl<array<ap_fixed,6u>,array<ap_fixed<8,2,5,3,0>,16u>,config6> relu<array<ap_fixed,16u>,array<ap_ufixed<8,2,4,0,0>,16u>,relu_config8> pooling2d_cl<array,array<ap_fixed<8,2,5,3,0>,16u>,config9> dense<array,array<ap_fixed<8,2,5,3,0>,98u>,config11>_Pipeline_DataPrepare dense<array<ap_fixed,16u>,array<ap_fixed<8,2,5,3,0>,98u>,config11> relu<array<ap_fixed,98u>,array<ap_ufixed<8,2,4,0,0>,98u>,relu_config13> dense<array<ap_ufixed,98u>,array<ap_fixed<8,2,5,3,0>,52u>,config14> relu<array<ap_fixed,52u>,array<ap_ufixed<8,2,4,0,0>,52u>,relu_config16> dense<array<ap_ufixed,52u>,array<ap_fixed<8,2,5,3,0>,5u>,config17> myproject
INFO-FLOW: Preprocessing Module: shift_line_buffer<array<ap_fixed<8, 2, 5, 3, 0>, 1u>, config2> ...
Execute         set_default_model shift_line_buffer<array<ap_fixed<8, 2, 5, 3, 0>, 1u>, config2> 
Execute         cdfg_preprocess -model shift_line_buffer<array<ap_fixed<8, 2, 5, 3, 0>, 1u>, config2> 
Execute         rtl_gen_preprocess shift_line_buffer<array<ap_fixed<8, 2, 5, 3, 0>, 1u>, config2> 
INFO-FLOW: Preprocessing Module: dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult> ...
Execute         set_default_model dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult> 
Execute         cdfg_preprocess -model dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult> 
Execute         rtl_gen_preprocess dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult> 
INFO-FLOW: Preprocessing Module: compute_output_buffer_2d<array,array<ap_fixed<8,2,5,3,0>,6u>,config2> ...
Execute         set_default_model compute_output_buffer_2d<array,array<ap_fixed<8,2,5,3,0>,6u>,config2> 
Execute         cdfg_preprocess -model compute_output_buffer_2d<array,array<ap_fixed<8,2,5,3,0>,6u>,config2> 
Execute         rtl_gen_preprocess compute_output_buffer_2d<array,array<ap_fixed<8,2,5,3,0>,6u>,config2> 
INFO-FLOW: Preprocessing Module: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<8,2,5,3,0>,6u>,config2> ...
Execute         set_default_model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<8,2,5,3,0>,6u>,config2> 
Execute         cdfg_preprocess -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<8,2,5,3,0>,6u>,config2> 
Execute         rtl_gen_preprocess conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<8,2,5,3,0>,6u>,config2> 
INFO-FLOW: Preprocessing Module: relu<array<ap_fixed,6u>,array<ap_ufixed<8,2,4,0,0>,6u>,relu_config4> ...
Execute         set_default_model relu<array<ap_fixed,6u>,array<ap_ufixed<8,2,4,0,0>,6u>,relu_config4> 
Execute         cdfg_preprocess -model relu<array<ap_fixed,6u>,array<ap_ufixed<8,2,4,0,0>,6u>,relu_config4> 
Execute         rtl_gen_preprocess relu<array<ap_fixed,6u>,array<ap_ufixed<8,2,4,0,0>,6u>,relu_config4> 
INFO-FLOW: Preprocessing Module: pooling2d_cl<array<ap_ufixed,6u>,array<ap_fixed<8,2,5,3,0>,6u>,config5> ...
Execute         set_default_model pooling2d_cl<array<ap_ufixed,6u>,array<ap_fixed<8,2,5,3,0>,6u>,config5> 
Execute         cdfg_preprocess -model pooling2d_cl<array<ap_ufixed,6u>,array<ap_fixed<8,2,5,3,0>,6u>,config5> 
Execute         rtl_gen_preprocess pooling2d_cl<array<ap_ufixed,6u>,array<ap_fixed<8,2,5,3,0>,6u>,config5> 
INFO-FLOW: Preprocessing Module: shift_line_buffer<array<ap_fixed<8, 2, 5, 3, 0>, 6u>, config6> ...
Execute         set_default_model shift_line_buffer<array<ap_fixed<8, 2, 5, 3, 0>, 6u>, config6> 
Execute         cdfg_preprocess -model shift_line_buffer<array<ap_fixed<8, 2, 5, 3, 0>, 6u>, config6> 
Execute         rtl_gen_preprocess shift_line_buffer<array<ap_fixed<8, 2, 5, 3, 0>, 6u>, config6> 
INFO-FLOW: Preprocessing Module: dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config6_mult> ...
Execute         set_default_model dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config6_mult> 
Execute         cdfg_preprocess -model dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config6_mult> 
Execute         rtl_gen_preprocess dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config6_mult> 
INFO-FLOW: Preprocessing Module: compute_output_buffer_2d<array,array<ap_fixed<8,2,5,3,0>,16u>,config6> ...
Execute         set_default_model compute_output_buffer_2d<array,array<ap_fixed<8,2,5,3,0>,16u>,config6> 
Execute         cdfg_preprocess -model compute_output_buffer_2d<array,array<ap_fixed<8,2,5,3,0>,16u>,config6> 
Execute         rtl_gen_preprocess compute_output_buffer_2d<array,array<ap_fixed<8,2,5,3,0>,16u>,config6> 
INFO-FLOW: Preprocessing Module: conv_2d_cl<array<ap_fixed,6u>,array<ap_fixed<8,2,5,3,0>,16u>,config6> ...
Execute         set_default_model conv_2d_cl<array<ap_fixed,6u>,array<ap_fixed<8,2,5,3,0>,16u>,config6> 
Execute         cdfg_preprocess -model conv_2d_cl<array<ap_fixed,6u>,array<ap_fixed<8,2,5,3,0>,16u>,config6> 
Execute         rtl_gen_preprocess conv_2d_cl<array<ap_fixed,6u>,array<ap_fixed<8,2,5,3,0>,16u>,config6> 
INFO-FLOW: Preprocessing Module: relu<array<ap_fixed,16u>,array<ap_ufixed<8,2,4,0,0>,16u>,relu_config8> ...
Execute         set_default_model relu<array<ap_fixed,16u>,array<ap_ufixed<8,2,4,0,0>,16u>,relu_config8> 
Execute         cdfg_preprocess -model relu<array<ap_fixed,16u>,array<ap_ufixed<8,2,4,0,0>,16u>,relu_config8> 
Execute         rtl_gen_preprocess relu<array<ap_fixed,16u>,array<ap_ufixed<8,2,4,0,0>,16u>,relu_config8> 
INFO-FLOW: Preprocessing Module: pooling2d_cl<array,array<ap_fixed<8,2,5,3,0>,16u>,config9> ...
Execute         set_default_model pooling2d_cl<array,array<ap_fixed<8,2,5,3,0>,16u>,config9> 
Execute         cdfg_preprocess -model pooling2d_cl<array,array<ap_fixed<8,2,5,3,0>,16u>,config9> 
Execute         rtl_gen_preprocess pooling2d_cl<array,array<ap_fixed<8,2,5,3,0>,16u>,config9> 
INFO-FLOW: Preprocessing Module: dense<array,array<ap_fixed<8,2,5,3,0>,98u>,config11>_Pipeline_DataPrepare ...
Execute         set_default_model dense<array,array<ap_fixed<8,2,5,3,0>,98u>,config11>_Pipeline_DataPrepare 
Execute         cdfg_preprocess -model dense<array,array<ap_fixed<8,2,5,3,0>,98u>,config11>_Pipeline_DataPrepare 
Execute         rtl_gen_preprocess dense<array,array<ap_fixed<8,2,5,3,0>,98u>,config11>_Pipeline_DataPrepare 
INFO-FLOW: Preprocessing Module: dense<array<ap_fixed,16u>,array<ap_fixed<8,2,5,3,0>,98u>,config11> ...
Execute         set_default_model dense<array<ap_fixed,16u>,array<ap_fixed<8,2,5,3,0>,98u>,config11> 
Execute         cdfg_preprocess -model dense<array<ap_fixed,16u>,array<ap_fixed<8,2,5,3,0>,98u>,config11> 
Execute         rtl_gen_preprocess dense<array<ap_fixed,16u>,array<ap_fixed<8,2,5,3,0>,98u>,config11> 
INFO-FLOW: Preprocessing Module: relu<array<ap_fixed,98u>,array<ap_ufixed<8,2,4,0,0>,98u>,relu_config13> ...
Execute         set_default_model relu<array<ap_fixed,98u>,array<ap_ufixed<8,2,4,0,0>,98u>,relu_config13> 
Execute         cdfg_preprocess -model relu<array<ap_fixed,98u>,array<ap_ufixed<8,2,4,0,0>,98u>,relu_config13> 
Execute         rtl_gen_preprocess relu<array<ap_fixed,98u>,array<ap_ufixed<8,2,4,0,0>,98u>,relu_config13> 
INFO-FLOW: Preprocessing Module: dense<array<ap_ufixed,98u>,array<ap_fixed<8,2,5,3,0>,52u>,config14> ...
Execute         set_default_model dense<array<ap_ufixed,98u>,array<ap_fixed<8,2,5,3,0>,52u>,config14> 
Execute         cdfg_preprocess -model dense<array<ap_ufixed,98u>,array<ap_fixed<8,2,5,3,0>,52u>,config14> 
Execute         rtl_gen_preprocess dense<array<ap_ufixed,98u>,array<ap_fixed<8,2,5,3,0>,52u>,config14> 
INFO-FLOW: Preprocessing Module: relu<array<ap_fixed,52u>,array<ap_ufixed<8,2,4,0,0>,52u>,relu_config16> ...
Execute         set_default_model relu<array<ap_fixed,52u>,array<ap_ufixed<8,2,4,0,0>,52u>,relu_config16> 
Execute         cdfg_preprocess -model relu<array<ap_fixed,52u>,array<ap_ufixed<8,2,4,0,0>,52u>,relu_config16> 
Execute         rtl_gen_preprocess relu<array<ap_fixed,52u>,array<ap_ufixed<8,2,4,0,0>,52u>,relu_config16> 
INFO-FLOW: Preprocessing Module: dense<array<ap_ufixed,52u>,array<ap_fixed<8,2,5,3,0>,5u>,config17> ...
Execute         set_default_model dense<array<ap_ufixed,52u>,array<ap_fixed<8,2,5,3,0>,5u>,config17> 
Execute         cdfg_preprocess -model dense<array<ap_ufixed,52u>,array<ap_fixed<8,2,5,3,0>,5u>,config17> 
Execute         rtl_gen_preprocess dense<array<ap_ufixed,52u>,array<ap_fixed<8,2,5,3,0>,5u>,config17> 
INFO-FLOW: Preprocessing Module: myproject ...
Execute         set_default_model myproject 
Execute         cdfg_preprocess -model myproject 
Execute         rtl_gen_preprocess myproject 
INFO-FLOW: Model list for synthesis: {shift_line_buffer<array<ap_fixed<8, 2, 5, 3, 0>, 1u>, config2>} {dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult>} compute_output_buffer_2d<array,array<ap_fixed<8,2,5,3,0>,6u>,config2> conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<8,2,5,3,0>,6u>,config2> relu<array<ap_fixed,6u>,array<ap_ufixed<8,2,4,0,0>,6u>,relu_config4> pooling2d_cl<array<ap_ufixed,6u>,array<ap_fixed<8,2,5,3,0>,6u>,config5> {shift_line_buffer<array<ap_fixed<8, 2, 5, 3, 0>, 6u>, config6>} {dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config6_mult>} compute_output_buffer_2d<array,array<ap_fixed<8,2,5,3,0>,16u>,config6> conv_2d_cl<array<ap_fixed,6u>,array<ap_fixed<8,2,5,3,0>,16u>,config6> relu<array<ap_fixed,16u>,array<ap_ufixed<8,2,4,0,0>,16u>,relu_config8> pooling2d_cl<array,array<ap_fixed<8,2,5,3,0>,16u>,config9> dense<array,array<ap_fixed<8,2,5,3,0>,98u>,config11>_Pipeline_DataPrepare dense<array<ap_fixed,16u>,array<ap_fixed<8,2,5,3,0>,98u>,config11> relu<array<ap_fixed,98u>,array<ap_ufixed<8,2,4,0,0>,98u>,relu_config13> dense<array<ap_ufixed,98u>,array<ap_fixed<8,2,5,3,0>,52u>,config14> relu<array<ap_fixed,52u>,array<ap_ufixed<8,2,4,0,0>,52u>,relu_config16> dense<array<ap_ufixed,52u>,array<ap_fixed<8,2,5,3,0>,5u>,config17> myproject
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_1u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model shift_line_buffer<array<ap_fixed<8, 2, 5, 3, 0>, 1u>, config2> 
Execute         schedule -model shift_line_buffer<array<ap_fixed<8, 2, 5, 3, 0>, 1u>, config2> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'shift_line_buffer<array<ap_fixed<8, 2, 5, 3, 0>, 1u>, config2>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'shift_line_buffer<array<ap_fixed<8, 2, 5, 3, 0>, 1u>, config2>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.399 GB.
Execute         syn_report -verbosereport -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_8_2_5_3_0_1u_config2_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_8_2_5_3_0_1u_config2_s.sched.adb -f 
INFO-FLOW: Finish scheduling shift_line_buffer<array<ap_fixed<8, 2, 5, 3, 0>, 1u>, config2>.
Execute         set_default_model shift_line_buffer<array<ap_fixed<8, 2, 5, 3, 0>, 1u>, config2> 
Execute         bind -model shift_line_buffer<array<ap_fixed<8, 2, 5, 3, 0>, 1u>, config2> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.399 GB.
Execute         syn_report -verbosereport -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_8_2_5_3_0_1u_config2_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_8_2_5_3_0_1u_config2_s.bind.adb -f 
INFO-FLOW: Finish binding shift_line_buffer<array<ap_fixed<8, 2, 5, 3, 0>, 1u>, config2>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult> 
Execute         schedule -model dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'ReuseLoop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.402 GB.
Execute         syn_report -verbosereport -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s.sched.adb -f 
INFO-FLOW: Finish scheduling dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult>.
Execute         set_default_model dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult> 
Execute         bind -model dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.402 GB.
Execute         syn_report -verbosereport -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s.bind.adb -f 
INFO-FLOW: Finish binding dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_6u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model compute_output_buffer_2d<array,array<ap_fixed<8,2,5,3,0>,6u>,config2> 
Execute         schedule -model compute_output_buffer_2d<array,array<ap_fixed<8,2,5,3,0>,6u>,config2> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.402 GB.
Execute         syn_report -verbosereport -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_6u_config2_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_6u_config2_s.sched.adb -f 
INFO-FLOW: Finish scheduling compute_output_buffer_2d<array,array<ap_fixed<8,2,5,3,0>,6u>,config2>.
Execute         set_default_model compute_output_buffer_2d<array,array<ap_fixed<8,2,5,3,0>,6u>,config2> 
Execute         bind -model compute_output_buffer_2d<array,array<ap_fixed<8,2,5,3,0>,6u>,config2> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.402 GB.
Execute         syn_report -verbosereport -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_6u_config2_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_6u_config2_s.bind.adb -f 
INFO-FLOW: Finish binding compute_output_buffer_2d<array,array<ap_fixed<8,2,5,3,0>,6u>,config2>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_6u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<8,2,5,3,0>,6u>,config2> 
Execute         schedule -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<8,2,5,3,0>,6u>,config2> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.402 GB.
Execute         syn_report -verbosereport -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_6u_config2_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_6u_config2_s.sched.adb -f 
INFO-FLOW: Finish scheduling conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<8,2,5,3,0>,6u>,config2>.
Execute         set_default_model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<8,2,5,3,0>,6u>,config2> 
Execute         bind -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<8,2,5,3,0>,6u>,config2> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.402 GB.
Execute         syn_report -verbosereport -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_6u_config2_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_6u_config2_s.bind.adb -f 
INFO-FLOW: Finish binding conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<8,2,5,3,0>,6u>,config2>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_6u_array_ap_ufixed_8_2_4_0_0_6u_relu_config4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<array<ap_fixed,6u>,array<ap_ufixed<8,2,4,0,0>,6u>,relu_config4> 
Execute         schedule -model relu<array<ap_fixed,6u>,array<ap_ufixed<8,2,4,0,0>,6u>,relu_config4> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ReLUActLoop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.402 GB.
Execute         syn_report -verbosereport -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_6u_array_ap_ufixed_8_2_4_0_0_6u_relu_config4_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_6u_array_ap_ufixed_8_2_4_0_0_6u_relu_config4_s.sched.adb -f 
INFO-FLOW: Finish scheduling relu<array<ap_fixed,6u>,array<ap_ufixed<8,2,4,0,0>,6u>,relu_config4>.
Execute         set_default_model relu<array<ap_fixed,6u>,array<ap_ufixed<8,2,4,0,0>,6u>,relu_config4> 
Execute         bind -model relu<array<ap_fixed,6u>,array<ap_ufixed<8,2,4,0,0>,6u>,relu_config4> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.402 GB.
Execute         syn_report -verbosereport -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_6u_array_ap_ufixed_8_2_4_0_0_6u_relu_config4_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_6u_array_ap_ufixed_8_2_4_0_0_6u_relu_config4_s.bind.adb -f 
INFO-FLOW: Finish binding relu<array<ap_fixed,6u>,array<ap_ufixed<8,2,4,0,0>,6u>,relu_config4>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_6u_config5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pooling2d_cl<array<ap_ufixed,6u>,array<ap_fixed<8,2,5,3,0>,6u>,config5> 
Execute         schedule -model pooling2d_cl<array<ap_ufixed,6u>,array<ap_fixed<8,2,5,3,0>,6u>,config5> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'ReadInputHeight_ReadInputWidth'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.18 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.407 GB.
Execute         syn_report -verbosereport -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_6u_config5_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_6u_config5_s.sched.adb -f 
INFO-FLOW: Finish scheduling pooling2d_cl<array<ap_ufixed,6u>,array<ap_fixed<8,2,5,3,0>,6u>,config5>.
Execute         set_default_model pooling2d_cl<array<ap_ufixed,6u>,array<ap_fixed<8,2,5,3,0>,6u>,config5> 
Execute         bind -model pooling2d_cl<array<ap_ufixed,6u>,array<ap_fixed<8,2,5,3,0>,6u>,config5> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.407 GB.
Execute         syn_report -verbosereport -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_6u_config5_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.39 sec.
Execute         db_write -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_6u_config5_s.bind.adb -f 
INFO-FLOW: Finish binding pooling2d_cl<array<ap_ufixed,6u>,array<ap_fixed<8,2,5,3,0>,6u>,config5>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_6u_config6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model shift_line_buffer<array<ap_fixed<8, 2, 5, 3, 0>, 6u>, config6> 
Execute         schedule -model shift_line_buffer<array<ap_fixed<8, 2, 5, 3, 0>, 6u>, config6> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'shift_line_buffer<array<ap_fixed<8, 2, 5, 3, 0>, 6u>, config6>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'shift_line_buffer<array<ap_fixed<8, 2, 5, 3, 0>, 6u>, config6>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.407 GB.
Execute         syn_report -verbosereport -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_8_2_5_3_0_6u_config6_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_8_2_5_3_0_6u_config6_s.sched.adb -f 
INFO-FLOW: Finish scheduling shift_line_buffer<array<ap_fixed<8, 2, 5, 3, 0>, 6u>, config6>.
Execute         set_default_model shift_line_buffer<array<ap_fixed<8, 2, 5, 3, 0>, 6u>, config6> 
Execute         bind -model shift_line_buffer<array<ap_fixed<8, 2, 5, 3, 0>, 6u>, config6> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.407 GB.
Execute         syn_report -verbosereport -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_8_2_5_3_0_6u_config6_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_8_2_5_3_0_6u_config6_s.bind.adb -f 
INFO-FLOW: Finish binding shift_line_buffer<array<ap_fixed<8, 2, 5, 3, 0>, 6u>, config6>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config6_mult> 
Execute         schedule -model dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config6_mult> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'ReuseLoop'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.33 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.429 GB.
Execute         syn_report -verbosereport -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s.sched.adb -f 
INFO-FLOW: Finish scheduling dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config6_mult>.
Execute         set_default_model dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config6_mult> 
Execute         bind -model dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config6_mult> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.429 GB.
Execute         syn_report -verbosereport -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s.bind.adb -f 
INFO-FLOW: Finish binding dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config6_mult>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model compute_output_buffer_2d<array,array<ap_fixed<8,2,5,3,0>,16u>,config6> 
Execute         schedule -model compute_output_buffer_2d<array,array<ap_fixed<8,2,5,3,0>,16u>,config6> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.429 GB.
Execute         syn_report -verbosereport -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s.sched.adb -f 
INFO-FLOW: Finish scheduling compute_output_buffer_2d<array,array<ap_fixed<8,2,5,3,0>,16u>,config6>.
Execute         set_default_model compute_output_buffer_2d<array,array<ap_fixed<8,2,5,3,0>,16u>,config6> 
Execute         bind -model compute_output_buffer_2d<array,array<ap_fixed<8,2,5,3,0>,16u>,config6> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.429 GB.
Execute         syn_report -verbosereport -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s.bind.adb -f 
INFO-FLOW: Finish binding compute_output_buffer_2d<array,array<ap_fixed<8,2,5,3,0>,16u>,config6>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_ap_fixed_6u_array_ap_fixed_8_2_5_3_0_16u_config6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv_2d_cl<array<ap_fixed,6u>,array<ap_fixed<8,2,5,3,0>,16u>,config6> 
Execute         schedule -model conv_2d_cl<array<ap_fixed,6u>,array<ap_fixed<8,2,5,3,0>,16u>,config6> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.429 GB.
Execute         syn_report -verbosereport -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_6u_array_ap_fixed_8_2_5_3_0_16u_config6_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_6u_array_ap_fixed_8_2_5_3_0_16u_config6_s.sched.adb -f 
INFO-FLOW: Finish scheduling conv_2d_cl<array<ap_fixed,6u>,array<ap_fixed<8,2,5,3,0>,16u>,config6>.
Execute         set_default_model conv_2d_cl<array<ap_fixed,6u>,array<ap_fixed<8,2,5,3,0>,16u>,config6> 
Execute         bind -model conv_2d_cl<array<ap_fixed,6u>,array<ap_fixed<8,2,5,3,0>,16u>,config6> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.429 GB.
Execute         syn_report -verbosereport -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_6u_array_ap_fixed_8_2_5_3_0_16u_config6_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_6u_array_ap_fixed_8_2_5_3_0_16u_config6_s.bind.adb -f 
INFO-FLOW: Finish binding conv_2d_cl<array<ap_fixed,6u>,array<ap_fixed<8,2,5,3,0>,16u>,config6>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<array<ap_fixed,16u>,array<ap_ufixed<8,2,4,0,0>,16u>,relu_config8> 
Execute         schedule -model relu<array<ap_fixed,16u>,array<ap_ufixed<8,2,4,0,0>,16u>,relu_config8> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ReLUActLoop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.429 GB.
Execute         syn_report -verbosereport -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config8_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config8_s.sched.adb -f 
INFO-FLOW: Finish scheduling relu<array<ap_fixed,16u>,array<ap_ufixed<8,2,4,0,0>,16u>,relu_config8>.
Execute         set_default_model relu<array<ap_fixed,16u>,array<ap_ufixed<8,2,4,0,0>,16u>,relu_config8> 
Execute         bind -model relu<array<ap_fixed,16u>,array<ap_ufixed<8,2,4,0,0>,16u>,relu_config8> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.429 GB.
Execute         syn_report -verbosereport -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config8_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config8_s.bind.adb -f 
INFO-FLOW: Finish binding relu<array<ap_fixed,16u>,array<ap_ufixed<8,2,4,0,0>,16u>,relu_config8>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_16u_config9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pooling2d_cl<array,array<ap_fixed<8,2,5,3,0>,16u>,config9> 
Execute         schedule -model pooling2d_cl<array,array<ap_fixed<8,2,5,3,0>,16u>,config9> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ReadInputHeight_ReadInputWidth'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.429 GB.
Execute         syn_report -verbosereport -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_16u_config9_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_16u_config9_s.sched.adb -f 
INFO-FLOW: Finish scheduling pooling2d_cl<array,array<ap_fixed<8,2,5,3,0>,16u>,config9>.
Execute         set_default_model pooling2d_cl<array,array<ap_fixed<8,2,5,3,0>,16u>,config9> 
Execute         bind -model pooling2d_cl<array,array<ap_fixed<8,2,5,3,0>,16u>,config9> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.429 GB.
Execute         syn_report -verbosereport -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_16u_config9_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.21 sec.
Execute         db_write -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_16u_config9_s.bind.adb -f 
INFO-FLOW: Finish binding pooling2d_cl<array,array<ap_fixed<8,2,5,3,0>,16u>,config9>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_array_array_ap_fixed_8_2_5_3_0_98u_config11_Pipeline_DataPrepare' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense<array,array<ap_fixed<8,2,5,3,0>,98u>,config11>_Pipeline_DataPrepare 
Execute         schedule -model dense<array,array<ap_fixed<8,2,5,3,0>,98u>,config11>_Pipeline_DataPrepare 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'dense<array,array<ap_fixed<8,2,5,3,0>,98u>,config11>_Pipeline_DataPrepare': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'DataPrepare'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'DataPrepare'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.429 GB.
Execute         syn_report -verbosereport -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_8_2_5_3_0_98u_config11_Pipeline_DataPrepare.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_8_2_5_3_0_98u_config11_Pipeline_DataPrepare.sched.adb -f 
INFO-FLOW: Finish scheduling dense<array,array<ap_fixed<8,2,5,3,0>,98u>,config11>_Pipeline_DataPrepare.
Execute         set_default_model dense<array,array<ap_fixed<8,2,5,3,0>,98u>,config11>_Pipeline_DataPrepare 
Execute         bind -model dense<array,array<ap_fixed<8,2,5,3,0>,98u>,config11>_Pipeline_DataPrepare 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.429 GB.
Execute         syn_report -verbosereport -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_8_2_5_3_0_98u_config11_Pipeline_DataPrepare.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_8_2_5_3_0_98u_config11_Pipeline_DataPrepare.bind.adb -f 
INFO-FLOW: Finish binding dense<array,array<ap_fixed<8,2,5,3,0>,98u>,config11>_Pipeline_DataPrepare.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_98u_config11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense<array<ap_fixed,16u>,array<ap_fixed<8,2,5,3,0>,98u>,config11> 
Execute         schedule -model dense<array<ap_fixed,16u>,array<ap_fixed<8,2,5,3,0>,98u>,config11> 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for loop 'ReuseLoop': contains subfunction 'dense<array,array<ap_fixed<8,2,5,3,0>,98u>,config11>_Pipeline_DataPrepare' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.73 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.77 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.77 seconds; current allocated memory: 1.433 GB.
Execute         syn_report -verbosereport -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_98u_config11_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.16 sec.
Execute         db_write -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_98u_config11_s.sched.adb -f 
INFO-FLOW: Finish scheduling dense<array<ap_fixed,16u>,array<ap_fixed<8,2,5,3,0>,98u>,config11>.
Execute         set_default_model dense<array<ap_fixed,16u>,array<ap_fixed<8,2,5,3,0>,98u>,config11> 
Execute         bind -model dense<array<ap_fixed,16u>,array<ap_fixed<8,2,5,3,0>,98u>,config11> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.3 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.434 GB.
Execute         syn_report -verbosereport -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_98u_config11_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.77 sec.
Execute         db_write -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_98u_config11_s.bind.adb -f 
INFO-FLOW: Finish binding dense<array<ap_fixed,16u>,array<ap_fixed<8,2,5,3,0>,98u>,config11>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_98u_array_ap_ufixed_8_2_4_0_0_98u_relu_config13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<array<ap_fixed,98u>,array<ap_ufixed<8,2,4,0,0>,98u>,relu_config13> 
Execute         schedule -model relu<array<ap_fixed,98u>,array<ap_ufixed<8,2,4,0,0>,98u>,relu_config13> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.93 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.96 seconds; current allocated memory: 1.437 GB.
Execute         syn_report -verbosereport -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_98u_array_ap_ufixed_8_2_4_0_0_98u_relu_config13_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_98u_array_ap_ufixed_8_2_4_0_0_98u_relu_config13_s.sched.adb -f 
INFO-FLOW: Finish scheduling relu<array<ap_fixed,98u>,array<ap_ufixed<8,2,4,0,0>,98u>,relu_config13>.
Execute         set_default_model relu<array<ap_fixed,98u>,array<ap_ufixed<8,2,4,0,0>,98u>,relu_config13> 
Execute         bind -model relu<array<ap_fixed,98u>,array<ap_ufixed<8,2,4,0,0>,98u>,relu_config13> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.438 GB.
Execute         syn_report -verbosereport -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_98u_array_ap_ufixed_8_2_4_0_0_98u_relu_config13_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.23 sec.
Execute         db_write -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_98u_array_ap_ufixed_8_2_4_0_0_98u_relu_config13_s.bind.adb -f 
INFO-FLOW: Finish binding relu<array<ap_fixed,98u>,array<ap_ufixed<8,2,4,0,0>,98u>,relu_config13>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_array_ap_ufixed_98u_array_ap_fixed_8_2_5_3_0_52u_config14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense<array<ap_ufixed,98u>,array<ap_fixed<8,2,5,3,0>,52u>,config14> 
Execute         schedule -model dense<array<ap_ufixed,98u>,array<ap_fixed<8,2,5,3,0>,52u>,config14> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'ReuseLoop'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.52 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.76 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.78 seconds; current allocated memory: 1.466 GB.
Execute         syn_report -verbosereport -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/dense_array_ap_ufixed_98u_array_ap_fixed_8_2_5_3_0_52u_config14_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/dense_array_ap_ufixed_98u_array_ap_fixed_8_2_5_3_0_52u_config14_s.sched.adb -f 
INFO-FLOW: Finish scheduling dense<array<ap_ufixed,98u>,array<ap_fixed<8,2,5,3,0>,52u>,config14>.
Execute         set_default_model dense<array<ap_ufixed,98u>,array<ap_fixed<8,2,5,3,0>,52u>,config14> 
Execute         bind -model dense<array<ap_ufixed,98u>,array<ap_fixed<8,2,5,3,0>,52u>,config14> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.466 GB.
Execute         syn_report -verbosereport -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/dense_array_ap_ufixed_98u_array_ap_fixed_8_2_5_3_0_52u_config14_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.25 sec.
Execute         db_write -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/dense_array_ap_ufixed_98u_array_ap_fixed_8_2_5_3_0_52u_config14_s.bind.adb -f 
INFO-FLOW: Finish binding dense<array<ap_ufixed,98u>,array<ap_fixed<8,2,5,3,0>,52u>,config14>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_52u_array_ap_ufixed_8_2_4_0_0_52u_relu_config16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<array<ap_fixed,52u>,array<ap_ufixed<8,2,4,0,0>,52u>,relu_config16> 
Execute         schedule -model relu<array<ap_fixed,52u>,array<ap_ufixed<8,2,4,0,0>,52u>,relu_config16> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.466 GB.
Execute         syn_report -verbosereport -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_52u_array_ap_ufixed_8_2_4_0_0_52u_relu_config16_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_52u_array_ap_ufixed_8_2_4_0_0_52u_relu_config16_s.sched.adb -f 
INFO-FLOW: Finish scheduling relu<array<ap_fixed,52u>,array<ap_ufixed<8,2,4,0,0>,52u>,relu_config16>.
Execute         set_default_model relu<array<ap_fixed,52u>,array<ap_ufixed<8,2,4,0,0>,52u>,relu_config16> 
Execute         bind -model relu<array<ap_fixed,52u>,array<ap_ufixed<8,2,4,0,0>,52u>,relu_config16> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.466 GB.
Execute         syn_report -verbosereport -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_52u_array_ap_ufixed_8_2_4_0_0_52u_relu_config16_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.13 sec.
Execute         db_write -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_52u_array_ap_ufixed_8_2_4_0_0_52u_relu_config16_s.bind.adb -f 
INFO-FLOW: Finish binding relu<array<ap_fixed,52u>,array<ap_ufixed<8,2,4,0,0>,52u>,relu_config16>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_array_ap_ufixed_52u_array_ap_fixed_8_2_5_3_0_5u_config17_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense<array<ap_ufixed,52u>,array<ap_fixed<8,2,5,3,0>,5u>,config17> 
Execute         schedule -model dense<array<ap_ufixed,52u>,array<ap_fixed<8,2,5,3,0>,5u>,config17> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'ReuseLoop'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.466 GB.
Execute         syn_report -verbosereport -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/dense_array_ap_ufixed_52u_array_ap_fixed_8_2_5_3_0_5u_config17_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/dense_array_ap_ufixed_52u_array_ap_fixed_8_2_5_3_0_5u_config17_s.sched.adb -f 
INFO-FLOW: Finish scheduling dense<array<ap_ufixed,52u>,array<ap_fixed<8,2,5,3,0>,5u>,config17>.
Execute         set_default_model dense<array<ap_ufixed,52u>,array<ap_fixed<8,2,5,3,0>,5u>,config17> 
Execute         bind -model dense<array<ap_ufixed,52u>,array<ap_fixed<8,2,5,3,0>,5u>,config17> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.466 GB.
Execute         syn_report -verbosereport -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/dense_array_ap_ufixed_52u_array_ap_fixed_8_2_5_3_0_5u_config17_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/dense_array_ap_ufixed_52u_array_ap_fixed_8_2_5_3_0_5u_config17_s.bind.adb -f 
INFO-FLOW: Finish binding dense<array<ap_ufixed,52u>,array<ap_fixed<8,2,5,3,0>,5u>,config17>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model myproject 
Execute         schedule -model myproject 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO layer11_out (from dense_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_98u_config11_U0 to relu_array_ap_fixed_98u_array_ap_ufixed_8_2_4_0_0_98u_relu_config13_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO layer13_out (from relu_array_ap_fixed_98u_array_ap_ufixed_8_2_4_0_0_98u_relu_config13_U0 to dense_array_ap_ufixed_98u_array_ap_fixed_8_2_5_3_0_52u_config14_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO layer14_out (from dense_array_ap_ufixed_98u_array_ap_fixed_8_2_5_3_0_52u_config14_U0 to relu_array_ap_fixed_52u_array_ap_ufixed_8_2_4_0_0_52u_relu_config16_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO layer16_out (from relu_array_ap_fixed_52u_array_ap_ufixed_8_2_4_0_0_52u_relu_config16_U0 to dense_array_ap_ufixed_52u_array_ap_fixed_8_2_5_3_0_5u_config17_U0) to 2 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.466 GB.
Execute         syn_report -verbosereport -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/myproject.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/myproject.sched.adb -f 
INFO-FLOW: Finish scheduling myproject.
Execute         set_default_model myproject 
Execute         bind -model myproject 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.64 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.68 seconds. CPU system time: 0 seconds. Elapsed time: 0.67 seconds; current allocated memory: 1.466 GB.
Execute         syn_report -verbosereport -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/myproject.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 1.72 sec.
Execute         db_write -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/myproject.bind.adb -f 
INFO-FLOW: Finish binding myproject.
Execute         get_model_list myproject -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess shift_line_buffer<array<ap_fixed<8, 2, 5, 3, 0>, 1u>, config2> 
Execute         rtl_gen_preprocess dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult> 
Execute         rtl_gen_preprocess compute_output_buffer_2d<array,array<ap_fixed<8,2,5,3,0>,6u>,config2> 
Execute         rtl_gen_preprocess conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<8,2,5,3,0>,6u>,config2> 
Execute         rtl_gen_preprocess relu<array<ap_fixed,6u>,array<ap_ufixed<8,2,4,0,0>,6u>,relu_config4> 
Execute         rtl_gen_preprocess pooling2d_cl<array<ap_ufixed,6u>,array<ap_fixed<8,2,5,3,0>,6u>,config5> 
Execute         rtl_gen_preprocess shift_line_buffer<array<ap_fixed<8, 2, 5, 3, 0>, 6u>, config6> 
Execute         rtl_gen_preprocess dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config6_mult> 
Execute         rtl_gen_preprocess compute_output_buffer_2d<array,array<ap_fixed<8,2,5,3,0>,16u>,config6> 
Execute         rtl_gen_preprocess conv_2d_cl<array<ap_fixed,6u>,array<ap_fixed<8,2,5,3,0>,16u>,config6> 
Execute         rtl_gen_preprocess relu<array<ap_fixed,16u>,array<ap_ufixed<8,2,4,0,0>,16u>,relu_config8> 
Execute         rtl_gen_preprocess pooling2d_cl<array,array<ap_fixed<8,2,5,3,0>,16u>,config9> 
Execute         rtl_gen_preprocess dense<array,array<ap_fixed<8,2,5,3,0>,98u>,config11>_Pipeline_DataPrepare 
Execute         rtl_gen_preprocess dense<array<ap_fixed,16u>,array<ap_fixed<8,2,5,3,0>,98u>,config11> 
Execute         rtl_gen_preprocess relu<array<ap_fixed,98u>,array<ap_ufixed<8,2,4,0,0>,98u>,relu_config13> 
Execute         rtl_gen_preprocess dense<array<ap_ufixed,98u>,array<ap_fixed<8,2,5,3,0>,52u>,config14> 
Execute         rtl_gen_preprocess relu<array<ap_fixed,52u>,array<ap_ufixed<8,2,4,0,0>,52u>,relu_config16> 
Execute         rtl_gen_preprocess dense<array<ap_ufixed,52u>,array<ap_fixed<8,2,5,3,0>,5u>,config17> 
Execute         rtl_gen_preprocess myproject 
INFO-FLOW: Model list for RTL generation: {shift_line_buffer<array<ap_fixed<8, 2, 5, 3, 0>, 1u>, config2>} {dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult>} compute_output_buffer_2d<array,array<ap_fixed<8,2,5,3,0>,6u>,config2> conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<8,2,5,3,0>,6u>,config2> relu<array<ap_fixed,6u>,array<ap_ufixed<8,2,4,0,0>,6u>,relu_config4> pooling2d_cl<array<ap_ufixed,6u>,array<ap_fixed<8,2,5,3,0>,6u>,config5> {shift_line_buffer<array<ap_fixed<8, 2, 5, 3, 0>, 6u>, config6>} {dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config6_mult>} compute_output_buffer_2d<array,array<ap_fixed<8,2,5,3,0>,16u>,config6> conv_2d_cl<array<ap_fixed,6u>,array<ap_fixed<8,2,5,3,0>,16u>,config6> relu<array<ap_fixed,16u>,array<ap_ufixed<8,2,4,0,0>,16u>,relu_config8> pooling2d_cl<array,array<ap_fixed<8,2,5,3,0>,16u>,config9> dense<array,array<ap_fixed<8,2,5,3,0>,98u>,config11>_Pipeline_DataPrepare dense<array<ap_fixed,16u>,array<ap_fixed<8,2,5,3,0>,98u>,config11> relu<array<ap_fixed,98u>,array<ap_ufixed<8,2,4,0,0>,98u>,relu_config13> dense<array<ap_ufixed,98u>,array<ap_fixed<8,2,5,3,0>,52u>,config14> relu<array<ap_fixed,52u>,array<ap_ufixed<8,2,4,0,0>,52u>,relu_config16> dense<array<ap_ufixed,52u>,array<ap_fixed<8,2,5,3,0>,5u>,config17> myproject
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_1u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model shift_line_buffer<array<ap_fixed<8, 2, 5, 3, 0>, 1u>, config2> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_8_2_5_3_0_1u_config2_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_1u_config2_s_void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_3_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_1u_config2_s_void_conv_2d_buffer_rbkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_1u_config2_s_void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_2_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_1u_config2_s_void_conv_2d_buffer_rcud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_1u_config2_s_void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_1_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_1u_config2_s_void_conv_2d_buffer_rdEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_1u_config2_s_void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_1u_config2_s_void_conv_2d_buffer_reOg' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_1u_config2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.77 seconds. CPU system time: 0 seconds. Elapsed time: 1.78 seconds; current allocated memory: 1.466 GB.
Execute         source /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl shift_line_buffer<array<ap_fixed<8, 2, 5, 3, 0>, 1u>, config2> -style xilinx -f -lang vhdl -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_1u_config2_s 
Execute         gen_rtl shift_line_buffer<array<ap_fixed<8, 2, 5, 3, 0>, 1u>, config2> -style xilinx -f -lang vlog -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/syn/verilog/myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_1u_config2_s 
Execute         syn_report -csynth -model shift_line_buffer<array<ap_fixed<8, 2, 5, 3, 0>, 1u>, config2> -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/syn/report/shift_line_buffer_array_ap_fixed_8_2_5_3_0_1u_config2_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model shift_line_buffer<array<ap_fixed<8, 2, 5, 3, 0>, 1u>, config2> -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/syn/report/shift_line_buffer_array_ap_fixed_8_2_5_3_0_1u_config2_s_csynth.xml 
Execute         syn_report -verbosereport -model shift_line_buffer<array<ap_fixed<8, 2, 5, 3, 0>, 1u>, config2> -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_8_2_5_3_0_1u_config2_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model shift_line_buffer<array<ap_fixed<8, 2, 5, 3, 0>, 1u>, config2> -f -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_8_2_5_3_0_1u_config2_s.adb 
Execute         db_write -model shift_line_buffer<array<ap_fixed<8, 2, 5, 3, 0>, 1u>, config2> -bindview -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info shift_line_buffer<array<ap_fixed<8, 2, 5, 3, 0>, 1u>, config2> -p /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_8_2_5_3_0_1u_config2_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s_outidx_1_ROM_AUTO_1R' to 'dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s_outidx_1_fYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s_w2_V_ROM_AUTO_1R' to 'dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s_w2_V_ROM_g8j' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s' pipeline 'ReuseLoop' pipeline type 'rewind pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_8s_5s_13_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_255_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s'.
INFO: [RTMG 210-279] Implementing memory 'myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s_outidx_1_fYi' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s_w2_V_ROM_g8j' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.466 GB.
Execute         source /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult> -style xilinx -f -lang vhdl -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s 
Execute         gen_rtl dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult> -style xilinx -f -lang vlog -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/syn/verilog/myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s 
Execute         syn_report -csynth -model dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult> -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/syn/report/dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult> -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/syn/report/dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s_csynth.xml 
Execute         syn_report -verbosereport -model dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult> -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult> -f -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s.adb 
Execute         db_write -model dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult> -bindview -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult> -p /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_6u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model compute_output_buffer_2d<array,array<ap_fixed<8,2,5,3,0>,6u>,config2> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_6u_config2_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_155' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_154' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_160' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_159' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_165' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_164' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_156' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_161' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_166' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_157' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_162' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_167' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_158' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_163' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_168' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sX_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sY_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pX_3' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_6u_config2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.466 GB.
Execute         source /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl compute_output_buffer_2d<array,array<ap_fixed<8,2,5,3,0>,6u>,config2> -style xilinx -f -lang vhdl -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/syn/vhdl/myproject_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_6u_config2_s 
Execute         gen_rtl compute_output_buffer_2d<array,array<ap_fixed<8,2,5,3,0>,6u>,config2> -style xilinx -f -lang vlog -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/syn/verilog/myproject_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_6u_config2_s 
Execute         syn_report -csynth -model compute_output_buffer_2d<array,array<ap_fixed<8,2,5,3,0>,6u>,config2> -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/syn/report/compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_6u_config2_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model compute_output_buffer_2d<array,array<ap_fixed<8,2,5,3,0>,6u>,config2> -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/syn/report/compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_6u_config2_s_csynth.xml 
Execute         syn_report -verbosereport -model compute_output_buffer_2d<array,array<ap_fixed<8,2,5,3,0>,6u>,config2> -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_6u_config2_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model compute_output_buffer_2d<array,array<ap_fixed<8,2,5,3,0>,6u>,config2> -f -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_6u_config2_s.adb 
Execute         db_write -model compute_output_buffer_2d<array,array<ap_fixed<8,2,5,3,0>,6u>,config2> -bindview -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info compute_output_buffer_2d<array,array<ap_fixed<8,2,5,3,0>,6u>,config2> -p /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_6u_config2_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_6u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<8,2,5,3,0>,6u>,config2> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_6u_config2_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_6u_config2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.466 GB.
Execute         source /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<8,2,5,3,0>,6u>,config2> -style xilinx -f -lang vhdl -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/syn/vhdl/myproject_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_6u_config2_s 
Execute         gen_rtl conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<8,2,5,3,0>,6u>,config2> -style xilinx -f -lang vlog -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/syn/verilog/myproject_conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_6u_config2_s 
Execute         syn_report -csynth -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<8,2,5,3,0>,6u>,config2> -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/syn/report/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_6u_config2_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<8,2,5,3,0>,6u>,config2> -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/syn/report/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_6u_config2_s_csynth.xml 
Execute         syn_report -verbosereport -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<8,2,5,3,0>,6u>,config2> -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_6u_config2_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<8,2,5,3,0>,6u>,config2> -f -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_6u_config2_s.adb 
Execute         db_write -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<8,2,5,3,0>,6u>,config2> -bindview -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<8,2,5,3,0>,6u>,config2> -p /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_6u_config2_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_6u_array_ap_ufixed_8_2_4_0_0_6u_relu_config4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model relu<array<ap_fixed,6u>,array<ap_ufixed<8,2,4,0,0>,6u>,relu_config4> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_6u_array_ap_ufixed_8_2_4_0_0_6u_relu_config4_s.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'relu_array_ap_fixed_6u_array_ap_ufixed_8_2_4_0_0_6u_relu_config4_s' pipeline 'ReLUActLoop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_6u_array_ap_ufixed_8_2_4_0_0_6u_relu_config4_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.466 GB.
Execute         source /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<array<ap_fixed,6u>,array<ap_ufixed<8,2,4,0,0>,6u>,relu_config4> -style xilinx -f -lang vhdl -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/syn/vhdl/myproject_relu_array_ap_fixed_6u_array_ap_ufixed_8_2_4_0_0_6u_relu_config4_s 
Execute         gen_rtl relu<array<ap_fixed,6u>,array<ap_ufixed<8,2,4,0,0>,6u>,relu_config4> -style xilinx -f -lang vlog -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/syn/verilog/myproject_relu_array_ap_fixed_6u_array_ap_ufixed_8_2_4_0_0_6u_relu_config4_s 
Execute         syn_report -csynth -model relu<array<ap_fixed,6u>,array<ap_ufixed<8,2,4,0,0>,6u>,relu_config4> -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/syn/report/relu_array_ap_fixed_6u_array_ap_ufixed_8_2_4_0_0_6u_relu_config4_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model relu<array<ap_fixed,6u>,array<ap_ufixed<8,2,4,0,0>,6u>,relu_config4> -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/syn/report/relu_array_ap_fixed_6u_array_ap_ufixed_8_2_4_0_0_6u_relu_config4_s_csynth.xml 
Execute         syn_report -verbosereport -model relu<array<ap_fixed,6u>,array<ap_ufixed<8,2,4,0,0>,6u>,relu_config4> -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_6u_array_ap_ufixed_8_2_4_0_0_6u_relu_config4_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model relu<array<ap_fixed,6u>,array<ap_ufixed<8,2,4,0,0>,6u>,relu_config4> -f -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_6u_array_ap_ufixed_8_2_4_0_0_6u_relu_config4_s.adb 
Execute         db_write -model relu<array<ap_fixed,6u>,array<ap_ufixed<8,2,4,0,0>,6u>,relu_config4> -bindview -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info relu<array<ap_fixed,6u>,array<ap_ufixed<8,2,4,0,0>,6u>,relu_config4> -p /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_6u_array_ap_ufixed_8_2_4_0_0_6u_relu_config4_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_6u_config5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pooling2d_cl<array<ap_ufixed,6u>,array<ap_fixed<8,2,5,3,0>,6u>,config5> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_6u_config5_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'sY' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pX' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sX' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_67' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_66' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_51' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_50' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_49' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_65' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_64' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_63' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_54' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_6u_config5_s_p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_17_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_6u_config5_s_p_ZZN4nhbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_6u_config5_s_p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_11_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_6u_config5_s_p_ZZN4nibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_6u_config5_s_p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_5_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_6u_config5_s_p_ZZN4njbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_6u_config5_s_p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_16_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_6u_config5_s_p_ZZN4nkbM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_6u_config5_s_p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_10_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_6u_config5_s_p_ZZN4nlbW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_6u_config5_s_p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_4_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_6u_config5_s_p_ZZN4nmb6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_6u_config5_s_p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_15_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_6u_config5_s_p_ZZN4nncg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_6u_config5_s_p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_9_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_6u_config5_s_p_ZZN4nocq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_6u_config5_s_p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_3_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_6u_config5_s_p_ZZN4npcA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_6u_config5_s_p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_14_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_6u_config5_s_p_ZZN4nqcK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_6u_config5_s_p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_8_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_6u_config5_s_p_ZZN4nrcU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_6u_config5_s_p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_2_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_6u_config5_s_p_ZZN4nsc4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_6u_config5_s_p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_13_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_6u_config5_s_p_ZZN4ntde' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_6u_config5_s_p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_7_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_6u_config5_s_p_ZZN4nudo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_6u_config5_s_p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_1_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_6u_config5_s_p_ZZN4nvdy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_6u_config5_s_p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_12_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_6u_config5_s_p_ZZN4nwdI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_6u_config5_s_p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_6_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_6u_config5_s_p_ZZN4nxdS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_6u_config5_s_p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_6u_config5_s_p_ZZN4nyd2' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_6u_config5_s' pipeline 'ReadInputHeight_ReadInputWidth' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_6u_config5_s'.
Command         create_rtl_model done; 0.38 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.466 GB.
Execute         source /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl pooling2d_cl<array<ap_ufixed,6u>,array<ap_fixed<8,2,5,3,0>,6u>,config5> -style xilinx -f -lang vhdl -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_6u_config5_s 
Execute         gen_rtl pooling2d_cl<array<ap_ufixed,6u>,array<ap_fixed<8,2,5,3,0>,6u>,config5> -style xilinx -f -lang vlog -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/syn/verilog/myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_6u_config5_s 
Execute         syn_report -csynth -model pooling2d_cl<array<ap_ufixed,6u>,array<ap_fixed<8,2,5,3,0>,6u>,config5> -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/syn/report/pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_6u_config5_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.22 sec.
Execute         syn_report -rtlxml -model pooling2d_cl<array<ap_ufixed,6u>,array<ap_fixed<8,2,5,3,0>,6u>,config5> -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/syn/report/pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_6u_config5_s_csynth.xml 
Execute         syn_report -verbosereport -model pooling2d_cl<array<ap_ufixed,6u>,array<ap_fixed<8,2,5,3,0>,6u>,config5> -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_6u_config5_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.45 sec.
Execute         db_write -model pooling2d_cl<array<ap_ufixed,6u>,array<ap_fixed<8,2,5,3,0>,6u>,config5> -f -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_6u_config5_s.adb 
Command         db_write done; 0.12 sec.
Execute         db_write -model pooling2d_cl<array<ap_ufixed,6u>,array<ap_fixed<8,2,5,3,0>,6u>,config5> -bindview -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pooling2d_cl<array<ap_ufixed,6u>,array<ap_fixed<8,2,5,3,0>,6u>,config5> -p /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_6u_config5_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_6u_config6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model shift_line_buffer<array<ap_fixed<8, 2, 5, 3, 0>, 6u>, config6> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_8_2_5_3_0_6u_config6_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_6u_config6_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_23_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_6u_config6_s_p_ZZN4nnet26conv_2d_bzec' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_6u_config6_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_17_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_6u_config6_s_p_ZZN4nnet26conv_2d_bAem' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_6u_config6_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_11_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_6u_config6_s_p_ZZN4nnet26conv_2d_bBew' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_6u_config6_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_5_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_6u_config6_s_p_ZZN4nnet26conv_2d_bCeG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_6u_config6_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_22_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_6u_config6_s_p_ZZN4nnet26conv_2d_bDeQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_6u_config6_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_16_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_6u_config6_s_p_ZZN4nnet26conv_2d_bEe0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_6u_config6_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_10_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_6u_config6_s_p_ZZN4nnet26conv_2d_bFfa' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_6u_config6_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_4_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_6u_config6_s_p_ZZN4nnet26conv_2d_bGfk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_6u_config6_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_21_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_6u_config6_s_p_ZZN4nnet26conv_2d_bHfu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_6u_config6_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_15_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_6u_config6_s_p_ZZN4nnet26conv_2d_bIfE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_6u_config6_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_9_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_6u_config6_s_p_ZZN4nnet26conv_2d_bJfO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_6u_config6_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_3_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_6u_config6_s_p_ZZN4nnet26conv_2d_bKfY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_6u_config6_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_20_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_6u_config6_s_p_ZZN4nnet26conv_2d_bLf8' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_6u_config6_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_14_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_6u_config6_s_p_ZZN4nnet26conv_2d_bMgi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_6u_config6_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_8_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_6u_config6_s_p_ZZN4nnet26conv_2d_bNgs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_6u_config6_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_2_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_6u_config6_s_p_ZZN4nnet26conv_2d_bOgC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_6u_config6_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_19_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_6u_config6_s_p_ZZN4nnet26conv_2d_bPgM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_6u_config6_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_13_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_6u_config6_s_p_ZZN4nnet26conv_2d_bQgW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_6u_config6_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_7_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_6u_config6_s_p_ZZN4nnet26conv_2d_bRg6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_6u_config6_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_1_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_6u_config6_s_p_ZZN4nnet26conv_2d_bShg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_6u_config6_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_18_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_6u_config6_s_p_ZZN4nnet26conv_2d_bThq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_6u_config6_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_12_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_6u_config6_s_p_ZZN4nnet26conv_2d_bUhA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_6u_config6_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_6_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_6u_config6_s_p_ZZN4nnet26conv_2d_bVhK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_6u_config6_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_6u_config6_s_p_ZZN4nnet26conv_2d_bWhU' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_line_buffer_array_ap_fixed_8_2_5_3_0_6u_config6_s'.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.06 seconds; current allocated memory: 1.478 GB.
Execute         source /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl shift_line_buffer<array<ap_fixed<8, 2, 5, 3, 0>, 6u>, config6> -style xilinx -f -lang vhdl -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_6u_config6_s 
Execute         gen_rtl shift_line_buffer<array<ap_fixed<8, 2, 5, 3, 0>, 6u>, config6> -style xilinx -f -lang vlog -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/syn/verilog/myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_6u_config6_s 
Execute         syn_report -csynth -model shift_line_buffer<array<ap_fixed<8, 2, 5, 3, 0>, 6u>, config6> -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/syn/report/shift_line_buffer_array_ap_fixed_8_2_5_3_0_6u_config6_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model shift_line_buffer<array<ap_fixed<8, 2, 5, 3, 0>, 6u>, config6> -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/syn/report/shift_line_buffer_array_ap_fixed_8_2_5_3_0_6u_config6_s_csynth.xml 
Execute         syn_report -verbosereport -model shift_line_buffer<array<ap_fixed<8, 2, 5, 3, 0>, 6u>, config6> -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_8_2_5_3_0_6u_config6_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model shift_line_buffer<array<ap_fixed<8, 2, 5, 3, 0>, 6u>, config6> -f -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_8_2_5_3_0_6u_config6_s.adb 
Execute         db_write -model shift_line_buffer<array<ap_fixed<8, 2, 5, 3, 0>, 6u>, config6> -bindview -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info shift_line_buffer<array<ap_fixed<8, 2, 5, 3, 0>, 6u>, config6> -p /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_8_2_5_3_0_6u_config6_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config6_mult> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_w6_V_ROM_AUTO_1R' to 'dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_w6_V_ROM_Xh4' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s' pipeline 'ReuseLoop' pipeline type 'rewind pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_8s_5s_13_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_1508_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s'.
INFO: [RTMG 210-279] Implementing memory 'myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_w6_V_ROM_Xh4' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.489 GB.
Execute         source /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config6_mult> -style xilinx -f -lang vhdl -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s 
Execute         gen_rtl dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config6_mult> -style xilinx -f -lang vlog -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/syn/verilog/myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s 
Execute         syn_report -csynth -model dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config6_mult> -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/syn/report/dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config6_mult> -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/syn/report/dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_csynth.xml 
Execute         syn_report -verbosereport -model dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config6_mult> -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.12 sec.
Execute         db_write -model dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config6_mult> -f -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s.adb 
Execute         db_write -model dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config6_mult> -bindview -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config6_mult> -p /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model compute_output_buffer_2d<array,array<ap_fixed<8,2,5,3,0>,16u>,config6> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_169' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_180' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_63' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_69' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_68' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_67' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_66' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_65' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_64' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_170' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_171' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_198' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_192' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_199' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_193' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_200' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_194' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_201' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_195' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_203' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_196' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_204' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_197' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_191' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_202' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_95' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_84' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_83' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_82' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_54' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_172' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_173' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_174' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_175' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_176' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_177' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_205' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_206' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_207' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_208' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_99' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_98' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_81' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_80' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_79' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_78' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_77' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_76' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_51' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_50' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_49' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_178' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_179' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_181' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_182' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_183' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_184' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_97' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_96' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_94' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_93' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_92' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_91' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_75' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_74' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_73' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_72' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_71' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_70' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_185' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_186' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_187' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_188' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_189' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_190' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_90' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_89' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_88' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_87' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_86' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9a_85' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sX_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sY_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pX_2' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s'.
Command         create_rtl_model done; 0.69 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.01 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.06 seconds; current allocated memory: 1.507 GB.
Execute         source /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl compute_output_buffer_2d<array,array<ap_fixed<8,2,5,3,0>,16u>,config6> -style xilinx -f -lang vhdl -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/syn/vhdl/myproject_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s 
Execute         gen_rtl compute_output_buffer_2d<array,array<ap_fixed<8,2,5,3,0>,16u>,config6> -style xilinx -f -lang vlog -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/syn/verilog/myproject_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s 
Execute         syn_report -csynth -model compute_output_buffer_2d<array,array<ap_fixed<8,2,5,3,0>,16u>,config6> -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/syn/report/compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model compute_output_buffer_2d<array,array<ap_fixed<8,2,5,3,0>,16u>,config6> -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/syn/report/compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_csynth.xml 
Execute         syn_report -verbosereport -model compute_output_buffer_2d<array,array<ap_fixed<8,2,5,3,0>,16u>,config6> -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model compute_output_buffer_2d<array,array<ap_fixed<8,2,5,3,0>,16u>,config6> -f -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s.adb 
Execute         db_write -model compute_output_buffer_2d<array,array<ap_fixed<8,2,5,3,0>,16u>,config6> -bindview -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info compute_output_buffer_2d<array,array<ap_fixed<8,2,5,3,0>,16u>,config6> -p /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_ap_fixed_6u_array_ap_fixed_8_2_5_3_0_16u_config6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model conv_2d_cl<array<ap_fixed,6u>,array<ap_fixed<8,2,5,3,0>,16u>,config6> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_6u_array_ap_fixed_8_2_5_3_0_16u_config6_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_ap_fixed_6u_array_ap_fixed_8_2_5_3_0_16u_config6_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.511 GB.
Execute         source /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv_2d_cl<array<ap_fixed,6u>,array<ap_fixed<8,2,5,3,0>,16u>,config6> -style xilinx -f -lang vhdl -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/syn/vhdl/myproject_conv_2d_cl_array_ap_fixed_6u_array_ap_fixed_8_2_5_3_0_16u_config6_s 
Execute         gen_rtl conv_2d_cl<array<ap_fixed,6u>,array<ap_fixed<8,2,5,3,0>,16u>,config6> -style xilinx -f -lang vlog -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/syn/verilog/myproject_conv_2d_cl_array_ap_fixed_6u_array_ap_fixed_8_2_5_3_0_16u_config6_s 
Execute         syn_report -csynth -model conv_2d_cl<array<ap_fixed,6u>,array<ap_fixed<8,2,5,3,0>,16u>,config6> -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/syn/report/conv_2d_cl_array_ap_fixed_6u_array_ap_fixed_8_2_5_3_0_16u_config6_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model conv_2d_cl<array<ap_fixed,6u>,array<ap_fixed<8,2,5,3,0>,16u>,config6> -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/syn/report/conv_2d_cl_array_ap_fixed_6u_array_ap_fixed_8_2_5_3_0_16u_config6_s_csynth.xml 
Execute         syn_report -verbosereport -model conv_2d_cl<array<ap_fixed,6u>,array<ap_fixed<8,2,5,3,0>,16u>,config6> -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_6u_array_ap_fixed_8_2_5_3_0_16u_config6_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model conv_2d_cl<array<ap_fixed,6u>,array<ap_fixed<8,2,5,3,0>,16u>,config6> -f -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_6u_array_ap_fixed_8_2_5_3_0_16u_config6_s.adb 
Execute         db_write -model conv_2d_cl<array<ap_fixed,6u>,array<ap_fixed<8,2,5,3,0>,16u>,config6> -bindview -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info conv_2d_cl<array<ap_fixed,6u>,array<ap_fixed<8,2,5,3,0>,16u>,config6> -p /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_6u_array_ap_fixed_8_2_5_3_0_16u_config6_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model relu<array<ap_fixed,16u>,array<ap_ufixed<8,2,4,0,0>,16u>,relu_config8> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config8_s.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config8_s' pipeline 'ReLUActLoop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config8_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.512 GB.
Execute         source /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<array<ap_fixed,16u>,array<ap_ufixed<8,2,4,0,0>,16u>,relu_config8> -style xilinx -f -lang vhdl -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/syn/vhdl/myproject_relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config8_s 
Execute         gen_rtl relu<array<ap_fixed,16u>,array<ap_ufixed<8,2,4,0,0>,16u>,relu_config8> -style xilinx -f -lang vlog -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/syn/verilog/myproject_relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config8_s 
Execute         syn_report -csynth -model relu<array<ap_fixed,16u>,array<ap_ufixed<8,2,4,0,0>,16u>,relu_config8> -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/syn/report/relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config8_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model relu<array<ap_fixed,16u>,array<ap_ufixed<8,2,4,0,0>,16u>,relu_config8> -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/syn/report/relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config8_s_csynth.xml 
Execute         syn_report -verbosereport -model relu<array<ap_fixed,16u>,array<ap_ufixed<8,2,4,0,0>,16u>,relu_config8> -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config8_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model relu<array<ap_fixed,16u>,array<ap_ufixed<8,2,4,0,0>,16u>,relu_config8> -f -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config8_s.adb 
Execute         db_write -model relu<array<ap_fixed,16u>,array<ap_ufixed<8,2,4,0,0>,16u>,relu_config8> -bindview -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info relu<array<ap_fixed,16u>,array<ap_ufixed<8,2,4,0,0>,16u>,relu_config8> -p /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config8_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_16u_config9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pooling2d_cl<array,array<ap_fixed<8,2,5,3,0>,16u>,config9> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_16u_config9_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'sY_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pX_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sX_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_99' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_98' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_97' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_96' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_95' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_94' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_93' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_92' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_91' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_90' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_89' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_88' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_87' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_86' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_85' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_84' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_83' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_82' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_81' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_80' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_79' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_78' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_77' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_76' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_75' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_74' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_73' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_72' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_71' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_70' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_69' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_68' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_16u_config9_s_void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_9_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_16u_config9_s_void_pooling2d_cl_sYie' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_16u_config9_s_void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_8_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_16u_config9_s_void_pooling2d_cl_sZio' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_16u_config9_s_void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_7_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_16u_config9_s_void_pooling2d_cl_s0iy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_16u_config9_s_void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_6_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_16u_config9_s_void_pooling2d_cl_s1iI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_16u_config9_s_void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_5_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_16u_config9_s_void_pooling2d_cl_s2iS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_16u_config9_s_void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_4_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_16u_config9_s_void_pooling2d_cl_s3i2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_16u_config9_s_void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_3_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_16u_config9_s_void_pooling2d_cl_s4jc' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_16u_config9_s_void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_2_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_16u_config9_s_void_pooling2d_cl_s5jm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_16u_config9_s_void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_1_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_16u_config9_s_void_pooling2d_cl_s6jw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_16u_config9_s_void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_16u_config9_s_void_pooling2d_cl_s7jG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_16u_config9_s_p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_23_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_16u_config9_s_p_ZZN4nnet12pooling8jQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_16u_config9_s_p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_22_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_16u_config9_s_p_ZZN4nnet12pooling9j0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_16u_config9_s_p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_21_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_16u_config9_s_p_ZZN4nnet12poolingbak' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_16u_config9_s_p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_20_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_16u_config9_s_p_ZZN4nnet12poolingbbk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_16u_config9_s_p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_19_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_16u_config9_s_p_ZZN4nnet12poolingbck' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_16u_config9_s_p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_18_SHIFTREG_AUTO_0R0W' to 'pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_16u_config9_s_p_ZZN4nnet12poolingbdk' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_16u_config9_s' pipeline 'ReadInputHeight_ReadInputWidth' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_16u_config9_s'.
Command         create_rtl_model done; 0.27 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.517 GB.
Execute         source /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl pooling2d_cl<array,array<ap_fixed<8,2,5,3,0>,16u>,config9> -style xilinx -f -lang vhdl -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/syn/vhdl/myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_16u_config9_s 
Execute         gen_rtl pooling2d_cl<array,array<ap_fixed<8,2,5,3,0>,16u>,config9> -style xilinx -f -lang vlog -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/syn/verilog/myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_16u_config9_s 
Execute         syn_report -csynth -model pooling2d_cl<array,array<ap_fixed<8,2,5,3,0>,16u>,config9> -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/syn/report/pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_16u_config9_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.13 sec.
Execute         syn_report -rtlxml -model pooling2d_cl<array,array<ap_fixed<8,2,5,3,0>,16u>,config9> -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/syn/report/pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_16u_config9_s_csynth.xml 
Execute         syn_report -verbosereport -model pooling2d_cl<array,array<ap_fixed<8,2,5,3,0>,16u>,config9> -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_16u_config9_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.25 sec.
Execute         db_write -model pooling2d_cl<array,array<ap_fixed<8,2,5,3,0>,16u>,config9> -f -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_16u_config9_s.adb 
Execute         db_write -model pooling2d_cl<array,array<ap_fixed<8,2,5,3,0>,16u>,config9> -bindview -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pooling2d_cl<array,array<ap_fixed<8,2,5,3,0>,16u>,config9> -p /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_16u_config9_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_array_array_ap_fixed_8_2_5_3_0_98u_config11_Pipeline_DataPrepare' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model dense<array,array<ap_fixed<8,2,5,3,0>,98u>,config11>_Pipeline_DataPrepare -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_8_2_5_3_0_98u_config11_Pipeline_DataPrepare.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_array_array_ap_fixed_8_2_5_3_0_98u_config11_Pipeline_DataPrepare' pipeline 'DataPrepare' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_array_array_ap_fixed_8_2_5_3_0_98u_config11_Pipeline_DataPrepare'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.6 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 1.525 GB.
Execute         source /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense<array,array<ap_fixed<8,2,5,3,0>,98u>,config11>_Pipeline_DataPrepare -style xilinx -f -lang vhdl -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/syn/vhdl/myproject_dense_array_array_ap_fixed_8_2_5_3_0_98u_config11_Pipeline_DataPrepare 
Execute         gen_rtl dense<array,array<ap_fixed<8,2,5,3,0>,98u>,config11>_Pipeline_DataPrepare -style xilinx -f -lang vlog -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/syn/verilog/myproject_dense_array_array_ap_fixed_8_2_5_3_0_98u_config11_Pipeline_DataPrepare 
Execute         syn_report -csynth -model dense<array,array<ap_fixed<8,2,5,3,0>,98u>,config11>_Pipeline_DataPrepare -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/syn/report/dense_array_array_ap_fixed_8_2_5_3_0_98u_config11_Pipeline_DataPrepare_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model dense<array,array<ap_fixed<8,2,5,3,0>,98u>,config11>_Pipeline_DataPrepare -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/syn/report/dense_array_array_ap_fixed_8_2_5_3_0_98u_config11_Pipeline_DataPrepare_csynth.xml 
Execute         syn_report -verbosereport -model dense<array,array<ap_fixed<8,2,5,3,0>,98u>,config11>_Pipeline_DataPrepare -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_8_2_5_3_0_98u_config11_Pipeline_DataPrepare.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model dense<array,array<ap_fixed<8,2,5,3,0>,98u>,config11>_Pipeline_DataPrepare -f -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_8_2_5_3_0_98u_config11_Pipeline_DataPrepare.adb 
Execute         db_write -model dense<array,array<ap_fixed<8,2,5,3,0>,98u>,config11>_Pipeline_DataPrepare -bindview -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info dense<array,array<ap_fixed<8,2,5,3,0>,98u>,config11>_Pipeline_DataPrepare -p /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_8_2_5_3_0_98u_config11_Pipeline_DataPrepare 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_98u_config11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model dense<array<ap_fixed,16u>,array<ap_fixed<8,2,5,3,0>,98u>,config11> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_98u_config11_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'dense_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_98u_config11_s_outidx_ROM_AUTO_1R' to 'dense_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_98u_config11_s_outidx_ROM_Abek' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'dense_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_98u_config11_s_w11_V_ROM_AUTO_1R' to 'dense_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_98u_config11_s_w11_V_ROM_AUbfk' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'mul_8s_6s_13_1_1': 49 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_1448_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_98u_config11_s'.
INFO: [RTMG 210-279] Implementing memory 'myproject_dense_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_98u_config11_s_outidx_ROM_Abek' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myproject_dense_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_98u_config11_s_w11_V_ROM_AUbfk' using auto ROMs.
Command         create_rtl_model done; 0.17 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.552 GB.
Execute         source /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense<array<ap_fixed,16u>,array<ap_fixed<8,2,5,3,0>,98u>,config11> -style xilinx -f -lang vhdl -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/syn/vhdl/myproject_dense_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_98u_config11_s 
Execute         gen_rtl dense<array<ap_fixed,16u>,array<ap_fixed<8,2,5,3,0>,98u>,config11> -style xilinx -f -lang vlog -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/syn/verilog/myproject_dense_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_98u_config11_s 
Execute         syn_report -csynth -model dense<array<ap_fixed,16u>,array<ap_fixed<8,2,5,3,0>,98u>,config11> -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/syn/report/dense_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_98u_config11_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.42 sec.
Execute         syn_report -rtlxml -model dense<array<ap_fixed,16u>,array<ap_fixed<8,2,5,3,0>,98u>,config11> -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/syn/report/dense_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_98u_config11_s_csynth.xml 
Command         syn_report done; 0.2 sec.
Execute         syn_report -verbosereport -model dense<array<ap_fixed,16u>,array<ap_fixed<8,2,5,3,0>,98u>,config11> -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_98u_config11_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.94 sec.
Execute         db_write -model dense<array<ap_fixed,16u>,array<ap_fixed<8,2,5,3,0>,98u>,config11> -f -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_98u_config11_s.adb 
Command         db_write done; 0.25 sec.
Execute         db_write -model dense<array<ap_fixed,16u>,array<ap_fixed<8,2,5,3,0>,98u>,config11> -bindview -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info dense<array<ap_fixed,16u>,array<ap_fixed<8,2,5,3,0>,98u>,config11> -p /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_98u_config11_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_98u_array_ap_ufixed_8_2_4_0_0_98u_relu_config13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model relu<array<ap_fixed,98u>,array<ap_ufixed<8,2,4,0,0>,98u>,relu_config13> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_98u_array_ap_ufixed_8_2_4_0_0_98u_relu_config13_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_98u_array_ap_ufixed_8_2_4_0_0_98u_relu_config13_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.08 seconds; current allocated memory: 1.578 GB.
Execute         source /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<array<ap_fixed,98u>,array<ap_ufixed<8,2,4,0,0>,98u>,relu_config13> -style xilinx -f -lang vhdl -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/syn/vhdl/myproject_relu_array_ap_fixed_98u_array_ap_ufixed_8_2_4_0_0_98u_relu_config13_s 
Execute         gen_rtl relu<array<ap_fixed,98u>,array<ap_ufixed<8,2,4,0,0>,98u>,relu_config13> -style xilinx -f -lang vlog -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/syn/verilog/myproject_relu_array_ap_fixed_98u_array_ap_ufixed_8_2_4_0_0_98u_relu_config13_s 
Execute         syn_report -csynth -model relu<array<ap_fixed,98u>,array<ap_ufixed<8,2,4,0,0>,98u>,relu_config13> -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/syn/report/relu_array_ap_fixed_98u_array_ap_ufixed_8_2_4_0_0_98u_relu_config13_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.12 sec.
Execute         syn_report -rtlxml -model relu<array<ap_fixed,98u>,array<ap_ufixed<8,2,4,0,0>,98u>,relu_config13> -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/syn/report/relu_array_ap_fixed_98u_array_ap_ufixed_8_2_4_0_0_98u_relu_config13_s_csynth.xml 
Execute         syn_report -verbosereport -model relu<array<ap_fixed,98u>,array<ap_ufixed<8,2,4,0,0>,98u>,relu_config13> -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_98u_array_ap_ufixed_8_2_4_0_0_98u_relu_config13_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.26 sec.
Execute         db_write -model relu<array<ap_fixed,98u>,array<ap_ufixed<8,2,4,0,0>,98u>,relu_config13> -f -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_98u_array_ap_ufixed_8_2_4_0_0_98u_relu_config13_s.adb 
Execute         db_write -model relu<array<ap_fixed,98u>,array<ap_ufixed<8,2,4,0,0>,98u>,relu_config13> -bindview -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info relu<array<ap_fixed,98u>,array<ap_ufixed<8,2,4,0,0>,98u>,relu_config13> -p /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_98u_array_ap_ufixed_8_2_4_0_0_98u_relu_config13_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_array_ap_ufixed_98u_array_ap_fixed_8_2_5_3_0_52u_config14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model dense<array<ap_ufixed,98u>,array<ap_fixed<8,2,5,3,0>,52u>,config14> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/dense_array_ap_ufixed_98u_array_ap_fixed_8_2_5_3_0_52u_config14_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'dense_array_ap_ufixed_98u_array_ap_fixed_8_2_5_3_0_52u_config14_s_w14_V_ROM_AUTO_1R' to 'dense_array_ap_ufixed_98u_array_ap_fixed_8_2_5_3_0_52u_config14_s_w14_V_ROM_Abgk' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_6s_13_1_1': 52 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_987_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_array_ap_ufixed_98u_array_ap_fixed_8_2_5_3_0_52u_config14_s'.
INFO: [RTMG 210-279] Implementing memory 'myproject_dense_array_ap_ufixed_98u_array_ap_fixed_8_2_5_3_0_52u_config14_s_w14_V_ROM_Abgk' using auto ROMs.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.71 seconds. CPU system time: 0 seconds. Elapsed time: 0.71 seconds; current allocated memory: 1.601 GB.
Execute         source /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense<array<ap_ufixed,98u>,array<ap_fixed<8,2,5,3,0>,52u>,config14> -style xilinx -f -lang vhdl -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/syn/vhdl/myproject_dense_array_ap_ufixed_98u_array_ap_fixed_8_2_5_3_0_52u_config14_s 
Execute         gen_rtl dense<array<ap_ufixed,98u>,array<ap_fixed<8,2,5,3,0>,52u>,config14> -style xilinx -f -lang vlog -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/syn/verilog/myproject_dense_array_ap_ufixed_98u_array_ap_fixed_8_2_5_3_0_52u_config14_s 
Execute         syn_report -csynth -model dense<array<ap_ufixed,98u>,array<ap_fixed<8,2,5,3,0>,52u>,config14> -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/syn/report/dense_array_ap_ufixed_98u_array_ap_fixed_8_2_5_3_0_52u_config14_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.14 sec.
Execute         syn_report -rtlxml -model dense<array<ap_ufixed,98u>,array<ap_fixed<8,2,5,3,0>,52u>,config14> -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/syn/report/dense_array_ap_ufixed_98u_array_ap_fixed_8_2_5_3_0_52u_config14_s_csynth.xml 
Execute         syn_report -verbosereport -model dense<array<ap_ufixed,98u>,array<ap_fixed<8,2,5,3,0>,52u>,config14> -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/dense_array_ap_ufixed_98u_array_ap_fixed_8_2_5_3_0_52u_config14_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.3 sec.
Execute         db_write -model dense<array<ap_ufixed,98u>,array<ap_fixed<8,2,5,3,0>,52u>,config14> -f -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/dense_array_ap_ufixed_98u_array_ap_fixed_8_2_5_3_0_52u_config14_s.adb 
Execute         db_write -model dense<array<ap_ufixed,98u>,array<ap_fixed<8,2,5,3,0>,52u>,config14> -bindview -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info dense<array<ap_ufixed,98u>,array<ap_fixed<8,2,5,3,0>,52u>,config14> -p /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/dense_array_ap_ufixed_98u_array_ap_fixed_8_2_5_3_0_52u_config14_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_52u_array_ap_ufixed_8_2_4_0_0_52u_relu_config16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model relu<array<ap_fixed,52u>,array<ap_ufixed<8,2,4,0,0>,52u>,relu_config16> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_52u_array_ap_ufixed_8_2_4_0_0_52u_relu_config16_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_52u_array_ap_ufixed_8_2_4_0_0_52u_relu_config16_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.76 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.78 seconds; current allocated memory: 1.612 GB.
Execute         source /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<array<ap_fixed,52u>,array<ap_ufixed<8,2,4,0,0>,52u>,relu_config16> -style xilinx -f -lang vhdl -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/syn/vhdl/myproject_relu_array_ap_fixed_52u_array_ap_ufixed_8_2_4_0_0_52u_relu_config16_s 
Execute         gen_rtl relu<array<ap_fixed,52u>,array<ap_ufixed<8,2,4,0,0>,52u>,relu_config16> -style xilinx -f -lang vlog -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/syn/verilog/myproject_relu_array_ap_fixed_52u_array_ap_ufixed_8_2_4_0_0_52u_relu_config16_s 
Execute         syn_report -csynth -model relu<array<ap_fixed,52u>,array<ap_ufixed<8,2,4,0,0>,52u>,relu_config16> -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/syn/report/relu_array_ap_fixed_52u_array_ap_ufixed_8_2_4_0_0_52u_relu_config16_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model relu<array<ap_fixed,52u>,array<ap_ufixed<8,2,4,0,0>,52u>,relu_config16> -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/syn/report/relu_array_ap_fixed_52u_array_ap_ufixed_8_2_4_0_0_52u_relu_config16_s_csynth.xml 
Execute         syn_report -verbosereport -model relu<array<ap_fixed,52u>,array<ap_ufixed<8,2,4,0,0>,52u>,relu_config16> -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_52u_array_ap_ufixed_8_2_4_0_0_52u_relu_config16_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.15 sec.
Execute         db_write -model relu<array<ap_fixed,52u>,array<ap_ufixed<8,2,4,0,0>,52u>,relu_config16> -f -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_52u_array_ap_ufixed_8_2_4_0_0_52u_relu_config16_s.adb 
Execute         db_write -model relu<array<ap_fixed,52u>,array<ap_ufixed<8,2,4,0,0>,52u>,relu_config16> -bindview -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info relu<array<ap_fixed,52u>,array<ap_ufixed<8,2,4,0,0>,52u>,relu_config16> -p /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_52u_array_ap_ufixed_8_2_4_0_0_52u_relu_config16_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_array_ap_ufixed_52u_array_ap_fixed_8_2_5_3_0_5u_config17_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model dense<array<ap_ufixed,52u>,array<ap_fixed<8,2,5,3,0>,5u>,config17> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/dense_array_ap_ufixed_52u_array_ap_fixed_8_2_5_3_0_5u_config17_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'dense_array_ap_ufixed_52u_array_ap_fixed_8_2_5_3_0_5u_config17_s_w17_V_ROM_AUTO_1R' to 'dense_array_ap_ufixed_52u_array_ap_fixed_8_2_5_3_0_5u_config17_s_w17_V_ROM_AUbhl' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_7s_13_1_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_265_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_array_ap_ufixed_52u_array_ap_fixed_8_2_5_3_0_5u_config17_s'.
INFO: [RTMG 210-279] Implementing memory 'myproject_dense_array_ap_ufixed_52u_array_ap_fixed_8_2_5_3_0_5u_config17_s_w17_V_ROM_AUbhl' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.619 GB.
Execute         source /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense<array<ap_ufixed,52u>,array<ap_fixed<8,2,5,3,0>,5u>,config17> -style xilinx -f -lang vhdl -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/syn/vhdl/myproject_dense_array_ap_ufixed_52u_array_ap_fixed_8_2_5_3_0_5u_config17_s 
Execute         gen_rtl dense<array<ap_ufixed,52u>,array<ap_fixed<8,2,5,3,0>,5u>,config17> -style xilinx -f -lang vlog -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/syn/verilog/myproject_dense_array_ap_ufixed_52u_array_ap_fixed_8_2_5_3_0_5u_config17_s 
Execute         syn_report -csynth -model dense<array<ap_ufixed,52u>,array<ap_fixed<8,2,5,3,0>,5u>,config17> -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/syn/report/dense_array_ap_ufixed_52u_array_ap_fixed_8_2_5_3_0_5u_config17_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model dense<array<ap_ufixed,52u>,array<ap_fixed<8,2,5,3,0>,5u>,config17> -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/syn/report/dense_array_ap_ufixed_52u_array_ap_fixed_8_2_5_3_0_5u_config17_s_csynth.xml 
Execute         syn_report -verbosereport -model dense<array<ap_ufixed,52u>,array<ap_fixed<8,2,5,3,0>,5u>,config17> -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/dense_array_ap_ufixed_52u_array_ap_fixed_8_2_5_3_0_5u_config17_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model dense<array<ap_ufixed,52u>,array<ap_fixed<8,2,5,3,0>,5u>,config17> -f -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/dense_array_ap_ufixed_52u_array_ap_fixed_8_2_5_3_0_5u_config17_s.adb 
Execute         db_write -model dense<array<ap_ufixed,52u>,array<ap_fixed<8,2,5,3,0>,5u>,config17> -bindview -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info dense<array<ap_ufixed,52u>,array<ap_fixed<8,2,5,3,0>,5u>,config17> -p /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/dense_array_ap_ufixed_52u_array_ap_fixed_8_2_5_3_0_5u_config17_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model myproject -top_prefix  -sub_prefix myproject_ -mg_file /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer17_out' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'myproject' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'start_for_pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_6u_config5_U0' to 'start_for_pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_6u_config5bil' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'start_for_relu_array_ap_fixed_98u_array_ap_ufixed_8_2_4_0_0_98u_relu_config13_U0' to 'start_for_relu_array_ap_fixed_98u_array_ap_ufixed_8_2_4_0_0_98u_relu_config13bjl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'start_for_relu_array_ap_fixed_52u_array_ap_ufixed_8_2_4_0_0_52u_relu_config16_U0' to 'start_for_relu_array_ap_fixed_52u_array_ap_ufixed_8_2_4_0_0_52u_relu_config16bkl' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_U(myproject_fifo_w48_d1936_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_U(myproject_fifo_w48_d1936_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_U(myproject_fifo_w48_d121_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_U(myproject_fifo_w128_d49_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_U(myproject_fifo_w128_d49_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_U(myproject_fifo_w128_d9_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_U(myproject_fifo_w784_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_U(myproject_fifo_w784_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_U(myproject_fifo_w416_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_U(myproject_fifo_w416_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_6u_array_ap_ufixed_8_2_4_0_0_6u_relu_config4_U0_U(myproject_start_for_relu_array_ap_fixed_6u_array_ap_ufixed_8_2_4_0_0_6u_relu_config4_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_6u_config5bil_U(myproject_start_for_pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_6u_config5bil)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_2d_cl_array_ap_fixed_6u_array_ap_fixed_8_2_5_3_0_16u_config6_U0_U(myproject_start_for_conv_2d_cl_array_ap_fixed_6u_array_ap_fixed_8_2_5_3_0_16u_config6_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config8_U0_U(myproject_start_for_relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config8_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_16u_config9_U0_U(myproject_start_for_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_16u_config9_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_98u_config11_U0_U(myproject_start_for_dense_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_98u_config11_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_98u_array_ap_ufixed_8_2_4_0_0_98u_relu_config13bjl_U(myproject_start_for_relu_array_ap_fixed_98u_array_ap_ufixed_8_2_4_0_0_98u_relu_config13bjl)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_array_ap_ufixed_98u_array_ap_fixed_8_2_5_3_0_52u_config14_U0_U(myproject_start_for_dense_array_ap_ufixed_98u_array_ap_fixed_8_2_5_3_0_52u_config14_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_52u_array_ap_ufixed_8_2_4_0_0_52u_relu_config16bkl_U(myproject_start_for_relu_array_ap_fixed_52u_array_ap_ufixed_8_2_4_0_0_52u_relu_config16bkl)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_array_ap_ufixed_52u_array_ap_fixed_8_2_5_3_0_5u_config17_U0_U(myproject_start_for_dense_array_ap_ufixed_52u_array_ap_fixed_8_2_5_3_0_5u_config17_U0)' using Shift Registers.
Command         create_rtl_model done; 0.15 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.627 GB.
Execute         source /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl myproject -istop -style xilinx -f -lang vhdl -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/syn/vhdl/myproject 
Execute         gen_rtl myproject -istop -style xilinx -f -lang vlog -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/syn/verilog/myproject 
Execute         syn_report -csynth -model myproject -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/syn/report/myproject_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model myproject -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/syn/report/myproject_csynth.xml 
Execute         syn_report -verbosereport -model myproject -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/myproject.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 1.77 sec.
Execute         db_write -model myproject -f -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/myproject.adb 
Execute         db_write -model myproject -bindview -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info myproject -p /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/myproject 
Execute         export_constraint_db -f -tool general -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute         syn_report -designview -model myproject -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/myproject.design.xml 
Command         syn_report done; 1.36 sec.
Execute         syn_report -csynthDesign -model myproject -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -wcfg -model myproject -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/myproject_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model myproject -o /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/myproject.protoinst 
Execute         sc_get_clocks myproject 
Execute         sc_get_portdomain myproject 
INFO-FLOW: Model list for RTL component generation: {shift_line_buffer<array<ap_fixed<8, 2, 5, 3, 0>, 1u>, config2>} {dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config2_mult>} compute_output_buffer_2d<array,array<ap_fixed<8,2,5,3,0>,6u>,config2> conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<8,2,5,3,0>,6u>,config2> relu<array<ap_fixed,6u>,array<ap_ufixed<8,2,4,0,0>,6u>,relu_config4> pooling2d_cl<array<ap_ufixed,6u>,array<ap_fixed<8,2,5,3,0>,6u>,config5> {shift_line_buffer<array<ap_fixed<8, 2, 5, 3, 0>, 6u>, config6>} {dense_resource<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config6_mult>} compute_output_buffer_2d<array,array<ap_fixed<8,2,5,3,0>,16u>,config6> conv_2d_cl<array<ap_fixed,6u>,array<ap_fixed<8,2,5,3,0>,16u>,config6> relu<array<ap_fixed,16u>,array<ap_ufixed<8,2,4,0,0>,16u>,relu_config8> pooling2d_cl<array,array<ap_fixed<8,2,5,3,0>,16u>,config9> dense<array,array<ap_fixed<8,2,5,3,0>,98u>,config11>_Pipeline_DataPrepare dense<array<ap_fixed,16u>,array<ap_fixed<8,2,5,3,0>,98u>,config11> relu<array<ap_fixed,98u>,array<ap_ufixed<8,2,4,0,0>,98u>,relu_config13> dense<array<ap_ufixed,98u>,array<ap_fixed<8,2,5,3,0>,52u>,config14> relu<array<ap_fixed,52u>,array<ap_ufixed<8,2,4,0,0>,52u>,relu_config16> dense<array<ap_ufixed,52u>,array<ap_fixed<8,2,5,3,0>,5u>,config17> myproject
INFO-FLOW: Handling components in module [shift_line_buffer_array_ap_fixed_8_2_5_3_0_1u_config2_s] ... 
Execute         source /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_8_2_5_3_0_1u_config2_s.compgen.tcl 
INFO-FLOW: Found component myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_1u_config2_s_void_conv_2d_buffer_rbkb.
INFO-FLOW: Append model myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_1u_config2_s_void_conv_2d_buffer_rbkb
INFO-FLOW: Handling components in module [dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s] ... 
Execute         source /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s.compgen.tcl 
INFO-FLOW: Found component myproject_mux_255_8_1_1.
INFO-FLOW: Append model myproject_mux_255_8_1_1
INFO-FLOW: Found component myproject_mul_8s_5s_13_1_1.
INFO-FLOW: Append model myproject_mul_8s_5s_13_1_1
INFO-FLOW: Found component myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s_outidx_1_fYi.
INFO-FLOW: Append model myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s_outidx_1_fYi
INFO-FLOW: Found component myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s_w2_V_ROM_g8j.
INFO-FLOW: Append model myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s_w2_V_ROM_g8j
INFO-FLOW: Found component myproject_flow_control_loop_pipe_no_ap_cont.
INFO-FLOW: Append model myproject_flow_control_loop_pipe_no_ap_cont
INFO-FLOW: Handling components in module [compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_6u_config2_s] ... 
Execute         source /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_6u_config2_s.compgen.tcl 
INFO-FLOW: Handling components in module [conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_6u_config2_s] ... 
Execute         source /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_6u_config2_s.compgen.tcl 
INFO-FLOW: Found component myproject_regslice_both.
INFO-FLOW: Append model myproject_regslice_both
INFO-FLOW: Handling components in module [relu_array_ap_fixed_6u_array_ap_ufixed_8_2_4_0_0_6u_relu_config4_s] ... 
Execute         source /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_6u_array_ap_ufixed_8_2_4_0_0_6u_relu_config4_s.compgen.tcl 
INFO-FLOW: Found component myproject_flow_control_loop_pipe.
INFO-FLOW: Append model myproject_flow_control_loop_pipe
INFO-FLOW: Handling components in module [pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_6u_config5_s] ... 
Execute         source /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_6u_config5_s.compgen.tcl 
INFO-FLOW: Found component myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_6u_config5_s_p_ZZN4nhbi.
INFO-FLOW: Append model myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_6u_config5_s_p_ZZN4nhbi
INFO-FLOW: Found component myproject_flow_control_loop_pipe.
INFO-FLOW: Append model myproject_flow_control_loop_pipe
INFO-FLOW: Handling components in module [shift_line_buffer_array_ap_fixed_8_2_5_3_0_6u_config6_s] ... 
Execute         source /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_8_2_5_3_0_6u_config6_s.compgen.tcl 
INFO-FLOW: Found component myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_6u_config6_s_p_ZZN4nnet26conv_2d_bzec.
INFO-FLOW: Append model myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_6u_config6_s_p_ZZN4nnet26conv_2d_bzec
INFO-FLOW: Handling components in module [dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s] ... 
Execute         source /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s.compgen.tcl 
INFO-FLOW: Found component myproject_mux_1508_8_1_1.
INFO-FLOW: Append model myproject_mux_1508_8_1_1
INFO-FLOW: Found component myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_w6_V_ROM_Xh4.
INFO-FLOW: Append model myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_w6_V_ROM_Xh4
INFO-FLOW: Found component myproject_flow_control_loop_pipe_no_ap_cont.
INFO-FLOW: Append model myproject_flow_control_loop_pipe_no_ap_cont
INFO-FLOW: Handling components in module [compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s] ... 
Execute         source /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s.compgen.tcl 
INFO-FLOW: Handling components in module [conv_2d_cl_array_ap_fixed_6u_array_ap_fixed_8_2_5_3_0_16u_config6_s] ... 
Execute         source /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_6u_array_ap_fixed_8_2_5_3_0_16u_config6_s.compgen.tcl 
INFO-FLOW: Handling components in module [relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config8_s] ... 
Execute         source /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config8_s.compgen.tcl 
INFO-FLOW: Found component myproject_flow_control_loop_pipe.
INFO-FLOW: Append model myproject_flow_control_loop_pipe
INFO-FLOW: Handling components in module [pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_16u_config9_s] ... 
Execute         source /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_16u_config9_s.compgen.tcl 
INFO-FLOW: Found component myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_16u_config9_s_void_pooling2d_cl_sYie.
INFO-FLOW: Append model myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_16u_config9_s_void_pooling2d_cl_sYie
INFO-FLOW: Found component myproject_flow_control_loop_pipe.
INFO-FLOW: Append model myproject_flow_control_loop_pipe
INFO-FLOW: Handling components in module [dense_array_array_ap_fixed_8_2_5_3_0_98u_config11_Pipeline_DataPrepare] ... 
Execute         source /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_8_2_5_3_0_98u_config11_Pipeline_DataPrepare.compgen.tcl 
INFO-FLOW: Found component myproject_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model myproject_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dense_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_98u_config11_s] ... 
Execute         source /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_98u_config11_s.compgen.tcl 
INFO-FLOW: Found component myproject_mux_1448_8_1_1.
INFO-FLOW: Append model myproject_mux_1448_8_1_1
INFO-FLOW: Found component myproject_mul_8s_6s_13_1_1.
INFO-FLOW: Append model myproject_mul_8s_6s_13_1_1
INFO-FLOW: Found component myproject_dense_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_98u_config11_s_outidx_ROM_Abek.
INFO-FLOW: Append model myproject_dense_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_98u_config11_s_outidx_ROM_Abek
INFO-FLOW: Found component myproject_dense_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_98u_config11_s_w11_V_ROM_AUbfk.
INFO-FLOW: Append model myproject_dense_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_98u_config11_s_w11_V_ROM_AUbfk
INFO-FLOW: Handling components in module [relu_array_ap_fixed_98u_array_ap_ufixed_8_2_4_0_0_98u_relu_config13_s] ... 
Execute         source /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_98u_array_ap_ufixed_8_2_4_0_0_98u_relu_config13_s.compgen.tcl 
INFO-FLOW: Handling components in module [dense_array_ap_ufixed_98u_array_ap_fixed_8_2_5_3_0_52u_config14_s] ... 
Execute         source /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/dense_array_ap_ufixed_98u_array_ap_fixed_8_2_5_3_0_52u_config14_s.compgen.tcl 
INFO-FLOW: Found component myproject_mux_987_8_1_1.
INFO-FLOW: Append model myproject_mux_987_8_1_1
INFO-FLOW: Found component myproject_mul_8ns_6s_13_1_1.
INFO-FLOW: Append model myproject_mul_8ns_6s_13_1_1
INFO-FLOW: Found component myproject_dense_array_ap_ufixed_98u_array_ap_fixed_8_2_5_3_0_52u_config14_s_w14_V_ROM_Abgk.
INFO-FLOW: Append model myproject_dense_array_ap_ufixed_98u_array_ap_fixed_8_2_5_3_0_52u_config14_s_w14_V_ROM_Abgk
INFO-FLOW: Handling components in module [relu_array_ap_fixed_52u_array_ap_ufixed_8_2_4_0_0_52u_relu_config16_s] ... 
Execute         source /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_52u_array_ap_ufixed_8_2_4_0_0_52u_relu_config16_s.compgen.tcl 
INFO-FLOW: Handling components in module [dense_array_ap_ufixed_52u_array_ap_fixed_8_2_5_3_0_5u_config17_s] ... 
Execute         source /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/dense_array_ap_ufixed_52u_array_ap_fixed_8_2_5_3_0_5u_config17_s.compgen.tcl 
INFO-FLOW: Found component myproject_mux_265_8_1_1.
INFO-FLOW: Append model myproject_mux_265_8_1_1
INFO-FLOW: Found component myproject_mul_8ns_7s_13_1_1.
INFO-FLOW: Append model myproject_mul_8ns_7s_13_1_1
INFO-FLOW: Found component myproject_dense_array_ap_ufixed_52u_array_ap_fixed_8_2_5_3_0_5u_config17_s_w17_V_ROM_AUbhl.
INFO-FLOW: Append model myproject_dense_array_ap_ufixed_52u_array_ap_fixed_8_2_5_3_0_5u_config17_s_w17_V_ROM_AUbhl
INFO-FLOW: Found component myproject_regslice_both.
INFO-FLOW: Append model myproject_regslice_both
INFO-FLOW: Handling components in module [myproject] ... 
Execute         source /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: Found component myproject_fifo_w48_d1936_A.
INFO-FLOW: Append model myproject_fifo_w48_d1936_A
INFO-FLOW: Found component myproject_fifo_w48_d1936_A.
INFO-FLOW: Append model myproject_fifo_w48_d1936_A
INFO-FLOW: Found component myproject_fifo_w48_d121_A.
INFO-FLOW: Append model myproject_fifo_w48_d121_A
INFO-FLOW: Found component myproject_fifo_w128_d49_A.
INFO-FLOW: Append model myproject_fifo_w128_d49_A
INFO-FLOW: Found component myproject_fifo_w128_d49_A.
INFO-FLOW: Append model myproject_fifo_w128_d49_A
INFO-FLOW: Found component myproject_fifo_w128_d9_A.
INFO-FLOW: Append model myproject_fifo_w128_d9_A
INFO-FLOW: Found component myproject_fifo_w784_d1_S.
INFO-FLOW: Append model myproject_fifo_w784_d1_S
INFO-FLOW: Found component myproject_fifo_w784_d1_S.
INFO-FLOW: Append model myproject_fifo_w784_d1_S
INFO-FLOW: Found component myproject_fifo_w416_d1_S.
INFO-FLOW: Append model myproject_fifo_w416_d1_S
INFO-FLOW: Found component myproject_fifo_w416_d1_S.
INFO-FLOW: Append model myproject_fifo_w416_d1_S
INFO-FLOW: Found component myproject_start_for_relu_array_ap_fixed_6u_array_ap_ufixed_8_2_4_0_0_6u_relu_config4_U0.
INFO-FLOW: Append model myproject_start_for_relu_array_ap_fixed_6u_array_ap_ufixed_8_2_4_0_0_6u_relu_config4_U0
INFO-FLOW: Found component myproject_start_for_pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_6u_config5bil.
INFO-FLOW: Append model myproject_start_for_pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_6u_config5bil
INFO-FLOW: Found component myproject_start_for_conv_2d_cl_array_ap_fixed_6u_array_ap_fixed_8_2_5_3_0_16u_config6_U0.
INFO-FLOW: Append model myproject_start_for_conv_2d_cl_array_ap_fixed_6u_array_ap_fixed_8_2_5_3_0_16u_config6_U0
INFO-FLOW: Found component myproject_start_for_relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config8_U0.
INFO-FLOW: Append model myproject_start_for_relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config8_U0
INFO-FLOW: Found component myproject_start_for_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_16u_config9_U0.
INFO-FLOW: Append model myproject_start_for_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_16u_config9_U0
INFO-FLOW: Found component myproject_start_for_dense_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_98u_config11_U0.
INFO-FLOW: Append model myproject_start_for_dense_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_98u_config11_U0
INFO-FLOW: Found component myproject_start_for_relu_array_ap_fixed_98u_array_ap_ufixed_8_2_4_0_0_98u_relu_config13bjl.
INFO-FLOW: Append model myproject_start_for_relu_array_ap_fixed_98u_array_ap_ufixed_8_2_4_0_0_98u_relu_config13bjl
INFO-FLOW: Found component myproject_start_for_dense_array_ap_ufixed_98u_array_ap_fixed_8_2_5_3_0_52u_config14_U0.
INFO-FLOW: Append model myproject_start_for_dense_array_ap_ufixed_98u_array_ap_fixed_8_2_5_3_0_52u_config14_U0
INFO-FLOW: Found component myproject_start_for_relu_array_ap_fixed_52u_array_ap_ufixed_8_2_4_0_0_52u_relu_config16bkl.
INFO-FLOW: Append model myproject_start_for_relu_array_ap_fixed_52u_array_ap_ufixed_8_2_4_0_0_52u_relu_config16bkl
INFO-FLOW: Found component myproject_start_for_dense_array_ap_ufixed_52u_array_ap_fixed_8_2_5_3_0_5u_config17_U0.
INFO-FLOW: Append model myproject_start_for_dense_array_ap_ufixed_52u_array_ap_fixed_8_2_5_3_0_5u_config17_U0
INFO-FLOW: Append model shift_line_buffer_array_ap_fixed_8_2_5_3_0_1u_config2_s
INFO-FLOW: Append model dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s
INFO-FLOW: Append model compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_6u_config2_s
INFO-FLOW: Append model conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_6u_config2_s
INFO-FLOW: Append model relu_array_ap_fixed_6u_array_ap_ufixed_8_2_4_0_0_6u_relu_config4_s
INFO-FLOW: Append model pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_6u_config5_s
INFO-FLOW: Append model shift_line_buffer_array_ap_fixed_8_2_5_3_0_6u_config6_s
INFO-FLOW: Append model dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s
INFO-FLOW: Append model compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s
INFO-FLOW: Append model conv_2d_cl_array_ap_fixed_6u_array_ap_fixed_8_2_5_3_0_16u_config6_s
INFO-FLOW: Append model relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config8_s
INFO-FLOW: Append model pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_16u_config9_s
INFO-FLOW: Append model dense_array_array_ap_fixed_8_2_5_3_0_98u_config11_Pipeline_DataPrepare
INFO-FLOW: Append model dense_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_98u_config11_s
INFO-FLOW: Append model relu_array_ap_fixed_98u_array_ap_ufixed_8_2_4_0_0_98u_relu_config13_s
INFO-FLOW: Append model dense_array_ap_ufixed_98u_array_ap_fixed_8_2_5_3_0_52u_config14_s
INFO-FLOW: Append model relu_array_ap_fixed_52u_array_ap_ufixed_8_2_4_0_0_52u_relu_config16_s
INFO-FLOW: Append model dense_array_ap_ufixed_52u_array_ap_fixed_8_2_5_3_0_5u_config17_s
INFO-FLOW: Append model myproject
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_1u_config2_s_void_conv_2d_buffer_rbkb myproject_mux_255_8_1_1 myproject_mul_8s_5s_13_1_1 myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s_outidx_1_fYi myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s_w2_V_ROM_g8j myproject_flow_control_loop_pipe_no_ap_cont myproject_regslice_both myproject_flow_control_loop_pipe myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_6u_config5_s_p_ZZN4nhbi myproject_flow_control_loop_pipe myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_6u_config6_s_p_ZZN4nnet26conv_2d_bzec myproject_mux_1508_8_1_1 myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_w6_V_ROM_Xh4 myproject_flow_control_loop_pipe_no_ap_cont myproject_flow_control_loop_pipe myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_16u_config9_s_void_pooling2d_cl_sYie myproject_flow_control_loop_pipe myproject_flow_control_loop_pipe_sequential_init myproject_mux_1448_8_1_1 myproject_mul_8s_6s_13_1_1 myproject_dense_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_98u_config11_s_outidx_ROM_Abek myproject_dense_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_98u_config11_s_w11_V_ROM_AUbfk myproject_mux_987_8_1_1 myproject_mul_8ns_6s_13_1_1 myproject_dense_array_ap_ufixed_98u_array_ap_fixed_8_2_5_3_0_52u_config14_s_w14_V_ROM_Abgk myproject_mux_265_8_1_1 myproject_mul_8ns_7s_13_1_1 myproject_dense_array_ap_ufixed_52u_array_ap_fixed_8_2_5_3_0_5u_config17_s_w17_V_ROM_AUbhl myproject_regslice_both myproject_fifo_w48_d1936_A myproject_fifo_w48_d1936_A myproject_fifo_w48_d121_A myproject_fifo_w128_d49_A myproject_fifo_w128_d49_A myproject_fifo_w128_d9_A myproject_fifo_w784_d1_S myproject_fifo_w784_d1_S myproject_fifo_w416_d1_S myproject_fifo_w416_d1_S myproject_start_for_relu_array_ap_fixed_6u_array_ap_ufixed_8_2_4_0_0_6u_relu_config4_U0 myproject_start_for_pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_6u_config5bil myproject_start_for_conv_2d_cl_array_ap_fixed_6u_array_ap_fixed_8_2_5_3_0_16u_config6_U0 myproject_start_for_relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config8_U0 myproject_start_for_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_16u_config9_U0 myproject_start_for_dense_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_98u_config11_U0 myproject_start_for_relu_array_ap_fixed_98u_array_ap_ufixed_8_2_4_0_0_98u_relu_config13bjl myproject_start_for_dense_array_ap_ufixed_98u_array_ap_fixed_8_2_5_3_0_52u_config14_U0 myproject_start_for_relu_array_ap_fixed_52u_array_ap_ufixed_8_2_4_0_0_52u_relu_config16bkl myproject_start_for_dense_array_ap_ufixed_52u_array_ap_fixed_8_2_5_3_0_5u_config17_U0 shift_line_buffer_array_ap_fixed_8_2_5_3_0_1u_config2_s dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_6u_config2_s conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_6u_config2_s relu_array_ap_fixed_6u_array_ap_ufixed_8_2_4_0_0_6u_relu_config4_s pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_6u_config5_s shift_line_buffer_array_ap_fixed_8_2_5_3_0_6u_config6_s dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s conv_2d_cl_array_ap_fixed_6u_array_ap_fixed_8_2_5_3_0_16u_config6_s relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config8_s pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_16u_config9_s dense_array_array_ap_fixed_8_2_5_3_0_98u_config11_Pipeline_DataPrepare dense_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_98u_config11_s relu_array_ap_fixed_98u_array_ap_ufixed_8_2_4_0_0_98u_relu_config13_s dense_array_ap_ufixed_98u_array_ap_fixed_8_2_5_3_0_52u_config14_s relu_array_ap_fixed_52u_array_ap_ufixed_8_2_4_0_0_52u_relu_config16_s dense_array_ap_ufixed_52u_array_ap_fixed_8_2_5_3_0_5u_config17_s myproject
INFO-FLOW: Generating /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_1u_config2_s_void_conv_2d_buffer_rbkb
INFO-FLOW: To file: write model myproject_mux_255_8_1_1
INFO-FLOW: To file: write model myproject_mul_8s_5s_13_1_1
INFO-FLOW: To file: write model myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s_outidx_1_fYi
INFO-FLOW: To file: write model myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s_w2_V_ROM_g8j
INFO-FLOW: To file: write model myproject_flow_control_loop_pipe_no_ap_cont
INFO-FLOW: To file: write model myproject_regslice_both
INFO-FLOW: To file: write model myproject_flow_control_loop_pipe
INFO-FLOW: To file: write model myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_6u_config5_s_p_ZZN4nhbi
INFO-FLOW: To file: write model myproject_flow_control_loop_pipe
INFO-FLOW: To file: write model myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_6u_config6_s_p_ZZN4nnet26conv_2d_bzec
INFO-FLOW: To file: write model myproject_mux_1508_8_1_1
INFO-FLOW: To file: write model myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_w6_V_ROM_Xh4
INFO-FLOW: To file: write model myproject_flow_control_loop_pipe_no_ap_cont
INFO-FLOW: To file: write model myproject_flow_control_loop_pipe
INFO-FLOW: To file: write model myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_16u_config9_s_void_pooling2d_cl_sYie
INFO-FLOW: To file: write model myproject_flow_control_loop_pipe
INFO-FLOW: To file: write model myproject_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model myproject_mux_1448_8_1_1
INFO-FLOW: To file: write model myproject_mul_8s_6s_13_1_1
INFO-FLOW: To file: write model myproject_dense_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_98u_config11_s_outidx_ROM_Abek
INFO-FLOW: To file: write model myproject_dense_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_98u_config11_s_w11_V_ROM_AUbfk
INFO-FLOW: To file: write model myproject_mux_987_8_1_1
INFO-FLOW: To file: write model myproject_mul_8ns_6s_13_1_1
INFO-FLOW: To file: write model myproject_dense_array_ap_ufixed_98u_array_ap_fixed_8_2_5_3_0_52u_config14_s_w14_V_ROM_Abgk
INFO-FLOW: To file: write model myproject_mux_265_8_1_1
INFO-FLOW: To file: write model myproject_mul_8ns_7s_13_1_1
INFO-FLOW: To file: write model myproject_dense_array_ap_ufixed_52u_array_ap_fixed_8_2_5_3_0_5u_config17_s_w17_V_ROM_AUbhl
INFO-FLOW: To file: write model myproject_regslice_both
INFO-FLOW: To file: write model myproject_fifo_w48_d1936_A
INFO-FLOW: To file: write model myproject_fifo_w48_d1936_A
INFO-FLOW: To file: write model myproject_fifo_w48_d121_A
INFO-FLOW: To file: write model myproject_fifo_w128_d49_A
INFO-FLOW: To file: write model myproject_fifo_w128_d49_A
INFO-FLOW: To file: write model myproject_fifo_w128_d9_A
INFO-FLOW: To file: write model myproject_fifo_w784_d1_S
INFO-FLOW: To file: write model myproject_fifo_w784_d1_S
INFO-FLOW: To file: write model myproject_fifo_w416_d1_S
INFO-FLOW: To file: write model myproject_fifo_w416_d1_S
INFO-FLOW: To file: write model myproject_start_for_relu_array_ap_fixed_6u_array_ap_ufixed_8_2_4_0_0_6u_relu_config4_U0
INFO-FLOW: To file: write model myproject_start_for_pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_6u_config5bil
INFO-FLOW: To file: write model myproject_start_for_conv_2d_cl_array_ap_fixed_6u_array_ap_fixed_8_2_5_3_0_16u_config6_U0
INFO-FLOW: To file: write model myproject_start_for_relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config8_U0
INFO-FLOW: To file: write model myproject_start_for_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_16u_config9_U0
INFO-FLOW: To file: write model myproject_start_for_dense_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_98u_config11_U0
INFO-FLOW: To file: write model myproject_start_for_relu_array_ap_fixed_98u_array_ap_ufixed_8_2_4_0_0_98u_relu_config13bjl
INFO-FLOW: To file: write model myproject_start_for_dense_array_ap_ufixed_98u_array_ap_fixed_8_2_5_3_0_52u_config14_U0
INFO-FLOW: To file: write model myproject_start_for_relu_array_ap_fixed_52u_array_ap_ufixed_8_2_4_0_0_52u_relu_config16bkl
INFO-FLOW: To file: write model myproject_start_for_dense_array_ap_ufixed_52u_array_ap_fixed_8_2_5_3_0_5u_config17_U0
INFO-FLOW: To file: write model shift_line_buffer_array_ap_fixed_8_2_5_3_0_1u_config2_s
INFO-FLOW: To file: write model dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s
INFO-FLOW: To file: write model compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_6u_config2_s
INFO-FLOW: To file: write model conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_6u_config2_s
INFO-FLOW: To file: write model relu_array_ap_fixed_6u_array_ap_ufixed_8_2_4_0_0_6u_relu_config4_s
INFO-FLOW: To file: write model pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_6u_config5_s
INFO-FLOW: To file: write model shift_line_buffer_array_ap_fixed_8_2_5_3_0_6u_config6_s
INFO-FLOW: To file: write model dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s
INFO-FLOW: To file: write model compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s
INFO-FLOW: To file: write model conv_2d_cl_array_ap_fixed_6u_array_ap_fixed_8_2_5_3_0_16u_config6_s
INFO-FLOW: To file: write model relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config8_s
INFO-FLOW: To file: write model pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_16u_config9_s
INFO-FLOW: To file: write model dense_array_array_ap_fixed_8_2_5_3_0_98u_config11_Pipeline_DataPrepare
INFO-FLOW: To file: write model dense_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_98u_config11_s
INFO-FLOW: To file: write model relu_array_ap_fixed_98u_array_ap_ufixed_8_2_4_0_0_98u_relu_config13_s
INFO-FLOW: To file: write model dense_array_ap_ufixed_98u_array_ap_fixed_8_2_5_3_0_52u_config14_s
INFO-FLOW: To file: write model relu_array_ap_fixed_52u_array_ap_ufixed_8_2_4_0_0_52u_relu_config16_s
INFO-FLOW: To file: write model dense_array_ap_ufixed_52u_array_ap_fixed_8_2_5_3_0_5u_config17_s
INFO-FLOW: To file: write model myproject
INFO-FLOW: Generating /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/vhdl' dstVlogDir='/home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/vlog' tclDir='/home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db' modelList='myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_1u_config2_s_void_conv_2d_buffer_rbkb
myproject_mux_255_8_1_1
myproject_mul_8s_5s_13_1_1
myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s_outidx_1_fYi
myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s_w2_V_ROM_g8j
myproject_flow_control_loop_pipe_no_ap_cont
myproject_regslice_both
myproject_flow_control_loop_pipe
myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_6u_config5_s_p_ZZN4nhbi
myproject_flow_control_loop_pipe
myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_6u_config6_s_p_ZZN4nnet26conv_2d_bzec
myproject_mux_1508_8_1_1
myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_w6_V_ROM_Xh4
myproject_flow_control_loop_pipe_no_ap_cont
myproject_flow_control_loop_pipe
myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_16u_config9_s_void_pooling2d_cl_sYie
myproject_flow_control_loop_pipe
myproject_flow_control_loop_pipe_sequential_init
myproject_mux_1448_8_1_1
myproject_mul_8s_6s_13_1_1
myproject_dense_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_98u_config11_s_outidx_ROM_Abek
myproject_dense_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_98u_config11_s_w11_V_ROM_AUbfk
myproject_mux_987_8_1_1
myproject_mul_8ns_6s_13_1_1
myproject_dense_array_ap_ufixed_98u_array_ap_fixed_8_2_5_3_0_52u_config14_s_w14_V_ROM_Abgk
myproject_mux_265_8_1_1
myproject_mul_8ns_7s_13_1_1
myproject_dense_array_ap_ufixed_52u_array_ap_fixed_8_2_5_3_0_5u_config17_s_w17_V_ROM_AUbhl
myproject_regslice_both
myproject_fifo_w48_d1936_A
myproject_fifo_w48_d1936_A
myproject_fifo_w48_d121_A
myproject_fifo_w128_d49_A
myproject_fifo_w128_d49_A
myproject_fifo_w128_d9_A
myproject_fifo_w784_d1_S
myproject_fifo_w784_d1_S
myproject_fifo_w416_d1_S
myproject_fifo_w416_d1_S
myproject_start_for_relu_array_ap_fixed_6u_array_ap_ufixed_8_2_4_0_0_6u_relu_config4_U0
myproject_start_for_pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_6u_config5bil
myproject_start_for_conv_2d_cl_array_ap_fixed_6u_array_ap_fixed_8_2_5_3_0_16u_config6_U0
myproject_start_for_relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config8_U0
myproject_start_for_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_16u_config9_U0
myproject_start_for_dense_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_98u_config11_U0
myproject_start_for_relu_array_ap_fixed_98u_array_ap_ufixed_8_2_4_0_0_98u_relu_config13bjl
myproject_start_for_dense_array_ap_ufixed_98u_array_ap_fixed_8_2_5_3_0_52u_config14_U0
myproject_start_for_relu_array_ap_fixed_52u_array_ap_ufixed_8_2_4_0_0_52u_relu_config16bkl
myproject_start_for_dense_array_ap_ufixed_52u_array_ap_fixed_8_2_5_3_0_5u_config17_U0
shift_line_buffer_array_ap_fixed_8_2_5_3_0_1u_config2_s
dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s
compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_6u_config2_s
conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_6u_config2_s
relu_array_ap_fixed_6u_array_ap_ufixed_8_2_4_0_0_6u_relu_config4_s
pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_6u_config5_s
shift_line_buffer_array_ap_fixed_8_2_5_3_0_6u_config6_s
dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s
compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s
conv_2d_cl_array_ap_fixed_6u_array_ap_fixed_8_2_5_3_0_16u_config6_s
relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config8_s
pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_16u_config9_s
dense_array_array_ap_fixed_8_2_5_3_0_98u_config11_Pipeline_DataPrepare
dense_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_98u_config11_s
relu_array_ap_fixed_98u_array_ap_ufixed_8_2_4_0_0_98u_relu_config13_s
dense_array_ap_ufixed_98u_array_ap_fixed_8_2_5_3_0_52u_config14_s
relu_array_ap_fixed_52u_array_ap_ufixed_8_2_4_0_0_52u_relu_config16_s
dense_array_ap_ufixed_52u_array_ap_fixed_8_2_5_3_0_5u_config17_s
myproject
' expOnly='0'
Execute         source /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcku035-fbva676-2-e -data names -quiet 
Execute         ap_part_info -name xcku035-fbva676-2-e -data info -quiet 
Execute         source /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_8_2_5_3_0_1u_config2_s.compgen.tcl 
Execute         source /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s.compgen.tcl 
Execute           ap_part_info -name xcku035-fbva676-2-e -data names -quiet 
Execute           ap_part_info -name xcku035-fbva676-2-e -data info -quiet 
Execute         source /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_6u_config2_s.compgen.tcl 
Execute         source /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_6u_config2_s.compgen.tcl 
Execute         source /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_6u_array_ap_ufixed_8_2_4_0_0_6u_relu_config4_s.compgen.tcl 
Execute         source /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_6u_config5_s.compgen.tcl 
Execute         source /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_8_2_5_3_0_6u_config6_s.compgen.tcl 
Execute         source /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s.compgen.tcl 
Execute           ap_part_info -name xcku035-fbva676-2-e -data names -quiet 
Execute           ap_part_info -name xcku035-fbva676-2-e -data info -quiet 
Execute         source /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s.compgen.tcl 
Execute         source /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_6u_array_ap_fixed_8_2_5_3_0_16u_config6_s.compgen.tcl 
Execute         source /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config8_s.compgen.tcl 
Execute         source /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_16u_config9_s.compgen.tcl 
Execute         source /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_8_2_5_3_0_98u_config11_Pipeline_DataPrepare.compgen.tcl 
Execute         source /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_98u_config11_s.compgen.tcl 
Execute           ap_part_info -name xcku035-fbva676-2-e -data names -quiet 
Execute           ap_part_info -name xcku035-fbva676-2-e -data info -quiet 
Execute         source /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_98u_array_ap_ufixed_8_2_4_0_0_98u_relu_config13_s.compgen.tcl 
Execute         source /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/dense_array_ap_ufixed_98u_array_ap_fixed_8_2_5_3_0_52u_config14_s.compgen.tcl 
Execute           ap_part_info -name xcku035-fbva676-2-e -data names -quiet 
Execute           ap_part_info -name xcku035-fbva676-2-e -data info -quiet 
Execute         source /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_52u_array_ap_ufixed_8_2_4_0_0_52u_relu_config16_s.compgen.tcl 
Execute         source /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/dense_array_ap_ufixed_52u_array_ap_fixed_8_2_5_3_0_5u_config17_s.compgen.tcl 
Execute           ap_part_info -name xcku035-fbva676-2-e -data names -quiet 
Execute           ap_part_info -name xcku035-fbva676-2-e -data info -quiet 
Execute         source /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3.36 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.41 seconds; current allocated memory: 1.634 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='myproject_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name relu_array_ap_fixed_98u_array_ap_ufixed_8_2_4_0_0_98u_relu_config13_s
INFO-FLOW: No bind nodes found for module_name relu_array_ap_fixed_52u_array_ap_ufixed_8_2_4_0_0_52u_relu_config16_s
INFO-FLOW: Done: create_csynth_xml bind info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_1u_config2_s_void_conv_2d_buffer_rbkb
myproject_mux_255_8_1_1
myproject_mul_8s_5s_13_1_1
myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s_outidx_1_fYi
myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s_w2_V_ROM_g8j
myproject_flow_control_loop_pipe_no_ap_cont
myproject_regslice_both
myproject_flow_control_loop_pipe
myproject_pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_6u_config5_s_p_ZZN4nhbi
myproject_flow_control_loop_pipe
myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_6u_config6_s_p_ZZN4nnet26conv_2d_bzec
myproject_mux_1508_8_1_1
myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_w6_V_ROM_Xh4
myproject_flow_control_loop_pipe_no_ap_cont
myproject_flow_control_loop_pipe
myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_16u_config9_s_void_pooling2d_cl_sYie
myproject_flow_control_loop_pipe
myproject_flow_control_loop_pipe_sequential_init
myproject_mux_1448_8_1_1
myproject_mul_8s_6s_13_1_1
myproject_dense_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_98u_config11_s_outidx_ROM_Abek
myproject_dense_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_98u_config11_s_w11_V_ROM_AUbfk
myproject_mux_987_8_1_1
myproject_mul_8ns_6s_13_1_1
myproject_dense_array_ap_ufixed_98u_array_ap_fixed_8_2_5_3_0_52u_config14_s_w14_V_ROM_Abgk
myproject_mux_265_8_1_1
myproject_mul_8ns_7s_13_1_1
myproject_dense_array_ap_ufixed_52u_array_ap_fixed_8_2_5_3_0_5u_config17_s_w17_V_ROM_AUbhl
myproject_regslice_both
myproject_fifo_w48_d1936_A
myproject_fifo_w48_d1936_A
myproject_fifo_w48_d121_A
myproject_fifo_w128_d49_A
myproject_fifo_w128_d49_A
myproject_fifo_w128_d9_A
myproject_fifo_w784_d1_S
myproject_fifo_w784_d1_S
myproject_fifo_w416_d1_S
myproject_fifo_w416_d1_S
myproject_start_for_relu_array_ap_fixed_6u_array_ap_ufixed_8_2_4_0_0_6u_relu_config4_U0
myproject_start_for_pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_6u_config5bil
myproject_start_for_conv_2d_cl_array_ap_fixed_6u_array_ap_fixed_8_2_5_3_0_16u_config6_U0
myproject_start_for_relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config8_U0
myproject_start_for_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_16u_config9_U0
myproject_start_for_dense_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_98u_config11_U0
myproject_start_for_relu_array_ap_fixed_98u_array_ap_ufixed_8_2_4_0_0_98u_relu_config13bjl
myproject_start_for_dense_array_ap_ufixed_98u_array_ap_fixed_8_2_5_3_0_52u_config14_U0
myproject_start_for_relu_array_ap_fixed_52u_array_ap_ufixed_8_2_4_0_0_52u_relu_config16bkl
myproject_start_for_dense_array_ap_ufixed_52u_array_ap_fixed_8_2_5_3_0_5u_config17_U0
shift_line_buffer_array_ap_fixed_8_2_5_3_0_1u_config2_s
dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s
compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_6u_config2_s
conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_6u_config2_s
relu_array_ap_fixed_6u_array_ap_ufixed_8_2_4_0_0_6u_relu_config4_s
pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_6u_config5_s
shift_line_buffer_array_ap_fixed_8_2_5_3_0_6u_config6_s
dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s
compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s
conv_2d_cl_array_ap_fixed_6u_array_ap_fixed_8_2_5_3_0_16u_config6_s
relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config8_s
pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_16u_config9_s
dense_array_array_ap_fixed_8_2_5_3_0_98u_config11_Pipeline_DataPrepare
dense_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_98u_config11_s
relu_array_ap_fixed_98u_array_ap_ufixed_8_2_4_0_0_98u_relu_config13_s
dense_array_ap_ufixed_98u_array_ap_fixed_8_2_5_3_0_52u_config14_s
relu_array_ap_fixed_52u_array_ap_ufixed_8_2_4_0_0_52u_relu_config16_s
dense_array_ap_ufixed_52u_array_ap_fixed_8_2_5_3_0_5u_config17_s
myproject
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/top-io-be.tcl 
Execute         source /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/myproject.compgen.dataonly.tcl 
Execute         source /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_8_2_5_3_0_1u_config2_s.tbgen.tcl 
Execute         source /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s.tbgen.tcl 
Execute         source /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_6u_config2_s.tbgen.tcl 
Execute         source /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_6u_config2_s.tbgen.tcl 
Execute         source /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_6u_array_ap_ufixed_8_2_4_0_0_6u_relu_config4_s.tbgen.tcl 
Execute         source /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_6u_config5_s.tbgen.tcl 
Execute         source /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_8_2_5_3_0_6u_config6_s.tbgen.tcl 
Execute         source /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s.tbgen.tcl 
Execute         source /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s.tbgen.tcl 
Execute         source /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_6u_array_ap_fixed_8_2_5_3_0_16u_config6_s.tbgen.tcl 
Execute         source /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config8_s.tbgen.tcl 
Execute         source /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_16u_config9_s.tbgen.tcl 
Execute         source /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/dense_array_array_ap_fixed_8_2_5_3_0_98u_config11_Pipeline_DataPrepare.tbgen.tcl 
Execute         source /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_98u_config11_s.tbgen.tcl 
Execute         source /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_98u_array_ap_ufixed_8_2_4_0_0_98u_relu_config13_s.tbgen.tcl 
Execute         source /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/dense_array_ap_ufixed_98u_array_ap_fixed_8_2_5_3_0_52u_config14_s.tbgen.tcl 
Execute         source /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_52u_array_ap_ufixed_8_2_4_0_0_52u_relu_config16_s.tbgen.tcl 
Execute         source /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/dense_array_ap_ufixed_52u_array_ap_fixed_8_2_5_3_0_5u_config17_s.tbgen.tcl 
Execute         source /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcku035-fbva676-2-e -data names -quiet 
Execute         ap_part_info -name xcku035-fbva676-2-e -data info -quiet 
Execute         source /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute         sc_get_clocks myproject 
Execute         source /home/mattwilk/8bit6fractional/RHEED_hls/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} report_dict {TOPINST myproject MODULE2INSTS {myproject myproject conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_6u_config2_s conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_6u_config2_U0 compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_6u_config2_s grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_6u_config2_s_fu_120 shift_line_buffer_array_ap_fixed_8_2_5_3_0_1u_config2_s call_ln286_shift_line_buffer_array_ap_fixed_8_2_5_3_0_1u_config2_s_fu_131 dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s_fu_195 relu_array_ap_fixed_6u_array_ap_ufixed_8_2_4_0_0_6u_relu_config4_s relu_array_ap_fixed_6u_array_ap_ufixed_8_2_4_0_0_6u_relu_config4_U0 pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_6u_config5_s pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_6u_config5_U0 conv_2d_cl_array_ap_fixed_6u_array_ap_fixed_8_2_5_3_0_16u_config6_s conv_2d_cl_array_ap_fixed_6u_array_ap_fixed_8_2_5_3_0_16u_config6_U0 compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_426 shift_line_buffer_array_ap_fixed_8_2_5_3_0_6u_config6_s call_ln286_shift_line_buffer_array_ap_fixed_8_2_5_3_0_6u_config6_s_fu_459 dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_823 relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config8_s relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config8_U0 pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_16u_config9_s pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_16u_config9_U0 dense_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_98u_config11_s dense_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_98u_config11_U0 dense_array_array_ap_fixed_8_2_5_3_0_98u_config11_Pipeline_DataPrepare grp_dense_array_array_ap_fixed_8_2_5_3_0_98u_config11_Pipeline_DataPrepare_fu_6768 relu_array_ap_fixed_98u_array_ap_ufixed_8_2_4_0_0_98u_relu_config13_s relu_array_ap_fixed_98u_array_ap_ufixed_8_2_4_0_0_98u_relu_config13_U0 dense_array_ap_ufixed_98u_array_ap_fixed_8_2_5_3_0_52u_config14_s dense_array_ap_ufixed_98u_array_ap_fixed_8_2_5_3_0_52u_config14_U0 relu_array_ap_fixed_52u_array_ap_ufixed_8_2_4_0_0_52u_relu_config16_s relu_array_ap_fixed_52u_array_ap_ufixed_8_2_4_0_0_52u_relu_config16_U0 dense_array_ap_ufixed_52u_array_ap_fixed_8_2_5_3_0_5u_config17_s dense_array_ap_ufixed_52u_array_ap_fixed_8_2_5_3_0_5u_config17_U0} INST2MODULE {myproject myproject conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_6u_config2_U0 conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_6u_config2_s grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_6u_config2_s_fu_120 compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_6u_config2_s call_ln286_shift_line_buffer_array_ap_fixed_8_2_5_3_0_1u_config2_s_fu_131 shift_line_buffer_array_ap_fixed_8_2_5_3_0_1u_config2_s grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s_fu_195 dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s relu_array_ap_fixed_6u_array_ap_ufixed_8_2_4_0_0_6u_relu_config4_U0 relu_array_ap_fixed_6u_array_ap_ufixed_8_2_4_0_0_6u_relu_config4_s pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_6u_config5_U0 pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_6u_config5_s conv_2d_cl_array_ap_fixed_6u_array_ap_fixed_8_2_5_3_0_16u_config6_U0 conv_2d_cl_array_ap_fixed_6u_array_ap_fixed_8_2_5_3_0_16u_config6_s grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_426 compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s call_ln286_shift_line_buffer_array_ap_fixed_8_2_5_3_0_6u_config6_s_fu_459 shift_line_buffer_array_ap_fixed_8_2_5_3_0_6u_config6_s grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_823 dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config8_U0 relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config8_s pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_16u_config9_U0 pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_16u_config9_s dense_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_98u_config11_U0 dense_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_98u_config11_s grp_dense_array_array_ap_fixed_8_2_5_3_0_98u_config11_Pipeline_DataPrepare_fu_6768 dense_array_array_ap_fixed_8_2_5_3_0_98u_config11_Pipeline_DataPrepare relu_array_ap_fixed_98u_array_ap_ufixed_8_2_4_0_0_98u_relu_config13_U0 relu_array_ap_fixed_98u_array_ap_ufixed_8_2_4_0_0_98u_relu_config13_s dense_array_ap_ufixed_98u_array_ap_fixed_8_2_5_3_0_52u_config14_U0 dense_array_ap_ufixed_98u_array_ap_fixed_8_2_5_3_0_52u_config14_s relu_array_ap_fixed_52u_array_ap_ufixed_8_2_4_0_0_52u_relu_config16_U0 relu_array_ap_fixed_52u_array_ap_ufixed_8_2_4_0_0_52u_relu_config16_s dense_array_ap_ufixed_52u_array_ap_fixed_8_2_5_3_0_5u_config17_U0 dense_array_ap_ufixed_52u_array_ap_fixed_8_2_5_3_0_5u_config17_s} INSTDATA {myproject {DEPTH 1 CHILDREN {conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_6u_config2_U0 relu_array_ap_fixed_6u_array_ap_ufixed_8_2_4_0_0_6u_relu_config4_U0 pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_6u_config5_U0 conv_2d_cl_array_ap_fixed_6u_array_ap_fixed_8_2_5_3_0_16u_config6_U0 relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config8_U0 pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_16u_config9_U0 dense_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_98u_config11_U0 relu_array_ap_fixed_98u_array_ap_ufixed_8_2_4_0_0_98u_relu_config13_U0 dense_array_ap_ufixed_98u_array_ap_fixed_8_2_5_3_0_52u_config14_U0 relu_array_ap_fixed_52u_array_ap_ufixed_8_2_4_0_0_52u_relu_config16_U0 dense_array_ap_ufixed_52u_array_ap_fixed_8_2_5_3_0_5u_config17_U0}} conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_6u_config2_U0 {DEPTH 2 CHILDREN grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_6u_config2_s_fu_120} grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_6u_config2_s_fu_120 {DEPTH 3 CHILDREN {call_ln286_shift_line_buffer_array_ap_fixed_8_2_5_3_0_1u_config2_s_fu_131 grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s_fu_195}} call_ln286_shift_line_buffer_array_ap_fixed_8_2_5_3_0_1u_config2_s_fu_131 {DEPTH 4 CHILDREN {}} grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s_fu_195 {DEPTH 4 CHILDREN {}} relu_array_ap_fixed_6u_array_ap_ufixed_8_2_4_0_0_6u_relu_config4_U0 {DEPTH 2 CHILDREN {}} pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_6u_config5_U0 {DEPTH 2 CHILDREN {}} conv_2d_cl_array_ap_fixed_6u_array_ap_fixed_8_2_5_3_0_16u_config6_U0 {DEPTH 2 CHILDREN grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_426} grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s_fu_426 {DEPTH 3 CHILDREN {call_ln286_shift_line_buffer_array_ap_fixed_8_2_5_3_0_6u_config6_s_fu_459 grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_823}} call_ln286_shift_line_buffer_array_ap_fixed_8_2_5_3_0_6u_config6_s_fu_459 {DEPTH 4 CHILDREN {}} grp_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s_fu_823 {DEPTH 4 CHILDREN {}} relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config8_U0 {DEPTH 2 CHILDREN {}} pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_16u_config9_U0 {DEPTH 2 CHILDREN {}} dense_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_98u_config11_U0 {DEPTH 2 CHILDREN grp_dense_array_array_ap_fixed_8_2_5_3_0_98u_config11_Pipeline_DataPrepare_fu_6768} grp_dense_array_array_ap_fixed_8_2_5_3_0_98u_config11_Pipeline_DataPrepare_fu_6768 {DEPTH 3 CHILDREN {}} relu_array_ap_fixed_98u_array_ap_ufixed_8_2_4_0_0_98u_relu_config13_U0 {DEPTH 2 CHILDREN {}} dense_array_ap_ufixed_98u_array_ap_fixed_8_2_5_3_0_52u_config14_U0 {DEPTH 2 CHILDREN {}} relu_array_ap_fixed_52u_array_ap_ufixed_8_2_4_0_0_52u_relu_config16_U0 {DEPTH 2 CHILDREN {}} dense_array_ap_ufixed_52u_array_ap_fixed_8_2_5_3_0_5u_config17_U0 {DEPTH 2 CHILDREN {}}} MODULEDATA {shift_line_buffer_array_ap_fixed_8_2_5_3_0_1u_config2_s {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_3_U SOURCE {} VARIABLE void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_2_U SOURCE {} VARIABLE void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_1_U SOURCE {} VARIABLE void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_U SOURCE {} VARIABLE void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}}} AREA {DSP 0 BRAM 0 URAM 0}} dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_5s_13_1_1_U29 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1420_fu_1197_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1420 VARIABLE sub_ln1420 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME acc_V_8_fu_1239_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE acc_V_8 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_52_fu_1050_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:124 VARIABLE empty_52 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_5s_13_1_1_U30 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_16 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1420_1_fu_1293_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1420 VARIABLE sub_ln1420_1 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME acc_V_10_fu_1335_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE acc_V_10 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_53_fu_1061_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:124 VARIABLE empty_53 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_5s_13_1_1_U31 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_17 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1420_2_fu_1389_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1420 VARIABLE sub_ln1420_2 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME acc_V_13_fu_1431_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE acc_V_13 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME in_index_1_fu_1140_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:140 VARIABLE in_index_1 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ir_fu_1072_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:124 VARIABLE ir LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME outidx_1_U SOURCE {} VARIABLE outidx_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME w2_V_U SOURCE {} VARIABLE w2_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_np}}} AREA {DSP 0 BRAM 0 URAM 0}} compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_6u_config2_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln313_fu_360_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:313 VARIABLE add_ln313 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln328_fu_377_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:328 VARIABLE add_ln328 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln317_fu_407_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:317 VARIABLE add_ln317 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln323_fu_424_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:323 VARIABLE add_ln323 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_6u_config2_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_fu_212_p2 SOURCE firmware/nnet_utils/nnet_conv2d_stream.h:51 VARIABLE add_ln51 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} relu_array_ap_fixed_6u_array_ap_ufixed_8_2_4_0_0_6u_relu_config4_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_2_fu_107_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:41 VARIABLE i_2 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_8_2_5_3_0_6u_config5_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln109_fu_340_p2 SOURCE firmware/nnet_utils/nnet_pooling_stream.h:109 VARIABLE add_ln109 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln76_fu_376_p2 SOURCE firmware/nnet_utils/nnet_pooling_stream.h:76 VARIABLE add_ln76 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln91_fu_402_p2 SOURCE firmware/nnet_utils/nnet_pooling_stream.h:91 VARIABLE add_ln91 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln80_fu_430_p2 SOURCE firmware/nnet_utils/nnet_pooling_stream.h:80 VARIABLE add_ln80 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_fu_671_p2 SOURCE firmware/nnet_utils/nnet_pooling_stream.h:86 VARIABLE add_ln86 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_17_U SOURCE {} VARIABLE p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_11_U SOURCE {} VARIABLE p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_5_U SOURCE {} VARIABLE p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_16_U SOURCE {} VARIABLE p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_10_U SOURCE {} VARIABLE p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_4_U SOURCE {} VARIABLE p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_15_U SOURCE {} VARIABLE p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_9_U SOURCE {} VARIABLE p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_3_U SOURCE {} VARIABLE p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_14_U SOURCE {} VARIABLE p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_8_U SOURCE {} VARIABLE p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_2_U SOURCE {} VARIABLE p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_13_U SOURCE {} VARIABLE p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_7_U SOURCE {} VARIABLE p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_1_U SOURCE {} VARIABLE p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_12_U SOURCE {} VARIABLE p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_6_U SOURCE {} VARIABLE p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_U SOURCE {} VARIABLE p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}}} AREA {DSP 0 BRAM 0 URAM 0}} shift_line_buffer_array_ap_fixed_8_2_5_3_0_6u_config6_s {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_23_U SOURCE {} VARIABLE p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_17_U SOURCE {} VARIABLE p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_11_U SOURCE {} VARIABLE p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_5_U SOURCE {} VARIABLE p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_22_U SOURCE {} VARIABLE p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_16_U SOURCE {} VARIABLE p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_10_U SOURCE {} VARIABLE p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_4_U SOURCE {} VARIABLE p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_21_U SOURCE {} VARIABLE p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_15_U SOURCE {} VARIABLE p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_9_U SOURCE {} VARIABLE p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_3_U SOURCE {} VARIABLE p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_20_U SOURCE {} VARIABLE p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_14_U SOURCE {} VARIABLE p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_8_U SOURCE {} VARIABLE p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_2_U SOURCE {} VARIABLE p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_19_U SOURCE {} VARIABLE p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_13_U SOURCE {} VARIABLE p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_7_U SOURCE {} VARIABLE p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_1_U SOURCE {} VARIABLE p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_18_U SOURCE {} VARIABLE p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_12_U SOURCE {} VARIABLE p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_6_U SOURCE {} VARIABLE p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL_U SOURCE {} VARIABLE p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}}} AREA {DSP 0 BRAM 0 URAM 0}} dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config6_mult_s {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_5s_13_1_1_U229 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_fu_5862_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_36_fu_5349_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_36 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_5s_13_1_1_U230 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_1 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1_fu_5887_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_37_fu_5360_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_37 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_5s_13_1_1_U231 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_2 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_2_fu_5912_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_2 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_38_fu_5371_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_38 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_5s_13_1_1_U232 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_3 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_3_fu_5937_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_3 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_39_fu_5382_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_39 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_5s_13_1_1_U233 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_4 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_4_fu_5962_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_4 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_40_fu_5393_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_40 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_5s_13_1_1_U234 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_5 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_5_fu_5987_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_5 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_41_fu_5404_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_41 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_5s_13_1_1_U235 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_6 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_6_fu_6012_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_6 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_42_fu_5415_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_42 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_5s_13_1_1_U236 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_7 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_7_fu_6037_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_7 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_43_fu_5426_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_43 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_5s_13_1_1_U237 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_8 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_8_fu_6062_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_8 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_44_fu_5437_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_44 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_5s_13_1_1_U238 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_9 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_9_fu_6087_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_9 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_45_fu_5448_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_45 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_5s_13_1_1_U239 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_10 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_10_fu_6112_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_10 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_46_fu_5459_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_46 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_5s_13_1_1_U240 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_11 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_11_fu_6137_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_11 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_47_fu_5474_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_47 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_5s_13_1_1_U241 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_12 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_12_fu_6162_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_12 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_48_fu_5489_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_48 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_5s_13_1_1_U242 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_13 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_13_fu_6187_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_13 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_49_fu_5500_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_49 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_5s_13_1_1_U243 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_14 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_14_fu_6212_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_14 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_50_fu_5511_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_50 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_5s_13_1_1_U244 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_15 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_15_fu_6237_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_15 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME in_index_fu_5522_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE in_index LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME w6_V_U SOURCE {} VARIABLE w6_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage rom_np}}} AREA {DSP 0 BRAM 16 URAM 0}} compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_16u_config6_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln313_fu_1286_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:313 VARIABLE add_ln313 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln328_fu_1303_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:328 VARIABLE add_ln328 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln317_fu_1333_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:317 VARIABLE add_ln317 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln323_fu_1350_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:323 VARIABLE add_ln323 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 16 URAM 0}} conv_2d_cl_array_ap_fixed_6u_array_ap_fixed_8_2_5_3_0_16u_config6_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_fu_810_p2 SOURCE firmware/nnet_utils/nnet_conv2d_stream.h:51 VARIABLE add_ln51 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 16 URAM 0}} relu_array_ap_fixed_16u_array_ap_ufixed_8_2_4_0_0_16u_relu_config8_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_4_fu_167_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:41 VARIABLE i_4 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_16u_config9_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln109_fu_286_p2 SOURCE firmware/nnet_utils/nnet_pooling_stream.h:109 VARIABLE add_ln109 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln76_fu_322_p2 SOURCE firmware/nnet_utils/nnet_pooling_stream.h:76 VARIABLE add_ln76 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln91_fu_348_p2 SOURCE firmware/nnet_utils/nnet_pooling_stream.h:91 VARIABLE add_ln91 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln80_fu_376_p2 SOURCE firmware/nnet_utils/nnet_pooling_stream.h:80 VARIABLE add_ln80 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_fu_1717_p2 SOURCE firmware/nnet_utils/nnet_pooling_stream.h:86 VARIABLE add_ln86 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_9_U SOURCE {} VARIABLE void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_8_U SOURCE {} VARIABLE void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_7_U SOURCE {} VARIABLE void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_6_U SOURCE {} VARIABLE void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_5_U SOURCE {} VARIABLE void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_4_U SOURCE {} VARIABLE void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_3_U SOURCE {} VARIABLE void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_2_U SOURCE {} VARIABLE void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_1_U SOURCE {} VARIABLE void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_U SOURCE {} VARIABLE void_pooling2d_cl_stream_stream_array_ap_fixed_16u_0_line_buffer LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_23_U SOURCE {} VARIABLE p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_22_U SOURCE {} VARIABLE p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_21_U SOURCE {} VARIABLE p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_20_U SOURCE {} VARIABLE p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_19_U SOURCE {} VARIABLE p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_18_U SOURCE {} VARIABLE p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}}} AREA {DSP 0 BRAM 0 URAM 0}} dense_array_array_ap_fixed_8_2_5_3_0_98u_config11_Pipeline_DataPrepare {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln33_fu_2004_p2 SOURCE firmware/nnet_utils/nnet_dense_stream.h:33 VARIABLE add_ln33 LOOP DataPrepare BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dense_array_ap_fixed_16u_array_ap_fixed_8_2_5_3_0_98u_config11_s {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_6s_13_1_1_U557 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE mul_ln1270 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1420_fu_8336_p2 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE sub_ln1420 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME acc_V_119_fu_10204_p2 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE acc_V_119 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_114_fu_7376_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:124 VARIABLE empty_114 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_6s_13_1_1_U558 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE mul_ln1270_61 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1420_3_fu_8374_p2 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE sub_ln1420_3 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME acc_V_121_fu_10260_p2 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE acc_V_121 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_115_fu_7387_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:124 VARIABLE empty_115 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_6s_13_1_1_U559 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE mul_ln1270_62 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1420_4_fu_8412_p2 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE sub_ln1420_4 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME acc_V_124_fu_10316_p2 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE acc_V_124 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_116_fu_7398_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:124 VARIABLE empty_116 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_6s_13_1_1_U560 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE mul_ln1270_63 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1420_5_fu_8450_p2 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE sub_ln1420_5 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME acc_V_127_fu_10372_p2 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE acc_V_127 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_117_fu_7409_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:124 VARIABLE empty_117 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_6s_13_1_1_U561 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE mul_ln1270_64 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1420_6_fu_8488_p2 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE sub_ln1420_6 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME acc_V_130_fu_10428_p2 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE acc_V_130 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_118_fu_7420_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:124 VARIABLE empty_118 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_6s_13_1_1_U562 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE mul_ln1270_65 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1420_7_fu_8526_p2 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE sub_ln1420_7 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME acc_V_133_fu_10484_p2 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE acc_V_133 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_119_fu_7431_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:124 VARIABLE empty_119 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_6s_13_1_1_U563 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE mul_ln1270_66 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1420_8_fu_8564_p2 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE sub_ln1420_8 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME acc_V_136_fu_10540_p2 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE acc_V_136 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_120_fu_7446_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:124 VARIABLE empty_120 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_6s_13_1_1_U564 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE mul_ln1270_67 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1420_9_fu_8602_p2 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE sub_ln1420_9 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME acc_V_139_fu_10596_p2 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE acc_V_139 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_121_fu_7457_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:124 VARIABLE empty_121 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_6s_13_1_1_U565 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE mul_ln1270_68 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1420_10_fu_8640_p2 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE sub_ln1420_10 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME acc_V_142_fu_10652_p2 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE acc_V_142 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_122_fu_7468_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:124 VARIABLE empty_122 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_6s_13_1_1_U566 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE mul_ln1270_69 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1420_11_fu_8678_p2 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE sub_ln1420_11 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME acc_V_145_fu_10708_p2 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE acc_V_145 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_123_fu_7479_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:124 VARIABLE empty_123 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_6s_13_1_1_U567 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE mul_ln1270_70 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1420_12_fu_8716_p2 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE sub_ln1420_12 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME acc_V_148_fu_10764_p2 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE acc_V_148 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_124_fu_7490_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:124 VARIABLE empty_124 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_6s_13_1_1_U568 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE mul_ln1270_71 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1420_13_fu_8754_p2 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE sub_ln1420_13 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME acc_V_151_fu_10820_p2 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE acc_V_151 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_125_fu_7505_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:124 VARIABLE empty_125 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_6s_13_1_1_U569 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE mul_ln1270_72 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1420_14_fu_8792_p2 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE sub_ln1420_14 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME acc_V_154_fu_10876_p2 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE acc_V_154 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_126_fu_7520_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:124 VARIABLE empty_126 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_6s_13_1_1_U570 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE mul_ln1270_73 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1420_15_fu_8830_p2 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE sub_ln1420_15 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME acc_V_157_fu_10932_p2 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE acc_V_157 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_127_fu_7535_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:124 VARIABLE empty_127 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_6s_13_1_1_U571 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE mul_ln1270_74 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1420_16_fu_8868_p2 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE sub_ln1420_16 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME acc_V_160_fu_10988_p2 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE acc_V_160 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_128_fu_7546_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:124 VARIABLE empty_128 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_6s_13_1_1_U572 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE mul_ln1270_75 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1420_17_fu_8906_p2 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE sub_ln1420_17 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME acc_V_163_fu_11044_p2 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE acc_V_163 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_6s_13_1_1_U573 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE mul_ln1270_76 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1420_18_fu_8944_p2 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE sub_ln1420_18 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME acc_V_166_fu_11100_p2 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE acc_V_166 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_129_fu_7570_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:124 VARIABLE empty_129 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_6s_13_1_1_U574 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE mul_ln1270_77 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1420_19_fu_8982_p2 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE sub_ln1420_19 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME acc_V_169_fu_11156_p2 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE acc_V_169 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_130_fu_7581_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:124 VARIABLE empty_130 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_6s_13_1_1_U575 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE mul_ln1270_78 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1420_20_fu_9020_p2 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE sub_ln1420_20 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME acc_V_172_fu_11212_p2 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE acc_V_172 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_131_fu_7592_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:124 VARIABLE empty_131 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_6s_13_1_1_U576 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE mul_ln1270_79 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1420_21_fu_9058_p2 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE sub_ln1420_21 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME acc_V_175_fu_11268_p2 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE acc_V_175 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_132_fu_7603_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:124 VARIABLE empty_132 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_6s_13_1_1_U577 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE mul_ln1270_80 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1420_22_fu_9096_p2 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE sub_ln1420_22 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME acc_V_178_fu_11324_p2 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE acc_V_178 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_133_fu_7614_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:124 VARIABLE empty_133 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_6s_13_1_1_U578 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE mul_ln1270_81 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1420_23_fu_9134_p2 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE sub_ln1420_23 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME acc_V_181_fu_11380_p2 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE acc_V_181 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_134_fu_7625_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:124 VARIABLE empty_134 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_6s_13_1_1_U579 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE mul_ln1270_82 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1420_24_fu_9172_p2 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE sub_ln1420_24 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME acc_V_184_fu_11436_p2 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE acc_V_184 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_135_fu_7640_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:124 VARIABLE empty_135 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_6s_13_1_1_U580 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE mul_ln1270_83 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1420_25_fu_9210_p2 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE sub_ln1420_25 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME acc_V_187_fu_11492_p2 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE acc_V_187 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_136_fu_7655_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:124 VARIABLE empty_136 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_6s_13_1_1_U581 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE mul_ln1270_84 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1420_26_fu_9248_p2 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE sub_ln1420_26 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME acc_V_190_fu_11548_p2 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE acc_V_190 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_137_fu_7670_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:124 VARIABLE empty_137 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_6s_13_1_1_U582 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE mul_ln1270_85 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1420_27_fu_9286_p2 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE sub_ln1420_27 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME acc_V_193_fu_11604_p2 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE acc_V_193 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_138_fu_7685_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:124 VARIABLE empty_138 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_6s_13_1_1_U583 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE mul_ln1270_86 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1420_28_fu_9324_p2 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE sub_ln1420_28 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME acc_V_196_fu_11660_p2 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE acc_V_196 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_139_fu_7700_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:124 VARIABLE empty_139 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_6s_13_1_1_U584 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE mul_ln1270_87 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1420_29_fu_9362_p2 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE sub_ln1420_29 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME acc_V_199_fu_11716_p2 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE acc_V_199 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_140_fu_7715_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:124 VARIABLE empty_140 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_6s_13_1_1_U585 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE mul_ln1270_88 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1420_30_fu_9400_p2 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE sub_ln1420_30 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME acc_V_202_fu_11772_p2 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE acc_V_202 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_141_fu_7726_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:124 VARIABLE empty_141 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_6s_13_1_1_U586 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE mul_ln1270_89 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1420_31_fu_9438_p2 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE sub_ln1420_31 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME acc_V_205_fu_11828_p2 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE acc_V_205 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_142_fu_7737_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:124 VARIABLE empty_142 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_6s_13_1_1_U587 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE mul_ln1270_90 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1420_32_fu_9476_p2 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE sub_ln1420_32 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME acc_V_208_fu_11884_p2 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE acc_V_208 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_143_fu_7748_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:124 VARIABLE empty_143 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_6s_13_1_1_U588 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE mul_ln1270_91 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1420_33_fu_9514_p2 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE sub_ln1420_33 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME acc_V_211_fu_11940_p2 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE acc_V_211 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_6s_13_1_1_U589 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE mul_ln1270_92 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1420_34_fu_9552_p2 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE sub_ln1420_34 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME acc_V_214_fu_11996_p2 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE acc_V_214 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_144_fu_7772_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:124 VARIABLE empty_144 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_6s_13_1_1_U590 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE mul_ln1270_93 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1420_35_fu_9590_p2 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE sub_ln1420_35 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME acc_V_217_fu_12052_p2 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE acc_V_217 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_145_fu_7783_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:124 VARIABLE empty_145 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_6s_13_1_1_U591 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE mul_ln1270_94 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1420_36_fu_9628_p2 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE sub_ln1420_36 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME acc_V_220_fu_12108_p2 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE acc_V_220 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_146_fu_7794_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:124 VARIABLE empty_146 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_6s_13_1_1_U592 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE mul_ln1270_95 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1420_37_fu_9666_p2 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE sub_ln1420_37 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME acc_V_223_fu_12164_p2 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE acc_V_223 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_147_fu_7805_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:124 VARIABLE empty_147 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_6s_13_1_1_U593 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE mul_ln1270_96 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1420_38_fu_9704_p2 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE sub_ln1420_38 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME acc_V_226_fu_12220_p2 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE acc_V_226 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_148_fu_7816_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:124 VARIABLE empty_148 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_6s_13_1_1_U594 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE mul_ln1270_97 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1420_39_fu_9742_p2 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE sub_ln1420_39 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME acc_V_229_fu_12276_p2 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE acc_V_229 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_149_fu_7827_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:124 VARIABLE empty_149 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_6s_13_1_1_U595 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE mul_ln1270_98 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1420_40_fu_9780_p2 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE sub_ln1420_40 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME acc_V_232_fu_12332_p2 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE acc_V_232 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_150_fu_7838_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:124 VARIABLE empty_150 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_6s_13_1_1_U596 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE mul_ln1270_99 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1420_41_fu_9818_p2 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE sub_ln1420_41 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME acc_V_235_fu_12388_p2 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE acc_V_235 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_151_fu_7849_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:124 VARIABLE empty_151 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_6s_13_1_1_U597 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE mul_ln1270_100 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1420_42_fu_9856_p2 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE sub_ln1420_42 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME acc_V_238_fu_12444_p2 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE acc_V_238 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_152_fu_7860_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:124 VARIABLE empty_152 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_6s_13_1_1_U598 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE mul_ln1270_101 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1420_43_fu_9894_p2 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE sub_ln1420_43 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME acc_V_241_fu_12500_p2 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE acc_V_241 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_153_fu_7871_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:124 VARIABLE empty_153 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_6s_13_1_1_U599 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE mul_ln1270_102 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1420_44_fu_9932_p2 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE sub_ln1420_44 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME acc_V_244_fu_12556_p2 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE acc_V_244 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_154_fu_7882_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:124 VARIABLE empty_154 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_6s_13_1_1_U600 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE mul_ln1270_103 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1420_45_fu_9970_p2 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE sub_ln1420_45 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME acc_V_247_fu_12612_p2 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE acc_V_247 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_155_fu_7897_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:124 VARIABLE empty_155 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_6s_13_1_1_U601 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE mul_ln1270_104 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1420_46_fu_10008_p2 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE sub_ln1420_46 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME acc_V_250_fu_12668_p2 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE acc_V_250 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_156_fu_7912_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:124 VARIABLE empty_156 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_6s_13_1_1_U602 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE mul_ln1270_105 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1420_47_fu_10046_p2 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE sub_ln1420_47 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME acc_V_253_fu_12724_p2 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE acc_V_253 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_157_fu_7927_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:124 VARIABLE empty_157 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_6s_13_1_1_U603 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE mul_ln1270_106 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1420_48_fu_10084_p2 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE sub_ln1420_48 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME acc_V_256_fu_12780_p2 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE acc_V_256 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_158_fu_7942_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:124 VARIABLE empty_158 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_6s_13_1_1_U604 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE mul_ln1270_107 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1420_49_fu_10122_p2 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE sub_ln1420_49 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME acc_V_259_fu_12836_p2 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE acc_V_259 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_6s_13_1_1_U605 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE mul_ln1270_108 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1420_50_fu_10160_p2 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE sub_ln1420_50 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME acc_V_262_fu_12892_p2 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE acc_V_262 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME in_index_2_fu_7974_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:140 VARIABLE in_index_2 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ir_fu_7994_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:124 VARIABLE ir LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME outidx_U SOURCE {} VARIABLE outidx LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME w11_V_U SOURCE {} VARIABLE w11_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 150 URAM 0 DISPNAME {bind_storage rom_np}}} AREA {DSP 0 BRAM 150 URAM 0}} dense_array_ap_ufixed_98u_array_ap_fixed_8_2_5_3_0_52u_config14_s {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_6s_13_1_1_U615 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE mul_ln1270 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_V_fu_7393_p2 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE x_V LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_54_fu_5522_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_54 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_6s_13_1_1_U616 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE mul_ln1270_1 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_V_1_fu_7398_p2 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE x_V_1 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_55_fu_5533_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_55 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_6s_13_1_1_U617 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE mul_ln1270_2 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_V_2_fu_7403_p2 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE x_V_2 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_56_fu_5544_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_56 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_6s_13_1_1_U618 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE mul_ln1270_3 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_V_3_fu_7408_p2 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE x_V_3 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_57_fu_5555_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_57 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_6s_13_1_1_U619 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE mul_ln1270_4 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_V_4_fu_7413_p2 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE x_V_4 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_58_fu_5570_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_58 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_6s_13_1_1_U620 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE mul_ln1270_5 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_V_5_fu_7418_p2 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE x_V_5 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_59_fu_5581_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_59 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_6s_13_1_1_U621 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE mul_ln1270_6 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_V_6_fu_7423_p2 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE x_V_6 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_60_fu_5592_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_60 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_6s_13_1_1_U622 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE mul_ln1270_7 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_V_7_fu_7428_p2 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE x_V_7 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_61_fu_5603_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_61 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_6s_13_1_1_U623 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE mul_ln1270_8 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_V_8_fu_7433_p2 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE x_V_8 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_62_fu_5618_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_62 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_6s_13_1_1_U624 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE mul_ln1270_9 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_V_9_fu_7438_p2 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE x_V_9 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_63_fu_5633_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_63 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_6s_13_1_1_U625 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE mul_ln1270_10 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_V_10_fu_7443_p2 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE x_V_10 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_64_fu_5644_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_64 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_6s_13_1_1_U626 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE mul_ln1270_11 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_V_11_fu_7448_p2 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE x_V_11 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_65_fu_5655_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_65 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_6s_13_1_1_U627 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE mul_ln1270_12 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_V_12_fu_7453_p2 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE x_V_12 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_66_fu_5666_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_66 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_6s_13_1_1_U628 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE mul_ln1270_13 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_V_13_fu_7458_p2 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE x_V_13 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_67_fu_5677_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_67 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_6s_13_1_1_U629 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE mul_ln1270_14 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_V_14_fu_7463_p2 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE x_V_14 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_68_fu_5688_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_68 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_6s_13_1_1_U630 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE mul_ln1270_15 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_V_15_fu_7468_p2 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE x_V_15 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_69_fu_5699_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_69 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_6s_13_1_1_U631 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE mul_ln1270_16 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_V_16_fu_7473_p2 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE x_V_16 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_70_fu_5714_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_70 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_6s_13_1_1_U632 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE mul_ln1270_17 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_V_17_fu_7478_p2 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE x_V_17 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_71_fu_5729_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_71 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_6s_13_1_1_U633 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE mul_ln1270_18 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_V_18_fu_7483_p2 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE x_V_18 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_72_fu_5744_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_72 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_6s_13_1_1_U634 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE mul_ln1270_19 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_V_19_fu_7488_p2 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE x_V_19 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_73_fu_5759_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_73 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_6s_13_1_1_U635 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE mul_ln1270_20 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_V_20_fu_7493_p2 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE x_V_20 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_74_fu_5770_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_74 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_6s_13_1_1_U636 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE mul_ln1270_21 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_V_21_fu_7498_p2 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE x_V_21 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_75_fu_5781_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_75 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_6s_13_1_1_U637 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE mul_ln1270_22 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_V_22_fu_7503_p2 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE x_V_22 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_76_fu_5792_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_76 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_6s_13_1_1_U638 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE mul_ln1270_23 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_V_23_fu_7508_p2 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE x_V_23 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_77_fu_5803_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_77 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_6s_13_1_1_U639 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE mul_ln1270_24 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_V_24_fu_7513_p2 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE x_V_24 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_78_fu_5814_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_78 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_6s_13_1_1_U640 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE mul_ln1270_25 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_V_25_fu_7518_p2 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE x_V_25 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_79_fu_5825_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_79 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_6s_13_1_1_U641 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE mul_ln1270_26 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_V_26_fu_7523_p2 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE x_V_26 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_80_fu_5836_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_80 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_6s_13_1_1_U642 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE mul_ln1270_27 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_V_27_fu_7528_p2 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE x_V_27 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_81_fu_5847_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_81 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_6s_13_1_1_U643 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE mul_ln1270_28 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_V_28_fu_7533_p2 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE x_V_28 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_82_fu_5858_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_82 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_6s_13_1_1_U644 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE mul_ln1270_29 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_V_29_fu_7538_p2 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE x_V_29 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_83_fu_5869_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_83 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_6s_13_1_1_U645 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE mul_ln1270_30 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_V_30_fu_7543_p2 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE x_V_30 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_84_fu_5880_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_84 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_6s_13_1_1_U646 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE mul_ln1270_31 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_V_31_fu_7548_p2 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE x_V_31 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_85_fu_5891_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_85 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_6s_13_1_1_U647 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE mul_ln1270_32 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_V_32_fu_7553_p2 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE x_V_32 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_86_fu_5906_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_86 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_6s_13_1_1_U648 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE mul_ln1270_33 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_V_33_fu_7558_p2 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE x_V_33 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_87_fu_5921_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_87 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_6s_13_1_1_U649 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE mul_ln1270_34 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_V_34_fu_7563_p2 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE x_V_34 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_88_fu_5936_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_88 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_6s_13_1_1_U650 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE mul_ln1270_35 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_V_35_fu_7568_p2 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE x_V_35 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_89_fu_5951_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_89 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_6s_13_1_1_U651 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE mul_ln1270_36 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_V_36_fu_7573_p2 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE x_V_36 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_90_fu_5966_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_90 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_6s_13_1_1_U652 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE mul_ln1270_37 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_V_37_fu_7578_p2 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE x_V_37 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_91_fu_5981_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_91 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_6s_13_1_1_U653 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE mul_ln1270_38 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_V_38_fu_7583_p2 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE x_V_38 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_92_fu_5996_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_92 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_6s_13_1_1_U654 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE mul_ln1270_39 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_V_39_fu_7588_p2 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE x_V_39 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_93_fu_6011_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_93 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_6s_13_1_1_U655 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE mul_ln1270_40 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_V_40_fu_7593_p2 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE x_V_40 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_94_fu_6026_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_94 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_6s_13_1_1_U656 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE mul_ln1270_41 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_V_41_fu_7598_p2 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE x_V_41 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_95_fu_6037_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_95 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_6s_13_1_1_U657 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE mul_ln1270_42 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_V_42_fu_7603_p2 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE x_V_42 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_96_fu_6048_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_96 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_6s_13_1_1_U658 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE mul_ln1270_43 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_V_43_fu_7608_p2 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE x_V_43 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_97_fu_6059_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_97 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_6s_13_1_1_U659 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE mul_ln1270_44 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_V_44_fu_7613_p2 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE x_V_44 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_98_fu_6070_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_98 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_6s_13_1_1_U660 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE mul_ln1270_45 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_V_45_fu_7618_p2 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE x_V_45 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_99_fu_6081_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_99 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_6s_13_1_1_U661 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE mul_ln1270_46 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_V_46_fu_7623_p2 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE x_V_46 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_100_fu_6092_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_100 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_6s_13_1_1_U662 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE mul_ln1270_47 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_V_47_fu_7628_p2 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE x_V_47 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_101_fu_6103_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_101 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_6s_13_1_1_U663 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE mul_ln1270_48 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_V_48_fu_7633_p2 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE x_V_48 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_102_fu_6114_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_102 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_6s_13_1_1_U664 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE mul_ln1270_49 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_V_49_fu_7638_p2 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE x_V_49 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_103_fu_6125_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_103 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_6s_13_1_1_U665 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE mul_ln1270_50 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_V_50_fu_7643_p2 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE x_V_50 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_104_fu_6136_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_104 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_6s_13_1_1_U666 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE mul_ln1270_51 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_V_51_fu_7648_p2 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE x_V_51 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME in_index_fu_4507_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE in_index LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME w14_V_U SOURCE {} VARIABLE w14_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 78 URAM 0 DISPNAME {bind_storage rom_np}}} AREA {DSP 0 BRAM 78 URAM 0}} dense_array_ap_ufixed_52u_array_ap_fixed_8_2_5_3_0_5u_config17_s {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_7s_13_1_1_U676 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE mul_ln1270 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_105_fu_1902_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_105 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_7s_13_1_1_U677 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE mul_ln1270_52 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_106_fu_1913_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_106 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_7s_13_1_1_U678 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE mul_ln1270_53 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_107_fu_1924_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_107 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_7s_13_1_1_U679 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE mul_ln1270_54 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_108_fu_1935_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_108 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_7s_13_1_1_U680 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE mul_ln1270_55 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_109_fu_1946_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_109 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_7s_13_1_1_U681 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE mul_ln1270_56 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_110_fu_1957_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_110 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_7s_13_1_1_U682 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE mul_ln1270_57 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_111_fu_1968_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_111 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_7s_13_1_1_U683 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE mul_ln1270_58 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_112_fu_1979_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_112 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_7s_13_1_1_U684 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE mul_ln1270_59 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_113_fu_1994_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_113 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_7s_13_1_1_U685 SOURCE firmware/nnet_utils/nnet_dense_stream.h:24 VARIABLE mul_ln1270_60 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME in_index_fu_2005_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE in_index LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME w17_V_U SOURCE {} VARIABLE w17_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 5 URAM 0 DISPNAME {bind_storage rom_np}}} AREA {DSP 0 BRAM 5 URAM 0}} myproject {BINDINFO {{BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_U SOURCE {} VARIABLE layer2_out LOOP {} BUNDLEDNAME {} DSP 0 BRAM 6 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_U SOURCE {} VARIABLE layer4_out LOOP {} BUNDLEDNAME {} DSP 0 BRAM 6 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer5_out_U SOURCE {} VARIABLE layer5_out LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer6_out_U SOURCE {} VARIABLE layer6_out LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer8_out_U SOURCE {} VARIABLE layer8_out LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer9_out_U SOURCE {} VARIABLE layer9_out LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer11_out_U SOURCE {} VARIABLE layer11_out LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer13_out_U SOURCE {} VARIABLE layer13_out LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer14_out_U SOURCE {} VARIABLE layer14_out LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer16_out_U SOURCE {} VARIABLE layer16_out LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}}} AREA {DSP 0 BRAM 288 URAM 0}} relu_array_ap_fixed_98u_array_ap_ufixed_8_2_4_0_0_98u_relu_config13_s {AREA {DSP 0 BRAM 0 URAM 0}} relu_array_ap_fixed_52u_array_ap_ufixed_8_2_4_0_0_52u_relu_config16_s {AREA {DSP 0 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.65 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.66 seconds; current allocated memory: 1.643 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for myproject.
INFO: [VLOG 209-307] Generating Verilog RTL for myproject.
Execute         syn_report -model myproject -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 234.58 MHz
Command       autosyn done; 23.97 sec.
Command     csynth_design done; 88.74 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 83.14 seconds. CPU system time: 4.52 seconds. Elapsed time: 88.74 seconds; current allocated memory: 931.367 MB.
Execute     cleanup_all 
