import{_ as e,c as r,o as t,a4 as o}from"./chunks/framework.CgMb17D3.js";const f=JSON.parse('{"title":"","description":"","frontmatter":{"layout":"home","hero":{"name":"Welcome to the Verilog Guide","text":"","tagline":"This course covers the following topics : "},"features":[{"title":"Introduction To Verilog","details":"Learn the Basics of Verilog HDL and implement various circuits using Verilog.","link":"#introduction-to-verilog"},{"title":"Finite State Machines","details":"Design a Verilog-based FSM that enhances your circuits with efficient sequential control and decision-making capabilities.","link":"#finite-state-machines"},{"title":"MIPS Single Cycle Processor","details":"Build an exciting MIPS single cycle processor which will allow you to run MIPS hardware commands.","link":"#single-cycle-mips-processor"}]},"headers":[],"relativePath":"Verilog/index.md","filePath":"Verilog/index.md"}'),a={name:"Verilog/index.md"},n=o('<h1 id="" tabindex="-1"><a class="header-anchor" href="#" aria-label="Permalink to &quot;&quot;">​</a></h1><h2 id="introduction-to-verilog" tabindex="-1"><strong>Introduction to Verilog</strong> <a class="header-anchor" href="#introduction-to-verilog" aria-label="Permalink to &quot;**Introduction to Verilog**&quot;">​</a></h2><p><strong>Theory</strong> :</p><p>Documentation: <a href="https://drive.google.com/file/d/176IFtCRplRBoryUfc8QjZd5QmLyPIgIB/view?usp=sharing" target="_blank" rel="noreferrer">Link to Main Documentation</a><br> Video Explanation of Theory:</p><ol><li><a href="https://youtu.be/SnNwp8LP_2k" target="_blank" rel="noreferrer">Theory Vid Part 1 (INTRO TO VERILOG-LOGIC GATES-ADDERS-SUBTRACTORS) </a></li><li><a href="https://youtu.be/VU-qFRw2F_s" target="_blank" rel="noreferrer">Theory Vid Part 2 (PARITY-TILL END) </a></li></ol><p><strong>Implementation</strong> :<br> How to Run Verilog Files in Quartus: <a href="https://youtu.be/cICPPWahs0k" target="_blank" rel="noreferrer">How to Run ? </a><br> Sample Codes: <a href="https://github.com/hwlabnitc/Intro-to-Verilog" target="_blank" rel="noreferrer">Link to Sample Codes </a><br> Video Explanation of Select Codes:</p><ol><li><a href="https://youtu.be/xPxiqmg8utg" target="_blank" rel="noreferrer">Verilog Syntax </a></li><li><a href="https://youtu.be/QKHHTn3Egt8" target="_blank" rel="noreferrer">Adder Subtractor </a></li><li><a href="https://youtu.be/cZN4N8gheUE" target="_blank" rel="noreferrer">DEMUX </a></li><li><a href="https://youtu.be/lO8pcw8oQx8" target="_blank" rel="noreferrer">Counter </a></li><li><a href="https://youtu.be/w--_pwD1ugM" target="_blank" rel="noreferrer">Decoder </a><br> Assignment 1: <a href="https://docs.google.com/document/d/1Za0d04-Jw7r5GCAWyEl_munDtFIyCaKS/edit?usp=sharing&amp;ouid=113214929865087000394&amp;rtpof=true&amp;sd=true" target="_blank" rel="noreferrer">Download Here</a></li></ol><hr><h2 id="finite-state-machines" tabindex="-1"><strong>Finite State Machines</strong> <a class="header-anchor" href="#finite-state-machines" aria-label="Permalink to &quot;**Finite State Machines**&quot;">​</a></h2><p><strong>Theory</strong> :<br> Documentation: <a href="https://drive.google.com/file/d/1C0rFu_g57PtyKbphHQgt7KHRsMYSbzzG/view?usp=sharing" target="_blank" rel="noreferrer">Link to Main Documentation :simple-googledrive:</a><br> Video Explanation of Concept:</p><ol><li><a href="https://youtu.be/9nHTW8BrM_w" target="_blank" rel="noreferrer"> Main Concept </a></li><li><a href="https://youtu.be/EqF6Gd7BQzk" target="_blank" rel="noreferrer"> Syntax (Optional) </a></li></ol><p><strong>Implementation</strong> :</p><p>Video Explanation of Code (From Documentation):<br><a href="https://youtu.be/zHOonX-TYoI" target="_blank" rel="noreferrer"> Examples of FSM along with Code explanation </a></p><p>Code Bank: <a href="https://github.com/hwlab-csed/Finite-State-Machines" target="_blank" rel="noreferrer"> Link to Sample Codes </a></p><p>Assignment 2: <a href="https://docs.google.com/document/d/1avLaRaK21iEwoFccVg0-Q_Gl7DnGbY5e/edit?usp=sharing&amp;ouid=113214929865087000394&amp;rtpof=true&amp;sd=true" target="_blank" rel="noreferrer"> Download Here </a></p><h2 id="single-cycle-mips-processor" tabindex="-1"><strong>Single Cycle MIPS Processor</strong> <a class="header-anchor" href="#single-cycle-mips-processor" aria-label="Permalink to &quot;**Single Cycle MIPS Processor**&quot;">​</a></h2><p><strong>Theory</strong> :</p><p>Documentation: <a href="/">Link to Main Documentation</a> Video Explanation of Concept:</p><ol><li><a href="https://youtu.be/_QdWPSIrtVo" target="_blank" rel="noreferrer"> Control Unit Theory </a></li><li><a href="https://youtu.be/n8S_XsjyF9U" target="_blank" rel="noreferrer"> Datapath Theory </a></li></ol><p><strong>Implementation</strong> :<br> Video Explanation of Code (From Documentation) :</p><ol><li><a href="https://youtu.be/akrKa3O-7T8" target="_blank" rel="noreferrer">Code Modules 1 to 5 explained </a></li><li><a href="https://youtu.be/Q51G2JWI5t0" target="_blank" rel="noreferrer">Code Modules 6 to 10 explained </a></li><li><a href="https://youtu.be/_pPCv_fkO1w" target="_blank" rel="noreferrer">All Testbenches explained </a><br> Code Bank:<br><a href="https://github.com/hwlab-csed/Single-Cycle-Processor" target="_blank" rel="noreferrer"> Link to Sample Codes </a><br> Assignment 3: <a href="https://drive.google.com/file/d/1SMjzJmn0EjlE59kXobJl59c5MZmNftOH/view?usp=sharing" target="_blank" rel="noreferrer"> Download Here </a></li></ol><hr>',22),i=[n];function l(s,h,c,p,g,d){return t(),r("div",null,i)}const b=e(a,[["render",l]]);export{f as __pageData,b as default};
