INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ekinn/OneDrive/Masaüstü/tel_project/tel_project.srcs/sources_1/new/design_tel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_tel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ekinn/OneDrive/Masaüstü/tel_project/tel_project.srcs/sim_1/new/tel_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tel_sim
