Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2021.2.1 (win64) Build 3414424 Sun Dec 19 10:57:22 MST 2021
| Date              : Wed Mar  9 09:35:32 2022
| Host              : EUL10-C37V3J3 running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file ring_oscillator_timing_summary_routed.rpt -pb ring_oscillator_timing_summary_routed.pb -rpx ring_oscillator_timing_summary_routed.rpx -warn_on_violation
| Design            : ring_oscillator
| Device            : xczu9eg-ffvb1156
| Speed File        : -2  PRODUCTION 1.29 08-03-2020
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                        Violations  
---------  ----------------  -------------------------------------------------  ----------  
TIMING-2   Critical Warning  Invalid primary clock source pin                   2           
TIMING-6   Critical Warning  No common primary clock between related clocks     1           
TIMING-7   Critical Warning  No common node between related clocks              1           
TIMING-8   Critical Warning  No common period between related clocks            1           
LUTAR-1    Warning           LUT drives async reset alert                       5           
TIMING-9   Warning           Unknown CDC Logic                                  1           
TIMING-10  Warning           Missing property on synchronizer                   1           
TIMING-18  Warning           Missing input or output delay                      2           
TIMING-23  Warning           Combinational loop found                           2           
XDCB-2     Warning           Clock defined on multiple objects                  1           
CLKC-3     Advisory          Clock Buffer has LOC and not CLOCK_REGION          2           
CLKC-30    Advisory          MMCME4 not driven by IO has BUFG in feedback loop  1           
CLKC-56    Advisory          MMCME4 with global clock driver has no LOC         1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (2)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (2)
---------------------
 There are 2 combinational loops in the design. (HIGH)


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.587        0.000                      0                35418        0.010        0.000                      0                35264        0.500        0.000                       0                  9031  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                ------------         ----------      --------------
clk_200_dp                                                                                           {0.000 1.666}        3.333           300.030         
  clk100_clk_200_to_100                                                                              {0.000 4.999}        9.999           100.010         
  clkfbout_clk_200_to_100                                                                            {0.000 1.666}        3.333           300.030         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {0.000 25.000}       50.000          20.000          
ring_clk                                                                                             {0.000 2.500}        5.000           200.000         
  clkfbout_master_ring_pll_220m                                                                      {0.000 2.500}        5.000           200.000         
  master_ring_pll_clk_master_ring_pll_220m                                                           {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_200_dp                                                                                                                                                                                                                                             0.500        0.000                       0                     1  
  clk100_clk_200_to_100                                                                                    2.384        0.000                      0                 9636        0.011        0.000                      0                 9636        2.724        0.000                       0                  5471  
  clkfbout_clk_200_to_100                                                                                                                                                                                                                              2.043        0.000                       0                     3  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK       16.360        0.000                      0                 1002        0.013        0.000                      0                 1002       24.468        0.000                       0                   487  
ring_clk                                                                                                   0.587        0.000                      0                21763        0.022        0.000                      0                21763        0.750        0.000                       0                   710  
  clkfbout_master_ring_pll_220m                                                                                                                                                                                                                        3.710        0.000                       0                     3  
  master_ring_pll_clk_master_ring_pll_220m                                                                 1.940        0.000                      0                 2646        0.010        0.000                      0                 2646        1.958        0.000                       0                  2356  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                           To Clock                                                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                           --------                                                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  clk100_clk_200_to_100                                                                                     49.591        0.000                      0                    8                                                                        
ring_clk                                                                                             clk100_clk_200_to_100                                                                                      1.000        0.000                      0                   48        1.523        0.000                      0                    5  
master_ring_pll_clk_master_ring_pll_220m                                                             clk100_clk_200_to_100                                                                                      4.415        0.000                      0                   26                                                                        
clk100_clk_200_to_100                                                                                dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK        9.491        0.000                      0                    8                                                                        
clk100_clk_200_to_100                                                                                ring_clk                                                                                                   9.310        0.000                      0                   43                                                                        
clk100_clk_200_to_100                                                                                master_ring_pll_clk_master_ring_pll_220m                                                                   9.274        0.000                      0                   26                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                           From Clock                                                                                           To Clock                                                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                           ----------                                                                                           --------                                                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                                    clk100_clk_200_to_100                                                                                clk100_clk_200_to_100                                                                                      8.843        0.000                      0                  117        0.139        0.000                      0                  117  
**async_default**                                                                                    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK       48.563        0.000                      0                  100        0.111        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                           From Clock                                                                                           To Clock                                                                                           
----------                                                                                           ----------                                                                                           --------                                                                                           
(none)                                                                                               clk100_clk_200_to_100                                                                                clk100_clk_200_to_100                                                                                
(none)                                                                                               dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  clk100_clk_200_to_100                                                                                
(none)                                                                                               master_ring_pll_clk_master_ring_pll_220m                                                             clk100_clk_200_to_100                                                                                
(none)                                                                                               ring_clk                                                                                             clk100_clk_200_to_100                                                                                
(none)                                                                                               clk100_clk_200_to_100                                                                                dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  
(none)                                                                                               clk100_clk_200_to_100                                                                                master_ring_pll_clk_master_ring_pll_220m                                                             
(none)                                                                                               ring_clk                                                                                             master_ring_pll_clk_master_ring_pll_220m                                                             
(none)                                                                                               clk100_clk_200_to_100                                                                                ring_clk                                                                                             
(none)                                                                                               ring_clk                                                                                             ring_clk                                                                                             


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                           From Clock                                                                                           To Clock                                                                                           
----------                                                                                           ----------                                                                                           --------                                                                                           
(none)                                                                                               clk100_clk_200_to_100                                                                                                                                                                                     
(none)                                                                                               ring_clk                                                                                                                                                                                                  
(none)                                                                                                                                                                                                    clk100_clk_200_to_100                                                                                
(none)                                                                                                                                                                                                    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_200_dp
  To Clock:  clk_200_dp

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_200_dp
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.333
Sources:            { clk_200_dp }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         3.333       2.262      MMCM_X0Y0  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       3.333       96.667     MMCM_X0Y0  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            1.167         1.666       0.500      MMCM_X0Y0  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            1.167         1.667       0.500      MMCM_X0Y0  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            1.167         1.666       0.500      MMCM_X0Y0  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            1.167         1.667       0.500      MMCM_X0Y0  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk100_clk_200_to_100
  To Clock:  clk100_clk_200_to_100

Setup :            0  Failing Endpoints,  Worst Slack        2.384ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.724ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.384ns  (required time - arrival time)
  Source:                 raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E2 clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk100_clk_200_to_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk100_clk_200_to_100 rise@9.999ns - clk100_clk_200_to_100 rise@0.000ns)
  Data Path Delay:        7.177ns  (logic 0.079ns (1.101%)  route 7.098ns (98.899%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.656ns = ( 9.343 - 9.999 ) 
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    0.036ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.914ns (routing 1.503ns, distribution 1.411ns)
  Clock Net Delay (Destination): 2.669ns (routing 1.367ns, distribution 1.302ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.936    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.635    -3.699 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    -3.454    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -3.426 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        2.914    -0.512    raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X40Y256        FDRE                                         r  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y256        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079    -0.433 r  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/Q
                         net (fo=259, routed)         7.098     6.665    raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/addrb[4]
    RAMB36_X7Y35         RAMB36E2                                     r  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_200_to_100 rise edge)
                                                      9.999     9.999 r  
    AL8                                               0.000     9.999 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     9.999    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    10.393 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.433    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.433 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.777    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.342     6.435 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     6.650    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.674 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        2.669     9.343    raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/clkb
    RAMB36_X7Y35         RAMB36E2                                     r  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                         clock pessimism              0.036     9.378    
                         clock uncertainty           -0.062     9.317    
    RAMB36_X7Y35         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.267     9.050    raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          9.050    
                         arrival time                          -6.665    
  -------------------------------------------------------------------
                         slack                                  2.384    

Slack (MET) :             2.488ns  (required time - arrival time)
  Source:                 raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E2 clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk100_clk_200_to_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk100_clk_200_to_100 rise@9.999ns - clk100_clk_200_to_100 rise@0.000ns)
  Data Path Delay:        7.072ns  (logic 0.079ns (1.117%)  route 6.993ns (98.883%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.657ns = ( 9.342 - 9.999 ) 
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    0.036ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.914ns (routing 1.503ns, distribution 1.411ns)
  Clock Net Delay (Destination): 2.668ns (routing 1.367ns, distribution 1.301ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.936    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.635    -3.699 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    -3.454    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -3.426 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        2.914    -0.512    raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X40Y256        FDRE                                         r  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y256        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079    -0.433 r  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/Q
                         net (fo=259, routed)         6.993     6.560    raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/addrb[4]
    RAMB36_X7Y34         RAMB36E2                                     r  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_200_to_100 rise edge)
                                                      9.999     9.999 r  
    AL8                                               0.000     9.999 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     9.999    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    10.393 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.433    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.433 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.777    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.342     6.435 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     6.650    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.674 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        2.668     9.342    raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/clkb
    RAMB36_X7Y34         RAMB36E2                                     r  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                         clock pessimism              0.036     9.377    
                         clock uncertainty           -0.062     9.316    
    RAMB36_X7Y34         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.267     9.049    raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          9.049    
                         arrival time                          -6.560    
  -------------------------------------------------------------------
                         slack                                  2.488    

Slack (MET) :             2.703ns  (required time - arrival time)
  Source:                 raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E2 clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk100_clk_200_to_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk100_clk_200_to_100 rise@9.999ns - clk100_clk_200_to_100 rise@0.000ns)
  Data Path Delay:        6.873ns  (logic 0.079ns (1.149%)  route 6.794ns (98.851%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.641ns = ( 9.358 - 9.999 ) 
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    0.036ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.914ns (routing 1.503ns, distribution 1.411ns)
  Clock Net Delay (Destination): 2.684ns (routing 1.367ns, distribution 1.317ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.936    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.635    -3.699 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    -3.454    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -3.426 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        2.914    -0.512    raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X40Y256        FDRE                                         r  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y256        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079    -0.433 r  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/Q
                         net (fo=259, routed)         6.794     6.361    raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/addrb[4]
    RAMB36_X8Y33         RAMB36E2                                     r  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_200_to_100 rise edge)
                                                      9.999     9.999 r  
    AL8                                               0.000     9.999 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     9.999    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    10.393 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.433    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.433 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.777    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.342     6.435 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     6.650    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.674 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        2.684     9.358    raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/clkb
    RAMB36_X8Y33         RAMB36E2                                     r  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                         clock pessimism              0.036     9.393    
                         clock uncertainty           -0.062     9.332    
    RAMB36_X8Y33         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.267     9.065    raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          9.065    
                         arrival time                          -6.361    
  -------------------------------------------------------------------
                         slack                                  2.703    

Slack (MET) :             2.741ns  (required time - arrival time)
  Source:                 raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E2 clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk100_clk_200_to_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk100_clk_200_to_100 rise@9.999ns - clk100_clk_200_to_100 rise@0.000ns)
  Data Path Delay:        6.838ns  (logic 0.079ns (1.155%)  route 6.759ns (98.845%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.638ns = ( 9.361 - 9.999 ) 
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    0.036ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.914ns (routing 1.503ns, distribution 1.411ns)
  Clock Net Delay (Destination): 2.687ns (routing 1.367ns, distribution 1.320ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.936    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.635    -3.699 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    -3.454    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -3.426 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        2.914    -0.512    raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X40Y256        FDRE                                         r  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y256        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079    -0.433 r  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/Q
                         net (fo=259, routed)         6.759     6.326    raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/addrb[4]
    RAMB36_X8Y34         RAMB36E2                                     r  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_200_to_100 rise edge)
                                                      9.999     9.999 r  
    AL8                                               0.000     9.999 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     9.999    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    10.393 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.433    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.433 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.777    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.342     6.435 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     6.650    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.674 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        2.687     9.361    raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/clkb
    RAMB36_X8Y34         RAMB36E2                                     r  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                         clock pessimism              0.036     9.396    
                         clock uncertainty           -0.062     9.335    
    RAMB36_X8Y34         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.267     9.068    raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          9.068    
                         arrival time                          -6.326    
  -------------------------------------------------------------------
                         slack                                  2.741    

Slack (MET) :             2.857ns  (required time - arrival time)
  Source:                 raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E2 clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk100_clk_200_to_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk100_clk_200_to_100 rise@9.999ns - clk100_clk_200_to_100 rise@0.000ns)
  Data Path Delay:        6.625ns  (logic 0.079ns (1.192%)  route 6.546ns (98.808%))
  Logic Levels:           0  
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.735ns = ( 9.264 - 9.999 ) 
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    0.036ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.914ns (routing 1.503ns, distribution 1.411ns)
  Clock Net Delay (Destination): 2.590ns (routing 1.367ns, distribution 1.223ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.936    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.635    -3.699 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    -3.454    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -3.426 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        2.914    -0.512    raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X40Y256        FDRE                                         r  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y256        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079    -0.433 r  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/Q
                         net (fo=259, routed)         6.546     6.113    raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/addrb[4]
    RAMB36_X6Y40         RAMB36E2                                     r  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_200_to_100 rise edge)
                                                      9.999     9.999 r  
    AL8                                               0.000     9.999 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     9.999    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    10.393 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.433    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.433 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.777    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.342     6.435 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     6.650    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.674 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        2.590     9.264    raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/clkb
    RAMB36_X6Y40         RAMB36E2                                     r  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                         clock pessimism              0.036     9.299    
                         clock uncertainty           -0.062     9.238    
    RAMB36_X6Y40         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.267     8.971    raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          8.971    
                         arrival time                          -6.113    
  -------------------------------------------------------------------
                         slack                                  2.857    

Slack (MET) :             2.863ns  (required time - arrival time)
  Source:                 raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E2 clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk100_clk_200_to_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk100_clk_200_to_100 rise@9.999ns - clk100_clk_200_to_100 rise@0.000ns)
  Data Path Delay:        6.631ns  (logic 0.079ns (1.191%)  route 6.552ns (98.809%))
  Logic Levels:           0  
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.723ns = ( 9.276 - 9.999 ) 
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    0.036ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.914ns (routing 1.503ns, distribution 1.411ns)
  Clock Net Delay (Destination): 2.602ns (routing 1.367ns, distribution 1.235ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.936    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.635    -3.699 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    -3.454    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -3.426 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        2.914    -0.512    raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X40Y256        FDRE                                         r  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y256        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079    -0.433 r  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/Q
                         net (fo=259, routed)         6.552     6.119    raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/addrb[4]
    RAMB36_X6Y35         RAMB36E2                                     r  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_200_to_100 rise edge)
                                                      9.999     9.999 r  
    AL8                                               0.000     9.999 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     9.999    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    10.393 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.433    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.433 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.777    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.342     6.435 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     6.650    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.674 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        2.602     9.276    raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/clkb
    RAMB36_X6Y35         RAMB36E2                                     r  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                         clock pessimism              0.036     9.311    
                         clock uncertainty           -0.062     9.250    
    RAMB36_X6Y35         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.267     8.983    raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          8.983    
                         arrival time                          -6.119    
  -------------------------------------------------------------------
                         slack                                  2.863    

Slack (MET) :             2.902ns  (required time - arrival time)
  Source:                 raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E2 clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk100_clk_200_to_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk100_clk_200_to_100 rise@9.999ns - clk100_clk_200_to_100 rise@0.000ns)
  Data Path Delay:        6.585ns  (logic 0.079ns (1.200%)  route 6.506ns (98.800%))
  Logic Levels:           0  
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.730ns = ( 9.269 - 9.999 ) 
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    0.036ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.914ns (routing 1.503ns, distribution 1.411ns)
  Clock Net Delay (Destination): 2.595ns (routing 1.367ns, distribution 1.228ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.936    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.635    -3.699 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    -3.454    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -3.426 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        2.914    -0.512    raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X40Y256        FDRE                                         r  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y256        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079    -0.433 r  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/Q
                         net (fo=259, routed)         6.506     6.073    raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/addrb[4]
    RAMB36_X6Y39         RAMB36E2                                     r  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_200_to_100 rise edge)
                                                      9.999     9.999 r  
    AL8                                               0.000     9.999 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     9.999    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    10.393 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.433    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.433 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.777    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.342     6.435 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     6.650    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.674 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        2.595     9.269    raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/clkb
    RAMB36_X6Y39         RAMB36E2                                     r  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                         clock pessimism              0.036     9.304    
                         clock uncertainty           -0.062     9.243    
    RAMB36_X6Y39         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.267     8.976    raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          8.976    
                         arrival time                          -6.073    
  -------------------------------------------------------------------
                         slack                                  2.902    

Slack (MET) :             2.912ns  (required time - arrival time)
  Source:                 raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[96].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E2 clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk100_clk_200_to_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk100_clk_200_to_100 rise@9.999ns - clk100_clk_200_to_100 rise@0.000ns)
  Data Path Delay:        6.552ns  (logic 0.080ns (1.221%)  route 6.472ns (98.779%))
  Logic Levels:           0  
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.738ns = ( 9.261 - 9.999 ) 
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    0.036ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.917ns (routing 1.503ns, distribution 1.414ns)
  Clock Net Delay (Destination): 2.587ns (routing 1.367ns, distribution 1.220ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.936    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.635    -3.699 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    -3.454    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -3.426 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        2.917    -0.509    raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X41Y258        FDRE                                         r  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y258        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080    -0.429 r  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]/Q
                         net (fo=259, routed)         6.472     6.043    raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[96].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X5Y44         RAMB36E2                                     r  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[96].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_200_to_100 rise edge)
                                                      9.999     9.999 r  
    AL8                                               0.000     9.999 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     9.999    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    10.393 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.433    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.433 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.777    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.342     6.435 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     6.650    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.674 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        2.587     9.261    raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[96].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y44         RAMB36E2                                     r  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[96].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                         clock pessimism              0.036     9.296    
                         clock uncertainty           -0.062     9.235    
    RAMB36_X5Y44         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.279     8.956    raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[96].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          8.956    
                         arrival time                          -6.043    
  -------------------------------------------------------------------
                         slack                                  2.912    

Slack (MET) :             2.930ns  (required time - arrival time)
  Source:                 raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E2 clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk100_clk_200_to_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk100_clk_200_to_100 rise@9.999ns - clk100_clk_200_to_100 rise@0.000ns)
  Data Path Delay:        6.544ns  (logic 0.080ns (1.222%)  route 6.464ns (98.778%))
  Logic Levels:           0  
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.728ns = ( 9.271 - 9.999 ) 
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    0.036ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.917ns (routing 1.503ns, distribution 1.414ns)
  Clock Net Delay (Destination): 2.597ns (routing 1.367ns, distribution 1.230ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.936    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.635    -3.699 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    -3.454    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -3.426 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        2.917    -0.509    raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X41Y258        FDRE                                         r  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y258        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080    -0.429 r  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]/Q
                         net (fo=259, routed)         6.464     6.035    raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X4Y40         RAMB36E2                                     r  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_200_to_100 rise edge)
                                                      9.999     9.999 r  
    AL8                                               0.000     9.999 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     9.999    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    10.393 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.433    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.433 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.777    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.342     6.435 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     6.650    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.674 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        2.597     9.271    raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y40         RAMB36E2                                     r  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                         clock pessimism              0.036     9.306    
                         clock uncertainty           -0.062     9.245    
    RAMB36_X4Y40         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.279     8.966    raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          8.966    
                         arrival time                          -6.035    
  -------------------------------------------------------------------
                         slack                                  2.930    

Slack (MET) :             2.942ns  (required time - arrival time)
  Source:                 raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E2 clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk100_clk_200_to_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk100_clk_200_to_100 rise@9.999ns - clk100_clk_200_to_100 rise@0.000ns)
  Data Path Delay:        6.551ns  (logic 0.079ns (1.206%)  route 6.472ns (98.794%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.724ns = ( 9.275 - 9.999 ) 
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    0.036ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.914ns (routing 1.503ns, distribution 1.411ns)
  Clock Net Delay (Destination): 2.601ns (routing 1.367ns, distribution 1.234ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.936    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.635    -3.699 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    -3.454    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -3.426 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        2.914    -0.512    raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X40Y256        FDRE                                         r  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y256        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079    -0.433 r  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/Q
                         net (fo=259, routed)         6.472     6.039    raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/addrb[4]
    RAMB36_X6Y37         RAMB36E2                                     r  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_200_to_100 rise edge)
                                                      9.999     9.999 r  
    AL8                                               0.000     9.999 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     9.999    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    10.393 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.433    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.433 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.777    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.342     6.435 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     6.650    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.674 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        2.601     9.275    raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/clkb
    RAMB36_X6Y37         RAMB36E2                                     r  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                         clock pessimism              0.036     9.310    
                         clock uncertainty           -0.062     9.249    
    RAMB36_X6Y37         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.267     8.982    raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          8.982    
                         arrival time                          -6.039    
  -------------------------------------------------------------------
                         slack                                  2.942    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 jitter_vio_0/inst/PROBE_IN_INST/data_int_sync2_reg[177]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            jitter_vio_0/inst/PROBE_IN_INST/dn_activity_reg[177]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk100_clk_200_to_100
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100_clk_200_to_100 rise@0.000ns - clk100_clk_200_to_100 rise@0.000ns)
  Data Path Delay:        0.177ns  (logic 0.082ns (46.328%)  route 0.095ns (53.672%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.360ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Net Delay (Source):      2.729ns (routing 1.367ns, distribution 1.362ns)
  Clock Net Delay (Destination): 3.066ns (routing 1.503ns, distribution 1.563ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.778    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.342    -3.564 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    -3.349    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -3.325 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        2.729    -0.596    jitter_vio_0/inst/PROBE_IN_INST/out
    SLICE_X81Y147        FDRE                                         r  jitter_vio_0/inst/PROBE_IN_INST/data_int_sync2_reg[177]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y147        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.060    -0.536 r  jitter_vio_0/inst/PROBE_IN_INST/data_int_sync2_reg[177]/Q
                         net (fo=3, routed)           0.071    -0.465    jitter_vio_0/inst/PROBE_IN_INST/data_int_sync2[177]
    SLICE_X83Y147        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.022    -0.443 r  jitter_vio_0/inst/PROBE_IN_INST/dn_activity[177]_i_1/O
                         net (fo=1, routed)           0.024    -0.419    jitter_vio_0/inst/PROBE_IN_INST/dn_activity1529_out
    SLICE_X83Y147        FDRE                                         r  jitter_vio_0/inst/PROBE_IN_INST/dn_activity_reg[177]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.936    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.635    -3.699 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    -3.454    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -3.426 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        3.066    -0.360    jitter_vio_0/inst/PROBE_IN_INST/out
    SLICE_X83Y147        FDRE                                         r  jitter_vio_0/inst/PROBE_IN_INST/dn_activity_reg[177]/C
                         clock pessimism             -0.131    -0.491    
    SLICE_X83Y147        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.060    -0.431    jitter_vio_0/inst/PROBE_IN_INST/dn_activity_reg[177]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.419    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 ring_vio_0/inst/PROBE_IN_INST/data_int_sync2_reg[198]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            ring_vio_0/inst/PROBE_IN_INST/dn_activity_reg[198]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk100_clk_200_to_100
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100_clk_200_to_100 rise@0.000ns - clk100_clk_200_to_100 rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.083ns (49.405%)  route 0.085ns (50.595%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      2.746ns (routing 1.367ns, distribution 1.379ns)
  Clock Net Delay (Destination): 3.074ns (routing 1.503ns, distribution 1.571ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.778    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.342    -3.564 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    -3.349    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -3.325 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        2.746    -0.579    ring_vio_0/inst/PROBE_IN_INST/out
    SLICE_X78Y108        FDRE                                         r  ring_vio_0/inst/PROBE_IN_INST/data_int_sync2_reg[198]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y108        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060    -0.519 r  ring_vio_0/inst/PROBE_IN_INST/data_int_sync2_reg[198]/Q
                         net (fo=3, routed)           0.061    -0.458    ring_vio_0/inst/PROBE_IN_INST/data_int_sync2[198]
    SLICE_X80Y108        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.023    -0.435 r  ring_vio_0/inst/PROBE_IN_INST/dn_activity[198]_i_1/O
                         net (fo=1, routed)           0.024    -0.411    ring_vio_0/inst/PROBE_IN_INST/dn_activity1592_out
    SLICE_X80Y108        FDRE                                         r  ring_vio_0/inst/PROBE_IN_INST/dn_activity_reg[198]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.936    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.635    -3.699 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    -3.454    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -3.426 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        3.074    -0.352    ring_vio_0/inst/PROBE_IN_INST/out
    SLICE_X80Y108        FDRE                                         r  ring_vio_0/inst/PROBE_IN_INST/dn_activity_reg[198]/C
                         clock pessimism             -0.138    -0.490    
    SLICE_X80Y108        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060    -0.430    ring_vio_0/inst/PROBE_IN_INST/dn_activity_reg[198]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.411    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk100_clk_200_to_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_200_to_100 rise@0.000ns - clk100_clk_200_to_100 rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.259ns
    Source Clock Delay      (SCD):    -0.436ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Net Delay (Source):      1.677ns (routing 0.816ns, distribution 0.861ns)
  Clock Net Delay (Destination): 1.880ns (routing 0.912ns, distribution 0.968ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.249 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.289    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.289 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.492    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.768    -2.276 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146    -2.130    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -2.113 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        1.677    -0.436    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X80Y117        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y117        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039    -0.397 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/Q
                         net (fo=2, routed)           0.033    -0.364    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]_0[3]
    SLICE_X80Y117        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.346 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.396    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.396 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.626    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.950    -2.324 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -2.158    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -2.139 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        1.880    -0.259    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X80Y117        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.172    -0.430    
    SLICE_X80Y117        FDCE (Hold_CFF2_SLICEL_C_D)
                                                      0.047    -0.383    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 dna_id_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            ring_vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[343]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk100_clk_200_to_100
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100_clk_200_to_100 rise@0.000ns - clk100_clk_200_to_100 rise@0.000ns)
  Data Path Delay:        0.129ns  (logic 0.058ns (44.961%)  route 0.071ns (55.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Net Delay (Source):      2.746ns (routing 1.367ns, distribution 1.379ns)
  Clock Net Delay (Destination): 3.078ns (routing 1.503ns, distribution 1.575ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.778    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.342    -3.564 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    -3.349    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -3.325 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        2.746    -0.579    clk_100
    SLICE_X80Y101        FDRE                                         r  dna_id_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y101        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058    -0.521 r  dna_id_reg[40]/Q
                         net (fo=2, routed)           0.071    -0.450    ring_vio_0/inst/PROBE_IN_INST/D[343]
    SLICE_X80Y100        FDRE                                         r  ring_vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[343]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.936    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.635    -3.699 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    -3.454    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -3.426 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        3.078    -0.348    ring_vio_0/inst/PROBE_IN_INST/clk
    SLICE_X80Y100        FDRE                                         r  ring_vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[343]/C
                         clock pessimism             -0.184    -0.532    
    SLICE_X80Y100        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062    -0.470    ring_vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[343]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.450    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 ring_vio_0/inst/PROBE_IN_INST/data_int_sync1_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            ring_vio_0/inst/PROBE_IN_INST/dn_activity_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk100_clk_200_to_100
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100_clk_200_to_100 rise@0.000ns - clk100_clk_200_to_100 rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.081ns (41.753%)  route 0.113ns (58.247%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      2.739ns (routing 1.367ns, distribution 1.372ns)
  Clock Net Delay (Destination): 3.092ns (routing 1.503ns, distribution 1.589ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.778    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.342    -3.564 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    -3.349    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -3.325 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        2.739    -0.586    ring_vio_0/inst/PROBE_IN_INST/out
    SLICE_X81Y94         FDRE                                         r  ring_vio_0/inst/PROBE_IN_INST/data_int_sync1_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y94         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059    -0.527 f  ring_vio_0/inst/PROBE_IN_INST/data_int_sync1_reg[44]/Q
                         net (fo=3, routed)           0.084    -0.443    ring_vio_0/inst/PROBE_IN_INST/data_int_sync1[44]
    SLICE_X82Y95         LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.022    -0.421 r  ring_vio_0/inst/PROBE_IN_INST/dn_activity[44]_i_1/O
                         net (fo=1, routed)           0.029    -0.392    ring_vio_0/inst/PROBE_IN_INST/dn_activity1130_out
    SLICE_X82Y95         FDRE                                         r  ring_vio_0/inst/PROBE_IN_INST/dn_activity_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.936    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.635    -3.699 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    -3.454    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -3.426 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        3.092    -0.334    ring_vio_0/inst/PROBE_IN_INST/out
    SLICE_X82Y95         FDRE                                         r  ring_vio_0/inst/PROBE_IN_INST/dn_activity_reg[44]/C
                         clock pessimism             -0.138    -0.472    
    SLICE_X82Y95         FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.060    -0.412    ring_vio_0/inst/PROBE_IN_INST/dn_activity_reg[44]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.392    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 dna_id_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            ring_vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[379]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk100_clk_200_to_100
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100_clk_200_to_100 rise@0.000ns - clk100_clk_200_to_100 rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.058ns (44.615%)  route 0.072ns (55.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.361ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Net Delay (Source):      2.733ns (routing 1.367ns, distribution 1.366ns)
  Clock Net Delay (Destination): 3.065ns (routing 1.503ns, distribution 1.562ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.778    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.342    -3.564 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    -3.349    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -3.325 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        2.733    -0.592    clk_100
    SLICE_X78Y93         FDRE                                         r  dna_id_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y93         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058    -0.534 r  dna_id_reg[4]/Q
                         net (fo=2, routed)           0.072    -0.462    ring_vio_0/inst/PROBE_IN_INST/D[379]
    SLICE_X78Y92         FDRE                                         r  ring_vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[379]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.936    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.635    -3.699 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    -3.454    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -3.426 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        3.065    -0.361    ring_vio_0/inst/PROBE_IN_INST/clk
    SLICE_X78Y92         FDRE                                         r  ring_vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[379]/C
                         clock pessimism             -0.186    -0.546    
    SLICE_X78Y92         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062    -0.484    ring_vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[379]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.462    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 ring_vio_0/inst/PROBE_IN_INST/data_int_sync2_reg[278]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            ring_vio_0/inst/PROBE_IN_INST/dn_activity_reg[278]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk100_clk_200_to_100
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100_clk_200_to_100 rise@0.000ns - clk100_clk_200_to_100 rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.083ns (46.111%)  route 0.097ns (53.889%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.344ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      2.746ns (routing 1.367ns, distribution 1.379ns)
  Clock Net Delay (Destination): 3.082ns (routing 1.503ns, distribution 1.579ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.778    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.342    -3.564 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    -3.349    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -3.325 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        2.746    -0.579    ring_vio_0/inst/PROBE_IN_INST/out
    SLICE_X78Y105        FDRE                                         r  ring_vio_0/inst/PROBE_IN_INST/data_int_sync2_reg[278]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y105        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.060    -0.519 r  ring_vio_0/inst/PROBE_IN_INST/data_int_sync2_reg[278]/Q
                         net (fo=3, routed)           0.073    -0.446    ring_vio_0/inst/PROBE_IN_INST/data_int_sync2[278]
    SLICE_X80Y104        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.023    -0.423 r  ring_vio_0/inst/PROBE_IN_INST/dn_activity[278]_i_1/O
                         net (fo=1, routed)           0.024    -0.399    ring_vio_0/inst/PROBE_IN_INST/dn_activity1832_out
    SLICE_X80Y104        FDRE                                         r  ring_vio_0/inst/PROBE_IN_INST/dn_activity_reg[278]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.936    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.635    -3.699 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    -3.454    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -3.426 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        3.082    -0.344    ring_vio_0/inst/PROBE_IN_INST/out
    SLICE_X80Y104        FDRE                                         r  ring_vio_0/inst/PROBE_IN_INST/dn_activity_reg[278]/C
                         clock pessimism             -0.138    -0.482    
    SLICE_X80Y104        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060    -0.422    ring_vio_0/inst/PROBE_IN_INST/dn_activity_reg[278]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.399    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk100_clk_200_to_100
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100_clk_200_to_100 rise@0.000ns - clk100_clk_200_to_100 rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.058ns (44.615%)  route 0.072ns (55.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.374ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Net Delay (Source):      2.726ns (routing 1.367ns, distribution 1.359ns)
  Clock Net Delay (Destination): 3.052ns (routing 1.503ns, distribution 1.549ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.778    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.342    -3.564 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    -3.349    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -3.325 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        2.726    -0.599    jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X81Y149        FDRE                                         r  jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y149        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058    -0.541 r  jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]/Q
                         net (fo=3, routed)           0.072    -0.469    jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[8]
    SLICE_X81Y148        FDRE                                         r  jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.936    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.635    -3.699 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    -3.454    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -3.426 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        3.052    -0.374    jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X81Y148        FDRE                                         r  jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/C
                         clock pessimism             -0.181    -0.555    
    SLICE_X81Y148        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062    -0.493    jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.469    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 ring_vio_0/inst/PROBE_IN_INST/data_int_sync1_reg[162]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            ring_vio_0/inst/PROBE_IN_INST/up_activity_reg[162]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk100_clk_200_to_100
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100_clk_200_to_100 rise@0.000ns - clk100_clk_200_to_100 rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.096ns (51.613%)  route 0.090ns (48.387%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      2.745ns (routing 1.367ns, distribution 1.378ns)
  Clock Net Delay (Destination): 3.085ns (routing 1.503ns, distribution 1.582ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.778    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.342    -3.564 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    -3.349    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -3.325 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        2.745    -0.580    ring_vio_0/inst/PROBE_IN_INST/out
    SLICE_X81Y99         FDRE                                         r  ring_vio_0/inst/PROBE_IN_INST/data_int_sync1_reg[162]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y99         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061    -0.519 r  ring_vio_0/inst/PROBE_IN_INST/data_int_sync1_reg[162]/Q
                         net (fo=3, routed)           0.060    -0.459    ring_vio_0/inst/PROBE_IN_INST/data_int_sync1[162]
    SLICE_X82Y99         LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.035    -0.424 r  ring_vio_0/inst/PROBE_IN_INST/up_activity[162]_i_1/O
                         net (fo=1, routed)           0.030    -0.394    ring_vio_0/inst/PROBE_IN_INST/up_activity11633_out
    SLICE_X82Y99         FDRE                                         r  ring_vio_0/inst/PROBE_IN_INST/up_activity_reg[162]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.936    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.635    -3.699 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    -3.454    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -3.426 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        3.085    -0.341    ring_vio_0/inst/PROBE_IN_INST/out
    SLICE_X82Y99         FDRE                                         r  ring_vio_0/inst/PROBE_IN_INST/up_activity_reg[162]/C
                         clock pessimism             -0.138    -0.479    
    SLICE_X82Y99         FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.060    -0.419    ring_vio_0/inst/PROBE_IN_INST/up_activity_reg[162]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.394    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 jitter_vio_0/inst/PROBE_IN_INST/data_int_sync1_reg[94]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            jitter_vio_0/inst/PROBE_IN_INST/dn_activity_reg[94]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk100_clk_200_to_100
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100_clk_200_to_100 rise@0.000ns - clk100_clk_200_to_100 rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.083ns (47.701%)  route 0.091ns (52.299%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.384ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Net Delay (Source):      2.722ns (routing 1.367ns, distribution 1.355ns)
  Clock Net Delay (Destination): 3.042ns (routing 1.503ns, distribution 1.539ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.778    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.342    -3.564 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    -3.349    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -3.325 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        2.722    -0.603    jitter_vio_0/inst/PROBE_IN_INST/out
    SLICE_X79Y150        FDRE                                         r  jitter_vio_0/inst/PROBE_IN_INST/data_int_sync1_reg[94]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y150        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061    -0.542 f  jitter_vio_0/inst/PROBE_IN_INST/data_int_sync1_reg[94]/Q
                         net (fo=3, routed)           0.067    -0.475    jitter_vio_0/inst/PROBE_IN_INST/data_int_sync1[94]
    SLICE_X78Y150        LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.022    -0.453 r  jitter_vio_0/inst/PROBE_IN_INST/dn_activity[94]_i_1/O
                         net (fo=1, routed)           0.024    -0.429    jitter_vio_0/inst/PROBE_IN_INST/dn_activity1280_out
    SLICE_X78Y150        FDRE                                         r  jitter_vio_0/inst/PROBE_IN_INST/dn_activity_reg[94]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.936    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.635    -3.699 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    -3.454    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -3.426 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        3.042    -0.384    jitter_vio_0/inst/PROBE_IN_INST/out
    SLICE_X78Y150        FDRE                                         r  jitter_vio_0/inst/PROBE_IN_INST/dn_activity_reg[94]/C
                         clock pessimism             -0.131    -0.515    
    SLICE_X78Y150        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.060    -0.455    jitter_vio_0/inst/PROBE_IN_INST/dn_activity_reg[94]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.429    
  -------------------------------------------------------------------
                         slack                                  0.026    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100_clk_200_to_100
Waveform(ns):       { 0.000 4.999 }
Period(ns):         9.999
Sources:            { clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location          Pin
Min Period        n/a     DNA_PORTE2/CLK      n/a            4.875         9.999       5.124      CONFIG_SITE_X0Y0  DNA_PORTE2_inst/CLK
Min Period        n/a     MMCME4_ADV/PSCLK    n/a            2.000         9.999       7.999      MMCM_X0Y3         master_ring_pll_220m_0/inst/mmcme4_adv_inst/PSCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         9.999       8.644      RAMB36_X10Y30     jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         9.999       8.644      RAMB36_X11Y30     jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         9.999       8.644      RAMB36_X11Y31     jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         9.999       8.644      RAMB36_X10Y31     jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         9.999       8.644      RAMB36_X11Y29     jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         9.999       8.644      RAMB36_X11Y28     jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         9.999       8.644      RAMB36_X10Y29     jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         9.999       8.644      RAMB36_X10Y28     jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    DNA_PORTE2/CLK      n/a            2.275         5.000       2.725      CONFIG_SITE_X0Y0  DNA_PORTE2_inst/CLK
Low Pulse Width   Fast    DNA_PORTE2/CLK      n/a            2.275         5.000       2.725      CONFIG_SITE_X0Y0  DNA_PORTE2_inst/CLK
Low Pulse Width   Slow    MMCME4_ADV/PSCLK    n/a            1.000         4.999       3.999      MMCM_X0Y3         master_ring_pll_220m_0/inst/mmcme4_adv_inst/PSCLK
Low Pulse Width   Fast    MMCME4_ADV/PSCLK    n/a            1.000         4.999       3.999      MMCM_X0Y3         master_ring_pll_220m_0/inst/mmcme4_adv_inst/PSCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X10Y30     jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         4.999       4.457      RAMB36_X10Y30     jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         4.999       4.457      RAMB36_X11Y30     jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X11Y30     jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         4.999       4.458      RAMB36_X11Y31     jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         4.999       4.458      RAMB36_X11Y31     jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    DNA_PORTE2/CLK      n/a            2.275         4.999       2.724      CONFIG_SITE_X0Y0  DNA_PORTE2_inst/CLK
High Pulse Width  Fast    DNA_PORTE2/CLK      n/a            2.275         4.999       2.724      CONFIG_SITE_X0Y0  DNA_PORTE2_inst/CLK
High Pulse Width  Slow    MMCME4_ADV/PSCLK    n/a            1.000         4.999       3.999      MMCM_X0Y3         master_ring_pll_220m_0/inst/mmcme4_adv_inst/PSCLK
High Pulse Width  Fast    MMCME4_ADV/PSCLK    n/a            1.000         4.999       3.999      MMCM_X0Y3         master_ring_pll_220m_0/inst/mmcme4_adv_inst/PSCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         4.999       4.457      RAMB36_X10Y30     jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         4.999       4.458      RAMB36_X10Y30     jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         4.999       4.458      RAMB36_X11Y30     jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         4.999       4.458      RAMB36_X11Y30     jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         4.999       4.457      RAMB36_X11Y31     jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         4.999       4.458      RAMB36_X11Y31     jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_200_to_100
  To Clock:  clkfbout_clk_200_to_100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.043ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_200_to_100
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.333
Sources:            { clk_200_to_100_0/inst/mmcme4_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period  n/a     BUFGCE/I             n/a            1.290         3.333       2.043      BUFGCE_X0Y6  clk_200_to_100_0/inst/clkf_buf/I
Min Period  n/a     MMCME4_ADV/CLKFBOUT  n/a            1.071         3.333       2.262      MMCM_X0Y0    clk_200_to_100_0/inst/mmcme4_adv_inst/CLKFBOUT
Min Period  n/a     MMCME4_ADV/CLKFBIN   n/a            1.071         3.333       2.262      MMCM_X0Y0    clk_200_to_100_0/inst/mmcme4_adv_inst/CLKFBIN
Max Period  n/a     MMCME4_ADV/CLKFBIN   n/a            100.000       3.333       96.667     MMCM_X0Y0    clk_200_to_100_0/inst/mmcme4_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       16.360ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.013ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.468ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.360ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.262ns  (logic 0.501ns (22.149%)  route 1.761ns (77.851%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -6.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    6.143ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      0.833ns (routing 0.001ns, distribution 0.832ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.982     5.282    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.310 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.833     6.143    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y103        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     6.222 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          0.305     6.527    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X82Y102        LUT5 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.149     6.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          0.391     7.067    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X82Y105        LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.123     7.190 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch_i_1/O
                         net (fo=2, routed)           0.251     7.441    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_tdo[0]
    SLICE_X82Y102        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.150     7.591 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0/O
                         net (fo=1, routed)           0.814     8.405    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tdo
    CONFIG_SITE_X0Y0     BSCANE2                                      r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.235    24.765    
    CONFIG_SITE_X0Y0     BSCANE2 (Setup_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TDO)
                                                      0.000    24.765    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst
  -------------------------------------------------------------------
                         required time                         24.765    
                         arrival time                          -8.405    
  -------------------------------------------------------------------
                         slack                                 16.360    

Slack (MET) :             19.694ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.881ns  (logic 5.246ns (76.239%)  route 1.635ns (23.761%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.870ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.870ns = ( 51.870 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.701ns (routing 0.001ns, distribution 0.700ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.558    30.658    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X83Y103        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.146    30.804 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1/O
                         net (fo=32, routed)          1.077    31.881    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0
    SLICE_X84Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.680    51.145    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.701    51.870    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[21]/C
                         clock pessimism              0.000    51.870    
                         clock uncertainty           -0.235    51.635    
    SLICE_X84Y104        FDRE (Setup_EFF2_SLICEL_C_CE)
                                                     -0.060    51.575    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[21]
  -------------------------------------------------------------------
                         required time                         51.575    
                         arrival time                         -31.881    
  -------------------------------------------------------------------
                         slack                                 19.694    

Slack (MET) :             19.696ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.879ns  (logic 5.246ns (76.261%)  route 1.633ns (23.739%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.870ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.870ns = ( 51.870 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.701ns (routing 0.001ns, distribution 0.700ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.558    30.658    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X83Y103        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.146    30.804 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1/O
                         net (fo=32, routed)          1.075    31.879    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0
    SLICE_X84Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.680    51.145    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.701    51.870    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[20]/C
                         clock pessimism              0.000    51.870    
                         clock uncertainty           -0.235    51.635    
    SLICE_X84Y104        FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.060    51.575    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[20]
  -------------------------------------------------------------------
                         required time                         51.575    
                         arrival time                         -31.879    
  -------------------------------------------------------------------
                         slack                                 19.696    

Slack (MET) :             19.696ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.879ns  (logic 5.246ns (76.261%)  route 1.633ns (23.739%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.870ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.870ns = ( 51.870 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.701ns (routing 0.001ns, distribution 0.700ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.558    30.658    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X83Y103        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.146    30.804 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1/O
                         net (fo=32, routed)          1.075    31.879    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0
    SLICE_X84Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.680    51.145    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.701    51.870    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[22]/C
                         clock pessimism              0.000    51.870    
                         clock uncertainty           -0.235    51.635    
    SLICE_X84Y104        FDRE (Setup_FFF_SLICEL_C_CE)
                                                     -0.060    51.575    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[22]
  -------------------------------------------------------------------
                         required time                         51.575    
                         arrival time                         -31.879    
  -------------------------------------------------------------------
                         slack                                 19.696    

Slack (MET) :             20.029ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.632ns  (logic 5.348ns (80.639%)  route 1.284ns (19.361%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        1.871ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.871ns = ( 51.871 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.702ns (routing 0.001ns, distribution 0.701ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.587    30.687    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X82Y102        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125    30.812 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          0.391    31.203    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X82Y105        LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.123    31.326 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch_i_1/O
                         net (fo=2, routed)           0.306    31.632    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_tdo[0]
    SLICE_X83Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.680    51.145    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.702    51.871    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[31]/C
                         clock pessimism              0.000    51.871    
                         clock uncertainty           -0.235    51.636    
    SLICE_X83Y104        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025    51.661    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[31]
  -------------------------------------------------------------------
                         required time                         51.661    
                         arrival time                         -31.632    
  -------------------------------------------------------------------
                         slack                                 20.029    

Slack (MET) :             20.041ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.520ns  (logic 5.199ns (79.739%)  route 1.321ns (20.261%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.870ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.870ns = ( 51.870 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.701ns (routing 0.001ns, distribution 0.700ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_CAPTURE)
                                                      5.100    30.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                         net (fo=35, routed)          0.493    30.593    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_capture
    SLICE_X82Y102        LUT5 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.099    30.692 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1/O
                         net (fo=32, routed)          0.828    31.520    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0
    SLICE_X85Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.680    51.145    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.701    51.870    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[22]/C
                         clock pessimism              0.000    51.870    
                         clock uncertainty           -0.235    51.635    
    SLICE_X85Y104        FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.074    51.561    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[22]
  -------------------------------------------------------------------
                         required time                         51.561    
                         arrival time                         -31.520    
  -------------------------------------------------------------------
                         slack                                 20.041    

Slack (MET) :             20.041ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.520ns  (logic 5.199ns (79.739%)  route 1.321ns (20.261%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.870ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.870ns = ( 51.870 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.701ns (routing 0.001ns, distribution 0.700ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_CAPTURE)
                                                      5.100    30.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                         net (fo=35, routed)          0.493    30.593    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_capture
    SLICE_X82Y102        LUT5 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.099    30.692 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1/O
                         net (fo=32, routed)          0.828    31.520    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0
    SLICE_X85Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.680    51.145    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.701    51.870    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[23]/C
                         clock pessimism              0.000    51.870    
                         clock uncertainty           -0.235    51.635    
    SLICE_X85Y104        FDRE (Setup_CFF_SLICEM_C_R)
                                                     -0.074    51.561    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[23]
  -------------------------------------------------------------------
                         required time                         51.561    
                         arrival time                         -31.520    
  -------------------------------------------------------------------
                         slack                                 20.041    

Slack (MET) :             20.041ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.520ns  (logic 5.199ns (79.739%)  route 1.321ns (20.261%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.870ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.870ns = ( 51.870 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.701ns (routing 0.001ns, distribution 0.700ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_CAPTURE)
                                                      5.100    30.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                         net (fo=35, routed)          0.493    30.593    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_capture
    SLICE_X82Y102        LUT5 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.099    30.692 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1/O
                         net (fo=32, routed)          0.828    31.520    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0
    SLICE_X85Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.680    51.145    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.701    51.870    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[24]/C
                         clock pessimism              0.000    51.870    
                         clock uncertainty           -0.235    51.635    
    SLICE_X85Y104        FDRE (Setup_BFF_SLICEM_C_R)
                                                     -0.074    51.561    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[24]
  -------------------------------------------------------------------
                         required time                         51.561    
                         arrival time                         -31.520    
  -------------------------------------------------------------------
                         slack                                 20.041    

Slack (MET) :             20.041ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.520ns  (logic 5.199ns (79.739%)  route 1.321ns (20.261%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.870ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.870ns = ( 51.870 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.701ns (routing 0.001ns, distribution 0.700ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_CAPTURE)
                                                      5.100    30.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                         net (fo=35, routed)          0.493    30.593    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_capture
    SLICE_X82Y102        LUT5 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.099    30.692 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1/O
                         net (fo=32, routed)          0.828    31.520    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0
    SLICE_X85Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.680    51.145    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.701    51.870    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[25]/C
                         clock pessimism              0.000    51.870    
                         clock uncertainty           -0.235    51.635    
    SLICE_X85Y104        FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.074    51.561    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[25]
  -------------------------------------------------------------------
                         required time                         51.561    
                         arrival time                         -31.520    
  -------------------------------------------------------------------
                         slack                                 20.041    

Slack (MET) :             20.043ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.517ns  (logic 5.199ns (79.776%)  route 1.318ns (20.224%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.869ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.869ns = ( 51.869 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.700ns (routing 0.001ns, distribution 0.699ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_CAPTURE)
                                                      5.100    30.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                         net (fo=35, routed)          0.493    30.593    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_capture
    SLICE_X82Y102        LUT5 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.099    30.692 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1/O
                         net (fo=32, routed)          0.825    31.517    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0
    SLICE_X85Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.680    51.145    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.700    51.869    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y104        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[26]/C
                         clock pessimism              0.000    51.869    
                         clock uncertainty           -0.235    51.634    
    SLICE_X85Y104        FDRE (Setup_HFF_SLICEM_C_R)
                                                     -0.074    51.560    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[26]
  -------------------------------------------------------------------
                         required time                         51.560    
                         arrival time                         -31.517    
  -------------------------------------------------------------------
                         slack                                 20.043    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.060ns (38.710%)  route 0.095ns (61.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.154ns
    Source Clock Delay      (SCD):    1.877ns
    Clock Pessimism Removal (CPR):    4.213ns
  Clock Net Delay (Source):      0.708ns (routing 0.001ns, distribution 0.707ns)
  Clock Net Delay (Destination): 0.844ns (routing 0.001ns, distribution 0.843ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.680     1.145    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.708     1.877    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X83Y116        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y116        FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     1.937 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/Q
                         net (fo=2, routed)           0.095     2.032    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIG0
    SLICE_X82Y116        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.982     5.282    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.310 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.844     6.154    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X82Y116        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG/CLK
                         clock pessimism             -4.213     1.941    
    SLICE_X82Y116        RAMD32 (Hold_G5LUT_SLICEM_CLK_I)
                                                      0.078     2.019    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG
  -------------------------------------------------------------------
                         required time                         -2.019    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.093ns (54.386%)  route 0.078ns (45.614%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.122ns
    Source Clock Delay      (SCD):    1.870ns
    Clock Pessimism Removal (CPR):    4.159ns
  Clock Net Delay (Source):      0.701ns (routing 0.001ns, distribution 0.700ns)
  Clock Net Delay (Destination): 0.812ns (routing 0.001ns, distribution 0.811ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.680     1.145    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.701     1.870    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/m_bscan_tck[0]
    SLICE_X85Y111        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y111        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     1.931 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[1]/Q
                         net (fo=7, routed)           0.069     2.000    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[1]
    SLICE_X84Y111        LUT4 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.032     2.032 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt[3]_i_1/O
                         net (fo=1, routed)           0.009     2.041    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/p_0_in[3]
    SLICE_X84Y111        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.982     5.282    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.310 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.812     6.122    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/m_bscan_tck[0]
    SLICE_X84Y111        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[3]/C
                         clock pessimism             -4.159     1.963    
    SLICE_X84Y111        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     2.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.025    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.059ns (35.976%)  route 0.105ns (64.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.154ns
    Source Clock Delay      (SCD):    1.877ns
    Clock Pessimism Removal (CPR):    4.213ns
  Clock Net Delay (Source):      0.708ns (routing 0.001ns, distribution 0.707ns)
  Clock Net Delay (Destination): 0.844ns (routing 0.001ns, distribution 0.843ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.680     1.145    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.708     1.877    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X83Y116        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y116        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     1.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/Q
                         net (fo=2, routed)           0.105     2.041    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIA0
    SLICE_X82Y116        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.982     5.282    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.310 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.844     6.154    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X82Y116        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
                         clock pessimism             -4.213     1.941    
    SLICE_X82Y116        RAMD32 (Hold_A5LUT_SLICEM_CLK_I)
                                                      0.075     2.016    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA
  -------------------------------------------------------------------
                         required time                         -2.016    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.060ns (35.503%)  route 0.109ns (64.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.154ns
    Source Clock Delay      (SCD):    1.877ns
    Clock Pessimism Removal (CPR):    4.213ns
  Clock Net Delay (Source):      0.708ns (routing 0.001ns, distribution 0.707ns)
  Clock Net Delay (Destination): 0.844ns (routing 0.001ns, distribution 0.843ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.680     1.145    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.708     1.877    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X83Y116        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y116        FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060     1.937 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/Q
                         net (fo=2, routed)           0.109     2.046    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIF0
    SLICE_X82Y116        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.982     5.282    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.310 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.844     6.154    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X82Y116        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF/CLK
                         clock pessimism             -4.213     1.941    
    SLICE_X82Y116        RAMD32 (Hold_F5LUT_SLICEM_CLK_I)
                                                      0.078     2.019    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF
  -------------------------------------------------------------------
                         required time                         -2.019    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.082ns  (logic 0.039ns (47.561%)  route 0.043ns (52.439%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.535ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    4.071ns
  Clock Net Delay (Source):      0.461ns (routing 0.000ns, distribution 0.461ns)
  Clock Net Delay (Destination): 0.524ns (routing 0.001ns, distribution 0.523ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.515     0.980    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.997 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.461     1.458    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X82Y117        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y117        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.497 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/Q
                         net (fo=4, routed)           0.043     1.540    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[2]
    SLICE_X82Y117        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.692     4.992    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.011 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.524     5.535    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X82Y117        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -4.071     1.464    
    SLICE_X82Y117        FDCE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     1.511    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.511    
                         arrival time                           1.540    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.084ns  (logic 0.039ns (46.429%)  route 0.045ns (53.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.529ns
    Source Clock Delay      (SCD):    1.454ns
    Clock Pessimism Removal (CPR):    4.069ns
  Clock Net Delay (Source):      0.457ns (routing 0.000ns, distribution 0.457ns)
  Clock Net Delay (Destination): 0.518ns (routing 0.001ns, distribution 0.517ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.515     0.980    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.997 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.457     1.454    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X78Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y110        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.493 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[9]/Q
                         net (fo=2, routed)           0.045     1.538    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[9]
    SLICE_X78Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.692     4.992    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.011 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.518     5.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X78Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[8]/C
                         clock pessimism             -4.069     1.460    
    SLICE_X78Y110        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     1.506    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.506    
                         arrival time                           1.538    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_en_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.088ns  (logic 0.039ns (44.318%)  route 0.049ns (55.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.531ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    4.070ns
  Clock Net Delay (Source):      0.458ns (routing 0.000ns, distribution 0.458ns)
  Clock Net Delay (Destination): 0.520ns (routing 0.001ns, distribution 0.519ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.515     0.980    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.997 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.458     1.455    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X81Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y109        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.494 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg/Q
                         net (fo=6, routed)           0.049     1.543    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp
    SLICE_X81Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.692     4.992    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.011 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.520     5.531    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X81Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_en_reg/C
                         clock pessimism             -4.070     1.461    
    SLICE_X81Y109        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     1.507    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_en_reg
  -------------------------------------------------------------------
                         required time                         -1.507    
                         arrival time                           1.543    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.097ns (51.053%)  route 0.093ns (48.947%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.122ns
    Source Clock Delay      (SCD):    1.870ns
    Clock Pessimism Removal (CPR):    4.159ns
  Clock Net Delay (Source):      0.701ns (routing 0.001ns, distribution 0.700ns)
  Clock Net Delay (Destination): 0.812ns (routing 0.001ns, distribution 0.811ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.680     1.145    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.701     1.870    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/m_bscan_tck[0]
    SLICE_X85Y111        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y111        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     1.931 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[1]/Q
                         net (fo=7, routed)           0.069     2.000    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[1]
    SLICE_X84Y111        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.036     2.036 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt[2]_i_1/O
                         net (fo=1, routed)           0.024     2.060    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/p_0_in[2]
    SLICE_X84Y111        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.982     5.282    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.310 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.812     6.122    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/m_bscan_tck[0]
    SLICE_X84Y111        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[2]/C
                         clock pessimism             -4.159     1.963    
    SLICE_X84Y111        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     2.023    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.023    
                         arrival time                           2.060    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.090ns  (logic 0.060ns (66.667%)  route 0.030ns (33.333%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.533ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    4.070ns
  Clock Net Delay (Source):      0.460ns (routing 0.000ns, distribution 0.460ns)
  Clock Net Delay (Destination): 0.522ns (routing 0.001ns, distribution 0.521ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.515     0.980    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.997 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.460     1.457    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X80Y118        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y118        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.496 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[1]/Q
                         net (fo=1, routed)           0.023     1.519    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/shift_reg_in_reg[14][1]
    SLICE_X80Y118        LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.021     1.540 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/shift_reg_in[0]_i_1__2/O
                         net (fo=1, routed)           0.007     1.547    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO_n_15
    SLICE_X80Y118        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.692     4.992    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.011 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.522     5.533    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X80Y118        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[0]/C
                         clock pessimism             -4.070     1.463    
    SLICE_X80Y118        FDCE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     1.510    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.510    
                         arrival time                           1.547    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.090ns  (logic 0.059ns (65.556%)  route 0.031ns (34.444%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.528ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    4.070ns
  Clock Net Delay (Source):      0.455ns (routing 0.000ns, distribution 0.455ns)
  Clock Net Delay (Destination): 0.517ns (routing 0.001ns, distribution 0.516ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.515     0.980    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.997 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.455     1.452    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X84Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y109        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.491 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/Q
                         net (fo=6, routed)           0.025     1.516    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
    SLICE_X84Y109        LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.020     1.536 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT[2]_i_1/O
                         net (fo=1, routed)           0.006     1.542    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/p_0_in[2]
    SLICE_X84Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.692     4.992    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.011 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.517     5.528    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X84Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
                         clock pessimism             -4.070     1.458    
    SLICE_X84Y109        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.505    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.505    
                         arrival time                           1.542    
  -------------------------------------------------------------------
                         slack                                  0.037    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I    n/a            1.290         50.000      48.710     BUFGCE_X0Y38   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X82Y116  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X82Y116  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X82Y116  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X82Y116  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X82Y116  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X82Y116  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X82Y116  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X82Y116  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X82Y116  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X82Y116  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X82Y116  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X82Y116  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X82Y116  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X82Y116  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X82Y116  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X82Y116  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X82Y116  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X82Y116  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X82Y116  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X82Y116  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X82Y116  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X82Y116  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X82Y116  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X82Y116  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X82Y116  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X82Y116  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X82Y116  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X82Y116  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X82Y116  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ring_clk
  To Clock:  ring_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.587ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.587ns  (required time - arrival time)
  Source:                 raw_sample_din_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by ring_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DINADIN[10]
                            (rising edge-triggered cell RAMB36E2 clocked by ring_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ring_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ring_clk rise@5.000ns - ring_clk rise@0.000ns)
  Data Path Delay:        3.976ns  (logic 0.081ns (2.037%)  route 3.895ns (97.963%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.977ns = ( 6.977 - 5.000 ) 
    Source Clock Delay      (SCD):    2.183ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.062ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.183ns (routing 0.922ns, distribution 1.261ns)
  Clock Net Delay (Destination): 1.977ns (routing 0.844ns, distribution 1.133ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ring_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y73         BUFGCE                       0.000     0.000 r  ring_gen[0].ring_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         2.183     2.183    ring_clk[0]
    SLICE_X51Y263        FDRE                                         r  raw_sample_din_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y263        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     2.264 r  raw_sample_din_reg[50]/Q
                         net (fo=257, routed)         3.895     6.159    raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/dina[10]
    RAMB36_X3Y38         RAMB36E2                                     r  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DINADIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock ring_clk rise edge)
                                                      5.000     5.000 r  
    BUFGCE_X0Y73         BUFGCE                       0.000     5.000 r  ring_gen[0].ring_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         1.977     6.977    raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y38         RAMB36E2                                     r  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.078     7.055    
                         clock uncertainty           -0.047     7.008    
    RAMB36_X3Y38         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_DINADIN[10])
                                                     -0.262     6.746    raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          6.746    
                         arrival time                          -6.159    
  -------------------------------------------------------------------
                         slack                                  0.587    

Slack (MET) :             0.696ns  (required time - arrival time)
  Source:                 raw_sample_din_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by ring_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DINADIN[10]
                            (rising edge-triggered cell RAMB36E2 clocked by ring_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ring_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ring_clk rise@5.000ns - ring_clk rise@0.000ns)
  Data Path Delay:        3.869ns  (logic 0.081ns (2.094%)  route 3.788ns (97.906%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.979ns = ( 6.979 - 5.000 ) 
    Source Clock Delay      (SCD):    2.183ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.062ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.183ns (routing 0.922ns, distribution 1.261ns)
  Clock Net Delay (Destination): 1.979ns (routing 0.844ns, distribution 1.135ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ring_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y73         BUFGCE                       0.000     0.000 r  ring_gen[0].ring_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         2.183     2.183    ring_clk[0]
    SLICE_X51Y263        FDRE                                         r  raw_sample_din_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y263        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     2.264 r  raw_sample_din_reg[50]/Q
                         net (fo=257, routed)         3.788     6.052    raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/dina[10]
    RAMB36_X3Y37         RAMB36E2                                     r  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DINADIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock ring_clk rise edge)
                                                      5.000     5.000 r  
    BUFGCE_X0Y73         BUFGCE                       0.000     5.000 r  ring_gen[0].ring_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         1.979     6.979    raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y37         RAMB36E2                                     r  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.078     7.057    
                         clock uncertainty           -0.047     7.010    
    RAMB36_X3Y37         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_DINADIN[10])
                                                     -0.262     6.748    raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          6.748    
                         arrival time                          -6.052    
  -------------------------------------------------------------------
                         slack                                  0.696    

Slack (MET) :             0.894ns  (required time - arrival time)
  Source:                 raw_sample_din_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by ring_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[92].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DINADIN[14]
                            (rising edge-triggered cell RAMB36E2 clocked by ring_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ring_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ring_clk rise@5.000ns - ring_clk rise@0.000ns)
  Data Path Delay:        3.750ns  (logic 0.079ns (2.107%)  route 3.671ns (97.893%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.034ns = ( 7.034 - 5.000 ) 
    Source Clock Delay      (SCD):    2.166ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.062ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.166ns (routing 0.922ns, distribution 1.244ns)
  Clock Net Delay (Destination): 2.034ns (routing 0.844ns, distribution 1.190ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ring_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y73         BUFGCE                       0.000     0.000 r  ring_gen[0].ring_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         2.166     2.166    ring_clk[0]
    SLICE_X52Y263        FDRE                                         r  raw_sample_din_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y263        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     2.245 r  raw_sample_din_reg[54]/Q
                         net (fo=257, routed)         3.671     5.916    raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[92].ram.r/prim_noinit.ram/dina[14]
    RAMB36_X0Y44         RAMB36E2                                     r  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[92].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DINADIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock ring_clk rise edge)
                                                      5.000     5.000 r  
    BUFGCE_X0Y73         BUFGCE                       0.000     5.000 r  ring_gen[0].ring_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         2.034     7.034    raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[92].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y44         RAMB36E2                                     r  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[92].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.078     7.112    
                         clock uncertainty           -0.047     7.065    
    RAMB36_X0Y44         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_DINADIN[14])
                                                     -0.255     6.810    raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[92].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          6.810    
                         arrival time                          -5.916    
  -------------------------------------------------------------------
                         slack                                  0.894    

Slack (MET) :             0.948ns  (required time - arrival time)
  Source:                 raw_sample_din_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by ring_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DINADIN[10]
                            (rising edge-triggered cell RAMB36E2 clocked by ring_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ring_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ring_clk rise@5.000ns - ring_clk rise@0.000ns)
  Data Path Delay:        3.551ns  (logic 0.081ns (2.281%)  route 3.470ns (97.719%))
  Logic Levels:           0  
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.913ns = ( 6.913 - 5.000 ) 
    Source Clock Delay      (SCD):    2.183ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.062ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.183ns (routing 0.922ns, distribution 1.261ns)
  Clock Net Delay (Destination): 1.913ns (routing 0.844ns, distribution 1.069ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ring_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y73         BUFGCE                       0.000     0.000 r  ring_gen[0].ring_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         2.183     2.183    ring_clk[0]
    SLICE_X51Y263        FDRE                                         r  raw_sample_din_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y263        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     2.264 r  raw_sample_din_reg[50]/Q
                         net (fo=257, routed)         3.470     5.734    raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/dina[10]
    RAMB36_X4Y37         RAMB36E2                                     r  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DINADIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock ring_clk rise edge)
                                                      5.000     5.000 r  
    BUFGCE_X0Y73         BUFGCE                       0.000     5.000 r  ring_gen[0].ring_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         1.913     6.913    raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y37         RAMB36E2                                     r  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.078     6.991    
                         clock uncertainty           -0.047     6.944    
    RAMB36_X4Y37         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_DINADIN[10])
                                                     -0.262     6.682    raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          6.682    
                         arrival time                          -5.734    
  -------------------------------------------------------------------
                         slack                                  0.948    

Slack (MET) :             0.970ns  (required time - arrival time)
  Source:                 raw_sample_din_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by ring_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[184].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DINBDIN[0]
                            (rising edge-triggered cell RAMB36E2 clocked by ring_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ring_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ring_clk rise@5.000ns - ring_clk rise@0.000ns)
  Data Path Delay:        3.573ns  (logic 0.080ns (2.239%)  route 3.493ns (97.761%))
  Logic Levels:           0  
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.954ns = ( 6.954 - 5.000 ) 
    Source Clock Delay      (SCD):    2.171ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.062ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.171ns (routing 0.922ns, distribution 1.249ns)
  Clock Net Delay (Destination): 1.954ns (routing 0.844ns, distribution 1.110ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ring_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y73         BUFGCE                       0.000     0.000 r  ring_gen[0].ring_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         2.171     2.171    ring_clk[0]
    SLICE_X52Y259        FDRE                                         r  raw_sample_din_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y259        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     2.251 r  raw_sample_din_reg[24]/Q
                         net (fo=257, routed)         3.493     5.744    raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[184].ram.r/prim_noinit.ram/dina[32]
    RAMB36_X4Y67         RAMB36E2                                     r  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[184].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DINBDIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock ring_clk rise edge)
                                                      5.000     5.000 r  
    BUFGCE_X0Y73         BUFGCE                       0.000     5.000 r  ring_gen[0].ring_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         1.954     6.954    raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[184].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y67         RAMB36E2                                     r  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[184].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.086     7.040    
                         clock uncertainty           -0.047     6.993    
    RAMB36_X4Y67         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[0])
                                                     -0.279     6.714    raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[184].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          6.714    
                         arrival time                          -5.744    
  -------------------------------------------------------------------
                         slack                                  0.970    

Slack (MET) :             1.061ns  (required time - arrival time)
  Source:                 raw_sample_din_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by ring_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[162].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DINADIN[4]
                            (rising edge-triggered cell RAMB36E2 clocked by ring_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ring_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ring_clk rise@5.000ns - ring_clk rise@0.000ns)
  Data Path Delay:        3.538ns  (logic 0.080ns (2.261%)  route 3.458ns (97.739%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.030ns = ( 7.030 - 5.000 ) 
    Source Clock Delay      (SCD):    2.170ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.062ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.170ns (routing 0.922ns, distribution 1.248ns)
  Clock Net Delay (Destination): 2.030ns (routing 0.844ns, distribution 1.186ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ring_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y73         BUFGCE                       0.000     0.000 r  ring_gen[0].ring_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         2.170     2.170    ring_clk[0]
    SLICE_X49Y257        FDRE                                         r  raw_sample_din_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y257        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     2.250 r  raw_sample_din_reg[60]/Q
                         net (fo=257, routed)         3.458     5.708    raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[162].ram.r/prim_noinit.ram/dina[4]
    RAMB36_X3Y69         RAMB36E2                                     r  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[162].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DINADIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock ring_clk rise edge)
                                                      5.000     5.000 r  
    BUFGCE_X0Y73         BUFGCE                       0.000     5.000 r  ring_gen[0].ring_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         2.030     7.030    raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[162].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y69         RAMB36E2                                     r  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[162].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.086     7.116    
                         clock uncertainty           -0.047     7.069    
    RAMB36_X3Y69         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_DINADIN[4])
                                                     -0.300     6.769    raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[162].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          6.769    
                         arrival time                          -5.708    
  -------------------------------------------------------------------
                         slack                                  1.061    

Slack (MET) :             1.068ns  (required time - arrival time)
  Source:                 raw_sample_din_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by ring_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[106].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DINADIN[8]
                            (rising edge-triggered cell RAMB36E2 clocked by ring_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ring_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ring_clk rise@5.000ns - ring_clk rise@0.000ns)
  Data Path Delay:        3.517ns  (logic 0.079ns (2.246%)  route 3.438ns (97.754%))
  Logic Levels:           0  
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.999ns = ( 6.999 - 5.000 ) 
    Source Clock Delay      (SCD):    2.170ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.062ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.170ns (routing 0.922ns, distribution 1.248ns)
  Clock Net Delay (Destination): 1.999ns (routing 0.844ns, distribution 1.155ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ring_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y73         BUFGCE                       0.000     0.000 r  ring_gen[0].ring_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         2.170     2.170    ring_clk[0]
    SLICE_X52Y259        FDRE                                         r  raw_sample_din_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y259        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     2.249 r  raw_sample_din_reg[48]/Q
                         net (fo=257, routed)         3.438     5.687    raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[106].ram.r/prim_noinit.ram/dina[8]
    RAMB36_X8Y44         RAMB36E2                                     r  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[106].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DINADIN[8]
  -------------------------------------------------------------------    -------------------

                         (clock ring_clk rise edge)
                                                      5.000     5.000 r  
    BUFGCE_X0Y73         BUFGCE                       0.000     5.000 r  ring_gen[0].ring_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         1.999     6.999    raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[106].ram.r/prim_noinit.ram/clka
    RAMB36_X8Y44         RAMB36E2                                     r  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[106].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.078     7.077    
                         clock uncertainty           -0.047     7.030    
    RAMB36_X8Y44         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_DINADIN[8])
                                                     -0.275     6.755    raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[106].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          6.755    
                         arrival time                          -5.687    
  -------------------------------------------------------------------
                         slack                                  1.068    

Slack (MET) :             1.081ns  (required time - arrival time)
  Source:                 raw_sample_din_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by ring_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DINADIN[16]
                            (rising edge-triggered cell RAMB36E2 clocked by ring_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ring_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ring_clk rise@5.000ns - ring_clk rise@0.000ns)
  Data Path Delay:        3.525ns  (logic 0.078ns (2.213%)  route 3.447ns (97.787%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.022ns = ( 7.022 - 5.000 ) 
    Source Clock Delay      (SCD):    2.170ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.062ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.170ns (routing 0.922ns, distribution 1.248ns)
  Clock Net Delay (Destination): 2.022ns (routing 0.844ns, distribution 1.178ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ring_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y73         BUFGCE                       0.000     0.000 r  ring_gen[0].ring_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         2.170     2.170    ring_clk[0]
    SLICE_X52Y259        FDRE                                         r  raw_sample_din_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y259        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.248 r  raw_sample_din_reg[40]/Q
                         net (fo=257, routed)         3.447     5.695    raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/prim_noinit.ram/dina[16]
    RAMB36_X0Y42         RAMB36E2                                     r  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DINADIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock ring_clk rise edge)
                                                      5.000     5.000 r  
    BUFGCE_X0Y73         BUFGCE                       0.000     5.000 r  ring_gen[0].ring_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         2.022     7.022    raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y42         RAMB36E2                                     r  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.078     7.100    
                         clock uncertainty           -0.047     7.053    
    RAMB36_X0Y42         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_DINADIN[16])
                                                     -0.277     6.776    raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          6.776    
                         arrival time                          -5.695    
  -------------------------------------------------------------------
                         slack                                  1.081    

Slack (MET) :             1.082ns  (required time - arrival time)
  Source:                 raw_sample_din_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by ring_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DINADIN[14]
                            (rising edge-triggered cell RAMB36E2 clocked by ring_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ring_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ring_clk rise@5.000ns - ring_clk rise@0.000ns)
  Data Path Delay:        3.553ns  (logic 0.079ns (2.223%)  route 3.474ns (97.777%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.025ns = ( 7.025 - 5.000 ) 
    Source Clock Delay      (SCD):    2.166ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.062ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.166ns (routing 0.922ns, distribution 1.244ns)
  Clock Net Delay (Destination): 2.025ns (routing 0.844ns, distribution 1.181ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ring_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y73         BUFGCE                       0.000     0.000 r  ring_gen[0].ring_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         2.166     2.166    ring_clk[0]
    SLICE_X52Y263        FDRE                                         r  raw_sample_din_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y263        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     2.245 r  raw_sample_din_reg[54]/Q
                         net (fo=257, routed)         3.474     5.719    raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_noinit.ram/dina[14]
    RAMB36_X1Y44         RAMB36E2                                     r  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DINADIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock ring_clk rise edge)
                                                      5.000     5.000 r  
    BUFGCE_X0Y73         BUFGCE                       0.000     5.000 r  ring_gen[0].ring_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         2.025     7.025    raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y44         RAMB36E2                                     r  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.078     7.103    
                         clock uncertainty           -0.047     7.056    
    RAMB36_X1Y44         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_DINADIN[14])
                                                     -0.255     6.801    raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          6.801    
                         arrival time                          -5.719    
  -------------------------------------------------------------------
                         slack                                  1.082    

Slack (MET) :             1.091ns  (required time - arrival time)
  Source:                 raw_sample_din_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by ring_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[209].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DINADIN[4]
                            (rising edge-triggered cell RAMB36E2 clocked by ring_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ring_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ring_clk rise@5.000ns - ring_clk rise@0.000ns)
  Data Path Delay:        3.432ns  (logic 0.080ns (2.331%)  route 3.352ns (97.669%))
  Logic Levels:           0  
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.954ns = ( 6.954 - 5.000 ) 
    Source Clock Delay      (SCD):    2.170ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.062ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.170ns (routing 0.922ns, distribution 1.248ns)
  Clock Net Delay (Destination): 1.954ns (routing 0.844ns, distribution 1.110ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ring_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y73         BUFGCE                       0.000     0.000 r  ring_gen[0].ring_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         2.170     2.170    ring_clk[0]
    SLICE_X49Y257        FDRE                                         r  raw_sample_din_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y257        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     2.250 r  raw_sample_din_reg[60]/Q
                         net (fo=257, routed)         3.352     5.602    raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[209].ram.r/prim_noinit.ram/dina[4]
    RAMB36_X4Y65         RAMB36E2                                     r  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[209].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DINADIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock ring_clk rise edge)
                                                      5.000     5.000 r  
    BUFGCE_X0Y73         BUFGCE                       0.000     5.000 r  ring_gen[0].ring_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         1.954     6.954    raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[209].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y65         RAMB36E2                                     r  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[209].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.086     7.040    
                         clock uncertainty           -0.047     6.993    
    RAMB36_X4Y65         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_DINADIN[4])
                                                     -0.300     6.693    raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[209].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          6.693    
                         arrival time                          -5.602    
  -------------------------------------------------------------------
                         slack                                  1.091    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ring_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ring_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ring_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ring_clk rise@0.000ns - ring_clk rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.058ns (32.584%)  route 0.120ns (67.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.172ns
    Source Clock Delay      (SCD):    1.933ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Net Delay (Source):      1.933ns (routing 0.844ns, distribution 1.089ns)
  Clock Net Delay (Destination): 2.172ns (routing 0.922ns, distribution 1.250ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ring_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y73         BUFGCE                       0.000     0.000 r  ring_gen[0].ring_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         1.933     1.933    raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X46Y259        FDRE                                         r  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y259        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     1.991 r  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]/Q
                         net (fo=3, routed)           0.120     2.111    raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/D[7]
    SLICE_X45Y260        FDRE                                         r  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ring_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y73         BUFGCE                       0.000     0.000 r  ring_gen[0].ring_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         2.172     2.172    raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X45Y260        FDRE                                         r  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]/C
                         clock pessimism             -0.143     2.029    
    SLICE_X45Y260        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.060     2.089    raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.089    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 ring_gen[1].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ring_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ring_gen[1].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ring_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ring_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ring_clk rise@0.000ns - ring_clk rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.058ns (33.143%)  route 0.117ns (66.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    1.881ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Net Delay (Source):      1.881ns (routing 0.990ns, distribution 0.891ns)
  Clock Net Delay (Destination): 2.122ns (routing 1.087ns, distribution 1.035ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ring_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y72         BUFGCE                       0.000     0.000 r  ring_gen[1].ring_bufg/O
    X2Y2 (CLOCK_ROOT)    net (fo=121, routed)         1.881     1.881    ring_gen[1].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X72Y87         FDRE                                         r  ring_gen[1].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y87         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     1.939 r  ring_gen[1].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]/Q
                         net (fo=3, routed)           0.117     2.056    ring_gen[1].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[6]
    SLICE_X73Y87         FDRE                                         r  ring_gen[1].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ring_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y72         BUFGCE                       0.000     0.000 r  ring_gen[1].ring_bufg/O
    X2Y2 (CLOCK_ROOT)    net (fo=121, routed)         2.122     2.122    ring_gen[1].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X73Y87         FDRE                                         r  ring_gen[1].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]/C
                         clock pessimism             -0.150     1.972    
    SLICE_X73Y87         FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.060     2.032    ring_gen[1].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.032    
                         arrival time                           2.056    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 ring_gen[1].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ring_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ring_gen[1].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ring_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ring_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ring_clk rise@0.000ns - ring_clk rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.059ns (45.385%)  route 0.071ns (54.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.121ns
    Source Clock Delay      (SCD):    1.879ns
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Net Delay (Source):      1.879ns (routing 0.990ns, distribution 0.889ns)
  Clock Net Delay (Destination): 2.121ns (routing 1.087ns, distribution 1.034ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ring_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y72         BUFGCE                       0.000     0.000 r  ring_gen[1].ring_bufg/O
    X2Y2 (CLOCK_ROOT)    net (fo=121, routed)         1.879     1.879    ring_gen[1].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X72Y87         FDRE                                         r  ring_gen[1].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y87         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     1.938 r  ring_gen[1].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/Q
                         net (fo=3, routed)           0.071     2.009    ring_gen[1].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[2]
    SLICE_X72Y88         FDRE                                         r  ring_gen[1].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ring_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y72         BUFGCE                       0.000     0.000 r  ring_gen[1].ring_bufg/O
    X2Y2 (CLOCK_ROOT)    net (fo=121, routed)         2.121     2.121    ring_gen[1].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X72Y88         FDRE                                         r  ring_gen[1].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.202     1.919    
    SLICE_X72Y88         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.062     1.981    ring_gen[1].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.981    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ring_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ring_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ring_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ring_clk rise@0.000ns - ring_clk rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.058ns (30.052%)  route 0.135ns (69.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.179ns
    Source Clock Delay      (SCD):    1.934ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Net Delay (Source):      1.934ns (routing 0.844ns, distribution 1.090ns)
  Clock Net Delay (Destination): 2.179ns (routing 0.922ns, distribution 1.257ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ring_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y73         BUFGCE                       0.000     0.000 r  ring_gen[0].ring_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         1.934     1.934    raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X46Y259        FDRE                                         r  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y259        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.058     1.992 r  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/Q
                         net (fo=3, routed)           0.135     2.127    raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/D[1]
    SLICE_X45Y258        FDRE                                         r  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ring_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y73         BUFGCE                       0.000     0.000 r  ring_gen[0].ring_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         2.179     2.179    raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X45Y258        FDRE                                         r  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.143     2.036    
    SLICE_X45Y258        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     2.098    raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.098    
                         arrival time                           2.127    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 ring_gen[1].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ring_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ring_gen[1].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ring_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ring_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ring_clk rise@0.000ns - ring_clk rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.060ns (33.708%)  route 0.118ns (66.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.126ns
    Source Clock Delay      (SCD):    1.887ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Net Delay (Source):      1.887ns (routing 0.990ns, distribution 0.897ns)
  Clock Net Delay (Destination): 2.126ns (routing 1.087ns, distribution 1.039ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ring_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y72         BUFGCE                       0.000     0.000 r  ring_gen[1].ring_bufg/O
    X2Y2 (CLOCK_ROOT)    net (fo=121, routed)         1.887     1.887    ring_gen[1].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X73Y87         FDRE                                         r  ring_gen[1].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y87         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.060     1.947 r  ring_gen[1].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]/Q
                         net (fo=2, routed)           0.118     2.065    ring_gen[1].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[12]_0[7]
    SLICE_X72Y88         FDRE                                         r  ring_gen[1].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ring_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y72         BUFGCE                       0.000     0.000 r  ring_gen[1].ring_bufg/O
    X2Y2 (CLOCK_ROOT)    net (fo=121, routed)         2.126     2.126    ring_gen[1].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X72Y88         FDRE                                         r  ring_gen[1].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/C
                         clock pessimism             -0.150     1.976    
    SLICE_X72Y88         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     2.036    ring_gen[1].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.036    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 ring_gen[1].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/C
                            (rising edge-triggered cell FDRE clocked by ring_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ring_gen[1].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ring_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ring_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ring_clk rise@0.000ns - ring_clk rise@0.000ns)
  Data Path Delay:        0.122ns  (logic 0.054ns (44.262%)  route 0.068ns (55.738%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.314ns
    Source Clock Delay      (SCD):    1.164ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Net Delay (Source):      1.164ns (routing 0.594ns, distribution 0.570ns)
  Clock Net Delay (Destination): 1.314ns (routing 0.662ns, distribution 0.652ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ring_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y72         BUFGCE                       0.000     0.000 r  ring_gen[1].ring_bufg/O
    X2Y2 (CLOCK_ROOT)    net (fo=121, routed)         1.164     1.164    ring_gen[1].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X76Y87         FDRE                                         r  ring_gen[1].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y87         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.203 r  ring_gen[1].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/Q
                         net (fo=5, routed)           0.053     1.256    ring_gen[1].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[1][11]
    SLICE_X75Y87         LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.015     1.271 r  ring_gen[1].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[9]_i_1/O
                         net (fo=1, routed)           0.015     1.286    ring_gen[1].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/binval[9]
    SLICE_X75Y87         FDRE                                         r  ring_gen[1].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ring_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y72         BUFGCE                       0.000     0.000 r  ring_gen[1].ring_bufg/O
    X2Y2 (CLOCK_ROOT)    net (fo=121, routed)         1.314     1.314    ring_gen[1].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X75Y87         FDRE                                         r  ring_gen[1].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[9]/C
                         clock pessimism             -0.104     1.210    
    SLICE_X75Y87         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     1.256    ring_gen[1].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           1.286    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 ring_gen[1].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ring_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ring_gen[1].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ring_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ring_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ring_clk rise@0.000ns - ring_clk rise@0.000ns)
  Data Path Delay:        0.135ns  (logic 0.058ns (42.963%)  route 0.077ns (57.037%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.126ns
    Source Clock Delay      (SCD):    1.881ns
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Net Delay (Source):      1.881ns (routing 0.990ns, distribution 0.891ns)
  Clock Net Delay (Destination): 2.126ns (routing 1.087ns, distribution 1.039ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ring_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y72         BUFGCE                       0.000     0.000 r  ring_gen[1].ring_bufg/O
    X2Y2 (CLOCK_ROOT)    net (fo=121, routed)         1.881     1.881    ring_gen[1].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X72Y87         FDRE                                         r  ring_gen[1].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y87         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     1.939 r  ring_gen[1].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[8]/Q
                         net (fo=3, routed)           0.077     2.016    ring_gen[1].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[8]
    SLICE_X72Y88         FDRE                                         r  ring_gen[1].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ring_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y72         BUFGCE                       0.000     0.000 r  ring_gen[1].ring_bufg/O
    X2Y2 (CLOCK_ROOT)    net (fo=121, routed)         2.126     2.126    ring_gen[1].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X72Y88         FDRE                                         r  ring_gen[1].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[8]/C
                         clock pessimism             -0.202     1.924    
    SLICE_X72Y88         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     1.986    ring_gen[1].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.986    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 ring_gen[1].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ring_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ring_gen[1].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ring_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ring_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ring_clk rise@0.000ns - ring_clk rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.059ns (44.361%)  route 0.074ns (55.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.121ns
    Source Clock Delay      (SCD):    1.879ns
    Clock Pessimism Removal (CPR):    0.202ns
  Clock Net Delay (Source):      1.879ns (routing 0.990ns, distribution 0.889ns)
  Clock Net Delay (Destination): 2.121ns (routing 1.087ns, distribution 1.034ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ring_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y72         BUFGCE                       0.000     0.000 r  ring_gen[1].ring_bufg/O
    X2Y2 (CLOCK_ROOT)    net (fo=121, routed)         1.879     1.879    ring_gen[1].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X72Y87         FDRE                                         r  ring_gen[1].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y87         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     1.938 r  ring_gen[1].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/Q
                         net (fo=3, routed)           0.074     2.012    ring_gen[1].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[4]
    SLICE_X72Y88         FDRE                                         r  ring_gen[1].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ring_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y72         BUFGCE                       0.000     0.000 r  ring_gen[1].ring_bufg/O
    X2Y2 (CLOCK_ROOT)    net (fo=121, routed)         2.121     2.121    ring_gen[1].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X72Y88         FDRE                                         r  ring_gen[1].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/C
                         clock pessimism             -0.202     1.919    
    SLICE_X72Y88         FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.062     1.981    ring_gen[1].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.981    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 ring_gen[1].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/C
                            (rising edge-triggered cell FDRE clocked by ring_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ring_gen[1].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ring_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ring_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ring_clk rise@0.000ns - ring_clk rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.053ns (41.732%)  route 0.074ns (58.268%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.314ns
    Source Clock Delay      (SCD):    1.164ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Net Delay (Source):      1.164ns (routing 0.594ns, distribution 0.570ns)
  Clock Net Delay (Destination): 1.314ns (routing 0.662ns, distribution 0.652ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ring_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y72         BUFGCE                       0.000     0.000 r  ring_gen[1].ring_bufg/O
    X2Y2 (CLOCK_ROOT)    net (fo=121, routed)         1.164     1.164    ring_gen[1].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X76Y87         FDRE                                         r  ring_gen[1].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y87         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.203 r  ring_gen[1].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/Q
                         net (fo=5, routed)           0.057     1.260    ring_gen[1].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[1][11]
    SLICE_X75Y87         LUT5 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.014     1.274 r  ring_gen[1].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[8]_i_1/O
                         net (fo=1, routed)           0.017     1.291    ring_gen[1].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/binval[8]
    SLICE_X75Y87         FDRE                                         r  ring_gen[1].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ring_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y72         BUFGCE                       0.000     0.000 r  ring_gen[1].ring_bufg/O
    X2Y2 (CLOCK_ROOT)    net (fo=121, routed)         1.314     1.314    ring_gen[1].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X75Y87         FDRE                                         r  ring_gen[1].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[8]/C
                         clock pessimism             -0.104     1.210    
    SLICE_X75Y87         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     1.256    ring_gen[1].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           1.291    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
                            (rising edge-triggered cell FDRE clocked by ring_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ring_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ring_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ring_clk rise@0.000ns - ring_clk rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.062ns (47.692%)  route 0.068ns (52.308%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.317ns
    Source Clock Delay      (SCD):    1.179ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Net Delay (Source):      1.179ns (routing 0.501ns, distribution 0.678ns)
  Clock Net Delay (Destination): 1.317ns (routing 0.552ns, distribution 0.765ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ring_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y73         BUFGCE                       0.000     0.000 r  ring_gen[0].ring_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         1.179     1.179    raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X46Y257        FDRE                                         r  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y257        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040     1.219 r  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/Q
                         net (fo=2, routed)           0.052     1.271    raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[1][5]
    SLICE_X45Y257        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.022     1.293 r  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[5]_i_1/O
                         net (fo=1, routed)           0.016     1.309    raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/binval[5]
    SLICE_X45Y257        FDRE                                         r  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ring_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y73         BUFGCE                       0.000     0.000 r  ring_gen[0].ring_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         1.317     1.317    raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X45Y257        FDRE                                         r  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[5]/C
                         clock pessimism             -0.093     1.224    
    SLICE_X45Y257        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.270    raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.270    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.039    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ring_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ring_gen[0].ring_bufg/O ring_gen[1].ring_bufg/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         5.000       3.645      RAMB36_X3Y47  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         5.000       3.645      RAMB36_X8Y40  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         5.000       3.645      RAMB36_X9Y41  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         5.000       3.645      RAMB36_X6Y44  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         5.000       3.645      RAMB36_X8Y41  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[103].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         5.000       3.645      RAMB36_X8Y43  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[104].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         5.000       3.645      RAMB36_X8Y42  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[105].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         5.000       3.645      RAMB36_X8Y44  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[106].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         5.000       3.645      RAMB36_X9Y43  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[107].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         5.000       3.645      RAMB36_X9Y44  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[108].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Max Period        n/a     MMCME4_ADV/CLKIN1   n/a            100.000       5.000       95.000     MMCM_X0Y3     master_ring_pll_220m_0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1   n/a            1.750         2.500       0.750      MMCM_X0Y3     master_ring_pll_220m_0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1   n/a            1.750         2.500       0.750      MMCM_X0Y3     master_ring_pll_220m_0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         2.500       1.958      RAMB36_X3Y47  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         2.500       1.958      RAMB36_X3Y47  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         2.500       1.958      RAMB36_X8Y40  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         2.500       1.958      RAMB36_X8Y40  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         2.500       1.958      RAMB36_X9Y41  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         2.500       1.958      RAMB36_X9Y41  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         2.500       1.958      RAMB36_X6Y44  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         2.500       1.958      RAMB36_X6Y44  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
High Pulse Width  Slow    MMCME4_ADV/CLKIN1   n/a            1.750         2.500       0.750      MMCM_X0Y3     master_ring_pll_220m_0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1   n/a            1.750         2.500       0.750      MMCM_X0Y3     master_ring_pll_220m_0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         2.500       1.958      RAMB36_X3Y47  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         2.500       1.958      RAMB36_X3Y47  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         2.500       1.958      RAMB36_X8Y40  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         2.500       1.958      RAMB36_X8Y40  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         2.500       1.958      RAMB36_X9Y41  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         2.500       1.958      RAMB36_X9Y41  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         2.500       1.958      RAMB36_X6Y44  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         2.500       1.958      RAMB36_X6Y44  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_master_ring_pll_220m
  To Clock:  clkfbout_master_ring_pll_220m

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.710ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_master_ring_pll_220m
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { master_ring_pll_220m_0/inst/mmcme4_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     BUFGCE/I             n/a            1.290         5.000       3.710      BUFGCE_X0Y76  master_ring_pll_220m_0/inst/clkf_buf/I
Min Period  n/a     MMCME4_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCM_X0Y3     master_ring_pll_220m_0/inst/mmcme4_adv_inst/CLKFBOUT
Min Period  n/a     MMCME4_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCM_X0Y3     master_ring_pll_220m_0/inst/mmcme4_adv_inst/CLKFBIN
Max Period  n/a     MMCME4_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCM_X0Y3     master_ring_pll_220m_0/inst/mmcme4_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  master_ring_pll_clk_master_ring_pll_220m
  To Clock:  master_ring_pll_clk_master_ring_pll_220m

Setup :            0  Failing Endpoints,  Worst Slack        1.940ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.958ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.940ns  (required time - arrival time)
  Source:                 jitter_vio_m_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by master_ring_pll_clk_master_ring_pll_220m  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            jitter_gen[1].jitter_counter_reg[1][12]/CE
                            (rising edge-triggered cell FDRE clocked by master_ring_pll_clk_master_ring_pll_220m  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             master_ring_pll_clk_master_ring_pll_220m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (master_ring_pll_clk_master_ring_pll_220m rise@5.000ns - master_ring_pll_clk_master_ring_pll_220m rise@0.000ns)
  Data Path Delay:        2.841ns  (logic 0.561ns (19.747%)  route 2.280ns (80.253%))
  Logic Levels:           7  (LUT5=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.145ns = ( 7.145 - 5.000 ) 
    Source Clock Delay      (SCD):    2.093ns
    Clock Pessimism Removal (CPR):    -0.150ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.011ns (routing 1.076ns, distribution 0.935ns)
  Clock Net Delay (Destination): 1.773ns (routing 0.979ns, distribution 0.794ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_ring_pll_clk_master_ring_pll_220m rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y73         BUFGCE                       0.000     0.000 r  ring_gen[0].ring_bufg/O
                         net (fo=593, routed)         2.215     2.215    master_ring_pll_220m_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.406    -0.191 r  master_ring_pll_220m_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     0.054    master_ring_pll_220m_0/inst/master_ring_pll_clk_master_ring_pll_220m
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.082 r  master_ring_pll_220m_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=2354, routed)        2.011     2.093    master_ring_pll_clk
    SLICE_X82Y161        FDRE                                         r  jitter_vio_m_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y161        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     2.170 r  jitter_vio_m_q_reg[2]/Q
                         net (fo=128, routed)         0.895     3.065    jitter_vio_m_q[2]
    SLICE_X88Y171        MUXF7 (Prop_F7MUX_EF_SLICEM_S_O)
                                                      0.070     3.135 r  jitter_gen[1].jitter_counter_reg[1][17]_i_220/O
                         net (fo=1, routed)           0.000     3.135    jitter_gen[1].jitter_counter_reg[1][17]_i_220_n_0
    SLICE_X88Y171        MUXF8 (Prop_F8MUX_TOP_SLICEM_I1_O)
                                                      0.028     3.163 r  jitter_gen[1].jitter_counter_reg[1][17]_i_95/O
                         net (fo=1, routed)           0.252     3.415    jitter_gen[1].jitter_counter_reg[1][17]_i_95_n_0
    SLICE_X90Y169        LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.125     3.540 r  jitter_gen[1].jitter_counter[1][17]_i_34/O
                         net (fo=1, routed)           0.011     3.551    jitter_gen[1].jitter_counter[1][17]_i_34_n_0
    SLICE_X90Y169        MUXF7 (Prop_F7MUX_AB_SLICEM_I1_O)
                                                      0.058     3.609 r  jitter_gen[1].jitter_counter_reg[1][17]_i_18/O
                         net (fo=1, routed)           0.000     3.609    jitter_gen[1].jitter_counter_reg[1][17]_i_18_n_0
    SLICE_X90Y169        MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.028     3.637 r  jitter_gen[1].jitter_counter_reg[1][17]_i_8/O
                         net (fo=1, routed)           0.571     4.208    jitter_gen[1].jitter_counter_reg[1][17]_i_8_n_0
    SLICE_X84Y162        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.124     4.332 r  jitter_gen[1].jitter_counter[1][17]_i_3/O
                         net (fo=2, routed)           0.306     4.638    jitter_gen[1].jitter_counter_reg[1]2
    SLICE_X84Y146        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     4.689 r  jitter_gen[1].jitter_counter[1][17]_i_1/O
                         net (fo=17, routed)          0.245     4.934    jitter_gen[1].jitter_counter_reg[1]0
    SLICE_X84Y145        FDRE                                         r  jitter_gen[1].jitter_counter_reg[1][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock master_ring_pll_clk_master_ring_pll_220m rise edge)
                                                      5.000     5.000 r  
    BUFGCE_X0Y73         BUFGCE                       0.000     5.000 r  ring_gen[0].ring_bufg/O
                         net (fo=593, routed)         2.005     7.005    master_ring_pll_220m_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.872     5.133 r  master_ring_pll_220m_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     5.348    master_ring_pll_220m_0/inst/master_ring_pll_clk_master_ring_pll_220m
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.372 r  master_ring_pll_220m_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=2354, routed)        1.773     7.145    master_ring_pll_clk
    SLICE_X84Y145        FDRE                                         r  jitter_gen[1].jitter_counter_reg[1][12]/C
                         clock pessimism             -0.150     6.995    
                         clock uncertainty           -0.061     6.934    
    SLICE_X84Y145        FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.060     6.874    jitter_gen[1].jitter_counter_reg[1][12]
  -------------------------------------------------------------------
                         required time                          6.874    
                         arrival time                          -4.934    
  -------------------------------------------------------------------
                         slack                                  1.940    

Slack (MET) :             1.940ns  (required time - arrival time)
  Source:                 jitter_vio_m_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by master_ring_pll_clk_master_ring_pll_220m  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            jitter_gen[1].jitter_counter_reg[1][13]/CE
                            (rising edge-triggered cell FDRE clocked by master_ring_pll_clk_master_ring_pll_220m  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             master_ring_pll_clk_master_ring_pll_220m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (master_ring_pll_clk_master_ring_pll_220m rise@5.000ns - master_ring_pll_clk_master_ring_pll_220m rise@0.000ns)
  Data Path Delay:        2.841ns  (logic 0.561ns (19.747%)  route 2.280ns (80.253%))
  Logic Levels:           7  (LUT5=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.145ns = ( 7.145 - 5.000 ) 
    Source Clock Delay      (SCD):    2.093ns
    Clock Pessimism Removal (CPR):    -0.150ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.011ns (routing 1.076ns, distribution 0.935ns)
  Clock Net Delay (Destination): 1.773ns (routing 0.979ns, distribution 0.794ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_ring_pll_clk_master_ring_pll_220m rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y73         BUFGCE                       0.000     0.000 r  ring_gen[0].ring_bufg/O
                         net (fo=593, routed)         2.215     2.215    master_ring_pll_220m_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.406    -0.191 r  master_ring_pll_220m_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     0.054    master_ring_pll_220m_0/inst/master_ring_pll_clk_master_ring_pll_220m
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.082 r  master_ring_pll_220m_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=2354, routed)        2.011     2.093    master_ring_pll_clk
    SLICE_X82Y161        FDRE                                         r  jitter_vio_m_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y161        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     2.170 r  jitter_vio_m_q_reg[2]/Q
                         net (fo=128, routed)         0.895     3.065    jitter_vio_m_q[2]
    SLICE_X88Y171        MUXF7 (Prop_F7MUX_EF_SLICEM_S_O)
                                                      0.070     3.135 r  jitter_gen[1].jitter_counter_reg[1][17]_i_220/O
                         net (fo=1, routed)           0.000     3.135    jitter_gen[1].jitter_counter_reg[1][17]_i_220_n_0
    SLICE_X88Y171        MUXF8 (Prop_F8MUX_TOP_SLICEM_I1_O)
                                                      0.028     3.163 r  jitter_gen[1].jitter_counter_reg[1][17]_i_95/O
                         net (fo=1, routed)           0.252     3.415    jitter_gen[1].jitter_counter_reg[1][17]_i_95_n_0
    SLICE_X90Y169        LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.125     3.540 r  jitter_gen[1].jitter_counter[1][17]_i_34/O
                         net (fo=1, routed)           0.011     3.551    jitter_gen[1].jitter_counter[1][17]_i_34_n_0
    SLICE_X90Y169        MUXF7 (Prop_F7MUX_AB_SLICEM_I1_O)
                                                      0.058     3.609 r  jitter_gen[1].jitter_counter_reg[1][17]_i_18/O
                         net (fo=1, routed)           0.000     3.609    jitter_gen[1].jitter_counter_reg[1][17]_i_18_n_0
    SLICE_X90Y169        MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.028     3.637 r  jitter_gen[1].jitter_counter_reg[1][17]_i_8/O
                         net (fo=1, routed)           0.571     4.208    jitter_gen[1].jitter_counter_reg[1][17]_i_8_n_0
    SLICE_X84Y162        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.124     4.332 r  jitter_gen[1].jitter_counter[1][17]_i_3/O
                         net (fo=2, routed)           0.306     4.638    jitter_gen[1].jitter_counter_reg[1]2
    SLICE_X84Y146        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     4.689 r  jitter_gen[1].jitter_counter[1][17]_i_1/O
                         net (fo=17, routed)          0.245     4.934    jitter_gen[1].jitter_counter_reg[1]0
    SLICE_X84Y145        FDRE                                         r  jitter_gen[1].jitter_counter_reg[1][13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock master_ring_pll_clk_master_ring_pll_220m rise edge)
                                                      5.000     5.000 r  
    BUFGCE_X0Y73         BUFGCE                       0.000     5.000 r  ring_gen[0].ring_bufg/O
                         net (fo=593, routed)         2.005     7.005    master_ring_pll_220m_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.872     5.133 r  master_ring_pll_220m_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     5.348    master_ring_pll_220m_0/inst/master_ring_pll_clk_master_ring_pll_220m
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.372 r  master_ring_pll_220m_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=2354, routed)        1.773     7.145    master_ring_pll_clk
    SLICE_X84Y145        FDRE                                         r  jitter_gen[1].jitter_counter_reg[1][13]/C
                         clock pessimism             -0.150     6.995    
                         clock uncertainty           -0.061     6.934    
    SLICE_X84Y145        FDRE (Setup_FFF_SLICEL_C_CE)
                                                     -0.060     6.874    jitter_gen[1].jitter_counter_reg[1][13]
  -------------------------------------------------------------------
                         required time                          6.874    
                         arrival time                          -4.934    
  -------------------------------------------------------------------
                         slack                                  1.940    

Slack (MET) :             1.940ns  (required time - arrival time)
  Source:                 jitter_vio_m_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by master_ring_pll_clk_master_ring_pll_220m  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            jitter_gen[1].jitter_counter_reg[1][14]/CE
                            (rising edge-triggered cell FDRE clocked by master_ring_pll_clk_master_ring_pll_220m  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             master_ring_pll_clk_master_ring_pll_220m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (master_ring_pll_clk_master_ring_pll_220m rise@5.000ns - master_ring_pll_clk_master_ring_pll_220m rise@0.000ns)
  Data Path Delay:        2.841ns  (logic 0.561ns (19.747%)  route 2.280ns (80.253%))
  Logic Levels:           7  (LUT5=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.145ns = ( 7.145 - 5.000 ) 
    Source Clock Delay      (SCD):    2.093ns
    Clock Pessimism Removal (CPR):    -0.150ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.011ns (routing 1.076ns, distribution 0.935ns)
  Clock Net Delay (Destination): 1.773ns (routing 0.979ns, distribution 0.794ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_ring_pll_clk_master_ring_pll_220m rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y73         BUFGCE                       0.000     0.000 r  ring_gen[0].ring_bufg/O
                         net (fo=593, routed)         2.215     2.215    master_ring_pll_220m_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.406    -0.191 r  master_ring_pll_220m_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     0.054    master_ring_pll_220m_0/inst/master_ring_pll_clk_master_ring_pll_220m
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.082 r  master_ring_pll_220m_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=2354, routed)        2.011     2.093    master_ring_pll_clk
    SLICE_X82Y161        FDRE                                         r  jitter_vio_m_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y161        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     2.170 r  jitter_vio_m_q_reg[2]/Q
                         net (fo=128, routed)         0.895     3.065    jitter_vio_m_q[2]
    SLICE_X88Y171        MUXF7 (Prop_F7MUX_EF_SLICEM_S_O)
                                                      0.070     3.135 r  jitter_gen[1].jitter_counter_reg[1][17]_i_220/O
                         net (fo=1, routed)           0.000     3.135    jitter_gen[1].jitter_counter_reg[1][17]_i_220_n_0
    SLICE_X88Y171        MUXF8 (Prop_F8MUX_TOP_SLICEM_I1_O)
                                                      0.028     3.163 r  jitter_gen[1].jitter_counter_reg[1][17]_i_95/O
                         net (fo=1, routed)           0.252     3.415    jitter_gen[1].jitter_counter_reg[1][17]_i_95_n_0
    SLICE_X90Y169        LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.125     3.540 r  jitter_gen[1].jitter_counter[1][17]_i_34/O
                         net (fo=1, routed)           0.011     3.551    jitter_gen[1].jitter_counter[1][17]_i_34_n_0
    SLICE_X90Y169        MUXF7 (Prop_F7MUX_AB_SLICEM_I1_O)
                                                      0.058     3.609 r  jitter_gen[1].jitter_counter_reg[1][17]_i_18/O
                         net (fo=1, routed)           0.000     3.609    jitter_gen[1].jitter_counter_reg[1][17]_i_18_n_0
    SLICE_X90Y169        MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.028     3.637 r  jitter_gen[1].jitter_counter_reg[1][17]_i_8/O
                         net (fo=1, routed)           0.571     4.208    jitter_gen[1].jitter_counter_reg[1][17]_i_8_n_0
    SLICE_X84Y162        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.124     4.332 r  jitter_gen[1].jitter_counter[1][17]_i_3/O
                         net (fo=2, routed)           0.306     4.638    jitter_gen[1].jitter_counter_reg[1]2
    SLICE_X84Y146        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     4.689 r  jitter_gen[1].jitter_counter[1][17]_i_1/O
                         net (fo=17, routed)          0.245     4.934    jitter_gen[1].jitter_counter_reg[1]0
    SLICE_X84Y145        FDRE                                         r  jitter_gen[1].jitter_counter_reg[1][14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock master_ring_pll_clk_master_ring_pll_220m rise edge)
                                                      5.000     5.000 r  
    BUFGCE_X0Y73         BUFGCE                       0.000     5.000 r  ring_gen[0].ring_bufg/O
                         net (fo=593, routed)         2.005     7.005    master_ring_pll_220m_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.872     5.133 r  master_ring_pll_220m_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     5.348    master_ring_pll_220m_0/inst/master_ring_pll_clk_master_ring_pll_220m
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.372 r  master_ring_pll_220m_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=2354, routed)        1.773     7.145    master_ring_pll_clk
    SLICE_X84Y145        FDRE                                         r  jitter_gen[1].jitter_counter_reg[1][14]/C
                         clock pessimism             -0.150     6.995    
                         clock uncertainty           -0.061     6.934    
    SLICE_X84Y145        FDRE (Setup_GFF_SLICEL_C_CE)
                                                     -0.060     6.874    jitter_gen[1].jitter_counter_reg[1][14]
  -------------------------------------------------------------------
                         required time                          6.874    
                         arrival time                          -4.934    
  -------------------------------------------------------------------
                         slack                                  1.940    

Slack (MET) :             1.940ns  (required time - arrival time)
  Source:                 jitter_vio_m_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by master_ring_pll_clk_master_ring_pll_220m  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            jitter_gen[1].jitter_counter_reg[1][15]/CE
                            (rising edge-triggered cell FDRE clocked by master_ring_pll_clk_master_ring_pll_220m  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             master_ring_pll_clk_master_ring_pll_220m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (master_ring_pll_clk_master_ring_pll_220m rise@5.000ns - master_ring_pll_clk_master_ring_pll_220m rise@0.000ns)
  Data Path Delay:        2.841ns  (logic 0.561ns (19.747%)  route 2.280ns (80.253%))
  Logic Levels:           7  (LUT5=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.145ns = ( 7.145 - 5.000 ) 
    Source Clock Delay      (SCD):    2.093ns
    Clock Pessimism Removal (CPR):    -0.150ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.011ns (routing 1.076ns, distribution 0.935ns)
  Clock Net Delay (Destination): 1.773ns (routing 0.979ns, distribution 0.794ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_ring_pll_clk_master_ring_pll_220m rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y73         BUFGCE                       0.000     0.000 r  ring_gen[0].ring_bufg/O
                         net (fo=593, routed)         2.215     2.215    master_ring_pll_220m_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.406    -0.191 r  master_ring_pll_220m_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     0.054    master_ring_pll_220m_0/inst/master_ring_pll_clk_master_ring_pll_220m
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.082 r  master_ring_pll_220m_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=2354, routed)        2.011     2.093    master_ring_pll_clk
    SLICE_X82Y161        FDRE                                         r  jitter_vio_m_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y161        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     2.170 r  jitter_vio_m_q_reg[2]/Q
                         net (fo=128, routed)         0.895     3.065    jitter_vio_m_q[2]
    SLICE_X88Y171        MUXF7 (Prop_F7MUX_EF_SLICEM_S_O)
                                                      0.070     3.135 r  jitter_gen[1].jitter_counter_reg[1][17]_i_220/O
                         net (fo=1, routed)           0.000     3.135    jitter_gen[1].jitter_counter_reg[1][17]_i_220_n_0
    SLICE_X88Y171        MUXF8 (Prop_F8MUX_TOP_SLICEM_I1_O)
                                                      0.028     3.163 r  jitter_gen[1].jitter_counter_reg[1][17]_i_95/O
                         net (fo=1, routed)           0.252     3.415    jitter_gen[1].jitter_counter_reg[1][17]_i_95_n_0
    SLICE_X90Y169        LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.125     3.540 r  jitter_gen[1].jitter_counter[1][17]_i_34/O
                         net (fo=1, routed)           0.011     3.551    jitter_gen[1].jitter_counter[1][17]_i_34_n_0
    SLICE_X90Y169        MUXF7 (Prop_F7MUX_AB_SLICEM_I1_O)
                                                      0.058     3.609 r  jitter_gen[1].jitter_counter_reg[1][17]_i_18/O
                         net (fo=1, routed)           0.000     3.609    jitter_gen[1].jitter_counter_reg[1][17]_i_18_n_0
    SLICE_X90Y169        MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.028     3.637 r  jitter_gen[1].jitter_counter_reg[1][17]_i_8/O
                         net (fo=1, routed)           0.571     4.208    jitter_gen[1].jitter_counter_reg[1][17]_i_8_n_0
    SLICE_X84Y162        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.124     4.332 r  jitter_gen[1].jitter_counter[1][17]_i_3/O
                         net (fo=2, routed)           0.306     4.638    jitter_gen[1].jitter_counter_reg[1]2
    SLICE_X84Y146        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     4.689 r  jitter_gen[1].jitter_counter[1][17]_i_1/O
                         net (fo=17, routed)          0.245     4.934    jitter_gen[1].jitter_counter_reg[1]0
    SLICE_X84Y145        FDRE                                         r  jitter_gen[1].jitter_counter_reg[1][15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock master_ring_pll_clk_master_ring_pll_220m rise edge)
                                                      5.000     5.000 r  
    BUFGCE_X0Y73         BUFGCE                       0.000     5.000 r  ring_gen[0].ring_bufg/O
                         net (fo=593, routed)         2.005     7.005    master_ring_pll_220m_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.872     5.133 r  master_ring_pll_220m_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     5.348    master_ring_pll_220m_0/inst/master_ring_pll_clk_master_ring_pll_220m
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.372 r  master_ring_pll_220m_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=2354, routed)        1.773     7.145    master_ring_pll_clk
    SLICE_X84Y145        FDRE                                         r  jitter_gen[1].jitter_counter_reg[1][15]/C
                         clock pessimism             -0.150     6.995    
                         clock uncertainty           -0.061     6.934    
    SLICE_X84Y145        FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.060     6.874    jitter_gen[1].jitter_counter_reg[1][15]
  -------------------------------------------------------------------
                         required time                          6.874    
                         arrival time                          -4.934    
  -------------------------------------------------------------------
                         slack                                  1.940    

Slack (MET) :             1.941ns  (required time - arrival time)
  Source:                 jitter_vio_m_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by master_ring_pll_clk_master_ring_pll_220m  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            jitter_gen[1].jitter_counter_reg[1][4]/CE
                            (rising edge-triggered cell FDRE clocked by master_ring_pll_clk_master_ring_pll_220m  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             master_ring_pll_clk_master_ring_pll_220m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (master_ring_pll_clk_master_ring_pll_220m rise@5.000ns - master_ring_pll_clk_master_ring_pll_220m rise@0.000ns)
  Data Path Delay:        2.841ns  (logic 0.561ns (19.747%)  route 2.280ns (80.253%))
  Logic Levels:           7  (LUT5=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.146ns = ( 7.146 - 5.000 ) 
    Source Clock Delay      (SCD):    2.093ns
    Clock Pessimism Removal (CPR):    -0.150ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.011ns (routing 1.076ns, distribution 0.935ns)
  Clock Net Delay (Destination): 1.774ns (routing 0.979ns, distribution 0.795ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_ring_pll_clk_master_ring_pll_220m rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y73         BUFGCE                       0.000     0.000 r  ring_gen[0].ring_bufg/O
                         net (fo=593, routed)         2.215     2.215    master_ring_pll_220m_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.406    -0.191 r  master_ring_pll_220m_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     0.054    master_ring_pll_220m_0/inst/master_ring_pll_clk_master_ring_pll_220m
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.082 r  master_ring_pll_220m_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=2354, routed)        2.011     2.093    master_ring_pll_clk
    SLICE_X82Y161        FDRE                                         r  jitter_vio_m_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y161        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     2.170 r  jitter_vio_m_q_reg[2]/Q
                         net (fo=128, routed)         0.895     3.065    jitter_vio_m_q[2]
    SLICE_X88Y171        MUXF7 (Prop_F7MUX_EF_SLICEM_S_O)
                                                      0.070     3.135 r  jitter_gen[1].jitter_counter_reg[1][17]_i_220/O
                         net (fo=1, routed)           0.000     3.135    jitter_gen[1].jitter_counter_reg[1][17]_i_220_n_0
    SLICE_X88Y171        MUXF8 (Prop_F8MUX_TOP_SLICEM_I1_O)
                                                      0.028     3.163 r  jitter_gen[1].jitter_counter_reg[1][17]_i_95/O
                         net (fo=1, routed)           0.252     3.415    jitter_gen[1].jitter_counter_reg[1][17]_i_95_n_0
    SLICE_X90Y169        LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.125     3.540 r  jitter_gen[1].jitter_counter[1][17]_i_34/O
                         net (fo=1, routed)           0.011     3.551    jitter_gen[1].jitter_counter[1][17]_i_34_n_0
    SLICE_X90Y169        MUXF7 (Prop_F7MUX_AB_SLICEM_I1_O)
                                                      0.058     3.609 r  jitter_gen[1].jitter_counter_reg[1][17]_i_18/O
                         net (fo=1, routed)           0.000     3.609    jitter_gen[1].jitter_counter_reg[1][17]_i_18_n_0
    SLICE_X90Y169        MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.028     3.637 r  jitter_gen[1].jitter_counter_reg[1][17]_i_8/O
                         net (fo=1, routed)           0.571     4.208    jitter_gen[1].jitter_counter_reg[1][17]_i_8_n_0
    SLICE_X84Y162        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.124     4.332 r  jitter_gen[1].jitter_counter[1][17]_i_3/O
                         net (fo=2, routed)           0.306     4.638    jitter_gen[1].jitter_counter_reg[1]2
    SLICE_X84Y146        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     4.689 r  jitter_gen[1].jitter_counter[1][17]_i_1/O
                         net (fo=17, routed)          0.245     4.934    jitter_gen[1].jitter_counter_reg[1]0
    SLICE_X84Y144        FDRE                                         r  jitter_gen[1].jitter_counter_reg[1][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock master_ring_pll_clk_master_ring_pll_220m rise edge)
                                                      5.000     5.000 r  
    BUFGCE_X0Y73         BUFGCE                       0.000     5.000 r  ring_gen[0].ring_bufg/O
                         net (fo=593, routed)         2.005     7.005    master_ring_pll_220m_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.872     5.133 r  master_ring_pll_220m_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     5.348    master_ring_pll_220m_0/inst/master_ring_pll_clk_master_ring_pll_220m
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.372 r  master_ring_pll_220m_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=2354, routed)        1.774     7.146    master_ring_pll_clk
    SLICE_X84Y144        FDRE                                         r  jitter_gen[1].jitter_counter_reg[1][4]/C
                         clock pessimism             -0.150     6.996    
                         clock uncertainty           -0.061     6.935    
    SLICE_X84Y144        FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.060     6.875    jitter_gen[1].jitter_counter_reg[1][4]
  -------------------------------------------------------------------
                         required time                          6.875    
                         arrival time                          -4.934    
  -------------------------------------------------------------------
                         slack                                  1.941    

Slack (MET) :             1.941ns  (required time - arrival time)
  Source:                 jitter_vio_m_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by master_ring_pll_clk_master_ring_pll_220m  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            jitter_gen[1].jitter_counter_reg[1][5]/CE
                            (rising edge-triggered cell FDRE clocked by master_ring_pll_clk_master_ring_pll_220m  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             master_ring_pll_clk_master_ring_pll_220m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (master_ring_pll_clk_master_ring_pll_220m rise@5.000ns - master_ring_pll_clk_master_ring_pll_220m rise@0.000ns)
  Data Path Delay:        2.841ns  (logic 0.561ns (19.747%)  route 2.280ns (80.253%))
  Logic Levels:           7  (LUT5=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.146ns = ( 7.146 - 5.000 ) 
    Source Clock Delay      (SCD):    2.093ns
    Clock Pessimism Removal (CPR):    -0.150ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.011ns (routing 1.076ns, distribution 0.935ns)
  Clock Net Delay (Destination): 1.774ns (routing 0.979ns, distribution 0.795ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_ring_pll_clk_master_ring_pll_220m rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y73         BUFGCE                       0.000     0.000 r  ring_gen[0].ring_bufg/O
                         net (fo=593, routed)         2.215     2.215    master_ring_pll_220m_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.406    -0.191 r  master_ring_pll_220m_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     0.054    master_ring_pll_220m_0/inst/master_ring_pll_clk_master_ring_pll_220m
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.082 r  master_ring_pll_220m_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=2354, routed)        2.011     2.093    master_ring_pll_clk
    SLICE_X82Y161        FDRE                                         r  jitter_vio_m_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y161        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     2.170 r  jitter_vio_m_q_reg[2]/Q
                         net (fo=128, routed)         0.895     3.065    jitter_vio_m_q[2]
    SLICE_X88Y171        MUXF7 (Prop_F7MUX_EF_SLICEM_S_O)
                                                      0.070     3.135 r  jitter_gen[1].jitter_counter_reg[1][17]_i_220/O
                         net (fo=1, routed)           0.000     3.135    jitter_gen[1].jitter_counter_reg[1][17]_i_220_n_0
    SLICE_X88Y171        MUXF8 (Prop_F8MUX_TOP_SLICEM_I1_O)
                                                      0.028     3.163 r  jitter_gen[1].jitter_counter_reg[1][17]_i_95/O
                         net (fo=1, routed)           0.252     3.415    jitter_gen[1].jitter_counter_reg[1][17]_i_95_n_0
    SLICE_X90Y169        LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.125     3.540 r  jitter_gen[1].jitter_counter[1][17]_i_34/O
                         net (fo=1, routed)           0.011     3.551    jitter_gen[1].jitter_counter[1][17]_i_34_n_0
    SLICE_X90Y169        MUXF7 (Prop_F7MUX_AB_SLICEM_I1_O)
                                                      0.058     3.609 r  jitter_gen[1].jitter_counter_reg[1][17]_i_18/O
                         net (fo=1, routed)           0.000     3.609    jitter_gen[1].jitter_counter_reg[1][17]_i_18_n_0
    SLICE_X90Y169        MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.028     3.637 r  jitter_gen[1].jitter_counter_reg[1][17]_i_8/O
                         net (fo=1, routed)           0.571     4.208    jitter_gen[1].jitter_counter_reg[1][17]_i_8_n_0
    SLICE_X84Y162        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.124     4.332 r  jitter_gen[1].jitter_counter[1][17]_i_3/O
                         net (fo=2, routed)           0.306     4.638    jitter_gen[1].jitter_counter_reg[1]2
    SLICE_X84Y146        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     4.689 r  jitter_gen[1].jitter_counter[1][17]_i_1/O
                         net (fo=17, routed)          0.245     4.934    jitter_gen[1].jitter_counter_reg[1]0
    SLICE_X84Y144        FDRE                                         r  jitter_gen[1].jitter_counter_reg[1][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock master_ring_pll_clk_master_ring_pll_220m rise edge)
                                                      5.000     5.000 r  
    BUFGCE_X0Y73         BUFGCE                       0.000     5.000 r  ring_gen[0].ring_bufg/O
                         net (fo=593, routed)         2.005     7.005    master_ring_pll_220m_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.872     5.133 r  master_ring_pll_220m_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     5.348    master_ring_pll_220m_0/inst/master_ring_pll_clk_master_ring_pll_220m
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.372 r  master_ring_pll_220m_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=2354, routed)        1.774     7.146    master_ring_pll_clk
    SLICE_X84Y144        FDRE                                         r  jitter_gen[1].jitter_counter_reg[1][5]/C
                         clock pessimism             -0.150     6.996    
                         clock uncertainty           -0.061     6.935    
    SLICE_X84Y144        FDRE (Setup_FFF_SLICEL_C_CE)
                                                     -0.060     6.875    jitter_gen[1].jitter_counter_reg[1][5]
  -------------------------------------------------------------------
                         required time                          6.875    
                         arrival time                          -4.934    
  -------------------------------------------------------------------
                         slack                                  1.941    

Slack (MET) :             1.941ns  (required time - arrival time)
  Source:                 jitter_vio_m_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by master_ring_pll_clk_master_ring_pll_220m  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            jitter_gen[1].jitter_counter_reg[1][6]/CE
                            (rising edge-triggered cell FDRE clocked by master_ring_pll_clk_master_ring_pll_220m  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             master_ring_pll_clk_master_ring_pll_220m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (master_ring_pll_clk_master_ring_pll_220m rise@5.000ns - master_ring_pll_clk_master_ring_pll_220m rise@0.000ns)
  Data Path Delay:        2.841ns  (logic 0.561ns (19.747%)  route 2.280ns (80.253%))
  Logic Levels:           7  (LUT5=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.146ns = ( 7.146 - 5.000 ) 
    Source Clock Delay      (SCD):    2.093ns
    Clock Pessimism Removal (CPR):    -0.150ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.011ns (routing 1.076ns, distribution 0.935ns)
  Clock Net Delay (Destination): 1.774ns (routing 0.979ns, distribution 0.795ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_ring_pll_clk_master_ring_pll_220m rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y73         BUFGCE                       0.000     0.000 r  ring_gen[0].ring_bufg/O
                         net (fo=593, routed)         2.215     2.215    master_ring_pll_220m_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.406    -0.191 r  master_ring_pll_220m_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     0.054    master_ring_pll_220m_0/inst/master_ring_pll_clk_master_ring_pll_220m
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.082 r  master_ring_pll_220m_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=2354, routed)        2.011     2.093    master_ring_pll_clk
    SLICE_X82Y161        FDRE                                         r  jitter_vio_m_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y161        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     2.170 r  jitter_vio_m_q_reg[2]/Q
                         net (fo=128, routed)         0.895     3.065    jitter_vio_m_q[2]
    SLICE_X88Y171        MUXF7 (Prop_F7MUX_EF_SLICEM_S_O)
                                                      0.070     3.135 r  jitter_gen[1].jitter_counter_reg[1][17]_i_220/O
                         net (fo=1, routed)           0.000     3.135    jitter_gen[1].jitter_counter_reg[1][17]_i_220_n_0
    SLICE_X88Y171        MUXF8 (Prop_F8MUX_TOP_SLICEM_I1_O)
                                                      0.028     3.163 r  jitter_gen[1].jitter_counter_reg[1][17]_i_95/O
                         net (fo=1, routed)           0.252     3.415    jitter_gen[1].jitter_counter_reg[1][17]_i_95_n_0
    SLICE_X90Y169        LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.125     3.540 r  jitter_gen[1].jitter_counter[1][17]_i_34/O
                         net (fo=1, routed)           0.011     3.551    jitter_gen[1].jitter_counter[1][17]_i_34_n_0
    SLICE_X90Y169        MUXF7 (Prop_F7MUX_AB_SLICEM_I1_O)
                                                      0.058     3.609 r  jitter_gen[1].jitter_counter_reg[1][17]_i_18/O
                         net (fo=1, routed)           0.000     3.609    jitter_gen[1].jitter_counter_reg[1][17]_i_18_n_0
    SLICE_X90Y169        MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.028     3.637 r  jitter_gen[1].jitter_counter_reg[1][17]_i_8/O
                         net (fo=1, routed)           0.571     4.208    jitter_gen[1].jitter_counter_reg[1][17]_i_8_n_0
    SLICE_X84Y162        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.124     4.332 r  jitter_gen[1].jitter_counter[1][17]_i_3/O
                         net (fo=2, routed)           0.306     4.638    jitter_gen[1].jitter_counter_reg[1]2
    SLICE_X84Y146        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     4.689 r  jitter_gen[1].jitter_counter[1][17]_i_1/O
                         net (fo=17, routed)          0.245     4.934    jitter_gen[1].jitter_counter_reg[1]0
    SLICE_X84Y144        FDRE                                         r  jitter_gen[1].jitter_counter_reg[1][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock master_ring_pll_clk_master_ring_pll_220m rise edge)
                                                      5.000     5.000 r  
    BUFGCE_X0Y73         BUFGCE                       0.000     5.000 r  ring_gen[0].ring_bufg/O
                         net (fo=593, routed)         2.005     7.005    master_ring_pll_220m_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.872     5.133 r  master_ring_pll_220m_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     5.348    master_ring_pll_220m_0/inst/master_ring_pll_clk_master_ring_pll_220m
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.372 r  master_ring_pll_220m_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=2354, routed)        1.774     7.146    master_ring_pll_clk
    SLICE_X84Y144        FDRE                                         r  jitter_gen[1].jitter_counter_reg[1][6]/C
                         clock pessimism             -0.150     6.996    
                         clock uncertainty           -0.061     6.935    
    SLICE_X84Y144        FDRE (Setup_GFF_SLICEL_C_CE)
                                                     -0.060     6.875    jitter_gen[1].jitter_counter_reg[1][6]
  -------------------------------------------------------------------
                         required time                          6.875    
                         arrival time                          -4.934    
  -------------------------------------------------------------------
                         slack                                  1.941    

Slack (MET) :             1.941ns  (required time - arrival time)
  Source:                 jitter_vio_m_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by master_ring_pll_clk_master_ring_pll_220m  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            jitter_gen[1].jitter_counter_reg[1][7]/CE
                            (rising edge-triggered cell FDRE clocked by master_ring_pll_clk_master_ring_pll_220m  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             master_ring_pll_clk_master_ring_pll_220m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (master_ring_pll_clk_master_ring_pll_220m rise@5.000ns - master_ring_pll_clk_master_ring_pll_220m rise@0.000ns)
  Data Path Delay:        2.841ns  (logic 0.561ns (19.747%)  route 2.280ns (80.253%))
  Logic Levels:           7  (LUT5=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.146ns = ( 7.146 - 5.000 ) 
    Source Clock Delay      (SCD):    2.093ns
    Clock Pessimism Removal (CPR):    -0.150ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.011ns (routing 1.076ns, distribution 0.935ns)
  Clock Net Delay (Destination): 1.774ns (routing 0.979ns, distribution 0.795ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_ring_pll_clk_master_ring_pll_220m rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y73         BUFGCE                       0.000     0.000 r  ring_gen[0].ring_bufg/O
                         net (fo=593, routed)         2.215     2.215    master_ring_pll_220m_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.406    -0.191 r  master_ring_pll_220m_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     0.054    master_ring_pll_220m_0/inst/master_ring_pll_clk_master_ring_pll_220m
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.082 r  master_ring_pll_220m_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=2354, routed)        2.011     2.093    master_ring_pll_clk
    SLICE_X82Y161        FDRE                                         r  jitter_vio_m_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y161        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     2.170 r  jitter_vio_m_q_reg[2]/Q
                         net (fo=128, routed)         0.895     3.065    jitter_vio_m_q[2]
    SLICE_X88Y171        MUXF7 (Prop_F7MUX_EF_SLICEM_S_O)
                                                      0.070     3.135 r  jitter_gen[1].jitter_counter_reg[1][17]_i_220/O
                         net (fo=1, routed)           0.000     3.135    jitter_gen[1].jitter_counter_reg[1][17]_i_220_n_0
    SLICE_X88Y171        MUXF8 (Prop_F8MUX_TOP_SLICEM_I1_O)
                                                      0.028     3.163 r  jitter_gen[1].jitter_counter_reg[1][17]_i_95/O
                         net (fo=1, routed)           0.252     3.415    jitter_gen[1].jitter_counter_reg[1][17]_i_95_n_0
    SLICE_X90Y169        LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.125     3.540 r  jitter_gen[1].jitter_counter[1][17]_i_34/O
                         net (fo=1, routed)           0.011     3.551    jitter_gen[1].jitter_counter[1][17]_i_34_n_0
    SLICE_X90Y169        MUXF7 (Prop_F7MUX_AB_SLICEM_I1_O)
                                                      0.058     3.609 r  jitter_gen[1].jitter_counter_reg[1][17]_i_18/O
                         net (fo=1, routed)           0.000     3.609    jitter_gen[1].jitter_counter_reg[1][17]_i_18_n_0
    SLICE_X90Y169        MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.028     3.637 r  jitter_gen[1].jitter_counter_reg[1][17]_i_8/O
                         net (fo=1, routed)           0.571     4.208    jitter_gen[1].jitter_counter_reg[1][17]_i_8_n_0
    SLICE_X84Y162        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.124     4.332 r  jitter_gen[1].jitter_counter[1][17]_i_3/O
                         net (fo=2, routed)           0.306     4.638    jitter_gen[1].jitter_counter_reg[1]2
    SLICE_X84Y146        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     4.689 r  jitter_gen[1].jitter_counter[1][17]_i_1/O
                         net (fo=17, routed)          0.245     4.934    jitter_gen[1].jitter_counter_reg[1]0
    SLICE_X84Y144        FDRE                                         r  jitter_gen[1].jitter_counter_reg[1][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock master_ring_pll_clk_master_ring_pll_220m rise edge)
                                                      5.000     5.000 r  
    BUFGCE_X0Y73         BUFGCE                       0.000     5.000 r  ring_gen[0].ring_bufg/O
                         net (fo=593, routed)         2.005     7.005    master_ring_pll_220m_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.872     5.133 r  master_ring_pll_220m_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     5.348    master_ring_pll_220m_0/inst/master_ring_pll_clk_master_ring_pll_220m
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.372 r  master_ring_pll_220m_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=2354, routed)        1.774     7.146    master_ring_pll_clk
    SLICE_X84Y144        FDRE                                         r  jitter_gen[1].jitter_counter_reg[1][7]/C
                         clock pessimism             -0.150     6.996    
                         clock uncertainty           -0.061     6.935    
    SLICE_X84Y144        FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.060     6.875    jitter_gen[1].jitter_counter_reg[1][7]
  -------------------------------------------------------------------
                         required time                          6.875    
                         arrival time                          -4.934    
  -------------------------------------------------------------------
                         slack                                  1.941    

Slack (MET) :             1.987ns  (required time - arrival time)
  Source:                 jitter_vio_m_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by master_ring_pll_clk_master_ring_pll_220m  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            jitter_gen[1].jitter_counter_reg[1][1]/CE
                            (rising edge-triggered cell FDRE clocked by master_ring_pll_clk_master_ring_pll_220m  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             master_ring_pll_clk_master_ring_pll_220m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (master_ring_pll_clk_master_ring_pll_220m rise@5.000ns - master_ring_pll_clk_master_ring_pll_220m rise@0.000ns)
  Data Path Delay:        2.793ns  (logic 0.561ns (20.086%)  route 2.232ns (79.914%))
  Logic Levels:           7  (LUT5=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.144ns = ( 7.144 - 5.000 ) 
    Source Clock Delay      (SCD):    2.093ns
    Clock Pessimism Removal (CPR):    -0.150ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.011ns (routing 1.076ns, distribution 0.935ns)
  Clock Net Delay (Destination): 1.772ns (routing 0.979ns, distribution 0.793ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_ring_pll_clk_master_ring_pll_220m rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y73         BUFGCE                       0.000     0.000 r  ring_gen[0].ring_bufg/O
                         net (fo=593, routed)         2.215     2.215    master_ring_pll_220m_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.406    -0.191 r  master_ring_pll_220m_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     0.054    master_ring_pll_220m_0/inst/master_ring_pll_clk_master_ring_pll_220m
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.082 r  master_ring_pll_220m_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=2354, routed)        2.011     2.093    master_ring_pll_clk
    SLICE_X82Y161        FDRE                                         r  jitter_vio_m_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y161        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     2.170 r  jitter_vio_m_q_reg[2]/Q
                         net (fo=128, routed)         0.895     3.065    jitter_vio_m_q[2]
    SLICE_X88Y171        MUXF7 (Prop_F7MUX_EF_SLICEM_S_O)
                                                      0.070     3.135 r  jitter_gen[1].jitter_counter_reg[1][17]_i_220/O
                         net (fo=1, routed)           0.000     3.135    jitter_gen[1].jitter_counter_reg[1][17]_i_220_n_0
    SLICE_X88Y171        MUXF8 (Prop_F8MUX_TOP_SLICEM_I1_O)
                                                      0.028     3.163 r  jitter_gen[1].jitter_counter_reg[1][17]_i_95/O
                         net (fo=1, routed)           0.252     3.415    jitter_gen[1].jitter_counter_reg[1][17]_i_95_n_0
    SLICE_X90Y169        LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.125     3.540 r  jitter_gen[1].jitter_counter[1][17]_i_34/O
                         net (fo=1, routed)           0.011     3.551    jitter_gen[1].jitter_counter[1][17]_i_34_n_0
    SLICE_X90Y169        MUXF7 (Prop_F7MUX_AB_SLICEM_I1_O)
                                                      0.058     3.609 r  jitter_gen[1].jitter_counter_reg[1][17]_i_18/O
                         net (fo=1, routed)           0.000     3.609    jitter_gen[1].jitter_counter_reg[1][17]_i_18_n_0
    SLICE_X90Y169        MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.028     3.637 r  jitter_gen[1].jitter_counter_reg[1][17]_i_8/O
                         net (fo=1, routed)           0.571     4.208    jitter_gen[1].jitter_counter_reg[1][17]_i_8_n_0
    SLICE_X84Y162        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.124     4.332 r  jitter_gen[1].jitter_counter[1][17]_i_3/O
                         net (fo=2, routed)           0.306     4.638    jitter_gen[1].jitter_counter_reg[1]2
    SLICE_X84Y146        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     4.689 r  jitter_gen[1].jitter_counter[1][17]_i_1/O
                         net (fo=17, routed)          0.197     4.886    jitter_gen[1].jitter_counter_reg[1]0
    SLICE_X84Y144        FDRE                                         r  jitter_gen[1].jitter_counter_reg[1][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock master_ring_pll_clk_master_ring_pll_220m rise edge)
                                                      5.000     5.000 r  
    BUFGCE_X0Y73         BUFGCE                       0.000     5.000 r  ring_gen[0].ring_bufg/O
                         net (fo=593, routed)         2.005     7.005    master_ring_pll_220m_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.872     5.133 r  master_ring_pll_220m_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     5.348    master_ring_pll_220m_0/inst/master_ring_pll_clk_master_ring_pll_220m
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.372 r  master_ring_pll_220m_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=2354, routed)        1.772     7.144    master_ring_pll_clk
    SLICE_X84Y144        FDRE                                         r  jitter_gen[1].jitter_counter_reg[1][1]/C
                         clock pessimism             -0.150     6.994    
                         clock uncertainty           -0.061     6.933    
    SLICE_X84Y144        FDRE (Setup_BFF_SLICEL_C_CE)
                                                     -0.060     6.873    jitter_gen[1].jitter_counter_reg[1][1]
  -------------------------------------------------------------------
                         required time                          6.873    
                         arrival time                          -4.886    
  -------------------------------------------------------------------
                         slack                                  1.987    

Slack (MET) :             1.987ns  (required time - arrival time)
  Source:                 jitter_vio_m_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by master_ring_pll_clk_master_ring_pll_220m  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            jitter_gen[1].jitter_counter_reg[1][2]/CE
                            (rising edge-triggered cell FDRE clocked by master_ring_pll_clk_master_ring_pll_220m  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             master_ring_pll_clk_master_ring_pll_220m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (master_ring_pll_clk_master_ring_pll_220m rise@5.000ns - master_ring_pll_clk_master_ring_pll_220m rise@0.000ns)
  Data Path Delay:        2.793ns  (logic 0.561ns (20.086%)  route 2.232ns (79.914%))
  Logic Levels:           7  (LUT5=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.144ns = ( 7.144 - 5.000 ) 
    Source Clock Delay      (SCD):    2.093ns
    Clock Pessimism Removal (CPR):    -0.150ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.011ns (routing 1.076ns, distribution 0.935ns)
  Clock Net Delay (Destination): 1.772ns (routing 0.979ns, distribution 0.793ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_ring_pll_clk_master_ring_pll_220m rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y73         BUFGCE                       0.000     0.000 r  ring_gen[0].ring_bufg/O
                         net (fo=593, routed)         2.215     2.215    master_ring_pll_220m_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.406    -0.191 r  master_ring_pll_220m_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     0.054    master_ring_pll_220m_0/inst/master_ring_pll_clk_master_ring_pll_220m
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.082 r  master_ring_pll_220m_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=2354, routed)        2.011     2.093    master_ring_pll_clk
    SLICE_X82Y161        FDRE                                         r  jitter_vio_m_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y161        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     2.170 r  jitter_vio_m_q_reg[2]/Q
                         net (fo=128, routed)         0.895     3.065    jitter_vio_m_q[2]
    SLICE_X88Y171        MUXF7 (Prop_F7MUX_EF_SLICEM_S_O)
                                                      0.070     3.135 r  jitter_gen[1].jitter_counter_reg[1][17]_i_220/O
                         net (fo=1, routed)           0.000     3.135    jitter_gen[1].jitter_counter_reg[1][17]_i_220_n_0
    SLICE_X88Y171        MUXF8 (Prop_F8MUX_TOP_SLICEM_I1_O)
                                                      0.028     3.163 r  jitter_gen[1].jitter_counter_reg[1][17]_i_95/O
                         net (fo=1, routed)           0.252     3.415    jitter_gen[1].jitter_counter_reg[1][17]_i_95_n_0
    SLICE_X90Y169        LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.125     3.540 r  jitter_gen[1].jitter_counter[1][17]_i_34/O
                         net (fo=1, routed)           0.011     3.551    jitter_gen[1].jitter_counter[1][17]_i_34_n_0
    SLICE_X90Y169        MUXF7 (Prop_F7MUX_AB_SLICEM_I1_O)
                                                      0.058     3.609 r  jitter_gen[1].jitter_counter_reg[1][17]_i_18/O
                         net (fo=1, routed)           0.000     3.609    jitter_gen[1].jitter_counter_reg[1][17]_i_18_n_0
    SLICE_X90Y169        MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.028     3.637 r  jitter_gen[1].jitter_counter_reg[1][17]_i_8/O
                         net (fo=1, routed)           0.571     4.208    jitter_gen[1].jitter_counter_reg[1][17]_i_8_n_0
    SLICE_X84Y162        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.124     4.332 r  jitter_gen[1].jitter_counter[1][17]_i_3/O
                         net (fo=2, routed)           0.306     4.638    jitter_gen[1].jitter_counter_reg[1]2
    SLICE_X84Y146        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     4.689 r  jitter_gen[1].jitter_counter[1][17]_i_1/O
                         net (fo=17, routed)          0.197     4.886    jitter_gen[1].jitter_counter_reg[1]0
    SLICE_X84Y144        FDRE                                         r  jitter_gen[1].jitter_counter_reg[1][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock master_ring_pll_clk_master_ring_pll_220m rise edge)
                                                      5.000     5.000 r  
    BUFGCE_X0Y73         BUFGCE                       0.000     5.000 r  ring_gen[0].ring_bufg/O
                         net (fo=593, routed)         2.005     7.005    master_ring_pll_220m_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.872     5.133 r  master_ring_pll_220m_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     5.348    master_ring_pll_220m_0/inst/master_ring_pll_clk_master_ring_pll_220m
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.372 r  master_ring_pll_220m_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=2354, routed)        1.772     7.144    master_ring_pll_clk
    SLICE_X84Y144        FDRE                                         r  jitter_gen[1].jitter_counter_reg[1][2]/C
                         clock pessimism             -0.150     6.994    
                         clock uncertainty           -0.061     6.933    
    SLICE_X84Y144        FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.060     6.873    jitter_gen[1].jitter_counter_reg[1][2]
  -------------------------------------------------------------------
                         required time                          6.873    
                         arrival time                          -4.886    
  -------------------------------------------------------------------
                         slack                                  1.987    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 jitter_gen[1].jitter_srl_reg[1][374]/C
                            (rising edge-triggered cell FDRE clocked by master_ring_pll_clk_master_ring_pll_220m  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            jitter_gen[1].jitter_srl_reg[1][375]/D
                            (rising edge-triggered cell FDRE clocked by master_ring_pll_clk_master_ring_pll_220m  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             master_ring_pll_clk_master_ring_pll_220m
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (master_ring_pll_clk_master_ring_pll_220m rise@0.000ns - master_ring_pll_clk_master_ring_pll_220m rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.061ns (45.865%)  route 0.072ns (54.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.163ns
    Source Clock Delay      (SCD):    2.199ns
    Clock Pessimism Removal (CPR):    -0.097ns
  Clock Net Delay (Source):      1.827ns (routing 0.979ns, distribution 0.848ns)
  Clock Net Delay (Destination): 2.081ns (routing 1.076ns, distribution 1.005ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_ring_pll_clk_master_ring_pll_220m rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y73         BUFGCE                       0.000     0.000 r  ring_gen[0].ring_bufg/O
                         net (fo=593, routed)         2.005     2.005    master_ring_pll_220m_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.872     0.133 r  master_ring_pll_220m_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     0.348    master_ring_pll_220m_0/inst/master_ring_pll_clk_master_ring_pll_220m
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.372 r  master_ring_pll_220m_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=2354, routed)        1.827     2.199    master_ring_pll_clk
    SLICE_X89Y178        FDRE                                         r  jitter_gen[1].jitter_srl_reg[1][374]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y178        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     2.260 r  jitter_gen[1].jitter_srl_reg[1][374]/Q
                         net (fo=2, routed)           0.072     2.332    jitter_gen[1].jitter_srl_reg_n_0_[1][374]
    SLICE_X89Y179        FDRE                                         r  jitter_gen[1].jitter_srl_reg[1][375]/D
  -------------------------------------------------------------------    -------------------

                         (clock master_ring_pll_clk_master_ring_pll_220m rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y73         BUFGCE                       0.000     0.000 r  ring_gen[0].ring_bufg/O
                         net (fo=593, routed)         2.215     2.215    master_ring_pll_220m_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.406    -0.191 r  master_ring_pll_220m_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     0.054    master_ring_pll_220m_0/inst/master_ring_pll_clk_master_ring_pll_220m
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.082 r  master_ring_pll_220m_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=2354, routed)        2.081     2.163    master_ring_pll_clk
    SLICE_X89Y179        FDRE                                         r  jitter_gen[1].jitter_srl_reg[1][375]/C
                         clock pessimism              0.097     2.260    
    SLICE_X89Y179        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     2.322    jitter_gen[1].jitter_srl_reg[1][375]
  -------------------------------------------------------------------
                         required time                         -2.322    
                         arrival time                           2.332    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 jitter_gen[1].jitter_srl_reg[1][623]/C
                            (rising edge-triggered cell FDRE clocked by master_ring_pll_clk_master_ring_pll_220m  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            jitter_gen[1].jitter_srl_reg[1][624]/D
                            (rising edge-triggered cell FDRE clocked by master_ring_pll_clk_master_ring_pll_220m  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             master_ring_pll_clk_master_ring_pll_220m
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (master_ring_pll_clk_master_ring_pll_220m rise@0.000ns - master_ring_pll_clk_master_ring_pll_220m rise@0.000ns)
  Data Path Delay:        0.132ns  (logic 0.059ns (44.697%)  route 0.073ns (55.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.155ns
    Source Clock Delay      (SCD):    2.197ns
    Clock Pessimism Removal (CPR):    -0.097ns
  Clock Net Delay (Source):      1.825ns (routing 0.979ns, distribution 0.846ns)
  Clock Net Delay (Destination): 2.073ns (routing 1.076ns, distribution 0.997ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_ring_pll_clk_master_ring_pll_220m rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y73         BUFGCE                       0.000     0.000 r  ring_gen[0].ring_bufg/O
                         net (fo=593, routed)         2.005     2.005    master_ring_pll_220m_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.872     0.133 r  master_ring_pll_220m_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     0.348    master_ring_pll_220m_0/inst/master_ring_pll_clk_master_ring_pll_220m
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.372 r  master_ring_pll_220m_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=2354, routed)        1.825     2.197    master_ring_pll_clk
    SLICE_X89Y166        FDRE                                         r  jitter_gen[1].jitter_srl_reg[1][623]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y166        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     2.256 r  jitter_gen[1].jitter_srl_reg[1][623]/Q
                         net (fo=2, routed)           0.073     2.329    jitter_gen[1].jitter_srl_reg_n_0_[1][623]
    SLICE_X89Y168        FDRE                                         r  jitter_gen[1].jitter_srl_reg[1][624]/D
  -------------------------------------------------------------------    -------------------

                         (clock master_ring_pll_clk_master_ring_pll_220m rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y73         BUFGCE                       0.000     0.000 r  ring_gen[0].ring_bufg/O
                         net (fo=593, routed)         2.215     2.215    master_ring_pll_220m_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.406    -0.191 r  master_ring_pll_220m_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     0.054    master_ring_pll_220m_0/inst/master_ring_pll_clk_master_ring_pll_220m
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.082 r  master_ring_pll_220m_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=2354, routed)        2.073     2.155    master_ring_pll_clk
    SLICE_X89Y168        FDRE                                         r  jitter_gen[1].jitter_srl_reg[1][624]/C
                         clock pessimism              0.097     2.252    
    SLICE_X89Y168        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.062     2.314    jitter_gen[1].jitter_srl_reg[1][624]
  -------------------------------------------------------------------
                         required time                         -2.314    
                         arrival time                           2.329    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by master_ring_pll_clk_master_ring_pll_220m  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by master_ring_pll_clk_master_ring_pll_220m  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             master_ring_pll_clk_master_ring_pll_220m
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (master_ring_pll_clk_master_ring_pll_220m rise@0.000ns - master_ring_pll_clk_master_ring_pll_220m rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.061ns (45.522%)  route 0.073ns (54.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    2.126ns
    Clock Pessimism Removal (CPR):    -0.100ns
  Clock Net Delay (Source):      1.754ns (routing 0.979ns, distribution 0.775ns)
  Clock Net Delay (Destination): 2.000ns (routing 1.076ns, distribution 0.924ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_ring_pll_clk_master_ring_pll_220m rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y73         BUFGCE                       0.000     0.000 r  ring_gen[0].ring_bufg/O
                         net (fo=593, routed)         2.005     2.005    master_ring_pll_220m_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.872     0.133 r  master_ring_pll_220m_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     0.348    master_ring_pll_220m_0/inst/master_ring_pll_clk_master_ring_pll_220m
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.372 r  master_ring_pll_220m_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=2354, routed)        1.754     2.126    jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X83Y153        FDRE                                         r  jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y153        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     2.187 r  jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/Q
                         net (fo=4, routed)           0.073     2.260    jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X83Y154        FDRE                                         r  jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock master_ring_pll_clk_master_ring_pll_220m rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y73         BUFGCE                       0.000     0.000 r  ring_gen[0].ring_bufg/O
                         net (fo=593, routed)         2.215     2.215    master_ring_pll_220m_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.406    -0.191 r  master_ring_pll_220m_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     0.054    master_ring_pll_220m_0/inst/master_ring_pll_clk_master_ring_pll_220m
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.082 r  master_ring_pll_220m_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=2354, routed)        2.000     2.082    jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X83Y154        FDRE                                         r  jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.100     2.182    
    SLICE_X83Y154        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     2.244    jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.244    
                         arrival time                           2.260    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 jitter_gen[0].jitter_srl_reg[0][48]/C
                            (rising edge-triggered cell FDRE clocked by master_ring_pll_clk_master_ring_pll_220m  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            jitter_gen[0].jitter_srl_reg[0][49]/D
                            (rising edge-triggered cell FDRE clocked by master_ring_pll_clk_master_ring_pll_220m  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             master_ring_pll_clk_master_ring_pll_220m
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (master_ring_pll_clk_master_ring_pll_220m rise@0.000ns - master_ring_pll_clk_master_ring_pll_220m rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.059ns (46.094%)  route 0.069ns (53.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Net Delay (Source):      1.771ns (routing 0.979ns, distribution 0.792ns)
  Clock Net Delay (Destination): 2.010ns (routing 1.076ns, distribution 0.934ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_ring_pll_clk_master_ring_pll_220m rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y73         BUFGCE                       0.000     0.000 r  ring_gen[0].ring_bufg/O
                         net (fo=593, routed)         2.005     2.005    master_ring_pll_220m_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.872     0.133 r  master_ring_pll_220m_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     0.348    master_ring_pll_220m_0/inst/master_ring_pll_clk_master_ring_pll_220m
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.372 r  master_ring_pll_220m_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=2354, routed)        1.771     2.143    master_ring_pll_clk
    SLICE_X83Y168        FDRE                                         r  jitter_gen[0].jitter_srl_reg[0][48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y168        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     2.202 r  jitter_gen[0].jitter_srl_reg[0][48]/Q
                         net (fo=2, routed)           0.069     2.271    jitter_gen[0].jitter_srl_reg_n_0_[0][48]
    SLICE_X83Y169        FDRE                                         r  jitter_gen[0].jitter_srl_reg[0][49]/D
  -------------------------------------------------------------------    -------------------

                         (clock master_ring_pll_clk_master_ring_pll_220m rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y73         BUFGCE                       0.000     0.000 r  ring_gen[0].ring_bufg/O
                         net (fo=593, routed)         2.215     2.215    master_ring_pll_220m_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.406    -0.191 r  master_ring_pll_220m_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     0.054    master_ring_pll_220m_0/inst/master_ring_pll_clk_master_ring_pll_220m
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.082 r  master_ring_pll_220m_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=2354, routed)        2.010     2.092    master_ring_pll_clk
    SLICE_X83Y169        FDRE                                         r  jitter_gen[0].jitter_srl_reg[0][49]/C
                         clock pessimism              0.101     2.193    
    SLICE_X83Y169        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.062     2.255    jitter_gen[0].jitter_srl_reg[0][49]
  -------------------------------------------------------------------
                         required time                         -2.255    
                         arrival time                           2.271    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 jitter_gen[0].jitter_srl_reg[0][751]/C
                            (rising edge-triggered cell FDRE clocked by master_ring_pll_clk_master_ring_pll_220m  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            jitter_gen[0].jitter_srl_reg[0][752]/D
                            (rising edge-triggered cell FDRE clocked by master_ring_pll_clk_master_ring_pll_220m  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             master_ring_pll_clk_master_ring_pll_220m
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (master_ring_pll_clk_master_ring_pll_220m rise@0.000ns - master_ring_pll_clk_master_ring_pll_220m rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.061ns (45.865%)  route 0.072ns (54.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    2.132ns
    Clock Pessimism Removal (CPR):    -0.104ns
  Clock Net Delay (Source):      1.760ns (routing 0.979ns, distribution 0.781ns)
  Clock Net Delay (Destination): 1.998ns (routing 1.076ns, distribution 0.922ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_ring_pll_clk_master_ring_pll_220m rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y73         BUFGCE                       0.000     0.000 r  ring_gen[0].ring_bufg/O
                         net (fo=593, routed)         2.005     2.005    master_ring_pll_220m_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.872     0.133 r  master_ring_pll_220m_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     0.348    master_ring_pll_220m_0/inst/master_ring_pll_clk_master_ring_pll_220m
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.372 r  master_ring_pll_220m_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=2354, routed)        1.760     2.132    master_ring_pll_clk
    SLICE_X80Y173        FDRE                                         r  jitter_gen[0].jitter_srl_reg[0][751]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y173        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     2.193 r  jitter_gen[0].jitter_srl_reg[0][751]/Q
                         net (fo=2, routed)           0.072     2.265    jitter_gen[0].jitter_srl_reg_n_0_[0][751]
    SLICE_X80Y174        FDRE                                         r  jitter_gen[0].jitter_srl_reg[0][752]/D
  -------------------------------------------------------------------    -------------------

                         (clock master_ring_pll_clk_master_ring_pll_220m rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y73         BUFGCE                       0.000     0.000 r  ring_gen[0].ring_bufg/O
                         net (fo=593, routed)         2.215     2.215    master_ring_pll_220m_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.406    -0.191 r  master_ring_pll_220m_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     0.054    master_ring_pll_220m_0/inst/master_ring_pll_clk_master_ring_pll_220m
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.082 r  master_ring_pll_220m_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=2354, routed)        1.998     2.080    master_ring_pll_clk
    SLICE_X80Y174        FDRE                                         r  jitter_gen[0].jitter_srl_reg[0][752]/C
                         clock pessimism              0.104     2.184    
    SLICE_X80Y174        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     2.246    jitter_gen[0].jitter_srl_reg[0][752]
  -------------------------------------------------------------------
                         required time                         -2.246    
                         arrival time                           2.265    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 jitter_gen[0].jitter_srl_reg[0][336]/C
                            (rising edge-triggered cell FDRE clocked by master_ring_pll_clk_master_ring_pll_220m  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            jitter_gen[0].jitter_srl_reg[0][337]/D
                            (rising edge-triggered cell FDRE clocked by master_ring_pll_clk_master_ring_pll_220m  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             master_ring_pll_clk_master_ring_pll_220m
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (master_ring_pll_clk_master_ring_pll_220m rise@0.000ns - master_ring_pll_clk_master_ring_pll_220m rise@0.000ns)
  Data Path Delay:        0.132ns  (logic 0.059ns (44.697%)  route 0.073ns (55.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.091ns
    Source Clock Delay      (SCD):    2.144ns
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Net Delay (Source):      1.772ns (routing 0.979ns, distribution 0.793ns)
  Clock Net Delay (Destination): 2.009ns (routing 1.076ns, distribution 0.933ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_ring_pll_clk_master_ring_pll_220m rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y73         BUFGCE                       0.000     0.000 r  ring_gen[0].ring_bufg/O
                         net (fo=593, routed)         2.005     2.005    master_ring_pll_220m_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.872     0.133 r  master_ring_pll_220m_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     0.348    master_ring_pll_220m_0/inst/master_ring_pll_clk_master_ring_pll_220m
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.372 r  master_ring_pll_220m_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=2354, routed)        1.772     2.144    master_ring_pll_clk
    SLICE_X83Y162        FDRE                                         r  jitter_gen[0].jitter_srl_reg[0][336]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y162        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     2.203 r  jitter_gen[0].jitter_srl_reg[0][336]/Q
                         net (fo=2, routed)           0.073     2.276    jitter_gen[0].jitter_srl_reg_n_0_[0][336]
    SLICE_X83Y161        FDRE                                         r  jitter_gen[0].jitter_srl_reg[0][337]/D
  -------------------------------------------------------------------    -------------------

                         (clock master_ring_pll_clk_master_ring_pll_220m rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y73         BUFGCE                       0.000     0.000 r  ring_gen[0].ring_bufg/O
                         net (fo=593, routed)         2.215     2.215    master_ring_pll_220m_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.406    -0.191 r  master_ring_pll_220m_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     0.054    master_ring_pll_220m_0/inst/master_ring_pll_clk_master_ring_pll_220m
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.082 r  master_ring_pll_220m_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=2354, routed)        2.009     2.091    master_ring_pll_clk
    SLICE_X83Y161        FDRE                                         r  jitter_gen[0].jitter_srl_reg[0][337]/C
                         clock pessimism              0.101     2.192    
    SLICE_X83Y161        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     2.254    jitter_gen[0].jitter_srl_reg[0][337]
  -------------------------------------------------------------------
                         required time                         -2.254    
                         arrival time                           2.276    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 jitter_gen[1].jitter_srl_reg[1][383]/C
                            (rising edge-triggered cell FDRE clocked by master_ring_pll_clk_master_ring_pll_220m  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            jitter_gen[1].jitter_srl_reg[1][384]/D
                            (rising edge-triggered cell FDRE clocked by master_ring_pll_clk_master_ring_pll_220m  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             master_ring_pll_clk_master_ring_pll_220m
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (master_ring_pll_clk_master_ring_pll_220m rise@0.000ns - master_ring_pll_clk_master_ring_pll_220m rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.059ns (41.549%)  route 0.083ns (58.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.163ns
    Source Clock Delay      (SCD):    2.201ns
    Clock Pessimism Removal (CPR):    -0.097ns
  Clock Net Delay (Source):      1.829ns (routing 0.979ns, distribution 0.850ns)
  Clock Net Delay (Destination): 2.081ns (routing 1.076ns, distribution 1.005ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_ring_pll_clk_master_ring_pll_220m rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y73         BUFGCE                       0.000     0.000 r  ring_gen[0].ring_bufg/O
                         net (fo=593, routed)         2.005     2.005    master_ring_pll_220m_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.872     0.133 r  master_ring_pll_220m_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     0.348    master_ring_pll_220m_0/inst/master_ring_pll_clk_master_ring_pll_220m
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.372 r  master_ring_pll_220m_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=2354, routed)        1.829     2.201    master_ring_pll_clk
    SLICE_X89Y178        FDRE                                         r  jitter_gen[1].jitter_srl_reg[1][383]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y178        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     2.260 r  jitter_gen[1].jitter_srl_reg[1][383]/Q
                         net (fo=2, routed)           0.083     2.343    jitter_gen[1].jitter_srl_reg_n_0_[1][383]
    SLICE_X89Y179        FDRE                                         r  jitter_gen[1].jitter_srl_reg[1][384]/D
  -------------------------------------------------------------------    -------------------

                         (clock master_ring_pll_clk_master_ring_pll_220m rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y73         BUFGCE                       0.000     0.000 r  ring_gen[0].ring_bufg/O
                         net (fo=593, routed)         2.215     2.215    master_ring_pll_220m_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.406    -0.191 r  master_ring_pll_220m_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     0.054    master_ring_pll_220m_0/inst/master_ring_pll_clk_master_ring_pll_220m
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.082 r  master_ring_pll_220m_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=2354, routed)        2.081     2.163    master_ring_pll_clk
    SLICE_X89Y179        FDRE                                         r  jitter_gen[1].jitter_srl_reg[1][384]/C
                         clock pessimism              0.097     2.260    
    SLICE_X89Y179        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.060     2.320    jitter_gen[1].jitter_srl_reg[1][384]
  -------------------------------------------------------------------
                         required time                         -2.320    
                         arrival time                           2.343    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by master_ring_pll_clk_master_ring_pll_220m  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by master_ring_pll_clk_master_ring_pll_220m  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             master_ring_pll_clk_master_ring_pll_220m
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (master_ring_pll_clk_master_ring_pll_220m rise@0.000ns - master_ring_pll_clk_master_ring_pll_220m rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.058ns (32.402%)  route 0.121ns (67.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    2.141ns
    Clock Pessimism Removal (CPR):    -0.150ns
  Clock Net Delay (Source):      1.769ns (routing 0.979ns, distribution 0.790ns)
  Clock Net Delay (Destination): 2.003ns (routing 1.076ns, distribution 0.927ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_ring_pll_clk_master_ring_pll_220m rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y73         BUFGCE                       0.000     0.000 r  ring_gen[0].ring_bufg/O
                         net (fo=593, routed)         2.005     2.005    master_ring_pll_220m_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.872     0.133 r  master_ring_pll_220m_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     0.348    master_ring_pll_220m_0/inst/master_ring_pll_clk_master_ring_pll_220m
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.372 r  master_ring_pll_220m_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=2354, routed)        1.769     2.141    jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X85Y150        FDRE                                         r  jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y150        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.058     2.199 r  jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]/Q
                         net (fo=3, routed)           0.121     2.320    jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[7]
    SLICE_X85Y149        FDRE                                         r  jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock master_ring_pll_clk_master_ring_pll_220m rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y73         BUFGCE                       0.000     0.000 r  ring_gen[0].ring_bufg/O
                         net (fo=593, routed)         2.215     2.215    master_ring_pll_220m_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.406    -0.191 r  master_ring_pll_220m_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     0.054    master_ring_pll_220m_0/inst/master_ring_pll_clk_master_ring_pll_220m
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.082 r  master_ring_pll_220m_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=2354, routed)        2.003     2.085    jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X85Y149        FDRE                                         r  jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]/C
                         clock pessimism              0.150     2.235    
    SLICE_X85Y149        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.061     2.296    jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.296    
                         arrival time                           2.320    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 jitter_gen[0].jitter_srl_reg[0][786]/C
                            (rising edge-triggered cell FDRE clocked by master_ring_pll_clk_master_ring_pll_220m  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            jitter_gen[0].jitter_srl_reg[0][787]/D
                            (rising edge-triggered cell FDRE clocked by master_ring_pll_clk_master_ring_pll_220m  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             master_ring_pll_clk_master_ring_pll_220m
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (master_ring_pll_clk_master_ring_pll_220m rise@0.000ns - master_ring_pll_clk_master_ring_pll_220m rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.058ns (40.559%)  route 0.085ns (59.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.101ns
    Source Clock Delay      (SCD):    2.148ns
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Net Delay (Source):      1.776ns (routing 0.979ns, distribution 0.797ns)
  Clock Net Delay (Destination): 2.019ns (routing 1.076ns, distribution 0.943ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_ring_pll_clk_master_ring_pll_220m rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y73         BUFGCE                       0.000     0.000 r  ring_gen[0].ring_bufg/O
                         net (fo=593, routed)         2.005     2.005    master_ring_pll_220m_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.872     0.133 r  master_ring_pll_220m_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     0.348    master_ring_pll_220m_0/inst/master_ring_pll_clk_master_ring_pll_220m
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.372 r  master_ring_pll_220m_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=2354, routed)        1.776     2.148    master_ring_pll_clk
    SLICE_X82Y175        FDRE                                         r  jitter_gen[0].jitter_srl_reg[0][786]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y175        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.058     2.206 r  jitter_gen[0].jitter_srl_reg[0][786]/Q
                         net (fo=2, routed)           0.085     2.291    jitter_gen[0].jitter_srl_reg_n_0_[0][786]
    SLICE_X82Y174        FDRE                                         r  jitter_gen[0].jitter_srl_reg[0][787]/D
  -------------------------------------------------------------------    -------------------

                         (clock master_ring_pll_clk_master_ring_pll_220m rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y73         BUFGCE                       0.000     0.000 r  ring_gen[0].ring_bufg/O
                         net (fo=593, routed)         2.215     2.215    master_ring_pll_220m_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.406    -0.191 r  master_ring_pll_220m_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     0.054    master_ring_pll_220m_0/inst/master_ring_pll_clk_master_ring_pll_220m
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.082 r  master_ring_pll_220m_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=2354, routed)        2.019     2.101    master_ring_pll_clk
    SLICE_X82Y174        FDRE                                         r  jitter_gen[0].jitter_srl_reg[0][787]/C
                         clock pessimism              0.101     2.202    
    SLICE_X82Y174        FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.062     2.264    jitter_gen[0].jitter_srl_reg[0][787]
  -------------------------------------------------------------------
                         required time                         -2.264    
                         arrival time                           2.291    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 jitter_gen[1].jitter_srl_reg[1][182]/C
                            (rising edge-triggered cell FDRE clocked by master_ring_pll_clk_master_ring_pll_220m  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            jitter_gen[1].jitter_srl_reg[1][183]/D
                            (rising edge-triggered cell FDRE clocked by master_ring_pll_clk_master_ring_pll_220m  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             master_ring_pll_clk_master_ring_pll_220m
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (master_ring_pll_clk_master_ring_pll_220m rise@0.000ns - master_ring_pll_clk_master_ring_pll_220m rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.058ns (44.615%)  route 0.072ns (55.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.152ns
    Source Clock Delay      (SCD):    2.198ns
    Clock Pessimism Removal (CPR):    -0.086ns
  Clock Net Delay (Source):      1.826ns (routing 0.979ns, distribution 0.847ns)
  Clock Net Delay (Destination): 2.070ns (routing 1.076ns, distribution 0.994ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_ring_pll_clk_master_ring_pll_220m rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y73         BUFGCE                       0.000     0.000 r  ring_gen[0].ring_bufg/O
                         net (fo=593, routed)         2.005     2.005    master_ring_pll_220m_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.872     0.133 r  master_ring_pll_220m_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     0.348    master_ring_pll_220m_0/inst/master_ring_pll_clk_master_ring_pll_220m
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.372 r  master_ring_pll_220m_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=2354, routed)        1.826     2.198    master_ring_pll_clk
    SLICE_X89Y159        FDRE                                         r  jitter_gen[1].jitter_srl_reg[1][182]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y159        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     2.256 r  jitter_gen[1].jitter_srl_reg[1][182]/Q
                         net (fo=2, routed)           0.072     2.328    jitter_gen[1].jitter_srl_reg_n_0_[1][182]
    SLICE_X89Y159        FDRE                                         r  jitter_gen[1].jitter_srl_reg[1][183]/D
  -------------------------------------------------------------------    -------------------

                         (clock master_ring_pll_clk_master_ring_pll_220m rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y73         BUFGCE                       0.000     0.000 r  ring_gen[0].ring_bufg/O
                         net (fo=593, routed)         2.215     2.215    master_ring_pll_220m_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.406    -0.191 r  master_ring_pll_220m_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     0.054    master_ring_pll_220m_0/inst/master_ring_pll_clk_master_ring_pll_220m
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.082 r  master_ring_pll_220m_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=2354, routed)        2.070     2.152    master_ring_pll_clk
    SLICE_X89Y159        FDRE                                         r  jitter_gen[1].jitter_srl_reg[1][183]/C
                         clock pessimism              0.086     2.238    
    SLICE_X89Y159        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     2.300    jitter_gen[1].jitter_srl_reg[1][183]
  -------------------------------------------------------------------
                         required time                         -2.300    
                         arrival time                           2.328    
  -------------------------------------------------------------------
                         slack                                  0.028    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         master_ring_pll_clk_master_ring_pll_220m
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { master_ring_pll_220m_0/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         5.000       3.645      RAMB36_X10Y30  jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         5.000       3.645      RAMB36_X11Y30  jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         5.000       3.645      RAMB36_X11Y31  jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         5.000       3.645      RAMB36_X10Y31  jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         5.000       3.645      RAMB36_X11Y29  jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         5.000       3.645      RAMB36_X11Y28  jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         5.000       3.645      RAMB36_X10Y29  jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         5.000       3.645      RAMB36_X10Y28  jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     BUFGCE/I            n/a            1.290         5.000       3.710      BUFGCE_X0Y81   master_ring_pll_220m_0/inst/clkout1_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT0  n/a            1.071         5.000       3.929      MMCM_X0Y3      master_ring_pll_220m_0/inst/mmcme4_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB36_X10Y30  jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB36_X10Y30  jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB36_X11Y30  jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB36_X11Y30  jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB36_X11Y31  jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB36_X11Y31  jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB36_X10Y31  jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB36_X10Y31  jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB36_X11Y29  jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB36_X11Y29  jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB36_X10Y30  jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB36_X10Y30  jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB36_X11Y30  jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB36_X11Y30  jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB36_X11Y31  jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB36_X11Y31  jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB36_X10Y31  jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB36_X10Y31  jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB36_X11Y29  jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB36_X11Y29  jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  clk100_clk_200_to_100

Setup :            0  Failing Endpoints,  Worst Slack       49.591ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             49.591ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk100_clk_200_to_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.434ns  (logic 0.080ns (18.433%)  route 0.354ns (81.567%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y117                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X83Y117        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.354     0.434    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X84Y117        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X84Y117        FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.434    
  -------------------------------------------------------------------
                         slack                                 49.591    

Slack (MET) :             49.606ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk100_clk_200_to_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.419ns  (logic 0.079ns (18.854%)  route 0.340ns (81.146%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y117                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X83Y117        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.340     0.419    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X83Y117        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X83Y117        FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.419    
  -------------------------------------------------------------------
                         slack                                 49.606    

Slack (MET) :             49.614ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk100_clk_200_to_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.411ns  (logic 0.079ns (19.221%)  route 0.332ns (80.779%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y117                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X83Y117        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.332     0.411    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X84Y117        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X84Y117        FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.411    
  -------------------------------------------------------------------
                         slack                                 49.614    

Slack (MET) :             49.615ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk100_clk_200_to_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.410ns  (logic 0.076ns (18.537%)  route 0.334ns (81.463%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y111                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X82Y111        FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     0.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.334     0.410    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X83Y111        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X83Y111        FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.410    
  -------------------------------------------------------------------
                         slack                                 49.615    

Slack (MET) :             49.649ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk100_clk_200_to_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.376ns  (logic 0.079ns (21.011%)  route 0.297ns (78.989%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y114                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X80Y114        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.297     0.376    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X80Y114        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X80Y114        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.376    
  -------------------------------------------------------------------
                         slack                                 49.649    

Slack (MET) :             49.734ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk100_clk_200_to_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.291ns  (logic 0.079ns (27.148%)  route 0.212ns (72.852%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y117                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X83Y117        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.212     0.291    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X83Y117        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X83Y117        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                 49.734    

Slack (MET) :             49.773ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk100_clk_200_to_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.252ns  (logic 0.076ns (30.159%)  route 0.176ns (69.841%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y111                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X82Y111        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.176     0.252    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X82Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X82Y112        FDCE (Setup_FFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                 49.773    

Slack (MET) :             49.784ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk100_clk_200_to_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.241ns  (logic 0.080ns (33.195%)  route 0.161ns (66.805%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y111                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X81Y111        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.161     0.241    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X83Y111        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X83Y111        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                 49.784    





---------------------------------------------------------------------------------------------------
From Clock:  ring_clk
  To Clock:  clk100_clk_200_to_100

Setup :            0  Failing Endpoints,  Worst Slack        1.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.523ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.000ns  (required time - arrival time)
  Source:                 raw_sample_capture_reg/C
                            (rising edge-triggered cell FDRE clocked by ring_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            o_uart_tx_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk100_clk_200_to_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.502ns  (clk100_clk_200_to_100 rise@4979.502ns - ring_clk rise@4975.000ns)
  Data Path Delay:        0.489ns  (logic 0.166ns (33.947%)  route 0.323ns (66.053%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -2.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.715ns = ( 4978.787 - 4979.502 ) 
    Source Clock Delay      (SCD):    2.141ns = ( 4977.141 - 4975.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.141ns (routing 0.922ns, distribution 1.219ns)
  Clock Net Delay (Destination): 2.610ns (routing 1.367ns, distribution 1.243ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ring_clk rise edge)
                                                   4975.000  4975.000 r  
    BUFGCE_X0Y73         BUFGCE                       0.000  4975.000 r  ring_gen[0].ring_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         2.141  4977.141    ring_clk[0]
    SLICE_X35Y258        FDRE                                         r  raw_sample_capture_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y258        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080  4977.221 r  raw_sample_capture_reg/Q
                         net (fo=6, routed)           0.192  4977.413    raw_sample_capture
    SLICE_X36Y258        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051  4977.464 r  o_uart_tx_i_5/O
                         net (fo=1, routed)           0.085  4977.549    o_uart_tx_i_5_n_0
    SLICE_X36Y259        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.035  4977.584 r  o_uart_tx_i_2/O
                         net (fo=1, routed)           0.046  4977.630    o_uart_tx_i_2_n_0
    SLICE_X36Y259        FDRE                                         r  o_uart_tx_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_200_to_100 rise edge)
                                                   4979.502  4979.502 r  
    AL8                                               0.000  4979.502 r  clk_200_dp (IN)
                         net (fo=0)                   0.000  4979.502    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394  4979.896 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040  4979.936    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  4979.936 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344  4980.280    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.342  4975.938 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215  4976.153    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  4976.177 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        2.610  4978.787    clk_100
    SLICE_X36Y259        FDRE                                         r  o_uart_tx_reg/C
                         clock pessimism              0.000  4978.787    
                         clock uncertainty           -0.182  4978.605    
    SLICE_X36Y259        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025  4978.630    o_uart_tx_reg
  -------------------------------------------------------------------
                         required time                       4978.630    
                         arrival time                       -4977.630    
  -------------------------------------------------------------------
                         slack                                  1.000    

Slack (MET) :             1.051ns  (required time - arrival time)
  Source:                 raw_sample_capture_reg/C
                            (rising edge-triggered cell FDRE clocked by ring_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FSM_onehot_uart_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk100_clk_200_to_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.502ns  (clk100_clk_200_to_100 rise@4979.502ns - ring_clk rise@4975.000ns)
  Data Path Delay:        0.354ns  (logic 0.116ns (32.768%)  route 0.238ns (67.232%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.714ns = ( 4978.788 - 4979.502 ) 
    Source Clock Delay      (SCD):    2.141ns = ( 4977.141 - 4975.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.141ns (routing 0.922ns, distribution 1.219ns)
  Clock Net Delay (Destination): 2.611ns (routing 1.367ns, distribution 1.244ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ring_clk rise edge)
                                                   4975.000  4975.000 r  
    BUFGCE_X0Y73         BUFGCE                       0.000  4975.000 r  ring_gen[0].ring_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         2.141  4977.141    ring_clk[0]
    SLICE_X35Y258        FDRE                                         r  raw_sample_capture_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y258        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080  4977.221 f  raw_sample_capture_reg/Q
                         net (fo=6, routed)           0.095  4977.316    raw_sample_capture
    SLICE_X36Y258        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.036  4977.353 r  FSM_onehot_uart_state[3]_i_1/O
                         net (fo=4, routed)           0.143  4977.496    FSM_onehot_uart_state[3]_i_1_n_0
    SLICE_X36Y258        FDRE                                         r  FSM_onehot_uart_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_200_to_100 rise edge)
                                                   4979.502  4979.502 r  
    AL8                                               0.000  4979.502 r  clk_200_dp (IN)
                         net (fo=0)                   0.000  4979.502    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394  4979.896 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040  4979.936    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  4979.936 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344  4980.280    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.342  4975.938 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215  4976.153    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  4976.177 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        2.611  4978.788    clk_100
    SLICE_X36Y258        FDRE                                         r  FSM_onehot_uart_state_reg[0]/C
                         clock pessimism              0.000  4978.788    
                         clock uncertainty           -0.182  4978.606    
    SLICE_X36Y258        FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.060  4978.546    FSM_onehot_uart_state_reg[0]
  -------------------------------------------------------------------
                         required time                       4978.546    
                         arrival time                       -4977.495    
  -------------------------------------------------------------------
                         slack                                  1.051    

Slack (MET) :             1.051ns  (required time - arrival time)
  Source:                 raw_sample_capture_reg/C
                            (rising edge-triggered cell FDRE clocked by ring_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FSM_onehot_uart_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk100_clk_200_to_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.502ns  (clk100_clk_200_to_100 rise@4979.502ns - ring_clk rise@4975.000ns)
  Data Path Delay:        0.354ns  (logic 0.116ns (32.768%)  route 0.238ns (67.232%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.714ns = ( 4978.788 - 4979.502 ) 
    Source Clock Delay      (SCD):    2.141ns = ( 4977.141 - 4975.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.141ns (routing 0.922ns, distribution 1.219ns)
  Clock Net Delay (Destination): 2.611ns (routing 1.367ns, distribution 1.244ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ring_clk rise edge)
                                                   4975.000  4975.000 r  
    BUFGCE_X0Y73         BUFGCE                       0.000  4975.000 r  ring_gen[0].ring_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         2.141  4977.141    ring_clk[0]
    SLICE_X35Y258        FDRE                                         r  raw_sample_capture_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y258        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080  4977.221 f  raw_sample_capture_reg/Q
                         net (fo=6, routed)           0.095  4977.316    raw_sample_capture
    SLICE_X36Y258        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.036  4977.353 r  FSM_onehot_uart_state[3]_i_1/O
                         net (fo=4, routed)           0.143  4977.496    FSM_onehot_uart_state[3]_i_1_n_0
    SLICE_X36Y258        FDRE                                         r  FSM_onehot_uart_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_200_to_100 rise edge)
                                                   4979.502  4979.502 r  
    AL8                                               0.000  4979.502 r  clk_200_dp (IN)
                         net (fo=0)                   0.000  4979.502    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394  4979.896 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040  4979.936    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  4979.936 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344  4980.280    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.342  4975.938 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215  4976.153    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  4976.177 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        2.611  4978.788    clk_100
    SLICE_X36Y258        FDRE                                         r  FSM_onehot_uart_state_reg[1]/C
                         clock pessimism              0.000  4978.788    
                         clock uncertainty           -0.182  4978.606    
    SLICE_X36Y258        FDRE (Setup_GFF2_SLICEL_C_CE)
                                                     -0.060  4978.546    FSM_onehot_uart_state_reg[1]
  -------------------------------------------------------------------
                         required time                       4978.546    
                         arrival time                       -4977.495    
  -------------------------------------------------------------------
                         slack                                  1.051    

Slack (MET) :             1.051ns  (required time - arrival time)
  Source:                 raw_sample_capture_reg/C
                            (rising edge-triggered cell FDRE clocked by ring_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FSM_onehot_uart_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk100_clk_200_to_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.502ns  (clk100_clk_200_to_100 rise@4979.502ns - ring_clk rise@4975.000ns)
  Data Path Delay:        0.354ns  (logic 0.116ns (32.768%)  route 0.238ns (67.232%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.714ns = ( 4978.788 - 4979.502 ) 
    Source Clock Delay      (SCD):    2.141ns = ( 4977.141 - 4975.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.141ns (routing 0.922ns, distribution 1.219ns)
  Clock Net Delay (Destination): 2.611ns (routing 1.367ns, distribution 1.244ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ring_clk rise edge)
                                                   4975.000  4975.000 r  
    BUFGCE_X0Y73         BUFGCE                       0.000  4975.000 r  ring_gen[0].ring_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         2.141  4977.141    ring_clk[0]
    SLICE_X35Y258        FDRE                                         r  raw_sample_capture_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y258        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080  4977.221 f  raw_sample_capture_reg/Q
                         net (fo=6, routed)           0.095  4977.316    raw_sample_capture
    SLICE_X36Y258        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.036  4977.353 r  FSM_onehot_uart_state[3]_i_1/O
                         net (fo=4, routed)           0.143  4977.496    FSM_onehot_uart_state[3]_i_1_n_0
    SLICE_X36Y258        FDRE                                         r  FSM_onehot_uart_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_200_to_100 rise edge)
                                                   4979.502  4979.502 r  
    AL8                                               0.000  4979.502 r  clk_200_dp (IN)
                         net (fo=0)                   0.000  4979.502    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394  4979.896 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040  4979.936    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  4979.936 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344  4980.280    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.342  4975.938 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215  4976.153    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  4976.177 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        2.611  4978.788    clk_100
    SLICE_X36Y258        FDRE                                         r  FSM_onehot_uart_state_reg[2]/C
                         clock pessimism              0.000  4978.788    
                         clock uncertainty           -0.182  4978.606    
    SLICE_X36Y258        FDRE (Setup_FFF2_SLICEL_C_CE)
                                                     -0.060  4978.546    FSM_onehot_uart_state_reg[2]
  -------------------------------------------------------------------
                         required time                       4978.546    
                         arrival time                       -4977.495    
  -------------------------------------------------------------------
                         slack                                  1.051    

Slack (MET) :             1.051ns  (required time - arrival time)
  Source:                 raw_sample_capture_reg/C
                            (rising edge-triggered cell FDRE clocked by ring_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FSM_onehot_uart_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk100_clk_200_to_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.502ns  (clk100_clk_200_to_100 rise@4979.502ns - ring_clk rise@4975.000ns)
  Data Path Delay:        0.354ns  (logic 0.116ns (32.768%)  route 0.238ns (67.232%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.714ns = ( 4978.788 - 4979.502 ) 
    Source Clock Delay      (SCD):    2.141ns = ( 4977.141 - 4975.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.141ns (routing 0.922ns, distribution 1.219ns)
  Clock Net Delay (Destination): 2.611ns (routing 1.367ns, distribution 1.244ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ring_clk rise edge)
                                                   4975.000  4975.000 r  
    BUFGCE_X0Y73         BUFGCE                       0.000  4975.000 r  ring_gen[0].ring_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         2.141  4977.141    ring_clk[0]
    SLICE_X35Y258        FDRE                                         r  raw_sample_capture_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y258        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080  4977.221 f  raw_sample_capture_reg/Q
                         net (fo=6, routed)           0.095  4977.316    raw_sample_capture
    SLICE_X36Y258        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.036  4977.353 r  FSM_onehot_uart_state[3]_i_1/O
                         net (fo=4, routed)           0.143  4977.496    FSM_onehot_uart_state[3]_i_1_n_0
    SLICE_X36Y258        FDRE                                         r  FSM_onehot_uart_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_200_to_100 rise edge)
                                                   4979.502  4979.502 r  
    AL8                                               0.000  4979.502 r  clk_200_dp (IN)
                         net (fo=0)                   0.000  4979.502    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394  4979.896 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040  4979.936    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  4979.936 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344  4980.280    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.342  4975.938 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215  4976.153    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  4976.177 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        2.611  4978.788    clk_100
    SLICE_X36Y258        FDRE                                         r  FSM_onehot_uart_state_reg[3]/C
                         clock pessimism              0.000  4978.788    
                         clock uncertainty           -0.182  4978.606    
    SLICE_X36Y258        FDRE (Setup_EFF2_SLICEL_C_CE)
                                                     -0.060  4978.546    FSM_onehot_uart_state_reg[3]
  -------------------------------------------------------------------
                         required time                       4978.546    
                         arrival time                       -4977.495    
  -------------------------------------------------------------------
                         slack                                  1.051    

Slack (MET) :             4.478ns  (required time - arrival time)
  Source:                 ring_gen[1].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ring_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ring_gen[1].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk100_clk_200_to_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.547ns  (logic 0.079ns (14.442%)  route 0.468ns (85.558%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y90                                      0.000     0.000 r  ring_gen[1].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X77Y90         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     0.079 r  ring_gen[1].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.468     0.547    ring_gen[1].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X77Y90         FDRE                                         r  ring_gen[1].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X77Y90         FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.025     5.025    ring_gen[1].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          5.025    
                         arrival time                          -0.547    
  -------------------------------------------------------------------
                         slack                                  4.478    

Slack (MET) :             4.521ns  (required time - arrival time)
  Source:                 ring_gen[1].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ring_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ring_gen[1].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk100_clk_200_to_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.504ns  (logic 0.081ns (16.071%)  route 0.423ns (83.929%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y89                                      0.000     0.000 r  ring_gen[1].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X75Y89         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  ring_gen[1].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.423     0.504    ring_gen[1].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X75Y89         FDRE                                         r  ring_gen[1].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X75Y89         FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.025     5.025    ring_gen[1].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          5.025    
                         arrival time                          -0.504    
  -------------------------------------------------------------------
                         slack                                  4.521    

Slack (MET) :             4.526ns  (required time - arrival time)
  Source:                 ring_gen[0].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ring_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ring_gen[0].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk100_clk_200_to_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.499ns  (logic 0.078ns (15.631%)  route 0.421ns (84.369%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y112                                     0.000     0.000 r  ring_gen[0].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[12]/C
    SLICE_X70Y112        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     0.078 r  ring_gen[0].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[12]/Q
                         net (fo=1, routed)           0.421     0.499    ring_gen[0].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[12]
    SLICE_X70Y112        FDRE                                         r  ring_gen[0].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X70Y112        FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.025     5.025    ring_gen[0].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][12]
  -------------------------------------------------------------------
                         required time                          5.025    
                         arrival time                          -0.499    
  -------------------------------------------------------------------
                         slack                                  4.526    

Slack (MET) :             4.578ns  (required time - arrival time)
  Source:                 ring_gen[0].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ring_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ring_gen[0].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk100_clk_200_to_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.447ns  (logic 0.079ns (17.673%)  route 0.368ns (82.327%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y110                                     0.000     0.000 r  ring_gen[0].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X69Y110        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.079 r  ring_gen[0].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.368     0.447    ring_gen[0].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X69Y110        FDRE                                         r  ring_gen[0].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X69Y110        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     5.025    ring_gen[0].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          5.025    
                         arrival time                          -0.447    
  -------------------------------------------------------------------
                         slack                                  4.578    

Slack (MET) :             4.580ns  (required time - arrival time)
  Source:                 ring_gen[0].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ring_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ring_gen[0].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk100_clk_200_to_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.445ns  (logic 0.079ns (17.753%)  route 0.366ns (82.247%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y108                                     0.000     0.000 r  ring_gen[0].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X70Y108        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.079 r  ring_gen[0].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.366     0.445    ring_gen[0].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X70Y108        FDRE                                         r  ring_gen[0].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X70Y108        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     5.025    ring_gen[0].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          5.025    
                         arrival time                          -0.445    
  -------------------------------------------------------------------
                         slack                                  4.580    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.523ns  (arrival time - required time)
  Source:                 raw_sample_capture_reg/C
                            (rising edge-triggered cell FDRE clocked by ring_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FSM_onehot_uart_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk100_clk_200_to_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_200_to_100 rise@0.000ns - ring_clk rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.056ns (33.735%)  route 0.110ns (66.265%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.532ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.359ns
    Source Clock Delay      (SCD):    1.173ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.173ns (routing 0.501ns, distribution 0.672ns)
  Clock Net Delay (Destination): 1.780ns (routing 0.912ns, distribution 0.868ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ring_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y73         BUFGCE                       0.000     0.000 r  ring_gen[0].ring_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         1.173     1.173    ring_clk[0]
    SLICE_X35Y258        FDRE                                         r  raw_sample_capture_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y258        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     1.214 f  raw_sample_capture_reg/Q
                         net (fo=6, routed)           0.052     1.266    raw_sample_capture
    SLICE_X36Y258        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.015     1.281 r  FSM_onehot_uart_state[3]_i_1/O
                         net (fo=4, routed)           0.058     1.339    FSM_onehot_uart_state[3]_i_1_n_0
    SLICE_X36Y258        FDRE                                         r  FSM_onehot_uart_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.346 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.396    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.396 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.626    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.950    -2.324 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -2.158    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -2.139 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        1.780    -0.359    clk_100
    SLICE_X36Y258        FDRE                                         r  FSM_onehot_uart_state_reg[0]/C
                         clock pessimism              0.000    -0.359    
                         clock uncertainty            0.182    -0.177    
    SLICE_X36Y258        FDRE (Hold_HFF2_SLICEL_C_CE)
                                                     -0.007    -0.184    FSM_onehot_uart_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.184    
                         arrival time                           1.339    
  -------------------------------------------------------------------
                         slack                                  1.523    

Slack (MET) :             1.523ns  (arrival time - required time)
  Source:                 raw_sample_capture_reg/C
                            (rising edge-triggered cell FDRE clocked by ring_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FSM_onehot_uart_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk100_clk_200_to_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_200_to_100 rise@0.000ns - ring_clk rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.056ns (33.735%)  route 0.110ns (66.265%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.532ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.359ns
    Source Clock Delay      (SCD):    1.173ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.173ns (routing 0.501ns, distribution 0.672ns)
  Clock Net Delay (Destination): 1.780ns (routing 0.912ns, distribution 0.868ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ring_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y73         BUFGCE                       0.000     0.000 r  ring_gen[0].ring_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         1.173     1.173    ring_clk[0]
    SLICE_X35Y258        FDRE                                         r  raw_sample_capture_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y258        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     1.214 f  raw_sample_capture_reg/Q
                         net (fo=6, routed)           0.052     1.266    raw_sample_capture
    SLICE_X36Y258        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.015     1.281 r  FSM_onehot_uart_state[3]_i_1/O
                         net (fo=4, routed)           0.058     1.339    FSM_onehot_uart_state[3]_i_1_n_0
    SLICE_X36Y258        FDRE                                         r  FSM_onehot_uart_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.346 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.396    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.396 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.626    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.950    -2.324 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -2.158    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -2.139 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        1.780    -0.359    clk_100
    SLICE_X36Y258        FDRE                                         r  FSM_onehot_uart_state_reg[1]/C
                         clock pessimism              0.000    -0.359    
                         clock uncertainty            0.182    -0.177    
    SLICE_X36Y258        FDRE (Hold_GFF2_SLICEL_C_CE)
                                                     -0.007    -0.184    FSM_onehot_uart_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.184    
                         arrival time                           1.339    
  -------------------------------------------------------------------
                         slack                                  1.523    

Slack (MET) :             1.523ns  (arrival time - required time)
  Source:                 raw_sample_capture_reg/C
                            (rising edge-triggered cell FDRE clocked by ring_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FSM_onehot_uart_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk100_clk_200_to_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_200_to_100 rise@0.000ns - ring_clk rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.056ns (33.735%)  route 0.110ns (66.265%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.532ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.359ns
    Source Clock Delay      (SCD):    1.173ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.173ns (routing 0.501ns, distribution 0.672ns)
  Clock Net Delay (Destination): 1.780ns (routing 0.912ns, distribution 0.868ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ring_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y73         BUFGCE                       0.000     0.000 r  ring_gen[0].ring_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         1.173     1.173    ring_clk[0]
    SLICE_X35Y258        FDRE                                         r  raw_sample_capture_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y258        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     1.214 f  raw_sample_capture_reg/Q
                         net (fo=6, routed)           0.052     1.266    raw_sample_capture
    SLICE_X36Y258        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.015     1.281 r  FSM_onehot_uart_state[3]_i_1/O
                         net (fo=4, routed)           0.058     1.339    FSM_onehot_uart_state[3]_i_1_n_0
    SLICE_X36Y258        FDRE                                         r  FSM_onehot_uart_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.346 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.396    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.396 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.626    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.950    -2.324 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -2.158    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -2.139 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        1.780    -0.359    clk_100
    SLICE_X36Y258        FDRE                                         r  FSM_onehot_uart_state_reg[2]/C
                         clock pessimism              0.000    -0.359    
                         clock uncertainty            0.182    -0.177    
    SLICE_X36Y258        FDRE (Hold_FFF2_SLICEL_C_CE)
                                                     -0.007    -0.184    FSM_onehot_uart_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.184    
                         arrival time                           1.339    
  -------------------------------------------------------------------
                         slack                                  1.523    

Slack (MET) :             1.523ns  (arrival time - required time)
  Source:                 raw_sample_capture_reg/C
                            (rising edge-triggered cell FDRE clocked by ring_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FSM_onehot_uart_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk100_clk_200_to_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_200_to_100 rise@0.000ns - ring_clk rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.056ns (33.735%)  route 0.110ns (66.265%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.532ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.359ns
    Source Clock Delay      (SCD):    1.173ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.173ns (routing 0.501ns, distribution 0.672ns)
  Clock Net Delay (Destination): 1.780ns (routing 0.912ns, distribution 0.868ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ring_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y73         BUFGCE                       0.000     0.000 r  ring_gen[0].ring_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         1.173     1.173    ring_clk[0]
    SLICE_X35Y258        FDRE                                         r  raw_sample_capture_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y258        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     1.214 f  raw_sample_capture_reg/Q
                         net (fo=6, routed)           0.052     1.266    raw_sample_capture
    SLICE_X36Y258        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.015     1.281 r  FSM_onehot_uart_state[3]_i_1/O
                         net (fo=4, routed)           0.058     1.339    FSM_onehot_uart_state[3]_i_1_n_0
    SLICE_X36Y258        FDRE                                         r  FSM_onehot_uart_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.346 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.396    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.396 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.626    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.950    -2.324 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -2.158    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -2.139 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        1.780    -0.359    clk_100
    SLICE_X36Y258        FDRE                                         r  FSM_onehot_uart_state_reg[3]/C
                         clock pessimism              0.000    -0.359    
                         clock uncertainty            0.182    -0.177    
    SLICE_X36Y258        FDRE (Hold_EFF2_SLICEL_C_CE)
                                                     -0.007    -0.184    FSM_onehot_uart_state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.184    
                         arrival time                           1.339    
  -------------------------------------------------------------------
                         slack                                  1.523    

Slack (MET) :             1.542ns  (arrival time - required time)
  Source:                 raw_sample_capture_reg/C
                            (rising edge-triggered cell FDRE clocked by ring_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            o_uart_tx_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk100_clk_200_to_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_200_to_100 rise@0.000ns - ring_clk rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.078ns (32.773%)  route 0.160ns (67.227%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -1.532ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.359ns
    Source Clock Delay      (SCD):    1.173ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.173ns (routing 0.501ns, distribution 0.672ns)
  Clock Net Delay (Destination): 1.780ns (routing 0.912ns, distribution 0.868ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ring_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y73         BUFGCE                       0.000     0.000 r  ring_gen[0].ring_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         1.173     1.173    ring_clk[0]
    SLICE_X35Y258        FDRE                                         r  raw_sample_capture_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y258        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     1.214 r  raw_sample_capture_reg/Q
                         net (fo=6, routed)           0.099     1.313    raw_sample_capture
    SLICE_X36Y258        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.023     1.336 r  o_uart_tx_i_5/O
                         net (fo=1, routed)           0.046     1.382    o_uart_tx_i_5_n_0
    SLICE_X36Y259        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.014     1.396 r  o_uart_tx_i_2/O
                         net (fo=1, routed)           0.015     1.411    o_uart_tx_i_2_n_0
    SLICE_X36Y259        FDRE                                         r  o_uart_tx_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.346 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.396    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.396 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.626    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.950    -2.324 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -2.158    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -2.139 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        1.780    -0.359    clk_100
    SLICE_X36Y259        FDRE                                         r  o_uart_tx_reg/C
                         clock pessimism              0.000    -0.359    
                         clock uncertainty            0.182    -0.177    
    SLICE_X36Y259        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046    -0.131    o_uart_tx_reg
  -------------------------------------------------------------------
                         required time                          0.131    
                         arrival time                           1.411    
  -------------------------------------------------------------------
                         slack                                  1.542    





---------------------------------------------------------------------------------------------------
From Clock:  master_ring_pll_clk_master_ring_pll_220m
  To Clock:  clk100_clk_200_to_100

Setup :            0  Failing Endpoints,  Worst Slack        4.415ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.415ns  (required time - arrival time)
  Source:                 jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by master_ring_pll_clk_master_ring_pll_220m  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk100_clk_200_to_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.610ns  (logic 0.077ns (12.623%)  route 0.533ns (87.377%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y158                                     0.000     0.000 r  jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X82Y158        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     0.077 r  jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.533     0.610    jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[9]
    SLICE_X81Y158        FDRE                                         r  jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X81Y158        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     5.025    jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          5.025    
                         arrival time                          -0.610    
  -------------------------------------------------------------------
                         slack                                  4.415    

Slack (MET) :             4.436ns  (required time - arrival time)
  Source:                 jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by master_ring_pll_clk_master_ring_pll_220m  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk100_clk_200_to_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.589ns  (logic 0.078ns (13.243%)  route 0.511ns (86.757%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y156                                     0.000     0.000 r  jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[12]/C
    SLICE_X82Y156        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     0.078 r  jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[12]/Q
                         net (fo=1, routed)           0.511     0.589    jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[12]
    SLICE_X82Y156        FDRE                                         r  jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X82Y156        FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.025     5.025    jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][12]
  -------------------------------------------------------------------
                         required time                          5.025    
                         arrival time                          -0.589    
  -------------------------------------------------------------------
                         slack                                  4.436    

Slack (MET) :             4.497ns  (required time - arrival time)
  Source:                 jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by master_ring_pll_clk_master_ring_pll_220m  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk100_clk_200_to_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.528ns  (logic 0.079ns (14.962%)  route 0.449ns (85.038%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y149                                     0.000     0.000 r  jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X80Y149        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.079 r  jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.449     0.528    jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X80Y150        FDRE                                         r  jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X80Y150        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     5.025    jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          5.025    
                         arrival time                          -0.528    
  -------------------------------------------------------------------
                         slack                                  4.497    

Slack (MET) :             4.501ns  (required time - arrival time)
  Source:                 jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by master_ring_pll_clk_master_ring_pll_220m  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk100_clk_200_to_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.524ns  (logic 0.079ns (15.076%)  route 0.445ns (84.924%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y156                                     0.000     0.000 r  jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
    SLICE_X83Y156        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.079 r  jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.445     0.524    jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[10]
    SLICE_X83Y156        FDRE                                         r  jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X83Y156        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     5.025    jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]
  -------------------------------------------------------------------
                         required time                          5.025    
                         arrival time                          -0.524    
  -------------------------------------------------------------------
                         slack                                  4.501    

Slack (MET) :             4.561ns  (required time - arrival time)
  Source:                 jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by master_ring_pll_clk_master_ring_pll_220m  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk100_clk_200_to_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.464ns  (logic 0.078ns (16.810%)  route 0.386ns (83.190%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y149                                     0.000     0.000 r  jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X82Y149        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     0.078 r  jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.386     0.464    jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X80Y150        FDRE                                         r  jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X80Y150        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     5.025    jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          5.025    
                         arrival time                          -0.464    
  -------------------------------------------------------------------
                         slack                                  4.561    

Slack (MET) :             4.562ns  (required time - arrival time)
  Source:                 jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by master_ring_pll_clk_master_ring_pll_220m  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk100_clk_200_to_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.463ns  (logic 0.078ns (16.847%)  route 0.385ns (83.153%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y149                                     0.000     0.000 r  jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X82Y149        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     0.078 r  jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.385     0.463    jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X80Y150        FDRE                                         r  jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X80Y150        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.025     5.025    jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          5.025    
                         arrival time                          -0.463    
  -------------------------------------------------------------------
                         slack                                  4.562    

Slack (MET) :             4.563ns  (required time - arrival time)
  Source:                 jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by master_ring_pll_clk_master_ring_pll_220m  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk100_clk_200_to_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.462ns  (logic 0.081ns (17.532%)  route 0.381ns (82.468%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y150                                     0.000     0.000 r  jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X83Y150        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.381     0.462    jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[9]
    SLICE_X83Y150        FDRE                                         r  jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X83Y150        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.025     5.025    jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          5.025    
                         arrival time                          -0.462    
  -------------------------------------------------------------------
                         slack                                  4.563    

Slack (MET) :             4.573ns  (required time - arrival time)
  Source:                 jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by master_ring_pll_clk_master_ring_pll_220m  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk100_clk_200_to_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.452ns  (logic 0.080ns (17.699%)  route 0.372ns (82.301%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y156                                     0.000     0.000 r  jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/C
    SLICE_X83Y156        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/Q
                         net (fo=1, routed)           0.372     0.452    jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[11]
    SLICE_X81Y156        FDRE                                         r  jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X81Y156        FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.025     5.025    jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]
  -------------------------------------------------------------------
                         required time                          5.025    
                         arrival time                          -0.452    
  -------------------------------------------------------------------
                         slack                                  4.573    

Slack (MET) :             4.580ns  (required time - arrival time)
  Source:                 jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by master_ring_pll_clk_master_ring_pll_220m  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk100_clk_200_to_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.445ns  (logic 0.079ns (17.753%)  route 0.366ns (82.247%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y149                                     0.000     0.000 r  jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X82Y149        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     0.079 r  jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.366     0.445    jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X82Y150        FDRE                                         r  jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X82Y150        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     5.025    jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          5.025    
                         arrival time                          -0.445    
  -------------------------------------------------------------------
                         slack                                  4.580    

Slack (MET) :             4.582ns  (required time - arrival time)
  Source:                 jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by master_ring_pll_clk_master_ring_pll_220m  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk100_clk_200_to_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.443ns  (logic 0.079ns (17.833%)  route 0.364ns (82.167%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y149                                     0.000     0.000 r  jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X82Y149        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.079 r  jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.364     0.443    jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X82Y149        FDRE                                         r  jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X82Y149        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     5.025    jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          5.025    
                         arrival time                          -0.443    
  -------------------------------------------------------------------
                         slack                                  4.582    





---------------------------------------------------------------------------------------------------
From Clock:  clk100_clk_200_to_100
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack        9.491ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.491ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.533ns  (logic 0.079ns (14.822%)  route 0.454ns (85.178%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y114                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X80Y114        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.454     0.533    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X79Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X79Y112        FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    10.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.533    
  -------------------------------------------------------------------
                         slack                                  9.491    

Slack (MET) :             9.545ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.479ns  (logic 0.079ns (16.493%)  route 0.400ns (83.507%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y117                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X83Y117        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.400     0.479    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X83Y117        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X83Y117        FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.025    10.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.479    
  -------------------------------------------------------------------
                         slack                                  9.545    

Slack (MET) :             9.648ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.376ns  (logic 0.080ns (21.277%)  route 0.296ns (78.723%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y115                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X82Y115        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.080 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.296     0.376    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X80Y114        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X80Y114        FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    10.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.376    
  -------------------------------------------------------------------
                         slack                                  9.648    

Slack (MET) :             9.690ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.334ns  (logic 0.081ns (24.251%)  route 0.253ns (75.749%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y115                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X83Y115        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.253     0.334    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X83Y118        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X83Y118        FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.025    10.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  9.690    

Slack (MET) :             9.691ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.333ns  (logic 0.078ns (23.423%)  route 0.255ns (76.577%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y115                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X82Y115        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.255     0.333    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X82Y111        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X82Y111        FDCE (Setup_HFF2_SLICEM_C_D)
                                                      0.025    10.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  9.691    

Slack (MET) :             9.725ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.299ns  (logic 0.078ns (26.087%)  route 0.221ns (73.913%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y115                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X82Y115        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     0.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.221     0.299    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X82Y111        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X82Y111        FDCE (Setup_GFF2_SLICEM_C_D)
                                                      0.025    10.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  9.725    

Slack (MET) :             9.736ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.288ns  (logic 0.079ns (27.431%)  route 0.209ns (72.569%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y115                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X83Y115        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.209     0.288    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X83Y118        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X83Y118        FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.025    10.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  9.736    

Slack (MET) :             9.739ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.285ns  (logic 0.080ns (28.070%)  route 0.205ns (71.930%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y115                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X83Y115        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.205     0.285    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X83Y118        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X83Y118        FDCE (Setup_BFF2_SLICEL_C_D)
                                                      0.025    10.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  9.739    





---------------------------------------------------------------------------------------------------
From Clock:  clk100_clk_200_to_100
  To Clock:  ring_clk

Setup :            0  Failing Endpoints,  Worst Slack        9.310ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.310ns  (required time - arrival time)
  Source:                 ring_gen[0].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            ring_gen[0].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by ring_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ring_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.714ns  (logic 0.079ns (11.064%)  route 0.635ns (88.936%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y109                                     0.000     0.000 r  ring_gen[0].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X69Y109        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  ring_gen[0].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.635     0.714    ring_gen[0].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X70Y109        FDRE                                         r  ring_gen[0].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X70Y109        FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.025    10.024    ring_gen[0].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.714    
  -------------------------------------------------------------------
                         slack                                  9.310    

Slack (MET) :             9.436ns  (required time - arrival time)
  Source:                 raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][19]/D
                            (rising edge-triggered cell FDRE clocked by ring_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ring_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.588ns  (logic 0.076ns (12.925%)  route 0.512ns (87.075%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y261                                     0.000     0.000 r  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[19]/C
    SLICE_X44Y261        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[19]/Q
                         net (fo=1, routed)           0.512     0.588    raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[19]
    SLICE_X45Y261        FDRE                                         r  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][19]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X45Y261        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.025    10.024    raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][19]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.588    
  -------------------------------------------------------------------
                         slack                                  9.436    

Slack (MET) :             9.548ns  (required time - arrival time)
  Source:                 ring_gen[1].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            ring_gen[1].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by ring_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ring_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.476ns  (logic 0.080ns (16.807%)  route 0.396ns (83.193%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y90                                      0.000     0.000 r  ring_gen[1].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X72Y90         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  ring_gen[1].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.396     0.476    ring_gen[1].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X72Y90         FDRE                                         r  ring_gen[1].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X72Y90         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025    10.024    ring_gen[1].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.476    
  -------------------------------------------------------------------
                         slack                                  9.548    

Slack (MET) :             9.566ns  (required time - arrival time)
  Source:                 raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][15]/D
                            (rising edge-triggered cell FDRE clocked by ring_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ring_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.458ns  (logic 0.078ns (17.031%)  route 0.380ns (82.969%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y261                                     0.000     0.000 r  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[15]/C
    SLICE_X44Y261        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     0.078 r  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[15]/Q
                         net (fo=1, routed)           0.380     0.458    raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[15]
    SLICE_X44Y261        FDRE                                         r  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][15]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X44Y261        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    10.024    raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][15]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.458    
  -------------------------------------------------------------------
                         slack                                  9.566    

Slack (MET) :             9.576ns  (required time - arrival time)
  Source:                 raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by ring_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ring_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.448ns  (logic 0.078ns (17.411%)  route 0.370ns (82.589%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y257                                     0.000     0.000 r  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X44Y257        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     0.078 r  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.370     0.448    raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X44Y257        FDRE                                         r  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X44Y257        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025    10.024    raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.448    
  -------------------------------------------------------------------
                         slack                                  9.576    

Slack (MET) :             9.581ns  (required time - arrival time)
  Source:                 ring_gen[0].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            ring_gen[0].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by ring_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ring_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.443ns  (logic 0.079ns (17.833%)  route 0.364ns (82.167%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y112                                     0.000     0.000 r  ring_gen[0].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X70Y112        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.079 r  ring_gen[0].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.364     0.443    ring_gen[0].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[8]
    SLICE_X70Y112        FDRE                                         r  ring_gen[0].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X70Y112        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    10.024    ring_gen[0].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.443    
  -------------------------------------------------------------------
                         slack                                  9.581    

Slack (MET) :             9.585ns  (required time - arrival time)
  Source:                 ring_gen[1].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            ring_gen[1].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by ring_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ring_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.439ns  (logic 0.080ns (18.223%)  route 0.359ns (81.777%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y87                                      0.000     0.000 r  ring_gen[1].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X75Y87         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  ring_gen[1].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.359     0.439    ring_gen[1].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X75Y87         FDRE                                         r  ring_gen[1].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X75Y87         FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.025    10.024    ring_gen[1].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.439    
  -------------------------------------------------------------------
                         slack                                  9.585    

Slack (MET) :             9.618ns  (required time - arrival time)
  Source:                 ring_gen[0].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            ring_gen[0].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by ring_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ring_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.406ns  (logic 0.078ns (19.212%)  route 0.328ns (80.788%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y114                                     0.000     0.000 r  ring_gen[0].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X70Y114        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     0.078 r  ring_gen[0].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.328     0.406    ring_gen[0].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X70Y114        FDRE                                         r  ring_gen[0].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X70Y114        FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.025    10.024    ring_gen[0].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.406    
  -------------------------------------------------------------------
                         slack                                  9.618    

Slack (MET) :             9.621ns  (required time - arrival time)
  Source:                 ring_gen[0].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            ring_gen[0].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by ring_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ring_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.403ns  (logic 0.079ns (19.603%)  route 0.324ns (80.397%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y114                                     0.000     0.000 r  ring_gen[0].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X70Y114        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.079 r  ring_gen[0].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.324     0.403    ring_gen[0].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X70Y114        FDRE                                         r  ring_gen[0].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X70Y114        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    10.024    ring_gen[0].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.403    
  -------------------------------------------------------------------
                         slack                                  9.621    

Slack (MET) :             9.640ns  (required time - arrival time)
  Source:                 ring_gen[0].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            ring_gen[0].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/D
                            (rising edge-triggered cell FDRE clocked by ring_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ring_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.384ns  (logic 0.076ns (19.792%)  route 0.308ns (80.208%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y110                                     0.000     0.000 r  ring_gen[0].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[12]/C
    SLICE_X68Y110        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  ring_gen[0].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[12]/Q
                         net (fo=1, routed)           0.308     0.384    ring_gen[0].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[12]
    SLICE_X68Y111        FDRE                                         r  ring_gen[0].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X68Y111        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    10.024    ring_gen[0].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][12]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.384    
  -------------------------------------------------------------------
                         slack                                  9.640    





---------------------------------------------------------------------------------------------------
From Clock:  clk100_clk_200_to_100
  To Clock:  master_ring_pll_clk_master_ring_pll_220m

Setup :            0  Failing Endpoints,  Worst Slack        9.274ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.274ns  (required time - arrival time)
  Source:                 jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by master_ring_pll_clk_master_ring_pll_220m  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             master_ring_pll_clk_master_ring_pll_220m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.750ns  (logic 0.080ns (10.667%)  route 0.670ns (89.333%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y147                                     0.000     0.000 r  jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X85Y147        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.080 r  jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.670     0.750    jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X85Y147        FDRE                                         r  jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X85Y147        FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.025    10.024    jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.750    
  -------------------------------------------------------------------
                         slack                                  9.274    

Slack (MET) :             9.340ns  (required time - arrival time)
  Source:                 jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by master_ring_pll_clk_master_ring_pll_220m  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             master_ring_pll_clk_master_ring_pll_220m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.684ns  (logic 0.079ns (11.550%)  route 0.605ns (88.450%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146                                     0.000     0.000 r  jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X85Y146        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     0.079 r  jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.605     0.684    jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X85Y146        FDRE                                         r  jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X85Y146        FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.025    10.024    jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.684    
  -------------------------------------------------------------------
                         slack                                  9.340    

Slack (MET) :             9.361ns  (required time - arrival time)
  Source:                 jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by master_ring_pll_clk_master_ring_pll_220m  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             master_ring_pll_clk_master_ring_pll_220m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.663ns  (logic 0.079ns (11.916%)  route 0.584ns (88.084%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y149                                     0.000     0.000 r  jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X83Y149        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     0.079 r  jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.584     0.663    jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[8]
    SLICE_X84Y149        FDRE                                         r  jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X84Y149        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    10.024    jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.663    
  -------------------------------------------------------------------
                         slack                                  9.361    

Slack (MET) :             9.366ns  (required time - arrival time)
  Source:                 jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by master_ring_pll_clk_master_ring_pll_220m  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             master_ring_pll_clk_master_ring_pll_220m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.658ns  (logic 0.078ns (11.854%)  route 0.580ns (88.146%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146                                     0.000     0.000 r  jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X85Y146        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     0.078 r  jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.580     0.658    jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X85Y146        FDRE                                         r  jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X85Y146        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    10.024    jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.658    
  -------------------------------------------------------------------
                         slack                                  9.366    

Slack (MET) :             9.452ns  (required time - arrival time)
  Source:                 jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by master_ring_pll_clk_master_ring_pll_220m  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             master_ring_pll_clk_master_ring_pll_220m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.572ns  (logic 0.079ns (13.811%)  route 0.493ns (86.189%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146                                     0.000     0.000 r  jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X85Y146        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.079 r  jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.493     0.572    jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X86Y146        FDRE                                         r  jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X86Y146        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    10.024    jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.572    
  -------------------------------------------------------------------
                         slack                                  9.452    

Slack (MET) :             9.469ns  (required time - arrival time)
  Source:                 jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by master_ring_pll_clk_master_ring_pll_220m  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             master_ring_pll_clk_master_ring_pll_220m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.555ns  (logic 0.078ns (14.054%)  route 0.477ns (85.946%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146                                     0.000     0.000 r  jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X85Y146        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     0.078 r  jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.477     0.555    jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X86Y146        FDRE                                         r  jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X86Y146        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.025    10.024    jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.555    
  -------------------------------------------------------------------
                         slack                                  9.469    

Slack (MET) :             9.510ns  (required time - arrival time)
  Source:                 jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by master_ring_pll_clk_master_ring_pll_220m  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             master_ring_pll_clk_master_ring_pll_220m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.514ns  (logic 0.081ns (15.759%)  route 0.433ns (84.241%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y156                                     0.000     0.000 r  jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X81Y156        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.433     0.514    jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X81Y156        FDRE                                         r  jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X81Y156        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.025    10.024    jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.514    
  -------------------------------------------------------------------
                         slack                                  9.510    

Slack (MET) :             9.515ns  (required time - arrival time)
  Source:                 jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by master_ring_pll_clk_master_ring_pll_220m  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             master_ring_pll_clk_master_ring_pll_220m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.509ns  (logic 0.081ns (15.914%)  route 0.428ns (84.086%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y149                                     0.000     0.000 r  jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
    SLICE_X83Y149        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/Q
                         net (fo=1, routed)           0.428     0.509    jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[11]
    SLICE_X83Y149        FDRE                                         r  jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X83Y149        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.025    10.024    jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.509    
  -------------------------------------------------------------------
                         slack                                  9.515    

Slack (MET) :             9.519ns  (required time - arrival time)
  Source:                 jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by master_ring_pll_clk_master_ring_pll_220m  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             master_ring_pll_clk_master_ring_pll_220m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.505ns  (logic 0.079ns (15.644%)  route 0.426ns (84.356%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y156                                     0.000     0.000 r  jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
    SLICE_X82Y156        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.079 r  jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.426     0.505    jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[10]
    SLICE_X82Y156        FDRE                                         r  jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X82Y156        FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.025    10.024    jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.505    
  -------------------------------------------------------------------
                         slack                                  9.519    

Slack (MET) :             9.544ns  (required time - arrival time)
  Source:                 jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/D
                            (rising edge-triggered cell FDRE clocked by master_ring_pll_clk_master_ring_pll_220m  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             master_ring_pll_clk_master_ring_pll_220m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.480ns  (logic 0.079ns (16.458%)  route 0.401ns (83.542%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y149                                     0.000     0.000 r  jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[12]/C
    SLICE_X83Y149        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.079 r  jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[12]/Q
                         net (fo=1, routed)           0.401     0.480    jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[12]
    SLICE_X83Y150        FDRE                                         r  jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X83Y150        FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.025    10.024    jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][12]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.480    
  -------------------------------------------------------------------
                         slack                                  9.544    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk100_clk_200_to_100
  To Clock:  clk100_clk_200_to_100

Setup :            0  Failing Endpoints,  Worst Slack        8.843ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.843ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[0]/PRE
                            (recovery check against rising-edge clock clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk100_clk_200_to_100 rise@9.999ns - clk100_clk_200_to_100 rise@0.000ns)
  Data Path Delay:        0.945ns  (logic 0.079ns (8.360%)  route 0.866ns (91.640%))
  Logic Levels:           0  
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.570ns = ( 9.429 - 9.999 ) 
    Source Clock Delay      (SCD):    -0.349ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.077ns (routing 1.503ns, distribution 1.574ns)
  Clock Net Delay (Destination): 2.755ns (routing 1.367ns, distribution 1.388ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.936    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.635    -3.699 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    -3.454    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -3.426 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        3.077    -0.349    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X81Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y110        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079    -0.270 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         0.866     0.596    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X79Y113        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_200_to_100 rise edge)
                                                      9.999     9.999 r  
    AL8                                               0.000     9.999 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     9.999    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    10.393 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.433    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.433 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.777    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.342     6.435 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     6.650    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.674 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        2.755     9.429    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X79Y113        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[0]/C
                         clock pessimism              0.138     9.567    
                         clock uncertainty           -0.062     9.505    
    SLICE_X79Y113        FDPE (Recov_AFF_SLICEM_C_PRE)
                                                     -0.066     9.439    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                          9.439    
                         arrival time                          -0.596    
  -------------------------------------------------------------------
                         slack                                  8.843    

Slack (MET) :             8.843ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk100_clk_200_to_100 rise@9.999ns - clk100_clk_200_to_100 rise@0.000ns)
  Data Path Delay:        0.945ns  (logic 0.079ns (8.360%)  route 0.866ns (91.640%))
  Logic Levels:           0  
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.570ns = ( 9.429 - 9.999 ) 
    Source Clock Delay      (SCD):    -0.349ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.077ns (routing 1.503ns, distribution 1.574ns)
  Clock Net Delay (Destination): 2.755ns (routing 1.367ns, distribution 1.388ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.936    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.635    -3.699 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    -3.454    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -3.426 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        3.077    -0.349    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X81Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y110        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079    -0.270 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         0.866     0.596    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X79Y113        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_200_to_100 rise edge)
                                                      9.999     9.999 r  
    AL8                                               0.000     9.999 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     9.999    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    10.393 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.433    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.433 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.777    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.342     6.435 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     6.650    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.674 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        2.755     9.429    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X79Y113        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[1]/C
                         clock pessimism              0.138     9.567    
                         clock uncertainty           -0.062     9.505    
    SLICE_X79Y113        FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.066     9.439    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                          9.439    
                         arrival time                          -0.596    
  -------------------------------------------------------------------
                         slack                                  8.843    

Slack (MET) :             8.843ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]/CLR
                            (recovery check against rising-edge clock clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk100_clk_200_to_100 rise@9.999ns - clk100_clk_200_to_100 rise@0.000ns)
  Data Path Delay:        0.945ns  (logic 0.079ns (8.360%)  route 0.866ns (91.640%))
  Logic Levels:           0  
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.570ns = ( 9.429 - 9.999 ) 
    Source Clock Delay      (SCD):    -0.349ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.077ns (routing 1.503ns, distribution 1.574ns)
  Clock Net Delay (Destination): 2.755ns (routing 1.367ns, distribution 1.388ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.936    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.635    -3.699 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    -3.454    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -3.426 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        3.077    -0.349    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X81Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y110        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079    -0.270 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         0.866     0.596    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X79Y113        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_200_to_100 rise edge)
                                                      9.999     9.999 r  
    AL8                                               0.000     9.999 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     9.999    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    10.393 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.433    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.433 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.777    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.342     6.435 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     6.650    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.674 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        2.755     9.429    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X79Y113        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]/C
                         clock pessimism              0.138     9.567    
                         clock uncertainty           -0.062     9.505    
    SLICE_X79Y113        FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066     9.439    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[8]
  -------------------------------------------------------------------
                         required time                          9.439    
                         arrival time                          -0.596    
  -------------------------------------------------------------------
                         slack                                  8.843    

Slack (MET) :             8.854ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]/CLR
                            (recovery check against rising-edge clock clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk100_clk_200_to_100 rise@9.999ns - clk100_clk_200_to_100 rise@0.000ns)
  Data Path Delay:        0.930ns  (logic 0.079ns (8.495%)  route 0.851ns (91.505%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.574ns = ( 9.425 - 9.999 ) 
    Source Clock Delay      (SCD):    -0.349ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.077ns (routing 1.503ns, distribution 1.574ns)
  Clock Net Delay (Destination): 2.751ns (routing 1.367ns, distribution 1.384ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.936    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.635    -3.699 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    -3.454    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -3.426 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        3.077    -0.349    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X81Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y110        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079    -0.270 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         0.851     0.581    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X80Y113        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_200_to_100 rise edge)
                                                      9.999     9.999 r  
    AL8                                               0.000     9.999 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     9.999    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    10.393 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.433    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.433 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.777    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.342     6.435 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     6.650    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.674 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        2.751     9.425    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X80Y113        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]/C
                         clock pessimism              0.138     9.563    
                         clock uncertainty           -0.062     9.501    
    SLICE_X80Y113        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066     9.435    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]
  -------------------------------------------------------------------
                         required time                          9.435    
                         arrival time                          -0.581    
  -------------------------------------------------------------------
                         slack                                  8.854    

Slack (MET) :             8.854ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]/CLR
                            (recovery check against rising-edge clock clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk100_clk_200_to_100 rise@9.999ns - clk100_clk_200_to_100 rise@0.000ns)
  Data Path Delay:        0.930ns  (logic 0.079ns (8.495%)  route 0.851ns (91.505%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.574ns = ( 9.425 - 9.999 ) 
    Source Clock Delay      (SCD):    -0.349ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.077ns (routing 1.503ns, distribution 1.574ns)
  Clock Net Delay (Destination): 2.751ns (routing 1.367ns, distribution 1.384ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.936    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.635    -3.699 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    -3.454    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -3.426 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        3.077    -0.349    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X81Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y110        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079    -0.270 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         0.851     0.581    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X80Y113        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_200_to_100 rise edge)
                                                      9.999     9.999 r  
    AL8                                               0.000     9.999 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     9.999    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    10.393 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.433    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.433 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.777    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.342     6.435 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     6.650    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.674 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        2.751     9.425    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X80Y113        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]/C
                         clock pessimism              0.138     9.563    
                         clock uncertainty           -0.062     9.501    
    SLICE_X80Y113        FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.066     9.435    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]
  -------------------------------------------------------------------
                         required time                          9.435    
                         arrival time                          -0.581    
  -------------------------------------------------------------------
                         slack                                  8.854    

Slack (MET) :             8.854ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk100_clk_200_to_100 rise@9.999ns - clk100_clk_200_to_100 rise@0.000ns)
  Data Path Delay:        0.930ns  (logic 0.079ns (8.495%)  route 0.851ns (91.505%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.574ns = ( 9.425 - 9.999 ) 
    Source Clock Delay      (SCD):    -0.349ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.077ns (routing 1.503ns, distribution 1.574ns)
  Clock Net Delay (Destination): 2.751ns (routing 1.367ns, distribution 1.384ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.936    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.635    -3.699 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    -3.454    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -3.426 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        3.077    -0.349    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X81Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y110        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079    -0.270 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         0.851     0.581    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X80Y113        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_200_to_100 rise edge)
                                                      9.999     9.999 r  
    AL8                                               0.000     9.999 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     9.999    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    10.393 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.433    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.433 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.777    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.342     6.435 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     6.650    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.674 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        2.751     9.425    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X80Y113        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]/C
                         clock pessimism              0.138     9.563    
                         clock uncertainty           -0.062     9.501    
    SLICE_X80Y113        FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.066     9.435    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                          9.435    
                         arrival time                          -0.581    
  -------------------------------------------------------------------
                         slack                                  8.854    

Slack (MET) :             8.854ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[6]/CLR
                            (recovery check against rising-edge clock clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk100_clk_200_to_100 rise@9.999ns - clk100_clk_200_to_100 rise@0.000ns)
  Data Path Delay:        0.930ns  (logic 0.079ns (8.495%)  route 0.851ns (91.505%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.574ns = ( 9.425 - 9.999 ) 
    Source Clock Delay      (SCD):    -0.349ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.077ns (routing 1.503ns, distribution 1.574ns)
  Clock Net Delay (Destination): 2.751ns (routing 1.367ns, distribution 1.384ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.936    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.635    -3.699 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    -3.454    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -3.426 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        3.077    -0.349    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X81Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y110        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079    -0.270 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         0.851     0.581    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X80Y113        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_200_to_100 rise edge)
                                                      9.999     9.999 r  
    AL8                                               0.000     9.999 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     9.999    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    10.393 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.433    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.433 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.777    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.342     6.435 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     6.650    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.674 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        2.751     9.425    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X80Y113        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[6]/C
                         clock pessimism              0.138     9.563    
                         clock uncertainty           -0.062     9.501    
    SLICE_X80Y113        FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.066     9.435    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[6]
  -------------------------------------------------------------------
                         required time                          9.435    
                         arrival time                          -0.581    
  -------------------------------------------------------------------
                         slack                                  8.854    

Slack (MET) :             8.854ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[7]/CLR
                            (recovery check against rising-edge clock clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk100_clk_200_to_100 rise@9.999ns - clk100_clk_200_to_100 rise@0.000ns)
  Data Path Delay:        0.930ns  (logic 0.079ns (8.495%)  route 0.851ns (91.505%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.574ns = ( 9.425 - 9.999 ) 
    Source Clock Delay      (SCD):    -0.349ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.077ns (routing 1.503ns, distribution 1.574ns)
  Clock Net Delay (Destination): 2.751ns (routing 1.367ns, distribution 1.384ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.936    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.635    -3.699 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    -3.454    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -3.426 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        3.077    -0.349    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X81Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y110        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079    -0.270 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         0.851     0.581    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X80Y113        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_200_to_100 rise edge)
                                                      9.999     9.999 r  
    AL8                                               0.000     9.999 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     9.999    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    10.393 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.433    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.433 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.777    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.342     6.435 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     6.650    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.674 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        2.751     9.425    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X80Y113        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[7]/C
                         clock pessimism              0.138     9.563    
                         clock uncertainty           -0.062     9.501    
    SLICE_X80Y113        FDCE (Recov_BFF2_SLICEL_C_CLR)
                                                     -0.066     9.435    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[7]
  -------------------------------------------------------------------
                         required time                          9.435    
                         arrival time                          -0.581    
  -------------------------------------------------------------------
                         slack                                  8.854    

Slack (MET) :             8.854ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[9]/CLR
                            (recovery check against rising-edge clock clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk100_clk_200_to_100 rise@9.999ns - clk100_clk_200_to_100 rise@0.000ns)
  Data Path Delay:        0.930ns  (logic 0.079ns (8.495%)  route 0.851ns (91.505%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.574ns = ( 9.425 - 9.999 ) 
    Source Clock Delay      (SCD):    -0.349ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.077ns (routing 1.503ns, distribution 1.574ns)
  Clock Net Delay (Destination): 2.751ns (routing 1.367ns, distribution 1.384ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.936    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.635    -3.699 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    -3.454    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -3.426 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        3.077    -0.349    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X81Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y110        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079    -0.270 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         0.851     0.581    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X80Y113        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_200_to_100 rise edge)
                                                      9.999     9.999 r  
    AL8                                               0.000     9.999 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     9.999    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    10.393 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.433    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.433 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.777    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.342     6.435 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     6.650    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.674 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        2.751     9.425    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X80Y113        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[9]/C
                         clock pessimism              0.138     9.563    
                         clock uncertainty           -0.062     9.501    
    SLICE_X80Y113        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.066     9.435    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[9]
  -------------------------------------------------------------------
                         required time                          9.435    
                         arrival time                          -0.581    
  -------------------------------------------------------------------
                         slack                                  8.854    

Slack (MET) :             8.871ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[15]/CLR
                            (recovery check against rising-edge clock clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk100_clk_200_to_100 rise@9.999ns - clk100_clk_200_to_100 rise@0.000ns)
  Data Path Delay:        0.906ns  (logic 0.079ns (8.720%)  route 0.827ns (91.280%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.581ns = ( 9.418 - 9.999 ) 
    Source Clock Delay      (SCD):    -0.349ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.077ns (routing 1.503ns, distribution 1.574ns)
  Clock Net Delay (Destination): 2.744ns (routing 1.367ns, distribution 1.377ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.936    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.635    -3.699 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    -3.454    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -3.426 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        3.077    -0.349    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X81Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y110        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079    -0.270 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         0.827     0.557    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X80Y112        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_200_to_100 rise edge)
                                                      9.999     9.999 r  
    AL8                                               0.000     9.999 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     9.999    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    10.393 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.433    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.433 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.777    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.342     6.435 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     6.650    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.674 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        2.744     9.418    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X80Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[15]/C
                         clock pessimism              0.138     9.556    
                         clock uncertainty           -0.062     9.494    
    SLICE_X80Y112        FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.066     9.428    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[15]
  -------------------------------------------------------------------
                         required time                          9.428    
                         arrival time                          -0.557    
  -------------------------------------------------------------------
                         slack                                  8.871    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_200_to_100 rise@0.000ns - clk100_clk_200_to_100 rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.040ns (27.778%)  route 0.104ns (72.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.235ns
    Source Clock Delay      (SCD):    -0.421ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Net Delay (Source):      1.692ns (routing 0.816ns, distribution 0.876ns)
  Clock Net Delay (Destination): 1.904ns (routing 0.912ns, distribution 0.992ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.249 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.289    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.289 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.492    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.768    -2.276 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146    -2.130    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -2.113 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        1.692    -0.421    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X84Y115        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y115        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040    -0.381 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.104    -0.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X84Y117        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.346 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.396    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.396 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.626    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.950    -2.324 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -2.158    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -2.139 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        1.904    -0.235    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X84Y117        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.162    -0.396    
    SLICE_X84Y117        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020    -0.416    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_200_to_100 rise@0.000ns - clk100_clk_200_to_100 rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.040ns (27.778%)  route 0.104ns (72.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.235ns
    Source Clock Delay      (SCD):    -0.421ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Net Delay (Source):      1.692ns (routing 0.816ns, distribution 0.876ns)
  Clock Net Delay (Destination): 1.904ns (routing 0.912ns, distribution 0.992ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.249 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.289    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.289 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.492    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.768    -2.276 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146    -2.130    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -2.113 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        1.692    -0.421    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X84Y115        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y115        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040    -0.381 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.104    -0.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X84Y117        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.346 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.396    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.396 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.626    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.950    -2.324 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -2.158    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -2.139 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        1.904    -0.235    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X84Y117        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.162    -0.396    
    SLICE_X84Y117        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020    -0.416    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_200_to_100 rise@0.000ns - clk100_clk_200_to_100 rise@0.000ns)
  Data Path Delay:        0.177ns  (logic 0.040ns (22.599%)  route 0.137ns (77.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.235ns
    Source Clock Delay      (SCD):    -0.421ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Net Delay (Source):      1.692ns (routing 0.816ns, distribution 0.876ns)
  Clock Net Delay (Destination): 1.904ns (routing 0.912ns, distribution 0.992ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.249 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.289    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.289 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.492    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.768    -2.276 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146    -2.130    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -2.113 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        1.692    -0.421    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X84Y115        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y115        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040    -0.381 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.137    -0.244    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X83Y115        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.346 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.396    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.396 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.626    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.950    -2.324 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -2.158    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -2.139 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        1.904    -0.235    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X83Y115        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism             -0.131    -0.365    
    SLICE_X83Y115        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020    -0.385    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_200_to_100 rise@0.000ns - clk100_clk_200_to_100 rise@0.000ns)
  Data Path Delay:        0.177ns  (logic 0.040ns (22.599%)  route 0.137ns (77.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.235ns
    Source Clock Delay      (SCD):    -0.421ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Net Delay (Source):      1.692ns (routing 0.816ns, distribution 0.876ns)
  Clock Net Delay (Destination): 1.904ns (routing 0.912ns, distribution 0.992ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.249 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.289    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.289 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.492    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.768    -2.276 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146    -2.130    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -2.113 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        1.692    -0.421    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X84Y115        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y115        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040    -0.381 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.137    -0.244    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X83Y115        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.346 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.396    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.396 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.626    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.950    -2.324 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -2.158    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -2.139 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        1.904    -0.235    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X83Y115        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                         clock pessimism             -0.131    -0.365    
    SLICE_X83Y115        FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                     -0.020    -0.385    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_200_to_100 rise@0.000ns - clk100_clk_200_to_100 rise@0.000ns)
  Data Path Delay:        0.177ns  (logic 0.040ns (22.599%)  route 0.137ns (77.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.235ns
    Source Clock Delay      (SCD):    -0.421ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Net Delay (Source):      1.692ns (routing 0.816ns, distribution 0.876ns)
  Clock Net Delay (Destination): 1.904ns (routing 0.912ns, distribution 0.992ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.249 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.289    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.289 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.492    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.768    -2.276 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146    -2.130    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -2.113 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        1.692    -0.421    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X84Y115        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y115        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040    -0.381 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.137    -0.244    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X83Y115        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.346 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.396    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.396 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.626    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.950    -2.324 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -2.158    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -2.139 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        1.904    -0.235    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X83Y115        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                         clock pessimism             -0.131    -0.365    
    SLICE_X83Y115        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020    -0.385    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_200_to_100 rise@0.000ns - clk100_clk_200_to_100 rise@0.000ns)
  Data Path Delay:        0.177ns  (logic 0.040ns (22.599%)  route 0.137ns (77.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.235ns
    Source Clock Delay      (SCD):    -0.421ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Net Delay (Source):      1.692ns (routing 0.816ns, distribution 0.876ns)
  Clock Net Delay (Destination): 1.904ns (routing 0.912ns, distribution 0.992ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.249 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.289    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.289 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.492    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.768    -2.276 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146    -2.130    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -2.113 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        1.692    -0.421    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X84Y115        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y115        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040    -0.381 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.137    -0.244    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X83Y115        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.346 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.396    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.396 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.626    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.950    -2.324 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -2.158    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -2.139 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        1.904    -0.235    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X83Y115        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/C
                         clock pessimism             -0.131    -0.365    
    SLICE_X83Y115        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020    -0.385    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_200_to_100 rise@0.000ns - clk100_clk_200_to_100 rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.039ns (28.058%)  route 0.100ns (71.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.246ns
    Source Clock Delay      (SCD):    -0.422ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Net Delay (Source):      1.691ns (routing 0.816ns, distribution 0.875ns)
  Clock Net Delay (Destination): 1.893ns (routing 0.912ns, distribution 0.981ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.249 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.289    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.289 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.492    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.768    -2.276 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146    -2.130    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -2.113 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        1.691    -0.422    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X82Y108        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y108        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039    -0.383 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.100    -0.283    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X82Y110        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.346 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.396    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.396 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.626    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.950    -2.324 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -2.158    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -2.139 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        1.893    -0.246    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X82Y110        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.161    -0.406    
    SLICE_X82Y110        FDPE (Remov_HFF2_SLICEM_C_PRE)
                                                     -0.020    -0.426    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_200_to_100 rise@0.000ns - clk100_clk_200_to_100 rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.040ns (27.778%)  route 0.104ns (72.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.239ns
    Source Clock Delay      (SCD):    -0.421ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Net Delay (Source):      1.692ns (routing 0.816ns, distribution 0.876ns)
  Clock Net Delay (Destination): 1.900ns (routing 0.912ns, distribution 0.988ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.249 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.289    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.289 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.492    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.768    -2.276 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146    -2.130    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -2.113 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        1.692    -0.421    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X84Y115        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y115        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040    -0.381 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.104    -0.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X84Y117        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.346 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.396    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.396 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.626    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.950    -2.324 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -2.158    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -2.139 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        1.900    -0.239    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X84Y117        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.162    -0.400    
    SLICE_X84Y117        FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                     -0.020    -0.420    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_200_to_100 rise@0.000ns - clk100_clk_200_to_100 rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.040ns (27.778%)  route 0.104ns (72.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.239ns
    Source Clock Delay      (SCD):    -0.421ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Net Delay (Source):      1.692ns (routing 0.816ns, distribution 0.876ns)
  Clock Net Delay (Destination): 1.900ns (routing 0.912ns, distribution 0.988ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.249 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.289    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.289 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.492    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.768    -2.276 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146    -2.130    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -2.113 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        1.692    -0.421    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X84Y115        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y115        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040    -0.381 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.104    -0.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X84Y117        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.346 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.396    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.396 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.626    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.950    -2.324 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -2.158    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -2.139 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        1.900    -0.239    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X84Y117        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.162    -0.400    
    SLICE_X84Y117        FDCE (Remov_AFF2_SLICEL_C_CLR)
                                                     -0.020    -0.420    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_200_to_100 rise@0.000ns - clk100_clk_200_to_100 rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.040ns (27.778%)  route 0.104ns (72.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.239ns
    Source Clock Delay      (SCD):    -0.421ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Net Delay (Source):      1.692ns (routing 0.816ns, distribution 0.876ns)
  Clock Net Delay (Destination): 1.900ns (routing 0.912ns, distribution 0.988ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.249 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.289    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.289 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.492    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.768    -2.276 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146    -2.130    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -2.113 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        1.692    -0.421    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X84Y115        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y115        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040    -0.381 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.104    -0.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X84Y117        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.346 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.396    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.396 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.626    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.950    -2.324 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -2.158    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -2.139 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        1.900    -0.239    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X84Y117        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/C
                         clock pessimism             -0.162    -0.400    
    SLICE_X84Y117        FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020    -0.420    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.143    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       48.563ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             48.563ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.230ns  (logic 0.238ns (19.350%)  route 0.992ns (80.650%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.867ns = ( 51.867 - 50.000 ) 
    Source Clock Delay      (SCD):    6.131ns
    Clock Pessimism Removal (CPR):    4.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.821ns (routing 0.001ns, distribution 0.820ns)
  Clock Net Delay (Destination): 0.698ns (routing 0.001ns, distribution 0.697ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.982     5.282    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.310 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.821     6.131    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y102        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     6.212 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.386     6.598    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X83Y102        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.089     6.687 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.202     6.889    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X84Y106        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.068     6.957 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.404     7.361    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X85Y108        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.680    51.145    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.698    51.867    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X85Y108        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              4.159    56.026    
                         clock uncertainty           -0.035    55.990    
    SLICE_X85Y108        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066    55.924    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         55.924    
                         arrival time                          -7.361    
  -------------------------------------------------------------------
                         slack                                 48.563    

Slack (MET) :             48.563ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.230ns  (logic 0.238ns (19.350%)  route 0.992ns (80.650%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.867ns = ( 51.867 - 50.000 ) 
    Source Clock Delay      (SCD):    6.131ns
    Clock Pessimism Removal (CPR):    4.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.821ns (routing 0.001ns, distribution 0.820ns)
  Clock Net Delay (Destination): 0.698ns (routing 0.001ns, distribution 0.697ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.982     5.282    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.310 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.821     6.131    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y102        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     6.212 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.386     6.598    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X83Y102        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.089     6.687 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.202     6.889    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X84Y106        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.068     6.957 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.404     7.361    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X85Y108        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.680    51.145    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.698    51.867    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X85Y108        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              4.159    56.026    
                         clock uncertainty           -0.035    55.990    
    SLICE_X85Y108        FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.066    55.924    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         55.924    
                         arrival time                          -7.361    
  -------------------------------------------------------------------
                         slack                                 48.563    

Slack (MET) :             48.684ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.115ns  (logic 0.238ns (21.345%)  route 0.877ns (78.655%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.873ns = ( 51.873 - 50.000 ) 
    Source Clock Delay      (SCD):    6.131ns
    Clock Pessimism Removal (CPR):    4.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.821ns (routing 0.001ns, distribution 0.820ns)
  Clock Net Delay (Destination): 0.704ns (routing 0.001ns, distribution 0.703ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.982     5.282    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.310 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.821     6.131    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y102        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     6.212 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.386     6.598    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X83Y102        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.089     6.687 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.202     6.889    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X84Y106        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.068     6.957 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.289     7.246    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X84Y108        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.680    51.145    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.704    51.873    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X84Y108        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              4.159    56.032    
                         clock uncertainty           -0.035    55.996    
    SLICE_X84Y108        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066    55.930    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         55.930    
                         arrival time                          -7.246    
  -------------------------------------------------------------------
                         slack                                 48.684    

Slack (MET) :             48.684ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.115ns  (logic 0.238ns (21.345%)  route 0.877ns (78.655%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.873ns = ( 51.873 - 50.000 ) 
    Source Clock Delay      (SCD):    6.131ns
    Clock Pessimism Removal (CPR):    4.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.821ns (routing 0.001ns, distribution 0.820ns)
  Clock Net Delay (Destination): 0.704ns (routing 0.001ns, distribution 0.703ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.982     5.282    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.310 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.821     6.131    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y102        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     6.212 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.386     6.598    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X83Y102        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.089     6.687 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.202     6.889    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X84Y106        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.068     6.957 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.289     7.246    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X84Y108        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.680    51.145    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.704    51.873    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X84Y108        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              4.159    56.032    
                         clock uncertainty           -0.035    55.996    
    SLICE_X84Y108        FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.066    55.930    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         55.930    
                         arrival time                          -7.246    
  -------------------------------------------------------------------
                         slack                                 48.684    

Slack (MET) :             48.684ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.115ns  (logic 0.238ns (21.345%)  route 0.877ns (78.655%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.873ns = ( 51.873 - 50.000 ) 
    Source Clock Delay      (SCD):    6.131ns
    Clock Pessimism Removal (CPR):    4.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.821ns (routing 0.001ns, distribution 0.820ns)
  Clock Net Delay (Destination): 0.704ns (routing 0.001ns, distribution 0.703ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.982     5.282    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.310 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.821     6.131    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y102        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     6.212 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.386     6.598    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X83Y102        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.089     6.687 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.202     6.889    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X84Y106        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.068     6.957 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.289     7.246    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X84Y108        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.680    51.145    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.704    51.873    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X84Y108        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              4.159    56.032    
                         clock uncertainty           -0.035    55.996    
    SLICE_X84Y108        FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.066    55.930    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         55.930    
                         arrival time                          -7.246    
  -------------------------------------------------------------------
                         slack                                 48.684    

Slack (MET) :             48.684ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.115ns  (logic 0.238ns (21.345%)  route 0.877ns (78.655%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.873ns = ( 51.873 - 50.000 ) 
    Source Clock Delay      (SCD):    6.131ns
    Clock Pessimism Removal (CPR):    4.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.821ns (routing 0.001ns, distribution 0.820ns)
  Clock Net Delay (Destination): 0.704ns (routing 0.001ns, distribution 0.703ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.982     5.282    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.310 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.821     6.131    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y102        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     6.212 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.386     6.598    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X83Y102        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.089     6.687 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.202     6.889    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X84Y106        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.068     6.957 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.289     7.246    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X84Y108        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.680    51.145    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.704    51.873    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X84Y108        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              4.159    56.032    
                         clock uncertainty           -0.035    55.996    
    SLICE_X84Y108        FDCE (Recov_FFF2_SLICEL_C_CLR)
                                                     -0.066    55.930    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         55.930    
                         arrival time                          -7.246    
  -------------------------------------------------------------------
                         slack                                 48.684    

Slack (MET) :             48.684ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.115ns  (logic 0.238ns (21.345%)  route 0.877ns (78.655%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.873ns = ( 51.873 - 50.000 ) 
    Source Clock Delay      (SCD):    6.131ns
    Clock Pessimism Removal (CPR):    4.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.821ns (routing 0.001ns, distribution 0.820ns)
  Clock Net Delay (Destination): 0.704ns (routing 0.001ns, distribution 0.703ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.982     5.282    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.310 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.821     6.131    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y102        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     6.212 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.386     6.598    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X83Y102        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.089     6.687 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.202     6.889    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X84Y106        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.068     6.957 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.289     7.246    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X84Y108        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.680    51.145    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.704    51.873    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X84Y108        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              4.159    56.032    
                         clock uncertainty           -0.035    55.996    
    SLICE_X84Y108        FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.066    55.930    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         55.930    
                         arrival time                          -7.246    
  -------------------------------------------------------------------
                         slack                                 48.684    

Slack (MET) :             48.684ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.115ns  (logic 0.238ns (21.345%)  route 0.877ns (78.655%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.873ns = ( 51.873 - 50.000 ) 
    Source Clock Delay      (SCD):    6.131ns
    Clock Pessimism Removal (CPR):    4.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.821ns (routing 0.001ns, distribution 0.820ns)
  Clock Net Delay (Destination): 0.704ns (routing 0.001ns, distribution 0.703ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.982     5.282    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.310 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.821     6.131    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y102        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     6.212 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.386     6.598    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X83Y102        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.089     6.687 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.202     6.889    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X84Y106        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.068     6.957 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.289     7.246    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X84Y108        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.680    51.145    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.704    51.873    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X84Y108        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              4.159    56.032    
                         clock uncertainty           -0.035    55.996    
    SLICE_X84Y108        FDCE (Recov_GFF2_SLICEL_C_CLR)
                                                     -0.066    55.930    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         55.930    
                         arrival time                          -7.246    
  -------------------------------------------------------------------
                         slack                                 48.684    

Slack (MET) :             48.684ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.115ns  (logic 0.238ns (21.345%)  route 0.877ns (78.655%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.873ns = ( 51.873 - 50.000 ) 
    Source Clock Delay      (SCD):    6.131ns
    Clock Pessimism Removal (CPR):    4.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.821ns (routing 0.001ns, distribution 0.820ns)
  Clock Net Delay (Destination): 0.704ns (routing 0.001ns, distribution 0.703ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.982     5.282    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.310 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.821     6.131    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y102        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     6.212 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.386     6.598    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X83Y102        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.089     6.687 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.202     6.889    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X84Y106        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.068     6.957 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.289     7.246    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X84Y108        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.680    51.145    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.704    51.873    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X84Y108        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              4.159    56.032    
                         clock uncertainty           -0.035    55.996    
    SLICE_X84Y108        FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.066    55.930    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         55.930    
                         arrival time                          -7.246    
  -------------------------------------------------------------------
                         slack                                 48.684    

Slack (MET) :             48.684ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.115ns  (logic 0.238ns (21.345%)  route 0.877ns (78.655%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.873ns = ( 51.873 - 50.000 ) 
    Source Clock Delay      (SCD):    6.131ns
    Clock Pessimism Removal (CPR):    4.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.821ns (routing 0.001ns, distribution 0.820ns)
  Clock Net Delay (Destination): 0.704ns (routing 0.001ns, distribution 0.703ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.982     5.282    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.310 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.821     6.131    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y102        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     6.212 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.386     6.598    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X83Y102        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.089     6.687 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.202     6.889    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X84Y106        LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.068     6.957 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.289     7.246    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X84Y108        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.680    51.145    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.704    51.873    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X84Y108        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              4.159    56.032    
                         clock uncertainty           -0.035    55.996    
    SLICE_X84Y108        FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.066    55.930    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         55.930    
                         arrival time                          -7.246    
  -------------------------------------------------------------------
                         slack                                 48.684    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.040ns (25.806%)  route 0.115ns (74.194%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.535ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    4.026ns
  Clock Net Delay (Source):      0.448ns (routing 0.000ns, distribution 0.448ns)
  Clock Net Delay (Destination): 0.524ns (routing 0.001ns, distribution 0.523ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.515     0.980    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.997 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.448     1.445    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X84Y112        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y112        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.485 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.115     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X83Y112        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.692     4.992    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.011 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.524     5.535    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X83Y112        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -4.026     1.509    
    SLICE_X83Y112        FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                     -0.020     1.489    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.489    
                         arrival time                           1.600    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.040ns (28.571%)  route 0.100ns (71.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.527ns
    Source Clock Delay      (SCD):    1.453ns
    Clock Pessimism Removal (CPR):    4.026ns
  Clock Net Delay (Source):      0.456ns (routing 0.000ns, distribution 0.456ns)
  Clock Net Delay (Destination): 0.516ns (routing 0.001ns, distribution 0.515ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.515     0.980    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.997 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.456     1.453    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X84Y116        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y116        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.493 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.100     1.593    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X85Y116        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.692     4.992    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.011 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.516     5.527    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X85Y116        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -4.026     1.501    
    SLICE_X85Y116        FDPE (Remov_HFF2_SLICEM_C_PRE)
                                                     -0.020     1.481    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.481    
                         arrival time                           1.593    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.039ns (25.828%)  route 0.112ns (74.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.533ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    4.026ns
  Clock Net Delay (Source):      0.458ns (routing 0.000ns, distribution 0.458ns)
  Clock Net Delay (Destination): 0.522ns (routing 0.001ns, distribution 0.521ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.515     0.980    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.997 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.458     1.455    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X81Y113        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y113        FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.494 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.112     1.606    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X82Y113        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.692     4.992    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.011 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.522     5.533    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X82Y113        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -4.026     1.507    
    SLICE_X82Y113        FDPE (Remov_DFF2_SLICEM_C_PRE)
                                                     -0.020     1.487    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -1.487    
                         arrival time                           1.606    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.039ns (25.828%)  route 0.112ns (74.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.533ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    4.026ns
  Clock Net Delay (Source):      0.458ns (routing 0.000ns, distribution 0.458ns)
  Clock Net Delay (Destination): 0.522ns (routing 0.001ns, distribution 0.521ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.515     0.980    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.997 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.458     1.455    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X81Y113        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y113        FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.494 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.112     1.606    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X82Y113        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.692     4.992    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.011 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.522     5.533    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X82Y113        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -4.026     1.507    
    SLICE_X82Y113        FDCE (Remov_CFF_SLICEM_C_CLR)
                                                     -0.020     1.487    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.487    
                         arrival time                           1.606    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.039ns (25.828%)  route 0.112ns (74.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.533ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    4.026ns
  Clock Net Delay (Source):      0.458ns (routing 0.000ns, distribution 0.458ns)
  Clock Net Delay (Destination): 0.522ns (routing 0.001ns, distribution 0.521ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.515     0.980    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.997 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.458     1.455    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X81Y113        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y113        FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.494 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.112     1.606    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X82Y113        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.692     4.992    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.011 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.522     5.533    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X82Y113        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -4.026     1.507    
    SLICE_X82Y113        FDCE (Remov_CFF2_SLICEM_C_CLR)
                                                     -0.020     1.487    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.487    
                         arrival time                           1.606    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.039ns (25.828%)  route 0.112ns (74.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.533ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    4.026ns
  Clock Net Delay (Source):      0.458ns (routing 0.000ns, distribution 0.458ns)
  Clock Net Delay (Destination): 0.522ns (routing 0.001ns, distribution 0.521ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.515     0.980    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.997 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.458     1.455    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X81Y113        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y113        FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.494 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.112     1.606    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X82Y113        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.692     4.992    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.011 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.522     5.533    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X82Y113        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -4.026     1.507    
    SLICE_X82Y113        FDCE (Remov_BFF2_SLICEM_C_CLR)
                                                     -0.020     1.487    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -1.487    
                         arrival time                           1.606    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.150ns  (logic 0.039ns (26.000%)  route 0.111ns (74.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.531ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    4.026ns
  Clock Net Delay (Source):      0.458ns (routing 0.000ns, distribution 0.458ns)
  Clock Net Delay (Destination): 0.520ns (routing 0.001ns, distribution 0.519ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.515     0.980    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.997 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.458     1.455    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X81Y113        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y113        FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.494 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.111     1.605    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X82Y113        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.692     4.992    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.011 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.520     5.531    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X82Y113        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -4.026     1.505    
    SLICE_X82Y113        FDPE (Remov_EFF_SLICEM_C_PRE)
                                                     -0.020     1.485    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.485    
                         arrival time                           1.605    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.150ns  (logic 0.039ns (26.000%)  route 0.111ns (74.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.531ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    4.026ns
  Clock Net Delay (Source):      0.458ns (routing 0.000ns, distribution 0.458ns)
  Clock Net Delay (Destination): 0.520ns (routing 0.001ns, distribution 0.519ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.515     0.980    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.997 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.458     1.455    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X81Y113        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y113        FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.494 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.111     1.605    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X82Y113        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.692     4.992    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.011 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.520     5.531    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X82Y113        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -4.026     1.505    
    SLICE_X82Y113        FDPE (Remov_EFF2_SLICEM_C_PRE)
                                                     -0.020     1.485    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.485    
                         arrival time                           1.605    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.039ns (28.058%)  route 0.100ns (71.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.532ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    4.058ns
  Clock Net Delay (Source):      0.458ns (routing 0.000ns, distribution 0.458ns)
  Clock Net Delay (Destination): 0.521ns (routing 0.001ns, distribution 0.520ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.515     0.980    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.997 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.458     1.455    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X81Y113        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y113        FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.494 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.100     1.594    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X81Y114        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.692     4.992    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.011 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.521     5.532    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X81Y114        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -4.058     1.474    
    SLICE_X81Y114        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     1.454    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.454    
                         arrival time                           1.594    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.039ns (28.058%)  route 0.100ns (71.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.532ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    4.058ns
  Clock Net Delay (Source):      0.458ns (routing 0.000ns, distribution 0.458ns)
  Clock Net Delay (Destination): 0.521ns (routing 0.001ns, distribution 0.520ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.515     0.980    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.997 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.458     1.455    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X81Y113        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y113        FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.494 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.100     1.594    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X81Y114        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.692     4.992    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.011 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.521     5.532    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X81Y114        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -4.058     1.474    
    SLICE_X81Y114        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     1.454    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.454    
                         arrival time                           1.594    
  -------------------------------------------------------------------
                         slack                                  0.140    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk100_clk_200_to_100
  To Clock:  clk100_clk_200_to_100

Max Delay          1452 Endpoints
Min Delay          1452 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 jitter_vio_0/inst/DECODER_INST/Hold_probe_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            jitter_vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[120]/CE
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.680ns  (logic 0.177ns (10.536%)  route 1.503ns (89.464%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.647ns
    Source Clock Delay      (SCD):    -0.355ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.071ns (routing 1.503ns, distribution 1.568ns)
  Clock Net Delay (Destination): 2.678ns (routing 1.367ns, distribution 1.311ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.936    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.635    -3.699 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    -3.454    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -3.426 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        3.071    -0.355    jitter_vio_0/inst/DECODER_INST/out
    SLICE_X79Y126        FDRE                                         r  jitter_vio_0/inst/DECODER_INST/Hold_probe_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y126        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    -0.279 f  jitter_vio_0/inst/DECODER_INST/Hold_probe_in_reg/Q
                         net (fo=1, routed)           0.104    -0.175    jitter_vio_0/inst/DECODER_INST/hold_probe_in
    SLICE_X79Y126        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101    -0.074 r  jitter_vio_0/inst/DECODER_INST/probe_in_reg[291]_i_1/O
                         net (fo=292, routed)         1.399     1.325    jitter_vio_0/inst/PROBE_IN_INST/E[0]
    SLICE_X76Y129        FDRE                                         r  jitter_vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[120]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.778    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.342    -3.564 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    -3.349    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -3.325 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        2.678    -0.647    jitter_vio_0/inst/PROBE_IN_INST/clk
    SLICE_X76Y129        FDRE                                         r  jitter_vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[120]/C

Slack:                    inf
  Source:                 jitter_vio_0/inst/DECODER_INST/Hold_probe_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            jitter_vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[232]/CE
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.680ns  (logic 0.177ns (10.536%)  route 1.503ns (89.464%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.647ns
    Source Clock Delay      (SCD):    -0.355ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.071ns (routing 1.503ns, distribution 1.568ns)
  Clock Net Delay (Destination): 2.678ns (routing 1.367ns, distribution 1.311ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.936    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.635    -3.699 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    -3.454    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -3.426 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        3.071    -0.355    jitter_vio_0/inst/DECODER_INST/out
    SLICE_X79Y126        FDRE                                         r  jitter_vio_0/inst/DECODER_INST/Hold_probe_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y126        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    -0.279 f  jitter_vio_0/inst/DECODER_INST/Hold_probe_in_reg/Q
                         net (fo=1, routed)           0.104    -0.175    jitter_vio_0/inst/DECODER_INST/hold_probe_in
    SLICE_X79Y126        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101    -0.074 r  jitter_vio_0/inst/DECODER_INST/probe_in_reg[291]_i_1/O
                         net (fo=292, routed)         1.399     1.325    jitter_vio_0/inst/PROBE_IN_INST/E[0]
    SLICE_X76Y129        FDRE                                         r  jitter_vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[232]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.778    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.342    -3.564 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    -3.349    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -3.325 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        2.678    -0.647    jitter_vio_0/inst/PROBE_IN_INST/clk
    SLICE_X76Y129        FDRE                                         r  jitter_vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[232]/C

Slack:                    inf
  Source:                 jitter_vio_0/inst/DECODER_INST/Hold_probe_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            jitter_vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[248]/CE
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.680ns  (logic 0.177ns (10.536%)  route 1.503ns (89.464%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.647ns
    Source Clock Delay      (SCD):    -0.355ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.071ns (routing 1.503ns, distribution 1.568ns)
  Clock Net Delay (Destination): 2.678ns (routing 1.367ns, distribution 1.311ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.936    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.635    -3.699 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    -3.454    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -3.426 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        3.071    -0.355    jitter_vio_0/inst/DECODER_INST/out
    SLICE_X79Y126        FDRE                                         r  jitter_vio_0/inst/DECODER_INST/Hold_probe_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y126        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    -0.279 f  jitter_vio_0/inst/DECODER_INST/Hold_probe_in_reg/Q
                         net (fo=1, routed)           0.104    -0.175    jitter_vio_0/inst/DECODER_INST/hold_probe_in
    SLICE_X79Y126        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101    -0.074 r  jitter_vio_0/inst/DECODER_INST/probe_in_reg[291]_i_1/O
                         net (fo=292, routed)         1.399     1.325    jitter_vio_0/inst/PROBE_IN_INST/E[0]
    SLICE_X76Y128        FDRE                                         r  jitter_vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[248]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.778    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.342    -3.564 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    -3.349    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -3.325 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        2.678    -0.647    jitter_vio_0/inst/PROBE_IN_INST/clk
    SLICE_X76Y128        FDRE                                         r  jitter_vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[248]/C

Slack:                    inf
  Source:                 jitter_vio_0/inst/DECODER_INST/Hold_probe_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            jitter_vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[72]/CE
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.680ns  (logic 0.177ns (10.536%)  route 1.503ns (89.464%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.647ns
    Source Clock Delay      (SCD):    -0.355ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.071ns (routing 1.503ns, distribution 1.568ns)
  Clock Net Delay (Destination): 2.678ns (routing 1.367ns, distribution 1.311ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.936    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.635    -3.699 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    -3.454    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -3.426 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        3.071    -0.355    jitter_vio_0/inst/DECODER_INST/out
    SLICE_X79Y126        FDRE                                         r  jitter_vio_0/inst/DECODER_INST/Hold_probe_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y126        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    -0.279 f  jitter_vio_0/inst/DECODER_INST/Hold_probe_in_reg/Q
                         net (fo=1, routed)           0.104    -0.175    jitter_vio_0/inst/DECODER_INST/hold_probe_in
    SLICE_X79Y126        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101    -0.074 r  jitter_vio_0/inst/DECODER_INST/probe_in_reg[291]_i_1/O
                         net (fo=292, routed)         1.399     1.325    jitter_vio_0/inst/PROBE_IN_INST/E[0]
    SLICE_X76Y129        FDRE                                         r  jitter_vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[72]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.778    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.342    -3.564 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    -3.349    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -3.325 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        2.678    -0.647    jitter_vio_0/inst/PROBE_IN_INST/clk
    SLICE_X76Y129        FDRE                                         r  jitter_vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[72]/C

Slack:                    inf
  Source:                 jitter_vio_0/inst/DECODER_INST/Hold_probe_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            jitter_vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[184]/CE
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.679ns  (logic 0.177ns (10.542%)  route 1.502ns (89.458%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.646ns
    Source Clock Delay      (SCD):    -0.355ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.071ns (routing 1.503ns, distribution 1.568ns)
  Clock Net Delay (Destination): 2.679ns (routing 1.367ns, distribution 1.312ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.936    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.635    -3.699 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    -3.454    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -3.426 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        3.071    -0.355    jitter_vio_0/inst/DECODER_INST/out
    SLICE_X79Y126        FDRE                                         r  jitter_vio_0/inst/DECODER_INST/Hold_probe_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y126        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    -0.279 f  jitter_vio_0/inst/DECODER_INST/Hold_probe_in_reg/Q
                         net (fo=1, routed)           0.104    -0.175    jitter_vio_0/inst/DECODER_INST/hold_probe_in
    SLICE_X79Y126        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101    -0.074 r  jitter_vio_0/inst/DECODER_INST/probe_in_reg[291]_i_1/O
                         net (fo=292, routed)         1.398     1.324    jitter_vio_0/inst/PROBE_IN_INST/E[0]
    SLICE_X76Y128        FDRE                                         r  jitter_vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[184]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.778    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.342    -3.564 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    -3.349    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -3.325 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        2.679    -0.646    jitter_vio_0/inst/PROBE_IN_INST/clk
    SLICE_X76Y128        FDRE                                         r  jitter_vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[184]/C

Slack:                    inf
  Source:                 jitter_vio_0/inst/DECODER_INST/Hold_probe_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            jitter_vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[36]/CE
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.679ns  (logic 0.177ns (10.542%)  route 1.502ns (89.458%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.648ns
    Source Clock Delay      (SCD):    -0.355ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.071ns (routing 1.503ns, distribution 1.568ns)
  Clock Net Delay (Destination): 2.677ns (routing 1.367ns, distribution 1.310ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.936    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.635    -3.699 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    -3.454    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -3.426 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        3.071    -0.355    jitter_vio_0/inst/DECODER_INST/out
    SLICE_X79Y126        FDRE                                         r  jitter_vio_0/inst/DECODER_INST/Hold_probe_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y126        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    -0.279 f  jitter_vio_0/inst/DECODER_INST/Hold_probe_in_reg/Q
                         net (fo=1, routed)           0.104    -0.175    jitter_vio_0/inst/DECODER_INST/hold_probe_in
    SLICE_X79Y126        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101    -0.074 r  jitter_vio_0/inst/DECODER_INST/probe_in_reg[291]_i_1/O
                         net (fo=292, routed)         1.398     1.324    jitter_vio_0/inst/PROBE_IN_INST/E[0]
    SLICE_X76Y131        FDRE                                         r  jitter_vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[36]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.778    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.342    -3.564 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    -3.349    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -3.325 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        2.677    -0.648    jitter_vio_0/inst/PROBE_IN_INST/clk
    SLICE_X76Y131        FDRE                                         r  jitter_vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[36]/C

Slack:                    inf
  Source:                 jitter_vio_0/inst/DECODER_INST/Hold_probe_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            jitter_vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[40]/CE
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.679ns  (logic 0.177ns (10.542%)  route 1.502ns (89.458%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.648ns
    Source Clock Delay      (SCD):    -0.355ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.071ns (routing 1.503ns, distribution 1.568ns)
  Clock Net Delay (Destination): 2.677ns (routing 1.367ns, distribution 1.310ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.936    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.635    -3.699 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    -3.454    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -3.426 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        3.071    -0.355    jitter_vio_0/inst/DECODER_INST/out
    SLICE_X79Y126        FDRE                                         r  jitter_vio_0/inst/DECODER_INST/Hold_probe_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y126        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    -0.279 f  jitter_vio_0/inst/DECODER_INST/Hold_probe_in_reg/Q
                         net (fo=1, routed)           0.104    -0.175    jitter_vio_0/inst/DECODER_INST/hold_probe_in
    SLICE_X79Y126        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101    -0.074 r  jitter_vio_0/inst/DECODER_INST/probe_in_reg[291]_i_1/O
                         net (fo=292, routed)         1.398     1.324    jitter_vio_0/inst/PROBE_IN_INST/E[0]
    SLICE_X76Y131        FDRE                                         r  jitter_vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[40]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.778    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.342    -3.564 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    -3.349    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -3.325 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        2.677    -0.648    jitter_vio_0/inst/PROBE_IN_INST/clk
    SLICE_X76Y131        FDRE                                         r  jitter_vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[40]/C

Slack:                    inf
  Source:                 jitter_vio_0/inst/DECODER_INST/Hold_probe_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            jitter_vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[56]/CE
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.679ns  (logic 0.177ns (10.542%)  route 1.502ns (89.458%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.646ns
    Source Clock Delay      (SCD):    -0.355ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.071ns (routing 1.503ns, distribution 1.568ns)
  Clock Net Delay (Destination): 2.679ns (routing 1.367ns, distribution 1.312ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.936    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.635    -3.699 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    -3.454    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -3.426 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        3.071    -0.355    jitter_vio_0/inst/DECODER_INST/out
    SLICE_X79Y126        FDRE                                         r  jitter_vio_0/inst/DECODER_INST/Hold_probe_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y126        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    -0.279 f  jitter_vio_0/inst/DECODER_INST/Hold_probe_in_reg/Q
                         net (fo=1, routed)           0.104    -0.175    jitter_vio_0/inst/DECODER_INST/hold_probe_in
    SLICE_X79Y126        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101    -0.074 r  jitter_vio_0/inst/DECODER_INST/probe_in_reg[291]_i_1/O
                         net (fo=292, routed)         1.398     1.324    jitter_vio_0/inst/PROBE_IN_INST/E[0]
    SLICE_X76Y128        FDRE                                         r  jitter_vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[56]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.778    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.342    -3.564 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    -3.349    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -3.325 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        2.679    -0.646    jitter_vio_0/inst/PROBE_IN_INST/clk
    SLICE_X76Y128        FDRE                                         r  jitter_vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[56]/C

Slack:                    inf
  Source:                 jitter_vio_0/inst/DECODER_INST/Hold_probe_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            jitter_vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[84]/CE
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.679ns  (logic 0.177ns (10.542%)  route 1.502ns (89.458%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.648ns
    Source Clock Delay      (SCD):    -0.355ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.071ns (routing 1.503ns, distribution 1.568ns)
  Clock Net Delay (Destination): 2.677ns (routing 1.367ns, distribution 1.310ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.936    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.635    -3.699 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    -3.454    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -3.426 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        3.071    -0.355    jitter_vio_0/inst/DECODER_INST/out
    SLICE_X79Y126        FDRE                                         r  jitter_vio_0/inst/DECODER_INST/Hold_probe_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y126        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    -0.279 f  jitter_vio_0/inst/DECODER_INST/Hold_probe_in_reg/Q
                         net (fo=1, routed)           0.104    -0.175    jitter_vio_0/inst/DECODER_INST/hold_probe_in
    SLICE_X79Y126        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101    -0.074 r  jitter_vio_0/inst/DECODER_INST/probe_in_reg[291]_i_1/O
                         net (fo=292, routed)         1.398     1.324    jitter_vio_0/inst/PROBE_IN_INST/E[0]
    SLICE_X76Y131        FDRE                                         r  jitter_vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[84]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.778    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.342    -3.564 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    -3.349    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -3.325 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        2.677    -0.648    jitter_vio_0/inst/PROBE_IN_INST/clk
    SLICE_X76Y131        FDRE                                         r  jitter_vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[84]/C

Slack:                    inf
  Source:                 jitter_vio_0/inst/DECODER_INST/Hold_probe_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            jitter_vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[104]/CE
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.678ns  (logic 0.177ns (10.548%)  route 1.501ns (89.452%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.648ns
    Source Clock Delay      (SCD):    -0.355ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.071ns (routing 1.503ns, distribution 1.568ns)
  Clock Net Delay (Destination): 2.677ns (routing 1.367ns, distribution 1.310ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.936    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.635    -3.699 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    -3.454    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -3.426 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        3.071    -0.355    jitter_vio_0/inst/DECODER_INST/out
    SLICE_X79Y126        FDRE                                         r  jitter_vio_0/inst/DECODER_INST/Hold_probe_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y126        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    -0.279 f  jitter_vio_0/inst/DECODER_INST/Hold_probe_in_reg/Q
                         net (fo=1, routed)           0.104    -0.175    jitter_vio_0/inst/DECODER_INST/hold_probe_in
    SLICE_X79Y126        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101    -0.074 r  jitter_vio_0/inst/DECODER_INST/probe_in_reg[291]_i_1/O
                         net (fo=292, routed)         1.397     1.323    jitter_vio_0/inst/PROBE_IN_INST/E[0]
    SLICE_X76Y132        FDRE                                         r  jitter_vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[104]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.778    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.342    -3.564 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    -3.349    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -3.325 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        2.677    -0.648    jitter_vio_0/inst/PROBE_IN_INST/clk
    SLICE_X76Y132        FDRE                                         r  jitter_vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[104]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ring_vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[126]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            ring_vio_0/inst/PROBE_IN_INST/data_int_sync1_reg[126]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.102ns  (logic 0.058ns (56.863%)  route 0.044ns (43.137%))
  Logic Levels:           0  
  Clock Path Skew:        0.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.444ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.667ns (routing 1.367ns, distribution 1.300ns)
  Clock Net Delay (Destination): 2.982ns (routing 1.503ns, distribution 1.479ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.778    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.342    -3.564 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    -3.349    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -3.325 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        2.667    -0.658    ring_vio_0/inst/PROBE_IN_INST/clk
    SLICE_X72Y92         FDRE                                         r  ring_vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[126]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y92         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058    -0.600 r  ring_vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[126]/Q
                         net (fo=1, routed)           0.044    -0.556    ring_vio_0/inst/PROBE_IN_INST/probe_in_reg[126]
    SLICE_X72Y92         FDRE                                         r  ring_vio_0/inst/PROBE_IN_INST/data_int_sync1_reg[126]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.936    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.635    -3.699 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    -3.454    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -3.426 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        2.982    -0.444    ring_vio_0/inst/PROBE_IN_INST/out
    SLICE_X72Y92         FDRE                                         r  ring_vio_0/inst/PROBE_IN_INST/data_int_sync1_reg[126]/C

Slack:                    inf
  Source:                 ring_vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[175]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            ring_vio_0/inst/PROBE_IN_INST/data_int_sync1_reg[175]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.102ns  (logic 0.058ns (56.863%)  route 0.044ns (43.137%))
  Logic Levels:           0  
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.445ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.667ns (routing 1.367ns, distribution 1.300ns)
  Clock Net Delay (Destination): 2.981ns (routing 1.503ns, distribution 1.478ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.778    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.342    -3.564 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    -3.349    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -3.325 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        2.667    -0.658    ring_vio_0/inst/PROBE_IN_INST/clk
    SLICE_X75Y90         FDRE                                         r  ring_vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[175]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y90         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058    -0.600 r  ring_vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[175]/Q
                         net (fo=1, routed)           0.044    -0.556    ring_vio_0/inst/PROBE_IN_INST/probe_in_reg[175]
    SLICE_X75Y90         FDRE                                         r  ring_vio_0/inst/PROBE_IN_INST/data_int_sync1_reg[175]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.936    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.635    -3.699 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    -3.454    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -3.426 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        2.981    -0.445    ring_vio_0/inst/PROBE_IN_INST/out
    SLICE_X75Y90         FDRE                                         r  ring_vio_0/inst/PROBE_IN_INST/data_int_sync1_reg[175]/C

Slack:                    inf
  Source:                 ring_vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[94]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            ring_vio_0/inst/PROBE_IN_INST/data_int_sync1_reg[94]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.101ns  (logic 0.058ns (57.426%)  route 0.043ns (42.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.212ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.446ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.668ns (routing 1.367ns, distribution 1.301ns)
  Clock Net Delay (Destination): 2.980ns (routing 1.503ns, distribution 1.477ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.778    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.342    -3.564 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    -3.349    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -3.325 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        2.668    -0.657    ring_vio_0/inst/PROBE_IN_INST/clk
    SLICE_X72Y94         FDRE                                         r  ring_vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[94]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y94         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058    -0.599 r  ring_vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[94]/Q
                         net (fo=1, routed)           0.043    -0.556    ring_vio_0/inst/PROBE_IN_INST/probe_in_reg[94]
    SLICE_X72Y94         FDRE                                         r  ring_vio_0/inst/PROBE_IN_INST/data_int_sync1_reg[94]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.936    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.635    -3.699 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    -3.454    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -3.426 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        2.980    -0.446    ring_vio_0/inst/PROBE_IN_INST/out
    SLICE_X72Y94         FDRE                                         r  ring_vio_0/inst/PROBE_IN_INST/data_int_sync1_reg[94]/C

Slack:                    inf
  Source:                 ring_vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            ring_vio_0/inst/PROBE_IN_INST/data_int_sync1_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.103ns  (logic 0.059ns (57.282%)  route 0.044ns (42.718%))
  Logic Levels:           0  
  Clock Path Skew:        0.212ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.448ns
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.666ns (routing 1.367ns, distribution 1.299ns)
  Clock Net Delay (Destination): 2.978ns (routing 1.503ns, distribution 1.475ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.778    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.342    -3.564 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    -3.349    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -3.325 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        2.666    -0.659    ring_vio_0/inst/PROBE_IN_INST/clk
    SLICE_X75Y91         FDRE                                         r  ring_vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y91         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059    -0.600 r  ring_vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[63]/Q
                         net (fo=1, routed)           0.044    -0.556    ring_vio_0/inst/PROBE_IN_INST/probe_in_reg[63]
    SLICE_X75Y91         FDRE                                         r  ring_vio_0/inst/PROBE_IN_INST/data_int_sync1_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.936    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.635    -3.699 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    -3.454    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -3.426 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        2.978    -0.448    ring_vio_0/inst/PROBE_IN_INST/out
    SLICE_X75Y91         FDRE                                         r  ring_vio_0/inst/PROBE_IN_INST/data_int_sync1_reg[63]/C

Slack:                    inf
  Source:                 jitter_vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            jitter_vio_0/inst/PROBE_IN_INST/data_int_sync1_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.103ns  (logic 0.059ns (57.282%)  route 0.044ns (42.718%))
  Logic Levels:           0  
  Clock Path Skew:        0.206ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.452ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.668ns (routing 1.367ns, distribution 1.301ns)
  Clock Net Delay (Destination): 2.974ns (routing 1.503ns, distribution 1.471ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.778    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.342    -3.564 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    -3.349    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -3.325 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        2.668    -0.657    jitter_vio_0/inst/PROBE_IN_INST/clk
    SLICE_X75Y139        FDRE                                         r  jitter_vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y139        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059    -0.598 r  jitter_vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[48]/Q
                         net (fo=1, routed)           0.044    -0.554    jitter_vio_0/inst/PROBE_IN_INST/probe_in_reg[48]
    SLICE_X75Y139        FDRE                                         r  jitter_vio_0/inst/PROBE_IN_INST/data_int_sync1_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.936    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.635    -3.699 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    -3.454    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -3.426 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        2.974    -0.452    jitter_vio_0/inst/PROBE_IN_INST/out
    SLICE_X75Y139        FDRE                                         r  jitter_vio_0/inst/PROBE_IN_INST/data_int_sync1_reg[48]/C

Slack:                    inf
  Source:                 ring_vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[110]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            ring_vio_0/inst/PROBE_IN_INST/data_int_sync1_reg[110]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.102ns  (logic 0.058ns (56.863%)  route 0.044ns (43.137%))
  Logic Levels:           0  
  Clock Path Skew:        0.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.440ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.671ns (routing 1.367ns, distribution 1.304ns)
  Clock Net Delay (Destination): 2.986ns (routing 1.503ns, distribution 1.483ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.778    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.342    -3.564 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    -3.349    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -3.325 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        2.671    -0.654    ring_vio_0/inst/PROBE_IN_INST/clk
    SLICE_X72Y95         FDRE                                         r  ring_vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y95         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058    -0.596 r  ring_vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[110]/Q
                         net (fo=1, routed)           0.044    -0.552    ring_vio_0/inst/PROBE_IN_INST/probe_in_reg[110]
    SLICE_X72Y95         FDRE                                         r  ring_vio_0/inst/PROBE_IN_INST/data_int_sync1_reg[110]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.936    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.635    -3.699 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    -3.454    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -3.426 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        2.986    -0.440    ring_vio_0/inst/PROBE_IN_INST/out
    SLICE_X72Y95         FDRE                                         r  ring_vio_0/inst/PROBE_IN_INST/data_int_sync1_reg[110]/C

Slack:                    inf
  Source:                 ring_vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[65]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            ring_vio_0/inst/PROBE_IN_INST/data_int_sync1_reg[65]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.103ns  (logic 0.059ns (57.282%)  route 0.044ns (42.718%))
  Logic Levels:           0  
  Clock Path Skew:        0.212ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.443ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.671ns (routing 1.367ns, distribution 1.304ns)
  Clock Net Delay (Destination): 2.983ns (routing 1.503ns, distribution 1.480ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.778    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.342    -3.564 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    -3.349    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -3.325 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        2.671    -0.654    ring_vio_0/inst/PROBE_IN_INST/clk
    SLICE_X69Y100        FDRE                                         r  ring_vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[65]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y100        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059    -0.595 r  ring_vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[65]/Q
                         net (fo=1, routed)           0.044    -0.551    ring_vio_0/inst/PROBE_IN_INST/probe_in_reg[65]
    SLICE_X69Y100        FDRE                                         r  ring_vio_0/inst/PROBE_IN_INST/data_int_sync1_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.936    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.635    -3.699 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    -3.454    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -3.426 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        2.983    -0.443    ring_vio_0/inst/PROBE_IN_INST/out
    SLICE_X69Y100        FDRE                                         r  ring_vio_0/inst/PROBE_IN_INST/data_int_sync1_reg[65]/C

Slack:                    inf
  Source:                 jitter_vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[112]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            jitter_vio_0/inst/PROBE_IN_INST/data_int_sync1_reg[112]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.102ns  (logic 0.058ns (56.863%)  route 0.044ns (43.137%))
  Logic Levels:           0  
  Clock Path Skew:        0.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.444ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.673ns (routing 1.367ns, distribution 1.306ns)
  Clock Net Delay (Destination): 2.982ns (routing 1.503ns, distribution 1.479ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.778    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.342    -3.564 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    -3.349    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -3.325 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        2.673    -0.652    jitter_vio_0/inst/PROBE_IN_INST/clk
    SLICE_X75Y136        FDRE                                         r  jitter_vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[112]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y136        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058    -0.594 r  jitter_vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[112]/Q
                         net (fo=1, routed)           0.044    -0.550    jitter_vio_0/inst/PROBE_IN_INST/probe_in_reg[112]
    SLICE_X75Y136        FDRE                                         r  jitter_vio_0/inst/PROBE_IN_INST/data_int_sync1_reg[112]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.936    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.635    -3.699 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    -3.454    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -3.426 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        2.982    -0.444    jitter_vio_0/inst/PROBE_IN_INST/out
    SLICE_X75Y136        FDRE                                         r  jitter_vio_0/inst/PROBE_IN_INST/data_int_sync1_reg[112]/C

Slack:                    inf
  Source:                 jitter_vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[280]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            jitter_vio_0/inst/PROBE_IN_INST/data_int_sync1_reg[280]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.101ns  (logic 0.058ns (57.426%)  route 0.043ns (42.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.207ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.444ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.675ns (routing 1.367ns, distribution 1.308ns)
  Clock Net Delay (Destination): 2.982ns (routing 1.503ns, distribution 1.479ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.778    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.342    -3.564 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    -3.349    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -3.325 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        2.675    -0.650    jitter_vio_0/inst/PROBE_IN_INST/clk
    SLICE_X75Y129        FDRE                                         r  jitter_vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[280]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y129        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058    -0.592 r  jitter_vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[280]/Q
                         net (fo=1, routed)           0.043    -0.549    jitter_vio_0/inst/PROBE_IN_INST/probe_in_reg[280]
    SLICE_X75Y129        FDRE                                         r  jitter_vio_0/inst/PROBE_IN_INST/data_int_sync1_reg[280]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.936    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.635    -3.699 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    -3.454    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -3.426 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        2.982    -0.444    jitter_vio_0/inst/PROBE_IN_INST/out
    SLICE_X75Y129        FDRE                                         r  jitter_vio_0/inst/PROBE_IN_INST/data_int_sync1_reg[280]/C

Slack:                    inf
  Source:                 ring_vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[191]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            ring_vio_0/inst/PROBE_IN_INST/data_int_sync1_reg[191]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.107ns  (logic 0.058ns (54.206%)  route 0.049ns (45.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.442ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.670ns (routing 1.367ns, distribution 1.303ns)
  Clock Net Delay (Destination): 2.984ns (routing 1.503ns, distribution 1.481ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.778    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.342    -3.564 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    -3.349    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -3.325 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        2.670    -0.655    ring_vio_0/inst/PROBE_IN_INST/clk
    SLICE_X76Y92         FDRE                                         r  ring_vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[191]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y92         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058    -0.597 r  ring_vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[191]/Q
                         net (fo=1, routed)           0.049    -0.548    ring_vio_0/inst/PROBE_IN_INST/probe_in_reg[191]
    SLICE_X76Y92         FDRE                                         r  ring_vio_0/inst/PROBE_IN_INST/data_int_sync1_reg[191]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.936    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.635    -3.699 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    -3.454    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -3.426 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        2.984    -0.442    ring_vio_0/inst/PROBE_IN_INST/out
    SLICE_X76Y92         FDRE                                         r  ring_vio_0/inst/PROBE_IN_INST/data_int_sync1_reg[191]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  clk100_clk_200_to_100

Max Delay            80 Endpoints
Min Delay            88 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.786ns  (logic 0.289ns (36.768%)  route 0.497ns (63.232%))
  Logic Levels:           0  
  Clock Path Skew:        -6.708ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.554ns
    Source Clock Delay      (SCD):    6.154ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.844ns (routing 0.001ns, distribution 0.843ns)
  Clock Net Delay (Destination): 2.771ns (routing 1.367ns, distribution 1.404ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.982     5.282    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.310 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.844     6.154    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X82Y116        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y116        RAMD32 (Prop_A5LUT_SLICEM_CLK_O)
                                                      0.289     6.443 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/O
                         net (fo=1, routed)           0.497     6.940    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[0]
    SLICE_X82Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.778    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.342    -3.564 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    -3.349    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -3.325 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        2.771    -0.554    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X82Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_en_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.766ns  (logic 0.079ns (10.313%)  route 0.687ns (89.687%))
  Logic Levels:           0  
  Clock Path Skew:        -6.698ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.574ns
    Source Clock Delay      (SCD):    6.124ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.814ns (routing 0.001ns, distribution 0.813ns)
  Clock Net Delay (Destination): 2.751ns (routing 1.367ns, distribution 1.384ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.982     5.282    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.310 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.814     6.124    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X80Y112        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y112        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     6.203 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp_reg/Q
                         net (fo=19, routed)          0.687     6.890    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp
    SLICE_X77Y113        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_en_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.778    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.342    -3.564 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    -3.349    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -3.325 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        2.751    -0.574    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X77Y113        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_en_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.734ns  (logic 0.287ns (39.101%)  route 0.447ns (60.899%))
  Logic Levels:           0  
  Clock Path Skew:        -6.708ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.554ns
    Source Clock Delay      (SCD):    6.154ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.844ns (routing 0.001ns, distribution 0.843ns)
  Clock Net Delay (Destination): 2.771ns (routing 1.367ns, distribution 1.404ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.982     5.282    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.310 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.844     6.154    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X82Y116        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y116        RAMD32 (Prop_D5LUT_SLICEM_CLK_O)
                                                      0.287     6.441 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/O
                         net (fo=1, routed)           0.447     6.888    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[6]
    SLICE_X82Y115        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.778    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.342    -3.564 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    -3.349    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -3.325 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        2.771    -0.554    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X82Y115        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.646ns  (logic 0.295ns (45.666%)  route 0.351ns (54.334%))
  Logic Levels:           0  
  Clock Path Skew:        -6.724ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.570ns
    Source Clock Delay      (SCD):    6.154ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.844ns (routing 0.001ns, distribution 0.843ns)
  Clock Net Delay (Destination): 2.755ns (routing 1.367ns, distribution 1.388ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.982     5.282    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.310 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.844     6.154    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X82Y116        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y116        RAMD32 (Prop_F5LUT_SLICEM_CLK_O)
                                                      0.295     6.449 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF/O
                         net (fo=1, routed)           0.351     6.800    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[10]
    SLICE_X81Y118        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.778    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.342    -3.564 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    -3.349    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -3.325 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        2.755    -0.570    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X81Y118        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.617ns  (logic 0.288ns (46.677%)  route 0.329ns (53.323%))
  Logic Levels:           0  
  Clock Path Skew:        -6.708ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.554ns
    Source Clock Delay      (SCD):    6.154ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.844ns (routing 0.001ns, distribution 0.843ns)
  Clock Net Delay (Destination): 2.771ns (routing 1.367ns, distribution 1.404ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.982     5.282    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.310 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.844     6.154    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X82Y116        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y116        RAMD32 (Prop_C5LUT_SLICEM_CLK_O)
                                                      0.288     6.442 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/O
                         net (fo=1, routed)           0.329     6.771    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[4]
    SLICE_X82Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.778    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.342    -3.564 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    -3.349    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -3.325 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        2.771    -0.554    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X82Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.603ns  (logic 0.307ns (50.912%)  route 0.296ns (49.088%))
  Logic Levels:           0  
  Clock Path Skew:        -6.708ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.554ns
    Source Clock Delay      (SCD):    6.154ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.844ns (routing 0.001ns, distribution 0.843ns)
  Clock Net Delay (Destination): 2.771ns (routing 1.367ns, distribution 1.404ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.982     5.282    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.310 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.844     6.154    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X82Y116        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y116        RAMD32 (Prop_C6LUT_SLICEM_CLK_O)
                                                      0.307     6.461 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/O
                         net (fo=1, routed)           0.296     6.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[5]
    SLICE_X82Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.778    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.342    -3.564 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    -3.349    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -3.325 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        2.771    -0.554    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X82Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.573ns  (logic 0.288ns (50.262%)  route 0.285ns (49.738%))
  Logic Levels:           0  
  Clock Path Skew:        -6.708ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.554ns
    Source Clock Delay      (SCD):    6.154ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.844ns (routing 0.001ns, distribution 0.843ns)
  Clock Net Delay (Destination): 2.771ns (routing 1.367ns, distribution 1.404ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.982     5.282    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.310 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.844     6.154    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X82Y116        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y116        RAMD32 (Prop_E5LUT_SLICEM_CLK_O)
                                                      0.288     6.442 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/O
                         net (fo=1, routed)           0.285     6.727    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[8]
    SLICE_X82Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.778    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.342    -3.564 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    -3.349    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -3.325 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        2.771    -0.554    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X82Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.567ns  (logic 0.305ns (53.792%)  route 0.262ns (46.208%))
  Logic Levels:           0  
  Clock Path Skew:        -6.724ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.570ns
    Source Clock Delay      (SCD):    6.154ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.844ns (routing 0.001ns, distribution 0.843ns)
  Clock Net Delay (Destination): 2.755ns (routing 1.367ns, distribution 1.388ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.982     5.282    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.310 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.844     6.154    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X82Y116        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y116        RAMD32 (Prop_A6LUT_SLICEM_CLK_O)
                                                      0.305     6.459 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/O
                         net (fo=1, routed)           0.262     6.721    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[1]
    SLICE_X81Y118        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.778    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.342    -3.564 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    -3.349    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -3.325 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        2.755    -0.570    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X81Y118        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.592ns  (logic 0.079ns (13.345%)  route 0.513ns (86.655%))
  Logic Levels:           0  
  Clock Path Skew:        -6.701ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.577ns
    Source Clock Delay      (SCD):    6.124ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.814ns (routing 0.001ns, distribution 0.813ns)
  Clock Net Delay (Destination): 2.748ns (routing 1.367ns, distribution 1.381ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.982     5.282    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.310 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.814     6.124    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X78Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y109        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     6.203 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/Q
                         net (fo=2, routed)           0.513     6.716    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[20]
    SLICE_X79Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.778    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.342    -3.564 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    -3.349    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -3.325 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        2.748    -0.577    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X79Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[20]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.553ns  (logic 0.295ns (53.345%)  route 0.258ns (46.655%))
  Logic Levels:           0  
  Clock Path Skew:        -6.724ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.570ns
    Source Clock Delay      (SCD):    6.154ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.844ns (routing 0.001ns, distribution 0.843ns)
  Clock Net Delay (Destination): 2.755ns (routing 1.367ns, distribution 1.388ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.982     5.282    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.310 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.844     6.154    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X82Y116        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y116        RAMD32 (Prop_G6LUT_SLICEM_CLK_O)
                                                      0.295     6.449 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG_D1/O
                         net (fo=1, routed)           0.258     6.707    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[13]
    SLICE_X81Y118        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.778    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.342    -3.564 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    -3.349    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -3.325 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        2.755    -0.570    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X81Y118        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.099ns  (logic 0.039ns (39.394%)  route 0.060ns (60.606%))
  Logic Levels:           0  
  Clock Path Skew:        -1.700ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.245ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.458ns (routing 0.000ns, distribution 0.458ns)
  Clock Net Delay (Destination): 1.894ns (routing 0.912ns, distribution 0.982ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.515     0.980    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.997 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.458     1.455    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X81Y111        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y111        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.494 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.060     1.554    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X83Y111        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.346 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.396    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.396 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.626    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.950    -2.324 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -2.158    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -2.139 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        1.894    -0.245    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X83Y111        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.107ns  (logic 0.040ns (37.383%)  route 0.067ns (62.617%))
  Logic Levels:           0  
  Clock Path Skew:        -1.688ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.241ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.450ns (routing 0.000ns, distribution 0.450ns)
  Clock Net Delay (Destination): 1.898ns (routing 0.912ns, distribution 0.986ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.515     0.980    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.997 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.450     1.447    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X83Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y108        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.487 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/Q
                         net (fo=2, routed)           0.067     1.554    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in[0]
    SLICE_X83Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.346 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.396    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.396 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.626    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.950    -2.324 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -2.158    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -2.139 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        1.898    -0.241    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/clk
    SLICE_X83Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.099ns  (logic 0.040ns (40.404%)  route 0.059ns (59.596%))
  Logic Levels:           0  
  Clock Path Skew:        -1.710ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.253ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.460ns (routing 0.000ns, distribution 0.460ns)
  Clock Net Delay (Destination): 1.886ns (routing 0.912ns, distribution 0.974ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.515     0.980    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.997 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.460     1.457    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X78Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y110        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     1.497 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[4]/Q
                         net (fo=2, routed)           0.059     1.556    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[4]
    SLICE_X78Y111        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.346 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.396    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.396 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.626    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.950    -2.324 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -2.158    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -2.139 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        1.886    -0.253    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X78Y111        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.108ns  (logic 0.038ns (35.185%)  route 0.070ns (64.815%))
  Logic Levels:           0  
  Clock Path Skew:        -1.700ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.250ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.453ns (routing 0.000ns, distribution 0.453ns)
  Clock Net Delay (Destination): 1.889ns (routing 0.912ns, distribution 0.977ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.515     0.980    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.997 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.453     1.450    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X82Y111        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y111        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.488 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.070     1.558    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X82Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.346 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.396    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.396 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.626    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.950    -2.324 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -2.158    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -2.139 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        1.889    -0.250    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X82Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.104ns  (logic 0.039ns (37.500%)  route 0.065ns (62.500%))
  Logic Levels:           0  
  Clock Path Skew:        -1.703ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.248ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.458ns (routing 0.000ns, distribution 0.458ns)
  Clock Net Delay (Destination): 1.891ns (routing 0.912ns, distribution 0.979ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.515     0.980    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.997 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.458     1.455    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/m_bscan_tck[0]
    SLICE_X81Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y109        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.494 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/Q
                         net (fo=2, routed)           0.065     1.559    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in[0]
    SLICE_X81Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.346 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.396    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.396 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.626    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.950    -2.324 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -2.158    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -2.139 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        1.891    -0.248    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X81Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.111ns  (logic 0.040ns (36.036%)  route 0.071ns (63.964%))
  Logic Levels:           0  
  Clock Path Skew:        -1.703ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.248ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.458ns (routing 0.000ns, distribution 0.458ns)
  Clock Net Delay (Destination): 1.891ns (routing 0.912ns, distribution 0.979ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.515     0.980    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.997 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.458     1.455    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/m_bscan_tck[0]
    SLICE_X81Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y109        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     1.495 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[3]/Q
                         net (fo=2, routed)           0.071     1.566    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in[3]
    SLICE_X81Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.346 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.396    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.396 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.626    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.950    -2.324 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -2.158    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -2.139 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        1.891    -0.248    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X81Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.119ns  (logic 0.040ns (33.613%)  route 0.079ns (66.387%))
  Logic Levels:           0  
  Clock Path Skew:        -1.692ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.245ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.450ns (routing 0.000ns, distribution 0.450ns)
  Clock Net Delay (Destination): 1.894ns (routing 0.912ns, distribution 0.982ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.515     0.980    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.997 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.450     1.447    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X83Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y108        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.487 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/Q
                         net (fo=2, routed)           0.079     1.566    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]_0[0]
    SLICE_X83Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.346 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.396    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.396 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.626    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.950    -2.324 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -2.158    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -2.139 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        1.894    -0.245    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X83Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.112ns  (logic 0.038ns (33.929%)  route 0.074ns (66.071%))
  Logic Levels:           0  
  Clock Path Skew:        -1.750ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.292ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.461ns (routing 0.000ns, distribution 0.461ns)
  Clock Net Delay (Destination): 1.847ns (routing 0.912ns, distribution 0.935ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.515     0.980    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.997 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.461     1.458    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X77Y114        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y114        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.496 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[3]/Q
                         net (fo=2, routed)           0.074     1.570    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[3]
    SLICE_X76Y114        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.346 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.396    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.396 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.626    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.950    -2.324 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -2.158    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -2.139 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        1.847    -0.292    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X76Y114        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.114ns  (logic 0.039ns (34.211%)  route 0.075ns (65.789%))
  Logic Levels:           0  
  Clock Path Skew:        -1.749ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.292ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.460ns (routing 0.000ns, distribution 0.460ns)
  Clock Net Delay (Destination): 1.847ns (routing 0.912ns, distribution 0.935ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.515     0.980    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.997 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.460     1.457    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X77Y114        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y114        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.496 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/Q
                         net (fo=25, routed)          0.075     1.571    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[17]
    SLICE_X76Y114        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.346 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.396    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.396 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.626    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.950    -2.324 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -2.158    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -2.139 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        1.847    -0.292    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X76Y114        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[17]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.125ns  (logic 0.040ns (32.000%)  route 0.085ns (68.000%))
  Logic Levels:           0  
  Clock Path Skew:        -1.688ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.241ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.450ns (routing 0.000ns, distribution 0.450ns)
  Clock Net Delay (Destination): 1.898ns (routing 0.912ns, distribution 0.986ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.515     0.980    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.997 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.450     1.447    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X83Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y108        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     1.487 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[1]/Q
                         net (fo=2, routed)           0.085     1.572    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in[1]
    SLICE_X83Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.346 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.396    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.396 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.626    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.950    -2.324 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -2.158    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -2.139 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        1.898    -0.241    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/clk
    SLICE_X83Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  master_ring_pll_clk_master_ring_pll_220m
  To Clock:  clk100_clk_200_to_100

Max Delay             0 Endpoints
Min Delay            26 Endpoints
--------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by master_ring_pll_clk_master_ring_pll_220m  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.118ns  (logic 0.039ns (33.051%)  route 0.079ns (66.949%))
  Logic Levels:           0  
  Clock Path Skew:        -1.541ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.278ns
    Source Clock Delay      (SCD):    1.263ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.119ns
  Clock Net Delay (Source):      1.074ns (routing 0.587ns, distribution 0.487ns)
  Clock Net Delay (Destination): 1.861ns (routing 0.912ns, distribution 0.949ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_ring_pll_clk_master_ring_pll_220m rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y73         BUFGCE                       0.000     0.000 r  ring_gen[0].ring_bufg/O
                         net (fo=593, routed)         1.212     1.212    master_ring_pll_220m_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.186     0.026 r  master_ring_pll_220m_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.172    master_ring_pll_220m_0/inst/master_ring_pll_clk_master_ring_pll_220m
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.189 r  master_ring_pll_220m_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=2354, routed)        1.074     1.263    jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X80Y149        FDRE                                         r  jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y149        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.302 r  jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.079     1.381    jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X80Y150        FDRE                                         r  jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.346 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.396    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.396 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.626    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.950    -2.324 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -2.158    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -2.139 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        1.861    -0.278    jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X80Y150        FDRE                                         r  jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C

Slack:                    inf
  Source:                 jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by master_ring_pll_clk_master_ring_pll_220m  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.097ns  (logic 0.039ns (40.206%)  route 0.058ns (59.794%))
  Logic Levels:           0  
  Clock Path Skew:        -1.545ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.261ns
    Source Clock Delay      (SCD):    1.284ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.119ns
  Clock Net Delay (Source):      1.095ns (routing 0.587ns, distribution 0.508ns)
  Clock Net Delay (Destination): 1.878ns (routing 0.912ns, distribution 0.966ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_ring_pll_clk_master_ring_pll_220m rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y73         BUFGCE                       0.000     0.000 r  ring_gen[0].ring_bufg/O
                         net (fo=593, routed)         1.212     1.212    master_ring_pll_220m_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.186     0.026 r  master_ring_pll_220m_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.172    master_ring_pll_220m_0/inst/master_ring_pll_clk_master_ring_pll_220m
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.189 r  master_ring_pll_220m_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=2354, routed)        1.095     1.284    jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X84Y157        FDRE                                         r  jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y157        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.323 r  jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.058     1.381    jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X84Y158        FDRE                                         r  jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.346 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.396    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.396 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.626    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.950    -2.324 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -2.158    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -2.139 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        1.878    -0.261    jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X84Y158        FDRE                                         r  jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C

Slack:                    inf
  Source:                 jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by master_ring_pll_clk_master_ring_pll_220m  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.120ns  (logic 0.039ns (32.500%)  route 0.081ns (67.500%))
  Logic Levels:           0  
  Clock Path Skew:        -1.545ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    1.272ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.119ns
  Clock Net Delay (Source):      1.083ns (routing 0.587ns, distribution 0.496ns)
  Clock Net Delay (Destination): 1.866ns (routing 0.912ns, distribution 0.954ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_ring_pll_clk_master_ring_pll_220m rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y73         BUFGCE                       0.000     0.000 r  ring_gen[0].ring_bufg/O
                         net (fo=593, routed)         1.212     1.212    master_ring_pll_220m_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.186     0.026 r  master_ring_pll_220m_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.172    master_ring_pll_220m_0/inst/master_ring_pll_clk_master_ring_pll_220m
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.189 r  master_ring_pll_220m_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=2354, routed)        1.083     1.272    jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X83Y150        FDRE                                         r  jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y150        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.311 r  jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/Q
                         net (fo=1, routed)           0.081     1.392    jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[11]
    SLICE_X83Y149        FDRE                                         r  jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.346 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.396    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.396 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.626    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.950    -2.324 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -2.158    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -2.139 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        1.866    -0.273    jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X83Y149        FDRE                                         r  jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/C

Slack:                    inf
  Source:                 jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by master_ring_pll_clk_master_ring_pll_220m  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.142ns  (logic 0.040ns (28.169%)  route 0.102ns (71.831%))
  Logic Levels:           0  
  Clock Path Skew:        -1.543ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.280ns
    Source Clock Delay      (SCD):    1.263ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.119ns
  Clock Net Delay (Source):      1.074ns (routing 0.587ns, distribution 0.487ns)
  Clock Net Delay (Destination): 1.859ns (routing 0.912ns, distribution 0.947ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_ring_pll_clk_master_ring_pll_220m rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y73         BUFGCE                       0.000     0.000 r  ring_gen[0].ring_bufg/O
                         net (fo=593, routed)         1.212     1.212    master_ring_pll_220m_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.186     0.026 r  master_ring_pll_220m_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.172    master_ring_pll_220m_0/inst/master_ring_pll_clk_master_ring_pll_220m
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.189 r  master_ring_pll_220m_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=2354, routed)        1.074     1.263    jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X80Y149        FDRE                                         r  jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y149        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     1.303 r  jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.102     1.405    jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X80Y149        FDRE                                         r  jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.346 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.396    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.396 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.626    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.950    -2.324 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -2.158    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -2.139 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        1.859    -0.280    jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X80Y149        FDRE                                         r  jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C

Slack:                    inf
  Source:                 jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by master_ring_pll_clk_master_ring_pll_220m  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.141ns  (logic 0.039ns (27.660%)  route 0.102ns (72.340%))
  Logic Levels:           0  
  Clock Path Skew:        -1.541ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.269ns
    Source Clock Delay      (SCD):    1.272ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.119ns
  Clock Net Delay (Source):      1.083ns (routing 0.587ns, distribution 0.496ns)
  Clock Net Delay (Destination): 1.870ns (routing 0.912ns, distribution 0.958ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_ring_pll_clk_master_ring_pll_220m rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y73         BUFGCE                       0.000     0.000 r  ring_gen[0].ring_bufg/O
                         net (fo=593, routed)         1.212     1.212    master_ring_pll_220m_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.186     0.026 r  master_ring_pll_220m_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.172    master_ring_pll_220m_0/inst/master_ring_pll_clk_master_ring_pll_220m
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.189 r  master_ring_pll_220m_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=2354, routed)        1.083     1.272    jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X83Y150        FDRE                                         r  jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y150        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.311 r  jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.102     1.413    jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[10]
    SLICE_X82Y150        FDRE                                         r  jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.346 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.396    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.396 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.626    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.950    -2.324 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -2.158    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -2.139 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        1.870    -0.269    jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X82Y150        FDRE                                         r  jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C

Slack:                    inf
  Source:                 jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by master_ring_pll_clk_master_ring_pll_220m  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.129ns  (logic 0.039ns (30.233%)  route 0.090ns (69.767%))
  Logic Levels:           0  
  Clock Path Skew:        -1.549ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.262ns
    Source Clock Delay      (SCD):    1.287ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.119ns
  Clock Net Delay (Source):      1.098ns (routing 0.587ns, distribution 0.511ns)
  Clock Net Delay (Destination): 1.877ns (routing 0.912ns, distribution 0.965ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_ring_pll_clk_master_ring_pll_220m rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y73         BUFGCE                       0.000     0.000 r  ring_gen[0].ring_bufg/O
                         net (fo=593, routed)         1.212     1.212    master_ring_pll_220m_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.186     0.026 r  master_ring_pll_220m_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.172    master_ring_pll_220m_0/inst/master_ring_pll_clk_master_ring_pll_220m
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.189 r  master_ring_pll_220m_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=2354, routed)        1.098     1.287    jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X84Y156        FDRE                                         r  jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y156        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.326 r  jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.090     1.416    jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X84Y156        FDRE                                         r  jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.346 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.396    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.396 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.626    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.950    -2.324 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -2.158    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -2.139 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        1.877    -0.262    jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X84Y156        FDRE                                         r  jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C

Slack:                    inf
  Source:                 jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by master_ring_pll_clk_master_ring_pll_220m  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.156ns  (logic 0.039ns (25.000%)  route 0.117ns (75.000%))
  Logic Levels:           0  
  Clock Path Skew:        -1.543ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.280ns
    Source Clock Delay      (SCD):    1.263ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.119ns
  Clock Net Delay (Source):      1.074ns (routing 0.587ns, distribution 0.487ns)
  Clock Net Delay (Destination): 1.859ns (routing 0.912ns, distribution 0.947ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_ring_pll_clk_master_ring_pll_220m rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y73         BUFGCE                       0.000     0.000 r  ring_gen[0].ring_bufg/O
                         net (fo=593, routed)         1.212     1.212    master_ring_pll_220m_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.186     0.026 r  master_ring_pll_220m_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.172    master_ring_pll_220m_0/inst/master_ring_pll_clk_master_ring_pll_220m
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.189 r  master_ring_pll_220m_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=2354, routed)        1.074     1.263    jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X80Y149        FDRE                                         r  jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y149        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.302 r  jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.117     1.419    jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X80Y149        FDRE                                         r  jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.346 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.396    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.396 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.626    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.950    -2.324 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -2.158    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -2.139 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        1.859    -0.280    jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X80Y149        FDRE                                         r  jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C

Slack:                    inf
  Source:                 jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by master_ring_pll_clk_master_ring_pll_220m  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.144ns  (logic 0.041ns (28.472%)  route 0.103ns (71.528%))
  Logic Levels:           0  
  Clock Path Skew:        -1.541ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.263ns
    Source Clock Delay      (SCD):    1.278ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.119ns
  Clock Net Delay (Source):      1.089ns (routing 0.587ns, distribution 0.502ns)
  Clock Net Delay (Destination): 1.876ns (routing 0.912ns, distribution 0.964ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_ring_pll_clk_master_ring_pll_220m rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y73         BUFGCE                       0.000     0.000 r  ring_gen[0].ring_bufg/O
                         net (fo=593, routed)         1.212     1.212    master_ring_pll_220m_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.186     0.026 r  master_ring_pll_220m_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.172    master_ring_pll_220m_0/inst/master_ring_pll_clk_master_ring_pll_220m
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.189 r  master_ring_pll_220m_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=2354, routed)        1.089     1.278    jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X82Y158        FDRE                                         r  jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y158        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     1.319 r  jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.103     1.422    jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X82Y158        FDRE                                         r  jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.346 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.396    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.396 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.626    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.950    -2.324 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -2.158    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -2.139 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        1.876    -0.263    jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X82Y158        FDRE                                         r  jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C

Slack:                    inf
  Source:                 jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by master_ring_pll_clk_master_ring_pll_220m  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.139ns  (logic 0.039ns (28.058%)  route 0.100ns (71.942%))
  Logic Levels:           0  
  Clock Path Skew:        -1.545ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.261ns
    Source Clock Delay      (SCD):    1.284ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.119ns
  Clock Net Delay (Source):      1.095ns (routing 0.587ns, distribution 0.508ns)
  Clock Net Delay (Destination): 1.878ns (routing 0.912ns, distribution 0.966ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_ring_pll_clk_master_ring_pll_220m rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y73         BUFGCE                       0.000     0.000 r  ring_gen[0].ring_bufg/O
                         net (fo=593, routed)         1.212     1.212    master_ring_pll_220m_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.186     0.026 r  master_ring_pll_220m_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.172    master_ring_pll_220m_0/inst/master_ring_pll_clk_master_ring_pll_220m
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.189 r  master_ring_pll_220m_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=2354, routed)        1.095     1.284    jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X84Y157        FDRE                                         r  jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y157        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.323 r  jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.100     1.423    jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X84Y158        FDRE                                         r  jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.346 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.396    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.396 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.626    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.950    -2.324 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -2.158    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -2.139 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        1.878    -0.261    jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X84Y158        FDRE                                         r  jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C

Slack:                    inf
  Source:                 jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by master_ring_pll_clk_master_ring_pll_220m  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.146ns  (logic 0.039ns (26.712%)  route 0.107ns (73.288%))
  Logic Levels:           0  
  Clock Path Skew:        -1.543ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.265ns
    Source Clock Delay      (SCD):    1.278ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.119ns
  Clock Net Delay (Source):      1.089ns (routing 0.587ns, distribution 0.502ns)
  Clock Net Delay (Destination): 1.874ns (routing 0.912ns, distribution 0.962ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock master_ring_pll_clk_master_ring_pll_220m rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y73         BUFGCE                       0.000     0.000 r  ring_gen[0].ring_bufg/O
                         net (fo=593, routed)         1.212     1.212    master_ring_pll_220m_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.186     0.026 r  master_ring_pll_220m_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.172    master_ring_pll_220m_0/inst/master_ring_pll_clk_master_ring_pll_220m
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.189 r  master_ring_pll_220m_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=2354, routed)        1.089     1.278    jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X82Y158        FDRE                                         r  jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y158        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.317 r  jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.107     1.424    jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X81Y158        FDRE                                         r  jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.346 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.396    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.396 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.626    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.950    -2.324 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -2.158    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -2.139 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        1.874    -0.265    jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X81Y158        FDRE                                         r  jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ring_clk
  To Clock:  clk100_clk_200_to_100

Max Delay             0 Endpoints
Min Delay            43 Endpoints
--------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ring_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][14]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.101ns  (logic 0.040ns (39.604%)  route 0.061ns (60.396%))
  Logic Levels:           0  
  Clock Path Skew:        -1.533ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.361ns
    Source Clock Delay      (SCD):    1.172ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.172ns (routing 0.501ns, distribution 0.671ns)
  Clock Net Delay (Destination): 1.778ns (routing 0.912ns, distribution 0.866ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ring_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y73         BUFGCE                       0.000     0.000 r  ring_gen[0].ring_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         1.172     1.172    raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X42Y259        FDRE                                         r  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y259        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     1.212 r  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[14]/Q
                         net (fo=1, routed)           0.061     1.273    raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[14]
    SLICE_X41Y259        FDRE                                         r  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.346 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.396    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.396 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.626    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.950    -2.324 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -2.158    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -2.139 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        1.778    -0.361    raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X41Y259        FDRE                                         r  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][14]/C

Slack:                    inf
  Source:                 ring_gen[1].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ring_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ring_gen[1].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.121ns  (logic 0.039ns (32.231%)  route 0.082ns (67.769%))
  Logic Levels:           0  
  Clock Path Skew:        -1.464ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    1.162ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.162ns (routing 0.594ns, distribution 0.568ns)
  Clock Net Delay (Destination): 1.837ns (routing 0.912ns, distribution 0.925ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ring_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y72         BUFGCE                       0.000     0.000 r  ring_gen[1].ring_bufg/O
    X2Y2 (CLOCK_ROOT)    net (fo=121, routed)         1.162     1.162    ring_gen[1].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X75Y88         FDRE                                         r  ring_gen[1].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y88         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.201 r  ring_gen[1].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.082     1.283    ring_gen[1].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[10]
    SLICE_X75Y88         FDRE                                         r  ring_gen[1].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.346 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.396    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.396 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.626    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.950    -2.324 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -2.158    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -2.139 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        1.837    -0.302    ring_gen[1].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X75Y88         FDRE                                         r  ring_gen[1].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C

Slack:                    inf
  Source:                 ring_gen[1].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ring_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ring_gen[1].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.130ns  (logic 0.039ns (30.000%)  route 0.091ns (70.000%))
  Logic Levels:           0  
  Clock Path Skew:        -1.468ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    1.163ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.163ns (routing 0.594ns, distribution 0.569ns)
  Clock Net Delay (Destination): 1.834ns (routing 0.912ns, distribution 0.922ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ring_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y72         BUFGCE                       0.000     0.000 r  ring_gen[1].ring_bufg/O
    X2Y2 (CLOCK_ROOT)    net (fo=121, routed)         1.163     1.163    ring_gen[1].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X76Y88         FDRE                                         r  ring_gen[1].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y88         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.202 r  ring_gen[1].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.091     1.293    ring_gen[1].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X76Y88         FDRE                                         r  ring_gen[1].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.346 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.396    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.396 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.626    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.950    -2.324 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -2.158    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -2.139 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        1.834    -0.305    ring_gen[1].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X76Y88         FDRE                                         r  ring_gen[1].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C

Slack:                    inf
  Source:                 raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by ring_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][16]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.130ns  (logic 0.038ns (29.231%)  route 0.092ns (70.769%))
  Logic Levels:           0  
  Clock Path Skew:        -1.542ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.370ns
    Source Clock Delay      (SCD):    1.172ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.172ns (routing 0.501ns, distribution 0.671ns)
  Clock Net Delay (Destination): 1.769ns (routing 0.912ns, distribution 0.857ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ring_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y73         BUFGCE                       0.000     0.000 r  ring_gen[0].ring_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         1.172     1.172    raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X43Y264        FDRE                                         r  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y264        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.210 r  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[16]/Q
                         net (fo=1, routed)           0.092     1.302    raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[16]
    SLICE_X43Y264        FDRE                                         r  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.346 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.396    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.396 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.626    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.950    -2.324 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -2.158    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -2.139 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        1.769    -0.370    raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X43Y264        FDRE                                         r  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][16]/C

Slack:                    inf
  Source:                 raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ring_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.129ns  (logic 0.039ns (30.233%)  route 0.090ns (69.767%))
  Logic Levels:           0  
  Clock Path Skew:        -1.543ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.367ns
    Source Clock Delay      (SCD):    1.176ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.176ns (routing 0.501ns, distribution 0.675ns)
  Clock Net Delay (Destination): 1.772ns (routing 0.912ns, distribution 0.860ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ring_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y73         BUFGCE                       0.000     0.000 r  ring_gen[0].ring_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         1.176     1.176    raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X42Y251        FDRE                                         r  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y251        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.215 r  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.090     1.305    raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X42Y251        FDRE                                         r  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.346 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.396    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.396 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.626    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.950    -2.324 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -2.158    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -2.139 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        1.772    -0.367    raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X42Y251        FDRE                                         r  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C

Slack:                    inf
  Source:                 raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ring_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.131ns  (logic 0.039ns (29.771%)  route 0.092ns (70.229%))
  Logic Levels:           0  
  Clock Path Skew:        -1.542ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.365ns
    Source Clock Delay      (SCD):    1.177ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.177ns (routing 0.501ns, distribution 0.676ns)
  Clock Net Delay (Destination): 1.774ns (routing 0.912ns, distribution 0.862ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ring_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y73         BUFGCE                       0.000     0.000 r  ring_gen[0].ring_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         1.177     1.177    raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X43Y256        FDRE                                         r  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y256        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.216 r  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.092     1.308    raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X43Y256        FDRE                                         r  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.346 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.396    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.396 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.626    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.950    -2.324 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -2.158    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -2.139 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        1.774    -0.365    raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X43Y256        FDRE                                         r  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C

Slack:                    inf
  Source:                 raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ring_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.131ns  (logic 0.039ns (29.771%)  route 0.092ns (70.229%))
  Logic Levels:           0  
  Clock Path Skew:        -1.542ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.364ns
    Source Clock Delay      (SCD):    1.178ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.178ns (routing 0.501ns, distribution 0.677ns)
  Clock Net Delay (Destination): 1.775ns (routing 0.912ns, distribution 0.863ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ring_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y73         BUFGCE                       0.000     0.000 r  ring_gen[0].ring_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         1.178     1.178    raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X43Y254        FDRE                                         r  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y254        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.217 r  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.092     1.309    raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X43Y254        FDRE                                         r  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.346 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.396    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.396 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.626    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.950    -2.324 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -2.158    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -2.139 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        1.775    -0.364    raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X43Y254        FDRE                                         r  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C

Slack:                    inf
  Source:                 raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ring_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][13]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.139ns  (logic 0.039ns (28.058%)  route 0.100ns (71.942%))
  Logic Levels:           0  
  Clock Path Skew:        -1.533ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.361ns
    Source Clock Delay      (SCD):    1.172ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.172ns (routing 0.501ns, distribution 0.671ns)
  Clock Net Delay (Destination): 1.778ns (routing 0.912ns, distribution 0.866ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ring_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y73         BUFGCE                       0.000     0.000 r  ring_gen[0].ring_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         1.172     1.172    raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X42Y259        FDRE                                         r  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y259        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.211 r  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[13]/Q
                         net (fo=1, routed)           0.100     1.311    raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[13]
    SLICE_X41Y259        FDRE                                         r  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.346 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.396    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.396 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.626    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.950    -2.324 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -2.158    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -2.139 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        1.778    -0.361    raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X41Y259        FDRE                                         r  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][13]/C

Slack:                    inf
  Source:                 raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ring_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.136ns  (logic 0.039ns (28.676%)  route 0.097ns (71.324%))
  Logic Levels:           0  
  Clock Path Skew:        -1.536ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.359ns
    Source Clock Delay      (SCD):    1.177ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.177ns (routing 0.501ns, distribution 0.676ns)
  Clock Net Delay (Destination): 1.780ns (routing 0.912ns, distribution 0.868ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ring_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y73         BUFGCE                       0.000     0.000 r  ring_gen[0].ring_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         1.177     1.177    raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X41Y254        FDRE                                         r  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y254        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.216 r  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.097     1.313    raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X41Y254        FDRE                                         r  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.346 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.396    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.396 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.626    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.950    -2.324 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -2.158    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -2.139 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        1.780    -0.359    raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X41Y254        FDRE                                         r  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C

Slack:                    inf
  Source:                 raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ring_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.142ns  (logic 0.039ns (27.465%)  route 0.103ns (72.535%))
  Logic Levels:           0  
  Clock Path Skew:        -1.538ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.366ns
    Source Clock Delay      (SCD):    1.172ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.172ns (routing 0.501ns, distribution 0.671ns)
  Clock Net Delay (Destination): 1.773ns (routing 0.912ns, distribution 0.861ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ring_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y73         BUFGCE                       0.000     0.000 r  ring_gen[0].ring_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         1.172     1.172    raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X42Y259        FDRE                                         r  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y259        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.211 r  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/Q
                         net (fo=1, routed)           0.103     1.314    raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[11]
    SLICE_X42Y259        FDRE                                         r  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.346 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.396    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.396 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.626    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.950    -2.324 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -2.158    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -2.139 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        1.773    -0.366    raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X42Y259        FDRE                                         r  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk100_clk_200_to_100
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Max Delay            96 Endpoints
Min Delay           104 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.825ns  (logic 0.079ns (9.576%)  route 0.746ns (90.424%))
  Logic Levels:           0  
  Clock Path Skew:        2.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.885ns
    Source Clock Delay      (SCD):    -0.349ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      3.077ns (routing 1.503ns, distribution 1.574ns)
  Clock Net Delay (Destination): 0.716ns (routing 0.001ns, distribution 0.715ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.936    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.635    -3.699 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    -3.454    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -3.426 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        3.077    -0.349    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X81Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y110        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079    -0.270 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         0.746     0.476    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X77Y114        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.680     1.145    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.716     1.885    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X77Y114        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.825ns  (logic 0.079ns (9.576%)  route 0.746ns (90.424%))
  Logic Levels:           0  
  Clock Path Skew:        2.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.885ns
    Source Clock Delay      (SCD):    -0.349ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      3.077ns (routing 1.503ns, distribution 1.574ns)
  Clock Net Delay (Destination): 0.716ns (routing 0.001ns, distribution 0.715ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.936    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.635    -3.699 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    -3.454    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -3.426 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        3.077    -0.349    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X81Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y110        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079    -0.270 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         0.746     0.476    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X77Y114        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.680     1.145    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.716     1.885    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X77Y114        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[11]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.825ns  (logic 0.079ns (9.576%)  route 0.746ns (90.424%))
  Logic Levels:           0  
  Clock Path Skew:        2.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.885ns
    Source Clock Delay      (SCD):    -0.349ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      3.077ns (routing 1.503ns, distribution 1.574ns)
  Clock Net Delay (Destination): 0.716ns (routing 0.001ns, distribution 0.715ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.936    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.635    -3.699 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    -3.454    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -3.426 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        3.077    -0.349    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X81Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y110        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079    -0.270 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         0.746     0.476    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X77Y114        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.680     1.145    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.716     1.885    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X77Y114        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[12]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.825ns  (logic 0.079ns (9.576%)  route 0.746ns (90.424%))
  Logic Levels:           0  
  Clock Path Skew:        2.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.885ns
    Source Clock Delay      (SCD):    -0.349ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      3.077ns (routing 1.503ns, distribution 1.574ns)
  Clock Net Delay (Destination): 0.716ns (routing 0.001ns, distribution 0.715ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.936    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.635    -3.699 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    -3.454    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -3.426 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        3.077    -0.349    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X81Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y110        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079    -0.270 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         0.746     0.476    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X77Y114        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.680     1.145    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.716     1.885    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X77Y114        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[13]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.825ns  (logic 0.079ns (9.576%)  route 0.746ns (90.424%))
  Logic Levels:           0  
  Clock Path Skew:        2.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.885ns
    Source Clock Delay      (SCD):    -0.349ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      3.077ns (routing 1.503ns, distribution 1.574ns)
  Clock Net Delay (Destination): 0.716ns (routing 0.001ns, distribution 0.715ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.936    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.635    -3.699 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    -3.454    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -3.426 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        3.077    -0.349    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X81Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y110        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079    -0.270 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         0.746     0.476    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X77Y114        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.680     1.145    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.716     1.885    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X77Y114        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.825ns  (logic 0.079ns (9.576%)  route 0.746ns (90.424%))
  Logic Levels:           0  
  Clock Path Skew:        2.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.885ns
    Source Clock Delay      (SCD):    -0.349ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      3.077ns (routing 1.503ns, distribution 1.574ns)
  Clock Net Delay (Destination): 0.716ns (routing 0.001ns, distribution 0.715ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.936    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.635    -3.699 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    -3.454    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -3.426 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        3.077    -0.349    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X81Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y110        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079    -0.270 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         0.746     0.476    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X77Y114        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.680     1.145    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.716     1.885    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X77Y114        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.825ns  (logic 0.079ns (9.576%)  route 0.746ns (90.424%))
  Logic Levels:           0  
  Clock Path Skew:        2.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.885ns
    Source Clock Delay      (SCD):    -0.349ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      3.077ns (routing 1.503ns, distribution 1.574ns)
  Clock Net Delay (Destination): 0.716ns (routing 0.001ns, distribution 0.715ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.936    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.635    -3.699 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    -3.454    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -3.426 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        3.077    -0.349    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X81Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y110        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079    -0.270 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         0.746     0.476    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X77Y114        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.680     1.145    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.716     1.885    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X77Y114        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.825ns  (logic 0.079ns (9.576%)  route 0.746ns (90.424%))
  Logic Levels:           0  
  Clock Path Skew:        2.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.885ns
    Source Clock Delay      (SCD):    -0.349ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      3.077ns (routing 1.503ns, distribution 1.574ns)
  Clock Net Delay (Destination): 0.716ns (routing 0.001ns, distribution 0.715ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.936    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.635    -3.699 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    -3.454    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -3.426 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        3.077    -0.349    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X81Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y110        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079    -0.270 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         0.746     0.476    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X77Y114        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.680     1.145    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.716     1.885    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X77Y114        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[5]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.822ns  (logic 0.079ns (9.611%)  route 0.743ns (90.389%))
  Logic Levels:           0  
  Clock Path Skew:        2.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.884ns
    Source Clock Delay      (SCD):    -0.349ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      3.077ns (routing 1.503ns, distribution 1.574ns)
  Clock Net Delay (Destination): 0.715ns (routing 0.001ns, distribution 0.714ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.936    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.635    -3.699 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    -3.454    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -3.426 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        3.077    -0.349    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X81Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y110        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079    -0.270 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         0.743     0.473    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X77Y114        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.680     1.145    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.715     1.884    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X77Y114        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[14]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.822ns  (logic 0.079ns (9.611%)  route 0.743ns (90.389%))
  Logic Levels:           0  
  Clock Path Skew:        2.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.884ns
    Source Clock Delay      (SCD):    -0.349ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      3.077ns (routing 1.503ns, distribution 1.574ns)
  Clock Net Delay (Destination): 0.715ns (routing 0.001ns, distribution 0.714ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.936    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.635    -3.699 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    -3.454    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -3.426 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        3.077    -0.349    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X81Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y110        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079    -0.270 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         0.743     0.473    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X77Y114        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.680     1.145    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.715     1.884    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X77Y114        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.155ns  (logic 0.060ns (38.710%)  route 0.095ns (61.290%))
  Logic Levels:           0  
  Clock Path Skew:        6.693ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.113ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      2.745ns (routing 1.367ns, distribution 1.378ns)
  Clock Net Delay (Destination): 0.803ns (routing 0.001ns, distribution 0.802ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.778    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.342    -3.564 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    -3.349    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -3.325 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        2.745    -0.580    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X80Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y109        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060    -0.520 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[3]/Q
                         net (fo=1, routed)           0.095    -0.425    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[3]
    SLICE_X80Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.982     5.282    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.310 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.803     6.113    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X80Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.155ns  (logic 0.060ns (38.710%)  route 0.095ns (61.290%))
  Logic Levels:           0  
  Clock Path Skew:        6.689ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.112ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      2.748ns (routing 1.367ns, distribution 1.381ns)
  Clock Net Delay (Destination): 0.802ns (routing 0.001ns, distribution 0.801ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.778    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.342    -3.564 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    -3.349    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -3.325 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        2.748    -0.577    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X80Y107        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y107        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060    -0.517 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/Q
                         net (fo=1, routed)           0.095    -0.422    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[0]
    SLICE_X80Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.982     5.282    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.310 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.802     6.112    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X80Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.155ns  (logic 0.060ns (38.710%)  route 0.095ns (61.290%))
  Logic Levels:           0  
  Clock Path Skew:        6.699ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.123ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      2.749ns (routing 1.367ns, distribution 1.382ns)
  Clock Net Delay (Destination): 0.813ns (routing 0.001ns, distribution 0.812ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.778    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.342    -3.564 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    -3.349    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -3.325 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        2.749    -0.576    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X81Y112        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y112        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060    -0.516 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/Q
                         net (fo=1, routed)           0.095    -0.421    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[0]
    SLICE_X81Y113        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.982     5.282    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.310 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.813     6.123    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X81Y113        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.158ns  (logic 0.060ns (37.975%)  route 0.098ns (62.025%))
  Logic Levels:           0  
  Clock Path Skew:        6.698ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.124ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      2.751ns (routing 1.367ns, distribution 1.384ns)
  Clock Net Delay (Destination): 0.814ns (routing 0.001ns, distribution 0.813ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.778    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.342    -3.564 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    -3.349    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -3.325 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        2.751    -0.574    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X80Y111        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y111        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060    -0.514 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/Q
                         net (fo=1, routed)           0.098    -0.416    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[2]
    SLICE_X80Y112        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.982     5.282    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.310 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.814     6.124    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X80Y112        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.170ns  (logic 0.060ns (35.294%)  route 0.110ns (64.706%))
  Logic Levels:           0  
  Clock Path Skew:        6.688ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.128ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      2.765ns (routing 1.367ns, distribution 1.398ns)
  Clock Net Delay (Destination): 0.818ns (routing 0.001ns, distribution 0.817ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.778    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.342    -3.564 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    -3.349    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -3.325 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        2.765    -0.560    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X82Y109        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y109        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.060    -0.500 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/Q
                         net (fo=1, routed)           0.110    -0.390    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[1]
    SLICE_X82Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.982     5.282    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.310 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.818     6.128    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X82Y110        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.171ns  (logic 0.060ns (35.088%)  route 0.111ns (64.912%))
  Logic Levels:           0  
  Clock Path Skew:        6.698ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.139ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      2.766ns (routing 1.367ns, distribution 1.399ns)
  Clock Net Delay (Destination): 0.829ns (routing 0.001ns, distribution 0.828ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.778    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.342    -3.564 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    -3.349    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -3.325 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        2.766    -0.559    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X82Y111        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y111        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.060    -0.499 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/Q
                         net (fo=1, routed)           0.111    -0.388    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[2]
    SLICE_X82Y112        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.982     5.282    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.310 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.829     6.139    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X82Y112        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.169ns  (logic 0.059ns (34.911%)  route 0.110ns (65.089%))
  Logic Levels:           0  
  Clock Path Skew:        6.700ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.145ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      2.770ns (routing 1.367ns, distribution 1.403ns)
  Clock Net Delay (Destination): 0.835ns (routing 0.001ns, distribution 0.834ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.778    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.342    -3.564 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    -3.349    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -3.325 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        2.770    -0.555    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X83Y115        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y115        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059    -0.496 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.110    -0.386    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X83Y118        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.982     5.282    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.310 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.835     6.145    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X83Y118        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.170ns  (logic 0.059ns (34.706%)  route 0.111ns (65.294%))
  Logic Levels:           0  
  Clock Path Skew:        6.705ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.150ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      2.770ns (routing 1.367ns, distribution 1.403ns)
  Clock Net Delay (Destination): 0.840ns (routing 0.001ns, distribution 0.839ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.778    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.342    -3.564 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    -3.349    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -3.325 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        2.770    -0.555    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X83Y115        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y115        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.059    -0.496 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.111    -0.385    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X83Y118        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.982     5.282    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.310 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.840     6.150    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X83Y118        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.171ns  (logic 0.060ns (35.088%)  route 0.111ns (64.912%))
  Logic Levels:           0  
  Clock Path Skew:        6.661ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.112ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      2.776ns (routing 1.367ns, distribution 1.409ns)
  Clock Net Delay (Destination): 0.802ns (routing 0.001ns, distribution 0.801ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.778    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.342    -3.564 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    -3.349    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -3.325 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        2.776    -0.549    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X85Y112        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y112        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.060    -0.489 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/Q
                         net (fo=1, routed)           0.111    -0.378    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[1]
    SLICE_X85Y113        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.982     5.282    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.310 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.802     6.112    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X85Y113        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.177ns  (logic 0.058ns (32.768%)  route 0.119ns (67.232%))
  Logic Levels:           0  
  Clock Path Skew:        6.668ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.115ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      2.772ns (routing 1.367ns, distribution 1.405ns)
  Clock Net Delay (Destination): 0.805ns (routing 0.001ns, distribution 0.804ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.778    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.342    -3.564 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    -3.349    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -3.325 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        2.772    -0.553    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X82Y115        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y115        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.058    -0.495 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.119    -0.376    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X82Y111        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.982     5.282    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.310 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.805     6.115    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X82Y111        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk100_clk_200_to_100
  To Clock:  master_ring_pll_clk_master_ring_pll_220m

Max Delay            20 Endpoints
Min Delay            46 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 jitter_vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            jitter_vio_m_sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by master_ring_pll_clk_master_ring_pll_220m  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.664ns  (logic 0.078ns (11.747%)  route 0.586ns (88.253%))
  Logic Levels:           0  
  Clock Path Skew:        2.511ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.144ns
    Source Clock Delay      (SCD):    -0.367ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.150ns
  Clock Net Delay (Source):      3.059ns (routing 1.503ns, distribution 1.556ns)
  Clock Net Delay (Destination): 1.772ns (routing 0.979ns, distribution 0.793ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.936    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.635    -3.699 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    -3.454    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -3.426 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        3.059    -0.367    jitter_vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X79Y129        FDRE                                         r  jitter_vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y129        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078    -0.289 r  jitter_vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.586     0.297    jitter_vio_m_slv[0]
    SLICE_X82Y161        FDRE                                         r  jitter_vio_m_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock master_ring_pll_clk_master_ring_pll_220m rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y73         BUFGCE                       0.000     0.000 r  ring_gen[0].ring_bufg/O
                         net (fo=593, routed)         2.005     2.005    master_ring_pll_220m_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.872     0.133 r  master_ring_pll_220m_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     0.348    master_ring_pll_220m_0/inst/master_ring_pll_clk_master_ring_pll_220m
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.372 r  master_ring_pll_220m_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=2354, routed)        1.772     2.144    master_ring_pll_clk
    SLICE_X82Y161        FDRE                                         r  jitter_vio_m_sync_reg[0]/C

Slack:                    inf
  Source:                 jitter_vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            jitter_vio_m_sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by master_ring_pll_clk_master_ring_pll_220m  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.579ns  (logic 0.079ns (13.644%)  route 0.500ns (86.356%))
  Logic Levels:           0  
  Clock Path Skew:        2.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    -0.337ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.150ns
  Clock Net Delay (Source):      3.089ns (routing 1.503ns, distribution 1.586ns)
  Clock Net Delay (Destination): 1.756ns (routing 0.979ns, distribution 0.777ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.936    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.635    -3.699 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    -3.454    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -3.426 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        3.089    -0.337    jitter_vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X82Y128        FDSE                                         r  jitter_vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y128        FDSE (Prop_HFF_SLICEM_C_Q)
                                                      0.079    -0.258 r  jitter_vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[1]/Q
                         net (fo=1, routed)           0.500     0.242    jitter_vio_m_slv[1]
    SLICE_X82Y159        FDRE                                         r  jitter_vio_m_sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock master_ring_pll_clk_master_ring_pll_220m rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y73         BUFGCE                       0.000     0.000 r  ring_gen[0].ring_bufg/O
                         net (fo=593, routed)         2.005     2.005    master_ring_pll_220m_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.872     0.133 r  master_ring_pll_220m_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     0.348    master_ring_pll_220m_0/inst/master_ring_pll_clk_master_ring_pll_220m
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.372 r  master_ring_pll_220m_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=2354, routed)        1.756     2.128    master_ring_pll_clk
    SLICE_X82Y159        FDRE                                         r  jitter_vio_m_sync_reg[1]/C

Slack:                    inf
  Source:                 jitter_vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            jitter_vio_m_sync_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by master_ring_pll_clk_master_ring_pll_220m  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.609ns  (logic 0.079ns (12.972%)  route 0.530ns (87.028%))
  Logic Levels:           0  
  Clock Path Skew:        2.514ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.144ns
    Source Clock Delay      (SCD):    -0.370ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.150ns
  Clock Net Delay (Source):      3.056ns (routing 1.503ns, distribution 1.553ns)
  Clock Net Delay (Destination): 1.772ns (routing 0.979ns, distribution 0.793ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.936    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.635    -3.699 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    -3.454    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -3.426 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        3.056    -0.370    jitter_vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X81Y129        FDRE                                         r  jitter_vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y129        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079    -0.291 r  jitter_vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[9]/Q
                         net (fo=1, routed)           0.530     0.239    jitter_vio_m_slv[9]
    SLICE_X82Y161        FDRE                                         r  jitter_vio_m_sync_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock master_ring_pll_clk_master_ring_pll_220m rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y73         BUFGCE                       0.000     0.000 r  ring_gen[0].ring_bufg/O
                         net (fo=593, routed)         2.005     2.005    master_ring_pll_220m_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.872     0.133 r  master_ring_pll_220m_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     0.348    master_ring_pll_220m_0/inst/master_ring_pll_clk_master_ring_pll_220m
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.372 r  master_ring_pll_220m_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=2354, routed)        1.772     2.144    master_ring_pll_clk
    SLICE_X82Y161        FDRE                                         r  jitter_vio_m_sync_reg[9]/C

Slack:                    inf
  Source:                 jitter_vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            jitter_vio_m_sync_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by master_ring_pll_clk_master_ring_pll_220m  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.586ns  (logic 0.079ns (13.481%)  route 0.507ns (86.519%))
  Logic Levels:           0  
  Clock Path Skew:        2.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    -0.370ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.150ns
  Clock Net Delay (Source):      3.056ns (routing 1.503ns, distribution 1.553ns)
  Clock Net Delay (Destination): 1.751ns (routing 0.979ns, distribution 0.772ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.936    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.635    -3.699 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    -3.454    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -3.426 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        3.056    -0.370    jitter_vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X81Y129        FDSE                                         r  jitter_vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y129        FDSE (Prop_CFF_SLICEL_C_Q)
                                                      0.079    -0.291 r  jitter_vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[8]/Q
                         net (fo=1, routed)           0.507     0.216    jitter_vio_m_slv[8]
    SLICE_X81Y159        FDRE                                         r  jitter_vio_m_sync_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock master_ring_pll_clk_master_ring_pll_220m rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y73         BUFGCE                       0.000     0.000 r  ring_gen[0].ring_bufg/O
                         net (fo=593, routed)         2.005     2.005    master_ring_pll_220m_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.872     0.133 r  master_ring_pll_220m_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     0.348    master_ring_pll_220m_0/inst/master_ring_pll_clk_master_ring_pll_220m
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.372 r  master_ring_pll_220m_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=2354, routed)        1.751     2.123    master_ring_pll_clk
    SLICE_X81Y159        FDRE                                         r  jitter_vio_m_sync_reg[8]/C

Slack:                    inf
  Source:                 jitter_vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            jitter_vio_m_sync_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by master_ring_pll_clk_master_ring_pll_220m  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.584ns  (logic 0.079ns (13.527%)  route 0.505ns (86.473%))
  Logic Levels:           0  
  Clock Path Skew:        2.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.145ns
    Source Clock Delay      (SCD):    -0.370ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.150ns
  Clock Net Delay (Source):      3.056ns (routing 1.503ns, distribution 1.553ns)
  Clock Net Delay (Destination): 1.773ns (routing 0.979ns, distribution 0.794ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.936    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.635    -3.699 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    -3.454    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -3.426 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        3.056    -0.370    jitter_vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X81Y129        FDSE                                         r  jitter_vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y129        FDSE (Prop_DFF_SLICEL_C_Q)
                                                      0.079    -0.291 r  jitter_vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[2]/Q
                         net (fo=1, routed)           0.505     0.214    jitter_vio_m_slv[2]
    SLICE_X82Y161        FDRE                                         r  jitter_vio_m_sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock master_ring_pll_clk_master_ring_pll_220m rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y73         BUFGCE                       0.000     0.000 r  ring_gen[0].ring_bufg/O
                         net (fo=593, routed)         2.005     2.005    master_ring_pll_220m_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.872     0.133 r  master_ring_pll_220m_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     0.348    master_ring_pll_220m_0/inst/master_ring_pll_clk_master_ring_pll_220m
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.372 r  master_ring_pll_220m_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=2354, routed)        1.773     2.145    master_ring_pll_clk
    SLICE_X82Y161        FDRE                                         r  jitter_vio_m_sync_reg[2]/C

Slack:                    inf
  Source:                 jitter_vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            jitter_vio_m_sync_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by master_ring_pll_clk_master_ring_pll_220m  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.570ns  (logic 0.080ns (14.035%)  route 0.490ns (85.965%))
  Logic Levels:           0  
  Clock Path Skew:        2.477ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    -0.365ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.150ns
  Clock Net Delay (Source):      3.061ns (routing 1.503ns, distribution 1.558ns)
  Clock Net Delay (Destination): 1.740ns (routing 0.979ns, distribution 0.761ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.936    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.635    -3.699 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    -3.454    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -3.426 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        3.061    -0.365    jitter_vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X81Y129        FDRE                                         r  jitter_vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y129        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080    -0.285 r  jitter_vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[7]/Q
                         net (fo=1, routed)           0.490     0.205    jitter_vio_m_slv[7]
    SLICE_X80Y156        FDRE                                         r  jitter_vio_m_sync_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock master_ring_pll_clk_master_ring_pll_220m rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y73         BUFGCE                       0.000     0.000 r  ring_gen[0].ring_bufg/O
                         net (fo=593, routed)         2.005     2.005    master_ring_pll_220m_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.872     0.133 r  master_ring_pll_220m_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     0.348    master_ring_pll_220m_0/inst/master_ring_pll_clk_master_ring_pll_220m
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.372 r  master_ring_pll_220m_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=2354, routed)        1.740     2.112    master_ring_pll_clk
    SLICE_X80Y156        FDRE                                         r  jitter_vio_m_sync_reg[7]/C

Slack:                    inf
  Source:                 jitter_vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            jitter_vio_m_sync_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by master_ring_pll_clk_master_ring_pll_220m  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.571ns  (logic 0.081ns (14.186%)  route 0.490ns (85.814%))
  Logic Levels:           0  
  Clock Path Skew:        2.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    -0.367ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.150ns
  Clock Net Delay (Source):      3.059ns (routing 1.503ns, distribution 1.556ns)
  Clock Net Delay (Destination): 1.740ns (routing 0.979ns, distribution 0.761ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.936    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.635    -3.699 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    -3.454    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -3.426 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        3.059    -0.367    jitter_vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X80Y128        FDSE                                         r  jitter_vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y128        FDSE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081    -0.286 r  jitter_vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[4]/Q
                         net (fo=1, routed)           0.490     0.204    jitter_vio_m_slv[4]
    SLICE_X80Y156        FDRE                                         r  jitter_vio_m_sync_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock master_ring_pll_clk_master_ring_pll_220m rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y73         BUFGCE                       0.000     0.000 r  ring_gen[0].ring_bufg/O
                         net (fo=593, routed)         2.005     2.005    master_ring_pll_220m_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.872     0.133 r  master_ring_pll_220m_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     0.348    master_ring_pll_220m_0/inst/master_ring_pll_clk_master_ring_pll_220m
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.372 r  master_ring_pll_220m_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=2354, routed)        1.740     2.112    master_ring_pll_clk
    SLICE_X80Y156        FDRE                                         r  jitter_vio_m_sync_reg[4]/C

Slack:                    inf
  Source:                 jitter_vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            jitter_vio_m_sync_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by master_ring_pll_clk_master_ring_pll_220m  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.572ns  (logic 0.079ns (13.811%)  route 0.493ns (86.189%))
  Logic Levels:           0  
  Clock Path Skew:        2.500ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    -0.390ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.150ns
  Clock Net Delay (Source):      3.036ns (routing 1.503ns, distribution 1.533ns)
  Clock Net Delay (Destination): 1.738ns (routing 0.979ns, distribution 0.759ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.936    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.635    -3.699 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    -3.454    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -3.426 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        3.036    -0.390    jitter_vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X80Y130        FDRE                                         r  jitter_vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y130        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    -0.311 r  jitter_vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[5]/Q
                         net (fo=1, routed)           0.493     0.182    jitter_vio_m_slv[5]
    SLICE_X80Y156        FDRE                                         r  jitter_vio_m_sync_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock master_ring_pll_clk_master_ring_pll_220m rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y73         BUFGCE                       0.000     0.000 r  ring_gen[0].ring_bufg/O
                         net (fo=593, routed)         2.005     2.005    master_ring_pll_220m_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.872     0.133 r  master_ring_pll_220m_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     0.348    master_ring_pll_220m_0/inst/master_ring_pll_clk_master_ring_pll_220m
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.372 r  master_ring_pll_220m_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=2354, routed)        1.738     2.110    master_ring_pll_clk
    SLICE_X80Y156        FDRE                                         r  jitter_vio_m_sync_reg[5]/C

Slack:                    inf
  Source:                 jitter_vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            jitter_vio_m_sync_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by master_ring_pll_clk_master_ring_pll_220m  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.553ns  (logic 0.081ns (14.647%)  route 0.472ns (85.353%))
  Logic Levels:           0  
  Clock Path Skew:        2.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    -0.390ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.150ns
  Clock Net Delay (Source):      3.036ns (routing 1.503ns, distribution 1.533ns)
  Clock Net Delay (Destination): 1.740ns (routing 0.979ns, distribution 0.761ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.936    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.635    -3.699 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    -3.454    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -3.426 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        3.036    -0.390    jitter_vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X80Y130        FDSE                                         r  jitter_vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y130        FDSE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081    -0.309 r  jitter_vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[6]/Q
                         net (fo=1, routed)           0.472     0.163    jitter_vio_m_slv[6]
    SLICE_X80Y156        FDRE                                         r  jitter_vio_m_sync_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock master_ring_pll_clk_master_ring_pll_220m rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y73         BUFGCE                       0.000     0.000 r  ring_gen[0].ring_bufg/O
                         net (fo=593, routed)         2.005     2.005    master_ring_pll_220m_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.872     0.133 r  master_ring_pll_220m_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     0.348    master_ring_pll_220m_0/inst/master_ring_pll_clk_master_ring_pll_220m
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.372 r  master_ring_pll_220m_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=2354, routed)        1.740     2.112    master_ring_pll_clk
    SLICE_X80Y156        FDRE                                         r  jitter_vio_m_sync_reg[6]/C

Slack:                    inf
  Source:                 jitter_vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            jitter_vio_m_sync_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by master_ring_pll_clk_master_ring_pll_220m  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.493ns  (logic 0.080ns (16.227%)  route 0.413ns (83.773%))
  Logic Levels:           0  
  Clock Path Skew:        2.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    -0.367ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.150ns
  Clock Net Delay (Source):      3.059ns (routing 1.503ns, distribution 1.556ns)
  Clock Net Delay (Destination): 1.740ns (routing 0.979ns, distribution 0.761ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.936    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.635    -3.699 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    -3.454    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -3.426 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        3.059    -0.367    jitter_vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X80Y128        FDSE                                         r  jitter_vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y128        FDSE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080    -0.287 r  jitter_vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[3]/Q
                         net (fo=1, routed)           0.413     0.126    jitter_vio_m_slv[3]
    SLICE_X80Y156        FDRE                                         r  jitter_vio_m_sync_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock master_ring_pll_clk_master_ring_pll_220m rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y73         BUFGCE                       0.000     0.000 r  ring_gen[0].ring_bufg/O
                         net (fo=593, routed)         2.005     2.005    master_ring_pll_220m_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.872     0.133 r  master_ring_pll_220m_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     0.348    master_ring_pll_220m_0/inst/master_ring_pll_clk_master_ring_pll_220m
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.372 r  master_ring_pll_220m_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=2354, routed)        1.740     2.112    master_ring_pll_clk
    SLICE_X80Y156        FDRE                                         r  jitter_vio_m_sync_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by master_ring_pll_clk_master_ring_pll_220m  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.125ns  (logic 0.058ns (46.400%)  route 0.067ns (53.600%))
  Logic Levels:           0  
  Clock Path Skew:        2.639ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.150ns
  Clock Net Delay (Source):      2.730ns (routing 1.367ns, distribution 1.363ns)
  Clock Net Delay (Destination): 1.962ns (routing 1.076ns, distribution 0.886ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.778    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.342    -3.564 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    -3.349    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -3.325 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        2.730    -0.595    jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X81Y156        FDRE                                         r  jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y156        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058    -0.537 r  jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.067    -0.470    jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X81Y155        FDRE                                         r  jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock master_ring_pll_clk_master_ring_pll_220m rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y73         BUFGCE                       0.000     0.000 r  ring_gen[0].ring_bufg/O
                         net (fo=593, routed)         2.215     2.215    master_ring_pll_220m_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.406    -0.191 r  master_ring_pll_220m_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     0.054    master_ring_pll_220m_0/inst/master_ring_pll_clk_master_ring_pll_220m
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.082 r  master_ring_pll_220m_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=2354, routed)        1.962     2.044    jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X81Y155        FDRE                                         r  jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C

Slack:                    inf
  Source:                 jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/D
                            (rising edge-triggered cell FDRE clocked by master_ring_pll_clk_master_ring_pll_220m  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.127ns  (logic 0.059ns (46.457%)  route 0.068ns (53.543%))
  Logic Levels:           0  
  Clock Path Skew:        2.639ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.150ns
  Clock Net Delay (Source):      2.730ns (routing 1.367ns, distribution 1.363ns)
  Clock Net Delay (Destination): 1.962ns (routing 1.076ns, distribution 0.886ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.778    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.342    -3.564 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    -3.349    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -3.325 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        2.730    -0.595    jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X81Y156        FDRE                                         r  jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y156        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059    -0.536 r  jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[12]/Q
                         net (fo=1, routed)           0.068    -0.468    jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[12]
    SLICE_X81Y155        FDRE                                         r  jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock master_ring_pll_clk_master_ring_pll_220m rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y73         BUFGCE                       0.000     0.000 r  ring_gen[0].ring_bufg/O
                         net (fo=593, routed)         2.215     2.215    master_ring_pll_220m_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.406    -0.191 r  master_ring_pll_220m_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     0.054    master_ring_pll_220m_0/inst/master_ring_pll_clk_master_ring_pll_220m
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.082 r  master_ring_pll_220m_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=2354, routed)        1.962     2.044    jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X81Y155        FDRE                                         r  jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/C

Slack:                    inf
  Source:                 jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by master_ring_pll_clk_master_ring_pll_220m  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.165ns  (logic 0.059ns (35.758%)  route 0.106ns (64.242%))
  Logic Levels:           0  
  Clock Path Skew:        2.640ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.150ns
  Clock Net Delay (Source):      2.723ns (routing 1.367ns, distribution 1.356ns)
  Clock Net Delay (Destination): 1.956ns (routing 1.076ns, distribution 0.880ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.778    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.342    -3.564 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    -3.349    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -3.325 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        2.723    -0.602    jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X81Y154        FDRE                                         r  jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y154        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059    -0.543 r  jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.106    -0.437    jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X81Y154        FDRE                                         r  jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock master_ring_pll_clk_master_ring_pll_220m rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y73         BUFGCE                       0.000     0.000 r  ring_gen[0].ring_bufg/O
                         net (fo=593, routed)         2.215     2.215    master_ring_pll_220m_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.406    -0.191 r  master_ring_pll_220m_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     0.054    master_ring_pll_220m_0/inst/master_ring_pll_clk_master_ring_pll_220m
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.082 r  master_ring_pll_220m_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=2354, routed)        1.956     2.038    jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X81Y154        FDRE                                         r  jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C

Slack:                    inf
  Source:                 jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by master_ring_pll_clk_master_ring_pll_220m  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.169ns  (logic 0.059ns (34.911%)  route 0.110ns (65.089%))
  Logic Levels:           0  
  Clock Path Skew:        2.647ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.150ns
  Clock Net Delay (Source):      2.726ns (routing 1.367ns, distribution 1.359ns)
  Clock Net Delay (Destination): 1.966ns (routing 1.076ns, distribution 0.890ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.778    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.342    -3.564 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    -3.349    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -3.325 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        2.726    -0.599    jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X81Y153        FDRE                                         r  jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y153        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059    -0.540 r  jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.110    -0.430    jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X81Y153        FDRE                                         r  jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock master_ring_pll_clk_master_ring_pll_220m rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y73         BUFGCE                       0.000     0.000 r  ring_gen[0].ring_bufg/O
                         net (fo=593, routed)         2.215     2.215    master_ring_pll_220m_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.406    -0.191 r  master_ring_pll_220m_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     0.054    master_ring_pll_220m_0/inst/master_ring_pll_clk_master_ring_pll_220m
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.082 r  master_ring_pll_220m_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=2354, routed)        1.966     2.048    jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X81Y153        FDRE                                         r  jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C

Slack:                    inf
  Source:                 jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by master_ring_pll_clk_master_ring_pll_220m  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.171ns  (logic 0.059ns (34.503%)  route 0.112ns (65.497%))
  Logic Levels:           0  
  Clock Path Skew:        2.647ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.150ns
  Clock Net Delay (Source):      2.730ns (routing 1.367ns, distribution 1.363ns)
  Clock Net Delay (Destination): 1.970ns (routing 1.076ns, distribution 0.894ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.778    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.342    -3.564 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    -3.349    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -3.325 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        2.730    -0.595    jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X81Y156        FDRE                                         r  jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y156        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059    -0.536 r  jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.112    -0.424    jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X81Y156        FDRE                                         r  jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock master_ring_pll_clk_master_ring_pll_220m rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y73         BUFGCE                       0.000     0.000 r  ring_gen[0].ring_bufg/O
                         net (fo=593, routed)         2.215     2.215    master_ring_pll_220m_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.406    -0.191 r  master_ring_pll_220m_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     0.054    master_ring_pll_220m_0/inst/master_ring_pll_clk_master_ring_pll_220m
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.082 r  master_ring_pll_220m_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=2354, routed)        1.970     2.052    jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X81Y156        FDRE                                         r  jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C

Slack:                    inf
  Source:                 jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by master_ring_pll_clk_master_ring_pll_220m  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.178ns  (logic 0.059ns (33.146%)  route 0.119ns (66.854%))
  Logic Levels:           0  
  Clock Path Skew:        2.671ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.150ns
  Clock Net Delay (Source):      2.726ns (routing 1.367ns, distribution 1.359ns)
  Clock Net Delay (Destination): 1.990ns (routing 1.076ns, distribution 0.914ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.778    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.342    -3.564 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    -3.349    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -3.325 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        2.726    -0.599    jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X82Y153        FDRE                                         r  jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y153        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.059    -0.540 r  jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.421    jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X82Y153        FDRE                                         r  jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock master_ring_pll_clk_master_ring_pll_220m rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y73         BUFGCE                       0.000     0.000 r  ring_gen[0].ring_bufg/O
                         net (fo=593, routed)         2.215     2.215    master_ring_pll_220m_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.406    -0.191 r  master_ring_pll_220m_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     0.054    master_ring_pll_220m_0/inst/master_ring_pll_clk_master_ring_pll_220m
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.082 r  master_ring_pll_220m_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=2354, routed)        1.990     2.072    jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X82Y153        FDRE                                         r  jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C

Slack:                    inf
  Source:                 jitter_vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            jitter_vio_n_sync_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by master_ring_pll_clk_master_ring_pll_220m  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.171ns  (logic 0.060ns (35.088%)  route 0.111ns (64.912%))
  Logic Levels:           0  
  Clock Path Skew:        2.644ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.150ns
  Clock Net Delay (Source):      2.739ns (routing 1.367ns, distribution 1.372ns)
  Clock Net Delay (Destination): 1.976ns (routing 1.076ns, distribution 0.900ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.778    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.342    -3.564 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    -3.349    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -3.325 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        2.739    -0.586    jitter_vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X79Y129        FDSE                                         r  jitter_vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y129        FDSE (Prop_GFF2_SLICEM_C_Q)
                                                      0.060    -0.526 r  jitter_vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[7]/Q
                         net (fo=1, routed)           0.111    -0.415    jitter_vio_n_slv[7]
    SLICE_X78Y130        FDRE                                         r  jitter_vio_n_sync_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock master_ring_pll_clk_master_ring_pll_220m rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y73         BUFGCE                       0.000     0.000 r  ring_gen[0].ring_bufg/O
                         net (fo=593, routed)         2.215     2.215    master_ring_pll_220m_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.406    -0.191 r  master_ring_pll_220m_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     0.054    master_ring_pll_220m_0/inst/master_ring_pll_clk_master_ring_pll_220m
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.082 r  master_ring_pll_220m_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=2354, routed)        1.976     2.058    master_ring_pll_clk
    SLICE_X78Y130        FDRE                                         r  jitter_vio_n_sync_reg[7]/C

Slack:                    inf
  Source:                 jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by master_ring_pll_clk_master_ring_pll_220m  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.169ns  (logic 0.059ns (34.911%)  route 0.110ns (65.089%))
  Logic Levels:           0  
  Clock Path Skew:        2.648ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.150ns
  Clock Net Delay (Source):      2.747ns (routing 1.367ns, distribution 1.380ns)
  Clock Net Delay (Destination): 1.988ns (routing 1.076ns, distribution 0.912ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.778    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.342    -3.564 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    -3.349    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -3.325 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        2.747    -0.578    jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X84Y148        FDRE                                         r  jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y148        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059    -0.519 r  jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.110    -0.409    jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X84Y148        FDRE                                         r  jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock master_ring_pll_clk_master_ring_pll_220m rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y73         BUFGCE                       0.000     0.000 r  ring_gen[0].ring_bufg/O
                         net (fo=593, routed)         2.215     2.215    master_ring_pll_220m_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.406    -0.191 r  master_ring_pll_220m_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     0.054    master_ring_pll_220m_0/inst/master_ring_pll_clk_master_ring_pll_220m
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.082 r  master_ring_pll_220m_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=2354, routed)        1.988     2.070    jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X84Y148        FDRE                                         r  jitter_gen[1].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C

Slack:                    inf
  Source:                 jitter_vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            jitter_vio_n_sync_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by master_ring_pll_clk_master_ring_pll_220m  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.177ns  (logic 0.060ns (33.898%)  route 0.117ns (66.102%))
  Logic Levels:           0  
  Clock Path Skew:        2.640ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.150ns
  Clock Net Delay (Source):      2.740ns (routing 1.367ns, distribution 1.373ns)
  Clock Net Delay (Destination): 1.973ns (routing 1.076ns, distribution 0.897ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.778    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.342    -3.564 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    -3.349    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -3.325 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        2.740    -0.585    jitter_vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X79Y128        FDSE                                         r  jitter_vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y128        FDSE (Prop_BFF2_SLICEM_C_Q)
                                                      0.060    -0.525 r  jitter_vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[4]/Q
                         net (fo=1, routed)           0.117    -0.408    jitter_vio_n_slv[4]
    SLICE_X79Y128        FDRE                                         r  jitter_vio_n_sync_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock master_ring_pll_clk_master_ring_pll_220m rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y73         BUFGCE                       0.000     0.000 r  ring_gen[0].ring_bufg/O
                         net (fo=593, routed)         2.215     2.215    master_ring_pll_220m_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.406    -0.191 r  master_ring_pll_220m_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     0.054    master_ring_pll_220m_0/inst/master_ring_pll_clk_master_ring_pll_220m
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.082 r  master_ring_pll_220m_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=2354, routed)        1.973     2.055    master_ring_pll_clk
    SLICE_X79Y128        FDRE                                         r  jitter_vio_n_sync_reg[4]/C

Slack:                    inf
  Source:                 jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by master_ring_pll_clk_master_ring_pll_220m  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.192ns  (logic 0.058ns (30.208%)  route 0.134ns (69.792%))
  Logic Levels:           0  
  Clock Path Skew:        2.647ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.150ns
  Clock Net Delay (Source):      2.726ns (routing 1.367ns, distribution 1.359ns)
  Clock Net Delay (Destination): 1.966ns (routing 1.076ns, distribution 0.890ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.778    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.342    -3.564 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    -3.349    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -3.325 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        2.726    -0.599    jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X81Y153        FDRE                                         r  jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y153        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058    -0.541 r  jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.134    -0.407    jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X81Y153        FDRE                                         r  jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock master_ring_pll_clk_master_ring_pll_220m rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y73         BUFGCE                       0.000     0.000 r  ring_gen[0].ring_bufg/O
                         net (fo=593, routed)         2.215     2.215    master_ring_pll_220m_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.406    -0.191 r  master_ring_pll_220m_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     0.054    master_ring_pll_220m_0/inst/master_ring_pll_clk_master_ring_pll_220m
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.082 r  master_ring_pll_220m_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=2354, routed)        1.966     2.048    jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X81Y153        FDRE                                         r  jitter_gen[0].jitter_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ring_clk
  To Clock:  master_ring_pll_clk_master_ring_pll_220m

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ring_gen[0].ring_bufg/O
                            (clock source 'ring_clk'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            jitter_gen[0].jitter_srl_sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by master_ring_pll_clk_master_ring_pll_220m  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.399ns  (logic 0.000ns (0.000%)  route 2.399ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        2.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.146ns
    Source Clock Delay      (SCD):    0.000ns = ( 2.500 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.119ns
  Clock Net Delay (Destination): 1.774ns (routing 0.979ns, distribution 0.795ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ring_clk fall edge)
                                                      2.500     2.500 f  
    BUFGCE_X0Y73         BUFGCE                       0.000     2.500 f  ring_gen[0].ring_bufg/O
                         net (fo=593, routed)         2.399     4.899    ring_clk[0]
    SLICE_X82Y162        FDRE                                         f  jitter_gen[0].jitter_srl_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock master_ring_pll_clk_master_ring_pll_220m rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y73         BUFGCE                       0.000     0.000 r  ring_gen[0].ring_bufg/O
                         net (fo=593, routed)         2.005     2.005    master_ring_pll_220m_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.872     0.133 r  master_ring_pll_220m_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     0.348    master_ring_pll_220m_0/inst/master_ring_pll_clk_master_ring_pll_220m
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.372 r  master_ring_pll_220m_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=2354, routed)        1.774     2.146    master_ring_pll_clk
    SLICE_X82Y162        FDRE                                         r  jitter_gen[0].jitter_srl_sync_reg[0]/C

Slack:                    inf
  Source:                 ring_gen[1].ring_bufg/O
                            (clock source 'ring_clk'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            jitter_gen[1].jitter_srl_sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by master_ring_pll_clk_master_ring_pll_220m  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.309ns  (logic 0.000ns (0.000%)  route 2.309ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        2.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.142ns
    Source Clock Delay      (SCD):    0.000ns = ( 2.500 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.119ns
  Clock Net Delay (Destination): 1.770ns (routing 0.979ns, distribution 0.791ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ring_clk fall edge)
                                                      2.500     2.500 f  
    BUFGCE_X0Y72         BUFGCE                       0.000     2.500 f  ring_gen[1].ring_bufg/O
                         net (fo=121, routed)         2.309     4.809    ring_clk[1]
    SLICE_X84Y155        FDRE                                         f  jitter_gen[1].jitter_srl_sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock master_ring_pll_clk_master_ring_pll_220m rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y73         BUFGCE                       0.000     0.000 r  ring_gen[0].ring_bufg/O
                         net (fo=593, routed)         2.005     2.005    master_ring_pll_220m_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.872     0.133 r  master_ring_pll_220m_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     0.348    master_ring_pll_220m_0/inst/master_ring_pll_clk_master_ring_pll_220m
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.372 r  master_ring_pll_220m_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=2354, routed)        1.770     2.142    master_ring_pll_clk
    SLICE_X84Y155        FDRE                                         r  jitter_gen[1].jitter_srl_sync_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ring_gen[1].ring_bufg/O
                            (clock source 'ring_clk'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            jitter_gen[1].jitter_srl_sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by master_ring_pll_clk_master_ring_pll_220m  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.236ns  (logic 0.000ns (0.000%)  route 1.236ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.119ns
  Clock Net Delay (Destination): 1.239ns (routing 0.654ns, distribution 0.585ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ring_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y72         BUFGCE                       0.000     0.000 r  ring_gen[1].ring_bufg/O
                         net (fo=121, routed)         1.236     1.236    ring_clk[1]
    SLICE_X84Y155        FDRE                                         r  jitter_gen[1].jitter_srl_sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock master_ring_pll_clk_master_ring_pll_220m rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y73         BUFGCE                       0.000     0.000 r  ring_gen[0].ring_bufg/O
                         net (fo=593, routed)         1.340     1.340    master_ring_pll_220m_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.550    -0.210 r  master_ring_pll_220m_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -0.044    master_ring_pll_220m_0/inst/master_ring_pll_clk_master_ring_pll_220m
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.025 r  master_ring_pll_220m_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=2354, routed)        1.239     1.214    master_ring_pll_clk
    SLICE_X84Y155        FDRE                                         r  jitter_gen[1].jitter_srl_sync_reg[1]/C

Slack:                    inf
  Source:                 ring_gen[0].ring_bufg/O
                            (clock source 'ring_clk'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            jitter_gen[0].jitter_srl_sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by master_ring_pll_clk_master_ring_pll_220m  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.286ns  (logic 0.000ns (0.000%)  route 1.286ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.119ns
  Clock Net Delay (Destination): 1.246ns (routing 0.654ns, distribution 0.592ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ring_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y73         BUFGCE                       0.000     0.000 r  ring_gen[0].ring_bufg/O
                         net (fo=593, routed)         1.286     1.286    ring_clk[0]
    SLICE_X82Y162        FDRE                                         r  jitter_gen[0].jitter_srl_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock master_ring_pll_clk_master_ring_pll_220m rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y73         BUFGCE                       0.000     0.000 r  ring_gen[0].ring_bufg/O
                         net (fo=593, routed)         1.340     1.340    master_ring_pll_220m_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.550    -0.210 r  master_ring_pll_220m_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -0.044    master_ring_pll_220m_0/inst/master_ring_pll_clk_master_ring_pll_220m
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.025 r  master_ring_pll_220m_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=2354, routed)        1.246     1.221    master_ring_pll_clk
    SLICE_X82Y162        FDRE                                         r  jitter_gen[0].jitter_srl_sync_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk100_clk_200_to_100
  To Clock:  ring_clk

Max Delay             3 Endpoints
Min Delay            46 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 raw_sample_vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            raw_sample_enable_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by ring_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.243ns  (logic 0.079ns (3.522%)  route 2.164ns (96.478%))
  Logic Levels:           0  
  Clock Path Skew:        2.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.929ns
    Source Clock Delay      (SCD):    -0.363ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      3.063ns (routing 1.503ns, distribution 1.560ns)
  Clock Net Delay (Destination): 1.929ns (routing 0.844ns, distribution 1.085ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.936    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.635    -3.699 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    -3.454    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -3.426 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        3.063    -0.363    raw_sample_vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X81Y120        FDSE                                         r  raw_sample_vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y120        FDSE (Prop_HFF_SLICEL_C_Q)
                                                      0.079    -0.284 r  raw_sample_vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=3, routed)           2.164     1.880    raw_sample_enable
    SLICE_X48Y258        FDRE                                         r  raw_sample_enable_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ring_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y73         BUFGCE                       0.000     0.000 r  ring_gen[0].ring_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         1.929     1.929    ring_clk[0]
    SLICE_X48Y258        FDRE                                         r  raw_sample_enable_sync_reg/C

Slack:                    inf
  Source:                 clk_100_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            ring_gen[0].flag_1mhz_sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ring_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.447ns  (logic 0.079ns (17.673%)  route 0.368ns (82.327%))
  Logic Levels:           0  
  Clock Path Skew:        2.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    -0.427ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.999ns (routing 1.503ns, distribution 1.496ns)
  Clock Net Delay (Destination): 2.014ns (routing 0.844ns, distribution 1.170ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.936    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.635    -3.699 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    -3.454    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -3.426 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        2.999    -0.427    clk_100
    SLICE_X69Y106        FDRE                                         r  clk_100_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y106        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079    -0.348 r  clk_100_ce_reg/Q
                         net (fo=2, routed)           0.368     0.020    clk_100_ce_reg_n_0
    SLICE_X68Y112        FDRE                                         r  ring_gen[0].flag_1mhz_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ring_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y73         BUFGCE                       0.000     0.000 r  ring_gen[0].ring_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         2.014     2.014    ring_clk[0]
    SLICE_X68Y112        FDRE                                         r  ring_gen[0].flag_1mhz_sync_reg[0]/C

Slack:                    inf
  Source:                 clk_100_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            ring_gen[1].flag_1mhz_sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ring_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.431ns  (logic 0.079ns (18.329%)  route 0.352ns (81.671%))
  Logic Levels:           0  
  Clock Path Skew:        2.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.873ns
    Source Clock Delay      (SCD):    -0.427ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.999ns (routing 1.503ns, distribution 1.496ns)
  Clock Net Delay (Destination): 1.873ns (routing 0.990ns, distribution 0.883ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.936    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.635    -3.699 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    -3.454    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -3.426 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        2.999    -0.427    clk_100
    SLICE_X69Y106        FDRE                                         r  clk_100_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y106        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079    -0.348 r  clk_100_ce_reg/Q
                         net (fo=2, routed)           0.352     0.004    clk_100_ce_reg_n_0
    SLICE_X69Y96         FDRE                                         r  ring_gen[1].flag_1mhz_sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ring_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y72         BUFGCE                       0.000     0.000 r  ring_gen[1].ring_bufg/O
    X2Y2 (CLOCK_ROOT)    net (fo=121, routed)         1.873     1.873    ring_clk[1]
    SLICE_X69Y96         FDRE                                         r  ring_gen[1].flag_1mhz_sync_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by ring_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.165ns  (logic 0.058ns (35.152%)  route 0.107ns (64.848%))
  Logic Levels:           0  
  Clock Path Skew:        2.872ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.148ns
    Source Clock Delay      (SCD):    -0.724ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.601ns (routing 1.367ns, distribution 1.234ns)
  Clock Net Delay (Destination): 2.148ns (routing 0.922ns, distribution 1.226ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.778    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.342    -3.564 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    -3.349    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -3.325 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        2.601    -0.724    raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X43Y257        FDRE                                         r  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y257        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058    -0.666 r  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/Q
                         net (fo=1, routed)           0.107    -0.559    raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[11]
    SLICE_X43Y257        FDRE                                         r  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ring_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y73         BUFGCE                       0.000     0.000 r  ring_gen[0].ring_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         2.148     2.148    raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X43Y257        FDRE                                         r  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/C

Slack:                    inf
  Source:                 raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by ring_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.166ns  (logic 0.058ns (34.940%)  route 0.108ns (65.060%))
  Logic Levels:           0  
  Clock Path Skew:        2.873ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.151ns
    Source Clock Delay      (SCD):    -0.722ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.603ns (routing 1.367ns, distribution 1.236ns)
  Clock Net Delay (Destination): 2.151ns (routing 0.922ns, distribution 1.229ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.778    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.342    -3.564 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    -3.349    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -3.325 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        2.603    -0.722    raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X43Y254        FDRE                                         r  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y254        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058    -0.664 r  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.108    -0.556    raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[10]
    SLICE_X43Y254        FDRE                                         r  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ring_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y73         BUFGCE                       0.000     0.000 r  ring_gen[0].ring_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         2.151     2.151    raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X43Y254        FDRE                                         r  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C

Slack:                    inf
  Source:                 raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by ring_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.169ns  (logic 0.059ns (34.911%)  route 0.110ns (65.089%))
  Logic Levels:           0  
  Clock Path Skew:        2.871ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.152ns
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.606ns (routing 1.367ns, distribution 1.239ns)
  Clock Net Delay (Destination): 2.152ns (routing 0.922ns, distribution 1.230ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.778    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.342    -3.564 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    -3.349    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -3.325 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        2.606    -0.719    raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X45Y257        FDRE                                         r  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y257        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059    -0.660 r  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.110    -0.550    raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X45Y257        FDRE                                         r  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ring_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y73         BUFGCE                       0.000     0.000 r  ring_gen[0].ring_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         2.152     2.152    raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X45Y257        FDRE                                         r  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C

Slack:                    inf
  Source:                 raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][18]/D
                            (rising edge-triggered cell FDRE clocked by ring_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.179ns  (logic 0.058ns (32.402%)  route 0.121ns (67.598%))
  Logic Levels:           0  
  Clock Path Skew:        2.898ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.171ns
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.598ns (routing 1.367ns, distribution 1.231ns)
  Clock Net Delay (Destination): 2.171ns (routing 0.922ns, distribution 1.249ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.778    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.342    -3.564 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    -3.349    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -3.325 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        2.598    -0.727    raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X44Y261        FDRE                                         r  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y261        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.058    -0.669 r  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[18]/Q
                         net (fo=1, routed)           0.121    -0.548    raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[18]
    SLICE_X44Y261        FDRE                                         r  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ring_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y73         BUFGCE                       0.000     0.000 r  ring_gen[0].ring_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         2.171     2.171    raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X44Y261        FDRE                                         r  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][18]/C

Slack:                    inf
  Source:                 raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by ring_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.180ns  (logic 0.059ns (32.778%)  route 0.121ns (67.222%))
  Logic Levels:           0  
  Clock Path Skew:        2.874ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.147ns
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.598ns (routing 1.367ns, distribution 1.231ns)
  Clock Net Delay (Destination): 2.147ns (routing 0.922ns, distribution 1.225ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.778    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.342    -3.564 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    -3.349    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -3.325 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        2.598    -0.727    raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X43Y259        FDRE                                         r  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y259        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.059    -0.668 r  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.121    -0.547    raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X43Y259        FDRE                                         r  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ring_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y73         BUFGCE                       0.000     0.000 r  ring_gen[0].ring_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         2.147     2.147    raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X43Y259        FDRE                                         r  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C

Slack:                    inf
  Source:                 raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by ring_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.180ns  (logic 0.059ns (32.778%)  route 0.121ns (67.222%))
  Logic Levels:           0  
  Clock Path Skew:        2.875ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.154ns
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.604ns (routing 1.367ns, distribution 1.237ns)
  Clock Net Delay (Destination): 2.154ns (routing 0.922ns, distribution 1.232ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.778    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.342    -3.564 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    -3.349    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -3.325 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        2.604    -0.721    raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X46Y257        FDRE                                         r  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y257        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.059    -0.662 r  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.121    -0.541    raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X46Y257        FDRE                                         r  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ring_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y73         BUFGCE                       0.000     0.000 r  ring_gen[0].ring_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         2.154     2.154    raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X46Y257        FDRE                                         r  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C

Slack:                    inf
  Source:                 raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][17]/D
                            (rising edge-triggered cell FDRE clocked by ring_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.188ns  (logic 0.059ns (31.383%)  route 0.129ns (68.617%))
  Logic Levels:           0  
  Clock Path Skew:        2.875ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.147ns
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.597ns (routing 1.367ns, distribution 1.230ns)
  Clock Net Delay (Destination): 2.147ns (routing 0.922ns, distribution 1.225ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.778    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.342    -3.564 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    -3.349    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -3.325 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        2.597    -0.728    raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X44Y262        FDRE                                         r  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y262        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.059    -0.669 r  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[17]/Q
                         net (fo=1, routed)           0.129    -0.540    raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[17]
    SLICE_X44Y262        FDRE                                         r  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ring_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y73         BUFGCE                       0.000     0.000 r  ring_gen[0].ring_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         2.147     2.147    raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X44Y262        FDRE                                         r  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][17]/C

Slack:                    inf
  Source:                 raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][14]/D
                            (rising edge-triggered cell FDRE clocked by ring_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.190ns  (logic 0.058ns (30.526%)  route 0.132ns (69.474%))
  Logic Levels:           0  
  Clock Path Skew:        2.887ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.160ns
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.598ns (routing 1.367ns, distribution 1.231ns)
  Clock Net Delay (Destination): 2.160ns (routing 0.922ns, distribution 1.238ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.778    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.342    -3.564 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    -3.349    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -3.325 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        2.598    -0.727    raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X44Y261        FDRE                                         r  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y261        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058    -0.669 r  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[14]/Q
                         net (fo=1, routed)           0.132    -0.537    raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[14]
    SLICE_X45Y261        FDRE                                         r  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ring_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y73         BUFGCE                       0.000     0.000 r  ring_gen[0].ring_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         2.160     2.160    raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X45Y261        FDRE                                         r  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][14]/C

Slack:                    inf
  Source:                 ring_gen[1].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            ring_gen[1].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by ring_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.122ns  (logic 0.059ns (48.361%)  route 0.063ns (51.639%))
  Logic Levels:           0  
  Clock Path Skew:        2.760ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.668ns (routing 1.367ns, distribution 1.301ns)
  Clock Net Delay (Destination): 2.103ns (routing 1.087ns, distribution 1.016ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.778    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.342    -3.564 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    -3.349    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -3.325 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        2.668    -0.657    ring_gen[1].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X75Y87         FDRE                                         r  ring_gen[1].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y87         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.059    -0.598 r  ring_gen[1].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.063    -0.535    ring_gen[1].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[8]
    SLICE_X75Y86         FDRE                                         r  ring_gen[1].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ring_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y72         BUFGCE                       0.000     0.000 r  ring_gen[1].ring_bufg/O
    X2Y2 (CLOCK_ROOT)    net (fo=121, routed)         2.103     2.103    ring_gen[1].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X75Y86         FDRE                                         r  ring_gen[1].ring_counter_fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C

Slack:                    inf
  Source:                 raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by ring_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.195ns  (logic 0.058ns (29.744%)  route 0.137ns (70.256%))
  Logic Levels:           0  
  Clock Path Skew:        2.871ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.152ns
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.606ns (routing 1.367ns, distribution 1.239ns)
  Clock Net Delay (Destination): 2.152ns (routing 0.922ns, distribution 1.230ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.778    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.342    -3.564 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    -3.349    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -3.325 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        2.606    -0.719    raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X45Y257        FDRE                                         r  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y257        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058    -0.661 r  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.137    -0.524    raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X45Y257        FDRE                                         r  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ring_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y73         BUFGCE                       0.000     0.000 r  ring_gen[0].ring_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         2.152     2.152    raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X45Y257        FDRE                                         r  raw_sample_fifo_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ring_clk
  To Clock:  ring_clk

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ring_gen[1].ring_bufg/O
                            (clock source 'ring_clk'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ring_gen[1].ring_sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ring_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.316ns  (logic 0.122ns (5.268%)  route 2.194ns (94.732%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.999ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns = ( 2.500 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.062ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.999ns (routing 0.844ns, distribution 1.155ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ring_clk fall edge)
                                                      2.500     2.500 f  
    BUFGCE_X0Y72         BUFGCE                       0.000     2.500 f  ring_gen[1].ring_bufg/O
                         net (fo=121, routed)         2.122     4.622    ring_clk[1]
    SLICE_X67Y112        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.122     4.744 f  ring_gen[1].ring_sync[1]_i_1/O
                         net (fo=1, routed)           0.072     4.816    ring_gen[1].ring_sync[1]_i_1_n_0
    SLICE_X67Y112        FDRE                                         f  ring_gen[1].ring_sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ring_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y73         BUFGCE                       0.000     0.000 r  ring_gen[0].ring_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         1.999     1.999    ring_clk[0]
    SLICE_X67Y112        FDRE                                         r  ring_gen[1].ring_sync_reg[1]/C

Slack:                    inf
  Source:                 ring_gen[1].ring_bufg/O
                            (clock source 'ring_clk'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            raw_sample_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by ring_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.313ns  (logic 0.000ns (0.000%)  route 2.313ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    0.000ns = ( 2.500 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.062ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.942ns (routing 0.844ns, distribution 1.098ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ring_clk fall edge)
                                                      2.500     2.500 f  
    BUFGCE_X0Y72         BUFGCE                       0.000     2.500 f  ring_gen[1].ring_bufg/O
                         net (fo=121, routed)         2.313     4.813    ring_clk[1]
    SLICE_X50Y261        FDRE                                         f  raw_sample_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ring_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y73         BUFGCE                       0.000     0.000 r  ring_gen[0].ring_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         1.942     1.942    ring_clk[0]
    SLICE_X50Y261        FDRE                                         r  raw_sample_sync_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ring_gen[1].ring_bufg/O
                            (clock source 'ring_clk'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            raw_sample_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by ring_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.238ns  (logic 0.000ns (0.000%)  route 1.238ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.330ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.062ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.330ns (routing 0.552ns, distribution 0.778ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ring_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y72         BUFGCE                       0.000     0.000 r  ring_gen[1].ring_bufg/O
                         net (fo=121, routed)         1.238     1.238    ring_clk[1]
    SLICE_X50Y261        FDRE                                         r  raw_sample_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ring_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y73         BUFGCE                       0.000     0.000 r  ring_gen[0].ring_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         1.330     1.330    ring_clk[0]
    SLICE_X50Y261        FDRE                                         r  raw_sample_sync_reg/C

Slack:                    inf
  Source:                 ring_gen[1].ring_bufg/O
                            (clock source 'ring_clk'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ring_gen[1].ring_sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ring_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.245ns  (logic 0.050ns (4.016%)  route 1.195ns (95.984%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.384ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.384ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.062ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.384ns (routing 0.552ns, distribution 0.832ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ring_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y72         BUFGCE                       0.000     0.000 r  ring_gen[1].ring_bufg/O
                         net (fo=121, routed)         1.169     1.169    ring_clk[1]
    SLICE_X67Y112        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.050     1.219 r  ring_gen[1].ring_sync[1]_i_1/O
                         net (fo=1, routed)           0.026     1.245    ring_gen[1].ring_sync[1]_i_1_n_0
    SLICE_X67Y112        FDRE                                         r  ring_gen[1].ring_sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ring_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y73         BUFGCE                       0.000     0.000 r  ring_gen[0].ring_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         1.384     1.384    ring_clk[0]
    SLICE_X67Y112        FDRE                                         r  ring_gen[1].ring_sync_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk100_clk_200_to_100
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 o_uart_tx_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            o_uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.439ns  (logic 2.381ns (53.642%)  route 2.058ns (46.358%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      2.904ns (routing 1.503ns, distribution 1.401ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.936    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.635    -3.699 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    -3.454    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -3.426 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        2.904    -0.522    clk_100
    SLICE_X36Y259        FDRE                                         r  o_uart_tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y259        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079    -0.443 r  o_uart_tx_reg/Q
                         net (fo=1, routed)           2.058     1.615    o_uart_tx_OBUF
    E13                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.302     3.918 r  o_uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     3.918    o_uart_tx
    E13                                                               r  o_uart_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 o_uart_tx_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            o_uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.117ns  (logic 1.084ns (51.213%)  route 1.033ns (48.787%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.589ns (routing 0.816ns, distribution 0.773ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.249 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.289    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.289 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.492    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.768    -2.276 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146    -2.130    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -2.113 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        1.589    -0.524    clk_100
    SLICE_X36Y259        FDRE                                         r  o_uart_tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y259        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039    -0.485 r  o_uart_tx_reg/Q
                         net (fo=1, routed)           1.033     0.548    o_uart_tx_OBUF
    E13                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.045     1.593 r  o_uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.593    o_uart_tx
    E13                                                               r  o_uart_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ring_clk
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 raw_sample_capture_reg/C
                            (rising edge-triggered cell FDRE clocked by ring_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            o_raw_sample_capture_led
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.169ns  (logic 2.934ns (47.564%)  route 3.235ns (52.436%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.062ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      2.141ns (routing 0.922ns, distribution 1.219ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ring_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y73         BUFGCE                       0.000     0.000 r  ring_gen[0].ring_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         2.141     2.141    ring_clk[0]
    SLICE_X35Y258        FDRE                                         r  raw_sample_capture_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y258        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     2.221 r  raw_sample_capture_reg/Q
                         net (fo=6, routed)           0.474     2.695    raw_sample_capture
    SLICE_X48Y258        LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.068     2.763 r  o_raw_sample_capture_led_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.761     5.524    o_raw_sample_capture_led_OBUF
    AF13                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.786     8.310 r  o_raw_sample_capture_led_OBUF_inst/O
                         net (fo=0)                   0.000     8.310    o_raw_sample_capture_led
    AF13                                                              r  o_raw_sample_capture_led (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 o_random_bit_reg/C
                            (rising edge-triggered cell FDRE clocked by ring_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            o_random_bit
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.624ns  (logic 2.864ns (61.940%)  route 1.760ns (38.060%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.062ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      2.259ns (routing 0.922ns, distribution 1.337ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ring_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y73         BUFGCE                       0.000     0.000 r  ring_gen[0].ring_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         2.259     2.259    ring_clk[0]
    SLICE_X68Y112        FDRE                                         r  o_random_bit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y112        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.338 r  o_random_bit_reg/Q
                         net (fo=1, routed)           1.760     4.098    o_random_bit_OBUF
    AG14                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.785     6.883 r  o_random_bit_OBUF_inst/O
                         net (fo=0)                   0.000     6.883    o_random_bit
    AG14                                                              r  o_random_bit (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 o_random_bit_reg/C
                            (rising edge-triggered cell FDRE clocked by ring_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            o_random_bit
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.387ns  (logic 1.480ns (62.010%)  route 0.907ns (37.990%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.062ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.238ns (routing 0.501ns, distribution 0.737ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ring_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y73         BUFGCE                       0.000     0.000 r  ring_gen[0].ring_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         1.238     1.238    ring_clk[0]
    SLICE_X68Y112        FDRE                                         r  o_random_bit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y112        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.277 r  o_random_bit_reg/Q
                         net (fo=1, routed)           0.907     2.184    o_random_bit_OBUF
    AG14                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.441     3.625 r  o_random_bit_OBUF_inst/O
                         net (fo=0)                   0.000     3.625    o_random_bit
    AG14                                                              r  o_random_bit (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 raw_sample_enable_q_reg/C
                            (rising edge-triggered cell FDRE clocked by ring_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            o_raw_sample_capture_led
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.983ns  (logic 1.530ns (51.284%)  route 1.453ns (48.716%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.062ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.179ns (routing 0.501ns, distribution 0.678ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ring_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y73         BUFGCE                       0.000     0.000 r  ring_gen[0].ring_bufg/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         1.179     1.179    ring_clk[0]
    SLICE_X48Y258        FDRE                                         r  raw_sample_enable_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y258        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.218 r  raw_sample_enable_q_reg/Q
                         net (fo=4, routed)           0.057     1.275    raw_sample_enable_q
    SLICE_X48Y258        LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.048     1.323 r  o_raw_sample_capture_led_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.396     2.719    o_raw_sample_capture_led_OBUF
    AF13                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.443     4.162 r  o_raw_sample_capture_led_OBUF_inst/O
                         net (fo=0)                   0.000     4.162    o_raw_sample_capture_led
    AF13                                                              r  o_raw_sample_capture_led (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk100_clk_200_to_100

Max Delay           126 Endpoints
Min Delay           126 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 master_ring_pll_220m_0/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            master_ring_pll_ps_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.884ns  (logic 0.037ns (1.964%)  route 1.847ns (98.036%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Destination): 2.758ns (routing 1.367ns, distribution 1.391ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV                   0.000     0.000 r  master_ring_pll_220m_0/inst/mmcme4_adv_inst/LOCKED
                         net (fo=4, routed)           1.336     1.336    master_ring_pll_clk_locked_slv
    SLICE_X82Y131        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.037     1.373 r  master_ring_pll_ps_count[7]_i_1/O
                         net (fo=8, routed)           0.511     1.884    master_ring_pll_ps_count[7]_i_1_n_0
    SLICE_X83Y127        FDRE                                         r  master_ring_pll_ps_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.778    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.342    -3.564 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    -3.349    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -3.325 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        2.758    -0.567    clk_100
    SLICE_X83Y127        FDRE                                         r  master_ring_pll_ps_count_reg[0]/C

Slack:                    inf
  Source:                 master_ring_pll_220m_0/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            master_ring_pll_ps_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.884ns  (logic 0.037ns (1.964%)  route 1.847ns (98.036%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Destination): 2.758ns (routing 1.367ns, distribution 1.391ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV                   0.000     0.000 r  master_ring_pll_220m_0/inst/mmcme4_adv_inst/LOCKED
                         net (fo=4, routed)           1.336     1.336    master_ring_pll_clk_locked_slv
    SLICE_X82Y131        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.037     1.373 r  master_ring_pll_ps_count[7]_i_1/O
                         net (fo=8, routed)           0.511     1.884    master_ring_pll_ps_count[7]_i_1_n_0
    SLICE_X83Y127        FDRE                                         r  master_ring_pll_ps_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.778    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.342    -3.564 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    -3.349    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -3.325 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        2.758    -0.567    clk_100
    SLICE_X83Y127        FDRE                                         r  master_ring_pll_ps_count_reg[3]/C

Slack:                    inf
  Source:                 master_ring_pll_220m_0/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            master_ring_pll_ps_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.884ns  (logic 0.037ns (1.964%)  route 1.847ns (98.036%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Destination): 2.758ns (routing 1.367ns, distribution 1.391ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV                   0.000     0.000 r  master_ring_pll_220m_0/inst/mmcme4_adv_inst/LOCKED
                         net (fo=4, routed)           1.336     1.336    master_ring_pll_clk_locked_slv
    SLICE_X82Y131        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.037     1.373 r  master_ring_pll_ps_count[7]_i_1/O
                         net (fo=8, routed)           0.511     1.884    master_ring_pll_ps_count[7]_i_1_n_0
    SLICE_X83Y127        FDRE                                         r  master_ring_pll_ps_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.778    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.342    -3.564 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    -3.349    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -3.325 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        2.758    -0.567    clk_100
    SLICE_X83Y127        FDRE                                         r  master_ring_pll_ps_count_reg[4]/C

Slack:                    inf
  Source:                 master_ring_pll_220m_0/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            master_ring_pll_ps_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.884ns  (logic 0.037ns (1.964%)  route 1.847ns (98.036%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Destination): 2.758ns (routing 1.367ns, distribution 1.391ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV                   0.000     0.000 r  master_ring_pll_220m_0/inst/mmcme4_adv_inst/LOCKED
                         net (fo=4, routed)           1.336     1.336    master_ring_pll_clk_locked_slv
    SLICE_X82Y131        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.037     1.373 r  master_ring_pll_ps_count[7]_i_1/O
                         net (fo=8, routed)           0.511     1.884    master_ring_pll_ps_count[7]_i_1_n_0
    SLICE_X83Y127        FDRE                                         r  master_ring_pll_ps_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.778    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.342    -3.564 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    -3.349    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -3.325 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        2.758    -0.567    clk_100
    SLICE_X83Y127        FDRE                                         r  master_ring_pll_ps_count_reg[5]/C

Slack:                    inf
  Source:                 master_ring_pll_220m_0/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            master_ring_pll_ps_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.884ns  (logic 0.037ns (1.964%)  route 1.847ns (98.036%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Destination): 2.758ns (routing 1.367ns, distribution 1.391ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV                   0.000     0.000 r  master_ring_pll_220m_0/inst/mmcme4_adv_inst/LOCKED
                         net (fo=4, routed)           1.336     1.336    master_ring_pll_clk_locked_slv
    SLICE_X82Y131        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.037     1.373 r  master_ring_pll_ps_count[7]_i_1/O
                         net (fo=8, routed)           0.511     1.884    master_ring_pll_ps_count[7]_i_1_n_0
    SLICE_X83Y127        FDRE                                         r  master_ring_pll_ps_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.778    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.342    -3.564 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    -3.349    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -3.325 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        2.758    -0.567    clk_100
    SLICE_X83Y127        FDRE                                         r  master_ring_pll_ps_count_reg[6]/C

Slack:                    inf
  Source:                 master_ring_pll_220m_0/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            master_ring_pll_ps_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.884ns  (logic 0.037ns (1.964%)  route 1.847ns (98.036%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Destination): 2.758ns (routing 1.367ns, distribution 1.391ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV                   0.000     0.000 r  master_ring_pll_220m_0/inst/mmcme4_adv_inst/LOCKED
                         net (fo=4, routed)           1.336     1.336    master_ring_pll_clk_locked_slv
    SLICE_X82Y131        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.037     1.373 r  master_ring_pll_ps_count[7]_i_1/O
                         net (fo=8, routed)           0.511     1.884    master_ring_pll_ps_count[7]_i_1_n_0
    SLICE_X83Y127        FDRE                                         r  master_ring_pll_ps_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.778    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.342    -3.564 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    -3.349    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -3.325 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        2.758    -0.567    clk_100
    SLICE_X83Y127        FDRE                                         r  master_ring_pll_ps_count_reg[7]/C

Slack:                    inf
  Source:                 clk_200_to_100_0/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            dna_id_reg[42]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.801ns  (logic 0.000ns (0.000%)  route 1.801ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Destination): 2.682ns (routing 1.367ns, distribution 1.315ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y0            MMCME4_ADV                   0.000     0.000 f  clk_200_to_100_0/inst/mmcme4_adv_inst/LOCKED
                         net (fo=109, routed)         1.801     1.801    clk_100_locked
    SLICE_X76Y101        FDRE                                         r  dna_id_reg[42]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.778    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.342    -3.564 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    -3.349    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -3.325 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        2.682    -0.643    clk_100
    SLICE_X76Y101        FDRE                                         r  dna_id_reg[42]/C

Slack:                    inf
  Source:                 clk_200_to_100_0/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            dna_id_reg[43]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.801ns  (logic 0.000ns (0.000%)  route 1.801ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Destination): 2.682ns (routing 1.367ns, distribution 1.315ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y0            MMCME4_ADV                   0.000     0.000 f  clk_200_to_100_0/inst/mmcme4_adv_inst/LOCKED
                         net (fo=109, routed)         1.801     1.801    clk_100_locked
    SLICE_X76Y101        FDRE                                         r  dna_id_reg[43]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.778    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.342    -3.564 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    -3.349    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -3.325 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        2.682    -0.643    clk_100
    SLICE_X76Y101        FDRE                                         r  dna_id_reg[43]/C

Slack:                    inf
  Source:                 clk_200_to_100_0/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            dna_id_reg[58]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.801ns  (logic 0.000ns (0.000%)  route 1.801ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Destination): 2.682ns (routing 1.367ns, distribution 1.315ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y0            MMCME4_ADV                   0.000     0.000 f  clk_200_to_100_0/inst/mmcme4_adv_inst/LOCKED
                         net (fo=109, routed)         1.801     1.801    clk_100_locked
    SLICE_X76Y101        FDRE                                         r  dna_id_reg[58]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.778    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.342    -3.564 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    -3.349    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -3.325 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        2.682    -0.643    clk_100
    SLICE_X76Y101        FDRE                                         r  dna_id_reg[58]/C

Slack:                    inf
  Source:                 clk_200_to_100_0/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            dna_id_reg[59]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.801ns  (logic 0.000ns (0.000%)  route 1.801ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Destination): 2.682ns (routing 1.367ns, distribution 1.315ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y0            MMCME4_ADV                   0.000     0.000 f  clk_200_to_100_0/inst/mmcme4_adv_inst/LOCKED
                         net (fo=109, routed)         1.801     1.801    clk_100_locked
    SLICE_X76Y101        FDRE                                         r  dna_id_reg[59]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.778    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -4.342    -3.564 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    -3.349    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -3.325 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        2.682    -0.643    clk_100
    SLICE_X76Y101        FDRE                                         r  dna_id_reg[59]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_200_to_100_0/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            dna_id_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.644ns  (logic 0.000ns (0.000%)  route 0.644ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Destination): 1.877ns (routing 0.912ns, distribution 0.965ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y0            MMCME4_ADV                   0.000     0.000 f  clk_200_to_100_0/inst/mmcme4_adv_inst/LOCKED
                         net (fo=109, routed)         0.644     0.644    clk_100_locked
    SLICE_X81Y92         FDRE                                         r  dna_id_reg[22]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.346 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.396    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.396 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.626    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.950    -2.324 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -2.158    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -2.139 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        1.877    -0.262    clk_100
    SLICE_X81Y92         FDRE                                         r  dna_id_reg[22]/C

Slack:                    inf
  Source:                 clk_200_to_100_0/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            dna_id_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.644ns  (logic 0.000ns (0.000%)  route 0.644ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Destination): 1.877ns (routing 0.912ns, distribution 0.965ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y0            MMCME4_ADV                   0.000     0.000 f  clk_200_to_100_0/inst/mmcme4_adv_inst/LOCKED
                         net (fo=109, routed)         0.644     0.644    clk_100_locked
    SLICE_X81Y92         FDRE                                         r  dna_id_reg[6]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.346 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.396    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.396 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.626    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.950    -2.324 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -2.158    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -2.139 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        1.877    -0.262    clk_100
    SLICE_X81Y92         FDRE                                         r  dna_id_reg[6]/C

Slack:                    inf
  Source:                 clk_200_to_100_0/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            dna_id_reg[70]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.644ns  (logic 0.000ns (0.000%)  route 0.644ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Destination): 1.877ns (routing 0.912ns, distribution 0.965ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y0            MMCME4_ADV                   0.000     0.000 f  clk_200_to_100_0/inst/mmcme4_adv_inst/LOCKED
                         net (fo=109, routed)         0.644     0.644    clk_100_locked
    SLICE_X81Y92         FDRE                                         r  dna_id_reg[70]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.346 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.396    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.396 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.626    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.950    -2.324 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -2.158    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -2.139 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        1.877    -0.262    clk_100
    SLICE_X81Y92         FDRE                                         r  dna_id_reg[70]/C

Slack:                    inf
  Source:                 clk_200_to_100_0/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            dna_id_reg[86]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.644ns  (logic 0.000ns (0.000%)  route 0.644ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Destination): 1.877ns (routing 0.912ns, distribution 0.965ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y0            MMCME4_ADV                   0.000     0.000 f  clk_200_to_100_0/inst/mmcme4_adv_inst/LOCKED
                         net (fo=109, routed)         0.644     0.644    clk_100_locked
    SLICE_X81Y92         FDRE                                         r  dna_id_reg[86]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.346 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.396    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.396 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.626    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.950    -2.324 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -2.158    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -2.139 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        1.877    -0.262    clk_100
    SLICE_X81Y92         FDRE                                         r  dna_id_reg[86]/C

Slack:                    inf
  Source:                 master_ring_pll_220m_0/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            jitter_vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[288]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.698ns  (logic 0.000ns (0.000%)  route 0.698ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Destination): 1.888ns (routing 0.912ns, distribution 0.976ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV                   0.000     0.000 r  master_ring_pll_220m_0/inst/mmcme4_adv_inst/LOCKED
                         net (fo=4, routed)           0.698     0.698    jitter_vio_0/inst/PROBE_IN_INST/D[288]
    SLICE_X82Y133        FDRE                                         r  jitter_vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[288]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.346 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.396    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.396 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.626    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.950    -2.324 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -2.158    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -2.139 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        1.888    -0.251    jitter_vio_0/inst/PROBE_IN_INST/clk
    SLICE_X82Y133        FDRE                                         r  jitter_vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[288]/C

Slack:                    inf
  Source:                 clk_200_to_100_0/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            dna_id_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.769ns  (logic 0.000ns (0.000%)  route 0.769ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Destination): 1.882ns (routing 0.912ns, distribution 0.970ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y0            MMCME4_ADV                   0.000     0.000 f  clk_200_to_100_0/inst/mmcme4_adv_inst/LOCKED
                         net (fo=109, routed)         0.769     0.769    clk_100_locked
    SLICE_X78Y95         FDRE                                         r  dna_id_reg[0]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.346 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.396    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.396 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.626    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.950    -2.324 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -2.158    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -2.139 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        1.882    -0.257    clk_100
    SLICE_X78Y95         FDRE                                         r  dna_id_reg[0]/C

Slack:                    inf
  Source:                 clk_200_to_100_0/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            dna_id_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.769ns  (logic 0.000ns (0.000%)  route 0.769ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Destination): 1.882ns (routing 0.912ns, distribution 0.970ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y0            MMCME4_ADV                   0.000     0.000 f  clk_200_to_100_0/inst/mmcme4_adv_inst/LOCKED
                         net (fo=109, routed)         0.769     0.769    clk_100_locked
    SLICE_X78Y95         FDRE                                         r  dna_id_reg[16]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.346 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.396    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.396 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.626    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.950    -2.324 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -2.158    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -2.139 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        1.882    -0.257    clk_100
    SLICE_X78Y95         FDRE                                         r  dna_id_reg[16]/C

Slack:                    inf
  Source:                 clk_200_to_100_0/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            dna_id_reg[32]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.769ns  (logic 0.000ns (0.000%)  route 0.769ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Destination): 1.882ns (routing 0.912ns, distribution 0.970ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y0            MMCME4_ADV                   0.000     0.000 f  clk_200_to_100_0/inst/mmcme4_adv_inst/LOCKED
                         net (fo=109, routed)         0.769     0.769    clk_100_locked
    SLICE_X78Y95         FDRE                                         r  dna_id_reg[32]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.346 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.396    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.396 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.626    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.950    -2.324 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -2.158    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -2.139 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        1.882    -0.257    clk_100
    SLICE_X78Y95         FDRE                                         r  dna_id_reg[32]/C

Slack:                    inf
  Source:                 clk_200_to_100_0/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            dna_id_reg[48]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.769ns  (logic 0.000ns (0.000%)  route 0.769ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Destination): 1.882ns (routing 0.912ns, distribution 0.970ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y0            MMCME4_ADV                   0.000     0.000 f  clk_200_to_100_0/inst/mmcme4_adv_inst/LOCKED
                         net (fo=109, routed)         0.769     0.769    clk_100_locked
    SLICE_X78Y95         FDRE                                         r  dna_id_reg[48]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.346 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.396    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.396 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.626    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.950    -2.324 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -2.158    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -2.139 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        1.882    -0.257    clk_100
    SLICE_X78Y95         FDRE                                         r  dna_id_reg[48]/C

Slack:                    inf
  Source:                 clk_200_to_100_0/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            dna_id_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_200_to_100  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.771ns  (logic 0.000ns (0.000%)  route 0.771ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Destination): 1.881ns (routing 0.912ns, distribution 0.969ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y0            MMCME4_ADV                   0.000     0.000 f  clk_200_to_100_0/inst/mmcme4_adv_inst/LOCKED
                         net (fo=109, routed)         0.771     0.771    clk_100_locked
    SLICE_X78Y93         FDRE                                         r  dna_id_reg[4]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_200_to_100 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_200_dp (IN)
                         net (fo=0)                   0.000     0.000    clk_200_to_100_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.346 r  clk_200_to_100_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.396    clk_200_to_100_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.396 r  clk_200_to_100_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.626    clk_200_to_100_0/inst/clk_in1_clk_200_to_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.950    -2.324 r  clk_200_to_100_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -2.158    clk_200_to_100_0/inst/clk100_clk_200_to_100
    BUFGCE_X0Y10         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -2.139 r  clk_200_to_100_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=5469, routed)        1.881    -0.258    clk_100
    SLICE_X78Y93         FDRE                                         r  dna_id_reg[4]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.941ns  (logic 4.423ns (89.516%)  route 0.518ns (10.484%))
  Logic Levels:           2  (BSCANE2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.715ns (routing 0.001ns, distribution 0.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.472     4.772    dbg_hub/inst/BSCANID.u_xsdbm_id/TDI
    SLICE_X83Y107        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.123     4.895 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[31]_i_1/O
                         net (fo=1, routed)           0.046     4.941    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[31]
    SLICE_X83Y107        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.680     1.145    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.715     1.884    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X83Y107        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.806ns  (logic 4.300ns (89.471%)  route 0.506ns (10.529%))
  Logic Levels:           1  (BSCANE2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.702ns (routing 0.001ns, distribution 0.701ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.506     4.806    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/out
    SLICE_X84Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.680     1.145    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.702     1.871    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/m_bscan_tck[0]
    SLICE_X84Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.785ns  (logic 4.450ns (92.999%)  route 0.335ns (7.001%))
  Logic Levels:           2  (BSCANE2=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.700ns (routing 0.001ns, distribution 0.699ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.282     4.582    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdi
    SLICE_X85Y102        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.150     4.732 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_2/O
                         net (fo=1, routed)           0.053     4.785    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_2_n_0
    SLICE_X85Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.680     1.145    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.700     1.869    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.758ns  (logic 4.425ns (93.001%)  route 0.333ns (6.999%))
  Logic Levels:           2  (BSCANE2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.702ns (routing 0.001ns, distribution 0.701ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.280     4.580    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdi
    SLICE_X85Y105        LUT5 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.125     4.705 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_2/O
                         net (fo=1, routed)           0.053     4.758    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_2_n_0
    SLICE_X85Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.680     1.145    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.702     1.871    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.684ns  (logic 0.516ns (75.439%)  route 0.168ns (24.561%))
  Logic Levels:           2  (BSCANE2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.515ns (routing 0.001ns, distribution 0.514ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.150     0.615    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdi
    SLICE_X85Y105        LUT5 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.051     0.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_2/O
                         net (fo=1, routed)           0.018     0.684    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_2_n_0
    SLICE_X85Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.692     4.992    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.011 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.515     5.526    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y105        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.688ns  (logic 0.525ns (76.308%)  route 0.163ns (23.692%))
  Logic Levels:           2  (BSCANE2=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.514ns (routing 0.001ns, distribution 0.513ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.145     0.610    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdi
    SLICE_X85Y102        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.060     0.670 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_2/O
                         net (fo=1, routed)           0.018     0.688    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_2_n_0
    SLICE_X85Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.692     4.992    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.011 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.514     5.525    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y102        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.701ns  (logic 0.465ns (66.334%)  route 0.236ns (33.666%))
  Logic Levels:           1  (BSCANE2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.512ns (routing 0.001ns, distribution 0.511ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.236     0.701    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/out
    SLICE_X84Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.692     4.992    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.011 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.512     5.523    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/m_bscan_tck[0]
    SLICE_X84Y108        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.777ns  (logic 0.515ns (66.281%)  route 0.262ns (33.719%))
  Logic Levels:           2  (BSCANE2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.528ns (routing 0.001ns, distribution 0.527ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.247     0.712    dbg_hub/inst/BSCANID.u_xsdbm_id/TDI
    SLICE_X83Y107        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.050     0.762 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[31]_i_1/O
                         net (fo=1, routed)           0.015     0.777    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[31]
    SLICE_X83Y107        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.692     4.992    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.011 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.528     5.539    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X83Y107        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/C





