# riscv-processor
A 32bit RISCV processor in SystemVerilog

There is both a 5 cycle version which is much simpler as well as a pipelined version.

While this was for a university class I still wanted to share it, do not use any of my code in any shape or form if you are in a university class.
