============================================================
  Generated by:           Genus(TM) Synthesis Solution 22.16-s078_1
  Generated on:           Jun 16 2025  11:28:22 am
  Module:                 ipr
  Library domain:         timing
    Domain index:         0
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Library domain:         power
    Domain index:         1
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Operating conditions:   ssgnp0p72v125c 
  Operating conditions:   ssgnp0p72v125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

        Pin                         Type                Fanout Load Slew Delay Arrival   
                                   (Domain)                    (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------------------
(clock clk)             launch                                                       0 R 
(fp.sdc_line_33_41_1)   ext delay                                         +500     500 F 
write_if_req            in port                              2 18.5    0    +0     500 F 
g178_0/I                                                                    +0     500   
g178_0/ZN               INVSKND18BWP16P90LVT(timing)         1 13.1    6    +5     505 R 
g269__6417/A2                                                               +0     505   
g269__6417/ZN           NR2OPTPBD16BWP16P90LVT(timing)       9 24.2   11   +10     515 F 
async_fifo_i_wptr_full_inst/winc 
  g1106__4319/A1                                                            +0     515   
  g1106__4319/ZN        ND3OPTPAD2BWP16P90LVT(timing)        1  3.2   25   +10     526 R 
  g1124__7098/C                                                             +0     526   
  g1124__7098/ZN        AOAI211D4BWP16P90LVT(timing)         3  6.3   36   +26     552 F 
  g1125__6131/A2                                                            +0     552   
  g1125__6131/Z         XOR2D4BWP16P90LVT(timing)            2  5.1   13   +37     589 R 
  g1131__9945/A1                                                            +0     589   
  g1131__9945/Z         XOR2D8BWP16P90LVT(timing)            1  2.2    9   +25     615 F 
  g1096__1881/A3                                                            +0     615   
  g1096__1881/ZN        NR4SKPBD3BWP16P90LVT(timing)         1  1.6   21   +20     634 R 
  wfull_reg/D           DFCNQD2BWP16P90LVT(timing)                          +0     634   
  wfull_reg/CP          setup                                          0   +25     660 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)             capture                                                    560 R 
-----------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :    -100ps (TIMING VIOLATION)
Start-point  : write_if_req
End-point    : async_fifo_i_wptr_full_inst/wfull_reg/D

