// Seed: 3511974631
module module_0;
  reg id_1;
  assign module_2.type_13 = 0;
  always id_1 = #0 1'b0;
endmodule
module module_1 (
    input tri0 id_0,
    input wand id_1,
    input tri1 id_2,
    inout tri1 id_3
);
  id_5(
      .id_0(1), .id_1(1)
  );
  wire id_6;
  wire id_7;
  wire id_8, id_9;
  `define pp_10 0
  module_0 modCall_1 ();
  assign modCall_1.type_2 = 0;
  assign `pp_10 = id_0;
endmodule
module module_2 (
    output wire  id_0,
    input  uwire id_1,
    input  uwire id_2,
    output tri0  id_3,
    input  tri0  id_4,
    output tri   id_5,
    input  wire  id_6,
    output tri0  id_7,
    input  tri1  id_8,
    input  tri0  id_9,
    input  uwire id_10
);
  assign id_7 = 1;
  wire id_12 = 1;
  assign id_3 = 1'b0;
  module_0 modCall_1 ();
endmodule
