$comment
	File created using the following command:
		vcd file diagrama.msim.vcd -direction
$end
$date
	Wed Aug 24 15:28:56 2022
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module diagrama_vlg_vec_tst $end
$var reg 3 ! SW [2:0] $end
$var wire 1 " LEDR [2] $end
$var wire 1 # LEDR [1] $end
$var wire 1 $ LEDR [0] $end

$scope module i1 $end
$var wire 1 % gnd $end
$var wire 1 & vcc $end
$var wire 1 ' unknown $end
$var tri1 1 ( devclrn $end
$var tri1 1 ) devpor $end
$var tri1 1 * devoe $end
$var wire 1 + ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 , SW[2]~input_o $end
$var wire 1 - SW[1]~input_o $end
$var wire 1 . SW[0]~input_o $end
$var wire 1 / inst5~combout $end
$var wire 1 0 inst2~combout $end
$var wire 1 1 inst3~combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10 !
0$
1#
1"
0%
1&
x'
1(
1)
1*
0+
0,
1-
0.
1/
10
01
$end
#50000
b11 !
1.
11
00
0/
0"
0#
1$
#100000
b1 !
b0 !
0.
0-
01
0$
#150000
b100 !
b101 !
1.
1,
11
10
1#
1$
#200000
b111 !
b110 !
0.
1-
#250000
b111 !
1.
00
0#
#300000
b11 !
b1 !
b0 !
0.
0-
0,
01
0$
#350000
b1 !
1.
10
1/
1"
1#
#400000
b11 !
b10 !
0.
1-
#450000
b110 !
b111 !
1.
1,
11
0/
00
0#
0"
1$
#500000
