   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 4
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"main.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.wait_ms,"ax",%progbits
  16              		.align	1
  17              		.global	wait_ms
  18              		.arch armv7-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu softvfp
  24              	wait_ms:
  25              	.LVL0:
  26              	.LFB29:
  27              		.file 1 "main.c"
   1:main.c        **** /********************************************************************************/
   2:main.c        **** /* main.c                                                                       */
   3:main.c        **** /* STM32F103VET6                                                                */
   4:main.c        **** /* (Lee ChangWoo HL2IRW  hl2irw@kpu.ac.kr 011-726-6860)                 	*/
   5:main.c        **** /* stm32f103ve_mp3								*/
   6:main.c        **** /********************************************************************************/
   7:main.c        **** #include "hwdefs.h"
   8:main.c        **** #include <stdlib.h>
   9:main.c        **** #include <math.h>
  10:main.c        **** 
  11:main.c        **** int option_value;
  12:main.c        **** FLASH_Status FLASHStatus = FLASH_COMPLETE;
  13:main.c        **** 
  14:main.c        **** volatile unsigned short tick,jiffes,sec_tick,second,volume=64;
  15:main.c        **** volatile unsigned char sw_value,sw_cnt1,sw_cnt2,sw_cnt3,sw_cnt4,sw_cnt5;
  16:main.c        **** volatile unsigned char play_mp3,volume_flag;
  17:main.c        **** 
  18:main.c        **** extern volatile unsigned short rxcnt1,rxcnt2;
  19:main.c        **** extern volatile unsigned char rxck1,rxck2,rxled,txled;
  20:main.c        **** 
  21:main.c        **** unsigned char fileBuff[512];
  22:main.c        **** unsigned short xLoc, yLoc;
  23:main.c        **** unsigned short old_volume;
  24:main.c        **** 
  25:main.c        **** int go_back(unsigned short x,unsigned short y);
  26:main.c        **** 
  27:main.c        **** void wait_ms (unsigned short delay)
  28:main.c        **** {
  28              		.loc 1 28 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  29:main.c        ****       jiffes = 0;
  33              		.loc 1 29 7 view .LVU1
  34              		.loc 1 29 14 is_stmt 0 view .LVU2
  35 0000 0022     		movs	r2, #0
  36 0002 034B     		ldr	r3, .L4
  37 0004 1A80     		strh	r2, [r3]	@ movhi
  30:main.c        ****       while (jiffes < delay) {
  38              		.loc 1 30 7 is_stmt 1 view .LVU3
  39              	.L2:
  31:main.c        ****       }
  40              		.loc 1 31 7 discriminator 1 view .LVU4
  30:main.c        ****       while (jiffes < delay) {
  41              		.loc 1 30 13 discriminator 1 view .LVU5
  30:main.c        ****       while (jiffes < delay) {
  42              		.loc 1 30 21 is_stmt 0 discriminator 1 view .LVU6
  43 0006 1A88     		ldrh	r2, [r3]
  44 0008 92B2     		uxth	r2, r2
  30:main.c        ****       while (jiffes < delay) {
  45              		.loc 1 30 13 discriminator 1 view .LVU7
  46 000a 8242     		cmp	r2, r0
  47 000c FBD3     		bcc	.L2
  32:main.c        **** }
  48              		.loc 1 32 1 view .LVU8
  49 000e 7047     		bx	lr
  50              	.L5:
  51              		.align	2
  52              	.L4:
  53 0010 00000000 		.word	jiffes
  54              		.cfi_endproc
  55              	.LFE29:
  57              		.section	.text.led_control,"ax",%progbits
  58              		.align	1
  59              		.global	led_control
  60              		.syntax unified
  61              		.thumb
  62              		.thumb_func
  63              		.fpu softvfp
  65              	led_control:
  66              	.LVL1:
  67              	.LFB30:
  33:main.c        **** 
  34:main.c        **** 
  35:main.c        **** void led_control (unsigned short led, unsigned short ctl)
  36:main.c        **** {
  68              		.loc 1 36 1 is_stmt 1 view -0
  69              		.cfi_startproc
  70              		@ args = 0, pretend = 0, frame = 0
  71              		@ frame_needed = 0, uses_anonymous_args = 0
  72              		@ link register save eliminated.
  37:main.c        ****       if (ctl == ON) {
  73              		.loc 1 37 7 view .LVU10
  74              		.loc 1 37 10 is_stmt 0 view .LVU11
  75 0000 0129     		cmp	r1, #1
  38:main.c        ****          GPIO_SetBits(GPIOD,led);
  76              		.loc 1 38 10 view .LVU12
  77 0002 0146     		mov	r1, r0
  78              	.LVL2:
  79              		.loc 1 38 10 view .LVU13
  80 0004 0248     		ldr	r0, .L8
  81              	.LVL3:
  37:main.c        ****       if (ctl == ON) {
  82              		.loc 1 37 10 view .LVU14
  83 0006 01D1     		bne	.L7
  84              		.loc 1 38 10 is_stmt 1 view .LVU15
  85 0008 FFF7FEBF 		b	GPIO_SetBits
  86              	.LVL4:
  87              	.L7:
  39:main.c        ****       } else {
  40:main.c        ****          GPIO_ResetBits(GPIOD,led);
  88              		.loc 1 40 10 view .LVU16
  89 000c FFF7FEBF 		b	GPIO_ResetBits
  90              	.LVL5:
  91              	.L9:
  92              		.align	2
  93              	.L8:
  94 0010 00140140 		.word	1073812480
  95              		.cfi_endproc
  96              	.LFE30:
  98              		.section	.text.Periph_Configuration,"ax",%progbits
  99              		.align	1
 100              		.global	Periph_Configuration
 101              		.syntax unified
 102              		.thumb
 103              		.thumb_func
 104              		.fpu softvfp
 106              	Periph_Configuration:
 107              	.LFB31:
  41:main.c        ****       }
  42:main.c        **** }
  43:main.c        **** 
  44:main.c        **** 
  45:main.c        **** void Periph_Configuration (void)
  46:main.c        **** {
 108              		.loc 1 46 1 view -0
 109              		.cfi_startproc
 110              		@ args = 0, pretend = 0, frame = 0
 111              		@ frame_needed = 0, uses_anonymous_args = 0
  47:main.c        ****       /* ADCCLK = PCLK2/6 */
  48:main.c        ****       RCC_ADCCLKConfig(RCC_PCLK2_Div6);
 112              		.loc 1 48 7 view .LVU18
  46:main.c        ****       /* ADCCLK = PCLK2/6 */
 113              		.loc 1 46 1 is_stmt 0 view .LVU19
 114 0000 08B5     		push	{r3, lr}
 115              		.cfi_def_cfa_offset 8
 116              		.cfi_offset 3, -8
 117              		.cfi_offset 14, -4
 118              		.loc 1 48 7 view .LVU20
 119 0002 4FF40040 		mov	r0, #32768
 120 0006 FFF7FEFF 		bl	RCC_ADCCLKConfig
 121              	.LVL6:
  49:main.c        ****       /* Enable GPIO and AFIO clocks */
  50:main.c        ****       RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOA | RCC_APB2Periph_GPIOB | RCC_APB2Periph_GPIOC | R
 122              		.loc 1 50 7 is_stmt 1 view .LVU21
 123 000a 0121     		movs	r1, #1
 124 000c 40F2FD10 		movw	r0, #509
 125 0010 FFF7FEFF 		bl	RCC_APB2PeriphClockCmd
 126              	.LVL7:
  51:main.c        ****       /* Enable USART1 clock */
  52:main.c        ****       RCC_APB2PeriphClockCmd(RCC_APB2Periph_USART1, ENABLE);
 127              		.loc 1 52 7 view .LVU22
 128 0014 0121     		movs	r1, #1
 129 0016 4FF48040 		mov	r0, #16384
 130 001a FFF7FEFF 		bl	RCC_APB2PeriphClockCmd
 131              	.LVL8:
  53:main.c        ****       /* Enable USART2 clock */
  54:main.c        ****       RCC_APB1PeriphClockCmd(RCC_APB1Periph_USART2, ENABLE);
 132              		.loc 1 54 7 view .LVU23
 133 001e 0121     		movs	r1, #1
 134 0020 4FF40030 		mov	r0, #131072
 135 0024 FFF7FEFF 		bl	RCC_APB1PeriphClockCmd
 136              	.LVL9:
  55:main.c        ****       /* Enable ADC1, ADC2, ADC3 clock */
  56:main.c        ****       RCC_APB2PeriphClockCmd(RCC_APB2Periph_ADC1 | RCC_APB2Periph_ADC2 | RCC_APB2Periph_ADC3, ENABL
 137              		.loc 1 56 7 view .LVU24
 138 0028 0121     		movs	r1, #1
 139 002a 4FF40640 		mov	r0, #34304
 140 002e FFF7FEFF 		bl	RCC_APB2PeriphClockCmd
 141              	.LVL10:
  57:main.c        ****       /* Enable TIM4 clock */
  58:main.c        ****       RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM4, ENABLE);
 142              		.loc 1 58 7 view .LVU25
  59:main.c        **** }
 143              		.loc 1 59 1 is_stmt 0 view .LVU26
 144 0032 BDE80840 		pop	{r3, lr}
 145              		.cfi_restore 14
 146              		.cfi_restore 3
 147              		.cfi_def_cfa_offset 0
  58:main.c        **** }
 148              		.loc 1 58 7 view .LVU27
 149 0036 0121     		movs	r1, #1
 150 0038 0420     		movs	r0, #4
 151 003a FFF7FEBF 		b	RCC_APB1PeriphClockCmd
 152              	.LVL11:
 153              		.cfi_endproc
 154              	.LFE31:
 156              		.section	.text.GPIO_Configuration,"ax",%progbits
 157              		.align	1
 158              		.global	GPIO_Configuration
 159              		.syntax unified
 160              		.thumb
 161              		.thumb_func
 162              		.fpu softvfp
 164              	GPIO_Configuration:
 165              	.LFB32:
  60:main.c        **** 
  61:main.c        **** 
  62:main.c        **** void GPIO_Configuration (void)
  63:main.c        **** {
 166              		.loc 1 63 1 is_stmt 1 view -0
 167              		.cfi_startproc
 168              		@ args = 0, pretend = 0, frame = 0
 169              		@ frame_needed = 0, uses_anonymous_args = 0
  64:main.c        ****       // Port A
  65:main.c        ****       GPIO_Init_Pin(GPIOA,TXD2,GPIO_Speed_50MHz,GPIO_Mode_AF_PP);
 170              		.loc 1 65 7 view .LVU29
  63:main.c        ****       // Port A
 171              		.loc 1 63 1 is_stmt 0 view .LVU30
 172 0000 10B5     		push	{r4, lr}
 173              		.cfi_def_cfa_offset 8
 174              		.cfi_offset 4, -8
 175              		.cfi_offset 14, -4
 176              		.loc 1 65 7 view .LVU31
 177 0002 364C     		ldr	r4, .L12
 178 0004 1823     		movs	r3, #24
 179 0006 2046     		mov	r0, r4
 180 0008 0322     		movs	r2, #3
 181 000a 0421     		movs	r1, #4
 182 000c FFF7FEFF 		bl	GPIO_Init_Pin
 183              	.LVL12:
  66:main.c        ****       GPIO_Init_Pin(GPIOA,RXD2,GPIO_Speed_50MHz,GPIO_Mode_IN_FLOATING);
 184              		.loc 1 66 7 is_stmt 1 view .LVU32
 185 0010 2046     		mov	r0, r4
 186 0012 0423     		movs	r3, #4
 187 0014 0322     		movs	r2, #3
 188 0016 0821     		movs	r1, #8
 189 0018 FFF7FEFF 		bl	GPIO_Init_Pin
 190              	.LVL13:
  67:main.c        ****       GPIO_Init_Pin(GPIOA,TXD1,GPIO_Speed_50MHz,GPIO_Mode_AF_PP);
 191              		.loc 1 67 7 view .LVU33
 192 001c 2046     		mov	r0, r4
 193 001e 1823     		movs	r3, #24
 194 0020 0322     		movs	r2, #3
 195 0022 4FF40071 		mov	r1, #512
 196 0026 FFF7FEFF 		bl	GPIO_Init_Pin
 197              	.LVL14:
  68:main.c        ****       GPIO_Init_Pin(GPIOA,RXD1,GPIO_Speed_50MHz,GPIO_Mode_IN_FLOATING);
 198              		.loc 1 68 7 view .LVU34
 199 002a 2046     		mov	r0, r4
 200 002c 0423     		movs	r3, #4
  69:main.c        ****       // Port B
  70:main.c        ****       // Port C
  71:main.c        ****       // PORT D
  72:main.c        ****       GPIO_Init_Pin(GPIOD,LED0,GPIO_Speed_50MHz,GPIO_Mode_Out_PP);
 201              		.loc 1 72 7 is_stmt 0 view .LVU35
 202 002e 04F54064 		add	r4, r4, #3072
  68:main.c        ****       GPIO_Init_Pin(GPIOA,RXD1,GPIO_Speed_50MHz,GPIO_Mode_IN_FLOATING);
 203              		.loc 1 68 7 view .LVU36
 204 0032 0322     		movs	r2, #3
 205 0034 4FF48061 		mov	r1, #1024
 206 0038 FFF7FEFF 		bl	GPIO_Init_Pin
 207              	.LVL15:
 208              		.loc 1 72 7 is_stmt 1 view .LVU37
 209 003c 2046     		mov	r0, r4
 210 003e 1023     		movs	r3, #16
 211 0040 0322     		movs	r2, #3
 212 0042 4FF48071 		mov	r1, #256
 213 0046 FFF7FEFF 		bl	GPIO_Init_Pin
 214              	.LVL16:
  73:main.c        ****       GPIO_Init_Pin(GPIOD,LED1,GPIO_Speed_50MHz,GPIO_Mode_Out_PP);
 215              		.loc 1 73 7 view .LVU38
 216 004a 2046     		mov	r0, r4
 217 004c 1023     		movs	r3, #16
 218 004e 0322     		movs	r2, #3
 219 0050 4FF40071 		mov	r1, #512
 220 0054 FFF7FEFF 		bl	GPIO_Init_Pin
 221              	.LVL17:
  74:main.c        ****       GPIO_Init_Pin(GPIOD,LED2,GPIO_Speed_50MHz,GPIO_Mode_Out_PP);
 222              		.loc 1 74 7 view .LVU39
 223 0058 2046     		mov	r0, r4
 224 005a 1023     		movs	r3, #16
 225 005c 0322     		movs	r2, #3
 226 005e 4FF48061 		mov	r1, #1024
 227 0062 FFF7FEFF 		bl	GPIO_Init_Pin
 228              	.LVL18:
  75:main.c        ****       GPIO_Init_Pin(GPIOD,LED3,GPIO_Speed_50MHz,GPIO_Mode_Out_PP);
 229              		.loc 1 75 7 view .LVU40
 230 0066 2046     		mov	r0, r4
 231 0068 1023     		movs	r3, #16
 232 006a 0322     		movs	r2, #3
 233 006c 4FF40061 		mov	r1, #2048
 234 0070 FFF7FEFF 		bl	GPIO_Init_Pin
 235              	.LVL19:
  76:main.c        **** 
  77:main.c        ****       GPIO_Init_Pin(GPIOD,GPIO_Pin_0,GPIO_Speed_50MHz,GPIO_Mode_IPU);
 236              		.loc 1 77 7 view .LVU41
 237 0074 2046     		mov	r0, r4
 238 0076 4823     		movs	r3, #72
 239 0078 0322     		movs	r2, #3
 240 007a 0121     		movs	r1, #1
 241 007c FFF7FEFF 		bl	GPIO_Init_Pin
 242              	.LVL20:
  78:main.c        ****       GPIO_Init_Pin(GPIOD,GPIO_Pin_1,GPIO_Speed_50MHz,GPIO_Mode_IPU);
 243              		.loc 1 78 7 view .LVU42
 244 0080 2046     		mov	r0, r4
 245 0082 4823     		movs	r3, #72
 246 0084 0322     		movs	r2, #3
 247 0086 0221     		movs	r1, #2
 248 0088 FFF7FEFF 		bl	GPIO_Init_Pin
 249              	.LVL21:
  79:main.c        ****       GPIO_Init_Pin(GPIOD,GPIO_Pin_2,GPIO_Speed_50MHz,GPIO_Mode_IPU);
 250              		.loc 1 79 7 view .LVU43
 251 008c 2046     		mov	r0, r4
 252 008e 4823     		movs	r3, #72
 253 0090 0322     		movs	r2, #3
 254 0092 0421     		movs	r1, #4
 255 0094 FFF7FEFF 		bl	GPIO_Init_Pin
 256              	.LVL22:
  80:main.c        ****       GPIO_Init_Pin(GPIOD,GPIO_Pin_3,GPIO_Speed_50MHz,GPIO_Mode_IPU);
 257              		.loc 1 80 7 view .LVU44
 258 0098 2046     		mov	r0, r4
 259 009a 4823     		movs	r3, #72
 260 009c 0322     		movs	r2, #3
 261 009e 0821     		movs	r1, #8
 262 00a0 FFF7FEFF 		bl	GPIO_Init_Pin
 263              	.LVL23:
  81:main.c        ****       GPIO_Init_Pin(GPIOD,GPIO_Pin_4,GPIO_Speed_50MHz,GPIO_Mode_IPU);
 264              		.loc 1 81 7 view .LVU45
 265 00a4 4823     		movs	r3, #72
 266 00a6 0322     		movs	r2, #3
 267 00a8 2046     		mov	r0, r4
 268 00aa 1021     		movs	r1, #16
 269 00ac FFF7FEFF 		bl	GPIO_Init_Pin
 270              	.LVL24:
  82:main.c        **** 
  83:main.c        ****       // Default Value
  84:main.c        ****       led_control(LED0,OFF);
 271              		.loc 1 84 7 view .LVU46
 272              	.LBB30:
 273              	.LBI30:
  35:main.c        **** {
 274              		.loc 1 35 6 view .LVU47
 275              	.LBB31:
  37:main.c        ****          GPIO_SetBits(GPIOD,led);
 276              		.loc 1 37 7 view .LVU48
  40:main.c        ****       }
 277              		.loc 1 40 10 view .LVU49
 278 00b0 2046     		mov	r0, r4
 279 00b2 4FF48071 		mov	r1, #256
 280 00b6 FFF7FEFF 		bl	GPIO_ResetBits
 281              	.LVL25:
  40:main.c        ****       }
 282              		.loc 1 40 10 is_stmt 0 view .LVU50
 283              	.LBE31:
 284              	.LBE30:
  85:main.c        ****       led_control(LED1,OFF);
 285              		.loc 1 85 7 is_stmt 1 view .LVU51
 286              	.LBB32:
 287              	.LBI32:
  35:main.c        **** {
 288              		.loc 1 35 6 view .LVU52
 289              	.LBB33:
  37:main.c        ****          GPIO_SetBits(GPIOD,led);
 290              		.loc 1 37 7 view .LVU53
  40:main.c        ****       }
 291              		.loc 1 40 10 view .LVU54
 292 00ba 2046     		mov	r0, r4
 293 00bc 4FF40071 		mov	r1, #512
 294 00c0 FFF7FEFF 		bl	GPIO_ResetBits
 295              	.LVL26:
  40:main.c        ****       }
 296              		.loc 1 40 10 is_stmt 0 view .LVU55
 297              	.LBE33:
 298              	.LBE32:
  86:main.c        ****       led_control(LED2,OFF);
 299              		.loc 1 86 7 is_stmt 1 view .LVU56
 300              	.LBB34:
 301              	.LBI34:
  35:main.c        **** {
 302              		.loc 1 35 6 view .LVU57
 303              	.LBB35:
  37:main.c        ****          GPIO_SetBits(GPIOD,led);
 304              		.loc 1 37 7 view .LVU58
  40:main.c        ****       }
 305              		.loc 1 40 10 view .LVU59
 306 00c4 2046     		mov	r0, r4
 307 00c6 4FF48061 		mov	r1, #1024
 308 00ca FFF7FEFF 		bl	GPIO_ResetBits
 309              	.LVL27:
  40:main.c        ****       }
 310              		.loc 1 40 10 is_stmt 0 view .LVU60
 311              	.LBE35:
 312              	.LBE34:
  87:main.c        ****       led_control(LED3,OFF);
 313              		.loc 1 87 7 is_stmt 1 view .LVU61
 314              	.LBB36:
 315              	.LBI36:
  35:main.c        **** {
 316              		.loc 1 35 6 view .LVU62
 317              	.LBB37:
  37:main.c        ****          GPIO_SetBits(GPIOD,led);
 318              		.loc 1 37 7 view .LVU63
  40:main.c        ****       }
 319              		.loc 1 40 10 view .LVU64
 320 00ce 2046     		mov	r0, r4
 321              	.LBE37:
 322              	.LBE36:
  88:main.c        **** }
 323              		.loc 1 88 1 is_stmt 0 view .LVU65
 324 00d0 BDE81040 		pop	{r4, lr}
 325              		.cfi_restore 14
 326              		.cfi_restore 4
 327              		.cfi_def_cfa_offset 0
 328              	.LBB39:
 329              	.LBB38:
  40:main.c        ****       }
 330              		.loc 1 40 10 view .LVU66
 331 00d4 4FF40061 		mov	r1, #2048
 332 00d8 FFF7FEBF 		b	GPIO_ResetBits
 333              	.LVL28:
 334              	.L13:
 335              		.align	2
 336              	.L12:
 337 00dc 00080140 		.word	1073809408
 338              	.LBE38:
 339              	.LBE39:
 340              		.cfi_endproc
 341              	.LFE32:
 343              		.section	.text.NVIC_Configuration,"ax",%progbits
 344              		.align	1
 345              		.global	NVIC_Configuration
 346              		.syntax unified
 347              		.thumb
 348              		.thumb_func
 349              		.fpu softvfp
 351              	NVIC_Configuration:
 352              	.LFB33:
  89:main.c        **** 
  90:main.c        **** 
  91:main.c        **** #ifdef VECT_TAB_RAM
  92:main.c        **** /* vector-offset (TBLOFF) from bottom of SRAM. defined in linker script */
  93:main.c        **** extern unsigned int _isr_vectorsram_offs;
  94:main.c        **** void NVIC_Configuration (void)
  95:main.c        **** {
  96:main.c        ****       /* Set the Vector Table base location at 0x20000000+_isr_vectorsram_offs */
  97:main.c        ****       NVIC_SetVectorTable(NVIC_VectTab_RAM, (unsigned int)&_isr_vectorsram_offs);
  98:main.c        **** }
  99:main.c        **** #else
 100:main.c        **** extern unsigned int _isr_vectorsflash_offs;
 101:main.c        **** void NVIC_Configuration (void)
 102:main.c        **** {
 353              		.loc 1 102 1 is_stmt 1 view -0
 354              		.cfi_startproc
 355              		@ args = 0, pretend = 0, frame = 0
 356              		@ frame_needed = 0, uses_anonymous_args = 0
 357              		@ link register save eliminated.
 103:main.c        ****       /* Set the Vector Table base location at 0x08000000+_isr_vectorsflash_offs */
 104:main.c        ****       NVIC_SetVectorTable(NVIC_VectTab_FLASH, (unsigned int)&_isr_vectorsflash_offs);
 358              		.loc 1 104 7 view .LVU68
 359 0000 4FF00060 		mov	r0, #134217728
 360 0004 0149     		ldr	r1, .L15
 361 0006 FFF7FEBF 		b	NVIC_SetVectorTable
 362              	.LVL29:
 363              	.L16:
 364 000a 00BF     		.align	2
 365              	.L15:
 366 000c 00000000 		.word	_isr_vectorsflash_offs
 367              		.cfi_endproc
 368              	.LFE33:
 370              		.section	.ramfunc,"ax",%progbits
 371              		.align	1
 372              		.global	SysTick_Handler
 373              		.syntax unified
 374              		.thumb
 375              		.thumb_func
 376              		.fpu softvfp
 378              	SysTick_Handler:
 379              	.LFB34:
 105:main.c        **** }
 106:main.c        **** #endif /* VECT_TAB_RAM */
 107:main.c        **** 
 108:main.c        **** 
 109:main.c        **** RAMFUNC void SysTick_Handler (void)
 110:main.c        **** {
 380              		.loc 1 110 1 view -0
 381              		.cfi_startproc
 382              		@ args = 0, pretend = 0, frame = 0
 383              		@ frame_needed = 0, uses_anonymous_args = 0
 111:main.c        ****       static unsigned short cnt = 0;
 384              		.loc 1 111 7 view .LVU70
 112:main.c        ****       static unsigned char flip = 0;
 385              		.loc 1 112 7 view .LVU71
 113:main.c        ****       cnt++;
 386              		.loc 1 113 7 view .LVU72
 387              		.loc 1 113 10 is_stmt 0 view .LVU73
 388 0000 1D4A     		ldr	r2, .L30
 110:main.c        ****       static unsigned short cnt = 0;
 389              		.loc 1 110 1 view .LVU74
 390 0002 10B5     		push	{r4, lr}
 391              		.cfi_def_cfa_offset 8
 392              		.cfi_offset 4, -8
 393              		.cfi_offset 14, -4
 394              		.loc 1 113 10 view .LVU75
 395 0004 1388     		ldrh	r3, [r2]
 396 0006 0133     		adds	r3, r3, #1
 397 0008 9BB2     		uxth	r3, r3
 114:main.c        ****       if (cnt >= 500) {
 398              		.loc 1 114 7 is_stmt 1 view .LVU76
 399              		.loc 1 114 10 is_stmt 0 view .LVU77
 400 000a B3F5FA7F 		cmp	r3, #500
 401 000e 1DD2     		bcs	.L18
 113:main.c        ****       cnt++;
 402              		.loc 1 113 10 view .LVU78
 403 0010 1380     		strh	r3, [r2]	@ movhi
 404              	.L19:
 115:main.c        ****          cnt = 0;
 116:main.c        ****          /* alive sign */
 117:main.c        ****          if (flip) {
 118:main.c        ****             led_control(LED0,ON);
 119:main.c        ****          } else {
 120:main.c        ****             led_control(LED0,OFF);
 121:main.c        ****             sec_tick = 1;
 122:main.c        ****          }
 123:main.c        ****       	 flip = !flip;
 124:main.c        ****       }
 125:main.c        ****       tick++;
 405              		.loc 1 125 7 is_stmt 1 view .LVU79
 406              		.loc 1 125 11 is_stmt 0 view .LVU80
 407 0012 1A4A     		ldr	r2, .L30+4
 408 0014 1388     		ldrh	r3, [r2]
 409 0016 0133     		adds	r3, r3, #1
 410 0018 9BB2     		uxth	r3, r3
 411 001a 1380     		strh	r3, [r2]	@ movhi
 126:main.c        ****       if (rxcnt1) rxck1++;
 412              		.loc 1 126 7 is_stmt 1 view .LVU81
 413              		.loc 1 126 11 is_stmt 0 view .LVU82
 414 001c 184B     		ldr	r3, .L30+8
 415 001e 1B88     		ldrh	r3, [r3]
 416 0020 9BB2     		uxth	r3, r3
 417              		.loc 1 126 10 view .LVU83
 418 0022 23B1     		cbz	r3, .L22
 419              		.loc 1 126 19 is_stmt 1 discriminator 1 view .LVU84
 420              		.loc 1 126 24 is_stmt 0 discriminator 1 view .LVU85
 421 0024 174A     		ldr	r2, .L30+12
 422 0026 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 423 0028 0133     		adds	r3, r3, #1
 424 002a DBB2     		uxtb	r3, r3
 425 002c 1370     		strb	r3, [r2]
 426              	.L22:
 127:main.c        ****       if (rxcnt2) rxck2++;
 427              		.loc 1 127 7 is_stmt 1 view .LVU86
 428              		.loc 1 127 11 is_stmt 0 view .LVU87
 429 002e 164B     		ldr	r3, .L30+16
 430 0030 1B88     		ldrh	r3, [r3]
 431 0032 9BB2     		uxth	r3, r3
 432              		.loc 1 127 10 view .LVU88
 433 0034 23B1     		cbz	r3, .L23
 434              		.loc 1 127 19 is_stmt 1 discriminator 1 view .LVU89
 435              		.loc 1 127 24 is_stmt 0 discriminator 1 view .LVU90
 436 0036 154A     		ldr	r2, .L30+20
 437 0038 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 438 003a 0133     		adds	r3, r3, #1
 439 003c DBB2     		uxtb	r3, r3
 440 003e 1370     		strb	r3, [r2]
 441              	.L23:
 128:main.c        ****       jiffes++;
 442              		.loc 1 128 7 is_stmt 1 view .LVU91
 443              		.loc 1 128 13 is_stmt 0 view .LVU92
 444 0040 134A     		ldr	r2, .L30+24
 445 0042 1388     		ldrh	r3, [r2]
 446 0044 0133     		adds	r3, r3, #1
 447 0046 9BB2     		uxth	r3, r3
 448 0048 1380     		strh	r3, [r2]	@ movhi
 129:main.c        **** }
 449              		.loc 1 129 1 view .LVU93
 450 004a 10BD     		pop	{r4, pc}
 451              	.L18:
 115:main.c        ****          /* alive sign */
 452              		.loc 1 115 10 is_stmt 1 view .LVU94
 115:main.c        ****          /* alive sign */
 453              		.loc 1 115 14 is_stmt 0 view .LVU95
 454 004c 0023     		movs	r3, #0
 117:main.c        ****             led_control(LED0,ON);
 455              		.loc 1 117 14 view .LVU96
 456 004e 114C     		ldr	r4, .L30+28
 115:main.c        ****          /* alive sign */
 457              		.loc 1 115 14 view .LVU97
 458 0050 1380     		strh	r3, [r2]	@ movhi
 117:main.c        ****             led_control(LED0,ON);
 459              		.loc 1 117 10 is_stmt 1 view .LVU98
 117:main.c        ****             led_control(LED0,ON);
 460              		.loc 1 117 13 is_stmt 0 view .LVU99
 461 0052 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 462              	.LBB40:
 463              	.LBB41:
  38:main.c        ****       } else {
 464              		.loc 1 38 10 view .LVU100
 465 0054 4FF48071 		mov	r1, #256
 466 0058 0F48     		ldr	r0, .L30+32
 467              	.LBE41:
 468              	.LBE40:
 117:main.c        ****             led_control(LED0,ON);
 469              		.loc 1 117 13 view .LVU101
 470 005a 3BB1     		cbz	r3, .L20
 118:main.c        ****          } else {
 471              		.loc 1 118 13 is_stmt 1 view .LVU102
 472              	.LVL30:
 473              	.LBB43:
 474              	.LBI40:
  35:main.c        **** {
 475              		.loc 1 35 6 view .LVU103
 476              	.LBB42:
  37:main.c        ****          GPIO_SetBits(GPIOD,led);
 477              		.loc 1 37 7 view .LVU104
  38:main.c        ****       } else {
 478              		.loc 1 38 10 view .LVU105
 479 005c FFF7FEFF 		bl	GPIO_SetBits
 480              	.LVL31:
 481              	.L21:
  38:main.c        ****       } else {
 482              		.loc 1 38 10 is_stmt 0 view .LVU106
 483              	.LBE42:
 484              	.LBE43:
 123:main.c        ****       }
 485              		.loc 1 123 9 is_stmt 1 view .LVU107
 123:main.c        ****       }
 486              		.loc 1 123 16 is_stmt 0 view .LVU108
 487 0060 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 488 0062 B3FA83F3 		clz	r3, r3
 489 0066 5B09     		lsrs	r3, r3, #5
 490 0068 2370     		strb	r3, [r4]
 491 006a D2E7     		b	.L19
 492              	.L20:
 120:main.c        ****             sec_tick = 1;
 493              		.loc 1 120 13 is_stmt 1 view .LVU109
 494              	.LVL32:
 495              	.LBB44:
 496              	.LBI44:
  35:main.c        **** {
 497              		.loc 1 35 6 view .LVU110
 498              	.LBB45:
  37:main.c        ****          GPIO_SetBits(GPIOD,led);
 499              		.loc 1 37 7 view .LVU111
  40:main.c        ****       }
 500              		.loc 1 40 10 view .LVU112
 501 006c FFF7FEFF 		bl	GPIO_ResetBits
 502              	.LVL33:
  40:main.c        ****       }
 503              		.loc 1 40 10 is_stmt 0 view .LVU113
 504              	.LBE45:
 505              	.LBE44:
 121:main.c        ****          }
 506              		.loc 1 121 13 is_stmt 1 view .LVU114
 121:main.c        ****          }
 507              		.loc 1 121 22 is_stmt 0 view .LVU115
 508 0070 0122     		movs	r2, #1
 509 0072 0A4B     		ldr	r3, .L30+36
 510 0074 1A80     		strh	r2, [r3]	@ movhi
 511 0076 F3E7     		b	.L21
 512              	.L31:
 513              		.align	2
 514              	.L30:
 515 0078 00000000 		.word	.LANCHOR0
 516 007c 00000000 		.word	tick
 517 0080 00000000 		.word	rxcnt1
 518 0084 00000000 		.word	rxck1
 519 0088 00000000 		.word	rxcnt2
 520 008c 00000000 		.word	rxck2
 521 0090 00000000 		.word	jiffes
 522 0094 00000000 		.word	.LANCHOR1
 523 0098 00140140 		.word	1073812480
 524 009c 00000000 		.word	sec_tick
 525              		.cfi_endproc
 526              	.LFE34:
 528              		.section	.text.TIM4_IRQHandler,"ax",%progbits
 529              		.align	1
 530              		.global	TIM4_IRQHandler
 531              		.syntax unified
 532              		.thumb
 533              		.thumb_func
 534              		.fpu softvfp
 536              	TIM4_IRQHandler:
 537              	.LFB35:
 130:main.c        **** 
 131:main.c        **** 
 132:main.c        **** void TIM4_IRQHandler (void)
 133:main.c        **** {
 538              		.loc 1 133 1 is_stmt 1 view -0
 539              		.cfi_startproc
 540              		@ args = 0, pretend = 0, frame = 0
 541              		@ frame_needed = 0, uses_anonymous_args = 0
 134:main.c        ****       TIM_ClearITPendingBit(TIM4,TIM_IT_Update);
 542              		.loc 1 134 7 view .LVU117
 543 0000 0121     		movs	r1, #1
 133:main.c        ****       TIM_ClearITPendingBit(TIM4,TIM_IT_Update);
 544              		.loc 1 133 1 is_stmt 0 view .LVU118
 545 0002 10B5     		push	{r4, lr}
 546              		.cfi_def_cfa_offset 8
 547              		.cfi_offset 4, -8
 548              		.cfi_offset 14, -4
 549              		.loc 1 134 7 view .LVU119
 550 0004 1E48     		ldr	r0, .L45
 551 0006 FFF7FEFF 		bl	TIM_ClearITPendingBit
 552              	.LVL34:
 135:main.c        ****       static unsigned short cnt = 0;
 553              		.loc 1 135 7 is_stmt 1 view .LVU120
 136:main.c        ****       static unsigned char flip = 0;
 554              		.loc 1 136 7 view .LVU121
 137:main.c        ****       cnt++;
 555              		.loc 1 137 7 view .LVU122
 556              		.loc 1 137 10 is_stmt 0 view .LVU123
 557 000a 1E4A     		ldr	r2, .L45+4
 558 000c 1388     		ldrh	r3, [r2]
 559 000e 0133     		adds	r3, r3, #1
 560 0010 9BB2     		uxth	r3, r3
 138:main.c        ****       if (cnt >= 500) {
 561              		.loc 1 138 7 is_stmt 1 view .LVU124
 562              		.loc 1 138 10 is_stmt 0 view .LVU125
 563 0012 B3F5FA7F 		cmp	r3, #500
 564 0016 1DD2     		bcs	.L33
 137:main.c        ****       cnt++;
 565              		.loc 1 137 10 view .LVU126
 566 0018 1380     		strh	r3, [r2]	@ movhi
 567              	.L34:
 139:main.c        ****          cnt = 0;
 140:main.c        ****          /* alive sign */
 141:main.c        ****          if (flip) {
 142:main.c        ****             led_control(LED0,ON);
 143:main.c        ****          } else {
 144:main.c        ****             led_control(LED0,OFF);
 145:main.c        ****             sec_tick = 1;
 146:main.c        ****          }
 147:main.c        ****       	 flip = !flip;
 148:main.c        ****       }
 149:main.c        ****       tick++;
 568              		.loc 1 149 7 is_stmt 1 view .LVU127
 569              		.loc 1 149 11 is_stmt 0 view .LVU128
 570 001a 1B4A     		ldr	r2, .L45+8
 571 001c 1388     		ldrh	r3, [r2]
 572 001e 0133     		adds	r3, r3, #1
 573 0020 9BB2     		uxth	r3, r3
 574 0022 1380     		strh	r3, [r2]	@ movhi
 150:main.c        ****       if (rxcnt1) rxck1++;
 575              		.loc 1 150 7 is_stmt 1 view .LVU129
 576              		.loc 1 150 11 is_stmt 0 view .LVU130
 577 0024 194B     		ldr	r3, .L45+12
 578 0026 1B88     		ldrh	r3, [r3]
 579 0028 9BB2     		uxth	r3, r3
 580              		.loc 1 150 10 view .LVU131
 581 002a 23B1     		cbz	r3, .L37
 582              		.loc 1 150 19 is_stmt 1 discriminator 1 view .LVU132
 583              		.loc 1 150 24 is_stmt 0 discriminator 1 view .LVU133
 584 002c 184A     		ldr	r2, .L45+16
 585 002e 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 586 0030 0133     		adds	r3, r3, #1
 587 0032 DBB2     		uxtb	r3, r3
 588 0034 1370     		strb	r3, [r2]
 589              	.L37:
 151:main.c        ****       if (rxcnt2) rxck2++;
 590              		.loc 1 151 7 is_stmt 1 view .LVU134
 591              		.loc 1 151 11 is_stmt 0 view .LVU135
 592 0036 174B     		ldr	r3, .L45+20
 593 0038 1B88     		ldrh	r3, [r3]
 594 003a 9BB2     		uxth	r3, r3
 595              		.loc 1 151 10 view .LVU136
 596 003c 23B1     		cbz	r3, .L38
 597              		.loc 1 151 19 is_stmt 1 discriminator 1 view .LVU137
 598              		.loc 1 151 24 is_stmt 0 discriminator 1 view .LVU138
 599 003e 164A     		ldr	r2, .L45+24
 600 0040 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 601 0042 0133     		adds	r3, r3, #1
 602 0044 DBB2     		uxtb	r3, r3
 603 0046 1370     		strb	r3, [r2]
 604              	.L38:
 152:main.c        ****       jiffes++;
 605              		.loc 1 152 7 is_stmt 1 view .LVU139
 606              		.loc 1 152 13 is_stmt 0 view .LVU140
 607 0048 144A     		ldr	r2, .L45+28
 608 004a 1388     		ldrh	r3, [r2]
 609 004c 0133     		adds	r3, r3, #1
 610 004e 9BB2     		uxth	r3, r3
 611 0050 1380     		strh	r3, [r2]	@ movhi
 153:main.c        **** }
 612              		.loc 1 153 1 view .LVU141
 613 0052 10BD     		pop	{r4, pc}
 614              	.L33:
 139:main.c        ****          /* alive sign */
 615              		.loc 1 139 10 is_stmt 1 view .LVU142
 139:main.c        ****          /* alive sign */
 616              		.loc 1 139 14 is_stmt 0 view .LVU143
 617 0054 0023     		movs	r3, #0
 141:main.c        ****             led_control(LED0,ON);
 618              		.loc 1 141 14 view .LVU144
 619 0056 124C     		ldr	r4, .L45+32
 139:main.c        ****          /* alive sign */
 620              		.loc 1 139 14 view .LVU145
 621 0058 1380     		strh	r3, [r2]	@ movhi
 141:main.c        ****             led_control(LED0,ON);
 622              		.loc 1 141 10 is_stmt 1 view .LVU146
 141:main.c        ****             led_control(LED0,ON);
 623              		.loc 1 141 13 is_stmt 0 view .LVU147
 624 005a 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 625              	.LBB46:
 626              	.LBB47:
  38:main.c        ****       } else {
 627              		.loc 1 38 10 view .LVU148
 628 005c 4FF48071 		mov	r1, #256
 629 0060 1048     		ldr	r0, .L45+36
 630              	.LBE47:
 631              	.LBE46:
 141:main.c        ****             led_control(LED0,ON);
 632              		.loc 1 141 13 view .LVU149
 633 0062 3BB1     		cbz	r3, .L35
 142:main.c        ****          } else {
 634              		.loc 1 142 13 is_stmt 1 view .LVU150
 635              	.LVL35:
 636              	.LBB49:
 637              	.LBI46:
  35:main.c        **** {
 638              		.loc 1 35 6 view .LVU151
 639              	.LBB48:
  37:main.c        ****          GPIO_SetBits(GPIOD,led);
 640              		.loc 1 37 7 view .LVU152
  38:main.c        ****       } else {
 641              		.loc 1 38 10 view .LVU153
 642 0064 FFF7FEFF 		bl	GPIO_SetBits
 643              	.LVL36:
 644              	.L36:
  38:main.c        ****       } else {
 645              		.loc 1 38 10 is_stmt 0 view .LVU154
 646              	.LBE48:
 647              	.LBE49:
 147:main.c        ****       }
 648              		.loc 1 147 9 is_stmt 1 view .LVU155
 147:main.c        ****       }
 649              		.loc 1 147 16 is_stmt 0 view .LVU156
 650 0068 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 651 006a B3FA83F3 		clz	r3, r3
 652 006e 5B09     		lsrs	r3, r3, #5
 653 0070 2370     		strb	r3, [r4]
 654 0072 D2E7     		b	.L34
 655              	.L35:
 144:main.c        ****             sec_tick = 1;
 656              		.loc 1 144 13 is_stmt 1 view .LVU157
 657              	.LVL37:
 658              	.LBB50:
 659              	.LBI50:
  35:main.c        **** {
 660              		.loc 1 35 6 view .LVU158
 661              	.LBB51:
  37:main.c        ****          GPIO_SetBits(GPIOD,led);
 662              		.loc 1 37 7 view .LVU159
  40:main.c        ****       }
 663              		.loc 1 40 10 view .LVU160
 664 0074 FFF7FEFF 		bl	GPIO_ResetBits
 665              	.LVL38:
  40:main.c        ****       }
 666              		.loc 1 40 10 is_stmt 0 view .LVU161
 667              	.LBE51:
 668              	.LBE50:
 145:main.c        ****          }
 669              		.loc 1 145 13 is_stmt 1 view .LVU162
 145:main.c        ****          }
 670              		.loc 1 145 22 is_stmt 0 view .LVU163
 671 0078 0122     		movs	r2, #1
 672 007a 0B4B     		ldr	r3, .L45+40
 673 007c 1A80     		strh	r2, [r3]	@ movhi
 674 007e F3E7     		b	.L36
 675              	.L46:
 676              		.align	2
 677              	.L45:
 678 0080 00080040 		.word	1073743872
 679 0084 00000000 		.word	.LANCHOR2
 680 0088 00000000 		.word	tick
 681 008c 00000000 		.word	rxcnt1
 682 0090 00000000 		.word	rxck1
 683 0094 00000000 		.word	rxcnt2
 684 0098 00000000 		.word	rxck2
 685 009c 00000000 		.word	jiffes
 686 00a0 00000000 		.word	.LANCHOR3
 687 00a4 00140140 		.word	1073812480
 688 00a8 00000000 		.word	sec_tick
 689              		.cfi_endproc
 690              	.LFE35:
 692              		.section	.text.adc_init,"ax",%progbits
 693              		.align	1
 694              		.global	adc_init
 695              		.syntax unified
 696              		.thumb
 697              		.thumb_func
 698              		.fpu softvfp
 700              	adc_init:
 701              	.LFB36:
 154:main.c        **** 
 155:main.c        **** 
 156:main.c        **** void adc_init (void)
 157:main.c        **** {
 702              		.loc 1 157 1 is_stmt 1 view -0
 703              		.cfi_startproc
 704              		@ args = 0, pretend = 0, frame = 24
 705              		@ frame_needed = 0, uses_anonymous_args = 0
 158:main.c        ****       ADC_InitTypeDef ADC_InitStructure;
 706              		.loc 1 158 7 view .LVU165
 159:main.c        ****       GPIO_Init_Pin(GPIOC,GPIO_Pin_5,GPIO_Speed_50MHz,GPIO_Mode_AIN);
 707              		.loc 1 159 7 view .LVU166
 157:main.c        ****       ADC_InitTypeDef ADC_InitStructure;
 708              		.loc 1 157 1 is_stmt 0 view .LVU167
 709 0000 7FB5     		push	{r0, r1, r2, r3, r4, r5, r6, lr}
 710              		.cfi_def_cfa_offset 32
 711              		.cfi_offset 14, -4
 712              		.loc 1 159 7 view .LVU168
 713 0002 0023     		movs	r3, #0
 714 0004 0322     		movs	r2, #3
 715 0006 2021     		movs	r1, #32
 716 0008 1D48     		ldr	r0, .L50
 717 000a FFF7FEFF 		bl	GPIO_Init_Pin
 718              	.LVL39:
 160:main.c        ****       /* ADC1 registers reset */
 161:main.c        ****       ADC_DeInit(ADC1);
 719              		.loc 1 161 7 is_stmt 1 view .LVU169
 720 000e 1D48     		ldr	r0, .L50+4
 721 0010 FFF7FEFF 		bl	ADC_DeInit
 722              	.LVL40:
 162:main.c        ****       /* Enable ADC1 */
 163:main.c        ****       ADC_Cmd(ADC1, ENABLE);
 723              		.loc 1 163 7 view .LVU170
 724 0014 0121     		movs	r1, #1
 725 0016 1B48     		ldr	r0, .L50+4
 726 0018 FFF7FEFF 		bl	ADC_Cmd
 727              	.LVL41:
 164:main.c        ****       /* ADC1 configuration */
 165:main.c        ****       ADC_StructInit(&ADC_InitStructure);
 728              		.loc 1 165 7 view .LVU171
 729 001c 6846     		mov	r0, sp
 730 001e FFF7FEFF 		bl	ADC_StructInit
 731              	.LVL42:
 166:main.c        ****       ADC_InitStructure.ADC_Mode = ADC_Mode_InjecSimult;
 732              		.loc 1 166 7 view .LVU172
 167:main.c        ****       ADC_InitStructure.ADC_ScanConvMode = ENABLE;
 733              		.loc 1 167 42 is_stmt 0 view .LVU173
 734 0022 0123     		movs	r3, #1
 735 0024 4FF4A022 		mov	r2, #327680
 168:main.c        ****       ADC_InitStructure.ADC_ContinuousConvMode = DISABLE;
 169:main.c        ****       ADC_InitStructure.ADC_ExternalTrigConv = ADC_ExternalTrigConv_None;
 736              		.loc 1 169 46 view .LVU174
 737 0028 4FF46021 		mov	r1, #917504
 167:main.c        ****       ADC_InitStructure.ADC_ScanConvMode = ENABLE;
 738              		.loc 1 167 42 view .LVU175
 739 002c CDE90023 		strd	r2, r3, [sp]
 168:main.c        ****       ADC_InitStructure.ADC_ContinuousConvMode = DISABLE;
 740              		.loc 1 168 7 is_stmt 1 view .LVU176
 741              		.loc 1 169 46 is_stmt 0 view .LVU177
 742 0030 0022     		movs	r2, #0
 170:main.c        ****       ADC_InitStructure.ADC_DataAlign = ADC_DataAlign_Right;
 171:main.c        ****       ADC_InitStructure.ADC_NbrOfChannel = 1;
 172:main.c        ****       ADC_Init(ADC1, &ADC_InitStructure);
 743              		.loc 1 172 7 view .LVU178
 744 0032 1448     		ldr	r0, .L50+4
 169:main.c        ****       ADC_InitStructure.ADC_DataAlign = ADC_DataAlign_Right;
 745              		.loc 1 169 46 view .LVU179
 746 0034 CDE90221 		strd	r2, r1, [sp, #8]
 170:main.c        ****       ADC_InitStructure.ADC_DataAlign = ADC_DataAlign_Right;
 747              		.loc 1 170 7 is_stmt 1 view .LVU180
 748              		.loc 1 172 7 is_stmt 0 view .LVU181
 749 0038 6946     		mov	r1, sp
 170:main.c        ****       ADC_InitStructure.ADC_DataAlign = ADC_DataAlign_Right;
 750              		.loc 1 170 39 view .LVU182
 751 003a 0492     		str	r2, [sp, #16]
 171:main.c        ****       ADC_Init(ADC1, &ADC_InitStructure);
 752              		.loc 1 171 7 is_stmt 1 view .LVU183
 171:main.c        ****       ADC_Init(ADC1, &ADC_InitStructure);
 753              		.loc 1 171 42 is_stmt 0 view .LVU184
 754 003c 8DF81430 		strb	r3, [sp, #20]
 755              		.loc 1 172 7 is_stmt 1 view .LVU185
 756 0040 FFF7FEFF 		bl	ADC_Init
 757              	.LVL43:
 173:main.c        ****       //Start calibration of ADC1
 174:main.c        ****       ADC_StartCalibration(ADC1);
 758              		.loc 1 174 7 view .LVU186
 759 0044 0F48     		ldr	r0, .L50+4
 760 0046 FFF7FEFF 		bl	ADC_StartCalibration
 761              	.LVL44:
 175:main.c        ****       // Wait for the end of ADCs calibration
 176:main.c        ****       while (ADC_GetCalibrationStatus(ADC1)) {
 762              		.loc 1 176 7 view .LVU187
 763              	.L48:
 177:main.c        ****       }
 764              		.loc 1 177 7 discriminator 1 view .LVU188
 176:main.c        ****       }
 765              		.loc 1 176 13 discriminator 1 view .LVU189
 176:main.c        ****       }
 766              		.loc 1 176 14 is_stmt 0 discriminator 1 view .LVU190
 767 004a 0E48     		ldr	r0, .L50+4
 768 004c FFF7FEFF 		bl	ADC_GetCalibrationStatus
 769              	.LVL45:
 176:main.c        ****       }
 770              		.loc 1 176 13 discriminator 1 view .LVU191
 771 0050 0028     		cmp	r0, #0
 772 0052 FAD1     		bne	.L48
 178:main.c        ****       /* ADC1 Injected conversions configuration */
 179:main.c        ****       ADC_InjectedSequencerLengthConfig(ADC1,1);
 773              		.loc 1 179 7 is_stmt 1 view .LVU192
 774 0054 0121     		movs	r1, #1
 775 0056 0B48     		ldr	r0, .L50+4
 776 0058 FFF7FEFF 		bl	ADC_InjectedSequencerLengthConfig
 777              	.LVL46:
 180:main.c        ****       ADC_InjectedChannelConfig(ADC1,ADC_Channel_15,1,ADC_SampleTime_55Cycles5);
 778              		.loc 1 180 7 view .LVU193
 779 005c 0523     		movs	r3, #5
 780 005e 0122     		movs	r2, #1
 781 0060 0F21     		movs	r1, #15
 782 0062 0848     		ldr	r0, .L50+4
 783 0064 FFF7FEFF 		bl	ADC_InjectedChannelConfig
 784              	.LVL47:
 181:main.c        ****       /* ADC1 Injected conversions trigger is given by software and enabled */
 182:main.c        ****       ADC_ExternalTrigInjectedConvConfig(ADC1, ADC_ExternalTrigInjecConv_None);
 785              		.loc 1 182 7 view .LVU194
 786 0068 4FF4E041 		mov	r1, #28672
 787 006c 0548     		ldr	r0, .L50+4
 788 006e FFF7FEFF 		bl	ADC_ExternalTrigInjectedConvConfig
 789              	.LVL48:
 183:main.c        ****       ADC_ExternalTrigInjectedConvCmd(ADC1,ENABLE);
 790              		.loc 1 183 7 view .LVU195
 791 0072 0121     		movs	r1, #1
 792 0074 0348     		ldr	r0, .L50+4
 793 0076 FFF7FEFF 		bl	ADC_ExternalTrigInjectedConvCmd
 794              	.LVL49:
 184:main.c        **** }
 795              		.loc 1 184 1 is_stmt 0 view .LVU196
 796 007a 07B0     		add	sp, sp, #28
 797              		.cfi_def_cfa_offset 4
 798              		@ sp needed
 799 007c 5DF804FB 		ldr	pc, [sp], #4
 800              	.L51:
 801              		.align	2
 802              	.L50:
 803 0080 00100140 		.word	1073811456
 804 0084 00240140 		.word	1073816576
 805              		.cfi_endproc
 806              	.LFE36:
 808              		.section	.text.timer4_init,"ax",%progbits
 809              		.align	1
 810              		.global	timer4_init
 811              		.syntax unified
 812              		.thumb
 813              		.thumb_func
 814              		.fpu softvfp
 816              	timer4_init:
 817              	.LFB37:
 185:main.c        **** 
 186:main.c        **** 
 187:main.c        **** void timer4_init (void)
 188:main.c        **** {
 818              		.loc 1 188 1 is_stmt 1 view -0
 819              		.cfi_startproc
 820              		@ args = 0, pretend = 0, frame = 24
 821              		@ frame_needed = 0, uses_anonymous_args = 0
 189:main.c        ****       TIM_TimeBaseInitTypeDef TIM_TimeBaseStructure;
 822              		.loc 1 189 7 view .LVU198
 190:main.c        ****       NVIC_InitTypeDef NVIC_InitStructure;
 823              		.loc 1 190 7 view .LVU199
 191:main.c        ****       /* Enable the TIM4 Interrupt */
 192:main.c        ****       NVIC_InitStructure.NVIC_IRQChannel = TIM4_IRQn;
 824              		.loc 1 192 7 view .LVU200
 193:main.c        ****       NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
 825              		.loc 1 193 7 view .LVU201
 194:main.c        ****       NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 826              		.loc 1 194 7 view .LVU202
 188:main.c        ****       TIM_TimeBaseInitTypeDef TIM_TimeBaseStructure;
 827              		.loc 1 188 1 is_stmt 0 view .LVU203
 828 0000 30B5     		push	{r4, r5, lr}
 829              		.cfi_def_cfa_offset 12
 830              		.cfi_offset 4, -12
 831              		.cfi_offset 5, -8
 832              		.cfi_offset 14, -4
 192:main.c        ****       NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
 833              		.loc 1 192 42 view .LVU204
 834 0002 4FF48F73 		mov	r3, #286
 195:main.c        ****       NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 835              		.loc 1 195 45 view .LVU205
 836 0006 0124     		movs	r4, #1
 194:main.c        ****       NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 837              		.loc 1 194 53 view .LVU206
 838 0008 0025     		movs	r5, #0
 188:main.c        ****       TIM_TimeBaseInitTypeDef TIM_TimeBaseStructure;
 839              		.loc 1 188 1 view .LVU207
 840 000a 87B0     		sub	sp, sp, #28
 841              		.cfi_def_cfa_offset 40
 196:main.c        ****       NVIC_Init(&NVIC_InitStructure);
 842              		.loc 1 196 7 view .LVU208
 843 000c 01A8     		add	r0, sp, #4
 192:main.c        ****       NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
 844              		.loc 1 192 42 view .LVU209
 845 000e ADF80430 		strh	r3, [sp, #4]	@ movhi
 194:main.c        ****       NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 846              		.loc 1 194 53 view .LVU210
 847 0012 8DF80650 		strb	r5, [sp, #6]
 195:main.c        ****       NVIC_Init(&NVIC_InitStructure);
 848              		.loc 1 195 7 is_stmt 1 view .LVU211
 195:main.c        ****       NVIC_Init(&NVIC_InitStructure);
 849              		.loc 1 195 45 is_stmt 0 view .LVU212
 850 0016 0294     		str	r4, [sp, #8]
 851              		.loc 1 196 7 is_stmt 1 view .LVU213
 852 0018 FFF7FEFF 		bl	NVIC_Init
 853              	.LVL50:
 197:main.c        ****       /* Time base configuration */
 198:main.c        ****       TIM_TimeBaseStructure.TIM_Period = (71999 / 2);		// 1KHz
 854              		.loc 1 198 7 view .LVU214
 199:main.c        ****       TIM_TimeBaseStructure.TIM_Prescaler = 1;
 855              		.loc 1 199 7 view .LVU215
 200:main.c        ****       TIM_TimeBaseStructure.TIM_ClockDivision = 0;
 856              		.loc 1 200 7 view .LVU216
 201:main.c        ****       TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 857              		.loc 1 201 7 view .LVU217
 202:main.c        ****       TIM_TimeBaseStructure.TIM_RepetitionCounter = 0x0000;
 858              		.loc 1 202 7 view .LVU218
 198:main.c        ****       TIM_TimeBaseStructure.TIM_Prescaler = 1;
 859              		.loc 1 198 40 is_stmt 0 view .LVU219
 860 001c 48F69F43 		movw	r3, #35999
 861              		.loc 1 202 51 view .LVU220
 862 0020 8DF81450 		strb	r5, [sp, #20]
 203:main.c        ****       TIM_TimeBaseInit(TIM4, &TIM_TimeBaseStructure);
 863              		.loc 1 203 7 is_stmt 1 view .LVU221
 864 0024 0A4D     		ldr	r5, .L53
 865 0026 03A9     		add	r1, sp, #12
 866 0028 2846     		mov	r0, r5
 198:main.c        ****       TIM_TimeBaseStructure.TIM_Prescaler = 1;
 867              		.loc 1 198 40 is_stmt 0 view .LVU222
 868 002a 0493     		str	r3, [sp, #16]
 199:main.c        ****       TIM_TimeBaseStructure.TIM_ClockDivision = 0;
 869              		.loc 1 199 43 view .LVU223
 870 002c 0394     		str	r4, [sp, #12]
 871              		.loc 1 203 7 view .LVU224
 872 002e FFF7FEFF 		bl	TIM_TimeBaseInit
 873              	.LVL51:
 204:main.c        ****       TIM_Cmd(TIM4, ENABLE);
 874              		.loc 1 204 7 is_stmt 1 view .LVU225
 875 0032 2146     		mov	r1, r4
 876 0034 2846     		mov	r0, r5
 877 0036 FFF7FEFF 		bl	TIM_Cmd
 878              	.LVL52:
 205:main.c        ****       TIM_ClearFlag(TIM4,TIM_FLAG_Update);
 879              		.loc 1 205 7 view .LVU226
 880 003a 2146     		mov	r1, r4
 881 003c 2846     		mov	r0, r5
 882 003e FFF7FEFF 		bl	TIM_ClearFlag
 883              	.LVL53:
 206:main.c        ****       TIM_ITConfig(TIM4,TIM_IT_Update,ENABLE);
 884              		.loc 1 206 7 view .LVU227
 885 0042 2246     		mov	r2, r4
 886 0044 2146     		mov	r1, r4
 887 0046 2846     		mov	r0, r5
 888 0048 FFF7FEFF 		bl	TIM_ITConfig
 889              	.LVL54:
 207:main.c        **** }
 890              		.loc 1 207 1 is_stmt 0 view .LVU228
 891 004c 07B0     		add	sp, sp, #28
 892              		.cfi_def_cfa_offset 12
 893              		@ sp needed
 894 004e 30BD     		pop	{r4, r5, pc}
 895              	.L54:
 896              		.align	2
 897              	.L53:
 898 0050 00080040 		.word	1073743872
 899              		.cfi_endproc
 900              	.LFE37:
 902              		.section	.rodata.main_display.str1.1,"aMS",%progbits,1
 903              	.LC0:
 904 0000 3C00     		.ascii	"<\000"
 905              	.LC1:
 906 0002 3E00     		.ascii	">\000"
 907              	.LC2:
 908 0004 494900   		.ascii	"II\000"
 909              	.LC3:
 910 0007 493E00   		.ascii	"I>\000"
 911              	.LC4:
 912 000a 3E3E00   		.ascii	">>\000"
 913              	.LC5:
 914 000d 2B00     		.ascii	"+\000"
 915              	.LC6:
 916 000f 2D00     		.ascii	"-\000"
 917              	.LC7:
 918 0011 6C697374 		.ascii	"list\000"
 918      00
 919              	.LC8:
 920 0016 696E6600 		.ascii	"inf\000"
 921              		.section	.text.main_display,"ax",%progbits
 922              		.align	1
 923              		.global	main_display
 924              		.syntax unified
 925              		.thumb
 926              		.thumb_func
 927              		.fpu softvfp
 929              	main_display:
 930              	.LFB38:
 208:main.c        **** 
 209:main.c        **** /*
 210:main.c        **** void sw_read (void)
 211:main.c        **** {
 212:main.c        ****       if (GPIO_ReadInputDataBit(GPIOD,GPIO_Pin_0) == RESET) {	// Select
 213:main.c        ****          sw_cnt1++;
 214:main.c        ****          if (sw_cnt1 >= 10) {
 215:main.c        ****             sw_cnt1 = 0;
 216:main.c        ****             if ((sw_value & 0x01) == 0)	{
 217:main.c        ****                sw_value |= 0x01;
 218:main.c        ****                if (play_mp3) play_mp3 = 0;else play_mp3 = 1;
 219:main.c        ****             }
 220:main.c        ****          }
 221:main.c        ****       } else {
 222:main.c        ****       	 sw_cnt1 = 0;
 223:main.c        ****       	 sw_value &= ~(0x01);
 224:main.c        ****       }
 225:main.c        ****       if (GPIO_ReadInputDataBit(GPIOD,GPIO_Pin_1) == RESET) {	// Down
 226:main.c        ****          sw_cnt2++;
 227:main.c        ****          if (sw_cnt2 >= 10) {
 228:main.c        ****             sw_cnt2 = 0;
 229:main.c        ****             if ((sw_value & 0x02) == 0)	{
 230:main.c        ****                sw_value |= 0x02;
 231:main.c        ****                play_prev();
 232:main.c        ****             }
 233:main.c        ****          }
 234:main.c        ****       } else {
 235:main.c        ****       	 sw_cnt2 = 0;
 236:main.c        ****       	 sw_value &= ~(0x02);
 237:main.c        ****       }
 238:main.c        ****       if (GPIO_ReadInputDataBit(GPIOD,GPIO_Pin_2) == RESET) {	// Left
 239:main.c        ****          sw_cnt3++;
 240:main.c        ****          if (sw_cnt3 >= 10) {
 241:main.c        ****             sw_cnt3 = 0;
 242:main.c        ****             if ((sw_value & 0x04) == 0)	{
 243:main.c        ****                sw_value |= 0x04;
 244:main.c        ****                mp3_seek(0);
 245:main.c        ****             }
 246:main.c        ****          }
 247:main.c        ****       } else {
 248:main.c        ****          sw_cnt3 = 0;
 249:main.c        ****       	 sw_value &= ~(0x04);
 250:main.c        ****       }
 251:main.c        ****       if (GPIO_ReadInputDataBit(GPIOD,GPIO_Pin_3) == RESET) {	// Right
 252:main.c        ****          sw_cnt4++;
 253:main.c        ****          if (sw_cnt4 >= 10) {
 254:main.c        ****             sw_cnt4 = 0;
 255:main.c        ****             if ((sw_value & 0x08) == 0)	{
 256:main.c        ****                sw_value |= 0x08;
 257:main.c        ****                mp3_seek(1);
 258:main.c        ****             }
 259:main.c        ****          }
 260:main.c        ****       } else {
 261:main.c        ****          sw_cnt4 = 0;
 262:main.c        ****       	 sw_value &= ~(0x08);
 263:main.c        ****       }
 264:main.c        ****       if (GPIO_ReadInputDataBit(GPIOD,GPIO_Pin_4) == RESET) {	// Up
 265:main.c        ****          sw_cnt5++;
 266:main.c        ****          if (sw_cnt5 >= 10) {
 267:main.c        ****             sw_cnt5 = 0;
 268:main.c        ****             if ((sw_value & 0x10) == 0)	{
 269:main.c        ****                sw_value |= 0x10;
 270:main.c        ****                play_next();
 271:main.c        ****             }
 272:main.c        ****          }
 273:main.c        ****       } else {
 274:main.c        ****          sw_cnt5 = 0;
 275:main.c        ****       	 sw_value &= ~(0x10);
 276:main.c        ****       }
 277:main.c        **** }
 278:main.c        **** 
 279:main.c        **** */
 280:main.c        **** 
 281:main.c        **** void main_display(){
 931              		.loc 1 281 20 is_stmt 1 view -0
 932              		.cfi_startproc
 933              		@ args = 0, pretend = 0, frame = 0
 934              		@ frame_needed = 0, uses_anonymous_args = 0
 282:main.c        ****      FLASH_Lock();
 935              		.loc 1 282 6 view .LVU230
 281:main.c        ****      FLASH_Lock();
 936              		.loc 1 281 20 is_stmt 0 view .LVU231
 937 0000 08B5     		push	{r3, lr}
 938              		.cfi_def_cfa_offset 8
 939              		.cfi_offset 3, -8
 940              		.cfi_offset 14, -4
 941              		.loc 1 282 6 view .LVU232
 942 0002 FFF7FEFF 		bl	FLASH_Lock
 943              	.LVL55:
 283:main.c        ****       //timer4_init();
 284:main.c        ****       serial_init();
 944              		.loc 1 284 7 is_stmt 1 view .LVU233
 945 0006 FFF7FEFF 		bl	serial_init
 946              	.LVL56:
 285:main.c        ****       lcd_init();
 947              		.loc 1 285 7 view .LVU234
 948 000a FFF7FEFF 		bl	lcd_init
 949              	.LVL57:
 286:main.c        **** 	  touch_init();
 950              		.loc 1 286 4 view .LVU235
 951 000e FFF7FEFF 		bl	touch_init
 952              	.LVL58:
 287:main.c        ****       adc_init();
 953              		.loc 1 287 7 view .LVU236
 954 0012 FFF7FEFF 		bl	adc_init
 955              	.LVL59:
 288:main.c        **** 	  mp3_init();
 956              		.loc 1 288 4 view .LVU237
 957 0016 FFF7FEFF 		bl	mp3_init
 958              	.LVL60:
 289:main.c        **** 	  //init_rtc();
 290:main.c        **** 	  draw_apple_logo(350,570);
 959              		.loc 1 290 4 view .LVU238
 960 001a 40F23A21 		movw	r1, #570
 961 001e 4FF4AF70 		mov	r0, #350
 962 0022 FFF7FEFF 		bl	draw_apple_logo
 963              	.LVL61:
 291:main.c        **** 	  lcd_draw_rectangle(10,0,1000,150);
 964              		.loc 1 291 4 view .LVU239
 965 0026 9623     		movs	r3, #150
 966 0028 E822     		movs	r2, #232
 967 002a 0021     		movs	r1, #0
 968 002c 0A20     		movs	r0, #10
 969 002e FFF7FEFF 		bl	lcd_draw_rectangle
 970              	.LVL62:
 292:main.c        **** 	  
 293:main.c        **** 	  lcd_printf(2,14,"<");
 971              		.loc 1 293 4 view .LVU240
 972 0032 0E21     		movs	r1, #14
 973 0034 0220     		movs	r0, #2
 974 0036 164A     		ldr	r2, .L59
 975 0038 FFF7FEFF 		bl	lcd_printf
 976              	.LVL63:
 294:main.c        **** 	  lcd_printf(26,14,">");
 977              		.loc 1 294 4 view .LVU241
 978 003c 0E21     		movs	r1, #14
 979 003e 1A20     		movs	r0, #26
 980 0040 144A     		ldr	r2, .L59+4
 981 0042 FFF7FEFF 		bl	lcd_printf
 982              	.LVL64:
 295:main.c        **** 	  if (play_mp3) lcd_printf(14,14,"II");
 983              		.loc 1 295 4 view .LVU242
 984              		.loc 1 295 8 is_stmt 0 view .LVU243
 985 0046 144B     		ldr	r3, .L59+8
 986 0048 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 987              		.loc 1 295 7 view .LVU244
 988 004a FBB1     		cbz	r3, .L56
 989              		.loc 1 295 18 is_stmt 1 discriminator 1 view .LVU245
 990 004c 134A     		ldr	r2, .L59+12
 991              	.L58:
 296:main.c        **** 	  else lcd_printf(14,14,"I>");
 992              		.loc 1 296 9 is_stmt 0 view .LVU246
 993 004e 0E21     		movs	r1, #14
 994 0050 0846     		mov	r0, r1
 995 0052 FFF7FEFF 		bl	lcd_printf
 996              	.LVL65:
 297:main.c        **** 	  lcd_printf(14,10,">>");
 997              		.loc 1 297 4 is_stmt 1 view .LVU247
 998 0056 0A21     		movs	r1, #10
 999 0058 0E20     		movs	r0, #14
 1000 005a 114A     		ldr	r2, .L59+16
 1001 005c FFF7FEFF 		bl	lcd_printf
 1002              	.LVL66:
 298:main.c        **** 	  //lcd_printf(13,18,"<<");
 299:main.c        **** 	  lcd_printf(26,10,"+");
 1003              		.loc 1 299 4 view .LVU248
 1004 0060 0A21     		movs	r1, #10
 1005 0062 1A20     		movs	r0, #26
 1006 0064 0F4A     		ldr	r2, .L59+20
 1007 0066 FFF7FEFF 		bl	lcd_printf
 1008              	.LVL67:
 300:main.c        **** 	  lcd_printf(2,10,"-");
 1009              		.loc 1 300 4 view .LVU249
 1010 006a 0A21     		movs	r1, #10
 1011 006c 0220     		movs	r0, #2
 1012 006e 0E4A     		ldr	r2, .L59+24
 1013 0070 FFF7FEFF 		bl	lcd_printf
 1014              	.LVL68:
 301:main.c        **** 	  lcd_printf(1,18,"list");
 1015              		.loc 1 301 4 view .LVU250
 1016 0074 1221     		movs	r1, #18
 1017 0076 0120     		movs	r0, #1
 1018 0078 0C4A     		ldr	r2, .L59+28
 1019 007a FFF7FEFF 		bl	lcd_printf
 1020              	.LVL69:
 302:main.c        **** 	  lcd_printf(25,18,"inf");
 1021              		.loc 1 302 4 view .LVU251
 303:main.c        **** 
 304:main.c        **** }
 1022              		.loc 1 304 1 is_stmt 0 view .LVU252
 1023 007e BDE80840 		pop	{r3, lr}
 1024              		.cfi_remember_state
 1025              		.cfi_restore 14
 1026              		.cfi_restore 3
 1027              		.cfi_def_cfa_offset 0
 302:main.c        **** 	  lcd_printf(25,18,"inf");
 1028              		.loc 1 302 4 view .LVU253
 1029 0082 1221     		movs	r1, #18
 1030 0084 1920     		movs	r0, #25
 1031 0086 0A4A     		ldr	r2, .L59+32
 1032 0088 FFF7FEBF 		b	lcd_printf
 1033              	.LVL70:
 1034              	.L56:
 1035              		.cfi_restore_state
 296:main.c        **** 	  lcd_printf(14,10,">>");
 1036              		.loc 1 296 9 is_stmt 1 view .LVU254
 1037 008c 094A     		ldr	r2, .L59+36
 1038 008e DEE7     		b	.L58
 1039              	.L60:
 1040              		.align	2
 1041              	.L59:
 1042 0090 00000000 		.word	.LC0
 1043 0094 02000000 		.word	.LC1
 1044 0098 00000000 		.word	play_mp3
 1045 009c 04000000 		.word	.LC2
 1046 00a0 0A000000 		.word	.LC4
 1047 00a4 0D000000 		.word	.LC5
 1048 00a8 0F000000 		.word	.LC6
 1049 00ac 11000000 		.word	.LC7
 1050 00b0 16000000 		.word	.LC8
 1051 00b4 07000000 		.word	.LC3
 1052              		.cfi_endproc
 1053              	.LFE38:
 1055              		.section	.text.select_music,"ax",%progbits
 1056              		.align	1
 1057              		.global	select_music
 1058              		.syntax unified
 1059              		.thumb
 1060              		.thumb_func
 1061              		.fpu softvfp
 1063              	select_music:
 1064              	.LVL71:
 1065              	.LFB40:
 305:main.c        **** 
 306:main.c        **** void touch_read (unsigned short *x,unsigned short *y){
 307:main.c        **** 
 308:main.c        **** 	
 309:main.c        **** 	if ((*x>=600&&*x<=1050)&&(*y>=600&&*y<=800)) {	// Select
 310:main.c        ****         sw_cnt1++;
 311:main.c        ****         if (sw_cnt1 >= 40) {
 312:main.c        ****             sw_cnt1 = 0;
 313:main.c        ****             if ((sw_value & 0x01) == 0)	{
 314:main.c        ****                sw_value |= 0x01;
 315:main.c        ****                if (play_mp3) {
 316:main.c        **** 			   play_mp3 = 0;
 317:main.c        **** 			   lcd_printf(14,14,"I>");
 318:main.c        **** 			   }
 319:main.c        **** 			   
 320:main.c        **** 			   else {
 321:main.c        **** 			   play_mp3 = 1;
 322:main.c        **** 			   lcd_printf(14,14,"II");
 323:main.c        **** 			   }
 324:main.c        **** 			   
 325:main.c        ****             }
 326:main.c        ****         }
 327:main.c        ****     } 
 328:main.c        **** 	 else {
 329:main.c        ****       	sw_cnt1 = 0;
 330:main.c        ****       	sw_value &= ~(0x01);
 331:main.c        ****     }
 332:main.c        ****     if ((*x>=1300&&*x<=1800)&&(*y>=600&&*y<=800)) {	// Right
 333:main.c        ****          sw_cnt2++;
 334:main.c        ****          if (sw_cnt2 >= 40) {
 335:main.c        ****             sw_cnt2 = 0;
 336:main.c        ****             if ((sw_value & 0x02) == 0)	{
 337:main.c        ****                sw_value |= 0x02;
 338:main.c        ****                play_prev();
 339:main.c        ****             }
 340:main.c        ****          }
 341:main.c        ****     } 
 342:main.c        **** 	else {
 343:main.c        ****       	sw_cnt2 = 0;
 344:main.c        ****       	sw_value &= ~(0x02);
 345:main.c        ****     }
 346:main.c        **** 	
 347:main.c        ****     if ((*x==3000)&&(*y==3000)) {	// -2
 348:main.c        ****         sw_cnt3++;
 349:main.c        ****         if (sw_cnt3 >= 40) {
 350:main.c        ****             sw_cnt3 = 0;
 351:main.c        ****             if ((sw_value & 0x04) == 0)	{
 352:main.c        ****                sw_value |= 0x04;
 353:main.c        ****                mp3_seek(0);
 354:main.c        ****             }
 355:main.c        ****         }
 356:main.c        ****     } 
 357:main.c        **** 	else{
 358:main.c        ****         sw_cnt3 = 0;
 359:main.c        ****       	sw_value &= ~(0x04);
 360:main.c        ****     }
 361:main.c        **** 	
 362:main.c        ****     if ((*x>=600&&*x<=1000)&&(*y>=900&&*y<=1150)) {	// x2
 363:main.c        ****         sw_cnt4++;
 364:main.c        ****         if (sw_cnt4 >= 40) {
 365:main.c        ****             sw_cnt4 = 0;
 366:main.c        ****             if ((sw_value & 0x08) == 0)	{
 367:main.c        ****                sw_value |= 0x08;
 368:main.c        ****                mp3_seek(1);
 369:main.c        ****             }
 370:main.c        ****         }
 371:main.c        ****     } 
 372:main.c        **** 	else {
 373:main.c        ****         sw_cnt4 = 0;
 374:main.c        ****       	sw_value &= ~(0x08);
 375:main.c        ****     }
 376:main.c        ****     if ((*x>=100&&*x<=400)&&(*y>=600&&*y<=800)) {	// Left
 377:main.c        ****         sw_cnt5++;
 378:main.c        ****         if (sw_cnt5 >= 40) {
 379:main.c        ****             sw_cnt5 = 0;
 380:main.c        ****             if ((sw_value & 0x10) == 0)	{
 381:main.c        ****                sw_value |= 0x10;
 382:main.c        ****                play_next();
 383:main.c        ****             }
 384:main.c        ****         }
 385:main.c        **** 	} 
 386:main.c        **** 	else {
 387:main.c        ****         sw_cnt5 = 0;
 388:main.c        ****       	sw_value &= ~(0x10);
 389:main.c        ****     }	
 390:main.c        **** 	if ((*x>=1300&&*x<=1800)&&(*y>=900&&*y<=1150)) {	// volume up
 391:main.c        **** 		volume--;
 392:main.c        **** 		if(volume==0)volume++;
 393:main.c        **** 	} 
 394:main.c        **** 	
 395:main.c        **** 	
 396:main.c        **** 	if ((*x>=100&&*x<=400)&&(*y>=900&&*y<=1150)) {	//volume down
 397:main.c        **** 		volume++;
 398:main.c        **** 		if(volume>127)volume=127;
 399:main.c        **** 	} 
 400:main.c        **** 	if ((*x>=1300&&*x<=1800)&&(*y>=200&&*y<=400)) {	// information
 401:main.c        **** 		unsigned short x2,y2;
 402:main.c        **** 		display_id3v1_tag();
 403:main.c        **** 		lcd_printf(1,18,"                         <--");
 404:main.c        **** 		while(1){
 405:main.c        **** 			touch_process(&x2,&y2);
 406:main.c        **** 			if(go_back(x2,y2)){
 407:main.c        **** 				xLoc=1,yLoc=1;
 408:main.c        **** 				break;
 409:main.c        **** 			}
 410:main.c        **** 		}
 411:main.c        **** 	} 
 412:main.c        **** 	if ((*x>=100&&*x<=400)&&(*y>=200&&*y<=400)) {	// playlist
 413:main.c        **** 		unsigned short x2,y2;
 414:main.c        **** 		display_id3v1_tag();
 415:main.c        **** 		show_playlist();
 416:main.c        **** 		lcd_printf(1,18,"                         <--");
 417:main.c        **** 		while(1){
 418:main.c        **** 			touch_process(&x2,&y2);
 419:main.c        **** 			if(go_back(x2,y2)){
 420:main.c        **** 				xLoc=1,yLoc=1;
 421:main.c        **** 				break;
 422:main.c        **** 			}
 423:main.c        **** 		}
 424:main.c        **** 	} 
 425:main.c        **** 	
 426:main.c        **** 	xLoc=0;
 427:main.c        **** 	yLoc=0;
 428:main.c        **** 			   		   
 429:main.c        **** }
 430:main.c        **** 
 431:main.c        **** int select_music(unsigned short x,unsigned short y){
 1066              		.loc 1 431 52 view -0
 1067              		.cfi_startproc
 1068              		@ args = 0, pretend = 0, frame = 0
 1069              		@ frame_needed = 0, uses_anonymous_args = 0
 432:main.c        **** 	if ((x>=1300&&x<=1800)&&(y>=200&&y<=400)) {	// go back
 1070              		.loc 1 432 2 view .LVU256
 1071              		.loc 1 432 5 is_stmt 0 view .LVU257
 1072 0000 A0F21450 		subw	r0, r0, #1300
 1073              	.LVL72:
 1074              		.loc 1 432 5 view .LVU258
 1075 0004 B0F5FA7F 		cmp	r0, #500
 431:main.c        **** 	if ((x>=1300&&x<=1800)&&(y>=200&&y<=400)) {	// go back
 1076              		.loc 1 431 52 view .LVU259
 1077 0008 08B5     		push	{r3, lr}
 1078              		.cfi_def_cfa_offset 8
 1079              		.cfi_offset 3, -8
 1080              		.cfi_offset 14, -4
 1081              		.loc 1 432 5 view .LVU260
 1082 000a 08D8     		bhi	.L64
 1083              		.loc 1 432 24 discriminator 1 view .LVU261
 1084 000c C839     		subs	r1, r1, #200
 1085              	.LVL73:
 1086              		.loc 1 432 24 discriminator 1 view .LVU262
 1087 000e C829     		cmp	r1, #200
 1088 0010 05D8     		bhi	.L64
 433:main.c        ****        main_display();
 1089              		.loc 1 433 8 is_stmt 1 view .LVU263
 1090 0012 FFF7FEFF 		bl	main_display
 1091              	.LVL74:
 434:main.c        **** 	   mp3_displayinit();
 1092              		.loc 1 434 5 view .LVU264
 1093 0016 FFF7FEFF 		bl	mp3_displayinit
 1094              	.LVL75:
 435:main.c        **** 	   return 1;
 1095              		.loc 1 435 5 view .LVU265
 1096              		.loc 1 435 12 is_stmt 0 view .LVU266
 1097 001a 0120     		movs	r0, #1
 1098              	.L61:
 436:main.c        **** 	}
 437:main.c        **** 	return 0;
 438:main.c        **** }
 1099              		.loc 1 438 1 view .LVU267
 1100 001c 08BD     		pop	{r3, pc}
 1101              	.L64:
 437:main.c        **** }
 1102              		.loc 1 437 9 view .LVU268
 1103 001e 0020     		movs	r0, #0
 1104 0020 FCE7     		b	.L61
 1105              		.cfi_endproc
 1106              	.LFE40:
 1108              		.section	.text.go_back,"ax",%progbits
 1109              		.align	1
 1110              		.global	go_back
 1111              		.syntax unified
 1112              		.thumb
 1113              		.thumb_func
 1114              		.fpu softvfp
 1116              	go_back:
 1117              	.LVL76:
 1118              	.LFB41:
 439:main.c        **** int go_back(unsigned short x,unsigned short y){
 1119              		.loc 1 439 47 is_stmt 1 view -0
 1120              		.cfi_startproc
 1121              		@ args = 0, pretend = 0, frame = 0
 1122              		@ frame_needed = 0, uses_anonymous_args = 0
 440:main.c        **** 	if ((x>=1300&&x<=1800)&&(y>=200&&y<=400)) {	// go back
 1123              		.loc 1 440 2 view .LVU270
 1124              		.loc 1 440 5 is_stmt 0 view .LVU271
 1125 0000 A0F21450 		subw	r0, r0, #1300
 1126              	.LVL77:
 1127              		.loc 1 440 5 view .LVU272
 1128 0004 B0F5FA7F 		cmp	r0, #500
 439:main.c        **** int go_back(unsigned short x,unsigned short y){
 1129              		.loc 1 439 47 view .LVU273
 1130 0008 08B5     		push	{r3, lr}
 1131              		.cfi_def_cfa_offset 8
 1132              		.cfi_offset 3, -8
 1133              		.cfi_offset 14, -4
 1134              		.loc 1 440 5 view .LVU274
 1135 000a 08D8     		bhi	.L68
 1136              	.LVL78:
 1137              	.LBB54:
 1138              	.LBI54:
 439:main.c        **** int go_back(unsigned short x,unsigned short y){
 1139              		.loc 1 439 5 is_stmt 1 view .LVU275
 1140              	.LBB55:
 1141              		.loc 1 440 24 is_stmt 0 view .LVU276
 1142 000c C839     		subs	r1, r1, #200
 1143              	.LVL79:
 1144              		.loc 1 440 24 view .LVU277
 1145 000e C829     		cmp	r1, #200
 1146 0010 05D8     		bhi	.L68
 441:main.c        ****        main_display();
 1147              		.loc 1 441 8 is_stmt 1 view .LVU278
 1148 0012 FFF7FEFF 		bl	main_display
 1149              	.LVL80:
 442:main.c        **** 	   mp3_displayinit();
 1150              		.loc 1 442 5 view .LVU279
 1151 0016 FFF7FEFF 		bl	mp3_displayinit
 1152              	.LVL81:
 443:main.c        **** 	   return 1;
 1153              		.loc 1 443 5 view .LVU280
 1154              		.loc 1 443 12 is_stmt 0 view .LVU281
 1155 001a 0120     		movs	r0, #1
 1156              	.LVL82:
 1157              	.L65:
 1158              		.loc 1 443 12 view .LVU282
 1159              	.LBE55:
 1160              	.LBE54:
 444:main.c        **** 	}
 445:main.c        **** 	return 0;
 446:main.c        **** }
 1161              		.loc 1 446 1 view .LVU283
 1162 001c 08BD     		pop	{r3, pc}
 1163              	.L68:
 445:main.c        **** }
 1164              		.loc 1 445 9 view .LVU284
 1165 001e 0020     		movs	r0, #0
 1166 0020 FCE7     		b	.L65
 1167              		.cfi_endproc
 1168              	.LFE41:
 1170              		.section	.rodata.touch_read.str1.1,"aMS",%progbits,1
 1171              	.LC9:
 1172 0000 20202020 		.ascii	"                         <--\000"
 1172      20202020 
 1172      20202020 
 1172      20202020 
 1172      20202020 
 1173              		.section	.text.touch_read,"ax",%progbits
 1174              		.align	1
 1175              		.global	touch_read
 1176              		.syntax unified
 1177              		.thumb
 1178              		.thumb_func
 1179              		.fpu softvfp
 1181              	touch_read:
 1182              	.LVL83:
 1183              	.LFB39:
 306:main.c        **** 
 1184              		.loc 1 306 54 is_stmt 1 view -0
 1185              		.cfi_startproc
 1186              		@ args = 0, pretend = 0, frame = 8
 1187              		@ frame_needed = 0, uses_anonymous_args = 0
 309:main.c        ****         sw_cnt1++;
 1188              		.loc 1 309 2 view .LVU286
 309:main.c        ****         sw_cnt1++;
 1189              		.loc 1 309 14 is_stmt 0 view .LVU287
 1190 0000 0388     		ldrh	r3, [r0]
 306:main.c        **** 
 1191              		.loc 1 306 54 view .LVU288
 1192 0002 2DE9F341 		push	{r0, r1, r4, r5, r6, r7, r8, lr}
 1193              		.cfi_def_cfa_offset 32
 1194              		.cfi_offset 4, -24
 1195              		.cfi_offset 5, -20
 1196              		.cfi_offset 6, -16
 1197              		.cfi_offset 7, -12
 1198              		.cfi_offset 8, -8
 1199              		.cfi_offset 14, -4
 309:main.c        ****         sw_cnt1++;
 1200              		.loc 1 309 14 view .LVU289
 1201 0006 A3F51673 		sub	r3, r3, #600
 309:main.c        ****         sw_cnt1++;
 1202              		.loc 1 309 5 view .LVU290
 1203 000a 9BB2     		uxth	r3, r3
 1204 000c B3F5E17F 		cmp	r3, #450
 306:main.c        **** 
 1205              		.loc 1 306 54 view .LVU291
 1206 0010 0546     		mov	r5, r0
 1207 0012 0E46     		mov	r6, r1
 1208 0014 AC4B     		ldr	r3, .L105
 1209 0016 AD4C     		ldr	r4, .L105+4
 309:main.c        ****         sw_cnt1++;
 1210              		.loc 1 309 5 view .LVU292
 1211 0018 00F23281 		bhi	.L70
 309:main.c        ****         sw_cnt1++;
 1212              		.loc 1 309 35 discriminator 1 view .LVU293
 1213 001c 0A88     		ldrh	r2, [r1]
 1214 001e A2F51672 		sub	r2, r2, #600
 309:main.c        ****         sw_cnt1++;
 1215              		.loc 1 309 25 discriminator 1 view .LVU294
 1216 0022 92B2     		uxth	r2, r2
 1217 0024 C82A     		cmp	r2, #200
 1218 0026 00F22B81 		bhi	.L70
 310:main.c        ****         if (sw_cnt1 >= 40) {
 1219              		.loc 1 310 9 is_stmt 1 view .LVU295
 310:main.c        ****         if (sw_cnt1 >= 40) {
 1220              		.loc 1 310 16 is_stmt 0 view .LVU296
 1221 002a 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 1222 002c 0132     		adds	r2, r2, #1
 1223 002e D2B2     		uxtb	r2, r2
 1224 0030 1A70     		strb	r2, [r3]
 311:main.c        ****             sw_cnt1 = 0;
 1225              		.loc 1 311 9 is_stmt 1 view .LVU297
 311:main.c        ****             sw_cnt1 = 0;
 1226              		.loc 1 311 21 is_stmt 0 view .LVU298
 1227 0032 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 311:main.c        ****             sw_cnt1 = 0;
 1228              		.loc 1 311 12 view .LVU299
 1229 0034 272A     		cmp	r2, #39
 1230 0036 14D9     		bls	.L72
 312:main.c        ****             if ((sw_value & 0x01) == 0)	{
 1231              		.loc 1 312 13 is_stmt 1 view .LVU300
 312:main.c        ****             if ((sw_value & 0x01) == 0)	{
 1232              		.loc 1 312 21 is_stmt 0 view .LVU301
 1233 0038 0022     		movs	r2, #0
 1234 003a 1A70     		strb	r2, [r3]
 313:main.c        ****                sw_value |= 0x01;
 1235              		.loc 1 313 13 is_stmt 1 view .LVU302
 313:main.c        ****                sw_value |= 0x01;
 1236              		.loc 1 313 27 is_stmt 0 view .LVU303
 1237 003c 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 313:main.c        ****                sw_value |= 0x01;
 1238              		.loc 1 313 16 view .LVU304
 1239 003e 13F00103 		ands	r3, r3, #1
 1240 0042 0ED1     		bne	.L72
 314:main.c        ****                if (play_mp3) {
 1241              		.loc 1 314 16 is_stmt 1 view .LVU305
 314:main.c        ****                if (play_mp3) {
 1242              		.loc 1 314 25 is_stmt 0 view .LVU306
 1243 0044 2278     		ldrb	r2, [r4]	@ zero_extendqisi2
 1244 0046 42F00102 		orr	r2, r2, #1
 1245 004a 2270     		strb	r2, [r4]
 315:main.c        **** 			   play_mp3 = 0;
 1246              		.loc 1 315 16 is_stmt 1 view .LVU307
 315:main.c        **** 			   play_mp3 = 0;
 1247              		.loc 1 315 20 is_stmt 0 view .LVU308
 1248 004c A04A     		ldr	r2, .L105+8
 1249 004e 1178     		ldrb	r1, [r2]	@ zero_extendqisi2
 1250              	.LVL84:
 315:main.c        **** 			   play_mp3 = 0;
 1251              		.loc 1 315 19 view .LVU309
 1252 0050 0029     		cmp	r1, #0
 1253 0052 00F01181 		beq	.L74
 316:main.c        **** 			   lcd_printf(14,14,"I>");
 1254              		.loc 1 316 7 is_stmt 1 view .LVU310
 316:main.c        **** 			   lcd_printf(14,14,"I>");
 1255              		.loc 1 316 16 is_stmt 0 view .LVU311
 1256 0056 1370     		strb	r3, [r2]
 317:main.c        **** 			   }
 1257              		.loc 1 317 7 is_stmt 1 view .LVU312
 1258 0058 9E4A     		ldr	r2, .L105+12
 1259              	.L104:
 322:main.c        **** 			   }
 1260              		.loc 1 322 7 is_stmt 0 view .LVU313
 1261 005a 0E21     		movs	r1, #14
 1262 005c 0846     		mov	r0, r1
 1263              	.LVL85:
 322:main.c        **** 			   }
 1264              		.loc 1 322 7 view .LVU314
 1265 005e FFF7FEFF 		bl	lcd_printf
 1266              	.LVL86:
 1267              	.L72:
 332:main.c        ****          sw_cnt2++;
 1268              		.loc 1 332 5 is_stmt 1 view .LVU315
 332:main.c        ****          sw_cnt2++;
 1269              		.loc 1 332 18 is_stmt 0 view .LVU316
 1270 0062 2B88     		ldrh	r3, [r5]
 1271 0064 9C4F     		ldr	r7, .L105+16
 1272 0066 A3F21453 		subw	r3, r3, #1300
 332:main.c        ****          sw_cnt2++;
 1273              		.loc 1 332 8 view .LVU317
 1274 006a 9BB2     		uxth	r3, r3
 1275 006c B3F5FA7F 		cmp	r3, #500
 1276 0070 DFF88482 		ldr	r8, .L105+48
 1277 0074 994B     		ldr	r3, .L105+20
 1278 0076 00F20A81 		bhi	.L75
 332:main.c        ****          sw_cnt2++;
 1279              		.loc 1 332 39 discriminator 1 view .LVU318
 1280 007a 3288     		ldrh	r2, [r6]
 1281 007c A2F51672 		sub	r2, r2, #600
 332:main.c        ****          sw_cnt2++;
 1282              		.loc 1 332 29 discriminator 1 view .LVU319
 1283 0080 92B2     		uxth	r2, r2
 1284 0082 C82A     		cmp	r2, #200
 1285 0084 00F20381 		bhi	.L75
 333:main.c        ****          if (sw_cnt2 >= 40) {
 1286              		.loc 1 333 10 is_stmt 1 view .LVU320
 333:main.c        ****          if (sw_cnt2 >= 40) {
 1287              		.loc 1 333 17 is_stmt 0 view .LVU321
 1288 0088 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 1289 008a 0132     		adds	r2, r2, #1
 1290 008c D2B2     		uxtb	r2, r2
 1291 008e 1A70     		strb	r2, [r3]
 334:main.c        ****             sw_cnt2 = 0;
 1292              		.loc 1 334 10 is_stmt 1 view .LVU322
 334:main.c        ****             sw_cnt2 = 0;
 1293              		.loc 1 334 22 is_stmt 0 view .LVU323
 1294 0090 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 334:main.c        ****             sw_cnt2 = 0;
 1295              		.loc 1 334 13 view .LVU324
 1296 0092 272A     		cmp	r2, #39
 1297 0094 40F21181 		bls	.L78
 335:main.c        ****             if ((sw_value & 0x02) == 0)	{
 1298              		.loc 1 335 13 is_stmt 1 view .LVU325
 335:main.c        ****             if ((sw_value & 0x02) == 0)	{
 1299              		.loc 1 335 21 is_stmt 0 view .LVU326
 1300 0098 0022     		movs	r2, #0
 1301 009a 1A70     		strb	r2, [r3]
 336:main.c        ****                sw_value |= 0x02;
 1302              		.loc 1 336 13 is_stmt 1 view .LVU327
 336:main.c        ****                sw_value |= 0x02;
 1303              		.loc 1 336 27 is_stmt 0 view .LVU328
 1304 009c 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 336:main.c        ****                sw_value |= 0x02;
 1305              		.loc 1 336 16 view .LVU329
 1306 009e 9907     		lsls	r1, r3, #30
 1307 00a0 00F10B81 		bmi	.L78
 337:main.c        ****                play_prev();
 1308              		.loc 1 337 16 is_stmt 1 view .LVU330
 337:main.c        ****                play_prev();
 1309              		.loc 1 337 25 is_stmt 0 view .LVU331
 1310 00a4 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 1311 00a6 43F00203 		orr	r3, r3, #2
 1312 00aa 2370     		strb	r3, [r4]
 338:main.c        ****             }
 1313              		.loc 1 338 16 is_stmt 1 view .LVU332
 1314 00ac FFF7FEFF 		bl	play_prev
 1315              	.LVL87:
 1316              	.L77:
 347:main.c        ****         sw_cnt3++;
 1317              		.loc 1 347 5 view .LVU333
 347:main.c        ****         sw_cnt3++;
 1318              		.loc 1 347 8 is_stmt 0 view .LVU334
 1319 00b0 40F6B832 		movw	r2, #3000
 1320 00b4 2B88     		ldrh	r3, [r5]
 1321 00b6 9342     		cmp	r3, r2
 1322 00b8 40F0FF80 		bne	.L78
 347:main.c        ****         sw_cnt3++;
 1323              		.loc 1 347 19 discriminator 1 view .LVU335
 1324 00bc 3288     		ldrh	r2, [r6]
 1325 00be 9A42     		cmp	r2, r3
 1326 00c0 40F0FB80 		bne	.L78
 348:main.c        ****         if (sw_cnt3 >= 40) {
 1327              		.loc 1 348 9 is_stmt 1 view .LVU336
 348:main.c        ****         if (sw_cnt3 >= 40) {
 1328              		.loc 1 348 16 is_stmt 0 view .LVU337
 1329 00c4 3B78     		ldrb	r3, [r7]	@ zero_extendqisi2
 1330 00c6 0133     		adds	r3, r3, #1
 1331 00c8 DBB2     		uxtb	r3, r3
 1332 00ca 3B70     		strb	r3, [r7]
 349:main.c        ****             sw_cnt3 = 0;
 1333              		.loc 1 349 9 is_stmt 1 view .LVU338
 349:main.c        ****             sw_cnt3 = 0;
 1334              		.loc 1 349 21 is_stmt 0 view .LVU339
 1335 00cc 3B78     		ldrb	r3, [r7]	@ zero_extendqisi2
 349:main.c        ****             sw_cnt3 = 0;
 1336              		.loc 1 349 12 view .LVU340
 1337 00ce 272B     		cmp	r3, #39
 1338 00d0 40F2EB80 		bls	.L80
 350:main.c        ****             if ((sw_value & 0x04) == 0)	{
 1339              		.loc 1 350 13 is_stmt 1 view .LVU341
 350:main.c        ****             if ((sw_value & 0x04) == 0)	{
 1340              		.loc 1 350 21 is_stmt 0 view .LVU342
 1341 00d4 0023     		movs	r3, #0
 1342 00d6 3B70     		strb	r3, [r7]
 351:main.c        ****                sw_value |= 0x04;
 1343              		.loc 1 351 13 is_stmt 1 view .LVU343
 351:main.c        ****                sw_value |= 0x04;
 1344              		.loc 1 351 27 is_stmt 0 view .LVU344
 1345 00d8 2078     		ldrb	r0, [r4]	@ zero_extendqisi2
 351:main.c        ****                sw_value |= 0x04;
 1346              		.loc 1 351 16 view .LVU345
 1347 00da 10F00400 		ands	r0, r0, #4
 1348 00de 40F0E480 		bne	.L80
 352:main.c        ****                mp3_seek(0);
 1349              		.loc 1 352 16 is_stmt 1 view .LVU346
 352:main.c        ****                mp3_seek(0);
 1350              		.loc 1 352 25 is_stmt 0 view .LVU347
 1351 00e2 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 1352 00e4 43F00403 		orr	r3, r3, #4
 1353 00e8 2370     		strb	r3, [r4]
 353:main.c        ****             }
 1354              		.loc 1 353 16 is_stmt 1 view .LVU348
 1355 00ea FFF7FEFF 		bl	mp3_seek
 1356              	.LVL88:
 1357              	.L98:
 362:main.c        ****         sw_cnt4++;
 1358              		.loc 1 362 5 view .LVU349
 362:main.c        ****         sw_cnt4++;
 1359              		.loc 1 362 17 is_stmt 0 view .LVU350
 1360 00ee 2B88     		ldrh	r3, [r5]
 1361 00f0 A3F51673 		sub	r3, r3, #600
 362:main.c        ****         sw_cnt4++;
 1362              		.loc 1 362 8 view .LVU351
 1363 00f4 9BB2     		uxth	r3, r3
 1364 00f6 B3F5C87F 		cmp	r3, #400
 1365 00fa 00F2D680 		bhi	.L80
 362:main.c        ****         sw_cnt4++;
 1366              		.loc 1 362 38 discriminator 1 view .LVU352
 1367 00fe 3388     		ldrh	r3, [r6]
 1368 0100 A3F56173 		sub	r3, r3, #900
 362:main.c        ****         sw_cnt4++;
 1369              		.loc 1 362 28 discriminator 1 view .LVU353
 1370 0104 9BB2     		uxth	r3, r3
 1371 0106 FA2B     		cmp	r3, #250
 1372 0108 00F2CF80 		bhi	.L80
 363:main.c        ****         if (sw_cnt4 >= 40) {
 1373              		.loc 1 363 9 is_stmt 1 view .LVU354
 363:main.c        ****         if (sw_cnt4 >= 40) {
 1374              		.loc 1 363 16 is_stmt 0 view .LVU355
 1375 010c 98F80030 		ldrb	r3, [r8]	@ zero_extendqisi2
 1376 0110 0133     		adds	r3, r3, #1
 1377 0112 DBB2     		uxtb	r3, r3
 1378 0114 88F80030 		strb	r3, [r8]
 364:main.c        ****             sw_cnt4 = 0;
 1379              		.loc 1 364 9 is_stmt 1 view .LVU356
 364:main.c        ****             sw_cnt4 = 0;
 1380              		.loc 1 364 21 is_stmt 0 view .LVU357
 1381 0118 98F80030 		ldrb	r3, [r8]	@ zero_extendqisi2
 364:main.c        ****             sw_cnt4 = 0;
 1382              		.loc 1 364 12 view .LVU358
 1383 011c 272B     		cmp	r3, #39
 1384 011e 0CD9     		bls	.L82
 365:main.c        ****             if ((sw_value & 0x08) == 0)	{
 1385              		.loc 1 365 13 is_stmt 1 view .LVU359
 365:main.c        ****             if ((sw_value & 0x08) == 0)	{
 1386              		.loc 1 365 21 is_stmt 0 view .LVU360
 1387 0120 0023     		movs	r3, #0
 1388 0122 88F80030 		strb	r3, [r8]
 366:main.c        ****                sw_value |= 0x08;
 1389              		.loc 1 366 13 is_stmt 1 view .LVU361
 366:main.c        ****                sw_value |= 0x08;
 1390              		.loc 1 366 27 is_stmt 0 view .LVU362
 1391 0126 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 366:main.c        ****                sw_value |= 0x08;
 1392              		.loc 1 366 16 view .LVU363
 1393 0128 1A07     		lsls	r2, r3, #28
 1394 012a 06D4     		bmi	.L82
 367:main.c        ****                mp3_seek(1);
 1395              		.loc 1 367 16 is_stmt 1 view .LVU364
 367:main.c        ****                mp3_seek(1);
 1396              		.loc 1 367 25 is_stmt 0 view .LVU365
 1397 012c 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 368:main.c        ****             }
 1398              		.loc 1 368 16 view .LVU366
 1399 012e 0120     		movs	r0, #1
 367:main.c        ****                mp3_seek(1);
 1400              		.loc 1 367 25 view .LVU367
 1401 0130 43F00803 		orr	r3, r3, #8
 1402 0134 2370     		strb	r3, [r4]
 368:main.c        ****             }
 1403              		.loc 1 368 16 is_stmt 1 view .LVU368
 1404 0136 FFF7FEFF 		bl	mp3_seek
 1405              	.LVL89:
 1406              	.L82:
 376:main.c        ****         sw_cnt5++;
 1407              		.loc 1 376 5 view .LVU369
 376:main.c        ****         sw_cnt5++;
 1408              		.loc 1 376 17 is_stmt 0 view .LVU370
 1409 013a 2B88     		ldrh	r3, [r5]
 1410 013c 643B     		subs	r3, r3, #100
 376:main.c        ****         sw_cnt5++;
 1411              		.loc 1 376 8 view .LVU371
 1412 013e 9BB2     		uxth	r3, r3
 1413 0140 B3F5967F 		cmp	r3, #300
 1414 0144 664B     		ldr	r3, .L105+24
 1415 0146 00F2A980 		bhi	.L84
 376:main.c        ****         sw_cnt5++;
 1416              		.loc 1 376 37 discriminator 1 view .LVU372
 1417 014a 3288     		ldrh	r2, [r6]
 1418 014c A2F51672 		sub	r2, r2, #600
 376:main.c        ****         sw_cnt5++;
 1419              		.loc 1 376 27 discriminator 1 view .LVU373
 1420 0150 92B2     		uxth	r2, r2
 1421 0152 C82A     		cmp	r2, #200
 1422 0154 00F2A280 		bhi	.L84
 377:main.c        ****         if (sw_cnt5 >= 40) {
 1423              		.loc 1 377 9 is_stmt 1 view .LVU374
 377:main.c        ****         if (sw_cnt5 >= 40) {
 1424              		.loc 1 377 16 is_stmt 0 view .LVU375
 1425 0158 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 1426 015a 0132     		adds	r2, r2, #1
 1427 015c D2B2     		uxtb	r2, r2
 1428 015e 1A70     		strb	r2, [r3]
 378:main.c        ****             sw_cnt5 = 0;
 1429              		.loc 1 378 9 is_stmt 1 view .LVU376
 378:main.c        ****             sw_cnt5 = 0;
 1430              		.loc 1 378 21 is_stmt 0 view .LVU377
 1431 0160 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 378:main.c        ****             sw_cnt5 = 0;
 1432              		.loc 1 378 12 view .LVU378
 1433 0162 272A     		cmp	r2, #39
 1434 0164 0AD9     		bls	.L86
 379:main.c        ****             if ((sw_value & 0x10) == 0)	{
 1435              		.loc 1 379 13 is_stmt 1 view .LVU379
 379:main.c        ****             if ((sw_value & 0x10) == 0)	{
 1436              		.loc 1 379 21 is_stmt 0 view .LVU380
 1437 0166 0022     		movs	r2, #0
 1438 0168 1A70     		strb	r2, [r3]
 380:main.c        ****                sw_value |= 0x10;
 1439              		.loc 1 380 13 is_stmt 1 view .LVU381
 380:main.c        ****                sw_value |= 0x10;
 1440              		.loc 1 380 27 is_stmt 0 view .LVU382
 1441 016a 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 380:main.c        ****                sw_value |= 0x10;
 1442              		.loc 1 380 16 view .LVU383
 1443 016c DB06     		lsls	r3, r3, #27
 1444 016e 05D4     		bmi	.L86
 381:main.c        ****                play_next();
 1445              		.loc 1 381 16 is_stmt 1 view .LVU384
 381:main.c        ****                play_next();
 1446              		.loc 1 381 25 is_stmt 0 view .LVU385
 1447 0170 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 1448 0172 43F01003 		orr	r3, r3, #16
 1449 0176 2370     		strb	r3, [r4]
 382:main.c        ****             }
 1450              		.loc 1 382 16 is_stmt 1 view .LVU386
 1451 0178 FFF7FEFF 		bl	play_next
 1452              	.LVL90:
 1453              	.L86:
 390:main.c        **** 		volume--;
 1454              		.loc 1 390 2 view .LVU387
 390:main.c        **** 		volume--;
 1455              		.loc 1 390 15 is_stmt 0 view .LVU388
 1456 017c 2B88     		ldrh	r3, [r5]
 1457 017e A3F21453 		subw	r3, r3, #1300
 390:main.c        **** 		volume--;
 1458              		.loc 1 390 5 view .LVU389
 1459 0182 9BB2     		uxth	r3, r3
 1460 0184 B3F5FA7F 		cmp	r3, #500
 1461 0188 11D8     		bhi	.L89
 390:main.c        **** 		volume--;
 1462              		.loc 1 390 36 discriminator 1 view .LVU390
 1463 018a 3388     		ldrh	r3, [r6]
 1464 018c A3F56173 		sub	r3, r3, #900
 390:main.c        **** 		volume--;
 1465              		.loc 1 390 26 discriminator 1 view .LVU391
 1466 0190 9BB2     		uxth	r3, r3
 1467 0192 FA2B     		cmp	r3, #250
 1468 0194 0BD8     		bhi	.L89
 391:main.c        **** 		if(volume==0)volume++;
 1469              		.loc 1 391 3 is_stmt 1 view .LVU392
 391:main.c        **** 		if(volume==0)volume++;
 1470              		.loc 1 391 9 is_stmt 0 view .LVU393
 1471 0196 534B     		ldr	r3, .L105+28
 1472 0198 1A88     		ldrh	r2, [r3]
 1473 019a 013A     		subs	r2, r2, #1
 1474 019c 92B2     		uxth	r2, r2
 1475 019e 1A80     		strh	r2, [r3]	@ movhi
 392:main.c        **** 	} 
 1476              		.loc 1 392 3 is_stmt 1 view .LVU394
 392:main.c        **** 	} 
 1477              		.loc 1 392 12 is_stmt 0 view .LVU395
 1478 01a0 1A88     		ldrh	r2, [r3]
 1479 01a2 92B2     		uxth	r2, r2
 392:main.c        **** 	} 
 1480              		.loc 1 392 5 view .LVU396
 1481 01a4 1AB9     		cbnz	r2, .L89
 392:main.c        **** 	} 
 1482              		.loc 1 392 16 is_stmt 1 discriminator 1 view .LVU397
 392:main.c        **** 	} 
 1483              		.loc 1 392 22 is_stmt 0 discriminator 1 view .LVU398
 1484 01a6 1A88     		ldrh	r2, [r3]
 1485 01a8 0132     		adds	r2, r2, #1
 1486 01aa 92B2     		uxth	r2, r2
 1487 01ac 1A80     		strh	r2, [r3]	@ movhi
 1488              	.L89:
 396:main.c        **** 		volume++;
 1489              		.loc 1 396 2 is_stmt 1 view .LVU399
 396:main.c        **** 		volume++;
 1490              		.loc 1 396 14 is_stmt 0 view .LVU400
 1491 01ae 2B88     		ldrh	r3, [r5]
 1492 01b0 643B     		subs	r3, r3, #100
 396:main.c        **** 		volume++;
 1493              		.loc 1 396 5 view .LVU401
 1494 01b2 9BB2     		uxth	r3, r3
 1495 01b4 B3F5967F 		cmp	r3, #300
 1496 01b8 10D8     		bhi	.L92
 396:main.c        **** 		volume++;
 1497              		.loc 1 396 34 discriminator 1 view .LVU402
 1498 01ba 3388     		ldrh	r3, [r6]
 1499 01bc A3F56173 		sub	r3, r3, #900
 396:main.c        **** 		volume++;
 1500              		.loc 1 396 24 discriminator 1 view .LVU403
 1501 01c0 9BB2     		uxth	r3, r3
 1502 01c2 FA2B     		cmp	r3, #250
 1503 01c4 0AD8     		bhi	.L92
 397:main.c        **** 		if(volume>127)volume=127;
 1504              		.loc 1 397 3 is_stmt 1 view .LVU404
 397:main.c        **** 		if(volume>127)volume=127;
 1505              		.loc 1 397 9 is_stmt 0 view .LVU405
 1506 01c6 474A     		ldr	r2, .L105+28
 1507 01c8 1388     		ldrh	r3, [r2]
 1508 01ca 0133     		adds	r3, r3, #1
 1509 01cc 9BB2     		uxth	r3, r3
 1510 01ce 1380     		strh	r3, [r2]	@ movhi
 398:main.c        **** 	} 
 1511              		.loc 1 398 3 is_stmt 1 view .LVU406
 398:main.c        **** 	} 
 1512              		.loc 1 398 12 is_stmt 0 view .LVU407
 1513 01d0 1388     		ldrh	r3, [r2]
 1514 01d2 9BB2     		uxth	r3, r3
 398:main.c        **** 	} 
 1515              		.loc 1 398 5 view .LVU408
 1516 01d4 7F2B     		cmp	r3, #127
 398:main.c        **** 	} 
 1517              		.loc 1 398 17 is_stmt 1 view .LVU409
 398:main.c        **** 	} 
 1518              		.loc 1 398 23 is_stmt 0 view .LVU410
 1519 01d6 84BF     		itt	hi
 1520 01d8 7F23     		movhi	r3, #127
 1521 01da 1380     		strhhi	r3, [r2]	@ movhi
 1522              	.L92:
 400:main.c        **** 		unsigned short x2,y2;
 1523              		.loc 1 400 2 is_stmt 1 view .LVU411
 400:main.c        **** 		unsigned short x2,y2;
 1524              		.loc 1 400 15 is_stmt 0 view .LVU412
 1525 01dc 2B88     		ldrh	r3, [r5]
 1526 01de A3F21453 		subw	r3, r3, #1300
 400:main.c        **** 		unsigned short x2,y2;
 1527              		.loc 1 400 5 view .LVU413
 1528 01e2 9BB2     		uxth	r3, r3
 1529 01e4 B3F5FA7F 		cmp	r3, #500
 1530 01e8 1DD8     		bhi	.L94
 400:main.c        **** 		unsigned short x2,y2;
 1531              		.loc 1 400 36 discriminator 1 view .LVU414
 1532 01ea 3388     		ldrh	r3, [r6]
 1533 01ec C83B     		subs	r3, r3, #200
 400:main.c        **** 		unsigned short x2,y2;
 1534              		.loc 1 400 26 discriminator 1 view .LVU415
 1535 01ee 9BB2     		uxth	r3, r3
 1536 01f0 C82B     		cmp	r3, #200
 1537 01f2 18D8     		bhi	.L94
 1538              	.LBB56:
 401:main.c        **** 		display_id3v1_tag();
 1539              		.loc 1 401 3 is_stmt 1 view .LVU416
 402:main.c        **** 		lcd_printf(1,18,"                         <--");
 1540              		.loc 1 402 3 view .LVU417
 1541 01f4 FFF7FEFF 		bl	display_id3v1_tag
 1542              	.LVL91:
 403:main.c        **** 		while(1){
 1543              		.loc 1 403 3 view .LVU418
 1544 01f8 1221     		movs	r1, #18
 1545 01fa 0120     		movs	r0, #1
 1546 01fc 3A4A     		ldr	r2, .L105+32
 1547 01fe FFF7FEFF 		bl	lcd_printf
 1548              	.LVL92:
 1549              	.L95:
 404:main.c        **** 			touch_process(&x2,&y2);
 1550              		.loc 1 404 3 view .LVU419
 405:main.c        **** 			if(go_back(x2,y2)){
 1551              		.loc 1 405 4 view .LVU420
 1552 0202 0DF10601 		add	r1, sp, #6
 1553 0206 01A8     		add	r0, sp, #4
 1554 0208 FFF7FEFF 		bl	touch_process
 1555              	.LVL93:
 406:main.c        **** 				xLoc=1,yLoc=1;
 1556              		.loc 1 406 4 view .LVU421
 406:main.c        **** 				xLoc=1,yLoc=1;
 1557              		.loc 1 406 7 is_stmt 0 view .LVU422
 1558 020c BDF80610 		ldrh	r1, [sp, #6]
 1559 0210 BDF80400 		ldrh	r0, [sp, #4]
 1560 0214 FFF7FEFF 		bl	go_back
 1561              	.LVL94:
 406:main.c        **** 				xLoc=1,yLoc=1;
 1562              		.loc 1 406 6 view .LVU423
 1563 0218 0028     		cmp	r0, #0
 1564 021a F2D0     		beq	.L95
 407:main.c        **** 				break;
 1565              		.loc 1 407 5 is_stmt 1 view .LVU424
 407:main.c        **** 				break;
 1566              		.loc 1 407 9 is_stmt 0 view .LVU425
 1567 021c 0123     		movs	r3, #1
 1568 021e 334A     		ldr	r2, .L105+36
 1569 0220 1380     		strh	r3, [r2]	@ movhi
 407:main.c        **** 				break;
 1570              		.loc 1 407 16 view .LVU426
 1571 0222 334A     		ldr	r2, .L105+40
 1572 0224 1380     		strh	r3, [r2]	@ movhi
 408:main.c        **** 			}
 1573              		.loc 1 408 5 is_stmt 1 view .LVU427
 1574              	.L94:
 408:main.c        **** 			}
 1575              		.loc 1 408 5 is_stmt 0 view .LVU428
 1576              	.LBE56:
 412:main.c        **** 		unsigned short x2,y2;
 1577              		.loc 1 412 2 is_stmt 1 view .LVU429
 412:main.c        **** 		unsigned short x2,y2;
 1578              		.loc 1 412 14 is_stmt 0 view .LVU430
 1579 0226 2B88     		ldrh	r3, [r5]
 1580 0228 643B     		subs	r3, r3, #100
 412:main.c        **** 		unsigned short x2,y2;
 1581              		.loc 1 412 5 view .LVU431
 1582 022a 9BB2     		uxth	r3, r3
 1583 022c B3F5967F 		cmp	r3, #300
 1584 0230 1AD8     		bhi	.L96
 412:main.c        **** 		unsigned short x2,y2;
 1585              		.loc 1 412 34 discriminator 1 view .LVU432
 1586 0232 3388     		ldrh	r3, [r6]
 1587 0234 C83B     		subs	r3, r3, #200
 412:main.c        **** 		unsigned short x2,y2;
 1588              		.loc 1 412 24 discriminator 1 view .LVU433
 1589 0236 9BB2     		uxth	r3, r3
 1590 0238 C82B     		cmp	r3, #200
 1591 023a 15D8     		bhi	.L96
 1592              	.LBB57:
 413:main.c        **** 		display_id3v1_tag();
 1593              		.loc 1 413 3 is_stmt 1 view .LVU434
 414:main.c        **** 		show_playlist();
 1594              		.loc 1 414 3 view .LVU435
 1595 023c FFF7FEFF 		bl	display_id3v1_tag
 1596              	.LVL95:
 415:main.c        **** 		lcd_printf(1,18,"                         <--");
 1597              		.loc 1 415 3 view .LVU436
 1598 0240 FFF7FEFF 		bl	show_playlist
 1599              	.LVL96:
 416:main.c        **** 		while(1){
 1600              		.loc 1 416 3 view .LVU437
 1601 0244 1221     		movs	r1, #18
 1602 0246 0120     		movs	r0, #1
 1603 0248 274A     		ldr	r2, .L105+32
 1604 024a FFF7FEFF 		bl	lcd_printf
 1605              	.LVL97:
 1606              	.L97:
 417:main.c        **** 			touch_process(&x2,&y2);
 1607              		.loc 1 417 3 view .LVU438
 418:main.c        **** 			if(go_back(x2,y2)){
 1608              		.loc 1 418 4 view .LVU439
 1609 024e 0DF10601 		add	r1, sp, #6
 1610 0252 01A8     		add	r0, sp, #4
 1611 0254 FFF7FEFF 		bl	touch_process
 1612              	.LVL98:
 419:main.c        **** 				xLoc=1,yLoc=1;
 1613              		.loc 1 419 4 view .LVU440
 419:main.c        **** 				xLoc=1,yLoc=1;
 1614              		.loc 1 419 7 is_stmt 0 view .LVU441
 1615 0258 BDF80610 		ldrh	r1, [sp, #6]
 1616 025c BDF80400 		ldrh	r0, [sp, #4]
 1617 0260 FFF7FEFF 		bl	go_back
 1618              	.LVL99:
 419:main.c        **** 				xLoc=1,yLoc=1;
 1619              		.loc 1 419 6 view .LVU442
 1620 0264 0028     		cmp	r0, #0
 1621 0266 F2D0     		beq	.L97
 1622              	.L96:
 419:main.c        **** 				xLoc=1,yLoc=1;
 1623              		.loc 1 419 6 view .LVU443
 1624              	.LBE57:
 426:main.c        **** 	yLoc=0;
 1625              		.loc 1 426 2 is_stmt 1 view .LVU444
 426:main.c        **** 	yLoc=0;
 1626              		.loc 1 426 6 is_stmt 0 view .LVU445
 1627 0268 0023     		movs	r3, #0
 1628 026a 204A     		ldr	r2, .L105+36
 1629 026c 1380     		strh	r3, [r2]	@ movhi
 427:main.c        **** 			   		   
 1630              		.loc 1 427 2 is_stmt 1 view .LVU446
 427:main.c        **** 			   		   
 1631              		.loc 1 427 6 is_stmt 0 view .LVU447
 1632 026e 204A     		ldr	r2, .L105+40
 1633 0270 1380     		strh	r3, [r2]	@ movhi
 429:main.c        **** 
 1634              		.loc 1 429 1 view .LVU448
 1635 0272 02B0     		add	sp, sp, #8
 1636              		.cfi_remember_state
 1637              		.cfi_def_cfa_offset 24
 1638              		@ sp needed
 1639 0274 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 1640              	.LVL100:
 1641              	.L74:
 1642              		.cfi_restore_state
 321:main.c        **** 			   lcd_printf(14,14,"II");
 1643              		.loc 1 321 7 is_stmt 1 view .LVU449
 321:main.c        **** 			   lcd_printf(14,14,"II");
 1644              		.loc 1 321 16 is_stmt 0 view .LVU450
 1645 0278 0123     		movs	r3, #1
 1646 027a 1370     		strb	r3, [r2]
 322:main.c        **** 			   }
 1647              		.loc 1 322 7 is_stmt 1 view .LVU451
 1648 027c 1D4A     		ldr	r2, .L105+44
 1649 027e ECE6     		b	.L104
 1650              	.LVL101:
 1651              	.L70:
 329:main.c        ****       	sw_value &= ~(0x01);
 1652              		.loc 1 329 8 view .LVU452
 329:main.c        ****       	sw_value &= ~(0x01);
 1653              		.loc 1 329 16 is_stmt 0 view .LVU453
 1654 0280 0022     		movs	r2, #0
 1655 0282 1A70     		strb	r2, [r3]
 330:main.c        ****     }
 1656              		.loc 1 330 8 is_stmt 1 view .LVU454
 330:main.c        ****     }
 1657              		.loc 1 330 17 is_stmt 0 view .LVU455
 1658 0284 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 1659 0286 03F0FE03 		and	r3, r3, #254
 1660 028a 2370     		strb	r3, [r4]
 1661 028c E9E6     		b	.L72
 1662              	.LVL102:
 1663              	.L75:
 343:main.c        ****       	sw_value &= ~(0x02);
 1664              		.loc 1 343 8 is_stmt 1 view .LVU456
 343:main.c        ****       	sw_value &= ~(0x02);
 1665              		.loc 1 343 16 is_stmt 0 view .LVU457
 1666 028e 0022     		movs	r2, #0
 1667 0290 1A70     		strb	r2, [r3]
 344:main.c        ****     }
 1668              		.loc 1 344 8 is_stmt 1 view .LVU458
 344:main.c        ****     }
 1669              		.loc 1 344 17 is_stmt 0 view .LVU459
 1670 0292 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 1671 0294 03F0FD03 		and	r3, r3, #253
 1672 0298 2370     		strb	r3, [r4]
 1673 029a 09E7     		b	.L77
 1674              	.L84:
 387:main.c        ****       	sw_value &= ~(0x10);
 1675              		.loc 1 387 9 is_stmt 1 view .LVU460
 387:main.c        ****       	sw_value &= ~(0x10);
 1676              		.loc 1 387 17 is_stmt 0 view .LVU461
 1677 029c 0022     		movs	r2, #0
 1678 029e 1A70     		strb	r2, [r3]
 388:main.c        ****     }	
 1679              		.loc 1 388 8 is_stmt 1 view .LVU462
 388:main.c        ****     }	
 1680              		.loc 1 388 17 is_stmt 0 view .LVU463
 1681 02a0 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 1682 02a2 03F0EF03 		and	r3, r3, #239
 1683 02a6 2370     		strb	r3, [r4]
 1684 02a8 68E7     		b	.L86
 1685              	.L80:
 362:main.c        ****         sw_cnt4++;
 1686              		.loc 1 362 5 is_stmt 1 view .LVU464
 373:main.c        ****       	sw_value &= ~(0x08);
 1687              		.loc 1 373 9 view .LVU465
 373:main.c        ****       	sw_value &= ~(0x08);
 1688              		.loc 1 373 17 is_stmt 0 view .LVU466
 1689 02aa 0023     		movs	r3, #0
 1690 02ac 88F80030 		strb	r3, [r8]
 374:main.c        ****     }
 1691              		.loc 1 374 8 is_stmt 1 view .LVU467
 374:main.c        ****     }
 1692              		.loc 1 374 17 is_stmt 0 view .LVU468
 1693 02b0 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 1694 02b2 03F0F703 		and	r3, r3, #247
 1695 02b6 2370     		strb	r3, [r4]
 1696 02b8 3FE7     		b	.L82
 1697              	.L78:
 347:main.c        ****         sw_cnt3++;
 1698              		.loc 1 347 5 is_stmt 1 view .LVU469
 358:main.c        ****       	sw_value &= ~(0x04);
 1699              		.loc 1 358 9 view .LVU470
 358:main.c        ****       	sw_value &= ~(0x04);
 1700              		.loc 1 358 17 is_stmt 0 view .LVU471
 1701 02ba 0023     		movs	r3, #0
 1702 02bc 3B70     		strb	r3, [r7]
 359:main.c        ****     }
 1703              		.loc 1 359 8 is_stmt 1 view .LVU472
 359:main.c        ****     }
 1704              		.loc 1 359 17 is_stmt 0 view .LVU473
 1705 02be 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 1706 02c0 03F0FB03 		and	r3, r3, #251
 1707 02c4 2370     		strb	r3, [r4]
 1708 02c6 12E7     		b	.L98
 1709              	.L106:
 1710              		.align	2
 1711              	.L105:
 1712 02c8 00000000 		.word	sw_cnt1
 1713 02cc 00000000 		.word	sw_value
 1714 02d0 00000000 		.word	play_mp3
 1715 02d4 07000000 		.word	.LC3
 1716 02d8 00000000 		.word	sw_cnt3
 1717 02dc 00000000 		.word	sw_cnt2
 1718 02e0 00000000 		.word	sw_cnt5
 1719 02e4 00000000 		.word	.LANCHOR4
 1720 02e8 00000000 		.word	.LC9
 1721 02ec 00000000 		.word	xLoc
 1722 02f0 00000000 		.word	yLoc
 1723 02f4 04000000 		.word	.LC2
 1724 02f8 00000000 		.word	sw_cnt4
 1725              		.cfi_endproc
 1726              	.LFE39:
 1728              		.section	.rodata.main.str1.1,"aMS",%progbits,1
 1729              	.LC10:
 1730 0000 566F6C75 		.ascii	"Volume %d \000"
 1730      6D652025 
 1730      642000
 1731              	.LC11:
 1732 000b 20202020 		.ascii	"                   \000"
 1732      20202020 
 1732      20202020 
 1732      20202020 
 1732      20202000 
 1733              		.section	.text.startup.main,"ax",%progbits
 1734              		.align	1
 1735              		.global	main
 1736              		.syntax unified
 1737              		.thumb
 1738              		.thumb_func
 1739              		.fpu softvfp
 1741              	main:
 1742              	.LFB42:
 447:main.c        **** 
 448:main.c        **** int main (void)
 449:main.c        **** {
 1743              		.loc 1 449 1 is_stmt 1 view -0
 1744              		.cfi_startproc
 1745              		@ args = 0, pretend = 0, frame = 0
 1746              		@ frame_needed = 0, uses_anonymous_args = 0
 450:main.c        ****       int count,sec,msec,sum_adc,adc_count;
 1747              		.loc 1 450 7 view .LVU475
 451:main.c        ****       //unsigned short ad_value;
 452:main.c        ****       /* System Clocks Configuration */
 453:main.c        ****       Periph_Configuration();
 1748              		.loc 1 453 7 view .LVU476
 449:main.c        ****       int count,sec,msec,sum_adc,adc_count;
 1749              		.loc 1 449 1 is_stmt 0 view .LVU477
 1750 0000 2DE9F84F 		push	{r3, r4, r5, r6, r7, r8, r9, r10, fp, lr}
 1751              		.cfi_def_cfa_offset 40
 1752              		.cfi_offset 3, -40
 1753              		.cfi_offset 4, -36
 1754              		.cfi_offset 5, -32
 1755              		.cfi_offset 6, -28
 1756              		.cfi_offset 7, -24
 1757              		.cfi_offset 8, -20
 1758              		.cfi_offset 9, -16
 1759              		.cfi_offset 10, -12
 1760              		.cfi_offset 11, -8
 1761              		.cfi_offset 14, -4
 1762              		.loc 1 453 7 view .LVU478
 1763 0004 FFF7FEFF 		bl	Periph_Configuration
 1764              	.LVL103:
 454:main.c        ****       /* NVIC configuration */
 455:main.c        ****       NVIC_Configuration();
 1765              		.loc 1 455 7 is_stmt 1 view .LVU479
 1766 0008 FFF7FEFF 		bl	NVIC_Configuration
 1767              	.LVL104:
 456:main.c        ****       /* Configure the GPIO ports */
 457:main.c        ****       GPIO_Configuration();
 1768              		.loc 1 457 7 view .LVU480
 1769 000c FFF7FEFF 		bl	GPIO_Configuration
 1770              	.LVL105:
 458:main.c        ****       /* Setup SysTick Timer for 1 millisecond interrupts, also enables Systick and Systick-Interru
 459:main.c        ****       if (SysTick_Config(SystemCoreClock / 1000)) {
 1771              		.loc 1 459 7 view .LVU481
 1772              	.LBB74:
 1773              	.LBI74:
 1774              		.file 2 "c:\\project\\stm32fx_lib\\stm32f1x_iolib\\include\\core.h"
   1:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** /********************************************************************************/
   2:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** /* core.h                                                                       */
   3:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** /* STM32F10X                                                                    */
   4:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** /*   (Lee ChangWoo HL2IRW  hl2irw@kpu.ac.kr 011-726-6860)                 */
   5:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** /*                                                                              */
   6:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** /********************************************************************************/
   7:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #ifndef __CORE_H__
   8:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define __CORE_H__
   9:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
  10:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define __CM3_CMSIS_VERSION_MAIN		(0x01)	/* [31:16] CMSIS HAL main version */
  11:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define __CM3_CMSIS_VERSION_SUB			(0x30)	/* [15:0]  CMSIS HAL sub version */
  12:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define __CM3_CMSIS_VERSION			((__CM3_CMSIS_VERSION_MAIN << 16) | __CM3_CMSIS_VERSION_SUB)	/* CMSIS
  13:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define __CORTEX_M				(0x03)	/* Cortex core */
  14:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
  15:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #ifndef __NVIC_PRIO_BITS
  16:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define __NVIC_PRIO_BITS			4	/* standard definition for NVIC Priority Bits */
  17:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #endif
  18:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
  19:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** /* CMSIS_CM3_NVIC CMSIS CM3 NVIC memory mapped structure for Nested Vectored Interrupt Controller (
  20:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** typedef struct
  21:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** {
  22:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       volatile unsigned int ISER[8];			/* Offset: 0x000  Interrupt Set Enable Register */
  23:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       unsigned int RESERVED0[24];
  24:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       volatile unsigned int ICER[8];			/* Offset: 0x080  Interrupt Clear Enable Register */
  25:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       unsigned int RSERVED1[24];
  26:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       volatile unsigned int ISPR[8];			/* Offset: 0x100  Interrupt Set Pending Register */
  27:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       unsigned int RESERVED2[24];
  28:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       volatile unsigned int ICPR[8];			/* Offset: 0x180  Interrupt Clear Pending Register */
  29:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       unsigned int RESERVED3[24];
  30:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       volatile unsigned int IABR[8];			/* Offset: 0x200  Interrupt Active bit Register */
  31:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       unsigned int RESERVED4[56];
  32:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       volatile unsigned char IP[240];			/* Offset: 0x300  Interrupt Priority Register (8Bit wide) *
  33:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       unsigned int RESERVED5[644];
  34:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       volatile  unsigned int STIR;			/* Offset: 0xE00  Software Trigger Interrupt Register */
  35:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** }  NVIC_Type;
  36:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
  37:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
  38:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** typedef struct
  39:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** {
  40:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       volatile const unsigned int CPUID;		/* Offset: 0x00  CPU ID Base Register */
  41:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       volatile unsigned int ICSR;			/* Offset: 0x04  Interrupt Control State Register */
  42:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       volatile unsigned int VTOR;			/* Offset: 0x08  Vector Table Offset Register */
  43:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       volatile unsigned int AIRCR;			/* Offset: 0x0C  Application Interrupt / Reset Control Registe
  44:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       volatile unsigned int SCR;			/* Offset: 0x10  System Control Register */
  45:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       volatile unsigned int CCR;			/* Offset: 0x14  Configuration Control Register */
  46:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       volatile unsigned char  SHP[12];			/* Offset: 0x18  System Handlers Priority Registers (4-7, 
  47:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       volatile unsigned int SHCSR;			/* Offset: 0x24  System Handler Control and State Register */
  48:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       volatile unsigned int CFSR;			/* Offset: 0x28  Configurable Fault Status Register */
  49:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       volatile unsigned int HFSR;			/* Offset: 0x2C  Hard Fault Status Register */
  50:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       volatile unsigned int DFSR;			/* Offset: 0x30  Debug Fault Status Register */
  51:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       volatile unsigned int MMFAR;			/* Offset: 0x34  Mem Manage Address Register */
  52:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       volatile unsigned int BFAR;			/* Offset: 0x38  Bus Fault Address Register */
  53:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       volatile unsigned int AFSR;			/* Offset: 0x3C  Auxiliary Fault Status Register */
  54:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       volatile const unsigned int PFR[2];		/* Offset: 0x40  Processor Feature Register */
  55:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       volatile const unsigned int DFR;			/* Offset: 0x48  Debug Feature Register */
  56:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       volatile const unsigned int ADR;			/* Offset: 0x4C  Auxiliary Feature Register */
  57:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       volatile const unsigned int MMFR[4];		/* Offset: 0x50  Memory Model Feature Register */
  58:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       volatile const unsigned int ISAR[5];		/* Offset: 0x60  ISA Feature Register */
  59:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** } SCB_Type;
  60:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
  61:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
  62:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** /* SCB CPUID Register Definitions */
  63:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24                                             /* SCB CP
  64:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFul << SCB_CPUID_IMPLEMENTER_Pos)          /* SCB CP
  65:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_CPUID_VARIANT_Pos              20                                             /* SCB CP
  66:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_CPUID_VARIANT_Msk              (0xFul << SCB_CPUID_VARIANT_Pos)               /* SCB CP
  67:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_CPUID_PARTNO_Pos                4                                             /* SCB CP
  68:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFul << SCB_CPUID_PARTNO_Pos)              /* SCB CP
  69:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_CPUID_REVISION_Pos              0                                             /* SCB CP
  70:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_CPUID_REVISION_Msk             (0xFul << SCB_CPUID_REVISION_Pos)              /* SCB CP
  71:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
  72:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** /* SCB Interrupt Control State Register Definitions */
  73:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_ICSR_NMIPENDSET_Pos            31                                             /* SCB IC
  74:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1ul << SCB_ICSR_NMIPENDSET_Pos)               /* SCB IC
  75:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_ICSR_PENDSVSET_Pos             28                                             /* SCB IC
  76:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_ICSR_PENDSVSET_Msk             (1ul << SCB_ICSR_PENDSVSET_Pos)                /* SCB IC
  77:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_ICSR_PENDSVCLR_Pos             27                                             /* SCB IC
  78:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1ul << SCB_ICSR_PENDSVCLR_Pos)                /* SCB IC
  79:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_ICSR_PENDSTSET_Pos             26                                             /* SCB IC
  80:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_ICSR_PENDSTSET_Msk             (1ul << SCB_ICSR_PENDSTSET_Pos)                /* SCB IC
  81:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_ICSR_PENDSTCLR_Pos             25                                             /* SCB IC
  82:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1ul << SCB_ICSR_PENDSTCLR_Pos)                /* SCB IC
  83:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23                                             /* SCB IC
  84:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1ul << SCB_ICSR_ISRPREEMPT_Pos)               /* SCB IC
  85:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_ICSR_ISRPENDING_Pos            22                                             /* SCB IC
  86:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_ICSR_ISRPENDING_Msk            (1ul << SCB_ICSR_ISRPENDING_Pos)               /* SCB IC
  87:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_ICSR_VECTPENDING_Pos           12                                             /* SCB IC
  88:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFul << SCB_ICSR_VECTPENDING_Pos)          /* SCB IC
  89:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_ICSR_RETTOBASE_Pos             11                                             /* SCB IC
  90:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_ICSR_RETTOBASE_Msk             (1ul << SCB_ICSR_RETTOBASE_Pos)                /* SCB IC
  91:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_ICSR_VECTACTIVE_Pos             0                                             /* SCB IC
  92:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFul << SCB_ICSR_VECTACTIVE_Pos)           /* SCB IC
  93:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
  94:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** /* SCB Interrupt Control State Register Definitions */
  95:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_VTOR_TBLBASE_Pos               29                                             /* SCB VT
  96:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_VTOR_TBLBASE_Msk               (0x1FFul << SCB_VTOR_TBLBASE_Pos)              /* SCB VT
  97:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_VTOR_TBLOFF_Pos                 7                                             /* SCB VT
  98:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_VTOR_TBLOFF_Msk                (0x3FFFFFul << SCB_VTOR_TBLOFF_Pos)            /* SCB VT
  99:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
 100:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 101:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_AIRCR_VECTKEY_Pos              16                                             /* SCB AI
 102:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFul << SCB_AIRCR_VECTKEY_Pos)            /* SCB AI
 103:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16                                             /* SCB AI
 104:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFul << SCB_AIRCR_VECTKEYSTAT_Pos)        /* SCB AI
 105:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_AIRCR_ENDIANESS_Pos            15                                             /* SCB AI
 106:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1ul << SCB_AIRCR_ENDIANESS_Pos)               /* SCB AI
 107:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_AIRCR_PRIGROUP_Pos              8                                             /* SCB AI
 108:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7ul << SCB_AIRCR_PRIGROUP_Pos)                /* SCB AI
 109:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2                                             /* SCB AI
 110:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1ul << SCB_AIRCR_SYSRESETREQ_Pos)             /* SCB AI
 111:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1                                             /* SCB AI
 112:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1ul << SCB_AIRCR_VECTCLRACTIVE_Pos)           /* SCB AI
 113:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_AIRCR_VECTRESET_Pos             0                                             /* SCB AI
 114:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_AIRCR_VECTRESET_Msk            (1ul << SCB_AIRCR_VECTRESET_Pos)               /* SCB AI
 115:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
 116:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** /* SCB System Control Register Definitions */
 117:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_SCR_SEVONPEND_Pos               4                                             /* SCB SC
 118:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_SCR_SEVONPEND_Msk              (1ul << SCB_SCR_SEVONPEND_Pos)                 /* SCB SC
 119:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_SCR_SLEEPDEEP_Pos               2                                             /* SCB SC
 120:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1ul << SCB_SCR_SLEEPDEEP_Pos)                 /* SCB SC
 121:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1                                             /* SCB SC
 122:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1ul << SCB_SCR_SLEEPONEXIT_Pos)               /* SCB SC
 123:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
 124:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** /* SCB Configuration Control Register Definitions */
 125:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_CCR_STKALIGN_Pos                9                                             /* SCB CC
 126:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_CCR_STKALIGN_Msk               (1ul << SCB_CCR_STKALIGN_Pos)                  /* SCB CC
 127:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_CCR_BFHFNMIGN_Pos               8                                             /* SCB CC
 128:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1ul << SCB_CCR_BFHFNMIGN_Pos)                 /* SCB CC
 129:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_CCR_DIV_0_TRP_Pos               4                                             /* SCB CC
 130:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1ul << SCB_CCR_DIV_0_TRP_Pos)                 /* SCB CC
 131:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3                                             /* SCB CC
 132:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1ul << SCB_CCR_UNALIGN_TRP_Pos)               /* SCB CC
 133:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_CCR_USERSETMPEND_Pos            1                                             /* SCB CC
 134:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_CCR_USERSETMPEND_Msk           (1ul << SCB_CCR_USERSETMPEND_Pos)              /* SCB CC
 135:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0                                             /* SCB CC
 136:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1ul << SCB_CCR_NONBASETHRDENA_Pos)            /* SCB CC
 137:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
 138:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** /* SCB System Handler Control and State Register Definitions */
 139:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18                                             /* SCB SH
 140:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1ul << SCB_SHCSR_USGFAULTENA_Pos)             /* SCB SH
 141:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17                                             /* SCB SH
 142:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1ul << SCB_SHCSR_BUSFAULTENA_Pos)             /* SCB SH
 143:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16                                             /* SCB SH
 144:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1ul << SCB_SHCSR_MEMFAULTENA_Pos)             /* SCB SH
 145:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15                                             /* SCB SH
 146:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1ul << SCB_SHCSR_SVCALLPENDED_Pos)            /* SCB SH
 147:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14                                             /* SCB SH
 148:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1ul << SCB_SHCSR_BUSFAULTPENDED_Pos)          /* SCB SH
 149:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13                                             /* SCB SH
 150:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1ul << SCB_SHCSR_MEMFAULTPENDED_Pos)          /* SCB SH
 151:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12                                             /* SCB SH
 152:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1ul << SCB_SHCSR_USGFAULTPENDED_Pos)          /* SCB SH
 153:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11                                             /* SCB SH
 154:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1ul << SCB_SHCSR_SYSTICKACT_Pos)              /* SCB SH
 155:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_SHCSR_PENDSVACT_Pos            10                                             /* SCB SH
 156:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1ul << SCB_SHCSR_PENDSVACT_Pos)               /* SCB SH
 157:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_SHCSR_MONITORACT_Pos            8                                             /* SCB SH
 158:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_SHCSR_MONITORACT_Msk           (1ul << SCB_SHCSR_MONITORACT_Pos)              /* SCB SH
 159:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_SHCSR_SVCALLACT_Pos             7                                             /* SCB SH
 160:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1ul << SCB_SHCSR_SVCALLACT_Pos)               /* SCB SH
 161:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3                                             /* SCB SH
 162:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1ul << SCB_SHCSR_USGFAULTACT_Pos)             /* SCB SH
 163:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1                                             /* SCB SH
 164:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1ul << SCB_SHCSR_BUSFAULTACT_Pos)             /* SCB SH
 165:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0                                             /* SCB SH
 166:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1ul << SCB_SHCSR_MEMFAULTACT_Pos)             /* SCB SH
 167:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
 168:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** /* SCB Configurable Fault Status Registers Definitions */
 169:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_CFSR_USGFAULTSR_Pos            16                                             /* SCB CF
 170:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFul << SCB_CFSR_USGFAULTSR_Pos)          /* SCB CF
 171:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8                                             /* SCB CF
 172:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFul << SCB_CFSR_BUSFAULTSR_Pos)            /* SCB CF
 173:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0                                             /* SCB CF
 174:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFul << SCB_CFSR_MEMFAULTSR_Pos)            /* SCB CF
 175:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
 176:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** /* SCB Hard Fault Status Registers Definitions */
 177:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_HFSR_DEBUGEVT_Pos              31                                             /* SCB HF
 178:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1ul << SCB_HFSR_DEBUGEVT_Pos)                 /* SCB HF
 179:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_HFSR_FORCED_Pos                30                                             /* SCB HF
 180:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_HFSR_FORCED_Msk                (1ul << SCB_HFSR_FORCED_Pos)                   /* SCB HF
 181:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_HFSR_VECTTBL_Pos                1                                             /* SCB HF
 182:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_HFSR_VECTTBL_Msk               (1ul << SCB_HFSR_VECTTBL_Pos)                  /* SCB HF
 183:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
 184:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** /* SCB Debug Fault Status Register Definitions */
 185:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_DFSR_EXTERNAL_Pos               4                                             /* SCB DF
 186:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_DFSR_EXTERNAL_Msk              (1ul << SCB_DFSR_EXTERNAL_Pos)                 /* SCB DF
 187:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_DFSR_VCATCH_Pos                 3                                             /* SCB DF
 188:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_DFSR_VCATCH_Msk                (1ul << SCB_DFSR_VCATCH_Pos)                   /* SCB DF
 189:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_DFSR_DWTTRAP_Pos                2                                             /* SCB DF
 190:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_DFSR_DWTTRAP_Msk               (1ul << SCB_DFSR_DWTTRAP_Pos)                  /* SCB DF
 191:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_DFSR_BKPT_Pos                   1                                             /* SCB DF
 192:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_DFSR_BKPT_Msk                  (1ul << SCB_DFSR_BKPT_Pos)                     /* SCB DF
 193:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_DFSR_HALTED_Pos                 0                                             /* SCB DF
 194:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_DFSR_HALTED_Msk                (1ul << SCB_DFSR_HALTED_Pos)                   /* SCB DF
 195:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
 196:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
 197:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** typedef struct
 198:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** {
 199:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       volatile unsigned int CTRL;			/* Offset: 0x00  SysTick Control and Status Register */
 200:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       volatile unsigned int LOAD;			/* Offset: 0x04  SysTick Reload Value Register */
 201:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       volatile unsigned int VAL;			/* Offset: 0x08  SysTick Current Value Register */
 202:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       volatile const unsigned int CALIB;		/* Offset: 0x0C  SysTick Calibration Register */
 203:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** } SysTick_Type;
 204:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
 205:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** /* SysTick Control / Status Register Definitions */
 206:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16                                             /* SysTic
 207:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1ul << SysTick_CTRL_COUNTFLAG_Pos)            /* SysTic
 208:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2                                             /* SysTic
 209:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1ul << SysTick_CTRL_CLKSOURCE_Pos)            /* SysTic
 210:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SysTick_CTRL_TICKINT_Pos            1                                             /* SysTic
 211:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SysTick_CTRL_TICKINT_Msk           (1ul << SysTick_CTRL_TICKINT_Pos)              /* SysTic
 212:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SysTick_CTRL_ENABLE_Pos             0                                             /* SysTic
 213:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SysTick_CTRL_ENABLE_Msk            (1ul << SysTick_CTRL_ENABLE_Pos)               /* SysTic
 214:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
 215:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** /* SysTick Reload Register Definitions */
 216:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SysTick_LOAD_RELOAD_Pos             0                                             /* SysTic
 217:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFul << SysTick_LOAD_RELOAD_Pos)        /* SysTic
 218:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
 219:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** /* SysTick Current Register Definitions */
 220:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SysTick_VAL_CURRENT_Pos             0                                             /* SysTic
 221:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFul << SysTick_VAL_CURRENT_Pos)        /* SysTic
 222:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
 223:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** /* SysTick Calibration Register Definitions */
 224:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SysTick_CALIB_NOREF_Pos            31                                             /* SysTic
 225:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SysTick_CALIB_NOREF_Msk            (1ul << SysTick_CALIB_NOREF_Pos)               /* SysTic
 226:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
 227:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SysTick_CALIB_SKEW_Pos             30                                             /* SysTic
 228:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SysTick_CALIB_SKEW_Msk             (1ul << SysTick_CALIB_SKEW_Pos)                /* SysTic
 229:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
 230:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SysTick_CALIB_TENMS_Pos             0                                             /* SysTic
 231:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFul << SysTick_VAL_CURRENT_Pos)        /* SysTic
 232:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
 233:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
 234:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** typedef struct
 235:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** {
 236:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       volatile union {
 237:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****                       volatile unsigned char u8;	/* Offset:       ITM Stimulus Port 8-bit */
 238:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****                       volatile unsigned short u16;	/* Offset:       ITM Stimulus Port 16-bit */
 239:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****                       volatile  unsigned int u32;	/* Offset:       ITM Stimulus Port 32-bit */
 240:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       } PORT [32];					/* Offset: 0x00  ITM Stimulus Port Registers */
 241:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       unsigned int RESERVED0[864];
 242:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       volatile unsigned int TER;			/* Offset:       ITM Trace Enable Register */
 243:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       unsigned int RESERVED1[15];
 244:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       volatile unsigned int TPR;			/* Offset:       ITM Trace Privilege Register */
 245:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       unsigned int RESERVED2[15];
 246:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       volatile unsigned int TCR;			/* Offset:       ITM Trace Control Register */
 247:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       unsigned int RESERVED3[29];
 248:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       volatile unsigned int IWR;			/* Offset:       ITM Integration Write Register */
 249:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       volatile unsigned int IRR;			/* Offset:       ITM Integration Read Register */
 250:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       volatile unsigned int IMCR;			/* Offset:       ITM Integration Mode Control Register */
 251:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       unsigned int RESERVED4[43];
 252:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       volatile unsigned int LAR;			/* Offset:       ITM Lock Access Register */
 253:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       volatile unsigned int LSR;			/* Offset:       ITM Lock Status Register */
 254:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       unsigned int RESERVED5[6];
 255:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       volatile const unsigned int PID4;			/* Offset:       ITM Peripheral Identification Register #
 256:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       volatile const unsigned int PID5;			/* Offset:       ITM Peripheral Identification Register #
 257:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       volatile const unsigned int PID6;			/* Offset:       ITM Peripheral Identification Register #
 258:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       volatile const unsigned int PID7;			/* Offset:       ITM Peripheral Identification Register #
 259:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       volatile const unsigned int PID0;			/* Offset:       ITM Peripheral Identification Register #
 260:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       volatile const unsigned int PID1;			/* Offset:       ITM Peripheral Identification Register #
 261:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       volatile const unsigned int PID2;			/* Offset:       ITM Peripheral Identification Register #
 262:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       volatile const unsigned int PID3;			/* Offset:       ITM Peripheral Identification Register #
 263:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       volatile const unsigned int CID0;			/* Offset:       ITM Component  Identification Register #
 264:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       volatile const unsigned int CID1;			/* Offset:       ITM Component  Identification Register #
 265:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       volatile const unsigned int CID2;			/* Offset:       ITM Component  Identification Register #
 266:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       volatile const unsigned int CID3;			/* Offset:       ITM Component  Identification Register #
 267:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** } ITM_Type;
 268:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
 269:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** /* ITM Trace Privilege Register Definitions */
 270:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define ITM_TPR_PRIVMASK_Pos                0                                             /* ITM TP
 271:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFul << ITM_TPR_PRIVMASK_Pos)                /* ITM TP
 272:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
 273:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** /* ITM Trace Control Register Definitions */
 274:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define ITM_TCR_BUSY_Pos                   23                                             /* ITM TC
 275:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define ITM_TCR_BUSY_Msk                   (1ul << ITM_TCR_BUSY_Pos)                      /* ITM TC
 276:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define ITM_TCR_ATBID_Pos                  16                                             /* ITM TC
 277:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define ITM_TCR_ATBID_Msk                  (0x7Ful << ITM_TCR_ATBID_Pos)                  /* ITM TC
 278:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define ITM_TCR_TSPrescale_Pos              8                                             /* ITM TC
 279:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define ITM_TCR_TSPrescale_Msk             (3ul << ITM_TCR_TSPrescale_Pos)                /* ITM TC
 280:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define ITM_TCR_SWOENA_Pos                  4                                             /* ITM TC
 281:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define ITM_TCR_SWOENA_Msk                 (1ul << ITM_TCR_SWOENA_Pos)                    /* ITM TC
 282:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define ITM_TCR_DWTENA_Pos                  3                                             /* ITM TC
 283:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define ITM_TCR_DWTENA_Msk                 (1ul << ITM_TCR_DWTENA_Pos)                    /* ITM TC
 284:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define ITM_TCR_SYNCENA_Pos                 2                                             /* ITM TC
 285:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define ITM_TCR_SYNCENA_Msk                (1ul << ITM_TCR_SYNCENA_Pos)                   /* ITM TC
 286:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define ITM_TCR_TSENA_Pos                   1                                             /* ITM TC
 287:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define ITM_TCR_TSENA_Msk                  (1ul << ITM_TCR_TSENA_Pos)                     /* ITM TC
 288:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define ITM_TCR_ITMENA_Pos                  0                                             /* ITM TC
 289:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define ITM_TCR_ITMENA_Msk                 (1ul << ITM_TCR_ITMENA_Pos)                    /* ITM TC
 290:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
 291:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** /* ITM Integration Write Register Definitions */
 292:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define ITM_IWR_ATVALIDM_Pos                0                                             /* ITM IW
 293:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define ITM_IWR_ATVALIDM_Msk               (1ul << ITM_IWR_ATVALIDM_Pos)                  /* ITM IW
 294:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
 295:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** /* ITM Integration Read Register Definitions */
 296:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define ITM_IRR_ATREADYM_Pos                0                                             /* ITM IR
 297:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define ITM_IRR_ATREADYM_Msk               (1ul << ITM_IRR_ATREADYM_Pos)                  /* ITM IR
 298:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
 299:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** /* ITM Integration Mode Control Register Definitions */
 300:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define ITM_IMCR_INTEGRATION_Pos            0                                             /* ITM IM
 301:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define ITM_IMCR_INTEGRATION_Msk           (1ul << ITM_IMCR_INTEGRATION_Pos)              /* ITM IM
 302:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
 303:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** /* ITM Lock Status Register Definitions */
 304:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define ITM_LSR_ByteAcc_Pos                 2                                             /* ITM LS
 305:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define ITM_LSR_ByteAcc_Msk                (1ul << ITM_LSR_ByteAcc_Pos)                   /* ITM LS
 306:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define ITM_LSR_Access_Pos                  1                                             /* ITM LS
 307:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define ITM_LSR_Access_Msk                 (1ul << ITM_LSR_Access_Pos)                    /* ITM LS
 308:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define ITM_LSR_Present_Pos                 0                                             /* ITM LS
 309:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define ITM_LSR_Present_Msk                (1ul << ITM_LSR_Present_Pos)                   /* ITM LS
 310:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
 311:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
 312:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** typedef struct
 313:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** {
 314:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       unsigned int RESERVED0;
 315:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       volatile const unsigned int ICTR;			/* Offset: 0x04  Interrupt Control Type Register */
 316:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #if ((defined __CM3_REV) && (__CM3_REV >= 0x200))
 317:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       volatile unsigned int ACTLR;			/* Offset: 0x08  Auxiliary Control Register */
 318:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #else
 319:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       unsigned int RESERVED1;
 320:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #endif
 321:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** } InterruptType_Type;
 322:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
 323:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
 324:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** /* Interrupt Controller Type Register Definitions */
 325:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define InterruptType_ICTR_INTLINESNUM_Pos  0                                             /* Interr
 326:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define InterruptType_ICTR_INTLINESNUM_Msk (0x1Ful << InterruptType_ICTR_INTLINESNUM_Pos) /* Interr
 327:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
 328:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** /* Auxiliary Control Register Definitions */
 329:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define InterruptType_ACTLR_DISFOLD_Pos     2                                             /* Interr
 330:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define InterruptType_ACTLR_DISFOLD_Msk    (1ul << InterruptType_ACTLR_DISFOLD_Pos)       /* Interr
 331:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
 332:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define InterruptType_ACTLR_DISDEFWBUF_Pos  1                                             /* Interr
 333:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define InterruptType_ACTLR_DISDEFWBUF_Msk (1ul << InterruptType_ACTLR_DISDEFWBUF_Pos)    /* Interr
 334:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
 335:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define InterruptType_ACTLR_DISMCYCINT_Pos  0                                             /* Interr
 336:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define InterruptType_ACTLR_DISMCYCINT_Msk (1ul << InterruptType_ACTLR_DISMCYCINT_Pos)    /* Interr
 337:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
 338:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1)
 339:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** typedef struct
 340:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** {
 341:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       volatile const  unsigned int TYPE;		/* Offset: 0x00  MPU Type Register */
 342:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       volatile unsigned int CTRL;			/* Offset: 0x04  MPU Control Register */
 343:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       volatile unsigned int RNR;			/* Offset: 0x08  MPU Region RNRber Register */
 344:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       volatile unsigned int RBAR;			/* Offset: 0x0C  MPU Region Base Address Register */
 345:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       volatile unsigned int RASR;			/* Offset: 0x10  MPU Region Attribute and Size Register */
 346:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       volatile unsigned int RBAR_A1;			/* Offset: 0x14  MPU Alias 1 Region Base Address Register */
 347:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       volatile unsigned int RASR_A1;			/* Offset: 0x18  MPU Alias 1 Region Attribute and Size Regis
 348:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       volatile unsigned int RBAR_A2;			/* Offset: 0x1C  MPU Alias 2 Region Base Address Register */
 349:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       volatile unsigned int RASR_A2;			/* Offset: 0x20  MPU Alias 2 Region Attribute and Size Regis
 350:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       volatile unsigned int RBAR_A3;			/* Offset: 0x24  MPU Alias 3 Region Base Address Register */
 351:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       volatile unsigned int RASR_A3;			/* Offset: 0x28  MPU Alias 3 Region Attribute and Size Regis
 352:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** } MPU_Type;
 353:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
 354:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** /* MPU Type Register */
 355:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define MPU_TYPE_IREGION_Pos               16                                             /* MPU TY
 356:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define MPU_TYPE_IREGION_Msk               (0xFFul << MPU_TYPE_IREGION_Pos)               /* MPU TY
 357:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define MPU_TYPE_DREGION_Pos                8                                             /* MPU TY
 358:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define MPU_TYPE_DREGION_Msk               (0xFFul << MPU_TYPE_DREGION_Pos)               /* MPU TY
 359:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define MPU_TYPE_SEPARATE_Pos               0                                             /* MPU TY
 360:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define MPU_TYPE_SEPARATE_Msk              (1ul << MPU_TYPE_SEPARATE_Pos)                 /* MPU TY
 361:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
 362:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** /* MPU Control Register */
 363:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2                                             /* MPU CT
 364:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1ul << MPU_CTRL_PRIVDEFENA_Pos)               /* MPU CT
 365:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define MPU_CTRL_HFNMIENA_Pos               1                                             /* MPU CT
 366:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define MPU_CTRL_HFNMIENA_Msk              (1ul << MPU_CTRL_HFNMIENA_Pos)                 /* MPU CT
 367:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define MPU_CTRL_ENABLE_Pos                 0                                             /* MPU CT
 368:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define MPU_CTRL_ENABLE_Msk                (1ul << MPU_CTRL_ENABLE_Pos)                   /* MPU CT
 369:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
 370:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** /* MPU Region Number Register */
 371:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define MPU_RNR_REGION_Pos                  0                                             /* MPU RN
 372:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define MPU_RNR_REGION_Msk                 (0xFFul << MPU_RNR_REGION_Pos)                 /* MPU RN
 373:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
 374:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** /* MPU Region Base Address Register */
 375:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define MPU_RBAR_ADDR_Pos                   5                                             /* MPU RB
 376:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFul << MPU_RBAR_ADDR_Pos)             /* MPU RB
 377:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define MPU_RBAR_VALID_Pos                  4                                             /* MPU RB
 378:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define MPU_RBAR_VALID_Msk                 (1ul << MPU_RBAR_VALID_Pos)                    /* MPU RB
 379:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define MPU_RBAR_REGION_Pos                 0                                             /* MPU RB
 380:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define MPU_RBAR_REGION_Msk                (0xFul << MPU_RBAR_REGION_Pos)                 /* MPU RB
 381:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
 382:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** /* MPU Region Attribute and Size Register */
 383:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define MPU_RASR_XN_Pos                    28                                             /* MPU RA
 384:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define MPU_RASR_XN_Msk                    (1ul << MPU_RASR_XN_Pos)                       /* MPU RA
 385:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define MPU_RASR_AP_Pos                    24                                             /* MPU RA
 386:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define MPU_RASR_AP_Msk                    (7ul << MPU_RASR_AP_Pos)                       /* MPU RA
 387:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define MPU_RASR_TEX_Pos                   19                                             /* MPU RA
 388:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define MPU_RASR_TEX_Msk                   (7ul << MPU_RASR_TEX_Pos)                      /* MPU RA
 389:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define MPU_RASR_S_Pos                     18                                             /* MPU RA
 390:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define MPU_RASR_S_Msk                     (1ul << MPU_RASR_S_Pos)                        /* MPU RA
 391:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define MPU_RASR_C_Pos                     17                                             /* MPU RA
 392:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define MPU_RASR_C_Msk                     (1ul << MPU_RASR_C_Pos)                        /* MPU RA
 393:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define MPU_RASR_B_Pos                     16                                             /* MPU RA
 394:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define MPU_RASR_B_Msk                     (1ul << MPU_RASR_B_Pos)                        /* MPU RA
 395:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define MPU_RASR_SRD_Pos                    8                                             /* MPU RA
 396:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define MPU_RASR_SRD_Msk                   (0xFFul << MPU_RASR_SRD_Pos)                   /* MPU RA
 397:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define MPU_RASR_SIZE_Pos                   1                                             /* MPU RA
 398:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define MPU_RASR_SIZE_Msk                  (0x1Ful << MPU_RASR_SIZE_Pos)                  /* MPU RA
 399:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define MPU_RASR_ENA_Pos                    0                                            /* MPU RAS
 400:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define MPU_RASR_ENA_Msk                   (0x1Ful << MPU_RASR_ENA_Pos)                  /* MPU RAS
 401:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #endif
 402:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
 403:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
 404:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** typedef struct
 405:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** {
 406:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       volatile unsigned int DHCSR;			/* Offset: 0x00  Debug Halting Control and Status Register    
 407:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       volatile unsigned int DCRSR;			/* Offset: 0x04  Debug Core Register Selector Register        
 408:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       volatile unsigned int DCRDR;			/* Offset: 0x08  Debug Core Register Data Register            
 409:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       volatile unsigned int DEMCR;			/* Offset: 0x0C  Debug Exception and Monitor Control Register 
 410:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** } CoreDebug_Type;
 411:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
 412:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** /* Debug Halting Control and Status Register */
 413:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16                                             /* CoreDe
 414:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFul << CoreDebug_DHCSR_DBGKEY_Pos)       /* CoreDe
 415:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25                                             /* CoreDe
 416:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1ul << CoreDebug_DHCSR_S_RESET_ST_Pos)        /* CoreDe
 417:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24                                             /* CoreDe
 418:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1ul << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /* CoreDe
 419:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19                                             /* CoreDe
 420:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1ul << CoreDebug_DHCSR_S_LOCKUP_Pos)          /* CoreDe
 421:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18                                             /* CoreDe
 422:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1ul << CoreDebug_DHCSR_S_SLEEP_Pos)           /* CoreDe
 423:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17                                             /* CoreDe
 424:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1ul << CoreDebug_DHCSR_S_HALT_Pos)            /* CoreDe
 425:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16                                             /* CoreDe
 426:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1ul << CoreDebug_DHCSR_S_REGRDY_Pos)          /* CoreDe
 427:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5                                             /* CoreDe
 428:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1ul << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /* CoreDe
 429:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3                                             /* CoreDe
 430:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1ul << CoreDebug_DHCSR_C_MASKINTS_Pos)        /* CoreDe
 431:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2                                             /* CoreDe
 432:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1ul << CoreDebug_DHCSR_C_STEP_Pos)            /* CoreDe
 433:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1                                             /* CoreDe
 434:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1ul << CoreDebug_DHCSR_C_HALT_Pos)            /* CoreDe
 435:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0                                             /* CoreDe
 436:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1ul << CoreDebug_DHCSR_C_DEBUGEN_Pos)         /* CoreDe
 437:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
 438:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** /* Debug Core Register Selector Register */
 439:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16                                             /* CoreDe
 440:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1ul << CoreDebug_DCRSR_REGWnR_Pos)            /* CoreDe
 441:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0                                             /* CoreDe
 442:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1Ful << CoreDebug_DCRSR_REGSEL_Pos)         /* CoreDe
 443:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
 444:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** /* Debug Exception and Monitor Control Register */
 445:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24                                             /* CoreDe
 446:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1ul << CoreDebug_DEMCR_TRCENA_Pos)            /* CoreDe
 447:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19                                             /* CoreDe
 448:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1ul << CoreDebug_DEMCR_MON_REQ_Pos)           /* CoreDe
 449:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18                                             /* CoreDe
 450:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1ul << CoreDebug_DEMCR_MON_STEP_Pos)          /* CoreDe
 451:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17                                             /* CoreDe
 452:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1ul << CoreDebug_DEMCR_MON_PEND_Pos)          /* CoreDe
 453:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16                                             /* CoreDe
 454:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1ul << CoreDebug_DEMCR_MON_EN_Pos)            /* CoreDe
 455:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10                                             /* CoreDe
 456:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1ul << CoreDebug_DEMCR_VC_HARDERR_Pos)        /* CoreDe
 457:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9                                             /* CoreDe
 458:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1ul << CoreDebug_DEMCR_VC_INTERR_Pos)         /* CoreDe
 459:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8                                             /* CoreDe
 460:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1ul << CoreDebug_DEMCR_VC_BUSERR_Pos)         /* CoreDe
 461:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7                                             /* CoreDe
 462:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1ul << CoreDebug_DEMCR_VC_STATERR_Pos)        /* CoreDe
 463:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6                                             /* CoreDe
 464:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1ul << CoreDebug_DEMCR_VC_CHKERR_Pos)         /* CoreDe
 465:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5                                             /* CoreDe
 466:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1ul << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /* CoreDe
 467:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4                                             /* CoreDe
 468:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1ul << CoreDebug_DEMCR_VC_MMERR_Pos)          /* CoreDe
 469:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0                                             /* CoreDe
 470:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1ul << CoreDebug_DEMCR_VC_CORERESET_Pos)      /* CoreDe
 471:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
 472:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** /* Memory mapping of Cortex-M3 Hardware */
 473:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCS_BASE            (0xE000E000)                              /* System Control Space Base 
 474:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define ITM_BASE            (0xE0000000)                              /* ITM Base Address */
 475:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define CoreDebug_BASE      (0xE000EDF0)                              /* Core Debug Base Address */
 476:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SysTick_BASE        (SCS_BASE +  0x0010)                      /* SysTick Base Address */
 477:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define NVIC_BASE           (SCS_BASE +  0x0100)                      /* NVIC Base Address */
 478:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB_BASE            (SCS_BASE +  0x0D00)                      /* System Control Block Base 
 479:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
 480:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define InterruptType       ((InterruptType_Type *) SCS_BASE)         /* Interrupt Type Register */
 481:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SCB                 ((SCB_Type *)  SCB_BASE)                  /* SCB configuration struct  
 482:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define SysTick             ((SysTick_Type *) SysTick_BASE)           /* SysTick configuration stru
 483:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define NVIC                ((NVIC_Type *) NVIC_BASE)                 /* NVIC configuration struct 
 484:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define ITM                 ((ITM_Type *) ITM_BASE)                   /* ITM configuration struct *
 485:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define CoreDebug           ((CoreDebug_Type *) CoreDebug_BASE)       /* Core Debug configuration s
 486:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
 487:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1)
 488:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define MPU_BASE            (SCS_BASE +  0x0D90)                      /* Memory Protection Unit */
 489:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #define MPU                 ((MPU_Type*) MPU_BASE)                    /* Memory Protection Unit */
 490:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #endif
 491:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
 492:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
 493:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** /* GNU gcc specific functions */
 494:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** static inline void __enable_irq()               { __asm volatile ("cpsie i"); }
 495:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** static inline void __disable_irq()              { __asm volatile ("cpsid i"); }
 496:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** static inline void __enable_fault_irq()         { __asm volatile ("cpsie f"); }
 497:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** static inline void __disable_fault_irq()        { __asm volatile ("cpsid f"); }
 498:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** static inline void __NOP()                      { __asm volatile ("nop"); }
 499:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** static inline void __WFI()                      { __asm volatile ("wfi"); }
 500:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** static inline void __WFE()                      { __asm volatile ("wfe"); }
 501:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** static inline void __SEV()                      { __asm volatile ("sev"); }
 502:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** static inline void constSB()                    { __asm volatile ("isb"); }
 503:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** static inline void __DSB()                      { __asm volatile ("dsb"); }
 504:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** static inline void __DMB()                      { __asm volatile ("dmb"); }
 505:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** static inline void __CLREX()                    { __asm volatile ("clrex"); }
 506:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
 507:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** extern unsigned int __get_PSP(void);
 508:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** extern void __set_PSP(unsigned int topOfProcStack);
 509:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** extern unsigned int __get_MSP(void);
 510:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** extern void __set_MSP(unsigned int topOfMainStack);
 511:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** extern unsigned int __get_BASEPRI(void);
 512:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** extern void __set_BASEPRI(unsigned int basePri);
 513:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** extern unsigned int  __get_PRIMASK(void);
 514:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** extern void __set_PRIMASK(unsigned int priMask);
 515:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** extern unsigned int __get_FAULTMASK(void);
 516:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** extern void __set_FAULTMASK(unsigned int faultMask);
 517:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** extern unsigned int __get_CONTROL(void);
 518:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** extern void __set_CONTROL(unsigned int control);
 519:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** extern unsigned int __REV(unsigned int value);
 520:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** extern unsigned int __REV16(unsigned shortvalue);
 521:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** extern int __REVSH(int value);
 522:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** extern unsigned int __RBIT(unsigned int value);
 523:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** extern unsigned char __LDREXB(unsigned char *addr);
 524:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** extern unsigned short__LDREXH(unsigned short*addr);
 525:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** extern unsigned int __LDREXW(unsigned int *addr);
 526:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** extern unsigned int __STREXB(unsigned char value, unsigned char *addr);
 527:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** extern unsigned int __STREXH(unsigned shortvalue, unsigned short*addr);
 528:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** extern unsigned int __STREXW(unsigned int value, unsigned int *addr);
 529:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
 530:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
 531:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
 532:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** static inline void NVIC_SetPriorityGrouping (unsigned int PriorityGroup)
 533:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** {
 534:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       unsigned int reg_value;
 535:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       unsigned int PriorityGroupTmp = (PriorityGroup & 0x07);			/* only values 0..7 are used */
 536:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       reg_value = SCB->AIRCR;                                                   /* read old registe
 537:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);           /* clear bits to ch
 538:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       reg_value = (reg_value | (0x5FA << SCB_AIRCR_VECTKEY_Pos) | (PriorityGroupTmp << 8));	/* Inse
 539:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       SCB->AIRCR =  reg_value;
 540:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** }
 541:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
 542:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
 543:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** static inline unsigned int NVIC_GetPriorityGrouping (void)
 544:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** {
 545:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       return ((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos);   /* read priority 
 546:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** }
 547:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
 548:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
 549:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** static inline void NVIC_EnableIRQ (IRQn_Type IRQn)
 550:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** {
 551:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       NVIC->ISER[((unsigned int)(IRQn) >> 5)] = (1 << ((unsigned int)(IRQn) & 0x1F)); /* enable int
 552:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** }
 553:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
 554:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
 555:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** static inline void NVIC_DisableIRQ (IRQn_Type IRQn)
 556:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** {
 557:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       NVIC->ICER[((unsigned int)(IRQn) >> 5)] = (1 << ((unsigned int)(IRQn) & 0x1F)); /* disable in
 558:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** }
 559:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
 560:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
 561:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** static inline unsigned int NVIC_GetPendingIRQ (IRQn_Type IRQn)
 562:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** {
 563:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       return((unsigned int) ((NVIC->ISPR[(unsigned int)(IRQn) >> 5] & (1 << ((unsigned int)(IRQn) &
 564:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** }
 565:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
 566:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
 567:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** static inline void NVIC_SetPendingIRQ (IRQn_Type IRQn)
 568:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** {
 569:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       NVIC->ISPR[((unsigned int)(IRQn) >> 5)] = (1 << ((unsigned int)(IRQn) & 0x1F)); /* set interr
 570:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** }
 571:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
 572:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
 573:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** static inline void NVIC_ClearPendingIRQ (IRQn_Type IRQn)
 574:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** {
 575:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       NVIC->ICPR[((unsigned int)(IRQn) >> 5)] = (1 << ((unsigned int)(IRQn) & 0x1F)); /* Clear pend
 576:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** }
 577:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
 578:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
 579:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** static inline unsigned int NVIC_GetActive (IRQn_Type IRQn)
 580:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** {
 581:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       return((unsigned int)((NVIC->IABR[(unsigned int)(IRQn) >> 5] & (1 << ((unsigned int)(IRQn) & 
 582:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** }
 583:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
 584:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
 585:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** static inline void NVIC_SetPriority (IRQn_Type IRQn, unsigned int priority)
 586:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** {
 587:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       if (IRQn < 0) {
 588:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****          SCB->SHP[((unsigned int)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);	
 589:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       } else {
 590:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****          NVIC->IP[(unsigned int)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);		/* set Pr
 591:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       }
 592:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** }
 593:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
 594:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
 595:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** static inline unsigned int NVIC_GetPriority (IRQn_Type IRQn)
 596:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** {
 597:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
 598:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       if (IRQn < 0) {
 599:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****          return((unsigned int)(SCB->SHP[((unsigned int)(IRQn) & 0xF)-4] >> (8 - __NVIC_PRIO_BITS)))
 600:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       } else {
 601:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****          return((unsigned int)(NVIC->IP[(unsigned int)(IRQn)] >> (8 - __NVIC_PRIO_BITS)));		/* get 
 602:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       }
 603:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** }
 604:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
 605:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
 606:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** static inline unsigned int NVIC_EncodePriority (unsigned int PriorityGroup, unsigned int PreemptPri
 607:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** {
 608:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       unsigned int PriorityGroupTmp = (PriorityGroup & 0x07);          /* only values 0..7 are used
 609:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       unsigned int PreemptPriorityBits;
 610:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       unsigned int SubPriorityBits;
 611:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - Pr
 612:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       SubPriorityBits = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __
 613:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       return (((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) | ((SubPr
 614:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** }
 615:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
 616:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
 617:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** static inline void NVIC_DecodePriority (unsigned int Priority, unsigned int PriorityGroup, unsigned
 618:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** {
 619:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       unsigned int PriorityGroupTmp = (PriorityGroup & 0x07);          /* only values 0..7 are used
 620:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       unsigned int PreemptPriorityBits;
 621:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       unsigned int SubPriorityBits;
 622:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - Pr
 623:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       SubPriorityBits = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __
 624:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       *pPreemptPriority = (Priority >> SubPriorityBits) & ((1 << (PreemptPriorityBits)) - 1);
 625:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       *pSubPriority = (Priority ) & ((1 << (SubPriorityBits )) - 1);
 626:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** }
 627:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
 628:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
 629:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #if (!defined (__Vendor_SysTickConfig)) || (__Vendor_SysTickConfig == 0)
 630:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** static inline unsigned int SysTick_Config (unsigned int ticks)
 1775              		.loc 2 630 28 view .LVU482
 1776              	.LBB75:
 631:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** {
 632:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       if (ticks > SysTick_LOAD_RELOAD_Msk) return (1);		/* Reload value impossible */
 1777              		.loc 2 632 7 view .LVU483
 633:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       SysTick->LOAD = (ticks & SysTick_LOAD_RELOAD_Msk) - 1;      /* set reload register */
 1778              		.loc 2 633 7 view .LVU484
 1779              	.LBE75:
 1780              	.LBE74:
 1781              		.loc 1 459 11 is_stmt 0 view .LVU485
 1782 0010 4FF47A72 		mov	r2, #1000
 1783 0014 614B     		ldr	r3, .L138
 1784              	.LVL106:
 1785              	.LBB84:
 1786              	.LBB80:
 1787              	.LBB76:
 1788              	.LBB77:
 588:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       } else {
 1789              		.loc 2 588 51 view .LVU486
 1790 0016 624D     		ldr	r5, .L138+4
 1791              	.LBE77:
 1792              	.LBE76:
 1793              	.LBE80:
 1794              	.LBE84:
 1795              		.loc 1 459 11 view .LVU487
 1796 0018 1B68     		ldr	r3, [r3]
 1797              	.LVL107:
 1798              	.LBB85:
 1799              	.LBB81:
 634:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       NVIC_SetPriority(SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Cortex-M0 Sys
 635:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       SysTick->VAL = 0;                                          /* Load the SysTick Counter Value 
 1800              		.loc 2 635 20 view .LVU488
 1801 001a 0024     		movs	r4, #0
 1802              	.LBE81:
 1803              	.LBE85:
 1804              		.loc 1 459 11 view .LVU489
 1805 001c B3FBF2F3 		udiv	r3, r3, r2
 1806              	.LVL108:
 1807              	.LBB86:
 1808              	.LBB82:
 633:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       NVIC_SetPriority(SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Cortex-M0 Sys
 1809              		.loc 2 633 21 view .LVU490
 1810 0020 604A     		ldr	r2, .L138+8
 633:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       NVIC_SetPriority(SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Cortex-M0 Sys
 1811              		.loc 2 633 57 view .LVU491
 1812 0022 013B     		subs	r3, r3, #1
 1813              	.LVL109:
 633:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       NVIC_SetPriority(SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Cortex-M0 Sys
 1814              		.loc 2 633 21 view .LVU492
 1815 0024 5360     		str	r3, [r2, #4]
 634:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       NVIC_SetPriority(SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Cortex-M0 Sys
 1816              		.loc 2 634 7 is_stmt 1 view .LVU493
 1817              	.LVL110:
 1818              	.LBB79:
 1819              	.LBI76:
 585:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** {
 1820              		.loc 2 585 20 view .LVU494
 1821              	.LBB78:
 587:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****          SCB->SHP[((unsigned int)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);	
 1822              		.loc 2 587 7 view .LVU495
 588:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       } else {
 1823              		.loc 2 588 10 view .LVU496
 588:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       } else {
 1824              		.loc 2 588 51 is_stmt 0 view .LVU497
 1825 0026 F023     		movs	r3, #240
 1826              	.LVL111:
 588:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       } else {
 1827              		.loc 2 588 51 view .LVU498
 1828 0028 85F82330 		strb	r3, [r5, #35]
 1829              	.LVL112:
 588:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       } else {
 1830              		.loc 2 588 51 view .LVU499
 1831              	.LBE78:
 1832              	.LBE79:
 1833              		.loc 2 635 7 is_stmt 1 view .LVU500
 636:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_M
 1834              		.loc 2 636 21 is_stmt 0 view .LVU501
 1835 002c 0723     		movs	r3, #7
 635:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_M
 1836              		.loc 2 635 20 view .LVU502
 1837 002e 9460     		str	r4, [r2, #8]
 1838              		.loc 2 636 7 is_stmt 1 view .LVU503
 1839              	.LBE82:
 1840              	.LBE86:
 460:main.c        ****          /* Capture error */
 461:main.c        ****          while (1);
 462:main.c        ****       }
 463:main.c        ****       /* 4 bit for pre-emption priority, 0 bits for subpriority */
 464:main.c        ****       NVIC_PriorityGroupConfig(NVIC_PriorityGroup_4);
 1841              		.loc 1 464 7 is_stmt 0 view .LVU504
 1842 0030 4FF44070 		mov	r0, #768
 1843              	.LBB87:
 1844              	.LBB83:
 1845              		.loc 2 636 21 view .LVU505
 1846 0034 1360     		str	r3, [r2]
 637:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       return (0);	/* Function successful */
 1847              		.loc 2 637 7 is_stmt 1 view .LVU506
 1848              		.loc 2 637 7 is_stmt 0 view .LVU507
 1849              	.LBE83:
 1850              	.LBE87:
 1851              		.loc 1 464 7 is_stmt 1 view .LVU508
 1852 0036 FFF7FEFF 		bl	NVIC_PriorityGroupConfig
 1853              	.LVL113:
 465:main.c        ****       FLASH_Unlock();
 1854              		.loc 1 465 7 view .LVU509
 1855 003a FFF7FEFF 		bl	FLASH_Unlock
 1856              	.LVL114:
 466:main.c        ****       option_value = FLASH_GetReadOutProtectionStatus();
 1857              		.loc 1 466 7 view .LVU510
 1858              		.loc 1 466 22 is_stmt 0 view .LVU511
 1859 003e FFF7FEFF 		bl	FLASH_GetReadOutProtectionStatus
 1860              	.LVL115:
 1861              		.loc 1 466 20 view .LVU512
 1862 0042 594B     		ldr	r3, .L138+12
 1863 0044 1860     		str	r0, [r3]
 467:main.c        ****       if (option_value == 0) {
 1864              		.loc 1 467 7 is_stmt 1 view .LVU513
 1865              		.loc 1 467 10 is_stmt 0 view .LVU514
 1866 0046 80B9     		cbnz	r0, .L108
 468:main.c        ****          FLASHStatus = FLASH_EraseOptionBytes();
 1867              		.loc 1 468 10 is_stmt 1 view .LVU515
 1868              		.loc 1 468 24 is_stmt 0 view .LVU516
 1869 0048 FFF7FEFF 		bl	FLASH_EraseOptionBytes
 1870              	.LVL116:
 1871              		.loc 1 468 22 view .LVU517
 1872 004c 574C     		ldr	r4, .L138+16
 1873 004e 2070     		strb	r0, [r4]
 469:main.c        ****          FLASHStatus = FLASH_ReadOutProtection(ENABLE);
 1874              		.loc 1 469 10 is_stmt 1 view .LVU518
 1875              		.loc 1 469 24 is_stmt 0 view .LVU519
 1876 0050 0120     		movs	r0, #1
 1877 0052 FFF7FEFF 		bl	FLASH_ReadOutProtection
 1878              	.LVL117:
 1879              		.loc 1 469 22 view .LVU520
 1880 0056 2070     		strb	r0, [r4]
 470:main.c        ****          NVIC_SystemReset();
 1881              		.loc 1 470 10 is_stmt 1 view .LVU521
 1882              	.LBB88:
 1883              	.LBI88:
 638:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** }
 639:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** #endif
 640:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
 641:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** 
 642:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** static inline void NVIC_SystemReset (void)
 1884              		.loc 2 642 20 view .LVU522
 1885              	.LBB89:
 643:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** {
 644:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       SCB->AIRCR = ((0x5FA << SCB_AIRCR_VECTKEY_Pos) | (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) | SCB_
 1886              		.loc 2 644 7 view .LVU523
 1887              		.loc 2 644 60 is_stmt 0 view .LVU524
 1888 0058 EA68     		ldr	r2, [r5, #12]
 1889              		.loc 2 644 94 view .LVU525
 1890 005a 554B     		ldr	r3, .L138+20
 1891              		.loc 2 644 68 view .LVU526
 1892 005c 02F4E062 		and	r2, r2, #1792
 1893              		.loc 2 644 94 view .LVU527
 1894 0060 1343     		orrs	r3, r3, r2
 1895              		.loc 2 644 18 view .LVU528
 1896 0062 EB60     		str	r3, [r5, #12]
 645:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       __DSB();	/* Ensure completion of memory access */
 1897              		.loc 2 645 7 is_stmt 1 view .LVU529
 1898              	.LBB90:
 1899              	.LBI90:
 503:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** static inline void __DMB()                      { __asm volatile ("dmb"); }
 1900              		.loc 2 503 20 view .LVU530
 1901              	.LBB91:
 503:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h **** static inline void __DMB()                      { __asm volatile ("dmb"); }
 1902              		.loc 2 503 51 view .LVU531
 1903              		.syntax unified
 1904              	@ 503 "c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h" 1
 1905 0064 BFF34F8F 		dsb
 1906              	@ 0 "" 2
 1907              		.thumb
 1908              		.syntax unified
 1909              	.L109:
 1910              	.LBE91:
 1911              	.LBE90:
 646:c:\project\stm32fx_lib\stm32f1x_iolib\include\core.h ****       while(1);	/* wait until reset */
 1912              		.loc 2 646 7 view .LVU532
 1913              		.loc 2 646 15 view .LVU533
 1914              		.loc 2 646 12 view .LVU534
 1915 0068 FEE7     		b	.L109
 1916              	.L108:
 1917              	.LBE89:
 1918              	.LBE88:
 471:main.c        ****       }
 472:main.c        **** 	  
 473:main.c        **** 	main_display();
 1919              		.loc 1 473 2 view .LVU535
 1920 006a FFF7FEFF 		bl	main_display
 1921              	.LVL118:
 474:main.c        **** 	
 475:main.c        ****       count = 0;
 1922              		.loc 1 475 7 view .LVU536
 476:main.c        ****       sec = 0;
 1923              		.loc 1 476 7 view .LVU537
 477:main.c        ****       msec = 0;
 1924              		.loc 1 477 7 view .LVU538
 478:main.c        ****       old_volume = -1;
 1925              		.loc 1 478 7 view .LVU539
 1926              		.loc 1 478 18 is_stmt 0 view .LVU540
 1927 006e 4FF6FF73 		movw	r3, #65535
 477:main.c        ****       msec = 0;
 1928              		.loc 1 477 12 view .LVU541
 1929 0072 A146     		mov	r9, r4
 1930              		.loc 1 478 18 view .LVU542
 1931 0074 4F4D     		ldr	r5, .L138+24
 479:main.c        ****       sum_adc = 0;
 480:main.c        ****       adc_count = 0;
 481:main.c        ****       //ad_value = 0;
 482:main.c        **** 	  
 483:main.c        ****       while (1) {
 484:main.c        ****       	    mp3_play();
 485:main.c        ****             if (tick) {
 486:main.c        ****                tick = 0;
 487:main.c        ****                count++;
 488:main.c        ****                msec++;
 489:main.c        ****                touch_process(&xLoc,&yLoc);
 1932              		.loc 1 489 16 view .LVU543
 1933 0076 504F     		ldr	r7, .L138+28
 1934 0078 DFF86C81 		ldr	r8, .L138+76
 490:main.c        **** 			   touch_read(&xLoc,&yLoc);
 491:main.c        **** 			   
 492:main.c        ****                //sw_read();
 493:main.c        ****                if (count == 100) {
 494:main.c        ****                	  //led_control(LED3,ON);
 495:main.c        ****                } else {
 496:main.c        ****                	  if (count >= 200) {
 497:main.c        ****                	     count = 0;
 498:main.c        ****                	     //led_control(LED3,OFF);
 499:main.c        ****                	  }
 500:main.c        ****                }
 501:main.c        ****                if (msec >= 500) {
 502:main.c        ****                	  msec = 0;
 503:main.c        **** 		  sec++;
 504:main.c        ****                	  //s_printf(USART1," Usart 1 %d \r\n",sec);
 505:main.c        ****                	  //s_printf(USART2," Serial Port 2 \r\n");
 506:main.c        ****                	  second++;
 507:main.c        ****                }
 508:main.c        ****                if ((rxcnt1) && (rxck1 >= 3)) {
 509:main.c        ****                	  rxck1 = 0;
 510:main.c        ****                	  receive_serial1();
 511:main.c        ****                }
 512:main.c        ****                if ((rxcnt2) && (rxck2 >= 3)) {
 513:main.c        ****                	  rxck1 = 0;
 514:main.c        ****                	  receive_serial2();
 515:main.c        ****                }
 516:main.c        ****                if (txled) led_control(LED1,ON);
 517:main.c        ****                if (rxled) led_control(LED2,ON);
 518:main.c        ****                if (txled == 0) led_control(LED1,OFF);
 519:main.c        ****                if (rxled == 0) led_control(LED2,OFF);
 520:main.c        ****                if (ADC_GetFlagStatus(ADC1,ADC_FLAG_JEOC)) {
 1935              		.loc 1 520 20 view .LVU544
 1936 007c 4F4E     		ldr	r6, .L138+32
 478:main.c        ****       sum_adc = 0;
 1937              		.loc 1 478 18 view .LVU545
 1938 007e 2B80     		strh	r3, [r5]	@ movhi
 479:main.c        ****       sum_adc = 0;
 1939              		.loc 1 479 7 is_stmt 1 view .LVU546
 1940              	.LVL119:
 480:main.c        ****       //ad_value = 0;
 1941              		.loc 1 480 7 view .LVU547
 1942              	.L120:
 485:main.c        ****                tick = 0;
 1943              		.loc 1 485 17 is_stmt 0 view .LVU548
 1944 0080 DFF868B1 		ldr	fp, .L138+80
 1945              	.L110:
 483:main.c        ****       	    mp3_play();
 1946              		.loc 1 483 7 is_stmt 1 view .LVU549
 484:main.c        ****             if (tick) {
 1947              		.loc 1 484 12 view .LVU550
 1948 0084 FFF7FEFF 		bl	mp3_play
 1949              	.LVL120:
 485:main.c        ****                tick = 0;
 1950              		.loc 1 485 13 view .LVU551
 485:main.c        ****                tick = 0;
 1951              		.loc 1 485 17 is_stmt 0 view .LVU552
 1952 0088 BBF80030 		ldrh	r3, [fp]
 1953 008c 9BB2     		uxth	r3, r3
 485:main.c        ****                tick = 0;
 1954              		.loc 1 485 16 view .LVU553
 1955 008e 002B     		cmp	r3, #0
 1956 0090 F8D0     		beq	.L110
 486:main.c        ****                count++;
 1957              		.loc 1 486 16 is_stmt 1 view .LVU554
 486:main.c        ****                count++;
 1958              		.loc 1 486 21 is_stmt 0 view .LVU555
 1959 0092 4FF0000A 		mov	r10, #0
 489:main.c        **** 			   touch_read(&xLoc,&yLoc);
 1960              		.loc 1 489 16 view .LVU556
 1961 0096 3946     		mov	r1, r7
 1962 0098 4046     		mov	r0, r8
 486:main.c        ****                count++;
 1963              		.loc 1 486 21 view .LVU557
 1964 009a ABF800A0 		strh	r10, [fp]	@ movhi
 487:main.c        ****                msec++;
 1965              		.loc 1 487 16 is_stmt 1 view .LVU558
 488:main.c        ****                touch_process(&xLoc,&yLoc);
 1966              		.loc 1 488 16 view .LVU559
 488:main.c        ****                touch_process(&xLoc,&yLoc);
 1967              		.loc 1 488 20 is_stmt 0 view .LVU560
 1968 009e 09F10109 		add	r9, r9, #1
 1969              	.LVL121:
 489:main.c        **** 			   touch_read(&xLoc,&yLoc);
 1970              		.loc 1 489 16 is_stmt 1 view .LVU561
 1971 00a2 FFF7FEFF 		bl	touch_process
 1972              	.LVL122:
 490:main.c        **** 			   
 1973              		.loc 1 490 7 view .LVU562
 1974 00a6 3946     		mov	r1, r7
 1975 00a8 4046     		mov	r0, r8
 1976 00aa FFF7FEFF 		bl	touch_read
 1977              	.LVL123:
 493:main.c        ****                	  //led_control(LED3,ON);
 1978              		.loc 1 493 16 view .LVU563
 501:main.c        ****                	  msec = 0;
 1979              		.loc 1 501 16 view .LVU564
 501:main.c        ****                	  msec = 0;
 1980              		.loc 1 501 19 is_stmt 0 view .LVU565
 1981 00ae B9F5FA7F 		cmp	r9, #500
 1982 00b2 05DB     		blt	.L111
 502:main.c        **** 		  sec++;
 1983              		.loc 1 502 19 is_stmt 1 view .LVU566
 1984              	.LVL124:
 503:main.c        ****                	  //s_printf(USART1," Usart 1 %d \r\n",sec);
 1985              		.loc 1 503 5 view .LVU567
 506:main.c        ****                }
 1986              		.loc 1 506 19 view .LVU568
 502:main.c        **** 		  sec++;
 1987              		.loc 1 502 24 is_stmt 0 view .LVU569
 1988 00b4 D146     		mov	r9, r10
 506:main.c        ****                }
 1989              		.loc 1 506 25 view .LVU570
 1990 00b6 424A     		ldr	r2, .L138+36
 1991 00b8 1388     		ldrh	r3, [r2]
 1992 00ba 0133     		adds	r3, r3, #1
 1993 00bc 9BB2     		uxth	r3, r3
 1994 00be 1380     		strh	r3, [r2]	@ movhi
 1995              	.LVL125:
 1996              	.L111:
 508:main.c        ****                	  rxck1 = 0;
 1997              		.loc 1 508 16 is_stmt 1 view .LVU571
 508:main.c        ****                	  rxck1 = 0;
 1998              		.loc 1 508 20 is_stmt 0 view .LVU572
 1999 00c0 404B     		ldr	r3, .L138+40
 2000 00c2 1B88     		ldrh	r3, [r3]
 2001 00c4 9BB2     		uxth	r3, r3
 508:main.c        ****                	  rxck1 = 0;
 2002              		.loc 1 508 19 view .LVU573
 2003 00c6 3BB1     		cbz	r3, .L112
 508:main.c        ****                	  rxck1 = 0;
 2004              		.loc 1 508 39 discriminator 1 view .LVU574
 2005 00c8 3F4B     		ldr	r3, .L138+44
 2006 00ca 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 508:main.c        ****                	  rxck1 = 0;
 2007              		.loc 1 508 29 discriminator 1 view .LVU575
 2008 00cc 022A     		cmp	r2, #2
 2009 00ce 03D9     		bls	.L112
 509:main.c        ****                	  receive_serial1();
 2010              		.loc 1 509 19 is_stmt 1 view .LVU576
 509:main.c        ****                	  receive_serial1();
 2011              		.loc 1 509 25 is_stmt 0 view .LVU577
 2012 00d0 0022     		movs	r2, #0
 2013 00d2 1A70     		strb	r2, [r3]
 510:main.c        ****                }
 2014              		.loc 1 510 19 is_stmt 1 view .LVU578
 2015 00d4 FFF7FEFF 		bl	receive_serial1
 2016              	.LVL126:
 2017              	.L112:
 512:main.c        ****                	  rxck1 = 0;
 2018              		.loc 1 512 16 view .LVU579
 512:main.c        ****                	  rxck1 = 0;
 2019              		.loc 1 512 20 is_stmt 0 view .LVU580
 2020 00d8 3C4B     		ldr	r3, .L138+48
 2021 00da 1B88     		ldrh	r3, [r3]
 2022 00dc 9BB2     		uxth	r3, r3
 512:main.c        ****                	  rxck1 = 0;
 2023              		.loc 1 512 19 view .LVU581
 2024 00de 43B1     		cbz	r3, .L113
 512:main.c        ****                	  rxck1 = 0;
 2025              		.loc 1 512 39 discriminator 1 view .LVU582
 2026 00e0 3B4B     		ldr	r3, .L138+52
 2027 00e2 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 512:main.c        ****                	  rxck1 = 0;
 2028              		.loc 1 512 29 discriminator 1 view .LVU583
 2029 00e4 022B     		cmp	r3, #2
 2030 00e6 04D9     		bls	.L113
 513:main.c        ****                	  receive_serial2();
 2031              		.loc 1 513 19 is_stmt 1 view .LVU584
 513:main.c        ****                	  receive_serial2();
 2032              		.loc 1 513 25 is_stmt 0 view .LVU585
 2033 00e8 0022     		movs	r2, #0
 2034 00ea 374B     		ldr	r3, .L138+44
 2035 00ec 1A70     		strb	r2, [r3]
 514:main.c        ****                }
 2036              		.loc 1 514 19 is_stmt 1 view .LVU586
 2037 00ee FFF7FEFF 		bl	receive_serial2
 2038              	.LVL127:
 2039              	.L113:
 516:main.c        ****                if (rxled) led_control(LED2,ON);
 2040              		.loc 1 516 16 view .LVU587
 516:main.c        ****                if (rxled) led_control(LED2,ON);
 2041              		.loc 1 516 20 is_stmt 0 view .LVU588
 2042 00f2 DFF8FCB0 		ldr	fp, .L138+84
 2043 00f6 9BF80030 		ldrb	r3, [fp]	@ zero_extendqisi2
 516:main.c        ****                if (rxled) led_control(LED2,ON);
 2044              		.loc 1 516 19 view .LVU589
 2045 00fa 23B1     		cbz	r3, .L114
 516:main.c        ****                if (rxled) led_control(LED2,ON);
 2046              		.loc 1 516 27 is_stmt 1 view .LVU590
 2047              	.LVL128:
 2048              	.LBB92:
 2049              	.LBI92:
  35:main.c        **** {
 2050              		.loc 1 35 6 view .LVU591
 2051              	.LBB93:
  37:main.c        ****          GPIO_SetBits(GPIOD,led);
 2052              		.loc 1 37 7 view .LVU592
  38:main.c        ****       } else {
 2053              		.loc 1 38 10 view .LVU593
 2054 00fc 4FF40071 		mov	r1, #512
 2055 0100 3448     		ldr	r0, .L138+56
 2056 0102 FFF7FEFF 		bl	GPIO_SetBits
 2057              	.LVL129:
 2058              	.L114:
  38:main.c        ****       } else {
 2059              		.loc 1 38 10 is_stmt 0 view .LVU594
 2060              	.LBE93:
 2061              	.LBE92:
 517:main.c        ****                if (txled == 0) led_control(LED1,OFF);
 2062              		.loc 1 517 16 is_stmt 1 view .LVU595
 517:main.c        ****                if (txled == 0) led_control(LED1,OFF);
 2063              		.loc 1 517 20 is_stmt 0 view .LVU596
 2064 0106 DFF8ECA0 		ldr	r10, .L138+88
 2065 010a 9AF80030 		ldrb	r3, [r10]	@ zero_extendqisi2
 517:main.c        ****                if (txled == 0) led_control(LED1,OFF);
 2066              		.loc 1 517 19 view .LVU597
 2067 010e 23B1     		cbz	r3, .L115
 517:main.c        ****                if (txled == 0) led_control(LED1,OFF);
 2068              		.loc 1 517 27 is_stmt 1 view .LVU598
 2069              	.LVL130:
 2070              	.LBB94:
 2071              	.LBI94:
  35:main.c        **** {
 2072              		.loc 1 35 6 view .LVU599
 2073              	.LBB95:
  37:main.c        ****          GPIO_SetBits(GPIOD,led);
 2074              		.loc 1 37 7 view .LVU600
  38:main.c        ****       } else {
 2075              		.loc 1 38 10 view .LVU601
 2076 0110 4FF48061 		mov	r1, #1024
 2077 0114 2F48     		ldr	r0, .L138+56
 2078 0116 FFF7FEFF 		bl	GPIO_SetBits
 2079              	.LVL131:
 2080              	.L115:
  38:main.c        ****       } else {
 2081              		.loc 1 38 10 is_stmt 0 view .LVU602
 2082              	.LBE95:
 2083              	.LBE94:
 518:main.c        ****                if (rxled == 0) led_control(LED2,OFF);
 2084              		.loc 1 518 16 is_stmt 1 view .LVU603
 518:main.c        ****                if (rxled == 0) led_control(LED2,OFF);
 2085              		.loc 1 518 26 is_stmt 0 view .LVU604
 2086 011a 9BF80030 		ldrb	r3, [fp]	@ zero_extendqisi2
 518:main.c        ****                if (rxled == 0) led_control(LED2,OFF);
 2087              		.loc 1 518 19 view .LVU605
 2088 011e 23B9     		cbnz	r3, .L116
 518:main.c        ****                if (rxled == 0) led_control(LED2,OFF);
 2089              		.loc 1 518 32 is_stmt 1 view .LVU606
 2090              	.LVL132:
 2091              	.LBB96:
 2092              	.LBI96:
  35:main.c        **** {
 2093              		.loc 1 35 6 view .LVU607
 2094              	.LBB97:
  37:main.c        ****          GPIO_SetBits(GPIOD,led);
 2095              		.loc 1 37 7 view .LVU608
  40:main.c        ****       }
 2096              		.loc 1 40 10 view .LVU609
 2097 0120 4FF40071 		mov	r1, #512
 2098 0124 2B48     		ldr	r0, .L138+56
 2099 0126 FFF7FEFF 		bl	GPIO_ResetBits
 2100              	.LVL133:
 2101              	.L116:
  40:main.c        ****       }
 2102              		.loc 1 40 10 is_stmt 0 view .LVU610
 2103              	.LBE97:
 2104              	.LBE96:
 519:main.c        ****                if (ADC_GetFlagStatus(ADC1,ADC_FLAG_JEOC)) {
 2105              		.loc 1 519 16 is_stmt 1 view .LVU611
 519:main.c        ****                if (ADC_GetFlagStatus(ADC1,ADC_FLAG_JEOC)) {
 2106              		.loc 1 519 26 is_stmt 0 view .LVU612
 2107 012a 9AF80030 		ldrb	r3, [r10]	@ zero_extendqisi2
 519:main.c        ****                if (ADC_GetFlagStatus(ADC1,ADC_FLAG_JEOC)) {
 2108              		.loc 1 519 19 view .LVU613
 2109 012e 23B9     		cbnz	r3, .L117
 519:main.c        ****                if (ADC_GetFlagStatus(ADC1,ADC_FLAG_JEOC)) {
 2110              		.loc 1 519 32 is_stmt 1 view .LVU614
 2111              	.LVL134:
 2112              	.LBB98:
 2113              	.LBI98:
  35:main.c        **** {
 2114              		.loc 1 35 6 view .LVU615
 2115              	.LBB99:
  37:main.c        ****          GPIO_SetBits(GPIOD,led);
 2116              		.loc 1 37 7 view .LVU616
  40:main.c        ****       }
 2117              		.loc 1 40 10 view .LVU617
 2118 0130 4FF48061 		mov	r1, #1024
 2119 0134 2748     		ldr	r0, .L138+56
 2120 0136 FFF7FEFF 		bl	GPIO_ResetBits
 2121              	.LVL135:
 2122              	.L117:
  40:main.c        ****       }
 2123              		.loc 1 40 10 is_stmt 0 view .LVU618
 2124              	.LBE99:
 2125              	.LBE98:
 2126              		.loc 1 520 16 is_stmt 1 view .LVU619
 2127              		.loc 1 520 20 is_stmt 0 view .LVU620
 2128 013a 0421     		movs	r1, #4
 2129 013c 3046     		mov	r0, r6
 2130 013e FFF7FEFF 		bl	ADC_GetFlagStatus
 2131              	.LVL136:
 2132              		.loc 1 520 19 view .LVU621
 2133 0142 20B1     		cbz	r0, .L118
 521:main.c        ****                   sum_adc += (ADC_GetInjectedConversionValue(ADC1,ADC_InjectedChannel_1) & 0x0FFF);
 2134              		.loc 1 521 19 is_stmt 1 view .LVU622
 2135              		.loc 1 521 31 is_stmt 0 view .LVU623
 2136 0144 1421     		movs	r1, #20
 2137 0146 3046     		mov	r0, r6
 2138 0148 FFF7FEFF 		bl	ADC_GetInjectedConversionValue
 2139              	.LVL137:
 522:main.c        ****                   adc_count++;
 2140              		.loc 1 522 19 is_stmt 1 view .LVU624
 2141              		.loc 1 522 28 is_stmt 0 view .LVU625
 2142 014c 0134     		adds	r4, r4, #1
 2143              	.LVL138:
 2144              	.L118:
 523:main.c        ****                }
 524:main.c        ****                if (adc_count >= 50) {
 2145              		.loc 1 524 16 is_stmt 1 view .LVU626
 2146              		.loc 1 524 19 is_stmt 0 view .LVU627
 2147 014e 312C     		cmp	r4, #49
 2148 0150 1ADD     		ble	.L119
 525:main.c        **** 			   /*  
 526:main.c        ****                	  ad_value = sum_adc / adc_count;      	  
 527:main.c        ****                	  adc_count = 0;
 528:main.c        ****                	  sum_adc = 0;
 529:main.c        **** 	     	  ad_value = (ad_value * 330) / 4096;
 530:main.c        **** 		  volume = (ad_value * 255) / 330;
 531:main.c        **** 		  volume = abs(volume - 255) / 2;
 532:main.c        **** 		  */
 533:main.c        **** 		  if (volume != old_volume) {
 2149              		.loc 1 533 5 is_stmt 1 view .LVU628
 2150              		.loc 1 533 16 is_stmt 0 view .LVU629
 2151 0152 214B     		ldr	r3, .L138+60
 2152              		.loc 1 533 8 view .LVU630
 2153 0154 2988     		ldrh	r1, [r5]
 2154              		.loc 1 533 16 view .LVU631
 2155 0156 1A88     		ldrh	r2, [r3]
 2156 0158 92B2     		uxth	r2, r2
 2157              		.loc 1 533 8 view .LVU632
 2158 015a 9142     		cmp	r1, r2
 2159 015c 14D0     		beq	.L119
 534:main.c        **** 		     old_volume = volume;
 2160              		.loc 1 534 8 is_stmt 1 view .LVU633
 535:main.c        **** 		     volume_flag = 1;
 2161              		.loc 1 535 20 is_stmt 0 view .LVU634
 2162 015e 4FF0010A 		mov	r10, #1
 534:main.c        **** 		     old_volume = volume;
 2163              		.loc 1 534 19 view .LVU635
 2164 0162 1A88     		ldrh	r2, [r3]
 536:main.c        **** 					
 537:main.c        **** 			 
 538:main.c        ****                      lcd_printf(2,1,"Volume %d ",255 - (volume + 127));
 2165              		.loc 1 538 22 view .LVU636
 2166 0164 5146     		mov	r1, r10
 534:main.c        **** 		     volume_flag = 1;
 2167              		.loc 1 534 19 view .LVU637
 2168 0166 2A80     		strh	r2, [r5]	@ movhi
 535:main.c        **** 		     volume_flag = 1;
 2169              		.loc 1 535 8 is_stmt 1 view .LVU638
 535:main.c        **** 		     volume_flag = 1;
 2170              		.loc 1 535 20 is_stmt 0 view .LVU639
 2171 0168 1C4A     		ldr	r2, .L138+64
 2172              		.loc 1 538 22 view .LVU640
 2173 016a 0220     		movs	r0, #2
 535:main.c        **** 		     volume_flag = 1;
 2174              		.loc 1 535 20 view .LVU641
 2175 016c 82F800A0 		strb	r10, [r2]
 2176              		.loc 1 538 22 is_stmt 1 view .LVU642
 2177 0170 1B88     		ldrh	r3, [r3]
 2178 0172 1B4A     		ldr	r2, .L138+68
 2179 0174 9BB2     		uxth	r3, r3
 2180 0176 C3F18003 		rsb	r3, r3, #128
 2181 017a FFF7FEFF 		bl	lcd_printf
 2182              	.LVL139:
 539:main.c        **** 					 lcd_printf(2,1,"                   ");
 2183              		.loc 1 539 7 view .LVU643
 2184 017e 5146     		mov	r1, r10
 2185 0180 0220     		movs	r0, #2
 2186 0182 184A     		ldr	r2, .L138+72
 2187 0184 FFF7FEFF 		bl	lcd_printf
 2188              	.LVL140:
 2189              	.L119:
 540:main.c        ****                   }
 541:main.c        **** 	       }
 542:main.c        ****                /* Clear the ADC1 JEOC pending flag */
 543:main.c        ****                ADC_ClearFlag(ADC1, ADC_FLAG_JEOC);
 2190              		.loc 1 543 16 view .LVU644
 2191 0188 3046     		mov	r0, r6
 2192 018a 0421     		movs	r1, #4
 2193 018c FFF7FEFF 		bl	ADC_ClearFlag
 2194              	.LVL141:
 544:main.c        ****                ADC_SoftwareStartInjectedConvCmd(ADC1,ENABLE);
 2195              		.loc 1 544 16 view .LVU645
 2196 0190 0121     		movs	r1, #1
 2197 0192 3046     		mov	r0, r6
 2198 0194 FFF7FEFF 		bl	ADC_SoftwareStartInjectedConvCmd
 2199              	.LVL142:
 2200 0198 72E7     		b	.L120
 2201              	.L139:
 2202 019a 00BF     		.align	2
 2203              	.L138:
 2204 019c 00000000 		.word	SystemCoreClock
 2205 01a0 00ED00E0 		.word	-536810240
 2206 01a4 10E000E0 		.word	-536813552
 2207 01a8 00000000 		.word	option_value
 2208 01ac 00000000 		.word	.LANCHOR5
 2209 01b0 0400FA05 		.word	100270084
 2210 01b4 00000000 		.word	old_volume
 2211 01b8 00000000 		.word	yLoc
 2212 01bc 00240140 		.word	1073816576
 2213 01c0 00000000 		.word	second
 2214 01c4 00000000 		.word	rxcnt1
 2215 01c8 00000000 		.word	rxck1
 2216 01cc 00000000 		.word	rxcnt2
 2217 01d0 00000000 		.word	rxck2
 2218 01d4 00140140 		.word	1073812480
 2219 01d8 00000000 		.word	.LANCHOR4
 2220 01dc 00000000 		.word	volume_flag
 2221 01e0 00000000 		.word	.LC10
 2222 01e4 0B000000 		.word	.LC11
 2223 01e8 00000000 		.word	xLoc
 2224 01ec 00000000 		.word	tick
 2225 01f0 00000000 		.word	txled
 2226 01f4 00000000 		.word	rxled
 2227              		.cfi_endproc
 2228              	.LFE42:
 2230              		.comm	old_volume,2,2
 2231              		.comm	yLoc,2,2
 2232              		.comm	xLoc,2,2
 2233              		.comm	fileBuff,512,1
 2234              		.comm	volume_flag,1,1
 2235              		.comm	play_mp3,1,1
 2236              		.comm	sw_cnt5,1,1
 2237              		.comm	sw_cnt4,1,1
 2238              		.comm	sw_cnt3,1,1
 2239              		.comm	sw_cnt2,1,1
 2240              		.comm	sw_cnt1,1,1
 2241              		.comm	sw_value,1,1
 2242              		.global	volume
 2243              		.comm	second,2,2
 2244              		.comm	sec_tick,2,2
 2245              		.comm	jiffes,2,2
 2246              		.comm	tick,2,2
 2247              		.global	FLASHStatus
 2248              		.comm	option_value,4,4
 2249              		.section	.bss.cnt.7872,"aw",%nobits
 2250              		.align	1
 2251              		.set	.LANCHOR0,. + 0
 2254              	cnt.7872:
 2255 0000 0000     		.space	2
 2256              		.section	.bss.cnt.7877,"aw",%nobits
 2257              		.align	1
 2258              		.set	.LANCHOR2,. + 0
 2261              	cnt.7877:
 2262 0000 0000     		.space	2
 2263              		.section	.bss.flip.7873,"aw",%nobits
 2264              		.set	.LANCHOR1,. + 0
 2267              	flip.7873:
 2268 0000 00       		.space	1
 2269              		.section	.bss.flip.7878,"aw",%nobits
 2270              		.set	.LANCHOR3,. + 0
 2273              	flip.7878:
 2274 0000 00       		.space	1
 2275              		.section	.data.FLASHStatus,"aw"
 2276              		.set	.LANCHOR5,. + 0
 2279              	FLASHStatus:
 2280 0000 04       		.byte	4
 2281              		.section	.data.volume,"aw"
 2282              		.align	1
 2283              		.set	.LANCHOR4,. + 0
 2286              	volume:
 2287 0000 4000     		.short	64
 2288              		.text
 2289              	.Letext0:
 2290              		.file 3 "/project/stm32fx_lib/stm32f1x_iolib/include/cmsis/stm32f1xx.h"
 2291              		.file 4 "/project/stm32fx_lib/stm32f1x_iolib/include/irq.h"
 2292              		.file 5 "/project/stm32fx_lib/stm32f1x_iolib/include/timer.h"
 2293              		.file 6 "/project/stm32fx_lib/stm32f1x_iolib/include/gpio.h"
 2294              		.file 7 "/project/stm32fx_lib/stm32f1x_iolib/include/flash.h"
 2295              		.file 8 "/project/stm32fx_lib/stm32f1x_iolib/include/adc.h"
 2296              		.file 9 "c:\\program files (x86)\\gnu tools arm embedded\\9 2019-q4-major\\arm-none-eabi\\include\
 2297              		.file 10 "c:\\program files (x86)\\gnu tools arm embedded\\9 2019-q4-major\\arm-none-eabi\\include
 2298              		.file 11 "c:\\program files (x86)\\gnu tools arm embedded\\9 2019-q4-major\\lib\\gcc\\arm-none-eab
 2299              		.file 12 "c:\\program files (x86)\\gnu tools arm embedded\\9 2019-q4-major\\arm-none-eabi\\include
 2300              		.file 13 "c:\\program files (x86)\\gnu tools arm embedded\\9 2019-q4-major\\arm-none-eabi\\include
 2301              		.file 14 "c:\\program files (x86)\\gnu tools arm embedded\\9 2019-q4-major\\arm-none-eabi\\include
 2302              		.file 15 "/project/stm32fx_lib/stm32f1x_iolib/include/fundefs.h"
 2303              		.file 16 "userdefs.h"
DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\gowoo\AppData\Local\Temp\ccJMUiHb.s:16     .text.wait_ms:00000000 $t
C:\Users\gowoo\AppData\Local\Temp\ccJMUiHb.s:24     .text.wait_ms:00000000 wait_ms
C:\Users\gowoo\AppData\Local\Temp\ccJMUiHb.s:53     .text.wait_ms:00000010 $d
                            *COM*:00000002 jiffes
C:\Users\gowoo\AppData\Local\Temp\ccJMUiHb.s:58     .text.led_control:00000000 $t
C:\Users\gowoo\AppData\Local\Temp\ccJMUiHb.s:65     .text.led_control:00000000 led_control
C:\Users\gowoo\AppData\Local\Temp\ccJMUiHb.s:94     .text.led_control:00000010 $d
C:\Users\gowoo\AppData\Local\Temp\ccJMUiHb.s:99     .text.Periph_Configuration:00000000 $t
C:\Users\gowoo\AppData\Local\Temp\ccJMUiHb.s:106    .text.Periph_Configuration:00000000 Periph_Configuration
C:\Users\gowoo\AppData\Local\Temp\ccJMUiHb.s:157    .text.GPIO_Configuration:00000000 $t
C:\Users\gowoo\AppData\Local\Temp\ccJMUiHb.s:164    .text.GPIO_Configuration:00000000 GPIO_Configuration
C:\Users\gowoo\AppData\Local\Temp\ccJMUiHb.s:337    .text.GPIO_Configuration:000000dc $d
C:\Users\gowoo\AppData\Local\Temp\ccJMUiHb.s:344    .text.NVIC_Configuration:00000000 $t
C:\Users\gowoo\AppData\Local\Temp\ccJMUiHb.s:351    .text.NVIC_Configuration:00000000 NVIC_Configuration
C:\Users\gowoo\AppData\Local\Temp\ccJMUiHb.s:366    .text.NVIC_Configuration:0000000c $d
C:\Users\gowoo\AppData\Local\Temp\ccJMUiHb.s:371    .ramfunc:00000000 $t
C:\Users\gowoo\AppData\Local\Temp\ccJMUiHb.s:378    .ramfunc:00000000 SysTick_Handler
C:\Users\gowoo\AppData\Local\Temp\ccJMUiHb.s:515    .ramfunc:00000078 $d
                            *COM*:00000002 tick
                            *COM*:00000002 sec_tick
C:\Users\gowoo\AppData\Local\Temp\ccJMUiHb.s:529    .text.TIM4_IRQHandler:00000000 $t
C:\Users\gowoo\AppData\Local\Temp\ccJMUiHb.s:536    .text.TIM4_IRQHandler:00000000 TIM4_IRQHandler
C:\Users\gowoo\AppData\Local\Temp\ccJMUiHb.s:678    .text.TIM4_IRQHandler:00000080 $d
C:\Users\gowoo\AppData\Local\Temp\ccJMUiHb.s:693    .text.adc_init:00000000 $t
C:\Users\gowoo\AppData\Local\Temp\ccJMUiHb.s:700    .text.adc_init:00000000 adc_init
C:\Users\gowoo\AppData\Local\Temp\ccJMUiHb.s:803    .text.adc_init:00000080 $d
C:\Users\gowoo\AppData\Local\Temp\ccJMUiHb.s:809    .text.timer4_init:00000000 $t
C:\Users\gowoo\AppData\Local\Temp\ccJMUiHb.s:816    .text.timer4_init:00000000 timer4_init
C:\Users\gowoo\AppData\Local\Temp\ccJMUiHb.s:898    .text.timer4_init:00000050 $d
C:\Users\gowoo\AppData\Local\Temp\ccJMUiHb.s:922    .text.main_display:00000000 $t
C:\Users\gowoo\AppData\Local\Temp\ccJMUiHb.s:929    .text.main_display:00000000 main_display
C:\Users\gowoo\AppData\Local\Temp\ccJMUiHb.s:1042   .text.main_display:00000090 $d
                            *COM*:00000001 play_mp3
C:\Users\gowoo\AppData\Local\Temp\ccJMUiHb.s:1056   .text.select_music:00000000 $t
C:\Users\gowoo\AppData\Local\Temp\ccJMUiHb.s:1063   .text.select_music:00000000 select_music
C:\Users\gowoo\AppData\Local\Temp\ccJMUiHb.s:1109   .text.go_back:00000000 $t
C:\Users\gowoo\AppData\Local\Temp\ccJMUiHb.s:1116   .text.go_back:00000000 go_back
C:\Users\gowoo\AppData\Local\Temp\ccJMUiHb.s:1174   .text.touch_read:00000000 $t
C:\Users\gowoo\AppData\Local\Temp\ccJMUiHb.s:1181   .text.touch_read:00000000 touch_read
C:\Users\gowoo\AppData\Local\Temp\ccJMUiHb.s:1712   .text.touch_read:000002c8 $d
                            *COM*:00000001 sw_cnt1
                            *COM*:00000001 sw_value
                            *COM*:00000001 sw_cnt3
                            *COM*:00000001 sw_cnt2
                            *COM*:00000001 sw_cnt5
                            *COM*:00000002 xLoc
                            *COM*:00000002 yLoc
                            *COM*:00000001 sw_cnt4
C:\Users\gowoo\AppData\Local\Temp\ccJMUiHb.s:1734   .text.startup.main:00000000 $t
C:\Users\gowoo\AppData\Local\Temp\ccJMUiHb.s:1741   .text.startup.main:00000000 main
C:\Users\gowoo\AppData\Local\Temp\ccJMUiHb.s:2204   .text.startup.main:0000019c $d
                            *COM*:00000004 option_value
                            *COM*:00000002 old_volume
                            *COM*:00000002 second
                            *COM*:00000001 volume_flag
                            *COM*:00000200 fileBuff
C:\Users\gowoo\AppData\Local\Temp\ccJMUiHb.s:2286   .data.volume:00000000 volume
C:\Users\gowoo\AppData\Local\Temp\ccJMUiHb.s:2279   .data.FLASHStatus:00000000 FLASHStatus
C:\Users\gowoo\AppData\Local\Temp\ccJMUiHb.s:2250   .bss.cnt.7872:00000000 $d
C:\Users\gowoo\AppData\Local\Temp\ccJMUiHb.s:2254   .bss.cnt.7872:00000000 cnt.7872
C:\Users\gowoo\AppData\Local\Temp\ccJMUiHb.s:2257   .bss.cnt.7877:00000000 $d
C:\Users\gowoo\AppData\Local\Temp\ccJMUiHb.s:2261   .bss.cnt.7877:00000000 cnt.7877
C:\Users\gowoo\AppData\Local\Temp\ccJMUiHb.s:2267   .bss.flip.7873:00000000 flip.7873
C:\Users\gowoo\AppData\Local\Temp\ccJMUiHb.s:2268   .bss.flip.7873:00000000 $d
C:\Users\gowoo\AppData\Local\Temp\ccJMUiHb.s:2273   .bss.flip.7878:00000000 flip.7878
C:\Users\gowoo\AppData\Local\Temp\ccJMUiHb.s:2274   .bss.flip.7878:00000000 $d
C:\Users\gowoo\AppData\Local\Temp\ccJMUiHb.s:2282   .data.volume:00000000 $d

UNDEFINED SYMBOLS
GPIO_SetBits
GPIO_ResetBits
RCC_ADCCLKConfig
RCC_APB2PeriphClockCmd
RCC_APB1PeriphClockCmd
GPIO_Init_Pin
NVIC_SetVectorTable
_isr_vectorsflash_offs
rxcnt1
rxck1
rxcnt2
rxck2
TIM_ClearITPendingBit
ADC_DeInit
ADC_Cmd
ADC_StructInit
ADC_Init
ADC_StartCalibration
ADC_GetCalibrationStatus
ADC_InjectedSequencerLengthConfig
ADC_InjectedChannelConfig
ADC_ExternalTrigInjectedConvConfig
ADC_ExternalTrigInjectedConvCmd
NVIC_Init
TIM_TimeBaseInit
TIM_Cmd
TIM_ClearFlag
TIM_ITConfig
FLASH_Lock
serial_init
lcd_init
touch_init
mp3_init
draw_apple_logo
lcd_draw_rectangle
lcd_printf
mp3_displayinit
play_prev
mp3_seek
play_next
display_id3v1_tag
touch_process
show_playlist
NVIC_PriorityGroupConfig
FLASH_Unlock
FLASH_GetReadOutProtectionStatus
FLASH_EraseOptionBytes
FLASH_ReadOutProtection
mp3_play
receive_serial1
receive_serial2
ADC_GetFlagStatus
ADC_GetInjectedConversionValue
ADC_ClearFlag
ADC_SoftwareStartInjectedConvCmd
SystemCoreClock
txled
rxled
