$comment
	File created using the following command:
		vcd file Aula3.msim.vcd -direction
$end
$date
	Tue Sep 14 14:52:30 2021
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module aula7_vhd_vec_tst $end
$var wire 1 ! CLOCK_50 $end
$var wire 1 " DEBUG_Data_IN [7] $end
$var wire 1 # DEBUG_Data_IN [6] $end
$var wire 1 $ DEBUG_Data_IN [5] $end
$var wire 1 % DEBUG_Data_IN [4] $end
$var wire 1 & DEBUG_Data_IN [3] $end
$var wire 1 ' DEBUG_Data_IN [2] $end
$var wire 1 ( DEBUG_Data_IN [1] $end
$var wire 1 ) DEBUG_Data_IN [0] $end
$var wire 1 * DEBUG_Data_OUT [7] $end
$var wire 1 + DEBUG_Data_OUT [6] $end
$var wire 1 , DEBUG_Data_OUT [5] $end
$var wire 1 - DEBUG_Data_OUT [4] $end
$var wire 1 . DEBUG_Data_OUT [3] $end
$var wire 1 / DEBUG_Data_OUT [2] $end
$var wire 1 0 DEBUG_Data_OUT [1] $end
$var wire 1 1 DEBUG_Data_OUT [0] $end
$var wire 1 2 KEY [3] $end
$var wire 1 3 KEY [2] $end
$var wire 1 4 KEY [1] $end
$var wire 1 5 KEY [0] $end
$var wire 1 6 LED8 $end
$var wire 1 7 LED9 $end
$var wire 1 8 LEDR [7] $end
$var wire 1 9 LEDR [6] $end
$var wire 1 : LEDR [5] $end
$var wire 1 ; LEDR [4] $end
$var wire 1 < LEDR [3] $end
$var wire 1 = LEDR [2] $end
$var wire 1 > LEDR [1] $end
$var wire 1 ? LEDR [0] $end
$var wire 1 @ Reset $end
$var wire 1 A saida_INST [12] $end
$var wire 1 B saida_INST [11] $end
$var wire 1 C saida_INST [10] $end
$var wire 1 D saida_INST [9] $end
$var wire 1 E saida_INST [8] $end
$var wire 1 F saida_INST [7] $end
$var wire 1 G saida_INST [6] $end
$var wire 1 H saida_INST [5] $end
$var wire 1 I saida_INST [4] $end
$var wire 1 J saida_INST [3] $end
$var wire 1 K saida_INST [2] $end
$var wire 1 L saida_INST [1] $end
$var wire 1 M saida_INST [0] $end
$var wire 1 N saida_RAM [7] $end
$var wire 1 O saida_RAM [6] $end
$var wire 1 P saida_RAM [5] $end
$var wire 1 Q saida_RAM [4] $end
$var wire 1 R saida_RAM [3] $end
$var wire 1 S saida_RAM [2] $end
$var wire 1 T saida_RAM [1] $end
$var wire 1 U saida_RAM [0] $end

$scope module i1 $end
$var wire 1 V gnd $end
$var wire 1 W vcc $end
$var wire 1 X unknown $end
$var wire 1 Y devoe $end
$var wire 1 Z devclrn $end
$var wire 1 [ devpor $end
$var wire 1 \ ww_devoe $end
$var wire 1 ] ww_devclrn $end
$var wire 1 ^ ww_devpor $end
$var wire 1 _ ww_CLOCK_50 $end
$var wire 1 ` ww_Reset $end
$var wire 1 a ww_KEY [3] $end
$var wire 1 b ww_KEY [2] $end
$var wire 1 c ww_KEY [1] $end
$var wire 1 d ww_KEY [0] $end
$var wire 1 e ww_LEDR [7] $end
$var wire 1 f ww_LEDR [6] $end
$var wire 1 g ww_LEDR [5] $end
$var wire 1 h ww_LEDR [4] $end
$var wire 1 i ww_LEDR [3] $end
$var wire 1 j ww_LEDR [2] $end
$var wire 1 k ww_LEDR [1] $end
$var wire 1 l ww_LEDR [0] $end
$var wire 1 m ww_LED8 $end
$var wire 1 n ww_LED9 $end
$var wire 1 o ww_saida_INST [12] $end
$var wire 1 p ww_saida_INST [11] $end
$var wire 1 q ww_saida_INST [10] $end
$var wire 1 r ww_saida_INST [9] $end
$var wire 1 s ww_saida_INST [8] $end
$var wire 1 t ww_saida_INST [7] $end
$var wire 1 u ww_saida_INST [6] $end
$var wire 1 v ww_saida_INST [5] $end
$var wire 1 w ww_saida_INST [4] $end
$var wire 1 x ww_saida_INST [3] $end
$var wire 1 y ww_saida_INST [2] $end
$var wire 1 z ww_saida_INST [1] $end
$var wire 1 { ww_saida_INST [0] $end
$var wire 1 | ww_saida_RAM [7] $end
$var wire 1 } ww_saida_RAM [6] $end
$var wire 1 ~ ww_saida_RAM [5] $end
$var wire 1 !! ww_saida_RAM [4] $end
$var wire 1 "! ww_saida_RAM [3] $end
$var wire 1 #! ww_saida_RAM [2] $end
$var wire 1 $! ww_saida_RAM [1] $end
$var wire 1 %! ww_saida_RAM [0] $end
$var wire 1 &! ww_DEBUG_Data_OUT [7] $end
$var wire 1 '! ww_DEBUG_Data_OUT [6] $end
$var wire 1 (! ww_DEBUG_Data_OUT [5] $end
$var wire 1 )! ww_DEBUG_Data_OUT [4] $end
$var wire 1 *! ww_DEBUG_Data_OUT [3] $end
$var wire 1 +! ww_DEBUG_Data_OUT [2] $end
$var wire 1 ,! ww_DEBUG_Data_OUT [1] $end
$var wire 1 -! ww_DEBUG_Data_OUT [0] $end
$var wire 1 .! ww_DEBUG_Data_IN [7] $end
$var wire 1 /! ww_DEBUG_Data_IN [6] $end
$var wire 1 0! ww_DEBUG_Data_IN [5] $end
$var wire 1 1! ww_DEBUG_Data_IN [4] $end
$var wire 1 2! ww_DEBUG_Data_IN [3] $end
$var wire 1 3! ww_DEBUG_Data_IN [2] $end
$var wire 1 4! ww_DEBUG_Data_IN [1] $end
$var wire 1 5! ww_DEBUG_Data_IN [0] $end
$var wire 1 6! \CLOCK_50~input_o\ $end
$var wire 1 7! \Reset~input_o\ $end
$var wire 1 8! \KEY[1]~input_o\ $end
$var wire 1 9! \KEY[2]~input_o\ $end
$var wire 1 :! \KEY[3]~input_o\ $end
$var wire 1 ;! \saida_RAM[0]~output_o\ $end
$var wire 1 <! \saida_RAM[1]~output_o\ $end
$var wire 1 =! \saida_RAM[2]~output_o\ $end
$var wire 1 >! \saida_RAM[3]~output_o\ $end
$var wire 1 ?! \saida_RAM[4]~output_o\ $end
$var wire 1 @! \saida_RAM[5]~output_o\ $end
$var wire 1 A! \saida_RAM[6]~output_o\ $end
$var wire 1 B! \saida_RAM[7]~output_o\ $end
$var wire 1 C! \DEBUG_Data_IN[0]~output_o\ $end
$var wire 1 D! \DEBUG_Data_IN[1]~output_o\ $end
$var wire 1 E! \DEBUG_Data_IN[2]~output_o\ $end
$var wire 1 F! \DEBUG_Data_IN[3]~output_o\ $end
$var wire 1 G! \DEBUG_Data_IN[4]~output_o\ $end
$var wire 1 H! \DEBUG_Data_IN[5]~output_o\ $end
$var wire 1 I! \DEBUG_Data_IN[6]~output_o\ $end
$var wire 1 J! \DEBUG_Data_IN[7]~output_o\ $end
$var wire 1 K! \LEDR[0]~output_o\ $end
$var wire 1 L! \LEDR[1]~output_o\ $end
$var wire 1 M! \LEDR[2]~output_o\ $end
$var wire 1 N! \LEDR[3]~output_o\ $end
$var wire 1 O! \LEDR[4]~output_o\ $end
$var wire 1 P! \LEDR[5]~output_o\ $end
$var wire 1 Q! \LEDR[6]~output_o\ $end
$var wire 1 R! \LEDR[7]~output_o\ $end
$var wire 1 S! \LED8~output_o\ $end
$var wire 1 T! \LED9~output_o\ $end
$var wire 1 U! \saida_INST[0]~output_o\ $end
$var wire 1 V! \saida_INST[1]~output_o\ $end
$var wire 1 W! \saida_INST[2]~output_o\ $end
$var wire 1 X! \saida_INST[3]~output_o\ $end
$var wire 1 Y! \saida_INST[4]~output_o\ $end
$var wire 1 Z! \saida_INST[5]~output_o\ $end
$var wire 1 [! \saida_INST[6]~output_o\ $end
$var wire 1 \! \saida_INST[7]~output_o\ $end
$var wire 1 ]! \saida_INST[8]~output_o\ $end
$var wire 1 ^! \saida_INST[9]~output_o\ $end
$var wire 1 _! \saida_INST[10]~output_o\ $end
$var wire 1 `! \saida_INST[11]~output_o\ $end
$var wire 1 a! \saida_INST[12]~output_o\ $end
$var wire 1 b! \DEBUG_Data_OUT[0]~output_o\ $end
$var wire 1 c! \DEBUG_Data_OUT[1]~output_o\ $end
$var wire 1 d! \DEBUG_Data_OUT[2]~output_o\ $end
$var wire 1 e! \DEBUG_Data_OUT[3]~output_o\ $end
$var wire 1 f! \DEBUG_Data_OUT[4]~output_o\ $end
$var wire 1 g! \DEBUG_Data_OUT[5]~output_o\ $end
$var wire 1 h! \DEBUG_Data_OUT[6]~output_o\ $end
$var wire 1 i! \DEBUG_Data_OUT[7]~output_o\ $end
$var wire 1 j! \KEY[0]~input_o\ $end
$var wire 1 k! \CPU|SOMPC|Add0~1_sumout\ $end
$var wire 1 l! \CPU|SOMPC|Add0~2\ $end
$var wire 1 m! \CPU|SOMPC|Add0~5_sumout\ $end
$var wire 1 n! \CPU|SOMPC|Add0~6\ $end
$var wire 1 o! \CPU|SOMPC|Add0~9_sumout\ $end
$var wire 1 p! \ROM1|memROM~9_combout\ $end
$var wire 1 q! \ROM1|memROM~11_combout\ $end
$var wire 1 r! \ROM1|memROM~13_combout\ $end
$var wire 1 s! \ROM1|memROM~14_combout\ $end
$var wire 1 t! \CPU|DESVIO|Sel[0]~0_combout\ $end
$var wire 1 u! \CPU|SOMPC|Add0~10\ $end
$var wire 1 v! \CPU|SOMPC|Add0~13_sumout\ $end
$var wire 1 w! \ROM1|memROM~6_combout\ $end
$var wire 1 x! \CPU|SOMPC|Add0~14\ $end
$var wire 1 y! \CPU|SOMPC|Add0~17_sumout\ $end
$var wire 1 z! \CPU|SOMPC|Add0~18\ $end
$var wire 1 {! \CPU|SOMPC|Add0~21_sumout\ $end
$var wire 1 |! \ROM1|memROM~7_combout\ $end
$var wire 1 }! \CPU|SOMPC|Add0~22\ $end
$var wire 1 ~! \CPU|SOMPC|Add0~25_sumout\ $end
$var wire 1 !" \CPU|SOMPC|Add0~26\ $end
$var wire 1 "" \CPU|SOMPC|Add0~29_sumout\ $end
$var wire 1 #" \CPU|SOMPC|Add0~30\ $end
$var wire 1 $" \CPU|SOMPC|Add0~33_sumout\ $end
$var wire 1 %" \ROM1|memROM~8_combout\ $end
$var wire 1 &" \ROM1|memROM~1_combout\ $end
$var wire 1 '" \ROM1|memROM~3_combout\ $end
$var wire 1 (" \ROM1|memROM~4_combout\ $end
$var wire 1 )" \ROM1|memROM~0_combout\ $end
$var wire 1 *" \ROM1|memROM~2_combout\ $end
$var wire 1 +" \ROM1|memROM~2_wirecell_combout\ $end
$var wire 1 ," \ROM1|memROM~5_combout\ $end
$var wire 1 -" \ROM1|memROM~10_combout\ $end
$var wire 1 ." \ROM1|memROM~12_combout\ $end
$var wire 1 /" \CPU|DECODER1|Equal7~1_combout\ $end
$var wire 1 0" \CPU|DECODER1|Equal7~0_combout\ $end
$var wire 1 1" \RAM1|dado_out~16_combout\ $end
$var wire 1 2" \CPU|MUX1|saida_MUX[0]~0_combout\ $end
$var wire 1 3" \CPU|DECODER1|Sinais_Controle~0_combout\ $end
$var wire 1 4" \CPU|ULA1|Add0~34_cout\ $end
$var wire 1 5" \CPU|ULA1|Add0~1_sumout\ $end
$var wire 1 6" \CPU|REG1|DOUT[7]~0_combout\ $end
$var wire 1 7" \RAM1|ram~552_combout\ $end
$var wire 1 8" \RAM1|ram~23_q\ $end
$var wire 1 9" \RAM1|ram~551_combout\ $end
$var wire 1 :" \RAM1|ram~15_q\ $end
$var wire 1 ;" \RAM1|ram~550_combout\ $end
$var wire 1 <" \RAM1|ram~527_combout\ $end
$var wire 1 =" \RAM1|ram~528_combout\ $end
$var wire 1 >" \CPU|MUX1|saida_MUX[1]~1_combout\ $end
$var wire 1 ?" \CPU|ULA1|Add0~2\ $end
$var wire 1 @" \CPU|ULA1|Add0~5_sumout\ $end
$var wire 1 A" \RAM1|ram~24_q\ $end
$var wire 1 B" \RAM1|ram~529_combout\ $end
$var wire 1 C" \RAM1|ram~16_q\ $end
$var wire 1 D" \RAM1|ram~530_combout\ $end
$var wire 1 E" \RAM1|ram~577_combout\ $end
$var wire 1 F" \RAM1|ram~531_combout\ $end
$var wire 1 G" \CPU|MUX1|saida_MUX[2]~2_combout\ $end
$var wire 1 H" \CPU|ULA1|Add0~6\ $end
$var wire 1 I" \CPU|ULA1|Add0~9_sumout\ $end
$var wire 1 J" \RAM1|ram~25_q\ $end
$var wire 1 K" \RAM1|ram~532_combout\ $end
$var wire 1 L" \RAM1|ram~17_q\ $end
$var wire 1 M" \RAM1|ram~533_combout\ $end
$var wire 1 N" \RAM1|ram~573_combout\ $end
$var wire 1 O" \RAM1|ram~534_combout\ $end
$var wire 1 P" \CPU|MUX1|saida_MUX[3]~3_combout\ $end
$var wire 1 Q" \CPU|ULA1|Add0~10\ $end
$var wire 1 R" \CPU|ULA1|Add0~13_sumout\ $end
$var wire 1 S" \RAM1|ram~26_q\ $end
$var wire 1 T" \RAM1|ram~535_combout\ $end
$var wire 1 U" \RAM1|ram~18_q\ $end
$var wire 1 V" \RAM1|ram~536_combout\ $end
$var wire 1 W" \RAM1|ram~569_combout\ $end
$var wire 1 X" \RAM1|ram~537_combout\ $end
$var wire 1 Y" \CPU|MUX1|saida_MUX[4]~4_combout\ $end
$var wire 1 Z" \CPU|ULA1|Add0~14\ $end
$var wire 1 [" \CPU|ULA1|Add0~17_sumout\ $end
$var wire 1 \" \RAM1|ram~27_q\ $end
$var wire 1 ]" \RAM1|ram~538_combout\ $end
$var wire 1 ^" \RAM1|ram~19_q\ $end
$var wire 1 _" \RAM1|ram~539_combout\ $end
$var wire 1 `" \RAM1|ram~565_combout\ $end
$var wire 1 a" \RAM1|ram~540_combout\ $end
$var wire 1 b" \CPU|MUX1|saida_MUX[5]~5_combout\ $end
$var wire 1 c" \CPU|ULA1|Add0~18\ $end
$var wire 1 d" \CPU|ULA1|Add0~21_sumout\ $end
$var wire 1 e" \RAM1|ram~28_q\ $end
$var wire 1 f" \RAM1|ram~541_combout\ $end
$var wire 1 g" \RAM1|ram~20_q\ $end
$var wire 1 h" \RAM1|ram~542_combout\ $end
$var wire 1 i" \RAM1|ram~561_combout\ $end
$var wire 1 j" \RAM1|ram~543_combout\ $end
$var wire 1 k" \CPU|MUX1|saida_MUX[6]~6_combout\ $end
$var wire 1 l" \CPU|ULA1|Add0~22\ $end
$var wire 1 m" \CPU|ULA1|Add0~25_sumout\ $end
$var wire 1 n" \RAM1|ram~29_q\ $end
$var wire 1 o" \RAM1|ram~544_combout\ $end
$var wire 1 p" \RAM1|ram~21_q\ $end
$var wire 1 q" \RAM1|ram~545_combout\ $end
$var wire 1 r" \RAM1|ram~557_combout\ $end
$var wire 1 s" \RAM1|ram~546_combout\ $end
$var wire 1 t" \CPU|MUX1|saida_MUX[7]~7_combout\ $end
$var wire 1 u" \CPU|ULA1|Add0~26\ $end
$var wire 1 v" \CPU|ULA1|Add0~29_sumout\ $end
$var wire 1 w" \RAM1|ram~30_q\ $end
$var wire 1 x" \RAM1|ram~547_combout\ $end
$var wire 1 y" \RAM1|ram~22_q\ $end
$var wire 1 z" \RAM1|ram~548_combout\ $end
$var wire 1 {" \RAM1|ram~553_combout\ $end
$var wire 1 |" \RAM1|ram~549_combout\ $end
$var wire 1 }" \ANDLEDR~3_combout\ $end
$var wire 1 ~" \ANDLEDR~0_combout\ $end
$var wire 1 !# \ANDLEDR~1_combout\ $end
$var wire 1 "# \ANDLED8~0_combout\ $end
$var wire 1 ## \REGLED8|DOUT~0_combout\ $end
$var wire 1 $# \REGLED8|DOUT~q\ $end
$var wire 1 %# \ANDLEDR~2_combout\ $end
$var wire 1 &# \REGLED9|DOUT~0_combout\ $end
$var wire 1 '# \REGLED9|DOUT~q\ $end
$var wire 1 (# \CPU|PC1|dataOUT\ [8] $end
$var wire 1 )# \CPU|PC1|dataOUT\ [7] $end
$var wire 1 *# \CPU|PC1|dataOUT\ [6] $end
$var wire 1 +# \CPU|PC1|dataOUT\ [5] $end
$var wire 1 ,# \CPU|PC1|dataOUT\ [4] $end
$var wire 1 -# \CPU|PC1|dataOUT\ [3] $end
$var wire 1 .# \CPU|PC1|dataOUT\ [2] $end
$var wire 1 /# \CPU|PC1|dataOUT\ [1] $end
$var wire 1 0# \CPU|PC1|dataOUT\ [0] $end
$var wire 1 1# \CPU|REG1|DOUT\ [7] $end
$var wire 1 2# \CPU|REG1|DOUT\ [6] $end
$var wire 1 3# \CPU|REG1|DOUT\ [5] $end
$var wire 1 4# \CPU|REG1|DOUT\ [4] $end
$var wire 1 5# \CPU|REG1|DOUT\ [3] $end
$var wire 1 6# \CPU|REG1|DOUT\ [2] $end
$var wire 1 7# \CPU|REG1|DOUT\ [1] $end
$var wire 1 8# \CPU|REG1|DOUT\ [0] $end
$var wire 1 9# \CPU|DECODER1|Sinais_Controle\ [11] $end
$var wire 1 :# \CPU|DECODER1|Sinais_Controle\ [10] $end
$var wire 1 ;# \CPU|DECODER1|Sinais_Controle\ [9] $end
$var wire 1 <# \CPU|DECODER1|Sinais_Controle\ [8] $end
$var wire 1 =# \CPU|DECODER1|Sinais_Controle\ [7] $end
$var wire 1 ># \CPU|DECODER1|Sinais_Controle\ [6] $end
$var wire 1 ?# \CPU|DECODER1|Sinais_Controle\ [5] $end
$var wire 1 @# \CPU|DECODER1|Sinais_Controle\ [4] $end
$var wire 1 A# \CPU|DECODER1|Sinais_Controle\ [3] $end
$var wire 1 B# \CPU|DECODER1|Sinais_Controle\ [2] $end
$var wire 1 C# \CPU|DECODER1|Sinais_Controle\ [1] $end
$var wire 1 D# \CPU|DECODER1|Sinais_Controle\ [0] $end
$var wire 1 E# \REGLEDR|DOUT\ [7] $end
$var wire 1 F# \REGLEDR|DOUT\ [6] $end
$var wire 1 G# \REGLEDR|DOUT\ [5] $end
$var wire 1 H# \REGLEDR|DOUT\ [4] $end
$var wire 1 I# \REGLEDR|DOUT\ [3] $end
$var wire 1 J# \REGLEDR|DOUT\ [2] $end
$var wire 1 K# \REGLEDR|DOUT\ [1] $end
$var wire 1 L# \REGLEDR|DOUT\ [0] $end
$var wire 1 M# \RAM1|ALT_INV_ram~542_combout\ $end
$var wire 1 N# \RAM1|ALT_INV_ram~20_q\ $end
$var wire 1 O# \RAM1|ALT_INV_ram~541_combout\ $end
$var wire 1 P# \RAM1|ALT_INV_ram~28_q\ $end
$var wire 1 Q# \RAM1|ALT_INV_ram~539_combout\ $end
$var wire 1 R# \RAM1|ALT_INV_ram~19_q\ $end
$var wire 1 S# \RAM1|ALT_INV_ram~538_combout\ $end
$var wire 1 T# \RAM1|ALT_INV_ram~27_q\ $end
$var wire 1 U# \RAM1|ALT_INV_ram~536_combout\ $end
$var wire 1 V# \RAM1|ALT_INV_ram~18_q\ $end
$var wire 1 W# \RAM1|ALT_INV_ram~535_combout\ $end
$var wire 1 X# \RAM1|ALT_INV_ram~26_q\ $end
$var wire 1 Y# \RAM1|ALT_INV_ram~533_combout\ $end
$var wire 1 Z# \RAM1|ALT_INV_ram~17_q\ $end
$var wire 1 [# \RAM1|ALT_INV_ram~532_combout\ $end
$var wire 1 \# \RAM1|ALT_INV_ram~25_q\ $end
$var wire 1 ]# \RAM1|ALT_INV_ram~530_combout\ $end
$var wire 1 ^# \RAM1|ALT_INV_ram~16_q\ $end
$var wire 1 _# \RAM1|ALT_INV_ram~529_combout\ $end
$var wire 1 `# \RAM1|ALT_INV_ram~24_q\ $end
$var wire 1 a# \RAM1|ALT_INV_ram~527_combout\ $end
$var wire 1 b# \RAM1|ALT_INV_ram~15_q\ $end
$var wire 1 c# \RAM1|ALT_INV_ram~23_q\ $end
$var wire 1 d# \ALT_INV_ANDLEDR~2_combout\ $end
$var wire 1 e# \ALT_INV_ANDLED8~0_combout\ $end
$var wire 1 f# \ALT_INV_ANDLEDR~1_combout\ $end
$var wire 1 g# \ALT_INV_ANDLEDR~0_combout\ $end
$var wire 1 h# \ROM1|ALT_INV_memROM~14_combout\ $end
$var wire 1 i# \ROM1|ALT_INV_memROM~13_combout\ $end
$var wire 1 j# \ROM1|ALT_INV_memROM~12_combout\ $end
$var wire 1 k# \ROM1|ALT_INV_memROM~11_combout\ $end
$var wire 1 l# \ROM1|ALT_INV_memROM~10_combout\ $end
$var wire 1 m# \ROM1|ALT_INV_memROM~9_combout\ $end
$var wire 1 n# \ROM1|ALT_INV_memROM~8_combout\ $end
$var wire 1 o# \ROM1|ALT_INV_memROM~7_combout\ $end
$var wire 1 p# \ROM1|ALT_INV_memROM~6_combout\ $end
$var wire 1 q# \ROM1|ALT_INV_memROM~5_combout\ $end
$var wire 1 r# \ROM1|ALT_INV_memROM~4_combout\ $end
$var wire 1 s# \ROM1|ALT_INV_memROM~3_combout\ $end
$var wire 1 t# \ROM1|ALT_INV_memROM~2_combout\ $end
$var wire 1 u# \ROM1|ALT_INV_memROM~1_combout\ $end
$var wire 1 v# \ROM1|ALT_INV_memROM~0_combout\ $end
$var wire 1 w# \REGLED9|ALT_INV_DOUT~q\ $end
$var wire 1 x# \REGLED8|ALT_INV_DOUT~q\ $end
$var wire 1 y# \RAM1|ALT_INV_ram~577_combout\ $end
$var wire 1 z# \RAM1|ALT_INV_ram~573_combout\ $end
$var wire 1 {# \RAM1|ALT_INV_ram~569_combout\ $end
$var wire 1 |# \RAM1|ALT_INV_ram~565_combout\ $end
$var wire 1 }# \RAM1|ALT_INV_ram~561_combout\ $end
$var wire 1 ~# \RAM1|ALT_INV_ram~557_combout\ $end
$var wire 1 !$ \RAM1|ALT_INV_ram~553_combout\ $end
$var wire 1 "$ \CPU|REG1|ALT_INV_DOUT\ [7] $end
$var wire 1 #$ \CPU|REG1|ALT_INV_DOUT\ [6] $end
$var wire 1 $$ \CPU|REG1|ALT_INV_DOUT\ [5] $end
$var wire 1 %$ \CPU|REG1|ALT_INV_DOUT\ [4] $end
$var wire 1 &$ \CPU|REG1|ALT_INV_DOUT\ [3] $end
$var wire 1 '$ \CPU|REG1|ALT_INV_DOUT\ [2] $end
$var wire 1 ($ \CPU|REG1|ALT_INV_DOUT\ [1] $end
$var wire 1 )$ \CPU|REG1|ALT_INV_DOUT\ [0] $end
$var wire 1 *$ \CPU|PC1|ALT_INV_dataOUT\ [8] $end
$var wire 1 +$ \CPU|PC1|ALT_INV_dataOUT\ [7] $end
$var wire 1 ,$ \CPU|PC1|ALT_INV_dataOUT\ [6] $end
$var wire 1 -$ \CPU|PC1|ALT_INV_dataOUT\ [5] $end
$var wire 1 .$ \CPU|PC1|ALT_INV_dataOUT\ [4] $end
$var wire 1 /$ \CPU|PC1|ALT_INV_dataOUT\ [3] $end
$var wire 1 0$ \CPU|PC1|ALT_INV_dataOUT\ [2] $end
$var wire 1 1$ \CPU|PC1|ALT_INV_dataOUT\ [1] $end
$var wire 1 2$ \CPU|PC1|ALT_INV_dataOUT\ [0] $end
$var wire 1 3$ \RAM1|ALT_INV_dado_out~16_combout\ $end
$var wire 1 4$ \RAM1|ALT_INV_ram~550_combout\ $end
$var wire 1 5$ \CPU|DECODER1|ALT_INV_Equal7~1_combout\ $end
$var wire 1 6$ \CPU|MUX1|ALT_INV_saida_MUX[7]~7_combout\ $end
$var wire 1 7$ \CPU|MUX1|ALT_INV_saida_MUX[6]~6_combout\ $end
$var wire 1 8$ \CPU|MUX1|ALT_INV_saida_MUX[5]~5_combout\ $end
$var wire 1 9$ \CPU|MUX1|ALT_INV_saida_MUX[4]~4_combout\ $end
$var wire 1 :$ \CPU|MUX1|ALT_INV_saida_MUX[3]~3_combout\ $end
$var wire 1 ;$ \CPU|MUX1|ALT_INV_saida_MUX[2]~2_combout\ $end
$var wire 1 <$ \CPU|MUX1|ALT_INV_saida_MUX[1]~1_combout\ $end
$var wire 1 =$ \CPU|DECODER1|ALT_INV_Sinais_Controle~0_combout\ $end
$var wire 1 >$ \CPU|MUX1|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 ?$ \CPU|DECODER1|ALT_INV_Equal7~0_combout\ $end
$var wire 1 @$ \RAM1|ALT_INV_ram~548_combout\ $end
$var wire 1 A$ \RAM1|ALT_INV_ram~22_q\ $end
$var wire 1 B$ \RAM1|ALT_INV_ram~547_combout\ $end
$var wire 1 C$ \RAM1|ALT_INV_ram~30_q\ $end
$var wire 1 D$ \RAM1|ALT_INV_ram~545_combout\ $end
$var wire 1 E$ \RAM1|ALT_INV_ram~21_q\ $end
$var wire 1 F$ \RAM1|ALT_INV_ram~544_combout\ $end
$var wire 1 G$ \RAM1|ALT_INV_ram~29_q\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x!
06
07
x@
0V
1W
xX
1Y
1Z
1[
1\
1]
1^
x_
x`
0m
0n
x6!
x7!
x8!
x9!
x:!
z;!
z<!
z=!
z>!
z?!
z@!
zA!
zB!
zC!
zD!
zE!
zF!
zG!
zH!
zI!
zJ!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
1U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
1`!
0a!
0b!
0c!
0d!
0e!
0f!
0g!
0h!
0i!
0j!
1k!
0l!
0m!
0n!
0o!
0p!
0q!
0r!
1s!
0t!
0u!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
0}!
0~!
0!"
0""
0#"
0$"
0%"
1&"
0'"
0("
1)"
0*"
1+"
0,"
0-"
0."
0/"
10"
01"
12"
03"
14"
15"
16"
07"
08"
09"
0:"
0;"
0<"
0="
0>"
0?"
1@"
0A"
0B"
0C"
0D"
0E"
0F"
0G"
0H"
1I"
0J"
0K"
0L"
0M"
0N"
0O"
0P"
0Q"
1R"
0S"
0T"
0U"
0V"
0W"
0X"
0Y"
0Z"
1["
0\"
0]"
0^"
0_"
0`"
0a"
0b"
0c"
1d"
0e"
0f"
0g"
0h"
0i"
0j"
0k"
0l"
1m"
0n"
0o"
0p"
0q"
0r"
0s"
0t"
0u"
1v"
0w"
0x"
0y"
0z"
0{"
0|"
0}"
0~"
0!#
1"#
0##
0$#
0%#
0&#
0'#
1M#
1N#
1O#
1P#
1Q#
1R#
1S#
1T#
1U#
1V#
1W#
1X#
1Y#
1Z#
1[#
1\#
1]#
1^#
1_#
1`#
1a#
1b#
1c#
1d#
0e#
1f#
1g#
0h#
1i#
1j#
1k#
1l#
1m#
1n#
1o#
1p#
1q#
1r#
1s#
1t#
0u#
0v#
1w#
1x#
1y#
1z#
1{#
1|#
1}#
1~#
1!$
13$
14$
15$
16$
17$
18$
19$
1:$
1;$
1<$
1=$
0>$
0?$
1@$
1A$
1B$
1C$
1D$
1E$
1F$
1G$
x2
x3
x4
05
xa
xb
xc
0d
0e
0f
0g
0h
0i
0j
0k
0l
0o
1p
0q
0r
0s
0t
0u
0v
0w
0x
0y
0z
1{
z|
z}
z~
z!!
z"!
z#!
z$!
z%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
z.!
z/!
z0!
z1!
z2!
z3!
z4!
z5!
0(#
0)#
0*#
0+#
0,#
0-#
0.#
0/#
00#
01#
02#
03#
04#
05#
06#
07#
08#
x9#
x:#
x;#
x<#
x=#
x>#
x?#
1@#
xA#
xB#
xC#
xD#
0E#
0F#
0G#
0H#
0I#
0J#
0K#
0L#
1"$
1#$
1$$
1%$
1&$
1'$
1($
1)$
1*$
1+$
1,$
1-$
1.$
1/$
10$
11$
12$
z"
z#
z$
z%
z&
z'
z(
z)
0*
0+
0,
0-
0.
0/
00
01
08
09
0:
0;
0<
0=
0>
0?
0A
1B
0C
0D
0E
0F
0G
0H
0I
0J
0K
0L
1M
zN
zO
zP
zQ
zR
zS
zT
zU
$end
#5000
15
1d
1j!
10#
18#
0)$
02$
0k!
1l!
1p!
0)"
19"
05"
1?"
1v#
0m#
1b!
0@"
1H"
1m!
1-"
00"
0@#
1!#
1*"
0"#
1-!
0I"
1Q"
1e#
0t#
0f#
1?$
0l#
11
13"
1>"
1G"
1P"
1Y"
1b"
1k"
1t"
0+"
0R"
1Z"
06$
07$
08$
09$
0:$
0;$
0<$
0=$
1^!
0["
1c"
0U!
06"
1@"
0H"
1I"
0Q"
1R"
0Z"
1["
0c"
0d"
0m"
0v"
1r
1d"
0{
1D
0d"
0["
0R"
0I"
0M
#10000
05
0d
0j!
#15000
15
1d
1j!
1/#
00#
1:"
0b#
12$
01$
0m!
1n!
1k!
0l!
0p!
1q!
1r!
11"
09"
1;"
04$
03$
0i#
0k#
1m#
1m!
0n!
1o!
0-"
1t!
1."
0s!
1@#
0!#
02"
0>"
0G"
0P"
0Y"
0b"
0k"
0t"
1<"
0o!
0a#
16$
17$
18$
19$
1:$
1;$
1<$
1>$
1f#
1h#
0j#
1l#
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0t!
1/"
15"
0@"
1H"
1I"
1R"
1["
1d"
1m"
1v"
12"
1="
0%!
0$!
0#!
0"!
0!!
0~
0}
0|
05!
04!
03!
02!
01!
00!
0/!
0.!
0>$
05$
0U
0T
0S
0R
0Q
0P
0O
0N
0)
0(
0'
0&
0%
0$
0#
0"
0`!
1_!
0^!
0I"
1Q"
04"
1@"
0H"
1I"
0Q"
0R"
0["
0d"
0m"
0v"
0p
1q
0r
1R"
0D
1C
0B
1;!
1C!
0R"
0I"
05"
1%!
15!
1U
1)
#20000
05
0d
0j!
#25000
15
1d
1j!
10#
08#
17#
0($
1)$
02$
0k!
1l!
1p!
0q!
0r!
1)"
01"
17"
15"
0?"
0@"
1H"
13$
0v#
1i#
1k#
0m#
1c!
0b!
1I"
1@"
0H"
0m!
1n!
1-"
0."
1s!
0@#
1!#
0*"
1"#
1>"
1G"
1P"
1Y"
1b"
1k"
1t"
1,!
0-!
1o!
0I"
06$
07$
08$
09$
0:$
0;$
0<$
0e#
1t#
0f#
0h#
1j#
0l#
01
10
z;!
z<!
z=!
z>!
z?!
z@!
zA!
zB!
zC!
zD!
zE!
zF!
zG!
zH!
zI!
zJ!
0/"
1+"
0;"
0@"
1H"
1I"
1R"
1["
1d"
1m"
1v"
z%!
z$!
z#!
z"!
z!!
z~
z}
z|
z5!
z4!
z3!
z2!
z1!
z0!
z/!
z.!
14$
15$
zU
zT
zS
zR
zQ
zP
zO
zN
z)
z(
z'
z&
z%
z$
z#
z"
1`!
0_!
1^!
0I"
1Q"
1U!
14"
05"
1@"
0H"
1I"
0Q"
0R"
0["
0d"
0m"
0v"
0<"
1p
0q
1r
1R"
1a#
1{
1D
0C
1B
0R"
0I"
15"
1M
0="
#30000
05
0d
0j!
#35000
15
1d
1j!
1.#
0/#
00#
1A"
0`#
12$
11$
00$
0o!
1u!
1m!
0n!
1k!
0l!
1r!
1%"
0)"
07"
1B"
0_#
1v#
0n#
0i#
0m!
1o!
0u!
1v!
0s!
1@#
0!#
1*"
0"#
1E"
0v!
0y#
1e#
0t#
1f#
1h#
1]!
03"
0+"
1;"
0E"
1F"
1s
1y#
04$
1=$
1E
0`!
0U!
16"
1<"
0F"
0p
0a#
0{
0B
0M
1="
#40000
05
0d
0j!
#45000
15
1d
1j!
10#
18#
16#
15#
14#
13#
12#
11#
0"$
0#$
0$$
0%$
0&$
0'$
0)$
02$
0k!
1l!
0r!
1)"
05"
1?"
1I"
1R"
1["
1d"
1m"
1v"
0v#
1i#
1i!
1h!
1g!
1f!
1e!
1d!
1b!
0@"
1H"
1m!
1s!
0@#
1!#
0*"
1"#
1&!
1'!
1(!
1)!
1*!
1+!
1-!
0I"
1Q"
0e#
1t#
0f#
0h#
11
1/
1.
1-
1,
1+
1*
13"
1+"
0;"
1E"
1##
0R"
1Z"
0y#
14$
0=$
1`!
0["
1c"
1U!
06"
0<"
1F"
1p
0d"
1l"
1a#
1{
1B
1M
0="
0m"
1u"
0v"
#50000
05
0d
0j!
#55000
15
1d
1j!
1/#
00#
1$#
0x#
12$
01$
0m!
1n!
1k!
0l!
1'"
0)"
1v#
0s#
1S!
1m!
0n!
0o!
1u!
1("
1*"
0"#
1m
1v!
1o!
0u!
1e#
0t#
0r#
16
0B"
0+"
0E"
1%#
0v!
0d#
1y#
1_#
1V!
0U!
0F"
1&#
1z
0{
1L
0M
#60000
05
0d
0j!
#65000
15
1d
1j!
10#
1'#
0w#
02$
0k!
1l!
0p!
0%"
0'"
1)"
1,"
1~"
0g#
0q#
0v#
1s#
1n#
1m#
1T!
0m!
1n!
0-"
10"
1@#
0!#
0("
0*"
1"#
0%#
1n
0o!
1u!
1d#
0e#
1t#
1r#
1f#
0?$
1l#
17
1W!
1Y!
1[!
0]!
03"
0P"
0b"
0t"
0>"
1B"
1+"
1v!
1y
1w
1u
0s
0_#
1<$
16$
18$
1:$
1=$
1K
1I
1G
0E
0V!
0^!
1U!
16"
1R"
1d"
1v"
1@"
1E"
0z
0r
0y#
1{
0L
0D
1M
#70000
05
0d
0j!
#75000
15
1d
1j!
0.#
1-#
0/#
00#
07#
05#
03#
01#
1"$
1$$
1&$
1($
12$
11$
0/$
10$
1o!
0u!
0v!
1x!
1m!
0n!
1k!
0l!
1p!
1%"
0)"
0,"
1}"
0~"
0@"
0R"
0d"
0v"
1g#
1q#
1v#
0n#
0m#
0i!
0g!
0e!
0c!
0m!
0o!
1y!
1v!
0x!
1-"
00"
0@#
1!#
1*"
0"#
1F"
0G"
0Y"
0k"
0&!
0(!
0*!
0,!
0y!
17$
19$
1;$
1e#
0t#
0f#
1?$
0l#
00
0.
0,
0*
0W!
0Y!
0[!
1]!
13"
1>"
1G"
1P"
1Y"
1b"
1k"
1t"
0+"
1;"
0E"
1%#
1I"
1["
1m"
0y
0w
0u
1s
0d#
1y#
04$
06$
07$
08$
09$
0:$
0;$
0<$
0=$
0K
0I
0G
1E
1^!
0U!
06"
1@"
0H"
0I"
1R"
0Z"
0["
1d"
0l"
0m"
1v"
1<"
0F"
1r
0a#
0{
1D
1m"
0u"
1["
0c"
1I"
0Q"
0M
1="
0R"
0d"
0v"
#80000
05
0d
0j!
#85000
15
1d
1j!
10#
1L#
1J#
1H#
1F#
02$
0k!
1l!
0p!
1w!
1|!
0%"
1'"
0}"
1~"
0g#
0s#
1n#
0o#
0p#
1m#
1Q!
1O!
1M!
1K!
1m!
0-"
10"
1@#
0!#
0;"
0B"
0<"
1("
0%#
1f
1h
1j
1l
1d#
0r#
1a#
1_#
14$
1f#
0?$
1l#
1?
1=
1;
19
0]!
1Z!
1\!
1X!
03"
0G"
0Y"
0k"
02"
0="
0s
1v
1t
1x
1>$
17$
19$
1;$
1=$
1J
1H
1F
0E
1V!
0^!
16"
0I"
1Q"
0["
1c"
0m"
1u"
15"
1z
0r
1L
0D
1v"
1d"
1R"
#90000
05
0d
0j!
#95000
15
1d
1j!
1/#
00#
08#
17#
06#
15#
04#
13#
02#
11#
0"$
1#$
0$$
1%$
0&$
1'$
0($
1)$
12$
01$
0m!
1n!
1k!
0l!
1p!
0w!
0|!
1%"
0'"
1}"
0~"
05"
0@"
1H"
1I"
0Q"
0R"
1Z"
1["
0c"
0d"
1l"
1m"
0u"
0v"
1g#
1s#
0n#
1o#
1p#
0m#
1i!
0h!
1g!
0f!
1e!
0d!
1c!
0b!
1v"
0m"
1u"
1d"
0l"
0["
1c"
1R"
0Z"
0I"
1Q"
1m!
0n!
1o!
1-"
00"
0@#
1!#
0P"
0b"
0t"
0("
1&!
0'!
1(!
0)!
1*!
0+!
1,!
0-!
0o!
0R"
1Z"
1["
0c"
0d"
1l"
1m"
0u"
0v"
1r#
16$
18$
1:$
0f#
1?$
0l#
01
10
0/
1.
0-
1,
0+
1*
1]!
0Z!
0\!
0X!
13"
12"
1G"
1P"
1Y"
1b"
1k"
1t"
1%#
1R"
1;"
1B"
0m"
1u"
0["
1c"
1s
0v
0t
0x
0_#
04$
0d#
06$
07$
08$
09$
0:$
0;$
0>$
0=$
0J
0H
0F
1E
0V!
1^!
1d"
1v"
06"
15"
0?"
1I"
0Q"
0R"
1["
0c"
0d"
1m"
0u"
0v"
1<"
0z
1r
0a#
0L
1D
1v"
1d"
0l"
1R"
0Z"
1@"
0H"
1="
0I"
0["
0m"
#100000
05
0d
0j!
#105000
15
1d
1j!
10#
0L#
1K#
0J#
1I#
0H#
1G#
0F#
1E#
02$
0k!
1l!
0p!
1q!
1w!
0%"
1'"
1)"
0}"
0v#
0s#
1n#
0p#
0k#
1m#
1R!
0Q!
1P!
0O!
1N!
0M!
1L!
0K!
0m!
1n!
0-"
1t!
1."
0!#
0;"
0<"
0B"
0%#
1("
0*"
1e
0f
1g
0h
1i
0j
1k
0l
1o!
1t#
0r#
1d#
1_#
1a#
14$
1f#
0j#
1l#
0?
1>
0=
1<
0;
1:
09
18
0]!
1X!
03"
0="
1+"
1;"
0s
1x
04$
1=$
1J
0E
1V!
1_!
0^!
1U!
1z
1q
0r
1{
1L
0D
1C
1M
#110000
05
0d
0j!
#115000
15
1d
1j!
#120000
05
0d
0j!
#125000
15
1d
1j!
#130000
05
0d
0j!
#135000
15
1d
1j!
#140000
05
0d
0j!
#145000
15
1d
1j!
#150000
05
0d
0j!
#155000
15
1d
1j!
#160000
