
## Design

![64-bit RISC-V Core design](./assets/RISCV_22_10_23.png)

Supported instructions: add, sub, sll, xor, or, and, bne, lui, auipc 