
---------- Begin Simulation Statistics ----------
final_tick                                 1759221000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 383147                       # Simulator instruction rate (inst/s)
host_mem_usage                                 684420                       # Number of bytes of host memory used
host_op_rate                                   405205                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.06                       # Real time elapsed on the host
host_tick_rate                            28339655284                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                       23753                       # Number of instructions simulated
sim_ops                                         25150                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001759                       # Number of seconds simulated
sim_ticks                                  1759221000                       # Number of ticks simulated
system.cpu.Branches                              2959                       # Number of branches fetched
system.cpu.committedInsts                       23753                       # Number of instructions committed
system.cpu.committedOps                         25150                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                          3518442                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               3518441.998000                       # Number of busy cycles
system.cpu.num_cc_register_reads                95037                       # number of times the CC registers were read
system.cpu.num_cc_register_writes               15510                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts         2413                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                         354                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles
system.cpu.num_int_alu_accesses                 22697                       # Number of integer alu accesses
system.cpu.num_int_insts                        22697                       # number of integer instructions
system.cpu.num_int_register_reads               41801                       # number of times the integer registers were read
system.cpu.num_int_register_writes              17612                       # number of times the integer registers were written
system.cpu.num_load_insts                        6609                       # Number of load instructions
system.cpu.num_mem_refs                         10327                       # number of memory refs
system.cpu.num_store_insts                       3718                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                  40                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                 13                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                     14841     58.75%     58.75% # Class of executed instruction
system.cpu.op_class::IntMult                       71      0.28%     59.03% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     59.03% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     59.03% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     59.03% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     59.03% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     59.03% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     59.03% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     59.03% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     59.03% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     59.03% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     59.03% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     59.03% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     59.03% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     59.03% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     59.03% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     59.03% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     59.03% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     59.03% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     59.03% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     59.03% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     59.03% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     59.03% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     59.03% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     59.03% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     59.03% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     59.03% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     59.03% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                 21      0.08%     59.12% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     59.12% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     59.12% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     59.12% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     59.12% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     59.12% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     59.12% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     59.12% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     59.12% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     59.12% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     59.12% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     59.12% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     59.12% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     59.12% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     59.12% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     59.12% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     59.12% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     59.12% # Class of executed instruction
system.cpu.op_class::MemRead                     6609     26.16%     85.28% # Class of executed instruction
system.cpu.op_class::MemWrite                    3718     14.72%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                      25260                       # Class of executed instruction
system.cpu.workload.numSyscalls                    10                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1759221000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq               33877                       # Transaction distribution
system.membus.trans_dist::ReadResp              33895                       # Transaction distribution
system.membus.trans_dist::WriteReq               3662                       # Transaction distribution
system.membus.trans_dist::WriteResp              3662                       # Transaction distribution
system.membus.trans_dist::SoftPFReq                30                       # Transaction distribution
system.membus.trans_dist::SoftPFResp               30                       # Transaction distribution
system.membus.trans_dist::LoadLockedReq            18                       # Transaction distribution
system.membus.trans_dist::StoreCondReq             18                       # Transaction distribution
system.membus.trans_dist::StoreCondResp            18                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache_port::system.mem_ctrls.port        54702                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.mem_ctrls.port        20508                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  75210                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache_port::system.mem_ctrls.port       109404                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.mem_ctrls.port        50532                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  159936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             37605                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   37605    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               37605                       # Request fanout histogram
system.membus.reqLayer0.occupancy            41285000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy           58986550                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.4                       # Layer utilization (%)
system.membus.respLayer2.occupancy           17849886                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   1759221000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         109404                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          31282                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             140686                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       109404                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        109404                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.cpu.data        19250                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           19250                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           27351                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            6574                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               33925                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.cpu.data           3680                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               3680                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          62188889                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          17781734                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              79970623                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     62188889                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         62188889                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu.data         10942343                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             10942343                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         62188889                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         28724077                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             90912967                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples     27351.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      6558.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000016842                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002679655602                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            6                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            6                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               71703                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                 92                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       33925                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       3680                       # Number of write requests accepted
system.mem_ctrls.readBursts                     33925                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     3680                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    135                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  3561                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             16893                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 5                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               716                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               696                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               292                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               533                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1780                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               902                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              3115                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1541                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             5751                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1205                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              268                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               22                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               70                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                46                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               28                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               16                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      27.99                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     91914384                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  126780080                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               661005564                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      2720.17                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    3752.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                19562.17                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    31112                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      89                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.07                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                74.79                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                   166                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                    32                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                 32340                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                  1387                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                   48                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                   11                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                 2447                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                 1174                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   33782                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2680                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    808.262687                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   660.359296                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   350.170041                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          105      3.92%      3.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          261      9.74%     13.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          213      7.95%     21.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           58      2.16%     23.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           55      2.05%     25.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           56      2.09%     27.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           38      1.42%     29.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           30      1.12%     30.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1864     69.55%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2680                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            6                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    5598.833333                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   2824.693762                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   8135.832924                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023            1     16.67%     16.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            1     16.67%     33.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            1     16.67%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-4095            2     33.33%     83.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::21504-22527            1     16.67%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             6                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            6                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.333333                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.317191                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.816497                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                5     83.33%     83.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                1     16.67%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             6                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                2162560                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    8640                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    6272                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  140686                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                19250                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1229.27                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         3.57                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     79.97                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     10.94                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      17057.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.23                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.21                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    1759100000                       # Total gap between requests
system.mem_ctrls.avgGap                      46778.35                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       109404                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        30742                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.cpu.data          410                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 62188889.286792278290                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 17474780.030479397625                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.cpu.data 233057.699970611982                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        27351                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         6574                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.cpu.data         3680                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst    532753450                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    128252114                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.cpu.data  46379810212                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     19478.39                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     19508.99                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.cpu.data  12603209.30                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.01                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         11757747.456000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         5787902.736000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        79243635.744000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy       498595.776000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     145036936.800000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     863057446.943999                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     55341632.304000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1160723897.760000                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        659.794249                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    115083438                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     58500000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   1585637562                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         16551452.736000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         8148826.224000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        144396425.376000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     145036936.800000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     792713119.968000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     114494816.352000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1221341577.456001                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        694.251363                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    237352420                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     58500000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1463368580                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   1                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON      1759221000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1759221000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   1759221000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1759221000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   1759221000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
