# 用开源工具iverilog对HDL代码进行仿真

## verilog/
rtl file
## tb/
testbench file

## auther
lanjunjie250@outlook.com

