// Seed: 407838410
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout tri0 id_1;
  assign id_1 = 1;
  parameter id_6 = 1;
  logic [7:0] id_7;
  ;
  assign id_7[1] = id_5;
  logic id_8;
  ;
  wire id_9;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout tri1 id_4;
  output wire id_3;
  module_0 modCall_1 (
      id_4,
      id_1,
      id_4,
      id_4,
      id_4
  );
  input wire id_2;
  input wire id_1;
  assign id_4 = -1;
  and primCall (id_3, id_4, id_2, id_1);
endmodule
