Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sun Oct  3 22:35:52 2021
| Host         : szn-thinkpad running 64-bit Ubuntu 16.04.7 LTS
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.203        0.000                      0                  273        0.183        0.000                      0                  273        4.500        0.000                       0                   163  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk                   {0.000 10.000}     20.000          50.000          
  clk_100m_clk_wiz_0  {0.000 5.000}      10.000          100.000         
  clk_25m_clk_wiz_0   {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     7.000        0.000                       0                     1  
  clk_100m_clk_wiz_0        6.203        0.000                      0                  273        0.183        0.000                      0                  273        4.500        0.000                       0                   157  
  clk_25m_clk_wiz_0                                                                                                                                                    38.408        0.000                       0                     2  
  clkfbout_clk_wiz_0                                                                                                                                                   18.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y1  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100m_clk_wiz_0
  To Clock:  clk_100m_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        6.203ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.183ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.203ns  (required time - arrival time)
  Source:                 u_cop/s022s03_cycle_delay_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_cop/s022s03_cycle_delay_cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100m_clk_wiz_0 rise@10.000ns - clk_100m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.790ns  (logic 1.728ns (45.591%)  route 2.062ns (54.409%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.937ns = ( 9.063 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=156, routed)         1.558    -0.468    u_cop/clk_100m
    SLICE_X112Y76        FDCE                                         r  u_cop/s022s03_cycle_delay_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDCE (Prop_fdce_C_Q)         0.433    -0.035 r  u_cop/s022s03_cycle_delay_cnt_reg[3]/Q
                         net (fo=2, routed)           0.857     0.822    u_cop/s022s03_cycle_delay_cnt_reg[3]
    SLICE_X112Y81        LUT4 (Prop_lut4_I3_O)        0.105     0.927 r  u_cop/state_out_c[3]_i_7/O
                         net (fo=1, routed)           0.831     1.758    u_cop/state_out_c[3]_i_7_n_0
    SLICE_X111Y77        LUT5 (Prop_lut5_I3_O)        0.105     1.863 f  u_cop/state_out_c[3]_i_2/O
                         net (fo=9, routed)           0.375     2.238    u_cop/state_out_c[3]_i_2_n_0
    SLICE_X112Y76        LUT2 (Prop_lut2_I1_O)        0.105     2.343 r  u_cop/s022s03_cycle_delay_cnt[0]_i_3/O
                         net (fo=1, routed)           0.000     2.343    u_cop/s022s03_cycle_delay_cnt[0]_i_3_n_0
    SLICE_X112Y76        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     2.766 r  u_cop/s022s03_cycle_delay_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.766    u_cop/s022s03_cycle_delay_cnt_reg[0]_i_1_n_0
    SLICE_X112Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.866 r  u_cop/s022s03_cycle_delay_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.866    u_cop/s022s03_cycle_delay_cnt_reg[4]_i_1_n_0
    SLICE_X112Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.966 r  u_cop/s022s03_cycle_delay_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.966    u_cop/s022s03_cycle_delay_cnt_reg[8]_i_1_n_0
    SLICE_X112Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.066 r  u_cop/s022s03_cycle_delay_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.066    u_cop/s022s03_cycle_delay_cnt_reg[12]_i_1_n_0
    SLICE_X112Y80        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     3.323 r  u_cop/s022s03_cycle_delay_cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.323    u_cop/s022s03_cycle_delay_cnt_reg[16]_i_1_n_6
    SLICE_X112Y80        FDCE                                         r  u_cop/s022s03_cycle_delay_cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    11.363 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.367    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     6.125 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     7.580    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.657 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=156, routed)         1.406     9.063    u_cop/clk_100m
    SLICE_X112Y80        FDCE                                         r  u_cop/s022s03_cycle_delay_cnt_reg[17]/C
                         clock pessimism              0.450     9.513    
                         clock uncertainty           -0.088     9.425    
    SLICE_X112Y80        FDCE (Setup_fdce_C_D)        0.101     9.526    u_cop/s022s03_cycle_delay_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                          9.526    
                         arrival time                          -3.323    
  -------------------------------------------------------------------
                         slack                                  6.203    

Slack (MET) :             6.233ns  (required time - arrival time)
  Source:                 u_cop/idle2s01_cycle_delay_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_cop/idle2s01_cycle_delay_cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100m_clk_wiz_0 rise@10.000ns - clk_100m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.718ns  (logic 1.693ns (45.539%)  route 2.025ns (54.461%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.937ns = ( 9.063 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=156, routed)         1.558    -0.468    u_cop/clk_100m
    SLICE_X106Y78        FDCE                                         r  u_cop/idle2s01_cycle_delay_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y78        FDCE (Prop_fdce_C_Q)         0.379    -0.089 r  u_cop/idle2s01_cycle_delay_cnt_reg[1]/Q
                         net (fo=2, routed)           0.789     0.700    u_cop/idle2s01_cycle_delay_cnt_reg[1]
    SLICE_X108Y79        LUT3 (Prop_lut3_I2_O)        0.105     0.805 r  u_cop/state_out_c[1]_i_8/O
                         net (fo=1, routed)           0.560     1.365    u_cop/state_out_c[1]_i_8_n_0
    SLICE_X108Y79        LUT5 (Prop_lut5_I4_O)        0.105     1.470 f  u_cop/state_out_c[1]_i_2/O
                         net (fo=9, routed)           0.676     2.146    u_cop/state_out_c[1]_i_2_n_0
    SLICE_X106Y78        LUT2 (Prop_lut2_I1_O)        0.105     2.251 r  u_cop/idle2s01_cycle_delay_cnt[0]_i_3/O
                         net (fo=1, routed)           0.000     2.251    u_cop/idle2s01_cycle_delay_cnt[0]_i_3_n_0
    SLICE_X106Y78        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     2.691 r  u_cop/idle2s01_cycle_delay_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.691    u_cop/idle2s01_cycle_delay_cnt_reg[0]_i_1_n_0
    SLICE_X106Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.789 r  u_cop/idle2s01_cycle_delay_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.789    u_cop/idle2s01_cycle_delay_cnt_reg[4]_i_1_n_0
    SLICE_X106Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.887 r  u_cop/idle2s01_cycle_delay_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.887    u_cop/idle2s01_cycle_delay_cnt_reg[8]_i_1_n_0
    SLICE_X106Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.985 r  u_cop/idle2s01_cycle_delay_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.985    u_cop/idle2s01_cycle_delay_cnt_reg[12]_i_1_n_0
    SLICE_X106Y82        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     3.250 r  u_cop/idle2s01_cycle_delay_cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.250    u_cop/idle2s01_cycle_delay_cnt_reg[16]_i_1_n_6
    SLICE_X106Y82        FDCE                                         r  u_cop/idle2s01_cycle_delay_cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    11.363 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.367    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     6.125 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     7.580    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.657 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=156, routed)         1.406     9.063    u_cop/clk_100m
    SLICE_X106Y82        FDCE                                         r  u_cop/idle2s01_cycle_delay_cnt_reg[17]/C
                         clock pessimism              0.449     9.512    
                         clock uncertainty           -0.088     9.424    
    SLICE_X106Y82        FDCE (Setup_fdce_C_D)        0.059     9.483    u_cop/idle2s01_cycle_delay_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                          9.483    
                         arrival time                          -3.250    
  -------------------------------------------------------------------
                         slack                                  6.233    

Slack (MET) :             6.255ns  (required time - arrival time)
  Source:                 u_cop/s042idle_cycle_delay_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_cop/s042idle_cycle_delay_cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100m_clk_wiz_0 rise@10.000ns - clk_100m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.697ns  (logic 1.693ns (45.794%)  route 2.004ns (54.206%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.937ns = ( 9.063 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=156, routed)         1.558    -0.468    u_cop/clk_100m
    SLICE_X113Y76        FDCE                                         r  u_cop/s042idle_cycle_delay_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y76        FDCE (Prop_fdce_C_Q)         0.379    -0.089 r  u_cop/s042idle_cycle_delay_cnt_reg[2]/Q
                         net (fo=2, routed)           0.906     0.817    u_cop/s042idle_cycle_delay_cnt_reg[2]
    SLICE_X111Y78        LUT4 (Prop_lut4_I3_O)        0.105     0.922 r  u_cop/state_out_c[4]_i_8/O
                         net (fo=1, routed)           0.488     1.410    u_cop/state_out_c[4]_i_8_n_0
    SLICE_X110Y78        LUT5 (Prop_lut5_I3_O)        0.105     1.515 f  u_cop/state_out_c[4]_i_2/O
                         net (fo=9, routed)           0.611     2.125    u_cop/state_out_c[4]_i_2_n_0
    SLICE_X113Y76        LUT2 (Prop_lut2_I1_O)        0.105     2.230 r  u_cop/s042idle_cycle_delay_cnt[0]_i_3/O
                         net (fo=1, routed)           0.000     2.230    u_cop/s042idle_cycle_delay_cnt[0]_i_3_n_0
    SLICE_X113Y76        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     2.670 r  u_cop/s042idle_cycle_delay_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.670    u_cop/s042idle_cycle_delay_cnt_reg[0]_i_1_n_0
    SLICE_X113Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.768 r  u_cop/s042idle_cycle_delay_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.768    u_cop/s042idle_cycle_delay_cnt_reg[4]_i_1_n_0
    SLICE_X113Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.866 r  u_cop/s042idle_cycle_delay_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.866    u_cop/s042idle_cycle_delay_cnt_reg[8]_i_1_n_0
    SLICE_X113Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.964 r  u_cop/s042idle_cycle_delay_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.964    u_cop/s042idle_cycle_delay_cnt_reg[12]_i_1_n_0
    SLICE_X113Y80        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     3.229 r  u_cop/s042idle_cycle_delay_cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.229    u_cop/s042idle_cycle_delay_cnt_reg[16]_i_1_n_6
    SLICE_X113Y80        FDCE                                         r  u_cop/s042idle_cycle_delay_cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    11.363 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.367    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     6.125 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     7.580    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.657 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=156, routed)         1.406     9.063    u_cop/clk_100m
    SLICE_X113Y80        FDCE                                         r  u_cop/s042idle_cycle_delay_cnt_reg[17]/C
                         clock pessimism              0.450     9.513    
                         clock uncertainty           -0.088     9.425    
    SLICE_X113Y80        FDCE (Setup_fdce_C_D)        0.059     9.484    u_cop/s042idle_cycle_delay_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                          9.484    
                         arrival time                          -3.229    
  -------------------------------------------------------------------
                         slack                                  6.255    

Slack (MET) :             6.282ns  (required time - arrival time)
  Source:                 u_cop/s022s03_cycle_delay_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_cop/s022s03_cycle_delay_cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100m_clk_wiz_0 rise@10.000ns - clk_100m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.711ns  (logic 1.649ns (44.433%)  route 2.062ns (55.567%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.937ns = ( 9.063 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=156, routed)         1.558    -0.468    u_cop/clk_100m
    SLICE_X112Y76        FDCE                                         r  u_cop/s022s03_cycle_delay_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDCE (Prop_fdce_C_Q)         0.433    -0.035 r  u_cop/s022s03_cycle_delay_cnt_reg[3]/Q
                         net (fo=2, routed)           0.857     0.822    u_cop/s022s03_cycle_delay_cnt_reg[3]
    SLICE_X112Y81        LUT4 (Prop_lut4_I3_O)        0.105     0.927 r  u_cop/state_out_c[3]_i_7/O
                         net (fo=1, routed)           0.831     1.758    u_cop/state_out_c[3]_i_7_n_0
    SLICE_X111Y77        LUT5 (Prop_lut5_I3_O)        0.105     1.863 f  u_cop/state_out_c[3]_i_2/O
                         net (fo=9, routed)           0.375     2.238    u_cop/state_out_c[3]_i_2_n_0
    SLICE_X112Y76        LUT2 (Prop_lut2_I1_O)        0.105     2.343 r  u_cop/s022s03_cycle_delay_cnt[0]_i_3/O
                         net (fo=1, routed)           0.000     2.343    u_cop/s022s03_cycle_delay_cnt[0]_i_3_n_0
    SLICE_X112Y76        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     2.766 r  u_cop/s022s03_cycle_delay_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.766    u_cop/s022s03_cycle_delay_cnt_reg[0]_i_1_n_0
    SLICE_X112Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.866 r  u_cop/s022s03_cycle_delay_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.866    u_cop/s022s03_cycle_delay_cnt_reg[4]_i_1_n_0
    SLICE_X112Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.966 r  u_cop/s022s03_cycle_delay_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.966    u_cop/s022s03_cycle_delay_cnt_reg[8]_i_1_n_0
    SLICE_X112Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.066 r  u_cop/s022s03_cycle_delay_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.066    u_cop/s022s03_cycle_delay_cnt_reg[12]_i_1_n_0
    SLICE_X112Y80        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     3.244 r  u_cop/s022s03_cycle_delay_cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.244    u_cop/s022s03_cycle_delay_cnt_reg[16]_i_1_n_7
    SLICE_X112Y80        FDCE                                         r  u_cop/s022s03_cycle_delay_cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    11.363 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.367    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     6.125 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     7.580    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.657 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=156, routed)         1.406     9.063    u_cop/clk_100m
    SLICE_X112Y80        FDCE                                         r  u_cop/s022s03_cycle_delay_cnt_reg[16]/C
                         clock pessimism              0.450     9.513    
                         clock uncertainty           -0.088     9.425    
    SLICE_X112Y80        FDCE (Setup_fdce_C_D)        0.101     9.526    u_cop/s022s03_cycle_delay_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          9.526    
                         arrival time                          -3.244    
  -------------------------------------------------------------------
                         slack                                  6.282    

Slack (MET) :             6.292ns  (required time - arrival time)
  Source:                 u_cop/state_c_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_cop/delay_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100m_clk_wiz_0 rise@10.000ns - clk_100m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.652ns  (logic 1.389ns (38.030%)  route 2.263ns (61.970%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.936ns = ( 9.064 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=156, routed)         1.566    -0.460    u_cop/clk_100m
    SLICE_X110Y82        FDCE                                         r  u_cop/state_c_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y82        FDCE (Prop_fdce_C_Q)         0.379    -0.081 r  u_cop/state_c_reg[3]/Q
                         net (fo=12, routed)          0.696     0.615    u_cop/state_c[3]
    SLICE_X110Y81        LUT5 (Prop_lut5_I4_O)        0.105     0.720 f  u_cop/delay_cnt[0]_i_1/O
                         net (fo=13, routed)          0.854     1.575    u_cop/add_delay_cnt
    SLICE_X110Y80        LUT4 (Prop_lut4_I0_O)        0.105     1.680 f  u_cop/s042idle_start_r1_i_1/O
                         net (fo=14, routed)          0.713     2.393    u_cop/s042idle_start
    SLICE_X111Y79        LUT2 (Prop_lut2_I1_O)        0.105     2.498 r  u_cop/delay_cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     2.498    u_cop/delay_cnt[0]_i_4_n_0
    SLICE_X111Y79        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     2.830 r  u_cop/delay_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.830    u_cop/delay_cnt_reg[0]_i_2_n_0
    SLICE_X111Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.928 r  u_cop/delay_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.928    u_cop/delay_cnt_reg[4]_i_1_n_0
    SLICE_X111Y81        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     3.193 r  u_cop/delay_cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.193    u_cop/delay_cnt_reg[8]_i_1_n_6
    SLICE_X111Y81        FDCE                                         r  u_cop/delay_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    11.363 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.367    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     6.125 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     7.580    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.657 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=156, routed)         1.407     9.064    u_cop/clk_100m
    SLICE_X111Y81        FDCE                                         r  u_cop/delay_cnt_reg[9]/C
                         clock pessimism              0.450     9.514    
                         clock uncertainty           -0.088     9.426    
    SLICE_X111Y81        FDCE (Setup_fdce_C_D)        0.059     9.485    u_cop/delay_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          9.485    
                         arrival time                          -3.193    
  -------------------------------------------------------------------
                         slack                                  6.292    

Slack (MET) :             6.297ns  (required time - arrival time)
  Source:                 u_cop/state_c_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_cop/delay_cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100m_clk_wiz_0 rise@10.000ns - clk_100m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.647ns  (logic 1.384ns (37.945%)  route 2.263ns (62.055%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.936ns = ( 9.064 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=156, routed)         1.566    -0.460    u_cop/clk_100m
    SLICE_X110Y82        FDCE                                         r  u_cop/state_c_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y82        FDCE (Prop_fdce_C_Q)         0.379    -0.081 r  u_cop/state_c_reg[3]/Q
                         net (fo=12, routed)          0.696     0.615    u_cop/state_c[3]
    SLICE_X110Y81        LUT5 (Prop_lut5_I4_O)        0.105     0.720 f  u_cop/delay_cnt[0]_i_1/O
                         net (fo=13, routed)          0.854     1.575    u_cop/add_delay_cnt
    SLICE_X110Y80        LUT4 (Prop_lut4_I0_O)        0.105     1.680 f  u_cop/s042idle_start_r1_i_1/O
                         net (fo=14, routed)          0.713     2.393    u_cop/s042idle_start
    SLICE_X111Y79        LUT2 (Prop_lut2_I1_O)        0.105     2.498 r  u_cop/delay_cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     2.498    u_cop/delay_cnt[0]_i_4_n_0
    SLICE_X111Y79        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     2.830 r  u_cop/delay_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.830    u_cop/delay_cnt_reg[0]_i_2_n_0
    SLICE_X111Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.928 r  u_cop/delay_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.928    u_cop/delay_cnt_reg[4]_i_1_n_0
    SLICE_X111Y81        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     3.188 r  u_cop/delay_cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.188    u_cop/delay_cnt_reg[8]_i_1_n_4
    SLICE_X111Y81        FDCE                                         r  u_cop/delay_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    11.363 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.367    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     6.125 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     7.580    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.657 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=156, routed)         1.407     9.064    u_cop/clk_100m
    SLICE_X111Y81        FDCE                                         r  u_cop/delay_cnt_reg[11]/C
                         clock pessimism              0.450     9.514    
                         clock uncertainty           -0.088     9.426    
    SLICE_X111Y81        FDCE (Setup_fdce_C_D)        0.059     9.485    u_cop/delay_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          9.485    
                         arrival time                          -3.188    
  -------------------------------------------------------------------
                         slack                                  6.297    

Slack (MET) :             6.297ns  (required time - arrival time)
  Source:                 u_cop/s022s03_cycle_delay_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_cop/s022s03_cycle_delay_cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100m_clk_wiz_0 rise@10.000ns - clk_100m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.695ns  (logic 1.633ns (44.192%)  route 2.062ns (55.808%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.938ns = ( 9.062 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=156, routed)         1.558    -0.468    u_cop/clk_100m
    SLICE_X112Y76        FDCE                                         r  u_cop/s022s03_cycle_delay_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDCE (Prop_fdce_C_Q)         0.433    -0.035 r  u_cop/s022s03_cycle_delay_cnt_reg[3]/Q
                         net (fo=2, routed)           0.857     0.822    u_cop/s022s03_cycle_delay_cnt_reg[3]
    SLICE_X112Y81        LUT4 (Prop_lut4_I3_O)        0.105     0.927 r  u_cop/state_out_c[3]_i_7/O
                         net (fo=1, routed)           0.831     1.758    u_cop/state_out_c[3]_i_7_n_0
    SLICE_X111Y77        LUT5 (Prop_lut5_I3_O)        0.105     1.863 f  u_cop/state_out_c[3]_i_2/O
                         net (fo=9, routed)           0.375     2.238    u_cop/state_out_c[3]_i_2_n_0
    SLICE_X112Y76        LUT2 (Prop_lut2_I1_O)        0.105     2.343 r  u_cop/s022s03_cycle_delay_cnt[0]_i_3/O
                         net (fo=1, routed)           0.000     2.343    u_cop/s022s03_cycle_delay_cnt[0]_i_3_n_0
    SLICE_X112Y76        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     2.766 r  u_cop/s022s03_cycle_delay_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.766    u_cop/s022s03_cycle_delay_cnt_reg[0]_i_1_n_0
    SLICE_X112Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.866 r  u_cop/s022s03_cycle_delay_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.866    u_cop/s022s03_cycle_delay_cnt_reg[4]_i_1_n_0
    SLICE_X112Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.966 r  u_cop/s022s03_cycle_delay_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.966    u_cop/s022s03_cycle_delay_cnt_reg[8]_i_1_n_0
    SLICE_X112Y79        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     3.228 r  u_cop/s022s03_cycle_delay_cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.228    u_cop/s022s03_cycle_delay_cnt_reg[12]_i_1_n_4
    SLICE_X112Y79        FDCE                                         r  u_cop/s022s03_cycle_delay_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    11.363 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.367    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     6.125 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     7.580    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.657 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=156, routed)         1.405     9.062    u_cop/clk_100m
    SLICE_X112Y79        FDCE                                         r  u_cop/s022s03_cycle_delay_cnt_reg[15]/C
                         clock pessimism              0.450     9.512    
                         clock uncertainty           -0.088     9.424    
    SLICE_X112Y79        FDCE (Setup_fdce_C_D)        0.101     9.525    u_cop/s022s03_cycle_delay_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          9.525    
                         arrival time                          -3.228    
  -------------------------------------------------------------------
                         slack                                  6.297    

Slack (MET) :             6.302ns  (required time - arrival time)
  Source:                 u_cop/s022s03_cycle_delay_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_cop/s022s03_cycle_delay_cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100m_clk_wiz_0 rise@10.000ns - clk_100m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.690ns  (logic 1.628ns (44.116%)  route 2.062ns (55.884%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.938ns = ( 9.062 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=156, routed)         1.558    -0.468    u_cop/clk_100m
    SLICE_X112Y76        FDCE                                         r  u_cop/s022s03_cycle_delay_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDCE (Prop_fdce_C_Q)         0.433    -0.035 r  u_cop/s022s03_cycle_delay_cnt_reg[3]/Q
                         net (fo=2, routed)           0.857     0.822    u_cop/s022s03_cycle_delay_cnt_reg[3]
    SLICE_X112Y81        LUT4 (Prop_lut4_I3_O)        0.105     0.927 r  u_cop/state_out_c[3]_i_7/O
                         net (fo=1, routed)           0.831     1.758    u_cop/state_out_c[3]_i_7_n_0
    SLICE_X111Y77        LUT5 (Prop_lut5_I3_O)        0.105     1.863 f  u_cop/state_out_c[3]_i_2/O
                         net (fo=9, routed)           0.375     2.238    u_cop/state_out_c[3]_i_2_n_0
    SLICE_X112Y76        LUT2 (Prop_lut2_I1_O)        0.105     2.343 r  u_cop/s022s03_cycle_delay_cnt[0]_i_3/O
                         net (fo=1, routed)           0.000     2.343    u_cop/s022s03_cycle_delay_cnt[0]_i_3_n_0
    SLICE_X112Y76        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     2.766 r  u_cop/s022s03_cycle_delay_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.766    u_cop/s022s03_cycle_delay_cnt_reg[0]_i_1_n_0
    SLICE_X112Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.866 r  u_cop/s022s03_cycle_delay_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.866    u_cop/s022s03_cycle_delay_cnt_reg[4]_i_1_n_0
    SLICE_X112Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.966 r  u_cop/s022s03_cycle_delay_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.966    u_cop/s022s03_cycle_delay_cnt_reg[8]_i_1_n_0
    SLICE_X112Y79        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     3.223 r  u_cop/s022s03_cycle_delay_cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.223    u_cop/s022s03_cycle_delay_cnt_reg[12]_i_1_n_6
    SLICE_X112Y79        FDCE                                         r  u_cop/s022s03_cycle_delay_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    11.363 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.367    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     6.125 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     7.580    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.657 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=156, routed)         1.405     9.062    u_cop/clk_100m
    SLICE_X112Y79        FDCE                                         r  u_cop/s022s03_cycle_delay_cnt_reg[13]/C
                         clock pessimism              0.450     9.512    
                         clock uncertainty           -0.088     9.424    
    SLICE_X112Y79        FDCE (Setup_fdce_C_D)        0.101     9.525    u_cop/s022s03_cycle_delay_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          9.525    
                         arrival time                          -3.223    
  -------------------------------------------------------------------
                         slack                                  6.302    

Slack (MET) :             6.317ns  (required time - arrival time)
  Source:                 u_cop/idle2s01_cycle_delay_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_cop/idle2s01_cycle_delay_cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100m_clk_wiz_0 rise@10.000ns - clk_100m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.634ns  (logic 1.609ns (44.280%)  route 2.025ns (55.720%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.937ns = ( 9.063 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=156, routed)         1.558    -0.468    u_cop/clk_100m
    SLICE_X106Y78        FDCE                                         r  u_cop/idle2s01_cycle_delay_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y78        FDCE (Prop_fdce_C_Q)         0.379    -0.089 r  u_cop/idle2s01_cycle_delay_cnt_reg[1]/Q
                         net (fo=2, routed)           0.789     0.700    u_cop/idle2s01_cycle_delay_cnt_reg[1]
    SLICE_X108Y79        LUT3 (Prop_lut3_I2_O)        0.105     0.805 r  u_cop/state_out_c[1]_i_8/O
                         net (fo=1, routed)           0.560     1.365    u_cop/state_out_c[1]_i_8_n_0
    SLICE_X108Y79        LUT5 (Prop_lut5_I4_O)        0.105     1.470 f  u_cop/state_out_c[1]_i_2/O
                         net (fo=9, routed)           0.676     2.146    u_cop/state_out_c[1]_i_2_n_0
    SLICE_X106Y78        LUT2 (Prop_lut2_I1_O)        0.105     2.251 r  u_cop/idle2s01_cycle_delay_cnt[0]_i_3/O
                         net (fo=1, routed)           0.000     2.251    u_cop/idle2s01_cycle_delay_cnt[0]_i_3_n_0
    SLICE_X106Y78        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     2.691 r  u_cop/idle2s01_cycle_delay_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.691    u_cop/idle2s01_cycle_delay_cnt_reg[0]_i_1_n_0
    SLICE_X106Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.789 r  u_cop/idle2s01_cycle_delay_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.789    u_cop/idle2s01_cycle_delay_cnt_reg[4]_i_1_n_0
    SLICE_X106Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.887 r  u_cop/idle2s01_cycle_delay_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.887    u_cop/idle2s01_cycle_delay_cnt_reg[8]_i_1_n_0
    SLICE_X106Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.985 r  u_cop/idle2s01_cycle_delay_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.985    u_cop/idle2s01_cycle_delay_cnt_reg[12]_i_1_n_0
    SLICE_X106Y82        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     3.166 r  u_cop/idle2s01_cycle_delay_cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.166    u_cop/idle2s01_cycle_delay_cnt_reg[16]_i_1_n_7
    SLICE_X106Y82        FDCE                                         r  u_cop/idle2s01_cycle_delay_cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    11.363 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.367    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     6.125 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     7.580    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.657 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=156, routed)         1.406     9.063    u_cop/clk_100m
    SLICE_X106Y82        FDCE                                         r  u_cop/idle2s01_cycle_delay_cnt_reg[16]/C
                         clock pessimism              0.449     9.512    
                         clock uncertainty           -0.088     9.424    
    SLICE_X106Y82        FDCE (Setup_fdce_C_D)        0.059     9.483    u_cop/idle2s01_cycle_delay_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          9.483    
                         arrival time                          -3.166    
  -------------------------------------------------------------------
                         slack                                  6.317    

Slack (MET) :             6.330ns  (required time - arrival time)
  Source:                 u_cop/idle2s01_cycle_delay_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_cop/idle2s01_cycle_delay_cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100m_clk_wiz_0 rise@10.000ns - clk_100m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.620ns  (logic 1.595ns (44.065%)  route 2.025ns (55.935%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.938ns = ( 9.062 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.429     1.429 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.539    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.708 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.111    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    -2.026 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=156, routed)         1.558    -0.468    u_cop/clk_100m
    SLICE_X106Y78        FDCE                                         r  u_cop/idle2s01_cycle_delay_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y78        FDCE (Prop_fdce_C_Q)         0.379    -0.089 r  u_cop/idle2s01_cycle_delay_cnt_reg[1]/Q
                         net (fo=2, routed)           0.789     0.700    u_cop/idle2s01_cycle_delay_cnt_reg[1]
    SLICE_X108Y79        LUT3 (Prop_lut3_I2_O)        0.105     0.805 r  u_cop/state_out_c[1]_i_8/O
                         net (fo=1, routed)           0.560     1.365    u_cop/state_out_c[1]_i_8_n_0
    SLICE_X108Y79        LUT5 (Prop_lut5_I4_O)        0.105     1.470 f  u_cop/state_out_c[1]_i_2/O
                         net (fo=9, routed)           0.676     2.146    u_cop/state_out_c[1]_i_2_n_0
    SLICE_X106Y78        LUT2 (Prop_lut2_I1_O)        0.105     2.251 r  u_cop/idle2s01_cycle_delay_cnt[0]_i_3/O
                         net (fo=1, routed)           0.000     2.251    u_cop/idle2s01_cycle_delay_cnt[0]_i_3_n_0
    SLICE_X106Y78        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     2.691 r  u_cop/idle2s01_cycle_delay_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.691    u_cop/idle2s01_cycle_delay_cnt_reg[0]_i_1_n_0
    SLICE_X106Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.789 r  u_cop/idle2s01_cycle_delay_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.789    u_cop/idle2s01_cycle_delay_cnt_reg[4]_i_1_n_0
    SLICE_X106Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.887 r  u_cop/idle2s01_cycle_delay_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.887    u_cop/idle2s01_cycle_delay_cnt_reg[8]_i_1_n_0
    SLICE_X106Y81        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     3.152 r  u_cop/idle2s01_cycle_delay_cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.152    u_cop/idle2s01_cycle_delay_cnt_reg[12]_i_1_n_6
    SLICE_X106Y81        FDCE                                         r  u_cop/idle2s01_cycle_delay_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.363    11.363 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.367    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242     6.125 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     7.580    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.657 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=156, routed)         1.405     9.062    u_cop/clk_100m
    SLICE_X106Y81        FDCE                                         r  u_cop/idle2s01_cycle_delay_cnt_reg[13]/C
                         clock pessimism              0.449     9.511    
                         clock uncertainty           -0.088     9.423    
    SLICE_X106Y81        FDCE (Setup_fdce_C_D)        0.059     9.482    u_cop/idle2s01_cycle_delay_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          9.482    
                         arrival time                          -3.152    
  -------------------------------------------------------------------
                         slack                                  6.330    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 u_cop/idle2s01_start_r2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_cop/add_idle2s01_cycle_delay_cnt_flag_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100m_clk_wiz_0 rise@0.000ns - clk_100m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.246ns (81.159%)  route 0.057ns (18.841%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=156, routed)         0.625    -0.558    u_cop/clk_100m
    SLICE_X108Y78        FDPE                                         r  u_cop/idle2s01_start_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y78        FDPE (Prop_fdpe_C_Q)         0.148    -0.410 f  u_cop/idle2s01_start_r2_reg/Q
                         net (fo=1, routed)           0.057    -0.353    u_cop/idle2s01_start_r2
    SLICE_X108Y78        LUT4 (Prop_lut4_I0_O)        0.098    -0.255 r  u_cop/add_idle2s01_cycle_delay_cnt_flag_i_1/O
                         net (fo=1, routed)           0.000    -0.255    u_cop/add_idle2s01_cycle_delay_cnt_flag_i_1_n_0
    SLICE_X108Y78        FDCE                                         r  u_cop/add_idle2s01_cycle_delay_cnt_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=156, routed)         0.893    -0.799    u_cop/clk_100m
    SLICE_X108Y78        FDCE                                         r  u_cop/add_idle2s01_cycle_delay_cnt_flag_reg/C
                         clock pessimism              0.241    -0.558    
    SLICE_X108Y78        FDCE (Hold_fdce_C_D)         0.120    -0.438    u_cop/add_idle2s01_cycle_delay_cnt_flag_reg
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 u_cop/s042idle_start_r2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_cop/add_s042idle_cycle_delay_cnt_flag_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100m_clk_wiz_0 rise@0.000ns - clk_100m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.246ns (81.159%)  route 0.057ns (18.841%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=156, routed)         0.623    -0.560    u_cop/clk_100m
    SLICE_X108Y76        FDPE                                         r  u_cop/s042idle_start_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y76        FDPE (Prop_fdpe_C_Q)         0.148    -0.412 f  u_cop/s042idle_start_r2_reg/Q
                         net (fo=1, routed)           0.057    -0.355    u_cop/s042idle_start_r2
    SLICE_X108Y76        LUT4 (Prop_lut4_I0_O)        0.098    -0.257 r  u_cop/add_s042idle_cycle_delay_cnt_flag_i_1/O
                         net (fo=1, routed)           0.000    -0.257    u_cop/add_s042idle_cycle_delay_cnt_flag_i_1_n_0
    SLICE_X108Y76        FDCE                                         r  u_cop/add_s042idle_cycle_delay_cnt_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=156, routed)         0.890    -0.802    u_cop/clk_100m
    SLICE_X108Y76        FDCE                                         r  u_cop/add_s042idle_cycle_delay_cnt_flag_reg/C
                         clock pessimism              0.242    -0.560    
    SLICE_X108Y76        FDCE (Hold_fdce_C_D)         0.120    -0.440    u_cop/add_s042idle_cycle_delay_cnt_flag_reg
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 u_cop/s1_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_cop/s1_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100m_clk_wiz_0 rise@0.000ns - clk_100m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.313%)  route 0.133ns (41.687%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=156, routed)         0.630    -0.553    u_cop/clk_100m
    SLICE_X107Y83        FDCE                                         r  u_cop/s1_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y83        FDCE (Prop_fdce_C_Q)         0.141    -0.412 r  u_cop/s1_cnt_reg[0]/Q
                         net (fo=7, routed)           0.133    -0.279    u_cop/s1_cnt[0]
    SLICE_X108Y83        LUT6 (Prop_lut6_I2_O)        0.045    -0.234 r  u_cop/s1_cnt[5]_i_2/O
                         net (fo=1, routed)           0.000    -0.234    u_cop/s1_cnt[5]_i_2_n_0
    SLICE_X108Y83        FDCE                                         r  u_cop/s1_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=156, routed)         0.898    -0.794    u_cop/clk_100m
    SLICE_X108Y83        FDCE                                         r  u_cop/s1_cnt_reg[5]/C
                         clock pessimism              0.255    -0.539    
    SLICE_X108Y83        FDCE (Hold_fdce_C_D)         0.121    -0.418    u_cop/s1_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 u_cop/s022s03_start_r2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_cop/add_s022s03_cycle_delay_cnt_flag_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100m_clk_wiz_0 rise@0.000ns - clk_100m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.227ns (81.240%)  route 0.052ns (18.760%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=156, routed)         0.623    -0.560    u_cop/clk_100m
    SLICE_X109Y76        FDPE                                         r  u_cop/s022s03_start_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y76        FDPE (Prop_fdpe_C_Q)         0.128    -0.432 f  u_cop/s022s03_start_r2_reg/Q
                         net (fo=1, routed)           0.052    -0.379    u_cop/s022s03_start_r2
    SLICE_X109Y76        LUT4 (Prop_lut4_I0_O)        0.099    -0.280 r  u_cop/add_s022s03_cycle_delay_cnt_flag_i_1/O
                         net (fo=1, routed)           0.000    -0.280    u_cop/add_s022s03_cycle_delay_cnt_flag_i_1_n_0
    SLICE_X109Y76        FDCE                                         r  u_cop/add_s022s03_cycle_delay_cnt_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=156, routed)         0.890    -0.802    u_cop/clk_100m
    SLICE_X109Y76        FDCE                                         r  u_cop/add_s022s03_cycle_delay_cnt_flag_reg/C
                         clock pessimism              0.242    -0.560    
    SLICE_X109Y76        FDCE (Hold_fdce_C_D)         0.091    -0.469    u_cop/add_s022s03_cycle_delay_cnt_flag_reg
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 u_cop/s012s02_start_r2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_cop/add_s012s02_cycle_delay_cnt_flag_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100m_clk_wiz_0 rise@0.000ns - clk_100m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.227ns (79.523%)  route 0.058ns (20.477%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=156, routed)         0.623    -0.560    u_cop/clk_100m
    SLICE_X106Y76        FDPE                                         r  u_cop/s012s02_start_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y76        FDPE (Prop_fdpe_C_Q)         0.128    -0.432 f  u_cop/s012s02_start_r2_reg/Q
                         net (fo=1, routed)           0.058    -0.373    u_cop/s012s02_start_r2
    SLICE_X106Y76        LUT4 (Prop_lut4_I0_O)        0.099    -0.274 r  u_cop/add_s012s02_cycle_delay_cnt_flag_i_1/O
                         net (fo=1, routed)           0.000    -0.274    u_cop/add_s012s02_cycle_delay_cnt_flag_i_1_n_0
    SLICE_X106Y76        FDCE                                         r  u_cop/add_s012s02_cycle_delay_cnt_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=156, routed)         0.890    -0.802    u_cop/clk_100m
    SLICE_X106Y76        FDCE                                         r  u_cop/add_s012s02_cycle_delay_cnt_flag_reg/C
                         clock pessimism              0.242    -0.560    
    SLICE_X106Y76        FDCE (Hold_fdce_C_D)         0.091    -0.469    u_cop/add_s012s02_cycle_delay_cnt_flag_reg
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 u_cop/s3_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_cop/s3_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100m_clk_wiz_0 rise@0.000ns - clk_100m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.246ns (75.311%)  route 0.081ns (24.689%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=156, routed)         0.631    -0.552    u_cop/clk_100m
    SLICE_X112Y83        FDCE                                         r  u_cop/s3_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y83        FDCE (Prop_fdce_C_Q)         0.148    -0.404 r  u_cop/s3_cnt_reg[4]/Q
                         net (fo=3, routed)           0.081    -0.323    u_cop/s3_cnt[4]
    SLICE_X112Y83        LUT6 (Prop_lut6_I5_O)        0.098    -0.225 r  u_cop/s3_cnt[5]_i_2/O
                         net (fo=1, routed)           0.000    -0.225    u_cop/s3_cnt[5]_i_2_n_0
    SLICE_X112Y83        FDCE                                         r  u_cop/s3_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=156, routed)         0.901    -0.791    u_cop/clk_100m
    SLICE_X112Y83        FDCE                                         r  u_cop/s3_cnt_reg[5]/C
                         clock pessimism              0.239    -0.552    
    SLICE_X112Y83        FDCE (Hold_fdce_C_D)         0.121    -0.431    u_cop/s3_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 u_cop/s3_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_cop/s3_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100m_clk_wiz_0 rise@0.000ns - clk_100m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.212ns (54.603%)  route 0.176ns (45.397%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=156, routed)         0.632    -0.551    u_cop/clk_100m
    SLICE_X112Y84        FDCE                                         r  u_cop/s3_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y84        FDCE (Prop_fdce_C_Q)         0.164    -0.387 r  u_cop/s3_cnt_reg[0]/Q
                         net (fo=7, routed)           0.176    -0.211    u_cop/s3_cnt[0]
    SLICE_X112Y83        LUT5 (Prop_lut5_I1_O)        0.048    -0.163 r  u_cop/s3_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.163    u_cop/s3_cnt[4]_i_1_n_0
    SLICE_X112Y83        FDCE                                         r  u_cop/s3_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=156, routed)         0.901    -0.791    u_cop/clk_100m
    SLICE_X112Y83        FDCE                                         r  u_cop/s3_cnt_reg[4]/C
                         clock pessimism              0.253    -0.538    
    SLICE_X112Y83        FDCE (Hold_fdce_C_D)         0.131    -0.407    u_cop/s3_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 u_cop/s012s02_start_r1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_cop/s012s02_start_r2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100m_clk_wiz_0 rise@0.000ns - clk_100m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.633%)  route 0.190ns (57.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=156, routed)         0.625    -0.558    u_cop/clk_100m
    SLICE_X106Y77        FDPE                                         r  u_cop/s012s02_start_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y77        FDPE (Prop_fdpe_C_Q)         0.141    -0.417 r  u_cop/s012s02_start_r1_reg/Q
                         net (fo=2, routed)           0.190    -0.227    u_cop/s012s02_start_r1
    SLICE_X106Y76        FDPE                                         r  u_cop/s012s02_start_r2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=156, routed)         0.890    -0.802    u_cop/clk_100m
    SLICE_X106Y76        FDPE                                         r  u_cop/s012s02_start_r2_reg/C
                         clock pessimism              0.255    -0.547    
    SLICE_X106Y76        FDPE (Hold_fdpe_C_D)         0.075    -0.472    u_cop/s012s02_start_r2_reg
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 u_cop/s3_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_cop/s3_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100m_clk_wiz_0 rise@0.000ns - clk_100m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.209ns (54.249%)  route 0.176ns (45.751%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=156, routed)         0.632    -0.551    u_cop/clk_100m
    SLICE_X112Y84        FDCE                                         r  u_cop/s3_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y84        FDCE (Prop_fdce_C_Q)         0.164    -0.387 r  u_cop/s3_cnt_reg[0]/Q
                         net (fo=7, routed)           0.176    -0.211    u_cop/s3_cnt[0]
    SLICE_X112Y83        LUT4 (Prop_lut4_I2_O)        0.045    -0.166 r  u_cop/s3_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.166    u_cop/s3_cnt[3]_i_1_n_0
    SLICE_X112Y83        FDCE                                         r  u_cop/s3_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=156, routed)         0.901    -0.791    u_cop/clk_100m
    SLICE_X112Y83        FDCE                                         r  u_cop/s3_cnt_reg[3]/C
                         clock pessimism              0.253    -0.538    
    SLICE_X112Y83        FDCE (Hold_fdce_C_D)         0.120    -0.418    u_cop/s3_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 u_cop/s2_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_cop/s2_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100m_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100m_clk_wiz_0 rise@0.000ns - clk_100m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.183ns (50.737%)  route 0.178ns (49.263%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=156, routed)         0.626    -0.557    u_cop/clk_100m
    SLICE_X110Y78        FDCE                                         r  u_cop/s2_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y78        FDCE (Prop_fdce_C_Q)         0.141    -0.416 r  u_cop/s2_cnt_reg[0]/Q
                         net (fo=7, routed)           0.178    -0.238    u_cop/s2_cnt[0]
    SLICE_X110Y78        LUT3 (Prop_lut3_I1_O)        0.042    -0.196 r  u_cop/s2_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.196    u_cop/s2_cnt[1]_i_1_n_0
    SLICE_X110Y78        FDCE                                         r  u_cop/s2_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    u_ip_clk_wiz/u_clk_wiz_0/inst/clk_100m_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  u_ip_clk_wiz/u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=156, routed)         0.896    -0.796    u_cop/clk_100m
    SLICE_X110Y78        FDCE                                         r  u_cop/s2_cnt_reg[1]/C
                         clock pessimism              0.239    -0.557    
    SLICE_X110Y78        FDCE (Hold_fdce_C_D)         0.107    -0.450    u_cop/s2_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.254    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100m_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y17   u_ip_clk_wiz/u_clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X110Y83    u_cop/ad_data_f1_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X110Y83    u_cop/ad_data_f2_reg/C
Min Period        n/a     FDPE/C              n/a            1.000         10.000      9.000      SLICE_X110Y83    u_cop/ad_data_r1_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X111Y79    u_cop/delay_cnt_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X111Y81    u_cop/delay_cnt_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X111Y81    u_cop/delay_cnt_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X111Y79    u_cop/delay_cnt_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X111Y79    u_cop/delay_cnt_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X110Y83    u_cop/ad_data_f1_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X110Y83    u_cop/ad_data_f2_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X110Y83    u_cop/ad_data_r1_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X111Y79    u_cop/delay_cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X111Y79    u_cop/delay_cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X111Y79    u_cop/delay_cnt_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X111Y79    u_cop/delay_cnt_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X106Y80    u_cop/idle2s01_cycle_delay_cnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X106Y80    u_cop/idle2s01_cycle_delay_cnt_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X106Y81    u_cop/idle2s01_cycle_delay_cnt_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X106Y78    u_cop/idle2s01_cycle_delay_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X106Y80    u_cop/idle2s01_cycle_delay_cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X106Y80    u_cop/idle2s01_cycle_delay_cnt_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X106Y81    u_cop/idle2s01_cycle_delay_cnt_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X106Y81    u_cop/idle2s01_cycle_delay_cnt_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X106Y81    u_cop/idle2s01_cycle_delay_cnt_reg[14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X106Y81    u_cop/idle2s01_cycle_delay_cnt_reg[15]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X106Y82    u_cop/idle2s01_cycle_delay_cnt_reg[16]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X106Y82    u_cop/idle2s01_cycle_delay_cnt_reg[17]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X106Y78    u_cop/idle2s01_cycle_delay_cnt_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_25m_clk_wiz_0
  To Clock:  clk_25m_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       38.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25m_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         40.000      38.408     BUFGCTRL_X0Y16   u_ip_clk_wiz/u_clk_wiz_0/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y1  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y1  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         20.000      18.408     BUFGCTRL_X0Y18   u_ip_clk_wiz/u_clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y1  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y1  u_ip_clk_wiz/u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



