$date
	Wed Feb 22 21:32:19 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module pattern_tb $end
$var wire 1 ! detect_tb $end
$var reg 1 " clk_tb $end
$var reg 1 # inbits_tb $end
$var reg 1 $ reset_tb $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1$
0#
0"
x!
$end
#10
0!
1#
1"
#15
0$
#20
0#
#30
1#
#50
0#
#70
1#
#90
0#
#100
1#
#120
0#
#140
1#
#160
0#
#170
1#
#190
0#
#210
1#
#230
0#
#240
1#
#260
0#
#280
1#
#300
0#
#310
1#
#330
0#
#350
1#
#370
0#
#380
1#
#400
0#
#420
1#
#440
0#
#450
1#
#470
0#
#490
1#
#510
0#
#520
1#
#540
0#
#560
1#
#580
0#
#590
1#
#610
0#
#630
1#
#650
0#
#660
1#
#680
0#
#700
1#
#720
0#
#730
1#
#750
0#
#770
1#
#790
0#
#800
1#
#820
0#
#840
1#
#860
0#
#870
1#
#890
0#
#910
1#
#930
0#
#940
1#
#960
0#
#980
1#
#1000
0#
#1010
1#
