{
  "module_name": "wl12xx.h",
  "hash_id": "660e3f0c5cfc254be12512b253c91259c3a0a0b0aa1eddfc41880d5c0ec97347",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/wireless/ti/wl12xx/wl12xx.h",
  "human_readable_source": " \n \n\n#ifndef __WL12XX_PRIV_H__\n#define __WL12XX_PRIV_H__\n\n#include \"conf.h\"\n\n \n#define CHIP_ID_127X_PG10              (0x04030101)\n#define CHIP_ID_127X_PG20              (0x04030111)\n#define CHIP_ID_128X_PG10              (0x05030101)\n#define CHIP_ID_128X_PG20              (0x05030111)\n\n \n#define WL127X_CHIP_VER\t\t6\n \n#define WL127X_IFTYPE_SR_VER\t3\n#define WL127X_MAJOR_SR_VER\t10\n#define WL127X_SUBTYPE_SR_VER\tWLCORE_FW_VER_IGNORE\n#define WL127X_MINOR_SR_VER\t133\n \n#define WL127X_IFTYPE_MR_VER\t5\n#define WL127X_MAJOR_MR_VER\t7\n#define WL127X_SUBTYPE_MR_VER\tWLCORE_FW_VER_IGNORE\n#define WL127X_MINOR_MR_VER\t42\n\n \n#define WL128X_CHIP_VER\t\t7\n \n#define WL128X_IFTYPE_SR_VER\t3\n#define WL128X_MAJOR_SR_VER\t10\n#define WL128X_SUBTYPE_SR_VER\tWLCORE_FW_VER_IGNORE\n#define WL128X_MINOR_SR_VER\t133\n \n#define WL128X_IFTYPE_MR_VER\t5\n#define WL128X_MAJOR_MR_VER\t7\n#define WL128X_SUBTYPE_MR_VER\tWLCORE_FW_VER_IGNORE\n#define WL128X_MINOR_MR_VER\t42\n\n#define WL12XX_AGGR_BUFFER_SIZE\t(4 * PAGE_SIZE)\n\n#define WL12XX_NUM_TX_DESCRIPTORS 16\n#define WL12XX_NUM_RX_DESCRIPTORS 8\n\n#define WL12XX_NUM_MAC_ADDRESSES 2\n\n#define WL12XX_RX_BA_MAX_SESSIONS 3\n\n#define WL12XX_MAX_AP_STATIONS 8\n#define WL12XX_MAX_LINKS 12\n\nstruct wl127x_rx_mem_pool_addr {\n\tu32 addr;\n\tu32 addr_extra;\n};\n\nstruct wl12xx_priv {\n\tstruct wl12xx_priv_conf conf;\n\n\tint ref_clock;\n\tint tcxo_clock;\n\n\tstruct wl127x_rx_mem_pool_addr *rx_mem_addr;\n};\n\n \nenum {\n\tWL12XX_REFCLOCK_19\t= 0,  \n\tWL12XX_REFCLOCK_26\t= 1,  \n\tWL12XX_REFCLOCK_38\t= 2,  \n\tWL12XX_REFCLOCK_52\t= 3,  \n\tWL12XX_REFCLOCK_38_XTAL = 4,  \n\tWL12XX_REFCLOCK_26_XTAL = 5,  \n};\n\n \nenum {\n\tWL12XX_TCXOCLOCK_19_2\t= 0,  \n\tWL12XX_TCXOCLOCK_26\t= 1,  \n\tWL12XX_TCXOCLOCK_38_4\t= 2,  \n\tWL12XX_TCXOCLOCK_52\t= 3,  \n\tWL12XX_TCXOCLOCK_16_368\t= 4,  \n\tWL12XX_TCXOCLOCK_32_736\t= 5,  \n\tWL12XX_TCXOCLOCK_16_8\t= 6,  \n\tWL12XX_TCXOCLOCK_33_6\t= 7,  \n};\n\nstruct wl12xx_clock {\n\tu32\tfreq;\n\tbool\txtal;\n\tu8\thw_idx;\n};\n\nstruct wl12xx_fw_packet_counters {\n\t \n\tu8 tx_released_pkts[NUM_TX_QUEUES];\n\n\t \n\tu8 tx_lnk_free_pkts[WL12XX_MAX_LINKS];\n\n\t \n\tu8 tx_voice_released_blks;\n\n\t \n\tu8 tx_last_rate;\n\n\tu8 padding[2];\n} __packed;\n\n \nstruct wl12xx_fw_status {\n\t__le32 intr;\n\tu8  fw_rx_counter;\n\tu8  drv_rx_counter;\n\tu8  reserved;\n\tu8  tx_results_counter;\n\t__le32 rx_pkt_descs[WL12XX_NUM_RX_DESCRIPTORS];\n\n\t__le32 fw_localtime;\n\n\t \n\t__le32 link_ps_bitmap;\n\n\t \n\t__le32 link_fast_bitmap;\n\n\t \n\t__le32 total_released_blks;\n\n\t \n\t__le32 tx_total;\n\n\tstruct wl12xx_fw_packet_counters counters;\n\n\t__le32 log_start_addr;\n} __packed;\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}