// Seed: 1978781594
`timescale 1ps / 1ps `celldefine `timescale 1ps / 1 ps
module module_0;
  type_0 id_0 (
      .id_0(),
      .id_1(id_1 + 1),
      .id_2(id_1)
  );
  logic id_2;
  defparam id_3.id_4 = 1'b0;
  assign id_1 = id_3;
  logic id_5;
endmodule
