Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1733598 Wed Dec 14 22:35:42 MST 2016
| Date         : Fri Jun 16 09:28:01 2017
| Host         : toshiba running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_control_sets -verbose -file fft_control_sets_placed.rpt
| Design       : fft
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    23 |
| Unused register locations in slices containing registers |    81 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1915 |          625 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             276 |           70 |
| Yes          | No                    | No                     |            1124 |          380 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              36 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
| Clock Signal |     Enable Signal    |                                                      Set/Reset Signal                                                      | Slice Load Count | Bel Load Count |
+--------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  ap_clk      | ap_CS_fsm_state4     |                                                                                                                            |                5 |             10 |
|  ap_clk      | ap_CS_fsm[2]_i_1_n_0 |                                                                                                                            |                4 |             10 |
|  ap_clk      | odd1_reg_1590        |                                                                                                                            |                3 |             10 |
|  ap_clk      |                      | fft_dmul_64ns_64neOg_U8/fft_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[0] |                4 |             11 |
|  ap_clk      |                      | fft_dmul_64ns_64neOg_U5/fft_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[0] |                3 |             11 |
|  ap_clk      |                      | fft_dmul_64ns_64neOg_U6/fft_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[0] |                4 |             11 |
|  ap_clk      |                      | fft_dmul_64ns_64neOg_U7/fft_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[0] |                4 |             11 |
|  ap_clk      | log_reg_1480         | log_reg_148                                                                                                                |                2 |             14 |
|  ap_clk      | ap_CS_fsm_state2     |                                                                                                                            |                5 |             18 |
|  ap_clk      | ap_CS_fsm[2]_i_1_n_0 | odd1_reg_159[31]_i_1_n_0                                                                                                   |                6 |             22 |
|  ap_clk      |                      | ap_rst                                                                                                                     |               11 |             28 |
|  ap_clk      |                      | fft_dmul_64ns_64neOg_U7/fft_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/STATE_DELAY/i_pipe/SR[0]                         |               14 |             51 |
|  ap_clk      |                      | fft_dmul_64ns_64neOg_U6/fft_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/STATE_DELAY/i_pipe/SR[0]                         |                9 |             51 |
|  ap_clk      |                      | fft_dmul_64ns_64neOg_U5/fft_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/STATE_DELAY/i_pipe/SR[0]                         |               11 |             51 |
|  ap_clk      |                      | fft_dmul_64ns_64neOg_U8/fft_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/STATE_DELAY/i_pipe/SR[0]                         |               10 |             51 |
|  ap_clk      | ap_NS_fsm[3]         |                                                                                                                            |               16 |             52 |
|  ap_clk      | reg_2000             |                                                                                                                            |               48 |            128 |
|  ap_clk      | ap_CS_fsm_state14    |                                                                                                                            |               39 |            128 |
|  ap_clk      | ap_CS_fsm_state25    |                                                                                                                            |               53 |            128 |
|  ap_clk      | ap_CS_fsm_state5     |                                                                                                                            |               44 |            128 |
|  ap_clk      | ap_CS_fsm_state20    |                                                                                                                            |               80 |            256 |
|  ap_clk      | ap_CS_fsm_state10    |                                                                                                                            |               83 |            256 |
|  ap_clk      |                      |                                                                                                                            |              634 |           1963 |
+--------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 10     |                     3 |
| 11     |                     4 |
| 14     |                     1 |
| 16+    |                    15 |
+--------+-----------------------+


