module module_0 (
    input [id_1 : id_1] id_2,
    output [id_2 : id_1] id_3,
    input logic id_4
);
  assign id_1[id_3] = id_1;
endmodule
