v 20100214 2
C 40000 40000 0 0 0 title-B.sym
C 26200 55500 1 0 0 connector10-1.sym
{
T 28100 58500 5 10 0 0 0 0 1
device=CONNECTOR_10
T 26300 58700 5 10 1 1 0 0 1
refdes=CONN5
T 26200 55300 5 10 1 0 0 0 1
footprint=CONNECTOR 5 2
}
C 26300 50000 1 0 0 connector10-1.sym
{
T 28200 53000 5 10 0 0 0 0 1
device=CONNECTOR_10
T 26400 53200 5 10 1 1 0 0 1
refdes=CONN6
}
C 43900 52100 1 0 1 connector32-2.sym
{
T 43100 65500 5 10 1 1 0 0 1
refdes=CONN2
T 43500 65450 5 10 0 0 0 6 1
device=CONNECTOR_32
T 43900 52100 5 10 1 0 0 0 1
footprint=HEADER34_2
}
C 35800 51100 1 180 0 connector32-2.sym
{
T 35000 37700 5 10 1 1 180 6 1
refdes=CONN1
T 35400 37750 5 10 0 0 180 0 1
device=CONNECTOR_32
T 35400 37550 5 10 0 0 180 0 1
footprint=SIP32N
}
C 69100 46900 1 0 0 connector32-2.sym
{
T 69900 60300 5 10 1 1 0 6 1
refdes=CONN3
T 69500 60250 5 10 0 0 0 0 1
device=CONNECTOR_32
T 69500 60450 5 10 0 0 0 0 1
footprint=SIP32N
}
C 64600 39400 1 180 0 connector32-2.sym
{
T 63800 26000 5 10 1 1 180 6 1
refdes=CONN4
T 64200 26050 5 10 0 0 180 0 1
device=CONNECTOR_32
T 64200 25850 5 10 0 0 180 0 1
footprint=SIP32N
}
C 50500 63500 1 90 0 capacitor-1.sym
{
T 49800 63700 5 10 0 0 90 0 1
device=CAPACITOR
T 50000 63700 5 10 1 1 90 0 1
refdes=C14
T 49600 63700 5 10 0 0 90 0 1
symversion=0.1
T 50200 63000 5 10 1 0 90 0 1
value=10u
}
C 52800 63500 1 90 0 capacitor-1.sym
{
T 52100 63700 5 10 0 0 90 0 1
device=CAPACITOR
T 52300 63700 5 10 1 1 90 0 1
refdes=C1
T 51900 63700 5 10 0 0 90 0 1
symversion=0.1
T 52800 63500 5 10 1 0 0 0 1
value=10u
}
C 57700 63500 1 90 0 capacitor-1.sym
{
T 57000 63700 5 10 0 0 90 0 1
device=CAPACITOR
T 57200 63700 5 10 1 1 90 0 1
refdes=C5
T 56800 63700 5 10 0 0 90 0 1
symversion=0.1
T 57400 63000 5 10 1 0 90 0 1
value=1u
}
C 52800 34700 1 90 0 capacitor-1.sym
{
T 52100 34900 5 10 0 0 90 0 1
device=CAPACITOR
T 52300 34900 5 10 1 1 90 0 1
refdes=C29
T 51900 34900 5 10 0 0 90 0 1
symversion=0.1
T 52500 34200 5 10 1 0 90 0 1
value=0.1u
}
C 73400 38300 1 90 0 capacitor-1.sym
{
T 72700 38500 5 10 0 0 90 0 1
device=CAPACITOR
T 72900 38500 5 10 1 1 90 0 1
refdes=C19
T 72500 38500 5 10 0 0 90 0 1
symversion=0.1
T 73100 37800 5 10 1 0 90 0 1
value=22p
}
C 76400 38300 1 90 0 capacitor-1.sym
{
T 75700 38500 5 10 0 0 90 0 1
device=CAPACITOR
T 75900 38500 5 10 1 1 90 0 1
refdes=C20
T 75500 38500 5 10 0 0 90 0 1
symversion=0.1
T 76100 37800 5 10 1 0 90 0 1
value=22p
}
C 73400 33300 1 90 0 capacitor-1.sym
{
T 72700 33500 5 10 0 0 90 0 1
device=CAPACITOR
T 72900 33500 5 10 1 1 90 0 1
refdes=C27
T 72500 33500 5 10 0 0 90 0 1
symversion=0.1
}
C 76200 33300 1 90 0 capacitor-1.sym
{
T 75500 33500 5 10 0 0 90 0 1
device=CAPACITOR
T 75700 33500 5 10 1 1 90 0 1
refdes=C26
T 75300 33500 5 10 0 0 90 0 1
symversion=0.1
}
C 33100 29000 1 90 0 capacitor-1.sym
{
T 32400 29200 5 10 0 0 90 0 1
device=CAPACITOR
T 32600 29200 5 10 1 1 90 0 1
refdes=C25
T 32200 29200 5 10 0 0 90 0 1
symversion=0.1
T 32800 28300 5 10 1 0 90 0 1
value=0.1u
}
C 34100 29000 1 90 0 capacitor-1.sym
{
T 33400 29200 5 10 0 0 90 0 1
device=CAPACITOR
T 33600 29200 5 10 1 1 90 0 1
refdes=C10
T 33200 29200 5 10 0 0 90 0 1
symversion=0.1
T 33800 28300 5 10 1 0 90 0 1
value=22u
}
C 45300 29000 1 90 0 capacitor-1.sym
{
T 44600 29200 5 10 0 0 90 0 1
device=CAPACITOR
T 44800 29200 5 10 1 1 90 0 1
refdes=C9
T 44400 29200 5 10 0 0 90 0 1
symversion=0.1
T 45000 28400 5 10 1 0 90 0 1
value=0.1u
}
C 44200 29000 1 90 0 capacitor-1.sym
{
T 43500 29200 5 10 0 0 90 0 1
device=CAPACITOR
T 43700 29200 5 10 1 1 90 0 1
refdes=C12
T 43300 29200 5 10 0 0 90 0 1
symversion=0.1
T 43900 28400 5 10 1 0 90 0 1
value=22u
}
C 28600 58800 1 90 0 resistor-1.sym
{
T 28200 59100 5 10 0 0 90 0 1
device=RESISTOR
T 28300 59000 5 10 1 1 90 0 1
refdes=R36
}
C 28800 58000 1 0 0 resistor-1.sym
{
T 29100 58400 5 10 0 0 0 0 1
device=RESISTOR
T 29000 58300 5 10 1 1 0 0 1
refdes=R34
}
C 28800 56800 1 0 0 resistor-1.sym
{
T 29100 57200 5 10 0 0 0 0 1
device=RESISTOR
T 29000 57100 5 10 1 1 0 0 1
refdes=R35
}
C 30700 53200 1 90 0 resistor-1.sym
{
T 30300 53500 5 10 0 0 90 0 1
device=RESISTOR
T 30400 53400 5 10 1 1 90 0 1
refdes=R44
}
C 30600 52500 1 0 0 resistor-1.sym
{
T 30900 52900 5 10 0 0 0 0 1
device=RESISTOR
T 30800 52800 5 10 1 1 0 0 1
refdes=R45
}
C 30600 51900 1 0 0 resistor-1.sym
{
T 30900 52300 5 10 0 0 0 0 1
device=RESISTOR
T 30800 52200 5 10 1 1 0 0 1
refdes=R46
}
C 30600 51300 1 0 0 resistor-1.sym
{
T 30900 51700 5 10 0 0 0 0 1
device=RESISTOR
T 30800 51600 5 10 1 1 0 0 1
refdes=R47
}
C 30600 50700 1 0 0 resistor-1.sym
{
T 30900 51100 5 10 0 0 0 0 1
device=RESISTOR
T 30800 51000 5 10 1 1 0 0 1
refdes=R48
}
C 30600 50100 1 0 0 resistor-1.sym
{
T 30900 50500 5 10 0 0 0 0 1
device=RESISTOR
T 30800 50400 5 10 1 1 0 0 1
refdes=R49
}
C 44300 59300 1 0 0 resistor-1.sym
{
T 44600 59700 5 10 0 0 0 0 1
device=RESISTOR
T 44500 59600 5 10 1 1 0 0 1
refdes=R39
T 44300 59300 5 10 0 0 0 0 1
footprint=1206
}
C 36600 41700 1 0 0 resistor-1.sym
{
T 36900 42100 5 10 0 0 0 0 1
device=RESISTOR
T 36800 42000 5 10 1 1 0 0 1
refdes=R40
}
C 36600 38500 1 0 0 resistor-1.sym
{
T 36900 38900 5 10 0 0 0 0 1
device=RESISTOR
T 36800 38800 5 10 1 1 0 0 1
refdes=R31
}
C 51100 34400 1 90 0 resistor-1.sym
{
T 50700 34700 5 10 0 0 90 0 1
device=RESISTOR
T 50900 34800 5 10 1 1 90 0 1
refdes=R8
T 50700 34300 5 10 1 0 90 0 1
value=27
}
C 51500 33400 1 90 0 resistor-1.sym
{
T 51100 33700 5 10 0 0 90 0 1
device=RESISTOR
T 51600 33800 5 10 1 1 90 0 1
refdes=R9
T 51800 33500 5 10 1 0 90 0 1
value=27
}
C 66100 53700 1 0 0 resistor-1.sym
{
T 66400 54100 5 10 0 0 0 0 1
device=RESISTOR
T 66300 54000 5 10 1 1 0 0 1
refdes=R32
}
C 67200 54100 1 0 0 resistor-1.sym
{
T 67500 54500 5 10 0 0 0 0 1
device=RESISTOR
T 67400 54400 5 10 1 1 0 0 1
refdes=R42
}
C 66500 32400 1 0 0 resistor-1.sym
{
T 66800 32800 5 10 0 0 0 0 1
device=RESISTOR
T 66700 32700 5 10 1 1 0 0 1
refdes=R41
}
C 31300 29000 1 90 0 resistor-1.sym
{
T 30900 29300 5 10 0 0 90 0 1
device=RESISTOR
T 31000 29200 5 10 1 1 90 0 1
refdes=R37
}
C 36200 30600 1 90 0 resistor-1.sym
{
T 35800 30900 5 10 0 0 90 0 1
device=RESISTOR
T 35900 30800 5 10 1 1 90 0 1
refdes=R38
}
C 38300 30600 1 90 0 resistor-1.sym
{
T 37900 30900 5 10 0 0 90 0 1
device=RESISTOR
T 38000 30800 5 10 1 1 90 0 1
refdes=R6
}
C 39300 30600 1 90 0 resistor-1.sym
{
T 38900 30900 5 10 0 0 90 0 1
device=RESISTOR
T 39000 30800 5 10 1 1 90 0 1
refdes=R7
}
C 40200 30600 1 90 0 resistor-1.sym
{
T 39800 30900 5 10 0 0 90 0 1
device=RESISTOR
T 39900 30800 5 10 1 1 90 0 1
refdes=R14
}
C 41100 30600 1 90 0 resistor-1.sym
{
T 40700 30900 5 10 0 0 90 0 1
device=RESISTOR
T 40800 30800 5 10 1 1 90 0 1
refdes=R15
}
C 42000 30600 1 90 0 resistor-1.sym
{
T 41600 30900 5 10 0 0 90 0 1
device=RESISTOR
T 41700 30800 5 10 1 1 90 0 1
refdes=R16
}
C 43100 30600 1 90 0 resistor-1.sym
{
T 42700 30900 5 10 0 0 90 0 1
device=RESISTOR
T 42800 30800 5 10 1 1 90 0 1
refdes=R17
}
C 46400 29100 1 90 0 resistor-1.sym
{
T 46000 29400 5 10 0 0 90 0 1
device=RESISTOR
T 46100 29300 5 10 1 1 90 0 1
refdes=R43
}
C 35600 53900 1 90 0 resistor-1.sym
{
T 35200 54200 5 10 0 0 90 0 1
device=RESISTOR
T 35300 54100 5 10 1 1 90 0 1
refdes=R10
}
C 37300 53900 1 90 0 capacitor-1.sym
{
T 36600 54100 5 10 0 0 90 0 1
device=CAPACITOR
T 36800 54100 5 10 1 1 90 0 1
refdes=C18
T 36400 54100 5 10 0 0 90 0 1
symversion=0.1
}
N 28500 58800 28500 58400 4
N 28500 58400 27900 58400 4
C 28300 59900 1 0 0 vdd-1.sym
{
T 28300 59900 5 10 1 0 0 0 1
netname=VDDIO1
}
N 28500 59900 28500 59700 4
N 27900 58100 28800 58100 4
{
T 27700 58100 5 10 1 0 0 0 1
netname=TMS
}
N 29900 58700 29900 58100 4
N 29900 58100 29700 58100 4
C 29700 58700 1 0 0 vdd-1.sym
{
T 29700 58700 5 10 1 0 0 0 1
netname=VDDIO1
}
N 28800 56900 27900 56900 4
{
T 27700 56900 5 10 1 0 0 0 1
netname=TDO
}
C 29700 57400 1 0 0 vdd-1.sym
{
T 29700 57400 5 10 1 0 0 0 1
netname=VDDIO1
}
N 29900 57400 29900 56900 4
N 29900 56900 29700 56900 4
C 28500 55100 1 0 0 gnd-1.sym
N 28600 55400 28600 57800 4
N 28600 57800 27900 57800 4
N 27900 57200 28600 57200 4
N 27900 56600 28600 56600 4
N 27900 56000 28600 56000 4
N 28200 57500 27900 57500 4
{
T 27700 57500 5 10 1 0 0 0 1
netname=TCK
}
N 28200 56300 27900 56300 4
{
T 27700 56300 5 10 1 0 0 0 1
netname=TDI
}
N 28200 55700 27900 55700 4
{
T 27700 55700 5 10 1 0 0 0 1
netname=XRES
}
N 28000 52600 30600 52600 4
{
T 28000 52600 5 10 1 0 0 0 1
netname=TR_CLK
}
N 28000 52000 30600 52000 4
{
T 28000 52000 5 10 1 0 0 0 1
netname=TR_DO
}
N 28000 51400 30600 51400 4
{
T 28000 51400 5 10 1 0 0 0 1
netname=TR_D1
}
N 28000 50800 30600 50800 4
{
T 28000 50800 5 10 1 0 0 0 1
netname=TR_D2
}
N 28000 50200 30600 50200 4
{
T 28000 50200 5 10 1 0 0 0 1
netname=TR_D3
}
N 30600 53200 30600 52900 4
N 30600 52900 28000 52900 4
C 30400 54300 1 0 0 vdd-1.sym
{
T 30400 54300 5 10 1 0 0 0 1
netname=VDDIO2
}
N 30600 54100 30600 54300 4
N 32100 52600 31500 52600 4
{
T 32200 52600 5 10 1 0 0 0 1
netname=P2_3
}
N 32100 52000 31500 52000 4
{
T 32200 52000 5 10 1 0 0 0 1
netname=P2_4
}
N 32100 51400 31500 51400 4
{
T 32200 51400 5 10 1 0 0 0 1
netname=P2_5
}
N 32100 50800 31500 50800 4
{
T 32200 50800 5 10 1 0 0 0 1
netname=P2_6
}
N 32100 50200 31500 50200 4
{
T 32200 50200 5 10 1 0 0 0 1
netname=P2_7
}
N 28000 52300 29300 52300 4
N 29300 52300 29300 49800 4
N 28000 51700 29300 51700 4
N 28000 51100 29300 51100 4
N 28000 50500 29300 50500 4
C 29200 49500 1 0 0 gnd-1.sym
C 35400 53300 1 0 0 gnd-1.sym
N 35500 53900 35500 53600 4
N 37100 53900 37100 53600 4
C 37000 53300 1 0 0 gnd-1.sym
N 35500 55100 37400 55100 4
{
T 37100 55200 5 10 1 0 0 0 1
netname=P15_5
}
N 37100 54800 37100 55100 4
N 35500 55100 35500 54800 4
N 44300 59400 43800 59400 4
N 45200 59400 45900 59400 4
{
T 45200 59400 5 10 1 0 0 0 1
netname=VDDIO2
}
C 46400 51800 1 0 0 gnd-1.sym
N 43800 64200 45600 64200 4
{
T 43800 64200 5 10 1 0 0 0 1
netname=P6_1
}
N 43800 63800 45600 63800 4
{
T 43800 63800 5 10 1 0 0 0 1
netname=P6_0
}
N 43800 63400 45600 63400 4
{
T 43800 63400 5 10 1 0 0 0 1
netname=P6_3
}
N 43800 63000 45600 63000 4
{
T 43800 63000 5 10 1 0 0 0 1
netname=P6_2
}
N 43800 62600 45600 62600 4
{
T 43800 62600 5 10 1 0 0 0 1
netname=P15_5
}
N 43800 62200 45600 62200 4
{
T 43800 62200 5 10 1 0 0 0 1
netname=P15_4
}
N 43800 61000 45600 61000 4
{
T 43800 61000 5 10 1 0 0 0 1
netname=P2_1
}
N 43800 60600 45600 60600 4
{
T 43800 60600 5 10 1 0 0 0 1
netname=P2_0
}
N 43800 60200 45600 60200 4
{
T 43800 60200 5 10 1 0 0 0 1
netname=P2_3
}
N 43800 59800 45600 59800 4
{
T 43800 59800 5 10 1 0 0 0 1
netname=P2_2
}
N 43800 58600 45600 58600 4
{
T 43800 58600 5 10 1 0 0 0 1
netname=P2_5
}
N 43800 58200 45600 58200 4
{
T 43800 58200 5 10 1 0 0 0 1
netname=P2_4
}
N 43800 57800 45600 57800 4
{
T 43800 57800 5 10 1 0 0 0 1
netname=P2_7
}
N 43800 57400 45600 57400 4
{
T 43800 57400 5 10 1 0 0 0 1
netname=P2_6
}
N 43800 56200 45600 56200 4
{
T 43800 56200 5 10 1 0 0 0 1
netname=P12_5
}
N 43800 55800 45600 55800 4
{
T 43800 55800 5 10 1 0 0 0 1
netname=P12_4
}
N 43800 54600 45600 54600 4
{
T 43800 54600 5 10 1 0 0 0 1
netname=P6_5
}
N 43800 54200 45600 54200 4
{
T 43800 54200 5 10 1 0 0 0 1
netname=P6_4
}
N 43800 53800 45600 53800 4
{
T 43800 53800 5 10 1 0 0 0 1
netname=P6_7
}
N 43800 53400 45600 53400 4
{
T 43800 53400 5 10 1 0 0 0 1
netname=P6_6
}
N 43800 65000 46500 65000 4
N 46500 65000 46500 52100 4
N 43800 53000 46500 53000 4
N 43800 52600 46500 52600 4
N 36600 41800 35700 41800 4
N 36600 38600 35700 38600 4
N 35700 38200 38300 38200 4
N 35700 39000 37500 39000 4
{
T 35700 39000 5 10 1 0 0 0 1
netname=V5_0
}
N 35700 39400 38300 39400 4
N 35700 39800 37500 39800 4
{
T 35700 39800 5 10 1 0 0 0 1
netname=VBAT
}
N 35700 40200 37500 40200 4
{
T 35700 40200 5 10 1 0 0 0 1
netname=DM
}
N 35700 40600 37500 40600 4
{
T 35700 40600 5 10 1 0 0 0 1
netname=V3_3
}
N 35700 41000 37500 41000 4
{
T 35700 41000 5 10 1 0 0 0 1
netname=DP
}
N 35700 42200 37500 42200 4
{
T 35700 42200 5 10 1 0 0 0 1
netname=P5_6
}
N 35700 42600 37500 42600 4
{
T 35700 42600 5 10 1 0 0 0 1
netname=P5_7
}
N 35700 43000 37500 43000 4
{
T 35700 43000 5 10 1 0 0 0 1
netname=P5_4
}
N 35700 43400 37500 43400 4
{
T 35700 43400 5 10 1 0 0 0 1
netname=P5_5
}
N 35700 43800 37500 43800 4
{
T 35700 43800 5 10 1 0 0 0 1
netname=P12_6
}
N 35700 44200 37500 44200 4
{
T 35700 44200 5 10 1 0 0 0 1
netname=P12_7
}
N 35700 44600 37500 44600 4
{
T 35700 44600 5 10 1 0 0 0 1
netname=P1_6
}
N 35700 45000 37500 45000 4
{
T 35700 45000 5 10 1 0 0 0 1
netname=P1_7
}
N 35700 45400 37500 45400 4
{
T 35700 45400 5 10 1 0 0 0 1
netname=TDI
}
N 35700 45800 37500 45800 4
{
T 35700 45800 5 10 1 0 0 0 1
netname=P1_5
}
N 35700 46200 38300 46200 4
{
T 35700 46200 5 10 1 0 0 0 1
netname=HW_RESET
}
N 35700 46600 37500 46600 4
{
T 35700 46600 5 10 1 0 0 0 1
netname=TDO
}
N 35700 47000 37500 47000 4
{
T 35700 47000 5 10 1 0 0 0 1
netname=TCK
}
N 35700 47400 37500 47400 4
{
T 35700 47400 5 10 1 0 0 0 1
netname=P1_2
}
N 35700 47800 37500 47800 4
{
T 35700 47800 5 10 1 0 0 0 1
netname=TMS
}
N 35700 48200 37500 48200 4
{
T 35700 48200 5 10 1 0 0 0 1
netname=P5_3
}
N 35700 48600 37500 48600 4
{
T 35700 48600 5 10 1 0 0 0 1
netname=P5_2
}
N 35700 49000 37500 49000 4
{
T 35700 49000 5 10 1 0 0 0 1
netname=P5_1
}
N 35700 49400 37500 49400 4
{
T 35700 49400 5 10 1 0 0 0 1
netname=P5_0
}
N 35700 49800 37500 49800 4
{
T 35700 49800 5 10 1 0 0 0 1
netname=XRES
}
N 35700 50200 38300 50200 4
N 35700 50600 38300 50600 4
N 38300 50600 38300 37700 4
C 38200 37400 1 0 0 gnd-1.sym
N 37500 38600 38000 38600 4
C 37800 38800 1 0 0 vdd-1.sym
{
T 37800 38800 5 10 1 0 0 0 1
netname=VDDD
}
N 38000 38800 38000 38600 4
C 31000 30900 1 0 0 vdd-1.sym
{
T 31000 30900 5 10 1 0 0 0 1
netname=VBAT
}
C 36700 30000 1 0 0 zener-1.sym
{
T 37100 30600 5 10 0 0 0 0 1
device=ZENER_DIODE
T 37000 30500 5 10 1 1 0 0 1
refdes=Z1
}
N 31200 30900 31200 29900 4
C 31100 28300 1 0 0 gnd-1.sym
N 31200 29000 31200 28600 4
C 32800 28300 1 0 0 gnd-1.sym
N 31200 30200 34600 30200 4
N 32900 30200 32900 29900 4
N 32900 29000 32900 28600 4
N 33900 29900 33900 30200 4
C 33800 28300 1 0 0 gnd-1.sym
N 33900 29000 33900 28600 4
C 34600 30100 1 0 0 inductor-1.sym
{
T 34800 30600 5 10 0 0 0 0 1
device=INDUCTOR
T 34800 30400 5 10 1 1 0 0 1
refdes=L1
T 34800 30800 5 10 0 0 0 0 1
symversion=0.1
T 34600 29900 5 10 1 0 0 0 1
value=22u
}
N 35500 30200 36700 30200 4
N 36100 30200 36100 30600 4
N 37600 30200 46300 30200 4
{
T 45700 30300 5 10 1 0 0 0 1
netname=V_BOOST
}
N 41000 30200 41000 30600 4
N 40100 30600 40100 30200 4
N 39200 30600 39200 30200 4
N 38200 30600 38200 30200 4
N 41900 30600 41900 30200 4
N 43000 30600 43000 30200 4
N 44000 30200 44000 29900 4
N 45100 29900 45100 30200 4
N 46300 30000 46300 30200 4
C 43900 28300 1 0 0 gnd-1.sym
C 45000 28300 1 0 0 gnd-1.sym
C 46200 28300 1 0 0 gnd-1.sym
N 44000 29000 44000 28600 4
N 45100 29000 45100 28600 4
N 46300 29100 46300 28600 4
N 36100 32500 36100 31500 4
{
T 36000 31600 5 10 1 0 90 0 1
netname=IND
}
N 38200 32500 38200 31500 4
N 39200 32500 39200 31500 4
N 40100 32500 40100 31500 4
N 41000 32500 41000 31500 4
N 41900 32500 41900 31500 4
N 43000 32500 43000 31500 4
C 38000 32500 1 0 0 vdd-1.sym
{
T 38000 31800 5 10 1 0 90 0 1
netname=VDDD
}
C 39000 32500 1 0 0 vdd-1.sym
{
T 39000 31800 5 10 1 0 90 0 1
netname=VDDA
}
C 39900 32500 1 0 0 vdd-1.sym
{
T 39900 31800 5 10 1 0 90 0 1
netname=VDDIO0
}
C 40800 32500 1 0 0 vdd-1.sym
{
T 40800 31800 5 10 1 0 90 0 1
netname=VDDIO1
}
C 41700 32500 1 0 0 vdd-1.sym
{
T 41700 31800 5 10 1 0 90 0 1
netname=VDDIO2
}
C 42800 32500 1 0 0 vdd-1.sym
{
T 42800 31800 5 10 1 0 90 0 1
netname=VDDIO3
}
C 50100 64900 1 0 0 vdd-1.sym
{
T 50100 64900 5 10 1 0 0 0 1
netname=VDDA
}
C 52400 64900 1 0 0 vdd-1.sym
{
T 52400 64900 5 10 1 0 0 0 1
netname=VDDD
}
C 50200 62700 1 0 0 gnd-1.sym
C 52500 62700 1 0 0 gnd-1.sym
N 50300 64900 50300 64400 4
N 50300 63500 50300 63000 4
N 52600 64900 52600 64400 4
N 52600 63500 52600 63000 4
C 57300 64900 1 0 0 vdd-1.sym
{
T 56800 65300 5 10 1 0 0 0 1
netname=VDDIO0
}
C 57400 62800 1 0 0 gnd-1.sym
N 57500 64900 57500 64400 4
N 57500 63500 57500 63100 4
C 58900 63500 1 90 0 capacitor-1.sym
{
T 58200 63700 5 10 0 0 90 0 1
device=CAPACITOR
T 58400 63700 5 10 1 1 90 0 1
refdes=C6
T 58000 63700 5 10 0 0 90 0 1
symversion=0.1
T 58600 63000 5 10 1 0 90 0 1
value=1u
}
C 58500 64900 1 0 0 vdd-1.sym
{
T 58100 64900 5 10 1 0 0 0 1
netname=VDDIO1
}
C 58600 62800 1 0 0 gnd-1.sym
N 58700 64900 58700 64400 4
N 58700 63500 58700 63100 4
C 59900 63500 1 90 0 capacitor-1.sym
{
T 59200 63700 5 10 0 0 90 0 1
device=CAPACITOR
T 59400 63700 5 10 1 1 90 0 1
refdes=C7
T 59000 63700 5 10 0 0 90 0 1
symversion=0.1
T 59600 63000 5 10 1 0 90 0 1
value=1u
}
C 59500 64900 1 0 0 vdd-1.sym
{
T 59000 65300 5 10 1 0 0 0 1
netname=VDDIO2
}
C 59600 62800 1 0 0 gnd-1.sym
N 59700 64900 59700 64400 4
N 59700 63500 59700 63100 4
C 61100 63500 1 90 0 capacitor-1.sym
{
T 60400 63700 5 10 0 0 90 0 1
device=CAPACITOR
T 60600 63700 5 10 1 1 90 0 1
refdes=C28
T 60200 63700 5 10 0 0 90 0 1
symversion=0.1
T 60800 63000 5 10 1 0 90 0 1
value=1u
}
C 60700 64900 1 0 0 vdd-1.sym
{
T 60300 64900 5 10 1 0 0 0 1
netname=VDDIO3
}
C 60800 62800 1 0 0 gnd-1.sym
N 60900 64900 60900 64400 4
N 60900 63500 60900 63100 4
C 62400 63500 1 90 0 capacitor-1.sym
{
T 61700 63700 5 10 0 0 90 0 1
device=CAPACITOR
T 61900 63700 5 10 1 1 90 0 1
refdes=C4
T 61500 63700 5 10 0 0 90 0 1
symversion=0.1
T 62100 63000 5 10 1 0 90 0 1
value=1u
}
C 62000 64900 1 0 0 vdd-1.sym
{
T 61600 65300 5 10 1 0 0 0 1
netname=VDDA
}
C 62100 62800 1 0 0 gnd-1.sym
N 62200 64900 62200 64400 4
N 62200 63500 62200 63100 4
C 63600 63500 1 90 0 capacitor-1.sym
{
T 62900 63700 5 10 0 0 90 0 1
device=CAPACITOR
T 63100 63700 5 10 1 1 90 0 1
refdes=C17
T 62700 63700 5 10 0 0 90 0 1
symversion=0.1
T 63300 63000 5 10 1 0 90 0 1
value=1u
}
C 63200 64900 1 0 0 vdd-1.sym
{
T 62900 64900 5 10 1 0 0 0 1
netname=VDDA
}
C 63300 62800 1 0 0 gnd-1.sym
N 63400 64900 63400 64400 4
N 63400 63500 63400 63100 4
C 64600 63500 1 90 0 capacitor-1.sym
{
T 63900 63700 5 10 0 0 90 0 1
device=CAPACITOR
T 64100 63700 5 10 1 1 90 0 1
refdes=C2
T 63700 63700 5 10 0 0 90 0 1
symversion=0.1
T 64300 63000 5 10 1 0 90 0 1
value=1u
}
C 64200 64900 1 0 0 vdd-1.sym
{
T 63800 65300 5 10 1 0 0 0 1
netname=VDDD
}
C 64300 62800 1 0 0 gnd-1.sym
N 64400 64900 64400 64400 4
N 64400 63500 64400 63100 4
C 65800 63500 1 90 0 capacitor-1.sym
{
T 65100 63700 5 10 0 0 90 0 1
device=CAPACITOR
T 65300 63700 5 10 1 1 90 0 1
refdes=C3
T 64900 63700 5 10 0 0 90 0 1
symversion=0.1
T 65500 63000 5 10 1 0 90 0 1
value=1u
}
C 65400 64900 1 0 0 vdd-1.sym
{
T 65000 64900 5 10 1 0 0 0 1
netname=VDDD
}
C 65500 62800 1 0 0 gnd-1.sym
N 65600 64900 65600 64400 4
N 65600 63500 65600 63100 4
C 66800 63500 1 90 0 capacitor-1.sym
{
T 66100 63700 5 10 0 0 90 0 1
device=CAPACITOR
T 66300 63700 5 10 1 1 90 0 1
refdes=C15
T 65900 63700 5 10 0 0 90 0 1
symversion=0.1
T 66500 63000 5 10 1 0 90 0 1
value=1u
}
C 66400 64900 1 0 0 vdd-1.sym
{
T 66000 65300 5 10 1 0 0 0 1
netname=VDDD
}
C 66500 62800 1 0 0 gnd-1.sym
N 66600 64900 66600 64400 4
N 66600 63500 66600 63100 4
C 68000 63500 1 90 0 capacitor-1.sym
{
T 67300 63700 5 10 0 0 90 0 1
device=CAPACITOR
T 67500 63700 5 10 1 1 90 0 1
refdes=C16
T 67100 63700 5 10 0 0 90 0 1
symversion=0.1
T 67700 63000 5 10 1 0 90 0 1
value=1u
}
C 67600 64900 1 0 0 vdd-1.sym
{
T 67200 64900 5 10 1 0 0 0 1
netname=VDDD
}
C 67700 62800 1 0 0 gnd-1.sym
N 67800 64900 67800 64400 4
N 67800 63500 67800 63100 4
N 68100 54200 69200 54200 4
N 67000 53800 69200 53800 4
N 63900 59800 69200 59800 4
N 63900 59400 69200 59400 4
N 69200 59000 67400 59000 4
{
T 66000 59000 5 10 1 0 0 0 1
netname=P12_2
}
N 69200 58600 67400 58600 4
{
T 66000 58600 5 10 1 0 0 0 1
netname=P12_3
}
N 69200 57400 67400 57400 4
{
T 66100 57400 5 10 1 0 0 0 1
netname=P4_0
}
N 69200 57000 67400 57000 4
{
T 66100 57000 5 10 1 0 0 0 1
netname=P4_1
}
N 69200 55800 67400 55800 4
{
T 66100 55800 5 10 1 0 0 0 1
netname=P0_0
}
N 69200 55400 67400 55400 4
{
T 66100 55400 5 10 1 0 0 0 1
netname=P0_1
}
N 69200 55000 67400 55000 4
{
T 66100 55000 5 10 1 0 0 0 1
netname=P0_2
}
N 69200 54600 67400 54600 4
{
T 66100 54600 5 10 1 0 0 0 1
netname=P0_3
}
N 67400 53400 69200 53400 4
{
T 66100 53400 5 10 1 0 0 0 1
netname=P0_4
}
N 69200 53000 67400 53000 4
{
T 66100 53000 5 10 1 0 0 0 1
netname=P0_5
}
N 69200 52600 67400 52600 4
{
T 66100 52600 5 10 1 0 0 0 1
netname=P0_6
}
N 69200 52200 67400 52200 4
{
T 66100 52200 5 10 1 0 0 0 1
netname=P0_7
}
N 69200 50200 67400 50200 4
{
T 66100 50200 5 10 1 0 0 0 1
netname=P4_2
}
N 69200 49800 67400 49800 4
{
T 66100 49800 5 10 1 0 0 0 1
netname=P4_3
}
N 69200 49400 67400 49400 4
{
T 66100 49400 5 10 1 0 0 0 1
netname=P4_4
}
N 69200 49000 67400 49000 4
{
T 66100 49000 5 10 1 0 0 0 1
netname=P4_5
}
N 69200 48600 67400 48600 4
{
T 66100 48600 5 10 1 0 0 0 1
netname=P4_6
}
N 69200 48200 67400 48200 4
{
T 66100 48200 5 10 1 0 0 0 1
netname=P4_7
}
N 63900 47800 69200 47800 4
C 65300 54700 1 0 0 vdd-1.sym
{
T 64700 54700 5 10 1 0 0 0 1
netname=VDDA
}
N 66100 53800 65300 53800 4
{
T 64500 53900 5 10 1 0 0 0 1
netname=VDDIO0
}
N 65500 54700 65500 54200 4
N 65500 54200 67200 54200 4
N 63900 47000 63900 59800 4
C 63800 46700 1 0 0 gnd-1.sym
C 74300 32300 1 0 0 crystal-1.sym
{
T 74500 32800 5 10 0 0 0 0 1
device=CRYSTAL
T 74500 32600 5 10 1 1 0 0 1
refdes=Y2
T 74500 33000 5 10 0 0 0 0 1
symversion=0.1
}
N 73200 39200 73200 39600 4
N 73200 39600 76200 39600 4
N 76200 39600 76200 39200 4
N 73200 38300 73200 36200 4
N 72700 36200 74200 36200 4
{
T 71700 36300 5 10 1 0 0 0 1
netname=P15_3
}
N 74200 36200 74200 36400 4
N 75000 36200 75000 36400 4
N 74900 36200 76700 36200 4
{
T 76400 36300 5 10 1 0 0 0 1
netname=P15_2
}
N 76200 36200 76200 38300 4
C 74500 35800 1 0 0 gnd-1.sym
N 74600 36400 74600 36100 4
C 74400 40000 1 0 0 vdd-1.sym
N 74600 40000 74600 39600 4
N 73200 33300 73200 32400 4
N 72700 32400 74300 32400 4
{
T 71700 32500 5 10 1 0 0 0 1
netname=P14_0
}
N 75000 32400 76500 32400 4
{
T 76100 32500 5 10 1 0 0 0 1
netname=P15_1
}
N 76000 32400 76000 33300 4
N 73200 34200 73200 34700 4
N 73200 34700 76000 34700 4
N 76000 34700 76000 34200 4
C 74500 34000 1 0 0 gnd-1.sym
N 74600 34300 74600 34700 4
C 75400 36400 1 90 0 connector3-2.sym
{
T 73700 37100 5 10 1 1 90 6 1
refdes=Y1
T 73750 36700 5 10 0 0 90 0 1
device=CONNECTOR_3
T 73550 36700 5 10 0 0 90 0 1
footprint=SIP3N
}
C 69300 25500 1 0 0 gnd-1.sym
N 64500 27300 65900 27300 4
{
T 64500 27300 5 10 1 0 0 0 1
netname=NC7
}
N 64500 27700 65900 27700 4
{
T 64500 27700 5 10 1 0 0 0 1
netname=NC8
}
N 64500 28100 65900 28100 4
{
T 64500 28100 5 10 1 0 0 0 1
netname=NC5
}
N 64500 28500 65900 28500 4
{
T 64500 28500 5 10 1 0 0 0 1
netname=NC6
}
N 64500 28900 65900 28900 4
{
T 64500 28900 5 10 1 0 0 0 1
netname=NC3
}
N 64500 29300 65900 29300 4
{
T 64500 29300 5 10 1 0 0 0 1
netname=NC4
}
N 64500 30500 65900 30500 4
{
T 64500 30500 5 10 1 0 0 0 1
netname=P12_0
}
N 64500 30900 65900 30900 4
{
T 64500 30900 5 10 1 0 0 0 1
netname=P12_1
}
N 64500 31300 65900 31300 4
{
T 64500 31300 5 10 1 0 0 0 1
netname=P3_6
}
N 64500 31700 65900 31700 4
{
T 64500 31700 5 10 1 0 0 0 1
netname=P3_7
}
N 64500 32500 66500 32500 4
N 64500 32900 65900 32900 4
{
T 64500 32900 5 10 1 0 0 0 1
netname=P3_4
}
N 64500 33300 65900 33300 4
{
T 64500 33300 5 10 1 0 0 0 1
netname=P3_5
}
N 64500 33700 65900 33700 4
{
T 64500 33700 5 10 1 0 0 0 1
netname=P3_2
}
N 64500 34100 65900 34100 4
{
T 64500 34100 5 10 1 0 0 0 1
netname=P3_3
}
N 64500 34500 65900 34500 4
{
T 64500 34500 5 10 1 0 0 0 1
netname=P3_0
}
N 64500 34900 65900 34900 4
{
T 64500 34900 5 10 1 0 0 0 1
netname=P3_1
}
N 64500 37700 65900 37700 4
{
T 64500 37700 5 10 1 0 0 0 1
netname=NC1
}
N 64500 38100 65900 38100 4
{
T 64500 38100 5 10 1 0 0 0 1
netname=NC2
}
N 64500 38500 69400 38500 4
N 64500 38900 69400 38900 4
N 67400 32500 68100 32500 4
{
T 67400 32500 5 10 1 0 0 0 1
netname=VDDIO3
}
N 69400 25800 69400 38900 4
N 64500 26500 69400 26500 4
C 44800 36600 1 0 0 PSoCv2.sym
{
T 59200 47500 5 10 1 1 0 6 1
refdes=U1
T 52000 42400 5 10 0 0 0 0 1
device=PsoC
T 52000 42600 5 10 0 0 0 0 1
footprint=100TQFP-PSOC
}
N 44900 47000 43600 47000 4
{
T 43600 47000 5 10 1 1 0 0 1
netname=P2_5
}
N 44900 46600 43600 46600 4
{
T 43600 46600 5 10 1 1 0 0 1
netname=P2_6
}
N 44900 46200 43600 46200 4
{
T 43600 46200 5 10 1 1 0 0 1
netname=P2_7
}
N 44900 45800 43600 45800 4
{
T 43600 45800 5 10 1 1 0 0 1
netname=P12_4
}
N 44900 45400 43600 45400 4
{
T 43600 45400 5 10 1 1 0 0 1
netname=P12_5
}
N 44900 45000 43600 45000 4
{
T 43600 45000 5 10 1 1 0 0 1
netname=P6_4
}
N 44900 44600 43600 44600 4
{
T 43600 44600 5 10 1 1 0 0 1
netname=P6_5
}
N 44900 44200 43600 44200 4
{
T 43600 44200 5 10 1 1 0 0 1
netname=P6_6
}
N 44900 43800 43600 43800 4
{
T 43600 43800 5 10 1 1 0 0 1
netname=P6_7
}
N 44900 43400 43600 43400 4
{
T 43600 43400 5 10 1 1 0 0 1
netname=VSSB
}
N 44900 43000 43600 43000 4
{
T 43600 43000 5 10 1 1 0 0 1
netname=IND
}
N 44900 42600 43600 42600 4
{
T 43600 42600 5 10 1 1 0 0 1
netname=V_BOOST
}
N 44900 42200 43600 42200 4
{
T 43600 42200 5 10 1 1 0 0 1
netname=VBAT
}
N 44900 41800 43600 41800 4
N 44900 41400 43600 41400 4
{
T 43600 41400 5 10 1 1 0 0 1
netname=XRES
}
N 44900 41000 43600 41000 4
{
T 43600 41000 5 10 1 1 0 0 1
netname=P5_0
}
N 44900 40600 43600 40600 4
{
T 43600 40600 5 10 1 1 0 0 1
netname=P5_1
}
N 44900 40200 43600 40200 4
{
T 43600 40200 5 10 1 1 0 0 1
netname=P5_2
}
N 44900 39800 43600 39800 4
{
T 43600 39800 5 10 1 1 0 0 1
netname=P5_3
}
N 44900 39400 43600 39400 4
{
T 43600 39400 5 10 1 1 0 0 1
netname=P1_0
}
N 44900 39000 43600 39000 4
{
T 43600 39000 5 10 1 1 0 0 1
netname=P1_1
}
N 44900 38600 43600 38600 4
{
T 43600 38600 5 10 1 1 0 0 1
netname=P1_2
}
N 44900 38200 43600 38200 4
{
T 43600 38200 5 10 1 1 0 0 1
netname=P1_3
}
N 44900 37800 43600 37800 4
{
T 43600 37800 5 10 1 1 0 0 1
netname=P1_4
}
N 44900 37400 43600 37400 4
{
T 43600 37400 5 10 1 1 0 0 1
netname=P1_5
}
N 38000 41800 37500 41800 4
{
T 37400 41800 5 10 1 0 0 0 1
netname=VDDIO1
}
N 47800 35700 47800 36700 4
{
T 47800 35700 5 10 1 1 90 0 1
netname=P1_6
}
N 48200 35700 48200 36700 4
{
T 48200 35700 5 10 1 1 90 0 1
netname=P1_7
}
N 48600 35700 48600 36700 4
{
T 48600 35700 5 10 1 1 90 0 1
netname=P12_6
}
N 49000 36700 49000 35700 4
{
T 49000 35700 5 10 1 1 90 0 1
netname=P12_7
}
N 49400 35700 49400 36700 4
{
T 49400 35700 5 10 1 1 90 0 1
netname=P5_4
}
N 49800 35700 49800 36700 4
{
T 49800 35700 5 10 1 1 90 0 1
netname=P5_5
}
N 50200 36700 50200 35700 4
{
T 50200 35700 5 10 1 1 90 0 1
netname=P5_6
}
N 50600 35700 50600 36700 4
{
T 50600 35700 5 10 1 1 90 0 1
netname=P5_7
}
N 51000 35300 51000 36700 4
{
T 51000 35700 5 10 1 1 90 0 1
netname=P15_6
}
N 51400 34300 51400 36700 4
{
T 51400 35700 5 10 1 1 90 0 1
netname=P15_7
}
N 51800 36700 51800 35700 4
{
T 51800 35700 5 10 1 1 90 0 1
netname=VDDD
}
N 51000 32600 51000 34400 4
{
T 51000 32700 5 10 1 1 90 0 1
netname=DP
}
N 51400 33400 51400 32600 4
{
T 51400 32700 5 10 1 1 90 0 1
netname=DM
}
C 52100 35400 1 0 0 gnd-1.sym
N 52200 35700 52200 36700 4
C 52500 34200 1 0 0 gnd-1.sym
N 52600 34700 52600 34500 4
N 52600 35600 52600 36700 4
N 53000 36700 53000 35700 4
{
T 53000 35700 5 10 1 1 90 0 1
netname=NC1
}
N 53400 36700 53400 35700 4
{
T 53400 35700 5 10 1 1 90 0 1
netname=NC2
}
N 53800 36700 53800 35700 4
{
T 53800 35700 5 10 1 1 90 0 1
netname=P15_0
}
N 54200 36700 54200 35700 4
{
T 54200 35700 5 10 1 1 90 0 1
netname=P15_1
}
N 54600 36700 54600 35700 4
{
T 54600 35700 5 10 1 1 90 0 1
netname=P3_0
}
N 55000 36700 55000 35700 4
{
T 55000 35700 5 10 1 1 90 0 1
netname=P3_1
}
N 55400 36700 55400 35700 4
{
T 55400 35700 5 10 1 1 90 0 1
netname=P3_2
}
N 55800 36700 55800 35700 4
{
T 55800 35700 5 10 1 1 90 0 1
netname=P3_3
}
N 56200 36700 56200 35700 4
{
T 56200 35700 5 10 1 1 90 0 1
netname=P3_4
}
N 56600 36700 56600 35700 4
{
T 56600 35700 5 10 1 1 90 0 1
netname=P3_5
}
N 57000 36700 57000 35700 4
{
T 57000 35700 5 10 1 1 90 0 1
netname=VDDIO3
}
C 56900 34300 1 0 0 gnd-1.sym
N 57000 34800 57000 34600 4
C 57200 34800 1 90 0 capacitor-1.sym
{
T 56500 35000 5 10 0 0 90 0 1
device=CAPACITOR
T 56700 35000 5 10 1 1 90 0 1
refdes=C22
T 56300 35000 5 10 0 0 90 0 1
symversion=0.1
T 56900 34300 5 10 1 0 90 0 1
value=0.1u
}
N 59500 37400 61000 37400 4
N 59500 37800 60400 37800 4
{
T 59500 37800 5 10 1 1 0 0 1
netname=P0_3
}
N 59500 38200 60400 38200 4
{
T 59500 38200 5 10 1 1 0 0 1
netname=P0_2
}
N 59500 38600 60400 38600 4
{
T 59500 38600 5 10 1 1 0 0 1
netname=P0_1
}
N 59500 39000 60400 39000 4
{
T 59500 39000 5 10 1 1 0 0 1
netname=P0_0
}
N 59500 39400 60400 39400 4
{
T 59500 39400 5 10 1 1 0 0 1
netname=P4_1
}
N 59500 39800 60400 39800 4
{
T 59500 39800 5 10 1 1 0 0 1
netname=P4_0
}
N 59500 40200 60400 40200 4
{
T 59500 40200 5 10 1 1 0 0 1
netname=P12_3
}
N 59500 40600 60400 40600 4
{
T 59500 40600 5 10 1 1 0 0 1
netname=P12_2
}
N 59500 41000 61300 41000 4
N 59500 41400 60800 41400 4
{
T 59500 41400 5 10 1 1 0 0 1
netname=VDDA
}
N 59500 41800 61300 41800 4
N 59500 42200 62000 42200 4
{
T 59500 42200 5 10 1 1 0 0 1
netname=VCCA
}
N 59500 42600 60400 42600 4
{
T 59500 42600 5 10 1 1 0 0 1
netname=NC8
}
N 59500 43000 60400 43000 4
{
T 59500 43000 5 10 1 1 0 0 1
netname=NC7
}
N 59500 43400 60400 43400 4
{
T 59500 43400 5 10 1 1 0 0 1
netname=NC6
}
N 59500 43800 60400 43800 4
{
T 59500 43800 5 10 1 1 0 0 1
netname=NC5
}
N 59500 44200 60400 44200 4
{
T 59500 44200 5 10 1 1 0 0 1
netname=NC4
}
N 59500 44600 60400 44600 4
{
T 59500 44600 5 10 1 1 0 0 1
netname=NC3
}
N 59500 45000 60400 45000 4
{
T 59500 45000 5 10 1 1 0 0 1
netname=P15_3
}
N 59500 45400 60400 45400 4
{
T 59500 45400 5 10 1 1 0 0 1
netname=P15_2
}
N 59500 45800 60400 45800 4
{
T 59500 45800 5 10 1 1 0 0 1
netname=P12_1
}
N 59500 46200 60400 46200 4
{
T 59500 46200 5 10 1 1 0 0 1
netname=P12_0
}
N 59500 46600 60400 46600 4
{
T 59500 46600 5 10 1 1 0 0 1
netname=P3_7
}
N 59500 47000 60400 47000 4
{
T 59500 47000 5 10 1 1 0 0 1
netname=P3_6
}
N 47400 47700 47400 48500 4
{
T 47300 47900 5 10 1 1 90 0 1
netname=P0_4
}
N 47800 47700 47800 48500 4
{
T 47800 47900 5 10 1 1 90 0 1
netname=P0_5
}
N 48200 47700 48200 48500 4
{
T 48200 47900 5 10 1 1 90 0 1
netname=P0_6
}
N 48600 47700 48600 48500 4
{
T 48600 47900 5 10 1 1 90 0 1
netname=P0_7
}
N 49000 47700 49000 48500 4
{
T 49000 47900 5 10 1 1 90 0 1
netname=P4_2
}
N 49400 47700 49400 48500 4
{
T 49400 47900 5 10 1 1 90 0 1
netname=P4_3
}
N 49800 47700 49800 48500 4
{
T 49800 47900 5 10 1 1 90 0 1
netname=P4_4
}
N 50200 47700 50200 48500 4
{
T 50200 47900 5 10 1 1 90 0 1
netname=P4_5
}
N 50600 47700 50600 48500 4
{
T 50600 47900 5 10 1 1 90 0 1
netname=P4_6
}
N 51000 47700 51000 48500 4
{
T 51000 47900 5 10 1 1 90 0 1
netname=P4_7
}
N 52200 47700 52200 48900 4
{
T 52200 47900 5 10 1 1 90 0 1
netname=VDDD
}
N 52600 47700 52600 48500 4
{
T 52600 47900 5 10 1 1 90 0 1
netname=P6_0
}
N 53000 47700 53000 48500 4
{
T 53000 47900 5 10 1 1 90 0 1
netname=P6_1
}
N 53400 47700 53400 48500 4
{
T 53400 47900 5 10 1 1 90 0 1
netname=P6_2
}
N 53800 47700 53800 48500 4
{
T 53800 47900 5 10 1 1 90 0 1
netname=P6_3
}
N 54200 47700 54200 48500 4
{
T 54200 47900 5 10 1 1 90 0 1
netname=P15_4
}
N 54600 47700 54600 48500 4
{
T 54600 47900 5 10 1 1 90 0 1
netname=P15_5
}
N 55000 47700 55000 48500 4
{
T 55000 47900 5 10 1 1 90 0 1
netname=P2_0
}
N 55400 47700 55400 48500 4
{
T 55400 47900 5 10 1 1 90 0 1
netname=P2_1
}
N 55800 47700 55800 48500 4
{
T 55800 47900 5 10 1 1 90 0 1
netname=P2_2
}
N 56200 47700 56200 48500 4
{
T 56200 47900 5 10 1 1 90 0 1
netname=P2_3
}
N 57000 47700 57000 50500 4
{
T 57000 47900 5 10 1 1 90 0 1
netname=VDDIO2
}
N 56600 47700 56600 48500 4
{
T 56600 47900 5 10 1 1 90 0 1
netname=P2_4
}
C 61200 39900 1 0 0 gnd-1.sym
N 61300 40200 61300 41800 4
C 62200 40600 1 90 0 capacitor-1.sym
{
T 61500 40800 5 10 0 0 90 0 1
device=CAPACITOR
T 61700 40800 5 10 1 1 90 0 1
refdes=C8
T 61300 40800 5 10 0 0 90 0 1
symversion=0.1
T 62300 40700 5 10 1 0 90 0 1
value=1u
}
N 62000 42200 62000 41500 4
N 62000 40600 62000 40500 4
N 61300 40500 62000 40500 4
C 60600 41400 1 0 0 vcc-1.sym
C 61200 36400 1 90 0 capacitor-1.sym
{
T 60500 36600 5 10 0 0 90 0 1
device=CAPACITOR
T 60700 36600 5 10 1 1 90 0 1
refdes=C23
T 60300 36600 5 10 0 0 90 0 1
symversion=0.1
T 61300 36500 5 10 1 0 90 0 1
value=0.1u
}
C 60800 37800 1 0 0 vcc-1.sym
C 60900 35700 1 0 0 gnd-1.sym
N 61000 37300 61000 37800 4
{
T 61300 37500 5 10 1 1 90 0 1
netname=VDDIO1
}
N 61000 36400 61000 36000 4
C 51700 49600 1 0 0 capacitor-1.sym
{
T 51900 50300 5 10 0 0 0 0 1
device=CAPACITOR
T 51900 50100 5 10 1 1 0 0 1
refdes=C11
T 51900 50500 5 10 0 0 0 0 1
symversion=0.1
T 51700 49600 5 10 1 1 0 0 1
value=1u
}
C 52800 48900 1 0 0 gnd-1.sym
C 52000 48900 1 0 0 vcc-1.sym
N 51700 49800 51400 49800 4
N 51400 49800 51400 47700 4
N 52900 49200 52900 49800 4
N 52600 49800 52900 49800 4
N 51800 47700 51800 49500 4
N 51800 49500 52900 49500 4
C 57800 48500 1 0 0 gnd-1.sym
C 58100 49300 1 90 0 capacitor-1.sym
{
T 57400 49500 5 10 0 0 90 0 1
device=CAPACITOR
T 57600 49500 5 10 1 1 90 0 1
refdes=C11
T 57200 49500 5 10 0 0 90 0 1
symversion=0.1
T 58100 49300 5 10 1 1 90 0 1
value=0.1u
}
N 57900 49300 57900 48800 4
N 57000 50400 57900 50400 4
N 57900 50400 57900 50200 4
C 56800 50500 1 0 0 vcc-1.sym
