Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Sun Jan 14 18:31:13 2018
| Host         : DESKTOP-RH7QLJL running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_TopModule1_0_0'

1. Summary
----------

SUCCESS in the update of design_1_TopModule1_0_0 (xilinx.com:user:TopModule1:1.0 (Rev. 1)) to current project options.






Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Sun Jan 14 15:30:23 2018
| Host         : DESKTOP-RH7QLJL running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_TopModule_0_0'

1. Summary
----------

SUCCESS in the update of design_1_TopModule_0_0 (xilinx.com:user:TopModule:1.0 (Rev. 2)) to current project options.






Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Sun Jan 14 12:44:03 2018
| Host         : DESKTOP-RH7QLJL running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_TopModule_0_0'

1. Summary
----------

SUCCESS in the update of design_1_TopModule_0_0 (xilinx.com:user:TopModule:1.0 (Rev. 2)) to current project options.

