INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Dec 17 01:04:54 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : jacobi_1d_imper
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             9.133ns  (required time - arrival time)
  Source:                 buffer24/dataReg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.350ns period=14.700ns})
  Destination:            buffer24/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.350ns period=14.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.700ns  (clk rise@14.700ns - clk rise@0.000ns)
  Data Path Delay:        5.314ns  (logic 1.181ns (22.224%)  route 4.133ns (77.776%))
  Logic Levels:           13  (CARRY4=2 LUT3=1 LUT4=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 15.183 - 14.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=593, unset)          0.508     0.508    buffer24/clk
                         FDRE                                         r  buffer24/dataReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 r  buffer24/dataReg_reg[1]/Q
                         net (fo=7, unplaced)         0.423     1.157    buffer24/control/outs_reg[7][1]
                         LUT3 (Prop_lut3_I0_O)        0.119     1.276 r  buffer24/control/B_loadAddr[1]_INST_0_i_1/O
                         net (fo=6, unplaced)         0.409     1.685    buffer24/control/dataReg_reg[1]
                         LUT6 (Prop_lut6_I3_O)        0.043     1.728 r  buffer24/control/outs[4]_i_2/O
                         net (fo=5, unplaced)         0.272     2.000    buffer24/control/outs[4]_i_2_n_0
                         LUT6 (Prop_lut6_I2_O)        0.043     2.043 r  buffer24/control/outs[6]_i_2/O
                         net (fo=5, unplaced)         0.272     2.315    buffer24/control/outs[6]_i_2_n_0
                         LUT6 (Prop_lut6_I5_O)        0.043     2.358 r  buffer24/control/result0_carry_i_1__0/O
                         net (fo=1, unplaced)         0.248     2.606    cmpi1/DI[2]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.187     2.793 r  cmpi1/result0_carry/CO[3]
                         net (fo=1, unplaced)         0.007     2.800    cmpi1/result0_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.135     2.935 f  cmpi1/result0_carry__0/CO[0]
                         net (fo=38, unplaced)        0.247     3.182    buffer46/fifo/CO[0]
                         LUT6 (Prop_lut6_I3_O)        0.127     3.309 r  buffer46/fifo/transmitValue_i_4__5/O
                         net (fo=1, unplaced)         0.244     3.553    buffer41/fifo/transmitValue_i_2__22
                         LUT4 (Prop_lut4_I1_O)        0.043     3.596 r  buffer41/fifo/transmitValue_i_3__9/O
                         net (fo=2, unplaced)         0.255     3.851    buffer21/transmitValue_reg
                         LUT4 (Prop_lut4_I3_O)        0.043     3.894 f  buffer21/transmitValue_i_2__22/O
                         net (fo=5, unplaced)         0.272     4.166    fork25/control/generateBlocks[2].regblock/transmitValue_i_8_0
                         LUT5 (Prop_lut5_I3_O)        0.043     4.209 r  fork25/control/generateBlocks[2].regblock/transmitValue_i_12/O
                         net (fo=1, unplaced)         0.705     4.914    fork25/control/generateBlocks[2].regblock/transmitValue_i_12_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     4.957 r  fork25/control/generateBlocks[2].regblock/transmitValue_i_8/O
                         net (fo=2, unplaced)         0.255     5.212    fork25/control/generateBlocks[1].regblock/transmitValue_reg_7
                         LUT6 (Prop_lut6_I5_O)        0.043     5.255 r  fork25/control/generateBlocks[1].regblock/fullReg_i_2/O
                         net (fo=3, unplaced)         0.240     5.495    fork19/control/generateBlocks[0].regblock/dataReg_reg[7]
                         LUT6 (Prop_lut6_I3_O)        0.043     5.538 r  fork19/control/generateBlocks[0].regblock/dataReg[7]_i_1/O
                         net (fo=8, unplaced)         0.284     5.822    buffer24/E[0]
                         FDRE                                         r  buffer24/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       14.700    14.700 r  
                                                      0.000    14.700 r  clk (IN)
                         net (fo=593, unset)          0.483    15.183    buffer24/clk
                         FDRE                                         r  buffer24/dataReg_reg[0]/C
                         clock pessimism              0.000    15.183    
                         clock uncertainty           -0.035    15.147    
                         FDRE (Setup_fdre_C_CE)      -0.192    14.955    buffer24/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.955    
                         arrival time                          -5.822    
  -------------------------------------------------------------------
                         slack                                  9.133    




