{
  "module_name": "mv_64xx.h",
  "hash_id": "f066995022d353c81b57a19ade1030b9ea9f487311d3b9df0346f7e358dc82bd",
  "original_prompt": "Ingested from linux-6.6.14/drivers/scsi/mvsas/mv_64xx.h",
  "human_readable_source": " \n \n\n#ifndef _MVS64XX_REG_H_\n#define _MVS64XX_REG_H_\n\n#include <linux/types.h>\n\n#define MAX_LINK_RATE\t\tSAS_LINK_RATE_3_0_GBPS\n\n \nenum hw_registers {\n\tMVS_GBL_CTL\t\t= 0x04,   \n\tMVS_GBL_INT_STAT\t= 0x08,   \n\tMVS_GBL_PI\t\t= 0x0C,   \n\n\tMVS_PHY_CTL\t\t= 0x40,   \n\tMVS_PORTS_IMP\t\t= 0x9C,   \n\n\tMVS_GBL_PORT_TYPE\t= 0xa0,   \n\n\tMVS_CTL\t\t\t= 0x100,  \n\tMVS_PCS\t\t\t= 0x104,  \n\tMVS_CMD_LIST_LO\t\t= 0x108,  \n\tMVS_CMD_LIST_HI\t\t= 0x10C,\n\tMVS_RX_FIS_LO\t\t= 0x110,  \n\tMVS_RX_FIS_HI\t\t= 0x114,\n\n\tMVS_TX_CFG\t\t= 0x120,  \n\tMVS_TX_LO\t\t= 0x124,  \n\tMVS_TX_HI\t\t= 0x128,\n\n\tMVS_TX_PROD_IDX\t\t= 0x12C,  \n\tMVS_TX_CONS_IDX\t\t= 0x130,  \n\tMVS_RX_CFG\t\t= 0x134,  \n\tMVS_RX_LO\t\t= 0x138,  \n\tMVS_RX_HI\t\t= 0x13C,\n\tMVS_RX_CONS_IDX\t\t= 0x140,  \n\n\tMVS_INT_COAL\t\t= 0x148,  \n\tMVS_INT_COAL_TMOUT\t= 0x14C,  \n\tMVS_INT_STAT\t\t= 0x150,  \n\tMVS_INT_MASK\t\t= 0x154,  \n\tMVS_INT_STAT_SRS_0\t= 0x158,  \n\tMVS_INT_MASK_SRS_0\t= 0x15C,\n\n\t\t\t\t\t  \n\tMVS_P0_INT_STAT\t\t= 0x160,  \n\tMVS_P0_INT_MASK\t\t= 0x164,  \n\t\t\t\t\t  \n\tMVS_P4_INT_STAT\t\t= 0x200,  \n\tMVS_P4_INT_MASK\t\t= 0x204,  \n\n\t\t\t\t\t  \n\tMVS_P0_SER_CTLSTAT\t= 0x180,  \n\t\t\t\t\t  \n\tMVS_P4_SER_CTLSTAT\t= 0x220,  \n\n\tMVS_CMD_ADDR\t\t= 0x1B8,  \n\tMVS_CMD_DATA\t\t= 0x1BC,  \n\n\t\t\t\t\t  \n\tMVS_P0_CFG_ADDR\t\t= 0x1C0,  \n\tMVS_P0_CFG_DATA\t\t= 0x1C4,  \n\t\t\t\t\t  \n\tMVS_P4_CFG_ADDR\t\t= 0x230,  \n\tMVS_P4_CFG_DATA\t\t= 0x234,  \n\n\t\t\t\t\t  \n\tMVS_P0_VSR_ADDR\t\t= 0x1E0,  \n\tMVS_P0_VSR_DATA\t\t= 0x1E4,  \n\t\t\t\t\t  \n\tMVS_P4_VSR_ADDR\t\t= 0x250,  \n\tMVS_P4_VSR_DATA\t\t= 0x254,  \n};\n\nenum pci_cfg_registers {\n\tPCR_PHY_CTL\t\t= 0x40,\n\tPCR_PHY_CTL2\t\t= 0x90,\n\tPCR_DEV_CTRL\t\t= 0xE8,\n\tPCR_LINK_STAT\t\t= 0xF2,\n};\n\n \nenum sas_sata_vsp_regs {\n\tVSR_PHY_STAT\t\t= 0x00,  \n\tVSR_PHY_MODE1\t\t= 0x01,  \n\tVSR_PHY_MODE2\t\t= 0x02,  \n\tVSR_PHY_MODE3\t\t= 0x03,  \n\tVSR_PHY_MODE4\t\t= 0x04,  \n\tVSR_PHY_MODE5\t\t= 0x05,  \n\tVSR_PHY_MODE6\t\t= 0x06,  \n\tVSR_PHY_MODE7\t\t= 0x07,  \n\tVSR_PHY_MODE8\t\t= 0x08,  \n\tVSR_PHY_MODE9\t\t= 0x09,  \n\tVSR_PHY_MODE10\t\t= 0x0A,  \n\tVSR_PHY_MODE11\t\t= 0x0B,  \n\tVSR_PHY_VS0\t\t= 0x0C,  \n\tVSR_PHY_VS1\t\t= 0x0D,  \n};\n\nenum chip_register_bits {\n\tPHY_MIN_SPP_PHYS_LINK_RATE_MASK = (0xF << 8),\n\tPHY_MAX_SPP_PHYS_LINK_RATE_MASK = (0xF << 12),\n\tPHY_NEG_SPP_PHYS_LINK_RATE_MASK_OFFSET = (16),\n\tPHY_NEG_SPP_PHYS_LINK_RATE_MASK =\n\t\t\t(0xF << PHY_NEG_SPP_PHYS_LINK_RATE_MASK_OFFSET),\n};\n\n#define MAX_SG_ENTRY\t\t64\n\nstruct mvs_prd {\n\t__le64\t\t\taddr;\t\t \n\t__le32\t\t\treserved;\n\t__le32\t\t\tlen;\t\t \n};\n\n#define SPI_CTRL_REG\t\t\t\t0xc0\n#define SPI_CTRL_VENDOR_ENABLE\t\t(1U<<29)\n#define SPI_CTRL_SPIRDY         \t\t(1U<<22)\n#define SPI_CTRL_SPISTART\t\t\t(1U<<20)\n\n#define SPI_CMD_REG\t\t0xc4\n#define SPI_DATA_REG\t\t0xc8\n\n#define SPI_CTRL_REG_64XX\t\t0x10\n#define SPI_CMD_REG_64XX\t\t0x14\n#define SPI_DATA_REG_64XX\t\t0x18\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}