

================================================================
== Vivado HLS Report for 'connectedComponents'
================================================================
* Date:           Sun Apr 23 06:44:37 2023

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        sample
* Solution:       solution1
* Product family: aartix7
* Target device:  xa7a12tcsg325-1q


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.630|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+--------+--------+----------+-----------+-----------+------+----------+
        |                 |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1         |  263168|  263168|       514|          -|          -|   512|    no    |
        | + Loop 1.1      |     512|     512|         1|          -|          -|   512|    no    |
        |- Loop 2         |       ?|       ?|         ?|          -|          -|   512|    no    |
        | + Loop 2.1      |       ?|       ?|         ?|          -|          -|   512|    no    |
        |  ++ Loop 2.1.1  |       ?|       ?|         2|          -|          -|     ?|    no    |
        |  ++ Loop 2.1.2  |       ?|       ?|         2|          -|          -|     ?|    no    |
        |- Loop 3         |       ?|       ?|         ?|          -|          -|   512|    no    |
        | + Loop 3.1      |       ?|       ?|         ?|          -|          -|   512|    no    |
        |  ++ Loop 3.1.1  |       ?|       ?|         2|          -|          -|     ?|    no    |
        +-----------------+--------+--------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond5)
	4  / (exitcond5)
3 --> 
	3  / (!exitcond4)
	2  / (exitcond4)
4 --> 
	5  / (!exitcond3)
	15  / (exitcond3)
5 --> 
	6  / (!exitcond2)
	4  / (exitcond2)
6 --> 
	7  / (sureForeground_load)
	14  / (!sureForeground_load)
7 --> 
	8  / (!tmp_149)
	14  / (tmp_149)
8 --> 
	14  / (!or_cond7) | (or_cond6)
	9  / (!or_cond6 & or_cond7)
9 --> 
	10  / true
10 --> 
	9  / (!tmp_160)
	11  / (tmp_160)
11 --> 
	12  / true
12 --> 
	11  / (!tmp_162)
	13  / (tmp_162 & !tmp_163)
	14  / (tmp_162 & tmp_163)
13 --> 
	14  / true
14 --> 
	5  / true
15 --> 
	16  / (!exitcond1)
16 --> 
	17  / (!exitcond)
	15  / (exitcond)
17 --> 
	18  / (sureForeground_load_1)
	20  / (!sureForeground_load_1)
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	19  / (sureForeground_load_1 & !tmp_157)
	16  / (tmp_157) | (!sureForeground_load_1)

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 21 [1/1] (3.25ns)   --->   "%equivLabels_parent = alloca [262144 x i32], align 4" [segmentation.cpp:374]   --->   Operation 21 'alloca' 'equivLabels_parent' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 262144> <RAM>
ST_1 : Operation 22 [1/1] (3.25ns)   --->   "%equivLabels_child = alloca [262144 x i32], align 4" [segmentation.cpp:374]   --->   Operation 22 'alloca' 'equivLabels_child' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 262144> <RAM>
ST_1 : Operation 23 [1/1] (1.66ns)   --->   "br label %.loopexit" [segmentation.cpp:376]   --->   Operation 23 'br' <Predicate = true> <Delay = 1.66>

State 2 <SV = 1> <Delay = 2.12>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%i = phi i10 [ 0, %0 ], [ %i_15, %.loopexit.loopexit ]"   --->   Operation 24 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%i_cast8 = zext i10 %i to i32" [segmentation.cpp:376]   --->   Operation 25 'zext' 'i_cast8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.70ns)   --->   "%exitcond5 = icmp eq i10 %i, -512" [segmentation.cpp:376]   --->   Operation 26 'icmp' 'exitcond5' <Predicate = true> <Delay = 1.70> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512)"   --->   Operation 27 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (2.12ns)   --->   "%i_15 = add i10 %i, 1" [segmentation.cpp:376]   --->   Operation 28 'add' 'i_15' <Predicate = true> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "br i1 %exitcond5, label %.preheader12.preheader, label %.preheader13.preheader" [segmentation.cpp:376]   --->   Operation 29 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp = call i19 @_ssdm_op_BitConcatenate.i19.i10.i9(i10 %i, i9 0)" [segmentation.cpp:376]   --->   Operation 30 'bitconcatenate' 'tmp' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_175_cast = zext i19 %tmp to i20" [segmentation.cpp:377]   --->   Operation 31 'zext' 'tmp_175_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.66ns)   --->   "br label %.preheader13" [segmentation.cpp:377]   --->   Operation 32 'br' <Predicate = (!exitcond5)> <Delay = 1.66>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%label = alloca i32"   --->   Operation 33 'alloca' 'label' <Predicate = (exitcond5)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.66ns)   --->   "store i32 1, i32* %label"   --->   Operation 34 'store' <Predicate = (exitcond5)> <Delay = 1.66>
ST_2 : Operation 35 [1/1] (1.66ns)   --->   "br label %.preheader12" [segmentation.cpp:385]   --->   Operation 35 'br' <Predicate = (exitcond5)> <Delay = 1.66>

State 3 <SV = 2> <Delay = 5.50>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%j = phi i10 [ %j_13, %1 ], [ 0, %.preheader13.preheader ]"   --->   Operation 36 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (1.70ns)   --->   "%exitcond4 = icmp eq i10 %j, -512" [segmentation.cpp:377]   --->   Operation 37 'icmp' 'exitcond4' <Predicate = true> <Delay = 1.70> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%empty_62 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512)"   --->   Operation 38 'speclooptripcount' 'empty_62' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (2.12ns)   --->   "%j_13 = add i10 %j, 1" [segmentation.cpp:377]   --->   Operation 39 'add' 'j_13' <Predicate = true> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %.loopexit.loopexit, label %1" [segmentation.cpp:377]   --->   Operation 40 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_142_cast = zext i10 %j to i20" [segmentation.cpp:378]   --->   Operation 41 'zext' 'tmp_142_cast' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (2.25ns)   --->   "%tmp_158 = add i20 %tmp_175_cast, %tmp_142_cast" [segmentation.cpp:378]   --->   Operation 42 'add' 'tmp_158' <Predicate = (!exitcond4)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_180_cast = zext i20 %tmp_158 to i64" [segmentation.cpp:378]   --->   Operation 43 'zext' 'tmp_180_cast' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%equivLabels_parent_a = getelementptr [262144 x i32]* %equivLabels_parent, i64 0, i64 %tmp_180_cast" [segmentation.cpp:378]   --->   Operation 44 'getelementptr' 'equivLabels_parent_a' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%equivLabels_child_ad = getelementptr [262144 x i32]* %equivLabels_child, i64 0, i64 %tmp_180_cast" [segmentation.cpp:379]   --->   Operation 45 'getelementptr' 'equivLabels_child_ad' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (3.25ns)   --->   "store i32 %i_cast8, i32* %equivLabels_parent_a, align 8" [segmentation.cpp:378]   --->   Operation 46 'store' <Predicate = (!exitcond4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 262144> <RAM>
ST_3 : Operation 47 [1/1] (3.25ns)   --->   "store i32 0, i32* %equivLabels_child_ad, align 4" [segmentation.cpp:379]   --->   Operation 47 'store' <Predicate = (!exitcond4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 262144> <RAM>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "br label %.preheader13" [segmentation.cpp:377]   --->   Operation 48 'br' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 49 'br' <Predicate = (exitcond4)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 2.12>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%i1 = phi i10 [ 0, %.preheader12.preheader ], [ %i_16, %.preheader12.loopexit ]"   --->   Operation 50 'phi' 'i1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (1.70ns)   --->   "%exitcond3 = icmp eq i10 %i1, -512" [segmentation.cpp:385]   --->   Operation 51 'icmp' 'exitcond3' <Predicate = true> <Delay = 1.70> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%empty_63 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512)"   --->   Operation 52 'speclooptripcount' 'empty_63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (2.12ns)   --->   "%i_16 = add i10 %i1, 1" [segmentation.cpp:385]   --->   Operation 53 'add' 'i_16' <Predicate = true> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %.preheader8.preheader, label %.preheader11.preheader" [segmentation.cpp:385]   --->   Operation 54 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_153 = call i19 @_ssdm_op_BitConcatenate.i19.i10.i9(i10 %i1, i9 0)" [segmentation.cpp:385]   --->   Operation 55 'bitconcatenate' 'tmp_153' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_177_cast = zext i19 %tmp_153 to i20" [segmentation.cpp:390]   --->   Operation 56 'zext' 'tmp_177_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (1.70ns)   --->   "%tmp_s = icmp ne i10 %i1, 0" [segmentation.cpp:390]   --->   Operation 57 'icmp' 'tmp_s' <Predicate = (!exitcond3)> <Delay = 1.70> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (2.12ns)   --->   "%tmp_141 = add i10 %i1, -1" [segmentation.cpp:390]   --->   Operation 58 'add' 'tmp_141' <Predicate = (!exitcond3)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_156 = call i19 @_ssdm_op_BitConcatenate.i19.i10.i9(i10 %tmp_141, i9 0)" [segmentation.cpp:390]   --->   Operation 59 'bitconcatenate' 'tmp_156' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_179_cast = sext i19 %tmp_156 to i20" [segmentation.cpp:386]   --->   Operation 60 'sext' 'tmp_179_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (1.66ns)   --->   "br label %.preheader11" [segmentation.cpp:386]   --->   Operation 61 'br' <Predicate = (!exitcond3)> <Delay = 1.66>
ST_4 : Operation 62 [1/1] (1.66ns)   --->   "br label %.preheader8" [segmentation.cpp:430]   --->   Operation 62 'br' <Predicate = (exitcond3)> <Delay = 1.66>

State 5 <SV = 3> <Delay = 5.50>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%j2 = phi i10 [ 0, %.preheader11.preheader ], [ %j_15, %.preheader11.backedge ]"   --->   Operation 63 'phi' 'j2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (1.70ns)   --->   "%exitcond2 = icmp eq i10 %j2, -512" [segmentation.cpp:386]   --->   Operation 64 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.70> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%empty_64 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512)"   --->   Operation 65 'speclooptripcount' 'empty_64' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (2.12ns)   --->   "%j_15 = add i10 %j2, 1" [segmentation.cpp:386]   --->   Operation 66 'add' 'j_15' <Predicate = true> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %.preheader12.loopexit, label %2" [segmentation.cpp:386]   --->   Operation 67 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_143_cast = zext i10 %j2 to i20" [segmentation.cpp:390]   --->   Operation 68 'zext' 'tmp_143_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (2.25ns)   --->   "%tmp_161 = add i20 %tmp_179_cast, %tmp_143_cast" [segmentation.cpp:390]   --->   Operation 69 'add' 'tmp_161' <Predicate = (!exitcond2 & tmp_s)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_183_cast = sext i20 %tmp_161 to i64" [segmentation.cpp:390]   --->   Operation 70 'sext' 'tmp_183_cast' <Predicate = (!exitcond2 & tmp_s)> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%markersGen_addr_1 = getelementptr [262144 x i8]* @markersGen, i64 0, i64 %tmp_183_cast" [segmentation.cpp:390]   --->   Operation 71 'getelementptr' 'markersGen_addr_1' <Predicate = (!exitcond2 & tmp_s)> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (2.25ns)   --->   "%tmp_167 = add i20 %tmp_177_cast, %tmp_143_cast" [segmentation.cpp:392]   --->   Operation 72 'add' 'tmp_167' <Predicate = (!exitcond2)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_184_cast = zext i20 %tmp_167 to i64" [segmentation.cpp:392]   --->   Operation 73 'zext' 'tmp_184_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%markersGen_addr_2 = getelementptr [262144 x i8]* @markersGen, i64 0, i64 %tmp_184_cast" [segmentation.cpp:392]   --->   Operation 74 'getelementptr' 'markersGen_addr_2' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%sureForeground_addr = getelementptr [262144 x i1]* @sureForeground, i64 0, i64 %tmp_184_cast" [segmentation.cpp:388]   --->   Operation 75 'getelementptr' 'sureForeground_addr' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_5 : Operation 76 [2/2] (3.25ns)   --->   "%sureForeground_load = load i1* %sureForeground_addr, align 1" [segmentation.cpp:388]   --->   Operation 76 'load' 'sureForeground_load' <Predicate = (!exitcond2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 262144> <RAM>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "br label %.preheader12"   --->   Operation 77 'br' <Predicate = (exitcond2)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 7.63>
ST_6 : Operation 78 [1/2] (3.25ns)   --->   "%sureForeground_load = load i1* %sureForeground_addr, align 1" [segmentation.cpp:388]   --->   Operation 78 'load' 'sureForeground_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 262144> <RAM>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "br i1 %sureForeground_load, label %_ifconv, label %.preheader11.backedge" [segmentation.cpp:388]   --->   Operation 79 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (1.70ns)   --->   "%tmp_145 = icmp ne i10 %j2, 0" [segmentation.cpp:389]   --->   Operation 80 'icmp' 'tmp_145' <Predicate = (sureForeground_load)> <Delay = 1.70> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 81 [1/1] (2.12ns)   --->   "%tmp_146 = add i10 %j2, -1" [segmentation.cpp:389]   --->   Operation 81 'add' 'tmp_146' <Predicate = (sureForeground_load)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_147_cast = sext i10 %tmp_146 to i20" [segmentation.cpp:389]   --->   Operation 82 'sext' 'tmp_147_cast' <Predicate = (sureForeground_load)> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (2.25ns)   --->   "%tmp_168 = add i20 %tmp_147_cast, %tmp_177_cast" [segmentation.cpp:389]   --->   Operation 83 'add' 'tmp_168' <Predicate = (sureForeground_load)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_185_cast = zext i20 %tmp_168 to i64" [segmentation.cpp:389]   --->   Operation 84 'zext' 'tmp_185_cast' <Predicate = (sureForeground_load)> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%markersGen_addr = getelementptr [262144 x i8]* @markersGen, i64 0, i64 %tmp_185_cast" [segmentation.cpp:389]   --->   Operation 85 'getelementptr' 'markersGen_addr' <Predicate = (sureForeground_load)> <Delay = 0.00>
ST_6 : Operation 86 [2/2] (3.25ns)   --->   "%markersGen_load = load i8* %markersGen_addr, align 1" [segmentation.cpp:389]   --->   Operation 86 'load' 'markersGen_load' <Predicate = (sureForeground_load)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 262144> <RAM>
ST_6 : Operation 87 [2/2] (3.25ns)   --->   "%markersGen_load_1 = load i8* %markersGen_addr_1, align 1" [segmentation.cpp:390]   --->   Operation 87 'load' 'markersGen_load_1' <Predicate = (sureForeground_load & tmp_s)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 262144> <RAM>

State 7 <SV = 5> <Delay = 6.10>
ST_7 : Operation 88 [1/2] (3.25ns)   --->   "%markersGen_load = load i8* %markersGen_addr, align 1" [segmentation.cpp:389]   --->   Operation 88 'load' 'markersGen_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 262144> <RAM>
ST_7 : Operation 89 [1/1] (1.37ns)   --->   "%rootLeft_3 = select i1 %tmp_145, i8 %markersGen_load, i8 0" [segmentation.cpp:389]   --->   Operation 89 'select' 'rootLeft_3' <Predicate = true> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%rootLeft_3_cast = zext i8 %rootLeft_3 to i32" [segmentation.cpp:389]   --->   Operation 90 'zext' 'rootLeft_3_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 91 [1/2] (3.25ns)   --->   "%markersGen_load_1 = load i8* %markersGen_addr_1, align 1" [segmentation.cpp:390]   --->   Operation 91 'load' 'markersGen_load_1' <Predicate = (tmp_s)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 262144> <RAM>
ST_7 : Operation 92 [1/1] (1.37ns)   --->   "%rootAbove_3 = select i1 %tmp_s, i8 %markersGen_load_1, i8 0" [segmentation.cpp:390]   --->   Operation 92 'select' 'rootAbove_3' <Predicate = true> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%rootAbove_3_cast = zext i8 %rootAbove_3 to i32" [segmentation.cpp:390]   --->   Operation 93 'zext' 'rootAbove_3_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node tmp_149)   --->   "%tmp_148 = or i8 %rootAbove_3, %rootLeft_3" [segmentation.cpp:391]   --->   Operation 94 'or' 'tmp_148' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 95 [1/1] (1.47ns) (out node of the LUT)   --->   "%tmp_149 = icmp eq i8 %tmp_148, 0" [segmentation.cpp:391]   --->   Operation 95 'icmp' 'tmp_149' <Predicate = true> <Delay = 1.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "br i1 %tmp_149, label %3, label %4" [segmentation.cpp:391]   --->   Operation 96 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%label_load = load i32* %label" [segmentation.cpp:394]   --->   Operation 97 'load' 'label_load' <Predicate = (tmp_149)> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_170 = trunc i32 %label_load to i8" [segmentation.cpp:392]   --->   Operation 98 'trunc' 'tmp_170' <Predicate = (tmp_149)> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (3.25ns)   --->   "store i8 %tmp_170, i8* %markersGen_addr_2, align 1" [segmentation.cpp:392]   --->   Operation 99 'store' <Predicate = (tmp_149)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 262144> <RAM>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_171 = trunc i32 %label_load to i20" [segmentation.cpp:393]   --->   Operation 100 'trunc' 'tmp_171' <Predicate = (tmp_149)> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (2.28ns)   --->   "%tmp_172 = add i20 %tmp_171, %tmp_177_cast" [segmentation.cpp:393]   --->   Operation 101 'add' 'tmp_172' <Predicate = (tmp_149)> <Delay = 2.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_187_cast = sext i20 %tmp_172 to i64" [segmentation.cpp:393]   --->   Operation 102 'sext' 'tmp_187_cast' <Predicate = (tmp_149)> <Delay = 0.00>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%equivLabels_parent_a_1 = getelementptr [262144 x i32]* %equivLabels_parent, i64 0, i64 %tmp_187_cast" [segmentation.cpp:393]   --->   Operation 103 'getelementptr' 'equivLabels_parent_a_1' <Predicate = (tmp_149)> <Delay = 0.00>
ST_7 : Operation 104 [1/1] (3.25ns)   --->   "store i32 %label_load, i32* %equivLabels_parent_a_1, align 8" [segmentation.cpp:393]   --->   Operation 104 'store' <Predicate = (tmp_149)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 262144> <RAM>
ST_7 : Operation 105 [1/1] (2.70ns)   --->   "%label_1 = add nsw i32 1, %label_load" [segmentation.cpp:394]   --->   Operation 105 'add' 'label_1' <Predicate = (tmp_149)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 106 [1/1] (1.66ns)   --->   "store i32 %label_1, i32* %label" [segmentation.cpp:394]   --->   Operation 106 'store' <Predicate = (tmp_149)> <Delay = 1.66>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "br label %.preheader11.backedge" [segmentation.cpp:395]   --->   Operation 107 'br' <Predicate = (tmp_149)> <Delay = 0.00>

State 8 <SV = 6> <Delay = 4.12>
ST_8 : Operation 108 [1/1] (1.47ns)   --->   "%tmp_154 = icmp ne i8 %rootLeft_3, 0" [segmentation.cpp:396]   --->   Operation 108 'icmp' 'tmp_154' <Predicate = true> <Delay = 1.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 109 [1/1] (1.47ns)   --->   "%tmp_155 = icmp eq i8 %rootAbove_3, 0" [segmentation.cpp:396]   --->   Operation 109 'icmp' 'tmp_155' <Predicate = true> <Delay = 1.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 110 [1/1] (0.94ns)   --->   "%or_cond6 = and i1 %tmp_154, %tmp_155" [segmentation.cpp:396]   --->   Operation 110 'and' 'or_cond6' <Predicate = true> <Delay = 0.94> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 111 [1/1] (1.70ns)   --->   "br i1 %or_cond6, label %13, label %5" [segmentation.cpp:396]   --->   Operation 111 'br' <Predicate = true> <Delay = 1.70>
ST_8 : Operation 112 [1/1] (0.94ns)   --->   "%or_cond7 = or i1 %tmp_154, %tmp_155" [segmentation.cpp:399]   --->   Operation 112 'or' 'or_cond7' <Predicate = (!or_cond6)> <Delay = 0.94> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 113 [1/1] (1.70ns)   --->   "br i1 %or_cond7, label %.preheader10.preheader, label %13" [segmentation.cpp:399]   --->   Operation 113 'br' <Predicate = (!or_cond6)> <Delay = 1.70>
ST_8 : Operation 114 [1/1] (1.66ns)   --->   "br label %.preheader10" [segmentation.cpp:404]   --->   Operation 114 'br' <Predicate = (!or_cond6 & or_cond7)> <Delay = 1.66>

State 9 <SV = 7> <Delay = 5.54>
ST_9 : Operation 115 [1/1] (0.00ns)   --->   "%rootLeft = phi i32 [ %rootLeft_2, %.preheader10 ], [ %rootLeft_3_cast, %.preheader10.preheader ]"   --->   Operation 115 'phi' 'rootLeft' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_176 = trunc i32 %rootLeft to i20" [segmentation.cpp:404]   --->   Operation 116 'trunc' 'tmp_176' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 117 [1/1] (2.28ns)   --->   "%tmp_177 = add i20 %tmp_177_cast, %tmp_176" [segmentation.cpp:404]   --->   Operation 117 'add' 'tmp_177' <Predicate = true> <Delay = 2.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_189_cast = sext i20 %tmp_177 to i64" [segmentation.cpp:404]   --->   Operation 118 'sext' 'tmp_189_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 119 [1/1] (0.00ns)   --->   "%equivLabels_parent_a_2 = getelementptr [262144 x i32]* %equivLabels_parent, i64 0, i64 %tmp_189_cast" [segmentation.cpp:404]   --->   Operation 119 'getelementptr' 'equivLabels_parent_a_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 120 [2/2] (3.25ns)   --->   "%rootLeft_2 = load i32* %equivLabels_parent_a_2, align 8" [segmentation.cpp:404]   --->   Operation 120 'load' 'rootLeft_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 262144> <RAM>

State 10 <SV = 8> <Delay = 5.69>
ST_10 : Operation 121 [1/2] (3.25ns)   --->   "%rootLeft_2 = load i32* %equivLabels_parent_a_2, align 8" [segmentation.cpp:404]   --->   Operation 121 'load' 'rootLeft_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 262144> <RAM>
ST_10 : Operation 122 [1/1] (2.43ns)   --->   "%tmp_160 = icmp eq i32 %rootLeft_2, %rootLeft" [segmentation.cpp:404]   --->   Operation 122 'icmp' 'tmp_160' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 123 [1/1] (0.00ns)   --->   "br i1 %tmp_160, label %.preheader9.preheader, label %.preheader10" [segmentation.cpp:404]   --->   Operation 123 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 124 [1/1] (0.00ns)   --->   "%equivLabels_child_ad_1 = getelementptr [262144 x i32]* %equivLabels_child, i64 0, i64 %tmp_189_cast" [segmentation.cpp:412]   --->   Operation 124 'getelementptr' 'equivLabels_child_ad_1' <Predicate = (tmp_160)> <Delay = 0.00>
ST_10 : Operation 125 [1/1] (1.66ns)   --->   "br label %.preheader9" [segmentation.cpp:408]   --->   Operation 125 'br' <Predicate = (tmp_160)> <Delay = 1.66>

State 11 <SV = 9> <Delay = 5.54>
ST_11 : Operation 126 [1/1] (0.00ns)   --->   "%rootAbove = phi i32 [ %rootAbove_2, %.preheader9 ], [ %rootAbove_3_cast, %.preheader9.preheader ]"   --->   Operation 126 'phi' 'rootAbove' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_178 = trunc i32 %rootAbove to i20" [segmentation.cpp:408]   --->   Operation 127 'trunc' 'tmp_178' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 128 [1/1] (2.28ns)   --->   "%tmp_179 = add i20 %tmp_177_cast, %tmp_178" [segmentation.cpp:408]   --->   Operation 128 'add' 'tmp_179' <Predicate = true> <Delay = 2.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_190_cast = sext i20 %tmp_179 to i64" [segmentation.cpp:408]   --->   Operation 129 'sext' 'tmp_190_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 130 [1/1] (0.00ns)   --->   "%equivLabels_parent_a_3 = getelementptr [262144 x i32]* %equivLabels_parent, i64 0, i64 %tmp_190_cast" [segmentation.cpp:408]   --->   Operation 130 'getelementptr' 'equivLabels_parent_a_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 131 [2/2] (3.25ns)   --->   "%rootAbove_2 = load i32* %equivLabels_parent_a_3, align 8" [segmentation.cpp:408]   --->   Operation 131 'load' 'rootAbove_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 262144> <RAM>

State 12 <SV = 10> <Delay = 5.69>
ST_12 : Operation 132 [1/2] (3.25ns)   --->   "%rootAbove_2 = load i32* %equivLabels_parent_a_3, align 8" [segmentation.cpp:408]   --->   Operation 132 'load' 'rootAbove_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 262144> <RAM>
ST_12 : Operation 133 [1/1] (2.43ns)   --->   "%tmp_162 = icmp eq i32 %rootAbove_2, %rootAbove" [segmentation.cpp:408]   --->   Operation 133 'icmp' 'tmp_162' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 134 [1/1] (0.00ns)   --->   "br i1 %tmp_162, label %6, label %.preheader9" [segmentation.cpp:408]   --->   Operation 134 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 135 [1/1] (0.00ns)   --->   "%equivLabels_child_ad_2 = getelementptr [262144 x i32]* %equivLabels_child, i64 0, i64 %tmp_190_cast" [segmentation.cpp:412]   --->   Operation 135 'getelementptr' 'equivLabels_child_ad_2' <Predicate = (tmp_162)> <Delay = 0.00>
ST_12 : Operation 136 [1/1] (2.43ns)   --->   "%tmp_163 = icmp eq i32 %rootLeft, %rootAbove" [segmentation.cpp:411]   --->   Operation 136 'icmp' 'tmp_163' <Predicate = (tmp_162)> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 137 [1/1] (0.00ns)   --->   "br i1 %tmp_163, label %._crit_edge16, label %7" [segmentation.cpp:411]   --->   Operation 137 'br' <Predicate = (tmp_162)> <Delay = 0.00>
ST_12 : Operation 138 [2/2] (3.25ns)   --->   "%equivLabels_child_lo = load i32* %equivLabels_child_ad_1, align 4" [segmentation.cpp:412]   --->   Operation 138 'load' 'equivLabels_child_lo' <Predicate = (tmp_162 & !tmp_163)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 262144> <RAM>
ST_12 : Operation 139 [2/2] (3.25ns)   --->   "%equivLabels_child_lo_1 = load i32* %equivLabels_child_ad_2, align 4" [segmentation.cpp:412]   --->   Operation 139 'load' 'equivLabels_child_lo_1' <Predicate = (tmp_162 & !tmp_163)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 262144> <RAM>

State 13 <SV = 11> <Delay = 5.69>
ST_13 : Operation 140 [1/2] (3.25ns)   --->   "%equivLabels_child_lo = load i32* %equivLabels_child_ad_1, align 4" [segmentation.cpp:412]   --->   Operation 140 'load' 'equivLabels_child_lo' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 262144> <RAM>
ST_13 : Operation 141 [1/2] (3.25ns)   --->   "%equivLabels_child_lo_1 = load i32* %equivLabels_child_ad_2, align 4" [segmentation.cpp:412]   --->   Operation 141 'load' 'equivLabels_child_lo_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 262144> <RAM>
ST_13 : Operation 142 [1/1] (2.43ns)   --->   "%tmp_164 = icmp slt i32 %equivLabels_child_lo, %equivLabels_child_lo_1" [segmentation.cpp:412]   --->   Operation 142 'icmp' 'tmp_164' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 143 [1/1] (0.00ns)   --->   "br i1 %tmp_164, label %8, label %9" [segmentation.cpp:412]   --->   Operation 143 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 144 [1/1] (2.43ns)   --->   "%tmp_165 = icmp sgt i32 %equivLabels_child_lo, %equivLabels_child_lo_1" [segmentation.cpp:415]   --->   Operation 144 'icmp' 'tmp_165' <Predicate = (!tmp_164)> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 145 [1/1] (3.25ns)   --->   "store i32 %rootLeft, i32* %equivLabels_parent_a_3, align 8" [segmentation.cpp:416]   --->   Operation 145 'store' <Predicate = (!tmp_164)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 262144> <RAM>
ST_13 : Operation 146 [1/1] (0.00ns)   --->   "br i1 %tmp_165, label %11, label %10" [segmentation.cpp:415]   --->   Operation 146 'br' <Predicate = (!tmp_164)> <Delay = 0.00>
ST_13 : Operation 147 [1/1] (3.25ns)   --->   "store i32 %rootAbove, i32* %equivLabels_parent_a_2, align 8" [segmentation.cpp:413]   --->   Operation 147 'store' <Predicate = (tmp_164)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 262144> <RAM>
ST_13 : Operation 148 [1/1] (0.00ns)   --->   "br label %12" [segmentation.cpp:414]   --->   Operation 148 'br' <Predicate = (tmp_164)> <Delay = 0.00>

State 14 <SV = 12> <Delay = 5.95>
ST_14 : Operation 149 [1/1] (2.70ns)   --->   "%tmp_166 = add nsw i32 %equivLabels_child_lo, 1" [segmentation.cpp:420]   --->   Operation 149 'add' 'tmp_166' <Predicate = (sureForeground_load & !tmp_149 & !or_cond6 & or_cond7 & !tmp_163 & !tmp_164 & !tmp_165)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 150 [1/1] (3.25ns)   --->   "store i32 %tmp_166, i32* %equivLabels_child_ad_1, align 4" [segmentation.cpp:420]   --->   Operation 150 'store' <Predicate = (sureForeground_load & !tmp_149 & !or_cond6 & or_cond7 & !tmp_163 & !tmp_164 & !tmp_165)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 262144> <RAM>
ST_14 : Operation 151 [1/1] (0.00ns)   --->   "br label %11"   --->   Operation 151 'br' <Predicate = (sureForeground_load & !tmp_149 & !or_cond6 & or_cond7 & !tmp_163 & !tmp_164 & !tmp_165)> <Delay = 0.00>
ST_14 : Operation 152 [1/1] (0.00ns)   --->   "br label %12"   --->   Operation 152 'br' <Predicate = (sureForeground_load & !tmp_149 & !or_cond6 & or_cond7 & !tmp_163 & !tmp_164)> <Delay = 0.00>
ST_14 : Operation 153 [1/1] (0.00ns)   --->   "br label %._crit_edge16" [segmentation.cpp:422]   --->   Operation 153 'br' <Predicate = (sureForeground_load & !tmp_149 & !or_cond6 & or_cond7 & !tmp_163)> <Delay = 0.00>
ST_14 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_180 = trunc i32 %rootLeft to i8" [segmentation.cpp:423]   --->   Operation 154 'trunc' 'tmp_180' <Predicate = (sureForeground_load & !tmp_149 & !or_cond6 & or_cond7)> <Delay = 0.00>
ST_14 : Operation 155 [1/1] (1.70ns)   --->   "br label %13"   --->   Operation 155 'br' <Predicate = (sureForeground_load & !tmp_149 & !or_cond6 & or_cond7)> <Delay = 1.70>
ST_14 : Operation 156 [1/1] (0.00ns)   --->   "%storemerge1 = phi i8 [ %rootLeft_3, %4 ], [ %tmp_180, %._crit_edge16 ], [ %rootAbove_3, %5 ]"   --->   Operation 156 'phi' 'storemerge1' <Predicate = (sureForeground_load & !tmp_149)> <Delay = 0.00>
ST_14 : Operation 157 [1/1] (3.25ns)   --->   "store i8 %storemerge1, i8* %markersGen_addr_2, align 1" [segmentation.cpp:397]   --->   Operation 157 'store' <Predicate = (sureForeground_load & !tmp_149)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 262144> <RAM>
ST_14 : Operation 158 [1/1] (0.00ns)   --->   "br label %.preheader11.backedge"   --->   Operation 158 'br' <Predicate = (sureForeground_load & !tmp_149)> <Delay = 0.00>
ST_14 : Operation 159 [1/1] (0.00ns)   --->   "br label %.preheader11"   --->   Operation 159 'br' <Predicate = true> <Delay = 0.00>

State 15 <SV = 3> <Delay = 2.12>
ST_15 : Operation 160 [1/1] (0.00ns)   --->   "%i3 = phi i10 [ %i_17, %.preheader8.loopexit ], [ 0, %.preheader8.preheader ]"   --->   Operation 160 'phi' 'i3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 161 [1/1] (1.70ns)   --->   "%exitcond1 = icmp eq i10 %i3, -512" [segmentation.cpp:430]   --->   Operation 161 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.70> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 162 [1/1] (0.00ns)   --->   "%empty_65 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512)"   --->   Operation 162 'speclooptripcount' 'empty_65' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 163 [1/1] (2.12ns)   --->   "%i_17 = add i10 %i3, 1" [segmentation.cpp:430]   --->   Operation 163 'add' 'i_17' <Predicate = true> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 164 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %18, label %.preheader.preheader" [segmentation.cpp:430]   --->   Operation 164 'br' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_159 = call i19 @_ssdm_op_BitConcatenate.i19.i10.i9(i10 %i3, i9 0)" [segmentation.cpp:430]   --->   Operation 165 'bitconcatenate' 'tmp_159' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_15 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_182_cast = zext i19 %tmp_159 to i20" [segmentation.cpp:431]   --->   Operation 166 'zext' 'tmp_182_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_15 : Operation 167 [1/1] (1.66ns)   --->   "br label %.preheader" [segmentation.cpp:431]   --->   Operation 167 'br' <Predicate = (!exitcond1)> <Delay = 1.66>
ST_15 : Operation 168 [1/1] (0.00ns)   --->   "ret void" [segmentation.cpp:442]   --->   Operation 168 'ret' <Predicate = (exitcond1)> <Delay = 0.00>

State 16 <SV = 4> <Delay = 5.50>
ST_16 : Operation 169 [1/1] (0.00ns)   --->   "%j4 = phi i10 [ %j_16, %._crit_edge17 ], [ 0, %.preheader.preheader ]"   --->   Operation 169 'phi' 'j4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 170 [1/1] (1.70ns)   --->   "%exitcond = icmp eq i10 %j4, -512" [segmentation.cpp:431]   --->   Operation 170 'icmp' 'exitcond' <Predicate = true> <Delay = 1.70> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 171 [1/1] (0.00ns)   --->   "%empty_66 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512)"   --->   Operation 171 'speclooptripcount' 'empty_66' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 172 [1/1] (2.12ns)   --->   "%j_16 = add i10 %j4, 1" [segmentation.cpp:431]   --->   Operation 172 'add' 'j_16' <Predicate = true> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 173 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.preheader8.loopexit, label %14" [segmentation.cpp:431]   --->   Operation 173 'br' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_150_cast = zext i10 %j4 to i20" [segmentation.cpp:434]   --->   Operation 174 'zext' 'tmp_150_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_16 : Operation 175 [1/1] (2.25ns)   --->   "%tmp_169 = add i20 %tmp_182_cast, %tmp_150_cast" [segmentation.cpp:434]   --->   Operation 175 'add' 'tmp_169' <Predicate = (!exitcond)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 176 [1/1] (0.00ns)   --->   "%tmp_186_cast = zext i20 %tmp_169 to i64" [segmentation.cpp:434]   --->   Operation 176 'zext' 'tmp_186_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_16 : Operation 177 [1/1] (0.00ns)   --->   "%markersGen_addr_3 = getelementptr [262144 x i8]* @markersGen, i64 0, i64 %tmp_186_cast" [segmentation.cpp:434]   --->   Operation 177 'getelementptr' 'markersGen_addr_3' <Predicate = (!exitcond)> <Delay = 0.00>
ST_16 : Operation 178 [1/1] (0.00ns)   --->   "%sureForeground_addr_1 = getelementptr [262144 x i1]* @sureForeground, i64 0, i64 %tmp_186_cast" [segmentation.cpp:433]   --->   Operation 178 'getelementptr' 'sureForeground_addr_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_16 : Operation 179 [2/2] (3.25ns)   --->   "%sureForeground_load_1 = load i1* %sureForeground_addr_1, align 1" [segmentation.cpp:433]   --->   Operation 179 'load' 'sureForeground_load_1' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 262144> <RAM>
ST_16 : Operation 180 [1/1] (0.00ns)   --->   "br label %.preheader8"   --->   Operation 180 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 17 <SV = 5> <Delay = 3.25>
ST_17 : Operation 181 [1/2] (3.25ns)   --->   "%sureForeground_load_1 = load i1* %sureForeground_addr_1, align 1" [segmentation.cpp:433]   --->   Operation 181 'load' 'sureForeground_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 262144> <RAM>
ST_17 : Operation 182 [1/1] (0.00ns)   --->   "br i1 %sureForeground_load_1, label %15, label %._crit_edge17" [segmentation.cpp:433]   --->   Operation 182 'br' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 183 [2/2] (3.25ns)   --->   "%markersGen_load_2 = load i8* %markersGen_addr_3, align 1" [segmentation.cpp:434]   --->   Operation 183 'load' 'markersGen_load_2' <Predicate = (sureForeground_load_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 262144> <RAM>

State 18 <SV = 6> <Delay = 3.25>
ST_18 : Operation 184 [1/2] (3.25ns)   --->   "%markersGen_load_2 = load i8* %markersGen_addr_3, align 1" [segmentation.cpp:434]   --->   Operation 184 'load' 'markersGen_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 262144> <RAM>
ST_18 : Operation 185 [1/1] (0.00ns)   --->   "%root = zext i8 %markersGen_load_2 to i32" [segmentation.cpp:434]   --->   Operation 185 'zext' 'root' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 186 [1/1] (1.66ns)   --->   "br label %16" [segmentation.cpp:435]   --->   Operation 186 'br' <Predicate = true> <Delay = 1.66>

State 19 <SV = 7> <Delay = 5.54>
ST_19 : Operation 187 [1/1] (0.00ns)   --->   "%root1 = phi i32 [ %root, %15 ], [ %root_1, %16 ]"   --->   Operation 187 'phi' 'root1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 188 [1/1] (0.00ns)   --->   "%tmp_173 = trunc i32 %root1 to i20" [segmentation.cpp:435]   --->   Operation 188 'trunc' 'tmp_173' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 189 [1/1] (2.28ns)   --->   "%tmp_174 = add i20 %tmp_182_cast, %tmp_173" [segmentation.cpp:435]   --->   Operation 189 'add' 'tmp_174' <Predicate = true> <Delay = 2.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 190 [1/1] (0.00ns)   --->   "%tmp_188_cast = sext i20 %tmp_174 to i64" [segmentation.cpp:435]   --->   Operation 190 'sext' 'tmp_188_cast' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 191 [1/1] (0.00ns)   --->   "%equivLabels_parent_a_4 = getelementptr [262144 x i32]* %equivLabels_parent, i64 0, i64 %tmp_188_cast" [segmentation.cpp:435]   --->   Operation 191 'getelementptr' 'equivLabels_parent_a_4' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 192 [2/2] (3.25ns)   --->   "%root_1 = load i32* %equivLabels_parent_a_4, align 8" [segmentation.cpp:435]   --->   Operation 192 'load' 'root_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 262144> <RAM>

State 20 <SV = 8> <Delay = 5.69>
ST_20 : Operation 193 [1/2] (3.25ns)   --->   "%root_1 = load i32* %equivLabels_parent_a_4, align 8" [segmentation.cpp:435]   --->   Operation 193 'load' 'root_1' <Predicate = (sureForeground_load_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 262144> <RAM>
ST_20 : Operation 194 [1/1] (2.43ns)   --->   "%tmp_157 = icmp eq i32 %root_1, %root1" [segmentation.cpp:435]   --->   Operation 194 'icmp' 'tmp_157' <Predicate = (sureForeground_load_1)> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 195 [1/1] (0.00ns)   --->   "br i1 %tmp_157, label %17, label %16" [segmentation.cpp:435]   --->   Operation 195 'br' <Predicate = (sureForeground_load_1)> <Delay = 0.00>
ST_20 : Operation 196 [1/1] (0.00ns)   --->   "%tmp_175 = trunc i32 %root1 to i8" [segmentation.cpp:438]   --->   Operation 196 'trunc' 'tmp_175' <Predicate = (sureForeground_load_1 & tmp_157)> <Delay = 0.00>
ST_20 : Operation 197 [1/1] (3.25ns)   --->   "store i8 %tmp_175, i8* %markersGen_addr_3, align 1" [segmentation.cpp:438]   --->   Operation 197 'store' <Predicate = (sureForeground_load_1 & tmp_157)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 262144> <RAM>
ST_20 : Operation 198 [1/1] (0.00ns)   --->   "br label %._crit_edge17" [segmentation.cpp:439]   --->   Operation 198 'br' <Predicate = (sureForeground_load_1 & tmp_157)> <Delay = 0.00>
ST_20 : Operation 199 [1/1] (0.00ns)   --->   "br label %.preheader" [segmentation.cpp:431]   --->   Operation 199 'br' <Predicate = (tmp_157) | (!sureForeground_load_1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sureForeground]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ markersGen]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[22]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
equivLabels_parent     (alloca           ) [ 001111111111111111111]
equivLabels_child      (alloca           ) [ 001111111111111000000]
StgValue_23            (br               ) [ 011100000000000000000]
i                      (phi              ) [ 001000000000000000000]
i_cast8                (zext             ) [ 000100000000000000000]
exitcond5              (icmp             ) [ 001100000000000000000]
empty                  (speclooptripcount) [ 000000000000000000000]
i_15                   (add              ) [ 011100000000000000000]
StgValue_29            (br               ) [ 000000000000000000000]
tmp                    (bitconcatenate   ) [ 000000000000000000000]
tmp_175_cast           (zext             ) [ 000100000000000000000]
StgValue_32            (br               ) [ 001100000000000000000]
label                  (alloca           ) [ 001111111111111000000]
StgValue_34            (store            ) [ 000000000000000000000]
StgValue_35            (br               ) [ 001111111111111000000]
j                      (phi              ) [ 000100000000000000000]
exitcond4              (icmp             ) [ 001100000000000000000]
empty_62               (speclooptripcount) [ 000000000000000000000]
j_13                   (add              ) [ 001100000000000000000]
StgValue_40            (br               ) [ 000000000000000000000]
tmp_142_cast           (zext             ) [ 000000000000000000000]
tmp_158                (add              ) [ 000000000000000000000]
tmp_180_cast           (zext             ) [ 000000000000000000000]
equivLabels_parent_a   (getelementptr    ) [ 000000000000000000000]
equivLabels_child_ad   (getelementptr    ) [ 000000000000000000000]
StgValue_46            (store            ) [ 000000000000000000000]
StgValue_47            (store            ) [ 000000000000000000000]
StgValue_48            (br               ) [ 001100000000000000000]
StgValue_49            (br               ) [ 011100000000000000000]
i1                     (phi              ) [ 000010000000000000000]
exitcond3              (icmp             ) [ 000011111111111000000]
empty_63               (speclooptripcount) [ 000000000000000000000]
i_16                   (add              ) [ 001011111111111000000]
StgValue_54            (br               ) [ 000000000000000000000]
tmp_153                (bitconcatenate   ) [ 000000000000000000000]
tmp_177_cast           (zext             ) [ 000001111111111000000]
tmp_s                  (icmp             ) [ 000001111111111000000]
tmp_141                (add              ) [ 000000000000000000000]
tmp_156                (bitconcatenate   ) [ 000000000000000000000]
tmp_179_cast           (sext             ) [ 000001111111111000000]
StgValue_61            (br               ) [ 000011111111111000000]
StgValue_62            (br               ) [ 000011111111111111111]
j2                     (phi              ) [ 000001100000000000000]
exitcond2              (icmp             ) [ 000011111111111000000]
empty_64               (speclooptripcount) [ 000000000000000000000]
j_15                   (add              ) [ 000011111111111000000]
StgValue_67            (br               ) [ 000000000000000000000]
tmp_143_cast           (zext             ) [ 000000000000000000000]
tmp_161                (add              ) [ 000000000000000000000]
tmp_183_cast           (sext             ) [ 000000000000000000000]
markersGen_addr_1      (getelementptr    ) [ 000000110000000000000]
tmp_167                (add              ) [ 000000000000000000000]
tmp_184_cast           (zext             ) [ 000000000000000000000]
markersGen_addr_2      (getelementptr    ) [ 000000111111111000000]
sureForeground_addr    (getelementptr    ) [ 000000100000000000000]
StgValue_77            (br               ) [ 001011111111111000000]
sureForeground_load    (load             ) [ 000011111111111000000]
StgValue_79            (br               ) [ 000000000000000000000]
tmp_145                (icmp             ) [ 000000010000000000000]
tmp_146                (add              ) [ 000000000000000000000]
tmp_147_cast           (sext             ) [ 000000000000000000000]
tmp_168                (add              ) [ 000000000000000000000]
tmp_185_cast           (zext             ) [ 000000000000000000000]
markersGen_addr        (getelementptr    ) [ 000000010000000000000]
markersGen_load        (load             ) [ 000000000000000000000]
rootLeft_3             (select           ) [ 000011101111111000000]
rootLeft_3_cast        (zext             ) [ 000000001110000000000]
markersGen_load_1      (load             ) [ 000000000000000000000]
rootAbove_3            (select           ) [ 000011101111111000000]
rootAbove_3_cast       (zext             ) [ 000000001111100000000]
tmp_148                (or               ) [ 000000000000000000000]
tmp_149                (icmp             ) [ 000011111111111000000]
StgValue_96            (br               ) [ 000000000000000000000]
label_load             (load             ) [ 000000000000000000000]
tmp_170                (trunc            ) [ 000000000000000000000]
StgValue_99            (store            ) [ 000000000000000000000]
tmp_171                (trunc            ) [ 000000000000000000000]
tmp_172                (add              ) [ 000000000000000000000]
tmp_187_cast           (sext             ) [ 000000000000000000000]
equivLabels_parent_a_1 (getelementptr    ) [ 000000000000000000000]
StgValue_104           (store            ) [ 000000000000000000000]
label_1                (add              ) [ 000000000000000000000]
StgValue_106           (store            ) [ 000000000000000000000]
StgValue_107           (br               ) [ 000000000000000000000]
tmp_154                (icmp             ) [ 000000000000000000000]
tmp_155                (icmp             ) [ 000000000000000000000]
or_cond6               (and              ) [ 000011111111111000000]
StgValue_111           (br               ) [ 000011111111111000000]
or_cond7               (or               ) [ 000011111111111000000]
StgValue_113           (br               ) [ 000011111111111000000]
StgValue_114           (br               ) [ 000011111111111000000]
rootLeft               (phi              ) [ 000011110111111000000]
tmp_176                (trunc            ) [ 000000000000000000000]
tmp_177                (add              ) [ 000000000000000000000]
tmp_189_cast           (sext             ) [ 000000000010000000000]
equivLabels_parent_a_2 (getelementptr    ) [ 000000000011110000000]
rootLeft_2             (load             ) [ 000011111111111000000]
tmp_160                (icmp             ) [ 000011111111111000000]
StgValue_123           (br               ) [ 000011111111111000000]
equivLabels_child_ad_1 (getelementptr    ) [ 000011111001111000000]
StgValue_125           (br               ) [ 000011111111111000000]
rootAbove              (phi              ) [ 000000000001110000000]
tmp_178                (trunc            ) [ 000000000000000000000]
tmp_179                (add              ) [ 000000000000000000000]
tmp_190_cast           (sext             ) [ 000000000000100000000]
equivLabels_parent_a_3 (getelementptr    ) [ 000000000000110000000]
rootAbove_2            (load             ) [ 000011111111111000000]
tmp_162                (icmp             ) [ 000011111111111000000]
StgValue_134           (br               ) [ 000011111111111000000]
equivLabels_child_ad_2 (getelementptr    ) [ 000000000000010000000]
tmp_163                (icmp             ) [ 000011111111111000000]
StgValue_137           (br               ) [ 000000000000000000000]
equivLabels_child_lo   (load             ) [ 000011111111101000000]
equivLabels_child_lo_1 (load             ) [ 000000000000000000000]
tmp_164                (icmp             ) [ 000011111111111000000]
StgValue_143           (br               ) [ 000000000000000000000]
tmp_165                (icmp             ) [ 000011111111101000000]
StgValue_145           (store            ) [ 000000000000000000000]
StgValue_146           (br               ) [ 000000000000000000000]
StgValue_147           (store            ) [ 000000000000000000000]
StgValue_148           (br               ) [ 000000000000000000000]
tmp_166                (add              ) [ 000000000000000000000]
StgValue_150           (store            ) [ 000000000000000000000]
StgValue_151           (br               ) [ 000000000000000000000]
StgValue_152           (br               ) [ 000000000000000000000]
StgValue_153           (br               ) [ 000000000000000000000]
tmp_180                (trunc            ) [ 000000000000000000000]
StgValue_155           (br               ) [ 000000000000000000000]
storemerge1            (phi              ) [ 000000000000001000000]
StgValue_157           (store            ) [ 000000000000000000000]
StgValue_158           (br               ) [ 000000000000000000000]
StgValue_159           (br               ) [ 000011111111111000000]
i3                     (phi              ) [ 000000000000000100000]
exitcond1              (icmp             ) [ 000000000000000111111]
empty_65               (speclooptripcount) [ 000000000000000000000]
i_17                   (add              ) [ 000010000000000111111]
StgValue_164           (br               ) [ 000000000000000000000]
tmp_159                (bitconcatenate   ) [ 000000000000000000000]
tmp_182_cast           (zext             ) [ 000000000000000011111]
StgValue_167           (br               ) [ 000000000000000111111]
StgValue_168           (ret              ) [ 000000000000000000000]
j4                     (phi              ) [ 000000000000000010000]
exitcond               (icmp             ) [ 000000000000000111111]
empty_66               (speclooptripcount) [ 000000000000000000000]
j_16                   (add              ) [ 000000000000000111111]
StgValue_173           (br               ) [ 000000000000000000000]
tmp_150_cast           (zext             ) [ 000000000000000000000]
tmp_169                (add              ) [ 000000000000000000000]
tmp_186_cast           (zext             ) [ 000000000000000000000]
markersGen_addr_3      (getelementptr    ) [ 000000000000000001111]
sureForeground_addr_1  (getelementptr    ) [ 000000000000000001000]
StgValue_180           (br               ) [ 000010000000000111111]
sureForeground_load_1  (load             ) [ 000000000000000111111]
StgValue_182           (br               ) [ 000000000000000000000]
markersGen_load_2      (load             ) [ 000000000000000000000]
root                   (zext             ) [ 000000000000000111111]
StgValue_186           (br               ) [ 000000000000000111111]
root1                  (phi              ) [ 000000000000000111011]
tmp_173                (trunc            ) [ 000000000000000000000]
tmp_174                (add              ) [ 000000000000000000000]
tmp_188_cast           (sext             ) [ 000000000000000000000]
equivLabels_parent_a_4 (getelementptr    ) [ 000000000000000111001]
root_1                 (load             ) [ 000000000000000111111]
tmp_157                (icmp             ) [ 000000000000000111111]
StgValue_195           (br               ) [ 000000000000000111111]
tmp_175                (trunc            ) [ 000000000000000000000]
StgValue_197           (store            ) [ 000000000000000000000]
StgValue_198           (br               ) [ 000000000000000000000]
StgValue_199           (br               ) [ 000000000000000111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sureForeground">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sureForeground"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="markersGen">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="markersGen"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i10.i9"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1004" name="equivLabels_parent_alloca_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="1" slack="0"/>
<pin id="32" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="equivLabels_parent/1 "/>
</bind>
</comp>

<comp id="34" class="1004" name="equivLabels_child_alloca_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="1" slack="0"/>
<pin id="36" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="equivLabels_child/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="label_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="label/2 "/>
</bind>
</comp>

<comp id="42" class="1004" name="equivLabels_parent_a_gep_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="44" dir="0" index="1" bw="1" slack="0"/>
<pin id="45" dir="0" index="2" bw="20" slack="0"/>
<pin id="46" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="equivLabels_parent_a/3 "/>
</bind>
</comp>

<comp id="48" class="1004" name="equivLabels_child_ad_gep_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="50" dir="0" index="1" bw="1" slack="0"/>
<pin id="51" dir="0" index="2" bw="20" slack="0"/>
<pin id="52" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="equivLabels_child_ad/3 "/>
</bind>
</comp>

<comp id="54" class="1004" name="grp_access_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="18" slack="0"/>
<pin id="56" dir="0" index="1" bw="32" slack="0"/>
<pin id="57" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="58" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_46/3 StgValue_104/7 rootLeft_2/9 rootAbove_2/11 StgValue_145/13 StgValue_147/13 root_1/19 "/>
</bind>
</comp>

<comp id="60" class="1004" name="grp_access_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="18" slack="0"/>
<pin id="62" dir="0" index="1" bw="32" slack="0"/>
<pin id="63" dir="0" index="2" bw="0" slack="0"/>
<pin id="144" dir="0" index="4" bw="18" slack="0"/>
<pin id="145" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="146" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="64" dir="1" index="3" bw="32" slack="0"/>
<pin id="147" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="StgValue_47/3 equivLabels_child_lo/12 equivLabels_child_lo_1/12 StgValue_150/14 "/>
</bind>
</comp>

<comp id="67" class="1004" name="markersGen_addr_1_gep_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="8" slack="0"/>
<pin id="69" dir="0" index="1" bw="1" slack="0"/>
<pin id="70" dir="0" index="2" bw="20" slack="0"/>
<pin id="71" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="markersGen_addr_1/5 "/>
</bind>
</comp>

<comp id="74" class="1004" name="markersGen_addr_2_gep_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="8" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="20" slack="0"/>
<pin id="78" dir="1" index="3" bw="18" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="markersGen_addr_2/5 "/>
</bind>
</comp>

<comp id="81" class="1004" name="sureForeground_addr_gep_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="1" slack="0"/>
<pin id="83" dir="0" index="1" bw="1" slack="0"/>
<pin id="84" dir="0" index="2" bw="20" slack="0"/>
<pin id="85" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sureForeground_addr/5 "/>
</bind>
</comp>

<comp id="88" class="1004" name="grp_access_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="18" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="91" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="92" dir="1" index="3" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sureForeground_load/5 sureForeground_load_1/16 "/>
</bind>
</comp>

<comp id="94" class="1004" name="markersGen_addr_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="8" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="20" slack="0"/>
<pin id="98" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="markersGen_addr/6 "/>
</bind>
</comp>

<comp id="101" class="1004" name="grp_access_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="18" slack="0"/>
<pin id="103" dir="0" index="1" bw="8" slack="0"/>
<pin id="104" dir="0" index="2" bw="0" slack="1"/>
<pin id="107" dir="0" index="4" bw="18" slack="0"/>
<pin id="108" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="109" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="105" dir="1" index="3" bw="8" slack="0"/>
<pin id="110" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="markersGen_load/6 markersGen_load_1/6 StgValue_99/7 StgValue_157/14 markersGen_load_2/17 StgValue_197/20 "/>
</bind>
</comp>

<comp id="111" class="1004" name="equivLabels_parent_a_1_gep_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="20" slack="0"/>
<pin id="115" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="equivLabels_parent_a_1/7 "/>
</bind>
</comp>

<comp id="118" class="1004" name="equivLabels_parent_a_2_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="20" slack="0"/>
<pin id="122" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="equivLabels_parent_a_2/9 "/>
</bind>
</comp>

<comp id="125" class="1004" name="equivLabels_child_ad_1_gep_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="0" index="2" bw="20" slack="1"/>
<pin id="129" dir="1" index="3" bw="18" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="equivLabels_child_ad_1/10 "/>
</bind>
</comp>

<comp id="131" class="1004" name="equivLabels_parent_a_3_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="20" slack="0"/>
<pin id="135" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="equivLabels_parent_a_3/11 "/>
</bind>
</comp>

<comp id="138" class="1004" name="equivLabels_child_ad_2_gep_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="20" slack="1"/>
<pin id="142" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="equivLabels_child_ad_2/12 "/>
</bind>
</comp>

<comp id="149" class="1004" name="markersGen_addr_3_gep_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="8" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="20" slack="0"/>
<pin id="153" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="markersGen_addr_3/16 "/>
</bind>
</comp>

<comp id="156" class="1004" name="sureForeground_addr_1_gep_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="0" index="2" bw="20" slack="0"/>
<pin id="160" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sureForeground_addr_1/16 "/>
</bind>
</comp>

<comp id="164" class="1004" name="equivLabels_parent_a_4_gep_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="20" slack="0"/>
<pin id="168" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="equivLabels_parent_a_4/19 "/>
</bind>
</comp>

<comp id="171" class="1005" name="i_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="10" slack="1"/>
<pin id="173" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="175" class="1004" name="i_phi_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="1"/>
<pin id="177" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="178" dir="0" index="2" bw="10" slack="0"/>
<pin id="179" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="180" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="182" class="1005" name="j_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="10" slack="1"/>
<pin id="184" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="186" class="1004" name="j_phi_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="10" slack="0"/>
<pin id="188" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="189" dir="0" index="2" bw="1" slack="1"/>
<pin id="190" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="191" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="193" class="1005" name="i1_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="10" slack="1"/>
<pin id="195" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i1 (phireg) "/>
</bind>
</comp>

<comp id="197" class="1004" name="i1_phi_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="1" slack="1"/>
<pin id="199" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="200" dir="0" index="2" bw="10" slack="0"/>
<pin id="201" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="202" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1/4 "/>
</bind>
</comp>

<comp id="204" class="1005" name="j2_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="10" slack="1"/>
<pin id="206" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="j2 (phireg) "/>
</bind>
</comp>

<comp id="208" class="1004" name="j2_phi_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="1"/>
<pin id="210" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="211" dir="0" index="2" bw="10" slack="0"/>
<pin id="212" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="213" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j2/5 "/>
</bind>
</comp>

<comp id="216" class="1005" name="rootLeft_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="1"/>
<pin id="218" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="rootLeft (phireg) "/>
</bind>
</comp>

<comp id="220" class="1004" name="rootLeft_phi_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="1"/>
<pin id="222" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="223" dir="0" index="2" bw="8" slack="2"/>
<pin id="224" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="225" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="rootLeft/9 "/>
</bind>
</comp>

<comp id="227" class="1005" name="rootAbove_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="1"/>
<pin id="229" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="rootAbove (phireg) "/>
</bind>
</comp>

<comp id="231" class="1004" name="rootAbove_phi_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="1"/>
<pin id="233" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="234" dir="0" index="2" bw="8" slack="4"/>
<pin id="235" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="236" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="rootAbove/11 "/>
</bind>
</comp>

<comp id="238" class="1005" name="storemerge1_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="240" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="storemerge1 (phireg) "/>
</bind>
</comp>

<comp id="241" class="1004" name="storemerge1_phi_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="8" slack="7"/>
<pin id="243" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="244" dir="0" index="2" bw="8" slack="0"/>
<pin id="245" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="246" dir="0" index="4" bw="8" slack="7"/>
<pin id="247" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="248" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge1/14 "/>
</bind>
</comp>

<comp id="250" class="1005" name="i3_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="10" slack="1"/>
<pin id="252" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i3 (phireg) "/>
</bind>
</comp>

<comp id="254" class="1004" name="i3_phi_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="10" slack="0"/>
<pin id="256" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="257" dir="0" index="2" bw="1" slack="1"/>
<pin id="258" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="259" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i3/15 "/>
</bind>
</comp>

<comp id="261" class="1005" name="j4_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="10" slack="1"/>
<pin id="263" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="j4 (phireg) "/>
</bind>
</comp>

<comp id="265" class="1004" name="j4_phi_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="10" slack="0"/>
<pin id="267" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="268" dir="0" index="2" bw="1" slack="1"/>
<pin id="269" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="270" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j4/16 "/>
</bind>
</comp>

<comp id="272" class="1005" name="root1_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="1"/>
<pin id="274" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="root1 (phireg) "/>
</bind>
</comp>

<comp id="275" class="1004" name="root1_phi_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="8" slack="1"/>
<pin id="277" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="278" dir="0" index="2" bw="32" slack="1"/>
<pin id="279" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="280" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="root1/19 "/>
</bind>
</comp>

<comp id="282" class="1005" name="reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="1"/>
<pin id="284" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="rootLeft_2 root_1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="i_cast8_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="10" slack="0"/>
<pin id="290" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast8/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="exitcond5_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="10" slack="0"/>
<pin id="294" dir="0" index="1" bw="10" slack="0"/>
<pin id="295" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond5/2 "/>
</bind>
</comp>

<comp id="298" class="1004" name="i_15_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="10" slack="0"/>
<pin id="300" dir="0" index="1" bw="1" slack="0"/>
<pin id="301" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_15/2 "/>
</bind>
</comp>

<comp id="304" class="1004" name="tmp_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="19" slack="0"/>
<pin id="306" dir="0" index="1" bw="10" slack="0"/>
<pin id="307" dir="0" index="2" bw="1" slack="0"/>
<pin id="308" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="tmp_175_cast_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="19" slack="0"/>
<pin id="314" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_175_cast/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="StgValue_34_store_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="0"/>
<pin id="318" dir="0" index="1" bw="32" slack="0"/>
<pin id="319" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_34/2 "/>
</bind>
</comp>

<comp id="321" class="1004" name="exitcond4_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="10" slack="0"/>
<pin id="323" dir="0" index="1" bw="10" slack="0"/>
<pin id="324" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/3 "/>
</bind>
</comp>

<comp id="327" class="1004" name="j_13_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="10" slack="0"/>
<pin id="329" dir="0" index="1" bw="1" slack="0"/>
<pin id="330" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_13/3 "/>
</bind>
</comp>

<comp id="333" class="1004" name="tmp_142_cast_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="10" slack="0"/>
<pin id="335" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_142_cast/3 "/>
</bind>
</comp>

<comp id="337" class="1004" name="tmp_158_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="19" slack="1"/>
<pin id="339" dir="0" index="1" bw="10" slack="0"/>
<pin id="340" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_158/3 "/>
</bind>
</comp>

<comp id="342" class="1004" name="tmp_180_cast_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="20" slack="0"/>
<pin id="344" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_180_cast/3 "/>
</bind>
</comp>

<comp id="348" class="1004" name="exitcond3_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="10" slack="0"/>
<pin id="350" dir="0" index="1" bw="10" slack="0"/>
<pin id="351" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/4 "/>
</bind>
</comp>

<comp id="354" class="1004" name="i_16_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="10" slack="0"/>
<pin id="356" dir="0" index="1" bw="1" slack="0"/>
<pin id="357" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_16/4 "/>
</bind>
</comp>

<comp id="360" class="1004" name="tmp_153_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="19" slack="0"/>
<pin id="362" dir="0" index="1" bw="10" slack="0"/>
<pin id="363" dir="0" index="2" bw="1" slack="0"/>
<pin id="364" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_153/4 "/>
</bind>
</comp>

<comp id="368" class="1004" name="tmp_177_cast_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="19" slack="0"/>
<pin id="370" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_177_cast/4 "/>
</bind>
</comp>

<comp id="372" class="1004" name="tmp_s_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="10" slack="0"/>
<pin id="374" dir="0" index="1" bw="1" slack="0"/>
<pin id="375" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="378" class="1004" name="tmp_141_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="10" slack="0"/>
<pin id="380" dir="0" index="1" bw="1" slack="0"/>
<pin id="381" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_141/4 "/>
</bind>
</comp>

<comp id="384" class="1004" name="tmp_156_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="19" slack="0"/>
<pin id="386" dir="0" index="1" bw="10" slack="0"/>
<pin id="387" dir="0" index="2" bw="1" slack="0"/>
<pin id="388" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_156/4 "/>
</bind>
</comp>

<comp id="392" class="1004" name="tmp_179_cast_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="19" slack="0"/>
<pin id="394" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_179_cast/4 "/>
</bind>
</comp>

<comp id="396" class="1004" name="exitcond2_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="10" slack="0"/>
<pin id="398" dir="0" index="1" bw="10" slack="0"/>
<pin id="399" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/5 "/>
</bind>
</comp>

<comp id="402" class="1004" name="j_15_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="10" slack="0"/>
<pin id="404" dir="0" index="1" bw="1" slack="0"/>
<pin id="405" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_15/5 "/>
</bind>
</comp>

<comp id="408" class="1004" name="tmp_143_cast_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="10" slack="0"/>
<pin id="410" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_143_cast/5 "/>
</bind>
</comp>

<comp id="412" class="1004" name="tmp_161_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="19" slack="1"/>
<pin id="414" dir="0" index="1" bw="10" slack="0"/>
<pin id="415" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_161/5 "/>
</bind>
</comp>

<comp id="417" class="1004" name="tmp_183_cast_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="20" slack="0"/>
<pin id="419" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_183_cast/5 "/>
</bind>
</comp>

<comp id="422" class="1004" name="tmp_167_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="19" slack="1"/>
<pin id="424" dir="0" index="1" bw="10" slack="0"/>
<pin id="425" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_167/5 "/>
</bind>
</comp>

<comp id="427" class="1004" name="tmp_184_cast_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="20" slack="0"/>
<pin id="429" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_184_cast/5 "/>
</bind>
</comp>

<comp id="433" class="1004" name="tmp_145_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="10" slack="1"/>
<pin id="435" dir="0" index="1" bw="1" slack="0"/>
<pin id="436" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_145/6 "/>
</bind>
</comp>

<comp id="439" class="1004" name="tmp_146_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="10" slack="1"/>
<pin id="441" dir="0" index="1" bw="1" slack="0"/>
<pin id="442" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_146/6 "/>
</bind>
</comp>

<comp id="445" class="1004" name="tmp_147_cast_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="10" slack="0"/>
<pin id="447" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_147_cast/6 "/>
</bind>
</comp>

<comp id="449" class="1004" name="tmp_168_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="10" slack="0"/>
<pin id="451" dir="0" index="1" bw="19" slack="2"/>
<pin id="452" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_168/6 "/>
</bind>
</comp>

<comp id="454" class="1004" name="tmp_185_cast_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="20" slack="0"/>
<pin id="456" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_185_cast/6 "/>
</bind>
</comp>

<comp id="459" class="1004" name="rootLeft_3_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="1" slack="1"/>
<pin id="461" dir="0" index="1" bw="8" slack="0"/>
<pin id="462" dir="0" index="2" bw="1" slack="0"/>
<pin id="463" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="rootLeft_3/7 "/>
</bind>
</comp>

<comp id="466" class="1004" name="rootLeft_3_cast_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="8" slack="0"/>
<pin id="468" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rootLeft_3_cast/7 "/>
</bind>
</comp>

<comp id="470" class="1004" name="rootAbove_3_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="1" slack="3"/>
<pin id="472" dir="0" index="1" bw="8" slack="0"/>
<pin id="473" dir="0" index="2" bw="1" slack="0"/>
<pin id="474" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="rootAbove_3/7 "/>
</bind>
</comp>

<comp id="477" class="1004" name="rootAbove_3_cast_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="8" slack="0"/>
<pin id="479" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rootAbove_3_cast/7 "/>
</bind>
</comp>

<comp id="481" class="1004" name="tmp_148_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="8" slack="0"/>
<pin id="483" dir="0" index="1" bw="8" slack="0"/>
<pin id="484" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_148/7 "/>
</bind>
</comp>

<comp id="487" class="1004" name="tmp_149_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="8" slack="0"/>
<pin id="489" dir="0" index="1" bw="1" slack="0"/>
<pin id="490" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_149/7 "/>
</bind>
</comp>

<comp id="493" class="1004" name="label_load_load_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="32" slack="4"/>
<pin id="495" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="label_load/7 "/>
</bind>
</comp>

<comp id="497" class="1004" name="tmp_170_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="32" slack="0"/>
<pin id="499" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_170/7 "/>
</bind>
</comp>

<comp id="502" class="1004" name="tmp_171_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="32" slack="0"/>
<pin id="504" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_171/7 "/>
</bind>
</comp>

<comp id="506" class="1004" name="tmp_172_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="20" slack="0"/>
<pin id="508" dir="0" index="1" bw="19" slack="3"/>
<pin id="509" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_172/7 "/>
</bind>
</comp>

<comp id="511" class="1004" name="tmp_187_cast_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="20" slack="0"/>
<pin id="513" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_187_cast/7 "/>
</bind>
</comp>

<comp id="516" class="1004" name="label_1_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="1" slack="0"/>
<pin id="518" dir="0" index="1" bw="32" slack="0"/>
<pin id="519" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="label_1/7 "/>
</bind>
</comp>

<comp id="522" class="1004" name="StgValue_106_store_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="32" slack="0"/>
<pin id="524" dir="0" index="1" bw="32" slack="4"/>
<pin id="525" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_106/7 "/>
</bind>
</comp>

<comp id="527" class="1004" name="tmp_154_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="8" slack="1"/>
<pin id="529" dir="0" index="1" bw="1" slack="0"/>
<pin id="530" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_154/8 "/>
</bind>
</comp>

<comp id="532" class="1004" name="tmp_155_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="8" slack="1"/>
<pin id="534" dir="0" index="1" bw="1" slack="0"/>
<pin id="535" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_155/8 "/>
</bind>
</comp>

<comp id="537" class="1004" name="or_cond6_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="1" slack="0"/>
<pin id="539" dir="0" index="1" bw="1" slack="0"/>
<pin id="540" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond6/8 "/>
</bind>
</comp>

<comp id="543" class="1004" name="or_cond7_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="1" slack="0"/>
<pin id="545" dir="0" index="1" bw="1" slack="0"/>
<pin id="546" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond7/8 "/>
</bind>
</comp>

<comp id="549" class="1004" name="tmp_176_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="32" slack="0"/>
<pin id="551" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_176/9 "/>
</bind>
</comp>

<comp id="553" class="1004" name="tmp_177_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="19" slack="5"/>
<pin id="555" dir="0" index="1" bw="20" slack="0"/>
<pin id="556" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_177/9 "/>
</bind>
</comp>

<comp id="558" class="1004" name="tmp_189_cast_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="20" slack="0"/>
<pin id="560" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_189_cast/9 "/>
</bind>
</comp>

<comp id="563" class="1004" name="tmp_160_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="32" slack="0"/>
<pin id="565" dir="0" index="1" bw="32" slack="1"/>
<pin id="566" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_160/10 "/>
</bind>
</comp>

<comp id="569" class="1004" name="tmp_178_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="32" slack="0"/>
<pin id="571" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_178/11 "/>
</bind>
</comp>

<comp id="573" class="1004" name="tmp_179_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="19" slack="7"/>
<pin id="575" dir="0" index="1" bw="20" slack="0"/>
<pin id="576" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_179/11 "/>
</bind>
</comp>

<comp id="578" class="1004" name="tmp_190_cast_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="20" slack="0"/>
<pin id="580" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_190_cast/11 "/>
</bind>
</comp>

<comp id="583" class="1004" name="tmp_162_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="32" slack="0"/>
<pin id="585" dir="0" index="1" bw="32" slack="1"/>
<pin id="586" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_162/12 "/>
</bind>
</comp>

<comp id="589" class="1004" name="tmp_163_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="32" slack="3"/>
<pin id="591" dir="0" index="1" bw="32" slack="1"/>
<pin id="592" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_163/12 "/>
</bind>
</comp>

<comp id="595" class="1004" name="tmp_164_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="32" slack="0"/>
<pin id="597" dir="0" index="1" bw="32" slack="0"/>
<pin id="598" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_164/13 "/>
</bind>
</comp>

<comp id="601" class="1004" name="tmp_165_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="32" slack="0"/>
<pin id="603" dir="0" index="1" bw="32" slack="0"/>
<pin id="604" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_165/13 "/>
</bind>
</comp>

<comp id="607" class="1004" name="tmp_166_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="32" slack="1"/>
<pin id="609" dir="0" index="1" bw="1" slack="0"/>
<pin id="610" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_166/14 "/>
</bind>
</comp>

<comp id="613" class="1004" name="tmp_180_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="32" slack="5"/>
<pin id="615" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_180/14 "/>
</bind>
</comp>

<comp id="618" class="1004" name="exitcond1_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="10" slack="0"/>
<pin id="620" dir="0" index="1" bw="10" slack="0"/>
<pin id="621" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/15 "/>
</bind>
</comp>

<comp id="624" class="1004" name="i_17_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="10" slack="0"/>
<pin id="626" dir="0" index="1" bw="1" slack="0"/>
<pin id="627" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_17/15 "/>
</bind>
</comp>

<comp id="630" class="1004" name="tmp_159_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="19" slack="0"/>
<pin id="632" dir="0" index="1" bw="10" slack="0"/>
<pin id="633" dir="0" index="2" bw="1" slack="0"/>
<pin id="634" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_159/15 "/>
</bind>
</comp>

<comp id="638" class="1004" name="tmp_182_cast_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="19" slack="0"/>
<pin id="640" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_182_cast/15 "/>
</bind>
</comp>

<comp id="642" class="1004" name="exitcond_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="10" slack="0"/>
<pin id="644" dir="0" index="1" bw="10" slack="0"/>
<pin id="645" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/16 "/>
</bind>
</comp>

<comp id="648" class="1004" name="j_16_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="10" slack="0"/>
<pin id="650" dir="0" index="1" bw="1" slack="0"/>
<pin id="651" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_16/16 "/>
</bind>
</comp>

<comp id="654" class="1004" name="tmp_150_cast_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="10" slack="0"/>
<pin id="656" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_150_cast/16 "/>
</bind>
</comp>

<comp id="658" class="1004" name="tmp_169_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="19" slack="1"/>
<pin id="660" dir="0" index="1" bw="10" slack="0"/>
<pin id="661" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_169/16 "/>
</bind>
</comp>

<comp id="663" class="1004" name="tmp_186_cast_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="20" slack="0"/>
<pin id="665" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_186_cast/16 "/>
</bind>
</comp>

<comp id="669" class="1004" name="root_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="8" slack="0"/>
<pin id="671" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="root/18 "/>
</bind>
</comp>

<comp id="673" class="1004" name="tmp_173_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="32" slack="0"/>
<pin id="675" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_173/19 "/>
</bind>
</comp>

<comp id="677" class="1004" name="tmp_174_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="19" slack="4"/>
<pin id="679" dir="0" index="1" bw="20" slack="0"/>
<pin id="680" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_174/19 "/>
</bind>
</comp>

<comp id="682" class="1004" name="tmp_188_cast_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="20" slack="0"/>
<pin id="684" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_188_cast/19 "/>
</bind>
</comp>

<comp id="687" class="1004" name="tmp_157_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="32" slack="0"/>
<pin id="689" dir="0" index="1" bw="32" slack="1"/>
<pin id="690" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_157/20 "/>
</bind>
</comp>

<comp id="693" class="1004" name="tmp_175_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="32" slack="1"/>
<pin id="695" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_175/20 "/>
</bind>
</comp>

<comp id="698" class="1005" name="i_cast8_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="32" slack="1"/>
<pin id="700" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_cast8 "/>
</bind>
</comp>

<comp id="706" class="1005" name="i_15_reg_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="10" slack="0"/>
<pin id="708" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_15 "/>
</bind>
</comp>

<comp id="711" class="1005" name="tmp_175_cast_reg_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="20" slack="1"/>
<pin id="713" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="tmp_175_cast "/>
</bind>
</comp>

<comp id="716" class="1005" name="label_reg_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="32" slack="0"/>
<pin id="718" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="label "/>
</bind>
</comp>

<comp id="726" class="1005" name="j_13_reg_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="10" slack="0"/>
<pin id="728" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="j_13 "/>
</bind>
</comp>

<comp id="734" class="1005" name="i_16_reg_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="10" slack="0"/>
<pin id="736" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_16 "/>
</bind>
</comp>

<comp id="739" class="1005" name="tmp_177_cast_reg_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="20" slack="1"/>
<pin id="741" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="tmp_177_cast "/>
</bind>
</comp>

<comp id="748" class="1005" name="tmp_s_reg_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="1" slack="1"/>
<pin id="750" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="753" class="1005" name="tmp_179_cast_reg_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="20" slack="1"/>
<pin id="755" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="tmp_179_cast "/>
</bind>
</comp>

<comp id="761" class="1005" name="j_15_reg_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="10" slack="0"/>
<pin id="763" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="j_15 "/>
</bind>
</comp>

<comp id="766" class="1005" name="markersGen_addr_1_reg_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="18" slack="1"/>
<pin id="768" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="markersGen_addr_1 "/>
</bind>
</comp>

<comp id="771" class="1005" name="markersGen_addr_2_reg_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="18" slack="2"/>
<pin id="773" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opset="markersGen_addr_2 "/>
</bind>
</comp>

<comp id="777" class="1005" name="sureForeground_addr_reg_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="18" slack="1"/>
<pin id="779" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="sureForeground_addr "/>
</bind>
</comp>

<comp id="782" class="1005" name="sureForeground_load_reg_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="1" slack="8"/>
<pin id="784" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="sureForeground_load "/>
</bind>
</comp>

<comp id="786" class="1005" name="tmp_145_reg_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="1" slack="1"/>
<pin id="788" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_145 "/>
</bind>
</comp>

<comp id="791" class="1005" name="markersGen_addr_reg_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="18" slack="1"/>
<pin id="793" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="markersGen_addr "/>
</bind>
</comp>

<comp id="796" class="1005" name="rootLeft_3_reg_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="8" slack="1"/>
<pin id="798" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="rootLeft_3 "/>
</bind>
</comp>

<comp id="802" class="1005" name="rootLeft_3_cast_reg_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="32" slack="2"/>
<pin id="804" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="rootLeft_3_cast "/>
</bind>
</comp>

<comp id="807" class="1005" name="rootAbove_3_reg_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="8" slack="1"/>
<pin id="809" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="rootAbove_3 "/>
</bind>
</comp>

<comp id="813" class="1005" name="rootAbove_3_cast_reg_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="32" slack="4"/>
<pin id="815" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="rootAbove_3_cast "/>
</bind>
</comp>

<comp id="818" class="1005" name="tmp_149_reg_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="1" slack="7"/>
<pin id="820" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_149 "/>
</bind>
</comp>

<comp id="822" class="1005" name="or_cond6_reg_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="1" slack="6"/>
<pin id="824" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond6 "/>
</bind>
</comp>

<comp id="826" class="1005" name="or_cond7_reg_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="1" slack="6"/>
<pin id="828" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond7 "/>
</bind>
</comp>

<comp id="830" class="1005" name="tmp_189_cast_reg_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="64" slack="1"/>
<pin id="832" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_189_cast "/>
</bind>
</comp>

<comp id="835" class="1005" name="equivLabels_parent_a_2_reg_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="18" slack="1"/>
<pin id="837" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="equivLabels_parent_a_2 "/>
</bind>
</comp>

<comp id="843" class="1005" name="equivLabels_child_ad_1_reg_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="18" slack="2"/>
<pin id="845" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opset="equivLabels_child_ad_1 "/>
</bind>
</comp>

<comp id="849" class="1005" name="tmp_190_cast_reg_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="64" slack="1"/>
<pin id="851" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_190_cast "/>
</bind>
</comp>

<comp id="854" class="1005" name="equivLabels_parent_a_3_reg_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="18" slack="1"/>
<pin id="856" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="equivLabels_parent_a_3 "/>
</bind>
</comp>

<comp id="859" class="1005" name="rootAbove_2_reg_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="32" slack="1"/>
<pin id="861" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="rootAbove_2 "/>
</bind>
</comp>

<comp id="867" class="1005" name="equivLabels_child_ad_2_reg_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="18" slack="1"/>
<pin id="869" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="equivLabels_child_ad_2 "/>
</bind>
</comp>

<comp id="872" class="1005" name="tmp_163_reg_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="1" slack="2"/>
<pin id="874" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_163 "/>
</bind>
</comp>

<comp id="876" class="1005" name="equivLabels_child_lo_reg_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="32" slack="1"/>
<pin id="878" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="equivLabels_child_lo "/>
</bind>
</comp>

<comp id="881" class="1005" name="tmp_164_reg_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="1" slack="1"/>
<pin id="883" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_164 "/>
</bind>
</comp>

<comp id="885" class="1005" name="tmp_165_reg_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="1" slack="1"/>
<pin id="887" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_165 "/>
</bind>
</comp>

<comp id="892" class="1005" name="i_17_reg_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="10" slack="0"/>
<pin id="894" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_17 "/>
</bind>
</comp>

<comp id="897" class="1005" name="tmp_182_cast_reg_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="20" slack="1"/>
<pin id="899" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="tmp_182_cast "/>
</bind>
</comp>

<comp id="906" class="1005" name="j_16_reg_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="10" slack="0"/>
<pin id="908" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="j_16 "/>
</bind>
</comp>

<comp id="911" class="1005" name="markersGen_addr_3_reg_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="18" slack="1"/>
<pin id="913" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="markersGen_addr_3 "/>
</bind>
</comp>

<comp id="917" class="1005" name="sureForeground_addr_1_reg_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="18" slack="1"/>
<pin id="919" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="sureForeground_addr_1 "/>
</bind>
</comp>

<comp id="922" class="1005" name="sureForeground_load_1_reg_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="1" slack="3"/>
<pin id="924" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="sureForeground_load_1 "/>
</bind>
</comp>

<comp id="926" class="1005" name="root_reg_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="32" slack="1"/>
<pin id="928" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="root "/>
</bind>
</comp>

<comp id="931" class="1005" name="equivLabels_parent_a_4_reg_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="18" slack="1"/>
<pin id="933" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="equivLabels_parent_a_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="33"><net_src comp="4" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="37"><net_src comp="4" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="41"><net_src comp="20" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="47"><net_src comp="22" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="53"><net_src comp="22" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="59"><net_src comp="42" pin="3"/><net_sink comp="54" pin=0"/></net>

<net id="65"><net_src comp="24" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="66"><net_src comp="48" pin="3"/><net_sink comp="60" pin=0"/></net>

<net id="72"><net_src comp="2" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="73"><net_src comp="22" pin="0"/><net_sink comp="67" pin=1"/></net>

<net id="79"><net_src comp="2" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="22" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="86"><net_src comp="0" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="87"><net_src comp="22" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="93"><net_src comp="81" pin="3"/><net_sink comp="88" pin=0"/></net>

<net id="99"><net_src comp="2" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="22" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="106"><net_src comp="94" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="116"><net_src comp="22" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="117"><net_src comp="111" pin="3"/><net_sink comp="54" pin=0"/></net>

<net id="123"><net_src comp="22" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="124"><net_src comp="118" pin="3"/><net_sink comp="54" pin=0"/></net>

<net id="130"><net_src comp="22" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="136"><net_src comp="22" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="137"><net_src comp="131" pin="3"/><net_sink comp="54" pin=0"/></net>

<net id="143"><net_src comp="22" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="138" pin="3"/><net_sink comp="60" pin=2"/></net>

<net id="154"><net_src comp="2" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="22" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="161"><net_src comp="0" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="22" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="163"><net_src comp="156" pin="3"/><net_sink comp="88" pin=0"/></net>

<net id="169"><net_src comp="22" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="170"><net_src comp="164" pin="3"/><net_sink comp="54" pin=0"/></net>

<net id="174"><net_src comp="6" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="181"><net_src comp="171" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="185"><net_src comp="6" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="192"><net_src comp="182" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="196"><net_src comp="6" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="203"><net_src comp="193" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="207"><net_src comp="6" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="214"><net_src comp="204" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="208" pin="4"/><net_sink comp="204" pin=0"/></net>

<net id="219"><net_src comp="216" pin="1"/><net_sink comp="54" pin=1"/></net>

<net id="226"><net_src comp="220" pin="4"/><net_sink comp="216" pin=0"/></net>

<net id="230"><net_src comp="227" pin="1"/><net_sink comp="54" pin=1"/></net>

<net id="237"><net_src comp="231" pin="4"/><net_sink comp="227" pin=0"/></net>

<net id="249"><net_src comp="241" pin="6"/><net_sink comp="101" pin=4"/></net>

<net id="253"><net_src comp="6" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="260"><net_src comp="250" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="264"><net_src comp="6" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="271"><net_src comp="261" pin="1"/><net_sink comp="265" pin=2"/></net>

<net id="281"><net_src comp="275" pin="4"/><net_sink comp="272" pin=0"/></net>

<net id="285"><net_src comp="54" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="287"><net_src comp="282" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="291"><net_src comp="175" pin="4"/><net_sink comp="288" pin=0"/></net>

<net id="296"><net_src comp="175" pin="4"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="8" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="302"><net_src comp="175" pin="4"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="14" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="309"><net_src comp="16" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="310"><net_src comp="175" pin="4"/><net_sink comp="304" pin=1"/></net>

<net id="311"><net_src comp="18" pin="0"/><net_sink comp="304" pin=2"/></net>

<net id="315"><net_src comp="304" pin="3"/><net_sink comp="312" pin=0"/></net>

<net id="320"><net_src comp="20" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="325"><net_src comp="186" pin="4"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="8" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="331"><net_src comp="186" pin="4"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="14" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="336"><net_src comp="186" pin="4"/><net_sink comp="333" pin=0"/></net>

<net id="341"><net_src comp="333" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="345"><net_src comp="337" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="42" pin=2"/></net>

<net id="347"><net_src comp="342" pin="1"/><net_sink comp="48" pin=2"/></net>

<net id="352"><net_src comp="197" pin="4"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="8" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="358"><net_src comp="197" pin="4"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="14" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="365"><net_src comp="16" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="366"><net_src comp="197" pin="4"/><net_sink comp="360" pin=1"/></net>

<net id="367"><net_src comp="18" pin="0"/><net_sink comp="360" pin=2"/></net>

<net id="371"><net_src comp="360" pin="3"/><net_sink comp="368" pin=0"/></net>

<net id="376"><net_src comp="197" pin="4"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="6" pin="0"/><net_sink comp="372" pin=1"/></net>

<net id="382"><net_src comp="197" pin="4"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="26" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="389"><net_src comp="16" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="390"><net_src comp="378" pin="2"/><net_sink comp="384" pin=1"/></net>

<net id="391"><net_src comp="18" pin="0"/><net_sink comp="384" pin=2"/></net>

<net id="395"><net_src comp="384" pin="3"/><net_sink comp="392" pin=0"/></net>

<net id="400"><net_src comp="208" pin="4"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="8" pin="0"/><net_sink comp="396" pin=1"/></net>

<net id="406"><net_src comp="208" pin="4"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="14" pin="0"/><net_sink comp="402" pin=1"/></net>

<net id="411"><net_src comp="208" pin="4"/><net_sink comp="408" pin=0"/></net>

<net id="416"><net_src comp="408" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="420"><net_src comp="412" pin="2"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="67" pin=2"/></net>

<net id="426"><net_src comp="408" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="430"><net_src comp="422" pin="2"/><net_sink comp="427" pin=0"/></net>

<net id="431"><net_src comp="427" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="432"><net_src comp="427" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="437"><net_src comp="204" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="438"><net_src comp="6" pin="0"/><net_sink comp="433" pin=1"/></net>

<net id="443"><net_src comp="204" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="444"><net_src comp="26" pin="0"/><net_sink comp="439" pin=1"/></net>

<net id="448"><net_src comp="439" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="453"><net_src comp="445" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="457"><net_src comp="449" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="458"><net_src comp="454" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="464"><net_src comp="101" pin="3"/><net_sink comp="459" pin=1"/></net>

<net id="465"><net_src comp="28" pin="0"/><net_sink comp="459" pin=2"/></net>

<net id="469"><net_src comp="459" pin="3"/><net_sink comp="466" pin=0"/></net>

<net id="475"><net_src comp="101" pin="7"/><net_sink comp="470" pin=1"/></net>

<net id="476"><net_src comp="28" pin="0"/><net_sink comp="470" pin=2"/></net>

<net id="480"><net_src comp="470" pin="3"/><net_sink comp="477" pin=0"/></net>

<net id="485"><net_src comp="470" pin="3"/><net_sink comp="481" pin=0"/></net>

<net id="486"><net_src comp="459" pin="3"/><net_sink comp="481" pin=1"/></net>

<net id="491"><net_src comp="481" pin="2"/><net_sink comp="487" pin=0"/></net>

<net id="492"><net_src comp="28" pin="0"/><net_sink comp="487" pin=1"/></net>

<net id="496"><net_src comp="493" pin="1"/><net_sink comp="54" pin=1"/></net>

<net id="500"><net_src comp="493" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="505"><net_src comp="493" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="510"><net_src comp="502" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="514"><net_src comp="506" pin="2"/><net_sink comp="511" pin=0"/></net>

<net id="515"><net_src comp="511" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="520"><net_src comp="20" pin="0"/><net_sink comp="516" pin=0"/></net>

<net id="521"><net_src comp="493" pin="1"/><net_sink comp="516" pin=1"/></net>

<net id="526"><net_src comp="516" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="531"><net_src comp="28" pin="0"/><net_sink comp="527" pin=1"/></net>

<net id="536"><net_src comp="28" pin="0"/><net_sink comp="532" pin=1"/></net>

<net id="541"><net_src comp="527" pin="2"/><net_sink comp="537" pin=0"/></net>

<net id="542"><net_src comp="532" pin="2"/><net_sink comp="537" pin=1"/></net>

<net id="547"><net_src comp="527" pin="2"/><net_sink comp="543" pin=0"/></net>

<net id="548"><net_src comp="532" pin="2"/><net_sink comp="543" pin=1"/></net>

<net id="552"><net_src comp="220" pin="4"/><net_sink comp="549" pin=0"/></net>

<net id="557"><net_src comp="549" pin="1"/><net_sink comp="553" pin=1"/></net>

<net id="561"><net_src comp="553" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="567"><net_src comp="54" pin="3"/><net_sink comp="563" pin=0"/></net>

<net id="568"><net_src comp="216" pin="1"/><net_sink comp="563" pin=1"/></net>

<net id="572"><net_src comp="231" pin="4"/><net_sink comp="569" pin=0"/></net>

<net id="577"><net_src comp="569" pin="1"/><net_sink comp="573" pin=1"/></net>

<net id="581"><net_src comp="573" pin="2"/><net_sink comp="578" pin=0"/></net>

<net id="582"><net_src comp="578" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="587"><net_src comp="54" pin="3"/><net_sink comp="583" pin=0"/></net>

<net id="588"><net_src comp="227" pin="1"/><net_sink comp="583" pin=1"/></net>

<net id="593"><net_src comp="216" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="594"><net_src comp="227" pin="1"/><net_sink comp="589" pin=1"/></net>

<net id="599"><net_src comp="60" pin="3"/><net_sink comp="595" pin=0"/></net>

<net id="600"><net_src comp="60" pin="7"/><net_sink comp="595" pin=1"/></net>

<net id="605"><net_src comp="60" pin="3"/><net_sink comp="601" pin=0"/></net>

<net id="606"><net_src comp="60" pin="7"/><net_sink comp="601" pin=1"/></net>

<net id="611"><net_src comp="20" pin="0"/><net_sink comp="607" pin=1"/></net>

<net id="612"><net_src comp="607" pin="2"/><net_sink comp="60" pin=4"/></net>

<net id="616"><net_src comp="216" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="622"><net_src comp="254" pin="4"/><net_sink comp="618" pin=0"/></net>

<net id="623"><net_src comp="8" pin="0"/><net_sink comp="618" pin=1"/></net>

<net id="628"><net_src comp="254" pin="4"/><net_sink comp="624" pin=0"/></net>

<net id="629"><net_src comp="14" pin="0"/><net_sink comp="624" pin=1"/></net>

<net id="635"><net_src comp="16" pin="0"/><net_sink comp="630" pin=0"/></net>

<net id="636"><net_src comp="254" pin="4"/><net_sink comp="630" pin=1"/></net>

<net id="637"><net_src comp="18" pin="0"/><net_sink comp="630" pin=2"/></net>

<net id="641"><net_src comp="630" pin="3"/><net_sink comp="638" pin=0"/></net>

<net id="646"><net_src comp="265" pin="4"/><net_sink comp="642" pin=0"/></net>

<net id="647"><net_src comp="8" pin="0"/><net_sink comp="642" pin=1"/></net>

<net id="652"><net_src comp="265" pin="4"/><net_sink comp="648" pin=0"/></net>

<net id="653"><net_src comp="14" pin="0"/><net_sink comp="648" pin=1"/></net>

<net id="657"><net_src comp="265" pin="4"/><net_sink comp="654" pin=0"/></net>

<net id="662"><net_src comp="654" pin="1"/><net_sink comp="658" pin=1"/></net>

<net id="666"><net_src comp="658" pin="2"/><net_sink comp="663" pin=0"/></net>

<net id="667"><net_src comp="663" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="668"><net_src comp="663" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="672"><net_src comp="101" pin="3"/><net_sink comp="669" pin=0"/></net>

<net id="676"><net_src comp="275" pin="4"/><net_sink comp="673" pin=0"/></net>

<net id="681"><net_src comp="673" pin="1"/><net_sink comp="677" pin=1"/></net>

<net id="685"><net_src comp="677" pin="2"/><net_sink comp="682" pin=0"/></net>

<net id="686"><net_src comp="682" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="691"><net_src comp="54" pin="3"/><net_sink comp="687" pin=0"/></net>

<net id="692"><net_src comp="272" pin="1"/><net_sink comp="687" pin=1"/></net>

<net id="696"><net_src comp="272" pin="1"/><net_sink comp="693" pin=0"/></net>

<net id="697"><net_src comp="693" pin="1"/><net_sink comp="101" pin=4"/></net>

<net id="701"><net_src comp="288" pin="1"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="54" pin=1"/></net>

<net id="709"><net_src comp="298" pin="2"/><net_sink comp="706" pin=0"/></net>

<net id="710"><net_src comp="706" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="714"><net_src comp="312" pin="1"/><net_sink comp="711" pin=0"/></net>

<net id="715"><net_src comp="711" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="719"><net_src comp="38" pin="1"/><net_sink comp="716" pin=0"/></net>

<net id="720"><net_src comp="716" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="721"><net_src comp="716" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="722"><net_src comp="716" pin="1"/><net_sink comp="522" pin=1"/></net>

<net id="729"><net_src comp="327" pin="2"/><net_sink comp="726" pin=0"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="737"><net_src comp="354" pin="2"/><net_sink comp="734" pin=0"/></net>

<net id="738"><net_src comp="734" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="742"><net_src comp="368" pin="1"/><net_sink comp="739" pin=0"/></net>

<net id="743"><net_src comp="739" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="744"><net_src comp="739" pin="1"/><net_sink comp="449" pin=1"/></net>

<net id="745"><net_src comp="739" pin="1"/><net_sink comp="506" pin=1"/></net>

<net id="746"><net_src comp="739" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="747"><net_src comp="739" pin="1"/><net_sink comp="573" pin=0"/></net>

<net id="751"><net_src comp="372" pin="2"/><net_sink comp="748" pin=0"/></net>

<net id="752"><net_src comp="748" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="756"><net_src comp="392" pin="1"/><net_sink comp="753" pin=0"/></net>

<net id="757"><net_src comp="753" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="764"><net_src comp="402" pin="2"/><net_sink comp="761" pin=0"/></net>

<net id="765"><net_src comp="761" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="769"><net_src comp="67" pin="3"/><net_sink comp="766" pin=0"/></net>

<net id="770"><net_src comp="766" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="774"><net_src comp="74" pin="3"/><net_sink comp="771" pin=0"/></net>

<net id="775"><net_src comp="771" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="776"><net_src comp="771" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="780"><net_src comp="81" pin="3"/><net_sink comp="777" pin=0"/></net>

<net id="781"><net_src comp="777" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="785"><net_src comp="88" pin="3"/><net_sink comp="782" pin=0"/></net>

<net id="789"><net_src comp="433" pin="2"/><net_sink comp="786" pin=0"/></net>

<net id="790"><net_src comp="786" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="794"><net_src comp="94" pin="3"/><net_sink comp="791" pin=0"/></net>

<net id="795"><net_src comp="791" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="799"><net_src comp="459" pin="3"/><net_sink comp="796" pin=0"/></net>

<net id="800"><net_src comp="796" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="801"><net_src comp="796" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="805"><net_src comp="466" pin="1"/><net_sink comp="802" pin=0"/></net>

<net id="806"><net_src comp="802" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="810"><net_src comp="470" pin="3"/><net_sink comp="807" pin=0"/></net>

<net id="811"><net_src comp="807" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="812"><net_src comp="807" pin="1"/><net_sink comp="241" pin=4"/></net>

<net id="816"><net_src comp="477" pin="1"/><net_sink comp="813" pin=0"/></net>

<net id="817"><net_src comp="813" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="821"><net_src comp="487" pin="2"/><net_sink comp="818" pin=0"/></net>

<net id="825"><net_src comp="537" pin="2"/><net_sink comp="822" pin=0"/></net>

<net id="829"><net_src comp="543" pin="2"/><net_sink comp="826" pin=0"/></net>

<net id="833"><net_src comp="558" pin="1"/><net_sink comp="830" pin=0"/></net>

<net id="834"><net_src comp="830" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="838"><net_src comp="118" pin="3"/><net_sink comp="835" pin=0"/></net>

<net id="839"><net_src comp="835" pin="1"/><net_sink comp="54" pin=0"/></net>

<net id="846"><net_src comp="125" pin="3"/><net_sink comp="843" pin=0"/></net>

<net id="847"><net_src comp="843" pin="1"/><net_sink comp="60" pin=0"/></net>

<net id="848"><net_src comp="843" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="852"><net_src comp="578" pin="1"/><net_sink comp="849" pin=0"/></net>

<net id="853"><net_src comp="849" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="857"><net_src comp="131" pin="3"/><net_sink comp="854" pin=0"/></net>

<net id="858"><net_src comp="854" pin="1"/><net_sink comp="54" pin=0"/></net>

<net id="862"><net_src comp="54" pin="3"/><net_sink comp="859" pin=0"/></net>

<net id="863"><net_src comp="859" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="870"><net_src comp="138" pin="3"/><net_sink comp="867" pin=0"/></net>

<net id="871"><net_src comp="867" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="875"><net_src comp="589" pin="2"/><net_sink comp="872" pin=0"/></net>

<net id="879"><net_src comp="60" pin="3"/><net_sink comp="876" pin=0"/></net>

<net id="880"><net_src comp="876" pin="1"/><net_sink comp="607" pin=0"/></net>

<net id="884"><net_src comp="595" pin="2"/><net_sink comp="881" pin=0"/></net>

<net id="888"><net_src comp="601" pin="2"/><net_sink comp="885" pin=0"/></net>

<net id="895"><net_src comp="624" pin="2"/><net_sink comp="892" pin=0"/></net>

<net id="896"><net_src comp="892" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="900"><net_src comp="638" pin="1"/><net_sink comp="897" pin=0"/></net>

<net id="901"><net_src comp="897" pin="1"/><net_sink comp="658" pin=0"/></net>

<net id="902"><net_src comp="897" pin="1"/><net_sink comp="677" pin=0"/></net>

<net id="909"><net_src comp="648" pin="2"/><net_sink comp="906" pin=0"/></net>

<net id="910"><net_src comp="906" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="914"><net_src comp="149" pin="3"/><net_sink comp="911" pin=0"/></net>

<net id="915"><net_src comp="911" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="916"><net_src comp="911" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="920"><net_src comp="156" pin="3"/><net_sink comp="917" pin=0"/></net>

<net id="921"><net_src comp="917" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="925"><net_src comp="88" pin="3"/><net_sink comp="922" pin=0"/></net>

<net id="929"><net_src comp="669" pin="1"/><net_sink comp="926" pin=0"/></net>

<net id="930"><net_src comp="926" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="934"><net_src comp="164" pin="3"/><net_sink comp="931" pin=0"/></net>

<net id="935"><net_src comp="931" pin="1"/><net_sink comp="54" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: markersGen | {7 14 20 }
 - Input state : 
	Port: connectedComponents : sureForeground | {5 6 16 17 }
	Port: connectedComponents : markersGen | {6 7 17 18 }
  - Chain level:
	State 1
	State 2
		i_cast8 : 1
		exitcond5 : 1
		i_15 : 1
		StgValue_29 : 2
		tmp : 1
		tmp_175_cast : 2
		StgValue_34 : 1
	State 3
		exitcond4 : 1
		j_13 : 1
		StgValue_40 : 2
		tmp_142_cast : 1
		tmp_158 : 2
		tmp_180_cast : 3
		equivLabels_parent_a : 4
		equivLabels_child_ad : 4
		StgValue_46 : 5
		StgValue_47 : 5
	State 4
		exitcond3 : 1
		i_16 : 1
		StgValue_54 : 2
		tmp_153 : 1
		tmp_177_cast : 2
		tmp_s : 1
		tmp_141 : 1
		tmp_156 : 2
		tmp_179_cast : 3
	State 5
		exitcond2 : 1
		j_15 : 1
		StgValue_67 : 2
		tmp_143_cast : 1
		tmp_161 : 2
		tmp_183_cast : 3
		markersGen_addr_1 : 4
		tmp_167 : 2
		tmp_184_cast : 3
		markersGen_addr_2 : 4
		sureForeground_addr : 4
		sureForeground_load : 5
	State 6
		StgValue_79 : 1
		tmp_147_cast : 1
		tmp_168 : 2
		tmp_185_cast : 3
		markersGen_addr : 4
		markersGen_load : 5
	State 7
		rootLeft_3 : 1
		rootLeft_3_cast : 2
		rootAbove_3 : 1
		rootAbove_3_cast : 2
		tmp_148 : 2
		tmp_149 : 2
		StgValue_96 : 3
		tmp_170 : 1
		StgValue_99 : 2
		tmp_171 : 1
		tmp_172 : 2
		tmp_187_cast : 3
		equivLabels_parent_a_1 : 4
		StgValue_104 : 5
		label_1 : 1
		StgValue_106 : 2
	State 8
		or_cond6 : 1
		StgValue_111 : 1
		or_cond7 : 1
		StgValue_113 : 1
	State 9
		tmp_176 : 1
		tmp_177 : 2
		tmp_189_cast : 3
		equivLabels_parent_a_2 : 4
		rootLeft_2 : 5
	State 10
		tmp_160 : 1
		StgValue_123 : 2
	State 11
		tmp_178 : 1
		tmp_179 : 2
		tmp_190_cast : 3
		equivLabels_parent_a_3 : 4
		rootAbove_2 : 5
	State 12
		tmp_162 : 1
		StgValue_134 : 2
		StgValue_137 : 1
		equivLabels_child_lo_1 : 1
	State 13
		tmp_164 : 1
		StgValue_143 : 2
		tmp_165 : 1
		StgValue_146 : 2
	State 14
		StgValue_150 : 1
		storemerge1 : 1
		StgValue_157 : 2
	State 15
		exitcond1 : 1
		i_17 : 1
		StgValue_164 : 2
		tmp_159 : 1
		tmp_182_cast : 2
	State 16
		exitcond : 1
		j_16 : 1
		StgValue_173 : 2
		tmp_150_cast : 1
		tmp_169 : 2
		tmp_186_cast : 3
		markersGen_addr_3 : 4
		sureForeground_addr_1 : 4
		sureForeground_load_1 : 5
	State 17
		StgValue_182 : 1
	State 18
		root : 1
	State 19
		tmp_173 : 1
		tmp_174 : 2
		tmp_188_cast : 3
		equivLabels_parent_a_4 : 4
		root_1 : 5
	State 20
		tmp_157 : 1
		StgValue_195 : 2
		StgValue_197 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|          |       i_15_fu_298       |    0    |    17   |
|          |       j_13_fu_327       |    0    |    17   |
|          |      tmp_158_fu_337     |    0    |    26   |
|          |       i_16_fu_354       |    0    |    17   |
|          |      tmp_141_fu_378     |    0    |    17   |
|          |       j_15_fu_402       |    0    |    17   |
|          |      tmp_161_fu_412     |    0    |    26   |
|          |      tmp_167_fu_422     |    0    |    26   |
|          |      tmp_146_fu_439     |    0    |    17   |
|    add   |      tmp_168_fu_449     |    0    |    26   |
|          |      tmp_172_fu_506     |    0    |    27   |
|          |      label_1_fu_516     |    0    |    39   |
|          |      tmp_177_fu_553     |    0    |    27   |
|          |      tmp_179_fu_573     |    0    |    27   |
|          |      tmp_166_fu_607     |    0    |    39   |
|          |       i_17_fu_624       |    0    |    17   |
|          |       j_16_fu_648       |    0    |    17   |
|          |      tmp_169_fu_658     |    0    |    26   |
|          |      tmp_174_fu_677     |    0    |    27   |
|----------|-------------------------|---------|---------|
|          |     exitcond5_fu_292    |    0    |    13   |
|          |     exitcond4_fu_321    |    0    |    13   |
|          |     exitcond3_fu_348    |    0    |    13   |
|          |       tmp_s_fu_372      |    0    |    13   |
|          |     exitcond2_fu_396    |    0    |    13   |
|          |      tmp_145_fu_433     |    0    |    13   |
|          |      tmp_149_fu_487     |    0    |    11   |
|          |      tmp_154_fu_527     |    0    |    11   |
|   icmp   |      tmp_155_fu_532     |    0    |    11   |
|          |      tmp_160_fu_563     |    0    |    18   |
|          |      tmp_162_fu_583     |    0    |    18   |
|          |      tmp_163_fu_589     |    0    |    18   |
|          |      tmp_164_fu_595     |    0    |    18   |
|          |      tmp_165_fu_601     |    0    |    18   |
|          |     exitcond1_fu_618    |    0    |    13   |
|          |     exitcond_fu_642     |    0    |    13   |
|          |      tmp_157_fu_687     |    0    |    18   |
|----------|-------------------------|---------|---------|
|    or    |      tmp_148_fu_481     |    0    |    15   |
|          |     or_cond7_fu_543     |    0    |    8    |
|----------|-------------------------|---------|---------|
|  select  |    rootLeft_3_fu_459    |    0    |    8    |
|          |    rootAbove_3_fu_470   |    0    |    8    |
|----------|-------------------------|---------|---------|
|    and   |     or_cond6_fu_537     |    0    |    8    |
|----------|-------------------------|---------|---------|
|          |      i_cast8_fu_288     |    0    |    0    |
|          |   tmp_175_cast_fu_312   |    0    |    0    |
|          |   tmp_142_cast_fu_333   |    0    |    0    |
|          |   tmp_180_cast_fu_342   |    0    |    0    |
|          |   tmp_177_cast_fu_368   |    0    |    0    |
|          |   tmp_143_cast_fu_408   |    0    |    0    |
|   zext   |   tmp_184_cast_fu_427   |    0    |    0    |
|          |   tmp_185_cast_fu_454   |    0    |    0    |
|          |  rootLeft_3_cast_fu_466 |    0    |    0    |
|          | rootAbove_3_cast_fu_477 |    0    |    0    |
|          |   tmp_182_cast_fu_638   |    0    |    0    |
|          |   tmp_150_cast_fu_654   |    0    |    0    |
|          |   tmp_186_cast_fu_663   |    0    |    0    |
|          |       root_fu_669       |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |        tmp_fu_304       |    0    |    0    |
|bitconcatenate|      tmp_153_fu_360     |    0    |    0    |
|          |      tmp_156_fu_384     |    0    |    0    |
|          |      tmp_159_fu_630     |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |   tmp_179_cast_fu_392   |    0    |    0    |
|          |   tmp_183_cast_fu_417   |    0    |    0    |
|          |   tmp_147_cast_fu_445   |    0    |    0    |
|   sext   |   tmp_187_cast_fu_511   |    0    |    0    |
|          |   tmp_189_cast_fu_558   |    0    |    0    |
|          |   tmp_190_cast_fu_578   |    0    |    0    |
|          |   tmp_188_cast_fu_682   |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |      tmp_170_fu_497     |    0    |    0    |
|          |      tmp_171_fu_502     |    0    |    0    |
|          |      tmp_176_fu_549     |    0    |    0    |
|   trunc  |      tmp_178_fu_569     |    0    |    0    |
|          |      tmp_180_fu_613     |    0    |    0    |
|          |      tmp_173_fu_673     |    0    |    0    |
|          |      tmp_175_fu_693     |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |   744   |
|----------|-------------------------|---------|---------|

Memories:
+------------------+--------+--------+--------+
|                  |  BRAM  |   FF   |   LUT  |
+------------------+--------+--------+--------+
| equivLabels_child|   512  |    0   |    0   |
|equivLabels_parent|   512  |    0   |    0   |
+------------------+--------+--------+--------+
|       Total      |  1024  |    0   |    0   |
+------------------+--------+--------+--------+

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|equivLabels_child_ad_1_reg_843|   18   |
|equivLabels_child_ad_2_reg_867|   18   |
| equivLabels_child_lo_reg_876 |   32   |
|equivLabels_parent_a_2_reg_835|   18   |
|equivLabels_parent_a_3_reg_854|   18   |
|equivLabels_parent_a_4_reg_931|   18   |
|          i1_reg_193          |   10   |
|          i3_reg_250          |   10   |
|         i_15_reg_706         |   10   |
|         i_16_reg_734         |   10   |
|         i_17_reg_892         |   10   |
|        i_cast8_reg_698       |   32   |
|           i_reg_171          |   10   |
|          j2_reg_204          |   10   |
|          j4_reg_261          |   10   |
|         j_13_reg_726         |   10   |
|         j_15_reg_761         |   10   |
|         j_16_reg_906         |   10   |
|           j_reg_182          |   10   |
|         label_reg_716        |   32   |
|   markersGen_addr_1_reg_766  |   18   |
|   markersGen_addr_2_reg_771  |   18   |
|   markersGen_addr_3_reg_911  |   18   |
|    markersGen_addr_reg_791   |   18   |
|       or_cond6_reg_822       |    1   |
|       or_cond7_reg_826       |    1   |
|            reg_282           |   32   |
|         root1_reg_272        |   32   |
|      rootAbove_2_reg_859     |   32   |
|   rootAbove_3_cast_reg_813   |   32   |
|      rootAbove_3_reg_807     |    8   |
|       rootAbove_reg_227      |   32   |
|    rootLeft_3_cast_reg_802   |   32   |
|      rootLeft_3_reg_796      |    8   |
|       rootLeft_reg_216       |   32   |
|         root_reg_926         |   32   |
|      storemerge1_reg_238     |    8   |
| sureForeground_addr_1_reg_917|   18   |
|  sureForeground_addr_reg_777 |   18   |
| sureForeground_load_1_reg_922|    1   |
|  sureForeground_load_reg_782 |    1   |
|        tmp_145_reg_786       |    1   |
|        tmp_149_reg_818       |    1   |
|        tmp_163_reg_872       |    1   |
|        tmp_164_reg_881       |    1   |
|        tmp_165_reg_885       |    1   |
|     tmp_175_cast_reg_711     |   20   |
|     tmp_177_cast_reg_739     |   20   |
|     tmp_179_cast_reg_753     |   20   |
|     tmp_182_cast_reg_897     |   20   |
|     tmp_189_cast_reg_830     |   64   |
|     tmp_190_cast_reg_849     |   64   |
|         tmp_s_reg_748        |    1   |
+------------------------------+--------+
|             Total            |   912  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_54 |  p0  |   8  |  18  |   144  ||    41   |
|  grp_access_fu_54 |  p1  |   4  |  32  |   128  ||    21   |
|  grp_access_fu_60 |  p0  |   2  |  18  |   36   ||    9    |
|  grp_access_fu_60 |  p2  |   3  |   0  |    0   ||    15   |
|  grp_access_fu_88 |  p0  |   4  |  18  |   72   ||    21   |
| grp_access_fu_101 |  p0  |   4  |  18  |   72   ||    21   |
| grp_access_fu_101 |  p2  |   3  |   0  |    0   ||    15   |
| grp_access_fu_101 |  p4  |   2  |  18  |   36   ||    9    |
|     j2_reg_204    |  p0  |   2  |  10  |   20   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   508  ||  15.564 ||   161   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   744  |
|   Memory  |  1024  |    -   |    0   |    0   |
|Multiplexer|    -   |   15   |    -   |   161  |
|  Register |    -   |    -   |   912  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |  1024  |   15   |   912  |   905  |
+-----------+--------+--------+--------+--------+
