INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Data/Vivado/Register_File/Register_File.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Data/Vivado/Register_File/Register_File.srcs/sim_1/new/RF_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF_test
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [D:/Data/Vivado/Register_File/Register_File.srcs/sim_1/new/RF_test.v:34]
WARNING: [VRFC 10-986] literal value truncated to fit in 8 bits [D:/Data/Vivado/Register_File/Register_File.srcs/sim_1/new/RF_test.v:54]
