Search.setIndex({docnames:["LIFCL-40","devices","index","testarch","xc7a100t","xc7a200t","xc7a35t","xc7k480t","xc7vx980t","xc7z010","xczu7ev"],envversion:{"sphinx.domains.c":2,"sphinx.domains.changeset":1,"sphinx.domains.citation":1,"sphinx.domains.cpp":4,"sphinx.domains.index":1,"sphinx.domains.javascript":2,"sphinx.domains.math":2,"sphinx.domains.python":3,"sphinx.domains.rst":2,"sphinx.domains.std":2,sphinx:56},filenames:["LIFCL-40.rst","devices.rst","index.rst","testarch.rst","xc7a100t.rst","xc7a200t.rst","xc7a35t.rst","xc7k480t.rst","xc7vx980t.rst","xc7z010.rst","xczu7ev.rst"],objects:{},objnames:{},objtypes:{},terms:{"while":2,Not:[0,1,2,3,4,5,6,7,8,9,10],arty100t:[1,2,4],arty35t:[1,2,6],basys3:[1,2,6],bitstream:[0,1,2,3,4,5,6,7,8,9,10],board:[0,1,2,3,4,5,6,7,8,9,10],checkpoint:[1,2,4,5,6,7,8,9],ci:[0,1,2,3,4,5,6,7,8,9,10],clock_gen:[1,2,6],counter:[0,1,2,4,6,7,8,10],current:2,dcp:[1,2,4,5,6,7,8,9],design:[0,1,2,3,4,5,6,7,8,9,10],dram_1_128x1d:[1,2,6],dram_1_256x1:[1,2,6],dram_1_32m:[1,2,6],dram_1_64m:[1,2,6],dram_2_128x1:[1,2,6],dram_2_32x1d:[1,2,6],dram_2_64x1d:[1,2,6],dram_4_32x1:[1,2,6],dram_4_32x2:[1,2,6],dram_4_64x1:[1,2,6],dram_8_32x1:[1,2,6],fail:[1,2,6],fasm2bel:[1,2,4,5,6,7,8,9],fasm:[0,1,2,3,4,5,6,7,8,9,10],format:2,gener:[0,1,2,3,4,5,6,7,8,9,10],graph:[0,1,2,3,4,5,6,7,8,9,10],ibufd:[1,2,6],implement:2,iobuf:[1,2,6],iobufd:[1,2,6],lifcl40evn:[0,1,2],litex_bas:[1,2,6],litex_linux:[1,2,6],logic:[0,1,2,3,4,5,6,7,8,9,10],lut:[1,2,3,6],mmcm_buf_fb:[1,2,6],mmcm_ext_fb:[1,2,6],mmcm_int_fb:[1,2,6],mmcm_int_fb_frac:[1,2,6],murax:[0,1,2,6,8],netlist:[0,1,2,3,4,5,6,7,8,9,10],nextpnr:2,nexys_video:[1,2,5],obufd:[1,2,6],obuft:[1,2,6],obuftd:[1,2,6],ok:[0,1,2,3,4,5,6,7,8,9,10],page:2,perform:[0,1,2,3,4,5,6,7,8,9,10],physic:[0,1,2,3,4,5,6,7,8,9,10],picosoc:[1,2,6],place:[0,1,2,3,4,5,6,7,8,9,10],placement:2,pll_buf_fb:[1,2,6],pll_int_fb:[1,2,6],post:[0,1,2,3,4,5,6,7,8,9,10],present:2,ram36:[1,2,6],ram:[1,2,6],ram_36bit:[1,2,6],rout:[0,1,2,3,4,5,6,7,8,9,10],run:[0,1,2,3,4,5,6,7,8,9,10],s:2,serd:[1,2,6],simul:[0,1,2,3,4,5,6,7,8,9,10],statu:[0,1,2,3,4,5,6,7,8,9,10],support:[0,1,2,3,4,5,6,7,8,9,10],synthesi:[0,1,2,3,4,5,6,7,8,9,10],testboard:[1,2,3],thi:2,toolchain:2,us:2,vivado:[1,2,4,5,6,7,8,9],vs:[1,2,4,5,6,7,8,9],wire:[0,1,2,4,5,6,9,10],xc7k480t_board:[1,2,7],xc7vx980t_board:[1,2,8],yosi:2,zcu104:[1,2,10],zybo:[1,2,9]},titles:["LIFCL-40","LIFCL-40","FPGA interchange tests","testarch","xc7a100t","xc7a200t","xc7a35t","xc7k480t","xc7vx980t","xc7z010","xczu7ev"],titleterms:{"40":[0,1,2],fpga:2,interchang:2,lifcl:[0,1,2],test:2,testarch:[1,2,3],xc7a100t:[1,2,4],xc7a200t:[1,2,5],xc7a35t:[1,2,6],xc7k480t:[1,2,7],xc7vx980t:[1,2,8],xc7z010:[1,2,9],xczu7ev:[1,2,10]}})