<oai_dc:dc xmlns:oai_dc="http://www.openarchives.org/OAI/2.0/oai_dc/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/oai_dc/  http://www.openarchives.org/OAI/2.0/oai_dc.xsd"><id>7267</id>
	<dc:title xml:lang="en-US">Differential Fault Attacks on Deterministic Lattice Signatures</dc:title>
	<dc:creator>Groot Bruinderink, Leon</dc:creator>
	<dc:creator>Pessl, Peter</dc:creator>
	<dc:subject xml:lang="en-US">Differential fault attacks</dc:subject>
	<dc:subject xml:lang="en-US">post-quantum cryptography</dc:subject>
	<dc:subject xml:lang="en-US">lattice-based cryptography</dc:subject>
	<dc:subject xml:lang="en-US">digital signatures</dc:subject>
	<dc:description xml:lang="en-US">In this paper, we extend the applicability of differential fault attacks to lattice-based cryptography. We show how two deterministic lattice-based signature schemes, Dilithium and qTESLA, are vulnerable to such attacks. In particular, we demonstrate that single random faults can result in a nonce-reuse scenario which allows key recovery. We also expand this to fault-induced partial nonce-reuse attacks, which do not corrupt the validity of the computed signatures and thus are harder to detect.Using linear algebra and lattice-basis reduction techniques, an attacker can extract one of the secret key elements after a successful fault injection. Some other parts of the key cannot be recovered, but we show that a tweaked signature algorithm can still successfully sign any message. We provide experimental verification of our attacks by performing clock glitching on an ARM Cortex-M4 microcontroller. In particular, we show that up to 65.2% of the execution time of Dilithium is vulnerable to an unprofiled attack, where a random fault is injected anywhere during the signing procedure and still leads to a successful key-recovery.</dc:description>
	<dc:publisher xml:lang="en-US">Ruhr-Universit√§t Bochum</dc:publisher>
	<dc:date>2018-08-14</dc:date>
	<dc:type>info:eu-repo/semantics/article</dc:type>
	<dc:type>info:eu-repo/semantics/publishedVersion</dc:type>
	<dc:format>application/pdf</dc:format>
	<dc:format>application/pdf</dc:format>
	<dc:identifier>https://tches.iacr.org/index.php/TCHES/article/view/7267</dc:identifier>
	<dc:identifier>10.13154/tches.v2018.i3.21-43</dc:identifier>
	<dc:source xml:lang="en-US">IACR Transactions on Cryptographic Hardware and Embedded Systems; Volume 2018, Issue 3; 21-43</dc:source>
	<dc:source>2569-2925</dc:source>
	<dc:language>eng</dc:language>
	<dc:relation>https://tches.iacr.org/index.php/TCHES/article/view/7267/6445</dc:relation>
	<dc:relation>https://tches.iacr.org/index.php/TCHES/article/view/7267/7924</dc:relation>
	<dc:relation>https://tches.iacr.org/index.php/TCHES/article/view/7267/7925</dc:relation>
	<dc:rights xml:lang="en-US">Copyright (c) 2018 Leon Groot Bruinderink, Peter Pessl</dc:rights>
	<dc:rights xml:lang="en-US">https://creativecommons.org/licenses/by/4.0</dc:rights>
</oai_dc:dc>