INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/github/ece_exp2/upcounter/upcounter.srcs/sources_1/new/upcounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module upcounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/github/ece_exp2/upcounter/upcounter.srcs/sim_1/new/upcounter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
