{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1751059055612 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1751059055613 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 27 16:17:35 2025 " "Processing started: Fri Jun 27 16:17:35 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1751059055613 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751059055613 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off P4_JUEGO -c P4_JUEGO " "Command: quartus_map --read_settings_files=on --write_settings_files=off P4_JUEGO -c P4_JUEGO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751059055613 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1751059055939 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1751059055939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cntdiv_n.sv 1 1 " "Found 1 design units, including 1 entities, in source file cntdiv_n.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cntdiv_n " "Found entity 1: cntdiv_n" {  } { { "cntdiv_n.sv" "" { Text "C:/Users/danie/Documents/P4_JUEGO/cntdiv_n.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751059063709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751059063709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "driver_teclado.sv 1 1 " "Found 1 design units, including 1 entities, in source file driver_teclado.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Driver_Teclado " "Found entity 1: Driver_Teclado" {  } { { "Driver_Teclado.sv" "" { Text "C:/Users/danie/Documents/P4_JUEGO/Driver_Teclado.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751059063711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751059063711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "draw_square.sv 1 1 " "Found 1 design units, including 1 entities, in source file draw_square.sv" { { "Info" "ISGN_ENTITY_NAME" "1 draw_square " "Found entity 1: draw_square" {  } { { "draw_square.sv" "" { Text "C:/Users/danie/Documents/P4_JUEGO/draw_square.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751059063712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751059063712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toptestvga.sv 1 1 " "Found 1 design units, including 1 entities, in source file toptestvga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 topTestVGA " "Found entity 1: topTestVGA" {  } { { "topTestVGA.sv" "" { Text "C:/Users/danie/Documents/P4_JUEGO/topTestVGA.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751059063715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751059063715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_ctrl_640x480_60hz.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_ctrl_640x480_60hz.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_ctrl_640x480_60Hz " "Found entity 1: vga_ctrl_640x480_60Hz" {  } { { "vga_ctrl_640x480_60Hz.sv" "" { Text "C:/Users/danie/Documents/P4_JUEGO/vga_ctrl_640x480_60Hz.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751059063716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751059063716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.sv 1 1 " "Found 1 design units, including 1 entities, in source file display.sv" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.sv" "" { Text "C:/Users/danie/Documents/P4_JUEGO/display.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751059063719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751059063719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display34segm.sv 1 1 " "Found 1 design units, including 1 entities, in source file display34segm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 display34segm " "Found entity 1: display34segm" {  } { { "display34segm.sv" "" { Text "C:/Users/danie/Documents/P4_JUEGO/display34segm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751059063721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751059063721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.sv 1 1 " "Found 1 design units, including 1 entities, in source file main.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.sv" "" { Text "C:/Users/danie/Documents/P4_JUEGO/main.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751059063723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751059063723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image.sv 1 1 " "Found 1 design units, including 1 entities, in source file image.sv" { { "Info" "ISGN_ENTITY_NAME" "1 image " "Found entity 1: image" {  } { { "image.sv" "" { Text "C:/Users/danie/Documents/P4_JUEGO/image.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751059063725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751059063725 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLK topTestVGA.sv(102) " "Verilog HDL Implicit Net warning at topTestVGA.sv(102): created implicit net for \"CLK\"" {  } { { "topTestVGA.sv" "" { Text "C:/Users/danie/Documents/P4_JUEGO/topTestVGA.sv" 102 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751059063727 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RST topTestVGA.sv(102) " "Verilog HDL Implicit Net warning at topTestVGA.sv(102): created implicit net for \"RST\"" {  } { { "topTestVGA.sv" "" { Text "C:/Users/danie/Documents/P4_JUEGO/topTestVGA.sv" 102 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751059063727 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sig_pixel_x main.sv(33) " "Verilog HDL Implicit Net warning at main.sv(33): created implicit net for \"sig_pixel_x\"" {  } { { "main.sv" "" { Text "C:/Users/danie/Documents/P4_JUEGO/main.sv" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751059063727 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sig_pixel_y main.sv(33) " "Verilog HDL Implicit Net warning at main.sv(33): created implicit net for \"sig_pixel_y\"" {  } { { "main.sv" "" { Text "C:/Users/danie/Documents/P4_JUEGO/main.sv" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751059063727 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "blanck main.sv(33) " "Verilog HDL Implicit Net warning at main.sv(33): created implicit net for \"blanck\"" {  } { { "main.sv" "" { Text "C:/Users/danie/Documents/P4_JUEGO/main.sv" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751059063727 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "topTestVGA " "Elaborating entity \"topTestVGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1751059063816 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 topTestVGA.sv(209) " "Verilog HDL assignment warning at topTestVGA.sv(209): truncated value with size 32 to match size of target (4)" {  } { { "topTestVGA.sv" "" { Text "C:/Users/danie/Documents/P4_JUEGO/topTestVGA.sv" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751059063830 "|topTestVGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 topTestVGA.sv(241) " "Verilog HDL assignment warning at topTestVGA.sv(241): truncated value with size 32 to match size of target (11)" {  } { { "topTestVGA.sv" "" { Text "C:/Users/danie/Documents/P4_JUEGO/topTestVGA.sv" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751059063830 "|topTestVGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 topTestVGA.sv(248) " "Verilog HDL assignment warning at topTestVGA.sv(248): truncated value with size 32 to match size of target (11)" {  } { { "topTestVGA.sv" "" { Text "C:/Users/danie/Documents/P4_JUEGO/topTestVGA.sv" 248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751059063831 "|topTestVGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 topTestVGA.sv(263) " "Verilog HDL assignment warning at topTestVGA.sv(263): truncated value with size 32 to match size of target (8)" {  } { { "topTestVGA.sv" "" { Text "C:/Users/danie/Documents/P4_JUEGO/topTestVGA.sv" 263 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751059063831 "|topTestVGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 topTestVGA.sv(264) " "Verilog HDL assignment warning at topTestVGA.sv(264): truncated value with size 32 to match size of target (8)" {  } { { "topTestVGA.sv" "" { Text "C:/Users/danie/Documents/P4_JUEGO/topTestVGA.sv" 264 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751059063831 "|topTestVGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 topTestVGA.sv(271) " "Verilog HDL assignment warning at topTestVGA.sv(271): truncated value with size 32 to match size of target (8)" {  } { { "topTestVGA.sv" "" { Text "C:/Users/danie/Documents/P4_JUEGO/topTestVGA.sv" 271 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751059063831 "|topTestVGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 topTestVGA.sv(272) " "Verilog HDL assignment warning at topTestVGA.sv(272): truncated value with size 32 to match size of target (8)" {  } { { "topTestVGA.sv" "" { Text "C:/Users/danie/Documents/P4_JUEGO/topTestVGA.sv" 272 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751059063831 "|topTestVGA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_ctrl_640x480_60Hz vga_ctrl_640x480_60Hz:vga_ctrl_inst " "Elaborating entity \"vga_ctrl_640x480_60Hz\" for hierarchy \"vga_ctrl_640x480_60Hz:vga_ctrl_inst\"" {  } { { "topTestVGA.sv" "vga_ctrl_inst" { Text "C:/Users/danie/Documents/P4_JUEGO/topTestVGA.sv" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751059063917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntdiv_n vga_ctrl_640x480_60Hz:vga_ctrl_inst\|cntdiv_n:cntdiv_0 " "Elaborating entity \"cntdiv_n\" for hierarchy \"vga_ctrl_640x480_60Hz:vga_ctrl_inst\|cntdiv_n:cntdiv_0\"" {  } { { "vga_ctrl_640x480_60Hz.sv" "cntdiv_0" { Text "C:/Users/danie/Documents/P4_JUEGO/vga_ctrl_640x480_60Hz.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751059063921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntdiv_n cntdiv_n:cntDiv0 " "Elaborating entity \"cntdiv_n\" for hierarchy \"cntdiv_n:cntDiv0\"" {  } { { "topTestVGA.sv" "cntDiv0" { Text "C:/Users/danie/Documents/P4_JUEGO/topTestVGA.sv" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751059063925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:displayU " "Elaborating entity \"display\" for hierarchy \"display:displayU\"" {  } { { "topTestVGA.sv" "displayU" { Text "C:/Users/danie/Documents/P4_JUEGO/topTestVGA.sv" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751059063926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:displayD " "Elaborating entity \"display\" for hierarchy \"display:displayD\"" {  } { { "topTestVGA.sv" "displayD" { Text "C:/Users/danie/Documents/P4_JUEGO/topTestVGA.sv" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751059063929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display34segm display34segm:display34g " "Elaborating entity \"display34segm\" for hierarchy \"display34segm:display34g\"" {  } { { "topTestVGA.sv" "display34g" { Text "C:/Users/danie/Documents/P4_JUEGO/topTestVGA.sv" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751059063930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:displayU2 " "Elaborating entity \"display\" for hierarchy \"display:displayU2\"" {  } { { "topTestVGA.sv" "displayU2" { Text "C:/Users/danie/Documents/P4_JUEGO/topTestVGA.sv" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751059063940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:displayD2 " "Elaborating entity \"display\" for hierarchy \"display:displayD2\"" {  } { { "topTestVGA.sv" "displayD2" { Text "C:/Users/danie/Documents/P4_JUEGO/topTestVGA.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751059063943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:displayLevelNumber " "Elaborating entity \"display\" for hierarchy \"display:displayLevelNumber\"" {  } { { "topTestVGA.sv" "displayLevelNumber" { Text "C:/Users/danie/Documents/P4_JUEGO/topTestVGA.sv" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751059063946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntdiv_n cntdiv_n:clk_divisor " "Elaborating entity \"cntdiv_n\" for hierarchy \"cntdiv_n:clk_divisor\"" {  } { { "topTestVGA.sv" "clk_divisor" { Text "C:/Users/danie/Documents/P4_JUEGO/topTestVGA.sv" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751059063952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Driver_Teclado Driver_Teclado:teclado1 " "Elaborating entity \"Driver_Teclado\" for hierarchy \"Driver_Teclado:teclado1\"" {  } { { "topTestVGA.sv" "teclado1" { Text "C:/Users/danie/Documents/P4_JUEGO/topTestVGA.sv" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751059063954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image image:drawIng1 " "Elaborating entity \"image\" for hierarchy \"image:drawIng1\"" {  } { { "topTestVGA.sv" "drawIng1" { Text "C:/Users/danie/Documents/P4_JUEGO/topTestVGA.sv" 430 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751059063957 ""}
{ "Warning" "WSGN_SEARCH_FILE" "imagerom.sv 1 1 " "Using design file imagerom.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 imageROM " "Found entity 1: imageROM" {  } { { "imagerom.sv" "" { Text "C:/Users/danie/Documents/P4_JUEGO/imagerom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751059063989 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1751059063989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imageROM image:drawIng1\|imageROM:img1 " "Elaborating entity \"imageROM\" for hierarchy \"image:drawIng1\|imageROM:img1\"" {  } { { "image.sv" "img1" { Text "C:/Users/danie/Documents/P4_JUEGO/image.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751059063990 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 imagerom.sv(7) " "Net \"rom.data_a\" at imagerom.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "imagerom.sv" "" { Text "C:/Users/danie/Documents/P4_JUEGO/imagerom.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1751059063992 "|topTestVGA|image:drawIng1|imageROM:img1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 imagerom.sv(7) " "Net \"rom.waddr_a\" at imagerom.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "imagerom.sv" "" { Text "C:/Users/danie/Documents/P4_JUEGO/imagerom.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1751059063992 "|topTestVGA|image:drawIng1|imageROM:img1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 imagerom.sv(7) " "Net \"rom.we_a\" at imagerom.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "imagerom.sv" "" { Text "C:/Users/danie/Documents/P4_JUEGO/imagerom.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1751059063993 "|topTestVGA|image:drawIng1|imageROM:img1"}
{ "Warning" "WSGN_SEARCH_FILE" "imagerom2.sv 1 1 " "Using design file imagerom2.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 imageROM2 " "Found entity 1: imageROM2" {  } { { "imagerom2.sv" "" { Text "C:/Users/danie/Documents/P4_JUEGO/imagerom2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751059064023 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1751059064023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imageROM2 image:drawIng1\|imageROM2:img2 " "Elaborating entity \"imageROM2\" for hierarchy \"image:drawIng1\|imageROM2:img2\"" {  } { { "image.sv" "img2" { Text "C:/Users/danie/Documents/P4_JUEGO/image.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751059064024 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 imagerom2.sv(7) " "Net \"rom.data_a\" at imagerom2.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "imagerom2.sv" "" { Text "C:/Users/danie/Documents/P4_JUEGO/imagerom2.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1751059064026 "|topTestVGA|image:drawIng1|imageROM2:img2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 imagerom2.sv(7) " "Net \"rom.waddr_a\" at imagerom2.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "imagerom2.sv" "" { Text "C:/Users/danie/Documents/P4_JUEGO/imagerom2.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1751059064026 "|topTestVGA|image:drawIng1|imageROM2:img2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 imagerom2.sv(7) " "Net \"rom.we_a\" at imagerom2.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "imagerom2.sv" "" { Text "C:/Users/danie/Documents/P4_JUEGO/imagerom2.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1751059064026 "|topTestVGA|image:drawIng1|imageROM2:img2"}
{ "Warning" "WSGN_SEARCH_FILE" "imagerom4.sv 1 1 " "Using design file imagerom4.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 imageROM4 " "Found entity 1: imageROM4" {  } { { "imagerom4.sv" "" { Text "C:/Users/danie/Documents/P4_JUEGO/imagerom4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751059064043 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1751059064043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imageROM4 image:drawIng1\|imageROM4:img3 " "Elaborating entity \"imageROM4\" for hierarchy \"image:drawIng1\|imageROM4:img3\"" {  } { { "image.sv" "img3" { Text "C:/Users/danie/Documents/P4_JUEGO/image.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751059064044 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 imagerom4.sv(7) " "Net \"rom.data_a\" at imagerom4.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "imagerom4.sv" "" { Text "C:/Users/danie/Documents/P4_JUEGO/imagerom4.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1751059064046 "|topTestVGA|image:drawIng1|imageROM4:img3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 imagerom4.sv(7) " "Net \"rom.waddr_a\" at imagerom4.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "imagerom4.sv" "" { Text "C:/Users/danie/Documents/P4_JUEGO/imagerom4.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1751059064046 "|topTestVGA|image:drawIng1|imageROM4:img3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 imagerom4.sv(7) " "Net \"rom.we_a\" at imagerom4.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "imagerom4.sv" "" { Text "C:/Users/danie/Documents/P4_JUEGO/imagerom4.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1751059064046 "|topTestVGA|image:drawIng1|imageROM4:img3"}
{ "Warning" "WSGN_SEARCH_FILE" "imagerom3.sv 1 1 " "Using design file imagerom3.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 imageROM3 " "Found entity 1: imageROM3" {  } { { "imagerom3.sv" "" { Text "C:/Users/danie/Documents/P4_JUEGO/imagerom3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751059064071 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1751059064071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imageROM3 image:drawIng1\|imageROM3:img4 " "Elaborating entity \"imageROM3\" for hierarchy \"image:drawIng1\|imageROM3:img4\"" {  } { { "image.sv" "img4" { Text "C:/Users/danie/Documents/P4_JUEGO/image.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751059064071 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 imagerom3.sv(7) " "Net \"rom.data_a\" at imagerom3.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "imagerom3.sv" "" { Text "C:/Users/danie/Documents/P4_JUEGO/imagerom3.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1751059064074 "|topTestVGA|image:drawIng1|imageROM3:img4"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 imagerom3.sv(7) " "Net \"rom.waddr_a\" at imagerom3.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "imagerom3.sv" "" { Text "C:/Users/danie/Documents/P4_JUEGO/imagerom3.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1751059064074 "|topTestVGA|image:drawIng1|imageROM3:img4"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 imagerom3.sv(7) " "Net \"rom.we_a\" at imagerom3.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "imagerom3.sv" "" { Text "C:/Users/danie/Documents/P4_JUEGO/imagerom3.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1751059064074 "|topTestVGA|image:drawIng1|imageROM3:img4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "draw_square draw_square:wall1_draw " "Elaborating entity \"draw_square\" for hierarchy \"draw_square:wall1_draw\"" {  } { { "topTestVGA.sv" "wall1_draw" { Text "C:/Users/danie/Documents/P4_JUEGO/topTestVGA.sv" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751059064085 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "64 51 C:/Users/danie/Documents/P4_JUEGO/db/P4_JUEGO.ram0_imageROM4_4a222bd5.hdl.mif " "Memory depth (64) in the design file differs from memory depth (51) in the Memory Initialization File \"C:/Users/danie/Documents/P4_JUEGO/db/P4_JUEGO.ram0_imageROM4_4a222bd5.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1751059064977 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/danie/Documents/P4_JUEGO/db/P4_JUEGO.ram0_imageROM4_4a222bd5.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/danie/Documents/P4_JUEGO/db/P4_JUEGO.ram0_imageROM4_4a222bd5.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1751059064977 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/danie/Documents/P4_JUEGO/db/P4_JUEGO.ram0_imageROM3_4a222bd2.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/danie/Documents/P4_JUEGO/db/P4_JUEGO.ram0_imageROM3_4a222bd2.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1751059064978 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "4 " "Found 4 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "image:drawIng1\|imageROM:img1\|rom " "RAM logic \"image:drawIng1\|imageROM:img1\|rom\" is uninferred because MIF is not supported for the selected family" {  } { { "imagerom.sv" "rom" { Text "C:/Users/danie/Documents/P4_JUEGO/imagerom.sv" 7 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1751059064999 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "image:drawIng2\|imageROM2:img2\|rom " "RAM logic \"image:drawIng2\|imageROM2:img2\|rom\" is uninferred because MIF is not supported for the selected family" {  } { { "imagerom2.sv" "rom" { Text "C:/Users/danie/Documents/P4_JUEGO/imagerom2.sv" 7 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1751059064999 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "image:drawIng3\|imageROM4:img3\|rom " "RAM logic \"image:drawIng3\|imageROM4:img3\|rom\" is uninferred because MIF is not supported for the selected family" {  } { { "imagerom4.sv" "rom" { Text "C:/Users/danie/Documents/P4_JUEGO/imagerom4.sv" 7 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1751059064999 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "image:drawIng4\|imageROM3:img4\|rom " "RAM logic \"image:drawIng4\|imageROM3:img4\|rom\" is uninferred because MIF is not supported for the selected family" {  } { { "imagerom3.sv" "rom" { Text "C:/Users/danie/Documents/P4_JUEGO/imagerom3.sv" 7 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1751059064999 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1751059064999 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/danie/Documents/P4_JUEGO/db/P4_JUEGO.ram0_imageROM4_4a222bd5.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/danie/Documents/P4_JUEGO/db/P4_JUEGO.ram0_imageROM4_4a222bd5.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1751059065002 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/danie/Documents/P4_JUEGO/db/P4_JUEGO.ram0_imageROM3_4a222bd2.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/danie/Documents/P4_JUEGO/db/P4_JUEGO.ram0_imageROM3_4a222bd2.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1751059065002 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "topTestVGA.sv" "Mod0" { Text "C:/Users/danie/Documents/P4_JUEGO/topTestVGA.sv" 385 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1751059065838 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "topTestVGA.sv" "Div0" { Text "C:/Users/danie/Documents/P4_JUEGO/topTestVGA.sv" 386 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1751059065838 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "topTestVGA.sv" "Mod1" { Text "C:/Users/danie/Documents/P4_JUEGO/topTestVGA.sv" 386 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1751059065838 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "topTestVGA.sv" "Div1" { Text "C:/Users/danie/Documents/P4_JUEGO/topTestVGA.sv" 388 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1751059065838 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod3\"" {  } { { "topTestVGA.sv" "Mod3" { Text "C:/Users/danie/Documents/P4_JUEGO/topTestVGA.sv" 388 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1751059065838 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod2\"" {  } { { "topTestVGA.sv" "Mod2" { Text "C:/Users/danie/Documents/P4_JUEGO/topTestVGA.sv" 387 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1751059065838 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1751059065838 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "topTestVGA.sv" "" { Text "C:/Users/danie/Documents/P4_JUEGO/topTestVGA.sv" 385 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751059069242 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751059069242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751059069242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751059069242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751059069242 ""}  } { { "topTestVGA.sv" "" { Text "C:/Users/danie/Documents/P4_JUEGO/topTestVGA.sv" 385 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1751059069242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ckl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ckl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ckl " "Found entity 1: lpm_divide_ckl" {  } { { "db/lpm_divide_ckl.tdf" "" { Text "C:/Users/danie/Documents/P4_JUEGO/db/lpm_divide_ckl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751059071483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751059071483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "C:/Users/danie/Documents/P4_JUEGO/db/sign_div_unsign_bkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751059071521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751059071521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_0fe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_0fe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_0fe " "Found entity 1: alt_u_div_0fe" {  } { { "db/alt_u_div_0fe.tdf" "" { Text "C:/Users/danie/Documents/P4_JUEGO/db/alt_u_div_0fe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751059071661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751059071661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "C:/Users/danie/Documents/P4_JUEGO/db/add_sub_t3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751059071786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751059071786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "C:/Users/danie/Documents/P4_JUEGO/db/add_sub_u3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751059071852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751059071852 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "topTestVGA.sv" "" { Text "C:/Users/danie/Documents/P4_JUEGO/topTestVGA.sv" 386 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751059072137 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751059072137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751059072137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751059072137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751059072137 ""}  } { { "topTestVGA.sv" "" { Text "C:/Users/danie/Documents/P4_JUEGO/topTestVGA.sv" 386 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1751059072137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_9sl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_9sl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_9sl " "Found entity 1: lpm_divide_9sl" {  } { { "db/lpm_divide_9sl.tdf" "" { Text "C:/Users/danie/Documents/P4_JUEGO/db/lpm_divide_9sl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751059072173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751059072173 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "14 " "14 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1751059076844 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1751059077613 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1751059079796 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751059079796 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[2\] " "No output dependent on input pin \"sw\[2\]\"" {  } { { "topTestVGA.sv" "" { Text "C:/Users/danie/Documents/P4_JUEGO/topTestVGA.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1751059079970 "|topTestVGA|sw[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[3\] " "No output dependent on input pin \"sw\[3\]\"" {  } { { "topTestVGA.sv" "" { Text "C:/Users/danie/Documents/P4_JUEGO/topTestVGA.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1751059079970 "|topTestVGA|sw[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[4\] " "No output dependent on input pin \"sw\[4\]\"" {  } { { "topTestVGA.sv" "" { Text "C:/Users/danie/Documents/P4_JUEGO/topTestVGA.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1751059079970 "|topTestVGA|sw[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[5\] " "No output dependent on input pin \"sw\[5\]\"" {  } { { "topTestVGA.sv" "" { Text "C:/Users/danie/Documents/P4_JUEGO/topTestVGA.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1751059079970 "|topTestVGA|sw[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[6\] " "No output dependent on input pin \"sw\[6\]\"" {  } { { "topTestVGA.sv" "" { Text "C:/Users/danie/Documents/P4_JUEGO/topTestVGA.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1751059079970 "|topTestVGA|sw[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[7\] " "No output dependent on input pin \"sw\[7\]\"" {  } { { "topTestVGA.sv" "" { Text "C:/Users/danie/Documents/P4_JUEGO/topTestVGA.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1751059079970 "|topTestVGA|sw[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[8\] " "No output dependent on input pin \"sw\[8\]\"" {  } { { "topTestVGA.sv" "" { Text "C:/Users/danie/Documents/P4_JUEGO/topTestVGA.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1751059079970 "|topTestVGA|sw[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[9\] " "No output dependent on input pin \"sw\[9\]\"" {  } { { "topTestVGA.sv" "" { Text "C:/Users/danie/Documents/P4_JUEGO/topTestVGA.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1751059079970 "|topTestVGA|sw[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1751059079970 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2254 " "Implemented 2254 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1751059079972 ""} { "Info" "ICUT_CUT_TM_OPINS" "31 " "Implemented 31 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1751059079972 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2206 " "Implemented 2206 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1751059079972 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1751059079972 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 44 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 44 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4828 " "Peak virtual memory: 4828 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1751059080008 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 27 16:18:00 2025 " "Processing ended: Fri Jun 27 16:18:00 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1751059080008 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1751059080008 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1751059080008 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1751059080008 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1751059081409 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1751059081410 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 27 16:18:01 2025 " "Processing started: Fri Jun 27 16:18:01 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1751059081410 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1751059081410 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off P4_JUEGO -c P4_JUEGO " "Command: quartus_fit --read_settings_files=off --write_settings_files=off P4_JUEGO -c P4_JUEGO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1751059081410 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1751059081603 ""}
{ "Info" "0" "" "Project  = P4_JUEGO" {  } {  } 0 0 "Project  = P4_JUEGO" 0 0 "Fitter" 0 0 1751059081604 ""}
{ "Info" "0" "" "Revision = P4_JUEGO" {  } {  } 0 0 "Revision = P4_JUEGO" 0 0 "Fitter" 0 0 1751059081605 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1751059081719 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1751059081720 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "P4_JUEGO 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"P4_JUEGO\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1751059081744 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1751059081797 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1751059081797 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1751059082052 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1751059082072 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1751059082294 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1751059082294 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1751059082294 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1751059082294 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1751059082294 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1751059082294 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1751059082294 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1751059082294 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1751059082294 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1751059082294 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1751059082294 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1751059082294 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1751059082294 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1751059082294 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/danie/Documents/P4_JUEGO/" { { 0 { 0 ""} 0 4305 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1751059082314 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/danie/Documents/P4_JUEGO/" { { 0 { 0 ""} 0 4307 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1751059082314 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/danie/Documents/P4_JUEGO/" { { 0 { 0 ""} 0 4309 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1751059082314 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/danie/Documents/P4_JUEGO/" { { 0 { 0 ""} 0 4311 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1751059082314 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/danie/Documents/P4_JUEGO/" { { 0 { 0 ""} 0 4313 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1751059082314 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/danie/Documents/P4_JUEGO/" { { 0 { 0 ""} 0 4315 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1751059082314 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/danie/Documents/P4_JUEGO/" { { 0 { 0 ""} 0 4317 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1751059082314 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/danie/Documents/P4_JUEGO/" { { 0 { 0 ""} 0 4319 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1751059082314 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1751059082314 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1751059082316 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1751059082316 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1751059082316 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1751059082316 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1751059082321 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "P4_JUEGO.sdc " "Synopsys Design Constraints File file not found: 'P4_JUEGO.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1751059083458 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1751059083459 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1751059083481 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1751059083486 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1751059083487 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node clk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1751059083609 ""}  } { { "topTestVGA.sv" "" { Text "C:/Users/danie/Documents/P4_JUEGO/topTestVGA.sv" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/danie/Documents/P4_JUEGO/" { { 0 { 0 ""} 0 4295 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1751059083609 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cntdiv_n:clk_divisor\|clkout  " "Automatically promoted node cntdiv_n:clk_divisor\|clkout " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1751059083609 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cntdiv_n:clk_divisor\|clkout~0 " "Destination node cntdiv_n:clk_divisor\|clkout~0" {  } { { "cntdiv_n.sv" "" { Text "C:/Users/danie/Documents/P4_JUEGO/cntdiv_n.sv" 3 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/danie/Documents/P4_JUEGO/" { { 0 { 0 ""} 0 4065 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1751059083609 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1751059083609 ""}  } { { "cntdiv_n.sv" "" { Text "C:/Users/danie/Documents/P4_JUEGO/cntdiv_n.sv" 3 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/danie/Documents/P4_JUEGO/" { { 0 { 0 ""} 0 288 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1751059083609 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Driver_Teclado:teclado1\|clkout2  " "Automatically promoted node Driver_Teclado:teclado1\|clkout2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1751059083609 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Driver_Teclado:teclado1\|clkout2~0 " "Destination node Driver_Teclado:teclado1\|clkout2~0" {  } { { "Driver_Teclado.sv" "" { Text "C:/Users/danie/Documents/P4_JUEGO/Driver_Teclado.sv" 41 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/danie/Documents/P4_JUEGO/" { { 0 { 0 ""} 0 4057 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1751059083609 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1751059083609 ""}  } { { "Driver_Teclado.sv" "" { Text "C:/Users/danie/Documents/P4_JUEGO/Driver_Teclado.sv" 41 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/danie/Documents/P4_JUEGO/" { { 0 { 0 ""} 0 248 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1751059083609 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga_ctrl_640x480_60Hz:vga_ctrl_inst\|cntdiv_n:cntdiv_0\|clkout  " "Automatically promoted node vga_ctrl_640x480_60Hz:vga_ctrl_inst\|cntdiv_n:cntdiv_0\|clkout " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1751059083609 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_ctrl_640x480_60Hz:vga_ctrl_inst\|cntdiv_n:cntdiv_0\|clkout~0 " "Destination node vga_ctrl_640x480_60Hz:vga_ctrl_inst\|cntdiv_n:cntdiv_0\|clkout~0" {  } { { "cntdiv_n.sv" "" { Text "C:/Users/danie/Documents/P4_JUEGO/cntdiv_n.sv" 3 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/danie/Documents/P4_JUEGO/" { { 0 { 0 ""} 0 3345 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1751059083609 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1751059083609 ""}  } { { "cntdiv_n.sv" "" { Text "C:/Users/danie/Documents/P4_JUEGO/cntdiv_n.sv" 3 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/danie/Documents/P4_JUEGO/" { { 0 { 0 ""} 0 326 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1751059083609 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Driver_Teclado:teclado1\|b  " "Automatically promoted node Driver_Teclado:teclado1\|b " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1751059083609 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FLAG_d " "Destination node FLAG_d" {  } { { "topTestVGA.sv" "" { Text "C:/Users/danie/Documents/P4_JUEGO/topTestVGA.sv" 182 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/danie/Documents/P4_JUEGO/" { { 0 { 0 ""} 0 516 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1751059083609 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bullet2_active~0 " "Destination node bullet2_active~0" {  } { { "topTestVGA.sv" "" { Text "C:/Users/danie/Documents/P4_JUEGO/topTestVGA.sv" 60 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/danie/Documents/P4_JUEGO/" { { 0 { 0 ""} 0 3875 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1751059083609 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "player2_y\[10\]~5 " "Destination node player2_y\[10\]~5" {  } { { "topTestVGA.sv" "" { Text "C:/Users/danie/Documents/P4_JUEGO/topTestVGA.sv" 183 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/danie/Documents/P4_JUEGO/" { { 0 { 0 ""} 0 3939 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1751059083609 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bullet1_active~0 " "Destination node bullet1_active~0" {  } { { "topTestVGA.sv" "" { Text "C:/Users/danie/Documents/P4_JUEGO/topTestVGA.sv" 52 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/danie/Documents/P4_JUEGO/" { { 0 { 0 ""} 0 3963 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1751059083609 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FLAG~output " "Destination node FLAG~output" {  } { { "topTestVGA.sv" "" { Text "C:/Users/danie/Documents/P4_JUEGO/topTestVGA.sv" 17 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/danie/Documents/P4_JUEGO/" { { 0 { 0 ""} 0 4284 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1751059083609 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1751059083609 ""}  } { { "Driver_Teclado.sv" "" { Text "C:/Users/danie/Documents/P4_JUEGO/Driver_Teclado.sv" 76 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/danie/Documents/P4_JUEGO/" { { 0 { 0 ""} 0 255 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1751059083609 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Driver_Teclado:teclado1\|clkout  " "Automatically promoted node Driver_Teclado:teclado1\|clkout " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1751059083610 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Driver_Teclado:teclado1\|clkout~0 " "Destination node Driver_Teclado:teclado1\|clkout~0" {  } { { "Driver_Teclado.sv" "" { Text "C:/Users/danie/Documents/P4_JUEGO/Driver_Teclado.sv" 41 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/danie/Documents/P4_JUEGO/" { { 0 { 0 ""} 0 4038 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1751059083610 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1751059083610 ""}  } { { "Driver_Teclado.sv" "" { Text "C:/Users/danie/Documents/P4_JUEGO/Driver_Teclado.sv" 41 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/danie/Documents/P4_JUEGO/" { { 0 { 0 ""} 0 250 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1751059083610 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1751059084115 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1751059084116 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1751059084116 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1751059084118 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1751059084119 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1751059084121 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1751059084121 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1751059084121 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1751059084199 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1751059084200 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1751059084200 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1751059084354 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1751059084379 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1751059085581 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1751059085935 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1751059085969 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1751059088872 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1751059088872 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1751059089470 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "11 X33_Y22 X44_Y32 " "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X33_Y22 to location X44_Y32" {  } { { "loc" "" { Generic "C:/Users/danie/Documents/P4_JUEGO/" { { 1 { 0 "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X33_Y22 to location X44_Y32"} { { 12 { 0 ""} 33 22 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1751059091285 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1751059091285 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1751059093240 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1751059093240 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1751059093245 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.21 " "Total time spent on timing analysis during the Fitter is 1.21 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1751059093441 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1751059093465 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1751059094109 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1751059094110 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1751059094946 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1751059095565 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/danie/Documents/P4_JUEGO/output_files/P4_JUEGO.fit.smsg " "Generated suppressed messages file C:/Users/danie/Documents/P4_JUEGO/output_files/P4_JUEGO.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1751059095975 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5675 " "Peak virtual memory: 5675 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1751059096553 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 27 16:18:16 2025 " "Processing ended: Fri Jun 27 16:18:16 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1751059096553 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1751059096553 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1751059096553 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1751059096553 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1751059097593 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1751059097593 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 27 16:18:17 2025 " "Processing started: Fri Jun 27 16:18:17 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1751059097593 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1751059097593 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off P4_JUEGO -c P4_JUEGO " "Command: quartus_asm --read_settings_files=off --write_settings_files=off P4_JUEGO -c P4_JUEGO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1751059097593 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1751059097867 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1751059099216 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1751059099356 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4821 " "Peak virtual memory: 4821 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1751059100006 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 27 16:18:20 2025 " "Processing ended: Fri Jun 27 16:18:20 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1751059100006 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1751059100006 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1751059100006 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1751059100006 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1751059100658 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1751059101150 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1751059101150 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 27 16:18:20 2025 " "Processing started: Fri Jun 27 16:18:20 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1751059101150 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1751059101150 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta P4_JUEGO -c P4_JUEGO " "Command: quartus_sta P4_JUEGO -c P4_JUEGO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1751059101150 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1751059101242 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1751059101384 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1751059101384 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1751059101421 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1751059101421 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "P4_JUEGO.sdc " "Synopsys Design Constraints File file not found: 'P4_JUEGO.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1751059101700 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1751059101700 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Driver_Teclado:teclado1\|clkout Driver_Teclado:teclado1\|clkout " "create_clock -period 1.000 -name Driver_Teclado:teclado1\|clkout Driver_Teclado:teclado1\|clkout" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1751059101704 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1751059101704 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name vga_ctrl_640x480_60Hz:vga_ctrl_inst\|cntdiv_n:cntdiv_0\|clkout vga_ctrl_640x480_60Hz:vga_ctrl_inst\|cntdiv_n:cntdiv_0\|clkout " "create_clock -period 1.000 -name vga_ctrl_640x480_60Hz:vga_ctrl_inst\|cntdiv_n:cntdiv_0\|clkout vga_ctrl_640x480_60Hz:vga_ctrl_inst\|cntdiv_n:cntdiv_0\|clkout" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1751059101704 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cntdiv_n:clk_divisor\|clkout cntdiv_n:clk_divisor\|clkout " "create_clock -period 1.000 -name cntdiv_n:clk_divisor\|clkout cntdiv_n:clk_divisor\|clkout" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1751059101704 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Driver_Teclado:teclado1\|b Driver_Teclado:teclado1\|b " "create_clock -period 1.000 -name Driver_Teclado:teclado1\|b Driver_Teclado:teclado1\|b" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1751059101704 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Driver_Teclado:teclado1\|clkout2 Driver_Teclado:teclado1\|clkout2 " "create_clock -period 1.000 -name Driver_Teclado:teclado1\|clkout2 Driver_Teclado:teclado1\|clkout2" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1751059101704 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1751059101704 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1751059101711 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1751059101712 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1751059101713 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1751059101723 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1751059101737 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1751059101743 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -16.249 " "Worst-case setup slack is -16.249" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751059101745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751059101745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.249            -314.876 vga_ctrl_640x480_60Hz:vga_ctrl_inst\|cntdiv_n:cntdiv_0\|clkout  " "  -16.249            -314.876 vga_ctrl_640x480_60Hz:vga_ctrl_inst\|cntdiv_n:cntdiv_0\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751059101745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.161            -612.903 cntdiv_n:clk_divisor\|clkout  " "   -9.161            -612.903 cntdiv_n:clk_divisor\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751059101745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.886            -112.277 clk  " "   -3.886            -112.277 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751059101745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.767              -5.278 Driver_Teclado:teclado1\|b  " "   -0.767              -5.278 Driver_Teclado:teclado1\|b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751059101745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.672              -4.281 Driver_Teclado:teclado1\|clkout2  " "   -0.672              -4.281 Driver_Teclado:teclado1\|clkout2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751059101745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.346              -1.109 Driver_Teclado:teclado1\|clkout  " "   -0.346              -1.109 Driver_Teclado:teclado1\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751059101745 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1751059101745 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.324 " "Worst-case hold slack is 0.324" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751059101757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751059101757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.324               0.000 cntdiv_n:clk_divisor\|clkout  " "    0.324               0.000 cntdiv_n:clk_divisor\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751059101757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.343               0.000 clk  " "    0.343               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751059101757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.344               0.000 Driver_Teclado:teclado1\|clkout  " "    0.344               0.000 Driver_Teclado:teclado1\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751059101757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.435               0.000 Driver_Teclado:teclado1\|clkout2  " "    0.435               0.000 Driver_Teclado:teclado1\|clkout2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751059101757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.440               0.000 vga_ctrl_640x480_60Hz:vga_ctrl_inst\|cntdiv_n:cntdiv_0\|clkout  " "    0.440               0.000 vga_ctrl_640x480_60Hz:vga_ctrl_inst\|cntdiv_n:cntdiv_0\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751059101757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.944               0.000 Driver_Teclado:teclado1\|b  " "    0.944               0.000 Driver_Teclado:teclado1\|b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751059101757 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1751059101757 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1751059101761 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1751059101765 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751059101769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751059101769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -77.359 clk  " "   -3.000             -77.359 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751059101769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403            -126.270 cntdiv_n:clk_divisor\|clkout  " "   -1.403            -126.270 cntdiv_n:clk_divisor\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751059101769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -51.911 Driver_Teclado:teclado1\|clkout2  " "   -1.403             -51.911 Driver_Teclado:teclado1\|clkout2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751059101769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -50.508 vga_ctrl_640x480_60Hz:vga_ctrl_inst\|cntdiv_n:cntdiv_0\|clkout  " "   -1.403             -50.508 vga_ctrl_640x480_60Hz:vga_ctrl_inst\|cntdiv_n:cntdiv_0\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751059101769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -11.224 Driver_Teclado:teclado1\|b  " "   -1.403             -11.224 Driver_Teclado:teclado1\|b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751059101769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -8.418 Driver_Teclado:teclado1\|clkout  " "   -1.403              -8.418 Driver_Teclado:teclado1\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751059101769 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1751059101769 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1751059101796 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1751059101827 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1751059102803 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1751059102955 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1751059102970 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -14.759 " "Worst-case setup slack is -14.759" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751059102972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751059102972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.759            -286.699 vga_ctrl_640x480_60Hz:vga_ctrl_inst\|cntdiv_n:cntdiv_0\|clkout  " "  -14.759            -286.699 vga_ctrl_640x480_60Hz:vga_ctrl_inst\|cntdiv_n:cntdiv_0\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751059102972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.270            -554.433 cntdiv_n:clk_divisor\|clkout  " "   -8.270            -554.433 cntdiv_n:clk_divisor\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751059102972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.541             -98.364 clk  " "   -3.541             -98.364 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751059102972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.670              -4.571 Driver_Teclado:teclado1\|b  " "   -0.670              -4.571 Driver_Teclado:teclado1\|b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751059102972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.520              -2.690 Driver_Teclado:teclado1\|clkout2  " "   -0.520              -2.690 Driver_Teclado:teclado1\|clkout2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751059102972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.236              -0.623 Driver_Teclado:teclado1\|clkout  " "   -0.236              -0.623 Driver_Teclado:teclado1\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751059102972 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1751059102972 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.290 " "Worst-case hold slack is 0.290" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751059102980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751059102980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.290               0.000 cntdiv_n:clk_divisor\|clkout  " "    0.290               0.000 cntdiv_n:clk_divisor\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751059102980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.308               0.000 clk  " "    0.308               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751059102980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.309               0.000 Driver_Teclado:teclado1\|clkout  " "    0.309               0.000 Driver_Teclado:teclado1\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751059102980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 Driver_Teclado:teclado1\|clkout2  " "    0.400               0.000 Driver_Teclado:teclado1\|clkout2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751059102980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.406               0.000 vga_ctrl_640x480_60Hz:vga_ctrl_inst\|cntdiv_n:cntdiv_0\|clkout  " "    0.406               0.000 vga_ctrl_640x480_60Hz:vga_ctrl_inst\|cntdiv_n:cntdiv_0\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751059102980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.837               0.000 Driver_Teclado:teclado1\|b  " "    0.837               0.000 Driver_Teclado:teclado1\|b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751059102980 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1751059102980 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1751059102984 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1751059102988 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751059102991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751059102991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -77.359 clk  " "   -3.000             -77.359 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751059102991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403            -126.270 cntdiv_n:clk_divisor\|clkout  " "   -1.403            -126.270 cntdiv_n:clk_divisor\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751059102991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -51.911 Driver_Teclado:teclado1\|clkout2  " "   -1.403             -51.911 Driver_Teclado:teclado1\|clkout2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751059102991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -50.508 vga_ctrl_640x480_60Hz:vga_ctrl_inst\|cntdiv_n:cntdiv_0\|clkout  " "   -1.403             -50.508 vga_ctrl_640x480_60Hz:vga_ctrl_inst\|cntdiv_n:cntdiv_0\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751059102991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -11.224 Driver_Teclado:teclado1\|b  " "   -1.403             -11.224 Driver_Teclado:teclado1\|b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751059102991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -8.418 Driver_Teclado:teclado1\|clkout  " "   -1.403              -8.418 Driver_Teclado:teclado1\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751059102991 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1751059102991 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1751059103010 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1751059103190 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1751059103197 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.953 " "Worst-case setup slack is -5.953" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751059103200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751059103200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.953            -110.471 vga_ctrl_640x480_60Hz:vga_ctrl_inst\|cntdiv_n:cntdiv_0\|clkout  " "   -5.953            -110.471 vga_ctrl_640x480_60Hz:vga_ctrl_inst\|cntdiv_n:cntdiv_0\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751059103200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.193            -209.378 cntdiv_n:clk_divisor\|clkout  " "   -3.193            -209.378 cntdiv_n:clk_divisor\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751059103200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.158             -19.181 clk  " "   -1.158             -19.181 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751059103200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.205               0.000 Driver_Teclado:teclado1\|b  " "    0.205               0.000 Driver_Teclado:teclado1\|b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751059103200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.299               0.000 Driver_Teclado:teclado1\|clkout2  " "    0.299               0.000 Driver_Teclado:teclado1\|clkout2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751059103200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.414               0.000 Driver_Teclado:teclado1\|clkout  " "    0.414               0.000 Driver_Teclado:teclado1\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751059103200 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1751059103200 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.140 " "Worst-case hold slack is 0.140" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751059103209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751059103209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.140               0.000 cntdiv_n:clk_divisor\|clkout  " "    0.140               0.000 cntdiv_n:clk_divisor\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751059103209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.149               0.000 clk  " "    0.149               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751059103209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.150               0.000 Driver_Teclado:teclado1\|clkout  " "    0.150               0.000 Driver_Teclado:teclado1\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751059103209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.163               0.000 Driver_Teclado:teclado1\|clkout2  " "    0.163               0.000 Driver_Teclado:teclado1\|clkout2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751059103209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.177               0.000 vga_ctrl_640x480_60Hz:vga_ctrl_inst\|cntdiv_n:cntdiv_0\|clkout  " "    0.177               0.000 vga_ctrl_640x480_60Hz:vga_ctrl_inst\|cntdiv_n:cntdiv_0\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751059103209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.315               0.000 Driver_Teclado:teclado1\|b  " "    0.315               0.000 Driver_Teclado:teclado1\|b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751059103209 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1751059103209 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1751059103213 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1751059103217 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751059103221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751059103221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -57.782 clk  " "   -3.000             -57.782 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751059103221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -90.000 cntdiv_n:clk_divisor\|clkout  " "   -1.000             -90.000 cntdiv_n:clk_divisor\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751059103221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -37.000 Driver_Teclado:teclado1\|clkout2  " "   -1.000             -37.000 Driver_Teclado:teclado1\|clkout2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751059103221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -36.000 vga_ctrl_640x480_60Hz:vga_ctrl_inst\|cntdiv_n:cntdiv_0\|clkout  " "   -1.000             -36.000 vga_ctrl_640x480_60Hz:vga_ctrl_inst\|cntdiv_n:cntdiv_0\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751059103221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -8.000 Driver_Teclado:teclado1\|b  " "   -1.000              -8.000 Driver_Teclado:teclado1\|b " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751059103221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -6.000 Driver_Teclado:teclado1\|clkout  " "   -1.000              -6.000 Driver_Teclado:teclado1\|clkout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751059103221 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1751059103221 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1751059103961 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1751059103963 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4929 " "Peak virtual memory: 4929 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1751059104040 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 27 16:18:24 2025 " "Processing ended: Fri Jun 27 16:18:24 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1751059104040 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1751059104040 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1751059104040 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1751059104040 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1751059105129 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1751059105129 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 27 16:18:25 2025 " "Processing started: Fri Jun 27 16:18:25 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1751059105129 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1751059105129 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off P4_JUEGO -c P4_JUEGO " "Command: quartus_eda --read_settings_files=off --write_settings_files=off P4_JUEGO -c P4_JUEGO" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1751059105129 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1751059105514 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "P4_JUEGO.svo C:/Users/danie/Documents/P4_JUEGO/simulation/questa/ simulation " "Generated file P4_JUEGO.svo in folder \"C:/Users/danie/Documents/P4_JUEGO/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1751059105728 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4662 " "Peak virtual memory: 4662 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1751059105766 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 27 16:18:25 2025 " "Processing ended: Fri Jun 27 16:18:25 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1751059105766 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1751059105766 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1751059105766 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1751059105766 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 55 s " "Quartus Prime Full Compilation was successful. 0 errors, 55 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1751059106435 ""}
