// Seed: 1578470345
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_5;
  assign id_3 = id_4;
  wire id_6;
endmodule
module module_1 (
    input  uwire id_0
    , id_7,
    input  tri   id_1,
    input  tri1  id_2,
    output uwire id_3,
    input  wand  id_4,
    input  tri1  id_5
);
  assign id_7 = (1);
  module_0(
      id_7, id_7, id_7, id_7
  );
endmodule
module module_2 (
    input tri id_0,
    input supply0 id_1
);
  wire id_3;
  module_0(
      id_3, id_3, id_3, id_3
  );
endmodule
