// Seed: 2961834300
module module_0 (
    input supply0 id_0,
    input wand id_1,
    output wand id_2
);
  reg id_4, id_5, id_6;
  always id_5 <= id_4;
  reg id_7;
  reg id_8;
  initial id_8 <= 1 & 1;
  assign id_2 = 1;
  assign id_5 = id_7;
  wire id_9, id_10;
endmodule
module module_1 (
    output supply1 id_0,
    input supply1 id_1
    , id_6,
    input supply0 id_2,
    input wire id_3,
    input tri0 id_4
);
  module_0 modCall_1 (
      id_2,
      id_4,
      id_0
  );
  assign modCall_1.id_2 = 0;
  wire id_7;
endmodule
