/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_16z;
  reg [6:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [19:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire [9:0] celloutsig_0_24z;
  wire celloutsig_0_2z;
  wire [2:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [13:0] celloutsig_0_6z;
  wire [8:0] celloutsig_0_7z;
  wire [26:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  reg [5:0] celloutsig_1_0z;
  wire celloutsig_1_15z;
  wire [2:0] celloutsig_1_18z;
  wire [6:0] celloutsig_1_19z;
  reg [10:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [8:0] celloutsig_1_3z;
  wire [6:0] celloutsig_1_4z;
  reg [12:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [9:0] celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_12z = celloutsig_0_1z[18] ? celloutsig_0_8z[2] : in_data[51];
  assign celloutsig_0_35z = ~((celloutsig_0_9z | celloutsig_0_2z) & celloutsig_0_24z[8]);
  assign celloutsig_0_14z = ~((celloutsig_0_7z[5] | celloutsig_0_8z[2]) & celloutsig_0_1z[5]);
  assign celloutsig_0_0z = in_data[56] ^ in_data[8];
  assign celloutsig_0_4z = in_data[42] ^ celloutsig_0_2z;
  assign celloutsig_1_4z = celloutsig_1_3z[8:2] & celloutsig_1_3z[7:1];
  assign celloutsig_0_8z = in_data[90:64] / { 1'h1, in_data[34:10], celloutsig_0_5z };
  assign celloutsig_0_6z = { celloutsig_0_1z[12:0], celloutsig_0_0z } / { 1'h1, in_data[87:75] };
  assign celloutsig_0_19z = { in_data[42:40], celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_12z } == { in_data[13:9], celloutsig_0_14z };
  assign celloutsig_1_2z = { in_data[164:160], celloutsig_1_0z } >= in_data[107:97];
  assign celloutsig_0_10z = { celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_2z } >= { celloutsig_0_8z[25:0], celloutsig_0_4z };
  assign celloutsig_0_3z = celloutsig_0_1z[17:8] > { in_data[20:13], celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_5z = ! { in_data[37:35], celloutsig_0_0z };
  assign celloutsig_1_6z = celloutsig_1_3z[3:0] < celloutsig_1_3z[3:0];
  assign celloutsig_1_18z = celloutsig_1_5z[10:8] % { 1'h1, celloutsig_1_4z[0], celloutsig_1_15z };
  assign celloutsig_0_1z = { in_data[83:67], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } % { 1'h1, in_data[52:34] };
  assign celloutsig_1_8z = ~ { celloutsig_1_3z, celloutsig_1_7z };
  assign celloutsig_1_19z = ~ celloutsig_1_8z[9:3];
  assign celloutsig_0_9z = | { in_data[11:2], celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_16z = | celloutsig_0_6z[10:7];
  assign celloutsig_0_22z = | { celloutsig_0_18z[6:3], celloutsig_0_0z };
  assign celloutsig_0_2z = | celloutsig_0_1z[17:13];
  assign celloutsig_0_20z = celloutsig_0_18z[5] & celloutsig_0_16z;
  assign celloutsig_1_7z = ^ { celloutsig_1_3z[8:7], celloutsig_1_6z };
  assign celloutsig_1_15z = ^ { celloutsig_1_3z[6:3], celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_0_24z = { in_data[37:31], celloutsig_0_10z, celloutsig_0_20z, celloutsig_0_4z } << celloutsig_0_8z[15:6];
  assign celloutsig_0_34z = { celloutsig_0_5z, celloutsig_0_22z, celloutsig_0_9z } >> { celloutsig_0_6z[12:11], celloutsig_0_19z };
  assign celloutsig_1_3z = in_data[160:152] <<< { celloutsig_1_1z[8:6], celloutsig_1_0z };
  assign celloutsig_0_7z = celloutsig_0_1z[12:4] - { celloutsig_0_6z[8:1], celloutsig_0_5z };
  always_latch
    if (!clkin_data[96]) celloutsig_1_0z = 6'h00;
    else if (clkin_data[0]) celloutsig_1_0z = in_data[111:106];
  always_latch
    if (!clkin_data[96]) celloutsig_1_1z = 11'h000;
    else if (!clkin_data[32]) celloutsig_1_1z = in_data[112:102];
  always_latch
    if (clkin_data[96]) celloutsig_1_5z = 13'h0000;
    else if (!clkin_data[0]) celloutsig_1_5z = { celloutsig_1_3z[7], celloutsig_1_2z, celloutsig_1_1z };
  always_latch
    if (clkin_data[64]) celloutsig_0_18z = 7'h00;
    else if (celloutsig_1_19z[0]) celloutsig_0_18z = { celloutsig_0_7z[4:2], celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_10z };
  assign { out_data[130:128], out_data[102:96], out_data[34:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_34z, celloutsig_0_35z };
endmodule
