# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# OpenFile {C:/Users/visha/Downloads/2. Winter 2021/ECE 571/MIPS_Pipelined/controller.sv}
