// Seed: 3826349526
module module_0 (
    output wand id_0,
    input supply1 id_1,
    output wand id_2,
    input tri id_3,
    output tri id_4,
    output supply0 id_5,
    output wor id_6,
    output tri id_7
    , id_13,
    input supply0 id_8,
    input wand id_9,
    input wand id_10,
    output wand id_11
);
  assign id_7 = 1;
  logic [7:0] id_14;
  assign module_1.type_11 = 0;
  assign id_13 = id_14[1 : 1] * id_8 ? id_1 == 1 : 1;
endmodule
module module_1 (
    input supply0 id_0,
    input wor id_1,
    output wor id_2,
    input supply0 id_3,
    output supply1 id_4,
    input supply1 id_5,
    output wire id_6,
    input tri0 id_7,
    output wire id_8,
    input supply0 id_9,
    input tri0 id_10,
    input wire id_11,
    input tri id_12,
    output wire id_13,
    input tri id_14,
    output tri0 id_15,
    output tri id_16,
    input wor id_17,
    output tri0 id_18,
    input tri0 id_19,
    input tri id_20,
    output supply0 id_21
);
  assign id_15 = id_3;
  module_0 modCall_1 (
      id_2,
      id_10,
      id_2,
      id_19,
      id_6,
      id_13,
      id_4,
      id_4,
      id_17,
      id_11,
      id_9,
      id_8
  );
endmodule
