
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.015981                       # Number of seconds simulated
sim_ticks                                 15980642000                       # Number of ticks simulated
final_tick                                15980642000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  56804                       # Simulator instruction rate (inst/s)
host_op_rate                                    98562                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               19696841                       # Simulator tick rate (ticks/s)
host_mem_usage                                2044236                       # Number of bytes of host memory used
host_seconds                                   811.33                       # Real time elapsed on the host
sim_insts                                    46086705                       # Number of instructions simulated
sim_ops                                      79965976                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::ruby.dir_cntrl0     10450560                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total          10450560                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::ruby.dir_cntrl0      1215552                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total        1215552                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::ruby.dir_cntrl0       163290                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             163290                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::ruby.dir_cntrl0        18993                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total             18993                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::ruby.dir_cntrl0    653951199                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            653951199                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::ruby.dir_cntrl0     76064028                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            76064028                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::ruby.dir_cntrl0    730015227                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           730015227                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                     163290                       # Number of read requests accepted
system.mem_ctrls0.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls0.writeReqs                     18993                       # Number of write requests accepted
system.mem_ctrls0.readBursts                   163290                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                   18993                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM              10450240                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                    320                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                1214592                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys               10450560                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys             1215552                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     5                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0            10534                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1            10485                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2            10203                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3            10255                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4             9760                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5             9570                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6             9567                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7             9857                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8             9684                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9             9899                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10           10647                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11           10491                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12           10958                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13           10916                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14           10308                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15           10151                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0             1400                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1             1262                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2             1224                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3             1322                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4             1028                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5             1007                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6              955                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7             1058                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8             1012                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9             1034                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10            1327                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11            1299                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12            1335                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13            1391                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14            1186                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15            1138                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                  15979208500                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6               163290                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6               18993                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                  80411                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                  43161                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                  21909                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                  10607                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                   4647                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                   1719                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                    584                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                    179                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                     53                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                     14                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                   266                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                   311                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                   740                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                  1079                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                  1153                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                  1178                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                  1192                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                  1195                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                  1196                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                  1186                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                  1186                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                  1175                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                  1187                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                  1174                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                  1171                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                  1184                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                  1172                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                  1172                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                    42                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                    17                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples       105116                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   110.966780                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean    87.723755                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   116.565849                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        74085     70.48%     70.48% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255        21567     20.52%     91.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383         4389      4.18%     95.17% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511         2222      2.11%     97.29% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639         1302      1.24%     98.52% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767          885      0.84%     99.37% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895          228      0.22%     99.58% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023          225      0.21%     99.80% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151          213      0.20%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total       105116                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples         1148                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean    142.234321                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    49.836176                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev  1988.386682                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::0-4095         1147     99.91%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::65536-69631            1      0.09%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total         1148                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples         1148                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     16.531359                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    16.509083                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.874850                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16             827     72.04%     72.04% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17              39      3.40%     75.44% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18             275     23.95%     99.39% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19               7      0.61%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total         1148                       # Writes before turning the bus around for reads
system.mem_ctrls0.totQLat                  4824583000                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat             7886176750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                 816425000                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                    29547.01                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               48297.01                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                      653.93                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       76.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   653.95                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    76.06                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        5.70                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    5.11                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.59                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      1.56                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     12.98                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                   73373                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                   3767                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                44.94                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               19.83                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                     87661.54                       # Average gap between requests
system.mem_ctrls0.pageHitRate                   42.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy               368202660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy               195685380                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy              572849340                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy              48316320                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy        1256324160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy          1511016990                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy            33683040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.actPowerDownEnergy     5297081250                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_0.prePowerDownEnergy      274837920                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_0.selfRefreshEnergy        73706445                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_0.totalEnergy            9631797705                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower           602.716549                       # Core power per rank (mW)
system.mem_ctrls0_0.totalIdleTime         12579308750                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_0.memoryStateTime::IDLE     17370250                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF    531632000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::SREF    246952750                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN    715534000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT   2852331000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN  11616822000                       # Time in different power states
system.mem_ctrls0_1.actEnergy               382375560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy               203229840                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy              593005560                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy              50748840                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy        1258782720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy          1566781800                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy            35253120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.actPowerDownEnergy     5373711480                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_1.prePowerDownEnergy      199616160                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_1.selfRefreshEnergy        44622360                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_1.totalEnergy            9708507090                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower           607.516693                       # Core power per rank (mW)
system.mem_ctrls0_1.totalIdleTime         12452046500                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_1.memoryStateTime::IDLE     21286000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF    532642000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::SREF    147782000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN    519646750                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT   2974667500                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN  11784617750                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::ruby.dir_cntrl1     10425792                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total          10425792                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::ruby.dir_cntrl1      1211456                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total        1211456                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::ruby.dir_cntrl1       162903                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total             162903                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::ruby.dir_cntrl1        18929                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total             18929                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::ruby.dir_cntrl1    652401324                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            652401324                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::ruby.dir_cntrl1     75807718                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            75807718                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::ruby.dir_cntrl1    728209042                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           728209042                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                     162903                       # Number of read requests accepted
system.mem_ctrls1.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls1.writeReqs                     18929                       # Number of write requests accepted
system.mem_ctrls1.readBursts                   162903                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                   18929                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM              10425600                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                    192                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                1209920                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys               10425792                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys             1211456                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     3                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0            10413                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1            10375                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2            10227                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3            10239                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4             9745                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5             9603                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6             9570                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7             9813                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8             9649                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9             9826                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10           10639                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11           10498                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12           10964                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13           10900                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14           10289                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15           10150                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0             1338                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1             1236                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2             1239                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3             1288                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4             1014                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5             1012                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6              973                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7             1065                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8             1001                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9             1036                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10            1333                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11            1301                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12            1373                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13            1381                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14            1177                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15            1138                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                  15980048500                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6               162903                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6               18929                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                  81466                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                  42781                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                  21518                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                  10103                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                   4279                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                   1653                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                    642                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                    257                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                    116                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                     58                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                    21                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     6                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                   267                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                   322                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                   748                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                  1064                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                  1158                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                  1185                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                  1194                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                  1174                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                  1183                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                  1194                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                  1186                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                  1177                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                  1164                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                  1180                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                  1181                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                  1165                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                  1164                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                  1167                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                    36                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     3                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples       104740                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   111.085889                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean    87.789995                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   116.757311                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        73685     70.35%     70.35% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255        21656     20.68%     91.03% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383         4271      4.08%     95.10% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511         2273      2.17%     97.27% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639         1302      1.24%     98.52% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767          900      0.86%     99.38% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895          232      0.22%     99.60% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023          197      0.19%     99.79% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151          224      0.21%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total       104740                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples         1143                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean    142.506562                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    49.299870                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev  1978.183940                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::0-4095         1142     99.91%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::65536-69631            1      0.09%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total         1143                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples         1143                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     16.539808                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    16.517297                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.879788                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16             816     71.39%     71.39% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17              46      4.02%     75.42% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18             273     23.88%     99.30% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19               7      0.61%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20               1      0.09%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total         1143                       # Writes before turning the bus around for reads
system.mem_ctrls1.totQLat                  4826723250                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat             7881098250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                 814500000                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                    29629.98                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               48379.98                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                      652.39                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       75.71                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   652.40                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    75.81                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        5.69                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    5.10                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.59                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      1.56                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     12.98                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                   73331                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                   3729                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                45.02                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               19.70                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                     87883.59                       # Average gap between requests
system.mem_ctrls1.pageHitRate                   42.38                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy               366117780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy               194588625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy              571092900                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy              47841300                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy        1259397360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy          1509595410                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy            34284480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.actPowerDownEnergy     5280397920                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_0.prePowerDownEnergy      302171520                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_0.selfRefreshEnergy        65805150                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_0.totalEnergy            9631421565                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower           602.693012                       # Core power per rank (mW)
system.mem_ctrls1_0.totalIdleTime         12580493750                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_0.memoryStateTime::IDLE     19043500                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF    532920000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::SREF    213832750                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN    786686000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT   2847716750                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN  11580443000                       # Time in different power states
system.mem_ctrls1_1.actEnergy               381761520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy               202899675                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy              592013100                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy              50842800                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy        1258782720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy          1565133360                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy            33576960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.actPowerDownEnergy     5373234960                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_1.prePowerDownEnergy      209710080                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_1.selfRefreshEnergy        39316770                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_1.totalEnergy            9707377125                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower           607.445985                       # Core power per rank (mW)
system.mem_ctrls1_1.totalIdleTime         12460965000                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_1.memoryStateTime::IDLE     15857250                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF    532636000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::SREF    131126000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN    545896500                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT   2971035250                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN  11784091000                       # Time in different power states
system.mem_ctrls2.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.bytes_read::ruby.dir_cntrl2     10439168                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::total          10439168                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_written::ruby.dir_cntrl2      1219264                       # Number of bytes written to this memory
system.mem_ctrls2.bytes_written::total        1219264                       # Number of bytes written to this memory
system.mem_ctrls2.num_reads::ruby.dir_cntrl2       163112                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::total             163112                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_writes::ruby.dir_cntrl2        19051                       # Number of write requests responded to by this memory
system.mem_ctrls2.num_writes::total             19051                       # Number of write requests responded to by this memory
system.mem_ctrls2.bw_read::ruby.dir_cntrl2    653238337                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::total            653238337                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_write::ruby.dir_cntrl2     76296309                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_write::total            76296309                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_total::ruby.dir_cntrl2    729534646                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::total           729534646                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.readReqs                     163112                       # Number of read requests accepted
system.mem_ctrls2.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls2.writeReqs                     19051                       # Number of write requests accepted
system.mem_ctrls2.readBursts                   163112                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls2.writeBursts                   19051                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls2.bytesReadDRAM              10438400                       # Total number of bytes read from DRAM
system.mem_ctrls2.bytesReadWrQ                    768                       # Total number of bytes read from write queue
system.mem_ctrls2.bytesWritten                1217600                       # Total number of bytes written to DRAM
system.mem_ctrls2.bytesReadSys               10439168                       # Total read bytes from the system interface side
system.mem_ctrls2.bytesWrittenSys             1219264                       # Total written bytes from the system interface side
system.mem_ctrls2.servicedByWrQ                    12                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls2.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls2.perBankRdBursts::0            10395                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::1            10369                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::2            10190                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::3            10231                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::4             9750                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::5             9539                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::6             9582                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::7             9913                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::8             9645                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::9             9865                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::10           10631                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::11           10464                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::12           10958                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::13           11011                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::14           10404                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::15           10153                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::0             1347                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::1             1246                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::2             1228                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::3             1311                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::4             1014                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::5              974                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::6              969                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::7             1093                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::8              994                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::9             1033                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::10            1322                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::11            1299                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::12            1360                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::13            1474                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::14            1211                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::15            1150                       # Per bank write bursts
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls2.totGap                  15979701000                       # Total gap between requests
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::6               163112                       # Read request sizes (log2)
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::6               19051                       # Write request sizes (log2)
system.mem_ctrls2.rdQLenPdf::0                  80646                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::1                  43440                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::2                  22004                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::3                  10484                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::4                   4347                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::5                   1560                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::6                    446                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::7                    126                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::8                     31                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::9                      9                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::10                     5                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::11                     1                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::12                     1                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::15                   268                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::16                   329                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::17                   734                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::18                  1085                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::19                  1191                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::20                  1203                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::21                  1185                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::22                  1195                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::23                  1184                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::24                  1189                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::25                  1196                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::26                  1184                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::27                  1186                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::28                  1178                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::29                  1174                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::30                  1176                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::31                  1179                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::32                  1162                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::33                    29                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::34                     7                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::36                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.bytesPerActivate::samples       104789                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::mean   111.226942                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::gmean    87.874466                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::stdev   116.871260                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::0-127        73672     70.31%     70.31% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::128-255        21664     20.67%     90.98% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::256-383         4315      4.12%     95.10% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::384-511         2237      2.13%     97.23% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::512-639         1365      1.30%     98.53% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::640-767          890      0.85%     99.38% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::768-895          209      0.20%     99.58% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::896-1023          206      0.20%     99.78% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::1024-1151          231      0.22%    100.00% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::total       104789                       # Bytes accessed per row activation
system.mem_ctrls2.rdPerTurnAround::samples         1150                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::mean    141.811304                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::gmean    49.489644                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::stdev  1997.067778                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::0-4095         1149     99.91%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::65536-69631            1      0.09%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::total         1150                       # Reads before turning the bus around for writes
system.mem_ctrls2.wrPerTurnAround::samples         1150                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::mean     16.543478                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::gmean    16.520021                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::stdev     0.900308                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::16             827     71.91%     71.91% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::17              35      3.04%     74.96% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::18             278     24.17%     99.13% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::19               8      0.70%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::20               1      0.09%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::22               1      0.09%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::total         1150                       # Writes before turning the bus around for reads
system.mem_ctrls2.totQLat                  4625187750                       # Total ticks spent queuing
system.mem_ctrls2.totMemAccLat             7683312750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls2.totBusLat                 815500000                       # Total ticks spent in databus transfers
system.mem_ctrls2.avgQLat                    28357.99                       # Average queueing delay per DRAM burst
system.mem_ctrls2.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls2.avgMemAccLat               47107.99                       # Average memory access latency per DRAM burst
system.mem_ctrls2.avgRdBW                      653.19                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBW                       76.19                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls2.avgRdBWSys                   653.24                       # Average system read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBWSys                    76.30                       # Average system write bandwidth in MiByte/s
system.mem_ctrls2.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls2.busUtil                        5.70                       # Data bus utilization in percentage
system.mem_ctrls2.busUtilRead                    5.10                       # Data bus utilization in percentage for reads
system.mem_ctrls2.busUtilWrite                   0.60                       # Data bus utilization in percentage for writes
system.mem_ctrls2.avgRdQLen                      1.54                       # Average read queue length when enqueuing
system.mem_ctrls2.avgWrQLen                     12.99                       # Average write queue length when enqueuing
system.mem_ctrls2.readRowHits                   73504                       # Number of row buffer hits during reads
system.mem_ctrls2.writeRowHits                   3826                       # Number of row buffer hits during writes
system.mem_ctrls2.readRowHitRate                45.07                       # Row buffer hit rate for reads
system.mem_ctrls2.writeRowHitRate               20.08                       # Row buffer hit rate for writes
system.mem_ctrls2.avgGap                     87721.99                       # Average gap between requests
system.mem_ctrls2.pageHitRate                   42.45                       # Row buffer hit rate, read and write combined
system.mem_ctrls2_0.actEnergy               365675100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_0.preEnergy               194349540                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_0.readEnergy              570978660                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_0.writeEnergy              47930040                       # Energy for write commands per rank (pJ)
system.mem_ctrls2_0.refreshEnergy        1255094880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_0.actBackEnergy          1511095650                       # Energy for active background per rank (pJ)
system.mem_ctrls2_0.preBackEnergy            34428960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_0.actPowerDownEnergy     5243769720                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2_0.prePowerDownEnergy      307525440                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2_0.selfRefreshEnergy        81990735                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2_0.totalEnergy            9613026705                       # Total energy per rank (pJ)
system.mem_ctrls2_0.averagePower           601.541941                       # Core power per rank (mW)
system.mem_ctrls2_0.totalIdleTime         12576319500                       # Total Idle time Per DRAM Rank
system.mem_ctrls2_0.memoryStateTime::IDLE     19202500                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::REF    531148000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::SREF    276413750                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::PRE_PDN    800605750                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT   2853593750                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT_PDN  11499678250                       # Time in different power states
system.mem_ctrls2_1.actEnergy               382561200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_1.preEnergy               203324715                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_1.readEnergy              593555340                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_1.writeEnergy              51380460                       # Energy for write commands per rank (pJ)
system.mem_ctrls2_1.refreshEnergy        1256324160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_1.actBackEnergy          1565569980                       # Energy for active background per rank (pJ)
system.mem_ctrls2_1.preBackEnergy            32871360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_1.actPowerDownEnergy     5354631870                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2_1.prePowerDownEnergy      224606400                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2_1.selfRefreshEnergy        37770705                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2_1.totalEnergy            9702643080                       # Total energy per rank (pJ)
system.mem_ctrls2_1.averagePower           607.149749                       # Core power per rank (mW)
system.mem_ctrls2_1.totalIdleTime         12462004750                       # Total Idle time Per DRAM Rank
system.mem_ctrls2_1.memoryStateTime::IDLE     14706000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::REF    531572000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::SREF    134140750                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::PRE_PDN    584714500                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT   2972320250                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT_PDN  11743188500                       # Time in different power states
system.mem_ctrls3.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.bytes_read::ruby.dir_cntrl3     10443392                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::total          10443392                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_written::ruby.dir_cntrl3      1214144                       # Number of bytes written to this memory
system.mem_ctrls3.bytes_written::total        1214144                       # Number of bytes written to this memory
system.mem_ctrls3.num_reads::ruby.dir_cntrl3       163178                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::total             163178                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_writes::ruby.dir_cntrl3        18971                       # Number of write requests responded to by this memory
system.mem_ctrls3.num_writes::total             18971                       # Number of write requests responded to by this memory
system.mem_ctrls3.bw_read::ruby.dir_cntrl3    653502657                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::total            653502657                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_write::ruby.dir_cntrl3     75975921                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_write::total            75975921                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_total::ruby.dir_cntrl3    729478578                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::total           729478578                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.readReqs                     163178                       # Number of read requests accepted
system.mem_ctrls3.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls3.writeReqs                     18971                       # Number of write requests accepted
system.mem_ctrls3.readBursts                   163178                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls3.writeBursts                   18971                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls3.bytesReadDRAM              10443136                       # Total number of bytes read from DRAM
system.mem_ctrls3.bytesReadWrQ                    256                       # Total number of bytes read from write queue
system.mem_ctrls3.bytesWritten                1212096                       # Total number of bytes written to DRAM
system.mem_ctrls3.bytesReadSys               10443392                       # Total read bytes from the system interface side
system.mem_ctrls3.bytesWrittenSys             1214144                       # Total written bytes from the system interface side
system.mem_ctrls3.servicedByWrQ                     4                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls3.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls3.perBankRdBursts::0            10483                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::1            10431                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::2            10159                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::3            10221                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::4             9706                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::5             9535                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::6             9568                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::7             9864                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::8             9724                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::9             9871                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::10           10649                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::11           10484                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::12           10951                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::13           10950                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::14           10398                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::15           10180                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::0             1375                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::1             1246                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::2             1194                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::3             1273                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::4             1007                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::5              969                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::6              966                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::7             1084                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::8             1037                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::9             1021                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::10            1309                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::11            1313                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::12            1374                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::13            1405                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::14            1208                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::15            1158                       # Per bank write bursts
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls3.totGap                  15980324000                       # Total gap between requests
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::6               163178                       # Read request sizes (log2)
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::6               18971                       # Write request sizes (log2)
system.mem_ctrls3.rdQLenPdf::0                  80588                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::1                  43122                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::2                  21754                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::3                  10527                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::4                   4506                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::5                   1779                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::6                    621                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::7                    184                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::8                     63                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::9                     21                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::10                     6                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::11                     1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::12                     1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::13                     1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::15                   273                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::16                   331                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::17                   735                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::18                  1096                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::19                  1174                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::20                  1182                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::21                  1204                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::22                  1190                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::23                  1193                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::24                  1181                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::25                  1175                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::26                  1181                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::27                  1165                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::28                  1167                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::29                  1171                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::30                  1171                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::31                  1171                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::32                  1160                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::33                    30                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::34                     4                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::35                     2                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.bytesPerActivate::samples       105343                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::mean   110.634708                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::gmean    87.546712                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::stdev   116.018530                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::0-127        74385     70.61%     70.61% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::128-255        21554     20.46%     91.07% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::256-383         4237      4.02%     95.10% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::384-511         2319      2.20%     97.30% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::512-639         1320      1.25%     98.55% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::640-767          895      0.85%     99.40% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::768-895          207      0.20%     99.60% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::896-1023          218      0.21%     99.80% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::1024-1151          208      0.20%    100.00% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::total       105343                       # Bytes accessed per row activation
system.mem_ctrls3.rdPerTurnAround::samples         1144                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::mean    142.616259                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::gmean    49.541147                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::stdev  1966.718795                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::0-4095         1143     99.91%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::65536-69631            1      0.09%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::total         1144                       # Reads before turning the bus around for writes
system.mem_ctrls3.wrPerTurnAround::samples         1144                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::mean     16.555070                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::gmean    16.531944                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::stdev     0.891552                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::16             813     71.07%     71.07% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::17              35      3.06%     74.13% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::18             289     25.26%     99.39% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::19               6      0.52%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::20               1      0.09%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::total         1144                       # Writes before turning the bus around for reads
system.mem_ctrls3.totQLat                  4835286500                       # Total ticks spent queuing
system.mem_ctrls3.totMemAccLat             7894799000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls3.totBusLat                 815870000                       # Total ticks spent in databus transfers
system.mem_ctrls3.avgQLat                    29632.70                       # Average queueing delay per DRAM burst
system.mem_ctrls3.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls3.avgMemAccLat               48382.70                       # Average memory access latency per DRAM burst
system.mem_ctrls3.avgRdBW                      653.49                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBW                       75.85                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls3.avgRdBWSys                   653.50                       # Average system read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBWSys                    75.98                       # Average system write bandwidth in MiByte/s
system.mem_ctrls3.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls3.busUtil                        5.70                       # Data bus utilization in percentage
system.mem_ctrls3.busUtilRead                    5.11                       # Data bus utilization in percentage for reads
system.mem_ctrls3.busUtilWrite                   0.59                       # Data bus utilization in percentage for writes
system.mem_ctrls3.avgRdQLen                      1.56                       # Average read queue length when enqueuing
system.mem_ctrls3.avgWrQLen                     12.81                       # Average write queue length when enqueuing
system.mem_ctrls3.readRowHits                   72971                       # Number of row buffer hits during reads
system.mem_ctrls3.writeRowHits                   3793                       # Number of row buffer hits during writes
system.mem_ctrls3.readRowHitRate                44.72                       # Row buffer hit rate for reads
system.mem_ctrls3.writeRowHitRate               19.99                       # Row buffer hit rate for writes
system.mem_ctrls3.avgGap                     87732.15                       # Average gap between requests
system.mem_ctrls3.pageHitRate                   42.14                       # Row buffer hit rate, read and write combined
system.mem_ctrls3_0.actEnergy               365803620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_0.preEnergy               194410260                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_0.readEnergy              570964380                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_0.writeEnergy              47575080                       # Energy for write commands per rank (pJ)
system.mem_ctrls3_0.refreshEnergy        1256938800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_0.actBackEnergy          1506911850                       # Energy for active background per rank (pJ)
system.mem_ctrls3_0.preBackEnergy            33878400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_0.actPowerDownEnergy     5304234750                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3_0.prePowerDownEnergy      271962720                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3_0.selfRefreshEnergy        74416800                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3_0.totalEnergy            9627287640                       # Total energy per rank (pJ)
system.mem_ctrls3_0.averagePower           602.434329                       # Core power per rank (mW)
system.mem_ctrls3_0.totalIdleTime         12586903250                       # Total Idle time Per DRAM Rank
system.mem_ctrls3_0.memoryStateTime::IDLE     18243500                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::REF    531898000                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::SREF    247028250                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::PRE_PDN    708292500                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT   2842789750                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT_PDN  11632390000                       # Time in different power states
system.mem_ctrls3_1.actEnergy               386388240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_1.preEnergy               205366425                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_1.readEnergy              594097980                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_1.writeEnergy              51286500                       # Energy for write commands per rank (pJ)
system.mem_ctrls3_1.refreshEnergy        1254480240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_1.actBackEnergy          1580215560                       # Energy for active background per rank (pJ)
system.mem_ctrls3_1.preBackEnergy            35477280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_1.actPowerDownEnergy     5361987150                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3_1.prePowerDownEnergy      195996000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3_1.selfRefreshEnergy        41921070                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3_1.totalEnergy            9707331315                       # Total energy per rank (pJ)
system.mem_ctrls3_1.averagePower           607.443118                       # Core power per rank (mW)
system.mem_ctrls3_1.totalIdleTime         12422872500                       # Total Idle time Per DRAM Rank
system.mem_ctrls3_1.memoryStateTime::IDLE     21202000                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::REF    530762000                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::SREF    153462250                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::PRE_PDN    510227250                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT   3005534500                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT_PDN  11759454000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.cpu00.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu00.interrupts.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.cpu00.itb.walker.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.cpu00.workload.num_syscalls                103                       # Number of system calls
system.cpu00.pwrStateResidencyTicks::ON   15980642000                       # Cumulative time (in ticks) in various power states
system.cpu00.numCycles                       24663100                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.committedInsts                   3156336                       # Number of instructions committed
system.cpu00.committedOps                     5495597                       # Number of ops (including micro ops) committed
system.cpu00.num_int_alu_accesses             5423669                       # Number of integer alu accesses
system.cpu00.num_fp_alu_accesses                72480                       # Number of float alu accesses
system.cpu00.num_func_calls                     34438                       # number of times a function call or return occured
system.cpu00.num_conditional_control_insts       440178                       # number of instructions that are conditional controls
system.cpu00.num_int_insts                    5423669                       # number of integer instructions
system.cpu00.num_fp_insts                       72480                       # number of float instructions
system.cpu00.num_int_register_reads          10845850                       # number of times the integer registers were read
system.cpu00.num_int_register_writes          4663298                       # number of times the integer registers were written
system.cpu00.num_fp_register_reads             122615                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes             62397                       # number of times the floating registers were written
system.cpu00.num_cc_register_reads            3065819                       # number of times the CC registers were read
system.cpu00.num_cc_register_writes           2410572                       # number of times the CC registers were written
system.cpu00.num_mem_refs                     1191947                       # number of memory refs
system.cpu00.num_load_insts                    856304                       # Number of load instructions
system.cpu00.num_store_insts                   335643                       # Number of store instructions
system.cpu00.num_idle_cycles             5631683.691070                       # Number of idle cycles
system.cpu00.num_busy_cycles             19031416.308930                       # Number of busy cycles
system.cpu00.not_idle_fraction               0.771655                       # Percentage of non-idle cycles
system.cpu00.idle_fraction                   0.228345                       # Percentage of idle cycles
system.cpu00.Branches                          510947                       # Number of branches fetched
system.cpu00.op_class::No_OpClass               22446      0.41%      0.41% # Class of executed instruction
system.cpu00.op_class::IntAlu                 4175599     75.98%     76.39% # Class of executed instruction
system.cpu00.op_class::IntMult                  16814      0.31%     76.70% # Class of executed instruction
system.cpu00.op_class::IntDiv                   36971      0.67%     77.37% # Class of executed instruction
system.cpu00.op_class::FloatAdd                 51820      0.94%     78.31% # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0      0.00%     78.31% # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0      0.00%     78.31% # Class of executed instruction
system.cpu00.op_class::FloatMult                    0      0.00%     78.31% # Class of executed instruction
system.cpu00.op_class::FloatMultAcc                 0      0.00%     78.31% # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0      0.00%     78.31% # Class of executed instruction
system.cpu00.op_class::FloatMisc                    0      0.00%     78.31% # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0      0.00%     78.31% # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0      0.00%     78.31% # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0      0.00%     78.31% # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0      0.00%     78.31% # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0      0.00%     78.31% # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0      0.00%     78.31% # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0      0.00%     78.31% # Class of executed instruction
system.cpu00.op_class::SimdMult                     0      0.00%     78.31% # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0      0.00%     78.31% # Class of executed instruction
system.cpu00.op_class::SimdShift                    0      0.00%     78.31% # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0      0.00%     78.31% # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0      0.00%     78.31% # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0      0.00%     78.31% # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0      0.00%     78.31% # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0      0.00%     78.31% # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0      0.00%     78.31% # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0      0.00%     78.31% # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0      0.00%     78.31% # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0      0.00%     78.31% # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0      0.00%     78.31% # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0      0.00%     78.31% # Class of executed instruction
system.cpu00.op_class::MemRead                 841273     15.31%     93.62% # Class of executed instruction
system.cpu00.op_class::MemWrite                333814      6.07%     99.69% # Class of executed instruction
system.cpu00.op_class::FloatMemRead             15031      0.27%     99.97% # Class of executed instruction
system.cpu00.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu00.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::total                  5495597                       # Class of executed instruction
system.cpu01.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.cpu01.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu01.interrupts.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.cpu01.itb.walker.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.cpu01.workload.num_syscalls                 97                       # Number of system calls
system.cpu01.pwrStateResidencyTicks::ON   15980642000                       # Cumulative time (in ticks) in various power states
system.cpu01.numCycles                       22127980                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.committedInsts                   2991212                       # Number of instructions committed
system.cpu01.committedOps                     5234743                       # Number of ops (including micro ops) committed
system.cpu01.num_int_alu_accesses             5162858                       # Number of integer alu accesses
system.cpu01.num_fp_alu_accesses                72434                       # Number of float alu accesses
system.cpu01.num_func_calls                     34400                       # number of times a function call or return occured
system.cpu01.num_conditional_control_insts       421056                       # number of instructions that are conditional controls
system.cpu01.num_int_insts                    5162858                       # number of integer instructions
system.cpu01.num_fp_insts                       72434                       # number of float instructions
system.cpu01.num_int_register_reads          10332748                       # number of times the integer registers were read
system.cpu01.num_int_register_writes          4440747                       # number of times the integer registers were written
system.cpu01.num_fp_register_reads             122533                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes             62355                       # number of times the floating registers were written
system.cpu01.num_cc_register_reads            2960387                       # number of times the CC registers were read
system.cpu01.num_cc_register_writes           2315195                       # number of times the CC registers were written
system.cpu01.num_mem_refs                     1094798                       # number of memory refs
system.cpu01.num_load_insts                    778255                       # Number of load instructions
system.cpu01.num_store_insts                   316543                       # Number of store instructions
system.cpu01.num_idle_cycles             6807960.352174                       # Number of idle cycles
system.cpu01.num_busy_cycles             15320019.647826                       # Number of busy cycles
system.cpu01.not_idle_fraction               0.692337                       # Percentage of non-idle cycles
system.cpu01.idle_fraction                   0.307663                       # Percentage of idle cycles
system.cpu01.Branches                          491770                       # Number of branches fetched
system.cpu01.op_class::No_OpClass               22439      0.43%      0.43% # Class of executed instruction
system.cpu01.op_class::IntAlu                 4011956     76.64%     77.07% # Class of executed instruction
system.cpu01.op_class::IntMult                  16802      0.32%     77.39% # Class of executed instruction
system.cpu01.op_class::IntDiv                   36964      0.71%     78.10% # Class of executed instruction
system.cpu01.op_class::FloatAdd                 51784      0.99%     79.09% # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0      0.00%     79.09% # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0      0.00%     79.09% # Class of executed instruction
system.cpu01.op_class::FloatMult                    0      0.00%     79.09% # Class of executed instruction
system.cpu01.op_class::FloatMultAcc                 0      0.00%     79.09% # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0      0.00%     79.09% # Class of executed instruction
system.cpu01.op_class::FloatMisc                    0      0.00%     79.09% # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0      0.00%     79.09% # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0      0.00%     79.09% # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0      0.00%     79.09% # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0      0.00%     79.09% # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0      0.00%     79.09% # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0      0.00%     79.09% # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0      0.00%     79.09% # Class of executed instruction
system.cpu01.op_class::SimdMult                     0      0.00%     79.09% # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0      0.00%     79.09% # Class of executed instruction
system.cpu01.op_class::SimdShift                    0      0.00%     79.09% # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0      0.00%     79.09% # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0      0.00%     79.09% # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0      0.00%     79.09% # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0      0.00%     79.09% # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0      0.00%     79.09% # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0      0.00%     79.09% # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0      0.00%     79.09% # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0      0.00%     79.09% # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0      0.00%     79.09% # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0      0.00%     79.09% # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0      0.00%     79.09% # Class of executed instruction
system.cpu01.op_class::MemRead                 763228     14.58%     93.67% # Class of executed instruction
system.cpu01.op_class::MemWrite                314714      6.01%     99.68% # Class of executed instruction
system.cpu01.op_class::FloatMemRead             15027      0.29%     99.97% # Class of executed instruction
system.cpu01.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu01.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::total                  5234743                       # Class of executed instruction
system.cpu02.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.cpu02.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu02.interrupts.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.cpu02.itb.walker.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.cpu02.workload.num_syscalls                 97                       # Number of system calls
system.cpu02.pwrStateResidencyTicks::ON   15980642000                       # Cumulative time (in ticks) in various power states
system.cpu02.numCycles                       22152277                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.committedInsts                   2996577                       # Number of instructions committed
system.cpu02.committedOps                     5243023                       # Number of ops (including micro ops) committed
system.cpu02.num_int_alu_accesses             5171138                       # Number of integer alu accesses
system.cpu02.num_fp_alu_accesses                72434                       # Number of float alu accesses
system.cpu02.num_func_calls                     34400                       # number of times a function call or return occured
system.cpu02.num_conditional_control_insts       421639                       # number of instructions that are conditional controls
system.cpu02.num_int_insts                    5171138                       # number of integer instructions
system.cpu02.num_fp_insts                       72434                       # number of float instructions
system.cpu02.num_int_register_reads          10349161                       # number of times the integer registers were read
system.cpu02.num_int_register_writes          4447861                       # number of times the integer registers were written
system.cpu02.num_fp_register_reads             122533                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes             62355                       # number of times the floating registers were written
system.cpu02.num_cc_register_reads            2963592                       # number of times the CC registers were read
system.cpu02.num_cc_register_writes           2318113                       # number of times the CC registers were written
system.cpu02.num_mem_refs                     1097990                       # number of memory refs
system.cpu02.num_load_insts                    780861                       # Number of load instructions
system.cpu02.num_store_insts                   317129                       # Number of store instructions
system.cpu02.num_idle_cycles             6798595.456605                       # Number of idle cycles
system.cpu02.num_busy_cycles             15353681.543395                       # Number of busy cycles
system.cpu02.not_idle_fraction               0.693097                       # Percentage of non-idle cycles
system.cpu02.idle_fraction                   0.306903                       # Percentage of idle cycles
system.cpu02.Branches                          492350                       # Number of branches fetched
system.cpu02.op_class::No_OpClass               22439      0.43%      0.43% # Class of executed instruction
system.cpu02.op_class::IntAlu                 4017044     76.62%     77.04% # Class of executed instruction
system.cpu02.op_class::IntMult                  16802      0.32%     77.37% # Class of executed instruction
system.cpu02.op_class::IntDiv                   36964      0.71%     78.07% # Class of executed instruction
system.cpu02.op_class::FloatAdd                 51784      0.99%     79.06% # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0      0.00%     79.06% # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0      0.00%     79.06% # Class of executed instruction
system.cpu02.op_class::FloatMult                    0      0.00%     79.06% # Class of executed instruction
system.cpu02.op_class::FloatMultAcc                 0      0.00%     79.06% # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0      0.00%     79.06% # Class of executed instruction
system.cpu02.op_class::FloatMisc                    0      0.00%     79.06% # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0      0.00%     79.06% # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0      0.00%     79.06% # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0      0.00%     79.06% # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0      0.00%     79.06% # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0      0.00%     79.06% # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0      0.00%     79.06% # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0      0.00%     79.06% # Class of executed instruction
system.cpu02.op_class::SimdMult                     0      0.00%     79.06% # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0      0.00%     79.06% # Class of executed instruction
system.cpu02.op_class::SimdShift                    0      0.00%     79.06% # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0      0.00%     79.06% # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0      0.00%     79.06% # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0      0.00%     79.06% # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0      0.00%     79.06% # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0      0.00%     79.06% # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0      0.00%     79.06% # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0      0.00%     79.06% # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0      0.00%     79.06% # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0      0.00%     79.06% # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0      0.00%     79.06% # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0      0.00%     79.06% # Class of executed instruction
system.cpu02.op_class::MemRead                 765834     14.61%     93.66% # Class of executed instruction
system.cpu02.op_class::MemWrite                315300      6.01%     99.68% # Class of executed instruction
system.cpu02.op_class::FloatMemRead             15027      0.29%     99.97% # Class of executed instruction
system.cpu02.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu02.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::total                  5243023                       # Class of executed instruction
system.cpu03.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.cpu03.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu03.interrupts.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.cpu03.itb.walker.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.cpu03.workload.num_syscalls                103                       # Number of system calls
system.cpu03.pwrStateResidencyTicks::ON   15980642000                       # Cumulative time (in ticks) in various power states
system.cpu03.numCycles                       24664806                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.committedInsts                   3159049                       # Number of instructions committed
system.cpu03.committedOps                     5500125                       # Number of ops (including micro ops) committed
system.cpu03.num_int_alu_accesses             5428197                       # Number of integer alu accesses
system.cpu03.num_fp_alu_accesses                72480                       # Number of float alu accesses
system.cpu03.num_func_calls                     34438                       # number of times a function call or return occured
system.cpu03.num_conditional_control_insts       440541                       # number of instructions that are conditional controls
system.cpu03.num_int_insts                    5428197                       # number of integer instructions
system.cpu03.num_fp_insts                       72480                       # number of float instructions
system.cpu03.num_int_register_reads          10854667                       # number of times the integer registers were read
system.cpu03.num_int_register_writes          4667100                       # number of times the integer registers were written
system.cpu03.num_fp_register_reads             122615                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes             62397                       # number of times the floating registers were written
system.cpu03.num_cc_register_reads            3067803                       # number of times the CC registers were read
system.cpu03.num_cc_register_writes           2412412                       # number of times the CC registers were written
system.cpu03.num_mem_refs                     1193547                       # number of memory refs
system.cpu03.num_load_insts                    857516                       # Number of load instructions
system.cpu03.num_store_insts                   336031                       # Number of store instructions
system.cpu03.num_idle_cycles             5630756.711506                       # Number of idle cycles
system.cpu03.num_busy_cycles             19034049.288494                       # Number of busy cycles
system.cpu03.not_idle_fraction               0.771709                       # Percentage of non-idle cycles
system.cpu03.idle_fraction                   0.228291                       # Percentage of idle cycles
system.cpu03.Branches                          511285                       # Number of branches fetched
system.cpu03.op_class::No_OpClass               22446      0.41%      0.41% # Class of executed instruction
system.cpu03.op_class::IntAlu                 4178527     75.97%     76.38% # Class of executed instruction
system.cpu03.op_class::IntMult                  16814      0.31%     76.69% # Class of executed instruction
system.cpu03.op_class::IntDiv                   36971      0.67%     77.36% # Class of executed instruction
system.cpu03.op_class::FloatAdd                 51820      0.94%     78.30% # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0      0.00%     78.30% # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0      0.00%     78.30% # Class of executed instruction
system.cpu03.op_class::FloatMult                    0      0.00%     78.30% # Class of executed instruction
system.cpu03.op_class::FloatMultAcc                 0      0.00%     78.30% # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0      0.00%     78.30% # Class of executed instruction
system.cpu03.op_class::FloatMisc                    0      0.00%     78.30% # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0      0.00%     78.30% # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0      0.00%     78.30% # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0      0.00%     78.30% # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0      0.00%     78.30% # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0      0.00%     78.30% # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0      0.00%     78.30% # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0      0.00%     78.30% # Class of executed instruction
system.cpu03.op_class::SimdMult                     0      0.00%     78.30% # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0      0.00%     78.30% # Class of executed instruction
system.cpu03.op_class::SimdShift                    0      0.00%     78.30% # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0      0.00%     78.30% # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0      0.00%     78.30% # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0      0.00%     78.30% # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0      0.00%     78.30% # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0      0.00%     78.30% # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0      0.00%     78.30% # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0      0.00%     78.30% # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0      0.00%     78.30% # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0      0.00%     78.30% # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0      0.00%     78.30% # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0      0.00%     78.30% # Class of executed instruction
system.cpu03.op_class::MemRead                 842485     15.32%     93.62% # Class of executed instruction
system.cpu03.op_class::MemWrite                334202      6.08%     99.69% # Class of executed instruction
system.cpu03.op_class::FloatMemRead             15031      0.27%     99.97% # Class of executed instruction
system.cpu03.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu03.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::total                  5500125                       # Class of executed instruction
system.cpu04.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.cpu04.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu04.interrupts.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.cpu04.itb.walker.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.cpu04.workload.num_syscalls                115                       # Number of system calls
system.cpu04.pwrStateResidencyTicks::ON   15980642000                       # Cumulative time (in ticks) in various power states
system.cpu04.numCycles                       31961284                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.committedInsts                   4002609                       # Number of instructions committed
system.cpu04.committedOps                     6823573                       # Number of ops (including micro ops) committed
system.cpu04.num_int_alu_accesses             6751559                       # Number of integer alu accesses
system.cpu04.num_fp_alu_accesses                72572                       # Number of float alu accesses
system.cpu04.num_func_calls                     34514                       # number of times a function call or return occured
system.cpu04.num_conditional_control_insts       536467                       # number of instructions that are conditional controls
system.cpu04.num_int_insts                    6751559                       # number of integer instructions
system.cpu04.num_fp_insts                       72572                       # number of float instructions
system.cpu04.num_int_register_reads          13463035                       # number of times the integer registers were read
system.cpu04.num_int_register_writes          5798542                       # number of times the integer registers were written
system.cpu04.num_fp_register_reads             122779                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes             62481                       # number of times the floating registers were written
system.cpu04.num_cc_register_reads            3595918                       # number of times the CC registers were read
system.cpu04.num_cc_register_writes           2891504                       # number of times the CC registers were written
system.cpu04.num_mem_refs                     1691609                       # number of memory refs
system.cpu04.num_load_insts                   1259721                       # Number of load instructions
system.cpu04.num_store_insts                   431888                       # Number of store instructions
system.cpu04.num_idle_cycles                 0.002000                       # Number of idle cycles
system.cpu04.num_busy_cycles             31961283.998000                       # Number of busy cycles
system.cpu04.not_idle_fraction               1.000000                       # Percentage of non-idle cycles
system.cpu04.idle_fraction                   0.000000                       # Percentage of idle cycles
system.cpu04.Branches                          607370                       # Number of branches fetched
system.cpu04.op_class::No_OpClass               22460      0.33%      0.33% # Class of executed instruction
system.cpu04.op_class::IntAlu                 5003801     73.33%     73.66% # Class of executed instruction
system.cpu04.op_class::IntMult                  16826      0.25%     73.91% # Class of executed instruction
system.cpu04.op_class::IntDiv                   36985      0.54%     74.45% # Class of executed instruction
system.cpu04.op_class::FloatAdd                 51892      0.76%     75.21% # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0      0.00%     75.21% # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0      0.00%     75.21% # Class of executed instruction
system.cpu04.op_class::FloatMult                    0      0.00%     75.21% # Class of executed instruction
system.cpu04.op_class::FloatMultAcc                 0      0.00%     75.21% # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0      0.00%     75.21% # Class of executed instruction
system.cpu04.op_class::FloatMisc                    0      0.00%     75.21% # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0      0.00%     75.21% # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0      0.00%     75.21% # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0      0.00%     75.21% # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0      0.00%     75.21% # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0      0.00%     75.21% # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0      0.00%     75.21% # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0      0.00%     75.21% # Class of executed instruction
system.cpu04.op_class::SimdMult                     0      0.00%     75.21% # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0      0.00%     75.21% # Class of executed instruction
system.cpu04.op_class::SimdShift                    0      0.00%     75.21% # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0      0.00%     75.21% # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0      0.00%     75.21% # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0      0.00%     75.21% # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0      0.00%     75.21% # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0      0.00%     75.21% # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0      0.00%     75.21% # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0      0.00%     75.21% # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0      0.00%     75.21% # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0      0.00%     75.21% # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0      0.00%     75.21% # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0      0.00%     75.21% # Class of executed instruction
system.cpu04.op_class::MemRead                1244682     18.24%     93.45% # Class of executed instruction
system.cpu04.op_class::MemWrite                430059      6.30%     99.75% # Class of executed instruction
system.cpu04.op_class::FloatMemRead             15039      0.22%     99.97% # Class of executed instruction
system.cpu04.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu04.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::total                  6823573                       # Class of executed instruction
system.cpu05.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.cpu05.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu05.interrupts.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.cpu05.itb.walker.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.cpu05.workload.num_syscalls                121                       # Number of system calls
system.cpu05.pwrStateResidencyTicks::ON   15980642000                       # Cumulative time (in ticks) in various power states
system.cpu05.numCycles                       29671547                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.committedInsts                   3654556                       # Number of instructions committed
system.cpu05.committedOps                     6271226                       # Number of ops (including micro ops) committed
system.cpu05.num_int_alu_accesses             6199169                       # Number of integer alu accesses
system.cpu05.num_fp_alu_accesses                72618                       # Number of float alu accesses
system.cpu05.num_func_calls                     34552                       # number of times a function call or return occured
system.cpu05.num_conditional_control_insts       495583                       # number of instructions that are conditional controls
system.cpu05.num_int_insts                    6199169                       # number of integer instructions
system.cpu05.num_fp_insts                       72618                       # number of float instructions
system.cpu05.num_int_register_reads          12378581                       # number of times the integer registers were read
system.cpu05.num_int_register_writes          5327888                       # number of times the integer registers were written
system.cpu05.num_fp_register_reads             122861                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes             62523                       # number of times the floating registers were written
system.cpu05.num_cc_register_reads            3371325                       # number of times the CC registers were read
system.cpu05.num_cc_register_writes           2686797                       # number of times the CC registers were written
system.cpu05.num_mem_refs                     1486628                       # number of memory refs
system.cpu05.num_load_insts                   1095676                       # Number of load instructions
system.cpu05.num_store_insts                   390952                       # Number of store instructions
system.cpu05.num_idle_cycles             2125698.049810                       # Number of idle cycles
system.cpu05.num_busy_cycles             27545848.950190                       # Number of busy cycles
system.cpu05.not_idle_fraction               0.928359                       # Percentage of non-idle cycles
system.cpu05.idle_fraction                   0.071641                       # Percentage of idle cycles
system.cpu05.Branches                          566581                       # Number of branches fetched
system.cpu05.op_class::No_OpClass               22467      0.36%      0.36% # Class of executed instruction
system.cpu05.op_class::IntAlu                 4656379     74.25%     74.61% # Class of executed instruction
system.cpu05.op_class::IntMult                  16832      0.27%     74.88% # Class of executed instruction
system.cpu05.op_class::IntDiv                   36992      0.59%     75.47% # Class of executed instruction
system.cpu05.op_class::FloatAdd                 51928      0.83%     76.29% # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0      0.00%     76.29% # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0      0.00%     76.29% # Class of executed instruction
system.cpu05.op_class::FloatMult                    0      0.00%     76.29% # Class of executed instruction
system.cpu05.op_class::FloatMultAcc                 0      0.00%     76.29% # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0      0.00%     76.29% # Class of executed instruction
system.cpu05.op_class::FloatMisc                    0      0.00%     76.29% # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0      0.00%     76.29% # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0      0.00%     76.29% # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0      0.00%     76.29% # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0      0.00%     76.29% # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0      0.00%     76.29% # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0      0.00%     76.29% # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0      0.00%     76.29% # Class of executed instruction
system.cpu05.op_class::SimdMult                     0      0.00%     76.29% # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0      0.00%     76.29% # Class of executed instruction
system.cpu05.op_class::SimdShift                    0      0.00%     76.29% # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0      0.00%     76.29% # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0      0.00%     76.29% # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0      0.00%     76.29% # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0      0.00%     76.29% # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0      0.00%     76.29% # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0      0.00%     76.29% # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0      0.00%     76.29% # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0      0.00%     76.29% # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0      0.00%     76.29% # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0      0.00%     76.29% # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0      0.00%     76.29% # Class of executed instruction
system.cpu05.op_class::MemRead                1080633     17.23%     93.53% # Class of executed instruction
system.cpu05.op_class::MemWrite                389123      6.20%     99.73% # Class of executed instruction
system.cpu05.op_class::FloatMemRead             15043      0.24%     99.97% # Class of executed instruction
system.cpu05.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu05.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::total                  6271226                       # Class of executed instruction
system.cpu06.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.cpu06.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu06.interrupts.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.cpu06.itb.walker.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.cpu06.workload.num_syscalls                103                       # Number of system calls
system.cpu06.pwrStateResidencyTicks::ON   15980642000                       # Cumulative time (in ticks) in various power states
system.cpu06.numCycles                       31754991                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.committedInsts                   3763027                       # Number of instructions committed
system.cpu06.committedOps                     6458876                       # Number of ops (including micro ops) committed
system.cpu06.num_int_alu_accesses             6386948                       # Number of integer alu accesses
system.cpu06.num_fp_alu_accesses                72480                       # Number of float alu accesses
system.cpu06.num_func_calls                     34438                       # number of times a function call or return occured
system.cpu06.num_conditional_control_insts       511495                       # number of instructions that are conditional controls
system.cpu06.num_int_insts                    6386948                       # number of integer instructions
system.cpu06.num_fp_insts                       72480                       # number of float instructions
system.cpu06.num_int_register_reads          12736867                       # number of times the integer registers were read
system.cpu06.num_int_register_writes          5483941                       # number of times the integer registers were written
system.cpu06.num_fp_register_reads             122615                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes             62397                       # number of times the floating registers were written
system.cpu06.num_cc_register_reads            3458071                       # number of times the CC registers were read
system.cpu06.num_cc_register_writes           2767140                       # number of times the CC registers were written
system.cpu06.num_mem_refs                     1548840                       # number of memory refs
system.cpu06.num_load_insts                   1141896                       # Number of load instructions
system.cpu06.num_store_insts                   406944                       # Number of store instructions
system.cpu06.num_idle_cycles             204961.490955                       # Number of idle cycles
system.cpu06.num_busy_cycles             31550029.509045                       # Number of busy cycles
system.cpu06.not_idle_fraction               0.993546                       # Percentage of non-idle cycles
system.cpu06.idle_fraction                   0.006454                       # Percentage of idle cycles
system.cpu06.Branches                          582282                       # Number of branches fetched
system.cpu06.op_class::No_OpClass               22446      0.35%      0.35% # Class of executed instruction
system.cpu06.op_class::IntAlu                 4781985     74.04%     74.38% # Class of executed instruction
system.cpu06.op_class::IntMult                  16814      0.26%     74.65% # Class of executed instruction
system.cpu06.op_class::IntDiv                   36971      0.57%     75.22% # Class of executed instruction
system.cpu06.op_class::FloatAdd                 51820      0.80%     76.02% # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0      0.00%     76.02% # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0      0.00%     76.02% # Class of executed instruction
system.cpu06.op_class::FloatMult                    0      0.00%     76.02% # Class of executed instruction
system.cpu06.op_class::FloatMultAcc                 0      0.00%     76.02% # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0      0.00%     76.02% # Class of executed instruction
system.cpu06.op_class::FloatMisc                    0      0.00%     76.02% # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0      0.00%     76.02% # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0      0.00%     76.02% # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0      0.00%     76.02% # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0      0.00%     76.02% # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0      0.00%     76.02% # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0      0.00%     76.02% # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0      0.00%     76.02% # Class of executed instruction
system.cpu06.op_class::SimdMult                     0      0.00%     76.02% # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0      0.00%     76.02% # Class of executed instruction
system.cpu06.op_class::SimdShift                    0      0.00%     76.02% # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0      0.00%     76.02% # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0      0.00%     76.02% # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0      0.00%     76.02% # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0      0.00%     76.02% # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0      0.00%     76.02% # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0      0.00%     76.02% # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0      0.00%     76.02% # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0      0.00%     76.02% # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0      0.00%     76.02% # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0      0.00%     76.02% # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0      0.00%     76.02% # Class of executed instruction
system.cpu06.op_class::MemRead                1126865     17.45%     93.47% # Class of executed instruction
system.cpu06.op_class::MemWrite                405115      6.27%     99.74% # Class of executed instruction
system.cpu06.op_class::FloatMemRead             15031      0.23%     99.97% # Class of executed instruction
system.cpu06.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu06.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::total                  6458876                       # Class of executed instruction
system.cpu07.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.cpu07.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu07.interrupts.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.cpu07.itb.walker.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.cpu07.workload.num_syscalls                 97                       # Number of system calls
system.cpu07.pwrStateResidencyTicks::ON   15980642000                       # Cumulative time (in ticks) in various power states
system.cpu07.numCycles                       12136387                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.committedInsts                   2664941                       # Number of instructions committed
system.cpu07.committedOps                     4697915                       # Number of ops (including micro ops) committed
system.cpu07.num_int_alu_accesses             4626030                       # Number of integer alu accesses
system.cpu07.num_fp_alu_accesses                72434                       # Number of float alu accesses
system.cpu07.num_func_calls                     34400                       # number of times a function call or return occured
system.cpu07.num_conditional_control_insts       378944                       # number of instructions that are conditional controls
system.cpu07.num_int_insts                    4626030                       # number of integer instructions
system.cpu07.num_fp_insts                       72434                       # number of float instructions
system.cpu07.num_int_register_reads           9290549                       # number of times the integer registers were read
system.cpu07.num_int_register_writes          3988141                       # number of times the integer registers were written
system.cpu07.num_fp_register_reads             122533                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes             62355                       # number of times the floating registers were written
system.cpu07.num_cc_register_reads            2728801                       # number of times the CC registers were read
system.cpu07.num_cc_register_writes           2104579                       # number of times the CC registers were written
system.cpu07.num_mem_refs                      905279                       # number of memory refs
system.cpu07.num_load_insts                    630906                       # Number of load instructions
system.cpu07.num_store_insts                   274373                       # Number of store instructions
system.cpu07.num_idle_cycles             7527939.811065                       # Number of idle cycles
system.cpu07.num_busy_cycles             4608447.188935                       # Number of busy cycles
system.cpu07.not_idle_fraction               0.379722                       # Percentage of non-idle cycles
system.cpu07.idle_fraction                   0.620278                       # Percentage of idle cycles
system.cpu07.Branches                          449718                       # Number of branches fetched
system.cpu07.op_class::No_OpClass               22439      0.48%      0.48% # Class of executed instruction
system.cpu07.op_class::IntAlu                 3664647     78.01%     78.48% # Class of executed instruction
system.cpu07.op_class::IntMult                  16802      0.36%     78.84% # Class of executed instruction
system.cpu07.op_class::IntDiv                   36964      0.79%     79.63% # Class of executed instruction
system.cpu07.op_class::FloatAdd                 51784      1.10%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatMult                    0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatMultAcc                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatMisc                    0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdMult                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdShift                    0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::MemRead                 615879     13.11%     93.84% # Class of executed instruction
system.cpu07.op_class::MemWrite                272544      5.80%     99.64% # Class of executed instruction
system.cpu07.op_class::FloatMemRead             15027      0.32%     99.96% # Class of executed instruction
system.cpu07.op_class::FloatMemWrite             1829      0.04%    100.00% # Class of executed instruction
system.cpu07.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::total                  4697915                       # Class of executed instruction
system.cpu08.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.cpu08.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu08.interrupts.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.cpu08.itb.walker.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.cpu08.workload.num_syscalls                115                       # Number of system calls
system.cpu08.pwrStateResidencyTicks::ON   15980642000                       # Cumulative time (in ticks) in various power states
system.cpu08.numCycles                       31753056                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.committedInsts                   3627236                       # Number of instructions committed
system.cpu08.committedOps                     6261944                       # Number of ops (including micro ops) committed
system.cpu08.num_int_alu_accesses             6189930                       # Number of integer alu accesses
system.cpu08.num_fp_alu_accesses                72572                       # Number of float alu accesses
system.cpu08.num_func_calls                     34514                       # number of times a function call or return occured
system.cpu08.num_conditional_control_insts       499217                       # number of instructions that are conditional controls
system.cpu08.num_int_insts                    6189930                       # number of integer instructions
system.cpu08.num_fp_insts                       72572                       # number of float instructions
system.cpu08.num_int_register_reads          12338818                       # number of times the integer registers were read
system.cpu08.num_int_register_writes          5311417                       # number of times the integer registers were written
system.cpu08.num_fp_register_reads             122779                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes             62481                       # number of times the floating registers were written
system.cpu08.num_cc_register_reads            3391043                       # number of times the CC registers were read
system.cpu08.num_cc_register_writes           2705246                       # number of times the CC registers were written
system.cpu08.num_mem_refs                     1466193                       # number of memory refs
system.cpu08.num_load_insts                   1071559                       # Number of load instructions
system.cpu08.num_store_insts                   394634                       # Number of store instructions
system.cpu08.num_idle_cycles             206871.395025                       # Number of idle cycles
system.cpu08.num_busy_cycles             31546184.604975                       # Number of busy cycles
system.cpu08.not_idle_fraction               0.993485                       # Percentage of non-idle cycles
system.cpu08.idle_fraction                   0.006515                       # Percentage of idle cycles
system.cpu08.Branches                          570120                       # Number of branches fetched
system.cpu08.op_class::No_OpClass               22460      0.36%      0.36% # Class of executed instruction
system.cpu08.op_class::IntAlu                 4667588     74.54%     74.90% # Class of executed instruction
system.cpu08.op_class::IntMult                  16826      0.27%     75.17% # Class of executed instruction
system.cpu08.op_class::IntDiv                   36985      0.59%     75.76% # Class of executed instruction
system.cpu08.op_class::FloatAdd                 51892      0.83%     76.59% # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0      0.00%     76.59% # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0      0.00%     76.59% # Class of executed instruction
system.cpu08.op_class::FloatMult                    0      0.00%     76.59% # Class of executed instruction
system.cpu08.op_class::FloatMultAcc                 0      0.00%     76.59% # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0      0.00%     76.59% # Class of executed instruction
system.cpu08.op_class::FloatMisc                    0      0.00%     76.59% # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0      0.00%     76.59% # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0      0.00%     76.59% # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0      0.00%     76.59% # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0      0.00%     76.59% # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0      0.00%     76.59% # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0      0.00%     76.59% # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0      0.00%     76.59% # Class of executed instruction
system.cpu08.op_class::SimdMult                     0      0.00%     76.59% # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0      0.00%     76.59% # Class of executed instruction
system.cpu08.op_class::SimdShift                    0      0.00%     76.59% # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0      0.00%     76.59% # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0      0.00%     76.59% # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0      0.00%     76.59% # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0      0.00%     76.59% # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0      0.00%     76.59% # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0      0.00%     76.59% # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0      0.00%     76.59% # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0      0.00%     76.59% # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0      0.00%     76.59% # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0      0.00%     76.59% # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0      0.00%     76.59% # Class of executed instruction
system.cpu08.op_class::MemRead                1056520     16.87%     93.46% # Class of executed instruction
system.cpu08.op_class::MemWrite                392805      6.27%     99.73% # Class of executed instruction
system.cpu08.op_class::FloatMemRead             15039      0.24%     99.97% # Class of executed instruction
system.cpu08.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu08.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::total                  6261944                       # Class of executed instruction
system.cpu09.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.cpu09.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu09.interrupts.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.cpu09.itb.walker.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.cpu09.workload.num_syscalls                103                       # Number of system calls
system.cpu09.pwrStateResidencyTicks::ON   15980642000                       # Cumulative time (in ticks) in various power states
system.cpu09.numCycles                       27047353                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.committedInsts                   3326216                       # Number of instructions committed
system.cpu09.committedOps                     5765412                       # Number of ops (including micro ops) committed
system.cpu09.num_int_alu_accesses             5693484                       # Number of integer alu accesses
system.cpu09.num_fp_alu_accesses                72480                       # Number of float alu accesses
system.cpu09.num_func_calls                     34438                       # number of times a function call or return occured
system.cpu09.num_conditional_control_insts       460165                       # number of instructions that are conditional controls
system.cpu09.num_int_insts                    5693484                       # number of integer instructions
system.cpu09.num_fp_insts                       72480                       # number of float instructions
system.cpu09.num_int_register_reads          11375470                       # number of times the integer registers were read
system.cpu09.num_int_register_writes          4893139                       # number of times the integer registers were written
system.cpu09.num_fp_register_reads             122615                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes             62397                       # number of times the floating registers were written
system.cpu09.num_cc_register_reads            3175750                       # number of times the CC registers were read
system.cpu09.num_cc_register_writes           2510502                       # number of times the CC registers were written
system.cpu09.num_mem_refs                     1291869                       # number of memory refs
system.cpu09.num_load_insts                    936244                       # Number of load instructions
system.cpu09.num_store_insts                   355625                       # Number of store instructions
system.cpu09.num_idle_cycles             4158432.008565                       # Number of idle cycles
system.cpu09.num_busy_cycles             22888920.991435                       # Number of busy cycles
system.cpu09.not_idle_fraction               0.846254                       # Percentage of non-idle cycles
system.cpu09.idle_fraction                   0.153746                       # Percentage of idle cycles
system.cpu09.Branches                          530939                       # Number of branches fetched
system.cpu09.op_class::No_OpClass               22446      0.39%      0.39% # Class of executed instruction
system.cpu09.op_class::IntAlu                 4345492     75.37%     75.76% # Class of executed instruction
system.cpu09.op_class::IntMult                  16814      0.29%     76.05% # Class of executed instruction
system.cpu09.op_class::IntDiv                   36971      0.64%     76.69% # Class of executed instruction
system.cpu09.op_class::FloatAdd                 51820      0.90%     77.59% # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0      0.00%     77.59% # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0      0.00%     77.59% # Class of executed instruction
system.cpu09.op_class::FloatMult                    0      0.00%     77.59% # Class of executed instruction
system.cpu09.op_class::FloatMultAcc                 0      0.00%     77.59% # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0      0.00%     77.59% # Class of executed instruction
system.cpu09.op_class::FloatMisc                    0      0.00%     77.59% # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0      0.00%     77.59% # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0      0.00%     77.59% # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0      0.00%     77.59% # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0      0.00%     77.59% # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0      0.00%     77.59% # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0      0.00%     77.59% # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0      0.00%     77.59% # Class of executed instruction
system.cpu09.op_class::SimdMult                     0      0.00%     77.59% # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0      0.00%     77.59% # Class of executed instruction
system.cpu09.op_class::SimdShift                    0      0.00%     77.59% # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0      0.00%     77.59% # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0      0.00%     77.59% # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0      0.00%     77.59% # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0      0.00%     77.59% # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0      0.00%     77.59% # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0      0.00%     77.59% # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0      0.00%     77.59% # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0      0.00%     77.59% # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0      0.00%     77.59% # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0      0.00%     77.59% # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0      0.00%     77.59% # Class of executed instruction
system.cpu09.op_class::MemRead                 921213     15.98%     93.57% # Class of executed instruction
system.cpu09.op_class::MemWrite                353796      6.14%     99.71% # Class of executed instruction
system.cpu09.op_class::FloatMemRead             15031      0.26%     99.97% # Class of executed instruction
system.cpu09.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu09.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::total                  5765412                       # Class of executed instruction
system.cpu10.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.cpu10.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu10.interrupts.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.cpu10.itb.walker.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.cpu10.workload.num_syscalls                103                       # Number of system calls
system.cpu10.pwrStateResidencyTicks::ON   15980642000                       # Cumulative time (in ticks) in various power states
system.cpu10.numCycles                       27061482                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.committedInsts                   3331078                       # Number of instructions committed
system.cpu10.committedOps                     5773139                       # Number of ops (including micro ops) committed
system.cpu10.num_int_alu_accesses             5701211                       # Number of integer alu accesses
system.cpu10.num_fp_alu_accesses                72480                       # Number of float alu accesses
system.cpu10.num_func_calls                     34438                       # number of times a function call or return occured
system.cpu10.num_conditional_control_insts       460738                       # number of instructions that are conditional controls
system.cpu10.num_int_insts                    5701211                       # number of integer instructions
system.cpu10.num_fp_insts                       72480                       # number of float instructions
system.cpu10.num_int_register_reads          11390648                       # number of times the integer registers were read
system.cpu10.num_int_register_writes          4899720                       # number of times the integer registers were written
system.cpu10.num_fp_register_reads             122615                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes             62397                       # number of times the floating registers were written
system.cpu10.num_cc_register_reads            3178899                       # number of times the CC registers were read
system.cpu10.num_cc_register_writes           2513372                       # number of times the CC registers were written
system.cpu10.num_mem_refs                     1294735                       # number of memory refs
system.cpu10.num_load_insts                    938532                       # Number of load instructions
system.cpu10.num_store_insts                   356203                       # Number of store instructions
system.cpu10.num_idle_cycles             4148641.327188                       # Number of idle cycles
system.cpu10.num_busy_cycles             22912840.672812                       # Number of busy cycles
system.cpu10.not_idle_fraction               0.846696                       # Percentage of non-idle cycles
system.cpu10.idle_fraction                   0.153304                       # Percentage of idle cycles
system.cpu10.Branches                          531507                       # Number of branches fetched
system.cpu10.op_class::No_OpClass               22446      0.39%      0.39% # Class of executed instruction
system.cpu10.op_class::IntAlu                 4350353     75.36%     75.74% # Class of executed instruction
system.cpu10.op_class::IntMult                  16814      0.29%     76.04% # Class of executed instruction
system.cpu10.op_class::IntDiv                   36971      0.64%     76.68% # Class of executed instruction
system.cpu10.op_class::FloatAdd                 51820      0.90%     77.57% # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0      0.00%     77.57% # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0      0.00%     77.57% # Class of executed instruction
system.cpu10.op_class::FloatMult                    0      0.00%     77.57% # Class of executed instruction
system.cpu10.op_class::FloatMultAcc                 0      0.00%     77.57% # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0      0.00%     77.57% # Class of executed instruction
system.cpu10.op_class::FloatMisc                    0      0.00%     77.57% # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0      0.00%     77.57% # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0      0.00%     77.57% # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0      0.00%     77.57% # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0      0.00%     77.57% # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0      0.00%     77.57% # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0      0.00%     77.57% # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0      0.00%     77.57% # Class of executed instruction
system.cpu10.op_class::SimdMult                     0      0.00%     77.57% # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0      0.00%     77.57% # Class of executed instruction
system.cpu10.op_class::SimdShift                    0      0.00%     77.57% # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0      0.00%     77.57% # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0      0.00%     77.57% # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0      0.00%     77.57% # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0      0.00%     77.57% # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0      0.00%     77.57% # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0      0.00%     77.57% # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0      0.00%     77.57% # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0      0.00%     77.57% # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0      0.00%     77.57% # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0      0.00%     77.57% # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0      0.00%     77.57% # Class of executed instruction
system.cpu10.op_class::MemRead                 923501     16.00%     93.57% # Class of executed instruction
system.cpu10.op_class::MemWrite                354374      6.14%     99.71% # Class of executed instruction
system.cpu10.op_class::FloatMemRead             15031      0.26%     99.97% # Class of executed instruction
system.cpu10.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu10.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::total                  5773139                       # Class of executed instruction
system.cpu11.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.cpu11.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu11.interrupts.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.cpu11.itb.walker.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.cpu11.workload.num_syscalls                115                       # Number of system calls
system.cpu11.pwrStateResidencyTicks::ON   15980642000                       # Cumulative time (in ticks) in various power states
system.cpu11.numCycles                       29469123                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.committedInsts                   3494817                       # Number of instructions committed
system.cpu11.committedOps                     6034683                       # Number of ops (including micro ops) committed
system.cpu11.num_int_alu_accesses             5962669                       # Number of integer alu accesses
system.cpu11.num_fp_alu_accesses                72572                       # Number of float alu accesses
system.cpu11.num_func_calls                     34514                       # number of times a function call or return occured
system.cpu11.num_conditional_control_insts       480248                       # number of instructions that are conditional controls
system.cpu11.num_int_insts                    5962669                       # number of integer instructions
system.cpu11.num_fp_insts                       72572                       # number of float instructions
system.cpu11.num_int_register_reads          11903331                       # number of times the integer registers were read
system.cpu11.num_int_register_writes          5122092                       # number of times the integer registers were written
system.cpu11.num_fp_register_reads             122779                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes             62481                       # number of times the floating registers were written
system.cpu11.num_cc_register_reads            3286724                       # number of times the CC registers were read
system.cpu11.num_cc_register_writes           2610384                       # number of times the CC registers were written
system.cpu11.num_mem_refs                     1390532                       # number of memory refs
system.cpu11.num_load_insts                   1014886                       # Number of load instructions
system.cpu11.num_store_insts                   375646                       # Number of store instructions
system.cpu11.num_idle_cycles             2297836.316562                       # Number of idle cycles
system.cpu11.num_busy_cycles             27171286.683438                       # Number of busy cycles
system.cpu11.not_idle_fraction               0.922026                       # Percentage of non-idle cycles
system.cpu11.idle_fraction                   0.077974                       # Percentage of idle cycles
system.cpu11.Branches                          551172                       # Number of branches fetched
system.cpu11.op_class::No_OpClass               22460      0.37%      0.37% # Class of executed instruction
system.cpu11.op_class::IntAlu                 4515988     74.83%     75.21% # Class of executed instruction
system.cpu11.op_class::IntMult                  16826      0.28%     75.48% # Class of executed instruction
system.cpu11.op_class::IntDiv                   36985      0.61%     76.10% # Class of executed instruction
system.cpu11.op_class::FloatAdd                 51892      0.86%     76.96% # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0      0.00%     76.96% # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0      0.00%     76.96% # Class of executed instruction
system.cpu11.op_class::FloatMult                    0      0.00%     76.96% # Class of executed instruction
system.cpu11.op_class::FloatMultAcc                 0      0.00%     76.96% # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0      0.00%     76.96% # Class of executed instruction
system.cpu11.op_class::FloatMisc                    0      0.00%     76.96% # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0      0.00%     76.96% # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0      0.00%     76.96% # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0      0.00%     76.96% # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0      0.00%     76.96% # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0      0.00%     76.96% # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0      0.00%     76.96% # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0      0.00%     76.96% # Class of executed instruction
system.cpu11.op_class::SimdMult                     0      0.00%     76.96% # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0      0.00%     76.96% # Class of executed instruction
system.cpu11.op_class::SimdShift                    0      0.00%     76.96% # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0      0.00%     76.96% # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0      0.00%     76.96% # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0      0.00%     76.96% # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0      0.00%     76.96% # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0      0.00%     76.96% # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0      0.00%     76.96% # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0      0.00%     76.96% # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0      0.00%     76.96% # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0      0.00%     76.96% # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0      0.00%     76.96% # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0      0.00%     76.96% # Class of executed instruction
system.cpu11.op_class::MemRead                 999847     16.57%     93.53% # Class of executed instruction
system.cpu11.op_class::MemWrite                373817      6.19%     99.72% # Class of executed instruction
system.cpu11.op_class::FloatMemRead             15039      0.25%     99.97% # Class of executed instruction
system.cpu11.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu11.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::total                  6034683                       # Class of executed instruction
system.cpu12.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.cpu12.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu12.interrupts.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.cpu12.itb.walker.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.cpu12.workload.num_syscalls                 97                       # Number of system calls
system.cpu12.pwrStateResidencyTicks::ON   15980642000                       # Cumulative time (in ticks) in various power states
system.cpu12.numCycles                       19467854                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.committedInsts                   2813464                       # Number of instructions committed
system.cpu12.committedOps                     4952450                       # Number of ops (including micro ops) committed
system.cpu12.num_int_alu_accesses             4880565                       # Number of integer alu accesses
system.cpu12.num_fp_alu_accesses                72434                       # Number of float alu accesses
system.cpu12.num_func_calls                     34400                       # number of times a function call or return occured
system.cpu12.num_conditional_control_insts       400147                       # number of instructions that are conditional controls
system.cpu12.num_int_insts                    4880565                       # number of integer instructions
system.cpu12.num_fp_insts                       72434                       # number of float instructions
system.cpu12.num_int_register_reads           9778740                       # number of times the integer registers were read
system.cpu12.num_int_register_writes          4200272                       # number of times the integer registers were written
system.cpu12.num_fp_register_reads             122533                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes             62355                       # number of times the floating registers were written
system.cpu12.num_cc_register_reads            2845363                       # number of times the CC registers were read
system.cpu12.num_cc_register_writes           2210699                       # number of times the CC registers were written
system.cpu12.num_mem_refs                      990304                       # number of memory refs
system.cpu12.num_load_insts                    694621                       # Number of load instructions
system.cpu12.num_store_insts                   295683                       # Number of store instructions
system.cpu12.num_idle_cycles             7609840.431409                       # Number of idle cycles
system.cpu12.num_busy_cycles             11858013.568591                       # Number of busy cycles
system.cpu12.not_idle_fraction               0.609107                       # Percentage of non-idle cycles
system.cpu12.idle_fraction                   0.390893                       # Percentage of idle cycles
system.cpu12.Branches                          470812                       # Number of branches fetched
system.cpu12.op_class::No_OpClass               22439      0.45%      0.45% # Class of executed instruction
system.cpu12.op_class::IntAlu                 3834157     77.42%     77.87% # Class of executed instruction
system.cpu12.op_class::IntMult                  16802      0.34%     78.21% # Class of executed instruction
system.cpu12.op_class::IntDiv                   36964      0.75%     78.96% # Class of executed instruction
system.cpu12.op_class::FloatAdd                 51784      1.05%     80.00% # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0      0.00%     80.00% # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0      0.00%     80.00% # Class of executed instruction
system.cpu12.op_class::FloatMult                    0      0.00%     80.00% # Class of executed instruction
system.cpu12.op_class::FloatMultAcc                 0      0.00%     80.00% # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0      0.00%     80.00% # Class of executed instruction
system.cpu12.op_class::FloatMisc                    0      0.00%     80.00% # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0      0.00%     80.00% # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0      0.00%     80.00% # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0      0.00%     80.00% # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0      0.00%     80.00% # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0      0.00%     80.00% # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0      0.00%     80.00% # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0      0.00%     80.00% # Class of executed instruction
system.cpu12.op_class::SimdMult                     0      0.00%     80.00% # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0      0.00%     80.00% # Class of executed instruction
system.cpu12.op_class::SimdShift                    0      0.00%     80.00% # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0      0.00%     80.00% # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0      0.00%     80.00% # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0      0.00%     80.00% # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0      0.00%     80.00% # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0      0.00%     80.00% # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0      0.00%     80.00% # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0      0.00%     80.00% # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0      0.00%     80.00% # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0      0.00%     80.00% # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0      0.00%     80.00% # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0      0.00%     80.00% # Class of executed instruction
system.cpu12.op_class::MemRead                 679594     13.72%     93.73% # Class of executed instruction
system.cpu12.op_class::MemWrite                293854      5.93%     99.66% # Class of executed instruction
system.cpu12.op_class::FloatMemRead             15027      0.30%     99.96% # Class of executed instruction
system.cpu12.op_class::FloatMemWrite             1829      0.04%    100.00% # Class of executed instruction
system.cpu12.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::total                  4952450                       # Class of executed instruction
system.cpu13.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.cpu13.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu13.interrupts.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.cpu13.itb.walker.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.cpu13.workload.num_syscalls                 97                       # Number of system calls
system.cpu13.pwrStateResidencyTicks::ON   15980642000                       # Cumulative time (in ticks) in various power states
system.cpu13.numCycles                       24662779                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.committedInsts                   3105587                       # Number of instructions committed
system.cpu13.committedOps                     5453270                       # Number of ops (including micro ops) committed
system.cpu13.num_int_alu_accesses             5381385                       # Number of integer alu accesses
system.cpu13.num_fp_alu_accesses                72434                       # Number of float alu accesses
system.cpu13.num_func_calls                     34400                       # number of times a function call or return occured
system.cpu13.num_conditional_control_insts       441887                       # number of instructions that are conditional controls
system.cpu13.num_int_insts                    5381385                       # number of integer instructions
system.cpu13.num_fp_insts                       72434                       # number of float instructions
system.cpu13.num_int_register_reads          10738487                       # number of times the integer registers were read
system.cpu13.num_int_register_writes          4617614                       # number of times the integer registers were written
system.cpu13.num_fp_register_reads             122533                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes             62355                       # number of times the floating registers were written
system.cpu13.num_cc_register_reads            3074958                       # number of times the CC registers were read
system.cpu13.num_cc_register_writes           2419345                       # number of times the CC registers were written
system.cpu13.num_mem_refs                     1157159                       # number of memory refs
system.cpu13.num_load_insts                    819788                       # Number of load instructions
system.cpu13.num_store_insts                   337371                       # Number of store instructions
system.cpu13.num_idle_cycles             5631858.090665                       # Number of idle cycles
system.cpu13.num_busy_cycles             19030920.909335                       # Number of busy cycles
system.cpu13.not_idle_fraction               0.771645                       # Percentage of non-idle cycles
system.cpu13.idle_fraction                   0.228355                       # Percentage of idle cycles
system.cpu13.Branches                          512602                       # Number of branches fetched
system.cpu13.op_class::No_OpClass               22439      0.41%      0.41% # Class of executed instruction
system.cpu13.op_class::IntAlu                 4168122     76.43%     76.84% # Class of executed instruction
system.cpu13.op_class::IntMult                  16802      0.31%     77.15% # Class of executed instruction
system.cpu13.op_class::IntDiv                   36964      0.68%     77.83% # Class of executed instruction
system.cpu13.op_class::FloatAdd                 51784      0.95%     78.78% # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0      0.00%     78.78% # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0      0.00%     78.78% # Class of executed instruction
system.cpu13.op_class::FloatMult                    0      0.00%     78.78% # Class of executed instruction
system.cpu13.op_class::FloatMultAcc                 0      0.00%     78.78% # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0      0.00%     78.78% # Class of executed instruction
system.cpu13.op_class::FloatMisc                    0      0.00%     78.78% # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0      0.00%     78.78% # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0      0.00%     78.78% # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0      0.00%     78.78% # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0      0.00%     78.78% # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0      0.00%     78.78% # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0      0.00%     78.78% # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0      0.00%     78.78% # Class of executed instruction
system.cpu13.op_class::SimdMult                     0      0.00%     78.78% # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0      0.00%     78.78% # Class of executed instruction
system.cpu13.op_class::SimdShift                    0      0.00%     78.78% # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0      0.00%     78.78% # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0      0.00%     78.78% # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0      0.00%     78.78% # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0      0.00%     78.78% # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0      0.00%     78.78% # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0      0.00%     78.78% # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0      0.00%     78.78% # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0      0.00%     78.78% # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0      0.00%     78.78% # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0      0.00%     78.78% # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0      0.00%     78.78% # Class of executed instruction
system.cpu13.op_class::MemRead                 804761     14.76%     93.54% # Class of executed instruction
system.cpu13.op_class::MemWrite                335542      6.15%     99.69% # Class of executed instruction
system.cpu13.op_class::FloatMemRead             15027      0.28%     99.97% # Class of executed instruction
system.cpu13.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu13.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::total                  5453270                       # Class of executed instruction
system.fpga0.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.fpga0.clk_domain.clock                    3333                       # Clock period in ticks
system.fpga0.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.fpga0.itb.walker.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.fpga0.pwrStateResidencyTicks::ON   15980642000                       # Cumulative time (in ticks) in various power states
system.fpga0.numCycles                        4668498                       # number of cpu cycles simulated
system.fpga0.numWorkItemsStarted                    0                       # number of work items this cpu started
system.fpga0.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.fpga1.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.fpga1.clk_domain.clock                    3333                       # Clock period in ticks
system.fpga1.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.fpga1.itb.walker.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.fpga1.pwrStateResidencyTicks::ON   15980642000                       # Cumulative time (in ticks) in various power states
system.fpga1.numCycles                        4323565                       # number of cpu cycles simulated
system.fpga1.numWorkItemsStarted                    0                       # number of work items this cpu started
system.fpga1.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.piobus.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.piobus.trans_dist::ReadReq              565665                       # Transaction distribution
system.piobus.trans_dist::ReadResp             565665                       # Transaction distribution
system.piobus.trans_dist::WriteReq                456                       # Transaction distribution
system.piobus.trans_dist::WriteResp               456                       # Transaction distribution
system.piobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.fpga0.control_port        64772                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::total        64772                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.fpga1.control_port        45834                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::total        45834                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.fpga0.control_port        46414                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::total        46414                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.fpga1.control_port        65110                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::total        65110                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl4.sequencer.mem-master-port::system.fpga0.control_port       160760                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl4.sequencer.mem-master-port::total       160760                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl5.sequencer.mem-master-port::system.fpga1.control_port       119754                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl5.sequencer.mem-master-port::total       119754                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl6.sequencer.mem-master-port::system.fpga0.control_port       136106                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl6.sequencer.mem-master-port::total       136106                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl7.sequencer.mem-master-port::system.fpga1.control_port         3782                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl7.sequencer.mem-master-port::total         3782                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl8.sequencer.mem-master-port::system.fpga0.control_port       123510                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl8.sequencer.mem-master-port::total       123510                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl9.sequencer.mem-master-port::system.fpga1.control_port        84764                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl9.sequencer.mem-master-port::total        84764                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl10.sequencer.mem-master-port::system.fpga0.control_port        85332                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl10.sequencer.mem-master-port::total        85332                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl11.sequencer.mem-master-port::system.fpga1.control_port       104562                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl11.sequencer.mem-master-port::total       104562                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl12.sequencer.mem-master-port::system.fpga0.control_port        24876                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl12.sequencer.mem-master-port::total        24876                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl13.sequencer.mem-master-port::system.fpga1.control_port        66666                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl13.sequencer.mem-master-port::total        66666                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count::total                1132242                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.fpga0.control_port       259088                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::total       259088                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.fpga1.control_port       183336                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::total       183336                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.fpga0.control_port       185656                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::total       185656                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.fpga1.control_port       260440                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::total       260440                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl4.sequencer.mem-master-port::system.fpga0.control_port       643040                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl4.sequencer.mem-master-port::total       643040                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl5.sequencer.mem-master-port::system.fpga1.control_port       479016                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl5.sequencer.mem-master-port::total       479016                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl6.sequencer.mem-master-port::system.fpga0.control_port       544424                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl6.sequencer.mem-master-port::total       544424                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl7.sequencer.mem-master-port::system.fpga1.control_port        15128                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl7.sequencer.mem-master-port::total        15128                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl8.sequencer.mem-master-port::system.fpga0.control_port       494040                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl8.sequencer.mem-master-port::total       494040                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl9.sequencer.mem-master-port::system.fpga1.control_port       339056                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl9.sequencer.mem-master-port::total       339056                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl10.sequencer.mem-master-port::system.fpga0.control_port       341328                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl10.sequencer.mem-master-port::total       341328                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl11.sequencer.mem-master-port::system.fpga1.control_port       418248                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl11.sequencer.mem-master-port::total       418248                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl12.sequencer.mem-master-port::system.fpga0.control_port        99504                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl12.sequencer.mem-master-port::total        99504                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl13.sequencer.mem-master-port::system.fpga1.control_port       266664                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl13.sequencer.mem-master-port::total       266664                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size::total                 4528968                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.reqLayer0.occupancy           448097000                       # Layer occupancy (ticks)
system.piobus.reqLayer0.utilization               2.8                       # Layer utilization (%)
system.piobus.reqLayer1.occupancy           343232000                       # Layer occupancy (ticks)
system.piobus.reqLayer1.utilization               2.1                       # Layer utilization (%)
system.piobus.respLayer2.occupancy           71538000                       # Layer occupancy (ticks)
system.piobus.respLayer2.utilization              0.4                       # Layer utilization (%)
system.piobus.respLayer4.occupancy           50540000                       # Layer occupancy (ticks)
system.piobus.respLayer4.utilization              0.3                       # Layer utilization (%)
system.piobus.respLayer6.occupancy           51413000                       # Layer occupancy (ticks)
system.piobus.respLayer6.utilization              0.3                       # Layer utilization (%)
system.piobus.respLayer8.occupancy           72371000                       # Layer occupancy (ticks)
system.piobus.respLayer8.utilization              0.5                       # Layer utilization (%)
system.piobus.respLayer10.occupancy         171696500                       # Layer occupancy (ticks)
system.piobus.respLayer10.utilization             1.1                       # Layer utilization (%)
system.piobus.respLayer12.occupancy         130414000                       # Layer occupancy (ticks)
system.piobus.respLayer12.utilization             0.8                       # Layer utilization (%)
system.piobus.respLayer14.occupancy         149561500                       # Layer occupancy (ticks)
system.piobus.respLayer14.utilization             0.9                       # Layer utilization (%)
system.piobus.respLayer16.occupancy           3759000                       # Layer occupancy (ticks)
system.piobus.respLayer16.utilization             0.0                       # Layer utilization (%)
system.piobus.respLayer18.occupancy         138928500                       # Layer occupancy (ticks)
system.piobus.respLayer18.utilization             0.9                       # Layer utilization (%)
system.piobus.respLayer20.occupancy          94408500                       # Layer occupancy (ticks)
system.piobus.respLayer20.utilization             0.6                       # Layer utilization (%)
system.piobus.respLayer22.occupancy          94843000                       # Layer occupancy (ticks)
system.piobus.respLayer22.utilization             0.6                       # Layer utilization (%)
system.piobus.respLayer24.occupancy         117020000                       # Layer occupancy (ticks)
system.piobus.respLayer24.utilization             0.7                       # Layer utilization (%)
system.piobus.respLayer26.occupancy          27471000                       # Layer occupancy (ticks)
system.piobus.respLayer26.utilization             0.2                       # Layer utilization (%)
system.piobus.respLayer28.occupancy          75060000                       # Layer occupancy (ticks)
system.piobus.respLayer28.utilization             0.5                       # Layer utilization (%)
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.delayHist::bucket_size                  8                       # delay histogram for all message
system.ruby.delayHist::max_bucket                  79                       # delay histogram for all message
system.ruby.delayHist::samples                4885231                       # delay histogram for all message
system.ruby.delayHist::mean                 13.296831                       # delay histogram for all message
system.ruby.delayHist::gmean                11.802535                       # delay histogram for all message
system.ruby.delayHist::stdev                 7.043700                       # delay histogram for all message
system.ruby.delayHist                    |      683650     13.99%     13.99% |     3189036     65.28%     79.27% |      379615      7.77%     87.04% |      466088      9.54%     96.58% |      166691      3.41%    100.00% |         151      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                  4885231                       # delay histogram for all message
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples     78512962                      
system.ruby.outstanding_req_hist_seqr::mean     1.000127                      
system.ruby.outstanding_req_hist_seqr::gmean     1.000088                      
system.ruby.outstanding_req_hist_seqr::stdev     0.011275                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |    78502980     99.99%     99.99% |        9982      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total     78512962                      
system.ruby.latency_hist_seqr::bucket_size          256                      
system.ruby.latency_hist_seqr::max_bucket         2559                      
system.ruby.latency_hist_seqr::samples       78512962                      
system.ruby.latency_hist_seqr::mean          3.444530                      
system.ruby.latency_hist_seqr::gmean         1.493980                      
system.ruby.latency_hist_seqr::stdev        19.074100                      
system.ruby.latency_hist_seqr            |    78479128     99.96%     99.96% |       20504      0.03%     99.98% |       12315      0.02%    100.00% |         877      0.00%    100.00% |         132      0.00%    100.00% |           5      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total         78512962                      
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples     77677129                      
system.ruby.hit_latency_hist_seqr::mean      1.765418                      
system.ruby.hit_latency_hist_seqr::gmean     1.424325                      
system.ruby.hit_latency_hist_seqr::stdev     1.307819                      
system.ruby.hit_latency_hist_seqr        |           0      0.00%      0.00% |    57858632     74.49%     74.49% |           0      0.00%     74.49% |           0      0.00%     74.49% |    19818497     25.51%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total     77677129                      
system.ruby.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.miss_latency_hist_seqr::samples       835833                      
system.ruby.miss_latency_hist_seqr::mean   159.490786                      
system.ruby.miss_latency_hist_seqr::gmean   126.291526                      
system.ruby.miss_latency_hist_seqr::stdev    96.972769                      
system.ruby.miss_latency_hist_seqr       |      801999     95.95%     95.95% |       20504      2.45%     98.41% |       12315      1.47%     99.88% |         877      0.10%     99.98% |         132      0.02%    100.00% |           5      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total       835833                      
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.fully_busy_cycles            1                       # cycles for which number of transistions == max transitions
system.ruby.dir_cntrl1.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl1.fully_busy_cycles            1                       # cycles for which number of transistions == max transitions
system.ruby.dir_cntrl2.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl2.fully_busy_cycles            1                       # cycles for which number of transistions == max transitions
system.ruby.dir_cntrl3.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.L1Dcache.demand_hits      1110793                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses        49481                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Dcache.demand_accesses      1160274                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits      4205087                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses         1689                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses      4206776                       # Number of cache demand accesses
system.ruby.l1_cntrl0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl0.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.fully_busy_cycles             3                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl1.L1Dcache.demand_hits      1032715                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Dcache.demand_misses        39879                       # Number of cache demand misses
system.ruby.l1_cntrl1.L1Dcache.demand_accesses      1072594                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L1Icache.demand_hits      4002741                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Icache.demand_misses         1680                       # Number of cache demand misses
system.ruby.l1_cntrl1.L1Icache.demand_accesses      4004421                       # Number of cache demand accesses
system.ruby.l1_cntrl1.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl1.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl1.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl1.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl1.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl1.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl1.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl1.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl1.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl1.sequencer.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.L1Dcache.demand_hits      1193099                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Dcache.demand_misses        59683                       # Number of cache demand misses
system.ruby.l1_cntrl10.L1Dcache.demand_accesses      1252782                       # Number of cache demand accesses
system.ruby.l1_cntrl10.L1Icache.demand_hits      4420926                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Icache.demand_misses         1717                       # Number of cache demand misses
system.ruby.l1_cntrl10.L1Icache.demand_accesses      4422643                       # Number of cache demand accesses
system.ruby.l1_cntrl10.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl10.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl10.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl10.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl10.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl10.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl10.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl10.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl10.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl10.sequencer.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.L1Dcache.demand_hits      1269457                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Dcache.demand_misses        69507                       # Number of cache demand misses
system.ruby.l1_cntrl11.L1Dcache.demand_accesses      1338964                       # Number of cache demand accesses
system.ruby.l1_cntrl11.L1Icache.demand_hits      4623986                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Icache.demand_misses         1752                       # Number of cache demand misses
system.ruby.l1_cntrl11.L1Icache.demand_accesses      4625738                       # Number of cache demand accesses
system.ruby.l1_cntrl11.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl11.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl11.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl11.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl11.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl11.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl11.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl11.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl11.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl11.sequencer.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.L1Dcache.demand_hits       949163                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Dcache.demand_misses        29416                       # Number of cache demand misses
system.ruby.l1_cntrl12.L1Dcache.demand_accesses       978579                       # Number of cache demand accesses
system.ruby.l1_cntrl12.L1Icache.demand_hits      3783299                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Icache.demand_misses         1698                       # Number of cache demand misses
system.ruby.l1_cntrl12.L1Icache.demand_accesses      3784997                       # Number of cache demand accesses
system.ruby.l1_cntrl12.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl12.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl12.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl12.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl12.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl12.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl12.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl12.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl12.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl12.sequencer.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.L1Dcache.demand_hits      1074308                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Dcache.demand_misses        50231                       # Number of cache demand misses
system.ruby.l1_cntrl13.L1Dcache.demand_accesses      1124539                       # Number of cache demand accesses
system.ruby.l1_cntrl13.L1Icache.demand_hits      4179635                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Icache.demand_misses         1716                       # Number of cache demand misses
system.ruby.l1_cntrl13.L1Icache.demand_accesses      4181351                       # Number of cache demand accesses
system.ruby.l1_cntrl13.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl13.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl13.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl13.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl13.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl13.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl13.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl13.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl13.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl13.sequencer.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.L1Dcache.demand_hits         7511                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Dcache.demand_misses          889                       # Number of cache demand misses
system.ruby.l1_cntrl14.L1Dcache.demand_accesses         8400                       # Number of cache demand accesses
system.ruby.l1_cntrl14.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl14.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl14.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl14.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl14.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl14.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl14.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl14.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl14.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl14.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl14.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl14.sequencer.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.L1Dcache.demand_hits         7511                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Dcache.demand_misses          889                       # Number of cache demand misses
system.ruby.l1_cntrl15.L1Dcache.demand_accesses         8400                       # Number of cache demand accesses
system.ruby.l1_cntrl15.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl15.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl15.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl15.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl15.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl15.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl15.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl15.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl15.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl15.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl15.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl15.sequencer.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.L1Dcache.demand_hits      1035211                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Dcache.demand_misses        40285                       # Number of cache demand misses
system.ruby.l1_cntrl2.L1Dcache.demand_accesses      1075496                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L1Icache.demand_hits      4009146                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Icache.demand_misses         1672                       # Number of cache demand misses
system.ruby.l1_cntrl2.L1Icache.demand_accesses      4010818                       # Number of cache demand accesses
system.ruby.l1_cntrl2.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl2.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl2.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl2.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl2.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl2.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl2.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl2.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl2.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl2.sequencer.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.L1Dcache.demand_hits      1111982                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Dcache.demand_misses        49723                       # Number of cache demand misses
system.ruby.l1_cntrl3.L1Dcache.demand_accesses      1161705                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L1Icache.demand_hits      4207910                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Icache.demand_misses         2499                       # Number of cache demand misses
system.ruby.l1_cntrl3.L1Icache.demand_accesses      4210409                       # Number of cache demand accesses
system.ruby.l1_cntrl3.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl3.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl3.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl3.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl3.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl3.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl3.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl3.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl3.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl3.sequencer.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.fully_busy_cycles             1                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl4.L1Dcache.demand_hits      1513736                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Dcache.demand_misses        98206                       # Number of cache demand misses
system.ruby.l1_cntrl4.L1Dcache.demand_accesses      1611942                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L1Icache.demand_hits      5234323                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Icache.demand_misses         1732                       # Number of cache demand misses
system.ruby.l1_cntrl4.L1Icache.demand_accesses      5236055                       # Number of cache demand accesses
system.ruby.l1_cntrl4.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl4.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl4.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl4.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl4.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl4.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl4.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl4.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl4.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl4.sequencer.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.L1Dcache.demand_hits      1348199                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Dcache.demand_misses        79265                       # Number of cache demand misses
system.ruby.l1_cntrl5.L1Dcache.demand_accesses      1427464                       # Number of cache demand accesses
system.ruby.l1_cntrl5.L1Icache.demand_hits      4803630                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Icache.demand_misses         2554                       # Number of cache demand misses
system.ruby.l1_cntrl5.L1Icache.demand_accesses      4806184                       # Number of cache demand accesses
system.ruby.l1_cntrl5.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl5.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl5.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl5.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl5.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl5.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl5.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl5.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl5.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl5.sequencer.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.fully_busy_cycles             1                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl6.L1Dcache.demand_hits      1396202                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Dcache.demand_misses        85298                       # Number of cache demand misses
system.ruby.l1_cntrl6.L1Dcache.demand_accesses      1481500                       # Number of cache demand accesses
system.ruby.l1_cntrl6.L1Icache.demand_hits      4954156                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Icache.demand_misses         1736                       # Number of cache demand misses
system.ruby.l1_cntrl6.L1Icache.demand_accesses      4955892                       # Number of cache demand accesses
system.ruby.l1_cntrl6.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl6.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl6.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl6.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl6.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl6.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl6.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl6.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl6.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl6.sequencer.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.L1Dcache.demand_hits       884745                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Dcache.demand_misses        19356                       # Number of cache demand misses
system.ruby.l1_cntrl7.L1Dcache.demand_accesses       904101                       # Number of cache demand accesses
system.ruby.l1_cntrl7.L1Icache.demand_hits      3581552                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Icache.demand_misses         1665                       # Number of cache demand misses
system.ruby.l1_cntrl7.L1Icache.demand_accesses      3583217                       # Number of cache demand accesses
system.ruby.l1_cntrl7.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl7.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl7.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl7.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl7.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl7.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl7.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl7.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl7.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl7.sequencer.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.L1Dcache.demand_hits      1326397                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Dcache.demand_misses        78754                       # Number of cache demand misses
system.ruby.l1_cntrl8.L1Dcache.demand_accesses      1405151                       # Number of cache demand accesses
system.ruby.l1_cntrl8.L1Icache.demand_hits      4804012                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Icache.demand_misses         1737                       # Number of cache demand misses
system.ruby.l1_cntrl8.L1Icache.demand_accesses      4805749                       # Number of cache demand accesses
system.ruby.l1_cntrl8.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl8.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl8.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl8.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl8.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl8.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl8.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl8.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl8.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl8.sequencer.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.L1Dcache.demand_hits      1190813                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Dcache.demand_misses        59387                       # Number of cache demand misses
system.ruby.l1_cntrl9.L1Dcache.demand_accesses      1250200                       # Number of cache demand accesses
system.ruby.l1_cntrl9.L1Icache.demand_hits      4414884                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Icache.demand_misses         1737                       # Number of cache demand misses
system.ruby.l1_cntrl9.L1Icache.demand_accesses      4416621                       # Number of cache demand accesses
system.ruby.l1_cntrl9.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl9.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl9.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl9.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl9.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl9.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl9.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl9.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl9.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl9.sequencer.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.L2cache.demand_hits        11178                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses        40904                       # Number of cache demand misses
system.ruby.l2_cntrl0.L2cache.demand_accesses        52082                       # Number of cache demand accesses
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl1.L2cache.demand_hits        11199                       # Number of cache demand hits
system.ruby.l2_cntrl1.L2cache.demand_misses        40775                       # Number of cache demand misses
system.ruby.l2_cntrl1.L2cache.demand_accesses        51974                       # Number of cache demand accesses
system.ruby.l2_cntrl1.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl10.L2cache.demand_hits        12983                       # Number of cache demand hits
system.ruby.l2_cntrl10.L2cache.demand_misses        40852                       # Number of cache demand misses
system.ruby.l2_cntrl10.L2cache.demand_accesses        53835                       # Number of cache demand accesses
system.ruby.l2_cntrl10.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl11.L2cache.demand_hits        11673                       # Number of cache demand hits
system.ruby.l2_cntrl11.L2cache.demand_misses        40875                       # Number of cache demand misses
system.ruby.l2_cntrl11.L2cache.demand_accesses        52548                       # Number of cache demand accesses
system.ruby.l2_cntrl11.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl12.L2cache.demand_hits        11461                       # Number of cache demand hits
system.ruby.l2_cntrl12.L2cache.demand_misses        41015                       # Number of cache demand misses
system.ruby.l2_cntrl12.L2cache.demand_accesses        52476                       # Number of cache demand accesses
system.ruby.l2_cntrl12.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl13.L2cache.demand_hits        11536                       # Number of cache demand hits
system.ruby.l2_cntrl13.L2cache.demand_misses        41079                       # Number of cache demand misses
system.ruby.l2_cntrl13.L2cache.demand_accesses        52615                       # Number of cache demand accesses
system.ruby.l2_cntrl13.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl14.L2cache.demand_hits        12976                       # Number of cache demand hits
system.ruby.l2_cntrl14.L2cache.demand_misses        41102                       # Number of cache demand misses
system.ruby.l2_cntrl14.L2cache.demand_accesses        54078                       # Number of cache demand accesses
system.ruby.l2_cntrl14.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl15.L2cache.demand_hits        10472                       # Number of cache demand hits
system.ruby.l2_cntrl15.L2cache.demand_misses        40905                       # Number of cache demand misses
system.ruby.l2_cntrl15.L2cache.demand_accesses        51377                       # Number of cache demand accesses
system.ruby.l2_cntrl15.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl2.L2cache.demand_hits        11206                       # Number of cache demand hits
system.ruby.l2_cntrl2.L2cache.demand_misses        40720                       # Number of cache demand misses
system.ruby.l2_cntrl2.L2cache.demand_accesses        51926                       # Number of cache demand accesses
system.ruby.l2_cntrl2.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl3.L2cache.demand_hits        11155                       # Number of cache demand hits
system.ruby.l2_cntrl3.L2cache.demand_misses        40864                       # Number of cache demand misses
system.ruby.l2_cntrl3.L2cache.demand_accesses        52019                       # Number of cache demand accesses
system.ruby.l2_cntrl3.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl4.L2cache.demand_hits        11115                       # Number of cache demand hits
system.ruby.l2_cntrl4.L2cache.demand_misses        40660                       # Number of cache demand misses
system.ruby.l2_cntrl4.L2cache.demand_accesses        51775                       # Number of cache demand accesses
system.ruby.l2_cntrl4.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl5.L2cache.demand_hits        10635                       # Number of cache demand hits
system.ruby.l2_cntrl5.L2cache.demand_misses        40915                       # Number of cache demand misses
system.ruby.l2_cntrl5.L2cache.demand_accesses        51550                       # Number of cache demand accesses
system.ruby.l2_cntrl5.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl6.L2cache.demand_hits        10891                       # Number of cache demand hits
system.ruby.l2_cntrl6.L2cache.demand_misses        40881                       # Number of cache demand misses
system.ruby.l2_cntrl6.L2cache.demand_accesses        51772                       # Number of cache demand accesses
system.ruby.l2_cntrl6.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl7.L2cache.demand_hits        11087                       # Number of cache demand hits
system.ruby.l2_cntrl7.L2cache.demand_misses        40977                       # Number of cache demand misses
system.ruby.l2_cntrl7.L2cache.demand_accesses        52064                       # Number of cache demand accesses
system.ruby.l2_cntrl7.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl8.L2cache.demand_hits        11080                       # Number of cache demand hits
system.ruby.l2_cntrl8.L2cache.demand_misses        41128                       # Number of cache demand misses
system.ruby.l2_cntrl8.L2cache.demand_accesses        52208                       # Number of cache demand accesses
system.ruby.l2_cntrl8.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl9.L2cache.demand_hits        10941                       # Number of cache demand hits
system.ruby.l2_cntrl9.L2cache.demand_misses        40593                       # Number of cache demand misses
system.ruby.l2_cntrl9.L2cache.demand_accesses        51534                       # Number of cache demand accesses
system.ruby.l2_cntrl9.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.network.ext_links00.credit_links0.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.credit_links1.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.buffer_reads      1848319                      
system.ruby.network.routers00.buffer_writes      1848319                      
system.ruby.network.routers00.sw_input_arbiter_activity      1858550                      
system.ruby.network.routers00.sw_output_arbiter_activity      1848319                      
system.ruby.network.routers00.crossbar_activity      1848319                      
system.ruby.network.ext_links00.network_links0.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.network_links1.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links0.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links1.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers01.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers01.buffer_reads      3107259                      
system.ruby.network.routers01.buffer_writes      3107259                      
system.ruby.network.routers01.sw_input_arbiter_activity      3154051                      
system.ruby.network.routers01.sw_output_arbiter_activity      3107259                      
system.ruby.network.routers01.crossbar_activity      3107259                      
system.ruby.network.ext_links01.network_links0.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.network_links1.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links0.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links1.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers02.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers02.buffer_reads      3400523                      
system.ruby.network.routers02.buffer_writes      3400523                      
system.ruby.network.routers02.sw_input_arbiter_activity      3450950                      
system.ruby.network.routers02.sw_output_arbiter_activity      3400523                      
system.ruby.network.routers02.crossbar_activity      3400523                      
system.ruby.network.ext_links02.network_links0.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.network_links1.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links0.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links1.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers03.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers03.buffer_reads      2524642                      
system.ruby.network.routers03.buffer_writes      2524642                      
system.ruby.network.routers03.sw_input_arbiter_activity      2548665                      
system.ruby.network.routers03.sw_output_arbiter_activity      2524642                      
system.ruby.network.routers03.crossbar_activity      2524642                      
system.ruby.network.ext_links03.network_links0.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.network_links1.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links0.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links1.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers04.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers04.buffer_reads      3189085                      
system.ruby.network.routers04.buffer_writes      3189085                      
system.ruby.network.routers04.sw_input_arbiter_activity      3209962                      
system.ruby.network.routers04.sw_output_arbiter_activity      3189085                      
system.ruby.network.routers04.crossbar_activity      3189085                      
system.ruby.network.ext_links04.network_links0.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.network_links1.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links0.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links1.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers05.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers05.buffer_reads      3094577                      
system.ruby.network.routers05.buffer_writes      3094577                      
system.ruby.network.routers05.sw_input_arbiter_activity      3126875                      
system.ruby.network.routers05.sw_output_arbiter_activity      3094577                      
system.ruby.network.routers05.crossbar_activity      3094577                      
system.ruby.network.ext_links05.network_links0.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.network_links1.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links0.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links1.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers06.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers06.buffer_reads      2865855                      
system.ruby.network.routers06.buffer_writes      2865855                      
system.ruby.network.routers06.sw_input_arbiter_activity      2888957                      
system.ruby.network.routers06.sw_output_arbiter_activity      2865855                      
system.ruby.network.routers06.crossbar_activity      2865855                      
system.ruby.network.ext_links06.network_links0.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.network_links1.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links0.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links1.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers07.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers07.buffer_reads      2745760                      
system.ruby.network.routers07.buffer_writes      2745760                      
system.ruby.network.routers07.sw_input_arbiter_activity      2777327                      
system.ruby.network.routers07.sw_output_arbiter_activity      2745760                      
system.ruby.network.routers07.crossbar_activity      2745760                      
system.ruby.network.ext_links07.network_links0.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.network_links1.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links0.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links1.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers08.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers08.buffer_reads      3431091                      
system.ruby.network.routers08.buffer_writes      3431091                      
system.ruby.network.routers08.sw_input_arbiter_activity      3474610                      
system.ruby.network.routers08.sw_output_arbiter_activity      3431091                      
system.ruby.network.routers08.crossbar_activity      3431091                      
system.ruby.network.ext_links08.network_links0.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.network_links1.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links0.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links1.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers09.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers09.buffer_reads      3538397                      
system.ruby.network.routers09.buffer_writes      3538397                      
system.ruby.network.routers09.sw_input_arbiter_activity      3575492                      
system.ruby.network.routers09.sw_output_arbiter_activity      3538397                      
system.ruby.network.routers09.crossbar_activity      3538397                      
system.ruby.network.ext_links09.network_links0.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.network_links1.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links0.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links1.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers10.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers10.buffer_reads      3917384                      
system.ruby.network.routers10.buffer_writes      3917384                      
system.ruby.network.routers10.sw_input_arbiter_activity      3965941                      
system.ruby.network.routers10.sw_output_arbiter_activity      3917384                      
system.ruby.network.routers10.crossbar_activity      3917384                      
system.ruby.network.ext_links10.network_links0.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.network_links1.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links0.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links1.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers11.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers11.buffer_reads      3213398                      
system.ruby.network.routers11.buffer_writes      3213398                      
system.ruby.network.routers11.sw_input_arbiter_activity      3245019                      
system.ruby.network.routers11.sw_output_arbiter_activity      3213398                      
system.ruby.network.routers11.crossbar_activity      3213398                      
system.ruby.network.ext_links11.network_links0.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.network_links1.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links0.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links1.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers12.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers12.buffer_reads      2583113                      
system.ruby.network.routers12.buffer_writes      2583113                      
system.ruby.network.routers12.sw_input_arbiter_activity      2631395                      
system.ruby.network.routers12.sw_output_arbiter_activity      2583113                      
system.ruby.network.routers12.crossbar_activity      2583113                      
system.ruby.network.ext_links12.network_links0.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.network_links1.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links0.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links1.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers13.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers13.buffer_reads      2514278                      
system.ruby.network.routers13.buffer_writes      2514278                      
system.ruby.network.routers13.sw_input_arbiter_activity      2533014                      
system.ruby.network.routers13.sw_output_arbiter_activity      2514278                      
system.ruby.network.routers13.crossbar_activity      2514278                      
system.ruby.network.ext_links13.network_links0.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.network_links1.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links0.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links1.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers14.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers14.buffer_reads      3569929                      
system.ruby.network.routers14.buffer_writes      3569929                      
system.ruby.network.routers14.sw_input_arbiter_activity      3619024                      
system.ruby.network.routers14.sw_output_arbiter_activity      3569929                      
system.ruby.network.routers14.crossbar_activity      3569929                      
system.ruby.network.ext_links14.network_links0.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.network_links1.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links0.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links1.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers15.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers15.buffer_reads      3368177                      
system.ruby.network.routers15.buffer_writes      3368177                      
system.ruby.network.routers15.sw_input_arbiter_activity      3412954                      
system.ruby.network.routers15.sw_output_arbiter_activity      3368177                      
system.ruby.network.routers15.crossbar_activity      3368177                      
system.ruby.network.ext_links15.network_links0.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.network_links1.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links0.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links1.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links0.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links1.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links0.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links1.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links0.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links1.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links0.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links1.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links0.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links1.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links0.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links1.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links0.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links1.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.credit_links0.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.credit_links1.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.network_links0.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.network_links1.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.credit_links0.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.credit_links1.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.network_links0.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.network_links1.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.credit_links0.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.credit_links1.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.network_links0.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.network_links1.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.credit_links0.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.credit_links1.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.network_links0.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.network_links1.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.credit_links0.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.credit_links1.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.network_links0.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.network_links1.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.credit_links0.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.credit_links1.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.network_links0.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.network_links1.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.credit_links0.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.credit_links1.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.network_links0.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.network_links1.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.credit_links0.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.credit_links1.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.network_links0.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.network_links1.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.credit_links0.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.credit_links1.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.network_links0.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.network_links1.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.credit_links0.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.credit_links1.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.network_links0.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.network_links1.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.credit_links0.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.credit_links1.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.network_links0.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.network_links1.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.credit_links0.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.credit_links1.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.network_links0.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.network_links1.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.credit_links0.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.credit_links1.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.network_links0.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.network_links1.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.credit_links0.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.credit_links1.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.network_links0.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.network_links1.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.credit_links0.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.credit_links1.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.network_links0.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.network_links1.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.credit_links0.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.credit_links1.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.network_links0.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.network_links1.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links00.credit_link.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links00.network_link.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.credit_link.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.network_link.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.credit_link.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.network_link.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.credit_link.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.network_link.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.credit_link.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.network_link.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.credit_link.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.network_link.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.credit_link.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.network_link.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.credit_link.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.network_link.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.credit_link.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.network_link.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.credit_link.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.network_link.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.credit_link.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.network_link.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.credit_link.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.network_link.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.credit_link.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.network_link.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.credit_link.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.network_link.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.credit_link.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.network_link.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.credit_link.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.network_link.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.credit_link.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.network_link.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.credit_link.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.network_link.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.credit_link.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.network_link.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.credit_link.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.network_link.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.credit_link.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.network_link.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.credit_link.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.network_link.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.credit_link.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.network_link.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.credit_link.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.network_link.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.credit_link.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.network_link.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.credit_link.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.network_link.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.credit_link.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.network_link.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.credit_link.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.network_link.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.credit_link.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.network_link.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.credit_link.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.network_link.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.credit_link.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.network_link.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.credit_link.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.network_link.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.credit_link.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.network_link.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.credit_link.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.network_link.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.credit_link.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.network_link.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.credit_link.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.network_link.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.credit_link.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.network_link.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.credit_link.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.network_link.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.credit_link.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.network_link.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.credit_link.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.network_link.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.credit_link.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.network_link.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.credit_link.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.network_link.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.credit_link.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.network_link.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.credit_link.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.network_link.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.credit_link.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.network_link.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.credit_link.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.network_link.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.credit_link.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.network_link.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.credit_link.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.network_link.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs00.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs01.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs02.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs03.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs04.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs05.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs06.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs07.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs08.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs09.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs10.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs11.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs12.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs13.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs14.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs15.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs16.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs17.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs18.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs19.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs20.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs21.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs22.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs23.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs24.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs25.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs26.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs27.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs28.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs29.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs30.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs31.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs32.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs33.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs34.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs35.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.network.packets_received     |     2280677     40.18%     40.18% |     2570664     45.29%     85.48% |      824314     14.52%    100.00%
system.ruby.network.packets_received::total      5675655                      
system.ruby.network.packets_injected     |     2280677     40.18%     40.18% |     2570664     45.29%     85.48% |      824314     14.52%    100.00%
system.ruby.network.packets_injected::total      5675655                      
system.ruby.network.packet_network_latency |    32979461                       |    30546839                       |     7546161                      
system.ruby.network.packet_queueing_latency |     5353744                       |     2914742                       |      824314                      
system.ruby.network.memory_received      |      652483     82.55%     82.55% |      137941     17.45%    100.00% |           0      0.00%    100.00%
system.ruby.network.memory_received::total       790424                      
system.ruby.network.memory_network_latency |     5331885                       |     1584258                       |           0                      
system.ruby.network.memory_queueing_latency |     1304981                       |      275882                       |           0                      
system.ruby.network.average_packet_vnet_latency |   14.460382                       |   11.882859                       |    9.154474                      
system.ruby.network.average_packet_vqueue_latency |    2.347436                       |    1.133848                       |           1                      
system.ruby.network.average_packet_network_latency    12.522336                      
system.ruby.network.average_packet_queueing_latency     1.602071                      
system.ruby.network.average_packet_latency    14.124407                      
system.ruby.network.average_memory_network_latency     8.749915                      
system.ruby.network.average_memory_queueing_latency     2.000019                      
system.ruby.network.average_memory_latency    10.749934                      
system.ruby.network.flits_received       |     4808361     33.24%     33.24% |     8833380     61.06%     94.30% |      824314      5.70%    100.00%
system.ruby.network.flits_received::total     14466055                      
system.ruby.network.flits_injected       |     4808361     33.24%     33.24% |     8833380     61.06%     94.30% |      824314      5.70%    100.00%
system.ruby.network.flits_injected::total     14466055                      
system.ruby.network.flit_network_latency |    75202160                       |    94634862                       |     7546161                      
system.ruby.network.flit_queueing_latency |    10409132                       |    10230666                       |      824314                      
system.ruby.network.average_flit_vnet_latency |   15.639874                       |   10.713324                       |    9.154474                      
system.ruby.network.average_flit_vqueue_latency |    2.164798                       |    1.158182                       |           1                      
system.ruby.network.average_flit_network_latency    12.262029                      
system.ruby.network.average_flit_queueing_latency     1.483757                      
system.ruby.network.average_flit_latency    13.745786                      
system.ruby.network.ext_in_link_utilization     14466055                      
system.ruby.network.ext_out_link_utilization     14466055                      
system.ruby.network.int_link_utilization     34445732                      
system.ruby.network.avg_link_utilization     1.982957                      
system.ruby.network.avg_vc_load          |    0.452864     22.84%     22.84% |    0.138282      6.97%     29.81% |    0.047043      2.37%     32.18% |    0.035618      1.80%     33.98% |    0.935229     47.16%     81.14% |    0.117781      5.94%     87.08% |    0.068705      3.46%     90.55% |    0.070013      3.53%     94.08% |    0.097512      4.92%     99.00% |    0.007014      0.35%     99.35% |    0.006448      0.33%     99.67% |    0.006447      0.33%    100.00%
system.ruby.network.avg_vc_load::total       1.982957                      
system.ruby.network.average_hops             2.381142                      
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED  15980642000                       # Cumulative time (in ticks) in various power states
system.ruby.delayVCHist.vnet_0::bucket_size            8                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::max_bucket           79                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::samples       2438387                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::mean        14.705616                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::gmean       12.360997                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::stdev        9.069835                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0           |      434296     17.81%     17.81% |     1333951     54.71%     72.52% |       38160      1.56%     74.08% |      465143     19.08%     93.16% |      166686      6.84%     99.99% |         151      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::total         2438387                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_1::bucket_size            4                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket           39                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples       2432723                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::mean        11.909279                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::gmean       11.288621                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::stdev        3.621397                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |           0      0.00%      0.00% |      245794     10.10%     10.10% |      904463     37.18%     47.28% |      940276     38.65%     85.93% |      317267     13.04%     98.98% |       23974      0.99%     99.96% |         874      0.04%    100.00% |          70      0.00%    100.00% |           4      0.00%    100.00% |           1      0.00%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total         2432723                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_2::bucket_size            4                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::max_bucket           39                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::samples         14121                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::mean         9.073649                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::gmean        8.625510                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::stdev        2.780183                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2           |           0      0.00%      0.00% |        3560     25.21%     25.21% |        7175     50.81%     76.02% |        3171     22.46%     98.48% |         212      1.50%     99.98% |           2      0.01%     99.99% |           0      0.00%     99.99% |           1      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::total           14121                       # delay histogram for vnet_2
system.ruby.LD.latency_hist_seqr::bucket_size          128                      
system.ruby.LD.latency_hist_seqr::max_bucket         1279                      
system.ruby.LD.latency_hist_seqr::samples     11583306                      
system.ruby.LD.latency_hist_seqr::mean      10.141692                      
system.ruby.LD.latency_hist_seqr::gmean      1.798579                      
system.ruby.LD.latency_hist_seqr::stdev     41.892722                      
system.ruby.LD.latency_hist_seqr         |    11116582     95.97%     95.97% |      443351      3.83%     99.80% |       10689      0.09%     99.89% |        3260      0.03%     99.92% |        4273      0.04%     99.96% |        4459      0.04%     99.99% |         587      0.01%    100.00% |          50      0.00%    100.00% |          21      0.00%    100.00% |          34      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total      11583306                      
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples     10958087                      
system.ruby.LD.hit_latency_hist_seqr::mean     1.750139                      
system.ruby.LD.hit_latency_hist_seqr::gmean     1.414304                      
system.ruby.LD.hit_latency_hist_seqr::stdev     1.299118                      
system.ruby.LD.hit_latency_hist_seqr     |           0      0.00%      0.00% |     8218058     75.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |     2740029     25.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total     10958087                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.LD.miss_latency_hist_seqr::samples       625219                      
system.ruby.LD.miss_latency_hist_seqr::mean   157.218739                      
system.ruby.LD.miss_latency_hist_seqr::gmean   121.476225                      
system.ruby.LD.miss_latency_hist_seqr::stdev    98.077023                      
system.ruby.LD.miss_latency_hist_seqr    |      158495     25.35%     25.35% |      443351     70.91%     96.26% |       10689      1.71%     97.97% |        3260      0.52%     98.49% |        4273      0.68%     99.18% |        4459      0.71%     99.89% |         587      0.09%     99.98% |          50      0.01%     99.99% |          21      0.00%     99.99% |          34      0.01%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total       625219                      
system.ruby.ST.latency_hist_seqr::bucket_size          256                      
system.ruby.ST.latency_hist_seqr::max_bucket         2559                      
system.ruby.ST.latency_hist_seqr::samples      4933841                      
system.ruby.ST.latency_hist_seqr::mean       7.769978                      
system.ruby.ST.latency_hist_seqr::gmean      1.630932                      
system.ruby.ST.latency_hist_seqr::stdev     35.924185                      
system.ruby.ST.latency_hist_seqr         |     4924427     99.81%     99.81% |        5857      0.12%     99.93% |        3250      0.07%     99.99% |         226      0.00%    100.00% |          75      0.00%    100.00% |           5      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total       4933841                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples      4750712                      
system.ruby.ST.hit_latency_hist_seqr::mean     1.685983                      
system.ruby.ST.hit_latency_hist_seqr::gmean     1.372991                      
system.ruby.ST.hit_latency_hist_seqr::stdev     1.259912                      
system.ruby.ST.hit_latency_hist_seqr     |           0      0.00%      0.00% |     3664409     77.13%     77.13% |           0      0.00%     77.13% |           0      0.00%     77.13% |     1086303     22.87%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total      4750712                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.ST.miss_latency_hist_seqr::samples       183129                      
system.ruby.ST.miss_latency_hist_seqr::mean   165.600298                      
system.ruby.ST.miss_latency_hist_seqr::gmean   141.925997                      
system.ruby.ST.miss_latency_hist_seqr::stdev    94.116881                      
system.ruby.ST.miss_latency_hist_seqr    |      173715     94.86%     94.86% |        5857      3.20%     98.06% |        3250      1.77%     99.83% |         226      0.12%     99.96% |          75      0.04%    100.00% |           5      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total       183129                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size          128                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket         1279                      
system.ruby.IFETCH.latency_hist_seqr::samples     61250871                      
system.ruby.IFETCH.latency_hist_seqr::mean     1.852501                      
system.ruby.IFETCH.latency_hist_seqr::gmean     1.438243                      
system.ruby.IFETCH.latency_hist_seqr::stdev     4.080558                      
system.ruby.IFETCH.latency_hist_seqr     |    61229556     99.97%     99.97% |       20374      0.03%    100.00% |         501      0.00%    100.00% |         134      0.00%    100.00% |         157      0.00%    100.00% |         134      0.00%    100.00% |          13      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           2      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total     61250871                      
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples     61225287                      
system.ruby.IFETCH.hit_latency_hist_seqr::mean     1.782321                      
system.ruby.IFETCH.hit_latency_hist_seqr::gmean     1.435494                      
system.ruby.IFETCH.hit_latency_hist_seqr::stdev     1.317170                      
system.ruby.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |    45259350     73.92%     73.92% |           0      0.00%     73.92% |           0      0.00%     73.92% |    15965937     26.08%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total     61225287                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples        25584                      
system.ruby.IFETCH.miss_latency_hist_seqr::mean   169.800500                      
system.ruby.IFETCH.miss_latency_hist_seqr::gmean   139.980646                      
system.ruby.IFETCH.miss_latency_hist_seqr::stdev    86.569464                      
system.ruby.IFETCH.miss_latency_hist_seqr |        4269     16.69%     16.69% |       20374     79.64%     96.32% |         501      1.96%     98.28% |         134      0.52%     98.80% |         157      0.61%     99.42% |         134      0.52%     99.94% |          13      0.05%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           2      0.01%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total        25584                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size          128                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket         1279                      
system.ruby.RMW_Read.latency_hist_seqr::samples       744944                      
system.ruby.RMW_Read.latency_hist_seqr::mean     1.560994                      
system.ruby.RMW_Read.latency_hist_seqr::gmean     1.063491                      
system.ruby.RMW_Read.latency_hist_seqr::stdev    10.299047                      
system.ruby.RMW_Read.latency_hist_seqr   |      743356     99.79%     99.79% |        1482      0.20%     99.99% |          48      0.01%     99.99% |          15      0.00%     99.99% |          23      0.00%    100.00% |          19      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total       744944                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples       743043                      
system.ruby.RMW_Read.hit_latency_hist_seqr::mean     1.105894                      
system.ruby.RMW_Read.hit_latency_hist_seqr::gmean     1.050151                      
system.ruby.RMW_Read.hit_latency_hist_seqr::stdev     0.553597                      
system.ruby.RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |      716815     96.47%     96.47% |           0      0.00%     96.47% |           0      0.00%     96.47% |       26228      3.53%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total       743043                      
system.ruby.RMW_Read.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.RMW_Read.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.RMW_Read.miss_latency_hist_seqr::samples         1901                      
system.ruby.RMW_Read.miss_latency_hist_seqr::mean   179.445555                      
system.ruby.RMW_Read.miss_latency_hist_seqr::gmean   147.772447                      
system.ruby.RMW_Read.miss_latency_hist_seqr::stdev    98.626306                      
system.ruby.RMW_Read.miss_latency_hist_seqr |         313     16.47%     16.47% |        1482     77.96%     94.42% |          48      2.52%     96.95% |          15      0.79%     97.74% |          23      1.21%     98.95% |          19      1.00%     99.95% |           1      0.05%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.miss_latency_hist_seqr::total         1901                      
system.ruby.Directory_Controller.Fetch   |      163290     25.03%     25.03% |      162903     24.97%     49.99% |      163112     25.00%     74.99% |      163178     25.01%    100.00%
system.ruby.Directory_Controller.Fetch::total       652483                      
system.ruby.Directory_Controller.Data    |       18993     25.01%     25.01% |       18929     24.92%     49.93% |       19051     25.09%     75.02% |       18971     24.98%    100.00%
system.ruby.Directory_Controller.Data::total        75944                      
system.ruby.Directory_Controller.Memory_Data |      163290     25.03%     25.03% |      162903     24.97%     49.99% |      163112     25.00%     74.99% |      163178     25.01%    100.00%
system.ruby.Directory_Controller.Memory_Data::total       652483                      
system.ruby.Directory_Controller.Memory_Ack |       18993     25.01%     25.01% |       18929     24.92%     49.93% |       19051     25.09%     75.02% |       18971     24.98%    100.00%
system.ruby.Directory_Controller.Memory_Ack::total        75944                      
system.ruby.Directory_Controller.CleanReplacement |       15630     25.21%     25.21% |       15427     24.88%     50.09% |       15457     24.93%     75.03% |       15483     24.97%    100.00%
system.ruby.Directory_Controller.CleanReplacement::total        61997                      
system.ruby.Directory_Controller.I.Fetch |      163290     25.03%     25.03% |      162903     24.97%     49.99% |      163112     25.00%     74.99% |      163178     25.01%    100.00%
system.ruby.Directory_Controller.I.Fetch::total       652483                      
system.ruby.Directory_Controller.M.Data  |       18993     25.01%     25.01% |       18929     24.92%     49.93% |       19051     25.09%     75.02% |       18971     24.98%    100.00%
system.ruby.Directory_Controller.M.Data::total        75944                      
system.ruby.Directory_Controller.M.CleanReplacement |       15630     25.21%     25.21% |       15427     24.88%     50.09% |       15457     24.93%     75.03% |       15483     24.97%    100.00%
system.ruby.Directory_Controller.M.CleanReplacement::total        61997                      
system.ruby.Directory_Controller.IM.Memory_Data |      163290     25.03%     25.03% |      162903     24.97%     49.99% |      163112     25.00%     74.99% |      163178     25.01%    100.00%
system.ruby.Directory_Controller.IM.Memory_Data::total       652483                      
system.ruby.Directory_Controller.MI.Memory_Ack |       18993     25.01%     25.01% |       18929     24.92%     49.93% |       19051     25.09%     75.02% |       18971     24.98%    100.00%
system.ruby.Directory_Controller.MI.Memory_Ack::total        75944                      
system.ruby.L1Cache_Controller.Load      |      779406      6.73%      6.73% |      720300      6.22%     12.95% |      722323      6.24%     19.18% |      780255      6.74%     25.92% |     1086849      9.38%     35.30% |        4200      0.04%     35.34% |        4200      0.04%     35.37% |      963846      8.32%     43.70% |      993681      8.58%     52.27% |      615062      5.31%     57.58% |      935939      8.08%     65.66% |      839359      7.25%     72.91% |      841074      7.26%     80.17% |      898234      7.75%     87.93% |      657575      5.68%     93.60% |      741003      6.40%    100.00%
system.ruby.L1Cache_Controller.Load::total     11583306                      
system.ruby.L1Cache_Controller.Ifetch    |     4206777      6.87%      6.87% |     4004422      6.54%     13.41% |     4010819      6.55%     19.95% |     4210410      6.87%     26.83% |     5236056      8.55%     35.38% |           0      0.00%     35.38% |           0      0.00%     35.38% |     4806185      7.85%     43.22% |     4955893      8.09%     51.31% |     3583218      5.85%     57.16% |     4805750      7.85%     65.01% |     4416622      7.21%     72.22% |     4422644      7.22%     79.44% |     4625739      7.55%     86.99% |     3784998      6.18%     93.17% |     4181352      6.83%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total     61250885                      
system.ruby.L1Cache_Controller.Store     |      380868      6.71%      6.71% |      352294      6.20%     12.91% |      353173      6.22%     19.13% |      381450      6.72%     25.85% |      525093      9.25%     35.09% |        4200      0.07%     35.17% |        4200      0.07%     35.24% |      463618      8.16%     43.41% |      487819      8.59%     52.00% |      289039      5.09%     57.09% |      469212      8.26%     65.35% |      410841      7.23%     72.58% |      411708      7.25%     79.83% |      440730      7.76%     87.59% |      321004      5.65%     93.25% |      383536      6.75%    100.00%
system.ruby.L1Cache_Controller.Store::total      5678785                      
system.ruby.L1Cache_Controller.Inv       |         667      5.40%      5.40% |         879      7.11%     12.51% |         758      6.13%     18.64% |         659      5.33%     23.97% |         805      6.51%     30.49% |         206      1.67%     32.15% |         210      1.70%     33.85% |         794      6.42%     40.28% |         779      6.30%     46.58% |        1498     12.12%     58.70% |        1084      8.77%     67.47% |         774      6.26%     73.74% |         836      6.76%     80.50% |         821      6.64%     87.14% |         845      6.84%     93.98% |         744      6.02%    100.00%
system.ruby.L1Cache_Controller.Inv::total        12359                      
system.ruby.L1Cache_Controller.L1_Replacement |       49606      6.11%      6.11% |       40009      4.93%     11.04% |       40414      4.98%     16.01% |       50674      6.24%     22.25% |       98342     12.11%     34.36% |           0      0.00%     34.36% |           0      0.00%     34.36% |       80221      9.88%     44.24% |       85428     10.52%     54.76% |       19485      2.40%     57.16% |       78878      9.71%     66.87% |       59553      7.33%     74.21% |       59812      7.37%     81.57% |       69682      8.58%     90.15% |       29577      3.64%     93.79% |       50398      6.21%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total       812079                      
system.ruby.L1Cache_Controller.Fwd_GETX  |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           5     31.25%     31.25% |          11     68.75%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETX::total           16                      
system.ruby.L1Cache_Controller.Fwd_GETS  |          50      2.86%      2.86% |          52      2.98%      5.84% |          52      2.98%      8.82% |          44      2.52%     11.34% |          52      2.98%     14.32% |         525     30.07%     44.39% |         525     30.07%     74.46% |          44      2.52%     76.98% |          52      2.98%     79.95% |          52      2.98%     82.93% |          52      2.98%     85.91% |          50      2.86%     88.77% |          44      2.52%     91.29% |          48      2.75%     94.04% |          52      2.98%     97.02% |          52      2.98%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETS::total         1746                      
system.ruby.L1Cache_Controller.Data      |          23      6.74%      6.74% |          26      7.62%     14.37% |          25      7.33%     21.70% |          20      5.87%     27.57% |          26      7.62%     35.19% |           0      0.00%     35.19% |           0      0.00%     35.19% |          22      6.45%     41.64% |          26      7.62%     49.27% |          26      7.62%     56.89% |          26      7.62%     64.52% |          25      7.33%     71.85% |          22      6.45%     78.30% |          23      6.74%     85.04% |          26      7.62%     92.67% |          25      7.33%    100.00%
system.ruby.L1Cache_Controller.Data::total          341                      
system.ruby.L1Cache_Controller.Data_Exclusive |       36843      5.91%      5.91% |       26276      4.21%     10.12% |       26800      4.30%     14.42% |       36973      5.93%     20.35% |       94523     15.16%     35.52% |          10      0.00%     35.52% |          22      0.00%     35.52% |       75105     12.05%     47.57% |       72877     11.69%     59.26% |       15922      2.55%     61.81% |       56145      9.01%     70.82% |       46797      7.51%     78.33% |       47056      7.55%     85.87% |       56478      9.06%     94.93% |       15819      2.54%     97.47% |       15771      2.53%    100.00%
system.ruby.L1Cache_Controller.Data_Exclusive::total       623417                      
system.ruby.L1Cache_Controller.DataS_fromL1 |          75      4.30%      4.30% |          75      4.30%      8.59% |          75      4.30%     12.89% |          75      4.30%     17.18% |          75      4.30%     21.48% |         354     20.27%     41.75% |         342     19.59%     61.34% |          75      4.30%     65.64% |          75      4.30%     69.93% |          75      4.30%     74.23% |          75      4.30%     78.52% |          75      4.30%     82.82% |          75      4.30%     87.11% |          75      4.30%     91.41% |          75      4.30%     95.70% |          75      4.30%    100.00%
system.ruby.L1Cache_Controller.DataS_fromL1::total         1746                      
system.ruby.L1Cache_Controller.Data_all_Acks |       14228      6.79%      6.79% |       15181      7.24%     14.03% |       15056      7.18%     21.21% |       15153      7.23%     28.44% |        5313      2.53%     30.98% |         175      0.08%     31.06% |         175      0.08%     31.14% |        6616      3.16%     34.30% |       14055      6.71%     41.00% |        4997      2.38%     43.39% |       24244     11.57%     54.95% |       14226      6.79%     61.74% |       14246      6.80%     68.54% |       14682      7.00%     75.54% |       15193      7.25%     82.79% |       36075     17.21%    100.00%
system.ruby.L1Cache_Controller.Data_all_Acks::total       209615                      
system.ruby.L1Cache_Controller.Ack       |           3      0.42%      0.42% |           1      0.14%      0.55% |           2      0.28%      0.83% |           3      0.42%      1.25% |           1      0.14%      1.39% |         350     48.54%     49.93% |         350     48.54%     98.47% |           1      0.14%     98.61% |           1      0.14%     98.75% |           1      0.14%     98.89% |           1      0.14%     99.03% |           1      0.14%     99.17% |           1      0.14%     99.31% |           2      0.28%     99.58% |           1      0.14%     99.72% |           2      0.28%    100.00%
system.ruby.L1Cache_Controller.Ack::total          721                      
system.ruby.L1Cache_Controller.Ack_all   |          24      2.27%      2.27% |          27      2.56%      4.83% |          26      2.46%      7.30% |          21      1.99%      9.29% |          27      2.56%     11.85% |         350     33.18%     45.02% |         350     33.18%     78.20% |          23      2.18%     80.38% |          27      2.56%     82.94% |          27      2.56%     85.50% |          27      2.56%     88.06% |          26      2.46%     90.52% |          23      2.18%     92.70% |          24      2.27%     94.98% |          27      2.56%     97.54% |          26      2.46%    100.00%
system.ruby.L1Cache_Controller.Ack_all::total         1055                      
system.ruby.L1Cache_Controller.WB_Ack    |       48313      6.10%      6.10% |       38726      4.89%     10.98% |       39132      4.94%     15.92% |       48578      6.13%     22.05% |       97059     12.25%     34.30% |           0      0.00%     34.30% |           0      0.00%     34.30% |       78125      9.86%     44.16% |       84145     10.62%     54.78% |       18210      2.30%     57.08% |       77600      9.79%     66.87% |       58236      7.35%     74.22% |       58538      7.39%     81.61% |       68358      8.63%     90.24% |       28263      3.57%     93.81% |       49078      6.19%    100.00%
system.ruby.L1Cache_Controller.WB_Ack::total       792361                      
system.ruby.L1Cache_Controller.NP.Load   |       36938      5.91%      5.91% |       26354      4.22%     10.13% |       26878      4.30%     14.43% |       37051      5.93%     20.36% |       94601     15.14%     35.50% |         182      0.03%     35.53% |         182      0.03%     35.56% |       75182     12.03%     47.59% |       72955     11.68%     59.27% |       16000      2.56%     61.83% |       56223      9.00%     70.82% |       46874      7.50%     78.33% |       47133      7.54%     85.87% |       56556      9.05%     94.92% |       15897      2.54%     97.46% |       15849      2.54%    100.00%
system.ruby.L1Cache_Controller.NP.Load::total       624855                      
system.ruby.L1Cache_Controller.NP.Ifetch |        1661      6.62%      6.62% |        1667      6.64%     13.25% |        1663      6.62%     19.88% |        2487      9.91%     29.78% |        1670      6.65%     36.43% |           0      0.00%     36.43% |           0      0.00%     36.43% |        2492      9.93%     46.36% |        1664      6.63%     52.99% |        1665      6.63%     59.62% |        1661      6.62%     66.23% |        1702      6.78%     73.01% |        1666      6.64%     79.65% |        1711      6.81%     86.46% |        1696      6.75%     93.22% |        1703      6.78%    100.00%
system.ruby.L1Cache_Controller.NP.Ifetch::total        25108                      
system.ruby.L1Cache_Controller.NP.Store  |       12542      6.80%      6.80% |       13524      7.34%     14.14% |       13406      7.27%     21.42% |       12671      6.87%     28.29% |        3604      1.96%     30.25% |         175      0.09%     30.34% |         175      0.09%     30.44% |        4082      2.21%     32.65% |       12342      6.70%     39.35% |        3355      1.82%     41.17% |       22530     12.22%     53.39% |       12512      6.79%     60.18% |       12549      6.81%     66.99% |       12950      7.03%     74.01% |       13518      7.33%     81.35% |       34381     18.65%    100.00%
system.ruby.L1Cache_Controller.NP.Store::total       184316                      
system.ruby.L1Cache_Controller.NP.Inv    |         510      5.91%      5.91% |         657      7.61%     13.51% |         570      6.60%     20.11% |         482      5.58%     25.69% |         584      6.76%     32.46% |           0      0.00%     32.46% |           0      0.00%     32.46% |         578      6.69%     39.15% |         559      6.47%     45.62% |         828      9.59%     55.21% |         739      8.56%     63.77% |         598      6.92%     70.69% |         654      7.57%     78.27% |         633      7.33%     85.60% |         633      7.33%     92.92% |         611      7.08%    100.00%
system.ruby.L1Cache_Controller.NP.Inv::total         8636                      
system.ruby.L1Cache_Controller.I.Load    |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |         182     50.00%     50.00% |         182     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.Load::total          364                      
system.ruby.L1Cache_Controller.I.Ifetch  |          28      5.88%      5.88% |          13      2.73%      8.61% |           9      1.89%     10.50% |          12      2.52%     13.03% |          62     13.03%     26.05% |           0      0.00%     26.05% |           0      0.00%     26.05% |          62     13.03%     39.08% |          72     15.13%     54.20% |           0      0.00%     54.20% |          76     15.97%     70.17% |          35      7.35%     77.52% |          51     10.71%     88.24% |          41      8.61%     96.85% |           2      0.42%     97.27% |          13      2.73%    100.00%
system.ruby.L1Cache_Controller.I.Ifetch::total          476                      
system.ruby.L1Cache_Controller.I.L1_Replacement |          27      6.07%      6.07% |          13      2.92%      8.99% |          14      3.15%     12.13% |          35      7.87%     20.00% |          53     11.91%     31.91% |           0      0.00%     31.91% |           0      0.00%     31.91% |          41      9.21%     41.12% |          48     10.79%     51.91% |           0      0.00%     51.91% |          85     19.10%     71.01% |          40      8.99%     80.00% |          22      4.94%     84.94% |          49     11.01%     95.96% |           4      0.90%     96.85% |          14      3.15%    100.00%
system.ruby.L1Cache_Controller.I.L1_Replacement::total          445                      
system.ruby.L1Cache_Controller.S.Load    |         505      3.44%      3.44% |         522      3.56%      7.00% |         522      3.56%     10.56% |         522      3.56%     14.12% |         522      3.56%     17.68% |        3750     25.57%     43.24% |        3630     24.75%     67.99% |         521      3.55%     71.54% |         522      3.56%     75.10% |         522      3.56%     78.66% |         522      3.56%     82.22% |         521      3.55%     85.77% |         521      3.55%     89.32% |         522      3.56%     92.88% |         522      3.56%     96.44% |         522      3.56%    100.00%
system.ruby.L1Cache_Controller.S.Load::total        14668                      
system.ruby.L1Cache_Controller.S.Ifetch  |     4205087      6.87%      6.87% |     4002741      6.54%     13.41% |     4009146      6.55%     19.95% |     4207910      6.87%     26.83% |     5234323      8.55%     35.38% |           0      0.00%     35.38% |           0      0.00%     35.38% |     4803630      7.85%     43.22% |     4954156      8.09%     51.31% |     3581552      5.85%     57.16% |     4804012      7.85%     65.01% |     4414884      7.21%     72.22% |     4420926      7.22%     79.44% |     4623986      7.55%     86.99% |     3783299      6.18%     93.17% |     4179635      6.83%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total     61225287                      
system.ruby.L1Cache_Controller.S.Store   |           1      0.14%      0.14% |           1      0.14%      0.28% |           1      0.14%      0.42% |           1      0.14%      0.56% |           1      0.14%      0.70% |         350     49.02%     49.72% |         350     49.02%     98.74% |           1      0.14%     98.88% |           1      0.14%     99.02% |           1      0.14%     99.16% |           1      0.14%     99.30% |           1      0.14%     99.44% |           1      0.14%     99.58% |           1      0.14%     99.72% |           1      0.14%     99.86% |           1      0.14%    100.00%
system.ruby.L1Cache_Controller.S.Store::total          714                      
system.ruby.L1Cache_Controller.S.Inv     |         156      4.79%      4.79% |         216      6.63%     11.41% |         154      4.72%     16.13% |         175      5.37%     21.50% |         221      6.78%     28.28% |         206      6.32%     34.60% |         210      6.44%     41.04% |         216      6.63%     47.67% |         220      6.75%     54.42% |         295      9.05%     63.47% |         345     10.58%     74.05% |         176      5.40%     79.45% |         182      5.58%     85.03% |         188      5.77%     90.80% |         168      5.15%     95.95% |         132      4.05%    100.00%
system.ruby.L1Cache_Controller.S.Inv::total         3260                      
system.ruby.L1Cache_Controller.S.L1_Replacement |        1266      6.57%      6.57% |        1270      6.59%     13.16% |        1268      6.58%     19.74% |        2061     10.69%     30.43% |        1230      6.38%     36.81% |           0      0.00%     36.81% |           0      0.00%     36.81% |        2055     10.66%     47.48% |        1235      6.41%     53.88% |        1275      6.62%     60.50% |        1193      6.19%     66.69% |        1277      6.63%     73.32% |        1252      6.50%     79.81% |        1275      6.62%     86.43% |        1310      6.80%     93.22% |        1306      6.78%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total        19273                      
system.ruby.L1Cache_Controller.E.Load    |      275594      7.07%      7.07% |      276292      7.09%     14.16% |      273333      7.01%     21.17% |      279672      7.18%     28.35% |      278916      7.16%     35.50% |          86      0.00%     35.51% |         206      0.01%     35.51% |      282095      7.24%     42.75% |      260259      6.68%     49.43% |      286853      7.36%     56.79% |      275133      7.06%     63.84% |      278457      7.14%     70.99% |      287146      7.37%     78.36% |      282010      7.24%     85.59% |      284951      7.31%     92.90% |      276677      7.10%    100.00%
system.ruby.L1Cache_Controller.E.Load::total      3897680                      
system.ruby.L1Cache_Controller.E.Store   |       25319      5.50%      5.50% |       14756      3.21%      8.71% |       15219      3.31%     12.01% |       25355      5.51%     17.52% |       82873     18.00%     35.52% |           0      0.00%     35.52% |           0      0.00%     35.52% |       62335     13.54%     49.06% |       61149     13.28%     62.35% |        4377      0.95%     63.30% |       44636      9.70%     72.99% |       35293      7.67%     80.66% |       35588      7.73%     88.39% |       44757      9.72%     98.12% |        4340      0.94%     99.06% |        4336      0.94%    100.00%
system.ruby.L1Cache_Controller.E.Store::total       460333                      
system.ruby.L1Cache_Controller.E.Inv     |           0      0.00%      0.00% |           3      3.95%      3.95% |           1      1.32%      5.26% |           2      2.63%      7.89% |           0      0.00%      7.89% |           0      0.00%      7.89% |           0      0.00%      7.89% |           0      0.00%      7.89% |           0      0.00%      7.89% |          68     89.47%     97.37% |           0      0.00%     97.37% |           0      0.00%     97.37% |           0      0.00%     97.37% |           0      0.00%     97.37% |           2      2.63%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Inv::total           76                      
system.ruby.L1Cache_Controller.E.L1_Replacement |       11338      7.07%      7.07% |       11332      7.06%     14.13% |       11395      7.10%     21.23% |       11432      7.13%     28.36% |       11462      7.14%     35.50% |           0      0.00%     35.50% |           0      0.00%     35.50% |       12579      7.84%     43.34% |       11545      7.20%     50.54% |       11357      7.08%     57.62% |       11324      7.06%     64.67% |       11315      7.05%     71.73% |       11283      7.03%     78.76% |       11538      7.19%     85.95% |       11290      7.04%     92.99% |       11250      7.01%    100.00%
system.ruby.L1Cache_Controller.E.L1_Replacement::total       160440                      
system.ruby.L1Cache_Controller.E.Fwd_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           5     31.25%     31.25% |          11     68.75%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Fwd_GETX::total           16                      
system.ruby.L1Cache_Controller.M.Load    |      466369      6.62%      6.62% |      417132      5.92%     12.54% |      421590      5.98%     18.52% |      463010      6.57%     25.09% |      712810     10.12%     35.21% |           0      0.00%     35.21% |           0      0.00%     35.21% |      606048      8.60%     43.81% |      659945      9.37%     53.18% |      311687      4.42%     57.60% |      604061      8.57%     66.18% |      513507      7.29%     73.47% |      506274      7.19%     80.65% |      559146      7.94%     88.59% |      356205      5.06%     93.64% |      447955      6.36%    100.00%
system.ruby.L1Cache_Controller.M.Load::total      7045739                      
system.ruby.L1Cache_Controller.M.Store   |      343006      6.81%      6.81% |      324013      6.44%     13.25% |      324547      6.45%     19.70% |      343423      6.82%     26.52% |      438615      8.71%     35.24% |        3675      0.07%     35.31% |        3675      0.07%     35.38% |      397200      7.89%     43.27% |      414327      8.23%     51.51% |      281306      5.59%     57.09% |      402045      7.99%     65.08% |      363035      7.21%     72.29% |      363570      7.22%     79.52% |      383022      7.61%     87.13% |      303145      6.02%     93.15% |      344818      6.85%    100.00%
system.ruby.L1Cache_Controller.M.Store::total      5033422                      
system.ruby.L1Cache_Controller.M.Inv     |           1      0.26%      0.26% |           3      0.78%      1.03% |          33      8.53%      9.56% |           0      0.00%      9.56% |           0      0.00%      9.56% |           0      0.00%      9.56% |           0      0.00%      9.56% |           0      0.00%      9.56% |           0      0.00%      9.56% |         307     79.33%     88.89% |           0      0.00%     88.89% |           0      0.00%     88.89% |           0      0.00%     88.89% |           0      0.00%     88.89% |          42     10.85%     99.74% |           1      0.26%    100.00%
system.ruby.L1Cache_Controller.M.Inv::total          387                      
system.ruby.L1Cache_Controller.M.L1_Replacement |       36975      5.85%      5.85% |       27394      4.34%     10.19% |       27737      4.39%     14.58% |       37146      5.88%     20.45% |       85597     13.55%     34.00% |           0      0.00%     34.00% |           0      0.00%     34.00% |       65546     10.37%     44.37% |       72600     11.49%     55.86% |        6853      1.08%     56.95% |       66276     10.49%     67.43% |       46921      7.43%     74.86% |       47255      7.48%     82.34% |       56820      8.99%     91.33% |       16973      2.69%     94.01% |       37828      5.99%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total       631921                      
system.ruby.L1Cache_Controller.M.Fwd_GETS |          50      2.86%      2.86% |          52      2.98%      5.84% |          52      2.98%      8.82% |          44      2.52%     11.34% |          52      2.98%     14.32% |         525     30.07%     44.39% |         525     30.07%     74.46% |          44      2.52%     76.98% |          52      2.98%     79.95% |          52      2.98%     82.93% |          52      2.98%     85.91% |          50      2.86%     88.77% |          44      2.52%     91.29% |          48      2.75%     94.04% |          52      2.98%     97.02% |          52      2.98%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETS::total         1746                      
system.ruby.L1Cache_Controller.IS.Data_Exclusive |       36843      5.91%      5.91% |       26276      4.21%     10.12% |       26800      4.30%     14.42% |       36973      5.93%     20.35% |       94523     15.16%     35.52% |          10      0.00%     35.52% |          22      0.00%     35.52% |       75105     12.05%     47.57% |       72877     11.69%     59.26% |       15922      2.55%     61.81% |       56145      9.01%     70.82% |       46797      7.51%     78.33% |       47056      7.55%     85.87% |       56478      9.06%     94.93% |       15819      2.54%     97.47% |       15771      2.53%    100.00%
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total       623417                      
system.ruby.L1Cache_Controller.IS.DataS_fromL1 |          75      4.30%      4.30% |          75      4.30%      8.59% |          75      4.30%     12.89% |          75      4.30%     17.18% |          75      4.30%     21.48% |         354     20.27%     41.75% |         342     19.59%     61.34% |          75      4.30%     65.64% |          75      4.30%     69.93% |          75      4.30%     74.23% |          75      4.30%     78.52% |          75      4.30%     82.82% |          75      4.30%     87.11% |          75      4.30%     91.41% |          75      4.30%     95.70% |          75      4.30%    100.00%
system.ruby.L1Cache_Controller.IS.DataS_fromL1::total         1746                      
system.ruby.L1Cache_Controller.IS.Data_all_Acks |        1709      6.67%      6.67% |        1683      6.56%     13.23% |        1675      6.53%     19.76% |        2502      9.76%     29.52% |        1735      6.77%     36.29% |           0      0.00%     36.29% |           0      0.00%     36.29% |        2556      9.97%     46.26% |        1739      6.78%     53.04% |        1668      6.51%     59.54% |        1740      6.79%     66.33% |        1739      6.78%     73.11% |        1719      6.70%     79.82% |        1755      6.84%     86.66% |        1701      6.63%     93.30% |        1719      6.70%    100.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total        25640                      
system.ruby.L1Cache_Controller.IM.Data   |          23      6.74%      6.74% |          26      7.62%     14.37% |          25      7.33%     21.70% |          20      5.87%     27.57% |          26      7.62%     35.19% |           0      0.00%     35.19% |           0      0.00%     35.19% |          22      6.45%     41.64% |          26      7.62%     49.27% |          26      7.62%     56.89% |          26      7.62%     64.52% |          25      7.33%     71.85% |          22      6.45%     78.30% |          23      6.74%     85.04% |          26      7.62%     92.67% |          25      7.33%    100.00%
system.ruby.L1Cache_Controller.IM.Data::total          341                      
system.ruby.L1Cache_Controller.IM.Data_all_Acks |       12519      6.80%      6.80% |       13498      7.34%     14.14% |       13381      7.27%     21.41% |       12651      6.88%     28.29% |        3578      1.94%     30.24% |         175      0.10%     30.33% |         175      0.10%     30.43% |        4060      2.21%     32.63% |       12316      6.69%     39.33% |        3329      1.81%     41.14% |       22504     12.23%     53.37% |       12487      6.79%     60.16% |       12527      6.81%     66.97% |       12927      7.03%     73.99% |       13492      7.33%     81.33% |       34356     18.67%    100.00%
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total       183975                      
system.ruby.L1Cache_Controller.IM.Ack    |           2     28.57%     28.57% |           0      0.00%     28.57% |           1     14.29%     42.86% |           2     28.57%     71.43% |           0      0.00%     71.43% |           0      0.00%     71.43% |           0      0.00%     71.43% |           0      0.00%     71.43% |           0      0.00%     71.43% |           0      0.00%     71.43% |           0      0.00%     71.43% |           0      0.00%     71.43% |           0      0.00%     71.43% |           1     14.29%     85.71% |           0      0.00%     85.71% |           1     14.29%    100.00%
system.ruby.L1Cache_Controller.IM.Ack::total            7                      
system.ruby.L1Cache_Controller.SM.Ack    |           1      0.14%      0.14% |           1      0.14%      0.28% |           1      0.14%      0.42% |           1      0.14%      0.56% |           1      0.14%      0.70% |         350     49.02%     49.72% |         350     49.02%     98.74% |           1      0.14%     98.88% |           1      0.14%     99.02% |           1      0.14%     99.16% |           1      0.14%     99.30% |           1      0.14%     99.44% |           1      0.14%     99.58% |           1      0.14%     99.72% |           1      0.14%     99.86% |           1      0.14%    100.00%
system.ruby.L1Cache_Controller.SM.Ack::total          714                      
system.ruby.L1Cache_Controller.SM.Ack_all |          24      2.27%      2.27% |          27      2.56%      4.83% |          26      2.46%      7.30% |          21      1.99%      9.29% |          27      2.56%     11.85% |         350     33.18%     45.02% |         350     33.18%     78.20% |          23      2.18%     80.38% |          27      2.56%     82.94% |          27      2.56%     85.50% |          27      2.56%     88.06% |          26      2.46%     90.52% |          23      2.18%     92.70% |          24      2.27%     94.98% |          27      2.56%     97.54% |          26      2.46%    100.00%
system.ruby.L1Cache_Controller.SM.Ack_all::total         1055                      
system.ruby.L1Cache_Controller.M_I.Ifetch |           1      7.14%      7.14% |           1      7.14%     14.29% |           1      7.14%     21.43% |           1      7.14%     28.57% |           1      7.14%     35.71% |           0      0.00%     35.71% |           0      0.00%     35.71% |           1      7.14%     42.86% |           1      7.14%     50.00% |           1      7.14%     57.14% |           1      7.14%     64.29% |           1      7.14%     71.43% |           1      7.14%     78.57% |           1      7.14%     85.71% |           1      7.14%     92.86% |           1      7.14%    100.00%
system.ruby.L1Cache_Controller.M_I.Ifetch::total           14                      
system.ruby.L1Cache_Controller.M_I.WB_Ack |       48313      6.10%      6.10% |       38726      4.89%     10.98% |       39132      4.94%     15.92% |       48578      6.13%     22.05% |       97059     12.25%     34.30% |           0      0.00%     34.30% |           0      0.00%     34.30% |       78125      9.86%     44.16% |       84145     10.62%     54.78% |       18210      2.30%     57.08% |       77600      9.79%     66.87% |       58236      7.35%     74.22% |       58538      7.39%     81.61% |       68358      8.63%     90.24% |       28263      3.57%     93.81% |       49078      6.19%    100.00%
system.ruby.L1Cache_Controller.M_I.WB_Ack::total       792361                      
system.ruby.L2Cache_Controller.L1_GET_INSTR |        1606      6.28%      6.28% |        1518      5.93%     12.21% |        1737      6.79%     19.00% |        1367      5.34%     24.34% |        1682      6.57%     30.92% |        1443      5.64%     36.56% |        1504      5.88%     42.44% |        1403      5.48%     47.92% |        1514      5.92%     53.84% |        1289      5.04%     58.88% |        1425      5.57%     64.45% |        1438      5.62%     70.07% |        1398      5.46%     75.53% |        1458      5.70%     81.23% |        3360     13.13%     94.36% |        1442      5.64%    100.00%
system.ruby.L2Cache_Controller.L1_GET_INSTR::total        25584                      
system.ruby.L2Cache_Controller.L1_GETS   |       39006      6.24%      6.24% |       38830      6.21%     12.45% |       38502      6.16%     18.61% |       39104      6.25%     24.86% |       38516      6.16%     31.02% |       38586      6.17%     37.19% |       38782      6.20%     43.40% |       39018      6.24%     49.64% |       39189      6.27%     55.91% |       38730      6.19%     62.10% |       40276      6.44%     68.54% |       39655      6.34%     74.88% |       39630      6.34%     81.22% |       39743      6.36%     87.58% |       39228      6.27%     93.85% |       38424      6.15%    100.00%
system.ruby.L2Cache_Controller.L1_GETS::total       625219                      
system.ruby.L2Cache_Controller.L1_GETX   |       11442      6.21%      6.21% |       11598      6.29%     12.50% |       11645      6.32%     18.82% |       11520      6.25%     25.07% |       11549      6.27%     31.33% |       11465      6.22%     37.55% |       11430      6.20%     43.76% |       11587      6.29%     50.04% |       11449      6.21%     56.25% |       11459      6.22%     62.47% |       12078      6.55%     69.02% |       11399      6.18%     75.21% |       11392      6.18%     81.39% |       11358      6.16%     87.55% |       11462      6.22%     93.77% |       11483      6.23%    100.00%
system.ruby.L2Cache_Controller.L1_GETX::total       184316                      
system.ruby.L2Cache_Controller.L1_UPGRADE |          28      3.92%      3.92% |          28      3.92%      7.84% |          42      5.88%     13.73% |          28      3.92%     17.65% |          28      3.92%     21.57% |          56      7.84%     29.41% |          56      7.84%     37.25% |          56      7.84%     45.10% |          56      7.84%     52.94% |          56      7.84%     60.78% |          56      7.84%     68.63% |          56      7.84%     76.47% |          56      7.84%     84.31% |          56      7.84%     92.16% |          28      3.92%     96.08% |          28      3.92%    100.00%
system.ruby.L2Cache_Controller.L1_UPGRADE::total          714                      
system.ruby.L2Cache_Controller.L1_PUTX   |       49440      6.24%      6.24% |       49420      6.24%     12.48% |       49084      6.19%     18.67% |       49560      6.25%     24.93% |       49003      6.18%     31.11% |       48931      6.18%     37.29% |       49092      6.20%     43.48% |       49488      6.25%     49.73% |       49525      6.25%     55.98% |       49064      6.19%     62.17% |       51244      6.47%     68.64% |       49944      6.30%     74.94% |       49960      6.31%     81.25% |       50022      6.31%     87.56% |       49682      6.27%     93.83% |       48902      6.17%    100.00%
system.ruby.L2Cache_Controller.L1_PUTX::total       792361                      
system.ruby.L2Cache_Controller.L2_Replacement |        4770      6.31%      6.31% |        4744      6.28%     12.59% |        4692      6.21%     18.80% |        4752      6.29%     25.08% |        4611      6.10%     31.18% |        4711      6.23%     37.42% |        4632      6.13%     43.54% |        4709      6.23%     49.78% |        4774      6.32%     56.09% |        4597      6.08%     62.17% |        4758      6.30%     68.47% |        4696      6.21%     74.68% |        4746      6.28%     80.96% |        4783      6.33%     87.29% |        4878      6.45%     93.74% |        4729      6.26%    100.00%
system.ruby.L2Cache_Controller.L2_Replacement::total        75582                      
system.ruby.L2Cache_Controller.L2_Replacement_clean |        3895      6.25%      6.25% |        3833      6.15%     12.39% |        3805      6.10%     18.49% |        3840      6.16%     24.65% |        3809      6.11%     30.76% |        3966      6.36%     37.12% |        3934      6.31%     43.43% |        3958      6.35%     49.78% |        4040      6.48%     56.25% |        3731      5.98%     62.24% |        3808      6.11%     68.34% |        3856      6.18%     74.53% |        3978      6.38%     80.91% |        3991      6.40%     87.31% |        4001      6.42%     93.72% |        3914      6.28%    100.00%
system.ruby.L2Cache_Controller.L2_Replacement_clean::total        62359                      
system.ruby.L2Cache_Controller.Mem_Data  |       40834      6.26%      6.26% |       40705      6.24%     12.50% |       40622      6.23%     18.72% |       40766      6.25%     24.97% |       40562      6.22%     31.19% |       40775      6.25%     37.44% |       40741      6.24%     43.68% |       40837      6.26%     49.94% |       40991      6.28%     56.22% |       40456      6.20%     62.42% |       40717      6.24%     68.66% |       40740      6.24%     74.91% |       40903      6.27%     81.17% |       40967      6.28%     87.45% |       41032      6.29%     93.74% |       40835      6.26%    100.00%
system.ruby.L2Cache_Controller.Mem_Data::total       652483                      
system.ruby.L2Cache_Controller.Mem_Ack   |        8665      6.28%      6.28% |        8577      6.22%     12.50% |        8497      6.16%     18.66% |        8592      6.23%     24.89% |        8420      6.10%     30.99% |        8677      6.29%     37.28% |        8566      6.21%     43.49% |        8667      6.28%     49.78% |        8814      6.39%     56.17% |        8328      6.04%     62.20% |        8566      6.21%     68.41% |        8552      6.20%     74.61% |        8724      6.32%     80.94% |        8774      6.36%     87.30% |        8879      6.44%     93.73% |        8643      6.27%    100.00%
system.ruby.L2Cache_Controller.Mem_Ack::total       137941                      
system.ruby.L2Cache_Controller.WB_Data   |          94      4.41%      4.41% |          94      4.41%      8.81% |         124      5.81%     14.63% |         116      5.44%     20.07% |         118      5.53%     25.60% |         161      7.55%     33.15% |         163      7.64%     40.79% |         163      7.64%     48.43% |         156      7.31%     55.74% |         161      7.55%     63.29% |         155      7.27%     70.56% |         155      7.27%     77.82% |         143      6.70%     84.53% |         139      6.52%     91.05% |          95      4.45%     95.50% |          96      4.50%    100.00%
system.ruby.L2Cache_Controller.WB_Data::total         2133                      
system.ruby.L2Cache_Controller.Ack       |           4      7.41%      7.41% |           3      5.56%     12.96% |           1      1.85%     14.81% |           3      5.56%     20.37% |           4      7.41%     27.78% |           6     11.11%     38.89% |           4      7.41%     46.30% |           5      9.26%     55.56% |           5      9.26%     64.81% |           4      7.41%     72.22% |           4      7.41%     79.63% |           4      7.41%     87.04% |           4      7.41%     94.44% |           1      1.85%     96.30% |           1      1.85%     98.15% |           1      1.85%    100.00%
system.ruby.L2Cache_Controller.Ack::total           54                      
system.ruby.L2Cache_Controller.Ack_all   |         660      6.08%      6.08% |         705      6.49%     12.57% |         744      6.85%     19.43% |         656      6.04%     25.47% |         681      6.27%     31.74% |         740      6.82%     38.56% |         710      6.54%     45.10% |         691      6.37%     51.46% |         739      6.81%     58.27% |         546      5.03%     63.30% |         632      5.82%     69.12% |         651      6.00%     75.12% |         650      5.99%     81.11% |         647      5.96%     87.07% |         743      6.84%     93.91% |         661      6.09%    100.00%
system.ruby.L2Cache_Controller.Ack_all::total        10856                      
system.ruby.L2Cache_Controller.Unblock   |          70      4.01%      4.01% |          70      4.01%      8.02% |          98      5.61%     13.63% |          98      5.61%     19.24% |          98      5.61%     24.86% |         140      8.02%     32.88% |         140      8.02%     40.89% |         140      8.02%     48.91% |         134      7.67%     56.59% |         134      7.67%     64.26% |         130      7.45%     71.71% |         130      7.45%     79.15% |         112      6.41%     85.57% |         112      6.41%     91.98% |          70      4.01%     95.99% |          70      4.01%    100.00%
system.ruby.L2Cache_Controller.Unblock::total         1746                      
system.ruby.L2Cache_Controller.Exclusive_Unblock |       50406      6.23%      6.23% |       50386      6.23%     12.47% |       50077      6.19%     18.66% |       50554      6.25%     24.91% |       49995      6.18%     31.10% |       49967      6.18%     37.28% |       50128      6.20%     43.48% |       50521      6.25%     49.73% |       50549      6.25%     55.98% |       50097      6.20%     62.18% |       52280      6.47%     68.65% |       50980      6.31%     74.95% |       50966      6.30%     81.26% |       51028      6.31%     87.57% |       50648      6.26%     93.83% |       49865      6.17%    100.00%
system.ruby.L2Cache_Controller.Exclusive_Unblock::total       808447                      
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR |        1360      6.37%      6.37% |        1373      6.43%     12.81% |        1506      7.06%     19.87% |        1306      6.12%     25.99% |        1358      6.36%     32.35% |        1347      6.31%     38.67% |        1291      6.05%     44.72% |        1303      6.11%     50.82% |        1376      6.45%     57.27% |        1164      5.46%     62.73% |        1253      5.87%     68.60% |        1272      5.96%     74.56% |        1241      5.82%     80.38% |        1308      6.13%     86.51% |        1529      7.17%     93.67% |        1350      6.33%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR::total        21337                      
system.ruby.L2Cache_Controller.NP.L1_GETS |       29329      6.27%      6.27% |       29094      6.22%     12.48% |       28843      6.16%     18.64% |       29244      6.25%     24.89% |       28977      6.19%     31.08% |       29203      6.24%     37.32% |       29237      6.25%     43.57% |       29311      6.26%     49.83% |       29440      6.29%     56.12% |       29152      6.23%     62.35% |       29281      6.26%     68.61% |       29311      6.26%     74.87% |       29518      6.31%     81.18% |       29479      6.30%     87.47% |       29325      6.27%     93.74% |       29304      6.26%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GETS::total       468048                      
system.ruby.L2Cache_Controller.NP.L1_GETX |       10145      6.22%      6.22% |       10238      6.28%     12.50% |       10273      6.30%     18.80% |       10216      6.26%     25.06% |       10227      6.27%     31.33% |       10225      6.27%     37.60% |       10213      6.26%     43.86% |       10223      6.27%     50.13% |       10175      6.24%     56.37% |       10140      6.22%     62.59% |       10183      6.24%     68.83% |       10157      6.23%     75.06% |       10144      6.22%     81.28% |       10180      6.24%     87.52% |       10178      6.24%     93.76% |       10181      6.24%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GETX::total       163098                      
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR |         232      5.54%      5.54% |         145      3.46%      9.00% |         231      5.51%     14.51% |          61      1.46%     15.96% |         324      7.73%     23.69% |          96      2.29%     25.98% |         213      5.08%     31.07% |         100      2.39%     33.45% |         124      2.96%     36.41% |         111      2.65%     39.06% |         172      4.10%     43.16% |         166      3.96%     47.12% |         157      3.75%     50.87% |         150      3.58%     54.45% |        1817     43.35%     97.80% |          92      2.20%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR::total         4191                      
system.ruby.L2Cache_Controller.SS.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |          14     25.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |          11     19.64%     44.64% |          14     25.00%     69.64% |           0      0.00%     69.64% |           0      0.00%     69.64% |           0      0.00%     69.64% |          17     30.36%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GETS::total           56                      
system.ruby.L2Cache_Controller.SS.L1_GETX |          14      4.02%      4.02% |          14      4.02%      8.05% |          28      8.05%     16.09% |          28      8.05%     24.14% |          28      8.05%     32.18% |          28      8.05%     40.23% |          28      8.05%     48.28% |          28      8.05%     56.32% |          25      7.18%     63.51% |          25      7.18%     70.69% |          23      6.61%     77.30% |          23      6.61%     83.91% |          14      4.02%     87.93% |          14      4.02%     91.95% |          14      4.02%     95.98% |          14      4.02%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GETX::total          348                      
system.ruby.L2Cache_Controller.SS.L1_UPGRADE |          28      3.92%      3.92% |          28      3.92%      7.84% |          42      5.88%     13.73% |          28      3.92%     17.65% |          28      3.92%     21.57% |          56      7.84%     29.41% |          56      7.84%     37.25% |          56      7.84%     45.10% |          56      7.84%     52.94% |          56      7.84%     60.78% |          56      7.84%     68.63% |          56      7.84%     76.47% |          56      7.84%     84.31% |          56      7.84%     92.16% |          28      3.92%     96.08% |          28      3.92%    100.00%
system.ruby.L2Cache_Controller.SS.L1_UPGRADE::total          714                      
system.ruby.L2Cache_Controller.SS.L2_Replacement |           4      7.41%      7.41% |           3      5.56%     12.96% |           1      1.85%     14.81% |           3      5.56%     20.37% |           4      7.41%     27.78% |           6     11.11%     38.89% |           4      7.41%     46.30% |           5      9.26%     55.56% |           5      9.26%     64.81% |           4      7.41%     72.22% |           4      7.41%     79.63% |           4      7.41%     87.04% |           4      7.41%     94.44% |           1      1.85%     96.30% |           1      1.85%     98.15% |           1      1.85%    100.00%
system.ruby.L2Cache_Controller.SS.L2_Replacement::total           54                      
system.ruby.L2Cache_Controller.SS.L2_Replacement_clean |         651      6.07%      6.07% |         699      6.52%     12.59% |         740      6.90%     19.49% |         644      6.00%     25.49% |         669      6.24%     31.73% |         727      6.78%     38.50% |         703      6.55%     45.06% |         679      6.33%     51.39% |         729      6.80%     58.19% |         540      5.03%     63.22% |         622      5.80%     69.02% |         646      6.02%     75.04% |         640      5.97%     81.01% |         641      5.98%     86.98% |         738      6.88%     93.87% |         658      6.13%    100.00%
system.ruby.L2Cache_Controller.SS.L2_Replacement_clean::total        10726                      
system.ruby.L2Cache_Controller.M.L1_GET_INSTR |          14     25.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |          14     25.00%     50.00% |          14     25.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |          14     25.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.M.L1_GET_INSTR::total           56                      
system.ruby.L2Cache_Controller.M.L1_GETS |        9607      6.18%      6.18% |        9666      6.22%     12.40% |        9547      6.14%     18.55% |        9762      6.28%     24.83% |        9441      6.08%     30.91% |        9243      5.95%     36.86% |        9405      6.05%     42.91% |        9567      6.16%     49.07% |        9604      6.18%     55.25% |        9430      6.07%     61.32% |       10865      6.99%     68.31% |       10214      6.57%     74.89% |       10000      6.44%     81.32% |       10135      6.52%     87.85% |        9833      6.33%     94.18% |        9050      5.82%    100.00%
system.ruby.L2Cache_Controller.M.L1_GETS::total       155369                      
system.ruby.L2Cache_Controller.M.L1_GETX |        1283      6.15%      6.15% |        1346      6.45%     12.61% |        1344      6.44%     19.05% |        1276      6.12%     25.17% |        1294      6.21%     31.38% |        1212      5.81%     37.19% |        1189      5.70%     42.89% |        1336      6.41%     49.30% |        1246      5.97%     55.27% |        1291      6.19%     61.46% |        1867      8.95%     70.41% |        1214      5.82%     76.23% |        1234      5.92%     82.15% |        1164      5.58%     87.73% |        1270      6.09%     93.82% |        1288      6.18%    100.00%
system.ruby.L2Cache_Controller.M.L1_GETX::total        20854                      
system.ruby.L2Cache_Controller.M.L2_Replacement |        4761      6.31%      6.31% |        4737      6.28%     12.59% |        4684      6.21%     18.80% |        4741      6.28%     25.08% |        4600      6.10%     31.18% |        4700      6.23%     37.40% |        4625      6.13%     43.53% |        4696      6.22%     49.76% |        4765      6.32%     56.07% |        4590      6.08%     62.16% |        4748      6.29%     68.45% |        4689      6.21%     74.66% |        4737      6.28%     80.94% |        4780      6.33%     87.28% |        4874      6.46%     93.74% |        4727      6.26%    100.00%
system.ruby.L2Cache_Controller.M.L2_Replacement::total        75454                      
system.ruby.L2Cache_Controller.M.L2_Replacement_clean |        3220      6.28%      6.28% |        3111      6.07%     12.35% |        3043      5.94%     18.29% |        3177      6.20%     24.49% |        3119      6.09%     30.58% |        3216      6.28%     36.86% |        3208      6.26%     43.12% |        3257      6.36%     49.47% |        3288      6.42%     55.89% |        3165      6.18%     62.06% |        3161      6.17%     68.23% |        3187      6.22%     74.45% |        3306      6.45%     80.90% |        3320      6.48%     87.38% |        3237      6.32%     93.70% |        3229      6.30%    100.00%
system.ruby.L2Cache_Controller.M.L2_Replacement_clean::total        51244                      
system.ruby.L2Cache_Controller.MT.L1_GETS |          70      4.01%      4.01% |          70      4.01%      8.02% |          98      5.61%     13.63% |          98      5.61%     19.24% |          98      5.61%     24.86% |         140      8.02%     32.88% |         140      8.02%     40.89% |         140      8.02%     48.91% |         134      7.67%     56.59% |         134      7.67%     64.26% |         130      7.45%     71.71% |         130      7.45%     79.15% |         112      6.41%     85.57% |         112      6.41%     91.98% |          70      4.01%     95.99% |          70      4.01%    100.00%
system.ruby.L2Cache_Controller.MT.L1_GETS::total         1746                      
system.ruby.L2Cache_Controller.MT.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           3     18.75%     18.75% |           3     18.75%     37.50% |           5     31.25%     68.75% |           5     31.25%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT.L1_GETX::total           16                      
system.ruby.L2Cache_Controller.MT.L1_PUTX |       49440      6.24%      6.24% |       49420      6.24%     12.48% |       49084      6.19%     18.67% |       49560      6.25%     24.93% |       49003      6.18%     31.11% |       48931      6.18%     37.29% |       49092      6.20%     43.48% |       49488      6.25%     49.73% |       49525      6.25%     55.98% |       49064      6.19%     62.17% |       51244      6.47%     68.64% |       49944      6.30%     74.94% |       49960      6.31%     81.25% |       50022      6.31%     87.56% |       49682      6.27%     93.83% |       48902      6.17%    100.00%
system.ruby.L2Cache_Controller.MT.L1_PUTX::total       792361                      
system.ruby.L2Cache_Controller.MT.L2_Replacement |           5      6.76%      6.76% |           4      5.41%     12.16% |           7      9.46%     21.62% |           8     10.81%     32.43% |           7      9.46%     41.89% |           5      6.76%     48.65% |           3      4.05%     52.70% |           8     10.81%     63.51% |           4      5.41%     68.92% |           3      4.05%     72.97% |           6      8.11%     81.08% |           3      4.05%     85.14% |           5      6.76%     91.89% |           2      2.70%     94.59% |           3      4.05%     98.65% |           1      1.35%    100.00%
system.ruby.L2Cache_Controller.MT.L2_Replacement::total           74                      
system.ruby.L2Cache_Controller.MT.L2_Replacement_clean |          24      6.17%      6.17% |          23      5.91%     12.08% |          22      5.66%     17.74% |          19      4.88%     22.62% |          21      5.40%     28.02% |          23      5.91%     33.93% |          23      5.91%     39.85% |          22      5.66%     45.50% |          23      5.91%     51.41% |          26      6.68%     58.10% |          25      6.43%     64.52% |          23      5.91%     70.44% |          32      8.23%     78.66% |          30      7.71%     86.38% |          26      6.68%     93.06% |          27      6.94%    100.00%
system.ruby.L2Cache_Controller.MT.L2_Replacement_clean::total          389                      
system.ruby.L2Cache_Controller.M_I.Mem_Ack |        8665      6.28%      6.28% |        8577      6.22%     12.50% |        8497      6.16%     18.66% |        8592      6.23%     24.89% |        8420      6.10%     30.99% |        8677      6.29%     37.28% |        8566      6.21%     43.49% |        8667      6.28%     49.78% |        8814      6.39%     56.17% |        8328      6.04%     62.20% |        8566      6.21%     68.41% |        8552      6.20%     74.61% |        8724      6.32%     80.94% |        8774      6.36%     87.30% |        8879      6.44%     93.73% |        8643      6.27%    100.00%
system.ruby.L2Cache_Controller.M_I.Mem_Ack::total       137941                      
system.ruby.L2Cache_Controller.MT_I.WB_Data |           0      0.00%      0.00% |           2      8.00%      8.00% |           4     16.00%     24.00% |           1      4.00%     28.00% |           3     12.00%     40.00% |           1      4.00%     44.00% |           1      4.00%     48.00% |           3     12.00%     60.00% |           1      4.00%     64.00% |           2      8.00%     72.00% |           2      8.00%     80.00% |           2      8.00%     88.00% |           1      4.00%     92.00% |           0      0.00%     92.00% |           1      4.00%     96.00% |           1      4.00%    100.00%
system.ruby.L2Cache_Controller.MT_I.WB_Data::total           25                      
system.ruby.L2Cache_Controller.MT_I.Ack_all |           5     10.20%     10.20% |           2      4.08%     14.29% |           3      6.12%     20.41% |           7     14.29%     34.69% |           4      8.16%     42.86% |           4      8.16%     51.02% |           2      4.08%     55.10% |           5     10.20%     65.31% |           3      6.12%     71.43% |           1      2.04%     73.47% |           4      8.16%     81.63% |           1      2.04%     83.67% |           4      8.16%     91.84% |           2      4.08%     95.92% |           2      4.08%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_I.Ack_all::total           49                      
system.ruby.L2Cache_Controller.MCT_I.WB_Data |          24      6.63%      6.63% |          22      6.08%     12.71% |          22      6.08%     18.78% |          17      4.70%     23.48% |          17      4.70%     28.18% |          20      5.52%     33.70% |          22      6.08%     39.78% |          20      5.52%     45.30% |          21      5.80%     51.10% |          25      6.91%     58.01% |          23      6.35%     64.36% |          23      6.35%     70.72% |          30      8.29%     79.01% |          27      7.46%     86.46% |          24      6.63%     93.09% |          25      6.91%    100.00%
system.ruby.L2Cache_Controller.MCT_I.WB_Data::total          362                      
system.ruby.L2Cache_Controller.MCT_I.Ack_all |           0      0.00%      0.00% |           1      3.70%      3.70% |           0      0.00%      3.70% |           2      7.41%     11.11% |           4     14.81%     25.93% |           3     11.11%     37.04% |           1      3.70%     40.74% |           2      7.41%     48.15% |           2      7.41%     55.56% |           1      3.70%     59.26% |           2      7.41%     66.67% |           0      0.00%     66.67% |           2      7.41%     74.07% |           3     11.11%     85.19% |           2      7.41%     92.59% |           2      7.41%    100.00%
system.ruby.L2Cache_Controller.MCT_I.Ack_all::total           27                      
system.ruby.L2Cache_Controller.I_I.Ack_all |         651      6.07%      6.07% |         699      6.52%     12.59% |         740      6.90%     19.49% |         644      6.00%     25.49% |         669      6.24%     31.73% |         727      6.78%     38.50% |         703      6.55%     45.06% |         679      6.33%     51.39% |         729      6.80%     58.19% |         540      5.03%     63.22% |         622      5.80%     69.02% |         646      6.02%     75.04% |         640      5.97%     81.01% |         641      5.98%     86.98% |         738      6.88%     93.87% |         658      6.13%    100.00%
system.ruby.L2Cache_Controller.I_I.Ack_all::total        10726                      
system.ruby.L2Cache_Controller.S_I.Ack   |           4      7.41%      7.41% |           3      5.56%     12.96% |           1      1.85%     14.81% |           3      5.56%     20.37% |           4      7.41%     27.78% |           6     11.11%     38.89% |           4      7.41%     46.30% |           5      9.26%     55.56% |           5      9.26%     64.81% |           4      7.41%     72.22% |           4      7.41%     79.63% |           4      7.41%     87.04% |           4      7.41%     94.44% |           1      1.85%     96.30% |           1      1.85%     98.15% |           1      1.85%    100.00%
system.ruby.L2Cache_Controller.S_I.Ack::total           54                      
system.ruby.L2Cache_Controller.S_I.Ack_all |           4      7.41%      7.41% |           3      5.56%     12.96% |           1      1.85%     14.81% |           3      5.56%     20.37% |           4      7.41%     27.78% |           6     11.11%     38.89% |           4      7.41%     46.30% |           5      9.26%     55.56% |           5      9.26%     64.81% |           4      7.41%     72.22% |           4      7.41%     79.63% |           4      7.41%     87.04% |           4      7.41%     94.44% |           1      1.85%     96.30% |           1      1.85%     98.15% |           1      1.85%    100.00%
system.ruby.L2Cache_Controller.S_I.Ack_all::total           54                      
system.ruby.L2Cache_Controller.ISS.Mem_Data |       29329      6.27%      6.27% |       29094      6.22%     12.48% |       28843      6.16%     18.64% |       29244      6.25%     24.89% |       28977      6.19%     31.08% |       29203      6.24%     37.32% |       29237      6.25%     43.57% |       29311      6.26%     49.83% |       29440      6.29%     56.12% |       29152      6.23%     62.35% |       29281      6.26%     68.61% |       29311      6.26%     74.87% |       29518      6.31%     81.18% |       29479      6.30%     87.47% |       29325      6.27%     93.74% |       29304      6.26%    100.00%
system.ruby.L2Cache_Controller.ISS.Mem_Data::total       468048                      
system.ruby.L2Cache_Controller.IS.Mem_Data |        1360      6.37%      6.37% |        1373      6.43%     12.81% |        1506      7.06%     19.87% |        1306      6.12%     25.99% |        1358      6.36%     32.35% |        1347      6.31%     38.67% |        1291      6.05%     44.72% |        1303      6.11%     50.82% |        1376      6.45%     57.27% |        1164      5.46%     62.73% |        1253      5.87%     68.60% |        1272      5.96%     74.56% |        1241      5.82%     80.38% |        1308      6.13%     86.51% |        1529      7.17%     93.67% |        1350      6.33%    100.00%
system.ruby.L2Cache_Controller.IS.Mem_Data::total        21337                      
system.ruby.L2Cache_Controller.IM.Mem_Data |       10145      6.22%      6.22% |       10238      6.28%     12.50% |       10273      6.30%     18.80% |       10216      6.26%     25.06% |       10227      6.27%     31.33% |       10225      6.27%     37.60% |       10213      6.26%     43.86% |       10223      6.27%     50.13% |       10175      6.24%     56.37% |       10140      6.22%     62.59% |       10183      6.24%     68.83% |       10157      6.23%     75.06% |       10144      6.22%     81.28% |       10180      6.24%     87.52% |       10178      6.24%     93.76% |       10181      6.24%    100.00%
system.ruby.L2Cache_Controller.IM.Mem_Data::total       163098                      
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock |          42      3.95%      3.95% |          42      3.95%      7.91% |          70      6.59%     14.50% |          56      5.27%     19.77% |          56      5.27%     25.05% |          84      7.91%     32.96% |          84      7.91%     40.87% |          84      7.91%     48.78% |          81      7.63%     56.40% |          81      7.63%     64.03% |          79      7.44%     71.47% |          79      7.44%     78.91% |          70      6.59%     85.50% |          70      6.59%     92.09% |          42      3.95%     96.05% |          42      3.95%    100.00%
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock::total         1062                      
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock |       50364      6.24%      6.24% |       50344      6.24%     12.47% |       50007      6.19%     18.67% |       50498      6.25%     24.92% |       49939      6.19%     31.11% |       49883      6.18%     37.29% |       50044      6.20%     43.48% |       50437      6.25%     49.73% |       50468      6.25%     55.98% |       50016      6.19%     62.18% |       52201      6.47%     68.64% |       50901      6.30%     74.95% |       50896      6.30%     81.25% |       50958      6.31%     87.56% |       50606      6.27%     93.83% |       49823      6.17%    100.00%
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock::total       807385                      
system.ruby.L2Cache_Controller.MT_IIB.WB_Data |          70      4.05%      4.05% |          69      4.00%      8.05% |          98      5.67%     13.72% |          94      5.44%     19.17% |          96      5.56%     24.72% |         140      8.11%     32.83% |         139      8.05%     40.88% |         140      8.11%     48.99% |         133      7.70%     56.69% |         133      7.70%     64.39% |         130      7.53%     71.92% |         129      7.47%     79.39% |         111      6.43%     85.81% |         109      6.31%     92.13% |          69      4.00%     96.12% |          67      3.88%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data::total         1727                      
system.ruby.L2Cache_Controller.MT_IIB.Unblock |           0      0.00%      0.00% |           1      5.26%      5.26% |           0      0.00%      5.26% |           4     21.05%     26.32% |           2     10.53%     36.84% |           0      0.00%     36.84% |           1      5.26%     42.11% |           0      0.00%     42.11% |           1      5.26%     47.37% |           1      5.26%     52.63% |           0      0.00%     52.63% |           1      5.26%     57.89% |           1      5.26%     63.16% |           3     15.79%     78.95% |           1      5.26%     84.21% |           3     15.79%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.Unblock::total           19                      
system.ruby.L2Cache_Controller.MT_IB.WB_Data |           0      0.00%      0.00% |           1      5.26%      5.26% |           0      0.00%      5.26% |           4     21.05%     26.32% |           2     10.53%     36.84% |           0      0.00%     36.84% |           1      5.26%     42.11% |           0      0.00%     42.11% |           1      5.26%     47.37% |           1      5.26%     52.63% |           0      0.00%     52.63% |           1      5.26%     57.89% |           1      5.26%     63.16% |           3     15.79%     78.95% |           1      5.26%     84.21% |           3     15.79%    100.00%
system.ruby.L2Cache_Controller.MT_IB.WB_Data::total           19                      
system.ruby.L2Cache_Controller.MT_SB.Unblock |          70      4.05%      4.05% |          69      4.00%      8.05% |          98      5.67%     13.72% |          94      5.44%     19.17% |          96      5.56%     24.72% |         140      8.11%     32.83% |         139      8.05%     40.88% |         140      8.11%     48.99% |         133      7.70%     56.69% |         133      7.70%     64.39% |         130      7.53%     71.92% |         129      7.47%     79.39% |         111      6.43%     85.81% |         109      6.31%     92.13% |          69      4.00%     96.12% |          67      3.88%    100.00%
system.ruby.L2Cache_Controller.MT_SB.Unblock::total         1727                      

---------- End Simulation Statistics   ----------
