{"vcs1":{"timestamp_begin":1746943434.634281729, "rt":0.56, "ut":0.31, "st":0.15}}
{"vcselab":{"timestamp_begin":1746943435.246190428, "rt":0.31, "ut":0.23, "st":0.06}}
{"link":{"timestamp_begin":1746943435.598373934, "rt":0.16, "ut":0.12, "st":0.04}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1746943434.230835839}
{"VCS_COMP_START_TIME": 1746943434.230835839}
{"VCS_COMP_END_TIME": 1746943442.786189917}
{"VCS_USER_OPTIONS": "-full64 -l comp.log -sverilog -debug_access+all -kdb -lca -P /home/cad/eda/SYNOPSYS/VERDI_2022/verdi/T-2022.06-SP1/share/PLI/VCS/LINUX64/novas.tab /home/cad/eda/SYNOPSYS/VERDI_2022/verdi/T-2022.06-SP1/share/PLI/VCS/LINUX64/pli.a ../rtl/dual_mem.v ../rtl/mem_dec.v ../rtl/ram_4096.v +incdir+../env +incdir+../env_lib +incdir+../test ../env/ram_if.sv ../test/ram_pkg.sv ../test/top.sv"}
{"vcs1": {"peak_mem": 244372}}
{"stitch_vcselab": {"peak_mem": 244703}}
