
Train.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000108c  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  0800114c  0800114c  0001114c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001170  08001170  00020004  2**0
                  CONTENTS
  4 .ARM          00000000  08001170  08001170  00020004  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001170  08001170  00020004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001170  08001170  00011170  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08001174  08001174  00011174  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000004  20000000  08001178  00020000  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000070  20000004  0800117c  00020004  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000074  0800117c  00020074  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020004  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000140c  00000000  00000000  0002002c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000047d  00000000  00000000  00021438  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000188  00000000  00000000  000218b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000150  00000000  00000000  00021a40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000121c  00000000  00000000  00021b90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00001977  00000000  00000000  00022dac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000095c0  00000000  00000000  00024723  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0002dce3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000004d0  00000000  00000000  0002dd34  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000004 	.word	0x20000004
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08001134 	.word	0x08001134

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000008 	.word	0x20000008
 8000104:	08001134 	.word	0x08001134

08000108 <delay>:
	}
	return length;
}

void delay(void)
{
 8000108:	b580      	push	{r7, lr}
 800010a:	b082      	sub	sp, #8
 800010c:	af00      	add	r7, sp, #0
	// some delay for the debouncing of the buttons
	for(uint32_t i = 0 ; i < 1000000/2 ; i ++);//300000/2 working in old PC. in new PC, so far 1000000/2 mostly
 800010e:	2300      	movs	r3, #0
 8000110:	607b      	str	r3, [r7, #4]
 8000112:	e002      	b.n	800011a <delay+0x12>
 8000114:	687b      	ldr	r3, [r7, #4]
 8000116:	3301      	adds	r3, #1
 8000118:	607b      	str	r3, [r7, #4]
 800011a:	687b      	ldr	r3, [r7, #4]
 800011c:	4a03      	ldr	r2, [pc, #12]	; (800012c <delay+0x24>)
 800011e:	4293      	cmp	r3, r2
 8000120:	d9f8      	bls.n	8000114 <delay+0xc>
}
 8000122:	46c0      	nop			; (mov r8, r8)
 8000124:	46c0      	nop			; (mov r8, r8)
 8000126:	46bd      	mov	sp, r7
 8000128:	b002      	add	sp, #8
 800012a:	bd80      	pop	{r7, pc}
 800012c:	0007a11f 	.word	0x0007a11f

08000130 <main>:

//flush DR
void flushDR(SPI_Handle_t *pSPIhandle, volatile uint8_t *rxbuffer, uint8_t length);
/**********************************************START MAIN********************************************************************/
int main(void)
{
 8000130:	b580      	push	{r7, lr}
 8000132:	b084      	sub	sp, #16
 8000134:	af00      	add	r7, sp, #0
	//initialise_monitor_handles(); //for debugging in IDE
	//printf("THIS STARTS\n");


	//initialize structures to 0 to avoid garbage values
	memset(&buttons,0,sizeof(buttons));
 8000136:	4b76      	ldr	r3, [pc, #472]	; (8000310 <main+0x1e0>)
 8000138:	220c      	movs	r2, #12
 800013a:	2100      	movs	r1, #0
 800013c:	0018      	movs	r0, r3
 800013e:	f000 fff1 	bl	8001124 <memset>
	memset(&leds,0,sizeof(leds));
 8000142:	4b74      	ldr	r3, [pc, #464]	; (8000314 <main+0x1e4>)
 8000144:	220c      	movs	r2, #12
 8000146:	2100      	movs	r1, #0
 8000148:	0018      	movs	r0, r3
 800014a:	f000 ffeb 	bl	8001124 <memset>

	/*GPIOs for the SPI handled by spiGPIO -->SPI1 PA4:NSS PA4:SCK PA4:MISO PA4:MOSI*/
	GPIO_PinHandle_t spiGPIOs;
	memset(&spiGPIOs,0,sizeof(spiGPIOs));
 800014e:	1d3b      	adds	r3, r7, #4
 8000150:	220c      	movs	r2, #12
 8000152:	2100      	movs	r1, #0
 8000154:	0018      	movs	r0, r3
 8000156:	f000 ffe5 	bl	8001124 <memset>
	memset(&spi1,0,sizeof(spi1));
 800015a:	4b6f      	ldr	r3, [pc, #444]	; (8000318 <main+0x1e8>)
 800015c:	2224      	movs	r2, #36	; 0x24
 800015e:	2100      	movs	r1, #0
 8000160:	0018      	movs	r0, r3
 8000162:	f000 ffdf 	bl	8001124 <memset>

	//Configurations and initilizations
	peripheral_Config_Ini();
 8000166:	f000 f97f 	bl	8000468 <peripheral_Config_Ini>

	/*configure interrupts (without priorities atm)*/
	//Button OnOff (GPIOB0)
	GPIO_IRQ_EnableDisable(IRQ_EXTI2_3, ENABLE);
 800016a:	2101      	movs	r1, #1
 800016c:	2006      	movs	r0, #6
 800016e:	f000 fcdd 	bl	8000b2c <GPIO_IRQ_EnableDisable>
	//Button Emergency (GPIOB2)
	GPIO_IRQ_EnableDisable(IRQ_EXTI4_15, ENABLE);
 8000172:	2101      	movs	r1, #1
 8000174:	2007      	movs	r0, #7
 8000176:	f000 fcd9 	bl	8000b2c <GPIO_IRQ_EnableDisable>
	//SPI1
	SPI_IRQ_EnableDisable(IRQ_SPI1, ENABLE);
 800017a:	2101      	movs	r1, #1
 800017c:	2019      	movs	r0, #25
 800017e:	f000 fe51 	bl	8000e24 <SPI_IRQ_EnableDisable>

	/* Loop forever */
	while (1){
		//if state changes, send print command and the content. Think about a way to do it with interrupt due to value change
		if (stateChanged) {
 8000182:	4b66      	ldr	r3, [pc, #408]	; (800031c <main+0x1ec>)
 8000184:	781b      	ldrb	r3, [r3, #0]
 8000186:	2b00      	cmp	r3, #0
 8000188:	d100      	bne.n	800018c <main+0x5c>
 800018a:	e0ad      	b.n	80002e8 <main+0x1b8>
			//switch-case instead of while (TX/RXstate != READ) to avoid blocking
			switch (flagSPI){ //{SEND_PRINT,READ_PRINT,DUMMY_ACK,READ_ACK,SEND_LENGTH,READ_LENGTH,SEND_STATE,READ_STATE}
 800018c:	4b64      	ldr	r3, [pc, #400]	; (8000320 <main+0x1f0>)
 800018e:	781b      	ldrb	r3, [r3, #0]
 8000190:	2b08      	cmp	r3, #8
 8000192:	d900      	bls.n	8000196 <main+0x66>
 8000194:	e0aa      	b.n	80002ec <main+0x1bc>
 8000196:	009a      	lsls	r2, r3, #2
 8000198:	4b62      	ldr	r3, [pc, #392]	; (8000324 <main+0x1f4>)
 800019a:	18d3      	adds	r3, r2, r3
 800019c:	681b      	ldr	r3, [r3, #0]
 800019e:	469f      	mov	pc, r3

				//Reading data register to flush previous data (previously it had been working without this)
				//NOT IMPLEMENTED;IF NECESSARY,COPY FROM debugSemihosting: flushDR(&spi1, myRXbuffer, 1);

				//Send print command.Ard should store it in its RX buffer and put ACK in TX.Master should receive garbage in shift reg.
				myTXbuffer[0] = SPI_COMMAND_PRINT;
 80001a0:	4b61      	ldr	r3, [pc, #388]	; (8000328 <main+0x1f8>)
 80001a2:	2250      	movs	r2, #80	; 0x50
 80001a4:	701a      	strb	r2, [r3, #0]
				SPI_Send(&spi1, &myTXbuffer[0], 1); //SPI_Send(&spi1, (uint8_t*)SPI_COMMAND_PRINT, 1);
 80001a6:	4960      	ldr	r1, [pc, #384]	; (8000328 <main+0x1f8>)
 80001a8:	4b5b      	ldr	r3, [pc, #364]	; (8000318 <main+0x1e8>)
 80001aa:	2201      	movs	r2, #1
 80001ac:	0018      	movs	r0, r3
 80001ae:	f000 ff4a 	bl	8001046 <SPI_Send>
				flagSPI = READ_PRINT;
 80001b2:	4b5b      	ldr	r3, [pc, #364]	; (8000320 <main+0x1f0>)
 80001b4:	2201      	movs	r2, #1
 80001b6:	701a      	strb	r2, [r3, #0]
				break;
 80001b8:	e0a9      	b.n	800030e <main+0x1de>

			case READ_PRINT://Read master RX to clear the RX buffer for the next reading of ACK
				if (spi1.SPI_Comm.TX_state == SPI_READY){
 80001ba:	4b57      	ldr	r3, [pc, #348]	; (8000318 <main+0x1e8>)
 80001bc:	7d1b      	ldrb	r3, [r3, #20]
 80001be:	2b00      	cmp	r3, #0
 80001c0:	d000      	beq.n	80001c4 <main+0x94>
 80001c2:	e095      	b.n	80002f0 <main+0x1c0>
					delay();
 80001c4:	f7ff ffa0 	bl	8000108 <delay>
					SPI_Read(&spi1, myRXbuffer, 1); //1 byte to be read
 80001c8:	4958      	ldr	r1, [pc, #352]	; (800032c <main+0x1fc>)
 80001ca:	4b53      	ldr	r3, [pc, #332]	; (8000318 <main+0x1e8>)
 80001cc:	2201      	movs	r2, #1
 80001ce:	0018      	movs	r0, r3
 80001d0:	f000 ff58 	bl	8001084 <SPI_Read>
					flagSPI = DUMMY_ACK;
 80001d4:	4b52      	ldr	r3, [pc, #328]	; (8000320 <main+0x1f0>)
 80001d6:	2202      	movs	r2, #2
 80001d8:	701a      	strb	r2, [r3, #0]
				}
				break;
 80001da:	e089      	b.n	80002f0 <main+0x1c0>

			case DUMMY_ACK://Send dummy data to Ard so that master receives ACK/NACK
				if (spi1.SPI_Comm.RX_state == SPI_READY){
 80001dc:	4b4e      	ldr	r3, [pc, #312]	; (8000318 <main+0x1e8>)
 80001de:	2220      	movs	r2, #32
 80001e0:	5c9b      	ldrb	r3, [r3, r2]
 80001e2:	2b00      	cmp	r3, #0
 80001e4:	d000      	beq.n	80001e8 <main+0xb8>
 80001e6:	e085      	b.n	80002f4 <main+0x1c4>
					delay();
 80001e8:	f7ff ff8e 	bl	8000108 <delay>
					SPI_Send(&spi1, &dummy_byte, 1); //length 1 byte
 80001ec:	4950      	ldr	r1, [pc, #320]	; (8000330 <main+0x200>)
 80001ee:	4b4a      	ldr	r3, [pc, #296]	; (8000318 <main+0x1e8>)
 80001f0:	2201      	movs	r2, #1
 80001f2:	0018      	movs	r0, r3
 80001f4:	f000 ff27 	bl	8001046 <SPI_Send>
					flagSPI = READ_ACK;
 80001f8:	4b49      	ldr	r3, [pc, #292]	; (8000320 <main+0x1f0>)
 80001fa:	2203      	movs	r2, #3
 80001fc:	701a      	strb	r2, [r3, #0]
				}
				break;
 80001fe:	e079      	b.n	80002f4 <main+0x1c4>

			case READ_ACK://Read master RX to get ACK/NACK
				if (spi1.SPI_Comm.TX_state == SPI_READY){
 8000200:	4b45      	ldr	r3, [pc, #276]	; (8000318 <main+0x1e8>)
 8000202:	7d1b      	ldrb	r3, [r3, #20]
 8000204:	2b00      	cmp	r3, #0
 8000206:	d000      	beq.n	800020a <main+0xda>
 8000208:	e076      	b.n	80002f8 <main+0x1c8>
					delay();
 800020a:	f7ff ff7d 	bl	8000108 <delay>
					SPI_Read(&spi1, myRXbuffer, 1); //1 byte to be read
 800020e:	4947      	ldr	r1, [pc, #284]	; (800032c <main+0x1fc>)
 8000210:	4b41      	ldr	r3, [pc, #260]	; (8000318 <main+0x1e8>)
 8000212:	2201      	movs	r2, #1
 8000214:	0018      	movs	r0, r3
 8000216:	f000 ff35 	bl	8001084 <SPI_Read>
					flagSPI = SEND_LENGTH;
 800021a:	4b41      	ldr	r3, [pc, #260]	; (8000320 <main+0x1f0>)
 800021c:	2204      	movs	r2, #4
 800021e:	701a      	strb	r2, [r3, #0]
				}
				break;
 8000220:	e06a      	b.n	80002f8 <main+0x1c8>

			case SEND_LENGTH://if ACK, send length+currentState and receive response;otherwise,send it again
				if (spi1.SPI_Comm.RX_state == SPI_READY){
 8000222:	4b3d      	ldr	r3, [pc, #244]	; (8000318 <main+0x1e8>)
 8000224:	2220      	movs	r2, #32
 8000226:	5c9b      	ldrb	r3, [r3, r2]
 8000228:	2b00      	cmp	r3, #0
 800022a:	d167      	bne.n	80002fc <main+0x1cc>
					delay();
 800022c:	f7ff ff6c 	bl	8000108 <delay>
					if (*myRXbuffer == SPI_ARD_ACK){
 8000230:	4b3e      	ldr	r3, [pc, #248]	; (800032c <main+0x1fc>)
 8000232:	781b      	ldrb	r3, [r3, #0]
 8000234:	2ba1      	cmp	r3, #161	; 0xa1
 8000236:	d110      	bne.n	800025a <main+0x12a>
						//myTXbuffer[0] = 8; //in bits
						myTXbuffer[0] = 0x01; //in bytes
 8000238:	4b3b      	ldr	r3, [pc, #236]	; (8000328 <main+0x1f8>)
 800023a:	2201      	movs	r2, #1
 800023c:	701a      	strb	r2, [r3, #0]
						myTXbuffer[1] = currentState;
 800023e:	4b3d      	ldr	r3, [pc, #244]	; (8000334 <main+0x204>)
 8000240:	781a      	ldrb	r2, [r3, #0]
 8000242:	4b39      	ldr	r3, [pc, #228]	; (8000328 <main+0x1f8>)
 8000244:	705a      	strb	r2, [r3, #1]
						//SPI_Send(&spi1, myTXbuffer, 2); //length is 2
						//method 2: 1 byte by byte
						SPI_Send(&spi1, myTXbuffer, 1);
 8000246:	4938      	ldr	r1, [pc, #224]	; (8000328 <main+0x1f8>)
 8000248:	4b33      	ldr	r3, [pc, #204]	; (8000318 <main+0x1e8>)
 800024a:	2201      	movs	r2, #1
 800024c:	0018      	movs	r0, r3
 800024e:	f000 fefa 	bl	8001046 <SPI_Send>
						flagSPI = READ_LENGTH;
 8000252:	4b33      	ldr	r3, [pc, #204]	; (8000320 <main+0x1f0>)
 8000254:	2205      	movs	r2, #5
 8000256:	701a      	strb	r2, [r3, #0]
					else {
						//try to send it again
						flagSPI = SEND_PRINT;
					}
				}
				break;
 8000258:	e050      	b.n	80002fc <main+0x1cc>
						flagSPI = SEND_PRINT;
 800025a:	4b31      	ldr	r3, [pc, #196]	; (8000320 <main+0x1f0>)
 800025c:	2200      	movs	r2, #0
 800025e:	701a      	strb	r2, [r3, #0]
				break;
 8000260:	e04c      	b.n	80002fc <main+0x1cc>

			case READ_LENGTH://Read master RX
				if (spi1.SPI_Comm.TX_state == SPI_READY){
 8000262:	4b2d      	ldr	r3, [pc, #180]	; (8000318 <main+0x1e8>)
 8000264:	7d1b      	ldrb	r3, [r3, #20]
 8000266:	2b00      	cmp	r3, #0
 8000268:	d14a      	bne.n	8000300 <main+0x1d0>
					delay();
 800026a:	f7ff ff4d 	bl	8000108 <delay>
					SPI_Read(&spi1, myRXbuffer, 1); //1 byte to be read
 800026e:	492f      	ldr	r1, [pc, #188]	; (800032c <main+0x1fc>)
 8000270:	4b29      	ldr	r3, [pc, #164]	; (8000318 <main+0x1e8>)
 8000272:	2201      	movs	r2, #1
 8000274:	0018      	movs	r0, r3
 8000276:	f000 ff05 	bl	8001084 <SPI_Read>
					flagSPI = SEND_STATE;
 800027a:	4b29      	ldr	r3, [pc, #164]	; (8000320 <main+0x1f0>)
 800027c:	2206      	movs	r2, #6
 800027e:	701a      	strb	r2, [r3, #0]
				}
				break;
 8000280:	e03e      	b.n	8000300 <main+0x1d0>

			case SEND_STATE: //send the state
				if (spi1.SPI_Comm.RX_state == SPI_READY){
 8000282:	4b25      	ldr	r3, [pc, #148]	; (8000318 <main+0x1e8>)
 8000284:	2220      	movs	r2, #32
 8000286:	5c9b      	ldrb	r3, [r3, r2]
 8000288:	2b00      	cmp	r3, #0
 800028a:	d13b      	bne.n	8000304 <main+0x1d4>
					delay();
 800028c:	f7ff ff3c 	bl	8000108 <delay>
					myTXbuffer[0] = currentState; //in bytes
 8000290:	4b28      	ldr	r3, [pc, #160]	; (8000334 <main+0x204>)
 8000292:	781a      	ldrb	r2, [r3, #0]
 8000294:	4b24      	ldr	r3, [pc, #144]	; (8000328 <main+0x1f8>)
 8000296:	701a      	strb	r2, [r3, #0]
					SPI_Send(&spi1, myTXbuffer, 1);
 8000298:	4923      	ldr	r1, [pc, #140]	; (8000328 <main+0x1f8>)
 800029a:	4b1f      	ldr	r3, [pc, #124]	; (8000318 <main+0x1e8>)
 800029c:	2201      	movs	r2, #1
 800029e:	0018      	movs	r0, r3
 80002a0:	f000 fed1 	bl	8001046 <SPI_Send>
					flagSPI = READ_STATE;
 80002a4:	4b1e      	ldr	r3, [pc, #120]	; (8000320 <main+0x1f0>)
 80002a6:	2207      	movs	r2, #7
 80002a8:	701a      	strb	r2, [r3, #0]
				}
				break;
 80002aa:	e02b      	b.n	8000304 <main+0x1d4>

			case READ_STATE: //read RXNE to clear it off to avoid overrun
				if (spi1.SPI_Comm.TX_state == SPI_READY){
 80002ac:	4b1a      	ldr	r3, [pc, #104]	; (8000318 <main+0x1e8>)
 80002ae:	7d1b      	ldrb	r3, [r3, #20]
 80002b0:	2b00      	cmp	r3, #0
 80002b2:	d129      	bne.n	8000308 <main+0x1d8>
					delay();
 80002b4:	f7ff ff28 	bl	8000108 <delay>
					SPI_Read(&spi1, myRXbuffer, 2); //2 bytes to be read (dummy read).
 80002b8:	491c      	ldr	r1, [pc, #112]	; (800032c <main+0x1fc>)
 80002ba:	4b17      	ldr	r3, [pc, #92]	; (8000318 <main+0x1e8>)
 80002bc:	2202      	movs	r2, #2
 80002be:	0018      	movs	r0, r3
 80002c0:	f000 fee0 	bl	8001084 <SPI_Read>
					flagSPI = WAIT_END;
 80002c4:	4b16      	ldr	r3, [pc, #88]	; (8000320 <main+0x1f0>)
 80002c6:	2208      	movs	r2, #8
 80002c8:	701a      	strb	r2, [r3, #0]
				}
				break;
 80002ca:	e01d      	b.n	8000308 <main+0x1d8>

			case WAIT_END:
				if (spi1.SPI_Comm.RX_state == SPI_READY){
 80002cc:	4b12      	ldr	r3, [pc, #72]	; (8000318 <main+0x1e8>)
 80002ce:	2220      	movs	r2, #32
 80002d0:	5c9b      	ldrb	r3, [r3, r2]
 80002d2:	2b00      	cmp	r3, #0
 80002d4:	d11a      	bne.n	800030c <main+0x1dc>
					delay();
 80002d6:	f7ff ff17 	bl	8000108 <delay>
					//clear the flag of current state in order to capture state changes
					stateChanged = 0;
 80002da:	4b10      	ldr	r3, [pc, #64]	; (800031c <main+0x1ec>)
 80002dc:	2200      	movs	r2, #0
 80002de:	701a      	strb	r2, [r3, #0]

					//Disable SPI?

					//get ready for the next state change
					flagSPI = SEND_PRINT;
 80002e0:	4b0f      	ldr	r3, [pc, #60]	; (8000320 <main+0x1f0>)
 80002e2:	2200      	movs	r2, #0
 80002e4:	701a      	strb	r2, [r3, #0]
				}
				break;
 80002e6:	e011      	b.n	800030c <main+0x1dc>
			default:
				//error. print it in semihosting
				break;

			}
		}
 80002e8:	46c0      	nop			; (mov r8, r8)
 80002ea:	e74a      	b.n	8000182 <main+0x52>
				break;
 80002ec:	46c0      	nop			; (mov r8, r8)
 80002ee:	e748      	b.n	8000182 <main+0x52>
				break;
 80002f0:	46c0      	nop			; (mov r8, r8)
 80002f2:	e746      	b.n	8000182 <main+0x52>
				break;
 80002f4:	46c0      	nop			; (mov r8, r8)
 80002f6:	e744      	b.n	8000182 <main+0x52>
				break;
 80002f8:	46c0      	nop			; (mov r8, r8)
 80002fa:	e742      	b.n	8000182 <main+0x52>
				break;
 80002fc:	46c0      	nop			; (mov r8, r8)
 80002fe:	e740      	b.n	8000182 <main+0x52>
				break;
 8000300:	46c0      	nop			; (mov r8, r8)
 8000302:	e73e      	b.n	8000182 <main+0x52>
				break;
 8000304:	46c0      	nop			; (mov r8, r8)
 8000306:	e73c      	b.n	8000182 <main+0x52>
				break;
 8000308:	46c0      	nop			; (mov r8, r8)
 800030a:	e73a      	b.n	8000182 <main+0x52>
				break;
 800030c:	46c0      	nop			; (mov r8, r8)
		if (stateChanged) {
 800030e:	e738      	b.n	8000182 <main+0x52>
 8000310:	20000020 	.word	0x20000020
 8000314:	2000002c 	.word	0x2000002c
 8000318:	20000044 	.word	0x20000044
 800031c:	20000069 	.word	0x20000069
 8000320:	20000072 	.word	0x20000072
 8000324:	0800114c 	.word	0x0800114c
 8000328:	2000006c 	.word	0x2000006c
 800032c:	20000070 	.word	0x20000070
 8000330:	20000000 	.word	0x20000000
 8000334:	20000068 	.word	0x20000068

08000338 <EXTI2_3_IRQHandler>:
	}
}
/**********************************************END MAIN********************************************************************/

/***********************************************ISR handlers****************************************************************/
void EXTI2_3_IRQHandler(void){ //when button on-off
 8000338:	b580      	push	{r7, lr}
 800033a:	af00      	add	r7, sp, #0
	delay();
 800033c:	f7ff fee4 	bl	8000108 <delay>
	GPIO_IRQ_Handling(PIN_BUTTON_OFFON);
 8000340:	2003      	movs	r0, #3
 8000342:	f000 fc1f 	bl	8000b84 <GPIO_IRQ_Handling>
	if (currentState == OFF){
 8000346:	4b26      	ldr	r3, [pc, #152]	; (80003e0 <EXTI2_3_IRQHandler+0xa8>)
 8000348:	781b      	ldrb	r3, [r3, #0]
 800034a:	2b00      	cmp	r3, #0
 800034c:	d122      	bne.n	8000394 <EXTI2_3_IRQHandler+0x5c>
		currentState = ON;
 800034e:	4b24      	ldr	r3, [pc, #144]	; (80003e0 <EXTI2_3_IRQHandler+0xa8>)
 8000350:	2201      	movs	r2, #1
 8000352:	701a      	strb	r2, [r3, #0]
		stateChanged = 1;
 8000354:	4b23      	ldr	r3, [pc, #140]	; (80003e4 <EXTI2_3_IRQHandler+0xac>)
 8000356:	2201      	movs	r2, #1
 8000358:	701a      	strb	r2, [r3, #0]
		GPIO_WritePin(GPIOA,PIN_LED0,0);
 800035a:	2390      	movs	r3, #144	; 0x90
 800035c:	05db      	lsls	r3, r3, #23
 800035e:	2200      	movs	r2, #0
 8000360:	2100      	movs	r1, #0
 8000362:	0018      	movs	r0, r3
 8000364:	f000 fbb8 	bl	8000ad8 <GPIO_WritePin>
		GPIO_WritePin(GPIOA,PIN_LED1,1);
 8000368:	2390      	movs	r3, #144	; 0x90
 800036a:	05db      	lsls	r3, r3, #23
 800036c:	2201      	movs	r2, #1
 800036e:	2101      	movs	r1, #1
 8000370:	0018      	movs	r0, r3
 8000372:	f000 fbb1 	bl	8000ad8 <GPIO_WritePin>
		GPIO_WritePin(GPIOA,PIN_LED2,1);
 8000376:	2390      	movs	r3, #144	; 0x90
 8000378:	05db      	lsls	r3, r3, #23
 800037a:	2201      	movs	r2, #1
 800037c:	2109      	movs	r1, #9
 800037e:	0018      	movs	r0, r3
 8000380:	f000 fbaa 	bl	8000ad8 <GPIO_WritePin>
		GPIO_WritePin(GPIOA,PIN_LED3,0);
 8000384:	2390      	movs	r3, #144	; 0x90
 8000386:	05db      	lsls	r3, r3, #23
 8000388:	2200      	movs	r2, #0
 800038a:	210a      	movs	r1, #10
 800038c:	0018      	movs	r0, r3
 800038e:	f000 fba3 	bl	8000ad8 <GPIO_WritePin>
		GPIO_WritePin(GPIOA,PIN_LED1,0);
		GPIO_WritePin(GPIOA,PIN_LED2,0);
		GPIO_WritePin(GPIOA,PIN_LED3,0);
	}
	//printf("%d\n",currentState);
}
 8000392:	e021      	b.n	80003d8 <EXTI2_3_IRQHandler+0xa0>
		currentState = OFF;
 8000394:	4b12      	ldr	r3, [pc, #72]	; (80003e0 <EXTI2_3_IRQHandler+0xa8>)
 8000396:	2200      	movs	r2, #0
 8000398:	701a      	strb	r2, [r3, #0]
		stateChanged = 1;
 800039a:	4b12      	ldr	r3, [pc, #72]	; (80003e4 <EXTI2_3_IRQHandler+0xac>)
 800039c:	2201      	movs	r2, #1
 800039e:	701a      	strb	r2, [r3, #0]
		GPIO_WritePin(GPIOA,PIN_LED0,0);
 80003a0:	2390      	movs	r3, #144	; 0x90
 80003a2:	05db      	lsls	r3, r3, #23
 80003a4:	2200      	movs	r2, #0
 80003a6:	2100      	movs	r1, #0
 80003a8:	0018      	movs	r0, r3
 80003aa:	f000 fb95 	bl	8000ad8 <GPIO_WritePin>
		GPIO_WritePin(GPIOA,PIN_LED1,0);
 80003ae:	2390      	movs	r3, #144	; 0x90
 80003b0:	05db      	lsls	r3, r3, #23
 80003b2:	2200      	movs	r2, #0
 80003b4:	2101      	movs	r1, #1
 80003b6:	0018      	movs	r0, r3
 80003b8:	f000 fb8e 	bl	8000ad8 <GPIO_WritePin>
		GPIO_WritePin(GPIOA,PIN_LED2,0);
 80003bc:	2390      	movs	r3, #144	; 0x90
 80003be:	05db      	lsls	r3, r3, #23
 80003c0:	2200      	movs	r2, #0
 80003c2:	2109      	movs	r1, #9
 80003c4:	0018      	movs	r0, r3
 80003c6:	f000 fb87 	bl	8000ad8 <GPIO_WritePin>
		GPIO_WritePin(GPIOA,PIN_LED3,0);
 80003ca:	2390      	movs	r3, #144	; 0x90
 80003cc:	05db      	lsls	r3, r3, #23
 80003ce:	2200      	movs	r2, #0
 80003d0:	210a      	movs	r1, #10
 80003d2:	0018      	movs	r0, r3
 80003d4:	f000 fb80 	bl	8000ad8 <GPIO_WritePin>
}
 80003d8:	46c0      	nop			; (mov r8, r8)
 80003da:	46bd      	mov	sp, r7
 80003dc:	bd80      	pop	{r7, pc}
 80003de:	46c0      	nop			; (mov r8, r8)
 80003e0:	20000068 	.word	0x20000068
 80003e4:	20000069 	.word	0x20000069

080003e8 <EXTI4_15_IRQHandler>:

void EXTI4_15_IRQHandler(void){
 80003e8:	b580      	push	{r7, lr}
 80003ea:	af00      	add	r7, sp, #0
	delay();
 80003ec:	f7ff fe8c 	bl	8000108 <delay>
	GPIO_IRQ_Handling(PIN_BUTTON_EMERGENCY);
 80003f0:	2005      	movs	r0, #5
 80003f2:	f000 fbc7 	bl	8000b84 <GPIO_IRQ_Handling>
	if (currentState != EMERGENCY){
 80003f6:	4b14      	ldr	r3, [pc, #80]	; (8000448 <EXTI4_15_IRQHandler+0x60>)
 80003f8:	781b      	ldrb	r3, [r3, #0]
 80003fa:	2b02      	cmp	r3, #2
 80003fc:	d002      	beq.n	8000404 <EXTI4_15_IRQHandler+0x1c>
		stateChanged = 1;
 80003fe:	4b13      	ldr	r3, [pc, #76]	; (800044c <EXTI4_15_IRQHandler+0x64>)
 8000400:	2201      	movs	r2, #1
 8000402:	701a      	strb	r2, [r3, #0]
	}
	currentState = EMERGENCY;
 8000404:	4b10      	ldr	r3, [pc, #64]	; (8000448 <EXTI4_15_IRQHandler+0x60>)
 8000406:	2202      	movs	r2, #2
 8000408:	701a      	strb	r2, [r3, #0]
	//printf("%d\n",currentState);
	GPIO_WritePin(GPIOA,PIN_LED0,1);
 800040a:	2390      	movs	r3, #144	; 0x90
 800040c:	05db      	lsls	r3, r3, #23
 800040e:	2201      	movs	r2, #1
 8000410:	2100      	movs	r1, #0
 8000412:	0018      	movs	r0, r3
 8000414:	f000 fb60 	bl	8000ad8 <GPIO_WritePin>
	GPIO_WritePin(GPIOA,PIN_LED1,1);
 8000418:	2390      	movs	r3, #144	; 0x90
 800041a:	05db      	lsls	r3, r3, #23
 800041c:	2201      	movs	r2, #1
 800041e:	2101      	movs	r1, #1
 8000420:	0018      	movs	r0, r3
 8000422:	f000 fb59 	bl	8000ad8 <GPIO_WritePin>
	GPIO_WritePin(GPIOA,PIN_LED2,1);
 8000426:	2390      	movs	r3, #144	; 0x90
 8000428:	05db      	lsls	r3, r3, #23
 800042a:	2201      	movs	r2, #1
 800042c:	2109      	movs	r1, #9
 800042e:	0018      	movs	r0, r3
 8000430:	f000 fb52 	bl	8000ad8 <GPIO_WritePin>
	GPIO_WritePin(GPIOA,PIN_LED3,1);
 8000434:	2390      	movs	r3, #144	; 0x90
 8000436:	05db      	lsls	r3, r3, #23
 8000438:	2201      	movs	r2, #1
 800043a:	210a      	movs	r1, #10
 800043c:	0018      	movs	r0, r3
 800043e:	f000 fb4b 	bl	8000ad8 <GPIO_WritePin>

}
 8000442:	46c0      	nop			; (mov r8, r8)
 8000444:	46bd      	mov	sp, r7
 8000446:	bd80      	pop	{r7, pc}
 8000448:	20000068 	.word	0x20000068
 800044c:	20000069 	.word	0x20000069

08000450 <SPI1_IRQHandler>:

//SPI IRQ handler for SPI1
void SPI1_IRQHandler(void){
 8000450:	b580      	push	{r7, lr}
 8000452:	af00      	add	r7, sp, #0
	SPI_IRQ_Handling(&spi1);
 8000454:	4b03      	ldr	r3, [pc, #12]	; (8000464 <SPI1_IRQHandler+0x14>)
 8000456:	0018      	movs	r0, r3
 8000458:	f000 fd10 	bl	8000e7c <SPI_IRQ_Handling>
}
 800045c:	46c0      	nop			; (mov r8, r8)
 800045e:	46bd      	mov	sp, r7
 8000460:	bd80      	pop	{r7, pc}
 8000462:	46c0      	nop			; (mov r8, r8)
 8000464:	20000044 	.word	0x20000044

08000468 <peripheral_Config_Ini>:
	//NOT NECESSARY SO FAR
}*/
/**********************************************END IRQ********************************************************************/

/*****************************Configurations and initializations************************************************************/
void peripheral_Config_Ini(void){
 8000468:	b580      	push	{r7, lr}
 800046a:	af00      	add	r7, sp, #0

	//LED0
	leds.pGPIO = GPIOA;
 800046c:	4b5f      	ldr	r3, [pc, #380]	; (80005ec <peripheral_Config_Ini+0x184>)
 800046e:	2290      	movs	r2, #144	; 0x90
 8000470:	05d2      	lsls	r2, r2, #23
 8000472:	601a      	str	r2, [r3, #0]
	leds.GPIO_PinConfig.GPIO_PinNumber = PIN_LED0;
 8000474:	4b5d      	ldr	r3, [pc, #372]	; (80005ec <peripheral_Config_Ini+0x184>)
 8000476:	2200      	movs	r2, #0
 8000478:	711a      	strb	r2, [r3, #4]
	leds.GPIO_PinConfig.GPIO_PinMode = GPIO_OUT;
 800047a:	4b5c      	ldr	r3, [pc, #368]	; (80005ec <peripheral_Config_Ini+0x184>)
 800047c:	2201      	movs	r2, #1
 800047e:	715a      	strb	r2, [r3, #5]
	leds.GPIO_PinConfig.GPIO_PinOutType = GPIO_PUSHPULL;
 8000480:	4b5a      	ldr	r3, [pc, #360]	; (80005ec <peripheral_Config_Ini+0x184>)
 8000482:	2200      	movs	r2, #0
 8000484:	719a      	strb	r2, [r3, #6]
	leds.GPIO_PinConfig.GPIO_PinOutSpeed = GPIO_SLOWSPEED; //GPIO_MEDIUMSPEED
 8000486:	4b59      	ldr	r3, [pc, #356]	; (80005ec <peripheral_Config_Ini+0x184>)
 8000488:	2200      	movs	r2, #0
 800048a:	71da      	strb	r2, [r3, #7]
	leds.GPIO_PinConfig.GPIO_PinPullUpDown = GPIO_NOPULL;
 800048c:	4b57      	ldr	r3, [pc, #348]	; (80005ec <peripheral_Config_Ini+0x184>)
 800048e:	2200      	movs	r2, #0
 8000490:	721a      	strb	r2, [r3, #8]
	//Initialization LED0
	GPIO_PinInit(&leds);
 8000492:	4b56      	ldr	r3, [pc, #344]	; (80005ec <peripheral_Config_Ini+0x184>)
 8000494:	0018      	movs	r0, r3
 8000496:	f000 f991 	bl	80007bc <GPIO_PinInit>

	//LED1.Port,Mode,OutType,OutSpeed and PullUpDown same as LED0
	leds.GPIO_PinConfig.GPIO_PinNumber = PIN_LED1;
 800049a:	4b54      	ldr	r3, [pc, #336]	; (80005ec <peripheral_Config_Ini+0x184>)
 800049c:	2201      	movs	r2, #1
 800049e:	711a      	strb	r2, [r3, #4]
	//Initialization LED1
	GPIO_PinInit(&leds);
 80004a0:	4b52      	ldr	r3, [pc, #328]	; (80005ec <peripheral_Config_Ini+0x184>)
 80004a2:	0018      	movs	r0, r3
 80004a4:	f000 f98a 	bl	80007bc <GPIO_PinInit>

	//LED2.Port,Mode,OutType,OutSpeed and PullUpDown same as LED0
	leds.GPIO_PinConfig.GPIO_PinNumber = PIN_LED2;
 80004a8:	4b50      	ldr	r3, [pc, #320]	; (80005ec <peripheral_Config_Ini+0x184>)
 80004aa:	2209      	movs	r2, #9
 80004ac:	711a      	strb	r2, [r3, #4]
	//Initialization LED2
	GPIO_PinInit(&leds);
 80004ae:	4b4f      	ldr	r3, [pc, #316]	; (80005ec <peripheral_Config_Ini+0x184>)
 80004b0:	0018      	movs	r0, r3
 80004b2:	f000 f983 	bl	80007bc <GPIO_PinInit>

	//LED3.Port,Mode,OutType,OutSpeed and PullUpDown same as LED0
	leds.GPIO_PinConfig.GPIO_PinNumber = PIN_LED3;
 80004b6:	4b4d      	ldr	r3, [pc, #308]	; (80005ec <peripheral_Config_Ini+0x184>)
 80004b8:	220a      	movs	r2, #10
 80004ba:	711a      	strb	r2, [r3, #4]
	//Initialization LED3
	GPIO_PinInit(&leds);
 80004bc:	4b4b      	ldr	r3, [pc, #300]	; (80005ec <peripheral_Config_Ini+0x184>)
 80004be:	0018      	movs	r0, r3
 80004c0:	f000 f97c 	bl	80007bc <GPIO_PinInit>

	//LEDs OFF
	GPIO_WritePin(GPIOA,PIN_LED0,1);
 80004c4:	2390      	movs	r3, #144	; 0x90
 80004c6:	05db      	lsls	r3, r3, #23
 80004c8:	2201      	movs	r2, #1
 80004ca:	2100      	movs	r1, #0
 80004cc:	0018      	movs	r0, r3
 80004ce:	f000 fb03 	bl	8000ad8 <GPIO_WritePin>
	GPIO_WritePin(GPIOA,PIN_LED1,0);
 80004d2:	2390      	movs	r3, #144	; 0x90
 80004d4:	05db      	lsls	r3, r3, #23
 80004d6:	2200      	movs	r2, #0
 80004d8:	2101      	movs	r1, #1
 80004da:	0018      	movs	r0, r3
 80004dc:	f000 fafc 	bl	8000ad8 <GPIO_WritePin>
	GPIO_WritePin(GPIOA,PIN_LED2,0);
 80004e0:	2390      	movs	r3, #144	; 0x90
 80004e2:	05db      	lsls	r3, r3, #23
 80004e4:	2200      	movs	r2, #0
 80004e6:	2109      	movs	r1, #9
 80004e8:	0018      	movs	r0, r3
 80004ea:	f000 faf5 	bl	8000ad8 <GPIO_WritePin>
	GPIO_WritePin(GPIOA,PIN_LED3,1);
 80004ee:	2390      	movs	r3, #144	; 0x90
 80004f0:	05db      	lsls	r3, r3, #23
 80004f2:	2201      	movs	r2, #1
 80004f4:	210a      	movs	r1, #10
 80004f6:	0018      	movs	r0, r3
 80004f8:	f000 faee 	bl	8000ad8 <GPIO_WritePin>

	//BUTTON ON-OFF
	buttons.pGPIO = GPIOB;
 80004fc:	4b3c      	ldr	r3, [pc, #240]	; (80005f0 <peripheral_Config_Ini+0x188>)
 80004fe:	4a3d      	ldr	r2, [pc, #244]	; (80005f4 <peripheral_Config_Ini+0x18c>)
 8000500:	601a      	str	r2, [r3, #0]
	buttons.GPIO_PinConfig.GPIO_PinNumber = PIN_BUTTON_OFFON;
 8000502:	4b3b      	ldr	r3, [pc, #236]	; (80005f0 <peripheral_Config_Ini+0x188>)
 8000504:	2203      	movs	r2, #3
 8000506:	711a      	strb	r2, [r3, #4]
	buttons.GPIO_PinConfig.GPIO_PinMode = GPIO_FALL_TRIG; //interrupt falling edge
 8000508:	4b39      	ldr	r3, [pc, #228]	; (80005f0 <peripheral_Config_Ini+0x188>)
 800050a:	2204      	movs	r2, #4
 800050c:	715a      	strb	r2, [r3, #5]
	buttons.GPIO_PinConfig.GPIO_PinPullUpDown = GPIO_PULLUP; //pull up (3.3 by default)
 800050e:	4b38      	ldr	r3, [pc, #224]	; (80005f0 <peripheral_Config_Ini+0x188>)
 8000510:	2201      	movs	r2, #1
 8000512:	721a      	strb	r2, [r3, #8]
	//initialization button on-off
	GPIO_PinInit(&buttons);
 8000514:	4b36      	ldr	r3, [pc, #216]	; (80005f0 <peripheral_Config_Ini+0x188>)
 8000516:	0018      	movs	r0, r3
 8000518:	f000 f950 	bl	80007bc <GPIO_PinInit>

	//EMERGENCY BUTTON
	buttons.pGPIO = GPIOB;
 800051c:	4b34      	ldr	r3, [pc, #208]	; (80005f0 <peripheral_Config_Ini+0x188>)
 800051e:	4a35      	ldr	r2, [pc, #212]	; (80005f4 <peripheral_Config_Ini+0x18c>)
 8000520:	601a      	str	r2, [r3, #0]
	buttons.GPIO_PinConfig.GPIO_PinNumber = PIN_BUTTON_EMERGENCY;
 8000522:	4b33      	ldr	r3, [pc, #204]	; (80005f0 <peripheral_Config_Ini+0x188>)
 8000524:	2205      	movs	r2, #5
 8000526:	711a      	strb	r2, [r3, #4]
	buttons.GPIO_PinConfig.GPIO_PinMode = GPIO_FALL_TRIG;
 8000528:	4b31      	ldr	r3, [pc, #196]	; (80005f0 <peripheral_Config_Ini+0x188>)
 800052a:	2204      	movs	r2, #4
 800052c:	715a      	strb	r2, [r3, #5]
	buttons.GPIO_PinConfig.GPIO_PinPullUpDown = GPIO_PULLUP;
 800052e:	4b30      	ldr	r3, [pc, #192]	; (80005f0 <peripheral_Config_Ini+0x188>)
 8000530:	2201      	movs	r2, #1
 8000532:	721a      	strb	r2, [r3, #8]
	//initialization emergency button
	GPIO_PinInit(&buttons);
 8000534:	4b2e      	ldr	r3, [pc, #184]	; (80005f0 <peripheral_Config_Ini+0x188>)
 8000536:	0018      	movs	r0, r3
 8000538:	f000 f940 	bl	80007bc <GPIO_PinInit>

	//GPIOs for SPI: SPI1 PA4:NSS PA5:SCK PA6:MISO PA7:MOSI
	spiGPIOs.pGPIO = GPIOA;
 800053c:	4b2e      	ldr	r3, [pc, #184]	; (80005f8 <peripheral_Config_Ini+0x190>)
 800053e:	2290      	movs	r2, #144	; 0x90
 8000540:	05d2      	lsls	r2, r2, #23
 8000542:	601a      	str	r2, [r3, #0]
	spiGPIOs.GPIO_PinConfig.GPIO_PinMode = GPIO_ALTFUN;
 8000544:	4b2c      	ldr	r3, [pc, #176]	; (80005f8 <peripheral_Config_Ini+0x190>)
 8000546:	2202      	movs	r2, #2
 8000548:	715a      	strb	r2, [r3, #5]
	spiGPIOs.GPIO_PinConfig.GPIO_PinOutType = GPIO_PUSHPULL;
 800054a:	4b2b      	ldr	r3, [pc, #172]	; (80005f8 <peripheral_Config_Ini+0x190>)
 800054c:	2200      	movs	r2, #0
 800054e:	719a      	strb	r2, [r3, #6]
	spiGPIOs.GPIO_PinConfig.GPIO_PinOutSpeed = GPIO_HIGHSPEED; //FAST SPEED
 8000550:	4b29      	ldr	r3, [pc, #164]	; (80005f8 <peripheral_Config_Ini+0x190>)
 8000552:	2203      	movs	r2, #3
 8000554:	71da      	strb	r2, [r3, #7]
	spiGPIOs.GPIO_PinConfig.GPIO_PinPullUpDown = GPIO_NOPULL;
 8000556:	4b28      	ldr	r3, [pc, #160]	; (80005f8 <peripheral_Config_Ini+0x190>)
 8000558:	2200      	movs	r2, #0
 800055a:	721a      	strb	r2, [r3, #8]
	//SCK
	spiGPIOs.GPIO_PinConfig.GPIO_PinNumber = PIN_SPI1_SCK;//SCK
 800055c:	4b26      	ldr	r3, [pc, #152]	; (80005f8 <peripheral_Config_Ini+0x190>)
 800055e:	2205      	movs	r2, #5
 8000560:	711a      	strb	r2, [r3, #4]
	GPIO_PinInit(&spiGPIOs);
 8000562:	4b25      	ldr	r3, [pc, #148]	; (80005f8 <peripheral_Config_Ini+0x190>)
 8000564:	0018      	movs	r0, r3
 8000566:	f000 f929 	bl	80007bc <GPIO_PinInit>

	spiGPIOs.GPIO_PinConfig.GPIO_PinPullUpDown = GPIO_PULLUP;
 800056a:	4b23      	ldr	r3, [pc, #140]	; (80005f8 <peripheral_Config_Ini+0x190>)
 800056c:	2201      	movs	r2, #1
 800056e:	721a      	strb	r2, [r3, #8]
	//NSS
	spiGPIOs.GPIO_PinConfig.GPIO_PinNumber = PIN_SPI1_NSS;//NSS
 8000570:	4b21      	ldr	r3, [pc, #132]	; (80005f8 <peripheral_Config_Ini+0x190>)
 8000572:	2204      	movs	r2, #4
 8000574:	711a      	strb	r2, [r3, #4]
	GPIO_PinInit(&spiGPIOs);
 8000576:	4b20      	ldr	r3, [pc, #128]	; (80005f8 <peripheral_Config_Ini+0x190>)
 8000578:	0018      	movs	r0, r3
 800057a:	f000 f91f 	bl	80007bc <GPIO_PinInit>
	//MISO
	spiGPIOs.GPIO_PinConfig.GPIO_PinNumber = PIN_SPI1_MISO;//MISO
 800057e:	4b1e      	ldr	r3, [pc, #120]	; (80005f8 <peripheral_Config_Ini+0x190>)
 8000580:	2206      	movs	r2, #6
 8000582:	711a      	strb	r2, [r3, #4]
	GPIO_PinInit(&spiGPIOs);
 8000584:	4b1c      	ldr	r3, [pc, #112]	; (80005f8 <peripheral_Config_Ini+0x190>)
 8000586:	0018      	movs	r0, r3
 8000588:	f000 f918 	bl	80007bc <GPIO_PinInit>
	//MOSI
	spiGPIOs.GPIO_PinConfig.GPIO_PinNumber = PIN_SPI1_MOSI;//MOSI
 800058c:	4b1a      	ldr	r3, [pc, #104]	; (80005f8 <peripheral_Config_Ini+0x190>)
 800058e:	2207      	movs	r2, #7
 8000590:	711a      	strb	r2, [r3, #4]
	GPIO_PinInit(&spiGPIOs);
 8000592:	4b19      	ldr	r3, [pc, #100]	; (80005f8 <peripheral_Config_Ini+0x190>)
 8000594:	0018      	movs	r0, r3
 8000596:	f000 f911 	bl	80007bc <GPIO_PinInit>

	/*SPI handle configuration and initialization*/
	//SPI configuration
	spi1.pSPI = SPI1_I2S1;
 800059a:	4b18      	ldr	r3, [pc, #96]	; (80005fc <peripheral_Config_Ini+0x194>)
 800059c:	4a18      	ldr	r2, [pc, #96]	; (8000600 <peripheral_Config_Ini+0x198>)
 800059e:	601a      	str	r2, [r3, #0]
	spi1.SPI_Config.SPI_Mode = SPI_MASTER;
 80005a0:	4b16      	ldr	r3, [pc, #88]	; (80005fc <peripheral_Config_Ini+0x194>)
 80005a2:	2201      	movs	r2, #1
 80005a4:	711a      	strb	r2, [r3, #4]
	spi1.SPI_Config.SPI_Speed = SPI_SPEED_2;
 80005a6:	4b15      	ldr	r3, [pc, #84]	; (80005fc <peripheral_Config_Ini+0x194>)
 80005a8:	2200      	movs	r2, #0
 80005aa:	715a      	strb	r2, [r3, #5]
	spi1.SPI_Config.SPI_CommType = SPI_FULLDUPLEX;
 80005ac:	4b13      	ldr	r3, [pc, #76]	; (80005fc <peripheral_Config_Ini+0x194>)
 80005ae:	2201      	movs	r2, #1
 80005b0:	719a      	strb	r2, [r3, #6]
	spi1.SPI_Config.SPI_DataSize = SPI_8BIT;
 80005b2:	4b12      	ldr	r3, [pc, #72]	; (80005fc <peripheral_Config_Ini+0x194>)
 80005b4:	2207      	movs	r2, #7
 80005b6:	71da      	strb	r2, [r3, #7]
	spi1.SPI_Config.SPI_SWslave = SPI_HW_MGMT;
 80005b8:	4b10      	ldr	r3, [pc, #64]	; (80005fc <peripheral_Config_Ini+0x194>)
 80005ba:	2200      	movs	r2, #0
 80005bc:	721a      	strb	r2, [r3, #8]
	spi1.SPI_Config.SPI_Pol = SPI_CLK_IDLE_0;
 80005be:	4b0f      	ldr	r3, [pc, #60]	; (80005fc <peripheral_Config_Ini+0x194>)
 80005c0:	2200      	movs	r2, #0
 80005c2:	725a      	strb	r2, [r3, #9]
	spi1.SPI_Config.SPI_Phase = SPI_CLK_CAPT_FIRST;
 80005c4:	4b0d      	ldr	r3, [pc, #52]	; (80005fc <peripheral_Config_Ini+0x194>)
 80005c6:	2200      	movs	r2, #0
 80005c8:	729a      	strb	r2, [r3, #10]

	//SPI initialization
	SPI_Init(&spi1);
 80005ca:	4b0c      	ldr	r3, [pc, #48]	; (80005fc <peripheral_Config_Ini+0x194>)
 80005cc:	0018      	movs	r0, r3
 80005ce:	f000 fb43 	bl	8000c58 <SPI_Init>

	//Set SSOE to 1 to make NSS output enable
	SPI_SSOE(&spi1,ENABLE);
 80005d2:	4b0a      	ldr	r3, [pc, #40]	; (80005fc <peripheral_Config_Ini+0x194>)
 80005d4:	2101      	movs	r1, #1
 80005d6:	0018      	movs	r0, r3
 80005d8:	f000 fc04 	bl	8000de4 <SPI_SSOE>

	//Enable SPI peripheral
	SPI_EnableDisable(&spi1,ENABLE);
 80005dc:	4b07      	ldr	r3, [pc, #28]	; (80005fc <peripheral_Config_Ini+0x194>)
 80005de:	2101      	movs	r1, #1
 80005e0:	0018      	movs	r0, r3
 80005e2:	f000 fbdf 	bl	8000da4 <SPI_EnableDisable>
}
 80005e6:	46c0      	nop			; (mov r8, r8)
 80005e8:	46bd      	mov	sp, r7
 80005ea:	bd80      	pop	{r7, pc}
 80005ec:	2000002c 	.word	0x2000002c
 80005f0:	20000020 	.word	0x20000020
 80005f4:	48000400 	.word	0x48000400
 80005f8:	20000038 	.word	0x20000038
 80005fc:	20000044 	.word	0x20000044
 8000600:	40013000 	.word	0x40013000

08000604 <Reset_Handler>:
 8000604:	480d      	ldr	r0, [pc, #52]	; (800063c <LoopForever+0x2>)
 8000606:	4685      	mov	sp, r0
 8000608:	e000      	b.n	800060c <Reset_Handler+0x8>
 800060a:	bf00      	nop
 800060c:	480c      	ldr	r0, [pc, #48]	; (8000640 <LoopForever+0x6>)
 800060e:	490d      	ldr	r1, [pc, #52]	; (8000644 <LoopForever+0xa>)
 8000610:	4a0d      	ldr	r2, [pc, #52]	; (8000648 <LoopForever+0xe>)
 8000612:	2300      	movs	r3, #0
 8000614:	e002      	b.n	800061c <LoopCopyDataInit>

08000616 <CopyDataInit>:
 8000616:	58d4      	ldr	r4, [r2, r3]
 8000618:	50c4      	str	r4, [r0, r3]
 800061a:	3304      	adds	r3, #4

0800061c <LoopCopyDataInit>:
 800061c:	18c4      	adds	r4, r0, r3
 800061e:	428c      	cmp	r4, r1
 8000620:	d3f9      	bcc.n	8000616 <CopyDataInit>
 8000622:	4a0a      	ldr	r2, [pc, #40]	; (800064c <LoopForever+0x12>)
 8000624:	4c0a      	ldr	r4, [pc, #40]	; (8000650 <LoopForever+0x16>)
 8000626:	2300      	movs	r3, #0
 8000628:	e001      	b.n	800062e <LoopFillZerobss>

0800062a <FillZerobss>:
 800062a:	6013      	str	r3, [r2, #0]
 800062c:	3204      	adds	r2, #4

0800062e <LoopFillZerobss>:
 800062e:	42a2      	cmp	r2, r4
 8000630:	d3fb      	bcc.n	800062a <FillZerobss>
 8000632:	f000 fd53 	bl	80010dc <__libc_init_array>
 8000636:	f7ff fd7b 	bl	8000130 <main>

0800063a <LoopForever>:
 800063a:	e7fe      	b.n	800063a <LoopForever>
 800063c:	20008000 	.word	0x20008000
 8000640:	20000000 	.word	0x20000000
 8000644:	20000004 	.word	0x20000004
 8000648:	08001178 	.word	0x08001178
 800064c:	20000004 	.word	0x20000004
 8000650:	20000074 	.word	0x20000074

08000654 <ADC_COMP_IRQHandler>:
 8000654:	e7fe      	b.n	8000654 <ADC_COMP_IRQHandler>
	...

08000658 <GPIO_ClockControl>:
 *      Author: danim
 */

#include "gpio.h"
/*********GPIO clock control***************/
void GPIO_ClockControl(GPIO_RegStruct_t *pGPIO, uint8_t EnableDisable){
 8000658:	b580      	push	{r7, lr}
 800065a:	b082      	sub	sp, #8
 800065c:	af00      	add	r7, sp, #0
 800065e:	6078      	str	r0, [r7, #4]
 8000660:	000a      	movs	r2, r1
 8000662:	1cfb      	adds	r3, r7, #3
 8000664:	701a      	strb	r2, [r3, #0]

	if (EnableDisable == ENABLE) {
 8000666:	1cfb      	adds	r3, r7, #3
 8000668:	781b      	ldrb	r3, [r3, #0]
 800066a:	2b01      	cmp	r3, #1
 800066c:	d148      	bne.n	8000700 <GPIO_ClockControl+0xa8>
		if (pGPIO==GPIOA) { //I can't do switch-case with pointers! that's why I use if
 800066e:	687a      	ldr	r2, [r7, #4]
 8000670:	2390      	movs	r3, #144	; 0x90
 8000672:	05db      	lsls	r3, r3, #23
 8000674:	429a      	cmp	r2, r3
 8000676:	d107      	bne.n	8000688 <GPIO_ClockControl+0x30>
			GPIOA_EnableClock();
 8000678:	4b44      	ldr	r3, [pc, #272]	; (800078c <GPIO_ClockControl+0x134>)
 800067a:	695a      	ldr	r2, [r3, #20]
 800067c:	4b43      	ldr	r3, [pc, #268]	; (800078c <GPIO_ClockControl+0x134>)
 800067e:	2180      	movs	r1, #128	; 0x80
 8000680:	0289      	lsls	r1, r1, #10
 8000682:	430a      	orrs	r2, r1
 8000684:	615a      	str	r2, [r3, #20]
		}
		else if (pGPIO==GPIOF){
			GPIOF_DisableClock();
		}
	}
}
 8000686:	e07d      	b.n	8000784 <GPIO_ClockControl+0x12c>
		else if (pGPIO==GPIOB){
 8000688:	687b      	ldr	r3, [r7, #4]
 800068a:	4a41      	ldr	r2, [pc, #260]	; (8000790 <GPIO_ClockControl+0x138>)
 800068c:	4293      	cmp	r3, r2
 800068e:	d107      	bne.n	80006a0 <GPIO_ClockControl+0x48>
			GPIOB_EnableClock();
 8000690:	4b3e      	ldr	r3, [pc, #248]	; (800078c <GPIO_ClockControl+0x134>)
 8000692:	695a      	ldr	r2, [r3, #20]
 8000694:	4b3d      	ldr	r3, [pc, #244]	; (800078c <GPIO_ClockControl+0x134>)
 8000696:	2180      	movs	r1, #128	; 0x80
 8000698:	02c9      	lsls	r1, r1, #11
 800069a:	430a      	orrs	r2, r1
 800069c:	615a      	str	r2, [r3, #20]
}
 800069e:	e071      	b.n	8000784 <GPIO_ClockControl+0x12c>
		else if (pGPIO==GPIOC){
 80006a0:	687b      	ldr	r3, [r7, #4]
 80006a2:	4a3c      	ldr	r2, [pc, #240]	; (8000794 <GPIO_ClockControl+0x13c>)
 80006a4:	4293      	cmp	r3, r2
 80006a6:	d107      	bne.n	80006b8 <GPIO_ClockControl+0x60>
			GPIOC_EnableClock();
 80006a8:	4b38      	ldr	r3, [pc, #224]	; (800078c <GPIO_ClockControl+0x134>)
 80006aa:	695a      	ldr	r2, [r3, #20]
 80006ac:	4b37      	ldr	r3, [pc, #220]	; (800078c <GPIO_ClockControl+0x134>)
 80006ae:	2180      	movs	r1, #128	; 0x80
 80006b0:	0309      	lsls	r1, r1, #12
 80006b2:	430a      	orrs	r2, r1
 80006b4:	615a      	str	r2, [r3, #20]
}
 80006b6:	e065      	b.n	8000784 <GPIO_ClockControl+0x12c>
		else if (pGPIO==GPIOD){
 80006b8:	687b      	ldr	r3, [r7, #4]
 80006ba:	4a37      	ldr	r2, [pc, #220]	; (8000798 <GPIO_ClockControl+0x140>)
 80006bc:	4293      	cmp	r3, r2
 80006be:	d107      	bne.n	80006d0 <GPIO_ClockControl+0x78>
			GPIOD_EnableClock();
 80006c0:	4b32      	ldr	r3, [pc, #200]	; (800078c <GPIO_ClockControl+0x134>)
 80006c2:	695a      	ldr	r2, [r3, #20]
 80006c4:	4b31      	ldr	r3, [pc, #196]	; (800078c <GPIO_ClockControl+0x134>)
 80006c6:	2180      	movs	r1, #128	; 0x80
 80006c8:	0349      	lsls	r1, r1, #13
 80006ca:	430a      	orrs	r2, r1
 80006cc:	615a      	str	r2, [r3, #20]
}
 80006ce:	e059      	b.n	8000784 <GPIO_ClockControl+0x12c>
		else if (pGPIO==GPIOE){
 80006d0:	687b      	ldr	r3, [r7, #4]
 80006d2:	4a32      	ldr	r2, [pc, #200]	; (800079c <GPIO_ClockControl+0x144>)
 80006d4:	4293      	cmp	r3, r2
 80006d6:	d107      	bne.n	80006e8 <GPIO_ClockControl+0x90>
			GPIOE_EnableClock();
 80006d8:	4b2c      	ldr	r3, [pc, #176]	; (800078c <GPIO_ClockControl+0x134>)
 80006da:	695a      	ldr	r2, [r3, #20]
 80006dc:	4b2b      	ldr	r3, [pc, #172]	; (800078c <GPIO_ClockControl+0x134>)
 80006de:	2180      	movs	r1, #128	; 0x80
 80006e0:	0389      	lsls	r1, r1, #14
 80006e2:	430a      	orrs	r2, r1
 80006e4:	615a      	str	r2, [r3, #20]
}
 80006e6:	e04d      	b.n	8000784 <GPIO_ClockControl+0x12c>
		else if (pGPIO==GPIOF){
 80006e8:	687b      	ldr	r3, [r7, #4]
 80006ea:	4a2d      	ldr	r2, [pc, #180]	; (80007a0 <GPIO_ClockControl+0x148>)
 80006ec:	4293      	cmp	r3, r2
 80006ee:	d149      	bne.n	8000784 <GPIO_ClockControl+0x12c>
			GPIOF_EnableClock();
 80006f0:	4b26      	ldr	r3, [pc, #152]	; (800078c <GPIO_ClockControl+0x134>)
 80006f2:	695a      	ldr	r2, [r3, #20]
 80006f4:	4b25      	ldr	r3, [pc, #148]	; (800078c <GPIO_ClockControl+0x134>)
 80006f6:	2180      	movs	r1, #128	; 0x80
 80006f8:	03c9      	lsls	r1, r1, #15
 80006fa:	430a      	orrs	r2, r1
 80006fc:	615a      	str	r2, [r3, #20]
}
 80006fe:	e041      	b.n	8000784 <GPIO_ClockControl+0x12c>
		if (pGPIO==GPIOA) { //I can't do switch-case with pointers! that's why I use if
 8000700:	687a      	ldr	r2, [r7, #4]
 8000702:	2390      	movs	r3, #144	; 0x90
 8000704:	05db      	lsls	r3, r3, #23
 8000706:	429a      	cmp	r2, r3
 8000708:	d106      	bne.n	8000718 <GPIO_ClockControl+0xc0>
			GPIOA_DisableClock();
 800070a:	4b20      	ldr	r3, [pc, #128]	; (800078c <GPIO_ClockControl+0x134>)
 800070c:	695a      	ldr	r2, [r3, #20]
 800070e:	4b1f      	ldr	r3, [pc, #124]	; (800078c <GPIO_ClockControl+0x134>)
 8000710:	4924      	ldr	r1, [pc, #144]	; (80007a4 <GPIO_ClockControl+0x14c>)
 8000712:	400a      	ands	r2, r1
 8000714:	615a      	str	r2, [r3, #20]
}
 8000716:	e035      	b.n	8000784 <GPIO_ClockControl+0x12c>
		else if (pGPIO==GPIOB){
 8000718:	687b      	ldr	r3, [r7, #4]
 800071a:	4a1d      	ldr	r2, [pc, #116]	; (8000790 <GPIO_ClockControl+0x138>)
 800071c:	4293      	cmp	r3, r2
 800071e:	d106      	bne.n	800072e <GPIO_ClockControl+0xd6>
			GPIOB_DisableClock();
 8000720:	4b1a      	ldr	r3, [pc, #104]	; (800078c <GPIO_ClockControl+0x134>)
 8000722:	695a      	ldr	r2, [r3, #20]
 8000724:	4b19      	ldr	r3, [pc, #100]	; (800078c <GPIO_ClockControl+0x134>)
 8000726:	4920      	ldr	r1, [pc, #128]	; (80007a8 <GPIO_ClockControl+0x150>)
 8000728:	400a      	ands	r2, r1
 800072a:	615a      	str	r2, [r3, #20]
}
 800072c:	e02a      	b.n	8000784 <GPIO_ClockControl+0x12c>
		else if (pGPIO==GPIOC){
 800072e:	687b      	ldr	r3, [r7, #4]
 8000730:	4a18      	ldr	r2, [pc, #96]	; (8000794 <GPIO_ClockControl+0x13c>)
 8000732:	4293      	cmp	r3, r2
 8000734:	d106      	bne.n	8000744 <GPIO_ClockControl+0xec>
			GPIOC_DisableClock();
 8000736:	4b15      	ldr	r3, [pc, #84]	; (800078c <GPIO_ClockControl+0x134>)
 8000738:	695a      	ldr	r2, [r3, #20]
 800073a:	4b14      	ldr	r3, [pc, #80]	; (800078c <GPIO_ClockControl+0x134>)
 800073c:	491b      	ldr	r1, [pc, #108]	; (80007ac <GPIO_ClockControl+0x154>)
 800073e:	400a      	ands	r2, r1
 8000740:	615a      	str	r2, [r3, #20]
}
 8000742:	e01f      	b.n	8000784 <GPIO_ClockControl+0x12c>
		else if (pGPIO==GPIOD){
 8000744:	687b      	ldr	r3, [r7, #4]
 8000746:	4a14      	ldr	r2, [pc, #80]	; (8000798 <GPIO_ClockControl+0x140>)
 8000748:	4293      	cmp	r3, r2
 800074a:	d106      	bne.n	800075a <GPIO_ClockControl+0x102>
			GPIOD_DisableClock();
 800074c:	4b0f      	ldr	r3, [pc, #60]	; (800078c <GPIO_ClockControl+0x134>)
 800074e:	695a      	ldr	r2, [r3, #20]
 8000750:	4b0e      	ldr	r3, [pc, #56]	; (800078c <GPIO_ClockControl+0x134>)
 8000752:	4917      	ldr	r1, [pc, #92]	; (80007b0 <GPIO_ClockControl+0x158>)
 8000754:	400a      	ands	r2, r1
 8000756:	615a      	str	r2, [r3, #20]
}
 8000758:	e014      	b.n	8000784 <GPIO_ClockControl+0x12c>
		else if (pGPIO==GPIOE){
 800075a:	687b      	ldr	r3, [r7, #4]
 800075c:	4a0f      	ldr	r2, [pc, #60]	; (800079c <GPIO_ClockControl+0x144>)
 800075e:	4293      	cmp	r3, r2
 8000760:	d106      	bne.n	8000770 <GPIO_ClockControl+0x118>
			GPIOE_DisableClock();
 8000762:	4b0a      	ldr	r3, [pc, #40]	; (800078c <GPIO_ClockControl+0x134>)
 8000764:	695a      	ldr	r2, [r3, #20]
 8000766:	4b09      	ldr	r3, [pc, #36]	; (800078c <GPIO_ClockControl+0x134>)
 8000768:	4912      	ldr	r1, [pc, #72]	; (80007b4 <GPIO_ClockControl+0x15c>)
 800076a:	400a      	ands	r2, r1
 800076c:	615a      	str	r2, [r3, #20]
}
 800076e:	e009      	b.n	8000784 <GPIO_ClockControl+0x12c>
		else if (pGPIO==GPIOF){
 8000770:	687b      	ldr	r3, [r7, #4]
 8000772:	4a0b      	ldr	r2, [pc, #44]	; (80007a0 <GPIO_ClockControl+0x148>)
 8000774:	4293      	cmp	r3, r2
 8000776:	d105      	bne.n	8000784 <GPIO_ClockControl+0x12c>
			GPIOF_DisableClock();
 8000778:	4b04      	ldr	r3, [pc, #16]	; (800078c <GPIO_ClockControl+0x134>)
 800077a:	695a      	ldr	r2, [r3, #20]
 800077c:	4b03      	ldr	r3, [pc, #12]	; (800078c <GPIO_ClockControl+0x134>)
 800077e:	490e      	ldr	r1, [pc, #56]	; (80007b8 <GPIO_ClockControl+0x160>)
 8000780:	400a      	ands	r2, r1
 8000782:	615a      	str	r2, [r3, #20]
}
 8000784:	46c0      	nop			; (mov r8, r8)
 8000786:	46bd      	mov	sp, r7
 8000788:	b002      	add	sp, #8
 800078a:	bd80      	pop	{r7, pc}
 800078c:	40021000 	.word	0x40021000
 8000790:	48000400 	.word	0x48000400
 8000794:	48000800 	.word	0x48000800
 8000798:	48000c00 	.word	0x48000c00
 800079c:	48001000 	.word	0x48001000
 80007a0:	48001400 	.word	0x48001400
 80007a4:	fffdffff 	.word	0xfffdffff
 80007a8:	fffbffff 	.word	0xfffbffff
 80007ac:	fff7ffff 	.word	0xfff7ffff
 80007b0:	ffefffff 	.word	0xffefffff
 80007b4:	ffdfffff 	.word	0xffdfffff
 80007b8:	ffbfffff 	.word	0xffbfffff

080007bc <GPIO_PinInit>:
/*********GPIO pin initialization*************/
void GPIO_PinInit(GPIO_PinHandle_t *GPIO_PinHandle){
 80007bc:	b5b0      	push	{r4, r5, r7, lr}
 80007be:	b084      	sub	sp, #16
 80007c0:	af00      	add	r7, sp, #0
 80007c2:	6078      	str	r0, [r7, #4]
	//local variables used for temporary values in operations
	uint8_t temp1;
	uint8_t temp2;

	//enable GPIO port clock
	GPIO_ClockControl(GPIO_PinHandle->pGPIO,ENABLE);
 80007c4:	687b      	ldr	r3, [r7, #4]
 80007c6:	681b      	ldr	r3, [r3, #0]
 80007c8:	2101      	movs	r1, #1
 80007ca:	0018      	movs	r0, r3
 80007cc:	f7ff ff44 	bl	8000658 <GPIO_ClockControl>

	//configure MODE: if not interrupt, mode is input/output/analog/alternate function
	if ((GPIO_PinHandle->GPIO_PinConfig.GPIO_PinMode)<=GPIO_ANA){
 80007d0:	687b      	ldr	r3, [r7, #4]
 80007d2:	795b      	ldrb	r3, [r3, #5]
 80007d4:	2b03      	cmp	r3, #3
 80007d6:	d81f      	bhi.n	8000818 <GPIO_PinInit+0x5c>
		// first,reset the 2 bits related to pin.ex:pin number 1 is for MODER bits 2 and 3. 3<<2*pin is 3<<2 aka 1100b.so MODER&=(~1100)=x..x00xx
		GPIO_PinHandle->pGPIO->MODER &= (~(3<<(2*GPIO_PinHandle->GPIO_PinConfig.GPIO_PinNumber))); //I guess I can use 3 instead of 0x3
 80007d8:	687b      	ldr	r3, [r7, #4]
 80007da:	681b      	ldr	r3, [r3, #0]
 80007dc:	681a      	ldr	r2, [r3, #0]
 80007de:	687b      	ldr	r3, [r7, #4]
 80007e0:	791b      	ldrb	r3, [r3, #4]
 80007e2:	005b      	lsls	r3, r3, #1
 80007e4:	2103      	movs	r1, #3
 80007e6:	4099      	lsls	r1, r3
 80007e8:	000b      	movs	r3, r1
 80007ea:	43db      	mvns	r3, r3
 80007ec:	0019      	movs	r1, r3
 80007ee:	687b      	ldr	r3, [r7, #4]
 80007f0:	681b      	ldr	r3, [r3, #0]
 80007f2:	400a      	ands	r2, r1
 80007f4:	601a      	str	r2, [r3, #0]
		//now set
		GPIO_PinHandle->pGPIO->MODER |= (GPIO_PinHandle->GPIO_PinConfig.GPIO_PinMode<<(2*GPIO_PinHandle->GPIO_PinConfig.GPIO_PinNumber));
 80007f6:	687b      	ldr	r3, [r7, #4]
 80007f8:	681b      	ldr	r3, [r3, #0]
 80007fa:	681a      	ldr	r2, [r3, #0]
 80007fc:	687b      	ldr	r3, [r7, #4]
 80007fe:	795b      	ldrb	r3, [r3, #5]
 8000800:	0019      	movs	r1, r3
 8000802:	687b      	ldr	r3, [r7, #4]
 8000804:	791b      	ldrb	r3, [r3, #4]
 8000806:	005b      	lsls	r3, r3, #1
 8000808:	4099      	lsls	r1, r3
 800080a:	000b      	movs	r3, r1
 800080c:	0019      	movs	r1, r3
 800080e:	687b      	ldr	r3, [r7, #4]
 8000810:	681b      	ldr	r3, [r3, #0]
 8000812:	430a      	orrs	r2, r1
 8000814:	601a      	str	r2, [r3, #0]
 8000816:	e0af      	b.n	8000978 <GPIO_PinInit+0x1bc>
	}
	else{ //interrupts
		//Configure the edge trigger (EXTI FTSR and RTSR). EXTI line "y" is for pins "y"; example, EXTI15 is for GPIOA15..GPIOF15
		if ((GPIO_PinHandle->GPIO_PinConfig.GPIO_PinMode)==GPIO_FALL_TRIG){
 8000818:	687b      	ldr	r3, [r7, #4]
 800081a:	795b      	ldrb	r3, [r3, #5]
 800081c:	2b04      	cmp	r3, #4
 800081e:	d117      	bne.n	8000850 <GPIO_PinInit+0x94>
			//set falling edge trigger
			EXTI->FTSR |= (1<<GPIO_PinHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000820:	4ba5      	ldr	r3, [pc, #660]	; (8000ab8 <GPIO_PinInit+0x2fc>)
 8000822:	68da      	ldr	r2, [r3, #12]
 8000824:	687b      	ldr	r3, [r7, #4]
 8000826:	791b      	ldrb	r3, [r3, #4]
 8000828:	0019      	movs	r1, r3
 800082a:	2301      	movs	r3, #1
 800082c:	408b      	lsls	r3, r1
 800082e:	0019      	movs	r1, r3
 8000830:	4ba1      	ldr	r3, [pc, #644]	; (8000ab8 <GPIO_PinInit+0x2fc>)
 8000832:	430a      	orrs	r2, r1
 8000834:	60da      	str	r2, [r3, #12]
			//clear rising edge trigger!
			EXTI->RTSR &= ~(1<<GPIO_PinHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000836:	4ba0      	ldr	r3, [pc, #640]	; (8000ab8 <GPIO_PinInit+0x2fc>)
 8000838:	689a      	ldr	r2, [r3, #8]
 800083a:	687b      	ldr	r3, [r7, #4]
 800083c:	791b      	ldrb	r3, [r3, #4]
 800083e:	0019      	movs	r1, r3
 8000840:	2301      	movs	r3, #1
 8000842:	408b      	lsls	r3, r1
 8000844:	43db      	mvns	r3, r3
 8000846:	0019      	movs	r1, r3
 8000848:	4b9b      	ldr	r3, [pc, #620]	; (8000ab8 <GPIO_PinInit+0x2fc>)
 800084a:	400a      	ands	r2, r1
 800084c:	609a      	str	r2, [r3, #8]
 800084e:	e035      	b.n	80008bc <GPIO_PinInit+0x100>
		}
		else if ((GPIO_PinHandle->GPIO_PinConfig.GPIO_PinMode)==GPIO_RISE_TRIG){
 8000850:	687b      	ldr	r3, [r7, #4]
 8000852:	795b      	ldrb	r3, [r3, #5]
 8000854:	2b05      	cmp	r3, #5
 8000856:	d117      	bne.n	8000888 <GPIO_PinInit+0xcc>
			//set rising edge trigger
			EXTI->RTSR |= (1<<GPIO_PinHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000858:	4b97      	ldr	r3, [pc, #604]	; (8000ab8 <GPIO_PinInit+0x2fc>)
 800085a:	689a      	ldr	r2, [r3, #8]
 800085c:	687b      	ldr	r3, [r7, #4]
 800085e:	791b      	ldrb	r3, [r3, #4]
 8000860:	0019      	movs	r1, r3
 8000862:	2301      	movs	r3, #1
 8000864:	408b      	lsls	r3, r1
 8000866:	0019      	movs	r1, r3
 8000868:	4b93      	ldr	r3, [pc, #588]	; (8000ab8 <GPIO_PinInit+0x2fc>)
 800086a:	430a      	orrs	r2, r1
 800086c:	609a      	str	r2, [r3, #8]
			//clear falling edge trigger!
			EXTI->FTSR &= ~(1<<GPIO_PinHandle->GPIO_PinConfig.GPIO_PinNumber);
 800086e:	4b92      	ldr	r3, [pc, #584]	; (8000ab8 <GPIO_PinInit+0x2fc>)
 8000870:	68da      	ldr	r2, [r3, #12]
 8000872:	687b      	ldr	r3, [r7, #4]
 8000874:	791b      	ldrb	r3, [r3, #4]
 8000876:	0019      	movs	r1, r3
 8000878:	2301      	movs	r3, #1
 800087a:	408b      	lsls	r3, r1
 800087c:	43db      	mvns	r3, r3
 800087e:	0019      	movs	r1, r3
 8000880:	4b8d      	ldr	r3, [pc, #564]	; (8000ab8 <GPIO_PinInit+0x2fc>)
 8000882:	400a      	ands	r2, r1
 8000884:	60da      	str	r2, [r3, #12]
 8000886:	e019      	b.n	80008bc <GPIO_PinInit+0x100>
		}
		else if ((GPIO_PinHandle->GPIO_PinConfig.GPIO_PinMode)==GPIO_FALLRISE_TRIG){
 8000888:	687b      	ldr	r3, [r7, #4]
 800088a:	795b      	ldrb	r3, [r3, #5]
 800088c:	2b06      	cmp	r3, #6
 800088e:	d115      	bne.n	80008bc <GPIO_PinInit+0x100>
			//set both falling and rising edge triggers
			EXTI->FTSR |= (1<<GPIO_PinHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000890:	4b89      	ldr	r3, [pc, #548]	; (8000ab8 <GPIO_PinInit+0x2fc>)
 8000892:	68da      	ldr	r2, [r3, #12]
 8000894:	687b      	ldr	r3, [r7, #4]
 8000896:	791b      	ldrb	r3, [r3, #4]
 8000898:	0019      	movs	r1, r3
 800089a:	2301      	movs	r3, #1
 800089c:	408b      	lsls	r3, r1
 800089e:	0019      	movs	r1, r3
 80008a0:	4b85      	ldr	r3, [pc, #532]	; (8000ab8 <GPIO_PinInit+0x2fc>)
 80008a2:	430a      	orrs	r2, r1
 80008a4:	60da      	str	r2, [r3, #12]
			EXTI->RTSR |= (1<<GPIO_PinHandle->GPIO_PinConfig.GPIO_PinNumber);
 80008a6:	4b84      	ldr	r3, [pc, #528]	; (8000ab8 <GPIO_PinInit+0x2fc>)
 80008a8:	689a      	ldr	r2, [r3, #8]
 80008aa:	687b      	ldr	r3, [r7, #4]
 80008ac:	791b      	ldrb	r3, [r3, #4]
 80008ae:	0019      	movs	r1, r3
 80008b0:	2301      	movs	r3, #1
 80008b2:	408b      	lsls	r3, r1
 80008b4:	0019      	movs	r1, r3
 80008b6:	4b80      	ldr	r3, [pc, #512]	; (8000ab8 <GPIO_PinInit+0x2fc>)
 80008b8:	430a      	orrs	r2, r1
 80008ba:	609a      	str	r2, [r3, #8]
		}

		//EXTICR: select the GPIO for the interruption on corresponding EXTI line through EXTICR registers (every allows just one, so it's a decision)
		//EXTICR0:for GPIO pins 0-3. Blocks of 4 bits to select A-F.EXTICR1: for GPIO pins 4-7. Blocks of 4 bits to select A-F. And so on
		//if GPIOD10-->EXTICR3 (block1,that is,from bit4) because EXTICR1 is for pins 0-3, CR2 pins 4-7 and so on. GPIOD--> 010
		temp1 = GPIO_PinHandle->GPIO_PinConfig.GPIO_PinNumber/4; //to know which EXTICR
 80008bc:	687b      	ldr	r3, [r7, #4]
 80008be:	791a      	ldrb	r2, [r3, #4]
 80008c0:	200f      	movs	r0, #15
 80008c2:	183b      	adds	r3, r7, r0
 80008c4:	0892      	lsrs	r2, r2, #2
 80008c6:	701a      	strb	r2, [r3, #0]
		temp2 = GPIO_PinHandle->GPIO_PinConfig.GPIO_PinNumber%4;//to know the block within EXTICR
 80008c8:	687b      	ldr	r3, [r7, #4]
 80008ca:	791a      	ldrb	r2, [r3, #4]
 80008cc:	230e      	movs	r3, #14
 80008ce:	18fb      	adds	r3, r7, r3
 80008d0:	2103      	movs	r1, #3
 80008d2:	400a      	ands	r2, r1
 80008d4:	701a      	strb	r2, [r3, #0]
		//enable SYSCFG clock and configure the correspondingEXTICR
		SYSCFG_EnableClock();
 80008d6:	4b79      	ldr	r3, [pc, #484]	; (8000abc <GPIO_PinInit+0x300>)
 80008d8:	699a      	ldr	r2, [r3, #24]
 80008da:	4b78      	ldr	r3, [pc, #480]	; (8000abc <GPIO_PinInit+0x300>)
 80008dc:	2101      	movs	r1, #1
 80008de:	430a      	orrs	r2, r1
 80008e0:	619a      	str	r2, [r3, #24]
		SYSCFG->EXTICR[temp1] |= ((GPIO_PORT_TO_NUMBER(GPIO_PinHandle->pGPIO))<< (4*temp2) );
 80008e2:	4a77      	ldr	r2, [pc, #476]	; (8000ac0 <GPIO_PinInit+0x304>)
 80008e4:	183b      	adds	r3, r7, r0
 80008e6:	781b      	ldrb	r3, [r3, #0]
 80008e8:	3302      	adds	r3, #2
 80008ea:	009b      	lsls	r3, r3, #2
 80008ec:	589a      	ldr	r2, [r3, r2]
 80008ee:	687b      	ldr	r3, [r7, #4]
 80008f0:	6819      	ldr	r1, [r3, #0]
 80008f2:	2390      	movs	r3, #144	; 0x90
 80008f4:	05db      	lsls	r3, r3, #23
 80008f6:	4299      	cmp	r1, r3
 80008f8:	d024      	beq.n	8000944 <GPIO_PinInit+0x188>
 80008fa:	687b      	ldr	r3, [r7, #4]
 80008fc:	681b      	ldr	r3, [r3, #0]
 80008fe:	4971      	ldr	r1, [pc, #452]	; (8000ac4 <GPIO_PinInit+0x308>)
 8000900:	428b      	cmp	r3, r1
 8000902:	d01d      	beq.n	8000940 <GPIO_PinInit+0x184>
 8000904:	687b      	ldr	r3, [r7, #4]
 8000906:	681b      	ldr	r3, [r3, #0]
 8000908:	496f      	ldr	r1, [pc, #444]	; (8000ac8 <GPIO_PinInit+0x30c>)
 800090a:	428b      	cmp	r3, r1
 800090c:	d016      	beq.n	800093c <GPIO_PinInit+0x180>
 800090e:	687b      	ldr	r3, [r7, #4]
 8000910:	681b      	ldr	r3, [r3, #0]
 8000912:	496e      	ldr	r1, [pc, #440]	; (8000acc <GPIO_PinInit+0x310>)
 8000914:	428b      	cmp	r3, r1
 8000916:	d00f      	beq.n	8000938 <GPIO_PinInit+0x17c>
 8000918:	687b      	ldr	r3, [r7, #4]
 800091a:	681b      	ldr	r3, [r3, #0]
 800091c:	496c      	ldr	r1, [pc, #432]	; (8000ad0 <GPIO_PinInit+0x314>)
 800091e:	428b      	cmp	r3, r1
 8000920:	d008      	beq.n	8000934 <GPIO_PinInit+0x178>
 8000922:	687b      	ldr	r3, [r7, #4]
 8000924:	681b      	ldr	r3, [r3, #0]
 8000926:	496b      	ldr	r1, [pc, #428]	; (8000ad4 <GPIO_PinInit+0x318>)
 8000928:	428b      	cmp	r3, r1
 800092a:	d101      	bne.n	8000930 <GPIO_PinInit+0x174>
 800092c:	2305      	movs	r3, #5
 800092e:	e00a      	b.n	8000946 <GPIO_PinInit+0x18a>
 8000930:	2300      	movs	r3, #0
 8000932:	e008      	b.n	8000946 <GPIO_PinInit+0x18a>
 8000934:	2304      	movs	r3, #4
 8000936:	e006      	b.n	8000946 <GPIO_PinInit+0x18a>
 8000938:	2303      	movs	r3, #3
 800093a:	e004      	b.n	8000946 <GPIO_PinInit+0x18a>
 800093c:	2302      	movs	r3, #2
 800093e:	e002      	b.n	8000946 <GPIO_PinInit+0x18a>
 8000940:	2301      	movs	r3, #1
 8000942:	e000      	b.n	8000946 <GPIO_PinInit+0x18a>
 8000944:	2300      	movs	r3, #0
 8000946:	210e      	movs	r1, #14
 8000948:	1879      	adds	r1, r7, r1
 800094a:	7809      	ldrb	r1, [r1, #0]
 800094c:	0089      	lsls	r1, r1, #2
 800094e:	408b      	lsls	r3, r1
 8000950:	0018      	movs	r0, r3
 8000952:	495b      	ldr	r1, [pc, #364]	; (8000ac0 <GPIO_PinInit+0x304>)
 8000954:	230f      	movs	r3, #15
 8000956:	18fb      	adds	r3, r7, r3
 8000958:	781b      	ldrb	r3, [r3, #0]
 800095a:	4302      	orrs	r2, r0
 800095c:	3302      	adds	r3, #2
 800095e:	009b      	lsls	r3, r3, #2
 8000960:	505a      	str	r2, [r3, r1]

		//ENABLE EXTI interrupt by means of interrupt mask register
		EXTI->IMR |= (1<<GPIO_PinHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000962:	4b55      	ldr	r3, [pc, #340]	; (8000ab8 <GPIO_PinInit+0x2fc>)
 8000964:	681a      	ldr	r2, [r3, #0]
 8000966:	687b      	ldr	r3, [r7, #4]
 8000968:	791b      	ldrb	r3, [r3, #4]
 800096a:	0019      	movs	r1, r3
 800096c:	2301      	movs	r3, #1
 800096e:	408b      	lsls	r3, r1
 8000970:	0019      	movs	r1, r3
 8000972:	4b51      	ldr	r3, [pc, #324]	; (8000ab8 <GPIO_PinInit+0x2fc>)
 8000974:	430a      	orrs	r2, r1
 8000976:	601a      	str	r2, [r3, #0]
		/*Check specific functions for the configuration on processor side: NVIC (nested vector interrupt controller)*/
	}

	//OUTPUT TYPE. TBD:don't do if !=output mode?
	// first,reset the related bit
	GPIO_PinHandle->pGPIO->OTYPER &= (~(1<<GPIO_PinHandle->GPIO_PinConfig.GPIO_PinNumber));
 8000978:	687b      	ldr	r3, [r7, #4]
 800097a:	681b      	ldr	r3, [r3, #0]
 800097c:	685a      	ldr	r2, [r3, #4]
 800097e:	687b      	ldr	r3, [r7, #4]
 8000980:	791b      	ldrb	r3, [r3, #4]
 8000982:	0019      	movs	r1, r3
 8000984:	2301      	movs	r3, #1
 8000986:	408b      	lsls	r3, r1
 8000988:	43db      	mvns	r3, r3
 800098a:	0019      	movs	r1, r3
 800098c:	687b      	ldr	r3, [r7, #4]
 800098e:	681b      	ldr	r3, [r3, #0]
 8000990:	400a      	ands	r2, r1
 8000992:	605a      	str	r2, [r3, #4]
	//now set
	GPIO_PinHandle->pGPIO->OTYPER |= (GPIO_PinHandle->GPIO_PinConfig.GPIO_PinOutType<<(GPIO_PinHandle->GPIO_PinConfig.GPIO_PinNumber));
 8000994:	687b      	ldr	r3, [r7, #4]
 8000996:	681b      	ldr	r3, [r3, #0]
 8000998:	685a      	ldr	r2, [r3, #4]
 800099a:	687b      	ldr	r3, [r7, #4]
 800099c:	799b      	ldrb	r3, [r3, #6]
 800099e:	0019      	movs	r1, r3
 80009a0:	687b      	ldr	r3, [r7, #4]
 80009a2:	791b      	ldrb	r3, [r3, #4]
 80009a4:	4099      	lsls	r1, r3
 80009a6:	000b      	movs	r3, r1
 80009a8:	0019      	movs	r1, r3
 80009aa:	687b      	ldr	r3, [r7, #4]
 80009ac:	681b      	ldr	r3, [r3, #0]
 80009ae:	430a      	orrs	r2, r1
 80009b0:	605a      	str	r2, [r3, #4]

	//OUTPUT SPEED. TBD:don't do if !=output mode?
	// first,reset the related bits
	GPIO_PinHandle->pGPIO->OSPEEDR &= (~(3<<(2*GPIO_PinHandle->GPIO_PinConfig.GPIO_PinNumber)));
 80009b2:	687b      	ldr	r3, [r7, #4]
 80009b4:	681b      	ldr	r3, [r3, #0]
 80009b6:	689a      	ldr	r2, [r3, #8]
 80009b8:	687b      	ldr	r3, [r7, #4]
 80009ba:	791b      	ldrb	r3, [r3, #4]
 80009bc:	005b      	lsls	r3, r3, #1
 80009be:	2103      	movs	r1, #3
 80009c0:	4099      	lsls	r1, r3
 80009c2:	000b      	movs	r3, r1
 80009c4:	43db      	mvns	r3, r3
 80009c6:	0019      	movs	r1, r3
 80009c8:	687b      	ldr	r3, [r7, #4]
 80009ca:	681b      	ldr	r3, [r3, #0]
 80009cc:	400a      	ands	r2, r1
 80009ce:	609a      	str	r2, [r3, #8]
	//now set
	GPIO_PinHandle->pGPIO->OSPEEDR |= (GPIO_PinHandle->GPIO_PinConfig.GPIO_PinOutSpeed<<(2*GPIO_PinHandle->GPIO_PinConfig.GPIO_PinNumber));
 80009d0:	687b      	ldr	r3, [r7, #4]
 80009d2:	681b      	ldr	r3, [r3, #0]
 80009d4:	689a      	ldr	r2, [r3, #8]
 80009d6:	687b      	ldr	r3, [r7, #4]
 80009d8:	79db      	ldrb	r3, [r3, #7]
 80009da:	0019      	movs	r1, r3
 80009dc:	687b      	ldr	r3, [r7, #4]
 80009de:	791b      	ldrb	r3, [r3, #4]
 80009e0:	005b      	lsls	r3, r3, #1
 80009e2:	4099      	lsls	r1, r3
 80009e4:	000b      	movs	r3, r1
 80009e6:	0019      	movs	r1, r3
 80009e8:	687b      	ldr	r3, [r7, #4]
 80009ea:	681b      	ldr	r3, [r3, #0]
 80009ec:	430a      	orrs	r2, r1
 80009ee:	609a      	str	r2, [r3, #8]

	//PULL UP/DOWN
	// first,reset the related bits
	GPIO_PinHandle->pGPIO->PUPDR &= (~(3<<(2*GPIO_PinHandle->GPIO_PinConfig.GPIO_PinNumber)));
 80009f0:	687b      	ldr	r3, [r7, #4]
 80009f2:	681b      	ldr	r3, [r3, #0]
 80009f4:	68da      	ldr	r2, [r3, #12]
 80009f6:	687b      	ldr	r3, [r7, #4]
 80009f8:	791b      	ldrb	r3, [r3, #4]
 80009fa:	005b      	lsls	r3, r3, #1
 80009fc:	2103      	movs	r1, #3
 80009fe:	4099      	lsls	r1, r3
 8000a00:	000b      	movs	r3, r1
 8000a02:	43db      	mvns	r3, r3
 8000a04:	0019      	movs	r1, r3
 8000a06:	687b      	ldr	r3, [r7, #4]
 8000a08:	681b      	ldr	r3, [r3, #0]
 8000a0a:	400a      	ands	r2, r1
 8000a0c:	60da      	str	r2, [r3, #12]
	//now set
	GPIO_PinHandle->pGPIO->PUPDR |= (GPIO_PinHandle->GPIO_PinConfig.GPIO_PinPullUpDown<<(2*GPIO_PinHandle->GPIO_PinConfig.GPIO_PinNumber));
 8000a0e:	687b      	ldr	r3, [r7, #4]
 8000a10:	681b      	ldr	r3, [r3, #0]
 8000a12:	68da      	ldr	r2, [r3, #12]
 8000a14:	687b      	ldr	r3, [r7, #4]
 8000a16:	7a1b      	ldrb	r3, [r3, #8]
 8000a18:	0019      	movs	r1, r3
 8000a1a:	687b      	ldr	r3, [r7, #4]
 8000a1c:	791b      	ldrb	r3, [r3, #4]
 8000a1e:	005b      	lsls	r3, r3, #1
 8000a20:	4099      	lsls	r1, r3
 8000a22:	000b      	movs	r3, r1
 8000a24:	0019      	movs	r1, r3
 8000a26:	687b      	ldr	r3, [r7, #4]
 8000a28:	681b      	ldr	r3, [r3, #0]
 8000a2a:	430a      	orrs	r2, r1
 8000a2c:	60da      	str	r2, [r3, #12]

	//ALTERNATE FUNCTION
	if (GPIO_PinHandle->GPIO_PinConfig.GPIO_PinMode==GPIO_ALTFUN){
 8000a2e:	687b      	ldr	r3, [r7, #4]
 8000a30:	795b      	ldrb	r3, [r3, #5]
 8000a32:	2b02      	cmp	r3, #2
 8000a34:	d13b      	bne.n	8000aae <GPIO_PinInit+0x2f2>
		//as there are 2 registers, low is for pins 0-7 and high for 8-15.in our struct,AFR[2].We need to know where to actuate
		temp1 = GPIO_PinHandle->GPIO_PinConfig.GPIO_PinNumber / 8 ; //ex: pin 7-->reg 0,byte=7(last);pin12 --> reg1, byte=4
 8000a36:	687b      	ldr	r3, [r7, #4]
 8000a38:	791a      	ldrb	r2, [r3, #4]
 8000a3a:	240f      	movs	r4, #15
 8000a3c:	193b      	adds	r3, r7, r4
 8000a3e:	08d2      	lsrs	r2, r2, #3
 8000a40:	701a      	strb	r2, [r3, #0]
		temp2 = GPIO_PinHandle->GPIO_PinConfig.GPIO_PinNumber % 8;
 8000a42:	687b      	ldr	r3, [r7, #4]
 8000a44:	791a      	ldrb	r2, [r3, #4]
 8000a46:	250e      	movs	r5, #14
 8000a48:	197b      	adds	r3, r7, r5
 8000a4a:	2107      	movs	r1, #7
 8000a4c:	400a      	ands	r2, r1
 8000a4e:	701a      	strb	r2, [r3, #0]
		// first,reset the related bits. in this case, 4. ~1111 is ~0x0F
		GPIO_PinHandle->pGPIO->AFR[temp1] &= (~(0xF<<(4*temp2)));
 8000a50:	687b      	ldr	r3, [r7, #4]
 8000a52:	681b      	ldr	r3, [r3, #0]
 8000a54:	193a      	adds	r2, r7, r4
 8000a56:	7812      	ldrb	r2, [r2, #0]
 8000a58:	3208      	adds	r2, #8
 8000a5a:	0092      	lsls	r2, r2, #2
 8000a5c:	58d1      	ldr	r1, [r2, r3]
 8000a5e:	197b      	adds	r3, r7, r5
 8000a60:	781b      	ldrb	r3, [r3, #0]
 8000a62:	009b      	lsls	r3, r3, #2
 8000a64:	220f      	movs	r2, #15
 8000a66:	409a      	lsls	r2, r3
 8000a68:	0013      	movs	r3, r2
 8000a6a:	43db      	mvns	r3, r3
 8000a6c:	0018      	movs	r0, r3
 8000a6e:	687b      	ldr	r3, [r7, #4]
 8000a70:	681b      	ldr	r3, [r3, #0]
 8000a72:	193a      	adds	r2, r7, r4
 8000a74:	7812      	ldrb	r2, [r2, #0]
 8000a76:	4001      	ands	r1, r0
 8000a78:	3208      	adds	r2, #8
 8000a7a:	0092      	lsls	r2, r2, #2
 8000a7c:	50d1      	str	r1, [r2, r3]
		//now set
		GPIO_PinHandle->pGPIO->AFR[temp1] |= (GPIO_PinHandle->GPIO_PinConfig.GPIO_PinAlterFunc<<(4*temp2));
 8000a7e:	687b      	ldr	r3, [r7, #4]
 8000a80:	681b      	ldr	r3, [r3, #0]
 8000a82:	193a      	adds	r2, r7, r4
 8000a84:	7812      	ldrb	r2, [r2, #0]
 8000a86:	3208      	adds	r2, #8
 8000a88:	0092      	lsls	r2, r2, #2
 8000a8a:	58d1      	ldr	r1, [r2, r3]
 8000a8c:	687b      	ldr	r3, [r7, #4]
 8000a8e:	7a5b      	ldrb	r3, [r3, #9]
 8000a90:	001a      	movs	r2, r3
 8000a92:	197b      	adds	r3, r7, r5
 8000a94:	781b      	ldrb	r3, [r3, #0]
 8000a96:	009b      	lsls	r3, r3, #2
 8000a98:	409a      	lsls	r2, r3
 8000a9a:	0013      	movs	r3, r2
 8000a9c:	0018      	movs	r0, r3
 8000a9e:	687b      	ldr	r3, [r7, #4]
 8000aa0:	681b      	ldr	r3, [r3, #0]
 8000aa2:	193a      	adds	r2, r7, r4
 8000aa4:	7812      	ldrb	r2, [r2, #0]
 8000aa6:	4301      	orrs	r1, r0
 8000aa8:	3208      	adds	r2, #8
 8000aaa:	0092      	lsls	r2, r2, #2
 8000aac:	50d1      	str	r1, [r2, r3]
	}
}
 8000aae:	46c0      	nop			; (mov r8, r8)
 8000ab0:	46bd      	mov	sp, r7
 8000ab2:	b004      	add	sp, #16
 8000ab4:	bdb0      	pop	{r4, r5, r7, pc}
 8000ab6:	46c0      	nop			; (mov r8, r8)
 8000ab8:	40010400 	.word	0x40010400
 8000abc:	40021000 	.word	0x40021000
 8000ac0:	40010000 	.word	0x40010000
 8000ac4:	48000400 	.word	0x48000400
 8000ac8:	48000800 	.word	0x48000800
 8000acc:	48000c00 	.word	0x48000c00
 8000ad0:	48001000 	.word	0x48001000
 8000ad4:	48001400 	.word	0x48001400

08000ad8 <GPIO_WritePin>:
uint16_t GPIO_ReadPort(GPIO_RegStruct_t *pGPIO){
	return (uint16_t)pGPIO->IDR;
}

/**************************Write to output (pin or port)************************/
void GPIO_WritePin(GPIO_RegStruct_t *pGPIO, uint8_t pin, uint8_t output){
 8000ad8:	b580      	push	{r7, lr}
 8000ada:	b082      	sub	sp, #8
 8000adc:	af00      	add	r7, sp, #0
 8000ade:	6078      	str	r0, [r7, #4]
 8000ae0:	0008      	movs	r0, r1
 8000ae2:	0011      	movs	r1, r2
 8000ae4:	1cfb      	adds	r3, r7, #3
 8000ae6:	1c02      	adds	r2, r0, #0
 8000ae8:	701a      	strb	r2, [r3, #0]
 8000aea:	1cbb      	adds	r3, r7, #2
 8000aec:	1c0a      	adds	r2, r1, #0
 8000aee:	701a      	strb	r2, [r3, #0]
	//do not do first clear the related bit and then set.we don't want to modify the output
	//I prefer to do an if statement than using intermediate variables to clear and set
	if (output==1){
 8000af0:	1cbb      	adds	r3, r7, #2
 8000af2:	781b      	ldrb	r3, [r3, #0]
 8000af4:	2b01      	cmp	r3, #1
 8000af6:	d10a      	bne.n	8000b0e <GPIO_WritePin+0x36>
		pGPIO->ODR |= (1<<pin);
 8000af8:	687b      	ldr	r3, [r7, #4]
 8000afa:	695b      	ldr	r3, [r3, #20]
 8000afc:	1cfa      	adds	r2, r7, #3
 8000afe:	7812      	ldrb	r2, [r2, #0]
 8000b00:	2101      	movs	r1, #1
 8000b02:	4091      	lsls	r1, r2
 8000b04:	000a      	movs	r2, r1
 8000b06:	431a      	orrs	r2, r3
 8000b08:	687b      	ldr	r3, [r7, #4]
 8000b0a:	615a      	str	r2, [r3, #20]
	}
	else { //0
		pGPIO->ODR &= (~(1<<pin));
	}

}
 8000b0c:	e00a      	b.n	8000b24 <GPIO_WritePin+0x4c>
		pGPIO->ODR &= (~(1<<pin));
 8000b0e:	687b      	ldr	r3, [r7, #4]
 8000b10:	695b      	ldr	r3, [r3, #20]
 8000b12:	1cfa      	adds	r2, r7, #3
 8000b14:	7812      	ldrb	r2, [r2, #0]
 8000b16:	2101      	movs	r1, #1
 8000b18:	4091      	lsls	r1, r2
 8000b1a:	000a      	movs	r2, r1
 8000b1c:	43d2      	mvns	r2, r2
 8000b1e:	401a      	ands	r2, r3
 8000b20:	687b      	ldr	r3, [r7, #4]
 8000b22:	615a      	str	r2, [r3, #20]
}
 8000b24:	46c0      	nop			; (mov r8, r8)
 8000b26:	46bd      	mov	sp, r7
 8000b28:	b002      	add	sp, #8
 8000b2a:	bd80      	pop	{r7, pc}

08000b2c <GPIO_IRQ_EnableDisable>:
	pGPIO->ODR ^= (1<<pin); //^ is XOR. 1^0=0;0^1=1;1^1=0;0^0=0. So x^1 = !x
}

/*************************NVIC functions for IRQ*****************************************/
/*Enable or disable an IRQ*/
void GPIO_IRQ_EnableDisable(uint8_t IRQ_Number, uint8_t EnableDisable){
 8000b2c:	b580      	push	{r7, lr}
 8000b2e:	b082      	sub	sp, #8
 8000b30:	af00      	add	r7, sp, #0
 8000b32:	0002      	movs	r2, r0
 8000b34:	1dfb      	adds	r3, r7, #7
 8000b36:	701a      	strb	r2, [r3, #0]
 8000b38:	1dbb      	adds	r3, r7, #6
 8000b3a:	1c0a      	adds	r2, r1, #0
 8000b3c:	701a      	strb	r2, [r3, #0]
	if(EnableDisable == ENABLE){ //enable by means of ISER
 8000b3e:	1dbb      	adds	r3, r7, #6
 8000b40:	781b      	ldrb	r3, [r3, #0]
 8000b42:	2b01      	cmp	r3, #1
 8000b44:	d10b      	bne.n	8000b5e <GPIO_IRQ_EnableDisable+0x32>
		*NVIC_ISER |= ( 1 << IRQ_Number);
 8000b46:	4b0d      	ldr	r3, [pc, #52]	; (8000b7c <GPIO_IRQ_EnableDisable+0x50>)
 8000b48:	681a      	ldr	r2, [r3, #0]
 8000b4a:	1dfb      	adds	r3, r7, #7
 8000b4c:	781b      	ldrb	r3, [r3, #0]
 8000b4e:	2101      	movs	r1, #1
 8000b50:	4099      	lsls	r1, r3
 8000b52:	000b      	movs	r3, r1
 8000b54:	0019      	movs	r1, r3
 8000b56:	4b09      	ldr	r3, [pc, #36]	; (8000b7c <GPIO_IRQ_EnableDisable+0x50>)
 8000b58:	430a      	orrs	r2, r1
 8000b5a:	601a      	str	r2, [r3, #0]
	}
	else { //disable by means of ICER
		*NVIC_ICER |= ( 1 << IRQ_Number);
	}

}
 8000b5c:	e00a      	b.n	8000b74 <GPIO_IRQ_EnableDisable+0x48>
		*NVIC_ICER |= ( 1 << IRQ_Number);
 8000b5e:	4b08      	ldr	r3, [pc, #32]	; (8000b80 <GPIO_IRQ_EnableDisable+0x54>)
 8000b60:	681a      	ldr	r2, [r3, #0]
 8000b62:	1dfb      	adds	r3, r7, #7
 8000b64:	781b      	ldrb	r3, [r3, #0]
 8000b66:	2101      	movs	r1, #1
 8000b68:	4099      	lsls	r1, r3
 8000b6a:	000b      	movs	r3, r1
 8000b6c:	0019      	movs	r1, r3
 8000b6e:	4b04      	ldr	r3, [pc, #16]	; (8000b80 <GPIO_IRQ_EnableDisable+0x54>)
 8000b70:	430a      	orrs	r2, r1
 8000b72:	601a      	str	r2, [r3, #0]
}
 8000b74:	46c0      	nop			; (mov r8, r8)
 8000b76:	46bd      	mov	sp, r7
 8000b78:	b002      	add	sp, #8
 8000b7a:	bd80      	pop	{r7, pc}
 8000b7c:	e000e100 	.word	0xe000e100
 8000b80:	e000e180 	.word	0xe000e180

08000b84 <GPIO_IRQ_Handling>:
	//Clear the block and set. Better if I use intermediate variables instead of modifying many times the IPR
	uint32_t tempIPR = ((*(NVIC_IPR_BASE + numberIPR))&~(0xFF<<blockIPR));
	tempIPR |= (IRQ_Priority<<(8*blockIPR+6)); //6 is because bits 0-5 are not editable, only bits 6-7 count.
	*(NVIC_IPR_BASE + numberIPR) = tempIPR;
}
void GPIO_IRQ_Handling(uint8_t pin){
 8000b84:	b580      	push	{r7, lr}
 8000b86:	b082      	sub	sp, #8
 8000b88:	af00      	add	r7, sp, #0
 8000b8a:	0002      	movs	r2, r0
 8000b8c:	1dfb      	adds	r3, r7, #7
 8000b8e:	701a      	strb	r2, [r3, #0]
	/*ISRs (handlers) are actually application specific and implement/override(weak) handlers defined in startup*/
	/*GPIO_IRQ_Handling will be called inside the ISR handler.*/
	//Clear the pending register of the EXTI(interrupt handling depends upon the peripheral).PR of processor is automatically cleared (I think)
	if ((EXTI->PR) & (1<<pin)){ //if PR[pin]==1
 8000b90:	4b0b      	ldr	r3, [pc, #44]	; (8000bc0 <GPIO_IRQ_Handling+0x3c>)
 8000b92:	695b      	ldr	r3, [r3, #20]
 8000b94:	1dfa      	adds	r2, r7, #7
 8000b96:	7812      	ldrb	r2, [r2, #0]
 8000b98:	2101      	movs	r1, #1
 8000b9a:	4091      	lsls	r1, r2
 8000b9c:	000a      	movs	r2, r1
 8000b9e:	4013      	ands	r3, r2
 8000ba0:	d00a      	beq.n	8000bb8 <GPIO_IRQ_Handling+0x34>
		(EXTI->PR) |= (1<<pin); //write 1 to clear the pending register
 8000ba2:	4b07      	ldr	r3, [pc, #28]	; (8000bc0 <GPIO_IRQ_Handling+0x3c>)
 8000ba4:	695a      	ldr	r2, [r3, #20]
 8000ba6:	1dfb      	adds	r3, r7, #7
 8000ba8:	781b      	ldrb	r3, [r3, #0]
 8000baa:	2101      	movs	r1, #1
 8000bac:	4099      	lsls	r1, r3
 8000bae:	000b      	movs	r3, r1
 8000bb0:	0019      	movs	r1, r3
 8000bb2:	4b03      	ldr	r3, [pc, #12]	; (8000bc0 <GPIO_IRQ_Handling+0x3c>)
 8000bb4:	430a      	orrs	r2, r1
 8000bb6:	615a      	str	r2, [r3, #20]
	}

}
 8000bb8:	46c0      	nop			; (mov r8, r8)
 8000bba:	46bd      	mov	sp, r7
 8000bbc:	b002      	add	sp, #8
 8000bbe:	bd80      	pop	{r7, pc}
 8000bc0:	40010400 	.word	0x40010400

08000bc4 <SPI_ClockControl>:
static void SPI_TXE_handler(SPI_Handle_t *pSPIhandle);
static void SPI_RXNE_handler(SPI_Handle_t *pSPIhandle);
static void SPI_OVR_handler(SPI_Handle_t *pSPIhandle);

/*Enable or disable SPI peripheral clock*/
void SPI_ClockControl(SPI_Handle_t *pSPIhandle, uint8_t EnableDisable){
 8000bc4:	b580      	push	{r7, lr}
 8000bc6:	b082      	sub	sp, #8
 8000bc8:	af00      	add	r7, sp, #0
 8000bca:	6078      	str	r0, [r7, #4]
 8000bcc:	000a      	movs	r2, r1
 8000bce:	1cfb      	adds	r3, r7, #3
 8000bd0:	701a      	strb	r2, [r3, #0]
	if (EnableDisable == ENABLE) {
 8000bd2:	1cfb      	adds	r3, r7, #3
 8000bd4:	781b      	ldrb	r3, [r3, #0]
 8000bd6:	2b01      	cmp	r3, #1
 8000bd8:	d119      	bne.n	8000c0e <SPI_ClockControl+0x4a>
		if (pSPIhandle->pSPI == SPI1_I2S1){
 8000bda:	687b      	ldr	r3, [r7, #4]
 8000bdc:	681b      	ldr	r3, [r3, #0]
 8000bde:	4a19      	ldr	r2, [pc, #100]	; (8000c44 <SPI_ClockControl+0x80>)
 8000be0:	4293      	cmp	r3, r2
 8000be2:	d107      	bne.n	8000bf4 <SPI_ClockControl+0x30>
			SPI1_I2S1_EnableClock();
 8000be4:	4b18      	ldr	r3, [pc, #96]	; (8000c48 <SPI_ClockControl+0x84>)
 8000be6:	699a      	ldr	r2, [r3, #24]
 8000be8:	4b17      	ldr	r3, [pc, #92]	; (8000c48 <SPI_ClockControl+0x84>)
 8000bea:	2180      	movs	r1, #128	; 0x80
 8000bec:	0149      	lsls	r1, r1, #5
 8000bee:	430a      	orrs	r2, r1
 8000bf0:	619a      	str	r2, [r3, #24]
		}
		else if (pSPIhandle->pSPI == SPI2){
			SPI2_DisableClock();
		}
	}
}
 8000bf2:	e023      	b.n	8000c3c <SPI_ClockControl+0x78>
		else if (pSPIhandle->pSPI == SPI2){
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	681b      	ldr	r3, [r3, #0]
 8000bf8:	4a14      	ldr	r2, [pc, #80]	; (8000c4c <SPI_ClockControl+0x88>)
 8000bfa:	4293      	cmp	r3, r2
 8000bfc:	d11e      	bne.n	8000c3c <SPI_ClockControl+0x78>
			SPI2_EnableClock();
 8000bfe:	4b12      	ldr	r3, [pc, #72]	; (8000c48 <SPI_ClockControl+0x84>)
 8000c00:	69da      	ldr	r2, [r3, #28]
 8000c02:	4b11      	ldr	r3, [pc, #68]	; (8000c48 <SPI_ClockControl+0x84>)
 8000c04:	2180      	movs	r1, #128	; 0x80
 8000c06:	01c9      	lsls	r1, r1, #7
 8000c08:	430a      	orrs	r2, r1
 8000c0a:	61da      	str	r2, [r3, #28]
}
 8000c0c:	e016      	b.n	8000c3c <SPI_ClockControl+0x78>
		if (pSPIhandle->pSPI == SPI1_I2S1){
 8000c0e:	687b      	ldr	r3, [r7, #4]
 8000c10:	681b      	ldr	r3, [r3, #0]
 8000c12:	4a0c      	ldr	r2, [pc, #48]	; (8000c44 <SPI_ClockControl+0x80>)
 8000c14:	4293      	cmp	r3, r2
 8000c16:	d106      	bne.n	8000c26 <SPI_ClockControl+0x62>
			SPI1_I2S1_DisableClock();
 8000c18:	4b0b      	ldr	r3, [pc, #44]	; (8000c48 <SPI_ClockControl+0x84>)
 8000c1a:	699a      	ldr	r2, [r3, #24]
 8000c1c:	4b0a      	ldr	r3, [pc, #40]	; (8000c48 <SPI_ClockControl+0x84>)
 8000c1e:	490c      	ldr	r1, [pc, #48]	; (8000c50 <SPI_ClockControl+0x8c>)
 8000c20:	400a      	ands	r2, r1
 8000c22:	619a      	str	r2, [r3, #24]
}
 8000c24:	e00a      	b.n	8000c3c <SPI_ClockControl+0x78>
		else if (pSPIhandle->pSPI == SPI2){
 8000c26:	687b      	ldr	r3, [r7, #4]
 8000c28:	681b      	ldr	r3, [r3, #0]
 8000c2a:	4a08      	ldr	r2, [pc, #32]	; (8000c4c <SPI_ClockControl+0x88>)
 8000c2c:	4293      	cmp	r3, r2
 8000c2e:	d105      	bne.n	8000c3c <SPI_ClockControl+0x78>
			SPI2_DisableClock();
 8000c30:	4b05      	ldr	r3, [pc, #20]	; (8000c48 <SPI_ClockControl+0x84>)
 8000c32:	69da      	ldr	r2, [r3, #28]
 8000c34:	4b04      	ldr	r3, [pc, #16]	; (8000c48 <SPI_ClockControl+0x84>)
 8000c36:	4907      	ldr	r1, [pc, #28]	; (8000c54 <SPI_ClockControl+0x90>)
 8000c38:	400a      	ands	r2, r1
 8000c3a:	61da      	str	r2, [r3, #28]
}
 8000c3c:	46c0      	nop			; (mov r8, r8)
 8000c3e:	46bd      	mov	sp, r7
 8000c40:	b002      	add	sp, #8
 8000c42:	bd80      	pop	{r7, pc}
 8000c44:	40013000 	.word	0x40013000
 8000c48:	40021000 	.word	0x40021000
 8000c4c:	40003800 	.word	0x40003800
 8000c50:	ffffefff 	.word	0xffffefff
 8000c54:	ffffbfff 	.word	0xffffbfff

08000c58 <SPI_Init>:

/*SPI initialization, which does not mean to enable SPI (which is done through SPI_EnableDisable) */
void SPI_Init(SPI_Handle_t *pSPIhandle){
 8000c58:	b580      	push	{r7, lr}
 8000c5a:	b082      	sub	sp, #8
 8000c5c:	af00      	add	r7, sp, #0
 8000c5e:	6078      	str	r0, [r7, #4]

	SPI_ClockControl(pSPIhandle,ENABLE); //enable SPI peripheral clock
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	2101      	movs	r1, #1
 8000c64:	0018      	movs	r0, r3
 8000c66:	f7ff ffad 	bl	8000bc4 <SPI_ClockControl>
	/*Configure CR1*/
	//first,CR1 can be reset completely as it is not related to other parts (it might be reset with memset in the app,too)
	pSPIhandle->pSPI->SPI_CR1 = 0;
 8000c6a:	687b      	ldr	r3, [r7, #4]
 8000c6c:	681b      	ldr	r3, [r3, #0]
 8000c6e:	2200      	movs	r2, #0
 8000c70:	601a      	str	r2, [r3, #0]

	//master/slave
	pSPIhandle->pSPI->SPI_CR1 |= ((pSPIhandle->SPI_Config.SPI_Mode)<<SPI_CR1_MSTR); //bit MSTR set
 8000c72:	687b      	ldr	r3, [r7, #4]
 8000c74:	681b      	ldr	r3, [r3, #0]
 8000c76:	681a      	ldr	r2, [r3, #0]
 8000c78:	687b      	ldr	r3, [r7, #4]
 8000c7a:	791b      	ldrb	r3, [r3, #4]
 8000c7c:	009b      	lsls	r3, r3, #2
 8000c7e:	0019      	movs	r1, r3
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	681b      	ldr	r3, [r3, #0]
 8000c84:	430a      	orrs	r2, r1
 8000c86:	601a      	str	r2, [r3, #0]

	//mode: full duplex/half duplex/simplex.Bits:BIDIMODE (full/half)+BIDIOE (output enabled)+RXONLY(1 if BIDIOE disabled)
	if (pSPIhandle->SPI_Config.SPI_Mode == SPI_FULLDUPLEX){
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	791b      	ldrb	r3, [r3, #4]
 8000c8c:	2b01      	cmp	r3, #1
 8000c8e:	d108      	bne.n	8000ca2 <SPI_Init+0x4a>
		pSPIhandle->pSPI->SPI_CR1 &= ~(1<<SPI_CR1_BIDIMODE); //not necessary to set 0 because SPI_CR1 had been initialized to 0,but makes code clearer
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	681b      	ldr	r3, [r3, #0]
 8000c94:	681a      	ldr	r2, [r3, #0]
 8000c96:	687b      	ldr	r3, [r7, #4]
 8000c98:	681b      	ldr	r3, [r3, #0]
 8000c9a:	493f      	ldr	r1, [pc, #252]	; (8000d98 <SPI_Init+0x140>)
 8000c9c:	400a      	ands	r2, r1
 8000c9e:	601a      	str	r2, [r3, #0]
 8000ca0:	e02a      	b.n	8000cf8 <SPI_Init+0xa0>
	}
	else if (pSPIhandle->SPI_Config.SPI_Mode == SPI_HALFDUPLEX){
 8000ca2:	687b      	ldr	r3, [r7, #4]
 8000ca4:	791b      	ldrb	r3, [r3, #4]
 8000ca6:	2b02      	cmp	r3, #2
 8000ca8:	d109      	bne.n	8000cbe <SPI_Init+0x66>
		pSPIhandle->pSPI->SPI_CR1 |= (1<<SPI_CR1_BIDIMODE);
 8000caa:	687b      	ldr	r3, [r7, #4]
 8000cac:	681b      	ldr	r3, [r3, #0]
 8000cae:	681a      	ldr	r2, [r3, #0]
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	681b      	ldr	r3, [r3, #0]
 8000cb4:	2180      	movs	r1, #128	; 0x80
 8000cb6:	0209      	lsls	r1, r1, #8
 8000cb8:	430a      	orrs	r2, r1
 8000cba:	601a      	str	r2, [r3, #0]
 8000cbc:	e01c      	b.n	8000cf8 <SPI_Init+0xa0>
	}
	else if (pSPIhandle->SPI_Config.SPI_Mode == SPI_CR1_RXONLY){
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	791b      	ldrb	r3, [r3, #4]
 8000cc2:	2b0a      	cmp	r3, #10
 8000cc4:	d118      	bne.n	8000cf8 <SPI_Init+0xa0>
		//acc to datasheet, Keep BIDIMODE bit clear when receive only mode is active.
		pSPIhandle->pSPI->SPI_CR1 &= ~(1<<SPI_CR1_BIDIMODE);
 8000cc6:	687b      	ldr	r3, [r7, #4]
 8000cc8:	681b      	ldr	r3, [r3, #0]
 8000cca:	681a      	ldr	r2, [r3, #0]
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	681b      	ldr	r3, [r3, #0]
 8000cd0:	4931      	ldr	r1, [pc, #196]	; (8000d98 <SPI_Init+0x140>)
 8000cd2:	400a      	ands	r2, r1
 8000cd4:	601a      	str	r2, [r3, #0]
		pSPIhandle->pSPI->SPI_CR1 &= ~(1<<SPI_CR1_BIDIOE);
 8000cd6:	687b      	ldr	r3, [r7, #4]
 8000cd8:	681b      	ldr	r3, [r3, #0]
 8000cda:	681a      	ldr	r2, [r3, #0]
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	681b      	ldr	r3, [r3, #0]
 8000ce0:	492e      	ldr	r1, [pc, #184]	; (8000d9c <SPI_Init+0x144>)
 8000ce2:	400a      	ands	r2, r1
 8000ce4:	601a      	str	r2, [r3, #0]
		pSPIhandle->pSPI->SPI_CR1 |= (1<<SPI_CR1_RXONLY);
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	681b      	ldr	r3, [r3, #0]
 8000cea:	681a      	ldr	r2, [r3, #0]
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	681b      	ldr	r3, [r3, #0]
 8000cf0:	2180      	movs	r1, #128	; 0x80
 8000cf2:	00c9      	lsls	r1, r1, #3
 8000cf4:	430a      	orrs	r2, r1
 8000cf6:	601a      	str	r2, [r3, #0]
	}
	//simplex TX is actually full duplex

	//Phase
	pSPIhandle->pSPI->SPI_CR1 |= (pSPIhandle->SPI_Config.SPI_Phase<<SPI_CR1_CPHA);
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	681b      	ldr	r3, [r3, #0]
 8000cfc:	681a      	ldr	r2, [r3, #0]
 8000cfe:	687b      	ldr	r3, [r7, #4]
 8000d00:	7a9b      	ldrb	r3, [r3, #10]
 8000d02:	0019      	movs	r1, r3
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	681b      	ldr	r3, [r3, #0]
 8000d08:	430a      	orrs	r2, r1
 8000d0a:	601a      	str	r2, [r3, #0]

	//Polarity
	pSPIhandle->pSPI->SPI_CR1 |= (pSPIhandle->SPI_Config.SPI_Pol<<SPI_CR1_CPOL);
 8000d0c:	687b      	ldr	r3, [r7, #4]
 8000d0e:	681b      	ldr	r3, [r3, #0]
 8000d10:	681a      	ldr	r2, [r3, #0]
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	7a5b      	ldrb	r3, [r3, #9]
 8000d16:	005b      	lsls	r3, r3, #1
 8000d18:	0019      	movs	r1, r3
 8000d1a:	687b      	ldr	r3, [r7, #4]
 8000d1c:	681b      	ldr	r3, [r3, #0]
 8000d1e:	430a      	orrs	r2, r1
 8000d20:	601a      	str	r2, [r3, #0]

	//software slave management
	pSPIhandle->pSPI->SPI_CR1 |= (pSPIhandle->SPI_Config.SPI_SWslave<<SPI_CR1_SSM);
 8000d22:	687b      	ldr	r3, [r7, #4]
 8000d24:	681b      	ldr	r3, [r3, #0]
 8000d26:	681a      	ldr	r2, [r3, #0]
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	7a1b      	ldrb	r3, [r3, #8]
 8000d2c:	025b      	lsls	r3, r3, #9
 8000d2e:	0019      	movs	r1, r3
 8000d30:	687b      	ldr	r3, [r7, #4]
 8000d32:	681b      	ldr	r3, [r3, #0]
 8000d34:	430a      	orrs	r2, r1
 8000d36:	601a      	str	r2, [r3, #0]

	//Speed (baudrate)
	pSPIhandle->pSPI->SPI_CR1 |= (pSPIhandle->SPI_Config.SPI_Speed<<SPI_CR1_BR);
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	681b      	ldr	r3, [r3, #0]
 8000d3c:	681a      	ldr	r2, [r3, #0]
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	795b      	ldrb	r3, [r3, #5]
 8000d42:	00db      	lsls	r3, r3, #3
 8000d44:	0019      	movs	r1, r3
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	681b      	ldr	r3, [r3, #0]
 8000d4a:	430a      	orrs	r2, r1
 8000d4c:	601a      	str	r2, [r3, #0]

	/*CR2. Not reset the whole CR2 to 0 as its bits can be modified from other parts of the code (enable interrupts)*/
	//Size --> this is in CR2!! First reset the data size (bits8-11) and then set it
	pSPIhandle->pSPI->SPI_CR2 &= (~(15<<SPI_CR2_DS)); //I had put pSPIhandle->pSPI->SPI_CR2 &= (~(7<<SPI_CR2_DS)). Why 7?
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	681b      	ldr	r3, [r3, #0]
 8000d52:	685a      	ldr	r2, [r3, #4]
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	681b      	ldr	r3, [r3, #0]
 8000d58:	4911      	ldr	r1, [pc, #68]	; (8000da0 <SPI_Init+0x148>)
 8000d5a:	400a      	ands	r2, r1
 8000d5c:	605a      	str	r2, [r3, #4]
	pSPIhandle->pSPI->SPI_CR2 |= (pSPIhandle->SPI_Config.SPI_DataSize <<SPI_CR2_DS);
 8000d5e:	687b      	ldr	r3, [r7, #4]
 8000d60:	681b      	ldr	r3, [r3, #0]
 8000d62:	685a      	ldr	r2, [r3, #4]
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	79db      	ldrb	r3, [r3, #7]
 8000d68:	021b      	lsls	r3, r3, #8
 8000d6a:	0019      	movs	r1, r3
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	681b      	ldr	r3, [r3, #0]
 8000d70:	430a      	orrs	r2, r1
 8000d72:	605a      	str	r2, [r3, #4]

	//to avoid data packing, set FIFO threshold reception to 1/4 (8-bit). Read data packing section
	if (pSPIhandle->SPI_Config.SPI_DataSize == SPI_8BIT){
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	79db      	ldrb	r3, [r3, #7]
 8000d78:	2b07      	cmp	r3, #7
 8000d7a:	d108      	bne.n	8000d8e <SPI_Init+0x136>
		pSPIhandle->pSPI->SPI_CR2 |= (1<<SPI_CR2_FRXTH);
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	681b      	ldr	r3, [r3, #0]
 8000d80:	685a      	ldr	r2, [r3, #4]
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	681b      	ldr	r3, [r3, #0]
 8000d86:	2180      	movs	r1, #128	; 0x80
 8000d88:	0149      	lsls	r1, r1, #5
 8000d8a:	430a      	orrs	r2, r1
 8000d8c:	605a      	str	r2, [r3, #4]
	}
}
 8000d8e:	46c0      	nop			; (mov r8, r8)
 8000d90:	46bd      	mov	sp, r7
 8000d92:	b002      	add	sp, #8
 8000d94:	bd80      	pop	{r7, pc}
 8000d96:	46c0      	nop			; (mov r8, r8)
 8000d98:	ffff7fff 	.word	0xffff7fff
 8000d9c:	ffffbfff 	.word	0xffffbfff
 8000da0:	fffff0ff 	.word	0xfffff0ff

08000da4 <SPI_EnableDisable>:

/*SPI control: enable/disable --> bit 6 CR1 */
void SPI_EnableDisable(SPI_Handle_t *pSPIhandle, uint8_t EnableDisable){
 8000da4:	b580      	push	{r7, lr}
 8000da6:	b082      	sub	sp, #8
 8000da8:	af00      	add	r7, sp, #0
 8000daa:	6078      	str	r0, [r7, #4]
 8000dac:	000a      	movs	r2, r1
 8000dae:	1cfb      	adds	r3, r7, #3
 8000db0:	701a      	strb	r2, [r3, #0]
	//instead of reset and set bit 6, I prefer to directly set the value
	if (EnableDisable == ENABLE){
 8000db2:	1cfb      	adds	r3, r7, #3
 8000db4:	781b      	ldrb	r3, [r3, #0]
 8000db6:	2b01      	cmp	r3, #1
 8000db8:	d108      	bne.n	8000dcc <SPI_EnableDisable+0x28>
		pSPIhandle->pSPI->SPI_CR1 |= (1<<SPI_CR1_SPE);
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	681b      	ldr	r3, [r3, #0]
 8000dbe:	681a      	ldr	r2, [r3, #0]
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	681b      	ldr	r3, [r3, #0]
 8000dc4:	2140      	movs	r1, #64	; 0x40
 8000dc6:	430a      	orrs	r2, r1
 8000dc8:	601a      	str	r2, [r3, #0]
	}
	else { //0
		pSPIhandle->pSPI->SPI_CR1 &= (~(1<<SPI_CR1_SPE));
	}
}
 8000dca:	e007      	b.n	8000ddc <SPI_EnableDisable+0x38>
		pSPIhandle->pSPI->SPI_CR1 &= (~(1<<SPI_CR1_SPE));
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	681b      	ldr	r3, [r3, #0]
 8000dd0:	681a      	ldr	r2, [r3, #0]
 8000dd2:	687b      	ldr	r3, [r7, #4]
 8000dd4:	681b      	ldr	r3, [r3, #0]
 8000dd6:	2140      	movs	r1, #64	; 0x40
 8000dd8:	438a      	bics	r2, r1
 8000dda:	601a      	str	r2, [r3, #0]
}
 8000ddc:	46c0      	nop			; (mov r8, r8)
 8000dde:	46bd      	mov	sp, r7
 8000de0:	b002      	add	sp, #8
 8000de2:	bd80      	pop	{r7, pc}

08000de4 <SPI_SSOE>:
		pSPIhandle->pSPI->SPI_CR1 &= (~(1<<SPI_CR1_SSI));
	}
}

/*SSOE: SS output enable*/
void SPI_SSOE(SPI_Handle_t *pSPIhandle, uint8_t EnableDisable){
 8000de4:	b580      	push	{r7, lr}
 8000de6:	b082      	sub	sp, #8
 8000de8:	af00      	add	r7, sp, #0
 8000dea:	6078      	str	r0, [r7, #4]
 8000dec:	000a      	movs	r2, r1
 8000dee:	1cfb      	adds	r3, r7, #3
 8000df0:	701a      	strb	r2, [r3, #0]
	if (EnableDisable == ENABLE){
 8000df2:	1cfb      	adds	r3, r7, #3
 8000df4:	781b      	ldrb	r3, [r3, #0]
 8000df6:	2b01      	cmp	r3, #1
 8000df8:	d108      	bne.n	8000e0c <SPI_SSOE+0x28>
		pSPIhandle->pSPI->SPI_CR2 |= (1<<SPI_CR2_SSOE);
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	681b      	ldr	r3, [r3, #0]
 8000dfe:	685a      	ldr	r2, [r3, #4]
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	681b      	ldr	r3, [r3, #0]
 8000e04:	2104      	movs	r1, #4
 8000e06:	430a      	orrs	r2, r1
 8000e08:	605a      	str	r2, [r3, #4]
	}
	else { //0
		pSPIhandle->pSPI->SPI_CR2 &= (~(1<<SPI_CR2_SSOE));
	}
}
 8000e0a:	e007      	b.n	8000e1c <SPI_SSOE+0x38>
		pSPIhandle->pSPI->SPI_CR2 &= (~(1<<SPI_CR2_SSOE));
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	681b      	ldr	r3, [r3, #0]
 8000e10:	685a      	ldr	r2, [r3, #4]
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	681b      	ldr	r3, [r3, #0]
 8000e16:	2104      	movs	r1, #4
 8000e18:	438a      	bics	r2, r1
 8000e1a:	605a      	str	r2, [r3, #4]
}
 8000e1c:	46c0      	nop			; (mov r8, r8)
 8000e1e:	46bd      	mov	sp, r7
 8000e20:	b002      	add	sp, #8
 8000e22:	bd80      	pop	{r7, pc}

08000e24 <SPI_IRQ_EnableDisable>:

}


/*IRQ Configuration and ISR handling*/
void SPI_IRQ_EnableDisable(uint8_t IRQ_Number, uint8_t EnableDisable){
 8000e24:	b580      	push	{r7, lr}
 8000e26:	b082      	sub	sp, #8
 8000e28:	af00      	add	r7, sp, #0
 8000e2a:	0002      	movs	r2, r0
 8000e2c:	1dfb      	adds	r3, r7, #7
 8000e2e:	701a      	strb	r2, [r3, #0]
 8000e30:	1dbb      	adds	r3, r7, #6
 8000e32:	1c0a      	adds	r2, r1, #0
 8000e34:	701a      	strb	r2, [r3, #0]
	if(EnableDisable == ENABLE){ //enable by means of ISER
 8000e36:	1dbb      	adds	r3, r7, #6
 8000e38:	781b      	ldrb	r3, [r3, #0]
 8000e3a:	2b01      	cmp	r3, #1
 8000e3c:	d10b      	bne.n	8000e56 <SPI_IRQ_EnableDisable+0x32>
		*NVIC_ISER |= ( 1 << IRQ_Number);
 8000e3e:	4b0d      	ldr	r3, [pc, #52]	; (8000e74 <SPI_IRQ_EnableDisable+0x50>)
 8000e40:	681a      	ldr	r2, [r3, #0]
 8000e42:	1dfb      	adds	r3, r7, #7
 8000e44:	781b      	ldrb	r3, [r3, #0]
 8000e46:	2101      	movs	r1, #1
 8000e48:	4099      	lsls	r1, r3
 8000e4a:	000b      	movs	r3, r1
 8000e4c:	0019      	movs	r1, r3
 8000e4e:	4b09      	ldr	r3, [pc, #36]	; (8000e74 <SPI_IRQ_EnableDisable+0x50>)
 8000e50:	430a      	orrs	r2, r1
 8000e52:	601a      	str	r2, [r3, #0]
	}
	else { //disable by means of ICER
		*NVIC_ICER |= ( 1 << IRQ_Number);
	}
}
 8000e54:	e00a      	b.n	8000e6c <SPI_IRQ_EnableDisable+0x48>
		*NVIC_ICER |= ( 1 << IRQ_Number);
 8000e56:	4b08      	ldr	r3, [pc, #32]	; (8000e78 <SPI_IRQ_EnableDisable+0x54>)
 8000e58:	681a      	ldr	r2, [r3, #0]
 8000e5a:	1dfb      	adds	r3, r7, #7
 8000e5c:	781b      	ldrb	r3, [r3, #0]
 8000e5e:	2101      	movs	r1, #1
 8000e60:	4099      	lsls	r1, r3
 8000e62:	000b      	movs	r3, r1
 8000e64:	0019      	movs	r1, r3
 8000e66:	4b04      	ldr	r3, [pc, #16]	; (8000e78 <SPI_IRQ_EnableDisable+0x54>)
 8000e68:	430a      	orrs	r2, r1
 8000e6a:	601a      	str	r2, [r3, #0]
}
 8000e6c:	46c0      	nop			; (mov r8, r8)
 8000e6e:	46bd      	mov	sp, r7
 8000e70:	b002      	add	sp, #8
 8000e72:	bd80      	pop	{r7, pc}
 8000e74:	e000e100 	.word	0xe000e100
 8000e78:	e000e180 	.word	0xe000e180

08000e7c <SPI_IRQ_Handling>:
	uint32_t tempIPR = ((*(NVIC_IPR_BASE + numberIPR))&~(0xFF<<blockIPR));
	tempIPR |= (IRQ_Priority<<(8*blockIPR+6)); //6 is because bits 0-5 are not editable, only bits 6-7 count.
	*(NVIC_IPR_BASE + numberIPR) = tempIPR;
}

void SPI_IRQ_Handling(SPI_Handle_t *pSPIhandle){
 8000e7c:	b580      	push	{r7, lr}
 8000e7e:	b082      	sub	sp, #8
 8000e80:	af00      	add	r7, sp, #0
 8000e82:	6078      	str	r0, [r7, #4]
	//to handle the possible interrupts related to SPI:TXE,RXNE,MODF,OVR,FRE,CRCERR
	//Call the handler related to the interrupt if register is true as long as it is enabled
	//TXE TX empty (enable control:TXEIE).if set, TX buffer empty so it can be loaded.
	if ( (pSPIhandle->pSPI->SPI_CR2 & (1<<SPI_CR2_TXEIE)) && (pSPIhandle->pSPI->SPI_SR & (1<<SPI_SR_TXE)) ){ //could use SPI_GetFlagStatus
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	681b      	ldr	r3, [r3, #0]
 8000e88:	685b      	ldr	r3, [r3, #4]
 8000e8a:	2280      	movs	r2, #128	; 0x80
 8000e8c:	4013      	ands	r3, r2
 8000e8e:	d009      	beq.n	8000ea4 <SPI_IRQ_Handling+0x28>
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	681b      	ldr	r3, [r3, #0]
 8000e94:	689b      	ldr	r3, [r3, #8]
 8000e96:	2202      	movs	r2, #2
 8000e98:	4013      	ands	r3, r2
 8000e9a:	d003      	beq.n	8000ea4 <SPI_IRQ_Handling+0x28>
		SPI_TXE_handler(pSPIhandle);
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	0018      	movs	r0, r3
 8000ea0:	f000 f824 	bl	8000eec <SPI_TXE_handler>
	}

	//RXNE RX not empty (enable control:RXNEIE). if set, RX not empty so it has data to be read.
	if ( (pSPIhandle->pSPI->SPI_CR2 & (1<<SPI_CR2_RXNEIE)) && (pSPIhandle->pSPI->SPI_SR & (1<<SPI_SR_RXNE)) ){ //could use SPI_GetFlagStatus
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	681b      	ldr	r3, [r3, #0]
 8000ea8:	685b      	ldr	r3, [r3, #4]
 8000eaa:	2240      	movs	r2, #64	; 0x40
 8000eac:	4013      	ands	r3, r2
 8000eae:	d009      	beq.n	8000ec4 <SPI_IRQ_Handling+0x48>
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	681b      	ldr	r3, [r3, #0]
 8000eb4:	689b      	ldr	r3, [r3, #8]
 8000eb6:	2201      	movs	r2, #1
 8000eb8:	4013      	ands	r3, r2
 8000eba:	d003      	beq.n	8000ec4 <SPI_IRQ_Handling+0x48>
		SPI_RXNE_handler(pSPIhandle);
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	0018      	movs	r0, r3
 8000ec0:	f000 f85d 	bl	8000f7e <SPI_RXNE_handler>
	MODF bit is set when the SS pin goes high during transmission.*/
	//To be implemented if someday I use multimaster

	/*OVR. Overrun. (enable control:ERRIE)occurs when data is received by a master or slave and the RXFIFO has not enough space to store
	 this received data.*/
	if ( (pSPIhandle->pSPI->SPI_CR2 & (1<<SPI_CR2_ERRIE)) && (pSPIhandle->pSPI->SPI_SR & (1<<SPI_SR_OVR)) ){ //could use SPI_GetFlagStatus
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	681b      	ldr	r3, [r3, #0]
 8000ec8:	685b      	ldr	r3, [r3, #4]
 8000eca:	2220      	movs	r2, #32
 8000ecc:	4013      	ands	r3, r2
 8000ece:	d009      	beq.n	8000ee4 <SPI_IRQ_Handling+0x68>
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	681b      	ldr	r3, [r3, #0]
 8000ed4:	689b      	ldr	r3, [r3, #8]
 8000ed6:	2240      	movs	r2, #64	; 0x40
 8000ed8:	4013      	ands	r3, r2
 8000eda:	d003      	beq.n	8000ee4 <SPI_IRQ_Handling+0x68>
		SPI_OVR_handler(pSPIhandle);
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	0018      	movs	r0, r3
 8000ee0:	f000 f898 	bl	8001014 <SPI_OVR_handler>
	//FRE. TI frame format error.
	//To be implemented when I use TI mode (it seems that TI and Motorola modes are related to SSPFSSOUT output, which many devices don't use).

	//CRCERR
	//To be implemented
}
 8000ee4:	46c0      	nop			; (mov r8, r8)
 8000ee6:	46bd      	mov	sp, r7
 8000ee8:	b002      	add	sp, #8
 8000eea:	bd80      	pop	{r7, pc}

08000eec <SPI_TXE_handler>:

/*interrupt handlers*/
static void SPI_TXE_handler(SPI_Handle_t *pSPIhandle){
 8000eec:	b580      	push	{r7, lr}
 8000eee:	b082      	sub	sp, #8
 8000ef0:	af00      	add	r7, sp, #0
 8000ef2:	6078      	str	r0, [r7, #4]
	/*When transmission is enabled, a sequence begins and continues while any data is present in the TXFIFO of the master.*/
	//Let's limit it to 8 and 16 bits frame. Every char is 1 byte
	//Load the data into DR, move the pointer (buffer) and decrease length
	if (pSPIhandle->SPI_Config.SPI_DataSize == SPI_8BIT){
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	79db      	ldrb	r3, [r3, #7]
 8000ef8:	2b07      	cmp	r3, #7
 8000efa:	d111      	bne.n	8000f20 <SPI_TXE_handler+0x34>
		/*this sends 2 bytes <--pSPIhandle->pSPI->SPI_DR = *(pSPIhandle->SPI_Comm.TX_buffer);*/
		//data packing happens. it transmits 16-bit unless we cast into uint8_t
		*((uint8_t*)&pSPIhandle->pSPI->SPI_DR) = *(pSPIhandle->SPI_Comm.TX_buffer);
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	691a      	ldr	r2, [r3, #16]
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	681b      	ldr	r3, [r3, #0]
 8000f04:	330c      	adds	r3, #12
 8000f06:	7812      	ldrb	r2, [r2, #0]
 8000f08:	701a      	strb	r2, [r3, #0]
		pSPIhandle->SPI_Comm.TX_buffer++;
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	691b      	ldr	r3, [r3, #16]
 8000f0e:	1c5a      	adds	r2, r3, #1
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	611a      	str	r2, [r3, #16]
		pSPIhandle->SPI_Comm.TX_length--;
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	68db      	ldr	r3, [r3, #12]
 8000f18:	1e5a      	subs	r2, r3, #1
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	60da      	str	r2, [r3, #12]
 8000f1e:	e013      	b.n	8000f48 <SPI_TXE_handler+0x5c>
	}
	else if (pSPIhandle->SPI_Config.SPI_DataSize == SPI_16BIT){
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	79db      	ldrb	r3, [r3, #7]
 8000f24:	2b0f      	cmp	r3, #15
 8000f26:	d10f      	bne.n	8000f48 <SPI_TXE_handler+0x5c>
		//TX_buffer is defined as 8-bit.additional treatment is necessary
		pSPIhandle->pSPI->SPI_DR = *((uint16_t*)(pSPIhandle->SPI_Comm.TX_buffer));
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	691b      	ldr	r3, [r3, #16]
 8000f2c:	881a      	ldrh	r2, [r3, #0]
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	681b      	ldr	r3, [r3, #0]
 8000f32:	60da      	str	r2, [r3, #12]
		pSPIhandle->SPI_Comm.TX_buffer+=2;
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	691b      	ldr	r3, [r3, #16]
 8000f38:	1c9a      	adds	r2, r3, #2
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	611a      	str	r2, [r3, #16]
		pSPIhandle->SPI_Comm.TX_length-=2;
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	68db      	ldr	r3, [r3, #12]
 8000f42:	1e9a      	subs	r2, r3, #2
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	60da      	str	r2, [r3, #12]
	}
	//(I don't use else because DS allows more lengths)

	//Close transmission when no more bytes in the buffer
	if (pSPIhandle->SPI_Comm.TX_length == 0){
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	68db      	ldr	r3, [r3, #12]
 8000f4c:	2b00      	cmp	r3, #0
 8000f4e:	d112      	bne.n	8000f76 <SPI_TXE_handler+0x8a>
		pSPIhandle->pSPI->SPI_CR2 &= (~( 1 << SPI_CR2_TXEIE)); //disable the TX interrupt.It will be enabled by SPI_Send in the next sending
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	681b      	ldr	r3, [r3, #0]
 8000f54:	685a      	ldr	r2, [r3, #4]
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	681b      	ldr	r3, [r3, #0]
 8000f5a:	2180      	movs	r1, #128	; 0x80
 8000f5c:	438a      	bics	r2, r1
 8000f5e:	605a      	str	r2, [r3, #4]
		pSPIhandle->SPI_Comm.TX_buffer = NULL; //null pointer
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	2200      	movs	r2, #0
 8000f64:	611a      	str	r2, [r3, #16]
		pSPIhandle->SPI_Comm.TX_state = SPI_READY; //important for loops in main!
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	2200      	movs	r2, #0
 8000f6a:	751a      	strb	r2, [r3, #20]
		SPI_App_Callback(pSPIhandle,SPI_TX_FINISHED); //Inform the main application
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	2101      	movs	r1, #1
 8000f70:	0018      	movs	r0, r3
 8000f72:	f000 f8a8 	bl	80010c6 <SPI_App_Callback>
	}
}
 8000f76:	46c0      	nop			; (mov r8, r8)
 8000f78:	46bd      	mov	sp, r7
 8000f7a:	b002      	add	sp, #8
 8000f7c:	bd80      	pop	{r7, pc}

08000f7e <SPI_RXNE_handler>:

static void SPI_RXNE_handler(SPI_Handle_t *pSPIhandle){
 8000f7e:	b580      	push	{r7, lr}
 8000f80:	b082      	sub	sp, #8
 8000f82:	af00      	add	r7, sp, #0
 8000f84:	6078      	str	r0, [r7, #4]
	//Let's limit it to 8 and 16 bits frame. Every char is 1 byte
	//Load the data into DR, move the pointer (buffer) and decrease length
	if (pSPIhandle->SPI_Config.SPI_DataSize == SPI_8BIT){
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	79db      	ldrb	r3, [r3, #7]
 8000f8a:	2b07      	cmp	r3, #7
 8000f8c:	d111      	bne.n	8000fb2 <SPI_RXNE_handler+0x34>
		*(pSPIhandle->SPI_Comm.RX_buffer) = ((uint8_t)pSPIhandle->pSPI->SPI_DR) ;
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	681b      	ldr	r3, [r3, #0]
 8000f92:	68da      	ldr	r2, [r3, #12]
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	69db      	ldr	r3, [r3, #28]
 8000f98:	b2d2      	uxtb	r2, r2
 8000f9a:	701a      	strb	r2, [r3, #0]
		pSPIhandle->SPI_Comm.RX_buffer++;
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	69db      	ldr	r3, [r3, #28]
 8000fa0:	1c5a      	adds	r2, r3, #1
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	61da      	str	r2, [r3, #28]
		pSPIhandle->SPI_Comm.RX_length--;
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	699b      	ldr	r3, [r3, #24]
 8000faa:	1e5a      	subs	r2, r3, #1
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	619a      	str	r2, [r3, #24]
 8000fb0:	e014      	b.n	8000fdc <SPI_RXNE_handler+0x5e>
	}
	else if (pSPIhandle->SPI_Config.SPI_DataSize == SPI_16BIT){
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	79db      	ldrb	r3, [r3, #7]
 8000fb6:	2b0f      	cmp	r3, #15
 8000fb8:	d110      	bne.n	8000fdc <SPI_RXNE_handler+0x5e>
		//RX_buffer is defined as 8-bit.additional treatment is necessary
		*((uint16_t*)pSPIhandle->SPI_Comm.RX_buffer) = ((uint16_t)pSPIhandle->pSPI->SPI_DR) ;
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	681b      	ldr	r3, [r3, #0]
 8000fbe:	68da      	ldr	r2, [r3, #12]
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	69db      	ldr	r3, [r3, #28]
 8000fc4:	b292      	uxth	r2, r2
 8000fc6:	801a      	strh	r2, [r3, #0]
		pSPIhandle->SPI_Comm.RX_buffer+=2;
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	69db      	ldr	r3, [r3, #28]
 8000fcc:	1c9a      	adds	r2, r3, #2
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	61da      	str	r2, [r3, #28]
		pSPIhandle->SPI_Comm.RX_length-=2;
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	699b      	ldr	r3, [r3, #24]
 8000fd6:	1e9a      	subs	r2, r3, #2
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	619a      	str	r2, [r3, #24]
	}
	//(I don't use else because DS allows more lengths)

	//Close reception when no more bytes in the buffer
	if (pSPIhandle->SPI_Comm.RX_length == 0){
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	699b      	ldr	r3, [r3, #24]
 8000fe0:	2b00      	cmp	r3, #0
 8000fe2:	d113      	bne.n	800100c <SPI_RXNE_handler+0x8e>
		pSPIhandle->pSPI->SPI_CR2 &= (~( 1 << SPI_CR2_RXNEIE)); //disable the RX interrupt.It will be enabled by SPI_Receive in the next sending
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	681b      	ldr	r3, [r3, #0]
 8000fe8:	685a      	ldr	r2, [r3, #4]
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	681b      	ldr	r3, [r3, #0]
 8000fee:	2140      	movs	r1, #64	; 0x40
 8000ff0:	438a      	bics	r2, r1
 8000ff2:	605a      	str	r2, [r3, #4]
		pSPIhandle->SPI_Comm.RX_buffer = NULL; //null pointer
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	2200      	movs	r2, #0
 8000ff8:	61da      	str	r2, [r3, #28]
		pSPIhandle->SPI_Comm.RX_state = SPI_READY; //important for loops in main!
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	2220      	movs	r2, #32
 8000ffe:	2100      	movs	r1, #0
 8001000:	5499      	strb	r1, [r3, r2]
		SPI_App_Callback(pSPIhandle,SPI_RX_FINISHED); //Inform the main application
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	2102      	movs	r1, #2
 8001006:	0018      	movs	r0, r3
 8001008:	f000 f85d 	bl	80010c6 <SPI_App_Callback>
	}
}
 800100c:	46c0      	nop			; (mov r8, r8)
 800100e:	46bd      	mov	sp, r7
 8001010:	b002      	add	sp, #8
 8001012:	bd80      	pop	{r7, pc}

08001014 <SPI_OVR_handler>:

static void SPI_OVR_handler(SPI_Handle_t *pSPIhandle){
 8001014:	b580      	push	{r7, lr}
 8001016:	b084      	sub	sp, #16
 8001018:	af00      	add	r7, sp, #0
 800101a:	6078      	str	r0, [r7, #4]
	//Clearing OVR bit is done by a read access to the SPI_DR register followed by a read access to the SPI_SR register
	//if the error happens during transmission,as this error is related to RXFIFO,we won't clear it here. If so, the app will do it
	if (pSPIhandle->SPI_Comm.TX_state != SPI_DURING_TX){ //clear
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	7d1b      	ldrb	r3, [r3, #20]
 8001020:	2b01      	cmp	r3, #1
 8001022:	d007      	beq.n	8001034 <SPI_OVR_handler+0x20>
		uint32_t reading; //maybe with uint8_t enough to read DR and SR?
		reading = pSPIhandle->pSPI->SPI_DR;
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	681b      	ldr	r3, [r3, #0]
 8001028:	68db      	ldr	r3, [r3, #12]
 800102a:	60fb      	str	r3, [r7, #12]
		reading = pSPIhandle->pSPI->SPI_SR;
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	681b      	ldr	r3, [r3, #0]
 8001030:	689b      	ldr	r3, [r3, #8]
 8001032:	60fb      	str	r3, [r7, #12]
	}
	//inform the main application
	SPI_App_Callback(pSPIhandle,SPI_OVR_EVENT);
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	2103      	movs	r1, #3
 8001038:	0018      	movs	r0, r3
 800103a:	f000 f844 	bl	80010c6 <SPI_App_Callback>
}
 800103e:	46c0      	nop			; (mov r8, r8)
 8001040:	46bd      	mov	sp, r7
 8001042:	b004      	add	sp, #16
 8001044:	bd80      	pop	{r7, pc}

08001046 <SPI_Send>:

/*Send or read data (through interrupts, not polling). Master always starts communication */
void SPI_Send(SPI_Handle_t *pSPIhandle, uint8_t *pTXbuffer, uint32_t length){
 8001046:	b580      	push	{r7, lr}
 8001048:	b084      	sub	sp, #16
 800104a:	af00      	add	r7, sp, #0
 800104c:	60f8      	str	r0, [r7, #12]
 800104e:	60b9      	str	r1, [r7, #8]
 8001050:	607a      	str	r2, [r7, #4]
	//set TX state as busy (SPI_DURING_TX) and configure the transmission
	if (pSPIhandle->SPI_Comm.TX_state != SPI_DURING_TX){
 8001052:	68fb      	ldr	r3, [r7, #12]
 8001054:	7d1b      	ldrb	r3, [r3, #20]
 8001056:	2b01      	cmp	r3, #1
 8001058:	d010      	beq.n	800107c <SPI_Send+0x36>
		pSPIhandle->SPI_Comm.TX_state = SPI_DURING_TX;
 800105a:	68fb      	ldr	r3, [r7, #12]
 800105c:	2201      	movs	r2, #1
 800105e:	751a      	strb	r2, [r3, #20]
		pSPIhandle->SPI_Comm.TX_buffer = pTXbuffer;
 8001060:	68fb      	ldr	r3, [r7, #12]
 8001062:	68ba      	ldr	r2, [r7, #8]
 8001064:	611a      	str	r2, [r3, #16]
		pSPIhandle->SPI_Comm.TX_length = length;
 8001066:	68fb      	ldr	r3, [r7, #12]
 8001068:	687a      	ldr	r2, [r7, #4]
 800106a:	60da      	str	r2, [r3, #12]
		pSPIhandle->pSPI->SPI_CR2 |= (1 << SPI_CR2_TXEIE);//enable the TX interrupt to start transmission
 800106c:	68fb      	ldr	r3, [r7, #12]
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	685a      	ldr	r2, [r3, #4]
 8001072:	68fb      	ldr	r3, [r7, #12]
 8001074:	681b      	ldr	r3, [r3, #0]
 8001076:	2180      	movs	r1, #128	; 0x80
 8001078:	430a      	orrs	r2, r1
 800107a:	605a      	str	r2, [r3, #4]
	}
}
 800107c:	46c0      	nop			; (mov r8, r8)
 800107e:	46bd      	mov	sp, r7
 8001080:	b004      	add	sp, #16
 8001082:	bd80      	pop	{r7, pc}

08001084 <SPI_Read>:
void SPI_Read(SPI_Handle_t *pSPIhandle, volatile uint8_t *pRXbuffer, uint32_t length){
 8001084:	b580      	push	{r7, lr}
 8001086:	b084      	sub	sp, #16
 8001088:	af00      	add	r7, sp, #0
 800108a:	60f8      	str	r0, [r7, #12]
 800108c:	60b9      	str	r1, [r7, #8]
 800108e:	607a      	str	r2, [r7, #4]
	//set RX state as busy (SPI_DURING_RX) and configure the reading process (DR fetches from RX buffer).
	if (pSPIhandle->SPI_Comm.RX_state != SPI_DURING_RX){
 8001090:	68fb      	ldr	r3, [r7, #12]
 8001092:	2220      	movs	r2, #32
 8001094:	5c9b      	ldrb	r3, [r3, r2]
 8001096:	2b01      	cmp	r3, #1
 8001098:	d011      	beq.n	80010be <SPI_Read+0x3a>
		pSPIhandle->SPI_Comm.RX_state = SPI_DURING_RX;
 800109a:	68fb      	ldr	r3, [r7, #12]
 800109c:	2220      	movs	r2, #32
 800109e:	2101      	movs	r1, #1
 80010a0:	5499      	strb	r1, [r3, r2]
		pSPIhandle->SPI_Comm.RX_buffer = pRXbuffer;
 80010a2:	68fb      	ldr	r3, [r7, #12]
 80010a4:	68ba      	ldr	r2, [r7, #8]
 80010a6:	61da      	str	r2, [r3, #28]
		pSPIhandle->SPI_Comm.RX_length = length;
 80010a8:	68fb      	ldr	r3, [r7, #12]
 80010aa:	687a      	ldr	r2, [r7, #4]
 80010ac:	619a      	str	r2, [r3, #24]
		pSPIhandle->pSPI->SPI_CR2 |= (1 << SPI_CR2_RXNEIE);//enable the RX interrupt to start reception
 80010ae:	68fb      	ldr	r3, [r7, #12]
 80010b0:	681b      	ldr	r3, [r3, #0]
 80010b2:	685a      	ldr	r2, [r3, #4]
 80010b4:	68fb      	ldr	r3, [r7, #12]
 80010b6:	681b      	ldr	r3, [r3, #0]
 80010b8:	2140      	movs	r1, #64	; 0x40
 80010ba:	430a      	orrs	r2, r1
 80010bc:	605a      	str	r2, [r3, #4]
	}
}
 80010be:	46c0      	nop			; (mov r8, r8)
 80010c0:	46bd      	mov	sp, r7
 80010c2:	b004      	add	sp, #16
 80010c4:	bd80      	pop	{r7, pc}

080010c6 <SPI_App_Callback>:

/*Callback to application */
__attribute__((weak)) void SPI_App_Callback(SPI_Handle_t *pSPIhandle,uint8_t Event){
 80010c6:	b580      	push	{r7, lr}
 80010c8:	b082      	sub	sp, #8
 80010ca:	af00      	add	r7, sp, #0
 80010cc:	6078      	str	r0, [r7, #4]
 80010ce:	000a      	movs	r2, r1
 80010d0:	1cfb      	adds	r3, r7, #3
 80010d2:	701a      	strb	r2, [r3, #0]
	//This function will be implemented in every particular application. Thus, the weak attribute
}
 80010d4:	46c0      	nop			; (mov r8, r8)
 80010d6:	46bd      	mov	sp, r7
 80010d8:	b002      	add	sp, #8
 80010da:	bd80      	pop	{r7, pc}

080010dc <__libc_init_array>:
 80010dc:	b570      	push	{r4, r5, r6, lr}
 80010de:	2600      	movs	r6, #0
 80010e0:	4d0c      	ldr	r5, [pc, #48]	; (8001114 <__libc_init_array+0x38>)
 80010e2:	4c0d      	ldr	r4, [pc, #52]	; (8001118 <__libc_init_array+0x3c>)
 80010e4:	1b64      	subs	r4, r4, r5
 80010e6:	10a4      	asrs	r4, r4, #2
 80010e8:	42a6      	cmp	r6, r4
 80010ea:	d109      	bne.n	8001100 <__libc_init_array+0x24>
 80010ec:	2600      	movs	r6, #0
 80010ee:	f000 f821 	bl	8001134 <_init>
 80010f2:	4d0a      	ldr	r5, [pc, #40]	; (800111c <__libc_init_array+0x40>)
 80010f4:	4c0a      	ldr	r4, [pc, #40]	; (8001120 <__libc_init_array+0x44>)
 80010f6:	1b64      	subs	r4, r4, r5
 80010f8:	10a4      	asrs	r4, r4, #2
 80010fa:	42a6      	cmp	r6, r4
 80010fc:	d105      	bne.n	800110a <__libc_init_array+0x2e>
 80010fe:	bd70      	pop	{r4, r5, r6, pc}
 8001100:	00b3      	lsls	r3, r6, #2
 8001102:	58eb      	ldr	r3, [r5, r3]
 8001104:	4798      	blx	r3
 8001106:	3601      	adds	r6, #1
 8001108:	e7ee      	b.n	80010e8 <__libc_init_array+0xc>
 800110a:	00b3      	lsls	r3, r6, #2
 800110c:	58eb      	ldr	r3, [r5, r3]
 800110e:	4798      	blx	r3
 8001110:	3601      	adds	r6, #1
 8001112:	e7f2      	b.n	80010fa <__libc_init_array+0x1e>
 8001114:	08001170 	.word	0x08001170
 8001118:	08001170 	.word	0x08001170
 800111c:	08001170 	.word	0x08001170
 8001120:	08001174 	.word	0x08001174

08001124 <memset>:
 8001124:	0003      	movs	r3, r0
 8001126:	1882      	adds	r2, r0, r2
 8001128:	4293      	cmp	r3, r2
 800112a:	d100      	bne.n	800112e <memset+0xa>
 800112c:	4770      	bx	lr
 800112e:	7019      	strb	r1, [r3, #0]
 8001130:	3301      	adds	r3, #1
 8001132:	e7f9      	b.n	8001128 <memset+0x4>

08001134 <_init>:
 8001134:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001136:	46c0      	nop			; (mov r8, r8)
 8001138:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800113a:	bc08      	pop	{r3}
 800113c:	469e      	mov	lr, r3
 800113e:	4770      	bx	lr

08001140 <_fini>:
 8001140:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001142:	46c0      	nop			; (mov r8, r8)
 8001144:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001146:	bc08      	pop	{r3}
 8001148:	469e      	mov	lr, r3
 800114a:	4770      	bx	lr
