{
  "Top": "TrellisBuilder",
  "RtlTop": "TrellisBuilder",
  "RtlPrefix": "",
  "RtlSubPrefix": "TrellisBuilder_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_none",
  "ResetStyle": "control",
  "Target": {
    "Family": "virtex7",
    "Device": "xc7vx485t",
    "Package": "-ffg1761",
    "Speed": "-3",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "In_EncodeStream": {
      "index": "0",
      "direction": "in",
      "srcType": "ap_uint<264>",
      "srcSize": "512",
      "hwRefs": [{
          "type": "port",
          "interface": "In_EncodeStream",
          "name": "In_EncodeStream",
          "usage": "data",
          "direction": "in"
        }]
    },
    "Outdecode": {
      "index": "1",
      "direction": "inout",
      "srcType": "ap_uint<88>&",
      "srcSize": "128",
      "hwRefs": [
        {
          "type": "port",
          "interface": "Outdecode_i",
          "name": "Outdecode_i",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "Outdecode_o",
          "name": "Outdecode_o",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "Outdecode_o_ap_vld",
          "name": "Outdecode_o_ap_vld",
          "usage": "control",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -output=C:\/Xilinx\/Decoder",
      "config_export -rtl=verilog",
      "config_export -vivado_clock=10"
    ],
    "DirectiveTcl": [
      "set_directive_interface -mode ap_ctrl_none \"TrellisBuilder\"",
      "set_directive_array_partition -type complete -dim 1 \"TrellisBuilder\" choice",
      "set_directive_array_partition -type complete -dim 2 \"TrellisBuilder\" choice",
      "set_directive_array_partition -type complete -dim 1 \"TrellisBuilder\" ppMT",
      "set_directive_array_partition -type block -factor 16 -dim 2 \"TrellisBuilder\" ppMT",
      "set_directive_array_partition -type complete -dim 1 \"TrellisBuilder\" prevState",
      "set_directive_array_partition -type block -factor 16 -dim 2 \"TrellisBuilder\" prevState",
      "set_directive_unroll \"TrellisBuilder\/move\"",
      "set_directive_unroll \"TrellisBuilder\/findStartState\"",
      "set_directive_top -name TrellisBuilder \"TrellisBuilder\"",
      "set_directive_top TrellisBuilder -name TrellisBuilder"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "TrellisBuilder"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "11",
    "Uncertainty": "2.97",
    "IsCombinational": "0",
    "II": "101",
    "Latency": "100"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 11.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "TrellisBuilder",
    "Version": "1.0",
    "DisplayName": "Trellisbuilder",
    "Revision": "2112566758",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_TrellisBuilder_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/Decoder.cpp"],
    "Vhdl": [
      "impl\/vhdl\/TrellisBuilder_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/TrellisBuilder_mux_21_6_1_1.vhd",
      "impl\/vhdl\/TrellisBuilder_mux_42_6_1_1.vhd",
      "impl\/vhdl\/TrellisBuilder_mux_83_1_1_1.vhd",
      "impl\/vhdl\/TrellisBuilder_mux_97_1_1_1.vhd",
      "impl\/vhdl\/TrellisBuilder_mux_877_6_1_1.vhd",
      "impl\/vhdl\/TrellisBuilder_TrellisBuilder_Pipeline_TrellisLoop.vhd",
      "impl\/vhdl\/TrellisBuilder_TrellisBuilder_Pipeline_VITIS_LOOP_1452_1.vhd",
      "impl\/vhdl\/TrellisBuilder.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/TrellisBuilder_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/TrellisBuilder_mux_21_6_1_1.v",
      "impl\/verilog\/TrellisBuilder_mux_42_6_1_1.v",
      "impl\/verilog\/TrellisBuilder_mux_83_1_1_1.v",
      "impl\/verilog\/TrellisBuilder_mux_97_1_1_1.v",
      "impl\/verilog\/TrellisBuilder_mux_877_6_1_1.v",
      "impl\/verilog\/TrellisBuilder_TrellisBuilder_Pipeline_TrellisLoop.v",
      "impl\/verilog\/TrellisBuilder_TrellisBuilder_Pipeline_VITIS_LOOP_1452_1.v",
      "impl\/verilog\/TrellisBuilder.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/TrellisBuilder.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "In_EncodeStream": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "264",
      "portMap": {"In_EncodeStream": "DATA"},
      "ports": ["In_EncodeStream"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "In_EncodeStream"
        }]
    },
    "Outdecode_i": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_ovld",
      "mode": "slave",
      "dataWidth": "88",
      "portMap": {"Outdecode_i": "DATA"},
      "ports": ["Outdecode_i"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "Outdecode"
        }]
    },
    "Outdecode_o": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_ovld",
      "mode": "master",
      "dataWidth": "88",
      "portMap": {"Outdecode_o": "DATA"},
      "ports": ["Outdecode_o"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "Outdecode"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "In_EncodeStream": {
      "dir": "in",
      "width": "264"
    },
    "Outdecode_i": {
      "dir": "in",
      "width": "88"
    },
    "Outdecode_o": {
      "dir": "out",
      "width": "88"
    },
    "Outdecode_o_ap_vld": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "TrellisBuilder",
      "Instances": [
        {
          "ModuleName": "TrellisBuilder_Pipeline_TrellisLoop",
          "InstanceName": "grp_TrellisBuilder_Pipeline_TrellisLoop_fu_609"
        },
        {
          "ModuleName": "TrellisBuilder_Pipeline_VITIS_LOOP_1452_1",
          "InstanceName": "grp_TrellisBuilder_Pipeline_VITIS_LOOP_1452_1_fu_711"
        }
      ]
    },
    "Info": {
      "TrellisBuilder_Pipeline_TrellisLoop": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "TrellisBuilder_Pipeline_VITIS_LOOP_1452_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "TrellisBuilder": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "TrellisBuilder_Pipeline_TrellisLoop": {
        "Latency": {
          "LatencyBest": "10",
          "LatencyAvg": "10",
          "LatencyWorst": "10",
          "PipelineII": "10",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "11.00",
          "Uncertainty": "2.97",
          "Estimate": "7.766"
        },
        "Loops": [{
            "Name": "TrellisLoop",
            "TripCount": "8",
            "Latency": "8",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "279",
          "AVAIL_FF": "607200",
          "UTIL_FF": "~0",
          "LUT": "6664",
          "AVAIL_LUT": "303600",
          "UTIL_LUT": "2",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2060",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "2800",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "TrellisBuilder_Pipeline_VITIS_LOOP_1452_1": {
        "Latency": {
          "LatencyBest": "86",
          "LatencyAvg": "86",
          "LatencyWorst": "86",
          "PipelineII": "86",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "11.00",
          "Uncertainty": "2.97",
          "Estimate": "6.615"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_1452_1",
            "TripCount": "84",
            "Latency": "84",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "1265",
          "AVAIL_FF": "607200",
          "UTIL_FF": "~0",
          "LUT": "1961",
          "AVAIL_LUT": "303600",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2060",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "2800",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "TrellisBuilder": {
        "Latency": {
          "LatencyBest": "100",
          "LatencyAvg": "100",
          "LatencyWorst": "100",
          "PipelineII": "101",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "11.00",
          "Uncertainty": "2.97",
          "Estimate": "7.766"
        },
        "Area": {
          "FF": "1642",
          "AVAIL_FF": "607200",
          "UTIL_FF": "~0",
          "LUT": "8683",
          "AVAIL_LUT": "303600",
          "UTIL_LUT": "2",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2060",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "2800",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2022-06-26 16:58:14 +0100",
    "ToolName": "vitis_hls",
    "ToolVersion": "2022.1"
  }
}
