$date
	Mon Aug 18 23:39:19 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_seq_detect_mealy $end
$var wire 1 ! y $end
$var reg 1 " clk $end
$var reg 1 # din $end
$var reg 1 $ rst $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 # din $end
$var wire 1 $ rst $end
$var wire 1 ! y $end
$var parameter 32 % sel_0 $end
$var parameter 32 & sel_1 $end
$var parameter 32 ' sel_11 $end
$var parameter 32 ( sel_110 $end
$var reg 2 ) next_state [1:0] $end
$var reg 2 * pres_state [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b11 (
b10 '
b1 &
b0 %
$end
#0
$dumpvars
bx *
b0 )
1$
0#
0"
0!
$end
#5000
b0 *
1"
#10000
0"
#15000
b1 )
1#
0$
1"
#20000
0"
#25000
b10 )
b1 *
1"
#30000
0"
#35000
b10 *
b11 )
0#
1"
#40000
0"
#45000
1!
b11 *
b1 )
1#
1"
#50000
0"
#55000
b1 *
0!
b0 )
0#
1"
#60000
0"
#65000
b0 *
b1 )
1#
1"
#70000
0"
#75000
b10 )
b1 *
1"
#80000
0"
#85000
b10 *
b11 )
0#
1"
#90000
0"
#95000
1!
b11 *
b1 )
1#
1"
#100000
0"
#105000
b10 )
0!
b1 *
1"
#110000
0"
#115000
b10 *
b11 )
0#
1"
#120000
0"
#125000
1!
b11 *
b1 )
1#
1"
#130000
0"
#135000
b1 *
0!
b0 )
0#
1"
#140000
0"
#145000
b0 *
1"
#150000
0"
#155000
b1 )
1#
1"
#160000
0"
#165000
b10 )
b1 *
1"
#170000
0"
#175000
b10 *
b11 )
0#
1"
#180000
0"
#185000
1!
b11 *
b1 )
1#
1"
#190000
0"
#195000
b10 )
0!
b1 *
1"
#200000
0"
#205000
b10 *
b11 )
0#
1"
#210000
0"
#215000
1!
b11 *
b1 )
1#
1"
#220000
0"
#225000
b10 )
0!
b1 *
1"
#230000
0"
#235000
b10 *
1"
#240000
0"
#245000
1"
#250000
0"
#255000
1"
#260000
0"
#265000
b11 )
0#
1"
#270000
0"
#275000
1!
b11 *
b1 )
1#
1"
#280000
0"
#285000
b10 )
0!
b1 *
1"
#290000
0"
#295000
b10 *
1"
#300000
0"
#305000
1"
