#! /usr/remote/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x291a770 .scope module, "jumptest" "jumptest" 2 21;
 .timescale 0 0;
v0x2968f00_0 .net "PC", 31 0, v0x2968510_0;  1 drivers
v0x2969030_0 .var "PCCon", 31 0;
v0x2969140_0 .var "PCPlus4", 31 0;
v0x29691e0_0 .var "instr", 31 0;
v0x2969280_0 .var "jump", 0 0;
S_0x2917b10 .scope module, "j" "jump" 2 27, 2 1 0, S_0x291a770;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr"
    .port_info 1 /INPUT 32 "PCPlus4"
    .port_info 2 /INPUT 32 "PCCon"
    .port_info 3 /INPUT 1 "jump"
    .port_info 4 /OUTPUT 32 "PC"
v0x2968770_0 .net "PC", 31 0, v0x2968510_0;  alias, 1 drivers
v0x2968850_0 .net "PCCon", 31 0, v0x2969030_0;  1 drivers
v0x2968920_0 .var "PCHigh", 3 0;
v0x29689f0_0 .var "PCLow", 27 0;
v0x2968ad0_0 .var "PCNew", 31 0;
v0x2968be0_0 .net "PCPlus4", 31 0, v0x2969140_0;  1 drivers
v0x2968ca0_0 .net "instr", 31 0, v0x29691e0_0;  1 drivers
v0x2968d80_0 .net "jump", 0 0, v0x2969280_0;  1 drivers
E_0x285c680/0 .event edge, v0x2968920_0, v0x29689f0_0, v0x2968430_0, v0x2968be0_0;
E_0x285c680/1 .event edge, v0x2968ca0_0;
E_0x285c680 .event/or E_0x285c680/0, E_0x285c680/1;
S_0x29176d0 .scope module, "mux" "mux" 2 11, 3 1 0, S_0x2917b10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /OUTPUT 32 "out"
v0x2928190_0 .net "in1", 31 0, v0x2969030_0;  alias, 1 drivers
v0x2968430_0 .net "in2", 31 0, v0x2968ad0_0;  1 drivers
v0x2968510_0 .var "out", 31 0;
v0x2968600_0 .net "select", 0 0, v0x2969280_0;  alias, 1 drivers
E_0x293d3d0 .event edge, v0x2968600_0, v0x2928190_0, v0x2968430_0;
S_0x293b1d0 .scope module, "mux_5" "mux_5" 3 37;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1"
    .port_info 1 /INPUT 5 "in2"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /OUTPUT 5 "out"
o0x7f428d304348 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x2969420_0 .net "in1", 4 0, o0x7f428d304348;  0 drivers
o0x7f428d304378 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x2969520_0 .net "in2", 4 0, o0x7f428d304378;  0 drivers
v0x2969600_0 .var "out", 4 0;
o0x7f428d3043d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x29696c0_0 .net "select", 0 0, o0x7f428d3043d8;  0 drivers
E_0x29693c0 .event edge, v0x29696c0_0, v0x2969420_0, v0x2969520_0;
S_0x2928810 .scope module, "test_cpu" "test_cpu" 4 3;
 .timescale 0 0;
v0x2985b00_0 .var "clk", 0 0;
S_0x2969800 .scope module, "cpu" "cpu" 4 6, 5 16 0, S_0x2928810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
L_0x2986010 .functor AND 1, v0x296ac20_0, L_0x2985f20, C4<1>, C4<1>;
L_0x29862c0 .functor AND 1, v0x296ac20_0, L_0x2986220, C4<1>, C4<1>;
v0x2981110_0 .net "ALUControlD", 2 0, v0x296ab40_0;  1 drivers
v0x2981240_0 .net "ALUControlE", 2 0, v0x296d3e0_0;  1 drivers
v0x2981350_0 .net "ALUOutE", 31 0, v0x296a2e0_0;  1 drivers
v0x2981440_0 .net "ALUOutM", 31 0, v0x2977930_0;  1 drivers
v0x2981500_0 .net "ALUOutW", 31 0, v0x297fd60_0;  1 drivers
v0x2981660_0 .net "ALUSrcD", 0 0, v0x296aa60_0;  1 drivers
v0x2981750_0 .net "ALUSrcE", 0 0, v0x296d670_0;  1 drivers
v0x2981840_0 .net "BranchD", 0 0, v0x296ac20_0;  1 drivers
v0x29818e0_0 .net "EqualD1", 31 0, v0x297bb90_0;  1 drivers
v0x2981a30_0 .net "EqualD2", 31 0, v0x297c200_0;  1 drivers
v0x2981ad0_0 .net "FlushE", 0 0, v0x29702e0_0;  1 drivers
v0x2981b70_0 .net "ForwardAD", 0 0, v0x29703a0_0;  1 drivers
v0x2981c60_0 .net "ForwardAE", 1 0, v0x2970470_0;  1 drivers
v0x2981d50_0 .net "ForwardBD", 0 0, v0x2970510_0;  1 drivers
v0x2981e40_0 .net "ForwardBE", 1 0, v0x2970620_0;  1 drivers
v0x2981f50_0 .net "Jump", 0 0, v0x296acf0_0;  1 drivers
v0x2981ff0_0 .net "JumpLinkD", 0 0, v0x296adb0_0;  1 drivers
v0x29821a0_0 .net "JumpLinkE", 0 0, v0x296db50_0;  1 drivers
v0x2982290_0 .net "JumpLinkM", 0 0, v0x2977c40_0;  1 drivers
v0x2982380_0 .net "JumpLinkW", 0 0, v0x2980090_0;  1 drivers
v0x2982470_0 .net "JumpRegister", 0 0, v0x296aec0_0;  1 drivers
v0x2982510_0 .net "MemRead", 0 0, v0x296af80_0;  1 drivers
v0x2982600_0 .net "MemWriteD", 0 0, v0x296b100_0;  1 drivers
v0x29826f0_0 .net "MemWriteE", 0 0, v0x296e070_0;  1 drivers
v0x29827e0_0 .net "MemWriteM", 0 0, v0x29780c0_0;  1 drivers
v0x29828d0_0 .net "MemtoRegD", 0 0, v0x296b040_0;  1 drivers
v0x29829c0_0 .net "MemtoRegE", 0 0, v0x296dd60_0;  1 drivers
v0x2982a60_0 .net "MemtoRegM", 0 0, v0x2977eb0_0;  1 drivers
v0x2982b00_0 .net "MemtoRegW", 0 0, v0x2980330_0;  1 drivers
v0x2982bf0_0 .net "PC", 31 0, v0x297de30_0;  1 drivers
v0x2982ce0_0 .net "PCBranchD", 31 0, v0x29790d0_0;  1 drivers
v0x2982dd0_0 .net "PCCon", 31 0, v0x297c900_0;  1 drivers
v0x2982e90_0 .net "PCConnn", 31 0, v0x2976920_0;  1 drivers
v0x29820b0_0 .net "PCF", 31 0, v0x29727e0_0;  1 drivers
v0x2983190_0 .net "PCPlus4D", 31 0, v0x2971f70_0;  1 drivers
v0x29832c0_0 .net "PCPlus4E", 31 0, v0x296e270_0;  1 drivers
v0x2983380_0 .net "PCPlus4F", 31 0, v0x2969e00_0;  1 drivers
v0x2983440_0 .net "PCPlus4M", 31 0, v0x2978320_0;  1 drivers
v0x2983550_0 .net "PCPlus4W", 31 0, v0x2980560_0;  1 drivers
v0x2983660_0 .net "RD1_D", 31 0, L_0x2985d50;  1 drivers
v0x29837b0_0 .net "RD1_E", 31 0, v0x296e5f0_0;  1 drivers
v0x2983870_0 .net "RD2_D", 31 0, L_0x29865d0;  1 drivers
v0x2983930_0 .net "RD2_E", 31 0, v0x296e890_0;  1 drivers
v0x2983a40_0 .net "RdD", 4 0, L_0x2985cb0;  1 drivers
v0x2983b00_0 .net "RdE", 4 0, v0x296ea50_0;  1 drivers
v0x2983bf0_0 .net "ReadDataM", 31 0, L_0x2996cb0;  1 drivers
v0x2983d00_0 .net "ReadDataW", 31 0, v0x29807e0_0;  1 drivers
v0x2983e10_0 .net "RegDstD", 1 0, v0x296b250_0;  1 drivers
v0x2983f20_0 .net "RegDstE", 1 0, v0x296ed00_0;  1 drivers
v0x2984030_0 .net "RegWriteD", 0 0, v0x296b330_0;  1 drivers
v0x2984120_0 .net "RegWriteE", 0 0, v0x296f050_0;  1 drivers
v0x29841c0_0 .net "RegWriteM", 0 0, v0x2978630_0;  1 drivers
v0x2984260_0 .net "RegWriteW", 0 0, v0x2980b00_0;  1 drivers
v0x2984300_0 .net "ResultW", 31 0, v0x297d6d0_0;  1 drivers
v0x2984450_0 .net "ResultWCon", 31 0, v0x297cfe0_0;  1 drivers
v0x2984510_0 .net "RsD", 4 0, L_0x2985de0;  1 drivers
v0x2984620_0 .net "RsE", 4 0, v0x296f2b0_0;  1 drivers
v0x2984730_0 .net "RtD", 4 0, L_0x2985e80;  1 drivers
v0x2984840_0 .net "RtE", 4 0, v0x296f550_0;  1 drivers
v0x2984900_0 .net "SignImmD", 31 0, v0x2979290_0;  1 drivers
v0x2984a10_0 .net "SignImmE", 31 0, v0x296f7f0_0;  1 drivers
v0x2984b20_0 .net "SrcAE", 31 0, v0x297a4e0_0;  1 drivers
v0x2984c30_0 .net "SrcBE", 31 0, v0x297b3f0_0;  1 drivers
v0x2984d40_0 .net "StallD", 0 0, v0x2970e60_0;  1 drivers
v0x2984e30_0 .net "StallF", 0 0, v0x2970f00_0;  1 drivers
v0x2982f30_0 .net "Std_Out", 31 0, L_0x2996ae0;  1 drivers
v0x297edf0_4 .array/port v0x297edf0, 4;
v0x2983040_0 .net "Std_Out_Address", 31 0, v0x297edf0_4;  1 drivers
v0x29852e0_0 .net "Syscall_Info", 31 0, L_0x29866d0;  1 drivers
v0x2985380_0 .net "WriteDataE", 31 0, v0x297acd0_0;  1 drivers
v0x2985420_0 .net "WriteDataM", 31 0, v0x2978850_0;  1 drivers
v0x2985510_0 .net "WriteRegE", 4 0, v0x2979c70_0;  1 drivers
v0x29855b0_0 .net "WriteRegM", 4 0, v0x2978af0_0;  1 drivers
v0x2985650_0 .net "WriteRegW", 4 0, v0x2980da0_0;  1 drivers
v0x29856f0_0 .net *"_s12", 0 0, L_0x2986220;  1 drivers
v0x2985790_0 .net *"_s6", 0 0, L_0x2985f20;  1 drivers
v0x2985830_0 .net "clk", 0 0, v0x2985b00_0;  1 drivers
v0x29858d0_0 .net "instrD", 31 0, v0x2971d70_0;  1 drivers
v0x2985970_0 .net "instrF", 31 0, L_0x2986110;  1 drivers
v0x2985a60_0 .var "thirtyone", 4 0;
L_0x2985cb0 .part v0x2971d70_0, 11, 5;
L_0x2985de0 .part v0x2971d70_0, 21, 5;
L_0x2985e80 .part v0x2971d70_0, 16, 5;
L_0x2985f20 .cmp/eq 32, v0x297bb90_0, v0x297c200_0;
L_0x2986180 .part v0x29727e0_0, 2, 30;
L_0x2986220 .cmp/eq 32, v0x297bb90_0, v0x297c200_0;
L_0x29867b0 .part v0x2971d70_0, 21, 5;
L_0x2986850 .part v0x2971d70_0, 16, 5;
L_0x29868f0 .part v0x2971d70_0, 0, 16;
S_0x2969a30 .scope module, "add4" "add4" 5 169, 6 1 0, S_0x2969800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "inval"
    .port_info 1 /OUTPUT 32 "outval"
v0x2969d00_0 .net "inval", 31 0, v0x29727e0_0;  alias, 1 drivers
v0x2969e00_0 .var "outval", 31 0;
E_0x2969c80 .event edge, v0x2969d00_0;
S_0x2969f40 .scope module, "alu" "ALU" 5 275, 7 1 0, S_0x2969800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "read_data_1"
    .port_info 1 /INPUT 32 "read_data_2_or_immediate"
    .port_info 2 /INPUT 3 "ALU_control"
    .port_info 3 /OUTPUT 32 "ALU_result"
v0x296a1e0_0 .net "ALU_control", 2 0, v0x296d3e0_0;  alias, 1 drivers
v0x296a2e0_0 .var "ALU_result", 31 0;
v0x296a3c0_0 .net "read_data_1", 31 0, v0x297a4e0_0;  alias, 1 drivers
v0x296a4b0_0 .net "read_data_2_or_immediate", 31 0, v0x297b3f0_0;  alias, 1 drivers
E_0x296a180 .event edge, v0x296a1e0_0, v0x296a3c0_0, v0x296a4b0_0;
S_0x296a640 .scope module, "control" "control" 5 182, 8 3 0, S_0x2969800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr"
    .port_info 1 /INPUT 32 "vreg"
    .port_info 2 /INPUT 32 "str"
    .port_info 3 /OUTPUT 2 "RegDst"
    .port_info 4 /OUTPUT 1 "Jump"
    .port_info 5 /OUTPUT 1 "Branch"
    .port_info 6 /OUTPUT 1 "MemRead"
    .port_info 7 /OUTPUT 1 "MemToReg"
    .port_info 8 /OUTPUT 3 "ALUop"
    .port_info 9 /OUTPUT 1 "RegWrite"
    .port_info 10 /OUTPUT 1 "ALUSrc"
    .port_info 11 /OUTPUT 1 "MemWrite"
    .port_info 12 /OUTPUT 1 "JumpLink"
    .port_info 13 /OUTPUT 1 "JumpReg"
v0x296aa60_0 .var "ALUSrc", 0 0;
v0x296ab40_0 .var "ALUop", 2 0;
v0x296ac20_0 .var "Branch", 0 0;
v0x296acf0_0 .var "Jump", 0 0;
v0x296adb0_0 .var "JumpLink", 0 0;
v0x296aec0_0 .var "JumpReg", 0 0;
v0x296af80_0 .var "MemRead", 0 0;
v0x296b040_0 .var "MemToReg", 0 0;
v0x296b100_0 .var "MemWrite", 0 0;
v0x296b250_0 .var "RegDst", 1 0;
v0x296b330_0 .var "RegWrite", 0 0;
v0x296b3f0_0 .net "funct", 5 0, L_0x2986420;  1 drivers
v0x296b4d0_0 .net "instr", 31 0, v0x2971d70_0;  alias, 1 drivers
v0x296b5b0_0 .net "opcode", 5 0, L_0x2986380;  1 drivers
v0x296b690_0 .net "str", 31 0, L_0x2996ae0;  alias, 1 drivers
v0x296b770_0 .net "vreg", 31 0, L_0x29866d0;  alias, 1 drivers
E_0x296a9f0/0 .event edge, v0x296b4d0_0, v0x296b5b0_0, v0x296b3f0_0, v0x296b770_0;
E_0x296a9f0/1 .event edge, v0x296b690_0;
E_0x296a9f0 .event/or E_0x296a9f0/0, E_0x296a9f0/1;
L_0x2986380 .part v0x2971d70_0, 26, 6;
L_0x2986420 .part v0x2971d70_0, 0, 6;
S_0x296ba90 .scope module, "dm" "data_memory" 5 300, 9 1 0, S_0x2969800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "address"
    .port_info 2 /INPUT 32 "write_data"
    .port_info 3 /INPUT 1 "mem_write"
    .port_info 4 /INPUT 1 "mem_read"
    .port_info 5 /INPUT 32 "std_out_address"
    .port_info 6 /OUTPUT 32 "read_data"
    .port_info 7 /OUTPUT 32 "std_out"
L_0x2996ae0 .functor BUFZ 32, L_0x2996da0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x296bdb0_0 .net *"_s0", 31 0, L_0x2986990;  1 drivers
L_0x7f428d2bb060 .functor BUFT 1, C4<00000000000100000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x296beb0_0 .net/2s *"_s10", 31 0, L_0x7f428d2bb060;  1 drivers
v0x296bf90_0 .net *"_s12", 31 0, L_0x2996e40;  1 drivers
L_0x7f428d2bb018 .functor BUFT 1, C4<00000000000100000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x296c050_0 .net/2s *"_s2", 31 0, L_0x7f428d2bb018;  1 drivers
v0x296c130_0 .net *"_s4", 31 0, L_0x2996a40;  1 drivers
v0x296c260_0 .net *"_s8", 31 0, L_0x2996da0;  1 drivers
v0x296c340_0 .net "address", 31 0, v0x2977930_0;  alias, 1 drivers
v0x296c420_0 .net "clk", 0 0, v0x2985b00_0;  alias, 1 drivers
v0x296c4e0_0 .net "mem_read", 0 0, v0x296af80_0;  alias, 1 drivers
v0x296c610_0 .net "mem_write", 0 0, v0x29780c0_0;  alias, 1 drivers
v0x296c6b0 .array "mymem", 1052672 1048576, 31 0;
v0x296c770_0 .net "read_data", 31 0, L_0x2996cb0;  alias, 1 drivers
v0x296c850_0 .net "std_out", 31 0, L_0x2996ae0;  alias, 1 drivers
v0x296c940_0 .net "std_out_address", 31 0, v0x297edf0_4;  alias, 1 drivers
v0x296ca00_0 .net "write_data", 31 0, v0x2978850_0;  alias, 1 drivers
E_0x296bd30 .event posedge, v0x296c420_0;
L_0x2986990 .array/port v0x296c6b0, L_0x2996a40;
L_0x2996a40 .arith/sub 32, v0x2977930_0, L_0x7f428d2bb018;
L_0x2996cb0 .functor MUXZ 32, L_0x2986990, v0x2978850_0, v0x29780c0_0, C4<>;
L_0x2996da0 .array/port v0x296c6b0, L_0x2996e40;
L_0x2996e40 .arith/sub 32, v0x297edf0_4, L_0x7f428d2bb060;
S_0x296cbe0 .scope module, "ex_reg" "ex_reg" 5 224, 10 1 0, S_0x2969800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "rd1d"
    .port_info 2 /INPUT 32 "rd2d"
    .port_info 3 /INPUT 32 "signimmd"
    .port_info 4 /INPUT 1 "flushe"
    .port_info 5 /INPUT 1 "regwrited"
    .port_info 6 /INPUT 1 "memtoregd"
    .port_info 7 /INPUT 1 "memwrited"
    .port_info 8 /INPUT 1 "alusrcd"
    .port_info 9 /INPUT 1 "branchd"
    .port_info 10 /INPUT 2 "regdstd"
    .port_info 11 /INPUT 3 "alucontrold"
    .port_info 12 /INPUT 5 "rsd"
    .port_info 13 /INPUT 5 "rtd"
    .port_info 14 /INPUT 5 "rdd"
    .port_info 15 /INPUT 32 "pcplus4d"
    .port_info 16 /INPUT 1 "jumplinkd"
    .port_info 17 /OUTPUT 1 "regwritee"
    .port_info 18 /OUTPUT 1 "memtorege"
    .port_info 19 /OUTPUT 1 "memwritee"
    .port_info 20 /OUTPUT 1 "alusrce"
    .port_info 21 /OUTPUT 2 "regdste"
    .port_info 22 /OUTPUT 3 "alucontrole"
    .port_info 23 /OUTPUT 32 "rd1e"
    .port_info 24 /OUTPUT 32 "rd2e"
    .port_info 25 /OUTPUT 32 "signimme"
    .port_info 26 /OUTPUT 5 "rse"
    .port_info 27 /OUTPUT 5 "rte"
    .port_info 28 /OUTPUT 5 "rde"
    .port_info 29 /OUTPUT 32 "pcplus4e"
    .port_info 30 /OUTPUT 1 "jumplinke"
v0x296d220_0 .var "alucontrol", 2 0;
v0x296d320_0 .net "alucontrold", 2 0, v0x296ab40_0;  alias, 1 drivers
v0x296d3e0_0 .var "alucontrole", 2 0;
v0x296d4e0_0 .var "alusrc", 0 0;
v0x296d580_0 .net "alusrcd", 0 0, v0x296aa60_0;  alias, 1 drivers
v0x296d670_0 .var "alusrce", 0 0;
v0x296d710_0 .net "branchd", 0 0, v0x296ac20_0;  alias, 1 drivers
v0x296d7e0_0 .net "clk", 0 0, v0x2985b00_0;  alias, 1 drivers
v0x296d8b0_0 .net "flushe", 0 0, v0x29702e0_0;  alias, 1 drivers
v0x296d9e0_0 .var "jumplink", 0 0;
v0x296da80_0 .net "jumplinkd", 0 0, v0x296adb0_0;  alias, 1 drivers
v0x296db50_0 .var "jumplinke", 0 0;
v0x296dbf0_0 .var "memtoreg", 0 0;
v0x296dc90_0 .net "memtoregd", 0 0, v0x296b040_0;  alias, 1 drivers
v0x296dd60_0 .var "memtorege", 0 0;
v0x296de00_0 .var "memwrite", 0 0;
v0x296dec0_0 .net "memwrited", 0 0, v0x296b100_0;  alias, 1 drivers
v0x296e070_0 .var "memwritee", 0 0;
v0x296e110_0 .var "pcplus4", 31 0;
v0x296e1b0_0 .net "pcplus4d", 31 0, v0x2971f70_0;  alias, 1 drivers
v0x296e270_0 .var "pcplus4e", 31 0;
v0x296e350_0 .var "rd", 4 0;
v0x296e430_0 .var "rd1", 31 0;
v0x296e510_0 .net "rd1d", 31 0, L_0x2985d50;  alias, 1 drivers
v0x296e5f0_0 .var "rd1e", 31 0;
v0x296e6d0_0 .var "rd2", 31 0;
v0x296e7b0_0 .net "rd2d", 31 0, L_0x29865d0;  alias, 1 drivers
v0x296e890_0 .var "rd2e", 31 0;
v0x296e970_0 .net "rdd", 4 0, L_0x2985cb0;  alias, 1 drivers
v0x296ea50_0 .var "rde", 4 0;
v0x296eb30_0 .var "regdst", 1 0;
v0x296ec10_0 .net "regdstd", 1 0, v0x296b250_0;  alias, 1 drivers
v0x296ed00_0 .var "regdste", 1 0;
v0x296df80_0 .var "regwrite", 0 0;
v0x296efb0_0 .net "regwrited", 0 0, v0x296b330_0;  alias, 1 drivers
v0x296f050_0 .var "regwritee", 0 0;
v0x296f0f0_0 .var "rs", 4 0;
v0x296f1d0_0 .net "rsd", 4 0, L_0x2985de0;  alias, 1 drivers
v0x296f2b0_0 .var "rse", 4 0;
v0x296f390_0 .var "rt", 4 0;
v0x296f470_0 .net "rtd", 4 0, L_0x2985e80;  alias, 1 drivers
v0x296f550_0 .var "rte", 4 0;
v0x296f630_0 .var "signimm", 31 0;
v0x296f710_0 .net "signimmd", 31 0, v0x2979290_0;  alias, 1 drivers
v0x296f7f0_0 .var "signimme", 31 0;
E_0x296d1a0 .event negedge, v0x296c420_0;
S_0x296fdb0 .scope module, "hazard" "hazard" 5 339, 11 4 0, S_0x2969800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "BranchD"
    .port_info 1 /INPUT 1 "MemtoRegE"
    .port_info 2 /INPUT 1 "RegWriteE"
    .port_info 3 /INPUT 1 "MemtoRegM"
    .port_info 4 /INPUT 1 "RegWriteM"
    .port_info 5 /INPUT 1 "RegWriteW"
    .port_info 6 /INPUT 5 "RsD"
    .port_info 7 /INPUT 5 "RtD"
    .port_info 8 /INPUT 5 "RsE"
    .port_info 9 /INPUT 5 "RtE"
    .port_info 10 /INPUT 5 "WriteRegE"
    .port_info 11 /INPUT 5 "WriteRegM"
    .port_info 12 /INPUT 5 "WriteRegW"
    .port_info 13 /OUTPUT 1 "StallF"
    .port_info 14 /OUTPUT 1 "StallD"
    .port_info 15 /OUTPUT 1 "ForwardAD"
    .port_info 16 /OUTPUT 1 "ForwardBD"
    .port_info 17 /OUTPUT 1 "FlushE"
    .port_info 18 /OUTPUT 2 "ForwardAE"
    .port_info 19 /OUTPUT 2 "ForwardBE"
v0x29701d0_0 .net "BranchD", 0 0, v0x296ac20_0;  alias, 1 drivers
v0x29702e0_0 .var "FlushE", 0 0;
v0x29703a0_0 .var "ForwardAD", 0 0;
v0x2970470_0 .var "ForwardAE", 1 0;
v0x2970510_0 .var "ForwardBD", 0 0;
v0x2970620_0 .var "ForwardBE", 1 0;
v0x2970700_0 .net "MemtoRegE", 0 0, v0x296dd60_0;  alias, 1 drivers
v0x29707a0_0 .net "MemtoRegM", 0 0, v0x2977eb0_0;  alias, 1 drivers
v0x2970840_0 .net "RegWriteE", 0 0, v0x296f050_0;  alias, 1 drivers
v0x29709a0_0 .net "RegWriteM", 0 0, v0x2978630_0;  alias, 1 drivers
v0x2970a40_0 .net "RegWriteW", 0 0, v0x2980b00_0;  alias, 1 drivers
v0x2970b00_0 .net "RsD", 4 0, L_0x2985de0;  alias, 1 drivers
v0x2970bf0_0 .net "RsE", 4 0, v0x296f2b0_0;  alias, 1 drivers
v0x2970cc0_0 .net "RtD", 4 0, L_0x2985e80;  alias, 1 drivers
v0x2970d90_0 .net "RtE", 4 0, v0x296f550_0;  alias, 1 drivers
v0x2970e60_0 .var "StallD", 0 0;
v0x2970f00_0 .var "StallF", 0 0;
v0x29710b0_0 .net "WriteRegE", 4 0, v0x2979c70_0;  alias, 1 drivers
v0x2971150_0 .net "WriteRegM", 4 0, v0x2978af0_0;  alias, 1 drivers
v0x2971210_0 .net "WriteRegW", 4 0, v0x2980da0_0;  alias, 1 drivers
v0x29712f0_0 .var "branchstall", 0 0;
v0x29713b0_0 .var "branchstall_1", 0 0;
v0x2971470_0 .var "branchstall_2", 0 0;
v0x2971530_0 .var "lwstall", 0 0;
E_0x296ce60/0 .event edge, v0x296f550_0, v0x296f1d0_0, v0x296f470_0, v0x296dd60_0;
E_0x296ce60/1 .event edge, v0x296ac20_0, v0x296f050_0, v0x29710b0_0, v0x29707a0_0;
E_0x296ce60/2 .event edge, v0x2971150_0, v0x29713b0_0, v0x2971470_0, v0x2971530_0;
E_0x296ce60/3 .event edge, v0x29712f0_0, v0x29709a0_0, v0x296f2b0_0, v0x2971210_0;
E_0x296ce60/4 .event edge, v0x2970a40_0;
E_0x296ce60 .event/or E_0x296ce60/0, E_0x296ce60/1, E_0x296ce60/2, E_0x296ce60/3, E_0x296ce60/4;
S_0x2971920 .scope module, "id_reg" "id_reg" 5 174, 12 1 0, S_0x2969800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "pcp4f"
    .port_info 2 /INPUT 32 "rd"
    .port_info 3 /INPUT 1 "stalld"
    .port_info 4 /INPUT 1 "clr"
    .port_info 5 /OUTPUT 32 "instrD"
    .port_info 6 /OUTPUT 32 "pcp4D"
v0x2971b50_0 .net "clk", 0 0, v0x2985b00_0;  alias, 1 drivers
v0x2971bf0_0 .net "clr", 0 0, L_0x29862c0;  1 drivers
v0x2971cb0_0 .var "instr", 31 0;
v0x2971d70_0 .var "instrD", 31 0;
v0x2971e60_0 .var "pcp4", 31 0;
v0x2971f70_0 .var "pcp4D", 31 0;
v0x2972030_0 .net "pcp4f", 31 0, v0x2969e00_0;  alias, 1 drivers
v0x2972100_0 .net "rd", 31 0, L_0x2986110;  alias, 1 drivers
v0x29721c0_0 .net "stalld", 0 0, v0x2970e60_0;  alias, 1 drivers
S_0x2972420 .scope module, "if_reg" "if_reg" 5 162, 13 1 0, S_0x2969800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "pcadd"
    .port_info 2 /INPUT 1 "stallf"
    .port_info 3 /OUTPUT 32 "pcfetch"
v0x2972640_0 .net "clk", 0 0, v0x2985b00_0;  alias, 1 drivers
v0x2972700_0 .net "pcadd", 31 0, v0x297de30_0;  alias, 1 drivers
v0x29727e0_0 .var "pcfetch", 31 0;
v0x29728e0_0 .var "pcreg", 31 0;
v0x29729a0_0 .net "stallf", 0 0, v0x2970f00_0;  alias, 1 drivers
S_0x2972b20 .scope module, "im" "inst_memory" 5 166, 14 1 0, S_0x2969800;
 .timescale 0 0;
    .port_info 0 /INPUT 30 "read_addr"
    .port_info 1 /OUTPUT 32 "memout"
L_0x2986110 .functor BUFZ 32, v0x2976000_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x2973620_0 .net "memout", 31 0, L_0x2986110;  alias, 1 drivers
v0x29736c0 .array "mymem", 1048832 1048576, 31 0;
v0x2975f10_0 .net "read_addr", 29 0, L_0x2986180;  1 drivers
v0x2976000_0 .var "regout", 31 0;
v0x29736c0_0 .array/port v0x29736c0, 0;
v0x29736c0_1 .array/port v0x29736c0, 1;
v0x29736c0_2 .array/port v0x29736c0, 2;
E_0x2972da0/0 .event edge, v0x2975f10_0, v0x29736c0_0, v0x29736c0_1, v0x29736c0_2;
v0x29736c0_3 .array/port v0x29736c0, 3;
v0x29736c0_4 .array/port v0x29736c0, 4;
v0x29736c0_5 .array/port v0x29736c0, 5;
v0x29736c0_6 .array/port v0x29736c0, 6;
E_0x2972da0/1 .event edge, v0x29736c0_3, v0x29736c0_4, v0x29736c0_5, v0x29736c0_6;
v0x29736c0_7 .array/port v0x29736c0, 7;
v0x29736c0_8 .array/port v0x29736c0, 8;
v0x29736c0_9 .array/port v0x29736c0, 9;
v0x29736c0_10 .array/port v0x29736c0, 10;
E_0x2972da0/2 .event edge, v0x29736c0_7, v0x29736c0_8, v0x29736c0_9, v0x29736c0_10;
v0x29736c0_11 .array/port v0x29736c0, 11;
v0x29736c0_12 .array/port v0x29736c0, 12;
v0x29736c0_13 .array/port v0x29736c0, 13;
v0x29736c0_14 .array/port v0x29736c0, 14;
E_0x2972da0/3 .event edge, v0x29736c0_11, v0x29736c0_12, v0x29736c0_13, v0x29736c0_14;
v0x29736c0_15 .array/port v0x29736c0, 15;
v0x29736c0_16 .array/port v0x29736c0, 16;
v0x29736c0_17 .array/port v0x29736c0, 17;
v0x29736c0_18 .array/port v0x29736c0, 18;
E_0x2972da0/4 .event edge, v0x29736c0_15, v0x29736c0_16, v0x29736c0_17, v0x29736c0_18;
v0x29736c0_19 .array/port v0x29736c0, 19;
v0x29736c0_20 .array/port v0x29736c0, 20;
v0x29736c0_21 .array/port v0x29736c0, 21;
v0x29736c0_22 .array/port v0x29736c0, 22;
E_0x2972da0/5 .event edge, v0x29736c0_19, v0x29736c0_20, v0x29736c0_21, v0x29736c0_22;
v0x29736c0_23 .array/port v0x29736c0, 23;
v0x29736c0_24 .array/port v0x29736c0, 24;
v0x29736c0_25 .array/port v0x29736c0, 25;
v0x29736c0_26 .array/port v0x29736c0, 26;
E_0x2972da0/6 .event edge, v0x29736c0_23, v0x29736c0_24, v0x29736c0_25, v0x29736c0_26;
v0x29736c0_27 .array/port v0x29736c0, 27;
v0x29736c0_28 .array/port v0x29736c0, 28;
v0x29736c0_29 .array/port v0x29736c0, 29;
v0x29736c0_30 .array/port v0x29736c0, 30;
E_0x2972da0/7 .event edge, v0x29736c0_27, v0x29736c0_28, v0x29736c0_29, v0x29736c0_30;
v0x29736c0_31 .array/port v0x29736c0, 31;
v0x29736c0_32 .array/port v0x29736c0, 32;
v0x29736c0_33 .array/port v0x29736c0, 33;
v0x29736c0_34 .array/port v0x29736c0, 34;
E_0x2972da0/8 .event edge, v0x29736c0_31, v0x29736c0_32, v0x29736c0_33, v0x29736c0_34;
v0x29736c0_35 .array/port v0x29736c0, 35;
v0x29736c0_36 .array/port v0x29736c0, 36;
v0x29736c0_37 .array/port v0x29736c0, 37;
v0x29736c0_38 .array/port v0x29736c0, 38;
E_0x2972da0/9 .event edge, v0x29736c0_35, v0x29736c0_36, v0x29736c0_37, v0x29736c0_38;
v0x29736c0_39 .array/port v0x29736c0, 39;
v0x29736c0_40 .array/port v0x29736c0, 40;
v0x29736c0_41 .array/port v0x29736c0, 41;
v0x29736c0_42 .array/port v0x29736c0, 42;
E_0x2972da0/10 .event edge, v0x29736c0_39, v0x29736c0_40, v0x29736c0_41, v0x29736c0_42;
v0x29736c0_43 .array/port v0x29736c0, 43;
v0x29736c0_44 .array/port v0x29736c0, 44;
v0x29736c0_45 .array/port v0x29736c0, 45;
v0x29736c0_46 .array/port v0x29736c0, 46;
E_0x2972da0/11 .event edge, v0x29736c0_43, v0x29736c0_44, v0x29736c0_45, v0x29736c0_46;
v0x29736c0_47 .array/port v0x29736c0, 47;
v0x29736c0_48 .array/port v0x29736c0, 48;
v0x29736c0_49 .array/port v0x29736c0, 49;
v0x29736c0_50 .array/port v0x29736c0, 50;
E_0x2972da0/12 .event edge, v0x29736c0_47, v0x29736c0_48, v0x29736c0_49, v0x29736c0_50;
v0x29736c0_51 .array/port v0x29736c0, 51;
v0x29736c0_52 .array/port v0x29736c0, 52;
v0x29736c0_53 .array/port v0x29736c0, 53;
v0x29736c0_54 .array/port v0x29736c0, 54;
E_0x2972da0/13 .event edge, v0x29736c0_51, v0x29736c0_52, v0x29736c0_53, v0x29736c0_54;
v0x29736c0_55 .array/port v0x29736c0, 55;
v0x29736c0_56 .array/port v0x29736c0, 56;
v0x29736c0_57 .array/port v0x29736c0, 57;
v0x29736c0_58 .array/port v0x29736c0, 58;
E_0x2972da0/14 .event edge, v0x29736c0_55, v0x29736c0_56, v0x29736c0_57, v0x29736c0_58;
v0x29736c0_59 .array/port v0x29736c0, 59;
v0x29736c0_60 .array/port v0x29736c0, 60;
v0x29736c0_61 .array/port v0x29736c0, 61;
v0x29736c0_62 .array/port v0x29736c0, 62;
E_0x2972da0/15 .event edge, v0x29736c0_59, v0x29736c0_60, v0x29736c0_61, v0x29736c0_62;
v0x29736c0_63 .array/port v0x29736c0, 63;
v0x29736c0_64 .array/port v0x29736c0, 64;
v0x29736c0_65 .array/port v0x29736c0, 65;
v0x29736c0_66 .array/port v0x29736c0, 66;
E_0x2972da0/16 .event edge, v0x29736c0_63, v0x29736c0_64, v0x29736c0_65, v0x29736c0_66;
v0x29736c0_67 .array/port v0x29736c0, 67;
v0x29736c0_68 .array/port v0x29736c0, 68;
v0x29736c0_69 .array/port v0x29736c0, 69;
v0x29736c0_70 .array/port v0x29736c0, 70;
E_0x2972da0/17 .event edge, v0x29736c0_67, v0x29736c0_68, v0x29736c0_69, v0x29736c0_70;
v0x29736c0_71 .array/port v0x29736c0, 71;
v0x29736c0_72 .array/port v0x29736c0, 72;
v0x29736c0_73 .array/port v0x29736c0, 73;
v0x29736c0_74 .array/port v0x29736c0, 74;
E_0x2972da0/18 .event edge, v0x29736c0_71, v0x29736c0_72, v0x29736c0_73, v0x29736c0_74;
v0x29736c0_75 .array/port v0x29736c0, 75;
v0x29736c0_76 .array/port v0x29736c0, 76;
v0x29736c0_77 .array/port v0x29736c0, 77;
v0x29736c0_78 .array/port v0x29736c0, 78;
E_0x2972da0/19 .event edge, v0x29736c0_75, v0x29736c0_76, v0x29736c0_77, v0x29736c0_78;
v0x29736c0_79 .array/port v0x29736c0, 79;
v0x29736c0_80 .array/port v0x29736c0, 80;
v0x29736c0_81 .array/port v0x29736c0, 81;
v0x29736c0_82 .array/port v0x29736c0, 82;
E_0x2972da0/20 .event edge, v0x29736c0_79, v0x29736c0_80, v0x29736c0_81, v0x29736c0_82;
v0x29736c0_83 .array/port v0x29736c0, 83;
v0x29736c0_84 .array/port v0x29736c0, 84;
v0x29736c0_85 .array/port v0x29736c0, 85;
v0x29736c0_86 .array/port v0x29736c0, 86;
E_0x2972da0/21 .event edge, v0x29736c0_83, v0x29736c0_84, v0x29736c0_85, v0x29736c0_86;
v0x29736c0_87 .array/port v0x29736c0, 87;
v0x29736c0_88 .array/port v0x29736c0, 88;
v0x29736c0_89 .array/port v0x29736c0, 89;
v0x29736c0_90 .array/port v0x29736c0, 90;
E_0x2972da0/22 .event edge, v0x29736c0_87, v0x29736c0_88, v0x29736c0_89, v0x29736c0_90;
v0x29736c0_91 .array/port v0x29736c0, 91;
v0x29736c0_92 .array/port v0x29736c0, 92;
v0x29736c0_93 .array/port v0x29736c0, 93;
v0x29736c0_94 .array/port v0x29736c0, 94;
E_0x2972da0/23 .event edge, v0x29736c0_91, v0x29736c0_92, v0x29736c0_93, v0x29736c0_94;
v0x29736c0_95 .array/port v0x29736c0, 95;
v0x29736c0_96 .array/port v0x29736c0, 96;
v0x29736c0_97 .array/port v0x29736c0, 97;
v0x29736c0_98 .array/port v0x29736c0, 98;
E_0x2972da0/24 .event edge, v0x29736c0_95, v0x29736c0_96, v0x29736c0_97, v0x29736c0_98;
v0x29736c0_99 .array/port v0x29736c0, 99;
v0x29736c0_100 .array/port v0x29736c0, 100;
v0x29736c0_101 .array/port v0x29736c0, 101;
v0x29736c0_102 .array/port v0x29736c0, 102;
E_0x2972da0/25 .event edge, v0x29736c0_99, v0x29736c0_100, v0x29736c0_101, v0x29736c0_102;
v0x29736c0_103 .array/port v0x29736c0, 103;
v0x29736c0_104 .array/port v0x29736c0, 104;
v0x29736c0_105 .array/port v0x29736c0, 105;
v0x29736c0_106 .array/port v0x29736c0, 106;
E_0x2972da0/26 .event edge, v0x29736c0_103, v0x29736c0_104, v0x29736c0_105, v0x29736c0_106;
v0x29736c0_107 .array/port v0x29736c0, 107;
v0x29736c0_108 .array/port v0x29736c0, 108;
v0x29736c0_109 .array/port v0x29736c0, 109;
v0x29736c0_110 .array/port v0x29736c0, 110;
E_0x2972da0/27 .event edge, v0x29736c0_107, v0x29736c0_108, v0x29736c0_109, v0x29736c0_110;
v0x29736c0_111 .array/port v0x29736c0, 111;
v0x29736c0_112 .array/port v0x29736c0, 112;
v0x29736c0_113 .array/port v0x29736c0, 113;
v0x29736c0_114 .array/port v0x29736c0, 114;
E_0x2972da0/28 .event edge, v0x29736c0_111, v0x29736c0_112, v0x29736c0_113, v0x29736c0_114;
v0x29736c0_115 .array/port v0x29736c0, 115;
v0x29736c0_116 .array/port v0x29736c0, 116;
v0x29736c0_117 .array/port v0x29736c0, 117;
v0x29736c0_118 .array/port v0x29736c0, 118;
E_0x2972da0/29 .event edge, v0x29736c0_115, v0x29736c0_116, v0x29736c0_117, v0x29736c0_118;
v0x29736c0_119 .array/port v0x29736c0, 119;
v0x29736c0_120 .array/port v0x29736c0, 120;
v0x29736c0_121 .array/port v0x29736c0, 121;
v0x29736c0_122 .array/port v0x29736c0, 122;
E_0x2972da0/30 .event edge, v0x29736c0_119, v0x29736c0_120, v0x29736c0_121, v0x29736c0_122;
v0x29736c0_123 .array/port v0x29736c0, 123;
v0x29736c0_124 .array/port v0x29736c0, 124;
v0x29736c0_125 .array/port v0x29736c0, 125;
v0x29736c0_126 .array/port v0x29736c0, 126;
E_0x2972da0/31 .event edge, v0x29736c0_123, v0x29736c0_124, v0x29736c0_125, v0x29736c0_126;
v0x29736c0_127 .array/port v0x29736c0, 127;
v0x29736c0_128 .array/port v0x29736c0, 128;
v0x29736c0_129 .array/port v0x29736c0, 129;
v0x29736c0_130 .array/port v0x29736c0, 130;
E_0x2972da0/32 .event edge, v0x29736c0_127, v0x29736c0_128, v0x29736c0_129, v0x29736c0_130;
v0x29736c0_131 .array/port v0x29736c0, 131;
v0x29736c0_132 .array/port v0x29736c0, 132;
v0x29736c0_133 .array/port v0x29736c0, 133;
v0x29736c0_134 .array/port v0x29736c0, 134;
E_0x2972da0/33 .event edge, v0x29736c0_131, v0x29736c0_132, v0x29736c0_133, v0x29736c0_134;
v0x29736c0_135 .array/port v0x29736c0, 135;
v0x29736c0_136 .array/port v0x29736c0, 136;
v0x29736c0_137 .array/port v0x29736c0, 137;
v0x29736c0_138 .array/port v0x29736c0, 138;
E_0x2972da0/34 .event edge, v0x29736c0_135, v0x29736c0_136, v0x29736c0_137, v0x29736c0_138;
v0x29736c0_139 .array/port v0x29736c0, 139;
v0x29736c0_140 .array/port v0x29736c0, 140;
v0x29736c0_141 .array/port v0x29736c0, 141;
v0x29736c0_142 .array/port v0x29736c0, 142;
E_0x2972da0/35 .event edge, v0x29736c0_139, v0x29736c0_140, v0x29736c0_141, v0x29736c0_142;
v0x29736c0_143 .array/port v0x29736c0, 143;
v0x29736c0_144 .array/port v0x29736c0, 144;
v0x29736c0_145 .array/port v0x29736c0, 145;
v0x29736c0_146 .array/port v0x29736c0, 146;
E_0x2972da0/36 .event edge, v0x29736c0_143, v0x29736c0_144, v0x29736c0_145, v0x29736c0_146;
v0x29736c0_147 .array/port v0x29736c0, 147;
v0x29736c0_148 .array/port v0x29736c0, 148;
v0x29736c0_149 .array/port v0x29736c0, 149;
v0x29736c0_150 .array/port v0x29736c0, 150;
E_0x2972da0/37 .event edge, v0x29736c0_147, v0x29736c0_148, v0x29736c0_149, v0x29736c0_150;
v0x29736c0_151 .array/port v0x29736c0, 151;
v0x29736c0_152 .array/port v0x29736c0, 152;
v0x29736c0_153 .array/port v0x29736c0, 153;
v0x29736c0_154 .array/port v0x29736c0, 154;
E_0x2972da0/38 .event edge, v0x29736c0_151, v0x29736c0_152, v0x29736c0_153, v0x29736c0_154;
v0x29736c0_155 .array/port v0x29736c0, 155;
v0x29736c0_156 .array/port v0x29736c0, 156;
v0x29736c0_157 .array/port v0x29736c0, 157;
v0x29736c0_158 .array/port v0x29736c0, 158;
E_0x2972da0/39 .event edge, v0x29736c0_155, v0x29736c0_156, v0x29736c0_157, v0x29736c0_158;
v0x29736c0_159 .array/port v0x29736c0, 159;
v0x29736c0_160 .array/port v0x29736c0, 160;
v0x29736c0_161 .array/port v0x29736c0, 161;
v0x29736c0_162 .array/port v0x29736c0, 162;
E_0x2972da0/40 .event edge, v0x29736c0_159, v0x29736c0_160, v0x29736c0_161, v0x29736c0_162;
v0x29736c0_163 .array/port v0x29736c0, 163;
v0x29736c0_164 .array/port v0x29736c0, 164;
v0x29736c0_165 .array/port v0x29736c0, 165;
v0x29736c0_166 .array/port v0x29736c0, 166;
E_0x2972da0/41 .event edge, v0x29736c0_163, v0x29736c0_164, v0x29736c0_165, v0x29736c0_166;
v0x29736c0_167 .array/port v0x29736c0, 167;
v0x29736c0_168 .array/port v0x29736c0, 168;
v0x29736c0_169 .array/port v0x29736c0, 169;
v0x29736c0_170 .array/port v0x29736c0, 170;
E_0x2972da0/42 .event edge, v0x29736c0_167, v0x29736c0_168, v0x29736c0_169, v0x29736c0_170;
v0x29736c0_171 .array/port v0x29736c0, 171;
v0x29736c0_172 .array/port v0x29736c0, 172;
v0x29736c0_173 .array/port v0x29736c0, 173;
v0x29736c0_174 .array/port v0x29736c0, 174;
E_0x2972da0/43 .event edge, v0x29736c0_171, v0x29736c0_172, v0x29736c0_173, v0x29736c0_174;
v0x29736c0_175 .array/port v0x29736c0, 175;
v0x29736c0_176 .array/port v0x29736c0, 176;
v0x29736c0_177 .array/port v0x29736c0, 177;
v0x29736c0_178 .array/port v0x29736c0, 178;
E_0x2972da0/44 .event edge, v0x29736c0_175, v0x29736c0_176, v0x29736c0_177, v0x29736c0_178;
v0x29736c0_179 .array/port v0x29736c0, 179;
v0x29736c0_180 .array/port v0x29736c0, 180;
v0x29736c0_181 .array/port v0x29736c0, 181;
v0x29736c0_182 .array/port v0x29736c0, 182;
E_0x2972da0/45 .event edge, v0x29736c0_179, v0x29736c0_180, v0x29736c0_181, v0x29736c0_182;
v0x29736c0_183 .array/port v0x29736c0, 183;
v0x29736c0_184 .array/port v0x29736c0, 184;
v0x29736c0_185 .array/port v0x29736c0, 185;
v0x29736c0_186 .array/port v0x29736c0, 186;
E_0x2972da0/46 .event edge, v0x29736c0_183, v0x29736c0_184, v0x29736c0_185, v0x29736c0_186;
v0x29736c0_187 .array/port v0x29736c0, 187;
v0x29736c0_188 .array/port v0x29736c0, 188;
v0x29736c0_189 .array/port v0x29736c0, 189;
v0x29736c0_190 .array/port v0x29736c0, 190;
E_0x2972da0/47 .event edge, v0x29736c0_187, v0x29736c0_188, v0x29736c0_189, v0x29736c0_190;
v0x29736c0_191 .array/port v0x29736c0, 191;
v0x29736c0_192 .array/port v0x29736c0, 192;
v0x29736c0_193 .array/port v0x29736c0, 193;
v0x29736c0_194 .array/port v0x29736c0, 194;
E_0x2972da0/48 .event edge, v0x29736c0_191, v0x29736c0_192, v0x29736c0_193, v0x29736c0_194;
v0x29736c0_195 .array/port v0x29736c0, 195;
v0x29736c0_196 .array/port v0x29736c0, 196;
v0x29736c0_197 .array/port v0x29736c0, 197;
v0x29736c0_198 .array/port v0x29736c0, 198;
E_0x2972da0/49 .event edge, v0x29736c0_195, v0x29736c0_196, v0x29736c0_197, v0x29736c0_198;
v0x29736c0_199 .array/port v0x29736c0, 199;
v0x29736c0_200 .array/port v0x29736c0, 200;
v0x29736c0_201 .array/port v0x29736c0, 201;
v0x29736c0_202 .array/port v0x29736c0, 202;
E_0x2972da0/50 .event edge, v0x29736c0_199, v0x29736c0_200, v0x29736c0_201, v0x29736c0_202;
v0x29736c0_203 .array/port v0x29736c0, 203;
v0x29736c0_204 .array/port v0x29736c0, 204;
v0x29736c0_205 .array/port v0x29736c0, 205;
v0x29736c0_206 .array/port v0x29736c0, 206;
E_0x2972da0/51 .event edge, v0x29736c0_203, v0x29736c0_204, v0x29736c0_205, v0x29736c0_206;
v0x29736c0_207 .array/port v0x29736c0, 207;
v0x29736c0_208 .array/port v0x29736c0, 208;
v0x29736c0_209 .array/port v0x29736c0, 209;
v0x29736c0_210 .array/port v0x29736c0, 210;
E_0x2972da0/52 .event edge, v0x29736c0_207, v0x29736c0_208, v0x29736c0_209, v0x29736c0_210;
v0x29736c0_211 .array/port v0x29736c0, 211;
v0x29736c0_212 .array/port v0x29736c0, 212;
v0x29736c0_213 .array/port v0x29736c0, 213;
v0x29736c0_214 .array/port v0x29736c0, 214;
E_0x2972da0/53 .event edge, v0x29736c0_211, v0x29736c0_212, v0x29736c0_213, v0x29736c0_214;
v0x29736c0_215 .array/port v0x29736c0, 215;
v0x29736c0_216 .array/port v0x29736c0, 216;
v0x29736c0_217 .array/port v0x29736c0, 217;
v0x29736c0_218 .array/port v0x29736c0, 218;
E_0x2972da0/54 .event edge, v0x29736c0_215, v0x29736c0_216, v0x29736c0_217, v0x29736c0_218;
v0x29736c0_219 .array/port v0x29736c0, 219;
v0x29736c0_220 .array/port v0x29736c0, 220;
v0x29736c0_221 .array/port v0x29736c0, 221;
v0x29736c0_222 .array/port v0x29736c0, 222;
E_0x2972da0/55 .event edge, v0x29736c0_219, v0x29736c0_220, v0x29736c0_221, v0x29736c0_222;
v0x29736c0_223 .array/port v0x29736c0, 223;
v0x29736c0_224 .array/port v0x29736c0, 224;
v0x29736c0_225 .array/port v0x29736c0, 225;
v0x29736c0_226 .array/port v0x29736c0, 226;
E_0x2972da0/56 .event edge, v0x29736c0_223, v0x29736c0_224, v0x29736c0_225, v0x29736c0_226;
v0x29736c0_227 .array/port v0x29736c0, 227;
v0x29736c0_228 .array/port v0x29736c0, 228;
v0x29736c0_229 .array/port v0x29736c0, 229;
v0x29736c0_230 .array/port v0x29736c0, 230;
E_0x2972da0/57 .event edge, v0x29736c0_227, v0x29736c0_228, v0x29736c0_229, v0x29736c0_230;
v0x29736c0_231 .array/port v0x29736c0, 231;
v0x29736c0_232 .array/port v0x29736c0, 232;
v0x29736c0_233 .array/port v0x29736c0, 233;
v0x29736c0_234 .array/port v0x29736c0, 234;
E_0x2972da0/58 .event edge, v0x29736c0_231, v0x29736c0_232, v0x29736c0_233, v0x29736c0_234;
v0x29736c0_235 .array/port v0x29736c0, 235;
v0x29736c0_236 .array/port v0x29736c0, 236;
v0x29736c0_237 .array/port v0x29736c0, 237;
v0x29736c0_238 .array/port v0x29736c0, 238;
E_0x2972da0/59 .event edge, v0x29736c0_235, v0x29736c0_236, v0x29736c0_237, v0x29736c0_238;
v0x29736c0_239 .array/port v0x29736c0, 239;
v0x29736c0_240 .array/port v0x29736c0, 240;
v0x29736c0_241 .array/port v0x29736c0, 241;
v0x29736c0_242 .array/port v0x29736c0, 242;
E_0x2972da0/60 .event edge, v0x29736c0_239, v0x29736c0_240, v0x29736c0_241, v0x29736c0_242;
v0x29736c0_243 .array/port v0x29736c0, 243;
v0x29736c0_244 .array/port v0x29736c0, 244;
v0x29736c0_245 .array/port v0x29736c0, 245;
v0x29736c0_246 .array/port v0x29736c0, 246;
E_0x2972da0/61 .event edge, v0x29736c0_243, v0x29736c0_244, v0x29736c0_245, v0x29736c0_246;
v0x29736c0_247 .array/port v0x29736c0, 247;
v0x29736c0_248 .array/port v0x29736c0, 248;
v0x29736c0_249 .array/port v0x29736c0, 249;
v0x29736c0_250 .array/port v0x29736c0, 250;
E_0x2972da0/62 .event edge, v0x29736c0_247, v0x29736c0_248, v0x29736c0_249, v0x29736c0_250;
v0x29736c0_251 .array/port v0x29736c0, 251;
v0x29736c0_252 .array/port v0x29736c0, 252;
v0x29736c0_253 .array/port v0x29736c0, 253;
v0x29736c0_254 .array/port v0x29736c0, 254;
E_0x2972da0/63 .event edge, v0x29736c0_251, v0x29736c0_252, v0x29736c0_253, v0x29736c0_254;
v0x29736c0_255 .array/port v0x29736c0, 255;
v0x29736c0_256 .array/port v0x29736c0, 256;
E_0x2972da0/64 .event edge, v0x29736c0_255, v0x29736c0_256;
E_0x2972da0 .event/or E_0x2972da0/0, E_0x2972da0/1, E_0x2972da0/2, E_0x2972da0/3, E_0x2972da0/4, E_0x2972da0/5, E_0x2972da0/6, E_0x2972da0/7, E_0x2972da0/8, E_0x2972da0/9, E_0x2972da0/10, E_0x2972da0/11, E_0x2972da0/12, E_0x2972da0/13, E_0x2972da0/14, E_0x2972da0/15, E_0x2972da0/16, E_0x2972da0/17, E_0x2972da0/18, E_0x2972da0/19, E_0x2972da0/20, E_0x2972da0/21, E_0x2972da0/22, E_0x2972da0/23, E_0x2972da0/24, E_0x2972da0/25, E_0x2972da0/26, E_0x2972da0/27, E_0x2972da0/28, E_0x2972da0/29, E_0x2972da0/30, E_0x2972da0/31, E_0x2972da0/32, E_0x2972da0/33, E_0x2972da0/34, E_0x2972da0/35, E_0x2972da0/36, E_0x2972da0/37, E_0x2972da0/38, E_0x2972da0/39, E_0x2972da0/40, E_0x2972da0/41, E_0x2972da0/42, E_0x2972da0/43, E_0x2972da0/44, E_0x2972da0/45, E_0x2972da0/46, E_0x2972da0/47, E_0x2972da0/48, E_0x2972da0/49, E_0x2972da0/50, E_0x2972da0/51, E_0x2972da0/52, E_0x2972da0/53, E_0x2972da0/54, E_0x2972da0/55, E_0x2972da0/56, E_0x2972da0/57, E_0x2972da0/58, E_0x2972da0/59, E_0x2972da0/60, E_0x2972da0/61, E_0x2972da0/62, E_0x2972da0/63, E_0x2972da0/64;
S_0x2976140 .scope module, "j" "jump" 5 149, 2 1 0, S_0x2969800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr"
    .port_info 1 /INPUT 32 "PCPlus4"
    .port_info 2 /INPUT 32 "PCCon"
    .port_info 3 /INPUT 1 "jump"
    .port_info 4 /OUTPUT 32 "PC"
v0x2976b70_0 .net "PC", 31 0, v0x2976920_0;  alias, 1 drivers
v0x2976c50_0 .net "PCCon", 31 0, v0x297c900_0;  alias, 1 drivers
v0x2976d20_0 .var "PCHigh", 3 0;
v0x2976df0_0 .var "PCLow", 27 0;
v0x2976ed0_0 .var "PCNew", 31 0;
v0x2976fe0_0 .net "PCPlus4", 31 0, v0x2971f70_0;  alias, 1 drivers
v0x29770d0_0 .net "instr", 31 0, v0x2971d70_0;  alias, 1 drivers
v0x29771e0_0 .net "jump", 0 0, v0x296acf0_0;  alias, 1 drivers
E_0x29763c0/0 .event edge, v0x2976d20_0, v0x2976df0_0, v0x2976840_0, v0x296e1b0_0;
E_0x29763c0/1 .event edge, v0x296b4d0_0;
E_0x29763c0 .event/or E_0x29763c0/0, E_0x29763c0/1;
S_0x2976430 .scope module, "mux" "mux" 2 11, 3 1 0, S_0x2976140;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /OUTPUT 32 "out"
v0x2976740_0 .net "in1", 31 0, v0x297c900_0;  alias, 1 drivers
v0x2976840_0 .net "in2", 31 0, v0x2976ed0_0;  1 drivers
v0x2976920_0 .var "out", 31 0;
v0x2976a10_0 .net "select", 0 0, v0x296acf0_0;  alias, 1 drivers
E_0x29766c0 .event edge, v0x296acf0_0, v0x2976740_0, v0x2976840_0;
S_0x2977370 .scope module, "mem_reg" "mem_reg" 5 282, 15 1 0, S_0x2969800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "aluoute"
    .port_info 2 /INPUT 32 "writedatae"
    .port_info 3 /INPUT 1 "regwritee"
    .port_info 4 /INPUT 1 "memtorege"
    .port_info 5 /INPUT 1 "memwritee"
    .port_info 6 /INPUT 5 "writerege"
    .port_info 7 /INPUT 32 "pcplus4e"
    .port_info 8 /INPUT 1 "jumplinke"
    .port_info 9 /OUTPUT 1 "regwritem"
    .port_info 10 /OUTPUT 1 "memtoregm"
    .port_info 11 /OUTPUT 1 "memwritem"
    .port_info 12 /OUTPUT 32 "aluoutm"
    .port_info 13 /OUTPUT 32 "writedatam"
    .port_info 14 /OUTPUT 5 "writeregm"
    .port_info 15 /OUTPUT 32 "pcplus4m"
    .port_info 16 /OUTPUT 1 "jumplinkm"
v0x2977770_0 .var "aluout", 31 0;
v0x2977870_0 .net "aluoute", 31 0, v0x296a2e0_0;  alias, 1 drivers
v0x2977930_0 .var "aluoutm", 31 0;
v0x29779d0_0 .net "clk", 0 0, v0x2985b00_0;  alias, 1 drivers
v0x2977b00_0 .var "jumplink", 0 0;
v0x2977ba0_0 .net "jumplinke", 0 0, v0x296db50_0;  alias, 1 drivers
v0x2977c40_0 .var "jumplinkm", 0 0;
v0x2977ce0_0 .var "memtoreg", 0 0;
v0x2977d80_0 .net "memtorege", 0 0, v0x296dd60_0;  alias, 1 drivers
v0x2977eb0_0 .var "memtoregm", 0 0;
v0x2977f50_0 .var "memwrite", 0 0;
v0x2977ff0_0 .net "memwritee", 0 0, v0x296e070_0;  alias, 1 drivers
v0x29780c0_0 .var "memwritem", 0 0;
v0x2978190_0 .var "pcplus4", 31 0;
v0x2978230_0 .net "pcplus4e", 31 0, v0x296e270_0;  alias, 1 drivers
v0x2978320_0 .var "pcplus4m", 31 0;
v0x29783e0_0 .var "regwrite", 0 0;
v0x2978590_0 .net "regwritee", 0 0, v0x296f050_0;  alias, 1 drivers
v0x2978630_0 .var "regwritem", 0 0;
v0x29786d0_0 .var "writedata", 31 0;
v0x2978770_0 .net "writedatae", 31 0, v0x297acd0_0;  alias, 1 drivers
v0x2978850_0 .var "writedatam", 31 0;
v0x2978940_0 .var "writereg", 4 0;
v0x2978a00_0 .net "writerege", 4 0, v0x2979c70_0;  alias, 1 drivers
v0x2978af0_0 .var "writeregm", 4 0;
S_0x2978e50 .scope module, "multi" "idmultipurpose" 5 217, 6 6 0, S_0x2969800;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "inst_low_16"
    .port_info 1 /INPUT 32 "PCPlus4D"
    .port_info 2 /OUTPUT 32 "SignImmD"
    .port_info 3 /OUTPUT 32 "PCBranchD"
v0x29790d0_0 .var "PCBranchD", 31 0;
v0x29791d0_0 .net "PCPlus4D", 31 0, v0x2971f70_0;  alias, 1 drivers
v0x2979290_0 .var "SignImmD", 31 0;
v0x2979390_0 .var "extended", 31 0;
v0x2979450_0 .net "inst_low_16", 15 0, L_0x29868f0;  1 drivers
v0x2979580_0 .var "left_shift", 31 0;
E_0x2979040 .event edge, v0x2979450_0, v0x2979390_0, v0x2979580_0, v0x296e1b0_0;
S_0x29796e0 .scope module, "mux_ex1" "threemux5" 5 256, 3 45 0, S_0x2969800;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1"
    .port_info 1 /INPUT 5 "in2"
    .port_info 2 /INPUT 5 "in3"
    .port_info 3 /INPUT 2 "select"
    .port_info 4 /OUTPUT 5 "out"
v0x29799b0_0 .net "in1", 4 0, v0x296f550_0;  alias, 1 drivers
v0x2979ae0_0 .net "in2", 4 0, v0x296ea50_0;  alias, 1 drivers
v0x2979ba0_0 .net "in3", 4 0, v0x2985a60_0;  1 drivers
v0x2979c70_0 .var "out", 4 0;
v0x2979d80_0 .net "select", 1 0, v0x296ed00_0;  alias, 1 drivers
E_0x2977590 .event edge, v0x296ed00_0, v0x296f550_0, v0x296ea50_0, v0x2979ba0_0;
S_0x2979f10 .scope module, "mux_ex2" "threemux" 5 261, 3 59 0, S_0x2969800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /INPUT 32 "in3"
    .port_info 3 /INPUT 2 "select"
    .port_info 4 /OUTPUT 32 "out"
v0x297a1f0_0 .net "in1", 31 0, v0x296e5f0_0;  alias, 1 drivers
v0x297a300_0 .net "in2", 31 0, v0x297d6d0_0;  alias, 1 drivers
v0x297a3c0_0 .net "in3", 31 0, v0x2977930_0;  alias, 1 drivers
v0x297a4e0_0 .var "out", 31 0;
v0x297a5a0_0 .net "select", 1 0, v0x2970470_0;  alias, 1 drivers
E_0x297a160 .event edge, v0x2970470_0, v0x296e5f0_0, v0x297a300_0, v0x296c340_0;
S_0x297a740 .scope module, "mux_ex3" "threemux" 5 266, 3 59 0, S_0x2969800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /INPUT 32 "in3"
    .port_info 3 /INPUT 2 "select"
    .port_info 4 /OUTPUT 32 "out"
v0x297aa20_0 .net "in1", 31 0, v0x296e890_0;  alias, 1 drivers
v0x297ab30_0 .net "in2", 31 0, v0x297d6d0_0;  alias, 1 drivers
v0x297ac00_0 .net "in3", 31 0, v0x2977930_0;  alias, 1 drivers
v0x297acd0_0 .var "out", 31 0;
v0x297ada0_0 .net "select", 1 0, v0x2970620_0;  alias, 1 drivers
E_0x297a990 .event edge, v0x2970620_0, v0x296e890_0, v0x297a300_0, v0x296c340_0;
S_0x297af40 .scope module, "mux_ex4" "mux" 5 271, 3 1 0, S_0x2969800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /OUTPUT 32 "out"
v0x297b200_0 .net "in1", 31 0, v0x297acd0_0;  alias, 1 drivers
v0x297b330_0 .net "in2", 31 0, v0x296f7f0_0;  alias, 1 drivers
v0x297b3f0_0 .var "out", 31 0;
v0x297b4f0_0 .net "select", 0 0, v0x296d670_0;  alias, 1 drivers
E_0x297b180 .event edge, v0x296d670_0, v0x2978770_0, v0x296f7f0_0;
S_0x297b610 .scope module, "mux_id1" "mux" 5 209, 3 1 0, S_0x2969800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /OUTPUT 32 "out"
v0x297b950_0 .net "in1", 31 0, L_0x2985d50;  alias, 1 drivers
v0x297ba60_0 .net "in2", 31 0, v0x2977930_0;  alias, 1 drivers
v0x297bb90_0 .var "out", 31 0;
v0x297bc80_0 .net "select", 0 0, v0x29703a0_0;  alias, 1 drivers
E_0x297b8f0 .event edge, v0x29703a0_0, v0x296e510_0, v0x296c340_0;
S_0x297bde0 .scope module, "mux_id2" "mux" 5 213, 3 1 0, S_0x2969800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /OUTPUT 32 "out"
v0x297c050_0 .net "in1", 31 0, L_0x29865d0;  alias, 1 drivers
v0x297c160_0 .net "in2", 31 0, v0x2977930_0;  alias, 1 drivers
v0x297c200_0 .var "out", 31 0;
v0x297c2f0_0 .net "select", 0 0, v0x2970510_0;  alias, 1 drivers
E_0x297bfd0 .event edge, v0x2970510_0, v0x296e7b0_0, v0x296c340_0;
S_0x297c450 .scope module, "mux_if" "mux_ini" 5 157, 3 25 0, S_0x2969800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /OUTPUT 32 "out"
v0x297c710_0 .net "in1", 31 0, v0x2969e00_0;  alias, 1 drivers
v0x297c840_0 .net "in2", 31 0, v0x29790d0_0;  alias, 1 drivers
v0x297c900_0 .var "out", 31 0;
v0x297ca20_0 .net "select", 0 0, L_0x2986010;  1 drivers
E_0x297c690 .event edge, v0x297ca20_0, v0x2969e00_0, v0x29790d0_0;
S_0x297cb40 .scope module, "mux_wb" "mux" 5 326, 3 1 0, S_0x2969800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /OUTPUT 32 "out"
v0x297ce00_0 .net "in1", 31 0, v0x297fd60_0;  alias, 1 drivers
v0x297cf00_0 .net "in2", 31 0, v0x29807e0_0;  alias, 1 drivers
v0x297cfe0_0 .var "out", 31 0;
v0x297d0d0_0 .net "select", 0 0, v0x2980330_0;  alias, 1 drivers
E_0x297cd80 .event edge, v0x297d0d0_0, v0x297ce00_0, v0x297cf00_0;
S_0x297d240 .scope module, "mux_wb2" "mux" 5 330, 3 1 0, S_0x2969800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /OUTPUT 32 "out"
v0x297d500_0 .net "in1", 31 0, v0x297cfe0_0;  alias, 1 drivers
v0x297d610_0 .net "in2", 31 0, v0x2980560_0;  alias, 1 drivers
v0x297d6d0_0 .var "out", 31 0;
v0x297d7f0_0 .net "select", 0 0, v0x2980090_0;  alias, 1 drivers
E_0x297d480 .event edge, v0x297d7f0_0, v0x297cfe0_0, v0x297d610_0;
S_0x297d930 .scope module, "muxnew" "mux" 5 151, 3 1 0, S_0x2969800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /OUTPUT 32 "out"
v0x297dbf0_0 .net "in1", 31 0, v0x2976920_0;  alias, 1 drivers
v0x297dd20_0 .net "in2", 31 0, L_0x2985d50;  alias, 1 drivers
v0x297de30_0 .var "out", 31 0;
v0x297ded0_0 .net "select", 0 0, v0x296aec0_0;  alias, 1 drivers
E_0x297db70 .event edge, v0x296aec0_0, v0x2976920_0, v0x296e510_0;
S_0x297e010 .scope module, "registers" "registers" 5 198, 16 1 0, S_0x2969800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 5 "read_reg_1"
    .port_info 2 /INPUT 5 "read_reg_2"
    .port_info 3 /INPUT 5 "write_reg"
    .port_info 4 /INPUT 32 "write_data"
    .port_info 5 /INPUT 1 "JumpReg"
    .port_info 6 /INPUT 1 "reg_write"
    .port_info 7 /OUTPUT 32 "read_data_1"
    .port_info 8 /OUTPUT 32 "read_data_2"
    .port_info 9 /OUTPUT 32 "sys_call_reg"
    .port_info 10 /OUTPUT 32 "std_out_address"
L_0x2985d50 .functor BUFZ 32, v0x297e760_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x29865d0 .functor BUFZ 32, v0x297e800_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x297edf0_2 .array/port v0x297edf0, 2;
L_0x29866d0 .functor BUFZ 32, v0x297edf0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x297e590_0 .net "JumpReg", 0 0, v0x296aec0_0;  alias, 1 drivers
v0x297e6a0_0 .net "clk", 0 0, v0x2985b00_0;  alias, 1 drivers
v0x297e760_0 .var "data1", 31 0;
v0x297e800_0 .var "data2", 31 0;
v0x297e8e0_0 .net "read_data_1", 31 0, L_0x2985d50;  alias, 1 drivers
v0x297e9f0_0 .net "read_data_2", 31 0, L_0x29865d0;  alias, 1 drivers
v0x297eb00_0 .net "read_reg_1", 4 0, L_0x29867b0;  1 drivers
v0x297ebe0_0 .net "read_reg_2", 4 0, L_0x2986850;  1 drivers
v0x297ecc0_0 .net "reg_write", 0 0, v0x2980b00_0;  alias, 1 drivers
v0x297edf0 .array "register_file", 0 31, 31 0;
v0x297f3a0_0 .net "std_out_address", 31 0, v0x297edf0_4;  alias, 1 drivers
v0x297f460_0 .net "sys_call_reg", 31 0, L_0x29866d0;  alias, 1 drivers
v0x297f500_0 .net "write_data", 31 0, v0x297d6d0_0;  alias, 1 drivers
v0x297f5a0_0 .net "write_reg", 4 0, v0x2980da0_0;  alias, 1 drivers
v0x297edf0_0 .array/port v0x297edf0, 0;
v0x297edf0_1 .array/port v0x297edf0, 1;
E_0x297e350/0 .event edge, v0x297eb00_0, v0x297edf0_0, v0x297edf0_1, v0x297edf0_2;
v0x297edf0_3 .array/port v0x297edf0, 3;
v0x297edf0_5 .array/port v0x297edf0, 5;
v0x297edf0_6 .array/port v0x297edf0, 6;
E_0x297e350/1 .event edge, v0x297edf0_3, v0x297edf0_4, v0x297edf0_5, v0x297edf0_6;
v0x297edf0_7 .array/port v0x297edf0, 7;
v0x297edf0_8 .array/port v0x297edf0, 8;
v0x297edf0_9 .array/port v0x297edf0, 9;
v0x297edf0_10 .array/port v0x297edf0, 10;
E_0x297e350/2 .event edge, v0x297edf0_7, v0x297edf0_8, v0x297edf0_9, v0x297edf0_10;
v0x297edf0_11 .array/port v0x297edf0, 11;
v0x297edf0_12 .array/port v0x297edf0, 12;
v0x297edf0_13 .array/port v0x297edf0, 13;
v0x297edf0_14 .array/port v0x297edf0, 14;
E_0x297e350/3 .event edge, v0x297edf0_11, v0x297edf0_12, v0x297edf0_13, v0x297edf0_14;
v0x297edf0_15 .array/port v0x297edf0, 15;
v0x297edf0_16 .array/port v0x297edf0, 16;
v0x297edf0_17 .array/port v0x297edf0, 17;
v0x297edf0_18 .array/port v0x297edf0, 18;
E_0x297e350/4 .event edge, v0x297edf0_15, v0x297edf0_16, v0x297edf0_17, v0x297edf0_18;
v0x297edf0_19 .array/port v0x297edf0, 19;
v0x297edf0_20 .array/port v0x297edf0, 20;
v0x297edf0_21 .array/port v0x297edf0, 21;
v0x297edf0_22 .array/port v0x297edf0, 22;
E_0x297e350/5 .event edge, v0x297edf0_19, v0x297edf0_20, v0x297edf0_21, v0x297edf0_22;
v0x297edf0_23 .array/port v0x297edf0, 23;
v0x297edf0_24 .array/port v0x297edf0, 24;
v0x297edf0_25 .array/port v0x297edf0, 25;
v0x297edf0_26 .array/port v0x297edf0, 26;
E_0x297e350/6 .event edge, v0x297edf0_23, v0x297edf0_24, v0x297edf0_25, v0x297edf0_26;
v0x297edf0_27 .array/port v0x297edf0, 27;
v0x297edf0_28 .array/port v0x297edf0, 28;
v0x297edf0_29 .array/port v0x297edf0, 29;
v0x297edf0_30 .array/port v0x297edf0, 30;
E_0x297e350/7 .event edge, v0x297edf0_27, v0x297edf0_28, v0x297edf0_29, v0x297edf0_30;
v0x297edf0_31 .array/port v0x297edf0, 31;
E_0x297e350/8 .event edge, v0x297edf0_31, v0x297ebe0_0;
E_0x297e350 .event/or E_0x297e350/0, E_0x297e350/1, E_0x297e350/2, E_0x297e350/3, E_0x297e350/4, E_0x297e350/5, E_0x297e350/6, E_0x297e350/7, E_0x297e350/8;
E_0x297e4d0 .event edge, v0x296c420_0;
E_0x297e530 .event posedge, v0x296aec0_0;
S_0x297f830 .scope module, "wb" "wb_reg" 5 311, 17 1 0, S_0x2969800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "rdm"
    .port_info 2 /INPUT 32 "aluoutm"
    .port_info 3 /INPUT 1 "regwritem"
    .port_info 4 /INPUT 1 "memtoregm"
    .port_info 5 /INPUT 5 "writeregm"
    .port_info 6 /INPUT 32 "pcplus4m"
    .port_info 7 /INPUT 1 "jumplinkm"
    .port_info 8 /OUTPUT 1 "regwritew"
    .port_info 9 /OUTPUT 1 "memtoregw"
    .port_info 10 /OUTPUT 32 "rdw"
    .port_info 11 /OUTPUT 32 "aluoutw"
    .port_info 12 /OUTPUT 5 "writeregw"
    .port_info 13 /OUTPUT 32 "pcplus4w"
    .port_info 14 /OUTPUT 1 "jumplinkw"
v0x297fba0_0 .var "aluout", 31 0;
v0x297fca0_0 .net "aluoutm", 31 0, v0x2977930_0;  alias, 1 drivers
v0x297fd60_0 .var "aluoutw", 31 0;
v0x297fe60_0 .net "clk", 0 0, v0x2985b00_0;  alias, 1 drivers
v0x297ff00_0 .var "jumplink", 0 0;
v0x297fff0_0 .net "jumplinkm", 0 0, v0x2977c40_0;  alias, 1 drivers
v0x2980090_0 .var "jumplinkw", 0 0;
v0x2980160_0 .var "memtoreg", 0 0;
v0x2980200_0 .net "memtoregm", 0 0, v0x2977eb0_0;  alias, 1 drivers
v0x2980330_0 .var "memtoregw", 0 0;
v0x29803d0_0 .var "pcplus4", 31 0;
v0x2980470_0 .net "pcplus4m", 31 0, v0x2978320_0;  alias, 1 drivers
v0x2980560_0 .var "pcplus4w", 31 0;
v0x2980630_0 .var "rd", 31 0;
v0x29806f0_0 .net "rdm", 31 0, L_0x2996cb0;  alias, 1 drivers
v0x29807e0_0 .var "rdw", 31 0;
v0x29808b0_0 .var "regwrite", 0 0;
v0x2980a60_0 .net "regwritem", 0 0, v0x2978630_0;  alias, 1 drivers
v0x2980b00_0 .var "regwritew", 0 0;
v0x2980bf0_0 .var "writereg", 4 0;
v0x2980c90_0 .net "writeregm", 4 0, v0x2978af0_0;  alias, 1 drivers
v0x2980da0_0 .var "writeregw", 4 0;
    .scope S_0x29176d0;
T_0 ;
    %wait E_0x293d3d0;
    %load/vec4 v0x2968600_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_0.0, 8;
    %load/vec4 v0x2928190_0;
    %jmp/1 T_0.1, 8;
T_0.0 ; End of true expr.
    %load/vec4 v0x2968430_0;
    %jmp/0 T_0.1, 8;
 ; End of false expr.
    %blend;
T_0.1;
    %store/vec4 v0x2968510_0, 0, 32;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x2917b10;
T_1 ;
    %wait E_0x285c680;
    %vpi_call 2 13 "$monitor", "%x,%x,%x", v0x2968920_0, v0x29689f0_0, v0x2968ad0_0 {0 0 0};
    %load/vec4 v0x2968be0_0;
    %parti/s 4, 28, 6;
    %store/vec4 v0x2968920_0, 0, 4;
    %load/vec4 v0x2968ca0_0;
    %parti/s 26, 0, 2;
    %pad/u 28;
    %store/vec4 v0x29689f0_0, 0, 28;
    %load/vec4 v0x29689f0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x29689f0_0, 0, 28;
    %load/vec4 v0x2968920_0;
    %load/vec4 v0x29689f0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x2968ad0_0, 0, 32;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x291a770;
T_2 ;
    %pushi/vec4 202375176, 0, 32;
    %store/vec4 v0x29691e0_0, 0, 32;
    %end;
    .thread T_2;
    .scope S_0x291a770;
T_3 ;
    %pushi/vec4 4194412, 0, 32;
    %store/vec4 v0x2969140_0, 0, 32;
    %end;
    .thread T_3;
    .scope S_0x291a770;
T_4 ;
    %pushi/vec4 4194412, 0, 32;
    %store/vec4 v0x2969030_0, 0, 32;
    %end;
    .thread T_4;
    .scope S_0x291a770;
T_5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2969280_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0x291a770;
T_6 ;
    %end;
    .thread T_6;
    .scope S_0x293b1d0;
T_7 ;
    %wait E_0x29693c0;
    %load/vec4 v0x29696c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_7.0, 8;
    %load/vec4 v0x2969420_0;
    %jmp/1 T_7.1, 8;
T_7.0 ; End of true expr.
    %load/vec4 v0x2969520_0;
    %jmp/0 T_7.1, 8;
 ; End of false expr.
    %blend;
T_7.1;
    %store/vec4 v0x2969600_0, 0, 5;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x2976430;
T_8 ;
    %wait E_0x29766c0;
    %load/vec4 v0x2976a10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_8.0, 8;
    %load/vec4 v0x2976740_0;
    %jmp/1 T_8.1, 8;
T_8.0 ; End of true expr.
    %load/vec4 v0x2976840_0;
    %jmp/0 T_8.1, 8;
 ; End of false expr.
    %blend;
T_8.1;
    %store/vec4 v0x2976920_0, 0, 32;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x2976140;
T_9 ;
    %wait E_0x29763c0;
    %vpi_call 2 13 "$monitor", "%x,%x,%x", v0x2976d20_0, v0x2976df0_0, v0x2976ed0_0 {0 0 0};
    %load/vec4 v0x2976fe0_0;
    %parti/s 4, 28, 6;
    %store/vec4 v0x2976d20_0, 0, 4;
    %load/vec4 v0x29770d0_0;
    %parti/s 26, 0, 2;
    %pad/u 28;
    %store/vec4 v0x2976df0_0, 0, 28;
    %load/vec4 v0x2976df0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x2976df0_0, 0, 28;
    %load/vec4 v0x2976d20_0;
    %load/vec4 v0x2976df0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x2976ed0_0, 0, 32;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x297d930;
T_10 ;
    %wait E_0x297db70;
    %load/vec4 v0x297ded0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_10.0, 8;
    %load/vec4 v0x297dbf0_0;
    %jmp/1 T_10.1, 8;
T_10.0 ; End of true expr.
    %load/vec4 v0x297dd20_0;
    %jmp/0 T_10.1, 8;
 ; End of false expr.
    %blend;
T_10.1;
    %store/vec4 v0x297de30_0, 0, 32;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x297c450;
T_11 ;
    %pushi/vec4 4194352, 0, 32;
    %assign/vec4 v0x297c900_0, 0;
    %end;
    .thread T_11;
    .scope S_0x297c450;
T_12 ;
    %wait E_0x297c690;
    %load/vec4 v0x297ca20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_12.0, 8;
    %load/vec4 v0x297c710_0;
    %jmp/1 T_12.1, 8;
T_12.0 ; End of true expr.
    %load/vec4 v0x297c840_0;
    %jmp/0 T_12.1, 8;
 ; End of false expr.
    %blend;
T_12.1;
    %store/vec4 v0x297c900_0, 0, 32;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x2972420;
T_13 ;
    %pushi/vec4 4194352, 0, 32;
    %store/vec4 v0x29728e0_0, 0, 32;
    %end;
    .thread T_13;
    .scope S_0x2972420;
T_14 ;
    %wait E_0x296bd30;
    %load/vec4 v0x29729a0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_14.0, 4;
    %load/vec4 v0x2972700_0;
    %store/vec4 v0x29728e0_0, 0, 32;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x2972420;
T_15 ;
    %wait E_0x296d1a0;
    %load/vec4 v0x29729a0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_15.0, 4;
    %load/vec4 v0x29728e0_0;
    %store/vec4 v0x29727e0_0, 0, 32;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x2972b20;
T_16 ;
    %vpi_call 14 11 "$readmemh", "hello.v", v0x29736c0 {0 0 0};
    %end;
    .thread T_16;
    .scope S_0x2972b20;
T_17 ;
    %wait E_0x2972da0;
    %load/vec4 v0x2975f10_0;
    %subi 1048576, 0, 30;
    %ix/vec4 4;
    %load/vec4a v0x29736c0, 4;
    %store/vec4 v0x2976000_0, 0, 32;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x2969a30;
T_18 ;
    %wait E_0x2969c80;
    %load/vec4 v0x2969d00_0;
    %addi 4, 0, 32;
    %store/vec4 v0x2969e00_0, 0, 32;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x2971920;
T_19 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2971cb0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2971e60_0, 0, 32;
    %end;
    .thread T_19;
    .scope S_0x2971920;
T_20 ;
    %wait E_0x296d1a0;
    %load/vec4 v0x29721c0_0;
    %nor/r;
    %load/vec4 v0x2971bf0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0x2972100_0;
    %assign/vec4 v0x2971cb0_0, 0;
    %load/vec4 v0x2972030_0;
    %assign/vec4 v0x2971e60_0, 0;
T_20.0 ;
    %load/vec4 v0x2971bf0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_20.2, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x2971cb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x2971e60_0, 0;
T_20.2 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x2971920;
T_21 ;
    %wait E_0x296bd30;
    %load/vec4 v0x29721c0_0;
    %nor/r;
    %load/vec4 v0x2971bf0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v0x2971cb0_0;
    %assign/vec4 v0x2971d70_0, 0;
    %load/vec4 v0x2971e60_0;
    %assign/vec4 v0x2971f70_0, 0;
T_21.0 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x296a640;
T_22 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x296b250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x296acf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x296ac20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x296af80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x296b040_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x296ab40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x296b330_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x296aa60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x296b100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x296adb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x296aec0_0, 0;
    %end;
    .thread T_22;
    .scope S_0x296a640;
T_23 ;
    %wait E_0x296a9f0;
    %load/vec4 v0x296b4d0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x296b5b0_0;
    %pushi/vec4 63, 63, 6;
    %cmp/e;
    %flag_get/vec4 6;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x296b250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x296acf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x296ac20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x296af80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x296b040_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x296ab40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x296b330_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x296aa60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x296b100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x296adb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x296aec0_0, 0;
    %vpi_call 8 49 "$display", $time, "control module: instruction being decoded: %x", v0x296b4d0_0 {0 0 0};
    %load/vec4 v0x296b5b0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_23.2, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_23.3, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_23.4, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_23.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_23.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_23.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_23.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_23.9, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_23.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_23.11, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_23.12, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_23.13, 6;
    %vpi_call 8 194 "$display", "%b: That's not a supported instruction!", v0x296b5b0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x296acf0_0, 0;
    %jmp T_23.15;
T_23.2 ;
    %vpi_call 8 52 "$display", "%b: ADDI", v0x296b5b0_0 {0 0 0};
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x296ab40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x296b330_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x296aa60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x296acf0_0, 0;
    %jmp T_23.15;
T_23.3 ;
    %vpi_call 8 59 "$display", "%b: ORI", v0x296b5b0_0 {0 0 0};
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x296ab40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x296b330_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x296aa60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x296acf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x296adb0_0, 0, 1;
    %jmp T_23.15;
T_23.4 ;
    %vpi_call 8 67 "$display", "%b: LW", v0x296b5b0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x296af80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x296b040_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x296ab40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x296b330_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x296aa60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x296acf0_0, 0;
    %jmp T_23.15;
T_23.5 ;
    %vpi_call 8 76 "$display", "%b: SW", v0x296b5b0_0 {0 0 0};
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x296ab40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x296aa60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x296b100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x296acf0_0, 0;
    %jmp T_23.15;
T_23.6 ;
    %vpi_call 8 83 "$display", "%b: BEQ", v0x296b5b0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x296ac20_0, 0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x296ab40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x296acf0_0, 0;
    %jmp T_23.15;
T_23.7 ;
    %vpi_call 8 89 "$display", "%b: BNE", v0x296b5b0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x296ac20_0, 0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x296ab40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x296acf0_0, 0;
    %jmp T_23.15;
T_23.8 ;
    %vpi_call 8 95 "$display", "%b: J", v0x296b5b0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x296acf0_0, 0;
    %jmp T_23.15;
T_23.9 ;
    %vpi_call 8 99 "$display", "%b: JAL", v0x296b5b0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x296acf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x296adb0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x296b250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x296b330_0, 0;
    %jmp T_23.15;
T_23.10 ;
    %vpi_call 8 107 "$display", "%b: ADDIU", v0x296b5b0_0 {0 0 0};
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x296ab40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x296b330_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x296aa60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x296acf0_0, 0;
    %jmp T_23.15;
T_23.11 ;
    %vpi_call 8 114 "$display", "%b: SLTIU", v0x296b5b0_0 {0 0 0};
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x296ab40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x296b330_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x296aa60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x296acf0_0, 0;
    %jmp T_23.15;
T_23.12 ;
    %vpi_call 8 121 "$display", "%b: LUI", v0x296b5b0_0 {0 0 0};
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x296ab40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x296b330_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x296aa60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x296acf0_0, 0;
    %jmp T_23.15;
T_23.13 ;
    %vpi_call 8 128 "$display", "Special instruction detected: %x", v0x296b4d0_0 {0 0 0};
    %vpi_call 8 129 "$display", "%b: SPECIAL", v0x296b5b0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x296acf0_0, 0;
    %load/vec4 v0x296b3f0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_23.16, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_23.17, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_23.18, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_23.19, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_23.20, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_23.21, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_23.22, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_23.23, 6;
    %vpi_call 8 188 "$display", "funct: %b: That's not a supported funct!", v0x296b3f0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x296acf0_0, 0;
    %jmp T_23.25;
T_23.16 ;
    %vpi_call 8 133 "$display", "funct: %b: ADD", v0x296b3f0_0 {0 0 0};
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x296b250_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x296ab40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x296b330_0, 0;
    %jmp T_23.25;
T_23.17 ;
    %vpi_call 8 140 "$display", "%b: ADDU", v0x296b3f0_0 {0 0 0};
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x296b250_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x296ab40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x296b330_0, 0;
    %jmp T_23.25;
T_23.18 ;
    %vpi_call 8 146 "$display", "funct: %b: SUB", v0x296b3f0_0 {0 0 0};
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x296b250_0, 0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x296ab40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x296b330_0, 0;
    %jmp T_23.25;
T_23.19 ;
    %vpi_call 8 152 "$display", "funct: %b: AND", v0x296b3f0_0 {0 0 0};
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x296b250_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x296ab40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x296b330_0, 0;
    %jmp T_23.25;
T_23.20 ;
    %vpi_call 8 158 "$display", "funct: %b: OR", v0x296b3f0_0 {0 0 0};
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x296b250_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x296ab40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x296b330_0, 0;
    %jmp T_23.25;
T_23.21 ;
    %vpi_call 8 164 "$display", "funct: %b: SLT", v0x296b3f0_0 {0 0 0};
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x296b250_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x296ab40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x296b330_0, 0;
    %jmp T_23.25;
T_23.22 ;
    %vpi_call 8 170 "$display", "funct: %b: JR", v0x296b3f0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x296aec0_0, 0;
    %jmp T_23.25;
T_23.23 ;
    %load/vec4 v0x296b770_0;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_23.26, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 32;
    %cmp/u;
    %jmp/1 T_23.27, 6;
    %vpi_call 8 181 "$display", "vreg = %x, Syscall, but not a supported one!", v0x296b770_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x296acf0_0, 0;
    %jmp T_23.29;
T_23.26 ;
    %vpi_call 8 175 "$display", "%s", v0x296b690_0 {0 0 0};
    %jmp T_23.29;
T_23.27 ;
    %vpi_call 8 177 "$display", "syscall exit" {0 0 0};
    %vpi_call 8 178 "$finish" {0 0 0};
    %jmp T_23.29;
T_23.29 ;
    %pop/vec4 1;
    %jmp T_23.25;
T_23.25 ;
    %pop/vec4 1;
    %jmp T_23.15;
T_23.15 ;
    %pop/vec4 1;
    %jmp T_23.1;
T_23.0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x296b250_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x296acf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x296ac20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x296af80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x296b040_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x296ab40_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x296b330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x296aa60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x296b100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x296adb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x296aec0_0, 0, 1;
T_23.1 ;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x297e010;
T_24 ;
    %wait E_0x297e530;
    %load/vec4 v0x297eb00_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x297edf0, 4;
    %store/vec4 v0x297e760_0, 0, 32;
    %jmp T_24;
    .thread T_24;
    .scope S_0x297e010;
T_25 ;
    %vpi_call 16 26 "$monitor", "registerfile: 31 = %x write_data = %x write_reg = %x reg_write = %x", &A<v0x297edf0, 31>, v0x297f500_0, v0x297f5a0_0, v0x297ecc0_0, $time {0 0 0};
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x297edf0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x297e760_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x297e800_0, 0, 32;
    %end;
    .thread T_25;
    .scope S_0x297e010;
T_26 ;
    %wait E_0x297e4d0;
    %vpi_call 16 33 "$display", $time, "$at : %x, $v0: %x, $ra: %x $sp :%x $s8: %x $zero : %x", &A<v0x297edf0, 1>, &A<v0x297edf0, 2>, &A<v0x297edf0, 31>, &A<v0x297edf0, 29>, &A<v0x297edf0, 30>, &A<v0x297edf0, 0> {0 0 0};
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0x297e010;
T_27 ;
    %wait E_0x296bd30;
    %vpi_call 16 38 "$display", $time, "posedge write: write_data = %x write_reg = %x reg_write = %x", v0x297f500_0, v0x297f5a0_0, v0x297ecc0_0 {0 0 0};
    %load/vec4 v0x297ecc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %load/vec4 v0x297f500_0;
    %load/vec4 v0x297f5a0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x297edf0, 4, 0;
T_27.0 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x297e010;
T_28 ;
    %wait E_0x297e350;
    %load/vec4 v0x297eb00_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x297edf0, 4;
    %assign/vec4 v0x297e760_0, 0;
    %load/vec4 v0x297ebe0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x297edf0, 4;
    %assign/vec4 v0x297e800_0, 0;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x297b610;
T_29 ;
    %wait E_0x297b8f0;
    %load/vec4 v0x297bc80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_29.0, 8;
    %load/vec4 v0x297b950_0;
    %jmp/1 T_29.1, 8;
T_29.0 ; End of true expr.
    %load/vec4 v0x297ba60_0;
    %jmp/0 T_29.1, 8;
 ; End of false expr.
    %blend;
T_29.1;
    %store/vec4 v0x297bb90_0, 0, 32;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x297bde0;
T_30 ;
    %wait E_0x297bfd0;
    %load/vec4 v0x297c2f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_30.0, 8;
    %load/vec4 v0x297c050_0;
    %jmp/1 T_30.1, 8;
T_30.0 ; End of true expr.
    %load/vec4 v0x297c160_0;
    %jmp/0 T_30.1, 8;
 ; End of false expr.
    %blend;
T_30.1;
    %store/vec4 v0x297c200_0, 0, 32;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x2978e50;
T_31 ;
    %wait E_0x2979040;
    %load/vec4 v0x2979450_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x2979450_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x2979390_0, 0, 32;
    %load/vec4 v0x2979390_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x2979580_0, 0, 32;
    %load/vec4 v0x2979390_0;
    %store/vec4 v0x2979290_0, 0, 32;
    %load/vec4 v0x2979580_0;
    %load/vec4 v0x29791d0_0;
    %add;
    %store/vec4 v0x29790d0_0, 0, 32;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x296cbe0;
T_32 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x296e430_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x296e6d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x296f630_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x296df80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x296dbf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x296de00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x296d4e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x296eb30_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x296d220_0, 0, 3;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x296f0f0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x296f390_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x296e350_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x296e110_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x296d9e0_0, 0, 1;
    %end;
    .thread T_32;
    .scope S_0x296cbe0;
T_33 ;
    %wait E_0x296d1a0;
    %load/vec4 v0x296d8b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %load/vec4 v0x296efb0_0;
    %store/vec4 v0x296df80_0, 0, 1;
    %load/vec4 v0x296dc90_0;
    %store/vec4 v0x296dbf0_0, 0, 1;
    %load/vec4 v0x296dec0_0;
    %store/vec4 v0x296de00_0, 0, 1;
    %load/vec4 v0x296d580_0;
    %store/vec4 v0x296d4e0_0, 0, 1;
    %load/vec4 v0x296ec10_0;
    %store/vec4 v0x296eb30_0, 0, 2;
    %load/vec4 v0x296d320_0;
    %store/vec4 v0x296d220_0, 0, 3;
    %load/vec4 v0x296e510_0;
    %store/vec4 v0x296e430_0, 0, 32;
    %load/vec4 v0x296e7b0_0;
    %store/vec4 v0x296e6d0_0, 0, 32;
    %load/vec4 v0x296f710_0;
    %store/vec4 v0x296f630_0, 0, 32;
    %load/vec4 v0x296f1d0_0;
    %store/vec4 v0x296f0f0_0, 0, 5;
    %load/vec4 v0x296f470_0;
    %store/vec4 v0x296f390_0, 0, 5;
    %load/vec4 v0x296e970_0;
    %store/vec4 v0x296e350_0, 0, 5;
    %load/vec4 v0x296e1b0_0;
    %store/vec4 v0x296e110_0, 0, 32;
    %load/vec4 v0x296da80_0;
    %store/vec4 v0x296d9e0_0, 0, 1;
    %jmp T_33.1;
T_33.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x296df80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x296dbf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x296de00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x296d4e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x296eb30_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x296d220_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x296e430_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x296e6d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x296f630_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x296f0f0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x296f390_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x296e350_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x296e110_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x296d9e0_0, 0, 1;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x296cbe0;
T_34 ;
    %wait E_0x296bd30;
    %load/vec4 v0x296d8b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %load/vec4 v0x296df80_0;
    %store/vec4 v0x296f050_0, 0, 1;
    %load/vec4 v0x296dbf0_0;
    %store/vec4 v0x296dd60_0, 0, 1;
    %load/vec4 v0x296de00_0;
    %store/vec4 v0x296e070_0, 0, 1;
    %load/vec4 v0x296d4e0_0;
    %store/vec4 v0x296d670_0, 0, 1;
    %load/vec4 v0x296eb30_0;
    %store/vec4 v0x296ed00_0, 0, 2;
    %load/vec4 v0x296d220_0;
    %store/vec4 v0x296d3e0_0, 0, 3;
    %load/vec4 v0x296e430_0;
    %store/vec4 v0x296e5f0_0, 0, 32;
    %load/vec4 v0x296e6d0_0;
    %store/vec4 v0x296e890_0, 0, 32;
    %load/vec4 v0x296f630_0;
    %store/vec4 v0x296f7f0_0, 0, 32;
    %load/vec4 v0x296f0f0_0;
    %store/vec4 v0x296f2b0_0, 0, 5;
    %load/vec4 v0x296f390_0;
    %store/vec4 v0x296f550_0, 0, 5;
    %load/vec4 v0x296e350_0;
    %store/vec4 v0x296ea50_0, 0, 5;
    %load/vec4 v0x296e110_0;
    %store/vec4 v0x296e270_0, 0, 32;
    %load/vec4 v0x296d9e0_0;
    %store/vec4 v0x296db50_0, 0, 1;
T_34.0 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x29796e0;
T_35 ;
    %wait E_0x2977590;
    %load/vec4 v0x2979d80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_35.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_35.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_35.2, 6;
    %vpi_call 3 55 "$display", "Error in threemux" {0 0 0};
    %jmp T_35.4;
T_35.0 ;
    %load/vec4 v0x29799b0_0;
    %store/vec4 v0x2979c70_0, 0, 5;
    %jmp T_35.4;
T_35.1 ;
    %load/vec4 v0x2979ae0_0;
    %store/vec4 v0x2979c70_0, 0, 5;
    %jmp T_35.4;
T_35.2 ;
    %load/vec4 v0x2979ba0_0;
    %store/vec4 v0x2979c70_0, 0, 5;
    %jmp T_35.4;
T_35.4 ;
    %pop/vec4 1;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x2979f10;
T_36 ;
    %wait E_0x297a160;
    %load/vec4 v0x297a5a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_36.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_36.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_36.2, 6;
    %vpi_call 3 69 "$display", "Error in threemux" {0 0 0};
    %jmp T_36.4;
T_36.0 ;
    %load/vec4 v0x297a1f0_0;
    %store/vec4 v0x297a4e0_0, 0, 32;
    %jmp T_36.4;
T_36.1 ;
    %load/vec4 v0x297a300_0;
    %store/vec4 v0x297a4e0_0, 0, 32;
    %jmp T_36.4;
T_36.2 ;
    %load/vec4 v0x297a3c0_0;
    %store/vec4 v0x297a4e0_0, 0, 32;
    %jmp T_36.4;
T_36.4 ;
    %pop/vec4 1;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x297a740;
T_37 ;
    %wait E_0x297a990;
    %load/vec4 v0x297ada0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_37.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_37.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_37.2, 6;
    %vpi_call 3 69 "$display", "Error in threemux" {0 0 0};
    %jmp T_37.4;
T_37.0 ;
    %load/vec4 v0x297aa20_0;
    %store/vec4 v0x297acd0_0, 0, 32;
    %jmp T_37.4;
T_37.1 ;
    %load/vec4 v0x297ab30_0;
    %store/vec4 v0x297acd0_0, 0, 32;
    %jmp T_37.4;
T_37.2 ;
    %load/vec4 v0x297ac00_0;
    %store/vec4 v0x297acd0_0, 0, 32;
    %jmp T_37.4;
T_37.4 ;
    %pop/vec4 1;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0x297af40;
T_38 ;
    %wait E_0x297b180;
    %load/vec4 v0x297b4f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_38.0, 8;
    %load/vec4 v0x297b200_0;
    %jmp/1 T_38.1, 8;
T_38.0 ; End of true expr.
    %load/vec4 v0x297b330_0;
    %jmp/0 T_38.1, 8;
 ; End of false expr.
    %blend;
T_38.1;
    %store/vec4 v0x297b3f0_0, 0, 32;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0x2969f40;
T_39 ;
    %wait E_0x296a180;
    %load/vec4 v0x296a1e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_39.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_39.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_39.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_39.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_39.4, 6;
    %vpi_call 7 22 "$display", "That's not a supported ALUop!" {0 0 0};
    %jmp T_39.6;
T_39.0 ;
    %load/vec4 v0x296a3c0_0;
    %load/vec4 v0x296a4b0_0;
    %and;
    %store/vec4 v0x296a2e0_0, 0, 32;
    %jmp T_39.6;
T_39.1 ;
    %load/vec4 v0x296a3c0_0;
    %load/vec4 v0x296a4b0_0;
    %or;
    %store/vec4 v0x296a2e0_0, 0, 32;
    %jmp T_39.6;
T_39.2 ;
    %load/vec4 v0x296a3c0_0;
    %load/vec4 v0x296a4b0_0;
    %add;
    %store/vec4 v0x296a2e0_0, 0, 32;
    %jmp T_39.6;
T_39.3 ;
    %load/vec4 v0x296a3c0_0;
    %load/vec4 v0x296a4b0_0;
    %sub;
    %store/vec4 v0x296a2e0_0, 0, 32;
    %jmp T_39.6;
T_39.4 ;
    %load/vec4 v0x296a3c0_0;
    %load/vec4 v0x296a4b0_0;
    %cmp/u;
    %jmp/0xz  T_39.7, 5;
    %load/vec4 v0x296a3c0_0;
    %store/vec4 v0x296a2e0_0, 0, 32;
    %jmp T_39.8;
T_39.7 ;
    %load/vec4 v0x296a4b0_0;
    %store/vec4 v0x296a2e0_0, 0, 32;
T_39.8 ;
    %jmp T_39.6;
T_39.6 ;
    %pop/vec4 1;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0x2977370;
T_40 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2977770_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x2978940_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x29783e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2977ce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2977f50_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x2978940_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2978190_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2977b00_0, 0, 1;
    %end;
    .thread T_40;
    .scope S_0x2977370;
T_41 ;
    %wait E_0x296d1a0;
    %load/vec4 v0x2978590_0;
    %store/vec4 v0x29783e0_0, 0, 1;
    %load/vec4 v0x2977d80_0;
    %store/vec4 v0x2977ce0_0, 0, 1;
    %load/vec4 v0x2977ff0_0;
    %store/vec4 v0x2977f50_0, 0, 1;
    %load/vec4 v0x2977870_0;
    %store/vec4 v0x2977770_0, 0, 32;
    %load/vec4 v0x2978770_0;
    %store/vec4 v0x29786d0_0, 0, 32;
    %load/vec4 v0x2978a00_0;
    %store/vec4 v0x2978940_0, 0, 5;
    %load/vec4 v0x2978230_0;
    %store/vec4 v0x2978190_0, 0, 32;
    %load/vec4 v0x2977ba0_0;
    %store/vec4 v0x2977b00_0, 0, 1;
    %jmp T_41;
    .thread T_41;
    .scope S_0x2977370;
T_42 ;
    %wait E_0x296bd30;
    %load/vec4 v0x29783e0_0;
    %store/vec4 v0x2978630_0, 0, 1;
    %load/vec4 v0x2977ce0_0;
    %store/vec4 v0x2977eb0_0, 0, 1;
    %load/vec4 v0x2977f50_0;
    %store/vec4 v0x29780c0_0, 0, 1;
    %load/vec4 v0x2977770_0;
    %store/vec4 v0x2977930_0, 0, 32;
    %load/vec4 v0x29786d0_0;
    %store/vec4 v0x2978850_0, 0, 32;
    %load/vec4 v0x2978940_0;
    %store/vec4 v0x2978af0_0, 0, 5;
    %load/vec4 v0x2978190_0;
    %store/vec4 v0x2978320_0, 0, 32;
    %load/vec4 v0x2977b00_0;
    %store/vec4 v0x2977c40_0, 0, 1;
    %jmp T_42;
    .thread T_42;
    .scope S_0x296ba90;
T_43 ;
    %vpi_call 9 14 "$readmemh", "hello.v", v0x296c6b0 {0 0 0};
    %end;
    .thread T_43;
    .scope S_0x296ba90;
T_44 ;
    %wait E_0x296bd30;
    %load/vec4 v0x296c610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %load/vec4 v0x296ca00_0;
    %load/vec4 v0x296c340_0;
    %subi 1048576, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x296c6b0, 0, 4;
T_44.0 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0x297f830;
T_45 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x297fba0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2980630_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x29808b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2980160_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x2980bf0_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x29803d0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x297ff00_0, 0, 1;
    %end;
    .thread T_45;
    .scope S_0x297f830;
T_46 ;
    %wait E_0x296d1a0;
    %load/vec4 v0x2980a60_0;
    %store/vec4 v0x29808b0_0, 0, 1;
    %load/vec4 v0x2980200_0;
    %store/vec4 v0x2980160_0, 0, 1;
    %load/vec4 v0x297fca0_0;
    %store/vec4 v0x297fba0_0, 0, 32;
    %load/vec4 v0x29806f0_0;
    %store/vec4 v0x2980630_0, 0, 32;
    %load/vec4 v0x2980c90_0;
    %store/vec4 v0x2980bf0_0, 0, 5;
    %load/vec4 v0x2980470_0;
    %store/vec4 v0x29803d0_0, 0, 32;
    %load/vec4 v0x297fff0_0;
    %store/vec4 v0x297ff00_0, 0, 1;
    %jmp T_46;
    .thread T_46;
    .scope S_0x297f830;
T_47 ;
    %wait E_0x296bd30;
    %load/vec4 v0x29808b0_0;
    %store/vec4 v0x2980b00_0, 0, 1;
    %load/vec4 v0x2980160_0;
    %store/vec4 v0x2980330_0, 0, 1;
    %load/vec4 v0x297fba0_0;
    %store/vec4 v0x297fd60_0, 0, 32;
    %load/vec4 v0x2980630_0;
    %store/vec4 v0x29807e0_0, 0, 32;
    %load/vec4 v0x2980bf0_0;
    %store/vec4 v0x2980da0_0, 0, 5;
    %load/vec4 v0x29803d0_0;
    %store/vec4 v0x2980560_0, 0, 32;
    %load/vec4 v0x297ff00_0;
    %store/vec4 v0x2980090_0, 0, 1;
    %jmp T_47;
    .thread T_47;
    .scope S_0x297cb40;
T_48 ;
    %wait E_0x297cd80;
    %load/vec4 v0x297d0d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_48.0, 8;
    %load/vec4 v0x297ce00_0;
    %jmp/1 T_48.1, 8;
T_48.0 ; End of true expr.
    %load/vec4 v0x297cf00_0;
    %jmp/0 T_48.1, 8;
 ; End of false expr.
    %blend;
T_48.1;
    %store/vec4 v0x297cfe0_0, 0, 32;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0x297d240;
T_49 ;
    %wait E_0x297d480;
    %load/vec4 v0x297d7f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_49.0, 8;
    %load/vec4 v0x297d500_0;
    %jmp/1 T_49.1, 8;
T_49.0 ; End of true expr.
    %load/vec4 v0x297d610_0;
    %jmp/0 T_49.1, 8;
 ; End of false expr.
    %blend;
T_49.1;
    %store/vec4 v0x297d6d0_0, 0, 32;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0x296fdb0;
T_50 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2971530_0, 0, 1;
    %end;
    .thread T_50;
    .scope S_0x296fdb0;
T_51 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x29712f0_0, 0, 1;
    %end;
    .thread T_51;
    .scope S_0x296fdb0;
T_52 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x29713b0_0, 0, 1;
    %end;
    .thread T_52;
    .scope S_0x296fdb0;
T_53 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2971470_0, 0, 1;
    %end;
    .thread T_53;
    .scope S_0x296fdb0;
T_54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2970f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2970e60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x29703a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2970510_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x2970470_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x2970620_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x29702e0_0, 0, 1;
    %end;
    .thread T_54;
    .scope S_0x296fdb0;
T_55 ;
    %wait E_0x296ce60;
    %load/vec4 v0x2970d90_0;
    %load/vec4 v0x2970b00_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x2970d90_0;
    %load/vec4 v0x2970cc0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x2970700_0;
    %and;
    %store/vec4 v0x2971530_0, 0, 1;
    %load/vec4 v0x29701d0_0;
    %load/vec4 v0x2970840_0;
    %and;
    %load/vec4 v0x29710b0_0;
    %load/vec4 v0x2970b00_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x29710b0_0;
    %load/vec4 v0x2970cc0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %store/vec4 v0x29713b0_0, 0, 1;
    %load/vec4 v0x29701d0_0;
    %load/vec4 v0x29707a0_0;
    %and;
    %load/vec4 v0x2971150_0;
    %load/vec4 v0x2970b00_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x2971150_0;
    %load/vec4 v0x2970cc0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %store/vec4 v0x2971470_0, 0, 1;
    %load/vec4 v0x29713b0_0;
    %load/vec4 v0x2971470_0;
    %or;
    %store/vec4 v0x29712f0_0, 0, 1;
    %load/vec4 v0x2971530_0;
    %flag_set/vec4 8;
    %load/vec4 v0x29712f0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_55.0, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2970f00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2970e60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x29702e0_0, 0, 1;
    %jmp T_55.1;
T_55.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2970f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2970e60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x29702e0_0, 0, 1;
T_55.1 ;
    %load/vec4 v0x2970b00_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x2970b00_0;
    %load/vec4 v0x2971150_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x29709a0_0;
    %and;
    %store/vec4 v0x29703a0_0, 0, 1;
    %load/vec4 v0x2970cc0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x2970cc0_0;
    %load/vec4 v0x2971150_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x29709a0_0;
    %and;
    %store/vec4 v0x2970510_0, 0, 1;
    %load/vec4 v0x2970bf0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x2970bf0_0;
    %load/vec4 v0x2971150_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x29709a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.2, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x2970470_0, 0, 2;
    %jmp T_55.3;
T_55.2 ;
    %load/vec4 v0x2970bf0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x2970bf0_0;
    %load/vec4 v0x2971210_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x2970a40_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x2970470_0, 0, 2;
    %jmp T_55.5;
T_55.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x2970470_0, 0, 2;
T_55.5 ;
T_55.3 ;
    %load/vec4 v0x2970d90_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x2970d90_0;
    %load/vec4 v0x2971150_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x29709a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.6, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x2970620_0, 0, 2;
    %jmp T_55.7;
T_55.6 ;
    %load/vec4 v0x2970d90_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x2970d90_0;
    %load/vec4 v0x2971210_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x2970a40_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.8, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x2970620_0, 0, 2;
    %jmp T_55.9;
T_55.8 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x2970620_0, 0, 2;
T_55.9 ;
T_55.7 ;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_0x2969800;
T_56 ;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0x2985a60_0, 0, 5;
    %end;
    .thread T_56;
    .scope S_0x2969800;
T_57 ;
    %end;
    .thread T_57;
    .scope S_0x2969800;
T_58 ;
    %wait E_0x297e4d0;
    %vpi_call 5 134 "$display", $time, "PC=%x Instr = %x aluoutw = %x, readdataw = %x, MemtoRegW = %x, jumplinkw = %x", v0x29820b0_0, v0x2985970_0, v0x2981500_0, v0x2983d00_0, v0x2982b00_0, v0x2982380_0 {0 0 0};
    %vpi_call 5 136 "$display", $time, "instrD = %x", v0x29858d0_0 {0 0 0};
    %vpi_call 5 137 "$display", $time, "SrcAE = %x, SrcBE = %x", v0x2984b20_0, v0x2984c30_0 {0 0 0};
    %vpi_call 5 138 "$display", $time, "RD1_D = %x, RD1_E = %x", v0x2983660_0, v0x29837b0_0 {0 0 0};
    %vpi_call 5 139 "$display", $time, "RD2_D = %x, RD2_E = %x", v0x2983870_0, v0x2983930_0 {0 0 0};
    %vpi_call 5 140 "$display", $time, "ReadReg1 = %x, ReadReg2 = %x", &PV<v0x29858d0_0, 21, 5>, &PV<v0x29858d0_0, 16, 5> {0 0 0};
    %jmp T_58;
    .thread T_58, $push;
    .scope S_0x2928810;
T_59 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2985b00_0, 0, 1;
    %end;
    .thread T_59;
    .scope S_0x2928810;
T_60 ;
    %load/vec4 v0x2985b00_0;
    %inv;
    %assign/vec4 v0x2985b00_0, 0;
    %delay 5, 0;
    %jmp T_60;
    .thread T_60;
    .scope S_0x2928810;
T_61 ;
    %delay 400, 0;
    %vpi_call 4 14 "$finish" {0 0 0};
    %end;
    .thread T_61;
# The file index is used to find the file name in the following table.
:file_names 18;
    "N/A";
    "<interactive>";
    "./jump.v";
    "./mux.v";
    "test_cpu.v";
    "./cpu.v";
    "./add4.v";
    "./ALU.v";
    "./control.v";
    "./data_memory.v";
    "./ex_reg.v";
    "./hazard_unit.v";
    "./id_reg.v";
    "./if_reg.v";
    "./inst_memory.v";
    "./mem_reg.v";
    "./registers.v";
    "./wb_reg.v";
