abc command read data/library/mcnc.genlib
Entered genlib library with 23 gates from file "data/library/mcnc.genlib".
abc command read_blif data/su/c7552.blif
Line 21: Skipping line ".default_input_arrival 0.00 0.00 ".
Line 22: Skipping line ".default_output_required 0.00 0.00 ".
Line 23: Skipping line ".default_input_drive 0.10 0.10 ".
Line 24: Skipping line ".default_output_load 2.00 ".
Line 25: Skipping line ".default_max_input_load 999.00 ".
abc command print_stats
[1;37mc7552                         :[0m i/o =  207/  108  lat =    0  nd =  1125  edge =   2605  area =2756.00  delay =69.40  lev = 50
--------------- round 1 ---------------
seed = 2456654692
maxLevel = 4
n849 is replaced by n1232 with estimated error 0
error = 0
area = 2736
delay = 69.4
#gates = 1119
output circuit appNtk/c7552_1_0_2736_69.4.blif
time = 27998717 us
--------------- round 2 ---------------
seed = 2890736334
maxLevel = 4
n850 is replaced by n405 with estimated error 2e-05
error = 2e-05
area = 2730
delay = 69.4
#gates = 1117
output circuit appNtk/c7552_2_2e-05_2730_69.4.blif
time = 50883725 us
--------------- round 3 ---------------
seed = 4063774575
maxLevel = 4
n770 is replaced by n377 with estimated error 3e-05
error = 3e-05
area = 2710
delay = 69.4
#gates = 1108
output circuit appNtk/c7552_3_3e-05_2710_69.4.blif
time = 74769727 us
--------------- round 4 ---------------
seed = 128639452
maxLevel = 4
n695 is replaced by n945 with estimated error 9e-05
error = 9e-05
area = 2703
delay = 69.4
#gates = 1105
output circuit appNtk/c7552_4_9e-05_2703_69.4.blif
time = 97223207 us
--------------- round 5 ---------------
seed = 1603339071
maxLevel = 4
n1169 is replaced by one with estimated error 9e-05
error = 9e-05
area = 2694
delay = 69.4
#gates = 1102
output circuit appNtk/c7552_5_9e-05_2694_69.4.blif
time = 125270542 us
--------------- round 6 ---------------
seed = 395322002
maxLevel = 4
n852 is replaced by n500 with estimated error 0.00013
error = 0.00013
area = 2692
delay = 69.4
#gates = 1101
output circuit appNtk/c7552_6_0.00013_2692_69.4.blif
time = 157255794 us
--------------- round 7 ---------------
seed = 2807207233
maxLevel = 4
n854 is replaced by n684 with estimated error 0.00021
error = 0.00021
area = 2685
delay = 69.4
#gates = 1098
output circuit appNtk/c7552_7_0.00021_2685_69.4.blif
time = 184153243 us
--------------- round 8 ---------------
seed = 1823317785
maxLevel = 4
n822 is replaced by one with estimated error 0.00017
error = 0.00017
area = 2679
delay = 69.4
#gates = 1096
output circuit appNtk/c7552_8_0.00017_2679_69.4.blif
time = 208573548 us
--------------- round 9 ---------------
seed = 895476438
maxLevel = 4
n825 is replaced by n382 with estimated error 0.00012
error = 0.00012
area = 2671
delay = 69.4
#gates = 1093
output circuit appNtk/c7552_9_0.00012_2671_69.4.blif
time = 229091326 us
--------------- round 10 ---------------
seed = 420606329
maxLevel = 4
n827 is replaced by n399 with estimated error 0.00027
error = 0.00027
area = 2664
delay = 69.4
#gates = 1090
output circuit appNtk/c7552_10_0.00027_2664_69.4.blif
time = 251790041 us
--------------- round 11 ---------------
seed = 1336046566
maxLevel = 4
n772 is replaced by one with estimated error 0.00025
error = 0.00025
area = 2659
delay = 69.4
#gates = 1088
output circuit appNtk/c7552_11_0.00025_2659_69.4.blif
time = 270657631 us
--------------- round 12 ---------------
seed = 346253657
maxLevel = 4
n1391 is replaced by n494 with estimated error 0.00022
error = 0.00022
area = 2656
delay = 69.4
#gates = 1086
output circuit appNtk/c7552_12_0.00022_2656_69.4.blif
time = 292240532 us
--------------- round 13 ---------------
seed = 2042366623
maxLevel = 4
n851 is replaced by n687 with estimated error 0.00017
error = 0.00017
area = 2653
delay = 69.4
#gates = 1084
output circuit appNtk/c7552_13_0.00017_2653_69.4.blif
time = 314505566 us
--------------- round 14 ---------------
seed = 861106741
maxLevel = 4
n855 is replaced by n681 with estimated error 0.00024
error = 0.00024
area = 2649
delay = 69.4
#gates = 1083
output circuit appNtk/c7552_14_0.00024_2649_69.4.blif
time = 333963527 us
--------------- round 15 ---------------
seed = 2350259847
maxLevel = 4
n1335 is replaced by n1230 with estimated error 0.00033
error = 0.00033
area = 2646
delay = 69.4
#gates = 1081
output circuit appNtk/c7552_15_0.00033_2646_69.4.blif
time = 354043775 us
--------------- round 16 ---------------
seed = 254561991
maxLevel = 4
n1136 is replaced by n1144 with estimated error 0.00032
error = 0.00032
area = 2643
delay = 69.4
#gates = 1080
output circuit appNtk/c7552_16_0.00032_2643_69.4.blif
time = 375853766 us
--------------- round 17 ---------------
seed = 3336450709
maxLevel = 4
n1187 is replaced by n593 with estimated error 0.00038
error = 0.00038
area = 2641
delay = 69.4
#gates = 1079
output circuit appNtk/c7552_17_0.00038_2641_69.4.blif
time = 401724387 us
--------------- round 18 ---------------
seed = 3317450562
maxLevel = 4
n872 is replaced by n789 with estimated error 0.00038
error = 0.00038
area = 2637
delay = 69.4
#gates = 1077
output circuit appNtk/c7552_18_0.00038_2637_69.4.blif
time = 433752261 us
--------------- round 19 ---------------
seed = 2861327189
maxLevel = 4
n1188 is replaced by n1173 with estimated error 0.00047
error = 0.00047
area = 2635
delay = 69.4
#gates = 1076
output circuit appNtk/c7552_19_0.00047_2635_69.4.blif
time = 462693698 us
--------------- round 20 ---------------
seed = 1149538776
maxLevel = 4
n1020 is replaced by n376 with estimated error 0.00047
error = 0.00047
area = 2633
delay = 69.4
#gates = 1075
output circuit appNtk/c7552_20_0.00047_2633_69.4.blif
time = 482526919 us
--------------- round 21 ---------------
seed = 3168858387
maxLevel = 4
n819 is replaced by n817 with estimated error 0.00044
error = 0.00044
area = 2629
delay = 69.4
#gates = 1074
output circuit appNtk/c7552_21_0.00044_2629_69.4.blif
time = 503914344 us
--------------- round 22 ---------------
seed = 607458594
maxLevel = 4
n828 is replaced by n802 with inverter with estimated error 0.00043
error = 0.00043
area = 2627
delay = 69.4
#gates = 1074
output circuit appNtk/c7552_22_0.00043_2627_69.4.blif
time = 525694582 us
--------------- round 23 ---------------
seed = 3002248713
maxLevel = 4
n809 is replaced by n547 with estimated error 0.00055
error = 0.00055
area = 2624
delay = 69.4
#gates = 1073
output circuit appNtk/c7552_23_0.00055_2624_69.4.blif
time = 549065162 us
--------------- round 24 ---------------
seed = 607766363
maxLevel = 4
n820 is replaced by one with estimated error 0.00059
error = 0.00059
area = 2618
delay = 69.4
#gates = 1071
output circuit appNtk/c7552_24_0.00059_2618_69.4.blif
time = 572024620 us
--------------- round 25 ---------------
seed = 4125437190
maxLevel = 4
n868 is replaced by zero with estimated error 0.00057
error = 0.00057
area = 2616
delay = 69.4
#gates = 1070
output circuit appNtk/c7552_25_0.00057_2616_69.4.blif
time = 594686002 us
--------------- round 26 ---------------
seed = 1306545115
maxLevel = 4
n673 is replaced by zero with estimated error 0.00043
error = 0.00043
area = 2614
delay = 69.4
#gates = 1069
output circuit appNtk/c7552_26_0.00043_2614_69.4.blif
time = 617671157 us
--------------- round 27 ---------------
seed = 2761079407
maxLevel = 4
n808 is replaced by n692 with estimated error 0.00048
error = 0.00048
area = 2611
delay = 69.4
#gates = 1068
output circuit appNtk/c7552_27_0.00048_2611_69.4.blif
time = 640267824 us
--------------- round 28 ---------------
seed = 1664327776
maxLevel = 4
n823 is replaced by zero with estimated error 0.0006
error = 0.0006
area = 2609
delay = 69.4
#gates = 1067
output circuit appNtk/c7552_28_0.0006_2609_69.4.blif
time = 662820129 us
--------------- round 29 ---------------
seed = 3110344929
maxLevel = 4
n1443 is replaced by zero with estimated error 0.00065
error = 0.00065
area = 2608
delay = 69.4
#gates = 1066
output circuit appNtk/c7552_29_0.00065_2608_69.4.blif
time = 685036577 us
--------------- round 30 ---------------
seed = 1816231558
maxLevel = 4
n588 is replaced by n418 with estimated error 0.00059
error = 0.00059
area = 2607
delay = 65.9
#gates = 1065
output circuit appNtk/c7552_30_0.00059_2607_65.9.blif
time = 708537336 us
--------------- round 31 ---------------
seed = 2775048906
maxLevel = 4
n829 is replaced by n806 with estimated error 0.00055
error = 0.00055
area = 2603
delay = 65.9
#gates = 1064
output circuit appNtk/c7552_31_0.00055_2603_65.9.blif
time = 729313036 us
--------------- round 32 ---------------
seed = 3794965833
maxLevel = 4
n1341 is replaced by n1330 with estimated error 0.0006
error = 0.0006
area = 2602
delay = 65.9
#gates = 1063
output circuit appNtk/c7552_32_0.0006_2602_65.9.blif
time = 749284890 us
--------------- round 33 ---------------
seed = 3101899352
maxLevel = 4
n1183 is replaced by n593 with estimated error 0.0005
error = 0.0005
area = 2601
delay = 65.9
#gates = 1062
output circuit appNtk/c7552_33_0.0005_2601_65.9.blif
time = 769542036 us
--------------- round 34 ---------------
seed = 1335971117
maxLevel = 4
n876 is replaced by n791 with estimated error 0.00132
error = 0.00132
area = 2569
delay = 65.9
#gates = 1051
output circuit appNtk/c7552_34_0.00132_2569_65.9.blif
time = 789447069 us
--------------- round 35 ---------------
seed = 2536842879
maxLevel = 4
n858 is replaced by n677 with estimated error 0.00174
error = 0.00174
area = 2559
delay = 65.9
#gates = 1047
output circuit appNtk/c7552_35_0.00174_2559_65.9.blif
time = 809707377 us
--------------- round 36 ---------------
seed = 3891534452
maxLevel = 4
n745 is replaced by one with estimated error 0.0021
error = 0.0021
area = 2549
delay = 65.9
#gates = 1043
output circuit appNtk/c7552_36_0.0021_2549_65.9.blif
time = 829516712 us
--------------- round 37 ---------------
seed = 1507682424
maxLevel = 4
n877 is replaced by n789 with estimated error 0.00318
error = 0.00318
area = 2532
delay = 65.9
#gates = 1037
output circuit appNtk/c7552_37_0.00318_2532_65.9.blif
time = 849126092 us
--------------- round 38 ---------------
seed = 4091113370
maxLevel = 4
n833 is replaced by n696 with estimated error 0.00369
error = 0.00369
area = 2528
delay = 65.9
#gates = 1035
output circuit appNtk/c7552_38_0.00369_2528_65.9.blif
time = 866239868 us
--------------- round 39 ---------------
seed = 2723986506
maxLevel = 4
n834 is replaced by n698 with estimated error 0.00448
error = 0.00448
area = 2524
delay = 65.9
#gates = 1034
output circuit appNtk/c7552_39_0.00448_2524_65.9.blif
time = 883565220 us
--------------- round 40 ---------------
seed = 1567272384
maxLevel = 4
n836 is replaced by n711 with estimated error 0.00603
error = 0.00603
area = 2517
delay = 65.9
#gates = 1031
output circuit appNtk/c7552_40_0.00603_2517_65.9.blif
time = 900783124 us
--------------- round 41 ---------------
seed = 2692003683
maxLevel = 4
n831 is replaced by n718 with estimated error 0.00771
error = 0.00771
area = 2514
delay = 65.9
#gates = 1029
output circuit appNtk/c7552_41_0.00771_2514_65.9.blif
time = 917797160 us
--------------- round 42 ---------------
seed = 4196810388
maxLevel = 4
exceed error bound
