# Exporting Component Description of CoreAXI4SInterconnect_C0 to TCL
# Family: PolarFireSoC
# Part Number: MPFS250TS-1FCG1152I
# Create and Configure the core component CoreAXI4SInterconnect_C0
create_and_configure_core -core_vlnv {Actel:DirectCore:CoreAXI4SInterconnect:2.0.111} -component_name {CoreAXI4SInterconnect_C0} -params {\
"ARB_TYPE:0"  \
"AXI4S_I0RS:false"  \
"AXI4S_I0TDATA_BYTES:4"  \
"AXI4S_I1RS:false"  \
"AXI4S_I1TDATA_BYTES:4"  \
"AXI4S_I2RS:false"  \
"AXI4S_I2TDATA_BYTES:4"  \
"AXI4S_I3RS:false"  \
"AXI4S_I3TDATA_BYTES:4"  \
"AXI4S_I4RS:false"  \
"AXI4S_I4TDATA_BYTES:4"  \
"AXI4S_I5RS:false"  \
"AXI4S_I5TDATA_BYTES:4"  \
"AXI4S_I6RS:false"  \
"AXI4S_I6TDATA_BYTES:4"  \
"AXI4S_I7RS:false"  \
"AXI4S_I7TDATA_BYTES:4"  \
"AXI4S_IDWC_I0RS:false"  \
"AXI4S_IDWC_I1RS:false"  \
"AXI4S_IDWC_I2RS:false"  \
"AXI4S_IDWC_I3RS:false"  \
"AXI4S_IDWC_I4RS:false"  \
"AXI4S_IDWC_I5RS:false"  \
"AXI4S_IDWC_I6RS:false"  \
"AXI4S_IDWC_I7RS:false"  \
"AXI4S_IDWC_T0RS:false"  \
"AXI4S_IDWC_T1RS:false"  \
"AXI4S_IDWC_T2RS:false"  \
"AXI4S_IDWC_T3RS:false"  \
"AXI4S_IDWC_T4RS:false"  \
"AXI4S_IDWC_T5RS:false"  \
"AXI4S_IDWC_T6RS:false"  \
"AXI4S_IDWC_T7RS:false"  \
"AXI4S_T0RS:false"  \
"AXI4S_T0TDATA_BYTES:4"  \
"AXI4S_T1RS:false"  \
"AXI4S_T1TDATA_BYTES:4"  \
"AXI4S_T2RS:false"  \
"AXI4S_T2TDATA_BYTES:4"  \
"AXI4S_T3RS:false"  \
"AXI4S_T3TDATA_BYTES:4"  \
"AXI4S_T4RS:false"  \
"AXI4S_T4TDATA_BYTES:4"  \
"AXI4S_T5RS:false"  \
"AXI4S_T5TDATA_BYTES:4"  \
"AXI4S_T6RS:false"  \
"AXI4S_T6TDATA_BYTES:4"  \
"AXI4S_T7RS:false"  \
"AXI4S_T7TDATA_BYTES:4"  \
"AXI4S_TDWC_I0RS:false"  \
"AXI4S_TDWC_I1RS:false"  \
"AXI4S_TDWC_I2RS:false"  \
"AXI4S_TDWC_I3RS:false"  \
"AXI4S_TDWC_I4RS:false"  \
"AXI4S_TDWC_I5RS:false"  \
"AXI4S_TDWC_I6RS:false"  \
"AXI4S_TDWC_I7RS:false"  \
"AXI4S_TDWC_T0RS:false"  \
"AXI4S_TDWC_T1RS:false"  \
"AXI4S_TDWC_T2RS:false"  \
"AXI4S_TDWC_T3RS:false"  \
"AXI4S_TDWC_T4RS:false"  \
"AXI4S_TDWC_T5RS:false"  \
"AXI4S_TDWC_T6RS:false"  \
"AXI4S_TDWC_T7RS:false"  \
"ENABLE_IR0_FIFO:false"  \
"ENABLE_IR1_FIFO:false"  \
"ENABLE_IR2_FIFO:false"  \
"ENABLE_IR3_FIFO:false"  \
"ENABLE_IR4_FIFO:false"  \
"ENABLE_IR5_FIFO:false"  \
"ENABLE_IR6_FIFO:false"  \
"ENABLE_IR7_FIFO:false"  \
"ENABLE_TDATA:true"  \
"ENABLE_TDEST:true"  \
"ENABLE_TID:false"  \
"ENABLE_TIMEOUT:false"  \
"ENABLE_TKEEP:true"  \
"ENABLE_TLAST:true"  \
"ENABLE_TR0_FIFO:false"  \
"ENABLE_TR1_FIFO:false"  \
"ENABLE_TR2_FIFO:false"  \
"ENABLE_TR3_FIFO:false"  \
"ENABLE_TR4_FIFO:false"  \
"ENABLE_TR5_FIFO:false"  \
"ENABLE_TR6_FIFO:false"  \
"ENABLE_TR7_FIFO:false"  \
"ENABLE_TREADY:true"  \
"ENABLE_TSTRB:false"  \
"ENABLE_TUSER:true"  \
"IR0_ASYNC_FIFO:0"  \
"IR0_ENABLE_ARB:1"  \
"IR0_FIFO_DEPTH:16"  \
"IR0_FIFO_ECC:false"  \
"IR0_LCM_TDATA_BYTES:4"  \
"IR0_PACKET_MODE:false"  \
"IR0_RAM_TYPE:1"  \
"IR0_TDEST_BASE:0x0"  \
"IR0_TDEST_HIGH:0x0"  \
"IR0_TUSER_WIDTH:4"  \
"IR1_ASYNC_FIFO:0"  \
"IR1_ENABLE_ARB:1"  \
"IR1_FIFO_DEPTH:16"  \
"IR1_FIFO_ECC:false"  \
"IR1_LCM_TDATA_BYTES:4"  \
"IR1_PACKET_MODE:false"  \
"IR1_RAM_TYPE:1"  \
"IR1_TDEST_BASE:0x1"  \
"IR1_TDEST_HIGH:0x1"  \
"IR1_TUSER_WIDTH:4"  \
"IR2_ASYNC_FIFO:0"  \
"IR2_ENABLE_ARB:1"  \
"IR2_FIFO_DEPTH:16"  \
"IR2_FIFO_ECC:false"  \
"IR2_LCM_TDATA_BYTES:4"  \
"IR2_PACKET_MODE:false"  \
"IR2_RAM_TYPE:1"  \
"IR2_TDEST_BASE:0x2"  \
"IR2_TDEST_HIGH:0x2"  \
"IR2_TUSER_WIDTH:4"  \
"IR3_ASYNC_FIFO:0"  \
"IR3_ENABLE_ARB:1"  \
"IR3_FIFO_DEPTH:16"  \
"IR3_FIFO_ECC:false"  \
"IR3_LCM_TDATA_BYTES:4"  \
"IR3_PACKET_MODE:false"  \
"IR3_RAM_TYPE:1"  \
"IR3_TDEST_BASE:0x3"  \
"IR3_TDEST_HIGH:0x3"  \
"IR3_TUSER_WIDTH:4"  \
"IR4_ASYNC_FIFO:0"  \
"IR4_ENABLE_ARB:1"  \
"IR4_FIFO_DEPTH:16"  \
"IR4_FIFO_ECC:false"  \
"IR4_LCM_TDATA_BYTES:4"  \
"IR4_PACKET_MODE:false"  \
"IR4_RAM_TYPE:1"  \
"IR4_TDEST_BASE:0x4"  \
"IR4_TDEST_HIGH:0x4"  \
"IR4_TUSER_WIDTH:4"  \
"IR5_ASYNC_FIFO:0"  \
"IR5_ENABLE_ARB:1"  \
"IR5_FIFO_DEPTH:16"  \
"IR5_FIFO_ECC:false"  \
"IR5_LCM_TDATA_BYTES:4"  \
"IR5_PACKET_MODE:false"  \
"IR5_RAM_TYPE:1"  \
"IR5_TDEST_BASE:0x5"  \
"IR5_TDEST_HIGH:0x5"  \
"IR5_TUSER_WIDTH:4"  \
"IR6_ASYNC_FIFO:0"  \
"IR6_ENABLE_ARB:1"  \
"IR6_FIFO_DEPTH:16"  \
"IR6_FIFO_ECC:false"  \
"IR6_LCM_TDATA_BYTES:4"  \
"IR6_PACKET_MODE:false"  \
"IR6_RAM_TYPE:1"  \
"IR6_TDEST_BASE:0x6"  \
"IR6_TDEST_HIGH:0x6"  \
"IR6_TUSER_WIDTH:4"  \
"IR7_ASYNC_FIFO:0"  \
"IR7_ENABLE_ARB:1"  \
"IR7_FIFO_DEPTH:16"  \
"IR7_FIFO_ECC:false"  \
"IR7_LCM_TDATA_BYTES:4"  \
"IR7_PACKET_MODE:false"  \
"IR7_RAM_TYPE:1"  \
"IR7_TDEST_BASE:0x7"  \
"IR7_TDEST_HIGH:0x7"  \
"IR7_TUSER_WIDTH:4"  \
"NUM_ARB_TRANS:1"  \
"NUM_INITIATORS:1"  \
"NUM_STAGES:2"  \
"NUM_TARGETS:2"  \
"NUM_TARGETS_WIDTH:1"  \
"TDATA_BYTES:4"  \
"TDEST_WIDTH:32"  \
"TID_WIDTH:1"  \
"TIMEOUT_CYCLES:64"  \
"TR0_ASYNC_FIFO:0"  \
"TR0_FIFO_DEPTH:16"  \
"TR0_FIFO_ECC:false"  \
"TR0_IR0_LINK:true"  \
"TR0_IR1_LINK:true"  \
"TR0_IR2_LINK:true"  \
"TR0_IR3_LINK:true"  \
"TR0_IR4_LINK:true"  \
"TR0_IR5_LINK:true"  \
"TR0_IR6_LINK:true"  \
"TR0_IR7_LINK:true"  \
"TR0_LCM_TDATA_BYTES:4"  \
"TR0_PACKET_MODE:false"  \
"TR0_RAM_TYPE:1"  \
"TR0_TUSER_WIDTH:4"  \
"TR1_ASYNC_FIFO:0"  \
"TR1_FIFO_DEPTH:16"  \
"TR1_FIFO_ECC:false"  \
"TR1_IR0_LINK:true"  \
"TR1_IR1_LINK:true"  \
"TR1_IR2_LINK:true"  \
"TR1_IR3_LINK:true"  \
"TR1_IR4_LINK:true"  \
"TR1_IR5_LINK:true"  \
"TR1_IR6_LINK:true"  \
"TR1_IR7_LINK:true"  \
"TR1_LCM_TDATA_BYTES:4"  \
"TR1_PACKET_MODE:false"  \
"TR1_RAM_TYPE:1"  \
"TR1_TUSER_WIDTH:4"  \
"TR2_ASYNC_FIFO:0"  \
"TR2_FIFO_DEPTH:16"  \
"TR2_FIFO_ECC:false"  \
"TR2_IR0_LINK:true"  \
"TR2_IR1_LINK:true"  \
"TR2_IR2_LINK:true"  \
"TR2_IR3_LINK:true"  \
"TR2_IR4_LINK:true"  \
"TR2_IR5_LINK:true"  \
"TR2_IR6_LINK:true"  \
"TR2_IR7_LINK:true"  \
"TR2_LCM_TDATA_BYTES:4"  \
"TR2_PACKET_MODE:false"  \
"TR2_RAM_TYPE:1"  \
"TR2_TUSER_WIDTH:4"  \
"TR3_ASYNC_FIFO:0"  \
"TR3_FIFO_DEPTH:16"  \
"TR3_FIFO_ECC:false"  \
"TR3_IR0_LINK:true"  \
"TR3_IR1_LINK:true"  \
"TR3_IR2_LINK:true"  \
"TR3_IR3_LINK:true"  \
"TR3_IR4_LINK:true"  \
"TR3_IR5_LINK:true"  \
"TR3_IR6_LINK:true"  \
"TR3_IR7_LINK:true"  \
"TR3_LCM_TDATA_BYTES:4"  \
"TR3_PACKET_MODE:false"  \
"TR3_RAM_TYPE:1"  \
"TR3_TUSER_WIDTH:4"  \
"TR4_ASYNC_FIFO:0"  \
"TR4_FIFO_DEPTH:16"  \
"TR4_FIFO_ECC:false"  \
"TR4_IR0_LINK:true"  \
"TR4_IR1_LINK:true"  \
"TR4_IR2_LINK:true"  \
"TR4_IR3_LINK:true"  \
"TR4_IR4_LINK:true"  \
"TR4_IR5_LINK:true"  \
"TR4_IR6_LINK:true"  \
"TR4_IR7_LINK:true"  \
"TR4_LCM_TDATA_BYTES:4"  \
"TR4_PACKET_MODE:false"  \
"TR4_RAM_TYPE:1"  \
"TR4_TUSER_WIDTH:4"  \
"TR5_ASYNC_FIFO:0"  \
"TR5_FIFO_DEPTH:16"  \
"TR5_FIFO_ECC:false"  \
"TR5_IR0_LINK:true"  \
"TR5_IR1_LINK:true"  \
"TR5_IR2_LINK:true"  \
"TR5_IR3_LINK:true"  \
"TR5_IR4_LINK:true"  \
"TR5_IR5_LINK:true"  \
"TR5_IR6_LINK:true"  \
"TR5_IR7_LINK:true"  \
"TR5_LCM_TDATA_BYTES:4"  \
"TR5_PACKET_MODE:false"  \
"TR5_RAM_TYPE:1"  \
"TR5_TUSER_WIDTH:4"  \
"TR6_ASYNC_FIFO:0"  \
"TR6_FIFO_DEPTH:16"  \
"TR6_FIFO_ECC:false"  \
"TR6_IR0_LINK:true"  \
"TR6_IR1_LINK:true"  \
"TR6_IR2_LINK:true"  \
"TR6_IR3_LINK:true"  \
"TR6_IR4_LINK:true"  \
"TR6_IR5_LINK:true"  \
"TR6_IR6_LINK:true"  \
"TR6_IR7_LINK:true"  \
"TR6_LCM_TDATA_BYTES:4"  \
"TR6_PACKET_MODE:false"  \
"TR6_RAM_TYPE:1"  \
"TR6_TUSER_WIDTH:4"  \
"TR7_ASYNC_FIFO:0"  \
"TR7_FIFO_DEPTH:16"  \
"TR7_FIFO_ECC:false"  \
"TR7_IR0_LINK:true"  \
"TR7_IR1_LINK:true"  \
"TR7_IR2_LINK:true"  \
"TR7_IR3_LINK:true"  \
"TR7_IR4_LINK:true"  \
"TR7_IR5_LINK:true"  \
"TR7_IR6_LINK:true"  \
"TR7_IR7_LINK:true"  \
"TR7_LCM_TDATA_BYTES:4"  \
"TR7_PACKET_MODE:false"  \
"TR7_RAM_TYPE:1"  \
"TR7_TUSER_WIDTH:4"  \
"TUSER_BITS_P_BYTE:1"  \
"TUSER_WIDTH:4"   }
# Exporting Component Description of CoreAXI4SInterconnect_C0 to TCL done
