platform=xilinx_u280_xdma_201920_3
debug=1
profile_kernel=data:all:all:all
save-temps=1

[connectivity]
nk=vadd:1:vadd_1
sp=vadd_1.in1:DDR[0]
sp=vadd_1.in2:DDR[1]
sp=vadd_1.out:DDR[0]