<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="HLS_Pooling/sources/pooling.c:28:14" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 2 has been inferred" BundleName="gmem" VarName="in_image" LoopLoc="HLS_Pooling/sources/pooling.c:28:14" LoopName="Loop_col_1" ParentFunc="Pooling" Length="2" Direction="read" AccessID="scevgepseq" OrigID="islist for.body4.load.8 for.body4.load.13" OrigAccess-DebugLoc="isList HLS_Pooling/sources/pooling.c:31:20 HLS_Pooling/sources/pooling.c:35:24" OrigDirection="islist read read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="HLS_Pooling/sources/pooling.c:28:14" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 2 has been inferred" BundleName="gmem" VarName="in_image" LoopLoc="HLS_Pooling/sources/pooling.c:28:14" LoopName="Loop_col_1" ParentFunc="Pooling" Length="2" Direction="read" AccessID="scevgep7seq" OrigID="islist for.body4.load.23 for.body4.load.28" OrigAccess-DebugLoc="isList HLS_Pooling/sources/pooling.c:36:24 HLS_Pooling/sources/pooling.c:37:24" OrigDirection="islist read read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="HLS_Pooling/sources/pooling.c:24:14" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 4096 has been inferred" BundleName="gmem2" VarName="min_pool_image" LoopLoc="HLS_Pooling/sources/pooling.c:24:14" LoopName="Loop_row_1" ParentFunc="Pooling" Length="4096" Direction="write" AccessID="min_pool_image8seq" OrigID="for.body4.store.46" OrigAccess-DebugLoc="HLS_Pooling/sources/pooling.c:45:46" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="HLS_Pooling/sources/pooling.c:24:14" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 4096 has been inferred" BundleName="gmem1" VarName="max_pool_image" LoopLoc="HLS_Pooling/sources/pooling.c:24:14" LoopName="Loop_row_1" ParentFunc="Pooling" Length="4096" Direction="write" AccessID="max_pool_image11seq" OrigID="for.body4.store.50" OrigAccess-DebugLoc="HLS_Pooling/sources/pooling.c:47:46" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="HLS_Pooling/sources/pooling.c:31:20" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="in_image" ParentFunc="Pooling" OrigID="scevgepseq" OrigAccess-DebugLoc="HLS_Pooling/sources/pooling.c:31:20" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="HLS_Pooling/sources/pooling.c:36:24" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="in_image" ParentFunc="Pooling" OrigID="scevgep7seq" OrigAccess-DebugLoc="HLS_Pooling/sources/pooling.c:36:24" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="HLS_Pooling/sources/pooling.c:28:14" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem2" VarName="min_pool_image" LoopLoc="HLS_Pooling/sources/pooling.c:28:14" LoopName="Loop_col_1" ParentFunc="Pooling" OrigID="min_pool_image8seq" OrigAccess-DebugLoc="HLS_Pooling/sources/pooling.c:24:14" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="HLS_Pooling/sources/pooling.c:28:14" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem1" VarName="max_pool_image" LoopLoc="HLS_Pooling/sources/pooling.c:28:14" LoopName="Loop_col_1" ParentFunc="Pooling" OrigID="max_pool_image11seq" OrigAccess-DebugLoc="HLS_Pooling/sources/pooling.c:24:14" OrigDirection="write"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="HLS_Pooling/sources/pooling.c:24:14" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of length 4096 and bit width 8 in loop 'Loop_row_1' has been inferred on bundle 'gmem2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem2" LoopLoc="HLS_Pooling/sources/pooling.c:24:14" LoopName="Loop_row_1" Length="4096" Width="8" Direction="write"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="HLS_Pooling/sources/pooling.c:24:14" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of length 4096 and bit width 8 in loop 'Loop_row_1' has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem1" LoopLoc="HLS_Pooling/sources/pooling.c:24:14" LoopName="Loop_row_1" Length="4096" Width="8" Direction="write"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="HLS_Pooling/sources/pooling.c:31:20" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 2 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem" Length="2" Width="8" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="HLS_Pooling/sources/pooling.c:36:24" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 2 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem" Length="2" Width="8" Direction="read"/>
</VitisHLS:BurstInfo>

