
==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns -190.01

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns -19.62

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack -19.62

==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[11]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[11]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     2    1.57   18.03   36.05   36.05 ^ dpath.a_reg.out[11]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _043_ (net)
                 18.04    0.02   36.08 ^ _408_/A1 (AOI22x1_ASAP7_75t_R)
     1    0.60    8.72    7.22   43.30 v _408_/Y (AOI22x1_ASAP7_75t_R)
                                         _054_ (net)
                  8.72    0.01   43.30 v dpath.a_reg.out[11]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
                                 43.30   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
                          8.40    8.40   library hold time
                                  8.40   data required time
-----------------------------------------------------------------------------
                                  8.40   data required time
                                -43.30   data arrival time
-----------------------------------------------------------------------------
                                 34.90   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[8]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.b_reg.out[8]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     4    3.68   29.22   42.45   42.45 v dpath.b_reg.out[8]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _287_ (net)
                 29.22    0.10   42.55 v _568_/A (HAxp5_ASAP7_75t_R)
     5    3.65   74.45   67.45  109.99 v _568_/SN (HAxp5_ASAP7_75t_R)
                                         _016_ (net)
                 74.45    0.08  110.07 v _314_/A (OR3x1_ASAP7_75t_R)
     3    2.12   18.99   42.13  152.19 v _314_/Y (OR3x1_ASAP7_75t_R)
                                         _098_ (net)
                 18.99    0.01  152.20 v _396_/B (OR2x2_ASAP7_75t_R)
     1    0.65    8.76   21.81  174.02 v _396_/Y (OR2x2_ASAP7_75t_R)
                                         _157_ (net)
                  8.76    0.00  174.02 v _400_/A2 (OA21x2_ASAP7_75t_R)
     3    2.80   11.60   20.18  194.20 v _400_/Y (OA21x2_ASAP7_75t_R)
                                         _161_ (net)
                 11.61    0.17  194.37 v _402_/A2 (AO21x1_ASAP7_75t_R)
     3    2.59   16.45   20.45  214.82 v _402_/Y (AO21x1_ASAP7_75t_R)
                                         _163_ (net)
                 16.45    0.05  214.87 v _417_/A2 (AO32x1_ASAP7_75t_R)
     1    1.12   11.04   24.21  239.08 v _417_/Y (AO32x1_ASAP7_75t_R)
                                         _175_ (net)
                 11.04    0.01  239.09 v _418_/B (XOR2x2_ASAP7_75t_R)
     2    1.00    9.68   28.51  267.60 ^ _418_/Y (XOR2x2_ASAP7_75t_R)
                                         resp_msg[13] (net)
                  9.68    0.02  267.62 ^ resp_msg[13] (out)
                                267.62   data arrival time

                  0.00  310.00  310.00   clock core_clock (rise edge)
                          0.00  310.00   clock network delay (ideal)
                          0.00  310.00   clock reconvergence pessimism
                        -62.00  248.00   output external delay
                                248.00   data required time
-----------------------------------------------------------------------------
                                248.00   data required time
                               -267.62   data arrival time
-----------------------------------------------------------------------------
                                -19.62   slack (VIOLATED)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[8]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.b_reg.out[8]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     4    3.68   29.22   42.45   42.45 v dpath.b_reg.out[8]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _287_ (net)
                 29.22    0.10   42.55 v _568_/A (HAxp5_ASAP7_75t_R)
     5    3.65   74.45   67.45  109.99 v _568_/SN (HAxp5_ASAP7_75t_R)
                                         _016_ (net)
                 74.45    0.08  110.07 v _314_/A (OR3x1_ASAP7_75t_R)
     3    2.12   18.99   42.13  152.19 v _314_/Y (OR3x1_ASAP7_75t_R)
                                         _098_ (net)
                 18.99    0.01  152.20 v _396_/B (OR2x2_ASAP7_75t_R)
     1    0.65    8.76   21.81  174.02 v _396_/Y (OR2x2_ASAP7_75t_R)
                                         _157_ (net)
                  8.76    0.00  174.02 v _400_/A2 (OA21x2_ASAP7_75t_R)
     3    2.80   11.60   20.18  194.20 v _400_/Y (OA21x2_ASAP7_75t_R)
                                         _161_ (net)
                 11.61    0.17  194.37 v _402_/A2 (AO21x1_ASAP7_75t_R)
     3    2.59   16.45   20.45  214.82 v _402_/Y (AO21x1_ASAP7_75t_R)
                                         _163_ (net)
                 16.45    0.05  214.87 v _417_/A2 (AO32x1_ASAP7_75t_R)
     1    1.12   11.04   24.21  239.08 v _417_/Y (AO32x1_ASAP7_75t_R)
                                         _175_ (net)
                 11.04    0.01  239.09 v _418_/B (XOR2x2_ASAP7_75t_R)
     2    1.00    9.68   28.51  267.60 ^ _418_/Y (XOR2x2_ASAP7_75t_R)
                                         resp_msg[13] (net)
                  9.68    0.02  267.62 ^ resp_msg[13] (out)
                                267.62   data arrival time

                  0.00  310.00  310.00   clock core_clock (rise edge)
                          0.00  310.00   clock network delay (ideal)
                          0.00  310.00   clock reconvergence pessimism
                        -62.00  248.00   output external delay
                                248.00   data required time
-----------------------------------------------------------------------------
                                248.00   data required time
                               -267.62   data arrival time
-----------------------------------------------------------------------------
                                -19.62   slack (VIOLATED)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.11e-04   2.31e-05   5.34e-09   2.34e-04  42.1%
Combinational          1.70e-04   1.52e-04   2.17e-08   3.22e-04  57.9%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.81e-04   1.75e-04   2.70e-08   5.56e-04 100.0%
                          68.5%      31.5%       0.0%
