{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1680698953043 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1680698953044 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 05 19:49:12 2023 " "Processing started: Wed Apr 05 19:49:12 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1680698953044 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680698953044 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off main -c main " "Command: quartus_map --read_settings_files=on --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680698953044 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1680698953631 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1680698953631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 4 4 " "Found 4 design units, including 4 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 f " "Found entity 1: f" {  } { { "main.v" "" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/main.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680698965800 ""} { "Info" "ISGN_ENTITY_NAME" "2 KS_left_shift " "Found entity 2: KS_left_shift" {  } { { "main.v" "" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/main.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680698965800 ""} { "Info" "ISGN_ENTITY_NAME" "3 KS " "Found entity 3: KS" {  } { { "main.v" "" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/main.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680698965800 ""} { "Info" "ISGN_ENTITY_NAME" "4 main " "Found entity 4: main" {  } { { "main.v" "" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/main.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680698965800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680698965800 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/PC1.v " "Can't analyze file -- file output_files/PC1.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1680698965803 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/testbench.v " "Can't analyze file -- file output_files/testbench.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1680698965807 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1680698965851 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ip.v 1 1 " "Using design file ip.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 IP " "Found entity 1: IP" {  } { { "ip.v" "" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/ip.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680698965874 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1680698965874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP IP:ip_inst " "Elaborating entity \"IP\" for hierarchy \"IP:ip_inst\"" {  } { { "main.v" "ip_inst" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/main.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680698965876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KS KS:ks_inst " "Elaborating entity \"KS\" for hierarchy \"KS:ks_inst\"" {  } { { "main.v" "ks_inst" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/main.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680698965878 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 main.v(58) " "Verilog HDL assignment warning at main.v(58): truncated value with size 32 to match size of target (5)" {  } { { "main.v" "" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/main.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680698965885 "|main|KS:ks_inst"}
{ "Warning" "WSGN_SEARCH_FILE" "pc1.v 1 1 " "Using design file pc1.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PC1 " "Found entity 1: PC1" {  } { { "pc1.v" "" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/pc1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680698965904 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1680698965904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC1 KS:ks_inst\|PC1:pc1_inst " "Elaborating entity \"PC1\" for hierarchy \"KS:ks_inst\|PC1:pc1_inst\"" {  } { { "main.v" "pc1_inst" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/main.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680698965906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KS_left_shift KS:ks_inst\|KS_left_shift:blk\[1\].KS_ls_inst1 " "Elaborating entity \"KS_left_shift\" for hierarchy \"KS:ks_inst\|KS_left_shift:blk\[1\].KS_ls_inst1\"" {  } { { "main.v" "blk\[1\].KS_ls_inst1" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/main.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680698965910 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pc2.v 1 1 " "Using design file pc2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PC2 " "Found entity 1: PC2" {  } { { "pc2.v" "" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/pc2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680698965925 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1680698965925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC2 KS:ks_inst\|PC2:blk\[1\].pc2_inst " "Elaborating entity \"PC2\" for hierarchy \"KS:ks_inst\|PC2:blk\[1\].pc2_inst\"" {  } { { "main.v" "blk\[1\].pc2_inst" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/main.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680698965926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f f:blk\[1\].f_inst " "Elaborating entity \"f\" for hierarchy \"f:blk\[1\].f_inst\"" {  } { { "main.v" "blk\[1\].f_inst" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/main.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680698965939 ""}
{ "Warning" "WSGN_SEARCH_FILE" "e.v 1 1 " "Using design file e.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 E " "Found entity 1: E" {  } { { "e.v" "" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/e.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680698965954 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1680698965954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "E f:blk\[1\].f_inst\|E:E_inst " "Elaborating entity \"E\" for hierarchy \"f:blk\[1\].f_inst\|E:E_inst\"" {  } { { "main.v" "E_inst" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/main.v" 4 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680698965954 ""}
{ "Warning" "WSGN_SEARCH_FILE" "s1.v 1 1 " "Using design file s1.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 S1 " "Found entity 1: S1" {  } { { "s1.v" "" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/s1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680698965968 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1680698965968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "S1 f:blk\[1\].f_inst\|S1:S1_inst " "Elaborating entity \"S1\" for hierarchy \"f:blk\[1\].f_inst\|S1:S1_inst\"" {  } { { "main.v" "S1_inst" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/main.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680698965969 ""}
{ "Warning" "WSGN_SEARCH_FILE" "s2.v 1 1 " "Using design file s2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 S2 " "Found entity 1: S2" {  } { { "s2.v" "" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/s2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680698965984 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1680698965984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "S2 f:blk\[1\].f_inst\|S2:S2_inst " "Elaborating entity \"S2\" for hierarchy \"f:blk\[1\].f_inst\|S2:S2_inst\"" {  } { { "main.v" "S2_inst" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/main.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680698965985 ""}
{ "Warning" "WSGN_SEARCH_FILE" "s3.v 1 1 " "Using design file s3.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 S3 " "Found entity 1: S3" {  } { { "s3.v" "" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/s3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680698966001 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1680698966001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "S3 f:blk\[1\].f_inst\|S3:S3_inst " "Elaborating entity \"S3\" for hierarchy \"f:blk\[1\].f_inst\|S3:S3_inst\"" {  } { { "main.v" "S3_inst" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/main.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680698966002 ""}
{ "Warning" "WSGN_SEARCH_FILE" "s4.v 1 1 " "Using design file s4.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 S4 " "Found entity 1: S4" {  } { { "s4.v" "" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/s4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680698966016 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1680698966016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "S4 f:blk\[1\].f_inst\|S4:S4_inst " "Elaborating entity \"S4\" for hierarchy \"f:blk\[1\].f_inst\|S4:S4_inst\"" {  } { { "main.v" "S4_inst" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/main.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680698966017 ""}
{ "Warning" "WSGN_SEARCH_FILE" "s5.v 1 1 " "Using design file s5.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 S5 " "Found entity 1: S5" {  } { { "s5.v" "" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/s5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680698966031 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1680698966031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "S5 f:blk\[1\].f_inst\|S5:S5_inst " "Elaborating entity \"S5\" for hierarchy \"f:blk\[1\].f_inst\|S5:S5_inst\"" {  } { { "main.v" "S5_inst" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/main.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680698966032 ""}
{ "Warning" "WSGN_SEARCH_FILE" "s6.v 1 1 " "Using design file s6.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 S6 " "Found entity 1: S6" {  } { { "s6.v" "" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/s6.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680698966046 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1680698966046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "S6 f:blk\[1\].f_inst\|S6:S6_inst " "Elaborating entity \"S6\" for hierarchy \"f:blk\[1\].f_inst\|S6:S6_inst\"" {  } { { "main.v" "S6_inst" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/main.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680698966046 ""}
{ "Warning" "WSGN_SEARCH_FILE" "s7.v 1 1 " "Using design file s7.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 S7 " "Found entity 1: S7" {  } { { "s7.v" "" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/s7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680698966060 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1680698966060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "S7 f:blk\[1\].f_inst\|S7:S7_inst " "Elaborating entity \"S7\" for hierarchy \"f:blk\[1\].f_inst\|S7:S7_inst\"" {  } { { "main.v" "S7_inst" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/main.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680698966061 ""}
{ "Warning" "WSGN_SEARCH_FILE" "s8.v 1 1 " "Using design file s8.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 S8 " "Found entity 1: S8" {  } { { "s8.v" "" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/s8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680698966076 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1680698966076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "S8 f:blk\[1\].f_inst\|S8:S8_inst " "Elaborating entity \"S8\" for hierarchy \"f:blk\[1\].f_inst\|S8:S8_inst\"" {  } { { "main.v" "S8_inst" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/main.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680698966077 ""}
{ "Warning" "WSGN_SEARCH_FILE" "p.v 1 1 " "Using design file p.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 P " "Found entity 1: P" {  } { { "p.v" "" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/p.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680698966094 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1680698966094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "P f:blk\[1\].f_inst\|P:P_inst " "Elaborating entity \"P\" for hierarchy \"f:blk\[1\].f_inst\|P:P_inst\"" {  } { { "main.v" "P_inst" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/main.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680698966094 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ip_inv.v 1 1 " "Using design file ip_inv.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 IP_inv " "Found entity 1: IP_inv" {  } { { "ip_inv.v" "" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/ip_inv.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680698966149 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1680698966149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_inv IP_inv:ip_inv_inst " "Elaborating entity \"IP_inv\" for hierarchy \"IP_inv:ip_inv_inst\"" {  } { { "main.v" "ip_inv_inst" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/main.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680698966150 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "128 " "Found 128 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "f:blk\[2\].f_inst\|S5:S5_inst\|Ram0 " "RAM logic \"f:blk\[2\].f_inst\|S5:S5_inst\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "s5.v" "Ram0" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/s5.v" 2 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1680698966752 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "f:blk\[4\].f_inst\|S5:S5_inst\|Ram0 " "RAM logic \"f:blk\[4\].f_inst\|S5:S5_inst\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "s5.v" "Ram0" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/s5.v" 2 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1680698966752 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "f:blk\[6\].f_inst\|S5:S5_inst\|Ram0 " "RAM logic \"f:blk\[6\].f_inst\|S5:S5_inst\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "s5.v" "Ram0" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/s5.v" 2 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1680698966752 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "f:blk\[8\].f_inst\|S5:S5_inst\|Ram0 " "RAM logic \"f:blk\[8\].f_inst\|S5:S5_inst\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "s5.v" "Ram0" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/s5.v" 2 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1680698966752 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "f:blk\[10\].f_inst\|S5:S5_inst\|Ram0 " "RAM logic \"f:blk\[10\].f_inst\|S5:S5_inst\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "s5.v" "Ram0" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/s5.v" 2 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1680698966752 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "f:blk\[12\].f_inst\|S5:S5_inst\|Ram0 " "RAM logic \"f:blk\[12\].f_inst\|S5:S5_inst\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "s5.v" "Ram0" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/s5.v" 2 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1680698966752 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "f:blk\[14\].f_inst\|S5:S5_inst\|Ram0 " "RAM logic \"f:blk\[14\].f_inst\|S5:S5_inst\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "s5.v" "Ram0" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/s5.v" 2 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1680698966752 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "f:blk\[16\].f_inst\|S5:S5_inst\|Ram0 " "RAM logic \"f:blk\[16\].f_inst\|S5:S5_inst\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "s5.v" "Ram0" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/s5.v" 2 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1680698966752 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "f:blk\[1\].f_inst\|S5:S5_inst\|Ram0 " "RAM logic \"f:blk\[1\].f_inst\|S5:S5_inst\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "s5.v" "Ram0" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/s5.v" 2 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1680698966752 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "f:blk\[3\].f_inst\|S5:S5_inst\|Ram0 " "RAM logic \"f:blk\[3\].f_inst\|S5:S5_inst\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "s5.v" "Ram0" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/s5.v" 2 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1680698966752 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "f:blk\[5\].f_inst\|S5:S5_inst\|Ram0 " "RAM logic \"f:blk\[5\].f_inst\|S5:S5_inst\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "s5.v" "Ram0" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/s5.v" 2 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1680698966752 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "f:blk\[7\].f_inst\|S5:S5_inst\|Ram0 " "RAM logic \"f:blk\[7\].f_inst\|S5:S5_inst\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "s5.v" "Ram0" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/s5.v" 2 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1680698966752 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "f:blk\[9\].f_inst\|S5:S5_inst\|Ram0 " "RAM logic \"f:blk\[9\].f_inst\|S5:S5_inst\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "s5.v" "Ram0" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/s5.v" 2 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1680698966752 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "f:blk\[11\].f_inst\|S5:S5_inst\|Ram0 " "RAM logic \"f:blk\[11\].f_inst\|S5:S5_inst\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "s5.v" "Ram0" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/s5.v" 2 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1680698966752 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "f:blk\[13\].f_inst\|S5:S5_inst\|Ram0 " "RAM logic \"f:blk\[13\].f_inst\|S5:S5_inst\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "s5.v" "Ram0" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/s5.v" 2 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1680698966752 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "f:blk\[15\].f_inst\|S5:S5_inst\|Ram0 " "RAM logic \"f:blk\[15\].f_inst\|S5:S5_inst\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "s5.v" "Ram0" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/s5.v" 2 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1680698966752 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "f:blk\[2\].f_inst\|S1:S1_inst\|Ram0 " "RAM logic \"f:blk\[2\].f_inst\|S1:S1_inst\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "s1.v" "Ram0" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/s1.v" 2 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1680698966752 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "f:blk\[4\].f_inst\|S1:S1_inst\|Ram0 " "RAM logic \"f:blk\[4\].f_inst\|S1:S1_inst\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "s1.v" "Ram0" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/s1.v" 2 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1680698966752 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "f:blk\[6\].f_inst\|S1:S1_inst\|Ram0 " "RAM logic \"f:blk\[6\].f_inst\|S1:S1_inst\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "s1.v" "Ram0" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/s1.v" 2 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1680698966752 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "f:blk\[8\].f_inst\|S1:S1_inst\|Ram0 " "RAM logic \"f:blk\[8\].f_inst\|S1:S1_inst\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "s1.v" "Ram0" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/s1.v" 2 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1680698966752 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "f:blk\[10\].f_inst\|S1:S1_inst\|Ram0 " "RAM logic \"f:blk\[10\].f_inst\|S1:S1_inst\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "s1.v" "Ram0" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/s1.v" 2 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1680698966752 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "f:blk\[12\].f_inst\|S1:S1_inst\|Ram0 " "RAM logic \"f:blk\[12\].f_inst\|S1:S1_inst\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "s1.v" "Ram0" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/s1.v" 2 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1680698966752 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "f:blk\[14\].f_inst\|S1:S1_inst\|Ram0 " "RAM logic \"f:blk\[14\].f_inst\|S1:S1_inst\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "s1.v" "Ram0" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/s1.v" 2 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1680698966752 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "f:blk\[16\].f_inst\|S1:S1_inst\|Ram0 " "RAM logic \"f:blk\[16\].f_inst\|S1:S1_inst\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "s1.v" "Ram0" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/s1.v" 2 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1680698966752 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "f:blk\[1\].f_inst\|S1:S1_inst\|Ram0 " "RAM logic \"f:blk\[1\].f_inst\|S1:S1_inst\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "s1.v" "Ram0" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/s1.v" 2 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1680698966752 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "f:blk\[3\].f_inst\|S1:S1_inst\|Ram0 " "RAM logic \"f:blk\[3\].f_inst\|S1:S1_inst\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "s1.v" "Ram0" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/s1.v" 2 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1680698966752 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "f:blk\[5\].f_inst\|S1:S1_inst\|Ram0 " "RAM logic \"f:blk\[5\].f_inst\|S1:S1_inst\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "s1.v" "Ram0" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/s1.v" 2 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1680698966752 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "f:blk\[7\].f_inst\|S1:S1_inst\|Ram0 " "RAM logic \"f:blk\[7\].f_inst\|S1:S1_inst\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "s1.v" "Ram0" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/s1.v" 2 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1680698966752 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "f:blk\[9\].f_inst\|S1:S1_inst\|Ram0 " "RAM logic \"f:blk\[9\].f_inst\|S1:S1_inst\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "s1.v" "Ram0" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/s1.v" 2 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1680698966752 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "f:blk\[11\].f_inst\|S1:S1_inst\|Ram0 " "RAM logic \"f:blk\[11\].f_inst\|S1:S1_inst\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "s1.v" "Ram0" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/s1.v" 2 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1680698966752 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "f:blk\[13\].f_inst\|S1:S1_inst\|Ram0 " "RAM logic \"f:blk\[13\].f_inst\|S1:S1_inst\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "s1.v" "Ram0" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/s1.v" 2 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1680698966752 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "f:blk\[15\].f_inst\|S1:S1_inst\|Ram0 " "RAM logic \"f:blk\[15\].f_inst\|S1:S1_inst\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "s1.v" "Ram0" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/s1.v" 2 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1680698966752 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "f:blk\[2\].f_inst\|S4:S4_inst\|Ram0 " "RAM logic \"f:blk\[2\].f_inst\|S4:S4_inst\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "s4.v" "Ram0" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/s4.v" 2 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1680698966752 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "f:blk\[4\].f_inst\|S4:S4_inst\|Ram0 " "RAM logic \"f:blk\[4\].f_inst\|S4:S4_inst\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "s4.v" "Ram0" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/s4.v" 2 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1680698966752 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "f:blk\[6\].f_inst\|S4:S4_inst\|Ram0 " "RAM logic \"f:blk\[6\].f_inst\|S4:S4_inst\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "s4.v" "Ram0" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/s4.v" 2 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1680698966752 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "f:blk\[8\].f_inst\|S4:S4_inst\|Ram0 " "RAM logic \"f:blk\[8\].f_inst\|S4:S4_inst\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "s4.v" "Ram0" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/s4.v" 2 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1680698966752 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "f:blk\[10\].f_inst\|S4:S4_inst\|Ram0 " "RAM logic \"f:blk\[10\].f_inst\|S4:S4_inst\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "s4.v" "Ram0" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/s4.v" 2 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1680698966752 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "f:blk\[12\].f_inst\|S4:S4_inst\|Ram0 " "RAM logic \"f:blk\[12\].f_inst\|S4:S4_inst\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "s4.v" "Ram0" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/s4.v" 2 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1680698966752 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "f:blk\[14\].f_inst\|S4:S4_inst\|Ram0 " "RAM logic \"f:blk\[14\].f_inst\|S4:S4_inst\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "s4.v" "Ram0" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/s4.v" 2 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1680698966752 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "f:blk\[16\].f_inst\|S4:S4_inst\|Ram0 " "RAM logic \"f:blk\[16\].f_inst\|S4:S4_inst\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "s4.v" "Ram0" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/s4.v" 2 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1680698966752 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "f:blk\[1\].f_inst\|S4:S4_inst\|Ram0 " "RAM logic \"f:blk\[1\].f_inst\|S4:S4_inst\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "s4.v" "Ram0" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/s4.v" 2 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1680698966752 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "f:blk\[3\].f_inst\|S4:S4_inst\|Ram0 " "RAM logic \"f:blk\[3\].f_inst\|S4:S4_inst\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "s4.v" "Ram0" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/s4.v" 2 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1680698966752 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "f:blk\[5\].f_inst\|S4:S4_inst\|Ram0 " "RAM logic \"f:blk\[5\].f_inst\|S4:S4_inst\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "s4.v" "Ram0" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/s4.v" 2 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1680698966752 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "f:blk\[7\].f_inst\|S4:S4_inst\|Ram0 " "RAM logic \"f:blk\[7\].f_inst\|S4:S4_inst\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "s4.v" "Ram0" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/s4.v" 2 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1680698966752 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "f:blk\[9\].f_inst\|S4:S4_inst\|Ram0 " "RAM logic \"f:blk\[9\].f_inst\|S4:S4_inst\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "s4.v" "Ram0" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/s4.v" 2 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1680698966752 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "f:blk\[11\].f_inst\|S4:S4_inst\|Ram0 " "RAM logic \"f:blk\[11\].f_inst\|S4:S4_inst\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "s4.v" "Ram0" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/s4.v" 2 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1680698966752 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "f:blk\[13\].f_inst\|S4:S4_inst\|Ram0 " "RAM logic \"f:blk\[13\].f_inst\|S4:S4_inst\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "s4.v" "Ram0" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/s4.v" 2 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1680698966752 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "f:blk\[15\].f_inst\|S4:S4_inst\|Ram0 " "RAM logic \"f:blk\[15\].f_inst\|S4:S4_inst\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "s4.v" "Ram0" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/s4.v" 2 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1680698966752 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "f:blk\[2\].f_inst\|S2:S2_inst\|Ram0 " "RAM logic \"f:blk\[2\].f_inst\|S2:S2_inst\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "s2.v" "Ram0" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/s2.v" 2 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1680698966752 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "f:blk\[4\].f_inst\|S2:S2_inst\|Ram0 " "RAM logic \"f:blk\[4\].f_inst\|S2:S2_inst\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "s2.v" "Ram0" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/s2.v" 2 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1680698966752 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "f:blk\[6\].f_inst\|S2:S2_inst\|Ram0 " "RAM logic \"f:blk\[6\].f_inst\|S2:S2_inst\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "s2.v" "Ram0" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/s2.v" 2 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1680698966752 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "f:blk\[8\].f_inst\|S2:S2_inst\|Ram0 " "RAM logic \"f:blk\[8\].f_inst\|S2:S2_inst\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "s2.v" "Ram0" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/s2.v" 2 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1680698966752 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "f:blk\[10\].f_inst\|S2:S2_inst\|Ram0 " "RAM logic \"f:blk\[10\].f_inst\|S2:S2_inst\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "s2.v" "Ram0" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/s2.v" 2 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1680698966752 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "f:blk\[12\].f_inst\|S2:S2_inst\|Ram0 " "RAM logic \"f:blk\[12\].f_inst\|S2:S2_inst\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "s2.v" "Ram0" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/s2.v" 2 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1680698966752 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "f:blk\[14\].f_inst\|S2:S2_inst\|Ram0 " "RAM logic \"f:blk\[14\].f_inst\|S2:S2_inst\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "s2.v" "Ram0" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/s2.v" 2 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1680698966752 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "f:blk\[16\].f_inst\|S2:S2_inst\|Ram0 " "RAM logic \"f:blk\[16\].f_inst\|S2:S2_inst\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "s2.v" "Ram0" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/s2.v" 2 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1680698966752 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "f:blk\[1\].f_inst\|S2:S2_inst\|Ram0 " "RAM logic \"f:blk\[1\].f_inst\|S2:S2_inst\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "s2.v" "Ram0" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/s2.v" 2 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1680698966752 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "f:blk\[3\].f_inst\|S2:S2_inst\|Ram0 " "RAM logic \"f:blk\[3\].f_inst\|S2:S2_inst\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "s2.v" "Ram0" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/s2.v" 2 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1680698966752 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "f:blk\[5\].f_inst\|S2:S2_inst\|Ram0 " "RAM logic \"f:blk\[5\].f_inst\|S2:S2_inst\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "s2.v" "Ram0" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/s2.v" 2 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1680698966752 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "f:blk\[7\].f_inst\|S2:S2_inst\|Ram0 " "RAM logic \"f:blk\[7\].f_inst\|S2:S2_inst\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "s2.v" "Ram0" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/s2.v" 2 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1680698966752 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "f:blk\[9\].f_inst\|S2:S2_inst\|Ram0 " "RAM logic \"f:blk\[9\].f_inst\|S2:S2_inst\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "s2.v" "Ram0" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/s2.v" 2 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1680698966752 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "f:blk\[11\].f_inst\|S2:S2_inst\|Ram0 " "RAM logic \"f:blk\[11\].f_inst\|S2:S2_inst\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "s2.v" "Ram0" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/s2.v" 2 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1680698966752 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "f:blk\[13\].f_inst\|S2:S2_inst\|Ram0 " "RAM logic \"f:blk\[13\].f_inst\|S2:S2_inst\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "s2.v" "Ram0" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/s2.v" 2 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1680698966752 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "f:blk\[15\].f_inst\|S2:S2_inst\|Ram0 " "RAM logic \"f:blk\[15\].f_inst\|S2:S2_inst\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "s2.v" "Ram0" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/s2.v" 2 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1680698966752 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "f:blk\[2\].f_inst\|S8:S8_inst\|Ram0 " "RAM logic \"f:blk\[2\].f_inst\|S8:S8_inst\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "s8.v" "Ram0" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/s8.v" 2 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1680698966752 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "f:blk\[4\].f_inst\|S8:S8_inst\|Ram0 " "RAM logic \"f:blk\[4\].f_inst\|S8:S8_inst\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "s8.v" "Ram0" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/s8.v" 2 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1680698966752 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "f:blk\[6\].f_inst\|S8:S8_inst\|Ram0 " "RAM logic \"f:blk\[6\].f_inst\|S8:S8_inst\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "s8.v" "Ram0" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/s8.v" 2 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1680698966752 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "f:blk\[8\].f_inst\|S8:S8_inst\|Ram0 " "RAM logic \"f:blk\[8\].f_inst\|S8:S8_inst\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "s8.v" "Ram0" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/s8.v" 2 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1680698966752 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "f:blk\[10\].f_inst\|S8:S8_inst\|Ram0 " "RAM logic \"f:blk\[10\].f_inst\|S8:S8_inst\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "s8.v" "Ram0" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/s8.v" 2 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1680698966752 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "f:blk\[12\].f_inst\|S8:S8_inst\|Ram0 " "RAM logic \"f:blk\[12\].f_inst\|S8:S8_inst\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "s8.v" "Ram0" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/s8.v" 2 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1680698966752 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "f:blk\[14\].f_inst\|S8:S8_inst\|Ram0 " "RAM logic \"f:blk\[14\].f_inst\|S8:S8_inst\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "s8.v" "Ram0" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/s8.v" 2 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1680698966752 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "f:blk\[16\].f_inst\|S8:S8_inst\|Ram0 " "RAM logic \"f:blk\[16\].f_inst\|S8:S8_inst\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "s8.v" "Ram0" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/s8.v" 2 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1680698966752 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "f:blk\[1\].f_inst\|S8:S8_inst\|Ram0 " "RAM logic \"f:blk\[1\].f_inst\|S8:S8_inst\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "s8.v" "Ram0" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/s8.v" 2 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1680698966752 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "f:blk\[3\].f_inst\|S8:S8_inst\|Ram0 " "RAM logic \"f:blk\[3\].f_inst\|S8:S8_inst\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "s8.v" "Ram0" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/s8.v" 2 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1680698966752 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "f:blk\[5\].f_inst\|S8:S8_inst\|Ram0 " "RAM logic \"f:blk\[5\].f_inst\|S8:S8_inst\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "s8.v" "Ram0" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/s8.v" 2 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1680698966752 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "f:blk\[7\].f_inst\|S8:S8_inst\|Ram0 " "RAM logic \"f:blk\[7\].f_inst\|S8:S8_inst\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "s8.v" "Ram0" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/s8.v" 2 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1680698966752 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "f:blk\[9\].f_inst\|S8:S8_inst\|Ram0 " "RAM logic \"f:blk\[9\].f_inst\|S8:S8_inst\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "s8.v" "Ram0" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/s8.v" 2 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1680698966752 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "f:blk\[11\].f_inst\|S8:S8_inst\|Ram0 " "RAM logic \"f:blk\[11\].f_inst\|S8:S8_inst\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "s8.v" "Ram0" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/s8.v" 2 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1680698966752 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "f:blk\[13\].f_inst\|S8:S8_inst\|Ram0 " "RAM logic \"f:blk\[13\].f_inst\|S8:S8_inst\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "s8.v" "Ram0" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/s8.v" 2 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1680698966752 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "f:blk\[15\].f_inst\|S8:S8_inst\|Ram0 " "RAM logic \"f:blk\[15\].f_inst\|S8:S8_inst\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "s8.v" "Ram0" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/s8.v" 2 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1680698966752 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "f:blk\[2\].f_inst\|S6:S6_inst\|Ram0 " "RAM logic \"f:blk\[2\].f_inst\|S6:S6_inst\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "s6.v" "Ram0" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/s6.v" 2 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1680698966752 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "f:blk\[4\].f_inst\|S6:S6_inst\|Ram0 " "RAM logic \"f:blk\[4\].f_inst\|S6:S6_inst\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "s6.v" "Ram0" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/s6.v" 2 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1680698966752 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "f:blk\[6\].f_inst\|S6:S6_inst\|Ram0 " "RAM logic \"f:blk\[6\].f_inst\|S6:S6_inst\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "s6.v" "Ram0" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/s6.v" 2 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1680698966752 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "f:blk\[8\].f_inst\|S6:S6_inst\|Ram0 " "RAM logic \"f:blk\[8\].f_inst\|S6:S6_inst\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "s6.v" "Ram0" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/s6.v" 2 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1680698966752 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "f:blk\[10\].f_inst\|S6:S6_inst\|Ram0 " "RAM logic \"f:blk\[10\].f_inst\|S6:S6_inst\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "s6.v" "Ram0" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/s6.v" 2 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1680698966752 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "f:blk\[12\].f_inst\|S6:S6_inst\|Ram0 " "RAM logic \"f:blk\[12\].f_inst\|S6:S6_inst\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "s6.v" "Ram0" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/s6.v" 2 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1680698966752 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "f:blk\[14\].f_inst\|S6:S6_inst\|Ram0 " "RAM logic \"f:blk\[14\].f_inst\|S6:S6_inst\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "s6.v" "Ram0" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/s6.v" 2 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1680698966752 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "f:blk\[16\].f_inst\|S6:S6_inst\|Ram0 " "RAM logic \"f:blk\[16\].f_inst\|S6:S6_inst\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "s6.v" "Ram0" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/s6.v" 2 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1680698966752 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "f:blk\[1\].f_inst\|S6:S6_inst\|Ram0 " "RAM logic \"f:blk\[1\].f_inst\|S6:S6_inst\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "s6.v" "Ram0" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/s6.v" 2 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1680698966752 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "f:blk\[3\].f_inst\|S6:S6_inst\|Ram0 " "RAM logic \"f:blk\[3\].f_inst\|S6:S6_inst\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "s6.v" "Ram0" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/s6.v" 2 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1680698966752 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "f:blk\[5\].f_inst\|S6:S6_inst\|Ram0 " "RAM logic \"f:blk\[5\].f_inst\|S6:S6_inst\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "s6.v" "Ram0" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/s6.v" 2 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1680698966752 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "f:blk\[7\].f_inst\|S6:S6_inst\|Ram0 " "RAM logic \"f:blk\[7\].f_inst\|S6:S6_inst\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "s6.v" "Ram0" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/s6.v" 2 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1680698966752 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "f:blk\[9\].f_inst\|S6:S6_inst\|Ram0 " "RAM logic \"f:blk\[9\].f_inst\|S6:S6_inst\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "s6.v" "Ram0" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/s6.v" 2 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1680698966752 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "f:blk\[11\].f_inst\|S6:S6_inst\|Ram0 " "RAM logic \"f:blk\[11\].f_inst\|S6:S6_inst\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "s6.v" "Ram0" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/s6.v" 2 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1680698966752 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "f:blk\[13\].f_inst\|S6:S6_inst\|Ram0 " "RAM logic \"f:blk\[13\].f_inst\|S6:S6_inst\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "s6.v" "Ram0" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/s6.v" 2 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1680698966752 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "f:blk\[15\].f_inst\|S6:S6_inst\|Ram0 " "RAM logic \"f:blk\[15\].f_inst\|S6:S6_inst\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "s6.v" "Ram0" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/s6.v" 2 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1680698966752 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "f:blk\[2\].f_inst\|S7:S7_inst\|Ram0 " "RAM logic \"f:blk\[2\].f_inst\|S7:S7_inst\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "s7.v" "Ram0" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/s7.v" 2 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1680698966752 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "f:blk\[4\].f_inst\|S7:S7_inst\|Ram0 " "RAM logic \"f:blk\[4\].f_inst\|S7:S7_inst\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "s7.v" "Ram0" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/s7.v" 2 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1680698966752 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "f:blk\[6\].f_inst\|S7:S7_inst\|Ram0 " "RAM logic \"f:blk\[6\].f_inst\|S7:S7_inst\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "s7.v" "Ram0" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/s7.v" 2 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1680698966752 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "f:blk\[8\].f_inst\|S7:S7_inst\|Ram0 " "RAM logic \"f:blk\[8\].f_inst\|S7:S7_inst\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "s7.v" "Ram0" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/s7.v" 2 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1680698966752 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "f:blk\[10\].f_inst\|S7:S7_inst\|Ram0 " "RAM logic \"f:blk\[10\].f_inst\|S7:S7_inst\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "s7.v" "Ram0" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/s7.v" 2 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1680698966752 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "f:blk\[12\].f_inst\|S7:S7_inst\|Ram0 " "RAM logic \"f:blk\[12\].f_inst\|S7:S7_inst\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "s7.v" "Ram0" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/s7.v" 2 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1680698966752 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "f:blk\[14\].f_inst\|S7:S7_inst\|Ram0 " "RAM logic \"f:blk\[14\].f_inst\|S7:S7_inst\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "s7.v" "Ram0" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/s7.v" 2 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1680698966752 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "f:blk\[16\].f_inst\|S7:S7_inst\|Ram0 " "RAM logic \"f:blk\[16\].f_inst\|S7:S7_inst\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "s7.v" "Ram0" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/s7.v" 2 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1680698966752 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "f:blk\[1\].f_inst\|S7:S7_inst\|Ram0 " "RAM logic \"f:blk\[1\].f_inst\|S7:S7_inst\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "s7.v" "Ram0" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/s7.v" 2 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1680698966752 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "f:blk\[3\].f_inst\|S7:S7_inst\|Ram0 " "RAM logic \"f:blk\[3\].f_inst\|S7:S7_inst\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "s7.v" "Ram0" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/s7.v" 2 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1680698966752 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "f:blk\[5\].f_inst\|S7:S7_inst\|Ram0 " "RAM logic \"f:blk\[5\].f_inst\|S7:S7_inst\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "s7.v" "Ram0" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/s7.v" 2 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1680698966752 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "f:blk\[7\].f_inst\|S7:S7_inst\|Ram0 " "RAM logic \"f:blk\[7\].f_inst\|S7:S7_inst\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "s7.v" "Ram0" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/s7.v" 2 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1680698966752 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "f:blk\[9\].f_inst\|S7:S7_inst\|Ram0 " "RAM logic \"f:blk\[9\].f_inst\|S7:S7_inst\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "s7.v" "Ram0" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/s7.v" 2 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1680698966752 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "f:blk\[11\].f_inst\|S7:S7_inst\|Ram0 " "RAM logic \"f:blk\[11\].f_inst\|S7:S7_inst\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "s7.v" "Ram0" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/s7.v" 2 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1680698966752 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "f:blk\[13\].f_inst\|S7:S7_inst\|Ram0 " "RAM logic \"f:blk\[13\].f_inst\|S7:S7_inst\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "s7.v" "Ram0" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/s7.v" 2 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1680698966752 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "f:blk\[15\].f_inst\|S7:S7_inst\|Ram0 " "RAM logic \"f:blk\[15\].f_inst\|S7:S7_inst\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "s7.v" "Ram0" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/s7.v" 2 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1680698966752 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "f:blk\[2\].f_inst\|S3:S3_inst\|Ram0 " "RAM logic \"f:blk\[2\].f_inst\|S3:S3_inst\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "s3.v" "Ram0" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/s3.v" 2 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1680698966752 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "f:blk\[4\].f_inst\|S3:S3_inst\|Ram0 " "RAM logic \"f:blk\[4\].f_inst\|S3:S3_inst\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "s3.v" "Ram0" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/s3.v" 2 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1680698966752 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "f:blk\[6\].f_inst\|S3:S3_inst\|Ram0 " "RAM logic \"f:blk\[6\].f_inst\|S3:S3_inst\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "s3.v" "Ram0" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/s3.v" 2 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1680698966752 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "f:blk\[8\].f_inst\|S3:S3_inst\|Ram0 " "RAM logic \"f:blk\[8\].f_inst\|S3:S3_inst\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "s3.v" "Ram0" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/s3.v" 2 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1680698966752 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "f:blk\[10\].f_inst\|S3:S3_inst\|Ram0 " "RAM logic \"f:blk\[10\].f_inst\|S3:S3_inst\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "s3.v" "Ram0" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/s3.v" 2 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1680698966752 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "f:blk\[12\].f_inst\|S3:S3_inst\|Ram0 " "RAM logic \"f:blk\[12\].f_inst\|S3:S3_inst\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "s3.v" "Ram0" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/s3.v" 2 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1680698966752 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "f:blk\[14\].f_inst\|S3:S3_inst\|Ram0 " "RAM logic \"f:blk\[14\].f_inst\|S3:S3_inst\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "s3.v" "Ram0" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/s3.v" 2 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1680698966752 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "f:blk\[16\].f_inst\|S3:S3_inst\|Ram0 " "RAM logic \"f:blk\[16\].f_inst\|S3:S3_inst\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "s3.v" "Ram0" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/s3.v" 2 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1680698966752 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "f:blk\[1\].f_inst\|S3:S3_inst\|Ram0 " "RAM logic \"f:blk\[1\].f_inst\|S3:S3_inst\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "s3.v" "Ram0" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/s3.v" 2 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1680698966752 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "f:blk\[3\].f_inst\|S3:S3_inst\|Ram0 " "RAM logic \"f:blk\[3\].f_inst\|S3:S3_inst\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "s3.v" "Ram0" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/s3.v" 2 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1680698966752 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "f:blk\[5\].f_inst\|S3:S3_inst\|Ram0 " "RAM logic \"f:blk\[5\].f_inst\|S3:S3_inst\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "s3.v" "Ram0" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/s3.v" 2 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1680698966752 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "f:blk\[7\].f_inst\|S3:S3_inst\|Ram0 " "RAM logic \"f:blk\[7\].f_inst\|S3:S3_inst\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "s3.v" "Ram0" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/s3.v" 2 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1680698966752 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "f:blk\[9\].f_inst\|S3:S3_inst\|Ram0 " "RAM logic \"f:blk\[9\].f_inst\|S3:S3_inst\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "s3.v" "Ram0" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/s3.v" 2 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1680698966752 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "f:blk\[11\].f_inst\|S3:S3_inst\|Ram0 " "RAM logic \"f:blk\[11\].f_inst\|S3:S3_inst\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "s3.v" "Ram0" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/s3.v" 2 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1680698966752 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "f:blk\[13\].f_inst\|S3:S3_inst\|Ram0 " "RAM logic \"f:blk\[13\].f_inst\|S3:S3_inst\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "s3.v" "Ram0" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/s3.v" 2 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1680698966752 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "f:blk\[15\].f_inst\|S3:S3_inst\|Ram0 " "RAM logic \"f:blk\[15\].f_inst\|S3:S3_inst\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "s3.v" "Ram0" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/s3.v" 2 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1680698966752 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1680698966752 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1680699014037 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1680699045663 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680699045663 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[1\] " "No output dependent on input pin \"key\[1\]\"" {  } { { "main.v" "" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/main.v" 86 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680699045908 "|main|key[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[9\] " "No output dependent on input pin \"key\[9\]\"" {  } { { "main.v" "" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/main.v" 86 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680699045908 "|main|key[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[17\] " "No output dependent on input pin \"key\[17\]\"" {  } { { "main.v" "" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/main.v" 86 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680699045908 "|main|key[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[25\] " "No output dependent on input pin \"key\[25\]\"" {  } { { "main.v" "" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/main.v" 86 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680699045908 "|main|key[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[33\] " "No output dependent on input pin \"key\[33\]\"" {  } { { "main.v" "" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/main.v" 86 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680699045908 "|main|key[33]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[41\] " "No output dependent on input pin \"key\[41\]\"" {  } { { "main.v" "" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/main.v" 86 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680699045908 "|main|key[41]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[49\] " "No output dependent on input pin \"key\[49\]\"" {  } { { "main.v" "" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/main.v" 86 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680699045908 "|main|key[49]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[57\] " "No output dependent on input pin \"key\[57\]\"" {  } { { "main.v" "" { Text "C:/Users/nguye/OneDrive/Documents/github/FPGA_Verilog/7.DES/main.v" 86 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680699045908 "|main|key[57]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1680699045908 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4160 " "Implemented 4160 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "128 " "Implemented 128 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1680699045909 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1680699045909 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3968 " "Implemented 3968 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1680699045909 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1680699045909 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4757 " "Peak virtual memory: 4757 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1680699045954 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 05 19:50:45 2023 " "Processing ended: Wed Apr 05 19:50:45 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1680699045954 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:33 " "Elapsed time: 00:01:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1680699045954 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:48 " "Total CPU time (on all processors): 00:01:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1680699045954 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1680699045954 ""}
