// Seed: 1953982448
`timescale 1ps / 1ps `timescale 1 ps / 1 ps
module module_0 (
    output id_0,
    output id_1,
    input  id_2
);
  assign id_0 = 1;
  assign id_0 = 1;
  logic id_3;
endmodule
