// Seed: 4166199304
module module_0;
  logic id_1;
endmodule
macromodule module_1 (
    output supply0 id_0,
    input supply0 id_1,
    input uwire id_2,
    output supply1 id_3,
    input wor id_4,
    input tri0 id_5,
    output wand id_6,
    input wire id_7,
    input tri id_8,
    input wand id_9,
    output wire id_10,
    output uwire id_11,
    output tri1 id_12,
    output tri id_13,
    output wand id_14,
    input tri0 id_15,
    input supply1 id_16,
    input supply0 id_17,
    output tri id_18,
    output wire id_19
);
  assign id_18 = id_4;
  assign id_11 = 1;
  module_0 modCall_1 ();
endmodule
