module register(bit write, bits<32> write_addr, bits<32> write_data, bit read, bits<32> read_addr) -> (bit read_valid, bits<32> read_data) {
    bits<32> register1;
    bits<32> register2;

    if write[t-1] {
        if write_addr[t-1] == 0 {
            register1[t] = write_data[t-1];
        } else if write_addr[t-1] == 4 {
            register2[t] = write_data[t-1];
        }
    }

    if read[t-1] {
        if read_addr[t-1] == 0 {
            read_data[t] = register1[t-1];
            read_valid[t] = 1;
        } else if read_addr[t-1] == 4 {
            read_data[t] = register2[t-1];
            read_valid[t] = 1;
        } else {
            read_valid[t] = 0;
        }
    } else {
        read_valid[t] = 0;
    }
}
