#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Thu Mar 30 17:22:36 2017
# Process ID: 20860
# Current directory: E:/FPGA/vivado/HDMI_DEMO_2017_03_28_01/hdmi_display_demon
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21456 E:\FPGA\vivado\HDMI_DEMO_2017_03_28_01\hdmi_display_demon\hdmi_display_demon.xpr
# Log file: E:/FPGA/vivado/HDMI_DEMO_2017_03_28_01/hdmi_display_demon/vivado.log
# Journal file: E:/FPGA/vivado/HDMI_DEMO_2017_03_28_01/hdmi_display_demon\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/FPGA/vivado/HDMI_DEMO_2017_03_28_01/hdmi_display_demon/hdmi_display_demon.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'E:/FPGA/vivado/HDMI_DEMO_2017_03_28_01/HDMI_FPGA_ML'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'e:/FPGA/vivado/HDMI_DEMO_2017_03_28_01/HDMI_FPGA_ML'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/FPGA/vivado/HDMI_DEMO_2017_03_28_01/Miz_ip_lib/HDMI_FPGA_ML'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/FPGA/vivado/HDMI_DEMO_2017_03_28_01/Miz702_VGA/vivado_prj/miz702_vga/miz702_vga.srcs/sources_1/ip/rom_pic'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/FPGA/vivado/HDMI_DEMO_2017_03_28_01/S01_CH10_VGA_Display_Demon/VGA_Display_Demon/VGA_Display_Demon.srcs/sources_1/ip/clk_wiz_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2016.4/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'rom_pic' is locked:
* IP definition 'Block Memory Generator (8.2)' for IP 'rom_pic' (customized with software release 2015.2) has a newer minor version in the IP Catalog.
* Current project part 'xc7z010clg400-1' and the part 'xc7z020clg484-1' used to customize the IP 'rom_pic' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'clk_wiz_0' is locked:
* IP definition 'Clocking Wizard (5.2)' for IP 'clk_wiz_0' (customized with software release 2015.4) has a newer minor version in the IP Catalog.
* The IP Data in the repository is incompatible with the current instance (despite having identical Version and Revision). You will need to upgrade the IP before viewing the customization and generating outputs.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Mar 30 17:23:58 2017] Launched synth_1...
Run output will be captured here: E:/FPGA/vivado/HDMI_DEMO_2017_03_28_01/hdmi_display_demon/hdmi_display_demon.runs/synth_1/runme.log
[Thu Mar 30 17:23:58 2017] Launched impl_1...
Run output will be captured here: E:/FPGA/vivado/HDMI_DEMO_2017_03_28_01/hdmi_display_demon/hdmi_display_demon.runs/impl_1/runme.log
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
WARNING: [Vivado_Tcl 4-393] The 'Implementation' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
E:/FPGA/vivado/HDMI_DEMO_2017_03_28_01/hdmi_display_demon/hdmi_display_demon.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci

WARNING: [IP_Flow 19-2162] IP 'rom_pic' is locked:
* IP definition 'Block Memory Generator (8.2)' for IP 'rom_pic' (customized with software release 2015.2) has a newer minor version in the IP Catalog.
* Current project part 'xc7z010clg400-1' and the part 'xc7z020clg484-1' used to customize the IP 'rom_pic' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
Top: HDMI_display_Demon
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:52 ; elapsed = 00:03:34 . Memory (MB): peak = 1048.008 ; gain = 837.785
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'HDMI_display_Demon' [E:/FPGA/vivado/HDMI_DEMO_2017_03_28_01/hdmi_display_demon/hdmi_display_demon.srcs/sources_1/new/HDMI_display_Demon.v:23]
INFO: [Synth 8-638] synthesizing module 'hdmi_data_gen' [E:/FPGA/vivado/HDMI_DEMO_2017_03_28_01/hdmi_display_demon/hdmi_display_demon.srcs/sources_1/new/hdmi_data_gen.v:23]
	Parameter H_Total bound to: 1650 - type: integer 
	Parameter H_Sync bound to: 40 - type: integer 
	Parameter H_Back bound to: 220 - type: integer 
	Parameter H_Active bound to: 1280 - type: integer 
	Parameter H_Front bound to: 110 - type: integer 
	Parameter H_Start bound to: 260 - type: integer 
	Parameter H_End bound to: 1540 - type: integer 
	Parameter V_Total bound to: 750 - type: integer 
	Parameter V_Sync bound to: 5 - type: integer 
	Parameter V_Back bound to: 20 - type: integer 
	Parameter V_Active bound to: 720 - type: integer 
	Parameter V_Front bound to: 5 - type: integer 
	Parameter V_Start bound to: 25 - type: integer 
	Parameter V_End bound to: 745 - type: integer 
INFO: [Synth 8-638] synthesizing module 'rom_pic' [E:/FPGA/vivado/HDMI_DEMO_2017_03_28_01/hdmi_display_demon/.Xil/Vivado-20860-Dc_Wang/realtime/rom_pic_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'rom_pic' (1#1) [E:/FPGA/vivado/HDMI_DEMO_2017_03_28_01/hdmi_display_demon/.Xil/Vivado-20860-Dc_Wang/realtime/rom_pic_stub.v:7]
WARNING: [Synth 8-3848] Net address_sig in module/entity hdmi_data_gen does not have driver. [E:/FPGA/vivado/HDMI_DEMO_2017_03_28_01/hdmi_display_demon/hdmi_display_demon.srcs/sources_1/new/hdmi_data_gen.v:156]
INFO: [Synth 8-256] done synthesizing module 'hdmi_data_gen' (2#1) [E:/FPGA/vivado/HDMI_DEMO_2017_03_28_01/hdmi_display_demon/hdmi_display_demon.srcs/sources_1/new/hdmi_data_gen.v:23]
INFO: [Synth 8-638] synthesizing module 'HDMI_FPGA_ML_0' [E:/FPGA/vivado/HDMI_DEMO_2017_03_28_01/hdmi_display_demon/.Xil/Vivado-20860-Dc_Wang/realtime/HDMI_FPGA_ML_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'HDMI_FPGA_ML_0' (3#1) [E:/FPGA/vivado/HDMI_DEMO_2017_03_28_01/hdmi_display_demon/.Xil/Vivado-20860-Dc_Wang/realtime/HDMI_FPGA_ML_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [E:/FPGA/vivado/HDMI_DEMO_2017_03_28_01/hdmi_display_demon/.Xil/Vivado-20860-Dc_Wang/realtime/clk_wiz_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (4#1) [E:/FPGA/vivado/HDMI_DEMO_2017_03_28_01/hdmi_display_demon/.Xil/Vivado-20860-Dc_Wang/realtime/clk_wiz_0_stub.v:6]
WARNING: [Synth 8-3848] Net LED in module/entity HDMI_display_Demon does not have driver. [E:/FPGA/vivado/HDMI_DEMO_2017_03_28_01/hdmi_display_demon/hdmi_display_demon.srcs/sources_1/new/HDMI_display_Demon.v:34]
INFO: [Synth 8-256] done synthesizing module 'HDMI_display_Demon' (5#1) [E:/FPGA/vivado/HDMI_DEMO_2017_03_28_01/hdmi_display_demon/hdmi_display_demon.srcs/sources_1/new/HDMI_display_Demon.v:23]
WARNING: [Synth 8-3331] design HDMI_display_Demon has unconnected port LED[3]
WARNING: [Synth 8-3331] design HDMI_display_Demon has unconnected port LED[2]
WARNING: [Synth 8-3331] design HDMI_display_Demon has unconnected port LED[1]
WARNING: [Synth 8-3331] design HDMI_display_Demon has unconnected port LED[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:53 ; elapsed = 00:03:35 . Memory (MB): peak = 1050.082 ; gain = 839.859
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:53 ; elapsed = 00:03:35 . Memory (MB): peak = 1050.082 ; gain = 839.859
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'e:/FPGA/vivado/HDMI_DEMO_2017_03_28_01/hdmi_display_demon/hdmi_display_demon.srcs/sources_1/ip/HDMI_FPGA_ML_0/HDMI_FPGA_ML_0.dcp' for cell 'u_HDMI'
INFO: [Project 1-454] Reading design checkpoint 'e:/FPGA/vivado/HDMI_DEMO_2017_03_28_01/hdmi_display_demon/hdmi_display_demon.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'u_clk'
INFO: [Project 1-454] Reading design checkpoint 'e:/FPGA/vivado/HDMI_DEMO_2017_03_28_01/Miz702_VGA/vivado_prj/miz702_vga/miz702_vga.srcs/sources_1/ip/rom_pic/rom_pic.dcp' for cell 'u_hdmi_data_gen/rom_pic_inst'
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/FPGA/vivado/HDMI_DEMO_2017_03_28_01/hdmi_display_demon/hdmi_display_demon.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'u_clk/inst'
Finished Parsing XDC File [e:/FPGA/vivado/HDMI_DEMO_2017_03_28_01/hdmi_display_demon/hdmi_display_demon.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'u_clk/inst'
Parsing XDC File [e:/FPGA/vivado/HDMI_DEMO_2017_03_28_01/hdmi_display_demon/hdmi_display_demon.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'u_clk/inst'
Finished Parsing XDC File [e:/FPGA/vivado/HDMI_DEMO_2017_03_28_01/hdmi_display_demon/hdmi_display_demon.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'u_clk/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [e:/FPGA/vivado/HDMI_DEMO_2017_03_28_01/hdmi_display_demon/hdmi_display_demon.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/HDMI_display_Demon_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/HDMI_display_Demon_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [E:/FPGA/vivado/HDMI_DEMO_2017_03_28_01/hdmi_display_demon/hdmi_display_demon.srcs/constrs_1/new/zynq_pin.xdc]
Finished Parsing XDC File [E:/FPGA/vivado/HDMI_DEMO_2017_03_28_01/hdmi_display_demon/hdmi_display_demon.srcs/constrs_1/new/zynq_pin.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  OBUFDS => OBUFDS: 4 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:01:06 ; elapsed = 00:03:43 . Memory (MB): peak = 1342.973 ; gain = 1132.750
22 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 1342.973 ; gain = 331.188
exit
INFO: [Common 17-206] Exiting Vivado at Thu Mar 30 17:32:12 2017...
