
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs trace/zeusmp_300B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize Hawkeye state
Heartbeat CPU 0 instructions: 10000000 cycles: 2814860 heartbeat IPC: 3.55257 cumulative IPC: 3.55257 (Simulation time: 0 hr 0 min 30 sec) 

Warmup complete CPU 0 instructions: 10000002 cycles: 2814863 (Simulation time: 0 hr 0 min 30 sec) 

Heartbeat CPU 0 instructions: 20000004 cycles: 8441283 heartbeat IPC: 1.77733 cumulative IPC: 1.77733 (Simulation time: 0 hr 1 min 14 sec) 
Heartbeat CPU 0 instructions: 30000004 cycles: 14072534 heartbeat IPC: 1.7758 cumulative IPC: 1.77657 (Simulation time: 0 hr 1 min 58 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 19693009 heartbeat IPC: 1.77921 cumulative IPC: 1.77745 (Simulation time: 0 hr 2 min 42 sec) 
Heartbeat CPU 0 instructions: 50000004 cycles: 25352566 heartbeat IPC: 1.76692 cumulative IPC: 1.7748 (Simulation time: 0 hr 3 min 27 sec) 
Heartbeat CPU 0 instructions: 60000001 cycles: 30993205 heartbeat IPC: 1.77285 cumulative IPC: 1.77441 (Simulation time: 0 hr 4 min 12 sec) 
Heartbeat CPU 0 instructions: 70000000 cycles: 36585146 heartbeat IPC: 1.78829 cumulative IPC: 1.77671 (Simulation time: 0 hr 4 min 56 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 42187033 heartbeat IPC: 1.78511 cumulative IPC: 1.77791 (Simulation time: 0 hr 5 min 39 sec) 
Heartbeat CPU 0 instructions: 90000003 cycles: 47921174 heartbeat IPC: 1.74394 cumulative IPC: 1.77359 (Simulation time: 0 hr 6 min 24 sec) 
Heartbeat CPU 0 instructions: 100000000 cycles: 53525798 heartbeat IPC: 1.78424 cumulative IPC: 1.77477 (Simulation time: 0 hr 7 min 8 sec) 
Heartbeat CPU 0 instructions: 110000004 cycles: 59178121 heartbeat IPC: 1.76918 cumulative IPC: 1.77421 (Simulation time: 0 hr 7 min 52 sec) 
Finished CPU 0 instructions: 100000002 cycles: 56363258 cumulative IPC: 1.77421 (Simulation time: 0 hr 7 min 52 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.77421 instructions: 100000002 cycles: 56363258
cpu0_DTLB TOTAL     ACCESS:   16101197  HIT:   15018124  MISS:    1083073
cpu0_DTLB LOAD      ACCESS:   10874902  HIT:    9809585  MISS:    1065317
cpu0_DTLB RFO       ACCESS:    5226295  HIT:    5208539  MISS:      17756
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 10.5111 cycles
cpu0_ITLB TOTAL     ACCESS:    1803003  HIT:    1803003  MISS:          0
cpu0_ITLB LOAD      ACCESS:    1803003  HIT:    1803003  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:    2749642  HIT:    2749642  MISS:          0
cpu0_L1I LOAD      ACCESS:    2749642  HIT:    2749642  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:    1083073  HIT:    1076118  MISS:       6955
cpu0_STLB LOAD      ACCESS:    1065317  HIT:    1060415  MISS:       4902
cpu0_STLB RFO       ACCESS:      17756  HIT:      15703  MISS:       2053
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 210.507 cycles
cpu0_L1D TOTAL     ACCESS:   18596615  HIT:   17935810  MISS:     660805
cpu0_L1D LOAD      ACCESS:   10915617  HIT:   10434869  MISS:     480748
cpu0_L1D RFO       ACCESS:    7674362  HIT:    7498942  MISS:     175420
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       6636  HIT:       1999  MISS:       4637
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 137.775 cycles
cpu0_L2C TOTAL     ACCESS:     838878  HIT:     409954  MISS:     428924
cpu0_L2C LOAD      ACCESS:     480720  HIT:     197423  MISS:     283297
cpu0_L2C RFO       ACCESS:     175372  HIT:      34909  MISS:     140463
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     178149  HIT:     173219  MISS:       4930
cpu0_L2C TRANSLATION ACCESS:       4637  HIT:       4403  MISS:        234
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 195.295 cycles
LLC TOTAL     ACCESS:     580544  HIT:     241673  MISS:     338871
LLC LOAD      ACCESS:     283297  HIT:      92360  MISS:     190937
LLC RFO       ACCESS:     140463  HIT:      63179  MISS:      77284
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:     156550  HIT:      86044  MISS:      70506
LLC TRANSLATION ACCESS:        234  HIT:         90  MISS:        144
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 220.918 cycles
OPTgen accesses: 7361
OPTgen hits: 2858
OPTgen hit rate: 38.8262



DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      18161  ROW_BUFFER_MISS:     250201
 DBUS AVG_CONGESTED_CYCLE:    3.99818
 WQ ROW_BUFFER_HIT:       5699  ROW_BUFFER_MISS:      79347  FULL:          0


CPU 0 Branch Prediction Accuracy: 98.8423% MPKI: 0.45019 Average ROB Occupancy at Mispredict: 205.789
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.45019
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

