bus	,	V_2
ENOMEM	,	V_22
parent	,	V_29
"%.8llx"	,	L_4
lp	,	V_6
MII_BUS_ID_SIZE	,	V_24
"temac_mdio_read(phy_id=%i, reg=%x) == %x\n"	,	L_1
phy_id	,	V_3
dev_dbg	,	F_6
of_mdiobus_register	,	F_13
clk_div	,	V_18
mdiobus_free	,	F_14
"MDIO bus registered;  MC:%x\n"	,	L_6
dev	,	V_12
reg	,	V_4
u32	,	T_1
temac_iow	,	F_3
temac_indirect_in32	,	F_4
priv	,	V_7
id	,	V_23
write	,	V_28
XTE_MC_OFFSET	,	V_21
val	,	V_13
mdiobus_unregister	,	F_16
res	,	V_20
read	,	V_27
resource	,	V_19
mii_bus	,	V_1
indirect_mutex	,	V_9
rc	,	V_8
"temac_mdio_write(phy_id=%i, reg=%x, val=%x)\n"	,	L_2
XTE_MIIMAI_OFFSET	,	V_11
name	,	V_26
np	,	V_16
temac_indirect_out32	,	F_8
temac_mdio_setup	,	F_9
of_address_to_resource	,	F_12
device_node	,	V_15
temac_mdio_read	,	F_1
bus_hz	,	V_17
temac_mdio_teardown	,	F_15
mutex_unlock	,	F_5
of_property_read_u32	,	F_10
u16	,	T_2
mdiobus_alloc	,	F_11
err_register	,	V_30
temac_mdio_write	,	F_7
XTE_LSW0_OFFSET	,	V_10
"Xilinx TEMAC MDIO"	,	L_5
XTE_MGTDR_OFFSET	,	V_14
"clock-frequency"	,	L_3
start	,	V_25
temac_local	,	V_5
mutex_lock	,	F_2
