
<html xmlns:o="urn:schemas-microsoft-com:office:office"
xmlns:w="urn:schemas-microsoft-com:office:word"
xmlns:m="http://schemas.microsoft.com/office/2004/12/omml"
xmlns="http://www.w3.org/TR/REC-html40">

<head>
	<meta name=標題 content=Publications>
	<meta name=關鍵字 content="">
	<meta http-equiv=Content-Type content="text/html; charset=unicode">
	<meta name=ProgId content=Word.Document>
	<meta name=Generator content="Microsoft Word 15">
	<meta name=Originator content="Microsoft Word 15">
	<link rel=File-List href="publications.fld/filelist.xml">
	<title>Publications_2</title>

	<link rel=themeData href="publications.fld/themedata.thmx">
	<link href="../css/Publications_2.css" rel="stylesheet">
    <!-- Bootstrap Core CSS -->
    <link href="../css/bootstrap.min.css" rel="stylesheet">

    <!-- Custom CSS -->
    <link href="../css/simple-sidebar.css" rel="stylesheet">

	<meta http-equiv=Content-Style-Type content="text/css">
	<meta name=CocoaVersion content=1348.17>


</head>




<body bgcolor=white lang=ZH-TW link=blue vlink=purple style='tab-interval:24.0pt'>



    <!-- Navigation -->
    <nav class="navbar navbar-inverse navbar-fixed-top" role="navigation">
        <div class="container">
            <!-- Brand and toggle get grouped for better mobile display -->
            <div class="navbar-header">
                <button type="button" class="navbar-toggle" data-toggle="collapse" data-target="#bs-example-navbar-collapse-1">
                    <span class="sr-only">Toggle navigation</span>
                    <span class="icon-bar"></span>
                    <span class="icon-bar"></span>
                    <span class="icon-bar"></span>
                </button>
                <a class="navbar-brand" href="#">THETA</a>
            </div>
            <!-- Collect the nav links, forms, and other content for toggling -->
            <div class="collapse navbar-collapse" id="bs-example-navbar-collapse-1">
                <ul class="nav navbar-nav">
 
                      <li class="active"><a href="#">Home</a></li>

                      <li class="dropdown">
                          <a class="dropdown-toggle" data-toggle="dropdown" href="#">Research
                          <span class="caret"></span></a>
                          <ul class="dropdown-menu">
                            <li><a href="#">Page 1-1</a></li>
                            <li><a href="#">Page 1-2</a></li>
                            <li><a href="#">Page 1-3</a></li> 
                          </ul>
                      </li>

                      <li><a href="#">People</a></li>
                      <li><a href="#">Publications</a></li>
                      <li><a href="#">Resources</a></li>
                      <li><a href="#">Contract</a></li>

                </ul>
            </div>
            <!-- /.navbar-collapse -->
        </div>
        <!-- /.container -->
    </nav>






<div class="container">
	<div class="row">

	    <br><br><br>
		<div class=WordSection1>

		<p class=p1><span lang=EN-US><o:p>&nbsp;</o:p></span></p>

		<h1>
			<span class=s1>
				<span class="context-title">Publications </span>
			</span>
			
		</h1>





<p class=p1><span lang=EN-US><o:p>&nbsp;</o:p></span></p>

<p class=p3><span class=s2><b><span lang=EN-US>Books and Book Chapters:</span></b></span></p>

<p class=p4><span class=s1><span lang=EN-US style='font-family:Cambria'>1.&nbsp;
</span></span><span class=s2><b><span lang=EN-US>T.-Y. Ho</span></b></span><span
class=s1><span lang=EN-US style='font-family:Cambria'>, Y.-W. Chang, and S.-J.
Chen, <i>Full Chip Nanometer Routing Techniques</i>, Springer, 2007.</span></span><span
class=apple-converted-space><span lang=EN-US style='font-family:Cambria'>&nbsp;</span></span></p>

<p class=p4><span class=s1><span lang=EN-US style='font-family:Cambria'>2.&nbsp;
</span></span><span class=s2><b><span lang=EN-US>T.-Y. Ho</span></b></span><span
class=s1><span lang=EN-US style='font-family:Cambria'> and S.-H. Liu,
	&quot;Fast Legalization for Standard Cell Placement with Simultaneous
	Wirelength and Displacement Minimization&quot; in <i>VLSI-SoC: Forward-Looking
	Trends in IC and Systems Design</i> (edited by J. L. Ayala, D. Atienza Alonso,
			and R. Reis), Springer, 2012 (Invited).</span></span></p>

	<p class=p4><span class=s1><span lang=EN-US style='font-family:Cambria'>3.&nbsp;
	Y. Luo, K. Chakrabarty, and<b> </b></span></span><span class=s2><b><span
	lang=EN-US>T.-Y. Ho</span></b></span><span class=s1><span lang=EN-US
	style='font-family:Cambria'>, <i>Hardware/Software Co-Design and Optimization
	for Cyberphysical Integration in Digital Microfluidic Biochips</i>, Springer,
	2014.</span></span></p>

	<p class=p4><span class=s1><span lang=EN-US style='font-family:Cambria'>&nbsp;</span></span></p>

	<p class=p5><span class=s2><b><span lang=EN-US>ACM/IEEE Journal Papers:</span></b></span></p>

	<p class=p4><span class=s1><span lang=EN-US style='font-family:Cambria'>1.
	&nbsp;</span></span><span class=s2><b><span lang=EN-US>T.-Y. Ho</span></b></span><span
	class=s1><span lang=EN-US style='font-family:Cambria'>, Y.-W. Chang, S.-J.
	Chen, and D. T. Lee, &quot;Crosstalk- and Performance- Driven Multilevel
	Full-Chip Routing,&quot;<i> IEEE Transactions on Computer-Aided Design of
	Integrated Circuits and Systems (<b>IEEE TCAD</b>), </i>vol. 24, no. 6, pp.
	869-878, June 2005 <b>(Regular Paper)</b>.</span></span><span
	class=apple-converted-space><span lang=EN-US style='font-family:Cambria'>&nbsp;</span></span></p>

	<p class=p4><span class=s1><span lang=EN-US style='font-family:Cambria'>2.&nbsp;
	T.-W. Huang, C.-H. Lin, and </span></span><span class=s2><b><span lang=EN-US>T.-Y.
	Ho</span></b></span><span class=s1><span lang=EN-US style='font-family:Cambria'>,
	&quot;A Contamination Aware Droplet Routing Algorithm for the Synthesis of
	Digital Microfluidic Biochips,&quot; <i>IEEE Transactions on Computer-Aided
	Design of Integrated Circuits and Systems (<b>IEEE</b> <b>TCAD</b>), </i>vol.
	29, no. 11, pp. 1682-1695, November 2010 <b>(Regular Paper)</b>.</span></span><span
	class=apple-converted-space><b><span lang=EN-US style='font-family:Cambria;
color:red'>&nbsp;</span></b></span></p>

<p class=p4><span class=s1><span lang=EN-US style='font-family:Cambria'>3.&nbsp;
T.-W. Huang and </span></span><span class=s2><b><span lang=EN-US>T.-Y. Ho</span></b></span><span
class=s1><span lang=EN-US style='font-family:Cambria'>, &quot;A Two-Stage
ILP-Based Droplet Routing Algorithm for Pin-Constrained Digital Microfluidic
Biochips,&quot;<i> IEEE Transactions on Computer-Aided Design of Integrated
Circuits and Systems (<b>IEEE TCAD</b>),</i> vol. 30, no. 2, pp. 215-228, February
2011<i> </i><b>(Regular Paper)</b>.</span></span><span
class=apple-converted-space><b><span lang=EN-US style='font-family:Cambria;
color:red'>&nbsp;</span></b></span></p>

<p class=p4><span class=s1><span lang=EN-US style='font-family:Cambria'>4.&nbsp;
S. Chou, C.-S. Han, P.-K. Huang, K.-F. Tien and </span></span><span class=s2><b><span
lang=EN-US>T.-Y. Ho</span></b></span><span class=s1><span lang=EN-US
style='font-family:Cambria'>, &quot;An Effective and Efficient Framework for
Clock Latency Range Aware Clock Network Synthesis,&quot; <i>IEEE Transactions
on Computer-Aided Design of Integrated Circuits and Systems (<b>IEEE TCAD</b>),</i>
vol. 30, no. 7, pp. 1045-1057, July 2011<i> </i><b>(Regular Paper)</b>.</span></span><span
class=apple-converted-space><b><span lang=EN-US style='font-family:Cambria;
color:red'>&nbsp;</span></b></span></p>

<p class=p4><span class=s1><span lang=EN-US style='font-family:Cambria'>5.&nbsp;
T.-W. Huang, S.-Y. Yeh, and </span></span><span class=s2><b><span lang=EN-US>T.-Y.
Ho</span></b></span><span class=s1><span lang=EN-US style='font-family:Cambria'>,
	&quot;A Network-Flow Based Pin-Count Aware Routing Algorithm for
	Broadcast-Addressing EWOD Chips,&quot; <i>IEEE Transactions on Computer-Aided
	Design of Integrated Circuits and Systems (<b>IEEE</b> <b>TCAD</b>),</i> vol.
	30, no. 12, pp. 1786-1799, December 2011 <b>(Regular Paper)</b>.</span></span><span
	class=apple-converted-space><b><span lang=EN-US style='font-family:Cambria;
color:red'>&nbsp;</span></b></span></p>

<p class=p4><span class=s1><span lang=EN-US style='font-family:Cambria'>6.&nbsp;
J.-W. Lin, </span></span><span class=s2><b><span lang=EN-US>T.-Y. Ho</span></b></span><span
class=s1><span lang=EN-US style='font-family:Cambria'>, and I. H.-R. Jiang,
	&quot;Reliability-driven power/ground routing for analog ICs,&quot;<i> ACM
	Transactions on Design Automation of Electronic Systems (<b>ACM TODAES</b>),</i>
	Vol. 17 Issue 1, No. 6, January 2012<i> </i><b>(Regular Paper)</b>.</span></span></p>

	<p class=p4><span class=s1><span lang=EN-US style='font-family:Cambria'>7.&nbsp;
	K.-Y. Lin, H.-T. Lin, </span></span><span class=s2><b><span lang=EN-US>T.-Y. Ho</span></b></span><span
	class=s1><span lang=EN-US style='font-family:Cambria'>, and C.-C. Tsai,
	&quot;Load-Balanced Clock Tree Synthesis with Adjustable Delay Buffer Insertion
	for Clock Skew Reduction in Multiple Dynamic Supply Voltage Designs,&quot;<i>
	ACM Transactions on Design Automation of Electronic Systems (<b>ACM TODAES</b>),
	</i>Vol. 17 Issue 3, No. 34, June 2012<b> (Regular Paper)</b>.</span></span><span
	class=apple-converted-space><b><span lang=EN-US style='font-family:Cambria;
color:red'>&nbsp;</span></b></span></p>

<p class=p4><span class=s1><span lang=EN-US style='font-family:Cambria'>8.&nbsp;
K.-T. Hsu, S. Sinha, Y.-C. Pi, and </span></span><span class=s2><b><span
lang=EN-US>T.-Y. Ho</span></b></span><span class=s1><b><span lang=EN-US
style='font-family:Cambria'>,</span></b></span><span class=s1><span lang=EN-US
style='font-family:Cambria'> &quot;A Hierarchy-Based Distributed Algorithm for
Layout Geometry Operations,&quot; <i>IEEE Transactions on Computer-Aided Design
of Integrated Circuits and Systems (<b>IEEE</b> <b>TCAD</b>),</i> vol. 31, no.
10, pp. 1546-1557, October 2012 <b>(Regular Paper)</b>.</span></span><span
class=apple-converted-space><b><span lang=EN-US style='font-family:Cambria;
color:red'>&nbsp;</span></b></span></p>

<p class=p4><span class=s1><span lang=EN-US style='font-family:Cambria'>9.&nbsp;
Y.-L. Hsieh, </span></span><span class=s2><b><span lang=EN-US>T.-Y. Ho</span></b></span><span
class=s1><b><span lang=EN-US style='font-family:Cambria'>,</span></b></span><span
class=s1><span lang=EN-US style='font-family:Cambria'> and K. Chakrabarty,
	&quot;A Reagent-Saving Mixing Algorithm for Preparing Multiple-Target
	Biochemical Samples Using Digital Microfluidics,&quot;<i> IEEE Transactions on
	Computer-Aided Design of Integrated Circuits and Systems (<b>IEEE</b> <b>TCAD</b>),</i>
	vol. 31, no. 11, pp. 1656-1669, November 2012 <b>(Regular Paper)</b>.</span></span><span
	class=apple-converted-space><b><span lang=EN-US style='font-family:Cambria;
color:red'>&nbsp;</span></b></span></p>

<p class=p4><span class=s1><span lang=EN-US style='font-family:Cambria'>10.
&nbsp;Y. Luo, K. Chakrabarty, and </span></span><span class=s2><b><span
lang=EN-US>T.-Y. Ho</span></b></span><span class=s1><span lang=EN-US
style='font-family:Cambria'>, &quot;Error Recovery in Cyberphysical
Digital-Microfluidic Biochips,&quot; <i>IEEE Transactions on Computer-Aided
Design of Integrated Circuits and Systems (<b>IEEE</b> <b>TCAD</b>),</i> vol.
32, no. 1, pp. 59-72, January 2013 <b>(Regular Paper)</b>.</span></span><span
class=apple-converted-space><b><span lang=EN-US style='font-family:Cambria;
color:red'>&nbsp;</span></b></span></p>

<p class=p4><span class=s1><span lang=EN-US style='font-family:Cambria'>11.
&nbsp;J.-W. Chang, S.-H. Yeh, T.-W. Huang, and </span></span><span class=s2><b><span
lang=EN-US>T.-Y. Ho</span></b></span><span class=s1><span lang=EN-US
style='font-family:Cambria'>, &quot;Integrated Fluidic-Chip Co-Design
Methodology for Digital Microfluidic Biochips,&quot; <i>IEEE Transactions on
Computer-Aided Design of Integrated Circuits and Systems (<b>IEEE</b> <b>TCAD</b>),
	</i>vol. 32, no. 2, pp. 216-227, February 2013 <b>(Regular Paper)</b>.</span></span><span
	class=apple-converted-space><b><span lang=EN-US style='font-family:Cambria;
color:red'>&nbsp;</span></b></span></p>

<p class=p4><span class=s1><span lang=EN-US style='font-family:Cambria'>12.
&nbsp;P.-H. Wu, Mark P.-H. Lin, T.-C. Chen, and </span></span><span class=s2><b><span
lang=EN-US>T.-Y. Ho</span></b></span><span class=s1><span lang=EN-US
style='font-family:Cambria'>, Y.-C. Chen, S.-R. Siao, and S.-H. Lin, &quot;1-D
Cell Generation with Printability Enhancement,&quot; <i>IEEE Transactions on
Computer-Aided Design of Integrated Circuits and Systems (<b>IEEE</b> <b>TCAD</b>),
	</i>vol. 32, no. 3, pp. 419-432, March 2013 <b>(Regular Paper)</b>.</span></span><span
	class=apple-converted-space><b><span lang=EN-US style='font-family:Cambria;
color:red'>&nbsp;</span></b></span></p>

<p class=p4><span class=s1><span lang=EN-US style='font-family:Cambria'>13.
&nbsp;Y.-H. Chen, C.-L. Hsu, L.-C. Tsai, T.-W. Huang, and </span></span><span
class=s2><b><span lang=EN-US>T.-Y. Ho</span></b></span><span class=s1><span
lang=EN-US style='font-family:Cambria'>, &quot;A Reliability-Oriented Placement
Algorithm for Reconfigurable Digital Microfluidic Biochips Using 3D Deferred
Decision Making Technique,&quot; <i>IEEE Transactions on Computer-Aided Design
of Integrated Circuits and Systems (<b>IEEE</b> <b>TCAD</b>), </i>vol. 32, no.
8, pp. 1151-1162, August 2013 <b>(Regular Paper)</b>.</span></span></p>

<p class=p4><span class=s1><span lang=EN-US style='font-family:Cambria'>14.
&nbsp;J.-W. Chang, S.-H. Yeh, T.-W. Huang, and </span></span><span class=s2><b><span
lang=EN-US>T.-Y. Ho</span></b></span><span class=s1><span lang=EN-US
style='font-family:Cambria'>, &quot;An ILP-based Routing Algorithm for
Pin-Constrained EWOD Chips with Obstacle Avoidance,&quot; <i>IEEE Transactions
on Computer-Aided Design of Integrated Circuits and Systems (<b>IEEE</b> <b>TCAD</b>),
   </i>vol. 32, no. 11, pp. 1655-1667, November 2013 <b>(Regular Paper)</b>.</span></span></p>

   <p class=p4><span class=s1><span lang=EN-US style='font-family:Cambria'>15.
   &nbsp;Y. Luo, K. Chakrabarty, and </span></span><span class=s2><b><span
   lang=EN-US>T.-Y. Ho</span></b></span><span class=s1><span lang=EN-US
   style='font-family:Cambria'>, &quot;Real-Time Error Recovery in Cyberphysical
   Digital-Microfluidic Biochips Using a Compact Dictionary,&quot; <i>IEEE
   Transactions on Computer-Aided Design of Integrated Circuits and Systems (<b>IEEE</b>
		   <b>TCAD</b>), </i>vol. 32, no. 12, pp. 1839-1852, December 2013 <b>(Regular
			   Paper)</b>.</span></span><span class=apple-converted-space><b><span lang=EN-US
		   style='font-family:Cambria;color:red'>&nbsp;</span></b></span></p>

		   <p class=p4><span class=s1><span lang=EN-US style='font-family:Cambria'>16.
		   &nbsp;Y.-L. Hsieh, </span></span><span class=s2><b><span lang=EN-US>T.-Y. Ho</span></b></span><span
		   class=s1><b><span lang=EN-US style='font-family:Cambria'>,</span></b></span><span
		   class=s1><span lang=EN-US style='font-family:Cambria'> and K. Chakrabarty,
		   &quot;Biochip Synthesis and Dynamic Error Recovery for Sample Preparation Using
		   Digital Microfluidics,&quot; <i>IEEE Transactions on Computer-Aided Design of
		   Integrated Circuits and Systems (<b>IEEE</b> <b>TCAD</b>), </i>vol. 33, no. 2,
		   pp. 183-196, February 2014 <b>(Regular Paper)</b>.</span></span></p>

		   <p class=p4><span class=s1><span lang=EN-US style='font-family:Cambria'>17.
		   &nbsp;H.-T. Lin, Y.-L. Chuang, Z.-H. Yang, and </span></span><span class=s2><b><span
		   lang=EN-US>T.-Y. Ho</span></b></span><span class=s1><span lang=EN-US
		   style='font-family:Cambria'>, &quot;Pulsed-Latch Utilization for Clock-Tree
		   Power Optimization,&quot; <i>IEEE Transactions on Very Large Scale Integration
		   Systems (<b>IEEE</b> <b>TVLSI)</b>, </i>vol. 22, no. 4, pp. 721-733, April 2014
		   <b>(Regular Paper)</b>.</span></span></p>

		   <p class=p4><span class=s1><span lang=EN-US style='font-family:Cambria'>18.
		   &nbsp;Y. Luo, K. Chakrabarty, and </span></span><span class=s2><b><span
		   lang=EN-US>T.-Y. Ho</span></b></span><span class=s1><span lang=EN-US
		   style='font-family:Cambria'>, &quot;Biochemistry Synthesis on a Cyberphysical
		   Digital Microfluidics Platform under Completion-Time Uncertainties in Fluidic
		   Operations,&quot; <i>IEEE Transactions on Computer-Aided Design of Integrated
		   Circuits and Systems (<b>IEEE</b> <b>TCAD)</b>, </i>vol. 33, no. 6, pp.
		   903-916, June 2014 <b>(Regular Paper)</b>.</span></span></p>

		   <p class=p4><span class=s1><span lang=EN-US style='font-family:Cambria'>19.
		   &nbsp;P.-H. Wu, Mark P.-H. Lin, T.-C. Chen, C.-F. Yeh, </span></span><span
		   class=s2><b><span lang=EN-US>T.-Y. Ho</span></b></span><span class=s1><span
		   lang=EN-US style='font-family:Cambria'>, and B.-D. Liu, &quot;Exploring
		   Feasibilities of Symmetry Islands and Monotonic Current Paths in Slicing Trees
		   for Analog Placement,&quot; <i>IEEE Transactions on Computer-Aided Design of
		   Integrated Circuits and Systems (<b>IEEE</b> <b>TCAD</b>), </i>vol. 33, no. 6,
		   pp. 879-892, June 2014 <b>(Regular Paper)</b>.</span></span></p>

		   <p class=p4><span class=s1><span lang=EN-US style='font-family:Cambria'>20.
		   &nbsp;S.-H. Yeh, J.-W. Chang, T.-W. Huang, S.-T. Yu, and </span></span><span
		   class=s2><b><span lang=EN-US>T.-Y. Ho</span></b></span><span class=s1><span
		   lang=EN-US style='font-family:Cambria'>, &quot;Voltage-Aware Chip-Level Design
		   for Reliability-Driven Pin-Constrained EWOD Chips,&quot; <i>IEEE Transactions
		   on Computer-Aided Design of Integrated Circuits and Systems (<b>IEEE</b> <b>TCAD</b>),
		   </i>vol. 33, no. 9, pp. 1302-1315, September 2014 <b>(Regular Paper)</b>.</span></span></p>

		   <p class=p4><span class=s1><span lang=EN-US style='font-family:Cambria'>21.
		   &nbsp;Sean S.-Y. Liu, C.-H. Chang, H.-M. Chen, and </span></span><span
		   class=s2><b><span lang=EN-US>T.-Y. Ho</span></b></span><span class=s1><span
		   lang=EN-US style='font-family:Cambria'>, &quot;ACER: An Agglomerative
		   Clustering Based Electrode Addressing and Routing Algorithm for Pin-Constrained
		   EWOD Chips,&quot; <i>IEEE Transactions on Computer-Aided Design of Integrated
		   Circuits and Systems (<b>IEEE</b> <b>TCAD</b>), </i>vol. 33, no. 9, pp.
		   1316-1327, September 2014 <b>(Regular Paper)</b>.</span></span></p>

		   <p class=p4><span class=s1><span lang=EN-US style='font-family:Cambria'>22.
		   &nbsp;K. Hu, F. Yu, </span></span><span class=s2><b><span lang=EN-US>T.-Y. Ho</span></b></span><span
		   class=s1><span lang=EN-US style='font-family:Cambria'>, and K. Chakrabarty,
		   &quot;Testing of Flow-Based Microfluidic Biochips: Fault Modeling, Test
		   Generation, and Experimental Demonstration,&quot; <i>IEEE Transactions on
		   Computer-Aided Design of Integrated Circuits and Systems (<b>IEEE</b> <b>TCAD</b>),
		   </i>vol. 33, no. 10, pp. 1463-1475, October 2014 <b>(Regular Paper)</b> </span></span><span
		   class=s3><b><span lang=EN-US>(Best Paper Award)</span></b></span><span
		   class=s1><span lang=EN-US style='font-family:Cambria'>.</span></span></p>

		   <p class=p4><span class=s1><span lang=EN-US style='font-family:Cambria'>23.
		   &nbsp;&nbsp;J.-L. Lin, P.-H. Wu, and </span></span><span class=s2><b><span
		   lang=EN-US>T.-Y. Ho</span></b></span><span class=s1><span lang=EN-US
		   style='font-family:Cambria'>, “A Novel Cell Placement Algorithm for Flexible
		   TFT Circuits with Mechanical Strain and Temperature Consideration,&quot;<i> ACM
		   Journal of Emerging Technologies and Computing Systems (<b>ACM JETC</b>), </i>vol.11,
		   issue 1, no. 1, September 2014<b> (Regular Paper)</b>.</span></span></p>

		   <p class=p4><span class=s1><span lang=EN-US style='font-family:Cambria'>24.
		   &nbsp;&nbsp;I.-C. Lin, S.-M. Syu, and </span></span><span class=s2><b><span
		   lang=EN-US>T.-Y. Ho</span></b></span><span class=s1><span lang=EN-US
		   style='font-family:Cambria'>, “NBTI Tolerance and Leakage Reduction using Gate
		   Sizing,&quot;<i> ACM Journal of Emerging Technologies and Computing Systems (<b>ACM
				   JETC</b>), </i>vol.11, issue 1, no. 4, September 2014<b> (Regular Paper)</b>.</span></span></p>

		   <p class=p4><span class=s1><span lang=EN-US style='font-family:Cambria'>25.
		   &nbsp;Y. Luo, B. Bhattacharya, </span></span><span class=s2><b><span
		   lang=EN-US>T.-Y. Ho,</span></b></span><span class=s1><span lang=EN-US
		   style='font-family:Cambria'> and K. Chakrabarty, &quot;Design and Optimization
		   of a Cyberphysical Digital-Microfluidic Biochip for the Polymerase Chain
		   Reaction,&quot; <i>IEEE Transactions on Computer-Aided Design of Integrated
		   Circuits and Systems (<b>IEEE</b> <b>TCAD</b>), </i>vol. 34, no. 1, pp. 29-42,
		   January 2015 <b>(Regular Paper)</b>.</span></span></p>

		   <p class=p4><span class=s1><span lang=EN-US style='font-family:Cambria'>26.
		   &nbsp;P.-H. Wu, Mark P.-H. Lin, T.-C. Chen, C.-F. Yeh, X. Li, and </span></span><span
		   class=s2><b><span lang=EN-US>T.-Y. Ho</span></b></span><span class=s1><span
		   lang=EN-US style='font-family:Cambria'>, &quot;A Novel Analog Physical
		   Synthesis Methodology Integrating Existent Design Expertise,&quot; <i>IEEE
		   Transactions on Computer-Aided Design of Integrated Circuits and Systems (<b>IEEE</b>
				   <b>TCAD</b>),</i> vol. 34, no. 2, pp. 199-212, February 2015 <b>(Regular Paper)</b>.</span></span></p>

		   <p class=p4><span class=s1><span lang=EN-US style='font-family:Cambria'>27.
		   &nbsp;S.-T. Yu, S.-H. Yeh, and </span></span><span class=s2><b><span
		   lang=EN-US>T.-Y. Ho</span></b></span><span class=s1><span lang=EN-US
		   style='font-family:Cambria'>, &quot;Reliability-Driven Chip-Level Design for
		   High-Frequency Digital Microfluidic Biochips,&quot; <i>IEEE Transactions on
		   Computer-Aided Design of Integrated Circuits and Systems (<b>IEEE</b> <b>TCAD</b>)</i><b>,
		   </b>vol. 34, no. 4, pp. 529-539, April 2015 <b>(Regular Paper)</b>.</span></span></p>

		   <p class=p4><span class=s1><span lang=EN-US style='font-family:Cambria'>28.
		   &nbsp;T. A. Dinh, S. Yamashita, and </span></span><span class=s2><b><span
		   lang=EN-US>T.-Y. Ho</span></b></span><span class=s1><span lang=EN-US
		   style='font-family:Cambria'>, &quot;An Optimal Pin-Count Design with Logic
		   Optimization for Digital Microfluidic Biochips,&quot; <i>IEEE Transactions on
		   Computer-Aided Design of Integrated Circuits and Systems (<b>IEEE</b> <b>TCAD</b>)</i><b>,
		   </b>vol. 34, no. 4, pp. 629-641, April 2015 <b>(Regular Paper)</b>.</span></span></p>

		   <p class=p4><span class=s1><span lang=EN-US style='font-family:Cambria'>29.
		   &nbsp;T.-M. Tseng, B. Li, </span></span><span class=s2><b><span lang=EN-US>T.-Y.
		   Ho,</span></b></span><span class=s1><span lang=EN-US style='font-family:Cambria'>
		   and U. Schlichtmann, &quot;ILP-based Alleviation of Dense Meander Segments with
		   Prioritized Shifting and Progressive Fixing in PCB Routing,&quot; <i>IEEE
		   Transactions on Computer-Aided Design of Integrated Circuits and Systems (<b>IEEE</b>
				   <b>TCAD</b>),</i> vol. 34, no. 6, pp. 1000-1013, June 2015<b> (Regular Paper)</b>.</span></span></p>

		   <p class=p4><span class=s1><span lang=EN-US style='font-family:Cambria'>30.
		   &nbsp;Y. Liu, S. Hu, and </span></span><span class=s2><b><span lang=EN-US>T.-Y.
		   Ho,</span></b></span><span class=s1><span lang=EN-US style='font-family:Cambria'>
		   &quot;Leveraging Strategic Detection Techniques for Smart Home Pricing
		   Cyberattacks,&quot; accepted in <i>IEEE Transactions on Dependable and Secure
		   Computing (<b>IEEE</b> <b>TDSC</b>)</i> <b>(Regular Paper)</b>.</span></span></p>

		   <p class=p4><span class=s1><span lang=EN-US style='font-family:Cambria'>31.
		   &nbsp;H. Yao, Q. Wang, Y. Ru, </span></span><span class=s2><b><span lang=EN-US>T.-Y.
		   Ho,</span></b></span><span class=s1><span lang=EN-US style='font-family:Cambria'>
		   and Y. Cai, &quot;Integrated Flow-Control Co-Design Methodology for Flow-Based
		   Microfluidic Biochips,&quot; <i>IEEE Design and Test of Computers (<b>IEEE</b> <b>D&amp;T</b>)</i>,
		   vol. 32, no. 6, pp. 60-68, December 2015.</span></span></p>

		   <p class=p4><span class=s1><span lang=EN-US style='font-family:Cambria'>32.
		   &nbsp;T.-M. Tseng, B. Li, </span></span><span class=s2><b><span lang=EN-US>T.-Y.
		   Ho,</span></b></span><span class=s1><span lang=EN-US style='font-family:Cambria'>
		   and U. Schlichtmann, &quot;Storage and Caching: Synthesis of Flow-based Microfluidic
		   Biochips,&quot; <i>IEEE Design and Test of Computers (<b>IEEE</b> <b>D&amp;T</b>)</i>,
		   vol. 32, no. 6, pp. 69-75, December 2015.</span></span></p>

		   <p class=p4><span class=s1><span lang=EN-US style='font-family:Cambria'>33.&nbsp;
		   Z. Lee, </span></span><span class=s2><b><span lang=EN-US>T.-Y. Ho</span></b></span><span
		   class=s1><span lang=EN-US style='font-family:Cambria'>, and K. Chakrabarty,
		   &quot;</span></span><span class=s4><span lang=EN-US>Optimization of 3D Digital
		   Microfluidic Biochips for the Multiplexed Polymerase Chain Reaction</span></span><span
		   class=s1><span lang=EN-US style='font-family:Cambria'>,&quot;<i> </i>accepted
		   in <i>ACM Transactions on Design Automation of Electronic Systems (<b>ACM
				   TODAES</b>) </i><b>(Regular Paper)</b>.</span></span></p>

		   <p class=p4><span class=s1><span lang=EN-US style='font-family:Cambria'>34.
		   &nbsp;K. Hu, </span></span><span class=s2><b><span lang=EN-US>T.-Y. Ho</span></b></span><span
		   class=s1><span lang=EN-US style='font-family:Cambria'>, and K. Chakrabarty,
		   &quot;</span></span><span class=s5><span lang=EN-US>Wash Optimization and
		   Analysis for Cross-Contamination Removal under Physical Constraints in
		   Flow-Based Microfluidic Biochips</span></span><span class=s1><span lang=EN-US
		   style='font-family:Cambria'>,&quot; accepted in <i>IEEE Transactions on
		   Computer-Aided Design of Integrated Circuits and Systems (<b>IEEE</b> <b>TCAD</b>)</i>
		   <b>(Regular Paper)</b></span></span></p>

		   <p class=p4><span class=s1><span lang=EN-US style='font-family:Cambria'>35.&nbsp;
		   H. Yao, Q. Wang, Y. Shen, </span></span><span class=s2><b><span lang=EN-US>T.-Y.
		   Ho,</span></b></span><span class=s1><span lang=EN-US style='font-family:Cambria'>
		   and Y. Cai, &quot;Integrated Functional and Washing Routing Optimization for
		   Cross-Contamination Removal in Digital Microfluidic Biochips,&quot; <i>accepted
		   in IEEE Transactions on Computer-Aided Design of Integrated Circuits and
		   Systems</i> (<b><i>IEEE TCAD</i></b>) (<b>Regular Paper</b>)</span></span></p>

		   <p class=p6><span class=s1><span lang=EN-US style='font-family:Cambria'>&nbsp;</span></span></p>

		   <p class=p5><span class=s2><b><span lang=EN-US>Other Journal Papers:</span></b></span></p>

		   <p class=p4><span class=s1><span lang=EN-US style='font-family:Cambria'>1.&nbsp;
		   </span></span><span class=s2><b><span lang=EN-US>T.-Y. Ho</span></b></span><span
		   class=s1><span lang=EN-US style='font-family:Cambria'>, Y.-W. Chang, and S.-J.
		   Chen, &quot;Multilevel Routing with Jumper Insertion for Antenna
		   Avoidance,&quot; <b><i>Elsevier</i></b><i> <b>Integration: The VLSI Journal</b></i>,
		   vol. 39, Issue 4, pp. 420-432, July 2006<b> (Regular Paper) (EI/SCI)</b>.</span></span><span
		   class=apple-converted-space><span lang=EN-US style='font-family:Cambria'>&nbsp;</span></span></p>

		   <p class=p4><span class=s1><span lang=EN-US style='font-family:Cambria'>2.&nbsp;
		   </span></span><span class=s2><b><span lang=EN-US>T.-Y. Ho</span></b></span><span
		   class=s1><span lang=EN-US style='font-family:Cambria'>, &quot;PIXAR: A
		   Performance-Driven X-Architecture Router Based on a Novel Multilevel Framework,&quot;
		   <b><i>Elsevier Integration: The VLSI Journal</i></b>, vol. 42, Issue 3, pp.
		   400-408, June 2009<b> (Regular Paper) (EI/SCI)</b>.</span></span></p>

		   <p class=p4><span class=s1><span lang=EN-US style='font-family:Cambria'>3.&nbsp;
		   P.-H. Wu and </span></span><span class=s2><b><span lang=EN-US>T.-Y. Ho</span></b></span><span
		   class=s1><span lang=EN-US style='font-family:Cambria'>, &quot;Bus-Driven
		   Floorplanning with Bus Pin Assignment and Deviation Minimization,&quot; <b><i>Elsevier
		   Integration: The VLSI Journal</i></b>, Vol. 45, Issue 4, pp. 405-426, September
		   2012<b> (Regular Paper) (EI/SCI)</b>.</span></span><span
		   class=apple-converted-space><b><span lang=EN-US style='font-family:Cambria;
color:red'>&nbsp;</span></b></span></p>

<p class=p4><span class=s1><span lang=EN-US style='font-family:Cambria'>4.&nbsp;
P.-H. Wu and </span></span><span class=s2><b><span lang=EN-US>T.-Y. Ho</span></b></span><span
class=s1><span lang=EN-US style='font-family:Cambria'>, &quot;Bus-Driven
Floorplanning with Thermal Consideration,&quot; <b><i>Elsevier Integration: The
VLSI Journal, </i></b>Vol. 46, Issue 4, pp. 369-381, September 2013 <b>(Regular
		Paper) (EI/SCI)</b>.</span></span></p>

<p class=p4><span class=s1><span lang=EN-US style='font-family:Cambria'>5.&nbsp;
T. A. Dinh, S. Yamashita, </span></span><span class=s2><b><span lang=EN-US>T.-Y.
Ho</span></b></span><span class=s1><span lang=EN-US style='font-family:Cambria'>,
	and Y. Hara-Azumi, &quot;Clique-Based Architectural Synthesis of Flow-Based
	Microfluidic Biochips,&quot; <b><i>IEICE Transactions on Fundamentals of
	Electronics, </i></b>Vol. E96-A, No. 12, pp. 2668-2679, December 2013 <b>(Regular
			Paper) (EI/SCI)</b>.</span></span><span class=apple-converted-space><span
	lang=EN-US style='font-family:Cambria'>&nbsp;</span></span></p>

	<p class=p4><span class=s1><span lang=EN-US style='font-family:Cambria'>6.&nbsp;
	</span></span><span class=s2><b><span lang=EN-US>T.-Y. Ho</span></b></span><span
	class=s1><span lang=EN-US style='font-family:Cambria'>, &quot;Design Automation
	for Digital Microfluidic Biochips,&quot; <b><i>IPSJ Transactions on System LSI
	Design Methodology, </i></b>Vol. 7, pp. 16-26, February 2014 </span></span><span
	class=s3><b><span lang=EN-US>(Invited Paper)</span></b></span><span class=s1><b><span
	lang=EN-US style='font-family:Cambria'> (EI/SCI)</span></b></span><span
	class=s1><span lang=EN-US style='font-family:Cambria'>.</span></span></p>

	<p class=p4><span class=s1><span lang=EN-US style='font-family:Cambria'>7.&nbsp;
	S.-T. Yu and </span></span><span class=s2><b><span lang=EN-US>T.-Y. Ho</span></b></span><span
	class=s1><span lang=EN-US style='font-family:Cambria'>, &quot;Chip-Level Design
	for Digital Microfluidic Biochips,&quot; <b><i>International Journal of
	Automation and Smart Technology, </i></b>Vol. 4, No. 4, pp. 202-207, 2014 </span></span><span
	class=s3><b><span lang=EN-US>(Invited Paper)</span></b></span><span class=s1><b><span
	lang=EN-US style='font-family:Cambria'> (EI/SCI)</span></b></span><span
	class=s1><span lang=EN-US style='font-family:Cambria'>.</span></span></p>

	<p class=p4><span class=s1><span lang=EN-US style='font-family:Cambria'>8.&nbsp;
	T. A. Dinh, S. Yamashita, and </span></span><span class=s2><b><span lang=EN-US>T.-Y.
	Ho</span></b></span><span class=s1><span lang=EN-US style='font-family:Cambria'>,
	&quot;A Fully-Flexibility-Guaranteed Pin-Count Reduction Design for
	General-Purpose Digital Microfluidic Biochips,&quot; accepted in<b><i> IEICE
	Transactions on Fundamentals of Electronics</i></b> <b>(Regular Paper) (EI/SCI)</b>.</span></span></p>

	<p class=p4><span class=s1><span lang=EN-US style='font-family:Cambria'>&nbsp;</span></span></p>

	<p class=p6><span class=s2><b><span lang=EN-US>ACM/IEEE Conference Papers:</span></b></span></p>

	<p class=p7><span class=s1><b><span lang=EN-US style='font-family:Cambria'>*:&nbsp;&nbsp;
	The top 1% most-cited computer-science conferences over all the 3,524 existing
	in the world by 2015 Microsoft Academic Search</span></b></span></p>

	<p class=p4><span class=s3><span lang=EN-US>1.&nbsp; *</span></span><span
	class=s2><b><span lang=EN-US>T.-Y. Ho</span></b></span><span class=s1><span
	lang=EN-US style='font-family:Cambria'>, Y.-W. Chang, S.-J. Chen, and D. T.
	Lee, &quot;A Fast Crosstalk- and Performance-Driven Multilevel Routing
	System,&quot; <i>Proceedings of IEEE/ACM International Conference on
	Computer-Aided Design (<b>ICCAD-2003</b>)</i>, pp. 382-387, San Jose, CA, Nov.
	2003.</span></span><span class=apple-converted-space><b><span lang=EN-US
	style='font-family:Cambria;color:red'>&nbsp;</span></b></span></p>

	<p class=p4><span class=s3><span lang=EN-US>2.&nbsp; *</span></span><span
	class=s2><b><span lang=EN-US>T.-Y. Ho</span></b></span><span class=s1><span
	lang=EN-US style='font-family:Cambria'>, Y.-W. Chang, and S.-J. Chen,
	&quot;Multilevel Routing with Antenna Avoidance,&quot; <i>Proceedings of ACM
	International Symposium on Physical Design (<b>ISPD-2004</b>)</i>, pp. 34-40,
	Phoenix, AZ, April 2004.</span></span><span class=apple-converted-space><span
	lang=EN-US style='font-family:Cambria'>&nbsp;</span></span></p>

	<p class=p4><span class=s1><span lang=EN-US style='font-family:Cambria'>3.&nbsp;
	</span></span><span class=s2><b><span lang=EN-US>T.-Y. Ho</span></b></span><span
	class=s1><span lang=EN-US style='font-family:Cambria'>, Y.-W. Chang, and S.-J.
	Chen, &quot;Multilevel Routing with Jumper Insertion for Antenna
	Avoidance,&quot; <i>Proceedings of IEEE International SOC Conference (<b>SOCC-2004</b>)</i>,
	pp. 63-66, Santa Clara, CA, September 2004.</span></span></p>

	<p class=p4><span class=s3><span lang=EN-US>4.&nbsp; *</span></span><span
	class=s2><b><span lang=EN-US>T.-Y. Ho</span></b></span><span class=s1><span
	lang=EN-US style='font-family:Cambria'>, C.-F. Chang, Y.-W. Chang, and S.-J.
	Chen, &quot;Multilevel Full-Chip Routing for the X-Based Architecture,&quot; <i>Proceedings
	of ACM/IEEE Design Automation Conference (<b>DAC-2005</b>)</i>, pp. 597-602,
	Anaheim, CA, June 2005. </span></span><span class=s3><b><span lang=EN-US>(Best
			Paper Nomination)&nbsp;</span></b></span><span class=apple-converted-space><b><span
	lang=EN-US style='font-family:Cambria;color:red'>&nbsp;</span></b></span></p>

	<p class=p4><span class=s1><span lang=EN-US style='font-family:Cambria'>5.&nbsp;
	</span></span><span class=s2><b><span lang=EN-US>T.-Y. Ho</span></b><span
	lang=EN-US>,</span></span><span class=s1><span lang=EN-US style='font-family:
	Cambria'> &quot;A Performance-Driven Multilevel Framework for the X-Based
	Full-Chip Router,&quot; <i>Proceedings of IEEE International Workshop on Power
	and Timing Modeling, Optimization and Simulation (<b>PATMOS-2008</b>)</i>, pp.
	209-218, Lisbon, Portugal, September 2008. Lecture Notes in Computer Science
	(LNCS), Springer.</span></span></p>

	<p class=p4><span class=s1><span lang=EN-US style='font-family:Cambria'>6.&nbsp;
	S. Chou and </span></span><span class=s2><b><span lang=EN-US>T.-Y. Ho</span></b></span><span
	class=s1><span lang=EN-US style='font-family:Cambria'>, &quot;OAL: An
	Obstacle-Aware Legalization in Standard Cell Placement with Displacement
	Minimization,&quot; <i>Proceedings of IEEE International SOC Conference (<b>SOCC-2009</b>)</i>,
	pp. 329-332, Belfast, Northern Ireland, September 2009.</span></span><span
	class=apple-converted-space><span lang=EN-US style='font-family:Cambria'>&nbsp;</span></span></p>

	<p class=p4><span class=s1><span lang=EN-US style='font-family:Cambria'>7.&nbsp;
	T.-W. Huang and </span></span><span class=s2><b><span lang=EN-US>T.-Y. Ho</span></b></span><span
	class=s1><span lang=EN-US style='font-family:Cambria'>, &quot;A Fast
	Routability- and Performance-Driven Droplet Routing Algorithm for Digital
	Microfluidic Biochips,&quot; <i>Proceedings of IEEE International Conference on
	Computer Design (<b>ICCD-2009</b>)</i>, pp. 445-450, Lake Tahoe, CA, October
	2009.</span></span><span class=apple-converted-space><span lang=EN-US
	style='font-family:Cambria'>&nbsp;</span></span></p>

	<p class=p4><span class=s3><span lang=EN-US>8.&nbsp; *</span></span><span
	class=s1><span lang=EN-US style='font-family:Cambria'>T.-W. Huang, C.-H. Lin,
	and </span></span><span class=s2><b><span lang=EN-US>T.-Y. Ho</span></b></span><span
	class=s1><span lang=EN-US style='font-family:Cambria'>, &quot;A Contamination
	Aware Droplet Routing Algorithm for Digital Microfluidic Biochips,&quot; <i>Proceedings
	of IEEE/ACM International Conference on Computer-Aided Design (<b>ICCAD-2009</b>)</i>,
	pp. 151-156 , San Jose, CA, November 2009.</span></span><span
	class=apple-converted-space><b><span lang=EN-US style='font-family:Cambria;
color:red'>&nbsp;</span></b></span></p>

<p class=p8><span class=s3><span lang=EN-US>9.&nbsp; *</span></span><span
class=s1><span lang=EN-US style='font-family:Cambria'>T.-W. Huang and </span></span><span
class=s2><b><span lang=EN-US>T.-Y. Ho</span></b></span><span class=s1><span
lang=EN-US style='font-family:Cambria'>, &quot;A Two-Stage ILP-Based Droplet
Routing Algorithm for Pin-Constrained Digital Microfluidic Biochips,&quot; <i>Proceedings
of ACM International&nbsp;Symposium on&nbsp;Physical Design (<b>ISPD-2010</b>)</i>,
   pp. 201-208, San Francisco, CA,&nbsp;March 2010.</span></span><span
   class=apple-converted-space><span lang=EN-US style='font-family:Cambria'>&nbsp;</span></span></p>

   <p class=p8><span class=s1><span lang=EN-US style='font-family:Cambria'>10.&nbsp;
   B.-S. Wu and </span></span><span class=s2><b><span lang=EN-US>T.-Y. Ho</span></b></span><span
   class=s1><span lang=EN-US style='font-family:Cambria'>, ''Bus-Pin-Aware
   Bus-Driven Floorplanning,&quot; <i>Proceedings of ACM Great Lake Symposium on
   VLSI (<b>GLSVLSI-2010</b>), pp.</i> 27-32, Providence, RI, May 2010.</span></span><span
   class=apple-converted-space><span lang=EN-US style='font-family:Cambria'>&nbsp;</span></span></p>

   <p class=p8><span class=s1><span lang=EN-US style='font-family:Cambria'>11.&nbsp;
   </span></span><span class=s2><b><span lang=EN-US>T.-Y. Ho</span></b><span
   lang=EN-US>,</span></span><span class=s1><span lang=EN-US style='font-family:
   Cambria'> S.-H. Liu, and S.-M. Tseng, &quot;Fast Legalization for Standard Cell
   Placement with Simultaneous Wirelength and Displacement Minimization,&quot; <i>Proceedings
   of IEEE/IFIP International&nbsp;Conference on VLSI and System-on- Chip&nbsp;(<b>VLSI-SoC-2010</b>)</i>,
   pp. 369-374, Madrid, Spain, September 2010.</span></span></p>

   <p class=p8><span class=s3><span lang=EN-US>12.&nbsp; *</span></span><span
   class=s1><span lang=EN-US style='font-family:Cambria'>T.-W. Huang, S.-Y. Yeh,
   and </span></span><span class=s2><b><span lang=EN-US>T.-Y. Ho</span></b></span><span
   class=s1><span lang=EN-US style='font-family:Cambria'>, &quot;A Network-Flow
   Based Pin-Count Aware Routing Algorithm for Broadcast Electrode-Addressing EWOD
   Chips,&quot;&nbsp;<i>Proceedings of IEEE/ACM International Conference on
   Computer-Aided Design (<b>ICCAD-2010</b>)</i>, pp. 425-431, San Jose, CA,
   November 2010.</span></span><span class=apple-converted-space><b><span
   lang=EN-US style='font-family:Cambria;color:red'>&nbsp;</span></b></span></p>

   <p class=p8><span class=s3><span lang=EN-US>13.&nbsp; *</span></span><span
   class=s2><b><span lang=EN-US>T.-Y. Ho</span></b></span><span class=s1><span
   lang=EN-US style='font-family:Cambria'>, J. Zeng, and K. Chakrabarty,
   &quot;Digital Microfluidic Biochips: A Vision for Functional Diversity and More
   than Moore,&quot;&nbsp;<i>Proceedings of IEEE/ACM International Conference on
   Computer-Aided Design (<b>ICCAD-2010</b>)</i>, pp. 578-585, San Jose, CA,
   November 2010.</span></span><span class=s3><b><span lang=EN-US>&nbsp;</span></b></span><span
   class=apple-converted-space><b><span lang=EN-US style='font-family:Cambria;
color:red'>&nbsp;</span></b></span></p>

<p class=p8><span class=s1><span lang=EN-US style='font-family:Cambria'>14.&nbsp;
K.-Y. Lin, H.-T. Lin, and </span></span><span class=s2><b><span lang=EN-US>T.-Y.
Ho</span></b></span><span class=s1><span lang=EN-US style='font-family:Cambria'>,
	&quot;An Efficient Algorithm of Adjustable Delay Buffer Insertion for Clock
	Skew Minimization in Multiple Dynamic Supply Voltage Designs,&quot;&nbsp;<i>Proceedings
	of IEEE/ACM Asia and South Pacific Design Automation Conference (<b>ASPDAC-2011</b>)</i>,
	pp. 825-830, Yokohama, Japan, January 2011 </span></span><span class=s3><b><span
	lang=EN-US>(Best Paper Nomination)</span></b></span><span class=s1><span
	lang=EN-US style='font-family:Cambria'>.</span></span></p>

	<p class=p8><span class=s1><span lang=EN-US style='font-family:Cambria'>15.&nbsp;
	Y.-L. Hsieh and </span></span><span class=s2><b><span lang=EN-US>T.-Y. Ho</span></b></span><span
	class=s1><span lang=EN-US style='font-family:Cambria'>, &quot;Automated
	Physical Design of Microchip-Based Capillary Electrophoresis
	Systems,&quot;&nbsp;<i>Proceedings of IEEE International&nbsp;Conference on
	VLSI Design&nbsp;(<b>VLSI-2011</b>)</i>, pp. 165-170, Chennai, India, January
	2011.</span></span><span class=apple-converted-space><span lang=EN-US
	style='font-family:Cambria'>&nbsp;</span></span></p>

	<p class=p8><span class=s3><span lang=EN-US>16.&nbsp; *</span></span><span
	class=s1><span lang=EN-US style='font-family:Cambria'>T.-W. Huang, H.-Y. Su,
	and </span></span><span class=s2><b><span lang=EN-US>T.-Y. Ho</span></b></span><span
	class=s1><span lang=EN-US style='font-family:Cambria'>, &quot;Progressive
	Network-Flow Based Power-Aware Broadcast Addressing for Pin-Constrained Digital
	Microfluidic Biochips,&quot; <i>Proceedings of ACM/IEEE Design Automation
	Conference (<b>DAC-2011</b>)</i>, pp. 741-746, San Diego, CA, June 2011.</span></span><span
	class=apple-converted-space><b><span lang=EN-US style='font-family:Cambria;
color:red'>&nbsp;</span></b></span></p>

<p class=p8><span class=s3><span lang=EN-US>17.&nbsp; *</span></span><span
class=s1><span lang=EN-US style='font-family:Cambria'>K.-T. Hsu, S. Sinha,
	Y.-C. Pi, C. Chiang, and </span></span><span class=s2><b><span lang=EN-US>T.-Y.
	Ho</span></b></span><span class=s1><b><span lang=EN-US style='font-family:Cambria'>,</span></b></span><span
	class=s1><span lang=EN-US style='font-family:Cambria'> &quot;A Distributed
	Algorithm for Layout Geometry Operations,&quot; <i>Proceedings of ACM/IEEE
	Design Automation Conference (<b>DAC-2011</b>)</i>, pp. 182-187, San Diego, CA,
	June 2011.</span></span><span class=apple-converted-space><b><span lang=EN-US
	style='font-family:Cambria;color:red'>&nbsp;</span></b></span></p>

	<p class=p8><span class=s1><span lang=EN-US style='font-family:Cambria'>18.&nbsp;
	P.-H. Yuh, C. C.-Y. Lin, T.-W. Huang, </span></span><span class=s2><b><span
	lang=EN-US>T.-Y. Ho</span></b></span><span class=s1><span lang=EN-US
	style='font-family:Cambria'>, C.-L. Yang, and Y.-W. Chang, &quot;A SAT-Based
	Routing Algorithm for Cross-Referencing Biochips,&quot; <i>Proceedings of ACM
	International Workshop on System Level Interconnect Prediction (<b>SLIP-2011</b>)</i>,
	pp. 1-7, San Diego, CA, June 2011.</span></span></p>

	<p class=p8><span class=s1><span lang=EN-US style='font-family:Cambria'>19.
	&nbsp;P.-H. Wu and </span></span><span class=s2><b><span lang=EN-US>T.-Y. Ho</span></b></span><span
	class=s1><span lang=EN-US style='font-family:Cambria'>, &quot;Thermal-Aware
	Bus-Driven Floorplanning,&quot; <i>Proceedings of IEEE/ACM International
	Symposium on Low Power Electronics and Design (<b>ISLPED-2011</b>)</i>, pp.
	205-210, Fukuoka, Japan, August 2011.</span></span><span
	class=apple-converted-space><b><span lang=EN-US style='font-family:Cambria'>&nbsp;</span></b></span></p>

	<p class=p8><span class=s1><span lang=EN-US style='font-family:Cambria'>20.&nbsp;
	H.-T. Lin, Y.-L. Chuang, and </span></span><span class=s2><b><span lang=EN-US>T.-Y.
	Ho</span></b></span><span class=s1><span lang=EN-US style='font-family:Cambria'>,
	&quot;Pulsed-Latch-Based Clock Tree Migration for Dynamic Power
	Reduction,&quot; <i>Proceedings of IEEE/ACM International Symposium on Low
	Power Electronics and Design (<b>ISLPED-2011</b>)</i>, pp. 39-44, Fukuoka,
	Japan, August 2011.</span></span><span class=apple-converted-space><span
	lang=EN-US style='font-family:Cambria'>&nbsp;</span></span></p>

	<p class=p8><span class=s1><span lang=EN-US style='font-family:Cambria'>21.&nbsp;
	T.-W. Huang, Y.-Y. Lin, J.-W. Chang, and </span></span><span class=s2><b><span
	lang=EN-US>T.-Y. Ho</span></b></span><span class=s1><span lang=EN-US
	style='font-family:Cambria'>, &quot;Chip-Level Design and Optimization for
	Digital Microfluidic Biochips,&quot; <i>Proceedings of IEEE International
	Midwest Symposium on Circuit and System (<b>MWSCAS-2011</b>)</i>, pp. 1-4,
	Seoul, Korea, August 2011.</span></span></p>

	<p class=p8><span class=s1><span lang=EN-US style='font-family:Cambria'>22.&nbsp;
	T.-W. Huang, Y.-Y. Lin, J.-W. Chang, and </span></span><span class=s2><b><span
	lang=EN-US>T.-Y. Ho</span></b></span><span class=s1><span lang=EN-US
	style='font-family:Cambria'>, &quot;Recent Research and Emerging Challenges in
	Design and Optimization for Digital Microfluidic Biochips,&quot; <i>Proceedings
	of IEEE International SOC Conference (<b>SOCC-2011</b>)</i>, pp. 12-17, Taipei,
	Taiwan, September 2011.</span></span></p>

	<p class=p8><span class=s1><span lang=EN-US style='font-family:Cambria'>23.&nbsp;
	K. Chakrabarty, P. Pop, and </span></span><span class=s2><b><span lang=EN-US>T.-Y.
	Ho</span></b></span><span class=s1><span lang=EN-US style='font-family:Cambria'>,
	&quot;Digital Microfluidic Biochips: Functional Diversity, More than Moore, and
	Cyberphysical Systems,&quot; <i>Proceedings of IEEE/ACM/IFIP International
	Conference on Hardware/Software Codesign and System Synthesis (<b>CODES+ISSS-2011</b>)</i>,
	pp. 377, Taipei, Taiwan, October 2011.</span></span></p>

	<p class=p8><span class=s1><span lang=EN-US style='font-family:Cambria'>24.&nbsp;
	</span></span><span class=s2><b><span lang=EN-US>T.-Y. Ho,</span></b></span><span
	class=s1><span lang=EN-US style='font-family:Cambria'> P. Pop, and K.
	Chakrabarty, &quot;Microfluidic biochips: Recent research and emerging
	challenges,&quot; <i>Proceedings of IEEE/ACM/IFIP International Conference on
	Hardware/Software Codesign and System Synthesis (<b>CODES+ISSS-2011</b>)</i>,
	pp. 335-343, Taipei, Taiwan, October 2011.</span></span></p>

	<p class=p8><span class=s3><span lang=EN-US>25.&nbsp; *</span></span><span
	class=s1><span lang=EN-US style='font-family:Cambria'>Y.-L. Chuang, H.-T. Lin, </span></span><span
	class=s2><b><span lang=EN-US>T.-Y. Ho</span></b></span><span class=s1><span
	lang=EN-US style='font-family:Cambria'>, Y.-W Chang, and D. Marculescu, &quot;PRICE:
	Power Reduction by Placement and Clock-Network Co-Synthesis for Pulsed-Latch
	Designs,&quot;&nbsp;<i>Proceedings of IEEE/ACM International Conference on
	Computer-Aided Design (<b>ICCAD-2011</b>)</i>, pp. 85-90, San Jose, CA,
	November 2011.</span></span><span class=apple-converted-space><b><span
	lang=EN-US style='font-family:Cambria;color:red'>&nbsp;</span></b></span></p>

	<p class=p8><span class=s3><span lang=EN-US>26.&nbsp; *</span></span><span
	class=s1><span lang=EN-US style='font-family:Cambria'>T.-W. Huang, </span></span><span
	class=s2><b><span lang=EN-US>T.-Y. Ho</span></b></span><span class=s1><span
	lang=EN-US style='font-family:Cambria'>, and K. Chakrabarty,
	&quot;Reliability-Oriented Broadcast Electrode-Addressing for Pin- Constrained
	Digital Microfluidic Biochips,&quot;&nbsp;<i>Proceedings of IEEE/ACM
	International Conference on Computer- Aided Design (<b>ICCAD-2011</b>)</i>, pp.
	448-455, San Jose, CA, November 2011.</span></span><span
	class=apple-converted-space><b><span lang=EN-US style='font-family:Cambria;
color:red'>&nbsp;</span></b></span></p>

<p class=p8><span class=s1><span lang=EN-US style='font-family:Cambria'>27.&nbsp;
Y.-L. Hsieh, </span></span><span class=s2><b><span lang=EN-US>T.-Y. Ho</span></b></span><span
class=s1><span lang=EN-US style='font-family:Cambria'>, and K. Chakrabarty,
	&quot;On-Chip Biochemical Sample Preparation Using Digital
	Microfluidics,&quot;&nbsp;<i>Proceedings of IEEE Biomedical Circuits &amp;
	Systems Conference (<b>BioCAS-2011</b>)</i>, pp. 297-300, San Diego, CA,
	November 2011.</span></span><span class=apple-converted-space><b><span
	lang=EN-US style='font-family:Cambria;color:red'>&nbsp;</span></b></span></p>

	<p class=p8><span class=s1><span lang=EN-US style='font-family:Cambria'>28.&nbsp;
	J.-W. Chang, T.-W. Huang, and </span></span><span class=s2><b><span lang=EN-US>T.-Y.
	Ho</span></b></span><span class=s1><span lang=EN-US style='font-family:Cambria'>,
	&quot;An ILP-based Obstacle-Avoiding Routing Algorithm for Pin-Constrained EWOD
	Chips,&quot;&nbsp;<i>Proceedings of IEEE/ACM Asia and South Pacific Design
	Automation Conference (<b>ASPDAC-2012</b>)</i>, pp. 67-72, Sidney, Australia,
	January 2012 </span></span><span class=s3><b><span lang=EN-US>(Best Paper
			Nomination)</span></b></span><span class=s1><span lang=EN-US style='font-family:
	Cambria'>.</span></span></p>

	<p class=p8><span class=s3><span lang=EN-US>29.&nbsp; *</span></span><span
	class=s1><span lang=EN-US style='font-family:Cambria'>T.-W. Huang, J.-W. Chang,
	and </span></span><span class=s2><b><span lang=EN-US>T.-Y. Ho</span></b></span><span
	class=s1><span lang=EN-US style='font-family:Cambria'>, &quot;Integrated
	Fluidic-Chip Co-Design Methodology for Digital Microfluidic Biochips,&quot; <i>Proceedings
	of ACM International Symposium on Physical Design (<b>ISPD-2012</b>)</i>, pp.
	49-56, Napa, California, March 2012<i>.</i></span></span></p>

	<p class=p8><span class=s1><span lang=EN-US style='font-family:Cambria'>30.&nbsp;
	Y. Luo, K. Chakrabarty, and </span></span><span class=s2><b><span lang=EN-US>T.-Y.
	Ho</span></b></span><span class=s1><span lang=EN-US style='font-family:Cambria'>,
	&quot;A Cyberphysical Synthesis Approach for Error Recovery in Digital
	Microfluidic Biochips&quot;, <i>Proceedings of IEEE/ACM Design, Automation and
	Test in Europe (<b>DATE-2012</b>)</i> , pp. 1239-1244, Dresden, Germany, March
	2012.</span></span></p>

	<p class=p8><span class=s1><span lang=EN-US style='font-family:Cambria'>31.&nbsp;
	S.-J. Jiang, J.-L. Wu, and </span></span><span class=s2><b><span lang=EN-US>T.-Y.
	Ho</span></b></span><span class=s1><span lang=EN-US style='font-family:Cambria'>,
	&quot;A Nonlinear Optimization Methodology for Resistor Matching in Analog
	Integrated Circuits&quot;, <i>Proceedings of IEEE International Symposium on
	VLSI Design, Automation and Test (<b>VLSI-DAT-2012</b>)</i> , pp. 1-4, Hsinchu,
	Taiwan, April 2012.</span></span></p>

	<p class=p8><span class=s3><span lang=EN-US>32. *</span></span><span class=s1><span
	lang=EN-US style='font-family:Cambria'>Y. Luo, K. Chakrabarty, and </span></span><span
	class=s2><b><span lang=EN-US>T.-Y. Ho</span></b></span><span class=s1><span
	lang=EN-US style='font-family:Cambria'>, &quot;Dictionary-Based Error Recovery
	in Cyberphysical Digital-Microfluidic Biochips,&quot; <i>Proceedings of
	IEEE/ACM International Conference on Computer- Aided Design (<b>ICCAD-2012</b>)</i>,
	pp. 369-376, San Jose, CA, November 2012.</span></span><span
	class=apple-converted-space><b><span lang=EN-US style='font-family:Cambria;
color:red'>&nbsp;</span></b></span></p>

<p class=p8><span class=s3><span lang=EN-US>33.&nbsp; *</span></span><span
class=s1><span lang=EN-US style='font-family:Cambria'>P.-H. Wu, P.-H. Lin,
	Y.-R. Chen, B.-S. Chou, T.-C. Chen, </span></span><span class=s2><b><span
	lang=EN-US>T.-Y. Ho</span></b></span><span class=s1><span lang=EN-US
	style='font-family:Cambria'>, and B.-D. Liu, &quot;Performance-driven Analog
	Placement Considering Monotonic Current Paths,&quot; <i>Proceedings of IEEE/ACM
	International Conference on Computer- Aided Design (<b>ICCAD-2012</b>)</i>, pp.
	613-619, San Jose, CA, November 2012.</span></span><span
	class=apple-converted-space><b><span lang=EN-US style='font-family:Cambria;
color:red'>&nbsp;</span></b></span></p>

<p class=p8><span class=s3><span lang=EN-US>34.&nbsp; *</span></span><span
class=s1><span lang=EN-US style='font-family:Cambria'>S.-H. Yeh, J.-W. Chang,
	T.-W. Huang, and </span></span><span class=s2><b><span lang=EN-US>T.-Y. Ho</span></b></span><span
	class=s1><span lang=EN-US style='font-family:Cambria'>, &quot;Voltage-Aware
	Chip-Level Design for Reliability-Driven Pin-Constrained EWOD Chips,&quot; <i>Proceedings
	of IEEE/ACM International Conference on Computer- Aided Design (<b>ICCAD-2012</b>)</i>,
	pp. 353-360, San Jose, CA, November 2012.</span></span></p>

	<p class=p8><span class=s1><span lang=EN-US style='font-family:Cambria'>35.&nbsp;
	Y.-L. Hsieh, </span></span><span class=s2><b><span lang=EN-US>T.-Y. Ho</span></b></span><span
	class=s1><span lang=EN-US style='font-family:Cambria'>, and K. Chakrabarty,
	&quot;Design Methodology for Sample Preparation on Digital Microfluidic
	Biochips,&quot; <i>Proceedings of IEEE International Conference on Computer
	Design (<b>ICCD-2012</b>)</i>, pp. 189-194, Montreal, CA, September 2012.</span></span></p>

	<p class=p8><span class=s1><span lang=EN-US style='font-family:Cambria'>36.&nbsp;
	</span></span><span class=s2><b><span lang=EN-US>T.-Y. Ho</span></b></span><span
	class=s1><span lang=EN-US style='font-family:Cambria'>, &quot;Design Automation
	for Digital Microfluidic Biochips: From Fluidic-Level Toward Chip-Level,&quot; <i>Proceedings
	of IEEE International Conference on Solid-State and Integrated Circuit
	Technology (<b>ICSICT-2012</b>)</i>, pp. 1-4, Xi’an, China, October 2012.</span></span><span
	class=s3><b><span lang=EN-US> (Invited Paper)</span></b></span></p>

	<p class=p8><span class=s1><span lang=EN-US style='font-family:Cambria'>37.&nbsp;
	</span></span><span class=s2><b><span lang=EN-US>T.-Y. Ho</span></b></span><span
	class=s1><span lang=EN-US style='font-family:Cambria'>, &quot;Top-Down
	Synthesis Methodology for Flow-Based Microfluidic Biochips,&quot; <i>Proceedings
	of IEEE International Symposium on Electronic Designs (<b>ISED-2012</b>)</i>,
	pp. 1, Kolkata, India, December 2012.</span></span><span class=s3><b><span
	lang=EN-US> (Keynote Speech)</span></b></span></p>

	<p class=p8><span class=s1><span lang=EN-US style='font-family:Cambria'>38.&nbsp;
	J.-L. Lin, P.-H. Wu, and </span></span><span class=s2><b><span lang=EN-US>T.-Y.
	Ho</span></b></span><span class=s1><span lang=EN-US style='font-family:Cambria'>,
	&quot;A Novel Cell Placement Algorithm for Flexible TFT Circuit with Mechanical
	Strain and Temperature Consideration,&quot;&nbsp;<i>Proceedings of IEEE/ACM
	Asia and South Pacific Design Automation Conference (<b>ASPDAC-2013</b>)</i>,
	pp. 491-496, Yokohama, Japan, January 2013.</span></span></p>

	<p class=p8><span class=s1><span lang=EN-US style='font-family:Cambria'>39.&nbsp;
	T. A. Dinh, S. Yamashita, </span></span><span class=s2><b><span lang=EN-US>T.-Y.
	Ho</span></b></span><span class=s1><span lang=EN-US style='font-family:Cambria'>,
	Yuko Hara-Azumi, &quot;A Clique-Based Approach to Find Binding and Scheduling
	Result in Flow-Based Microfluidics Biochips,&quot;&nbsp;<i>Proceedings of
	IEEE/ACM Asia and South Pacific Design Automation Conference (<b>ASPDAC-2013</b>)</i>,
	pp. 199-204, Yokohama, Japan, January 2013.</span></span></p>

	<p class=p8><span class=s1><span lang=EN-US style='font-family:Cambria'>40.&nbsp;
	W. H. Minhass, Paul Pop, Jan Madsen, </span></span><span class=s2><b><span
	lang=EN-US>T.-Y. Ho</span></b></span><span class=s1><span lang=EN-US
	style='font-family:Cambria'>, &quot;Control Synthesis of the Flow-Based
	Microfluidic Large-Scale Integration Biochips,&quot;&nbsp;<i>Proceedings of
	IEEE/ACM Asia and South Pacific Design Automation Conference (<b>ASPDAC-2013</b>)</i>,
	pp. 205-212, Yokohama, Japan, January 2013.</span></span></p>

	<p class=p8><span class=s1><span lang=EN-US style='font-family:Cambria'>41.&nbsp;
	K.-H. Tseng, S.-C. You, W. H. Minhass, </span></span><span class=s2><b><span
	lang=EN-US>T.-Y. Ho</span></b></span><span class=s1><span lang=EN-US
	style='font-family:Cambria'>, Paul Pop, &quot;A Network-Flow Based
	Valve-Switching Aware Binding Algorithm for Flow-Based Microfluidic
	Biochips,&quot;&nbsp;<i>Proceedings of IEEE/ACM Asia and South Pacific Design
	Automation Conference (<b>ASPDAC-2013</b>)</i>, pp. 213-218, Yokohama, Japan,
	January 2013.</span></span></p>

	<p class=p8><span class=s3><span lang=EN-US>42.&nbsp; *</span></span><span
	class=s1><span lang=EN-US style='font-family:Cambria'>K.-H. Tseng, S.-C. You,
	J. Y. Liu, and </span></span><span class=s2><b><span lang=EN-US>T.-Y. Ho</span></b></span><span
	class=s1><span lang=EN-US style='font-family:Cambria'>, &quot;A Top-Down
	Synthesis Methodology for Flow-Based Microfluidic Biochips Considering
	Valve-Switching Minimization,&quot;&nbsp;<i>Proceedings of ACM International
	Symposium on Physical Design (<b>ISPD-2013</b>)</i>, pp. 123-129, Lake Tahoe,
	NV, March 2013.</span></span></p>

	<p class=p8><span class=s1><span lang=EN-US style='font-family:Cambria'>43.&nbsp;
	Z.-H. Yang and </span></span><span class=s2><b><span lang=EN-US>T.-Y. Ho</span></b></span><span
	class=s1><span lang=EN-US style='font-family:Cambria'>, &quot;Timing-Aware
	Clock Gating of Pulsed-Latch Circuits for Low Power Design,&quot;&nbsp;<i>Proceedings
	of IEEE International Symposium on VLSI Design, Automation and Test (<b>VLSI-DAT-2013</b>)</i>,
	pp., Hsinchu, Taiwan, April 2013.</span></span></p>

	<p class=p8><span class=s1><span lang=EN-US style='font-family:Cambria'>44.&nbsp;
	K. Hu, </span></span><span class=s2><b><span lang=EN-US>T.-Y. Ho</span></b></span><span
	class=s1><span lang=EN-US style='font-family:Cambria'>, and K. Chakrabarty,
	&quot;Testing of Flow-Based Microfluidic Biochips,&quot;&nbsp;<i>Proceedings of
	IEEE VLSI Test Symposium (<b>VTS-2013</b>)</i>, pp. 1-6, Berkeley, CA, April
	2013. </span></span><span class=s3><b><span lang=EN-US>(Best Paper Award)</span></b></span></p>

	<p class=p8><span class=s1><span lang=EN-US style='font-family:Cambria'>45.&nbsp;
	S.-J. Jiang and </span></span><span class=s2><b><span lang=EN-US>T.-Y. Ho</span></b></span><span
	class=s1><span lang=EN-US style='font-family:Cambria'>, &quot;A Rapid Analog
	Amendment Framework Using the Incremental Floorplanning Technique,&quot;&nbsp;<i>Proceedings
	of IEEE International Symposium on Circuits and Systems (<b>ISCAS-2013</b>)</i>,
	pp. 1716-1719, Beijing, China, May 2013.</span></span></p>

	<p class=p8><span class=s1><span lang=EN-US style='font-family:Cambria'>46.&nbsp;
	T.-M. Tseng, B. Li, </span></span><span class=s2><b><span lang=EN-US>T.-Y. Ho</span></b></span><span
	class=s1><span lang=EN-US style='font-family:Cambria'>, and U. Schlichtmann,
	&quot;Post-Route Refinement for High-Frequency PCBs Considering Meander Segment
	Alleviation,&quot;&nbsp;<i>Proceedings of ACM Great Lake Symposium on VLSI (<b>GLSVLSI-2013</b>),
	pp.</i>, Paris, France, May 2013.</span></span></p>

	<p class=p8><span class=s3><span lang=EN-US>47.&nbsp; *</span></span><span
	class=s1><span lang=EN-US style='font-family:Cambria'>Y. Luo, K. Chakrabarty,
	and </span></span><span class=s2><b><span lang=EN-US>T.-Y. Ho</span></b></span><span
	class=s1><span lang=EN-US style='font-family:Cambria'>, &quot;Design of
	Cyberphysical Digital-Microfluidic Biochips under Completion-Time Uncertainties
	in Fluidic Operations,&quot;&nbsp;<i>Proceedings of ACM/IEEE Design Automation
	Conference (<b>DAC-2013</b>)</i>, pp.44-49, Austin, TX, June 2013.</span></span><span
	class=apple-converted-space><b><span lang=EN-US style='font-family:Cambria;
color:red'>&nbsp;</span></b></span></p>

<p class=p8><span class=s1><span lang=EN-US style='font-family:Cambria'>48.&nbsp;
P.-H. Wu, P.-H. Lin, </span></span><span class=s2><b><span lang=EN-US>T.-Y. Ho</span></b></span><span
class=s1><span lang=EN-US style='font-family:Cambria'>, and Y.-C. Chen,
	&quot;Lithography-Aware 1-Dimensional Cell Generation,&quot;&nbsp;<i>Proceedings
	of IEEE European Conference on Circuit Theory and Design (<b>ECCTD-2013</b>),
	pp.</i>, Dresden, Germany, September 2013.</span></span></p>

	<p class=p8><span class=s3><span lang=EN-US>49.&nbsp; *</span></span><span
	class=s1><span lang=EN-US style='font-family:Cambria'>T.-M. Tseng, B. Li, </span></span><span
	class=s2><b><span lang=EN-US>T.-Y. Ho</span></b></span><span class=s1><span
	lang=EN-US style='font-family:Cambria'>, and U. Schlichtmann, &quot;Post-Route
	Alleviation of Dense Meander Segments in High-Performance Printed Circuit
	Boards,&quot; <i>Proceedings of IEEE/ACM International Conference on Computer-
	Aided Design (<b>ICCAD-2013</b>)</i>, pp. 713-720, San Jose, CA, November 2013.</span></span><span
	class=apple-converted-space><b><span lang=EN-US style='font-family:Cambria;
color:red'>&nbsp;</span></b></span></p>

<p class=p8><span class=s3><span lang=EN-US>50.&nbsp; *</span></span><span
class=s1><span lang=EN-US style='font-family:Cambria'>Y. Luo, B. Bhattacharya, </span></span><span
class=s2><b><span lang=EN-US>T.-Y. Ho</span></b></span><span class=s1><span
lang=EN-US style='font-family:Cambria'>, and K. Chakrabarty, &quot;Optimization
of Polymerase Chain Reaction on a Cyberphysical Digital Microfluidic
Biochip,&quot; <i>Proceedings of IEEE/ACM International Conference on Computer-
Aided Design (<b>ICCAD-2013</b>)</i>, pp. 622-629, San Jose, CA, November 2013.</span></span><span
class=apple-converted-space><b><span lang=EN-US style='font-family:Cambria;
color:red'>&nbsp;</span></b></span></p>

<p class=p8><span class=s1><span lang=EN-US style='font-family:Cambria'>51.&nbsp;
S. Bhattacharjee, A. Banerjee, </span></span><span class=s2><b><span
lang=EN-US>T.-Y. Ho</span></b></span><span class=s1><span lang=EN-US
style='font-family:Cambria'>, K. Chakrabarty, and B. Bhattacharya, &quot;On
Producing Linear Dilution Gradient of a Sample with a Digital Microfluidic
Biochip,&quot;&nbsp;<i>Proceedings of IEEE International Symposium on
Electronic System Designs (<b>ISED-2013</b>)</i>, pp., Singapore, December
2013.</span></span></p>

<p class=p8><span class=s1><span lang=EN-US style='font-family:Cambria'>52.&nbsp;
S.-Y. Bai, P.-H. Wu, and </span></span><span class=s2><b><span lang=EN-US>T.-Y.
Ho</span></b></span><span class=s1><span lang=EN-US style='font-family:Cambria'>,
	&quot;A Topology-based ECO Routing Methodology for Mask Cost
	Minimization,&quot;&nbsp;<i>Proceedings of IEEE/ACM Asia and South Pacific
	Design Automation Conference (<b>ASPDAC-2014</b>)</i>, pp. 507-512, Singapore,
	January 2014.</span></span></p>

	<p class=p8><span class=s1><span lang=EN-US style='font-family:Cambria'>53.&nbsp;
	K. Hu, </span></span><span class=s2><b><span lang=EN-US>T.-Y. Ho</span></b></span><span
	class=s1><span lang=EN-US style='font-family:Cambria'>, and K. Chakrabarty,
	&quot;Wash Optimization for Cross-Contamination Removal in Flow-Based
	Microfluidic Biochips,&quot;&nbsp;<i>Proceedings of IEEE/ACM Asia and South
	Pacific Design Automation Conference (<b>ASPDAC-2014</b>)</i>, pp. 244-249,
	Singapore, January 2014.</span></span></p>

	<p class=p8><span class=s1><span lang=EN-US style='font-family:Cambria'>54.&nbsp;
	T. A. Dinh, S. Yamashita, and </span></span><span class=s2><b><span lang=EN-US>T.-Y.
	Ho</span></b></span><span class=s1><span lang=EN-US style='font-family:Cambria'>,
	&quot;A Network-Flow-Based Optimal Sample Preparation Algorithm for Digital
	Microfluidic Biochips,&quot;&nbsp;<i>Proceedings of IEEE/ACM Asia and South
	Pacific Design Automation Conference (<b>ASPDAC-2014</b>)</i>, pp. 225-230,
	Singapore, January 2014. </span></span><span class=s3><b><span lang=EN-US>(Best
			Paper Nomination)</span></b></span></p>

	<p class=p8><span class=s1><span lang=EN-US style='font-family:Cambria'>55.&nbsp;
	S.-S. Wu, K. W. Wang, Sai Manoj P. D., </span></span><span class=s2><b><span
	lang=EN-US>T.-Y. Ho</span></b></span><span class=s1><span lang=EN-US
	style='font-family:Cambria'> and H. Yu, &quot;A Thermal Resilient Integration
	of Many-core Microprocessor and Main Memory by 2.5D TSI I/Os,&quot;&nbsp;<i>Proceedings
	of IEEE/ACM Design, Automation and Test in Europe (<b>DATE-2014</b>)</i>, pp.
	1-4, Dresden, Germany, March 2014.</span></span></p>

	<p class=p8><span class=s1><span lang=EN-US style='font-family:Cambria'>56.&nbsp;
	T. A. Dinh, S. Yamashita, and </span></span><span class=s2><b><span lang=EN-US>T.-Y.
	Ho</span></b></span><span class=s1><span lang=EN-US style='font-family:Cambria'>,
	&quot;A Logic Integrated Optimal Pin-Count Design for Digital Microfluidic
	Biochips,&quot;&nbsp;<i>Proceedings of IEEE/ACM Design, Automation and Test in
	Europe (<b>DATE-2014</b>)</i>, pp. 1-6, Dresden, Germany, March 2014.</span></span></p>

	<p class=p8><span class=s3><span lang=EN-US>57.&nbsp; *</span></span><span
	class=s1><span lang=EN-US style='font-family:Cambria'>S.-T. Yu, S.-H. Yeh, and </span></span><span
	class=s2><b><span lang=EN-US>T.-Y. Ho</span></b></span><span class=s1><span
	lang=EN-US style='font-family:Cambria'>, &quot;Reliability-Driven Chip-Level
	Design for High-Frequency Digital Microfluidic Biochips,&quot;&nbsp;<i>Proceedings
	of ACM International Symposium on Physical Design (<b>ISPD-2014</b>)</i>, pp.
	133-140, Petaluma, CA, March 2014.</span></span></p>

	<p class=p8><span class=s1><span lang=EN-US style='font-family:Cambria'>58.&nbsp;
	K. Hu, </span></span><span class=s2><b><span lang=EN-US>T.-Y. Ho</span></b></span><span
	class=s1><span lang=EN-US style='font-family:Cambria'>, and K. Chakrabarty,
	&quot;Test Generation and Design-for-Testability for Flow-Based mVLSI
	Microfluidic Biochips,&quot;&nbsp;<i>Proceedings of IEEE VLSI Test Symposium (<b>VTS-2014</b>)</i>,
	pp. 1-6, Napa, CA, April 2014. </span></span><span class=s3><b><span
	lang=EN-US>(Best Paper Nomination)</span></b></span></p>

	<p class=p8><span class=s1><span lang=EN-US style='font-family:Cambria'>59.&nbsp;
	C.-W. Chen, P.-H. Wu, and </span></span><span class=s2><b><span lang=EN-US>T.-Y.
	Ho</span></b></span><span class=s1><span lang=EN-US style='font-family:Cambria'>,
	&quot;Triangle-based Process Hotspot Classification with Dummification in
	EUVL,&quot;&nbsp;<i>Proceedings of IEEE International Symposium on VLSI Design,
	Automation and Test (<b>VLSI-DAT-2014</b>)</i>, pp., Hsinchu, Taiwan, April
	2014.</span></span></p>

	<p class=p8><span class=s3><span lang=EN-US>60.&nbsp; *</span></span><span
	class=s1><span lang=EN-US style='font-family:Cambria'>Y. Shen, Q. Wang, H. Yao,
	</span></span><span class=s2><b><span lang=EN-US>T.-Y. Ho</span></b></span><span
	class=s1><b><span lang=EN-US style='font-family:Cambria'>,</span></b></span><span
	class=s1><span lang=EN-US style='font-family:Cambria'> and Y. Cai,
	&quot;Practical Functional and Washing Droplet Routing for Cross-Contamination
	Avoidance in Digital Microfluidic Biochips,&quot; <i>Proceedings of ACM/IEEE
	Design Automation Conference (<b>DAC-2014</b>)</i>, pp. 1-6, San Francisco, CA,
	June 2014.</span></span><span class=apple-converted-space><b><span lang=EN-US
	style='font-family:Cambria;color:red'>&nbsp;</span></b></span></p>

	<p class=p8><span class=s3><span lang=EN-US>61.&nbsp; *</span></span><span
	class=s1><span lang=EN-US style='font-family:Cambria'>C.-X. Lin, C.-H. Liu,
	I.-C. Chen, D.-T. Lee, and </span></span><span class=s2><b><span lang=EN-US>T.-Y.
	Ho</span></b></span><span class=s1><b><span lang=EN-US style='font-family:Cambria'>,</span></b></span><span
	class=s1><span lang=EN-US style='font-family:Cambria'> &quot;An Efficient
	Bi-criteria Flow Channel Routing Algorithm For Flow-based Microfluidic
	Biochips,&quot; <i>Proceedings of ACM/IEEE Design Automation Conference (<b>DAC-2014</b>)</i>,
	pp. 1-6, San Francisco, CA, June 2014.</span></span></p>

	<p class=p8><span class=s3><span lang=EN-US>62.&nbsp; *</span></span><span
	class=s1><span lang=EN-US style='font-family:Cambria'>K. Oliver, R. Wille, </span></span><span
	class=s2><b><span lang=EN-US>T.-Y. Ho</span></b></span><span class=s1><b><span
	lang=EN-US style='font-family:Cambria'>,</span></b></span><span class=s1><span
	lang=EN-US style='font-family:Cambria'> and R. Drechsler, &quot;Exact One-pass
	Synthesis of Digital Microfluidic Biochips,&quot; <i>Proceedings of ACM/IEEE
	Design Automation Conference (<b>DAC-2014</b>)</i>, pp. 1-6, San Francisco, CA,
	June 2014.</span></span><span class=apple-converted-space><b><span lang=EN-US
	style='font-family:Cambria;color:red'>&nbsp;</span></b></span></p>

	<p class=p8><span class=s1><span lang=EN-US style='font-family:Cambria'>63.&nbsp;
	Z. Lee, </span></span><span class=s2><b><span lang=EN-US>T.-Y. Ho</span></b></span><span
	class=s1><b><span lang=EN-US style='font-family:Cambria'>,</span></b></span><span
	class=s1><span lang=EN-US style='font-family:Cambria'> and K. Chakrabarty,
	&quot;Optimization of Heaters in a Digital Microfluidic Biochip for the
	Polymerase Chain Reaction,&quot; <i>Proceedings of IEEE International Workshop
	on Thermal Investigations of ICs and Systems (<b>THERMINIC-2014</b>)</i>, pp.,
	Greenwich, UK, September 2014.</span></span></p>

	<p class=p8><span class=s1><span lang=EN-US style='font-family:Cambria'>64.&nbsp;
	K. Hu, T. A. Dinh, </span></span><span class=s2><b><span lang=EN-US>T.-Y. Ho</span></b></span><span
	class=s1><b><span lang=EN-US style='font-family:Cambria'>,</span></b></span><span
	class=s1><span lang=EN-US style='font-family:Cambria'> and K. Chakrabarty,
	&quot;Control-Layer Optimization for Flow-Based mVLSI Microfluidic
	Biochips,&quot; <i>Proceedings of ACM/IEEE International Conference on
	Compilers, Architecture, and Synthesis for Embedded Systems (<b>CASES-2014</b>)</i>,
	pp. 1-10, New Delhi, India, October 2014.</span></span></p>

	<p class=p8><span class=s3><span lang=EN-US>65.&nbsp; *</span></span><span
	class=s1><span lang=EN-US style='font-family:Cambria'>Y. Liu, S. Hu, and </span></span><span
	class=s2><b><span lang=EN-US>T.-Y. Ho</span></b></span><span class=s1><span
	lang=EN-US style='font-family:Cambria'>, &quot;Cyber Attack of Electricity
	Pricing in Smart Home,&quot; <i>Proceedings of IEEE/ACM International
	Conference on Computer- Aided Design (<b>ICCAD-2014</b>)</i>, pp. 183-190, San
	Jose, CA, November 2014.</span></span><span class=apple-converted-space><b><span
	lang=EN-US style='font-family:Cambria;color:red'>&nbsp;</span></b></span></p>

	<p class=p8><span class=s1><span lang=EN-US style='font-family:Cambria'>66.&nbsp;&nbsp;
	Z. Lee, T. A. Dinh, </span></span><span class=s2><b><span lang=EN-US>T.-Y. Ho</span></b></span><span
	class=s1><b><span lang=EN-US style='font-family:Cambria'>,</span></b></span><span
	class=s1><span lang=EN-US style='font-family:Cambria'> and K. Chakrabarty,
	&quot;Reliability-driven pipelined scan-like testing of digital microfluidic
	biochips,&quot; <i>Proceedings of IEEE Asian Test Symposium (<b>ATS-2014</b>)</i>,
	pp. 57-62, Hangchou, China, November 2014.</span></span></p>

	<p class=p8><span class=s1><span lang=EN-US style='font-family:Cambria'>67.&nbsp;
	S. Roy, C.-R. Wu, and </span></span><span class=s2><b><span lang=EN-US>T.-Y. Ho</span></b></span><span
	class=s1><span lang=EN-US style='font-family:Cambria'>, &quot;Recent Trends in
	Chip-Level Design Automation for Digital Microfluidic Biochips,&quot;&nbsp;<i>Proceedings
	of IEEE International Symposium on Integrated Circuits (<b>ISIC-2014</b>)</i>,
	pp., Singapore, December 2014.</span></span></p>

	<p class=p8><span class=s1><span lang=EN-US style='font-family:Cambria'>68.&nbsp;
	Y.-W. Wu, S. Roy, Y. Shi, and </span></span><span class=s2><b><span lang=EN-US>T.-Y.
	Ho</span></b></span><span class=s1><span lang=EN-US style='font-family:Cambria'>,
	&quot;Obstacle-Avoiding Wind Turbine Placement for Power-Loss and Wake-Effect
	Optimization,&quot;&nbsp;<i>Proceedings of IEEE/ACM Asia and South Pacific
	Design Automation Conference (<b>ASPDAC-2015</b>)</i>, pp., Japan, January
	2015.</span></span></p>

	<p class=p8><span class=s1><span lang=EN-US style='font-family:Cambria'>69.&nbsp;
	T.-Y. Huang, S. Roy, C.-W. Lin, and </span></span><span class=s2><b><span
	lang=EN-US>T.-Y. Ho</span></b></span><span class=s1><span lang=EN-US
	style='font-family:Cambria'>, &quot;Intra-Vehicle Network Routing Algorithm for
	Weight and Wireless Transmit Power Minimization,&quot;&nbsp;<i>Proceedings of
	IEEE/ACM Asia and South Pacific Design Automation Conference (<b>ASPDAC-2015</b>)</i>,
	pp., Japan, January 2015. </span></span><span class=s3><b><span lang=EN-US>(Best
			Paper Nomination)</span></b></span></p>

	<p class=p8><span class=s1><span lang=EN-US style='font-family:Cambria'>70.&nbsp;
	Z. Lee, </span></span><span class=s2><b><span lang=EN-US>T.-Y. Ho</span></b></span><span
	class=s1><b><span lang=EN-US style='font-family:Cambria'>,</span></b></span><span
	class=s1><span lang=EN-US style='font-family:Cambria'> and K. Chakrabarty,
	&quot;Design and Optimization of 3D Digital Microfluidic Biochips for the
	Polymerase Chain Reaction,&quot;&nbsp;<i>Proceedings of IEEE/ACM Asia and South
	Pacific Design Automation Conference (<b>ASPDAC-2015</b>)</i>, pp., Japan,
	January 2015.</span></span><span class=apple-converted-space><span lang=EN-US
	style='font-family:Cambria'>&nbsp;</span></span></p>

	<p class=p8><span class=s3><span lang=EN-US>71.&nbsp; *</span></span><span
	class=s1><span lang=EN-US style='font-family:Cambria'>P.-H. Wu, Mark P.-H. Lin,
	X. Li, and </span></span><span class=s2><b><span lang=EN-US>T.-Y. Ho</span></b></span><span
	class=s1><span lang=EN-US style='font-family:Cambria'>, &quot;Common-Centroid
	FinFET Placement Considering the Impact of Gate Misalignment,&quot;&nbsp;<i>Proceedings
	of ACM International Symposium on Physical Design (<b>ISPD-2015</b>)</i>, pp.,
	Monterey, CA, March 2015.</span></span></p>

	<p class=p8><span class=s3><span lang=EN-US>72.&nbsp; *</span></span><span
	class=s1><span lang=EN-US style='font-family:Cambria'>Q. Wang, W. He, H. Yao, </span></span><span
	class=s2><b><span lang=EN-US>T.-Y. Ho</span></b></span><span class=s1><span
	lang=EN-US style='font-family:Cambria'>, and Y. Cai, &quot;SVM-Based
	Routability-Driven Chip-Level Design for Voltage-Aware Pin-Constrained EWOD
	Chips,&quot;&nbsp;<i>Proceedings of ACM International Symposium on Physical
	Design (<b>ISPD-2015</b>)</i>, pp., Monterey, CA, March 2015.</span></span></p>

	<p class=p8><span class=s1><span lang=EN-US style='font-family:Cambria'>73.&nbsp;&nbsp;
	T. A. Dinh, S. Yamashita, </span></span><span class=s2><b><span lang=EN-US>T.-Y.
	Ho</span></b></span><span class=s1><b><span lang=EN-US style='font-family:Cambria'>,</span></b></span><span
	class=s1><span lang=EN-US style='font-family:Cambria'> and K. Chakrabarty,
	&quot;Testing of Digital Microfluidic Biochips with Arbitrary Layouts,&quot; <i>Proceedings
	of IEEE European Test Symposium (<b>ETS-2015</b>)</i>, pp., Cluj Napoca,
	Romania, April 2015.</span></span></p>

	<p class=p8><span class=s3><span lang=EN-US>74.&nbsp; *</span></span><span
	class=s1><span lang=EN-US style='font-family:Cambria'>H. Yao, </span></span><span
	class=s2><b><span lang=EN-US>T.-Y. Ho</span></b></span><span class=s1><b><span
	lang=EN-US style='font-family:Cambria'>,</span></b></span><span class=s1><span
	lang=EN-US style='font-family:Cambria'> and Y. Cai, &quot;CORLA: A New Control
	Channel Routing Flow with Length Matching Constraint for Flow-Based
	Microfluidic Biochips,&quot; <i>Proceedings of ACM/IEEE Design Automation
	Conference (<b>DAC-2015</b>)</i>, pp., San Francisco, CA, June 2015.</span></span><span
	class=apple-converted-space><b><span lang=EN-US style='font-family:Cambria;
color:red'>&nbsp;</span></b></span></p>

<p class=p8><span class=s3><span lang=EN-US>75.&nbsp; *</span></span><span
class=s1><span lang=EN-US style='font-family:Cambria'>T.-M. Tseng, B. Li, </span></span><span
class=s2><b><span lang=EN-US>T.-Y. Ho</span></b></span><span class=s1><span
lang=EN-US style='font-family:Cambria'>, and U. Schlichtmann<b>,</b>
&quot;Reliability-aware Synthesis for Flow-based Microfluidic Biochips by
Dynamic-device Mapping,&quot; <i>Proceedings of ACM/IEEE Design Automation
Conference (<b>DAC-2015</b>)</i>, pp., San Francisco, CA, June 2015.</span></span><span
class=apple-converted-space><b><span lang=EN-US style='font-family:Cambria;
color:red'>&nbsp;</span></b></span></p>

<p class=p8><span class=s3><span lang=EN-US>76.&nbsp; *</span></span><span
class=s1><span lang=EN-US style='font-family:Cambria'>W. Wen, C.-R. Wu, X. Hu,
	B. Liu, </span></span><span class=s2><b><span lang=EN-US>T.-Y. Ho</span></b></span><span
	class=s1><b><span lang=EN-US style='font-family:Cambria'>,</span></b></span><span
	class=s1><span lang=EN-US style='font-family:Cambria'> X. Li, and Y. Chen,
	&quot;LNCS: An EDA Framework for Large Scale Hybrid Neuromorphic Computing
	Systems,&quot; <i>Proceedings of ACM/IEEE Design Automation Conference (<b>DAC-2015</b>)</i>,
	pp., San Francisco, CA, June 2015.</span></span><span class=s3><b><span
	lang=EN-US> (Best Paper Nomination)</span></b></span></p>

	<p class=p8><span class=s1><span lang=EN-US style='font-family:Cambria'>77.&nbsp;
	W. Wen, C.-R. Wu, X. Hu, B. Liu, </span></span><span class=s2><b><span
	lang=EN-US>T.-Y. Ho</span></b></span><span class=s1><b><span lang=EN-US
	style='font-family:Cambria'>,</span></b></span><span class=s1><span lang=EN-US
	style='font-family:Cambria'> X. Li, and Y. Chen, &quot;EDA Challenges for
	Memristor-Crossbar based Neuromorphic Computing,&quot; <i>Proceedings of ACM
	Great Lake Symposium on VLSI (<b>GLSVLSI-2015</b>), pp.</i>, Pittsburgh, PA,
	May 2015.</span></span></p>

	<p class=p8><span class=s1><span lang=EN-US style='font-family:Cambria'>78.&nbsp;
	P.-H. Wu, P.-H. Lin, and </span></span><span class=s2><b><span lang=EN-US>T.-Y.
	Ho</span></b></span><span class=s1><span lang=EN-US style='font-family:Cambria'>,
	&quot;Analog Layout Synthesis with Knowledge Mining,&quot;&nbsp;<i>Proceedings
	of IEEE European Conference on Circuit Theory and Design (<b>ECCTD-2015</b>),
	pp.</i>, Trondheim, Norway, August 2015.</span></span></p>

	<p class=p8><span class=s1><span lang=EN-US style='font-family:Cambria'>79.&nbsp;
	K. Hu, <b>T.-Y. Ho</b>, and K. Chakrabarty, &quot;Flow-based biochips: Design
	for reliability and cross-contamination avoidance&quot;, <i>Proceedings of IEEE
	Engineering in Medicine and Biology Conference (<b>EMBC-2015</b>), pp.</i>,
	Milan, Italy, August 2015.</span></span></p>

	<p class=p8><span class=s1><span lang=EN-US style='font-family:Cambria'>80.&nbsp;&nbsp;
	T. A. Dinh, S. Yamashita, </span></span><span class=s2><b><span lang=EN-US>T.-Y.
	Ho</span></b></span><span class=s1><b><span lang=EN-US style='font-family:Cambria'>,</span></b></span><span
	class=s1><span lang=EN-US style='font-family:Cambria'> and K. Chakrabarty,
	&quot;A General Testing Method for Digital Microfluidic Biochips under Physical
	Constraints,&quot; <i>Proceedings of IEEE International Test Conference (<b>ITC-2015</b>)</i>,
	pp., Anaheim, CA, October 2015.</span></span></p>

	<p class=p8><span class=s1><span lang=EN-US style='font-family:Cambria'>81.&nbsp;&nbsp;
	</span></span><span class=s2><b><span lang=EN-US>T.-Y. Ho</span></b></span><span
	class=s1><b><span lang=EN-US style='font-family:Cambria'>,</span></b></span><span
	class=s1><span lang=EN-US style='font-family:Cambria'> W. Grover, S. Hu, and K.
	Chakrabarty, &quot;Cyber-physical Integration in Programmable Microfluidic
	Biochips,&quot; <i>Proceedings of IEEE International Conference on Computer
	Design(<b>ICCD-2015</b>)</i>, pp., New York, NY, October 2015.</span></span></p>

	<p class=p8><span class=s1><span lang=EN-US style='font-family:Cambria'>82.&nbsp;
	Y.-H. Su, </span></span><span class=s2><b><span lang=EN-US>T.-Y. Ho</span></b></span><span
	class=s1><span lang=EN-US style='font-family:Cambria'>, and D. T. LEE, &quot;</span></span><span
	class=s6><span lang=EN-US> A Routability-Driven Flow Routing Algorithm for
	Programmable Microfluidic Devices</span></span><span class=s1><span lang=EN-US
	style='font-family:Cambria'>,&quot;&nbsp;<i>Proceedings of IEEE/ACM Asia and
	South Pacific Design Automation Conference (<b>ASPDAC-2016</b>)</i>, pp.,
	Macao, January 2016.</span></span></p>

	<p class=p8><span class=s1><span lang=EN-US style='font-family:Cambria'>83.&nbsp;
	C.-R. Wu, W. Wen, </span></span><span class=s2><b><span lang=EN-US>T.-Y. Ho</span></b></span><span
	class=s1><span lang=EN-US style='font-family:Cambria'>, and Y. Chen,
	&quot;Thermal Optimization for Memristor-Based Hybrid Neuromorphic Computing
	Systems,&quot;&nbsp;<i>Proceedings of IEEE/ACM Asia and South Pacific Design
	Automation Conference (<b>ASPDAC-2016</b>)</i>, pp., Macao, January 2016.</span></span><span
	class=apple-converted-space><span lang=EN-US style='font-family:Cambria'>&nbsp;</span></span></p>

	<p class=p8><span class=s1><span lang=EN-US style='font-family:Cambria'>84.&nbsp;
	Q. Wang, Y. Ru, H. Yao, </span></span><span class=s2><b><span lang=EN-US>T.-Y.
	Ho</span></b></span><span class=s1><span lang=EN-US style='font-family:Cambria'>,
	and Y. Cai, &quot;Sequence-Pair-Based Placement and Routing fir Flow-Based
	Microfluidic Biochips,&quot;&nbsp;<i>Proceedings of IEEE/ACM Asia and South
	Pacific Design Automation Conference (<b>ASPDAC-2016</b>)</i>, pp., Macao,
	January 2016.</span></span></p>

	<p class=MsoNormal style='margin-top:12.0pt;margin-right:0cm;margin-bottom:
	12.0pt;margin-left:21.3pt;text-align:justify;text-justify:inter-ideograph;
	text-indent:-21.3pt;mso-line-height-alt:0pt'><span lang=EN-US style='font-family:
	Cambria;mso-bidi-font-family:Calibri;color:black'>85.<span
	style='mso-spacerun:yes'>  </span></span><span lang=EN-US style='font-family:
	Cambria'>J.-D. Lee, S.-M. Lee, S.-J. Wang, and </span><b style='mso-bidi-font-weight:
	normal'><u><span lang=EN-US style='font-family:Cambria;mso-bidi-font-family:
	Calibri;color:black'>T.-Y. Ho</span></u></b><span lang=EN-US style='font-family:
	Cambria;mso-bidi-font-family:Calibri;color:black'>, &quot;</span><span
	lang=EN-US style='font-family:Cambria;mso-bidi-font-family:NimbusSanL-Bold;
	mso-bidi-font-weight:bold'>Congestion- and Timing-Driven Droplet Routing for
	Pin-Constrained Paper-Based Microfluidic Biochips</span><span lang=EN-US
	style='font-family:Cambria;mso-bidi-font-family:Calibri;color:black'>,&quot;&nbsp;<i>Proceedings
	of IEEE/ACM Asia and South Pacific Design Automation Conference (<b>ASPDAC-2016</b>)</i>,
	pp., Macao, January 2016. <o:p></o:p></span></p>

	<p class=MsoNormal style='margin-top:12.0pt;margin-right:0cm;margin-bottom:
	12.0pt;margin-left:21.3pt;text-align:justify;text-justify:inter-ideograph;
	text-indent:-21.3pt;mso-line-height-alt:0pt'><span lang=EN-US style='font-family:
	Cambria;mso-bidi-font-family:Calibri;color:black'>86.<span
	style='mso-spacerun:yes'>  </span></span><span lang=EN-US style='font-family:
	Cambria'>M. Li, T.-M. Tseng, B. Ki, </span><b style='mso-bidi-font-weight:normal'><u><span
	lang=EN-US style='font-family:Cambria;mso-bidi-font-family:Calibri;color:black'>T.-Y.
	Ho</span></u></b><span lang=EN-US style='font-family:Cambria'>, and U.
	Schlichtmann</span><span lang=EN-US style='font-family:Cambria;mso-bidi-font-family:
	Calibri;color:black'> &quot;</span><span lang=EN-US style='font-family:Cambria;
	mso-fareast-font-family:微軟正黑體;mso-bidi-font-family:微軟正黑體'>Sieve-valve-aware
	Synthesis of Flow-based Microfluidic Biochips Considering Specific Biological
	Execution Limitations</span><span lang=EN-US style='font-family:Cambria;
	mso-bidi-font-family:Calibri;color:black'>,&quot;&nbsp;<i>Proceedings of
	IEEE/ACM Design, Automation and Test in Europe (<b>DATE-2016</b>)</i>, pp.,
	Dresden, Germany, March 2016.<o:p></o:p></span></p>

	<p class=p8><span lang=EN-US style='mso-bidi-font-family:Calibri'>87.<span
	style='mso-spacerun:yes'>  </span></span><span lang=EN-US>J.-D. Lee, S.-M. Lee,
	S.-J. Wang, and </span><b style='mso-bidi-font-weight:normal'><u><span
	lang=EN-US style='mso-bidi-font-family:Calibri'>T.-Y. Ho</span></u></b><span
	lang=EN-US style='mso-bidi-font-family:Calibri'>, &quot;</span><span
	lang=EN-US style='mso-bidi-font-family:Arial;mso-bidi-font-weight:bold'>Test and
	Diagnosis of Paper-Based Microfluidic Biochips</span><span lang=EN-US
	style='mso-bidi-font-family:Calibri'>,&quot;&nbsp;<i>Proceedings of IEEE VLSI
	Test Symposium (<b>VTS-2016</b>)</i>, pp. 1-6, Las Vegas, NV, April 2016.</span></p>

	<p class=p8><span class=s1><span lang=EN-US style='font-family:Cambria'>&nbsp;</span></span></p>

	<p class=p8><span class=s2><b><span lang=EN-US>Other Conference Papers:</span></b></span></p>

	<p class=p4><span class=s1><span lang=EN-US style='font-family:Cambria'>1.&nbsp;
	</span></span><span class=s2><b><span lang=EN-US>T.-Y. Ho</span></b></span><span
	class=s1><span lang=EN-US style='font-family:Cambria'>, Y.-W. Chang, and S.-J.
	Chen, &quot;A Fast Crosstalk-Driven Multilevel Routing System,&quot; <i>The
	14th <b>VLSI Design/CAD Symposium</b></i>, pp. 25-28, Hua-Lien, Taiwan, Aug.
	2003.</span></span></p>

	<p class=p4><span class=s1><span lang=EN-US style='font-family:Cambria'>2.&nbsp;
	C.-F. Chang, </span></span><span class=s2><b><span lang=EN-US>T.-Y. Ho</span></b></span><span
	class=s1><span lang=EN-US style='font-family:Cambria'>, and Y.-W. Chang,
	&quot;XRoute: a multilevel routing system for the X-based architecture,&quot; <i>The
	16th <b>VLSI Design/CAD Symposium</b></i>, pp. 202-205, Hua-Lien, Taiwan, Aug.
	2005.</span></span></p>

	<p class=p4><span class=s1><span lang=EN-US style='font-family:Cambria'>3.&nbsp;
	T.-W. Huang and </span></span><span class=s2><b><span lang=EN-US>T.-Y. Ho</span></b></span><span
	class=s1><span lang=EN-US style='font-family:Cambria'>, &quot;Contamination
	Aware Droplet Routing for Digital Microfluidic Biochips,&quot; <i>Proceedings
	of International&nbsp;Workshop on Bio-Design Automation&nbsp;(<b>IWBDA-2009</b>)</i>,
	pp. 13, San Francisco, CA,&nbsp;July 2009.</span></span></p>

	<p class=p4><span class=s1><span lang=EN-US style='font-family:Cambria'>4.&nbsp;
	T.-W. Huang and </span></span><span class=s2><b><span lang=EN-US>T.-Y. Ho</span></b></span><span
	class=s1><span lang=EN-US style='font-family:Cambria'>, &quot; A Two-Stage
	ILP-Based Droplet Routing Algorithm for Pin-Constrained Digital Microfluidic
	Biochips,&quot; <i>The 21th <b>VLSI Design/CAD Symposium</b></i>, pp. 407-410,
	Kao-Hsiung, Taiwan, Aug. 2010.</span></span></p>

	<p class=p4><span class=s1><span lang=EN-US style='font-family:Cambria'>5.&nbsp;
	P.-S. Wu and </span></span><span class=s2><b><span lang=EN-US>T.-Y. Ho</span></b></span><span
	class=s1><span lang=EN-US style='font-family:Cambria'>, ''Bus-Driven
	Floorplanning with Bus Pin Alignment,&quot; <i>Proceedings of Workshop on
	Synthesis and System Integration of Mixed Information technologies</i> <i>(<b>SASIMI-2010</b>),
	pp.</i> 308-313, Taipei, Taiwan, October 2010.</span></span></p>

	<p class=p4><span class=s1><span lang=EN-US style='font-family:Cambria'>6.&nbsp;
	T.-W. Huang and </span></span><span class=s2><b><span lang=EN-US>T.-Y. Ho</span></b></span><span
	class=s1><span lang=EN-US style='font-family:Cambria'>, &quot;Low-Power
	Broadcast Electrode-Addressing for Disposable Digital Microfluidic
	Biochips,&quot; <i>Proceedings of International&nbsp;Workshop on Bio-Design
	Automation&nbsp;(<b>IWBDA-2011</b>)</i>, pp. 51-52, San Diego, CA,&nbsp;June
	2011.</span></span></p>

	<p class=p4><span class=s1><span lang=EN-US style='font-family:Cambria'>7.&nbsp;
	T.-W. Huang, Y.-Y. Lin, J.-W. Chang, and </span></span><span class=s2><b><span
	lang=EN-US>T.-Y. Ho</span></b></span><span class=s1><span lang=EN-US
	style='font-family:Cambria'>, &quot;Chip-Level Design and Optimization for
	Digital Microfluidic Biochips,&quot; <i>The 22th <b>VLSI Design/CAD Symposium</b></i>,
	pp. , Yun-Lin, Taiwan, Aug. 2011.</span></span></p>

	<p class=p4><span class=s1><span lang=EN-US style='font-family:Cambria'>8.&nbnbsp;
	S.-J. Jiang and </span></span><span class=s2><b><span lang=EN-US>T.-Y. Ho</span></b></span><span
	class=s1><span lang=EN-US style='font-family:Cambria'>, &quot;A Nonlinear
	Optimization Methodology for Resistor Matching in Analog Integrated
	Circuits,&quot; <i>Proceedings of Workshop on Synthesis and System Integration
	of Mixed Information technologies</i> <i>(<b>SASIMI-2012</b>), pp. 241-246</i>,
	Beppu, Japan, March 2012.</span></span></p>

	<p class=p4><span class=s1><span lang=EN-US style='font-family:Cambria'>9.&nbsp;
	Z.-H. Yang and </span></span><span class=s2><b><span lang=EN-US>T.-Y. Ho</span></b></span><span
	class=s1><span lang=EN-US style='font-family:Cambria'>, &quot;Timing-Aware
	Clock Gating Algorithm for Pulse-Latch Circuits,&quot; <i>Proceedings of
	Workshop on Synthesis and System Integration of Mixed Information technologies</i>
	<i>(<b>SASIMI-2012</b>), pp. 445-450</i>, Beppu, Japan, March 2012.</span></span></p>

	<p class=p4><span class=s1><span lang=EN-US style='font-family:Cambria'>10.&nbsp;
	T.-W. Huang and </span></span><span class=s2><b><span lang=EN-US>T.-Y. Ho</span></b></span><span
	class=s1><span lang=EN-US style='font-family:Cambria'>, &quot;Design Automation
	for Digital Microfluidic Biochips: From Fluidic-Level Toward Chip-Level,&quot; <i>Proceedings
	of Workshop on Synthesis and System Integration of Mixed Information
	technologies</i> <i>(<b>SASIMI-2012</b>), pp. 439-444</i>, Beppu, Japan, March
	2012. </span></span><span class=s3><b><span lang=EN-US>(Best Paper Award)</span></b></span></p>

	<p class=p4><span class=s1><span lang=EN-US style='font-family:Cambria'>11.&nbsp;
	S.-H. Yeh, J.-W. Chang, T.-W. Huang, and </span></span><span class=s2><b><span
	lang=EN-US>T.-Y. Ho</span></b></span><span class=s1><span lang=EN-US
	style='font-family:Cambria'>, &quot;Integrated Optimization for Digital
	Microfluidic Biochips Considering Fluidic-Chip Co-Design,&quot; <i>The 23th <b>VLSI
	Design/CAD Symposium</b></i>, pp. , Ken-Ting, Taiwan, Aug. 2012.</span></span></p>

	<p class=p4><span class=s1><span lang=EN-US style='font-family:Cambria'>12. S.
	Bhattacharjee, A. Banerjee, </span></span><span class=s2><b><span lang=EN-US>T.-Y.
	Ho</span></b></span><span class=s1><span lang=EN-US style='font-family:Cambria'>,
	K. Chakrabarty, and B. B. Bhattacharya, &quot;Eco-Friendly Sample Preparation
	with Concentration Gradient on a Digital Microfluidic Biochip&quot;, <i>Proceedings
	of International Conference on Eco-friendly Computing and Communication Systems
	(<b>ICECCS</b>)</i>, pp. Waknaghat, Himachal Pradesh, India, Oct. 2013. Lecture
	Notes in Computer Science (LNCS), Springer. </span></span><span class=s3><b><span
	lang=EN-US>(Best Paper Award)</span></b></span></p>

	<p class=p4><span class=s1><span lang=EN-US style='font-family:Cambria'>13.&nbsp;
	T.-M. Tseng, B. Li, T.-Y. Ho, Ulf Schlichtmann, &quot;Iterative Refinement of
	Dense Meander Segments in High-speed Printed Circuit Boards&quot;, <i>Proceedings
	of </i>GMM/GI/ITG-Fachtagung Zuverlässigkeit und Entwurf (<b>ZuE-2013</b>),
	Dresden, Germany, September 2013.</span></span></p>

	<p class=p4><span class=s1><span lang=EN-US style='font-family:Cambria'>14.&nbsp;
	</span></span><span class=s2><b><span lang=EN-US>T.-Y. Ho</span></b></span><span
	class=s1><span lang=EN-US style='font-family:Cambria'>, &quot;Physical Design
	for Microfluidic Biochips,&quot; <i>Proceedings of Workshop on Synthesis and
	System Integration of Mixed Information technologies</i> <i>(<b>SASIMI-2013</b>),
	pp. 290</i>, Sapporo, Japan, October 2013. </span></span><span class=s3><b><span
	lang=EN-US>(Invited Talk)</span></b></span></p>

	<p class=p4><span class=s1><span lang=EN-US style='font-family:Cambria'>15.&nbsp;
	</span></span><span class=s2><b><span lang=EN-US>T.-Y. Ho</span></b></span><span
	class=s1><span lang=EN-US style='font-family:Cambria'>, &quot;Application of
	EDA Technologies to Non-EDA Areas,&quot; <i>Proceedings of Workshop on
	Synthesis and System Integration of Mixed Information technologies</i> <i>(<b>SASIMI-2013</b>),
	pp. 291</i>, Sapporo, Japan, October 2013. </span></span><span class=s3><b><span
	lang=EN-US>(Invited Panelist)</span></b></span></p>

	<p class=p4><span class=s1><span lang=EN-US style='font-family:Cambria'>16.&nbsp;
	T.-Y. Huang, C.-J. Chang, C.-W. Lin, S. Roy, and </span></span><span class=s2><b><span
	lang=EN-US>T.-Y. Ho</span></b></span><span class=s1><span lang=EN-US
	style='font-family:Cambria'>, &quot;Intra-Vehicle Network Routing Algorithm for
	Weight and Wireless Transmit Power Minimization,&quot; <i>Proceedings of
	Workshop on Synthesis and System Integration of Mixed Information technologies</i>
	<i>(<b>SASIMI-2015</b>), pp. 72-77</i>, Yilan, Taiwan, March 2015.</span></span></p>

	<p class=p4><span class=s1><span lang=EN-US style='font-family:Cambria'>17.&nbsp;
	Y. Shen, Q. Wang, H. Yao, </span></span><span class=s2><b><span lang=EN-US>T.-Y.
	Ho</span></b></span><span class=s1><b><span lang=EN-US style='font-family:Cambria'>,</span></b></span><span
	class=s1><span lang=EN-US style='font-family:Cambria'> and Y. Cai,
	&quot;Contamination-Aware Routing Flow for Both Functional and Washing Droplets
	in Digital Microfluidic Biochips,&quot; <i>Proceedings of Workshop on Synthesis
	and System Integration of Mixed Information technologies</i> <i>(<b>SASIMI-2015</b>),
	pp. 350-355</i>, Yilan, Taiwan, March 2015.</span></span></p>

	<p class=p4><span class=s1><span lang=EN-US style='font-family:Cambria'>18.&nbsp;
	Y.-W. Wu, S. Roy, Y. Shi, and </span></span><span class=s2><b><span lang=EN-US>T.-Y.
	Ho</span></b></span><span class=s1><span lang=EN-US style='font-family:Cambria'>,
	&quot;Obstacle-Avoiding Wind Turbine Placement for Power-Loss and Wake-Effect
	Optimization,&quot; <i>Proceedings of Workshop on Synthesis and System
	Integration of Mixed Information technologies</i> <i>(<b>SASIMI-2015</b>), pp.
	356-361</i>, Yilan, Taiwan, March 2015.</span></span></p>

	<p class=p4><span class=s1><span lang=EN-US style='font-family:Cambria'>19.
	J.-D. Li, S.-J. Wang, S.-M. Li, and </span></span><span class=s2><b><span
	lang=EN-US>T.-Y. Ho</span></b></span><span class=s1><span lang=EN-US
	style='font-family:Cambria'>, &quot;Test and Diagnosis of Paper-Based
	Microfluidic Biochips,&quot;<i> Proceedings of VLSI Test Technology Workshop (<b>VTTW-2015</b>),
	pp.</i>, Tainan, Taiwan, July 2015.</span></span></p>

	<p class=p4><span class=s1><span lang=EN-US style='font-family:Cambria'>20. B.
	Li, T.-M. Tseng, </span></span><span class=s2><b><span lang=EN-US>T.-Y. Ho</span></b></span><span
	class=s1><span lang=EN-US style='font-family:Cambria'>, and U. Schlichtmann<b>,</b>
	&quot;Design Automation for Microfluidic Biochips Considering Efficiency and
	Reliability,&quot;<i> Proceedings of </i>Mikrosystemtechnik Kongresses<i> (<b>MST-2015</b>),
	pp.</i>, Karlsruhe, Germany, October 2015.</span></span></p>

	<p class=p4><span class=s2><b><span lang=EN-US>&nbsp;</span></b></span></p>

	<p class=p6><span class=s2><b><span lang=EN-US>Other Publications:</span></b></span></p>

	<p class=p4><span class=s1><span lang=EN-US style='font-family:Cambria'>1.&nbsp;
	S.-J. Chen and </span></span><span class=s2><b><span lang=EN-US>T.-Y. Ho</span></b></span><span
	class=s1><b><span lang=EN-US style='font-family:Cambria'>, </span></b></span><span
	class=s1><span lang=EN-US style='font-family:Cambria'>&quot;A new interconnect
	architecture: X-architecture,&quot; <i>Component Magazine</i>, Jan. 2005 </span></span><span
	class=s3><span lang=EN-US>(<b>Invited Article</b>)</span></span><span class=s1><span
	lang=EN-US style='font-family:Cambria'>.</span></span></p>

	<p class=p4><span class=s1><span lang=EN-US style='font-family:Cambria'>2.&nbsp;
	</span></span><span class=s2><b><span lang=EN-US>T.-Y. Ho</span></b></span><span
	class=s1><span lang=EN-US style='font-family:Cambria'>, Y.-W. Chang, and S.-J.
	Chen, &quot;Multi-Level Routing with Antenna Avoidance,&quot; <i>Bulletin of
	the College of Engineering, NTU</i>, No. 93, pp. 51-61, Feb. 2005.</span></span></p>

	<p class=p4><span class=s1><span lang=EN-US style='font-family:Cambria'>3.&nbsp;
	</span></span><span class=s2><b><span lang=EN-US>T.-Y. Ho</span></b></span><span
	class=s1><span lang=EN-US style='font-family:Cambria'>, &quot;Electron: An
	Efficient and Robust Droplet Routing Algorithm for Digital Microfluidic
	Biochips&quot;, <i>Proceedings of Japan-Taiwan Semiconductor EDA Science and
	Technology Symposium</i>, pp. 283-288, Kitakyushu, Japan, Sep. 2009.</span></span></p>

	<p class=p9><span class=s1><span lang=EN-US style='font-family:Cambria'>4.&nbsp;
	T.-W.&nbsp;Huang, C.-H. Lin, C.-H. Tsai,&nbsp;and </span></span><span class=s2><b><span
	lang=EN-US>T.-Y. Ho</span></b></span><span class=s1><b><span lang=EN-US
	style='font-family:Cambria'>, </span></b></span><span class=s1><span
	lang=EN-US style='font-family:Cambria'>&quot;A Routability- and
	Performance-Driven Droplet Routing Simulator for Digital Microfluidic
	Biochips,&quot;&nbsp;<i>Nano Communication</i>, Vol. 17, No. 1, pp. 57-64, Mar.
	2010 </span></span><span class=s3><span lang=EN-US>(<b>Invited Paper</b>)</span></span><span
	class=s1><span lang=EN-US style='font-family:Cambria'>.</span></span></p>

	<p class=p9><span class=s1><span lang=EN-US style='font-family:Cambria'>5.&nbsp;
	C.-L.&nbsp;Hsu, T.-W. Huang, J.-W. Chang,&nbsp;and </span></span><span
	class=s2><b><span lang=EN-US>T.-Y. Ho</span></b></span><span class=s1><b><span
	lang=EN-US style='font-family:Cambria'>, </span></b></span><span class=s1><span
	lang=EN-US style='font-family:Cambria'>&quot;A Routability- and
	Performance-Driven Droplet Routing Simulator for Digital Microfluidic
	Biochips,&quot;&nbsp;<i>Chemical Technology</i>, Vol. 20, No. 6, pp. 130-143,
	Jun. 2012 </span></span><span class=s3><span lang=EN-US>(<b>Invited Paper</b>)</span></span><span
	class=s1><span lang=EN-US style='font-family:Cambria'>.</span></span></p>

	<p class=p9><span class=s1><span lang=EN-US style='font-family:Cambria'>6.&nbsp;
	</span></span><span class=s2><b><span lang=EN-US>T.-Y. Ho</span></b></span><span
	class=s1><b><span lang=EN-US style='font-family:Cambria'>, </span></b></span><span
	class=s1><span lang=EN-US style='font-family:Cambria'>&quot;What is Digital
	Microfluidic Biochips?,&quot;&nbsp;<i>ACM/</i>SIGDA<i> E-Newsletter</i>, Vol.
	43, No. 7, Jul. 2013 </span></span><span class=s3><span lang=EN-US>(<b>Invited
			Article</b>)</span></span><span class=s1><span lang=EN-US style='font-family:
	Cambria'>.</span></span></p>

	<p class=p9><span class=s1><span lang=EN-US style='font-family:Cambria'>7.&nbsp;
	<a
	href="http://www.informatik.uni-trier.de/~ley/pers/hd/b/Bhattacharjee:Sukanta.html"><span
	class=s7>S. Bhattacharjee</span></a>, <a
	href="http://www.informatik.uni-trier.de/~ley/pers/hd/b/Banerjee:Ansuman.html"><span
	class=s7>A. Banerjee</span></a>, </span></span><span class=s2><b><span
	lang=EN-US>T.-Y. Ho</span></b></span><span class=s1><span lang=EN-US
	style='font-family:Cambria'>, <a
	href="http://www.informatik.uni-trier.de/~ley/pers/hd/c/Chakrabarty:Krishnendu.html"><span
	class=s7>K. Chakrabarty</span></a>, <a
	href="http://www.informatik.uni-trier.de/~ley/pers/hd/b/Bhattacharya:Bhargab_B=.html"><span
	class=s7>B. B. Bhattacharya</span></a>: Algorithms for Producing Linear
	Dilution Gradient with Digital Microfluidics. <a
	href="http://www.informatik.uni-trier.de/~ley/db/journals/corr/corr1307.html#BhattacharjeeBHCB13"><span
	class=s7>arXiv,</span></a> 2013.</span></span></p>

	<p class=p5><span class=s1><span lang=EN-US style='font-family:Cambria'>&nbsp;</span></span></p>

	<p class=p6><span class=s2><b><span lang=EN-US>Patent:</span></b></span></p>

	<p class=p9><span class=s8><span lang=EN-US>1.</span></span><span class=s9><span
	lang=EN-US style='font-size:7.0pt'>&nbsp;&nbsp;&nbsp;&nbsp; </span></span><span
	class=s2><b><span lang=EN-US>T.-Y. Ho</span></b></span><span class=s1><span
	lang=EN-US style='font-family:Cambria'>, S.-J. Jiang, and J.-L. Wu, Method of
	Resistor Matching in Analog Integrated Circuit Layout, US Patent
	20,130,145,332, June 6, 2013.</span></span></p>

	<p class=p9><span class=s8><span lang=EN-US>2.</span></span><span class=s9><span
	lang=EN-US style='font-size:7.0pt'>&nbsp;&nbsp;&nbsp;&nbsp; </span></span><span
	class=s2><b><span lang=EN-US>T.-Y. Ho</span></b></span><span class=s1><span
	lang=EN-US style='font-family:Cambria'>, S.-J. Jiang, and J.-L. Wu,
	Floorplanning Method for an Analog Integrated Circuit Layout, US Patent
	20,130,283,226, October 24, 2013.</span></span></p>

	<p class=p9><span class=s8><span lang=EN-US>3.</span></span><span class=s9><span
	lang=EN-US style='font-size:7.0pt'>&nbsp;&nbsp;&nbsp;&nbsp; </span></span><span
	class=s1><span lang=EN-US style='font-family:Cambria'>T.-C. Chen, P.-H. Wu,
	P.-H. Lin, and </span></span><span class=s2><b><span lang=EN-US>T.-Y. Ho</span></b></span><span
	class=s1><span lang=EN-US style='font-family:Cambria'>, Knowledge-Based Analog
	Layout Generator, US Patent 20,150,061,626, March 5, 2015.</span></span></p>

	<p class=p3><span class=s1><span lang=EN-US style='font-family:Cambria'>&nbsp;</span></span></p>

	</div>
	</div> <!--row-->
	</div> <!--container-->

	</body>

	</html>
