Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon May 27 13:01:25 2024
| Host         : victorsanavia running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file test_counter_leds_timing_summary_routed.rpt -rpx test_counter_leds_timing_summary_routed.rpx -warn_on_violation
| Design       : test_counter_leds
| Device       : 7a100ti-csg324
| Speed File   : -1L  PRODUCTION 1.20 2017-11-01
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.275        0.000                      0                   16        0.159        0.000                      0                   16        4.500        0.000                       0                    17  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.275        0.000                      0                   16        0.159        0.000                      0                   16        4.500        0.000                       0                    17  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.275ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.159ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.275ns  (required time - arrival time)
  Source:                 U_COUNTER_LEDS/auxLeds_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_COUNTER_LEDS/auxLeds_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.719ns  (logic 0.704ns (18.930%)  route 3.015ns (81.070%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.716     5.319    U_COUNTER_LEDS/CLK
    SLICE_X1Y82          FDCE                                         r  U_COUNTER_LEDS/auxLeds_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDCE (Prop_fdce_C_Q)         0.456     5.775 f  U_COUNTER_LEDS/auxLeds_reg[4]/Q
                         net (fo=3, routed)           1.421     7.196    U_COUNTER_LEDS/Q[4]
    SLICE_X0Y66          LUT4 (Prop_lut4_I2_O)        0.124     7.320 r  U_COUNTER_LEDS/auxLeds[15]_i_2/O
                         net (fo=16, routed)          1.594     8.914    U_COUNTER_LEDS/auxLeds[15]_i_2_n_0
    SLICE_X1Y82          LUT5 (Prop_lut5_I1_O)        0.124     9.038 r  U_COUNTER_LEDS/auxLeds[4]_i_1/O
                         net (fo=1, routed)           0.000     9.038    U_COUNTER_LEDS/auxLeds__0[4]
    SLICE_X1Y82          FDCE                                         r  U_COUNTER_LEDS/auxLeds_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.597    15.020    U_COUNTER_LEDS/CLK
    SLICE_X1Y82          FDCE                                         r  U_COUNTER_LEDS/auxLeds_reg[4]/C
                         clock pessimism              0.299    15.319    
                         clock uncertainty           -0.035    15.283    
    SLICE_X1Y82          FDCE (Setup_fdce_C_D)        0.029    15.312    U_COUNTER_LEDS/auxLeds_reg[4]
  -------------------------------------------------------------------
                         required time                         15.312    
                         arrival time                          -9.038    
  -------------------------------------------------------------------
                         slack                                  6.275    

Slack (MET) :             6.465ns  (required time - arrival time)
  Source:                 U_COUNTER_LEDS/auxLeds_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_COUNTER_LEDS/auxLeds_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.507ns  (logic 0.704ns (20.074%)  route 2.803ns (79.926%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.716     5.319    U_COUNTER_LEDS/CLK
    SLICE_X1Y82          FDCE                                         r  U_COUNTER_LEDS/auxLeds_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDCE (Prop_fdce_C_Q)         0.456     5.775 f  U_COUNTER_LEDS/auxLeds_reg[4]/Q
                         net (fo=3, routed)           1.421     7.196    U_COUNTER_LEDS/Q[4]
    SLICE_X0Y66          LUT4 (Prop_lut4_I2_O)        0.124     7.320 r  U_COUNTER_LEDS/auxLeds[15]_i_2/O
                         net (fo=16, routed)          1.382     8.702    U_COUNTER_LEDS/auxLeds[15]_i_2_n_0
    SLICE_X0Y82          LUT4 (Prop_lut4_I3_O)        0.124     8.826 r  U_COUNTER_LEDS/auxLeds[0]_i_1/O
                         net (fo=1, routed)           0.000     8.826    U_COUNTER_LEDS/auxLeds__0[0]
    SLICE_X0Y82          FDCE                                         r  U_COUNTER_LEDS/auxLeds_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.597    15.020    U_COUNTER_LEDS/CLK
    SLICE_X0Y82          FDCE                                         r  U_COUNTER_LEDS/auxLeds_reg[0]/C
                         clock pessimism              0.277    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X0Y82          FDCE (Setup_fdce_C_D)        0.029    15.290    U_COUNTER_LEDS/auxLeds_reg[0]
  -------------------------------------------------------------------
                         required time                         15.290    
                         arrival time                          -8.826    
  -------------------------------------------------------------------
                         slack                                  6.465    

Slack (MET) :             6.478ns  (required time - arrival time)
  Source:                 U_COUNTER_LEDS/auxLeds_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_COUNTER_LEDS/auxLeds_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.496ns  (logic 0.704ns (20.138%)  route 2.792ns (79.862%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.716     5.319    U_COUNTER_LEDS/CLK
    SLICE_X1Y82          FDCE                                         r  U_COUNTER_LEDS/auxLeds_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDCE (Prop_fdce_C_Q)         0.456     5.775 f  U_COUNTER_LEDS/auxLeds_reg[4]/Q
                         net (fo=3, routed)           1.421     7.196    U_COUNTER_LEDS/Q[4]
    SLICE_X0Y66          LUT4 (Prop_lut4_I2_O)        0.124     7.320 r  U_COUNTER_LEDS/auxLeds[15]_i_2/O
                         net (fo=16, routed)          1.371     8.691    U_COUNTER_LEDS/auxLeds[15]_i_2_n_0
    SLICE_X0Y82          LUT5 (Prop_lut5_I1_O)        0.124     8.815 r  U_COUNTER_LEDS/auxLeds[2]_i_1/O
                         net (fo=1, routed)           0.000     8.815    U_COUNTER_LEDS/auxLeds__0[2]
    SLICE_X0Y82          FDCE                                         r  U_COUNTER_LEDS/auxLeds_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.597    15.020    U_COUNTER_LEDS/CLK
    SLICE_X0Y82          FDCE                                         r  U_COUNTER_LEDS/auxLeds_reg[2]/C
                         clock pessimism              0.277    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X0Y82          FDCE (Setup_fdce_C_D)        0.031    15.292    U_COUNTER_LEDS/auxLeds_reg[2]
  -------------------------------------------------------------------
                         required time                         15.292    
                         arrival time                          -8.815    
  -------------------------------------------------------------------
                         slack                                  6.478    

Slack (MET) :             6.485ns  (required time - arrival time)
  Source:                 U_COUNTER_LEDS/auxLeds_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_COUNTER_LEDS/auxLeds_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.533ns  (logic 0.730ns (20.662%)  route 2.803ns (79.338%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.716     5.319    U_COUNTER_LEDS/CLK
    SLICE_X1Y82          FDCE                                         r  U_COUNTER_LEDS/auxLeds_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDCE (Prop_fdce_C_Q)         0.456     5.775 f  U_COUNTER_LEDS/auxLeds_reg[4]/Q
                         net (fo=3, routed)           1.421     7.196    U_COUNTER_LEDS/Q[4]
    SLICE_X0Y66          LUT4 (Prop_lut4_I2_O)        0.124     7.320 r  U_COUNTER_LEDS/auxLeds[15]_i_2/O
                         net (fo=16, routed)          1.382     8.702    U_COUNTER_LEDS/auxLeds[15]_i_2_n_0
    SLICE_X0Y82          LUT5 (Prop_lut5_I1_O)        0.150     8.852 r  U_COUNTER_LEDS/auxLeds[1]_i_1/O
                         net (fo=1, routed)           0.000     8.852    U_COUNTER_LEDS/auxLeds__0[1]
    SLICE_X0Y82          FDCE                                         r  U_COUNTER_LEDS/auxLeds_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.597    15.020    U_COUNTER_LEDS/CLK
    SLICE_X0Y82          FDCE                                         r  U_COUNTER_LEDS/auxLeds_reg[1]/C
                         clock pessimism              0.277    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X0Y82          FDCE (Setup_fdce_C_D)        0.075    15.336    U_COUNTER_LEDS/auxLeds_reg[1]
  -------------------------------------------------------------------
                         required time                         15.336    
                         arrival time                          -8.852    
  -------------------------------------------------------------------
                         slack                                  6.485    

Slack (MET) :             6.614ns  (required time - arrival time)
  Source:                 U_COUNTER_LEDS/auxLeds_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_COUNTER_LEDS/auxLeds_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.343ns  (logic 0.704ns (21.058%)  route 2.639ns (78.942%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.716     5.319    U_COUNTER_LEDS/CLK
    SLICE_X0Y82          FDCE                                         r  U_COUNTER_LEDS/auxLeds_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDCE (Prop_fdce_C_Q)         0.456     5.775 f  U_COUNTER_LEDS/auxLeds_reg[2]/Q
                         net (fo=3, routed)           0.712     6.487    U_COUNTER_LEDS/Q[2]
    SLICE_X0Y82          LUT4 (Prop_lut4_I0_O)        0.124     6.611 r  U_COUNTER_LEDS/auxLeds[15]_i_3/O
                         net (fo=16, routed)          1.927     8.538    U_COUNTER_LEDS/auxLeds[15]_i_3_n_0
    SLICE_X0Y65          LUT5 (Prop_lut5_I2_O)        0.124     8.662 r  U_COUNTER_LEDS/auxLeds[15]_i_1/O
                         net (fo=1, routed)           0.000     8.662    U_COUNTER_LEDS/auxLeds__0[15]
    SLICE_X0Y65          FDCE                                         r  U_COUNTER_LEDS/auxLeds_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.599    15.022    U_COUNTER_LEDS/CLK
    SLICE_X0Y65          FDCE                                         r  U_COUNTER_LEDS/auxLeds_reg[15]/C
                         clock pessimism              0.259    15.281    
                         clock uncertainty           -0.035    15.245    
    SLICE_X0Y65          FDCE (Setup_fdce_C_D)        0.031    15.276    U_COUNTER_LEDS/auxLeds_reg[15]
  -------------------------------------------------------------------
                         required time                         15.276    
                         arrival time                          -8.662    
  -------------------------------------------------------------------
                         slack                                  6.614    

Slack (MET) :             6.752ns  (required time - arrival time)
  Source:                 U_COUNTER_LEDS/auxLeds_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_COUNTER_LEDS/auxLeds_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.221ns  (logic 0.704ns (21.855%)  route 2.517ns (78.145%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.716     5.319    U_COUNTER_LEDS/CLK
    SLICE_X1Y82          FDCE                                         r  U_COUNTER_LEDS/auxLeds_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDCE (Prop_fdce_C_Q)         0.456     5.775 f  U_COUNTER_LEDS/auxLeds_reg[4]/Q
                         net (fo=3, routed)           1.421     7.196    U_COUNTER_LEDS/Q[4]
    SLICE_X0Y66          LUT4 (Prop_lut4_I2_O)        0.124     7.320 r  U_COUNTER_LEDS/auxLeds[15]_i_2/O
                         net (fo=16, routed)          1.096     8.416    U_COUNTER_LEDS/auxLeds[15]_i_2_n_0
    SLICE_X0Y82          LUT5 (Prop_lut5_I1_O)        0.124     8.540 r  U_COUNTER_LEDS/auxLeds[3]_i_1/O
                         net (fo=1, routed)           0.000     8.540    U_COUNTER_LEDS/auxLeds__0[3]
    SLICE_X0Y82          FDCE                                         r  U_COUNTER_LEDS/auxLeds_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.597    15.020    U_COUNTER_LEDS/CLK
    SLICE_X0Y82          FDCE                                         r  U_COUNTER_LEDS/auxLeds_reg[3]/C
                         clock pessimism              0.277    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X0Y82          FDCE (Setup_fdce_C_D)        0.031    15.292    U_COUNTER_LEDS/auxLeds_reg[3]
  -------------------------------------------------------------------
                         required time                         15.292    
                         arrival time                          -8.540    
  -------------------------------------------------------------------
                         slack                                  6.752    

Slack (MET) :             6.772ns  (required time - arrival time)
  Source:                 U_COUNTER_LEDS/auxLeds_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_COUNTER_LEDS/auxLeds_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.185ns  (logic 0.704ns (22.103%)  route 2.481ns (77.897%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.716     5.319    U_COUNTER_LEDS/CLK
    SLICE_X0Y82          FDCE                                         r  U_COUNTER_LEDS/auxLeds_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDCE (Prop_fdce_C_Q)         0.456     5.775 f  U_COUNTER_LEDS/auxLeds_reg[2]/Q
                         net (fo=3, routed)           0.712     6.487    U_COUNTER_LEDS/Q[2]
    SLICE_X0Y82          LUT4 (Prop_lut4_I0_O)        0.124     6.611 r  U_COUNTER_LEDS/auxLeds[15]_i_3/O
                         net (fo=16, routed)          1.769     8.380    U_COUNTER_LEDS/auxLeds[15]_i_3_n_0
    SLICE_X0Y66          LUT5 (Prop_lut5_I2_O)        0.124     8.504 r  U_COUNTER_LEDS/auxLeds[7]_i_1/O
                         net (fo=1, routed)           0.000     8.504    U_COUNTER_LEDS/auxLeds__0[7]
    SLICE_X0Y66          FDCE                                         r  U_COUNTER_LEDS/auxLeds_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.598    15.021    U_COUNTER_LEDS/CLK
    SLICE_X0Y66          FDCE                                         r  U_COUNTER_LEDS/auxLeds_reg[7]/C
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X0Y66          FDCE (Setup_fdce_C_D)        0.031    15.275    U_COUNTER_LEDS/auxLeds_reg[7]
  -------------------------------------------------------------------
                         required time                         15.275    
                         arrival time                          -8.504    
  -------------------------------------------------------------------
                         slack                                  6.772    

Slack (MET) :             6.942ns  (required time - arrival time)
  Source:                 U_COUNTER_LEDS/auxLeds_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_COUNTER_LEDS/auxLeds_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.014ns  (logic 0.704ns (23.358%)  route 2.310ns (76.642%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.716     5.319    U_COUNTER_LEDS/CLK
    SLICE_X1Y82          FDCE                                         r  U_COUNTER_LEDS/auxLeds_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDCE (Prop_fdce_C_Q)         0.456     5.775 f  U_COUNTER_LEDS/auxLeds_reg[4]/Q
                         net (fo=3, routed)           1.421     7.196    U_COUNTER_LEDS/Q[4]
    SLICE_X0Y66          LUT4 (Prop_lut4_I2_O)        0.124     7.320 r  U_COUNTER_LEDS/auxLeds[15]_i_2/O
                         net (fo=16, routed)          0.889     8.209    U_COUNTER_LEDS/auxLeds[15]_i_2_n_0
    SLICE_X0Y65          LUT5 (Prop_lut5_I1_O)        0.124     8.333 r  U_COUNTER_LEDS/auxLeds[13]_i_1/O
                         net (fo=1, routed)           0.000     8.333    U_COUNTER_LEDS/auxLeds__0[13]
    SLICE_X0Y65          FDCE                                         r  U_COUNTER_LEDS/auxLeds_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.599    15.022    U_COUNTER_LEDS/CLK
    SLICE_X0Y65          FDCE                                         r  U_COUNTER_LEDS/auxLeds_reg[13]/C
                         clock pessimism              0.259    15.281    
                         clock uncertainty           -0.035    15.245    
    SLICE_X0Y65          FDCE (Setup_fdce_C_D)        0.029    15.274    U_COUNTER_LEDS/auxLeds_reg[13]
  -------------------------------------------------------------------
                         required time                         15.274    
                         arrival time                          -8.333    
  -------------------------------------------------------------------
                         slack                                  6.942    

Slack (MET) :             6.955ns  (required time - arrival time)
  Source:                 U_COUNTER_LEDS/auxLeds_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_COUNTER_LEDS/auxLeds_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.003ns  (logic 0.704ns (23.445%)  route 2.299ns (76.555%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.716     5.319    U_COUNTER_LEDS/CLK
    SLICE_X1Y82          FDCE                                         r  U_COUNTER_LEDS/auxLeds_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDCE (Prop_fdce_C_Q)         0.456     5.775 f  U_COUNTER_LEDS/auxLeds_reg[4]/Q
                         net (fo=3, routed)           1.421     7.196    U_COUNTER_LEDS/Q[4]
    SLICE_X0Y66          LUT4 (Prop_lut4_I2_O)        0.124     7.320 r  U_COUNTER_LEDS/auxLeds[15]_i_2/O
                         net (fo=16, routed)          0.878     8.197    U_COUNTER_LEDS/auxLeds[15]_i_2_n_0
    SLICE_X0Y65          LUT5 (Prop_lut5_I1_O)        0.124     8.321 r  U_COUNTER_LEDS/auxLeds[14]_i_1/O
                         net (fo=1, routed)           0.000     8.321    U_COUNTER_LEDS/auxLeds__0[14]
    SLICE_X0Y65          FDCE                                         r  U_COUNTER_LEDS/auxLeds_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.599    15.022    U_COUNTER_LEDS/CLK
    SLICE_X0Y65          FDCE                                         r  U_COUNTER_LEDS/auxLeds_reg[14]/C
                         clock pessimism              0.259    15.281    
                         clock uncertainty           -0.035    15.245    
    SLICE_X0Y65          FDCE (Setup_fdce_C_D)        0.031    15.276    U_COUNTER_LEDS/auxLeds_reg[14]
  -------------------------------------------------------------------
                         required time                         15.276    
                         arrival time                          -8.321    
  -------------------------------------------------------------------
                         slack                                  6.955    

Slack (MET) :             6.989ns  (required time - arrival time)
  Source:                 U_COUNTER_LEDS/auxLeds_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_COUNTER_LEDS/auxLeds_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.965ns  (logic 0.704ns (23.747%)  route 2.261ns (76.253%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.716     5.319    U_COUNTER_LEDS/CLK
    SLICE_X1Y82          FDCE                                         r  U_COUNTER_LEDS/auxLeds_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDCE (Prop_fdce_C_Q)         0.456     5.775 f  U_COUNTER_LEDS/auxLeds_reg[4]/Q
                         net (fo=3, routed)           1.421     7.196    U_COUNTER_LEDS/Q[4]
    SLICE_X0Y66          LUT4 (Prop_lut4_I2_O)        0.124     7.320 r  U_COUNTER_LEDS/auxLeds[15]_i_2/O
                         net (fo=16, routed)          0.839     8.159    U_COUNTER_LEDS/auxLeds[15]_i_2_n_0
    SLICE_X0Y68          LUT5 (Prop_lut5_I1_O)        0.124     8.283 r  U_COUNTER_LEDS/auxLeds[10]_i_1/O
                         net (fo=1, routed)           0.000     8.283    U_COUNTER_LEDS/auxLeds__0[10]
    SLICE_X0Y68          FDCE                                         r  U_COUNTER_LEDS/auxLeds_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.595    15.018    U_COUNTER_LEDS/CLK
    SLICE_X0Y68          FDCE                                         r  U_COUNTER_LEDS/auxLeds_reg[10]/C
                         clock pessimism              0.259    15.277    
                         clock uncertainty           -0.035    15.241    
    SLICE_X0Y68          FDCE (Setup_fdce_C_D)        0.031    15.272    U_COUNTER_LEDS/auxLeds_reg[10]
  -------------------------------------------------------------------
                         required time                         15.272    
                         arrival time                          -8.283    
  -------------------------------------------------------------------
                         slack                                  6.989    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 U_COUNTER_LEDS/auxLeds_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_COUNTER_LEDS/auxLeds_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.654%)  route 0.077ns (29.346%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.598     1.517    U_COUNTER_LEDS/CLK
    SLICE_X0Y82          FDCE                                         r  U_COUNTER_LEDS/auxLeds_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDCE (Prop_fdce_C_Q)         0.141     1.658 r  U_COUNTER_LEDS/auxLeds_reg[3]/Q
                         net (fo=3, routed)           0.077     1.736    U_COUNTER_LEDS/Q[3]
    SLICE_X1Y82          LUT5 (Prop_lut5_I0_O)        0.045     1.781 r  U_COUNTER_LEDS/auxLeds[4]_i_1/O
                         net (fo=1, routed)           0.000     1.781    U_COUNTER_LEDS/auxLeds__0[4]
    SLICE_X1Y82          FDCE                                         r  U_COUNTER_LEDS/auxLeds_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.869     2.034    U_COUNTER_LEDS/CLK
    SLICE_X1Y82          FDCE                                         r  U_COUNTER_LEDS/auxLeds_reg[4]/C
                         clock pessimism             -0.503     1.530    
    SLICE_X1Y82          FDCE (Hold_fdce_C_D)         0.091     1.621    U_COUNTER_LEDS/auxLeds_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 U_COUNTER_LEDS/auxLeds_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_COUNTER_LEDS/auxLeds_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.227ns (71.377%)  route 0.091ns (28.623%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.598     1.517    U_COUNTER_LEDS/CLK
    SLICE_X0Y82          FDCE                                         r  U_COUNTER_LEDS/auxLeds_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDCE (Prop_fdce_C_Q)         0.128     1.645 r  U_COUNTER_LEDS/auxLeds_reg[1]/Q
                         net (fo=3, routed)           0.091     1.736    U_COUNTER_LEDS/Q[1]
    SLICE_X0Y82          LUT5 (Prop_lut5_I0_O)        0.099     1.835 r  U_COUNTER_LEDS/auxLeds[2]_i_1/O
                         net (fo=1, routed)           0.000     1.835    U_COUNTER_LEDS/auxLeds__0[2]
    SLICE_X0Y82          FDCE                                         r  U_COUNTER_LEDS/auxLeds_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.869     2.034    U_COUNTER_LEDS/CLK
    SLICE_X0Y82          FDCE                                         r  U_COUNTER_LEDS/auxLeds_reg[2]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X0Y82          FDCE (Hold_fdce_C_D)         0.092     1.609    U_COUNTER_LEDS/auxLeds_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 U_COUNTER_LEDS/auxLeds_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_COUNTER_LEDS/auxLeds_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.524%)  route 0.175ns (48.476%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.598     1.517    U_COUNTER_LEDS/CLK
    SLICE_X0Y67          FDCE                                         r  U_COUNTER_LEDS/auxLeds_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDCE (Prop_fdce_C_Q)         0.141     1.658 r  U_COUNTER_LEDS/auxLeds_reg[8]/Q
                         net (fo=3, routed)           0.175     1.833    U_COUNTER_LEDS/Q[8]
    SLICE_X0Y68          LUT5 (Prop_lut5_I0_O)        0.045     1.878 r  U_COUNTER_LEDS/auxLeds[9]_i_1/O
                         net (fo=1, routed)           0.000     1.878    U_COUNTER_LEDS/auxLeds__0[9]
    SLICE_X0Y68          FDCE                                         r  U_COUNTER_LEDS/auxLeds_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.868     2.033    U_COUNTER_LEDS/CLK
    SLICE_X0Y68          FDCE                                         r  U_COUNTER_LEDS/auxLeds_reg[9]/C
                         clock pessimism             -0.502     1.530    
    SLICE_X0Y68          FDCE (Hold_fdce_C_D)         0.092     1.622    U_COUNTER_LEDS/auxLeds_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 U_COUNTER_LEDS/auxLeds_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_COUNTER_LEDS/auxLeds_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.873%)  route 0.187ns (50.127%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.600     1.519    U_COUNTER_LEDS/CLK
    SLICE_X0Y65          FDCE                                         r  U_COUNTER_LEDS/auxLeds_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  U_COUNTER_LEDS/auxLeds_reg[13]/Q
                         net (fo=3, routed)           0.187     1.847    U_COUNTER_LEDS/Q[13]
    SLICE_X0Y65          LUT5 (Prop_lut5_I0_O)        0.045     1.892 r  U_COUNTER_LEDS/auxLeds[14]_i_1/O
                         net (fo=1, routed)           0.000     1.892    U_COUNTER_LEDS/auxLeds__0[14]
    SLICE_X0Y65          FDCE                                         r  U_COUNTER_LEDS/auxLeds_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.871     2.036    U_COUNTER_LEDS/CLK
    SLICE_X0Y65          FDCE                                         r  U_COUNTER_LEDS/auxLeds_reg[14]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X0Y65          FDCE (Hold_fdce_C_D)         0.092     1.611    U_COUNTER_LEDS/auxLeds_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 U_COUNTER_LEDS/auxLeds_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_COUNTER_LEDS/auxLeds_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.186ns (46.045%)  route 0.218ns (53.955%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.597     1.516    U_COUNTER_LEDS/CLK
    SLICE_X0Y68          FDCE                                         r  U_COUNTER_LEDS/auxLeds_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDCE (Prop_fdce_C_Q)         0.141     1.657 r  U_COUNTER_LEDS/auxLeds_reg[11]/Q
                         net (fo=3, routed)           0.218     1.875    U_COUNTER_LEDS/Q[11]
    SLICE_X0Y67          LUT5 (Prop_lut5_I0_O)        0.045     1.920 r  U_COUNTER_LEDS/auxLeds[12]_i_1/O
                         net (fo=1, routed)           0.000     1.920    U_COUNTER_LEDS/auxLeds__0[12]
    SLICE_X0Y67          FDCE                                         r  U_COUNTER_LEDS/auxLeds_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.869     2.034    U_COUNTER_LEDS/CLK
    SLICE_X0Y67          FDCE                                         r  U_COUNTER_LEDS/auxLeds_reg[12]/C
                         clock pessimism             -0.502     1.531    
    SLICE_X0Y67          FDCE (Hold_fdce_C_D)         0.091     1.622    U_COUNTER_LEDS/auxLeds_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 U_COUNTER_LEDS/auxLeds_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_COUNTER_LEDS/auxLeds_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.186ns (45.075%)  route 0.227ns (54.925%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.599     1.518    U_COUNTER_LEDS/CLK
    SLICE_X0Y66          FDCE                                         r  U_COUNTER_LEDS/auxLeds_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDCE (Prop_fdce_C_Q)         0.141     1.659 r  U_COUNTER_LEDS/auxLeds_reg[5]/Q
                         net (fo=3, routed)           0.227     1.886    U_COUNTER_LEDS/Q[5]
    SLICE_X0Y66          LUT5 (Prop_lut5_I0_O)        0.045     1.931 r  U_COUNTER_LEDS/auxLeds[6]_i_1/O
                         net (fo=1, routed)           0.000     1.931    U_COUNTER_LEDS/auxLeds__0[6]
    SLICE_X0Y66          FDCE                                         r  U_COUNTER_LEDS/auxLeds_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.870     2.035    U_COUNTER_LEDS/CLK
    SLICE_X0Y66          FDCE                                         r  U_COUNTER_LEDS/auxLeds_reg[6]/C
                         clock pessimism             -0.516     1.518    
    SLICE_X0Y66          FDCE (Hold_fdce_C_D)         0.092     1.610    U_COUNTER_LEDS/auxLeds_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 U_COUNTER_LEDS/auxLeds_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_COUNTER_LEDS/auxLeds_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.558%)  route 0.231ns (55.442%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.600     1.519    U_COUNTER_LEDS/CLK
    SLICE_X0Y65          FDCE                                         r  U_COUNTER_LEDS/auxLeds_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  U_COUNTER_LEDS/auxLeds_reg[14]/Q
                         net (fo=3, routed)           0.231     1.892    U_COUNTER_LEDS/Q[14]
    SLICE_X0Y65          LUT5 (Prop_lut5_I0_O)        0.045     1.937 r  U_COUNTER_LEDS/auxLeds[15]_i_1/O
                         net (fo=1, routed)           0.000     1.937    U_COUNTER_LEDS/auxLeds__0[15]
    SLICE_X0Y65          FDCE                                         r  U_COUNTER_LEDS/auxLeds_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.871     2.036    U_COUNTER_LEDS/CLK
    SLICE_X0Y65          FDCE                                         r  U_COUNTER_LEDS/auxLeds_reg[15]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X0Y65          FDCE (Hold_fdce_C_D)         0.092     1.611    U_COUNTER_LEDS/auxLeds_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 U_COUNTER_LEDS/auxLeds_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_COUNTER_LEDS/auxLeds_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.186ns (44.204%)  route 0.235ns (55.796%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.597     1.516    U_COUNTER_LEDS/CLK
    SLICE_X0Y68          FDCE                                         r  U_COUNTER_LEDS/auxLeds_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDCE (Prop_fdce_C_Q)         0.141     1.657 r  U_COUNTER_LEDS/auxLeds_reg[10]/Q
                         net (fo=3, routed)           0.235     1.892    U_COUNTER_LEDS/Q[10]
    SLICE_X0Y68          LUT5 (Prop_lut5_I0_O)        0.045     1.937 r  U_COUNTER_LEDS/auxLeds[11]_i_1/O
                         net (fo=1, routed)           0.000     1.937    U_COUNTER_LEDS/auxLeds__0[11]
    SLICE_X0Y68          FDCE                                         r  U_COUNTER_LEDS/auxLeds_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.868     2.033    U_COUNTER_LEDS/CLK
    SLICE_X0Y68          FDCE                                         r  U_COUNTER_LEDS/auxLeds_reg[11]/C
                         clock pessimism             -0.516     1.516    
    SLICE_X0Y68          FDCE (Hold_fdce_C_D)         0.091     1.607    U_COUNTER_LEDS/auxLeds_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 U_COUNTER_LEDS/auxLeds_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_COUNTER_LEDS/auxLeds_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.186ns (42.242%)  route 0.254ns (57.758%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.598     1.517    U_COUNTER_LEDS/CLK
    SLICE_X0Y67          FDCE                                         r  U_COUNTER_LEDS/auxLeds_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDCE (Prop_fdce_C_Q)         0.141     1.658 r  U_COUNTER_LEDS/auxLeds_reg[12]/Q
                         net (fo=3, routed)           0.254     1.913    U_COUNTER_LEDS/Q[12]
    SLICE_X0Y65          LUT5 (Prop_lut5_I0_O)        0.045     1.958 r  U_COUNTER_LEDS/auxLeds[13]_i_1/O
                         net (fo=1, routed)           0.000     1.958    U_COUNTER_LEDS/auxLeds__0[13]
    SLICE_X0Y65          FDCE                                         r  U_COUNTER_LEDS/auxLeds_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.871     2.036    U_COUNTER_LEDS/CLK
    SLICE_X0Y65          FDCE                                         r  U_COUNTER_LEDS/auxLeds_reg[13]/C
                         clock pessimism             -0.502     1.533    
    SLICE_X0Y65          FDCE (Hold_fdce_C_D)         0.091     1.624    U_COUNTER_LEDS/auxLeds_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 U_COUNTER_LEDS/auxLeds_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_COUNTER_LEDS/auxLeds_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.186ns (42.983%)  route 0.247ns (57.017%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.599     1.518    U_COUNTER_LEDS/CLK
    SLICE_X0Y66          FDCE                                         r  U_COUNTER_LEDS/auxLeds_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDCE (Prop_fdce_C_Q)         0.141     1.659 r  U_COUNTER_LEDS/auxLeds_reg[6]/Q
                         net (fo=3, routed)           0.247     1.906    U_COUNTER_LEDS/Q[6]
    SLICE_X0Y66          LUT5 (Prop_lut5_I0_O)        0.045     1.951 r  U_COUNTER_LEDS/auxLeds[7]_i_1/O
                         net (fo=1, routed)           0.000     1.951    U_COUNTER_LEDS/auxLeds__0[7]
    SLICE_X0Y66          FDCE                                         r  U_COUNTER_LEDS/auxLeds_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.870     2.035    U_COUNTER_LEDS/CLK
    SLICE_X0Y66          FDCE                                         r  U_COUNTER_LEDS/auxLeds_reg[7]/C
                         clock pessimism             -0.516     1.518    
    SLICE_X0Y66          FDCE (Hold_fdce_C_D)         0.092     1.610    U_COUNTER_LEDS/auxLeds_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.341    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y82     U_COUNTER_LEDS/auxLeds_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y68     U_COUNTER_LEDS/auxLeds_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y68     U_COUNTER_LEDS/auxLeds_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y67     U_COUNTER_LEDS/auxLeds_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y65     U_COUNTER_LEDS/auxLeds_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y65     U_COUNTER_LEDS/auxLeds_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y65     U_COUNTER_LEDS/auxLeds_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y82     U_COUNTER_LEDS/auxLeds_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y82     U_COUNTER_LEDS/auxLeds_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y82     U_COUNTER_LEDS/auxLeds_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y82     U_COUNTER_LEDS/auxLeds_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y68     U_COUNTER_LEDS/auxLeds_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y68     U_COUNTER_LEDS/auxLeds_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y67     U_COUNTER_LEDS/auxLeds_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y67     U_COUNTER_LEDS/auxLeds_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y65     U_COUNTER_LEDS/auxLeds_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y65     U_COUNTER_LEDS/auxLeds_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y65     U_COUNTER_LEDS/auxLeds_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y82     U_COUNTER_LEDS/auxLeds_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y65     U_COUNTER_LEDS/auxLeds_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y65     U_COUNTER_LEDS/auxLeds_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y65     U_COUNTER_LEDS/auxLeds_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y66     U_COUNTER_LEDS/auxLeds_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y66     U_COUNTER_LEDS/auxLeds_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y66     U_COUNTER_LEDS/auxLeds_reg[7]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y82     U_COUNTER_LEDS/auxLeds_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y68     U_COUNTER_LEDS/auxLeds_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y68     U_COUNTER_LEDS/auxLeds_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y68     U_COUNTER_LEDS/auxLeds_reg[11]/C



