L 0 50 0 0 -1 16
L 375 50 0 50 -1 16
L 0 0 375 0 -1 16
L 375 0 375 50 -1 16
T 25 10 0.00 0.00 41 0 0 0 0 8 0
HDL_DECS
P "HDL_DIRECT" "WARNING: OLD SYMBOL. USE VHDL_DECS OR VERILOG_DECS INSTEAD." 0 100 0.00 0.00 41 0 0 0 0 0 1 0 80
P "FIXED_RANGES" "YES" 25 -200 0.00 0.00 37 0 0 0 0 0 0 0 80
P "VHDL_SCALAR_TYPE" "STD_LOGIC" 25 -250 0.00 0.00 37 0 0 0 0 0 0 0 80
P "VHDL_VECTOR_TYPE" "STD_LOGIC_VECTOR" 25 -300 0.00 0.00 37 0 0 0 0 0 0 0 80
P "LIBRARY1" "IEEE" 25 -350 0.00 0.00 37 0 0 0 0 0 0 0 80
P "USE1" "IEEE.STD_LOGIC_1164.ALL" 25 -400 0.00 0.00 37 0 0 0 0 0 0 0 80
P "USE2" "WORK.ALL" 25 -450 0.00 0.00 37 0 0 0 0 0 0 0 80
P "PATH" "?" 25 75 0.00 0.00 41 0 0 0 0 0 0 0 80
P "HDL_SCHEMATIC" "TYPE1" 25 -50 0.00 0.00 37 0 0 0 0 0 0 0 80
P "ONE_ARCHITECTURE" "ONE_PAGE" 25 -150 0.00 0.00 37 0 0 0 0 0 0 0 80
