<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.43.0 (0)
 -->
<!-- Title: G Pages: 1 -->
<svg width="1374pt" height="1034pt"
 viewBox="0.00 0.00 1374.00 1034.00" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(4 1030)">
<title>G</title>
<polygon fill="white" stroke="transparent" points="-4,4 -4,-1030 1370,-1030 1370,4 -4,4"/>
<g id="clust1" class="cluster">
<title>cluster_root</title>
<g id="a_clust1"><a xlink:title="eventq_index=0&#10;full_system=false&#10;sim_quantum=0&#10;time_sync_enable=false&#10;time_sync_period=100000000000&#10;time_sync_spin_threshold=100000000">
<path fill="#bab6ae" stroke="#000000" d="M20,-8C20,-8 1346,-8 1346,-8 1352,-8 1358,-14 1358,-20 1358,-20 1358,-1006 1358,-1006 1358,-1012 1352,-1018 1346,-1018 1346,-1018 20,-1018 20,-1018 14,-1018 8,-1012 8,-1006 8,-1006 8,-20 8,-20 8,-14 14,-8 20,-8"/>
<text text-anchor="middle" x="683" y="-1002.8" font-family="Arial" font-size="14.00" fill="#000000">root </text>
<text text-anchor="middle" x="683" y="-987.8" font-family="Arial" font-size="14.00" fill="#000000">: Root</text>
</a>
</g>
</g>
<g id="clust2" class="cluster">
<title>cluster_board</title>
<g id="a_clust2"><a xlink:title="auto_unlink_shared_backstore=false&#10;cache_line_size=64&#10;eventq_index=0&#10;exit_on_work_items=true&#10;external_memory_ranges=&#10;init_param=0&#10;m5ops_base=4294901760&#10;mem_mode=atomic&#10;mem_ranges=0:3221225472 3221225472:6442450944&#10;memories=board.memory.mem_ctrl.dram board.pim.mem_ctrl.dram&#10;mmap_using_noreserve=false&#10;multi_thread=false&#10;&#10;um_work_ids=16&#10;&#13;eadfile=&#10;&#13;edirect_paths=&#10;shadow_rom_ranges=&#10;shared_backstore=&#10;symbolfile=&#10;thermal_components=&#10;thermal_model=Null&#10;work_begin_ckpt_count=0&#10;work_begin_cpu_id_exit=&#45;1&#10;work_begin_exit_count=0&#10;work_cpus_ckpt_count=0&#10;work_end_ckpt_count=0&#10;work_end_exit_count=0&#10;work_item_id=&#45;1&#10;workload=board.workload">
<path fill="#e4e7eb" stroke="#000000" d="M28,-16C28,-16 1338,-16 1338,-16 1344,-16 1350,-22 1350,-28 1350,-28 1350,-960 1350,-960 1350,-966 1344,-972 1338,-972 1338,-972 28,-972 28,-972 22,-972 16,-966 16,-960 16,-960 16,-28 16,-28 16,-22 22,-16 28,-16"/>
<text text-anchor="middle" x="683" y="-956.8" font-family="Arial" font-size="14.00" fill="#000000">board </text>
<text text-anchor="middle" x="683" y="-941.8" font-family="Arial" font-size="14.00" fill="#000000">: CustomBoard</text>
</a>
</g>
</g>
<g id="clust6" class="cluster">
<title>cluster_board_processor</title>
<g id="a_clust6"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#bab6ae" stroke="#000000" d="M432,-566C432,-566 1330,-566 1330,-566 1336,-566 1342,-572 1342,-578 1342,-578 1342,-914 1342,-914 1342,-920 1336,-926 1330,-926 1330,-926 432,-926 432,-926 426,-926 420,-920 420,-914 420,-914 420,-578 420,-578 420,-572 426,-566 432,-566"/>
<text text-anchor="middle" x="881" y="-910.8" font-family="Arial" font-size="14.00" fill="#000000">processor </text>
<text text-anchor="middle" x="881" y="-895.8" font-family="Arial" font-size="14.00" fill="#000000">: SimpleProcessor</text>
</a>
</g>
</g>
<g id="clust7" class="cluster">
<title>cluster_board_processor_cores</title>
<g id="a_clust7"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#9f9c95" stroke="#000000" d="M440,-574C440,-574 1322,-574 1322,-574 1328,-574 1334,-580 1334,-586 1334,-586 1334,-868 1334,-868 1334,-874 1328,-880 1322,-880 1322,-880 440,-880 440,-880 434,-880 428,-874 428,-868 428,-868 428,-586 428,-586 428,-580 434,-574 440,-574"/>
<text text-anchor="middle" x="881" y="-864.8" font-family="Arial" font-size="14.00" fill="#000000">cores </text>
<text text-anchor="middle" x="881" y="-849.8" font-family="Arial" font-size="14.00" fill="#000000">: SimpleCore</text>
</a>
</g>
</g>
<g id="clust8" class="cluster">
<title>cluster_board_processor_cores_core</title>
<g id="a_clust8"><a xlink:title="branchPred=Null&#10;checker=Null&#10;clk_domain=board.clk_domain&#10;cpu_id=0&#10;decoder=board.processor.cores.core.decoder&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;function_trace=false&#10;function_trace_start=0&#10;interrupts=board.processor.cores.core.interrupts&#10;isa=board.processor.cores.core.isa&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=board.processor.cores.core.mmu&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=board.processor.cores.core.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;simpoint_start_insts=&#10;simulate_data_stalls=false&#10;simulate_inst_stalls=false&#10;socket_id=0&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=board&#10;tracer=board.processor.cores.core.tracer&#10;width=1&#10;workload=board.processor.cores.core.workload">
<path fill="#bbc6d9" stroke="#000000" d="M448,-582C448,-582 1314,-582 1314,-582 1320,-582 1326,-588 1326,-594 1326,-594 1326,-822 1326,-822 1326,-828 1320,-834 1314,-834 1314,-834 448,-834 448,-834 442,-834 436,-828 436,-822 436,-822 436,-594 436,-594 436,-588 442,-582 448,-582"/>
<text text-anchor="middle" x="881" y="-818.8" font-family="Arial" font-size="14.00" fill="#000000">core </text>
<text text-anchor="middle" x="881" y="-803.8" font-family="Arial" font-size="14.00" fill="#000000">: X86AtomicSimpleCPU</text>
</a>
</g>
</g>
<g id="clust9" class="cluster">
<title>cluster_board_processor_cores_core_mmu</title>
<g id="a_clust9"><a xlink:title="dtb=board.processor.cores.core.mmu.dtb&#10;eventq_index=0&#10;itb=board.processor.cores.core.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M972,-590C972,-590 1306,-590 1306,-590 1312,-590 1318,-596 1318,-602 1318,-602 1318,-776 1318,-776 1318,-782 1312,-788 1306,-788 1306,-788 972,-788 972,-788 966,-788 960,-782 960,-776 960,-776 960,-602 960,-602 960,-596 966,-590 972,-590"/>
<text text-anchor="middle" x="1139" y="-772.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="1139" y="-757.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust10" class="cluster">
<title>cluster_board_processor_cores_core_mmu_itb</title>
<g id="a_clust10"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=board&#10;walker=board.processor.cores.core.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M980,-598C980,-598 1123,-598 1123,-598 1129,-598 1135,-604 1135,-610 1135,-610 1135,-730 1135,-730 1135,-736 1129,-742 1123,-742 1123,-742 980,-742 980,-742 974,-742 968,-736 968,-730 968,-730 968,-610 968,-610 968,-604 974,-598 980,-598"/>
<text text-anchor="middle" x="1051.5" y="-726.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="1051.5" y="-711.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust11" class="cluster">
<title>cluster_board_processor_cores_core_mmu_itb_walker</title>
<g id="a_clust11"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=board.processor.cores.core.mmu.itb.walker.power_state&#10;system=board">
<path fill="#84827c" stroke="#000000" d="M988,-606C988,-606 1115,-606 1115,-606 1121,-606 1127,-612 1127,-618 1127,-618 1127,-684 1127,-684 1127,-690 1121,-696 1115,-696 1115,-696 988,-696 988,-696 982,-696 976,-690 976,-684 976,-684 976,-618 976,-618 976,-612 982,-606 988,-606"/>
<text text-anchor="middle" x="1051.5" y="-680.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="1051.5" y="-665.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust13" class="cluster">
<title>cluster_board_processor_cores_core_mmu_dtb</title>
<g id="a_clust13"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=board&#10;walker=board.processor.cores.core.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M1155,-598C1155,-598 1298,-598 1298,-598 1304,-598 1310,-604 1310,-610 1310,-610 1310,-730 1310,-730 1310,-736 1304,-742 1298,-742 1298,-742 1155,-742 1155,-742 1149,-742 1143,-736 1143,-730 1143,-730 1143,-610 1143,-610 1143,-604 1149,-598 1155,-598"/>
<text text-anchor="middle" x="1226.5" y="-726.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="1226.5" y="-711.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust14" class="cluster">
<title>cluster_board_processor_cores_core_mmu_dtb_walker</title>
<g id="a_clust14"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=board.processor.cores.core.mmu.dtb.walker.power_state&#10;system=board">
<path fill="#84827c" stroke="#000000" d="M1163,-606C1163,-606 1290,-606 1290,-606 1296,-606 1302,-612 1302,-618 1302,-618 1302,-684 1302,-684 1302,-690 1296,-696 1290,-696 1290,-696 1163,-696 1163,-696 1157,-696 1151,-690 1151,-684 1151,-684 1151,-618 1151,-618 1151,-612 1157,-606 1163,-606"/>
<text text-anchor="middle" x="1226.5" y="-680.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="1226.5" y="-665.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust22" class="cluster">
<title>cluster_board_processor_cores_core_interrupts</title>
<g id="a_clust22"><a xlink:title="clk_domain=board.processor.cores.core.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=board">
<path fill="#bab6ae" stroke="#000000" d="M456,-606C456,-606 734,-606 734,-606 740,-606 746,-612 746,-618 746,-618 746,-684 746,-684 746,-690 740,-696 734,-696 734,-696 456,-696 456,-696 450,-696 444,-690 444,-684 444,-684 444,-618 444,-618 444,-612 450,-606 456,-606"/>
<text text-anchor="middle" x="595" y="-680.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="595" y="-665.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust24" class="cluster">
<title>cluster_board_memory</title>
<g id="a_clust24"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#bab6ae" stroke="#000000" d="M284,-598C284,-598 400,-598 400,-598 406,-598 412,-604 412,-610 412,-610 412,-730 412,-730 412,-736 406,-742 400,-742 400,-742 284,-742 284,-742 278,-742 272,-736 272,-730 272,-730 272,-610 272,-610 272,-604 278,-598 284,-598"/>
<text text-anchor="middle" x="342" y="-726.8" font-family="Arial" font-size="14.00" fill="#000000">memory </text>
<text text-anchor="middle" x="342" y="-711.8" font-family="Arial" font-size="14.00" fill="#000000">: ChanneledMemory</text>
</a>
</g>
</g>
<g id="clust25" class="cluster">
<title>cluster_board_memory_mem_ctrl</title>
<g id="a_clust25"><a xlink:title="clk_domain=board.clk_domain&#10;command_window=10000&#10;disable_sanity_check=false&#10;dram=board.memory.mem_ctrl.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=board.memory.mem_ctrl.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=board&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#9f9c95" stroke="#000000" d="M339,-606C339,-606 392,-606 392,-606 398,-606 404,-612 404,-618 404,-618 404,-684 404,-684 404,-690 398,-696 392,-696 392,-696 339,-696 339,-696 333,-696 327,-690 327,-684 327,-684 327,-618 327,-618 327,-612 333,-606 339,-606"/>
<text text-anchor="middle" x="365.5" y="-680.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrl </text>
<text text-anchor="middle" x="365.5" y="-665.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<g id="clust29" class="cluster">
<title>cluster_board_cache_hierarchy</title>
<g id="a_clust29"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#bab6ae" stroke="#000000" d="M333,-24C333,-24 1093,-24 1093,-24 1099,-24 1105,-30 1105,-36 1105,-36 1105,-546 1105,-546 1105,-552 1099,-558 1093,-558 1093,-558 333,-558 333,-558 327,-558 321,-552 321,-546 321,-546 321,-36 321,-36 321,-30 327,-24 333,-24"/>
<text text-anchor="middle" x="713" y="-542.8" font-family="Arial" font-size="14.00" fill="#000000">cache_hierarchy </text>
<text text-anchor="middle" x="713" y="-527.8" font-family="Arial" font-size="14.00" fill="#000000">: PrivateL1SharedL2CacheHierarchy</text>
</a>
</g>
</g>
<g id="clust30" class="cluster">
<title>cluster_board_cache_hierarchy_membus</title>
<g id="a_clust30"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;forward_latency=4&#10;frontend_latency=3&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=true&#10;point_of_unification=true&#10;power_model=&#10;power_state=board.cache_hierarchy.membus.power_state&#10;&#13;esponse_latency=2&#10;snoop_filter=board.cache_hierarchy.membus.snoop_filter&#10;snoop_response_latency=4&#10;system=board&#10;use_default_range=false&#10;width=64">
<path fill="#6f798c" stroke="#000000" d="M341,-284C341,-284 653,-284 653,-284 659,-284 665,-290 665,-296 665,-296 665,-500 665,-500 665,-506 659,-512 653,-512 653,-512 341,-512 341,-512 335,-512 329,-506 329,-500 329,-500 329,-296 329,-296 329,-290 335,-284 341,-284"/>
<text text-anchor="middle" x="497" y="-496.8" font-family="Arial" font-size="14.00" fill="#000000">membus </text>
<text text-anchor="middle" x="497" y="-481.8" font-family="Arial" font-size="14.00" fill="#000000">: SystemXBar</text>
</a>
</g>
</g>
<g id="clust33" class="cluster">
<title>cluster_board_cache_hierarchy_membus_badaddr_responder</title>
<g id="a_clust33"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;fake_mem=false&#10;pio_addr=0&#10;pio_latency=100000&#10;pio_size=8&#10;power_model=&#10;power_state=board.cache_hierarchy.membus.badaddr_responder.power_state&#10;&#13;et_bad_addr=true&#10;&#13;et_data16=65535&#10;&#13;et_data32=4294967295&#10;&#13;et_data64=18446744073709551615&#10;&#13;et_data8=255&#10;system=board&#10;update_data=false&#10;warn_access=">
<path fill="#c7a793" stroke="#000000" d="M349,-292C349,-292 463,-292 463,-292 469,-292 475,-298 475,-304 475,-304 475,-370 475,-370 475,-376 469,-382 463,-382 463,-382 349,-382 349,-382 343,-382 337,-376 337,-370 337,-370 337,-304 337,-304 337,-298 343,-292 349,-292"/>
<text text-anchor="middle" x="406" y="-366.8" font-family="Arial" font-size="14.00" fill="#000000">badaddr_responder </text>
<text text-anchor="middle" x="406" y="-351.8" font-family="Arial" font-size="14.00" fill="#000000">: BadAddr</text>
</a>
</g>
</g>
<g id="clust35" class="cluster">
<title>cluster_board_cache_hierarchy_l1icaches</title>
<g id="a_clust35"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=16&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.l1icaches.power_state&#10;prefetcher=board.cache_hierarchy.l1icaches.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.l1icaches.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=16384&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.l1icaches.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#9f9c95" stroke="#000000" d="M341,-32C341,-32 503,-32 503,-32 509,-32 515,-38 515,-44 515,-44 515,-110 515,-110 515,-116 509,-122 503,-122 503,-122 341,-122 341,-122 335,-122 329,-116 329,-110 329,-110 329,-44 329,-44 329,-38 335,-32 341,-32"/>
<text text-anchor="middle" x="422" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">l1icaches </text>
<text text-anchor="middle" x="422" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L1ICache</text>
</a>
</g>
</g>
<g id="clust45" class="cluster">
<title>cluster_board_cache_hierarchy_l1dcaches</title>
<g id="a_clust45"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=16&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.l1dcaches.power_state&#10;prefetcher=board.cache_hierarchy.l1dcaches.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.l1dcaches.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=16384&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.l1dcaches.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#9f9c95" stroke="#000000" d="M535,-32C535,-32 697,-32 697,-32 703,-32 709,-38 709,-44 709,-44 709,-110 709,-110 709,-116 703,-122 697,-122 697,-122 535,-122 535,-122 529,-122 523,-116 523,-110 523,-110 523,-44 523,-44 523,-38 529,-32 535,-32"/>
<text text-anchor="middle" x="616" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">l1dcaches </text>
<text text-anchor="middle" x="616" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L1DCache</text>
</a>
</g>
</g>
<g id="clust55" class="cluster">
<title>cluster_board_cache_hierarchy_l2bus</title>
<g id="a_clust55"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=board.cache_hierarchy.l2bus.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=board.cache_hierarchy.l2bus.snoop_filter&#10;snoop_response_latency=1&#10;system=board&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M579,-162C579,-162 815,-162 815,-162 821,-162 827,-168 827,-174 827,-174 827,-240 827,-240 827,-246 821,-252 815,-252 815,-252 579,-252 579,-252 573,-252 567,-246 567,-240 567,-240 567,-174 567,-174 567,-168 573,-162 579,-162"/>
<text text-anchor="middle" x="697" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">l2bus </text>
<text text-anchor="middle" x="697" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust58" class="cluster">
<title>cluster_board_cache_hierarchy_l2cache</title>
<g id="a_clust58"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=16&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=10&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.l2cache.power_state&#10;prefetcher=board.cache_hierarchy.l2cache.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.l2cache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=262144&#10;system=board&#10;tag_latency=10&#10;tags=board.cache_hierarchy.l2cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#9f9c95" stroke="#000000" d="M685,-292C685,-292 847,-292 847,-292 853,-292 859,-298 859,-304 859,-304 859,-370 859,-370 859,-376 853,-382 847,-382 847,-382 685,-382 685,-382 679,-382 673,-376 673,-370 673,-370 673,-304 673,-304 673,-298 679,-292 685,-292"/>
<text text-anchor="middle" x="766" y="-366.8" font-family="Arial" font-size="14.00" fill="#000000">l2cache </text>
<text text-anchor="middle" x="766" y="-351.8" font-family="Arial" font-size="14.00" fill="#000000">: L2Cache</text>
</a>
</g>
</g>
<g id="clust68" class="cluster">
<title>cluster_board_cache_hierarchy_iptw_caches</title>
<g id="a_clust68"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=4&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.iptw_caches.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.iptw_caches.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=8192&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.iptw_caches.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#9f9c95" stroke="#000000" d="M729,-32C729,-32 891,-32 891,-32 897,-32 903,-38 903,-44 903,-44 903,-110 903,-110 903,-116 897,-122 891,-122 891,-122 729,-122 729,-122 723,-122 717,-116 717,-110 717,-110 717,-44 717,-44 717,-38 723,-32 729,-32"/>
<text text-anchor="middle" x="810" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">iptw_caches </text>
<text text-anchor="middle" x="810" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: MMUCache</text>
</a>
</g>
</g>
<g id="clust74" class="cluster">
<title>cluster_board_cache_hierarchy_dptw_caches</title>
<g id="a_clust74"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=4&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.dptw_caches.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.dptw_caches.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=8192&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.dptw_caches.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#9f9c95" stroke="#000000" d="M923,-32C923,-32 1085,-32 1085,-32 1091,-32 1097,-38 1097,-44 1097,-44 1097,-110 1097,-110 1097,-116 1091,-122 1085,-122 1085,-122 923,-122 923,-122 917,-122 911,-116 911,-110 911,-110 911,-44 911,-44 911,-38 917,-32 923,-32"/>
<text text-anchor="middle" x="1004" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">dptw_caches </text>
<text text-anchor="middle" x="1004" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: MMUCache</text>
</a>
</g>
</g>
<g id="clust80" class="cluster">
<title>cluster_board_pim</title>
<g id="a_clust80"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#bab6ae" stroke="#000000" d="M136,-598C136,-598 252,-598 252,-598 258,-598 264,-604 264,-610 264,-610 264,-730 264,-730 264,-736 258,-742 252,-742 252,-742 136,-742 136,-742 130,-742 124,-736 124,-730 124,-730 124,-610 124,-610 124,-604 130,-598 136,-598"/>
<text text-anchor="middle" x="194" y="-726.8" font-family="Arial" font-size="14.00" fill="#000000">pim </text>
<text text-anchor="middle" x="194" y="-711.8" font-family="Arial" font-size="14.00" fill="#000000">: ChanneledMemory</text>
</a>
</g>
</g>
<g id="clust81" class="cluster">
<title>cluster_board_pim_mem_ctrl</title>
<g id="a_clust81"><a xlink:title="clk_domain=board.clk_domain&#10;command_window=10000&#10;disable_sanity_check=false&#10;dram=board.pim.mem_ctrl.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=board.pim.mem_ctrl.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=board&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#9f9c95" stroke="#000000" d="M191,-606C191,-606 244,-606 244,-606 250,-606 256,-612 256,-618 256,-618 256,-684 256,-684 256,-690 250,-696 244,-696 244,-696 191,-696 191,-696 185,-696 179,-690 179,-684 179,-684 179,-618 179,-618 179,-612 185,-606 191,-606"/>
<text text-anchor="middle" x="217.5" y="-680.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrl </text>
<text text-anchor="middle" x="217.5" y="-665.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<!-- board_system_port -->
<g id="node1" class="node">
<title>board_system_port</title>
<path fill="#b6b8bc" stroke="#000000" d="M103.5,-650C103.5,-650 36.5,-650 36.5,-650 30.5,-650 24.5,-644 24.5,-638 24.5,-638 24.5,-626 24.5,-626 24.5,-620 30.5,-614 36.5,-614 36.5,-614 103.5,-614 103.5,-614 109.5,-614 115.5,-620 115.5,-626 115.5,-626 115.5,-638 115.5,-638 115.5,-644 109.5,-650 103.5,-650"/>
<text text-anchor="middle" x="70" y="-628.3" font-family="Arial" font-size="14.00" fill="#000000">system_port</text>
</g>
<!-- board_cache_hierarchy_membus_cpu_side_ports -->
<g id="node10" class="node">
<title>board_cache_hierarchy_membus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M509,-466C509,-466 425,-466 425,-466 419,-466 413,-460 413,-454 413,-454 413,-442 413,-442 413,-436 419,-430 425,-430 425,-430 509,-430 509,-430 515,-430 521,-436 521,-442 521,-442 521,-454 521,-454 521,-460 515,-466 509,-466"/>
<text text-anchor="middle" x="467" y="-444.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- board_system_port&#45;&gt;board_cache_hierarchy_membus_cpu_side_ports -->
<g id="edge1" class="edge">
<title>board_system_port&#45;&gt;board_cache_hierarchy_membus_cpu_side_ports</title>
<path fill="none" stroke="black" d="M90.51,-613.74C110.6,-598.01 142.79,-575.77 175,-566 199.36,-558.61 382.17,-571.11 404,-558 433.94,-540.02 451.05,-502.02 459.68,-476"/>
<polygon fill="black" stroke="black" points="463.06,-476.93 462.68,-466.34 456.37,-474.85 463.06,-476.93"/>
</g>
<!-- board_processor_cores_core_icache_port -->
<g id="node2" class="node">
<title>board_processor_cores_core_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M830,-650C830,-650 768,-650 768,-650 762,-650 756,-644 756,-638 756,-638 756,-626 756,-626 756,-620 762,-614 768,-614 768,-614 830,-614 830,-614 836,-614 842,-620 842,-626 842,-626 842,-638 842,-638 842,-644 836,-650 830,-650"/>
<text text-anchor="middle" x="799" y="-628.3" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- board_cache_hierarchy_l1icaches_cpu_side -->
<g id="node14" class="node">
<title>board_cache_hierarchy_l1icaches_cpu_side</title>
<path fill="#7f7c77" stroke="#000000" d="M494.5,-76C494.5,-76 447.5,-76 447.5,-76 441.5,-76 435.5,-70 435.5,-64 435.5,-64 435.5,-52 435.5,-52 435.5,-46 441.5,-40 447.5,-40 447.5,-40 494.5,-40 494.5,-40 500.5,-40 506.5,-46 506.5,-52 506.5,-52 506.5,-64 506.5,-64 506.5,-70 500.5,-76 494.5,-76"/>
<text text-anchor="middle" x="471" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores_core_icache_port&#45;&gt;board_cache_hierarchy_l1icaches_cpu_side -->
<g id="edge2" class="edge">
<title>board_processor_cores_core_icache_port&#45;&gt;board_cache_hierarchy_l1icaches_cpu_side</title>
<path fill="none" stroke="black" d="M806.05,-613.77C825.85,-563.35 879.45,-411.59 863,-284 855.83,-228.4 873.11,-199 831,-162 725.98,-69.72 640.07,-191.9 519,-122 504.2,-113.45 492.45,-98.35 484.29,-85.08"/>
<polygon fill="black" stroke="black" points="487.24,-83.19 479.21,-76.28 481.18,-86.69 487.24,-83.19"/>
</g>
<!-- board_processor_cores_core_dcache_port -->
<g id="node3" class="node">
<title>board_processor_cores_core_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M939.5,-650C939.5,-650 872.5,-650 872.5,-650 866.5,-650 860.5,-644 860.5,-638 860.5,-638 860.5,-626 860.5,-626 860.5,-620 866.5,-614 872.5,-614 872.5,-614 939.5,-614 939.5,-614 945.5,-614 951.5,-620 951.5,-626 951.5,-626 951.5,-638 951.5,-638 951.5,-644 945.5,-650 939.5,-650"/>
<text text-anchor="middle" x="906" y="-628.3" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- board_cache_hierarchy_l1dcaches_cpu_side -->
<g id="node16" class="node">
<title>board_cache_hierarchy_l1dcaches_cpu_side</title>
<path fill="#7f7c77" stroke="#000000" d="M688.5,-76C688.5,-76 641.5,-76 641.5,-76 635.5,-76 629.5,-70 629.5,-64 629.5,-64 629.5,-52 629.5,-52 629.5,-46 635.5,-40 641.5,-40 641.5,-40 688.5,-40 688.5,-40 694.5,-40 700.5,-46 700.5,-52 700.5,-52 700.5,-64 700.5,-64 700.5,-70 694.5,-76 688.5,-76"/>
<text text-anchor="middle" x="665" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores_core_dcache_port&#45;&gt;board_cache_hierarchy_l1dcaches_cpu_side -->
<g id="edge3" class="edge">
<title>board_processor_cores_core_dcache_port&#45;&gt;board_cache_hierarchy_l1dcaches_cpu_side</title>
<path fill="none" stroke="black" d="M906.04,-613.85C906.09,-533.56 904.51,-197.22 875,-162 827.37,-105.15 775,-162.7 713,-122 698.8,-112.68 687.13,-97.69 678.86,-84.67"/>
<polygon fill="black" stroke="black" points="681.83,-82.83 673.68,-76.07 675.83,-86.44 681.83,-82.83"/>
</g>
<!-- board_processor_cores_core_mmu_itb_walker_port -->
<g id="node4" class="node">
<title>board_processor_cores_core_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M1026,-650C1026,-650 996,-650 996,-650 990,-650 984,-644 984,-638 984,-638 984,-626 984,-626 984,-620 990,-614 996,-614 996,-614 1026,-614 1026,-614 1032,-614 1038,-620 1038,-626 1038,-626 1038,-638 1038,-638 1038,-644 1032,-650 1026,-650"/>
<text text-anchor="middle" x="1011" y="-628.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- board_cache_hierarchy_iptw_caches_cpu_side -->
<g id="node22" class="node">
<title>board_cache_hierarchy_iptw_caches_cpu_side</title>
<path fill="#7f7c77" stroke="#000000" d="M882.5,-76C882.5,-76 835.5,-76 835.5,-76 829.5,-76 823.5,-70 823.5,-64 823.5,-64 823.5,-52 823.5,-52 823.5,-46 829.5,-40 835.5,-40 835.5,-40 882.5,-40 882.5,-40 888.5,-40 894.5,-46 894.5,-52 894.5,-52 894.5,-64 894.5,-64 894.5,-70 888.5,-76 882.5,-76"/>
<text text-anchor="middle" x="859" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores_core_mmu_itb_walker_port&#45;&gt;board_cache_hierarchy_iptw_caches_cpu_side -->
<g id="edge4" class="edge">
<title>board_processor_cores_core_mmu_itb_walker_port&#45;&gt;board_cache_hierarchy_iptw_caches_cpu_side</title>
<path fill="none" stroke="black" d="M1007.96,-613.7C996.84,-551.67 956.15,-334.9 901,-162 892.53,-135.44 880.25,-106.08 871.16,-85.52"/>
<polygon fill="black" stroke="black" points="874.26,-83.89 866.98,-76.19 867.87,-86.75 874.26,-83.89"/>
</g>
<!-- board_processor_cores_core_mmu_dtb_walker_port -->
<g id="node5" class="node">
<title>board_processor_cores_core_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M1201,-650C1201,-650 1171,-650 1171,-650 1165,-650 1159,-644 1159,-638 1159,-638 1159,-626 1159,-626 1159,-620 1165,-614 1171,-614 1171,-614 1201,-614 1201,-614 1207,-614 1213,-620 1213,-626 1213,-626 1213,-638 1213,-638 1213,-644 1207,-650 1201,-650"/>
<text text-anchor="middle" x="1186" y="-628.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- board_cache_hierarchy_dptw_caches_cpu_side -->
<g id="node24" class="node">
<title>board_cache_hierarchy_dptw_caches_cpu_side</title>
<path fill="#7f7c77" stroke="#000000" d="M1076.5,-76C1076.5,-76 1029.5,-76 1029.5,-76 1023.5,-76 1017.5,-70 1017.5,-64 1017.5,-64 1017.5,-52 1017.5,-52 1017.5,-46 1023.5,-40 1029.5,-40 1029.5,-40 1076.5,-40 1076.5,-40 1082.5,-40 1088.5,-46 1088.5,-52 1088.5,-52 1088.5,-64 1088.5,-64 1088.5,-70 1082.5,-76 1076.5,-76"/>
<text text-anchor="middle" x="1053" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores_core_mmu_dtb_walker_port&#45;&gt;board_cache_hierarchy_dptw_caches_cpu_side -->
<g id="edge5" class="edge">
<title>board_processor_cores_core_mmu_dtb_walker_port&#45;&gt;board_cache_hierarchy_dptw_caches_cpu_side</title>
<path fill="none" stroke="black" d="M1182.02,-613.88C1163.13,-532.64 1082.47,-185.74 1059.27,-85.95"/>
<polygon fill="black" stroke="black" points="1062.64,-85 1056.96,-76.05 1055.82,-86.58 1062.64,-85"/>
</g>
<!-- board_processor_cores_core_interrupts_int_requestor -->
<g id="node6" class="node">
<title>board_processor_cores_core_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M535.5,-650C535.5,-650 464.5,-650 464.5,-650 458.5,-650 452.5,-644 452.5,-638 452.5,-638 452.5,-626 452.5,-626 452.5,-620 458.5,-614 464.5,-614 464.5,-614 535.5,-614 535.5,-614 541.5,-614 547.5,-620 547.5,-626 547.5,-626 547.5,-638 547.5,-638 547.5,-644 541.5,-650 535.5,-650"/>
<text text-anchor="middle" x="500" y="-628.3" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- board_processor_cores_core_interrupts_int_requestor&#45;&gt;board_cache_hierarchy_membus_cpu_side_ports -->
<g id="edge6" class="edge">
<title>board_processor_cores_core_interrupts_int_requestor&#45;&gt;board_cache_hierarchy_membus_cpu_side_ports</title>
<path fill="none" stroke="black" d="M496.9,-613.88C491.15,-582.17 478.8,-514.09 471.91,-476.08"/>
<polygon fill="black" stroke="black" points="475.35,-475.42 470.12,-466.21 468.46,-476.67 475.35,-475.42"/>
</g>
<!-- board_processor_cores_core_interrupts_int_responder -->
<g id="node7" class="node">
<title>board_processor_cores_core_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M725.5,-650C725.5,-650 650.5,-650 650.5,-650 644.5,-650 638.5,-644 638.5,-638 638.5,-638 638.5,-626 638.5,-626 638.5,-620 644.5,-614 650.5,-614 650.5,-614 725.5,-614 725.5,-614 731.5,-614 737.5,-620 737.5,-626 737.5,-626 737.5,-638 737.5,-638 737.5,-644 731.5,-650 725.5,-650"/>
<text text-anchor="middle" x="688" y="-628.3" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- board_cache_hierarchy_membus_mem_side_ports -->
<g id="node11" class="node">
<title>board_cache_hierarchy_membus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M645,-466C645,-466 551,-466 551,-466 545,-466 539,-460 539,-454 539,-454 539,-442 539,-442 539,-436 545,-430 551,-430 551,-430 645,-430 645,-430 651,-430 657,-436 657,-442 657,-442 657,-454 657,-454 657,-460 651,-466 645,-466"/>
<text text-anchor="middle" x="598" y="-444.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- board_processor_cores_core_interrupts_int_responder&#45;&gt;board_cache_hierarchy_membus_mem_side_ports -->
<g id="edge7" class="edge">
<title>board_processor_cores_core_interrupts_int_responder&#45;&gt;board_cache_hierarchy_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M674.9,-604.51C656.18,-566.65 622.29,-498.12 606.51,-466.21"/>
<polygon fill="black" stroke="black" points="671.96,-606.47 679.53,-613.88 678.24,-603.36 671.96,-606.47"/>
</g>
<!-- board_processor_cores_core_interrupts_pio -->
<g id="node8" class="node">
<title>board_processor_cores_core_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M608,-650C608,-650 578,-650 578,-650 572,-650 566,-644 566,-638 566,-638 566,-626 566,-626 566,-620 572,-614 578,-614 578,-614 608,-614 608,-614 614,-614 620,-620 620,-626 620,-626 620,-638 620,-638 620,-644 614,-650 608,-650"/>
<text text-anchor="middle" x="593" y="-628.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- board_processor_cores_core_interrupts_pio&#45;&gt;board_cache_hierarchy_membus_mem_side_ports -->
<g id="edge8" class="edge">
<title>board_processor_cores_core_interrupts_pio&#45;&gt;board_cache_hierarchy_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M593.75,-603.54C594.8,-565.49 596.66,-497.85 597.53,-466.21"/>
<polygon fill="black" stroke="black" points="590.25,-603.79 593.47,-613.88 597.24,-603.98 590.25,-603.79"/>
</g>
<!-- board_memory_mem_ctrl_port -->
<g id="node9" class="node">
<title>board_memory_mem_ctrl_port</title>
<path fill="#7f7c77" stroke="#000000" d="M384,-650C384,-650 354,-650 354,-650 348,-650 342,-644 342,-638 342,-638 342,-626 342,-626 342,-620 348,-614 354,-614 354,-614 384,-614 384,-614 390,-614 396,-620 396,-626 396,-626 396,-638 396,-638 396,-644 390,-650 384,-650"/>
<text text-anchor="middle" x="369" y="-628.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- board_memory_mem_ctrl_port&#45;&gt;board_cache_hierarchy_membus_mem_side_ports -->
<g id="edge9" class="edge">
<title>board_memory_mem_ctrl_port&#45;&gt;board_cache_hierarchy_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M388.74,-606.16C401.67,-591.8 419.87,-574.87 440,-566 476.75,-549.81 495.78,-579.02 530,-558 564.4,-536.87 584.15,-491.13 592.77,-466.14"/>
<polygon fill="black" stroke="black" points="386.02,-603.96 382.12,-613.81 391.31,-608.54 386.02,-603.96"/>
</g>
<!-- board_cache_hierarchy_l2cache_mem_side -->
<g id="node21" class="node">
<title>board_cache_hierarchy_l2cache_mem_side</title>
<path fill="#7f7c77" stroke="#000000" d="M749,-336C749,-336 693,-336 693,-336 687,-336 681,-330 681,-324 681,-324 681,-312 681,-312 681,-306 687,-300 693,-300 693,-300 749,-300 749,-300 755,-300 761,-306 761,-312 761,-312 761,-324 761,-324 761,-330 755,-336 749,-336"/>
<text text-anchor="middle" x="721" y="-314.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_membus_cpu_side_ports&#45;&gt;board_cache_hierarchy_l2cache_mem_side -->
<g id="edge10" class="edge">
<title>board_cache_hierarchy_membus_cpu_side_ports&#45;&gt;board_cache_hierarchy_l2cache_mem_side</title>
<path fill="none" stroke="black" d="M509.95,-425.36C559.95,-400.16 641.5,-359.06 687.21,-336.03"/>
<polygon fill="black" stroke="black" points="508.35,-422.24 500.99,-429.87 511.5,-428.5 508.35,-422.24"/>
</g>
<!-- board_cache_hierarchy_membus_default -->
<g id="node12" class="node">
<title>board_cache_hierarchy_membus_default</title>
<path fill="#586070" stroke="#000000" d="M382.5,-466C382.5,-466 349.5,-466 349.5,-466 343.5,-466 337.5,-460 337.5,-454 337.5,-454 337.5,-442 337.5,-442 337.5,-436 343.5,-430 349.5,-430 349.5,-430 382.5,-430 382.5,-430 388.5,-430 394.5,-436 394.5,-442 394.5,-442 394.5,-454 394.5,-454 394.5,-460 388.5,-466 382.5,-466"/>
<text text-anchor="middle" x="366" y="-444.3" font-family="Arial" font-size="14.00" fill="#000000">default</text>
</g>
<!-- board_cache_hierarchy_membus_badaddr_responder_pio -->
<g id="node13" class="node">
<title>board_cache_hierarchy_membus_badaddr_responder_pio</title>
<path fill="#9f8575" stroke="#000000" d="M387,-336C387,-336 357,-336 357,-336 351,-336 345,-330 345,-324 345,-324 345,-312 345,-312 345,-306 351,-300 357,-300 357,-300 387,-300 387,-300 393,-300 399,-306 399,-312 399,-312 399,-324 399,-324 399,-330 393,-336 387,-336"/>
<text text-anchor="middle" x="372" y="-314.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- board_cache_hierarchy_membus_default&#45;&gt;board_cache_hierarchy_membus_badaddr_responder_pio -->
<g id="edge11" class="edge">
<title>board_cache_hierarchy_membus_default&#45;&gt;board_cache_hierarchy_membus_badaddr_responder_pio</title>
<path fill="none" stroke="black" d="M366.81,-429.74C367.81,-408.36 369.53,-371.69 370.71,-346.44"/>
<polygon fill="black" stroke="black" points="374.21,-346.55 371.18,-336.4 367.22,-346.22 374.21,-346.55"/>
</g>
<!-- board_cache_hierarchy_l1icaches_mem_side -->
<g id="node15" class="node">
<title>board_cache_hierarchy_l1icaches_mem_side</title>
<path fill="#7f7c77" stroke="#000000" d="M405,-76C405,-76 349,-76 349,-76 343,-76 337,-70 337,-64 337,-64 337,-52 337,-52 337,-46 343,-40 349,-40 349,-40 405,-40 405,-40 411,-40 417,-46 417,-52 417,-52 417,-64 417,-64 417,-70 411,-76 405,-76"/>
<text text-anchor="middle" x="377" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_l1dcaches_mem_side -->
<g id="node17" class="node">
<title>board_cache_hierarchy_l1dcaches_mem_side</title>
<path fill="#7f7c77" stroke="#000000" d="M599,-76C599,-76 543,-76 543,-76 537,-76 531,-70 531,-64 531,-64 531,-52 531,-52 531,-46 537,-40 543,-40 543,-40 599,-40 599,-40 605,-40 611,-46 611,-52 611,-52 611,-64 611,-64 611,-70 605,-76 599,-76"/>
<text text-anchor="middle" x="571" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_l2bus_cpu_side_ports -->
<g id="node18" class="node">
<title>board_cache_hierarchy_l2bus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M807,-206C807,-206 723,-206 723,-206 717,-206 711,-200 711,-194 711,-194 711,-182 711,-182 711,-176 717,-170 723,-170 723,-170 807,-170 807,-170 813,-170 819,-176 819,-182 819,-182 819,-194 819,-194 819,-200 813,-206 807,-206"/>
<text text-anchor="middle" x="765" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- board_cache_hierarchy_l2bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_l1icaches_mem_side -->
<g id="edge12" class="edge">
<title>board_cache_hierarchy_l2bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_l1icaches_mem_side</title>
<path fill="none" stroke="black" d="M716.39,-166.42C711.58,-164.77 706.72,-163.26 702,-162 582.68,-130.12 534.05,-183.6 427,-122 408.48,-111.34 394.24,-90.92 385.78,-76.21"/>
<polygon fill="black" stroke="black" points="715.56,-169.84 726.16,-169.95 717.94,-163.26 715.56,-169.84"/>
</g>
<!-- board_cache_hierarchy_l2bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_l1dcaches_mem_side -->
<g id="edge13" class="edge">
<title>board_cache_hierarchy_l2bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_l1dcaches_mem_side</title>
<path fill="none" stroke="black" d="M715.05,-165.83C676.74,-149.37 629.08,-128.29 621,-122 604.59,-109.21 590.34,-89.97 581.3,-76.12"/>
<polygon fill="black" stroke="black" points="713.99,-169.18 724.56,-169.91 716.74,-162.75 713.99,-169.18"/>
</g>
<!-- board_cache_hierarchy_iptw_caches_mem_side -->
<g id="node23" class="node">
<title>board_cache_hierarchy_iptw_caches_mem_side</title>
<path fill="#7f7c77" stroke="#000000" d="M793,-76C793,-76 737,-76 737,-76 731,-76 725,-70 725,-64 725,-64 725,-52 725,-52 725,-46 731,-40 737,-40 737,-40 793,-40 793,-40 799,-40 805,-46 805,-52 805,-52 805,-64 805,-64 805,-70 799,-76 793,-76"/>
<text text-anchor="middle" x="765" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_l2bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_iptw_caches_mem_side -->
<g id="edge14" class="edge">
<title>board_cache_hierarchy_l2bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_iptw_caches_mem_side</title>
<path fill="none" stroke="black" d="M765,-159.72C765,-134.52 765,-97.84 765,-76.4"/>
<polygon fill="black" stroke="black" points="761.5,-159.74 765,-169.74 768.5,-159.74 761.5,-159.74"/>
</g>
<!-- board_cache_hierarchy_dptw_caches_mem_side -->
<g id="node25" class="node">
<title>board_cache_hierarchy_dptw_caches_mem_side</title>
<path fill="#7f7c77" stroke="#000000" d="M987,-76C987,-76 931,-76 931,-76 925,-76 919,-70 919,-64 919,-64 919,-52 919,-52 919,-46 925,-40 931,-40 931,-40 987,-40 987,-40 993,-40 999,-46 999,-52 999,-52 999,-64 999,-64 999,-70 993,-76 987,-76"/>
<text text-anchor="middle" x="959" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_l2bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_dptw_caches_mem_side -->
<g id="edge15" class="edge">
<title>board_cache_hierarchy_l2bus_cpu_side_ports&#45;&gt;board_cache_hierarchy_dptw_caches_mem_side</title>
<path fill="none" stroke="black" d="M825.92,-166.19C852.37,-155.43 882.78,-140.61 907,-122 923.76,-109.13 938.62,-89.9 948.12,-76.07"/>
<polygon fill="black" stroke="black" points="824.38,-163.03 816.37,-169.97 826.95,-169.54 824.38,-163.03"/>
</g>
<!-- board_cache_hierarchy_l2bus_mem_side_ports -->
<g id="node19" class="node">
<title>board_cache_hierarchy_l2bus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M681,-206C681,-206 587,-206 587,-206 581,-206 575,-200 575,-194 575,-194 575,-182 575,-182 575,-176 581,-170 587,-170 587,-170 681,-170 681,-170 687,-170 693,-176 693,-182 693,-182 693,-194 693,-194 693,-200 687,-206 681,-206"/>
<text text-anchor="middle" x="634" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- board_cache_hierarchy_l2cache_cpu_side -->
<g id="node20" class="node">
<title>board_cache_hierarchy_l2cache_cpu_side</title>
<path fill="#7f7c77" stroke="#000000" d="M838.5,-336C838.5,-336 791.5,-336 791.5,-336 785.5,-336 779.5,-330 779.5,-324 779.5,-324 779.5,-312 779.5,-312 779.5,-306 785.5,-300 791.5,-300 791.5,-300 838.5,-300 838.5,-300 844.5,-300 850.5,-306 850.5,-312 850.5,-312 850.5,-324 850.5,-324 850.5,-330 844.5,-336 838.5,-336"/>
<text text-anchor="middle" x="815" y="-314.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_cache_hierarchy_l2cache_cpu_side&#45;&gt;board_cache_hierarchy_l2bus_mem_side_ports -->
<g id="edge16" class="edge">
<title>board_cache_hierarchy_l2cache_cpu_side&#45;&gt;board_cache_hierarchy_l2bus_mem_side_ports</title>
<path fill="none" stroke="black" d="M784.74,-293.6C779.91,-290.22 774.89,-286.91 770,-284 741.29,-266.93 729.69,-270.68 702,-252 682.26,-238.68 662.61,-219.7 649.55,-206.06"/>
<polygon fill="black" stroke="black" points="782.99,-296.65 793.15,-299.67 787.09,-290.98 782.99,-296.65"/>
</g>
<!-- board_pim_mem_ctrl_port -->
<g id="node26" class="node">
<title>board_pim_mem_ctrl_port</title>
<path fill="#7f7c77" stroke="#000000" d="M236,-650C236,-650 206,-650 206,-650 200,-650 194,-644 194,-638 194,-638 194,-626 194,-626 194,-620 200,-614 206,-614 206,-614 236,-614 236,-614 242,-614 248,-620 248,-626 248,-626 248,-638 248,-638 248,-644 242,-650 236,-650"/>
<text text-anchor="middle" x="221" y="-628.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- board_pim_mem_ctrl_port&#45;&gt;board_cache_hierarchy_membus_mem_side_ports -->
<g id="edge17" class="edge">
<title>board_pim_mem_ctrl_port&#45;&gt;board_cache_hierarchy_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M248.93,-607.41C268.36,-592.53 295.59,-574.57 323,-566 344.97,-559.13 510.09,-569.55 530,-558 564.92,-537.74 584.45,-491.64 592.9,-466.37"/>
<polygon fill="black" stroke="black" points="246.54,-604.84 240.85,-613.77 250.87,-610.34 246.54,-604.84"/>
</g>
</g>
</svg>
