Undergraduate course -- FPGA System Design
=================

This repository provides various FPGA design tutorials.

# Tool (安裝路徑請勿有空白,中文,或特殊符號)

* [Vivado 2023.2](https://www.xilinx.com/support/download/index.html/content/xilinx/en/downloadNav/vivado-design-tools/2023-2.html) 

# FPGA Development Board

* [PYNQ-Z2 board](https://www.tulembedded.com/FPGA/ProductsPYNQ-Z2.html)

# Learning Resource

* [Xilinx Online Video](https://www.xilinx.com/video.html)

* [Xilinx Community Fourms](https://adaptivesupport.amd.com/s/topiccatalog?language=en_US)

* [Digilent Programmable Logic Tutorials ](https://reference.digilentinc.com/learn/programmable-logic/tutorials/start)

* [Zynq-7000 All Programmable SoC: Embedded Design Tutorial](https://xilinx.github.io/Embedded-Design-Tutorials/docs/2021.2/build/html/docs/Introduction/Zynq7000-EDT/Zynq7000-EDT.html)

* [Vivado Design Suite User Guide](https://www.xilinx.com/support/documents/sw_manuals/xilinx2022_2/ug904-vivado-implementation.pdf)
> Appendix A -> References

* [PYNQ](http://www.pynq.io)

* [PYNQ DOC](https://pynq.readthedocs.io/en/v3.0.0/)

# GitHub Learning Resource

* [30天精通Git版本控管](https://ithelp.ithome.com.tw/users/20004901/ironman/525)
* [Git Cheat Sheet](https://education.github.com/git-cheat-sheet-education.pdf)
* `git --help`

# SystemVerilog
* [IEEE Standard for SystemVerilog](https://ieeexplore.ieee.org/document/8299595)

# Verilog
* [IEEE Standard for Verilog](https://ieeexplore.ieee.org/document/1620780)
  
# Teaching Assistance

**來信請在標題加上【FPGA】**

**範例:【FPGA】Homework3 Problem1問題**

* 吳啟賢:N26124858@gs.ncku.edu.tw
* 黃祖雄:N26130037@gs.ncku.edu.tw
