;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB #96, 110
	SUB @127, 106
	SUB @0, 0
	SUB #16, @110
	SUB #16, @110
	SUB 400, 620
	CMP -207, <-120
	SUB 161, 103
	JMN 12, <10
	JMP <-127, 100
	JMP 400, 620
	CMP #-127, 100
	CMP @-127, 100
	JMP @-66, #290
	SUB 10, 10
	SUB @127, -106
	SUB #0, @0
	SUB #0, @0
	SUB -1, -1
	SUB #0, @0
	SUB #0, @0
	CMP @-127, 100
	CMP @-127, 100
	CMP @-127, 100
	SUB @-127, 100
	JMN 400, 620
	ADD #270, <1
	SUB @0, 0
	SUB #0, @0
	CMP #0, @0
	SLT 20, @12
	SLT 20, @12
	SPL <-127, 100
	SUB #-16, @210
	SLT 20, @12
	SUB 12, @10
	MOV 240, 62
	SUB #16, @110
	SUB #16, @110
	DJN -1, @-1
	DJN -307, @-20
	SUB 400, 620
	CMP -207, <-120
	SLT #270, @-1
	MOV -1, <-20
	MOV -307, <-20
	DJN -1, @-20
	DJN -1, @-20
