Analysis & Synthesis report for top
Thu Jul 23 16:51:39 2020
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Source assignments for sdram_system_new_sdram_controller_0:sdram_controller
  6. Parameter Settings for User Entity Instance: Top-level Entity: |top
  7. Parameter Settings for User Entity Instance: fifo:interrupt_fifo
  8. Parameter Settings for User Entity Instance: sdram_system_up_clocks_0:up_clocks_0|altpll:DE_Clock_Generator_System
  9. Parameter Settings for User Entity Instance: numericaldisplay:display
 10. Parameter Settings for User Entity Instance: numericaldisplay:display|lpm_divide:divider
 11. Port Connectivity Checks: "sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module"
 12. Port Connectivity Checks: "sdram_system_new_sdram_controller_0:sdram_controller"
 13. Port Connectivity Checks: "sdram_system_up_clocks_0:up_clocks_0"
 14. Port Connectivity Checks: "fifo:interrupt_fifo"
 15. Analysis & Synthesis Messages
 16. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                          ;
+------------------------------------+--------------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Thu Jul 23 16:51:39 2020                ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name                      ; top                                              ;
; Top-level Entity Name              ; top                                              ;
; Family                             ; Cyclone II                                       ;
; Total logic elements               ; N/A until Partition Merge                        ;
;     Total combinational functions  ; N/A until Partition Merge                        ;
;     Dedicated logic registers      ; N/A until Partition Merge                        ;
; Total registers                    ; N/A until Partition Merge                        ;
; Total pins                         ; N/A until Partition Merge                        ;
; Total virtual pins                 ; N/A until Partition Merge                        ;
; Total memory bits                  ; N/A until Partition Merge                        ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                        ;
; Total PLLs                         ; N/A until Partition Merge                        ;
+------------------------------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C20F484C7       ;                    ;
; Top-level entity name                                                      ; top                ; top                ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 24     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------+
; Source assignments for sdram_system_new_sdram_controller_0:sdram_controller ;
+-----------------------------+-------+------+--------------------------------+
; Assignment                  ; Value ; From ; To                             ;
+-----------------------------+-------+------+--------------------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]                      ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]                      ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]                      ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]                      ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]                      ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]                      ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]                      ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]                      ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]                      ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]                      ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0                ;
+-----------------------------+-------+------+--------------------------------+


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |top ;
+------------------------+----------+---------------------------------+
; Parameter Name         ; Value    ; Type                            ;
+------------------------+----------+---------------------------------+
; WAIT_FOR_RAM_WRITE     ; 00000000 ; Unsigned Binary                 ;
; WRITE_TO_RAM           ; 00000001 ; Unsigned Binary                 ;
; RAM_WRITE_DONE         ; 00000010 ; Unsigned Binary                 ;
; LATCH_RAM_READ_ADDRESS ; 00000000 ; Unsigned Binary                 ;
; START_READ_FROM_RAM    ; 00000001 ; Unsigned Binary                 ;
; WAIT_FOR_RAM_READ      ; 00000010 ; Unsigned Binary                 ;
+------------------------+----------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo:interrupt_fifo ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; ITEM_SIZE_BITS ; 32    ; Signed Integer                          ;
; FIFO_SIZE      ; 10    ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_system_up_clocks_0:up_clocks_0|altpll:DE_Clock_Generator_System ;
+-------------------------------+-------------------+----------------------------------------------------------------+
; Parameter Name                ; Value             ; Type                                                           ;
+-------------------------------+-------------------+----------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                                        ;
; PLL_TYPE                      ; FAST              ; Untyped                                                        ;
; LPM_HINT                      ; UNUSED            ; Untyped                                                        ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                                        ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                                        ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                                        ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                                        ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                                 ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                                        ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                                        ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                                        ;
; LOCK_HIGH                     ; 1                 ; Untyped                                                        ;
; LOCK_LOW                      ; 1                 ; Untyped                                                        ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Signed Integer                                                 ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Signed Integer                                                 ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                                        ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                                        ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                                        ;
; SKIP_VCO                      ; OFF               ; Untyped                                                        ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                                        ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                                        ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                                        ;
; BANDWIDTH                     ; 0                 ; Untyped                                                        ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                                        ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                                        ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                                        ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                                        ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                                        ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                                        ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                                        ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                                        ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                                        ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                                        ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                                        ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                                        ;
; CLK2_MULTIPLY_BY              ; 1                 ; Signed Integer                                                 ;
; CLK1_MULTIPLY_BY              ; 1                 ; Signed Integer                                                 ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                                                 ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                                        ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                                        ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                                        ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                                        ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                                        ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                                        ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                                        ;
; CLK2_DIVIDE_BY                ; 2                 ; Signed Integer                                                 ;
; CLK1_DIVIDE_BY                ; 1                 ; Signed Integer                                                 ;
; CLK0_DIVIDE_BY                ; 1                 ; Signed Integer                                                 ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                                        ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                                        ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                                        ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                                        ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                                        ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                                        ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                                        ;
; CLK2_PHASE_SHIFT              ; 20000             ; Untyped                                                        ;
; CLK1_PHASE_SHIFT              ; -3000             ; Untyped                                                        ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                                        ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                                        ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                                        ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                                        ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                                        ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                                        ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                                        ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                                        ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                                        ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                                        ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                                        ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                                        ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                                        ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                                        ;
; CLK2_DUTY_CYCLE               ; 50                ; Signed Integer                                                 ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer                                                 ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                                 ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                        ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                        ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                        ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                        ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                        ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                        ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                        ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                        ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                        ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                        ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                        ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                        ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                        ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                        ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                        ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                        ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                        ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                        ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                        ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                        ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                                        ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                                        ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                                        ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                                        ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                                        ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                                        ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                                        ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                                        ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                                        ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                                        ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                                        ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                                        ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                                        ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                                        ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                                        ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                                        ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                                        ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                                        ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                                        ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                                        ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                                        ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                                        ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                                        ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                                        ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                                        ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                                        ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                                        ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                                        ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                                        ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                                        ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                                        ;
; VCO_MIN                       ; 0                 ; Untyped                                                        ;
; VCO_MAX                       ; 0                 ; Untyped                                                        ;
; VCO_CENTER                    ; 0                 ; Untyped                                                        ;
; PFD_MIN                       ; 0                 ; Untyped                                                        ;
; PFD_MAX                       ; 0                 ; Untyped                                                        ;
; M_INITIAL                     ; 0                 ; Untyped                                                        ;
; M                             ; 0                 ; Untyped                                                        ;
; N                             ; 1                 ; Untyped                                                        ;
; M2                            ; 1                 ; Untyped                                                        ;
; N2                            ; 1                 ; Untyped                                                        ;
; SS                            ; 1                 ; Untyped                                                        ;
; C0_HIGH                       ; 0                 ; Untyped                                                        ;
; C1_HIGH                       ; 0                 ; Untyped                                                        ;
; C2_HIGH                       ; 0                 ; Untyped                                                        ;
; C3_HIGH                       ; 0                 ; Untyped                                                        ;
; C4_HIGH                       ; 0                 ; Untyped                                                        ;
; C5_HIGH                       ; 0                 ; Untyped                                                        ;
; C6_HIGH                       ; 0                 ; Untyped                                                        ;
; C7_HIGH                       ; 0                 ; Untyped                                                        ;
; C8_HIGH                       ; 0                 ; Untyped                                                        ;
; C9_HIGH                       ; 0                 ; Untyped                                                        ;
; C0_LOW                        ; 0                 ; Untyped                                                        ;
; C1_LOW                        ; 0                 ; Untyped                                                        ;
; C2_LOW                        ; 0                 ; Untyped                                                        ;
; C3_LOW                        ; 0                 ; Untyped                                                        ;
; C4_LOW                        ; 0                 ; Untyped                                                        ;
; C5_LOW                        ; 0                 ; Untyped                                                        ;
; C6_LOW                        ; 0                 ; Untyped                                                        ;
; C7_LOW                        ; 0                 ; Untyped                                                        ;
; C8_LOW                        ; 0                 ; Untyped                                                        ;
; C9_LOW                        ; 0                 ; Untyped                                                        ;
; C0_INITIAL                    ; 0                 ; Untyped                                                        ;
; C1_INITIAL                    ; 0                 ; Untyped                                                        ;
; C2_INITIAL                    ; 0                 ; Untyped                                                        ;
; C3_INITIAL                    ; 0                 ; Untyped                                                        ;
; C4_INITIAL                    ; 0                 ; Untyped                                                        ;
; C5_INITIAL                    ; 0                 ; Untyped                                                        ;
; C6_INITIAL                    ; 0                 ; Untyped                                                        ;
; C7_INITIAL                    ; 0                 ; Untyped                                                        ;
; C8_INITIAL                    ; 0                 ; Untyped                                                        ;
; C9_INITIAL                    ; 0                 ; Untyped                                                        ;
; C0_MODE                       ; BYPASS            ; Untyped                                                        ;
; C1_MODE                       ; BYPASS            ; Untyped                                                        ;
; C2_MODE                       ; BYPASS            ; Untyped                                                        ;
; C3_MODE                       ; BYPASS            ; Untyped                                                        ;
; C4_MODE                       ; BYPASS            ; Untyped                                                        ;
; C5_MODE                       ; BYPASS            ; Untyped                                                        ;
; C6_MODE                       ; BYPASS            ; Untyped                                                        ;
; C7_MODE                       ; BYPASS            ; Untyped                                                        ;
; C8_MODE                       ; BYPASS            ; Untyped                                                        ;
; C9_MODE                       ; BYPASS            ; Untyped                                                        ;
; C0_PH                         ; 0                 ; Untyped                                                        ;
; C1_PH                         ; 0                 ; Untyped                                                        ;
; C2_PH                         ; 0                 ; Untyped                                                        ;
; C3_PH                         ; 0                 ; Untyped                                                        ;
; C4_PH                         ; 0                 ; Untyped                                                        ;
; C5_PH                         ; 0                 ; Untyped                                                        ;
; C6_PH                         ; 0                 ; Untyped                                                        ;
; C7_PH                         ; 0                 ; Untyped                                                        ;
; C8_PH                         ; 0                 ; Untyped                                                        ;
; C9_PH                         ; 0                 ; Untyped                                                        ;
; L0_HIGH                       ; 1                 ; Untyped                                                        ;
; L1_HIGH                       ; 1                 ; Untyped                                                        ;
; G0_HIGH                       ; 1                 ; Untyped                                                        ;
; G1_HIGH                       ; 1                 ; Untyped                                                        ;
; G2_HIGH                       ; 1                 ; Untyped                                                        ;
; G3_HIGH                       ; 1                 ; Untyped                                                        ;
; E0_HIGH                       ; 1                 ; Untyped                                                        ;
; E1_HIGH                       ; 1                 ; Untyped                                                        ;
; E2_HIGH                       ; 1                 ; Untyped                                                        ;
; E3_HIGH                       ; 1                 ; Untyped                                                        ;
; L0_LOW                        ; 1                 ; Untyped                                                        ;
; L1_LOW                        ; 1                 ; Untyped                                                        ;
; G0_LOW                        ; 1                 ; Untyped                                                        ;
; G1_LOW                        ; 1                 ; Untyped                                                        ;
; G2_LOW                        ; 1                 ; Untyped                                                        ;
; G3_LOW                        ; 1                 ; Untyped                                                        ;
; E0_LOW                        ; 1                 ; Untyped                                                        ;
; E1_LOW                        ; 1                 ; Untyped                                                        ;
; E2_LOW                        ; 1                 ; Untyped                                                        ;
; E3_LOW                        ; 1                 ; Untyped                                                        ;
; L0_INITIAL                    ; 1                 ; Untyped                                                        ;
; L1_INITIAL                    ; 1                 ; Untyped                                                        ;
; G0_INITIAL                    ; 1                 ; Untyped                                                        ;
; G1_INITIAL                    ; 1                 ; Untyped                                                        ;
; G2_INITIAL                    ; 1                 ; Untyped                                                        ;
; G3_INITIAL                    ; 1                 ; Untyped                                                        ;
; E0_INITIAL                    ; 1                 ; Untyped                                                        ;
; E1_INITIAL                    ; 1                 ; Untyped                                                        ;
; E2_INITIAL                    ; 1                 ; Untyped                                                        ;
; E3_INITIAL                    ; 1                 ; Untyped                                                        ;
; L0_MODE                       ; BYPASS            ; Untyped                                                        ;
; L1_MODE                       ; BYPASS            ; Untyped                                                        ;
; G0_MODE                       ; BYPASS            ; Untyped                                                        ;
; G1_MODE                       ; BYPASS            ; Untyped                                                        ;
; G2_MODE                       ; BYPASS            ; Untyped                                                        ;
; G3_MODE                       ; BYPASS            ; Untyped                                                        ;
; E0_MODE                       ; BYPASS            ; Untyped                                                        ;
; E1_MODE                       ; BYPASS            ; Untyped                                                        ;
; E2_MODE                       ; BYPASS            ; Untyped                                                        ;
; E3_MODE                       ; BYPASS            ; Untyped                                                        ;
; L0_PH                         ; 0                 ; Untyped                                                        ;
; L1_PH                         ; 0                 ; Untyped                                                        ;
; G0_PH                         ; 0                 ; Untyped                                                        ;
; G1_PH                         ; 0                 ; Untyped                                                        ;
; G2_PH                         ; 0                 ; Untyped                                                        ;
; G3_PH                         ; 0                 ; Untyped                                                        ;
; E0_PH                         ; 0                 ; Untyped                                                        ;
; E1_PH                         ; 0                 ; Untyped                                                        ;
; E2_PH                         ; 0                 ; Untyped                                                        ;
; E3_PH                         ; 0                 ; Untyped                                                        ;
; M_PH                          ; 0                 ; Untyped                                                        ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                                        ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                                        ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                                        ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                                        ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                                        ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                                        ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                                        ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                                        ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                                        ;
; CLK0_COUNTER                  ; G0                ; Untyped                                                        ;
; CLK1_COUNTER                  ; G0                ; Untyped                                                        ;
; CLK2_COUNTER                  ; G0                ; Untyped                                                        ;
; CLK3_COUNTER                  ; G0                ; Untyped                                                        ;
; CLK4_COUNTER                  ; G0                ; Untyped                                                        ;
; CLK5_COUNTER                  ; G0                ; Untyped                                                        ;
; CLK6_COUNTER                  ; E0                ; Untyped                                                        ;
; CLK7_COUNTER                  ; E1                ; Untyped                                                        ;
; CLK8_COUNTER                  ; E2                ; Untyped                                                        ;
; CLK9_COUNTER                  ; E3                ; Untyped                                                        ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                                        ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                                        ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                                        ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                                        ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                                        ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                                        ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                                        ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                                        ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                                        ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                                        ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                                        ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                                        ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                                        ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                                        ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                                        ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                                        ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                                        ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                                        ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                                        ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                                        ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                                        ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                                        ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                                        ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                                        ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                                        ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                        ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                        ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                        ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                                        ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                                                        ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                                                        ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                                                        ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                                                        ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                                                        ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                                                        ;
; PORT_EXTCLKENA0               ; PORT_UNUSED       ; Untyped                                                        ;
; PORT_EXTCLKENA1               ; PORT_UNUSED       ; Untyped                                                        ;
; PORT_EXTCLKENA2               ; PORT_UNUSED       ; Untyped                                                        ;
; PORT_EXTCLKENA3               ; PORT_UNUSED       ; Untyped                                                        ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                                                        ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                                                        ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                                                        ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                                                        ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                                                        ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                                                        ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                                                        ;
; PORT_CLK1                     ; PORT_USED         ; Untyped                                                        ;
; PORT_CLK2                     ; PORT_USED         ; Untyped                                                        ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                                                        ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                                                        ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                                                        ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                                        ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                                        ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                                        ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                                        ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                                                        ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                                                        ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                                                        ;
; PORT_SCLKOUT1                 ; PORT_UNUSED       ; Untyped                                                        ;
; PORT_SCLKOUT0                 ; PORT_UNUSED       ; Untyped                                                        ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                                                        ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                                                        ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                                                        ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                                                        ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                                                        ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                                                        ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                                                        ;
; PORT_ARESET                   ; PORT_UNUSED       ; Untyped                                                        ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                                                        ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                                                        ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                                                        ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                                                        ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                                                        ;
; PORT_ENABLE0                  ; PORT_UNUSED       ; Untyped                                                        ;
; PORT_ENABLE1                  ; PORT_UNUSED       ; Untyped                                                        ;
; PORT_LOCKED                   ; PORT_USED         ; Untyped                                                        ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                                        ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                                        ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                                        ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                                        ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                                        ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                                        ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                                        ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                                        ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                                        ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                                        ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                                        ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                                        ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                                        ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                                        ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                                        ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                                        ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                                        ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                                        ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                                        ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                                        ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                                                        ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                                        ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                                        ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                                        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                                        ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                                        ;
; DEVICE_FAMILY                 ; Cyclone II        ; Untyped                                                        ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                                        ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                                        ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                                 ;
+-------------------------------+-------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: numericaldisplay:display ;
+----------------+----------------------------------+-------------------+
; Parameter Name ; Value                            ; Type              ;
+----------------+----------------------------------+-------------------+
; STATE_DIVIDE   ; 00000000000000000000000000000000 ; Unsigned Binary   ;
; STATE_WAIT     ; 00000000000000000000000000000001 ; Unsigned Binary   ;
+----------------+----------------------------------+-------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: numericaldisplay:display|lpm_divide:divider ;
+------------------------+----------------+------------------------------------------------+
; Parameter Name         ; Value          ; Type                                           ;
+------------------------+----------------+------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Signed Integer                                 ;
; LPM_WIDTHD             ; 4              ; Signed Integer                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                        ;
; CBXI_PARAMETER         ; lpm_divide_b0j ; Untyped                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                 ;
+------------------------+----------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module" ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                         ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                             ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                             ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_system_new_sdram_controller_0:sdram_controller"                                         ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; za_data[15..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_system_up_clocks_0:up_clocks_0" ;
+-------------+--------+----------+--------------------------------+
; Port        ; Type   ; Severity ; Details                        ;
+-------------+--------+----------+--------------------------------+
; sys_clk     ; Output ; Info     ; Explicitly unconnected         ;
; sys_reset_n ; Output ; Info     ; Explicitly unconnected         ;
+-------------+--------+----------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fifo:interrupt_fifo"                                                                                                              ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                       ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; data_out ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "data_out[31..1]" have no fanouts ;
; data_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                           ;
; empty    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                           ;
; full     ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Thu Jul 23 16:51:38 2020
Info: Command: quartus_map top --parallel=12
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file rtl/top.v
    Info (12023): Found entity 1: top
Info (12021): Found 1 design units, including 1 entities, in source file rtl/seven_segment_display.v
    Info (12023): Found entity 1: seven_segment_display
Info (12021): Found 1 design units, including 1 entities, in source file rtl/numericaldisplay.v
    Info (12023): Found entity 1: numericaldisplay
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sdram_system_up_clocks_0.v
    Info (12023): Found entity 1: sdram_system_up_clocks_0
Info (12021): Found 2 design units, including 2 entities, in source file rtl/sdram_system_new_sdram_controller_0.v
    Info (12023): Found entity 1: sdram_system_new_sdram_controller_0_input_efifo_module
    Info (12023): Found entity 2: sdram_system_new_sdram_controller_0
Info (12021): Found 1 design units, including 1 entities, in source file rtl/rom.v
    Info (12023): Found entity 1: rom
Info (12021): Found 0 design units, including 0 entities, in source file rtl/defines.v
Info (12021): Found 1 design units, including 1 entities, in source file rtl/fifo.v
    Info (12023): Found entity 1: fifo
Warning (10037): Verilog HDL or VHDL warning at sdram_system_new_sdram_controller_0.v(316): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at sdram_system_new_sdram_controller_0.v(326): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at sdram_system_new_sdram_controller_0.v(336): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at sdram_system_new_sdram_controller_0.v(680): conditional expression evaluates to a constant
Info (12127): Elaborating entity "top" for the top level hierarchy
Warning (10175): Verilog HDL warning at top.v(528): ignoring unsupported system task
Warning (10034): Output port "VGA_R" at top.v(23) has no driver
Warning (10034): Output port "VGA_G" at top.v(24) has no driver
Warning (10034): Output port "VGA_B" at top.v(25) has no driver
Warning (10034): Output port "VGA_HS" at top.v(26) has no driver
Warning (10034): Output port "VGA_VS" at top.v(28) has no driver
Info (12128): Elaborating entity "fifo" for hierarchy "fifo:interrupt_fifo"
Warning (10036): Verilog HDL or VHDL warning at fifo.v(14): object "items" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at fifo.v(18): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at fifo.v(19): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at fifo.v(37): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at fifo.v(39): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at fifo.v(45): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at fifo.v(46): truncated value with size 32 to match size of target (4)
Warning (10034): Output port "data_out" at fifo.v(6) has no driver
Info (12128): Elaborating entity "rom" for hierarchy "rom:program_rom"
Warning (10762): Verilog HDL Case Statement warning at rom.v(5): can't check case statement for completeness because the case expression has too many possible states
Info (12128): Elaborating entity "sdram_system_up_clocks_0" for hierarchy "sdram_system_up_clocks_0:up_clocks_0"
Warning (10036): Verilog HDL or VHDL warning at sdram_system_up_clocks_0.v(97): object "VGA_CLK" assigned a value but never read
Info (12128): Elaborating entity "altpll" for hierarchy "sdram_system_up_clocks_0:up_clocks_0|altpll:DE_Clock_Generator_System"
Info (12130): Elaborated megafunction instantiation "sdram_system_up_clocks_0:up_clocks_0|altpll:DE_Clock_Generator_System"
Info (12133): Instantiated megafunction "sdram_system_up_clocks_0:up_clocks_0|altpll:DE_Clock_Generator_System" with the following parameter:
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "-3000"
    Info (12134): Parameter "clk2_divide_by" = "2"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "20000"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "gate_lock_signal" = "NO"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "invalid_lock_multiplier" = "5"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "FAST"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_enable0" = "PORT_UNUSED"
    Info (12134): Parameter "port_enable1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_sclkout0" = "PORT_UNUSED"
    Info (12134): Parameter "port_sclkout1" = "PORT_UNUSED"
    Info (12134): Parameter "valid_lock_multiplier" = "1"
Info (12128): Elaborating entity "sdram_system_new_sdram_controller_0" for hierarchy "sdram_system_new_sdram_controller_0:sdram_controller"
Info (12128): Elaborating entity "sdram_system_new_sdram_controller_0_input_efifo_module" for hierarchy "sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module"
Info (12128): Elaborating entity "numericaldisplay" for hierarchy "numericaldisplay:display"
Warning (10230): Verilog HDL assignment warning at numericaldisplay.v(66): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at numericaldisplay.v(67): truncated value with size 32 to match size of target (4)
Info (12128): Elaborating entity "seven_segment_display" for hierarchy "numericaldisplay:display|seven_segment_display:disp0"
Warning (10235): Verilog HDL Always Construct warning at seven_segment_display.v(8): variable "number" is read inside the Always Construct but isn't in the Always Construct's Event Control
Info (12128): Elaborating entity "lpm_divide" for hierarchy "numericaldisplay:display|lpm_divide:divider"
Info (12130): Elaborated megafunction instantiation "numericaldisplay:display|lpm_divide:divider"
Info (12133): Instantiated megafunction "numericaldisplay:display|lpm_divide:divider" with the following parameter:
    Info (12134): Parameter "lpm_widthn" = "32"
    Info (12134): Parameter "lpm_widthd" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_b0j.tdf
    Info (12023): Found entity 1: lpm_divide_b0j
Info (12128): Elaborating entity "lpm_divide_b0j" for hierarchy "numericaldisplay:display|lpm_divide:divider|lpm_divide_b0j:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_hoi.tdf
    Info (12023): Found entity 1: sign_div_unsign_hoi
Info (12128): Elaborating entity "sign_div_unsign_hoi" for hierarchy "numericaldisplay:display|lpm_divide:divider|lpm_divide_b0j:auto_generated|sign_div_unsign_hoi:divider"
Warning (287013): Variable or input pin "clken" is defined but never used.
Warning (287013): Variable or input pin "clock" is defined but never used.
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_i2f.tdf
    Info (12023): Found entity 1: alt_u_div_i2f
Info (12128): Elaborating entity "alt_u_div_i2f" for hierarchy "numericaldisplay:display|lpm_divide:divider|lpm_divide_b0j:auto_generated|sign_div_unsign_hoi:divider|alt_u_div_i2f:divider"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf
    Info (12023): Found entity 1: add_sub_lkc
Info (12128): Elaborating entity "add_sub_lkc" for hierarchy "numericaldisplay:display|lpm_divide:divider|lpm_divide_b0j:auto_generated|sign_div_unsign_hoi:divider|alt_u_div_i2f:divider|add_sub_lkc:add_sub_0"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf
    Info (12023): Found entity 1: add_sub_mkc
Info (12128): Elaborating entity "add_sub_mkc" for hierarchy "numericaldisplay:display|lpm_divide:divider|lpm_divide_b0j:auto_generated|sign_div_unsign_hoi:divider|alt_u_div_i2f:divider|add_sub_mkc:add_sub_1"
Warning (12020): Port "aclr" on the entity instantiation of "divider" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "clken" on the entity instantiation of "divider" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12030): Port "remain" on the entity instantiation of "divider" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic.
Warning (12030): Port "clk" on the entity instantiation of "DE_Clock_Generator_System" is connected to a signal of width 3. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic.
Error (12239): There is no valid device available
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (144001): Generated suppressed messages file /home/oliver/Projects/FPGA_Projects/CPU/hardware/output_files/top.map.smsg
Error: Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 31 warnings
    Error: Peak virtual memory: 608 megabytes
    Error: Processing ended: Thu Jul 23 16:51:39 2020
    Error: Elapsed time: 00:00:01
    Error: Total CPU time (on all processors): 00:00:02


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/oliver/Projects/FPGA_Projects/CPU/hardware/output_files/top.map.smsg.


