Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.1 (win64) Build 5094488 Fri Jun 14 08:59:21 MDT 2024
| Date         : Sat Nov  9 23:22:52 2024
| Host         : sgk running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file clock_divider_control_sets_placed.rpt
| Design       : clock_divider
| Device       : xc7z007s
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    27 |
|    Minimum number of control sets                        |    27 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   189 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    27 |
| >= 0 to < 4        |    27 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     0 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              27 |           27 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------+---------------+------------------+------------------+----------------+--------------+
|           Clock Signal           | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------+---------------+------------------+------------------+----------------+--------------+
|  DFF0/Q_reg_0                    |               | rst_IBUF         |                1 |              1 |         1.00 |
|  FFC[21].DFF_instantiate/Q_reg_0 |               | rst_IBUF         |                1 |              1 |         1.00 |
|  FFC[1].DFF_instantiate/Q        |               | rst_IBUF         |                1 |              1 |         1.00 |
|  FFC[20].DFF_instantiate/Q_reg_0 |               | rst_IBUF         |                1 |              1 |         1.00 |
|  FFC[10].DFF_instantiate/Q_reg_0 |               | rst_IBUF         |                1 |              1 |         1.00 |
|  FFC[11].DFF_instantiate/Q_reg_0 |               | rst_IBUF         |                1 |              1 |         1.00 |
|  FFC[25].DFF_instantiate/Q_reg_0 |               | rst_IBUF         |                1 |              1 |         1.00 |
|  FFC[24].DFF_instantiate/Q_reg_0 |               | rst_IBUF         |                1 |              1 |         1.00 |
|  FFC[23].DFF_instantiate/Q_reg_0 |               | rst_IBUF         |                1 |              1 |         1.00 |
|  FFC[3].DFF_instantiate/Q_reg_0  |               | rst_IBUF         |                1 |              1 |         1.00 |
|  FFC[22].DFF_instantiate/Q_reg_0 |               | rst_IBUF         |                1 |              1 |         1.00 |
|  FFC[2].DFF_instantiate/Q_reg_0  |               | rst_IBUF         |                1 |              1 |         1.00 |
|  FFC[8].DFF_instantiate/Q_reg_0  |               | rst_IBUF         |                1 |              1 |         1.00 |
|  FFC[6].DFF_instantiate/Q_reg_0  |               | rst_IBUF         |                1 |              1 |         1.00 |
|  FFC[9].DFF_instantiate/Q_reg_0  |               | rst_IBUF         |                1 |              1 |         1.00 |
|  FFC[4].DFF_instantiate/Q_reg_0  |               | rst_IBUF         |                1 |              1 |         1.00 |
|  FFC[7].DFF_instantiate/Q_reg_0  |               | rst_IBUF         |                1 |              1 |         1.00 |
|  FFC[12].DFF_instantiate/Q_reg_0 |               | rst_IBUF         |                1 |              1 |         1.00 |
|  FFC[5].DFF_instantiate/Q_reg_0  |               | rst_IBUF         |                1 |              1 |         1.00 |
|  FFC[19].DFF_instantiate/Q_reg_0 |               | rst_IBUF         |                1 |              1 |         1.00 |
|  FFC[14].DFF_instantiate/Q_reg_0 |               | rst_IBUF         |                1 |              1 |         1.00 |
|  FFC[13].DFF_instantiate/Q_reg_0 |               | rst_IBUF         |                1 |              1 |         1.00 |
|  FFC[15].DFF_instantiate/Q_reg_0 |               | rst_IBUF         |                1 |              1 |         1.00 |
|  FFC[17].DFF_instantiate/Q_reg_0 |               | rst_IBUF         |                1 |              1 |         1.00 |
|  FFC[16].DFF_instantiate/Q_reg_0 |               | rst_IBUF         |                1 |              1 |         1.00 |
|  FFC[18].DFF_instantiate/Q_reg_0 |               | rst_IBUF         |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                   |               | rst_IBUF         |                1 |              1 |         1.00 |
+----------------------------------+---------------+------------------+------------------+----------------+--------------+


