
---------- Begin Simulation Statistics ----------
final_tick                                57068633500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 203689                       # Simulator instruction rate (inst/s)
host_mem_usage                                4434624                       # Number of bytes of host memory used
host_op_rate                                   325020                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    73.53                       # Real time elapsed on the host
host_tick_rate                              776096713                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    14977842                       # Number of instructions simulated
sim_ops                                      23899673                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.057069                       # Number of seconds simulated
sim_ticks                                 57068633500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               30                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               68                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             21                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              21                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     68                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           12                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                    4977841                       # Number of instructions committed
system.cpu0.committedOps                      9390305                       # Number of ops (including micro ops) committed
system.cpu0.cpi                             22.929061                       # CPI: cycles per instruction
system.cpu0.discardedOps                      3102892                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                     785944                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                         2019                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    4753060                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                        18117                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                       98463230                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.043613                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    1963526                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          195                       # TLB misses on write requests
system.cpu0.numCycles                       114137221                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass               2098      0.02%      0.02% # Class of committed instruction
system.cpu0.op_class_0::IntAlu                4429904     47.18%     47.20% # Class of committed instruction
system.cpu0.op_class_0::IntMult                   641      0.01%     47.20% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1317      0.01%     47.22% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                  189      0.00%     47.22% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     47.22% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                   96      0.00%     47.22% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     47.22% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     47.22% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     47.22% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     47.22% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     47.22% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                   916      0.01%     47.23% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     47.23% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                   943      0.01%     47.24% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                     0      0.00%     47.24% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                  1230      0.01%     47.25% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                  843      0.01%     47.26% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     47.26% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     47.26% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 388      0.00%     47.27% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     47.27% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     47.27% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     47.27% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     47.27% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     47.27% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     47.27% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                0      0.00%     47.27% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     47.27% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     47.27% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0      0.00%     47.27% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     47.27% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     47.27% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     47.27% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     47.27% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     47.27% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     47.27% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     47.27% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     47.27% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     47.27% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     47.27% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     47.27% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     47.27% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     47.27% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     47.27% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     47.27% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     47.27% # Class of committed instruction
system.cpu0.op_class_0::MemRead                199681      2.13%     49.39% # Class of committed instruction
system.cpu0.op_class_0::MemWrite               133412      1.42%     50.81% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead             1610      0.02%     50.83% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite         4617037     49.17%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                 9390305                       # Class of committed instruction
system.cpu0.tickCycles                       15673991                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   30                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               40                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               85                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             25                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              25                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     85                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           11                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                   10000001                       # Number of instructions committed
system.cpu1.committedOps                     14509368                       # Number of ops (including micro ops) committed
system.cpu1.cpi                             11.413726                       # CPI: cycles per instruction
system.cpu1.discardedOps                      1920443                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                    1871002                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                       365549                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    7295814                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                        28450                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                       94166617                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.087614                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    2313312                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          247                       # TLB misses on write requests
system.cpu1.numCycles                       114137267                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass               1997      0.01%      0.01% # Class of committed instruction
system.cpu1.op_class_0::IntAlu                4979363     34.32%     34.33% # Class of committed instruction
system.cpu1.op_class_0::IntMult                    36      0.00%     34.33% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1447      0.01%     34.34% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd              1090392      7.52%     41.86% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     41.86% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                  112      0.00%     41.86% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     41.86% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     41.86% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     41.86% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     41.86% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     41.86% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                  1140      0.01%     41.87% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     41.87% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                  1367      0.01%     41.88% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                    12      0.00%     41.88% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                  1866      0.01%     41.89% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                 1287      0.01%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 426      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                2      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::MemRead                 42409      0.29%     42.19% # Class of committed instruction
system.cpu1.op_class_0::MemWrite               389289      2.68%     44.88% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead          1092474      7.53%     52.40% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite         6905749     47.60%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                14509368                       # Class of committed instruction
system.cpu1.tickCycles                       19970650                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   40                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1496527                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2994114                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1539883                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          159                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      3079832                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            159                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               9293                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1487485                       # Transaction distribution
system.membus.trans_dist::CleanEvict             9042                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1488294                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1488293                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          9293                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      4491700                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      4491700                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                4491700                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    191044544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    191044544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               191044544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1497587                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1497587    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1497587                       # Request fanout histogram
system.membus.reqLayer4.occupancy          9514325500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization              16.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy         7811930250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             13.7                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  57068633500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      1954603                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1954603                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      1954603                       # number of overall hits
system.cpu0.icache.overall_hits::total        1954603                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst         8880                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          8880                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst         8880                       # number of overall misses
system.cpu0.icache.overall_misses::total         8880                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst    238117000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    238117000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst    238117000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    238117000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      1963483                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1963483                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      1963483                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1963483                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.004523                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.004523                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.004523                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.004523                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 26814.977477                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 26814.977477                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 26814.977477                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 26814.977477                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks         8864                       # number of writebacks
system.cpu0.icache.writebacks::total             8864                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst         8880                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         8880                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst         8880                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         8880                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    229237000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    229237000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    229237000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    229237000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.004523                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.004523                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.004523                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.004523                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 25814.977477                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 25814.977477                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 25814.977477                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 25814.977477                       # average overall mshr miss latency
system.cpu0.icache.replacements                  8864                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      1954603                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1954603                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst         8880                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         8880                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst    238117000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    238117000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      1963483                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1963483                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.004523                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.004523                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 26814.977477                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 26814.977477                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst         8880                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         8880                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    229237000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    229237000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.004523                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.004523                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 25814.977477                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 25814.977477                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  57068633500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999760                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            1963483                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             8880                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           221.112950                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999760                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999985                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999985                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         15716744                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        15716744                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57068633500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57068633500                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  57068633500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57068633500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  57068633500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57068633500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      4342522                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         4342522                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      4342522                       # number of overall hits
system.cpu0.dcache.overall_hits::total        4342522                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      1182321                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       1182321                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      1182321                       # number of overall misses
system.cpu0.dcache.overall_misses::total      1182321                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 102401124000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 102401124000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 102401124000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 102401124000                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      5524843                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      5524843                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      5524843                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      5524843                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.214001                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.214001                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.214001                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.214001                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 86610.255590                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 86610.255590                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 86610.255590                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 86610.255590                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       586097                       # number of writebacks
system.cpu0.dcache.writebacks::total           586097                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data       581938                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       581938                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data       581938                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       581938                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       600383                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       600383                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       600383                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       600383                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  50801233000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  50801233000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  50801233000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  50801233000                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.108670                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.108670                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.108670                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.108670                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 84614.709277                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 84614.709277                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 84614.709277                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 84614.709277                       # average overall mshr miss latency
system.cpu0.dcache.replacements                600366                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data       767009                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         767009                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data        16400                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        16400                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data    429250500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    429250500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data       783409                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       783409                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.020934                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.020934                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 26173.810976                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 26173.810976                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data          301                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          301                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data        16099                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        16099                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data    400148500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    400148500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.020550                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.020550                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 24855.487919                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 24855.487919                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      3575513                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       3575513                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      1165921                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1165921                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 101971873500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 101971873500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      4741434                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4741434                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.245901                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.245901                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 87460.362666                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 87460.362666                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       581637                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       581637                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       584284                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       584284                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  50401084500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  50401084500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.123229                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.123229                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 86261.277906                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 86261.277906                       # average WriteReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  57068633500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999776                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            4942904                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           600382                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             8.232932                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999776                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999986                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999986                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         44799126                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        44799126                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57068633500                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  57068633500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57068633500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      2302144                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         2302144                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      2302144                       # number of overall hits
system.cpu1.icache.overall_hits::total        2302144                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        11101                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         11101                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        11101                       # number of overall misses
system.cpu1.icache.overall_misses::total        11101                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    291607500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    291607500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    291607500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    291607500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      2313245                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      2313245                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      2313245                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      2313245                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.004799                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.004799                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.004799                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.004799                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 26268.579407                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 26268.579407                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 26268.579407                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 26268.579407                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        11085                       # number of writebacks
system.cpu1.icache.writebacks::total            11085                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        11101                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        11101                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        11101                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        11101                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    280506500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    280506500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    280506500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    280506500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.004799                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.004799                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.004799                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.004799                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 25268.579407                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 25268.579407                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 25268.579407                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 25268.579407                       # average overall mshr miss latency
system.cpu1.icache.replacements                 11085                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      2302144                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        2302144                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        11101                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        11101                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    291607500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    291607500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      2313245                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      2313245                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.004799                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.004799                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 26268.579407                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 26268.579407                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        11101                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        11101                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    280506500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    280506500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.004799                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.004799                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 25268.579407                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 25268.579407                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  57068633500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999750                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            2313245                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            11101                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           208.381677                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            94500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999750                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999984                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999984                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         18517061                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        18517061                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57068633500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57068633500                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  57068633500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57068633500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  57068633500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57068633500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      7320273                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         7320273                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      7320273                       # number of overall hits
system.cpu1.dcache.overall_hits::total        7320273                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      1465572                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       1465572                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      1465572                       # number of overall misses
system.cpu1.dcache.overall_misses::total      1465572                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data  97798984000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  97798984000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data  97798984000                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  97798984000                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      8785845                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      8785845                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      8785845                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      8785845                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.166811                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.166811                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.166811                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.166811                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 66730.930995                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 66730.930995                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 66730.930995                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 66730.930995                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       912314                       # number of writebacks
system.cpu1.dcache.writebacks::total           912314                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data       545987                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       545987                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data       545987                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       545987                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       919585                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       919585                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       919585                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       919585                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  77828974000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  77828974000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  77828974000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  77828974000                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.104667                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.104667                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.104667                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.104667                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 84634.888564                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 84634.888564                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 84634.888564                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 84634.888564                       # average overall mshr miss latency
system.cpu1.dcache.replacements                919568                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      1495633                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1495633                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data         9380                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         9380                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data    344999000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    344999000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      1505013                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1505013                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.006233                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006233                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 36780.277186                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 36780.277186                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data          335                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          335                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data         9045                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         9045                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data    321332000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    321332000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.006010                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006010                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 35525.925926                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 35525.925926                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      5824640                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       5824640                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1456192                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1456192                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  97453985000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  97453985000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      7280832                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7280832                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.200004                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.200004                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 66923.856882                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 66923.856882                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       545652                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       545652                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       910540                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       910540                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  77507642000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  77507642000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.125060                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.125060                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 85122.720583                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 85122.720583                       # average WriteReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  57068633500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999766                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            8239857                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           919584                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.960418                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           190500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999766                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999985                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999985                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         71206344                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        71206344                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57068633500                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  57068633500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57068633500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                7235                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data               18514                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                9093                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data                7519                       # number of demand (read+write) hits
system.l2.demand_hits::total                    42361                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               7235                       # number of overall hits
system.l2.overall_hits::.cpu0.data              18514                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               9093                       # number of overall hits
system.l2.overall_hits::.cpu1.data               7519                       # number of overall hits
system.l2.overall_hits::total                   42361                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              1645                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            581869                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2008                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            912066                       # number of demand (read+write) misses
system.l2.demand_misses::total                1497588                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             1645                       # number of overall misses
system.l2.overall_misses::.cpu0.data           581869                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2008                       # number of overall misses
system.l2.overall_misses::.cpu1.data           912066                       # number of overall misses
system.l2.overall_misses::total               1497588                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    135658500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  49634089500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    163049500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  76362072500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     126294870000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    135658500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  49634089500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    163049500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  76362072500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    126294870000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst            8880                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          600383                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           11101                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          919585                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1539949                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst           8880                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         600383                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          11101                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         919585                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1539949                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.185248                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.969163                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.180885                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.991823                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.972492                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.185248                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.969163                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.180885                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.991823                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.972492                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82467.173252                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 85301.140807                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 81199.950199                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 83724.283659                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84332.186155                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82467.173252                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 85301.140807                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 81199.950199                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 83724.283659                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84332.186155                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1487485                       # number of writebacks
system.l2.writebacks::total                   1487485                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         1645                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       581869                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2008                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       912066                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1497588                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         1645                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       581869                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2008                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       912066                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1497588                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    119208500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  43815409500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    142969500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  67241422500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 111319010000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    119208500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  43815409500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    142969500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  67241422500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 111319010000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.185248                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.969163                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.180885                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.991823                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.972492                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.185248                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.969163                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.180885                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.991823                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.972492                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 72467.173252                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 75301.157993                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 71199.950199                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 73724.294623                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74332.199510                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 72467.173252                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 75301.157993                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 71199.950199                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 73724.294623                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74332.199510                       # average overall mshr miss latency
system.l2.replacements                        1496668                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1498411                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1498411                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1498411                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1498411                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        19949                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            19949                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        19949                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        19949                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           18                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            18                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data             5131                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             1398                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  6529                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         579153                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         909142                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1488295                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  49399618000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  76120296000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  125519914000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       584284                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       910540                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1494824                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.991218                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.998465                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.995632                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 85296.317208                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 83727.620108                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84338.060667                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       579153                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       909142                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1488295                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  43608098000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  67028886000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 110636984000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.991218                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.998465                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.995632                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 75296.334475                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 73727.631107                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74338.074105                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          7235                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          9093                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              16328                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         1645                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2008                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3653                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    135658500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    163049500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    298708000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst         8880                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        11101                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          19981                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.185248                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.180885                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.182824                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82467.173252                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 81199.950199                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81770.599507                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         1645                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2008                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         3653                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    119208500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    142969500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    262178000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.185248                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.180885                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.182824                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 72467.173252                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 71199.950199                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71770.599507                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data        13383                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data         6121                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             19504                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data         2716                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data         2924                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            5640                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data    234471500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data    241776500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    476248000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data        16099                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data         9045                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         25144                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.168706                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.323273                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.224308                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 86329.712813                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 82686.901505                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84441.134752                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data         2716                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data         2924                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         5640                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data    207311500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data    212536500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    419848000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.168706                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.323273                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.224308                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 76329.712813                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 72686.901505                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74441.134752                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  57068633500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1023.617297                       # Cycle average of tags in use
system.l2.tags.total_refs                     3079812                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1497692                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.056372                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.179153                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.056724                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      509.608900                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        2.054206                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      509.718315                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000175                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.002009                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.497665                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.002006                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.497772                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999626                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          269                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          755                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  26136348                       # Number of tag accesses
system.l2.tags.data_accesses                 26136348                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57068633500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst        105280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      37239552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        128512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      58372160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           95845504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       105280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       128512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        233792                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     95199040                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        95199040                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           1645                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         581868                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2008                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         912065                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1497586                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1487485                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1487485                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          1844796                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        652539753                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          2251885                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       1022841383                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1679477817                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      1844796                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      2251885                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4096681                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1668149983                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1668149983                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1668149983                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         1844796                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       652539753                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         2251885                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      1022841383                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3347627800                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1487485.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      1645.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    581857.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2008.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    912037.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000125782750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        92761                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        92761                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4162289                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1396989                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1497587                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1487485                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1497587                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1487485                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     40                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             93783                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             93868                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             93714                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             93371                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             93629                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             93454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             93380                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             93378                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             93538                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             93485                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            93711                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            93775                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            93792                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            93679                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            93462                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            93528                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             92993                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             93032                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             92929                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             92926                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             93039                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             93040                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             92902                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             92801                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             92960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             92820                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            93103                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            92964                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            93106                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            93007                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            92954                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            92882                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.93                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.99                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  21222374000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 7487735000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             49301380250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     14171.42                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32921.42                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1390355                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1385455                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.84                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.14                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1497587                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1487485                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  775140                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  582152                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  140063                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     182                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  23496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  66925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 105702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 106339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 102910                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 104419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 102791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 102529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 103834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 101135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  95092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  96082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  96593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  92810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  92766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  92761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       209191                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    913.222921                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   829.124182                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   255.874975                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4718      2.26%      2.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         6655      3.18%      5.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         5322      2.54%      7.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         5189      2.48%     10.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         5102      2.44%     12.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         5165      2.47%     15.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         4759      2.27%     17.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         5167      2.47%     20.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       167114     79.89%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       209191                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        92761                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.144048                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.060020                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      4.318971                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          92702     99.94%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127           46      0.05%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191            9      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         92761                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        92761                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.035381                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.031684                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.372165                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            91832     99.00%     99.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               77      0.08%     99.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               96      0.10%     99.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              234      0.25%     99.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              318      0.34%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              185      0.20%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               19      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         92761                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               95843008                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2560                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                95197312                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                95845568                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             95199040                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1679.43                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1668.12                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1679.48                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1668.15                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        26.15                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    13.12                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   13.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   57068606500                       # Total gap between requests
system.mem_ctrls.avgGap                      19118.00                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       105280                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     37238848                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       128512                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     58370368                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     95197312                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 1844796.231190641643                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 652527416.833977580070                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 2251885.004395628348                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 1022809981.949191093445                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1668119703.619677543640                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         1645                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       581869                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2008                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       912065                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1487485                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     51652250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  19594726750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     60620500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  29594380750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1458561801250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31399.54                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     33675.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     30189.49                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     32447.67                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks    980555.64                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.99                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            746829720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            396938025                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          5347645800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3882615120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4504696560.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      23141810190                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2426515200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        40447050615                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        708.743983                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   5932438250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1905540000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  49230655250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            746822580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            396941820                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          5344839780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3881915640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4504696560.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      23102312610                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2459776320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        40437305310                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        708.573218                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   6016703750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1905540000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  49146389750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  57068633500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp             45125                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2985896                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        19949                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           30706                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1494824                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1494822                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         19981                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        25144                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        26624                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1801131                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        33287                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      2758737                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               4619779                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1135616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     75934656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1419904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    117241472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              195731648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1496668                       # Total snoops (count)
system.tol2bus.snoopTraffic                  95199040                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3036617                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000052                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.007236                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3036458     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    159      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3036617                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3058276000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.4                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        1379445860                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          16666470                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         900591962                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          13331976                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  57068633500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
