Version 3.2 HI-TECH Software Intermediate Code
"88 mcc_generated_files/mcc.h
[v _OSCILLATOR_Initialize `(v ~T0 @X0 0 ef ]
"289 mcc_generated_files/pin_manager.h
[v _PIN_MANAGER_Initialize `(v ~T0 @X0 0 ef ]
"93 mcc_generated_files/fvr.h
[v _FVR_Initialize `(v ~T0 @X0 0 ef ]
"103 mcc_generated_files/tmr2.h
[v _TMR2_Initialize `(v ~T0 @X0 0 ef ]
"102 mcc_generated_files/pwm1.h
[v _PWM1_Initialize `(v ~T0 @X0 0 ef ]
"102 mcc_generated_files/pwm2.h
[v _PWM2_Initialize `(v ~T0 @X0 0 ef ]
"126 mcc_generated_files/adc.h
[v _ADC_Initialize `(v ~T0 @X0 0 ef ]
"101 mcc_generated_files/tmr1.h
[v _TMR1_Initialize `(v ~T0 @X0 0 ef ]
"98 mcc_generated_files/tmr0.h
[v _TMR0_Initialize `(v ~T0 @X0 0 ef ]
"1383 C:\Program Files (x86)\Microchip\xc8\v1.34\include\pic16f1507.h
[v _OSCCON `Vuc ~T0 @X0 0 e@153 ]
"1448
[v _OSCSTAT `Vuc ~T0 @X0 0 e@154 ]
"50 mcc_generated_files/mcc.c
[p x BOREN=ON ]
"51
[p x PWRTE=OFF ]
"52
[p x FOSC=INTOSC ]
"53
[p x MCLRE=ON ]
"54
[p x CP=OFF ]
"55
[p x WDTE=ON ]
"56
[p x CLKOUTEN=OFF ]
"59
[p x WRT=OFF ]
"60
[p x LPBOR=ON ]
"61
[p x LVP=OFF ]
"62
[p x STVREN=ON ]
"63
[p x BORV=LO ]
[; ;htc.h: 26: extern const char __xc8_OPTIM_SPEED;
[; ;xc8debug.h: 14: extern void __builtin_software_breakpoint(void);
[; ;pic16f1507.h: 49: extern volatile unsigned char INDF0 @ 0x000;
"51 C:\Program Files (x86)\Microchip\xc8\v1.34\include\pic16f1507.h
[; ;pic16f1507.h: 51: asm("INDF0 equ 00h");
[; <" INDF0 equ 00h ;# ">
[; ;pic16f1507.h: 54: typedef union {
[; ;pic16f1507.h: 55: struct {
[; ;pic16f1507.h: 56: unsigned INDF0 :8;
[; ;pic16f1507.h: 57: };
[; ;pic16f1507.h: 58: } INDF0bits_t;
[; ;pic16f1507.h: 59: extern volatile INDF0bits_t INDF0bits @ 0x000;
[; ;pic16f1507.h: 68: extern volatile unsigned char INDF1 @ 0x001;
"70
[; ;pic16f1507.h: 70: asm("INDF1 equ 01h");
[; <" INDF1 equ 01h ;# ">
[; ;pic16f1507.h: 73: typedef union {
[; ;pic16f1507.h: 74: struct {
[; ;pic16f1507.h: 75: unsigned INDF1 :8;
[; ;pic16f1507.h: 76: };
[; ;pic16f1507.h: 77: } INDF1bits_t;
[; ;pic16f1507.h: 78: extern volatile INDF1bits_t INDF1bits @ 0x001;
[; ;pic16f1507.h: 87: extern volatile unsigned char PCL @ 0x002;
"89
[; ;pic16f1507.h: 89: asm("PCL equ 02h");
[; <" PCL equ 02h ;# ">
[; ;pic16f1507.h: 92: typedef union {
[; ;pic16f1507.h: 93: struct {
[; ;pic16f1507.h: 94: unsigned PCL :8;
[; ;pic16f1507.h: 95: };
[; ;pic16f1507.h: 96: } PCLbits_t;
[; ;pic16f1507.h: 97: extern volatile PCLbits_t PCLbits @ 0x002;
[; ;pic16f1507.h: 106: extern volatile unsigned char STATUS @ 0x003;
"108
[; ;pic16f1507.h: 108: asm("STATUS equ 03h");
[; <" STATUS equ 03h ;# ">
[; ;pic16f1507.h: 111: typedef union {
[; ;pic16f1507.h: 112: struct {
[; ;pic16f1507.h: 113: unsigned C :1;
[; ;pic16f1507.h: 114: unsigned DC :1;
[; ;pic16f1507.h: 115: unsigned Z :1;
[; ;pic16f1507.h: 116: unsigned nPD :1;
[; ;pic16f1507.h: 117: unsigned nTO :1;
[; ;pic16f1507.h: 118: };
[; ;pic16f1507.h: 119: struct {
[; ;pic16f1507.h: 120: unsigned CARRY :1;
[; ;pic16f1507.h: 121: };
[; ;pic16f1507.h: 122: struct {
[; ;pic16f1507.h: 123: unsigned :2;
[; ;pic16f1507.h: 124: unsigned ZERO :1;
[; ;pic16f1507.h: 125: };
[; ;pic16f1507.h: 126: } STATUSbits_t;
[; ;pic16f1507.h: 127: extern volatile STATUSbits_t STATUSbits @ 0x003;
[; ;pic16f1507.h: 166: extern volatile unsigned short FSR0 @ 0x004;
[; ;pic16f1507.h: 169: extern volatile unsigned char FSR0L @ 0x004;
"171
[; ;pic16f1507.h: 171: asm("FSR0L equ 04h");
[; <" FSR0L equ 04h ;# ">
[; ;pic16f1507.h: 174: typedef union {
[; ;pic16f1507.h: 175: struct {
[; ;pic16f1507.h: 176: unsigned FSR0L :8;
[; ;pic16f1507.h: 177: };
[; ;pic16f1507.h: 178: } FSR0Lbits_t;
[; ;pic16f1507.h: 179: extern volatile FSR0Lbits_t FSR0Lbits @ 0x004;
[; ;pic16f1507.h: 188: extern volatile unsigned char FSR0H @ 0x005;
"190
[; ;pic16f1507.h: 190: asm("FSR0H equ 05h");
[; <" FSR0H equ 05h ;# ">
[; ;pic16f1507.h: 193: typedef union {
[; ;pic16f1507.h: 194: struct {
[; ;pic16f1507.h: 195: unsigned FSR0H :8;
[; ;pic16f1507.h: 196: };
[; ;pic16f1507.h: 197: } FSR0Hbits_t;
[; ;pic16f1507.h: 198: extern volatile FSR0Hbits_t FSR0Hbits @ 0x005;
[; ;pic16f1507.h: 207: extern volatile unsigned short FSR1 @ 0x006;
[; ;pic16f1507.h: 210: extern volatile unsigned char FSR1L @ 0x006;
"212
[; ;pic16f1507.h: 212: asm("FSR1L equ 06h");
[; <" FSR1L equ 06h ;# ">
[; ;pic16f1507.h: 215: typedef union {
[; ;pic16f1507.h: 216: struct {
[; ;pic16f1507.h: 217: unsigned FSR1L :8;
[; ;pic16f1507.h: 218: };
[; ;pic16f1507.h: 219: } FSR1Lbits_t;
[; ;pic16f1507.h: 220: extern volatile FSR1Lbits_t FSR1Lbits @ 0x006;
[; ;pic16f1507.h: 229: extern volatile unsigned char FSR1H @ 0x007;
"231
[; ;pic16f1507.h: 231: asm("FSR1H equ 07h");
[; <" FSR1H equ 07h ;# ">
[; ;pic16f1507.h: 234: typedef union {
[; ;pic16f1507.h: 235: struct {
[; ;pic16f1507.h: 236: unsigned FSR1H :8;
[; ;pic16f1507.h: 237: };
[; ;pic16f1507.h: 238: } FSR1Hbits_t;
[; ;pic16f1507.h: 239: extern volatile FSR1Hbits_t FSR1Hbits @ 0x007;
[; ;pic16f1507.h: 248: extern volatile unsigned char BSR @ 0x008;
"250
[; ;pic16f1507.h: 250: asm("BSR equ 08h");
[; <" BSR equ 08h ;# ">
[; ;pic16f1507.h: 253: typedef union {
[; ;pic16f1507.h: 254: struct {
[; ;pic16f1507.h: 255: unsigned BSR :5;
[; ;pic16f1507.h: 256: };
[; ;pic16f1507.h: 257: struct {
[; ;pic16f1507.h: 258: unsigned BSR0 :1;
[; ;pic16f1507.h: 259: unsigned BSR1 :1;
[; ;pic16f1507.h: 260: unsigned BSR2 :1;
[; ;pic16f1507.h: 261: unsigned BSR3 :1;
[; ;pic16f1507.h: 262: unsigned BSR4 :1;
[; ;pic16f1507.h: 263: };
[; ;pic16f1507.h: 264: } BSRbits_t;
[; ;pic16f1507.h: 265: extern volatile BSRbits_t BSRbits @ 0x008;
[; ;pic16f1507.h: 299: extern volatile unsigned char WREG @ 0x009;
"301
[; ;pic16f1507.h: 301: asm("WREG equ 09h");
[; <" WREG equ 09h ;# ">
[; ;pic16f1507.h: 304: typedef union {
[; ;pic16f1507.h: 305: struct {
[; ;pic16f1507.h: 306: unsigned WREG0 :8;
[; ;pic16f1507.h: 307: };
[; ;pic16f1507.h: 308: } WREGbits_t;
[; ;pic16f1507.h: 309: extern volatile WREGbits_t WREGbits @ 0x009;
[; ;pic16f1507.h: 318: extern volatile unsigned char PCLATH @ 0x00A;
"320
[; ;pic16f1507.h: 320: asm("PCLATH equ 0Ah");
[; <" PCLATH equ 0Ah ;# ">
[; ;pic16f1507.h: 323: typedef union {
[; ;pic16f1507.h: 324: struct {
[; ;pic16f1507.h: 325: unsigned PCLATH :7;
[; ;pic16f1507.h: 326: };
[; ;pic16f1507.h: 327: } PCLATHbits_t;
[; ;pic16f1507.h: 328: extern volatile PCLATHbits_t PCLATHbits @ 0x00A;
[; ;pic16f1507.h: 337: extern volatile unsigned char INTCON @ 0x00B;
"339
[; ;pic16f1507.h: 339: asm("INTCON equ 0Bh");
[; <" INTCON equ 0Bh ;# ">
[; ;pic16f1507.h: 342: typedef union {
[; ;pic16f1507.h: 343: struct {
[; ;pic16f1507.h: 344: unsigned IOCIF :1;
[; ;pic16f1507.h: 345: unsigned INTF :1;
[; ;pic16f1507.h: 346: unsigned TMR0IF :1;
[; ;pic16f1507.h: 347: unsigned IOCIE :1;
[; ;pic16f1507.h: 348: unsigned INTE :1;
[; ;pic16f1507.h: 349: unsigned TMR0IE :1;
[; ;pic16f1507.h: 350: unsigned PEIE :1;
[; ;pic16f1507.h: 351: unsigned GIE :1;
[; ;pic16f1507.h: 352: };
[; ;pic16f1507.h: 353: struct {
[; ;pic16f1507.h: 354: unsigned :2;
[; ;pic16f1507.h: 355: unsigned T0IF :1;
[; ;pic16f1507.h: 356: unsigned :2;
[; ;pic16f1507.h: 357: unsigned T0IE :1;
[; ;pic16f1507.h: 358: };
[; ;pic16f1507.h: 359: } INTCONbits_t;
[; ;pic16f1507.h: 360: extern volatile INTCONbits_t INTCONbits @ 0x00B;
[; ;pic16f1507.h: 414: extern volatile unsigned char PORTA @ 0x00C;
"416
[; ;pic16f1507.h: 416: asm("PORTA equ 0Ch");
[; <" PORTA equ 0Ch ;# ">
[; ;pic16f1507.h: 419: typedef union {
[; ;pic16f1507.h: 420: struct {
[; ;pic16f1507.h: 421: unsigned RA0 :1;
[; ;pic16f1507.h: 422: unsigned RA1 :1;
[; ;pic16f1507.h: 423: unsigned RA2 :1;
[; ;pic16f1507.h: 424: unsigned RA3 :1;
[; ;pic16f1507.h: 425: unsigned RA4 :1;
[; ;pic16f1507.h: 426: unsigned RA5 :1;
[; ;pic16f1507.h: 427: };
[; ;pic16f1507.h: 428: } PORTAbits_t;
[; ;pic16f1507.h: 429: extern volatile PORTAbits_t PORTAbits @ 0x00C;
[; ;pic16f1507.h: 463: extern volatile unsigned char PORTB @ 0x00D;
"465
[; ;pic16f1507.h: 465: asm("PORTB equ 0Dh");
[; <" PORTB equ 0Dh ;# ">
[; ;pic16f1507.h: 468: typedef union {
[; ;pic16f1507.h: 469: struct {
[; ;pic16f1507.h: 470: unsigned :4;
[; ;pic16f1507.h: 471: unsigned RB4 :1;
[; ;pic16f1507.h: 472: unsigned RB5 :1;
[; ;pic16f1507.h: 473: unsigned RB6 :1;
[; ;pic16f1507.h: 474: unsigned RB7 :1;
[; ;pic16f1507.h: 475: };
[; ;pic16f1507.h: 476: } PORTBbits_t;
[; ;pic16f1507.h: 477: extern volatile PORTBbits_t PORTBbits @ 0x00D;
[; ;pic16f1507.h: 501: extern volatile unsigned char PORTC @ 0x00E;
"503
[; ;pic16f1507.h: 503: asm("PORTC equ 0Eh");
[; <" PORTC equ 0Eh ;# ">
[; ;pic16f1507.h: 506: typedef union {
[; ;pic16f1507.h: 507: struct {
[; ;pic16f1507.h: 508: unsigned RC0 :1;
[; ;pic16f1507.h: 509: unsigned RC1 :1;
[; ;pic16f1507.h: 510: unsigned RC2 :1;
[; ;pic16f1507.h: 511: unsigned RC3 :1;
[; ;pic16f1507.h: 512: unsigned RC4 :1;
[; ;pic16f1507.h: 513: unsigned RC5 :1;
[; ;pic16f1507.h: 514: unsigned RC6 :1;
[; ;pic16f1507.h: 515: unsigned RC7 :1;
[; ;pic16f1507.h: 516: };
[; ;pic16f1507.h: 517: } PORTCbits_t;
[; ;pic16f1507.h: 518: extern volatile PORTCbits_t PORTCbits @ 0x00E;
[; ;pic16f1507.h: 562: extern volatile unsigned char PIR1 @ 0x011;
"564
[; ;pic16f1507.h: 564: asm("PIR1 equ 011h");
[; <" PIR1 equ 011h ;# ">
[; ;pic16f1507.h: 567: typedef union {
[; ;pic16f1507.h: 568: struct {
[; ;pic16f1507.h: 569: unsigned TMR1IF :1;
[; ;pic16f1507.h: 570: unsigned TMR2IF :1;
[; ;pic16f1507.h: 571: unsigned :4;
[; ;pic16f1507.h: 572: unsigned ADIF :1;
[; ;pic16f1507.h: 573: unsigned TMR1GIF :1;
[; ;pic16f1507.h: 574: };
[; ;pic16f1507.h: 575: } PIR1bits_t;
[; ;pic16f1507.h: 576: extern volatile PIR1bits_t PIR1bits @ 0x011;
[; ;pic16f1507.h: 600: extern volatile unsigned char PIR2 @ 0x012;
"602
[; ;pic16f1507.h: 602: asm("PIR2 equ 012h");
[; <" PIR2 equ 012h ;# ">
[; ;pic16f1507.h: 605: typedef union {
[; ;pic16f1507.h: 606: struct {
[; ;pic16f1507.h: 607: unsigned :2;
[; ;pic16f1507.h: 608: unsigned NCO1IF :1;
[; ;pic16f1507.h: 609: };
[; ;pic16f1507.h: 610: } PIR2bits_t;
[; ;pic16f1507.h: 611: extern volatile PIR2bits_t PIR2bits @ 0x012;
[; ;pic16f1507.h: 620: extern volatile unsigned char PIR3 @ 0x013;
"622
[; ;pic16f1507.h: 622: asm("PIR3 equ 013h");
[; <" PIR3 equ 013h ;# ">
[; ;pic16f1507.h: 625: typedef union {
[; ;pic16f1507.h: 626: struct {
[; ;pic16f1507.h: 627: unsigned CLC1IF :1;
[; ;pic16f1507.h: 628: unsigned CLC2IF :1;
[; ;pic16f1507.h: 629: };
[; ;pic16f1507.h: 630: } PIR3bits_t;
[; ;pic16f1507.h: 631: extern volatile PIR3bits_t PIR3bits @ 0x013;
[; ;pic16f1507.h: 645: extern volatile unsigned char TMR0 @ 0x015;
"647
[; ;pic16f1507.h: 647: asm("TMR0 equ 015h");
[; <" TMR0 equ 015h ;# ">
[; ;pic16f1507.h: 650: typedef union {
[; ;pic16f1507.h: 651: struct {
[; ;pic16f1507.h: 652: unsigned TMR0 :8;
[; ;pic16f1507.h: 653: };
[; ;pic16f1507.h: 654: } TMR0bits_t;
[; ;pic16f1507.h: 655: extern volatile TMR0bits_t TMR0bits @ 0x015;
[; ;pic16f1507.h: 664: extern volatile unsigned short TMR1 @ 0x016;
"666
[; ;pic16f1507.h: 666: asm("TMR1 equ 016h");
[; <" TMR1 equ 016h ;# ">
[; ;pic16f1507.h: 670: extern volatile unsigned char TMR1L @ 0x016;
"672
[; ;pic16f1507.h: 672: asm("TMR1L equ 016h");
[; <" TMR1L equ 016h ;# ">
[; ;pic16f1507.h: 675: typedef union {
[; ;pic16f1507.h: 676: struct {
[; ;pic16f1507.h: 677: unsigned TMR1L :8;
[; ;pic16f1507.h: 678: };
[; ;pic16f1507.h: 679: } TMR1Lbits_t;
[; ;pic16f1507.h: 680: extern volatile TMR1Lbits_t TMR1Lbits @ 0x016;
[; ;pic16f1507.h: 689: extern volatile unsigned char TMR1H @ 0x017;
"691
[; ;pic16f1507.h: 691: asm("TMR1H equ 017h");
[; <" TMR1H equ 017h ;# ">
[; ;pic16f1507.h: 694: typedef union {
[; ;pic16f1507.h: 695: struct {
[; ;pic16f1507.h: 696: unsigned TMR1H :8;
[; ;pic16f1507.h: 697: };
[; ;pic16f1507.h: 698: } TMR1Hbits_t;
[; ;pic16f1507.h: 699: extern volatile TMR1Hbits_t TMR1Hbits @ 0x017;
[; ;pic16f1507.h: 708: extern volatile unsigned char T1CON @ 0x018;
"710
[; ;pic16f1507.h: 710: asm("T1CON equ 018h");
[; <" T1CON equ 018h ;# ">
[; ;pic16f1507.h: 713: typedef union {
[; ;pic16f1507.h: 714: struct {
[; ;pic16f1507.h: 715: unsigned TMR1ON :1;
[; ;pic16f1507.h: 716: unsigned :1;
[; ;pic16f1507.h: 717: unsigned nT1SYNC :1;
[; ;pic16f1507.h: 718: unsigned T1OSCEN :1;
[; ;pic16f1507.h: 719: unsigned T1CKPS :2;
[; ;pic16f1507.h: 720: unsigned TMR1CS :2;
[; ;pic16f1507.h: 721: };
[; ;pic16f1507.h: 722: struct {
[; ;pic16f1507.h: 723: unsigned :4;
[; ;pic16f1507.h: 724: unsigned T1CKPS0 :1;
[; ;pic16f1507.h: 725: unsigned T1CKPS1 :1;
[; ;pic16f1507.h: 726: unsigned TMR1CS0 :1;
[; ;pic16f1507.h: 727: unsigned TMR1CS1 :1;
[; ;pic16f1507.h: 728: };
[; ;pic16f1507.h: 729: } T1CONbits_t;
[; ;pic16f1507.h: 730: extern volatile T1CONbits_t T1CONbits @ 0x018;
[; ;pic16f1507.h: 779: extern volatile unsigned char T1GCON @ 0x019;
"781
[; ;pic16f1507.h: 781: asm("T1GCON equ 019h");
[; <" T1GCON equ 019h ;# ">
[; ;pic16f1507.h: 784: typedef union {
[; ;pic16f1507.h: 785: struct {
[; ;pic16f1507.h: 786: unsigned T1GSS :2;
[; ;pic16f1507.h: 787: unsigned T1GVAL :1;
[; ;pic16f1507.h: 788: unsigned T1GGO_nDONE :1;
[; ;pic16f1507.h: 789: unsigned T1GSPM :1;
[; ;pic16f1507.h: 790: unsigned T1GTM :1;
[; ;pic16f1507.h: 791: unsigned T1GPOL :1;
[; ;pic16f1507.h: 792: unsigned TMR1GE :1;
[; ;pic16f1507.h: 793: };
[; ;pic16f1507.h: 794: struct {
[; ;pic16f1507.h: 795: unsigned T1GSS0 :1;
[; ;pic16f1507.h: 796: unsigned T1GSS1 :1;
[; ;pic16f1507.h: 797: };
[; ;pic16f1507.h: 798: } T1GCONbits_t;
[; ;pic16f1507.h: 799: extern volatile T1GCONbits_t T1GCONbits @ 0x019;
[; ;pic16f1507.h: 848: extern volatile unsigned char TMR2 @ 0x01A;
"850
[; ;pic16f1507.h: 850: asm("TMR2 equ 01Ah");
[; <" TMR2 equ 01Ah ;# ">
[; ;pic16f1507.h: 853: typedef union {
[; ;pic16f1507.h: 854: struct {
[; ;pic16f1507.h: 855: unsigned TMR2 :8;
[; ;pic16f1507.h: 856: };
[; ;pic16f1507.h: 857: } TMR2bits_t;
[; ;pic16f1507.h: 858: extern volatile TMR2bits_t TMR2bits @ 0x01A;
[; ;pic16f1507.h: 867: extern volatile unsigned char PR2 @ 0x01B;
"869
[; ;pic16f1507.h: 869: asm("PR2 equ 01Bh");
[; <" PR2 equ 01Bh ;# ">
[; ;pic16f1507.h: 872: typedef union {
[; ;pic16f1507.h: 873: struct {
[; ;pic16f1507.h: 874: unsigned PR2 :8;
[; ;pic16f1507.h: 875: };
[; ;pic16f1507.h: 876: } PR2bits_t;
[; ;pic16f1507.h: 877: extern volatile PR2bits_t PR2bits @ 0x01B;
[; ;pic16f1507.h: 886: extern volatile unsigned char T2CON @ 0x01C;
"888
[; ;pic16f1507.h: 888: asm("T2CON equ 01Ch");
[; <" T2CON equ 01Ch ;# ">
[; ;pic16f1507.h: 891: typedef union {
[; ;pic16f1507.h: 892: struct {
[; ;pic16f1507.h: 893: unsigned T2CKPS :2;
[; ;pic16f1507.h: 894: unsigned TMR2ON :1;
[; ;pic16f1507.h: 895: unsigned T2OUTPS :4;
[; ;pic16f1507.h: 896: };
[; ;pic16f1507.h: 897: struct {
[; ;pic16f1507.h: 898: unsigned T2CKPS0 :1;
[; ;pic16f1507.h: 899: unsigned T2CKPS1 :1;
[; ;pic16f1507.h: 900: unsigned :1;
[; ;pic16f1507.h: 901: unsigned TOUTPS0 :1;
[; ;pic16f1507.h: 902: unsigned TOUTPS1 :1;
[; ;pic16f1507.h: 903: unsigned TOUTPS2 :1;
[; ;pic16f1507.h: 904: unsigned TOUTPS3 :1;
[; ;pic16f1507.h: 905: };
[; ;pic16f1507.h: 906: } T2CONbits_t;
[; ;pic16f1507.h: 907: extern volatile T2CONbits_t T2CONbits @ 0x01C;
[; ;pic16f1507.h: 956: extern volatile unsigned char TRISA @ 0x08C;
"958
[; ;pic16f1507.h: 958: asm("TRISA equ 08Ch");
[; <" TRISA equ 08Ch ;# ">
[; ;pic16f1507.h: 961: typedef union {
[; ;pic16f1507.h: 962: struct {
[; ;pic16f1507.h: 963: unsigned TRISA0 :1;
[; ;pic16f1507.h: 964: unsigned TRISA1 :1;
[; ;pic16f1507.h: 965: unsigned TRISA2 :1;
[; ;pic16f1507.h: 966: unsigned TRISA3 :1;
[; ;pic16f1507.h: 967: unsigned TRISA4 :1;
[; ;pic16f1507.h: 968: unsigned TRISA5 :1;
[; ;pic16f1507.h: 969: };
[; ;pic16f1507.h: 970: } TRISAbits_t;
[; ;pic16f1507.h: 971: extern volatile TRISAbits_t TRISAbits @ 0x08C;
[; ;pic16f1507.h: 1005: extern volatile unsigned char TRISB @ 0x08D;
"1007
[; ;pic16f1507.h: 1007: asm("TRISB equ 08Dh");
[; <" TRISB equ 08Dh ;# ">
[; ;pic16f1507.h: 1010: typedef union {
[; ;pic16f1507.h: 1011: struct {
[; ;pic16f1507.h: 1012: unsigned :4;
[; ;pic16f1507.h: 1013: unsigned TRISB4 :1;
[; ;pic16f1507.h: 1014: unsigned TRISB5 :1;
[; ;pic16f1507.h: 1015: unsigned TRISB6 :1;
[; ;pic16f1507.h: 1016: unsigned TRISB7 :1;
[; ;pic16f1507.h: 1017: };
[; ;pic16f1507.h: 1018: } TRISBbits_t;
[; ;pic16f1507.h: 1019: extern volatile TRISBbits_t TRISBbits @ 0x08D;
[; ;pic16f1507.h: 1043: extern volatile unsigned char TRISC @ 0x08E;
"1045
[; ;pic16f1507.h: 1045: asm("TRISC equ 08Eh");
[; <" TRISC equ 08Eh ;# ">
[; ;pic16f1507.h: 1048: typedef union {
[; ;pic16f1507.h: 1049: struct {
[; ;pic16f1507.h: 1050: unsigned TRISC0 :1;
[; ;pic16f1507.h: 1051: unsigned TRISC1 :1;
[; ;pic16f1507.h: 1052: unsigned TRISC2 :1;
[; ;pic16f1507.h: 1053: unsigned TRISC3 :1;
[; ;pic16f1507.h: 1054: unsigned TRISC4 :1;
[; ;pic16f1507.h: 1055: unsigned TRISC5 :1;
[; ;pic16f1507.h: 1056: unsigned TRISC6 :1;
[; ;pic16f1507.h: 1057: unsigned TRISC7 :1;
[; ;pic16f1507.h: 1058: };
[; ;pic16f1507.h: 1059: } TRISCbits_t;
[; ;pic16f1507.h: 1060: extern volatile TRISCbits_t TRISCbits @ 0x08E;
[; ;pic16f1507.h: 1104: extern volatile unsigned char PIE1 @ 0x091;
"1106
[; ;pic16f1507.h: 1106: asm("PIE1 equ 091h");
[; <" PIE1 equ 091h ;# ">
[; ;pic16f1507.h: 1109: typedef union {
[; ;pic16f1507.h: 1110: struct {
[; ;pic16f1507.h: 1111: unsigned TMR1IE :1;
[; ;pic16f1507.h: 1112: unsigned TMR2IE :1;
[; ;pic16f1507.h: 1113: unsigned :4;
[; ;pic16f1507.h: 1114: unsigned ADIE :1;
[; ;pic16f1507.h: 1115: unsigned TMR1GIE :1;
[; ;pic16f1507.h: 1116: };
[; ;pic16f1507.h: 1117: } PIE1bits_t;
[; ;pic16f1507.h: 1118: extern volatile PIE1bits_t PIE1bits @ 0x091;
[; ;pic16f1507.h: 1142: extern volatile unsigned char PIE2 @ 0x092;
"1144
[; ;pic16f1507.h: 1144: asm("PIE2 equ 092h");
[; <" PIE2 equ 092h ;# ">
[; ;pic16f1507.h: 1147: typedef union {
[; ;pic16f1507.h: 1148: struct {
[; ;pic16f1507.h: 1149: unsigned :2;
[; ;pic16f1507.h: 1150: unsigned NCO1IE :1;
[; ;pic16f1507.h: 1151: };
[; ;pic16f1507.h: 1152: } PIE2bits_t;
[; ;pic16f1507.h: 1153: extern volatile PIE2bits_t PIE2bits @ 0x092;
[; ;pic16f1507.h: 1162: extern volatile unsigned char PIE3 @ 0x093;
"1164
[; ;pic16f1507.h: 1164: asm("PIE3 equ 093h");
[; <" PIE3 equ 093h ;# ">
[; ;pic16f1507.h: 1167: typedef union {
[; ;pic16f1507.h: 1168: struct {
[; ;pic16f1507.h: 1169: unsigned CLC1IE :1;
[; ;pic16f1507.h: 1170: unsigned CLC2IE :1;
[; ;pic16f1507.h: 1171: };
[; ;pic16f1507.h: 1172: } PIE3bits_t;
[; ;pic16f1507.h: 1173: extern volatile PIE3bits_t PIE3bits @ 0x093;
[; ;pic16f1507.h: 1187: extern volatile unsigned char OPTION_REG @ 0x095;
"1189
[; ;pic16f1507.h: 1189: asm("OPTION_REG equ 095h");
[; <" OPTION_REG equ 095h ;# ">
[; ;pic16f1507.h: 1192: typedef union {
[; ;pic16f1507.h: 1193: struct {
[; ;pic16f1507.h: 1194: unsigned PS :3;
[; ;pic16f1507.h: 1195: unsigned PSA :1;
[; ;pic16f1507.h: 1196: unsigned TMR0SE :1;
[; ;pic16f1507.h: 1197: unsigned TMR0CS :1;
[; ;pic16f1507.h: 1198: unsigned INTEDG :1;
[; ;pic16f1507.h: 1199: unsigned nWPUEN :1;
[; ;pic16f1507.h: 1200: };
[; ;pic16f1507.h: 1201: struct {
[; ;pic16f1507.h: 1202: unsigned PS0 :1;
[; ;pic16f1507.h: 1203: unsigned PS1 :1;
[; ;pic16f1507.h: 1204: unsigned PS2 :1;
[; ;pic16f1507.h: 1205: unsigned :1;
[; ;pic16f1507.h: 1206: unsigned T0SE :1;
[; ;pic16f1507.h: 1207: unsigned T0CS :1;
[; ;pic16f1507.h: 1208: };
[; ;pic16f1507.h: 1209: } OPTION_REGbits_t;
[; ;pic16f1507.h: 1210: extern volatile OPTION_REGbits_t OPTION_REGbits @ 0x095;
[; ;pic16f1507.h: 1269: extern volatile unsigned char PCON @ 0x096;
"1271
[; ;pic16f1507.h: 1271: asm("PCON equ 096h");
[; <" PCON equ 096h ;# ">
[; ;pic16f1507.h: 1274: typedef union {
[; ;pic16f1507.h: 1275: struct {
[; ;pic16f1507.h: 1276: unsigned nBOR :1;
[; ;pic16f1507.h: 1277: unsigned nPOR :1;
[; ;pic16f1507.h: 1278: unsigned nRI :1;
[; ;pic16f1507.h: 1279: unsigned nRMCLR :1;
[; ;pic16f1507.h: 1280: unsigned nRWDT :1;
[; ;pic16f1507.h: 1281: unsigned :1;
[; ;pic16f1507.h: 1282: unsigned STKUNF :1;
[; ;pic16f1507.h: 1283: unsigned STKOVF :1;
[; ;pic16f1507.h: 1284: };
[; ;pic16f1507.h: 1285: } PCONbits_t;
[; ;pic16f1507.h: 1286: extern volatile PCONbits_t PCONbits @ 0x096;
[; ;pic16f1507.h: 1325: extern volatile unsigned char WDTCON @ 0x097;
"1327
[; ;pic16f1507.h: 1327: asm("WDTCON equ 097h");
[; <" WDTCON equ 097h ;# ">
[; ;pic16f1507.h: 1330: typedef union {
[; ;pic16f1507.h: 1331: struct {
[; ;pic16f1507.h: 1332: unsigned SWDTEN :1;
[; ;pic16f1507.h: 1333: unsigned WDTPS :5;
[; ;pic16f1507.h: 1334: };
[; ;pic16f1507.h: 1335: struct {
[; ;pic16f1507.h: 1336: unsigned :1;
[; ;pic16f1507.h: 1337: unsigned WDTPS0 :1;
[; ;pic16f1507.h: 1338: unsigned WDTPS1 :1;
[; ;pic16f1507.h: 1339: unsigned WDTPS2 :1;
[; ;pic16f1507.h: 1340: unsigned WDTPS3 :1;
[; ;pic16f1507.h: 1341: unsigned WDTPS4 :1;
[; ;pic16f1507.h: 1342: };
[; ;pic16f1507.h: 1343: } WDTCONbits_t;
[; ;pic16f1507.h: 1344: extern volatile WDTCONbits_t WDTCONbits @ 0x097;
[; ;pic16f1507.h: 1383: extern volatile unsigned char OSCCON @ 0x099;
"1385
[; ;pic16f1507.h: 1385: asm("OSCCON equ 099h");
[; <" OSCCON equ 099h ;# ">
[; ;pic16f1507.h: 1388: typedef union {
[; ;pic16f1507.h: 1389: struct {
[; ;pic16f1507.h: 1390: unsigned SCS :2;
[; ;pic16f1507.h: 1391: unsigned :1;
[; ;pic16f1507.h: 1392: unsigned IRCF :4;
[; ;pic16f1507.h: 1393: };
[; ;pic16f1507.h: 1394: struct {
[; ;pic16f1507.h: 1395: unsigned SCS0 :1;
[; ;pic16f1507.h: 1396: unsigned SCS1 :1;
[; ;pic16f1507.h: 1397: unsigned :1;
[; ;pic16f1507.h: 1398: unsigned IRCF0 :1;
[; ;pic16f1507.h: 1399: unsigned IRCF1 :1;
[; ;pic16f1507.h: 1400: unsigned IRCF2 :1;
[; ;pic16f1507.h: 1401: unsigned IRCF3 :1;
[; ;pic16f1507.h: 1402: };
[; ;pic16f1507.h: 1403: } OSCCONbits_t;
[; ;pic16f1507.h: 1404: extern volatile OSCCONbits_t OSCCONbits @ 0x099;
[; ;pic16f1507.h: 1448: extern volatile unsigned char OSCSTAT @ 0x09A;
"1450
[; ;pic16f1507.h: 1450: asm("OSCSTAT equ 09Ah");
[; <" OSCSTAT equ 09Ah ;# ">
[; ;pic16f1507.h: 1453: typedef union {
[; ;pic16f1507.h: 1454: struct {
[; ;pic16f1507.h: 1455: unsigned HFIOFS :1;
[; ;pic16f1507.h: 1456: unsigned LFIOFR :1;
[; ;pic16f1507.h: 1457: unsigned :2;
[; ;pic16f1507.h: 1458: unsigned HFIOFR :1;
[; ;pic16f1507.h: 1459: unsigned OSTS :1;
[; ;pic16f1507.h: 1460: unsigned :1;
[; ;pic16f1507.h: 1461: unsigned SOSCR :1;
[; ;pic16f1507.h: 1462: };
[; ;pic16f1507.h: 1463: } OSCSTATbits_t;
[; ;pic16f1507.h: 1464: extern volatile OSCSTATbits_t OSCSTATbits @ 0x09A;
[; ;pic16f1507.h: 1493: extern volatile unsigned short ADRES @ 0x09B;
"1495
[; ;pic16f1507.h: 1495: asm("ADRES equ 09Bh");
[; <" ADRES equ 09Bh ;# ">
[; ;pic16f1507.h: 1499: extern volatile unsigned char ADRESL @ 0x09B;
"1501
[; ;pic16f1507.h: 1501: asm("ADRESL equ 09Bh");
[; <" ADRESL equ 09Bh ;# ">
[; ;pic16f1507.h: 1504: typedef union {
[; ;pic16f1507.h: 1505: struct {
[; ;pic16f1507.h: 1506: unsigned ADRESL :8;
[; ;pic16f1507.h: 1507: };
[; ;pic16f1507.h: 1508: } ADRESLbits_t;
[; ;pic16f1507.h: 1509: extern volatile ADRESLbits_t ADRESLbits @ 0x09B;
[; ;pic16f1507.h: 1518: extern volatile unsigned char ADRESH @ 0x09C;
"1520
[; ;pic16f1507.h: 1520: asm("ADRESH equ 09Ch");
[; <" ADRESH equ 09Ch ;# ">
[; ;pic16f1507.h: 1523: typedef union {
[; ;pic16f1507.h: 1524: struct {
[; ;pic16f1507.h: 1525: unsigned ADRESH :8;
[; ;pic16f1507.h: 1526: };
[; ;pic16f1507.h: 1527: } ADRESHbits_t;
[; ;pic16f1507.h: 1528: extern volatile ADRESHbits_t ADRESHbits @ 0x09C;
[; ;pic16f1507.h: 1537: extern volatile unsigned char ADCON0 @ 0x09D;
"1539
[; ;pic16f1507.h: 1539: asm("ADCON0 equ 09Dh");
[; <" ADCON0 equ 09Dh ;# ">
[; ;pic16f1507.h: 1542: typedef union {
[; ;pic16f1507.h: 1543: struct {
[; ;pic16f1507.h: 1544: unsigned ADON :1;
[; ;pic16f1507.h: 1545: unsigned GO_nDONE :1;
[; ;pic16f1507.h: 1546: unsigned CHS :5;
[; ;pic16f1507.h: 1547: };
[; ;pic16f1507.h: 1548: struct {
[; ;pic16f1507.h: 1549: unsigned :1;
[; ;pic16f1507.h: 1550: unsigned ADGO :1;
[; ;pic16f1507.h: 1551: unsigned CHS0 :1;
[; ;pic16f1507.h: 1552: unsigned CHS1 :1;
[; ;pic16f1507.h: 1553: unsigned CHS2 :1;
[; ;pic16f1507.h: 1554: unsigned CHS3 :1;
[; ;pic16f1507.h: 1555: unsigned CHS4 :1;
[; ;pic16f1507.h: 1556: };
[; ;pic16f1507.h: 1557: struct {
[; ;pic16f1507.h: 1558: unsigned :1;
[; ;pic16f1507.h: 1559: unsigned GO :1;
[; ;pic16f1507.h: 1560: };
[; ;pic16f1507.h: 1561: } ADCON0bits_t;
[; ;pic16f1507.h: 1562: extern volatile ADCON0bits_t ADCON0bits @ 0x09D;
[; ;pic16f1507.h: 1616: extern volatile unsigned char ADCON1 @ 0x09E;
"1618
[; ;pic16f1507.h: 1618: asm("ADCON1 equ 09Eh");
[; <" ADCON1 equ 09Eh ;# ">
[; ;pic16f1507.h: 1621: typedef union {
[; ;pic16f1507.h: 1622: struct {
[; ;pic16f1507.h: 1623: unsigned ADPREF :2;
[; ;pic16f1507.h: 1624: unsigned :2;
[; ;pic16f1507.h: 1625: unsigned ADCS :3;
[; ;pic16f1507.h: 1626: unsigned ADFM :1;
[; ;pic16f1507.h: 1627: };
[; ;pic16f1507.h: 1628: struct {
[; ;pic16f1507.h: 1629: unsigned ADPREF0 :1;
[; ;pic16f1507.h: 1630: unsigned ADPREF1 :1;
[; ;pic16f1507.h: 1631: unsigned :2;
[; ;pic16f1507.h: 1632: unsigned ADCS0 :1;
[; ;pic16f1507.h: 1633: unsigned ADCS1 :1;
[; ;pic16f1507.h: 1634: unsigned ADCS2 :1;
[; ;pic16f1507.h: 1635: };
[; ;pic16f1507.h: 1636: } ADCON1bits_t;
[; ;pic16f1507.h: 1637: extern volatile ADCON1bits_t ADCON1bits @ 0x09E;
[; ;pic16f1507.h: 1681: extern volatile unsigned char ADCON2 @ 0x09F;
"1683
[; ;pic16f1507.h: 1683: asm("ADCON2 equ 09Fh");
[; <" ADCON2 equ 09Fh ;# ">
[; ;pic16f1507.h: 1686: typedef union {
[; ;pic16f1507.h: 1687: struct {
[; ;pic16f1507.h: 1688: unsigned :4;
[; ;pic16f1507.h: 1689: unsigned TRIGSEL :4;
[; ;pic16f1507.h: 1690: };
[; ;pic16f1507.h: 1691: struct {
[; ;pic16f1507.h: 1692: unsigned :4;
[; ;pic16f1507.h: 1693: unsigned TRIGSEL0 :1;
[; ;pic16f1507.h: 1694: unsigned TRIGSEL1 :1;
[; ;pic16f1507.h: 1695: unsigned TRIGSEL2 :1;
[; ;pic16f1507.h: 1696: unsigned TRIGSEL3 :1;
[; ;pic16f1507.h: 1697: };
[; ;pic16f1507.h: 1698: } ADCON2bits_t;
[; ;pic16f1507.h: 1699: extern volatile ADCON2bits_t ADCON2bits @ 0x09F;
[; ;pic16f1507.h: 1728: extern volatile unsigned char LATA @ 0x10C;
"1730
[; ;pic16f1507.h: 1730: asm("LATA equ 010Ch");
[; <" LATA equ 010Ch ;# ">
[; ;pic16f1507.h: 1733: typedef union {
[; ;pic16f1507.h: 1734: struct {
[; ;pic16f1507.h: 1735: unsigned LATA0 :1;
[; ;pic16f1507.h: 1736: unsigned LATA1 :1;
[; ;pic16f1507.h: 1737: unsigned LATA2 :1;
[; ;pic16f1507.h: 1738: unsigned :1;
[; ;pic16f1507.h: 1739: unsigned LATA4 :1;
[; ;pic16f1507.h: 1740: unsigned LATA5 :1;
[; ;pic16f1507.h: 1741: };
[; ;pic16f1507.h: 1742: } LATAbits_t;
[; ;pic16f1507.h: 1743: extern volatile LATAbits_t LATAbits @ 0x10C;
[; ;pic16f1507.h: 1772: extern volatile unsigned char LATB @ 0x10D;
"1774
[; ;pic16f1507.h: 1774: asm("LATB equ 010Dh");
[; <" LATB equ 010Dh ;# ">
[; ;pic16f1507.h: 1777: typedef union {
[; ;pic16f1507.h: 1778: struct {
[; ;pic16f1507.h: 1779: unsigned :4;
[; ;pic16f1507.h: 1780: unsigned LATB4 :1;
[; ;pic16f1507.h: 1781: unsigned LATB5 :1;
[; ;pic16f1507.h: 1782: unsigned LATB6 :1;
[; ;pic16f1507.h: 1783: unsigned LATB7 :1;
[; ;pic16f1507.h: 1784: };
[; ;pic16f1507.h: 1785: } LATBbits_t;
[; ;pic16f1507.h: 1786: extern volatile LATBbits_t LATBbits @ 0x10D;
[; ;pic16f1507.h: 1810: extern volatile unsigned char LATC @ 0x10E;
"1812
[; ;pic16f1507.h: 1812: asm("LATC equ 010Eh");
[; <" LATC equ 010Eh ;# ">
[; ;pic16f1507.h: 1815: typedef union {
[; ;pic16f1507.h: 1816: struct {
[; ;pic16f1507.h: 1817: unsigned LATC0 :1;
[; ;pic16f1507.h: 1818: unsigned LATC1 :1;
[; ;pic16f1507.h: 1819: unsigned LATC2 :1;
[; ;pic16f1507.h: 1820: unsigned LATC3 :1;
[; ;pic16f1507.h: 1821: unsigned LATC4 :1;
[; ;pic16f1507.h: 1822: unsigned LATC5 :1;
[; ;pic16f1507.h: 1823: unsigned LATC6 :1;
[; ;pic16f1507.h: 1824: unsigned LATC7 :1;
[; ;pic16f1507.h: 1825: };
[; ;pic16f1507.h: 1826: } LATCbits_t;
[; ;pic16f1507.h: 1827: extern volatile LATCbits_t LATCbits @ 0x10E;
[; ;pic16f1507.h: 1871: extern volatile unsigned char BORCON @ 0x116;
"1873
[; ;pic16f1507.h: 1873: asm("BORCON equ 0116h");
[; <" BORCON equ 0116h ;# ">
[; ;pic16f1507.h: 1876: typedef union {
[; ;pic16f1507.h: 1877: struct {
[; ;pic16f1507.h: 1878: unsigned BORRDY :1;
[; ;pic16f1507.h: 1879: unsigned :5;
[; ;pic16f1507.h: 1880: unsigned BORFS :1;
[; ;pic16f1507.h: 1881: unsigned SBOREN :1;
[; ;pic16f1507.h: 1882: };
[; ;pic16f1507.h: 1883: } BORCONbits_t;
[; ;pic16f1507.h: 1884: extern volatile BORCONbits_t BORCONbits @ 0x116;
[; ;pic16f1507.h: 1903: extern volatile unsigned char FVRCON @ 0x117;
"1905
[; ;pic16f1507.h: 1905: asm("FVRCON equ 0117h");
[; <" FVRCON equ 0117h ;# ">
[; ;pic16f1507.h: 1908: typedef union {
[; ;pic16f1507.h: 1909: struct {
[; ;pic16f1507.h: 1910: unsigned ADFVR :2;
[; ;pic16f1507.h: 1911: unsigned :2;
[; ;pic16f1507.h: 1912: unsigned TSRNG :1;
[; ;pic16f1507.h: 1913: unsigned TSEN :1;
[; ;pic16f1507.h: 1914: unsigned FVRRDY :1;
[; ;pic16f1507.h: 1915: unsigned FVREN :1;
[; ;pic16f1507.h: 1916: };
[; ;pic16f1507.h: 1917: struct {
[; ;pic16f1507.h: 1918: unsigned ADFVR0 :1;
[; ;pic16f1507.h: 1919: unsigned ADFVR1 :1;
[; ;pic16f1507.h: 1920: };
[; ;pic16f1507.h: 1921: } FVRCONbits_t;
[; ;pic16f1507.h: 1922: extern volatile FVRCONbits_t FVRCONbits @ 0x117;
[; ;pic16f1507.h: 1961: extern volatile unsigned char APFCON @ 0x11D;
"1963
[; ;pic16f1507.h: 1963: asm("APFCON equ 011Dh");
[; <" APFCON equ 011Dh ;# ">
[; ;pic16f1507.h: 1966: typedef union {
[; ;pic16f1507.h: 1967: struct {
[; ;pic16f1507.h: 1968: unsigned NCO1SEL :1;
[; ;pic16f1507.h: 1969: unsigned CLC1SEL :1;
[; ;pic16f1507.h: 1970: };
[; ;pic16f1507.h: 1971: } APFCONbits_t;
[; ;pic16f1507.h: 1972: extern volatile APFCONbits_t APFCONbits @ 0x11D;
[; ;pic16f1507.h: 1986: extern volatile unsigned char ANSELA @ 0x18C;
"1988
[; ;pic16f1507.h: 1988: asm("ANSELA equ 018Ch");
[; <" ANSELA equ 018Ch ;# ">
[; ;pic16f1507.h: 1991: typedef union {
[; ;pic16f1507.h: 1992: struct {
[; ;pic16f1507.h: 1993: unsigned ANSA0 :1;
[; ;pic16f1507.h: 1994: unsigned ANSA1 :1;
[; ;pic16f1507.h: 1995: unsigned ANSA2 :1;
[; ;pic16f1507.h: 1996: unsigned :1;
[; ;pic16f1507.h: 1997: unsigned ANSA4 :1;
[; ;pic16f1507.h: 1998: };
[; ;pic16f1507.h: 1999: struct {
[; ;pic16f1507.h: 2000: unsigned ANSELA :6;
[; ;pic16f1507.h: 2001: };
[; ;pic16f1507.h: 2002: } ANSELAbits_t;
[; ;pic16f1507.h: 2003: extern volatile ANSELAbits_t ANSELAbits @ 0x18C;
[; ;pic16f1507.h: 2032: extern volatile unsigned char ANSELB @ 0x18D;
"2034
[; ;pic16f1507.h: 2034: asm("ANSELB equ 018Dh");
[; <" ANSELB equ 018Dh ;# ">
[; ;pic16f1507.h: 2037: typedef union {
[; ;pic16f1507.h: 2038: struct {
[; ;pic16f1507.h: 2039: unsigned :4;
[; ;pic16f1507.h: 2040: unsigned ANSB4 :1;
[; ;pic16f1507.h: 2041: unsigned ANSB5 :1;
[; ;pic16f1507.h: 2042: };
[; ;pic16f1507.h: 2043: struct {
[; ;pic16f1507.h: 2044: unsigned ANSELB :6;
[; ;pic16f1507.h: 2045: };
[; ;pic16f1507.h: 2046: } ANSELBbits_t;
[; ;pic16f1507.h: 2047: extern volatile ANSELBbits_t ANSELBbits @ 0x18D;
[; ;pic16f1507.h: 2066: extern volatile unsigned char ANSELC @ 0x18E;
"2068
[; ;pic16f1507.h: 2068: asm("ANSELC equ 018Eh");
[; <" ANSELC equ 018Eh ;# ">
[; ;pic16f1507.h: 2071: typedef union {
[; ;pic16f1507.h: 2072: struct {
[; ;pic16f1507.h: 2073: unsigned ANSC0 :1;
[; ;pic16f1507.h: 2074: unsigned ANSC1 :1;
[; ;pic16f1507.h: 2075: unsigned ANSC2 :1;
[; ;pic16f1507.h: 2076: unsigned ANSC3 :1;
[; ;pic16f1507.h: 2077: unsigned :2;
[; ;pic16f1507.h: 2078: unsigned ANSC6 :1;
[; ;pic16f1507.h: 2079: unsigned ANSC7 :1;
[; ;pic16f1507.h: 2080: };
[; ;pic16f1507.h: 2081: struct {
[; ;pic16f1507.h: 2082: unsigned ANSELC :8;
[; ;pic16f1507.h: 2083: };
[; ;pic16f1507.h: 2084: } ANSELCbits_t;
[; ;pic16f1507.h: 2085: extern volatile ANSELCbits_t ANSELCbits @ 0x18E;
[; ;pic16f1507.h: 2124: extern volatile unsigned short PMADR @ 0x191;
"2126
[; ;pic16f1507.h: 2126: asm("PMADR equ 0191h");
[; <" PMADR equ 0191h ;# ">
[; ;pic16f1507.h: 2130: extern volatile unsigned char PMADRL @ 0x191;
"2132
[; ;pic16f1507.h: 2132: asm("PMADRL equ 0191h");
[; <" PMADRL equ 0191h ;# ">
[; ;pic16f1507.h: 2135: typedef union {
[; ;pic16f1507.h: 2136: struct {
[; ;pic16f1507.h: 2137: unsigned PMADRL :8;
[; ;pic16f1507.h: 2138: };
[; ;pic16f1507.h: 2139: } PMADRLbits_t;
[; ;pic16f1507.h: 2140: extern volatile PMADRLbits_t PMADRLbits @ 0x191;
[; ;pic16f1507.h: 2149: extern volatile unsigned char PMADRH @ 0x192;
"2151
[; ;pic16f1507.h: 2151: asm("PMADRH equ 0192h");
[; <" PMADRH equ 0192h ;# ">
[; ;pic16f1507.h: 2154: typedef union {
[; ;pic16f1507.h: 2155: struct {
[; ;pic16f1507.h: 2156: unsigned PMADRH :7;
[; ;pic16f1507.h: 2157: };
[; ;pic16f1507.h: 2158: } PMADRHbits_t;
[; ;pic16f1507.h: 2159: extern volatile PMADRHbits_t PMADRHbits @ 0x192;
[; ;pic16f1507.h: 2168: extern volatile unsigned short PMDAT @ 0x193;
"2170
[; ;pic16f1507.h: 2170: asm("PMDAT equ 0193h");
[; <" PMDAT equ 0193h ;# ">
[; ;pic16f1507.h: 2174: extern volatile unsigned char PMDATL @ 0x193;
"2176
[; ;pic16f1507.h: 2176: asm("PMDATL equ 0193h");
[; <" PMDATL equ 0193h ;# ">
[; ;pic16f1507.h: 2179: typedef union {
[; ;pic16f1507.h: 2180: struct {
[; ;pic16f1507.h: 2181: unsigned PMDATL :8;
[; ;pic16f1507.h: 2182: };
[; ;pic16f1507.h: 2183: } PMDATLbits_t;
[; ;pic16f1507.h: 2184: extern volatile PMDATLbits_t PMDATLbits @ 0x193;
[; ;pic16f1507.h: 2193: extern volatile unsigned char PMDATH @ 0x194;
"2195
[; ;pic16f1507.h: 2195: asm("PMDATH equ 0194h");
[; <" PMDATH equ 0194h ;# ">
[; ;pic16f1507.h: 2198: typedef union {
[; ;pic16f1507.h: 2199: struct {
[; ;pic16f1507.h: 2200: unsigned PMDATH :6;
[; ;pic16f1507.h: 2201: };
[; ;pic16f1507.h: 2202: } PMDATHbits_t;
[; ;pic16f1507.h: 2203: extern volatile PMDATHbits_t PMDATHbits @ 0x194;
[; ;pic16f1507.h: 2212: extern volatile unsigned char PMCON1 @ 0x195;
"2214
[; ;pic16f1507.h: 2214: asm("PMCON1 equ 0195h");
[; <" PMCON1 equ 0195h ;# ">
[; ;pic16f1507.h: 2217: typedef union {
[; ;pic16f1507.h: 2218: struct {
[; ;pic16f1507.h: 2219: unsigned RD :1;
[; ;pic16f1507.h: 2220: unsigned WR :1;
[; ;pic16f1507.h: 2221: unsigned WREN :1;
[; ;pic16f1507.h: 2222: unsigned WRERR :1;
[; ;pic16f1507.h: 2223: unsigned FREE :1;
[; ;pic16f1507.h: 2224: unsigned LWLO :1;
[; ;pic16f1507.h: 2225: unsigned CFGS :1;
[; ;pic16f1507.h: 2226: unsigned EEPGD :1;
[; ;pic16f1507.h: 2227: };
[; ;pic16f1507.h: 2228: } PMCON1bits_t;
[; ;pic16f1507.h: 2229: extern volatile PMCON1bits_t PMCON1bits @ 0x195;
[; ;pic16f1507.h: 2273: extern volatile unsigned char PMCON2 @ 0x196;
"2275
[; ;pic16f1507.h: 2275: asm("PMCON2 equ 0196h");
[; <" PMCON2 equ 0196h ;# ">
[; ;pic16f1507.h: 2278: typedef union {
[; ;pic16f1507.h: 2279: struct {
[; ;pic16f1507.h: 2280: unsigned PMCON2 :8;
[; ;pic16f1507.h: 2281: };
[; ;pic16f1507.h: 2282: } PMCON2bits_t;
[; ;pic16f1507.h: 2283: extern volatile PMCON2bits_t PMCON2bits @ 0x196;
[; ;pic16f1507.h: 2292: extern volatile unsigned char VREGCON @ 0x197;
"2294
[; ;pic16f1507.h: 2294: asm("VREGCON equ 0197h");
[; <" VREGCON equ 0197h ;# ">
[; ;pic16f1507.h: 2297: typedef union {
[; ;pic16f1507.h: 2298: struct {
[; ;pic16f1507.h: 2299: unsigned VREGPM :2;
[; ;pic16f1507.h: 2300: };
[; ;pic16f1507.h: 2301: struct {
[; ;pic16f1507.h: 2302: unsigned VREGPM0 :1;
[; ;pic16f1507.h: 2303: unsigned VREGPM1 :1;
[; ;pic16f1507.h: 2304: };
[; ;pic16f1507.h: 2305: } VREGCONbits_t;
[; ;pic16f1507.h: 2306: extern volatile VREGCONbits_t VREGCONbits @ 0x197;
[; ;pic16f1507.h: 2325: extern volatile unsigned char WPUA @ 0x20C;
"2327
[; ;pic16f1507.h: 2327: asm("WPUA equ 020Ch");
[; <" WPUA equ 020Ch ;# ">
[; ;pic16f1507.h: 2330: typedef union {
[; ;pic16f1507.h: 2331: struct {
[; ;pic16f1507.h: 2332: unsigned WPUA0 :1;
[; ;pic16f1507.h: 2333: unsigned WPUA1 :1;
[; ;pic16f1507.h: 2334: unsigned WPUA2 :1;
[; ;pic16f1507.h: 2335: unsigned WPUA3 :1;
[; ;pic16f1507.h: 2336: unsigned WPUA4 :1;
[; ;pic16f1507.h: 2337: unsigned WPUA5 :1;
[; ;pic16f1507.h: 2338: };
[; ;pic16f1507.h: 2339: struct {
[; ;pic16f1507.h: 2340: unsigned WPUA :6;
[; ;pic16f1507.h: 2341: };
[; ;pic16f1507.h: 2342: } WPUAbits_t;
[; ;pic16f1507.h: 2343: extern volatile WPUAbits_t WPUAbits @ 0x20C;
[; ;pic16f1507.h: 2382: extern volatile unsigned char WPUB @ 0x20D;
"2384
[; ;pic16f1507.h: 2384: asm("WPUB equ 020Dh");
[; <" WPUB equ 020Dh ;# ">
[; ;pic16f1507.h: 2387: typedef union {
[; ;pic16f1507.h: 2388: struct {
[; ;pic16f1507.h: 2389: unsigned :4;
[; ;pic16f1507.h: 2390: unsigned WPUB4 :1;
[; ;pic16f1507.h: 2391: unsigned WPUB5 :1;
[; ;pic16f1507.h: 2392: unsigned WPUB6 :1;
[; ;pic16f1507.h: 2393: unsigned WPUB7 :1;
[; ;pic16f1507.h: 2394: };
[; ;pic16f1507.h: 2395: struct {
[; ;pic16f1507.h: 2396: unsigned :4;
[; ;pic16f1507.h: 2397: unsigned WPUB :4;
[; ;pic16f1507.h: 2398: };
[; ;pic16f1507.h: 2399: } WPUBbits_t;
[; ;pic16f1507.h: 2400: extern volatile WPUBbits_t WPUBbits @ 0x20D;
[; ;pic16f1507.h: 2429: extern volatile unsigned char IOCAP @ 0x391;
"2431
[; ;pic16f1507.h: 2431: asm("IOCAP equ 0391h");
[; <" IOCAP equ 0391h ;# ">
[; ;pic16f1507.h: 2434: typedef union {
[; ;pic16f1507.h: 2435: struct {
[; ;pic16f1507.h: 2436: unsigned IOCAP0 :1;
[; ;pic16f1507.h: 2437: unsigned IOCAP1 :1;
[; ;pic16f1507.h: 2438: unsigned IOCAP2 :1;
[; ;pic16f1507.h: 2439: unsigned IOCAP3 :1;
[; ;pic16f1507.h: 2440: unsigned IOCAP4 :1;
[; ;pic16f1507.h: 2441: unsigned IOCAP5 :1;
[; ;pic16f1507.h: 2442: };
[; ;pic16f1507.h: 2443: struct {
[; ;pic16f1507.h: 2444: unsigned IOCAP :6;
[; ;pic16f1507.h: 2445: };
[; ;pic16f1507.h: 2446: } IOCAPbits_t;
[; ;pic16f1507.h: 2447: extern volatile IOCAPbits_t IOCAPbits @ 0x391;
[; ;pic16f1507.h: 2486: extern volatile unsigned char IOCAN @ 0x392;
"2488
[; ;pic16f1507.h: 2488: asm("IOCAN equ 0392h");
[; <" IOCAN equ 0392h ;# ">
[; ;pic16f1507.h: 2491: typedef union {
[; ;pic16f1507.h: 2492: struct {
[; ;pic16f1507.h: 2493: unsigned IOCAN0 :1;
[; ;pic16f1507.h: 2494: unsigned IOCAN1 :1;
[; ;pic16f1507.h: 2495: unsigned IOCAN2 :1;
[; ;pic16f1507.h: 2496: unsigned IOCAN3 :1;
[; ;pic16f1507.h: 2497: unsigned IOCAN4 :1;
[; ;pic16f1507.h: 2498: unsigned IOCAN5 :1;
[; ;pic16f1507.h: 2499: };
[; ;pic16f1507.h: 2500: struct {
[; ;pic16f1507.h: 2501: unsigned IOCAN :6;
[; ;pic16f1507.h: 2502: };
[; ;pic16f1507.h: 2503: } IOCANbits_t;
[; ;pic16f1507.h: 2504: extern volatile IOCANbits_t IOCANbits @ 0x392;
[; ;pic16f1507.h: 2543: extern volatile unsigned char IOCAF @ 0x393;
"2545
[; ;pic16f1507.h: 2545: asm("IOCAF equ 0393h");
[; <" IOCAF equ 0393h ;# ">
[; ;pic16f1507.h: 2548: typedef union {
[; ;pic16f1507.h: 2549: struct {
[; ;pic16f1507.h: 2550: unsigned IOCAF0 :1;
[; ;pic16f1507.h: 2551: unsigned IOCAF1 :1;
[; ;pic16f1507.h: 2552: unsigned IOCAF2 :1;
[; ;pic16f1507.h: 2553: unsigned IOCAF3 :1;
[; ;pic16f1507.h: 2554: unsigned IOCAF4 :1;
[; ;pic16f1507.h: 2555: unsigned IOCAF5 :1;
[; ;pic16f1507.h: 2556: };
[; ;pic16f1507.h: 2557: struct {
[; ;pic16f1507.h: 2558: unsigned IOCAF :6;
[; ;pic16f1507.h: 2559: };
[; ;pic16f1507.h: 2560: } IOCAFbits_t;
[; ;pic16f1507.h: 2561: extern volatile IOCAFbits_t IOCAFbits @ 0x393;
[; ;pic16f1507.h: 2600: extern volatile unsigned char IOCBP @ 0x394;
"2602
[; ;pic16f1507.h: 2602: asm("IOCBP equ 0394h");
[; <" IOCBP equ 0394h ;# ">
[; ;pic16f1507.h: 2605: typedef union {
[; ;pic16f1507.h: 2606: struct {
[; ;pic16f1507.h: 2607: unsigned :4;
[; ;pic16f1507.h: 2608: unsigned IOCBP4 :1;
[; ;pic16f1507.h: 2609: unsigned IOCBP5 :1;
[; ;pic16f1507.h: 2610: unsigned IOCBP6 :1;
[; ;pic16f1507.h: 2611: unsigned IOCBP7 :1;
[; ;pic16f1507.h: 2612: };
[; ;pic16f1507.h: 2613: struct {
[; ;pic16f1507.h: 2614: unsigned :4;
[; ;pic16f1507.h: 2615: unsigned IOCBP :4;
[; ;pic16f1507.h: 2616: };
[; ;pic16f1507.h: 2617: } IOCBPbits_t;
[; ;pic16f1507.h: 2618: extern volatile IOCBPbits_t IOCBPbits @ 0x394;
[; ;pic16f1507.h: 2647: extern volatile unsigned char IOCBN @ 0x395;
"2649
[; ;pic16f1507.h: 2649: asm("IOCBN equ 0395h");
[; <" IOCBN equ 0395h ;# ">
[; ;pic16f1507.h: 2652: typedef union {
[; ;pic16f1507.h: 2653: struct {
[; ;pic16f1507.h: 2654: unsigned :4;
[; ;pic16f1507.h: 2655: unsigned IOCBN4 :1;
[; ;pic16f1507.h: 2656: unsigned IOCBN5 :1;
[; ;pic16f1507.h: 2657: unsigned IOCBN6 :1;
[; ;pic16f1507.h: 2658: unsigned IOCBN7 :1;
[; ;pic16f1507.h: 2659: };
[; ;pic16f1507.h: 2660: struct {
[; ;pic16f1507.h: 2661: unsigned :4;
[; ;pic16f1507.h: 2662: unsigned IOCBN :4;
[; ;pic16f1507.h: 2663: };
[; ;pic16f1507.h: 2664: } IOCBNbits_t;
[; ;pic16f1507.h: 2665: extern volatile IOCBNbits_t IOCBNbits @ 0x395;
[; ;pic16f1507.h: 2694: extern volatile unsigned char IOCBF @ 0x396;
"2696
[; ;pic16f1507.h: 2696: asm("IOCBF equ 0396h");
[; <" IOCBF equ 0396h ;# ">
[; ;pic16f1507.h: 2699: typedef union {
[; ;pic16f1507.h: 2700: struct {
[; ;pic16f1507.h: 2701: unsigned :4;
[; ;pic16f1507.h: 2702: unsigned IOCBF4 :1;
[; ;pic16f1507.h: 2703: unsigned IOCBF5 :1;
[; ;pic16f1507.h: 2704: unsigned IOCBF6 :1;
[; ;pic16f1507.h: 2705: unsigned IOCBF7 :1;
[; ;pic16f1507.h: 2706: };
[; ;pic16f1507.h: 2707: struct {
[; ;pic16f1507.h: 2708: unsigned :4;
[; ;pic16f1507.h: 2709: unsigned IOCBF :4;
[; ;pic16f1507.h: 2710: };
[; ;pic16f1507.h: 2711: } IOCBFbits_t;
[; ;pic16f1507.h: 2712: extern volatile IOCBFbits_t IOCBFbits @ 0x396;
[; ;pic16f1507.h: 2742: extern volatile unsigned short long NCO1ACC @ 0x498;
"2745
[; ;pic16f1507.h: 2745: asm("NCO1ACC equ 0498h");
[; <" NCO1ACC equ 0498h ;# ">
[; ;pic16f1507.h: 2749: extern volatile unsigned char NCO1ACCL @ 0x498;
"2751
[; ;pic16f1507.h: 2751: asm("NCO1ACCL equ 0498h");
[; <" NCO1ACCL equ 0498h ;# ">
[; ;pic16f1507.h: 2754: typedef union {
[; ;pic16f1507.h: 2755: struct {
[; ;pic16f1507.h: 2756: unsigned NCO1ACC0 :1;
[; ;pic16f1507.h: 2757: unsigned NCO1ACC1 :1;
[; ;pic16f1507.h: 2758: unsigned NCO1ACC2 :1;
[; ;pic16f1507.h: 2759: unsigned NCO1ACC3 :1;
[; ;pic16f1507.h: 2760: unsigned NCO1ACC4 :1;
[; ;pic16f1507.h: 2761: unsigned NCO1ACC5 :1;
[; ;pic16f1507.h: 2762: unsigned NCO1ACC6 :1;
[; ;pic16f1507.h: 2763: unsigned NCO1ACC7 :1;
[; ;pic16f1507.h: 2764: };
[; ;pic16f1507.h: 2765: } NCO1ACCLbits_t;
[; ;pic16f1507.h: 2766: extern volatile NCO1ACCLbits_t NCO1ACCLbits @ 0x498;
[; ;pic16f1507.h: 2810: extern volatile unsigned char NCO1ACCH @ 0x499;
"2812
[; ;pic16f1507.h: 2812: asm("NCO1ACCH equ 0499h");
[; <" NCO1ACCH equ 0499h ;# ">
[; ;pic16f1507.h: 2815: typedef union {
[; ;pic16f1507.h: 2816: struct {
[; ;pic16f1507.h: 2817: unsigned NCO1ACC8 :1;
[; ;pic16f1507.h: 2818: unsigned NCO1ACC9 :1;
[; ;pic16f1507.h: 2819: unsigned NCO1ACC10 :1;
[; ;pic16f1507.h: 2820: unsigned NCO1ACC11 :1;
[; ;pic16f1507.h: 2821: unsigned NCO1ACC12 :1;
[; ;pic16f1507.h: 2822: unsigned NCO1ACC13 :1;
[; ;pic16f1507.h: 2823: unsigned NCO1ACC14 :1;
[; ;pic16f1507.h: 2824: unsigned NCO1ACC15 :1;
[; ;pic16f1507.h: 2825: };
[; ;pic16f1507.h: 2826: } NCO1ACCHbits_t;
[; ;pic16f1507.h: 2827: extern volatile NCO1ACCHbits_t NCO1ACCHbits @ 0x499;
[; ;pic16f1507.h: 2871: extern volatile unsigned char NCO1ACCU @ 0x49A;
"2873
[; ;pic16f1507.h: 2873: asm("NCO1ACCU equ 049Ah");
[; <" NCO1ACCU equ 049Ah ;# ">
[; ;pic16f1507.h: 2876: typedef union {
[; ;pic16f1507.h: 2877: struct {
[; ;pic16f1507.h: 2878: unsigned NCO1ACC16 :1;
[; ;pic16f1507.h: 2879: unsigned NCO1ACC17 :1;
[; ;pic16f1507.h: 2880: unsigned NCO1ACC18 :1;
[; ;pic16f1507.h: 2881: unsigned NCO1ACC19 :1;
[; ;pic16f1507.h: 2882: };
[; ;pic16f1507.h: 2883: } NCO1ACCUbits_t;
[; ;pic16f1507.h: 2884: extern volatile NCO1ACCUbits_t NCO1ACCUbits @ 0x49A;
[; ;pic16f1507.h: 2908: extern volatile unsigned short NCO1INC @ 0x49B;
"2910
[; ;pic16f1507.h: 2910: asm("NCO1INC equ 049Bh");
[; <" NCO1INC equ 049Bh ;# ">
[; ;pic16f1507.h: 2914: extern volatile unsigned char NCO1INCL @ 0x49B;
"2916
[; ;pic16f1507.h: 2916: asm("NCO1INCL equ 049Bh");
[; <" NCO1INCL equ 049Bh ;# ">
[; ;pic16f1507.h: 2919: typedef union {
[; ;pic16f1507.h: 2920: struct {
[; ;pic16f1507.h: 2921: unsigned NCO1INC0 :1;
[; ;pic16f1507.h: 2922: unsigned NCO1INC1 :1;
[; ;pic16f1507.h: 2923: unsigned NCO1INC2 :1;
[; ;pic16f1507.h: 2924: unsigned NCO1INC3 :1;
[; ;pic16f1507.h: 2925: unsigned NCO1INC4 :1;
[; ;pic16f1507.h: 2926: unsigned NCO1INC5 :1;
[; ;pic16f1507.h: 2927: unsigned NCO1INC6 :1;
[; ;pic16f1507.h: 2928: unsigned NCO1INC7 :1;
[; ;pic16f1507.h: 2929: };
[; ;pic16f1507.h: 2930: } NCO1INCLbits_t;
[; ;pic16f1507.h: 2931: extern volatile NCO1INCLbits_t NCO1INCLbits @ 0x49B;
[; ;pic16f1507.h: 2975: extern volatile unsigned char NCO1INCH @ 0x49C;
"2977
[; ;pic16f1507.h: 2977: asm("NCO1INCH equ 049Ch");
[; <" NCO1INCH equ 049Ch ;# ">
[; ;pic16f1507.h: 2980: typedef union {
[; ;pic16f1507.h: 2981: struct {
[; ;pic16f1507.h: 2982: unsigned NCO1INC8 :1;
[; ;pic16f1507.h: 2983: unsigned NCO1INC9 :1;
[; ;pic16f1507.h: 2984: unsigned NCO1INC10 :1;
[; ;pic16f1507.h: 2985: unsigned NCO1INC11 :1;
[; ;pic16f1507.h: 2986: unsigned NCO1INC12 :1;
[; ;pic16f1507.h: 2987: unsigned NCO1INC13 :1;
[; ;pic16f1507.h: 2988: unsigned NCO1INC14 :1;
[; ;pic16f1507.h: 2989: unsigned NCO1INC15 :1;
[; ;pic16f1507.h: 2990: };
[; ;pic16f1507.h: 2991: } NCO1INCHbits_t;
[; ;pic16f1507.h: 2992: extern volatile NCO1INCHbits_t NCO1INCHbits @ 0x49C;
[; ;pic16f1507.h: 3036: extern volatile unsigned char NCO1CON @ 0x49E;
"3038
[; ;pic16f1507.h: 3038: asm("NCO1CON equ 049Eh");
[; <" NCO1CON equ 049Eh ;# ">
[; ;pic16f1507.h: 3041: typedef union {
[; ;pic16f1507.h: 3042: struct {
[; ;pic16f1507.h: 3043: unsigned N1PFM :1;
[; ;pic16f1507.h: 3044: unsigned :3;
[; ;pic16f1507.h: 3045: unsigned N1POL :1;
[; ;pic16f1507.h: 3046: unsigned N1OUT :1;
[; ;pic16f1507.h: 3047: unsigned N1OE :1;
[; ;pic16f1507.h: 3048: unsigned N1EN :1;
[; ;pic16f1507.h: 3049: };
[; ;pic16f1507.h: 3050: } NCO1CONbits_t;
[; ;pic16f1507.h: 3051: extern volatile NCO1CONbits_t NCO1CONbits @ 0x49E;
[; ;pic16f1507.h: 3080: extern volatile unsigned char NCO1CLK @ 0x49F;
"3082
[; ;pic16f1507.h: 3082: asm("NCO1CLK equ 049Fh");
[; <" NCO1CLK equ 049Fh ;# ">
[; ;pic16f1507.h: 3085: typedef union {
[; ;pic16f1507.h: 3086: struct {
[; ;pic16f1507.h: 3087: unsigned N1CKS :4;
[; ;pic16f1507.h: 3088: unsigned :1;
[; ;pic16f1507.h: 3089: unsigned N1PWS :3;
[; ;pic16f1507.h: 3090: };
[; ;pic16f1507.h: 3091: struct {
[; ;pic16f1507.h: 3092: unsigned N1CKS0 :1;
[; ;pic16f1507.h: 3093: unsigned N1CKS1 :1;
[; ;pic16f1507.h: 3094: unsigned :3;
[; ;pic16f1507.h: 3095: unsigned N1PWS0 :1;
[; ;pic16f1507.h: 3096: unsigned N1PWS1 :1;
[; ;pic16f1507.h: 3097: unsigned N1PWS2 :1;
[; ;pic16f1507.h: 3098: };
[; ;pic16f1507.h: 3099: } NCO1CLKbits_t;
[; ;pic16f1507.h: 3100: extern volatile NCO1CLKbits_t NCO1CLKbits @ 0x49F;
[; ;pic16f1507.h: 3139: extern volatile unsigned char PWM1DCL @ 0x611;
"3141
[; ;pic16f1507.h: 3141: asm("PWM1DCL equ 0611h");
[; <" PWM1DCL equ 0611h ;# ">
[; ;pic16f1507.h: 3144: typedef union {
[; ;pic16f1507.h: 3145: struct {
[; ;pic16f1507.h: 3146: unsigned :6;
[; ;pic16f1507.h: 3147: unsigned PWM1DCL :2;
[; ;pic16f1507.h: 3148: };
[; ;pic16f1507.h: 3149: struct {
[; ;pic16f1507.h: 3150: unsigned :6;
[; ;pic16f1507.h: 3151: unsigned PWM1DCL0 :1;
[; ;pic16f1507.h: 3152: unsigned PWM1DCL1 :1;
[; ;pic16f1507.h: 3153: };
[; ;pic16f1507.h: 3154: } PWM1DCLbits_t;
[; ;pic16f1507.h: 3155: extern volatile PWM1DCLbits_t PWM1DCLbits @ 0x611;
[; ;pic16f1507.h: 3174: extern volatile unsigned char PWM1DCH @ 0x612;
"3176
[; ;pic16f1507.h: 3176: asm("PWM1DCH equ 0612h");
[; <" PWM1DCH equ 0612h ;# ">
[; ;pic16f1507.h: 3179: typedef union {
[; ;pic16f1507.h: 3180: struct {
[; ;pic16f1507.h: 3181: unsigned PWM1DCH :8;
[; ;pic16f1507.h: 3182: };
[; ;pic16f1507.h: 3183: struct {
[; ;pic16f1507.h: 3184: unsigned PWM1DCH0 :1;
[; ;pic16f1507.h: 3185: unsigned PWM1DCH1 :1;
[; ;pic16f1507.h: 3186: unsigned PWM1DCH2 :1;
[; ;pic16f1507.h: 3187: unsigned PWM1DCH3 :1;
[; ;pic16f1507.h: 3188: unsigned PWM1DCH4 :1;
[; ;pic16f1507.h: 3189: unsigned PWM1DCH5 :1;
[; ;pic16f1507.h: 3190: unsigned PWM1DCH6 :1;
[; ;pic16f1507.h: 3191: unsigned PWM1DCH7 :1;
[; ;pic16f1507.h: 3192: };
[; ;pic16f1507.h: 3193: } PWM1DCHbits_t;
[; ;pic16f1507.h: 3194: extern volatile PWM1DCHbits_t PWM1DCHbits @ 0x612;
[; ;pic16f1507.h: 3243: extern volatile unsigned char PWM1CON @ 0x613;
"3245
[; ;pic16f1507.h: 3245: asm("PWM1CON equ 0613h");
[; <" PWM1CON equ 0613h ;# ">
[; ;pic16f1507.h: 3248: extern volatile unsigned char PWM1CON0 @ 0x613;
"3250
[; ;pic16f1507.h: 3250: asm("PWM1CON0 equ 0613h");
[; <" PWM1CON0 equ 0613h ;# ">
[; ;pic16f1507.h: 3253: typedef union {
[; ;pic16f1507.h: 3254: struct {
[; ;pic16f1507.h: 3255: unsigned :4;
[; ;pic16f1507.h: 3256: unsigned PWM1POL :1;
[; ;pic16f1507.h: 3257: unsigned PWM1OUT :1;
[; ;pic16f1507.h: 3258: unsigned PWM1OE :1;
[; ;pic16f1507.h: 3259: unsigned PWM1EN :1;
[; ;pic16f1507.h: 3260: };
[; ;pic16f1507.h: 3261: } PWM1CONbits_t;
[; ;pic16f1507.h: 3262: extern volatile PWM1CONbits_t PWM1CONbits @ 0x613;
[; ;pic16f1507.h: 3285: typedef union {
[; ;pic16f1507.h: 3286: struct {
[; ;pic16f1507.h: 3287: unsigned :4;
[; ;pic16f1507.h: 3288: unsigned PWM1POL :1;
[; ;pic16f1507.h: 3289: unsigned PWM1OUT :1;
[; ;pic16f1507.h: 3290: unsigned PWM1OE :1;
[; ;pic16f1507.h: 3291: unsigned PWM1EN :1;
[; ;pic16f1507.h: 3292: };
[; ;pic16f1507.h: 3293: } PWM1CON0bits_t;
[; ;pic16f1507.h: 3294: extern volatile PWM1CON0bits_t PWM1CON0bits @ 0x613;
[; ;pic16f1507.h: 3318: extern volatile unsigned char PWM2DCL @ 0x614;
"3320
[; ;pic16f1507.h: 3320: asm("PWM2DCL equ 0614h");
[; <" PWM2DCL equ 0614h ;# ">
[; ;pic16f1507.h: 3323: typedef union {
[; ;pic16f1507.h: 3324: struct {
[; ;pic16f1507.h: 3325: unsigned :6;
[; ;pic16f1507.h: 3326: unsigned PWM2DCL :2;
[; ;pic16f1507.h: 3327: };
[; ;pic16f1507.h: 3328: struct {
[; ;pic16f1507.h: 3329: unsigned :6;
[; ;pic16f1507.h: 3330: unsigned PWM2DCL0 :1;
[; ;pic16f1507.h: 3331: unsigned PWM2DCL1 :1;
[; ;pic16f1507.h: 3332: };
[; ;pic16f1507.h: 3333: } PWM2DCLbits_t;
[; ;pic16f1507.h: 3334: extern volatile PWM2DCLbits_t PWM2DCLbits @ 0x614;
[; ;pic16f1507.h: 3353: extern volatile unsigned char PWM2DCH @ 0x615;
"3355
[; ;pic16f1507.h: 3355: asm("PWM2DCH equ 0615h");
[; <" PWM2DCH equ 0615h ;# ">
[; ;pic16f1507.h: 3358: typedef union {
[; ;pic16f1507.h: 3359: struct {
[; ;pic16f1507.h: 3360: unsigned PWM2DCH :8;
[; ;pic16f1507.h: 3361: };
[; ;pic16f1507.h: 3362: struct {
[; ;pic16f1507.h: 3363: unsigned PWM2DCH0 :1;
[; ;pic16f1507.h: 3364: unsigned PWM2DCH1 :1;
[; ;pic16f1507.h: 3365: unsigned PWM2DCH2 :1;
[; ;pic16f1507.h: 3366: unsigned PWM2DCH3 :1;
[; ;pic16f1507.h: 3367: unsigned PWM2DCH4 :1;
[; ;pic16f1507.h: 3368: unsigned PWM2DCH5 :1;
[; ;pic16f1507.h: 3369: unsigned PWM2DCH6 :1;
[; ;pic16f1507.h: 3370: unsigned PWM2DCH7 :1;
[; ;pic16f1507.h: 3371: };
[; ;pic16f1507.h: 3372: } PWM2DCHbits_t;
[; ;pic16f1507.h: 3373: extern volatile PWM2DCHbits_t PWM2DCHbits @ 0x615;
[; ;pic16f1507.h: 3422: extern volatile unsigned char PWM2CON @ 0x616;
"3424
[; ;pic16f1507.h: 3424: asm("PWM2CON equ 0616h");
[; <" PWM2CON equ 0616h ;# ">
[; ;pic16f1507.h: 3427: extern volatile unsigned char PWM2CON0 @ 0x616;
"3429
[; ;pic16f1507.h: 3429: asm("PWM2CON0 equ 0616h");
[; <" PWM2CON0 equ 0616h ;# ">
[; ;pic16f1507.h: 3432: typedef union {
[; ;pic16f1507.h: 3433: struct {
[; ;pic16f1507.h: 3434: unsigned :4;
[; ;pic16f1507.h: 3435: unsigned PWM2POL :1;
[; ;pic16f1507.h: 3436: unsigned PWM2OUT :1;
[; ;pic16f1507.h: 3437: unsigned PWM2OE :1;
[; ;pic16f1507.h: 3438: unsigned PWM2EN :1;
[; ;pic16f1507.h: 3439: };
[; ;pic16f1507.h: 3440: } PWM2CONbits_t;
[; ;pic16f1507.h: 3441: extern volatile PWM2CONbits_t PWM2CONbits @ 0x616;
[; ;pic16f1507.h: 3464: typedef union {
[; ;pic16f1507.h: 3465: struct {
[; ;pic16f1507.h: 3466: unsigned :4;
[; ;pic16f1507.h: 3467: unsigned PWM2POL :1;
[; ;pic16f1507.h: 3468: unsigned PWM2OUT :1;
[; ;pic16f1507.h: 3469: unsigned PWM2OE :1;
[; ;pic16f1507.h: 3470: unsigned PWM2EN :1;
[; ;pic16f1507.h: 3471: };
[; ;pic16f1507.h: 3472: } PWM2CON0bits_t;
[; ;pic16f1507.h: 3473: extern volatile PWM2CON0bits_t PWM2CON0bits @ 0x616;
[; ;pic16f1507.h: 3497: extern volatile unsigned char PWM3DCL @ 0x617;
"3499
[; ;pic16f1507.h: 3499: asm("PWM3DCL equ 0617h");
[; <" PWM3DCL equ 0617h ;# ">
[; ;pic16f1507.h: 3502: typedef union {
[; ;pic16f1507.h: 3503: struct {
[; ;pic16f1507.h: 3504: unsigned :6;
[; ;pic16f1507.h: 3505: unsigned PWM3DCL :2;
[; ;pic16f1507.h: 3506: };
[; ;pic16f1507.h: 3507: struct {
[; ;pic16f1507.h: 3508: unsigned :6;
[; ;pic16f1507.h: 3509: unsigned PWM3DCL0 :1;
[; ;pic16f1507.h: 3510: unsigned PWM3DCL1 :1;
[; ;pic16f1507.h: 3511: };
[; ;pic16f1507.h: 3512: } PWM3DCLbits_t;
[; ;pic16f1507.h: 3513: extern volatile PWM3DCLbits_t PWM3DCLbits @ 0x617;
[; ;pic16f1507.h: 3532: extern volatile unsigned char PWM3DCH @ 0x618;
"3534
[; ;pic16f1507.h: 3534: asm("PWM3DCH equ 0618h");
[; <" PWM3DCH equ 0618h ;# ">
[; ;pic16f1507.h: 3537: typedef union {
[; ;pic16f1507.h: 3538: struct {
[; ;pic16f1507.h: 3539: unsigned PWM3DCH :8;
[; ;pic16f1507.h: 3540: };
[; ;pic16f1507.h: 3541: struct {
[; ;pic16f1507.h: 3542: unsigned PWM3DCH0 :1;
[; ;pic16f1507.h: 3543: unsigned PWM3DCH1 :1;
[; ;pic16f1507.h: 3544: unsigned PWM3DCH2 :1;
[; ;pic16f1507.h: 3545: unsigned PWM3DCH3 :1;
[; ;pic16f1507.h: 3546: unsigned PWM3DCH4 :1;
[; ;pic16f1507.h: 3547: unsigned PWM3DCH5 :1;
[; ;pic16f1507.h: 3548: unsigned PWM3DCH6 :1;
[; ;pic16f1507.h: 3549: unsigned PWM3DCH7 :1;
[; ;pic16f1507.h: 3550: };
[; ;pic16f1507.h: 3551: } PWM3DCHbits_t;
[; ;pic16f1507.h: 3552: extern volatile PWM3DCHbits_t PWM3DCHbits @ 0x618;
[; ;pic16f1507.h: 3601: extern volatile unsigned char PWM3CON @ 0x619;
"3603
[; ;pic16f1507.h: 3603: asm("PWM3CON equ 0619h");
[; <" PWM3CON equ 0619h ;# ">
[; ;pic16f1507.h: 3606: extern volatile unsigned char PWM3CON0 @ 0x619;
"3608
[; ;pic16f1507.h: 3608: asm("PWM3CON0 equ 0619h");
[; <" PWM3CON0 equ 0619h ;# ">
[; ;pic16f1507.h: 3611: typedef union {
[; ;pic16f1507.h: 3612: struct {
[; ;pic16f1507.h: 3613: unsigned :4;
[; ;pic16f1507.h: 3614: unsigned PWM3POL :1;
[; ;pic16f1507.h: 3615: unsigned PWM3OUT :1;
[; ;pic16f1507.h: 3616: unsigned PWM3OE :1;
[; ;pic16f1507.h: 3617: unsigned PWM3EN :1;
[; ;pic16f1507.h: 3618: };
[; ;pic16f1507.h: 3619: } PWM3CONbits_t;
[; ;pic16f1507.h: 3620: extern volatile PWM3CONbits_t PWM3CONbits @ 0x619;
[; ;pic16f1507.h: 3643: typedef union {
[; ;pic16f1507.h: 3644: struct {
[; ;pic16f1507.h: 3645: unsigned :4;
[; ;pic16f1507.h: 3646: unsigned PWM3POL :1;
[; ;pic16f1507.h: 3647: unsigned PWM3OUT :1;
[; ;pic16f1507.h: 3648: unsigned PWM3OE :1;
[; ;pic16f1507.h: 3649: unsigned PWM3EN :1;
[; ;pic16f1507.h: 3650: };
[; ;pic16f1507.h: 3651: } PWM3CON0bits_t;
[; ;pic16f1507.h: 3652: extern volatile PWM3CON0bits_t PWM3CON0bits @ 0x619;
[; ;pic16f1507.h: 3676: extern volatile unsigned char PWM4DCL @ 0x61A;
"3678
[; ;pic16f1507.h: 3678: asm("PWM4DCL equ 061Ah");
[; <" PWM4DCL equ 061Ah ;# ">
[; ;pic16f1507.h: 3681: typedef union {
[; ;pic16f1507.h: 3682: struct {
[; ;pic16f1507.h: 3683: unsigned :6;
[; ;pic16f1507.h: 3684: unsigned PWM4DCL :2;
[; ;pic16f1507.h: 3685: };
[; ;pic16f1507.h: 3686: struct {
[; ;pic16f1507.h: 3687: unsigned :6;
[; ;pic16f1507.h: 3688: unsigned PWM4DCL0 :1;
[; ;pic16f1507.h: 3689: unsigned PWM4DCL1 :1;
[; ;pic16f1507.h: 3690: };
[; ;pic16f1507.h: 3691: } PWM4DCLbits_t;
[; ;pic16f1507.h: 3692: extern volatile PWM4DCLbits_t PWM4DCLbits @ 0x61A;
[; ;pic16f1507.h: 3711: extern volatile unsigned char PWM4DCH @ 0x61B;
"3713
[; ;pic16f1507.h: 3713: asm("PWM4DCH equ 061Bh");
[; <" PWM4DCH equ 061Bh ;# ">
[; ;pic16f1507.h: 3716: typedef union {
[; ;pic16f1507.h: 3717: struct {
[; ;pic16f1507.h: 3718: unsigned PWM4DCH :8;
[; ;pic16f1507.h: 3719: };
[; ;pic16f1507.h: 3720: struct {
[; ;pic16f1507.h: 3721: unsigned PWM4DCH0 :1;
[; ;pic16f1507.h: 3722: unsigned PWM4DCH1 :1;
[; ;pic16f1507.h: 3723: unsigned PWM4DCH2 :1;
[; ;pic16f1507.h: 3724: unsigned PWM4DCH3 :1;
[; ;pic16f1507.h: 3725: unsigned PWM4DCH4 :1;
[; ;pic16f1507.h: 3726: unsigned PWM4DCH5 :1;
[; ;pic16f1507.h: 3727: unsigned PWM4DCH6 :1;
[; ;pic16f1507.h: 3728: unsigned PWM4DCH7 :1;
[; ;pic16f1507.h: 3729: };
[; ;pic16f1507.h: 3730: } PWM4DCHbits_t;
[; ;pic16f1507.h: 3731: extern volatile PWM4DCHbits_t PWM4DCHbits @ 0x61B;
[; ;pic16f1507.h: 3780: extern volatile unsigned char PWM4CON @ 0x61C;
"3782
[; ;pic16f1507.h: 3782: asm("PWM4CON equ 061Ch");
[; <" PWM4CON equ 061Ch ;# ">
[; ;pic16f1507.h: 3785: extern volatile unsigned char PWM4CON0 @ 0x61C;
"3787
[; ;pic16f1507.h: 3787: asm("PWM4CON0 equ 061Ch");
[; <" PWM4CON0 equ 061Ch ;# ">
[; ;pic16f1507.h: 3790: typedef union {
[; ;pic16f1507.h: 3791: struct {
[; ;pic16f1507.h: 3792: unsigned :4;
[; ;pic16f1507.h: 3793: unsigned PWM4POL :1;
[; ;pic16f1507.h: 3794: unsigned PWM4OUT :1;
[; ;pic16f1507.h: 3795: unsigned PWM4OE :1;
[; ;pic16f1507.h: 3796: unsigned PWM4EN :1;
[; ;pic16f1507.h: 3797: };
[; ;pic16f1507.h: 3798: } PWM4CONbits_t;
[; ;pic16f1507.h: 3799: extern volatile PWM4CONbits_t PWM4CONbits @ 0x61C;
[; ;pic16f1507.h: 3822: typedef union {
[; ;pic16f1507.h: 3823: struct {
[; ;pic16f1507.h: 3824: unsigned :4;
[; ;pic16f1507.h: 3825: unsigned PWM4POL :1;
[; ;pic16f1507.h: 3826: unsigned PWM4OUT :1;
[; ;pic16f1507.h: 3827: unsigned PWM4OE :1;
[; ;pic16f1507.h: 3828: unsigned PWM4EN :1;
[; ;pic16f1507.h: 3829: };
[; ;pic16f1507.h: 3830: } PWM4CON0bits_t;
[; ;pic16f1507.h: 3831: extern volatile PWM4CON0bits_t PWM4CON0bits @ 0x61C;
[; ;pic16f1507.h: 3855: extern volatile unsigned char CWG1DBR @ 0x691;
"3857
[; ;pic16f1507.h: 3857: asm("CWG1DBR equ 0691h");
[; <" CWG1DBR equ 0691h ;# ">
[; ;pic16f1507.h: 3860: typedef union {
[; ;pic16f1507.h: 3861: struct {
[; ;pic16f1507.h: 3862: unsigned CWG1DBR :6;
[; ;pic16f1507.h: 3863: };
[; ;pic16f1507.h: 3864: struct {
[; ;pic16f1507.h: 3865: unsigned CWG1DBR0 :1;
[; ;pic16f1507.h: 3866: unsigned CWG1DBR1 :1;
[; ;pic16f1507.h: 3867: unsigned CWG1DBR2 :1;
[; ;pic16f1507.h: 3868: unsigned CWG1DBR3 :1;
[; ;pic16f1507.h: 3869: unsigned CWG1DBR4 :1;
[; ;pic16f1507.h: 3870: unsigned CWG1DBR5 :1;
[; ;pic16f1507.h: 3871: };
[; ;pic16f1507.h: 3872: } CWG1DBRbits_t;
[; ;pic16f1507.h: 3873: extern volatile CWG1DBRbits_t CWG1DBRbits @ 0x691;
[; ;pic16f1507.h: 3912: extern volatile unsigned char CWG1DBF @ 0x692;
"3914
[; ;pic16f1507.h: 3914: asm("CWG1DBF equ 0692h");
[; <" CWG1DBF equ 0692h ;# ">
[; ;pic16f1507.h: 3917: typedef union {
[; ;pic16f1507.h: 3918: struct {
[; ;pic16f1507.h: 3919: unsigned CWG1DBF :6;
[; ;pic16f1507.h: 3920: };
[; ;pic16f1507.h: 3921: struct {
[; ;pic16f1507.h: 3922: unsigned CWG1DBF0 :1;
[; ;pic16f1507.h: 3923: unsigned CWG1DBF1 :1;
[; ;pic16f1507.h: 3924: unsigned CWG1DBF2 :1;
[; ;pic16f1507.h: 3925: unsigned CWG1DBF3 :1;
[; ;pic16f1507.h: 3926: unsigned CWG1DBF4 :1;
[; ;pic16f1507.h: 3927: unsigned CWG1DBF5 :1;
[; ;pic16f1507.h: 3928: };
[; ;pic16f1507.h: 3929: } CWG1DBFbits_t;
[; ;pic16f1507.h: 3930: extern volatile CWG1DBFbits_t CWG1DBFbits @ 0x692;
[; ;pic16f1507.h: 3969: extern volatile unsigned char CWG1CON0 @ 0x693;
"3971
[; ;pic16f1507.h: 3971: asm("CWG1CON0 equ 0693h");
[; <" CWG1CON0 equ 0693h ;# ">
[; ;pic16f1507.h: 3974: typedef union {
[; ;pic16f1507.h: 3975: struct {
[; ;pic16f1507.h: 3976: unsigned G1CS0 :1;
[; ;pic16f1507.h: 3977: unsigned :2;
[; ;pic16f1507.h: 3978: unsigned G1POLA :1;
[; ;pic16f1507.h: 3979: unsigned G1POLB :1;
[; ;pic16f1507.h: 3980: unsigned G1OEA :1;
[; ;pic16f1507.h: 3981: unsigned G1OEB :1;
[; ;pic16f1507.h: 3982: unsigned G1EN :1;
[; ;pic16f1507.h: 3983: };
[; ;pic16f1507.h: 3984: struct {
[; ;pic16f1507.h: 3985: unsigned G1CS :2;
[; ;pic16f1507.h: 3986: };
[; ;pic16f1507.h: 3987: } CWG1CON0bits_t;
[; ;pic16f1507.h: 3988: extern volatile CWG1CON0bits_t CWG1CON0bits @ 0x693;
[; ;pic16f1507.h: 4027: extern volatile unsigned char CWG1CON1 @ 0x694;
"4029
[; ;pic16f1507.h: 4029: asm("CWG1CON1 equ 0694h");
[; <" CWG1CON1 equ 0694h ;# ">
[; ;pic16f1507.h: 4032: typedef union {
[; ;pic16f1507.h: 4033: struct {
[; ;pic16f1507.h: 4034: unsigned G1IS0 :1;
[; ;pic16f1507.h: 4035: unsigned G1IS1 :1;
[; ;pic16f1507.h: 4036: unsigned G1IS2 :1;
[; ;pic16f1507.h: 4037: unsigned :1;
[; ;pic16f1507.h: 4038: unsigned G1ASDLA :2;
[; ;pic16f1507.h: 4039: unsigned G1ASDLB :2;
[; ;pic16f1507.h: 4040: };
[; ;pic16f1507.h: 4041: struct {
[; ;pic16f1507.h: 4042: unsigned G1IS :4;
[; ;pic16f1507.h: 4043: unsigned G1ASDLA0 :1;
[; ;pic16f1507.h: 4044: unsigned G1ASDLA1 :1;
[; ;pic16f1507.h: 4045: unsigned G1ASDLB0 :1;
[; ;pic16f1507.h: 4046: unsigned G1ASDLB1 :1;
[; ;pic16f1507.h: 4047: };
[; ;pic16f1507.h: 4048: } CWG1CON1bits_t;
[; ;pic16f1507.h: 4049: extern volatile CWG1CON1bits_t CWG1CON1bits @ 0x694;
[; ;pic16f1507.h: 4103: extern volatile unsigned char CWG1CON2 @ 0x695;
"4105
[; ;pic16f1507.h: 4105: asm("CWG1CON2 equ 0695h");
[; <" CWG1CON2 equ 0695h ;# ">
[; ;pic16f1507.h: 4108: typedef union {
[; ;pic16f1507.h: 4109: struct {
[; ;pic16f1507.h: 4110: unsigned G1ASDSCLC2 :1;
[; ;pic16f1507.h: 4111: unsigned G1ASDSFLT :1;
[; ;pic16f1507.h: 4112: unsigned :4;
[; ;pic16f1507.h: 4113: unsigned G1ARSEN :1;
[; ;pic16f1507.h: 4114: unsigned G1ASE :1;
[; ;pic16f1507.h: 4115: };
[; ;pic16f1507.h: 4116: } CWG1CON2bits_t;
[; ;pic16f1507.h: 4117: extern volatile CWG1CON2bits_t CWG1CON2bits @ 0x695;
[; ;pic16f1507.h: 4141: extern volatile unsigned char CLCDATA @ 0xF0F;
"4143
[; ;pic16f1507.h: 4143: asm("CLCDATA equ 0F0Fh");
[; <" CLCDATA equ 0F0Fh ;# ">
[; ;pic16f1507.h: 4146: typedef union {
[; ;pic16f1507.h: 4147: struct {
[; ;pic16f1507.h: 4148: unsigned MCLC1OUT :1;
[; ;pic16f1507.h: 4149: unsigned MCLC2OUT :1;
[; ;pic16f1507.h: 4150: };
[; ;pic16f1507.h: 4151: } CLCDATAbits_t;
[; ;pic16f1507.h: 4152: extern volatile CLCDATAbits_t CLCDATAbits @ 0xF0F;
[; ;pic16f1507.h: 4166: extern volatile unsigned char CLC1CON @ 0xF10;
"4168
[; ;pic16f1507.h: 4168: asm("CLC1CON equ 0F10h");
[; <" CLC1CON equ 0F10h ;# ">
[; ;pic16f1507.h: 4171: typedef union {
[; ;pic16f1507.h: 4172: struct {
[; ;pic16f1507.h: 4173: unsigned LC1MODE0 :1;
[; ;pic16f1507.h: 4174: unsigned LC1MODE1 :1;
[; ;pic16f1507.h: 4175: unsigned LC1MODE2 :1;
[; ;pic16f1507.h: 4176: unsigned LC1INTN :1;
[; ;pic16f1507.h: 4177: unsigned LC1INTP :1;
[; ;pic16f1507.h: 4178: unsigned LC1OUT :1;
[; ;pic16f1507.h: 4179: unsigned LC1OE :1;
[; ;pic16f1507.h: 4180: unsigned LC1EN :1;
[; ;pic16f1507.h: 4181: };
[; ;pic16f1507.h: 4182: struct {
[; ;pic16f1507.h: 4183: unsigned LCMODE0 :1;
[; ;pic16f1507.h: 4184: unsigned LCMODE1 :1;
[; ;pic16f1507.h: 4185: unsigned LCMODE2 :1;
[; ;pic16f1507.h: 4186: unsigned LCINTN :1;
[; ;pic16f1507.h: 4187: unsigned LCINTP :1;
[; ;pic16f1507.h: 4188: unsigned LCOUT :1;
[; ;pic16f1507.h: 4189: unsigned LCOE :1;
[; ;pic16f1507.h: 4190: unsigned LCEN :1;
[; ;pic16f1507.h: 4191: };
[; ;pic16f1507.h: 4192: struct {
[; ;pic16f1507.h: 4193: unsigned LC1MODE :3;
[; ;pic16f1507.h: 4194: };
[; ;pic16f1507.h: 4195: } CLC1CONbits_t;
[; ;pic16f1507.h: 4196: extern volatile CLC1CONbits_t CLC1CONbits @ 0xF10;
[; ;pic16f1507.h: 4285: extern volatile unsigned char CLC1POL @ 0xF11;
"4287
[; ;pic16f1507.h: 4287: asm("CLC1POL equ 0F11h");
[; <" CLC1POL equ 0F11h ;# ">
[; ;pic16f1507.h: 4290: typedef union {
[; ;pic16f1507.h: 4291: struct {
[; ;pic16f1507.h: 4292: unsigned LC1G1POL :1;
[; ;pic16f1507.h: 4293: unsigned LC1G2POL :1;
[; ;pic16f1507.h: 4294: unsigned LC1G3POL :1;
[; ;pic16f1507.h: 4295: unsigned LC1G4POL :1;
[; ;pic16f1507.h: 4296: unsigned :3;
[; ;pic16f1507.h: 4297: unsigned LC1POL :1;
[; ;pic16f1507.h: 4298: };
[; ;pic16f1507.h: 4299: struct {
[; ;pic16f1507.h: 4300: unsigned G1POL :1;
[; ;pic16f1507.h: 4301: unsigned G2POL :1;
[; ;pic16f1507.h: 4302: unsigned G3POL :1;
[; ;pic16f1507.h: 4303: unsigned G4POL :1;
[; ;pic16f1507.h: 4304: unsigned :3;
[; ;pic16f1507.h: 4305: unsigned POL :1;
[; ;pic16f1507.h: 4306: };
[; ;pic16f1507.h: 4307: } CLC1POLbits_t;
[; ;pic16f1507.h: 4308: extern volatile CLC1POLbits_t CLC1POLbits @ 0xF11;
[; ;pic16f1507.h: 4362: extern volatile unsigned char CLC1SEL0 @ 0xF12;
"4364
[; ;pic16f1507.h: 4364: asm("CLC1SEL0 equ 0F12h");
[; <" CLC1SEL0 equ 0F12h ;# ">
[; ;pic16f1507.h: 4367: typedef union {
[; ;pic16f1507.h: 4368: struct {
[; ;pic16f1507.h: 4369: unsigned LC1D1S0 :1;
[; ;pic16f1507.h: 4370: unsigned LC1D1S1 :1;
[; ;pic16f1507.h: 4371: unsigned LC1D1S2 :1;
[; ;pic16f1507.h: 4372: unsigned :1;
[; ;pic16f1507.h: 4373: unsigned LC1D2S0 :1;
[; ;pic16f1507.h: 4374: unsigned LC1D2S1 :1;
[; ;pic16f1507.h: 4375: unsigned LC1D2S2 :1;
[; ;pic16f1507.h: 4376: };
[; ;pic16f1507.h: 4377: struct {
[; ;pic16f1507.h: 4378: unsigned D1S0 :1;
[; ;pic16f1507.h: 4379: unsigned D1S1 :1;
[; ;pic16f1507.h: 4380: unsigned D1S2 :1;
[; ;pic16f1507.h: 4381: unsigned :1;
[; ;pic16f1507.h: 4382: unsigned D2S0 :1;
[; ;pic16f1507.h: 4383: unsigned D2S1 :1;
[; ;pic16f1507.h: 4384: unsigned D2S2 :1;
[; ;pic16f1507.h: 4385: };
[; ;pic16f1507.h: 4386: struct {
[; ;pic16f1507.h: 4387: unsigned LC1D1S :3;
[; ;pic16f1507.h: 4388: unsigned :1;
[; ;pic16f1507.h: 4389: unsigned LC1D2S :3;
[; ;pic16f1507.h: 4390: };
[; ;pic16f1507.h: 4391: } CLC1SEL0bits_t;
[; ;pic16f1507.h: 4392: extern volatile CLC1SEL0bits_t CLC1SEL0bits @ 0xF12;
[; ;pic16f1507.h: 4466: extern volatile unsigned char CLC1SEL1 @ 0xF13;
"4468
[; ;pic16f1507.h: 4468: asm("CLC1SEL1 equ 0F13h");
[; <" CLC1SEL1 equ 0F13h ;# ">
[; ;pic16f1507.h: 4471: typedef union {
[; ;pic16f1507.h: 4472: struct {
[; ;pic16f1507.h: 4473: unsigned LC1D3S0 :1;
[; ;pic16f1507.h: 4474: unsigned LC1D3S1 :1;
[; ;pic16f1507.h: 4475: unsigned LC1D3S2 :1;
[; ;pic16f1507.h: 4476: unsigned :1;
[; ;pic16f1507.h: 4477: unsigned LC1D4S0 :1;
[; ;pic16f1507.h: 4478: unsigned LC1D4S1 :1;
[; ;pic16f1507.h: 4479: unsigned LC1D4S2 :1;
[; ;pic16f1507.h: 4480: };
[; ;pic16f1507.h: 4481: struct {
[; ;pic16f1507.h: 4482: unsigned D3S0 :1;
[; ;pic16f1507.h: 4483: unsigned D3S1 :1;
[; ;pic16f1507.h: 4484: unsigned D3S2 :1;
[; ;pic16f1507.h: 4485: unsigned :1;
[; ;pic16f1507.h: 4486: unsigned D4S0 :1;
[; ;pic16f1507.h: 4487: unsigned D4S1 :1;
[; ;pic16f1507.h: 4488: unsigned D4S2 :1;
[; ;pic16f1507.h: 4489: };
[; ;pic16f1507.h: 4490: struct {
[; ;pic16f1507.h: 4491: unsigned LC1D3S :3;
[; ;pic16f1507.h: 4492: unsigned :1;
[; ;pic16f1507.h: 4493: unsigned LC1D4S :3;
[; ;pic16f1507.h: 4494: };
[; ;pic16f1507.h: 4495: } CLC1SEL1bits_t;
[; ;pic16f1507.h: 4496: extern volatile CLC1SEL1bits_t CLC1SEL1bits @ 0xF13;
[; ;pic16f1507.h: 4570: extern volatile unsigned char CLC1GLS0 @ 0xF14;
"4572
[; ;pic16f1507.h: 4572: asm("CLC1GLS0 equ 0F14h");
[; <" CLC1GLS0 equ 0F14h ;# ">
[; ;pic16f1507.h: 4575: typedef union {
[; ;pic16f1507.h: 4576: struct {
[; ;pic16f1507.h: 4577: unsigned LC1G1D1N :1;
[; ;pic16f1507.h: 4578: unsigned LC1G1D1T :1;
[; ;pic16f1507.h: 4579: unsigned LC1G1D2N :1;
[; ;pic16f1507.h: 4580: unsigned LC1G1D2T :1;
[; ;pic16f1507.h: 4581: unsigned LC1G1D3N :1;
[; ;pic16f1507.h: 4582: unsigned LC1G1D3T :1;
[; ;pic16f1507.h: 4583: unsigned LC1G1D4N :1;
[; ;pic16f1507.h: 4584: unsigned LC1G1D4T :1;
[; ;pic16f1507.h: 4585: };
[; ;pic16f1507.h: 4586: struct {
[; ;pic16f1507.h: 4587: unsigned D1N :1;
[; ;pic16f1507.h: 4588: unsigned D1T :1;
[; ;pic16f1507.h: 4589: unsigned D2N :1;
[; ;pic16f1507.h: 4590: unsigned D2T :1;
[; ;pic16f1507.h: 4591: unsigned D3N :1;
[; ;pic16f1507.h: 4592: unsigned D3T :1;
[; ;pic16f1507.h: 4593: unsigned D4N :1;
[; ;pic16f1507.h: 4594: unsigned D4T :1;
[; ;pic16f1507.h: 4595: };
[; ;pic16f1507.h: 4596: } CLC1GLS0bits_t;
[; ;pic16f1507.h: 4597: extern volatile CLC1GLS0bits_t CLC1GLS0bits @ 0xF14;
[; ;pic16f1507.h: 4681: extern volatile unsigned char CLC1GLS1 @ 0xF15;
"4683
[; ;pic16f1507.h: 4683: asm("CLC1GLS1 equ 0F15h");
[; <" CLC1GLS1 equ 0F15h ;# ">
[; ;pic16f1507.h: 4686: typedef union {
[; ;pic16f1507.h: 4687: struct {
[; ;pic16f1507.h: 4688: unsigned LC1G2D1N :1;
[; ;pic16f1507.h: 4689: unsigned LC1G2D1T :1;
[; ;pic16f1507.h: 4690: unsigned LC1G2D2N :1;
[; ;pic16f1507.h: 4691: unsigned LC1G2D2T :1;
[; ;pic16f1507.h: 4692: unsigned LC1G2D3N :1;
[; ;pic16f1507.h: 4693: unsigned LC1G2D3T :1;
[; ;pic16f1507.h: 4694: unsigned LC1G2D4N :1;
[; ;pic16f1507.h: 4695: unsigned LC1G2D4T :1;
[; ;pic16f1507.h: 4696: };
[; ;pic16f1507.h: 4697: struct {
[; ;pic16f1507.h: 4698: unsigned D1N :1;
[; ;pic16f1507.h: 4699: unsigned D1T :1;
[; ;pic16f1507.h: 4700: unsigned D2N :1;
[; ;pic16f1507.h: 4701: unsigned D2T :1;
[; ;pic16f1507.h: 4702: unsigned D3N :1;
[; ;pic16f1507.h: 4703: unsigned D3T :1;
[; ;pic16f1507.h: 4704: unsigned D4N :1;
[; ;pic16f1507.h: 4705: unsigned D4T :1;
[; ;pic16f1507.h: 4706: };
[; ;pic16f1507.h: 4707: } CLC1GLS1bits_t;
[; ;pic16f1507.h: 4708: extern volatile CLC1GLS1bits_t CLC1GLS1bits @ 0xF15;
[; ;pic16f1507.h: 4792: extern volatile unsigned char CLC1GLS2 @ 0xF16;
"4794
[; ;pic16f1507.h: 4794: asm("CLC1GLS2 equ 0F16h");
[; <" CLC1GLS2 equ 0F16h ;# ">
[; ;pic16f1507.h: 4797: typedef union {
[; ;pic16f1507.h: 4798: struct {
[; ;pic16f1507.h: 4799: unsigned LC1G3D1N :1;
[; ;pic16f1507.h: 4800: unsigned LC1G3D1T :1;
[; ;pic16f1507.h: 4801: unsigned LC1G3D2N :1;
[; ;pic16f1507.h: 4802: unsigned LC1G3D2T :1;
[; ;pic16f1507.h: 4803: unsigned LC1G3D3N :1;
[; ;pic16f1507.h: 4804: unsigned LC1G3D3T :1;
[; ;pic16f1507.h: 4805: unsigned LC1G3D4N :1;
[; ;pic16f1507.h: 4806: unsigned LC1G3D4T :1;
[; ;pic16f1507.h: 4807: };
[; ;pic16f1507.h: 4808: struct {
[; ;pic16f1507.h: 4809: unsigned D1N :1;
[; ;pic16f1507.h: 4810: unsigned D1T :1;
[; ;pic16f1507.h: 4811: unsigned D2N :1;
[; ;pic16f1507.h: 4812: unsigned D2T :1;
[; ;pic16f1507.h: 4813: unsigned D3N :1;
[; ;pic16f1507.h: 4814: unsigned D3T :1;
[; ;pic16f1507.h: 4815: unsigned D4N :1;
[; ;pic16f1507.h: 4816: unsigned D4T :1;
[; ;pic16f1507.h: 4817: };
[; ;pic16f1507.h: 4818: } CLC1GLS2bits_t;
[; ;pic16f1507.h: 4819: extern volatile CLC1GLS2bits_t CLC1GLS2bits @ 0xF16;
[; ;pic16f1507.h: 4903: extern volatile unsigned char CLC1GLS3 @ 0xF17;
"4905
[; ;pic16f1507.h: 4905: asm("CLC1GLS3 equ 0F17h");
[; <" CLC1GLS3 equ 0F17h ;# ">
[; ;pic16f1507.h: 4908: typedef union {
[; ;pic16f1507.h: 4909: struct {
[; ;pic16f1507.h: 4910: unsigned LC1G4D1N :1;
[; ;pic16f1507.h: 4911: unsigned LC1G4D1T :1;
[; ;pic16f1507.h: 4912: unsigned LC1G4D2N :1;
[; ;pic16f1507.h: 4913: unsigned LC1G4D2T :1;
[; ;pic16f1507.h: 4914: unsigned LC1G4D3N :1;
[; ;pic16f1507.h: 4915: unsigned LC1G4D3T :1;
[; ;pic16f1507.h: 4916: unsigned LC1G4D4N :1;
[; ;pic16f1507.h: 4917: unsigned LC1G4D4T :1;
[; ;pic16f1507.h: 4918: };
[; ;pic16f1507.h: 4919: struct {
[; ;pic16f1507.h: 4920: unsigned G4D1N :1;
[; ;pic16f1507.h: 4921: unsigned G4D1T :1;
[; ;pic16f1507.h: 4922: unsigned G4D2N :1;
[; ;pic16f1507.h: 4923: unsigned G4D2T :1;
[; ;pic16f1507.h: 4924: unsigned G4D3N :1;
[; ;pic16f1507.h: 4925: unsigned G4D3T :1;
[; ;pic16f1507.h: 4926: unsigned G4D4N :1;
[; ;pic16f1507.h: 4927: unsigned G4D4T :1;
[; ;pic16f1507.h: 4928: };
[; ;pic16f1507.h: 4929: } CLC1GLS3bits_t;
[; ;pic16f1507.h: 4930: extern volatile CLC1GLS3bits_t CLC1GLS3bits @ 0xF17;
[; ;pic16f1507.h: 5014: extern volatile unsigned char CLC2CON @ 0xF18;
"5016
[; ;pic16f1507.h: 5016: asm("CLC2CON equ 0F18h");
[; <" CLC2CON equ 0F18h ;# ">
[; ;pic16f1507.h: 5019: typedef union {
[; ;pic16f1507.h: 5020: struct {
[; ;pic16f1507.h: 5021: unsigned LC2MODE0 :1;
[; ;pic16f1507.h: 5022: unsigned LC2MODE1 :1;
[; ;pic16f1507.h: 5023: unsigned LC2MODE2 :1;
[; ;pic16f1507.h: 5024: unsigned LC2INTN :1;
[; ;pic16f1507.h: 5025: unsigned LC2INTP :1;
[; ;pic16f1507.h: 5026: unsigned LC2OUT :1;
[; ;pic16f1507.h: 5027: unsigned LC2OE :1;
[; ;pic16f1507.h: 5028: unsigned LC2EN :1;
[; ;pic16f1507.h: 5029: };
[; ;pic16f1507.h: 5030: struct {
[; ;pic16f1507.h: 5031: unsigned LCMODE0 :1;
[; ;pic16f1507.h: 5032: unsigned LCMODE1 :1;
[; ;pic16f1507.h: 5033: unsigned LCMODE2 :1;
[; ;pic16f1507.h: 5034: unsigned LCINTN :1;
[; ;pic16f1507.h: 5035: unsigned LCINTP :1;
[; ;pic16f1507.h: 5036: unsigned LCOUT :1;
[; ;pic16f1507.h: 5037: unsigned LCOE :1;
[; ;pic16f1507.h: 5038: unsigned LCEN :1;
[; ;pic16f1507.h: 5039: };
[; ;pic16f1507.h: 5040: struct {
[; ;pic16f1507.h: 5041: unsigned LC2MODE :3;
[; ;pic16f1507.h: 5042: };
[; ;pic16f1507.h: 5043: } CLC2CONbits_t;
[; ;pic16f1507.h: 5044: extern volatile CLC2CONbits_t CLC2CONbits @ 0xF18;
[; ;pic16f1507.h: 5133: extern volatile unsigned char CLC2POL @ 0xF19;
"5135
[; ;pic16f1507.h: 5135: asm("CLC2POL equ 0F19h");
[; <" CLC2POL equ 0F19h ;# ">
[; ;pic16f1507.h: 5138: typedef union {
[; ;pic16f1507.h: 5139: struct {
[; ;pic16f1507.h: 5140: unsigned LC2G1POL :1;
[; ;pic16f1507.h: 5141: unsigned LC2G2POL :1;
[; ;pic16f1507.h: 5142: unsigned LC2G3POL :1;
[; ;pic16f1507.h: 5143: unsigned LC2G4POL :1;
[; ;pic16f1507.h: 5144: unsigned :3;
[; ;pic16f1507.h: 5145: unsigned LC2POL :1;
[; ;pic16f1507.h: 5146: };
[; ;pic16f1507.h: 5147: struct {
[; ;pic16f1507.h: 5148: unsigned G1POL :1;
[; ;pic16f1507.h: 5149: unsigned G2POL :1;
[; ;pic16f1507.h: 5150: unsigned G3POL :1;
[; ;pic16f1507.h: 5151: unsigned G4POL :1;
[; ;pic16f1507.h: 5152: unsigned :3;
[; ;pic16f1507.h: 5153: unsigned POL :1;
[; ;pic16f1507.h: 5154: };
[; ;pic16f1507.h: 5155: } CLC2POLbits_t;
[; ;pic16f1507.h: 5156: extern volatile CLC2POLbits_t CLC2POLbits @ 0xF19;
[; ;pic16f1507.h: 5210: extern volatile unsigned char CLC2SEL0 @ 0xF1A;
"5212
[; ;pic16f1507.h: 5212: asm("CLC2SEL0 equ 0F1Ah");
[; <" CLC2SEL0 equ 0F1Ah ;# ">
[; ;pic16f1507.h: 5215: typedef union {
[; ;pic16f1507.h: 5216: struct {
[; ;pic16f1507.h: 5217: unsigned LC2D1S0 :1;
[; ;pic16f1507.h: 5218: unsigned LC2D1S1 :1;
[; ;pic16f1507.h: 5219: unsigned LC2D1S2 :1;
[; ;pic16f1507.h: 5220: unsigned :1;
[; ;pic16f1507.h: 5221: unsigned LC2D2S0 :1;
[; ;pic16f1507.h: 5222: unsigned LC2D2S1 :1;
[; ;pic16f1507.h: 5223: unsigned LC2D2S2 :1;
[; ;pic16f1507.h: 5224: };
[; ;pic16f1507.h: 5225: struct {
[; ;pic16f1507.h: 5226: unsigned D1S0 :1;
[; ;pic16f1507.h: 5227: unsigned D1S1 :1;
[; ;pic16f1507.h: 5228: unsigned D1S2 :1;
[; ;pic16f1507.h: 5229: unsigned :1;
[; ;pic16f1507.h: 5230: unsigned D2S0 :1;
[; ;pic16f1507.h: 5231: unsigned D2S1 :1;
[; ;pic16f1507.h: 5232: unsigned D2S2 :1;
[; ;pic16f1507.h: 5233: };
[; ;pic16f1507.h: 5234: struct {
[; ;pic16f1507.h: 5235: unsigned LC2D1S :3;
[; ;pic16f1507.h: 5236: unsigned :1;
[; ;pic16f1507.h: 5237: unsigned LC2D2S :3;
[; ;pic16f1507.h: 5238: };
[; ;pic16f1507.h: 5239: } CLC2SEL0bits_t;
[; ;pic16f1507.h: 5240: extern volatile CLC2SEL0bits_t CLC2SEL0bits @ 0xF1A;
[; ;pic16f1507.h: 5314: extern volatile unsigned char CLC2SEL1 @ 0xF1B;
"5316
[; ;pic16f1507.h: 5316: asm("CLC2SEL1 equ 0F1Bh");
[; <" CLC2SEL1 equ 0F1Bh ;# ">
[; ;pic16f1507.h: 5319: typedef union {
[; ;pic16f1507.h: 5320: struct {
[; ;pic16f1507.h: 5321: unsigned LC2D3S0 :1;
[; ;pic16f1507.h: 5322: unsigned LC2D3S1 :1;
[; ;pic16f1507.h: 5323: unsigned LC2D3S2 :1;
[; ;pic16f1507.h: 5324: unsigned :1;
[; ;pic16f1507.h: 5325: unsigned LC2D4S0 :1;
[; ;pic16f1507.h: 5326: unsigned LC2D4S1 :1;
[; ;pic16f1507.h: 5327: unsigned LC2D4S2 :1;
[; ;pic16f1507.h: 5328: };
[; ;pic16f1507.h: 5329: struct {
[; ;pic16f1507.h: 5330: unsigned D3S0 :1;
[; ;pic16f1507.h: 5331: unsigned D3S1 :1;
[; ;pic16f1507.h: 5332: unsigned D3S2 :1;
[; ;pic16f1507.h: 5333: unsigned :1;
[; ;pic16f1507.h: 5334: unsigned D4S0 :1;
[; ;pic16f1507.h: 5335: unsigned D4S1 :1;
[; ;pic16f1507.h: 5336: unsigned D4S2 :1;
[; ;pic16f1507.h: 5337: };
[; ;pic16f1507.h: 5338: struct {
[; ;pic16f1507.h: 5339: unsigned LC2D3S :3;
[; ;pic16f1507.h: 5340: unsigned :1;
[; ;pic16f1507.h: 5341: unsigned LC2D4S :3;
[; ;pic16f1507.h: 5342: };
[; ;pic16f1507.h: 5343: } CLC2SEL1bits_t;
[; ;pic16f1507.h: 5344: extern volatile CLC2SEL1bits_t CLC2SEL1bits @ 0xF1B;
[; ;pic16f1507.h: 5418: extern volatile unsigned char CLC2GLS0 @ 0xF1C;
"5420
[; ;pic16f1507.h: 5420: asm("CLC2GLS0 equ 0F1Ch");
[; <" CLC2GLS0 equ 0F1Ch ;# ">
[; ;pic16f1507.h: 5423: typedef union {
[; ;pic16f1507.h: 5424: struct {
[; ;pic16f1507.h: 5425: unsigned LC2G1D1N :1;
[; ;pic16f1507.h: 5426: unsigned LC2G1D1T :1;
[; ;pic16f1507.h: 5427: unsigned LC2G1D2N :1;
[; ;pic16f1507.h: 5428: unsigned LC2G1D2T :1;
[; ;pic16f1507.h: 5429: unsigned LC2G1D3N :1;
[; ;pic16f1507.h: 5430: unsigned LC2G1D3T :1;
[; ;pic16f1507.h: 5431: unsigned LC2G1D4N :1;
[; ;pic16f1507.h: 5432: unsigned LC2G1D4T :1;
[; ;pic16f1507.h: 5433: };
[; ;pic16f1507.h: 5434: struct {
[; ;pic16f1507.h: 5435: unsigned D1N :1;
[; ;pic16f1507.h: 5436: unsigned D1T :1;
[; ;pic16f1507.h: 5437: unsigned D2N :1;
[; ;pic16f1507.h: 5438: unsigned D2T :1;
[; ;pic16f1507.h: 5439: unsigned D3N :1;
[; ;pic16f1507.h: 5440: unsigned D3T :1;
[; ;pic16f1507.h: 5441: unsigned D4N :1;
[; ;pic16f1507.h: 5442: unsigned D4T :1;
[; ;pic16f1507.h: 5443: };
[; ;pic16f1507.h: 5444: } CLC2GLS0bits_t;
[; ;pic16f1507.h: 5445: extern volatile CLC2GLS0bits_t CLC2GLS0bits @ 0xF1C;
[; ;pic16f1507.h: 5529: extern volatile unsigned char CLC2GLS1 @ 0xF1D;
"5531
[; ;pic16f1507.h: 5531: asm("CLC2GLS1 equ 0F1Dh");
[; <" CLC2GLS1 equ 0F1Dh ;# ">
[; ;pic16f1507.h: 5534: typedef union {
[; ;pic16f1507.h: 5535: struct {
[; ;pic16f1507.h: 5536: unsigned LC2G2D1N :1;
[; ;pic16f1507.h: 5537: unsigned LC2G2D1T :1;
[; ;pic16f1507.h: 5538: unsigned LC2G2D2N :1;
[; ;pic16f1507.h: 5539: unsigned LC2G2D2T :1;
[; ;pic16f1507.h: 5540: unsigned LC2G2D3N :1;
[; ;pic16f1507.h: 5541: unsigned LC2G2D3T :1;
[; ;pic16f1507.h: 5542: unsigned LC2G2D4N :1;
[; ;pic16f1507.h: 5543: unsigned LC2G2D4T :1;
[; ;pic16f1507.h: 5544: };
[; ;pic16f1507.h: 5545: struct {
[; ;pic16f1507.h: 5546: unsigned D1N :1;
[; ;pic16f1507.h: 5547: unsigned D1T :1;
[; ;pic16f1507.h: 5548: unsigned D2N :1;
[; ;pic16f1507.h: 5549: unsigned D2T :1;
[; ;pic16f1507.h: 5550: unsigned D3N :1;
[; ;pic16f1507.h: 5551: unsigned D3T :1;
[; ;pic16f1507.h: 5552: unsigned D4N :1;
[; ;pic16f1507.h: 5553: unsigned D4T :1;
[; ;pic16f1507.h: 5554: };
[; ;pic16f1507.h: 5555: } CLC2GLS1bits_t;
[; ;pic16f1507.h: 5556: extern volatile CLC2GLS1bits_t CLC2GLS1bits @ 0xF1D;
[; ;pic16f1507.h: 5640: extern volatile unsigned char CLC2GLS2 @ 0xF1E;
"5642
[; ;pic16f1507.h: 5642: asm("CLC2GLS2 equ 0F1Eh");
[; <" CLC2GLS2 equ 0F1Eh ;# ">
[; ;pic16f1507.h: 5645: typedef union {
[; ;pic16f1507.h: 5646: struct {
[; ;pic16f1507.h: 5647: unsigned LC2G3D1N :1;
[; ;pic16f1507.h: 5648: unsigned LC2G3D1T :1;
[; ;pic16f1507.h: 5649: unsigned LC2G3D2N :1;
[; ;pic16f1507.h: 5650: unsigned LC2G3D2T :1;
[; ;pic16f1507.h: 5651: unsigned LC2G3D3N :1;
[; ;pic16f1507.h: 5652: unsigned LC2G3D3T :1;
[; ;pic16f1507.h: 5653: unsigned LC2G3D4N :1;
[; ;pic16f1507.h: 5654: unsigned LC2G3D4T :1;
[; ;pic16f1507.h: 5655: };
[; ;pic16f1507.h: 5656: struct {
[; ;pic16f1507.h: 5657: unsigned D1N :1;
[; ;pic16f1507.h: 5658: unsigned D1T :1;
[; ;pic16f1507.h: 5659: unsigned D2N :1;
[; ;pic16f1507.h: 5660: unsigned D2T :1;
[; ;pic16f1507.h: 5661: unsigned D3N :1;
[; ;pic16f1507.h: 5662: unsigned D3T :1;
[; ;pic16f1507.h: 5663: unsigned D4N :1;
[; ;pic16f1507.h: 5664: unsigned D4T :1;
[; ;pic16f1507.h: 5665: };
[; ;pic16f1507.h: 5666: } CLC2GLS2bits_t;
[; ;pic16f1507.h: 5667: extern volatile CLC2GLS2bits_t CLC2GLS2bits @ 0xF1E;
[; ;pic16f1507.h: 5751: extern volatile unsigned char CLC2GLS3 @ 0xF1F;
"5753
[; ;pic16f1507.h: 5753: asm("CLC2GLS3 equ 0F1Fh");
[; <" CLC2GLS3 equ 0F1Fh ;# ">
[; ;pic16f1507.h: 5756: typedef union {
[; ;pic16f1507.h: 5757: struct {
[; ;pic16f1507.h: 5758: unsigned LC2G4D1N :1;
[; ;pic16f1507.h: 5759: unsigned LC2G4D1T :1;
[; ;pic16f1507.h: 5760: unsigned LC2G4D2N :1;
[; ;pic16f1507.h: 5761: unsigned LC2G4D2T :1;
[; ;pic16f1507.h: 5762: unsigned LC2G4D3N :1;
[; ;pic16f1507.h: 5763: unsigned LC2G4D3T :1;
[; ;pic16f1507.h: 5764: unsigned LC2G4D4N :1;
[; ;pic16f1507.h: 5765: unsigned LC2G4D4T :1;
[; ;pic16f1507.h: 5766: };
[; ;pic16f1507.h: 5767: struct {
[; ;pic16f1507.h: 5768: unsigned G4D1N :1;
[; ;pic16f1507.h: 5769: unsigned G4D1T :1;
[; ;pic16f1507.h: 5770: unsigned G4D2N :1;
[; ;pic16f1507.h: 5771: unsigned G4D2T :1;
[; ;pic16f1507.h: 5772: unsigned G4D3N :1;
[; ;pic16f1507.h: 5773: unsigned G4D3T :1;
[; ;pic16f1507.h: 5774: unsigned G4D4N :1;
[; ;pic16f1507.h: 5775: unsigned G4D4T :1;
[; ;pic16f1507.h: 5776: };
[; ;pic16f1507.h: 5777: } CLC2GLS3bits_t;
[; ;pic16f1507.h: 5778: extern volatile CLC2GLS3bits_t CLC2GLS3bits @ 0xF1F;
[; ;pic16f1507.h: 5862: extern volatile unsigned char BSR_ICDSHAD @ 0xFE3;
"5864
[; ;pic16f1507.h: 5864: asm("BSR_ICDSHAD equ 0FE3h");
[; <" BSR_ICDSHAD equ 0FE3h ;# ">
[; ;pic16f1507.h: 5867: typedef union {
[; ;pic16f1507.h: 5868: struct {
[; ;pic16f1507.h: 5869: unsigned BSR_ICDSHAD :5;
[; ;pic16f1507.h: 5870: };
[; ;pic16f1507.h: 5871: } BSR_ICDSHADbits_t;
[; ;pic16f1507.h: 5872: extern volatile BSR_ICDSHADbits_t BSR_ICDSHADbits @ 0xFE3;
[; ;pic16f1507.h: 5881: extern volatile unsigned char STATUS_SHAD @ 0xFE4;
"5883
[; ;pic16f1507.h: 5883: asm("STATUS_SHAD equ 0FE4h");
[; <" STATUS_SHAD equ 0FE4h ;# ">
[; ;pic16f1507.h: 5886: typedef union {
[; ;pic16f1507.h: 5887: struct {
[; ;pic16f1507.h: 5888: unsigned C_SHAD :1;
[; ;pic16f1507.h: 5889: unsigned DC_SHAD :1;
[; ;pic16f1507.h: 5890: unsigned Z_SHAD :1;
[; ;pic16f1507.h: 5891: };
[; ;pic16f1507.h: 5892: } STATUS_SHADbits_t;
[; ;pic16f1507.h: 5893: extern volatile STATUS_SHADbits_t STATUS_SHADbits @ 0xFE4;
[; ;pic16f1507.h: 5912: extern volatile unsigned char WREG_SHAD @ 0xFE5;
"5914
[; ;pic16f1507.h: 5914: asm("WREG_SHAD equ 0FE5h");
[; <" WREG_SHAD equ 0FE5h ;# ">
[; ;pic16f1507.h: 5917: typedef union {
[; ;pic16f1507.h: 5918: struct {
[; ;pic16f1507.h: 5919: unsigned WREG_SHAD :8;
[; ;pic16f1507.h: 5920: };
[; ;pic16f1507.h: 5921: } WREG_SHADbits_t;
[; ;pic16f1507.h: 5922: extern volatile WREG_SHADbits_t WREG_SHADbits @ 0xFE5;
[; ;pic16f1507.h: 5931: extern volatile unsigned char BSR_SHAD @ 0xFE6;
"5933
[; ;pic16f1507.h: 5933: asm("BSR_SHAD equ 0FE6h");
[; <" BSR_SHAD equ 0FE6h ;# ">
[; ;pic16f1507.h: 5936: typedef union {
[; ;pic16f1507.h: 5937: struct {
[; ;pic16f1507.h: 5938: unsigned BSR_SHAD :5;
[; ;pic16f1507.h: 5939: };
[; ;pic16f1507.h: 5940: } BSR_SHADbits_t;
[; ;pic16f1507.h: 5941: extern volatile BSR_SHADbits_t BSR_SHADbits @ 0xFE6;
[; ;pic16f1507.h: 5950: extern volatile unsigned char PCLATH_SHAD @ 0xFE7;
"5952
[; ;pic16f1507.h: 5952: asm("PCLATH_SHAD equ 0FE7h");
[; <" PCLATH_SHAD equ 0FE7h ;# ">
[; ;pic16f1507.h: 5955: typedef union {
[; ;pic16f1507.h: 5956: struct {
[; ;pic16f1507.h: 5957: unsigned PCLATH_SHAD :7;
[; ;pic16f1507.h: 5958: };
[; ;pic16f1507.h: 5959: } PCLATH_SHADbits_t;
[; ;pic16f1507.h: 5960: extern volatile PCLATH_SHADbits_t PCLATH_SHADbits @ 0xFE7;
[; ;pic16f1507.h: 5969: extern volatile unsigned char FSR0L_SHAD @ 0xFE8;
"5971
[; ;pic16f1507.h: 5971: asm("FSR0L_SHAD equ 0FE8h");
[; <" FSR0L_SHAD equ 0FE8h ;# ">
[; ;pic16f1507.h: 5974: typedef union {
[; ;pic16f1507.h: 5975: struct {
[; ;pic16f1507.h: 5976: unsigned FSR0L_SHAD :8;
[; ;pic16f1507.h: 5977: };
[; ;pic16f1507.h: 5978: } FSR0L_SHADbits_t;
[; ;pic16f1507.h: 5979: extern volatile FSR0L_SHADbits_t FSR0L_SHADbits @ 0xFE8;
[; ;pic16f1507.h: 5988: extern volatile unsigned char FSR0H_SHAD @ 0xFE9;
"5990
[; ;pic16f1507.h: 5990: asm("FSR0H_SHAD equ 0FE9h");
[; <" FSR0H_SHAD equ 0FE9h ;# ">
[; ;pic16f1507.h: 5993: typedef union {
[; ;pic16f1507.h: 5994: struct {
[; ;pic16f1507.h: 5995: unsigned FSR0H_SHAD :8;
[; ;pic16f1507.h: 5996: };
[; ;pic16f1507.h: 5997: } FSR0H_SHADbits_t;
[; ;pic16f1507.h: 5998: extern volatile FSR0H_SHADbits_t FSR0H_SHADbits @ 0xFE9;
[; ;pic16f1507.h: 6007: extern volatile unsigned char FSR1L_SHAD @ 0xFEA;
"6009
[; ;pic16f1507.h: 6009: asm("FSR1L_SHAD equ 0FEAh");
[; <" FSR1L_SHAD equ 0FEAh ;# ">
[; ;pic16f1507.h: 6012: typedef union {
[; ;pic16f1507.h: 6013: struct {
[; ;pic16f1507.h: 6014: unsigned FSR1L_SHAD :8;
[; ;pic16f1507.h: 6015: };
[; ;pic16f1507.h: 6016: } FSR1L_SHADbits_t;
[; ;pic16f1507.h: 6017: extern volatile FSR1L_SHADbits_t FSR1L_SHADbits @ 0xFEA;
[; ;pic16f1507.h: 6026: extern volatile unsigned char FSR1H_SHAD @ 0xFEB;
"6028
[; ;pic16f1507.h: 6028: asm("FSR1H_SHAD equ 0FEBh");
[; <" FSR1H_SHAD equ 0FEBh ;# ">
[; ;pic16f1507.h: 6031: typedef union {
[; ;pic16f1507.h: 6032: struct {
[; ;pic16f1507.h: 6033: unsigned FSR1H_SHAD :8;
[; ;pic16f1507.h: 6034: };
[; ;pic16f1507.h: 6035: } FSR1H_SHADbits_t;
[; ;pic16f1507.h: 6036: extern volatile FSR1H_SHADbits_t FSR1H_SHADbits @ 0xFEB;
[; ;pic16f1507.h: 6045: extern volatile unsigned char STKPTR @ 0xFED;
"6047
[; ;pic16f1507.h: 6047: asm("STKPTR equ 0FEDh");
[; <" STKPTR equ 0FEDh ;# ">
[; ;pic16f1507.h: 6050: typedef union {
[; ;pic16f1507.h: 6051: struct {
[; ;pic16f1507.h: 6052: unsigned STKPTR :5;
[; ;pic16f1507.h: 6053: };
[; ;pic16f1507.h: 6054: } STKPTRbits_t;
[; ;pic16f1507.h: 6055: extern volatile STKPTRbits_t STKPTRbits @ 0xFED;
[; ;pic16f1507.h: 6064: extern volatile unsigned char TOSL @ 0xFEE;
"6066
[; ;pic16f1507.h: 6066: asm("TOSL equ 0FEEh");
[; <" TOSL equ 0FEEh ;# ">
[; ;pic16f1507.h: 6069: typedef union {
[; ;pic16f1507.h: 6070: struct {
[; ;pic16f1507.h: 6071: unsigned TOSL :8;
[; ;pic16f1507.h: 6072: };
[; ;pic16f1507.h: 6073: } TOSLbits_t;
[; ;pic16f1507.h: 6074: extern volatile TOSLbits_t TOSLbits @ 0xFEE;
[; ;pic16f1507.h: 6083: extern volatile unsigned char TOSH @ 0xFEF;
"6085
[; ;pic16f1507.h: 6085: asm("TOSH equ 0FEFh");
[; <" TOSH equ 0FEFh ;# ">
[; ;pic16f1507.h: 6088: typedef union {
[; ;pic16f1507.h: 6089: struct {
[; ;pic16f1507.h: 6090: unsigned TOSH :7;
[; ;pic16f1507.h: 6091: };
[; ;pic16f1507.h: 6092: } TOSHbits_t;
[; ;pic16f1507.h: 6093: extern volatile TOSHbits_t TOSHbits @ 0xFEF;
[; ;pic16f1507.h: 6108: extern volatile __bit ADCS0 @ (((unsigned) &ADCON1)*8) + 4;
[; ;pic16f1507.h: 6110: extern volatile __bit ADCS1 @ (((unsigned) &ADCON1)*8) + 5;
[; ;pic16f1507.h: 6112: extern volatile __bit ADCS2 @ (((unsigned) &ADCON1)*8) + 6;
[; ;pic16f1507.h: 6114: extern volatile __bit ADFM @ (((unsigned) &ADCON1)*8) + 7;
[; ;pic16f1507.h: 6116: extern volatile __bit ADFVR0 @ (((unsigned) &FVRCON)*8) + 0;
[; ;pic16f1507.h: 6118: extern volatile __bit ADFVR1 @ (((unsigned) &FVRCON)*8) + 1;
[; ;pic16f1507.h: 6120: extern volatile __bit ADGO @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic16f1507.h: 6122: extern volatile __bit ADIE @ (((unsigned) &PIE1)*8) + 6;
[; ;pic16f1507.h: 6124: extern volatile __bit ADIF @ (((unsigned) &PIR1)*8) + 6;
[; ;pic16f1507.h: 6126: extern volatile __bit ADON @ (((unsigned) &ADCON0)*8) + 0;
[; ;pic16f1507.h: 6128: extern volatile __bit ADPREF0 @ (((unsigned) &ADCON1)*8) + 0;
[; ;pic16f1507.h: 6130: extern volatile __bit ADPREF1 @ (((unsigned) &ADCON1)*8) + 1;
[; ;pic16f1507.h: 6132: extern volatile __bit ANSA0 @ (((unsigned) &ANSELA)*8) + 0;
[; ;pic16f1507.h: 6134: extern volatile __bit ANSA1 @ (((unsigned) &ANSELA)*8) + 1;
[; ;pic16f1507.h: 6136: extern volatile __bit ANSA2 @ (((unsigned) &ANSELA)*8) + 2;
[; ;pic16f1507.h: 6138: extern volatile __bit ANSA4 @ (((unsigned) &ANSELA)*8) + 4;
[; ;pic16f1507.h: 6140: extern volatile __bit ANSB4 @ (((unsigned) &ANSELB)*8) + 4;
[; ;pic16f1507.h: 6142: extern volatile __bit ANSB5 @ (((unsigned) &ANSELB)*8) + 5;
[; ;pic16f1507.h: 6144: extern volatile __bit ANSC0 @ (((unsigned) &ANSELC)*8) + 0;
[; ;pic16f1507.h: 6146: extern volatile __bit ANSC1 @ (((unsigned) &ANSELC)*8) + 1;
[; ;pic16f1507.h: 6148: extern volatile __bit ANSC2 @ (((unsigned) &ANSELC)*8) + 2;
[; ;pic16f1507.h: 6150: extern volatile __bit ANSC3 @ (((unsigned) &ANSELC)*8) + 3;
[; ;pic16f1507.h: 6152: extern volatile __bit ANSC6 @ (((unsigned) &ANSELC)*8) + 6;
[; ;pic16f1507.h: 6154: extern volatile __bit ANSC7 @ (((unsigned) &ANSELC)*8) + 7;
[; ;pic16f1507.h: 6156: extern volatile __bit BORFS @ (((unsigned) &BORCON)*8) + 6;
[; ;pic16f1507.h: 6158: extern volatile __bit BORRDY @ (((unsigned) &BORCON)*8) + 0;
[; ;pic16f1507.h: 6160: extern volatile __bit BSR0 @ (((unsigned) &BSR)*8) + 0;
[; ;pic16f1507.h: 6162: extern volatile __bit BSR1 @ (((unsigned) &BSR)*8) + 1;
[; ;pic16f1507.h: 6164: extern volatile __bit BSR2 @ (((unsigned) &BSR)*8) + 2;
[; ;pic16f1507.h: 6166: extern volatile __bit BSR3 @ (((unsigned) &BSR)*8) + 3;
[; ;pic16f1507.h: 6168: extern volatile __bit BSR4 @ (((unsigned) &BSR)*8) + 4;
[; ;pic16f1507.h: 6170: extern volatile __bit CARRY @ (((unsigned) &STATUS)*8) + 0;
[; ;pic16f1507.h: 6172: extern volatile __bit CFGS @ (((unsigned) &PMCON1)*8) + 6;
[; ;pic16f1507.h: 6174: extern volatile __bit CHS0 @ (((unsigned) &ADCON0)*8) + 2;
[; ;pic16f1507.h: 6176: extern volatile __bit CHS1 @ (((unsigned) &ADCON0)*8) + 3;
[; ;pic16f1507.h: 6178: extern volatile __bit CHS2 @ (((unsigned) &ADCON0)*8) + 4;
[; ;pic16f1507.h: 6180: extern volatile __bit CHS3 @ (((unsigned) &ADCON0)*8) + 5;
[; ;pic16f1507.h: 6182: extern volatile __bit CHS4 @ (((unsigned) &ADCON0)*8) + 6;
[; ;pic16f1507.h: 6184: extern volatile __bit CLC1IE @ (((unsigned) &PIE3)*8) + 0;
[; ;pic16f1507.h: 6186: extern volatile __bit CLC1IF @ (((unsigned) &PIR3)*8) + 0;
[; ;pic16f1507.h: 6188: extern volatile __bit CLC1SEL @ (((unsigned) &APFCON)*8) + 1;
[; ;pic16f1507.h: 6190: extern volatile __bit CLC2IE @ (((unsigned) &PIE3)*8) + 1;
[; ;pic16f1507.h: 6192: extern volatile __bit CLC2IF @ (((unsigned) &PIR3)*8) + 1;
[; ;pic16f1507.h: 6194: extern volatile __bit CWG1DBF0 @ (((unsigned) &CWG1DBF)*8) + 0;
[; ;pic16f1507.h: 6196: extern volatile __bit CWG1DBF1 @ (((unsigned) &CWG1DBF)*8) + 1;
[; ;pic16f1507.h: 6198: extern volatile __bit CWG1DBF2 @ (((unsigned) &CWG1DBF)*8) + 2;
[; ;pic16f1507.h: 6200: extern volatile __bit CWG1DBF3 @ (((unsigned) &CWG1DBF)*8) + 3;
[; ;pic16f1507.h: 6202: extern volatile __bit CWG1DBF4 @ (((unsigned) &CWG1DBF)*8) + 4;
[; ;pic16f1507.h: 6204: extern volatile __bit CWG1DBF5 @ (((unsigned) &CWG1DBF)*8) + 5;
[; ;pic16f1507.h: 6206: extern volatile __bit CWG1DBR0 @ (((unsigned) &CWG1DBR)*8) + 0;
[; ;pic16f1507.h: 6208: extern volatile __bit CWG1DBR1 @ (((unsigned) &CWG1DBR)*8) + 1;
[; ;pic16f1507.h: 6210: extern volatile __bit CWG1DBR2 @ (((unsigned) &CWG1DBR)*8) + 2;
[; ;pic16f1507.h: 6212: extern volatile __bit CWG1DBR3 @ (((unsigned) &CWG1DBR)*8) + 3;
[; ;pic16f1507.h: 6214: extern volatile __bit CWG1DBR4 @ (((unsigned) &CWG1DBR)*8) + 4;
[; ;pic16f1507.h: 6216: extern volatile __bit CWG1DBR5 @ (((unsigned) &CWG1DBR)*8) + 5;
[; ;pic16f1507.h: 6218: extern volatile __bit C_SHAD @ (((unsigned) &STATUS_SHAD)*8) + 0;
[; ;pic16f1507.h: 6220: extern volatile __bit DC @ (((unsigned) &STATUS)*8) + 1;
[; ;pic16f1507.h: 6222: extern volatile __bit DC_SHAD @ (((unsigned) &STATUS_SHAD)*8) + 1;
[; ;pic16f1507.h: 6224: extern volatile __bit EEPGD @ (((unsigned) &PMCON1)*8) + 7;
[; ;pic16f1507.h: 6226: extern volatile __bit FREE @ (((unsigned) &PMCON1)*8) + 4;
[; ;pic16f1507.h: 6228: extern volatile __bit FVREN @ (((unsigned) &FVRCON)*8) + 7;
[; ;pic16f1507.h: 6230: extern volatile __bit FVRRDY @ (((unsigned) &FVRCON)*8) + 6;
[; ;pic16f1507.h: 6232: extern volatile __bit G1ARSEN @ (((unsigned) &CWG1CON2)*8) + 6;
[; ;pic16f1507.h: 6234: extern volatile __bit G1ASDLA0 @ (((unsigned) &CWG1CON1)*8) + 4;
[; ;pic16f1507.h: 6236: extern volatile __bit G1ASDLA1 @ (((unsigned) &CWG1CON1)*8) + 5;
[; ;pic16f1507.h: 6238: extern volatile __bit G1ASDLB0 @ (((unsigned) &CWG1CON1)*8) + 6;
[; ;pic16f1507.h: 6240: extern volatile __bit G1ASDLB1 @ (((unsigned) &CWG1CON1)*8) + 7;
[; ;pic16f1507.h: 6242: extern volatile __bit G1ASDSCLC2 @ (((unsigned) &CWG1CON2)*8) + 0;
[; ;pic16f1507.h: 6244: extern volatile __bit G1ASDSFLT @ (((unsigned) &CWG1CON2)*8) + 1;
[; ;pic16f1507.h: 6246: extern volatile __bit G1ASE @ (((unsigned) &CWG1CON2)*8) + 7;
[; ;pic16f1507.h: 6248: extern volatile __bit G1CS0 @ (((unsigned) &CWG1CON0)*8) + 0;
[; ;pic16f1507.h: 6250: extern volatile __bit G1EN @ (((unsigned) &CWG1CON0)*8) + 7;
[; ;pic16f1507.h: 6252: extern volatile __bit G1IS0 @ (((unsigned) &CWG1CON1)*8) + 0;
[; ;pic16f1507.h: 6254: extern volatile __bit G1IS1 @ (((unsigned) &CWG1CON1)*8) + 1;
[; ;pic16f1507.h: 6256: extern volatile __bit G1IS2 @ (((unsigned) &CWG1CON1)*8) + 2;
[; ;pic16f1507.h: 6258: extern volatile __bit G1OEA @ (((unsigned) &CWG1CON0)*8) + 5;
[; ;pic16f1507.h: 6260: extern volatile __bit G1OEB @ (((unsigned) &CWG1CON0)*8) + 6;
[; ;pic16f1507.h: 6262: extern volatile __bit G1POLA @ (((unsigned) &CWG1CON0)*8) + 3;
[; ;pic16f1507.h: 6264: extern volatile __bit G1POLB @ (((unsigned) &CWG1CON0)*8) + 4;
[; ;pic16f1507.h: 6266: extern volatile __bit GIE @ (((unsigned) &INTCON)*8) + 7;
[; ;pic16f1507.h: 6268: extern volatile __bit GO @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic16f1507.h: 6270: extern volatile __bit GO_nDONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic16f1507.h: 6272: extern volatile __bit HFIOFR @ (((unsigned) &OSCSTAT)*8) + 4;
[; ;pic16f1507.h: 6274: extern volatile __bit HFIOFS @ (((unsigned) &OSCSTAT)*8) + 0;
[; ;pic16f1507.h: 6276: extern volatile __bit INTE @ (((unsigned) &INTCON)*8) + 4;
[; ;pic16f1507.h: 6278: extern volatile __bit INTEDG @ (((unsigned) &OPTION_REG)*8) + 6;
[; ;pic16f1507.h: 6280: extern volatile __bit INTF @ (((unsigned) &INTCON)*8) + 1;
[; ;pic16f1507.h: 6282: extern volatile __bit IOCAF0 @ (((unsigned) &IOCAF)*8) + 0;
[; ;pic16f1507.h: 6284: extern volatile __bit IOCAF1 @ (((unsigned) &IOCAF)*8) + 1;
[; ;pic16f1507.h: 6286: extern volatile __bit IOCAF2 @ (((unsigned) &IOCAF)*8) + 2;
[; ;pic16f1507.h: 6288: extern volatile __bit IOCAF3 @ (((unsigned) &IOCAF)*8) + 3;
[; ;pic16f1507.h: 6290: extern volatile __bit IOCAF4 @ (((unsigned) &IOCAF)*8) + 4;
[; ;pic16f1507.h: 6292: extern volatile __bit IOCAF5 @ (((unsigned) &IOCAF)*8) + 5;
[; ;pic16f1507.h: 6294: extern volatile __bit IOCAN0 @ (((unsigned) &IOCAN)*8) + 0;
[; ;pic16f1507.h: 6296: extern volatile __bit IOCAN1 @ (((unsigned) &IOCAN)*8) + 1;
[; ;pic16f1507.h: 6298: extern volatile __bit IOCAN2 @ (((unsigned) &IOCAN)*8) + 2;
[; ;pic16f1507.h: 6300: extern volatile __bit IOCAN3 @ (((unsigned) &IOCAN)*8) + 3;
[; ;pic16f1507.h: 6302: extern volatile __bit IOCAN4 @ (((unsigned) &IOCAN)*8) + 4;
[; ;pic16f1507.h: 6304: extern volatile __bit IOCAN5 @ (((unsigned) &IOCAN)*8) + 5;
[; ;pic16f1507.h: 6306: extern volatile __bit IOCAP0 @ (((unsigned) &IOCAP)*8) + 0;
[; ;pic16f1507.h: 6308: extern volatile __bit IOCAP1 @ (((unsigned) &IOCAP)*8) + 1;
[; ;pic16f1507.h: 6310: extern volatile __bit IOCAP2 @ (((unsigned) &IOCAP)*8) + 2;
[; ;pic16f1507.h: 6312: extern volatile __bit IOCAP3 @ (((unsigned) &IOCAP)*8) + 3;
[; ;pic16f1507.h: 6314: extern volatile __bit IOCAP4 @ (((unsigned) &IOCAP)*8) + 4;
[; ;pic16f1507.h: 6316: extern volatile __bit IOCAP5 @ (((unsigned) &IOCAP)*8) + 5;
[; ;pic16f1507.h: 6318: extern volatile __bit IOCBF4 @ (((unsigned) &IOCBF)*8) + 4;
[; ;pic16f1507.h: 6320: extern volatile __bit IOCBF5 @ (((unsigned) &IOCBF)*8) + 5;
[; ;pic16f1507.h: 6322: extern volatile __bit IOCBF6 @ (((unsigned) &IOCBF)*8) + 6;
[; ;pic16f1507.h: 6324: extern volatile __bit IOCBF7 @ (((unsigned) &IOCBF)*8) + 7;
[; ;pic16f1507.h: 6326: extern volatile __bit IOCBN4 @ (((unsigned) &IOCBN)*8) + 4;
[; ;pic16f1507.h: 6328: extern volatile __bit IOCBN5 @ (((unsigned) &IOCBN)*8) + 5;
[; ;pic16f1507.h: 6330: extern volatile __bit IOCBN6 @ (((unsigned) &IOCBN)*8) + 6;
[; ;pic16f1507.h: 6332: extern volatile __bit IOCBN7 @ (((unsigned) &IOCBN)*8) + 7;
[; ;pic16f1507.h: 6334: extern volatile __bit IOCBP4 @ (((unsigned) &IOCBP)*8) + 4;
[; ;pic16f1507.h: 6336: extern volatile __bit IOCBP5 @ (((unsigned) &IOCBP)*8) + 5;
[; ;pic16f1507.h: 6338: extern volatile __bit IOCBP6 @ (((unsigned) &IOCBP)*8) + 6;
[; ;pic16f1507.h: 6340: extern volatile __bit IOCBP7 @ (((unsigned) &IOCBP)*8) + 7;
[; ;pic16f1507.h: 6342: extern volatile __bit IOCIE @ (((unsigned) &INTCON)*8) + 3;
[; ;pic16f1507.h: 6344: extern volatile __bit IOCIF @ (((unsigned) &INTCON)*8) + 0;
[; ;pic16f1507.h: 6346: extern volatile __bit IRCF0 @ (((unsigned) &OSCCON)*8) + 3;
[; ;pic16f1507.h: 6348: extern volatile __bit IRCF1 @ (((unsigned) &OSCCON)*8) + 4;
[; ;pic16f1507.h: 6350: extern volatile __bit IRCF2 @ (((unsigned) &OSCCON)*8) + 5;
[; ;pic16f1507.h: 6352: extern volatile __bit IRCF3 @ (((unsigned) &OSCCON)*8) + 6;
[; ;pic16f1507.h: 6354: extern volatile __bit LATA0 @ (((unsigned) &LATA)*8) + 0;
[; ;pic16f1507.h: 6356: extern volatile __bit LATA1 @ (((unsigned) &LATA)*8) + 1;
[; ;pic16f1507.h: 6358: extern volatile __bit LATA2 @ (((unsigned) &LATA)*8) + 2;
[; ;pic16f1507.h: 6360: extern volatile __bit LATA4 @ (((unsigned) &LATA)*8) + 4;
[; ;pic16f1507.h: 6362: extern volatile __bit LATA5 @ (((unsigned) &LATA)*8) + 5;
[; ;pic16f1507.h: 6364: extern volatile __bit LATB4 @ (((unsigned) &LATB)*8) + 4;
[; ;pic16f1507.h: 6366: extern volatile __bit LATB5 @ (((unsigned) &LATB)*8) + 5;
[; ;pic16f1507.h: 6368: extern volatile __bit LATB6 @ (((unsigned) &LATB)*8) + 6;
[; ;pic16f1507.h: 6370: extern volatile __bit LATB7 @ (((unsigned) &LATB)*8) + 7;
[; ;pic16f1507.h: 6372: extern volatile __bit LATC0 @ (((unsigned) &LATC)*8) + 0;
[; ;pic16f1507.h: 6374: extern volatile __bit LATC1 @ (((unsigned) &LATC)*8) + 1;
[; ;pic16f1507.h: 6376: extern volatile __bit LATC2 @ (((unsigned) &LATC)*8) + 2;
[; ;pic16f1507.h: 6378: extern volatile __bit LATC3 @ (((unsigned) &LATC)*8) + 3;
[; ;pic16f1507.h: 6380: extern volatile __bit LATC4 @ (((unsigned) &LATC)*8) + 4;
[; ;pic16f1507.h: 6382: extern volatile __bit LATC5 @ (((unsigned) &LATC)*8) + 5;
[; ;pic16f1507.h: 6384: extern volatile __bit LATC6 @ (((unsigned) &LATC)*8) + 6;
[; ;pic16f1507.h: 6386: extern volatile __bit LATC7 @ (((unsigned) &LATC)*8) + 7;
[; ;pic16f1507.h: 6388: extern volatile __bit LC1D1S0 @ (((unsigned) &CLC1SEL0)*8) + 0;
[; ;pic16f1507.h: 6390: extern volatile __bit LC1D1S1 @ (((unsigned) &CLC1SEL0)*8) + 1;
[; ;pic16f1507.h: 6392: extern volatile __bit LC1D1S2 @ (((unsigned) &CLC1SEL0)*8) + 2;
[; ;pic16f1507.h: 6394: extern volatile __bit LC1D2S0 @ (((unsigned) &CLC1SEL0)*8) + 4;
[; ;pic16f1507.h: 6396: extern volatile __bit LC1D2S1 @ (((unsigned) &CLC1SEL0)*8) + 5;
[; ;pic16f1507.h: 6398: extern volatile __bit LC1D2S2 @ (((unsigned) &CLC1SEL0)*8) + 6;
[; ;pic16f1507.h: 6400: extern volatile __bit LC1D3S0 @ (((unsigned) &CLC1SEL1)*8) + 0;
[; ;pic16f1507.h: 6402: extern volatile __bit LC1D3S1 @ (((unsigned) &CLC1SEL1)*8) + 1;
[; ;pic16f1507.h: 6404: extern volatile __bit LC1D3S2 @ (((unsigned) &CLC1SEL1)*8) + 2;
[; ;pic16f1507.h: 6406: extern volatile __bit LC1D4S0 @ (((unsigned) &CLC1SEL1)*8) + 4;
[; ;pic16f1507.h: 6408: extern volatile __bit LC1D4S1 @ (((unsigned) &CLC1SEL1)*8) + 5;
[; ;pic16f1507.h: 6410: extern volatile __bit LC1D4S2 @ (((unsigned) &CLC1SEL1)*8) + 6;
[; ;pic16f1507.h: 6412: extern volatile __bit LC1EN @ (((unsigned) &CLC1CON)*8) + 7;
[; ;pic16f1507.h: 6414: extern volatile __bit LC1G1D1N @ (((unsigned) &CLC1GLS0)*8) + 0;
[; ;pic16f1507.h: 6416: extern volatile __bit LC1G1D1T @ (((unsigned) &CLC1GLS0)*8) + 1;
[; ;pic16f1507.h: 6418: extern volatile __bit LC1G1D2N @ (((unsigned) &CLC1GLS0)*8) + 2;
[; ;pic16f1507.h: 6420: extern volatile __bit LC1G1D2T @ (((unsigned) &CLC1GLS0)*8) + 3;
[; ;pic16f1507.h: 6422: extern volatile __bit LC1G1D3N @ (((unsigned) &CLC1GLS0)*8) + 4;
[; ;pic16f1507.h: 6424: extern volatile __bit LC1G1D3T @ (((unsigned) &CLC1GLS0)*8) + 5;
[; ;pic16f1507.h: 6426: extern volatile __bit LC1G1D4N @ (((unsigned) &CLC1GLS0)*8) + 6;
[; ;pic16f1507.h: 6428: extern volatile __bit LC1G1D4T @ (((unsigned) &CLC1GLS0)*8) + 7;
[; ;pic16f1507.h: 6430: extern volatile __bit LC1G1POL @ (((unsigned) &CLC1POL)*8) + 0;
[; ;pic16f1507.h: 6432: extern volatile __bit LC1G2D1N @ (((unsigned) &CLC1GLS1)*8) + 0;
[; ;pic16f1507.h: 6434: extern volatile __bit LC1G2D1T @ (((unsigned) &CLC1GLS1)*8) + 1;
[; ;pic16f1507.h: 6436: extern volatile __bit LC1G2D2N @ (((unsigned) &CLC1GLS1)*8) + 2;
[; ;pic16f1507.h: 6438: extern volatile __bit LC1G2D2T @ (((unsigned) &CLC1GLS1)*8) + 3;
[; ;pic16f1507.h: 6440: extern volatile __bit LC1G2D3N @ (((unsigned) &CLC1GLS1)*8) + 4;
[; ;pic16f1507.h: 6442: extern volatile __bit LC1G2D3T @ (((unsigned) &CLC1GLS1)*8) + 5;
[; ;pic16f1507.h: 6444: extern volatile __bit LC1G2D4N @ (((unsigned) &CLC1GLS1)*8) + 6;
[; ;pic16f1507.h: 6446: extern volatile __bit LC1G2D4T @ (((unsigned) &CLC1GLS1)*8) + 7;
[; ;pic16f1507.h: 6448: extern volatile __bit LC1G2POL @ (((unsigned) &CLC1POL)*8) + 1;
[; ;pic16f1507.h: 6450: extern volatile __bit LC1G3D1N @ (((unsigned) &CLC1GLS2)*8) + 0;
[; ;pic16f1507.h: 6452: extern volatile __bit LC1G3D1T @ (((unsigned) &CLC1GLS2)*8) + 1;
[; ;pic16f1507.h: 6454: extern volatile __bit LC1G3D2N @ (((unsigned) &CLC1GLS2)*8) + 2;
[; ;pic16f1507.h: 6456: extern volatile __bit LC1G3D2T @ (((unsigned) &CLC1GLS2)*8) + 3;
[; ;pic16f1507.h: 6458: extern volatile __bit LC1G3D3N @ (((unsigned) &CLC1GLS2)*8) + 4;
[; ;pic16f1507.h: 6460: extern volatile __bit LC1G3D3T @ (((unsigned) &CLC1GLS2)*8) + 5;
[; ;pic16f1507.h: 6462: extern volatile __bit LC1G3D4N @ (((unsigned) &CLC1GLS2)*8) + 6;
[; ;pic16f1507.h: 6464: extern volatile __bit LC1G3D4T @ (((unsigned) &CLC1GLS2)*8) + 7;
[; ;pic16f1507.h: 6466: extern volatile __bit LC1G3POL @ (((unsigned) &CLC1POL)*8) + 2;
[; ;pic16f1507.h: 6468: extern volatile __bit LC1G4D1N @ (((unsigned) &CLC1GLS3)*8) + 0;
[; ;pic16f1507.h: 6470: extern volatile __bit LC1G4D1T @ (((unsigned) &CLC1GLS3)*8) + 1;
[; ;pic16f1507.h: 6472: extern volatile __bit LC1G4D2N @ (((unsigned) &CLC1GLS3)*8) + 2;
[; ;pic16f1507.h: 6474: extern volatile __bit LC1G4D2T @ (((unsigned) &CLC1GLS3)*8) + 3;
[; ;pic16f1507.h: 6476: extern volatile __bit LC1G4D3N @ (((unsigned) &CLC1GLS3)*8) + 4;
[; ;pic16f1507.h: 6478: extern volatile __bit LC1G4D3T @ (((unsigned) &CLC1GLS3)*8) + 5;
[; ;pic16f1507.h: 6480: extern volatile __bit LC1G4D4N @ (((unsigned) &CLC1GLS3)*8) + 6;
[; ;pic16f1507.h: 6482: extern volatile __bit LC1G4D4T @ (((unsigned) &CLC1GLS3)*8) + 7;
[; ;pic16f1507.h: 6484: extern volatile __bit LC1G4POL @ (((unsigned) &CLC1POL)*8) + 3;
[; ;pic16f1507.h: 6486: extern volatile __bit LC1INTN @ (((unsigned) &CLC1CON)*8) + 3;
[; ;pic16f1507.h: 6488: extern volatile __bit LC1INTP @ (((unsigned) &CLC1CON)*8) + 4;
[; ;pic16f1507.h: 6490: extern volatile __bit LC1MODE0 @ (((unsigned) &CLC1CON)*8) + 0;
[; ;pic16f1507.h: 6492: extern volatile __bit LC1MODE1 @ (((unsigned) &CLC1CON)*8) + 1;
[; ;pic16f1507.h: 6494: extern volatile __bit LC1MODE2 @ (((unsigned) &CLC1CON)*8) + 2;
[; ;pic16f1507.h: 6496: extern volatile __bit LC1OE @ (((unsigned) &CLC1CON)*8) + 6;
[; ;pic16f1507.h: 6498: extern volatile __bit LC1OUT @ (((unsigned) &CLC1CON)*8) + 5;
[; ;pic16f1507.h: 6500: extern volatile __bit LC1POL @ (((unsigned) &CLC1POL)*8) + 7;
[; ;pic16f1507.h: 6502: extern volatile __bit LC2D1S0 @ (((unsigned) &CLC2SEL0)*8) + 0;
[; ;pic16f1507.h: 6504: extern volatile __bit LC2D1S1 @ (((unsigned) &CLC2SEL0)*8) + 1;
[; ;pic16f1507.h: 6506: extern volatile __bit LC2D1S2 @ (((unsigned) &CLC2SEL0)*8) + 2;
[; ;pic16f1507.h: 6508: extern volatile __bit LC2D2S0 @ (((unsigned) &CLC2SEL0)*8) + 4;
[; ;pic16f1507.h: 6510: extern volatile __bit LC2D2S1 @ (((unsigned) &CLC2SEL0)*8) + 5;
[; ;pic16f1507.h: 6512: extern volatile __bit LC2D2S2 @ (((unsigned) &CLC2SEL0)*8) + 6;
[; ;pic16f1507.h: 6514: extern volatile __bit LC2D3S0 @ (((unsigned) &CLC2SEL1)*8) + 0;
[; ;pic16f1507.h: 6516: extern volatile __bit LC2D3S1 @ (((unsigned) &CLC2SEL1)*8) + 1;
[; ;pic16f1507.h: 6518: extern volatile __bit LC2D3S2 @ (((unsigned) &CLC2SEL1)*8) + 2;
[; ;pic16f1507.h: 6520: extern volatile __bit LC2D4S0 @ (((unsigned) &CLC2SEL1)*8) + 4;
[; ;pic16f1507.h: 6522: extern volatile __bit LC2D4S1 @ (((unsigned) &CLC2SEL1)*8) + 5;
[; ;pic16f1507.h: 6524: extern volatile __bit LC2D4S2 @ (((unsigned) &CLC2SEL1)*8) + 6;
[; ;pic16f1507.h: 6526: extern volatile __bit LC2EN @ (((unsigned) &CLC2CON)*8) + 7;
[; ;pic16f1507.h: 6528: extern volatile __bit LC2G1D1N @ (((unsigned) &CLC2GLS0)*8) + 0;
[; ;pic16f1507.h: 6530: extern volatile __bit LC2G1D1T @ (((unsigned) &CLC2GLS0)*8) + 1;
[; ;pic16f1507.h: 6532: extern volatile __bit LC2G1D2N @ (((unsigned) &CLC2GLS0)*8) + 2;
[; ;pic16f1507.h: 6534: extern volatile __bit LC2G1D2T @ (((unsigned) &CLC2GLS0)*8) + 3;
[; ;pic16f1507.h: 6536: extern volatile __bit LC2G1D3N @ (((unsigned) &CLC2GLS0)*8) + 4;
[; ;pic16f1507.h: 6538: extern volatile __bit LC2G1D3T @ (((unsigned) &CLC2GLS0)*8) + 5;
[; ;pic16f1507.h: 6540: extern volatile __bit LC2G1D4N @ (((unsigned) &CLC2GLS0)*8) + 6;
[; ;pic16f1507.h: 6542: extern volatile __bit LC2G1D4T @ (((unsigned) &CLC2GLS0)*8) + 7;
[; ;pic16f1507.h: 6544: extern volatile __bit LC2G1POL @ (((unsigned) &CLC2POL)*8) + 0;
[; ;pic16f1507.h: 6546: extern volatile __bit LC2G2D1N @ (((unsigned) &CLC2GLS1)*8) + 0;
[; ;pic16f1507.h: 6548: extern volatile __bit LC2G2D1T @ (((unsigned) &CLC2GLS1)*8) + 1;
[; ;pic16f1507.h: 6550: extern volatile __bit LC2G2D2N @ (((unsigned) &CLC2GLS1)*8) + 2;
[; ;pic16f1507.h: 6552: extern volatile __bit LC2G2D2T @ (((unsigned) &CLC2GLS1)*8) + 3;
[; ;pic16f1507.h: 6554: extern volatile __bit LC2G2D3N @ (((unsigned) &CLC2GLS1)*8) + 4;
[; ;pic16f1507.h: 6556: extern volatile __bit LC2G2D3T @ (((unsigned) &CLC2GLS1)*8) + 5;
[; ;pic16f1507.h: 6558: extern volatile __bit LC2G2D4N @ (((unsigned) &CLC2GLS1)*8) + 6;
[; ;pic16f1507.h: 6560: extern volatile __bit LC2G2D4T @ (((unsigned) &CLC2GLS1)*8) + 7;
[; ;pic16f1507.h: 6562: extern volatile __bit LC2G2POL @ (((unsigned) &CLC2POL)*8) + 1;
[; ;pic16f1507.h: 6564: extern volatile __bit LC2G3D1N @ (((unsigned) &CLC2GLS2)*8) + 0;
[; ;pic16f1507.h: 6566: extern volatile __bit LC2G3D1T @ (((unsigned) &CLC2GLS2)*8) + 1;
[; ;pic16f1507.h: 6568: extern volatile __bit LC2G3D2N @ (((unsigned) &CLC2GLS2)*8) + 2;
[; ;pic16f1507.h: 6570: extern volatile __bit LC2G3D2T @ (((unsigned) &CLC2GLS2)*8) + 3;
[; ;pic16f1507.h: 6572: extern volatile __bit LC2G3D3N @ (((unsigned) &CLC2GLS2)*8) + 4;
[; ;pic16f1507.h: 6574: extern volatile __bit LC2G3D3T @ (((unsigned) &CLC2GLS2)*8) + 5;
[; ;pic16f1507.h: 6576: extern volatile __bit LC2G3D4N @ (((unsigned) &CLC2GLS2)*8) + 6;
[; ;pic16f1507.h: 6578: extern volatile __bit LC2G3D4T @ (((unsigned) &CLC2GLS2)*8) + 7;
[; ;pic16f1507.h: 6580: extern volatile __bit LC2G3POL @ (((unsigned) &CLC2POL)*8) + 2;
[; ;pic16f1507.h: 6582: extern volatile __bit LC2G4D1N @ (((unsigned) &CLC2GLS3)*8) + 0;
[; ;pic16f1507.h: 6584: extern volatile __bit LC2G4D1T @ (((unsigned) &CLC2GLS3)*8) + 1;
[; ;pic16f1507.h: 6586: extern volatile __bit LC2G4D2N @ (((unsigned) &CLC2GLS3)*8) + 2;
[; ;pic16f1507.h: 6588: extern volatile __bit LC2G4D2T @ (((unsigned) &CLC2GLS3)*8) + 3;
[; ;pic16f1507.h: 6590: extern volatile __bit LC2G4D3N @ (((unsigned) &CLC2GLS3)*8) + 4;
[; ;pic16f1507.h: 6592: extern volatile __bit LC2G4D3T @ (((unsigned) &CLC2GLS3)*8) + 5;
[; ;pic16f1507.h: 6594: extern volatile __bit LC2G4D4N @ (((unsigned) &CLC2GLS3)*8) + 6;
[; ;pic16f1507.h: 6596: extern volatile __bit LC2G4D4T @ (((unsigned) &CLC2GLS3)*8) + 7;
[; ;pic16f1507.h: 6598: extern volatile __bit LC2G4POL @ (((unsigned) &CLC2POL)*8) + 3;
[; ;pic16f1507.h: 6600: extern volatile __bit LC2INTN @ (((unsigned) &CLC2CON)*8) + 3;
[; ;pic16f1507.h: 6602: extern volatile __bit LC2INTP @ (((unsigned) &CLC2CON)*8) + 4;
[; ;pic16f1507.h: 6604: extern volatile __bit LC2MODE0 @ (((unsigned) &CLC2CON)*8) + 0;
[; ;pic16f1507.h: 6606: extern volatile __bit LC2MODE1 @ (((unsigned) &CLC2CON)*8) + 1;
[; ;pic16f1507.h: 6608: extern volatile __bit LC2MODE2 @ (((unsigned) &CLC2CON)*8) + 2;
[; ;pic16f1507.h: 6610: extern volatile __bit LC2OE @ (((unsigned) &CLC2CON)*8) + 6;
[; ;pic16f1507.h: 6612: extern volatile __bit LC2OUT @ (((unsigned) &CLC2CON)*8) + 5;
[; ;pic16f1507.h: 6614: extern volatile __bit LC2POL @ (((unsigned) &CLC2POL)*8) + 7;
[; ;pic16f1507.h: 6616: extern volatile __bit LFIOFR @ (((unsigned) &OSCSTAT)*8) + 1;
[; ;pic16f1507.h: 6618: extern volatile __bit LWLO @ (((unsigned) &PMCON1)*8) + 5;
[; ;pic16f1507.h: 6620: extern volatile __bit MCLC1OUT @ (((unsigned) &CLCDATA)*8) + 0;
[; ;pic16f1507.h: 6622: extern volatile __bit MCLC2OUT @ (((unsigned) &CLCDATA)*8) + 1;
[; ;pic16f1507.h: 6624: extern volatile __bit N1CKS0 @ (((unsigned) &NCO1CLK)*8) + 0;
[; ;pic16f1507.h: 6626: extern volatile __bit N1CKS1 @ (((unsigned) &NCO1CLK)*8) + 1;
[; ;pic16f1507.h: 6628: extern volatile __bit N1EN @ (((unsigned) &NCO1CON)*8) + 7;
[; ;pic16f1507.h: 6630: extern volatile __bit N1OE @ (((unsigned) &NCO1CON)*8) + 6;
[; ;pic16f1507.h: 6632: extern volatile __bit N1OUT @ (((unsigned) &NCO1CON)*8) + 5;
[; ;pic16f1507.h: 6634: extern volatile __bit N1PFM @ (((unsigned) &NCO1CON)*8) + 0;
[; ;pic16f1507.h: 6636: extern volatile __bit N1POL @ (((unsigned) &NCO1CON)*8) + 4;
[; ;pic16f1507.h: 6638: extern volatile __bit N1PWS0 @ (((unsigned) &NCO1CLK)*8) + 5;
[; ;pic16f1507.h: 6640: extern volatile __bit N1PWS1 @ (((unsigned) &NCO1CLK)*8) + 6;
[; ;pic16f1507.h: 6642: extern volatile __bit N1PWS2 @ (((unsigned) &NCO1CLK)*8) + 7;
[; ;pic16f1507.h: 6644: extern volatile __bit NCO1ACC0 @ (((unsigned) &NCO1ACCL)*8) + 0;
[; ;pic16f1507.h: 6646: extern volatile __bit NCO1ACC1 @ (((unsigned) &NCO1ACCL)*8) + 1;
[; ;pic16f1507.h: 6648: extern volatile __bit NCO1ACC10 @ (((unsigned) &NCO1ACCH)*8) + 2;
[; ;pic16f1507.h: 6650: extern volatile __bit NCO1ACC11 @ (((unsigned) &NCO1ACCH)*8) + 3;
[; ;pic16f1507.h: 6652: extern volatile __bit NCO1ACC12 @ (((unsigned) &NCO1ACCH)*8) + 4;
[; ;pic16f1507.h: 6654: extern volatile __bit NCO1ACC13 @ (((unsigned) &NCO1ACCH)*8) + 5;
[; ;pic16f1507.h: 6656: extern volatile __bit NCO1ACC14 @ (((unsigned) &NCO1ACCH)*8) + 6;
[; ;pic16f1507.h: 6658: extern volatile __bit NCO1ACC15 @ (((unsigned) &NCO1ACCH)*8) + 7;
[; ;pic16f1507.h: 6660: extern volatile __bit NCO1ACC16 @ (((unsigned) &NCO1ACCU)*8) + 0;
[; ;pic16f1507.h: 6662: extern volatile __bit NCO1ACC17 @ (((unsigned) &NCO1ACCU)*8) + 1;
[; ;pic16f1507.h: 6664: extern volatile __bit NCO1ACC18 @ (((unsigned) &NCO1ACCU)*8) + 2;
[; ;pic16f1507.h: 6666: extern volatile __bit NCO1ACC19 @ (((unsigned) &NCO1ACCU)*8) + 3;
[; ;pic16f1507.h: 6668: extern volatile __bit NCO1ACC2 @ (((unsigned) &NCO1ACCL)*8) + 2;
[; ;pic16f1507.h: 6670: extern volatile __bit NCO1ACC3 @ (((unsigned) &NCO1ACCL)*8) + 3;
[; ;pic16f1507.h: 6672: extern volatile __bit NCO1ACC4 @ (((unsigned) &NCO1ACCL)*8) + 4;
[; ;pic16f1507.h: 6674: extern volatile __bit NCO1ACC5 @ (((unsigned) &NCO1ACCL)*8) + 5;
[; ;pic16f1507.h: 6676: extern volatile __bit NCO1ACC6 @ (((unsigned) &NCO1ACCL)*8) + 6;
[; ;pic16f1507.h: 6678: extern volatile __bit NCO1ACC7 @ (((unsigned) &NCO1ACCL)*8) + 7;
[; ;pic16f1507.h: 6680: extern volatile __bit NCO1ACC8 @ (((unsigned) &NCO1ACCH)*8) + 0;
[; ;pic16f1507.h: 6682: extern volatile __bit NCO1ACC9 @ (((unsigned) &NCO1ACCH)*8) + 1;
[; ;pic16f1507.h: 6684: extern volatile __bit NCO1IE @ (((unsigned) &PIE2)*8) + 2;
[; ;pic16f1507.h: 6686: extern volatile __bit NCO1IF @ (((unsigned) &PIR2)*8) + 2;
[; ;pic16f1507.h: 6688: extern volatile __bit NCO1INC0 @ (((unsigned) &NCO1INCL)*8) + 0;
[; ;pic16f1507.h: 6690: extern volatile __bit NCO1INC1 @ (((unsigned) &NCO1INCL)*8) + 1;
[; ;pic16f1507.h: 6692: extern volatile __bit NCO1INC10 @ (((unsigned) &NCO1INCH)*8) + 2;
[; ;pic16f1507.h: 6694: extern volatile __bit NCO1INC11 @ (((unsigned) &NCO1INCH)*8) + 3;
[; ;pic16f1507.h: 6696: extern volatile __bit NCO1INC12 @ (((unsigned) &NCO1INCH)*8) + 4;
[; ;pic16f1507.h: 6698: extern volatile __bit NCO1INC13 @ (((unsigned) &NCO1INCH)*8) + 5;
[; ;pic16f1507.h: 6700: extern volatile __bit NCO1INC14 @ (((unsigned) &NCO1INCH)*8) + 6;
[; ;pic16f1507.h: 6702: extern volatile __bit NCO1INC15 @ (((unsigned) &NCO1INCH)*8) + 7;
[; ;pic16f1507.h: 6704: extern volatile __bit NCO1INC2 @ (((unsigned) &NCO1INCL)*8) + 2;
[; ;pic16f1507.h: 6706: extern volatile __bit NCO1INC3 @ (((unsigned) &NCO1INCL)*8) + 3;
[; ;pic16f1507.h: 6708: extern volatile __bit NCO1INC4 @ (((unsigned) &NCO1INCL)*8) + 4;
[; ;pic16f1507.h: 6710: extern volatile __bit NCO1INC5 @ (((unsigned) &NCO1INCL)*8) + 5;
[; ;pic16f1507.h: 6712: extern volatile __bit NCO1INC6 @ (((unsigned) &NCO1INCL)*8) + 6;
[; ;pic16f1507.h: 6714: extern volatile __bit NCO1INC7 @ (((unsigned) &NCO1INCL)*8) + 7;
[; ;pic16f1507.h: 6716: extern volatile __bit NCO1INC8 @ (((unsigned) &NCO1INCH)*8) + 0;
[; ;pic16f1507.h: 6718: extern volatile __bit NCO1INC9 @ (((unsigned) &NCO1INCH)*8) + 1;
[; ;pic16f1507.h: 6720: extern volatile __bit NCO1SEL @ (((unsigned) &APFCON)*8) + 0;
[; ;pic16f1507.h: 6722: extern volatile __bit OSTS @ (((unsigned) &OSCSTAT)*8) + 5;
[; ;pic16f1507.h: 6724: extern volatile __bit PEIE @ (((unsigned) &INTCON)*8) + 6;
[; ;pic16f1507.h: 6726: extern volatile __bit PS0 @ (((unsigned) &OPTION_REG)*8) + 0;
[; ;pic16f1507.h: 6728: extern volatile __bit PS1 @ (((unsigned) &OPTION_REG)*8) + 1;
[; ;pic16f1507.h: 6730: extern volatile __bit PS2 @ (((unsigned) &OPTION_REG)*8) + 2;
[; ;pic16f1507.h: 6732: extern volatile __bit PSA @ (((unsigned) &OPTION_REG)*8) + 3;
[; ;pic16f1507.h: 6734: extern volatile __bit PWM1DCH0 @ (((unsigned) &PWM1DCH)*8) + 0;
[; ;pic16f1507.h: 6736: extern volatile __bit PWM1DCH1 @ (((unsigned) &PWM1DCH)*8) + 1;
[; ;pic16f1507.h: 6738: extern volatile __bit PWM1DCH2 @ (((unsigned) &PWM1DCH)*8) + 2;
[; ;pic16f1507.h: 6740: extern volatile __bit PWM1DCH3 @ (((unsigned) &PWM1DCH)*8) + 3;
[; ;pic16f1507.h: 6742: extern volatile __bit PWM1DCH4 @ (((unsigned) &PWM1DCH)*8) + 4;
[; ;pic16f1507.h: 6744: extern volatile __bit PWM1DCH5 @ (((unsigned) &PWM1DCH)*8) + 5;
[; ;pic16f1507.h: 6746: extern volatile __bit PWM1DCH6 @ (((unsigned) &PWM1DCH)*8) + 6;
[; ;pic16f1507.h: 6748: extern volatile __bit PWM1DCH7 @ (((unsigned) &PWM1DCH)*8) + 7;
[; ;pic16f1507.h: 6750: extern volatile __bit PWM1DCL0 @ (((unsigned) &PWM1DCL)*8) + 6;
[; ;pic16f1507.h: 6752: extern volatile __bit PWM1DCL1 @ (((unsigned) &PWM1DCL)*8) + 7;
[; ;pic16f1507.h: 6754: extern volatile __bit PWM1EN @ (((unsigned) &PWM1CON)*8) + 7;
[; ;pic16f1507.h: 6756: extern volatile __bit PWM1OE @ (((unsigned) &PWM1CON)*8) + 6;
[; ;pic16f1507.h: 6758: extern volatile __bit PWM1OUT @ (((unsigned) &PWM1CON)*8) + 5;
[; ;pic16f1507.h: 6760: extern volatile __bit PWM1POL @ (((unsigned) &PWM1CON)*8) + 4;
[; ;pic16f1507.h: 6762: extern volatile __bit PWM2DCH0 @ (((unsigned) &PWM2DCH)*8) + 0;
[; ;pic16f1507.h: 6764: extern volatile __bit PWM2DCH1 @ (((unsigned) &PWM2DCH)*8) + 1;
[; ;pic16f1507.h: 6766: extern volatile __bit PWM2DCH2 @ (((unsigned) &PWM2DCH)*8) + 2;
[; ;pic16f1507.h: 6768: extern volatile __bit PWM2DCH3 @ (((unsigned) &PWM2DCH)*8) + 3;
[; ;pic16f1507.h: 6770: extern volatile __bit PWM2DCH4 @ (((unsigned) &PWM2DCH)*8) + 4;
[; ;pic16f1507.h: 6772: extern volatile __bit PWM2DCH5 @ (((unsigned) &PWM2DCH)*8) + 5;
[; ;pic16f1507.h: 6774: extern volatile __bit PWM2DCH6 @ (((unsigned) &PWM2DCH)*8) + 6;
[; ;pic16f1507.h: 6776: extern volatile __bit PWM2DCH7 @ (((unsigned) &PWM2DCH)*8) + 7;
[; ;pic16f1507.h: 6778: extern volatile __bit PWM2DCL0 @ (((unsigned) &PWM2DCL)*8) + 6;
[; ;pic16f1507.h: 6780: extern volatile __bit PWM2DCL1 @ (((unsigned) &PWM2DCL)*8) + 7;
[; ;pic16f1507.h: 6782: extern volatile __bit PWM2EN @ (((unsigned) &PWM2CON)*8) + 7;
[; ;pic16f1507.h: 6784: extern volatile __bit PWM2OE @ (((unsigned) &PWM2CON)*8) + 6;
[; ;pic16f1507.h: 6786: extern volatile __bit PWM2OUT @ (((unsigned) &PWM2CON)*8) + 5;
[; ;pic16f1507.h: 6788: extern volatile __bit PWM2POL @ (((unsigned) &PWM2CON)*8) + 4;
[; ;pic16f1507.h: 6790: extern volatile __bit PWM3DCH0 @ (((unsigned) &PWM3DCH)*8) + 0;
[; ;pic16f1507.h: 6792: extern volatile __bit PWM3DCH1 @ (((unsigned) &PWM3DCH)*8) + 1;
[; ;pic16f1507.h: 6794: extern volatile __bit PWM3DCH2 @ (((unsigned) &PWM3DCH)*8) + 2;
[; ;pic16f1507.h: 6796: extern volatile __bit PWM3DCH3 @ (((unsigned) &PWM3DCH)*8) + 3;
[; ;pic16f1507.h: 6798: extern volatile __bit PWM3DCH4 @ (((unsigned) &PWM3DCH)*8) + 4;
[; ;pic16f1507.h: 6800: extern volatile __bit PWM3DCH5 @ (((unsigned) &PWM3DCH)*8) + 5;
[; ;pic16f1507.h: 6802: extern volatile __bit PWM3DCH6 @ (((unsigned) &PWM3DCH)*8) + 6;
[; ;pic16f1507.h: 6804: extern volatile __bit PWM3DCH7 @ (((unsigned) &PWM3DCH)*8) + 7;
[; ;pic16f1507.h: 6806: extern volatile __bit PWM3DCL0 @ (((unsigned) &PWM3DCL)*8) + 6;
[; ;pic16f1507.h: 6808: extern volatile __bit PWM3DCL1 @ (((unsigned) &PWM3DCL)*8) + 7;
[; ;pic16f1507.h: 6810: extern volatile __bit PWM3EN @ (((unsigned) &PWM3CON)*8) + 7;
[; ;pic16f1507.h: 6812: extern volatile __bit PWM3OE @ (((unsigned) &PWM3CON)*8) + 6;
[; ;pic16f1507.h: 6814: extern volatile __bit PWM3OUT @ (((unsigned) &PWM3CON)*8) + 5;
[; ;pic16f1507.h: 6816: extern volatile __bit PWM3POL @ (((unsigned) &PWM3CON)*8) + 4;
[; ;pic16f1507.h: 6818: extern volatile __bit PWM4DCH0 @ (((unsigned) &PWM4DCH)*8) + 0;
[; ;pic16f1507.h: 6820: extern volatile __bit PWM4DCH1 @ (((unsigned) &PWM4DCH)*8) + 1;
[; ;pic16f1507.h: 6822: extern volatile __bit PWM4DCH2 @ (((unsigned) &PWM4DCH)*8) + 2;
[; ;pic16f1507.h: 6824: extern volatile __bit PWM4DCH3 @ (((unsigned) &PWM4DCH)*8) + 3;
[; ;pic16f1507.h: 6826: extern volatile __bit PWM4DCH4 @ (((unsigned) &PWM4DCH)*8) + 4;
[; ;pic16f1507.h: 6828: extern volatile __bit PWM4DCH5 @ (((unsigned) &PWM4DCH)*8) + 5;
[; ;pic16f1507.h: 6830: extern volatile __bit PWM4DCH6 @ (((unsigned) &PWM4DCH)*8) + 6;
[; ;pic16f1507.h: 6832: extern volatile __bit PWM4DCH7 @ (((unsigned) &PWM4DCH)*8) + 7;
[; ;pic16f1507.h: 6834: extern volatile __bit PWM4DCL0 @ (((unsigned) &PWM4DCL)*8) + 6;
[; ;pic16f1507.h: 6836: extern volatile __bit PWM4DCL1 @ (((unsigned) &PWM4DCL)*8) + 7;
[; ;pic16f1507.h: 6838: extern volatile __bit PWM4EN @ (((unsigned) &PWM4CON)*8) + 7;
[; ;pic16f1507.h: 6840: extern volatile __bit PWM4OE @ (((unsigned) &PWM4CON)*8) + 6;
[; ;pic16f1507.h: 6842: extern volatile __bit PWM4OUT @ (((unsigned) &PWM4CON)*8) + 5;
[; ;pic16f1507.h: 6844: extern volatile __bit PWM4POL @ (((unsigned) &PWM4CON)*8) + 4;
[; ;pic16f1507.h: 6846: extern volatile __bit RA0 @ (((unsigned) &PORTA)*8) + 0;
[; ;pic16f1507.h: 6848: extern volatile __bit RA1 @ (((unsigned) &PORTA)*8) + 1;
[; ;pic16f1507.h: 6850: extern volatile __bit RA2 @ (((unsigned) &PORTA)*8) + 2;
[; ;pic16f1507.h: 6852: extern volatile __bit RA3 @ (((unsigned) &PORTA)*8) + 3;
[; ;pic16f1507.h: 6854: extern volatile __bit RA4 @ (((unsigned) &PORTA)*8) + 4;
[; ;pic16f1507.h: 6856: extern volatile __bit RA5 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic16f1507.h: 6858: extern volatile __bit RB4 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic16f1507.h: 6860: extern volatile __bit RB5 @ (((unsigned) &PORTB)*8) + 5;
[; ;pic16f1507.h: 6862: extern volatile __bit RB6 @ (((unsigned) &PORTB)*8) + 6;
[; ;pic16f1507.h: 6864: extern volatile __bit RB7 @ (((unsigned) &PORTB)*8) + 7;
[; ;pic16f1507.h: 6866: extern volatile __bit RC0 @ (((unsigned) &PORTC)*8) + 0;
[; ;pic16f1507.h: 6868: extern volatile __bit RC1 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic16f1507.h: 6870: extern volatile __bit RC2 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic16f1507.h: 6872: extern volatile __bit RC3 @ (((unsigned) &PORTC)*8) + 3;
[; ;pic16f1507.h: 6874: extern volatile __bit RC4 @ (((unsigned) &PORTC)*8) + 4;
[; ;pic16f1507.h: 6876: extern volatile __bit RC5 @ (((unsigned) &PORTC)*8) + 5;
[; ;pic16f1507.h: 6878: extern volatile __bit RC6 @ (((unsigned) &PORTC)*8) + 6;
[; ;pic16f1507.h: 6880: extern volatile __bit RC7 @ (((unsigned) &PORTC)*8) + 7;
[; ;pic16f1507.h: 6882: extern volatile __bit RD @ (((unsigned) &PMCON1)*8) + 0;
[; ;pic16f1507.h: 6884: extern volatile __bit SBOREN @ (((unsigned) &BORCON)*8) + 7;
[; ;pic16f1507.h: 6886: extern volatile __bit SCS0 @ (((unsigned) &OSCCON)*8) + 0;
[; ;pic16f1507.h: 6888: extern volatile __bit SCS1 @ (((unsigned) &OSCCON)*8) + 1;
[; ;pic16f1507.h: 6890: extern volatile __bit SOSCR @ (((unsigned) &OSCSTAT)*8) + 7;
[; ;pic16f1507.h: 6892: extern volatile __bit STKOVF @ (((unsigned) &PCON)*8) + 7;
[; ;pic16f1507.h: 6894: extern volatile __bit STKUNF @ (((unsigned) &PCON)*8) + 6;
[; ;pic16f1507.h: 6896: extern volatile __bit SWDTEN @ (((unsigned) &WDTCON)*8) + 0;
[; ;pic16f1507.h: 6898: extern volatile __bit T0CS @ (((unsigned) &OPTION_REG)*8) + 5;
[; ;pic16f1507.h: 6900: extern volatile __bit T0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic16f1507.h: 6902: extern volatile __bit T0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic16f1507.h: 6904: extern volatile __bit T0SE @ (((unsigned) &OPTION_REG)*8) + 4;
[; ;pic16f1507.h: 6906: extern volatile __bit T1CKPS0 @ (((unsigned) &T1CON)*8) + 4;
[; ;pic16f1507.h: 6908: extern volatile __bit T1CKPS1 @ (((unsigned) &T1CON)*8) + 5;
[; ;pic16f1507.h: 6910: extern volatile __bit T1GGO_nDONE @ (((unsigned) &T1GCON)*8) + 3;
[; ;pic16f1507.h: 6912: extern volatile __bit T1GPOL @ (((unsigned) &T1GCON)*8) + 6;
[; ;pic16f1507.h: 6914: extern volatile __bit T1GSPM @ (((unsigned) &T1GCON)*8) + 4;
[; ;pic16f1507.h: 6916: extern volatile __bit T1GSS0 @ (((unsigned) &T1GCON)*8) + 0;
[; ;pic16f1507.h: 6918: extern volatile __bit T1GSS1 @ (((unsigned) &T1GCON)*8) + 1;
[; ;pic16f1507.h: 6920: extern volatile __bit T1GTM @ (((unsigned) &T1GCON)*8) + 5;
[; ;pic16f1507.h: 6922: extern volatile __bit T1GVAL @ (((unsigned) &T1GCON)*8) + 2;
[; ;pic16f1507.h: 6924: extern volatile __bit T1OSCEN @ (((unsigned) &T1CON)*8) + 3;
[; ;pic16f1507.h: 6926: extern volatile __bit T2CKPS0 @ (((unsigned) &T2CON)*8) + 0;
[; ;pic16f1507.h: 6928: extern volatile __bit T2CKPS1 @ (((unsigned) &T2CON)*8) + 1;
[; ;pic16f1507.h: 6930: extern volatile __bit TMR0CS @ (((unsigned) &OPTION_REG)*8) + 5;
[; ;pic16f1507.h: 6932: extern volatile __bit TMR0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic16f1507.h: 6934: extern volatile __bit TMR0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic16f1507.h: 6936: extern volatile __bit TMR0SE @ (((unsigned) &OPTION_REG)*8) + 4;
[; ;pic16f1507.h: 6938: extern volatile __bit TMR1CS0 @ (((unsigned) &T1CON)*8) + 6;
[; ;pic16f1507.h: 6940: extern volatile __bit TMR1CS1 @ (((unsigned) &T1CON)*8) + 7;
[; ;pic16f1507.h: 6942: extern volatile __bit TMR1GE @ (((unsigned) &T1GCON)*8) + 7;
[; ;pic16f1507.h: 6944: extern volatile __bit TMR1GIE @ (((unsigned) &PIE1)*8) + 7;
[; ;pic16f1507.h: 6946: extern volatile __bit TMR1GIF @ (((unsigned) &PIR1)*8) + 7;
[; ;pic16f1507.h: 6948: extern volatile __bit TMR1IE @ (((unsigned) &PIE1)*8) + 0;
[; ;pic16f1507.h: 6950: extern volatile __bit TMR1IF @ (((unsigned) &PIR1)*8) + 0;
[; ;pic16f1507.h: 6952: extern volatile __bit TMR1ON @ (((unsigned) &T1CON)*8) + 0;
[; ;pic16f1507.h: 6954: extern volatile __bit TMR2IE @ (((unsigned) &PIE1)*8) + 1;
[; ;pic16f1507.h: 6956: extern volatile __bit TMR2IF @ (((unsigned) &PIR1)*8) + 1;
[; ;pic16f1507.h: 6958: extern volatile __bit TMR2ON @ (((unsigned) &T2CON)*8) + 2;
[; ;pic16f1507.h: 6960: extern volatile __bit TOUTPS0 @ (((unsigned) &T2CON)*8) + 3;
[; ;pic16f1507.h: 6962: extern volatile __bit TOUTPS1 @ (((unsigned) &T2CON)*8) + 4;
[; ;pic16f1507.h: 6964: extern volatile __bit TOUTPS2 @ (((unsigned) &T2CON)*8) + 5;
[; ;pic16f1507.h: 6966: extern volatile __bit TOUTPS3 @ (((unsigned) &T2CON)*8) + 6;
[; ;pic16f1507.h: 6968: extern volatile __bit TRIGSEL0 @ (((unsigned) &ADCON2)*8) + 4;
[; ;pic16f1507.h: 6970: extern volatile __bit TRIGSEL1 @ (((unsigned) &ADCON2)*8) + 5;
[; ;pic16f1507.h: 6972: extern volatile __bit TRIGSEL2 @ (((unsigned) &ADCON2)*8) + 6;
[; ;pic16f1507.h: 6974: extern volatile __bit TRIGSEL3 @ (((unsigned) &ADCON2)*8) + 7;
[; ;pic16f1507.h: 6976: extern volatile __bit TRISA0 @ (((unsigned) &TRISA)*8) + 0;
[; ;pic16f1507.h: 6978: extern volatile __bit TRISA1 @ (((unsigned) &TRISA)*8) + 1;
[; ;pic16f1507.h: 6980: extern volatile __bit TRISA2 @ (((unsigned) &TRISA)*8) + 2;
[; ;pic16f1507.h: 6982: extern volatile __bit TRISA3 @ (((unsigned) &TRISA)*8) + 3;
[; ;pic16f1507.h: 6984: extern volatile __bit TRISA4 @ (((unsigned) &TRISA)*8) + 4;
[; ;pic16f1507.h: 6986: extern volatile __bit TRISA5 @ (((unsigned) &TRISA)*8) + 5;
[; ;pic16f1507.h: 6988: extern volatile __bit TRISB4 @ (((unsigned) &TRISB)*8) + 4;
[; ;pic16f1507.h: 6990: extern volatile __bit TRISB5 @ (((unsigned) &TRISB)*8) + 5;
[; ;pic16f1507.h: 6992: extern volatile __bit TRISB6 @ (((unsigned) &TRISB)*8) + 6;
[; ;pic16f1507.h: 6994: extern volatile __bit TRISB7 @ (((unsigned) &TRISB)*8) + 7;
[; ;pic16f1507.h: 6996: extern volatile __bit TRISC0 @ (((unsigned) &TRISC)*8) + 0;
[; ;pic16f1507.h: 6998: extern volatile __bit TRISC1 @ (((unsigned) &TRISC)*8) + 1;
[; ;pic16f1507.h: 7000: extern volatile __bit TRISC2 @ (((unsigned) &TRISC)*8) + 2;
[; ;pic16f1507.h: 7002: extern volatile __bit TRISC3 @ (((unsigned) &TRISC)*8) + 3;
[; ;pic16f1507.h: 7004: extern volatile __bit TRISC4 @ (((unsigned) &TRISC)*8) + 4;
[; ;pic16f1507.h: 7006: extern volatile __bit TRISC5 @ (((unsigned) &TRISC)*8) + 5;
[; ;pic16f1507.h: 7008: extern volatile __bit TRISC6 @ (((unsigned) &TRISC)*8) + 6;
[; ;pic16f1507.h: 7010: extern volatile __bit TRISC7 @ (((unsigned) &TRISC)*8) + 7;
[; ;pic16f1507.h: 7012: extern volatile __bit TSEN @ (((unsigned) &FVRCON)*8) + 5;
[; ;pic16f1507.h: 7014: extern volatile __bit TSRNG @ (((unsigned) &FVRCON)*8) + 4;
[; ;pic16f1507.h: 7016: extern volatile __bit VREGPM0 @ (((unsigned) &VREGCON)*8) + 0;
[; ;pic16f1507.h: 7018: extern volatile __bit VREGPM1 @ (((unsigned) &VREGCON)*8) + 1;
[; ;pic16f1507.h: 7020: extern volatile __bit WDTPS0 @ (((unsigned) &WDTCON)*8) + 1;
[; ;pic16f1507.h: 7022: extern volatile __bit WDTPS1 @ (((unsigned) &WDTCON)*8) + 2;
[; ;pic16f1507.h: 7024: extern volatile __bit WDTPS2 @ (((unsigned) &WDTCON)*8) + 3;
[; ;pic16f1507.h: 7026: extern volatile __bit WDTPS3 @ (((unsigned) &WDTCON)*8) + 4;
[; ;pic16f1507.h: 7028: extern volatile __bit WDTPS4 @ (((unsigned) &WDTCON)*8) + 5;
[; ;pic16f1507.h: 7030: extern volatile __bit WPUA0 @ (((unsigned) &WPUA)*8) + 0;
[; ;pic16f1507.h: 7032: extern volatile __bit WPUA1 @ (((unsigned) &WPUA)*8) + 1;
[; ;pic16f1507.h: 7034: extern volatile __bit WPUA2 @ (((unsigned) &WPUA)*8) + 2;
[; ;pic16f1507.h: 7036: extern volatile __bit WPUA3 @ (((unsigned) &WPUA)*8) + 3;
[; ;pic16f1507.h: 7038: extern volatile __bit WPUA4 @ (((unsigned) &WPUA)*8) + 4;
[; ;pic16f1507.h: 7040: extern volatile __bit WPUA5 @ (((unsigned) &WPUA)*8) + 5;
[; ;pic16f1507.h: 7042: extern volatile __bit WPUB4 @ (((unsigned) &WPUB)*8) + 4;
[; ;pic16f1507.h: 7044: extern volatile __bit WPUB5 @ (((unsigned) &WPUB)*8) + 5;
[; ;pic16f1507.h: 7046: extern volatile __bit WPUB6 @ (((unsigned) &WPUB)*8) + 6;
[; ;pic16f1507.h: 7048: extern volatile __bit WPUB7 @ (((unsigned) &WPUB)*8) + 7;
[; ;pic16f1507.h: 7050: extern volatile __bit WR @ (((unsigned) &PMCON1)*8) + 1;
[; ;pic16f1507.h: 7052: extern volatile __bit WREN @ (((unsigned) &PMCON1)*8) + 2;
[; ;pic16f1507.h: 7054: extern volatile __bit WRERR @ (((unsigned) &PMCON1)*8) + 3;
[; ;pic16f1507.h: 7056: extern volatile __bit ZERO @ (((unsigned) &STATUS)*8) + 2;
[; ;pic16f1507.h: 7058: extern volatile __bit Z_SHAD @ (((unsigned) &STATUS_SHAD)*8) + 2;
[; ;pic16f1507.h: 7060: extern volatile __bit nBOR @ (((unsigned) &PCON)*8) + 0;
[; ;pic16f1507.h: 7062: extern volatile __bit nPD @ (((unsigned) &STATUS)*8) + 3;
[; ;pic16f1507.h: 7064: extern volatile __bit nPOR @ (((unsigned) &PCON)*8) + 1;
[; ;pic16f1507.h: 7066: extern volatile __bit nRI @ (((unsigned) &PCON)*8) + 2;
[; ;pic16f1507.h: 7068: extern volatile __bit nRMCLR @ (((unsigned) &PCON)*8) + 3;
[; ;pic16f1507.h: 7070: extern volatile __bit nRWDT @ (((unsigned) &PCON)*8) + 4;
[; ;pic16f1507.h: 7072: extern volatile __bit nT1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic16f1507.h: 7074: extern volatile __bit nTO @ (((unsigned) &STATUS)*8) + 4;
[; ;pic16f1507.h: 7076: extern volatile __bit nWPUEN @ (((unsigned) &OPTION_REG)*8) + 7;
[; ;pic.h: 28: extern void __nop(void);
[; ;pic.h: 76: extern unsigned int flash_read(unsigned short addr);
[; ;pic.h: 150: extern __nonreentrant void _delay(unsigned long);
[; ;pic.h: 184: extern unsigned char __resetbits;
[; ;pic.h: 185: extern __bit __powerdown;
[; ;pic.h: 186: extern __bit __timeout;
[; ;pin_manager.h: 289: void PIN_MANAGER_Initialize(void);
[; ;pin_manager.h: 301: void PIN_MANAGER_IOC(void);
[; ;stdint.h: 13: typedef signed char int8_t;
[; ;stdint.h: 20: typedef signed int int16_t;
[; ;stdint.h: 28: typedef signed short long int int24_t;
[; ;stdint.h: 36: typedef signed long int int32_t;
[; ;stdint.h: 43: typedef unsigned char uint8_t;
[; ;stdint.h: 49: typedef unsigned int uint16_t;
[; ;stdint.h: 56: typedef unsigned short long int uint24_t;
[; ;stdint.h: 63: typedef unsigned long int uint32_t;
[; ;stdint.h: 71: typedef signed char int_least8_t;
[; ;stdint.h: 78: typedef signed int int_least16_t;
[; ;stdint.h: 90: typedef signed short long int int_least24_t;
[; ;stdint.h: 98: typedef signed long int int_least32_t;
[; ;stdint.h: 105: typedef unsigned char uint_least8_t;
[; ;stdint.h: 111: typedef unsigned int uint_least16_t;
[; ;stdint.h: 121: typedef unsigned short long int uint_least24_t;
[; ;stdint.h: 128: typedef unsigned long int uint_least32_t;
[; ;stdint.h: 137: typedef signed char int_fast8_t;
[; ;stdint.h: 144: typedef signed int int_fast16_t;
[; ;stdint.h: 156: typedef signed short long int int_fast24_t;
[; ;stdint.h: 164: typedef signed long int int_fast32_t;
[; ;stdint.h: 171: typedef unsigned char uint_fast8_t;
[; ;stdint.h: 177: typedef unsigned int uint_fast16_t;
[; ;stdint.h: 187: typedef unsigned short long int uint_fast24_t;
[; ;stdint.h: 194: typedef unsigned long int uint_fast32_t;
[; ;stdint.h: 200: typedef int32_t intmax_t;
[; ;stdint.h: 205: typedef uint32_t uintmax_t;
[; ;stdint.h: 210: typedef int16_t intptr_t;
[; ;stdint.h: 215: typedef uint16_t uintptr_t;
[; ;stdbool.h: 12: typedef unsigned char bool;
[; ;interrupt_manager.h: 111: void interrupt INTERRUPT_InterruptManager(void);
[; ;fvr.h: 93: void FVR_Initialize(void);
[; ;fvr.h: 127: bool FVR_IsOutputReady(void);
[; ;tmr2.h: 103: void TMR2_Initialize(void);
[; ;tmr2.h: 132: void TMR2_StartTimer(void);
[; ;tmr2.h: 164: void TMR2_StopTimer(void);
[; ;tmr2.h: 199: uint8_t TMR2_ReadTimer(void);
[; ;tmr2.h: 238: void TMR2_WriteTimer(uint8_t timerVal);
[; ;tmr2.h: 290: void TMR2_LoadPeriodRegister(uint8_t periodVal);
[; ;tmr2.h: 325: bool TMR2_HasOverflowOccured(void);
[; ;pwm1.h: 102: void PWM1_Initialize(void);
[; ;pwm1.h: 129: void PWM1_LoadDutyValue(uint16_t dutyValue);
[; ;pwm2.h: 102: void PWM2_Initialize(void);
[; ;pwm2.h: 129: void PWM2_LoadDutyValue(uint16_t dutyValue);
[; ;adc.h: 72: typedef uint16_t adc_result_t;
[; ;adc.h: 86: typedef enum {
[; ;adc.h: 87: Temp_channel = 0x1D,
[; ;adc.h: 88: FVR_channel = 0x1F,
[; ;adc.h: 89: ainVBatt = 0x04,
[; ;adc.h: 90: ainVSolar = 0x08
[; ;adc.h: 91: } adc_channel_t;
[; ;adc.h: 126: void ADC_Initialize(void);
[; ;adc.h: 155: void ADC_StartConversion(adc_channel_t channel);
[; ;adc.h: 187: bool ADC_IsConversionDone();
[; ;adc.h: 220: adc_result_t ADC_GetConversionResult(void);
[; ;adc.h: 250: adc_result_t ADC_GetConversion(adc_channel_t channel);
[; ;tmr1.h: 101: void TMR1_Initialize(void);
[; ;tmr1.h: 130: void TMR1_StartTimer(void);
[; ;tmr1.h: 162: void TMR1_StopTimer(void);
[; ;tmr1.h: 197: uint16_t TMR1_ReadTimer(void);
[; ;tmr1.h: 236: void TMR1_WriteTimer(uint16_t timerVal);
[; ;tmr1.h: 272: void TMR1_Reload(void);
[; ;tmr1.h: 311: void TMR1_StartSinglePulseAcquisition(void);
[; ;tmr1.h: 350: uint8_t TMR1_CheckGateValueStatus(void);
[; ;tmr1.h: 368: void TMR1_ISR(void);
[; ;tmr1.h: 386: void TMR1_CallBack(void);
[; ;tmr0.h: 98: void TMR0_Initialize(void);
[; ;tmr0.h: 131: uint8_t TMR0_ReadTimer(void);
[; ;tmr0.h: 170: void TMR0_WriteTimer(uint8_t timerVal);
[; ;tmr0.h: 206: void TMR0_Reload(void);
[; ;tmr0.h: 244: bool TMR0_HasOverflowOccured(void);
[; ;mcc.h: 75: void SYSTEM_Initialize(void);
[; ;mcc.h: 88: void OSCILLATOR_Initialize(void);
"67 mcc_generated_files/mcc.c
[v _SYSTEM_Initialize `(v ~T0 @X0 1 ef ]
{
[; ;mcc.c: 67: void SYSTEM_Initialize(void) {
[e :U _SYSTEM_Initialize ]
[f ]
[; ;mcc.c: 68: OSCILLATOR_Initialize();
"68
[e ( _OSCILLATOR_Initialize ..  ]
[; ;mcc.c: 69: PIN_MANAGER_Initialize();
"69
[e ( _PIN_MANAGER_Initialize ..  ]
[; ;mcc.c: 70: FVR_Initialize();
"70
[e ( _FVR_Initialize ..  ]
[; ;mcc.c: 71: TMR2_Initialize();
"71
[e ( _TMR2_Initialize ..  ]
[; ;mcc.c: 72: PWM1_Initialize();
"72
[e ( _PWM1_Initialize ..  ]
[; ;mcc.c: 73: PWM2_Initialize();
"73
[e ( _PWM2_Initialize ..  ]
[; ;mcc.c: 74: ADC_Initialize();
"74
[e ( _ADC_Initialize ..  ]
[; ;mcc.c: 75: TMR1_Initialize();
"75
[e ( _TMR1_Initialize ..  ]
[; ;mcc.c: 76: TMR0_Initialize();
"76
[e ( _TMR0_Initialize ..  ]
[; ;mcc.c: 77: }
"77
[e :UE 309 ]
}
"79
[v _OSCILLATOR_Initialize `(v ~T0 @X0 1 ef ]
{
[; ;mcc.c: 79: void OSCILLATOR_Initialize(void) {
[e :U _OSCILLATOR_Initialize ]
[f ]
[; ;mcc.c: 81: OSCCON = 0x02;
"81
[e = _OSCCON -> -> 2 `i `uc ]
[; ;mcc.c: 83: OSCSTAT = 0x00;
"83
[e = _OSCSTAT -> -> 0 `i `uc ]
[; ;mcc.c: 86: }
"86
[e :UE 310 ]
}
