Start time: 01:15:03 on May 10,2017
qverilog -f example_09-02_run.f 
-- Compiling package fsm_types_pkg
-- Compiling module simple_fsm
-- Importing package fsm_types_pkg
-- Compiling module test
-- Compiling module top

Top level modules:
	top
# vsim -lib work top -c -do "run -all; quit -f" -appendlog -l qverilog.log -vopt 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  Questa Sim-64
# //  Version 10.6 win64 Dec 13 2016
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.fsm_types_pkg(fast)
# Loading work.top(fast)
# run -all
# 
# 
# At   10ns: current_state=RESET  get_ready=0  get_set=0  get_going=0:   OK
# At   20ns: current_state=READY  get_ready=1  get_set=0  get_going=0:   OK
# At   30ns: current_state=SET    get_ready=0  get_set=1  get_going=0:   OK
# At   40ns: current_state=GO     get_ready=0  get_set=0  get_going=1:   OK
# At   50ns: current_state=READY  get_ready=1  get_set=0  get_going=0:   OK
# 
# 
# ** Note: $finish    : example_09-02_testbench.sv(40)
#    Time: 50 ns  Iteration: 2  Instance: /top/test
# End time: 01:15:05 on May 10,2017, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
