// Seed: 2233439954
module module_0 (
    output tri module_0,
    output tri id_1,
    output supply0 id_2,
    output tri id_3,
    input supply0 id_4,
    input wor id_5,
    input wand id_6,
    input supply1 id_7,
    input uwire id_8,
    input tri id_9,
    input tri0 id_10,
    input wor id_11,
    output uwire id_12,
    input wor id_13,
    input supply0 id_14,
    input supply0 id_15,
    output wire id_16,
    input supply0 id_17,
    output tri0 id_18,
    output wire id_19,
    output tri id_20,
    output tri0 id_21,
    output tri id_22
);
  assign module_1.id_1 = 0;
endmodule
module module_0 (
    output wire id_0,
    input  wand id_1,
    output tri  id_2,
    output wand id_3,
    input  wire module_1
);
  logic [-1 : 1] id_6, id_7;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_2,
      id_3,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_2,
      id_1,
      id_1,
      id_1,
      id_0,
      id_1,
      id_2,
      id_3,
      id_3,
      id_3,
      id_0
  );
endmodule
