t optim wires interconnect multipl sourc a optim wires problem net multipl sourc studi distribut elmor delay model decompos net sourc subtre sst set load subtre lst show optim wires solut satisfi number interest properti includ lst separ lst monoton properti sst local monoton properti gener domin properti furthermor studi optim wires problem use variabl grid reveal bundl refin properti properti lead effici algorithm comput lower upper bound optim solut experi result net intel processor layout show interconnect delay reduct compar minimumwidth solut addit algorithm base variabl grid yield speedup two order magnitud without loss accuraci compar fix grid base method b introduct interconnect delay becom domin factor determin system perform deep submicron vlsi design recent develop techniqu interconnect delay minim physic design level work partial support arpacsto contract jfbi nsf young investig award mip grant intel corpor nyi match award program extend abstract paper present iccad author address depart comput scienc univers california lo angel permiss make digit hard copi part work person classroom use grant without fee provid copi made distribut profit commerci advantag copyright notic titl public date appear notic given copi permiss acm inc copi otherwis republish post server redistribut list requir prior specif permiss fee acm transact design autom electron system vol no octob page fall two categori one topolog optim construct boundedradiu boundedcost tree cong et al ahhk tree alpert et al atre cong et al lowdelay tree boes et al idwcfd tree hong et al essenc method construct interconnect tree minim total tree length path input pin also call sourc set timingcrit output pin also call critic sink wherea convent steiner tree algorithm minim total tree length addit nontre rout delay minim explor mccoy robin xue kuh type interconnect optim method wires optimi zation comput optim wire width wire segment interconnect minim interconnect delay earlier work cong et al cong leung cong et al model rout tree distribut rc tree formul wires problem elmor delay model minim weight averag delay sourc set critic sink develop first polynomialtim optim algorithm base separ monoton properti domin properti later on sapatnekar use sensitivitybas heurist convex program techniqu sancheti sapatnekar optim wires problem minim maximum interconnect delay sinc elmor delay along rc tree posynomi function wire width first point fishburn dunlop recent wires work includ greedi algorithm perform wires tree construct hode et al nonuniform wires multilink insert exist interconnect xue kuh continu nonuniform wires base lagrangian relax procedur chen et al ab elmor delay model use hode et al xue kuh chen et al ab addit accur delay model use follow work momentfit base wires menez et al higherord rc delay model sensitivitybas wires xue et al lossi transmiss line model tree transmiss line recent wires conduct simultan devic size reduc interconnect delay cong koh formul simultan driver wire size sdw problem elmor delay model reveal domin relat driver size correspond optim wire size develop effici sdw algorithm later menez et al treat simultan gate wires problem posynomi program elmor delay model higherord rc delay model posynomi program transform convex program solv sequenti quadrat program method furthermor lilli et al propos simultan wires buffer insert algorithm elmor delay model base dynam program optim wires interconnect scheme origin develop optim buffer placement van ginneken interconnect optim method assum uniqu sourc interconnect tree call singl sourc interconnect tree ssit minim delay sourc set critic sink howev exist mani import interconnect structur multipl potenti sourc drive interconnect differ time global signal buse none exist interconnect optim method consid multisourc interconnect tree msit except recent work cong madden msit topolog optim method base construct mincost mindiamet atre develop smaller delay achiev compar convent rout method although singlesourc wires algorithm base mathemat program sensit analysi sapatnekar xue et al might adapt minim delay multipl sourcesink pair modifi object function theoret practic interest understand properti optim wires solut msit develop effici algorithm directli msit paper studi optim wires problem msit rc tree model elmor delay model decompos msit sourc subtre sst set load subtre lst show number interest properti optim wires solut decomposit includ lst separ lst monoton properti sst local monoton properti domin prop erti properti lead effect algorithm comput optim wire width assign given msit test algorithm multisourc net extract multilay layout highperform intel processor spice simul show method reduc averag delay maximum delay submicron cmo technolog furthermor studi optim wires problem use variabl segmentdivis rather priori fix segmentdivis use previou work show bundl refin properti lead effici wires algorithm base bundl refin oper segmentdivis refin oper algorithm yield speedup time lose accuraci compar method base priori fix segmentdivis final also investig fidel elmor delay model wires optim use rank techniqu similar boes et al found optim wires solut select accord elmor delay model wors optim wires solut select accord spicecomput delay delay solut measur spice simul experi convincingli justifi formul sancheti sapatnekar menez et al xue kuh chen et al a j cong l acm transact design autom electron system vol no octob base elmor delay model current submicron cmo technol ogi best knowledg first work present indepth studi optim wires problem msit optim wires problem variabl segmentdivis remaind paper organ follow section present formul msit wires problem section studi properti optim wires solut msit design priori fix variabl segmentdivis respect properti lead effici algorithm given section section show experiment result includ fidel studi elmor delay model section conclud paper discuss futur work proof theorem given appendix proof theorem togeth experiment result found technic report cong b problem formul multisourc wires msw problem call wires problem msit multisourc wires msw problem msit pin msit sourc driver sink receiv differ time assum howev two sourc msit activ time let node either pin steiner point msit srcmsit set pin sourc msit say sink msit set sink msit pin n sourc msit addit let segment connect two node s set segment msit order captur distribut resist properti interconnect achiev better wires solut segment divid sequenc uniseg term uniseg coin base assumpt wire width uniform within uniseg segmentdivis determin set uniseg e msit wires problem formul find wire width uniseg set given choic w w w r w w w r differ formul segment cong leung divid simpli treat uniseg segment cong koh divid sequenc wire unit length wire unit length treat uniseg thu segmentdivis cong leung cong koh given priori fix wires proce dure formul segmentdivis fact variabl wires procedur defin wires procedur discuss later section simplic assum priori fix segmentdivis given section note artifici degre steiner point introduc within segment cong leung achiev certain segmentdivis optim wires interconnect model techniqu similar use cong leung cong koh appli uniseg treat ptype rc circuit contain resist r e capacit c e respect let unitwidth unitlength wire wire resist r wire area capacit c wire fring capacit c length l e driver sourc n model output capacit c fixedvalu resistor r connect idl voltag sourc receiv sink n j load capacitor c thu given interconnect includ driver receiv model distribut rc tree elmor delay ij rc tree sourc n sink n j function segmentdivis wires solut written equat accord elmor delay formul rc tree rubinstein et al summat taken uniseg uniqu path sink n j c e total downstream capacit uniseg e respect sourc n order handl multipl sourcesink pair introduc follow weight delay formul equat tmsit l ij penalti weight indic prioriti elmor delay sourc n sink n j definit give gener formul msw problem follow formul given msit segmentdivis set possibl wire width choic multisourc wires msw problem delay minim determin wires solut give wire width w e everi uniseg e weight delay tmsit minim one sourc interconnect tree msw problem degener singlesourc wires ssw problem note assum given segmentdivis formul gener wires problem multisourc wires problem without priori given segmentdivis the mswse problem present section weight delay formul simplic assum interconnect belong layer assumpt remov later section difficult j cong l acm transact design autom electron system vol no octob verifi elmor delay ij sourc n sink n j formul follow l ew e are respect wire width length uniseg e _ constant independ wires solut given follow c recal r drive resist output capacit driver sourc n c u sink capacit sink n u paramet take account differ size driversreceiv differ sourcessink msit besid f ij e e defin follow constant independ wires solut optim wires interconnect de e set downstream uniseg e respect sourc n sink e set downstream sink e respect sourc n assum l ij normal is object function equat becom fe e z fe e z ge z he z l ew e j cong l acm transact design autom electron system vol no octob msw problem aim find optim w e minim weight delay formul equat although weight delay formul multipl sourc multipl sink similar singl sourc multipl sink cong koh coeffici function f g h differ properti lead much higher complex differ properti msw problem compar ssw problem properti discuss section properti optim msw solut ssw problem priori fix segmentdivis studi cong leung polynomialtim optim algorithm develop base separ monoton properti domin properti presenc multipl sourc howev greatli complic wires problem exampl multipl sourc even monoton wires solut well defin nevertheless research reveal number interest properti optim msw solut decomposit msit gener result ssw problem other uniqu msw problem properti present section section enabl us appli algorithm develop cong leung msw problem certain extent develop even effici algorithm section decomposit msit one sourc rout tree segment uniqu signal direct ancestordescend defin respect direct msw problem complic fact that gener fix signal direct segment order reduc complex msw problem decompos msit sourc subtre sst set load subtre lst see figur sst subtre span sourc node msit remov sst msit remain segment form set subtre call lst everi pin msit sourc differ time entir msit becom sst lst parallel ancestordescend relat ssit leftright relat introduc msit choos arbitrari sourc leftmost node lsrc direct signal flow lsrc defin right direct along segment s definit signal lst alway flow rightward signal may flow either leftward rightward segment sst properti note sst defin paper differ defin cong leung sst use denot singl stem tree optim wires interconnect optim msw solut studi context msit decomposit properti optim msw solut lst separ theorem given wire width assign sst optim width assign lst branch sst carri independ furthermor given wire width assign sst path p origin root lst optim wire width assign subtre branch p carri independ first part theorem separ lst thu msit figur optim wire width lst lst lst comput independ wire width sst given second part theorem separ within lst counterpart separ ssw problem sinc lst view ssit driver locat branch node sst separ may hold within sst msw problem much higher complex ssw problem gener lst monoton properti theorem msit exist optim wires solut wire width decreas monoton rightward within lst msit again respect analog lst ssit replac leftright relat lst ancestordescend relat ssit lst monoton properti like monoton properti ssw problem optim wires algorithm owsa develop cong leung ssw problem base separ monoton properti accord theorem appli independ lst wire width assign sst given sinc owsa polynomialtim fig msit decompos sourc subtre sst set load subtre three lst here branch sst dark segment belong sst j cong l acm transact design autom electron system vol no octob algorithm optim wire width entir msit comput polynomialtim respect given wire width sst furthermor worthwhil emphas monoton properti msw problem hold within lst root uniseg lst may wider uniseg lst branch optim msw solut base paramet second metal layer m given tabl shown figur total wire length mm optim solut wire width assign monoton within lst howev root uniseg lst wider uniseg sst exampl also show monoton properti like ssw problem hold particular sourc msit sst local monoton properti although signal direct changeabl segment sst differ sourc activ surpri ingli studi show optim msw solut still satisfi local monoton properti theorem lemma given msit segment msit uniseg defin equat invari denot f l s e left right e theorem exist optim wires solut msit wire width within segment monoton f l s f r s wire width within decreas monoton rightward f l s f r s wire width within chang f l s f r s wire width within increas monoton rightward cours local monoton properti hold segment lst f l s alway greater f r s in fact f r s wire width alway decreas rightward given lst monoton properti even stronger sens fig optim wire width assign twosourc net w minimum wire width dash curv surround sst segment outsid curv belong lst optim wires interconnect domin properti definit given two wires solut defin domin uniseg e definit given wires solut rout tree particular uniseg e tree local refin e defin oper minim object function equat chang wire width e keep wire width assign uniseg unchang theorem suppos optim wires solut msit wires solut domin wires solut obtain local refin still domin simi larli domin wires solut obtain local refin still domin although domin properti proven base ancestor descend relat cong leung ssw problem prove hold msw problem also independ ancestordescend relat ssw problem leftright relat msw problem theorem enabl effici comput lower upper bound optim wires solut msw problem greedi wires algorithm gwsa cong leung origin develop ssw problem appli local refin oper iter everi uniseg comput lower upper bound optim wires solut much power refin oper call bundl refin oper may comput lower upper bound number uniseg singl oper introduc section extens multilay layout now properti discuss assumpt wire lay rout layer real layout design interconnect often rout use one layer similar extens made ssw problem cong leung msw formul extend multilay case multilay formul lst separ domin properti still hold lst monoton properti hold within layer is alway exist optim wires solut wire width decreas monoton rightward within layer lst furthermor even layer allow minimum maximum wire width differ segment segment due obstacl rout area reliabl consider lst monoton properti hold within segment layer segment uniform allow minimum maximum wire width moreov reason assum segment alway stay layer allow minimum maximum wire width remain unchang within segment case j cong l acm transact design autom electron system vol no octob local monoton properti alway hold note discuss bundl refin properti present section domin properti hold layer assign allow minimum maximum wire width properti optim mswse solut now msw problem defin articl ssw problem studi literatur studi context priori fix segmentdivis intuit finer segmentdivis may lead better wires solut howev difficult choos proper segmentdivis best accuraci fine often uniform seg mentdivis need chosen result high memori usag comput time due larg number uniseg investig method obtain optim wires result use nonuniform coarser segmentdivis novel contribut work introduc msw formul base variabl segmentdivis segmentdivis might finer region coarser other moreov begin coarser segmentdivis proceed finer one theorem present section justifi strategi lead much effici algorithm accuraci compar previou work properti section hold msw problem ssw problem concentr msw problem sinc ssw problem treat special case segmentdivis bundledseg assum minlength constant determin user technolog wire width allow chang everi min length long word minlength minimum length uniseg be given msit let segmentdivis uniseg segment msit f uniform segment divis uniseg minlength long given two segment divis uniseg correspond singl multipl uniseg say refin segmentdivis valid refin length everi uniseg multipl minlength clearli among valid segmentdivis coarsest f finest definit variabl segmentdivis multisourc wires mswse problem formul follow formul given msit minimum uniseg length min length set possibl wire width choic mswse problem delay minim determin segmentdivis cong leung cong koh sapatnekar menez et al lilli et al xue kuh xue et al simplic assum length segment msit multipl minlength optim wires interconnect wires solut weight delay tmsit minim definit extend consid variabl segmentdivis case definit given two wires solut defin domin uniseg e finest segmentdivis f concept bundledseg defin order achiev segment divis coars possibl without loss wires accuraci definit given msit segment finest segment divis maxim sequenc success uniseg ment f uniseg sequenc wire width optim wires solut f say uniseg sequenc form bundledseg figur illustr concept bundledseg show optim wires solut segment msit uniseg ment finest segmentdivis f figur a bun dledseg figur b clearli segmentdivis defin bundledseg achiev wires solut obtain finest segmentdivis f long segment small minlength use order achiev better wires solut number uniseg finest segmentdivis tend quit larg wherea number bundledseg segment alway bound realli small constant given follow corollari local monoton properti theorem corollari segment msit r bundledseg r number possibl wire width choic fig optim wires solut segment s a finest segmentdivis b coarser segmentdivis fewer comput cost j cong l acm transact design autom electron system vol no octob obvious use segmentdivis defin bundledseg achiev requir wires solut lowest cost bundl refin oper lead comput optim width bundledseg directli instead treat sequenc uniseg ment finest segmentdivis f present next subsect bundl refin properti let wires solut domin optim solut e uniseg current segmentdivis segment s without loss gener assum f l s r s treat e two uniseg e l e l bundl refin oper e l leftmost part e length minlength recal minlength length uniseg finest segmentdivis f e l remain part e let w e l local optim width e l base object function equat keep width assign l uniseg e e then w e l regard refin upper bound entir uniseg e not e l oper call bundl refin oper upper bound bru rational bru oper follow f l s r s optim solut e l alway wider uniseg f l accord local monoton properti refin upper bound w e still upper bound accord domin properti thu also give possibl refin upper bound optim wire width assign uniseg f e l note e divid e l e l perform bru oper uniseg e similarli bundl refin oper lower bound brl defin wires solut domin again assum f l s r s treat e two uniseg e r e r e r rightmost part e length minlength e r remain part local optim width e r base object function equat keep assign e r uniseg e e then w e r regard refin lower bound entir uniseg e concern bundl refin oper bundl refin properti similar domin properti local refin oper given theorem lead bundl wires algorithm present section theorem let optim wires solut f wires solut domin wires solut obtain bru oper segmentdivis still domin similarli domin wires solut obtain brl oper segmentdivis still domin optim wires interconnect optim msw algorithm bundl wires algorithm base domin properti theorem greedi wires algorithm gwsa cong leung origin develop ssw problem applic msw problem work priori defin segmentdivis gwsa use local refin oper comput lower upper bound optim wires solut start minimum maximum wire width assign respect base bundl refin properti new algorithm bundl wires algorithm bwsa figur propos comput lower upper bound optim wires solut msit bwsa also start minimum maximum wire width assign ment use bundl refin oper instead local refin oper gradual refin segmentdivis rather fix one bwsa achiev optim lower upper bound much less comput cost compar gwsa overview start coarsest segmentdivis perform bru brl iter msit assign minimum width uniseg in case uniseg segment travers msit perform brl oper uniseg process repeat improv achiev uniseg last round travers minimum wire width assign domin optim wires solut accord bundl refin properti result wires solut still domin optim wires solut lower bound it similarli assign maximum width uniseg perform bru opera tion obtain upper bound optim wires solut first pass bwsa pass check lower upper bound gap lower upper bound uniseg which call nonconverg uniseg still longer minimum uniseg ment length minlength divid two uniseg almost equal length they may differ minlength order maintain valid segment divis let uniseg inherit lower upper bound parent refin nonconverg uniseg anoth pass tighten lower upper bound carri perform bundl refin oper refin segmentdivis note bundl refin need uniseg refin uniseg converg bwsa algorithm iter number pass either ident lower upper bound uniseg current segmentdivis in case get optim wires solu tion nonconverg uniseg minlength long j cong l acm transact design autom electron system vol no octob optim order discuss optim lower upper bound obtain bwsa algorithm defin follow f tight lower upper bound fig bundl wires algorithm bwsa optim wires interconnect definit wires solut domin optim solut cannot refin local refin oper finest segmentdivis f f tight upper bound similarli f tight lower bound domin cannot refin local refin oper f easi find lower upper bound given gwsa algorithm f tight addit worthwhil mention may one f tight upper or lower bound experiment exampl nonuniqu f tight bound given section definit prove follow import result concern optim bwsa algorithm theorem lower upper bound provid bwsa f tight basic theorem suggest qualiti wires solut obtain bwsa algorithm start coarsest segment divis good obtain gwsa algorithm use finest segmentdivis f complex recal mswse problem aim find optim wires solut everi wire minlength long order achiev requir accuraci finest segmentdivis f uniseg minlength long must use gwsa wherea bwsa determin proper usual coarser segmentdivis wires procedur use minlength wire length unit total wire length n natur metric measur problem size prove follow theorem theorem given msit r wire width choic total wire length n regard minlength length unit gwsa bwsa worstcas complex on z r mswse problem worthwhil emphas final uniseg produc bwsa often much longer minlength bwsa run much faster gwsa practic support extens experi section cong b fact bwsa run much faster gwsa obtain tight lower upper bound obtain gwsa alway use bwsa instead gwsa further more due fact bwsa comput lower upper bound optim wires solut base bundl refin properti tell easili optim wire width achiev uniseg lower upper bound meet refin segmentdivis them similar segment divis refin scheme may use optim wires j cong l acm transact design autom electron system vol no octob method easi way determin current wires solut optim wires solut part belong optim wires solut optim wires algorithm use bundl refin given msit bwsa use comput f tight lowerupp bound optim wires solut lower upper bound meet like practic get optim wires solut immedi otherwis optim solut shall found lower upper bound lst separ lst monoton properti owsa origin develop ssw problem cong leung use independ everi lst respect given wire width assign sst howev sinc separ sst hold gener optim wire width assign nonconverg uniseg sst found enumer f tight lower upper bound subject local monoton properti thu optim wires algorithm use bundl refin owbr algorithm develop work like follow comput f tight lower upper bound bwsa enumer wire width assign sst lower upper bound subject local monoton appli owsa independ lst enumer wire width assign sst subject f tight lower upper bound experi show bwsa give converg bound uniseg msit almost case case nonconverg uniseg percentag nonconverg uniseg small moreov gap lower upper bound nonconverg uniseg also small usual one experi therefor owbr run fast practic note owbr algorithm extend multilay case extens owsa algorithm cong leung experiment result multilay msit design present section experiment result implement owbr algorithm ansi c sun sparc station environ test algorithm multisourc net extract multilay layout intel highperform micropro cessor section present comparison differ wires solut comparison bwsa algorithm gwsa sapatnekar menez et al xue kuh xue et al lilli et al optim wires interconnect algorithm fidel studi elmor delay model versu spicecomput delay justifi formul base elmor delay model paramet use experi summar tabl i paramet base mm cmo technolog north carolina microelectron center mcnc design manual sinc paramet first second metal layer m m avail use layer experi wire width choic layer w w w w w w minimum allow wire width layer note algorithm still valid wire width multipl minimum width minimum uniseg length minlength set mm assum driver invert ptype transistor mmwide ntype mmwide effect resist v base spice simul model driver resistor valu wires procedur addit load capacit everi load set ff note formul implement handl case differ sourc differ driver resist differ sink differ load capacit comparison among differ wires solut report spicecomput delay instead calcul elmor delay valu comparison among differ wires solut spice simul paper the driver model spice level mosfet model given mcnc design manual everi wire minlength long mm rc circuit use spice simul result show qualiti msw solut also verifi valid interconnect model correct msw problem formul test suit use algorithm compris real multisourc net provid intel chan net extract toplevel floorplan highperform microprocessor pin net serv sourc sink differ time almost pair sourc sink exclud feedthrough pin time criti cal use steiner tree algorithm kahng robin rout net tabl ii summar rout tree net appli owbr algorithm msit first assum wire m then assum wire parallel xaxi m tabl i paramet base mcnc mm submicron cmo technolog j cong l acm transact design autom electron system vol no octob rest m let min_width wires solut minimum wire width w everywher opt_msw multisourc wires solut given owbr algorithm also let wire length denot total wire length rout tree normal area denot area ratio wires solut versu min_width wires solut equival averag wire width minimum wire width w scale averag delay maximum delay measur critic sourcesink pair experi assign l ij critic sourcesink pair l ij otherwis thu object equat equival averag delay among critic sourcesink pair comparison among differ wires solut shown tabl iii term averag delay object msw formul opt_msw solut consist outperform min_ width solut delay reduct singlelay multilay case respect interest observ although averag delay object experiment result show formul reduc maxim delay substanti onli one exampl opt_msw lose term maximum delay still win term averag delay maximum delay reduct singlelay multilay case respect addit delay reduct net larger span observ signific often happen experi optim wires solut net fewer pin shorter total wire length simpli minimum wire width solut gener optim wires effect global net pin longer total wire length speedup use variabl segmentdivis appli bwsa gwsa algorithm test suit intel net time bwsa comput f tight lower upper bound net test suit small measur compar total run time tabl iv bwsabas algorithm owbr is bwsa comput f tight lower upper bound follow enumer sst owsa lst gwsa base algorithm replac bwsa gwsa owbr scheme bwsabas algorithm observ run faster gwsabas algorithm tabl ii rout tree extract multisourc net optim wires interconnect worthwhil mention bwsa give ident f tight lower upper bound net wherea gwsa not also exampl exist multipl f tight bound optim solut mention section also note that case owbr total run time domin time comput f tight lower upper bound one reason current implement build data structur finest segmentdivis even bundl refin need all thu total run time still reduc futur implement without build data structur finest segmentdivis fidel elmor delay model concept fidel elmor delay model introduc boes et al rout tree topolog optim measur optim nearoptim solut select accord elmor delay model nearli optim accord actual delay eg comput use spice investig fidel elmor delay model done cong c tabl iv total run time comparison tabl iii multisourc wires result comparison j cong l acm transact design autom electron system vol no octob optim wires problem is find good solut given optim wires formul base elmor delay model term real delay measur fidel test suit intel net assum wire layer sinc number total wires solut prohibit larg enumer randomli gener wires solut everi msit solut random wire width assign everi wire minlength long mm obtain weight averag elmor delay weight averag delay comput spice solut rank solut msit use techniqu similar boes et al first rank solut accord weight elmor delay rank accord weight spicecomput delay absolut differ two rank wires solut rank differ averag rank differ solut everi msit order know larg spicecomput delay differ may respect averag rank differ delay differ comput follow way let averag rank differ d wires solut whose spicecomput delay rank i comput rel differ i dth ith spicecomput delay well i dth ith spicecomput delay two valu one larger absolut valu defin delay differ averag rank differ d averag delay differ solut everi msit averag rank differ associ averag delay differ given tabl v let us take net exampl show good optim solut select accord elmor delay model might be averag rank differ wires solut thu optim solut select accord elmor delay averag might away top one rank accord spicecomput delay sinc rank differ account spicecomput delay differ averag optim solut select accord elmor delay wors tabl v averag differ rank spicecomput delay base mm cmo technolog optim wires interconnect optim one select accord spicecomput delay delay solut measur spice simul random solut net averag rank differ averag delay differ addit measur averag delay differ best best wires solut accord elmor delay model random solut set respect interest find better wires solut accord elmor delay model less averag delay differ have take net exampl averag delay differ solut best even less best impli that gener area near optimum solut space elmor delay model even higher fidel base data best everi random solut set optim wires solut select accord elmor delay model less wors optim solut select accord spicecomput delay thu believ elmor delay model realli high fidel wires optim is optim solut select accord elmor delay model also optim solut nearli optim solut select accord spicecomput delay note induct taken consider spice simul sinc induct effect neglig current cmo technolog higherord delay model use menez et al consid induct either conclus futur work result paper shown convincingli proper size wire segment multisourc net lead signific reduct interconnect delay also develop effici wires algorithm name bwsa algorithm achiev wires solut gwsa algorithm cong leung run time faster use much less memori space thu bwsa algorithm shall use instead gwsa algorithm multisourc wires problem also singlesourc wires problem cong leung simultan driver wires problem cong koh compar minimum wire width solut optim wires solut obtain algorithm reduc averag delay maximum delay respect take sever second obtain optim wires solut note elmor delay valu optim solut select accord elmor delay model often quit differ spicecomput delay solut error optim wires solut net also enumer wires solut net net assum segment rout tree uniform wire width even higher fidel observ compar set random wires experi two net elmor delay model give best solut given spicecomput delay j cong l acm transact design autom electron system vol no octob largest exampl test suit extract highperform intel microprocessor extens made cong c reveal domin properti class optim problem name ch posynomi program bwsa algorithm gener approach simultan transistor interconnect size sti problem simultan driver wires problem or simultan buffer wires problem solv simpl case sti problem differ simultan driver wires formul cong koh applic singlesourc net use reduc delay multisourc net size driver wire simultan furthermor sti formul use transistor delay model consider waveform slope effect accur fixedvalu resistor model use paper cong leung cong koh sapatnekar chen et al a b moreov sti formul combin delay area or power minim smooth delay area tradeoff yield howev msw formul consid coupl wire becom import technolog move deep submicron plan develop effici wires algorithm take account coupl effect anoth wires optim object minim maximum delay interconnect elmor delay model assum singlesourc net fixedvalu resistor model driver approach sancheti sapatnekar menez et al chen et al a abl achiev optim continu wires solut approach lilli et al abl achiev optim discret wires solut worthwhil mention approach chen et al a base lagrangian relax procedur iter appli weight delay minim same cong leung similar formul adjust weight assign iter optim weight assign achiev minim maximum delay use weight delay minim order minim maximum delay multisourc net optim continu solut might achiev extens approach sancheti sapatnekar menez et al a chen et al a howev optim algorithm obtain discret solut still open shown experiment weight delay formul could reduc maximum delay well work plan find whether optim algorithm exist topolog msit may affect delay reduct achiev optim wires even though owbr algorithm abl achiev optim wires solut msit topolog singlesourc net simultan tree construct wires explor recent lilli et al okamoto cong howev question combin rout tree construct optim wires interconnect wires achiev largest delay reduct multisourc net still open plan studi problem futur sinc proof lst separ theorem lst monoton properti theorem domin properti theorem theorem concern complex gwsa bwsa algorithm similar cong leung full proof theorem given cong b appendix first discuss properti coeffici function prove sst local monoton properti theorem bundl refin properti theorem theorem concern optim bwsa algorithm properti coeffici function care studi definit f ij equat well f g h equat reveal lemma present section follow lemma coeffici function f g h lemma given msit segment msit uniseg e e e segment s e segment s fe e invari denot fs s lemma given msit segment msit uniseg e within segment s ge he invari denot gs hs respect although coeffici function f g h defin uniseg ment equat lemma enabl us comput function base segment rather uniseg number segment msit may much smaller number uniseg msit comput coeffici function much reduc cost coeffici function comput wires procedur view constant wires procedur proof theorem prove theorem the sst local monoton properti base seri lemma simplic assum finest segmentdivis proof recal uniseg valid segmentdivis correspond singl multipl uniseg finest segmentdivis easi verifi local monoton properti hold valid segmentdivis hold finest segmentdivis lemma given msit segment msit e l e r two adjac uniseg within segment e l left e r j cong l acm transact design autom electron system vol no octob proof two case lemma case e segment s accord lemma e right e l as well e r fe l e fe r e f l s fe e left e l as well e r fe l e fe r e f r s fe case e segment s accord lemma l e fe r e fs s fe e l lemma given msit segment msit let e l e r uniseg segment e l left e r concern optim wires solut f l s f r s e l cannot narrow f l s f r s e l cannot wider e r wires solut defin object function written as tmsit fe l e z let optim wires solut swap width assign e l e r respect see figur denot result wires solut e l optim wires interconnect accord lemma thu tmsit e l w e z w e l j know _ zw equat sinc optim solut clearli f l s f r s accord similarli f l s f r s fe l result lemma hold e appli lemma adjac uniseg segment obtain lemma lemma given msit segment msit concern optim wires solut f l s f r s wire width within fig a width assign e l e r optim solut b wires solut obtain swap width assign e l e r j cong l acm transact design autom electron system vol no octob segment decreas monoton rightward similarli increas monoton rightward f l s f r s lemma given msit segment msit f l s f r s exist optim wires uniseg segment wire width proof assum lemma fail msit optim solut must exist two uniseg segment msit e l left e r w sinc optim increas object function chang width e r w e r w e see figur b use equat fig width assign e l e r optim solut b wires solut obtain replac width e r e l c wires solut obtain replac width e l e r optim wires interconnect similarli increas object function chang width e l w e w e r see figur c is fe l e z recal equat difficult verifi follow accord equat dt dt is optim therefor optim solut wire width uniform segment s let w l wire width leftmost uniseg s left right success replac wire width everi uniseg w l without increas object function is result wires solut optim wires solut wire width uniform segment s e conclus obtain sst local monoton properti theorem combin lemma proof theorem order prove theorem the bundl refin properti defin follow equat respect particular uniseg e cmsit e fe e z j cong l acm transact design autom electron system vol no octob fmsit e qmsit e _ z fe e then rewrit object function follow show follow lemma lemma given msit segmentdivis wires solut particular uniseg e divid e sequenc uniseg let new uniseg inherit wire width assign e denot result segment divis wires solut respect follow relat hold uniseg e e cmsit e cmsit e fmsit e fmsit e qmsit e qmsit e proof difficult verifi lemma true follow hold gener model method use cong leung cong koh cong a sapatnekar elmor delay ij sourc is elmor delay independ segmentdivis given wires solut optim wires interconnect assum uniseg e segment s two case uniseg e case e also segment s accord lemma e left e e right e case e segment differ segment s accord lemma assum uniseg e segment s accord lemma result lemma hold e recal definit local refin oper accord lemma equat conclud follow lemma hold lemma given wires solut particular uniseg e local refin result e respect independ segmentdivis uniseg e give follow proof theorem the bundl refin prop erti proof particular uniseg e current segment divis segment msit may divid k uniseg j cong l acm transact design autom electron system vol no octob finest segmentdivis f left right let e l without loss gener assum f l s s wires solut domin optim solut let b wires solut perform bru oper e then w l b accord definit bru oper meanwhil optim wires solut r accord local monoton properti accord lemma w l b also local refin result uniseg ment e l finest segmentdivis f therefor w l l result w l recal bundl refin uniseg e chang wire width wires solut domin uniseg ment e e l domin brl case prove similar way e proof theorem theorem lower upper bound provid bwsa f tight proof let wires segmentdivis bwsa uniseg e l e longer minlength the length uniseg finest segmentdivis f e converg uniseg whose bound tighten more e minlength long accord lemma lower upper bound given bundl refin oper given local refin oper f thu bundl refin oper cannot tighten lower upper bound neither local refin oper f conclus theorem hold e acknowledg author thank heme chan intel design technolog depart provid multipl sourc rout exampl chengkok koh patrick madden ucla help discuss r direct combin prim dijkstra construct improv performancedriven rout privat commun fast performancedriven optim buffer clock tree base lagrangian relax optim wires interconnect optim wires interconnect multipl sourc optim wires interconnect multipl sourc ucla comput scienc simultan transistor interconnect size base gener domin properti effici approach simultan transistor interconnect size simultan driver wire size perform power optim optim wires distribut elmor delay model optim wires distribut elmor delay model provabl good performancedriven global rout transient respons damp linear network particular regard wideband amplifi tilo posynomi program approach transistor size buffer placement distribut rctree network minim elmor delay new class iter steiner tree heurist good perform optim wire size buffer insert low power gener delay model new perform driven rout techniqu explicit areadelay tradeoff simultan wire size manual north carolina microelectron center rc interconnect synthesisa moment fit approach buffer steiner tree construct wire size interconnect layout optim signal delay rc tree network ieee tran interconnect design use convex optim rc interconnect optim elmor delay model post rout perform optim via multilink insert nonuniform wires sensitivitybas wires approach interconnect optim lossi transmiss line topolog revis may optim wires interconnect tr highperform rout tree identifi critic sink performancedriven interconnect design base distribut rc delay model simultan driver wire size perform power optim rc interconnect optim elmor delay model simultan gate interconnect size circuitlevel delay optim ctr john lilli chungkuan cheng time optim multisourc net character optim repeat insert proceed th annual confer design autom p june anaheim california unit state lieven vandenbergh stephen boyd abba el gamal optim wire transistor size circuit nontre topolog proceed ieeeacm intern confer computeraid design p novemb san jose california unit state j cong c koh k leung simultan buffer wire size perform power optim proceed intern symposium low power electron design p august monterey california unit state jason cong lei he optim wires interconnect multipl sourc acm transact design autom electron system toda v n p oct youxin gao d f wong optim shape function bidirect wire elmor delay model proceed ieeeacm intern confer computeraid design p novemb san jose california unit state chungp chen hai zhou d f wong optim nonuniform wires elmor delay model proceed ieeeacm intern confer computeraid design p novemb san jose california unit state jason cong lei he effici techniqu devic interconnect optim deep submicron design proceed intern symposium physic design p april monterey california unit state chinchih chang jason cong effici approach multilay layer assign applic via minim proceed th annual confer design autom p june anaheim california unit state yehea i ismail ebi g friedman jose l neve equival elmor delay rlc