WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2500046 heartbeat IPC: 3.99993 cumulative IPC: 3.99993 (Simulation time: 0 hr 0 min 17 sec) 
Warmup finished CPU 0 instructions: 10000000 cycles: 2500047 cumulative IPC: 3.99993 (Simulation time: 0 hr 0 min 17 sec) 

Warmup complete CPU 0 instructions: 10000000 cycles: 2500047 (Simulation time: 0 hr 0 min 17 sec) 

Heartbeat CPU 0 instructions: 20000000 cycles: 19109778 heartbeat IPC: 0.602057 cumulative IPC: 0.602057 (Simulation time: 0 hr 1 min 24 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 34069965 heartbeat IPC: 0.668441 cumulative IPC: 0.633515 (Simulation time: 0 hr 2 min 26 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 48369891 heartbeat IPC: 0.699305 cumulative IPC: 0.654025 (Simulation time: 0 hr 3 min 26 sec) 
Heartbeat CPU 0 instructions: 50000004 cycles: 61556555 heartbeat IPC: 0.758343 cumulative IPC: 0.677318 (Simulation time: 0 hr 4 min 24 sec) 
Heartbeat CPU 0 instructions: 60000003 cycles: 77675937 heartbeat IPC: 0.620372 cumulative IPC: 0.665107 (Simulation time: 0 hr 5 min 29 sec) 
Simulation finished CPU 0 instructions: 50000003 cycles: 75175891 cumulative IPC: 0.665107 (Simulation time: 0 hr 5 min 29 sec) 

Simulation complete CPU 0 instructions: 50000003 cycles: 75175891 (Simulation time: 0 hr 5 min 29 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs benchmarks/603.bwaves_s-2931B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.665107 instructions: 50000003 cycles: 75175891
CPU 0 Branch Prediction Accuracy: 80.6209% MPKI: 1.6356 Average ROB Occupancy at Mispredict: 335.565
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 1.6356
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL       ACCESS:    1072619  HIT:     386223  MISS:     686396
LLC LOAD         ACCESS:     469410  HIT:      85721  MISS:     383689
LLC RFO          ACCESS:     297768  HIT:         56  MISS:     297712
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:     299036  HIT:     294368  MISS:       4668
LLC TRANSLATION  ACCESS:       6405  HIT:       6078  MISS:        327
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 550.383 cycles
cpu0_DTLB TOTAL       ACCESS:   13848811  HIT:   13774415  MISS:      74396
cpu0_DTLB LOAD         ACCESS:   13848811  HIT:   13774415  MISS:      74396
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 41.672 cycles
cpu0_ITLB TOTAL       ACCESS:          8  HIT:          8  MISS:          0
cpu0_ITLB LOAD         ACCESS:          8  HIT:          8  MISS:          0
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL       ACCESS:   16920214  HIT:   14495740  MISS:    2424474
cpu0_L1D LOAD         ACCESS:    7757303  HIT:    6482502  MISS:    1274801
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:    9152240  HIT:    8013217  MISS:    1139023
cpu0_L1D TRANSLATION  ACCESS:      10671  HIT:         21  MISS:      10650
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 166.302 cycles
cpu0_L1I TOTAL       ACCESS:         10  HIT:          2  MISS:          8
cpu0_L1I LOAD         ACCESS:         10  HIT:          2  MISS:          8
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 245.75 cycles
cpu0_L2C TOTAL       ACCESS:    1161786  HIT:     376401  MISS:     785385
cpu0_L2C LOAD         ACCESS:     518920  HIT:      49507  MISS:     469413
cpu0_L2C RFO          ACCESS:     314371  HIT:      16603  MISS:     297768
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:     317845  HIT:     306046  MISS:      11799
cpu0_L2C TRANSLATION  ACCESS:      10650  HIT:       4245  MISS:       6405
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 501.583 cycles
cpu0_STLB TOTAL       ACCESS:      54227  HIT:      43583  MISS:      10644
cpu0_STLB LOAD         ACCESS:      54227  HIT:      43583  MISS:      10644
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 249.478 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:     448632
  ROW_BUFFER_MISS:     233089
 AVG DBUS CONGESTED CYCLE:    3.97659
 WQ ROW_BUFFER_HIT:     129757
  ROW_BUFFER_MISS:     169040  FULL:          0
