DECL|AHBCLKDivider|member|uint32_t AHBCLKDivider; /*!< The AHB clock (HCLK) divider. This clock is derived from the system clock (SYSCLK).
DECL|APB1CLKDivider|member|uint32_t APB1CLKDivider; /*!< The APB1 clock (PCLK1) divider. This clock is derived from the AHB clock (HCLK).
DECL|FLASHSIZE_BASE_ADDRESS|macro|FLASHSIZE_BASE_ADDRESS
DECL|LL_GetFlashSize|function|__STATIC_INLINE uint32_t LL_GetFlashSize(void)
DECL|LL_GetUID_Word0|function|__STATIC_INLINE uint32_t LL_GetUID_Word0(void)
DECL|LL_GetUID_Word1|function|__STATIC_INLINE uint32_t LL_GetUID_Word1(void)
DECL|LL_GetUID_Word2|function|__STATIC_INLINE uint32_t LL_GetUID_Word2(void)
DECL|LL_InitTick|function|__STATIC_INLINE void LL_InitTick(uint32_t HCLKFrequency, uint32_t Ticks)
DECL|LL_MAX_DELAY|macro|LL_MAX_DELAY
DECL|LL_UTILS_ClkInitTypeDef|typedef|} LL_UTILS_ClkInitTypeDef;
DECL|LL_UTILS_HSEBYPASS_OFF|macro|LL_UTILS_HSEBYPASS_OFF
DECL|LL_UTILS_HSEBYPASS_ON|macro|LL_UTILS_HSEBYPASS_ON
DECL|LL_UTILS_PLLInitTypeDef|typedef|} LL_UTILS_PLLInitTypeDef;
DECL|PLLDiv|member|uint32_t PLLDiv; /*!< Division factor for PLL VCO output clock.
DECL|PLLMul|member|uint32_t PLLMul; /*!< Multiplication factor for PLL VCO input clock.
DECL|Prediv|member|uint32_t Prediv; /*!< Division factor for HSE used as PLL clock source.
DECL|UID_BASE_ADDRESS|macro|UID_BASE_ADDRESS
DECL|__STM32F0xx_LL_UTILS_H|macro|__STM32F0xx_LL_UTILS_H
