/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [24:0] _00_;
  reg [29:0] _01_;
  reg [6:0] _02_;
  reg [22:0] _03_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [15:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [11:0] celloutsig_0_13z;
  wire [3:0] celloutsig_0_14z;
  wire [2:0] celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [17:0] celloutsig_0_1z;
  wire [2:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [18:0] celloutsig_0_2z;
  wire [2:0] celloutsig_0_30z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [4:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  wire celloutsig_1_12z;
  wire [19:0] celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [10:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [7:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire [16:0] celloutsig_1_7z;
  wire [10:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = in_data[92] ? in_data[44] : celloutsig_0_1z[17];
  assign celloutsig_0_10z = ~((celloutsig_0_1z[11] | celloutsig_0_6z) & celloutsig_0_8z[4]);
  assign celloutsig_0_0z = in_data[62] | ~(in_data[83]);
  assign celloutsig_0_3z = in_data[93] | in_data[17];
  assign celloutsig_0_5z = celloutsig_0_0z ^ celloutsig_0_2z[10];
  assign celloutsig_0_12z = celloutsig_0_2z[8] ^ celloutsig_0_11z[9];
  assign celloutsig_0_18z = celloutsig_0_16z[0] ^ celloutsig_0_6z;
  assign celloutsig_0_29z = celloutsig_0_28z ^ celloutsig_0_4z;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _00_ <= 25'h0000000;
    else _00_ <= { celloutsig_1_7z[13:12], celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_2z };
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _01_ <= 30'h00000000;
    else _01_ <= { celloutsig_0_1z[15:5], celloutsig_0_2z };
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _02_ <= 7'h00;
    else _02_ <= { celloutsig_0_19z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_14z };
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _03_ <= 23'h000000;
    else _03_ <= { _01_[24:17], celloutsig_0_9z, celloutsig_0_13z, celloutsig_0_6z, celloutsig_0_12z };
  assign celloutsig_0_8z = celloutsig_0_2z[15:11] & { celloutsig_0_1z[17:14], celloutsig_0_5z };
  assign celloutsig_0_1z = in_data[59:42] & { in_data[41:25], celloutsig_0_0z };
  assign celloutsig_1_9z = { celloutsig_1_8z[1], celloutsig_1_2z, celloutsig_1_4z } === { celloutsig_1_3z[2:1], 1'h0 };
  assign celloutsig_1_4z = { celloutsig_1_3z[5:1], celloutsig_1_2z } <= in_data[148:143];
  assign celloutsig_1_18z = in_data[147:136] && 1'h1;
  assign celloutsig_1_12z = celloutsig_1_3z[5:1] < { in_data[162:159], celloutsig_1_9z };
  assign celloutsig_1_2z = { in_data[184:167], celloutsig_1_1z[10:4], 4'hf } != { in_data[113:104], celloutsig_1_1z[10:4], 4'hf, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_19z = { in_data[44:30], celloutsig_0_6z } != { celloutsig_0_16z[2:1], celloutsig_0_14z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_16z };
  assign celloutsig_1_7z = - { 1'h1, celloutsig_1_3z[7:1], 1'h0, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z, 1'h0 };
  assign celloutsig_0_11z = - { celloutsig_0_2z[15:2], celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_0_14z = celloutsig_0_11z[7:4] | _01_[23:20];
  assign celloutsig_0_27z = { _03_[9:8], celloutsig_0_18z } | in_data[87:85];
  assign celloutsig_1_6z = ^ { celloutsig_1_1z[7:6], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_0_6z = ^ { celloutsig_0_2z[3], celloutsig_0_5z, celloutsig_0_0z };
  assign celloutsig_1_0z = in_data[119:116] >> in_data[107:104];
  assign celloutsig_0_16z = celloutsig_0_13z[11:9] <<< { celloutsig_0_14z[1], celloutsig_0_9z, celloutsig_0_4z };
  assign celloutsig_1_3z[7:1] = { celloutsig_1_1z[7:4], 3'h7 } - celloutsig_1_1z[10:4];
  assign celloutsig_1_14z = _00_[21:2] - { celloutsig_1_8z[5:2], 1'h0, celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_2z, celloutsig_1_8z[10:1], celloutsig_1_7z[2], celloutsig_1_12z };
  assign celloutsig_0_2z = { celloutsig_0_1z[15], celloutsig_0_1z } - { in_data[49:32], celloutsig_0_0z };
  assign celloutsig_0_30z = { _02_[3:2], celloutsig_0_18z } ~^ celloutsig_0_27z;
  assign celloutsig_0_13z = { celloutsig_0_11z[14:10], celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_10z } ~^ { celloutsig_0_11z[10:1], celloutsig_0_10z, celloutsig_0_6z };
  assign celloutsig_1_19z = ~((celloutsig_1_0z[3] & celloutsig_1_8z[7]) | celloutsig_1_14z[12]);
  assign celloutsig_0_9z = ~((in_data[21] & celloutsig_0_8z[0]) | (celloutsig_0_6z & _01_[10]));
  assign celloutsig_0_28z = ~((celloutsig_0_12z & celloutsig_0_14z[0]) | (_01_[10] & celloutsig_0_19z));
  assign celloutsig_1_1z[10:4] = in_data[123:117] ~^ in_data[153:147];
  assign { celloutsig_1_8z[10:9], celloutsig_1_8z[7:1], celloutsig_1_8z[8] } = { celloutsig_1_7z[1], celloutsig_1_4z, celloutsig_1_3z[7:1], celloutsig_1_2z } ^ { celloutsig_1_7z[12:11], celloutsig_1_7z[9:3], celloutsig_1_7z[10] };
  assign celloutsig_1_1z[3:0] = 4'hf;
  assign celloutsig_1_3z[0] = 1'h0;
  assign celloutsig_1_8z[0] = celloutsig_1_7z[2];
  assign { out_data[128], out_data[96], out_data[32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_29z, celloutsig_0_30z };
endmodule
