68K GAS  S68K_001.s 			page 1


   1               	| Borrowed init code from 
   2               	|  https://raw.githubusercontent.com/ChartreuseK/68k-Monitor/master/Monitor-Simple.x68
   3               	
   4               	RAM_START	= 0x00000	| Beginning of the SRAM
   5               	STACK_END	= 0x7FFFC	| Has to be on a word boundary
   6               	RAM_END		= 0x7FFFF	| 512KB SRAM
   7               	ROM_START	= 0x80000	| ROM start
   8               	ROM_CODE	= ROM_START+1024| Skip vector table
   9               	ROM_END		= 0x87FFF	| End of 32KB EPROM
  10               	
  11               	|||||||||||||||||||||||||||||||||
  12               	| 68681 Duart Register Addresses
  13               	|
  14               	DUART = 0x0F0000	  | Base Addr of DUART
  15               	MRA   = DUART+0		  | Mode Register A           (R/W)
  16               	SRA   = DUART+2       | Status Register A         (r)
  17               	CSRA  = DUART+2       | Clock Select Register A   (w)
  18               	CRA   = DUART+4       | Commands Register A       (w)
  19               	RBA   = DUART+6       | Receiver Buffer A         (r)
  20               	TBA   = DUART+6       | Transmitter Buffer A      (w)
  21               	ACR   = DUART+8       | Aux. Control Register     (R/W)
  22               	ISR   = DUART+10      | Interrupt Status Register (R)
  23               	IMR   = DUART+10      | Interrupt Mask Register   (W)
  24               	MRB   = DUART+16      | Mode Register B           (R/W)
  25               	SRB   = DUART+18      | Status Register B         (R)
  26               	CSRB  = DUART+18      | Clock Select Register B   (W)
  27               	CRB   = DUART+20      | Commands Register B       (W)
  28               	RBB   = DUART+22      | Reciever Buffer B         (R)
  29               	TBB   = DUART+22      | Transmitter Buffer B      (W)
  30               	IVR   = DUART+24      | Interrupt Vector Register (R/W)
  31               	OPC   = DUART+26      | Output port config        (W)
  32               	INU   = DUART+26      | Input port (unlatched)    (R)
  33               	OPS   = DUART+28      | Output port Set           (W)
  34               	OPR   = DUART+30      | Output port Clear         (W)
  35               	
  36               	||||||||||||||||||||||||||||||||||
  37               	| ASCII Control Characters
  38               	|
  39               	BEL   = 0x07
  40               	BKSP  = 0x08       | CTRL-H
  41               	TAB   = 0x09
  42               	LF    = 0x0A
  43               	CR    = 0x0D
  44               	ESC   = 0x1B
  45               	
  46               	CTRLC	=	0x03
  47               	CTRLX	=	0x18     | Line Clear
  48               	
  49 0000 0000 0000 		.ORG	ROM_START
  49      0000 0000 
  49      0000 0000 
  49      0000 0000 
  49      0000 0000 
  50               	
  51               	| FIRST 8 bytes loaded after reset |
  52 80000 0007 FFFC 	    DC.l    STACK_END | Supervisor stack pointer
  53 80004 0008 0400 	    DC.l    ROM_CODE	| Initial PC
68K GAS  S68K_001.s 			page 2


  54               	
  55 80008 0000 0000 	        .ORG ROM_CODE
  55      0000 0000 
  55      0000 0000 
  55      0000 0000 
  55      0000 0000 
  56 80400 4E71      		nop
  57 80402 4FF9 0007 		lea			STACK_END,%sp
  57      FFFC 
  58 80408 13FC 00FF 		move.b	#0xFF, 0x080000		| Set swap bit so SRAM works
  58      0008 0000 
  59 80410 4E71      		nop
  60               	|
  61               	| Test the first two SRAM location
  62               	|
  63 80412 203C DEAD 		move.l	#0xDEADBEEF, %d0	| Test Pattern #1
  63      BEEF 
  64 80418 307C 0000 		move		#0x00000000, %a0	| First address of SRAM
  65 8041c 2080      		move.l	%d0, (%a0)				| Write out test pattern to SRAM
  66 8041e 2410      		move.l	(%a0), %d2				| Read first SRAM pattern into d2
  67 80420 B042      		cmp			%d2, %d0
  68 80422 6600 00FC 		bne			FERVR2						
  69 80426 223C 5555 		move.l	#0x5555AAAA, %d1	| Test Pattern #2
  69      AAAA 
  70 8042c 327C 0004 		move		#0x00000004, %a1	| Second long address of SRAM
  71 80430 2281      		move.l	%d1, (%a1)				| Write out test pattern to SRAM
  72 80432 2611      		move.l	(%a1), %d3				| Read back
  73 80434 B243      		cmp			%d3, %d1
  74 80436 6600 00E8 		bne			FERVR2
  75 8043a 4E71      		nop
  76               	| Test bits of first location (as bytes)
  77 8043c 7001      		move.l	#1, %d0
  78 8043e 207C 0000 		move.l	#0, %a0
  78      0000 
  79               	loop1stLoc:
  80 80444 1080      		move.b	%d0, (%a0)
  81 80446 1210      		move.b	(%a0), %d1
  82 80448 B200      		cmp.b		%d0, %d1
  83 8044a 6600 00DA 		bne			failBitTest
  84 8044e E348      		lsl			#1, %d0
  85 80450 0C80 0000 		cmp.l		#0x00000100, %d0
  85      0100 
  86 80456 6600 FFEC 		bne			loop1stLoc
  87               	|
  88               	| Test all address lines, 512KB SRAM
  89               	| Write incrementing pattern to data bits
  90               	|
  91 8045a 7001      		move.l	#1, %d0		| Fill pattern
  92 8045c 7401      		move.l	#1, %d2
  93 8045e 207C 0000 		move.l	#1, %a0		| Start address 1 (already tested addr 0)
  93      0001 
  94               	loopAdrFill:
  95 80464 1080      		move.b	%d0,(%a0)	| Do the write
  96 80466 5240      		addq		#1, %d0		| Increment the pattern
  97 80468 2408      		move.l	%a0, %d2	| Copy a0 to d2 for shift
  98 8046a E38A      		lsl.l		#1, %d2		| Shift temp addr
  99 8046c 2042      		move.l	%d2, %a0	| Put back into addr reg
68K GAS  S68K_001.s 			page 3


 100 8046e 0C82 0008 		cmp.l		#0x00080000,%d2
 100      0000 
 101 80474 6600 FFEE 		bne			loopAdrFill
 102               	| Check
 103 80478 7001      		move.l	#1, %d0
 104 8047a 7401      		move.l	#1, %d2
 105 8047c 207C 0000 		move.l	#1, %a0
 105      0001 
 106               	loopAdrCk:
 107 80482 1210      		move.b	(%a0), %d1	| Do the read (as a byte)
 108 80484 B200      		cmp.b		%d0, %d1
 109 80486 6600 00A4 		bne			failAdrTest
 110 8048a 5240      		addq		#1, %d0
 111 8048c 2408      		move.l	%a0, %d2 
 112 8048e E38A      		lsl.l		#1, %d2
 113 80490 2042      		move.l	%d2, %a0
 114 80492 0C82 0008 		cmp.l		#0x00080000,%d2
 114      0000 
 115 80498 6600 FFE8 		bne			loopAdrCk
 116               	|
 117               	| Done with address test of SRAM
 118               	|
 119 8049c 4EBA 019E 		jsr     initDuart       | Setup the serial port
 120               		
 121 804a0 41FA 0281 		lea		BANNER_MSG, %a0
 122 804a4 4EBA 00B4 		jsr		printString1
 123 804a8 41FA 0276 		lea		CRLF_MSG, %a0
 124 804ac 4EBA 00AC 		jsr		printString1
 125 804b0 41FA 025E 		lea		RAM_PASS_MSG, %a0
 126 804b4 4EBA 00A4 		jsr		printString1
 127 804b8 41FA 0266 		lea		CRLF_MSG, %a0
 128 804bc 4EBA 009C 		jsr		printString1
 129               	|
 130               	|	jsr		inChar
 131               	|	jsr		outChar
 132               	|	jmp		FERVR
 133               	|
 134 804c0 41FA 0212 		lea		READINLINE, %a0
 135 804c4 4EBA 0094 		jsr		printString1
 136 804c8 41FA 0256 		lea		CRLF_MSG, %a0
 137 804cc 4EBA 008C 		jsr		printString1
 138 804d0 4EBA 00BA 		jsr		readLine
 139 804d4 41FA 020E 		lea		L_TO_UPPER_MSG, %a0
 140 804d8 4EBA 0080 		jsr		printString1
 141 804dc 41FA 0242 		lea		CRLF_MSG, %a0
 142 804e0 4EBA 0078 		jsr		printString1
 143 804e4 4EBA 0138 		jsr		lineToUpper
 144 804e8 41FA 0215 		lea		WRITEOUTLINE,%a0
 145 804ec 4EBA 006C 		jsr		printString1
 146 804f0 41FA 022E 		lea		CRLF_MSG, %a0
 147 804f4 4EBA 0064 		jsr		printString1
 148 804f8 41F9 0007 		lea     varLineBuf, %a0
 148      FBAE 
 149 804fe 4EBA 005A 		jsr		printString1
 150               		
 151               	FERVR:
 152 80502 4E71      		nop
68K GAS  S68K_001.s 			page 4


 153 80504 13FC 0004 		move.b	#0x04, OPS		| Blink LED on DUART Out2
 153      000F 001C 
 154 8050c 4EBA 01B8 		jsr		delay1Sec
 155 80510 13FC 0004 		move.b	#0x04, OPR
 155      000F 001E 
 156 80518 4EBA 01AC 		jsr		delay1Sec
 157 8051c 4EFA FFE4 		jmp		FERVR
 158               	|
 159               	FERVR2:
 160 80520 4E71      		nop
 161 80522 4EFA FFFC 		jmp	FERVR2
 162               	failBitTest:
 163 80526 4E71      		nop
 164 80528 4EFA FFFC 		jmp	failBitTest
 165               	failAdrTest:
 166 8052c 4E71      		nop
 167 8052e 4EFA FFFC 		jmp	failAdrTest
 168               	
 169               	|||||
 170               	| Writes a character to Port A, blocking if not ready (Full buffer)
 171               	|  - Takes a character in D0
 172               	outChar1:
 173               	outChar:
 174 80532 0839 0002 	    btst    #2, SRA      | Check if transmitter ready bit is set
 174      000F 0002 
 175 8053a 6700 FFF6 	    beq     outChar1     
 176 8053e 13C0 000F 	    move.b  %d0, TBA      | Transmit Character
 176      0006 
 177 80544 4E75      	    rts
 178               	
 179               	| Writes a character to Port A, blocking if not ready (Full buffer)
 180               	|  - Takes a character in D0
 181               	outChar2:
 182 80546 0839 0002 	    btst    #2, SRB      | Check if transmitter ready bit is set
 182      000F 0012 
 183 8054e 6700 FFF6 	    beq     outChar2     
 184 80552 13C0 000F 	    move.b  %d0, TBB      | Transmit Character
 184      0016 
 185 80558 4E75      	    rts
 186               	
 187               	******
 188               	* Print a null terminated string
 189               	*
 190               	printString1:
 191               	printString:
 192               	 PSloop:
 193 8055a 1018      	    move.b  (%a0)+, %d0  | Read in character
 194 8055c 6704      	    beq.s   PSend         | Check for the null
 195               	    
 196 8055e 61D2      	    bsr.s   outChar      | Otherwise write the character
 197 80560 60F8      	    bra.s   PSloop        | And continue
 198               	PSend:
 199 80562 4E75      	    rts
 200               	
 201               	
 202               	|||||
 203               	| Reads in a character from Port A, blocking if none available
68K GAS  S68K_001.s 			page 5


 204               	|  - Returns character in D0
 205               	|    
 206               	inChar1:
 207               	inChar:
 208 80564 0839 0000 	    btst    #0,  SRA	| Check if receiver ready bit is set
 208      000F 0002 
 209 8056c 6700 FFF6 	    beq     inChar1
 210 80570 1039 000F 	    move.b  RBA, %d0	| Read Character into D0
 210      0006 
 211 80576 4E75      	    rts
 212               	
 213               	inChar2:
 214 80578 0839 0000 	    btst    #0,  SRB	| Check if receiver ready bit is set
 214      000F 0012 
 215 80580 6700 FFF6 	    beq     inChar2
 216 80584 1039 000F 	    move.b  RBB, %d0	| Read Character into D0
 216      0016 
 217 8058a 4E75      	    rts
 218               	
 219               	| Read in a line into the line buffer
 220               	readLine:
 221 8058c 48E7 2020 	    movem.l %d2/%a2, -(%SP)     | Save changed registers
 222 80590 45F9 0007 	    lea     varLineBuf, %a2   	| Start of the lineBuffer
 222      FBAE 
 223 80596 B542      	    eor.w   %d2, %d2           	| Clear the character counter
 224               	 RLloop:
 225 80598 6100 FFCA 	    bsr.w   inChar           	| Read a character from the serial port
 226 8059c 0C00 0008 	    cmp.b   #BKSP, %d0        	| Is it a backspace?
 227 805a0 6722      	    beq.s   RLBS
 228 805a2 0C00 0018 	    cmp.b   #CTRLX, %d0       	| Is it Ctrl-H (Line Clear)?
 229 805a6 673A      	    beq.s   RLlineClr
 230 805a8 0C00 000D 	    cmp.b   #CR, %d0          	| Is it a carriage return?
 231 805ac 6758      	    beq.s   RLEndLn
 232 805ae 0C00 000A 	    cmp.b   #LF, %d0          	| Is it anything else but a LF?
 233 805b2 67E4      	    beq.s   RLloop            	| Ignore LFs and get the next character
 234               	 .char:                      	| Normal character to be inserted into the buffer
 235 805b4 0C42 0050 	    cmp.w   #MAX_LINE_LENGTH, %d2
 236 805b8 6CDE      	    bge.s   RLloop            	| If the buffer is full ignore the character
 237 805ba 14C0      	    move.b  %d0, (%a2)+        	| Otherwise store the character
 238 805bc 5242      	    addq.w  #1, %d2           	| Increment character count
 239 805be 6100 FF72 	    bsr.w   outChar          	| Echo the character
 240 805c2 60D4      	    bra.s   RLloop            	| And get the next one
 241               	 RLBS:
 242 805c4 4A42      	    tst.w   %d2               	| Are we at the beginning of the line?
 243 805c6 67D0      	    beq.s   RLloop            	| Then ignore it
 244 805c8 6100 FF68 	    bsr.w   outChar          	| Backspace
 245 805cc 103C 0020 	    move.b  #' ', %d0
 246 805d0 6100 FF60 	    bsr.w   outChar          	| Space
 247 805d4 103C 0008 	    move.b  #BKSP, %d0
 248 805d8 6100 FF58 	    bsr.w   outChar          	| Backspace
 249 805dc 538A      	    subq.l  #1, %a2           	| Move back in the buffer
 250 805de 5382      	    subq.l  #1, %d2           	| And current character count
 251 805e0 60B6      	    bra.s   RLloop            	| And goto the next character
 252               	 RLlineClr:
 253 805e2 4A42      	    tst     %d2               	| Anything to clear?
 254 805e4 67B2      	    beq.s   RLloop            	| If not, fetch the next character
 255 805e6 95C2      	    suba.l  %d2, %a2           	| Return to the start of the buffer
68K GAS  S68K_001.s 			page 6


 256               	 RLlineClrloop:
 257 805e8 103C 0008 	    move.b  #BKSP, %d0
 258 805ec 6100 FF44 	    bsr.w   outChar          	| Backspace
 259 805f0 103C 0020 	    move.b  #' ', %d0
 260 805f4 6100 FF3C 	    bsr.w   outChar          	| Space
 261 805f8 103C 0008 	    move.b  #BKSP, %d0
 262 805fc 6100 FF34 	    bsr.w   outChar          	| Backspace
 263 80600 5342      	    subq.w  #1, %d2          
 264 80602 66E4      	    bne.s   RLlineClrloop   	| Go till the start of the line
 265 80604 6092      	    bra.s   RLloop   
 266               	 RLEndLn:
 267 80606 6100 FF2A 	    bsr.w   outChar          	| Echo the CR
 268 8060a 103C 000A 	    move.b  #LF, %d0
 269 8060e 6100 FF22 	    bsr.w   outChar          	| Line feed to be safe
 270 80612 14BC 0000 	    move.b  #0, (%a2)         	| Terminate the line (Buffer is longer than max to allow this at ful
 271 80616 204A      	    movea.l %a2, %a0           	| Ready the pointer to return (if needed)
 272 80618 4CDF 0404 	    movem.l (%SP)+, %d2/%a2     | Restore registers
 273 8061c 4E75      	    rts                      	| And return
 274               	
 275               	
 276               	| Convert line buffer to upper case
 277               	lineToUpper:
 278 8061e 41F9 0007 	    lea     varLineBuf, %a0   | Get the start of the line buffer
 278      FBAE 
 279               	 LUloop:
 280 80624 1010      	    move.b  (%a0), %d0        | Read in a character
 281 80626 0C00 0061 	    cmp.b   #'a', %d0         
 282 8062a 6D0A      	    blt.s   LUnext            | Is it less than lower-case 'a', then move on
 283 8062c 0C00 007A 	    cmp.b   #'z', %d0
 284 80630 6E04      	    bgt.s   LUnext            | Is it greater than lower-case 'z', then move on
 285 80632 0400 0020 	    sub.b   #0x20, %d0         | Then convert a to A, b to B, etc.
 286               	 LUnext:
 287 80636 10C0      	    move.b  %d0, (%a0)+       | Store the character back into a0, and move to the next
 288 80638 66EA      	    bne.s   LUloop             | Keep going till we hit a null terminator
 289 8063a 4E75      	    rts
 290               	
 291               	
 292               	|||||
 293               	| Initializes the 68681 DUART port A as 9600 8N1 
 294               	initDuart:
 295 8063c 13FC 0030 	    move.b  #0x30, CRA       | Reset Transmitter
 295      000F 0004 
 296 80644 13FC 0020 	    move.b  #0x20, CRA       | Reset Receiver
 296      000F 0004 
 297 8064c 13FC 0010 	    move.b  #0x10, CRA       | Reset Mode Register Pointer
 297      000F 0004 
 298               	    
 299 80654 13FC 0080 	    move.b  #0x80, ACR       | Baud Rate Set #2
 299      000F 0008 
 300 8065c 13FC 00BB 	    move.b  #0xBB, CSRA      | Set Tx and Rx rates to 9600
 300      000F 0002 
 301 80664 13FC 0093 	    move.b  #0x93, MRA       | 7-bit, No Parity (0x93 for 8-bit, 0x92 for 7-bit)
 301      000F 0000 
 302 8066c 13FC 0007 	    move.b  #0x07, MRA       | Normal Mode, Not CTS/RTS, 1 stop bit
 302      000F 0000 
 303               	    
 304 80674 13FC 0005 	    move.b  #0x05, CRA       | Enable Transmit/Recieve
68K GAS  S68K_001.s 			page 7


 304      000F 0004 
 305               	
 306 8067c 13FC 0030 	    move.b  #0x30, CRB       | Reset Transmitter
 306      000F 0014 
 307 80684 13FC 0020 	    move.b  #0x20, CRB       | Reset Receiver
 307      000F 0014 
 308 8068c 13FC 0010 	    move.b  #0x10, CRB       | Reset Mode Register Pointer
 308      000F 0014 
 309               	    
 310 80694 13FC 00BB 	    move.b  #0xBB, CSRB      | Set Tx and Rx rates to 9600
 310      000F 0012 
 311 8069c 13FC 0093 	    move.b  #0x93, MRB       | 7-bit, No Parity (0x93 for 8-bit, 0x92 for 7-bit)
 311      000F 0010 
 312 806a4 13FC 0007 	    move.b  #0x07, MRB       | Normal Mode, Not CTS/RTS, 1 stop bit
 312      000F 0010 
 313               	    
 314 806ac 13FC 0005 	    move.b  #0x05, CRB       | Enable Transmit/Recieve
 314      000F 0014 
 315               		
 316 806b4 13FC 0000 		move.b	#0x00, OPC		 | Output port configuration (all bit are outs)
 316      000F 001A 
 317 806bc 13FC 00FC 		move.b	#0xFC, OPR		 | Clear all outputs
 317      000F 001E 
 318 806c4 4E75      	    rts    
 319               	
 320               	delay1Sec:
 321 806c6 203C 0003 		move.l	#200000, %d0	| rough count
 321      0D40 
 322               	delay1Loop:
 323 806cc 5380      		sub.l	#1, %d0			
 324 806ce 6600 FFFC 		bne		delay1Loop
 325 806d2 4E75      		rts
 326               	
 327 806d4 5265 6164 	READINLINE:	  .ascii  "Reading in line"
 327      696E 6720 
 327      696E 206C 
 327      696E 65
 328 806e3 00        				DC.B    EOT
 329 806e4 436F 6E76 	L_TO_UPPER_MSG:  .ascii  "Convert line to upper case"
 329      6572 7420 
 329      6C69 6E65 
 329      2074 6F20 
 329      7570 7065 
 330 806fe 00        				DC.B    EOT
 331 806ff 5772 6974 	WRITEOUTLINE:	  .ascii  "Writing out line"
 331      696E 6720 
 331      6F75 7420 
 331      6C69 6E65 
 332 8070f 00        				DC.B    EOT
 333 80710 5241 4D20 	RAM_PASS_MSG:  .ascii  "RAM Test Passed"
 333      5465 7374 
 333      2050 6173 
 333      7365 64
 334 8071f 00        				DC.B    EOT
 335 80720 0A0D 00   	CRLF_MSG:	dc.b 0x0a,0xd,0
 336 80723 5349 4D50 	BANNER_MSG:	.ascii  "SIMPLE-68008 CPU"
 336      4C45 2D36 
68K GAS  S68K_001.s 			page 8


 336      3830 3038 
 336      2043 5055 
 337 80733 00        				DC.B    EOT
 338               	
 339               	MAX_LINE_LENGTH = 80
 340               	varLineBuf = RAM_END+1-1024-MAX_LINE_LENGTH-2
68K GAS  S68K_001.s 			page 9


DEFINED SYMBOLS
          S68K_001.s:4      *ABS*:0000000000000000 RAM_START
          S68K_001.s:5      *ABS*:000000000007fffc STACK_END
          S68K_001.s:6      *ABS*:000000000007ffff RAM_END
          S68K_001.s:7      *ABS*:0000000000080000 ROM_START
          S68K_001.s:8      *ABS*:0000000000080400 ROM_CODE
          S68K_001.s:9      *ABS*:0000000000087fff ROM_END
          S68K_001.s:14     *ABS*:00000000000f0000 DUART
          S68K_001.s:15     *ABS*:00000000000f0000 MRA
          S68K_001.s:16     *ABS*:00000000000f0002 SRA
          S68K_001.s:17     *ABS*:00000000000f0002 CSRA
          S68K_001.s:18     *ABS*:00000000000f0004 CRA
          S68K_001.s:19     *ABS*:00000000000f0006 RBA
          S68K_001.s:20     *ABS*:00000000000f0006 TBA
          S68K_001.s:21     *ABS*:00000000000f0008 ACR
          S68K_001.s:22     *ABS*:00000000000f000a ISR
          S68K_001.s:23     *ABS*:00000000000f000a IMR
          S68K_001.s:24     *ABS*:00000000000f0010 MRB
          S68K_001.s:25     *ABS*:00000000000f0012 SRB
          S68K_001.s:26     *ABS*:00000000000f0012 CSRB
          S68K_001.s:27     *ABS*:00000000000f0014 CRB
          S68K_001.s:28     *ABS*:00000000000f0016 RBB
          S68K_001.s:29     *ABS*:00000000000f0016 TBB
          S68K_001.s:30     *ABS*:00000000000f0018 IVR
          S68K_001.s:31     *ABS*:00000000000f001a OPC
          S68K_001.s:32     *ABS*:00000000000f001a INU
          S68K_001.s:33     *ABS*:00000000000f001c OPS
          S68K_001.s:34     *ABS*:00000000000f001e OPR
          S68K_001.s:39     *ABS*:0000000000000007 BEL
          S68K_001.s:40     *ABS*:0000000000000008 BKSP
          S68K_001.s:41     *ABS*:0000000000000009 TAB
          S68K_001.s:42     *ABS*:000000000000000a LF
          S68K_001.s:43     *ABS*:000000000000000d CR
          S68K_001.s:44     *ABS*:000000000000001b ESC
          S68K_001.s:46     *ABS*:0000000000000003 CTRLC
          S68K_001.s:47     *ABS*:0000000000000018 CTRLX
          S68K_001.s:159    .text:0000000000080520 FERVR2
          S68K_001.s:79     .text:0000000000080444 loop1stLoc
          S68K_001.s:162    .text:0000000000080526 failBitTest
          S68K_001.s:94     .text:0000000000080464 loopAdrFill
          S68K_001.s:106    .text:0000000000080482 loopAdrCk
          S68K_001.s:165    .text:000000000008052c failAdrTest
          S68K_001.s:294    .text:000000000008063c initDuart
          S68K_001.s:336    .text:0000000000080723 BANNER_MSG
          S68K_001.s:190    .text:000000000008055a printString1
          S68K_001.s:335    .text:0000000000080720 CRLF_MSG
          S68K_001.s:333    .text:0000000000080710 RAM_PASS_MSG
          S68K_001.s:327    .text:00000000000806d4 READINLINE
          S68K_001.s:220    .text:000000000008058c readLine
          S68K_001.s:329    .text:00000000000806e4 L_TO_UPPER_MSG
          S68K_001.s:277    .text:000000000008061e lineToUpper
          S68K_001.s:331    .text:00000000000806ff WRITEOUTLINE
                            *ABS*:000000000007fbae varLineBuf
          S68K_001.s:151    .text:0000000000080502 FERVR
          S68K_001.s:320    .text:00000000000806c6 delay1Sec
          S68K_001.s:172    .text:0000000000080532 outChar1
          S68K_001.s:173    .text:0000000000080532 outChar
68K GAS  S68K_001.s 			page 10


          S68K_001.s:181    .text:0000000000080546 outChar2
          S68K_001.s:191    .text:000000000008055a printString
          S68K_001.s:192    .text:000000000008055a PSloop
          S68K_001.s:198    .text:0000000000080562 PSend
          S68K_001.s:206    .text:0000000000080564 inChar1
          S68K_001.s:207    .text:0000000000080564 inChar
          S68K_001.s:213    .text:0000000000080578 inChar2
          S68K_001.s:224    .text:0000000000080598 RLloop
          S68K_001.s:241    .text:00000000000805c4 RLBS
          S68K_001.s:252    .text:00000000000805e2 RLlineClr
          S68K_001.s:266    .text:0000000000080606 RLEndLn
          S68K_001.s:234    .text:00000000000805b4 .char
                            *ABS*:0000000000000050 MAX_LINE_LENGTH
          S68K_001.s:256    .text:00000000000805e8 RLlineClrloop
          S68K_001.s:279    .text:0000000000080624 LUloop
          S68K_001.s:286    .text:0000000000080636 LUnext
          S68K_001.s:322    .text:00000000000806cc delay1Loop

UNDEFINED SYMBOLS
EOT
