<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/zachjs/sv2v" target="_blank">zachjs-sv2v</a></h3>
<pre class="test-passed">
description: Test imported from ivtest
rc: 0 (means success: 1)
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/drive_strength.v.html" target="file-frame">third_party/tests/ivtest/ivltests/drive_strength.v</a>
defines: 
time_elapsed: 0.090s
ram usage: 10916 KB
</pre>
<pre class="log">

zachjs-sv2v -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/drive_strength.v.html" target="file-frame">third_party/tests/ivtest/ivltests/drive_strength.v</a>
module drive_strength;
	wire su1su0;
	wire su1st0;
	wire su1pu0;
	wire su1we0;
	wire su1hz0;
	wire st1su0;
	wire st1st0;
	wire st1pu0;
	wire st1we0;
	wire st1hz0;
	wire pu1su0;
	wire pu1st0;
	wire pu1pu0;
	wire pu1we0;
	wire pu1hz0;
	wire we1su0;
	wire we1st0;
	wire we1pu0;
	wire we1we0;
	wire we1hz0;
	wire hz1su0;
	wire hz1st0;
	wire hz1pu0;
	wire hz1we0;
	wire hz1hz0;
	assign (supply0, supply1) su1su0 = 1&#39;b1;
	assign (supply0, supply1) su1st0 = 1&#39;b1;
	assign (supply0, supply1) su1pu0 = 1&#39;b1;
	assign (supply0, supply1) su1we0 = 1&#39;b1;
	assign (supply0, supply1) su1hz0 = 1&#39;b1;
	assign (strong0, strong1) st1su0 = 1&#39;b1;
	assign (strong0, strong1) st1st0 = 1&#39;b1;
	assign (strong0, strong1) st1pu0 = 1&#39;b1;
	assign (strong0, strong1) st1we0 = 1&#39;b1;
	assign (strong0, strong1) st1hz0 = 1&#39;b1;
	assign (pull0, pull1) pu1su0 = 1&#39;b1;
	assign (pull0, pull1) pu1st0 = 1&#39;b1;
	assign (pull0, pull1) pu1pu0 = 1&#39;b1;
	assign (pull0, pull1) pu1we0 = 1&#39;b1;
	assign (pull0, pull1) pu1hz0 = 1&#39;b1;
	assign (weak0, weak1) we1su0 = 1&#39;b1;
	assign (weak0, weak1) we1st0 = 1&#39;b1;
	assign (weak0, weak1) we1pu0 = 1&#39;b1;
	assign (weak0, weak1) we1we0 = 1&#39;b1;
	assign (weak0, weak1) we1hz0 = 1&#39;b1;
	assign (strong0, highz1) hz1su0 = 1&#39;b1;
	assign (strong0, highz1) hz1st0 = 1&#39;b1;
	assign (strong0, highz1) hz1pu0 = 1&#39;b1;
	assign (strong0, highz1) hz1we0 = 1&#39;b1;
	assign (strong0, highz1) hz1hz0 = 1&#39;b1;
	assign (supply0, supply1) su1su0 = 1&#39;b0;
	assign (supply0, supply1) st1su0 = 1&#39;b0;
	assign (supply0, supply1) pu1su0 = 1&#39;b0;
	assign (supply0, supply1) we1su0 = 1&#39;b0;
	assign (supply0, supply1) hz1su0 = 1&#39;b0;
	assign (strong0, strong1) su1st0 = 1&#39;b0;
	assign (strong0, strong1) st1st0 = 1&#39;b0;
	assign (strong0, strong1) pu1st0 = 1&#39;b0;
	assign (strong0, strong1) we1st0 = 1&#39;b0;
	assign (strong0, strong1) hz1st0 = 1&#39;b0;
	assign (pull0, pull1) su1pu0 = 1&#39;b0;
	assign (pull0, pull1) st1pu0 = 1&#39;b0;
	assign (pull0, pull1) pu1pu0 = 1&#39;b0;
	assign (pull0, pull1) we1pu0 = 1&#39;b0;
	assign (pull0, pull1) hz1pu0 = 1&#39;b0;
	assign (weak0, weak1) su1we0 = 1&#39;b0;
	assign (weak0, weak1) st1we0 = 1&#39;b0;
	assign (weak0, weak1) pu1we0 = 1&#39;b0;
	assign (weak0, weak1) we1we0 = 1&#39;b0;
	assign (weak0, weak1) hz1we0 = 1&#39;b0;
	assign (highz0, strong1) su1hz0 = 1&#39;b0;
	assign (highz0, strong1) st1hz0 = 1&#39;b0;
	assign (highz0, strong1) pu1hz0 = 1&#39;b0;
	assign (highz0, strong1) we1hz0 = 1&#39;b0;
	assign (highz0, strong1) hz1hz0 = 1&#39;b0;
	initial begin
		#(1)
			;
		if (((((((((((((((((((((((((su1su0 !== 1&#39;bx) || (su1st0 !== 1&#39;b1)) || (su1pu0 !== 1&#39;b1)) || (su1we0 !== 1&#39;b1)) || (su1hz0 !== 1&#39;b1)) || (st1su0 !== 1&#39;b0)) || (st1st0 !== 1&#39;bx)) || (st1pu0 !== 1&#39;b1)) || (st1we0 !== 1&#39;b1)) || (st1hz0 !== 1&#39;b1)) || (pu1su0 !== 1&#39;b0)) || (pu1st0 !== 1&#39;b0)) || (pu1pu0 !== 1&#39;bx)) || (pu1we0 !== 1&#39;b1)) || (pu1hz0 !== 1&#39;b1)) || (we1su0 !== 1&#39;b0)) || (we1st0 !== 1&#39;b0)) || (we1pu0 !== 1&#39;b0)) || (we1we0 !== 1&#39;bx)) || (we1hz0 !== 1&#39;b1)) || (hz1su0 !== 1&#39;b0)) || (hz1st0 !== 1&#39;b0)) || (hz1pu0 !== 1&#39;b0)) || (hz1we0 !== 1&#39;b0)) || (hz1hz0 !== 1&#39;bz))
			$display(&#34;FAILED - drive_strength&#34;);
		else
			$display(&#34;PASSED&#34;);
		#(10)
			;
		$finish;
	end
	reg bug_fix;
	initial begin
		bug_fix = 0;
		#(2)
			;
		bug_fix = 1;
		#(2)
			;
		bug_fix = 0;
	end
endmodule

</pre>
</body>