 
****************************************
Report : area
Design : benes_simple_seq
Version: J-2014.09-SP3
Date   : Sat Jun 19 04:15:11 2021
****************************************

Library(s) Used:

    tcbn28hpcplusbwp30p140tt0p8v25c (File: /usr/scratch/DRBE-shared/TSMC-library/IP/TSMC28_STD_CELLS/custom_utils_ck/tsmc_ip/tcbn28hpcplusbwp30p140/nldm/tcbn28hpcplusbwp30p140tt0p8v25c.db)

Number of ports:                         4931
Number of nets:                         32195
Number of cells:                         6496
Number of combinational cells:           2624
Number of sequential cells:              3520
Number of macros/black boxes:               0
Number of buf/inv:                       2624
Number of references:                     360

Combinational area:              32197.283815
Buf/Inv area:                    12316.752022
Noncombinational area:           51597.755348
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                 83795.039163
Total area:                 undefined
1
