
---------- Begin Simulation Statistics ----------
host_inst_rate                                 198112                       # Simulator instruction rate (inst/s)
host_mem_usage                                 310772                       # Number of bytes of host memory used
host_seconds                                   100.95                       # Real time elapsed on the host
host_tick_rate                             1449140585                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000009                       # Number of instructions simulated
sim_seconds                                  0.146297                       # Number of seconds simulated
sim_ticks                                146296969000                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            4709707                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 107983.445881                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 108061.621475                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                1771103                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency   317320586000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.623946                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses              2938604                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            358569                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency 278802657500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.547812                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses         2580034                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           1567315                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 111216.067043                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 110251.265917                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits                983016                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   64983436757                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.372803                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              584299                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits            40024                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency  60007007757                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.347266                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses         544275                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs 25374.070371                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 71404.567946                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                   1.260890                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs            179634                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           16572                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs   4558045757                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets   1183316500                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             6277022                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 108519.599534                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 108443.071814                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 2754119                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency    382304022757                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.561238                       # miss rate for demand accesses
system.cpu.dcache.demand_misses               3522903                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             398593                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency 338809665257                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.497737                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses          3124309                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.999725                       # Average percentage of cache occupancy
system.cpu.dcache.occ_%::1                  -0.000199                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1023.718670                       # Average occupied blocks per context
system.cpu.dcache.occ_blocks::1             -0.203606                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            6277022                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 108519.599534                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 108443.071814                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                2754119                       # number of overall hits
system.cpu.dcache.overall_miss_latency   382304022757                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.561238                       # miss rate for overall accesses
system.cpu.dcache.overall_misses              3522903                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            398593                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency 338809665257                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.497737                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses         3124309                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                2599033                       # number of replacements
system.cpu.dcache.sampled_refs                2600057                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1023.616868                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  3278386                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           501004542500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                   543830                       # number of writebacks
system.cpu.dtb.data_accesses                        1                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            1                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        1                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            1                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13615426                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 62683.593750                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 60154.761905                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13615298                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency        8023500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000009                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                  128                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits                 1                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency      7579500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses             126                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs               107207.070866                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13615426                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 62683.593750                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 60154.761905                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13615298                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency         8023500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000009                       # miss rate for demand accesses
system.cpu.icache.demand_misses                   128                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                  1                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency      7579500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000009                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses              126                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.169826                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0             86.950722                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13615426                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 62683.593750                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 60154.761905                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13615298                       # number of overall hits
system.cpu.icache.overall_miss_latency        8023500                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000009                       # miss rate for overall accesses
system.cpu.icache.overall_misses                  128                       # number of overall misses
system.cpu.icache.overall_mshr_hits                 1                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency      7579500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000009                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses             126                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.sampled_refs                    127                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                 86.950722                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13615298                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 1                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 48346.021662                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency      5670988341                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                117300                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                    20024                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     69080.977827                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 54067.219337                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_miss_latency           1383277500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                       1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                      20024                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency      1082642000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate                  1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                 20024                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                    2580162                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       111170.915261                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  95708.077943                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                         115072                       # number of ReadReq hits
system.l2.ReadReq_miss_latency           274046311500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.955401                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                      2465090                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                      6269                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency      235328840500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.952971                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                 2458819                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                  524252                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    109853.152806                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 94452.211095                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency         57590735065                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                    524252                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency    49516760571                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses               524252                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                   543830                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                       543830                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           0.291006                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                     2600186                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        110831.772305                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   95371.704662                       # average overall mshr miss latency
system.l2.demand_hits                          115072                       # number of demand (read+write) hits
system.l2.demand_miss_latency            275429589000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.955745                       # miss rate for demand accesses
system.l2.demand_misses                       2485114                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                       6269                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency       236411482500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.953333                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                  2478843                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.681998                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.135633                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                  11173.862082                       # Average occupied blocks per context
system.l2.occ_blocks::1                   2222.208796                       # Average occupied blocks per context
system.l2.overall_accesses                    2600186                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       110831.772305                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  93246.970926                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                         115072                       # number of overall hits
system.l2.overall_miss_latency           275429589000                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.955745                       # miss rate for overall accesses
system.l2.overall_misses                      2485114                       # number of overall misses
system.l2.overall_mshr_hits                      6269                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency      242082470841                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.998445                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                 2596143                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.936138                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                        109809                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher          387                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified       201260                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued           117300                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit        83565                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                        2479737                       # number of replacements
system.l2.sampled_refs                        2490697                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      13396.070878                       # Cycle average of tags in use
system.l2.total_refs                           724809                       # Total number of references to valid blocks.
system.l2.warmup_cycle                   502126497000                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                           508409                       # number of writebacks
system.switch_cpus.dtb.data_accesses          2980716                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              2962770                       # DTB hits
system.switch_cpus.dtb.data_misses              17946                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          2206932                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              2189262                       # DTB read hits
system.switch_cpus.dtb.read_misses              17670                       # DTB read misses
system.switch_cpus.dtb.write_accesses          773784                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              773508                       # DTB write hits
system.switch_cpus.dtb.write_misses               276                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10017952                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10017948                       # ITB hits
system.switch_cpus.itb.fetch_misses                 4                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                209457727                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   3733211                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        1451521                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      1584502                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect       152200                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      1629211                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        1700813                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS          26435                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches      1112239                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       591943                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     64727790                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.157359                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     0.907120                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0     61500131     95.01%     95.01% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1      1353838      2.09%     97.11% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       578754      0.89%     98.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       240909      0.37%     98.37% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       277442      0.43%     98.80% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5        42840      0.07%     98.87% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       101617      0.16%     99.02% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        40316      0.06%     99.09% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       591943      0.91%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     64727790                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10185499                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         3006543                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          3800350                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts       152191                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10185499                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      7205898                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000006                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000006                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     8.313616                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               8.313616                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles     52908176                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred           10                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved        44547                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     25849082                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      7492728                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      4224246                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      1227328                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts           42                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles       102639                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        4741315                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            4626651                       # DTB hits
system.switch_cpus_1.dtb.data_misses           114664                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        3783895                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            3671383                       # DTB read hits
system.switch_cpus_1.dtb.read_misses           112512                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        957420                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            955268                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            2152                       # DTB write misses
system.switch_cpus_1.fetch.Branches           1700813                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         3597476                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             8033085                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes       108280                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             26530207                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        722460                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.020458                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3597476                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      1477956                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              0.319117                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     65955118                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     0.402246                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     1.617795                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       61519521     93.27%     93.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1          70262      0.11%     93.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2         644418      0.98%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          65527      0.10%     94.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         724051      1.10%     95.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5         130779      0.20%     95.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         333234      0.51%     96.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         313583      0.48%     96.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        2153743      3.27%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     65955118                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles              17181092                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        1210762                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop              261172                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           0.160235                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            6146103                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores           957420                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         8265563                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            11927415                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.803896                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         6644654                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.143468                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             12043436                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts       152915                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles      42915275                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      5993302                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts      2423304                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1674323                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     17418630                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      5188683                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       970252                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     13321365                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents        53893                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents       199467                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      1227328                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles       691087                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked      1222549                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads        52423                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses           22                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation         4122                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      2986753                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       880514                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         4122                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect        20970                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       131945                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.120285                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.120285                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu      4931098     34.50%     34.50% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult            0      0.00%     34.50% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     34.50% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd      1422896      9.96%     44.46% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp       149347      1.04%     45.50% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt        37530      0.26%     45.77% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult      1300133      9.10%     54.86% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv            9      0.00%     54.86% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt           14      0.00%     54.86% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      5386975     37.69%     92.56% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite      1063615      7.44%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     14291617                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       320219                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.022406                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu           19      0.01%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd          160      0.05%      0.06% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp          345      0.11%      0.16% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%      0.16% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult       113965     35.59%     35.75% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            0      0.00%     35.75% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     35.75% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead       150656     47.05%     82.80% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite        55074     17.20%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     65955118                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     0.216687                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     0.638757                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0     56264681     85.31%     85.31% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      7082986     10.74%     96.05% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1533752      2.33%     98.37% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3       412960      0.63%     99.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       475888      0.72%     99.72% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       118558      0.18%     99.90% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6        59127      0.09%     99.99% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7         6185      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8          981      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     65955118                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           0.171906                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         17157458                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        14291617                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      7155051                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued       480045                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined      6919911                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       3597488                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           3597476                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              12                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       808496                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       247404                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      5993302                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1674323                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               83136210                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles     49891980                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      7339943                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents       131896                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      8083348                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents      2754911                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents        94368                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     35959773                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     23904883                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     16358638                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      3793043                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      1227328                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles      2959418                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps      9018606                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts      5272457                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                406353                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
