{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "![Chisel](https://chisel.eecs.berkeley.edu/assets/img/chisel_64.png)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {
    "collapsed": true
   },
   "source": [
    "# Module 4: Advanced Chisel\n",
    "\n",
    "#### Written by Paul Rigge (rigge@berkeley.edu)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Introduction\n",
    "\n",
    "Chisel is a framework that helps users write hardware generators.\n",
    "The idea is to encode a designer's methodology into a program that can be used to create many categories of a circuit.\n",
    "Some generators are very narrow in scope and can be used to generate a small set of designs, for example an adder parameterized by the width of its operands.\n",
    "Other generators are very broad in scope and can generate circuits with a wide range of architectures, for example a rocket core that can either be in-order or out-of-order.\n",
    "\n",
    "Most of the popular HDLs have some mechanisms for writing generators, but they are often difficult to use to write sophisticated generators because of limitations of the language.\n",
    "Chisel can make writing sophisticated generators much easier because it is hosted in Scala.\n",
    "This allows generator writers to use the powerful language features of Scala and the software development practices they enable that are not possible in HDLs.\n",
    "\n",
    "This module will cover:\n",
    "\n",
    "  - Writing parameterized modules\n",
    "  - Writing parameterized IOs, and advanced IO for generators\n",
    "  - Miscellaneous useful things like multiple clock domains, verilog blackboxing, and more"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "\u001b[32mimport \u001b[39m\u001b[36m$ivy.$                                                  \n",
       "\u001b[39m\n",
       "\u001b[32mimport \u001b[39m\u001b[36m$ivy.$                                                          \n",
       "\u001b[39m\n",
       "\u001b[32mimport \u001b[39m\u001b[36m$ivy.$                            \n",
       "\u001b[39m\n",
       "\u001b[32mimport \u001b[39m\u001b[36mchisel3._\n",
       "\u001b[39m\n",
       "\u001b[32mimport \u001b[39m\u001b[36mchisel3.iotesters.{ChiselFlatSpec, Driver, PeekPokeTester, TesterOptionsManager}\n",
       "\u001b[39m\n",
       "\u001b[32mimport \u001b[39m\u001b[36mchisel3.util._\n",
       "\n",
       "// Don't worry about understanding the code below. This is a pure Scala (no Chisel) implementation\n",
       "// for finding primitive polynomials\n",
       "// Based on Saxena & McClusky, \"Primitive Polynomial Generation Algorithms: Implementation and Performance Analysis\" (2004)\n",
       "// http://crc.stanford.edu/crc_papers/CRC-TR-04-03.pdf\n",
       "\u001b[39m\n",
       "defined \u001b[32mobject\u001b[39m \u001b[36mGalois\u001b[39m"
      ]
     },
     "execution_count": 1,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "import $ivy.`edu.berkeley.cs::chisel3:3.0-SNAPSHOT_2017-07-19` \n",
    "import $ivy.`edu.berkeley.cs::chisel-iotesters:1.1-SNAPSHOT_2017-07-19`\n",
    "import $ivy.`org.scalanlp::breeze:0.13.2`\n",
    "import chisel3._\n",
    "import chisel3.iotesters.{ChiselFlatSpec, Driver, PeekPokeTester, TesterOptionsManager}\n",
    "import chisel3.util._\n",
    "\n",
    "// Don't worry about understanding the code below. This is a pure Scala (no Chisel) implementation\n",
    "// for finding primitive polynomials\n",
    "// Based on Saxena & McClusky, \"Primitive Polynomial Generation Algorithms: Implementation and Performance Analysis\" (2004)\n",
    "// http://crc.stanford.edu/crc_papers/CRC-TR-04-03.pdf\n",
    "object Galois {\n",
    "    def maxForDegree(n: Int): Long = {\n",
    "        var max: Long = 1\n",
    "        for (i <- 1 to n) {\n",
    "            max *= 2\n",
    "        }\n",
    "        max - 1\n",
    "    }\n",
    "    def gp(degree: Int, l: Option[Int] = None, d: Option[Seq[Int]] = None): Seq[Int] = {\n",
    "        val myL = l.getOrElse(degree - 1)\n",
    "        val myD = d.getOrElse(scala.collection.mutable.ArrayBuffer.fill(degree + 1)(1))\n",
    "        \n",
    "        if (myL == 0) visit(myD) match {\n",
    "            case Some(d) => d\n",
    "            case _ => Seq()\n",
    "        } else {\n",
    "            val d0 = myD.updated(myL, 0)\n",
    "            val d1 = myD.updated(myL, 1)\n",
    "            val try0 = gp(degree, Some(myL - 1), Some(d0))\n",
    "            if (try0.length > 0) return try0\n",
    "            val try1 = gp(degree, Some(myL - 1), Some(d1))\n",
    "            return try1\n",
    "        }\n",
    "        \n",
    "    }\n",
    "    def visit(d: Seq[Int]): Option[Seq[Int]] = {\n",
    "        // println(s\"visit() called on ${d.toString}\")\n",
    "        val n = d.length\n",
    "        val max = maxForDegree(n)\n",
    "        var f: Boolean = true\n",
    "        var c: Long = 0\n",
    "        var t: Int = 0\n",
    "        val s = scala.collection.mutable.ArrayBuffer.fill(n)(1)\n",
    "        do {\n",
    "            c += 1\n",
    "            t = 0\n",
    "            for (i <- 0 until n) {\n",
    "                t = (t ^ (s(i) & d(i)))\n",
    "            }\n",
    "            for (i <- 0 until n - 1) {\n",
    "                s.update(i, s(i+1))\n",
    "            }\n",
    "            s.update(n-1, t)\n",
    "            f = s.exists(_ == 0)\n",
    "        } while (f)\n",
    "        if (c == max) {\n",
    "            Some(d)\n",
    "        } else {\n",
    "            None\n",
    "        }\n",
    "    }\n",
    "}"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Module Parameterization\n",
    "\n",
    "### Simple Parameterization\n",
    "\n",
    "An important building block to writing hardware generators is writing a parameterized module.\n",
    "Chisel `Module`s are implemented as Scala classes, and any Scala objects can be used as parameters to a `Module`.\n",
    "\n",
    "Providing widths and vector sizes is the simplest style of parameterization and is commonly done in Verilog.\n",
    "The following code block gives examples of this style of parameterization in chisel.\n",
    "\n",
    "Notice the use of `require()`.\n",
    "Some values of a parameter may be nonsensical or unsupported by the generator.\n",
    "`require()` allows the generator author to make a Chisel compile-time assertion with a message explaining what was wrong.\n",
    "Note what happens when you change the values of the parameters in the last two lines."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[\u001b[35minfo\u001b[0m] [0.001] Elaborating design...\n",
      "[\u001b[35minfo\u001b[0m] [0.069] Done elaborating.\n",
      "Total FIRRTL Compile Time: 175.8 ms\n",
      "Total FIRRTL Compile Time: 12.0 ms\n",
      "End of dependency graph\n",
      "Circuit state created\n",
      "[\u001b[35minfo\u001b[0m] [0.002] SEED 1503283921517\n",
      "test cmd1WrapperHelperAdder Success: 1 tests passed in 6 cycles taking 0.013844 seconds\n",
      "[\u001b[35minfo\u001b[0m] [0.004] RAN 1 CYCLES PASSED\n",
      "[\u001b[35minfo\u001b[0m] [0.000] Elaborating design...\n",
      "[\u001b[35minfo\u001b[0m] [0.012] Done elaborating.\n",
      "Total FIRRTL Compile Time: 53.3 ms\n",
      "Total FIRRTL Compile Time: 31.2 ms\n",
      "End of dependency graph\n",
      "Circuit state created\n",
      "[\u001b[35minfo\u001b[0m] [0.000] SEED 1503283922202\n",
      "test cmd1WrapperHelperVecAdder Success: 5 tests passed in 5 cycles taking 0.038889 seconds\n",
      "[\u001b[35minfo\u001b[0m] [0.019] RAN 0 CYCLES PASSED\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "defined \u001b[32mclass\u001b[39m \u001b[36mAdder\u001b[39m\n",
       "defined \u001b[32mclass\u001b[39m \u001b[36mVecAdder\u001b[39m\n",
       "defined \u001b[32mclass\u001b[39m \u001b[36mAdderTester\u001b[39m\n",
       "defined \u001b[32mclass\u001b[39m \u001b[36mVecAdderTester\u001b[39m\n",
       "\u001b[36mres1_4\u001b[39m: \u001b[32mBoolean\u001b[39m = \u001b[32mtrue\u001b[39m\n",
       "\u001b[36mres1_5\u001b[39m: \u001b[32mBoolean\u001b[39m = \u001b[32mtrue\u001b[39m"
      ]
     },
     "execution_count": 2,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "class Adder(inWidth: Int, outWidth: Int) extends Module {\n",
    "    require(inWidth > 0 && outWidth > 0, s\"Widths should be positive, got $inWidth and $outWidth\")\n",
    "    require (outWidth >= inWidth, s\"Output width should not be smaller than input width ($outWidth < $inWidth)\")\n",
    "    \n",
    "    val io = IO(new Bundle {\n",
    "        val in0 = Input(UInt(inWidth.W))\n",
    "        val in1 = Input(UInt(inWidth.W))\n",
    "        val out = Output(UInt(outWidth.W))\n",
    "    })\n",
    "    \n",
    "    io.out := io.in0 + io.in1\n",
    "}\n",
    "\n",
    "class VecAdder(inWidth: Int, outWidth: Int, vecSize: Int) extends Module {\n",
    "    require (vecSize > 0, \"Vector length should be positive\")\n",
    "    require(inWidth > 0 && outWidth > 0, \"Widths should be positive\")\n",
    "    require (outWidth >= inWidth, \"Output width should not be smaller than input width\")\n",
    "\n",
    "    \n",
    "    val io = IO(new Bundle {\n",
    "        val in0 = Input(Vec(vecSize, UInt(inWidth.W)))\n",
    "        val in1 = Input(Vec(vecSize, UInt(inWidth.W)))\n",
    "        val out = Output(Vec(vecSize, UInt(outWidth.W)))\n",
    "    })\n",
    "    \n",
    "    for (i <- 0 until vecSize) {\n",
    "        io.out(i) := io.in0(i) + io.in1(i)\n",
    "    }\n",
    "}\n",
    "\n",
    "class AdderTester(c: Adder) extends PeekPokeTester(c) {\n",
    "    poke(c.io.in0, 3)\n",
    "    poke(c.io.in1, 4)\n",
    "    step(1)\n",
    "    expect(c.io.out, 7)\n",
    "}\n",
    "\n",
    "class VecAdderTester(c: VecAdder) extends PeekPokeTester(c) {\n",
    "    for (i <- 0 until c.io.in0.length) {\n",
    "        poke(c.io.in0(i), 3 + i)\n",
    "        poke(c.io.in1(i), 4 + i)\n",
    "        expect(c.io.out(i), 7 + 2 * i)\n",
    "    }\n",
    "}\n",
    "\n",
    "Driver(() => new Adder(3, 4)) { c => new AdderTester(c) }\n",
    "Driver(() => new VecAdder(7, 8, 5)) { c => new VecAdderTester(c) }"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### More Advanced Parameterization\n",
    "The kind of parameterization shown in `Adder` and `VecAdder` is very basic.\n",
    "Chisel `Module`s are Scala classes, so anything that can be used as an argument to a Scala class constructor can be a parameter for a Chisel `Module`.\n",
    "\n",
    "This section will show a few LFSR implementations that are parameterized differently.\n",
    "The code block below starts of by defining `LFSRIO` (a class that extends `Bundle`).\n",
    "Each LFSR implementation will use the same `LFSRIO` class and reuse the same tester.\n",
    "\n",
    "The `LFSRTester` is abstract because it doesn't define the `feedback` function- each concrete class that extends it should define feedback to match whatever LFSR it is testing."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "defined \u001b[32mtype\u001b[39m \u001b[36mHasLFSRIO\u001b[39m\n",
       "defined \u001b[32mclass\u001b[39m \u001b[36mLFSRIO\u001b[39m\n",
       "defined \u001b[32mclass\u001b[39m \u001b[36mLFSRTester\u001b[39m"
      ]
     },
     "execution_count": 3,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "type HasLFSRIO = { def io: LFSRIO; def n: Int }\n",
    "\n",
    "class LFSRIO extends Bundle {\n",
    "    val en  = Input(Bool())\n",
    "    val out = Output(Bool())\n",
    "    val state = Output(UInt())\n",
    "}\n",
    "\n",
    "abstract class LFSRTester[T <: Module](c: T) extends PeekPokeTester(c) {\n",
    "    val n = c match {\n",
    "        case c: HasLFSRIO => c.n\n",
    "    }\n",
    "    def feedback(state: BigInt): BigInt\n",
    "    def nextState(state: BigInt): BigInt = {\n",
    "        (state << 1) & BigInt(\"1\"*n, 2) | feedback(state)\n",
    "    }\n",
    "    \n",
    "    val numStates = BigInt(\"1\" * n, 2)\n",
    "    c match {\n",
    "    case c: HasLFSRIO =>\n",
    "        poke(c.io.en, 1)\n",
    "\n",
    "        for (i <- BigInt(0) until numStates) {\n",
    "            val next = nextState(peek(c.io.state))\n",
    "            step(1)\n",
    "            expect(c.io.state, next)\n",
    "        }\n",
    "    }\n",
    "}"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "This first example is perhaps somewhat similar to how you would write this generator in a language like Verilog.\n",
    "The module has two parameters: number of state bits and an integer representing the feedback polynomial.\n",
    "If the `i`th LSB of `feedback` is high, the `i`th bit of state is included in the feedback.\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[\u001b[35minfo\u001b[0m] [0.000] Elaborating design...\n",
      "[\u001b[35minfo\u001b[0m] [0.019] Done elaborating.\n",
      "Total FIRRTL Compile Time: 94.4 ms\n",
      "Total FIRRTL Compile Time: 27.5 ms\n",
      "End of dependency graph\n",
      "Circuit state created\n",
      "[\u001b[35minfo\u001b[0m] [0.000] SEED 1503283925212\n",
      "test cmd3WrapperHelperLFSRwithIntParam Success: 15 tests passed in 20 cycles taking 0.039508 seconds\n",
      "[\u001b[35minfo\u001b[0m] [0.035] RAN 15 CYCLES PASSED\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "defined \u001b[32mclass\u001b[39m \u001b[36mLFSRwithIntParam\u001b[39m\n",
       "\u001b[36mres3_1\u001b[39m: \u001b[32mBoolean\u001b[39m = \u001b[32mtrue\u001b[39m"
      ]
     },
     "execution_count": 4,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "class LFSRwithIntParam(val n: Int, feedback: Int) extends Module {\n",
    "    require(n > 1, \"State must be at least 2 bits\")\n",
    "    \n",
    "    val io = IO(new LFSRIO)\n",
    "    \n",
    "    val allOnes = (BigInt(1) << n) - 1 // n may be larger than the word size\n",
    "    val state = RegInit(allOnes.U(n.W))\n",
    "    val xors = Wire(Vec(n + 1, Bool()))\n",
    "    \n",
    "    xors(0) := false.B\n",
    "    for (i <- 0 until n) {\n",
    "        val sel = (feedback >> i) & 1\n",
    "        if (sel != 0) {\n",
    "            // this is a tap!\n",
    "            xors(i + 1) := state(i) ^ xors(i)\n",
    "        } else {\n",
    "            // not a tap, just pass through\n",
    "            xors(i + 1) := xors(i)\n",
    "        }\n",
    "    }\n",
    "    \n",
    "    io.out := state(0)\n",
    "    when (io.en) {\n",
    "        state := (state << 1) | xors(n)\n",
    "    }\n",
    "    io.state := state\n",
    "}\n",
    "\n",
    "Driver( () => new LFSRwithIntParam(4, 0xC) ) {\n",
    "    c: LFSRwithIntParam => // new LFSR32Tester(c)\n",
    "    new LFSRTester(c) {\n",
    "        def feedback(state: BigInt) = ((state >> 3) ^ (state >> 2)) & 0x1\n",
    "    }\n",
    "}"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "In this second example below, instead of representing `feedback` as an integer, we represent it as a function.\n",
    "`feedback` takes the state (of type `UInt`) as an argument and produces the new bit to shift in (of type `Bool`).\n",
    "This is possible because Scala is a functional programming language that treats functions as first class objects (you can pass them around as arguments and treat them like any other object).\n",
    "\n",
    "Is the second example better than the first?\n",
    "In this case, it made the code shorter (although defining `feedback` as a function may take more lines of code than defining it as an integer).\n",
    "Using a function in this case eliminates some bit manipulation code which can be hard to read or debug.\n",
    "One potential downside to having feedback defined as a function is that you could pass a function that has state or isn't linear, which would mean this is no longer an LFSR.\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {
    "scrolled": true
   },
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[\u001b[35minfo\u001b[0m] [0.000] Elaborating design...\n",
      "[\u001b[35minfo\u001b[0m] [0.014] Done elaborating.\n",
      "Total FIRRTL Compile Time: 22.4 ms\n",
      "Total FIRRTL Compile Time: 14.0 ms\n",
      "End of dependency graph\n",
      "Circuit state created\n",
      "[\u001b[35minfo\u001b[0m] [0.000] SEED 1503283926248\n",
      "test cmd4WrapperHelperLFSRwithFuncParam Success: 15 tests passed in 20 cycles taking 0.011204 seconds\n",
      "[\u001b[35minfo\u001b[0m] [0.010] RAN 15 CYCLES PASSED\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "defined \u001b[32mclass\u001b[39m \u001b[36mLFSRwithFuncParam\u001b[39m\n",
       "\u001b[36mres4_1\u001b[39m: \u001b[32mBoolean\u001b[39m = \u001b[32mtrue\u001b[39m"
      ]
     },
     "execution_count": 5,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "// Functions in Scala are first class objects\n",
    "// UInt => Bool is the type signature for a function that takes a UInt as an argument\n",
    "// and returns a Bool.\n",
    "// The input will be the state of the lfsr and the return value will be the new\n",
    "// bit to shift in.\n",
    "class LFSRwithFuncParam(val n: Int, feedback: UInt => Bool) extends Module {\n",
    "    require(n > 1, \"State must be at least 2 bits\")\n",
    "    \n",
    "    val io = IO(new LFSRIO)\n",
    "    \n",
    "    val allOnes = (1 << n) - 1 // n may be larger than the word size\n",
    "    val state = RegInit(allOnes.U(n.W))\n",
    "    val nextState = (state << 1) | feedback(state)\n",
    "    \n",
    "    io.out := state(0)\n",
    "    when (io.en) {\n",
    "        state := nextState\n",
    "    }\n",
    "    io.state := state\n",
    "}\n",
    "\n",
    "Driver( () => new LFSRwithFuncParam(4, {u: UInt => u(3) ^ u(2)}) ) {\n",
    "    c => new LFSRTester(c) {\n",
    "        def feedback(state: BigInt) = ((state >> 3) ^ (state >> 2)) & 0x1\n",
    "    }\n",
    "}"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "The third example has one parameter: a list with `Booleans` that indicate if the bit in the corresponding position is included in the feedback polynomial.\n",
    "This avoids the bit manipulation code of the first example while still enforcing that you are actually building an LFSR.\n",
    "\n",
    "One thing to notice about the third example is that `n` is no longer a parameter.\n",
    "The number of bits of state is set by the length of the list being passed in.\n",
    "Also note that it is written using some functional programming constructs.\n",
    "\n",
    "Which style of parameterization presented here is best?\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[\u001b[35minfo\u001b[0m] [0.000] Elaborating design...\n",
      "[\u001b[35minfo\u001b[0m] [0.007] Done elaborating.\n",
      "Total FIRRTL Compile Time: 24.0 ms\n",
      "Total FIRRTL Compile Time: 18.1 ms\n",
      "End of dependency graph\n",
      "Circuit state created\n",
      "[\u001b[35minfo\u001b[0m] [0.000] SEED 1503283927752\n",
      "test cmd5WrapperHelperLFSRwithPolynomialParam Success: 15 tests passed in 20 cycles taking 0.012743 seconds\n",
      "[\u001b[35minfo\u001b[0m] [0.012] RAN 15 CYCLES PASSED\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "defined \u001b[32mclass\u001b[39m \u001b[36mLFSRwithPolynomialParam\u001b[39m\n",
       "\u001b[36mres5_1\u001b[39m: \u001b[32mBoolean\u001b[39m = \u001b[32mtrue\u001b[39m"
      ]
     },
     "execution_count": 6,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "class LFSRwithPolynomialParam(polynomial: Seq[Boolean]) extends Module {\n",
    "    require (polynomial.length > 1, \"State must be at least 2 bits\")\n",
    "    \n",
    "    val io = IO(new LFSRIO)\n",
    "    \n",
    "    val n = polynomial.length\n",
    "    val allOnes = (BigInt(1) << n) - 1 // n may be larger than the word size\n",
    "    val state = RegInit(allOnes.U(n.W))\n",
    "    // e.g. Seq(1, 0, 1) -> Seq( (1,0), (0,1), (1,2) )\n",
    "    val polyWithIdxs = polynomial.zipWithIndex\n",
    "    // e.g. Seq( (1,0), (0,1), (1,2) ) -> Seq( (1,0), (1,2) )\n",
    "    val polyWithIdxsFiltered = polyWithIdxs.filter( x => x._1 )\n",
    "    // e.g. Seq( (1,0), (1,2) ) -> Seq(0, 2)\n",
    "    val feedback = polyWithIdxsFiltered.map ( x => state(x._2) ).reduce( _ ^ _ )\n",
    "    // the last three lines could be combined into one step with\n",
    "    //val feedback = polynomial.zipWithIndex.collect {\n",
    "    //  case (sel, idx) if sel => state(idx)\n",
    "    //}.reduce(_ ^ _)\n",
    "    val nextState = (state << 1) | feedback\n",
    "    \n",
    "    io.out := state(0)\n",
    "    when (io.en) {\n",
    "        state := nextState\n",
    "    }\n",
    "    io.state := state\n",
    "}\n",
    "\n",
    "Driver( () => new LFSRwithPolynomialParam(Seq(false, false, true, true)) ) {\n",
    "    c => new LFSRTester(c) {\n",
    "        def feedback(state: BigInt) = ((state >> 3) ^ (state >> 2)) & 0x1\n",
    "    }\n",
    "}"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "The ability to have more sophisticated objects as parameters to our `Module`s is very powerful.\n",
    "Combined with the fact that we can write arbitrary Scala code with our Chisel code, this means we can write programs that generate low level parameters based on high level requirements.\n",
    "\n",
    "In the following example, we write an `MSequence` `Module` that generates its own polynomial parameter.\n",
    "It uses pure Scala to find a generator polynomial that will give a maximal-length LFSR and then passes the polynomial to the `LFSR` generator.\n",
    "Don't worry too much about the details of how it finds the generator polynomial (which is done inside `object Galois { ... }` with the imports at the top of the file).\n",
    "\n",
    "Having hardware generators that can do this sort of thing is extremely useful.\n",
    "This can reduce hardcoded constants (even with good comments, you'll probably have trouble remembering where they came from, and good luck if you need to change something later on) and is much more robust than things like Matlab->text file->HDL."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[\u001b[35minfo\u001b[0m] [0.000] Elaborating design...\n",
      "[\u001b[35minfo\u001b[0m] [0.026] Done elaborating.\n",
      "Total FIRRTL Compile Time: 44.9 ms\n",
      "Total FIRRTL Compile Time: 46.3 ms\n",
      "End of dependency graph\n",
      "Circuit state created\n",
      "[\u001b[35minfo\u001b[0m] [0.004] SEED 1503283928692\n",
      "test cmd6WrapperHelperMSequence Success: 15 tests passed in 20 cycles taking 0.040513 seconds\n",
      "[\u001b[35minfo\u001b[0m] [0.036] RAN 15 CYCLES PASSED\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "defined \u001b[32mclass\u001b[39m \u001b[36mMSequence\u001b[39m\n",
       "\u001b[36mres6_1\u001b[39m: \u001b[32mBoolean\u001b[39m = \u001b[32mtrue\u001b[39m"
      ]
     },
     "execution_count": 7,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "class MSequence(val n: Int) extends Module {\n",
    "    val io = IO(new LFSRIO)\n",
    "    \n",
    "    // find polynomial corresponding to m-sequence with nBits of state\n",
    "    val poly = Galois.gp(n - 1).map(_ != 0)\n",
    "    \n",
    "    val lfsr = Module(new LFSRwithPolynomialParam(poly))\n",
    "    io <> lfsr.io\n",
    "}\n",
    "\n",
    "Driver( () => new MSequence(4) ) {\n",
    "    c => new LFSRTester(c) {\n",
    "        def feedback(state: BigInt): BigInt = {\n",
    "            c.poly.zipWithIndex.collect { case (true, idx) => \n",
    "                (state >> idx) & 0x1\n",
    "            }.reduce (_ ^ _)\n",
    "        }\n",
    "    }\n",
    "}"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Type Parameterization\n",
    "\n",
    "In the previous tutorial, we wrote a shift register. Unfortunately, it wasn't very flexible in what kind of inputs it could handle. If instead of a `Bool` we wanted a shift register for `SInt`, we would have to rewrite the shift register module.\n",
    "\n",
    "In Scala, objects and functions aren't the only things we can treat as parameters. We can also treat types as parameters.\n",
    "\n",
    "We usually need to provide a type constraint.\n",
    "In this case, we want to be able to put objects in a bundle, connect (`:=`) them, and create registers with them (`RegNext`).\n",
    "These operations cannot be done on arbitrary objects; for example `wire := 3` is illegal because Scala is statically typed and `3` is a Scala `Int`, not a Chisel `UInt`.\n",
    "If we use a type constraint to say that type `T` is a subclass of `Data`, then we can use `:=` on any objects of type `T` because `:=` is defined for all `Data`.\n",
    "\n",
    "Here is an implementations of a simple shift register that take types as a parameter.\n",
    "`gen` is an argument of type `T` that tells what width to use, for example `new ShiftRegister(UInt(4.W))` is a shift register for 4-bit `UInt`s.\n",
    "`gen` also allows the Scala compiler to infer the type `T`- you can write `new ShiftRegister[UInt](UInt(4.W))` if you want to to be more specific, but the Scala compiler is smart enough to figure it out if you leave out the `[UInt]`."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[\u001b[35minfo\u001b[0m] [0.000] Elaborating design...\n",
      "[\u001b[35minfo\u001b[0m] [0.007] Done elaborating.\n",
      "Total FIRRTL Compile Time: 20.8 ms\n",
      "Total FIRRTL Compile Time: 17.2 ms\n",
      "End of dependency graph\n",
      "Circuit state created\n",
      "[\u001b[35minfo\u001b[0m] [0.000] SEED 1503283929733\n",
      "[\u001b[35minfo\u001b[0m] [0.001] Testing ShiftRegister of type chisel3.core.UInt@8 and depth 6\n",
      "[\u001b[35minfo\u001b[0m] [0.015] 0: Vector(0, 13, 13, 13, 13, 13)\n",
      "[\u001b[35minfo\u001b[0m] [0.020] 1: Vector(1, 0, 13, 13, 13, 13)\n",
      "[\u001b[35minfo\u001b[0m] [0.026] 2: Vector(2, 1, 0, 13, 13, 13)\n",
      "[\u001b[35minfo\u001b[0m] [0.027] 3: Vector(3, 2, 1, 0, 13, 13)\n",
      "[\u001b[35minfo\u001b[0m] [0.027] 4: Vector(4, 3, 2, 1, 0, 13)\n",
      "[\u001b[35minfo\u001b[0m] [0.027] 5: Vector(5, 4, 3, 2, 1, 0)\n",
      "[\u001b[35minfo\u001b[0m] [0.028] 6: Vector(6, 5, 4, 3, 2, 1)\n",
      "[\u001b[35minfo\u001b[0m] [0.034] 7: Vector(7, 6, 5, 4, 3, 2)\n",
      "[\u001b[35minfo\u001b[0m] [0.037] 8: Vector(8, 7, 6, 5, 4, 3)\n",
      "[\u001b[35minfo\u001b[0m] [0.038] 9: Vector(9, 8, 7, 6, 5, 4)\n",
      "test cmd7WrapperHelperShiftRegister Success: 0 tests passed in 15 cycles taking 0.039284 seconds\n",
      "[\u001b[35minfo\u001b[0m] [0.039] RAN 10 CYCLES PASSED\n",
      "[\u001b[35minfo\u001b[0m] [0.000] Elaborating design...\n",
      "[\u001b[35minfo\u001b[0m] [0.008] Done elaborating.\n",
      "Total FIRRTL Compile Time: 16.6 ms\n",
      "Total FIRRTL Compile Time: 12.5 ms\n",
      "End of dependency graph\n",
      "Circuit state created\n",
      "[\u001b[35minfo\u001b[0m] [0.000] SEED 1503283929840\n",
      "[\u001b[35minfo\u001b[0m] [0.001] Testing ShiftRegister of type chisel3.core.SInt@8 and depth 4\n",
      "[\u001b[35minfo\u001b[0m] [0.001] 0: Vector(0, 10, 10, 10)\n",
      "[\u001b[35minfo\u001b[0m] [0.001] 1: Vector(1, 0, 10, 10)\n",
      "[\u001b[35minfo\u001b[0m] [0.002] 2: Vector(2, 1, 0, 10)\n",
      "[\u001b[35minfo\u001b[0m] [0.002] 3: Vector(3, 2, 1, 0)\n",
      "[\u001b[35minfo\u001b[0m] [0.036] 4: Vector(4, 3, 2, 1)\n",
      "[\u001b[35minfo\u001b[0m] [0.036] 5: Vector(5, 4, 3, 2)\n",
      "[\u001b[35minfo\u001b[0m] [0.041] 6: Vector(6, 5, 4, 3)\n",
      "[\u001b[35minfo\u001b[0m] [0.042] 7: Vector(7, 6, 5, 4)\n",
      "[\u001b[35minfo\u001b[0m] [0.042] 8: Vector(8, 7, 6, 5)\n",
      "[\u001b[35minfo\u001b[0m] [0.043] 9: Vector(9, 8, 7, 6)\n",
      "test cmd7WrapperHelperShiftRegister Success: 0 tests passed in 15 cycles taking 0.043857 seconds\n",
      "[\u001b[35minfo\u001b[0m] [0.044] RAN 10 CYCLES PASSED\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "defined \u001b[32mclass\u001b[39m \u001b[36mShiftRegisterIO\u001b[39m\n",
       "defined \u001b[32mclass\u001b[39m \u001b[36mShiftRegister\u001b[39m\n",
       "defined \u001b[32mclass\u001b[39m \u001b[36mShiftRegisterTester\u001b[39m\n",
       "\u001b[36mres7_3\u001b[39m: \u001b[32mBoolean\u001b[39m = \u001b[32mtrue\u001b[39m\n",
       "\u001b[36mres7_4\u001b[39m: \u001b[32mBoolean\u001b[39m = \u001b[32mtrue\u001b[39m"
      ]
     },
     "execution_count": 8,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "class ShiftRegisterIO[T <: Data](gen: T, n: Int) extends Bundle {\n",
    "    require (n >= 0, \"Shift register must have non-negative shift\")\n",
    "    \n",
    "    val in = Input(gen.cloneType)\n",
    "    val out = Output(Vec(n + 1, gen.cloneType)) // + 1 because in is included in out\n",
    "}\n",
    "\n",
    "class ShiftRegister[T <: Data](gen: T, n: Int) extends Module {\n",
    "    val io = IO(new ShiftRegisterIO(gen, n))\n",
    "    \n",
    "    io.out.foldLeft(io.in) { case (in, out) =>\n",
    "        out := in\n",
    "        RegNext(in)\n",
    "    }\n",
    "}\n",
    "\n",
    "class ShiftRegisterTester[T <: Bits](c: ShiftRegister[T]) extends PeekPokeTester(c) {\n",
    "    println(s\"Testing ShiftRegister of type ${c.io.in} and depth ${c.io.out.length}\")\n",
    "    for (i <- 0 until 10) {\n",
    "        poke(c.io.in, i)\n",
    "        println(s\"$i: ${peek(c.io.out)}\")\n",
    "        step(1)\n",
    "    }\n",
    "}\n",
    "\n",
    "Driver(() => new ShiftRegister(UInt(4.W), 5)) { c => new ShiftRegisterTester(c) }\n",
    "Driver(() => new ShiftRegister(SInt(6.W), 3)) { c => new ShiftRegisterTester(c) }"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Advanced Bundles\n",
    "So far we've talked about writing code that can generate the contents of a module.\n",
    "Generators also need to be able to programmatically generate IOs.\n",
    "The next few sections will talk about some more sophisticated things you can do with `Bundle`s in chisel.\n",
    "\n",
    "### DecoupledIO\n",
    "Ready/valid handshakes are very commonly used.\n",
    "Rather than make a new ready and valid signal in an ad-hoc way for every module, chisel gives some helpers to make dealing with them easier.\n",
    "`Decoupled` is one such helper.\n",
    "Wrapping an IO with a call to `Decoupled(gen)` returns a bundle of type `DecoupledIO` with three fields:\n",
    "  - `ready` (Input)\n",
    "  - `valid` (Output)\n",
    "  - `bits`  (Output of the type of `gen`)\n",
    "  \n",
    "The outputs and inputs can be reversed with a call to `Flipped()` if needed.\n",
    "Decoupled also defines `fire()` which returns a `Bool` indicating when a valid transaction is occuring (i.e. `valid && ready`).\n",
    "\n",
    "Chisel provides some other helpers, like `Valid()` (similar to `Decoupled` but with no `ready` signal, only `valid`) and `Irrevocable()` (same fields as `Decoupled`, but `valid` cannot go from 1 -> 0 unless `ready` is asserted).\n",
    "\n",
    "The following code is an example of how to replace the somewhat ad-hoc `en` signal in `LFSRIO` with a `Decoupled` interface on `out`."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 9,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[\u001b[35minfo\u001b[0m] [0.000] Elaborating design...\n",
      "[\u001b[35minfo\u001b[0m] [0.007] Done elaborating.\n",
      ";buildInfoPackage: chisel3, version: 3.0-SNAPSHOT_2017-07-19, scalaVersion: 2.11.11, sbtVersion: 0.13.15, builtAtString: 2017-07-19 18:56:34.453, builtAtMillis: 1500490594453\n",
      "circuit cmd8WrapperHelperDecoupledLFSR : \n",
      "  module cmd8WrapperHelperDecoupledLFSR : \n",
      "    input clock : Clock\n",
      "    input reset : UInt<1>\n",
      "    output io : {out : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<1>}, state : UInt}\n",
      "    \n",
      "    clock is invalid\n",
      "    reset is invalid\n",
      "    io is invalid\n",
      "    reg state : UInt<4>, clock with : (reset => (reset, UInt<4>(\"h0f\"))) @[cmd8.sc 10:29]\n",
      "    node _T_9 = shl(state, 1) @[cmd8.sc 11:29]\n",
      "    node _T_10 = bits(state, 3, 3) @[cmd8.sc 21:83]\n",
      "    node _T_11 = bits(state, 0, 0) @[cmd8.sc 21:90]\n",
      "    node _T_12 = xor(_T_10, _T_11) @[cmd8.sc 21:87]\n",
      "    node nextState = or(_T_9, _T_12) @[cmd8.sc 11:35]\n",
      "    io.out.valid <= UInt<1>(\"h01\") @[cmd8.sc 12:19]\n",
      "    node _T_14 = bits(state, 3, 3) @[cmd8.sc 13:27]\n",
      "    io.out.bits <= _T_14 @[cmd8.sc 13:19]\n",
      "    io.state <= state @[cmd8.sc 14:19]\n",
      "    node _T_15 = and(io.out.ready, io.out.valid) @[Decoupled.scala 30:37]\n",
      "    when _T_15 : @[cmd8.sc 16:26]\n",
      "      state <= nextState @[cmd8.sc 17:15]\n",
      "      skip @[cmd8.sc 16:26]\n",
      "    \n",
      "\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "defined \u001b[32mclass\u001b[39m \u001b[36mSimpleLFSRIO\u001b[39m\n",
       "defined \u001b[32mclass\u001b[39m \u001b[36mDecoupledLFSR\u001b[39m"
      ]
     },
     "execution_count": 9,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "class SimpleLFSRIO extends Bundle {\n",
    "    val out   = Decoupled(Bool())\n",
    "    val state = Output(UInt())\n",
    "}\n",
    "\n",
    "class DecoupledLFSR(n: Int, feedback: UInt => Bool) extends Module {\n",
    "    val io = IO(new SimpleLFSRIO)\n",
    "    \n",
    "    val allOnes    = (1 << n) - 1\n",
    "    val state      = RegInit(allOnes.U(n.W))\n",
    "    val nextState  = (state << 1) | feedback(state)\n",
    "    io.out.valid  := true.B // LFSR can always output valid data\n",
    "    io.out.bits   := state(n-1)\n",
    "    io.state      := state\n",
    "\n",
    "    when (io.out.fire()) { // io.out.fire() = io.out.ready && io.out.valid for Decoupled\n",
    "        state := nextState\n",
    "    }\n",
    "}\n",
    "\n",
    "println(chisel3.Driver.emit( () => new DecoupledLFSR(4, {u: UInt => u(3) ^ u(0)}) ))"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Parameterized Bundles\n",
    "\n",
    "We've shown them in previous sections but it is worth discussing in a dedicated section.\n",
    "Like `Module`s, chisel `Bundle`s are classes that can have any valid Scala object as arguments.\n",
    "These parameterized bundles can cause problems in some instances, usually with `cloneType`.\n",
    "The following code will give a somewhat strange error unless you uncomment the commented `cloneType` implementation."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 10,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[\u001b[35minfo\u001b[0m] [0.002] Elaborating design...\n"
     ]
    },
    {
     "ename": "",
     "evalue": "",
     "output_type": "error",
     "traceback": [
      "\u001b[31mchisel3.internal.ChiselException: Parameterized Bundle class $sess.cmd9Wrapper$Helper$ParamBundle needs cloneType method\u001b[39m",
      "  chisel3.internal.throwException$.apply(\u001b[32mError.scala\u001b[39m:\u001b[32m13\u001b[39m)",
      "  chisel3.internal.Builder$.exception(\u001b[32mBuilder.scala\u001b[39m:\u001b[32m234\u001b[39m)",
      "  chisel3.core.Bundle.cloneType(\u001b[32mAggregate.scala\u001b[39m:\u001b[32m578\u001b[39m)",
      "  chisel3.core.Bundle.cloneType(\u001b[32mAggregate.scala\u001b[39m:\u001b[32m510\u001b[39m)",
      "  $sess.cmd7Wrapper$Helper$ShiftRegisterIO.<init>(\u001b[32mcmd7.sc\u001b[39m:\u001b[32m4\u001b[39m)",
      "  $sess.cmd7Wrapper$Helper$ShiftRegister.<init>(\u001b[32mcmd7.sc\u001b[39m:\u001b[32m9\u001b[39m)",
      "  $sess.cmd9Wrapper$Helper$$anonfun$1.apply(\u001b[32mcmd9.sc\u001b[39m:\u001b[32m7\u001b[39m)",
      "  $sess.cmd9Wrapper$Helper$$anonfun$1.apply(\u001b[32mcmd9.sc\u001b[39m:\u001b[32m7\u001b[39m)",
      "  chisel3.core.Module$.do_apply(\u001b[32mModule.scala\u001b[39m:\u001b[32m45\u001b[39m)",
      "  chisel3.Driver$$anonfun$elaborate$1.apply(\u001b[32mDriver.scala\u001b[39m:\u001b[32m92\u001b[39m)",
      "  chisel3.Driver$$anonfun$elaborate$1.apply(\u001b[32mDriver.scala\u001b[39m:\u001b[32m92\u001b[39m)",
      "  chisel3.internal.Builder$$anonfun$build$1.apply(\u001b[32mBuilder.scala\u001b[39m:\u001b[32m240\u001b[39m)",
      "  chisel3.internal.Builder$$anonfun$build$1.apply(\u001b[32mBuilder.scala\u001b[39m:\u001b[32m238\u001b[39m)",
      "  scala.util.DynamicVariable.withValue(\u001b[32mDynamicVariable.scala\u001b[39m:\u001b[32m58\u001b[39m)",
      "  chisel3.internal.Builder$.build(\u001b[32mBuilder.scala\u001b[39m:\u001b[32m238\u001b[39m)",
      "  chisel3.Driver$.elaborate(\u001b[32mDriver.scala\u001b[39m:\u001b[32m92\u001b[39m)",
      "  chisel3.Driver$.emit(\u001b[32mDriver.scala\u001b[39m:\u001b[32m94\u001b[39m)",
      "  $sess.cmd9Wrapper$Helper.<init>(\u001b[32mcmd9.sc\u001b[39m:\u001b[32m7\u001b[39m)",
      "  $sess.cmd9Wrapper.<init>(\u001b[32mcmd9.sc\u001b[39m:\u001b[32m321\u001b[39m)",
      "  $sess.cmd9$.<init>(\u001b[32mcmd9.sc\u001b[39m:\u001b[32m250\u001b[39m)",
      "  $sess.cmd9$.<clinit>(\u001b[32mcmd9.sc\u001b[39m:\u001b[32m-1\u001b[39m)"
     ]
    }
   ],
   "source": [
    "class ParamBundle(a: Int) extends Bundle {\n",
    "    val in1 = Output(SInt(a.W))\n",
    "    val in2 = Output(SInt(a.W))\n",
    "    // override def cloneType = new ParamBundle(a).asInstanceOf[this.type]\n",
    "}\n",
    "\n",
    "println(chisel3.Driver.emit( () => new ShiftRegister(new ParamBundle(3), 4) ))"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "The error says a `cloneType` method is needed.\n",
    "What is going on?\n",
    "Every chisel object is either a bound \"hardware\" object or an unbound \"type\" object.\n",
    "Bound hardware objects actually exist in the circuit, like a register or a wire.\n",
    "Unbound type objects are things like `UInt(4.W)`- they don't exist in the circuit, they just describe a type.\n",
    "`cloneType` is a method used a lot internally in chisel that gets an unbound type object from any object, including a bound hardware object.\n",
    "Normally, chisel can figure out how to do this automatically, but sometimes parameterized bundles confuse this process because the chisel compiler has trouble figuring out where the parameters are coming from.\n",
    "Overriding `cloneType` and filling in the parameters manually will solve the problem, as shown above."
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Optional Bundle Fields\n",
    "\n",
    "Sometimes we want IOs to be optionally included or excluded.\n",
    "Maybe there's some internal state that's nice to be able to look at for debugging, but you want to hide it when the generator is being used in a system.\n",
    "Maybe your generator some inputs don't need to be connected in every situation because there is a sensible default.\n",
    "\n",
    "Optional bundle fields are one way to get this functionality.\n",
    "`Option`s in Scala might contain an object, or they might not.\n",
    "The option could be `Some`, in which case if you call `get` on it you will get the object it contains.\n",
    "It could also be `None`, in which case it contains no object and calling `get` on it raises an error.\n",
    "An `Option` can be either `Some` or `None`- either it has a value, or it is empty.\n",
    "\n",
    "In the following example, we show an LFSR where the state output is optional.\n",
    "If you are debugging the LFSR, it could be nice to look at the state and see what's going on.\n",
    "If you're using the LFSR as a PRBS generator, you don't have to see the state, just the output.\n",
    "If the state output exists, the generator assigns to it, but if it doesn't it does nothing.\n",
    "\n",
    "If the optional field were an input rather than an output, `getOrElse(...)` is a useful thing to call on the optional field.\n",
    "If the option is `Some()`, calling `getOrElse(...)` on it returns the value of the `Some()`.\n",
    "If the option is `None`, calling `getOrElse(default)` returns default.\n",
    "\n",
    "The following code block shows the different firrtl emitted when the state output is included or excluded.\n",
    "Look for how the line beginning `output io :` is different for the two circuits.\n",
    "This will be reflected in the generated verilog when the firrtl is compiled.\n",
    "The last line of the code block emits verilog to the folder `verilog_output`.\n",
    "The verilog will be named `cmd{i}WrapperHelperOptionalStateLFSR.v`, where `i` is the number of the command being run (look at the number next to `In` in the prompt)."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 11,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[\u001b[35minfo\u001b[0m] [0.000] Elaborating design...\n",
      "[\u001b[35minfo\u001b[0m] [0.004] Done elaborating.\n",
      ";buildInfoPackage: chisel3, version: 3.0-SNAPSHOT_2017-07-19, scalaVersion: 2.11.11, sbtVersion: 0.13.15, builtAtString: 2017-07-19 18:56:34.453, builtAtMillis: 1500490594453\n",
      "circuit cmd10WrapperHelperOptionalStateLFSR : \n",
      "  module cmd10WrapperHelperOptionalStateLFSR : \n",
      "    input clock : Clock\n",
      "    input reset : UInt<1>\n",
      "    output io : {out : UInt<1>, state : UInt}\n",
      "    \n",
      "    clock is invalid\n",
      "    reset is invalid\n",
      "    io is invalid\n",
      "    reg state : UInt<4>, clock with : (reset => (reset, UInt<4>(\"h0f\"))) @[cmd10.sc 10:24]\n",
      "    node _T_6 = shl(state, 1) @[cmd10.sc 11:28]\n",
      "    node _T_7 = bits(state, 3, 3) @[cmd10.sc 11:42]\n",
      "    node _T_8 = bits(state, 0, 0) @[cmd10.sc 11:53]\n",
      "    node _T_9 = xor(_T_7, _T_8) @[cmd10.sc 11:46]\n",
      "    node nextState = or(_T_6, _T_9) @[cmd10.sc 11:34]\n",
      "    state <= nextState @[cmd10.sc 12:11]\n",
      "    node _T_10 = bits(state, 0, 0) @[cmd10.sc 13:20]\n",
      "    io.out <= _T_10 @[cmd10.sc 13:12]\n",
      "    io.state <= state @[cmd10.sc 17:32]\n",
      "    \n",
      "\n",
      "[\u001b[35minfo\u001b[0m] [0.000] Elaborating design...\n",
      "[\u001b[35minfo\u001b[0m] [0.107] Done elaborating.\n",
      ";buildInfoPackage: chisel3, version: 3.0-SNAPSHOT_2017-07-19, scalaVersion: 2.11.11, sbtVersion: 0.13.15, builtAtString: 2017-07-19 18:56:34.453, builtAtMillis: 1500490594453\n",
      "circuit cmd10WrapperHelperOptionalStateLFSR : \n",
      "  module cmd10WrapperHelperOptionalStateLFSR : \n",
      "    input clock : Clock\n",
      "    input reset : UInt<1>\n",
      "    output io : {out : UInt<1>}\n",
      "    \n",
      "    clock is invalid\n",
      "    reset is invalid\n",
      "    io is invalid\n",
      "    reg state : UInt<4>, clock with : (reset => (reset, UInt<4>(\"h0f\"))) @[cmd10.sc 10:24]\n",
      "    node _T_5 = shl(state, 1) @[cmd10.sc 11:28]\n",
      "    node _T_6 = bits(state, 3, 3) @[cmd10.sc 11:42]\n",
      "    node _T_7 = bits(state, 0, 0) @[cmd10.sc 11:53]\n",
      "    node _T_8 = xor(_T_6, _T_7) @[cmd10.sc 11:46]\n",
      "    node nextState = or(_T_5, _T_8) @[cmd10.sc 11:34]\n",
      "    state <= nextState @[cmd10.sc 12:11]\n",
      "    node _T_9 = bits(state, 0, 0) @[cmd10.sc 13:20]\n",
      "    io.out <= _T_9 @[cmd10.sc 13:12]\n",
      "    \n",
      "\n",
      "[\u001b[35minfo\u001b[0m] [0.000] Elaborating design...\n",
      "[\u001b[35minfo\u001b[0m] [0.005] Done elaborating.\n",
      "Total FIRRTL Compile Time: 94.3 ms\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "defined \u001b[32mclass\u001b[39m \u001b[36mOptionalLFSRIO\u001b[39m\n",
       "defined \u001b[32mclass\u001b[39m \u001b[36mOptionalStateLFSR\u001b[39m\n",
       "\u001b[36mres10_4\u001b[39m: \u001b[32mChiselExecutionResult\u001b[39m = ChiselExecutionSuccess(Some(Circuit(cmd10WrapperHelperOptionalStateLFSR,ArrayBuffer(DefModule($sess.cmd10Wrapper$Helper$OptionalStateLFSR@0,cmd10WrapperHelperOptionalStateLFSR,ArrayBuffer(Port(chisel3.core.Clock@2,Input), Port(chisel3.core.Bool@4,Input), Port($sess.cmd10Wrapper$Helper$OptionalLFSRIO@5,Unspecified)),ArrayBuffer(DefInvalid(UnlocatableSourceInfo,Node(chisel3.core.Clock@2)), DefInvalid(UnlocatableSourceInfo,Node(chisel3.core.Bool@4)), DefInvalid(UnlocatableSourceInfo,Node($sess.cmd10Wrapper$Helper$OptionalLFSRIO@5)), DefRegInit(SourceLine(cmd10.sc,10,24),chisel3.core.UInt@a,Node(chisel3.core.Clock@2),Node(chisel3.core.Bool@4),ULit(15,<4>)), DefPrim(SourceLine(cmd10.sc,11,28),chisel3.core.UInt@b,shl,WrappedArray(Node(chisel3.core.UInt@a), ILit(1))), DefPrim(SourceLine(cmd10.sc,11,42),chisel3.core.Bool@c,bits,WrappedArray(Node(chisel3.core.UInt@a), ILit(3), ILit(3))), DefPrim(SourceLine(cmd10.sc,11,53),chisel3.core.Bool@d,bits,WrappedA\u001b[33m...\u001b[39m"
      ]
     },
     "execution_count": 11,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "class OptionalLFSRIO(includeState: Boolean = true) extends Bundle {\n",
    "    val out   = Output(Bool())\n",
    "    val state = if (includeState) Some(Output(UInt())) else None\n",
    "}\n",
    "\n",
    "class OptionalStateLFSR(includeState: Boolean = true) extends Module {\n",
    "    val io = IO(new OptionalLFSRIO(includeState))\n",
    "    \n",
    "    // simple 4-bit LFSR\n",
    "    val state = RegInit(15.U(4.W))\n",
    "    val nextState = (state << 1) | (state(3) ^ state(0))\n",
    "    state := nextState\n",
    "    io.out := state(0)\n",
    "    // map can be used to conditionally connect state\n",
    "    // an equivalent way would be\n",
    "    // if (!io.state.isEmpty) io.state.get := state\n",
    "    io.state.map { case s => s := state }\n",
    "}\n",
    "\n",
    "println(chisel3.Driver.emit( () => new OptionalStateLFSR(true) ))\n",
    "println(chisel3.Driver.emit( () => new OptionalStateLFSR(false) ))\n",
    "\n",
    "// Emit verilog\n",
    "// try false->true to see the difference\n",
    "chisel3.Driver.execute(Array(\"-X\", \"verilog\", \"-td\", \"verilog_output\"), () => new OptionalStateLFSR(false))"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Zero-Width Wires\n",
    "\n",
    "Types with width 0 are legal in chisel.\n",
    "This is frequently useful.\n",
    "They are more or less equivalent to a literal 0 when they are used in operations, and they are not emitted in IOs.\n",
    "\n",
    "Why would you want to use a zero-width wire?\n",
    "Widths are often derived from other widths.\n",
    "One very common case is that the width of one field is the log of the width of another field, as shown in the following example.\n",
    "Rather than special-casing these situations out, zero-width wires allow your generator to be clean while still emitting the right verilog.\n",
    "\n",
    "The following block prints the firrtl and emits verilog to the `verilog_output` folder.\n",
    "See what changes when you try `n=1` and `n>1`."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 12,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[\u001b[35minfo\u001b[0m] [0.000] Elaborating design...\n",
      "[\u001b[35minfo\u001b[0m] [0.011] Done elaborating.\n",
      ";buildInfoPackage: chisel3, version: 3.0-SNAPSHOT_2017-07-19, scalaVersion: 2.11.11, sbtVersion: 0.13.15, builtAtString: 2017-07-19 18:56:34.453, builtAtMillis: 1500490594453\n",
      "circuit cmd11WrapperHelperVectorSelect : \n",
      "  module cmd11WrapperHelperVectorSelect : \n",
      "    input clock : Clock\n",
      "    input reset : UInt<1>\n",
      "    output io : {flip vecIn : UInt<4>[4], flip sel : UInt<2>, out : UInt<4>}\n",
      "    \n",
      "    clock is invalid\n",
      "    reset is invalid\n",
      "    io is invalid\n",
      "    io.out <= io.vecIn[io.sel] @[cmd11.sc 9:12]\n",
      "    \n",
      "\n",
      "[\u001b[35minfo\u001b[0m] [0.000] Elaborating design...\n",
      "[\u001b[35minfo\u001b[0m] [0.002] Done elaborating.\n",
      ";buildInfoPackage: chisel3, version: 3.0-SNAPSHOT_2017-07-19, scalaVersion: 2.11.11, sbtVersion: 0.13.15, builtAtString: 2017-07-19 18:56:34.453, builtAtMillis: 1500490594453\n",
      "circuit cmd11WrapperHelperVectorSelect : \n",
      "  module cmd11WrapperHelperVectorSelect : \n",
      "    input clock : Clock\n",
      "    input reset : UInt<1>\n",
      "    output io : {flip vecIn : UInt<4>[1], flip sel : UInt<0>, out : UInt<4>}\n",
      "    \n",
      "    clock is invalid\n",
      "    reset is invalid\n",
      "    io is invalid\n",
      "    io.out <= io.vecIn[UInt<1>(\"h00\")] @[cmd11.sc 9:12]\n",
      "    \n",
      "\n",
      "[\u001b[35minfo\u001b[0m] [0.000] Elaborating design...\n",
      "[\u001b[35minfo\u001b[0m] [0.010] Done elaborating.\n",
      "Total FIRRTL Compile Time: 15.1 ms\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "defined \u001b[32mclass\u001b[39m \u001b[36mVectorSelectIO\u001b[39m\n",
       "defined \u001b[32mclass\u001b[39m \u001b[36mVectorSelect\u001b[39m\n",
       "\u001b[36mres11_4\u001b[39m: \u001b[32mChiselExecutionResult\u001b[39m = ChiselExecutionSuccess(Some(Circuit(cmd11WrapperHelperVectorSelect,ArrayBuffer(DefModule($sess.cmd11Wrapper$Helper$VectorSelect@0,cmd11WrapperHelperVectorSelect,ArrayBuffer(Port(chisel3.core.Clock@2,Input), Port(chisel3.core.Bool@4,Input), Port($sess.cmd11Wrapper$Helper$VectorSelectIO@5,Unspecified)),ArrayBuffer(DefInvalid(UnlocatableSourceInfo,Node(chisel3.core.Clock@2)), DefInvalid(UnlocatableSourceInfo,Node(chisel3.core.Bool@4)), DefInvalid(UnlocatableSourceInfo,Node($sess.cmd11Wrapper$Helper$VectorSelectIO@5)), Connect(SourceLine(cmd11.sc,9,12),Node(chisel3.core.UInt@12),Node(chisel3.core.UInt@14))))),ArrayBuffer())),;buildInfoPackage: chisel3, version: 3.0-SNAPSHOT_2017-07-19, scalaVersion: 2.11.11, sbtVersion: 0.13.15, builtAtString: 2017-07-19 18:56:34.453, builtAtMillis: 1500490594453\n",
       "circuit cmd11WrapperHelperVectorSelect : \n",
       "\u001b[33m...\u001b[39m"
      ]
     },
     "execution_count": 12,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "class VectorSelectIO(n: Int) extends Bundle {\n",
    "    val vecIn = Input(Vec(UInt(4.W), n))\n",
    "    val sel   = Input(UInt(log2Ceil(n).W))\n",
    "    val out   = Output(UInt(4.W))\n",
    "}\n",
    "\n",
    "class VectorSelect(n: Int) extends Module {\n",
    "    val io = IO(new VectorSelectIO(n))\n",
    "    io.out := io.vecIn(io.sel)\n",
    "}\n",
    "\n",
    "println(chisel3.Driver.emit( () => new VectorSelect(4) ))\n",
    "println(chisel3.Driver.emit( () => new VectorSelect(1) ))\n",
    "chisel3.Driver.execute(Array(\"-X\", \"verilog\", \"-td\", \"verilog_output\"), () => new VectorSelect(1))"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Multiple Clocks\n",
    "\n",
    "So far, all of our modules have used chisel's implicit clock and reset.\n",
    "You can override one or both of clock and reset.\n",
    "Clocks are special kinds of signals, whereas resets are synchronous and use any `Bool`.\n",
    "Here is an example of how to add new clocks and resets and what the resulting firrtl looks like.\n",
    "The verilog is also saved to the `verilog_output` folder."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 13,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[\u001b[35minfo\u001b[0m] [0.000] Elaborating design...\n",
      "[\u001b[35minfo\u001b[0m] [0.016] Done elaborating.\n",
      ";buildInfoPackage: chisel3, version: 3.0-SNAPSHOT_2017-07-19, scalaVersion: 2.11.11, sbtVersion: 0.13.15, builtAtString: 2017-07-19 18:56:34.453, builtAtMillis: 1500490594453\n",
      "circuit cmd12WrapperHelperMultiClockExample : \n",
      "  module cmd12WrapperHelperMultiClockExample : \n",
      "    input clock : Clock\n",
      "    input reset : UInt<1>\n",
      "    output io : {flip clk1 : Clock, clk2 : Clock, flip rst : UInt<1>, flip data : UInt<4>, out : UInt}\n",
      "    \n",
      "    clock is invalid\n",
      "    reset is invalid\n",
      "    io is invalid\n",
      "    reg reg1 : UInt, clock @[cmd12.sc 13:23]\n",
      "    reg1 <= io.data @[cmd12.sc 13:23]\n",
      "    reg reg2 : UInt, io.clk1 @[cmd12.sc 15:44]\n",
      "    reg2 <= io.data @[cmd12.sc 15:44]\n",
      "    node _T_10 = eq(io.rst, UInt<1>(\"h00\")) @[cmd12.sc 17:32]\n",
      "    reg _T_13 : UInt, io.clk1 with : (reset => (_T_10, UInt<1>(\"h00\"))) @[cmd12.sc 18:32]\n",
      "    _T_13 <= io.data @[cmd12.sc 19:19]\n",
      "    reg reg3 : UInt, clock with : (reset => (io.rst, UInt<1>(\"h00\"))) @[cmd12.sc 22:43]\n",
      "    reg3 <= reg2 @[cmd12.sc 23:10]\n",
      "    node _T_17 = eq(io.data, UInt<1>(\"h00\")) @[cmd12.sc 24:19]\n",
      "    when _T_17 : @[cmd12.sc 24:28]\n",
      "      io.out <= reg1 @[cmd12.sc 25:16]\n",
      "      skip @[cmd12.sc 24:28]\n",
      "    node _T_19 = eq(io.data, UInt<1>(\"h01\")) @[cmd12.sc 26:26]\n",
      "    node _T_21 = eq(_T_17, UInt<1>(\"h00\")) @[cmd12.sc 24:28]\n",
      "    node _T_22 = and(_T_21, _T_19) @[cmd12.sc 26:35]\n",
      "    when _T_22 : @[cmd12.sc 26:35]\n",
      "      io.out <= reg2 @[cmd12.sc 27:16]\n",
      "      skip @[cmd12.sc 26:35]\n",
      "    node _T_24 = eq(_T_17, UInt<1>(\"h00\")) @[cmd12.sc 24:28]\n",
      "    node _T_26 = eq(_T_19, UInt<1>(\"h00\")) @[cmd12.sc 26:35]\n",
      "    node _T_27 = and(_T_24, _T_26) @[cmd12.sc 26:35]\n",
      "    when _T_27 : @[cmd12.sc 28:18]\n",
      "      io.out <= reg3 @[cmd12.sc 29:16]\n",
      "      skip @[cmd12.sc 28:18]\n",
      "    \n",
      "\n",
      "[\u001b[35minfo\u001b[0m] [0.000] Elaborating design...\n",
      "[\u001b[35minfo\u001b[0m] [0.003] Done elaborating.\n",
      "Total FIRRTL Compile Time: 37.2 ms\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "\u001b[32mimport \u001b[39m\u001b[36mchisel3.experimental.{withClockAndReset, withClock, withReset}\n",
       "\n",
       "\u001b[39m\n",
       "defined \u001b[32mclass\u001b[39m \u001b[36mMultiClockExample\u001b[39m\n",
       "\u001b[36mres12_3\u001b[39m: \u001b[32mChiselExecutionResult\u001b[39m = ChiselExecutionSuccess(Some(Circuit(cmd12WrapperHelperMultiClockExample,ArrayBuffer(DefModule($sess.cmd12Wrapper$Helper$MultiClockExample@0,cmd12WrapperHelperMultiClockExample,ArrayBuffer(Port(chisel3.core.Clock@2,Input), Port(chisel3.core.Bool@4,Input), Port($sess.cmd12Wrapper$Helper$MultiClockExample$$anon$1@5,Unspecified)),ArrayBuffer(DefInvalid(UnlocatableSourceInfo,Node(chisel3.core.Clock@2)), DefInvalid(UnlocatableSourceInfo,Node(chisel3.core.Bool@4)), DefInvalid(UnlocatableSourceInfo,Node($sess.cmd12Wrapper$Helper$MultiClockExample$$anon$1@5)), DefReg(SourceLine(cmd12.sc,13,23),chisel3.core.UInt@11,Node(chisel3.core.Clock@2)), Connect(SourceLine(cmd12.sc,13,23),Node(chisel3.core.UInt@11),Node(chisel3.core.UInt@d)), DefReg(SourceLine(cmd12.sc,15,44),chisel3.core.UInt@13,Node(chisel3.core.Clock@7)), Connect(SourceLine(cmd12.sc,15,44),Node(chisel3.core.UInt@13),Node(chisel3.core.UInt@d)), DefPrim(SourceLine(cmd12.sc,17,32),chisel3.core.Bool@1\u001b[33m...\u001b[39m"
      ]
     },
     "execution_count": 13,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "import chisel3.experimental.{withClockAndReset, withClock, withReset}\n",
    "\n",
    "class MultiClockExample extends Module {\n",
    "    val io = IO(new Bundle {\n",
    "        val clk1 = Input(Clock())\n",
    "        val clk2 = Output(Clock())\n",
    "        val rst = Input(Bool())\n",
    "        val data = Input(UInt(4.W))\n",
    "        val out = Output(UInt())\n",
    "    })\n",
    "    \n",
    "    // use the implicit clock and reset\n",
    "    val reg1 = RegNext(io.data)\n",
    "    // use the clock in the bundle and the implicit reset\n",
    "    val reg2 = withClock(io.clk1) { RegNext(io.data) }\n",
    "    // use the clock and reset (inverted) in the bundle\n",
    "    withClockAndReset(io.clk1, !io.rst) {\n",
    "        val regInside = RegInit(0.U)\n",
    "        regInside := io.data\n",
    "    }\n",
    "    // use the reset in the bundle\n",
    "    val reg3 = withReset(io.rst) { RegInit(0.U) }\n",
    "    reg3 := reg2\n",
    "    when (io.data === 0.U) {\n",
    "        io.out := reg1\n",
    "    } .elsewhen (io.data === 1.U) {\n",
    "        io.out := reg2\n",
    "    } .otherwise {\n",
    "        io.out := reg3\n",
    "    }\n",
    "}\n",
    "\n",
    "println(chisel3.Driver.emit( () => new MultiClockExample ))\n",
    "chisel3.Driver.execute(Array(\"-X\", \"verilog\", \"-td\", \"verilog_output\"), () => new MultiClockExample)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Verilog blackboxes\n",
    "\n",
    "Even though chisel is great, there are some situations where you'll want to use other HDLs.\n",
    "Maybe you have some IP you want to integrate with chisel.\n",
    "Maybe you need to hand-craft some HDL that chisel has trouble emitting (e.g. a pragma in a comment, or a clock-crossing FIFO).\n",
    "Chisel provides the `BlackBox` mechanism for integrating external HDL sources.\n",
    "\n",
    "Instead of extending `Module`, extend `BlackBox`.\n",
    "Define the IO in the same way you would a `Module` (making sure it everything matches your external HDL), but don't fill in an implementation for the rest of the circuit.\n",
    "The chisel and firrtl compiler will instantiate the module, but it won't declare or define it.\n",
    "It's up to you to figure out how to get your downstream tools to include the chisel-generated RTL as well as the modules you blackboxed.\n",
    "\n",
    "Sometimes you'll have HDL for your blackbox in advance.\n",
    "Chisel provides another mechanism to include this source code from your chisel generator.\n",
    "When you emit verilog, the chisel+firrtl compiler will also write out your black boxed source code, and your testers will automatically include your black box.\n",
    "\n",
    "\n",
    "To include an implementation of a black box, mix in `HasBlackBoxInline` (or `HasBlackBoxResource`, but that isn't useful when using jupyter notebook) as shown below.\n",
    "Call `setInline()` on a string containing your verilog source.\n",
    "\n",
    "_ One minor detail we've been sweeping under the rug is that thus far we've been using the firrtl interpreter to test our circuits.\n",
    "The firrtl interpreter directly executes firrtl without ever emitting verilog.\n",
    "We can't simulate verilog black boxes with the firrtl interpreter, so in these tests we switch to using verilator (an open source verilog simulator).\n",
    "VCS is also supported by the chisel testers.\n",
    "_"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 14,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[\u001b[35minfo\u001b[0m] [0.000] Elaborating design...\n",
      "[\u001b[35minfo\u001b[0m] [0.034] Done elaborating.\n",
      "Total FIRRTL Compile Time: 89.7 ms\n",
      "[\u001b[35minfo\u001b[0m] [0.000] Elaborating design...\n",
      "[\u001b[35minfo\u001b[0m] [0.010] Done elaborating.\n",
      "Total FIRRTL Compile Time: 97.6 ms\n",
      "verilator --cc Negate.v -f /Users/rigge/src/generator-bootcamp/verilatortests/black_box_verilog_files.f --assert -Wno-fatal -Wno-WIDTH -Wno-STMTDLY --trace -O1 --top-module Negate +define+TOP_TYPE=VNegate +define+PRINTF_COND=!Negate.reset +define+STOP_COND=!Negate.reset -CFLAGS -Wno-undefined-bool-conversion -O1 -DTOP_TYPE=VNegate -DVL_USER_FINISH -include VNegate.h -Mdir /Users/rigge/src/generator-bootcamp/verilatortests --exe /Users/rigge/src/generator-bootcamp/verilatortests/Negate-harness.cpp\n",
      "make: Entering directory '/Users/rigge/src/generator-bootcamp/verilatortests'\n",
      "clang++  -I.  -MMD -I/usr/local/Cellar/verilator/3.900/share/verilator/include -I/usr/local/Cellar/verilator/3.900/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -Wno-char-subscripts -Wno-parentheses-equality -Wno-sign-compare -Wno-uninitialized -Wno-unused-parameter -Wno-unused-variable -fbracket-depth=4096 -Qunused-arguments     -Wno-undefined-bool-conversion -O1 -DTOP_TYPE=VNegate -DVL_USER_FINISH -include VNegate.h   -c -o Negate-harness.o /Users/rigge/src/generator-bootcamp/verilatortests/Negate-harness.cpp\n",
      "clang++  -I.  -MMD -I/usr/local/Cellar/verilator/3.900/share/verilator/include -I/usr/local/Cellar/verilator/3.900/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -Wno-char-subscripts -Wno-parentheses-equality -Wno-sign-compare -Wno-uninitialized -Wno-unused-parameter -Wno-unused-variable -fbracket-depth=4096 -Qunused-arguments     -Wno-undefined-bool-conversion -O1 -DTOP_TYPE=VNegate -DVL_USER_FINISH -include VNegate.h   -c -o verilated.o /usr/local/Cellar/verilator/3.900/share/verilator/include/verilated.cpp\n",
      "clang++  -I.  -MMD -I/usr/local/Cellar/verilator/3.900/share/verilator/include -I/usr/local/Cellar/verilator/3.900/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -Wno-char-subscripts -Wno-parentheses-equality -Wno-sign-compare -Wno-uninitialized -Wno-unused-parameter -Wno-unused-variable -fbracket-depth=4096 -Qunused-arguments     -Wno-undefined-bool-conversion -O1 -DTOP_TYPE=VNegate -DVL_USER_FINISH -include VNegate.h   -c -o verilated_vcd_c.o /usr/local/Cellar/verilator/3.900/share/verilator/include/verilated_vcd_c.cpp\n",
      "/usr/bin/perl /usr/local/Cellar/verilator/3.900/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VNegate.cpp > VNegate__ALLcls.cpp\n",
      "/usr/bin/perl /usr/local/Cellar/verilator/3.900/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VNegate__Trace.cpp VNegate__Syms.cpp VNegate__Trace__Slow.cpp > VNegate__ALLsup.cpp\n",
      "clang++  -I.  -MMD -I/usr/local/Cellar/verilator/3.900/share/verilator/include -I/usr/local/Cellar/verilator/3.900/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -Wno-char-subscripts -Wno-parentheses-equality -Wno-sign-compare -Wno-uninitialized -Wno-unused-parameter -Wno-unused-variable -fbracket-depth=4096 -Qunused-arguments     -Wno-undefined-bool-conversion -O1 -DTOP_TYPE=VNegate -DVL_USER_FINISH -include VNegate.h   -c -o VNegate__ALLcls.o VNegate__ALLcls.cpp\n",
      "clang++  -I.  -MMD -I/usr/local/Cellar/verilator/3.900/share/verilator/include -I/usr/local/Cellar/verilator/3.900/share/verilator/include/vltstd -DVL_PRINTF=printf -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -Wno-char-subscripts -Wno-parentheses-equality -Wno-sign-compare -Wno-uninitialized -Wno-unused-parameter -Wno-unused-variable -fbracket-depth=4096 -Qunused-arguments     -Wno-undefined-bool-conversion -O1 -DTOP_TYPE=VNegate -DVL_USER_FINISH -include VNegate.h   -c -o VNegate__ALLsup.o VNegate__ALLsup.cpp\n",
      "      Archiving VNegate__ALL.a ...\n",
      "ar r VNegate__ALL.a VNegate__ALLcls.o VNegate__ALLsup.o\n",
      "ranlib VNegate__ALL.a\n",
      "clang++    Negate-harness.o verilated.o verilated_vcd_c.o VNegate__ALL.a    -o VNegate -lm -lstdc++  2>&1 | c++filt\n",
      "make: Leaving directory '/Users/rigge/src/generator-bootcamp/verilatortests'\n",
      "sim start on C02KV03KFFRR at Sun Aug 20 19:52:20 2017\n",
      "inChannelName: 00006293.in\n",
      "outChannelName: 00006293.out\n",
      "cmdChannelName: 00006293.cmd\n",
      "STARTING verilatortests/VNegate\n",
      "[\u001b[35minfo\u001b[0m] [0.000] SEED 1503283935728\n",
      "[\u001b[35minfo\u001b[0m] [0.010] Out is -2\n",
      "[\u001b[35minfo\u001b[0m] [0.013] Out is -1\n",
      "Enabling waves..\n",
      "Exit Code: 0\n",
      "[\u001b[35minfo\u001b[0m] [0.036] RAN 2 CYCLES PASSED\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "defined \u001b[32mclass\u001b[39m \u001b[36mNegedgeReg\u001b[39m\n",
       "defined \u001b[32mclass\u001b[39m \u001b[36mInverter\u001b[39m\n",
       "defined \u001b[32mclass\u001b[39m \u001b[36mNegate\u001b[39m\n",
       "defined \u001b[32mclass\u001b[39m \u001b[36mNegateTester\u001b[39m\n",
       "\u001b[32mimport \u001b[39m\u001b[36mchisel3.iotesters._\n",
       "\n",
       "\u001b[39m\n",
       "\u001b[36mmanager\u001b[39m: \u001b[32mTesterOptionsManager\u001b[39m = $sess.cmd13Wrapper$Helper$$anon$1@698a6f19\n",
       "\u001b[36mres13_6\u001b[39m: \u001b[32mChiselExecutionResult\u001b[39m = ChiselExecutionSuccess(Some(Circuit(Negate,ArrayBuffer(DefBlackBox($sess.cmd13Wrapper$Helper$Inverter@e,Inverter,ArrayBuffer(Port(chisel3.core.Bool@13,Output), Port(chisel3.core.Bool@11,Input)),Map()), DefBlackBox($sess.cmd13Wrapper$Helper$NegedgeReg@14,NegedgeReg,ArrayBuffer(Port(chisel3.core.UInt@1f,Output), Port(chisel3.core.Bool@1d,Input), Port(chisel3.core.Bool@1b,Input), Port(chisel3.core.UInt@19,Input), Port(chisel3.core.Clock@17,Input)),Map()), DefBlackBox($sess.cmd13Wrapper$Helper$Inverter@21,Inverter_1,ArrayBuffer(Port(chisel3.core.Bool@26,Output), Port(chisel3.core.Bool@24,Input)),Map()), DefBlackBox($sess.cmd13Wrapper$Helper$NegedgeReg@27,NegedgeReg_1,ArrayBuffer(Port(chisel3.core.UInt@32,Output), Port(chisel3.core.Bool@30,Input), Port(chisel3.core.Bool@2e,Input), Port(chisel3.core.UInt@2c,Input), Port(chisel3.core.Clock@2a,Input)),Map()), DefBlackBox($sess.cmd13Wrapper$Helper$Inverter@34,Inverter_2,ArrayBuffer(Port(chisel3.core.Bool@\u001b[33m...\u001b[39m\n",
       "\u001b[36mres13_7\u001b[39m: \u001b[32mBoolean\u001b[39m = \u001b[32mtrue\u001b[39m"
      ]
     },
     "execution_count": 14,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "class NegedgeReg extends BlackBox with HasBlackBoxInline {\n",
    "    // only necessary because jupyter does weird things to your scope\n",
    "    override def desiredName = \"NegedgeReg\"\n",
    "    \n",
    "    val io = IO(new Bundle {\n",
    "        val clock = Input(Clock())\n",
    "        val d     = Input(UInt(1.W))\n",
    "        val en    = Input(Bool())\n",
    "        val reset = Input(Bool())\n",
    "        val q     = Output(UInt(1.W))\n",
    "    })\n",
    "    \n",
    "    setInline(\"NegedgeReg.v\",\n",
    "\"\"\"module NegedgeReg(\n",
    "input clock,\n",
    "input d,\n",
    "input en,\n",
    "input reset,\n",
    "output reg q\n",
    ");\n",
    "    always @(negedge clock) begin\n",
    "        if (reset) begin\n",
    "            q <= 1'b0;\n",
    "        end else if (en) begin\n",
    "            q <= d;\n",
    "        end\n",
    "    end\n",
    "endmodule\n",
    "\"\"\")\n",
    "}\n",
    "\n",
    "class Inverter extends BlackBox with HasBlackBoxInline {\n",
    "    // only necessary because jupyter does weird things to your scope\n",
    "    override def desiredName = \"Inverter\"\n",
    "    val io = IO(new Bundle {\n",
    "        val in  = Input(Bool())\n",
    "        val out = Output(Bool())\n",
    "    })\n",
    "    \n",
    "    setInline(\"Inverter.v\", \n",
    "\"\"\"module Inverter(\n",
    "in,\n",
    "out\n",
    ");\n",
    "    input in;\n",
    "    output out;\n",
    "    assign out = ~in;\n",
    "endmodule\n",
    "\"\"\")\n",
    "}\n",
    "\n",
    "\n",
    "class Negate extends Module {\n",
    "    // only necessary because jupyter does weird things to your scope\n",
    "    override def desiredName = \"Negate\"\n",
    "    val io = IO(new Bundle {\n",
    "        val in = Input(SInt(4.W))\n",
    "        val out = Output(SInt(4.W))\n",
    "    })\n",
    "    val bools = io.in.toBools\n",
    "    val negated = Vec(bools.map { case b =>\n",
    "        val inverter = Module(new Inverter)\n",
    "        val delayed  = Module(new NegedgeReg)\n",
    "        inverter.io.in   := b\n",
    "        delayed.io.clock := clock\n",
    "        delayed.io.d     := inverter.io.out\n",
    "        delayed.io.en    := true.B\n",
    "        delayed.io.reset := reset\n",
    "        delayed.io.q\n",
    "    })\n",
    "    io.out := negated.asTypeOf(SInt())\n",
    "}\n",
    "\n",
    "class NegateTester(c: Negate) extends PeekPokeTester(c) {\n",
    "    poke(c.io.in, 1)\n",
    "    step(1)\n",
    "    expect(c.io.out, -2)\n",
    "    println(s\"Out is ${peek(c.io.out)}\")\n",
    "    poke(c.io.in, 0)\n",
    "    step(1)\n",
    "    expect(c.io.out, -1)\n",
    "    println(s\"Out is ${peek(c.io.out)}\")\n",
    "}\n",
    "import chisel3.iotesters._\n",
    "\n",
    "val manager = new TesterOptionsManager {\n",
    "  testerOptions = TesterOptions(backendName = \"verilator\")\n",
    "  commonOptions = commonOptions.copy(targetDirName = \"verilatortests\", topName = \"Negate\")\n",
    "}\n",
    "\n",
    "chisel3.Driver.execute(manager, () => new Negate)\n",
    "Driver.execute(() => new Negate, manager) { c => new NegateTester(c) }\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Type Casting\n",
    "\n",
    "The code below will give an error if you try to run it without removing the comment.\n",
    "What's the problem?\n",
    "It is trying to assign a `UInt` to an `SInt`, which is illegal.\n",
    "\n",
    "Chisel has a set of type casting functions.\n",
    "The most general is `asTypeOf()`, which is shown below.\n",
    "Some chisel objects also define `asUInt()` and `asSInt()` as well as some others.\n",
    "\n",
    "If you remove the `//` from the code block below, the example should work for you."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 15,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[\u001b[35minfo\u001b[0m] [0.000] Elaborating design...\n"
     ]
    },
    {
     "ename": "",
     "evalue": "",
     "output_type": "error",
     "traceback": [
      "\u001b[31mchisel3.internal.ChiselException: Connection between sink (chisel3.core.SInt@9) and source (chisel3.core.UInt@7) failed @: Sink (chisel3.core.SInt@9) and Source (chisel3.core.UInt@7) have different types.\u001b[39m",
      "  chisel3.internal.throwException$.apply(\u001b[32mError.scala\u001b[39m:\u001b[32m13\u001b[39m)",
      "  chisel3.core.Data.connect(\u001b[32mData.scala\u001b[39m:\u001b[32m270\u001b[39m)",
      "  chisel3.core.Data.$colon$eq(\u001b[32mData.scala\u001b[39m:\u001b[32m324\u001b[39m)",
      "  $sess.cmd14Wrapper$Helper$TypeConvertDemo.<init>(\u001b[32mcmd14.sc\u001b[39m:\u001b[32m6\u001b[39m)",
      "  $sess.cmd14Wrapper$Helper$$anonfun$1.apply(\u001b[32mcmd14.sc\u001b[39m:\u001b[32m9\u001b[39m)",
      "  $sess.cmd14Wrapper$Helper$$anonfun$1.apply(\u001b[32mcmd14.sc\u001b[39m:\u001b[32m9\u001b[39m)",
      "  chisel3.core.Module$.do_apply(\u001b[32mModule.scala\u001b[39m:\u001b[32m45\u001b[39m)",
      "  chisel3.Driver$$anonfun$elaborate$1.apply(\u001b[32mDriver.scala\u001b[39m:\u001b[32m92\u001b[39m)",
      "  chisel3.Driver$$anonfun$elaborate$1.apply(\u001b[32mDriver.scala\u001b[39m:\u001b[32m92\u001b[39m)",
      "  chisel3.internal.Builder$$anonfun$build$1.apply(\u001b[32mBuilder.scala\u001b[39m:\u001b[32m240\u001b[39m)",
      "  chisel3.internal.Builder$$anonfun$build$1.apply(\u001b[32mBuilder.scala\u001b[39m:\u001b[32m238\u001b[39m)",
      "  scala.util.DynamicVariable.withValue(\u001b[32mDynamicVariable.scala\u001b[39m:\u001b[32m58\u001b[39m)",
      "  chisel3.internal.Builder$.build(\u001b[32mBuilder.scala\u001b[39m:\u001b[32m238\u001b[39m)",
      "  chisel3.Driver$.elaborate(\u001b[32mDriver.scala\u001b[39m:\u001b[32m92\u001b[39m)",
      "  chisel3.Driver$.execute(\u001b[32mDriver.scala\u001b[39m:\u001b[32m127\u001b[39m)",
      "  chisel3.iotesters.setupFirrtlTerpBackend$.apply(\u001b[32mFirrtlTerpBackend.scala\u001b[39m:\u001b[32m110\u001b[39m)",
      "  chisel3.iotesters.Driver$$anonfun$execute$1$$anonfun$apply$mcZ$sp$1.apply$mcZ$sp(\u001b[32mDriver.scala\u001b[39m:\u001b[32m51\u001b[39m)",
      "  chisel3.iotesters.Driver$$anonfun$execute$1$$anonfun$apply$mcZ$sp$1.apply(\u001b[32mDriver.scala\u001b[39m:\u001b[32m38\u001b[39m)",
      "  chisel3.iotesters.Driver$$anonfun$execute$1$$anonfun$apply$mcZ$sp$1.apply(\u001b[32mDriver.scala\u001b[39m:\u001b[32m38\u001b[39m)",
      "  logger.Logger$$anonfun$makeScope$1.apply(\u001b[32mLogger.scala\u001b[39m:\u001b[32m129\u001b[39m)",
      "  scala.util.DynamicVariable.withValue(\u001b[32mDynamicVariable.scala\u001b[39m:\u001b[32m58\u001b[39m)",
      "  logger.Logger$.makeScope(\u001b[32mLogger.scala\u001b[39m:\u001b[32m127\u001b[39m)",
      "  chisel3.iotesters.Driver$$anonfun$execute$1.apply$mcZ$sp(\u001b[32mDriver.scala\u001b[39m:\u001b[32m38\u001b[39m)",
      "  chisel3.iotesters.Driver$$anonfun$execute$1.apply(\u001b[32mDriver.scala\u001b[39m:\u001b[32m38\u001b[39m)",
      "  chisel3.iotesters.Driver$$anonfun$execute$1.apply(\u001b[32mDriver.scala\u001b[39m:\u001b[32m38\u001b[39m)",
      "  scala.util.DynamicVariable.withValue(\u001b[32mDynamicVariable.scala\u001b[39m:\u001b[32m58\u001b[39m)",
      "  chisel3.iotesters.Driver$.execute(\u001b[32mDriver.scala\u001b[39m:\u001b[32m37\u001b[39m)",
      "  chisel3.iotesters.Driver$.apply(\u001b[32mDriver.scala\u001b[39m:\u001b[32m217\u001b[39m)",
      "  $sess.cmd14Wrapper$Helper.<init>(\u001b[32mcmd14.sc\u001b[39m:\u001b[32m9\u001b[39m)",
      "  $sess.cmd14Wrapper.<init>(\u001b[32mcmd14.sc\u001b[39m:\u001b[32m410\u001b[39m)",
      "  $sess.cmd14$.<init>(\u001b[32mcmd14.sc\u001b[39m:\u001b[32m307\u001b[39m)",
      "  $sess.cmd14$.<clinit>(\u001b[32mcmd14.sc\u001b[39m:\u001b[32m-1\u001b[39m)"
     ]
    }
   ],
   "source": [
    "class TypeConvertDemo extends Module {\n",
    "    val io = IO(new Bundle {\n",
    "        val in  = Input(UInt(4.W))\n",
    "        val out = Output(SInt(4.W))\n",
    "    })\n",
    "    io.out := io.in//.asTypeOf(io.out)\n",
    "}\n",
    "\n",
    "Driver(() => new TypeConvertDemo) { c =>\n",
    "  new PeekPokeTester(c) {\n",
    "      poke(c.io.in, 3)\n",
    "      expect(c.io.out, 3)\n",
    "      poke(c.io.in, 15)\n",
    "      expect(c.io.out, -1)\n",
    "  }}"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Fixed Point\n",
    "\n",
    "Chisel includes a fixed point type.\n",
    "Fixed point numbers can do most of the same things that `UInt`s and `SInt`s can.\n",
    "You can make wires and registers with fixed point numbers and put them in IOs or `Vec`s.\n",
    "\n",
    "Fixed point numbers have a width just like `UInt`s and `SInt`s, but they also have a binary point that specifies how many bits correspond to the fractional part of the number.\n",
    "Both width and binary point can be specified or inferred separately.\n",
    "\n",
    "In the same way that widths are written like `integer.W`, binary points are written like `integer.BP`.\n",
    "In the same way that UInt or SInt literals can be specified like 3.U or (-1).S, fixed point literals can be specified with `number.F`.\n",
    "The number can be an integer or floating point number.\n",
    "You can include one or both of a width and binary point as arguments to `.F()` as shown below."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 16,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[\u001b[35minfo\u001b[0m] [0.000] Elaborating design...\n",
      "[\u001b[35minfo\u001b[0m] [0.012] Done elaborating.\n",
      ";buildInfoPackage: chisel3, version: 3.0-SNAPSHOT_2017-07-19, scalaVersion: 2.11.11, sbtVersion: 0.13.15, builtAtString: 2017-07-19 18:56:34.453, builtAtMillis: 1500490594453\n",
      "circuit cmd15WrapperHelperFixedDemo : \n",
      "  module cmd15WrapperHelperFixedDemo : \n",
      "    input clock : Clock\n",
      "    input reset : UInt<1>\n",
      "    output io : {flip a : Fixed<4><<3>>, b : Fixed<6><<5>>}\n",
      "    \n",
      "    clock is invalid\n",
      "    reset is invalid\n",
      "    io is invalid\n",
      "    node _T_5 = add(io.a, asFixedPoint(UInt<10>(\"h0100\"), 8)) @[cmd15.sc 9:23]\n",
      "    node _T_6 = tail(_T_5, 1) @[cmd15.sc 9:23]\n",
      "    node addOne = asFixedPoint(_T_6, 8) @[cmd15.sc 9:23]\n",
      "    node times2 = mul(addOne, asFixedPoint(UInt<2>(\"h01\"), 0)) @[cmd15.sc 10:25]\n",
      "    reg _T_9 : Fixed<<8>>, clock @[cmd15.sc 11:20]\n",
      "    _T_9 <= times2 @[cmd15.sc 11:20]\n",
      "    io.b <= _T_9 @[cmd15.sc 11:10]\n",
      "    \n",
      "\n",
      "[\u001b[35minfo\u001b[0m] [0.000] Elaborating design...\n",
      "[\u001b[35minfo\u001b[0m] [0.004] Done elaborating.\n",
      ";buildInfoPackage: chisel3, version: 3.0-SNAPSHOT_2017-07-19, scalaVersion: 2.11.11, sbtVersion: 0.13.15, builtAtString: 2017-07-19 18:56:34.453, builtAtMillis: 1500490594453\n",
      "circuit cmd15WrapperHelperMAC : \n",
      "  module cmd15WrapperHelperMAC : \n",
      "    input clock : Clock\n",
      "    input reset : UInt<1>\n",
      "    output io : {flip a : Fixed<6><<3>>, flip b : Fixed<6><<3>>, flip c : Fixed<6><<3>>, out : Fixed}\n",
      "    \n",
      "    clock is invalid\n",
      "    reset is invalid\n",
      "    io is invalid\n",
      "    node _T_6 = mul(io.a, io.b) @[cmd15.sc 22:20]\n",
      "    node _T_7 = add(_T_6, io.c) @[cmd15.sc 22:27]\n",
      "    node _T_8 = tail(_T_7, 1) @[cmd15.sc 22:27]\n",
      "    node _T_9 = asFixedPoint(_T_8, 6) @[cmd15.sc 22:27]\n",
      "    io.out <= _T_9 @[cmd15.sc 22:12]\n",
      "    \n",
      "\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "\u001b[32mimport \u001b[39m\u001b[36mchisel3.experimental.FixedPoint\n",
       "\n",
       "\u001b[39m\n",
       "defined \u001b[32mclass\u001b[39m \u001b[36mFixedDemo\u001b[39m\n",
       "defined \u001b[32mclass\u001b[39m \u001b[36mMAC\u001b[39m"
      ]
     },
     "execution_count": 16,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "import chisel3.experimental.FixedPoint\n",
    "\n",
    "class FixedDemo extends Module {\n",
    "    val io = IO(new Bundle {\n",
    "        val a = Input(FixedPoint(4.W, 3.BP))\n",
    "        val b = Output(FixedPoint(6.W, 5.BP))\n",
    "    })\n",
    "    \n",
    "    val addOne = io.a + 1.0.F(8.BP)\n",
    "    val times2 = addOne * 1.F(2.W, 0.BP)\n",
    "    io.b := RegNext(times2)\n",
    "}\n",
    "\n",
    "class MAC(width: Int, binaryPoint: Int) extends Module {\n",
    "    val io = IO(new Bundle {\n",
    "        val a = Input(FixedPoint(width.W, binaryPoint.BP))\n",
    "        val b = Input(FixedPoint(width.W, binaryPoint.BP))\n",
    "        val c = Input(FixedPoint(width.W, binaryPoint.BP))\n",
    "        val out = Output(FixedPoint())\n",
    "    })\n",
    "    \n",
    "    io.out := io.a * io.b + io.c\n",
    "}\n",
    "println(chisel3.Driver.emit( () => new FixedDemo))\n",
    "println(chisel3.Driver.emit( () => new MAC(6, 3)))"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Floating Point\n",
    "\n",
    "Chisel is written in Scala, so writing libraries for Chisel is a lot like writing any other Scala library.\n",
    "One useful Scala library is `dsptools`, located on [Github](https://github.com/ucb-bar/dsptools).\n",
    "This library provides a number of useful constructs for writing DSP circuits.\n",
    "\n",
    "One useful feature is the ability to prototype circuits with floating point.\n",
    "The generated code uses non-synthesizable constructs with Verilog `$real`s.\n",
    "`DspReal`s are fixed width, so no width needs to be specified."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 17,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "\u001b[32mimport \u001b[39m\u001b[36m$ivy.$                               \u001b[39m"
      ]
     },
     "execution_count": 17,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "import $ivy.`edu.berkeley.cs::dsptools:1.0` "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 18,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[\u001b[35minfo\u001b[0m] [0.000] Elaborating design...\n",
      "[\u001b[35minfo\u001b[0m] [0.021] Done elaborating.\n",
      ";buildInfoPackage: chisel3, version: 3.0-SNAPSHOT_2017-07-19, scalaVersion: 2.11.11, sbtVersion: 0.13.15, builtAtString: 2017-07-19 18:56:34.453, builtAtMillis: 1500490594453\n",
      "circuit cmd17WrapperHelperFloatDemo : \n",
      "  extmodule BBFAdd : \n",
      "    output out : UInt<64>\n",
      "    input in2 : UInt<64>\n",
      "    input in1 : UInt<64>\n",
      "    \n",
      "    defname = BBFAdd\n",
      "    \n",
      "    \n",
      "  extmodule BBFMultiply : \n",
      "    output out : UInt<64>\n",
      "    input in2 : UInt<64>\n",
      "    input in1 : UInt<64>\n",
      "    \n",
      "    defname = BBFMultiply\n",
      "    \n",
      "    \n",
      "  module cmd17WrapperHelperFloatDemo : \n",
      "    input clock : Clock\n",
      "    input reset : UInt<1>\n",
      "    output io : {flip a : {node : UInt<64>}, b : {node : UInt<64>}}\n",
      "    \n",
      "    clock is invalid\n",
      "    reset is invalid\n",
      "    io is invalid\n",
      "    inst BBFAdd of BBFAdd @[DspReal.scala 43:36]\n",
      "    BBFAdd.out is invalid\n",
      "    BBFAdd.in2 is invalid\n",
      "    BBFAdd.in1 is invalid\n",
      "    BBFAdd.in1 <= io.a.node @[DspReal.scala 26:21]\n",
      "    BBFAdd.in2 <= UInt<64>(\"h03ff0000000000000\") @[DspReal.scala 27:21]\n",
      "    wire addOne : {node : UInt<64>} @[DspReal.scala 28:19]\n",
      "    addOne is invalid @[DspReal.scala 28:19]\n",
      "    addOne.node <= BBFAdd.out @[DspReal.scala 29:14]\n",
      "    inst BBFMultiply of BBFMultiply @[DspReal.scala 51:36]\n",
      "    BBFMultiply.out is invalid\n",
      "    BBFMultiply.in2 is invalid\n",
      "    BBFMultiply.in1 is invalid\n",
      "    BBFMultiply.in1 <= addOne.node @[DspReal.scala 26:21]\n",
      "    BBFMultiply.in2 <= UInt<64>(\"h03ff0000000000000\") @[DspReal.scala 27:21]\n",
      "    wire times2 : {node : UInt<64>} @[DspReal.scala 28:19]\n",
      "    times2 is invalid @[DspReal.scala 28:19]\n",
      "    times2.node <= BBFMultiply.out @[DspReal.scala 29:14]\n",
      "    reg _T_18 : {node : UInt<64>}, clock @[cmd17.sc 11:20]\n",
      "    _T_18.node <= times2.node @[cmd17.sc 11:20]\n",
      "    io.b.node <= _T_18.node @[cmd17.sc 11:10]\n",
      "    \n",
      "\n",
      "[\u001b[35minfo\u001b[0m] [0.000] Elaborating design...\n",
      "[\u001b[35minfo\u001b[0m] [0.009] Done elaborating.\n",
      ";buildInfoPackage: chisel3, version: 3.0-SNAPSHOT_2017-07-19, scalaVersion: 2.11.11, sbtVersion: 0.13.15, builtAtString: 2017-07-19 18:56:34.453, builtAtMillis: 1500490594453\n",
      "circuit cmd17WrapperHelperFloatMAC : \n",
      "  extmodule BBFMultiply : \n",
      "    output out : UInt<64>\n",
      "    input in2 : UInt<64>\n",
      "    input in1 : UInt<64>\n",
      "    \n",
      "    defname = BBFMultiply\n",
      "    \n",
      "    \n",
      "  extmodule BBFAdd : \n",
      "    output out : UInt<64>\n",
      "    input in2 : UInt<64>\n",
      "    input in1 : UInt<64>\n",
      "    \n",
      "    defname = BBFAdd\n",
      "    \n",
      "    \n",
      "  module cmd17WrapperHelperFloatMAC : \n",
      "    input clock : Clock\n",
      "    input reset : UInt<1>\n",
      "    output io : {flip a : {node : UInt<64>}, flip b : {node : UInt<64>}, flip c : {node : UInt<64>}, out : {node : UInt<64>}}\n",
      "    \n",
      "    clock is invalid\n",
      "    reset is invalid\n",
      "    io is invalid\n",
      "    inst BBFMultiply of BBFMultiply @[DspReal.scala 51:36]\n",
      "    BBFMultiply.out is invalid\n",
      "    BBFMultiply.in2 is invalid\n",
      "    BBFMultiply.in1 is invalid\n",
      "    BBFMultiply.in1 <= io.a.node @[DspReal.scala 26:21]\n",
      "    BBFMultiply.in2 <= io.b.node @[DspReal.scala 27:21]\n",
      "    wire _T_16 : {node : UInt<64>} @[DspReal.scala 28:19]\n",
      "    _T_16 is invalid @[DspReal.scala 28:19]\n",
      "    _T_16.node <= BBFMultiply.out @[DspReal.scala 29:14]\n",
      "    inst BBFAdd of BBFAdd @[DspReal.scala 43:36]\n",
      "    BBFAdd.out is invalid\n",
      "    BBFAdd.in2 is invalid\n",
      "    BBFAdd.in1 is invalid\n",
      "    BBFAdd.in1 <= _T_16.node @[DspReal.scala 26:21]\n",
      "    BBFAdd.in2 <= io.c.node @[DspReal.scala 27:21]\n",
      "    wire _T_20 : {node : UInt<64>} @[DspReal.scala 28:19]\n",
      "    _T_20 is invalid @[DspReal.scala 28:19]\n",
      "    _T_20.node <= BBFAdd.out @[DspReal.scala 29:14]\n",
      "    io.out.node <= _T_20.node @[cmd17.sc 21:12]\n",
      "    \n",
      "\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "\u001b[32mimport \u001b[39m\u001b[36mdsptools.numbers._\n",
       "\n",
       "\u001b[39m\n",
       "defined \u001b[32mclass\u001b[39m \u001b[36mFloatDemo\u001b[39m\n",
       "defined \u001b[32mclass\u001b[39m \u001b[36mFloatMAC\u001b[39m"
      ]
     },
     "execution_count": 18,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "import dsptools.numbers._\n",
    "\n",
    "class FloatDemo extends Module {\n",
    "    val io = IO(new Bundle {\n",
    "        val a = Input(DspReal())\n",
    "        val b = Output(DspReal())\n",
    "    })\n",
    "    \n",
    "    val addOne = io.a + DspReal(1.0)\n",
    "    val times2 = addOne * DspReal(1.0)\n",
    "    io.b := RegNext(times2)\n",
    "}\n",
    "\n",
    "class FloatMAC extends Module {\n",
    "    val io = IO(new Bundle {\n",
    "        val a = Input(DspReal())\n",
    "        val b = Input(DspReal())\n",
    "        val c = Input(DspReal())\n",
    "        val out = Output(DspReal())\n",
    "    })\n",
    "    io.out := io.a * io.b + io.c\n",
    "}\n",
    "\n",
    "println(chisel3.Driver.emit( () => new FloatDemo))\n",
    "println(chisel3.Driver.emit( () => new FloatMAC ))"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Type Parameterized DSP Modules\n",
    "\n",
    "Earlier sections showed how useful type parameterized code can be.\n",
    "We were limited to simple operations that could be performed on any instance of `Data` such as `:=` or `RegNext()`.\n",
    "When generating DSP circuits, we would like to do mathematical operations like addition and multiplication.\n",
    "The `dsptools` library provides tools for writing type parameterized DSP generators.\n",
    "\n",
    "Here is an example of writing a multiply-accumulate module.\n",
    "It can be used to generate a multiply-accumulate (MAC) for `FixedPoint`, `DspReal`, or even `DspComplex[T]` (the complex number type provided by `dsptools`).\n",
    "The syntax of the type bound is a little different because `dsptools` uses typeclasses.\n",
    "They are beyond the scope of this notebook.\n",
    "Read the `dsptools` readme and documentation for more information on using typeclasses.\n",
    "\n",
    "`T <: Data : Ring` means that `T` is a subtype of `Data` and is also a `Ring`.\n",
    "`Ring` is defined in `dsptools` as a number with `+` and `*` (see <a href=\"https://en.wikipedia.org/wiki/Ring_(mathematics)#Definition\">here</a> for the mathematical definition).\n",
    "An alternative to `Ring` would be `Real`, but then we couldn't use `DspComplex()` because complex numbers are not `Real`."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 19,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[\u001b[35minfo\u001b[0m] [0.000] Elaborating design...\n",
      "[\u001b[35minfo\u001b[0m] [0.082] Done elaborating.\n",
      ";buildInfoPackage: chisel3, version: 3.0-SNAPSHOT_2017-07-19, scalaVersion: 2.11.11, sbtVersion: 0.13.15, builtAtString: 2017-07-19 18:56:34.453, builtAtMillis: 1500490594453\n",
      "circuit cmd18WrapperHelperMac : \n",
      "  module cmd18WrapperHelperMac : \n",
      "    input clock : Clock\n",
      "    input reset : UInt<1>\n",
      "    output io : {flip a : Fixed<4><<3>>, flip b : Fixed<4><<3>>, flip c : Fixed<4><<3>>, out : Fixed<6><<4>>}\n",
      "    \n",
      "    clock is invalid\n",
      "    reset is invalid\n",
      "    io is invalid\n",
      "    node _T_6 = mul(io.a, io.b) @[FixedPointTypeClass.scala 43:59]\n",
      "    node _T_7 = add(_T_6, io.c) @[FixedPointTypeClass.scala 21:58]\n",
      "    node _T_8 = tail(_T_7, 1) @[FixedPointTypeClass.scala 21:58]\n",
      "    node _T_9 = asFixedPoint(_T_8, 6) @[FixedPointTypeClass.scala 21:58]\n",
      "    io.out <= _T_9 @[cmd18.sc 10:12]\n",
      "    \n",
      "\n",
      "[\u001b[35minfo\u001b[0m] [0.000] Elaborating design...\n",
      "[\u001b[35minfo\u001b[0m] [0.018] Done elaborating.\n",
      ";buildInfoPackage: chisel3, version: 3.0-SNAPSHOT_2017-07-19, scalaVersion: 2.11.11, sbtVersion: 0.13.15, builtAtString: 2017-07-19 18:56:34.453, builtAtMillis: 1500490594453\n",
      "circuit cmd18WrapperHelperMac : \n",
      "  extmodule BBFMultiply : \n",
      "    output out : UInt<64>\n",
      "    input in2 : UInt<64>\n",
      "    input in1 : UInt<64>\n",
      "    \n",
      "    defname = BBFMultiply\n",
      "    \n",
      "    \n",
      "  extmodule BBFAdd : \n",
      "    output out : UInt<64>\n",
      "    input in2 : UInt<64>\n",
      "    input in1 : UInt<64>\n",
      "    \n",
      "    defname = BBFAdd\n",
      "    \n",
      "    \n",
      "  module cmd18WrapperHelperMac : \n",
      "    input clock : Clock\n",
      "    input reset : UInt<1>\n",
      "    output io : {flip a : {node : UInt<64>}, flip b : {node : UInt<64>}, flip c : {node : UInt<64>}, out : {node : UInt<64>}}\n",
      "    \n",
      "    clock is invalid\n",
      "    reset is invalid\n",
      "    io is invalid\n",
      "    inst BBFMultiply of BBFMultiply @[DspReal.scala 51:36]\n",
      "    BBFMultiply.out is invalid\n",
      "    BBFMultiply.in2 is invalid\n",
      "    BBFMultiply.in1 is invalid\n",
      "    BBFMultiply.in1 <= io.a.node @[DspReal.scala 26:21]\n",
      "    BBFMultiply.in2 <= io.b.node @[DspReal.scala 27:21]\n",
      "    wire _T_16 : {node : UInt<64>} @[DspReal.scala 28:19]\n",
      "    _T_16 is invalid @[DspReal.scala 28:19]\n",
      "    _T_16.node <= BBFMultiply.out @[DspReal.scala 29:14]\n",
      "    inst BBFAdd of BBFAdd @[DspReal.scala 43:36]\n",
      "    BBFAdd.out is invalid\n",
      "    BBFAdd.in2 is invalid\n",
      "    BBFAdd.in1 is invalid\n",
      "    BBFAdd.in1 <= _T_16.node @[DspReal.scala 26:21]\n",
      "    BBFAdd.in2 <= io.c.node @[DspReal.scala 27:21]\n",
      "    wire _T_20 : {node : UInt<64>} @[DspReal.scala 28:19]\n",
      "    _T_20 is invalid @[DspReal.scala 28:19]\n",
      "    _T_20.node <= BBFAdd.out @[DspReal.scala 29:14]\n",
      "    io.out.node <= _T_20.node @[cmd18.sc 10:12]\n",
      "    \n",
      "\n",
      "[\u001b[35minfo\u001b[0m] [0.000] Elaborating design...\n",
      "[\u001b[35minfo\u001b[0m] [0.011] Done elaborating.\n",
      ";buildInfoPackage: chisel3, version: 3.0-SNAPSHOT_2017-07-19, scalaVersion: 2.11.11, sbtVersion: 0.13.15, builtAtString: 2017-07-19 18:56:34.453, builtAtMillis: 1500490594453\n",
      "circuit cmd18WrapperHelperMac : \n",
      "  module cmd18WrapperHelperMac : \n",
      "    input clock : Clock\n",
      "    input reset : UInt<1>\n",
      "    output io : {flip a : {real : Fixed<4><<3>>, imag : Fixed<4><<3>>}, flip b : {real : Fixed<4><<3>>, imag : Fixed<4><<3>>}, flip c : {real : Fixed<4><<3>>, imag : Fixed<4><<3>>}, out : {real : Fixed<6><<4>>, imag : Fixed<6><<4>>}}\n",
      "    \n",
      "    clock is invalid\n",
      "    reset is invalid\n",
      "    io is invalid\n",
      "    node _T_22 = add(io.b.real, io.b.imag) @[FixedPointTypeClass.scala 21:58]\n",
      "    node _T_23 = tail(_T_22, 1) @[FixedPointTypeClass.scala 21:58]\n",
      "    node _T_24 = asFixedPoint(_T_23, 3) @[FixedPointTypeClass.scala 21:58]\n",
      "    node _T_25 = add(io.a.real, io.a.imag) @[FixedPointTypeClass.scala 21:58]\n",
      "    node _T_26 = tail(_T_25, 1) @[FixedPointTypeClass.scala 21:58]\n",
      "    node _T_27 = asFixedPoint(_T_26, 3) @[FixedPointTypeClass.scala 21:58]\n",
      "    node _T_28 = sub(io.a.imag, io.a.real) @[FixedPointTypeClass.scala 31:68]\n",
      "    node _T_29 = tail(_T_28, 1) @[FixedPointTypeClass.scala 31:68]\n",
      "    node _T_30 = asFixedPoint(_T_29, 3) @[FixedPointTypeClass.scala 31:68]\n",
      "    node _T_31 = mul(io.a.real, _T_24) @[FixedPointTypeClass.scala 43:59]\n",
      "    node _T_32 = mul(_T_27, io.b.imag) @[FixedPointTypeClass.scala 43:59]\n",
      "    node _T_33 = mul(_T_30, io.b.real) @[FixedPointTypeClass.scala 43:59]\n",
      "    node _T_34 = sub(_T_31, _T_32) @[FixedPointTypeClass.scala 31:68]\n",
      "    node _T_35 = tail(_T_34, 1) @[FixedPointTypeClass.scala 31:68]\n",
      "    node _T_36 = asFixedPoint(_T_35, 6) @[FixedPointTypeClass.scala 31:68]\n",
      "    node _T_37 = add(_T_31, _T_33) @[FixedPointTypeClass.scala 21:58]\n",
      "    node _T_38 = tail(_T_37, 1) @[FixedPointTypeClass.scala 21:58]\n",
      "    node _T_39 = asFixedPoint(_T_38, 6) @[FixedPointTypeClass.scala 21:58]\n",
      "    wire _T_47 : {real : Fixed<8><<6>>, imag : Fixed<8><<6>>} @[DspComplex.scala 30:22]\n",
      "    _T_47 is invalid @[DspComplex.scala 30:22]\n",
      "    _T_47.real <= _T_36 @[DspComplex.scala 31:17]\n",
      "    _T_47.imag <= _T_39 @[DspComplex.scala 32:17]\n",
      "    node _T_48 = add(_T_47.real, io.c.real) @[FixedPointTypeClass.scala 21:58]\n",
      "    node _T_49 = tail(_T_48, 1) @[FixedPointTypeClass.scala 21:58]\n",
      "    node _T_50 = asFixedPoint(_T_49, 6) @[FixedPointTypeClass.scala 21:58]\n",
      "    node _T_51 = add(_T_47.imag, io.c.imag) @[FixedPointTypeClass.scala 21:58]\n",
      "    node _T_52 = tail(_T_51, 1) @[FixedPointTypeClass.scala 21:58]\n",
      "    node _T_53 = asFixedPoint(_T_52, 6) @[FixedPointTypeClass.scala 21:58]\n",
      "    wire _T_61 : {real : Fixed<8><<6>>, imag : Fixed<8><<6>>} @[DspComplex.scala 30:22]\n",
      "    _T_61 is invalid @[DspComplex.scala 30:22]\n",
      "    _T_61.real <= _T_50 @[DspComplex.scala 31:17]\n",
      "    _T_61.imag <= _T_53 @[DspComplex.scala 32:17]\n",
      "    io.out.imag <= _T_61.imag @[cmd18.sc 10:12]\n",
      "    io.out.real <= _T_61.real @[cmd18.sc 10:12]\n",
      "    \n",
      "\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "\u001b[32mimport \u001b[39m\u001b[36mdsptools.numbers.implicits._\n",
       "\n",
       "\u001b[39m\n",
       "defined \u001b[32mclass\u001b[39m \u001b[36mMac\u001b[39m"
      ]
     },
     "execution_count": 19,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "import dsptools.numbers.implicits._\n",
    "\n",
    "class Mac[T <: Data : Ring](genIn : T, genOut: T) extends Module {\n",
    "    val io = IO(new Bundle {\n",
    "        val a = Input(genIn.cloneType)\n",
    "        val b = Input(genIn.cloneType)\n",
    "        val c = Input(genIn.cloneType)\n",
    "        val out = Output(genOut.cloneType)\n",
    "    })\n",
    "    io.out := io.a * io.b + io.c\n",
    "}\n",
    "\n",
    "println(chisel3.Driver.emit( () => new Mac(FixedPoint(4.W, 3.BP), FixedPoint(6.W, 4.BP))))\n",
    "println(chisel3.Driver.emit( () => new Mac(DspReal(), DspReal())))\n",
    "println(chisel3.Driver.emit( () => new Mac(DspComplex(FixedPoint(4.W, 3.BP), FixedPoint(4.W, 3.BP)), DspComplex(FixedPoint(6.W, 4.BP), FixedPoint(6.W, 4.BP)))))"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Exercises"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {
    "collapsed": true
   },
   "source": [
    "### 1. Shift Register Test with Bundles\n",
    "\n",
    "The shift register implementation given earlier is templated for all `[T <: Data]`.\n",
    "`Bundle`s are subtypes of `Data`.\n",
    "However, the given tester was templated for `Bits` (which includes things like `UInt`, `SInt`, but not `Bundle`.\n",
    "Also, the test only printed out the values, it didn't actually check that it was correct.\n",
    "\n",
    "The following code defines a bundle type for complex numbers.\n",
    "Write a tester to check that the shift register works correctly for complex numbers.\n",
    "Test that it works for a variety of depths!\n",
    "To begin with, test that it works on `depth=4` and `width=3`, but then uncomment the `depths` and `widths` to test that it works for more values."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 19,
   "metadata": {},
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "cmd19.sc:18: inferred type arguments [Helper.this.ComplexBundle] do not conform to class ShiftRegisterTester's type parameter bounds [T <: chisel3.Bits]\n",
      "        new ShiftRegisterTester(c) }\n",
      "        ^cmd19.sc:18: type mismatch;\n",
      " found   : cmd19Wrapper.this.cmd7.wrapper.ShiftRegister[Helper.this.ComplexBundle]\n",
      " required: cmd19Wrapper.this.cmd7.wrapper.ShiftRegister[T]\n",
      "        new ShiftRegisterTester(c) }\n",
      "                                ^"
     ]
    },
    {
     "ename": "",
     "evalue": "",
     "output_type": "error",
     "traceback": [
      "Compilation Failed"
     ]
    }
   ],
   "source": [
    "class ComplexBundle(w: Int) extends Bundle {\n",
    "    val real = Output(SInt(w.W))\n",
    "    val imag = Output(SInt(w.W))\n",
    "    override def cloneType = new ComplexBundle(w).asInstanceOf[this.type]\n",
    "}\n",
    "\n",
    "// Show the emitted firrtl for an instance of ShiftRegister with Complex\n",
    "println(chisel3.Driver.emit( () => new ShiftRegister(new ComplexBundle(4), 0) ))\n",
    "\n",
    "class ComplexShiftRegisterTester(c: ShiftRegister[ComplexBundle]) extends PeekPokeTester(c) {\n",
    "    // TODO fill me in and remove fail\n",
    "    fail\n",
    "}\n",
    "\n",
    "// See what happens when you try to compile this\n",
    "// Why won't it compile?\n",
    "Driver( () => new ShiftRegister(new ComplexBundle(4), 5)) { c=>\n",
    "        new ShiftRegisterTester(c) }\n",
    "\n",
    "val depths = List(4) // List(0, 1, 2, 5, 10, 100)\n",
    "val widths = List(3) // List(3, 16)\n",
    "\n",
    "for (w <- widths) {\n",
    "    for (d <- depths) {\n",
    "        Driver( () => new ShiftRegister(new ComplexBundle(w), d)) { c=>\n",
    "        new ComplexShiftRegisterTester(c) }\n",
    "    }\n",
    "}"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### 2. Decoupled Shift Register\n",
    "\n",
    "Write an implementation of a shift register that has decoupled inputs and outputs.\n",
    "The initial values in the shift register should be zero and they should be valid output (i.e. the first `n` valid outputs are 0 before it starts shifting out an input)."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 30,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[\u001b[35minfo\u001b[0m] [0.000] Elaborating design...\n",
      "[\u001b[35minfo\u001b[0m] [0.004] Done elaborating.\n",
      ";buildInfoPackage: chisel3, version: 3.0-SNAPSHOT_2017-07-19, scalaVersion: 2.11.11, sbtVersion: 0.13.15, builtAtString: 2017-07-19 18:56:34.453, builtAtMillis: 1500490594453\n",
      "circuit cmd29WrapperHelperDecoupledShiftRegister : \n",
      "  module cmd29WrapperHelperDecoupledShiftRegister : \n",
      "    input clock : Clock\n",
      "    input reset : UInt<1>\n",
      "    output io : {flip in : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<4>}, out : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<4>[6]}}\n",
      "    \n",
      "    clock is invalid\n",
      "    reset is invalid\n",
      "    io is invalid\n",
      "    io.out.valid <= UInt<1>(\"h01\") @[cmd29.sc 10:18]\n",
      "    io.out.bits[4] <= io.in.bits @[cmd29.sc 12:22]\n",
      "    io.in.ready <= UInt<1>(\"h01\") @[cmd29.sc 13:17]\n",
      "    \n",
      "\n",
      "[\u001b[35minfo\u001b[0m] [0.000] Elaborating design...\n",
      "[\u001b[35minfo\u001b[0m] [0.003] Done elaborating.\n",
      "Total FIRRTL Compile Time: 10.2 ms\n",
      "Total FIRRTL Compile Time: 6.1 ms\n",
      "End of dependency graph\n",
      "Circuit state created\n",
      "[\u001b[35minfo\u001b[0m] [0.000] SEED 1503284420780\n",
      "[\u001b[35minfo\u001b[0m] [0.001] List(7, 4, 15, 14, 4, 4, 0, 7, 2, 13, 5, 4, 13, 7, 4, 3, 6, 4, 13, 12)\n",
      "[\u001b[35minfo\u001b[0m] [0.067] List()\n",
      "[\u001b[35minfo\u001b[0m] [0.067] List(7, 4, 15, 14, 4, 4, 0, 7, 2, 13, 5, 4, 13, 7, 4, 3, 6, 4, 13, 12)\n",
      "[\u001b[35minfo\u001b[0m] [0.068] List(9)\n",
      "[\u001b[35minfo\u001b[0m] [0.068] List(7, 4, 15, 14, 4, 4, 0, 7, 2, 13, 5, 4, 13, 7, 4, 3, 6, 4, 13, 12)\n",
      "[\u001b[35minfo\u001b[0m] [0.070] List(9)\n",
      "[\u001b[35minfo\u001b[0m] [0.071] List(7, 4, 15, 14, 4, 4, 0, 7, 2, 13, 5, 4, 13, 7, 4, 3, 6, 4, 13, 12)\n",
      "[\u001b[35minfo\u001b[0m] [0.072] List(9)\n",
      "[\u001b[35minfo\u001b[0m] [0.072] List(7, 4, 15, 14, 4, 4, 0, 7, 2, 13, 5, 4, 13, 7, 4, 3, 6, 4, 13, 12)\n",
      "[\u001b[35minfo\u001b[0m] [0.072] List(9, 8)\n",
      "[\u001b[35minfo\u001b[0m] [0.073] List(4, 15, 14, 4, 4, 0, 7, 2, 13, 5, 4, 13, 7, 4, 3, 6, 4, 13, 12)\n",
      "[\u001b[35minfo\u001b[0m] [0.073] List(9, 8)\n",
      "[\u001b[35minfo\u001b[0m] [0.073] List(15, 14, 4, 4, 0, 7, 2, 13, 5, 4, 13, 7, 4, 3, 6, 4, 13, 12)\n",
      "[\u001b[35minfo\u001b[0m] [0.073] List(9, 8)\n",
      "[\u001b[35minfo\u001b[0m] [0.074] List(14, 4, 4, 0, 7, 2, 13, 5, 4, 13, 7, 4, 3, 6, 4, 13, 12)\n",
      "[\u001b[35minfo\u001b[0m] [0.074] List(9, 8)\n",
      "[\u001b[35minfo\u001b[0m] [0.074] List(14, 4, 4, 0, 7, 2, 13, 5, 4, 13, 7, 4, 3, 6, 4, 13, 12)\n",
      "[\u001b[35minfo\u001b[0m] [0.074] List(9, 8, 6)\n",
      "[\u001b[35minfo\u001b[0m] [0.177] List(4, 4, 0, 7, 2, 13, 5, 4, 13, 7, 4, 3, 6, 4, 13, 12)\n",
      "[\u001b[35minfo\u001b[0m] [0.177] List(9, 8, 6, 14)\n",
      "[\u001b[35minfo\u001b[0m] [0.178] List(4, 4, 0, 7, 2, 13, 5, 4, 13, 7, 4, 3, 6, 4, 13, 12)\n",
      "[\u001b[35minfo\u001b[0m] [0.178] List(9, 8, 6, 14)\n",
      "[\u001b[35minfo\u001b[0m] [0.178] List(4, 0, 7, 2, 13, 5, 4, 13, 7, 4, 3, 6, 4, 13, 12)\n",
      "[\u001b[35minfo\u001b[0m] [0.178] List(9, 8, 6, 14, 4)\n",
      "[\u001b[35minfo\u001b[0m] [0.178] List(4, 0, 7, 2, 13, 5, 4, 13, 7, 4, 3, 6, 4, 13, 12)\n",
      "[\u001b[35minfo\u001b[0m] [0.178] List(9, 8, 6, 14, 4)\n",
      "[\u001b[35minfo\u001b[0m] [0.178] List(4, 0, 7, 2, 13, 5, 4, 13, 7, 4, 3, 6, 4, 13, 12)\n",
      "[\u001b[35minfo\u001b[0m] [0.179] List(9, 8, 6, 14, 4)\n",
      "[\u001b[35minfo\u001b[0m] [0.179] List(0, 7, 2, 13, 5, 4, 13, 7, 4, 3, 6, 4, 13, 12)\n",
      "[\u001b[35minfo\u001b[0m] [0.179] List(9, 8, 6, 14, 4, 4)\n",
      "[\u001b[35minfo\u001b[0m] [0.180] List(0, 7, 2, 13, 5, 4, 13, 7, 4, 3, 6, 4, 13, 12)\n",
      "[\u001b[35minfo\u001b[0m] [0.180] List(9, 8, 6, 14, 4, 4)\n",
      "[\u001b[35minfo\u001b[0m] [0.180] List(7, 2, 13, 5, 4, 13, 7, 4, 3, 6, 4, 13, 12)\n",
      "[\u001b[35minfo\u001b[0m] [0.181] List(9, 8, 6, 14, 4, 4, 0)\n",
      "[\u001b[35minfo\u001b[0m] [0.181] List(7, 2, 13, 5, 4, 13, 7, 4, 3, 6, 4, 13, 12)\n",
      "[\u001b[35minfo\u001b[0m] [0.282] List(9, 8, 6, 14, 4, 4, 0)\n",
      "[\u001b[35minfo\u001b[0m] [0.282] List(2, 13, 5, 4, 13, 7, 4, 3, 6, 4, 13, 12)\n",
      "[\u001b[35minfo\u001b[0m] [0.282] List(9, 8, 6, 14, 4, 4, 0)\n",
      "[\u001b[35minfo\u001b[0m] [0.283] List(13, 5, 4, 13, 7, 4, 3, 6, 4, 13, 12)\n",
      "[\u001b[35minfo\u001b[0m] [0.283] List(9, 8, 6, 14, 4, 4, 0, 2)\n",
      "[\u001b[35minfo\u001b[0m] [0.283] List(5, 4, 13, 7, 4, 3, 6, 4, 13, 12)\n",
      "[\u001b[35minfo\u001b[0m] [0.283] List(9, 8, 6, 14, 4, 4, 0, 2, 13)\n",
      "[\u001b[35minfo\u001b[0m] [0.283] List(4, 13, 7, 4, 3, 6, 4, 13, 12)\n",
      "[\u001b[35minfo\u001b[0m] [0.283] List(9, 8, 6, 14, 4, 4, 0, 2, 13, 5)\n",
      "[\u001b[35minfo\u001b[0m] [0.284] List(4, 13, 7, 4, 3, 6, 4, 13, 12)\n",
      "[\u001b[35minfo\u001b[0m] [0.284] List(9, 8, 6, 14, 4, 4, 0, 2, 13, 5, 3)\n",
      "[\u001b[35minfo\u001b[0m] [0.284] List(13, 7, 4, 3, 6, 4, 13, 12)\n",
      "[\u001b[35minfo\u001b[0m] [0.284] List(9, 8, 6, 14, 4, 4, 0, 2, 13, 5, 3, 4)\n",
      "[\u001b[35minfo\u001b[0m] [0.284] List(7, 4, 3, 6, 4, 13, 12)\n",
      "[\u001b[35minfo\u001b[0m] [0.284] List(9, 8, 6, 14, 4, 4, 0, 2, 13, 5, 3, 4)\n",
      "[\u001b[35minfo\u001b[0m] [0.284] List(4, 3, 6, 4, 13, 12)\n",
      "[\u001b[35minfo\u001b[0m] [0.284] List(9, 8, 6, 14, 4, 4, 0, 2, 13, 5, 3, 4, 7)\n",
      "[\u001b[35minfo\u001b[0m] [0.284] List(4, 3, 6, 4, 13, 12)\n",
      "[\u001b[35minfo\u001b[0m] [0.389] List(9, 8, 6, 14, 4, 4, 0, 2, 13, 5, 3, 4, 7)\n",
      "[\u001b[35minfo\u001b[0m] [0.391] List(3, 6, 4, 13, 12)\n",
      "[\u001b[35minfo\u001b[0m] [0.391] List(9, 8, 6, 14, 4, 4, 0, 2, 13, 5, 3, 4, 7, 4)\n",
      "[\u001b[35minfo\u001b[0m] [0.392] List(3, 6, 4, 13, 12)\n",
      "[\u001b[35minfo\u001b[0m] [0.392] List(9, 8, 6, 14, 4, 4, 0, 2, 13, 5, 3, 4, 7, 4)\n",
      "[\u001b[35minfo\u001b[0m] [0.392] List(3, 6, 4, 13, 12)\n",
      "[\u001b[35minfo\u001b[0m] [0.392] List(9, 8, 6, 14, 4, 4, 0, 2, 13, 5, 3, 4, 7, 4)\n",
      "[\u001b[35minfo\u001b[0m] [0.393] List(6, 4, 13, 12)\n",
      "[\u001b[35minfo\u001b[0m] [0.393] List(9, 8, 6, 14, 4, 4, 0, 2, 13, 5, 3, 4, 7, 4, 3)\n",
      "[\u001b[35minfo\u001b[0m] [0.393] List(6, 4, 13, 12)\n",
      "[\u001b[35minfo\u001b[0m] [0.393] List(9, 8, 6, 14, 4, 4, 0, 2, 13, 5, 3, 4, 7, 4, 3)\n",
      "[\u001b[35minfo\u001b[0m] [0.393] List(6, 4, 13, 12)\n",
      "[\u001b[35minfo\u001b[0m] [0.393] List(9, 8, 6, 14, 4, 4, 0, 2, 13, 5, 3, 4, 7, 4, 3)\n",
      "[\u001b[35minfo\u001b[0m] [0.393] List(4, 13, 12)\n",
      "[\u001b[35minfo\u001b[0m] [0.393] List(9, 8, 6, 14, 4, 4, 0, 2, 13, 5, 3, 4, 7, 4, 3, 6)\n",
      "[\u001b[35minfo\u001b[0m] [0.393] List(13, 12)\n",
      "[\u001b[35minfo\u001b[0m] [0.393] List(9, 8, 6, 14, 4, 4, 0, 2, 13, 5, 3, 4, 7, 4, 3, 6, 4)\n",
      "[\u001b[35minfo\u001b[0m] [0.394] List(12)"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "java.lang.IllegalArgumentException: requirement failed"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "[\u001b[35minfo\u001b[0m] [0.497] List(9, 8, 6, 14, 4, 4, 0, 2, 13, 5, 3, 4, 7, 4, 3, 6, 4)\n",
      "[\u001b[35minfo\u001b[0m] [0.497] List(12)\n",
      "[\u001b[35minfo\u001b[0m] [0.497] List(9, 8, 6, 14, 4, 4, 0, 2, 13, 5, 3, 4, 7, 4, 3, 6, 4)\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "\n",
      "\tat scala.Predef$.require(Predef.scala:212)\n",
      "\tat $sess.cmd29Wrapper$Helper$DecoupledShiftRegisterTester$$anonfun$5.apply(cmd29.sc:62)\n",
      "\tat $sess.cmd29Wrapper$Helper$DecoupledShiftRegisterTester$$anonfun$5.apply(cmd29.sc:61)\n",
      "\tat scala.collection.immutable.List.foreach(List.scala:392)\n",
      "\tat $sess.cmd29Wrapper$Helper$DecoupledShiftRegisterTester.<init>(cmd29.sc:61)\n",
      "\tat $sess.cmd29Wrapper$Helper$$anonfun$8.apply(cmd29.sc:68)\n",
      "\tat $sess.cmd29Wrapper$Helper$$anonfun$8.apply(cmd29.sc:68)\n",
      "\tat chisel3.iotesters.Driver$$anonfun$execute$1$$anonfun$apply$mcZ$sp$1$$anonfun$apply$mcZ$sp$2.apply$mcZ$sp(Driver.scala:62)\n",
      "\tat chisel3.iotesters.Driver$$anonfun$execute$1$$anonfun$apply$mcZ$sp$1$$anonfun$apply$mcZ$sp$2.apply(Driver.scala:61)\n",
      "\tat chisel3.iotesters.Driver$$anonfun$execute$1$$anonfun$apply$mcZ$sp$1$$anonfun$apply$mcZ$sp$2.apply(Driver.scala:61)\n",
      "\tat scala.util.DynamicVariable.withValue(DynamicVariable.scala:58)\n",
      "\tat chisel3.iotesters.Driver$$anonfun$execute$1$$anonfun$apply$mcZ$sp$1.apply$mcZ$sp(Driver.scala:60)\n",
      "\tat chisel3.iotesters.Driver$$anonfun$execute$1$$anonfun$apply$mcZ$sp$1.apply(Driver.scala:38)\n",
      "\tat chisel3.iotesters.Driver$$anonfun$execute$1$$anonfun$apply$mcZ$sp$1.apply(Driver.scala:38)\n",
      "\tat logger.Logger$$anonfun$makeScope$1.apply(Logger.scala:129)\n",
      "\tat scala.util.DynamicVariable.withValue(DynamicVariable.scala:58)\n",
      "\tat logger.Logger$.makeScope(Logger.scala:127)\n",
      "\tat chisel3.iotesters.Driver$$anonfun$execute$1.apply$mcZ$sp(Driver.scala:38)\n",
      "\tat chisel3.iotesters.Driver$$anonfun$execute$1.apply(Driver.scala:38)\n",
      "\tat chisel3.iotesters.Driver$$anonfun$execute$1.apply(Driver.scala:38)\n",
      "\tat scala.util.DynamicVariable.withValue(DynamicVariable.scala:58)\n",
      "\tat chisel3.iotesters.Driver$.execute(Driver.scala:37)\n",
      "\tat chisel3.iotesters.Driver$.apply(Driver.scala:217)\n",
      "\tat $sess.cmd29Wrapper$Helper.<init>(cmd29.sc:68)\n",
      "\tat $sess.cmd29Wrapper.<init>(cmd29.sc:757)\n",
      "\tat $sess.cmd29$.<init>(cmd29.sc:611)\n",
      "\tat $sess.cmd29$.<clinit>(cmd29.sc)\n",
      "\tat $sess.cmd29.$main(cmd29.sc)\n",
      "\tat sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)\n",
      "\tat sun.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)\n",
      "\tat sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)\n",
      "\tat java.lang.reflect.Method.invoke(Method.java:498)\n",
      "\tat ammonite.runtime.EvaluatorImpl.evalMain(Evaluator.scala:112)\n",
      "\tat ammonite.runtime.EvaluatorImpl$$anonfun$processLine$2$$anonfun$apply$5$$anonfun$4.apply(Evaluator.scala:150)\n",
      "\tat ammonite.runtime.Evaluator$.evaluatorRunPrinter(Evaluator.scala:233)\n",
      "\tat ammonite.runtime.EvaluatorImpl$$anonfun$processLine$2$$anonfun$apply$5.apply(Evaluator.scala:150)\n",
      "\tat ammonite.runtime.EvaluatorImpl$$anonfun$processLine$2$$anonfun$apply$5.apply(Evaluator.scala:146)\n",
      "\tat ammonite.util.Catching.map(Res.scala:111)\n",
      "\tat ammonite.runtime.EvaluatorImpl$$anonfun$processLine$2.apply(Evaluator.scala:146)\n",
      "\tat ammonite.runtime.EvaluatorImpl$$anonfun$processLine$2.apply(Evaluator.scala:144)\n",
      "\tat ammonite.util.Res$Success.flatMap(Res.scala:58)\n",
      "\tat ammonite.runtime.EvaluatorImpl.processLine(Evaluator.scala:144)\n",
      "\tat ammonite.interp.Interpreter$$anonfun$evaluateLine$2$$anonfun$apply$20$$anonfun$apply$21.apply(Interpreter.scala:317)\n",
      "\tat ammonite.interp.Interpreter$$anonfun$evaluateLine$2$$anonfun$apply$20$$anonfun$apply$21.apply(Interpreter.scala:317)\n",
      "\tat ammonite.interp.Interpreter.withContextClassloader(Interpreter.scala:279)\n",
      "\tat ammonite.interp.Interpreter$$anonfun$evaluateLine$2$$anonfun$apply$20.apply(Interpreter.scala:316)\n",
      "\tat ammonite.interp.Interpreter$$anonfun$evaluateLine$2$$anonfun$apply$20.apply(Interpreter.scala:311)\n",
      "\tat ammonite.util.Res$Success.flatMap(Res.scala:58)\n",
      "\tat ammonite.interp.Interpreter$$anonfun$evaluateLine$2.apply(Interpreter.scala:311)\n",
      "\tat ammonite.interp.Interpreter$$anonfun$evaluateLine$2.apply(Interpreter.scala:310)\n",
      "\tat ammonite.util.Catching.flatMap(Res.scala:109)\n",
      "\tat ammonite.interp.Interpreter.evaluateLine(Interpreter.scala:310)\n",
      "\tat ammonite.interp.Interpreter$$anonfun$processLine$2$$anonfun$apply$12$$anonfun$apply$14.apply(Interpreter.scala:263)\n",
      "\tat ammonite.interp.Interpreter$$anonfun$processLine$2$$anonfun$apply$12$$anonfun$apply$14.apply(Interpreter.scala:253)\n",
      "\tat ammonite.util.Res$Success.flatMap(Res.scala:58)\n",
      "\tat ammonite.interp.Interpreter$$anonfun$processLine$2$$anonfun$apply$12.apply(Interpreter.scala:253)\n",
      "\tat ammonite.interp.Interpreter$$anonfun$processLine$2$$anonfun$apply$12.apply(Interpreter.scala:243)\n",
      "\tat ammonite.util.Res$Success.flatMap(Res.scala:58)\n",
      "\tat ammonite.interp.Interpreter$$anonfun$processLine$2.apply(Interpreter.scala:243)\n",
      "\tat ammonite.interp.Interpreter$$anonfun$processLine$2.apply(Interpreter.scala:239)\n",
      "\tat ammonite.util.Catching.flatMap(Res.scala:109)\n",
      "\tat ammonite.interp.Interpreter.processLine(Interpreter.scala:239)\n",
      "\tat jupyter.scala.Interp$$anonfun$8$$anonfun$apply$10$$anonfun$apply$11.apply(Interp.scala:147)\n",
      "\tat jupyter.scala.Interp$$anonfun$8$$anonfun$apply$10$$anonfun$apply$11.apply(Interp.scala:146)\n",
      "\tat jupyter.scala.Capture$$anonfun$jupyter$scala$Capture$$withErr$1.apply(Capture.scala:46)\n",
      "\tat scala.util.DynamicVariable.withValue(DynamicVariable.scala:58)\n",
      "\tat scala.Console$.withErr(Console.scala:80)\n",
      "\tat jupyter.scala.Capture$.jupyter$scala$Capture$$withErr(Capture.scala:42)\n",
      "\tat jupyter.scala.Capture$$anonfun$3.apply(Capture.scala:59)\n",
      "\tat jupyter.scala.Capture$$anonfun$withOut$1.apply(Capture.scala:37)\n",
      "\tat scala.util.DynamicVariable.withValue(DynamicVariable.scala:58)\n",
      "\tat scala.Console$.withOut(Console.scala:53)\n",
      "\tat jupyter.scala.Capture$.withOut(Capture.scala:33)\n",
      "\tat jupyter.scala.Capture$.withOutAndErr(Capture.scala:59)\n",
      "\tat jupyter.scala.Capture$.apply(Capture.scala:106)\n",
      "\tat jupyter.scala.Interp.jupyter$scala$Interp$$capturingOutput(Interp.scala:104)\n",
      "\tat jupyter.scala.Interp$$anonfun$8$$anonfun$apply$10.apply(Interp.scala:146)\n",
      "\tat jupyter.scala.Interp$$anonfun$8$$anonfun$apply$10.apply(Interp.scala:142)\n",
      "\tat jupyter.scala.Scoped$$anonfun$flatMap$1.apply(Signaller.scala:45)\n",
      "\tat jupyter.scala.Signaller.apply(Signaller.scala:30)\n",
      "\tat jupyter.scala.Scoped$class.flatMap(Signaller.scala:45)\n",
      "\tat jupyter.scala.Signaller.flatMap(Signaller.scala:12)\n",
      "\tat jupyter.scala.Interp$$anonfun$8.apply(Interp.scala:142)\n",
      "\tat jupyter.scala.Interp$$anonfun$8.apply(Interp.scala:133)\n",
      "\tat ammonite.util.Res$Success.flatMap(Res.scala:58)\n",
      "\tat jupyter.scala.Interp.interpret(Interp.scala:133)\n",
      "\tat jupyter.kernel.interpreter.InterpreterHandler$$anonfun$jupyter$kernel$interpreter$InterpreterHandler$$execute$1$$anonfun$apply$6.apply(InterpreterHandler.scala:112)\n",
      "\tat jupyter.kernel.interpreter.InterpreterHandler$$anonfun$jupyter$kernel$interpreter$InterpreterHandler$$execute$1$$anonfun$apply$6.apply(InterpreterHandler.scala:94)\n",
      "\tat jupyter.kernel.interpreter.InterpreterHandler$$anonfun$jupyter$kernel$interpreter$InterpreterHandler$$publishing$1$$anonfun$2.apply(InterpreterHandler.scala:59)\n",
      "\tat jupyter.kernel.interpreter.InterpreterHandler$$anonfun$jupyter$kernel$interpreter$InterpreterHandler$$publishing$1$$anonfun$2.apply(InterpreterHandler.scala:59)\n",
      "\tat scalaz.concurrent.Task$.Try(Task.scala:457)\n",
      "\tat scalaz.concurrent.Task$$anonfun$unsafeStart$1.apply(Task.scala:363)\n",
      "\tat scalaz.concurrent.Task$$anonfun$unsafeStart$1.apply(Task.scala:363)\n",
      "\tat scalaz.concurrent.Future$$anonfun$apply$15$$anon$3.call(Future.scala:432)\n",
      "\tat scalaz.concurrent.Future$$anonfun$apply$15$$anon$3.call(Future.scala:432)\n",
      "\tat java.util.concurrent.FutureTask.run(FutureTask.java:266)\n",
      "\tat java.util.concurrent.ThreadPoolExecutor.runWorker(ThreadPoolExecutor.java:1149)\n",
      "\tat java.util.concurrent.ThreadPoolExecutor$Worker.run(ThreadPoolExecutor.java:624)\n",
      "\tat java.lang.Thread.run(Thread.java:748)\n"
     ]
    },
    {
     "ename": "",
     "evalue": "",
     "output_type": "error",
     "traceback": [
      "\u001b[31mjava.lang.IllegalArgumentException: requirement failed\u001b[39m",
      "  scala.Predef$.require(\u001b[32mPredef.scala\u001b[39m:\u001b[32m212\u001b[39m)",
      "  $sess.cmd29Wrapper$Helper$DecoupledShiftRegisterTester$$anonfun$5.apply(\u001b[32mcmd29.sc\u001b[39m:\u001b[32m62\u001b[39m)",
      "  $sess.cmd29Wrapper$Helper$DecoupledShiftRegisterTester$$anonfun$5.apply(\u001b[32mcmd29.sc\u001b[39m:\u001b[32m61\u001b[39m)",
      "  scala.collection.immutable.List.foreach(\u001b[32mList.scala\u001b[39m:\u001b[32m392\u001b[39m)",
      "  $sess.cmd29Wrapper$Helper$DecoupledShiftRegisterTester.<init>(\u001b[32mcmd29.sc\u001b[39m:\u001b[32m61\u001b[39m)",
      "  $sess.cmd29Wrapper$Helper$$anonfun$8.apply(\u001b[32mcmd29.sc\u001b[39m:\u001b[32m68\u001b[39m)",
      "  $sess.cmd29Wrapper$Helper$$anonfun$8.apply(\u001b[32mcmd29.sc\u001b[39m:\u001b[32m68\u001b[39m)",
      "  chisel3.iotesters.Driver$$anonfun$execute$1$$anonfun$apply$mcZ$sp$1$$anonfun$apply$mcZ$sp$2.apply$mcZ$sp(\u001b[32mDriver.scala\u001b[39m:\u001b[32m62\u001b[39m)",
      "  chisel3.iotesters.Driver$$anonfun$execute$1$$anonfun$apply$mcZ$sp$1$$anonfun$apply$mcZ$sp$2.apply(\u001b[32mDriver.scala\u001b[39m:\u001b[32m61\u001b[39m)",
      "  chisel3.iotesters.Driver$$anonfun$execute$1$$anonfun$apply$mcZ$sp$1$$anonfun$apply$mcZ$sp$2.apply(\u001b[32mDriver.scala\u001b[39m:\u001b[32m61\u001b[39m)",
      "  scala.util.DynamicVariable.withValue(\u001b[32mDynamicVariable.scala\u001b[39m:\u001b[32m58\u001b[39m)",
      "  chisel3.iotesters.Driver$$anonfun$execute$1$$anonfun$apply$mcZ$sp$1.apply$mcZ$sp(\u001b[32mDriver.scala\u001b[39m:\u001b[32m60\u001b[39m)",
      "  chisel3.iotesters.Driver$$anonfun$execute$1$$anonfun$apply$mcZ$sp$1.apply(\u001b[32mDriver.scala\u001b[39m:\u001b[32m38\u001b[39m)",
      "  chisel3.iotesters.Driver$$anonfun$execute$1$$anonfun$apply$mcZ$sp$1.apply(\u001b[32mDriver.scala\u001b[39m:\u001b[32m38\u001b[39m)",
      "  logger.Logger$$anonfun$makeScope$1.apply(\u001b[32mLogger.scala\u001b[39m:\u001b[32m129\u001b[39m)",
      "  scala.util.DynamicVariable.withValue(\u001b[32mDynamicVariable.scala\u001b[39m:\u001b[32m58\u001b[39m)",
      "  logger.Logger$.makeScope(\u001b[32mLogger.scala\u001b[39m:\u001b[32m127\u001b[39m)",
      "  chisel3.iotesters.Driver$$anonfun$execute$1.apply$mcZ$sp(\u001b[32mDriver.scala\u001b[39m:\u001b[32m38\u001b[39m)",
      "  chisel3.iotesters.Driver$$anonfun$execute$1.apply(\u001b[32mDriver.scala\u001b[39m:\u001b[32m38\u001b[39m)",
      "  chisel3.iotesters.Driver$$anonfun$execute$1.apply(\u001b[32mDriver.scala\u001b[39m:\u001b[32m38\u001b[39m)",
      "  scala.util.DynamicVariable.withValue(\u001b[32mDynamicVariable.scala\u001b[39m:\u001b[32m58\u001b[39m)",
      "  chisel3.iotesters.Driver$.execute(\u001b[32mDriver.scala\u001b[39m:\u001b[32m37\u001b[39m)",
      "  chisel3.iotesters.Driver$.apply(\u001b[32mDriver.scala\u001b[39m:\u001b[32m217\u001b[39m)",
      "  $sess.cmd29Wrapper$Helper.<init>(\u001b[32mcmd29.sc\u001b[39m:\u001b[32m68\u001b[39m)",
      "  $sess.cmd29Wrapper.<init>(\u001b[32mcmd29.sc\u001b[39m:\u001b[32m757\u001b[39m)",
      "  $sess.cmd29$.<init>(\u001b[32mcmd29.sc\u001b[39m:\u001b[32m611\u001b[39m)",
      "  $sess.cmd29$.<clinit>(\u001b[32mcmd29.sc\u001b[39m:\u001b[32m-1\u001b[39m)"
     ]
    }
   ],
   "source": [
    "class DecoupledShiftRegisterIO[T <: Data](gen: T, n: Int) extends Bundle {\n",
    "    require (n >= 0, \"Shift register must have non-negative shift\")\n",
    "    \n",
    "    val in = Flipped(Decoupled(gen))\n",
    "    val out = Decoupled(Vec(n + 1, gen.cloneType)) // + 1 because in is included in out\n",
    "}\n",
    "\n",
    "class DecoupledShiftRegister[T <: Data](val gen: T, val n: Int) extends Module {\n",
    "    val io = IO(new DecoupledShiftRegisterIO(gen, n))\n",
    "    io.out.valid := true.B\n",
    "\n",
    "    io.out.bits(n-1) := io.in.bits\n",
    "    io.in.ready := true.B\n",
    "}\n",
    "\n",
    "class DecoupledShiftRegisterTester[T <: DecoupledShiftRegister[UInt]](c: T) extends PeekPokeTester(c) {\n",
    "    val n = c.n\n",
    "    val genWidth = c.gen.getWidth\n",
    "    val maxCycles = 4 * n * 100\n",
    "    var currentCycles = 0\n",
    "    \n",
    "    // make 4 * n random inputs that will fit in gen\n",
    "    val savedInputs = Seq.fill(4 * n){BigInt(genWidth, scala.util.Random)}\n",
    "    var inputs = Seq(savedInputs:_*)\n",
    "    \n",
    "    var outputs = Seq[BigInt]()\n",
    "    \n",
    "    while (inputs.length > 0 && currentCycles < maxCycles) {\n",
    "        // don't run forever if the DUT is broken\n",
    "        currentCycles += 1\n",
    "        println(inputs.toString)\n",
    "        println(outputs.toString)\n",
    "\n",
    "        \n",
    "        val outValid = peek(c.io.out.valid) != 0\n",
    "        val outReady = scala.util.Random.nextBoolean\n",
    "\n",
    "        val inValid = scala.util.Random.nextBoolean\n",
    "        val inReady = peek(c.io.in.ready) != 0\n",
    "        \n",
    "        poke(c.io.in.valid, inValid)\n",
    "        poke(c.io.out.ready, outReady)\n",
    "\n",
    "        if (inValid) {\n",
    "            poke(c.io.in.bits, inputs.head)\n",
    "        } else {\n",
    "            // not valid, poke some other random thing\n",
    "            poke(c.io.in.bits, BigInt(genWidth, scala.util.Random))\n",
    "        }\n",
    "        \n",
    "        if (inValid && inReady) {\n",
    "            inputs = inputs.tail\n",
    "        }\n",
    "        \n",
    "        if (outReady && inReady) {\n",
    "            outputs = outputs :+ peek(c.io.out.bits(n-1))\n",
    "        }\n",
    "        step(1)\n",
    "    }\n",
    "    require(currentCycles < maxCycles, \"Tester didn't see enough transactions\")\n",
    "    (Seq.fill(n){0} ++ savedInputs).zip(outputs).foreach {\n",
    "        case (in, out) => require(in == out)\n",
    "    }\n",
    "    \n",
    "}\n",
    "\n",
    "println(chisel3.Driver.emit( () => new DecoupledShiftRegister(UInt(4.W), 5)))\n",
    "Driver( () => new DecoupledShiftRegister(UInt(4.W), 5)) { c => new DecoupledShiftRegisterTester(c)}"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### 3. Single-path delay-feedback FFT\n",
    "\n",
    "TODO text + picture\n",
    "\n",
    "### 3.a Butterfly\n",
    "\n",
    "TODO text + picture"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 20,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "defined \u001b[32mclass\u001b[39m \u001b[36mButterfly\u001b[39m"
      ]
     },
     "execution_count": 20,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "class Butterfly[T <: Data : Real](genIn: T, genOut: T) extends Module {\n",
    "    val io = IO(new Bundle {\n",
    "        // all IOs are complex\n",
    "        val in0  = Input(DspComplex(genIn, genIn))\n",
    "        val in1  = Input(DspComplex(genIn, genIn))\n",
    "        val out0 = Output(DspComplex(genOut, genOut))\n",
    "        val out1 = Output(DspComplex(genOut, genOut))\n",
    "    })\n",
    "    \n",
    "    io.out0 := io.in0 + io.in1\n",
    "    io.out1 := io.in0 - io.in1\n",
    "}"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### 3.b Butterfly + Delay Element + Twiddle\n",
    "\n",
    "TODO text + picture"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 21,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[\u001b[35minfo\u001b[0m] [0.000] Elaborating design...\n",
      "[\u001b[35minfo\u001b[0m] [0.047] Done elaborating.\n",
      ";buildInfoPackage: chisel3, version: 3.0-SNAPSHOT_2017-07-19, scalaVersion: 2.11.11, sbtVersion: 0.13.15, builtAtString: 2017-07-19 18:56:34.453, builtAtMillis: 1500490594453\n",
      "circuit cmd20WrapperHelperPE : \n",
      "  module cmd19WrapperHelperButterfly : \n",
      "    input clock : Clock\n",
      "    input reset : UInt<1>\n",
      "    output io : {flip in0 : {real : SInt<4>, imag : SInt<4>}, flip in1 : {real : SInt<4>, imag : SInt<4>}, out0 : {real : SInt<4>, imag : SInt<4>}, out1 : {real : SInt<4>, imag : SInt<4>}}\n",
      "    \n",
      "    clock is invalid\n",
      "    reset is invalid\n",
      "    io is invalid\n",
      "    node _T_22 = add(io.in0.real, io.in1.real) @[SIntTypeClass.scala 18:40]\n",
      "    node _T_23 = tail(_T_22, 1) @[SIntTypeClass.scala 18:40]\n",
      "    node _T_24 = asSInt(_T_23) @[SIntTypeClass.scala 18:40]\n",
      "    node _T_25 = add(io.in0.imag, io.in1.imag) @[SIntTypeClass.scala 18:40]\n",
      "    node _T_26 = tail(_T_25, 1) @[SIntTypeClass.scala 18:40]\n",
      "    node _T_27 = asSInt(_T_26) @[SIntTypeClass.scala 18:40]\n",
      "    wire _T_35 : {real : SInt<4>, imag : SInt<4>} @[DspComplex.scala 30:22]\n",
      "    _T_35 is invalid @[DspComplex.scala 30:22]\n",
      "    _T_35.real <= _T_24 @[DspComplex.scala 31:17]\n",
      "    _T_35.imag <= _T_27 @[DspComplex.scala 32:17]\n",
      "    io.out0.imag <= _T_35.imag @[cmd19.sc 10:13]\n",
      "    io.out0.real <= _T_35.real @[cmd19.sc 10:13]\n",
      "    node _T_36 = sub(io.in0.real, io.in1.real) @[SIntTypeClass.scala 28:50]\n",
      "    node _T_37 = tail(_T_36, 1) @[SIntTypeClass.scala 28:50]\n",
      "    node _T_38 = asSInt(_T_37) @[SIntTypeClass.scala 28:50]\n",
      "    node _T_39 = sub(io.in0.imag, io.in1.imag) @[SIntTypeClass.scala 28:50]\n",
      "    node _T_40 = tail(_T_39, 1) @[SIntTypeClass.scala 28:50]\n",
      "    node _T_41 = asSInt(_T_40) @[SIntTypeClass.scala 28:50]\n",
      "    wire _T_49 : {real : SInt<4>, imag : SInt<4>} @[DspComplex.scala 30:22]\n",
      "    _T_49 is invalid @[DspComplex.scala 30:22]\n",
      "    _T_49.real <= _T_38 @[DspComplex.scala 31:17]\n",
      "    _T_49.imag <= _T_41 @[DspComplex.scala 32:17]\n",
      "    io.out1.imag <= _T_49.imag @[cmd19.sc 11:13]\n",
      "    io.out1.real <= _T_49.real @[cmd19.sc 11:13]\n",
      "    \n",
      "  module cmd7WrapperHelperShiftRegister : \n",
      "    input clock : Clock\n",
      "    input reset : UInt<1>\n",
      "    output io : {flip in : {real : SInt<4>, imag : SInt<4>}, out : {real : SInt<4>, imag : SInt<4>}[5]}\n",
      "    \n",
      "    clock is invalid\n",
      "    reset is invalid\n",
      "    io is invalid\n",
      "    io.out[0].imag <= io.in.imag @[cmd7.sc 12:13]\n",
      "    io.out[0].real <= io.in.real @[cmd7.sc 12:13]\n",
      "    reg _T_60 : {real : SInt<4>, imag : SInt<4>}, clock @[cmd7.sc 13:16]\n",
      "    _T_60.imag <= io.in.imag @[cmd7.sc 13:16]\n",
      "    _T_60.real <= io.in.real @[cmd7.sc 13:16]\n",
      "    io.out[1].imag <= _T_60.imag @[cmd7.sc 12:13]\n",
      "    io.out[1].real <= _T_60.real @[cmd7.sc 12:13]\n",
      "    reg _T_66 : {real : SInt<4>, imag : SInt<4>}, clock @[cmd7.sc 13:16]\n",
      "    _T_66.imag <= _T_60.imag @[cmd7.sc 13:16]\n",
      "    _T_66.real <= _T_60.real @[cmd7.sc 13:16]\n",
      "    io.out[2].imag <= _T_66.imag @[cmd7.sc 12:13]\n",
      "    io.out[2].real <= _T_66.real @[cmd7.sc 12:13]\n",
      "    reg _T_72 : {real : SInt<4>, imag : SInt<4>}, clock @[cmd7.sc 13:16]\n",
      "    _T_72.imag <= _T_66.imag @[cmd7.sc 13:16]\n",
      "    _T_72.real <= _T_66.real @[cmd7.sc 13:16]\n",
      "    io.out[3].imag <= _T_72.imag @[cmd7.sc 12:13]\n",
      "    io.out[3].real <= _T_72.real @[cmd7.sc 12:13]\n",
      "    reg _T_78 : {real : SInt<4>, imag : SInt<4>}, clock @[cmd7.sc 13:16]\n",
      "    _T_78.imag <= _T_72.imag @[cmd7.sc 13:16]\n",
      "    _T_78.real <= _T_72.real @[cmd7.sc 13:16]\n",
      "    io.out[4].imag <= _T_78.imag @[cmd7.sc 12:13]\n",
      "    io.out[4].real <= _T_78.real @[cmd7.sc 12:13]\n",
      "    reg _T_84 : {real : SInt<4>, imag : SInt<4>}, clock @[cmd7.sc 13:16]\n",
      "    _T_84.imag <= _T_78.imag @[cmd7.sc 13:16]\n",
      "    _T_84.real <= _T_78.real @[cmd7.sc 13:16]\n",
      "    \n",
      "  module cmd20WrapperHelperPE : \n",
      "    input clock : Clock\n",
      "    input reset : UInt<1>\n",
      "    output io : {flip in : {real : SInt<4>, imag : SInt<4>}, out : {real : SInt<4>, imag : SInt<4>}}\n",
      "    \n",
      "    clock is invalid\n",
      "    reset is invalid\n",
      "    io is invalid\n",
      "    inst butterfly of cmd19WrapperHelperButterfly @[cmd20.sc 7:27]\n",
      "    butterfly.io is invalid\n",
      "    butterfly.clock <= clock\n",
      "    butterfly.reset <= reset\n",
      "    wire _T_21 : {real : SInt<2>, imag : SInt<2>} @[DspComplex.scala 30:22]\n",
      "    _T_21 is invalid @[DspComplex.scala 30:22]\n",
      "    _T_21.real <= asSInt(UInt<2>(\"h01\")) @[DspComplex.scala 31:17]\n",
      "    _T_21.imag <= asSInt(UInt<2>(\"h00\")) @[DspComplex.scala 32:17]\n",
      "    wire _T_31 : {real : SInt<2>, imag : SInt<2>} @[DspComplex.scala 30:22]\n",
      "    _T_31 is invalid @[DspComplex.scala 30:22]\n",
      "    _T_31.real <= asSInt(UInt<2>(\"h00\")) @[DspComplex.scala 31:17]\n",
      "    _T_31.imag <= asSInt(UInt<2>(\"h01\")) @[DspComplex.scala 32:17]\n",
      "    wire _T_41 : {real : SInt<2>, imag : SInt<2>} @[DspComplex.scala 30:22]\n",
      "    _T_41 is invalid @[DspComplex.scala 30:22]\n",
      "    _T_41.real <= asSInt(UInt<2>(\"h03\")) @[DspComplex.scala 31:17]\n",
      "    _T_41.imag <= asSInt(UInt<2>(\"h00\")) @[DspComplex.scala 32:17]\n",
      "    wire _T_51 : {real : SInt<2>, imag : SInt<2>} @[DspComplex.scala 30:22]\n",
      "    _T_51 is invalid @[DspComplex.scala 30:22]\n",
      "    _T_51.real <= asSInt(UInt<2>(\"h00\")) @[DspComplex.scala 31:17]\n",
      "    _T_51.imag <= asSInt(UInt<2>(\"h03\")) @[DspComplex.scala 32:17]\n",
      "    wire twiddles : {real : SInt<2>, imag : SInt<2>}[4] @[cmd20.sc 24:25]\n",
      "    twiddles is invalid @[cmd20.sc 24:25]\n",
      "    twiddles[0].imag <= _T_21.imag @[cmd20.sc 24:25]\n",
      "    twiddles[0].real <= _T_21.real @[cmd20.sc 24:25]\n",
      "    twiddles[1].imag <= _T_31.imag @[cmd20.sc 24:25]\n",
      "    twiddles[1].real <= _T_31.real @[cmd20.sc 24:25]\n",
      "    twiddles[2].imag <= _T_41.imag @[cmd20.sc 24:25]\n",
      "    twiddles[2].real <= _T_41.real @[cmd20.sc 24:25]\n",
      "    twiddles[3].imag <= _T_51.imag @[cmd20.sc 24:25]\n",
      "    twiddles[3].real <= _T_51.real @[cmd20.sc 24:25]\n",
      "    inst delayReg of cmd7WrapperHelperShiftRegister @[cmd20.sc 10:27]\n",
      "    delayReg.io is invalid\n",
      "    delayReg.clock <= clock\n",
      "    delayReg.reset <= reset\n",
      "    delayReg.io.in.imag <= butterfly.io.out0.imag @[cmd20.sc 12:20]\n",
      "    delayReg.io.in.real <= butterfly.io.out0.real @[cmd20.sc 12:20]\n",
      "    butterfly.io.in0.imag <= delayReg.io.out[3].imag @[cmd20.sc 13:22]\n",
      "    butterfly.io.in0.real <= delayReg.io.out[3].real @[cmd20.sc 13:22]\n",
      "    butterfly.io.in1.imag <= io.in.imag @[cmd20.sc 14:22]\n",
      "    butterfly.io.in1.real <= io.in.real @[cmd20.sc 14:22]\n",
      "    reg twiddleCount : UInt<2>, clock with : (reset => (reset, UInt<2>(\"h00\"))) @[cmd20.sc 16:31]\n",
      "    node _T_96 = add(twiddleCount, UInt<1>(\"h01\")) @[cmd20.sc 17:34]\n",
      "    node _T_97 = tail(_T_96, 1) @[cmd20.sc 17:34]\n",
      "    twiddleCount <= _T_97 @[cmd20.sc 17:18]\n",
      "    node _T_103 = add(twiddles[twiddleCount].real, twiddles[twiddleCount].imag) @[SIntTypeClass.scala 18:40]\n",
      "    node _T_104 = tail(_T_103, 1) @[SIntTypeClass.scala 18:40]\n",
      "    node _T_105 = asSInt(_T_104) @[SIntTypeClass.scala 18:40]\n",
      "    node _T_106 = add(butterfly.io.out1.real, butterfly.io.out1.imag) @[SIntTypeClass.scala 18:40]\n",
      "    node _T_107 = tail(_T_106, 1) @[SIntTypeClass.scala 18:40]\n",
      "    node _T_108 = asSInt(_T_107) @[SIntTypeClass.scala 18:40]\n",
      "    node _T_109 = sub(butterfly.io.out1.imag, butterfly.io.out1.real) @[SIntTypeClass.scala 28:50]\n",
      "    node _T_110 = tail(_T_109, 1) @[SIntTypeClass.scala 28:50]\n",
      "    node _T_111 = asSInt(_T_110) @[SIntTypeClass.scala 28:50]\n",
      "    node _T_112 = mul(butterfly.io.out1.real, _T_105) @[SIntTypeClass.scala 44:41]\n",
      "    node _T_113 = mul(_T_108, twiddles[twiddleCount].imag) @[SIntTypeClass.scala 44:41]\n",
      "    node _T_114 = mul(_T_111, twiddles[twiddleCount].real) @[SIntTypeClass.scala 44:41]\n",
      "    node _T_115 = sub(_T_112, _T_113) @[SIntTypeClass.scala 28:50]\n",
      "    node _T_116 = tail(_T_115, 1) @[SIntTypeClass.scala 28:50]\n",
      "    node _T_117 = asSInt(_T_116) @[SIntTypeClass.scala 28:50]\n",
      "    node _T_118 = add(_T_112, _T_114) @[SIntTypeClass.scala 18:40]\n",
      "    node _T_119 = tail(_T_118, 1) @[SIntTypeClass.scala 18:40]\n",
      "    node _T_120 = asSInt(_T_119) @[SIntTypeClass.scala 18:40]\n",
      "    wire _T_128 : {real : SInt<6>, imag : SInt<6>} @[DspComplex.scala 30:22]\n",
      "    _T_128 is invalid @[DspComplex.scala 30:22]\n",
      "    _T_128.real <= _T_117 @[DspComplex.scala 31:17]\n",
      "    _T_128.imag <= _T_120 @[DspComplex.scala 32:17]\n",
      "    io.out.imag <= _T_128.imag @[cmd20.sc 21:12]\n",
      "    io.out.real <= _T_128.real @[cmd20.sc 21:12]\n",
      "    \n",
      "\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "defined \u001b[32mclass\u001b[39m \u001b[36mPE\u001b[39m\n",
       "\u001b[36mtwiddles\u001b[39m: () => \u001b[32mVec\u001b[39m[\u001b[32mDspComplex\u001b[39m[\u001b[32mSInt\u001b[39m]] = <function0>"
      ]
     },
     "execution_count": 21,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "// import breeze.math.Complex\n",
    "class PE[T <: Data : Real](genIn: T, genButterflyOut: T, genMultOut: T, twiddlesFunc: () => Vec[DspComplex[T]]) extends Module {\n",
    "    val io = IO(new Bundle {\n",
    "        val in  = Input(DspComplex(genIn, genIn))\n",
    "        val out = Output(DspComplex(genMultOut, genMultOut))\n",
    "    })\n",
    "    \n",
    "    val butterfly = Module(new Butterfly(genIn, genButterflyOut))\n",
    "    val twiddles  = twiddlesFunc()\n",
    "    val delay     = twiddles.length\n",
    "    val delayReg  = Module(new ShiftRegister(DspComplex(genButterflyOut, genButterflyOut), delay))\n",
    "    \n",
    "    delayReg.io.in := butterfly.io.out0\n",
    "    butterfly.io.in0 := delayReg.io.out(delay-1)\n",
    "    butterfly.io.in1 := io.in\n",
    "    \n",
    "    val twiddleCount = RegInit(0.U(log2Ceil(delay).W)) // count up to delay\n",
    "    twiddleCount := twiddleCount + 1.U\n",
    "    \n",
    "    val tw = twiddles(twiddleCount)\n",
    "    \n",
    "    io.out := butterfly.io.out1 * tw\n",
    "}\n",
    "\n",
    "val twiddles = () => Vec( DspComplex.wire(1.S(2.W), 0.S(2.W)), DspComplex.wire(0.S(2.W), 1.S(2.W)), DspComplex.wire(-1.S(2.W), 0.S(2.W)), DspComplex.wire(0.S(2.W), -1.S(2.W)) )\n",
    "println(chisel3.Driver.emit( () => new PE(SInt(4.W), SInt(4.W), SInt(4.W), twiddles) ))"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### 3.c Putting together into an FFT"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Scala",
   "language": "scala",
   "name": "scala"
  },
  "language_info": {
   "codemirror_mode": "text/x-scala",
   "file_extension": ".scala",
   "mimetype": "text/x-scala",
   "name": "scala211",
   "nbconvert_exporter": "script",
   "pygments_lexer": "scala",
   "version": "2.11.11"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
