

================================================================
== Vivado HLS Report for 'StateMachine'
================================================================
* Date:           Wed Aug 15 21:51:41 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        StateMachine
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     4.552|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|    2|    1|    2|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------+---------------------------+-----+-----+-----+-----+---------+
        |                                     |                           |  Latency  |  Interval | Pipeline|
        |               Instance              |           Module          | min | max | min | max |   Type  |
        +-------------------------------------+---------------------------+-----+-----+-----+-----+---------+
        |grp_StateMachine_getNextState_fu_44  |StateMachine_getNextState  |    1|    1|    1|    1|   none  |
        +-------------------------------------+---------------------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|      -|      -|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|     12|    128|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|      9|
|Register         |        -|      -|     12|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      0|     24|    137|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      0|   ~0  |   ~0  |
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +-------------------------------------+---------------------------+---------+-------+----+-----+
    |               Instance              |           Module          | BRAM_18K| DSP48E| FF | LUT |
    +-------------------------------------+---------------------------+---------+-------+----+-----+
    |grp_StateMachine_getNextState_fu_44  |StateMachine_getNextState  |        0|      0|  12|  128|
    +-------------------------------------+---------------------------+---------+-------+----+-----+
    |Total                                |                           |        0|      0|  12|  128|
    +-------------------------------------+---------------------------+---------+-------+----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |current_state_o  |   9|          2|   12|         24|
    +-----------------+----+-----------+-----+-----------+
    |Total            |   9|          2|   12|         24|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------+----+----+-----+-----------+
    |       Name      | FF | LUT| Bits| Const Bits|
    +-----------------+----+----+-----+-----------+
    |current_state_o  |  12|   0|   12|          0|
    +-----------------+----+----+-----+-----------+
    |Total            |  12|   0|   12|          0|
    +-----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+----------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+-----------------+-----+-----+------------+----------------------------+--------------+
|clock            |  in |    1| ap_ctrl_hs | StateMachine::StateMachine | return value |
|ap_rst           |  in |    1| ap_ctrl_hs | StateMachine::StateMachine | return value |
|key              |  in |    8|   ap_none  |             key            |    pointer   |
|current_state_i  |  in |   12|   ap_ovld  |        current_state       |    pointer   |
|current_state_o  | out |   12|   ap_ovld  |        current_state       |    pointer   |
+-----------------+-----+-----+------------+----------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.55>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %clock), !map !75"   --->   Operation 3 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %key), !map !79"   --->   Operation 4 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %current_state), !map !83"   --->   Operation 5 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %StateMachine_state_V), !map !87"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @p_str, [13 x i8]* @p_str) nounwind" [../Proyecto1/StateMachine/StateMachine.h:25]   --->   Operation 7 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%StateMachine_ssdm = load i1* @StateMachine_ssdm_thread_M_getNextState, align 1" [../Proyecto1/StateMachine/StateMachine.h:26]   --->   Operation 8 'load' 'StateMachine_ssdm' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "br i1 %StateMachine_ssdm, label %1, label %._crit_edge" [../Proyecto1/StateMachine/StateMachine.h:26]   --->   Operation 9 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [2/2] (4.55ns)   --->   "call void @"StateMachine::getNextState"(i1* %clock, i8* %key, i12* %current_state, i12* %StateMachine_state_V)" [../Proyecto1/StateMachine/StateMachine.h:26]   --->   Operation 10 'call' <Predicate = (StateMachine_ssdm)> <Delay = 4.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 4.55>
ST_2 : Operation 11 [1/2] (4.55ns)   --->   "call void @"StateMachine::getNextState"(i1* %clock, i8* %key, i12* %current_state, i12* %StateMachine_state_V)" [../Proyecto1/StateMachine/StateMachine.h:26]   --->   Operation 11 'call' <Predicate = (StateMachine_ssdm)> <Delay = 4.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "br label %._crit_edge" [../Proyecto1/StateMachine/StateMachine.h:26]   --->   Operation 12 'br' <Predicate = (StateMachine_ssdm)> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProcessDecl([13 x i8]* @p_str, i32 0, [13 x i8]* @p_str7) nounwind" [../Proyecto1/StateMachine/StateMachine.h:26]   --->   Operation 13 'specprocessdecl' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecSensitive([13 x i8]* @p_str7, [6 x i8]* @p_str2, i1* %clock, i32 1) nounwind" [../Proyecto1/StateMachine/StateMachine.h:27]   --->   Operation 14 'specsensitive' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([13 x i8]* @p_str, i32 3, [5 x i8]* @p_str1, [6 x i8]* @p_str2, i32 0, i32 0, i1* %clock) nounwind" [../Proyecto1/StateMachine/StateMachine.h:28]   --->   Operation 15 'specport' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([13 x i8]* @p_str, i32 0, [7 x i8]* @p_str3, [4 x i8]* @p_str4, i32 0, i32 0, i8* %key) nounwind" [../Proyecto1/StateMachine/StateMachine.h:29]   --->   Operation 16 'specport' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([13 x i8]* @p_str, i32 1, [13 x i8]* @p_str5, [14 x i8]* @p_str6, i32 0, i32 0, i12* %current_state) nounwind" [../Proyecto1/StateMachine/StateMachine.h:30]   --->   Operation 17 'specport' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "ret void" [../Proyecto1/StateMachine/StateMachine.h:30]   --->   Operation 18 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ clock]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ key]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ current_state]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ StateMachine_state_V]:  wired=1; compound=0; hidden=1; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ StateMachine_ssdm_thread_M_getNextState]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=1; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_3        (specbitsmap    ) [ 000]
StgValue_4        (specbitsmap    ) [ 000]
StgValue_5        (specbitsmap    ) [ 000]
StgValue_6        (specbitsmap    ) [ 000]
StgValue_7        (spectopmodule  ) [ 000]
StateMachine_ssdm (load           ) [ 011]
StgValue_9        (br             ) [ 000]
StgValue_11       (call           ) [ 000]
StgValue_12       (br             ) [ 000]
StgValue_13       (specprocessdecl) [ 000]
StgValue_14       (specsensitive  ) [ 000]
StgValue_15       (specport       ) [ 000]
StgValue_16       (specport       ) [ 000]
StgValue_17       (specport       ) [ 000]
StgValue_18       (ret            ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="clock">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="clock"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="key">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="key"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="current_state">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_state"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="StateMachine_state_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="StateMachine_state_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="StateMachine_ssdm_thread_M_getNextState">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="StateMachine_ssdm_thread_M_getNextState"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="StateMachine::getNextState"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProcessDecl"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecSensitive"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPort"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="grp_StateMachine_getNextState_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="0" slack="0"/>
<pin id="46" dir="0" index="1" bw="1" slack="0"/>
<pin id="47" dir="0" index="2" bw="8" slack="0"/>
<pin id="48" dir="0" index="3" bw="12" slack="0"/>
<pin id="49" dir="0" index="4" bw="12" slack="0"/>
<pin id="50" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_10/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="StateMachine_ssdm_load_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="StateMachine_ssdm/1 "/>
</bind>
</comp>

<comp id="60" class="1005" name="StateMachine_ssdm_reg_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="1"/>
<pin id="62" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="StateMachine_ssdm "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="16" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="52"><net_src comp="0" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="53"><net_src comp="2" pin="0"/><net_sink comp="44" pin=2"/></net>

<net id="54"><net_src comp="4" pin="0"/><net_sink comp="44" pin=3"/></net>

<net id="55"><net_src comp="6" pin="0"/><net_sink comp="44" pin=4"/></net>

<net id="59"><net_src comp="8" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="56" pin="1"/><net_sink comp="60" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: current_state | {1 2 }
	Port: StateMachine_state_V | {1 2 }
 - Input state : 
	Port: StateMachine::StateMachine : key | {1 2 }
	Port: StateMachine::StateMachine : current_state | {1 2 }
	Port: StateMachine::StateMachine : StateMachine_ssdm_thread_M_getNextState | {1 }
  - Chain level:
	State 1
		StgValue_9 : 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------|---------|---------|
| Operation|           Functional Unit           |    FF   |   LUT   |
|----------|-------------------------------------|---------|---------|
|   call   | grp_StateMachine_getNextState_fu_44 |    12   |    82   |
|----------|-------------------------------------|---------|---------|
|   Total  |                                     |    12   |    82   |
|----------|-------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|StateMachine_ssdm_reg_60|    1   |
+------------------------+--------+
|          Total         |    1   |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |   12   |   82   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    1   |    -   |
+-----------+--------+--------+
|   Total   |   13   |   82   |
+-----------+--------+--------+
