Simulator report for course_work
Wed Feb 14 22:32:31 2024
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. |memory|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_d2c1:auto_generated|ALTSYNCRAM
  6. |memory|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fb51:auto_generated|ALTSYNCRAM
  7. Coverage Summary
  8. Complete 1/0-Value Coverage
  9. Missing 1-Value Coverage
 10. Missing 0-Value Coverage
 11. Simulator INI Usage
 12. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 163 nodes    ;
; Simulation Coverage         ;      19.63 % ;
; Total Number of Transitions ; 338          ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Stratix II   ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Functional ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Vector input source                                                                        ; memory.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off        ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+-----------------------------------------------------------------------------------------------------+
; |memory|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_d2c1:auto_generated|ALTSYNCRAM ;
+-----------------------------------------------------------------------------------------------------+
Please refer to fitter text-based report (*.fit.rpt) to view logical memory report content in ASCII.


+-------------------------------------------------------------------------------------------------+
; |memory|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fb51:auto_generated|ALTSYNCRAM ;
+-------------------------------------------------------------------------------------------------+
Please refer to fitter text-based report (*.fit.rpt) to view logical memory report content in ASCII.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      19.63 % ;
; Total nodes checked                                 ; 163          ;
; Total output ports checked                          ; 163          ;
; Total output ports with complete 1/0-value coverage ; 32           ;
; Total output ports with no 1/0-value coverage       ; 70           ;
; Total output ports with no 1-value coverage         ; 129          ;
; Total output ports with no 0-value coverage         ; 72           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                             ; Output Port Name                                                                                ; Output Port Type ;
+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+------------------+
; |memory|data_out[3]                                                                                   ; |memory|data_out[3]                                                                             ; pin_out          ;
; |memory|data_out[2]                                                                                   ; |memory|data_out[2]                                                                             ; pin_out          ;
; |memory|data_out[1]                                                                                   ; |memory|data_out[1]                                                                             ; pin_out          ;
; |memory|data_out[0]                                                                                   ; |memory|data_out[0]                                                                             ; pin_out          ;
; |memory|data_out~11                                                                                   ; |memory|data_out~11                                                                             ; out0             ;
; |memory|data_out~12                                                                                   ; |memory|data_out~12                                                                             ; out0             ;
; |memory|data_out~13                                                                                   ; |memory|data_out~13                                                                             ; out0             ;
; |memory|data_out~14                                                                                   ; |memory|data_out~14                                                                             ; out0             ;
; |memory|address[11]                                                                                   ; |memory|address[11]                                                                             ; out              ;
; |memory|address[1]                                                                                    ; |memory|address[1]                                                                              ; out              ;
; |memory|address[0]                                                                                    ; |memory|address[0]                                                                              ; out              ;
; |memory|clk                                                                                           ; |memory|clk                                                                                     ; out              ;
; |memory|lpm_bustri0:inst5|tridata[0]~0                                                                ; |memory|lpm_bustri0:inst5|tridata[0]~0                                                          ; out0             ;
; |memory|lpm_bustri0:inst5|tridata[1]~1                                                                ; |memory|lpm_bustri0:inst5|tridata[1]~1                                                          ; out0             ;
; |memory|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[1]                                     ; |memory|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[1]                               ; out              ;
; |memory|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[0]                                     ; |memory|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[0]                               ; out              ;
; |memory|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_d2c1:auto_generated|ram_block1a0 ; |memory|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_d2c1:auto_generated|q_a[0] ; portadataout0    ;
; |memory|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_d2c1:auto_generated|ram_block1a1 ; |memory|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_d2c1:auto_generated|q_a[1] ; portadataout0    ;
; |memory|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_d2c1:auto_generated|ram_block1a2 ; |memory|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_d2c1:auto_generated|q_a[2] ; portadataout0    ;
; |memory|lpm_bustri1:inst8|lpm_bustri:lpm_bustri_component|dout[2]                                     ; |memory|lpm_bustri1:inst8|lpm_bustri:lpm_bustri_component|dout[2]                               ; out              ;
; |memory|lpm_bustri1:inst8|lpm_bustri:lpm_bustri_component|dout[1]                                     ; |memory|lpm_bustri1:inst8|lpm_bustri:lpm_bustri_component|dout[1]                               ; out              ;
; |memory|lpm_bustri1:inst8|lpm_bustri:lpm_bustri_component|dout[0]                                     ; |memory|lpm_bustri1:inst8|lpm_bustri:lpm_bustri_component|dout[0]                               ; out              ;
; |memory|lpm_bustri0:inst4|tridata[0]~0                                                                ; |memory|lpm_bustri0:inst4|tridata[0]~0                                                          ; out0             ;
; |memory|lpm_bustri0:inst4|tridata[1]~1                                                                ; |memory|lpm_bustri0:inst4|tridata[1]~1                                                          ; out0             ;
; |memory|lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[1]                                     ; |memory|lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[1]                               ; out              ;
; |memory|lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[0]                                     ; |memory|lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[0]                               ; out              ;
; |memory|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fb51:auto_generated|ram_block1a0     ; |memory|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fb51:auto_generated|q_a[0]     ; portadataout0    ;
; |memory|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fb51:auto_generated|ram_block1a1     ; |memory|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fb51:auto_generated|q_a[1]     ; portadataout0    ;
; |memory|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fb51:auto_generated|ram_block1a2     ; |memory|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fb51:auto_generated|q_a[2]     ; portadataout0    ;
; |memory|lpm_bustri1:inst7|lpm_bustri:lpm_bustri_component|dout[2]                                     ; |memory|lpm_bustri1:inst7|lpm_bustri:lpm_bustri_component|dout[2]                               ; out              ;
; |memory|lpm_bustri1:inst7|lpm_bustri:lpm_bustri_component|dout[1]                                     ; |memory|lpm_bustri1:inst7|lpm_bustri:lpm_bustri_component|dout[1]                               ; out              ;
; |memory|lpm_bustri1:inst7|lpm_bustri:lpm_bustri_component|dout[0]                                     ; |memory|lpm_bustri1:inst7|lpm_bustri:lpm_bustri_component|dout[0]                               ; out              ;
+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                              ; Output Port Name                                                                                 ; Output Port Type ;
+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+------------------+
; |memory|data_out[14]                                                                                   ; |memory|data_out[14]                                                                             ; pin_out          ;
; |memory|data_out[13]                                                                                   ; |memory|data_out[13]                                                                             ; pin_out          ;
; |memory|data_out[12]                                                                                   ; |memory|data_out[12]                                                                             ; pin_out          ;
; |memory|data_out[11]                                                                                   ; |memory|data_out[11]                                                                             ; pin_out          ;
; |memory|data_out[10]                                                                                   ; |memory|data_out[10]                                                                             ; pin_out          ;
; |memory|data_out[9]                                                                                    ; |memory|data_out[9]                                                                              ; pin_out          ;
; |memory|data_out[8]                                                                                    ; |memory|data_out[8]                                                                              ; pin_out          ;
; |memory|data_out[7]                                                                                    ; |memory|data_out[7]                                                                              ; pin_out          ;
; |memory|data_out[6]                                                                                    ; |memory|data_out[6]                                                                              ; pin_out          ;
; |memory|data_out[5]                                                                                    ; |memory|data_out[5]                                                                              ; pin_out          ;
; |memory|data_out[4]                                                                                    ; |memory|data_out[4]                                                                              ; pin_out          ;
; |memory|data_out~0                                                                                     ; |memory|data_out~0                                                                               ; out0             ;
; |memory|data_out~1                                                                                     ; |memory|data_out~1                                                                               ; out0             ;
; |memory|data_out~2                                                                                     ; |memory|data_out~2                                                                               ; out0             ;
; |memory|data_out~3                                                                                     ; |memory|data_out~3                                                                               ; out0             ;
; |memory|data_out~4                                                                                     ; |memory|data_out~4                                                                               ; out0             ;
; |memory|data_out~5                                                                                     ; |memory|data_out~5                                                                               ; out0             ;
; |memory|data_out~6                                                                                     ; |memory|data_out~6                                                                               ; out0             ;
; |memory|data_out~7                                                                                     ; |memory|data_out~7                                                                               ; out0             ;
; |memory|data_out~8                                                                                     ; |memory|data_out~8                                                                               ; out0             ;
; |memory|data_out~9                                                                                     ; |memory|data_out~9                                                                               ; out0             ;
; |memory|data_out~10                                                                                    ; |memory|data_out~10                                                                              ; out0             ;
; |memory|address[10]                                                                                    ; |memory|address[10]                                                                              ; out              ;
; |memory|address[9]                                                                                     ; |memory|address[9]                                                                               ; out              ;
; |memory|address[8]                                                                                     ; |memory|address[8]                                                                               ; out              ;
; |memory|address[7]                                                                                     ; |memory|address[7]                                                                               ; out              ;
; |memory|address[6]                                                                                     ; |memory|address[6]                                                                               ; out              ;
; |memory|address[5]                                                                                     ; |memory|address[5]                                                                               ; out              ;
; |memory|address[4]                                                                                     ; |memory|address[4]                                                                               ; out              ;
; |memory|address[3]                                                                                     ; |memory|address[3]                                                                               ; out              ;
; |memory|address[2]                                                                                     ; |memory|address[2]                                                                               ; out              ;
; |memory|write                                                                                          ; |memory|write                                                                                    ; out              ;
; |memory|data_in[14]                                                                                    ; |memory|data_in[14]                                                                              ; out              ;
; |memory|data_in[13]                                                                                    ; |memory|data_in[13]                                                                              ; out              ;
; |memory|data_in[12]                                                                                    ; |memory|data_in[12]                                                                              ; out              ;
; |memory|data_in[11]                                                                                    ; |memory|data_in[11]                                                                              ; out              ;
; |memory|data_in[10]                                                                                    ; |memory|data_in[10]                                                                              ; out              ;
; |memory|data_in[9]                                                                                     ; |memory|data_in[9]                                                                               ; out              ;
; |memory|data_in[8]                                                                                     ; |memory|data_in[8]                                                                               ; out              ;
; |memory|data_in[7]                                                                                     ; |memory|data_in[7]                                                                               ; out              ;
; |memory|data_in[6]                                                                                     ; |memory|data_in[6]                                                                               ; out              ;
; |memory|data_in[5]                                                                                     ; |memory|data_in[5]                                                                               ; out              ;
; |memory|data_in[4]                                                                                     ; |memory|data_in[4]                                                                               ; out              ;
; |memory|data_in[3]                                                                                     ; |memory|data_in[3]                                                                               ; out              ;
; |memory|data_in[2]                                                                                     ; |memory|data_in[2]                                                                               ; out              ;
; |memory|data_in[1]                                                                                     ; |memory|data_in[1]                                                                               ; out              ;
; |memory|data_in[0]                                                                                     ; |memory|data_in[0]                                                                               ; out              ;
; |memory|lpm_bustri0:inst5|tridata[2]~2                                                                 ; |memory|lpm_bustri0:inst5|tridata[2]~2                                                           ; out0             ;
; |memory|lpm_bustri0:inst5|tridata[3]~3                                                                 ; |memory|lpm_bustri0:inst5|tridata[3]~3                                                           ; out0             ;
; |memory|lpm_bustri0:inst5|tridata[4]~4                                                                 ; |memory|lpm_bustri0:inst5|tridata[4]~4                                                           ; out0             ;
; |memory|lpm_bustri0:inst5|tridata[5]~5                                                                 ; |memory|lpm_bustri0:inst5|tridata[5]~5                                                           ; out0             ;
; |memory|lpm_bustri0:inst5|tridata[6]~6                                                                 ; |memory|lpm_bustri0:inst5|tridata[6]~6                                                           ; out0             ;
; |memory|lpm_bustri0:inst5|tridata[7]~7                                                                 ; |memory|lpm_bustri0:inst5|tridata[7]~7                                                           ; out0             ;
; |memory|lpm_bustri0:inst5|tridata[8]~8                                                                 ; |memory|lpm_bustri0:inst5|tridata[8]~8                                                           ; out0             ;
; |memory|lpm_bustri0:inst5|tridata[9]~9                                                                 ; |memory|lpm_bustri0:inst5|tridata[9]~9                                                           ; out0             ;
; |memory|lpm_bustri0:inst5|tridata[10]~10                                                               ; |memory|lpm_bustri0:inst5|tridata[10]~10                                                         ; out0             ;
; |memory|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[10]                                     ; |memory|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[10]                               ; out              ;
; |memory|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[9]                                      ; |memory|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[9]                                ; out              ;
; |memory|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[8]                                      ; |memory|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[8]                                ; out              ;
; |memory|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[7]                                      ; |memory|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[7]                                ; out              ;
; |memory|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[6]                                      ; |memory|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[6]                                ; out              ;
; |memory|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[5]                                      ; |memory|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[5]                                ; out              ;
; |memory|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[4]                                      ; |memory|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[4]                                ; out              ;
; |memory|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[3]                                      ; |memory|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[3]                                ; out              ;
; |memory|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[2]                                      ; |memory|lpm_bustri0:inst5|lpm_bustri:lpm_bustri_component|dout[2]                                ; out              ;
; |memory|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_d2c1:auto_generated|ram_block1a4  ; |memory|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_d2c1:auto_generated|q_a[4]  ; portadataout0    ;
; |memory|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_d2c1:auto_generated|ram_block1a5  ; |memory|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_d2c1:auto_generated|q_a[5]  ; portadataout0    ;
; |memory|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_d2c1:auto_generated|ram_block1a6  ; |memory|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_d2c1:auto_generated|q_a[6]  ; portadataout0    ;
; |memory|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_d2c1:auto_generated|ram_block1a7  ; |memory|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_d2c1:auto_generated|q_a[7]  ; portadataout0    ;
; |memory|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_d2c1:auto_generated|ram_block1a8  ; |memory|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_d2c1:auto_generated|q_a[8]  ; portadataout0    ;
; |memory|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_d2c1:auto_generated|ram_block1a9  ; |memory|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_d2c1:auto_generated|q_a[9]  ; portadataout0    ;
; |memory|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_d2c1:auto_generated|ram_block1a10 ; |memory|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_d2c1:auto_generated|q_a[10] ; portadataout0    ;
; |memory|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_d2c1:auto_generated|ram_block1a11 ; |memory|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_d2c1:auto_generated|q_a[11] ; portadataout0    ;
; |memory|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_d2c1:auto_generated|ram_block1a12 ; |memory|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_d2c1:auto_generated|q_a[12] ; portadataout0    ;
; |memory|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_d2c1:auto_generated|ram_block1a13 ; |memory|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_d2c1:auto_generated|q_a[13] ; portadataout0    ;
; |memory|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_d2c1:auto_generated|ram_block1a14 ; |memory|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_d2c1:auto_generated|q_a[14] ; portadataout0    ;
; |memory|lpm_bustri1:inst8|lpm_bustri:lpm_bustri_component|dout[14]                                     ; |memory|lpm_bustri1:inst8|lpm_bustri:lpm_bustri_component|dout[14]                               ; out              ;
; |memory|lpm_bustri1:inst8|lpm_bustri:lpm_bustri_component|dout[13]                                     ; |memory|lpm_bustri1:inst8|lpm_bustri:lpm_bustri_component|dout[13]                               ; out              ;
; |memory|lpm_bustri1:inst8|lpm_bustri:lpm_bustri_component|dout[12]                                     ; |memory|lpm_bustri1:inst8|lpm_bustri:lpm_bustri_component|dout[12]                               ; out              ;
; |memory|lpm_bustri1:inst8|lpm_bustri:lpm_bustri_component|dout[11]                                     ; |memory|lpm_bustri1:inst8|lpm_bustri:lpm_bustri_component|dout[11]                               ; out              ;
; |memory|lpm_bustri1:inst8|lpm_bustri:lpm_bustri_component|dout[10]                                     ; |memory|lpm_bustri1:inst8|lpm_bustri:lpm_bustri_component|dout[10]                               ; out              ;
; |memory|lpm_bustri1:inst8|lpm_bustri:lpm_bustri_component|dout[9]                                      ; |memory|lpm_bustri1:inst8|lpm_bustri:lpm_bustri_component|dout[9]                                ; out              ;
; |memory|lpm_bustri1:inst8|lpm_bustri:lpm_bustri_component|dout[8]                                      ; |memory|lpm_bustri1:inst8|lpm_bustri:lpm_bustri_component|dout[8]                                ; out              ;
; |memory|lpm_bustri1:inst8|lpm_bustri:lpm_bustri_component|dout[7]                                      ; |memory|lpm_bustri1:inst8|lpm_bustri:lpm_bustri_component|dout[7]                                ; out              ;
; |memory|lpm_bustri1:inst8|lpm_bustri:lpm_bustri_component|dout[6]                                      ; |memory|lpm_bustri1:inst8|lpm_bustri:lpm_bustri_component|dout[6]                                ; out              ;
; |memory|lpm_bustri1:inst8|lpm_bustri:lpm_bustri_component|dout[5]                                      ; |memory|lpm_bustri1:inst8|lpm_bustri:lpm_bustri_component|dout[5]                                ; out              ;
; |memory|lpm_bustri1:inst8|lpm_bustri:lpm_bustri_component|dout[4]                                      ; |memory|lpm_bustri1:inst8|lpm_bustri:lpm_bustri_component|dout[4]                                ; out              ;
; |memory|lpm_bustri0:inst4|tridata[2]~2                                                                 ; |memory|lpm_bustri0:inst4|tridata[2]~2                                                           ; out0             ;
; |memory|lpm_bustri0:inst4|tridata[3]~3                                                                 ; |memory|lpm_bustri0:inst4|tridata[3]~3                                                           ; out0             ;
; |memory|lpm_bustri0:inst4|tridata[4]~4                                                                 ; |memory|lpm_bustri0:inst4|tridata[4]~4                                                           ; out0             ;
; |memory|lpm_bustri0:inst4|tridata[5]~5                                                                 ; |memory|lpm_bustri0:inst4|tridata[5]~5                                                           ; out0             ;
; |memory|lpm_bustri0:inst4|tridata[6]~6                                                                 ; |memory|lpm_bustri0:inst4|tridata[6]~6                                                           ; out0             ;
; |memory|lpm_bustri0:inst4|tridata[7]~7                                                                 ; |memory|lpm_bustri0:inst4|tridata[7]~7                                                           ; out0             ;
; |memory|lpm_bustri0:inst4|tridata[8]~8                                                                 ; |memory|lpm_bustri0:inst4|tridata[8]~8                                                           ; out0             ;
; |memory|lpm_bustri0:inst4|tridata[9]~9                                                                 ; |memory|lpm_bustri0:inst4|tridata[9]~9                                                           ; out0             ;
; |memory|lpm_bustri0:inst4|tridata[10]~10                                                               ; |memory|lpm_bustri0:inst4|tridata[10]~10                                                         ; out0             ;
; |memory|lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[10]                                     ; |memory|lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[10]                               ; out              ;
; |memory|lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[9]                                      ; |memory|lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[9]                                ; out              ;
; |memory|lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[8]                                      ; |memory|lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[8]                                ; out              ;
; |memory|lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[7]                                      ; |memory|lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[7]                                ; out              ;
; |memory|lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[6]                                      ; |memory|lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[6]                                ; out              ;
; |memory|lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[5]                                      ; |memory|lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[5]                                ; out              ;
; |memory|lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[4]                                      ; |memory|lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[4]                                ; out              ;
; |memory|lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[3]                                      ; |memory|lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[3]                                ; out              ;
; |memory|lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[2]                                      ; |memory|lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[2]                                ; out              ;
; |memory|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fb51:auto_generated|ram_block1a3      ; |memory|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fb51:auto_generated|q_a[3]      ; portadataout0    ;
; |memory|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fb51:auto_generated|ram_block1a4      ; |memory|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fb51:auto_generated|q_a[4]      ; portadataout0    ;
; |memory|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fb51:auto_generated|ram_block1a5      ; |memory|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fb51:auto_generated|q_a[5]      ; portadataout0    ;
; |memory|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fb51:auto_generated|ram_block1a6      ; |memory|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fb51:auto_generated|q_a[6]      ; portadataout0    ;
; |memory|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fb51:auto_generated|ram_block1a7      ; |memory|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fb51:auto_generated|q_a[7]      ; portadataout0    ;
; |memory|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fb51:auto_generated|ram_block1a8      ; |memory|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fb51:auto_generated|q_a[8]      ; portadataout0    ;
; |memory|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fb51:auto_generated|ram_block1a9      ; |memory|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fb51:auto_generated|q_a[9]      ; portadataout0    ;
; |memory|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fb51:auto_generated|ram_block1a10     ; |memory|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fb51:auto_generated|q_a[10]     ; portadataout0    ;
; |memory|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fb51:auto_generated|ram_block1a11     ; |memory|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fb51:auto_generated|q_a[11]     ; portadataout0    ;
; |memory|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fb51:auto_generated|ram_block1a12     ; |memory|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fb51:auto_generated|q_a[12]     ; portadataout0    ;
; |memory|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fb51:auto_generated|ram_block1a13     ; |memory|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fb51:auto_generated|q_a[13]     ; portadataout0    ;
; |memory|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fb51:auto_generated|ram_block1a14     ; |memory|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fb51:auto_generated|q_a[14]     ; portadataout0    ;
; |memory|lpm_bustri1:inst7|lpm_bustri:lpm_bustri_component|dout[14]                                     ; |memory|lpm_bustri1:inst7|lpm_bustri:lpm_bustri_component|dout[14]                               ; out              ;
; |memory|lpm_bustri1:inst7|lpm_bustri:lpm_bustri_component|dout[13]                                     ; |memory|lpm_bustri1:inst7|lpm_bustri:lpm_bustri_component|dout[13]                               ; out              ;
; |memory|lpm_bustri1:inst7|lpm_bustri:lpm_bustri_component|dout[12]                                     ; |memory|lpm_bustri1:inst7|lpm_bustri:lpm_bustri_component|dout[12]                               ; out              ;
; |memory|lpm_bustri1:inst7|lpm_bustri:lpm_bustri_component|dout[11]                                     ; |memory|lpm_bustri1:inst7|lpm_bustri:lpm_bustri_component|dout[11]                               ; out              ;
; |memory|lpm_bustri1:inst7|lpm_bustri:lpm_bustri_component|dout[10]                                     ; |memory|lpm_bustri1:inst7|lpm_bustri:lpm_bustri_component|dout[10]                               ; out              ;
; |memory|lpm_bustri1:inst7|lpm_bustri:lpm_bustri_component|dout[9]                                      ; |memory|lpm_bustri1:inst7|lpm_bustri:lpm_bustri_component|dout[9]                                ; out              ;
; |memory|lpm_bustri1:inst7|lpm_bustri:lpm_bustri_component|dout[8]                                      ; |memory|lpm_bustri1:inst7|lpm_bustri:lpm_bustri_component|dout[8]                                ; out              ;
; |memory|lpm_bustri1:inst7|lpm_bustri:lpm_bustri_component|dout[7]                                      ; |memory|lpm_bustri1:inst7|lpm_bustri:lpm_bustri_component|dout[7]                                ; out              ;
; |memory|lpm_bustri1:inst7|lpm_bustri:lpm_bustri_component|dout[6]                                      ; |memory|lpm_bustri1:inst7|lpm_bustri:lpm_bustri_component|dout[6]                                ; out              ;
; |memory|lpm_bustri1:inst7|lpm_bustri:lpm_bustri_component|dout[5]                                      ; |memory|lpm_bustri1:inst7|lpm_bustri:lpm_bustri_component|dout[5]                                ; out              ;
; |memory|lpm_bustri1:inst7|lpm_bustri:lpm_bustri_component|dout[4]                                      ; |memory|lpm_bustri1:inst7|lpm_bustri:lpm_bustri_component|dout[4]                                ; out              ;
; |memory|lpm_bustri1:inst7|lpm_bustri:lpm_bustri_component|dout[3]                                      ; |memory|lpm_bustri1:inst7|lpm_bustri:lpm_bustri_component|dout[3]                                ; out              ;
+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                              ; Output Port Name                                                                                 ; Output Port Type ;
+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+------------------+
; |memory|data_out[14]                                                                                   ; |memory|data_out[14]                                                                             ; pin_out          ;
; |memory|data_out[13]                                                                                   ; |memory|data_out[13]                                                                             ; pin_out          ;
; |memory|data_out[12]                                                                                   ; |memory|data_out[12]                                                                             ; pin_out          ;
; |memory|data_out[11]                                                                                   ; |memory|data_out[11]                                                                             ; pin_out          ;
; |memory|data_out[10]                                                                                   ; |memory|data_out[10]                                                                             ; pin_out          ;
; |memory|data_out[9]                                                                                    ; |memory|data_out[9]                                                                              ; pin_out          ;
; |memory|data_out[8]                                                                                    ; |memory|data_out[8]                                                                              ; pin_out          ;
; |memory|data_out[7]                                                                                    ; |memory|data_out[7]                                                                              ; pin_out          ;
; |memory|data_out[6]                                                                                    ; |memory|data_out[6]                                                                              ; pin_out          ;
; |memory|data_out[5]                                                                                    ; |memory|data_out[5]                                                                              ; pin_out          ;
; |memory|data_out[4]                                                                                    ; |memory|data_out[4]                                                                              ; pin_out          ;
; |memory|data_out~0                                                                                     ; |memory|data_out~0                                                                               ; out0             ;
; |memory|data_out~1                                                                                     ; |memory|data_out~1                                                                               ; out0             ;
; |memory|data_out~2                                                                                     ; |memory|data_out~2                                                                               ; out0             ;
; |memory|data_out~3                                                                                     ; |memory|data_out~3                                                                               ; out0             ;
; |memory|data_out~4                                                                                     ; |memory|data_out~4                                                                               ; out0             ;
; |memory|data_out~5                                                                                     ; |memory|data_out~5                                                                               ; out0             ;
; |memory|data_out~6                                                                                     ; |memory|data_out~6                                                                               ; out0             ;
; |memory|data_out~7                                                                                     ; |memory|data_out~7                                                                               ; out0             ;
; |memory|data_out~8                                                                                     ; |memory|data_out~8                                                                               ; out0             ;
; |memory|data_out~9                                                                                     ; |memory|data_out~9                                                                               ; out0             ;
; |memory|data_out~10                                                                                    ; |memory|data_out~10                                                                              ; out0             ;
; |memory|address[10]                                                                                    ; |memory|address[10]                                                                              ; out              ;
; |memory|address[9]                                                                                     ; |memory|address[9]                                                                               ; out              ;
; |memory|address[8]                                                                                     ; |memory|address[8]                                                                               ; out              ;
; |memory|address[7]                                                                                     ; |memory|address[7]                                                                               ; out              ;
; |memory|address[6]                                                                                     ; |memory|address[6]                                                                               ; out              ;
; |memory|address[5]                                                                                     ; |memory|address[5]                                                                               ; out              ;
; |memory|address[4]                                                                                     ; |memory|address[4]                                                                               ; out              ;
; |memory|address[3]                                                                                     ; |memory|address[3]                                                                               ; out              ;
; |memory|address[2]                                                                                     ; |memory|address[2]                                                                               ; out              ;
; |memory|write                                                                                          ; |memory|write                                                                                    ; out              ;
; |memory|data_in[14]                                                                                    ; |memory|data_in[14]                                                                              ; out              ;
; |memory|data_in[13]                                                                                    ; |memory|data_in[13]                                                                              ; out              ;
; |memory|data_in[12]                                                                                    ; |memory|data_in[12]                                                                              ; out              ;
; |memory|data_in[11]                                                                                    ; |memory|data_in[11]                                                                              ; out              ;
; |memory|data_in[10]                                                                                    ; |memory|data_in[10]                                                                              ; out              ;
; |memory|data_in[9]                                                                                     ; |memory|data_in[9]                                                                               ; out              ;
; |memory|data_in[8]                                                                                     ; |memory|data_in[8]                                                                               ; out              ;
; |memory|data_in[7]                                                                                     ; |memory|data_in[7]                                                                               ; out              ;
; |memory|data_in[6]                                                                                     ; |memory|data_in[6]                                                                               ; out              ;
; |memory|data_in[5]                                                                                     ; |memory|data_in[5]                                                                               ; out              ;
; |memory|data_in[4]                                                                                     ; |memory|data_in[4]                                                                               ; out              ;
; |memory|data_in[3]                                                                                     ; |memory|data_in[3]                                                                               ; out              ;
; |memory|data_in[2]                                                                                     ; |memory|data_in[2]                                                                               ; out              ;
; |memory|data_in[1]                                                                                     ; |memory|data_in[1]                                                                               ; out              ;
; |memory|data_in[0]                                                                                     ; |memory|data_in[0]                                                                               ; out              ;
; |memory|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_d2c1:auto_generated|ram_block1a3  ; |memory|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_d2c1:auto_generated|q_a[3]  ; portadataout0    ;
; |memory|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_d2c1:auto_generated|ram_block1a4  ; |memory|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_d2c1:auto_generated|q_a[4]  ; portadataout0    ;
; |memory|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_d2c1:auto_generated|ram_block1a5  ; |memory|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_d2c1:auto_generated|q_a[5]  ; portadataout0    ;
; |memory|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_d2c1:auto_generated|ram_block1a6  ; |memory|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_d2c1:auto_generated|q_a[6]  ; portadataout0    ;
; |memory|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_d2c1:auto_generated|ram_block1a7  ; |memory|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_d2c1:auto_generated|q_a[7]  ; portadataout0    ;
; |memory|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_d2c1:auto_generated|ram_block1a8  ; |memory|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_d2c1:auto_generated|q_a[8]  ; portadataout0    ;
; |memory|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_d2c1:auto_generated|ram_block1a9  ; |memory|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_d2c1:auto_generated|q_a[9]  ; portadataout0    ;
; |memory|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_d2c1:auto_generated|ram_block1a10 ; |memory|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_d2c1:auto_generated|q_a[10] ; portadataout0    ;
; |memory|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_d2c1:auto_generated|ram_block1a11 ; |memory|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_d2c1:auto_generated|q_a[11] ; portadataout0    ;
; |memory|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_d2c1:auto_generated|ram_block1a12 ; |memory|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_d2c1:auto_generated|q_a[12] ; portadataout0    ;
; |memory|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_d2c1:auto_generated|ram_block1a13 ; |memory|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_d2c1:auto_generated|q_a[13] ; portadataout0    ;
; |memory|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_d2c1:auto_generated|ram_block1a14 ; |memory|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_d2c1:auto_generated|q_a[14] ; portadataout0    ;
; |memory|lpm_bustri1:inst8|lpm_bustri:lpm_bustri_component|dout[3]                                      ; |memory|lpm_bustri1:inst8|lpm_bustri:lpm_bustri_component|dout[3]                                ; out              ;
; |memory|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fb51:auto_generated|ram_block1a3      ; |memory|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fb51:auto_generated|q_a[3]      ; portadataout0    ;
; |memory|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fb51:auto_generated|ram_block1a4      ; |memory|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fb51:auto_generated|q_a[4]      ; portadataout0    ;
; |memory|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fb51:auto_generated|ram_block1a5      ; |memory|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fb51:auto_generated|q_a[5]      ; portadataout0    ;
; |memory|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fb51:auto_generated|ram_block1a6      ; |memory|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fb51:auto_generated|q_a[6]      ; portadataout0    ;
; |memory|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fb51:auto_generated|ram_block1a7      ; |memory|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fb51:auto_generated|q_a[7]      ; portadataout0    ;
; |memory|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fb51:auto_generated|ram_block1a8      ; |memory|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fb51:auto_generated|q_a[8]      ; portadataout0    ;
; |memory|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fb51:auto_generated|ram_block1a9      ; |memory|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fb51:auto_generated|q_a[9]      ; portadataout0    ;
; |memory|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fb51:auto_generated|ram_block1a10     ; |memory|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fb51:auto_generated|q_a[10]     ; portadataout0    ;
; |memory|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fb51:auto_generated|ram_block1a11     ; |memory|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fb51:auto_generated|q_a[11]     ; portadataout0    ;
; |memory|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fb51:auto_generated|ram_block1a12     ; |memory|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fb51:auto_generated|q_a[12]     ; portadataout0    ;
; |memory|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fb51:auto_generated|ram_block1a13     ; |memory|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fb51:auto_generated|q_a[13]     ; portadataout0    ;
; |memory|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fb51:auto_generated|ram_block1a14     ; |memory|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_fb51:auto_generated|q_a[14]     ; portadataout0    ;
+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Wed Feb 14 22:32:30 2024
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off course_work -c course_work
Info: Using vector source file "G:/studies/6 sem/SIFO/course_work/SIFO-Course-Work/memory.vwf"
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      19.63 %
Info: Number of transitions in simulation is 338
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 154 megabytes
    Info: Processing ended: Wed Feb 14 22:32:31 2024
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


