<stg><name>ClefiaF1Xor.1</name>


<trans_list>

<trans id="224" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="225" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="226" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="227" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="228" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="229" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="230" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="231" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:0 %rk_offset_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %rk_offset

]]></Node>
<StgValue><ssdm name="rk_offset_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:1 %src_offset_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %src_offset

]]></Node>
<StgValue><ssdm name="src_offset_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="8">
<![CDATA[
entry:3 %rk_offset_cast1 = zext i8 %rk_offset_read

]]></Node>
<StgValue><ssdm name="rk_offset_cast1"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="5">
<![CDATA[
entry:4 %src_offset_cast = zext i5 %src_offset_read

]]></Node>
<StgValue><ssdm name="src_offset_cast"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:7 %rk_addr = getelementptr i8 %rk, i64 0, i64 %rk_offset_cast1

]]></Node>
<StgValue><ssdm name="rk_addr"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:8 %src_addr = getelementptr i8 %src, i64 0, i64 %src_offset_cast

]]></Node>
<StgValue><ssdm name="src_addr"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="5">
<![CDATA[
entry:9 %src_load = load i5 %src_addr

]]></Node>
<StgValue><ssdm name="src_load"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="9">
<![CDATA[
entry:10 %rk_load = load i9 %rk_addr

]]></Node>
<StgValue><ssdm name="rk_load"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:15 %add_ln121_39 = add i5 %src_offset_read, i5 1

]]></Node>
<StgValue><ssdm name="add_ln121_39"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="5">
<![CDATA[
entry:16 %zext_ln121_74 = zext i5 %add_ln121_39

]]></Node>
<StgValue><ssdm name="zext_ln121_74"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:17 %src_addr_15 = getelementptr i8 %src, i64 0, i64 %zext_ln121_74

]]></Node>
<StgValue><ssdm name="src_addr_15"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="5">
<![CDATA[
entry:18 %src_load_15 = load i5 %src_addr_15

]]></Node>
<StgValue><ssdm name="src_load_15"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:2 %dst_offset_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %dst_offset

]]></Node>
<StgValue><ssdm name="dst_offset_read"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="5">
<![CDATA[
entry:5 %dst_offset_cast = zext i5 %dst_offset_read

]]></Node>
<StgValue><ssdm name="dst_offset_cast"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="9" op_0_bw="8">
<![CDATA[
entry:6 %rk_offset_cast = zext i8 %rk_offset_read

]]></Node>
<StgValue><ssdm name="rk_offset_cast"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="5">
<![CDATA[
entry:9 %src_load = load i5 %src_addr

]]></Node>
<StgValue><ssdm name="src_load"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="9">
<![CDATA[
entry:10 %rk_load = load i9 %rk_addr

]]></Node>
<StgValue><ssdm name="rk_load"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:11 %xor_ln124 = xor i8 %rk_load, i8 %src_load

]]></Node>
<StgValue><ssdm name="xor_ln124"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:12 %add_ln121 = add i9 %rk_offset_cast, i9 1

]]></Node>
<StgValue><ssdm name="add_ln121"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="9">
<![CDATA[
entry:13 %zext_ln121 = zext i9 %add_ln121

]]></Node>
<StgValue><ssdm name="zext_ln121"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:14 %rk_addr_22 = getelementptr i8 %rk, i64 0, i64 %zext_ln121

]]></Node>
<StgValue><ssdm name="rk_addr_22"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="5">
<![CDATA[
entry:18 %src_load_15 = load i5 %src_addr_15

]]></Node>
<StgValue><ssdm name="src_load_15"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="9">
<![CDATA[
entry:19 %rk_load_7 = load i9 %rk_addr_22

]]></Node>
<StgValue><ssdm name="rk_load_7"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:24 %add_ln121_41 = add i5 %src_offset_read, i5 2

]]></Node>
<StgValue><ssdm name="add_ln121_41"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="5">
<![CDATA[
entry:25 %zext_ln121_76 = zext i5 %add_ln121_41

]]></Node>
<StgValue><ssdm name="zext_ln121_76"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:26 %src_addr_16 = getelementptr i8 %src, i64 0, i64 %zext_ln121_76

]]></Node>
<StgValue><ssdm name="src_addr_16"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="5">
<![CDATA[
entry:27 %src_load_16 = load i5 %src_addr_16

]]></Node>
<StgValue><ssdm name="src_load_16"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:33 %add_ln121_43 = add i5 %src_offset_read, i5 3

]]></Node>
<StgValue><ssdm name="add_ln121_43"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="5">
<![CDATA[
entry:34 %zext_ln121_78 = zext i5 %add_ln121_43

]]></Node>
<StgValue><ssdm name="zext_ln121_78"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:35 %src_addr_17 = getelementptr i8 %src, i64 0, i64 %zext_ln121_78

]]></Node>
<StgValue><ssdm name="src_addr_17"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="5">
<![CDATA[
entry:36 %src_load_17 = load i5 %src_addr_17

]]></Node>
<StgValue><ssdm name="src_load_17"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:124 %dst_addr = getelementptr i8 %dst, i64 0, i64 %dst_offset_cast

]]></Node>
<StgValue><ssdm name="dst_addr"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
entry:125 %store_ln117 = store i8 %src_load, i5 %dst_addr

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:126 %add_ln114 = add i5 %dst_offset_read, i5 1

]]></Node>
<StgValue><ssdm name="add_ln114"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="5">
<![CDATA[
entry:127 %zext_ln114 = zext i5 %add_ln114

]]></Node>
<StgValue><ssdm name="zext_ln114"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:128 %dst_addr_15 = getelementptr i8 %dst, i64 0, i64 %zext_ln114

]]></Node>
<StgValue><ssdm name="dst_addr_15"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
entry:129 %store_ln117 = store i8 %src_load_15, i5 %dst_addr_15

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="47" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="9">
<![CDATA[
entry:19 %rk_load_7 = load i9 %rk_addr_22

]]></Node>
<StgValue><ssdm name="rk_load_7"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:20 %xor_ln124_1 = xor i8 %rk_load_7, i8 %src_load_15

]]></Node>
<StgValue><ssdm name="xor_ln124_1"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:21 %add_ln121_40 = add i9 %rk_offset_cast, i9 2

]]></Node>
<StgValue><ssdm name="add_ln121_40"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="9">
<![CDATA[
entry:22 %zext_ln121_75 = zext i9 %add_ln121_40

]]></Node>
<StgValue><ssdm name="zext_ln121_75"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:23 %rk_addr_23 = getelementptr i8 %rk, i64 0, i64 %zext_ln121_75

]]></Node>
<StgValue><ssdm name="rk_addr_23"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="5">
<![CDATA[
entry:27 %src_load_16 = load i5 %src_addr_16

]]></Node>
<StgValue><ssdm name="src_load_16"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="9">
<![CDATA[
entry:28 %rk_load_8 = load i9 %rk_addr_23

]]></Node>
<StgValue><ssdm name="rk_load_8"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="5">
<![CDATA[
entry:36 %src_load_17 = load i5 %src_addr_17

]]></Node>
<StgValue><ssdm name="src_load_17"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="8">
<![CDATA[
entry:39 %zext_ln173 = zext i8 %xor_ln124

]]></Node>
<StgValue><ssdm name="zext_ln173"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:40 %clefia_s1_addr = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln173

]]></Node>
<StgValue><ssdm name="clefia_s1_addr"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8">
<![CDATA[
entry:41 %z = load i8 %clefia_s1_addr

]]></Node>
<StgValue><ssdm name="z"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:130 %add_ln114_3 = add i5 %dst_offset_read, i5 2

]]></Node>
<StgValue><ssdm name="add_ln114_3"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="5">
<![CDATA[
entry:131 %zext_ln114_5 = zext i5 %add_ln114_3

]]></Node>
<StgValue><ssdm name="zext_ln114_5"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:132 %dst_addr_16 = getelementptr i8 %dst, i64 0, i64 %zext_ln114_5

]]></Node>
<StgValue><ssdm name="dst_addr_16"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
entry:133 %store_ln117 = store i8 %src_load_16, i5 %dst_addr_16

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:134 %add_ln114_4 = add i5 %dst_offset_read, i5 3

]]></Node>
<StgValue><ssdm name="add_ln114_4"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="5">
<![CDATA[
entry:135 %zext_ln114_6 = zext i5 %add_ln114_4

]]></Node>
<StgValue><ssdm name="zext_ln114_6"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:136 %dst_addr_17 = getelementptr i8 %dst, i64 0, i64 %zext_ln114_6

]]></Node>
<StgValue><ssdm name="dst_addr_17"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
entry:137 %store_ln117 = store i8 %src_load_17, i5 %dst_addr_17

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="66" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="9">
<![CDATA[
entry:28 %rk_load_8 = load i9 %rk_addr_23

]]></Node>
<StgValue><ssdm name="rk_load_8"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:29 %xor_ln124_41 = xor i8 %rk_load_8, i8 %src_load_16

]]></Node>
<StgValue><ssdm name="xor_ln124_41"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:30 %add_ln121_42 = add i9 %rk_offset_cast, i9 3

]]></Node>
<StgValue><ssdm name="add_ln121_42"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="9">
<![CDATA[
entry:31 %zext_ln121_77 = zext i9 %add_ln121_42

]]></Node>
<StgValue><ssdm name="zext_ln121_77"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:32 %rk_addr_24 = getelementptr i8 %rk, i64 0, i64 %zext_ln121_77

]]></Node>
<StgValue><ssdm name="rk_addr_24"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="9">
<![CDATA[
entry:37 %rk_load_9 = load i9 %rk_addr_24

]]></Node>
<StgValue><ssdm name="rk_load_9"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8">
<![CDATA[
entry:41 %z = load i8 %clefia_s1_addr

]]></Node>
<StgValue><ssdm name="z"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="8">
<![CDATA[
entry:42 %zext_ln174 = zext i8 %xor_ln124_1

]]></Node>
<StgValue><ssdm name="zext_ln174"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:43 %clefia_s0_addr = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln174

]]></Node>
<StgValue><ssdm name="clefia_s0_addr"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="8">
<![CDATA[
entry:44 %z_7 = load i8 %clefia_s0_addr

]]></Node>
<StgValue><ssdm name="z_7"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:93 %tmp_67 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z, i32 7

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:94 %xor_ln132_29 = xor i8 %z, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_29"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:95 %select_ln131_29 = select i1 %tmp_67, i8 %xor_ln132_29, i8 %z

]]></Node>
<StgValue><ssdm name="select_ln131_29"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="7" op_0_bw="8">
<![CDATA[
entry:96 %trunc_ln134_29 = trunc i8 %select_ln131_29

]]></Node>
<StgValue><ssdm name="trunc_ln134_29"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:97 %tmp_68 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_29, i32 7

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
entry:98 %x_assign_10 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_29, i1 %tmp_68

]]></Node>
<StgValue><ssdm name="x_assign_10"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:99 %tmp_69 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_29, i32 6

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:100 %xor_ln132_30 = xor i8 %x_assign_10, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_30"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:101 %select_ln131_30 = select i1 %tmp_69, i8 %xor_ln132_30, i8 %x_assign_10

]]></Node>
<StgValue><ssdm name="select_ln131_30"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="7" op_0_bw="8">
<![CDATA[
entry:102 %trunc_ln134_30 = trunc i8 %select_ln131_30

]]></Node>
<StgValue><ssdm name="trunc_ln134_30"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:103 %tmp_70 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_30, i32 7

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
entry:104 %x_assign_11 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_30, i1 %tmp_70

]]></Node>
<StgValue><ssdm name="x_assign_11"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:105 %tmp_71 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_30, i32 6

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:106 %xor_ln132_31 = xor i8 %x_assign_11, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_31"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:107 %select_ln131_31 = select i1 %tmp_71, i8 %xor_ln132_31, i8 %x_assign_11

]]></Node>
<StgValue><ssdm name="select_ln131_31"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="7" op_0_bw="8">
<![CDATA[
entry:108 %trunc_ln134_31 = trunc i8 %select_ln131_31

]]></Node>
<StgValue><ssdm name="trunc_ln134_31"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:109 %tmp_72 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_31, i32 7

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="93" st_id="5" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="9">
<![CDATA[
entry:37 %rk_load_9 = load i9 %rk_addr_24

]]></Node>
<StgValue><ssdm name="rk_load_9"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:38 %xor_ln124_3 = xor i8 %rk_load_9, i8 %src_load_17

]]></Node>
<StgValue><ssdm name="xor_ln124_3"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="8">
<![CDATA[
entry:44 %z_7 = load i8 %clefia_s0_addr

]]></Node>
<StgValue><ssdm name="z_7"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="8">
<![CDATA[
entry:45 %zext_ln175 = zext i8 %xor_ln124_41

]]></Node>
<StgValue><ssdm name="zext_ln175"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:46 %clefia_s1_addr_1 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln175

]]></Node>
<StgValue><ssdm name="clefia_s1_addr_1"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="8">
<![CDATA[
entry:47 %z_8 = load i8 %clefia_s1_addr_1

]]></Node>
<StgValue><ssdm name="z_8"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:51 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_7, i32 7

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:52 %xor_ln132 = xor i8 %z_7, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:53 %select_ln131 = select i1 %tmp, i8 %xor_ln132, i8 %z_7

]]></Node>
<StgValue><ssdm name="select_ln131"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="7" op_0_bw="8">
<![CDATA[
entry:54 %trunc_ln134 = trunc i8 %select_ln131

]]></Node>
<StgValue><ssdm name="trunc_ln134"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:55 %tmp_54 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131, i32 7

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
entry:56 %x_assign_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134, i1 %tmp_54

]]></Node>
<StgValue><ssdm name="x_assign_s"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:57 %tmp_55 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131, i32 6

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:58 %xor_ln132_23 = xor i8 %x_assign_s, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_23"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:59 %select_ln131_23 = select i1 %tmp_55, i8 %xor_ln132_23, i8 %x_assign_s

]]></Node>
<StgValue><ssdm name="select_ln131_23"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="7" op_0_bw="8">
<![CDATA[
entry:60 %trunc_ln134_23 = trunc i8 %select_ln131_23

]]></Node>
<StgValue><ssdm name="trunc_ln134_23"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:61 %tmp_56 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_23, i32 7

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
entry:62 %x_assign_6 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_23, i1 %tmp_56

]]></Node>
<StgValue><ssdm name="x_assign_6"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:63 %tmp_57 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_23, i32 6

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:64 %xor_ln132_24 = xor i8 %x_assign_6, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_24"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:65 %select_ln131_24 = select i1 %tmp_57, i8 %xor_ln132_24, i8 %x_assign_6

]]></Node>
<StgValue><ssdm name="select_ln131_24"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="7" op_0_bw="8">
<![CDATA[
entry:66 %trunc_ln134_24 = trunc i8 %select_ln131_24

]]></Node>
<StgValue><ssdm name="trunc_ln134_24"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:67 %tmp_58 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_24, i32 7

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:123 %xor_ln180 = xor i8 %x_assign_s, i8 %x_assign_10

]]></Node>
<StgValue><ssdm name="xor_ln180"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="117" st_id="6" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="8">
<![CDATA[
entry:47 %z_8 = load i8 %clefia_s1_addr_1

]]></Node>
<StgValue><ssdm name="z_8"/></StgValue>
</operation>

<operation id="118" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="8">
<![CDATA[
entry:48 %zext_ln176 = zext i8 %xor_ln124_3

]]></Node>
<StgValue><ssdm name="zext_ln176"/></StgValue>
</operation>

<operation id="119" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:49 %clefia_s0_addr_1 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln176

]]></Node>
<StgValue><ssdm name="clefia_s0_addr_1"/></StgValue>
</operation>

<operation id="120" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="8">
<![CDATA[
entry:50 %z_9 = load i8 %clefia_s0_addr_1

]]></Node>
<StgValue><ssdm name="z_9"/></StgValue>
</operation>

<operation id="121" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:69 %tmp_59 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_8, i32 7

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="122" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:70 %xor_ln132_25 = xor i8 %z_8, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_25"/></StgValue>
</operation>

<operation id="123" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:71 %select_ln131_25 = select i1 %tmp_59, i8 %xor_ln132_25, i8 %z_8

]]></Node>
<StgValue><ssdm name="select_ln131_25"/></StgValue>
</operation>

<operation id="124" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="7" op_0_bw="8">
<![CDATA[
entry:72 %trunc_ln134_25 = trunc i8 %select_ln131_25

]]></Node>
<StgValue><ssdm name="trunc_ln134_25"/></StgValue>
</operation>

<operation id="125" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:73 %tmp_60 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_25, i32 7

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="126" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
entry:74 %x_assign_7 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_25, i1 %tmp_60

]]></Node>
<StgValue><ssdm name="x_assign_7"/></StgValue>
</operation>

<operation id="127" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:111 %tmp_73 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_25, i32 6

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="128" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:112 %xor_ln132_32 = xor i8 %x_assign_7, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_32"/></StgValue>
</operation>

<operation id="129" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:113 %select_ln131_32 = select i1 %tmp_73, i8 %xor_ln132_32, i8 %x_assign_7

]]></Node>
<StgValue><ssdm name="select_ln131_32"/></StgValue>
</operation>

<operation id="130" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="7" op_0_bw="8">
<![CDATA[
entry:114 %trunc_ln134_32 = trunc i8 %select_ln131_32

]]></Node>
<StgValue><ssdm name="trunc_ln134_32"/></StgValue>
</operation>

<operation id="131" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:115 %tmp_74 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_32, i32 7

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="132" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
entry:116 %x_assign_12 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_32, i1 %tmp_74

]]></Node>
<StgValue><ssdm name="x_assign_12"/></StgValue>
</operation>

<operation id="133" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:117 %tmp_75 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_32, i32 6

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="134" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:118 %xor_ln132_33 = xor i8 %x_assign_12, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_33"/></StgValue>
</operation>

<operation id="135" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:119 %select_ln131_33 = select i1 %tmp_75, i8 %xor_ln132_33, i8 %x_assign_12

]]></Node>
<StgValue><ssdm name="select_ln131_33"/></StgValue>
</operation>

<operation id="136" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="7" op_0_bw="8">
<![CDATA[
entry:120 %trunc_ln134_33 = trunc i8 %select_ln131_33

]]></Node>
<StgValue><ssdm name="trunc_ln134_33"/></StgValue>
</operation>

<operation id="137" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:121 %tmp_76 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_33, i32 7

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="138" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="8">
<![CDATA[
entry:50 %z_9 = load i8 %clefia_s0_addr_1

]]></Node>
<StgValue><ssdm name="z_9"/></StgValue>
</operation>

<operation id="139" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:75 %tmp_61 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_9, i32 7

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="140" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:76 %xor_ln132_26 = xor i8 %z_9, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_26"/></StgValue>
</operation>

<operation id="141" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:77 %select_ln131_26 = select i1 %tmp_61, i8 %xor_ln132_26, i8 %z_9

]]></Node>
<StgValue><ssdm name="select_ln131_26"/></StgValue>
</operation>

<operation id="142" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="7" op_0_bw="8">
<![CDATA[
entry:78 %trunc_ln134_26 = trunc i8 %select_ln131_26

]]></Node>
<StgValue><ssdm name="trunc_ln134_26"/></StgValue>
</operation>

<operation id="143" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:79 %tmp_62 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_26, i32 7

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="144" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
entry:80 %x_assign_8 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_26, i1 %tmp_62

]]></Node>
<StgValue><ssdm name="x_assign_8"/></StgValue>
</operation>

<operation id="145" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:81 %tmp_63 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_26, i32 6

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="146" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:82 %xor_ln132_27 = xor i8 %x_assign_8, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_27"/></StgValue>
</operation>

<operation id="147" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:83 %select_ln131_27 = select i1 %tmp_63, i8 %xor_ln132_27, i8 %x_assign_8

]]></Node>
<StgValue><ssdm name="select_ln131_27"/></StgValue>
</operation>

<operation id="148" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="7" op_0_bw="8">
<![CDATA[
entry:84 %trunc_ln134_27 = trunc i8 %select_ln131_27

]]></Node>
<StgValue><ssdm name="trunc_ln134_27"/></StgValue>
</operation>

<operation id="149" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:85 %tmp_64 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_27, i32 7

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="150" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
entry:86 %x_assign_9 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_27, i1 %tmp_64

]]></Node>
<StgValue><ssdm name="x_assign_9"/></StgValue>
</operation>

<operation id="151" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:87 %tmp_65 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_27, i32 6

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="152" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:88 %xor_ln132_28 = xor i8 %x_assign_9, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_28"/></StgValue>
</operation>

<operation id="153" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:89 %select_ln131_28 = select i1 %tmp_65, i8 %xor_ln132_28, i8 %x_assign_9

]]></Node>
<StgValue><ssdm name="select_ln131_28"/></StgValue>
</operation>

<operation id="154" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="7" op_0_bw="8">
<![CDATA[
entry:90 %trunc_ln134_28 = trunc i8 %select_ln131_28

]]></Node>
<StgValue><ssdm name="trunc_ln134_28"/></StgValue>
</operation>

<operation id="155" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:91 %tmp_66 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_28, i32 7

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="156" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:138 %add_ln121_44 = add i5 %src_offset_read, i5 4

]]></Node>
<StgValue><ssdm name="add_ln121_44"/></StgValue>
</operation>

<operation id="157" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="5">
<![CDATA[
entry:139 %zext_ln121_79 = zext i5 %add_ln121_44

]]></Node>
<StgValue><ssdm name="zext_ln121_79"/></StgValue>
</operation>

<operation id="158" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:140 %src_addr_18 = getelementptr i8 %src, i64 0, i64 %zext_ln121_79

]]></Node>
<StgValue><ssdm name="src_addr_18"/></StgValue>
</operation>

<operation id="159" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="8" op_0_bw="5">
<![CDATA[
entry:144 %src_load_18 = load i5 %src_addr_18

]]></Node>
<StgValue><ssdm name="src_load_18"/></StgValue>
</operation>

<operation id="160" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:151 %add_ln121_46 = add i5 %src_offset_read, i5 5

]]></Node>
<StgValue><ssdm name="add_ln121_46"/></StgValue>
</operation>

<operation id="161" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="5">
<![CDATA[
entry:152 %zext_ln121_81 = zext i5 %add_ln121_46

]]></Node>
<StgValue><ssdm name="zext_ln121_81"/></StgValue>
</operation>

<operation id="162" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:153 %src_addr_19 = getelementptr i8 %src, i64 0, i64 %zext_ln121_81

]]></Node>
<StgValue><ssdm name="src_addr_19"/></StgValue>
</operation>

<operation id="163" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="8" op_0_bw="5">
<![CDATA[
entry:157 %src_load_19 = load i5 %src_addr_19

]]></Node>
<StgValue><ssdm name="src_load_19"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="164" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
entry:68 %or_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_24, i1 %tmp_58

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="165" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
entry:92 %or_ln134_4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_28, i1 %tmp_66

]]></Node>
<StgValue><ssdm name="or_ln134_4"/></StgValue>
</operation>

<operation id="166" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
entry:110 %or_ln134_7 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_31, i1 %tmp_72

]]></Node>
<StgValue><ssdm name="or_ln134_7"/></StgValue>
</operation>

<operation id="167" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
entry:122 %or_ln134_9 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_33, i1 %tmp_76

]]></Node>
<StgValue><ssdm name="or_ln134_9"/></StgValue>
</operation>

<operation id="168" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:141 %add_ln121_45 = add i5 %dst_offset_read, i5 4

]]></Node>
<StgValue><ssdm name="add_ln121_45"/></StgValue>
</operation>

<operation id="169" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="5">
<![CDATA[
entry:142 %zext_ln121_80 = zext i5 %add_ln121_45

]]></Node>
<StgValue><ssdm name="zext_ln121_80"/></StgValue>
</operation>

<operation id="170" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:143 %dst_addr_18 = getelementptr i8 %dst, i64 0, i64 %zext_ln121_80

]]></Node>
<StgValue><ssdm name="dst_addr_18"/></StgValue>
</operation>

<operation id="171" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="8" op_0_bw="5">
<![CDATA[
entry:144 %src_load_18 = load i5 %src_addr_18

]]></Node>
<StgValue><ssdm name="src_load_18"/></StgValue>
</operation>

<operation id="172" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:145 %xor_ln124_64 = xor i8 %src_load_18, i8 %x_assign_7

]]></Node>
<StgValue><ssdm name="xor_ln124_64"/></StgValue>
</operation>

<operation id="173" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:146 %xor_ln124_65 = xor i8 %xor_ln124_64, i8 %z

]]></Node>
<StgValue><ssdm name="xor_ln124_65"/></StgValue>
</operation>

<operation id="174" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:147 %xor_ln124_66 = xor i8 %x_assign_8, i8 %or_ln134_4

]]></Node>
<StgValue><ssdm name="xor_ln124_66"/></StgValue>
</operation>

<operation id="175" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:148 %xor_ln124_67 = xor i8 %xor_ln124_66, i8 %or_ln

]]></Node>
<StgValue><ssdm name="xor_ln124_67"/></StgValue>
</operation>

<operation id="176" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:149 %xor_ln124_42 = xor i8 %xor_ln124_67, i8 %xor_ln124_65

]]></Node>
<StgValue><ssdm name="xor_ln124_42"/></StgValue>
</operation>

<operation id="177" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
entry:150 %store_ln124 = store i8 %xor_ln124_42, i5 %dst_addr_18

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="178" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:154 %add_ln121_47 = add i5 %dst_offset_read, i5 5

]]></Node>
<StgValue><ssdm name="add_ln121_47"/></StgValue>
</operation>

<operation id="179" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="5">
<![CDATA[
entry:155 %zext_ln121_82 = zext i5 %add_ln121_47

]]></Node>
<StgValue><ssdm name="zext_ln121_82"/></StgValue>
</operation>

<operation id="180" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:156 %dst_addr_19 = getelementptr i8 %dst, i64 0, i64 %zext_ln121_82

]]></Node>
<StgValue><ssdm name="dst_addr_19"/></StgValue>
</operation>

<operation id="181" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="8" op_0_bw="5">
<![CDATA[
entry:157 %src_load_19 = load i5 %src_addr_19

]]></Node>
<StgValue><ssdm name="src_load_19"/></StgValue>
</operation>

<operation id="182" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:158 %xor_ln124_68 = xor i8 %src_load_19, i8 %or_ln134_7

]]></Node>
<StgValue><ssdm name="xor_ln124_68"/></StgValue>
</operation>

<operation id="183" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:159 %xor_ln124_69 = xor i8 %xor_ln124_68, i8 %z_7

]]></Node>
<StgValue><ssdm name="xor_ln124_69"/></StgValue>
</operation>

<operation id="184" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:160 %xor_ln124_70 = xor i8 %x_assign_8, i8 %or_ln134_9

]]></Node>
<StgValue><ssdm name="xor_ln124_70"/></StgValue>
</operation>

<operation id="185" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:161 %xor_ln124_71 = xor i8 %xor_ln124_70, i8 %x_assign_7

]]></Node>
<StgValue><ssdm name="xor_ln124_71"/></StgValue>
</operation>

<operation id="186" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:162 %xor_ln124_43 = xor i8 %xor_ln124_71, i8 %xor_ln124_69

]]></Node>
<StgValue><ssdm name="xor_ln124_43"/></StgValue>
</operation>

<operation id="187" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
entry:163 %store_ln124 = store i8 %xor_ln124_43, i5 %dst_addr_19

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="188" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:164 %add_ln121_48 = add i5 %src_offset_read, i5 6

]]></Node>
<StgValue><ssdm name="add_ln121_48"/></StgValue>
</operation>

<operation id="189" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="5">
<![CDATA[
entry:165 %zext_ln121_83 = zext i5 %add_ln121_48

]]></Node>
<StgValue><ssdm name="zext_ln121_83"/></StgValue>
</operation>

<operation id="190" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:166 %src_addr_20 = getelementptr i8 %src, i64 0, i64 %zext_ln121_83

]]></Node>
<StgValue><ssdm name="src_addr_20"/></StgValue>
</operation>

<operation id="191" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="8" op_0_bw="5">
<![CDATA[
entry:170 %src_load_20 = load i5 %src_addr_20

]]></Node>
<StgValue><ssdm name="src_load_20"/></StgValue>
</operation>

<operation id="192" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:176 %add_ln121_50 = add i5 %src_offset_read, i5 7

]]></Node>
<StgValue><ssdm name="add_ln121_50"/></StgValue>
</operation>

<operation id="193" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="64" op_0_bw="5">
<![CDATA[
entry:177 %zext_ln121_85 = zext i5 %add_ln121_50

]]></Node>
<StgValue><ssdm name="zext_ln121_85"/></StgValue>
</operation>

<operation id="194" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:178 %src_addr_21 = getelementptr i8 %src, i64 0, i64 %zext_ln121_85

]]></Node>
<StgValue><ssdm name="src_addr_21"/></StgValue>
</operation>

<operation id="195" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="8" op_0_bw="5">
<![CDATA[
entry:182 %src_load_21 = load i5 %src_addr_21

]]></Node>
<StgValue><ssdm name="src_load_21"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="196" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:167 %add_ln121_49 = add i5 %dst_offset_read, i5 6

]]></Node>
<StgValue><ssdm name="add_ln121_49"/></StgValue>
</operation>

<operation id="197" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="5">
<![CDATA[
entry:168 %zext_ln121_84 = zext i5 %add_ln121_49

]]></Node>
<StgValue><ssdm name="zext_ln121_84"/></StgValue>
</operation>

<operation id="198" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:169 %dst_addr_20 = getelementptr i8 %dst, i64 0, i64 %zext_ln121_84

]]></Node>
<StgValue><ssdm name="dst_addr_20"/></StgValue>
</operation>

<operation id="199" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="8" op_0_bw="5">
<![CDATA[
entry:170 %src_load_20 = load i5 %src_addr_20

]]></Node>
<StgValue><ssdm name="src_load_20"/></StgValue>
</operation>

<operation id="200" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:171 %xor_ln124_72 = xor i8 %z_8, i8 %src_load_20

]]></Node>
<StgValue><ssdm name="xor_ln124_72"/></StgValue>
</operation>

<operation id="201" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:172 %xor_ln124_73 = xor i8 %or_ln, i8 %or_ln134_4

]]></Node>
<StgValue><ssdm name="xor_ln124_73"/></StgValue>
</operation>

<operation id="202" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:173 %xor_ln124_74 = xor i8 %xor_ln124_73, i8 %xor_ln180

]]></Node>
<StgValue><ssdm name="xor_ln124_74"/></StgValue>
</operation>

<operation id="203" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:174 %xor_ln124_44 = xor i8 %xor_ln124_74, i8 %xor_ln124_72

]]></Node>
<StgValue><ssdm name="xor_ln124_44"/></StgValue>
</operation>

<operation id="204" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
entry:175 %store_ln124 = store i8 %xor_ln124_44, i5 %dst_addr_20

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="205" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:179 %add_ln121_51 = add i5 %dst_offset_read, i5 7

]]></Node>
<StgValue><ssdm name="add_ln121_51"/></StgValue>
</operation>

<operation id="206" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="64" op_0_bw="5">
<![CDATA[
entry:180 %zext_ln121_86 = zext i5 %add_ln121_51

]]></Node>
<StgValue><ssdm name="zext_ln121_86"/></StgValue>
</operation>

<operation id="207" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:181 %dst_addr_21 = getelementptr i8 %dst, i64 0, i64 %zext_ln121_86

]]></Node>
<StgValue><ssdm name="dst_addr_21"/></StgValue>
</operation>

<operation id="208" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="8" op_0_bw="5">
<![CDATA[
entry:182 %src_load_21 = load i5 %src_addr_21

]]></Node>
<StgValue><ssdm name="src_load_21"/></StgValue>
</operation>

<operation id="209" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:183 %xor_ln124_75 = xor i8 %z_9, i8 %src_load_21

]]></Node>
<StgValue><ssdm name="xor_ln124_75"/></StgValue>
</operation>

<operation id="210" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:184 %xor_ln124_76 = xor i8 %or_ln134_7, i8 %or_ln134_9

]]></Node>
<StgValue><ssdm name="xor_ln124_76"/></StgValue>
</operation>

<operation id="211" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:185 %xor_ln124_77 = xor i8 %xor_ln124_76, i8 %xor_ln180

]]></Node>
<StgValue><ssdm name="xor_ln124_77"/></StgValue>
</operation>

<operation id="212" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:186 %xor_ln124_45 = xor i8 %xor_ln124_77, i8 %xor_ln124_75

]]></Node>
<StgValue><ssdm name="xor_ln124_45"/></StgValue>
</operation>

<operation id="213" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
entry:187 %store_ln124 = store i8 %xor_ln124_45, i5 %dst_addr_21

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="214" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="0">
<![CDATA[
entry:188 %ret_ln186 = ret

]]></Node>
<StgValue><ssdm name="ret_ln186"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="232" name="dst" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="dst"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</port>
<port id="233" name="dst_offset" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="dst_offset"/></StgValue>
</port>
<port id="234" name="src" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="src"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="235" name="src_offset" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="src_offset"/></StgValue>
</port>
<port id="236" name="rk" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="rk"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="237" name="rk_offset" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="rk_offset"/></StgValue>
</port>
<port id="238" name="clefia_s1" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="clefia_s1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="239" name="clefia_s0" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="clefia_s0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="241" from="_ssdm_op_Read.ap_auto.i8" to="rk_offset_read" fromId="240" toId="10">
</dataflow>
<dataflow id="242" from="rk_offset" to="rk_offset_read" fromId="237" toId="10">
</dataflow>
<dataflow id="244" from="_ssdm_op_Read.ap_auto.i5" to="src_offset_read" fromId="243" toId="11">
</dataflow>
<dataflow id="245" from="src_offset" to="src_offset_read" fromId="235" toId="11">
</dataflow>
<dataflow id="246" from="rk_offset_read" to="rk_offset_cast1" fromId="10" toId="12">
</dataflow>
<dataflow id="247" from="src_offset_read" to="src_offset_cast" fromId="11" toId="13">
</dataflow>
<dataflow id="248" from="rk" to="rk_addr" fromId="236" toId="14">
</dataflow>
<dataflow id="250" from="StgValue_249" to="rk_addr" fromId="249" toId="14">
</dataflow>
<dataflow id="251" from="rk_offset_cast1" to="rk_addr" fromId="12" toId="14">
</dataflow>
<dataflow id="252" from="src" to="src_addr" fromId="234" toId="15">
</dataflow>
<dataflow id="253" from="StgValue_249" to="src_addr" fromId="249" toId="15">
</dataflow>
<dataflow id="254" from="src_offset_cast" to="src_addr" fromId="13" toId="15">
</dataflow>
<dataflow id="255" from="src_addr" to="src_load" fromId="15" toId="16">
</dataflow>
<dataflow id="256" from="rk_addr" to="rk_load" fromId="14" toId="17">
</dataflow>
<dataflow id="257" from="src_offset_read" to="add_ln121_39" fromId="11" toId="18">
</dataflow>
<dataflow id="259" from="StgValue_258" to="add_ln121_39" fromId="258" toId="18">
</dataflow>
<dataflow id="260" from="add_ln121_39" to="zext_ln121_74" fromId="18" toId="19">
</dataflow>
<dataflow id="261" from="src" to="src_addr_15" fromId="234" toId="20">
</dataflow>
<dataflow id="262" from="StgValue_249" to="src_addr_15" fromId="249" toId="20">
</dataflow>
<dataflow id="263" from="zext_ln121_74" to="src_addr_15" fromId="19" toId="20">
</dataflow>
<dataflow id="264" from="src_addr_15" to="src_load_15" fromId="20" toId="21">
</dataflow>
<dataflow id="265" from="_ssdm_op_Read.ap_auto.i5" to="dst_offset_read" fromId="243" toId="22">
</dataflow>
<dataflow id="266" from="dst_offset" to="dst_offset_read" fromId="233" toId="22">
</dataflow>
<dataflow id="267" from="dst_offset_read" to="dst_offset_cast" fromId="22" toId="23">
</dataflow>
<dataflow id="268" from="rk_offset_read" to="rk_offset_cast" fromId="10" toId="24">
</dataflow>
<dataflow id="269" from="src_addr" to="src_load" fromId="15" toId="25">
</dataflow>
<dataflow id="270" from="rk_addr" to="rk_load" fromId="14" toId="26">
</dataflow>
<dataflow id="271" from="rk_load" to="xor_ln124" fromId="26" toId="27">
</dataflow>
<dataflow id="272" from="src_load" to="xor_ln124" fromId="25" toId="27">
</dataflow>
<dataflow id="273" from="rk_offset_cast" to="add_ln121" fromId="24" toId="28">
</dataflow>
<dataflow id="275" from="StgValue_274" to="add_ln121" fromId="274" toId="28">
</dataflow>
<dataflow id="276" from="add_ln121" to="zext_ln121" fromId="28" toId="29">
</dataflow>
<dataflow id="277" from="rk" to="rk_addr_22" fromId="236" toId="30">
</dataflow>
<dataflow id="278" from="StgValue_249" to="rk_addr_22" fromId="249" toId="30">
</dataflow>
<dataflow id="279" from="zext_ln121" to="rk_addr_22" fromId="29" toId="30">
</dataflow>
<dataflow id="280" from="src_addr_15" to="src_load_15" fromId="20" toId="31">
</dataflow>
<dataflow id="281" from="rk_addr_22" to="rk_load_7" fromId="30" toId="32">
</dataflow>
<dataflow id="282" from="src_offset_read" to="add_ln121_41" fromId="11" toId="33">
</dataflow>
<dataflow id="284" from="StgValue_283" to="add_ln121_41" fromId="283" toId="33">
</dataflow>
<dataflow id="285" from="add_ln121_41" to="zext_ln121_76" fromId="33" toId="34">
</dataflow>
<dataflow id="286" from="src" to="src_addr_16" fromId="234" toId="35">
</dataflow>
<dataflow id="287" from="StgValue_249" to="src_addr_16" fromId="249" toId="35">
</dataflow>
<dataflow id="288" from="zext_ln121_76" to="src_addr_16" fromId="34" toId="35">
</dataflow>
<dataflow id="289" from="src_addr_16" to="src_load_16" fromId="35" toId="36">
</dataflow>
<dataflow id="290" from="src_offset_read" to="add_ln121_43" fromId="11" toId="37">
</dataflow>
<dataflow id="292" from="StgValue_291" to="add_ln121_43" fromId="291" toId="37">
</dataflow>
<dataflow id="293" from="add_ln121_43" to="zext_ln121_78" fromId="37" toId="38">
</dataflow>
<dataflow id="294" from="src" to="src_addr_17" fromId="234" toId="39">
</dataflow>
<dataflow id="295" from="StgValue_249" to="src_addr_17" fromId="249" toId="39">
</dataflow>
<dataflow id="296" from="zext_ln121_78" to="src_addr_17" fromId="38" toId="39">
</dataflow>
<dataflow id="297" from="src_addr_17" to="src_load_17" fromId="39" toId="40">
</dataflow>
<dataflow id="298" from="dst" to="dst_addr" fromId="232" toId="41">
</dataflow>
<dataflow id="299" from="StgValue_249" to="dst_addr" fromId="249" toId="41">
</dataflow>
<dataflow id="300" from="dst_offset_cast" to="dst_addr" fromId="23" toId="41">
</dataflow>
<dataflow id="301" from="src_load" to="store_ln117" fromId="25" toId="42">
</dataflow>
<dataflow id="302" from="dst_addr" to="store_ln117" fromId="41" toId="42">
</dataflow>
<dataflow id="303" from="dst_offset_read" to="add_ln114" fromId="22" toId="43">
</dataflow>
<dataflow id="304" from="StgValue_258" to="add_ln114" fromId="258" toId="43">
</dataflow>
<dataflow id="305" from="add_ln114" to="zext_ln114" fromId="43" toId="44">
</dataflow>
<dataflow id="306" from="dst" to="dst_addr_15" fromId="232" toId="45">
</dataflow>
<dataflow id="307" from="StgValue_249" to="dst_addr_15" fromId="249" toId="45">
</dataflow>
<dataflow id="308" from="zext_ln114" to="dst_addr_15" fromId="44" toId="45">
</dataflow>
<dataflow id="309" from="src_load_15" to="store_ln117" fromId="31" toId="46">
</dataflow>
<dataflow id="310" from="dst_addr_15" to="store_ln117" fromId="45" toId="46">
</dataflow>
<dataflow id="311" from="rk_addr_22" to="rk_load_7" fromId="30" toId="47">
</dataflow>
<dataflow id="312" from="rk_load_7" to="xor_ln124_1" fromId="47" toId="48">
</dataflow>
<dataflow id="313" from="src_load_15" to="xor_ln124_1" fromId="31" toId="48">
</dataflow>
<dataflow id="314" from="rk_offset_cast" to="add_ln121_40" fromId="24" toId="49">
</dataflow>
<dataflow id="316" from="StgValue_315" to="add_ln121_40" fromId="315" toId="49">
</dataflow>
<dataflow id="317" from="add_ln121_40" to="zext_ln121_75" fromId="49" toId="50">
</dataflow>
<dataflow id="318" from="rk" to="rk_addr_23" fromId="236" toId="51">
</dataflow>
<dataflow id="319" from="StgValue_249" to="rk_addr_23" fromId="249" toId="51">
</dataflow>
<dataflow id="320" from="zext_ln121_75" to="rk_addr_23" fromId="50" toId="51">
</dataflow>
<dataflow id="321" from="src_addr_16" to="src_load_16" fromId="35" toId="52">
</dataflow>
<dataflow id="322" from="rk_addr_23" to="rk_load_8" fromId="51" toId="53">
</dataflow>
<dataflow id="323" from="src_addr_17" to="src_load_17" fromId="39" toId="54">
</dataflow>
<dataflow id="324" from="xor_ln124" to="zext_ln173" fromId="27" toId="55">
</dataflow>
<dataflow id="325" from="clefia_s1" to="clefia_s1_addr" fromId="238" toId="56">
</dataflow>
<dataflow id="326" from="StgValue_249" to="clefia_s1_addr" fromId="249" toId="56">
</dataflow>
<dataflow id="327" from="zext_ln173" to="clefia_s1_addr" fromId="55" toId="56">
</dataflow>
<dataflow id="328" from="clefia_s1_addr" to="z" fromId="56" toId="57">
</dataflow>
<dataflow id="329" from="dst_offset_read" to="add_ln114_3" fromId="22" toId="58">
</dataflow>
<dataflow id="330" from="StgValue_283" to="add_ln114_3" fromId="283" toId="58">
</dataflow>
<dataflow id="331" from="add_ln114_3" to="zext_ln114_5" fromId="58" toId="59">
</dataflow>
<dataflow id="332" from="dst" to="dst_addr_16" fromId="232" toId="60">
</dataflow>
<dataflow id="333" from="StgValue_249" to="dst_addr_16" fromId="249" toId="60">
</dataflow>
<dataflow id="334" from="zext_ln114_5" to="dst_addr_16" fromId="59" toId="60">
</dataflow>
<dataflow id="335" from="src_load_16" to="store_ln117" fromId="52" toId="61">
</dataflow>
<dataflow id="336" from="dst_addr_16" to="store_ln117" fromId="60" toId="61">
</dataflow>
<dataflow id="337" from="dst_offset_read" to="add_ln114_4" fromId="22" toId="62">
</dataflow>
<dataflow id="338" from="StgValue_291" to="add_ln114_4" fromId="291" toId="62">
</dataflow>
<dataflow id="339" from="add_ln114_4" to="zext_ln114_6" fromId="62" toId="63">
</dataflow>
<dataflow id="340" from="dst" to="dst_addr_17" fromId="232" toId="64">
</dataflow>
<dataflow id="341" from="StgValue_249" to="dst_addr_17" fromId="249" toId="64">
</dataflow>
<dataflow id="342" from="zext_ln114_6" to="dst_addr_17" fromId="63" toId="64">
</dataflow>
<dataflow id="343" from="src_load_17" to="store_ln117" fromId="54" toId="65">
</dataflow>
<dataflow id="344" from="dst_addr_17" to="store_ln117" fromId="64" toId="65">
</dataflow>
<dataflow id="345" from="rk_addr_23" to="rk_load_8" fromId="51" toId="66">
</dataflow>
<dataflow id="346" from="rk_load_8" to="xor_ln124_41" fromId="66" toId="67">
</dataflow>
<dataflow id="347" from="src_load_16" to="xor_ln124_41" fromId="52" toId="67">
</dataflow>
<dataflow id="348" from="rk_offset_cast" to="add_ln121_42" fromId="24" toId="68">
</dataflow>
<dataflow id="350" from="StgValue_349" to="add_ln121_42" fromId="349" toId="68">
</dataflow>
<dataflow id="351" from="add_ln121_42" to="zext_ln121_77" fromId="68" toId="69">
</dataflow>
<dataflow id="352" from="rk" to="rk_addr_24" fromId="236" toId="70">
</dataflow>
<dataflow id="353" from="StgValue_249" to="rk_addr_24" fromId="249" toId="70">
</dataflow>
<dataflow id="354" from="zext_ln121_77" to="rk_addr_24" fromId="69" toId="70">
</dataflow>
<dataflow id="355" from="rk_addr_24" to="rk_load_9" fromId="70" toId="71">
</dataflow>
<dataflow id="356" from="clefia_s1_addr" to="z" fromId="56" toId="72">
</dataflow>
<dataflow id="357" from="xor_ln124_1" to="zext_ln174" fromId="48" toId="73">
</dataflow>
<dataflow id="358" from="clefia_s0" to="clefia_s0_addr" fromId="239" toId="74">
</dataflow>
<dataflow id="359" from="StgValue_249" to="clefia_s0_addr" fromId="249" toId="74">
</dataflow>
<dataflow id="360" from="zext_ln174" to="clefia_s0_addr" fromId="73" toId="74">
</dataflow>
<dataflow id="361" from="clefia_s0_addr" to="z_7" fromId="74" toId="75">
</dataflow>
<dataflow id="363" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_67" fromId="362" toId="76">
</dataflow>
<dataflow id="364" from="z" to="tmp_67" fromId="72" toId="76">
</dataflow>
<dataflow id="366" from="StgValue_365" to="tmp_67" fromId="365" toId="76">
</dataflow>
<dataflow id="367" from="z" to="xor_ln132_29" fromId="72" toId="77">
</dataflow>
<dataflow id="369" from="StgValue_368" to="xor_ln132_29" fromId="368" toId="77">
</dataflow>
<dataflow id="370" from="tmp_67" to="select_ln131_29" fromId="76" toId="78">
</dataflow>
<dataflow id="371" from="xor_ln132_29" to="select_ln131_29" fromId="77" toId="78">
</dataflow>
<dataflow id="372" from="z" to="select_ln131_29" fromId="72" toId="78">
</dataflow>
<dataflow id="373" from="select_ln131_29" to="trunc_ln134_29" fromId="78" toId="79">
</dataflow>
<dataflow id="374" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_68" fromId="362" toId="80">
</dataflow>
<dataflow id="375" from="select_ln131_29" to="tmp_68" fromId="78" toId="80">
</dataflow>
<dataflow id="376" from="StgValue_365" to="tmp_68" fromId="365" toId="80">
</dataflow>
<dataflow id="378" from="_ssdm_op_BitConcatenate.i8.i7.i1" to="x_assign_10" fromId="377" toId="81">
</dataflow>
<dataflow id="379" from="trunc_ln134_29" to="x_assign_10" fromId="79" toId="81">
</dataflow>
<dataflow id="380" from="tmp_68" to="x_assign_10" fromId="80" toId="81">
</dataflow>
<dataflow id="381" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_69" fromId="362" toId="82">
</dataflow>
<dataflow id="382" from="select_ln131_29" to="tmp_69" fromId="78" toId="82">
</dataflow>
<dataflow id="384" from="StgValue_383" to="tmp_69" fromId="383" toId="82">
</dataflow>
<dataflow id="385" from="x_assign_10" to="xor_ln132_30" fromId="81" toId="83">
</dataflow>
<dataflow id="386" from="StgValue_368" to="xor_ln132_30" fromId="368" toId="83">
</dataflow>
<dataflow id="387" from="tmp_69" to="select_ln131_30" fromId="82" toId="84">
</dataflow>
<dataflow id="388" from="xor_ln132_30" to="select_ln131_30" fromId="83" toId="84">
</dataflow>
<dataflow id="389" from="x_assign_10" to="select_ln131_30" fromId="81" toId="84">
</dataflow>
<dataflow id="390" from="select_ln131_30" to="trunc_ln134_30" fromId="84" toId="85">
</dataflow>
<dataflow id="391" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_70" fromId="362" toId="86">
</dataflow>
<dataflow id="392" from="select_ln131_30" to="tmp_70" fromId="84" toId="86">
</dataflow>
<dataflow id="393" from="StgValue_365" to="tmp_70" fromId="365" toId="86">
</dataflow>
<dataflow id="394" from="_ssdm_op_BitConcatenate.i8.i7.i1" to="x_assign_11" fromId="377" toId="87">
</dataflow>
<dataflow id="395" from="trunc_ln134_30" to="x_assign_11" fromId="85" toId="87">
</dataflow>
<dataflow id="396" from="tmp_70" to="x_assign_11" fromId="86" toId="87">
</dataflow>
<dataflow id="397" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_71" fromId="362" toId="88">
</dataflow>
<dataflow id="398" from="select_ln131_30" to="tmp_71" fromId="84" toId="88">
</dataflow>
<dataflow id="399" from="StgValue_383" to="tmp_71" fromId="383" toId="88">
</dataflow>
<dataflow id="400" from="x_assign_11" to="xor_ln132_31" fromId="87" toId="89">
</dataflow>
<dataflow id="401" from="StgValue_368" to="xor_ln132_31" fromId="368" toId="89">
</dataflow>
<dataflow id="402" from="tmp_71" to="select_ln131_31" fromId="88" toId="90">
</dataflow>
<dataflow id="403" from="xor_ln132_31" to="select_ln131_31" fromId="89" toId="90">
</dataflow>
<dataflow id="404" from="x_assign_11" to="select_ln131_31" fromId="87" toId="90">
</dataflow>
<dataflow id="405" from="select_ln131_31" to="trunc_ln134_31" fromId="90" toId="91">
</dataflow>
<dataflow id="406" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_72" fromId="362" toId="92">
</dataflow>
<dataflow id="407" from="select_ln131_31" to="tmp_72" fromId="90" toId="92">
</dataflow>
<dataflow id="408" from="StgValue_365" to="tmp_72" fromId="365" toId="92">
</dataflow>
<dataflow id="409" from="rk_addr_24" to="rk_load_9" fromId="70" toId="93">
</dataflow>
<dataflow id="410" from="rk_load_9" to="xor_ln124_3" fromId="93" toId="94">
</dataflow>
<dataflow id="411" from="src_load_17" to="xor_ln124_3" fromId="54" toId="94">
</dataflow>
<dataflow id="412" from="clefia_s0_addr" to="z_7" fromId="74" toId="95">
</dataflow>
<dataflow id="413" from="xor_ln124_41" to="zext_ln175" fromId="67" toId="96">
</dataflow>
<dataflow id="414" from="clefia_s1" to="clefia_s1_addr_1" fromId="238" toId="97">
</dataflow>
<dataflow id="415" from="StgValue_249" to="clefia_s1_addr_1" fromId="249" toId="97">
</dataflow>
<dataflow id="416" from="zext_ln175" to="clefia_s1_addr_1" fromId="96" toId="97">
</dataflow>
<dataflow id="417" from="clefia_s1_addr_1" to="z_8" fromId="97" toId="98">
</dataflow>
<dataflow id="418" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp" fromId="362" toId="99">
</dataflow>
<dataflow id="419" from="z_7" to="tmp" fromId="95" toId="99">
</dataflow>
<dataflow id="420" from="StgValue_365" to="tmp" fromId="365" toId="99">
</dataflow>
<dataflow id="421" from="z_7" to="xor_ln132" fromId="95" toId="100">
</dataflow>
<dataflow id="422" from="StgValue_368" to="xor_ln132" fromId="368" toId="100">
</dataflow>
<dataflow id="423" from="tmp" to="select_ln131" fromId="99" toId="101">
</dataflow>
<dataflow id="424" from="xor_ln132" to="select_ln131" fromId="100" toId="101">
</dataflow>
<dataflow id="425" from="z_7" to="select_ln131" fromId="95" toId="101">
</dataflow>
<dataflow id="426" from="select_ln131" to="trunc_ln134" fromId="101" toId="102">
</dataflow>
<dataflow id="427" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_54" fromId="362" toId="103">
</dataflow>
<dataflow id="428" from="select_ln131" to="tmp_54" fromId="101" toId="103">
</dataflow>
<dataflow id="429" from="StgValue_365" to="tmp_54" fromId="365" toId="103">
</dataflow>
<dataflow id="430" from="_ssdm_op_BitConcatenate.i8.i7.i1" to="x_assign_s" fromId="377" toId="104">
</dataflow>
<dataflow id="431" from="trunc_ln134" to="x_assign_s" fromId="102" toId="104">
</dataflow>
<dataflow id="432" from="tmp_54" to="x_assign_s" fromId="103" toId="104">
</dataflow>
<dataflow id="433" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_55" fromId="362" toId="105">
</dataflow>
<dataflow id="434" from="select_ln131" to="tmp_55" fromId="101" toId="105">
</dataflow>
<dataflow id="435" from="StgValue_383" to="tmp_55" fromId="383" toId="105">
</dataflow>
<dataflow id="436" from="x_assign_s" to="xor_ln132_23" fromId="104" toId="106">
</dataflow>
<dataflow id="437" from="StgValue_368" to="xor_ln132_23" fromId="368" toId="106">
</dataflow>
<dataflow id="438" from="tmp_55" to="select_ln131_23" fromId="105" toId="107">
</dataflow>
<dataflow id="439" from="xor_ln132_23" to="select_ln131_23" fromId="106" toId="107">
</dataflow>
<dataflow id="440" from="x_assign_s" to="select_ln131_23" fromId="104" toId="107">
</dataflow>
<dataflow id="441" from="select_ln131_23" to="trunc_ln134_23" fromId="107" toId="108">
</dataflow>
<dataflow id="442" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_56" fromId="362" toId="109">
</dataflow>
<dataflow id="443" from="select_ln131_23" to="tmp_56" fromId="107" toId="109">
</dataflow>
<dataflow id="444" from="StgValue_365" to="tmp_56" fromId="365" toId="109">
</dataflow>
<dataflow id="445" from="_ssdm_op_BitConcatenate.i8.i7.i1" to="x_assign_6" fromId="377" toId="110">
</dataflow>
<dataflow id="446" from="trunc_ln134_23" to="x_assign_6" fromId="108" toId="110">
</dataflow>
<dataflow id="447" from="tmp_56" to="x_assign_6" fromId="109" toId="110">
</dataflow>
<dataflow id="448" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_57" fromId="362" toId="111">
</dataflow>
<dataflow id="449" from="select_ln131_23" to="tmp_57" fromId="107" toId="111">
</dataflow>
<dataflow id="450" from="StgValue_383" to="tmp_57" fromId="383" toId="111">
</dataflow>
<dataflow id="451" from="x_assign_6" to="xor_ln132_24" fromId="110" toId="112">
</dataflow>
<dataflow id="452" from="StgValue_368" to="xor_ln132_24" fromId="368" toId="112">
</dataflow>
<dataflow id="453" from="tmp_57" to="select_ln131_24" fromId="111" toId="113">
</dataflow>
<dataflow id="454" from="xor_ln132_24" to="select_ln131_24" fromId="112" toId="113">
</dataflow>
<dataflow id="455" from="x_assign_6" to="select_ln131_24" fromId="110" toId="113">
</dataflow>
<dataflow id="456" from="select_ln131_24" to="trunc_ln134_24" fromId="113" toId="114">
</dataflow>
<dataflow id="457" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_58" fromId="362" toId="115">
</dataflow>
<dataflow id="458" from="select_ln131_24" to="tmp_58" fromId="113" toId="115">
</dataflow>
<dataflow id="459" from="StgValue_365" to="tmp_58" fromId="365" toId="115">
</dataflow>
<dataflow id="460" from="x_assign_s" to="xor_ln180" fromId="104" toId="116">
</dataflow>
<dataflow id="461" from="x_assign_10" to="xor_ln180" fromId="81" toId="116">
</dataflow>
<dataflow id="462" from="clefia_s1_addr_1" to="z_8" fromId="97" toId="117">
</dataflow>
<dataflow id="463" from="xor_ln124_3" to="zext_ln176" fromId="94" toId="118">
</dataflow>
<dataflow id="464" from="clefia_s0" to="clefia_s0_addr_1" fromId="239" toId="119">
</dataflow>
<dataflow id="465" from="StgValue_249" to="clefia_s0_addr_1" fromId="249" toId="119">
</dataflow>
<dataflow id="466" from="zext_ln176" to="clefia_s0_addr_1" fromId="118" toId="119">
</dataflow>
<dataflow id="467" from="clefia_s0_addr_1" to="z_9" fromId="119" toId="120">
</dataflow>
<dataflow id="468" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_59" fromId="362" toId="121">
</dataflow>
<dataflow id="469" from="z_8" to="tmp_59" fromId="117" toId="121">
</dataflow>
<dataflow id="470" from="StgValue_365" to="tmp_59" fromId="365" toId="121">
</dataflow>
<dataflow id="471" from="z_8" to="xor_ln132_25" fromId="117" toId="122">
</dataflow>
<dataflow id="472" from="StgValue_368" to="xor_ln132_25" fromId="368" toId="122">
</dataflow>
<dataflow id="473" from="tmp_59" to="select_ln131_25" fromId="121" toId="123">
</dataflow>
<dataflow id="474" from="xor_ln132_25" to="select_ln131_25" fromId="122" toId="123">
</dataflow>
<dataflow id="475" from="z_8" to="select_ln131_25" fromId="117" toId="123">
</dataflow>
<dataflow id="476" from="select_ln131_25" to="trunc_ln134_25" fromId="123" toId="124">
</dataflow>
<dataflow id="477" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_60" fromId="362" toId="125">
</dataflow>
<dataflow id="478" from="select_ln131_25" to="tmp_60" fromId="123" toId="125">
</dataflow>
<dataflow id="479" from="StgValue_365" to="tmp_60" fromId="365" toId="125">
</dataflow>
<dataflow id="480" from="_ssdm_op_BitConcatenate.i8.i7.i1" to="x_assign_7" fromId="377" toId="126">
</dataflow>
<dataflow id="481" from="trunc_ln134_25" to="x_assign_7" fromId="124" toId="126">
</dataflow>
<dataflow id="482" from="tmp_60" to="x_assign_7" fromId="125" toId="126">
</dataflow>
<dataflow id="483" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_73" fromId="362" toId="127">
</dataflow>
<dataflow id="484" from="select_ln131_25" to="tmp_73" fromId="123" toId="127">
</dataflow>
<dataflow id="485" from="StgValue_383" to="tmp_73" fromId="383" toId="127">
</dataflow>
<dataflow id="486" from="x_assign_7" to="xor_ln132_32" fromId="126" toId="128">
</dataflow>
<dataflow id="487" from="StgValue_368" to="xor_ln132_32" fromId="368" toId="128">
</dataflow>
<dataflow id="488" from="tmp_73" to="select_ln131_32" fromId="127" toId="129">
</dataflow>
<dataflow id="489" from="xor_ln132_32" to="select_ln131_32" fromId="128" toId="129">
</dataflow>
<dataflow id="490" from="x_assign_7" to="select_ln131_32" fromId="126" toId="129">
</dataflow>
<dataflow id="491" from="select_ln131_32" to="trunc_ln134_32" fromId="129" toId="130">
</dataflow>
<dataflow id="492" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_74" fromId="362" toId="131">
</dataflow>
<dataflow id="493" from="select_ln131_32" to="tmp_74" fromId="129" toId="131">
</dataflow>
<dataflow id="494" from="StgValue_365" to="tmp_74" fromId="365" toId="131">
</dataflow>
<dataflow id="495" from="_ssdm_op_BitConcatenate.i8.i7.i1" to="x_assign_12" fromId="377" toId="132">
</dataflow>
<dataflow id="496" from="trunc_ln134_32" to="x_assign_12" fromId="130" toId="132">
</dataflow>
<dataflow id="497" from="tmp_74" to="x_assign_12" fromId="131" toId="132">
</dataflow>
<dataflow id="498" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_75" fromId="362" toId="133">
</dataflow>
<dataflow id="499" from="select_ln131_32" to="tmp_75" fromId="129" toId="133">
</dataflow>
<dataflow id="500" from="StgValue_383" to="tmp_75" fromId="383" toId="133">
</dataflow>
<dataflow id="501" from="x_assign_12" to="xor_ln132_33" fromId="132" toId="134">
</dataflow>
<dataflow id="502" from="StgValue_368" to="xor_ln132_33" fromId="368" toId="134">
</dataflow>
<dataflow id="503" from="tmp_75" to="select_ln131_33" fromId="133" toId="135">
</dataflow>
<dataflow id="504" from="xor_ln132_33" to="select_ln131_33" fromId="134" toId="135">
</dataflow>
<dataflow id="505" from="x_assign_12" to="select_ln131_33" fromId="132" toId="135">
</dataflow>
<dataflow id="506" from="select_ln131_33" to="trunc_ln134_33" fromId="135" toId="136">
</dataflow>
<dataflow id="507" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_76" fromId="362" toId="137">
</dataflow>
<dataflow id="508" from="select_ln131_33" to="tmp_76" fromId="135" toId="137">
</dataflow>
<dataflow id="509" from="StgValue_365" to="tmp_76" fromId="365" toId="137">
</dataflow>
<dataflow id="510" from="clefia_s0_addr_1" to="z_9" fromId="119" toId="138">
</dataflow>
<dataflow id="511" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_61" fromId="362" toId="139">
</dataflow>
<dataflow id="512" from="z_9" to="tmp_61" fromId="138" toId="139">
</dataflow>
<dataflow id="513" from="StgValue_365" to="tmp_61" fromId="365" toId="139">
</dataflow>
<dataflow id="514" from="z_9" to="xor_ln132_26" fromId="138" toId="140">
</dataflow>
<dataflow id="515" from="StgValue_368" to="xor_ln132_26" fromId="368" toId="140">
</dataflow>
<dataflow id="516" from="tmp_61" to="select_ln131_26" fromId="139" toId="141">
</dataflow>
<dataflow id="517" from="xor_ln132_26" to="select_ln131_26" fromId="140" toId="141">
</dataflow>
<dataflow id="518" from="z_9" to="select_ln131_26" fromId="138" toId="141">
</dataflow>
<dataflow id="519" from="select_ln131_26" to="trunc_ln134_26" fromId="141" toId="142">
</dataflow>
<dataflow id="520" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_62" fromId="362" toId="143">
</dataflow>
<dataflow id="521" from="select_ln131_26" to="tmp_62" fromId="141" toId="143">
</dataflow>
<dataflow id="522" from="StgValue_365" to="tmp_62" fromId="365" toId="143">
</dataflow>
<dataflow id="523" from="_ssdm_op_BitConcatenate.i8.i7.i1" to="x_assign_8" fromId="377" toId="144">
</dataflow>
<dataflow id="524" from="trunc_ln134_26" to="x_assign_8" fromId="142" toId="144">
</dataflow>
<dataflow id="525" from="tmp_62" to="x_assign_8" fromId="143" toId="144">
</dataflow>
<dataflow id="526" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_63" fromId="362" toId="145">
</dataflow>
<dataflow id="527" from="select_ln131_26" to="tmp_63" fromId="141" toId="145">
</dataflow>
<dataflow id="528" from="StgValue_383" to="tmp_63" fromId="383" toId="145">
</dataflow>
<dataflow id="529" from="x_assign_8" to="xor_ln132_27" fromId="144" toId="146">
</dataflow>
<dataflow id="530" from="StgValue_368" to="xor_ln132_27" fromId="368" toId="146">
</dataflow>
<dataflow id="531" from="tmp_63" to="select_ln131_27" fromId="145" toId="147">
</dataflow>
<dataflow id="532" from="xor_ln132_27" to="select_ln131_27" fromId="146" toId="147">
</dataflow>
<dataflow id="533" from="x_assign_8" to="select_ln131_27" fromId="144" toId="147">
</dataflow>
<dataflow id="534" from="select_ln131_27" to="trunc_ln134_27" fromId="147" toId="148">
</dataflow>
<dataflow id="535" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_64" fromId="362" toId="149">
</dataflow>
<dataflow id="536" from="select_ln131_27" to="tmp_64" fromId="147" toId="149">
</dataflow>
<dataflow id="537" from="StgValue_365" to="tmp_64" fromId="365" toId="149">
</dataflow>
<dataflow id="538" from="_ssdm_op_BitConcatenate.i8.i7.i1" to="x_assign_9" fromId="377" toId="150">
</dataflow>
<dataflow id="539" from="trunc_ln134_27" to="x_assign_9" fromId="148" toId="150">
</dataflow>
<dataflow id="540" from="tmp_64" to="x_assign_9" fromId="149" toId="150">
</dataflow>
<dataflow id="541" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_65" fromId="362" toId="151">
</dataflow>
<dataflow id="542" from="select_ln131_27" to="tmp_65" fromId="147" toId="151">
</dataflow>
<dataflow id="543" from="StgValue_383" to="tmp_65" fromId="383" toId="151">
</dataflow>
<dataflow id="544" from="x_assign_9" to="xor_ln132_28" fromId="150" toId="152">
</dataflow>
<dataflow id="545" from="StgValue_368" to="xor_ln132_28" fromId="368" toId="152">
</dataflow>
<dataflow id="546" from="tmp_65" to="select_ln131_28" fromId="151" toId="153">
</dataflow>
<dataflow id="547" from="xor_ln132_28" to="select_ln131_28" fromId="152" toId="153">
</dataflow>
<dataflow id="548" from="x_assign_9" to="select_ln131_28" fromId="150" toId="153">
</dataflow>
<dataflow id="549" from="select_ln131_28" to="trunc_ln134_28" fromId="153" toId="154">
</dataflow>
<dataflow id="550" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_66" fromId="362" toId="155">
</dataflow>
<dataflow id="551" from="select_ln131_28" to="tmp_66" fromId="153" toId="155">
</dataflow>
<dataflow id="552" from="StgValue_365" to="tmp_66" fromId="365" toId="155">
</dataflow>
<dataflow id="553" from="src_offset_read" to="add_ln121_44" fromId="11" toId="156">
</dataflow>
<dataflow id="555" from="StgValue_554" to="add_ln121_44" fromId="554" toId="156">
</dataflow>
<dataflow id="556" from="add_ln121_44" to="zext_ln121_79" fromId="156" toId="157">
</dataflow>
<dataflow id="557" from="src" to="src_addr_18" fromId="234" toId="158">
</dataflow>
<dataflow id="558" from="StgValue_249" to="src_addr_18" fromId="249" toId="158">
</dataflow>
<dataflow id="559" from="zext_ln121_79" to="src_addr_18" fromId="157" toId="158">
</dataflow>
<dataflow id="560" from="src_addr_18" to="src_load_18" fromId="158" toId="159">
</dataflow>
<dataflow id="561" from="src_offset_read" to="add_ln121_46" fromId="11" toId="160">
</dataflow>
<dataflow id="563" from="StgValue_562" to="add_ln121_46" fromId="562" toId="160">
</dataflow>
<dataflow id="564" from="add_ln121_46" to="zext_ln121_81" fromId="160" toId="161">
</dataflow>
<dataflow id="565" from="src" to="src_addr_19" fromId="234" toId="162">
</dataflow>
<dataflow id="566" from="StgValue_249" to="src_addr_19" fromId="249" toId="162">
</dataflow>
<dataflow id="567" from="zext_ln121_81" to="src_addr_19" fromId="161" toId="162">
</dataflow>
<dataflow id="568" from="src_addr_19" to="src_load_19" fromId="162" toId="163">
</dataflow>
<dataflow id="569" from="_ssdm_op_BitConcatenate.i8.i7.i1" to="or_ln" fromId="377" toId="164">
</dataflow>
<dataflow id="570" from="trunc_ln134_24" to="or_ln" fromId="114" toId="164">
</dataflow>
<dataflow id="571" from="tmp_58" to="or_ln" fromId="115" toId="164">
</dataflow>
<dataflow id="572" from="_ssdm_op_BitConcatenate.i8.i7.i1" to="or_ln134_4" fromId="377" toId="165">
</dataflow>
<dataflow id="573" from="trunc_ln134_28" to="or_ln134_4" fromId="154" toId="165">
</dataflow>
<dataflow id="574" from="tmp_66" to="or_ln134_4" fromId="155" toId="165">
</dataflow>
<dataflow id="575" from="_ssdm_op_BitConcatenate.i8.i7.i1" to="or_ln134_7" fromId="377" toId="166">
</dataflow>
<dataflow id="576" from="trunc_ln134_31" to="or_ln134_7" fromId="91" toId="166">
</dataflow>
<dataflow id="577" from="tmp_72" to="or_ln134_7" fromId="92" toId="166">
</dataflow>
<dataflow id="578" from="_ssdm_op_BitConcatenate.i8.i7.i1" to="or_ln134_9" fromId="377" toId="167">
</dataflow>
<dataflow id="579" from="trunc_ln134_33" to="or_ln134_9" fromId="136" toId="167">
</dataflow>
<dataflow id="580" from="tmp_76" to="or_ln134_9" fromId="137" toId="167">
</dataflow>
<dataflow id="581" from="dst_offset_read" to="add_ln121_45" fromId="22" toId="168">
</dataflow>
<dataflow id="582" from="StgValue_554" to="add_ln121_45" fromId="554" toId="168">
</dataflow>
<dataflow id="583" from="add_ln121_45" to="zext_ln121_80" fromId="168" toId="169">
</dataflow>
<dataflow id="584" from="dst" to="dst_addr_18" fromId="232" toId="170">
</dataflow>
<dataflow id="585" from="StgValue_249" to="dst_addr_18" fromId="249" toId="170">
</dataflow>
<dataflow id="586" from="zext_ln121_80" to="dst_addr_18" fromId="169" toId="170">
</dataflow>
<dataflow id="587" from="src_addr_18" to="src_load_18" fromId="158" toId="171">
</dataflow>
<dataflow id="588" from="src_load_18" to="xor_ln124_64" fromId="171" toId="172">
</dataflow>
<dataflow id="589" from="x_assign_7" to="xor_ln124_64" fromId="126" toId="172">
</dataflow>
<dataflow id="590" from="xor_ln124_64" to="xor_ln124_65" fromId="172" toId="173">
</dataflow>
<dataflow id="591" from="z" to="xor_ln124_65" fromId="72" toId="173">
</dataflow>
<dataflow id="592" from="x_assign_8" to="xor_ln124_66" fromId="144" toId="174">
</dataflow>
<dataflow id="593" from="or_ln134_4" to="xor_ln124_66" fromId="165" toId="174">
</dataflow>
<dataflow id="594" from="xor_ln124_66" to="xor_ln124_67" fromId="174" toId="175">
</dataflow>
<dataflow id="595" from="or_ln" to="xor_ln124_67" fromId="164" toId="175">
</dataflow>
<dataflow id="596" from="xor_ln124_67" to="xor_ln124_42" fromId="175" toId="176">
</dataflow>
<dataflow id="597" from="xor_ln124_65" to="xor_ln124_42" fromId="173" toId="176">
</dataflow>
<dataflow id="598" from="xor_ln124_42" to="store_ln124" fromId="176" toId="177">
</dataflow>
<dataflow id="599" from="dst_addr_18" to="store_ln124" fromId="170" toId="177">
</dataflow>
<dataflow id="600" from="dst_offset_read" to="add_ln121_47" fromId="22" toId="178">
</dataflow>
<dataflow id="601" from="StgValue_562" to="add_ln121_47" fromId="562" toId="178">
</dataflow>
<dataflow id="602" from="add_ln121_47" to="zext_ln121_82" fromId="178" toId="179">
</dataflow>
<dataflow id="603" from="dst" to="dst_addr_19" fromId="232" toId="180">
</dataflow>
<dataflow id="604" from="StgValue_249" to="dst_addr_19" fromId="249" toId="180">
</dataflow>
<dataflow id="605" from="zext_ln121_82" to="dst_addr_19" fromId="179" toId="180">
</dataflow>
<dataflow id="606" from="src_addr_19" to="src_load_19" fromId="162" toId="181">
</dataflow>
<dataflow id="607" from="src_load_19" to="xor_ln124_68" fromId="181" toId="182">
</dataflow>
<dataflow id="608" from="or_ln134_7" to="xor_ln124_68" fromId="166" toId="182">
</dataflow>
<dataflow id="609" from="xor_ln124_68" to="xor_ln124_69" fromId="182" toId="183">
</dataflow>
<dataflow id="610" from="z_7" to="xor_ln124_69" fromId="95" toId="183">
</dataflow>
<dataflow id="611" from="x_assign_8" to="xor_ln124_70" fromId="144" toId="184">
</dataflow>
<dataflow id="612" from="or_ln134_9" to="xor_ln124_70" fromId="167" toId="184">
</dataflow>
<dataflow id="613" from="xor_ln124_70" to="xor_ln124_71" fromId="184" toId="185">
</dataflow>
<dataflow id="614" from="x_assign_7" to="xor_ln124_71" fromId="126" toId="185">
</dataflow>
<dataflow id="615" from="xor_ln124_71" to="xor_ln124_43" fromId="185" toId="186">
</dataflow>
<dataflow id="616" from="xor_ln124_69" to="xor_ln124_43" fromId="183" toId="186">
</dataflow>
<dataflow id="617" from="xor_ln124_43" to="store_ln124" fromId="186" toId="187">
</dataflow>
<dataflow id="618" from="dst_addr_19" to="store_ln124" fromId="180" toId="187">
</dataflow>
<dataflow id="619" from="src_offset_read" to="add_ln121_48" fromId="11" toId="188">
</dataflow>
<dataflow id="621" from="StgValue_620" to="add_ln121_48" fromId="620" toId="188">
</dataflow>
<dataflow id="622" from="add_ln121_48" to="zext_ln121_83" fromId="188" toId="189">
</dataflow>
<dataflow id="623" from="src" to="src_addr_20" fromId="234" toId="190">
</dataflow>
<dataflow id="624" from="StgValue_249" to="src_addr_20" fromId="249" toId="190">
</dataflow>
<dataflow id="625" from="zext_ln121_83" to="src_addr_20" fromId="189" toId="190">
</dataflow>
<dataflow id="626" from="src_addr_20" to="src_load_20" fromId="190" toId="191">
</dataflow>
<dataflow id="627" from="src_offset_read" to="add_ln121_50" fromId="11" toId="192">
</dataflow>
<dataflow id="629" from="StgValue_628" to="add_ln121_50" fromId="628" toId="192">
</dataflow>
<dataflow id="630" from="add_ln121_50" to="zext_ln121_85" fromId="192" toId="193">
</dataflow>
<dataflow id="631" from="src" to="src_addr_21" fromId="234" toId="194">
</dataflow>
<dataflow id="632" from="StgValue_249" to="src_addr_21" fromId="249" toId="194">
</dataflow>
<dataflow id="633" from="zext_ln121_85" to="src_addr_21" fromId="193" toId="194">
</dataflow>
<dataflow id="634" from="src_addr_21" to="src_load_21" fromId="194" toId="195">
</dataflow>
<dataflow id="635" from="dst_offset_read" to="add_ln121_49" fromId="22" toId="196">
</dataflow>
<dataflow id="636" from="StgValue_620" to="add_ln121_49" fromId="620" toId="196">
</dataflow>
<dataflow id="637" from="add_ln121_49" to="zext_ln121_84" fromId="196" toId="197">
</dataflow>
<dataflow id="638" from="dst" to="dst_addr_20" fromId="232" toId="198">
</dataflow>
<dataflow id="639" from="StgValue_249" to="dst_addr_20" fromId="249" toId="198">
</dataflow>
<dataflow id="640" from="zext_ln121_84" to="dst_addr_20" fromId="197" toId="198">
</dataflow>
<dataflow id="641" from="src_addr_20" to="src_load_20" fromId="190" toId="199">
</dataflow>
<dataflow id="642" from="z_8" to="xor_ln124_72" fromId="117" toId="200">
</dataflow>
<dataflow id="643" from="src_load_20" to="xor_ln124_72" fromId="199" toId="200">
</dataflow>
<dataflow id="644" from="or_ln" to="xor_ln124_73" fromId="164" toId="201">
</dataflow>
<dataflow id="645" from="or_ln134_4" to="xor_ln124_73" fromId="165" toId="201">
</dataflow>
<dataflow id="646" from="xor_ln124_73" to="xor_ln124_74" fromId="201" toId="202">
</dataflow>
<dataflow id="647" from="xor_ln180" to="xor_ln124_74" fromId="116" toId="202">
</dataflow>
<dataflow id="648" from="xor_ln124_74" to="xor_ln124_44" fromId="202" toId="203">
</dataflow>
<dataflow id="649" from="xor_ln124_72" to="xor_ln124_44" fromId="200" toId="203">
</dataflow>
<dataflow id="650" from="xor_ln124_44" to="store_ln124" fromId="203" toId="204">
</dataflow>
<dataflow id="651" from="dst_addr_20" to="store_ln124" fromId="198" toId="204">
</dataflow>
<dataflow id="652" from="dst_offset_read" to="add_ln121_51" fromId="22" toId="205">
</dataflow>
<dataflow id="653" from="StgValue_628" to="add_ln121_51" fromId="628" toId="205">
</dataflow>
<dataflow id="654" from="add_ln121_51" to="zext_ln121_86" fromId="205" toId="206">
</dataflow>
<dataflow id="655" from="dst" to="dst_addr_21" fromId="232" toId="207">
</dataflow>
<dataflow id="656" from="StgValue_249" to="dst_addr_21" fromId="249" toId="207">
</dataflow>
<dataflow id="657" from="zext_ln121_86" to="dst_addr_21" fromId="206" toId="207">
</dataflow>
<dataflow id="658" from="src_addr_21" to="src_load_21" fromId="194" toId="208">
</dataflow>
<dataflow id="659" from="z_9" to="xor_ln124_75" fromId="138" toId="209">
</dataflow>
<dataflow id="660" from="src_load_21" to="xor_ln124_75" fromId="208" toId="209">
</dataflow>
<dataflow id="661" from="or_ln134_7" to="xor_ln124_76" fromId="166" toId="210">
</dataflow>
<dataflow id="662" from="or_ln134_9" to="xor_ln124_76" fromId="167" toId="210">
</dataflow>
<dataflow id="663" from="xor_ln124_76" to="xor_ln124_77" fromId="210" toId="211">
</dataflow>
<dataflow id="664" from="xor_ln180" to="xor_ln124_77" fromId="116" toId="211">
</dataflow>
<dataflow id="665" from="xor_ln124_77" to="xor_ln124_45" fromId="211" toId="212">
</dataflow>
<dataflow id="666" from="xor_ln124_75" to="xor_ln124_45" fromId="209" toId="212">
</dataflow>
<dataflow id="667" from="xor_ln124_45" to="store_ln124" fromId="212" toId="213">
</dataflow>
<dataflow id="668" from="dst_addr_21" to="store_ln124" fromId="207" toId="213">
</dataflow>
</dataflows>


</stg>
