
*** Running vivado
    with args -log kcu10gbaser_tpu_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source kcu10gbaser_tpu_top.tcl -notrace


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source kcu10gbaser_tpu_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/caohy/work/kcu105_10gbaser_trd/hardware/sources/ip_packaged/gen_mon'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.2/data/ip'.
Command: link_design -top kcu10gbaser_tpu_top -part xcku040-ffva1156-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xcku040-ffva1156-2-e
INFO: [Project 1-454] Reading design checkpoint '/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/ip/tpu_clock_mm/tpu_clock_mm.dcp' for cell 'tpu_clock_mm'
INFO: [Project 1-454] Reading design checkpoint '/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/ip/bb_data_loopback_fifo/bb_data_loopback_fifo.dcp' for cell 'kcu105_10gbaser/bb_data_loopback_fifo'
INFO: [Project 1-454] Reading design checkpoint '/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/ip/bb_interface_fifo/bb_interface_fifo.dcp' for cell 'kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx'
INFO: [Project 1-454] Reading design checkpoint '/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/axis_data_fifo_0.dcp' for cell 'kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_lb_i/axis_data_fifo_0_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/mac_phy_system_ila_mac_phy1_0.dcp' for cell 'kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2'
INFO: [Project 1-454] Reading design checkpoint '/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/bd/mac_phy/ip/mac_phy_ten_gig_eth_mac_ch0_0/mac_phy_ten_gig_eth_mac_ch0_0.dcp' for cell 'kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0'
INFO: [Project 1-454] Reading design checkpoint '/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/mac_phy_ten_gig_eth_pcs_pma_ch0_0.dcp' for cell 'kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0'
INFO: [Project 1-454] Reading design checkpoint '/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/bd/mac_phy/ip/mac_phy_ten_gig_eth_mac_ch1_0/mac_phy_ten_gig_eth_mac_ch1_0.dcp' for cell 'kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_mac_ch1'
INFO: [Project 1-454] Reading design checkpoint '/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/mac_phy_ten_gig_eth_pcs_pma_ch1_0.dcp' for cell 'kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1'
INFO: [Project 1-454] Reading design checkpoint '/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/axis_fifo_t8/axis_fifo_t8.dcp' for cell 'tpu/buffer[0].axis_fifo_t8I'
INFO: [Project 1-454] Reading design checkpoint '/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/axis_fifo_t/axis_fifo_t.dcp' for cell 'tpu/buffer[0].axis_fifo_tI'
INFO: [Project 1-454] Reading design checkpoint '/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/ip/ila_layer1_receive/ila_layer1_receive.dcp' for cell 'tpu/layer1/layer1_receive/ila_layer1_receive'
INFO: [Project 1-454] Reading design checkpoint '/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/rs_decoder/rs_decoder.dcp' for cell 'tpu/layer1/layer1_receive/layer1_receive_lane[0].rs_decoder'
INFO: [Project 1-454] Reading design checkpoint '/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/rs_encoder/rs_encoder.dcp' for cell 'tpu/layer1/layer1_transmit/layer1_transmit_lane[0].rs_encoder'
INFO: [Project 1-454] Reading design checkpoint '/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/add_ddc/add_ddc.dcp' for cell 'tpu/radio/radio_receive/radio_receive[0].ddc/add_ddc'
INFO: [Project 1-454] Reading design checkpoint '/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/ddc_out_fifo/ddc_out_fifo.dcp' for cell 'tpu/radio/radio_receive/radio_receive[0].ddc/ddc_out_fifo_I'
INFO: [Project 1-454] Reading design checkpoint '/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/dds_ri/dds_ri.dcp' for cell 'tpu/radio/radio_receive/radio_receive[0].ddc/dds_ri'
INFO: [Project 1-454] Reading design checkpoint '/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/ip/dds_rq/dds_rq.dcp' for cell 'tpu/radio/radio_receive/radio_receive[0].ddc/dds_rq'
INFO: [Project 1-454] Reading design checkpoint '/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/mult_ddc/mult_ddc.dcp' for cell 'tpu/radio/radio_receive/radio_receive[0].ddc/mult_ddc_coscos'
INFO: [Project 1-454] Reading design checkpoint '/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/sub_ddc/sub_ddc.dcp' for cell 'tpu/radio/radio_receive/radio_receive[0].ddc/sub_ddc'
INFO: [Project 1-454] Reading design checkpoint '/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/add_duc/add_duc.dcp' for cell 'tpu/radio/radio_transmit/radio_transmit[0].duc/add_duc'
INFO: [Project 1-454] Reading design checkpoint '/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/dds_125m_i/dds_125m_i.dcp' for cell 'tpu/radio/radio_transmit/radio_transmit[0].duc/dds_125m_i'
INFO: [Project 1-454] Reading design checkpoint '/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/dds_125m_q/dds_125m_q.dcp' for cell 'tpu/radio/radio_transmit/radio_transmit[0].duc/dds_125m_q'
INFO: [Project 1-454] Reading design checkpoint '/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/duc_out_fifo/duc_out_fifo.dcp' for cell 'tpu/radio/radio_transmit/radio_transmit[0].duc/duc_out_fifo_cos'
INFO: [Project 1-454] Reading design checkpoint '/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/mult_duc/mult_duc.dcp' for cell 'tpu/radio/radio_transmit/radio_transmit[0].duc/mult_duc_coscos'
INFO: [Project 1-454] Reading design checkpoint '/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/new/tpu_source/ip/sub_duc/sub_duc.dcp' for cell 'tpu/radio/radio_transmit/radio_transmit[0].duc/sub_duc'
Netlist sorting complete. Time (s): cpu = 00:00:00.70 ; elapsed = 00:00:00.70 . Memory (MB): peak = 2329.230 ; gain = 0.000 ; free physical = 52284 ; free virtual = 59042
INFO: [Netlist 29-17] Analyzing 6457 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib UUID: 9d5ac633-7846-53c8-99d7-245db5d5d2b6 
INFO: [Chipscope 16-324] Core: tpu/layer1/layer1_receive/ila_layer1_receive UUID: 81ff2160-3ce2-5555-b920-1a3f66c6c0b0 
Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/bd/mac_phy/ip/mac_phy_ten_gig_eth_mac_ch1_0/synth/mac_phy_ten_gig_eth_mac_ch1_0.xdc] for cell 'kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_mac_ch1/inst'
Finished Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/bd/mac_phy/ip/mac_phy_ten_gig_eth_mac_ch1_0/synth/mac_phy_ten_gig_eth_mac_ch1_0.xdc] for cell 'kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_mac_ch1/inst'
Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt.xdc] for cell 'kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_i/inst'
Finished Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/ip_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt.xdc] for cell 'kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_i/inst'
Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch1_0.xdc] for cell 'kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch1_0.xdc:54]
all_fanin: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2887.781 ; gain = 394.062 ; free physical = 51884 ; free virtual = 58644
Finished Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch1_0.xdc] for cell 'kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst'
Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/bd/mac_phy/ip/mac_phy_ten_gig_eth_mac_ch0_0/synth/mac_phy_ten_gig_eth_mac_ch0_0.xdc] for cell 'kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst'
Finished Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/bd/mac_phy/ip/mac_phy_ten_gig_eth_mac_ch0_0/synth/mac_phy_ten_gig_eth_mac_ch0_0.xdc] for cell 'kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst'
Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt.xdc] for cell 'kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst'
Finished Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt.xdc] for cell 'kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst'
Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0.xdc] for cell 'kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst'
INFO: [Timing 38-2] Deriving generated clocks [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0.xdc:55]
Finished Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0.xdc] for cell 'kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst'
Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib/inst'
Finished Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib/inst'
Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib/inst'
Finished Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/bd/mac_phy/ip/mac_phy_system_ila_mac_phy1_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib/inst'
Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/ip/tpu_clock_mm/tpu_clock_mm_board.xdc] for cell 'tpu_clock_mm/inst'
Finished Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/ip/tpu_clock_mm/tpu_clock_mm_board.xdc] for cell 'tpu_clock_mm/inst'
Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/ip/tpu_clock_mm/tpu_clock_mm.xdc] for cell 'tpu_clock_mm/inst'
INFO: [Timing 38-2] Deriving generated clocks [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/ip/tpu_clock_mm/tpu_clock_mm.xdc:57]
Finished Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/ip/tpu_clock_mm/tpu_clock_mm.xdc] for cell 'tpu_clock_mm/inst'
Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/ip/ila_layer1_receive/ila_v6_2/constraints/ila_impl.xdc] for cell 'tpu/layer1/layer1_receive/ila_layer1_receive/inst'
Finished Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/ip/ila_layer1_receive/ila_v6_2/constraints/ila_impl.xdc] for cell 'tpu/layer1/layer1_receive/ila_layer1_receive/inst'
Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/ip/ila_layer1_receive/ila_v6_2/constraints/ila.xdc] for cell 'tpu/layer1/layer1_receive/ila_layer1_receive/inst'
Finished Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/ip/ila_layer1_receive/ila_v6_2/constraints/ila.xdc] for cell 'tpu/layer1/layer1_receive/ila_layer1_receive/inst'
Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/constrs_1/imports/constraints/kcu105_10gbaser.xdc]
Finished Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/constrs_1/imports/constraints/kcu105_10gbaser.xdc]
Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/bd/mac_phy/ip/mac_phy_ten_gig_eth_mac_ch1_0/synth/mac_phy_ten_gig_eth_mac_ch1_0_clocks.xdc] for cell 'kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_mac_ch1/inst'
Finished Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/bd/mac_phy/ip/mac_phy_ten_gig_eth_mac_ch1_0/synth/mac_phy_ten_gig_eth_mac_ch1_0_clocks.xdc] for cell 'kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_mac_ch1/inst'
Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch1_0_clocks.xdc] for cell 'kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst'
Finished Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch1_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch1_0_clocks.xdc] for cell 'kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst'
Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/bd/mac_phy/ip/mac_phy_ten_gig_eth_mac_ch0_0/synth/mac_phy_ten_gig_eth_mac_ch0_0_clocks.xdc] for cell 'kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst'
Finished Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/bd/mac_phy/ip/mac_phy_ten_gig_eth_mac_ch0_0/synth/mac_phy_ten_gig_eth_mac_ch0_0_clocks.xdc] for cell 'kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_mac_ch0/inst'
Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_clocks.xdc] for cell 'kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst'
Finished Parsing XDC File [/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.srcs/sources_1/bd/mac_phy/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_clocks.xdc] for cell 'kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'kcu105_10gbaser/bb_data_loopback_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'kcu105_10gbaser/bb_data_loopback_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'kcu105_10gbaser/bb_data_loopback_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'kcu105_10gbaser/bb_data_loopback_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'kcu105_10gbaser/bb_data_loopback_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'kcu105_10gbaser/bb_data_loopback_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'kcu105_10gbaser/bb_data_loopback_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'kcu105_10gbaser/bb_data_loopback_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.wpkt_cnt_cdc_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.wpkt_cnt_cdc_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.wpkt_cnt_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.wpkt_cnt_cdc_inst' of design 'design_1' [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.wpkt_cnt_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.wpkt_cnt_cdc_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.wpkt_cnt_cdc_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.wpkt_cnt_cdc_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.wpkt_cnt_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.wpkt_cnt_cdc_inst' of design 'design_1' [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.wpkt_cnt_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.wpkt_cnt_cdc_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'design_1' [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'design_1' [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'design_1' [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'design_1' [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'design_1' [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'design_1' [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'design_1' [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'design_1' [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.af_axis_cdc_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.af_axis_cdc_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.af_axis_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.af_axis_cdc_inst' of design 'design_1' [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.af_axis_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.af_axis_cdc_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.af_axis_cdc_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.af_axis_cdc_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.af_axis_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.af_axis_cdc_inst' of design 'design_1' [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.af_axis_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_ic.af_axis_cdc_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_lb_i/axis_data_fifo_0_inst/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_lb_i/axis_data_fifo_0_inst/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_lb_i/axis_data_fifo_0_inst/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_lb_i/axis_data_fifo_0_inst/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'tpu/buffer[0].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'tpu/buffer[0].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'tpu/buffer[0].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'tpu/buffer[0].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'tpu/buffer[1].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'tpu/buffer[1].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'tpu/buffer[1].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'tpu/buffer[1].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'tpu/buffer[2].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'tpu/buffer[2].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'tpu/buffer[2].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'tpu/buffer[2].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'tpu/buffer[3].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'tpu/buffer[3].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'tpu/buffer[3].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'tpu/buffer[3].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'tpu/buffer[4].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'tpu/buffer[4].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'tpu/buffer[4].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'tpu/buffer[4].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'tpu/buffer[5].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'tpu/buffer[5].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'tpu/buffer[5].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'tpu/buffer[5].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'tpu/buffer[6].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'tpu/buffer[6].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'tpu/buffer[6].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'tpu/buffer[6].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'tpu/buffer[7].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'tpu/buffer[7].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'tpu/buffer[7].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'tpu/buffer[7].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'tpu/buffer[0].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'tpu/buffer[0].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'tpu/buffer[0].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'tpu/buffer[0].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'tpu/buffer[1].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'tpu/buffer[1].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'tpu/buffer[1].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'tpu/buffer[1].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'tpu/buffer[2].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'tpu/buffer[2].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'tpu/buffer[2].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'tpu/buffer[2].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'tpu/buffer[3].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'tpu/buffer[3].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'tpu/buffer[3].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'tpu/buffer[3].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'tpu/buffer[4].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'tpu/buffer[4].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'tpu/buffer[4].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'tpu/buffer[4].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'tpu/buffer[5].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'tpu/buffer[5].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'tpu/buffer[5].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'tpu/buffer[5].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'tpu/buffer[6].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'tpu/buffer[6].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'tpu/buffer[6].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'tpu/buffer[6].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'tpu/buffer[7].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'tpu/buffer[7].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'tpu/buffer[7].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'tpu/buffer[7].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'kcu105_10gbaser/bb_data_loopback_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'kcu105_10gbaser/bb_data_loopback_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'kcu105_10gbaser/bb_data_loopback_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'kcu105_10gbaser/bb_data_loopback_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'kcu105_10gbaser/bb_data_loopback_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'kcu105_10gbaser/bb_data_loopback_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'tpu/radio/radio_receive/radio_receive[0].ddc/ddc_out_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'tpu/radio/radio_receive/radio_receive[0].ddc/ddc_out_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'tpu/radio/radio_receive/radio_receive[0].ddc/ddc_out_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'tpu/radio/radio_receive/radio_receive[0].ddc/ddc_out_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'tpu/radio/radio_receive/radio_receive[1].ddc/ddc_out_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'tpu/radio/radio_receive/radio_receive[1].ddc/ddc_out_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'tpu/radio/radio_receive/radio_receive[1].ddc/ddc_out_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'tpu/radio/radio_receive/radio_receive[1].ddc/ddc_out_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'tpu/radio/radio_transmit/radio_transmit[0].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'tpu/radio/radio_transmit/radio_transmit[0].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'tpu/radio/radio_transmit/radio_transmit[0].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'tpu/radio/radio_transmit/radio_transmit[0].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'tpu/radio/radio_transmit/radio_transmit[1].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'tpu/radio/radio_transmit/radio_transmit[1].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'tpu/radio/radio_transmit/radio_transmit[1].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'tpu/radio/radio_transmit/radio_transmit[1].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_lb_i/axis_data_fifo_0_inst/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_lb_i/axis_data_fifo_0_inst/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_lb_i/axis_data_fifo_0_inst/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_lb_i/axis_data_fifo_0_inst/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'tpu/buffer[0].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'tpu/buffer[0].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'tpu/buffer[0].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'tpu/buffer[0].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'tpu/buffer[1].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'tpu/buffer[1].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'tpu/buffer[1].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'tpu/buffer[1].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'tpu/buffer[2].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'tpu/buffer[2].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'tpu/buffer[2].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'tpu/buffer[2].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'tpu/buffer[3].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'tpu/buffer[3].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'tpu/buffer[3].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'tpu/buffer[3].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'tpu/buffer[4].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'tpu/buffer[4].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'tpu/buffer[4].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'tpu/buffer[4].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'tpu/buffer[5].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'tpu/buffer[5].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'tpu/buffer[5].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'tpu/buffer[5].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'tpu/buffer[6].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'tpu/buffer[6].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'tpu/buffer[6].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'tpu/buffer[6].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'tpu/buffer[7].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'tpu/buffer[7].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'tpu/buffer[7].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'tpu/buffer[7].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'tpu/buffer[0].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'tpu/buffer[0].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'tpu/buffer[0].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'tpu/buffer[0].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'tpu/buffer[1].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'tpu/buffer[1].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'tpu/buffer[1].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'tpu/buffer[1].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'tpu/buffer[2].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'tpu/buffer[2].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'tpu/buffer[2].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'tpu/buffer[2].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'tpu/buffer[3].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'tpu/buffer[3].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'tpu/buffer[3].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'tpu/buffer[3].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'tpu/buffer[4].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'tpu/buffer[4].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'tpu/buffer[4].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'tpu/buffer[4].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'tpu/buffer[5].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'tpu/buffer[5].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'tpu/buffer[5].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'tpu/buffer[5].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'tpu/buffer[6].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'tpu/buffer[6].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'tpu/buffer[6].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'tpu/buffer[6].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'tpu/buffer[7].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'tpu/buffer[7].axis_fifo_tI/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'tpu/buffer[7].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'tpu/buffer[7].axis_fifo_tQ/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'kcu105_10gbaser/bb_data_loopback_fifo/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'kcu105_10gbaser/bb_data_loopback_fifo/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'tpu/radio/radio_receive/radio_receive[0].ddc/ddc_out_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'tpu/radio/radio_receive/radio_receive[0].ddc/ddc_out_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'tpu/radio/radio_receive/radio_receive[0].ddc/ddc_out_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'tpu/radio/radio_receive/radio_receive[0].ddc/ddc_out_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'tpu/radio/radio_receive/radio_receive[1].ddc/ddc_out_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'tpu/radio/radio_receive/radio_receive[1].ddc/ddc_out_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'tpu/radio/radio_receive/radio_receive[1].ddc/ddc_out_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'tpu/radio/radio_receive/radio_receive[1].ddc/ddc_out_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'tpu/radio/radio_transmit/radio_transmit[0].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'tpu/radio/radio_transmit/radio_transmit[0].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'tpu/radio/radio_transmit/radio_transmit[0].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'tpu/radio/radio_transmit/radio_transmit[0].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'tpu/radio/radio_transmit/radio_transmit[1].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'tpu/radio/radio_transmit/radio_transmit[1].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'tpu/radio/radio_transmit/radio_transmit[1].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'tpu/radio/radio_transmit/radio_transmit[1].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_4 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_4 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
Netlist sorting complete. Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2932.594 ; gain = 0.000 ; free physical = 51999 ; free virtual = 58759
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 926 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 352 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instance 
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 48 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 80 instances
  RAM16X1S => RAM32X1S (RAMS32): 48 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 30 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 48 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 162 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 148 instances
  RAM64X1S => RAM64X1S (RAMS64E): 8 instances

63 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:48 . Memory (MB): peak = 2932.594 ; gain = 1299.324 ; free physical = 51999 ; free virtual = 58760
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku040'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2996.625 ; gain = 64.027 ; free physical = 51985 ; free virtual = 58746

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 17e2be2e8

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2996.625 ; gain = 0.000 ; free physical = 51855 ; free virtual = 58615

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:3.0", from Vivado IP cache entry "8e2a55a7c6751c16".
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3103.664 ; gain = 0.000 ; free physical = 51646 ; free virtual = 58449
Phase 1 Generate And Synthesize Debug Cores | Checksum: 160023ef5

Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 3103.664 ; gain = 28.055 ; free physical = 51646 ; free virtual = 58448

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 58 inverter(s) to 273 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 171f67953

Time (s): cpu = 00:00:36 ; elapsed = 00:00:35 . Memory (MB): peak = 3110.625 ; gain = 35.016 ; free physical = 51767 ; free virtual = 58570
INFO: [Opt 31-389] Phase Retarget created 338 cells and removed 582 cells
INFO: [Opt 31-1021] In phase Retarget, 97 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 212e0cdf1

Time (s): cpu = 00:00:38 ; elapsed = 00:00:38 . Memory (MB): peak = 3110.625 ; gain = 35.016 ; free physical = 51766 ; free virtual = 58568
INFO: [Opt 31-389] Phase Constant propagation created 844 cells and removed 2889 cells
INFO: [Opt 31-1021] In phase Constant propagation, 311 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 144d541ed

Time (s): cpu = 00:00:43 ; elapsed = 00:00:43 . Memory (MB): peak = 3110.625 ; gain = 35.016 ; free physical = 51768 ; free virtual = 58570
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 7827 cells
INFO: [Opt 31-1021] In phase Sweep, 3734 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 5 BUFG optimization | Checksum: 144d541ed

Time (s): cpu = 00:00:45 ; elapsed = 00:00:45 . Memory (MB): peak = 3110.625 ; gain = 35.016 ; free physical = 51768 ; free virtual = 58571
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.
INFO: [Opt 31-1021] In phase BUFG optimization, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 144d541ed

Time (s): cpu = 00:00:46 ; elapsed = 00:00:46 . Memory (MB): peak = 3110.625 ; gain = 35.016 ; free physical = 51768 ; free virtual = 58571
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 144d541ed

Time (s): cpu = 00:00:47 ; elapsed = 00:00:46 . Memory (MB): peak = 3110.625 ; gain = 35.016 ; free physical = 51768 ; free virtual = 58571
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 63 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             338  |             582  |                                             97  |
|  Constant propagation         |             844  |            2889  |                                            311  |
|  Sweep                        |               0  |            7827  |                                           3734  |
|  BUFG optimization            |               0  |               0  |                                              1  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             63  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.31 . Memory (MB): peak = 3110.625 ; gain = 0.000 ; free physical = 51769 ; free virtual = 58572
Ending Logic Optimization Task | Checksum: 1f728213f

Time (s): cpu = 00:00:49 ; elapsed = 00:00:48 . Memory (MB): peak = 3110.625 ; gain = 35.016 ; free physical = 51769 ; free virtual = 58572

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.089 | TNS=-135.339 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 2 BRAM(s) out of a total of 80 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 29 WE to EN ports
Number of BRAM Ports augmented: 32 newly gated: 29 Total Ports: 160
Ending PowerOpt Patch Enables Task | Checksum: e3bf49bb

Time (s): cpu = 00:00:00.90 ; elapsed = 00:00:00.87 . Memory (MB): peak = 4777.773 ; gain = 0.000 ; free physical = 50931 ; free virtual = 57879
Ending Power Optimization Task | Checksum: e3bf49bb

Time (s): cpu = 00:01:34 ; elapsed = 00:01:01 . Memory (MB): peak = 4777.773 ; gain = 1667.148 ; free physical = 51044 ; free virtual = 57992

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 1d314e4b4

Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 4777.773 ; gain = 0.000 ; free physical = 51037 ; free virtual = 57985
Ending Final Cleanup Task | Checksum: 1d314e4b4

Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 4777.773 ; gain = 0.000 ; free physical = 51036 ; free virtual = 57984

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.12 . Memory (MB): peak = 4777.773 ; gain = 0.000 ; free physical = 51036 ; free virtual = 57985
Ending Netlist Obfuscation Task | Checksum: 12ba84f37

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4777.773 ; gain = 0.000 ; free physical = 51036 ; free virtual = 57985
INFO: [Common 17-83] Releasing license: Implementation
119 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:02:58 ; elapsed = 00:02:10 . Memory (MB): peak = 4777.773 ; gain = 1845.180 ; free physical = 51038 ; free virtual = 57986
INFO: [Timing 38-35] Done setting XDC timing constraints.
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4777.773 ; gain = 0.000 ; free physical = 50926 ; free virtual = 57874
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.07 . Memory (MB): peak = 4777.773 ; gain = 0.000 ; free physical = 50915 ; free virtual = 57868
INFO: [Common 17-1381] The checkpoint '/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.runs/impl_1/kcu10gbaser_tpu_top_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:32 ; elapsed = 00:00:19 . Memory (MB): peak = 4777.773 ; gain = 0.000 ; free physical = 50892 ; free virtual = 57866
INFO: [runtcl-4] Executing : report_drc -file kcu10gbaser_tpu_top_drc_opted.rpt -pb kcu105_10gbaser_top_drc_opted.pb -rpx kcu105_10gbaser_top_drc_opted.rpx
Command: report_drc -file kcu10gbaser_tpu_top_drc_opted.rpt -pb kcu105_10gbaser_top_drc_opted.pb -rpx kcu105_10gbaser_top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.runs/impl_1/kcu10gbaser_tpu_top_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 4777.773 ; gain = 0.000 ; free physical = 50870 ; free virtual = 57844
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku040'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4777.773 ; gain = 0.000 ; free physical = 50863 ; free virtual = 57838
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: fd85db0c

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.13 . Memory (MB): peak = 4777.773 ; gain = 0.000 ; free physical = 50863 ; free virtual = 57838
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4777.773 ; gain = 0.000 ; free physical = 50863 ; free virtual = 57838

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 133d6dd37

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 4777.773 ; gain = 0.000 ; free physical = 50833 ; free virtual = 57810

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 16b328c28

Time (s): cpu = 00:00:46 ; elapsed = 00:00:24 . Memory (MB): peak = 4777.773 ; gain = 0.000 ; free physical = 50602 ; free virtual = 57582

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 16b328c28

Time (s): cpu = 00:00:46 ; elapsed = 00:00:24 . Memory (MB): peak = 4777.773 ; gain = 0.000 ; free physical = 50602 ; free virtual = 57581
Phase 1 Placer Initialization | Checksum: 16b328c28

Time (s): cpu = 00:00:47 ; elapsed = 00:00:25 . Memory (MB): peak = 4777.773 ; gain = 0.000 ; free physical = 50593 ; free virtual = 57572

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1857f6b7b

Time (s): cpu = 00:00:58 ; elapsed = 00:00:30 . Memory (MB): peak = 4777.773 ; gain = 0.000 ; free physical = 50521 ; free virtual = 57501

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 4050 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 223 nets or cells. Created 216 new cells, deleted 7 existing cells and moved 0 existing cell
INFO: [Physopt 32-1022] Very high fanout net 'kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/m_axis_tvalid' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 1050 to 981 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-76] Pass 1. Identified 5 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net tpu/layer1/layer1_receive/layer1_receive_lane[1].descrambler/m_axis_output_tdata[7]. Replicated 10 times.
INFO: [Physopt 32-81] Processed net tpu/layer1/layer1_transmit/layer1_transmit_lane[0].rs_encoder/U0/e1/obsncgd/obsnhbizx5cdiboi5dsrgpke5ykictc/obsncsau20/obsnebk52daeya[7]. Replicated 11 times.
INFO: [Physopt 32-81] Processed net tpu/layer1/layer1_transmit/layer1_transmit_lane[0].scrambler/m_axis_output_tdata[7]. Replicated 12 times.
INFO: [Physopt 32-81] Processed net tpu/layer1/layer1_transmit/layer1_transmit_lane[1].rs_encoder/U0/e1/obsncgd/obsnhbizx5cdiboi5dsrgpke5ykictc/obsncsau20/obsnebk52daeya[7]. Replicated 11 times.
INFO: [Physopt 32-81] Processed net tpu/layer1/layer1_transmit/layer1_transmit_lane[1].scrambler/m_axis_output_tdata[7]. Replicated 9 times.
INFO: [Physopt 32-232] Optimized 5 nets. Created 53 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 5 nets or cells. Created 53 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 4777.773 ; gain = 0.000 ; free physical = 50478 ; free virtual = 57460
INFO: [Physopt 32-117] Net kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_2_n_0 could not be optimized because driver kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_2 could not be replicated
INFO: [Physopt 32-117] Net kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/E[0] could not be optimized because driver kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2 could not be replicated
INFO: [Physopt 32-117] Net kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3_i_2_n_0 could not be optimized because driver kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3_i_2 could not be replicated
INFO: [Physopt 32-117] Net kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en could not be optimized because driver kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst_i_3 could not be replicated
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-665] Processed cell tpu/radio/radio_transmit/radio_transmit[0].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell tpu/radio/radio_transmit/radio_transmit[1].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell tpu/radio/radio_transmit/radio_transmit[1].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell tpu/radio/radio_transmit/radio_transmit[0].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0. 17 registers were pushed out.
INFO: [Physopt 32-775] End 1 Pass. Optimized 4 nets or cells. Created 68 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 4777.773 ; gain = 0.000 ; free physical = 50478 ; free virtual = 57460
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4777.773 ; gain = 0.000 ; free physical = 50479 ; free virtual = 57461

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |          216  |              7  |                   223  |           0  |           1  |  00:00:01  |
|  Very High Fanout                                 |           53  |              0  |                     5  |           0  |           1  |  00:00:03  |
|  Critical Cell                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |           68  |              0  |                     4  |           0  |           1  |  00:00:02  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          337  |              7  |                   232  |           0  |           8  |  00:00:05  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 19e51c629

Time (s): cpu = 00:04:53 ; elapsed = 00:02:25 . Memory (MB): peak = 4777.773 ; gain = 0.000 ; free physical = 50478 ; free virtual = 57460
Phase 2.2 Global Placement Core | Checksum: 118bc61b2

Time (s): cpu = 00:05:00 ; elapsed = 00:02:27 . Memory (MB): peak = 4777.773 ; gain = 0.000 ; free physical = 50465 ; free virtual = 57448
Phase 2 Global Placement | Checksum: 118bc61b2

Time (s): cpu = 00:05:00 ; elapsed = 00:02:27 . Memory (MB): peak = 4777.773 ; gain = 0.000 ; free physical = 50528 ; free virtual = 57511

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 18c452a37

Time (s): cpu = 00:05:06 ; elapsed = 00:02:30 . Memory (MB): peak = 4777.773 ; gain = 0.000 ; free physical = 50523 ; free virtual = 57505

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 150d56549

Time (s): cpu = 00:05:16 ; elapsed = 00:02:36 . Memory (MB): peak = 4777.773 ; gain = 0.000 ; free physical = 50520 ; free virtual = 57502

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 19d1beb9d

Time (s): cpu = 00:05:18 ; elapsed = 00:02:37 . Memory (MB): peak = 4777.773 ; gain = 0.000 ; free physical = 50519 ; free virtual = 57502

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 155dd1f67

Time (s): cpu = 00:05:18 ; elapsed = 00:02:38 . Memory (MB): peak = 4777.773 ; gain = 0.000 ; free physical = 50519 ; free virtual = 57502

Phase 3.5 IO Cut Optimizer
Phase 3.5 IO Cut Optimizer | Checksum: 1870ccc92

Time (s): cpu = 00:05:19 ; elapsed = 00:02:38 . Memory (MB): peak = 4777.773 ; gain = 0.000 ; free physical = 50519 ; free virtual = 57502

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1725661c3

Time (s): cpu = 00:05:28 ; elapsed = 00:02:42 . Memory (MB): peak = 4777.773 ; gain = 0.000 ; free physical = 50523 ; free virtual = 57506

Phase 3.7 Small Shape DP

Phase 3.7.1 Small Shape Clustering
Phase 3.7.1 Small Shape Clustering | Checksum: 202bff168

Time (s): cpu = 00:05:39 ; elapsed = 00:02:51 . Memory (MB): peak = 4777.773 ; gain = 0.000 ; free physical = 50408 ; free virtual = 57391

Phase 3.7.2 DP Optimization
Phase 3.7.2 DP Optimization | Checksum: 15db6f304

Time (s): cpu = 00:06:06 ; elapsed = 00:03:03 . Memory (MB): peak = 4777.773 ; gain = 0.000 ; free physical = 50400 ; free virtual = 57383

Phase 3.7.3 Flow Legalize Slice Clusters
Phase 3.7.3 Flow Legalize Slice Clusters | Checksum: 1c5419d49

Time (s): cpu = 00:06:07 ; elapsed = 00:03:03 . Memory (MB): peak = 4777.773 ; gain = 0.000 ; free physical = 50404 ; free virtual = 57387

Phase 3.7.4 Slice Area Swap
Phase 3.7.4 Slice Area Swap | Checksum: 1e1301ba5

Time (s): cpu = 00:06:12 ; elapsed = 00:03:18 . Memory (MB): peak = 4777.773 ; gain = 0.000 ; free physical = 50353 ; free virtual = 57336

Phase 3.7.5 Commit Slice Clusters
Phase 3.7.5 Commit Slice Clusters | Checksum: 14eced82f

Time (s): cpu = 00:06:38 ; elapsed = 00:03:27 . Memory (MB): peak = 4777.773 ; gain = 0.000 ; free physical = 50342 ; free virtual = 57325
Phase 3.7 Small Shape DP | Checksum: 14eced82f

Time (s): cpu = 00:06:39 ; elapsed = 00:03:27 . Memory (MB): peak = 4777.773 ; gain = 0.000 ; free physical = 50376 ; free virtual = 57359

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1247d5978

Time (s): cpu = 00:06:45 ; elapsed = 00:03:33 . Memory (MB): peak = 4777.773 ; gain = 0.000 ; free physical = 50380 ; free virtual = 57363

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 18693eb13

Time (s): cpu = 00:06:47 ; elapsed = 00:03:34 . Memory (MB): peak = 4777.773 ; gain = 0.000 ; free physical = 50380 ; free virtual = 57363

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 151c754d1

Time (s): cpu = 00:07:28 ; elapsed = 00:03:47 . Memory (MB): peak = 4777.773 ; gain = 0.000 ; free physical = 50346 ; free virtual = 57329
Phase 3 Detail Placement | Checksum: 151c754d1

Time (s): cpu = 00:07:29 ; elapsed = 00:03:48 . Memory (MB): peak = 4777.773 ; gain = 0.000 ; free physical = 50346 ; free virtual = 57329

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 5e312e73

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 5e312e73

Time (s): cpu = 00:08:24 ; elapsed = 00:04:05 . Memory (MB): peak = 4777.773 ; gain = 0.000 ; free physical = 50403 ; free virtual = 57386
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.462. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 99bc3d89

Time (s): cpu = 00:09:27 ; elapsed = 00:05:00 . Memory (MB): peak = 4777.773 ; gain = 0.000 ; free physical = 50392 ; free virtual = 57376
Phase 4.1 Post Commit Optimization | Checksum: 99bc3d89

Time (s): cpu = 00:09:28 ; elapsed = 00:05:00 . Memory (MB): peak = 4777.773 ; gain = 0.000 ; free physical = 50392 ; free virtual = 57375

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 99bc3d89

Time (s): cpu = 00:09:38 ; elapsed = 00:05:05 . Memory (MB): peak = 4777.773 ; gain = 0.000 ; free physical = 50402 ; free virtual = 57385
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4777.773 ; gain = 0.000 ; free physical = 50421 ; free virtual = 57405

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 16efc6c94

Time (s): cpu = 00:09:40 ; elapsed = 00:05:08 . Memory (MB): peak = 4777.773 ; gain = 0.000 ; free physical = 50423 ; free virtual = 57407

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.12 . Memory (MB): peak = 4777.773 ; gain = 0.000 ; free physical = 50423 ; free virtual = 57407
Phase 4.4 Final Placement Cleanup | Checksum: 22023b985

Time (s): cpu = 00:09:42 ; elapsed = 00:05:10 . Memory (MB): peak = 4777.773 ; gain = 0.000 ; free physical = 50423 ; free virtual = 57407
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 22023b985

Time (s): cpu = 00:09:43 ; elapsed = 00:05:11 . Memory (MB): peak = 4777.773 ; gain = 0.000 ; free physical = 50423 ; free virtual = 57407
Ending Placer Task | Checksum: 1fc74607c

Time (s): cpu = 00:09:43 ; elapsed = 00:05:11 . Memory (MB): peak = 4777.773 ; gain = 0.000 ; free physical = 50423 ; free virtual = 57407
INFO: [Common 17-83] Releasing license: Implementation
169 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:09:51 ; elapsed = 00:05:17 . Memory (MB): peak = 4777.773 ; gain = 0.000 ; free physical = 50600 ; free virtual = 57584
Netlist sorting complete. Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.12 . Memory (MB): peak = 4777.773 ; gain = 0.000 ; free physical = 50601 ; free virtual = 57584
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 4777.773 ; gain = 0.000 ; free physical = 50407 ; free virtual = 57546
INFO: [Common 17-1381] The checkpoint '/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.runs/impl_1/kcu10gbaser_tpu_top_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:30 ; elapsed = 00:00:18 . Memory (MB): peak = 4777.773 ; gain = 0.000 ; free physical = 50556 ; free virtual = 57576
INFO: [runtcl-4] Executing : report_io -file kcu10gbaser_tpu_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.34 . Memory (MB): peak = 4777.773 ; gain = 0.000 ; free physical = 50529 ; free virtual = 57550
INFO: [runtcl-4] Executing : report_utilization -file kcu10gbaser_tpu_top_utilization_placed.rpt -pb kcu10gbaser_tpu_top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file kcu10gbaser_tpu_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.81 . Memory (MB): peak = 4777.773 ; gain = 0.000 ; free physical = 50548 ; free virtual = 57576
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku040'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 541dca74 ConstDB: 0 ShapeSum: d31666fd RouteDB: d5402f0b

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 14b744159

Time (s): cpu = 00:00:54 ; elapsed = 00:00:31 . Memory (MB): peak = 4777.773 ; gain = 0.000 ; free physical = 50236 ; free virtual = 57265
Post Restoration Checksum: NetGraph: 92a1960c NumContArr: fdbfc648 Constraints: 4ad58ea2 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1db36eaf6

Time (s): cpu = 00:00:55 ; elapsed = 00:00:32 . Memory (MB): peak = 4777.773 ; gain = 0.000 ; free physical = 50209 ; free virtual = 57238

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1db36eaf6

Time (s): cpu = 00:00:56 ; elapsed = 00:00:33 . Memory (MB): peak = 4777.773 ; gain = 0.000 ; free physical = 50143 ; free virtual = 57173

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1db36eaf6

Time (s): cpu = 00:00:56 ; elapsed = 00:00:33 . Memory (MB): peak = 4777.773 ; gain = 0.000 ; free physical = 50143 ; free virtual = 57173

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 154154172

Time (s): cpu = 00:01:00 ; elapsed = 00:00:37 . Memory (MB): peak = 4777.773 ; gain = 0.000 ; free physical = 50124 ; free virtual = 57154

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 210aabd5b

Time (s): cpu = 00:01:54 ; elapsed = 00:00:56 . Memory (MB): peak = 4777.773 ; gain = 0.000 ; free physical = 50069 ; free virtual = 57099
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.308 | TNS=-127.563| WHS=-0.718 | THS=-161.829|


Phase 2.6 Update Timing for Bus Skew

Phase 2.6.1 Update Timing
Phase 2.6.1 Update Timing | Checksum: 21903cbd9

Time (s): cpu = 00:03:15 ; elapsed = 00:01:18 . Memory (MB): peak = 4777.773 ; gain = 0.000 ; free physical = 50049 ; free virtual = 57079
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.308 | TNS=-112.901| WHS=N/A    | THS=N/A    |

Phase 2.6 Update Timing for Bus Skew | Checksum: 2398fa930

Time (s): cpu = 00:03:15 ; elapsed = 00:01:19 . Memory (MB): peak = 4777.773 ; gain = 0.000 ; free physical = 50049 ; free virtual = 57080
Phase 2 Router Initialization | Checksum: 27e87fce2

Time (s): cpu = 00:03:15 ; elapsed = 00:01:19 . Memory (MB): peak = 4777.773 ; gain = 0.000 ; free physical = 50049 ; free virtual = 57080

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.114973 %
  Global Horizontal Routing Utilization  = 0.114803 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 104883
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 80043
  Number of Partially Routed Nets     = 24840
  Number of Node Overlaps             = 7278


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 2a4f6409b

Time (s): cpu = 00:04:03 ; elapsed = 00:01:38 . Memory (MB): peak = 4777.773 ; gain = 0.000 ; free physical = 50005 ; free virtual = 57036

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
INFO: [Route 35-443] CLB routing congestion detected. Several CLBs have high routing utilization, which can impact timing closure. Top ten most congested CLBs are: CLE_M_X44Y181 CLEL_R_X44Y181 CLE_M_X44Y180 CLEL_R_X44Y180 CLEL_L_X55Y57 CLEL_R_X55Y57 CLEL_L_X55Y59 CLEL_R_X55Y59 CLE_M_X50Y131 CLEL_R_X50Y131 
 Number of Nodes with overlaps = 20226
 Number of Nodes with overlaps = 747
 Number of Nodes with overlaps = 46
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-467] Router swapped GT pin kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_gt_common_block/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_common_wrapper_i/common_inst/gthe3_common_gen.GTHE3_COMMON_PRIM_INST/GTREFCLK00 to physical pin GTHE3_COMMON_X0Y2/COM0_REFCLKOUT5
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.436 | TNS=-1509.144| WHS=-0.036 | THS=-0.078 |

Phase 4.1 Global Iteration 0 | Checksum: 11902c67b

Time (s): cpu = 00:07:09 ; elapsed = 00:03:14 . Memory (MB): peak = 4777.773 ; gain = 0.000 ; free physical = 49952 ; free virtual = 56983

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 178
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.387 | TNS=-1425.141| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 11b407ff0

Time (s): cpu = 00:07:36 ; elapsed = 00:03:42 . Memory (MB): peak = 4777.773 ; gain = 0.000 ; free physical = 49991 ; free virtual = 57022

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 449
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.387 | TNS=-1369.971| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1285b6f28

Time (s): cpu = 00:07:47 ; elapsed = 00:03:53 . Memory (MB): peak = 4777.773 ; gain = 0.000 ; free physical = 49994 ; free virtual = 57025
Phase 4 Rip-up And Reroute | Checksum: 1285b6f28

Time (s): cpu = 00:07:47 ; elapsed = 00:03:53 . Memory (MB): peak = 4777.773 ; gain = 0.000 ; free physical = 49994 ; free virtual = 57025

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1b11e6780

Time (s): cpu = 00:08:09 ; elapsed = 00:04:01 . Memory (MB): peak = 4777.773 ; gain = 0.000 ; free physical = 49986 ; free virtual = 57017
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.387 | TNS=-1425.141| WHS=0.004  | THS=0.000  |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 10e13d2f1

Time (s): cpu = 00:08:17 ; elapsed = 00:04:06 . Memory (MB): peak = 4777.773 ; gain = 0.000 ; free physical = 49932 ; free virtual = 56963

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 10e13d2f1

Time (s): cpu = 00:08:18 ; elapsed = 00:04:06 . Memory (MB): peak = 4777.773 ; gain = 0.000 ; free physical = 49932 ; free virtual = 56963
Phase 5 Delay and Skew Optimization | Checksum: 10e13d2f1

Time (s): cpu = 00:08:18 ; elapsed = 00:04:07 . Memory (MB): peak = 4777.773 ; gain = 0.000 ; free physical = 49932 ; free virtual = 56963

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: a949d054

Time (s): cpu = 00:08:40 ; elapsed = 00:04:15 . Memory (MB): peak = 4777.773 ; gain = 0.000 ; free physical = 49937 ; free virtual = 56968
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.385 | TNS=-1244.960| WHS=0.004  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 109c1fa6d

Time (s): cpu = 00:08:41 ; elapsed = 00:04:16 . Memory (MB): peak = 4777.773 ; gain = 0.000 ; free physical = 49938 ; free virtual = 56969
Phase 6 Post Hold Fix | Checksum: 109c1fa6d

Time (s): cpu = 00:08:41 ; elapsed = 00:04:16 . Memory (MB): peak = 4777.773 ; gain = 0.000 ; free physical = 49938 ; free virtual = 56969

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.86651 %
  Global Horizontal Routing Utilization  = 5.10485 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 60%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 58.2278%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 51.9231%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 65.3846%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 18ebbacc4

Time (s): cpu = 00:08:47 ; elapsed = 00:04:20 . Memory (MB): peak = 4777.773 ; gain = 0.000 ; free physical = 49943 ; free virtual = 56974

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 18ebbacc4

Time (s): cpu = 00:08:47 ; elapsed = 00:04:20 . Memory (MB): peak = 4777.773 ; gain = 0.000 ; free physical = 49941 ; free virtual = 56972

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 18ebbacc4

Time (s): cpu = 00:08:55 ; elapsed = 00:04:28 . Memory (MB): peak = 4777.773 ; gain = 0.000 ; free physical = 49947 ; free virtual = 56978

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.385 | TNS=-1244.960| WHS=0.004  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 18ebbacc4

Time (s): cpu = 00:08:56 ; elapsed = 00:04:29 . Memory (MB): peak = 4777.773 ; gain = 0.000 ; free physical = 49954 ; free virtual = 56985
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:08:56 ; elapsed = 00:04:29 . Memory (MB): peak = 4777.773 ; gain = 0.000 ; free physical = 50120 ; free virtual = 57151

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
194 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:09:13 ; elapsed = 00:04:41 . Memory (MB): peak = 4777.773 ; gain = 0.000 ; free physical = 50116 ; free virtual = 57147
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4777.773 ; gain = 0.000 ; free physical = 50116 ; free virtual = 57147
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 4777.773 ; gain = 0.000 ; free physical = 49879 ; free virtual = 57111
INFO: [Common 17-1381] The checkpoint '/home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.runs/impl_1/kcu10gbaser_tpu_top_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:31 ; elapsed = 00:00:19 . Memory (MB): peak = 4777.773 ; gain = 0.000 ; free physical = 50062 ; free virtual = 57142
INFO: [runtcl-4] Executing : report_drc -file kcu10gbaser_tpu_top_drc_routed.rpt -pb kcu10gbaser_tpu_top_drc_routed.pb -rpx kcu10gbaser_tpu_top_drc_routed.rpx
Command: report_drc -file kcu10gbaser_tpu_top_drc_routed.rpt -pb kcu10gbaser_tpu_top_drc_routed.pb -rpx kcu10gbaser_tpu_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.runs/impl_1/kcu10gbaser_tpu_top_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:28 ; elapsed = 00:00:08 . Memory (MB): peak = 4789.797 ; gain = 12.023 ; free physical = 50003 ; free virtual = 57085
INFO: [runtcl-4] Executing : report_methodology -file kcu10gbaser_tpu_top_methodology_drc_routed.rpt -pb kcu10gbaser_tpu_top_methodology_drc_routed.pb -rpx kcu10gbaser_tpu_top_methodology_drc_routed.rpx
Command: report_methodology -file kcu10gbaser_tpu_top_methodology_drc_routed.rpt -pb kcu10gbaser_tpu_top_methodology_drc_routed.pb -rpx kcu10gbaser_tpu_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/caohy/work/kcu_10gbaser_tpu/10gbaser_trd.runs/impl_1/kcu10gbaser_tpu_top_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:01:26 ; elapsed = 00:00:28 . Memory (MB): peak = 4979.770 ; gain = 189.973 ; free physical = 49955 ; free virtual = 57039
INFO: [runtcl-4] Executing : report_power -file kcu10gbaser_tpu_top_power_routed.rpt -pb kcu10gbaser_tpu_top_power_summary_routed.pb -rpx kcu10gbaser_tpu_top_power_routed.rpx
Command: report_power -file kcu10gbaser_tpu_top_power_routed.rpt -pb kcu10gbaser_tpu_top_power_summary_routed.pb -rpx kcu10gbaser_tpu_top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
206 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:01:05 ; elapsed = 00:00:24 . Memory (MB): peak = 5003.781 ; gain = 24.012 ; free physical = 49855 ; free virtual = 56954
INFO: [runtcl-4] Executing : report_route_status -file kcu10gbaser_tpu_top_route_status.rpt -pb kcu10gbaser_tpu_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file kcu10gbaser_tpu_top_timing_summary_routed.rpt -pb kcu10gbaser_tpu_top_timing_summary_routed.pb -rpx kcu10gbaser_tpu_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file kcu10gbaser_tpu_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file kcu10gbaser_tpu_top_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 5003.781 ; gain = 0.000 ; free physical = 49798 ; free virtual = 56911
INFO: [Memdata 28-208] The XPM instance: <tpu/radio/radio_transmit/radio_transmit[1].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <tpu/radio/radio_transmit/radio_transmit[1].duc/duc_out_fifo_sin>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <tpu/radio/radio_transmit/radio_transmit[1].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <tpu/radio/radio_transmit/radio_transmit[1].duc/duc_out_fifo_cos>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <tpu/radio/radio_transmit/radio_transmit[0].duc/duc_out_fifo_sin/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <tpu/radio/radio_transmit/radio_transmit[0].duc/duc_out_fifo_sin>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <tpu/radio/radio_transmit/radio_transmit[0].duc/duc_out_fifo_cos/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <tpu/radio/radio_transmit/radio_transmit[0].duc/duc_out_fifo_cos>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <tpu/radio/radio_receive/radio_receive[1].ddc/ddc_out_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <tpu/radio/radio_receive/radio_receive[1].ddc/ddc_out_fifo_Q>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <tpu/radio/radio_receive/radio_receive[1].ddc/ddc_out_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <tpu/radio/radio_receive/radio_receive[1].ddc/ddc_out_fifo_I>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <tpu/radio/radio_receive/radio_receive[0].ddc/ddc_out_fifo_Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <tpu/radio/radio_receive/radio_receive[0].ddc/ddc_out_fifo_Q>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <tpu/radio/radio_receive/radio_receive[0].ddc/ddc_out_fifo_I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <tpu/radio/radio_receive/radio_receive[0].ddc/ddc_out_fifo_I>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <tpu/buffer[1].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <tpu/buffer[1].axis_fifo_t8Q>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <tpu/buffer[1].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <tpu/buffer[1].axis_fifo_t8I>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <tpu/buffer[0].axis_fifo_t8Q/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <tpu/buffer[0].axis_fifo_t8Q>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <tpu/buffer[0].axis_fifo_t8I/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <tpu/buffer[0].axis_fifo_t8I>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <kcu105_10gbaser/bb_data_loopback_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <kcu105_10gbaser/bb_data_loopback_fifo>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_tx>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_tx>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <kcu105_10gbaser/axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force kcu10gbaser_tpu_top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku040'
CRITICAL WARNING: [Vivado 12-1790] Evaluation License Warning: This design contains one or more evaluation cores that will cease to function after a certain period of time. This design should NOT be used in production systems.

Evaluation cores found in this design:
    IP core 'rs_encoder' (rs_encoder_v9_0_16) was generated using a hardware_evaluation license.
    IP core 'rs_decoder' (rs_decoder_v9_0_17) was generated using a hardware_evaluation license.
    IP core 'mac_phy_ten_gig_eth_mac_ch1_0' (ten_gig_eth_mac_v15_1_7) was generated using a design_linking license.
    IP core 'mac_phy_ten_gig_eth_pcs_pma_ch1_0' (ten_gig_eth_pcs_pma_v6_0_16) was generated using a design_linking license.
    IP core 'mac_phy_ten_gig_eth_mac_ch0_0' (ten_gig_eth_mac_v15_1_7) was generated using a design_linking license.
    IP core 'mac_phy_ten_gig_eth_pcs_pma_ch0_0' (ten_gig_eth_pcs_pma_v6_0_16) was generated using a design_linking license.

Resolution: If a new IP Core license was added, in order for the new license to be picked up, the current netlist needs to be updated by resetting and re-generating the IP output products before bitstream generation.
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [DRC PDRC-153] Gated clock check: Net data_transfer/lane2_pkg_dat8_left_reg[100][7]_i_2_n_0 is a gated clock net sourced by a combinational pin data_transfer/lane2_pkg_dat8_left_reg[100][7]_i_2/O, cell data_transfer/lane2_pkg_dat8_left_reg[100][7]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net data_transfer/lane2_pkg_dat8_left_reg[101][7]_i_1_n_0 is a gated clock net sourced by a combinational pin data_transfer/lane2_pkg_dat8_left_reg[101][7]_i_1/O, cell data_transfer/lane2_pkg_dat8_left_reg[101][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net data_transfer/lane2_pkg_dat8_left_reg[102][7]_i_2_n_0 is a gated clock net sourced by a combinational pin data_transfer/lane2_pkg_dat8_left_reg[102][7]_i_2/O, cell data_transfer/lane2_pkg_dat8_left_reg[102][7]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net data_transfer/lane2_pkg_dat8_left_reg[103][7]_i_1_n_0 is a gated clock net sourced by a combinational pin data_transfer/lane2_pkg_dat8_left_reg[103][7]_i_1/O, cell data_transfer/lane2_pkg_dat8_left_reg[103][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net data_transfer/lane2_pkg_dat8_left_reg[104][7]_i_2_n_0 is a gated clock net sourced by a combinational pin data_transfer/lane2_pkg_dat8_left_reg[104][7]_i_2/O, cell data_transfer/lane2_pkg_dat8_left_reg[104][7]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net data_transfer/lane2_pkg_dat8_left_reg[105][7]_i_1_n_0 is a gated clock net sourced by a combinational pin data_transfer/lane2_pkg_dat8_left_reg[105][7]_i_1/O, cell data_transfer/lane2_pkg_dat8_left_reg[105][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net data_transfer/lane2_pkg_dat8_left_reg[106][7]_i_2_n_0 is a gated clock net sourced by a combinational pin data_transfer/lane2_pkg_dat8_left_reg[106][7]_i_2/O, cell data_transfer/lane2_pkg_dat8_left_reg[106][7]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net data_transfer/lane2_pkg_dat8_left_reg[107][7]_i_1_n_0 is a gated clock net sourced by a combinational pin data_transfer/lane2_pkg_dat8_left_reg[107][7]_i_1/O, cell data_transfer/lane2_pkg_dat8_left_reg[107][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net data_transfer/lane2_pkg_dat8_left_reg[108][7]_i_2_n_0 is a gated clock net sourced by a combinational pin data_transfer/lane2_pkg_dat8_left_reg[108][7]_i_2/O, cell data_transfer/lane2_pkg_dat8_left_reg[108][7]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net data_transfer/lane2_pkg_dat8_left_reg[109][7]_i_1_n_0 is a gated clock net sourced by a combinational pin data_transfer/lane2_pkg_dat8_left_reg[109][7]_i_1/O, cell data_transfer/lane2_pkg_dat8_left_reg[109][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net data_transfer/lane2_pkg_dat8_left_reg[10][7]_i_2_n_0 is a gated clock net sourced by a combinational pin data_transfer/lane2_pkg_dat8_left_reg[10][7]_i_2/O, cell data_transfer/lane2_pkg_dat8_left_reg[10][7]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net data_transfer/lane2_pkg_dat8_left_reg[111][7]_i_1_n_0 is a gated clock net sourced by a combinational pin data_transfer/lane2_pkg_dat8_left_reg[111][7]_i_1/O, cell data_transfer/lane2_pkg_dat8_left_reg[111][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net data_transfer/lane2_pkg_dat8_left_reg[112][7]_i_2_n_0 is a gated clock net sourced by a combinational pin data_transfer/lane2_pkg_dat8_left_reg[112][7]_i_2/O, cell data_transfer/lane2_pkg_dat8_left_reg[112][7]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net data_transfer/lane2_pkg_dat8_left_reg[113][7]_i_1_n_0 is a gated clock net sourced by a combinational pin data_transfer/lane2_pkg_dat8_left_reg[113][7]_i_1/O, cell data_transfer/lane2_pkg_dat8_left_reg[113][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net data_transfer/lane2_pkg_dat8_left_reg[114][7]_i_2_n_0 is a gated clock net sourced by a combinational pin data_transfer/lane2_pkg_dat8_left_reg[114][7]_i_2/O, cell data_transfer/lane2_pkg_dat8_left_reg[114][7]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net data_transfer/lane2_pkg_dat8_left_reg[115][7]_i_1_n_0 is a gated clock net sourced by a combinational pin data_transfer/lane2_pkg_dat8_left_reg[115][7]_i_1/O, cell data_transfer/lane2_pkg_dat8_left_reg[115][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net data_transfer/lane2_pkg_dat8_left_reg[116][7]_i_2_n_0 is a gated clock net sourced by a combinational pin data_transfer/lane2_pkg_dat8_left_reg[116][7]_i_2/O, cell data_transfer/lane2_pkg_dat8_left_reg[116][7]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net data_transfer/lane2_pkg_dat8_left_reg[117][7]_i_1_n_0 is a gated clock net sourced by a combinational pin data_transfer/lane2_pkg_dat8_left_reg[117][7]_i_1/O, cell data_transfer/lane2_pkg_dat8_left_reg[117][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net data_transfer/lane2_pkg_dat8_left_reg[118][7]_i_2_n_0 is a gated clock net sourced by a combinational pin data_transfer/lane2_pkg_dat8_left_reg[118][7]_i_2/O, cell data_transfer/lane2_pkg_dat8_left_reg[118][7]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net data_transfer/lane2_pkg_dat8_left_reg[119][7]_i_1_n_0 is a gated clock net sourced by a combinational pin data_transfer/lane2_pkg_dat8_left_reg[119][7]_i_1/O, cell data_transfer/lane2_pkg_dat8_left_reg[119][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net data_transfer/lane2_pkg_dat8_left_reg[11][7]_i_1_n_0 is a gated clock net sourced by a combinational pin data_transfer/lane2_pkg_dat8_left_reg[11][7]_i_1/O, cell data_transfer/lane2_pkg_dat8_left_reg[11][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net data_transfer/lane2_pkg_dat8_left_reg[120][7]_i_2_n_0 is a gated clock net sourced by a combinational pin data_transfer/lane2_pkg_dat8_left_reg[120][7]_i_2/O, cell data_transfer/lane2_pkg_dat8_left_reg[120][7]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net data_transfer/lane2_pkg_dat8_left_reg[121][7]_i_1_n_0 is a gated clock net sourced by a combinational pin data_transfer/lane2_pkg_dat8_left_reg[121][7]_i_1/O, cell data_transfer/lane2_pkg_dat8_left_reg[121][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net data_transfer/lane2_pkg_dat8_left_reg[122][7]_i_2_n_0 is a gated clock net sourced by a combinational pin data_transfer/lane2_pkg_dat8_left_reg[122][7]_i_2/O, cell data_transfer/lane2_pkg_dat8_left_reg[122][7]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net data_transfer/lane2_pkg_dat8_left_reg[123][7]_i_1_n_0 is a gated clock net sourced by a combinational pin data_transfer/lane2_pkg_dat8_left_reg[123][7]_i_1/O, cell data_transfer/lane2_pkg_dat8_left_reg[123][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net data_transfer/lane2_pkg_dat8_left_reg[124][7]_i_2_n_0 is a gated clock net sourced by a combinational pin data_transfer/lane2_pkg_dat8_left_reg[124][7]_i_2/O, cell data_transfer/lane2_pkg_dat8_left_reg[124][7]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net data_transfer/lane2_pkg_dat8_left_reg[126][7]_i_2_n_0 is a gated clock net sourced by a combinational pin data_transfer/lane2_pkg_dat8_left_reg[126][7]_i_2/O, cell data_transfer/lane2_pkg_dat8_left_reg[126][7]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net data_transfer/lane2_pkg_dat8_left_reg[127][7]_i_1_n_0 is a gated clock net sourced by a combinational pin data_transfer/lane2_pkg_dat8_left_reg[127][7]_i_1/O, cell data_transfer/lane2_pkg_dat8_left_reg[127][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net data_transfer/lane2_pkg_dat8_left_reg[128][7]_i_2_n_0 is a gated clock net sourced by a combinational pin data_transfer/lane2_pkg_dat8_left_reg[128][7]_i_2/O, cell data_transfer/lane2_pkg_dat8_left_reg[128][7]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net data_transfer/lane2_pkg_dat8_left_reg[129][7]_i_1_n_0 is a gated clock net sourced by a combinational pin data_transfer/lane2_pkg_dat8_left_reg[129][7]_i_1/O, cell data_transfer/lane2_pkg_dat8_left_reg[129][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net data_transfer/lane2_pkg_dat8_left_reg[12][7]_i_2_n_0 is a gated clock net sourced by a combinational pin data_transfer/lane2_pkg_dat8_left_reg[12][7]_i_2/O, cell data_transfer/lane2_pkg_dat8_left_reg[12][7]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net data_transfer/lane2_pkg_dat8_left_reg[130][7]_i_2_n_0 is a gated clock net sourced by a combinational pin data_transfer/lane2_pkg_dat8_left_reg[130][7]_i_2/O, cell data_transfer/lane2_pkg_dat8_left_reg[130][7]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net data_transfer/lane2_pkg_dat8_left_reg[131][7]_i_1_n_0 is a gated clock net sourced by a combinational pin data_transfer/lane2_pkg_dat8_left_reg[131][7]_i_1/O, cell data_transfer/lane2_pkg_dat8_left_reg[131][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net data_transfer/lane2_pkg_dat8_left_reg[132][7]_i_2_n_0 is a gated clock net sourced by a combinational pin data_transfer/lane2_pkg_dat8_left_reg[132][7]_i_2/O, cell data_transfer/lane2_pkg_dat8_left_reg[132][7]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net data_transfer/lane2_pkg_dat8_left_reg[133][7]_i_1_n_0 is a gated clock net sourced by a combinational pin data_transfer/lane2_pkg_dat8_left_reg[133][7]_i_1/O, cell data_transfer/lane2_pkg_dat8_left_reg[133][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net data_transfer/lane2_pkg_dat8_left_reg[134][7]_i_2_n_0 is a gated clock net sourced by a combinational pin data_transfer/lane2_pkg_dat8_left_reg[134][7]_i_2/O, cell data_transfer/lane2_pkg_dat8_left_reg[134][7]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net data_transfer/lane2_pkg_dat8_left_reg[135][7]_i_1_n_0 is a gated clock net sourced by a combinational pin data_transfer/lane2_pkg_dat8_left_reg[135][7]_i_1/O, cell data_transfer/lane2_pkg_dat8_left_reg[135][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net data_transfer/lane2_pkg_dat8_left_reg[136][7]_i_2_n_0 is a gated clock net sourced by a combinational pin data_transfer/lane2_pkg_dat8_left_reg[136][7]_i_2/O, cell data_transfer/lane2_pkg_dat8_left_reg[136][7]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net data_transfer/lane2_pkg_dat8_left_reg[137][7]_i_1_n_0 is a gated clock net sourced by a combinational pin data_transfer/lane2_pkg_dat8_left_reg[137][7]_i_1/O, cell data_transfer/lane2_pkg_dat8_left_reg[137][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net data_transfer/lane2_pkg_dat8_left_reg[138][7]_i_2_n_0 is a gated clock net sourced by a combinational pin data_transfer/lane2_pkg_dat8_left_reg[138][7]_i_2/O, cell data_transfer/lane2_pkg_dat8_left_reg[138][7]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net data_transfer/lane2_pkg_dat8_left_reg[139][7]_i_1_n_0 is a gated clock net sourced by a combinational pin data_transfer/lane2_pkg_dat8_left_reg[139][7]_i_1/O, cell data_transfer/lane2_pkg_dat8_left_reg[139][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net data_transfer/lane2_pkg_dat8_left_reg[13][7]_i_1_n_0 is a gated clock net sourced by a combinational pin data_transfer/lane2_pkg_dat8_left_reg[13][7]_i_1/O, cell data_transfer/lane2_pkg_dat8_left_reg[13][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net data_transfer/lane2_pkg_dat8_left_reg[140][7]_i_2_n_0 is a gated clock net sourced by a combinational pin data_transfer/lane2_pkg_dat8_left_reg[140][7]_i_2/O, cell data_transfer/lane2_pkg_dat8_left_reg[140][7]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net data_transfer/lane2_pkg_dat8_left_reg[141][7]_i_1_n_0 is a gated clock net sourced by a combinational pin data_transfer/lane2_pkg_dat8_left_reg[141][7]_i_1/O, cell data_transfer/lane2_pkg_dat8_left_reg[141][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net data_transfer/lane2_pkg_dat8_left_reg[142][7]_i_2_n_0 is a gated clock net sourced by a combinational pin data_transfer/lane2_pkg_dat8_left_reg[142][7]_i_2/O, cell data_transfer/lane2_pkg_dat8_left_reg[142][7]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net data_transfer/lane2_pkg_dat8_left_reg[143][7]_i_1_n_0 is a gated clock net sourced by a combinational pin data_transfer/lane2_pkg_dat8_left_reg[143][7]_i_1/O, cell data_transfer/lane2_pkg_dat8_left_reg[143][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net data_transfer/lane2_pkg_dat8_left_reg[144][7]_i_2_n_0 is a gated clock net sourced by a combinational pin data_transfer/lane2_pkg_dat8_left_reg[144][7]_i_2/O, cell data_transfer/lane2_pkg_dat8_left_reg[144][7]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net data_transfer/lane2_pkg_dat8_left_reg[146][7]_i_2_n_0 is a gated clock net sourced by a combinational pin data_transfer/lane2_pkg_dat8_left_reg[146][7]_i_2/O, cell data_transfer/lane2_pkg_dat8_left_reg[146][7]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net data_transfer/lane2_pkg_dat8_left_reg[147][7]_i_1_n_0 is a gated clock net sourced by a combinational pin data_transfer/lane2_pkg_dat8_left_reg[147][7]_i_1/O, cell data_transfer/lane2_pkg_dat8_left_reg[147][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net data_transfer/lane2_pkg_dat8_left_reg[148][7]_i_2_n_0 is a gated clock net sourced by a combinational pin data_transfer/lane2_pkg_dat8_left_reg[148][7]_i_2/O, cell data_transfer/lane2_pkg_dat8_left_reg[148][7]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net data_transfer/lane2_pkg_dat8_left_reg[149][7]_i_1_n_0 is a gated clock net sourced by a combinational pin data_transfer/lane2_pkg_dat8_left_reg[149][7]_i_1/O, cell data_transfer/lane2_pkg_dat8_left_reg[149][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net data_transfer/lane2_pkg_dat8_left_reg[14][7]_i_2_n_0 is a gated clock net sourced by a combinational pin data_transfer/lane2_pkg_dat8_left_reg[14][7]_i_2/O, cell data_transfer/lane2_pkg_dat8_left_reg[14][7]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net data_transfer/lane2_pkg_dat8_left_reg[150][7]_i_2_n_0 is a gated clock net sourced by a combinational pin data_transfer/lane2_pkg_dat8_left_reg[150][7]_i_2/O, cell data_transfer/lane2_pkg_dat8_left_reg[150][7]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net data_transfer/lane2_pkg_dat8_left_reg[151][7]_i_1_n_0 is a gated clock net sourced by a combinational pin data_transfer/lane2_pkg_dat8_left_reg[151][7]_i_1/O, cell data_transfer/lane2_pkg_dat8_left_reg[151][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net data_transfer/lane2_pkg_dat8_left_reg[152][7]_i_2_n_0 is a gated clock net sourced by a combinational pin data_transfer/lane2_pkg_dat8_left_reg[152][7]_i_2/O, cell data_transfer/lane2_pkg_dat8_left_reg[152][7]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net data_transfer/lane2_pkg_dat8_left_reg[153][7]_i_1_n_0 is a gated clock net sourced by a combinational pin data_transfer/lane2_pkg_dat8_left_reg[153][7]_i_1/O, cell data_transfer/lane2_pkg_dat8_left_reg[153][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net data_transfer/lane2_pkg_dat8_left_reg[154][7]_i_2_n_0 is a gated clock net sourced by a combinational pin data_transfer/lane2_pkg_dat8_left_reg[154][7]_i_2/O, cell data_transfer/lane2_pkg_dat8_left_reg[154][7]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net data_transfer/lane2_pkg_dat8_left_reg[155][7]_i_1_n_0 is a gated clock net sourced by a combinational pin data_transfer/lane2_pkg_dat8_left_reg[155][7]_i_1/O, cell data_transfer/lane2_pkg_dat8_left_reg[155][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net data_transfer/lane2_pkg_dat8_left_reg[156][7]_i_2_n_0 is a gated clock net sourced by a combinational pin data_transfer/lane2_pkg_dat8_left_reg[156][7]_i_2/O, cell data_transfer/lane2_pkg_dat8_left_reg[156][7]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net data_transfer/lane2_pkg_dat8_left_reg[157][7]_i_1_n_0 is a gated clock net sourced by a combinational pin data_transfer/lane2_pkg_dat8_left_reg[157][7]_i_1/O, cell data_transfer/lane2_pkg_dat8_left_reg[157][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net data_transfer/lane2_pkg_dat8_left_reg[158][7]_i_2_n_0 is a gated clock net sourced by a combinational pin data_transfer/lane2_pkg_dat8_left_reg[158][7]_i_2/O, cell data_transfer/lane2_pkg_dat8_left_reg[158][7]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net data_transfer/lane2_pkg_dat8_left_reg[159][7]_i_1_n_0 is a gated clock net sourced by a combinational pin data_transfer/lane2_pkg_dat8_left_reg[159][7]_i_1/O, cell data_transfer/lane2_pkg_dat8_left_reg[159][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net data_transfer/lane2_pkg_dat8_left_reg[15][7]_i_1_n_0 is a gated clock net sourced by a combinational pin data_transfer/lane2_pkg_dat8_left_reg[15][7]_i_1/O, cell data_transfer/lane2_pkg_dat8_left_reg[15][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net data_transfer/lane2_pkg_dat8_left_reg[160][7]_i_2_n_0 is a gated clock net sourced by a combinational pin data_transfer/lane2_pkg_dat8_left_reg[160][7]_i_2/O, cell data_transfer/lane2_pkg_dat8_left_reg[160][7]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net data_transfer/lane2_pkg_dat8_left_reg[161][7]_i_1_n_0 is a gated clock net sourced by a combinational pin data_transfer/lane2_pkg_dat8_left_reg[161][7]_i_1/O, cell data_transfer/lane2_pkg_dat8_left_reg[161][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net data_transfer/lane2_pkg_dat8_left_reg[162][7]_i_2_n_0 is a gated clock net sourced by a combinational pin data_transfer/lane2_pkg_dat8_left_reg[162][7]_i_2/O, cell data_transfer/lane2_pkg_dat8_left_reg[162][7]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net data_transfer/lane2_pkg_dat8_left_reg[163][7]_i_1_n_0 is a gated clock net sourced by a combinational pin data_transfer/lane2_pkg_dat8_left_reg[163][7]_i_1/O, cell data_transfer/lane2_pkg_dat8_left_reg[163][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net data_transfer/lane2_pkg_dat8_left_reg[164][7]_i_2_n_0 is a gated clock net sourced by a combinational pin data_transfer/lane2_pkg_dat8_left_reg[164][7]_i_2/O, cell data_transfer/lane2_pkg_dat8_left_reg[164][7]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net data_transfer/lane2_pkg_dat8_left_reg[165][7]_i_1_n_0 is a gated clock net sourced by a combinational pin data_transfer/lane2_pkg_dat8_left_reg[165][7]_i_1/O, cell data_transfer/lane2_pkg_dat8_left_reg[165][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net data_transfer/lane2_pkg_dat8_left_reg[166][7]_i_2_n_0 is a gated clock net sourced by a combinational pin data_transfer/lane2_pkg_dat8_left_reg[166][7]_i_2/O, cell data_transfer/lane2_pkg_dat8_left_reg[166][7]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net data_transfer/lane2_pkg_dat8_left_reg[167][7]_i_1_n_0 is a gated clock net sourced by a combinational pin data_transfer/lane2_pkg_dat8_left_reg[167][7]_i_1/O, cell data_transfer/lane2_pkg_dat8_left_reg[167][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net data_transfer/lane2_pkg_dat8_left_reg[168][7]_i_2_n_0 is a gated clock net sourced by a combinational pin data_transfer/lane2_pkg_dat8_left_reg[168][7]_i_2/O, cell data_transfer/lane2_pkg_dat8_left_reg[168][7]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net data_transfer/lane2_pkg_dat8_left_reg[169][7]_i_1_n_0 is a gated clock net sourced by a combinational pin data_transfer/lane2_pkg_dat8_left_reg[169][7]_i_1/O, cell data_transfer/lane2_pkg_dat8_left_reg[169][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net data_transfer/lane2_pkg_dat8_left_reg[16][7]_i_2_n_0 is a gated clock net sourced by a combinational pin data_transfer/lane2_pkg_dat8_left_reg[16][7]_i_2/O, cell data_transfer/lane2_pkg_dat8_left_reg[16][7]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net data_transfer/lane2_pkg_dat8_left_reg[170][7]_i_2_n_0 is a gated clock net sourced by a combinational pin data_transfer/lane2_pkg_dat8_left_reg[170][7]_i_2/O, cell data_transfer/lane2_pkg_dat8_left_reg[170][7]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net data_transfer/lane2_pkg_dat8_left_reg[171][7]_i_1_n_0 is a gated clock net sourced by a combinational pin data_transfer/lane2_pkg_dat8_left_reg[171][7]_i_1/O, cell data_transfer/lane2_pkg_dat8_left_reg[171][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net data_transfer/lane2_pkg_dat8_left_reg[172][7]_i_2_n_0 is a gated clock net sourced by a combinational pin data_transfer/lane2_pkg_dat8_left_reg[172][7]_i_2/O, cell data_transfer/lane2_pkg_dat8_left_reg[172][7]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net data_transfer/lane2_pkg_dat8_left_reg[173][7]_i_1_n_0 is a gated clock net sourced by a combinational pin data_transfer/lane2_pkg_dat8_left_reg[173][7]_i_1/O, cell data_transfer/lane2_pkg_dat8_left_reg[173][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net data_transfer/lane2_pkg_dat8_left_reg[174][7]_i_2_n_0 is a gated clock net sourced by a combinational pin data_transfer/lane2_pkg_dat8_left_reg[174][7]_i_2/O, cell data_transfer/lane2_pkg_dat8_left_reg[174][7]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net data_transfer/lane2_pkg_dat8_left_reg[175][7]_i_1_n_0 is a gated clock net sourced by a combinational pin data_transfer/lane2_pkg_dat8_left_reg[175][7]_i_1/O, cell data_transfer/lane2_pkg_dat8_left_reg[175][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net data_transfer/lane2_pkg_dat8_left_reg[176][7]_i_2_n_0 is a gated clock net sourced by a combinational pin data_transfer/lane2_pkg_dat8_left_reg[176][7]_i_2/O, cell data_transfer/lane2_pkg_dat8_left_reg[176][7]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net data_transfer/lane2_pkg_dat8_left_reg[178][7]_i_2_n_0 is a gated clock net sourced by a combinational pin data_transfer/lane2_pkg_dat8_left_reg[178][7]_i_2/O, cell data_transfer/lane2_pkg_dat8_left_reg[178][7]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net data_transfer/lane2_pkg_dat8_left_reg[179][7]_i_1_n_0 is a gated clock net sourced by a combinational pin data_transfer/lane2_pkg_dat8_left_reg[179][7]_i_1/O, cell data_transfer/lane2_pkg_dat8_left_reg[179][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net data_transfer/lane2_pkg_dat8_left_reg[17][7]_i_1_n_0 is a gated clock net sourced by a combinational pin data_transfer/lane2_pkg_dat8_left_reg[17][7]_i_1/O, cell data_transfer/lane2_pkg_dat8_left_reg[17][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net data_transfer/lane2_pkg_dat8_left_reg[180][7]_i_2_n_0 is a gated clock net sourced by a combinational pin data_transfer/lane2_pkg_dat8_left_reg[180][7]_i_2/O, cell data_transfer/lane2_pkg_dat8_left_reg[180][7]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net data_transfer/lane2_pkg_dat8_left_reg[181][7]_i_1_n_0 is a gated clock net sourced by a combinational pin data_transfer/lane2_pkg_dat8_left_reg[181][7]_i_1/O, cell data_transfer/lane2_pkg_dat8_left_reg[181][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net data_transfer/lane2_pkg_dat8_left_reg[182][7]_i_2_n_0 is a gated clock net sourced by a combinational pin data_transfer/lane2_pkg_dat8_left_reg[182][7]_i_2/O, cell data_transfer/lane2_pkg_dat8_left_reg[182][7]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net data_transfer/lane2_pkg_dat8_left_reg[183][7]_i_1_n_0 is a gated clock net sourced by a combinational pin data_transfer/lane2_pkg_dat8_left_reg[183][7]_i_1/O, cell data_transfer/lane2_pkg_dat8_left_reg[183][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net data_transfer/lane2_pkg_dat8_left_reg[184][7]_i_2_n_0 is a gated clock net sourced by a combinational pin data_transfer/lane2_pkg_dat8_left_reg[184][7]_i_2/O, cell data_transfer/lane2_pkg_dat8_left_reg[184][7]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net data_transfer/lane2_pkg_dat8_left_reg[185][7]_i_1_n_0 is a gated clock net sourced by a combinational pin data_transfer/lane2_pkg_dat8_left_reg[185][7]_i_1/O, cell data_transfer/lane2_pkg_dat8_left_reg[185][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net data_transfer/lane2_pkg_dat8_left_reg[186][7]_i_2_n_0 is a gated clock net sourced by a combinational pin data_transfer/lane2_pkg_dat8_left_reg[186][7]_i_2/O, cell data_transfer/lane2_pkg_dat8_left_reg[186][7]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net data_transfer/lane2_pkg_dat8_left_reg[187][7]_i_1_n_0 is a gated clock net sourced by a combinational pin data_transfer/lane2_pkg_dat8_left_reg[187][7]_i_1/O, cell data_transfer/lane2_pkg_dat8_left_reg[187][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net data_transfer/lane2_pkg_dat8_left_reg[188][7]_i_2_n_0 is a gated clock net sourced by a combinational pin data_transfer/lane2_pkg_dat8_left_reg[188][7]_i_2/O, cell data_transfer/lane2_pkg_dat8_left_reg[188][7]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net data_transfer/lane2_pkg_dat8_left_reg[189][7]_i_1_n_0 is a gated clock net sourced by a combinational pin data_transfer/lane2_pkg_dat8_left_reg[189][7]_i_1/O, cell data_transfer/lane2_pkg_dat8_left_reg[189][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net data_transfer/lane2_pkg_dat8_left_reg[18][7]_i_2_n_0 is a gated clock net sourced by a combinational pin data_transfer/lane2_pkg_dat8_left_reg[18][7]_i_2/O, cell data_transfer/lane2_pkg_dat8_left_reg[18][7]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net data_transfer/lane2_pkg_dat8_left_reg[190][7]_i_2_n_0 is a gated clock net sourced by a combinational pin data_transfer/lane2_pkg_dat8_left_reg[190][7]_i_2/O, cell data_transfer/lane2_pkg_dat8_left_reg[190][7]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net data_transfer/lane2_pkg_dat8_left_reg[191][7]_i_1_n_0 is a gated clock net sourced by a combinational pin data_transfer/lane2_pkg_dat8_left_reg[191][7]_i_1/O, cell data_transfer/lane2_pkg_dat8_left_reg[191][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net data_transfer/lane2_pkg_dat8_left_reg[192][7]_i_2_n_0 is a gated clock net sourced by a combinational pin data_transfer/lane2_pkg_dat8_left_reg[192][7]_i_2/O, cell data_transfer/lane2_pkg_dat8_left_reg[192][7]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net data_transfer/lane2_pkg_dat8_left_reg[193][7]_i_1_n_0 is a gated clock net sourced by a combinational pin data_transfer/lane2_pkg_dat8_left_reg[193][7]_i_1/O, cell data_transfer/lane2_pkg_dat8_left_reg[193][7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net data_transfer/lane2_pkg_dat8_left_reg[194][7]_i_2_n_0 is a gated clock net sourced by a combinational pin data_transfer/lane2_pkg_dat8_left_reg[194][7]_i_2/O, cell data_transfer/lane2_pkg_dat8_left_reg[194][7]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
INFO: [Common 17-14] Message 'DRC PDRC-153' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC RTSTAT-10] No routable loads: 190 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, kcu105_10gbaser/axi_stream_gen_mon_0/bb_tx_axis_tready, kcu105_10gbaser/axi_stream_gen_mon_1/bb_tx_axis_tready, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[0], kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[0], kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[1], kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[1], kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[2], kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[2], kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[3], kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[3], kcu105_10gbaser/axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_tx/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[4]... and (the first 15 of 188 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1807 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./kcu10gbaser_tpu_top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-83] Releasing license: Implementation
240 Infos, 117 Warnings, 2 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:01:12 ; elapsed = 00:00:50 . Memory (MB): peak = 5219.887 ; gain = 0.000 ; free physical = 49724 ; free virtual = 56860
INFO: [Common 17-206] Exiting Vivado at Sun Oct 18 23:16:57 2020...
