{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1668149989762 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1668149989762 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 11 14:59:49 2022 " "Processing started: Fri Nov 11 14:59:49 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1668149989762 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1668149989762 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mcu -c mcu --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off mcu -c mcu --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1668149989762 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1668149989962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/rom_hw7.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/rom_hw7.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_hw7 " "Found entity 1: ROM_hw7" {  } { { "design/ROM_hw7.sv" "" { Text "D:/code/Program_sv/HW7_class/design/ROM_hw7.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668149990002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668149990002 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "seven_seg_decoder.sv(25) " "Verilog HDL warning at seven_seg_decoder.sv(25): extended using \"x\" or \"z\"" {  } { { "design/seven_seg_decoder.sv" "" { Text "D:/code/Program_sv/HW7_class/design/seven_seg_decoder.sv" 25 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1668149990002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/seven_seg_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/seven_seg_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_decoder " "Found entity 1: seven_seg_decoder" {  } { { "design/seven_seg_decoder.sv" "" { Text "D:/code/Program_sv/HW7_class/design/seven_seg_decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668149990002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668149990002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "design/ROM.sv" "" { Text "D:/code/Program_sv/HW7_class/design/ROM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668149990002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668149990002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/cpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "design/cpu.sv" "" { Text "D:/code/Program_sv/HW7_class/design/cpu.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668149990002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668149990002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/alu_seven_seg_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/alu_seven_seg_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_seven_seg_decoder " "Found entity 1: ALU_seven_seg_decoder" {  } { { "design/ALU_seven_seg_decoder.sv" "" { Text "D:/code/Program_sv/HW7_class/design/ALU_seven_seg_decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668149990002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668149990002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/alu_4bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/alu_4bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_4bit " "Found entity 1: ALU_4bit" {  } { { "design/ALU_4bit.sv" "" { Text "D:/code/Program_sv/HW7_class/design/ALU_4bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668149990002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668149990002 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "design/sub_8bit.sv " "Can't analyze file -- file design/sub_8bit.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1668149990012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/mcu.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/mcu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mcu " "Found entity 1: mcu" {  } { { "design/mcu.sv" "" { Text "D:/code/Program_sv/HW7_class/design/mcu.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668149990012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668149990012 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "design/adder_8bit.sv " "Can't analyze file -- file design/adder_8bit.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1668149990012 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "movlw cpu.sv(80) " "Verilog HDL Implicit Net warning at cpu.sv(80): created implicit net for \"movlw\"" {  } { { "design/cpu.sv" "" { Text "D:/code/Program_sv/HW7_class/design/cpu.sv" 80 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668149990012 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "addlw cpu.sv(81) " "Verilog HDL Implicit Net warning at cpu.sv(81): created implicit net for \"addlw\"" {  } { { "design/cpu.sv" "" { Text "D:/code/Program_sv/HW7_class/design/cpu.sv" 81 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668149990012 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sublw cpu.sv(82) " "Verilog HDL Implicit Net warning at cpu.sv(82): created implicit net for \"sublw\"" {  } { { "design/cpu.sv" "" { Text "D:/code/Program_sv/HW7_class/design/cpu.sv" 82 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668149990012 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "andlw cpu.sv(83) " "Verilog HDL Implicit Net warning at cpu.sv(83): created implicit net for \"andlw\"" {  } { { "design/cpu.sv" "" { Text "D:/code/Program_sv/HW7_class/design/cpu.sv" 83 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668149990012 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "iorlw cpu.sv(84) " "Verilog HDL Implicit Net warning at cpu.sv(84): created implicit net for \"iorlw\"" {  } { { "design/cpu.sv" "" { Text "D:/code/Program_sv/HW7_class/design/cpu.sv" 84 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668149990012 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "xorlw cpu.sv(85) " "Verilog HDL Implicit Net warning at cpu.sv(85): created implicit net for \"xorlw\"" {  } { { "design/cpu.sv" "" { Text "D:/code/Program_sv/HW7_class/design/cpu.sv" 85 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668149990012 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mcu " "Elaborating entity \"mcu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1668149990032 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 mcu.sv(12) " "Output port \"HEX0\" at mcu.sv(12) has no driver" {  } { { "design/mcu.sv" "" { Text "D:/code/Program_sv/HW7_class/design/mcu.sv" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1668149990032 "|mcu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 mcu.sv(13) " "Output port \"HEX1\" at mcu.sv(13) has no driver" {  } { { "design/mcu.sv" "" { Text "D:/code/Program_sv/HW7_class/design/mcu.sv" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1668149990032 "|mcu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 mcu.sv(14) " "Output port \"HEX2\" at mcu.sv(14) has no driver" {  } { { "design/mcu.sv" "" { Text "D:/code/Program_sv/HW7_class/design/mcu.sv" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1668149990032 "|mcu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 mcu.sv(15) " "Output port \"HEX3\" at mcu.sv(15) has no driver" {  } { { "design/mcu.sv" "" { Text "D:/code/Program_sv/HW7_class/design/mcu.sv" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1668149990032 "|mcu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED mcu.sv(18) " "Output port \"LED\" at mcu.sv(18) has no driver" {  } { { "design/mcu.sv" "" { Text "D:/code/Program_sv/HW7_class/design/mcu.sv" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1668149990032 "|mcu"}
{ "Warning" "WSGN_EMPTY_SHELL" "mcu " "Entity \"mcu\" contains only dangling pins" {  } {  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1668149990032 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/code/Program_sv/HW7_class/output_files/mcu.map.smsg " "Generated suppressed messages file D:/code/Program_sv/HW7_class/output_files/mcu.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1668149990092 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 15 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Elaboration was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4603 " "Peak virtual memory: 4603 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1668149990102 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 11 14:59:50 2022 " "Processing ended: Fri Nov 11 14:59:50 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1668149990102 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1668149990102 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1668149990102 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1668149990102 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 15 s " "Quartus II Flow was successful. 0 errors, 15 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1668149990668 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1668149991558 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus II 64-Bit " "Running Quartus II 64-Bit Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1668149991558 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 11 14:59:51 2022 " "Processing started: Fri Nov 11 14:59:51 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1668149991558 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1668149991558 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t d:/altera/13.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim mcu mcu " "Command: quartus_sh -t d:/altera/13.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim mcu mcu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1668149991558 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim mcu mcu " "Quartus(args): --rtl_sim mcu mcu" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Quartus II" 0 -1 1668149991558 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Quartus II" 0 0 1668149992361 ""}
{ "Info" "0" "" "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" 0 0 "Quartus II" 0 0 1668149992536 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Quartus II" 0 0 1668149992536 ""}
{ "Warning" "0" "" "Warning: File mcu_run_msim_rtl_verilog.do already exists - backing up current file as mcu_run_msim_rtl_verilog.do.bak11" {  } {  } 0 0 "Warning: File mcu_run_msim_rtl_verilog.do already exists - backing up current file as mcu_run_msim_rtl_verilog.do.bak11" 0 0 "Quartus II" 0 0 1668149994034 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file D:/code/Program_sv/HW7_class/simulation/modelsim/mcu_run_msim_rtl_verilog.do" {  } { { "D:/code/Program_sv/HW7_class/simulation/modelsim/mcu_run_msim_rtl_verilog.do" "0" { Text "D:/code/Program_sv/HW7_class/simulation/modelsim/mcu_run_msim_rtl_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file D:/code/Program_sv/HW7_class/simulation/modelsim/mcu_run_msim_rtl_verilog.do" 0 0 "Quartus II" 0 0 1668149994034 ""}
{ "Info" "0" "" "Info: Spawning ModelSim-Altera Simulation software " {  } {  } 0 0 "Info: Spawning ModelSim-Altera Simulation software " 0 0 "Quartus II" 0 0 1668149994044 ""}
{ "Info" "0" "" "Info: Successfully spawned ModelSim-Altera Simulation software" {  } {  } 0 0 "Info: Successfully spawned ModelSim-Altera Simulation software" 0 0 "Quartus II" 0 0 1668149994881 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 16 s " "Quartus II Flow was successful. 0 errors, 16 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1668150051923 ""}
