{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1700245825976 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700245825984 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 17 18:30:25 2023 " "Processing started: Fri Nov 17 18:30:25 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700245825984 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700245825984 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off EncoderCRC8 -c EncoderCRC8 " "Command: quartus_map --read_settings_files=on --write_settings_files=off EncoderCRC8 -c EncoderCRC8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700245825984 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1700245826646 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1700245826646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encodercrc8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file encodercrc8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EncoderCRC8-structure " "Found design unit 1: EncoderCRC8-structure" {  } { { "EncoderCRC8.vhd" "" { Text "C:/Users/Adalb/Desktop/QuartoAno/AAD/Pratico/Arquitetura/Projeto/EncoderCRC8/EncoderCRC8.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700245842231 ""} { "Info" "ISGN_ENTITY_NAME" "1 EncoderCRC8 " "Found entity 1: EncoderCRC8" {  } { { "EncoderCRC8.vhd" "" { Text "C:/Users/Adalb/Desktop/QuartoAno/AAD/Pratico/Arquitetura/Projeto/EncoderCRC8/EncoderCRC8.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700245842231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700245842231 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "EncoderCRC8 " "Elaborating entity \"EncoderCRC8\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1700245842278 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "newASg EncoderCRC8.vhd(26) " "Verilog HDL or VHDL warning at EncoderCRC8.vhd(26): object \"newASg\" assigned a value but never read" {  } { { "EncoderCRC8.vhd" "" { Text "C:/Users/Adalb/Desktop/QuartoAno/AAD/Pratico/Arquitetura/Projeto/EncoderCRC8/EncoderCRC8.vhd" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1700245842279 "|EncoderCRC8"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "iNSet EncoderCRC8.vhd(30) " "Verilog HDL or VHDL warning at EncoderCRC8.vhd(30): object \"iNSet\" assigned a value but never read" {  } { { "EncoderCRC8.vhd" "" { Text "C:/Users/Adalb/Desktop/QuartoAno/AAD/Pratico/Arquitetura/Projeto/EncoderCRC8/EncoderCRC8.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1700245842279 "|EncoderCRC8"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rikSg EncoderCRC8.vhd(34) " "Verilog HDL or VHDL warning at EncoderCRC8.vhd(34): object \"rikSg\" assigned a value but never read" {  } { { "EncoderCRC8.vhd" "" { Text "C:/Users/Adalb/Desktop/QuartoAno/AAD/Pratico/Arquitetura/Projeto/EncoderCRC8/EncoderCRC8.vhd" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1700245842279 "|EncoderCRC8"}
{ "Warning" "WSGN_SEARCH_FILE" "control.vhd 4 2 " "Using design file control.vhd, which is not specified as a design file for the current project, but contains definitions for 4 design units and 2 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contMem-behavior " "Found design unit 1: contMem-behavior" {  } { { "control.vhd" "" { Text "C:/Users/Adalb/Desktop/QuartoAno/AAD/Pratico/Arquitetura/Projeto/EncoderCRC8/control.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700245842345 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 control-structure " "Found design unit 2: control-structure" {  } { { "control.vhd" "" { Text "C:/Users/Adalb/Desktop/QuartoAno/AAD/Pratico/Arquitetura/Projeto/EncoderCRC8/control.vhd" 101 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700245842345 ""} { "Info" "ISGN_ENTITY_NAME" "1 contMem " "Found entity 1: contMem" {  } { { "control.vhd" "" { Text "C:/Users/Adalb/Desktop/QuartoAno/AAD/Pratico/Arquitetura/Projeto/EncoderCRC8/control.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700245842345 ""} { "Info" "ISGN_ENTITY_NAME" "2 control " "Found entity 2: control" {  } { { "control.vhd" "" { Text "C:/Users/Adalb/Desktop/QuartoAno/AAD/Pratico/Arquitetura/Projeto/EncoderCRC8/control.vhd" 92 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700245842345 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1700245842345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:con " "Elaborating entity \"control\" for hierarchy \"control:con\"" {  } { { "EncoderCRC8.vhd" "con" { Text "C:/Users/Adalb/Desktop/QuartoAno/AAD/Pratico/Arquitetura/Projeto/EncoderCRC8/EncoderCRC8.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700245842346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contMem control:con\|contMem:cMem " "Elaborating entity \"contMem\" for hierarchy \"control:con\|contMem:cMem\"" {  } { { "control.vhd" "cMem" { Text "C:/Users/Adalb/Desktop/QuartoAno/AAD/Pratico/Arquitetura/Projeto/EncoderCRC8/control.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700245842348 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "par9 parReg_9bit " "Node instance \"par9\" instantiates undefined entity \"parReg_9bit\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "EncoderCRC8.vhd" "par9" { Text "C:/Users/Adalb/Desktop/QuartoAno/AAD/Pratico/Arquitetura/Projeto/EncoderCRC8/EncoderCRC8.vhd" 71 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1700245842428 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "div divisionBlock " "Node instance \"div\" instantiates undefined entity \"divisionBlock\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "EncoderCRC8.vhd" "div" { Text "C:/Users/Adalb/Desktop/QuartoAno/AAD/Pratico/Arquitetura/Projeto/EncoderCRC8/EncoderCRC8.vhd" 72 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1700245842428 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "bc binCounter_6bit " "Node instance \"bc\" instantiates undefined entity \"binCounter_6bit\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "EncoderCRC8.vhd" "bc" { Text "C:/Users/Adalb/Desktop/QuartoAno/AAD/Pratico/Arquitetura/Projeto/EncoderCRC8/EncoderCRC8.vhd" 73 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1700245842428 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "nad1 gateNand2 " "Node instance \"nad1\" instantiates undefined entity \"gateNand2\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "control.vhd" "nad1" { Text "C:/Users/Adalb/Desktop/QuartoAno/AAD/Pratico/Arquitetura/Projeto/EncoderCRC8/control.vhd" 118 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1700245842428 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "nad2 gateNand2 " "Node instance \"nad2\" instantiates undefined entity \"gateNand2\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "control.vhd" "nad2" { Text "C:/Users/Adalb/Desktop/QuartoAno/AAD/Pratico/Arquitetura/Projeto/EncoderCRC8/control.vhd" 119 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1700245842428 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "nad3 gateNand2 " "Node instance \"nad3\" instantiates undefined entity \"gateNand2\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "control.vhd" "nad3" { Text "C:/Users/Adalb/Desktop/QuartoAno/AAD/Pratico/Arquitetura/Projeto/EncoderCRC8/control.vhd" 120 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1700245842428 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "nad4 gateNand2 " "Node instance \"nad4\" instantiates undefined entity \"gateNand2\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "control.vhd" "nad4" { Text "C:/Users/Adalb/Desktop/QuartoAno/AAD/Pratico/Arquitetura/Projeto/EncoderCRC8/control.vhd" 121 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1700245842428 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "nord gateNor2 " "Node instance \"nord\" instantiates undefined entity \"gateNor2\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "control.vhd" "nord" { Text "C:/Users/Adalb/Desktop/QuartoAno/AAD/Pratico/Arquitetura/Projeto/EncoderCRC8/control.vhd" 122 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1700245842428 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 8 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 8 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4842 " "Peak virtual memory: 4842 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700245842595 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Nov 17 18:30:42 2023 " "Processing ended: Fri Nov 17 18:30:42 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700245842595 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700245842595 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700245842595 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1700245842595 ""}
