<!-- HTML header for doxygen 1.8.17-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>IOTA2-HUB: iota2/i2_STM32F4xx_HAL_Driver/src/i2_stm32f4xx_hal_uart.c File Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtreedata.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(initResizable);
/* @license-end */</script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.5/MathJax.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="../../iota2_100x100.png"/>
  <a href="https://github.com/iota2/iota2-hub"></a>
  </td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">IOTA2-HUB
   &#160;<span id="projectnumber">1.0.0</span>
   </div>
   <div id="projectbrief">Making Imaginations, Real</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "../../search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('db/dcc/i2__stm32f4xx__hal__uart_8c.html','../../');});
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">i2_stm32f4xx_hal_uart.c File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>UART set-up and control.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;<a class="el" href="../../d5/dec/i2__stm32f4xx__hal__uart_8h_source.html">i2_stm32f4xx_hal_uart.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="../../d9/d95/i2__stm32f4xx__hal__gpio_8h_source.html">i2_stm32f4xx_hal_gpio.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="../../d2/d10/i2__stm32f4xx__hal__common_8h_source.html">i2_stm32f4xx_hal_common.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="../../d7/d74/stm32f4xx__hal__conf_8h_source.html">stm32f4xx_hal_conf.h</a>&quot;</code><br />
<code>#include &quot;stm32f4xx_hal_dma.h&quot;</code><br />
<code>#include &quot;stm32f4xx_hal_gpio.h&quot;</code><br />
<code>#include &quot;stm32f4xx_hal_gpio_ex.h&quot;</code><br />
</div>
<p><a href="../../db/dcc/i2__stm32f4xx__hal__uart_8c_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d23/structi2__uart__ctx__t.html">i2_uart_ctx_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART context.  <a href="../../d0/d23/structi2__uart__ctx__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:af7428c8ae5aa0b56b7b847220b25e86b"><td class="memItemLeft" align="right" valign="top"><a id="af7428c8ae5aa0b56b7b847220b25e86b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/dcc/i2__stm32f4xx__hal__uart_8c.html#af7428c8ae5aa0b56b7b847220b25e86b">UART_PREEMPTION_PRIORITY</a>&#160;&#160;&#160;( 5 )</td></tr>
<tr class="memdesc:af7428c8ae5aa0b56b7b847220b25e86b"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Preemption priority <br  />
 <br /></td></tr>
<tr class="separator:af7428c8ae5aa0b56b7b847220b25e86b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62025b76943cee8a729fbeaabd4a9988"><td class="memItemLeft" align="right" valign="top"><a id="a62025b76943cee8a729fbeaabd4a9988"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/dcc/i2__stm32f4xx__hal__uart_8c.html#a62025b76943cee8a729fbeaabd4a9988">UART_SUB_PRIORITY</a>&#160;&#160;&#160;( 1 )</td></tr>
<tr class="memdesc:a62025b76943cee8a729fbeaabd4a9988"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Sub priority <br  />
 <br /></td></tr>
<tr class="separator:a62025b76943cee8a729fbeaabd4a9988"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5983a290ed90d5b04e76178b542121c4"><td class="memItemLeft" align="right" valign="top"><a id="a5983a290ed90d5b04e76178b542121c4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/dcc/i2__stm32f4xx__hal__uart_8c.html#a5983a290ed90d5b04e76178b542121c4">UART_DMA_PREEMPTION_PRIORITY</a>&#160;&#160;&#160;( 5 )</td></tr>
<tr class="memdesc:a5983a290ed90d5b04e76178b542121c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART DMA Preemption priority. <br /></td></tr>
<tr class="separator:a5983a290ed90d5b04e76178b542121c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d5367c03b619e62424c6a296993f67a"><td class="memItemLeft" align="right" valign="top"><a id="a1d5367c03b619e62424c6a296993f67a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/dcc/i2__stm32f4xx__hal__uart_8c.html#a1d5367c03b619e62424c6a296993f67a">UART_DMA_SUB_PRIORITY</a>&#160;&#160;&#160;( 1 )</td></tr>
<tr class="memdesc:a1d5367c03b619e62424c6a296993f67a"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART DMA Sub priority <br  />
 <br /></td></tr>
<tr class="separator:a1d5367c03b619e62424c6a296993f67a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga112dac8755cbc2af3789b805828f902f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/dd5/group__I2__ENABLE__UART__CONTEXT.html#ga112dac8755cbc2af3789b805828f902f">I2_MAX_NUM_UART_CONTEXT</a>&#160;&#160;&#160;( 6 )</td></tr>
<tr class="memdesc:ga112dac8755cbc2af3789b805828f902f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Count of UART contexts to enable. <br /></td></tr>
<tr class="separator:ga112dac8755cbc2af3789b805828f902f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bcb6c358a960630ea2d1c24869aeb76"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/dd5/group__I2__ENABLE__UART__CONTEXT.html#ga9bcb6c358a960630ea2d1c24869aeb76">I2_ENABLE_UART1_CONTEXT</a></td></tr>
<tr class="memdesc:ga9bcb6c358a960630ea2d1c24869aeb76"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define to enable UART1 Context <br  />
 <br /></td></tr>
<tr class="separator:ga9bcb6c358a960630ea2d1c24869aeb76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd9470473d196d1ca85e7d48e00a186e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/dd5/group__I2__ENABLE__UART__CONTEXT.html#gabd9470473d196d1ca85e7d48e00a186e">I2_ENABLE_UART2_CONTEXT</a></td></tr>
<tr class="memdesc:gabd9470473d196d1ca85e7d48e00a186e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define to enable UART2 Context <br  />
 <br /></td></tr>
<tr class="separator:gabd9470473d196d1ca85e7d48e00a186e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ebd3f413021a7e3a2a3caec84ba3d1c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/dd5/group__I2__ENABLE__UART__CONTEXT.html#ga8ebd3f413021a7e3a2a3caec84ba3d1c">I2_ENABLE_UART3_CONTEXT</a></td></tr>
<tr class="memdesc:ga8ebd3f413021a7e3a2a3caec84ba3d1c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define to enable UART3 Context <br  />
 <br /></td></tr>
<tr class="separator:ga8ebd3f413021a7e3a2a3caec84ba3d1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41cc9cf712ccf3f9cfafaba8c95c983e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/dd5/group__I2__ENABLE__UART__CONTEXT.html#ga41cc9cf712ccf3f9cfafaba8c95c983e">I2_ENABLE_UART4_CONTEXT</a></td></tr>
<tr class="memdesc:ga41cc9cf712ccf3f9cfafaba8c95c983e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define to enable UART4 Context <br  />
 <br /></td></tr>
<tr class="separator:ga41cc9cf712ccf3f9cfafaba8c95c983e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e408e861c8b3e6c2c54c734deff16d5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/dd5/group__I2__ENABLE__UART__CONTEXT.html#ga7e408e861c8b3e6c2c54c734deff16d5">I2_ENABLE_UART5_CONTEXT</a></td></tr>
<tr class="memdesc:ga7e408e861c8b3e6c2c54c734deff16d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define to enable UART5 Context <br  />
 <br /></td></tr>
<tr class="separator:ga7e408e861c8b3e6c2c54c734deff16d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35509a7ffc5706556f6c64e699bd9a25"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/dd5/group__I2__ENABLE__UART__CONTEXT.html#ga35509a7ffc5706556f6c64e699bd9a25">I2_ENABLE_UART6_CONTEXT</a></td></tr>
<tr class="memdesc:ga35509a7ffc5706556f6c64e699bd9a25"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define to enable UART6 Context <br  />
 <br /></td></tr>
<tr class="separator:ga35509a7ffc5706556f6c64e699bd9a25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7642c2b71c87fa7fb0d39c464fb8d569"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/dc5/group__I2__UART1__GPIO.html#ga7642c2b71c87fa7fb0d39c464fb8d569">UART1_RX_GPIO_CONFIG</a>&#160;&#160;&#160;GPIOA, GPIO_PIN_9</td></tr>
<tr class="memdesc:ga7642c2b71c87fa7fb0d39c464fb8d569"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 RX Pin <br  />
 <br /></td></tr>
<tr class="separator:ga7642c2b71c87fa7fb0d39c464fb8d569"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacc8e857190976ecd13410e1cc5f2497"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/dc5/group__I2__UART1__GPIO.html#gaacc8e857190976ecd13410e1cc5f2497">UART1_TX_GPIO_CONFIG</a>&#160;&#160;&#160;GPIOA, GPIO_PIN_10</td></tr>
<tr class="memdesc:gaacc8e857190976ecd13410e1cc5f2497"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 TX Pin <br  />
 <br /></td></tr>
<tr class="separator:gaacc8e857190976ecd13410e1cc5f2497"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga327eef1b1d787b9b8541dd729349d8c0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d66/group__I2__UART1__DMA.html#ga327eef1b1d787b9b8541dd729349d8c0">UART1_DMA_ENABLE</a>&#160;&#160;&#160;<a class="el" href="../../de/d69/group__I2__DISABLE__ENABLE.html#ga20a0277efe30bd0c8939e94b2951195e">I2_DISABLE</a></td></tr>
<tr class="memdesc:ga327eef1b1d787b9b8541dd729349d8c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 DMA Configuration <br  />
 <br /></td></tr>
<tr class="separator:ga327eef1b1d787b9b8541dd729349d8c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ed34a517f5750121e4dc8290881fe73"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d66/group__I2__UART1__DMA.html#ga1ed34a517f5750121e4dc8290881fe73">UART1_RX_DMA_CONFIG</a>&#160;&#160;&#160;DMA_CHANNEL_4, DMA2_Stream5</td></tr>
<tr class="memdesc:ga1ed34a517f5750121e4dc8290881fe73"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 DMArx. <br /></td></tr>
<tr class="separator:ga1ed34a517f5750121e4dc8290881fe73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53665b5bbf065c349e896aa33260134b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d6/d66/group__I2__UART1__DMA.html#ga53665b5bbf065c349e896aa33260134b">UART1_TX_DMA_CONFIG</a>&#160;&#160;&#160;DMA_CHANNEL_4, DMA2_Stream7</td></tr>
<tr class="memdesc:ga53665b5bbf065c349e896aa33260134b"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 DMAtx. <br /></td></tr>
<tr class="separator:ga53665b5bbf065c349e896aa33260134b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3dfe5dffe32cd2a911096a2f291b8c9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/daf/group__I2__UART1__DMA__IRQn.html#gaf3dfe5dffe32cd2a911096a2f291b8c9">UART1_DMA_RX_IRQn</a>&#160;&#160;&#160;DMA2_Stream5_IRQn</td></tr>
<tr class="memdesc:gaf3dfe5dffe32cd2a911096a2f291b8c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 DMA RX IRQn <br  />
 <br /></td></tr>
<tr class="separator:gaf3dfe5dffe32cd2a911096a2f291b8c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15609c34a81e24a1265675293bbd53fb"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/daf/group__I2__UART1__DMA__IRQn.html#ga15609c34a81e24a1265675293bbd53fb">UART1_DMA_TX_IRQn</a>&#160;&#160;&#160;DMA2_Stream7_IRQn</td></tr>
<tr class="memdesc:ga15609c34a81e24a1265675293bbd53fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 DMA TX IRQn <br  />
 <br /></td></tr>
<tr class="separator:ga15609c34a81e24a1265675293bbd53fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71e496b2bd3dadd974b25563bdd2c54d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/daf/group__I2__UART1__DMA__IRQn.html#ga71e496b2bd3dadd974b25563bdd2c54d">UART1_DMA_RX_IRQHandler</a>&#160;&#160;&#160;DMA2_Stream5_IRQHandler</td></tr>
<tr class="memdesc:ga71e496b2bd3dadd974b25563bdd2c54d"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA RX handler. <br /></td></tr>
<tr class="separator:ga71e496b2bd3dadd974b25563bdd2c54d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e4d22f29d81cb63b7f69adeec3d6eb4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/daf/group__I2__UART1__DMA__IRQn.html#ga3e4d22f29d81cb63b7f69adeec3d6eb4">UART1_DMA_TX_IRQHandler</a>&#160;&#160;&#160;DMA2_Stream7_IRQHandler</td></tr>
<tr class="memdesc:ga3e4d22f29d81cb63b7f69adeec3d6eb4"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA TX handler. <br /></td></tr>
<tr class="separator:ga3e4d22f29d81cb63b7f69adeec3d6eb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae92f18d4b102b7fd9ef44b635db46de0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d5c/group__I2__UART2__GPIO.html#gae92f18d4b102b7fd9ef44b635db46de0">UART2_RX_GPIO_CONFIG</a>&#160;&#160;&#160;GPIOA, GPIO_PIN_2</td></tr>
<tr class="memdesc:gae92f18d4b102b7fd9ef44b635db46de0"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 RX Pin <br  />
 <br /></td></tr>
<tr class="separator:gae92f18d4b102b7fd9ef44b635db46de0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40c782bc5384b0aa9b1ad5be0e9f54ea"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d5c/group__I2__UART2__GPIO.html#ga40c782bc5384b0aa9b1ad5be0e9f54ea">UART2_TX_GPIO_CONFIG</a>&#160;&#160;&#160;GPIOA, GPIO_PIN_3</td></tr>
<tr class="memdesc:ga40c782bc5384b0aa9b1ad5be0e9f54ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 TX Pin <br  />
 <br /></td></tr>
<tr class="separator:ga40c782bc5384b0aa9b1ad5be0e9f54ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae07706b401d008f58e177b22047e988d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d9e/group__I2__UART2__DMA.html#gae07706b401d008f58e177b22047e988d">UART2_DMA_ENABLE</a>&#160;&#160;&#160;<a class="el" href="../../de/d69/group__I2__DISABLE__ENABLE.html#ga20a0277efe30bd0c8939e94b2951195e">I2_DISABLE</a></td></tr>
<tr class="memdesc:gae07706b401d008f58e177b22047e988d"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 DMA Configuration <br  />
 <br /></td></tr>
<tr class="separator:gae07706b401d008f58e177b22047e988d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ca7aa25873a87582760fec9642d3e87"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d9e/group__I2__UART2__DMA.html#ga6ca7aa25873a87582760fec9642d3e87">UART2_RX_DMA_CONFIG</a>&#160;&#160;&#160;DMA_CHANNEL_4, DMA1_Stream5</td></tr>
<tr class="memdesc:ga6ca7aa25873a87582760fec9642d3e87"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 DMArx. <br /></td></tr>
<tr class="separator:ga6ca7aa25873a87582760fec9642d3e87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99bc6a1f95f47a9c3d8aab4812d8d404"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d9e/group__I2__UART2__DMA.html#ga99bc6a1f95f47a9c3d8aab4812d8d404">UART2_TX_DMA_CONFIG</a>&#160;&#160;&#160;DMA_CHANNEL_4, DMA1_Stream6</td></tr>
<tr class="memdesc:ga99bc6a1f95f47a9c3d8aab4812d8d404"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 DMAtx. <br /></td></tr>
<tr class="separator:ga99bc6a1f95f47a9c3d8aab4812d8d404"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba667a355bcd4ed1a02ced81f736378c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/daa/group__I2__UART2__DMA__IRQn.html#gaba667a355bcd4ed1a02ced81f736378c">UART2_DMA_RX_IRQn</a>&#160;&#160;&#160;DMA1_Stream5_IRQn</td></tr>
<tr class="memdesc:gaba667a355bcd4ed1a02ced81f736378c"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 DMA RX IRQn <br  />
 <br /></td></tr>
<tr class="separator:gaba667a355bcd4ed1a02ced81f736378c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab89d6825d0e02cede8e1badeae01776f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/daa/group__I2__UART2__DMA__IRQn.html#gab89d6825d0e02cede8e1badeae01776f">UART2_DMA_TX_IRQn</a>&#160;&#160;&#160;DMA1_Stream6_IRQn</td></tr>
<tr class="memdesc:gab89d6825d0e02cede8e1badeae01776f"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 DMA TX IRQn <br  />
 <br /></td></tr>
<tr class="separator:gab89d6825d0e02cede8e1badeae01776f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa135be6cd503931167ceb04a5a990c7f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/daa/group__I2__UART2__DMA__IRQn.html#gaa135be6cd503931167ceb04a5a990c7f">UART2_DMA_RX_IRQHandler</a>&#160;&#160;&#160;DMA1_Stream5_IRQHandler</td></tr>
<tr class="memdesc:gaa135be6cd503931167ceb04a5a990c7f"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA RX handler. <br /></td></tr>
<tr class="separator:gaa135be6cd503931167ceb04a5a990c7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23350ab60f1358bac1928cf59fbaf9fa"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/daa/group__I2__UART2__DMA__IRQn.html#ga23350ab60f1358bac1928cf59fbaf9fa">UART2_DMA_TX_IRQHandler</a>&#160;&#160;&#160;DMA1_Stream6_IRQHandler</td></tr>
<tr class="memdesc:ga23350ab60f1358bac1928cf59fbaf9fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA TX handler. <br /></td></tr>
<tr class="separator:ga23350ab60f1358bac1928cf59fbaf9fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1eef45f684c53d65215a7027025e9f9d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/d81/group__I2__UART3__GPIO.html#ga1eef45f684c53d65215a7027025e9f9d">UART3_RX_GPIO_CONFIG</a>&#160;&#160;&#160;GPIOB, GPIO_PIN_10</td></tr>
<tr class="memdesc:ga1eef45f684c53d65215a7027025e9f9d"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 RX Pin <br  />
 <br /></td></tr>
<tr class="separator:ga1eef45f684c53d65215a7027025e9f9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae94b272a8b5210590bed77216fd7532a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/d81/group__I2__UART3__GPIO.html#gae94b272a8b5210590bed77216fd7532a">UART3_TX_GPIO_CONFIG</a>&#160;&#160;&#160;GPIOB, GPIO_PIN_11</td></tr>
<tr class="memdesc:gae94b272a8b5210590bed77216fd7532a"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 TX Pin <br  />
 <br /></td></tr>
<tr class="separator:gae94b272a8b5210590bed77216fd7532a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0cee696d3a55a402f4111acc7637abd8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/db0/group__I2__UART3__DMA.html#ga0cee696d3a55a402f4111acc7637abd8">UART3_DMA_ENABLE</a>&#160;&#160;&#160;<a class="el" href="../../de/d69/group__I2__DISABLE__ENABLE.html#ga20a0277efe30bd0c8939e94b2951195e">I2_DISABLE</a></td></tr>
<tr class="memdesc:ga0cee696d3a55a402f4111acc7637abd8"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 DMA Configuration <br  />
 <br /></td></tr>
<tr class="separator:ga0cee696d3a55a402f4111acc7637abd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f0c5cfcc0a13075a875f52058d54ef8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/db0/group__I2__UART3__DMA.html#ga1f0c5cfcc0a13075a875f52058d54ef8">UART3_RX_DMA_CONFIG</a>&#160;&#160;&#160;DMA_CHANNEL_4, DMA1_Stream1</td></tr>
<tr class="memdesc:ga1f0c5cfcc0a13075a875f52058d54ef8"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 DMArx. <br /></td></tr>
<tr class="separator:ga1f0c5cfcc0a13075a875f52058d54ef8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56bfd4afe4f08734eec084afcd51b64a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d3/db0/group__I2__UART3__DMA.html#ga56bfd4afe4f08734eec084afcd51b64a">UART3_TX_DMA_CONFIG</a>&#160;&#160;&#160;DMA_CHANNEL_4, DMA1_Stream3</td></tr>
<tr class="memdesc:ga56bfd4afe4f08734eec084afcd51b64a"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 DMAtx. <br /></td></tr>
<tr class="separator:ga56bfd4afe4f08734eec084afcd51b64a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1686075a88616d71160a57b711fd19b7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/d1a/group__I2__UART3__DMA__IRQn.html#ga1686075a88616d71160a57b711fd19b7">UART3_DMA_RX_IRQn</a>&#160;&#160;&#160;DMA1_Stream1_IRQn</td></tr>
<tr class="memdesc:ga1686075a88616d71160a57b711fd19b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 DMA RX IRQn <br  />
 <br /></td></tr>
<tr class="separator:ga1686075a88616d71160a57b711fd19b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48f75777349a9b8e63e43c5e0c65aafe"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/d1a/group__I2__UART3__DMA__IRQn.html#ga48f75777349a9b8e63e43c5e0c65aafe">UART3_DMA_TX_IRQn</a>&#160;&#160;&#160;DMA1_Stream3_IRQn</td></tr>
<tr class="memdesc:ga48f75777349a9b8e63e43c5e0c65aafe"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 DMA TX IRQn <br  />
 <br /></td></tr>
<tr class="separator:ga48f75777349a9b8e63e43c5e0c65aafe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga250255b564dac4ce6467740b21607b1c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/d1a/group__I2__UART3__DMA__IRQn.html#ga250255b564dac4ce6467740b21607b1c">UART3_DMA_RX_IRQHandler</a>&#160;&#160;&#160;DMA1_Stream1_IRQHandler</td></tr>
<tr class="memdesc:ga250255b564dac4ce6467740b21607b1c"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA RX handler. <br /></td></tr>
<tr class="separator:ga250255b564dac4ce6467740b21607b1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7a00c9993d2ef40116e6257f4a133b8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/d1a/group__I2__UART3__DMA__IRQn.html#gae7a00c9993d2ef40116e6257f4a133b8">UART3_DMA_TX_IRQHandler</a>&#160;&#160;&#160;DMA1_Stream3_IRQHandler</td></tr>
<tr class="memdesc:gae7a00c9993d2ef40116e6257f4a133b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA TX handler. <br /></td></tr>
<tr class="separator:gae7a00c9993d2ef40116e6257f4a133b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0ddd427d543782b2decbd999fba7282"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/de1/group__I2__UART4__GPIO.html#gaa0ddd427d543782b2decbd999fba7282">UART4_RX_GPIO_CONFIG</a>&#160;&#160;&#160;GPIOC, GPIO_PIN_10</td></tr>
<tr class="memdesc:gaa0ddd427d543782b2decbd999fba7282"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 RX Pin <br  />
 <br /></td></tr>
<tr class="separator:gaa0ddd427d543782b2decbd999fba7282"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6edad8c1f41b0a31d4a7ce865573064f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/de1/group__I2__UART4__GPIO.html#ga6edad8c1f41b0a31d4a7ce865573064f">UART4_TX_GPIO_CONFIG</a>&#160;&#160;&#160;GPIOC, GPIO_PIN_11</td></tr>
<tr class="memdesc:ga6edad8c1f41b0a31d4a7ce865573064f"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 TX Pin <br  />
 <br /></td></tr>
<tr class="separator:ga6edad8c1f41b0a31d4a7ce865573064f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b18776a03700867b4bf61893bd0a6d2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/dec/group__I2__UART4__DMA.html#ga0b18776a03700867b4bf61893bd0a6d2">UART4_DMA_ENABLE</a>&#160;&#160;&#160;<a class="el" href="../../de/d69/group__I2__DISABLE__ENABLE.html#ga20a0277efe30bd0c8939e94b2951195e">I2_DISABLE</a></td></tr>
<tr class="memdesc:ga0b18776a03700867b4bf61893bd0a6d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 DMA Configuration <br  />
 <br /></td></tr>
<tr class="separator:ga0b18776a03700867b4bf61893bd0a6d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f69929773eeb7ebcc4215ad0d73edfb"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/dec/group__I2__UART4__DMA.html#ga4f69929773eeb7ebcc4215ad0d73edfb">UART4_RX_DMA_CONFIG</a>&#160;&#160;&#160;DMA_CHANNEL_4, DMA1_Stream2</td></tr>
<tr class="memdesc:ga4f69929773eeb7ebcc4215ad0d73edfb"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 DMArx. <br /></td></tr>
<tr class="separator:ga4f69929773eeb7ebcc4215ad0d73edfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19084d691caf313616cc9c6559eebca4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/dec/group__I2__UART4__DMA.html#ga19084d691caf313616cc9c6559eebca4">UART4_TX_DMA_CONFIG</a>&#160;&#160;&#160;DMA_CHANNEL_4, DMA1_Stream4</td></tr>
<tr class="memdesc:ga19084d691caf313616cc9c6559eebca4"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 DMAtx. <br /></td></tr>
<tr class="separator:ga19084d691caf313616cc9c6559eebca4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab45f1390c1aae73ae4f9408a33784ea6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/da2/group__I2__UART4__DMA__IRQn.html#gab45f1390c1aae73ae4f9408a33784ea6">UART4_DMA_RX_IRQn</a>&#160;&#160;&#160;DMA1_Stream2_IRQn</td></tr>
<tr class="memdesc:gab45f1390c1aae73ae4f9408a33784ea6"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 DMA RX IRQn <br  />
 <br /></td></tr>
<tr class="separator:gab45f1390c1aae73ae4f9408a33784ea6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ae6e23a609c26744c00b45ac6e1c722"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/da2/group__I2__UART4__DMA__IRQn.html#ga8ae6e23a609c26744c00b45ac6e1c722">UART4_DMA_TX_IRQn</a>&#160;&#160;&#160;DMA1_Stream4_IRQn</td></tr>
<tr class="memdesc:ga8ae6e23a609c26744c00b45ac6e1c722"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 DMA TX IRQn <br  />
 <br /></td></tr>
<tr class="separator:ga8ae6e23a609c26744c00b45ac6e1c722"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98ae3bbdce13166b148d3fc9cd96a24c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/da2/group__I2__UART4__DMA__IRQn.html#ga98ae3bbdce13166b148d3fc9cd96a24c">UART4_DMA_RX_IRQHandler</a>&#160;&#160;&#160;DMA1_Stream2_IRQHandler</td></tr>
<tr class="memdesc:ga98ae3bbdce13166b148d3fc9cd96a24c"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA RX handler. <br /></td></tr>
<tr class="separator:ga98ae3bbdce13166b148d3fc9cd96a24c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32a533816e8a187064e7cd432167dd78"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/da2/group__I2__UART4__DMA__IRQn.html#ga32a533816e8a187064e7cd432167dd78">UART4_DMA_TX_IRQHandler</a>&#160;&#160;&#160;DMA1_Stream4_IRQHandler</td></tr>
<tr class="memdesc:ga32a533816e8a187064e7cd432167dd78"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA TX handler. <br /></td></tr>
<tr class="separator:ga32a533816e8a187064e7cd432167dd78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91306db5b09222097191d9a08d3b542e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d36/group__I2__UART5__GPIO.html#ga91306db5b09222097191d9a08d3b542e">UART5_RX_GPIO_CONFIG</a>&#160;&#160;&#160;GPIOC, GPIO_PIN_10</td></tr>
<tr class="memdesc:ga91306db5b09222097191d9a08d3b542e"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART5 RX Pin <br  />
 <br /></td></tr>
<tr class="separator:ga91306db5b09222097191d9a08d3b542e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e9bb293ad45a0a11bdeeb102405bfce"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d36/group__I2__UART5__GPIO.html#ga6e9bb293ad45a0a11bdeeb102405bfce">UART5_TX_GPIO_CONFIG</a>&#160;&#160;&#160;GPIOD, GPIO_PIN_2</td></tr>
<tr class="memdesc:ga6e9bb293ad45a0a11bdeeb102405bfce"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART5 TX Pin <br  />
 <br /></td></tr>
<tr class="separator:ga6e9bb293ad45a0a11bdeeb102405bfce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga754232054db9fb4447dc92229c904a48"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d78/group__I2__UART5__DMA.html#ga754232054db9fb4447dc92229c904a48">UART5_DMA_ENABLE</a>&#160;&#160;&#160;<a class="el" href="../../de/d69/group__I2__DISABLE__ENABLE.html#ga20a0277efe30bd0c8939e94b2951195e">I2_DISABLE</a></td></tr>
<tr class="memdesc:ga754232054db9fb4447dc92229c904a48"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART5 DMA Configuration <br  />
 <br /></td></tr>
<tr class="separator:ga754232054db9fb4447dc92229c904a48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b6f08c247277ffba1ebcf916806ff49"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d78/group__I2__UART5__DMA.html#ga1b6f08c247277ffba1ebcf916806ff49">UART5_RX_DMA_CONFIG</a>&#160;&#160;&#160;DMA_CHANNEL_4, DMA1_Stream0</td></tr>
<tr class="memdesc:ga1b6f08c247277ffba1ebcf916806ff49"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART5 DMArx. <br /></td></tr>
<tr class="separator:ga1b6f08c247277ffba1ebcf916806ff49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c7ae1633004f221a10a561ffa6eab8c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d78/group__I2__UART5__DMA.html#ga4c7ae1633004f221a10a561ffa6eab8c">UART5_TX_DMA_CONFIG</a>&#160;&#160;&#160;DMA_CHANNEL_4, DMA1_Stream7</td></tr>
<tr class="memdesc:ga4c7ae1633004f221a10a561ffa6eab8c"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART5 DMAtx. <br /></td></tr>
<tr class="separator:ga4c7ae1633004f221a10a561ffa6eab8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ed101deb12eed84f0b4ee1112d66348"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/d2f/group__I2__UART5__DMA__IRQn.html#ga3ed101deb12eed84f0b4ee1112d66348">UART5_DMA_RX_IRQn</a>&#160;&#160;&#160;DMA1_Stream0_IRQn</td></tr>
<tr class="memdesc:ga3ed101deb12eed84f0b4ee1112d66348"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART5 DMA RX IRQn <br  />
 <br /></td></tr>
<tr class="separator:ga3ed101deb12eed84f0b4ee1112d66348"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e0680299250a311a87d47fc6c0ef9f8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/d2f/group__I2__UART5__DMA__IRQn.html#ga8e0680299250a311a87d47fc6c0ef9f8">UART5_DMA_TX_IRQn</a>&#160;&#160;&#160;DMA1_Stream7_IRQn</td></tr>
<tr class="memdesc:ga8e0680299250a311a87d47fc6c0ef9f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART5 DMA TX IRQn <br  />
 <br /></td></tr>
<tr class="separator:ga8e0680299250a311a87d47fc6c0ef9f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe3590ff3ef9008755c2bf25b64520bd"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/d2f/group__I2__UART5__DMA__IRQn.html#gafe3590ff3ef9008755c2bf25b64520bd">UART5_DMA_RX_IRQHandler</a>&#160;&#160;&#160;DMA1_Stream0_IRQHandler</td></tr>
<tr class="memdesc:gafe3590ff3ef9008755c2bf25b64520bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA RX handler. <br /></td></tr>
<tr class="separator:gafe3590ff3ef9008755c2bf25b64520bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3377b918a6919364e0574d04e1596746"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/d2f/group__I2__UART5__DMA__IRQn.html#ga3377b918a6919364e0574d04e1596746">UART5_DMA_TX_IRQHandler</a>&#160;&#160;&#160;DMA1_Stream7_IRQHandler</td></tr>
<tr class="memdesc:ga3377b918a6919364e0574d04e1596746"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA TX handler. <br /></td></tr>
<tr class="separator:ga3377b918a6919364e0574d04e1596746"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab76d839bda547f58125918a62bf05dbd"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/dfa/group__I2__UART6__GPIO.html#gab76d839bda547f58125918a62bf05dbd">UART6_RX_GPIO_CONFIG</a>&#160;&#160;&#160;GPIOC, GPIO_PIN_6</td></tr>
<tr class="memdesc:gab76d839bda547f58125918a62bf05dbd"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART6 RX Pin <br  />
 <br /></td></tr>
<tr class="separator:gab76d839bda547f58125918a62bf05dbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab249743a7473ec5a519dddbbb337c63d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/dfa/group__I2__UART6__GPIO.html#gab249743a7473ec5a519dddbbb337c63d">UART6_TX_GPIO_CONFIG</a>&#160;&#160;&#160;GPIOC, GPIO_PIN_7</td></tr>
<tr class="memdesc:gab249743a7473ec5a519dddbbb337c63d"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART6 TX Pin <br  />
 <br /></td></tr>
<tr class="separator:gab249743a7473ec5a519dddbbb337c63d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65c1bc367142cb68020430ca03fb895a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d12/group__I2__UART6__DMA.html#ga65c1bc367142cb68020430ca03fb895a">UART6_DMA_ENABLE</a>&#160;&#160;&#160;<a class="el" href="../../de/d69/group__I2__DISABLE__ENABLE.html#ga20a0277efe30bd0c8939e94b2951195e">I2_DISABLE</a></td></tr>
<tr class="memdesc:ga65c1bc367142cb68020430ca03fb895a"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART6 DMA Configuration <br  />
 <br /></td></tr>
<tr class="separator:ga65c1bc367142cb68020430ca03fb895a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9026bbe3cde113980f706e64b07800f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d12/group__I2__UART6__DMA.html#gac9026bbe3cde113980f706e64b07800f">UART6_RX_DMA_CONFIG</a>&#160;&#160;&#160;DMA_CHANNEL_5, DMA2_Stream1</td></tr>
<tr class="memdesc:gac9026bbe3cde113980f706e64b07800f"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART6 DMArx. <br /></td></tr>
<tr class="separator:gac9026bbe3cde113980f706e64b07800f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7312cfc38fc7210aec74070beb85ccb0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/d12/group__I2__UART6__DMA.html#ga7312cfc38fc7210aec74070beb85ccb0">UART6_TX_DMA_CONFIG</a>&#160;&#160;&#160;DMA_CHANNEL_5, DMA2_Stream2</td></tr>
<tr class="memdesc:ga7312cfc38fc7210aec74070beb85ccb0"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART6 DMAtx. <br /></td></tr>
<tr class="separator:ga7312cfc38fc7210aec74070beb85ccb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf52572498067a707ff3e119a20cef303"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d4c/group__I2__UART6__DMA__IRQn.html#gaf52572498067a707ff3e119a20cef303">UART6_DMA_RX_IRQn</a>&#160;&#160;&#160;DMA2_Stream1_IRQn</td></tr>
<tr class="memdesc:gaf52572498067a707ff3e119a20cef303"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART6 DMA RX IRQn <br  />
 <br /></td></tr>
<tr class="separator:gaf52572498067a707ff3e119a20cef303"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d5029031f952354bc5d1c8c78b5af43"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d4c/group__I2__UART6__DMA__IRQn.html#ga8d5029031f952354bc5d1c8c78b5af43">UART6_DMA_TX_IRQn</a>&#160;&#160;&#160;DMA2_Stream2_IRQn</td></tr>
<tr class="memdesc:ga8d5029031f952354bc5d1c8c78b5af43"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART6 DMA TX IRQn <br  />
 <br /></td></tr>
<tr class="separator:ga8d5029031f952354bc5d1c8c78b5af43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdbfd1affd632246993be0626561859d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d4c/group__I2__UART6__DMA__IRQn.html#gabdbfd1affd632246993be0626561859d">UART6_DMA_RX_IRQHandler</a>&#160;&#160;&#160;DMA2_Stream1_IRQHandler</td></tr>
<tr class="memdesc:gabdbfd1affd632246993be0626561859d"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA RX handler. <br /></td></tr>
<tr class="separator:gabdbfd1affd632246993be0626561859d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5762af7256efd2cd2ab9c014b5623223"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d4c/group__I2__UART6__DMA__IRQn.html#ga5762af7256efd2cd2ab9c014b5623223">UART6_DMA_TX_IRQHandler</a>&#160;&#160;&#160;DMA2_Stream2_IRQHandler</td></tr>
<tr class="memdesc:ga5762af7256efd2cd2ab9c014b5623223"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA TX handler. <br /></td></tr>
<tr class="separator:ga5762af7256efd2cd2ab9c014b5623223"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a39a2be47f95887706ad031b73240fcaf"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d0/d23/structi2__uart__ctx__t.html">i2_uart_ctx_t</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/dcc/i2__stm32f4xx__hal__uart_8c.html#a39a2be47f95887706ad031b73240fcaf">uart_get_ctx_from_name</a> (const char *name)</td></tr>
<tr class="memdesc:a39a2be47f95887706ad031b73240fcaf"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART name to context converter.  <a href="../../db/dcc/i2__stm32f4xx__hal__uart_8c.html#a39a2be47f95887706ad031b73240fcaf">More...</a><br /></td></tr>
<tr class="separator:a39a2be47f95887706ad031b73240fcaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0191e20247a4f7323b3ce1207c24ed2"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d0/d23/structi2__uart__ctx__t.html">i2_uart_ctx_t</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/dcc/i2__stm32f4xx__hal__uart_8c.html#ad0191e20247a4f7323b3ce1207c24ed2">uart_get_ctx_from_handle</a> (UART_HandleTypeDef *huart)</td></tr>
<tr class="memdesc:ad0191e20247a4f7323b3ce1207c24ed2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get UART context from handle.  <a href="../../db/dcc/i2__stm32f4xx__hal__uart_8c.html#ad0191e20247a4f7323b3ce1207c24ed2">More...</a><br /></td></tr>
<tr class="separator:ad0191e20247a4f7323b3ce1207c24ed2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acaf754e1410cc07d5d10bdf9a2d9f76c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d6/d49/i2__error_8h.html#a3c632610efd6b2c3290914e1fcbad206">i2_error</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/dcc/i2__stm32f4xx__hal__uart_8c.html#acaf754e1410cc07d5d10bdf9a2d9f76c">i2_uart_init</a> (<a class="el" href="../../d2/d1e/structi2__uart__inst__t.html">i2_uart_inst_t</a> *inst)</td></tr>
<tr class="memdesc:acaf754e1410cc07d5d10bdf9a2d9f76c"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART initialization.  <a href="../../db/dcc/i2__stm32f4xx__hal__uart_8c.html#acaf754e1410cc07d5d10bdf9a2d9f76c">More...</a><br /></td></tr>
<tr class="separator:acaf754e1410cc07d5d10bdf9a2d9f76c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f7f0fa3af65dc3ed8145e52e85b5554"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d6/d49/i2__error_8h.html#a3c632610efd6b2c3290914e1fcbad206">i2_error</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/dcc/i2__stm32f4xx__hal__uart_8c.html#a6f7f0fa3af65dc3ed8145e52e85b5554">i2_uart_reset</a> (<a class="el" href="../../d2/d1e/structi2__uart__inst__t.html">i2_uart_inst_t</a> *inst)</td></tr>
<tr class="memdesc:a6f7f0fa3af65dc3ed8145e52e85b5554"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Reset.  <a href="../../db/dcc/i2__stm32f4xx__hal__uart_8c.html#a6f7f0fa3af65dc3ed8145e52e85b5554">More...</a><br /></td></tr>
<tr class="separator:a6f7f0fa3af65dc3ed8145e52e85b5554"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0b01303bd11d20a760b02edfd01f6f8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d1e/structi2__uart__inst__t.html">i2_uart_inst_t</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/dcc/i2__stm32f4xx__hal__uart_8c.html#af0b01303bd11d20a760b02edfd01f6f8">i2_uart_inst_get</a> (char *inst_name)</td></tr>
<tr class="memdesc:af0b01303bd11d20a760b02edfd01f6f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART name to instance converter.  <a href="../../db/dcc/i2__stm32f4xx__hal__uart_8c.html#af0b01303bd11d20a760b02edfd01f6f8">More...</a><br /></td></tr>
<tr class="separator:af0b01303bd11d20a760b02edfd01f6f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c1e639155e588da4c8a70eeb252c943"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d6/d49/i2__error_8h.html#a3c632610efd6b2c3290914e1fcbad206">i2_error</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/dcc/i2__stm32f4xx__hal__uart_8c.html#a4c1e639155e588da4c8a70eeb252c943">i2_uart_tx</a> (<a class="el" href="../../d2/d1e/structi2__uart__inst__t.html">i2_uart_inst_t</a> *inst, uint8_t *txbuf, int32_t size, int32_t *num_bytes, uint32_t timeout)</td></tr>
<tr class="memdesc:a4c1e639155e588da4c8a70eeb252c943"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART transmission function.  <a href="../../db/dcc/i2__stm32f4xx__hal__uart_8c.html#a4c1e639155e588da4c8a70eeb252c943">More...</a><br /></td></tr>
<tr class="separator:a4c1e639155e588da4c8a70eeb252c943"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b926c3a6a73d26ba4afc2eb3e1e123d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d6/d49/i2__error_8h.html#a3c632610efd6b2c3290914e1fcbad206">i2_error</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/dcc/i2__stm32f4xx__hal__uart_8c.html#a5b926c3a6a73d26ba4afc2eb3e1e123d">i2_uart_tx_polling</a> (<a class="el" href="../../d2/d1e/structi2__uart__inst__t.html">i2_uart_inst_t</a> *inst, uint8_t *txbuf, int32_t size, int32_t *num_bytes, uint32_t timeout)</td></tr>
<tr class="memdesc:a5b926c3a6a73d26ba4afc2eb3e1e123d"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART polling transmission API.  <a href="../../db/dcc/i2__stm32f4xx__hal__uart_8c.html#a5b926c3a6a73d26ba4afc2eb3e1e123d">More...</a><br /></td></tr>
<tr class="separator:a5b926c3a6a73d26ba4afc2eb3e1e123d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3175dc2c2d043ac1856b1c148c99e11"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d6/d49/i2__error_8h.html#a3c632610efd6b2c3290914e1fcbad206">i2_error</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/dcc/i2__stm32f4xx__hal__uart_8c.html#ae3175dc2c2d043ac1856b1c148c99e11">i2_uart_rx_buffering_start</a> (<a class="el" href="../../d2/d1e/structi2__uart__inst__t.html">i2_uart_inst_t</a> *inst)</td></tr>
<tr class="memdesc:ae3175dc2c2d043ac1856b1c148c99e11"><td class="mdescLeft">&#160;</td><td class="mdescRight">Start buffering continuous RX stream.  <a href="../../db/dcc/i2__stm32f4xx__hal__uart_8c.html#ae3175dc2c2d043ac1856b1c148c99e11">More...</a><br /></td></tr>
<tr class="separator:ae3175dc2c2d043ac1856b1c148c99e11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82016e59fbca5af59e95debcfe4e77d1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d6/d49/i2__error_8h.html#a3c632610efd6b2c3290914e1fcbad206">i2_error</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/dcc/i2__stm32f4xx__hal__uart_8c.html#a82016e59fbca5af59e95debcfe4e77d1">i2_uart_rx_buffering_stop</a> (<a class="el" href="../../d2/d1e/structi2__uart__inst__t.html">i2_uart_inst_t</a> *inst)</td></tr>
<tr class="memdesc:a82016e59fbca5af59e95debcfe4e77d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Stop buffering continuous RX stream.  <a href="../../db/dcc/i2__stm32f4xx__hal__uart_8c.html#a82016e59fbca5af59e95debcfe4e77d1">More...</a><br /></td></tr>
<tr class="separator:a82016e59fbca5af59e95debcfe4e77d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad77fa830fbbd4904d3629d32838ccfd4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d6/d49/i2__error_8h.html#a3c632610efd6b2c3290914e1fcbad206">i2_error</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/dcc/i2__stm32f4xx__hal__uart_8c.html#ad77fa830fbbd4904d3629d32838ccfd4">i2_uart_rx</a> (<a class="el" href="../../d2/d1e/structi2__uart__inst__t.html">i2_uart_inst_t</a> *inst, uint8_t *rxbuf, int32_t size, int32_t *num_bytes, uint32_t timeout)</td></tr>
<tr class="memdesc:ad77fa830fbbd4904d3629d32838ccfd4"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART receiving function.  <a href="../../db/dcc/i2__stm32f4xx__hal__uart_8c.html#ad77fa830fbbd4904d3629d32838ccfd4">More...</a><br /></td></tr>
<tr class="separator:ad77fa830fbbd4904d3629d32838ccfd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94629ad8139c4bc3fea4e9e9aaa555da"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d6/d49/i2__error_8h.html#a3c632610efd6b2c3290914e1fcbad206">i2_error</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/dcc/i2__stm32f4xx__hal__uart_8c.html#a94629ad8139c4bc3fea4e9e9aaa555da">i2_uart_rx_polling</a> (<a class="el" href="../../d2/d1e/structi2__uart__inst__t.html">i2_uart_inst_t</a> *inst, uint8_t *rxbuf, int32_t size, int32_t *num_bytes, uint32_t timeout)</td></tr>
<tr class="memdesc:a94629ad8139c4bc3fea4e9e9aaa555da"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART polling reception API.  <a href="../../db/dcc/i2__stm32f4xx__hal__uart_8c.html#a94629ad8139c4bc3fea4e9e9aaa555da">More...</a><br /></td></tr>
<tr class="separator:a94629ad8139c4bc3fea4e9e9aaa555da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7139cd4baabbbcbab0c1fe6d7d4ae1cc"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/dcc/i2__stm32f4xx__hal__uart_8c.html#a7139cd4baabbbcbab0c1fe6d7d4ae1cc">USART1_IRQHandler</a> (void)</td></tr>
<tr class="memdesc:a7139cd4baabbbcbab0c1fe6d7d4ae1cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 interrupt Handler.  <a href="../../db/dcc/i2__stm32f4xx__hal__uart_8c.html#a7139cd4baabbbcbab0c1fe6d7d4ae1cc">More...</a><br /></td></tr>
<tr class="separator:a7139cd4baabbbcbab0c1fe6d7d4ae1cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:addd51bf6b502d51ba1d2bc83032c2779"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/dcc/i2__stm32f4xx__hal__uart_8c.html#addd51bf6b502d51ba1d2bc83032c2779">UART1_DMA_RX_IRQHandler</a> (void)</td></tr>
<tr class="memdesc:addd51bf6b502d51ba1d2bc83032c2779"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 DMA receive interrupt Handler.  <a href="../../db/dcc/i2__stm32f4xx__hal__uart_8c.html#addd51bf6b502d51ba1d2bc83032c2779">More...</a><br /></td></tr>
<tr class="separator:addd51bf6b502d51ba1d2bc83032c2779"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c7f459d9b80384847ff24db15ed7027"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/dcc/i2__stm32f4xx__hal__uart_8c.html#a4c7f459d9b80384847ff24db15ed7027">UART1_DMA_TX_IRQHandler</a> (void)</td></tr>
<tr class="memdesc:a4c7f459d9b80384847ff24db15ed7027"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 DMA transmit interrupt Handler.  <a href="../../db/dcc/i2__stm32f4xx__hal__uart_8c.html#a4c7f459d9b80384847ff24db15ed7027">More...</a><br /></td></tr>
<tr class="separator:a4c7f459d9b80384847ff24db15ed7027"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ca6fd0e6f77921dd1123539857ba0a8"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/dcc/i2__stm32f4xx__hal__uart_8c.html#a0ca6fd0e6f77921dd1123539857ba0a8">USART2_IRQHandler</a> (void)</td></tr>
<tr class="memdesc:a0ca6fd0e6f77921dd1123539857ba0a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 interrupt Handler.  <a href="../../db/dcc/i2__stm32f4xx__hal__uart_8c.html#a0ca6fd0e6f77921dd1123539857ba0a8">More...</a><br /></td></tr>
<tr class="separator:a0ca6fd0e6f77921dd1123539857ba0a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a021ac0605204d659ed42777ac0e79d46"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/dcc/i2__stm32f4xx__hal__uart_8c.html#a021ac0605204d659ed42777ac0e79d46">UART2_DMA_RX_IRQHandler</a> (void)</td></tr>
<tr class="memdesc:a021ac0605204d659ed42777ac0e79d46"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 DMA receive interrupt Handler.  <a href="../../db/dcc/i2__stm32f4xx__hal__uart_8c.html#a021ac0605204d659ed42777ac0e79d46">More...</a><br /></td></tr>
<tr class="separator:a021ac0605204d659ed42777ac0e79d46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a688160ff108ac10a3192c242f295fb2c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/dcc/i2__stm32f4xx__hal__uart_8c.html#a688160ff108ac10a3192c242f295fb2c">UART2_DMA_TX_IRQHandler</a> (void)</td></tr>
<tr class="memdesc:a688160ff108ac10a3192c242f295fb2c"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 DMA transmit interrupt Handler.  <a href="../../db/dcc/i2__stm32f4xx__hal__uart_8c.html#a688160ff108ac10a3192c242f295fb2c">More...</a><br /></td></tr>
<tr class="separator:a688160ff108ac10a3192c242f295fb2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d108a3468b2051548183ee5ca2158a0"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/dcc/i2__stm32f4xx__hal__uart_8c.html#a0d108a3468b2051548183ee5ca2158a0">USART3_IRQHandler</a> (void)</td></tr>
<tr class="memdesc:a0d108a3468b2051548183ee5ca2158a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 interrupt Handler.  <a href="../../db/dcc/i2__stm32f4xx__hal__uart_8c.html#a0d108a3468b2051548183ee5ca2158a0">More...</a><br /></td></tr>
<tr class="separator:a0d108a3468b2051548183ee5ca2158a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afde0720caaa66a6271aefb0ae42adfa2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/dcc/i2__stm32f4xx__hal__uart_8c.html#afde0720caaa66a6271aefb0ae42adfa2">UART3_DMA_RX_IRQHandler</a> (void)</td></tr>
<tr class="memdesc:afde0720caaa66a6271aefb0ae42adfa2"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 DMA receive interrupt Handler.  <a href="../../db/dcc/i2__stm32f4xx__hal__uart_8c.html#afde0720caaa66a6271aefb0ae42adfa2">More...</a><br /></td></tr>
<tr class="separator:afde0720caaa66a6271aefb0ae42adfa2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07a0d5940f78a141517d07da784f0843"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/dcc/i2__stm32f4xx__hal__uart_8c.html#a07a0d5940f78a141517d07da784f0843">UART3_DMA_TX_IRQHandler</a> (void)</td></tr>
<tr class="memdesc:a07a0d5940f78a141517d07da784f0843"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 DMA transmit interrupt Handler.  <a href="../../db/dcc/i2__stm32f4xx__hal__uart_8c.html#a07a0d5940f78a141517d07da784f0843">More...</a><br /></td></tr>
<tr class="separator:a07a0d5940f78a141517d07da784f0843"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88774889b903ae43403cd7e7a11a8f4f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/dcc/i2__stm32f4xx__hal__uart_8c.html#a88774889b903ae43403cd7e7a11a8f4f">UART4_IRQHandler</a> (void)</td></tr>
<tr class="memdesc:a88774889b903ae43403cd7e7a11a8f4f"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 interrupt Handler.  <a href="../../db/dcc/i2__stm32f4xx__hal__uart_8c.html#a88774889b903ae43403cd7e7a11a8f4f">More...</a><br /></td></tr>
<tr class="separator:a88774889b903ae43403cd7e7a11a8f4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0d415870393a7570beb8e511b7b32e4"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/dcc/i2__stm32f4xx__hal__uart_8c.html#ad0d415870393a7570beb8e511b7b32e4">UART4_DMA_RX_IRQHandler</a> (void)</td></tr>
<tr class="memdesc:ad0d415870393a7570beb8e511b7b32e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 DMA receive interrupt Handler.  <a href="../../db/dcc/i2__stm32f4xx__hal__uart_8c.html#ad0d415870393a7570beb8e511b7b32e4">More...</a><br /></td></tr>
<tr class="separator:ad0d415870393a7570beb8e511b7b32e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab81d4467ffdb22a3fad31cd8821cd77c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/dcc/i2__stm32f4xx__hal__uart_8c.html#ab81d4467ffdb22a3fad31cd8821cd77c">UART4_DMA_TX_IRQHandler</a> (void)</td></tr>
<tr class="memdesc:ab81d4467ffdb22a3fad31cd8821cd77c"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 DMA transmit interrupt Handler.  <a href="../../db/dcc/i2__stm32f4xx__hal__uart_8c.html#ab81d4467ffdb22a3fad31cd8821cd77c">More...</a><br /></td></tr>
<tr class="separator:ab81d4467ffdb22a3fad31cd8821cd77c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1c474cac5abda23ebbe8a9e8f4d7551"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/dcc/i2__stm32f4xx__hal__uart_8c.html#aa1c474cac5abda23ebbe8a9e8f4d7551">UART5_IRQHandler</a> (void)</td></tr>
<tr class="memdesc:aa1c474cac5abda23ebbe8a9e8f4d7551"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART5 interrupt Handler.  <a href="../../db/dcc/i2__stm32f4xx__hal__uart_8c.html#aa1c474cac5abda23ebbe8a9e8f4d7551">More...</a><br /></td></tr>
<tr class="separator:aa1c474cac5abda23ebbe8a9e8f4d7551"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea88eb66e15f2d32bbcc0e2998c066c0"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/dcc/i2__stm32f4xx__hal__uart_8c.html#aea88eb66e15f2d32bbcc0e2998c066c0">UART5_DMA_RX_IRQHandler</a> (void)</td></tr>
<tr class="memdesc:aea88eb66e15f2d32bbcc0e2998c066c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART5 DMA receive interrupt Handler.  <a href="../../db/dcc/i2__stm32f4xx__hal__uart_8c.html#aea88eb66e15f2d32bbcc0e2998c066c0">More...</a><br /></td></tr>
<tr class="separator:aea88eb66e15f2d32bbcc0e2998c066c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad305834d80f6011f4a9001201fd7a6ec"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/dcc/i2__stm32f4xx__hal__uart_8c.html#ad305834d80f6011f4a9001201fd7a6ec">UART5_DMA_TX_IRQHandler</a> (void)</td></tr>
<tr class="memdesc:ad305834d80f6011f4a9001201fd7a6ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART5 DMA transmit interrupt Handler.  <a href="../../db/dcc/i2__stm32f4xx__hal__uart_8c.html#ad305834d80f6011f4a9001201fd7a6ec">More...</a><br /></td></tr>
<tr class="separator:ad305834d80f6011f4a9001201fd7a6ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12c827857d907ad0cccd586fd934d446"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/dcc/i2__stm32f4xx__hal__uart_8c.html#a12c827857d907ad0cccd586fd934d446">USART6_IRQHandler</a> (void)</td></tr>
<tr class="memdesc:a12c827857d907ad0cccd586fd934d446"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART6 interrupt Handler.  <a href="../../db/dcc/i2__stm32f4xx__hal__uart_8c.html#a12c827857d907ad0cccd586fd934d446">More...</a><br /></td></tr>
<tr class="separator:a12c827857d907ad0cccd586fd934d446"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed27e53fc384b1a552c3d9afa969b9af"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/dcc/i2__stm32f4xx__hal__uart_8c.html#aed27e53fc384b1a552c3d9afa969b9af">UART6_DMA_RX_IRQHandler</a> (void)</td></tr>
<tr class="memdesc:aed27e53fc384b1a552c3d9afa969b9af"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART6 DMA receive interrupt Handler.  <a href="../../db/dcc/i2__stm32f4xx__hal__uart_8c.html#aed27e53fc384b1a552c3d9afa969b9af">More...</a><br /></td></tr>
<tr class="separator:aed27e53fc384b1a552c3d9afa969b9af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8bcca1014de224ad804ef70e278bf9dd"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/dcc/i2__stm32f4xx__hal__uart_8c.html#a8bcca1014de224ad804ef70e278bf9dd">UART6_DMA_TX_IRQHandler</a> (void)</td></tr>
<tr class="memdesc:a8bcca1014de224ad804ef70e278bf9dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART6 DMA transmit interrupt Handler.  <a href="../../db/dcc/i2__stm32f4xx__hal__uart_8c.html#a8bcca1014de224ad804ef70e278bf9dd">More...</a><br /></td></tr>
<tr class="separator:a8bcca1014de224ad804ef70e278bf9dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1884970cc493d8efba5aec28c0d526e7"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/dcc/i2__stm32f4xx__hal__uart_8c.html#a1884970cc493d8efba5aec28c0d526e7">HAL_UART_RxHalfCpltCallback</a> (UART_HandleTypeDef *huart)</td></tr>
<tr class="memdesc:a1884970cc493d8efba5aec28c0d526e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART DMA receive half compete callback.  <a href="../../db/dcc/i2__stm32f4xx__hal__uart_8c.html#a1884970cc493d8efba5aec28c0d526e7">More...</a><br /></td></tr>
<tr class="separator:a1884970cc493d8efba5aec28c0d526e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae494a9643f29b87d6d81e5264e60e57b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/dcc/i2__stm32f4xx__hal__uart_8c.html#ae494a9643f29b87d6d81e5264e60e57b">HAL_UART_RxCpltCallback</a> (UART_HandleTypeDef *huart)</td></tr>
<tr class="memdesc:ae494a9643f29b87d6d81e5264e60e57b"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART DMA receive compete callback.  <a href="../../db/dcc/i2__stm32f4xx__hal__uart_8c.html#ae494a9643f29b87d6d81e5264e60e57b">More...</a><br /></td></tr>
<tr class="separator:ae494a9643f29b87d6d81e5264e60e57b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abcdf9b59049eccbc87d54042f9235b1a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/dcc/i2__stm32f4xx__hal__uart_8c.html#abcdf9b59049eccbc87d54042f9235b1a">HAL_UART_TxCpltCallback</a> (UART_HandleTypeDef *huart)</td></tr>
<tr class="memdesc:abcdf9b59049eccbc87d54042f9235b1a"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART DMA transmit compete callback.  <a href="../../db/dcc/i2__stm32f4xx__hal__uart_8c.html#abcdf9b59049eccbc87d54042f9235b1a">More...</a><br /></td></tr>
<tr class="separator:abcdf9b59049eccbc87d54042f9235b1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad66916f8edd7d8a7deed000472aa1f2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d6/d49/i2__error_8h.html#a3c632610efd6b2c3290914e1fcbad206">i2_error</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/dcc/i2__stm32f4xx__hal__uart_8c.html#aad66916f8edd7d8a7deed000472aa1f2">i2_uart_rx_trigger_level_set</a> (<a class="el" href="../../d2/d1e/structi2__uart__inst__t.html">i2_uart_inst_t</a> *inst, int32_t rx_trigger_level)</td></tr>
<tr class="memdesc:aad66916f8edd7d8a7deed000472aa1f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the UART RX FIFO level.  <a href="../../db/dcc/i2__stm32f4xx__hal__uart_8c.html#aad66916f8edd7d8a7deed000472aa1f2">More...</a><br /></td></tr>
<tr class="separator:aad66916f8edd7d8a7deed000472aa1f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6725675108a02cffa93fe9d5ffc18f95"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d6/d49/i2__error_8h.html#a3c632610efd6b2c3290914e1fcbad206">i2_error</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/dcc/i2__stm32f4xx__hal__uart_8c.html#a6725675108a02cffa93fe9d5ffc18f95">i2_uart_rx_trigger_level_get</a> (<a class="el" href="../../d2/d1e/structi2__uart__inst__t.html">i2_uart_inst_t</a> *inst, int32_t *rx_trigger_level)</td></tr>
<tr class="memdesc:a6725675108a02cffa93fe9d5ffc18f95"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the UART RX FIFO level.  <a href="../../db/dcc/i2__stm32f4xx__hal__uart_8c.html#a6725675108a02cffa93fe9d5ffc18f95">More...</a><br /></td></tr>
<tr class="separator:a6725675108a02cffa93fe9d5ffc18f95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41535c3640159332da1f33f2b572c9c8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d6/d49/i2__error_8h.html#a3c632610efd6b2c3290914e1fcbad206">i2_error</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/dcc/i2__stm32f4xx__hal__uart_8c.html#a41535c3640159332da1f33f2b572c9c8">i2_uart_rx_water_mark_get</a> (<a class="el" href="../../d2/d1e/structi2__uart__inst__t.html">i2_uart_inst_t</a> *inst, int32_t *rx_water_mark)</td></tr>
<tr class="memdesc:a41535c3640159332da1f33f2b572c9c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the current RX water mark level.  <a href="../../db/dcc/i2__stm32f4xx__hal__uart_8c.html#a41535c3640159332da1f33f2b572c9c8">More...</a><br /></td></tr>
<tr class="separator:a41535c3640159332da1f33f2b572c9c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5d7206b28d9a70a64f7e5f1076b9d4c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d6/d49/i2__error_8h.html#a3c632610efd6b2c3290914e1fcbad206">i2_error</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/dcc/i2__stm32f4xx__hal__uart_8c.html#af5d7206b28d9a70a64f7e5f1076b9d4c">i2_uart_rx_byte_count_get</a> (<a class="el" href="../../d2/d1e/structi2__uart__inst__t.html">i2_uart_inst_t</a> *inst, int32_t *count)</td></tr>
<tr class="memdesc:af5d7206b28d9a70a64f7e5f1076b9d4c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reads RX byte count.  <a href="../../db/dcc/i2__stm32f4xx__hal__uart_8c.html#af5d7206b28d9a70a64f7e5f1076b9d4c">More...</a><br /></td></tr>
<tr class="separator:af5d7206b28d9a70a64f7e5f1076b9d4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98729cfaa842c93589793add3fc5b8e6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d6/d49/i2__error_8h.html#a3c632610efd6b2c3290914e1fcbad206">i2_error</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/dcc/i2__stm32f4xx__hal__uart_8c.html#a98729cfaa842c93589793add3fc5b8e6">i2_uart_rx_fifo_size_get</a> (<a class="el" href="../../d2/d1e/structi2__uart__inst__t.html">i2_uart_inst_t</a> *inst, int32_t *size)</td></tr>
<tr class="memdesc:a98729cfaa842c93589793add3fc5b8e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reads RX FIFO size.  <a href="../../db/dcc/i2__stm32f4xx__hal__uart_8c.html#a98729cfaa842c93589793add3fc5b8e6">More...</a><br /></td></tr>
<tr class="separator:a98729cfaa842c93589793add3fc5b8e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8b46f0770254c353961832e81a09762"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d6/d49/i2__error_8h.html#a3c632610efd6b2c3290914e1fcbad206">i2_error</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/dcc/i2__stm32f4xx__hal__uart_8c.html#af8b46f0770254c353961832e81a09762">i2_uart_baud_rate_set</a> (<a class="el" href="../../d2/d1e/structi2__uart__inst__t.html">i2_uart_inst_t</a> *inst, int32_t baud_rate)</td></tr>
<tr class="memdesc:af8b46f0770254c353961832e81a09762"><td class="mdescLeft">&#160;</td><td class="mdescRight">Change the UART baud rate.  <a href="../../db/dcc/i2__stm32f4xx__hal__uart_8c.html#af8b46f0770254c353961832e81a09762">More...</a><br /></td></tr>
<tr class="separator:af8b46f0770254c353961832e81a09762"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:a1aeca311f263ce67bc6928d519282e1b"><td class="memItemLeft" align="right" valign="top"><a id="a1aeca311f263ce67bc6928d519282e1b"></a>
static <a class="el" href="../../d0/d23/structi2__uart__ctx__t.html">i2_uart_ctx_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/dcc/i2__stm32f4xx__hal__uart_8c.html#a1aeca311f263ce67bc6928d519282e1b">i2_uart_ctx_table</a> [<a class="el" href="../../d8/dd5/group__I2__ENABLE__UART__CONTEXT.html#ga112dac8755cbc2af3789b805828f902f">I2_MAX_NUM_UART_CONTEXT</a>]</td></tr>
<tr class="memdesc:a1aeca311f263ce67bc6928d519282e1b"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Context used in application. <br /></td></tr>
<tr class="separator:a1aeca311f263ce67bc6928d519282e1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8fab8b4d5e06e901b79efa372d381a9"><td class="memItemLeft" align="right" valign="top"><a id="ab8fab8b4d5e06e901b79efa372d381a9"></a>
static <a class="el" href="../../d2/d1e/structi2__uart__inst__t.html">i2_uart_inst_t</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/dcc/i2__stm32f4xx__hal__uart_8c.html#ab8fab8b4d5e06e901b79efa372d381a9">i2_uart_inst_table</a> [<a class="el" href="../../d8/dd5/group__I2__ENABLE__UART__CONTEXT.html#ga112dac8755cbc2af3789b805828f902f">I2_MAX_NUM_UART_CONTEXT</a>]</td></tr>
<tr class="memdesc:ab8fab8b4d5e06e901b79efa372d381a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Instances used in application. <br /></td></tr>
<tr class="separator:ab8fab8b4d5e06e901b79efa372d381a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac74529d98562ee3726fe1bf09edaa301"><td class="memItemLeft" align="right" valign="top"><a id="ac74529d98562ee3726fe1bf09edaa301"></a>
static UART_HandleTypeDef *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/dcc/i2__stm32f4xx__hal__uart_8c.html#ac74529d98562ee3726fe1bf09edaa301">usart1</a> = NULL</td></tr>
<tr class="memdesc:ac74529d98562ee3726fe1bf09edaa301"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 control handler <br  />
 <br /></td></tr>
<tr class="separator:ac74529d98562ee3726fe1bf09edaa301"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3e7540398f2bca85b8dae65a47a50ff"><td class="memItemLeft" align="right" valign="top"><a id="ac3e7540398f2bca85b8dae65a47a50ff"></a>
static UART_HandleTypeDef *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/dcc/i2__stm32f4xx__hal__uart_8c.html#ac3e7540398f2bca85b8dae65a47a50ff">usart2</a> = NULL</td></tr>
<tr class="memdesc:ac3e7540398f2bca85b8dae65a47a50ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 control handler <br  />
 <br /></td></tr>
<tr class="separator:ac3e7540398f2bca85b8dae65a47a50ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af60f52ae93a7c5cfe864fbe7fd367914"><td class="memItemLeft" align="right" valign="top"><a id="af60f52ae93a7c5cfe864fbe7fd367914"></a>
static UART_HandleTypeDef *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/dcc/i2__stm32f4xx__hal__uart_8c.html#af60f52ae93a7c5cfe864fbe7fd367914">usart3</a> = NULL</td></tr>
<tr class="memdesc:af60f52ae93a7c5cfe864fbe7fd367914"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART3 control handler <br  />
 <br /></td></tr>
<tr class="separator:af60f52ae93a7c5cfe864fbe7fd367914"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40b0b5bd174d1325d5cd9e9cf1883cf2"><td class="memItemLeft" align="right" valign="top"><a id="a40b0b5bd174d1325d5cd9e9cf1883cf2"></a>
static UART_HandleTypeDef *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/dcc/i2__stm32f4xx__hal__uart_8c.html#a40b0b5bd174d1325d5cd9e9cf1883cf2">uart4</a> = NULL</td></tr>
<tr class="memdesc:a40b0b5bd174d1325d5cd9e9cf1883cf2"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART4 control handler <br  />
 <br /></td></tr>
<tr class="separator:a40b0b5bd174d1325d5cd9e9cf1883cf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1002babeaa23e1d7057a4eecbfb2c20b"><td class="memItemLeft" align="right" valign="top"><a id="a1002babeaa23e1d7057a4eecbfb2c20b"></a>
static UART_HandleTypeDef *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/dcc/i2__stm32f4xx__hal__uart_8c.html#a1002babeaa23e1d7057a4eecbfb2c20b">uart5</a> = NULL</td></tr>
<tr class="memdesc:a1002babeaa23e1d7057a4eecbfb2c20b"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART5 control handler <br  />
 <br /></td></tr>
<tr class="separator:a1002babeaa23e1d7057a4eecbfb2c20b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af152e50a11875baf846c10d0079e2454"><td class="memItemLeft" align="right" valign="top"><a id="af152e50a11875baf846c10d0079e2454"></a>
static UART_HandleTypeDef *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../db/dcc/i2__stm32f4xx__hal__uart_8c.html#af152e50a11875baf846c10d0079e2454">usart6</a> = NULL</td></tr>
<tr class="memdesc:af152e50a11875baf846c10d0079e2454"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART6 control handler <br  />
 <br /></td></tr>
<tr class="separator:af152e50a11875baf846c10d0079e2454"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>UART set-up and control. </p>
<dl class="section author"><dt>Author</dt><dd>iota square [i2] <pre>
██╗ ██████╗ ████████╗ █████╗ ██████╗
██║██╔═══██╗╚══██╔══╝██╔══██╗╚════██╗
██║██║   ██║   ██║   ███████║ █████╔╝
██║██║   ██║   ██║   ██╔══██║██╔═══╝
██║╚██████╔╝   ██║   ██║  ██║███████╗
╚═╝ ╚═════╝    ╚═╝   ╚═╝  ╚═╝╚══════╝
</pre></dd></dl>
<dl class="section date"><dt>Date</dt><dd>16-09-2019</dd></dl>
<dl class="section copyright"><dt>Copyright</dt><dd>GNU GPU v3</dd></dl>
<p>This program is free software; you can redistribute it and/or modify it under the terms of the GNU General Public License as published by the Free Software Foundation; either version 3 of the License, or (at your option) any later version.</p>
<p>This program is distributed in the hope that it will be useful, but WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for more details.</p>
<p>Free Software, Hell Yeah! </p>

<p class="definition">Definition in file <a class="el" href="../../db/dcc/i2__stm32f4xx__hal__uart_8c_source.html">i2_stm32f4xx_hal_uart.c</a>.</p>
</div><h2 class="groupheader">Function Documentation</h2>
<a id="ae494a9643f29b87d6d81e5264e60e57b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae494a9643f29b87d6d81e5264e60e57b">&#9670;&nbsp;</a></span>HAL_UART_RxCpltCallback()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void HAL_UART_RxCpltCallback </td>
          <td>(</td>
          <td class="paramtype">UART_HandleTypeDef *&#160;</td>
          <td class="paramname"><em>huart</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART DMA receive compete callback. </p>
<p>System callback for DMA reception completion.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">*huart</td><td>UART handler. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../db/dcc/i2__stm32f4xx__hal__uart_8c_source.html#l01615">1615</a> of file <a class="el" href="../../db/dcc/i2__stm32f4xx__hal__uart_8c_source.html">i2_stm32f4xx_hal_uart.c</a>.</p>

</div>
</div>
<a id="a1884970cc493d8efba5aec28c0d526e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1884970cc493d8efba5aec28c0d526e7">&#9670;&nbsp;</a></span>HAL_UART_RxHalfCpltCallback()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void HAL_UART_RxHalfCpltCallback </td>
          <td>(</td>
          <td class="paramtype">UART_HandleTypeDef *&#160;</td>
          <td class="paramname"><em>huart</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART DMA receive half compete callback. </p>
<p>System callback for DMA reception half completion.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">*huart</td><td>UART handler. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../db/dcc/i2__stm32f4xx__hal__uart_8c_source.html#l01591">1591</a> of file <a class="el" href="../../db/dcc/i2__stm32f4xx__hal__uart_8c_source.html">i2_stm32f4xx_hal_uart.c</a>.</p>

</div>
</div>
<a id="abcdf9b59049eccbc87d54042f9235b1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abcdf9b59049eccbc87d54042f9235b1a">&#9670;&nbsp;</a></span>HAL_UART_TxCpltCallback()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void HAL_UART_TxCpltCallback </td>
          <td>(</td>
          <td class="paramtype">UART_HandleTypeDef *&#160;</td>
          <td class="paramname"><em>huart</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART DMA transmit compete callback. </p>
<p>System callback for DMA transmission completion.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">*huart</td><td>UART handler. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../db/dcc/i2__stm32f4xx__hal__uart_8c_source.html#l01639">1639</a> of file <a class="el" href="../../db/dcc/i2__stm32f4xx__hal__uart_8c_source.html">i2_stm32f4xx_hal_uart.c</a>.</p>

</div>
</div>
<a id="af8b46f0770254c353961832e81a09762"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8b46f0770254c353961832e81a09762">&#9670;&nbsp;</a></span>i2_uart_baud_rate_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d6/d49/i2__error_8h.html#a3c632610efd6b2c3290914e1fcbad206">i2_error</a> i2_uart_baud_rate_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d2/d1e/structi2__uart__inst__t.html">i2_uart_inst_t</a> *&#160;</td>
          <td class="paramname"><em>inst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int32_t&#160;</td>
          <td class="paramname"><em>baud_rate</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Change the UART baud rate. </p>
<p>Use this API to change baud rate of an already initialized UARt.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">*inst</td><td>UART instance. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">*baud_rate</td><td>Baud rate to be configured. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Execution error code <a class="el" href="../../db/d8c/group__I2__ERROR.html">iota2 unified Error Codes.</a>.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>The UART RX buffering needs to be stopped first. </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../db/dcc/i2__stm32f4xx__hal__uart_8c_source.html#l01814">1814</a> of file <a class="el" href="../../db/dcc/i2__stm32f4xx__hal__uart_8c_source.html">i2_stm32f4xx_hal_uart.c</a>.</p>

</div>
</div>
<a id="acaf754e1410cc07d5d10bdf9a2d9f76c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acaf754e1410cc07d5d10bdf9a2d9f76c">&#9670;&nbsp;</a></span>i2_uart_init()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d6/d49/i2__error_8h.html#a3c632610efd6b2c3290914e1fcbad206">i2_error</a> i2_uart_init </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d2/d1e/structi2__uart__inst__t.html">i2_uart_inst_t</a> *&#160;</td>
          <td class="paramname"><em>inst</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART initialization. </p>
<p>Initializes UART instance along with GPIO, DMA, FIFO and interrupts.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">*inst</td><td>UART instance to initialize. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Initialization error code <a class="el" href="../../db/d8c/group__I2__ERROR.html">iota2 unified Error Codes.</a>. </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../db/dcc/i2__stm32f4xx__hal__uart_8c_source.html#l00543">543</a> of file <a class="el" href="../../db/dcc/i2__stm32f4xx__hal__uart_8c_source.html">i2_stm32f4xx_hal_uart.c</a>.</p>

</div>
</div>
<a id="af0b01303bd11d20a760b02edfd01f6f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0b01303bd11d20a760b02edfd01f6f8">&#9670;&nbsp;</a></span>i2_uart_inst_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d2/d1e/structi2__uart__inst__t.html">i2_uart_inst_t</a>* i2_uart_inst_get </td>
          <td>(</td>
          <td class="paramtype">char *&#160;</td>
          <td class="paramname"><em>inst_name</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART name to instance converter. </p>
<p>Searches for provided name in instance table, and return instance.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">*inst_name</td><td>UART instance name. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>UART instance object. </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../db/dcc/i2__stm32f4xx__hal__uart_8c_source.html#l00847">847</a> of file <a class="el" href="../../db/dcc/i2__stm32f4xx__hal__uart_8c_source.html">i2_stm32f4xx_hal_uart.c</a>.</p>

</div>
</div>
<a id="a6f7f0fa3af65dc3ed8145e52e85b5554"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f7f0fa3af65dc3ed8145e52e85b5554">&#9670;&nbsp;</a></span>i2_uart_reset()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d6/d49/i2__error_8h.html#a3c632610efd6b2c3290914e1fcbad206">i2_error</a> i2_uart_reset </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d2/d1e/structi2__uart__inst__t.html">i2_uart_inst_t</a> *&#160;</td>
          <td class="paramname"><em>inst</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART Reset. </p>
<p>Abort current TX/RX activity &amp; re-init the UART controller and FIFO.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">*inst</td><td>UART instance to reset. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Initialization error code <a class="el" href="../../db/d8c/group__I2__ERROR.html">iota2 unified Error Codes.</a>. </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../db/dcc/i2__stm32f4xx__hal__uart_8c_source.html#l00800">800</a> of file <a class="el" href="../../db/dcc/i2__stm32f4xx__hal__uart_8c_source.html">i2_stm32f4xx_hal_uart.c</a>.</p>

</div>
</div>
<a id="ad77fa830fbbd4904d3629d32838ccfd4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad77fa830fbbd4904d3629d32838ccfd4">&#9670;&nbsp;</a></span>i2_uart_rx()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d6/d49/i2__error_8h.html#a3c632610efd6b2c3290914e1fcbad206">i2_error</a> i2_uart_rx </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d2/d1e/structi2__uart__inst__t.html">i2_uart_inst_t</a> *&#160;</td>
          <td class="paramname"><em>inst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t *&#160;</td>
          <td class="paramname"><em>rxbuf</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int32_t&#160;</td>
          <td class="paramname"><em>size</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int32_t *&#160;</td>
          <td class="paramname"><em>num_bytes</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>timeout</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART receiving function. </p>
<p>The interrupt/DMA based UART reception can be called by users after UART RX buffering starts. Let's say this function is called with the caller buffer of size X bytes and time out T msec. If there is already <em>any</em> number of bytes in the UART driver's receive FIFO, this function returns right away regardless of X or T values. If the UART driver's receive FIFO is empty at the time of calling this function the caller will block on UART RX semaphore until one of the following conditions is met: a) UART driver's receive FIFO gets <em>any</em> number of bytes, followed by UART RX line going idle regardless of X or T values. b) UART driver's receive FIFO gets filled up to half full without the UART RX line going idle regardless of X or T values. c) UART driver does not get any byte in the UART driver's receive FIFO until the timeout expires, then this funciton returns with no data. It's indicated by the *num_bytes being zero and also by the return value. In a) and b) cases, if the caller's buffer size X happens to be smaller than the available number of UART RX bytes in the UART driver's receive FIFO, then the UART driver copies X number of bytes first and the caller must call this function again to read in the remaining bytes. It's important to remember whenever UART RX line goes idle after receiving any number of bytes, this function will return. This is done to meet UART RX responsiveness requirement, as UART driver can't wait until either buffer gets full or timeout happens from the performance point of view. Also note that if the caller does not read out data in UART receive FIFO fast enough, the buffered data in the FIFO will start to be overwritten by new data.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">*inst</td><td>UART instance to use. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">*rxbuf</td><td>buffer to receive data in. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">size</td><td>Number of bytes to receive. </td></tr>
    <tr><td class="paramdir">[out]</td><td class="paramname">*num_bytes</td><td>Number of bytes actually received. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">*timeout</td><td>UART peripheral HAL timeput. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Execution error code <a class="el" href="../../db/d8c/group__I2__ERROR.html">iota2 unified Error Codes.</a>. </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../db/dcc/i2__stm32f4xx__hal__uart_8c_source.html#l01149">1149</a> of file <a class="el" href="../../db/dcc/i2__stm32f4xx__hal__uart_8c_source.html">i2_stm32f4xx_hal_uart.c</a>.</p>

</div>
</div>
<a id="ae3175dc2c2d043ac1856b1c148c99e11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae3175dc2c2d043ac1856b1c148c99e11">&#9670;&nbsp;</a></span>i2_uart_rx_buffering_start()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d6/d49/i2__error_8h.html#a3c632610efd6b2c3290914e1fcbad206">i2_error</a> i2_uart_rx_buffering_start </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d2/d1e/structi2__uart__inst__t.html">i2_uart_inst_t</a> *&#160;</td>
          <td class="paramname"><em>inst</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Start buffering continuous RX stream. </p>
<p>Then the UART controller will be buffering RX data into the internal FIFO buffer associated with the UART controller. The FIFO buffer size is statically decided at the compile time.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">*inst</td><td>UART instance to use. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Execution error code <a class="el" href="../../db/d8c/group__I2__ERROR.html">iota2 unified Error Codes.</a>.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>It needs to be called by UART device drivers after uart_init. </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../db/dcc/i2__stm32f4xx__hal__uart_8c_source.html#l01029">1029</a> of file <a class="el" href="../../db/dcc/i2__stm32f4xx__hal__uart_8c_source.html">i2_stm32f4xx_hal_uart.c</a>.</p>

</div>
</div>
<a id="a82016e59fbca5af59e95debcfe4e77d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82016e59fbca5af59e95debcfe4e77d1">&#9670;&nbsp;</a></span>i2_uart_rx_buffering_stop()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d6/d49/i2__error_8h.html#a3c632610efd6b2c3290914e1fcbad206">i2_error</a> i2_uart_rx_buffering_stop </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d2/d1e/structi2__uart__inst__t.html">i2_uart_inst_t</a> *&#160;</td>
          <td class="paramname"><em>inst</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Stop buffering continuous RX stream. </p>
<p>The RX receiver will be disabled &amp; FIFO buffer will be cleared out.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">*inst</td><td>UART instance to use. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Execution error code <a class="el" href="../../db/d8c/group__I2__ERROR.html">iota2 unified Error Codes.</a>.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>It needs to be called by UART device drivers after uart_init. </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../db/dcc/i2__stm32f4xx__hal__uart_8c_source.html#l01075">1075</a> of file <a class="el" href="../../db/dcc/i2__stm32f4xx__hal__uart_8c_source.html">i2_stm32f4xx_hal_uart.c</a>.</p>

</div>
</div>
<a id="af5d7206b28d9a70a64f7e5f1076b9d4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af5d7206b28d9a70a64f7e5f1076b9d4c">&#9670;&nbsp;</a></span>i2_uart_rx_byte_count_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d6/d49/i2__error_8h.html#a3c632610efd6b2c3290914e1fcbad206">i2_error</a> i2_uart_rx_byte_count_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d2/d1e/structi2__uart__inst__t.html">i2_uart_inst_t</a> *&#160;</td>
          <td class="paramname"><em>inst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int32_t *&#160;</td>
          <td class="paramname"><em>count</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reads RX byte count. </p>
<p>Get the current number of byte count in RX FIFO.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">*inst</td><td>UART instance. </td></tr>
    <tr><td class="paramdir">[out]</td><td class="paramname">*count</td><td>UART RX FIFO bytes count. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Execution error code <a class="el" href="../../db/d8c/group__I2__ERROR.html">iota2 unified Error Codes.</a>.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>It's assumed that it's called in a task context. Do not call this in ISR. </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../db/dcc/i2__stm32f4xx__hal__uart_8c_source.html#l01759">1759</a> of file <a class="el" href="../../db/dcc/i2__stm32f4xx__hal__uart_8c_source.html">i2_stm32f4xx_hal_uart.c</a>.</p>

</div>
</div>
<a id="a98729cfaa842c93589793add3fc5b8e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98729cfaa842c93589793add3fc5b8e6">&#9670;&nbsp;</a></span>i2_uart_rx_fifo_size_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d6/d49/i2__error_8h.html#a3c632610efd6b2c3290914e1fcbad206">i2_error</a> i2_uart_rx_fifo_size_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d2/d1e/structi2__uart__inst__t.html">i2_uart_inst_t</a> *&#160;</td>
          <td class="paramname"><em>inst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int32_t *&#160;</td>
          <td class="paramname"><em>size</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reads RX FIFO size. </p>
<p>Get the fixed RX FIFO size. Not to be confused with i2_uart_rx_count_count_get.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">*inst</td><td>UART instance. </td></tr>
    <tr><td class="paramdir">[out]</td><td class="paramname">*size</td><td>UART FIFO Size. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Execution error code <a class="el" href="../../db/d8c/group__I2__ERROR.html">iota2 unified Error Codes.</a>. </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../db/dcc/i2__stm32f4xx__hal__uart_8c_source.html#l01786">1786</a> of file <a class="el" href="../../db/dcc/i2__stm32f4xx__hal__uart_8c_source.html">i2_stm32f4xx_hal_uart.c</a>.</p>

</div>
</div>
<a id="a94629ad8139c4bc3fea4e9e9aaa555da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94629ad8139c4bc3fea4e9e9aaa555da">&#9670;&nbsp;</a></span>i2_uart_rx_polling()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d6/d49/i2__error_8h.html#a3c632610efd6b2c3290914e1fcbad206">i2_error</a> i2_uart_rx_polling </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d2/d1e/structi2__uart__inst__t.html">i2_uart_inst_t</a> *&#160;</td>
          <td class="paramname"><em>inst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t *&#160;</td>
          <td class="paramname"><em>rxbuf</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int32_t&#160;</td>
          <td class="paramname"><em>size</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int32_t *&#160;</td>
          <td class="paramname"><em>num_bytes</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>timeout</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART polling reception API. </p>
<p>Polling based UART reception API.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">*inst</td><td>UART instance to use. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">*rxbuf</td><td>buffer to receive in. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">size</td><td>Number of bytes to receive. </td></tr>
    <tr><td class="paramdir">[out]</td><td class="paramname">*num_bytes</td><td>Number of bytes actually received. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">*timeout</td><td>UART peripheral HAL timeput. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Execution error code <a class="el" href="../../db/d8c/group__I2__ERROR.html">iota2 unified Error Codes.</a>.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>Disable UART RX buffering first before reading RX bytes. </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../db/dcc/i2__stm32f4xx__hal__uart_8c_source.html#l01229">1229</a> of file <a class="el" href="../../db/dcc/i2__stm32f4xx__hal__uart_8c_source.html">i2_stm32f4xx_hal_uart.c</a>.</p>

</div>
</div>
<a id="a6725675108a02cffa93fe9d5ffc18f95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6725675108a02cffa93fe9d5ffc18f95">&#9670;&nbsp;</a></span>i2_uart_rx_trigger_level_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d6/d49/i2__error_8h.html#a3c632610efd6b2c3290914e1fcbad206">i2_error</a> i2_uart_rx_trigger_level_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d2/d1e/structi2__uart__inst__t.html">i2_uart_inst_t</a> *&#160;</td>
          <td class="paramname"><em>inst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int32_t *&#160;</td>
          <td class="paramname"><em>rx_trigger_level</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the UART RX FIFO level. </p>
<p>Reads the tx trigger level.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">*inst</td><td>UART instance. </td></tr>
    <tr><td class="paramdir">[out]</td><td class="paramname">*rx_trigger_level</td><td>Rx trigger level value. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Execution error code <a class="el" href="../../db/d8c/group__I2__ERROR.html">iota2 unified Error Codes.</a>. </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../db/dcc/i2__stm32f4xx__hal__uart_8c_source.html#l01700">1700</a> of file <a class="el" href="../../db/dcc/i2__stm32f4xx__hal__uart_8c_source.html">i2_stm32f4xx_hal_uart.c</a>.</p>

</div>
</div>
<a id="aad66916f8edd7d8a7deed000472aa1f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad66916f8edd7d8a7deed000472aa1f2">&#9670;&nbsp;</a></span>i2_uart_rx_trigger_level_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d6/d49/i2__error_8h.html#a3c632610efd6b2c3290914e1fcbad206">i2_error</a> i2_uart_rx_trigger_level_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d2/d1e/structi2__uart__inst__t.html">i2_uart_inst_t</a> *&#160;</td>
          <td class="paramname"><em>inst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int32_t&#160;</td>
          <td class="paramname"><em>rx_trigger_level</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set the UART RX FIFO level. </p>
<p>Set the UART RX FIFO level at which the <a class="el" href="../../db/dcc/i2__stm32f4xx__hal__uart_8c.html#ad77fa830fbbd4904d3629d32838ccfd4" title="UART receiving function.">i2_uart_rx()</a> call's blocking semaphore will be released. Thus, the calling function will have the chance to read out the RX buffer to avoid the FIFO overrun.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">*inst</td><td>UART instance. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">rx_trigger_level</td><td>Rx trigger level to set. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Execution error code <a class="el" href="../../db/d8c/group__I2__ERROR.html">iota2 unified Error Codes.</a>.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>It defaults to half of the FIFO depth. The UART RX buffering needs to be disabled first to successfully call it. </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../db/dcc/i2__stm32f4xx__hal__uart_8c_source.html#l01668">1668</a> of file <a class="el" href="../../db/dcc/i2__stm32f4xx__hal__uart_8c_source.html">i2_stm32f4xx_hal_uart.c</a>.</p>

</div>
</div>
<a id="a41535c3640159332da1f33f2b572c9c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41535c3640159332da1f33f2b572c9c8">&#9670;&nbsp;</a></span>i2_uart_rx_water_mark_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d6/d49/i2__error_8h.html#a3c632610efd6b2c3290914e1fcbad206">i2_error</a> i2_uart_rx_water_mark_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d2/d1e/structi2__uart__inst__t.html">i2_uart_inst_t</a> *&#160;</td>
          <td class="paramname"><em>inst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int32_t *&#160;</td>
          <td class="paramname"><em>rx_water_mark</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the current RX water mark level. </p>
<p>The water mark is the highest FIFO level at which it has ever been. and the trigger level programming.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">*inst</td><td>UART instance. </td></tr>
    <tr><td class="paramdir">[out]</td><td class="paramname">*rx_water_mark</td><td>UART maximum FIFO level reached value. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Execution error code <a class="el" href="../../db/d8c/group__I2__ERROR.html">iota2 unified Error Codes.</a>.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>This information is used to tweak the FIFO depth. </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../db/dcc/i2__stm32f4xx__hal__uart_8c_source.html#l01730">1730</a> of file <a class="el" href="../../db/dcc/i2__stm32f4xx__hal__uart_8c_source.html">i2_stm32f4xx_hal_uart.c</a>.</p>

</div>
</div>
<a id="a4c1e639155e588da4c8a70eeb252c943"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c1e639155e588da4c8a70eeb252c943">&#9670;&nbsp;</a></span>i2_uart_tx()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d6/d49/i2__error_8h.html#a3c632610efd6b2c3290914e1fcbad206">i2_error</a> i2_uart_tx </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d2/d1e/structi2__uart__inst__t.html">i2_uart_inst_t</a> *&#160;</td>
          <td class="paramname"><em>inst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t *&#160;</td>
          <td class="paramname"><em>txbuf</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int32_t&#160;</td>
          <td class="paramname"><em>size</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int32_t *&#160;</td>
          <td class="paramname"><em>num_bytes</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>timeout</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART transmission function. </p>
<p>The interrupt/DMA based UARt transmission functions.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">*inst</td><td>UART instance to use. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">*txbuf</td><td>buffer to transmit. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">size</td><td>Number of bytes to send. </td></tr>
    <tr><td class="paramdir">[out]</td><td class="paramname">*num_bytes</td><td>Number of bytes actually sent. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">*timeout</td><td>UART peripheral HAL timeput. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Execution error code <a class="el" href="../../db/d8c/group__I2__ERROR.html">iota2 unified Error Codes.</a>.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>It will block until the UART TX is finished. </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../db/dcc/i2__stm32f4xx__hal__uart_8c_source.html#l00873">873</a> of file <a class="el" href="../../db/dcc/i2__stm32f4xx__hal__uart_8c_source.html">i2_stm32f4xx_hal_uart.c</a>.</p>

</div>
</div>
<a id="a5b926c3a6a73d26ba4afc2eb3e1e123d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b926c3a6a73d26ba4afc2eb3e1e123d">&#9670;&nbsp;</a></span>i2_uart_tx_polling()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d6/d49/i2__error_8h.html#a3c632610efd6b2c3290914e1fcbad206">i2_error</a> i2_uart_tx_polling </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d2/d1e/structi2__uart__inst__t.html">i2_uart_inst_t</a> *&#160;</td>
          <td class="paramname"><em>inst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t *&#160;</td>
          <td class="paramname"><em>txbuf</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int32_t&#160;</td>
          <td class="paramname"><em>size</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int32_t *&#160;</td>
          <td class="paramname"><em>num_bytes</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>timeout</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART polling transmission API. </p>
<p>Polling based UART transmission API.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">*inst</td><td>UART instance to use. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">*txbuf</td><td>buffer to transmit. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">size</td><td>Number of bytes to send. </td></tr>
    <tr><td class="paramdir">[out]</td><td class="paramname">*num_bytes</td><td>Number of bytes actually sent. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">*timeout</td><td>UART peripheral HAL timeput. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Execution error code <a class="el" href="../../db/d8c/group__I2__ERROR.html">iota2 unified Error Codes.</a>.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>It can be used along with interrupt/DMA based <a class="el" href="../../db/dcc/i2__stm32f4xx__hal__uart_8c.html#a4c1e639155e588da4c8a70eeb252c943" title="UART transmission function.">i2_uart_tx()</a> API without any special precaution. </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../db/dcc/i2__stm32f4xx__hal__uart_8c_source.html#l00966">966</a> of file <a class="el" href="../../db/dcc/i2__stm32f4xx__hal__uart_8c_source.html">i2_stm32f4xx_hal_uart.c</a>.</p>

</div>
</div>
<a id="addd51bf6b502d51ba1d2bc83032c2779"></a>
<h2 class="memtitle"><span class="permalink"><a href="#addd51bf6b502d51ba1d2bc83032c2779">&#9670;&nbsp;</a></span>UART1_DMA_RX_IRQHandler()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void UART1_DMA_RX_IRQHandler </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART1 DMA receive interrupt Handler. </p>
<p>DMA receive interrupt handler for UART1.</p>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../db/dcc/i2__stm32f4xx__hal__uart_8c_source.html#l01300">1300</a> of file <a class="el" href="../../db/dcc/i2__stm32f4xx__hal__uart_8c_source.html">i2_stm32f4xx_hal_uart.c</a>.</p>

</div>
</div>
<a id="a4c7f459d9b80384847ff24db15ed7027"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c7f459d9b80384847ff24db15ed7027">&#9670;&nbsp;</a></span>UART1_DMA_TX_IRQHandler()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void UART1_DMA_TX_IRQHandler </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART1 DMA transmit interrupt Handler. </p>
<p>DMA transmit interrupt handler for UART1.</p>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../db/dcc/i2__stm32f4xx__hal__uart_8c_source.html#l01311">1311</a> of file <a class="el" href="../../db/dcc/i2__stm32f4xx__hal__uart_8c_source.html">i2_stm32f4xx_hal_uart.c</a>.</p>

</div>
</div>
<a id="a021ac0605204d659ed42777ac0e79d46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a021ac0605204d659ed42777ac0e79d46">&#9670;&nbsp;</a></span>UART2_DMA_RX_IRQHandler()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void UART2_DMA_RX_IRQHandler </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART2 DMA receive interrupt Handler. </p>
<p>DMA receive interrupt handler for UART2.</p>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../db/dcc/i2__stm32f4xx__hal__uart_8c_source.html#l01336">1336</a> of file <a class="el" href="../../db/dcc/i2__stm32f4xx__hal__uart_8c_source.html">i2_stm32f4xx_hal_uart.c</a>.</p>

</div>
</div>
<a id="a688160ff108ac10a3192c242f295fb2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a688160ff108ac10a3192c242f295fb2c">&#9670;&nbsp;</a></span>UART2_DMA_TX_IRQHandler()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void UART2_DMA_TX_IRQHandler </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART2 DMA transmit interrupt Handler. </p>
<p>DMA transmit interrupt handler for UART2.</p>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../db/dcc/i2__stm32f4xx__hal__uart_8c_source.html#l01347">1347</a> of file <a class="el" href="../../db/dcc/i2__stm32f4xx__hal__uart_8c_source.html">i2_stm32f4xx_hal_uart.c</a>.</p>

</div>
</div>
<a id="afde0720caaa66a6271aefb0ae42adfa2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afde0720caaa66a6271aefb0ae42adfa2">&#9670;&nbsp;</a></span>UART3_DMA_RX_IRQHandler()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void UART3_DMA_RX_IRQHandler </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART3 DMA receive interrupt Handler. </p>
<p>DMA receive interrupt handler for UART3.</p>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../db/dcc/i2__stm32f4xx__hal__uart_8c_source.html#l01372">1372</a> of file <a class="el" href="../../db/dcc/i2__stm32f4xx__hal__uart_8c_source.html">i2_stm32f4xx_hal_uart.c</a>.</p>

</div>
</div>
<a id="a07a0d5940f78a141517d07da784f0843"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07a0d5940f78a141517d07da784f0843">&#9670;&nbsp;</a></span>UART3_DMA_TX_IRQHandler()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void UART3_DMA_TX_IRQHandler </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART3 DMA transmit interrupt Handler. </p>
<p>DMA transmit interrupt handler for UART3.</p>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../db/dcc/i2__stm32f4xx__hal__uart_8c_source.html#l01383">1383</a> of file <a class="el" href="../../db/dcc/i2__stm32f4xx__hal__uart_8c_source.html">i2_stm32f4xx_hal_uart.c</a>.</p>

</div>
</div>
<a id="ad0d415870393a7570beb8e511b7b32e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0d415870393a7570beb8e511b7b32e4">&#9670;&nbsp;</a></span>UART4_DMA_RX_IRQHandler()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void UART4_DMA_RX_IRQHandler </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART4 DMA receive interrupt Handler. </p>
<p>DMA receive interrupt handler for UART4.</p>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../db/dcc/i2__stm32f4xx__hal__uart_8c_source.html#l01408">1408</a> of file <a class="el" href="../../db/dcc/i2__stm32f4xx__hal__uart_8c_source.html">i2_stm32f4xx_hal_uart.c</a>.</p>

</div>
</div>
<a id="ab81d4467ffdb22a3fad31cd8821cd77c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab81d4467ffdb22a3fad31cd8821cd77c">&#9670;&nbsp;</a></span>UART4_DMA_TX_IRQHandler()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void UART4_DMA_TX_IRQHandler </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART4 DMA transmit interrupt Handler. </p>
<p>DMA transmit interrupt handler for UART4.</p>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../db/dcc/i2__stm32f4xx__hal__uart_8c_source.html#l01419">1419</a> of file <a class="el" href="../../db/dcc/i2__stm32f4xx__hal__uart_8c_source.html">i2_stm32f4xx_hal_uart.c</a>.</p>

</div>
</div>
<a id="a88774889b903ae43403cd7e7a11a8f4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88774889b903ae43403cd7e7a11a8f4f">&#9670;&nbsp;</a></span>UART4_IRQHandler()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void UART4_IRQHandler </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART4 interrupt Handler. </p>
<p>Generic interrupt handler for UART4.</p>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../db/dcc/i2__stm32f4xx__hal__uart_8c_source.html#l01397">1397</a> of file <a class="el" href="../../db/dcc/i2__stm32f4xx__hal__uart_8c_source.html">i2_stm32f4xx_hal_uart.c</a>.</p>

</div>
</div>
<a id="aea88eb66e15f2d32bbcc0e2998c066c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea88eb66e15f2d32bbcc0e2998c066c0">&#9670;&nbsp;</a></span>UART5_DMA_RX_IRQHandler()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void UART5_DMA_RX_IRQHandler </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART5 DMA receive interrupt Handler. </p>
<p>DMA receive interrupt handler for UART5.</p>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../db/dcc/i2__stm32f4xx__hal__uart_8c_source.html#l01444">1444</a> of file <a class="el" href="../../db/dcc/i2__stm32f4xx__hal__uart_8c_source.html">i2_stm32f4xx_hal_uart.c</a>.</p>

</div>
</div>
<a id="ad305834d80f6011f4a9001201fd7a6ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad305834d80f6011f4a9001201fd7a6ec">&#9670;&nbsp;</a></span>UART5_DMA_TX_IRQHandler()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void UART5_DMA_TX_IRQHandler </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART5 DMA transmit interrupt Handler. </p>
<p>DMA transmit interrupt handler for UART5.</p>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../db/dcc/i2__stm32f4xx__hal__uart_8c_source.html#l01455">1455</a> of file <a class="el" href="../../db/dcc/i2__stm32f4xx__hal__uart_8c_source.html">i2_stm32f4xx_hal_uart.c</a>.</p>

</div>
</div>
<a id="aa1c474cac5abda23ebbe8a9e8f4d7551"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1c474cac5abda23ebbe8a9e8f4d7551">&#9670;&nbsp;</a></span>UART5_IRQHandler()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void UART5_IRQHandler </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART5 interrupt Handler. </p>
<p>Generic interrupt handler for UART5.</p>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../db/dcc/i2__stm32f4xx__hal__uart_8c_source.html#l01433">1433</a> of file <a class="el" href="../../db/dcc/i2__stm32f4xx__hal__uart_8c_source.html">i2_stm32f4xx_hal_uart.c</a>.</p>

</div>
</div>
<a id="aed27e53fc384b1a552c3d9afa969b9af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed27e53fc384b1a552c3d9afa969b9af">&#9670;&nbsp;</a></span>UART6_DMA_RX_IRQHandler()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void UART6_DMA_RX_IRQHandler </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART6 DMA receive interrupt Handler. </p>
<p>DMA receive interrupt handler for UART6.</p>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../db/dcc/i2__stm32f4xx__hal__uart_8c_source.html#l01480">1480</a> of file <a class="el" href="../../db/dcc/i2__stm32f4xx__hal__uart_8c_source.html">i2_stm32f4xx_hal_uart.c</a>.</p>

</div>
</div>
<a id="a8bcca1014de224ad804ef70e278bf9dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8bcca1014de224ad804ef70e278bf9dd">&#9670;&nbsp;</a></span>UART6_DMA_TX_IRQHandler()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void UART6_DMA_TX_IRQHandler </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART6 DMA transmit interrupt Handler. </p>
<p>DMA transmit interrupt handler for UART6.</p>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../db/dcc/i2__stm32f4xx__hal__uart_8c_source.html#l01491">1491</a> of file <a class="el" href="../../db/dcc/i2__stm32f4xx__hal__uart_8c_source.html">i2_stm32f4xx_hal_uart.c</a>.</p>

</div>
</div>
<a id="ad0191e20247a4f7323b3ce1207c24ed2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0191e20247a4f7323b3ce1207c24ed2">&#9670;&nbsp;</a></span>uart_get_ctx_from_handle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="../../d0/d23/structi2__uart__ctx__t.html">i2_uart_ctx_t</a>* uart_get_ctx_from_handle </td>
          <td>(</td>
          <td class="paramtype">UART_HandleTypeDef *&#160;</td>
          <td class="paramname"><em>huart</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get UART context from handle. </p>
<p>Searches for UART handle in context table, and return context.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">*huart</td><td>UART hadle to search. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>UART context object. </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../db/dcc/i2__stm32f4xx__hal__uart_8c_source.html#l00523">523</a> of file <a class="el" href="../../db/dcc/i2__stm32f4xx__hal__uart_8c_source.html">i2_stm32f4xx_hal_uart.c</a>.</p>

</div>
</div>
<a id="a39a2be47f95887706ad031b73240fcaf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a39a2be47f95887706ad031b73240fcaf">&#9670;&nbsp;</a></span>uart_get_ctx_from_name()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="../../d0/d23/structi2__uart__ctx__t.html">i2_uart_ctx_t</a>* uart_get_ctx_from_name </td>
          <td>(</td>
          <td class="paramtype">const char *&#160;</td>
          <td class="paramname"><em>name</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>UART name to context converter. </p>
<p>Searches for provided name in context table, and return context.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">*name</td><td>UART context name. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>UART context object. </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../db/dcc/i2__stm32f4xx__hal__uart_8c_source.html#l00504">504</a> of file <a class="el" href="../../db/dcc/i2__stm32f4xx__hal__uart_8c_source.html">i2_stm32f4xx_hal_uart.c</a>.</p>

</div>
</div>
<a id="a7139cd4baabbbcbab0c1fe6d7d4ae1cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7139cd4baabbbcbab0c1fe6d7d4ae1cc">&#9670;&nbsp;</a></span>USART1_IRQHandler()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void USART1_IRQHandler </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART1 interrupt Handler. </p>
<p>Generic interrupt handler for UART1.</p>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../db/dcc/i2__stm32f4xx__hal__uart_8c_source.html#l01289">1289</a> of file <a class="el" href="../../db/dcc/i2__stm32f4xx__hal__uart_8c_source.html">i2_stm32f4xx_hal_uart.c</a>.</p>

</div>
</div>
<a id="a0ca6fd0e6f77921dd1123539857ba0a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ca6fd0e6f77921dd1123539857ba0a8">&#9670;&nbsp;</a></span>USART2_IRQHandler()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void USART2_IRQHandler </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART2 interrupt Handler. </p>
<p>Generic interrupt handler for UART2.</p>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../db/dcc/i2__stm32f4xx__hal__uart_8c_source.html#l01325">1325</a> of file <a class="el" href="../../db/dcc/i2__stm32f4xx__hal__uart_8c_source.html">i2_stm32f4xx_hal_uart.c</a>.</p>

</div>
</div>
<a id="a0d108a3468b2051548183ee5ca2158a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d108a3468b2051548183ee5ca2158a0">&#9670;&nbsp;</a></span>USART3_IRQHandler()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void USART3_IRQHandler </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART3 interrupt Handler. </p>
<p>Generic interrupt handler for UART3.</p>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../db/dcc/i2__stm32f4xx__hal__uart_8c_source.html#l01361">1361</a> of file <a class="el" href="../../db/dcc/i2__stm32f4xx__hal__uart_8c_source.html">i2_stm32f4xx_hal_uart.c</a>.</p>

</div>
</div>
<a id="a12c827857d907ad0cccd586fd934d446"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12c827857d907ad0cccd586fd934d446">&#9670;&nbsp;</a></span>USART6_IRQHandler()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void USART6_IRQHandler </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART6 interrupt Handler. </p>
<p>Generic interrupt handler for UART6.</p>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p class="definition">Definition at line <a class="el" href="../../db/dcc/i2__stm32f4xx__hal__uart_8c_source.html#l01469">1469</a> of file <a class="el" href="../../db/dcc/i2__stm32f4xx__hal__uart_8c_source.html">i2_stm32f4xx_hal_uart.c</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.17-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="../../dir_c13ae6491b8848ec58d463e10fd7194b.html">iota2</a></li><li class="navelem"><a class="el" href="../../dir_e701c378579424348a647c20870d0553.html">i2_STM32F4xx_HAL_Driver</a></li><li class="navelem"><a class="el" href="../../dir_4a2247041f7d7dbbecf9d7f470453f28.html">src</a></li><li class="navelem"><a class="el" href="../../db/dcc/i2__stm32f4xx__hal__uart_8c.html">i2_stm32f4xx_hal_uart.c</a></li>
    <li class="footer">Generated on Wed Nov 6 2019 22:59:08 for IOTA2-HUB by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="../../doxygen.png" alt="doxygen"/></a> 1.8.17 </li>
  </ul>
</div>
</body>
</html>
