# system info systemne_tb on 2024.04.09.10:18:36
system_info:
name,value
DEVICE,EP4CE115F29C8
DEVICE_FAMILY,Cyclone IV E
GENERATION_ID,1712632706
#
#
# Files generated for systemne_tb on 2024.04.09.10:18:36
files:
filepath,kind,attributes,module,is_top
systemne/testbench/systemne_tb/simulation/systemne_tb.v,VERILOG,,systemne_tb,true
systemne/testbench/systemne_tb/simulation/submodules/systemne.v,VERILOG,,systemne,false
systemne/testbench/systemne_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG,,altera_avalon_clock_source,false
systemne/testbench/systemne_tb/simulation/submodules/altera_avalon_clock_source.sv,SYSTEM_VERILOG,,altera_avalon_clock_source,false
systemne/testbench/systemne_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG,,altera_avalon_reset_source,false
systemne/testbench/systemne_tb/simulation/submodules/altera_avalon_reset_source.sv,SYSTEM_VERILOG,,altera_avalon_reset_source,false
systemne/testbench/systemne_tb/simulation/submodules/systemne_nios2_qsys_0.sdc,SDC,,systemne_nios2_qsys_0,false
systemne/testbench/systemne_tb/simulation/submodules/systemne_nios2_qsys_0.v,VERILOG,,systemne_nios2_qsys_0,false
systemne/testbench/systemne_tb/simulation/submodules/systemne_nios2_qsys_0_jtag_debug_module_sysclk.v,VERILOG,,systemne_nios2_qsys_0,false
systemne/testbench/systemne_tb/simulation/submodules/systemne_nios2_qsys_0_jtag_debug_module_tck.v,VERILOG,,systemne_nios2_qsys_0,false
systemne/testbench/systemne_tb/simulation/submodules/systemne_nios2_qsys_0_jtag_debug_module_wrapper.v,VERILOG,,systemne_nios2_qsys_0,false
systemne/testbench/systemne_tb/simulation/submodules/systemne_nios2_qsys_0_nios2_waves.do,OTHER,,systemne_nios2_qsys_0,false
systemne/testbench/systemne_tb/simulation/submodules/systemne_nios2_qsys_0_ociram_default_contents.dat,DAT,,systemne_nios2_qsys_0,false
systemne/testbench/systemne_tb/simulation/submodules/systemne_nios2_qsys_0_ociram_default_contents.hex,HEX,,systemne_nios2_qsys_0,false
systemne/testbench/systemne_tb/simulation/submodules/systemne_nios2_qsys_0_ociram_default_contents.mif,MIF,,systemne_nios2_qsys_0,false
systemne/testbench/systemne_tb/simulation/submodules/systemne_nios2_qsys_0_oci_test_bench.v,VERILOG,,systemne_nios2_qsys_0,false
systemne/testbench/systemne_tb/simulation/submodules/systemne_nios2_qsys_0_rf_ram_a.dat,DAT,,systemne_nios2_qsys_0,false
systemne/testbench/systemne_tb/simulation/submodules/systemne_nios2_qsys_0_rf_ram_a.hex,HEX,,systemne_nios2_qsys_0,false
systemne/testbench/systemne_tb/simulation/submodules/systemne_nios2_qsys_0_rf_ram_a.mif,MIF,,systemne_nios2_qsys_0,false
systemne/testbench/systemne_tb/simulation/submodules/systemne_nios2_qsys_0_rf_ram_b.dat,DAT,,systemne_nios2_qsys_0,false
systemne/testbench/systemne_tb/simulation/submodules/systemne_nios2_qsys_0_rf_ram_b.hex,HEX,,systemne_nios2_qsys_0,false
systemne/testbench/systemne_tb/simulation/submodules/systemne_nios2_qsys_0_rf_ram_b.mif,MIF,,systemne_nios2_qsys_0,false
systemne/testbench/systemne_tb/simulation/submodules/systemne_nios2_qsys_0_test_bench.v,VERILOG,,systemne_nios2_qsys_0,false
systemne/testbench/systemne_tb/simulation/submodules/systemne_onchip_memory2_0.hex,HEX,,systemne_onchip_memory2_0,false
systemne/testbench/systemne_tb/simulation/submodules/systemne_onchip_memory2_0.v,VERILOG,,systemne_onchip_memory2_0,false
systemne/testbench/systemne_tb/simulation/submodules/systemne_jtag_uart_0.v,VERILOG,,systemne_jtag_uart_0,false
systemne/testbench/systemne_tb/simulation/submodules/Memory.v,VERILOG,ALDEC_SPECIFIC CADENCE_SPECIFIC MENTOR_SPECIFIC SYNOPSYS_SPECIFIC,Memory,false
systemne/testbench/systemne_tb/simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
systemne/testbench/systemne_tb/simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
systemne/testbench/systemne_tb/simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
systemne/testbench/systemne_tb/simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
systemne/testbench/systemne_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
systemne/testbench/systemne_tb/simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
systemne/testbench/systemne_tb/simulation/submodules/systemne_addr_router.sv,SYSTEM_VERILOG,,systemne_addr_router,false
systemne/testbench/systemne_tb/simulation/submodules/systemne_addr_router_001.sv,SYSTEM_VERILOG,,systemne_addr_router_001,false
systemne/testbench/systemne_tb/simulation/submodules/systemne_id_router.sv,SYSTEM_VERILOG,,systemne_id_router,false
systemne/testbench/systemne_tb/simulation/submodules/systemne_id_router_003.sv,SYSTEM_VERILOG,,systemne_id_router_003,false
systemne/testbench/systemne_tb/simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
systemne/testbench/systemne_tb/simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
systemne/testbench/systemne_tb/simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
systemne/testbench/systemne_tb/simulation/submodules/systemne_cmd_xbar_demux.sv,SYSTEM_VERILOG,,systemne_cmd_xbar_demux,false
systemne/testbench/systemne_tb/simulation/submodules/systemne_cmd_xbar_demux_001.sv,SYSTEM_VERILOG,,systemne_cmd_xbar_demux_001,false
systemne/testbench/systemne_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,systemne_cmd_xbar_mux,false
systemne/testbench/systemne_tb/simulation/submodules/systemne_cmd_xbar_mux.sv,SYSTEM_VERILOG,,systemne_cmd_xbar_mux,false
systemne/testbench/systemne_tb/simulation/submodules/systemne_rsp_xbar_demux.sv,SYSTEM_VERILOG,,systemne_rsp_xbar_demux,false
systemne/testbench/systemne_tb/simulation/submodules/systemne_rsp_xbar_demux_003.sv,SYSTEM_VERILOG,,systemne_rsp_xbar_demux_003,false
systemne/testbench/systemne_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,systemne_rsp_xbar_mux,false
systemne/testbench/systemne_tb/simulation/submodules/systemne_rsp_xbar_mux.sv,SYSTEM_VERILOG,,systemne_rsp_xbar_mux,false
systemne/testbench/systemne_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,systemne_rsp_xbar_mux_001,false
systemne/testbench/systemne_tb/simulation/submodules/systemne_rsp_xbar_mux_001.sv,SYSTEM_VERILOG,,systemne_rsp_xbar_mux_001,false
systemne/testbench/systemne_tb/simulation/submodules/systemne_irq_mapper.sv,SYSTEM_VERILOG,,systemne_irq_mapper,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
systemne_tb.systemne_inst,systemne
systemne_tb.systemne_inst.nios2_qsys_0,systemne_nios2_qsys_0
systemne_tb.systemne_inst.onchip_memory2_0,systemne_onchip_memory2_0
systemne_tb.systemne_inst.jtag_uart_0,systemne_jtag_uart_0
systemne_tb.systemne_inst.Memory_0,Memory
systemne_tb.systemne_inst.nios2_qsys_0_instruction_master_translator,altera_merlin_master_translator
systemne_tb.systemne_inst.nios2_qsys_0_data_master_translator,altera_merlin_master_translator
systemne_tb.systemne_inst.nios2_qsys_0_jtag_debug_module_translator,altera_merlin_slave_translator
systemne_tb.systemne_inst.onchip_memory2_0_s1_translator,altera_merlin_slave_translator
systemne_tb.systemne_inst.jtag_uart_0_avalon_jtag_slave_translator,altera_merlin_slave_translator
systemne_tb.systemne_inst.Memory_0_avalon_slave_0_translator,altera_merlin_slave_translator
systemne_tb.systemne_inst.nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent,altera_merlin_master_agent
systemne_tb.systemne_inst.nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent,altera_merlin_master_agent
systemne_tb.systemne_inst.nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
systemne_tb.systemne_inst.onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
systemne_tb.systemne_inst.jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
systemne_tb.systemne_inst.Memory_0_avalon_slave_0_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
systemne_tb.systemne_inst.nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
systemne_tb.systemne_inst.onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
systemne_tb.systemne_inst.jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
systemne_tb.systemne_inst.Memory_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
systemne_tb.systemne_inst.addr_router,systemne_addr_router
systemne_tb.systemne_inst.addr_router_001,systemne_addr_router_001
systemne_tb.systemne_inst.id_router,systemne_id_router
systemne_tb.systemne_inst.id_router_001,systemne_id_router
systemne_tb.systemne_inst.id_router_002,systemne_id_router
systemne_tb.systemne_inst.id_router_003,systemne_id_router_003
systemne_tb.systemne_inst.rst_controller,altera_reset_controller
systemne_tb.systemne_inst.rst_controller_001,altera_reset_controller
systemne_tb.systemne_inst.cmd_xbar_demux,systemne_cmd_xbar_demux
systemne_tb.systemne_inst.cmd_xbar_demux_001,systemne_cmd_xbar_demux_001
systemne_tb.systemne_inst.cmd_xbar_mux,systemne_cmd_xbar_mux
systemne_tb.systemne_inst.cmd_xbar_mux_001,systemne_cmd_xbar_mux
systemne_tb.systemne_inst.cmd_xbar_mux_002,systemne_cmd_xbar_mux
systemne_tb.systemne_inst.rsp_xbar_demux,systemne_rsp_xbar_demux
systemne_tb.systemne_inst.rsp_xbar_demux_001,systemne_rsp_xbar_demux
systemne_tb.systemne_inst.rsp_xbar_demux_002,systemne_rsp_xbar_demux
systemne_tb.systemne_inst.rsp_xbar_demux_003,systemne_rsp_xbar_demux_003
systemne_tb.systemne_inst.rsp_xbar_mux,systemne_rsp_xbar_mux
systemne_tb.systemne_inst.rsp_xbar_mux_001,systemne_rsp_xbar_mux_001
systemne_tb.systemne_inst.irq_mapper,systemne_irq_mapper
systemne_tb.systemne_inst_clk_bfm,altera_avalon_clock_source
systemne_tb.systemne_inst_reset_bfm,altera_avalon_reset_source
