#See https://boxlambda.readthedocs.io/en/latest/build-system/#bender-targets for a list of used Bender targets.

# Package metadata. Required.
package:
  # The name of the package. Required.
  name: vera

sources:
  - target: any(memory_vivado, memory_verilator, memory_openxc7)
    files:
     - ../../../sub/vera_wishbone/fpga/source/palette_ram.mem
  - target: verilator
    files:
     - lint.vlt
  - target: any(verilator, vivado, openxc7)
    files:
     - ../../../sub/vera_wishbone/fpga/source/vera_top.v
     - ../../../sub/vera_wishbone/fpga/source/spram_byte_write_ram_wr_first.v
     - ../../../sub/vera_wishbone/fpga/source/dpram.v
     - ../../../sub/vera_wishbone/fpga/source/sprite_ram.v
     - ../../../sub/vera_wishbone/fpga/source/palette_ram.v
     - ../../../sub/vera_wishbone/fpga/source/graphics/composer.v
     - ../../../sub/vera_wishbone/fpga/source/graphics/layer_line_buffer.v
     - ../../../sub/vera_wishbone/fpga/source/graphics/layer_renderer.v
     - ../../../sub/vera_wishbone/fpga/source/graphics/sprite_line_buffer.v
     - ../../../sub/vera_wishbone/fpga/source/graphics/sprite_renderer.v
     - ../../../sub/vera_wishbone/fpga/source/video/video_vga.v
     - ../../../sub/vera_wishbone/fpga/source/vram_if.v
     - ../../../sub/vera_wishbone/fpga/source/main_ram_generic.v



