{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1653543580285 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653543580285 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 26 02:39:40 2022 " "Processing started: Thu May 26 02:39:40 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653543580285 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653543580285 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653543580285 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1653543580526 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1653543580526 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "top_dht.v(104) " "Verilog HDL Module Instantiation warning at top_dht.v(104): ignored dangling comma in List of Port Connections" {  } { { "top_dht.v" "" { Text "E:/UEFS/20221/MI-SD/p02/dht11/top_dht.v" 104 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1653543590975 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "dht11 DHT11 top_dht.v(37) " "Verilog HDL Declaration information at top_dht.v(37): object \"dht11\" differs only in case from object \"DHT11\" in the same scope" {  } { { "top_dht.v" "" { Text "E:/UEFS/20221/MI-SD/p02/dht11/top_dht.v" 37 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1653543590975 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "top_dht top_dht.v(13) " "Verilog Module Declaration warning at top_dht.v(13): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"top_dht\"" {  } { { "top_dht.v" "" { Text "E:/UEFS/20221/MI-SD/p02/dht11/top_dht.v" 13 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653543590975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_dht.v 1 1 " "Found 1 design units, including 1 entities, in source file top_dht.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_dht " "Found entity 1: top_dht" {  } { { "top_dht.v" "" { Text "E:/UEFS/20221/MI-SD/p02/dht11/top_dht.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653543590976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653543590976 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "UART_rs232_tx.v(100) " "Verilog HDL information at UART_rs232_tx.v(100): always construct contains both blocking and non-blocking assignments" {  } { { "UART_rs232_tx.v" "" { Text "E:/UEFS/20221/MI-SD/p02/dht11/UART_rs232_tx.v" 100 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1653543590977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rs232_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_rs232_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_rs232_tx " "Found entity 1: UART_rs232_tx" {  } { { "UART_rs232_tx.v" "" { Text "E:/UEFS/20221/MI-SD/p02/dht11/UART_rs232_tx.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653543590977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653543590977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rs232_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_rs232_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_rs232_rx " "Found entity 1: UART_rs232_rx" {  } { { "UART_rs232_rx.v" "" { Text "E:/UEFS/20221/MI-SD/p02/dht11/UART_rs232_rx.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653543590978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653543590978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dht11.v 1 1 " "Found 1 design units, including 1 entities, in source file dht11.v" { { "Info" "ISGN_ENTITY_NAME" "1 DHT11 " "Found entity 1: DHT11" {  } { { "DHT11.v" "" { Text "E:/UEFS/20221/MI-SD/p02/dht11/DHT11.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653543590979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653543590979 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "control3.v(128) " "Verilog HDL information at control3.v(128): always construct contains both blocking and non-blocking assignments" {  } { { "control3.v" "" { Text "E:/UEFS/20221/MI-SD/p02/dht11/control3.v" 128 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1653543590980 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "control3 control3.v(24) " "Verilog Module Declaration warning at control3.v(24): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"control3\"" {  } { { "control3.v" "" { Text "E:/UEFS/20221/MI-SD/p02/dht11/control3.v" 24 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653543590981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control3.v 1 1 " "Found 1 design units, including 1 entities, in source file control3.v" { { "Info" "ISGN_ENTITY_NAME" "1 control3 " "Found entity 1: control3" {  } { { "control3.v" "" { Text "E:/UEFS/20221/MI-SD/p02/dht11/control3.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653543590981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653543590981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tri_state.v 1 1 " "Found 1 design units, including 1 entities, in source file tri_state.v" { { "Info" "ISGN_ENTITY_NAME" "1 TRI_STATE " "Found entity 1: TRI_STATE" {  } { { "TRI_STATE.v" "" { Text "E:/UEFS/20221/MI-SD/p02/dht11/TRI_STATE.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653543590982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653543590982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "WAIT_DHT11 top_dht.v(82) " "Verilog HDL Implicit Net warning at top_dht.v(82): created implicit net for \"WAIT_DHT11\"" {  } { { "top_dht.v" "" { Text "E:/UEFS/20221/MI-SD/p02/dht11/top_dht.v" 82 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653543590982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ErrorDHT11 top_dht.v(83) " "Verilog HDL Implicit Net warning at top_dht.v(83): created implicit net for \"ErrorDHT11\"" {  } { { "top_dht.v" "" { Text "E:/UEFS/20221/MI-SD/p02/dht11/top_dht.v" 83 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653543590982 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PMOD2_P3 top_dht.v(84) " "Verilog HDL Implicit Net warning at top_dht.v(84): created implicit net for \"PMOD2_P3\"" {  } { { "top_dht.v" "" { Text "E:/UEFS/20221/MI-SD/p02/dht11/top_dht.v" 84 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653543590982 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UART_rs232_rx UART_rs232_rx.v(18) " "Verilog HDL Parameter Declaration warning at UART_rs232_rx.v(18): Parameter Declaration in module \"UART_rs232_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UART_rs232_rx.v" "" { Text "E:/UEFS/20221/MI-SD/p02/dht11/UART_rs232_rx.v" 18 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1653543590982 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UART_rs232_tx UART_rs232_tx.v(19) " "Verilog HDL Parameter Declaration warning at UART_rs232_tx.v(19): Parameter Declaration in module \"UART_rs232_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UART_rs232_tx.v" "" { Text "E:/UEFS/20221/MI-SD/p02/dht11/UART_rs232_tx.v" 19 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1653543590982 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_dht " "Elaborating entity \"top_dht\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1653543591004 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dh top_dht.v(43) " "Verilog HDL or VHDL warning at top_dht.v(43): object \"dh\" assigned a value but never read" {  } { { "top_dht.v" "" { Text "E:/UEFS/20221/MI-SD/p02/dht11/top_dht.v" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653543591005 "|top_dht"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_rs232_rx UART_rs232_rx:I_RS232RX " "Elaborating entity \"UART_rs232_rx\" for hierarchy \"UART_rs232_rx:I_RS232RX\"" {  } { { "top_dht.v" "I_RS232RX" { Text "E:/UEFS/20221/MI-SD/p02/dht11/top_dht.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653543591006 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 UART_rs232_rx.v(105) " "Verilog HDL assignment warning at UART_rs232_rx.v(105): truncated value with size 32 to match size of target (9)" {  } { { "UART_rs232_rx.v" "" { Text "E:/UEFS/20221/MI-SD/p02/dht11/UART_rs232_rx.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653543591006 "|top_dht|UART_rs232_rx:I_RS232RX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 UART_rs232_rx.v(116) " "Verilog HDL assignment warning at UART_rs232_rx.v(116): truncated value with size 32 to match size of target (5)" {  } { { "UART_rs232_rx.v" "" { Text "E:/UEFS/20221/MI-SD/p02/dht11/UART_rs232_rx.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653543591006 "|top_dht|UART_rs232_rx:I_RS232RX"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_rs232_tx UART_rs232_tx:I_RS232TX " "Elaborating entity \"UART_rs232_tx\" for hierarchy \"UART_rs232_tx:I_RS232TX\"" {  } { { "top_dht.v" "I_RS232TX" { Text "E:/UEFS/20221/MI-SD/p02/dht11/top_dht.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653543591007 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 UART_rs232_tx.v(112) " "Verilog HDL assignment warning at UART_rs232_tx.v(112): truncated value with size 32 to match size of target (9)" {  } { { "UART_rs232_tx.v" "" { Text "E:/UEFS/20221/MI-SD/p02/dht11/UART_rs232_tx.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653543591008 "|top_dht|UART_rs232_tx:I_RS232TX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 UART_rs232_tx.v(133) " "Verilog HDL assignment warning at UART_rs232_tx.v(133): truncated value with size 32 to match size of target (5)" {  } { { "UART_rs232_tx.v" "" { Text "E:/UEFS/20221/MI-SD/p02/dht11/UART_rs232_tx.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653543591008 "|top_dht|UART_rs232_tx:I_RS232TX"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DHT11 DHT11:DHT11 " "Elaborating entity \"DHT11\" for hierarchy \"DHT11:DHT11\"" {  } { { "top_dht.v" "DHT11" { Text "E:/UEFS/20221/MI-SD/p02/dht11/top_dht.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653543591008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TRI_STATE DHT11:DHT11\|TRI_STATE:TRI_STATE " "Elaborating entity \"TRI_STATE\" for hierarchy \"DHT11:DHT11\|TRI_STATE:TRI_STATE\"" {  } { { "DHT11.v" "TRI_STATE" { Text "E:/UEFS/20221/MI-SD/p02/dht11/DHT11.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653543591011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control3 control3:control3 " "Elaborating entity \"control3\" for hierarchy \"control3:control3\"" {  } { { "top_dht.v" "control3" { Text "E:/UEFS/20221/MI-SD/p02/dht11/top_dht.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653543591012 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp_response control3.v(55) " "Verilog HDL or VHDL warning at control3.v(55): object \"temp_response\" assigned a value but never read" {  } { { "control3.v" "" { Text "E:/UEFS/20221/MI-SD/p02/dht11/control3.v" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653543591013 "|top_dht|control3:control3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Tx_data1 control3.v(70) " "Verilog HDL or VHDL warning at control3.v(70): object \"Tx_data1\" assigned a value but never read" {  } { { "control3.v" "" { Text "E:/UEFS/20221/MI-SD/p02/dht11/control3.v" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1653543591013 "|top_dht|control3:control3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 control3.v(84) " "Verilog HDL assignment warning at control3.v(84): truncated value with size 32 to match size of target (27)" {  } { { "control3.v" "" { Text "E:/UEFS/20221/MI-SD/p02/dht11/control3.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653543591013 "|top_dht|control3:control3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 control3.v(103) " "Verilog HDL assignment warning at control3.v(103): truncated value with size 32 to match size of target (27)" {  } { { "control3.v" "" { Text "E:/UEFS/20221/MI-SD/p02/dht11/control3.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653543591014 "|top_dht|control3:control3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 control3.v(118) " "Verilog HDL assignment warning at control3.v(118): truncated value with size 32 to match size of target (5)" {  } { { "control3.v" "" { Text "E:/UEFS/20221/MI-SD/p02/dht11/control3.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653543591014 "|top_dht|control3:control3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "27 5 control3.v(121) " "Verilog HDL assignment warning at control3.v(121): truncated value with size 27 to match size of target (5)" {  } { { "control3.v" "" { Text "E:/UEFS/20221/MI-SD/p02/dht11/control3.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653543591014 "|top_dht|control3:control3"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1653543591577 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DHT11:DHT11\|TRI_STATE:TRI_STATE\|READ DHT11:DHT11\|always0 " "Converted the fan-out from the tri-state buffer \"DHT11:DHT11\|TRI_STATE:TRI_STATE\|READ\" to the node \"DHT11:DHT11\|always0\" into an OR gate" {  } { { "TRI_STATE.v" "" { Text "E:/UEFS/20221/MI-SD/p02/dht11/TRI_STATE.v" 11 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1653543591584 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1653543591584 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "col GND " "Pin \"col\" is stuck at GND" {  } { { "top_dht.v" "" { Text "E:/UEFS/20221/MI-SD/p02/dht11/top_dht.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653543591789 "|top_dht|col"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1653543591789 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1653543591865 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1653543592336 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/UEFS/20221/MI-SD/p02/dht11/output_files/top.map.smsg " "Generated suppressed messages file E:/UEFS/20221/MI-SD/p02/dht11/output_files/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653543592370 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1653543592464 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653543592464 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "463 " "Implemented 463 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1653543592520 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1653543592520 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1653543592520 ""} { "Info" "ICUT_CUT_TM_LCELLS" "449 " "Implemented 449 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1653543592520 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1653543592520 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4754 " "Peak virtual memory: 4754 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653543592539 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 26 02:39:52 2022 " "Processing ended: Thu May 26 02:39:52 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653543592539 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653543592539 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653543592539 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1653543592539 ""}
