INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado labs/HW8/HW8.srcs/sources_1/new/clkgen100khz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkgen100khz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado labs/HW8/HW8.srcs/sources_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
