verilog xil_defaultlib --include "../../../../lab2-1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../lab2-1.srcs/sources_1/bd/design_1/ipshared/2d50/hdl" --include "../../../../lab2-1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../../lab2-1.srcs/sources_1/bd/design_1/ipshared/b2d1/hdl/verilog/fir_n11_strm_AXILiteS_s_axi.v" \
"../../../../lab2-1.srcs/sources_1/bd/design_1/ipshared/b2d1/hdl/verilog/fir_n11_strm_mul_bkb.v" \
"../../../../lab2-1.srcs/sources_1/bd/design_1/ipshared/b2d1/hdl/verilog/regslice_core.v" \
"../../../../lab2-1.srcs/sources_1/bd/design_1/ipshared/b2d1/hdl/verilog/fir_n11_strm.v" \
"../../../bd/design_1/ip/design_1_fir_n11_strm_0_0/sim/design_1_fir_n11_strm_0_0.v" \
"../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../bd/design_1/ip/design_1_xbar_1/sim/design_1_xbar_1.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/ip/design_1_auto_us_0/sim/design_1_auto_us_0.v" \
"../../../bd/design_1/ip/design_1_auto_us_1/sim/design_1_auto_us_1.v" \
"../../../bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
