--------------------------------------------------------------------------------
Release 14.4 Trace  (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.4\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
system_stub.twr -v 30 -l 30 system_stub_routed.ncd system_stub.pcf

Design file:              system_stub_routed.ncd
Physical constraint file: system_stub.pcf
Device,package,speed:     xc7z020,clg484,C,-1 (ADVANCED 1.04 2012-12-04)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk_fpga_1 = PERIOD TIMEGRP "clk_fpga_1" 160 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 8080 paths analyzed, 2490 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.169ns.
--------------------------------------------------------------------------------
Slack:                  0.081ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/bram_addr_int_10 (FF)
  Destination:          system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0 (RAM)
  Requirement:          6.250ns
  Data Path Delay:      5.832ns (Levels of Logic = 0)
  Clock Path Skew:      -0.302ns (1.373 - 1.675)
  Source Clock:         system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/bram_addr_int_10 to system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X38Y127.CQ           Tcko                  0.518   system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Addr[22]
                                                             system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/bram_addr_int_10
    RAMB36_X2Y13.ADDRARDADDRL9 net (fanout=34)       4.748   system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Addr[21]
    RAMB36_X2Y13.CLKARDCLKL    Trcck_ADDRA           0.566   system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0
                                                             system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0
    -------------------------------------------------------  ---------------------------
    Total                                            5.832ns (1.084ns logic, 4.748ns route)
                                                             (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack:                  0.083ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/bram_addr_int_10 (FF)
  Destination:          system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0 (RAM)
  Requirement:          6.250ns
  Data Path Delay:      5.830ns (Levels of Logic = 0)
  Clock Path Skew:      -0.302ns (1.373 - 1.675)
  Source Clock:         system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/bram_addr_int_10 to system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X38Y127.CQ           Tcko                  0.518   system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Addr[22]
                                                             system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/bram_addr_int_10
    RAMB36_X2Y13.ADDRARDADDRU9 net (fanout=34)       4.746   system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Addr[21]
    RAMB36_X2Y13.CLKARDCLKU    Trcck_ADDRA           0.566   system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0
                                                             system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0
    -------------------------------------------------------  ---------------------------
    Total                                            5.830ns (1.084ns logic, 4.746ns route)
                                                             (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack:                  0.110ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/bram_addr_int_11 (FF)
  Destination:          system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0 (RAM)
  Requirement:          6.250ns
  Data Path Delay:      5.803ns (Levels of Logic = 0)
  Clock Path Skew:      -0.302ns (1.373 - 1.675)
  Source Clock:         system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/bram_addr_int_11 to system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X38Y127.BQ            Tcko                  0.518   system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Addr[22]
                                                              system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/bram_addr_int_11
    RAMB36_X2Y13.ADDRARDADDRU10 net (fanout=33)       4.719   system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Addr[20]
    RAMB36_X2Y13.CLKARDCLKU     Trcck_ADDRA           0.566   system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0
                                                              system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0
    --------------------------------------------------------  ---------------------------
    Total                                             5.803ns (1.084ns logic, 4.719ns route)
                                                              (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack:                  0.110ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/bram_addr_int_11 (FF)
  Destination:          system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0 (RAM)
  Requirement:          6.250ns
  Data Path Delay:      5.803ns (Levels of Logic = 0)
  Clock Path Skew:      -0.302ns (1.373 - 1.675)
  Source Clock:         system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/bram_addr_int_11 to system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X38Y127.BQ            Tcko                  0.518   system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Addr[22]
                                                              system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/bram_addr_int_11
    RAMB36_X2Y13.ADDRARDADDRL10 net (fanout=33)       4.719   system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Addr[20]
    RAMB36_X2Y13.CLKARDCLKL     Trcck_ADDRA           0.566   system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0
                                                              system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0
    --------------------------------------------------------  ---------------------------
    Total                                             5.803ns (1.084ns logic, 4.719ns route)
                                                              (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack:                  0.111ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/bram_addr_int_12 (FF)
  Destination:          system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0 (RAM)
  Requirement:          6.250ns
  Data Path Delay:      5.802ns (Levels of Logic = 0)
  Clock Path Skew:      -0.302ns (1.373 - 1.675)
  Source Clock:         system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/bram_addr_int_12 to system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X38Y127.AQ            Tcko                  0.518   system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Addr[22]
                                                              system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/bram_addr_int_12
    RAMB36_X2Y13.ADDRARDADDRU11 net (fanout=33)       4.718   system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Addr[19]
    RAMB36_X2Y13.CLKARDCLKU     Trcck_ADDRA           0.566   system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0
                                                              system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0
    --------------------------------------------------------  ---------------------------
    Total                                             5.802ns (1.084ns logic, 4.718ns route)
                                                              (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack:                  0.111ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/bram_addr_int_12 (FF)
  Destination:          system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0 (RAM)
  Requirement:          6.250ns
  Data Path Delay:      5.802ns (Levels of Logic = 0)
  Clock Path Skew:      -0.302ns (1.373 - 1.675)
  Source Clock:         system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/bram_addr_int_12 to system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X38Y127.AQ            Tcko                  0.518   system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Addr[22]
                                                              system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/bram_addr_int_12
    RAMB36_X2Y13.ADDRARDADDRL11 net (fanout=33)       4.718   system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Addr[19]
    RAMB36_X2Y13.CLKARDCLKL     Trcck_ADDRA           0.566   system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0
                                                              system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0
    --------------------------------------------------------  ---------------------------
    Total                                             5.802ns (1.084ns logic, 4.718ns route)
                                                              (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack:                  0.152ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_9 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.674ns (Levels of Logic = 1)
  Clock Path Skew:      -0.389ns (1.388 - 1.777)
  Source Clock:         system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/processing_system7_0/processing_system7_0/PS7_i to system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_9
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP1RREADY Tpsscko_MAXIGP1RREADY  1.351   system_i/processing_system7_0/processing_system7_0/PS7_i
                                                         system_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X35Y142.D6       net (fanout=21)       1.969   system_i/axi_GP1_M_RREADY
    SLICE_X35Y142.D        Tilo                  0.124   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld1
    SLICE_X30Y97.CE        net (fanout=8)        2.061   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld
    SLICE_X30Y97.CLK       Tceck                 0.169   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf[11]
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_9
    ---------------------------------------------------  ---------------------------
    Total                                        5.674ns (1.644ns logic, 4.030ns route)
                                                         (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack:                  0.152ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_8 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.674ns (Levels of Logic = 1)
  Clock Path Skew:      -0.389ns (1.388 - 1.777)
  Source Clock:         system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/processing_system7_0/processing_system7_0/PS7_i to system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_8
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP1RREADY Tpsscko_MAXIGP1RREADY  1.351   system_i/processing_system7_0/processing_system7_0/PS7_i
                                                         system_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X35Y142.D6       net (fanout=21)       1.969   system_i/axi_GP1_M_RREADY
    SLICE_X35Y142.D        Tilo                  0.124   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld1
    SLICE_X30Y97.CE        net (fanout=8)        2.061   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld
    SLICE_X30Y97.CLK       Tceck                 0.169   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf[11]
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_8
    ---------------------------------------------------  ---------------------------
    Total                                        5.674ns (1.644ns logic, 4.030ns route)
                                                         (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack:                  0.152ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_10 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.674ns (Levels of Logic = 1)
  Clock Path Skew:      -0.389ns (1.388 - 1.777)
  Source Clock:         system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/processing_system7_0/processing_system7_0/PS7_i to system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_10
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP1RREADY Tpsscko_MAXIGP1RREADY  1.351   system_i/processing_system7_0/processing_system7_0/PS7_i
                                                         system_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X35Y142.D6       net (fanout=21)       1.969   system_i/axi_GP1_M_RREADY
    SLICE_X35Y142.D        Tilo                  0.124   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld1
    SLICE_X30Y97.CE        net (fanout=8)        2.061   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld
    SLICE_X30Y97.CLK       Tceck                 0.169   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf[11]
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_10
    ---------------------------------------------------  ---------------------------
    Total                                        5.674ns (1.644ns logic, 4.030ns route)
                                                         (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack:                  0.152ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_11 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.674ns (Levels of Logic = 1)
  Clock Path Skew:      -0.389ns (1.388 - 1.777)
  Source Clock:         system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/processing_system7_0/processing_system7_0/PS7_i to system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_11
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP1RREADY Tpsscko_MAXIGP1RREADY  1.351   system_i/processing_system7_0/processing_system7_0/PS7_i
                                                         system_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X35Y142.D6       net (fanout=21)       1.969   system_i/axi_GP1_M_RREADY
    SLICE_X35Y142.D        Tilo                  0.124   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld1
    SLICE_X30Y97.CE        net (fanout=8)        2.061   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld
    SLICE_X30Y97.CLK       Tceck                 0.169   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf[11]
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_11
    ---------------------------------------------------  ---------------------------
    Total                                        5.674ns (1.644ns logic, 4.030ns route)
                                                         (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack:                  0.158ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_GP1/axi_GP1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_reset_out_n_i (FF)
  Destination:          system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1 (RAM)
  Requirement:          6.250ns
  Data Path Delay:      5.733ns (Levels of Logic = 1)
  Clock Path Skew:      -0.324ns (1.368 - 1.692)
  Source Clock:         system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_GP1/axi_GP1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_reset_out_n_i to system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1
    Location                       Delay type         Delay(ns)  Physical Resource
                                                                 Logical Resource(s)
    -----------------------------------------------------------  -------------------
    SLICE_X43Y148.AQ               Tcko                  0.456   system_i/axi_GP1_M_ARESETN
                                                                 system_i/axi_GP1/axi_GP1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_reset_out_n_i
    SLICE_X38Y119.A6               net (fanout=17)       1.673   system_i/axi_GP1_M_ARESETN
    SLICE_X38Y119.A                Tilo                  0.124   system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Rst
                                                                 system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/BRAM_Rst_A1_INV_0
    RAMB36_X2Y14.RSTRAMARSTRAMLRST net (fanout=97)       3.121   system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Rst
    RAMB36_X2Y14.CLKARDCLKL        Trcck_RSTRAM          0.359   system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1
                                                                 system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1
    -----------------------------------------------------------  ---------------------------
    Total                                                5.733ns (0.939ns logic, 4.794ns route)
                                                                 (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack:                  0.158ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_GP1/axi_GP1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_reset_out_n_i (FF)
  Destination:          system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1 (RAM)
  Requirement:          6.250ns
  Data Path Delay:      5.733ns (Levels of Logic = 1)
  Clock Path Skew:      -0.324ns (1.368 - 1.692)
  Source Clock:         system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_GP1/axi_GP1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_reset_out_n_i to system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X43Y148.AQ            Tcko                  0.456   system_i/axi_GP1_M_ARESETN
                                                              system_i/axi_GP1/axi_GP1/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_reset_out_n_i
    SLICE_X38Y119.A6            net (fanout=17)       1.673   system_i/axi_GP1_M_ARESETN
    SLICE_X38Y119.A             Tilo                  0.124   system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Rst
                                                              system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/BRAM_Rst_A1_INV_0
    RAMB36_X2Y14.RSTRAMARSTRAMU net (fanout=97)       3.121   system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Rst
    RAMB36_X2Y14.CLKARDCLKU     Trcck_RSTRAM          0.359   system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1
                                                              system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1
    --------------------------------------------------------  ---------------------------
    Total                                             5.733ns (0.939ns logic, 4.794ns route)
                                                              (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack:                  0.179ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/last_bram_addr (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.926ns (Levels of Logic = 4)
  Clock Path Skew:      -0.110ns (0.805 - 0.915)
  Source Clock:         system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/processing_system7_0/processing_system7_0/PS7_i to system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/last_bram_addr
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP1ARLEN2 Tpsscko_MAXIGP1ARLEN  1.397   system_i/processing_system7_0/processing_system7_0/PS7_i
                                                         system_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X27Y117.A4       net (fanout=3)        1.970   system_i/axi_GP1_M_ARLEN[2]
    SLICE_X27Y117.AMUX     Tilo                  0.352   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/wrap_burst_total[1]
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/n0102<7>1_SW0
    SLICE_X27Y122.A6       net (fanout=2)        0.525   system_i/axi_bram_ctrl_0/N50
    SLICE_X27Y122.A        Tilo                  0.124   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rd_burst_two
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/n0102<7>1
    SLICE_X27Y129.C6       net (fanout=7)        0.792   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/n0102<7>1
    SLICE_X27Y129.C        Tilo                  0.124   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/set_last_bram_addr_brst_cnt_dec_OR_65_o1
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/set_last_bram_addr_brst_cnt_dec_OR_65_o1
    SLICE_X27Y132.B5       net (fanout=1)        0.549   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/set_last_bram_addr_brst_cnt_dec_OR_65_o1
    SLICE_X27Y132.CLK      Tas                   0.093   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/last_bram_addr
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/set_last_bram_addr_brst_cnt_dec_OR_65_o4
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/last_bram_addr
    ---------------------------------------------------  ---------------------------
    Total                                        5.926ns (2.090ns logic, 3.836ns route)
                                                         (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack:                  0.196ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_29 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.630ns (Levels of Logic = 1)
  Clock Path Skew:      -0.389ns (1.388 - 1.777)
  Source Clock:         system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/processing_system7_0/processing_system7_0/PS7_i to system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_29
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP1RREADY Tpsscko_MAXIGP1RREADY  1.351   system_i/processing_system7_0/processing_system7_0/PS7_i
                                                         system_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X35Y142.D6       net (fanout=21)       1.969   system_i/axi_GP1_M_RREADY
    SLICE_X35Y142.D        Tilo                  0.124   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld1
    SLICE_X30Y99.CE        net (fanout=8)        2.017   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld
    SLICE_X30Y99.CLK       Tceck                 0.169   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf[31]
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_29
    ---------------------------------------------------  ---------------------------
    Total                                        5.630ns (1.644ns logic, 3.986ns route)
                                                         (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack:                  0.196ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_31 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.630ns (Levels of Logic = 1)
  Clock Path Skew:      -0.389ns (1.388 - 1.777)
  Source Clock:         system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/processing_system7_0/processing_system7_0/PS7_i to system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_31
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP1RREADY Tpsscko_MAXIGP1RREADY  1.351   system_i/processing_system7_0/processing_system7_0/PS7_i
                                                         system_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X35Y142.D6       net (fanout=21)       1.969   system_i/axi_GP1_M_RREADY
    SLICE_X35Y142.D        Tilo                  0.124   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld1
    SLICE_X30Y99.CE        net (fanout=8)        2.017   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld
    SLICE_X30Y99.CLK       Tceck                 0.169   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf[31]
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_31
    ---------------------------------------------------  ---------------------------
    Total                                        5.630ns (1.644ns logic, 3.986ns route)
                                                         (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack:                  0.196ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_28 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.630ns (Levels of Logic = 1)
  Clock Path Skew:      -0.389ns (1.388 - 1.777)
  Source Clock:         system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/processing_system7_0/processing_system7_0/PS7_i to system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_28
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP1RREADY Tpsscko_MAXIGP1RREADY  1.351   system_i/processing_system7_0/processing_system7_0/PS7_i
                                                         system_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X35Y142.D6       net (fanout=21)       1.969   system_i/axi_GP1_M_RREADY
    SLICE_X35Y142.D        Tilo                  0.124   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld1
    SLICE_X30Y99.CE        net (fanout=8)        2.017   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld
    SLICE_X30Y99.CLK       Tceck                 0.169   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf[31]
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_28
    ---------------------------------------------------  ---------------------------
    Total                                        5.630ns (1.644ns logic, 3.986ns route)
                                                         (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack:                  0.196ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_30 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.630ns (Levels of Logic = 1)
  Clock Path Skew:      -0.389ns (1.388 - 1.777)
  Source Clock:         system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/processing_system7_0/processing_system7_0/PS7_i to system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_30
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP1RREADY Tpsscko_MAXIGP1RREADY  1.351   system_i/processing_system7_0/processing_system7_0/PS7_i
                                                         system_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X35Y142.D6       net (fanout=21)       1.969   system_i/axi_GP1_M_RREADY
    SLICE_X35Y142.D        Tilo                  0.124   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld1
    SLICE_X30Y99.CE        net (fanout=8)        2.017   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld
    SLICE_X30Y99.CLK       Tceck                 0.169   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf[31]
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_30
    ---------------------------------------------------  ---------------------------
    Total                                        5.630ns (1.644ns logic, 3.986ns route)
                                                         (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack:                  0.202ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rid_int_8 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.910ns (Levels of Logic = 1)
  Clock Path Skew:      -0.103ns (0.812 - 0.915)
  Source Clock:         system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/processing_system7_0/processing_system7_0/PS7_i to system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rid_int_8
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP1RREADY Tpsscko_MAXIGP1RREADY  1.351   system_i/processing_system7_0/processing_system7_0/PS7_i
                                                         system_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X29Y117.A1       net (fanout=21)       2.040   system_i/axi_GP1_M_RREADY
    SLICE_X29Y117.A        Tilo                  0.124   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/ar_active_d1
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/S_AXI_AResetn_axi_rlast_int_OR_41_o1
    SLICE_X27Y141.SR       net (fanout=8)        1.966   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/S_AXI_AResetn_axi_rlast_int_OR_41_o
    SLICE_X27Y141.CLK      Tsrck                 0.429   system_i/axi_GP1_M_RID[8]
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rid_int_8
    ---------------------------------------------------  ---------------------------
    Total                                        5.910ns (1.904ns logic, 4.006ns route)
                                                         (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack:                  0.235ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_en_int (FF)
  Destination:          system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0 (RAM)
  Requirement:          6.250ns
  Data Path Delay:      5.622ns (Levels of Logic = 1)
  Clock Path Skew:      -0.358ns (1.373 - 1.731)
  Source Clock:         system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_en_int to system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X31Y133.DQ        Tcko                  0.456   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_en_int
                                                          system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_en_int
    SLICE_X32Y113.D5        net (fanout=2)        1.309   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_en_int
    SLICE_X32Y113.D         Tilo                  0.124   system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_En
                                                          system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/BRAM_En_A1
    RAMB36_X2Y13.ENARDENU   net (fanout=32)       3.290   system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_En
    RAMB36_X2Y13.CLKARDCLKU Trcck_RDEN            0.443   system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0
                                                          system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0
    ----------------------------------------------------  ---------------------------
    Total                                         5.622ns (1.023ns logic, 4.599ns route)
                                                          (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Slack:                  0.235ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_en_int (FF)
  Destination:          system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0 (RAM)
  Requirement:          6.250ns
  Data Path Delay:      5.622ns (Levels of Logic = 1)
  Clock Path Skew:      -0.358ns (1.373 - 1.731)
  Source Clock:         system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_en_int to system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X31Y133.DQ        Tcko                  0.456   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_en_int
                                                          system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_en_int
    SLICE_X32Y113.D5        net (fanout=2)        1.309   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_en_int
    SLICE_X32Y113.D         Tilo                  0.124   system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_En
                                                          system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/BRAM_En_A1
    RAMB36_X2Y13.ENARDENL   net (fanout=32)       3.290   system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_En
    RAMB36_X2Y13.CLKARDCLKL Trcck_RDEN            0.443   system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0
                                                          system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0
    ----------------------------------------------------  ---------------------------
    Total                                         5.622ns (1.023ns logic, 4.599ns route)
                                                          (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Slack:                  0.258ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.axi_rdata_int_12 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.567ns (Levels of Logic = 1)
  Clock Path Skew:      -0.390ns (1.387 - 1.777)
  Source Clock:         system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/processing_system7_0/processing_system7_0/PS7_i to system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.axi_rdata_int_12
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP1RREADY Tpsscko_MAXIGP1RREADY  1.351   system_i/processing_system7_0/processing_system7_0/PS7_i
                                                         system_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X29Y117.A1       net (fanout=21)       2.040   system_i/axi_GP1_M_RREADY
    SLICE_X29Y117.A        Tilo                  0.124   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/ar_active_d1
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/S_AXI_AResetn_axi_rlast_int_OR_41_o1
    SLICE_X30Y96.SR        net (fanout=8)        1.528   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/S_AXI_AResetn_axi_rlast_int_OR_41_o
    SLICE_X30Y96.CLK       Tsrck                 0.524   system_i/axi_GP1_M_RDATA[16]
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.axi_rdata_int_12
    ---------------------------------------------------  ---------------------------
    Total                                        5.567ns (1.999ns logic, 3.568ns route)
                                                         (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack:                  0.258ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.axi_rdata_int_11 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.567ns (Levels of Logic = 1)
  Clock Path Skew:      -0.390ns (1.387 - 1.777)
  Source Clock:         system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/processing_system7_0/processing_system7_0/PS7_i to system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.axi_rdata_int_11
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP1RREADY Tpsscko_MAXIGP1RREADY  1.351   system_i/processing_system7_0/processing_system7_0/PS7_i
                                                         system_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X29Y117.A1       net (fanout=21)       2.040   system_i/axi_GP1_M_RREADY
    SLICE_X29Y117.A        Tilo                  0.124   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/ar_active_d1
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/S_AXI_AResetn_axi_rlast_int_OR_41_o1
    SLICE_X30Y96.SR        net (fanout=8)        1.528   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/S_AXI_AResetn_axi_rlast_int_OR_41_o
    SLICE_X30Y96.CLK       Tsrck                 0.524   system_i/axi_GP1_M_RDATA[16]
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.axi_rdata_int_11
    ---------------------------------------------------  ---------------------------
    Total                                        5.567ns (1.999ns logic, 3.568ns route)
                                                         (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack:                  0.258ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.axi_rdata_int_9 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.567ns (Levels of Logic = 1)
  Clock Path Skew:      -0.390ns (1.387 - 1.777)
  Source Clock:         system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/processing_system7_0/processing_system7_0/PS7_i to system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.axi_rdata_int_9
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP1RREADY Tpsscko_MAXIGP1RREADY  1.351   system_i/processing_system7_0/processing_system7_0/PS7_i
                                                         system_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X29Y117.A1       net (fanout=21)       2.040   system_i/axi_GP1_M_RREADY
    SLICE_X29Y117.A        Tilo                  0.124   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/ar_active_d1
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/S_AXI_AResetn_axi_rlast_int_OR_41_o1
    SLICE_X30Y96.SR        net (fanout=8)        1.528   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/S_AXI_AResetn_axi_rlast_int_OR_41_o
    SLICE_X30Y96.CLK       Tsrck                 0.524   system_i/axi_GP1_M_RDATA[16]
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.axi_rdata_int_9
    ---------------------------------------------------  ---------------------------
    Total                                        5.567ns (1.999ns logic, 3.568ns route)
                                                         (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack:                  0.258ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.axi_rdata_int_13 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.567ns (Levels of Logic = 1)
  Clock Path Skew:      -0.390ns (1.387 - 1.777)
  Source Clock:         system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/processing_system7_0/processing_system7_0/PS7_i to system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.axi_rdata_int_13
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP1RREADY Tpsscko_MAXIGP1RREADY  1.351   system_i/processing_system7_0/processing_system7_0/PS7_i
                                                         system_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X29Y117.A1       net (fanout=21)       2.040   system_i/axi_GP1_M_RREADY
    SLICE_X29Y117.A        Tilo                  0.124   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/ar_active_d1
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/S_AXI_AResetn_axi_rlast_int_OR_41_o1
    SLICE_X30Y96.SR        net (fanout=8)        1.528   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/S_AXI_AResetn_axi_rlast_int_OR_41_o
    SLICE_X30Y96.CLK       Tsrck                 0.524   system_i/axi_GP1_M_RDATA[16]
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.axi_rdata_int_13
    ---------------------------------------------------  ---------------------------
    Total                                        5.567ns (1.999ns logic, 3.568ns route)
                                                         (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack:                  0.258ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.axi_rdata_int_16 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.567ns (Levels of Logic = 1)
  Clock Path Skew:      -0.390ns (1.387 - 1.777)
  Source Clock:         system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/processing_system7_0/processing_system7_0/PS7_i to system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.axi_rdata_int_16
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP1RREADY Tpsscko_MAXIGP1RREADY  1.351   system_i/processing_system7_0/processing_system7_0/PS7_i
                                                         system_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X29Y117.A1       net (fanout=21)       2.040   system_i/axi_GP1_M_RREADY
    SLICE_X29Y117.A        Tilo                  0.124   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/ar_active_d1
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/S_AXI_AResetn_axi_rlast_int_OR_41_o1
    SLICE_X30Y96.SR        net (fanout=8)        1.528   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/S_AXI_AResetn_axi_rlast_int_OR_41_o
    SLICE_X30Y96.CLK       Tsrck                 0.524   system_i/axi_GP1_M_RDATA[16]
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.axi_rdata_int_16
    ---------------------------------------------------  ---------------------------
    Total                                        5.567ns (1.999ns logic, 3.568ns route)
                                                         (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack:                  0.258ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.axi_rdata_int_8 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.567ns (Levels of Logic = 1)
  Clock Path Skew:      -0.390ns (1.387 - 1.777)
  Source Clock:         system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/processing_system7_0/processing_system7_0/PS7_i to system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.axi_rdata_int_8
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP1RREADY Tpsscko_MAXIGP1RREADY  1.351   system_i/processing_system7_0/processing_system7_0/PS7_i
                                                         system_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X29Y117.A1       net (fanout=21)       2.040   system_i/axi_GP1_M_RREADY
    SLICE_X29Y117.A        Tilo                  0.124   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/ar_active_d1
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/S_AXI_AResetn_axi_rlast_int_OR_41_o1
    SLICE_X30Y96.SR        net (fanout=8)        1.528   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/S_AXI_AResetn_axi_rlast_int_OR_41_o
    SLICE_X30Y96.CLK       Tsrck                 0.524   system_i/axi_GP1_M_RDATA[16]
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.axi_rdata_int_8
    ---------------------------------------------------  ---------------------------
    Total                                        5.567ns (1.999ns logic, 3.568ns route)
                                                         (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack:                  0.258ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.axi_rdata_int_15 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.567ns (Levels of Logic = 1)
  Clock Path Skew:      -0.390ns (1.387 - 1.777)
  Source Clock:         system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/processing_system7_0/processing_system7_0/PS7_i to system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.axi_rdata_int_15
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP1RREADY Tpsscko_MAXIGP1RREADY  1.351   system_i/processing_system7_0/processing_system7_0/PS7_i
                                                         system_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X29Y117.A1       net (fanout=21)       2.040   system_i/axi_GP1_M_RREADY
    SLICE_X29Y117.A        Tilo                  0.124   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/ar_active_d1
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/S_AXI_AResetn_axi_rlast_int_OR_41_o1
    SLICE_X30Y96.SR        net (fanout=8)        1.528   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/S_AXI_AResetn_axi_rlast_int_OR_41_o
    SLICE_X30Y96.CLK       Tsrck                 0.524   system_i/axi_GP1_M_RDATA[16]
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.axi_rdata_int_15
    ---------------------------------------------------  ---------------------------
    Total                                        5.567ns (1.999ns logic, 3.568ns route)
                                                         (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack:                  0.258ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.axi_rdata_int_10 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.567ns (Levels of Logic = 1)
  Clock Path Skew:      -0.390ns (1.387 - 1.777)
  Source Clock:         system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/processing_system7_0/processing_system7_0/PS7_i to system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.axi_rdata_int_10
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP1RREADY Tpsscko_MAXIGP1RREADY  1.351   system_i/processing_system7_0/processing_system7_0/PS7_i
                                                         system_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X29Y117.A1       net (fanout=21)       2.040   system_i/axi_GP1_M_RREADY
    SLICE_X29Y117.A        Tilo                  0.124   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/ar_active_d1
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/S_AXI_AResetn_axi_rlast_int_OR_41_o1
    SLICE_X30Y96.SR        net (fanout=8)        1.528   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/S_AXI_AResetn_axi_rlast_int_OR_41_o
    SLICE_X30Y96.CLK       Tsrck                 0.524   system_i/axi_GP1_M_RDATA[16]
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.axi_rdata_int_10
    ---------------------------------------------------  ---------------------------
    Total                                        5.567ns (1.999ns logic, 3.568ns route)
                                                         (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack:                  0.271ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_18 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.554ns (Levels of Logic = 1)
  Clock Path Skew:      -0.390ns (1.387 - 1.777)
  Source Clock:         system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/processing_system7_0/processing_system7_0/PS7_i to system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_18
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP1RREADY Tpsscko_MAXIGP1RREADY  1.351   system_i/processing_system7_0/processing_system7_0/PS7_i
                                                         system_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X35Y142.D6       net (fanout=21)       1.969   system_i/axi_GP1_M_RREADY
    SLICE_X35Y142.D        Tilo                  0.124   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld1
    SLICE_X31Y96.CE        net (fanout=8)        1.905   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld
    SLICE_X31Y96.CLK       Tceck                 0.205   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf[19]
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_18
    ---------------------------------------------------  ---------------------------
    Total                                        5.554ns (1.680ns logic, 3.874ns route)
                                                         (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack:                  0.271ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_19 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.554ns (Levels of Logic = 1)
  Clock Path Skew:      -0.390ns (1.387 - 1.777)
  Source Clock:         system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/processing_system7_0/processing_system7_0/PS7_i to system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_19
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP1RREADY Tpsscko_MAXIGP1RREADY  1.351   system_i/processing_system7_0/processing_system7_0/PS7_i
                                                         system_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X35Y142.D6       net (fanout=21)       1.969   system_i/axi_GP1_M_RREADY
    SLICE_X35Y142.D        Tilo                  0.124   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld1
    SLICE_X31Y96.CE        net (fanout=8)        1.905   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld
    SLICE_X31Y96.CLK       Tceck                 0.205   system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf[19]
                                                         system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_19
    ---------------------------------------------------  ---------------------------
    Total                                        5.554ns (1.680ns logic, 3.874ns route)
                                                         (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_fpga_1 = PERIOD TIMEGRP "clk_fpga_1" 160 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.674ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0/CLKARDCLKL
  Logical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0/CLKARDCLKL
  Location pin: RAMB36_X2Y13.CLKARDCLKL
  Clock network: system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 3.674ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0/CLKARDCLKU
  Logical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0/CLKARDCLKU
  Location pin: RAMB36_X2Y13.CLKARDCLKU
  Clock network: system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 3.674ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1/CLKARDCLKL
  Logical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1/CLKARDCLKL
  Location pin: RAMB36_X2Y14.CLKARDCLKL
  Clock network: system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 3.674ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1/CLKARDCLKU
  Logical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1/CLKARDCLKU
  Location pin: RAMB36_X2Y14.CLKARDCLKU
  Clock network: system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 3.674ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_2/CLKARDCLKL
  Logical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_2/CLKARDCLKL
  Location pin: RAMB36_X2Y21.CLKARDCLKL
  Clock network: system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 3.674ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_2/CLKARDCLKU
  Logical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_2/CLKARDCLKU
  Location pin: RAMB36_X2Y21.CLKARDCLKU
  Clock network: system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 3.674ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_3/CLKARDCLKL
  Logical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_3/CLKARDCLKL
  Location pin: RAMB36_X2Y22.CLKARDCLKL
  Clock network: system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 3.674ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_3/CLKARDCLKU
  Logical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_3/CLKARDCLKU
  Location pin: RAMB36_X2Y22.CLKARDCLKU
  Clock network: system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 3.674ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_4/CLKARDCLKL
  Logical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_4/CLKARDCLKL
  Location pin: RAMB36_X3Y21.CLKARDCLKL
  Clock network: system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 3.674ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_4/CLKARDCLKU
  Logical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_4/CLKARDCLKU
  Location pin: RAMB36_X3Y21.CLKARDCLKU
  Clock network: system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 3.674ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_5/CLKARDCLKL
  Logical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_5/CLKARDCLKL
  Location pin: RAMB36_X3Y20.CLKARDCLKL
  Clock network: system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 3.674ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_5/CLKARDCLKU
  Logical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_5/CLKARDCLKU
  Location pin: RAMB36_X3Y20.CLKARDCLKU
  Clock network: system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 3.674ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_6/CLKARDCLKL
  Logical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_6/CLKARDCLKL
  Location pin: RAMB36_X2Y17.CLKARDCLKL
  Clock network: system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 3.674ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_6/CLKARDCLKU
  Logical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_6/CLKARDCLKU
  Location pin: RAMB36_X2Y17.CLKARDCLKU
  Clock network: system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 3.674ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_7/CLKARDCLKL
  Logical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_7/CLKARDCLKL
  Location pin: RAMB36_X2Y16.CLKARDCLKL
  Clock network: system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 3.674ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_7/CLKARDCLKU
  Logical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_7/CLKARDCLKU
  Location pin: RAMB36_X2Y16.CLKARDCLKU
  Clock network: system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 3.674ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_8/CLKARDCLKL
  Logical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_8/CLKARDCLKL
  Location pin: RAMB36_X3Y18.CLKARDCLKL
  Clock network: system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 3.674ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_8/CLKARDCLKU
  Logical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_8/CLKARDCLKU
  Location pin: RAMB36_X3Y18.CLKARDCLKU
  Clock network: system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 3.674ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_9/CLKARDCLKL
  Logical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_9/CLKARDCLKL
  Location pin: RAMB36_X2Y18.CLKARDCLKL
  Clock network: system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 3.674ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_9/CLKARDCLKU
  Logical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_9/CLKARDCLKU
  Location pin: RAMB36_X2Y18.CLKARDCLKU
  Clock network: system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 3.674ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_10/CLKARDCLKL
  Logical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_10/CLKARDCLKL
  Location pin: RAMB36_X2Y19.CLKARDCLKL
  Clock network: system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 3.674ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_10/CLKARDCLKU
  Logical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_10/CLKARDCLKU
  Location pin: RAMB36_X2Y19.CLKARDCLKU
  Clock network: system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 3.674ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_11/CLKARDCLKL
  Logical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_11/CLKARDCLKL
  Location pin: RAMB36_X2Y20.CLKARDCLKL
  Clock network: system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 3.674ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_11/CLKARDCLKU
  Logical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_11/CLKARDCLKU
  Location pin: RAMB36_X2Y20.CLKARDCLKU
  Clock network: system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 3.674ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_12/CLKARDCLKL
  Logical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_12/CLKARDCLKL
  Location pin: RAMB36_X2Y23.CLKARDCLKL
  Clock network: system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 3.674ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_12/CLKARDCLKU
  Logical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_12/CLKARDCLKU
  Location pin: RAMB36_X2Y23.CLKARDCLKU
  Clock network: system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 3.674ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_13/CLKARDCLKL
  Logical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_13/CLKARDCLKL
  Location pin: RAMB36_X2Y26.CLKARDCLKL
  Clock network: system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 3.674ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_13/CLKARDCLKU
  Logical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_13/CLKARDCLKU
  Location pin: RAMB36_X2Y26.CLKARDCLKU
  Clock network: system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 3.674ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_14/CLKARDCLKL
  Logical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_14/CLKARDCLKL
  Location pin: RAMB36_X2Y24.CLKARDCLKL
  Clock network: system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 3.674ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_14/CLKARDCLKU
  Logical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_14/CLKARDCLKU
  Location pin: RAMB36_X2Y24.CLKARDCLKU
  Clock network: system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_0" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 397690 paths analyzed, 21422 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.972ns.
--------------------------------------------------------------------------------
Slack:                  0.028ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_HP0/axi_HP0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/w_pipe/s_ready_i (FF)
  Destination:          system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.858ns (Levels of Logic = 5)
  Clock Path Skew:      -0.079ns (1.388 - 1.467)
  Source Clock:         system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_HP0/axi_HP0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/w_pipe/s_ready_i to system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y74.DQ      Tcko                  0.456   system_i/axi_HP0/axi_HP0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/w_pipe/s_ready_i
                                                       system_i/axi_HP0/axi_HP0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/w_pipe/s_ready_i
    SLICE_X31Y52.C5      net (fanout=5)        1.696   system_i/axi_HP0/axi_HP0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/w_pipe/s_ready_i
    SLICE_X31Y52.CMUX    Tilo                  0.323   system_i/axi_HP0/N153
                                                       system_i/axi_HP0/axi_HP0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.wdata_router_w/S_WREADY1_SW0
    SLICE_X31Y52.B5      net (fanout=3)        0.302   system_i/axi_HP0/N152
    SLICE_X31Y52.B       Tilo                  0.124   system_i/axi_HP0/N153
                                                       system_i/axi_HP0/axi_HP0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/cmd_ready_i11_SW0
    SLICE_X21Y46.C2      net (fanout=2)        1.286   system_i/axi_HP0/N200
    SLICE_X21Y46.DMUX    Topcd                 0.827   system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/word_complete_rest_last
                                                       system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/M_AXI_WREADY_I1_1
                                                       system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/USE_FPGA_WORD_COMPLETED.word_complete_rest_last_inst/USE_FPGA.and_inst
    SLICE_X34Y79.D2      net (fanout=48)       2.619   system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/word_complete_rest_last
    SLICE_X34Y79.DMUX    Tilo                  0.388   system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/wdata_wrap_buffer[9]
                                                       system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/Mmux_wdata_wrap_buffer_cmb<10>131
    SLICE_X31Y97.D2      net (fanout=8)        1.745   system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/Mmux_wdata_wrap_buffer_cmb<10>13
    SLICE_X31Y97.CLK     Tas                   0.092   system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/wdata_wrap_buffer[8]
                                                       system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/Mmux_wdata_wrap_buffer_cmb<8>11
                                                       system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst
    -------------------------------------------------  ---------------------------
    Total                                      9.858ns (2.210ns logic, 7.648ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack:                  0.060ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_11 (FF)
  Destination:          system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.480ns (Levels of Logic = 9)
  Clock Path Skew:      -0.425ns (1.386 - 1.811)
  Source Clock:         system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_11 to system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y121.AQ    Tcko                  0.518   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/n0270[11]
                                                       system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_11
    SLICE_X99Y122.C4     net (fanout=6)        0.777   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/n0270[11]
    SLICE_X99Y122.C      Tilo                  0.124   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.rd_cmd_first_word[1]
                                                       system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/Mram_cmd_step_i111
    SLICE_X99Y122.D6     net (fanout=3)        0.503   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.rd_cmd_step[1]
    SLICE_X99Y122.D      Tilo                  0.124   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.rd_cmd_first_word[1]
                                                       system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/Madd_current_word[2]_cmd_step[2]_add_4_OUT_lut<1>1
    SLICE_X99Y120.C6     net (fanout=3)        0.456   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/Madd_current_word[2]_cmd_step[2]_add_4_OUT_lut[1]
    SLICE_X99Y120.C      Tilo                  0.124   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I5
                                                       system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I4
    SLICE_X99Y120.D6     net (fanout=1)        0.494   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I3
    SLICE_X99Y120.D      Tilo                  0.124   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I5
                                                       system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I6
    SLICE_X93Y116.B4     net (fanout=45)       0.986   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I5
    SLICE_X93Y116.BMUX   Tilo                  0.358   system_i/axi_HP0/axi_HP0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/load_s2
                                                       system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/M_AXI_RREADY_I1
    SLICE_X93Y116.A5     net (fanout=21)       0.473   system_i/axi_HP0_M_RREADY[1]
    SLICE_X93Y116.A      Tilo                  0.124   system_i/axi_HP0/axi_HP0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/load_s2
                                                       system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_bram_addr_inc1_SW0
    SLICE_X81Y95.B5      net (fanout=2)        1.265   system_i/axi_bram_ctrl_1/N58
    SLICE_X81Y95.B       Tilo                  0.124   system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_inc
                                                       system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_bram_addr_inc1
    SLICE_X82Y73.A3      net (fanout=15)       1.566   system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_inc
    SLICE_X82Y73.A       Tilo                  0.124   system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[3]
                                                       system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_bram_addr_ld211
    SLICE_X66Y75.B1      net (fanout=1)        1.173   system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/RdChnl_BRAM_Addr_Ld[2]
    SLICE_X66Y75.CLK     Tas                   0.043   system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Addr[29]
                                                       system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/Mmux_bram_addr_int[31]_ADDR_SNG_PORT.sng_bram_addr_ld[31]_mux_2_OUT110
                                                       system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_2
    -------------------------------------------------  ---------------------------
    Total                                      9.480ns (1.787ns logic, 7.693ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack:                  0.064ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_12 (FF)
  Destination:          system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.479ns (Levels of Logic = 9)
  Clock Path Skew:      -0.422ns (1.386 - 1.808)
  Source Clock:         system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_12 to system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y122.BMUX  Tshcko                0.655   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/n0270[12]
                                                       system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_12
    SLICE_X99Y122.C5     net (fanout=6)        0.639   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/n0270[12]
    SLICE_X99Y122.C      Tilo                  0.124   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.rd_cmd_first_word[1]
                                                       system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/Mram_cmd_step_i111
    SLICE_X99Y122.D6     net (fanout=3)        0.503   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.rd_cmd_step[1]
    SLICE_X99Y122.D      Tilo                  0.124   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.rd_cmd_first_word[1]
                                                       system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/Madd_current_word[2]_cmd_step[2]_add_4_OUT_lut<1>1
    SLICE_X99Y120.C6     net (fanout=3)        0.456   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/Madd_current_word[2]_cmd_step[2]_add_4_OUT_lut[1]
    SLICE_X99Y120.C      Tilo                  0.124   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I5
                                                       system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I4
    SLICE_X99Y120.D6     net (fanout=1)        0.494   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I3
    SLICE_X99Y120.D      Tilo                  0.124   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I5
                                                       system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I6
    SLICE_X93Y116.B4     net (fanout=45)       0.986   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I5
    SLICE_X93Y116.BMUX   Tilo                  0.358   system_i/axi_HP0/axi_HP0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/load_s2
                                                       system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/M_AXI_RREADY_I1
    SLICE_X93Y116.A5     net (fanout=21)       0.473   system_i/axi_HP0_M_RREADY[1]
    SLICE_X93Y116.A      Tilo                  0.124   system_i/axi_HP0/axi_HP0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/load_s2
                                                       system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_bram_addr_inc1_SW0
    SLICE_X81Y95.B5      net (fanout=2)        1.265   system_i/axi_bram_ctrl_1/N58
    SLICE_X81Y95.B       Tilo                  0.124   system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_inc
                                                       system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_bram_addr_inc1
    SLICE_X82Y73.A3      net (fanout=15)       1.566   system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_inc
    SLICE_X82Y73.A       Tilo                  0.124   system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[3]
                                                       system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_bram_addr_ld211
    SLICE_X66Y75.B1      net (fanout=1)        1.173   system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/RdChnl_BRAM_Addr_Ld[2]
    SLICE_X66Y75.CLK     Tas                   0.043   system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Addr[29]
                                                       system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/Mmux_bram_addr_int[31]_ADDR_SNG_PORT.sng_bram_addr_ld[31]_mux_2_OUT110
                                                       system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_2
    -------------------------------------------------  ---------------------------
    Total                                      9.479ns (1.924ns logic, 7.555ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack:                  0.095ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_11 (FF)
  Destination:          system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.452ns (Levels of Logic = 9)
  Clock Path Skew:      -0.418ns (1.393 - 1.811)
  Source Clock:         system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_11 to system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y121.AQ    Tcko                  0.518   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/n0270[11]
                                                       system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_11
    SLICE_X99Y122.C4     net (fanout=6)        0.777   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/n0270[11]
    SLICE_X99Y122.C      Tilo                  0.124   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.rd_cmd_first_word[1]
                                                       system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/Mram_cmd_step_i111
    SLICE_X99Y122.D6     net (fanout=3)        0.503   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.rd_cmd_step[1]
    SLICE_X99Y122.D      Tilo                  0.124   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.rd_cmd_first_word[1]
                                                       system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/Madd_current_word[2]_cmd_step[2]_add_4_OUT_lut<1>1
    SLICE_X99Y120.C6     net (fanout=3)        0.456   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/Madd_current_word[2]_cmd_step[2]_add_4_OUT_lut[1]
    SLICE_X99Y120.C      Tilo                  0.124   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I5
                                                       system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I4
    SLICE_X99Y120.D6     net (fanout=1)        0.494   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I3
    SLICE_X99Y120.D      Tilo                  0.124   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I5
                                                       system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I6
    SLICE_X93Y116.B4     net (fanout=45)       0.986   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I5
    SLICE_X93Y116.BMUX   Tilo                  0.358   system_i/axi_HP0/axi_HP0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/load_s2
                                                       system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/M_AXI_RREADY_I1
    SLICE_X93Y116.A5     net (fanout=21)       0.473   system_i/axi_HP0_M_RREADY[1]
    SLICE_X93Y116.A      Tilo                  0.124   system_i/axi_HP0/axi_HP0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/load_s2
                                                       system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_bram_addr_inc1_SW0
    SLICE_X81Y95.B5      net (fanout=2)        1.265   system_i/axi_bram_ctrl_1/N58
    SLICE_X81Y95.B       Tilo                  0.124   system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_inc
                                                       system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_bram_addr_inc1
    SLICE_X64Y78.B4      net (fanout=15)       1.378   system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_inc
    SLICE_X64Y78.B       Tilo                  0.124   system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.sng_bram_addr_ld_en
                                                       system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.sng_bram_addr_ld_en1
    SLICE_X66Y81.D1      net (fanout=10)       1.331   system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.sng_bram_addr_ld_en
    SLICE_X66Y81.CLK     Tas                   0.045   system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Addr[22]
                                                       system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/Mmux_bram_addr_int[31]_ADDR_SNG_PORT.sng_bram_addr_ld[31]_mux_2_OUT284
                                                       system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_9
    -------------------------------------------------  ---------------------------
    Total                                      9.452ns (1.789ns logic, 7.663ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack:                  0.099ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_12 (FF)
  Destination:          system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.451ns (Levels of Logic = 9)
  Clock Path Skew:      -0.415ns (1.393 - 1.808)
  Source Clock:         system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_12 to system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y122.BMUX  Tshcko                0.655   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/n0270[12]
                                                       system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_12
    SLICE_X99Y122.C5     net (fanout=6)        0.639   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/n0270[12]
    SLICE_X99Y122.C      Tilo                  0.124   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.rd_cmd_first_word[1]
                                                       system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/Mram_cmd_step_i111
    SLICE_X99Y122.D6     net (fanout=3)        0.503   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.rd_cmd_step[1]
    SLICE_X99Y122.D      Tilo                  0.124   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.rd_cmd_first_word[1]
                                                       system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/Madd_current_word[2]_cmd_step[2]_add_4_OUT_lut<1>1
    SLICE_X99Y120.C6     net (fanout=3)        0.456   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/Madd_current_word[2]_cmd_step[2]_add_4_OUT_lut[1]
    SLICE_X99Y120.C      Tilo                  0.124   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I5
                                                       system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I4
    SLICE_X99Y120.D6     net (fanout=1)        0.494   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I3
    SLICE_X99Y120.D      Tilo                  0.124   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I5
                                                       system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I6
    SLICE_X93Y116.B4     net (fanout=45)       0.986   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I5
    SLICE_X93Y116.BMUX   Tilo                  0.358   system_i/axi_HP0/axi_HP0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/load_s2
                                                       system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/M_AXI_RREADY_I1
    SLICE_X93Y116.A5     net (fanout=21)       0.473   system_i/axi_HP0_M_RREADY[1]
    SLICE_X93Y116.A      Tilo                  0.124   system_i/axi_HP0/axi_HP0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/load_s2
                                                       system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_bram_addr_inc1_SW0
    SLICE_X81Y95.B5      net (fanout=2)        1.265   system_i/axi_bram_ctrl_1/N58
    SLICE_X81Y95.B       Tilo                  0.124   system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_inc
                                                       system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_bram_addr_inc1
    SLICE_X64Y78.B4      net (fanout=15)       1.378   system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_inc
    SLICE_X64Y78.B       Tilo                  0.124   system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.sng_bram_addr_ld_en
                                                       system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.sng_bram_addr_ld_en1
    SLICE_X66Y81.D1      net (fanout=10)       1.331   system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.sng_bram_addr_ld_en
    SLICE_X66Y81.CLK     Tas                   0.045   system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Addr[22]
                                                       system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/Mmux_bram_addr_int[31]_ADDR_SNG_PORT.sng_bram_addr_ld[31]_mux_2_OUT284
                                                       system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_9
    -------------------------------------------------  ---------------------------
    Total                                      9.451ns (1.926ns logic, 7.525ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack:                  0.101ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_11 (FF)
  Destination:          system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.445ns (Levels of Logic = 9)
  Clock Path Skew:      -0.419ns (1.392 - 1.811)
  Source Clock:         system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_11 to system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y121.AQ    Tcko                  0.518   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/n0270[11]
                                                       system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_11
    SLICE_X99Y122.C4     net (fanout=6)        0.777   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/n0270[11]
    SLICE_X99Y122.C      Tilo                  0.124   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.rd_cmd_first_word[1]
                                                       system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/Mram_cmd_step_i111
    SLICE_X99Y122.D6     net (fanout=3)        0.503   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.rd_cmd_step[1]
    SLICE_X99Y122.D      Tilo                  0.124   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.rd_cmd_first_word[1]
                                                       system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/Madd_current_word[2]_cmd_step[2]_add_4_OUT_lut<1>1
    SLICE_X99Y120.C6     net (fanout=3)        0.456   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/Madd_current_word[2]_cmd_step[2]_add_4_OUT_lut[1]
    SLICE_X99Y120.C      Tilo                  0.124   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I5
                                                       system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I4
    SLICE_X99Y120.D6     net (fanout=1)        0.494   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I3
    SLICE_X99Y120.D      Tilo                  0.124   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I5
                                                       system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I6
    SLICE_X93Y116.B4     net (fanout=45)       0.986   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I5
    SLICE_X93Y116.BMUX   Tilo                  0.358   system_i/axi_HP0/axi_HP0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/load_s2
                                                       system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/M_AXI_RREADY_I1
    SLICE_X93Y116.A5     net (fanout=21)       0.473   system_i/axi_HP0_M_RREADY[1]
    SLICE_X93Y116.A      Tilo                  0.124   system_i/axi_HP0/axi_HP0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/load_s2
                                                       system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_bram_addr_inc1_SW0
    SLICE_X81Y95.B5      net (fanout=2)        1.265   system_i/axi_bram_ctrl_1/N58
    SLICE_X81Y95.B       Tilo                  0.124   system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_inc
                                                       system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_bram_addr_inc1
    SLICE_X87Y74.A2      net (fanout=15)       1.729   system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_inc
    SLICE_X87Y74.A       Tilo                  0.124   system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[5]
                                                       system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_bram_addr_ld251
    SLICE_X66Y80.D5      net (fanout=1)        0.973   system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/RdChnl_BRAM_Addr_Ld[4]
    SLICE_X66Y80.CLK     Tas                   0.045   system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Addr[27]
                                                       system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/Mmux_bram_addr_int[31]_ADDR_SNG_PORT.sng_bram_addr_ld[31]_mux_2_OUT23
                                                       system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_4
    -------------------------------------------------  ---------------------------
    Total                                      9.445ns (1.789ns logic, 7.656ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack:                  0.105ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_12 (FF)
  Destination:          system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.444ns (Levels of Logic = 9)
  Clock Path Skew:      -0.416ns (1.392 - 1.808)
  Source Clock:         system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_12 to system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y122.BMUX  Tshcko                0.655   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/n0270[12]
                                                       system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_12
    SLICE_X99Y122.C5     net (fanout=6)        0.639   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/n0270[12]
    SLICE_X99Y122.C      Tilo                  0.124   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.rd_cmd_first_word[1]
                                                       system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/Mram_cmd_step_i111
    SLICE_X99Y122.D6     net (fanout=3)        0.503   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.rd_cmd_step[1]
    SLICE_X99Y122.D      Tilo                  0.124   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.rd_cmd_first_word[1]
                                                       system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/Madd_current_word[2]_cmd_step[2]_add_4_OUT_lut<1>1
    SLICE_X99Y120.C6     net (fanout=3)        0.456   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/Madd_current_word[2]_cmd_step[2]_add_4_OUT_lut[1]
    SLICE_X99Y120.C      Tilo                  0.124   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I5
                                                       system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I4
    SLICE_X99Y120.D6     net (fanout=1)        0.494   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I3
    SLICE_X99Y120.D      Tilo                  0.124   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I5
                                                       system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I6
    SLICE_X93Y116.B4     net (fanout=45)       0.986   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I5
    SLICE_X93Y116.BMUX   Tilo                  0.358   system_i/axi_HP0/axi_HP0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/load_s2
                                                       system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/M_AXI_RREADY_I1
    SLICE_X93Y116.A5     net (fanout=21)       0.473   system_i/axi_HP0_M_RREADY[1]
    SLICE_X93Y116.A      Tilo                  0.124   system_i/axi_HP0/axi_HP0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/load_s2
                                                       system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_bram_addr_inc1_SW0
    SLICE_X81Y95.B5      net (fanout=2)        1.265   system_i/axi_bram_ctrl_1/N58
    SLICE_X81Y95.B       Tilo                  0.124   system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_inc
                                                       system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_bram_addr_inc1
    SLICE_X87Y74.A2      net (fanout=15)       1.729   system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_inc
    SLICE_X87Y74.A       Tilo                  0.124   system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[5]
                                                       system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_bram_addr_ld251
    SLICE_X66Y80.D5      net (fanout=1)        0.973   system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/RdChnl_BRAM_Addr_Ld[4]
    SLICE_X66Y80.CLK     Tas                   0.045   system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Addr[27]
                                                       system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/Mmux_bram_addr_int[31]_ADDR_SNG_PORT.sng_bram_addr_ld[31]_mux_2_OUT23
                                                       system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_4
    -------------------------------------------------  ---------------------------
    Total                                      9.444ns (1.926ns logic, 7.518ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack:                  0.110ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/current_word_1_1 (FF)
  Destination:          system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.430ns (Levels of Logic = 8)
  Clock Path Skew:      -0.425ns (1.386 - 1.811)
  Source Clock:         system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/current_word_1_1 to system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y121.BQ     Tcko                  0.456   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/current_word_1[2]
                                                       system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/current_word_1_1
    SLICE_X98Y121.C2     net (fanout=3)        0.868   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/current_word_1[1]
    SLICE_X98Y121.C      Tilo                  0.124   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I11
                                                       system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/Mmux_current_word21
    SLICE_X100Y121.A3    net (fanout=6)        0.869   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/current_word[1]
    SLICE_X100Y121.A     Tilo                  0.124   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/n0270[11]
                                                       system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I5
    SLICE_X99Y120.D3     net (fanout=1)        0.629   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I4
    SLICE_X99Y120.D      Tilo                  0.124   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I5
                                                       system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I6
    SLICE_X93Y116.B4     net (fanout=45)       0.986   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I5
    SLICE_X93Y116.BMUX   Tilo                  0.358   system_i/axi_HP0/axi_HP0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/load_s2
                                                       system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/M_AXI_RREADY_I1
    SLICE_X93Y116.A5     net (fanout=21)       0.473   system_i/axi_HP0_M_RREADY[1]
    SLICE_X93Y116.A      Tilo                  0.124   system_i/axi_HP0/axi_HP0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/load_s2
                                                       system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_bram_addr_inc1_SW0
    SLICE_X81Y95.B5      net (fanout=2)        1.265   system_i/axi_bram_ctrl_1/N58
    SLICE_X81Y95.B       Tilo                  0.124   system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_inc
                                                       system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_bram_addr_inc1
    SLICE_X82Y73.A3      net (fanout=15)       1.566   system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_inc
    SLICE_X82Y73.A       Tilo                  0.124   system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[3]
                                                       system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_bram_addr_ld211
    SLICE_X66Y75.B1      net (fanout=1)        1.173   system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/RdChnl_BRAM_Addr_Ld[2]
    SLICE_X66Y75.CLK     Tas                   0.043   system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Addr[29]
                                                       system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/Mmux_bram_addr_int[31]_ADDR_SNG_PORT.sng_bram_addr_ld[31]_mux_2_OUT110
                                                       system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_2
    -------------------------------------------------  ---------------------------
    Total                                      9.430ns (1.601ns logic, 7.829ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Slack:                  0.116ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_11 (FF)
  Destination:          system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_11 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.430ns (Levels of Logic = 10)
  Clock Path Skew:      -0.419ns (1.392 - 1.811)
  Source Clock:         system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_11 to system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y121.AQ    Tcko                  0.518   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/n0270[11]
                                                       system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_11
    SLICE_X99Y122.C4     net (fanout=6)        0.777   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/n0270[11]
    SLICE_X99Y122.C      Tilo                  0.124   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.rd_cmd_first_word[1]
                                                       system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/Mram_cmd_step_i111
    SLICE_X99Y122.D6     net (fanout=3)        0.503   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.rd_cmd_step[1]
    SLICE_X99Y122.D      Tilo                  0.124   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.rd_cmd_first_word[1]
                                                       system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/Madd_current_word[2]_cmd_step[2]_add_4_OUT_lut<1>1
    SLICE_X99Y120.C6     net (fanout=3)        0.456   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/Madd_current_word[2]_cmd_step[2]_add_4_OUT_lut[1]
    SLICE_X99Y120.C      Tilo                  0.124   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I5
                                                       system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I4
    SLICE_X99Y120.D6     net (fanout=1)        0.494   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I3
    SLICE_X99Y120.D      Tilo                  0.124   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I5
                                                       system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I6
    SLICE_X93Y116.B4     net (fanout=45)       0.986   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I5
    SLICE_X93Y116.BMUX   Tilo                  0.358   system_i/axi_HP0/axi_HP0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/load_s2
                                                       system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/M_AXI_RREADY_I1
    SLICE_X93Y116.A5     net (fanout=21)       0.473   system_i/axi_HP0_M_RREADY[1]
    SLICE_X93Y116.A      Tilo                  0.124   system_i/axi_HP0/axi_HP0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/load_s2
                                                       system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_bram_addr_inc1_SW0
    SLICE_X81Y95.B5      net (fanout=2)        1.265   system_i/axi_bram_ctrl_1/N58
    SLICE_X81Y95.B       Tilo                  0.124   system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_inc
                                                       system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_bram_addr_inc1
    SLICE_X81Y95.A4      net (fanout=15)       0.475   system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_inc
    SLICE_X81Y95.A       Tilo                  0.124   system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_inc
                                                       system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/max_wrap_burst_bram_addr_inc_wrap_mod_AND_80_o3_1
    SLICE_X66Y79.B6      net (fanout=6)        1.242   system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/max_wrap_burst_bram_addr_inc_wrap_mod_AND_80_o3
    SLICE_X66Y79.B       Tilo                  0.124   system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Addr[20]
                                                       system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/Mmux_bram_addr_int[31]_ADDR_SNG_PORT.sng_bram_addr_ld[31]_mux_2_OUT30_SW0
    SLICE_X66Y79.C3      net (fanout=1)        0.846   system_i/axi_bram_ctrl_1/N8
    SLICE_X66Y79.CLK     Tas                   0.045   system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Addr[20]
                                                       system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/Mmux_bram_addr_int[31]_ADDR_SNG_PORT.sng_bram_addr_ld[31]_mux_2_OUT30
                                                       system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_11
    -------------------------------------------------  ---------------------------
    Total                                      9.430ns (1.913ns logic, 7.517ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack:                  0.118ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_HP0/axi_HP0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i (FF)
  Destination:          system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.792ns (Levels of Logic = 4)
  Clock Path Skew:      -0.055ns (0.818 - 0.873)
  Source Clock:         system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_HP0/axi_HP0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i to system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y95.AQ      Tcko                  0.518   system_i/axi_HP0/axi_HP0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/empty
                                                       system_i/axi_HP0/axi_HP0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i
    SLICE_X31Y52.B1      net (fanout=3)        2.193   system_i/axi_HP0/axi_HP0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/empty
    SLICE_X31Y52.B       Tilo                  0.124   system_i/axi_HP0/N153
                                                       system_i/axi_HP0/axi_HP0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/cmd_ready_i11_SW0
    SLICE_X21Y46.C2      net (fanout=2)        1.286   system_i/axi_HP0/N200
    SLICE_X21Y46.DMUX    Topcd                 0.827   system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/word_complete_rest_last
                                                       system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/M_AXI_WREADY_I1_1
                                                       system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/USE_FPGA_WORD_COMPLETED.word_complete_rest_last_inst/USE_FPGA.and_inst
    SLICE_X34Y79.D2      net (fanout=48)       2.619   system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/word_complete_rest_last
    SLICE_X34Y79.DMUX    Tilo                  0.388   system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/wdata_wrap_buffer[9]
                                                       system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/Mmux_wdata_wrap_buffer_cmb<10>131
    SLICE_X31Y97.D2      net (fanout=8)        1.745   system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/Mmux_wdata_wrap_buffer_cmb<10>13
    SLICE_X31Y97.CLK     Tas                   0.092   system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/wdata_wrap_buffer[8]
                                                       system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/Mmux_wdata_wrap_buffer_cmb<8>11
                                                       system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst
    -------------------------------------------------  ---------------------------
    Total                                      9.792ns (1.949ns logic, 7.843ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack:                  0.120ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_12 (FF)
  Destination:          system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_11 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.429ns (Levels of Logic = 10)
  Clock Path Skew:      -0.416ns (1.392 - 1.808)
  Source Clock:         system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_12 to system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y122.BMUX  Tshcko                0.655   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/n0270[12]
                                                       system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_12
    SLICE_X99Y122.C5     net (fanout=6)        0.639   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/n0270[12]
    SLICE_X99Y122.C      Tilo                  0.124   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.rd_cmd_first_word[1]
                                                       system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/Mram_cmd_step_i111
    SLICE_X99Y122.D6     net (fanout=3)        0.503   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.rd_cmd_step[1]
    SLICE_X99Y122.D      Tilo                  0.124   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.rd_cmd_first_word[1]
                                                       system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/Madd_current_word[2]_cmd_step[2]_add_4_OUT_lut<1>1
    SLICE_X99Y120.C6     net (fanout=3)        0.456   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/Madd_current_word[2]_cmd_step[2]_add_4_OUT_lut[1]
    SLICE_X99Y120.C      Tilo                  0.124   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I5
                                                       system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I4
    SLICE_X99Y120.D6     net (fanout=1)        0.494   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I3
    SLICE_X99Y120.D      Tilo                  0.124   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I5
                                                       system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I6
    SLICE_X93Y116.B4     net (fanout=45)       0.986   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I5
    SLICE_X93Y116.BMUX   Tilo                  0.358   system_i/axi_HP0/axi_HP0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/load_s2
                                                       system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/M_AXI_RREADY_I1
    SLICE_X93Y116.A5     net (fanout=21)       0.473   system_i/axi_HP0_M_RREADY[1]
    SLICE_X93Y116.A      Tilo                  0.124   system_i/axi_HP0/axi_HP0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/load_s2
                                                       system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_bram_addr_inc1_SW0
    SLICE_X81Y95.B5      net (fanout=2)        1.265   system_i/axi_bram_ctrl_1/N58
    SLICE_X81Y95.B       Tilo                  0.124   system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_inc
                                                       system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_bram_addr_inc1
    SLICE_X81Y95.A4      net (fanout=15)       0.475   system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_inc
    SLICE_X81Y95.A       Tilo                  0.124   system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_inc
                                                       system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/max_wrap_burst_bram_addr_inc_wrap_mod_AND_80_o3_1
    SLICE_X66Y79.B6      net (fanout=6)        1.242   system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/max_wrap_burst_bram_addr_inc_wrap_mod_AND_80_o3
    SLICE_X66Y79.B       Tilo                  0.124   system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Addr[20]
                                                       system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/Mmux_bram_addr_int[31]_ADDR_SNG_PORT.sng_bram_addr_ld[31]_mux_2_OUT30_SW0
    SLICE_X66Y79.C3      net (fanout=1)        0.846   system_i/axi_bram_ctrl_1/N8
    SLICE_X66Y79.CLK     Tas                   0.045   system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Addr[20]
                                                       system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/Mmux_bram_addr_int[31]_ADDR_SNG_PORT.sng_bram_addr_ld[31]_mux_2_OUT30
                                                       system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_11
    -------------------------------------------------  ---------------------------
    Total                                      9.429ns (2.050ns logic, 7.379ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack:                  0.145ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/current_word_1_1 (FF)
  Destination:          system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.402ns (Levels of Logic = 8)
  Clock Path Skew:      -0.418ns (1.393 - 1.811)
  Source Clock:         system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/current_word_1_1 to system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y121.BQ     Tcko                  0.456   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/current_word_1[2]
                                                       system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/current_word_1_1
    SLICE_X98Y121.C2     net (fanout=3)        0.868   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/current_word_1[1]
    SLICE_X98Y121.C      Tilo                  0.124   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I11
                                                       system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/Mmux_current_word21
    SLICE_X100Y121.A3    net (fanout=6)        0.869   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/current_word[1]
    SLICE_X100Y121.A     Tilo                  0.124   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/n0270[11]
                                                       system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I5
    SLICE_X99Y120.D3     net (fanout=1)        0.629   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I4
    SLICE_X99Y120.D      Tilo                  0.124   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I5
                                                       system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I6
    SLICE_X93Y116.B4     net (fanout=45)       0.986   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I5
    SLICE_X93Y116.BMUX   Tilo                  0.358   system_i/axi_HP0/axi_HP0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/load_s2
                                                       system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/M_AXI_RREADY_I1
    SLICE_X93Y116.A5     net (fanout=21)       0.473   system_i/axi_HP0_M_RREADY[1]
    SLICE_X93Y116.A      Tilo                  0.124   system_i/axi_HP0/axi_HP0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/load_s2
                                                       system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_bram_addr_inc1_SW0
    SLICE_X81Y95.B5      net (fanout=2)        1.265   system_i/axi_bram_ctrl_1/N58
    SLICE_X81Y95.B       Tilo                  0.124   system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_inc
                                                       system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_bram_addr_inc1
    SLICE_X64Y78.B4      net (fanout=15)       1.378   system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_inc
    SLICE_X64Y78.B       Tilo                  0.124   system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.sng_bram_addr_ld_en
                                                       system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.sng_bram_addr_ld_en1
    SLICE_X66Y81.D1      net (fanout=10)       1.331   system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.sng_bram_addr_ld_en
    SLICE_X66Y81.CLK     Tas                   0.045   system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Addr[22]
                                                       system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/Mmux_bram_addr_int[31]_ADDR_SNG_PORT.sng_bram_addr_ld[31]_mux_2_OUT284
                                                       system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_9
    -------------------------------------------------  ---------------------------
    Total                                      9.402ns (1.603ns logic, 7.799ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Slack:                  0.149ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_11 (FF)
  Destination:          system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_23 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.397ns (Levels of Logic = 9)
  Clock Path Skew:      -0.419ns (1.392 - 1.811)
  Source Clock:         system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_11 to system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y121.AQ    Tcko                  0.518   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/n0270[11]
                                                       system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_11
    SLICE_X99Y122.C4     net (fanout=6)        0.777   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/n0270[11]
    SLICE_X99Y122.C      Tilo                  0.124   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.rd_cmd_first_word[1]
                                                       system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/Mram_cmd_step_i111
    SLICE_X99Y122.D6     net (fanout=3)        0.503   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.rd_cmd_step[1]
    SLICE_X99Y122.D      Tilo                  0.124   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.rd_cmd_first_word[1]
                                                       system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/Madd_current_word[2]_cmd_step[2]_add_4_OUT_lut<1>1
    SLICE_X99Y120.C6     net (fanout=3)        0.456   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/Madd_current_word[2]_cmd_step[2]_add_4_OUT_lut[1]
    SLICE_X99Y120.C      Tilo                  0.124   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I5
                                                       system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I4
    SLICE_X99Y120.D6     net (fanout=1)        0.494   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I3
    SLICE_X99Y120.D      Tilo                  0.124   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I5
                                                       system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I6
    SLICE_X93Y116.B4     net (fanout=45)       0.986   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I5
    SLICE_X93Y116.BMUX   Tilo                  0.358   system_i/axi_HP0/axi_HP0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/load_s2
                                                       system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/M_AXI_RREADY_I1
    SLICE_X93Y116.A5     net (fanout=21)       0.473   system_i/axi_HP0_M_RREADY[1]
    SLICE_X93Y116.A      Tilo                  0.124   system_i/axi_HP0/axi_HP0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/load_s2
                                                       system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_bram_addr_inc1_SW0
    SLICE_X81Y95.B5      net (fanout=2)        1.265   system_i/axi_bram_ctrl_1/N58
    SLICE_X81Y95.B       Tilo                  0.124   system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_inc
                                                       system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_bram_addr_inc1
    SLICE_X64Y73.B6      net (fanout=15)       1.362   system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_inc
    SLICE_X64Y73.B       Tilo                  0.124   system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Addr[12]
                                                       system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/max_wrap_burst_bram_addr_inc_wrap_mod_AND_80_o3
    SLICE_X67Y69.A1      net (fanout=33)       1.242   system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/max_wrap_burst_bram_addr_inc_wrap_mod_AND_80_o
    SLICE_X67Y69.CLK     Tas                   0.095   system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Addr[11]
                                                       system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/Mmux_bram_addr_int[31]_ADDR_SNG_PORT.sng_bram_addr_ld[31]_mux_2_OUT141
                                                       system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_23
    -------------------------------------------------  ---------------------------
    Total                                      9.397ns (1.839ns logic, 7.558ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack:                  0.149ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_11 (FF)
  Destination:          system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_22 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.397ns (Levels of Logic = 9)
  Clock Path Skew:      -0.419ns (1.392 - 1.811)
  Source Clock:         system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_11 to system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y121.AQ    Tcko                  0.518   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/n0270[11]
                                                       system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_11
    SLICE_X99Y122.C4     net (fanout=6)        0.777   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/n0270[11]
    SLICE_X99Y122.C      Tilo                  0.124   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.rd_cmd_first_word[1]
                                                       system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/Mram_cmd_step_i111
    SLICE_X99Y122.D6     net (fanout=3)        0.503   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.rd_cmd_step[1]
    SLICE_X99Y122.D      Tilo                  0.124   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.rd_cmd_first_word[1]
                                                       system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/Madd_current_word[2]_cmd_step[2]_add_4_OUT_lut<1>1
    SLICE_X99Y120.C6     net (fanout=3)        0.456   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/Madd_current_word[2]_cmd_step[2]_add_4_OUT_lut[1]
    SLICE_X99Y120.C      Tilo                  0.124   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I5
                                                       system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I4
    SLICE_X99Y120.D6     net (fanout=1)        0.494   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I3
    SLICE_X99Y120.D      Tilo                  0.124   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I5
                                                       system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I6
    SLICE_X93Y116.B4     net (fanout=45)       0.986   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I5
    SLICE_X93Y116.BMUX   Tilo                  0.358   system_i/axi_HP0/axi_HP0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/load_s2
                                                       system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/M_AXI_RREADY_I1
    SLICE_X93Y116.A5     net (fanout=21)       0.473   system_i/axi_HP0_M_RREADY[1]
    SLICE_X93Y116.A      Tilo                  0.124   system_i/axi_HP0/axi_HP0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/load_s2
                                                       system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_bram_addr_inc1_SW0
    SLICE_X81Y95.B5      net (fanout=2)        1.265   system_i/axi_bram_ctrl_1/N58
    SLICE_X81Y95.B       Tilo                  0.124   system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_inc
                                                       system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_bram_addr_inc1
    SLICE_X64Y73.B6      net (fanout=15)       1.362   system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_inc
    SLICE_X64Y73.B       Tilo                  0.124   system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Addr[12]
                                                       system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/max_wrap_burst_bram_addr_inc_wrap_mod_AND_80_o3
    SLICE_X67Y69.B1      net (fanout=33)       1.244   system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/max_wrap_burst_bram_addr_inc_wrap_mod_AND_80_o
    SLICE_X67Y69.CLK     Tas                   0.093   system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Addr[11]
                                                       system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/Mmux_bram_addr_int[31]_ADDR_SNG_PORT.sng_bram_addr_ld[31]_mux_2_OUT131
                                                       system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_22
    -------------------------------------------------  ---------------------------
    Total                                      9.397ns (1.837ns logic, 7.560ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack:                  0.150ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_25 (FF)
  Destination:          system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.393ns (Levels of Logic = 8)
  Clock Path Skew:      -0.422ns (1.386 - 1.808)
  Source Clock:         system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_25 to system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y122.AQ    Tcko                  0.456   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.rd_cmd_first_word[2]
                                                       system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_25
    SLICE_X98Y121.C4     net (fanout=6)        0.831   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.rd_cmd_fix
    SLICE_X98Y121.C      Tilo                  0.124   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I11
                                                       system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/Mmux_current_word21
    SLICE_X100Y121.A3    net (fanout=6)        0.869   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/current_word[1]
    SLICE_X100Y121.A     Tilo                  0.124   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/n0270[11]
                                                       system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I5
    SLICE_X99Y120.D3     net (fanout=1)        0.629   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I4
    SLICE_X99Y120.D      Tilo                  0.124   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I5
                                                       system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I6
    SLICE_X93Y116.B4     net (fanout=45)       0.986   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I5
    SLICE_X93Y116.BMUX   Tilo                  0.358   system_i/axi_HP0/axi_HP0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/load_s2
                                                       system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/M_AXI_RREADY_I1
    SLICE_X93Y116.A5     net (fanout=21)       0.473   system_i/axi_HP0_M_RREADY[1]
    SLICE_X93Y116.A      Tilo                  0.124   system_i/axi_HP0/axi_HP0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/load_s2
                                                       system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_bram_addr_inc1_SW0
    SLICE_X81Y95.B5      net (fanout=2)        1.265   system_i/axi_bram_ctrl_1/N58
    SLICE_X81Y95.B       Tilo                  0.124   system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_inc
                                                       system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_bram_addr_inc1
    SLICE_X82Y73.A3      net (fanout=15)       1.566   system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_inc
    SLICE_X82Y73.A       Tilo                  0.124   system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[3]
                                                       system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_bram_addr_ld211
    SLICE_X66Y75.B1      net (fanout=1)        1.173   system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/RdChnl_BRAM_Addr_Ld[2]
    SLICE_X66Y75.CLK     Tas                   0.043   system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Addr[29]
                                                       system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/Mmux_bram_addr_int[31]_ADDR_SNG_PORT.sng_bram_addr_ld[31]_mux_2_OUT110
                                                       system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_2
    -------------------------------------------------  ---------------------------
    Total                                      9.393ns (1.601ns logic, 7.792ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Slack:                  0.151ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/current_word_1_1 (FF)
  Destination:          system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.395ns (Levels of Logic = 8)
  Clock Path Skew:      -0.419ns (1.392 - 1.811)
  Source Clock:         system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/current_word_1_1 to system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y121.BQ     Tcko                  0.456   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/current_word_1[2]
                                                       system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/current_word_1_1
    SLICE_X98Y121.C2     net (fanout=3)        0.868   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/current_word_1[1]
    SLICE_X98Y121.C      Tilo                  0.124   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I11
                                                       system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/Mmux_current_word21
    SLICE_X100Y121.A3    net (fanout=6)        0.869   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/current_word[1]
    SLICE_X100Y121.A     Tilo                  0.124   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/n0270[11]
                                                       system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I5
    SLICE_X99Y120.D3     net (fanout=1)        0.629   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I4
    SLICE_X99Y120.D      Tilo                  0.124   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I5
                                                       system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I6
    SLICE_X93Y116.B4     net (fanout=45)       0.986   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I5
    SLICE_X93Y116.BMUX   Tilo                  0.358   system_i/axi_HP0/axi_HP0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/load_s2
                                                       system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/M_AXI_RREADY_I1
    SLICE_X93Y116.A5     net (fanout=21)       0.473   system_i/axi_HP0_M_RREADY[1]
    SLICE_X93Y116.A      Tilo                  0.124   system_i/axi_HP0/axi_HP0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/load_s2
                                                       system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_bram_addr_inc1_SW0
    SLICE_X81Y95.B5      net (fanout=2)        1.265   system_i/axi_bram_ctrl_1/N58
    SLICE_X81Y95.B       Tilo                  0.124   system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_inc
                                                       system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_bram_addr_inc1
    SLICE_X87Y74.A2      net (fanout=15)       1.729   system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_inc
    SLICE_X87Y74.A       Tilo                  0.124   system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[5]
                                                       system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_bram_addr_ld251
    SLICE_X66Y80.D5      net (fanout=1)        0.973   system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/RdChnl_BRAM_Addr_Ld[4]
    SLICE_X66Y80.CLK     Tas                   0.045   system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Addr[27]
                                                       system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/Mmux_bram_addr_int[31]_ADDR_SNG_PORT.sng_bram_addr_ld[31]_mux_2_OUT23
                                                       system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_4
    -------------------------------------------------  ---------------------------
    Total                                      9.395ns (1.603ns logic, 7.792ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Slack:                  0.153ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_12 (FF)
  Destination:          system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_23 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.396ns (Levels of Logic = 9)
  Clock Path Skew:      -0.416ns (1.392 - 1.808)
  Source Clock:         system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_12 to system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y122.BMUX  Tshcko                0.655   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/n0270[12]
                                                       system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_12
    SLICE_X99Y122.C5     net (fanout=6)        0.639   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/n0270[12]
    SLICE_X99Y122.C      Tilo                  0.124   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.rd_cmd_first_word[1]
                                                       system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/Mram_cmd_step_i111
    SLICE_X99Y122.D6     net (fanout=3)        0.503   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.rd_cmd_step[1]
    SLICE_X99Y122.D      Tilo                  0.124   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.rd_cmd_first_word[1]
                                                       system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/Madd_current_word[2]_cmd_step[2]_add_4_OUT_lut<1>1
    SLICE_X99Y120.C6     net (fanout=3)        0.456   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/Madd_current_word[2]_cmd_step[2]_add_4_OUT_lut[1]
    SLICE_X99Y120.C      Tilo                  0.124   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I5
                                                       system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I4
    SLICE_X99Y120.D6     net (fanout=1)        0.494   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I3
    SLICE_X99Y120.D      Tilo                  0.124   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I5
                                                       system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I6
    SLICE_X93Y116.B4     net (fanout=45)       0.986   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I5
    SLICE_X93Y116.BMUX   Tilo                  0.358   system_i/axi_HP0/axi_HP0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/load_s2
                                                       system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/M_AXI_RREADY_I1
    SLICE_X93Y116.A5     net (fanout=21)       0.473   system_i/axi_HP0_M_RREADY[1]
    SLICE_X93Y116.A      Tilo                  0.124   system_i/axi_HP0/axi_HP0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/load_s2
                                                       system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_bram_addr_inc1_SW0
    SLICE_X81Y95.B5      net (fanout=2)        1.265   system_i/axi_bram_ctrl_1/N58
    SLICE_X81Y95.B       Tilo                  0.124   system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_inc
                                                       system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_bram_addr_inc1
    SLICE_X64Y73.B6      net (fanout=15)       1.362   system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_inc
    SLICE_X64Y73.B       Tilo                  0.124   system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Addr[12]
                                                       system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/max_wrap_burst_bram_addr_inc_wrap_mod_AND_80_o3
    SLICE_X67Y69.A1      net (fanout=33)       1.242   system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/max_wrap_burst_bram_addr_inc_wrap_mod_AND_80_o
    SLICE_X67Y69.CLK     Tas                   0.095   system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Addr[11]
                                                       system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/Mmux_bram_addr_int[31]_ADDR_SNG_PORT.sng_bram_addr_ld[31]_mux_2_OUT141
                                                       system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_23
    -------------------------------------------------  ---------------------------
    Total                                      9.396ns (1.976ns logic, 7.420ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack:                  0.153ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_12 (FF)
  Destination:          system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_22 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.396ns (Levels of Logic = 9)
  Clock Path Skew:      -0.416ns (1.392 - 1.808)
  Source Clock:         system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_12 to system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y122.BMUX  Tshcko                0.655   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/n0270[12]
                                                       system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_12
    SLICE_X99Y122.C5     net (fanout=6)        0.639   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/n0270[12]
    SLICE_X99Y122.C      Tilo                  0.124   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.rd_cmd_first_word[1]
                                                       system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/Mram_cmd_step_i111
    SLICE_X99Y122.D6     net (fanout=3)        0.503   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.rd_cmd_step[1]
    SLICE_X99Y122.D      Tilo                  0.124   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.rd_cmd_first_word[1]
                                                       system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/Madd_current_word[2]_cmd_step[2]_add_4_OUT_lut<1>1
    SLICE_X99Y120.C6     net (fanout=3)        0.456   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/Madd_current_word[2]_cmd_step[2]_add_4_OUT_lut[1]
    SLICE_X99Y120.C      Tilo                  0.124   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I5
                                                       system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I4
    SLICE_X99Y120.D6     net (fanout=1)        0.494   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I3
    SLICE_X99Y120.D      Tilo                  0.124   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I5
                                                       system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I6
    SLICE_X93Y116.B4     net (fanout=45)       0.986   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I5
    SLICE_X93Y116.BMUX   Tilo                  0.358   system_i/axi_HP0/axi_HP0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/load_s2
                                                       system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/M_AXI_RREADY_I1
    SLICE_X93Y116.A5     net (fanout=21)       0.473   system_i/axi_HP0_M_RREADY[1]
    SLICE_X93Y116.A      Tilo                  0.124   system_i/axi_HP0/axi_HP0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/load_s2
                                                       system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_bram_addr_inc1_SW0
    SLICE_X81Y95.B5      net (fanout=2)        1.265   system_i/axi_bram_ctrl_1/N58
    SLICE_X81Y95.B       Tilo                  0.124   system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_inc
                                                       system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_bram_addr_inc1
    SLICE_X64Y73.B6      net (fanout=15)       1.362   system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_inc
    SLICE_X64Y73.B       Tilo                  0.124   system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Addr[12]
                                                       system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/max_wrap_burst_bram_addr_inc_wrap_mod_AND_80_o3
    SLICE_X67Y69.B1      net (fanout=33)       1.244   system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/max_wrap_burst_bram_addr_inc_wrap_mod_AND_80_o
    SLICE_X67Y69.CLK     Tas                   0.093   system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Addr[11]
                                                       system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/Mmux_bram_addr_int[31]_ADDR_SNG_PORT.sng_bram_addr_ld[31]_mux_2_OUT131
                                                       system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_22
    -------------------------------------------------  ---------------------------
    Total                                      9.396ns (1.974ns logic, 7.422ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack:                  0.156ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/first_word (FF)
  Destination:          system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.388ns (Levels of Logic = 8)
  Clock Path Skew:      -0.421ns (1.386 - 1.807)
  Source Clock:         system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/first_word to system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y126.DQ    Tcko                  0.456   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/first_word
                                                       system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/first_word
    SLICE_X101Y122.A5    net (fanout=20)       0.752   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/first_word
    SLICE_X101Y122.A     Tilo                  0.124   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.rd_cmd_first_word[2]
                                                       system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/Mmux_current_word31
    SLICE_X98Y121.D3     net (fanout=3)        1.046   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/current_word[2]
    SLICE_X98Y121.D      Tilo                  0.124   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I11
                                                       system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I111
    SLICE_X102Y119.B6    net (fanout=2)        0.680   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I11
    SLICE_X102Y119.B     Tilo                  0.124   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I2
                                                       system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I3
    SLICE_X93Y116.B5     net (fanout=45)       0.863   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I2
    SLICE_X93Y116.BMUX   Tilo                  0.327   system_i/axi_HP0/axi_HP0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/load_s2
                                                       system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/M_AXI_RREADY_I1
    SLICE_X93Y116.A5     net (fanout=21)       0.473   system_i/axi_HP0_M_RREADY[1]
    SLICE_X93Y116.A      Tilo                  0.124   system_i/axi_HP0/axi_HP0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/load_s2
                                                       system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_bram_addr_inc1_SW0
    SLICE_X81Y95.B5      net (fanout=2)        1.265   system_i/axi_bram_ctrl_1/N58
    SLICE_X81Y95.B       Tilo                  0.124   system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_inc
                                                       system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_bram_addr_inc1
    SLICE_X82Y73.A3      net (fanout=15)       1.566   system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_inc
    SLICE_X82Y73.A       Tilo                  0.124   system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[3]
                                                       system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_bram_addr_ld211
    SLICE_X66Y75.B1      net (fanout=1)        1.173   system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/RdChnl_BRAM_Addr_Ld[2]
    SLICE_X66Y75.CLK     Tas                   0.043   system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Addr[29]
                                                       system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/Mmux_bram_addr_int[31]_ADDR_SNG_PORT.sng_bram_addr_ld[31]_mux_2_OUT110
                                                       system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_2
    -------------------------------------------------  ---------------------------
    Total                                      9.388ns (1.570ns logic, 7.818ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack:                  0.166ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/current_word_1_1 (FF)
  Destination:          system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_11 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.380ns (Levels of Logic = 9)
  Clock Path Skew:      -0.419ns (1.392 - 1.811)
  Source Clock:         system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/current_word_1_1 to system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y121.BQ     Tcko                  0.456   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/current_word_1[2]
                                                       system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/current_word_1_1
    SLICE_X98Y121.C2     net (fanout=3)        0.868   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/current_word_1[1]
    SLICE_X98Y121.C      Tilo                  0.124   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I11
                                                       system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/Mmux_current_word21
    SLICE_X100Y121.A3    net (fanout=6)        0.869   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/current_word[1]
    SLICE_X100Y121.A     Tilo                  0.124   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/n0270[11]
                                                       system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I5
    SLICE_X99Y120.D3     net (fanout=1)        0.629   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I4
    SLICE_X99Y120.D      Tilo                  0.124   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I5
                                                       system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I6
    SLICE_X93Y116.B4     net (fanout=45)       0.986   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I5
    SLICE_X93Y116.BMUX   Tilo                  0.358   system_i/axi_HP0/axi_HP0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/load_s2
                                                       system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/M_AXI_RREADY_I1
    SLICE_X93Y116.A5     net (fanout=21)       0.473   system_i/axi_HP0_M_RREADY[1]
    SLICE_X93Y116.A      Tilo                  0.124   system_i/axi_HP0/axi_HP0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/load_s2
                                                       system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_bram_addr_inc1_SW0
    SLICE_X81Y95.B5      net (fanout=2)        1.265   system_i/axi_bram_ctrl_1/N58
    SLICE_X81Y95.B       Tilo                  0.124   system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_inc
                                                       system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_bram_addr_inc1
    SLICE_X81Y95.A4      net (fanout=15)       0.475   system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_inc
    SLICE_X81Y95.A       Tilo                  0.124   system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_inc
                                                       system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/max_wrap_burst_bram_addr_inc_wrap_mod_AND_80_o3_1
    SLICE_X66Y79.B6      net (fanout=6)        1.242   system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/max_wrap_burst_bram_addr_inc_wrap_mod_AND_80_o3
    SLICE_X66Y79.B       Tilo                  0.124   system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Addr[20]
                                                       system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/Mmux_bram_addr_int[31]_ADDR_SNG_PORT.sng_bram_addr_ld[31]_mux_2_OUT30_SW0
    SLICE_X66Y79.C3      net (fanout=1)        0.846   system_i/axi_bram_ctrl_1/N8
    SLICE_X66Y79.CLK     Tas                   0.045   system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Addr[20]
                                                       system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/Mmux_bram_addr_int[31]_ADDR_SNG_PORT.sng_bram_addr_ld[31]_mux_2_OUT30
                                                       system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_11
    -------------------------------------------------  ---------------------------
    Total                                      9.380ns (1.727ns logic, 7.653ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack:                  0.167ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_11 (FF)
  Destination:          system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_16 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.382ns (Levels of Logic = 9)
  Clock Path Skew:      -0.416ns (1.395 - 1.811)
  Source Clock:         system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_11 to system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y121.AQ    Tcko                  0.518   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/n0270[11]
                                                       system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_11
    SLICE_X99Y122.C4     net (fanout=6)        0.777   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/n0270[11]
    SLICE_X99Y122.C      Tilo                  0.124   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.rd_cmd_first_word[1]
                                                       system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/Mram_cmd_step_i111
    SLICE_X99Y122.D6     net (fanout=3)        0.503   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.rd_cmd_step[1]
    SLICE_X99Y122.D      Tilo                  0.124   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.rd_cmd_first_word[1]
                                                       system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/Madd_current_word[2]_cmd_step[2]_add_4_OUT_lut<1>1
    SLICE_X99Y120.C6     net (fanout=3)        0.456   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/Madd_current_word[2]_cmd_step[2]_add_4_OUT_lut[1]
    SLICE_X99Y120.C      Tilo                  0.124   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I5
                                                       system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I4
    SLICE_X99Y120.D6     net (fanout=1)        0.494   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I3
    SLICE_X99Y120.D      Tilo                  0.124   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I5
                                                       system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I6
    SLICE_X93Y116.B4     net (fanout=45)       0.986   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I5
    SLICE_X93Y116.BMUX   Tilo                  0.358   system_i/axi_HP0/axi_HP0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/load_s2
                                                       system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/M_AXI_RREADY_I1
    SLICE_X93Y116.A5     net (fanout=21)       0.473   system_i/axi_HP0_M_RREADY[1]
    SLICE_X93Y116.A      Tilo                  0.124   system_i/axi_HP0/axi_HP0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/load_s2
                                                       system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_bram_addr_inc1_SW0
    SLICE_X81Y95.B5      net (fanout=2)        1.265   system_i/axi_bram_ctrl_1/N58
    SLICE_X81Y95.B       Tilo                  0.124   system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_inc
                                                       system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_bram_addr_inc1
    SLICE_X64Y73.B6      net (fanout=15)       1.362   system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_inc
    SLICE_X64Y73.B       Tilo                  0.124   system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Addr[12]
                                                       system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/max_wrap_burst_bram_addr_inc_wrap_mod_AND_80_o3
    SLICE_X65Y67.A2      net (fanout=33)       1.227   system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/max_wrap_burst_bram_addr_inc_wrap_mod_AND_80_o
    SLICE_X65Y67.CLK     Tas                   0.095   system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Addr[15]
                                                       system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/Mmux_bram_addr_int[31]_ADDR_SNG_PORT.sng_bram_addr_ld[31]_mux_2_OUT61
                                                       system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_16
    -------------------------------------------------  ---------------------------
    Total                                      9.382ns (1.839ns logic, 7.543ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack:                  0.171ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_12 (FF)
  Destination:          system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_16 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.381ns (Levels of Logic = 9)
  Clock Path Skew:      -0.413ns (1.395 - 1.808)
  Source Clock:         system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_12 to system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y122.BMUX  Tshcko                0.655   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/n0270[12]
                                                       system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_12
    SLICE_X99Y122.C5     net (fanout=6)        0.639   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/n0270[12]
    SLICE_X99Y122.C      Tilo                  0.124   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.rd_cmd_first_word[1]
                                                       system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/Mram_cmd_step_i111
    SLICE_X99Y122.D6     net (fanout=3)        0.503   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.rd_cmd_step[1]
    SLICE_X99Y122.D      Tilo                  0.124   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.rd_cmd_first_word[1]
                                                       system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/Madd_current_word[2]_cmd_step[2]_add_4_OUT_lut<1>1
    SLICE_X99Y120.C6     net (fanout=3)        0.456   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/Madd_current_word[2]_cmd_step[2]_add_4_OUT_lut[1]
    SLICE_X99Y120.C      Tilo                  0.124   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I5
                                                       system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I4
    SLICE_X99Y120.D6     net (fanout=1)        0.494   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I3
    SLICE_X99Y120.D      Tilo                  0.124   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I5
                                                       system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I6
    SLICE_X93Y116.B4     net (fanout=45)       0.986   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I5
    SLICE_X93Y116.BMUX   Tilo                  0.358   system_i/axi_HP0/axi_HP0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/load_s2
                                                       system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/M_AXI_RREADY_I1
    SLICE_X93Y116.A5     net (fanout=21)       0.473   system_i/axi_HP0_M_RREADY[1]
    SLICE_X93Y116.A      Tilo                  0.124   system_i/axi_HP0/axi_HP0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/load_s2
                                                       system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_bram_addr_inc1_SW0
    SLICE_X81Y95.B5      net (fanout=2)        1.265   system_i/axi_bram_ctrl_1/N58
    SLICE_X81Y95.B       Tilo                  0.124   system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_inc
                                                       system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_bram_addr_inc1
    SLICE_X64Y73.B6      net (fanout=15)       1.362   system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_inc
    SLICE_X64Y73.B       Tilo                  0.124   system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Addr[12]
                                                       system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/max_wrap_burst_bram_addr_inc_wrap_mod_AND_80_o3
    SLICE_X65Y67.A2      net (fanout=33)       1.227   system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/max_wrap_burst_bram_addr_inc_wrap_mod_AND_80_o
    SLICE_X65Y67.CLK     Tas                   0.095   system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Addr[15]
                                                       system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/Mmux_bram_addr_int[31]_ADDR_SNG_PORT.sng_bram_addr_ld[31]_mux_2_OUT61
                                                       system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_16
    -------------------------------------------------  ---------------------------
    Total                                      9.381ns (1.976ns logic, 7.405ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack:                  0.172ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_HP0/axi_HP0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/w_pipe/s_ready_i (FF)
  Destination:          system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.714ns (Levels of Logic = 5)
  Clock Path Skew:      -0.079ns (1.388 - 1.467)
  Source Clock:         system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_HP0/axi_HP0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/w_pipe/s_ready_i to system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y74.DQ      Tcko                  0.456   system_i/axi_HP0/axi_HP0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/w_pipe/s_ready_i
                                                       system_i/axi_HP0/axi_HP0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/w_pipe/s_ready_i
    SLICE_X31Y52.C5      net (fanout=5)        1.696   system_i/axi_HP0/axi_HP0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/w_pipe/s_ready_i
    SLICE_X31Y52.CMUX    Tilo                  0.323   system_i/axi_HP0/N153
                                                       system_i/axi_HP0/axi_HP0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.wdata_router_w/S_WREADY1_SW0
    SLICE_X31Y52.B5      net (fanout=3)        0.302   system_i/axi_HP0/N152
    SLICE_X31Y52.B       Tilo                  0.124   system_i/axi_HP0/N153
                                                       system_i/axi_HP0/axi_HP0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/cmd_ready_i11_SW0
    SLICE_X21Y46.C2      net (fanout=2)        1.286   system_i/axi_HP0/N200
    SLICE_X21Y46.DMUX    Topcd                 0.827   system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/word_complete_rest_last
                                                       system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/M_AXI_WREADY_I1_1
                                                       system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/USE_FPGA_WORD_COMPLETED.word_complete_rest_last_inst/USE_FPGA.and_inst
    SLICE_X34Y96.D4      net (fanout=48)       2.925   system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/word_complete_rest_last
    SLICE_X34Y96.DMUX    Tilo                  0.380   system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/wdata_wrap_buffer[7]
                                                       system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/Mmux_wdata_wrap_buffer_cmb<0>141
    SLICE_X30Y98.D1      net (fanout=8)        1.350   system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/Mmux_wdata_wrap_buffer_cmb<0>14
    SLICE_X30Y98.CLK     Tas                   0.045   system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/wdata_wrap_buffer[3]
                                                       system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/Mmux_wdata_wrap_buffer_cmb<3>11
                                                       system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.BIT_LANE[3].FDRE_wdata_inst
    -------------------------------------------------  ---------------------------
    Total                                      9.714ns (2.155ns logic, 7.559ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack:                  0.174ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_11 (FF)
  Destination:          system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.372ns (Levels of Logic = 10)
  Clock Path Skew:      -0.419ns (1.392 - 1.811)
  Source Clock:         system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_11 to system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y121.AQ    Tcko                  0.518   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/n0270[11]
                                                       system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_11
    SLICE_X99Y122.C4     net (fanout=6)        0.777   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/n0270[11]
    SLICE_X99Y122.C      Tilo                  0.124   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.rd_cmd_first_word[1]
                                                       system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/Mram_cmd_step_i111
    SLICE_X99Y122.D6     net (fanout=3)        0.503   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.rd_cmd_step[1]
    SLICE_X99Y122.D      Tilo                  0.124   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.rd_cmd_first_word[1]
                                                       system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/Madd_current_word[2]_cmd_step[2]_add_4_OUT_lut<1>1
    SLICE_X99Y120.C6     net (fanout=3)        0.456   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/Madd_current_word[2]_cmd_step[2]_add_4_OUT_lut[1]
    SLICE_X99Y120.C      Tilo                  0.124   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I5
                                                       system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I4
    SLICE_X99Y120.D6     net (fanout=1)        0.494   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I3
    SLICE_X99Y120.D      Tilo                  0.124   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I5
                                                       system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I6
    SLICE_X93Y116.B4     net (fanout=45)       0.986   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I5
    SLICE_X93Y116.BMUX   Tilo                  0.358   system_i/axi_HP0/axi_HP0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/load_s2
                                                       system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/M_AXI_RREADY_I1
    SLICE_X93Y116.A5     net (fanout=21)       0.473   system_i/axi_HP0_M_RREADY[1]
    SLICE_X93Y116.A      Tilo                  0.124   system_i/axi_HP0/axi_HP0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/load_s2
                                                       system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_bram_addr_inc1_SW0
    SLICE_X81Y95.B5      net (fanout=2)        1.265   system_i/axi_bram_ctrl_1/N58
    SLICE_X81Y95.B       Tilo                  0.124   system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_inc
                                                       system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_bram_addr_inc1
    SLICE_X81Y95.A4      net (fanout=15)       0.475   system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_inc
    SLICE_X81Y95.A       Tilo                  0.124   system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_inc
                                                       system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/max_wrap_burst_bram_addr_inc_wrap_mod_AND_80_o3_1
    SLICE_X67Y79.B3      net (fanout=6)        1.547   system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/max_wrap_burst_bram_addr_inc_wrap_mod_AND_80_o3
    SLICE_X67Y79.B       Tilo                  0.124   system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Addr[24]
                                                       system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/Mmux_bram_addr_int[31]_ADDR_SNG_PORT.sng_bram_addr_ld[31]_mux_2_OUT27_SW0
    SLICE_X67Y79.A4      net (fanout=1)        0.433   system_i/axi_bram_ctrl_1/N2
    SLICE_X67Y79.CLK     Tas                   0.095   system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Addr[24]
                                                       system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/Mmux_bram_addr_int[31]_ADDR_SNG_PORT.sng_bram_addr_ld[31]_mux_2_OUT27
                                                       system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_8
    -------------------------------------------------  ---------------------------
    Total                                      9.372ns (1.963ns logic, 7.409ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack:                  0.178ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_12 (FF)
  Destination:          system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.371ns (Levels of Logic = 10)
  Clock Path Skew:      -0.416ns (1.392 - 1.808)
  Source Clock:         system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_12 to system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y122.BMUX  Tshcko                0.655   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/n0270[12]
                                                       system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_12
    SLICE_X99Y122.C5     net (fanout=6)        0.639   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/n0270[12]
    SLICE_X99Y122.C      Tilo                  0.124   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.rd_cmd_first_word[1]
                                                       system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/Mram_cmd_step_i111
    SLICE_X99Y122.D6     net (fanout=3)        0.503   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.rd_cmd_step[1]
    SLICE_X99Y122.D      Tilo                  0.124   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.rd_cmd_first_word[1]
                                                       system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/Madd_current_word[2]_cmd_step[2]_add_4_OUT_lut<1>1
    SLICE_X99Y120.C6     net (fanout=3)        0.456   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/Madd_current_word[2]_cmd_step[2]_add_4_OUT_lut[1]
    SLICE_X99Y120.C      Tilo                  0.124   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I5
                                                       system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I4
    SLICE_X99Y120.D6     net (fanout=1)        0.494   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I3
    SLICE_X99Y120.D      Tilo                  0.124   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I5
                                                       system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I6
    SLICE_X93Y116.B4     net (fanout=45)       0.986   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I5
    SLICE_X93Y116.BMUX   Tilo                  0.358   system_i/axi_HP0/axi_HP0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/load_s2
                                                       system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/M_AXI_RREADY_I1
    SLICE_X93Y116.A5     net (fanout=21)       0.473   system_i/axi_HP0_M_RREADY[1]
    SLICE_X93Y116.A      Tilo                  0.124   system_i/axi_HP0/axi_HP0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/load_s2
                                                       system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_bram_addr_inc1_SW0
    SLICE_X81Y95.B5      net (fanout=2)        1.265   system_i/axi_bram_ctrl_1/N58
    SLICE_X81Y95.B       Tilo                  0.124   system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_inc
                                                       system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_bram_addr_inc1
    SLICE_X81Y95.A4      net (fanout=15)       0.475   system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_inc
    SLICE_X81Y95.A       Tilo                  0.124   system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_inc
                                                       system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/max_wrap_burst_bram_addr_inc_wrap_mod_AND_80_o3_1
    SLICE_X67Y79.B3      net (fanout=6)        1.547   system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/max_wrap_burst_bram_addr_inc_wrap_mod_AND_80_o3
    SLICE_X67Y79.B       Tilo                  0.124   system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Addr[24]
                                                       system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/Mmux_bram_addr_int[31]_ADDR_SNG_PORT.sng_bram_addr_ld[31]_mux_2_OUT27_SW0
    SLICE_X67Y79.A4      net (fanout=1)        0.433   system_i/axi_bram_ctrl_1/N2
    SLICE_X67Y79.CLK     Tas                   0.095   system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Addr[24]
                                                       system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/Mmux_bram_addr_int[31]_ADDR_SNG_PORT.sng_bram_addr_ld[31]_mux_2_OUT27
                                                       system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_8
    -------------------------------------------------  ---------------------------
    Total                                      9.371ns (2.100ns logic, 7.271ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack:                  0.179ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_11 (FF)
  Destination:          system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_12 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.364ns (Levels of Logic = 9)
  Clock Path Skew:      -0.422ns (1.389 - 1.811)
  Source Clock:         system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_11 to system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y121.AQ    Tcko                  0.518   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/n0270[11]
                                                       system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_11
    SLICE_X99Y122.C4     net (fanout=6)        0.777   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/n0270[11]
    SLICE_X99Y122.C      Tilo                  0.124   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.rd_cmd_first_word[1]
                                                       system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/Mram_cmd_step_i111
    SLICE_X99Y122.D6     net (fanout=3)        0.503   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.rd_cmd_step[1]
    SLICE_X99Y122.D      Tilo                  0.124   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.rd_cmd_first_word[1]
                                                       system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/Madd_current_word[2]_cmd_step[2]_add_4_OUT_lut<1>1
    SLICE_X99Y120.C6     net (fanout=3)        0.456   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/Madd_current_word[2]_cmd_step[2]_add_4_OUT_lut[1]
    SLICE_X99Y120.C      Tilo                  0.124   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I5
                                                       system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I4
    SLICE_X99Y120.D6     net (fanout=1)        0.494   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I3
    SLICE_X99Y120.D      Tilo                  0.124   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I5
                                                       system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I6
    SLICE_X93Y116.B4     net (fanout=45)       0.986   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I5
    SLICE_X93Y116.BMUX   Tilo                  0.358   system_i/axi_HP0/axi_HP0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/load_s2
                                                       system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/M_AXI_RREADY_I1
    SLICE_X93Y116.A5     net (fanout=21)       0.473   system_i/axi_HP0_M_RREADY[1]
    SLICE_X93Y116.A      Tilo                  0.124   system_i/axi_HP0/axi_HP0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/load_s2
                                                       system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_bram_addr_inc1_SW0
    SLICE_X81Y95.B5      net (fanout=2)        1.265   system_i/axi_bram_ctrl_1/N58
    SLICE_X81Y95.B       Tilo                  0.124   system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_inc
                                                       system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_bram_addr_inc1
    SLICE_X64Y73.B6      net (fanout=15)       1.362   system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_inc
    SLICE_X64Y73.B       Tilo                  0.124   system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Addr[12]
                                                       system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/max_wrap_burst_bram_addr_inc_wrap_mod_AND_80_o3
    SLICE_X66Y77.A2      net (fanout=33)       1.257   system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/max_wrap_burst_bram_addr_inc_wrap_mod_AND_80_o
    SLICE_X66Y77.CLK     Tas                   0.047   system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Addr[13]
                                                       system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/Mmux_bram_addr_int[31]_ADDR_SNG_PORT.sng_bram_addr_ld[31]_mux_2_OUT210
                                                       system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_12
    -------------------------------------------------  ---------------------------
    Total                                      9.364ns (1.791ns logic, 7.573ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack:                  0.179ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_HP0/axi_HP0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_decerr_slave.decerr_slave_inst/s_axi_wready_i (FF)
  Destination:          system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.775ns (Levels of Logic = 5)
  Clock Path Skew:      -0.011ns (0.818 - 0.829)
  Source Clock:         system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_HP0/axi_HP0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_decerr_slave.decerr_slave_inst/s_axi_wready_i to system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y55.CQ      Tcko                  0.456   system_i/axi_HP0/axi_HP0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_decerr_slave.decerr_slave_inst/s_axi_wready_i
                                                       system_i/axi_HP0/axi_HP0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_decerr_slave.decerr_slave_inst/s_axi_wready_i
    SLICE_X31Y52.C2      net (fanout=4)        1.579   system_i/axi_HP0/axi_HP0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_decerr_slave.decerr_slave_inst/s_axi_wready_i
    SLICE_X31Y52.CMUX    Tilo                  0.357   system_i/axi_HP0/N153
                                                       system_i/axi_HP0/axi_HP0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.wdata_router_w/S_WREADY1_SW0
    SLICE_X31Y52.B5      net (fanout=3)        0.302   system_i/axi_HP0/N152
    SLICE_X31Y52.B       Tilo                  0.124   system_i/axi_HP0/N153
                                                       system_i/axi_HP0/axi_HP0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/cmd_ready_i11_SW0
    SLICE_X21Y46.C2      net (fanout=2)        1.286   system_i/axi_HP0/N200
    SLICE_X21Y46.DMUX    Topcd                 0.827   system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/word_complete_rest_last
                                                       system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/M_AXI_WREADY_I1_1
                                                       system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/USE_FPGA_WORD_COMPLETED.word_complete_rest_last_inst/USE_FPGA.and_inst
    SLICE_X34Y79.D2      net (fanout=48)       2.619   system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/word_complete_rest_last
    SLICE_X34Y79.DMUX    Tilo                  0.388   system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/wdata_wrap_buffer[9]
                                                       system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/Mmux_wdata_wrap_buffer_cmb<10>131
    SLICE_X31Y97.D2      net (fanout=8)        1.745   system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/Mmux_wdata_wrap_buffer_cmb<10>13
    SLICE_X31Y97.CLK     Tas                   0.092   system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/wdata_wrap_buffer[8]
                                                       system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/Mmux_wdata_wrap_buffer_cmb<8>11
                                                       system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_FPGA_DATA.BIT_LANE[0].FDRE_wdata_inst
    -------------------------------------------------  ---------------------------
    Total                                      9.775ns (2.244ns logic, 7.531ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack:                  0.183ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_12 (FF)
  Destination:          system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_12 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.363ns (Levels of Logic = 9)
  Clock Path Skew:      -0.419ns (1.389 - 1.808)
  Source Clock:         system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_12 to system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y122.BMUX  Tshcko                0.655   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/n0270[12]
                                                       system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_12
    SLICE_X99Y122.C5     net (fanout=6)        0.639   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/n0270[12]
    SLICE_X99Y122.C      Tilo                  0.124   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.rd_cmd_first_word[1]
                                                       system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/Mram_cmd_step_i111
    SLICE_X99Y122.D6     net (fanout=3)        0.503   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.rd_cmd_step[1]
    SLICE_X99Y122.D      Tilo                  0.124   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.rd_cmd_first_word[1]
                                                       system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/Madd_current_word[2]_cmd_step[2]_add_4_OUT_lut<1>1
    SLICE_X99Y120.C6     net (fanout=3)        0.456   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/Madd_current_word[2]_cmd_step[2]_add_4_OUT_lut[1]
    SLICE_X99Y120.C      Tilo                  0.124   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I5
                                                       system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I4
    SLICE_X99Y120.D6     net (fanout=1)        0.494   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I3
    SLICE_X99Y120.D      Tilo                  0.124   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I5
                                                       system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I6
    SLICE_X93Y116.B4     net (fanout=45)       0.986   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I5
    SLICE_X93Y116.BMUX   Tilo                  0.358   system_i/axi_HP0/axi_HP0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/load_s2
                                                       system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/M_AXI_RREADY_I1
    SLICE_X93Y116.A5     net (fanout=21)       0.473   system_i/axi_HP0_M_RREADY[1]
    SLICE_X93Y116.A      Tilo                  0.124   system_i/axi_HP0/axi_HP0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/load_s2
                                                       system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_bram_addr_inc1_SW0
    SLICE_X81Y95.B5      net (fanout=2)        1.265   system_i/axi_bram_ctrl_1/N58
    SLICE_X81Y95.B       Tilo                  0.124   system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_inc
                                                       system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_bram_addr_inc1
    SLICE_X64Y73.B6      net (fanout=15)       1.362   system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_inc
    SLICE_X64Y73.B       Tilo                  0.124   system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Addr[12]
                                                       system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/max_wrap_burst_bram_addr_inc_wrap_mod_AND_80_o3
    SLICE_X66Y77.A2      net (fanout=33)       1.257   system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/max_wrap_burst_bram_addr_inc_wrap_mod_AND_80_o
    SLICE_X66Y77.CLK     Tas                   0.047   system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Addr[13]
                                                       system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/Mmux_bram_addr_int[31]_ADDR_SNG_PORT.sng_bram_addr_ld[31]_mux_2_OUT210
                                                       system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_12
    -------------------------------------------------  ---------------------------
    Total                                      9.363ns (1.928ns logic, 7.435ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack:                  0.185ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_25 (FF)
  Destination:          system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.365ns (Levels of Logic = 8)
  Clock Path Skew:      -0.415ns (1.393 - 1.808)
  Source Clock:         system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_25 to system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y122.AQ    Tcko                  0.456   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.rd_cmd_first_word[2]
                                                       system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_25
    SLICE_X98Y121.C4     net (fanout=6)        0.831   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.rd_cmd_fix
    SLICE_X98Y121.C      Tilo                  0.124   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I11
                                                       system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/Mmux_current_word21
    SLICE_X100Y121.A3    net (fanout=6)        0.869   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/current_word[1]
    SLICE_X100Y121.A     Tilo                  0.124   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_addr_inst/n0270[11]
                                                       system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I5
    SLICE_X99Y120.D3     net (fanout=1)        0.629   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I4
    SLICE_X99Y120.D      Tilo                  0.124   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I5
                                                       system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I6
    SLICE_X93Y116.B4     net (fanout=45)       0.986   system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/S_AXI_RVALID_I5
    SLICE_X93Y116.BMUX   Tilo                  0.358   system_i/axi_HP0/axi_HP0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/load_s2
                                                       system_i/axi_HP0/axi_HP0/mi_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_inst/USE_READ.read_data_inst/M_AXI_RREADY_I1
    SLICE_X93Y116.A5     net (fanout=21)       0.473   system_i/axi_HP0_M_RREADY[1]
    SLICE_X93Y116.A      Tilo                  0.124   system_i/axi_HP0/axi_HP0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/load_s2
                                                       system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_bram_addr_inc1_SW0
    SLICE_X81Y95.B5      net (fanout=2)        1.265   system_i/axi_bram_ctrl_1/N58
    SLICE_X81Y95.B       Tilo                  0.124   system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_inc
                                                       system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_bram_addr_inc1
    SLICE_X64Y78.B4      net (fanout=15)       1.378   system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/bram_addr_inc
    SLICE_X64Y78.B       Tilo                  0.124   system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.sng_bram_addr_ld_en
                                                       system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.sng_bram_addr_ld_en1
    SLICE_X66Y81.D1      net (fanout=10)       1.331   system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.sng_bram_addr_ld_en
    SLICE_X66Y81.CLK     Tas                   0.045   system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Addr[22]
                                                       system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/Mmux_bram_addr_int[31]_ADDR_SNG_PORT.sng_bram_addr_ld[31]_mux_2_OUT284
                                                       system_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/bram_addr_int_9
    -------------------------------------------------  ---------------------------
    Total                                      9.365ns (1.603ns logic, 7.762ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Slack:                  0.191ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_HP0/axi_HP0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/w_pipe/s_ready_i (FF)
  Destination:          system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.695ns (Levels of Logic = 5)
  Clock Path Skew:      -0.079ns (1.388 - 1.467)
  Source Clock:         system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_HP0/axi_HP0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/w_pipe/s_ready_i to system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y74.DQ      Tcko                  0.456   system_i/axi_HP0/axi_HP0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/w_pipe/s_ready_i
                                                       system_i/axi_HP0/axi_HP0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/w_pipe/s_ready_i
    SLICE_X31Y52.C5      net (fanout=5)        1.696   system_i/axi_HP0/axi_HP0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/w_pipe/s_ready_i
    SLICE_X31Y52.CMUX    Tilo                  0.323   system_i/axi_HP0/N153
                                                       system_i/axi_HP0/axi_HP0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.wdata_router_w/S_WREADY1_SW0
    SLICE_X31Y52.B5      net (fanout=3)        0.302   system_i/axi_HP0/N152
    SLICE_X31Y52.B       Tilo                  0.124   system_i/axi_HP0/N153
                                                       system_i/axi_HP0/axi_HP0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/cmd_ready_i11_SW0
    SLICE_X21Y46.C2      net (fanout=2)        1.286   system_i/axi_HP0/N200
    SLICE_X21Y46.DMUX    Topcd                 0.827   system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/word_complete_rest_last
                                                       system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/M_AXI_WREADY_I1_1
                                                       system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/USE_FPGA_WORD_COMPLETED.word_complete_rest_last_inst/USE_FPGA.and_inst
    SLICE_X34Y96.D4      net (fanout=48)       2.925   system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/word_complete_rest_last
    SLICE_X34Y96.DMUX    Tilo                  0.380   system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/wdata_wrap_buffer[7]
                                                       system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/Mmux_wdata_wrap_buffer_cmb<0>141
    SLICE_X30Y98.C1      net (fanout=8)        1.331   system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/Mmux_wdata_wrap_buffer_cmb<0>14
    SLICE_X30Y98.CLK     Tas                   0.045   system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/wdata_wrap_buffer[3]
                                                       system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/Mmux_wdata_wrap_buffer_cmb<2>11
                                                       system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_FPGA_DATA.BIT_LANE[2].FDRE_wdata_inst
    -------------------------------------------------  ---------------------------
    Total                                      9.695ns (2.155ns logic, 7.540ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_0" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.056ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.944ns (339.674MHz) (Trper_CLKA)
  Physical resource: system_i/axi_cdma_0/axi_cdma_0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_INCLUDE_SF.I_STORE_FORWARD/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL
  Logical resource: system_i/axi_cdma_0/axi_cdma_0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_INCLUDE_SF.I_STORE_FORWARD/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X3Y19.CLKARDCLKL
  Clock network: system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.056ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.944ns (339.674MHz) (Trper_CLKA)
  Physical resource: system_i/axi_cdma_0/axi_cdma_0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_INCLUDE_SF.I_STORE_FORWARD/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKU
  Logical resource: system_i/axi_cdma_0/axi_cdma_0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_INCLUDE_SF.I_STORE_FORWARD/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X3Y19.CLKARDCLKU
  Clock network: system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.056ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.944ns (339.674MHz) (Trper_CLKB)
  Physical resource: system_i/axi_cdma_0/axi_cdma_0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_INCLUDE_SF.I_STORE_FORWARD/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL
  Logical resource: system_i/axi_cdma_0/axi_cdma_0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_INCLUDE_SF.I_STORE_FORWARD/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X3Y19.CLKBWRCLKL
  Clock network: system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.056ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.944ns (339.674MHz) (Trper_CLKB)
  Physical resource: system_i/axi_cdma_0/axi_cdma_0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_INCLUDE_SF.I_STORE_FORWARD/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKU
  Logical resource: system_i/axi_cdma_0/axi_cdma_0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_INCLUDE_SF.I_STORE_FORWARD/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKU
  Location pin: RAMB36_X3Y19.CLKBWRCLKU
  Clock network: system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0/CLKBWRCLKL
  Logical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0/CLKBWRCLKL
  Location pin: RAMB36_X2Y13.CLKBWRCLKL
  Clock network: system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0/CLKBWRCLKU
  Logical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0/CLKBWRCLKU
  Location pin: RAMB36_X2Y13.CLKBWRCLKU
  Clock network: system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1/CLKBWRCLKL
  Logical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1/CLKBWRCLKL
  Location pin: RAMB36_X2Y14.CLKBWRCLKL
  Clock network: system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1/CLKBWRCLKU
  Logical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1/CLKBWRCLKU
  Location pin: RAMB36_X2Y14.CLKBWRCLKU
  Clock network: system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_2/CLKBWRCLKL
  Logical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_2/CLKBWRCLKL
  Location pin: RAMB36_X2Y21.CLKBWRCLKL
  Clock network: system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_2/CLKBWRCLKU
  Logical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_2/CLKBWRCLKU
  Location pin: RAMB36_X2Y21.CLKBWRCLKU
  Clock network: system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_3/CLKBWRCLKL
  Logical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_3/CLKBWRCLKL
  Location pin: RAMB36_X2Y22.CLKBWRCLKL
  Clock network: system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_3/CLKBWRCLKU
  Logical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_3/CLKBWRCLKU
  Location pin: RAMB36_X2Y22.CLKBWRCLKU
  Clock network: system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_4/CLKBWRCLKL
  Logical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_4/CLKBWRCLKL
  Location pin: RAMB36_X3Y21.CLKBWRCLKL
  Clock network: system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_4/CLKBWRCLKU
  Logical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_4/CLKBWRCLKU
  Location pin: RAMB36_X3Y21.CLKBWRCLKU
  Clock network: system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_5/CLKBWRCLKL
  Logical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_5/CLKBWRCLKL
  Location pin: RAMB36_X3Y20.CLKBWRCLKL
  Clock network: system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_5/CLKBWRCLKU
  Logical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_5/CLKBWRCLKU
  Location pin: RAMB36_X3Y20.CLKBWRCLKU
  Clock network: system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_6/CLKBWRCLKL
  Logical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_6/CLKBWRCLKL
  Location pin: RAMB36_X2Y17.CLKBWRCLKL
  Clock network: system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_6/CLKBWRCLKU
  Logical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_6/CLKBWRCLKU
  Location pin: RAMB36_X2Y17.CLKBWRCLKU
  Clock network: system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_7/CLKBWRCLKL
  Logical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_7/CLKBWRCLKL
  Location pin: RAMB36_X2Y16.CLKBWRCLKL
  Clock network: system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_7/CLKBWRCLKU
  Logical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_7/CLKBWRCLKU
  Location pin: RAMB36_X2Y16.CLKBWRCLKU
  Clock network: system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_8/CLKBWRCLKL
  Logical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_8/CLKBWRCLKL
  Location pin: RAMB36_X3Y18.CLKBWRCLKL
  Clock network: system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_8/CLKBWRCLKU
  Logical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_8/CLKBWRCLKU
  Location pin: RAMB36_X3Y18.CLKBWRCLKU
  Clock network: system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_9/CLKBWRCLKL
  Logical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_9/CLKBWRCLKL
  Location pin: RAMB36_X2Y18.CLKBWRCLKL
  Clock network: system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_9/CLKBWRCLKU
  Logical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_9/CLKBWRCLKU
  Location pin: RAMB36_X2Y18.CLKBWRCLKU
  Clock network: system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_10/CLKBWRCLKL
  Logical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_10/CLKBWRCLKL
  Location pin: RAMB36_X2Y19.CLKBWRCLKL
  Clock network: system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_10/CLKBWRCLKU
  Logical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_10/CLKBWRCLKU
  Location pin: RAMB36_X2Y19.CLKBWRCLKU
  Clock network: system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_11/CLKBWRCLKL
  Logical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_11/CLKBWRCLKL
  Location pin: RAMB36_X2Y20.CLKBWRCLKL
  Clock network: system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_11/CLKBWRCLKU
  Logical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_11/CLKBWRCLKU
  Location pin: RAMB36_X2Y20.CLKBWRCLKU
  Clock network: system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_12/CLKBWRCLKL
  Logical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_12/CLKBWRCLKL
  Location pin: RAMB36_X2Y23.CLKBWRCLKL
  Clock network: system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_12/CLKBWRCLKU
  Logical resource: system_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_12/CLKBWRCLKU
  Location pin: RAMB36_X2Y23.CLKBWRCLKU
  Clock network: system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_axi_GP0_reset_resync_path" TIG;

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  1.092ns (data path - clock path skew + uncertainty)
  Source:               system_i/axi_GP0/axi_GP0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (FF)
  Destination:          system_i/axi_GP0/axi_GP0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Data Path Delay:      1.057ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_GP0/axi_GP0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 to system_i/axi_GP0/axi_GP0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y21.AQ      Tcko                  0.456   system_i/axi_GP0/axi_GP0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       system_i/axi_GP0/axi_GP0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    SLICE_X23Y21.BX      net (fanout=1)        0.520   system_i/axi_GP0/axi_GP0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[0]
    SLICE_X23Y21.CLK     Tdick                 0.081   system_i/axi_GP0/axi_GP0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       system_i/axi_GP0/axi_GP0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    -------------------------------------------------  ---------------------------
    Total                                      1.057ns (0.537ns logic, 0.520ns route)
                                                       (50.8% logic, 49.2% route)

--------------------------------------------------------------------------------
Delay:                  1.071ns (data path - clock path skew + uncertainty)
  Source:               system_i/axi_GP0/axi_GP0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Destination:          system_i/axi_GP0/axi_GP0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (FF)
  Data Path Delay:      1.036ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_GP0/axi_GP0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 to system_i/axi_GP0/axi_GP0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y21.BQ      Tcko                  0.456   system_i/axi_GP0/axi_GP0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       system_i/axi_GP0/axi_GP0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    SLICE_X23Y21.CX      net (fanout=1)        0.519   system_i/axi_GP0/axi_GP0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[1]
    SLICE_X23Y21.CLK     Tdick                 0.061   system_i/axi_GP0/axi_GP0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       system_i/axi_GP0/axi_GP0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    -------------------------------------------------  ---------------------------
    Total                                      1.036ns (0.517ns logic, 0.519ns route)
                                                       (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_axi_GP1_reset_resync_path" TIG;

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  1.096ns (data path - clock path skew + uncertainty)
  Source:               system_i/axi_GP1/axi_GP1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (FF)
  Destination:          system_i/axi_GP1/axi_GP1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Data Path Delay:      1.061ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_GP1/axi_GP1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 to system_i/axi_GP1/axi_GP1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y148.AQ     Tcko                  0.456   system_i/axi_GP1/axi_GP1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       system_i/axi_GP1/axi_GP1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    SLICE_X40Y148.BX     net (fanout=1)        0.524   system_i/axi_GP1/axi_GP1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[0]
    SLICE_X40Y148.CLK    Tdick                 0.081   system_i/axi_GP1/axi_GP1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       system_i/axi_GP1/axi_GP1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    -------------------------------------------------  ---------------------------
    Total                                      1.061ns (0.537ns logic, 0.524ns route)
                                                       (50.6% logic, 49.4% route)

--------------------------------------------------------------------------------
Delay:                  1.028ns (data path - clock path skew + uncertainty)
  Source:               system_i/axi_GP1/axi_GP1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Destination:          system_i/axi_GP1/axi_GP1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (FF)
  Data Path Delay:      0.993ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    system_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_GP1/axi_GP1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 to system_i/axi_GP1/axi_GP1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y148.BQ     Tcko                  0.456   system_i/axi_GP1/axi_GP1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       system_i/axi_GP1/axi_GP1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    SLICE_X40Y148.CX     net (fanout=1)        0.476   system_i/axi_GP1/axi_GP1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[1]
    SLICE_X40Y148.CLK    Tdick                 0.061   system_i/axi_GP1/axi_GP1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       system_i/axi_GP1/axi_GP1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    -------------------------------------------------  ---------------------------
    Total                                      0.993ns (0.517ns logic, 0.476ns route)
                                                       (52.1% logic, 47.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_axi_HP0_reset_resync_path" TIG;

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  1.055ns (data path - clock path skew + uncertainty)
  Source:               system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (FF)
  Destination:          system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Data Path Delay:      1.020ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 to system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y70.AQ      Tcko                  0.456   system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    SLICE_X27Y70.BX      net (fanout=1)        0.483   system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[0]
    SLICE_X27Y70.CLK     Tdick                 0.081   system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    -------------------------------------------------  ---------------------------
    Total                                      1.020ns (0.537ns logic, 0.483ns route)
                                                       (52.6% logic, 47.4% route)

--------------------------------------------------------------------------------
Delay:                  1.033ns (data path - clock path skew + uncertainty)
  Source:               system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Destination:          system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (FF)
  Data Path Delay:      0.998ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    system_i/axi_bram_ctrl_1_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 to system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y70.BQ      Tcko                  0.456   system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    SLICE_X27Y70.CX      net (fanout=1)        0.481   system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[1]
    SLICE_X27Y70.CLK     Tdick                 0.061   system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       system_i/axi_HP0/axi_HP0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    -------------------------------------------------  ---------------------------
    Total                                      0.998ns (0.517ns logic, 0.481ns route)
                                                       (51.8% logic, 48.2% route)

--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
No constraints were found to generate data for the Data Sheet Report section.
Use the Advanced Analysis (-a) option or generate global constraints for each
clock, its pad to setup and clock to pad paths, and a pad to pad constraint.

Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 405776 paths, 0 nets, and 26031 connections

Design statistics:
   Minimum period:   9.972ns{1}   (Maximum frequency: 100.281MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed May 22 00:16:35 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 474 MB



