

================================================================
== Vitis HLS Report for 'compute'
================================================================
* Date:           Wed Nov 22 18:25:25 2023

* Version:        2020.2.2 (Build 3118627 on Tue Feb  9 05:13:49 MST 2021)
* Project:        hotspot.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.390 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
    +---------+---------+-----------+-----------+-------+-------+---------+
    |    12362|    12362|  41.165 us|  41.165 us|  12362|  12362|     none|
    +---------+---------+-----------+-----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_28_1_VITIS_LOOP_29_2  |    12349|    12349|        65|          3|          1|  4096|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 65


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 78
* Pipeline : 1
  Pipeline-0 : II = 3, D = 65, States = { 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 78 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 13 
78 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%dt_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %dt"   --->   Operation 79 'read' 'dt_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%Cap_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Cap"   --->   Operation 80 'read' 'Cap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [12/12] (2.32ns)   --->   "%div = fdiv i32 %dt_read, i32 %Cap_read"   --->   Operation 81 'fdiv' 'div' <Predicate = true> <Delay = 2.32> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 82 [11/12] (2.32ns)   --->   "%div = fdiv i32 %dt_read, i32 %Cap_read"   --->   Operation 82 'fdiv' 'div' <Predicate = true> <Delay = 2.32> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 83 [10/12] (2.32ns)   --->   "%div = fdiv i32 %dt_read, i32 %Cap_read"   --->   Operation 83 'fdiv' 'div' <Predicate = true> <Delay = 2.32> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 84 [9/12] (2.32ns)   --->   "%div = fdiv i32 %dt_read, i32 %Cap_read"   --->   Operation 84 'fdiv' 'div' <Predicate = true> <Delay = 2.32> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.32>
ST_5 : Operation 85 [8/12] (2.32ns)   --->   "%div = fdiv i32 %dt_read, i32 %Cap_read"   --->   Operation 85 'fdiv' 'div' <Predicate = true> <Delay = 2.32> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.32>
ST_6 : Operation 86 [7/12] (2.32ns)   --->   "%div = fdiv i32 %dt_read, i32 %Cap_read"   --->   Operation 86 'fdiv' 'div' <Predicate = true> <Delay = 2.32> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.32>
ST_7 : Operation 87 [6/12] (2.32ns)   --->   "%div = fdiv i32 %dt_read, i32 %Cap_read"   --->   Operation 87 'fdiv' 'div' <Predicate = true> <Delay = 2.32> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.32>
ST_8 : Operation 88 [5/12] (2.32ns)   --->   "%div = fdiv i32 %dt_read, i32 %Cap_read"   --->   Operation 88 'fdiv' 'div' <Predicate = true> <Delay = 2.32> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.32>
ST_9 : Operation 89 [1/1] (0.00ns)   --->   "%amb_temp_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %amb_temp"   --->   Operation 89 'read' 'amb_temp_read' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 90 [1/1] (0.00ns)   --->   "%ct_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %ct"   --->   Operation 90 'read' 'ct_read' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 91 [4/12] (2.32ns)   --->   "%div = fdiv i32 %dt_read, i32 %Cap_read"   --->   Operation 91 'fdiv' 'div' <Predicate = true> <Delay = 2.32> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 92 [4/4] (2.32ns)   --->   "%mul = fmul i32 %ct_read, i32 %amb_temp_read"   --->   Operation 92 'fmul' 'mul' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.32>
ST_10 : Operation 93 [3/12] (2.32ns)   --->   "%div = fdiv i32 %dt_read, i32 %Cap_read"   --->   Operation 93 'fdiv' 'div' <Predicate = true> <Delay = 2.32> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 94 [3/4] (2.32ns)   --->   "%mul = fmul i32 %ct_read, i32 %amb_temp_read"   --->   Operation 94 'fmul' 'mul' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.32>
ST_11 : Operation 95 [2/12] (2.32ns)   --->   "%div = fdiv i32 %dt_read, i32 %Cap_read"   --->   Operation 95 'fdiv' 'div' <Predicate = true> <Delay = 2.32> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 96 [2/4] (2.32ns)   --->   "%mul = fmul i32 %ct_read, i32 %amb_temp_read"   --->   Operation 96 'fmul' 'mul' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.32>
ST_12 : Operation 97 [1/1] (0.00ns)   --->   "%cb_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %cb"   --->   Operation 97 'read' 'cb_read' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 98 [1/1] (0.00ns)   --->   "%cw_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %cw"   --->   Operation 98 'read' 'cw_read' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 99 [1/1] (0.00ns)   --->   "%ce_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %ce_r"   --->   Operation 99 'read' 'ce_read' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 100 [1/1] (0.00ns)   --->   "%cs_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %cs"   --->   Operation 100 'read' 'cs_read' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 101 [1/1] (0.00ns)   --->   "%cn_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %cn"   --->   Operation 101 'read' 'cn_read' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 102 [1/1] (0.00ns)   --->   "%cc_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %cc"   --->   Operation 102 'read' 'cc_read' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 103 [1/12] (2.32ns)   --->   "%div = fdiv i32 %dt_read, i32 %Cap_read"   --->   Operation 103 'fdiv' 'div' <Predicate = true> <Delay = 2.32> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 104 [1/4] (2.32ns)   --->   "%mul = fmul i32 %ct_read, i32 %amb_temp_read"   --->   Operation 104 'fmul' 'mul' <Predicate = true> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 105 [1/1] (0.38ns)   --->   "%br_ln28 = br void" [3dHLS.cpp:28]   --->   Operation 105 'br' 'br_ln28' <Predicate = true> <Delay = 0.38>

State 13 <SV = 12> <Delay = 1.01>
ST_13 : Operation 106 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i13 0, void, i13 %add_ln28, void %.split2" [3dHLS.cpp:28]   --->   Operation 106 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 107 [1/1] (0.00ns)   --->   "%y = phi i7 0, void, i7 %select_ln28_1, void %.split2" [3dHLS.cpp:28]   --->   Operation 107 'phi' 'y' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 108 [1/1] (0.00ns)   --->   "%x = phi i7 0, void, i7 %x_1, void %.split2"   --->   Operation 108 'phi' 'x' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 109 [1/1] (0.75ns)   --->   "%add_ln28 = add i13 %indvar_flatten, i13 1" [3dHLS.cpp:28]   --->   Operation 109 'add' 'add_ln28' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 110 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 110 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 111 [1/1] (0.64ns)   --->   "%icmp_ln28 = icmp_eq  i13 %indvar_flatten, i13 4096" [3dHLS.cpp:28]   --->   Operation 111 'icmp' 'icmp_ln28' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln28 = br i1 %icmp_ln28, void %.split2, void" [3dHLS.cpp:28]   --->   Operation 112 'br' 'br_ln28' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 113 [1/1] (0.59ns)   --->   "%icmp_ln29 = icmp_eq  i7 %x, i7 64" [3dHLS.cpp:29]   --->   Operation 113 'icmp' 'icmp_ln29' <Predicate = (!icmp_ln28)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 114 [1/1] (0.30ns)   --->   "%select_ln28 = select i1 %icmp_ln29, i7 0, i7 %x" [3dHLS.cpp:28]   --->   Operation 114 'select' 'select_ln28' <Predicate = (!icmp_ln28)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 115 [1/1] (0.70ns)   --->   "%add_ln28_1 = add i7 %y, i7 1" [3dHLS.cpp:28]   --->   Operation 115 'add' 'add_ln28_1' <Predicate = (!icmp_ln28)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 116 [1/1] (0.30ns)   --->   "%select_ln28_1 = select i1 %icmp_ln29, i7 %add_ln28_1, i7 %y" [3dHLS.cpp:28]   --->   Operation 116 'select' 'select_ln28_1' <Predicate = (!icmp_ln28)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 117 [1/1] (0.00ns)   --->   "%trunc_ln28 = trunc i7 %select_ln28_1" [3dHLS.cpp:28]   --->   Operation 117 'trunc' 'trunc_ln28' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_13 : Operation 118 [1/1] (0.59ns)   --->   "%cmp66 = icmp_eq  i7 %y, i7 0" [3dHLS.cpp:28]   --->   Operation 118 'icmp' 'cmp66' <Predicate = (!icmp_ln28)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 119 [1/1] (0.59ns)   --->   "%cmp95 = icmp_eq  i7 %y, i7 63" [3dHLS.cpp:28]   --->   Operation 119 'icmp' 'cmp95' <Predicate = (!icmp_ln28)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 120 [1/1] (0.00ns)   --->   "%trunc_ln32 = trunc i7 %select_ln28" [3dHLS.cpp:32]   --->   Operation 120 'trunc' 'trunc_ln32' <Predicate = (!icmp_ln28)> <Delay = 0.00>

State 14 <SV = 13> <Delay = 2.39>
ST_14 : Operation 121 [1/1] (0.00ns)   --->   "%p_mid2 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln28, i6 0" [3dHLS.cpp:28]   --->   Operation 121 'bitconcatenate' 'p_mid2' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_14 : Operation 122 [1/1] (0.59ns)   --->   "%cmp6_mid1 = icmp_eq  i7 %add_ln28_1, i7 0" [3dHLS.cpp:28]   --->   Operation 122 'icmp' 'cmp6_mid1' <Predicate = (!icmp_ln28 & icmp_ln29)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node n)   --->   "%select_ln28_2 = select i1 %icmp_ln29, i1 %cmp6_mid1, i1 %cmp66" [3dHLS.cpp:28]   --->   Operation 123 'select' 'select_ln28_2' <Predicate = (!icmp_ln28)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 124 [1/1] (0.59ns)   --->   "%cmp9_mid1 = icmp_eq  i7 %add_ln28_1, i7 63" [3dHLS.cpp:28]   --->   Operation 124 'icmp' 'cmp9_mid1' <Predicate = (!icmp_ln28 & icmp_ln29)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node s)   --->   "%select_ln28_3 = select i1 %icmp_ln29, i1 %cmp9_mid1, i1 %cmp95" [3dHLS.cpp:28]   --->   Operation 125 'select' 'select_ln28_3' <Predicate = (!icmp_ln28)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 126 [1/1] (0.00ns)   --->   "%x_01_cast = zext i7 %select_ln28" [3dHLS.cpp:28]   --->   Operation 126 'zext' 'x_01_cast' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_14 : Operation 127 [1/1] (0.74ns)   --->   "%c = add i12 %x_01_cast, i12 %p_mid2" [3dHLS.cpp:32]   --->   Operation 127 'add' 'c' <Predicate = (!icmp_ln28)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i12 %c" [3dHLS.cpp:32]   --->   Operation 128 'zext' 'zext_ln32' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_14 : Operation 129 [1/1] (0.59ns)   --->   "%icmp_ln34 = icmp_eq  i7 %select_ln28, i7 0" [3dHLS.cpp:34]   --->   Operation 129 'icmp' 'icmp_ln34' <Predicate = (!icmp_ln28)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 130 [1/1] (0.74ns)   --->   "%add_ln34 = add i12 %c, i12 4095" [3dHLS.cpp:34]   --->   Operation 130 'add' 'add_ln34' <Predicate = (!icmp_ln28)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 131 [1/1] (0.00ns)   --->   "%add_ln34_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln28, i6 %trunc_ln32" [3dHLS.cpp:34]   --->   Operation 131 'bitconcatenate' 'add_ln34_1' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_14 : Operation 132 [1/1] (0.29ns)   --->   "%w = select i1 %icmp_ln34, i12 %add_ln34_1, i12 %add_ln34" [3dHLS.cpp:34]   --->   Operation 132 'select' 'w' <Predicate = (!icmp_ln28)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 133 [1/1] (0.59ns)   --->   "%icmp_ln35 = icmp_eq  i7 %select_ln28, i7 63" [3dHLS.cpp:35]   --->   Operation 133 'icmp' 'icmp_ln35' <Predicate = (!icmp_ln28)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 134 [1/1] (0.74ns)   --->   "%add_ln35 = add i12 %c, i12 1" [3dHLS.cpp:35]   --->   Operation 134 'add' 'add_ln35' <Predicate = (!icmp_ln28)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 135 [1/1] (0.29ns)   --->   "%e = select i1 %icmp_ln35, i12 %add_ln34_1, i12 %add_ln35" [3dHLS.cpp:35]   --->   Operation 135 'select' 'e' <Predicate = (!icmp_ln28)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 136 [1/1] (0.74ns)   --->   "%add_ln36 = add i12 %c, i12 4032" [3dHLS.cpp:36]   --->   Operation 136 'add' 'add_ln36' <Predicate = (!icmp_ln28)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 137 [1/1] (0.29ns) (out node of the LUT)   --->   "%n = select i1 %select_ln28_2, i12 %add_ln34_1, i12 %add_ln36" [3dHLS.cpp:36]   --->   Operation 137 'select' 'n' <Predicate = (!icmp_ln28)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 138 [1/1] (0.74ns)   --->   "%add_ln37 = add i12 %c, i12 64" [3dHLS.cpp:37]   --->   Operation 138 'add' 'add_ln37' <Predicate = (!icmp_ln28)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 139 [1/1] (0.29ns) (out node of the LUT)   --->   "%s = select i1 %select_ln28_3, i12 %add_ln34_1, i12 %add_ln37" [3dHLS.cpp:37]   --->   Operation 139 'select' 's' <Predicate = (!icmp_ln28)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 140 [1/1] (0.00ns)   --->   "%center_buf_addr = getelementptr i32 %center_buf, i64 0, i64 %zext_ln32" [3dHLS.cpp:41]   --->   Operation 140 'getelementptr' 'center_buf_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_14 : Operation 141 [2/2] (1.64ns)   --->   "%center_buf_load = load i12 %center_buf_addr" [3dHLS.cpp:41]   --->   Operation 141 'load' 'center_buf_load' <Predicate = (!icmp_ln28)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_14 : Operation 142 [1/1] (0.00ns)   --->   "%top_buf_addr15 = getelementptr i32 %top_buf, i64 0, i64 %zext_ln32" [3dHLS.cpp:41]   --->   Operation 142 'getelementptr' 'top_buf_addr15' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_14 : Operation 143 [2/2] (1.64ns)   --->   "%top_buf_load = load i12 %top_buf_addr15" [3dHLS.cpp:41]   --->   Operation 143 'load' 'top_buf_load' <Predicate = (!icmp_ln28)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_14 : Operation 144 [1/1] (0.00ns)   --->   "%bottom_buf_addr = getelementptr i32 %bottom_buf, i64 0, i64 %zext_ln32" [3dHLS.cpp:41]   --->   Operation 144 'getelementptr' 'bottom_buf_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_14 : Operation 145 [2/2] (1.64ns)   --->   "%bottom_buf_load = load i12 %bottom_buf_addr" [3dHLS.cpp:41]   --->   Operation 145 'load' 'bottom_buf_load' <Predicate = (!icmp_ln28)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_14 : Operation 146 [1/1] (0.00ns)   --->   "%power_buf_addr21 = getelementptr i32 %power_buf, i64 0, i64 %zext_ln32" [3dHLS.cpp:41]   --->   Operation 146 'getelementptr' 'power_buf_addr21' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_14 : Operation 147 [2/2] (1.64ns)   --->   "%power_buf_load = load i12 %power_buf_addr21" [3dHLS.cpp:41]   --->   Operation 147 'load' 'power_buf_load' <Predicate = (!icmp_ln28)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 15 <SV = 14> <Delay = 1.64>
ST_15 : Operation 148 [1/2] (1.64ns)   --->   "%center_buf_load = load i12 %center_buf_addr" [3dHLS.cpp:41]   --->   Operation 148 'load' 'center_buf_load' <Predicate = (!icmp_ln28)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_15 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln41_2 = zext i12 %n" [3dHLS.cpp:41]   --->   Operation 149 'zext' 'zext_ln41_2' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_15 : Operation 150 [1/1] (0.00ns)   --->   "%center_buf_addr_6 = getelementptr i32 %center_buf, i64 0, i64 %zext_ln41_2" [3dHLS.cpp:41]   --->   Operation 150 'getelementptr' 'center_buf_addr_6' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_15 : Operation 151 [2/2] (1.64ns)   --->   "%center_buf_load_1 = load i12 %center_buf_addr_6" [3dHLS.cpp:41]   --->   Operation 151 'load' 'center_buf_load_1' <Predicate = (!icmp_ln28)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_15 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i12 %s" [3dHLS.cpp:41]   --->   Operation 152 'zext' 'zext_ln41' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_15 : Operation 153 [1/1] (0.00ns)   --->   "%center_buf_addr_7 = getelementptr i32 %center_buf, i64 0, i64 %zext_ln41" [3dHLS.cpp:41]   --->   Operation 153 'getelementptr' 'center_buf_addr_7' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_15 : Operation 154 [2/2] (1.64ns)   --->   "%center_buf_load_2 = load i12 %center_buf_addr_7" [3dHLS.cpp:41]   --->   Operation 154 'load' 'center_buf_load_2' <Predicate = (!icmp_ln28)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_15 : Operation 155 [1/2] (1.64ns)   --->   "%top_buf_load = load i12 %top_buf_addr15" [3dHLS.cpp:41]   --->   Operation 155 'load' 'top_buf_load' <Predicate = (!icmp_ln28)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_15 : Operation 156 [1/2] (1.64ns)   --->   "%bottom_buf_load = load i12 %bottom_buf_addr" [3dHLS.cpp:41]   --->   Operation 156 'load' 'bottom_buf_load' <Predicate = (!icmp_ln28)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_15 : Operation 157 [1/2] (1.64ns)   --->   "%power_buf_load = load i12 %power_buf_addr21" [3dHLS.cpp:41]   --->   Operation 157 'load' 'power_buf_load' <Predicate = (!icmp_ln28)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_15 : Operation 158 [1/1] (0.70ns)   --->   "%x_1 = add i7 %select_ln28, i7 1" [3dHLS.cpp:29]   --->   Operation 158 'add' 'x_1' <Predicate = (!icmp_ln28)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 2.32>
ST_16 : Operation 159 [4/4] (2.32ns)   --->   "%mul1 = fmul i32 %center_buf_load, i32 %cc_read" [3dHLS.cpp:41]   --->   Operation 159 'fmul' 'mul1' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 160 [1/2] (1.64ns)   --->   "%center_buf_load_1 = load i12 %center_buf_addr_6" [3dHLS.cpp:41]   --->   Operation 160 'load' 'center_buf_load_1' <Predicate = (!icmp_ln28)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_16 : Operation 161 [1/2] (1.64ns)   --->   "%center_buf_load_2 = load i12 %center_buf_addr_7" [3dHLS.cpp:41]   --->   Operation 161 'load' 'center_buf_load_2' <Predicate = (!icmp_ln28)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_16 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln41_1 = zext i12 %e" [3dHLS.cpp:41]   --->   Operation 162 'zext' 'zext_ln41_1' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_16 : Operation 163 [1/1] (0.00ns)   --->   "%center_buf_addr_8 = getelementptr i32 %center_buf, i64 0, i64 %zext_ln41_1" [3dHLS.cpp:41]   --->   Operation 163 'getelementptr' 'center_buf_addr_8' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_16 : Operation 164 [2/2] (1.64ns)   --->   "%center_buf_load_3 = load i12 %center_buf_addr_8" [3dHLS.cpp:41]   --->   Operation 164 'load' 'center_buf_load_3' <Predicate = (!icmp_ln28)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_16 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln41_3 = zext i12 %w" [3dHLS.cpp:41]   --->   Operation 165 'zext' 'zext_ln41_3' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_16 : Operation 166 [1/1] (0.00ns)   --->   "%center_buf_addr_9 = getelementptr i32 %center_buf, i64 0, i64 %zext_ln41_3" [3dHLS.cpp:41]   --->   Operation 166 'getelementptr' 'center_buf_addr_9' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_16 : Operation 167 [2/2] (1.64ns)   --->   "%center_buf_load_4 = load i12 %center_buf_addr_9" [3dHLS.cpp:41]   --->   Operation 167 'load' 'center_buf_load_4' <Predicate = (!icmp_ln28)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_16 : Operation 168 [4/4] (2.32ns)   --->   "%mul6 = fmul i32 %top_buf_load, i32 %ct_read" [3dHLS.cpp:41]   --->   Operation 168 'fmul' 'mul6' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 169 [4/4] (2.32ns)   --->   "%mul7 = fmul i32 %bottom_buf_load, i32 %cb_read" [3dHLS.cpp:41]   --->   Operation 169 'fmul' 'mul7' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 2.32>
ST_17 : Operation 170 [3/4] (2.32ns)   --->   "%mul1 = fmul i32 %center_buf_load, i32 %cc_read" [3dHLS.cpp:41]   --->   Operation 170 'fmul' 'mul1' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 171 [4/4] (2.32ns)   --->   "%mul2 = fmul i32 %center_buf_load_1, i32 %cn_read" [3dHLS.cpp:41]   --->   Operation 171 'fmul' 'mul2' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 172 [4/4] (2.32ns)   --->   "%mul3 = fmul i32 %center_buf_load_2, i32 %cs_read" [3dHLS.cpp:41]   --->   Operation 172 'fmul' 'mul3' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 173 [1/2] (1.64ns)   --->   "%center_buf_load_3 = load i12 %center_buf_addr_8" [3dHLS.cpp:41]   --->   Operation 173 'load' 'center_buf_load_3' <Predicate = (!icmp_ln28)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_17 : Operation 174 [1/2] (1.64ns)   --->   "%center_buf_load_4 = load i12 %center_buf_addr_9" [3dHLS.cpp:41]   --->   Operation 174 'load' 'center_buf_load_4' <Predicate = (!icmp_ln28)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_17 : Operation 175 [3/4] (2.32ns)   --->   "%mul6 = fmul i32 %top_buf_load, i32 %ct_read" [3dHLS.cpp:41]   --->   Operation 175 'fmul' 'mul6' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 176 [3/4] (2.32ns)   --->   "%mul7 = fmul i32 %bottom_buf_load, i32 %cb_read" [3dHLS.cpp:41]   --->   Operation 176 'fmul' 'mul7' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 177 [4/4] (2.32ns)   --->   "%mul8 = fmul i32 %div, i32 %power_buf_load" [3dHLS.cpp:41]   --->   Operation 177 'fmul' 'mul8' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 2.32>
ST_18 : Operation 178 [2/4] (2.32ns)   --->   "%mul1 = fmul i32 %center_buf_load, i32 %cc_read" [3dHLS.cpp:41]   --->   Operation 178 'fmul' 'mul1' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 179 [3/4] (2.32ns)   --->   "%mul2 = fmul i32 %center_buf_load_1, i32 %cn_read" [3dHLS.cpp:41]   --->   Operation 179 'fmul' 'mul2' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 180 [3/4] (2.32ns)   --->   "%mul3 = fmul i32 %center_buf_load_2, i32 %cs_read" [3dHLS.cpp:41]   --->   Operation 180 'fmul' 'mul3' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 181 [4/4] (2.32ns)   --->   "%mul4 = fmul i32 %center_buf_load_3, i32 %ce_read" [3dHLS.cpp:41]   --->   Operation 181 'fmul' 'mul4' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 182 [4/4] (2.32ns)   --->   "%mul5 = fmul i32 %center_buf_load_4, i32 %cw_read" [3dHLS.cpp:41]   --->   Operation 182 'fmul' 'mul5' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 183 [2/4] (2.32ns)   --->   "%mul6 = fmul i32 %top_buf_load, i32 %ct_read" [3dHLS.cpp:41]   --->   Operation 183 'fmul' 'mul6' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 184 [2/4] (2.32ns)   --->   "%mul7 = fmul i32 %bottom_buf_load, i32 %cb_read" [3dHLS.cpp:41]   --->   Operation 184 'fmul' 'mul7' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 185 [3/4] (2.32ns)   --->   "%mul8 = fmul i32 %div, i32 %power_buf_load" [3dHLS.cpp:41]   --->   Operation 185 'fmul' 'mul8' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 2.32>
ST_19 : Operation 186 [1/4] (2.32ns)   --->   "%mul1 = fmul i32 %center_buf_load, i32 %cc_read" [3dHLS.cpp:41]   --->   Operation 186 'fmul' 'mul1' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 187 [2/4] (2.32ns)   --->   "%mul2 = fmul i32 %center_buf_load_1, i32 %cn_read" [3dHLS.cpp:41]   --->   Operation 187 'fmul' 'mul2' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 188 [2/4] (2.32ns)   --->   "%mul3 = fmul i32 %center_buf_load_2, i32 %cs_read" [3dHLS.cpp:41]   --->   Operation 188 'fmul' 'mul3' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 189 [3/4] (2.32ns)   --->   "%mul4 = fmul i32 %center_buf_load_3, i32 %ce_read" [3dHLS.cpp:41]   --->   Operation 189 'fmul' 'mul4' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 190 [3/4] (2.32ns)   --->   "%mul5 = fmul i32 %center_buf_load_4, i32 %cw_read" [3dHLS.cpp:41]   --->   Operation 190 'fmul' 'mul5' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 191 [1/4] (2.32ns)   --->   "%mul6 = fmul i32 %top_buf_load, i32 %ct_read" [3dHLS.cpp:41]   --->   Operation 191 'fmul' 'mul6' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 192 [1/4] (2.32ns)   --->   "%mul7 = fmul i32 %bottom_buf_load, i32 %cb_read" [3dHLS.cpp:41]   --->   Operation 192 'fmul' 'mul7' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 193 [2/4] (2.32ns)   --->   "%mul8 = fmul i32 %div, i32 %power_buf_load" [3dHLS.cpp:41]   --->   Operation 193 'fmul' 'mul8' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 2.32>
ST_20 : Operation 194 [1/4] (2.32ns)   --->   "%mul2 = fmul i32 %center_buf_load_1, i32 %cn_read" [3dHLS.cpp:41]   --->   Operation 194 'fmul' 'mul2' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 195 [1/4] (2.32ns)   --->   "%mul3 = fmul i32 %center_buf_load_2, i32 %cs_read" [3dHLS.cpp:41]   --->   Operation 195 'fmul' 'mul3' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 196 [2/4] (2.32ns)   --->   "%mul4 = fmul i32 %center_buf_load_3, i32 %ce_read" [3dHLS.cpp:41]   --->   Operation 196 'fmul' 'mul4' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 197 [2/4] (2.32ns)   --->   "%mul5 = fmul i32 %center_buf_load_4, i32 %cw_read" [3dHLS.cpp:41]   --->   Operation 197 'fmul' 'mul5' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 198 [1/4] (2.32ns)   --->   "%mul8 = fmul i32 %div, i32 %power_buf_load" [3dHLS.cpp:41]   --->   Operation 198 'fmul' 'mul8' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 2.34>
ST_21 : Operation 199 [7/7] (2.34ns)   --->   "%add = fadd i32 %mul1, i32 %mul2" [3dHLS.cpp:41]   --->   Operation 199 'fadd' 'add' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 200 [1/4] (2.32ns)   --->   "%mul4 = fmul i32 %center_buf_load_3, i32 %ce_read" [3dHLS.cpp:41]   --->   Operation 200 'fmul' 'mul4' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 201 [1/4] (2.32ns)   --->   "%mul5 = fmul i32 %center_buf_load_4, i32 %cw_read" [3dHLS.cpp:41]   --->   Operation 201 'fmul' 'mul5' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 2.34>
ST_22 : Operation 202 [6/7] (2.34ns)   --->   "%add = fadd i32 %mul1, i32 %mul2" [3dHLS.cpp:41]   --->   Operation 202 'fadd' 'add' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 2.34>
ST_23 : Operation 203 [5/7] (2.34ns)   --->   "%add = fadd i32 %mul1, i32 %mul2" [3dHLS.cpp:41]   --->   Operation 203 'fadd' 'add' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 2.34>
ST_24 : Operation 204 [4/7] (2.34ns)   --->   "%add = fadd i32 %mul1, i32 %mul2" [3dHLS.cpp:41]   --->   Operation 204 'fadd' 'add' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 2.34>
ST_25 : Operation 205 [3/7] (2.34ns)   --->   "%add = fadd i32 %mul1, i32 %mul2" [3dHLS.cpp:41]   --->   Operation 205 'fadd' 'add' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 2.34>
ST_26 : Operation 206 [2/7] (2.34ns)   --->   "%add = fadd i32 %mul1, i32 %mul2" [3dHLS.cpp:41]   --->   Operation 206 'fadd' 'add' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 2.34>
ST_27 : Operation 207 [1/7] (2.34ns)   --->   "%add = fadd i32 %mul1, i32 %mul2" [3dHLS.cpp:41]   --->   Operation 207 'fadd' 'add' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 2.34>
ST_28 : Operation 208 [7/7] (2.34ns)   --->   "%add1 = fadd i32 %add, i32 %mul3" [3dHLS.cpp:41]   --->   Operation 208 'fadd' 'add1' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 2.34>
ST_29 : Operation 209 [6/7] (2.34ns)   --->   "%add1 = fadd i32 %add, i32 %mul3" [3dHLS.cpp:41]   --->   Operation 209 'fadd' 'add1' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 2.34>
ST_30 : Operation 210 [5/7] (2.34ns)   --->   "%add1 = fadd i32 %add, i32 %mul3" [3dHLS.cpp:41]   --->   Operation 210 'fadd' 'add1' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 2.34>
ST_31 : Operation 211 [4/7] (2.34ns)   --->   "%add1 = fadd i32 %add, i32 %mul3" [3dHLS.cpp:41]   --->   Operation 211 'fadd' 'add1' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 2.34>
ST_32 : Operation 212 [3/7] (2.34ns)   --->   "%add1 = fadd i32 %add, i32 %mul3" [3dHLS.cpp:41]   --->   Operation 212 'fadd' 'add1' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 2.34>
ST_33 : Operation 213 [2/7] (2.34ns)   --->   "%add1 = fadd i32 %add, i32 %mul3" [3dHLS.cpp:41]   --->   Operation 213 'fadd' 'add1' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 2.34>
ST_34 : Operation 214 [1/7] (2.34ns)   --->   "%add1 = fadd i32 %add, i32 %mul3" [3dHLS.cpp:41]   --->   Operation 214 'fadd' 'add1' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 2.34>
ST_35 : Operation 215 [7/7] (2.34ns)   --->   "%add2 = fadd i32 %add1, i32 %mul4" [3dHLS.cpp:41]   --->   Operation 215 'fadd' 'add2' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 2.34>
ST_36 : Operation 216 [6/7] (2.34ns)   --->   "%add2 = fadd i32 %add1, i32 %mul4" [3dHLS.cpp:41]   --->   Operation 216 'fadd' 'add2' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 2.34>
ST_37 : Operation 217 [5/7] (2.34ns)   --->   "%add2 = fadd i32 %add1, i32 %mul4" [3dHLS.cpp:41]   --->   Operation 217 'fadd' 'add2' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 2.34>
ST_38 : Operation 218 [4/7] (2.34ns)   --->   "%add2 = fadd i32 %add1, i32 %mul4" [3dHLS.cpp:41]   --->   Operation 218 'fadd' 'add2' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 2.34>
ST_39 : Operation 219 [3/7] (2.34ns)   --->   "%add2 = fadd i32 %add1, i32 %mul4" [3dHLS.cpp:41]   --->   Operation 219 'fadd' 'add2' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 2.34>
ST_40 : Operation 220 [2/7] (2.34ns)   --->   "%add2 = fadd i32 %add1, i32 %mul4" [3dHLS.cpp:41]   --->   Operation 220 'fadd' 'add2' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 2.34>
ST_41 : Operation 221 [1/7] (2.34ns)   --->   "%add2 = fadd i32 %add1, i32 %mul4" [3dHLS.cpp:41]   --->   Operation 221 'fadd' 'add2' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 2.34>
ST_42 : Operation 222 [7/7] (2.34ns)   --->   "%add3 = fadd i32 %add2, i32 %mul5" [3dHLS.cpp:41]   --->   Operation 222 'fadd' 'add3' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 2.34>
ST_43 : Operation 223 [6/7] (2.34ns)   --->   "%add3 = fadd i32 %add2, i32 %mul5" [3dHLS.cpp:41]   --->   Operation 223 'fadd' 'add3' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 2.34>
ST_44 : Operation 224 [5/7] (2.34ns)   --->   "%add3 = fadd i32 %add2, i32 %mul5" [3dHLS.cpp:41]   --->   Operation 224 'fadd' 'add3' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 2.34>
ST_45 : Operation 225 [4/7] (2.34ns)   --->   "%add3 = fadd i32 %add2, i32 %mul5" [3dHLS.cpp:41]   --->   Operation 225 'fadd' 'add3' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 2.34>
ST_46 : Operation 226 [3/7] (2.34ns)   --->   "%add3 = fadd i32 %add2, i32 %mul5" [3dHLS.cpp:41]   --->   Operation 226 'fadd' 'add3' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 2.34>
ST_47 : Operation 227 [2/7] (2.34ns)   --->   "%add3 = fadd i32 %add2, i32 %mul5" [3dHLS.cpp:41]   --->   Operation 227 'fadd' 'add3' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 2.34>
ST_48 : Operation 228 [1/7] (2.34ns)   --->   "%add3 = fadd i32 %add2, i32 %mul5" [3dHLS.cpp:41]   --->   Operation 228 'fadd' 'add3' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 2.34>
ST_49 : Operation 229 [7/7] (2.34ns)   --->   "%add4 = fadd i32 %add3, i32 %mul6" [3dHLS.cpp:41]   --->   Operation 229 'fadd' 'add4' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 2.34>
ST_50 : Operation 230 [6/7] (2.34ns)   --->   "%add4 = fadd i32 %add3, i32 %mul6" [3dHLS.cpp:41]   --->   Operation 230 'fadd' 'add4' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 2.34>
ST_51 : Operation 231 [5/7] (2.34ns)   --->   "%add4 = fadd i32 %add3, i32 %mul6" [3dHLS.cpp:41]   --->   Operation 231 'fadd' 'add4' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 2.34>
ST_52 : Operation 232 [4/7] (2.34ns)   --->   "%add4 = fadd i32 %add3, i32 %mul6" [3dHLS.cpp:41]   --->   Operation 232 'fadd' 'add4' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 2.34>
ST_53 : Operation 233 [3/7] (2.34ns)   --->   "%add4 = fadd i32 %add3, i32 %mul6" [3dHLS.cpp:41]   --->   Operation 233 'fadd' 'add4' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 2.34>
ST_54 : Operation 234 [2/7] (2.34ns)   --->   "%add4 = fadd i32 %add3, i32 %mul6" [3dHLS.cpp:41]   --->   Operation 234 'fadd' 'add4' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 2.34>
ST_55 : Operation 235 [1/7] (2.34ns)   --->   "%add4 = fadd i32 %add3, i32 %mul6" [3dHLS.cpp:41]   --->   Operation 235 'fadd' 'add4' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 2.34>
ST_56 : Operation 236 [7/7] (2.34ns)   --->   "%add5 = fadd i32 %add4, i32 %mul7" [3dHLS.cpp:41]   --->   Operation 236 'fadd' 'add5' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 2.34>
ST_57 : Operation 237 [6/7] (2.34ns)   --->   "%add5 = fadd i32 %add4, i32 %mul7" [3dHLS.cpp:41]   --->   Operation 237 'fadd' 'add5' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 2.34>
ST_58 : Operation 238 [5/7] (2.34ns)   --->   "%add5 = fadd i32 %add4, i32 %mul7" [3dHLS.cpp:41]   --->   Operation 238 'fadd' 'add5' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 2.34>
ST_59 : Operation 239 [4/7] (2.34ns)   --->   "%add5 = fadd i32 %add4, i32 %mul7" [3dHLS.cpp:41]   --->   Operation 239 'fadd' 'add5' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 2.34>
ST_60 : Operation 240 [3/7] (2.34ns)   --->   "%add5 = fadd i32 %add4, i32 %mul7" [3dHLS.cpp:41]   --->   Operation 240 'fadd' 'add5' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 2.34>
ST_61 : Operation 241 [2/7] (2.34ns)   --->   "%add5 = fadd i32 %add4, i32 %mul7" [3dHLS.cpp:41]   --->   Operation 241 'fadd' 'add5' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 2.34>
ST_62 : Operation 242 [1/7] (2.34ns)   --->   "%add5 = fadd i32 %add4, i32 %mul7" [3dHLS.cpp:41]   --->   Operation 242 'fadd' 'add5' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 2.34>
ST_63 : Operation 243 [7/7] (2.34ns)   --->   "%add6 = fadd i32 %add5, i32 %mul8" [3dHLS.cpp:41]   --->   Operation 243 'fadd' 'add6' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 2.34>
ST_64 : Operation 244 [6/7] (2.34ns)   --->   "%add6 = fadd i32 %add5, i32 %mul8" [3dHLS.cpp:41]   --->   Operation 244 'fadd' 'add6' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 2.34>
ST_65 : Operation 245 [5/7] (2.34ns)   --->   "%add6 = fadd i32 %add5, i32 %mul8" [3dHLS.cpp:41]   --->   Operation 245 'fadd' 'add6' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 2.34>
ST_66 : Operation 246 [4/7] (2.34ns)   --->   "%add6 = fadd i32 %add5, i32 %mul8" [3dHLS.cpp:41]   --->   Operation 246 'fadd' 'add6' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 2.34>
ST_67 : Operation 247 [3/7] (2.34ns)   --->   "%add6 = fadd i32 %add5, i32 %mul8" [3dHLS.cpp:41]   --->   Operation 247 'fadd' 'add6' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 2.34>
ST_68 : Operation 248 [2/7] (2.34ns)   --->   "%add6 = fadd i32 %add5, i32 %mul8" [3dHLS.cpp:41]   --->   Operation 248 'fadd' 'add6' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 2.34>
ST_69 : Operation 249 [1/7] (2.34ns)   --->   "%add6 = fadd i32 %add5, i32 %mul8" [3dHLS.cpp:41]   --->   Operation 249 'fadd' 'add6' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 2.34>
ST_70 : Operation 250 [7/7] (2.34ns)   --->   "%add7 = fadd i32 %add6, i32 %mul" [3dHLS.cpp:41]   --->   Operation 250 'fadd' 'add7' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 2.34>
ST_71 : Operation 251 [6/7] (2.34ns)   --->   "%add7 = fadd i32 %add6, i32 %mul" [3dHLS.cpp:41]   --->   Operation 251 'fadd' 'add7' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 2.34>
ST_72 : Operation 252 [5/7] (2.34ns)   --->   "%add7 = fadd i32 %add6, i32 %mul" [3dHLS.cpp:41]   --->   Operation 252 'fadd' 'add7' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 2.34>
ST_73 : Operation 253 [4/7] (2.34ns)   --->   "%add7 = fadd i32 %add6, i32 %mul" [3dHLS.cpp:41]   --->   Operation 253 'fadd' 'add7' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 2.34>
ST_74 : Operation 254 [3/7] (2.34ns)   --->   "%add7 = fadd i32 %add6, i32 %mul" [3dHLS.cpp:41]   --->   Operation 254 'fadd' 'add7' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 2.34>
ST_75 : Operation 255 [2/7] (2.34ns)   --->   "%add7 = fadd i32 %add6, i32 %mul" [3dHLS.cpp:41]   --->   Operation 255 'fadd' 'add7' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 2.34>
ST_76 : Operation 256 [1/7] (2.34ns)   --->   "%add7 = fadd i32 %add6, i32 %mul" [3dHLS.cpp:41]   --->   Operation 256 'fadd' 'add7' <Predicate = (!icmp_ln28)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 1.64>
ST_77 : Operation 257 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_28_1_VITIS_LOOP_29_2_str"   --->   Operation 257 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_77 : Operation 258 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096"   --->   Operation 258 'speclooptripcount' 'empty' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_77 : Operation 259 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 259 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_77 : Operation 260 [1/1] (0.00ns)   --->   "%specloopname_ln25 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [3dHLS.cpp:25]   --->   Operation 260 'specloopname' 'specloopname_ln25' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_77 : Operation 261 [1/1] (0.00ns)   --->   "%result_buf_addr = getelementptr i32 %result_buf, i64 0, i64 %zext_ln32" [3dHLS.cpp:41]   --->   Operation 261 'getelementptr' 'result_buf_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_77 : Operation 262 [1/1] (1.64ns)   --->   "%store_ln41 = store i32 %add7, i12 %result_buf_addr" [3dHLS.cpp:41]   --->   Operation 262 'store' 'store_ln41' <Predicate = (!icmp_ln28)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_77 : Operation 263 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 263 'br' 'br_ln0' <Predicate = (!icmp_ln28)> <Delay = 0.00>

State 78 <SV = 13> <Delay = 0.00>
ST_78 : Operation 264 [1/1] (0.00ns)   --->   "%ret_ln61 = ret" [3dHLS.cpp:61]   --->   Operation 264 'ret' 'ret_ln61' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.899ns.

 <State 1>: 2.33ns
The critical path consists of the following:
	wire read on port 'dt' [17]  (0 ns)
	'fdiv' operation ('div') [26]  (2.33 ns)

 <State 2>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('div') [26]  (2.33 ns)

 <State 3>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('div') [26]  (2.33 ns)

 <State 4>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('div') [26]  (2.33 ns)

 <State 5>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('div') [26]  (2.33 ns)

 <State 6>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('div') [26]  (2.33 ns)

 <State 7>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('div') [26]  (2.33 ns)

 <State 8>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('div') [26]  (2.33 ns)

 <State 9>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('div') [26]  (2.33 ns)

 <State 10>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('div') [26]  (2.33 ns)

 <State 11>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('div') [26]  (2.33 ns)

 <State 12>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('div') [26]  (2.33 ns)

 <State 13>: 1.01ns
The critical path consists of the following:
	'phi' operation ('y', 3dHLS.cpp:28) with incoming values : ('select_ln28_1', 3dHLS.cpp:28) [31]  (0 ns)
	'add' operation ('add_ln28_1', 3dHLS.cpp:28) [42]  (0.706 ns)
	'select' operation ('select_ln28_1', 3dHLS.cpp:28) [43]  (0.308 ns)

 <State 14>: 2.39ns
The critical path consists of the following:
	'add' operation ('c', 3dHLS.cpp:32) [56]  (0.745 ns)
	'getelementptr' operation ('center_buf_addr', 3dHLS.cpp:41) [69]  (0 ns)
	'load' operation ('center_buf_load', 3dHLS.cpp:41) on array 'center_buf' [70]  (1.65 ns)

 <State 15>: 1.65ns
The critical path consists of the following:
	'load' operation ('center_buf_load', 3dHLS.cpp:41) on array 'center_buf' [70]  (1.65 ns)

 <State 16>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('mul1', 3dHLS.cpp:41) [71]  (2.32 ns)

 <State 17>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('mul1', 3dHLS.cpp:41) [71]  (2.32 ns)

 <State 18>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('mul1', 3dHLS.cpp:41) [71]  (2.32 ns)

 <State 19>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('mul1', 3dHLS.cpp:41) [71]  (2.32 ns)

 <State 20>: 2.32ns
The critical path consists of the following:
	'fmul' operation ('mul2', 3dHLS.cpp:41) [75]  (2.32 ns)

 <State 21>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add', 3dHLS.cpp:41) [76]  (2.34 ns)

 <State 22>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add', 3dHLS.cpp:41) [76]  (2.34 ns)

 <State 23>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add', 3dHLS.cpp:41) [76]  (2.34 ns)

 <State 24>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add', 3dHLS.cpp:41) [76]  (2.34 ns)

 <State 25>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add', 3dHLS.cpp:41) [76]  (2.34 ns)

 <State 26>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add', 3dHLS.cpp:41) [76]  (2.34 ns)

 <State 27>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add', 3dHLS.cpp:41) [76]  (2.34 ns)

 <State 28>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add1', 3dHLS.cpp:41) [81]  (2.34 ns)

 <State 29>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add1', 3dHLS.cpp:41) [81]  (2.34 ns)

 <State 30>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add1', 3dHLS.cpp:41) [81]  (2.34 ns)

 <State 31>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add1', 3dHLS.cpp:41) [81]  (2.34 ns)

 <State 32>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add1', 3dHLS.cpp:41) [81]  (2.34 ns)

 <State 33>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add1', 3dHLS.cpp:41) [81]  (2.34 ns)

 <State 34>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add1', 3dHLS.cpp:41) [81]  (2.34 ns)

 <State 35>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add2', 3dHLS.cpp:41) [86]  (2.34 ns)

 <State 36>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add2', 3dHLS.cpp:41) [86]  (2.34 ns)

 <State 37>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add2', 3dHLS.cpp:41) [86]  (2.34 ns)

 <State 38>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add2', 3dHLS.cpp:41) [86]  (2.34 ns)

 <State 39>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add2', 3dHLS.cpp:41) [86]  (2.34 ns)

 <State 40>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add2', 3dHLS.cpp:41) [86]  (2.34 ns)

 <State 41>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add2', 3dHLS.cpp:41) [86]  (2.34 ns)

 <State 42>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add3', 3dHLS.cpp:41) [91]  (2.34 ns)

 <State 43>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add3', 3dHLS.cpp:41) [91]  (2.34 ns)

 <State 44>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add3', 3dHLS.cpp:41) [91]  (2.34 ns)

 <State 45>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add3', 3dHLS.cpp:41) [91]  (2.34 ns)

 <State 46>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add3', 3dHLS.cpp:41) [91]  (2.34 ns)

 <State 47>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add3', 3dHLS.cpp:41) [91]  (2.34 ns)

 <State 48>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add3', 3dHLS.cpp:41) [91]  (2.34 ns)

 <State 49>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add4', 3dHLS.cpp:41) [95]  (2.34 ns)

 <State 50>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add4', 3dHLS.cpp:41) [95]  (2.34 ns)

 <State 51>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add4', 3dHLS.cpp:41) [95]  (2.34 ns)

 <State 52>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add4', 3dHLS.cpp:41) [95]  (2.34 ns)

 <State 53>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add4', 3dHLS.cpp:41) [95]  (2.34 ns)

 <State 54>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add4', 3dHLS.cpp:41) [95]  (2.34 ns)

 <State 55>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add4', 3dHLS.cpp:41) [95]  (2.34 ns)

 <State 56>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add5', 3dHLS.cpp:41) [99]  (2.34 ns)

 <State 57>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add5', 3dHLS.cpp:41) [99]  (2.34 ns)

 <State 58>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add5', 3dHLS.cpp:41) [99]  (2.34 ns)

 <State 59>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add5', 3dHLS.cpp:41) [99]  (2.34 ns)

 <State 60>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add5', 3dHLS.cpp:41) [99]  (2.34 ns)

 <State 61>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add5', 3dHLS.cpp:41) [99]  (2.34 ns)

 <State 62>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add5', 3dHLS.cpp:41) [99]  (2.34 ns)

 <State 63>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add6', 3dHLS.cpp:41) [103]  (2.34 ns)

 <State 64>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add6', 3dHLS.cpp:41) [103]  (2.34 ns)

 <State 65>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add6', 3dHLS.cpp:41) [103]  (2.34 ns)

 <State 66>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add6', 3dHLS.cpp:41) [103]  (2.34 ns)

 <State 67>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add6', 3dHLS.cpp:41) [103]  (2.34 ns)

 <State 68>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add6', 3dHLS.cpp:41) [103]  (2.34 ns)

 <State 69>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add6', 3dHLS.cpp:41) [103]  (2.34 ns)

 <State 70>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add7', 3dHLS.cpp:41) [104]  (2.34 ns)

 <State 71>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add7', 3dHLS.cpp:41) [104]  (2.34 ns)

 <State 72>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add7', 3dHLS.cpp:41) [104]  (2.34 ns)

 <State 73>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add7', 3dHLS.cpp:41) [104]  (2.34 ns)

 <State 74>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add7', 3dHLS.cpp:41) [104]  (2.34 ns)

 <State 75>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add7', 3dHLS.cpp:41) [104]  (2.34 ns)

 <State 76>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('add7', 3dHLS.cpp:41) [104]  (2.34 ns)

 <State 77>: 1.65ns
The critical path consists of the following:
	'getelementptr' operation ('result_buf_addr', 3dHLS.cpp:41) [105]  (0 ns)
	'store' operation ('store_ln41', 3dHLS.cpp:41) of variable 'add7', 3dHLS.cpp:41 on array 'result_buf' [106]  (1.65 ns)

 <State 78>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
