spice

.load ./cap.so

.verilog
paramset mycap va_cap;
	.capacitance = 4;
endparamset

// does not work. find_model does not return raw models
// va_cap c2(0,n2);
// dev_va_cap c2(0,n2);

mycap c1 (0,n1);
spice

.nodelist

v1 nv 0 pulse iv=0 pv=1 rise=1m delay=1m
r1 nv n1 .1
r2 nv n2 .1
r3 nv n3 .1

* built in, for reference
* c2 0 n3 4

.print tran v(nodes)

.tran 0 1 1 trace=a
.status notime
.end
