
*** Running vivado
    with args -log llrf3p0_digitizer_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source llrf3p0_digitizer_top.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source llrf3p0_digitizer_top.tcl -notrace
Command: synth_design -top llrf3p0_digitizer_top -part xc7a200tsbg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12324 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 828.973 ; gain = 233.305
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'llrf3p0_digitizer_top' [F:/Bachiman_FDrive/Projects/LLRF_EIC/nexys_digilent_llrf/llrf3p0_digitizer/llrf3p0_digitizer.srcs/sources_1/new/power_enable_sequence.vhd:111]
INFO: [Synth 8-638] synthesizing module 'lmk03328_i2c' [F:/Bachiman_FDrive/Projects/LLRF_EIC/nexys_digilent_llrf/llrf3p0_digitizer/llrf3p0_digitizer.srcs/sources_1/new/lmk03328_i2c.vhd:14]
WARNING: [Synth 8-6014] Unused sequential element pgm_cnt_q_reg was removed.  [F:/Bachiman_FDrive/Projects/LLRF_EIC/nexys_digilent_llrf/llrf3p0_digitizer/llrf3p0_digitizer.srcs/sources_1/new/lmk03328_i2c.vhd:200]
WARNING: [Synth 8-6014] Unused sequential element scl_q_reg was removed.  [F:/Bachiman_FDrive/Projects/LLRF_EIC/nexys_digilent_llrf/llrf3p0_digitizer/llrf3p0_digitizer.srcs/sources_1/new/lmk03328_i2c.vhd:202]
WARNING: [Synth 8-6014] Unused sequential element sda_q_reg was removed.  [F:/Bachiman_FDrive/Projects/LLRF_EIC/nexys_digilent_llrf/llrf3p0_digitizer/llrf3p0_digitizer.srcs/sources_1/new/lmk03328_i2c.vhd:203]
WARNING: [Synth 8-6014] Unused sequential element init_wait_cnt_q_reg was removed.  [F:/Bachiman_FDrive/Projects/LLRF_EIC/nexys_digilent_llrf/llrf3p0_digitizer/llrf3p0_digitizer.srcs/sources_1/new/lmk03328_i2c.vhd:205]
INFO: [Synth 8-256] done synthesizing module 'lmk03328_i2c' (1#1) [F:/Bachiman_FDrive/Projects/LLRF_EIC/nexys_digilent_llrf/llrf3p0_digitizer/llrf3p0_digitizer.srcs/sources_1/new/lmk03328_i2c.vhd:14]
INFO: [Synth 8-638] synthesizing module 'ad9781' [F:/Bachiman_FDrive/Projects/LLRF_EIC/nexys_digilent_llrf/llrf3p0_digitizer/llrf3p0_digitizer.srcs/sources_1/new/ad9781.vhd:17]
WARNING: [Synth 8-6014] Unused sequential element spi_data_in_q_reg was removed.  [F:/Bachiman_FDrive/Projects/LLRF_EIC/nexys_digilent_llrf/llrf3p0_digitizer/llrf3p0_digitizer.srcs/sources_1/new/ad9781.vhd:112]
INFO: [Synth 8-256] done synthesizing module 'ad9781' (2#1) [F:/Bachiman_FDrive/Projects/LLRF_EIC/nexys_digilent_llrf/llrf3p0_digitizer/llrf3p0_digitizer.srcs/sources_1/new/ad9781.vhd:17]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'IBUFDS_inst' to cell 'IBUFDS' [F:/Bachiman_FDrive/Projects/LLRF_EIC/nexys_digilent_llrf/llrf3p0_digitizer/llrf3p0_digitizer.srcs/sources_1/new/power_enable_sequence.vhd:257]
INFO: [Synth 8-638] synthesizing module 'mp2iq' [F:/Bachiman_FDrive/Projects/LLRF_EIC/nexys_digilent_llrf/llrf3p0_digitizer/llrf3p0_digitizer.srcs/sources_1/new/mp2iq.vhd:20]
INFO: [Synth 8-638] synthesizing module 'mp2iq_init_new' [F:/Bachiman_FDrive/Projects/LLRF_EIC/nexys_digilent_llrf/llrf3p0_digitizer/llrf3p0_digitizer.srcs/sources_1/new/mp2iq_init_new.vhd:19]
	Parameter n bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mp2iq_init_new' (3#1) [F:/Bachiman_FDrive/Projects/LLRF_EIC/nexys_digilent_llrf/llrf3p0_digitizer/llrf3p0_digitizer.srcs/sources_1/new/mp2iq_init_new.vhd:19]
INFO: [Synth 8-638] synthesizing module 'mp2iq_reg_new' [F:/Bachiman_FDrive/Projects/LLRF_EIC/nexys_digilent_llrf/llrf3p0_digitizer/llrf3p0_digitizer.srcs/sources_1/new/mp2iq_reg_new.vhd:22]
	Parameter n bound to: 26 - type: integer 
	Parameter n bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'shift_by_m' declared at 'F:/Bachiman_FDrive/Projects/LLRF_EIC/nexys_digilent_llrf/llrf3p0_digitizer/llrf3p0_digitizer.srcs/sources_1/new/shift_by_m.vhd:6' bound to instance 'i_shift' of component 'shift_by_m' [F:/Bachiman_FDrive/Projects/LLRF_EIC/nexys_digilent_llrf/llrf3p0_digitizer/llrf3p0_digitizer.srcs/sources_1/new/mp2iq_reg_new.vhd:48]
INFO: [Synth 8-638] synthesizing module 'shift_by_m' [F:/Bachiman_FDrive/Projects/LLRF_EIC/nexys_digilent_llrf/llrf3p0_digitizer/llrf3p0_digitizer.srcs/sources_1/new/shift_by_m.vhd:13]
	Parameter n bound to: 26 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shift_by_m' (4#1) [F:/Bachiman_FDrive/Projects/LLRF_EIC/nexys_digilent_llrf/llrf3p0_digitizer/llrf3p0_digitizer.srcs/sources_1/new/shift_by_m.vhd:13]
	Parameter n bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'shift_by_m' declared at 'F:/Bachiman_FDrive/Projects/LLRF_EIC/nexys_digilent_llrf/llrf3p0_digitizer/llrf3p0_digitizer.srcs/sources_1/new/shift_by_m.vhd:6' bound to instance 'q_shift' of component 'shift_by_m' [F:/Bachiman_FDrive/Projects/LLRF_EIC/nexys_digilent_llrf/llrf3p0_digitizer/llrf3p0_digitizer.srcs/sources_1/new/mp2iq_reg_new.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'mp2iq_reg_new' (5#1) [F:/Bachiman_FDrive/Projects/LLRF_EIC/nexys_digilent_llrf/llrf3p0_digitizer/llrf3p0_digitizer.srcs/sources_1/new/mp2iq_reg_new.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'mp2iq' (6#1) [F:/Bachiman_FDrive/Projects/LLRF_EIC/nexys_digilent_llrf/llrf3p0_digitizer/llrf3p0_digitizer.srcs/sources_1/new/mp2iq.vhd:20]
INFO: [Synth 8-638] synthesizing module 'noniq_dac186MHz' [F:/Bachiman_FDrive/Projects/LLRF_EIC/nexys_digilent_llrf/llrf3p0_digitizer/llrf3p0_digitizer.srcs/sources_1/new/noniq_dac186MHz.vhd:173]
INFO: [Synth 8-256] done synthesizing module 'noniq_dac186MHz' (7#1) [F:/Bachiman_FDrive/Projects/LLRF_EIC/nexys_digilent_llrf/llrf3p0_digitizer/llrf3p0_digitizer.srcs/sources_1/new/noniq_dac186MHz.vhd:173]
	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-113] binding component instance 'ODDR_inst' to cell 'ODDR' [F:/Bachiman_FDrive/Projects/LLRF_EIC/nexys_digilent_llrf/llrf3p0_digitizer/llrf3p0_digitizer.srcs/sources_1/new/power_enable_sequence.vhd:378]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: FAST - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFDS_inst_dac_i' to cell 'OBUFDS' [F:/Bachiman_FDrive/Projects/LLRF_EIC/nexys_digilent_llrf/llrf3p0_digitizer/llrf3p0_digitizer.srcs/sources_1/new/power_enable_sequence.vhd:392]
	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-113] binding component instance 'ODDR_inst' to cell 'ODDR' [F:/Bachiman_FDrive/Projects/LLRF_EIC/nexys_digilent_llrf/llrf3p0_digitizer/llrf3p0_digitizer.srcs/sources_1/new/power_enable_sequence.vhd:378]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: FAST - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFDS_inst_dac_i' to cell 'OBUFDS' [F:/Bachiman_FDrive/Projects/LLRF_EIC/nexys_digilent_llrf/llrf3p0_digitizer/llrf3p0_digitizer.srcs/sources_1/new/power_enable_sequence.vhd:392]
	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-113] binding component instance 'ODDR_inst' to cell 'ODDR' [F:/Bachiman_FDrive/Projects/LLRF_EIC/nexys_digilent_llrf/llrf3p0_digitizer/llrf3p0_digitizer.srcs/sources_1/new/power_enable_sequence.vhd:378]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: FAST - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFDS_inst_dac_i' to cell 'OBUFDS' [F:/Bachiman_FDrive/Projects/LLRF_EIC/nexys_digilent_llrf/llrf3p0_digitizer/llrf3p0_digitizer.srcs/sources_1/new/power_enable_sequence.vhd:392]
	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-113] binding component instance 'ODDR_inst' to cell 'ODDR' [F:/Bachiman_FDrive/Projects/LLRF_EIC/nexys_digilent_llrf/llrf3p0_digitizer/llrf3p0_digitizer.srcs/sources_1/new/power_enable_sequence.vhd:378]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: FAST - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFDS_inst_dac_i' to cell 'OBUFDS' [F:/Bachiman_FDrive/Projects/LLRF_EIC/nexys_digilent_llrf/llrf3p0_digitizer/llrf3p0_digitizer.srcs/sources_1/new/power_enable_sequence.vhd:392]
	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-113] binding component instance 'ODDR_inst' to cell 'ODDR' [F:/Bachiman_FDrive/Projects/LLRF_EIC/nexys_digilent_llrf/llrf3p0_digitizer/llrf3p0_digitizer.srcs/sources_1/new/power_enable_sequence.vhd:378]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: FAST - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFDS_inst_dac_i' to cell 'OBUFDS' [F:/Bachiman_FDrive/Projects/LLRF_EIC/nexys_digilent_llrf/llrf3p0_digitizer/llrf3p0_digitizer.srcs/sources_1/new/power_enable_sequence.vhd:392]
	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-113] binding component instance 'ODDR_inst' to cell 'ODDR' [F:/Bachiman_FDrive/Projects/LLRF_EIC/nexys_digilent_llrf/llrf3p0_digitizer/llrf3p0_digitizer.srcs/sources_1/new/power_enable_sequence.vhd:378]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: FAST - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFDS_inst_dac_i' to cell 'OBUFDS' [F:/Bachiman_FDrive/Projects/LLRF_EIC/nexys_digilent_llrf/llrf3p0_digitizer/llrf3p0_digitizer.srcs/sources_1/new/power_enable_sequence.vhd:392]
	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-113] binding component instance 'ODDR_inst' to cell 'ODDR' [F:/Bachiman_FDrive/Projects/LLRF_EIC/nexys_digilent_llrf/llrf3p0_digitizer/llrf3p0_digitizer.srcs/sources_1/new/power_enable_sequence.vhd:378]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: FAST - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFDS_inst_dac_i' to cell 'OBUFDS' [F:/Bachiman_FDrive/Projects/LLRF_EIC/nexys_digilent_llrf/llrf3p0_digitizer/llrf3p0_digitizer.srcs/sources_1/new/power_enable_sequence.vhd:392]
	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-113] binding component instance 'ODDR_inst' to cell 'ODDR' [F:/Bachiman_FDrive/Projects/LLRF_EIC/nexys_digilent_llrf/llrf3p0_digitizer/llrf3p0_digitizer.srcs/sources_1/new/power_enable_sequence.vhd:378]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: FAST - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFDS_inst_dac_i' to cell 'OBUFDS' [F:/Bachiman_FDrive/Projects/LLRF_EIC/nexys_digilent_llrf/llrf3p0_digitizer/llrf3p0_digitizer.srcs/sources_1/new/power_enable_sequence.vhd:392]
	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-113] binding component instance 'ODDR_inst' to cell 'ODDR' [F:/Bachiman_FDrive/Projects/LLRF_EIC/nexys_digilent_llrf/llrf3p0_digitizer/llrf3p0_digitizer.srcs/sources_1/new/power_enable_sequence.vhd:378]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: FAST - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFDS_inst_dac_i' to cell 'OBUFDS' [F:/Bachiman_FDrive/Projects/LLRF_EIC/nexys_digilent_llrf/llrf3p0_digitizer/llrf3p0_digitizer.srcs/sources_1/new/power_enable_sequence.vhd:392]
	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-113] binding component instance 'ODDR_inst' to cell 'ODDR' [F:/Bachiman_FDrive/Projects/LLRF_EIC/nexys_digilent_llrf/llrf3p0_digitizer/llrf3p0_digitizer.srcs/sources_1/new/power_enable_sequence.vhd:378]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: FAST - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFDS_inst_dac_i' to cell 'OBUFDS' [F:/Bachiman_FDrive/Projects/LLRF_EIC/nexys_digilent_llrf/llrf3p0_digitizer/llrf3p0_digitizer.srcs/sources_1/new/power_enable_sequence.vhd:392]
	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-113] binding component instance 'ODDR_inst' to cell 'ODDR' [F:/Bachiman_FDrive/Projects/LLRF_EIC/nexys_digilent_llrf/llrf3p0_digitizer/llrf3p0_digitizer.srcs/sources_1/new/power_enable_sequence.vhd:378]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: FAST - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFDS_inst_dac_i' to cell 'OBUFDS' [F:/Bachiman_FDrive/Projects/LLRF_EIC/nexys_digilent_llrf/llrf3p0_digitizer/llrf3p0_digitizer.srcs/sources_1/new/power_enable_sequence.vhd:392]
	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-113] binding component instance 'ODDR_inst' to cell 'ODDR' [F:/Bachiman_FDrive/Projects/LLRF_EIC/nexys_digilent_llrf/llrf3p0_digitizer/llrf3p0_digitizer.srcs/sources_1/new/power_enable_sequence.vhd:378]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: FAST - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFDS_inst_dac_i' to cell 'OBUFDS' [F:/Bachiman_FDrive/Projects/LLRF_EIC/nexys_digilent_llrf/llrf3p0_digitizer/llrf3p0_digitizer.srcs/sources_1/new/power_enable_sequence.vhd:392]
	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-113] binding component instance 'ODDR_inst' to cell 'ODDR' [F:/Bachiman_FDrive/Projects/LLRF_EIC/nexys_digilent_llrf/llrf3p0_digitizer/llrf3p0_digitizer.srcs/sources_1/new/power_enable_sequence.vhd:378]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: FAST - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFDS_inst_dac_i' to cell 'OBUFDS' [F:/Bachiman_FDrive/Projects/LLRF_EIC/nexys_digilent_llrf/llrf3p0_digitizer/llrf3p0_digitizer.srcs/sources_1/new/power_enable_sequence.vhd:392]
	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-113] binding component instance 'ODDR_inst' to cell 'ODDR' [F:/Bachiman_FDrive/Projects/LLRF_EIC/nexys_digilent_llrf/llrf3p0_digitizer/llrf3p0_digitizer.srcs/sources_1/new/power_enable_sequence.vhd:378]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: FAST - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFDS_inst_dac_i' to cell 'OBUFDS' [F:/Bachiman_FDrive/Projects/LLRF_EIC/nexys_digilent_llrf/llrf3p0_digitizer/llrf3p0_digitizer.srcs/sources_1/new/power_enable_sequence.vhd:392]
	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-113] binding component instance 'ODDR_inst_dci' to cell 'ODDR' [F:/Bachiman_FDrive/Projects/LLRF_EIC/nexys_digilent_llrf/llrf3p0_digitizer/llrf3p0_digitizer.srcs/sources_1/new/power_enable_sequence.vhd:403]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: FAST - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFDS_inst_dci' to cell 'OBUFDS' [F:/Bachiman_FDrive/Projects/LLRF_EIC/nexys_digilent_llrf/llrf3p0_digitizer/llrf3p0_digitizer.srcs/sources_1/new/power_enable_sequence.vhd:418]
INFO: [Synth 8-4471] merging register 'dacq_reg[dac1q][17:0]' into 'dacq_reg[dac0q][17:0]' [F:/Bachiman_FDrive/Projects/LLRF_EIC/nexys_digilent_llrf/llrf3p0_digitizer/llrf3p0_digitizer.srcs/sources_1/new/power_enable_sequence.vhd:276]
WARNING: [Synth 8-6014] Unused sequential element dacq_reg[dac1q] was removed.  [F:/Bachiman_FDrive/Projects/LLRF_EIC/nexys_digilent_llrf/llrf3p0_digitizer/llrf3p0_digitizer.srcs/sources_1/new/power_enable_sequence.vhd:276]
INFO: [Synth 8-256] done synthesizing module 'llrf3p0_digitizer_top' (8#1) [F:/Bachiman_FDrive/Projects/LLRF_EIC/nexys_digilent_llrf/llrf3p0_digitizer/llrf3p0_digitizer.srcs/sources_1/new/power_enable_sequence.vhd:111]
WARNING: [Synth 8-3331] design llrf3p0_digitizer_top has unconnected port AD9781_sdo
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 903.336 ; gain = 307.668
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 903.336 ; gain = 307.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 903.336 ; gain = 307.668
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.102 . Memory (MB): peak = 903.336 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 31 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/Bachiman_FDrive/Projects/LLRF_EIC/nexys_digilent_llrf/llrf3p0_digitizer/llrf3p0_digitizer.srcs/constrs_1/new/llrf3p0_digitizer_const.xdc]
Finished Parsing XDC File [F:/Bachiman_FDrive/Projects/LLRF_EIC/nexys_digilent_llrf/llrf3p0_digitizer/llrf3p0_digitizer.srcs/constrs_1/new/llrf3p0_digitizer_const.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/Bachiman_FDrive/Projects/LLRF_EIC/nexys_digilent_llrf/llrf3p0_digitizer/llrf3p0_digitizer.srcs/constrs_1/new/llrf3p0_digitizer_const.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/llrf3p0_digitizer_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/llrf3p0_digitizer_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1027.008 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 15 instances were transformed.
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 15 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1027.008 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1027.008 ; gain = 431.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tsbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1027.008 ; gain = 431.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1027.008 ; gain = 431.340
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'lmk03328_i2c'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ad9781'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [F:/Bachiman_FDrive/Projects/LLRF_EIC/nexys_digilent_llrf/llrf3p0_digitizer/llrf3p0_digitizer.srcs/sources_1/new/mp2iq_reg_new.vhd:60]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [F:/Bachiman_FDrive/Projects/LLRF_EIC/nexys_digilent_llrf/llrf3p0_digitizer/llrf3p0_digitizer.srcs/sources_1/new/mp2iq_reg_new.vhd:61]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [F:/Bachiman_FDrive/Projects/LLRF_EIC/nexys_digilent_llrf/llrf3p0_digitizer/llrf3p0_digitizer.srcs/sources_1/new/mp2iq_reg_new.vhd:62]
INFO: [Synth 8-4471] merging register 'q_reg[pwr_sync]' into 'q_reg[pwr_en]' [F:/Bachiman_FDrive/Projects/LLRF_EIC/nexys_digilent_llrf/llrf3p0_digitizer/llrf3p0_digitizer.srcs/sources_1/new/power_enable_sequence.vhd:200]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                         00000001 |                             0000
               data_load |                         00001000 |                             0001
                scl_high |                         01000000 |                             0010
                 scl_low |                         10000000 |                             0011
               bit_check |                         00100000 |                             0100
               reg_check |                         00010000 |                             0101
               stat_done |                         00000010 |                             1000
                stop_reg |                         00000100 |                             0110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'lmk03328_i2c'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                        000010000 |                             0000
                 cs_high |                        000100000 |                             0001
               load_data |                        000001000 |                             0010
                  cs_low |                        000000001 |                             0011
               sclk_high |                        000000010 |                             0100
                sclk_low |                        000000100 |                             0101
               check_bit |                        100000000 |                             0110
               check_reg |                        001000000 |                             0111
             config_done |                        010000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'ad9781'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 1027.008 ; gain = 431.340
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
	   3 Input     26 Bit       Adders := 72    
	   2 Input     17 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               42 Bit    Registers := 2     
	               41 Bit    Registers := 2     
	               34 Bit    Registers := 4     
	               28 Bit    Registers := 1     
	               27 Bit    Registers := 1     
	               26 Bit    Registers := 186   
	               25 Bit    Registers := 2     
	               18 Bit    Registers := 5     
	               17 Bit    Registers := 3     
	               16 Bit    Registers := 23    
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 16    
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 2     
	   2 Input     26 Bit        Muxes := 55    
	   2 Input     18 Bit        Muxes := 6     
	   2 Input     16 Bit        Muxes := 23    
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   9 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 7     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module llrf3p0_digitizer_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 3     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module lmk03328_i2c 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               28 Bit    Registers := 1     
	               27 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module ad9781 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   9 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 1     
Module mp2iq_init_new 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 4     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
Module mp2iq_reg_new 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     26 Bit       Adders := 4     
+---Registers : 
	               26 Bit    Registers := 10    
+---Muxes : 
	   2 Input     26 Bit        Muxes := 3     
Module mp2iq 
Detailed RTL Component Info : 
+---Registers : 
	               42 Bit    Registers := 2     
	               41 Bit    Registers := 2     
	               26 Bit    Registers := 2     
	               25 Bit    Registers := 2     
	               18 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 6     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module noniq_dac186MHz 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               34 Bit    Registers := 2     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 8     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 11    
	   2 Input     15 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP i_mul_pip_reg, operation Mode is: (C or 0)+A2*B.
DSP Report: register i_mul_pip_reg is absorbed into DSP i_mul_pip_reg.
DSP Report: register i_mul_pip_reg is absorbed into DSP i_mul_pip_reg.
DSP Report: operator i_mul_d is absorbed into DSP i_mul_pip_reg.
DSP Report: operator i_mul_d is absorbed into DSP i_mul_pip_reg.
DSP Report: Generating DSP q_mul_pip_reg, operation Mode is: (C or 0)+A2*B.
DSP Report: register q_mul_pip_reg is absorbed into DSP q_mul_pip_reg.
DSP Report: register q_mul_pip_reg is absorbed into DSP q_mul_pip_reg.
DSP Report: operator q_mul_d is absorbed into DSP q_mul_pip_reg.
DSP Report: operator q_mul_d is absorbed into DSP q_mul_pip_reg.
DSP Report: Generating DSP noniq_dac_186mhz_inst0/q_mul_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register noniq_dac_186mhz_inst0/q_in_pip_reg is absorbed into DSP noniq_dac_186mhz_inst0/q_mul_reg_reg.
DSP Report: register noniq_dac_186mhz_inst0/q_in_q_reg is absorbed into DSP noniq_dac_186mhz_inst0/q_mul_reg_reg.
DSP Report: register noniq_dac_186mhz_inst0/q_mul_reg is absorbed into DSP noniq_dac_186mhz_inst0/q_mul_reg_reg.
DSP Report: register noniq_dac_186mhz_inst0/q_mul_reg_reg is absorbed into DSP noniq_dac_186mhz_inst0/q_mul_reg_reg.
DSP Report: register noniq_dac_186mhz_inst0/q_mul_pip_reg is absorbed into DSP noniq_dac_186mhz_inst0/q_mul_reg_reg.
DSP Report: operator noniq_dac_186mhz_inst0/q_mul_d is absorbed into DSP noniq_dac_186mhz_inst0/q_mul_reg_reg.
DSP Report: Generating DSP noniq_dac_186mhz_inst0/i_mul_reg_reg, operation Mode is: (A2*B'')'.
DSP Report: register noniq_dac_186mhz_inst0/i_in_pip_reg is absorbed into DSP noniq_dac_186mhz_inst0/i_mul_reg_reg.
DSP Report: register noniq_dac_186mhz_inst0/i_in_q_reg is absorbed into DSP noniq_dac_186mhz_inst0/i_mul_reg_reg.
DSP Report: register noniq_dac_186mhz_inst0/i_mul_reg is absorbed into DSP noniq_dac_186mhz_inst0/i_mul_reg_reg.
DSP Report: register noniq_dac_186mhz_inst0/i_mul_reg_reg is absorbed into DSP noniq_dac_186mhz_inst0/i_mul_reg_reg.
DSP Report: register noniq_dac_186mhz_inst0/i_mul_pip_reg is absorbed into DSP noniq_dac_186mhz_inst0/i_mul_reg_reg.
DSP Report: operator noniq_dac_186mhz_inst0/i_mul_d is absorbed into DSP noniq_dac_186mhz_inst0/i_mul_reg_reg.
DSP Report: Generating DSP noniq_dac_186mhz_inst1/q_mul_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register noniq_dac_186mhz_inst1/q_in_pip_reg is absorbed into DSP noniq_dac_186mhz_inst1/q_mul_reg_reg.
DSP Report: register noniq_dac_186mhz_inst1/q_in_q_reg is absorbed into DSP noniq_dac_186mhz_inst1/q_mul_reg_reg.
DSP Report: register dacq_reg[sin_lut] is absorbed into DSP noniq_dac_186mhz_inst1/q_mul_reg_reg.
DSP Report: register noniq_dac_186mhz_inst1/q_mul_reg is absorbed into DSP noniq_dac_186mhz_inst1/q_mul_reg_reg.
DSP Report: register noniq_dac_186mhz_inst1/q_mul_reg_reg is absorbed into DSP noniq_dac_186mhz_inst1/q_mul_reg_reg.
DSP Report: register noniq_dac_186mhz_inst1/q_mul_pip_reg is absorbed into DSP noniq_dac_186mhz_inst1/q_mul_reg_reg.
DSP Report: operator noniq_dac_186mhz_inst1/q_mul_d is absorbed into DSP noniq_dac_186mhz_inst1/q_mul_reg_reg.
DSP Report: Generating DSP noniq_dac_186mhz_inst1/i_mul_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register noniq_dac_186mhz_inst1/i_in_pip_reg is absorbed into DSP noniq_dac_186mhz_inst1/i_mul_reg_reg.
DSP Report: register noniq_dac_186mhz_inst1/i_in_q_reg is absorbed into DSP noniq_dac_186mhz_inst1/i_mul_reg_reg.
DSP Report: register dacq_reg[cos_lut] is absorbed into DSP noniq_dac_186mhz_inst1/i_mul_reg_reg.
DSP Report: register noniq_dac_186mhz_inst1/i_mul_reg is absorbed into DSP noniq_dac_186mhz_inst1/i_mul_reg_reg.
DSP Report: register noniq_dac_186mhz_inst1/i_mul_reg_reg is absorbed into DSP noniq_dac_186mhz_inst1/i_mul_reg_reg.
DSP Report: register noniq_dac_186mhz_inst1/i_mul_pip_reg is absorbed into DSP noniq_dac_186mhz_inst1/i_mul_reg_reg.
DSP Report: operator noniq_dac_186mhz_inst1/i_mul_d is absorbed into DSP noniq_dac_186mhz_inst1/i_mul_reg_reg.
WARNING: [Synth 8-3331] design llrf3p0_digitizer_top has unconnected port AD9781_sdo
INFO: [Synth 8-3886] merging instance 'dac_lut_cordic/mp2iq_reg_gen/a_reg[0]' (FDCE) to 'dac_lut_cordic/mp2iq_reg_gen/i_reg[25]'
INFO: [Synth 8-3886] merging instance 'dac_lut_cordic/mp2iq_reg_gen/a_reg[1]' (FDCE) to 'dac_lut_cordic/mp2iq_reg_gen/i_reg[25]'
INFO: [Synth 8-3886] merging instance 'dac_lut_cordic/mp2iq_reg_gen/a_reg[2]' (FDCE) to 'dac_lut_cordic/mp2iq_reg_gen/i_reg[25]'
INFO: [Synth 8-3886] merging instance 'dac_lut_cordic/mp2iq_reg_gen/a_reg[3]' (FDCE) to 'dac_lut_cordic/mp2iq_reg_gen/i_reg[25]'
INFO: [Synth 8-3886] merging instance 'dac_lut_cordic/mp2iq_reg_gen/a_reg[4]' (FDCE) to 'dac_lut_cordic/mp2iq_reg_gen/i_reg[25]'
INFO: [Synth 8-3886] merging instance 'dac_lut_cordic/mp2iq_reg_gen/a_reg[5]' (FDCE) to 'dac_lut_cordic/mp2iq_reg_gen/i_reg[25]'
INFO: [Synth 8-3886] merging instance 'dac_lut_cordic/mp2iq_reg_gen/a_reg[6]' (FDCE) to 'dac_lut_cordic/mp2iq_reg_gen/i_reg[25]'
INFO: [Synth 8-3886] merging instance 'dac_lut_cordic/mp2iq_reg_gen/a_reg[7]' (FDCE) to 'dac_lut_cordic/mp2iq_reg_gen/i_reg[25]'
INFO: [Synth 8-3886] merging instance 'dac_lut_cordic/mp2iq_reg_gen/a_reg[8]' (FDCE) to 'dac_lut_cordic/mp2iq_reg_gen/i_reg[25]'
INFO: [Synth 8-3886] merging instance 'dac_lut_cordic/mp2iq_reg_gen/a_reg[9]' (FDCE) to 'dac_lut_cordic/mp2iq_reg_gen/i_reg[25]'
INFO: [Synth 8-3886] merging instance 'dac_lut_cordic/mp2iq_reg_gen/a_reg[10]' (FDCE) to 'dac_lut_cordic/mp2iq_reg_gen/i_reg[25]'
INFO: [Synth 8-3886] merging instance 'dac_lut_cordic/mp2iq_reg_gen/a_reg[11]' (FDCE) to 'dac_lut_cordic/mp2iq_reg_gen/i_reg[25]'
INFO: [Synth 8-3886] merging instance 'dac_lut_cordic/mp2iq_reg_gen/a_reg[12]' (FDCE) to 'dac_lut_cordic/mp2iq_reg_gen/i_reg[25]'
INFO: [Synth 8-3886] merging instance 'dac_lut_cordic/mp2iq_reg_gen/a_reg[13]' (FDCE) to 'dac_lut_cordic/mp2iq_reg_gen/i_reg[25]'
INFO: [Synth 8-3886] merging instance 'dac_lut_cordic/mp2iq_reg_gen/a_reg[14]' (FDCE) to 'dac_lut_cordic/mp2iq_reg_gen/i_reg[25]'
INFO: [Synth 8-3886] merging instance 'dac_lut_cordic/mp2iq_reg_gen/a_reg[15]' (FDCE) to 'dac_lut_cordic/mp2iq_reg_gen/i_reg[25]'
INFO: [Synth 8-3886] merging instance 'dac_lut_cordic/mp2iq_reg_gen/a_reg[16]' (FDCE) to 'dac_lut_cordic/mp2iq_reg_gen/i_reg[25]'
INFO: [Synth 8-3886] merging instance 'dac_lut_cordic/mp2iq_reg_gen/a_reg[17]' (FDCE) to 'dac_lut_cordic/mp2iq_reg_gen/i_reg[25]'
INFO: [Synth 8-3886] merging instance 'dac_lut_cordic/mp2iq_reg_gen/a_reg[18]' (FDCE) to 'dac_lut_cordic/mp2iq_reg_gen/i_reg[25]'
INFO: [Synth 8-3886] merging instance 'dac_lut_cordic/mp2iq_reg_gen/a_reg[19]' (FDCE) to 'dac_lut_cordic/mp2iq_reg_gen/i_reg[25]'
INFO: [Synth 8-3886] merging instance 'dac_lut_cordic/mp2iq_reg_gen/a_reg[20]' (FDCE) to 'dac_lut_cordic/mp2iq_reg_gen/i_reg[25]'
INFO: [Synth 8-3886] merging instance 'dac_lut_cordic/mp2iq_reg_gen/a_reg[21]' (FDCE) to 'dac_lut_cordic/mp2iq_reg_gen/i_reg[25]'
INFO: [Synth 8-3886] merging instance 'dac_lut_cordic/mp2iq_reg_gen/a_reg[22]' (FDCE) to 'dac_lut_cordic/mp2iq_reg_gen/i_reg[25]'
INFO: [Synth 8-3886] merging instance 'dac_lut_cordic/mp2iq_reg_gen/a_reg[23]' (FDCE) to 'dac_lut_cordic/mp2iq_reg_gen/i_reg[25]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (dac_lut_cordic/mp2iq_reg_gen/\a_reg[24] )
INFO: [Synth 8-3886] merging instance 'dac_lut_cordic/mp2iq_reg_gen/a_reg[25]' (FDCE) to 'dac_lut_cordic/mp2iq_reg_gen/q_reg[23]'
INFO: [Synth 8-3886] merging instance 'dac_lut_cordic/mp2iq_reg_gen/p_reg[25]' (FDCE) to 'dac_lut_cordic/mp2iq_reg_gen/q_reg[23]'
INFO: [Synth 8-3886] merging instance 'dac_lut_cordic/mp2iq_reg_gen/q_reg[1]' (FDCE) to 'dac_lut_cordic/mp2iq_reg_gen/q_reg[2]'
INFO: [Synth 8-3886] merging instance 'dac_lut_cordic/mp2iq_reg_gen/q_reg[2]' (FDCE) to 'dac_lut_cordic/mp2iq_reg_gen/q_reg[3]'
INFO: [Synth 8-3886] merging instance 'dac_lut_cordic/mp2iq_reg_gen/q_reg[3]' (FDCE) to 'dac_lut_cordic/mp2iq_reg_gen/q_reg[4]'
INFO: [Synth 8-3886] merging instance 'dac_lut_cordic/mp2iq_reg_gen/q_reg[4]' (FDCE) to 'dac_lut_cordic/mp2iq_reg_gen/q_reg[5]'
INFO: [Synth 8-3886] merging instance 'dac_lut_cordic/mp2iq_reg_gen/q_reg[7]' (FDCE) to 'dac_lut_cordic/mp2iq_reg_gen/q_reg[8]'
INFO: [Synth 8-3886] merging instance 'dac_lut_cordic/mp2iq_reg_gen/q_reg[8]' (FDCE) to 'dac_lut_cordic/mp2iq_reg_gen/q_reg[9]'
INFO: [Synth 8-3886] merging instance 'dac_lut_cordic/mp2iq_reg_gen/q_reg[9]' (FDCE) to 'dac_lut_cordic/mp2iq_reg_gen/q_reg[10]'
INFO: [Synth 8-3886] merging instance 'dac_lut_cordic/mp2iq_reg_gen/q_reg[10]' (FDCE) to 'dac_lut_cordic/mp2iq_reg_gen/q_reg[11]'
INFO: [Synth 8-3886] merging instance 'dac_lut_cordic/mp2iq_reg_gen/q_reg[11]' (FDCE) to 'dac_lut_cordic/mp2iq_reg_gen/q_reg[12]'
INFO: [Synth 8-3886] merging instance 'dac_lut_cordic/mp2iq_reg_gen/q_reg[12]' (FDCE) to 'dac_lut_cordic/mp2iq_reg_gen/q_reg[13]'
INFO: [Synth 8-3886] merging instance 'dac_lut_cordic/mp2iq_reg_gen/q_reg[13]' (FDCE) to 'dac_lut_cordic/mp2iq_reg_gen/q_reg[14]'
INFO: [Synth 8-3886] merging instance 'dac_lut_cordic/mp2iq_reg_gen/q_reg[14]' (FDCE) to 'dac_lut_cordic/mp2iq_reg_gen/q_reg[15]'
INFO: [Synth 8-3886] merging instance 'dac_lut_cordic/mp2iq_reg_gen/q_reg[15]' (FDCE) to 'dac_lut_cordic/mp2iq_reg_gen/q_reg[16]'
INFO: [Synth 8-3886] merging instance 'dac_lut_cordic/mp2iq_reg_gen/q_reg[16]' (FDCE) to 'dac_lut_cordic/mp2iq_reg_gen/q_reg[17]'
INFO: [Synth 8-3886] merging instance 'dac_lut_cordic/mp2iq_reg_gen/q_reg[17]' (FDCE) to 'dac_lut_cordic/mp2iq_reg_gen/q_reg[18]'
INFO: [Synth 8-3886] merging instance 'dac_lut_cordic/mp2iq_reg_gen/q_reg[18]' (FDCE) to 'dac_lut_cordic/mp2iq_reg_gen/q_reg[19]'
INFO: [Synth 8-3886] merging instance 'dac_lut_cordic/mp2iq_reg_gen/q_reg[19]' (FDCE) to 'dac_lut_cordic/mp2iq_reg_gen/q_reg[20]'
INFO: [Synth 8-3886] merging instance 'dac_lut_cordic/mp2iq_reg_gen/q_reg[20]' (FDCE) to 'dac_lut_cordic/mp2iq_reg_gen/q_reg[21]'
INFO: [Synth 8-3886] merging instance 'dac_lut_cordic/mp2iq_reg_gen/q_reg[21]' (FDCE) to 'dac_lut_cordic/mp2iq_reg_gen/q_reg[22]'
INFO: [Synth 8-3886] merging instance 'dac_lut_cordic/mp2iq_reg_gen/q_reg[23]' (FDCE) to 'dac_lut_cordic/mp2iq_reg_gen/q_reg[24]'
INFO: [Synth 8-3886] merging instance 'dac_lut_cordic/mp2iq_reg_gen/q_reg[24]' (FDCE) to 'dac_lut_cordic/mp2iq_reg_gen/q_reg[25]'
INFO: [Synth 8-3886] merging instance 'dac_lut_cordic/mp2iq_reg_gen/i_reg[0]' (FDCE) to 'dac_lut_cordic/mp2iq_reg_gen/i_reg[25]'
INFO: [Synth 8-3886] merging instance 'dac_lut_cordic/mp2iq_reg_gen/i_reg[1]' (FDCE) to 'dac_lut_cordic/mp2iq_reg_gen/i_reg[25]'
INFO: [Synth 8-3886] merging instance 'dac_lut_cordic/mp2iq_reg_gen/i_reg[2]' (FDCE) to 'dac_lut_cordic/mp2iq_reg_gen/i_reg[25]'
INFO: [Synth 8-3886] merging instance 'dac_lut_cordic/mp2iq_reg_gen/i_reg[3]' (FDCE) to 'dac_lut_cordic/mp2iq_reg_gen/i_reg[25]'
INFO: [Synth 8-3886] merging instance 'dac_lut_cordic/mp2iq_reg_gen/i_reg[4]' (FDCE) to 'dac_lut_cordic/mp2iq_reg_gen/i_reg[25]'
INFO: [Synth 8-3886] merging instance 'dac_lut_cordic/mp2iq_reg_gen/i_reg[5]' (FDCE) to 'dac_lut_cordic/mp2iq_reg_gen/i_reg[25]'
INFO: [Synth 8-3886] merging instance 'dac_lut_cordic/mp2iq_reg_gen/i_reg[6]' (FDCE) to 'dac_lut_cordic/mp2iq_reg_gen/i_reg[25]'
INFO: [Synth 8-3886] merging instance 'dac_lut_cordic/mp2iq_reg_gen/i_reg[7]' (FDCE) to 'dac_lut_cordic/mp2iq_reg_gen/i_reg[25]'
INFO: [Synth 8-3886] merging instance 'dac_lut_cordic/mp2iq_reg_gen/i_reg[8]' (FDCE) to 'dac_lut_cordic/mp2iq_reg_gen/i_reg[25]'
INFO: [Synth 8-3886] merging instance 'dac_lut_cordic/mp2iq_reg_gen/i_reg[9]' (FDCE) to 'dac_lut_cordic/mp2iq_reg_gen/i_reg[25]'
INFO: [Synth 8-3886] merging instance 'dac_lut_cordic/mp2iq_reg_gen/i_reg[10]' (FDCE) to 'dac_lut_cordic/mp2iq_reg_gen/i_reg[25]'
INFO: [Synth 8-3886] merging instance 'dac_lut_cordic/mp2iq_reg_gen/i_reg[11]' (FDCE) to 'dac_lut_cordic/mp2iq_reg_gen/i_reg[25]'
INFO: [Synth 8-3886] merging instance 'dac_lut_cordic/mp2iq_reg_gen/i_reg[12]' (FDCE) to 'dac_lut_cordic/mp2iq_reg_gen/i_reg[25]'
INFO: [Synth 8-3886] merging instance 'dac_lut_cordic/mp2iq_reg_gen/i_reg[13]' (FDCE) to 'dac_lut_cordic/mp2iq_reg_gen/i_reg[25]'
INFO: [Synth 8-3886] merging instance 'dac_lut_cordic/mp2iq_reg_gen/i_reg[14]' (FDCE) to 'dac_lut_cordic/mp2iq_reg_gen/i_reg[25]'
INFO: [Synth 8-3886] merging instance 'dac_lut_cordic/mp2iq_reg_gen/i_reg[15]' (FDCE) to 'dac_lut_cordic/mp2iq_reg_gen/i_reg[25]'
INFO: [Synth 8-3886] merging instance 'dac_lut_cordic/mp2iq_reg_gen/i_reg[16]' (FDCE) to 'dac_lut_cordic/mp2iq_reg_gen/i_reg[25]'
INFO: [Synth 8-3886] merging instance 'dac_lut_cordic/mp2iq_reg_gen/i_reg[17]' (FDCE) to 'dac_lut_cordic/mp2iq_reg_gen/i_reg[25]'
INFO: [Synth 8-3886] merging instance 'dac_lut_cordic/mp2iq_reg_gen/i_reg[18]' (FDCE) to 'dac_lut_cordic/mp2iq_reg_gen/i_reg[25]'
INFO: [Synth 8-3886] merging instance 'dac_lut_cordic/mp2iq_reg_gen/i_reg[19]' (FDCE) to 'dac_lut_cordic/mp2iq_reg_gen/i_reg[25]'
INFO: [Synth 8-3886] merging instance 'dac_lut_cordic/mp2iq_reg_gen/i_reg[20]' (FDCE) to 'dac_lut_cordic/mp2iq_reg_gen/i_reg[25]'
INFO: [Synth 8-3886] merging instance 'dac_lut_cordic/mp2iq_reg_gen/i_reg[21]' (FDCE) to 'dac_lut_cordic/mp2iq_reg_gen/i_reg[25]'
INFO: [Synth 8-3886] merging instance 'dac_lut_cordic/mp2iq_reg_gen/i_reg[22]' (FDCE) to 'dac_lut_cordic/mp2iq_reg_gen/i_reg[25]'
INFO: [Synth 8-3886] merging instance 'dac_lut_cordic/mp2iq_reg_gen/i_reg[23]' (FDCE) to 'dac_lut_cordic/mp2iq_reg_gen/i_reg[25]'
INFO: [Synth 8-3886] merging instance 'dac_lut_cordic/mp2iq_reg_gen/i_reg[24]' (FDCE) to 'dac_lut_cordic/mp2iq_reg_gen/i_reg[25]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dac_lut_cordic/mp2iq_reg_gen/\i_reg[25] )
INFO: [Synth 8-3886] merging instance 'dac_lut_cordic/cordic_gain_reg[0]' (FDRE) to 'dac_lut_cordic/cordic_gain_reg[2]'
INFO: [Synth 8-3886] merging instance 'dac_lut_cordic/cordic_gain_reg[1]' (FDRE) to 'dac_lut_cordic/cordic_gain_reg[3]'
INFO: [Synth 8-3886] merging instance 'dac_lut_cordic/cordic_gain_reg[2]' (FDRE) to 'dac_lut_cordic/cordic_gain_reg[6]'
INFO: [Synth 8-3886] merging instance 'dac_lut_cordic/cordic_gain_reg[3]' (FDRE) to 'dac_lut_cordic/cordic_gain_reg[4]'
INFO: [Synth 8-3886] merging instance 'dac_lut_cordic/cordic_gain_reg[4]' (FDRE) to 'dac_lut_cordic/cordic_gain_reg[5]'
INFO: [Synth 8-3886] merging instance 'dac_lut_cordic/cordic_gain_reg[5]' (FDRE) to 'dac_lut_cordic/cordic_gain_reg[7]'
INFO: [Synth 8-3886] merging instance 'dac_lut_cordic/cordic_gain_reg[6]' (FDRE) to 'dac_lut_cordic/cordic_gain_reg[9]'
INFO: [Synth 8-3886] merging instance 'dac_lut_cordic/cordic_gain_reg[7]' (FDRE) to 'dac_lut_cordic/cordic_gain_reg[8]'
INFO: [Synth 8-3886] merging instance 'dac_lut_cordic/cordic_gain_reg[8]' (FDRE) to 'dac_lut_cordic/cordic_gain_reg[10]'
INFO: [Synth 8-3886] merging instance 'dac_lut_cordic/cordic_gain_reg[9]' (FDRE) to 'dac_lut_cordic/cordic_gain_reg[12]'
INFO: [Synth 8-3886] merging instance 'dac_lut_cordic/cordic_gain_reg[10]' (FDRE) to 'dac_lut_cordic/cordic_gain_reg[11]'
INFO: [Synth 8-3886] merging instance 'dac_lut_cordic/cordic_gain_reg[11]' (FDRE) to 'dac_lut_cordic/cordic_gain_reg[14]'
INFO: [Synth 8-3886] merging instance 'dac_lut_cordic/cordic_gain_reg[12]' (FDRE) to 'dac_lut_cordic/cordic_gain_reg[13]'
INFO: [Synth 8-3886] merging instance 'dac_lut_cordic/cordic_gain_reg[13]' (FDRE) to 'dac_lut_cordic/cordic_gain_reg[15]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (dac_lut_cordic/\cordic_gain_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dac_lut_cordic/\cordic_gain_reg[15] )
INFO: [Synth 8-3886] merging instance 'dacq_reg[dac0i][0]' (FD) to 'dacq_reg[dac1i][2]'
INFO: [Synth 8-3886] merging instance 'dacq_reg[dac0i][1]' (FD) to 'dacq_reg[dac1i][2]'
INFO: [Synth 8-3886] merging instance 'dacq_reg[dac1i][2]' (FD) to 'dacq_reg[dac0i][2]'
INFO: [Synth 8-3886] merging instance 'dacq_reg[dac1i][1]' (FD) to 'dacq_reg[dac0i][2]'
INFO: [Synth 8-3886] merging instance 'dacq_reg[dac1i][0]' (FD) to 'dacq_reg[dac0i][2]'
INFO: [Synth 8-3886] merging instance 'dacq_reg[dac1i][3]' (FD) to 'dacq_reg[dac0i][2]'
INFO: [Synth 8-3886] merging instance 'dacq_reg[dac1i][4]' (FD) to 'dacq_reg[dac0i][2]'
INFO: [Synth 8-3886] merging instance 'dacq_reg[dac1i][5]' (FD) to 'dacq_reg[dac0i][2]'
INFO: [Synth 8-3886] merging instance 'dacq_reg[dac1i][6]' (FD) to 'dacq_reg[dac0i][2]'
INFO: [Synth 8-3886] merging instance 'dacq_reg[dac1i][7]' (FD) to 'dacq_reg[dac0i][2]'
INFO: [Synth 8-3886] merging instance 'dacq_reg[dac1i][8]' (FD) to 'dacq_reg[dac0i][2]'
INFO: [Synth 8-3886] merging instance 'dacq_reg[dac1i][9]' (FD) to 'dacq_reg[dac0i][2]'
INFO: [Synth 8-3886] merging instance 'dacq_reg[dac1i][10]' (FD) to 'dacq_reg[dac0i][2]'
INFO: [Synth 8-3886] merging instance 'dacq_reg[dac1i][11]' (FD) to 'dacq_reg[dac0i][2]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dacq_reg[dac0q][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\q_reg[gpio_led][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\q_reg[set_vadj][0] )
WARNING: [Synth 8-3332] Sequential element (ad9781_inst/FSM_onehot_state_reg[7]) is unused and will be removed from module llrf3p0_digitizer_top.
WARNING: [Synth 8-3332] Sequential element (i_mul_pip_reg) is unused and will be removed from module mp2iq.
WARNING: [Synth 8-3332] Sequential element (i_mul_pip1_reg) is unused and will be removed from module mp2iq.
WARNING: [Synth 8-3332] Sequential element (i_mul_pip1_reg[20]) is unused and will be removed from module mp2iq.
WARNING: [Synth 8-3332] Sequential element (i_mul_pip1_reg[19]) is unused and will be removed from module mp2iq.
WARNING: [Synth 8-3332] Sequential element (i_mul_pip1_reg[18]) is unused and will be removed from module mp2iq.
WARNING: [Synth 8-3332] Sequential element (i_mul_pip1_reg[17]) is unused and will be removed from module mp2iq.
WARNING: [Synth 8-3332] Sequential element (i_mul_pip1_reg[16]) is unused and will be removed from module mp2iq.
WARNING: [Synth 8-3332] Sequential element (i_mul_pip1_reg[15]) is unused and will be removed from module mp2iq.
WARNING: [Synth 8-3332] Sequential element (i_mul_pip1_reg[14]) is unused and will be removed from module mp2iq.
WARNING: [Synth 8-3332] Sequential element (i_mul_pip1_reg[13]) is unused and will be removed from module mp2iq.
WARNING: [Synth 8-3332] Sequential element (i_mul_pip1_reg[12]) is unused and will be removed from module mp2iq.
WARNING: [Synth 8-3332] Sequential element (i_mul_pip1_reg[11]) is unused and will be removed from module mp2iq.
WARNING: [Synth 8-3332] Sequential element (i_mul_pip1_reg[10]) is unused and will be removed from module mp2iq.
WARNING: [Synth 8-3332] Sequential element (i_mul_pip1_reg[9]) is unused and will be removed from module mp2iq.
WARNING: [Synth 8-3332] Sequential element (i_mul_pip1_reg[8]) is unused and will be removed from module mp2iq.
WARNING: [Synth 8-3332] Sequential element (i_mul_pip1_reg[7]) is unused and will be removed from module mp2iq.
WARNING: [Synth 8-3332] Sequential element (i_mul_pip1_reg[6]) is unused and will be removed from module mp2iq.
WARNING: [Synth 8-3332] Sequential element (i_mul_pip1_reg[5]) is unused and will be removed from module mp2iq.
WARNING: [Synth 8-3332] Sequential element (i_mul_pip1_reg[4]) is unused and will be removed from module mp2iq.
WARNING: [Synth 8-3332] Sequential element (i_mul_pip1_reg[3]) is unused and will be removed from module mp2iq.
WARNING: [Synth 8-3332] Sequential element (i_mul_pip1_reg[2]) is unused and will be removed from module mp2iq.
WARNING: [Synth 8-3332] Sequential element (i_mul_pip1_reg[1]) is unused and will be removed from module mp2iq.
WARNING: [Synth 8-3332] Sequential element (q_mul_pip_reg) is unused and will be removed from module mp2iq.
WARNING: [Synth 8-3332] Sequential element (q_mul_pip1_reg) is unused and will be removed from module mp2iq.
WARNING: [Synth 8-3332] Sequential element (q_mul_pip1_reg[20]) is unused and will be removed from module mp2iq.
WARNING: [Synth 8-3332] Sequential element (q_mul_pip1_reg[19]) is unused and will be removed from module mp2iq.
WARNING: [Synth 8-3332] Sequential element (q_mul_pip1_reg[18]) is unused and will be removed from module mp2iq.
WARNING: [Synth 8-3332] Sequential element (q_mul_pip1_reg[17]) is unused and will be removed from module mp2iq.
WARNING: [Synth 8-3332] Sequential element (q_mul_pip1_reg[16]) is unused and will be removed from module mp2iq.
WARNING: [Synth 8-3332] Sequential element (q_mul_pip1_reg[15]) is unused and will be removed from module mp2iq.
WARNING: [Synth 8-3332] Sequential element (q_mul_pip1_reg[14]) is unused and will be removed from module mp2iq.
WARNING: [Synth 8-3332] Sequential element (q_mul_pip1_reg[13]) is unused and will be removed from module mp2iq.
WARNING: [Synth 8-3332] Sequential element (q_mul_pip1_reg[12]) is unused and will be removed from module mp2iq.
WARNING: [Synth 8-3332] Sequential element (q_mul_pip1_reg[11]) is unused and will be removed from module mp2iq.
WARNING: [Synth 8-3332] Sequential element (q_mul_pip1_reg[10]) is unused and will be removed from module mp2iq.
WARNING: [Synth 8-3332] Sequential element (q_mul_pip1_reg[9]) is unused and will be removed from module mp2iq.
WARNING: [Synth 8-3332] Sequential element (q_mul_pip1_reg[8]) is unused and will be removed from module mp2iq.
WARNING: [Synth 8-3332] Sequential element (q_mul_pip1_reg[7]) is unused and will be removed from module mp2iq.
WARNING: [Synth 8-3332] Sequential element (q_mul_pip1_reg[6]) is unused and will be removed from module mp2iq.
WARNING: [Synth 8-3332] Sequential element (q_mul_pip1_reg[5]) is unused and will be removed from module mp2iq.
WARNING: [Synth 8-3332] Sequential element (q_mul_pip1_reg[4]) is unused and will be removed from module mp2iq.
WARNING: [Synth 8-3332] Sequential element (q_mul_pip1_reg[3]) is unused and will be removed from module mp2iq.
WARNING: [Synth 8-3332] Sequential element (q_mul_pip1_reg[2]) is unused and will be removed from module mp2iq.
WARNING: [Synth 8-3332] Sequential element (q_mul_pip1_reg[1]) is unused and will be removed from module mp2iq.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dac_lut_cordic/mp2iq_reg_gen/\q_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (dac_lut_cordic/mp2iq_reg_gen/\q_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (dac_lut_cordic/\mp2iq_reg_gen_i[0].mp2iq_single_reg_i /\q_q_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dac_lut_cordic/\mp2iq_reg_gen_i[0].mp2iq_single_reg_i /\i_q_reg[25] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (dac_lut_cordic/\mp2iq_reg_gen_i[1].mp2iq_single_reg_i /\a_in_q_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dac_lut_cordic/\mp2iq_reg_gen_i[1].mp2iq_single_reg_i /\a_in_q_reg[25] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (dac_lut_cordic/\mp2iq_reg_gen_i[2].mp2iq_single_reg_i /\a_in_q_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dac_lut_cordic/\mp2iq_reg_gen_i[2].mp2iq_single_reg_i /\a_in_q_reg[25] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (dac_lut_cordic/\mp2iq_reg_gen_i[3].mp2iq_single_reg_i /\a_in_q_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dac_lut_cordic/\mp2iq_reg_gen_i[3].mp2iq_single_reg_i /\a_in_q_reg[25] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (dac_lut_cordic/\mp2iq_reg_gen_i[4].mp2iq_single_reg_i /\a_in_q_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dac_lut_cordic/\mp2iq_reg_gen_i[4].mp2iq_single_reg_i /\a_in_q_reg[25] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (dac_lut_cordic/\mp2iq_reg_gen_i[5].mp2iq_single_reg_i /\a_in_q_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dac_lut_cordic/\mp2iq_reg_gen_i[5].mp2iq_single_reg_i /\a_in_q_reg[25] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (dac_lut_cordic/\mp2iq_reg_gen_i[6].mp2iq_single_reg_i /\a_in_q_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dac_lut_cordic/\mp2iq_reg_gen_i[6].mp2iq_single_reg_i /\a_in_q_reg[25] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (dac_lut_cordic/\mp2iq_reg_gen_i[7].mp2iq_single_reg_i /\a_in_q_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dac_lut_cordic/\mp2iq_reg_gen_i[7].mp2iq_single_reg_i /\a_in_q_reg[25] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (dac_lut_cordic/\mp2iq_reg_gen_i[8].mp2iq_single_reg_i /\a_in_q_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dac_lut_cordic/\mp2iq_reg_gen_i[8].mp2iq_single_reg_i /\a_in_q_reg[25] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (dac_lut_cordic/\mp2iq_reg_gen_i[9].mp2iq_single_reg_i /\a_in_q_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dac_lut_cordic/\mp2iq_reg_gen_i[9].mp2iq_single_reg_i /\a_in_q_reg[25] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (dac_lut_cordic/\mp2iq_reg_gen_i[10].mp2iq_single_reg_i /\a_in_q_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dac_lut_cordic/\mp2iq_reg_gen_i[10].mp2iq_single_reg_i /\a_in_q_reg[25] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (dac_lut_cordic/\mp2iq_reg_gen_i[11].mp2iq_single_reg_i /\a_in_q_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dac_lut_cordic/\mp2iq_reg_gen_i[11].mp2iq_single_reg_i /\a_in_q_reg[25] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (dac_lut_cordic/\mp2iq_reg_gen_i[12].mp2iq_single_reg_i /\a_in_q_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dac_lut_cordic/\mp2iq_reg_gen_i[12].mp2iq_single_reg_i /\a_in_q_reg[25] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (dac_lut_cordic/\mp2iq_reg_gen_i[13].mp2iq_single_reg_i /\a_in_q_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dac_lut_cordic/\mp2iq_reg_gen_i[13].mp2iq_single_reg_i /\a_in_q_reg[25] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (dac_lut_cordic/\mp2iq_reg_gen_i[14].mp2iq_single_reg_i /\a_in_q_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dac_lut_cordic/\mp2iq_reg_gen_i[14].mp2iq_single_reg_i /\a_in_q_reg[25] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (dac_lut_cordic/\mp2iq_reg_gen_i[15].mp2iq_single_reg_i /\a_in_q_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dac_lut_cordic/\mp2iq_reg_gen_i[15].mp2iq_single_reg_i /\a_in_q_reg[25] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (dac_lut_cordic/\mp2iq_reg_gen_i[16].mp2iq_single_reg_i /\a_in_q_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dac_lut_cordic/\mp2iq_reg_gen_i[16].mp2iq_single_reg_i /\a_in_q_reg[25] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (dac_lut_cordic/\mp2iq_reg_gen_i[0].mp2iq_single_reg_i /\a_out_reg[23] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (dac_lut_cordic/\mp2iq_reg_gen_i[1].mp2iq_single_reg_i /\a_out_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (dac_lut_cordic/\mp2iq_reg_gen_i[2].mp2iq_single_reg_i /\a_out_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (dac_lut_cordic/\mp2iq_reg_gen_i[1].mp2iq_single_reg_i /\q_q_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (dac_lut_cordic/\mp2iq_reg_gen_i[2].mp2iq_single_reg_i /\a_q_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (dac_lut_cordic/\mp2iq_reg_gen_i[3].mp2iq_single_reg_i /\a_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (dac_lut_cordic/\mp2iq_reg_gen_i[1].mp2iq_single_reg_i /\i_out_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (dac_lut_cordic/\mp2iq_reg_gen_i[4].mp2iq_single_reg_i /\a_out_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (dac_lut_cordic/\mp2iq_reg_gen_i[2].mp2iq_single_reg_i /\i_q_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (dac_lut_cordic/\mp2iq_reg_gen_i[5].mp2iq_single_reg_i /\a_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (dac_lut_cordic/\mp2iq_reg_gen_i[2].mp2iq_single_reg_i /\q_out_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (dac_lut_cordic/\mp2iq_reg_gen_i[7].mp2iq_single_reg_i /\a_out_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (dac_lut_cordic/\mp2iq_reg_gen_i[3].mp2iq_single_reg_i /\q_q_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (dac_lut_cordic/\mp2iq_reg_gen_i[8].mp2iq_single_reg_i /\a_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (dac_lut_cordic/\mp2iq_reg_gen_i[3].mp2iq_single_reg_i /\i_out_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (dac_lut_cordic/\mp2iq_reg_gen_i[9].mp2iq_single_reg_i /\a_out_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (dac_lut_cordic/\mp2iq_reg_gen_i[4].mp2iq_single_reg_i /\i_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (dac_lut_cordic/\mp2iq_reg_gen_i[10].mp2iq_single_reg_i /\a_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (dac_lut_cordic/\mp2iq_reg_gen_i[10].mp2iq_single_reg_i /\a_out_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (dac_lut_cordic/\mp2iq_reg_gen_i[11].mp2iq_single_reg_i /\a_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (dac_lut_cordic/\mp2iq_reg_gen_i[16].mp2iq_single_reg_i /\a_out_reg[0] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:20 . Memory (MB): peak = 1027.008 ; gain = 431.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+----------------------+----------------------------+---------------+----------------+
|Module Name           | RTL Object                 | Depth x Width | Implemented As | 
+----------------------+----------------------------+---------------+----------------+
|llrf3p0_digitizer_top | lmk_inst/reg_cnt_q_reg_rep | 512x16        | Block RAM      | 
+----------------------+----------------------------+---------------+----------------+


DSP: Preliminary Mapping	Report (see note below)
+----------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name     | DSP Mapping   | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|mp2iq           | (C or 0)+A2*B | 25     | 16     | 15     | -      | 41     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|mp2iq           | (C or 0)+A2*B | 25     | 16     | 15     | -      | 41     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|noniq_dac186MHz | (A2*B'')'     | 18     | 16     | -      | -      | 34     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|noniq_dac186MHz | (A2*B'')'     | 18     | 16     | -      | -      | 34     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|noniq_dac186MHz | (A''*B'')'    | 18     | 16     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|noniq_dac186MHz | (A''*B'')'    | 18     | 16     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 1    | 
+----------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [F:/Bachiman_FDrive/Projects/LLRF_EIC/nexys_digilent_llrf/llrf3p0_digitizer/llrf3p0_digitizer.srcs/sources_1/new/mp2iq.vhd:102]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [F:/Bachiman_FDrive/Projects/LLRF_EIC/nexys_digilent_llrf/llrf3p0_digitizer/llrf3p0_digitizer.srcs/sources_1/new/mp2iq.vhd:103]

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:28 . Memory (MB): peak = 1043.602 ; gain = 447.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 1053.664 ; gain = 457.996
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [F:/Bachiman_FDrive/Projects/LLRF_EIC/nexys_digilent_llrf/llrf3p0_digitizer/llrf3p0_digitizer.srcs/sources_1/new/mp2iq.vhd:102]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [F:/Bachiman_FDrive/Projects/LLRF_EIC/nexys_digilent_llrf/llrf3p0_digitizer/llrf3p0_digitizer.srcs/sources_1/new/mp2iq.vhd:103]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:31 . Memory (MB): peak = 1075.285 ; gain = 479.617
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:34 . Memory (MB): peak = 1081.730 ; gain = 486.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:34 . Memory (MB): peak = 1081.730 ; gain = 486.062
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:34 . Memory (MB): peak = 1081.730 ; gain = 486.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:34 . Memory (MB): peak = 1081.730 ; gain = 486.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:35 . Memory (MB): peak = 1081.730 ; gain = 486.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:35 . Memory (MB): peak = 1081.730 ; gain = 486.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+----------------------+----------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name           | RTL Name                   | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+----------------------+----------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|llrf3p0_digitizer_top | lmk_inst/data_in_q_reg[18] | 9      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|llrf3p0_digitizer_top | lmk_inst/data_in_q_reg[9]  | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
+----------------------+----------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     3|
|2     |CARRY4     |   499|
|3     |DSP48E1_1  |     2|
|4     |DSP48E1_2  |     2|
|5     |DSP48E1_3  |     2|
|6     |LUT1       |   104|
|7     |LUT2       |   911|
|8     |LUT3       |   915|
|9     |LUT4       |    86|
|10    |LUT5       |    57|
|11    |LUT6       |    43|
|12    |ODDR       |    15|
|13    |RAMB18E1_1 |     1|
|14    |SRL16E     |     2|
|15    |FDCE       |   107|
|16    |FDPE       |     2|
|17    |FDRE       |  3742|
|18    |FDSE       |   137|
|19    |IBUF       |     2|
|20    |IBUFDS     |     1|
|21    |IOBUF      |     1|
|22    |OBUF       |    18|
|23    |OBUFDS     |    15|
+------+-----------+------+

Report Instance Areas: 
+------+---------------------------------------------+------------------+------+
|      |Instance                                     |Module            |Cells |
+------+---------------------------------------------+------------------+------+
|1     |top                                          |                  |  6667|
|2     |  ad9781_inst                                |ad9781            |   114|
|3     |  dac_lut_cordic                             |mp2iq             |  5704|
|4     |    mp2iq_reg_gen                            |mp2iq_init_new    |    59|
|5     |    \mp2iq_reg_gen_i[0].mp2iq_single_reg_i   |mp2iq_reg_new     |   137|
|6     |    \mp2iq_reg_gen_i[10].mp2iq_single_reg_i  |mp2iq_reg_new_1   |   338|
|7     |    \mp2iq_reg_gen_i[11].mp2iq_single_reg_i  |mp2iq_reg_new_2   |   340|
|8     |    \mp2iq_reg_gen_i[12].mp2iq_single_reg_i  |mp2iq_reg_new_3   |   339|
|9     |    \mp2iq_reg_gen_i[13].mp2iq_single_reg_i  |mp2iq_reg_new_4   |   339|
|10    |    \mp2iq_reg_gen_i[14].mp2iq_single_reg_i  |mp2iq_reg_new_5   |   339|
|11    |    \mp2iq_reg_gen_i[15].mp2iq_single_reg_i  |mp2iq_reg_new_6   |   339|
|12    |    \mp2iq_reg_gen_i[16].mp2iq_single_reg_i  |mp2iq_reg_new_7   |   339|
|13    |    \mp2iq_reg_gen_i[17].mp2iq_single_reg_i  |mp2iq_reg_new_8   |   122|
|14    |    \mp2iq_reg_gen_i[1].mp2iq_single_reg_i   |mp2iq_reg_new_9   |   208|
|15    |    \mp2iq_reg_gen_i[2].mp2iq_single_reg_i   |mp2iq_reg_new_10  |   284|
|16    |    \mp2iq_reg_gen_i[3].mp2iq_single_reg_i   |mp2iq_reg_new_11  |   327|
|17    |    \mp2iq_reg_gen_i[4].mp2iq_single_reg_i   |mp2iq_reg_new_12  |   337|
|18    |    \mp2iq_reg_gen_i[5].mp2iq_single_reg_i   |mp2iq_reg_new_13  |   340|
|19    |    \mp2iq_reg_gen_i[6].mp2iq_single_reg_i   |mp2iq_reg_new_14  |   339|
|20    |    \mp2iq_reg_gen_i[7].mp2iq_single_reg_i   |mp2iq_reg_new_15  |   339|
|21    |    \mp2iq_reg_gen_i[8].mp2iq_single_reg_i   |mp2iq_reg_new_16  |   340|
|22    |    \mp2iq_reg_gen_i[9].mp2iq_single_reg_i   |mp2iq_reg_new_17  |   339|
|23    |  lmk_inst                                   |lmk03328_i2c      |   195|
|24    |  noniq_dac_186mhz_inst0                     |noniq_dac186MHz   |   180|
|25    |  noniq_dac_186mhz_inst1                     |noniq_dac186MHz_0 |   184|
+------+---------------------------------------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:35 . Memory (MB): peak = 1081.730 ; gain = 486.062
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 46 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:32 . Memory (MB): peak = 1081.730 ; gain = 362.391
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:35 . Memory (MB): peak = 1081.730 ; gain = 486.062
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 1088.684 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 538 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1091.242 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instance 
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 15 instances

INFO: [Common 17-83] Releasing license: Synthesis
241 Infos, 53 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:40 . Memory (MB): peak = 1091.242 ; gain = 797.980
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1091.242 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'F:/Bachiman_FDrive/Projects/LLRF_EIC/nexys_digilent_llrf/llrf3p0_digitizer/llrf3p0_digitizer.runs/synth_2/llrf3p0_digitizer_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file llrf3p0_digitizer_top_utilization_synth.rpt -pb llrf3p0_digitizer_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Aug  2 10:04:59 2024...
