<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head>
<meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1"/>
<meta name="keywords" content="LLVM,Low Level Virtual Machine,C++,doxygen,API,documentation"/>
<meta name="description" content="C++ source code API documentation for LLVM."/>
<title>LLVM: X86MCTargetDesc.h Source File</title>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head><body>
<p class="title">LLVM API Documentation</p>
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('X86MCTargetDesc_8h_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">X86MCTargetDesc.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="X86MCTargetDesc_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===-- X86MCTargetDesc.h - X86 Target Descriptions -------------*- C++ -*-===//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">//                     The LLVM Compiler Infrastructure</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// This file is distributed under the University of Illinois Open Source</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">// License. See LICENSE.TXT for details.</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">// This file provides X86 specific target descriptions.</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;</div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#ifndef X86MCTARGETDESC_H</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#define X86MCTARGETDESC_H</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;</div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;llvm/Support/DataTypes.h&quot;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &lt;string&gt;</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;</div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacellvm.html">llvm</a> {</div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="keyword">class </span>MCAsmBackend;</div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="keyword">class </span>MCCodeEmitter;</div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="keyword">class </span>MCContext;</div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="keyword">class </span>MCInstrInfo;</div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="keyword">class </span>MCObjectWriter;</div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="keyword">class </span>MCRegisterInfo;</div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="keyword">class </span>MCSubtargetInfo;</div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="keyword">class </span>MCRelocationInfo;</div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="keyword">class </span>Target;</div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="keyword">class </span>StringRef;</div><div class="line"><a name="l00031"></a><span class="lineno"><a class="line" href="namespacellvm.html#ac132a29b643b352088cd55b4730afea3">   31</a></span>&#160;<span class="keyword">class </span><a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a>;</div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="keyword">extern</span> <a class="code" href="classllvm_1_1Target.html">Target</a> <a class="code" href="namespacellvm.html#af353014bfa72c4b1b8db88e18d64fa5f">TheX86_32Target</a>, <a class="code" href="namespacellvm.html#ac132a29b643b352088cd55b4730afea3">TheX86_64Target</a>;</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">/// DWARFFlavour - Flavour of dwarf regnumbers</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00037"></a><span class="lineno"><a class="line" href="namespacellvm_1_1DWARFFlavour.html">   37</a></span>&#160;<span class="comment"></span><span class="keyword">namespace </span>DWARFFlavour {</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;  <span class="keyword">enum</span> {</div><div class="line"><a name="l00039"></a><span class="lineno"><a class="line" href="namespacellvm_1_1DWARFFlavour.html#a16ed2cc292e4bd00c2b277c9d38ebe80a47a98b5535026debf4229e5cdbfbaaf1">   39</a></span>&#160;    <a class="code" href="namespacellvm_1_1DWARFFlavour.html#a16ed2cc292e4bd00c2b277c9d38ebe80a47a98b5535026debf4229e5cdbfbaaf1">X86_64</a> = 0, <a class="code" href="namespacellvm_1_1DWARFFlavour.html#a16ed2cc292e4bd00c2b277c9d38ebe80a529ca38d33e9ba250143e21df7effe94">X86_32_DarwinEH</a> = 1, <a class="code" href="namespacellvm_1_1DWARFFlavour.html#a16ed2cc292e4bd00c2b277c9d38ebe80a62d2f8cbc59370b03dc64f223493d3f3">X86_32_Generic</a> = 2</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;  };</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;} </div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;  <span class="comment"></span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">/// N86 namespace - Native X86 register numbers</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="namespacellvm_1_1N86.html">   45</a></span>&#160;<span class="comment"></span><span class="keyword">namespace </span>N86 {</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;  <span class="keyword">enum</span> {</div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="namespacellvm_1_1N86.html#a154c9f74eba4608c7d1b656eb025a96da303dfe7256beaf60eaaa93d1c418965b">   47</a></span>&#160;    <a class="code" href="README-SSE_8txt.html#abd9c765b9afafff59eb14d50c9e9fba1">EAX</a> = 0, <a class="code" href="namespacellvm_1_1N86.html#a154c9f74eba4608c7d1b656eb025a96da667b758702693d9dfb46e55025fc559d">ECX</a> = 1, <a class="code" href="README-SSE_8txt.html#aafb0a6c62a7cfe1538db1d20d759a34b">EDX</a> = 2, <a class="code" href="README-SSE_8txt.html#af63bcf34c820f95f096676adf8358de4">EBX</a> = 3, <a class="code" href="namespacellvm_1_1N86.html#a154c9f74eba4608c7d1b656eb025a96da303dfe7256beaf60eaaa93d1c418965b">ESP</a> = 4, <a class="code" href="namespacellvm_1_1N86.html#a154c9f74eba4608c7d1b656eb025a96da85b6ab9236a61c8ddb3dd0928a8795c6">EBP</a> = 5, <a class="code" href="README-SSE_8txt.html#aad5a471e82ee9fcb055b013718364cf9">ESI</a> = 6, <a class="code" href="README-SSE_8txt.html#a64d666eb92eff8eb2810814d040a21c1">EDI</a> = 7</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;  };</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;}</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;</div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86__MC.html">   51</a></span>&#160;<span class="keyword">namespace </span>X86_MC {</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;  std::string <a class="code" href="namespacellvm_1_1X86__MC.html#a51c50af2fcefda12b5695a8cd6d73e7e">ParseX86Triple</a>(<a class="code" href="classllvm_1_1StringRef.html">StringRef</a> TT);</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment">  /// GetCpuIDAndInfo - Execute the specified cpuid and return the 4 values in</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">  /// the specified arguments.  If we can&#39;t run cpuid on the host, return true.</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1X86__MC.html#a0d09304c9ade3d0af96b6b764d2ece19">GetCpuIDAndInfo</a>(<span class="keywordtype">unsigned</span> value, <span class="keywordtype">unsigned</span> *rEAX,</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;                       <span class="keywordtype">unsigned</span> *rEBX, <span class="keywordtype">unsigned</span> *rECX, <span class="keywordtype">unsigned</span> *rEDX);<span class="comment"></span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">  /// GetCpuIDAndInfoEx - Execute the specified cpuid with subleaf and return</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">  /// the 4 values in the specified arguments.  If we can&#39;t run cpuid on the</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">  /// host, return true.</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1X86__MC.html#a10d4c6ebf28ffb124d678d35173693c1">GetCpuIDAndInfoEx</a>(<span class="keywordtype">unsigned</span> value, <span class="keywordtype">unsigned</span> subleaf, <span class="keywordtype">unsigned</span> *rEAX,</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;                       <span class="keywordtype">unsigned</span> *rEBX, <span class="keywordtype">unsigned</span> *rECX, <span class="keywordtype">unsigned</span> *rEDX);</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="namespacellvm_1_1X86__MC.html#a29ee30b979f42b7a98fbb880a9b35cbb">DetectFamilyModel</a>(<span class="keywordtype">unsigned</span> <a class="code" href="README-SSE_8txt.html#abd9c765b9afafff59eb14d50c9e9fba1">EAX</a>, <span class="keywordtype">unsigned</span> &amp;Family, <span class="keywordtype">unsigned</span> &amp;<a class="code" href="namespacellvm_1_1Reloc.html#af59f6dc86e80aaf56f1afd155eebf568">Model</a>);</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1X86__MC.html#a8fbd21bdfba4523744d1b5f2540f9cad">getDwarfRegFlavour</a>(<a class="code" href="classllvm_1_1StringRef.html">StringRef</a> TT, <span class="keywordtype">bool</span> isEH);</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="namespacellvm_1_1X86__MC.html#a95ac660f30496cd75815cd6c386e2e7c">InitLLVM2SEHRegisterMapping</a>(<a class="code" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a> *<a class="code" href="MCModuleYAML_8cpp.html#a5e410df3f6875c5af4a7f2be284f235d">MRI</a>);</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">  /// createX86MCSubtargetInfo - Create a X86 MCSubtargetInfo instance.</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment">  /// This is exposed so Asm parser, etc. do not need to go through</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment">  /// TargetRegistry.</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *<a class="code" href="namespacellvm_1_1X86__MC.html#a36756255e5cf2aa48745695d0013665f">createX86MCSubtargetInfo</a>(<a class="code" href="classllvm_1_1StringRef.html">StringRef</a> TT, <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> CPU,</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;                                            <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da50aa2061845b3ff4e6e2242d762c6a80">FS</a>);</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;}</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<a class="code" href="classllvm_1_1MCCodeEmitter.html">MCCodeEmitter</a> *<a class="code" href="namespacellvm.html#a79c5b17c2987048110284a7cfc6faa49">createX86MCCodeEmitter</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrInfo.html">MCInstrInfo</a> &amp;MCII,</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;                                      <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a> &amp;<a class="code" href="MCModuleYAML_8cpp.html#a5e410df3f6875c5af4a7f2be284f235d">MRI</a>,</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;                                      <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI,</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;                                      <a class="code" href="classllvm_1_1MCContext.html">MCContext</a> &amp;Ctx);</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<a class="code" href="classllvm_1_1MCAsmBackend.html">MCAsmBackend</a> *<a class="code" href="namespacellvm.html#aaec72f08c2c1a88b501f2d4320dcbe3c">createX86_32AsmBackend</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Target.html">Target</a> &amp;<a class="code" href="classT.html">T</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a> &amp;MRI,</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;                                     <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> TT, <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> CPU);</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<a class="code" href="classllvm_1_1MCAsmBackend.html">MCAsmBackend</a> *<a class="code" href="namespacellvm.html#af24a6cbfdcc9f6b75772dca54193bb29">createX86_64AsmBackend</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Target.html">Target</a> &amp;T, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a> &amp;MRI,</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;                                     <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> TT, <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> CPU);</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment">/// createX86MachObjectWriter - Construct an X86 Mach-O object writer.</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment"></span><a class="code" href="classllvm_1_1MCObjectWriter.html">MCObjectWriter</a> *<a class="code" href="namespacellvm.html#aae8cde9b40737fe200e5a69f0c7d2993">createX86MachObjectWriter</a>(<a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;OS,</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;                                          <span class="keywordtype">bool</span> Is64Bit,</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;                                          uint32_t <a class="code" href="namespacellvm_1_1MachO.html#af2acbc063e449084ba33f738a700ce47">CPUType</a>,</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;                                          uint32_t CPUSubtype);</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment">/// createX86ELFObjectWriter - Construct an X86 ELF object writer.</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment"></span><a class="code" href="classllvm_1_1MCObjectWriter.html">MCObjectWriter</a> *<a class="code" href="namespacellvm.html#ac42c6db430831f4daf78c2e0c29b6732">createX86ELFObjectWriter</a>(<a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;OS,</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;                                         <span class="keywordtype">bool</span> IsELF64,</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;                                         uint8_t OSABI,</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;                                         uint16_t EMachine);<span class="comment"></span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment">/// createX86WinCOFFObjectWriter - Construct an X86 Win COFF object writer.</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment"></span><a class="code" href="classllvm_1_1MCObjectWriter.html">MCObjectWriter</a> *<a class="code" href="namespacellvm.html#a0ae330c2b39cb1f6df9bb63e1ee3fe21">createX86WinCOFFObjectWriter</a>(<a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;OS, <span class="keywordtype">bool</span> Is64Bit);</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="comment">/// createX86_64MachORelocationInfo - Construct X86-64 Mach-O relocation info.</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment"></span><a class="code" href="classllvm_1_1MCRelocationInfo.html">MCRelocationInfo</a> *<a class="code" href="namespacellvm.html#aea2f2a745228dfcfdb574edf36da3717">createX86_64MachORelocationInfo</a>(<a class="code" href="classllvm_1_1MCContext.html">MCContext</a> &amp;Ctx);</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment">/// createX86_64ELFORelocationInfo - Construct X86-64 ELF relocation info.</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment"></span><a class="code" href="classllvm_1_1MCRelocationInfo.html">MCRelocationInfo</a> *<a class="code" href="namespacellvm.html#a43a54fb425bfa99f89d6bc462b55065f">createX86_64ELFRelocationInfo</a>(<a class="code" href="classllvm_1_1MCContext.html">MCContext</a> &amp;Ctx);</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;} <span class="comment">// End llvm namespace</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment">// Defines symbolic names for X86 registers.  This defines a mapping from</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment">// register name to register number.</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="X86MCTargetDesc_8h.html#a08a185753458ada847ed2d41b47ac1d1">  112</a></span>&#160;<span class="preprocessor">#define GET_REGINFO_ENUM</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor">#include &quot;X86GenRegisterInfo.inc&quot;</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="comment">// Defines symbolic names for the X86 instructions.</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="X86MCTargetDesc_8h.html#a2433e9e503264e8ca019761dad9d06d1">  117</a></span>&#160;<span class="preprocessor">#define GET_INSTRINFO_ENUM</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor">#include &quot;X86GenInstrInfo.inc&quot;</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;</div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="X86MCTargetDesc_8h.html#ae8e5d5d8b20c7c3550c60ac4a04e3c64">  120</a></span>&#160;<span class="preprocessor">#define GET_SUBTARGETINFO_ENUM</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor">#include &quot;X86GenSubtargetInfo.inc&quot;</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor">#endif</span></div><div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">List of target independent CodeGen pass IDs. </div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l00022">APFloat.h:22</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a97dc14052814702ba0e2b14fb14dd02da50aa2061845b3ff4e6e2242d762c6a80"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da50aa2061845b3ff4e6e2242d762c6a80">llvm::X86II::FS</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00426">X86BaseInfo.h:426</a></div></div>
<div class="ttc" id="namespacellvm_1_1Reloc_html_af59f6dc86e80aaf56f1afd155eebf568"><div class="ttname"><a href="namespacellvm_1_1Reloc.html#af59f6dc86e80aaf56f1afd155eebf568">llvm::Reloc::Model</a></div><div class="ttdeci">Model</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_8h_source.html#l00025">CodeGen.h:25</a></div></div>
<div class="ttc" id="README-SSE_8txt_html_af63bcf34c820f95f096676adf8358de4"><div class="ttname"><a href="README-SSE_8txt.html#af63bcf34c820f95f096676adf8358de4">EBX</a></div><div class="ttdeci">We currently esp xorpd xmm0 xmm0 xmm1 xmm2 xmm1 jb LBB_X_2 xmm2 esp esp ret Lower memcpy memset to a series of SSE bit move instructions when it s feasible Still ok After register LLVM ADD32rm IMUL32rr EDX ESI ADD32rr ESI SHUFPSrr EBX</div><div class="ttdef"><b>Definition:</b> <a href="README-SSE_8txt_source.html#l00222">README-SSE.txt:222</a></div></div>
<div class="ttc" id="classllvm_1_1MCObjectWriter_html"><div class="ttname"><a href="classllvm_1_1MCObjectWriter.html">llvm::MCObjectWriter</a></div><div class="ttdef"><b>Definition:</b> <a href="MCObjectWriter_8h_source.html#l00039">MCObjectWriter.h:39</a></div></div>
<div class="ttc" id="namespacellvm_1_1MachO_html_af2acbc063e449084ba33f738a700ce47"><div class="ttname"><a href="namespacellvm_1_1MachO.html#af2acbc063e449084ba33f738a700ce47">llvm::MachO::CPUType</a></div><div class="ttdeci">CPUType</div><div class="ttdef"><b>Definition:</b> <a href="Support_2MachO_8h_source.html#l00903">Support/MachO.h:903</a></div></div>
<div class="ttc" id="namespacellvm_html_a0ae330c2b39cb1f6df9bb63e1ee3fe21"><div class="ttname"><a href="namespacellvm.html#a0ae330c2b39cb1f6df9bb63e1ee3fe21">llvm::createX86WinCOFFObjectWriter</a></div><div class="ttdeci">MCObjectWriter * createX86WinCOFFObjectWriter(raw_ostream &amp;OS, bool Is64Bit)</div><div class="ttdoc">createX86WinCOFFObjectWriter - Construct an X86 Win COFF object writer. </div><div class="ttdef"><b>Definition:</b> <a href="X86WinCOFFObjectWriter_8cpp_source.html#l00075">X86WinCOFFObjectWriter.cpp:75</a></div></div>
<div class="ttc" id="namespacellvm_1_1DWARFFlavour_html_a16ed2cc292e4bd00c2b277c9d38ebe80a62d2f8cbc59370b03dc64f223493d3f3"><div class="ttname"><a href="namespacellvm_1_1DWARFFlavour.html#a16ed2cc292e4bd00c2b277c9d38ebe80a62d2f8cbc59370b03dc64f223493d3f3">llvm::DWARFFlavour::X86_32_Generic</a></div><div class="ttdef"><b>Definition:</b> <a href="X86MCTargetDesc_8h_source.html#l00039">X86MCTargetDesc.h:39</a></div></div>
<div class="ttc" id="namespacellvm_html_a79c5b17c2987048110284a7cfc6faa49"><div class="ttname"><a href="namespacellvm.html#a79c5b17c2987048110284a7cfc6faa49">llvm::createX86MCCodeEmitter</a></div><div class="ttdeci">MCCodeEmitter * createX86MCCodeEmitter(const MCInstrInfo &amp;MCII, const MCRegisterInfo &amp;MRI, const MCSubtargetInfo &amp;STI, MCContext &amp;Ctx)</div><div class="ttdef"><b>Definition:</b> <a href="X86MCCodeEmitter_8cpp_source.html#l00150">X86MCCodeEmitter.cpp:150</a></div></div>
<div class="ttc" id="namespacellvm_html_aae8cde9b40737fe200e5a69f0c7d2993"><div class="ttname"><a href="namespacellvm.html#aae8cde9b40737fe200e5a69f0c7d2993">llvm::createX86MachObjectWriter</a></div><div class="ttdeci">MCObjectWriter * createX86MachObjectWriter(raw_ostream &amp;OS, bool Is64Bit, uint32_t CPUType, uint32_t CPUSubtype)</div><div class="ttdoc">createX86MachObjectWriter - Construct an X86 Mach-O object writer. </div><div class="ttdef"><b>Definition:</b> <a href="X86MachObjectWriter_8cpp_source.html#l00597">X86MachObjectWriter.cpp:597</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86__MC_html_a0d09304c9ade3d0af96b6b764d2ece19"><div class="ttname"><a href="namespacellvm_1_1X86__MC.html#a0d09304c9ade3d0af96b6b764d2ece19">llvm::X86_MC::GetCpuIDAndInfo</a></div><div class="ttdeci">bool GetCpuIDAndInfo(unsigned value, unsigned *rEAX, unsigned *rEBX, unsigned *rECX, unsigned *rEDX)</div><div class="ttdef"><b>Definition:</b> <a href="X86MCTargetDesc_8cpp_source.html#l00058">X86MCTargetDesc.cpp:58</a></div></div>
<div class="ttc" id="namespacellvm_html_ac132a29b643b352088cd55b4730afea3"><div class="ttname"><a href="namespacellvm.html#ac132a29b643b352088cd55b4730afea3">llvm::TheX86_64Target</a></div><div class="ttdeci">Target TheX86_64Target</div><div class="ttdef"><b>Definition:</b> <a href="X86MCTargetDesc_8h_source.html#l00031">X86MCTargetDesc.h:31</a></div></div>
<div class="ttc" id="README-SSE_8txt_html_aafb0a6c62a7cfe1538db1d20d759a34b"><div class="ttname"><a href="README-SSE_8txt.html#aafb0a6c62a7cfe1538db1d20d759a34b">EDX</a></div><div class="ttdeci">We currently esp xorpd xmm0 xmm0 xmm1 xmm2 xmm1 jb LBB_X_2 xmm2 esp esp ret Lower memcpy memset to a series of SSE bit move instructions when it s feasible Still ok After register LLVM ADD32rm EDX</div><div class="ttdef"><b>Definition:</b> <a href="README-SSE_8txt_source.html#l00132">README-SSE.txt:132</a></div></div>
<div class="ttc" id="classllvm_1_1MCContext_html"><div class="ttname"><a href="classllvm_1_1MCContext.html">llvm::MCContext</a></div><div class="ttdef"><b>Definition:</b> <a href="MCContext_8h_source.html#l00046">MCContext.h:46</a></div></div>
<div class="ttc" id="namespacellvm_html_a43a54fb425bfa99f89d6bc462b55065f"><div class="ttname"><a href="namespacellvm.html#a43a54fb425bfa99f89d6bc462b55065f">llvm::createX86_64ELFRelocationInfo</a></div><div class="ttdeci">MCRelocationInfo * createX86_64ELFRelocationInfo(MCContext &amp;Ctx)</div><div class="ttdoc">createX86_64ELFORelocationInfo - Construct X86-64 ELF relocation info. </div><div class="ttdef"><b>Definition:</b> <a href="X86ELFRelocationInfo_8cpp_source.html#l00132">X86ELFRelocationInfo.cpp:132</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86__MC_html_a8fbd21bdfba4523744d1b5f2540f9cad"><div class="ttname"><a href="namespacellvm_1_1X86__MC.html#a8fbd21bdfba4523744d1b5f2540f9cad">llvm::X86_MC::getDwarfRegFlavour</a></div><div class="ttdeci">unsigned getDwarfRegFlavour(StringRef TT, bool isEH)</div><div class="ttdef"><b>Definition:</b> <a href="X86MCTargetDesc_8cpp_source.html#l00198">X86MCTargetDesc.cpp:198</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html">llvm::MCRegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00135">MCRegisterInfo.h:135</a></div></div>
<div class="ttc" id="README-SSE_8txt_html_a64d666eb92eff8eb2810814d040a21c1"><div class="ttname"><a href="README-SSE_8txt.html#a64d666eb92eff8eb2810814d040a21c1">EDI</a></div><div class="ttdeci">We currently esp xorpd xmm0 xmm0 xmm1 xmm2 xmm1 jb LBB_X_2 xmm2 esp esp ret Lower memcpy memset to a series of SSE bit move instructions when it s feasible Still ok After register LLVM ADD32rm IMUL32rr EDX ESI EDI</div><div class="ttdef"><b>Definition:</b> <a href="README-SSE_8txt_source.html#l00211">README-SSE.txt:211</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86__MC_html_a51c50af2fcefda12b5695a8cd6d73e7e"><div class="ttname"><a href="namespacellvm_1_1X86__MC.html#a51c50af2fcefda12b5695a8cd6d73e7e">llvm::X86_MC::ParseX86Triple</a></div><div class="ttdeci">std::string ParseX86Triple(StringRef TT)</div><div class="ttdef"><b>Definition:</b> <a href="X86MCTargetDesc_8cpp_source.html#l00046">X86MCTargetDesc.cpp:46</a></div></div>
<div class="ttc" id="namespacellvm_html_af353014bfa72c4b1b8db88e18d64fa5f"><div class="ttname"><a href="namespacellvm.html#af353014bfa72c4b1b8db88e18d64fa5f">llvm::TheX86_32Target</a></div><div class="ttdeci">Target TheX86_32Target</div><div class="ttdef"><b>Definition:</b> <a href="X86MCTargetDesc_8h_source.html#l00031">X86MCTargetDesc.h:31</a></div></div>
<div class="ttc" id="classllvm_1_1MCCodeEmitter_html"><div class="ttname"><a href="classllvm_1_1MCCodeEmitter.html">llvm::MCCodeEmitter</a></div><div class="ttdoc">MCCodeEmitter - Generic instruction encoding interface. </div><div class="ttdef"><b>Definition:</b> <a href="MCCodeEmitter_8h_source.html#l00022">MCCodeEmitter.h:22</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrInfo_html"><div class="ttname"><a href="classllvm_1_1MCInstrInfo.html">llvm::MCInstrInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="MCInstrInfo_8h_source.html#l00026">MCInstrInfo.h:26</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86__MC_html_a10d4c6ebf28ffb124d678d35173693c1"><div class="ttname"><a href="namespacellvm_1_1X86__MC.html#a10d4c6ebf28ffb124d678d35173693c1">llvm::X86_MC::GetCpuIDAndInfoEx</a></div><div class="ttdeci">bool GetCpuIDAndInfoEx(unsigned value, unsigned subleaf, unsigned *rEAX, unsigned *rEBX, unsigned *rECX, unsigned *rEDX)</div><div class="ttdef"><b>Definition:</b> <a href="X86MCTargetDesc_8cpp_source.html#l00119">X86MCTargetDesc.cpp:119</a></div></div>
<div class="ttc" id="namespacellvm_html_aaec72f08c2c1a88b501f2d4320dcbe3c"><div class="ttname"><a href="namespacellvm.html#aaec72f08c2c1a88b501f2d4320dcbe3c">llvm::createX86_32AsmBackend</a></div><div class="ttdeci">MCAsmBackend * createX86_32AsmBackend(const Target &amp;T, const MCRegisterInfo &amp;MRI, StringRef TT, StringRef CPU)</div><div class="ttdef"><b>Definition:</b> <a href="X86AsmBackend_8cpp_source.html#l00800">X86AsmBackend.cpp:800</a></div></div>
<div class="ttc" id="classllvm_1_1MCRelocationInfo_html"><div class="ttname"><a href="classllvm_1_1MCRelocationInfo.html">llvm::MCRelocationInfo</a></div><div class="ttdoc">Create MCExprs from relocations found in an object file. </div><div class="ttdef"><b>Definition:</b> <a href="MCRelocationInfo_8h_source.html#l00030">MCRelocationInfo.h:30</a></div></div>
<div class="ttc" id="README-SSE_8txt_html_abd9c765b9afafff59eb14d50c9e9fba1"><div class="ttname"><a href="README-SSE_8txt.html#abd9c765b9afafff59eb14d50c9e9fba1">EAX</a></div><div class="ttdeci">We currently esp xorpd xmm0 xmm0 xmm1 xmm2 xmm1 jb LBB_X_2 xmm2 esp esp ret Lower memcpy memset to a series of SSE bit move instructions when it s feasible Still ok After register LLVM ADD32rm IMUL32rr EDX ESI EAX</div><div class="ttdef"><b>Definition:</b> <a href="README-SSE_8txt_source.html#l00208">README-SSE.txt:208</a></div></div>
<div class="ttc" id="namespacellvm_1_1DWARFFlavour_html_a16ed2cc292e4bd00c2b277c9d38ebe80a529ca38d33e9ba250143e21df7effe94"><div class="ttname"><a href="namespacellvm_1_1DWARFFlavour.html#a16ed2cc292e4bd00c2b277c9d38ebe80a529ca38d33e9ba250143e21df7effe94">llvm::DWARFFlavour::X86_32_DarwinEH</a></div><div class="ttdef"><b>Definition:</b> <a href="X86MCTargetDesc_8h_source.html#l00039">X86MCTargetDesc.h:39</a></div></div>
<div class="ttc" id="namespacellvm_1_1N86_html_a154c9f74eba4608c7d1b656eb025a96da667b758702693d9dfb46e55025fc559d"><div class="ttname"><a href="namespacellvm_1_1N86.html#a154c9f74eba4608c7d1b656eb025a96da667b758702693d9dfb46e55025fc559d">llvm::N86::ECX</a></div><div class="ttdef"><b>Definition:</b> <a href="X86MCTargetDesc_8h_source.html#l00047">X86MCTargetDesc.h:47</a></div></div>
<div class="ttc" id="namespacellvm_html_af24a6cbfdcc9f6b75772dca54193bb29"><div class="ttname"><a href="namespacellvm.html#af24a6cbfdcc9f6b75772dca54193bb29">llvm::createX86_64AsmBackend</a></div><div class="ttdeci">MCAsmBackend * createX86_64AsmBackend(const Target &amp;T, const MCRegisterInfo &amp;MRI, StringRef TT, StringRef CPU)</div><div class="ttdef"><b>Definition:</b> <a href="X86AsmBackend_8cpp_source.html#l00818">X86AsmBackend.cpp:818</a></div></div>
<div class="ttc" id="classT_html"><div class="ttname"><a href="classT.html">T</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86__MC_html_a29ee30b979f42b7a98fbb880a9b35cbb"><div class="ttname"><a href="namespacellvm_1_1X86__MC.html#a29ee30b979f42b7a98fbb880a9b35cbb">llvm::X86_MC::DetectFamilyModel</a></div><div class="ttdeci">void DetectFamilyModel(unsigned EAX, unsigned &amp;Family, unsigned &amp;Model)</div><div class="ttdef"><b>Definition:</b> <a href="X86MCTargetDesc_8cpp_source.html#l00185">X86MCTargetDesc.cpp:185</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86__MC_html_a95ac660f30496cd75815cd6c386e2e7c"><div class="ttname"><a href="namespacellvm_1_1X86__MC.html#a95ac660f30496cd75815cd6c386e2e7c">llvm::X86_MC::InitLLVM2SEHRegisterMapping</a></div><div class="ttdeci">void InitLLVM2SEHRegisterMapping(MCRegisterInfo *MRI)</div><div class="ttdef"><b>Definition:</b> <a href="X86MCTargetDesc_8cpp_source.html#l00212">X86MCTargetDesc.cpp:212</a></div></div>
<div class="ttc" id="namespacellvm_html_aea2f2a745228dfcfdb574edf36da3717"><div class="ttname"><a href="namespacellvm.html#aea2f2a745228dfcfdb574edf36da3717">llvm::createX86_64MachORelocationInfo</a></div><div class="ttdeci">MCRelocationInfo * createX86_64MachORelocationInfo(MCContext &amp;Ctx)</div><div class="ttdoc">createX86_64MachORelocationInfo - Construct X86-64 Mach-O relocation info. </div><div class="ttdef"><b>Definition:</b> <a href="X86MachORelocationInfo_8cpp_source.html#l00114">X86MachORelocationInfo.cpp:114</a></div></div>
<div class="ttc" id="classllvm_1_1Target_html"><div class="ttname"><a href="classllvm_1_1Target.html">llvm::Target</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegistry_8h_source.html#l00078">TargetRegistry.h:78</a></div></div>
<div class="ttc" id="README-SSE_8txt_html_aad5a471e82ee9fcb055b013718364cf9"><div class="ttname"><a href="README-SSE_8txt.html#aad5a471e82ee9fcb055b013718364cf9">ESI</a></div><div class="ttdeci">We currently esp xorpd xmm0 xmm0 xmm1 xmm2 xmm1 jb LBB_X_2 xmm2 esp esp ret Lower memcpy memset to a series of SSE bit move instructions when it s feasible Still ok After register LLVM ADD32rm IMUL32rr EDX ESI</div><div class="ttdef"><b>Definition:</b> <a href="README-SSE_8txt_source.html#l00205">README-SSE.txt:205</a></div></div>
<div class="ttc" id="namespacellvm_1_1N86_html_a154c9f74eba4608c7d1b656eb025a96da85b6ab9236a61c8ddb3dd0928a8795c6"><div class="ttname"><a href="namespacellvm_1_1N86.html#a154c9f74eba4608c7d1b656eb025a96da85b6ab9236a61c8ddb3dd0928a8795c6">llvm::N86::EBP</a></div><div class="ttdef"><b>Definition:</b> <a href="X86MCTargetDesc_8h_source.html#l00047">X86MCTargetDesc.h:47</a></div></div>
<div class="ttc" id="namespacellvm_1_1DWARFFlavour_html_a16ed2cc292e4bd00c2b277c9d38ebe80a47a98b5535026debf4229e5cdbfbaaf1"><div class="ttname"><a href="namespacellvm_1_1DWARFFlavour.html#a16ed2cc292e4bd00c2b277c9d38ebe80a47a98b5535026debf4229e5cdbfbaaf1">llvm::DWARFFlavour::X86_64</a></div><div class="ttdef"><b>Definition:</b> <a href="X86MCTargetDesc_8h_source.html#l00039">X86MCTargetDesc.h:39</a></div></div>
<div class="ttc" id="namespacellvm_html_ac42c6db430831f4daf78c2e0c29b6732"><div class="ttname"><a href="namespacellvm.html#ac42c6db430831f4daf78c2e0c29b6732">llvm::createX86ELFObjectWriter</a></div><div class="ttdeci">MCObjectWriter * createX86ELFObjectWriter(raw_ostream &amp;OS, bool IsELF64, uint8_t OSABI, uint16_t EMachine)</div><div class="ttdoc">createX86ELFObjectWriter - Construct an X86 ELF object writer. </div><div class="ttdef"><b>Definition:</b> <a href="X86ELFObjectWriter_8cpp_source.html#l00240">X86ELFObjectWriter.cpp:240</a></div></div>
<div class="ttc" id="classllvm_1_1MCSubtargetInfo_html"><div class="ttname"><a href="classllvm_1_1MCSubtargetInfo.html">llvm::MCSubtargetInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="MCSubtargetInfo_8h_source.html#l00029">MCSubtargetInfo.h:29</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86__MC_html_a36756255e5cf2aa48745695d0013665f"><div class="ttname"><a href="namespacellvm_1_1X86__MC.html#a36756255e5cf2aa48745695d0013665f">llvm::X86_MC::createX86MCSubtargetInfo</a></div><div class="ttdeci">MCSubtargetInfo * createX86MCSubtargetInfo(StringRef TT, StringRef CPU, StringRef FS)</div><div class="ttdef"><b>Definition:</b> <a href="X86MCTargetDesc_8cpp_source.html#l00220">X86MCTargetDesc.cpp:220</a></div></div>
<div class="ttc" id="classllvm_1_1MCAsmBackend_html"><div class="ttname"><a href="classllvm_1_1MCAsmBackend.html">llvm::MCAsmBackend</a></div><div class="ttdoc">MCAsmBackend - Generic interface to target specific assembler backends. </div><div class="ttdef"><b>Definition:</b> <a href="MCAsmBackend_8h_source.html#l00034">MCAsmBackend.h:34</a></div></div>
<div class="ttc" id="classllvm_1_1raw__ostream_html"><div class="ttname"><a href="classllvm_1_1raw__ostream.html">llvm::raw_ostream</a></div><div class="ttdef"><b>Definition:</b> <a href="raw__ostream_8h_source.html#l00031">raw_ostream.h:31</a></div></div>
<div class="ttc" id="classllvm_1_1StringRef_html"><div class="ttname"><a href="classllvm_1_1StringRef.html">llvm::StringRef</a></div><div class="ttdef"><b>Definition:</b> <a href="StringRef_8h_source.html#l00041">StringRef.h:41</a></div></div>
<div class="ttc" id="MCModuleYAML_8cpp_html_a5e410df3f6875c5af4a7f2be284f235d"><div class="ttname"><a href="MCModuleYAML_8cpp.html#a5e410df3f6875c5af4a7f2be284f235d">MRI</a></div><div class="ttdeci">const MCRegisterInfo &amp; MRI</div><div class="ttdef"><b>Definition:</b> <a href="MCModuleYAML_8cpp_source.html#l00056">MCModuleYAML.cpp:56</a></div></div>
<div class="ttc" id="namespacellvm_1_1N86_html_a154c9f74eba4608c7d1b656eb025a96da303dfe7256beaf60eaaa93d1c418965b"><div class="ttname"><a href="namespacellvm_1_1N86.html#a154c9f74eba4608c7d1b656eb025a96da303dfe7256beaf60eaaa93d1c418965b">llvm::N86::ESP</a></div><div class="ttdef"><b>Definition:</b> <a href="X86MCTargetDesc_8h_source.html#l00047">X86MCTargetDesc.h:47</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<hr>
<p class="footer">
Generated on Sat Nov 10 2018 23:03:22 for <a href="http://llvm.org/">LLVM</a> by
<a href="http://www.doxygen.org"><img src="doxygen.png" alt="Doxygen"
align="middle" border="0"/>1.8.11</a><br>
Copyright &copy; 2003-2013 University of Illinois at Urbana-Champaign.
All Rights Reserved.</p>
<hr>
<!--#include virtual="/attrib.incl" -->
</body>
</html>
