{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 21 17:51:31 2021 " "Info: Processing started: Tue Dec 21 17:51:31 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ex2-2 -c ex2-2 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ex2-2 -c ex2-2 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "ex2-2.bdf" "" { Schematic "Y:/MyHomeDirectory/CircuitSimulation/ex2-2/ex2-2.bdf" { { 296 88 256 312 "CLK" "" } } } } { "y:/downloads/81/quartus/bin/Assignment Editor.qase" "" { Assignment "y:/downloads/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CLK register register inst inst3 500.0 MHz Internal " "Info: Clock \"CLK\" Internal fmax is restricted to 500.0 MHz between source register \"inst\" and destination register \"inst3\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.426 ns + Longest register register " "Info: + Longest register to register delay is 0.426 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst 1 REG LCFF_X18_Y2_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y2_N1; Fanout = 3; REG Node = 'inst'" {  } { { "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst } "NODE_NAME" } } { "ex2-2.bdf" "" { Schematic "Y:/MyHomeDirectory/CircuitSimulation/ex2-2/ex2-2.bdf" { { 264 424 488 344 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.218 ns) + CELL(0.053 ns) 0.271 ns inst3~13 2 COMB LCCOMB_X18_Y2_N4 1 " "Info: 2: + IC(0.218 ns) + CELL(0.053 ns) = 0.271 ns; Loc. = LCCOMB_X18_Y2_N4; Fanout = 1; COMB Node = 'inst3~13'" {  } { { "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.271 ns" { inst inst3~13 } "NODE_NAME" } } { "ex2-2.bdf" "" { Schematic "Y:/MyHomeDirectory/CircuitSimulation/ex2-2/ex2-2.bdf" { { 264 552 616 344 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.426 ns inst3 3 REG LCFF_X18_Y2_N5 3 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.426 ns; Loc. = LCFF_X18_Y2_N5; Fanout = 3; REG Node = 'inst3'" {  } { { "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { inst3~13 inst3 } "NODE_NAME" } } { "ex2-2.bdf" "" { Schematic "Y:/MyHomeDirectory/CircuitSimulation/ex2-2/ex2-2.bdf" { { 264 552 616 344 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.208 ns ( 48.83 % ) " "Info: Total cell delay = 0.208 ns ( 48.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.218 ns ( 51.17 % ) " "Info: Total interconnect delay = 0.218 ns ( 51.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.426 ns" { inst inst3~13 inst3 } "NODE_NAME" } } { "y:/downloads/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "y:/downloads/81/quartus/bin/Technology_Viewer.qrui" "0.426 ns" { inst {} inst3~13 {} inst3 {} } { 0.000ns 0.218ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.473 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.473 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'" {  } { { "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "ex2-2.bdf" "" { Schematic "Y:/MyHomeDirectory/CircuitSimulation/ex2-2/ex2-2.bdf" { { 296 88 256 312 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 2 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 2; COMB Node = 'CLK~clkctrl'" {  } { { "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "ex2-2.bdf" "" { Schematic "Y:/MyHomeDirectory/CircuitSimulation/ex2-2/ex2-2.bdf" { { 296 88 256 312 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.658 ns) + CELL(0.618 ns) 2.473 ns inst3 3 REG LCFF_X18_Y2_N5 3 " "Info: 3: + IC(0.658 ns) + CELL(0.618 ns) = 2.473 ns; Loc. = LCFF_X18_Y2_N5; Fanout = 3; REG Node = 'inst3'" {  } { { "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.276 ns" { CLK~clkctrl inst3 } "NODE_NAME" } } { "ex2-2.bdf" "" { Schematic "Y:/MyHomeDirectory/CircuitSimulation/ex2-2/ex2-2.bdf" { { 264 552 616 344 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.52 % ) " "Info: Total cell delay = 1.472 ns ( 59.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.001 ns ( 40.48 % ) " "Info: Total interconnect delay = 1.001 ns ( 40.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.473 ns" { CLK CLK~clkctrl inst3 } "NODE_NAME" } } { "y:/downloads/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "y:/downloads/81/quartus/bin/Technology_Viewer.qrui" "2.473 ns" { CLK {} CLK~combout {} CLK~clkctrl {} inst3 {} } { 0.000ns 0.000ns 0.343ns 0.658ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.473 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 2.473 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'" {  } { { "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "ex2-2.bdf" "" { Schematic "Y:/MyHomeDirectory/CircuitSimulation/ex2-2/ex2-2.bdf" { { 296 88 256 312 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 2 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 2; COMB Node = 'CLK~clkctrl'" {  } { { "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "ex2-2.bdf" "" { Schematic "Y:/MyHomeDirectory/CircuitSimulation/ex2-2/ex2-2.bdf" { { 296 88 256 312 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.658 ns) + CELL(0.618 ns) 2.473 ns inst 3 REG LCFF_X18_Y2_N1 3 " "Info: 3: + IC(0.658 ns) + CELL(0.618 ns) = 2.473 ns; Loc. = LCFF_X18_Y2_N1; Fanout = 3; REG Node = 'inst'" {  } { { "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.276 ns" { CLK~clkctrl inst } "NODE_NAME" } } { "ex2-2.bdf" "" { Schematic "Y:/MyHomeDirectory/CircuitSimulation/ex2-2/ex2-2.bdf" { { 264 424 488 344 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.52 % ) " "Info: Total cell delay = 1.472 ns ( 59.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.001 ns ( 40.48 % ) " "Info: Total interconnect delay = 1.001 ns ( 40.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.473 ns" { CLK CLK~clkctrl inst } "NODE_NAME" } } { "y:/downloads/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "y:/downloads/81/quartus/bin/Technology_Viewer.qrui" "2.473 ns" { CLK {} CLK~combout {} CLK~clkctrl {} inst {} } { 0.000ns 0.000ns 0.343ns 0.658ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.473 ns" { CLK CLK~clkctrl inst3 } "NODE_NAME" } } { "y:/downloads/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "y:/downloads/81/quartus/bin/Technology_Viewer.qrui" "2.473 ns" { CLK {} CLK~combout {} CLK~clkctrl {} inst3 {} } { 0.000ns 0.000ns 0.343ns 0.658ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.473 ns" { CLK CLK~clkctrl inst } "NODE_NAME" } } { "y:/downloads/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "y:/downloads/81/quartus/bin/Technology_Viewer.qrui" "2.473 ns" { CLK {} CLK~combout {} CLK~clkctrl {} inst {} } { 0.000ns 0.000ns 0.343ns 0.658ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "ex2-2.bdf" "" { Schematic "Y:/MyHomeDirectory/CircuitSimulation/ex2-2/ex2-2.bdf" { { 264 424 488 344 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "ex2-2.bdf" "" { Schematic "Y:/MyHomeDirectory/CircuitSimulation/ex2-2/ex2-2.bdf" { { 264 552 616 344 "inst3" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.426 ns" { inst inst3~13 inst3 } "NODE_NAME" } } { "y:/downloads/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "y:/downloads/81/quartus/bin/Technology_Viewer.qrui" "0.426 ns" { inst {} inst3~13 {} inst3 {} } { 0.000ns 0.218ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } } { "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.473 ns" { CLK CLK~clkctrl inst3 } "NODE_NAME" } } { "y:/downloads/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "y:/downloads/81/quartus/bin/Technology_Viewer.qrui" "2.473 ns" { CLK {} CLK~combout {} CLK~clkctrl {} inst3 {} } { 0.000ns 0.000ns 0.343ns 0.658ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.473 ns" { CLK CLK~clkctrl inst } "NODE_NAME" } } { "y:/downloads/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "y:/downloads/81/quartus/bin/Technology_Viewer.qrui" "2.473 ns" { CLK {} CLK~combout {} CLK~clkctrl {} inst {} } { 0.000ns 0.000ns 0.343ns 0.658ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst3 } "NODE_NAME" } } { "y:/downloads/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "y:/downloads/81/quartus/bin/Technology_Viewer.qrui" "" { inst3 {} } {  } {  } "" } } { "ex2-2.bdf" "" { Schematic "Y:/MyHomeDirectory/CircuitSimulation/ex2-2/ex2-2.bdf" { { 264 552 616 344 "inst3" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "inst in CLK 2.766 ns register " "Info: tsu for register \"inst\" (data pin = \"in\", clock pin = \"CLK\") is 2.766 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.149 ns + Longest pin register " "Info: + Longest pin to register delay is 5.149 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.837 ns) 0.837 ns in 1 PIN PIN_W11 2 " "Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_W11; Fanout = 2; PIN Node = 'in'" {  } { { "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { in } "NODE_NAME" } } { "ex2-2.bdf" "" { Schematic "Y:/MyHomeDirectory/CircuitSimulation/ex2-2/ex2-2.bdf" { { 224 88 256 240 "in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.800 ns) + CELL(0.357 ns) 4.994 ns inst~13 2 COMB LCCOMB_X18_Y2_N0 1 " "Info: 2: + IC(3.800 ns) + CELL(0.357 ns) = 4.994 ns; Loc. = LCCOMB_X18_Y2_N0; Fanout = 1; COMB Node = 'inst~13'" {  } { { "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.157 ns" { in inst~13 } "NODE_NAME" } } { "ex2-2.bdf" "" { Schematic "Y:/MyHomeDirectory/CircuitSimulation/ex2-2/ex2-2.bdf" { { 264 424 488 344 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.149 ns inst 3 REG LCFF_X18_Y2_N1 3 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.149 ns; Loc. = LCFF_X18_Y2_N1; Fanout = 3; REG Node = 'inst'" {  } { { "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { inst~13 inst } "NODE_NAME" } } { "ex2-2.bdf" "" { Schematic "Y:/MyHomeDirectory/CircuitSimulation/ex2-2/ex2-2.bdf" { { 264 424 488 344 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.349 ns ( 26.20 % ) " "Info: Total cell delay = 1.349 ns ( 26.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.800 ns ( 73.80 % ) " "Info: Total interconnect delay = 3.800 ns ( 73.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.149 ns" { in inst~13 inst } "NODE_NAME" } } { "y:/downloads/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "y:/downloads/81/quartus/bin/Technology_Viewer.qrui" "5.149 ns" { in {} in~combout {} inst~13 {} inst {} } { 0.000ns 0.000ns 3.800ns 0.000ns } { 0.000ns 0.837ns 0.357ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "ex2-2.bdf" "" { Schematic "Y:/MyHomeDirectory/CircuitSimulation/ex2-2/ex2-2.bdf" { { 264 424 488 344 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.473 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.473 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'" {  } { { "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "ex2-2.bdf" "" { Schematic "Y:/MyHomeDirectory/CircuitSimulation/ex2-2/ex2-2.bdf" { { 296 88 256 312 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 2 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 2; COMB Node = 'CLK~clkctrl'" {  } { { "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "ex2-2.bdf" "" { Schematic "Y:/MyHomeDirectory/CircuitSimulation/ex2-2/ex2-2.bdf" { { 296 88 256 312 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.658 ns) + CELL(0.618 ns) 2.473 ns inst 3 REG LCFF_X18_Y2_N1 3 " "Info: 3: + IC(0.658 ns) + CELL(0.618 ns) = 2.473 ns; Loc. = LCFF_X18_Y2_N1; Fanout = 3; REG Node = 'inst'" {  } { { "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.276 ns" { CLK~clkctrl inst } "NODE_NAME" } } { "ex2-2.bdf" "" { Schematic "Y:/MyHomeDirectory/CircuitSimulation/ex2-2/ex2-2.bdf" { { 264 424 488 344 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.52 % ) " "Info: Total cell delay = 1.472 ns ( 59.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.001 ns ( 40.48 % ) " "Info: Total interconnect delay = 1.001 ns ( 40.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.473 ns" { CLK CLK~clkctrl inst } "NODE_NAME" } } { "y:/downloads/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "y:/downloads/81/quartus/bin/Technology_Viewer.qrui" "2.473 ns" { CLK {} CLK~combout {} CLK~clkctrl {} inst {} } { 0.000ns 0.000ns 0.343ns 0.658ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.149 ns" { in inst~13 inst } "NODE_NAME" } } { "y:/downloads/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "y:/downloads/81/quartus/bin/Technology_Viewer.qrui" "5.149 ns" { in {} in~combout {} inst~13 {} inst {} } { 0.000ns 0.000ns 3.800ns 0.000ns } { 0.000ns 0.837ns 0.357ns 0.155ns } "" } } { "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.473 ns" { CLK CLK~clkctrl inst } "NODE_NAME" } } { "y:/downloads/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "y:/downloads/81/quartus/bin/Technology_Viewer.qrui" "2.473 ns" { CLK {} CLK~combout {} CLK~clkctrl {} inst {} } { 0.000ns 0.000ns 0.343ns 0.658ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK Q2 inst3 5.084 ns register " "Info: tco from clock \"CLK\" to destination pin \"Q2\" through register \"inst3\" is 5.084 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.473 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 2.473 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'" {  } { { "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "ex2-2.bdf" "" { Schematic "Y:/MyHomeDirectory/CircuitSimulation/ex2-2/ex2-2.bdf" { { 296 88 256 312 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 2 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 2; COMB Node = 'CLK~clkctrl'" {  } { { "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "ex2-2.bdf" "" { Schematic "Y:/MyHomeDirectory/CircuitSimulation/ex2-2/ex2-2.bdf" { { 296 88 256 312 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.658 ns) + CELL(0.618 ns) 2.473 ns inst3 3 REG LCFF_X18_Y2_N5 3 " "Info: 3: + IC(0.658 ns) + CELL(0.618 ns) = 2.473 ns; Loc. = LCFF_X18_Y2_N5; Fanout = 3; REG Node = 'inst3'" {  } { { "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.276 ns" { CLK~clkctrl inst3 } "NODE_NAME" } } { "ex2-2.bdf" "" { Schematic "Y:/MyHomeDirectory/CircuitSimulation/ex2-2/ex2-2.bdf" { { 264 552 616 344 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.52 % ) " "Info: Total cell delay = 1.472 ns ( 59.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.001 ns ( 40.48 % ) " "Info: Total interconnect delay = 1.001 ns ( 40.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.473 ns" { CLK CLK~clkctrl inst3 } "NODE_NAME" } } { "y:/downloads/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "y:/downloads/81/quartus/bin/Technology_Viewer.qrui" "2.473 ns" { CLK {} CLK~combout {} CLK~clkctrl {} inst3 {} } { 0.000ns 0.000ns 0.343ns 0.658ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "ex2-2.bdf" "" { Schematic "Y:/MyHomeDirectory/CircuitSimulation/ex2-2/ex2-2.bdf" { { 264 552 616 344 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.517 ns + Longest register pin " "Info: + Longest register to pin delay is 2.517 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst3 1 REG LCFF_X18_Y2_N5 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y2_N5; Fanout = 3; REG Node = 'inst3'" {  } { { "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst3 } "NODE_NAME" } } { "ex2-2.bdf" "" { Schematic "Y:/MyHomeDirectory/CircuitSimulation/ex2-2/ex2-2.bdf" { { 264 552 616 344 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.519 ns) + CELL(1.998 ns) 2.517 ns Q2 2 PIN PIN_AA12 0 " "Info: 2: + IC(0.519 ns) + CELL(1.998 ns) = 2.517 ns; Loc. = PIN_AA12; Fanout = 0; PIN Node = 'Q2'" {  } { { "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.517 ns" { inst3 Q2 } "NODE_NAME" } } { "ex2-2.bdf" "" { Schematic "Y:/MyHomeDirectory/CircuitSimulation/ex2-2/ex2-2.bdf" { { 112 448 624 128 "Q2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.998 ns ( 79.38 % ) " "Info: Total cell delay = 1.998 ns ( 79.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.519 ns ( 20.62 % ) " "Info: Total interconnect delay = 0.519 ns ( 20.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.517 ns" { inst3 Q2 } "NODE_NAME" } } { "y:/downloads/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "y:/downloads/81/quartus/bin/Technology_Viewer.qrui" "2.517 ns" { inst3 {} Q2 {} } { 0.000ns 0.519ns } { 0.000ns 1.998ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.473 ns" { CLK CLK~clkctrl inst3 } "NODE_NAME" } } { "y:/downloads/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "y:/downloads/81/quartus/bin/Technology_Viewer.qrui" "2.473 ns" { CLK {} CLK~combout {} CLK~clkctrl {} inst3 {} } { 0.000ns 0.000ns 0.343ns 0.658ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.517 ns" { inst3 Q2 } "NODE_NAME" } } { "y:/downloads/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "y:/downloads/81/quartus/bin/Technology_Viewer.qrui" "2.517 ns" { inst3 {} Q2 {} } { 0.000ns 0.519ns } { 0.000ns 1.998ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "inst3 in CLK -2.428 ns register " "Info: th for register \"inst3\" (data pin = \"in\", clock pin = \"CLK\") is -2.428 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.473 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 2.473 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'" {  } { { "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "ex2-2.bdf" "" { Schematic "Y:/MyHomeDirectory/CircuitSimulation/ex2-2/ex2-2.bdf" { { 296 88 256 312 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 2 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 2; COMB Node = 'CLK~clkctrl'" {  } { { "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "ex2-2.bdf" "" { Schematic "Y:/MyHomeDirectory/CircuitSimulation/ex2-2/ex2-2.bdf" { { 296 88 256 312 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.658 ns) + CELL(0.618 ns) 2.473 ns inst3 3 REG LCFF_X18_Y2_N5 3 " "Info: 3: + IC(0.658 ns) + CELL(0.618 ns) = 2.473 ns; Loc. = LCFF_X18_Y2_N5; Fanout = 3; REG Node = 'inst3'" {  } { { "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.276 ns" { CLK~clkctrl inst3 } "NODE_NAME" } } { "ex2-2.bdf" "" { Schematic "Y:/MyHomeDirectory/CircuitSimulation/ex2-2/ex2-2.bdf" { { 264 552 616 344 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.52 % ) " "Info: Total cell delay = 1.472 ns ( 59.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.001 ns ( 40.48 % ) " "Info: Total interconnect delay = 1.001 ns ( 40.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.473 ns" { CLK CLK~clkctrl inst3 } "NODE_NAME" } } { "y:/downloads/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "y:/downloads/81/quartus/bin/Technology_Viewer.qrui" "2.473 ns" { CLK {} CLK~combout {} CLK~clkctrl {} inst3 {} } { 0.000ns 0.000ns 0.343ns 0.658ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "ex2-2.bdf" "" { Schematic "Y:/MyHomeDirectory/CircuitSimulation/ex2-2/ex2-2.bdf" { { 264 552 616 344 "inst3" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.050 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.050 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.837 ns) 0.837 ns in 1 PIN PIN_W11 2 " "Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_W11; Fanout = 2; PIN Node = 'in'" {  } { { "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { in } "NODE_NAME" } } { "ex2-2.bdf" "" { Schematic "Y:/MyHomeDirectory/CircuitSimulation/ex2-2/ex2-2.bdf" { { 224 88 256 240 "in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.786 ns) + CELL(0.272 ns) 4.895 ns inst3~13 2 COMB LCCOMB_X18_Y2_N4 1 " "Info: 2: + IC(3.786 ns) + CELL(0.272 ns) = 4.895 ns; Loc. = LCCOMB_X18_Y2_N4; Fanout = 1; COMB Node = 'inst3~13'" {  } { { "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.058 ns" { in inst3~13 } "NODE_NAME" } } { "ex2-2.bdf" "" { Schematic "Y:/MyHomeDirectory/CircuitSimulation/ex2-2/ex2-2.bdf" { { 264 552 616 344 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.050 ns inst3 3 REG LCFF_X18_Y2_N5 3 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.050 ns; Loc. = LCFF_X18_Y2_N5; Fanout = 3; REG Node = 'inst3'" {  } { { "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { inst3~13 inst3 } "NODE_NAME" } } { "ex2-2.bdf" "" { Schematic "Y:/MyHomeDirectory/CircuitSimulation/ex2-2/ex2-2.bdf" { { 264 552 616 344 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.264 ns ( 25.03 % ) " "Info: Total cell delay = 1.264 ns ( 25.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.786 ns ( 74.97 % ) " "Info: Total interconnect delay = 3.786 ns ( 74.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.050 ns" { in inst3~13 inst3 } "NODE_NAME" } } { "y:/downloads/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "y:/downloads/81/quartus/bin/Technology_Viewer.qrui" "5.050 ns" { in {} in~combout {} inst3~13 {} inst3 {} } { 0.000ns 0.000ns 3.786ns 0.000ns } { 0.000ns 0.837ns 0.272ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.473 ns" { CLK CLK~clkctrl inst3 } "NODE_NAME" } } { "y:/downloads/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "y:/downloads/81/quartus/bin/Technology_Viewer.qrui" "2.473 ns" { CLK {} CLK~combout {} CLK~clkctrl {} inst3 {} } { 0.000ns 0.000ns 0.343ns 0.658ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "y:/downloads/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.050 ns" { in inst3~13 inst3 } "NODE_NAME" } } { "y:/downloads/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "y:/downloads/81/quartus/bin/Technology_Viewer.qrui" "5.050 ns" { in {} in~combout {} inst3~13 {} inst3 {} } { 0.000ns 0.000ns 3.786ns 0.000ns } { 0.000ns 0.837ns 0.272ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "340 " "Info: Peak virtual memory: 340 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 21 17:51:31 2021 " "Info: Processing ended: Tue Dec 21 17:51:31 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
