--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml top_embed.twx top_embed.ncd -o top_embed.twr top_embed.pcf

Design file:              top_embed.ncd
Physical constraint file: top_embed.pcf
Device,package,speed:     xc3s50a,vq100,-4 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: PATH "TS_D2_TO_T2_ila_pro_0_path" TIG;

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X22Y31.F1), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     8.648ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      8.648ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y20.YQ       Tcklo                 0.705   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X16Y20.F3      net (fanout=1)        1.443   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X16Y20.X       Tilo                  0.692   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X16Y19.G2      net (fanout=2)        0.801   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X16Y19.X       Tif5x                 0.987   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/ACT_dstat
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_F
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X17Y20.G2      net (fanout=1)        0.958   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X17Y20.X       Tif5x                 0.924   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5
    SLICE_X22Y31.F1      net (fanout=1)        1.336   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in<0>1
    SLICE_X22Y31.CLK     Tfck                  0.802   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O56
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      8.648ns (4.110ns logic, 4.538ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X18Y5.BY), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     4.575ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      4.575ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y20.YQ       Tcklo                 0.705   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X16Y20.F3      net (fanout=1)        1.443   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X16Y20.X       Tilo                  0.692   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X18Y5.BY       net (fanout=2)        1.349   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X18Y5.CLK      Tdick                 0.386   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      4.575ns (1.783ns logic, 2.792ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X16Y20.F3), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.950ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      2.950ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y20.YQ       Tcklo                 0.705   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X16Y20.F3      net (fanout=1)        1.443   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X16Y20.CLK     Tfck                  0.802   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      2.950ns (1.507ns logic, 1.443ns route)
                                                       (51.1% logic, 48.9% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_D2_TO_T2_ila_pro_0_path" TIG;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X16Y20.F3), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      2.223ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      2.223ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y20.YQ       Tcklo                 0.564   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X16Y20.F3      net (fanout=1)        1.154   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X16Y20.CLK     Tckf        (-Th)    -0.505   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      2.223ns (1.069ns logic, 1.154ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X18Y5.BY), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      3.524ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      3.524ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y20.YQ       Tcklo                 0.564   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X16Y20.F3      net (fanout=1)        1.154   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X16Y20.X       Tilo                  0.554   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X18Y5.BY       net (fanout=2)        1.079   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X18Y5.CLK      Tckdi       (-Th)    -0.173   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      3.524ns (1.291ns logic, 2.233ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X22Y31.F1), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      6.782ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      6.782ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y20.YQ       Tcklo                 0.564   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X16Y20.F3      net (fanout=1)        1.154   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X16Y20.X       Tilo                  0.554   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X16Y19.G2      net (fanout=2)        0.641   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X16Y19.X       Tif5x                 0.790   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/ACT_dstat
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_F
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X17Y20.G2      net (fanout=1)        0.766   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X17Y20.X       Tif5x                 0.739   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5
    SLICE_X22Y31.F1      net (fanout=1)        1.069   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in<0>1
    SLICE_X22Y31.CLK     Tckf        (-Th)    -0.505   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O56
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      6.782ns (3.152ns logic, 3.630ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J2_TO_D2_ila_pro_0_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J3_TO_D2_ila_pro_0_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J4_TO_D2_ila_pro_0_path" TIG;

 11 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X7Y20.CLK), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     6.166ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      6.166ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y20.XQ      Tcko                  0.631   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    SLICE_X20Y21.G2      net (fanout=4)        0.646   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
    SLICE_X20Y21.Y       Tilo                  0.707   icon_control0<4>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X17Y19.G2      net (fanout=9)        1.396   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X17Y19.Y       Tilo                  0.648   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X7Y20.CLK      net (fanout=4)        2.138   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      6.166ns (1.986ns logic, 4.180ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     6.065ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      6.065ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y20.YQ      Tcko                  0.676   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    SLICE_X20Y21.G4      net (fanout=3)        0.500   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<0>
    SLICE_X20Y21.Y       Tilo                  0.707   icon_control0<4>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X17Y19.G2      net (fanout=9)        1.396   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X17Y19.Y       Tilo                  0.648   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X7Y20.CLK      net (fanout=4)        2.138   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      6.065ns (2.031ns logic, 4.034ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.812ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      5.812ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y27.YQ      Tcko                  0.676   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X22Y27.F2      net (fanout=2)        0.442   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X22Y27.X       Tilo                  0.692   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X17Y19.G1      net (fanout=10)       1.216   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X17Y19.Y       Tilo                  0.648   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X7Y20.CLK      net (fanout=4)        2.138   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      5.812ns (2.016ns logic, 3.796ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.903ns.
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X22Y26.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    13.097ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          15.000ns
  Data Path Delay:      1.903ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    U_icon_pro/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y26.YQ      Tcko                  0.676   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X22Y26.BY      net (fanout=7)        0.841   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X22Y26.CLK     Tdick                 0.386   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      1.903ns (1.062ns logic, 0.841ns route)
                                                       (55.8% logic, 44.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X22Y26.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.387ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.387ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    U_icon_pro/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y26.YQ      Tcko                  0.541   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X22Y26.BY      net (fanout=7)        0.673   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X22Y26.CLK     Tckdi       (-Th)    -0.173   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      1.387ns (0.714ns logic, 0.673ns route)
                                                       (51.5% logic, 48.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sys_clk = PERIOD TIMEGRP "sys_clk" 83.333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  20.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk = PERIOD TIMEGRP "sys_clk" 83.333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.831ns (period - min period limit)
  Period: 20.833ns
  Min period limit: 3.002ns (333.111MHz) ()
  Physical resource: clk_wizard_instance/DCM_SP_INST/CLKFX
  Logical resource: clk_wizard_instance/DCM_SP_INST/CLKFX
  Location pin: DCM_X0Y0.CLKFX
  Clock network: clk_wizard_instance/CLKFX_BUF
--------------------------------------------------------------------------------
Slack: 38.638ns (period - min period limit)
  Period: 41.666ns
  Min period limit: 3.029ns (330.142MHz) (Tdcmpco)
  Physical resource: clk_wizard_instance/DCM_SP_INST/CLK2X
  Logical resource: clk_wizard_instance/DCM_SP_INST/CLK2X
  Location pin: DCM_X0Y0.CLK2X
  Clock network: clk_wizard_instance/CLK2X_BUF
--------------------------------------------------------------------------------
Slack: 58.334ns (max period limit - period)
  Period: 41.666ns
  Max period limit: 100.000ns (10.000MHz) (Tdcmpco)
  Physical resource: clk_wizard_instance/DCM_SP_INST/CLK2X
  Logical resource: clk_wizard_instance/DCM_SP_INST/CLK2X
  Location pin: DCM_X0Y0.CLK2X
  Clock network: clk_wizard_instance/CLK2X_BUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_wizard_instance_CLK2X_BUF = PERIOD TIMEGRP         
"clk_wizard_instance_CLK2X_BUF" TS_sys_clk / 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 8490 paths analyzed, 1169 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  21.526ns.
--------------------------------------------------------------------------------

Paths for end point ilx_instance/flag_sel_clok (SLICE_X7Y13.CE), 202 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.070ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fpga_spi_instance/FPGA_INTCLOCK_5 (FF)
  Destination:          ilx_instance/flag_sel_clok (FF)
  Requirement:          20.833ns
  Data Path Delay:      10.609ns (Levels of Logic = 8)
  Clock Path Skew:      -0.154ns (0.894 - 1.048)
  Source Clock:         sys_4xclk rising at 20.833ns
  Destination Clock:    sys_2xclk rising at 41.666ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: fpga_spi_instance/FPGA_INTCLOCK_5 to ilx_instance/flag_sel_clok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y15.XQ       Tcko                  0.631   fpga_spi_instance/FPGA_INTCLOCK<5>
                                                       fpga_spi_instance/FPGA_INTCLOCK_5
    SLICE_X7Y20.G2       net (fanout=3)        1.364   fpga_spi_instance/FPGA_INTCLOCK<5>
    SLICE_X7Y20.COUT     Topcyg                1.178   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       ilx_instance/Msub__sub0000_lut<5>_INV_0
                                                       ilx_instance/Msub__sub0000_cy<5>
    SLICE_X7Y21.CIN      net (fanout=1)        0.000   ilx_instance/Msub__sub0000_cy<5>
    SLICE_X7Y21.COUT     Tbyp                  0.130   make_pulse_instance/clk_2_5Mhz
                                                       ilx_instance/Msub__sub0000_cy<6>
                                                       ilx_instance/Msub__sub0000_cy<7>
    SLICE_X7Y22.CIN      net (fanout=1)        0.000   ilx_instance/Msub__sub0000_cy<7>
    SLICE_X7Y22.COUT     Tbyp                  0.130   ilx_instance/_sub0000<8>
                                                       ilx_instance/Msub__sub0000_cy<8>
                                                       ilx_instance/Msub__sub0000_cy<9>
    SLICE_X7Y23.CIN      net (fanout=1)        0.000   ilx_instance/Msub__sub0000_cy<9>
    SLICE_X7Y23.COUT     Tbyp                  0.130   ilx_instance/_sub0000<10>
                                                       ilx_instance/Msub__sub0000_cy<10>
                                                       ilx_instance/Msub__sub0000_cy<11>
    SLICE_X7Y24.CIN      net (fanout=1)        0.000   ilx_instance/Msub__sub0000_cy<11>
    SLICE_X7Y24.X        Tcinx                 0.604   ilx_instance/_sub0000<12>
                                                       ilx_instance/Msub__sub0000_xor<12>
    SLICE_X9Y22.F2       net (fanout=1)        1.614   ilx_instance/_sub0000<12>
    SLICE_X9Y22.COUT     Topcyf                1.195   U_ila_pro_0/U0/iTRIG_IN<13>
                                                       ilx_instance/Mcompar_flag_sel_clok_cmp_eq0000_lut<6>
                                                       ilx_instance/Mcompar_flag_sel_clok_cmp_eq0000_cy<6>
                                                       ilx_instance/Mcompar_flag_sel_clok_cmp_eq0000_cy<7>
    SLICE_X9Y23.CIN      net (fanout=1)        0.000   ilx_instance/Mcompar_flag_sel_clok_cmp_eq0000_cy<7>
    SLICE_X9Y23.XB       Tcinxb                0.296   ilx_instance/Mcompar_flag_sel_clok_cmp_eq0000_cy<8>
                                                       ilx_instance/Mcompar_flag_sel_clok_cmp_eq0000_cy<8>
    SLICE_X5Y29.F1       net (fanout=1)        1.142   ilx_instance/Mcompar_flag_sel_clok_cmp_eq0000_cy<8>
    SLICE_X5Y29.X        Tilo                  0.643   ilx_instance/flag_sel_clok_or0001
                                                       ilx_instance/flag_sel_clok_or0001
    SLICE_X7Y13.CE       net (fanout=1)        1.241   ilx_instance/flag_sel_clok_or0001
    SLICE_X7Y13.CLK      Tceck                 0.311   ilx_instance/flag_sel_clok
                                                       ilx_instance/flag_sel_clok
    -------------------------------------------------  ---------------------------
    Total                                     10.609ns (5.248ns logic, 5.361ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.105ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fpga_spi_instance/FPGA_INTCLOCK_0 (FF)
  Destination:          ilx_instance/flag_sel_clok (FF)
  Requirement:          20.833ns
  Data Path Delay:      10.531ns (Levels of Logic = 10)
  Clock Path Skew:      -0.197ns (0.894 - 1.091)
  Source Clock:         sys_4xclk rising at 20.833ns
  Destination Clock:    sys_2xclk rising at 41.666ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: fpga_spi_instance/FPGA_INTCLOCK_0 to ilx_instance/flag_sel_clok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y23.YQ       Tcko                  0.676   fpga_spi_instance/FPGA_INTCLOCK<1>
                                                       fpga_spi_instance/FPGA_INTCLOCK_0
    SLICE_X7Y18.F4       net (fanout=3)        0.964   fpga_spi_instance/FPGA_INTCLOCK<0>
    SLICE_X7Y18.COUT     Topcyf                1.195   ilx_instance/_sub0000<0>
                                                       fpga_spi_instance/FPGA_INTCLOCK<0>_rt
                                                       ilx_instance/Msub__sub0000_cy<0>
                                                       ilx_instance/Msub__sub0000_cy<1>
    SLICE_X7Y19.CIN      net (fanout=1)        0.000   ilx_instance/Msub__sub0000_cy<1>
    SLICE_X7Y19.COUT     Tbyp                  0.130   ilx_instance/flag_end_rog_low2
                                                       ilx_instance/Msub__sub0000_cy<2>
                                                       ilx_instance/Msub__sub0000_cy<3>
    SLICE_X7Y20.CIN      net (fanout=1)        0.000   ilx_instance/Msub__sub0000_cy<3>
    SLICE_X7Y20.COUT     Tbyp                  0.130   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       ilx_instance/Msub__sub0000_cy<4>
                                                       ilx_instance/Msub__sub0000_cy<5>
    SLICE_X7Y21.CIN      net (fanout=1)        0.000   ilx_instance/Msub__sub0000_cy<5>
    SLICE_X7Y21.COUT     Tbyp                  0.130   make_pulse_instance/clk_2_5Mhz
                                                       ilx_instance/Msub__sub0000_cy<6>
                                                       ilx_instance/Msub__sub0000_cy<7>
    SLICE_X7Y22.CIN      net (fanout=1)        0.000   ilx_instance/Msub__sub0000_cy<7>
    SLICE_X7Y22.COUT     Tbyp                  0.130   ilx_instance/_sub0000<8>
                                                       ilx_instance/Msub__sub0000_cy<8>
                                                       ilx_instance/Msub__sub0000_cy<9>
    SLICE_X7Y23.CIN      net (fanout=1)        0.000   ilx_instance/Msub__sub0000_cy<9>
    SLICE_X7Y23.COUT     Tbyp                  0.130   ilx_instance/_sub0000<10>
                                                       ilx_instance/Msub__sub0000_cy<10>
                                                       ilx_instance/Msub__sub0000_cy<11>
    SLICE_X7Y24.CIN      net (fanout=1)        0.000   ilx_instance/Msub__sub0000_cy<11>
    SLICE_X7Y24.X        Tcinx                 0.604   ilx_instance/_sub0000<12>
                                                       ilx_instance/Msub__sub0000_xor<12>
    SLICE_X9Y22.F2       net (fanout=1)        1.614   ilx_instance/_sub0000<12>
    SLICE_X9Y22.COUT     Topcyf                1.195   U_ila_pro_0/U0/iTRIG_IN<13>
                                                       ilx_instance/Mcompar_flag_sel_clok_cmp_eq0000_lut<6>
                                                       ilx_instance/Mcompar_flag_sel_clok_cmp_eq0000_cy<6>
                                                       ilx_instance/Mcompar_flag_sel_clok_cmp_eq0000_cy<7>
    SLICE_X9Y23.CIN      net (fanout=1)        0.000   ilx_instance/Mcompar_flag_sel_clok_cmp_eq0000_cy<7>
    SLICE_X9Y23.XB       Tcinxb                0.296   ilx_instance/Mcompar_flag_sel_clok_cmp_eq0000_cy<8>
                                                       ilx_instance/Mcompar_flag_sel_clok_cmp_eq0000_cy<8>
    SLICE_X5Y29.F1       net (fanout=1)        1.142   ilx_instance/Mcompar_flag_sel_clok_cmp_eq0000_cy<8>
    SLICE_X5Y29.X        Tilo                  0.643   ilx_instance/flag_sel_clok_or0001
                                                       ilx_instance/flag_sel_clok_or0001
    SLICE_X7Y13.CE       net (fanout=1)        1.241   ilx_instance/flag_sel_clok_or0001
    SLICE_X7Y13.CLK      Tceck                 0.311   ilx_instance/flag_sel_clok
                                                       ilx_instance/flag_sel_clok
    -------------------------------------------------  ---------------------------
    Total                                     10.531ns (5.570ns logic, 4.961ns route)
                                                       (52.9% logic, 47.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.169ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fpga_spi_instance/FPGA_INTCLOCK_1 (FF)
  Destination:          ilx_instance/flag_sel_clok (FF)
  Requirement:          20.833ns
  Data Path Delay:      10.467ns (Levels of Logic = 10)
  Clock Path Skew:      -0.197ns (0.894 - 1.091)
  Source Clock:         sys_4xclk rising at 20.833ns
  Destination Clock:    sys_2xclk rising at 41.666ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: fpga_spi_instance/FPGA_INTCLOCK_1 to ilx_instance/flag_sel_clok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y23.XQ       Tcko                  0.631   fpga_spi_instance/FPGA_INTCLOCK<1>
                                                       fpga_spi_instance/FPGA_INTCLOCK_1
    SLICE_X7Y18.G3       net (fanout=3)        0.962   fpga_spi_instance/FPGA_INTCLOCK<1>
    SLICE_X7Y18.COUT     Topcyg                1.178   ilx_instance/_sub0000<0>
                                                       ilx_instance/Msub__sub0000_lut<1>_INV_0
                                                       ilx_instance/Msub__sub0000_cy<1>
    SLICE_X7Y19.CIN      net (fanout=1)        0.000   ilx_instance/Msub__sub0000_cy<1>
    SLICE_X7Y19.COUT     Tbyp                  0.130   ilx_instance/flag_end_rog_low2
                                                       ilx_instance/Msub__sub0000_cy<2>
                                                       ilx_instance/Msub__sub0000_cy<3>
    SLICE_X7Y20.CIN      net (fanout=1)        0.000   ilx_instance/Msub__sub0000_cy<3>
    SLICE_X7Y20.COUT     Tbyp                  0.130   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       ilx_instance/Msub__sub0000_cy<4>
                                                       ilx_instance/Msub__sub0000_cy<5>
    SLICE_X7Y21.CIN      net (fanout=1)        0.000   ilx_instance/Msub__sub0000_cy<5>
    SLICE_X7Y21.COUT     Tbyp                  0.130   make_pulse_instance/clk_2_5Mhz
                                                       ilx_instance/Msub__sub0000_cy<6>
                                                       ilx_instance/Msub__sub0000_cy<7>
    SLICE_X7Y22.CIN      net (fanout=1)        0.000   ilx_instance/Msub__sub0000_cy<7>
    SLICE_X7Y22.COUT     Tbyp                  0.130   ilx_instance/_sub0000<8>
                                                       ilx_instance/Msub__sub0000_cy<8>
                                                       ilx_instance/Msub__sub0000_cy<9>
    SLICE_X7Y23.CIN      net (fanout=1)        0.000   ilx_instance/Msub__sub0000_cy<9>
    SLICE_X7Y23.COUT     Tbyp                  0.130   ilx_instance/_sub0000<10>
                                                       ilx_instance/Msub__sub0000_cy<10>
                                                       ilx_instance/Msub__sub0000_cy<11>
    SLICE_X7Y24.CIN      net (fanout=1)        0.000   ilx_instance/Msub__sub0000_cy<11>
    SLICE_X7Y24.X        Tcinx                 0.604   ilx_instance/_sub0000<12>
                                                       ilx_instance/Msub__sub0000_xor<12>
    SLICE_X9Y22.F2       net (fanout=1)        1.614   ilx_instance/_sub0000<12>
    SLICE_X9Y22.COUT     Topcyf                1.195   U_ila_pro_0/U0/iTRIG_IN<13>
                                                       ilx_instance/Mcompar_flag_sel_clok_cmp_eq0000_lut<6>
                                                       ilx_instance/Mcompar_flag_sel_clok_cmp_eq0000_cy<6>
                                                       ilx_instance/Mcompar_flag_sel_clok_cmp_eq0000_cy<7>
    SLICE_X9Y23.CIN      net (fanout=1)        0.000   ilx_instance/Mcompar_flag_sel_clok_cmp_eq0000_cy<7>
    SLICE_X9Y23.XB       Tcinxb                0.296   ilx_instance/Mcompar_flag_sel_clok_cmp_eq0000_cy<8>
                                                       ilx_instance/Mcompar_flag_sel_clok_cmp_eq0000_cy<8>
    SLICE_X5Y29.F1       net (fanout=1)        1.142   ilx_instance/Mcompar_flag_sel_clok_cmp_eq0000_cy<8>
    SLICE_X5Y29.X        Tilo                  0.643   ilx_instance/flag_sel_clok_or0001
                                                       ilx_instance/flag_sel_clok_or0001
    SLICE_X7Y13.CE       net (fanout=1)        1.241   ilx_instance/flag_sel_clok_or0001
    SLICE_X7Y13.CLK      Tceck                 0.311   ilx_instance/flag_sel_clok
                                                       ilx_instance/flag_sel_clok
    -------------------------------------------------  ---------------------------
    Total                                     10.467ns (5.508ns logic, 4.959ns route)
                                                       (52.6% logic, 47.4% route)

--------------------------------------------------------------------------------

Paths for end point ad7621_instance/div_instance/ac_5 (SLICE_X22Y10.CE), 25 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.734ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fpga_spi_instance/FPGA_MAXSATVALUE_12 (FF)
  Destination:          ad7621_instance/div_instance/ac_5 (FF)
  Requirement:          20.833ns
  Data Path Delay:      6.979ns (Levels of Logic = 3)
  Clock Path Skew:      -0.120ns (0.927 - 1.047)
  Source Clock:         sys_4xclk rising at 20.833ns
  Destination Clock:    sys_2xclk rising at 41.666ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: fpga_spi_instance/FPGA_MAXSATVALUE_12 to ad7621_instance/div_instance/ac_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y12.YQ      Tcko                  0.580   fpga_spi_instance/FPGA_MAXSATVALUE<13>
                                                       fpga_spi_instance/FPGA_MAXSATVALUE_12
    SLICE_X18Y13.G3      net (fanout=3)        1.540   fpga_spi_instance/FPGA_MAXSATVALUE<12>
    SLICE_X18Y13.Y       Tilo                  0.707   fpga_spi_instance/transmit_data_mux0000<1>4
                                                       ad7621_instance/div_instance/busy_cmp_eq000037
    SLICE_X20Y13.G2      net (fanout=1)        0.423   ad7621_instance/div_instance/busy_cmp_eq000037
    SLICE_X20Y13.Y       Tilo                  0.707   ad7621_instance/div_instance/busy
                                                       ad7621_instance/div_instance/busy_cmp_eq000039
    SLICE_X18Y9.G1       net (fanout=2)        0.746   ad7621_instance/div_instance/busy_cmp_eq0000
    SLICE_X18Y9.Y        Tilo                  0.707   ad7621_instance/div_instance/q1_not0001
                                                       ad7621_instance/div_instance/q1_not0001
    SLICE_X22Y10.CE      net (fanout=11)       1.258   ad7621_instance/div_instance/q1_not0001
    SLICE_X22Y10.CLK     Tceck                 0.311   ad7621_instance/div_instance/ac<5>
                                                       ad7621_instance/div_instance/ac_5
    -------------------------------------------------  ---------------------------
    Total                                      6.979ns (3.012ns logic, 3.967ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.653ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fpga_spi_instance/FPGA_MAXSATVALUE_14 (FF)
  Destination:          ad7621_instance/div_instance/ac_5 (FF)
  Requirement:          20.833ns
  Data Path Delay:      6.049ns (Levels of Logic = 3)
  Clock Path Skew:      -0.131ns (0.927 - 1.058)
  Source Clock:         sys_4xclk rising at 20.833ns
  Destination Clock:    sys_2xclk rising at 41.666ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: fpga_spi_instance/FPGA_MAXSATVALUE_14 to ad7621_instance/div_instance/ac_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y10.YQ      Tcko                  0.676   fpga_spi_instance/FPGA_MAXSATVALUE<15>
                                                       fpga_spi_instance/FPGA_MAXSATVALUE_14
    SLICE_X18Y13.G2      net (fanout=3)        0.514   fpga_spi_instance/FPGA_MAXSATVALUE<14>
    SLICE_X18Y13.Y       Tilo                  0.707   fpga_spi_instance/transmit_data_mux0000<1>4
                                                       ad7621_instance/div_instance/busy_cmp_eq000037
    SLICE_X20Y13.G2      net (fanout=1)        0.423   ad7621_instance/div_instance/busy_cmp_eq000037
    SLICE_X20Y13.Y       Tilo                  0.707   ad7621_instance/div_instance/busy
                                                       ad7621_instance/div_instance/busy_cmp_eq000039
    SLICE_X18Y9.G1       net (fanout=2)        0.746   ad7621_instance/div_instance/busy_cmp_eq0000
    SLICE_X18Y9.Y        Tilo                  0.707   ad7621_instance/div_instance/q1_not0001
                                                       ad7621_instance/div_instance/q1_not0001
    SLICE_X22Y10.CE      net (fanout=11)       1.258   ad7621_instance/div_instance/q1_not0001
    SLICE_X22Y10.CLK     Tceck                 0.311   ad7621_instance/div_instance/ac<5>
                                                       ad7621_instance/div_instance/ac_5
    -------------------------------------------------  ---------------------------
    Total                                      6.049ns (3.108ns logic, 2.941ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.664ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fpga_spi_instance/FPGA_MAXSATVALUE_8 (FF)
  Destination:          ad7621_instance/div_instance/ac_5 (FF)
  Requirement:          20.833ns
  Data Path Delay:      6.040ns (Levels of Logic = 3)
  Clock Path Skew:      -0.129ns (0.927 - 1.056)
  Source Clock:         sys_4xclk rising at 20.833ns
  Destination Clock:    sys_2xclk rising at 41.666ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: fpga_spi_instance/FPGA_MAXSATVALUE_8 to ad7621_instance/div_instance/ac_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y12.YQ      Tcko                  0.580   fpga_spi_instance/FPGA_MAXSATVALUE<9>
                                                       fpga_spi_instance/FPGA_MAXSATVALUE_8
    SLICE_X17Y13.G2      net (fanout=3)        0.767   fpga_spi_instance/FPGA_MAXSATVALUE<8>
    SLICE_X17Y13.Y       Tilo                  0.648   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/EXTCAP_READY_dstat
                                                       ad7621_instance/div_instance/busy_cmp_eq000039_SW0
    SLICE_X20Y13.G3      net (fanout=1)        0.316   N25
    SLICE_X20Y13.Y       Tilo                  0.707   ad7621_instance/div_instance/busy
                                                       ad7621_instance/div_instance/busy_cmp_eq000039
    SLICE_X18Y9.G1       net (fanout=2)        0.746   ad7621_instance/div_instance/busy_cmp_eq0000
    SLICE_X18Y9.Y        Tilo                  0.707   ad7621_instance/div_instance/q1_not0001
                                                       ad7621_instance/div_instance/q1_not0001
    SLICE_X22Y10.CE      net (fanout=11)       1.258   ad7621_instance/div_instance/q1_not0001
    SLICE_X22Y10.CLK     Tceck                 0.311   ad7621_instance/div_instance/ac<5>
                                                       ad7621_instance/div_instance/ac_5
    -------------------------------------------------  ---------------------------
    Total                                      6.040ns (2.953ns logic, 3.087ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Paths for end point ad7621_instance/div_instance/ac_4 (SLICE_X22Y10.CE), 25 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.734ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fpga_spi_instance/FPGA_MAXSATVALUE_12 (FF)
  Destination:          ad7621_instance/div_instance/ac_4 (FF)
  Requirement:          20.833ns
  Data Path Delay:      6.979ns (Levels of Logic = 3)
  Clock Path Skew:      -0.120ns (0.927 - 1.047)
  Source Clock:         sys_4xclk rising at 20.833ns
  Destination Clock:    sys_2xclk rising at 41.666ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: fpga_spi_instance/FPGA_MAXSATVALUE_12 to ad7621_instance/div_instance/ac_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y12.YQ      Tcko                  0.580   fpga_spi_instance/FPGA_MAXSATVALUE<13>
                                                       fpga_spi_instance/FPGA_MAXSATVALUE_12
    SLICE_X18Y13.G3      net (fanout=3)        1.540   fpga_spi_instance/FPGA_MAXSATVALUE<12>
    SLICE_X18Y13.Y       Tilo                  0.707   fpga_spi_instance/transmit_data_mux0000<1>4
                                                       ad7621_instance/div_instance/busy_cmp_eq000037
    SLICE_X20Y13.G2      net (fanout=1)        0.423   ad7621_instance/div_instance/busy_cmp_eq000037
    SLICE_X20Y13.Y       Tilo                  0.707   ad7621_instance/div_instance/busy
                                                       ad7621_instance/div_instance/busy_cmp_eq000039
    SLICE_X18Y9.G1       net (fanout=2)        0.746   ad7621_instance/div_instance/busy_cmp_eq0000
    SLICE_X18Y9.Y        Tilo                  0.707   ad7621_instance/div_instance/q1_not0001
                                                       ad7621_instance/div_instance/q1_not0001
    SLICE_X22Y10.CE      net (fanout=11)       1.258   ad7621_instance/div_instance/q1_not0001
    SLICE_X22Y10.CLK     Tceck                 0.311   ad7621_instance/div_instance/ac<5>
                                                       ad7621_instance/div_instance/ac_4
    -------------------------------------------------  ---------------------------
    Total                                      6.979ns (3.012ns logic, 3.967ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.653ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fpga_spi_instance/FPGA_MAXSATVALUE_14 (FF)
  Destination:          ad7621_instance/div_instance/ac_4 (FF)
  Requirement:          20.833ns
  Data Path Delay:      6.049ns (Levels of Logic = 3)
  Clock Path Skew:      -0.131ns (0.927 - 1.058)
  Source Clock:         sys_4xclk rising at 20.833ns
  Destination Clock:    sys_2xclk rising at 41.666ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: fpga_spi_instance/FPGA_MAXSATVALUE_14 to ad7621_instance/div_instance/ac_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y10.YQ      Tcko                  0.676   fpga_spi_instance/FPGA_MAXSATVALUE<15>
                                                       fpga_spi_instance/FPGA_MAXSATVALUE_14
    SLICE_X18Y13.G2      net (fanout=3)        0.514   fpga_spi_instance/FPGA_MAXSATVALUE<14>
    SLICE_X18Y13.Y       Tilo                  0.707   fpga_spi_instance/transmit_data_mux0000<1>4
                                                       ad7621_instance/div_instance/busy_cmp_eq000037
    SLICE_X20Y13.G2      net (fanout=1)        0.423   ad7621_instance/div_instance/busy_cmp_eq000037
    SLICE_X20Y13.Y       Tilo                  0.707   ad7621_instance/div_instance/busy
                                                       ad7621_instance/div_instance/busy_cmp_eq000039
    SLICE_X18Y9.G1       net (fanout=2)        0.746   ad7621_instance/div_instance/busy_cmp_eq0000
    SLICE_X18Y9.Y        Tilo                  0.707   ad7621_instance/div_instance/q1_not0001
                                                       ad7621_instance/div_instance/q1_not0001
    SLICE_X22Y10.CE      net (fanout=11)       1.258   ad7621_instance/div_instance/q1_not0001
    SLICE_X22Y10.CLK     Tceck                 0.311   ad7621_instance/div_instance/ac<5>
                                                       ad7621_instance/div_instance/ac_4
    -------------------------------------------------  ---------------------------
    Total                                      6.049ns (3.108ns logic, 2.941ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.664ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fpga_spi_instance/FPGA_MAXSATVALUE_8 (FF)
  Destination:          ad7621_instance/div_instance/ac_4 (FF)
  Requirement:          20.833ns
  Data Path Delay:      6.040ns (Levels of Logic = 3)
  Clock Path Skew:      -0.129ns (0.927 - 1.056)
  Source Clock:         sys_4xclk rising at 20.833ns
  Destination Clock:    sys_2xclk rising at 41.666ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: fpga_spi_instance/FPGA_MAXSATVALUE_8 to ad7621_instance/div_instance/ac_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y12.YQ      Tcko                  0.580   fpga_spi_instance/FPGA_MAXSATVALUE<9>
                                                       fpga_spi_instance/FPGA_MAXSATVALUE_8
    SLICE_X17Y13.G2      net (fanout=3)        0.767   fpga_spi_instance/FPGA_MAXSATVALUE<8>
    SLICE_X17Y13.Y       Tilo                  0.648   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/EXTCAP_READY_dstat
                                                       ad7621_instance/div_instance/busy_cmp_eq000039_SW0
    SLICE_X20Y13.G3      net (fanout=1)        0.316   N25
    SLICE_X20Y13.Y       Tilo                  0.707   ad7621_instance/div_instance/busy
                                                       ad7621_instance/div_instance/busy_cmp_eq000039
    SLICE_X18Y9.G1       net (fanout=2)        0.746   ad7621_instance/div_instance/busy_cmp_eq0000
    SLICE_X18Y9.Y        Tilo                  0.707   ad7621_instance/div_instance/q1_not0001
                                                       ad7621_instance/div_instance/q1_not0001
    SLICE_X22Y10.CE      net (fanout=11)       1.258   ad7621_instance/div_instance/q1_not0001
    SLICE_X22Y10.CLK     Tceck                 0.311   ad7621_instance/div_instance/ac<5>
                                                       ad7621_instance/div_instance/ac_4
    -------------------------------------------------  ---------------------------
    Total                                      6.040ns (2.953ns logic, 3.087ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_wizard_instance_CLK2X_BUF = PERIOD TIMEGRP
        "clk_wizard_instance_CLK2X_BUF" TS_sys_clk / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ad7621_instance/div_instance/y1_1 (SLICE_X19Y9.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.669ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fpga_spi_instance/FPGA_MAXSATVALUE_7 (FF)
  Destination:          ad7621_instance/div_instance/y1_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.975ns (Levels of Logic = 0)
  Clock Path Skew:      0.306ns (1.157 - 0.851)
  Source Clock:         sys_4xclk rising at 41.666ns
  Destination Clock:    sys_2xclk rising at 41.666ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: fpga_spi_instance/FPGA_MAXSATVALUE_7 to ad7621_instance/div_instance/y1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y11.XQ      Tcko                  0.505   fpga_spi_instance/FPGA_MAXSATVALUE<7>
                                                       fpga_spi_instance/FPGA_MAXSATVALUE_7
    SLICE_X19Y9.BX       net (fanout=3)        0.381   fpga_spi_instance/FPGA_MAXSATVALUE<7>
    SLICE_X19Y9.CLK      Tckdi       (-Th)    -0.089   ad7621_instance/div_instance/y1<1>
                                                       ad7621_instance/div_instance/y1_1
    -------------------------------------------------  ---------------------------
    Total                                      0.975ns (0.594ns logic, 0.381ns route)
                                                       (60.9% logic, 39.1% route)

--------------------------------------------------------------------------------

Paths for end point ad7621_instance/div_instance/y1_0 (SLICE_X19Y9.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.759ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fpga_spi_instance/FPGA_MAXSATVALUE_6 (FF)
  Destination:          ad7621_instance/div_instance/y1_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.065ns (Levels of Logic = 0)
  Clock Path Skew:      0.306ns (1.157 - 0.851)
  Source Clock:         sys_4xclk rising at 41.666ns
  Destination Clock:    sys_2xclk rising at 41.666ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: fpga_spi_instance/FPGA_MAXSATVALUE_6 to ad7621_instance/div_instance/y1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y11.YQ      Tcko                  0.541   fpga_spi_instance/FPGA_MAXSATVALUE<7>
                                                       fpga_spi_instance/FPGA_MAXSATVALUE_6
    SLICE_X19Y9.BY       net (fanout=3)        0.384   fpga_spi_instance/FPGA_MAXSATVALUE<6>
    SLICE_X19Y9.CLK      Tckdi       (-Th)    -0.140   ad7621_instance/div_instance/y1<1>
                                                       ad7621_instance/div_instance/y1_0
    -------------------------------------------------  ---------------------------
    Total                                      1.065ns (0.681ns logic, 0.384ns route)
                                                       (63.9% logic, 36.1% route)

--------------------------------------------------------------------------------

Paths for end point ad7621_instance/div_instance/y1_7 (SLICE_X21Y14.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.854ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fpga_spi_instance/FPGA_MAXSATVALUE_13 (FF)
  Destination:          ad7621_instance/div_instance/y1_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.151ns (Levels of Logic = 0)
  Clock Path Skew:      0.297ns (1.138 - 0.841)
  Source Clock:         sys_4xclk rising at 41.666ns
  Destination Clock:    sys_2xclk rising at 41.666ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: fpga_spi_instance/FPGA_MAXSATVALUE_13 to ad7621_instance/div_instance/y1_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y12.XQ      Tcko                  0.473   fpga_spi_instance/FPGA_MAXSATVALUE<13>
                                                       fpga_spi_instance/FPGA_MAXSATVALUE_13
    SLICE_X21Y14.BX      net (fanout=3)        0.589   fpga_spi_instance/FPGA_MAXSATVALUE<13>
    SLICE_X21Y14.CLK     Tckdi       (-Th)    -0.089   ad7621_instance/div_instance/y1<7>
                                                       ad7621_instance/div_instance/y1_7
    -------------------------------------------------  ---------------------------
    Total                                      1.151ns (0.562ns logic, 0.589ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_wizard_instance_CLK2X_BUF = PERIOD TIMEGRP
        "clk_wizard_instance_CLK2X_BUF" TS_sys_clk / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 38.462ns (period - (min low pulse limit / (low pulse / period)))
  Period: 41.666ns
  Low pulse: 20.833ns
  Low pulse limit: 1.602ns (Trpw)
  Physical resource: fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i/SR
  Logical resource: fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i/SR
  Location pin: SLICE_X8Y7.SR
  Clock network: fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2
--------------------------------------------------------------------------------
Slack: 38.462ns (period - (min high pulse limit / (high pulse / period)))
  Period: 41.666ns
  High pulse: 20.833ns
  High pulse limit: 1.602ns (Trpw)
  Physical resource: fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i/SR
  Logical resource: fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i/SR
  Location pin: SLICE_X8Y7.SR
  Clock network: fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2
--------------------------------------------------------------------------------
Slack: 38.462ns (period - (min low pulse limit / (low pulse / period)))
  Period: 41.666ns
  Low pulse: 20.833ns
  Low pulse limit: 1.602ns (Trpw)
  Physical resource: fifo_empty/SR
  Logical resource: fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i/SR
  Location pin: SLICE_X4Y0.SR
  Clock network: fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<2>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_wizard_instance_CLKFX_BUF = PERIOD TIMEGRP         
"clk_wizard_instance_CLKFX_BUF" TS_sys_clk / 4 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1347822 paths analyzed, 1076 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  20.367ns.
--------------------------------------------------------------------------------

Paths for end point mk_strobe_instance/r_cnt_cont_strobe_26 (SLICE_X13Y20.SR), 46335 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.466ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fpga_spi_instance/FPGA_STRBCOUNT_0 (FF)
  Destination:          mk_strobe_instance/r_cnt_cont_strobe_26 (FF)
  Requirement:          20.833ns
  Data Path Delay:      20.252ns (Levels of Logic = 18)
  Clock Path Skew:      -0.115ns (0.221 - 0.336)
  Source Clock:         sys_4xclk rising at 0.000ns
  Destination Clock:    sys_4xclk rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: fpga_spi_instance/FPGA_STRBCOUNT_0 to mk_strobe_instance/r_cnt_cont_strobe_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y0.YQ       Tcko                  0.676   fpga_spi_instance/FPGA_STRBCOUNT<1>
                                                       fpga_spi_instance/FPGA_STRBCOUNT_0
    SLICE_X11Y0.F1       net (fanout=4)        0.593   fpga_spi_instance/FPGA_STRBCOUNT<0>
    SLICE_X11Y0.COUT     Topcyf                1.195   mk_strobe_instance/mult0000_addsub0001<0>
                                                       mk_strobe_instance/Madd_mult0000_addsub0001_lut<0>_INV_0
                                                       mk_strobe_instance/Madd_mult0000_addsub0001_cy<0>
                                                       mk_strobe_instance/Madd_mult0000_addsub0001_cy<1>
    SLICE_X11Y1.CIN      net (fanout=1)        0.000   mk_strobe_instance/Madd_mult0000_addsub0001_cy<1>
    SLICE_X11Y1.COUT     Tbyp                  0.130   mk_strobe_instance/mult0000_addsub0001<2>
                                                       mk_strobe_instance/Madd_mult0000_addsub0001_cy<2>
                                                       mk_strobe_instance/Madd_mult0000_addsub0001_cy<3>
    SLICE_X11Y2.CIN      net (fanout=1)        0.000   mk_strobe_instance/Madd_mult0000_addsub0001_cy<3>
    SLICE_X11Y2.COUT     Tbyp                  0.130   mk_strobe_instance/mult0000_addsub0001<4>
                                                       mk_strobe_instance/Madd_mult0000_addsub0001_cy<4>
                                                       mk_strobe_instance/Madd_mult0000_addsub0001_cy<5>
    SLICE_X11Y3.CIN      net (fanout=1)        0.000   mk_strobe_instance/Madd_mult0000_addsub0001_cy<5>
    SLICE_X11Y3.COUT     Tbyp                  0.130   mk_strobe_instance/mult0000_addsub0001<6>
                                                       mk_strobe_instance/Madd_mult0000_addsub0001_cy<6>
                                                       mk_strobe_instance/Madd_mult0000_addsub0001_cy<7>
    SLICE_X11Y4.CIN      net (fanout=1)        0.000   mk_strobe_instance/Madd_mult0000_addsub0001_cy<7>
    SLICE_X11Y4.Y        Tciny                 0.864   mk_strobe_instance/mult0000_addsub0001<8>
                                                       mk_strobe_instance/Madd_mult0000_addsub0001_cy<8>
                                                       mk_strobe_instance/Madd_mult0000_addsub0001_xor<9>
    MULT18X18_X0Y1.A9    net (fanout=1)        1.727   mk_strobe_instance/mult0000_addsub0001<9>
    MULT18X18_X0Y1.P9    Tmult                 4.525   mk_strobe_instance/Mmult__mult0000
                                                       mk_strobe_instance/Mmult__mult0000
    SLICE_X15Y5.G1       net (fanout=1)        1.172   mk_strobe_instance/_mult0000<9>
    SLICE_X15Y5.COUT     Topcyg                1.178   mk_strobe_instance/_sub0000<8>
                                                       mk_strobe_instance/Msub__sub0000_lut<9>_INV_0
                                                       mk_strobe_instance/Msub__sub0000_cy<9>
    SLICE_X15Y6.CIN      net (fanout=1)        0.000   mk_strobe_instance/Msub__sub0000_cy<9>
    SLICE_X15Y6.COUT     Tbyp                  0.130   mk_strobe_instance/_sub0000<10>
                                                       mk_strobe_instance/Msub__sub0000_cy<10>
                                                       mk_strobe_instance/Msub__sub0000_cy<11>
    SLICE_X15Y7.CIN      net (fanout=1)        0.000   mk_strobe_instance/Msub__sub0000_cy<11>
    SLICE_X15Y7.COUT     Tbyp                  0.130   mk_strobe_instance/_sub0000<12>
                                                       mk_strobe_instance/Msub__sub0000_cy<12>
                                                       mk_strobe_instance/Msub__sub0000_cy<13>
    SLICE_X15Y8.CIN      net (fanout=1)        0.000   mk_strobe_instance/Msub__sub0000_cy<13>
    SLICE_X15Y8.COUT     Tbyp                  0.130   mk_strobe_instance/_sub0000<14>
                                                       mk_strobe_instance/Msub__sub0000_cy<14>
                                                       mk_strobe_instance/Msub__sub0000_cy<15>
    SLICE_X15Y9.CIN      net (fanout=1)        0.000   mk_strobe_instance/Msub__sub0000_cy<15>
    SLICE_X15Y9.COUT     Tbyp                  0.130   fpga_spi_instance/Rx_Done
                                                       mk_strobe_instance/Msub__sub0000_cy<16>
                                                       mk_strobe_instance/Msub__sub0000_cy<17>
    SLICE_X15Y10.CIN     net (fanout=1)        0.000   mk_strobe_instance/Msub__sub0000_cy<17>
    SLICE_X15Y10.COUT    Tbyp                  0.130   mk_strobe_instance/_sub0000<18>
                                                       mk_strobe_instance/Msub__sub0000_cy<18>
                                                       mk_strobe_instance/Msub__sub0000_cy<19>
    SLICE_X15Y11.CIN     net (fanout=1)        0.000   mk_strobe_instance/Msub__sub0000_cy<19>
    SLICE_X15Y11.Y       Tciny                 0.864   mk_strobe_instance/_sub0000<20>
                                                       mk_strobe_instance/Msub__sub0000_cy<20>
                                                       mk_strobe_instance/Msub__sub0000_xor<21>
    SLICE_X12Y14.F2      net (fanout=1)        0.931   mk_strobe_instance/_sub0000<21>
    SLICE_X12Y14.COUT    Topcyf                1.305   mk_strobe_instance/prev_countbase<7>
                                                       mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_lut<10>
                                                       mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<10>
                                                       mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<11>
    SLICE_X12Y15.CIN     net (fanout=1)        0.000   mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<11>
    SLICE_X12Y15.COUT    Tbyp                  0.156   U_ila_pro_0/U0/iTRIG_IN<3>
                                                       mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<12>
                                                       mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<13>
    SLICE_X12Y16.CIN     net (fanout=1)        0.000   mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<13>
    SLICE_X12Y16.COUT    Tbyp                  0.156   mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<15>
                                                       mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<14>
                                                       mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<15>
    SLICE_X12Y17.CIN     net (fanout=1)        0.000   mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<15>
    SLICE_X12Y17.XB      Tcinxb                0.428   mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<16>
                                                       mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<16>
    SLICE_X10Y16.G3      net (fanout=2)        0.379   mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<16>
    SLICE_X10Y16.Y       Tilo                  0.707   mk_strobe_instance/cont_strobe_or0000
                                                       mk_strobe_instance/r_cnt_cont_strobe_or00001
    SLICE_X13Y20.SR      net (fanout=14)       1.489   mk_strobe_instance/r_cnt_cont_strobe_or0000
    SLICE_X13Y20.CLK     Tsrck                 0.867   mk_strobe_instance/r_cnt_cont_strobe<26>
                                                       mk_strobe_instance/r_cnt_cont_strobe_26
    -------------------------------------------------  ---------------------------
    Total                                     20.252ns (13.961ns logic, 6.291ns route)
                                                       (68.9% logic, 31.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.556ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fpga_spi_instance/FPGA_STRBCOUNT_0 (FF)
  Destination:          mk_strobe_instance/r_cnt_cont_strobe_26 (FF)
  Requirement:          20.833ns
  Data Path Delay:      20.162ns (Levels of Logic = 21)
  Clock Path Skew:      -0.115ns (0.221 - 0.336)
  Source Clock:         sys_4xclk rising at 0.000ns
  Destination Clock:    sys_4xclk rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: fpga_spi_instance/FPGA_STRBCOUNT_0 to mk_strobe_instance/r_cnt_cont_strobe_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y0.YQ       Tcko                  0.676   fpga_spi_instance/FPGA_STRBCOUNT<1>
                                                       fpga_spi_instance/FPGA_STRBCOUNT_0
    SLICE_X11Y0.F1       net (fanout=4)        0.593   fpga_spi_instance/FPGA_STRBCOUNT<0>
    SLICE_X11Y0.COUT     Topcyf                1.195   mk_strobe_instance/mult0000_addsub0001<0>
                                                       mk_strobe_instance/Madd_mult0000_addsub0001_lut<0>_INV_0
                                                       mk_strobe_instance/Madd_mult0000_addsub0001_cy<0>
                                                       mk_strobe_instance/Madd_mult0000_addsub0001_cy<1>
    SLICE_X11Y1.CIN      net (fanout=1)        0.000   mk_strobe_instance/Madd_mult0000_addsub0001_cy<1>
    SLICE_X11Y1.COUT     Tbyp                  0.130   mk_strobe_instance/mult0000_addsub0001<2>
                                                       mk_strobe_instance/Madd_mult0000_addsub0001_cy<2>
                                                       mk_strobe_instance/Madd_mult0000_addsub0001_cy<3>
    SLICE_X11Y2.CIN      net (fanout=1)        0.000   mk_strobe_instance/Madd_mult0000_addsub0001_cy<3>
    SLICE_X11Y2.COUT     Tbyp                  0.130   mk_strobe_instance/mult0000_addsub0001<4>
                                                       mk_strobe_instance/Madd_mult0000_addsub0001_cy<4>
                                                       mk_strobe_instance/Madd_mult0000_addsub0001_cy<5>
    SLICE_X11Y3.CIN      net (fanout=1)        0.000   mk_strobe_instance/Madd_mult0000_addsub0001_cy<5>
    SLICE_X11Y3.COUT     Tbyp                  0.130   mk_strobe_instance/mult0000_addsub0001<6>
                                                       mk_strobe_instance/Madd_mult0000_addsub0001_cy<6>
                                                       mk_strobe_instance/Madd_mult0000_addsub0001_cy<7>
    SLICE_X11Y4.CIN      net (fanout=1)        0.000   mk_strobe_instance/Madd_mult0000_addsub0001_cy<7>
    SLICE_X11Y4.Y        Tciny                 0.864   mk_strobe_instance/mult0000_addsub0001<8>
                                                       mk_strobe_instance/Madd_mult0000_addsub0001_cy<8>
                                                       mk_strobe_instance/Madd_mult0000_addsub0001_xor<9>
    MULT18X18_X0Y1.A9    net (fanout=1)        1.727   mk_strobe_instance/mult0000_addsub0001<9>
    MULT18X18_X0Y1.P9    Tmult                 4.525   mk_strobe_instance/Mmult__mult0000
                                                       mk_strobe_instance/Mmult__mult0000
    SLICE_X15Y5.G1       net (fanout=1)        1.172   mk_strobe_instance/_mult0000<9>
    SLICE_X15Y5.COUT     Topcyg                1.178   mk_strobe_instance/_sub0000<8>
                                                       mk_strobe_instance/Msub__sub0000_lut<9>_INV_0
                                                       mk_strobe_instance/Msub__sub0000_cy<9>
    SLICE_X15Y6.CIN      net (fanout=1)        0.000   mk_strobe_instance/Msub__sub0000_cy<9>
    SLICE_X15Y6.COUT     Tbyp                  0.130   mk_strobe_instance/_sub0000<10>
                                                       mk_strobe_instance/Msub__sub0000_cy<10>
                                                       mk_strobe_instance/Msub__sub0000_cy<11>
    SLICE_X15Y7.CIN      net (fanout=1)        0.000   mk_strobe_instance/Msub__sub0000_cy<11>
    SLICE_X15Y7.COUT     Tbyp                  0.130   mk_strobe_instance/_sub0000<12>
                                                       mk_strobe_instance/Msub__sub0000_cy<12>
                                                       mk_strobe_instance/Msub__sub0000_cy<13>
    SLICE_X15Y8.CIN      net (fanout=1)        0.000   mk_strobe_instance/Msub__sub0000_cy<13>
    SLICE_X15Y8.COUT     Tbyp                  0.130   mk_strobe_instance/_sub0000<14>
                                                       mk_strobe_instance/Msub__sub0000_cy<14>
                                                       mk_strobe_instance/Msub__sub0000_cy<15>
    SLICE_X15Y9.CIN      net (fanout=1)        0.000   mk_strobe_instance/Msub__sub0000_cy<15>
    SLICE_X15Y9.COUT     Tbyp                  0.130   fpga_spi_instance/Rx_Done
                                                       mk_strobe_instance/Msub__sub0000_cy<16>
                                                       mk_strobe_instance/Msub__sub0000_cy<17>
    SLICE_X15Y10.CIN     net (fanout=1)        0.000   mk_strobe_instance/Msub__sub0000_cy<17>
    SLICE_X15Y10.COUT    Tbyp                  0.130   mk_strobe_instance/_sub0000<18>
                                                       mk_strobe_instance/Msub__sub0000_cy<18>
                                                       mk_strobe_instance/Msub__sub0000_cy<19>
    SLICE_X15Y11.CIN     net (fanout=1)        0.000   mk_strobe_instance/Msub__sub0000_cy<19>
    SLICE_X15Y11.COUT    Tbyp                  0.130   mk_strobe_instance/_sub0000<20>
                                                       mk_strobe_instance/Msub__sub0000_cy<20>
                                                       mk_strobe_instance/Msub__sub0000_cy<21>
    SLICE_X15Y12.CIN     net (fanout=1)        0.000   mk_strobe_instance/Msub__sub0000_cy<21>
    SLICE_X15Y12.COUT    Tbyp                  0.130   ilx_instance/ilx511b_rog
                                                       mk_strobe_instance/Msub__sub0000_cy<22>
                                                       mk_strobe_instance/Msub__sub0000_cy<23>
    SLICE_X15Y13.CIN     net (fanout=1)        0.000   mk_strobe_instance/Msub__sub0000_cy<23>
    SLICE_X15Y13.COUT    Tbyp                  0.130   mk_strobe_instance/_sub0000<24>
                                                       mk_strobe_instance/Msub__sub0000_cy<24>
                                                       mk_strobe_instance/Msub__sub0000_cy<25>
    SLICE_X15Y14.CIN     net (fanout=1)        0.000   mk_strobe_instance/Msub__sub0000_cy<25>
    SLICE_X15Y14.COUT    Tbyp                  0.130   mk_strobe_instance/_sub0000<26>
                                                       mk_strobe_instance/Msub__sub0000_cy<26>
                                                       mk_strobe_instance/Msub__sub0000_cy<27>
    SLICE_X15Y15.CIN     net (fanout=1)        0.000   mk_strobe_instance/Msub__sub0000_cy<27>
    SLICE_X15Y15.COUT    Tbyp                  0.130   ad7621_instance/ad7621_convst
                                                       mk_strobe_instance/Msub__sub0000_cy<28>
                                                       mk_strobe_instance/Msub__sub0000_cy<29>
    SLICE_X15Y16.CIN     net (fanout=1)        0.000   mk_strobe_instance/Msub__sub0000_cy<29>
    SLICE_X15Y16.Y       Tciny                 0.864   mk_strobe_instance/_sub0000<30>
                                                       mk_strobe_instance/Msub__sub0000_cy<30>
                                                       mk_strobe_instance/Msub__sub0000_xor<31>
    SLICE_X12Y16.G4      net (fanout=1)        0.512   mk_strobe_instance/_sub0000<31>
    SLICE_X12Y16.COUT    Topcyg                1.296   mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<15>
                                                       mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_lut<15>
                                                       mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<15>
    SLICE_X12Y17.CIN     net (fanout=1)        0.000   mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<15>
    SLICE_X12Y17.XB      Tcinxb                0.428   mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<16>
                                                       mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<16>
    SLICE_X10Y16.G3      net (fanout=2)        0.379   mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<16>
    SLICE_X10Y16.Y       Tilo                  0.707   mk_strobe_instance/cont_strobe_or0000
                                                       mk_strobe_instance/r_cnt_cont_strobe_or00001
    SLICE_X13Y20.SR      net (fanout=14)       1.489   mk_strobe_instance/r_cnt_cont_strobe_or0000
    SLICE_X13Y20.CLK     Tsrck                 0.867   mk_strobe_instance/r_cnt_cont_strobe<26>
                                                       mk_strobe_instance/r_cnt_cont_strobe_26
    -------------------------------------------------  ---------------------------
    Total                                     20.162ns (14.290ns logic, 5.872ns route)
                                                       (70.9% logic, 29.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.569ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fpga_spi_instance/FPGA_STRBCOUNT_8 (FF)
  Destination:          mk_strobe_instance/r_cnt_cont_strobe_26 (FF)
  Requirement:          20.833ns
  Data Path Delay:      20.072ns (Levels of Logic = 14)
  Clock Path Skew:      -0.192ns (0.221 - 0.413)
  Source Clock:         sys_4xclk rising at 0.000ns
  Destination Clock:    sys_4xclk rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: fpga_spi_instance/FPGA_STRBCOUNT_8 to mk_strobe_instance/r_cnt_cont_strobe_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y3.YQ       Tcko                  0.676   fpga_spi_instance/FPGA_STRBCOUNT<9>
                                                       fpga_spi_instance/FPGA_STRBCOUNT_8
    SLICE_X11Y4.F1       net (fanout=4)        1.009   fpga_spi_instance/FPGA_STRBCOUNT<8>
    SLICE_X11Y4.Y        Topy                  1.853   mk_strobe_instance/mult0000_addsub0001<8>
                                                       fpga_spi_instance/FPGA_STRBCOUNT<8>_rt
                                                       mk_strobe_instance/Madd_mult0000_addsub0001_cy<8>
                                                       mk_strobe_instance/Madd_mult0000_addsub0001_xor<9>
    MULT18X18_X0Y1.A9    net (fanout=1)        1.727   mk_strobe_instance/mult0000_addsub0001<9>
    MULT18X18_X0Y1.P9    Tmult                 4.525   mk_strobe_instance/Mmult__mult0000
                                                       mk_strobe_instance/Mmult__mult0000
    SLICE_X15Y5.G1       net (fanout=1)        1.172   mk_strobe_instance/_mult0000<9>
    SLICE_X15Y5.COUT     Topcyg                1.178   mk_strobe_instance/_sub0000<8>
                                                       mk_strobe_instance/Msub__sub0000_lut<9>_INV_0
                                                       mk_strobe_instance/Msub__sub0000_cy<9>
    SLICE_X15Y6.CIN      net (fanout=1)        0.000   mk_strobe_instance/Msub__sub0000_cy<9>
    SLICE_X15Y6.COUT     Tbyp                  0.130   mk_strobe_instance/_sub0000<10>
                                                       mk_strobe_instance/Msub__sub0000_cy<10>
                                                       mk_strobe_instance/Msub__sub0000_cy<11>
    SLICE_X15Y7.CIN      net (fanout=1)        0.000   mk_strobe_instance/Msub__sub0000_cy<11>
    SLICE_X15Y7.COUT     Tbyp                  0.130   mk_strobe_instance/_sub0000<12>
                                                       mk_strobe_instance/Msub__sub0000_cy<12>
                                                       mk_strobe_instance/Msub__sub0000_cy<13>
    SLICE_X15Y8.CIN      net (fanout=1)        0.000   mk_strobe_instance/Msub__sub0000_cy<13>
    SLICE_X15Y8.COUT     Tbyp                  0.130   mk_strobe_instance/_sub0000<14>
                                                       mk_strobe_instance/Msub__sub0000_cy<14>
                                                       mk_strobe_instance/Msub__sub0000_cy<15>
    SLICE_X15Y9.CIN      net (fanout=1)        0.000   mk_strobe_instance/Msub__sub0000_cy<15>
    SLICE_X15Y9.COUT     Tbyp                  0.130   fpga_spi_instance/Rx_Done
                                                       mk_strobe_instance/Msub__sub0000_cy<16>
                                                       mk_strobe_instance/Msub__sub0000_cy<17>
    SLICE_X15Y10.CIN     net (fanout=1)        0.000   mk_strobe_instance/Msub__sub0000_cy<17>
    SLICE_X15Y10.COUT    Tbyp                  0.130   mk_strobe_instance/_sub0000<18>
                                                       mk_strobe_instance/Msub__sub0000_cy<18>
                                                       mk_strobe_instance/Msub__sub0000_cy<19>
    SLICE_X15Y11.CIN     net (fanout=1)        0.000   mk_strobe_instance/Msub__sub0000_cy<19>
    SLICE_X15Y11.Y       Tciny                 0.864   mk_strobe_instance/_sub0000<20>
                                                       mk_strobe_instance/Msub__sub0000_cy<20>
                                                       mk_strobe_instance/Msub__sub0000_xor<21>
    SLICE_X12Y14.F2      net (fanout=1)        0.931   mk_strobe_instance/_sub0000<21>
    SLICE_X12Y14.COUT    Topcyf                1.305   mk_strobe_instance/prev_countbase<7>
                                                       mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_lut<10>
                                                       mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<10>
                                                       mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<11>
    SLICE_X12Y15.CIN     net (fanout=1)        0.000   mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<11>
    SLICE_X12Y15.COUT    Tbyp                  0.156   U_ila_pro_0/U0/iTRIG_IN<3>
                                                       mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<12>
                                                       mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<13>
    SLICE_X12Y16.CIN     net (fanout=1)        0.000   mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<13>
    SLICE_X12Y16.COUT    Tbyp                  0.156   mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<15>
                                                       mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<14>
                                                       mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<15>
    SLICE_X12Y17.CIN     net (fanout=1)        0.000   mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<15>
    SLICE_X12Y17.XB      Tcinxb                0.428   mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<16>
                                                       mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<16>
    SLICE_X10Y16.G3      net (fanout=2)        0.379   mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<16>
    SLICE_X10Y16.Y       Tilo                  0.707   mk_strobe_instance/cont_strobe_or0000
                                                       mk_strobe_instance/r_cnt_cont_strobe_or00001
    SLICE_X13Y20.SR      net (fanout=14)       1.489   mk_strobe_instance/r_cnt_cont_strobe_or0000
    SLICE_X13Y20.CLK     Tsrck                 0.867   mk_strobe_instance/r_cnt_cont_strobe<26>
                                                       mk_strobe_instance/r_cnt_cont_strobe_26
    -------------------------------------------------  ---------------------------
    Total                                     20.072ns (13.365ns logic, 6.707ns route)
                                                       (66.6% logic, 33.4% route)

--------------------------------------------------------------------------------

Paths for end point mk_strobe_instance/r_cnt_cont_strobe_27 (SLICE_X13Y20.SR), 46335 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.466ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fpga_spi_instance/FPGA_STRBCOUNT_0 (FF)
  Destination:          mk_strobe_instance/r_cnt_cont_strobe_27 (FF)
  Requirement:          20.833ns
  Data Path Delay:      20.252ns (Levels of Logic = 18)
  Clock Path Skew:      -0.115ns (0.221 - 0.336)
  Source Clock:         sys_4xclk rising at 0.000ns
  Destination Clock:    sys_4xclk rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: fpga_spi_instance/FPGA_STRBCOUNT_0 to mk_strobe_instance/r_cnt_cont_strobe_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y0.YQ       Tcko                  0.676   fpga_spi_instance/FPGA_STRBCOUNT<1>
                                                       fpga_spi_instance/FPGA_STRBCOUNT_0
    SLICE_X11Y0.F1       net (fanout=4)        0.593   fpga_spi_instance/FPGA_STRBCOUNT<0>
    SLICE_X11Y0.COUT     Topcyf                1.195   mk_strobe_instance/mult0000_addsub0001<0>
                                                       mk_strobe_instance/Madd_mult0000_addsub0001_lut<0>_INV_0
                                                       mk_strobe_instance/Madd_mult0000_addsub0001_cy<0>
                                                       mk_strobe_instance/Madd_mult0000_addsub0001_cy<1>
    SLICE_X11Y1.CIN      net (fanout=1)        0.000   mk_strobe_instance/Madd_mult0000_addsub0001_cy<1>
    SLICE_X11Y1.COUT     Tbyp                  0.130   mk_strobe_instance/mult0000_addsub0001<2>
                                                       mk_strobe_instance/Madd_mult0000_addsub0001_cy<2>
                                                       mk_strobe_instance/Madd_mult0000_addsub0001_cy<3>
    SLICE_X11Y2.CIN      net (fanout=1)        0.000   mk_strobe_instance/Madd_mult0000_addsub0001_cy<3>
    SLICE_X11Y2.COUT     Tbyp                  0.130   mk_strobe_instance/mult0000_addsub0001<4>
                                                       mk_strobe_instance/Madd_mult0000_addsub0001_cy<4>
                                                       mk_strobe_instance/Madd_mult0000_addsub0001_cy<5>
    SLICE_X11Y3.CIN      net (fanout=1)        0.000   mk_strobe_instance/Madd_mult0000_addsub0001_cy<5>
    SLICE_X11Y3.COUT     Tbyp                  0.130   mk_strobe_instance/mult0000_addsub0001<6>
                                                       mk_strobe_instance/Madd_mult0000_addsub0001_cy<6>
                                                       mk_strobe_instance/Madd_mult0000_addsub0001_cy<7>
    SLICE_X11Y4.CIN      net (fanout=1)        0.000   mk_strobe_instance/Madd_mult0000_addsub0001_cy<7>
    SLICE_X11Y4.Y        Tciny                 0.864   mk_strobe_instance/mult0000_addsub0001<8>
                                                       mk_strobe_instance/Madd_mult0000_addsub0001_cy<8>
                                                       mk_strobe_instance/Madd_mult0000_addsub0001_xor<9>
    MULT18X18_X0Y1.A9    net (fanout=1)        1.727   mk_strobe_instance/mult0000_addsub0001<9>
    MULT18X18_X0Y1.P9    Tmult                 4.525   mk_strobe_instance/Mmult__mult0000
                                                       mk_strobe_instance/Mmult__mult0000
    SLICE_X15Y5.G1       net (fanout=1)        1.172   mk_strobe_instance/_mult0000<9>
    SLICE_X15Y5.COUT     Topcyg                1.178   mk_strobe_instance/_sub0000<8>
                                                       mk_strobe_instance/Msub__sub0000_lut<9>_INV_0
                                                       mk_strobe_instance/Msub__sub0000_cy<9>
    SLICE_X15Y6.CIN      net (fanout=1)        0.000   mk_strobe_instance/Msub__sub0000_cy<9>
    SLICE_X15Y6.COUT     Tbyp                  0.130   mk_strobe_instance/_sub0000<10>
                                                       mk_strobe_instance/Msub__sub0000_cy<10>
                                                       mk_strobe_instance/Msub__sub0000_cy<11>
    SLICE_X15Y7.CIN      net (fanout=1)        0.000   mk_strobe_instance/Msub__sub0000_cy<11>
    SLICE_X15Y7.COUT     Tbyp                  0.130   mk_strobe_instance/_sub0000<12>
                                                       mk_strobe_instance/Msub__sub0000_cy<12>
                                                       mk_strobe_instance/Msub__sub0000_cy<13>
    SLICE_X15Y8.CIN      net (fanout=1)        0.000   mk_strobe_instance/Msub__sub0000_cy<13>
    SLICE_X15Y8.COUT     Tbyp                  0.130   mk_strobe_instance/_sub0000<14>
                                                       mk_strobe_instance/Msub__sub0000_cy<14>
                                                       mk_strobe_instance/Msub__sub0000_cy<15>
    SLICE_X15Y9.CIN      net (fanout=1)        0.000   mk_strobe_instance/Msub__sub0000_cy<15>
    SLICE_X15Y9.COUT     Tbyp                  0.130   fpga_spi_instance/Rx_Done
                                                       mk_strobe_instance/Msub__sub0000_cy<16>
                                                       mk_strobe_instance/Msub__sub0000_cy<17>
    SLICE_X15Y10.CIN     net (fanout=1)        0.000   mk_strobe_instance/Msub__sub0000_cy<17>
    SLICE_X15Y10.COUT    Tbyp                  0.130   mk_strobe_instance/_sub0000<18>
                                                       mk_strobe_instance/Msub__sub0000_cy<18>
                                                       mk_strobe_instance/Msub__sub0000_cy<19>
    SLICE_X15Y11.CIN     net (fanout=1)        0.000   mk_strobe_instance/Msub__sub0000_cy<19>
    SLICE_X15Y11.Y       Tciny                 0.864   mk_strobe_instance/_sub0000<20>
                                                       mk_strobe_instance/Msub__sub0000_cy<20>
                                                       mk_strobe_instance/Msub__sub0000_xor<21>
    SLICE_X12Y14.F2      net (fanout=1)        0.931   mk_strobe_instance/_sub0000<21>
    SLICE_X12Y14.COUT    Topcyf                1.305   mk_strobe_instance/prev_countbase<7>
                                                       mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_lut<10>
                                                       mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<10>
                                                       mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<11>
    SLICE_X12Y15.CIN     net (fanout=1)        0.000   mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<11>
    SLICE_X12Y15.COUT    Tbyp                  0.156   U_ila_pro_0/U0/iTRIG_IN<3>
                                                       mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<12>
                                                       mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<13>
    SLICE_X12Y16.CIN     net (fanout=1)        0.000   mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<13>
    SLICE_X12Y16.COUT    Tbyp                  0.156   mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<15>
                                                       mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<14>
                                                       mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<15>
    SLICE_X12Y17.CIN     net (fanout=1)        0.000   mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<15>
    SLICE_X12Y17.XB      Tcinxb                0.428   mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<16>
                                                       mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<16>
    SLICE_X10Y16.G3      net (fanout=2)        0.379   mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<16>
    SLICE_X10Y16.Y       Tilo                  0.707   mk_strobe_instance/cont_strobe_or0000
                                                       mk_strobe_instance/r_cnt_cont_strobe_or00001
    SLICE_X13Y20.SR      net (fanout=14)       1.489   mk_strobe_instance/r_cnt_cont_strobe_or0000
    SLICE_X13Y20.CLK     Tsrck                 0.867   mk_strobe_instance/r_cnt_cont_strobe<26>
                                                       mk_strobe_instance/r_cnt_cont_strobe_27
    -------------------------------------------------  ---------------------------
    Total                                     20.252ns (13.961ns logic, 6.291ns route)
                                                       (68.9% logic, 31.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.556ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fpga_spi_instance/FPGA_STRBCOUNT_0 (FF)
  Destination:          mk_strobe_instance/r_cnt_cont_strobe_27 (FF)
  Requirement:          20.833ns
  Data Path Delay:      20.162ns (Levels of Logic = 21)
  Clock Path Skew:      -0.115ns (0.221 - 0.336)
  Source Clock:         sys_4xclk rising at 0.000ns
  Destination Clock:    sys_4xclk rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: fpga_spi_instance/FPGA_STRBCOUNT_0 to mk_strobe_instance/r_cnt_cont_strobe_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y0.YQ       Tcko                  0.676   fpga_spi_instance/FPGA_STRBCOUNT<1>
                                                       fpga_spi_instance/FPGA_STRBCOUNT_0
    SLICE_X11Y0.F1       net (fanout=4)        0.593   fpga_spi_instance/FPGA_STRBCOUNT<0>
    SLICE_X11Y0.COUT     Topcyf                1.195   mk_strobe_instance/mult0000_addsub0001<0>
                                                       mk_strobe_instance/Madd_mult0000_addsub0001_lut<0>_INV_0
                                                       mk_strobe_instance/Madd_mult0000_addsub0001_cy<0>
                                                       mk_strobe_instance/Madd_mult0000_addsub0001_cy<1>
    SLICE_X11Y1.CIN      net (fanout=1)        0.000   mk_strobe_instance/Madd_mult0000_addsub0001_cy<1>
    SLICE_X11Y1.COUT     Tbyp                  0.130   mk_strobe_instance/mult0000_addsub0001<2>
                                                       mk_strobe_instance/Madd_mult0000_addsub0001_cy<2>
                                                       mk_strobe_instance/Madd_mult0000_addsub0001_cy<3>
    SLICE_X11Y2.CIN      net (fanout=1)        0.000   mk_strobe_instance/Madd_mult0000_addsub0001_cy<3>
    SLICE_X11Y2.COUT     Tbyp                  0.130   mk_strobe_instance/mult0000_addsub0001<4>
                                                       mk_strobe_instance/Madd_mult0000_addsub0001_cy<4>
                                                       mk_strobe_instance/Madd_mult0000_addsub0001_cy<5>
    SLICE_X11Y3.CIN      net (fanout=1)        0.000   mk_strobe_instance/Madd_mult0000_addsub0001_cy<5>
    SLICE_X11Y3.COUT     Tbyp                  0.130   mk_strobe_instance/mult0000_addsub0001<6>
                                                       mk_strobe_instance/Madd_mult0000_addsub0001_cy<6>
                                                       mk_strobe_instance/Madd_mult0000_addsub0001_cy<7>
    SLICE_X11Y4.CIN      net (fanout=1)        0.000   mk_strobe_instance/Madd_mult0000_addsub0001_cy<7>
    SLICE_X11Y4.Y        Tciny                 0.864   mk_strobe_instance/mult0000_addsub0001<8>
                                                       mk_strobe_instance/Madd_mult0000_addsub0001_cy<8>
                                                       mk_strobe_instance/Madd_mult0000_addsub0001_xor<9>
    MULT18X18_X0Y1.A9    net (fanout=1)        1.727   mk_strobe_instance/mult0000_addsub0001<9>
    MULT18X18_X0Y1.P9    Tmult                 4.525   mk_strobe_instance/Mmult__mult0000
                                                       mk_strobe_instance/Mmult__mult0000
    SLICE_X15Y5.G1       net (fanout=1)        1.172   mk_strobe_instance/_mult0000<9>
    SLICE_X15Y5.COUT     Topcyg                1.178   mk_strobe_instance/_sub0000<8>
                                                       mk_strobe_instance/Msub__sub0000_lut<9>_INV_0
                                                       mk_strobe_instance/Msub__sub0000_cy<9>
    SLICE_X15Y6.CIN      net (fanout=1)        0.000   mk_strobe_instance/Msub__sub0000_cy<9>
    SLICE_X15Y6.COUT     Tbyp                  0.130   mk_strobe_instance/_sub0000<10>
                                                       mk_strobe_instance/Msub__sub0000_cy<10>
                                                       mk_strobe_instance/Msub__sub0000_cy<11>
    SLICE_X15Y7.CIN      net (fanout=1)        0.000   mk_strobe_instance/Msub__sub0000_cy<11>
    SLICE_X15Y7.COUT     Tbyp                  0.130   mk_strobe_instance/_sub0000<12>
                                                       mk_strobe_instance/Msub__sub0000_cy<12>
                                                       mk_strobe_instance/Msub__sub0000_cy<13>
    SLICE_X15Y8.CIN      net (fanout=1)        0.000   mk_strobe_instance/Msub__sub0000_cy<13>
    SLICE_X15Y8.COUT     Tbyp                  0.130   mk_strobe_instance/_sub0000<14>
                                                       mk_strobe_instance/Msub__sub0000_cy<14>
                                                       mk_strobe_instance/Msub__sub0000_cy<15>
    SLICE_X15Y9.CIN      net (fanout=1)        0.000   mk_strobe_instance/Msub__sub0000_cy<15>
    SLICE_X15Y9.COUT     Tbyp                  0.130   fpga_spi_instance/Rx_Done
                                                       mk_strobe_instance/Msub__sub0000_cy<16>
                                                       mk_strobe_instance/Msub__sub0000_cy<17>
    SLICE_X15Y10.CIN     net (fanout=1)        0.000   mk_strobe_instance/Msub__sub0000_cy<17>
    SLICE_X15Y10.COUT    Tbyp                  0.130   mk_strobe_instance/_sub0000<18>
                                                       mk_strobe_instance/Msub__sub0000_cy<18>
                                                       mk_strobe_instance/Msub__sub0000_cy<19>
    SLICE_X15Y11.CIN     net (fanout=1)        0.000   mk_strobe_instance/Msub__sub0000_cy<19>
    SLICE_X15Y11.COUT    Tbyp                  0.130   mk_strobe_instance/_sub0000<20>
                                                       mk_strobe_instance/Msub__sub0000_cy<20>
                                                       mk_strobe_instance/Msub__sub0000_cy<21>
    SLICE_X15Y12.CIN     net (fanout=1)        0.000   mk_strobe_instance/Msub__sub0000_cy<21>
    SLICE_X15Y12.COUT    Tbyp                  0.130   ilx_instance/ilx511b_rog
                                                       mk_strobe_instance/Msub__sub0000_cy<22>
                                                       mk_strobe_instance/Msub__sub0000_cy<23>
    SLICE_X15Y13.CIN     net (fanout=1)        0.000   mk_strobe_instance/Msub__sub0000_cy<23>
    SLICE_X15Y13.COUT    Tbyp                  0.130   mk_strobe_instance/_sub0000<24>
                                                       mk_strobe_instance/Msub__sub0000_cy<24>
                                                       mk_strobe_instance/Msub__sub0000_cy<25>
    SLICE_X15Y14.CIN     net (fanout=1)        0.000   mk_strobe_instance/Msub__sub0000_cy<25>
    SLICE_X15Y14.COUT    Tbyp                  0.130   mk_strobe_instance/_sub0000<26>
                                                       mk_strobe_instance/Msub__sub0000_cy<26>
                                                       mk_strobe_instance/Msub__sub0000_cy<27>
    SLICE_X15Y15.CIN     net (fanout=1)        0.000   mk_strobe_instance/Msub__sub0000_cy<27>
    SLICE_X15Y15.COUT    Tbyp                  0.130   ad7621_instance/ad7621_convst
                                                       mk_strobe_instance/Msub__sub0000_cy<28>
                                                       mk_strobe_instance/Msub__sub0000_cy<29>
    SLICE_X15Y16.CIN     net (fanout=1)        0.000   mk_strobe_instance/Msub__sub0000_cy<29>
    SLICE_X15Y16.Y       Tciny                 0.864   mk_strobe_instance/_sub0000<30>
                                                       mk_strobe_instance/Msub__sub0000_cy<30>
                                                       mk_strobe_instance/Msub__sub0000_xor<31>
    SLICE_X12Y16.G4      net (fanout=1)        0.512   mk_strobe_instance/_sub0000<31>
    SLICE_X12Y16.COUT    Topcyg                1.296   mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<15>
                                                       mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_lut<15>
                                                       mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<15>
    SLICE_X12Y17.CIN     net (fanout=1)        0.000   mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<15>
    SLICE_X12Y17.XB      Tcinxb                0.428   mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<16>
                                                       mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<16>
    SLICE_X10Y16.G3      net (fanout=2)        0.379   mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<16>
    SLICE_X10Y16.Y       Tilo                  0.707   mk_strobe_instance/cont_strobe_or0000
                                                       mk_strobe_instance/r_cnt_cont_strobe_or00001
    SLICE_X13Y20.SR      net (fanout=14)       1.489   mk_strobe_instance/r_cnt_cont_strobe_or0000
    SLICE_X13Y20.CLK     Tsrck                 0.867   mk_strobe_instance/r_cnt_cont_strobe<26>
                                                       mk_strobe_instance/r_cnt_cont_strobe_27
    -------------------------------------------------  ---------------------------
    Total                                     20.162ns (14.290ns logic, 5.872ns route)
                                                       (70.9% logic, 29.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.569ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fpga_spi_instance/FPGA_STRBCOUNT_8 (FF)
  Destination:          mk_strobe_instance/r_cnt_cont_strobe_27 (FF)
  Requirement:          20.833ns
  Data Path Delay:      20.072ns (Levels of Logic = 14)
  Clock Path Skew:      -0.192ns (0.221 - 0.413)
  Source Clock:         sys_4xclk rising at 0.000ns
  Destination Clock:    sys_4xclk rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: fpga_spi_instance/FPGA_STRBCOUNT_8 to mk_strobe_instance/r_cnt_cont_strobe_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y3.YQ       Tcko                  0.676   fpga_spi_instance/FPGA_STRBCOUNT<9>
                                                       fpga_spi_instance/FPGA_STRBCOUNT_8
    SLICE_X11Y4.F1       net (fanout=4)        1.009   fpga_spi_instance/FPGA_STRBCOUNT<8>
    SLICE_X11Y4.Y        Topy                  1.853   mk_strobe_instance/mult0000_addsub0001<8>
                                                       fpga_spi_instance/FPGA_STRBCOUNT<8>_rt
                                                       mk_strobe_instance/Madd_mult0000_addsub0001_cy<8>
                                                       mk_strobe_instance/Madd_mult0000_addsub0001_xor<9>
    MULT18X18_X0Y1.A9    net (fanout=1)        1.727   mk_strobe_instance/mult0000_addsub0001<9>
    MULT18X18_X0Y1.P9    Tmult                 4.525   mk_strobe_instance/Mmult__mult0000
                                                       mk_strobe_instance/Mmult__mult0000
    SLICE_X15Y5.G1       net (fanout=1)        1.172   mk_strobe_instance/_mult0000<9>
    SLICE_X15Y5.COUT     Topcyg                1.178   mk_strobe_instance/_sub0000<8>
                                                       mk_strobe_instance/Msub__sub0000_lut<9>_INV_0
                                                       mk_strobe_instance/Msub__sub0000_cy<9>
    SLICE_X15Y6.CIN      net (fanout=1)        0.000   mk_strobe_instance/Msub__sub0000_cy<9>
    SLICE_X15Y6.COUT     Tbyp                  0.130   mk_strobe_instance/_sub0000<10>
                                                       mk_strobe_instance/Msub__sub0000_cy<10>
                                                       mk_strobe_instance/Msub__sub0000_cy<11>
    SLICE_X15Y7.CIN      net (fanout=1)        0.000   mk_strobe_instance/Msub__sub0000_cy<11>
    SLICE_X15Y7.COUT     Tbyp                  0.130   mk_strobe_instance/_sub0000<12>
                                                       mk_strobe_instance/Msub__sub0000_cy<12>
                                                       mk_strobe_instance/Msub__sub0000_cy<13>
    SLICE_X15Y8.CIN      net (fanout=1)        0.000   mk_strobe_instance/Msub__sub0000_cy<13>
    SLICE_X15Y8.COUT     Tbyp                  0.130   mk_strobe_instance/_sub0000<14>
                                                       mk_strobe_instance/Msub__sub0000_cy<14>
                                                       mk_strobe_instance/Msub__sub0000_cy<15>
    SLICE_X15Y9.CIN      net (fanout=1)        0.000   mk_strobe_instance/Msub__sub0000_cy<15>
    SLICE_X15Y9.COUT     Tbyp                  0.130   fpga_spi_instance/Rx_Done
                                                       mk_strobe_instance/Msub__sub0000_cy<16>
                                                       mk_strobe_instance/Msub__sub0000_cy<17>
    SLICE_X15Y10.CIN     net (fanout=1)        0.000   mk_strobe_instance/Msub__sub0000_cy<17>
    SLICE_X15Y10.COUT    Tbyp                  0.130   mk_strobe_instance/_sub0000<18>
                                                       mk_strobe_instance/Msub__sub0000_cy<18>
                                                       mk_strobe_instance/Msub__sub0000_cy<19>
    SLICE_X15Y11.CIN     net (fanout=1)        0.000   mk_strobe_instance/Msub__sub0000_cy<19>
    SLICE_X15Y11.Y       Tciny                 0.864   mk_strobe_instance/_sub0000<20>
                                                       mk_strobe_instance/Msub__sub0000_cy<20>
                                                       mk_strobe_instance/Msub__sub0000_xor<21>
    SLICE_X12Y14.F2      net (fanout=1)        0.931   mk_strobe_instance/_sub0000<21>
    SLICE_X12Y14.COUT    Topcyf                1.305   mk_strobe_instance/prev_countbase<7>
                                                       mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_lut<10>
                                                       mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<10>
                                                       mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<11>
    SLICE_X12Y15.CIN     net (fanout=1)        0.000   mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<11>
    SLICE_X12Y15.COUT    Tbyp                  0.156   U_ila_pro_0/U0/iTRIG_IN<3>
                                                       mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<12>
                                                       mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<13>
    SLICE_X12Y16.CIN     net (fanout=1)        0.000   mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<13>
    SLICE_X12Y16.COUT    Tbyp                  0.156   mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<15>
                                                       mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<14>
                                                       mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<15>
    SLICE_X12Y17.CIN     net (fanout=1)        0.000   mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<15>
    SLICE_X12Y17.XB      Tcinxb                0.428   mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<16>
                                                       mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<16>
    SLICE_X10Y16.G3      net (fanout=2)        0.379   mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<16>
    SLICE_X10Y16.Y       Tilo                  0.707   mk_strobe_instance/cont_strobe_or0000
                                                       mk_strobe_instance/r_cnt_cont_strobe_or00001
    SLICE_X13Y20.SR      net (fanout=14)       1.489   mk_strobe_instance/r_cnt_cont_strobe_or0000
    SLICE_X13Y20.CLK     Tsrck                 0.867   mk_strobe_instance/r_cnt_cont_strobe<26>
                                                       mk_strobe_instance/r_cnt_cont_strobe_27
    -------------------------------------------------  ---------------------------
    Total                                     20.072ns (13.365ns logic, 6.707ns route)
                                                       (66.6% logic, 33.4% route)

--------------------------------------------------------------------------------

Paths for end point mk_strobe_instance/r_cnt_cont_strobe_18 (SLICE_X13Y16.SR), 46335 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.718ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fpga_spi_instance/FPGA_STRBCOUNT_0 (FF)
  Destination:          mk_strobe_instance/r_cnt_cont_strobe_18 (FF)
  Requirement:          20.833ns
  Data Path Delay:      19.985ns (Levels of Logic = 18)
  Clock Path Skew:      -0.130ns (0.206 - 0.336)
  Source Clock:         sys_4xclk rising at 0.000ns
  Destination Clock:    sys_4xclk rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: fpga_spi_instance/FPGA_STRBCOUNT_0 to mk_strobe_instance/r_cnt_cont_strobe_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y0.YQ       Tcko                  0.676   fpga_spi_instance/FPGA_STRBCOUNT<1>
                                                       fpga_spi_instance/FPGA_STRBCOUNT_0
    SLICE_X11Y0.F1       net (fanout=4)        0.593   fpga_spi_instance/FPGA_STRBCOUNT<0>
    SLICE_X11Y0.COUT     Topcyf                1.195   mk_strobe_instance/mult0000_addsub0001<0>
                                                       mk_strobe_instance/Madd_mult0000_addsub0001_lut<0>_INV_0
                                                       mk_strobe_instance/Madd_mult0000_addsub0001_cy<0>
                                                       mk_strobe_instance/Madd_mult0000_addsub0001_cy<1>
    SLICE_X11Y1.CIN      net (fanout=1)        0.000   mk_strobe_instance/Madd_mult0000_addsub0001_cy<1>
    SLICE_X11Y1.COUT     Tbyp                  0.130   mk_strobe_instance/mult0000_addsub0001<2>
                                                       mk_strobe_instance/Madd_mult0000_addsub0001_cy<2>
                                                       mk_strobe_instance/Madd_mult0000_addsub0001_cy<3>
    SLICE_X11Y2.CIN      net (fanout=1)        0.000   mk_strobe_instance/Madd_mult0000_addsub0001_cy<3>
    SLICE_X11Y2.COUT     Tbyp                  0.130   mk_strobe_instance/mult0000_addsub0001<4>
                                                       mk_strobe_instance/Madd_mult0000_addsub0001_cy<4>
                                                       mk_strobe_instance/Madd_mult0000_addsub0001_cy<5>
    SLICE_X11Y3.CIN      net (fanout=1)        0.000   mk_strobe_instance/Madd_mult0000_addsub0001_cy<5>
    SLICE_X11Y3.COUT     Tbyp                  0.130   mk_strobe_instance/mult0000_addsub0001<6>
                                                       mk_strobe_instance/Madd_mult0000_addsub0001_cy<6>
                                                       mk_strobe_instance/Madd_mult0000_addsub0001_cy<7>
    SLICE_X11Y4.CIN      net (fanout=1)        0.000   mk_strobe_instance/Madd_mult0000_addsub0001_cy<7>
    SLICE_X11Y4.Y        Tciny                 0.864   mk_strobe_instance/mult0000_addsub0001<8>
                                                       mk_strobe_instance/Madd_mult0000_addsub0001_cy<8>
                                                       mk_strobe_instance/Madd_mult0000_addsub0001_xor<9>
    MULT18X18_X0Y1.A9    net (fanout=1)        1.727   mk_strobe_instance/mult0000_addsub0001<9>
    MULT18X18_X0Y1.P9    Tmult                 4.525   mk_strobe_instance/Mmult__mult0000
                                                       mk_strobe_instance/Mmult__mult0000
    SLICE_X15Y5.G1       net (fanout=1)        1.172   mk_strobe_instance/_mult0000<9>
    SLICE_X15Y5.COUT     Topcyg                1.178   mk_strobe_instance/_sub0000<8>
                                                       mk_strobe_instance/Msub__sub0000_lut<9>_INV_0
                                                       mk_strobe_instance/Msub__sub0000_cy<9>
    SLICE_X15Y6.CIN      net (fanout=1)        0.000   mk_strobe_instance/Msub__sub0000_cy<9>
    SLICE_X15Y6.COUT     Tbyp                  0.130   mk_strobe_instance/_sub0000<10>
                                                       mk_strobe_instance/Msub__sub0000_cy<10>
                                                       mk_strobe_instance/Msub__sub0000_cy<11>
    SLICE_X15Y7.CIN      net (fanout=1)        0.000   mk_strobe_instance/Msub__sub0000_cy<11>
    SLICE_X15Y7.COUT     Tbyp                  0.130   mk_strobe_instance/_sub0000<12>
                                                       mk_strobe_instance/Msub__sub0000_cy<12>
                                                       mk_strobe_instance/Msub__sub0000_cy<13>
    SLICE_X15Y8.CIN      net (fanout=1)        0.000   mk_strobe_instance/Msub__sub0000_cy<13>
    SLICE_X15Y8.COUT     Tbyp                  0.130   mk_strobe_instance/_sub0000<14>
                                                       mk_strobe_instance/Msub__sub0000_cy<14>
                                                       mk_strobe_instance/Msub__sub0000_cy<15>
    SLICE_X15Y9.CIN      net (fanout=1)        0.000   mk_strobe_instance/Msub__sub0000_cy<15>
    SLICE_X15Y9.COUT     Tbyp                  0.130   fpga_spi_instance/Rx_Done
                                                       mk_strobe_instance/Msub__sub0000_cy<16>
                                                       mk_strobe_instance/Msub__sub0000_cy<17>
    SLICE_X15Y10.CIN     net (fanout=1)        0.000   mk_strobe_instance/Msub__sub0000_cy<17>
    SLICE_X15Y10.COUT    Tbyp                  0.130   mk_strobe_instance/_sub0000<18>
                                                       mk_strobe_instance/Msub__sub0000_cy<18>
                                                       mk_strobe_instance/Msub__sub0000_cy<19>
    SLICE_X15Y11.CIN     net (fanout=1)        0.000   mk_strobe_instance/Msub__sub0000_cy<19>
    SLICE_X15Y11.Y       Tciny                 0.864   mk_strobe_instance/_sub0000<20>
                                                       mk_strobe_instance/Msub__sub0000_cy<20>
                                                       mk_strobe_instance/Msub__sub0000_xor<21>
    SLICE_X12Y14.F2      net (fanout=1)        0.931   mk_strobe_instance/_sub0000<21>
    SLICE_X12Y14.COUT    Topcyf                1.305   mk_strobe_instance/prev_countbase<7>
                                                       mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_lut<10>
                                                       mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<10>
                                                       mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<11>
    SLICE_X12Y15.CIN     net (fanout=1)        0.000   mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<11>
    SLICE_X12Y15.COUT    Tbyp                  0.156   U_ila_pro_0/U0/iTRIG_IN<3>
                                                       mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<12>
                                                       mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<13>
    SLICE_X12Y16.CIN     net (fanout=1)        0.000   mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<13>
    SLICE_X12Y16.COUT    Tbyp                  0.156   mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<15>
                                                       mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<14>
                                                       mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<15>
    SLICE_X12Y17.CIN     net (fanout=1)        0.000   mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<15>
    SLICE_X12Y17.XB      Tcinxb                0.428   mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<16>
                                                       mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<16>
    SLICE_X10Y16.G3      net (fanout=2)        0.379   mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<16>
    SLICE_X10Y16.Y       Tilo                  0.707   mk_strobe_instance/cont_strobe_or0000
                                                       mk_strobe_instance/r_cnt_cont_strobe_or00001
    SLICE_X13Y16.SR      net (fanout=14)       1.222   mk_strobe_instance/r_cnt_cont_strobe_or0000
    SLICE_X13Y16.CLK     Tsrck                 0.867   mk_strobe_instance/r_cnt_cont_strobe<18>
                                                       mk_strobe_instance/r_cnt_cont_strobe_18
    -------------------------------------------------  ---------------------------
    Total                                     19.985ns (13.961ns logic, 6.024ns route)
                                                       (69.9% logic, 30.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.808ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fpga_spi_instance/FPGA_STRBCOUNT_0 (FF)
  Destination:          mk_strobe_instance/r_cnt_cont_strobe_18 (FF)
  Requirement:          20.833ns
  Data Path Delay:      19.895ns (Levels of Logic = 21)
  Clock Path Skew:      -0.130ns (0.206 - 0.336)
  Source Clock:         sys_4xclk rising at 0.000ns
  Destination Clock:    sys_4xclk rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: fpga_spi_instance/FPGA_STRBCOUNT_0 to mk_strobe_instance/r_cnt_cont_strobe_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y0.YQ       Tcko                  0.676   fpga_spi_instance/FPGA_STRBCOUNT<1>
                                                       fpga_spi_instance/FPGA_STRBCOUNT_0
    SLICE_X11Y0.F1       net (fanout=4)        0.593   fpga_spi_instance/FPGA_STRBCOUNT<0>
    SLICE_X11Y0.COUT     Topcyf                1.195   mk_strobe_instance/mult0000_addsub0001<0>
                                                       mk_strobe_instance/Madd_mult0000_addsub0001_lut<0>_INV_0
                                                       mk_strobe_instance/Madd_mult0000_addsub0001_cy<0>
                                                       mk_strobe_instance/Madd_mult0000_addsub0001_cy<1>
    SLICE_X11Y1.CIN      net (fanout=1)        0.000   mk_strobe_instance/Madd_mult0000_addsub0001_cy<1>
    SLICE_X11Y1.COUT     Tbyp                  0.130   mk_strobe_instance/mult0000_addsub0001<2>
                                                       mk_strobe_instance/Madd_mult0000_addsub0001_cy<2>
                                                       mk_strobe_instance/Madd_mult0000_addsub0001_cy<3>
    SLICE_X11Y2.CIN      net (fanout=1)        0.000   mk_strobe_instance/Madd_mult0000_addsub0001_cy<3>
    SLICE_X11Y2.COUT     Tbyp                  0.130   mk_strobe_instance/mult0000_addsub0001<4>
                                                       mk_strobe_instance/Madd_mult0000_addsub0001_cy<4>
                                                       mk_strobe_instance/Madd_mult0000_addsub0001_cy<5>
    SLICE_X11Y3.CIN      net (fanout=1)        0.000   mk_strobe_instance/Madd_mult0000_addsub0001_cy<5>
    SLICE_X11Y3.COUT     Tbyp                  0.130   mk_strobe_instance/mult0000_addsub0001<6>
                                                       mk_strobe_instance/Madd_mult0000_addsub0001_cy<6>
                                                       mk_strobe_instance/Madd_mult0000_addsub0001_cy<7>
    SLICE_X11Y4.CIN      net (fanout=1)        0.000   mk_strobe_instance/Madd_mult0000_addsub0001_cy<7>
    SLICE_X11Y4.Y        Tciny                 0.864   mk_strobe_instance/mult0000_addsub0001<8>
                                                       mk_strobe_instance/Madd_mult0000_addsub0001_cy<8>
                                                       mk_strobe_instance/Madd_mult0000_addsub0001_xor<9>
    MULT18X18_X0Y1.A9    net (fanout=1)        1.727   mk_strobe_instance/mult0000_addsub0001<9>
    MULT18X18_X0Y1.P9    Tmult                 4.525   mk_strobe_instance/Mmult__mult0000
                                                       mk_strobe_instance/Mmult__mult0000
    SLICE_X15Y5.G1       net (fanout=1)        1.172   mk_strobe_instance/_mult0000<9>
    SLICE_X15Y5.COUT     Topcyg                1.178   mk_strobe_instance/_sub0000<8>
                                                       mk_strobe_instance/Msub__sub0000_lut<9>_INV_0
                                                       mk_strobe_instance/Msub__sub0000_cy<9>
    SLICE_X15Y6.CIN      net (fanout=1)        0.000   mk_strobe_instance/Msub__sub0000_cy<9>
    SLICE_X15Y6.COUT     Tbyp                  0.130   mk_strobe_instance/_sub0000<10>
                                                       mk_strobe_instance/Msub__sub0000_cy<10>
                                                       mk_strobe_instance/Msub__sub0000_cy<11>
    SLICE_X15Y7.CIN      net (fanout=1)        0.000   mk_strobe_instance/Msub__sub0000_cy<11>
    SLICE_X15Y7.COUT     Tbyp                  0.130   mk_strobe_instance/_sub0000<12>
                                                       mk_strobe_instance/Msub__sub0000_cy<12>
                                                       mk_strobe_instance/Msub__sub0000_cy<13>
    SLICE_X15Y8.CIN      net (fanout=1)        0.000   mk_strobe_instance/Msub__sub0000_cy<13>
    SLICE_X15Y8.COUT     Tbyp                  0.130   mk_strobe_instance/_sub0000<14>
                                                       mk_strobe_instance/Msub__sub0000_cy<14>
                                                       mk_strobe_instance/Msub__sub0000_cy<15>
    SLICE_X15Y9.CIN      net (fanout=1)        0.000   mk_strobe_instance/Msub__sub0000_cy<15>
    SLICE_X15Y9.COUT     Tbyp                  0.130   fpga_spi_instance/Rx_Done
                                                       mk_strobe_instance/Msub__sub0000_cy<16>
                                                       mk_strobe_instance/Msub__sub0000_cy<17>
    SLICE_X15Y10.CIN     net (fanout=1)        0.000   mk_strobe_instance/Msub__sub0000_cy<17>
    SLICE_X15Y10.COUT    Tbyp                  0.130   mk_strobe_instance/_sub0000<18>
                                                       mk_strobe_instance/Msub__sub0000_cy<18>
                                                       mk_strobe_instance/Msub__sub0000_cy<19>
    SLICE_X15Y11.CIN     net (fanout=1)        0.000   mk_strobe_instance/Msub__sub0000_cy<19>
    SLICE_X15Y11.COUT    Tbyp                  0.130   mk_strobe_instance/_sub0000<20>
                                                       mk_strobe_instance/Msub__sub0000_cy<20>
                                                       mk_strobe_instance/Msub__sub0000_cy<21>
    SLICE_X15Y12.CIN     net (fanout=1)        0.000   mk_strobe_instance/Msub__sub0000_cy<21>
    SLICE_X15Y12.COUT    Tbyp                  0.130   ilx_instance/ilx511b_rog
                                                       mk_strobe_instance/Msub__sub0000_cy<22>
                                                       mk_strobe_instance/Msub__sub0000_cy<23>
    SLICE_X15Y13.CIN     net (fanout=1)        0.000   mk_strobe_instance/Msub__sub0000_cy<23>
    SLICE_X15Y13.COUT    Tbyp                  0.130   mk_strobe_instance/_sub0000<24>
                                                       mk_strobe_instance/Msub__sub0000_cy<24>
                                                       mk_strobe_instance/Msub__sub0000_cy<25>
    SLICE_X15Y14.CIN     net (fanout=1)        0.000   mk_strobe_instance/Msub__sub0000_cy<25>
    SLICE_X15Y14.COUT    Tbyp                  0.130   mk_strobe_instance/_sub0000<26>
                                                       mk_strobe_instance/Msub__sub0000_cy<26>
                                                       mk_strobe_instance/Msub__sub0000_cy<27>
    SLICE_X15Y15.CIN     net (fanout=1)        0.000   mk_strobe_instance/Msub__sub0000_cy<27>
    SLICE_X15Y15.COUT    Tbyp                  0.130   ad7621_instance/ad7621_convst
                                                       mk_strobe_instance/Msub__sub0000_cy<28>
                                                       mk_strobe_instance/Msub__sub0000_cy<29>
    SLICE_X15Y16.CIN     net (fanout=1)        0.000   mk_strobe_instance/Msub__sub0000_cy<29>
    SLICE_X15Y16.Y       Tciny                 0.864   mk_strobe_instance/_sub0000<30>
                                                       mk_strobe_instance/Msub__sub0000_cy<30>
                                                       mk_strobe_instance/Msub__sub0000_xor<31>
    SLICE_X12Y16.G4      net (fanout=1)        0.512   mk_strobe_instance/_sub0000<31>
    SLICE_X12Y16.COUT    Topcyg                1.296   mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<15>
                                                       mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_lut<15>
                                                       mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<15>
    SLICE_X12Y17.CIN     net (fanout=1)        0.000   mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<15>
    SLICE_X12Y17.XB      Tcinxb                0.428   mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<16>
                                                       mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<16>
    SLICE_X10Y16.G3      net (fanout=2)        0.379   mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<16>
    SLICE_X10Y16.Y       Tilo                  0.707   mk_strobe_instance/cont_strobe_or0000
                                                       mk_strobe_instance/r_cnt_cont_strobe_or00001
    SLICE_X13Y16.SR      net (fanout=14)       1.222   mk_strobe_instance/r_cnt_cont_strobe_or0000
    SLICE_X13Y16.CLK     Tsrck                 0.867   mk_strobe_instance/r_cnt_cont_strobe<18>
                                                       mk_strobe_instance/r_cnt_cont_strobe_18
    -------------------------------------------------  ---------------------------
    Total                                     19.895ns (14.290ns logic, 5.605ns route)
                                                       (71.8% logic, 28.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.821ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fpga_spi_instance/FPGA_STRBCOUNT_8 (FF)
  Destination:          mk_strobe_instance/r_cnt_cont_strobe_18 (FF)
  Requirement:          20.833ns
  Data Path Delay:      19.805ns (Levels of Logic = 14)
  Clock Path Skew:      -0.207ns (0.206 - 0.413)
  Source Clock:         sys_4xclk rising at 0.000ns
  Destination Clock:    sys_4xclk rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: fpga_spi_instance/FPGA_STRBCOUNT_8 to mk_strobe_instance/r_cnt_cont_strobe_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y3.YQ       Tcko                  0.676   fpga_spi_instance/FPGA_STRBCOUNT<9>
                                                       fpga_spi_instance/FPGA_STRBCOUNT_8
    SLICE_X11Y4.F1       net (fanout=4)        1.009   fpga_spi_instance/FPGA_STRBCOUNT<8>
    SLICE_X11Y4.Y        Topy                  1.853   mk_strobe_instance/mult0000_addsub0001<8>
                                                       fpga_spi_instance/FPGA_STRBCOUNT<8>_rt
                                                       mk_strobe_instance/Madd_mult0000_addsub0001_cy<8>
                                                       mk_strobe_instance/Madd_mult0000_addsub0001_xor<9>
    MULT18X18_X0Y1.A9    net (fanout=1)        1.727   mk_strobe_instance/mult0000_addsub0001<9>
    MULT18X18_X0Y1.P9    Tmult                 4.525   mk_strobe_instance/Mmult__mult0000
                                                       mk_strobe_instance/Mmult__mult0000
    SLICE_X15Y5.G1       net (fanout=1)        1.172   mk_strobe_instance/_mult0000<9>
    SLICE_X15Y5.COUT     Topcyg                1.178   mk_strobe_instance/_sub0000<8>
                                                       mk_strobe_instance/Msub__sub0000_lut<9>_INV_0
                                                       mk_strobe_instance/Msub__sub0000_cy<9>
    SLICE_X15Y6.CIN      net (fanout=1)        0.000   mk_strobe_instance/Msub__sub0000_cy<9>
    SLICE_X15Y6.COUT     Tbyp                  0.130   mk_strobe_instance/_sub0000<10>
                                                       mk_strobe_instance/Msub__sub0000_cy<10>
                                                       mk_strobe_instance/Msub__sub0000_cy<11>
    SLICE_X15Y7.CIN      net (fanout=1)        0.000   mk_strobe_instance/Msub__sub0000_cy<11>
    SLICE_X15Y7.COUT     Tbyp                  0.130   mk_strobe_instance/_sub0000<12>
                                                       mk_strobe_instance/Msub__sub0000_cy<12>
                                                       mk_strobe_instance/Msub__sub0000_cy<13>
    SLICE_X15Y8.CIN      net (fanout=1)        0.000   mk_strobe_instance/Msub__sub0000_cy<13>
    SLICE_X15Y8.COUT     Tbyp                  0.130   mk_strobe_instance/_sub0000<14>
                                                       mk_strobe_instance/Msub__sub0000_cy<14>
                                                       mk_strobe_instance/Msub__sub0000_cy<15>
    SLICE_X15Y9.CIN      net (fanout=1)        0.000   mk_strobe_instance/Msub__sub0000_cy<15>
    SLICE_X15Y9.COUT     Tbyp                  0.130   fpga_spi_instance/Rx_Done
                                                       mk_strobe_instance/Msub__sub0000_cy<16>
                                                       mk_strobe_instance/Msub__sub0000_cy<17>
    SLICE_X15Y10.CIN     net (fanout=1)        0.000   mk_strobe_instance/Msub__sub0000_cy<17>
    SLICE_X15Y10.COUT    Tbyp                  0.130   mk_strobe_instance/_sub0000<18>
                                                       mk_strobe_instance/Msub__sub0000_cy<18>
                                                       mk_strobe_instance/Msub__sub0000_cy<19>
    SLICE_X15Y11.CIN     net (fanout=1)        0.000   mk_strobe_instance/Msub__sub0000_cy<19>
    SLICE_X15Y11.Y       Tciny                 0.864   mk_strobe_instance/_sub0000<20>
                                                       mk_strobe_instance/Msub__sub0000_cy<20>
                                                       mk_strobe_instance/Msub__sub0000_xor<21>
    SLICE_X12Y14.F2      net (fanout=1)        0.931   mk_strobe_instance/_sub0000<21>
    SLICE_X12Y14.COUT    Topcyf                1.305   mk_strobe_instance/prev_countbase<7>
                                                       mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_lut<10>
                                                       mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<10>
                                                       mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<11>
    SLICE_X12Y15.CIN     net (fanout=1)        0.000   mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<11>
    SLICE_X12Y15.COUT    Tbyp                  0.156   U_ila_pro_0/U0/iTRIG_IN<3>
                                                       mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<12>
                                                       mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<13>
    SLICE_X12Y16.CIN     net (fanout=1)        0.000   mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<13>
    SLICE_X12Y16.COUT    Tbyp                  0.156   mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<15>
                                                       mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<14>
                                                       mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<15>
    SLICE_X12Y17.CIN     net (fanout=1)        0.000   mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<15>
    SLICE_X12Y17.XB      Tcinxb                0.428   mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<16>
                                                       mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<16>
    SLICE_X10Y16.G3      net (fanout=2)        0.379   mk_strobe_instance/Mcompar_cont_strobe_cmp_eq0000_cy<16>
    SLICE_X10Y16.Y       Tilo                  0.707   mk_strobe_instance/cont_strobe_or0000
                                                       mk_strobe_instance/r_cnt_cont_strobe_or00001
    SLICE_X13Y16.SR      net (fanout=14)       1.222   mk_strobe_instance/r_cnt_cont_strobe_or0000
    SLICE_X13Y16.CLK     Tsrck                 0.867   mk_strobe_instance/r_cnt_cont_strobe<18>
                                                       mk_strobe_instance/r_cnt_cont_strobe_18
    -------------------------------------------------  ---------------------------
    Total                                     19.805ns (13.365ns logic, 6.440ns route)
                                                       (67.5% logic, 32.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_wizard_instance_CLKFX_BUF = PERIOD TIMEGRP
        "clk_wizard_instance_CLKFX_BUF" TS_sys_clk / 4 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_CAP_ADDR (SLICE_X17Y23.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.903ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_CAP_ADDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.951ns (Levels of Logic = 0)
  Clock Path Skew:      0.048ns (0.320 - 0.272)
  Source Clock:         sys_4xclk rising at 20.833ns
  Destination Clock:    sys_4xclk rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_CAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y23.XQ      Tcko                  0.505   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR
    SLICE_X17Y23.BX      net (fanout=1)        0.357   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<3>
    SLICE_X17Y23.CLK     Tckdi       (-Th)    -0.089   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAP_WR_ADDR<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_CAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.951ns (0.594ns logic, 0.357ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------

Paths for end point mk_strobe_instance/prev_strbcount_3 (SLICE_X13Y2.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.914ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fpga_spi_instance/FPGA_STRBCOUNT_3 (FF)
  Destination:          mk_strobe_instance/prev_strbcount_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.044ns (Levels of Logic = 0)
  Clock Path Skew:      0.130ns (0.413 - 0.283)
  Source Clock:         sys_4xclk rising at 20.833ns
  Destination Clock:    sys_4xclk rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: fpga_spi_instance/FPGA_STRBCOUNT_3 to mk_strobe_instance/prev_strbcount_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y2.XQ       Tcko                  0.505   fpga_spi_instance/FPGA_STRBCOUNT<3>
                                                       fpga_spi_instance/FPGA_STRBCOUNT_3
    SLICE_X13Y2.BX       net (fanout=4)        0.450   fpga_spi_instance/FPGA_STRBCOUNT<3>
    SLICE_X13Y2.CLK      Tckdi       (-Th)    -0.089   mk_strobe_instance/prev_strbcount<3>
                                                       mk_strobe_instance/prev_strbcount_3
    -------------------------------------------------  ---------------------------
    Total                                      1.044ns (0.594ns logic, 0.450ns route)
                                                       (56.9% logic, 43.1% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_YES_IREG.F_TW[15].U_IREG (SLICE_X4Y2.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.918ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_TQ0.G_TW[15].U_TQ (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_YES_IREG.F_TW[15].U_IREG (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.007ns (Levels of Logic = 0)
  Clock Path Skew:      0.089ns (0.361 - 0.272)
  Source Clock:         sys_4xclk rising at 20.833ns
  Destination Clock:    sys_4xclk rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_TQ0.G_TW[15].U_TQ to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_YES_IREG.F_TW[15].U_IREG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y2.XQ        Tcko                  0.505   U_ila_pro_0/U0/iTRIG_IN<15>
                                                       U_ila_pro_0/U0/I_TQ0.G_TW[15].U_TQ
    SLICE_X4Y2.BX        net (fanout=2)        0.364   U_ila_pro_0/U0/iTRIG_IN<15>
    SLICE_X4Y2.CLK       Tckdi       (-Th)    -0.138   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/din_dly1<15>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_YES_IREG.F_TW[15].U_IREG
    -------------------------------------------------  ---------------------------
    Total                                      1.007ns (0.643ns logic, 0.364ns route)
                                                       (63.9% logic, 36.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_wizard_instance_CLKFX_BUF = PERIOD TIMEGRP
        "clk_wizard_instance_CLKFX_BUF" TS_sys_clk / 4 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.629ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.833ns
  Low pulse: 10.416ns
  Low pulse limit: 1.602ns (Trpw)
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/din_dly1<5>/SR
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_YES_IREG.F_TW[5].U_IREG/SR
  Location pin: SLICE_X8Y6.SR
  Clock network: icon_control0<20>
--------------------------------------------------------------------------------
Slack: 17.629ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.833ns
  High pulse: 10.416ns
  High pulse limit: 1.602ns (Trpw)
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/din_dly1<5>/SR
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_YES_IREG.F_TW[5].U_IREG/SR
  Location pin: SLICE_X8Y6.SR
  Clock network: icon_control0<20>
--------------------------------------------------------------------------------
Slack: 17.629ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.833ns
  Low pulse: 10.416ns
  Low pulse limit: 1.602ns (Trpw)
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/din_dly1<5>/SR
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_YES_IREG.F_TW[4].U_IREG/SR
  Location pin: SLICE_X8Y6.SR
  Clock network: icon_control0<20>
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk                     |     83.333ns|     20.000ns|     81.468ns|            0|            0|            0|      1356312|
| TS_clk_wizard_instance_CLK2X_B|     41.666ns|     21.526ns|          N/A|            0|            0|         8490|            0|
| UF                            |             |             |             |             |             |             |             |
| TS_clk_wizard_instance_CLKFX_B|     20.833ns|     20.367ns|          N/A|            0|            0|      1347822|            0|
| UF                            |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock sys_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys_clk        |   20.367|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1356327 paths, 0 nets, and 3946 connections

Design statistics:
   Minimum period:  21.526ns{1}   (Maximum frequency:  46.455MHz)
   Maximum path delay from/to any node:   1.903ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Sep 19 09:27:00 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 389 MB



