{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1731006945359 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731006945360 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov  7 16:15:45 2024 " "Processing started: Thu Nov  7 16:15:45 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1731006945360 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731006945360 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731006945360 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1731006945755 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1731006945755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu-main " "Found design unit 1: cpu-main" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731006953647 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731006953647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731006953647 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu " "Elaborating entity \"cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1731006953707 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INIT_ULA cpu.vhd(109) " "VHDL Process Statement warning at cpu.vhd(109): signal \"INIT_ULA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953709 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RESULT cpu.vhd(110) " "VHDL Process Statement warning at cpu.vhd(110): signal \"RESULT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953709 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PC cpu.vhd(122) " "VHDL Process Statement warning at cpu.vhd(122): signal \"PC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953709 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_out cpu.vhd(134) " "VHDL Process Statement warning at cpu.vhd(134): signal \"data_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 134 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953709 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PC cpu.vhd(135) " "VHDL Process Statement warning at cpu.vhd(135): signal \"PC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953709 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(150) " "VHDL Process Statement warning at cpu.vhd(150): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 150 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953709 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(151) " "VHDL Process Statement warning at cpu.vhd(151): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 151 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953709 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(153) " "VHDL Process Statement warning at cpu.vhd(153): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 153 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953709 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RA cpu.vhd(154) " "VHDL Process Statement warning at cpu.vhd(154): signal \"RA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 154 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953709 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RA cpu.vhd(155) " "VHDL Process Statement warning at cpu.vhd(155): signal \"RA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953709 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(157) " "VHDL Process Statement warning at cpu.vhd(157): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953709 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RA cpu.vhd(158) " "VHDL Process Statement warning at cpu.vhd(158): signal \"RA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 158 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953709 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RB cpu.vhd(159) " "VHDL Process Statement warning at cpu.vhd(159): signal \"RB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 159 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953709 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(161) " "VHDL Process Statement warning at cpu.vhd(161): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 161 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953709 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RA cpu.vhd(162) " "VHDL Process Statement warning at cpu.vhd(162): signal \"RA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 162 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953710 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PC cpu.vhd(163) " "VHDL Process Statement warning at cpu.vhd(163): signal \"PC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 163 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953710 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(164) " "VHDL Process Statement warning at cpu.vhd(164): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 164 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953710 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RA cpu.vhd(165) " "VHDL Process Statement warning at cpu.vhd(165): signal \"RA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 165 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953710 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RR cpu.vhd(166) " "VHDL Process Statement warning at cpu.vhd(166): signal \"RR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 166 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953710 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(168) " "VHDL Process Statement warning at cpu.vhd(168): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 168 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953710 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RB cpu.vhd(169) " "VHDL Process Statement warning at cpu.vhd(169): signal \"RB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 169 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953710 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RA cpu.vhd(170) " "VHDL Process Statement warning at cpu.vhd(170): signal \"RA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 170 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953710 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(172) " "VHDL Process Statement warning at cpu.vhd(172): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 172 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953710 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RB cpu.vhd(173) " "VHDL Process Statement warning at cpu.vhd(173): signal \"RB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 173 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953710 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RB cpu.vhd(174) " "VHDL Process Statement warning at cpu.vhd(174): signal \"RB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 174 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953710 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(176) " "VHDL Process Statement warning at cpu.vhd(176): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 176 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953710 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RB cpu.vhd(177) " "VHDL Process Statement warning at cpu.vhd(177): signal \"RB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 177 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953710 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PC cpu.vhd(178) " "VHDL Process Statement warning at cpu.vhd(178): signal \"PC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 178 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953710 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(179) " "VHDL Process Statement warning at cpu.vhd(179): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 179 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953710 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RB cpu.vhd(180) " "VHDL Process Statement warning at cpu.vhd(180): signal \"RB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 180 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953710 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RR cpu.vhd(181) " "VHDL Process Statement warning at cpu.vhd(181): signal \"RR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 181 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953710 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(183) " "VHDL Process Statement warning at cpu.vhd(183): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 183 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953710 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PC cpu.vhd(184) " "VHDL Process Statement warning at cpu.vhd(184): signal \"PC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 184 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953710 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RA cpu.vhd(185) " "VHDL Process Statement warning at cpu.vhd(185): signal \"RA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 185 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953710 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(186) " "VHDL Process Statement warning at cpu.vhd(186): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 186 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953710 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PC cpu.vhd(187) " "VHDL Process Statement warning at cpu.vhd(187): signal \"PC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 187 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953710 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RB cpu.vhd(188) " "VHDL Process Statement warning at cpu.vhd(188): signal \"RB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 188 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953710 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(189) " "VHDL Process Statement warning at cpu.vhd(189): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 189 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953710 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PC cpu.vhd(190) " "VHDL Process Statement warning at cpu.vhd(190): signal \"PC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 190 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953711 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RR cpu.vhd(191) " "VHDL Process Statement warning at cpu.vhd(191): signal \"RR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 191 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953711 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(192) " "VHDL Process Statement warning at cpu.vhd(192): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 192 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953711 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RR cpu.vhd(193) " "VHDL Process Statement warning at cpu.vhd(193): signal \"RR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 193 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953711 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RA cpu.vhd(194) " "VHDL Process Statement warning at cpu.vhd(194): signal \"RA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 194 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953711 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(196) " "VHDL Process Statement warning at cpu.vhd(196): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 196 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953711 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RR cpu.vhd(197) " "VHDL Process Statement warning at cpu.vhd(197): signal \"RR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 197 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953711 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RB cpu.vhd(198) " "VHDL Process Statement warning at cpu.vhd(198): signal \"RB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 198 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953711 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(200) " "VHDL Process Statement warning at cpu.vhd(200): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 200 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953711 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RR cpu.vhd(201) " "VHDL Process Statement warning at cpu.vhd(201): signal \"RR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 201 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953711 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PC cpu.vhd(202) " "VHDL Process Statement warning at cpu.vhd(202): signal \"PC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 202 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953711 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(203) " "VHDL Process Statement warning at cpu.vhd(203): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 203 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953711 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RR cpu.vhd(204) " "VHDL Process Statement warning at cpu.vhd(204): signal \"RR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 204 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953711 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RR cpu.vhd(205) " "VHDL Process Statement warning at cpu.vhd(205): signal \"RR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 205 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953711 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(214) " "VHDL Process Statement warning at cpu.vhd(214): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 214 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953712 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(215) " "VHDL Process Statement warning at cpu.vhd(215): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 215 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953712 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RA cpu.vhd(216) " "VHDL Process Statement warning at cpu.vhd(216): signal \"RA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 216 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953712 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(217) " "VHDL Process Statement warning at cpu.vhd(217): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 217 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953712 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RB cpu.vhd(218) " "VHDL Process Statement warning at cpu.vhd(218): signal \"RB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 218 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953712 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(219) " "VHDL Process Statement warning at cpu.vhd(219): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 219 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953712 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RR cpu.vhd(220) " "VHDL Process Statement warning at cpu.vhd(220): signal \"RR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 220 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953712 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(229) " "VHDL Process Statement warning at cpu.vhd(229): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 229 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953712 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PC cpu.vhd(230) " "VHDL Process Statement warning at cpu.vhd(230): signal \"PC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 230 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953712 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(237) " "VHDL Process Statement warning at cpu.vhd(237): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 237 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953712 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FRzero cpu.vhd(238) " "VHDL Process Statement warning at cpu.vhd(238): signal \"FRzero\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 238 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953712 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PC cpu.vhd(239) " "VHDL Process Statement warning at cpu.vhd(239): signal \"PC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 239 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953712 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(248) " "VHDL Process Statement warning at cpu.vhd(248): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 248 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953712 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FRzero cpu.vhd(249) " "VHDL Process Statement warning at cpu.vhd(249): signal \"FRzero\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 249 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953712 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FRmaior cpu.vhd(249) " "VHDL Process Statement warning at cpu.vhd(249): signal \"FRmaior\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 249 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953712 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PC cpu.vhd(250) " "VHDL Process Statement warning at cpu.vhd(250): signal \"PC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 250 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953713 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(258) " "VHDL Process Statement warning at cpu.vhd(258): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 258 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953713 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(260) " "VHDL Process Statement warning at cpu.vhd(260): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 260 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953713 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RA cpu.vhd(261) " "VHDL Process Statement warning at cpu.vhd(261): signal \"RA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 261 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953713 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(263) " "VHDL Process Statement warning at cpu.vhd(263): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 263 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953713 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RB cpu.vhd(264) " "VHDL Process Statement warning at cpu.vhd(264): signal \"RB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 264 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953713 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(266) " "VHDL Process Statement warning at cpu.vhd(266): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 266 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953713 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PC cpu.vhd(267) " "VHDL Process Statement warning at cpu.vhd(267): signal \"PC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 267 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953713 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(269) " "VHDL Process Statement warning at cpu.vhd(269): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 269 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953713 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RR cpu.vhd(270) " "VHDL Process Statement warning at cpu.vhd(270): signal \"RR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 270 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953713 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(272) " "VHDL Process Statement warning at cpu.vhd(272): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 272 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953713 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RA cpu.vhd(273) " "VHDL Process Statement warning at cpu.vhd(273): signal \"RA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 273 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953713 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(275) " "VHDL Process Statement warning at cpu.vhd(275): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 275 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953713 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RB cpu.vhd(276) " "VHDL Process Statement warning at cpu.vhd(276): signal \"RB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 276 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953713 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(278) " "VHDL Process Statement warning at cpu.vhd(278): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 278 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953713 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PC cpu.vhd(279) " "VHDL Process Statement warning at cpu.vhd(279): signal \"PC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 279 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953713 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(281) " "VHDL Process Statement warning at cpu.vhd(281): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 281 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953713 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RR cpu.vhd(282) " "VHDL Process Statement warning at cpu.vhd(282): signal \"RR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 282 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953713 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(284) " "VHDL Process Statement warning at cpu.vhd(284): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 284 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953713 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RA cpu.vhd(285) " "VHDL Process Statement warning at cpu.vhd(285): signal \"RA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 285 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953713 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(287) " "VHDL Process Statement warning at cpu.vhd(287): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 287 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953714 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RB cpu.vhd(288) " "VHDL Process Statement warning at cpu.vhd(288): signal \"RB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 288 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953714 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(290) " "VHDL Process Statement warning at cpu.vhd(290): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 290 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953714 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PC cpu.vhd(291) " "VHDL Process Statement warning at cpu.vhd(291): signal \"PC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 291 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953714 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(293) " "VHDL Process Statement warning at cpu.vhd(293): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 293 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953714 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RR cpu.vhd(294) " "VHDL Process Statement warning at cpu.vhd(294): signal \"RR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 294 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953714 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(303) " "VHDL Process Statement warning at cpu.vhd(303): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 303 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953714 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(305) " "VHDL Process Statement warning at cpu.vhd(305): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 305 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953714 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RA cpu.vhd(306) " "VHDL Process Statement warning at cpu.vhd(306): signal \"RA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 306 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953714 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RA cpu.vhd(307) " "VHDL Process Statement warning at cpu.vhd(307): signal \"RA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 307 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953714 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(310) " "VHDL Process Statement warning at cpu.vhd(310): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 310 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953714 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RB cpu.vhd(311) " "VHDL Process Statement warning at cpu.vhd(311): signal \"RB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 311 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953714 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RA cpu.vhd(312) " "VHDL Process Statement warning at cpu.vhd(312): signal \"RA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 312 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953714 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(315) " "VHDL Process Statement warning at cpu.vhd(315): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 315 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953714 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RR cpu.vhd(316) " "VHDL Process Statement warning at cpu.vhd(316): signal \"RR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 316 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953714 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RA cpu.vhd(317) " "VHDL Process Statement warning at cpu.vhd(317): signal \"RA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 317 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953714 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(320) " "VHDL Process Statement warning at cpu.vhd(320): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 320 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953714 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PC cpu.vhd(321) " "VHDL Process Statement warning at cpu.vhd(321): signal \"PC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 321 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953714 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(323) " "VHDL Process Statement warning at cpu.vhd(323): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 323 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953714 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RA cpu.vhd(324) " "VHDL Process Statement warning at cpu.vhd(324): signal \"RA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 324 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953714 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RB cpu.vhd(325) " "VHDL Process Statement warning at cpu.vhd(325): signal \"RB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 325 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953715 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(328) " "VHDL Process Statement warning at cpu.vhd(328): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 328 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953715 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RB cpu.vhd(329) " "VHDL Process Statement warning at cpu.vhd(329): signal \"RB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 329 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953715 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RB cpu.vhd(330) " "VHDL Process Statement warning at cpu.vhd(330): signal \"RB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 330 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953715 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(333) " "VHDL Process Statement warning at cpu.vhd(333): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 333 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953715 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RR cpu.vhd(334) " "VHDL Process Statement warning at cpu.vhd(334): signal \"RR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 334 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953715 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RB cpu.vhd(335) " "VHDL Process Statement warning at cpu.vhd(335): signal \"RB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 335 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953715 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(338) " "VHDL Process Statement warning at cpu.vhd(338): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 338 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953715 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PC cpu.vhd(339) " "VHDL Process Statement warning at cpu.vhd(339): signal \"PC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 339 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953715 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(341) " "VHDL Process Statement warning at cpu.vhd(341): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 341 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953715 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RA cpu.vhd(342) " "VHDL Process Statement warning at cpu.vhd(342): signal \"RA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 342 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953715 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RR cpu.vhd(343) " "VHDL Process Statement warning at cpu.vhd(343): signal \"RR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 343 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953715 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(346) " "VHDL Process Statement warning at cpu.vhd(346): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 346 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953715 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RB cpu.vhd(347) " "VHDL Process Statement warning at cpu.vhd(347): signal \"RB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 347 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953715 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RR cpu.vhd(348) " "VHDL Process Statement warning at cpu.vhd(348): signal \"RR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 348 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953715 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(351) " "VHDL Process Statement warning at cpu.vhd(351): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 351 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953715 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RR cpu.vhd(352) " "VHDL Process Statement warning at cpu.vhd(352): signal \"RR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 352 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953715 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RR cpu.vhd(353) " "VHDL Process Statement warning at cpu.vhd(353): signal \"RR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 353 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953715 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(356) " "VHDL Process Statement warning at cpu.vhd(356): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 356 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953715 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PC cpu.vhd(357) " "VHDL Process Statement warning at cpu.vhd(357): signal \"PC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 357 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953715 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(370) " "VHDL Process Statement warning at cpu.vhd(370): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 370 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953716 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(372) " "VHDL Process Statement warning at cpu.vhd(372): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 372 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953716 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RB cpu.vhd(373) " "VHDL Process Statement warning at cpu.vhd(373): signal \"RB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 373 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953716 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(375) " "VHDL Process Statement warning at cpu.vhd(375): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 375 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953716 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RR cpu.vhd(376) " "VHDL Process Statement warning at cpu.vhd(376): signal \"RR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 376 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953716 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(378) " "VHDL Process Statement warning at cpu.vhd(378): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 378 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953716 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RA cpu.vhd(379) " "VHDL Process Statement warning at cpu.vhd(379): signal \"RA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 379 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953716 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(381) " "VHDL Process Statement warning at cpu.vhd(381): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 381 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953716 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RR cpu.vhd(382) " "VHDL Process Statement warning at cpu.vhd(382): signal \"RR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 382 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953716 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(384) " "VHDL Process Statement warning at cpu.vhd(384): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 384 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953716 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RA cpu.vhd(385) " "VHDL Process Statement warning at cpu.vhd(385): signal \"RA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 385 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953716 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(387) " "VHDL Process Statement warning at cpu.vhd(387): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 387 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953716 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RB cpu.vhd(388) " "VHDL Process Statement warning at cpu.vhd(388): signal \"RB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 388 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953716 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(397) " "VHDL Process Statement warning at cpu.vhd(397): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 397 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953716 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(399) " "VHDL Process Statement warning at cpu.vhd(399): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 399 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953717 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "entrada cpu.vhd(400) " "VHDL Process Statement warning at cpu.vhd(400): signal \"entrada\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 400 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953717 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(402) " "VHDL Process Statement warning at cpu.vhd(402): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 402 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953717 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "entrada cpu.vhd(403) " "VHDL Process Statement warning at cpu.vhd(403): signal \"entrada\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 403 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953717 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(405) " "VHDL Process Statement warning at cpu.vhd(405): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 405 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953717 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "entrada cpu.vhd(406) " "VHDL Process Statement warning at cpu.vhd(406): signal \"entrada\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 406 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953717 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(415) " "VHDL Process Statement warning at cpu.vhd(415): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 415 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953717 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(417) " "VHDL Process Statement warning at cpu.vhd(417): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 417 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953717 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RA cpu.vhd(418) " "VHDL Process Statement warning at cpu.vhd(418): signal \"RA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 418 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953717 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(420) " "VHDL Process Statement warning at cpu.vhd(420): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 420 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953717 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RB cpu.vhd(421) " "VHDL Process Statement warning at cpu.vhd(421): signal \"RB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 421 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953717 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(423) " "VHDL Process Statement warning at cpu.vhd(423): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 423 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953717 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RR cpu.vhd(424) " "VHDL Process Statement warning at cpu.vhd(424): signal \"RR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 424 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953717 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(433) " "VHDL Process Statement warning at cpu.vhd(433): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 433 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953717 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ESPERA cpu.vhd(434) " "VHDL Process Statement warning at cpu.vhd(434): signal \"ESPERA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 434 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953717 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wait2 cpu.vhd(438) " "VHDL Process Statement warning at cpu.vhd(438): signal \"wait2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 438 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953717 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(463) " "VHDL Process Statement warning at cpu.vhd(463): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 463 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953717 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(464) " "VHDL Process Statement warning at cpu.vhd(464): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 464 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953718 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(466) " "VHDL Process Statement warning at cpu.vhd(466): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 466 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953718 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_out cpu.vhd(467) " "VHDL Process Statement warning at cpu.vhd(467): signal \"data_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 467 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953718 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(470) " "VHDL Process Statement warning at cpu.vhd(470): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 470 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953718 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_out cpu.vhd(471) " "VHDL Process Statement warning at cpu.vhd(471): signal \"data_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 471 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953718 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(474) " "VHDL Process Statement warning at cpu.vhd(474): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 474 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953718 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_out cpu.vhd(475) " "VHDL Process Statement warning at cpu.vhd(475): signal \"data_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 475 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953718 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(478) " "VHDL Process Statement warning at cpu.vhd(478): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 478 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953718 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_out cpu.vhd(479) " "VHDL Process Statement warning at cpu.vhd(479): signal \"data_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 479 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953718 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(482) " "VHDL Process Statement warning at cpu.vhd(482): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 482 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953718 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_out cpu.vhd(483) " "VHDL Process Statement warning at cpu.vhd(483): signal \"data_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 483 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953718 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(486) " "VHDL Process Statement warning at cpu.vhd(486): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 486 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953718 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_out cpu.vhd(487) " "VHDL Process Statement warning at cpu.vhd(487): signal \"data_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 487 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953718 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(499) " "VHDL Process Statement warning at cpu.vhd(499): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 499 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953718 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_out cpu.vhd(500) " "VHDL Process Statement warning at cpu.vhd(500): signal \"data_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 500 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953718 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(507) " "VHDL Process Statement warning at cpu.vhd(507): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 507 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953718 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FRzero cpu.vhd(508) " "VHDL Process Statement warning at cpu.vhd(508): signal \"FRzero\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 508 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953718 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_out cpu.vhd(509) " "VHDL Process Statement warning at cpu.vhd(509): signal \"data_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 509 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953719 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(517) " "VHDL Process Statement warning at cpu.vhd(517): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 517 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953719 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FRzero cpu.vhd(518) " "VHDL Process Statement warning at cpu.vhd(518): signal \"FRzero\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 518 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953719 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FRmaior cpu.vhd(518) " "VHDL Process Statement warning at cpu.vhd(518): signal \"FRmaior\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 518 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953719 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_out cpu.vhd(519) " "VHDL Process Statement warning at cpu.vhd(519): signal \"data_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 519 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953719 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(527) " "VHDL Process Statement warning at cpu.vhd(527): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 527 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953719 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(529) " "VHDL Process Statement warning at cpu.vhd(529): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 529 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953719 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_out cpu.vhd(530) " "VHDL Process Statement warning at cpu.vhd(530): signal \"data_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 530 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953719 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(532) " "VHDL Process Statement warning at cpu.vhd(532): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 532 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953719 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_out cpu.vhd(533) " "VHDL Process Statement warning at cpu.vhd(533): signal \"data_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 533 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953719 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(535) " "VHDL Process Statement warning at cpu.vhd(535): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 535 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953719 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_out cpu.vhd(536) " "VHDL Process Statement warning at cpu.vhd(536): signal \"data_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 536 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953719 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(538) " "VHDL Process Statement warning at cpu.vhd(538): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 538 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953719 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_out cpu.vhd(539) " "VHDL Process Statement warning at cpu.vhd(539): signal \"data_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 539 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953719 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(541) " "VHDL Process Statement warning at cpu.vhd(541): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 541 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953719 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_out cpu.vhd(542) " "VHDL Process Statement warning at cpu.vhd(542): signal \"data_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 542 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953719 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(544) " "VHDL Process Statement warning at cpu.vhd(544): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 544 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953719 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_out cpu.vhd(545) " "VHDL Process Statement warning at cpu.vhd(545): signal \"data_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 545 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953719 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(547) " "VHDL Process Statement warning at cpu.vhd(547): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 547 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953719 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_out cpu.vhd(548) " "VHDL Process Statement warning at cpu.vhd(548): signal \"data_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 548 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953719 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(550) " "VHDL Process Statement warning at cpu.vhd(550): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 550 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953719 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_out cpu.vhd(551) " "VHDL Process Statement warning at cpu.vhd(551): signal \"data_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 551 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953719 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(553) " "VHDL Process Statement warning at cpu.vhd(553): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 553 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953719 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_out cpu.vhd(554) " "VHDL Process Statement warning at cpu.vhd(554): signal \"data_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 554 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953720 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(556) " "VHDL Process Statement warning at cpu.vhd(556): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 556 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953720 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_out cpu.vhd(557) " "VHDL Process Statement warning at cpu.vhd(557): signal \"data_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 557 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953720 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(559) " "VHDL Process Statement warning at cpu.vhd(559): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 559 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953720 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_out cpu.vhd(560) " "VHDL Process Statement warning at cpu.vhd(560): signal \"data_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 560 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953720 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(562) " "VHDL Process Statement warning at cpu.vhd(562): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 562 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953720 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_out cpu.vhd(563) " "VHDL Process Statement warning at cpu.vhd(563): signal \"data_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 563 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953720 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(572) " "VHDL Process Statement warning at cpu.vhd(572): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 572 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953720 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(575) " "VHDL Process Statement warning at cpu.vhd(575): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 575 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953720 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_out cpu.vhd(576) " "VHDL Process Statement warning at cpu.vhd(576): signal \"data_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 576 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953720 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RA cpu.vhd(577) " "VHDL Process Statement warning at cpu.vhd(577): signal \"RA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 577 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953720 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(580) " "VHDL Process Statement warning at cpu.vhd(580): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 580 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953720 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_out cpu.vhd(581) " "VHDL Process Statement warning at cpu.vhd(581): signal \"data_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 581 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953720 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RB cpu.vhd(582) " "VHDL Process Statement warning at cpu.vhd(582): signal \"RB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 582 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953720 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(585) " "VHDL Process Statement warning at cpu.vhd(585): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 585 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953721 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_out cpu.vhd(586) " "VHDL Process Statement warning at cpu.vhd(586): signal \"data_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 586 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953721 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RR cpu.vhd(587) " "VHDL Process Statement warning at cpu.vhd(587): signal \"RR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 587 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953721 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(609) " "VHDL Process Statement warning at cpu.vhd(609): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 609 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953721 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(611) " "VHDL Process Statement warning at cpu.vhd(611): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 611 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953721 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_out cpu.vhd(612) " "VHDL Process Statement warning at cpu.vhd(612): signal \"data_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 612 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953721 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(614) " "VHDL Process Statement warning at cpu.vhd(614): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 614 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953721 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_out cpu.vhd(615) " "VHDL Process Statement warning at cpu.vhd(615): signal \"data_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 615 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953721 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(617) " "VHDL Process Statement warning at cpu.vhd(617): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 617 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953721 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_out cpu.vhd(618) " "VHDL Process Statement warning at cpu.vhd(618): signal \"data_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 618 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953721 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(627) " "VHDL Process Statement warning at cpu.vhd(627): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 627 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953721 "|cpu"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RA cpu.vhd(88) " "VHDL Process Statement warning at cpu.vhd(88): inferring latch(es) for signal or variable \"RA\", which holds its previous value in one or more paths through the process" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1731006953722 "|cpu"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RB cpu.vhd(88) " "VHDL Process Statement warning at cpu.vhd(88): inferring latch(es) for signal or variable \"RB\", which holds its previous value in one or more paths through the process" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1731006953722 "|cpu"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RR cpu.vhd(88) " "VHDL Process Statement warning at cpu.vhd(88): inferring latch(es) for signal or variable \"RR\", which holds its previous value in one or more paths through the process" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1731006953722 "|cpu"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "PC cpu.vhd(88) " "VHDL Process Statement warning at cpu.vhd(88): inferring latch(es) for signal or variable \"PC\", which holds its previous value in one or more paths through the process" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1731006953722 "|cpu"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IR cpu.vhd(88) " "VHDL Process Statement warning at cpu.vhd(88): inferring latch(es) for signal or variable \"IR\", which holds its previous value in one or more paths through the process" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1731006953722 "|cpu"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_in cpu.vhd(88) " "VHDL Process Statement warning at cpu.vhd(88): inferring latch(es) for signal or variable \"data_in\", which holds its previous value in one or more paths through the process" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1731006953722 "|cpu"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "raddress cpu.vhd(88) " "VHDL Process Statement warning at cpu.vhd(88): inferring latch(es) for signal or variable \"raddress\", which holds its previous value in one or more paths through the process" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1731006953722 "|cpu"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "waddress cpu.vhd(88) " "VHDL Process Statement warning at cpu.vhd(88): inferring latch(es) for signal or variable \"waddress\", which holds its previous value in one or more paths through the process" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1731006953722 "|cpu"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "write1 cpu.vhd(88) " "VHDL Process Statement warning at cpu.vhd(88): inferring latch(es) for signal or variable \"write1\", which holds its previous value in one or more paths through the process" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1731006953723 "|cpu"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "INIT_ULA cpu.vhd(88) " "VHDL Process Statement warning at cpu.vhd(88): inferring latch(es) for signal or variable \"INIT_ULA\", which holds its previous value in one or more paths through the process" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1731006953723 "|cpu"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "state cpu.vhd(88) " "VHDL Process Statement warning at cpu.vhd(88): inferring latch(es) for signal or variable \"state\", which holds its previous value in one or more paths through the process" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1731006953723 "|cpu"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "X cpu.vhd(88) " "VHDL Process Statement warning at cpu.vhd(88): inferring latch(es) for signal or variable \"X\", which holds its previous value in one or more paths through the process" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1731006953723 "|cpu"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Y cpu.vhd(88) " "VHDL Process Statement warning at cpu.vhd(88): inferring latch(es) for signal or variable \"Y\", which holds its previous value in one or more paths through the process" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1731006953723 "|cpu"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "saidaREAL cpu.vhd(88) " "VHDL Process Statement warning at cpu.vhd(88): inferring latch(es) for signal or variable \"saidaREAL\", which holds its previous value in one or more paths through the process" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1731006953723 "|cpu"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ESPERA cpu.vhd(88) " "VHDL Process Statement warning at cpu.vhd(88): inferring latch(es) for signal or variable \"ESPERA\", which holds its previous value in one or more paths through the process" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1731006953723 "|cpu"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "SUPERIOR cpu.vhd(647) " "VHDL Variable Declaration warning at cpu.vhd(647): used initial value expression for variable \"SUPERIOR\" because variable was never assigned a value" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 647 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1731006953723 "|cpu"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "INFERIOR cpu.vhd(648) " "VHDL Variable Declaration warning at cpu.vhd(648): used initial value expression for variable \"INFERIOR\" because variable was never assigned a value" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 648 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1731006953723 "|cpu"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "X_SOMA cpu.vhd(649) " "VHDL Variable Declaration warning at cpu.vhd(649): used initial value expression for variable \"X_SOMA\" because variable was never assigned a value" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 649 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1731006953723 "|cpu"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "Y_SOMA cpu.vhd(650) " "VHDL Variable Declaration warning at cpu.vhd(650): used initial value expression for variable \"Y_SOMA\" because variable was never assigned a value" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 650 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1731006953723 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INIT_ULA cpu.vhd(659) " "VHDL Process Statement warning at cpu.vhd(659): signal \"INIT_ULA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 659 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953723 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(660) " "VHDL Process Statement warning at cpu.vhd(660): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 660 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953723 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(677) " "VHDL Process Statement warning at cpu.vhd(677): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 677 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953723 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(694) " "VHDL Process Statement warning at cpu.vhd(694): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 694 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953723 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(698) " "VHDL Process Statement warning at cpu.vhd(698): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 698 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953724 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(702) " "VHDL Process Statement warning at cpu.vhd(702): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 702 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953724 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR cpu.vhd(706) " "VHDL Process Statement warning at cpu.vhd(706): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 706 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953724 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RESULT cpu.vhd(733) " "VHDL Process Statement warning at cpu.vhd(733): signal \"RESULT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 733 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953724 "|cpu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RR cpu.vhd(735) " "VHDL Process Statement warning at cpu.vhd(735): signal \"RR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 735 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1731006953724 "|cpu"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RESULT cpu.vhd(643) " "VHDL Process Statement warning at cpu.vhd(643): inferring latch(es) for signal or variable \"RESULT\", which holds its previous value in one or more paths through the process" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 643 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1731006953724 "|cpu"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "FRzero cpu.vhd(643) " "VHDL Process Statement warning at cpu.vhd(643): inferring latch(es) for signal or variable \"FRzero\", which holds its previous value in one or more paths through the process" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 643 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1731006953724 "|cpu"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "FRmaior cpu.vhd(643) " "VHDL Process Statement warning at cpu.vhd(643): inferring latch(es) for signal or variable \"FRmaior\", which holds its previous value in one or more paths through the process" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 643 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1731006953725 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FRmaior cpu.vhd(643) " "Inferred latch for \"FRmaior\" at cpu.vhd(643)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 643 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731006953732 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FRzero cpu.vhd(643) " "Inferred latch for \"FRzero\" at cpu.vhd(643)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 643 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731006953732 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[0\] cpu.vhd(643) " "Inferred latch for \"RESULT\[0\]\" at cpu.vhd(643)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 643 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731006953732 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[1\] cpu.vhd(643) " "Inferred latch for \"RESULT\[1\]\" at cpu.vhd(643)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 643 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731006953732 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[2\] cpu.vhd(643) " "Inferred latch for \"RESULT\[2\]\" at cpu.vhd(643)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 643 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731006953732 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[3\] cpu.vhd(643) " "Inferred latch for \"RESULT\[3\]\" at cpu.vhd(643)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 643 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731006953732 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[4\] cpu.vhd(643) " "Inferred latch for \"RESULT\[4\]\" at cpu.vhd(643)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 643 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731006953732 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[5\] cpu.vhd(643) " "Inferred latch for \"RESULT\[5\]\" at cpu.vhd(643)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 643 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731006953732 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[6\] cpu.vhd(643) " "Inferred latch for \"RESULT\[6\]\" at cpu.vhd(643)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 643 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731006953732 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[7\] cpu.vhd(643) " "Inferred latch for \"RESULT\[7\]\" at cpu.vhd(643)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 643 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731006953732 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ESPERA cpu.vhd(88) " "Inferred latch for \"ESPERA\" at cpu.vhd(88)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731006953732 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaREAL\[0\] cpu.vhd(88) " "Inferred latch for \"saidaREAL\[0\]\" at cpu.vhd(88)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731006953733 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaREAL\[1\] cpu.vhd(88) " "Inferred latch for \"saidaREAL\[1\]\" at cpu.vhd(88)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731006953733 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaREAL\[2\] cpu.vhd(88) " "Inferred latch for \"saidaREAL\[2\]\" at cpu.vhd(88)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731006953733 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaREAL\[3\] cpu.vhd(88) " "Inferred latch for \"saidaREAL\[3\]\" at cpu.vhd(88)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731006953733 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaREAL\[4\] cpu.vhd(88) " "Inferred latch for \"saidaREAL\[4\]\" at cpu.vhd(88)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731006953733 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaREAL\[5\] cpu.vhd(88) " "Inferred latch for \"saidaREAL\[5\]\" at cpu.vhd(88)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731006953733 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaREAL\[6\] cpu.vhd(88) " "Inferred latch for \"saidaREAL\[6\]\" at cpu.vhd(88)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731006953733 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaREAL\[7\] cpu.vhd(88) " "Inferred latch for \"saidaREAL\[7\]\" at cpu.vhd(88)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731006953733 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[0\] cpu.vhd(88) " "Inferred latch for \"Y\[0\]\" at cpu.vhd(88)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731006953733 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[1\] cpu.vhd(88) " "Inferred latch for \"Y\[1\]\" at cpu.vhd(88)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731006953733 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[2\] cpu.vhd(88) " "Inferred latch for \"Y\[2\]\" at cpu.vhd(88)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731006953733 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[3\] cpu.vhd(88) " "Inferred latch for \"Y\[3\]\" at cpu.vhd(88)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731006953733 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[4\] cpu.vhd(88) " "Inferred latch for \"Y\[4\]\" at cpu.vhd(88)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731006953734 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[5\] cpu.vhd(88) " "Inferred latch for \"Y\[5\]\" at cpu.vhd(88)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731006953734 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[6\] cpu.vhd(88) " "Inferred latch for \"Y\[6\]\" at cpu.vhd(88)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731006953734 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[7\] cpu.vhd(88) " "Inferred latch for \"Y\[7\]\" at cpu.vhd(88)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731006953734 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[0\] cpu.vhd(88) " "Inferred latch for \"X\[0\]\" at cpu.vhd(88)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731006953734 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[1\] cpu.vhd(88) " "Inferred latch for \"X\[1\]\" at cpu.vhd(88)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731006953734 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[2\] cpu.vhd(88) " "Inferred latch for \"X\[2\]\" at cpu.vhd(88)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731006953734 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[3\] cpu.vhd(88) " "Inferred latch for \"X\[3\]\" at cpu.vhd(88)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731006953734 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[4\] cpu.vhd(88) " "Inferred latch for \"X\[4\]\" at cpu.vhd(88)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731006953735 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[5\] cpu.vhd(88) " "Inferred latch for \"X\[5\]\" at cpu.vhd(88)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731006953735 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[6\] cpu.vhd(88) " "Inferred latch for \"X\[6\]\" at cpu.vhd(88)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731006953735 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "X\[7\] cpu.vhd(88) " "Inferred latch for \"X\[7\]\" at cpu.vhd(88)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731006953735 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INIT_ULA cpu.vhd(88) " "Inferred latch for \"INIT_ULA\" at cpu.vhd(88)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731006953735 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write1 cpu.vhd(88) " "Inferred latch for \"write1\" at cpu.vhd(88)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731006953735 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waddress\[0\] cpu.vhd(88) " "Inferred latch for \"waddress\[0\]\" at cpu.vhd(88)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731006953735 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waddress\[1\] cpu.vhd(88) " "Inferred latch for \"waddress\[1\]\" at cpu.vhd(88)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731006953736 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waddress\[2\] cpu.vhd(88) " "Inferred latch for \"waddress\[2\]\" at cpu.vhd(88)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731006953736 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waddress\[3\] cpu.vhd(88) " "Inferred latch for \"waddress\[3\]\" at cpu.vhd(88)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731006953736 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waddress\[4\] cpu.vhd(88) " "Inferred latch for \"waddress\[4\]\" at cpu.vhd(88)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731006953736 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waddress\[5\] cpu.vhd(88) " "Inferred latch for \"waddress\[5\]\" at cpu.vhd(88)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731006953736 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waddress\[6\] cpu.vhd(88) " "Inferred latch for \"waddress\[6\]\" at cpu.vhd(88)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731006953736 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waddress\[7\] cpu.vhd(88) " "Inferred latch for \"waddress\[7\]\" at cpu.vhd(88)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731006953736 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "raddress\[0\] cpu.vhd(88) " "Inferred latch for \"raddress\[0\]\" at cpu.vhd(88)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731006953736 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "raddress\[1\] cpu.vhd(88) " "Inferred latch for \"raddress\[1\]\" at cpu.vhd(88)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731006953737 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "raddress\[2\] cpu.vhd(88) " "Inferred latch for \"raddress\[2\]\" at cpu.vhd(88)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731006953737 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "raddress\[3\] cpu.vhd(88) " "Inferred latch for \"raddress\[3\]\" at cpu.vhd(88)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731006953737 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "raddress\[4\] cpu.vhd(88) " "Inferred latch for \"raddress\[4\]\" at cpu.vhd(88)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731006953737 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "raddress\[5\] cpu.vhd(88) " "Inferred latch for \"raddress\[5\]\" at cpu.vhd(88)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731006953738 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "raddress\[6\] cpu.vhd(88) " "Inferred latch for \"raddress\[6\]\" at cpu.vhd(88)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731006953738 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "raddress\[7\] cpu.vhd(88) " "Inferred latch for \"raddress\[7\]\" at cpu.vhd(88)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731006953738 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[0\] cpu.vhd(88) " "Inferred latch for \"data_in\[0\]\" at cpu.vhd(88)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731006953738 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[1\] cpu.vhd(88) " "Inferred latch for \"data_in\[1\]\" at cpu.vhd(88)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731006953738 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[2\] cpu.vhd(88) " "Inferred latch for \"data_in\[2\]\" at cpu.vhd(88)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731006953738 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[3\] cpu.vhd(88) " "Inferred latch for \"data_in\[3\]\" at cpu.vhd(88)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731006953739 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[4\] cpu.vhd(88) " "Inferred latch for \"data_in\[4\]\" at cpu.vhd(88)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731006953739 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[5\] cpu.vhd(88) " "Inferred latch for \"data_in\[5\]\" at cpu.vhd(88)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731006953739 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[6\] cpu.vhd(88) " "Inferred latch for \"data_in\[6\]\" at cpu.vhd(88)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731006953739 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[7\] cpu.vhd(88) " "Inferred latch for \"data_in\[7\]\" at cpu.vhd(88)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731006953739 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[0\] cpu.vhd(88) " "Inferred latch for \"IR\[0\]\" at cpu.vhd(88)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731006953739 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[1\] cpu.vhd(88) " "Inferred latch for \"IR\[1\]\" at cpu.vhd(88)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731006953739 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[2\] cpu.vhd(88) " "Inferred latch for \"IR\[2\]\" at cpu.vhd(88)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731006953739 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[3\] cpu.vhd(88) " "Inferred latch for \"IR\[3\]\" at cpu.vhd(88)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731006953739 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[4\] cpu.vhd(88) " "Inferred latch for \"IR\[4\]\" at cpu.vhd(88)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731006953739 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[5\] cpu.vhd(88) " "Inferred latch for \"IR\[5\]\" at cpu.vhd(88)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731006953739 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[6\] cpu.vhd(88) " "Inferred latch for \"IR\[6\]\" at cpu.vhd(88)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731006953739 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[7\] cpu.vhd(88) " "Inferred latch for \"IR\[7\]\" at cpu.vhd(88)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731006953739 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[0\] cpu.vhd(88) " "Inferred latch for \"PC\[0\]\" at cpu.vhd(88)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731006953739 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[1\] cpu.vhd(88) " "Inferred latch for \"PC\[1\]\" at cpu.vhd(88)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731006953739 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[2\] cpu.vhd(88) " "Inferred latch for \"PC\[2\]\" at cpu.vhd(88)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731006953739 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[3\] cpu.vhd(88) " "Inferred latch for \"PC\[3\]\" at cpu.vhd(88)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731006953740 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[4\] cpu.vhd(88) " "Inferred latch for \"PC\[4\]\" at cpu.vhd(88)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731006953740 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[5\] cpu.vhd(88) " "Inferred latch for \"PC\[5\]\" at cpu.vhd(88)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731006953740 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[6\] cpu.vhd(88) " "Inferred latch for \"PC\[6\]\" at cpu.vhd(88)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731006953740 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[7\] cpu.vhd(88) " "Inferred latch for \"PC\[7\]\" at cpu.vhd(88)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731006953740 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RR\[0\] cpu.vhd(88) " "Inferred latch for \"RR\[0\]\" at cpu.vhd(88)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731006953740 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RR\[1\] cpu.vhd(88) " "Inferred latch for \"RR\[1\]\" at cpu.vhd(88)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731006953740 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RR\[2\] cpu.vhd(88) " "Inferred latch for \"RR\[2\]\" at cpu.vhd(88)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731006953740 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RR\[3\] cpu.vhd(88) " "Inferred latch for \"RR\[3\]\" at cpu.vhd(88)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731006953740 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RR\[4\] cpu.vhd(88) " "Inferred latch for \"RR\[4\]\" at cpu.vhd(88)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731006953741 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RR\[5\] cpu.vhd(88) " "Inferred latch for \"RR\[5\]\" at cpu.vhd(88)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731006953741 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RR\[6\] cpu.vhd(88) " "Inferred latch for \"RR\[6\]\" at cpu.vhd(88)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731006953741 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RR\[7\] cpu.vhd(88) " "Inferred latch for \"RR\[7\]\" at cpu.vhd(88)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731006953741 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RB\[0\] cpu.vhd(88) " "Inferred latch for \"RB\[0\]\" at cpu.vhd(88)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731006953741 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RB\[1\] cpu.vhd(88) " "Inferred latch for \"RB\[1\]\" at cpu.vhd(88)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731006953741 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RB\[2\] cpu.vhd(88) " "Inferred latch for \"RB\[2\]\" at cpu.vhd(88)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731006953741 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RB\[3\] cpu.vhd(88) " "Inferred latch for \"RB\[3\]\" at cpu.vhd(88)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731006953742 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RB\[4\] cpu.vhd(88) " "Inferred latch for \"RB\[4\]\" at cpu.vhd(88)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731006953742 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RB\[5\] cpu.vhd(88) " "Inferred latch for \"RB\[5\]\" at cpu.vhd(88)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731006953742 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RB\[6\] cpu.vhd(88) " "Inferred latch for \"RB\[6\]\" at cpu.vhd(88)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731006953742 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RB\[7\] cpu.vhd(88) " "Inferred latch for \"RB\[7\]\" at cpu.vhd(88)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731006953742 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RA\[0\] cpu.vhd(88) " "Inferred latch for \"RA\[0\]\" at cpu.vhd(88)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731006953742 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RA\[1\] cpu.vhd(88) " "Inferred latch for \"RA\[1\]\" at cpu.vhd(88)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731006953742 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RA\[2\] cpu.vhd(88) " "Inferred latch for \"RA\[2\]\" at cpu.vhd(88)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731006953742 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RA\[3\] cpu.vhd(88) " "Inferred latch for \"RA\[3\]\" at cpu.vhd(88)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731006953742 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RA\[4\] cpu.vhd(88) " "Inferred latch for \"RA\[4\]\" at cpu.vhd(88)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731006953743 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RA\[5\] cpu.vhd(88) " "Inferred latch for \"RA\[5\]\" at cpu.vhd(88)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731006953743 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RA\[6\] cpu.vhd(88) " "Inferred latch for \"RA\[6\]\" at cpu.vhd(88)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731006953743 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RA\[7\] cpu.vhd(88) " "Inferred latch for \"RA\[7\]\" at cpu.vhd(88)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731006953743 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.exec2 cpu.vhd(94) " "Inferred latch for \"state.exec2\" at cpu.vhd(94)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731006953743 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.exec cpu.vhd(94) " "Inferred latch for \"state.exec\" at cpu.vhd(94)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731006953743 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.decode cpu.vhd(94) " "Inferred latch for \"state.decode\" at cpu.vhd(94)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731006953743 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.fetch2 cpu.vhd(94) " "Inferred latch for \"state.fetch2\" at cpu.vhd(94)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731006953743 "|cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.fetch cpu.vhd(94) " "Inferred latch for \"state.fetch\" at cpu.vhd(94)" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731006953744 "|cpu"}
{ "Warning" "WSGN_SEARCH_FILE" "ram256x8.vhd 2 1 " "Using design file ram256x8.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram256x8-SYN " "Found design unit 1: ram256x8-SYN" {  } { { "ram256x8.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/ram256x8.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731006953794 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram256x8 " "Found entity 1: ram256x8" {  } { { "ram256x8.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/ram256x8.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731006953794 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1731006953794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram256x8 ram256x8:ram_instance " "Elaborating entity \"ram256x8\" for hierarchy \"ram256x8:ram_instance\"" {  } { { "cpu.vhd" "ram_instance" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731006953795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram256x8:ram_instance\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram256x8:ram_instance\|altsyncram:altsyncram_component\"" {  } { { "ram256x8.vhd" "altsyncram_component" { Text "C:/Users/maico/Desktop/motherboard/ram256x8.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731006953907 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram256x8:ram_instance\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram256x8:ram_instance\|altsyncram:altsyncram_component\"" {  } { { "ram256x8.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/ram256x8.vhd" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731006953919 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram256x8:ram_instance\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram256x8:ram_instance\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731006953919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731006953919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731006953919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731006953919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731006953919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731006953919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731006953919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731006953919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731006953919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731006953919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731006953919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731006953919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731006953919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731006953919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731006953919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731006953919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731006953919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731006953919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731006953919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731006953919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ram256X8.mif " "Parameter \"init_file\" = \"ram256X8.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731006953919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731006953919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731006953919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731006953919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731006953919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731006953919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731006953919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731006953919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731006953919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731006953919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731006953919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731006953919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731006953919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731006953919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731006953919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731006953919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731006953919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731006953919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731006953919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731006953919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731006953919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731006953919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731006953919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731006953919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731006953919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731006953919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731006953919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731006953919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731006953919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731006953919 ""}  } { { "ram256x8.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/ram256x8.vhd" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1731006953919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3o04.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3o04.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3o04 " "Found entity 1: altsyncram_3o04" {  } { { "db/altsyncram_3o04.tdf" "" { Text "C:/Users/maico/Desktop/motherboard/db/altsyncram_3o04.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731006953985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731006953985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3o04 ram256x8:ram_instance\|altsyncram:altsyncram_component\|altsyncram_3o04:auto_generated " "Elaborating entity \"altsyncram_3o04\" for hierarchy \"ram256x8:ram_instance\|altsyncram:altsyncram_component\|altsyncram_3o04:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731006953985 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "saidaREAL\[0\]\$latch " "Latch saidaREAL\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[2\] " "Ports D and ENA on the latch are fed by the same signal IR\[2\]" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731006954585 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731006954585 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "saidaREAL\[1\]\$latch " "Latch saidaREAL\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[2\] " "Ports D and ENA on the latch are fed by the same signal IR\[2\]" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731006954586 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731006954586 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "saidaREAL\[2\]\$latch " "Latch saidaREAL\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[2\] " "Ports D and ENA on the latch are fed by the same signal IR\[2\]" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731006954586 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731006954586 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "saidaREAL\[3\]\$latch " "Latch saidaREAL\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[2\] " "Ports D and ENA on the latch are fed by the same signal IR\[2\]" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731006954586 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731006954586 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "saidaREAL\[4\]\$latch " "Latch saidaREAL\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[2\] " "Ports D and ENA on the latch are fed by the same signal IR\[2\]" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731006954586 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731006954586 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "saidaREAL\[5\]\$latch " "Latch saidaREAL\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[2\] " "Ports D and ENA on the latch are fed by the same signal IR\[2\]" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731006954586 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731006954586 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "saidaREAL\[6\]\$latch " "Latch saidaREAL\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[2\] " "Ports D and ENA on the latch are fed by the same signal IR\[2\]" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731006954586 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731006954586 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "saidaREAL\[7\]\$latch " "Latch saidaREAL\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[2\] " "Ports D and ENA on the latch are fed by the same signal IR\[2\]" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731006954586 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731006954586 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RR\[0\] " "Latch RR\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.decode_7102 " "Ports D and ENA on the latch are fed by the same signal state.decode_7102" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731006954586 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731006954586 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RESULT\[0\] " "Latch RESULT\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[4\] " "Ports D and ENA on the latch are fed by the same signal IR\[4\]" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731006954586 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 643 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731006954586 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "INIT_ULA " "Latch INIT_ULA has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.exec_7052 " "Ports D and ENA on the latch are fed by the same signal state.exec_7052" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731006954586 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731006954586 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RR\[1\] " "Latch RR\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.decode_7102 " "Ports D and ENA on the latch are fed by the same signal state.decode_7102" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731006954586 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731006954586 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RESULT\[1\] " "Latch RESULT\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[4\] " "Ports D and ENA on the latch are fed by the same signal IR\[4\]" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731006954586 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 643 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731006954586 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RR\[2\] " "Latch RR\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.decode_7102 " "Ports D and ENA on the latch are fed by the same signal state.decode_7102" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731006954586 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731006954586 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RESULT\[2\] " "Latch RESULT\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[4\] " "Ports D and ENA on the latch are fed by the same signal IR\[4\]" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731006954586 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 643 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731006954586 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RR\[3\] " "Latch RR\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.decode_7102 " "Ports D and ENA on the latch are fed by the same signal state.decode_7102" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731006954586 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731006954586 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RESULT\[3\] " "Latch RESULT\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[4\] " "Ports D and ENA on the latch are fed by the same signal IR\[4\]" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731006954586 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 643 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731006954586 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RR\[4\] " "Latch RR\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.decode_7102 " "Ports D and ENA on the latch are fed by the same signal state.decode_7102" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731006954586 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731006954586 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RESULT\[4\] " "Latch RESULT\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[4\] " "Ports D and ENA on the latch are fed by the same signal IR\[4\]" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731006954586 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 643 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731006954586 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RR\[5\] " "Latch RR\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.decode_7102 " "Ports D and ENA on the latch are fed by the same signal state.decode_7102" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731006954586 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731006954586 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RESULT\[5\] " "Latch RESULT\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[4\] " "Ports D and ENA on the latch are fed by the same signal IR\[4\]" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731006954587 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 643 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731006954587 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RR\[6\] " "Latch RR\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.decode_7102 " "Ports D and ENA on the latch are fed by the same signal state.decode_7102" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731006954587 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731006954587 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RESULT\[6\] " "Latch RESULT\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[4\] " "Ports D and ENA on the latch are fed by the same signal IR\[4\]" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731006954587 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 643 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731006954587 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RR\[7\] " "Latch RR\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.decode_7102 " "Ports D and ENA on the latch are fed by the same signal state.decode_7102" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731006954587 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731006954587 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RESULT\[7\] " "Latch RESULT\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[4\] " "Ports D and ENA on the latch are fed by the same signal IR\[4\]" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731006954587 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 643 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731006954587 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RA\[0\] " "Latch RA\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.decode_7102 " "Ports D and ENA on the latch are fed by the same signal state.decode_7102" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731006954587 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731006954587 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RA\[1\] " "Latch RA\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.decode_7102 " "Ports D and ENA on the latch are fed by the same signal state.decode_7102" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731006954587 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731006954587 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RA\[2\] " "Latch RA\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.decode_7102 " "Ports D and ENA on the latch are fed by the same signal state.decode_7102" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731006954587 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731006954587 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RA\[3\] " "Latch RA\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.decode_7102 " "Ports D and ENA on the latch are fed by the same signal state.decode_7102" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731006954587 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731006954587 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RA\[4\] " "Latch RA\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.decode_7102 " "Ports D and ENA on the latch are fed by the same signal state.decode_7102" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731006954587 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731006954587 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RA\[5\] " "Latch RA\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.decode_7102 " "Ports D and ENA on the latch are fed by the same signal state.decode_7102" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731006954587 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731006954587 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RA\[6\] " "Latch RA\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.decode_7102 " "Ports D and ENA on the latch are fed by the same signal state.decode_7102" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731006954587 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731006954587 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RA\[7\] " "Latch RA\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.decode_7102 " "Ports D and ENA on the latch are fed by the same signal state.decode_7102" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731006954587 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731006954587 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RB\[0\] " "Latch RB\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.decode_7102 " "Ports D and ENA on the latch are fed by the same signal state.decode_7102" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731006954587 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731006954587 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state.decode_7102 " "Latch state.decode_7102 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.decode_7102 " "Ports D and ENA on the latch are fed by the same signal state.decode_7102" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731006954587 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731006954587 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RB\[1\] " "Latch RB\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.decode_7102 " "Ports D and ENA on the latch are fed by the same signal state.decode_7102" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731006954587 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731006954587 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RB\[2\] " "Latch RB\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.decode_7102 " "Ports D and ENA on the latch are fed by the same signal state.decode_7102" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731006954587 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731006954587 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RB\[3\] " "Latch RB\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.decode_7102 " "Ports D and ENA on the latch are fed by the same signal state.decode_7102" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731006954587 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731006954587 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RB\[4\] " "Latch RB\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.decode_7102 " "Ports D and ENA on the latch are fed by the same signal state.decode_7102" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731006954587 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731006954587 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RB\[5\] " "Latch RB\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.decode_7102 " "Ports D and ENA on the latch are fed by the same signal state.decode_7102" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731006954587 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731006954587 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RB\[6\] " "Latch RB\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.decode_7102 " "Ports D and ENA on the latch are fed by the same signal state.decode_7102" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731006954588 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731006954588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RB\[7\] " "Latch RB\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.decode_7102 " "Ports D and ENA on the latch are fed by the same signal state.decode_7102" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731006954588 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731006954588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state.exec2_7002 " "Latch state.exec2_7002 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.exec_7052 " "Ports D and ENA on the latch are fed by the same signal state.exec_7052" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731006954588 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731006954588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state.exec_7052 " "Latch state.exec_7052 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.decode_7102 " "Ports D and ENA on the latch are fed by the same signal state.decode_7102" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731006954588 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731006954588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state.fetch_7202 " "Latch state.fetch_7202 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.exec2_7002 " "Ports D and ENA on the latch are fed by the same signal state.exec2_7002" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731006954588 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731006954588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Y\[0\] " "Latch Y\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.exec_7052 " "Ports D and ENA on the latch are fed by the same signal state.exec_7052" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731006954588 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731006954588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "X\[0\] " "Latch X\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.exec_7052 " "Ports D and ENA on the latch are fed by the same signal state.exec_7052" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731006954588 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731006954588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Y\[1\] " "Latch Y\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.exec_7052 " "Ports D and ENA on the latch are fed by the same signal state.exec_7052" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731006954588 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731006954588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "X\[1\] " "Latch X\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.exec_7052 " "Ports D and ENA on the latch are fed by the same signal state.exec_7052" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731006954588 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731006954588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Y\[2\] " "Latch Y\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.exec_7052 " "Ports D and ENA on the latch are fed by the same signal state.exec_7052" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731006954588 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731006954588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "X\[2\] " "Latch X\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.exec_7052 " "Ports D and ENA on the latch are fed by the same signal state.exec_7052" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731006954588 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731006954588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Y\[3\] " "Latch Y\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.exec_7052 " "Ports D and ENA on the latch are fed by the same signal state.exec_7052" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731006954588 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731006954588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "X\[3\] " "Latch X\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.exec_7052 " "Ports D and ENA on the latch are fed by the same signal state.exec_7052" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731006954588 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731006954588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Y\[4\] " "Latch Y\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.exec_7052 " "Ports D and ENA on the latch are fed by the same signal state.exec_7052" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731006954588 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731006954588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "X\[4\] " "Latch X\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.exec_7052 " "Ports D and ENA on the latch are fed by the same signal state.exec_7052" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731006954588 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731006954588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Y\[5\] " "Latch Y\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.exec_7052 " "Ports D and ENA on the latch are fed by the same signal state.exec_7052" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731006954588 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731006954588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "X\[5\] " "Latch X\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.exec_7052 " "Ports D and ENA on the latch are fed by the same signal state.exec_7052" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731006954588 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731006954588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Y\[6\] " "Latch Y\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.exec_7052 " "Ports D and ENA on the latch are fed by the same signal state.exec_7052" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731006954588 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731006954588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "X\[6\] " "Latch X\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.exec_7052 " "Ports D and ENA on the latch are fed by the same signal state.exec_7052" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731006954588 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731006954588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Y\[7\] " "Latch Y\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.exec_7052 " "Ports D and ENA on the latch are fed by the same signal state.exec_7052" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731006954588 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731006954588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "X\[7\] " "Latch X\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.exec_7052 " "Ports D and ENA on the latch are fed by the same signal state.exec_7052" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731006954588 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731006954588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "write1 " "Latch write1 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.exec2_7002 " "Ports D and ENA on the latch are fed by the same signal state.exec2_7002" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731006954589 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731006954589 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_in\[0\] " "Latch data_in\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[0\] " "Ports D and ENA on the latch are fed by the same signal IR\[0\]" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731006954589 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731006954589 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "waddress\[0\] " "Latch waddress\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.exec_7052 " "Ports D and ENA on the latch are fed by the same signal state.exec_7052" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731006954589 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731006954589 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "waddress\[1\] " "Latch waddress\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.exec_7052 " "Ports D and ENA on the latch are fed by the same signal state.exec_7052" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731006954589 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731006954589 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "waddress\[2\] " "Latch waddress\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.exec_7052 " "Ports D and ENA on the latch are fed by the same signal state.exec_7052" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731006954589 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731006954589 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "waddress\[3\] " "Latch waddress\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.exec_7052 " "Ports D and ENA on the latch are fed by the same signal state.exec_7052" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731006954589 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731006954589 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "waddress\[4\] " "Latch waddress\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.exec_7052 " "Ports D and ENA on the latch are fed by the same signal state.exec_7052" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731006954589 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731006954589 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "waddress\[5\] " "Latch waddress\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.exec_7052 " "Ports D and ENA on the latch are fed by the same signal state.exec_7052" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731006954589 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731006954589 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "waddress\[6\] " "Latch waddress\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.exec_7052 " "Ports D and ENA on the latch are fed by the same signal state.exec_7052" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731006954589 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731006954589 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "waddress\[7\] " "Latch waddress\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.exec_7052 " "Ports D and ENA on the latch are fed by the same signal state.exec_7052" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731006954589 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731006954589 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "raddress\[0\] " "Latch raddress\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.decode_7102 " "Ports D and ENA on the latch are fed by the same signal state.decode_7102" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731006954589 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731006954589 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "raddress\[1\] " "Latch raddress\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.decode_7102 " "Ports D and ENA on the latch are fed by the same signal state.decode_7102" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731006954589 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731006954589 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "raddress\[2\] " "Latch raddress\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.decode_7102 " "Ports D and ENA on the latch are fed by the same signal state.decode_7102" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731006954589 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731006954589 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "raddress\[3\] " "Latch raddress\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.decode_7102 " "Ports D and ENA on the latch are fed by the same signal state.decode_7102" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731006954589 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731006954589 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "raddress\[4\] " "Latch raddress\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.decode_7102 " "Ports D and ENA on the latch are fed by the same signal state.decode_7102" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731006954589 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731006954589 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "raddress\[5\] " "Latch raddress\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.decode_7102 " "Ports D and ENA on the latch are fed by the same signal state.decode_7102" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731006954589 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731006954589 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "raddress\[6\] " "Latch raddress\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.decode_7102 " "Ports D and ENA on the latch are fed by the same signal state.decode_7102" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731006954589 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731006954589 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "raddress\[7\] " "Latch raddress\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.decode_7102 " "Ports D and ENA on the latch are fed by the same signal state.decode_7102" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731006954589 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731006954589 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_in\[1\] " "Latch data_in\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[0\] " "Ports D and ENA on the latch are fed by the same signal IR\[0\]" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731006954589 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731006954589 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_in\[2\] " "Latch data_in\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[0\] " "Ports D and ENA on the latch are fed by the same signal IR\[0\]" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731006954589 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731006954589 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_in\[3\] " "Latch data_in\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[0\] " "Ports D and ENA on the latch are fed by the same signal IR\[0\]" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731006954589 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731006954589 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_in\[4\] " "Latch data_in\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[0\] " "Ports D and ENA on the latch are fed by the same signal IR\[0\]" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731006954590 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731006954590 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_in\[5\] " "Latch data_in\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[0\] " "Ports D and ENA on the latch are fed by the same signal IR\[0\]" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731006954590 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731006954590 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_in\[6\] " "Latch data_in\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[0\] " "Ports D and ENA on the latch are fed by the same signal IR\[0\]" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731006954590 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731006954590 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_in\[7\] " "Latch data_in\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA IR\[0\] " "Ports D and ENA on the latch are fed by the same signal IR\[0\]" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731006954590 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731006954590 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PC\[0\] " "Latch PC\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.exec_7052 " "Ports D and ENA on the latch are fed by the same signal state.exec_7052" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731006954590 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731006954590 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PC\[1\] " "Latch PC\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.exec_7052 " "Ports D and ENA on the latch are fed by the same signal state.exec_7052" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731006954590 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731006954590 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PC\[2\] " "Latch PC\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.exec_7052 " "Ports D and ENA on the latch are fed by the same signal state.exec_7052" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731006954590 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731006954590 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PC\[3\] " "Latch PC\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.exec_7052 " "Ports D and ENA on the latch are fed by the same signal state.exec_7052" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731006954590 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731006954590 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PC\[4\] " "Latch PC\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.exec_7052 " "Ports D and ENA on the latch are fed by the same signal state.exec_7052" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731006954590 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731006954590 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PC\[5\] " "Latch PC\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.exec_7052 " "Ports D and ENA on the latch are fed by the same signal state.exec_7052" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731006954590 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731006954590 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PC\[6\] " "Latch PC\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.exec_7052 " "Ports D and ENA on the latch are fed by the same signal state.exec_7052" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731006954590 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731006954590 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PC\[7\] " "Latch PC\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.exec_7052 " "Ports D and ENA on the latch are fed by the same signal state.exec_7052" {  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 94 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731006954590 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 88 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731006954590 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1731006954879 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1731006955275 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731006955275 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "410 " "Implemented 410 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1731006955325 ""} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Implemented 27 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1731006955325 ""} { "Info" "ICUT_CUT_TM_LCELLS" "364 " "Implemented 364 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1731006955325 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1731006955325 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1731006955325 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 444 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 444 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4937 " "Peak virtual memory: 4937 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1731006955354 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov  7 16:15:55 2024 " "Processing ended: Thu Nov  7 16:15:55 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1731006955354 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1731006955354 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1731006955354 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1731006955354 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1731006956620 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731006956621 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov  7 16:15:56 2024 " "Processing started: Thu Nov  7 16:15:56 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1731006956621 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1731006956621 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off cpu -c cpu " "Command: quartus_fit --read_settings_files=off --write_settings_files=off cpu -c cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1731006956621 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1731006957720 ""}
{ "Info" "0" "" "Project  = cpu" {  } {  } 0 0 "Project  = cpu" 0 0 "Fitter" 0 0 1731006957721 ""}
{ "Info" "0" "" "Revision = cpu" {  } {  } 0 0 "Revision = cpu" 0 0 "Fitter" 0 0 1731006957721 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1731006957837 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1731006957838 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "cpu 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"cpu\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1731006957846 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1731006957880 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1731006957880 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1731006958114 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1731006958137 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1731006958230 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1731006958236 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "38 38 " "No exact pin location assignment(s) for 38 pins of 38 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1731006958363 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1731006961717 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 16 global CLKCTRL_G9 " "clk~inputCLKENA0 with 16 fanout uses global clock CLKCTRL_G9" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1731006961823 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1731006961823 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731006961824 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1731006961828 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1731006961828 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1731006961829 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1731006961829 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1731006961829 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1731006961829 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1731006961829 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1731006961829 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1731006961829 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731006961866 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "105 " "The Timing Analyzer is analyzing 105 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1731006964562 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "cpu.sdc " "Synopsys Design Constraints File file not found: 'cpu.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1731006964562 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1731006964563 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ESPERA~0\|combout " "Node \"ESPERA~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731006964564 ""} { "Warning" "WSTA_SCC_NODE" "ESPERA~0\|datac " "Node \"ESPERA~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731006964564 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 48 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1731006964564 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "INIT_ULA INIT_ULA " "Clock target INIT_ULA of clock INIT_ULA is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Fitter" 0 -1 1731006964565 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ESPERA~0  from: dataa  to: combout " "Cell: ESPERA~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1731006964566 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: INIT_ULA~0  from: datad  to: combout " "Cell: INIT_ULA~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1731006964566 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: INIT_ULA~2  from: datad  to: combout " "Cell: INIT_ULA~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1731006964566 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Selector84~1  from: datae  to: combout " "Cell: Selector84~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1731006964566 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: data_in\[0\]~0  from: datad  to: combout " "Cell: data_in\[0\]~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1731006964566 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: raddress\[0\]~1  from: datad  to: combout " "Cell: raddress\[0\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1731006964566 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1731006964566 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1731006964568 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1731006964569 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1731006964569 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1731006964579 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1731006964683 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:49 " "Fitter placement preparation operations ending: elapsed time is 00:00:49" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731007013484 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1731007041111 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1731007044053 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731007044053 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1731007045475 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "1e+03 ns 1.1% " "1e+03 ns of routing delay (approximately 1.1% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1731007047517 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "19 X11_Y0 X21_Y10 " "Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10" {  } { { "loc" "" { Generic "C:/Users/maico/Desktop/motherboard/" { { 1 { 0 "Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10"} { { 12 { 0 ""} 11 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1731007049471 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1731007049471 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1731007064808 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1731007073948 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1731007073948 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:27 " "Fitter routing operations ending: elapsed time is 00:00:27" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731007073953 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.30 " "Total time spent on timing analysis during the Fitter is 2.30 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1731007076947 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1731007076962 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1731007077365 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1731007077365 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1731007077747 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731007080676 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/maico/Desktop/motherboard/output_files/cpu.fit.smsg " "Generated suppressed messages file C:/Users/maico/Desktop/motherboard/output_files/cpu.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1731007080875 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 10 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6967 " "Peak virtual memory: 6967 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1731007081323 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov  7 16:18:01 2024 " "Processing ended: Thu Nov  7 16:18:01 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1731007081323 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:05 " "Elapsed time: 00:02:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1731007081323 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:55 " "Total CPU time (on all processors): 00:01:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1731007081323 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1731007081323 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1731007082417 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731007082418 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov  7 16:18:02 2024 " "Processing started: Thu Nov  7 16:18:02 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1731007082418 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1731007082418 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off cpu -c cpu " "Command: quartus_asm --read_settings_files=off --write_settings_files=off cpu -c cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1731007082418 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1731007083057 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1731007086236 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4837 " "Peak virtual memory: 4837 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1731007086432 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov  7 16:18:06 2024 " "Processing ended: Thu Nov  7 16:18:06 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1731007086432 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1731007086432 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1731007086432 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1731007086432 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1731007087215 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1731007087856 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731007087856 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov  7 16:18:07 2024 " "Processing started: Thu Nov  7 16:18:07 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1731007087856 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1731007087856 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta cpu -c cpu " "Command: quartus_sta cpu -c cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1731007087856 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1731007087982 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1731007088471 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1731007088471 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731007088502 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731007088502 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "105 " "The Timing Analyzer is analyzing 105 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1731007088757 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "cpu.sdc " "Synopsys Design Constraints File file not found: 'cpu.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1731007088777 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1731007088777 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name reset reset " "create_clock -period 1.000 -name reset reset" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1731007088779 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1731007088779 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name IR\[0\] IR\[0\] " "create_clock -period 1.000 -name IR\[0\] IR\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1731007088779 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name INIT_ULA INIT_ULA " "create_clock -period 1.000 -name INIT_ULA INIT_ULA" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1731007088779 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name state.fetch2_7152 state.fetch2_7152 " "create_clock -period 1.000 -name state.fetch2_7152 state.fetch2_7152" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1731007088779 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1731007088779 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "ESPERA~0\|combout " "Node \"ESPERA~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731007088780 ""} { "Warning" "WSTA_SCC_NODE" "ESPERA~0\|datab " "Node \"ESPERA~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731007088780 ""}  } { { "cpu.vhd" "" { Text "C:/Users/maico/Desktop/motherboard/cpu.vhd" 48 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1731007088780 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "INIT_ULA INIT_ULA " "Clock target INIT_ULA of clock INIT_ULA is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1731007088781 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ESPERA~0  from: datad  to: combout " "Cell: ESPERA~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1731007088781 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: INIT_ULA~0  from: datac  to: combout " "Cell: INIT_ULA~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1731007088781 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: INIT_ULA~2  from: datab  to: combout " "Cell: INIT_ULA~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1731007088781 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Selector84~1  from: datac  to: combout " "Cell: Selector84~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1731007088781 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: data_in\[0\]~0  from: datac  to: combout " "Cell: data_in\[0\]~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1731007088781 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: raddress\[0\]~1  from: dataf  to: combout " "Cell: raddress\[0\]~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1731007088781 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1731007088781 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1731007088782 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1731007088783 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1731007088784 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1731007088791 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1731007088825 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1731007088825 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.995 " "Worst-case setup slack is -10.995" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731007088827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731007088827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.995            -156.913 INIT_ULA  " "  -10.995            -156.913 INIT_ULA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731007088827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.118            -181.567 state.fetch2_7152  " "  -10.118            -181.567 state.fetch2_7152 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731007088827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.613            -449.734 IR\[0\]  " "   -9.613            -449.734 IR\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731007088827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.487            -172.370 reset  " "   -9.487            -172.370 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731007088827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.978             -76.583 clk  " "   -4.978             -76.583 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731007088827 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731007088827 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.933 " "Worst-case hold slack is -4.933" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731007088834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731007088834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.933             -42.843 reset  " "   -4.933             -42.843 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731007088834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.927             -51.753 IR\[0\]  " "   -2.927             -51.753 IR\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731007088834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.143              -1.917 state.fetch2_7152  " "   -1.143              -1.917 state.fetch2_7152 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731007088834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.736              -1.243 clk  " "   -0.736              -1.243 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731007088834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.405              -1.179 INIT_ULA  " "   -0.405              -1.179 INIT_ULA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731007088834 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731007088834 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.125 " "Worst-case recovery slack is -5.125" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731007088837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731007088837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.125             -58.811 state.fetch2_7152  " "   -5.125             -58.811 state.fetch2_7152 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731007088837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.918             -72.283 IR\[0\]  " "   -3.918             -72.283 IR\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731007088837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.264             -18.326 INIT_ULA  " "   -3.264             -18.326 INIT_ULA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731007088837 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731007088837 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -3.029 " "Worst-case removal slack is -3.029" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731007088840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731007088840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.029             -72.460 IR\[0\]  " "   -3.029             -72.460 IR\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731007088840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.245              -2.162 state.fetch2_7152  " "   -1.245              -2.162 state.fetch2_7152 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731007088840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.232              -0.232 INIT_ULA  " "   -0.232              -0.232 INIT_ULA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731007088840 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731007088840 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731007088842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731007088842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636            -107.342 clk  " "   -2.636            -107.342 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731007088842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.359            -135.607 IR\[0\]  " "   -2.359            -135.607 IR\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731007088842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.785             -22.538 reset  " "   -1.785             -22.538 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731007088842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.169              -0.907 INIT_ULA  " "   -0.169              -0.907 INIT_ULA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731007088842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.045               0.000 state.fetch2_7152  " "    0.045               0.000 state.fetch2_7152 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731007088842 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731007088842 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1731007088862 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1731007088898 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1731007089889 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "INIT_ULA INIT_ULA " "Clock target INIT_ULA of clock INIT_ULA is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1731007089944 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ESPERA~0  from: datad  to: combout " "Cell: ESPERA~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1731007089944 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: INIT_ULA~0  from: datac  to: combout " "Cell: INIT_ULA~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1731007089944 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: INIT_ULA~2  from: datab  to: combout " "Cell: INIT_ULA~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1731007089944 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Selector84~1  from: datac  to: combout " "Cell: Selector84~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1731007089944 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: data_in\[0\]~0  from: datac  to: combout " "Cell: data_in\[0\]~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1731007089944 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: raddress\[0\]~1  from: dataf  to: combout " "Cell: raddress\[0\]~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1731007089944 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1731007089944 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1731007089944 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1731007089955 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1731007089955 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.994 " "Worst-case setup slack is -10.994" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731007089958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731007089958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.994            -157.681 INIT_ULA  " "  -10.994            -157.681 INIT_ULA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731007089958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.211            -185.057 state.fetch2_7152  " "  -10.211            -185.057 state.fetch2_7152 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731007089958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.587            -451.741 IR\[0\]  " "   -9.587            -451.741 IR\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731007089958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.443            -170.732 reset  " "   -9.443            -170.732 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731007089958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.555             -67.983 clk  " "   -4.555             -67.983 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731007089958 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731007089958 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.964 " "Worst-case hold slack is -4.964" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731007089965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731007089965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.964             -45.238 reset  " "   -4.964             -45.238 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731007089965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.973             -50.306 IR\[0\]  " "   -2.973             -50.306 IR\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731007089965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.200              -1.798 state.fetch2_7152  " "   -1.200              -1.798 state.fetch2_7152 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731007089965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.850              -2.803 clk  " "   -0.850              -2.803 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731007089965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.445              -1.343 INIT_ULA  " "   -0.445              -1.343 INIT_ULA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731007089965 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731007089965 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.091 " "Worst-case recovery slack is -5.091" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731007089969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731007089969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.091             -61.350 state.fetch2_7152  " "   -5.091             -61.350 state.fetch2_7152 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731007089969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.941             -78.369 IR\[0\]  " "   -3.941             -78.369 IR\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731007089969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.155             -18.577 INIT_ULA  " "   -3.155             -18.577 INIT_ULA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731007089969 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731007089969 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -2.944 " "Worst-case removal slack is -2.944" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731007089972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731007089972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.944             -66.373 IR\[0\]  " "   -2.944             -66.373 IR\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731007089972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.171              -1.783 state.fetch2_7152  " "   -1.171              -1.783 state.fetch2_7152 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731007089972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.255              -0.255 INIT_ULA  " "   -0.255              -0.255 INIT_ULA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731007089972 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731007089972 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731007089975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731007089975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636            -107.374 clk  " "   -2.636            -107.374 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731007089975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.360            -130.098 IR\[0\]  " "   -2.360            -130.098 IR\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731007089975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.896             -23.986 reset  " "   -1.896             -23.986 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731007089975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.176              -0.943 INIT_ULA  " "   -0.176              -0.943 INIT_ULA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731007089975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.019              -0.019 state.fetch2_7152  " "   -0.019              -0.019 state.fetch2_7152 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731007089975 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731007089975 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1731007089989 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1731007090141 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1731007091000 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "INIT_ULA INIT_ULA " "Clock target INIT_ULA of clock INIT_ULA is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1731007091057 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ESPERA~0  from: datad  to: combout " "Cell: ESPERA~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1731007091057 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: INIT_ULA~0  from: datac  to: combout " "Cell: INIT_ULA~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1731007091057 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: INIT_ULA~2  from: datab  to: combout " "Cell: INIT_ULA~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1731007091057 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Selector84~1  from: datac  to: combout " "Cell: Selector84~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1731007091057 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: data_in\[0\]~0  from: datac  to: combout " "Cell: data_in\[0\]~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1731007091057 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: raddress\[0\]~1  from: dataf  to: combout " "Cell: raddress\[0\]~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1731007091057 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1731007091057 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1731007091057 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1731007091062 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1731007091062 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.979 " "Worst-case setup slack is -4.979" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731007091064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731007091064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.979             -70.459 INIT_ULA  " "   -4.979             -70.459 INIT_ULA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731007091064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.739            -205.436 IR\[0\]  " "   -4.739            -205.436 IR\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731007091064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.495             -83.612 state.fetch2_7152  " "   -4.495             -83.612 state.fetch2_7152 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731007091064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.454             -84.967 reset  " "   -4.454             -84.967 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731007091064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.645             -33.962 clk  " "   -2.645             -33.962 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731007091064 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731007091064 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.354 " "Worst-case hold slack is -2.354" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731007091073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731007091073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.354             -17.381 reset  " "   -2.354             -17.381 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731007091073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.628             -31.186 IR\[0\]  " "   -1.628             -31.186 IR\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731007091073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.648              -1.379 state.fetch2_7152  " "   -0.648              -1.379 state.fetch2_7152 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731007091073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.455              -1.665 INIT_ULA  " "   -0.455              -1.665 INIT_ULA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731007091073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.195              -0.415 clk  " "   -0.195              -0.415 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731007091073 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731007091073 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.260 " "Worst-case recovery slack is -2.260" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731007091077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731007091077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.260             -18.434 state.fetch2_7152  " "   -2.260             -18.434 state.fetch2_7152 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731007091077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.109             -27.641 IR\[0\]  " "   -2.109             -27.641 IR\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731007091077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.604              -5.849 INIT_ULA  " "   -1.604              -5.849 INIT_ULA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731007091077 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731007091077 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.863 " "Worst-case removal slack is -1.863" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731007091082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731007091082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.863             -39.589 IR\[0\]  " "   -1.863             -39.589 IR\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731007091082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.534              -0.934 state.fetch2_7152  " "   -0.534              -0.934 state.fetch2_7152 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731007091082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.050               0.000 INIT_ULA  " "    0.050               0.000 INIT_ULA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731007091082 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731007091082 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731007091086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731007091086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174             -86.411 clk  " "   -2.174             -86.411 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731007091086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.229             -45.030 IR\[0\]  " "   -1.229             -45.030 IR\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731007091086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.876              -7.150 reset  " "   -0.876              -7.150 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731007091086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.033              -0.090 INIT_ULA  " "   -0.033              -0.090 INIT_ULA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731007091086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.095               0.000 state.fetch2_7152  " "    0.095               0.000 state.fetch2_7152 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731007091086 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731007091086 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1731007091100 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "INIT_ULA INIT_ULA " "Clock target INIT_ULA of clock INIT_ULA is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1731007091254 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ESPERA~0  from: datad  to: combout " "Cell: ESPERA~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1731007091254 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: INIT_ULA~0  from: datac  to: combout " "Cell: INIT_ULA~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1731007091254 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: INIT_ULA~2  from: datab  to: combout " "Cell: INIT_ULA~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1731007091254 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Selector84~1  from: datac  to: combout " "Cell: Selector84~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1731007091254 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: data_in\[0\]~0  from: datac  to: combout " "Cell: data_in\[0\]~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1731007091254 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: raddress\[0\]~1  from: dataf  to: combout " "Cell: raddress\[0\]~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1731007091254 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1731007091254 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1731007091254 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1731007091259 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1731007091259 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.563 " "Worst-case setup slack is -4.563" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731007091262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731007091262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.563             -65.163 INIT_ULA  " "   -4.563             -65.163 INIT_ULA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731007091262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.219             -79.835 state.fetch2_7152  " "   -4.219             -79.835 state.fetch2_7152 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731007091262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.204            -188.030 IR\[0\]  " "   -4.204            -188.030 IR\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731007091262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.848             -72.443 reset  " "   -3.848             -72.443 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731007091262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.997             -23.164 clk  " "   -1.997             -23.164 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731007091262 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731007091262 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.230 " "Worst-case hold slack is -2.230" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731007091270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731007091270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.230             -17.545 reset  " "   -2.230             -17.545 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731007091270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.459             -26.302 IR\[0\]  " "   -1.459             -26.302 IR\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731007091270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.593              -1.171 state.fetch2_7152  " "   -0.593              -1.171 state.fetch2_7152 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731007091270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.360              -1.311 INIT_ULA  " "   -0.360              -1.311 INIT_ULA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731007091270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.294              -1.664 clk  " "   -0.294              -1.664 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731007091270 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731007091270 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.068 " "Worst-case recovery slack is -2.068" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731007091273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731007091273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.068             -18.112 state.fetch2_7152  " "   -2.068             -18.112 state.fetch2_7152 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731007091273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.997             -28.613 IR\[0\]  " "   -1.997             -28.613 IR\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731007091273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.448              -5.694 INIT_ULA  " "   -1.448              -5.694 INIT_ULA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731007091273 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731007091273 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.523 " "Worst-case removal slack is -1.523" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731007091277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731007091277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.523             -29.691 IR\[0\]  " "   -1.523             -29.691 IR\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731007091277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.337              -0.396 state.fetch2_7152  " "   -0.337              -0.396 state.fetch2_7152 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731007091277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.173               0.000 INIT_ULA  " "    0.173               0.000 INIT_ULA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731007091277 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731007091277 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731007091280 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731007091280 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174             -86.404 clk  " "   -2.174             -86.404 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731007091280 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.994             -29.281 IR\[0\]  " "   -0.994             -29.281 IR\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731007091280 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.825              -6.645 reset  " "   -0.825              -6.645 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731007091280 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.061               0.000 INIT_ULA  " "    0.061               0.000 INIT_ULA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731007091280 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.169               0.000 state.fetch2_7152  " "    0.169               0.000 state.fetch2_7152 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1731007091280 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1731007091280 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1731007092599 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1731007092599 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 14 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5227 " "Peak virtual memory: 5227 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1731007092653 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov  7 16:18:12 2024 " "Processing ended: Thu Nov  7 16:18:12 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1731007092653 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1731007092653 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1731007092653 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1731007092653 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1731007093733 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731007093734 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov  7 16:18:13 2024 " "Processing started: Thu Nov  7 16:18:13 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1731007093734 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1731007093734 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off cpu -c cpu " "Command: quartus_eda --read_settings_files=off --write_settings_files=off cpu -c cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1731007093734 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1731007094532 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cpu.vo C:/Users/maico/Desktop/motherboard/simulation/questa/ simulation " "Generated file cpu.vo in folder \"C:/Users/maico/Desktop/motherboard/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1731007094617 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4716 " "Peak virtual memory: 4716 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1731007094651 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov  7 16:18:14 2024 " "Processing ended: Thu Nov  7 16:18:14 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1731007094651 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1731007094651 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1731007094651 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1731007094651 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 470 s " "Quartus Prime Full Compilation was successful. 0 errors, 470 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1731007095300 ""}
