
TESTING: /home/sanya/classes/spring23/cs3220/Spring_2023/project1/test/part1/test1.mem
-- VERILATE ----------------
/home/sanya/classes/spring23/cs3220/Spring_2023/project1/test/part1/test1.mem
/home/sanya/classes/spring23/cs3220/Spring_2023/project1/define.vh
sed -i  's|define IDMEMINITFILE.*|define IDMEMINITFILE "/home/sanya/classes/spring23/cs3220/Spring_2023/project1/test/part1/test1.mem"|g'  /home/sanya/classes/spring23/cs3220/Spring_2023/project1/define.vh
/home/sanya/classes/spring23/verilator//bin/verilator --exe -cc pipeline.v --top-module pipeline --trace --trace-structs --assert -Wpedantic -Wno-DECLFILENAME -Wno-UNUSED --x-initial unique --x-assign unique sim_main.cpp fe_stage.v de_stage.v mem_stage.v wb_stage.v agex_stage.v br_predictor.v updater.v -CFLAGS '-DIDMEMINITFILE=/home/sanya/classes/spring23/cs3220/Spring_2023/project1/test/part1/test1.mem -DVCD_OUTPUT -DDPRINTF'
-- COMPILE -----------------
make -j 4 -C obj_dir -f Vpipeline.mk
make[1]: Entering directory '/home/sanya/classes/spring23/cs3220/Spring_2023/project1/obj_dir'
ccache g++  -I.  -MMD -I/home/sanya/classes/spring23/verilator//include -I/home/sanya/classes/spring23/verilator//include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/sanya/classes/spring23/cs3220/Spring_2023/project1/test/part1/test1.mem -DVCD_OUTPUT -DDPRINTF   -Os -c -o sim_main.o ../sim_main.cpp
ccache g++  -I.  -MMD -I/home/sanya/classes/spring23/verilator//include -I/home/sanya/classes/spring23/verilator//include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/sanya/classes/spring23/cs3220/Spring_2023/project1/test/part1/test1.mem -DVCD_OUTPUT -DDPRINTF   -Os -c -o verilated.o /home/sanya/classes/spring23/verilator//include/verilated.cpp
ccache g++  -I.  -MMD -I/home/sanya/classes/spring23/verilator//include -I/home/sanya/classes/spring23/verilator//include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/sanya/classes/spring23/cs3220/Spring_2023/project1/test/part1/test1.mem -DVCD_OUTPUT -DDPRINTF   -Os -c -o verilated_dpi.o /home/sanya/classes/spring23/verilator//include/verilated_dpi.cpp
ccache g++  -I.  -MMD -I/home/sanya/classes/spring23/verilator//include -I/home/sanya/classes/spring23/verilator//include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/sanya/classes/spring23/cs3220/Spring_2023/project1/test/part1/test1.mem -DVCD_OUTPUT -DDPRINTF   -Os -c -o verilated_vcd_c.o /home/sanya/classes/spring23/verilator//include/verilated_vcd_c.cpp
ccache g++  -I.  -MMD -I/home/sanya/classes/spring23/verilator//include -I/home/sanya/classes/spring23/verilator//include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/sanya/classes/spring23/cs3220/Spring_2023/project1/test/part1/test1.mem -DVCD_OUTPUT -DDPRINTF   -Os -c -o verilated_threads.o /home/sanya/classes/spring23/verilator//include/verilated_threads.cpp
/usr/bin/python3 /home/sanya/classes/spring23/verilator//bin/verilator_includer -DVL_INCLUDE_OPT=include Vpipeline.cpp Vpipeline___024root__DepSet_ha2aed019__0.cpp Vpipeline___024root__DepSet_h0e89545c__0.cpp Vpipeline_pipeline__DepSet_h4d7d4d0b__0.cpp Vpipeline_WB_STAGE__DepSet_h58b40e1e__0.cpp Vpipeline__Dpi.cpp Vpipeline__Trace__0.cpp Vpipeline__ConstPool_0.cpp Vpipeline___024root__Slow.cpp Vpipeline___024root__DepSet_ha2aed019__0__Slow.cpp Vpipeline___024root__DepSet_h0e89545c__0__Slow.cpp Vpipeline_pipeline__Slow.cpp Vpipeline_pipeline__DepSet_ha3d9c74e__0__Slow.cpp Vpipeline_WB_STAGE__Slow.cpp Vpipeline_WB_STAGE__DepSet_h79cc6917__0__Slow.cpp Vpipeline__Syms.cpp Vpipeline__Trace__0__Slow.cpp > Vpipeline__ALL.cpp
ccache g++  -I.  -MMD -I/home/sanya/classes/spring23/verilator//include -I/home/sanya/classes/spring23/verilator//include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/sanya/classes/spring23/cs3220/Spring_2023/project1/test/part1/test1.mem -DVCD_OUTPUT -DDPRINTF   -Os -c -o Vpipeline__ALL.o Vpipeline__ALL.cpp
echo "" > Vpipeline__ALL.verilator_deplist.tmp
Archive ar -rcs Vpipeline__ALL.a Vpipeline__ALL.o
g++    sim_main.o verilated.o verilated_dpi.o verilated_vcd_c.o verilated_threads.o Vpipeline__ALL.a    -pthread -lpthread -latomic   -o Vpipeline
rm Vpipeline__ALL.verilator_deplist.tmp
make[1]: Leaving directory '/home/sanya/classes/spring23/cs3220/Spring_2023/project1/obj_dir'
-- RUN ---------------------
obj_dir/Vpipeline
Total instructions=0, cycles=0, IPC=-nan
Passed!
-- DONE --------------------

TESTING: /home/sanya/classes/spring23/cs3220/Spring_2023/project1/test/part1/test2.mem
-- VERILATE ----------------
/home/sanya/classes/spring23/cs3220/Spring_2023/project1/test/part1/test2.mem
/home/sanya/classes/spring23/cs3220/Spring_2023/project1/define.vh
sed -i  's|define IDMEMINITFILE.*|define IDMEMINITFILE "/home/sanya/classes/spring23/cs3220/Spring_2023/project1/test/part1/test2.mem"|g'  /home/sanya/classes/spring23/cs3220/Spring_2023/project1/define.vh
/home/sanya/classes/spring23/verilator//bin/verilator --exe -cc pipeline.v --top-module pipeline --trace --trace-structs --assert -Wpedantic -Wno-DECLFILENAME -Wno-UNUSED --x-initial unique --x-assign unique sim_main.cpp fe_stage.v de_stage.v mem_stage.v wb_stage.v agex_stage.v br_predictor.v updater.v -CFLAGS '-DIDMEMINITFILE=/home/sanya/classes/spring23/cs3220/Spring_2023/project1/test/part1/test2.mem -DVCD_OUTPUT -DDPRINTF'
-- COMPILE -----------------
make -j 4 -C obj_dir -f Vpipeline.mk
make[1]: Entering directory '/home/sanya/classes/spring23/cs3220/Spring_2023/project1/obj_dir'
ccache g++  -I.  -MMD -I/home/sanya/classes/spring23/verilator//include -I/home/sanya/classes/spring23/verilator//include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/sanya/classes/spring23/cs3220/Spring_2023/project1/test/part1/test2.mem -DVCD_OUTPUT -DDPRINTF   -Os -c -o sim_main.o ../sim_main.cpp
ccache g++  -I.  -MMD -I/home/sanya/classes/spring23/verilator//include -I/home/sanya/classes/spring23/verilator//include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/sanya/classes/spring23/cs3220/Spring_2023/project1/test/part1/test2.mem -DVCD_OUTPUT -DDPRINTF   -Os -c -o verilated.o /home/sanya/classes/spring23/verilator//include/verilated.cpp
ccache g++  -I.  -MMD -I/home/sanya/classes/spring23/verilator//include -I/home/sanya/classes/spring23/verilator//include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/sanya/classes/spring23/cs3220/Spring_2023/project1/test/part1/test2.mem -DVCD_OUTPUT -DDPRINTF   -Os -c -o verilated_dpi.o /home/sanya/classes/spring23/verilator//include/verilated_dpi.cpp
ccache g++  -I.  -MMD -I/home/sanya/classes/spring23/verilator//include -I/home/sanya/classes/spring23/verilator//include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/sanya/classes/spring23/cs3220/Spring_2023/project1/test/part1/test2.mem -DVCD_OUTPUT -DDPRINTF   -Os -c -o verilated_vcd_c.o /home/sanya/classes/spring23/verilator//include/verilated_vcd_c.cpp
ccache g++  -I.  -MMD -I/home/sanya/classes/spring23/verilator//include -I/home/sanya/classes/spring23/verilator//include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/sanya/classes/spring23/cs3220/Spring_2023/project1/test/part1/test2.mem -DVCD_OUTPUT -DDPRINTF   -Os -c -o verilated_threads.o /home/sanya/classes/spring23/verilator//include/verilated_threads.cpp
/usr/bin/python3 /home/sanya/classes/spring23/verilator//bin/verilator_includer -DVL_INCLUDE_OPT=include Vpipeline.cpp Vpipeline___024root__DepSet_ha2aed019__0.cpp Vpipeline___024root__DepSet_h0e89545c__0.cpp Vpipeline_pipeline__DepSet_h4d7d4d0b__0.cpp Vpipeline_WB_STAGE__DepSet_h58b40e1e__0.cpp Vpipeline__Dpi.cpp Vpipeline__Trace__0.cpp Vpipeline__ConstPool_0.cpp Vpipeline___024root__Slow.cpp Vpipeline___024root__DepSet_ha2aed019__0__Slow.cpp Vpipeline___024root__DepSet_h0e89545c__0__Slow.cpp Vpipeline_pipeline__Slow.cpp Vpipeline_pipeline__DepSet_ha3d9c74e__0__Slow.cpp Vpipeline_WB_STAGE__Slow.cpp Vpipeline_WB_STAGE__DepSet_h79cc6917__0__Slow.cpp Vpipeline__Syms.cpp Vpipeline__Trace__0__Slow.cpp > Vpipeline__ALL.cpp
ccache g++  -I.  -MMD -I/home/sanya/classes/spring23/verilator//include -I/home/sanya/classes/spring23/verilator//include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/sanya/classes/spring23/cs3220/Spring_2023/project1/test/part1/test2.mem -DVCD_OUTPUT -DDPRINTF   -Os -c -o Vpipeline__ALL.o Vpipeline__ALL.cpp
echo "" > Vpipeline__ALL.verilator_deplist.tmp
Archive ar -rcs Vpipeline__ALL.a Vpipeline__ALL.o
g++    sim_main.o verilated.o verilated_dpi.o verilated_vcd_c.o verilated_threads.o Vpipeline__ALL.a    -pthread -lpthread -latomic   -o Vpipeline
rm Vpipeline__ALL.verilator_deplist.tmp
make[1]: Leaving directory '/home/sanya/classes/spring23/cs3220/Spring_2023/project1/obj_dir'
-- RUN ---------------------
obj_dir/Vpipeline
Total instructions=0, cycles=0, IPC=-nan
Passed!
-- DONE --------------------

TESTING: /home/sanya/classes/spring23/cs3220/Spring_2023/project1/test/part1/test3.mem
-- VERILATE ----------------
/home/sanya/classes/spring23/cs3220/Spring_2023/project1/test/part1/test3.mem
/home/sanya/classes/spring23/cs3220/Spring_2023/project1/define.vh
sed -i  's|define IDMEMINITFILE.*|define IDMEMINITFILE "/home/sanya/classes/spring23/cs3220/Spring_2023/project1/test/part1/test3.mem"|g'  /home/sanya/classes/spring23/cs3220/Spring_2023/project1/define.vh
/home/sanya/classes/spring23/verilator//bin/verilator --exe -cc pipeline.v --top-module pipeline --trace --trace-structs --assert -Wpedantic -Wno-DECLFILENAME -Wno-UNUSED --x-initial unique --x-assign unique sim_main.cpp fe_stage.v de_stage.v mem_stage.v wb_stage.v agex_stage.v br_predictor.v updater.v -CFLAGS '-DIDMEMINITFILE=/home/sanya/classes/spring23/cs3220/Spring_2023/project1/test/part1/test3.mem -DVCD_OUTPUT -DDPRINTF'
-- COMPILE -----------------
make -j 4 -C obj_dir -f Vpipeline.mk
make[1]: Entering directory '/home/sanya/classes/spring23/cs3220/Spring_2023/project1/obj_dir'
ccache g++  -I.  -MMD -I/home/sanya/classes/spring23/verilator//include -I/home/sanya/classes/spring23/verilator//include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/sanya/classes/spring23/cs3220/Spring_2023/project1/test/part1/test3.mem -DVCD_OUTPUT -DDPRINTF   -Os -c -o sim_main.o ../sim_main.cpp
ccache g++  -I.  -MMD -I/home/sanya/classes/spring23/verilator//include -I/home/sanya/classes/spring23/verilator//include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/sanya/classes/spring23/cs3220/Spring_2023/project1/test/part1/test3.mem -DVCD_OUTPUT -DDPRINTF   -Os -c -o verilated.o /home/sanya/classes/spring23/verilator//include/verilated.cpp
ccache g++  -I.  -MMD -I/home/sanya/classes/spring23/verilator//include -I/home/sanya/classes/spring23/verilator//include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/sanya/classes/spring23/cs3220/Spring_2023/project1/test/part1/test3.mem -DVCD_OUTPUT -DDPRINTF   -Os -c -o verilated_dpi.o /home/sanya/classes/spring23/verilator//include/verilated_dpi.cpp
ccache g++  -I.  -MMD -I/home/sanya/classes/spring23/verilator//include -I/home/sanya/classes/spring23/verilator//include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/sanya/classes/spring23/cs3220/Spring_2023/project1/test/part1/test3.mem -DVCD_OUTPUT -DDPRINTF   -Os -c -o verilated_vcd_c.o /home/sanya/classes/spring23/verilator//include/verilated_vcd_c.cpp
ccache g++  -I.  -MMD -I/home/sanya/classes/spring23/verilator//include -I/home/sanya/classes/spring23/verilator//include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/sanya/classes/spring23/cs3220/Spring_2023/project1/test/part1/test3.mem -DVCD_OUTPUT -DDPRINTF   -Os -c -o verilated_threads.o /home/sanya/classes/spring23/verilator//include/verilated_threads.cpp
/usr/bin/python3 /home/sanya/classes/spring23/verilator//bin/verilator_includer -DVL_INCLUDE_OPT=include Vpipeline.cpp Vpipeline___024root__DepSet_ha2aed019__0.cpp Vpipeline___024root__DepSet_h0e89545c__0.cpp Vpipeline_pipeline__DepSet_h4d7d4d0b__0.cpp Vpipeline_WB_STAGE__DepSet_h58b40e1e__0.cpp Vpipeline__Dpi.cpp Vpipeline__Trace__0.cpp Vpipeline__ConstPool_0.cpp Vpipeline___024root__Slow.cpp Vpipeline___024root__DepSet_ha2aed019__0__Slow.cpp Vpipeline___024root__DepSet_h0e89545c__0__Slow.cpp Vpipeline_pipeline__Slow.cpp Vpipeline_pipeline__DepSet_ha3d9c74e__0__Slow.cpp Vpipeline_WB_STAGE__Slow.cpp Vpipeline_WB_STAGE__DepSet_h79cc6917__0__Slow.cpp Vpipeline__Syms.cpp Vpipeline__Trace__0__Slow.cpp > Vpipeline__ALL.cpp
ccache g++  -I.  -MMD -I/home/sanya/classes/spring23/verilator//include -I/home/sanya/classes/spring23/verilator//include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/sanya/classes/spring23/cs3220/Spring_2023/project1/test/part1/test3.mem -DVCD_OUTPUT -DDPRINTF   -Os -c -o Vpipeline__ALL.o Vpipeline__ALL.cpp
echo "" > Vpipeline__ALL.verilator_deplist.tmp
Archive ar -rcs Vpipeline__ALL.a Vpipeline__ALL.o
g++    sim_main.o verilated.o verilated_dpi.o verilated_vcd_c.o verilated_threads.o Vpipeline__ALL.a    -pthread -lpthread -latomic   -o Vpipeline
rm Vpipeline__ALL.verilator_deplist.tmp
make[1]: Leaving directory '/home/sanya/classes/spring23/cs3220/Spring_2023/project1/obj_dir'
-- RUN ---------------------
obj_dir/Vpipeline
Total instructions=0, cycles=0, IPC=-nan
Passed!
-- DONE --------------------

TESTING: /home/sanya/classes/spring23/cs3220/Spring_2023/project1/test/part1/test4.mem
-- VERILATE ----------------
/home/sanya/classes/spring23/cs3220/Spring_2023/project1/test/part1/test4.mem
/home/sanya/classes/spring23/cs3220/Spring_2023/project1/define.vh
sed -i  's|define IDMEMINITFILE.*|define IDMEMINITFILE "/home/sanya/classes/spring23/cs3220/Spring_2023/project1/test/part1/test4.mem"|g'  /home/sanya/classes/spring23/cs3220/Spring_2023/project1/define.vh
/home/sanya/classes/spring23/verilator//bin/verilator --exe -cc pipeline.v --top-module pipeline --trace --trace-structs --assert -Wpedantic -Wno-DECLFILENAME -Wno-UNUSED --x-initial unique --x-assign unique sim_main.cpp fe_stage.v de_stage.v mem_stage.v wb_stage.v agex_stage.v br_predictor.v updater.v -CFLAGS '-DIDMEMINITFILE=/home/sanya/classes/spring23/cs3220/Spring_2023/project1/test/part1/test4.mem -DVCD_OUTPUT -DDPRINTF'
-- COMPILE -----------------
make -j 4 -C obj_dir -f Vpipeline.mk
make[1]: Entering directory '/home/sanya/classes/spring23/cs3220/Spring_2023/project1/obj_dir'
ccache g++  -I.  -MMD -I/home/sanya/classes/spring23/verilator//include -I/home/sanya/classes/spring23/verilator//include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/sanya/classes/spring23/cs3220/Spring_2023/project1/test/part1/test4.mem -DVCD_OUTPUT -DDPRINTF   -Os -c -o sim_main.o ../sim_main.cpp
ccache g++  -I.  -MMD -I/home/sanya/classes/spring23/verilator//include -I/home/sanya/classes/spring23/verilator//include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/sanya/classes/spring23/cs3220/Spring_2023/project1/test/part1/test4.mem -DVCD_OUTPUT -DDPRINTF   -Os -c -o verilated.o /home/sanya/classes/spring23/verilator//include/verilated.cpp
ccache g++  -I.  -MMD -I/home/sanya/classes/spring23/verilator//include -I/home/sanya/classes/spring23/verilator//include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/sanya/classes/spring23/cs3220/Spring_2023/project1/test/part1/test4.mem -DVCD_OUTPUT -DDPRINTF   -Os -c -o verilated_dpi.o /home/sanya/classes/spring23/verilator//include/verilated_dpi.cpp
ccache g++  -I.  -MMD -I/home/sanya/classes/spring23/verilator//include -I/home/sanya/classes/spring23/verilator//include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/sanya/classes/spring23/cs3220/Spring_2023/project1/test/part1/test4.mem -DVCD_OUTPUT -DDPRINTF   -Os -c -o verilated_vcd_c.o /home/sanya/classes/spring23/verilator//include/verilated_vcd_c.cpp
ccache g++  -I.  -MMD -I/home/sanya/classes/spring23/verilator//include -I/home/sanya/classes/spring23/verilator//include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/sanya/classes/spring23/cs3220/Spring_2023/project1/test/part1/test4.mem -DVCD_OUTPUT -DDPRINTF   -Os -c -o verilated_threads.o /home/sanya/classes/spring23/verilator//include/verilated_threads.cpp
/usr/bin/python3 /home/sanya/classes/spring23/verilator//bin/verilator_includer -DVL_INCLUDE_OPT=include Vpipeline.cpp Vpipeline___024root__DepSet_ha2aed019__0.cpp Vpipeline___024root__DepSet_h0e89545c__0.cpp Vpipeline_pipeline__DepSet_h4d7d4d0b__0.cpp Vpipeline_WB_STAGE__DepSet_h58b40e1e__0.cpp Vpipeline__Dpi.cpp Vpipeline__Trace__0.cpp Vpipeline__ConstPool_0.cpp Vpipeline___024root__Slow.cpp Vpipeline___024root__DepSet_ha2aed019__0__Slow.cpp Vpipeline___024root__DepSet_h0e89545c__0__Slow.cpp Vpipeline_pipeline__Slow.cpp Vpipeline_pipeline__DepSet_ha3d9c74e__0__Slow.cpp Vpipeline_WB_STAGE__Slow.cpp Vpipeline_WB_STAGE__DepSet_h79cc6917__0__Slow.cpp Vpipeline__Syms.cpp Vpipeline__Trace__0__Slow.cpp > Vpipeline__ALL.cpp
ccache g++  -I.  -MMD -I/home/sanya/classes/spring23/verilator//include -I/home/sanya/classes/spring23/verilator//include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/sanya/classes/spring23/cs3220/Spring_2023/project1/test/part1/test4.mem -DVCD_OUTPUT -DDPRINTF   -Os -c -o Vpipeline__ALL.o Vpipeline__ALL.cpp
echo "" > Vpipeline__ALL.verilator_deplist.tmp
Archive ar -rcs Vpipeline__ALL.a Vpipeline__ALL.o
g++    sim_main.o verilated.o verilated_dpi.o verilated_vcd_c.o verilated_threads.o Vpipeline__ALL.a    -pthread -lpthread -latomic   -o Vpipeline
rm Vpipeline__ALL.verilator_deplist.tmp
make[1]: Leaving directory '/home/sanya/classes/spring23/cs3220/Spring_2023/project1/obj_dir'
-- RUN ---------------------
obj_dir/Vpipeline
Total instructions=0, cycles=0, IPC=-nan
Passed!
-- DONE --------------------

TESTING: /home/sanya/classes/spring23/cs3220/Spring_2023/project1/test/part1/test5.mem
-- VERILATE ----------------
/home/sanya/classes/spring23/cs3220/Spring_2023/project1/test/part1/test5.mem
/home/sanya/classes/spring23/cs3220/Spring_2023/project1/define.vh
sed -i  's|define IDMEMINITFILE.*|define IDMEMINITFILE "/home/sanya/classes/spring23/cs3220/Spring_2023/project1/test/part1/test5.mem"|g'  /home/sanya/classes/spring23/cs3220/Spring_2023/project1/define.vh
/home/sanya/classes/spring23/verilator//bin/verilator --exe -cc pipeline.v --top-module pipeline --trace --trace-structs --assert -Wpedantic -Wno-DECLFILENAME -Wno-UNUSED --x-initial unique --x-assign unique sim_main.cpp fe_stage.v de_stage.v mem_stage.v wb_stage.v agex_stage.v br_predictor.v updater.v -CFLAGS '-DIDMEMINITFILE=/home/sanya/classes/spring23/cs3220/Spring_2023/project1/test/part1/test5.mem -DVCD_OUTPUT -DDPRINTF'
-- COMPILE -----------------
make -j 4 -C obj_dir -f Vpipeline.mk
make[1]: Entering directory '/home/sanya/classes/spring23/cs3220/Spring_2023/project1/obj_dir'
ccache g++  -I.  -MMD -I/home/sanya/classes/spring23/verilator//include -I/home/sanya/classes/spring23/verilator//include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/sanya/classes/spring23/cs3220/Spring_2023/project1/test/part1/test5.mem -DVCD_OUTPUT -DDPRINTF   -Os -c -o sim_main.o ../sim_main.cpp
ccache g++  -I.  -MMD -I/home/sanya/classes/spring23/verilator//include -I/home/sanya/classes/spring23/verilator//include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/sanya/classes/spring23/cs3220/Spring_2023/project1/test/part1/test5.mem -DVCD_OUTPUT -DDPRINTF   -Os -c -o verilated.o /home/sanya/classes/spring23/verilator//include/verilated.cpp
ccache g++  -I.  -MMD -I/home/sanya/classes/spring23/verilator//include -I/home/sanya/classes/spring23/verilator//include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/sanya/classes/spring23/cs3220/Spring_2023/project1/test/part1/test5.mem -DVCD_OUTPUT -DDPRINTF   -Os -c -o verilated_dpi.o /home/sanya/classes/spring23/verilator//include/verilated_dpi.cpp
ccache g++  -I.  -MMD -I/home/sanya/classes/spring23/verilator//include -I/home/sanya/classes/spring23/verilator//include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/sanya/classes/spring23/cs3220/Spring_2023/project1/test/part1/test5.mem -DVCD_OUTPUT -DDPRINTF   -Os -c -o verilated_vcd_c.o /home/sanya/classes/spring23/verilator//include/verilated_vcd_c.cpp
ccache g++  -I.  -MMD -I/home/sanya/classes/spring23/verilator//include -I/home/sanya/classes/spring23/verilator//include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/sanya/classes/spring23/cs3220/Spring_2023/project1/test/part1/test5.mem -DVCD_OUTPUT -DDPRINTF   -Os -c -o verilated_threads.o /home/sanya/classes/spring23/verilator//include/verilated_threads.cpp
/usr/bin/python3 /home/sanya/classes/spring23/verilator//bin/verilator_includer -DVL_INCLUDE_OPT=include Vpipeline.cpp Vpipeline___024root__DepSet_ha2aed019__0.cpp Vpipeline___024root__DepSet_h0e89545c__0.cpp Vpipeline_pipeline__DepSet_h4d7d4d0b__0.cpp Vpipeline_WB_STAGE__DepSet_h58b40e1e__0.cpp Vpipeline__Dpi.cpp Vpipeline__Trace__0.cpp Vpipeline__ConstPool_0.cpp Vpipeline___024root__Slow.cpp Vpipeline___024root__DepSet_ha2aed019__0__Slow.cpp Vpipeline___024root__DepSet_h0e89545c__0__Slow.cpp Vpipeline_pipeline__Slow.cpp Vpipeline_pipeline__DepSet_ha3d9c74e__0__Slow.cpp Vpipeline_WB_STAGE__Slow.cpp Vpipeline_WB_STAGE__DepSet_h79cc6917__0__Slow.cpp Vpipeline__Syms.cpp Vpipeline__Trace__0__Slow.cpp > Vpipeline__ALL.cpp
ccache g++  -I.  -MMD -I/home/sanya/classes/spring23/verilator//include -I/home/sanya/classes/spring23/verilator//include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -DIDMEMINITFILE=/home/sanya/classes/spring23/cs3220/Spring_2023/project1/test/part1/test5.mem -DVCD_OUTPUT -DDPRINTF   -Os -c -o Vpipeline__ALL.o Vpipeline__ALL.cpp
echo "" > Vpipeline__ALL.verilator_deplist.tmp
Archive ar -rcs Vpipeline__ALL.a Vpipeline__ALL.o
g++    sim_main.o verilated.o verilated_dpi.o verilated_vcd_c.o verilated_threads.o Vpipeline__ALL.a    -pthread -lpthread -latomic   -o Vpipeline
rm Vpipeline__ALL.verilator_deplist.tmp
make[1]: Leaving directory '/home/sanya/classes/spring23/cs3220/Spring_2023/project1/obj_dir'
-- RUN ---------------------
obj_dir/Vpipeline
Total instructions=0, cycles=0, IPC=-nan
Passed!
-- DONE --------------------
