// Seed: 1701587278
module module_0;
  assign id_1 = 1;
  uwire id_2 = -1;
endmodule
module module_1 (
    input tri id_0,
    input supply1 id_1,
    output uwire id_2,
    inout wor id_3,
    id_11,
    input tri0 id_4,
    input supply1 id_5,
    input wor id_6,
    input wor id_7,
    id_12,
    input wor id_8,
    input tri1 id_9
);
  always id_11 <= id_7 == id_8;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
endmodule
module module_2 #(
    parameter id_6 = 32'd89,
    parameter id_7 = 32'd83,
    parameter id_8 = 32'd7
) (
    id_1
);
  inout wire id_1;
  module_0 modCall_1 ();
  logic [7:0][-1  &  1] id_2 = id_1;
  parameter id_3 = -1'b0;
  id_4(
      id_3
  );
  wire id_5;
  defparam id_6 = -1, id_7 = 1, id_8 = "";
  wire id_9;
endmodule
