Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sun Oct 23 14:43:15 2022
| Host         : DESKTOP-BDA8VGJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file fpga_top_timing_summary_routed.rpt -pb fpga_top_timing_summary_routed.pb -rpx fpga_top_timing_summary_routed.rpx -warn_on_violation
| Design       : fpga_top
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert    4           
TIMING-18  Warning   Missing input or output delay   748         
TIMING-20  Warning   Non-clocked latch               1           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1)
5. checking no_input_delay (2)
6. checking no_output_delay (746)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: rst (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Series_recombination_loop/FFT_RESET_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1)
------------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (746)
---------------------------------
 There are 746 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.349        0.000                      0                30068        0.012        0.000                      0                30068        3.000        0.000                       0                 14882  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk_100M              {0.000 5.000}      10.000          100.000         
  clk_sys_clk_wiz_0   {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100M                                                                                                                                                                3.000        0.000                       0                     1  
  clk_sys_clk_wiz_0         0.349        0.000                      0                27459        0.012        0.000                      0                27459        4.020        0.000                       0                 14878  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_sys_clk_wiz_0  clk_sys_clk_wiz_0        2.193        0.000                      0                 2609        0.710        0.000                      0                 2609  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_sys_clk_wiz_0                       
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_sys_clk_wiz_0   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100M
  To Clock:  clk_100M

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100M
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100M }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  CLOCK/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  CLOCK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  CLOCK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  CLOCK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  CLOCK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  CLOCK/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_sys_clk_wiz_0
  To Clock:  clk_sys_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.349ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.349ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[5].DFT_TD_DSP/firstI/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.629ns  (logic 1.085ns (19.276%)  route 4.544ns (80.724%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.025ns = ( 7.975 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.453ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.195    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.770 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.103    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.007 r  CLOCK/inst/clkout1_buf/O
                         net (fo=14876, routed)       1.554    -1.453    Series_recombination_loop/clk_sys
    SLICE_X29Y53         FDRE                                         r  Series_recombination_loop/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y53         FDRE (Prop_fdre_C_Q)         0.456    -0.997 r  Series_recombination_loop/FSM_sequential_state_reg[0]/Q
                         net (fo=42, routed)          0.880    -0.118    Series_recombination_loop/DFT_TD_DSPs[4].DFT_TD_DSP/state__0[0]
    SLICE_X31Y63         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  Series_recombination_loop/DFT_TD_DSPs[4].DFT_TD_DSP/count2[31]_i_1/O
                         net (fo=120, routed)         1.808     1.814    Series_recombination_loop/DFT_TD_DSPs[5].DFT_TD_DSP/state_reg[0]
    SLICE_X47Y83         LUT5 (Prop_lut5_I0_O)        0.150     1.964 r  Series_recombination_loop/DFT_TD_DSPs[5].DFT_TD_DSP/firstI_i_69__1/O
                         net (fo=82, routed)          1.173     3.137    Series_recombination_loop/DFT_TD_DSPs[5].DFT_TD_DSP/FSM_sequential_state_reg[0]
    SLICE_X54Y89         LUT3 (Prop_lut3_I1_O)        0.355     3.492 r  Series_recombination_loop/DFT_TD_DSPs[5].DFT_TD_DSP/firstI_i_7__1/O
                         net (fo=5, routed)           0.683     4.175    Series_recombination_loop/DFT_TD_DSPs[5].DFT_TD_DSP/firstI/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/A[18]
    DSP48_X1Y35          DSP48E1                                      r  Series_recombination_loop/DFT_TD_DSPs[5].DFT_TD_DSP/firstI/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.828    10.828 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.990    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     4.769 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.356    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.447 r  CLOCK/inst/clkout1_buf/O
                         net (fo=14876, routed)       1.528     7.975    Series_recombination_loop/DFT_TD_DSPs[5].DFT_TD_DSP/firstI/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/CLK
    DSP48_X1Y35          DSP48E1                                      r  Series_recombination_loop/DFT_TD_DSPs[5].DFT_TD_DSP/firstI/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.553     8.528    
                         clock uncertainty           -0.074     8.453    
    DSP48_X1Y35          DSP48E1 (Setup_dsp48e1_CLK_A[18])
                                                     -3.929     4.524    Series_recombination_loop/DFT_TD_DSPs[5].DFT_TD_DSP/firstI/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                          4.524    
                         arrival time                          -4.175    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.371ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[5].DFT_TD_DSP/firstI/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[20]
                            (rising edge-triggered cell DSP48E1 clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.607ns  (logic 1.049ns (18.709%)  route 4.558ns (81.291%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.025ns = ( 7.975 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.453ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.195    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.770 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.103    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.007 r  CLOCK/inst/clkout1_buf/O
                         net (fo=14876, routed)       1.554    -1.453    Series_recombination_loop/clk_sys
    SLICE_X29Y53         FDRE                                         r  Series_recombination_loop/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y53         FDRE (Prop_fdre_C_Q)         0.456    -0.997 r  Series_recombination_loop/FSM_sequential_state_reg[0]/Q
                         net (fo=42, routed)          0.880    -0.118    Series_recombination_loop/DFT_TD_DSPs[4].DFT_TD_DSP/state__0[0]
    SLICE_X31Y63         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  Series_recombination_loop/DFT_TD_DSPs[4].DFT_TD_DSP/count2[31]_i_1/O
                         net (fo=120, routed)         1.808     1.814    Series_recombination_loop/DFT_TD_DSPs[5].DFT_TD_DSP/state_reg[0]
    SLICE_X47Y83         LUT5 (Prop_lut5_I0_O)        0.150     1.964 r  Series_recombination_loop/DFT_TD_DSPs[5].DFT_TD_DSP/firstI_i_69__1/O
                         net (fo=82, routed)          1.137     3.102    Series_recombination_loop/DFT_TD_DSPs[5].DFT_TD_DSP/FSM_sequential_state_reg[0]
    SLICE_X54Y88         LUT3 (Prop_lut3_I1_O)        0.319     3.421 r  Series_recombination_loop/DFT_TD_DSPs[5].DFT_TD_DSP/firstI_i_5__1/O
                         net (fo=5, routed)           0.733     4.153    Series_recombination_loop/DFT_TD_DSPs[5].DFT_TD_DSP/firstI/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/A[20]
    DSP48_X1Y35          DSP48E1                                      r  Series_recombination_loop/DFT_TD_DSPs[5].DFT_TD_DSP/firstI/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.828    10.828 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.990    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     4.769 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.356    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.447 r  CLOCK/inst/clkout1_buf/O
                         net (fo=14876, routed)       1.528     7.975    Series_recombination_loop/DFT_TD_DSPs[5].DFT_TD_DSP/firstI/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/CLK
    DSP48_X1Y35          DSP48E1                                      r  Series_recombination_loop/DFT_TD_DSPs[5].DFT_TD_DSP/firstI/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.553     8.528    
                         clock uncertainty           -0.074     8.453    
    DSP48_X1Y35          DSP48E1 (Setup_dsp48e1_CLK_A[20])
                                                     -3.929     4.524    Series_recombination_loop/DFT_TD_DSPs[5].DFT_TD_DSP/firstI/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                          4.524    
                         arrival time                          -4.153    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.434ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[5].DFT_TD_DSP/firstI/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.520ns  (logic 1.081ns (19.583%)  route 4.439ns (80.417%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.025ns = ( 7.975 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.453ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.195    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.770 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.103    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.007 r  CLOCK/inst/clkout1_buf/O
                         net (fo=14876, routed)       1.554    -1.453    Series_recombination_loop/clk_sys
    SLICE_X29Y53         FDRE                                         r  Series_recombination_loop/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y53         FDRE (Prop_fdre_C_Q)         0.456    -0.997 r  Series_recombination_loop/FSM_sequential_state_reg[0]/Q
                         net (fo=42, routed)          0.880    -0.118    Series_recombination_loop/DFT_TD_DSPs[4].DFT_TD_DSP/state__0[0]
    SLICE_X31Y63         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  Series_recombination_loop/DFT_TD_DSPs[4].DFT_TD_DSP/count2[31]_i_1/O
                         net (fo=120, routed)         1.808     1.814    Series_recombination_loop/DFT_TD_DSPs[5].DFT_TD_DSP/state_reg[0]
    SLICE_X47Y83         LUT5 (Prop_lut5_I0_O)        0.150     1.964 r  Series_recombination_loop/DFT_TD_DSPs[5].DFT_TD_DSP/firstI_i_69__1/O
                         net (fo=82, routed)          1.139     3.103    Series_recombination_loop/DFT_TD_DSPs[5].DFT_TD_DSP/FSM_sequential_state_reg[0]
    SLICE_X54Y87         LUT3 (Prop_lut3_I1_O)        0.351     3.454 r  Series_recombination_loop/DFT_TD_DSPs[5].DFT_TD_DSP/firstI_i_21__1/O
                         net (fo=5, routed)           0.612     4.067    Series_recombination_loop/DFT_TD_DSPs[5].DFT_TD_DSP/firstI/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/A[4]
    DSP48_X1Y35          DSP48E1                                      r  Series_recombination_loop/DFT_TD_DSPs[5].DFT_TD_DSP/firstI/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.828    10.828 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.990    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     4.769 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.356    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.447 r  CLOCK/inst/clkout1_buf/O
                         net (fo=14876, routed)       1.528     7.975    Series_recombination_loop/DFT_TD_DSPs[5].DFT_TD_DSP/firstI/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/CLK
    DSP48_X1Y35          DSP48E1                                      r  Series_recombination_loop/DFT_TD_DSPs[5].DFT_TD_DSP/firstI/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.553     8.528    
                         clock uncertainty           -0.074     8.453    
    DSP48_X1Y35          DSP48E1 (Setup_dsp48e1_CLK_A[4])
                                                     -3.953     4.500    Series_recombination_loop/DFT_TD_DSPs[5].DFT_TD_DSP/firstI/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                          4.500    
                         arrival time                          -4.067    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.497ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[5].DFT_TD_DSP/firstI/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.484ns  (logic 1.048ns (19.111%)  route 4.436ns (80.889%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.025ns = ( 7.975 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.453ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.195    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.770 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.103    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.007 r  CLOCK/inst/clkout1_buf/O
                         net (fo=14876, routed)       1.554    -1.453    Series_recombination_loop/clk_sys
    SLICE_X29Y53         FDRE                                         r  Series_recombination_loop/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y53         FDRE (Prop_fdre_C_Q)         0.456    -0.997 r  Series_recombination_loop/FSM_sequential_state_reg[0]/Q
                         net (fo=42, routed)          0.880    -0.118    Series_recombination_loop/DFT_TD_DSPs[4].DFT_TD_DSP/state__0[0]
    SLICE_X31Y63         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  Series_recombination_loop/DFT_TD_DSPs[4].DFT_TD_DSP/count2[31]_i_1/O
                         net (fo=120, routed)         1.808     1.814    Series_recombination_loop/DFT_TD_DSPs[5].DFT_TD_DSP/state_reg[0]
    SLICE_X47Y83         LUT5 (Prop_lut5_I0_O)        0.150     1.964 r  Series_recombination_loop/DFT_TD_DSPs[5].DFT_TD_DSP/firstI_i_69__1/O
                         net (fo=82, routed)          1.165     3.129    Series_recombination_loop/DFT_TD_DSPs[5].DFT_TD_DSP/FSM_sequential_state_reg[0]
    SLICE_X54Y86         LUT3 (Prop_lut3_I1_O)        0.318     3.447 r  Series_recombination_loop/DFT_TD_DSPs[5].DFT_TD_DSP/firstI_i_19__1/O
                         net (fo=5, routed)           0.583     4.030    Series_recombination_loop/DFT_TD_DSPs[5].DFT_TD_DSP/firstI/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/A[6]
    DSP48_X1Y35          DSP48E1                                      r  Series_recombination_loop/DFT_TD_DSPs[5].DFT_TD_DSP/firstI/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.828    10.828 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.990    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     4.769 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.356    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.447 r  CLOCK/inst/clkout1_buf/O
                         net (fo=14876, routed)       1.528     7.975    Series_recombination_loop/DFT_TD_DSPs[5].DFT_TD_DSP/firstI/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/CLK
    DSP48_X1Y35          DSP48E1                                      r  Series_recombination_loop/DFT_TD_DSPs[5].DFT_TD_DSP/firstI/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.553     8.528    
                         clock uncertainty           -0.074     8.453    
    DSP48_X1Y35          DSP48E1 (Setup_dsp48e1_CLK_A[6])
                                                     -3.926     4.527    Series_recombination_loop/DFT_TD_DSPs[5].DFT_TD_DSP/firstI/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                          4.527    
                         arrival time                          -4.030    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.510ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[5].DFT_TD_DSP/firstI/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.450ns  (logic 1.049ns (19.246%)  route 4.401ns (80.754%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.025ns = ( 7.975 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.453ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.195    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.770 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.103    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.007 r  CLOCK/inst/clkout1_buf/O
                         net (fo=14876, routed)       1.554    -1.453    Series_recombination_loop/clk_sys
    SLICE_X29Y53         FDRE                                         r  Series_recombination_loop/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y53         FDRE (Prop_fdre_C_Q)         0.456    -0.997 r  Series_recombination_loop/FSM_sequential_state_reg[0]/Q
                         net (fo=42, routed)          0.880    -0.118    Series_recombination_loop/DFT_TD_DSPs[4].DFT_TD_DSP/state__0[0]
    SLICE_X31Y63         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  Series_recombination_loop/DFT_TD_DSPs[4].DFT_TD_DSP/count2[31]_i_1/O
                         net (fo=120, routed)         1.808     1.814    Series_recombination_loop/DFT_TD_DSPs[5].DFT_TD_DSP/state_reg[0]
    SLICE_X47Y83         LUT5 (Prop_lut5_I0_O)        0.150     1.964 r  Series_recombination_loop/DFT_TD_DSPs[5].DFT_TD_DSP/firstI_i_69__1/O
                         net (fo=82, routed)          1.176     3.140    Series_recombination_loop/DFT_TD_DSPs[5].DFT_TD_DSP/FSM_sequential_state_reg[0]
    SLICE_X54Y86         LUT3 (Prop_lut3_I1_O)        0.319     3.459 r  Series_recombination_loop/DFT_TD_DSPs[5].DFT_TD_DSP/firstI_i_17__1/O
                         net (fo=5, routed)           0.538     3.997    Series_recombination_loop/DFT_TD_DSPs[5].DFT_TD_DSP/firstI/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/A[8]
    DSP48_X1Y35          DSP48E1                                      r  Series_recombination_loop/DFT_TD_DSPs[5].DFT_TD_DSP/firstI/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.828    10.828 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.990    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     4.769 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.356    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.447 r  CLOCK/inst/clkout1_buf/O
                         net (fo=14876, routed)       1.528     7.975    Series_recombination_loop/DFT_TD_DSPs[5].DFT_TD_DSP/firstI/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/CLK
    DSP48_X1Y35          DSP48E1                                      r  Series_recombination_loop/DFT_TD_DSPs[5].DFT_TD_DSP/firstI/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.553     8.528    
                         clock uncertainty           -0.074     8.453    
    DSP48_X1Y35          DSP48E1 (Setup_dsp48e1_CLK_A[8])
                                                     -3.946     4.507    Series_recombination_loop/DFT_TD_DSPs[5].DFT_TD_DSP/firstI/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                          4.507    
                         arrival time                          -3.997    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.591ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[5].DFT_TD_DSP/firstI/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.370ns  (logic 1.082ns (20.150%)  route 4.288ns (79.850%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.025ns = ( 7.975 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.453ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.195    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.770 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.103    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.007 r  CLOCK/inst/clkout1_buf/O
                         net (fo=14876, routed)       1.554    -1.453    Series_recombination_loop/clk_sys
    SLICE_X29Y53         FDRE                                         r  Series_recombination_loop/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y53         FDRE (Prop_fdre_C_Q)         0.456    -0.997 r  Series_recombination_loop/FSM_sequential_state_reg[0]/Q
                         net (fo=42, routed)          0.880    -0.118    Series_recombination_loop/DFT_TD_DSPs[4].DFT_TD_DSP/state__0[0]
    SLICE_X31Y63         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  Series_recombination_loop/DFT_TD_DSPs[4].DFT_TD_DSP/count2[31]_i_1/O
                         net (fo=120, routed)         1.808     1.814    Series_recombination_loop/DFT_TD_DSPs[5].DFT_TD_DSP/state_reg[0]
    SLICE_X47Y83         LUT5 (Prop_lut5_I0_O)        0.150     1.964 r  Series_recombination_loop/DFT_TD_DSPs[5].DFT_TD_DSP/firstI_i_69__1/O
                         net (fo=82, routed)          1.182     3.146    Series_recombination_loop/DFT_TD_DSPs[5].DFT_TD_DSP/FSM_sequential_state_reg[0]
    SLICE_X54Y89         LUT3 (Prop_lut3_I1_O)        0.352     3.498 r  Series_recombination_loop/DFT_TD_DSPs[5].DFT_TD_DSP/firstI_i_9__1/O
                         net (fo=5, routed)           0.418     3.916    Series_recombination_loop/DFT_TD_DSPs[5].DFT_TD_DSP/firstI/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/A[16]
    DSP48_X1Y35          DSP48E1                                      r  Series_recombination_loop/DFT_TD_DSPs[5].DFT_TD_DSP/firstI/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.828    10.828 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.990    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     4.769 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.356    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.447 r  CLOCK/inst/clkout1_buf/O
                         net (fo=14876, routed)       1.528     7.975    Series_recombination_loop/DFT_TD_DSPs[5].DFT_TD_DSP/firstI/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/CLK
    DSP48_X1Y35          DSP48E1                                      r  Series_recombination_loop/DFT_TD_DSPs[5].DFT_TD_DSP/firstI/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.553     8.528    
                         clock uncertainty           -0.074     8.453    
    DSP48_X1Y35          DSP48E1 (Setup_dsp48e1_CLK_A[16])
                                                     -3.946     4.507    Series_recombination_loop/DFT_TD_DSPs[5].DFT_TD_DSP/firstI/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                          4.507    
                         arrival time                          -3.916    
  -------------------------------------------------------------------
                         slack                                  0.591    

Slack (MET) :             0.603ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[5].DFT_TD_DSP/firstI/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.373ns  (logic 1.051ns (19.560%)  route 4.322ns (80.440%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.025ns = ( 7.975 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.453ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.195    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.770 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.103    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.007 r  CLOCK/inst/clkout1_buf/O
                         net (fo=14876, routed)       1.554    -1.453    Series_recombination_loop/clk_sys
    SLICE_X29Y53         FDRE                                         r  Series_recombination_loop/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y53         FDRE (Prop_fdre_C_Q)         0.456    -0.997 r  Series_recombination_loop/FSM_sequential_state_reg[0]/Q
                         net (fo=42, routed)          0.880    -0.118    Series_recombination_loop/DFT_TD_DSPs[4].DFT_TD_DSP/state__0[0]
    SLICE_X31Y63         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  Series_recombination_loop/DFT_TD_DSPs[4].DFT_TD_DSP/count2[31]_i_1/O
                         net (fo=120, routed)         1.808     1.814    Series_recombination_loop/DFT_TD_DSPs[5].DFT_TD_DSP/state_reg[0]
    SLICE_X47Y83         LUT5 (Prop_lut5_I0_O)        0.150     1.964 r  Series_recombination_loop/DFT_TD_DSPs[5].DFT_TD_DSP/firstI_i_69__1/O
                         net (fo=82, routed)          1.150     3.115    Series_recombination_loop/DFT_TD_DSPs[5].DFT_TD_DSP/FSM_sequential_state_reg[0]
    SLICE_X53Y87         LUT3 (Prop_lut3_I1_O)        0.321     3.436 r  Series_recombination_loop/DFT_TD_DSPs[5].DFT_TD_DSP/firstI_i_13__1/O
                         net (fo=5, routed)           0.484     3.920    Series_recombination_loop/DFT_TD_DSPs[5].DFT_TD_DSP/firstI/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/A[12]
    DSP48_X1Y35          DSP48E1                                      r  Series_recombination_loop/DFT_TD_DSPs[5].DFT_TD_DSP/firstI/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.828    10.828 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.990    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     4.769 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.356    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.447 r  CLOCK/inst/clkout1_buf/O
                         net (fo=14876, routed)       1.528     7.975    Series_recombination_loop/DFT_TD_DSPs[5].DFT_TD_DSP/firstI/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/CLK
    DSP48_X1Y35          DSP48E1                                      r  Series_recombination_loop/DFT_TD_DSPs[5].DFT_TD_DSP/firstI/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.553     8.528    
                         clock uncertainty           -0.074     8.453    
    DSP48_X1Y35          DSP48E1 (Setup_dsp48e1_CLK_A[12])
                                                     -3.930     4.523    Series_recombination_loop/DFT_TD_DSPs[5].DFT_TD_DSP/firstI/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                          4.523    
                         arrival time                          -3.920    
  -------------------------------------------------------------------
                         slack                                  0.603    

Slack (MET) :             0.606ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[5].DFT_TD_DSP/firstI/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.578ns  (logic 1.056ns (18.930%)  route 4.522ns (81.070%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.025ns = ( 7.975 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.453ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.195    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.770 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.103    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.007 r  CLOCK/inst/clkout1_buf/O
                         net (fo=14876, routed)       1.554    -1.453    Series_recombination_loop/clk_sys
    SLICE_X29Y53         FDRE                                         r  Series_recombination_loop/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y53         FDRE (Prop_fdre_C_Q)         0.456    -0.997 r  Series_recombination_loop/FSM_sequential_state_reg[0]/Q
                         net (fo=42, routed)          0.880    -0.118    Series_recombination_loop/DFT_TD_DSPs[4].DFT_TD_DSP/state__0[0]
    SLICE_X31Y63         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  Series_recombination_loop/DFT_TD_DSPs[4].DFT_TD_DSP/count2[31]_i_1/O
                         net (fo=120, routed)         1.808     1.814    Series_recombination_loop/DFT_TD_DSPs[5].DFT_TD_DSP/state_reg[0]
    SLICE_X47Y83         LUT5 (Prop_lut5_I0_O)        0.150     1.964 r  Series_recombination_loop/DFT_TD_DSPs[5].DFT_TD_DSP/firstI_i_69__1/O
                         net (fo=82, routed)          1.139     3.103    Series_recombination_loop/DFT_TD_DSPs[5].DFT_TD_DSP/FSM_sequential_state_reg[0]
    SLICE_X54Y87         LUT3 (Prop_lut3_I1_O)        0.326     3.429 r  Series_recombination_loop/DFT_TD_DSPs[5].DFT_TD_DSP/firstI_i_22__1/O
                         net (fo=5, routed)           0.696     4.125    Series_recombination_loop/DFT_TD_DSPs[5].DFT_TD_DSP/firstI/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/A[3]
    DSP48_X1Y35          DSP48E1                                      r  Series_recombination_loop/DFT_TD_DSPs[5].DFT_TD_DSP/firstI/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.828    10.828 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.990    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     4.769 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.356    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.447 r  CLOCK/inst/clkout1_buf/O
                         net (fo=14876, routed)       1.528     7.975    Series_recombination_loop/DFT_TD_DSPs[5].DFT_TD_DSP/firstI/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/CLK
    DSP48_X1Y35          DSP48E1                                      r  Series_recombination_loop/DFT_TD_DSPs[5].DFT_TD_DSP/firstI/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.553     8.528    
                         clock uncertainty           -0.074     8.453    
    DSP48_X1Y35          DSP48E1 (Setup_dsp48e1_CLK_A[3])
                                                     -3.722     4.731    Series_recombination_loop/DFT_TD_DSPs[5].DFT_TD_DSP/firstI/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                          4.731    
                         arrival time                          -4.125    
  -------------------------------------------------------------------
                         slack                                  0.606    

Slack (MET) :             0.621ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[8].DFT_TD_DSP/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.331ns  (logic 1.054ns (19.771%)  route 4.277ns (80.229%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.034ns = ( 7.966 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.453ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.195    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.770 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.103    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.007 r  CLOCK/inst/clkout1_buf/O
                         net (fo=14876, routed)       1.554    -1.453    Series_recombination_loop/clk_sys
    SLICE_X29Y53         FDRE                                         r  Series_recombination_loop/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y53         FDRE (Prop_fdre_C_Q)         0.456    -0.997 r  Series_recombination_loop/FSM_sequential_state_reg[0]/Q
                         net (fo=42, routed)          0.923    -0.075    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/state__0[0]
    SLICE_X35Y63         LUT2 (Prop_lut2_I1_O)        0.124     0.049 f  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/ord_diffis[30]_i_1__5/O
                         net (fo=213, routed)         1.421     1.470    Series_recombination_loop/DFT_TD_DSPs[8].DFT_TD_DSP/state_reg[1]
    SLICE_X43Y77         LUT5 (Prop_lut5_I1_O)        0.149     1.619 r  Series_recombination_loop/DFT_TD_DSPs[8].DFT_TD_DSP/first_i_70__2/O
                         net (fo=82, routed)          1.127     2.746    Series_recombination_loop/DFT_TD_DSPs[8].DFT_TD_DSP/first_i_70__2_n_0
    SLICE_X54Y79         LUT3 (Prop_lut3_I1_O)        0.325     3.071 r  Series_recombination_loop/DFT_TD_DSPs[8].DFT_TD_DSP/first_i_25/O
                         net (fo=5, routed)           0.807     3.878    Series_recombination_loop/DFT_TD_DSPs[8].DFT_TD_DSP/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/A[1]
    DSP48_X1Y31          DSP48E1                                      r  Series_recombination_loop/DFT_TD_DSPs[8].DFT_TD_DSP/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.828    10.828 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.990    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     4.769 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.356    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.447 r  CLOCK/inst/clkout1_buf/O
                         net (fo=14876, routed)       1.519     7.966    Series_recombination_loop/DFT_TD_DSPs[8].DFT_TD_DSP/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/CLK
    DSP48_X1Y31          DSP48E1                                      r  Series_recombination_loop/DFT_TD_DSPs[8].DFT_TD_DSP/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.553     8.519    
                         clock uncertainty           -0.074     8.444    
    DSP48_X1Y31          DSP48E1 (Setup_dsp48e1_CLK_A[1])
                                                     -3.946     4.498    Series_recombination_loop/DFT_TD_DSPs[8].DFT_TD_DSP/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                          4.498    
                         arrival time                          -3.878    
  -------------------------------------------------------------------
                         slack                                  0.621    

Slack (MET) :             0.658ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[5].DFT_TD_DSP/firstI/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.323ns  (logic 1.048ns (19.688%)  route 4.275ns (80.312%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.025ns = ( 7.975 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.453ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.195    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.770 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.103    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.007 r  CLOCK/inst/clkout1_buf/O
                         net (fo=14876, routed)       1.554    -1.453    Series_recombination_loop/clk_sys
    SLICE_X29Y53         FDRE                                         r  Series_recombination_loop/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y53         FDRE (Prop_fdre_C_Q)         0.456    -0.997 r  Series_recombination_loop/FSM_sequential_state_reg[0]/Q
                         net (fo=42, routed)          0.880    -0.118    Series_recombination_loop/DFT_TD_DSPs[4].DFT_TD_DSP/state__0[0]
    SLICE_X31Y63         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  Series_recombination_loop/DFT_TD_DSPs[4].DFT_TD_DSP/count2[31]_i_1/O
                         net (fo=120, routed)         1.808     1.814    Series_recombination_loop/DFT_TD_DSPs[5].DFT_TD_DSP/state_reg[0]
    SLICE_X47Y83         LUT5 (Prop_lut5_I0_O)        0.150     1.964 r  Series_recombination_loop/DFT_TD_DSPs[5].DFT_TD_DSP/firstI_i_69__1/O
                         net (fo=82, routed)          1.130     3.095    Series_recombination_loop/DFT_TD_DSPs[5].DFT_TD_DSP/FSM_sequential_state_reg[0]
    SLICE_X54Y89         LUT3 (Prop_lut3_I1_O)        0.318     3.413 r  Series_recombination_loop/DFT_TD_DSPs[5].DFT_TD_DSP/firstI_i_11__1/O
                         net (fo=5, routed)           0.457     3.870    Series_recombination_loop/DFT_TD_DSPs[5].DFT_TD_DSP/firstI/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/A[14]
    DSP48_X1Y35          DSP48E1                                      r  Series_recombination_loop/DFT_TD_DSPs[5].DFT_TD_DSP/firstI/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.828    10.828 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.990    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     4.769 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.356    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.447 r  CLOCK/inst/clkout1_buf/O
                         net (fo=14876, routed)       1.528     7.975    Series_recombination_loop/DFT_TD_DSPs[5].DFT_TD_DSP/firstI/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/CLK
    DSP48_X1Y35          DSP48E1                                      r  Series_recombination_loop/DFT_TD_DSPs[5].DFT_TD_DSP/firstI/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.553     8.528    
                         clock uncertainty           -0.074     8.453    
    DSP48_X1Y35          DSP48E1 (Setup_dsp48e1_CLK_A[14])
                                                     -3.926     4.527    Series_recombination_loop/DFT_TD_DSPs[5].DFT_TD_DSP/firstI/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                          4.527    
                         arrival time                          -3.870    
  -------------------------------------------------------------------
                         slack                                  0.658    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 TWiddle1/TW2out1_reg[114]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWiddle1/TW2out2_reg[114]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.164ns (48.772%)  route 0.172ns (51.228%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.905ns
    Source Clock Delay      (SCD):    -0.665ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.631    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.732 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.243    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  CLOCK/inst/clkout1_buf/O
                         net (fo=14876, routed)       0.552    -0.665    TWiddle1/clk_sys
    SLICE_X38Y79         FDCE                                         r  TWiddle1/TW2out1_reg[114]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y79         FDCE (Prop_fdce_C_Q)         0.164    -0.501 r  TWiddle1/TW2out1_reg[114]/Q
                         net (fo=1, routed)           0.172    -0.329    TWiddle1/TW2out1[114]
    SLICE_X30Y78         FDCE                                         r  TWiddle1/TW2out2_reg[114]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.860    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.286 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.752    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.723 r  CLOCK/inst/clkout1_buf/O
                         net (fo=14876, routed)       0.817    -0.905    TWiddle1/clk_sys
    SLICE_X30Y78         FDCE                                         r  TWiddle1/TW2out2_reg[114]/C
                         clock pessimism              0.501    -0.404    
    SLICE_X30Y78         FDCE (Hold_fdce_C_D)         0.063    -0.341    TWiddle1/TW2out2_reg[114]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 TWiddle1/TW2out1_reg[110]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWiddle1/TW2out2_reg[110]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.164ns (48.772%)  route 0.172ns (51.228%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.905ns
    Source Clock Delay      (SCD):    -0.665ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.631    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.732 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.243    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  CLOCK/inst/clkout1_buf/O
                         net (fo=14876, routed)       0.552    -0.665    TWiddle1/clk_sys
    SLICE_X38Y79         FDCE                                         r  TWiddle1/TW2out1_reg[110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y79         FDCE (Prop_fdce_C_Q)         0.164    -0.501 r  TWiddle1/TW2out1_reg[110]/Q
                         net (fo=1, routed)           0.172    -0.329    TWiddle1/TW2out1[110]
    SLICE_X30Y78         FDCE                                         r  TWiddle1/TW2out2_reg[110]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.860    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.286 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.752    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.723 r  CLOCK/inst/clkout1_buf/O
                         net (fo=14876, routed)       0.817    -0.905    TWiddle1/clk_sys
    SLICE_X30Y78         FDCE                                         r  TWiddle1/TW2out2_reg[110]/C
                         clock pessimism              0.501    -0.404    
    SLICE_X30Y78         FDCE (Hold_fdce_C_D)         0.059    -0.345    TWiddle1/TW2out2_reg[110]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 TWiddle1/TW2out1_reg[113]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWiddle1/TW2out2_reg[113]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.164ns (48.772%)  route 0.172ns (51.228%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.903ns
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.631    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.732 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.243    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  CLOCK/inst/clkout1_buf/O
                         net (fo=14876, routed)       0.554    -0.663    TWiddle1/clk_sys
    SLICE_X38Y81         FDCE                                         r  TWiddle1/TW2out1_reg[113]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y81         FDCE (Prop_fdce_C_Q)         0.164    -0.499 r  TWiddle1/TW2out1_reg[113]/Q
                         net (fo=1, routed)           0.172    -0.327    TWiddle1/TW2out1[113]
    SLICE_X30Y80         FDCE                                         r  TWiddle1/TW2out2_reg[113]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.860    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.286 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.752    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.723 r  CLOCK/inst/clkout1_buf/O
                         net (fo=14876, routed)       0.819    -0.903    TWiddle1/clk_sys
    SLICE_X30Y80         FDCE                                         r  TWiddle1/TW2out2_reg[113]/C
                         clock pessimism              0.501    -0.402    
    SLICE_X30Y80         FDCE (Hold_fdce_C_D)         0.059    -0.343    TWiddle1/TW2out2_reg[113]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 TWiddle1/TW2out1_reg[109]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWiddle1/TW2out2_reg[109]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.164ns (48.517%)  route 0.174ns (51.483%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.904ns
    Source Clock Delay      (SCD):    -0.665ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.631    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.732 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.243    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  CLOCK/inst/clkout1_buf/O
                         net (fo=14876, routed)       0.552    -0.665    TWiddle1/clk_sys
    SLICE_X38Y79         FDCE                                         r  TWiddle1/TW2out1_reg[109]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y79         FDCE (Prop_fdce_C_Q)         0.164    -0.501 r  TWiddle1/TW2out1_reg[109]/Q
                         net (fo=1, routed)           0.174    -0.327    TWiddle1/TW2out1[109]
    SLICE_X30Y79         FDCE                                         r  TWiddle1/TW2out2_reg[109]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.860    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.286 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.752    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.723 r  CLOCK/inst/clkout1_buf/O
                         net (fo=14876, routed)       0.818    -0.904    TWiddle1/clk_sys
    SLICE_X30Y79         FDCE                                         r  TWiddle1/TW2out2_reg[109]/C
                         clock pessimism              0.501    -0.403    
    SLICE_X30Y79         FDCE (Hold_fdce_C_D)         0.059    -0.344    TWiddle1/TW2out2_reg[109]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 inputs/Mic_shift_reg_input_reg[2027]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputs/Mic_shift_reg_input_reg[2026]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.553%)  route 0.215ns (60.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.631    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.732 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.243    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  CLOCK/inst/clkout1_buf/O
                         net (fo=14876, routed)       0.564    -0.653    inputs/clk_sys
    SLICE_X33Y2          FDCE                                         r  inputs/Mic_shift_reg_input_reg[2027]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.512 r  inputs/Mic_shift_reg_input_reg[2027]/Q
                         net (fo=1, routed)           0.215    -0.297    inputs/p_1_in[10199]
    SLICE_X36Y1          FDCE                                         r  inputs/Mic_shift_reg_input_reg[2026]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.860    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.286 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.752    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.723 r  CLOCK/inst/clkout1_buf/O
                         net (fo=14876, routed)       0.833    -0.890    inputs/clk_sys
    SLICE_X36Y1          FDCE                                         r  inputs/Mic_shift_reg_input_reg[2026]/C
                         clock pessimism              0.501    -0.389    
    SLICE_X36Y1          FDCE (Hold_fdce_C_D)         0.075    -0.314    inputs/Mic_shift_reg_input_reg[2026]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 inputs/Mic_shift_reg_input_reg[1950]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputs/Mic_shift_reg_input_reg[1949]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.128ns (42.467%)  route 0.173ns (57.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.631    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.732 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.243    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  CLOCK/inst/clkout1_buf/O
                         net (fo=14876, routed)       0.563    -0.654    inputs/clk_sys
    SLICE_X33Y4          FDCE                                         r  inputs/Mic_shift_reg_input_reg[1950]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y4          FDCE (Prop_fdce_C_Q)         0.128    -0.526 r  inputs/Mic_shift_reg_input_reg[1950]/Q
                         net (fo=1, routed)           0.173    -0.353    inputs/p_1_in[10122]
    SLICE_X36Y5          FDCE                                         r  inputs/Mic_shift_reg_input_reg[1949]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.860    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.286 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.752    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.723 r  CLOCK/inst/clkout1_buf/O
                         net (fo=14876, routed)       0.832    -0.891    inputs/clk_sys
    SLICE_X36Y5          FDCE                                         r  inputs/Mic_shift_reg_input_reg[1949]/C
                         clock pessimism              0.501    -0.390    
    SLICE_X36Y5          FDCE (Hold_fdce_C_D)         0.017    -0.373    inputs/Mic_shift_reg_input_reg[1949]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 Series_recombination_loop/DFT_TD_DSPs[5].DFT_TD_DSP/final3_S_reg[35]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[5].DFT_TD_DSP/step1i_S_reg[40]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.411ns (81.048%)  route 0.096ns (18.952%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.631    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.732 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.243    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  CLOCK/inst/clkout1_buf/O
                         net (fo=14876, routed)       0.565    -0.652    Series_recombination_loop/DFT_TD_DSPs[5].DFT_TD_DSP/clk_sys
    SLICE_X50Y99         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[5].DFT_TD_DSP/final3_S_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDCE (Prop_fdce_C_Q)         0.164    -0.488 r  Series_recombination_loop/DFT_TD_DSPs[5].DFT_TD_DSP/final3_S_reg[35]/Q
                         net (fo=1, routed)           0.095    -0.393    Series_recombination_loop/DFT_TD_DSPs[5].DFT_TD_DSP/final3_S[35]
    SLICE_X52Y98         LUT2 (Prop_lut2_I1_O)        0.045    -0.348 r  Series_recombination_loop/DFT_TD_DSPs[5].DFT_TD_DSP/step1i_S[35]_i_2__1/O
                         net (fo=1, routed)           0.000    -0.348    Series_recombination_loop/DFT_TD_DSPs[5].DFT_TD_DSP/step1i_S[35]_i_2__1_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.239 r  Series_recombination_loop/DFT_TD_DSPs[5].DFT_TD_DSP/step1i_S_reg[35]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    -0.239    Series_recombination_loop/DFT_TD_DSPs[5].DFT_TD_DSP/step1i_S_reg[35]_i_1__1_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.199 r  Series_recombination_loop/DFT_TD_DSPs[5].DFT_TD_DSP/step1i_S_reg[39]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001    -0.198    Series_recombination_loop/DFT_TD_DSPs[5].DFT_TD_DSP/step1i_S_reg[39]_i_1__1_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.145 r  Series_recombination_loop/DFT_TD_DSPs[5].DFT_TD_DSP/step1i_S_reg[42]_i_1__1/O[0]
                         net (fo=1, routed)           0.000    -0.145    Series_recombination_loop/DFT_TD_DSPs[5].DFT_TD_DSP/step1i[40]
    SLICE_X52Y100        FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[5].DFT_TD_DSP/step1i_S_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.860    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.286 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.752    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.723 r  CLOCK/inst/clkout1_buf/O
                         net (fo=14876, routed)       0.920    -0.803    Series_recombination_loop/DFT_TD_DSPs[5].DFT_TD_DSP/clk_sys
    SLICE_X52Y100        FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[5].DFT_TD_DSP/step1i_S_reg[40]/C
                         clock pessimism              0.501    -0.302    
    SLICE_X52Y100        FDCE (Hold_fdce_C_D)         0.134    -0.168    Series_recombination_loop/DFT_TD_DSPs[5].DFT_TD_DSP/step1i_S_reg[40]
  -------------------------------------------------------------------
                         required time                          0.168    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 TWiddle1/TW2out1_reg[112]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWiddle1/TW2out2_reg[112]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.164ns (48.772%)  route 0.172ns (51.228%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.905ns
    Source Clock Delay      (SCD):    -0.665ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.631    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.732 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.243    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  CLOCK/inst/clkout1_buf/O
                         net (fo=14876, routed)       0.552    -0.665    TWiddle1/clk_sys
    SLICE_X38Y79         FDCE                                         r  TWiddle1/TW2out1_reg[112]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y79         FDCE (Prop_fdce_C_Q)         0.164    -0.501 r  TWiddle1/TW2out1_reg[112]/Q
                         net (fo=1, routed)           0.172    -0.329    TWiddle1/TW2out1[112]
    SLICE_X30Y78         FDCE                                         r  TWiddle1/TW2out2_reg[112]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.860    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.286 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.752    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.723 r  CLOCK/inst/clkout1_buf/O
                         net (fo=14876, routed)       0.817    -0.905    TWiddle1/clk_sys
    SLICE_X30Y78         FDCE                                         r  TWiddle1/TW2out2_reg[112]/C
                         clock pessimism              0.501    -0.404    
    SLICE_X30Y78         FDCE (Hold_fdce_C_D)         0.052    -0.352    TWiddle1/TW2out2_reg[112]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 TWiddle1/TW2out1_reg[115]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWiddle1/TW2out2_reg[115]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.164ns (48.772%)  route 0.172ns (51.228%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.903ns
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.631    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.732 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.243    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  CLOCK/inst/clkout1_buf/O
                         net (fo=14876, routed)       0.554    -0.663    TWiddle1/clk_sys
    SLICE_X38Y81         FDCE                                         r  TWiddle1/TW2out1_reg[115]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y81         FDCE (Prop_fdce_C_Q)         0.164    -0.499 r  TWiddle1/TW2out1_reg[115]/Q
                         net (fo=1, routed)           0.172    -0.327    TWiddle1/TW2out1[115]
    SLICE_X30Y80         FDCE                                         r  TWiddle1/TW2out2_reg[115]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.860    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.286 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.752    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.723 r  CLOCK/inst/clkout1_buf/O
                         net (fo=14876, routed)       0.819    -0.903    TWiddle1/clk_sys
    SLICE_X30Y80         FDCE                                         r  TWiddle1/TW2out2_reg[115]/C
                         clock pessimism              0.501    -0.402    
    SLICE_X30Y80         FDCE (Hold_fdce_C_D)         0.052    -0.350    TWiddle1/TW2out2_reg[115]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 Series_recombination_loop/DFT_TD_DSPs[4].DFT_TD_DSP/final4_S_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[4].DFT_TD_DSP/step2i_S_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.250ns (57.785%)  route 0.183ns (42.215%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.631    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.732 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.243    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  CLOCK/inst/clkout1_buf/O
                         net (fo=14876, routed)       0.593    -0.624    Series_recombination_loop/DFT_TD_DSPs[4].DFT_TD_DSP/clk_sys
    SLICE_X59Y50         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[4].DFT_TD_DSP/final4_S_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y50         FDCE (Prop_fdce_C_Q)         0.141    -0.483 r  Series_recombination_loop/DFT_TD_DSPs[4].DFT_TD_DSP/final4_S_reg[23]/Q
                         net (fo=1, routed)           0.183    -0.300    Series_recombination_loop/DFT_TD_DSPs[4].DFT_TD_DSP/final4_S[23]
    SLICE_X60Y49         LUT2 (Prop_lut2_I1_O)        0.045    -0.255 r  Series_recombination_loop/DFT_TD_DSPs[4].DFT_TD_DSP/step2i_S[23]_i_2__2/O
                         net (fo=1, routed)           0.000    -0.255    Series_recombination_loop/DFT_TD_DSPs[4].DFT_TD_DSP/step2i_S[23]_i_2__2_n_0
    SLICE_X60Y49         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.191 r  Series_recombination_loop/DFT_TD_DSPs[4].DFT_TD_DSP/step2i_S_reg[23]_i_1__2/O[3]
                         net (fo=1, routed)           0.000    -0.191    Series_recombination_loop/DFT_TD_DSPs[4].DFT_TD_DSP/step2i[23]
    SLICE_X60Y49         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[4].DFT_TD_DSP/step2i_S_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.860    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.286 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.752    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.723 r  CLOCK/inst/clkout1_buf/O
                         net (fo=14876, routed)       0.865    -0.858    Series_recombination_loop/DFT_TD_DSPs[4].DFT_TD_DSP/clk_sys
    SLICE_X60Y49         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[4].DFT_TD_DSP/step2i_S_reg[23]/C
                         clock pessimism              0.506    -0.352    
    SLICE_X60Y49         FDCE (Hold_fdce_C_D)         0.134    -0.218    Series_recombination_loop/DFT_TD_DSPs[4].DFT_TD_DSP/step2i_S_reg[23]
  -------------------------------------------------------------------
                         required time                          0.218    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.027    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_sys_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLOCK/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y17      Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/mult1_S_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y15      Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/mult2_S_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y14      Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/mult3_S_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y12      Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/mult4_S_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y8       Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/mult1_S_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y5       Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/mult2_S_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y7       Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/mult3_S_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y0       Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/mult4_S_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y24      Series_recombination_loop/DFT_TD_DSPs[3].DFT_TD_DSP/mult1_S_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y20      Series_recombination_loop/DFT_TD_DSPs[3].DFT_TD_DSP/mult2_S_reg/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  CLOCK/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y39     inputs/shift_reg_buffer_reg[5448]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y39     inputs/shift_reg_buffer_reg[5448]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y38     inputs/shift_reg_buffer_reg[5449]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y38     inputs/shift_reg_buffer_reg[5449]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y39     inputs/shift_reg_buffer_reg[5450]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y39     inputs/shift_reg_buffer_reg[5450]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y40     inputs/shift_reg_buffer_reg[5451]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y40     inputs/shift_reg_buffer_reg[5451]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y41     inputs/shift_reg_buffer_reg[5452]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y41     inputs/shift_reg_buffer_reg[5452]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y39     inputs/shift_reg_buffer_reg[5448]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y39     inputs/shift_reg_buffer_reg[5448]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y38     inputs/shift_reg_buffer_reg[5449]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y38     inputs/shift_reg_buffer_reg[5449]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y39     inputs/shift_reg_buffer_reg[5450]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y39     inputs/shift_reg_buffer_reg[5450]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y40     inputs/shift_reg_buffer_reg[5451]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y40     inputs/shift_reg_buffer_reg[5451]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y41     inputs/shift_reg_buffer_reg[5452]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y41     inputs/shift_reg_buffer_reg[5452]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLOCK/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    CLOCK/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  CLOCK/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  CLOCK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  CLOCK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  CLOCK/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_sys_clk_wiz_0
  To Clock:  clk_sys_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.193ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.710ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.193ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWiddle1/Twiddleout2_reg[20]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.011ns  (logic 0.609ns (8.687%)  route 6.402ns (91.313%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.113ns = ( 7.887 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.457ns
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.195    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.770 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.103    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.007 r  CLOCK/inst/clkout1_buf/O
                         net (fo=14876, routed)       1.550    -1.457    Series_recombination_loop/clk_sys
    SLICE_X31Y61         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y61         FDRE (Prop_fdre_C_Q)         0.456    -1.001 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=7, routed)           0.837    -0.164    Series_recombination_loop/FFT_RESETs
    SLICE_X34Y59         LUT2 (Prop_lut2_I1_O)        0.153    -0.011 f  Series_recombination_loop/TWout1[143]_i_1/O
                         net (fo=1216, routed)        5.564     5.553    TWiddle1/Twiddleout_reg[143]_0
    SLICE_X9Y18          FDCE                                         f  TWiddle1/Twiddleout2_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.828    10.828 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.990    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     4.769 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.356    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.447 r  CLOCK/inst/clkout1_buf/O
                         net (fo=14876, routed)       1.440     7.887    TWiddle1/clk_sys
    SLICE_X9Y18          FDCE                                         r  TWiddle1/Twiddleout2_reg[20]/C
                         clock pessimism              0.546     8.433    
                         clock uncertainty           -0.074     8.359    
    SLICE_X9Y18          FDCE (Recov_fdce_C_CLR)     -0.612     7.747    TWiddle1/Twiddleout2_reg[20]
  -------------------------------------------------------------------
                         required time                          7.747    
                         arrival time                          -5.553    
  -------------------------------------------------------------------
                         slack                                  2.193    

Slack (MET) :             2.336ns  (required time - arrival time)
  Source:                 Series_recombination_loop/DFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/PoutIs_reg[5]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.131ns  (logic 0.580ns (8.133%)  route 6.551ns (91.867%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.102ns = ( 7.898 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.458ns
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.195    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.770 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.103    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.007 r  CLOCK/inst/clkout1_buf/O
                         net (fo=14876, routed)       1.549    -1.458    Series_recombination_loop/clk_sys
    SLICE_X31Y62         FDRE                                         r  Series_recombination_loop/DFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y62         FDRE (Prop_fdre_C_Q)         0.456    -1.002 r  Series_recombination_loop/DFT_RESET_reg/Q
                         net (fo=35, routed)          1.382     0.380    Series_recombination_loop/DFT_TD_DSPs[8].DFT_TD_DSP/CE
    SLICE_X39Y51         LUT2 (Prop_lut2_I1_O)        0.124     0.504 f  Series_recombination_loop/DFT_TD_DSPs[8].DFT_TD_DSP/PoutIs[43]_i_1/O
                         net (fo=1330, routed)        5.169     5.673    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/AR[0]
    SLICE_X12Y1          FDCE                                         f  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/PoutIs_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.828    10.828 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.990    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     4.769 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.356    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.447 r  CLOCK/inst/clkout1_buf/O
                         net (fo=14876, routed)       1.451     7.898    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X12Y1          FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/PoutIs_reg[5]/C
                         clock pessimism              0.546     8.444    
                         clock uncertainty           -0.074     8.370    
    SLICE_X12Y1          FDCE (Recov_fdce_C_CLR)     -0.361     8.009    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/PoutIs_reg[5]
  -------------------------------------------------------------------
                         required time                          8.009    
                         arrival time                          -5.673    
  -------------------------------------------------------------------
                         slack                                  2.336    

Slack (MET) :             2.336ns  (required time - arrival time)
  Source:                 Series_recombination_loop/DFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/PoutIs_reg[7]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.131ns  (logic 0.580ns (8.133%)  route 6.551ns (91.867%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.102ns = ( 7.898 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.458ns
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.195    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.770 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.103    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.007 r  CLOCK/inst/clkout1_buf/O
                         net (fo=14876, routed)       1.549    -1.458    Series_recombination_loop/clk_sys
    SLICE_X31Y62         FDRE                                         r  Series_recombination_loop/DFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y62         FDRE (Prop_fdre_C_Q)         0.456    -1.002 r  Series_recombination_loop/DFT_RESET_reg/Q
                         net (fo=35, routed)          1.382     0.380    Series_recombination_loop/DFT_TD_DSPs[8].DFT_TD_DSP/CE
    SLICE_X39Y51         LUT2 (Prop_lut2_I1_O)        0.124     0.504 f  Series_recombination_loop/DFT_TD_DSPs[8].DFT_TD_DSP/PoutIs[43]_i_1/O
                         net (fo=1330, routed)        5.169     5.673    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/AR[0]
    SLICE_X12Y1          FDCE                                         f  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/PoutIs_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.828    10.828 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.990    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     4.769 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.356    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.447 r  CLOCK/inst/clkout1_buf/O
                         net (fo=14876, routed)       1.451     7.898    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X12Y1          FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/PoutIs_reg[7]/C
                         clock pessimism              0.546     8.444    
                         clock uncertainty           -0.074     8.370    
    SLICE_X12Y1          FDCE (Recov_fdce_C_CLR)     -0.361     8.009    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/PoutIs_reg[7]
  -------------------------------------------------------------------
                         required time                          8.009    
                         arrival time                          -5.673    
  -------------------------------------------------------------------
                         slack                                  2.336    

Slack (MET) :             2.339ns  (required time - arrival time)
  Source:                 Series_recombination_loop/DFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/PoutIs_reg[16]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.084ns  (logic 0.580ns (8.188%)  route 6.504ns (91.812%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.102ns = ( 7.898 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.458ns
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.195    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.770 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.103    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.007 r  CLOCK/inst/clkout1_buf/O
                         net (fo=14876, routed)       1.549    -1.458    Series_recombination_loop/clk_sys
    SLICE_X31Y62         FDRE                                         r  Series_recombination_loop/DFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y62         FDRE (Prop_fdre_C_Q)         0.456    -1.002 r  Series_recombination_loop/DFT_RESET_reg/Q
                         net (fo=35, routed)          1.382     0.380    Series_recombination_loop/DFT_TD_DSPs[8].DFT_TD_DSP/CE
    SLICE_X39Y51         LUT2 (Prop_lut2_I1_O)        0.124     0.504 f  Series_recombination_loop/DFT_TD_DSPs[8].DFT_TD_DSP/PoutIs[43]_i_1/O
                         net (fo=1330, routed)        5.122     5.625    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/AR[0]
    SLICE_X11Y4          FDCE                                         f  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/PoutIs_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.828    10.828 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.990    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     4.769 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.356    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.447 r  CLOCK/inst/clkout1_buf/O
                         net (fo=14876, routed)       1.451     7.898    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X11Y4          FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/PoutIs_reg[16]/C
                         clock pessimism              0.546     8.444    
                         clock uncertainty           -0.074     8.370    
    SLICE_X11Y4          FDCE (Recov_fdce_C_CLR)     -0.405     7.965    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/PoutIs_reg[16]
  -------------------------------------------------------------------
                         required time                          7.965    
                         arrival time                          -5.625    
  -------------------------------------------------------------------
                         slack                                  2.339    

Slack (MET) :             2.339ns  (required time - arrival time)
  Source:                 Series_recombination_loop/DFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/PoutIs_reg[17]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.084ns  (logic 0.580ns (8.188%)  route 6.504ns (91.812%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.102ns = ( 7.898 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.458ns
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.195    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.770 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.103    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.007 r  CLOCK/inst/clkout1_buf/O
                         net (fo=14876, routed)       1.549    -1.458    Series_recombination_loop/clk_sys
    SLICE_X31Y62         FDRE                                         r  Series_recombination_loop/DFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y62         FDRE (Prop_fdre_C_Q)         0.456    -1.002 r  Series_recombination_loop/DFT_RESET_reg/Q
                         net (fo=35, routed)          1.382     0.380    Series_recombination_loop/DFT_TD_DSPs[8].DFT_TD_DSP/CE
    SLICE_X39Y51         LUT2 (Prop_lut2_I1_O)        0.124     0.504 f  Series_recombination_loop/DFT_TD_DSPs[8].DFT_TD_DSP/PoutIs[43]_i_1/O
                         net (fo=1330, routed)        5.122     5.625    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/AR[0]
    SLICE_X11Y4          FDCE                                         f  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/PoutIs_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.828    10.828 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.990    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     4.769 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.356    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.447 r  CLOCK/inst/clkout1_buf/O
                         net (fo=14876, routed)       1.451     7.898    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X11Y4          FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/PoutIs_reg[17]/C
                         clock pessimism              0.546     8.444    
                         clock uncertainty           -0.074     8.370    
    SLICE_X11Y4          FDCE (Recov_fdce_C_CLR)     -0.405     7.965    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/PoutIs_reg[17]
  -------------------------------------------------------------------
                         required time                          7.965    
                         arrival time                          -5.625    
  -------------------------------------------------------------------
                         slack                                  2.339    

Slack (MET) :             2.339ns  (required time - arrival time)
  Source:                 Series_recombination_loop/DFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/PoutIs_reg[18]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.084ns  (logic 0.580ns (8.188%)  route 6.504ns (91.812%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.102ns = ( 7.898 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.458ns
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.195    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.770 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.103    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.007 r  CLOCK/inst/clkout1_buf/O
                         net (fo=14876, routed)       1.549    -1.458    Series_recombination_loop/clk_sys
    SLICE_X31Y62         FDRE                                         r  Series_recombination_loop/DFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y62         FDRE (Prop_fdre_C_Q)         0.456    -1.002 r  Series_recombination_loop/DFT_RESET_reg/Q
                         net (fo=35, routed)          1.382     0.380    Series_recombination_loop/DFT_TD_DSPs[8].DFT_TD_DSP/CE
    SLICE_X39Y51         LUT2 (Prop_lut2_I1_O)        0.124     0.504 f  Series_recombination_loop/DFT_TD_DSPs[8].DFT_TD_DSP/PoutIs[43]_i_1/O
                         net (fo=1330, routed)        5.122     5.625    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/AR[0]
    SLICE_X11Y4          FDCE                                         f  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/PoutIs_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.828    10.828 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.990    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     4.769 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.356    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.447 r  CLOCK/inst/clkout1_buf/O
                         net (fo=14876, routed)       1.451     7.898    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X11Y4          FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/PoutIs_reg[18]/C
                         clock pessimism              0.546     8.444    
                         clock uncertainty           -0.074     8.370    
    SLICE_X11Y4          FDCE (Recov_fdce_C_CLR)     -0.405     7.965    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/PoutIs_reg[18]
  -------------------------------------------------------------------
                         required time                          7.965    
                         arrival time                          -5.625    
  -------------------------------------------------------------------
                         slack                                  2.339    

Slack (MET) :             2.339ns  (required time - arrival time)
  Source:                 Series_recombination_loop/DFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/PoutIs_reg[19]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.084ns  (logic 0.580ns (8.188%)  route 6.504ns (91.812%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.102ns = ( 7.898 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.458ns
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.195    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.770 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.103    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.007 r  CLOCK/inst/clkout1_buf/O
                         net (fo=14876, routed)       1.549    -1.458    Series_recombination_loop/clk_sys
    SLICE_X31Y62         FDRE                                         r  Series_recombination_loop/DFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y62         FDRE (Prop_fdre_C_Q)         0.456    -1.002 r  Series_recombination_loop/DFT_RESET_reg/Q
                         net (fo=35, routed)          1.382     0.380    Series_recombination_loop/DFT_TD_DSPs[8].DFT_TD_DSP/CE
    SLICE_X39Y51         LUT2 (Prop_lut2_I1_O)        0.124     0.504 f  Series_recombination_loop/DFT_TD_DSPs[8].DFT_TD_DSP/PoutIs[43]_i_1/O
                         net (fo=1330, routed)        5.122     5.625    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/AR[0]
    SLICE_X11Y4          FDCE                                         f  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/PoutIs_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.828    10.828 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.990    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     4.769 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.356    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.447 r  CLOCK/inst/clkout1_buf/O
                         net (fo=14876, routed)       1.451     7.898    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X11Y4          FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/PoutIs_reg[19]/C
                         clock pessimism              0.546     8.444    
                         clock uncertainty           -0.074     8.370    
    SLICE_X11Y4          FDCE (Recov_fdce_C_CLR)     -0.405     7.965    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/PoutIs_reg[19]
  -------------------------------------------------------------------
                         required time                          7.965    
                         arrival time                          -5.625    
  -------------------------------------------------------------------
                         slack                                  2.339    

Slack (MET) :             2.378ns  (required time - arrival time)
  Source:                 Series_recombination_loop/DFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/PoutIs_reg[4]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.131ns  (logic 0.580ns (8.133%)  route 6.551ns (91.867%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.102ns = ( 7.898 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.458ns
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.195    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.770 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.103    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.007 r  CLOCK/inst/clkout1_buf/O
                         net (fo=14876, routed)       1.549    -1.458    Series_recombination_loop/clk_sys
    SLICE_X31Y62         FDRE                                         r  Series_recombination_loop/DFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y62         FDRE (Prop_fdre_C_Q)         0.456    -1.002 r  Series_recombination_loop/DFT_RESET_reg/Q
                         net (fo=35, routed)          1.382     0.380    Series_recombination_loop/DFT_TD_DSPs[8].DFT_TD_DSP/CE
    SLICE_X39Y51         LUT2 (Prop_lut2_I1_O)        0.124     0.504 f  Series_recombination_loop/DFT_TD_DSPs[8].DFT_TD_DSP/PoutIs[43]_i_1/O
                         net (fo=1330, routed)        5.169     5.673    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/AR[0]
    SLICE_X12Y1          FDCE                                         f  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/PoutIs_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.828    10.828 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.990    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     4.769 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.356    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.447 r  CLOCK/inst/clkout1_buf/O
                         net (fo=14876, routed)       1.451     7.898    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X12Y1          FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/PoutIs_reg[4]/C
                         clock pessimism              0.546     8.444    
                         clock uncertainty           -0.074     8.370    
    SLICE_X12Y1          FDCE (Recov_fdce_C_CLR)     -0.319     8.051    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/PoutIs_reg[4]
  -------------------------------------------------------------------
                         required time                          8.051    
                         arrival time                          -5.673    
  -------------------------------------------------------------------
                         slack                                  2.378    

Slack (MET) :             2.378ns  (required time - arrival time)
  Source:                 Series_recombination_loop/DFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/PoutIs_reg[6]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.131ns  (logic 0.580ns (8.133%)  route 6.551ns (91.867%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.102ns = ( 7.898 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.458ns
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.195    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.770 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.103    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.007 r  CLOCK/inst/clkout1_buf/O
                         net (fo=14876, routed)       1.549    -1.458    Series_recombination_loop/clk_sys
    SLICE_X31Y62         FDRE                                         r  Series_recombination_loop/DFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y62         FDRE (Prop_fdre_C_Q)         0.456    -1.002 r  Series_recombination_loop/DFT_RESET_reg/Q
                         net (fo=35, routed)          1.382     0.380    Series_recombination_loop/DFT_TD_DSPs[8].DFT_TD_DSP/CE
    SLICE_X39Y51         LUT2 (Prop_lut2_I1_O)        0.124     0.504 f  Series_recombination_loop/DFT_TD_DSPs[8].DFT_TD_DSP/PoutIs[43]_i_1/O
                         net (fo=1330, routed)        5.169     5.673    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/AR[0]
    SLICE_X12Y1          FDCE                                         f  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/PoutIs_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.828    10.828 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.990    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     4.769 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.356    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.447 r  CLOCK/inst/clkout1_buf/O
                         net (fo=14876, routed)       1.451     7.898    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X12Y1          FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/PoutIs_reg[6]/C
                         clock pessimism              0.546     8.444    
                         clock uncertainty           -0.074     8.370    
    SLICE_X12Y1          FDCE (Recov_fdce_C_CLR)     -0.319     8.051    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/PoutIs_reg[6]
  -------------------------------------------------------------------
                         required time                          8.051    
                         arrival time                          -5.673    
  -------------------------------------------------------------------
                         slack                                  2.378    

Slack (MET) :             2.381ns  (required time - arrival time)
  Source:                 Series_recombination_loop/DFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/PoutIs_reg[20]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.042ns  (logic 0.580ns (8.236%)  route 6.462ns (91.764%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.102ns = ( 7.898 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.458ns
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.195    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.770 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.103    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.007 r  CLOCK/inst/clkout1_buf/O
                         net (fo=14876, routed)       1.549    -1.458    Series_recombination_loop/clk_sys
    SLICE_X31Y62         FDRE                                         r  Series_recombination_loop/DFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y62         FDRE (Prop_fdre_C_Q)         0.456    -1.002 r  Series_recombination_loop/DFT_RESET_reg/Q
                         net (fo=35, routed)          1.382     0.380    Series_recombination_loop/DFT_TD_DSPs[8].DFT_TD_DSP/CE
    SLICE_X39Y51         LUT2 (Prop_lut2_I1_O)        0.124     0.504 f  Series_recombination_loop/DFT_TD_DSPs[8].DFT_TD_DSP/PoutIs[43]_i_1/O
                         net (fo=1330, routed)        5.080     5.584    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/AR[0]
    SLICE_X11Y5          FDCE                                         f  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/PoutIs_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.828    10.828 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.990    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     4.769 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.356    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.447 r  CLOCK/inst/clkout1_buf/O
                         net (fo=14876, routed)       1.451     7.898    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X11Y5          FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/PoutIs_reg[20]/C
                         clock pessimism              0.546     8.444    
                         clock uncertainty           -0.074     8.370    
    SLICE_X11Y5          FDCE (Recov_fdce_C_CLR)     -0.405     7.965    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/PoutIs_reg[20]
  -------------------------------------------------------------------
                         required time                          7.965    
                         arrival time                          -5.584    
  -------------------------------------------------------------------
                         slack                                  2.381    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.710ns  (arrival time - required time)
  Source:                 Series_recombination_loop/DFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[3].DFT_TD_DSP/PoutIs_reg[10]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.886ns  (logic 0.186ns (20.995%)  route 0.700ns (79.005%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.631    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.732 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.243    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  CLOCK/inst/clkout1_buf/O
                         net (fo=14876, routed)       0.558    -0.659    Series_recombination_loop/clk_sys
    SLICE_X31Y62         FDRE                                         r  Series_recombination_loop/DFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.518 r  Series_recombination_loop/DFT_RESET_reg/Q
                         net (fo=35, routed)          0.521     0.003    Series_recombination_loop/DFT_TD_DSPs[8].DFT_TD_DSP/CE
    SLICE_X39Y51         LUT2 (Prop_lut2_I1_O)        0.045     0.048 f  Series_recombination_loop/DFT_TD_DSPs[8].DFT_TD_DSP/PoutIs[43]_i_1/O
                         net (fo=1330, routed)        0.179     0.227    Series_recombination_loop/DFT_TD_DSPs[3].DFT_TD_DSP/AR[0]
    SLICE_X39Y52         FDCE                                         f  Series_recombination_loop/DFT_TD_DSPs[3].DFT_TD_DSP/PoutIs_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.860    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.286 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.752    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.723 r  CLOCK/inst/clkout1_buf/O
                         net (fo=14876, routed)       0.830    -0.892    Series_recombination_loop/DFT_TD_DSPs[3].DFT_TD_DSP/clk_sys
    SLICE_X39Y52         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[3].DFT_TD_DSP/PoutIs_reg[10]/C
                         clock pessimism              0.501    -0.391    
    SLICE_X39Y52         FDCE (Remov_fdce_C_CLR)     -0.092    -0.483    Series_recombination_loop/DFT_TD_DSPs[3].DFT_TD_DSP/PoutIs_reg[10]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                           0.227    
  -------------------------------------------------------------------
                         slack                                  0.710    

Slack (MET) :             0.710ns  (arrival time - required time)
  Source:                 Series_recombination_loop/DFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[3].DFT_TD_DSP/PoutIs_reg[11]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.886ns  (logic 0.186ns (20.995%)  route 0.700ns (79.005%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.631    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.732 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.243    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  CLOCK/inst/clkout1_buf/O
                         net (fo=14876, routed)       0.558    -0.659    Series_recombination_loop/clk_sys
    SLICE_X31Y62         FDRE                                         r  Series_recombination_loop/DFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.518 r  Series_recombination_loop/DFT_RESET_reg/Q
                         net (fo=35, routed)          0.521     0.003    Series_recombination_loop/DFT_TD_DSPs[8].DFT_TD_DSP/CE
    SLICE_X39Y51         LUT2 (Prop_lut2_I1_O)        0.045     0.048 f  Series_recombination_loop/DFT_TD_DSPs[8].DFT_TD_DSP/PoutIs[43]_i_1/O
                         net (fo=1330, routed)        0.179     0.227    Series_recombination_loop/DFT_TD_DSPs[3].DFT_TD_DSP/AR[0]
    SLICE_X39Y52         FDCE                                         f  Series_recombination_loop/DFT_TD_DSPs[3].DFT_TD_DSP/PoutIs_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.860    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.286 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.752    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.723 r  CLOCK/inst/clkout1_buf/O
                         net (fo=14876, routed)       0.830    -0.892    Series_recombination_loop/DFT_TD_DSPs[3].DFT_TD_DSP/clk_sys
    SLICE_X39Y52         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[3].DFT_TD_DSP/PoutIs_reg[11]/C
                         clock pessimism              0.501    -0.391    
    SLICE_X39Y52         FDCE (Remov_fdce_C_CLR)     -0.092    -0.483    Series_recombination_loop/DFT_TD_DSPs[3].DFT_TD_DSP/PoutIs_reg[11]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                           0.227    
  -------------------------------------------------------------------
                         slack                                  0.710    

Slack (MET) :             0.767ns  (arrival time - required time)
  Source:                 Series_recombination_loop/DFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[3].DFT_TD_DSP/PoutIs_reg[15]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.967ns  (logic 0.186ns (19.244%)  route 0.781ns (80.756%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.893ns
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.631    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.732 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.243    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  CLOCK/inst/clkout1_buf/O
                         net (fo=14876, routed)       0.558    -0.659    Series_recombination_loop/clk_sys
    SLICE_X31Y62         FDRE                                         r  Series_recombination_loop/DFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.518 r  Series_recombination_loop/DFT_RESET_reg/Q
                         net (fo=35, routed)          0.521     0.003    Series_recombination_loop/DFT_TD_DSPs[8].DFT_TD_DSP/CE
    SLICE_X39Y51         LUT2 (Prop_lut2_I1_O)        0.045     0.048 f  Series_recombination_loop/DFT_TD_DSPs[8].DFT_TD_DSP/PoutIs[43]_i_1/O
                         net (fo=1330, routed)        0.259     0.308    Series_recombination_loop/DFT_TD_DSPs[3].DFT_TD_DSP/AR[0]
    SLICE_X38Y53         FDCE                                         f  Series_recombination_loop/DFT_TD_DSPs[3].DFT_TD_DSP/PoutIs_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.860    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.286 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.752    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.723 r  CLOCK/inst/clkout1_buf/O
                         net (fo=14876, routed)       0.829    -0.893    Series_recombination_loop/DFT_TD_DSPs[3].DFT_TD_DSP/clk_sys
    SLICE_X38Y53         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[3].DFT_TD_DSP/PoutIs_reg[15]/C
                         clock pessimism              0.501    -0.392    
    SLICE_X38Y53         FDCE (Remov_fdce_C_CLR)     -0.067    -0.459    Series_recombination_loop/DFT_TD_DSPs[3].DFT_TD_DSP/PoutIs_reg[15]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                           0.308    
  -------------------------------------------------------------------
                         slack                                  0.767    

Slack (MET) :             0.788ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWiddle1/TW2out2_reg[39]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.901ns  (logic 0.184ns (20.419%)  route 0.717ns (79.581%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.631    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.732 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.243    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  CLOCK/inst/clkout1_buf/O
                         net (fo=14876, routed)       0.559    -0.658    Series_recombination_loop/clk_sys
    SLICE_X31Y61         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.517 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=7, routed)           0.290    -0.227    Series_recombination_loop/FFT_RESETs
    SLICE_X34Y59         LUT2 (Prop_lut2_I1_O)        0.043    -0.184 f  Series_recombination_loop/TWout1[143]_i_1/O
                         net (fo=1216, routed)        0.427     0.243    TWiddle1/Twiddleout_reg[143]_0
    SLICE_X35Y49         FDCE                                         f  TWiddle1/TW2out2_reg[39]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.860    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.286 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.752    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.723 r  CLOCK/inst/clkout1_buf/O
                         net (fo=14876, routed)       0.832    -0.891    TWiddle1/clk_sys
    SLICE_X35Y49         FDCE                                         r  TWiddle1/TW2out2_reg[39]/C
                         clock pessimism              0.506    -0.385    
    SLICE_X35Y49         FDCE (Remov_fdce_C_CLR)     -0.160    -0.545    TWiddle1/TW2out2_reg[39]
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                           0.243    
  -------------------------------------------------------------------
                         slack                                  0.788    

Slack (MET) :             0.788ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWiddle1/TW2out2_reg[47]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.901ns  (logic 0.184ns (20.419%)  route 0.717ns (79.581%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.631    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.732 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.243    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  CLOCK/inst/clkout1_buf/O
                         net (fo=14876, routed)       0.559    -0.658    Series_recombination_loop/clk_sys
    SLICE_X31Y61         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.517 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=7, routed)           0.290    -0.227    Series_recombination_loop/FFT_RESETs
    SLICE_X34Y59         LUT2 (Prop_lut2_I1_O)        0.043    -0.184 f  Series_recombination_loop/TWout1[143]_i_1/O
                         net (fo=1216, routed)        0.427     0.243    TWiddle1/Twiddleout_reg[143]_0
    SLICE_X35Y49         FDCE                                         f  TWiddle1/TW2out2_reg[47]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.860    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.286 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.752    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.723 r  CLOCK/inst/clkout1_buf/O
                         net (fo=14876, routed)       0.832    -0.891    TWiddle1/clk_sys
    SLICE_X35Y49         FDCE                                         r  TWiddle1/TW2out2_reg[47]/C
                         clock pessimism              0.506    -0.385    
    SLICE_X35Y49         FDCE (Remov_fdce_C_CLR)     -0.160    -0.545    TWiddle1/TW2out2_reg[47]
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                           0.243    
  -------------------------------------------------------------------
                         slack                                  0.788    

Slack (MET) :             0.792ns  (arrival time - required time)
  Source:                 Series_recombination_loop/DFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[3].DFT_TD_DSP/PoutIs_reg[12]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.967ns  (logic 0.186ns (19.244%)  route 0.781ns (80.756%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.893ns
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.631    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.732 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.243    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  CLOCK/inst/clkout1_buf/O
                         net (fo=14876, routed)       0.558    -0.659    Series_recombination_loop/clk_sys
    SLICE_X31Y62         FDRE                                         r  Series_recombination_loop/DFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.518 r  Series_recombination_loop/DFT_RESET_reg/Q
                         net (fo=35, routed)          0.521     0.003    Series_recombination_loop/DFT_TD_DSPs[8].DFT_TD_DSP/CE
    SLICE_X39Y51         LUT2 (Prop_lut2_I1_O)        0.045     0.048 f  Series_recombination_loop/DFT_TD_DSPs[8].DFT_TD_DSP/PoutIs[43]_i_1/O
                         net (fo=1330, routed)        0.259     0.308    Series_recombination_loop/DFT_TD_DSPs[3].DFT_TD_DSP/AR[0]
    SLICE_X39Y53         FDCE                                         f  Series_recombination_loop/DFT_TD_DSPs[3].DFT_TD_DSP/PoutIs_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.860    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.286 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.752    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.723 r  CLOCK/inst/clkout1_buf/O
                         net (fo=14876, routed)       0.829    -0.893    Series_recombination_loop/DFT_TD_DSPs[3].DFT_TD_DSP/clk_sys
    SLICE_X39Y53         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[3].DFT_TD_DSP/PoutIs_reg[12]/C
                         clock pessimism              0.501    -0.392    
    SLICE_X39Y53         FDCE (Remov_fdce_C_CLR)     -0.092    -0.484    Series_recombination_loop/DFT_TD_DSPs[3].DFT_TD_DSP/PoutIs_reg[12]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                           0.308    
  -------------------------------------------------------------------
                         slack                                  0.792    

Slack (MET) :             0.792ns  (arrival time - required time)
  Source:                 Series_recombination_loop/DFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[3].DFT_TD_DSP/PoutIs_reg[13]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.967ns  (logic 0.186ns (19.244%)  route 0.781ns (80.756%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.893ns
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.631    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.732 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.243    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  CLOCK/inst/clkout1_buf/O
                         net (fo=14876, routed)       0.558    -0.659    Series_recombination_loop/clk_sys
    SLICE_X31Y62         FDRE                                         r  Series_recombination_loop/DFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.518 r  Series_recombination_loop/DFT_RESET_reg/Q
                         net (fo=35, routed)          0.521     0.003    Series_recombination_loop/DFT_TD_DSPs[8].DFT_TD_DSP/CE
    SLICE_X39Y51         LUT2 (Prop_lut2_I1_O)        0.045     0.048 f  Series_recombination_loop/DFT_TD_DSPs[8].DFT_TD_DSP/PoutIs[43]_i_1/O
                         net (fo=1330, routed)        0.259     0.308    Series_recombination_loop/DFT_TD_DSPs[3].DFT_TD_DSP/AR[0]
    SLICE_X39Y53         FDCE                                         f  Series_recombination_loop/DFT_TD_DSPs[3].DFT_TD_DSP/PoutIs_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.860    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.286 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.752    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.723 r  CLOCK/inst/clkout1_buf/O
                         net (fo=14876, routed)       0.829    -0.893    Series_recombination_loop/DFT_TD_DSPs[3].DFT_TD_DSP/clk_sys
    SLICE_X39Y53         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[3].DFT_TD_DSP/PoutIs_reg[13]/C
                         clock pessimism              0.501    -0.392    
    SLICE_X39Y53         FDCE (Remov_fdce_C_CLR)     -0.092    -0.484    Series_recombination_loop/DFT_TD_DSPs[3].DFT_TD_DSP/PoutIs_reg[13]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                           0.308    
  -------------------------------------------------------------------
                         slack                                  0.792    

Slack (MET) :             0.792ns  (arrival time - required time)
  Source:                 Series_recombination_loop/DFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[3].DFT_TD_DSP/PoutIs_reg[14]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.967ns  (logic 0.186ns (19.244%)  route 0.781ns (80.756%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.893ns
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.631    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.732 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.243    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  CLOCK/inst/clkout1_buf/O
                         net (fo=14876, routed)       0.558    -0.659    Series_recombination_loop/clk_sys
    SLICE_X31Y62         FDRE                                         r  Series_recombination_loop/DFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.518 r  Series_recombination_loop/DFT_RESET_reg/Q
                         net (fo=35, routed)          0.521     0.003    Series_recombination_loop/DFT_TD_DSPs[8].DFT_TD_DSP/CE
    SLICE_X39Y51         LUT2 (Prop_lut2_I1_O)        0.045     0.048 f  Series_recombination_loop/DFT_TD_DSPs[8].DFT_TD_DSP/PoutIs[43]_i_1/O
                         net (fo=1330, routed)        0.259     0.308    Series_recombination_loop/DFT_TD_DSPs[3].DFT_TD_DSP/AR[0]
    SLICE_X39Y53         FDCE                                         f  Series_recombination_loop/DFT_TD_DSPs[3].DFT_TD_DSP/PoutIs_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.860    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.286 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.752    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.723 r  CLOCK/inst/clkout1_buf/O
                         net (fo=14876, routed)       0.829    -0.893    Series_recombination_loop/DFT_TD_DSPs[3].DFT_TD_DSP/clk_sys
    SLICE_X39Y53         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[3].DFT_TD_DSP/PoutIs_reg[14]/C
                         clock pessimism              0.501    -0.392    
    SLICE_X39Y53         FDCE (Remov_fdce_C_CLR)     -0.092    -0.484    Series_recombination_loop/DFT_TD_DSPs[3].DFT_TD_DSP/PoutIs_reg[14]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                           0.308    
  -------------------------------------------------------------------
                         slack                                  0.792    

Slack (MET) :             0.792ns  (arrival time - required time)
  Source:                 Series_recombination_loop/DFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[3].DFT_TD_DSP/PoutIs_reg[40]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.967ns  (logic 0.186ns (19.244%)  route 0.781ns (80.756%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.893ns
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.631    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.732 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.243    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  CLOCK/inst/clkout1_buf/O
                         net (fo=14876, routed)       0.558    -0.659    Series_recombination_loop/clk_sys
    SLICE_X31Y62         FDRE                                         r  Series_recombination_loop/DFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.518 r  Series_recombination_loop/DFT_RESET_reg/Q
                         net (fo=35, routed)          0.521     0.003    Series_recombination_loop/DFT_TD_DSPs[8].DFT_TD_DSP/CE
    SLICE_X39Y51         LUT2 (Prop_lut2_I1_O)        0.045     0.048 f  Series_recombination_loop/DFT_TD_DSPs[8].DFT_TD_DSP/PoutIs[43]_i_1/O
                         net (fo=1330, routed)        0.259     0.308    Series_recombination_loop/DFT_TD_DSPs[3].DFT_TD_DSP/AR[0]
    SLICE_X39Y53         FDCE                                         f  Series_recombination_loop/DFT_TD_DSPs[3].DFT_TD_DSP/PoutIs_reg[40]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.860    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.286 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.752    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.723 r  CLOCK/inst/clkout1_buf/O
                         net (fo=14876, routed)       0.829    -0.893    Series_recombination_loop/DFT_TD_DSPs[3].DFT_TD_DSP/clk_sys
    SLICE_X39Y53         FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[3].DFT_TD_DSP/PoutIs_reg[40]/C
                         clock pessimism              0.501    -0.392    
    SLICE_X39Y53         FDCE (Remov_fdce_C_CLR)     -0.092    -0.484    Series_recombination_loop/DFT_TD_DSPs[3].DFT_TD_DSP/PoutIs_reg[40]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                           0.308    
  -------------------------------------------------------------------
                         slack                                  0.792    

Slack (MET) :             0.811ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWiddle1/TW2out2_reg[71]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.925ns  (logic 0.184ns (19.885%)  route 0.741ns (80.115%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    -0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.631    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.732 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.243    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  CLOCK/inst/clkout1_buf/O
                         net (fo=14876, routed)       0.559    -0.658    Series_recombination_loop/clk_sys
    SLICE_X31Y61         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.517 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=7, routed)           0.290    -0.227    Series_recombination_loop/FFT_RESETs
    SLICE_X34Y59         LUT2 (Prop_lut2_I1_O)        0.043    -0.184 f  Series_recombination_loop/TWout1[143]_i_1/O
                         net (fo=1216, routed)        0.451     0.267    TWiddle1/Twiddleout_reg[143]_0
    SLICE_X31Y47         FDCE                                         f  TWiddle1/TW2out2_reg[71]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.860    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.286 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.752    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.723 r  CLOCK/inst/clkout1_buf/O
                         net (fo=14876, routed)       0.833    -0.890    TWiddle1/clk_sys
    SLICE_X31Y47         FDCE                                         r  TWiddle1/TW2out2_reg[71]/C
                         clock pessimism              0.506    -0.384    
    SLICE_X31Y47         FDCE (Remov_fdce_C_CLR)     -0.160    -0.544    TWiddle1/TW2out2_reg[71]
  -------------------------------------------------------------------
                         required time                          0.544    
                         arrival time                           0.267    
  -------------------------------------------------------------------
                         slack                                  0.811    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            inputs/start_count_reg[0]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.973ns  (logic 0.000ns (0.000%)  route 0.973ns (100.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=7846, unset)         0.973     0.973    inputs/rst
    SLICE_X41Y35         LDCE                                         f  inputs/start_count_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            inputs/start_count_reg[0]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=7846, unset)         0.410     0.410    inputs/rst
    SLICE_X41Y35         LDCE                                         f  inputs/start_count_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_sys_clk_wiz_0
  To Clock:  

Max Delay           746 Endpoints
Min Delay           746 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inputs/mic_clock_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIC_clock
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.457ns  (logic 0.484ns (33.219%)  route 0.973ns (66.781%))
  Logic Levels:           0  
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 f  clk_100M (IN)
                         net (fo=0)                   0.000     5.000    CLOCK/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.962     5.962 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.195    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965     0.230 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     1.897    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     1.993 f  CLOCK/inst/clkout1_buf/O
                         net (fo=14876, routed)       1.638     3.631    inputs/clk_sys
    SLICE_X2Y3           FDCE                                         r  inputs/mic_clock_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y3           FDCE (Prop_fdce_C_Q)         0.484     4.115 r  inputs/mic_clock_reg/Q
                         net (fo=3, unset)            0.973     5.088    MIC_clock
                                                                      r  MIC_clock (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/DFT_TD_DSPs[5].DFT_TD_DSP/FFT_outI2_reg[42]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outI[214]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.429ns  (logic 0.456ns (31.910%)  route 0.973ns (68.090%))
  Logic Levels:           0  
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.195    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.770 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.103    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.007 r  CLOCK/inst/clkout1_buf/O
                         net (fo=14876, routed)       1.739    -1.268    Series_recombination_loop/DFT_TD_DSPs[5].DFT_TD_DSP/clk_sys
    SLICE_X55Y100        FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[5].DFT_TD_DSP/FFT_outI2_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y100        FDCE (Prop_fdce_C_Q)         0.456    -0.812 r  Series_recombination_loop/DFT_TD_DSPs[5].DFT_TD_DSP/FFT_outI2_reg[42]/Q
                         net (fo=0)                   0.973     0.161    outI[214]
                                                                      r  outI[214] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/DFT_TD_DSPs[5].DFT_TD_DSP/FFT_outR2_reg[41]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outR[213]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.429ns  (logic 0.456ns (31.910%)  route 0.973ns (68.090%))
  Logic Levels:           0  
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.195    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.770 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.103    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.007 r  CLOCK/inst/clkout1_buf/O
                         net (fo=14876, routed)       1.736    -1.271    Series_recombination_loop/DFT_TD_DSPs[5].DFT_TD_DSP/clk_sys
    SLICE_X41Y100        FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[5].DFT_TD_DSP/FFT_outR2_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y100        FDCE (Prop_fdce_C_Q)         0.456    -0.815 r  Series_recombination_loop/DFT_TD_DSPs[5].DFT_TD_DSP/FFT_outR2_reg[41]/Q
                         net (fo=0)                   0.973     0.158    outR[213]
                                                                      r  outR[213] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/DFT_TD_DSPs[5].DFT_TD_DSP/FFT_outR2_reg[42]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outR[214]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.429ns  (logic 0.456ns (31.910%)  route 0.973ns (68.090%))
  Logic Levels:           0  
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.195    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.770 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.103    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.007 r  CLOCK/inst/clkout1_buf/O
                         net (fo=14876, routed)       1.736    -1.271    Series_recombination_loop/DFT_TD_DSPs[5].DFT_TD_DSP/clk_sys
    SLICE_X41Y100        FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[5].DFT_TD_DSP/FFT_outR2_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y100        FDCE (Prop_fdce_C_Q)         0.456    -0.815 r  Series_recombination_loop/DFT_TD_DSPs[5].DFT_TD_DSP/FFT_outR2_reg[42]/Q
                         net (fo=0)                   0.973     0.158    outR[214]
                                                                      r  outR[214] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/DFT_TD_DSPs[6].DFT_TD_DSP/FFT_outI2_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outI[243]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.392ns  (logic 0.419ns (30.101%)  route 0.973ns (69.899%))
  Logic Levels:           0  
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.195    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.770 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.103    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.007 r  CLOCK/inst/clkout1_buf/O
                         net (fo=14876, routed)       1.742    -1.265    Series_recombination_loop/DFT_TD_DSPs[6].DFT_TD_DSP/clk_sys
    SLICE_X11Y100        FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[6].DFT_TD_DSP/FFT_outI2_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y100        FDCE (Prop_fdce_C_Q)         0.419    -0.846 r  Series_recombination_loop/DFT_TD_DSPs[6].DFT_TD_DSP/FFT_outI2_reg[28]/Q
                         net (fo=0)                   0.973     0.127    outI[243]
                                                                      r  outI[243] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/DFT_TD_DSPs[6].DFT_TD_DSP/FFT_outI2_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outI[244]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.392ns  (logic 0.419ns (30.101%)  route 0.973ns (69.899%))
  Logic Levels:           0  
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.195    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.770 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.103    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.007 r  CLOCK/inst/clkout1_buf/O
                         net (fo=14876, routed)       1.742    -1.265    Series_recombination_loop/DFT_TD_DSPs[6].DFT_TD_DSP/clk_sys
    SLICE_X11Y100        FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[6].DFT_TD_DSP/FFT_outI2_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y100        FDCE (Prop_fdce_C_Q)         0.419    -0.846 r  Series_recombination_loop/DFT_TD_DSPs[6].DFT_TD_DSP/FFT_outI2_reg[29]/Q
                         net (fo=0)                   0.973     0.127    outI[244]
                                                                      r  outI[244] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/DFT_TD_DSPs[6].DFT_TD_DSP/FFT_outI2_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outI[245]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.392ns  (logic 0.419ns (30.101%)  route 0.973ns (69.899%))
  Logic Levels:           0  
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.195    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.770 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.103    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.007 r  CLOCK/inst/clkout1_buf/O
                         net (fo=14876, routed)       1.742    -1.265    Series_recombination_loop/DFT_TD_DSPs[6].DFT_TD_DSP/clk_sys
    SLICE_X11Y100        FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[6].DFT_TD_DSP/FFT_outI2_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y100        FDCE (Prop_fdce_C_Q)         0.419    -0.846 r  Series_recombination_loop/DFT_TD_DSPs[6].DFT_TD_DSP/FFT_outI2_reg[30]/Q
                         net (fo=0)                   0.973     0.127    outI[245]
                                                                      r  outI[245] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/DFT_TD_DSPs[6].DFT_TD_DSP/FFT_outI2_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outI[246]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.392ns  (logic 0.419ns (30.101%)  route 0.973ns (69.899%))
  Logic Levels:           0  
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.195    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.770 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.103    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.007 r  CLOCK/inst/clkout1_buf/O
                         net (fo=14876, routed)       1.742    -1.265    Series_recombination_loop/DFT_TD_DSPs[6].DFT_TD_DSP/clk_sys
    SLICE_X11Y100        FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[6].DFT_TD_DSP/FFT_outI2_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y100        FDCE (Prop_fdce_C_Q)         0.419    -0.846 r  Series_recombination_loop/DFT_TD_DSPs[6].DFT_TD_DSP/FFT_outI2_reg[31]/Q
                         net (fo=0)                   0.973     0.127    outI[246]
                                                                      r  outI[246] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/DFT_TD_DSPs[6].DFT_TD_DSP/FFT_outI2_reg[32]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outI[247]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.392ns  (logic 0.419ns (30.101%)  route 0.973ns (69.899%))
  Logic Levels:           0  
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.195    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.770 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.103    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.007 r  CLOCK/inst/clkout1_buf/O
                         net (fo=14876, routed)       1.742    -1.265    Series_recombination_loop/DFT_TD_DSPs[6].DFT_TD_DSP/clk_sys
    SLICE_X11Y101        FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[6].DFT_TD_DSP/FFT_outI2_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y101        FDCE (Prop_fdce_C_Q)         0.419    -0.846 r  Series_recombination_loop/DFT_TD_DSPs[6].DFT_TD_DSP/FFT_outI2_reg[32]/Q
                         net (fo=0)                   0.973     0.127    outI[247]
                                                                      r  outI[247] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/DFT_TD_DSPs[6].DFT_TD_DSP/FFT_outI2_reg[33]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outI[248]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.392ns  (logic 0.419ns (30.101%)  route 0.973ns (69.899%))
  Logic Levels:           0  
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.195    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.770 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.103    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.007 r  CLOCK/inst/clkout1_buf/O
                         net (fo=14876, routed)       1.742    -1.265    Series_recombination_loop/DFT_TD_DSPs[6].DFT_TD_DSP/clk_sys
    SLICE_X11Y101        FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[6].DFT_TD_DSP/FFT_outI2_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y101        FDCE (Prop_fdce_C_Q)         0.419    -0.846 r  Series_recombination_loop/DFT_TD_DSPs[6].DFT_TD_DSP/FFT_outI2_reg[33]/Q
                         net (fo=0)                   0.973     0.127    outI[248]
                                                                      r  outI[248] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Series_recombination_loop/DFT_TD_DSPs[5].DFT_TD_DSP/order_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            order_out[4][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.261ns  (logic 0.337ns (26.717%)  route 0.924ns (73.283%))
  Logic Levels:           0  
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.828     0.828 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.990    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -5.231 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.644    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.553 r  CLOCK/inst/clkout1_buf/O
                         net (fo=14876, routed)       1.420    -2.134    Series_recombination_loop/DFT_TD_DSPs[5].DFT_TD_DSP/clk_sys
    SLICE_X37Y76         FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[5].DFT_TD_DSP/order_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y76         FDRE (Prop_fdre_C_Q)         0.337    -1.797 r  Series_recombination_loop/DFT_TD_DSPs[5].DFT_TD_DSP/order_out_reg[2]/Q
                         net (fo=0)                   0.924    -0.872    order_out[4][2]
                                                                      r  order_out[4][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/DFT_TD_DSPs[5].DFT_TD_DSP/order_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            order_out[4][4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.261ns  (logic 0.337ns (26.717%)  route 0.924ns (73.283%))
  Logic Levels:           0  
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.828     0.828 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.990    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -5.231 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.644    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.553 r  CLOCK/inst/clkout1_buf/O
                         net (fo=14876, routed)       1.420    -2.134    Series_recombination_loop/DFT_TD_DSPs[5].DFT_TD_DSP/clk_sys
    SLICE_X37Y76         FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[5].DFT_TD_DSP/order_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y76         FDRE (Prop_fdre_C_Q)         0.337    -1.797 r  Series_recombination_loop/DFT_TD_DSPs[5].DFT_TD_DSP/order_out_reg[4]/Q
                         net (fo=0)                   0.924    -0.872    order_out[4][4]
                                                                      r  order_out[4][4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/DFT_TD_DSPs[5].DFT_TD_DSP/order_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            order_out[4][6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.261ns  (logic 0.337ns (26.717%)  route 0.924ns (73.283%))
  Logic Levels:           0  
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.828     0.828 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.990    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -5.231 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.644    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.553 r  CLOCK/inst/clkout1_buf/O
                         net (fo=14876, routed)       1.420    -2.134    Series_recombination_loop/DFT_TD_DSPs[5].DFT_TD_DSP/clk_sys
    SLICE_X37Y76         FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[5].DFT_TD_DSP/order_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y76         FDRE (Prop_fdre_C_Q)         0.337    -1.797 r  Series_recombination_loop/DFT_TD_DSPs[5].DFT_TD_DSP/order_out_reg[6]/Q
                         net (fo=0)                   0.924    -0.872    order_out[4][6]
                                                                      r  order_out[4][6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/DFT_TD_DSPs[6].DFT_TD_DSP/order_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            order_out[5][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.261ns  (logic 0.337ns (26.717%)  route 0.924ns (73.283%))
  Logic Levels:           0  
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.828     0.828 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.990    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -5.231 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.644    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.553 r  CLOCK/inst/clkout1_buf/O
                         net (fo=14876, routed)       1.420    -2.134    Series_recombination_loop/DFT_TD_DSPs[6].DFT_TD_DSP/clk_sys
    SLICE_X31Y76         FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[6].DFT_TD_DSP/order_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y76         FDRE (Prop_fdre_C_Q)         0.337    -1.797 r  Series_recombination_loop/DFT_TD_DSPs[6].DFT_TD_DSP/order_out_reg[2]/Q
                         net (fo=0)                   0.924    -0.872    order_out[5][2]
                                                                      r  order_out[5][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/DFT_TD_DSPs[6].DFT_TD_DSP/order_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            order_out[5][4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.261ns  (logic 0.337ns (26.717%)  route 0.924ns (73.283%))
  Logic Levels:           0  
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.828     0.828 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.990    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -5.231 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.644    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.553 r  CLOCK/inst/clkout1_buf/O
                         net (fo=14876, routed)       1.420    -2.134    Series_recombination_loop/DFT_TD_DSPs[6].DFT_TD_DSP/clk_sys
    SLICE_X31Y76         FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[6].DFT_TD_DSP/order_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y76         FDRE (Prop_fdre_C_Q)         0.337    -1.797 r  Series_recombination_loop/DFT_TD_DSPs[6].DFT_TD_DSP/order_out_reg[4]/Q
                         net (fo=0)                   0.924    -0.872    order_out[5][4]
                                                                      r  order_out[5][4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/DFT_TD_DSPs[6].DFT_TD_DSP/order_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            order_out[5][6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.261ns  (logic 0.337ns (26.717%)  route 0.924ns (73.283%))
  Logic Levels:           0  
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.828     0.828 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.990    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -5.231 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.644    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.553 r  CLOCK/inst/clkout1_buf/O
                         net (fo=14876, routed)       1.420    -2.134    Series_recombination_loop/DFT_TD_DSPs[6].DFT_TD_DSP/clk_sys
    SLICE_X31Y76         FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[6].DFT_TD_DSP/order_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y76         FDRE (Prop_fdre_C_Q)         0.337    -1.797 r  Series_recombination_loop/DFT_TD_DSPs[6].DFT_TD_DSP/order_out_reg[6]/Q
                         net (fo=0)                   0.924    -0.872    order_out[5][6]
                                                                      r  order_out[5][6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/DFT_TD_DSPs[8].DFT_TD_DSP/order_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            order_out[7][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.261ns  (logic 0.337ns (26.717%)  route 0.924ns (73.283%))
  Logic Levels:           0  
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.828     0.828 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.990    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -5.231 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.644    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.553 r  CLOCK/inst/clkout1_buf/O
                         net (fo=14876, routed)       1.424    -2.130    Series_recombination_loop/DFT_TD_DSPs[8].DFT_TD_DSP/clk_sys
    SLICE_X45Y72         FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[8].DFT_TD_DSP/order_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y72         FDRE (Prop_fdre_C_Q)         0.337    -1.793 r  Series_recombination_loop/DFT_TD_DSPs[8].DFT_TD_DSP/order_out_reg[2]/Q
                         net (fo=0)                   0.924    -0.868    order_out[7][2]
                                                                      r  order_out[7][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/DFT_TD_DSPs[8].DFT_TD_DSP/order_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            order_out[7][4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.261ns  (logic 0.337ns (26.717%)  route 0.924ns (73.283%))
  Logic Levels:           0  
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.828     0.828 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.990    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -5.231 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.644    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.553 r  CLOCK/inst/clkout1_buf/O
                         net (fo=14876, routed)       1.424    -2.130    Series_recombination_loop/DFT_TD_DSPs[8].DFT_TD_DSP/clk_sys
    SLICE_X45Y72         FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[8].DFT_TD_DSP/order_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y72         FDRE (Prop_fdre_C_Q)         0.337    -1.793 r  Series_recombination_loop/DFT_TD_DSPs[8].DFT_TD_DSP/order_out_reg[4]/Q
                         net (fo=0)                   0.924    -0.868    order_out[7][4]
                                                                      r  order_out[7][4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/DFT_TD_DSPs[8].DFT_TD_DSP/order_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            order_out[7][6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.261ns  (logic 0.337ns (26.717%)  route 0.924ns (73.283%))
  Logic Levels:           0  
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.828     0.828 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.990    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -5.231 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.644    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.553 r  CLOCK/inst/clkout1_buf/O
                         net (fo=14876, routed)       1.424    -2.130    Series_recombination_loop/DFT_TD_DSPs[8].DFT_TD_DSP/clk_sys
    SLICE_X45Y72         FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[8].DFT_TD_DSP/order_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y72         FDRE (Prop_fdre_C_Q)         0.337    -1.793 r  Series_recombination_loop/DFT_TD_DSPs[8].DFT_TD_DSP/order_out_reg[6]/Q
                         net (fo=0)                   0.924    -0.868    order_out[7][6]
                                                                      r  order_out[7][6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/DFT_TD_DSPs[3].DFT_TD_DSP/order_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            order_out[2][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.261ns  (logic 0.337ns (26.717%)  route 0.924ns (73.283%))
  Logic Levels:           0  
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.828     0.828 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.990    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -5.231 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.644    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.553 r  CLOCK/inst/clkout1_buf/O
                         net (fo=14876, routed)       1.429    -2.125    Series_recombination_loop/DFT_TD_DSPs[3].DFT_TD_DSP/clk_sys
    SLICE_X39Y65         FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[3].DFT_TD_DSP/order_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDRE (Prop_fdre_C_Q)         0.337    -1.788 r  Series_recombination_loop/DFT_TD_DSPs[3].DFT_TD_DSP/order_out_reg[2]/Q
                         net (fo=0)                   0.924    -0.863    order_out[2][2]
                                                                      r  order_out[2][2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLOCK/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.378ns  (logic 0.029ns (2.104%)  route 1.349ns (97.896%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 f  clk_100M (IN)
                         net (fo=0)                   0.000     5.000    CLOCK/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.380     5.380 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.860    CLOCK/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.145     2.714 f  CLOCK/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.534     3.248    CLOCK/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.277 f  CLOCK/inst/clkf_buf/O
                         net (fo=1, routed)           0.816     4.093    CLOCK/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  CLOCK/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLOCK/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 0.091ns (2.904%)  route 3.042ns (97.096%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.828     0.828 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.990    CLOCK/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.221    -5.231 r  CLOCK/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.587    -3.644    CLOCK/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.553 r  CLOCK/inst/clkf_buf/O
                         net (fo=1, routed)           1.455    -2.098    CLOCK/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  CLOCK/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_sys_clk_wiz_0

Max Delay         13992 Endpoints
Min Delay         13992 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Series_recombination_loop/DFT_TD_DSPs[3].DFT_TD_DSP/A1_S_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.839ns  (logic 0.124ns (1.144%)  route 10.715ns (98.856%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.123ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=7846, unset)         0.973     0.973    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/rst
    SLICE_X2Y99          LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/A1_S[40]_i_1/O
                         net (fo=641, routed)         9.742    10.839    Series_recombination_loop/DFT_TD_DSPs[3].DFT_TD_DSP/A1_S_reg[0]_0[0]
    SLICE_X44Y66         FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[3].DFT_TD_DSP/A1_S_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.828     0.828 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.990    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -5.231 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.644    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.553 r  CLOCK/inst/clkout1_buf/O
                         net (fo=14876, routed)       1.431    -2.123    Series_recombination_loop/DFT_TD_DSPs[3].DFT_TD_DSP/clk_sys
    SLICE_X44Y66         FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[3].DFT_TD_DSP/A1_S_reg[29]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Series_recombination_loop/DFT_TD_DSPs[3].DFT_TD_DSP/A1_S_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.839ns  (logic 0.124ns (1.144%)  route 10.715ns (98.856%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.123ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=7846, unset)         0.973     0.973    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/rst
    SLICE_X2Y99          LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/A1_S[40]_i_1/O
                         net (fo=641, routed)         9.742    10.839    Series_recombination_loop/DFT_TD_DSPs[3].DFT_TD_DSP/A1_S_reg[0]_0[0]
    SLICE_X44Y66         FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[3].DFT_TD_DSP/A1_S_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.828     0.828 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.990    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -5.231 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.644    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.553 r  CLOCK/inst/clkout1_buf/O
                         net (fo=14876, routed)       1.431    -2.123    Series_recombination_loop/DFT_TD_DSPs[3].DFT_TD_DSP/clk_sys
    SLICE_X44Y66         FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[3].DFT_TD_DSP/A1_S_reg[30]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Series_recombination_loop/DFT_TD_DSPs[3].DFT_TD_DSP/A1_S_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.839ns  (logic 0.124ns (1.144%)  route 10.715ns (98.856%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.123ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=7846, unset)         0.973     0.973    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/rst
    SLICE_X2Y99          LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/A1_S[40]_i_1/O
                         net (fo=641, routed)         9.742    10.839    Series_recombination_loop/DFT_TD_DSPs[3].DFT_TD_DSP/A1_S_reg[0]_0[0]
    SLICE_X44Y66         FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[3].DFT_TD_DSP/A1_S_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.828     0.828 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.990    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -5.231 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.644    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.553 r  CLOCK/inst/clkout1_buf/O
                         net (fo=14876, routed)       1.431    -2.123    Series_recombination_loop/DFT_TD_DSPs[3].DFT_TD_DSP/clk_sys
    SLICE_X44Y66         FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[3].DFT_TD_DSP/A1_S_reg[31]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Series_recombination_loop/DFT_TD_DSPs[3].DFT_TD_DSP/A1_S_reg[32]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.839ns  (logic 0.124ns (1.144%)  route 10.715ns (98.856%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.123ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=7846, unset)         0.973     0.973    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/rst
    SLICE_X2Y99          LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/A1_S[40]_i_1/O
                         net (fo=641, routed)         9.742    10.839    Series_recombination_loop/DFT_TD_DSPs[3].DFT_TD_DSP/A1_S_reg[0]_0[0]
    SLICE_X44Y66         FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[3].DFT_TD_DSP/A1_S_reg[32]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.828     0.828 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.990    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -5.231 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.644    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.553 r  CLOCK/inst/clkout1_buf/O
                         net (fo=14876, routed)       1.431    -2.123    Series_recombination_loop/DFT_TD_DSPs[3].DFT_TD_DSP/clk_sys
    SLICE_X44Y66         FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[3].DFT_TD_DSP/A1_S_reg[32]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Series_recombination_loop/DFT_TD_DSPs[3].DFT_TD_DSP/A1_S_reg[40]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.839ns  (logic 0.124ns (1.144%)  route 10.715ns (98.856%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.123ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=7846, unset)         0.973     0.973    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/rst
    SLICE_X2Y99          LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/A1_S[40]_i_1/O
                         net (fo=641, routed)         9.742    10.839    Series_recombination_loop/DFT_TD_DSPs[3].DFT_TD_DSP/A1_S_reg[0]_0[0]
    SLICE_X44Y66         FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[3].DFT_TD_DSP/A1_S_reg[40]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.828     0.828 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.990    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -5.231 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.644    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.553 r  CLOCK/inst/clkout1_buf/O
                         net (fo=14876, routed)       1.431    -2.123    Series_recombination_loop/DFT_TD_DSPs[3].DFT_TD_DSP/clk_sys
    SLICE_X44Y66         FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[3].DFT_TD_DSP/A1_S_reg[40]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Series_recombination_loop/DFT_TD_DSPs[3].DFT_TD_DSP/A1_S_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.774ns  (logic 0.124ns (1.151%)  route 10.650ns (98.849%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.121ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=7846, unset)         0.973     0.973    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/rst
    SLICE_X2Y99          LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/A1_S[40]_i_1/O
                         net (fo=641, routed)         9.677    10.774    Series_recombination_loop/DFT_TD_DSPs[3].DFT_TD_DSP/A1_S_reg[0]_0[0]
    SLICE_X44Y63         FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[3].DFT_TD_DSP/A1_S_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.828     0.828 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.990    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -5.231 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.644    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.553 r  CLOCK/inst/clkout1_buf/O
                         net (fo=14876, routed)       1.433    -2.121    Series_recombination_loop/DFT_TD_DSPs[3].DFT_TD_DSP/clk_sys
    SLICE_X44Y63         FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[3].DFT_TD_DSP/A1_S_reg[23]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Series_recombination_loop/DFT_TD_DSPs[3].DFT_TD_DSP/A1_S_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.774ns  (logic 0.124ns (1.151%)  route 10.650ns (98.849%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.121ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=7846, unset)         0.973     0.973    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/rst
    SLICE_X2Y99          LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/A1_S[40]_i_1/O
                         net (fo=641, routed)         9.677    10.774    Series_recombination_loop/DFT_TD_DSPs[3].DFT_TD_DSP/A1_S_reg[0]_0[0]
    SLICE_X44Y63         FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[3].DFT_TD_DSP/A1_S_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.828     0.828 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.990    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -5.231 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.644    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.553 r  CLOCK/inst/clkout1_buf/O
                         net (fo=14876, routed)       1.433    -2.121    Series_recombination_loop/DFT_TD_DSPs[3].DFT_TD_DSP/clk_sys
    SLICE_X44Y63         FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[3].DFT_TD_DSP/A1_S_reg[24]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Series_recombination_loop/DFT_TD_DSPs[3].DFT_TD_DSP/A1_S_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.774ns  (logic 0.124ns (1.151%)  route 10.650ns (98.849%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.121ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=7846, unset)         0.973     0.973    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/rst
    SLICE_X2Y99          LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/A1_S[40]_i_1/O
                         net (fo=641, routed)         9.677    10.774    Series_recombination_loop/DFT_TD_DSPs[3].DFT_TD_DSP/A1_S_reg[0]_0[0]
    SLICE_X44Y63         FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[3].DFT_TD_DSP/A1_S_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.828     0.828 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.990    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -5.231 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.644    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.553 r  CLOCK/inst/clkout1_buf/O
                         net (fo=14876, routed)       1.433    -2.121    Series_recombination_loop/DFT_TD_DSPs[3].DFT_TD_DSP/clk_sys
    SLICE_X44Y63         FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[3].DFT_TD_DSP/A1_S_reg[25]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Series_recombination_loop/DFT_TD_DSPs[3].DFT_TD_DSP/A1_S_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.774ns  (logic 0.124ns (1.151%)  route 10.650ns (98.849%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.121ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=7846, unset)         0.973     0.973    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/rst
    SLICE_X2Y99          LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/A1_S[40]_i_1/O
                         net (fo=641, routed)         9.677    10.774    Series_recombination_loop/DFT_TD_DSPs[3].DFT_TD_DSP/A1_S_reg[0]_0[0]
    SLICE_X44Y63         FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[3].DFT_TD_DSP/A1_S_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.828     0.828 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.990    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -5.231 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.644    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.553 r  CLOCK/inst/clkout1_buf/O
                         net (fo=14876, routed)       1.433    -2.121    Series_recombination_loop/DFT_TD_DSPs[3].DFT_TD_DSP/clk_sys
    SLICE_X44Y63         FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[3].DFT_TD_DSP/A1_S_reg[26]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Series_recombination_loop/DFT_TD_DSPs[4].DFT_TD_DSP/A1_S_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.476ns  (logic 0.124ns (1.184%)  route 10.352ns (98.816%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.105ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=7846, unset)         0.973     0.973    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/rst
    SLICE_X2Y99          LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/A1_S[40]_i_1/O
                         net (fo=641, routed)         9.379    10.476    Series_recombination_loop/DFT_TD_DSPs[4].DFT_TD_DSP/B1_S_reg[0]_0[0]
    SLICE_X46Y46         FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[4].DFT_TD_DSP/A1_S_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.828     0.828 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.990    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -5.231 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.644    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.553 r  CLOCK/inst/clkout1_buf/O
                         net (fo=14876, routed)       1.448    -2.105    Series_recombination_loop/DFT_TD_DSPs[4].DFT_TD_DSP/clk_sys
    SLICE_X46Y46         FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[4].DFT_TD_DSP/A1_S_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[0]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.857ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=7846, unset)         0.410     0.410    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/rst
    SLICE_X2Y43          FDCE                                         f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.860    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.286 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.752    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.723 r  CLOCK/inst/clkout1_buf/O
                         net (fo=14876, routed)       0.866    -0.857    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X2Y43          FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[10]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.857ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=7846, unset)         0.410     0.410    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/rst
    SLICE_X2Y45          FDCE                                         f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.860    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.286 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.752    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.723 r  CLOCK/inst/clkout1_buf/O
                         net (fo=14876, routed)       0.866    -0.857    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X2Y45          FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[11]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.857ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=7846, unset)         0.410     0.410    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/rst
    SLICE_X2Y45          FDCE                                         f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.860    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.286 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.752    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.723 r  CLOCK/inst/clkout1_buf/O
                         net (fo=14876, routed)       0.866    -0.857    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X2Y45          FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[11]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[12]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.857ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=7846, unset)         0.410     0.410    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/rst
    SLICE_X2Y46          FDCE                                         f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.860    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.286 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.752    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.723 r  CLOCK/inst/clkout1_buf/O
                         net (fo=14876, routed)       0.866    -0.857    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X2Y46          FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[12]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[13]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.857ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=7846, unset)         0.410     0.410    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/rst
    SLICE_X2Y46          FDCE                                         f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.860    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.286 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.752    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.723 r  CLOCK/inst/clkout1_buf/O
                         net (fo=14876, routed)       0.866    -0.857    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X2Y46          FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[13]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[14]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.857ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=7846, unset)         0.410     0.410    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/rst
    SLICE_X2Y46          FDCE                                         f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.860    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.286 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.752    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.723 r  CLOCK/inst/clkout1_buf/O
                         net (fo=14876, routed)       0.866    -0.857    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X2Y46          FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[14]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[15]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.857ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=7846, unset)         0.410     0.410    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/rst
    SLICE_X2Y46          FDCE                                         f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.860    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.286 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.752    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.723 r  CLOCK/inst/clkout1_buf/O
                         net (fo=14876, routed)       0.866    -0.857    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X2Y46          FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[15]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[16]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.856ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=7846, unset)         0.410     0.410    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/rst
    SLICE_X2Y47          FDCE                                         f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.860    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.286 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.752    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.723 r  CLOCK/inst/clkout1_buf/O
                         net (fo=14876, routed)       0.867    -0.856    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X2Y47          FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[16]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[17]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.856ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=7846, unset)         0.410     0.410    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/rst
    SLICE_X2Y47          FDCE                                         f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.860    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.286 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.752    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.723 r  CLOCK/inst/clkout1_buf/O
                         net (fo=14876, routed)       0.867    -0.856    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X2Y47          FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[17]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[18]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.856ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=7846, unset)         0.410     0.410    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/rst
    SLICE_X2Y47          FDCE                                         f  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.860    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.286 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.752    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.723 r  CLOCK/inst/clkout1_buf/O
                         net (fo=14876, routed)       0.867    -0.856    Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/clk_sys
    SLICE_X2Y47          FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/FFT_outI2_reg[18]/C





