{
  "module_name": "max98388.h",
  "hash_id": "1061d5d1cc2b1804ba8845afa03dab11bea2bd92027d9184c2c874a84c5530eb",
  "original_prompt": "Ingested from linux-6.6.14/sound/soc/codecs/max98388.h",
  "human_readable_source": " \n \n\n#ifndef _MAX98388_H\n#define _MAX98388_H\n\n \n#define MAX98388_R2000_SW_RESET\t\t\t0x2000\n#define MAX98388_R2001_INT_RAW1\t\t\t0x2001\n#define MAX98388_R2002_INT_RAW2\t\t\t0x2002\n#define MAX98388_R2004_INT_STATE1\t\t0x2004\n#define MAX98388_R2005_INT_STATE2\t\t0x2005\n \n#define MAX98388_R2020_THERM_WARN_THRESH\t0x2020\n \n#define MAX98388_R2031_SPK_MON_THRESH\t\t0x2031\n#define MAX98388_R2032_SPK_MON_LD_SEL\t\t0x2032\n#define MAX98388_R2033_SPK_MON_DURATION\t\t0x2033\n#define MAX98388_R2037_ERR_MON_CTRL\t\t0x2037\n \n#define MAX98388_R2040_PCM_MODE_CFG\t\t0x2040\n#define MAX98388_R2041_PCM_CLK_SETUP\t\t0x2041\n#define MAX98388_R2042_PCM_SR_SETUP\t\t0x2042\n#define MAX98388_R2044_PCM_TX_CTRL1\t\t0x2044\n#define MAX98388_R2045_PCM_TX_CTRL2\t\t0x2045\n#define MAX98388_R2050_PCM_TX_HIZ_CTRL1\t\t0x2050\n#define MAX98388_R2051_PCM_TX_HIZ_CTRL2\t\t0x2051\n#define MAX98388_R2052_PCM_TX_HIZ_CTRL3\t\t0x2052\n#define MAX98388_R2053_PCM_TX_HIZ_CTRL4\t\t0x2053\n#define MAX98388_R2054_PCM_TX_HIZ_CTRL5\t\t0x2054\n#define MAX98388_R2055_PCM_TX_HIZ_CTRL6\t\t0x2055\n#define MAX98388_R2056_PCM_TX_HIZ_CTRL7\t\t0x2056\n#define MAX98388_R2057_PCM_TX_HIZ_CTRL8\t\t0x2057\n#define MAX98388_R2058_PCM_RX_SRC1\t\t0x2058\n#define MAX98388_R2059_PCM_RX_SRC2\t\t0x2059\n#define MAX98388_R205C_PCM_TX_DRIVE_STRENGTH\t0x205C\n#define MAX98388_R205D_PCM_TX_SRC_EN\t\t0x205D\n#define MAX98388_R205E_PCM_RX_EN\t\t0x205E\n#define MAX98388_R205F_PCM_TX_EN\t\t0x205F\n \n#define MAX98388_R2090_SPK_CH_VOL_CTRL\t\t0x2090\n#define MAX98388_R2091_SPK_CH_CFG\t\t0x2091\n#define MAX98388_R2092_SPK_AMP_OUT_CFG\t\t0x2092\n#define MAX98388_R2093_SPK_AMP_SSM_CFG\t\t0x2093\n#define MAX98388_R2094_SPK_AMP_ER_CTRL\t\t0x2094\n#define MAX98388_R209E_SPK_CH_PINK_NOISE_EN\t0x209E\n#define MAX98388_R209F_SPK_CH_AMP_EN\t\t0x209F\n#define MAX98388_R20A0_IV_DATA_DSP_CTRL\t\t0x20A0\n#define MAX98388_R20A7_IV_DATA_EN\t\t0x20A7\n#define MAX98388_R20E0_BP_ALC_THRESH\t\t0x20E0\n#define MAX98388_R20E1_BP_ALC_RATES\t\t0x20E1\n#define MAX98388_R20E2_BP_ALC_ATTEN\t\t0x20E2\n#define MAX98388_R20E3_BP_ALC_REL\t\t0x20E3\n#define MAX98388_R20E4_BP_ALC_MUTE\t\t0x20E4\n#define MAX98388_R20EE_BP_INF_HOLD_REL\t\t0x20EE\n#define MAX98388_R20EF_BP_ALC_EN\t\t0x20EF\n#define MAX98388_R210E_AUTO_RESTART\t\t0x210E\n#define MAX98388_R210F_GLOBAL_EN\t\t0x210F\n#define MAX98388_R22FF_REV_ID\t\t\t0x22FF\n\n \n#define MAX98388_SOFT_RESET\t\t\t(0x1 << 0)\n\n \n#define MAX98388_THERM_SHDN_THRESH_SHIFT\t(0)\n#define MAX98388_THERM_WARN_THRESH_SHIFT\t(2)\n\n \n#define MAX98388_PCM_TX_CH_SRC_A_V_SHIFT\t(0)\n#define MAX98388_PCM_TX_CH_SRC_A_I_SHIFT\t(4)\n\n \n#define MAX98388_PCM_MODE_CFG_FORMAT_MASK\t(0x7 << 3)\n#define MAX98388_PCM_MODE_CFG_FORMAT_SHIFT\t(3)\n#define MAX98388_PCM_TX_CH_INTERLEAVE_MASK\t(0x1 << 2)\n#define MAX98388_PCM_FORMAT_I2S\t\t\t(0x0 << 0)\n#define MAX98388_PCM_FORMAT_LJ\t\t\t(0x1 << 0)\n#define MAX98388_PCM_FORMAT_TDM_MODE0\t\t(0x3 << 0)\n#define MAX98388_PCM_FORMAT_TDM_MODE1\t\t(0x4 << 0)\n#define MAX98388_PCM_FORMAT_TDM_MODE2\t\t(0x5 << 0)\n#define MAX98388_PCM_MODE_CFG_CHANSZ_MASK\t(0x3 << 6)\n#define MAX98388_PCM_MODE_CFG_CHANSZ_16\t\t(0x1 << 6)\n#define MAX98388_PCM_MODE_CFG_CHANSZ_24\t\t(0x2 << 6)\n#define MAX98388_PCM_MODE_CFG_CHANSZ_32\t\t(0x3 << 6)\n\n \n#define MAX98388_SPKMON_THRESH_SHIFT\t\t(0)\n\n \n#define MAX98388_SPKMON_LOAD_SHIFT\t\t(0)\n\n \n#define MAX98388_SPKMON_DURATION_SHIFT\t\t(0)\n\n \n#define MAX98388_CLOCK_MON_SHIFT\t\t(0)\n#define MAX98388_SPK_MON_SHIFT\t\t\t(1)\n\n \n#define MAX98388_SPK_DIGI_GAIN_MASK\t\t(0xF << 4)\n#define MAX98388_SPK_DIGI_GAIN_SHIFT\t\t(4)\n#define MAX98388_FS_GAIN_MAX_MASK\t\t(0xF << 0)\n#define MAX98388_FS_GAIN_MAX_SHIFT\t\t(0)\n\n \n#define MAX98388_PCM_MODE_CFG_PCM_BCLKEDGE\t(0x1 << 4)\n#define MAX98388_PCM_CLK_SETUP_BSEL_MASK\t(0xF << 0)\n\n \n#define MAX98388_PCM_SR_MASK\t\t\t(0xF << 0)\n#define MAX98388_PCM_SR_IV_MASK\t\t\t(0xF << 4)\n#define MAX98388_PCM_SR_IV_SHIFT\t\t\t(4)\n#define MAX98388_PCM_SR_8000\t\t\t(0x0 << 0)\n#define MAX98388_PCM_SR_11025\t\t\t(0x1 << 0)\n#define MAX98388_PCM_SR_12000\t\t\t(0x2 << 0)\n#define MAX98388_PCM_SR_16000\t\t\t(0x3 << 0)\n#define MAX98388_PCM_SR_22050\t\t\t(0x4 << 0)\n#define MAX98388_PCM_SR_24000\t\t\t(0x5 << 0)\n#define MAX98388_PCM_SR_32000\t\t\t(0x6 << 0)\n#define MAX98388_PCM_SR_44100\t\t\t(0x7 << 0)\n#define MAX98388_PCM_SR_48000\t\t\t(0x8 << 0)\n#define MAX98388_PCM_SR_88200\t\t\t(0x9 << 0)\n#define MAX98388_PCM_SR_96000\t\t\t(0xA << 0)\n\n \n#define MAX98388_SPK_EN_MASK\t\t\t(0x1 << 0)\n#define MAX98388_SPKFB_EN_MASK\t\t\t(0x1 << 1)\n#define MAX98388_SPKFB_EN_SHIFT\t\t\t(1)\n\n \n#define MAX98388_FLT_EN_SHIFT\t\t\t(4)\n\n \n#define MAX98388_PCM_TO_SPK_MONOMIX_CFG_SHIFT\t(0)\n\n \n#define MAX98388_RX_SRC_CH0_SHIFT\t\t(0)\n#define MAX98388_RX_SRC_CH1_SHIFT\t\t(4)\n\n \n#define MAX98388_SPK_CFG_DCBLK_SHIFT\t\t(0)\n#define MAX98388_SPK_CFG_DITH_EN_SHIFT\t\t(1)\n#define MAX98388_SPK_CFG_INV_SHIFT\t\t(2)\n#define MAX98388_SPK_CFG_VOL_RMPUP_SHIFT\t(3)\n#define MAX98388_SPK_CFG_VOL_RMPDN_SHIFT\t(4)\n\n \n#define MAX98388_SPK_AMP_OUT_GAIN_SHIFT\t\t(0)\n#define MAX98388_SPK_AMP_OUT_MODE_SHIFT\t\t(3)\n\n \n#define MAX98388_SPK_AMP_SSM_EN_SHIFT\t\t(0)\n#define MAX98388_SPK_AMP_SSM_MOD_SHIFT\t\t(1)\n\n \n#define MAX98388_EDGE_RATE_RISE_SHIFT\t\t(0)\n#define MAX98388_EDGE_RATE_FALL_SHIFT\t\t(2)\n\n \n#define MAX98388_PINK_NOISE_GEN_SHIFT\t\t(0)\n\n \n#define MAX98388_AMP_DSP_CTRL_VOL_DCBLK_SHIFT\t(0)\n#define MAX98388_AMP_DSP_CTRL_CUR_DCBLK_SHIFT\t(1)\n#define MAX98388_AMP_DSP_CTRL_VOL_INV_SHIFT\t(2)\n#define MAX98388_AMP_DSP_CTRL_CUR_INV_SHIFT\t(3)\n#define MAX98388_AMP_DSP_CTRL_DITH_SHIFT\t(4)\n\n \n#define MAX98388_LVL4_HOLD_EN_SHIFT\t\t(6)\n#define MAX98388_LVL4_MUTE_EN_SHIFT\t\t(7)\n\n \n#define MAX98388_BDE_EN_SHIFT\t\t\t(0)\n\n \n#define MAX98388_DHT_ROT_PNT_SHIFT\t\t(0)\n#define MAX98388_DHT_SPK_GAIN_MIN_SHIFT\t\t(4)\n\n \n#define MAX98388_DHT_ATTACK_RATE_SHIFT\t\t(0)\n#define MAX98388_DHT_ATTACK_STEP_SHIFT\t\t(3)\n\n \n#define MAX98388_DHT_RELEASE_RATE_SHIFT\t\t(0)\n#define MAX98388_DHT_RELEASE_STEP_SHIFT\t\t(3)\n\n \n#define MAX98388_DHT_EN_SHIFT\t\t\t(0)\n\n \n#define MAX98388_ALC_THRESH_SHIFT\t\t(0)\n\n \n#define MAX98388_ALC_RELEASE_RATE_SHIFT\t\t(0)\n#define MAX98388_ALC_ATTACK_RATE_SHIFT\t\t(4)\n\n \n#define MAX98388_ALC_MAX_ATTEN_SHIFT\t\t(0)\n\n \n#define MAX98388_ALC_DEBOUNCE_TIME_SHIFT\t(0)\n\n \n#define MAX98388_ALC_MUTE_EN_SHIFT\t\t(0)\n#define MAX98388_ALC_MUTE_DELAY_SHIFT\t\t(1)\n#define MAX98388_ALC_MUTE_RAMP_EN_SHIFT\t\t(4)\n#define MAX98388_ALC_UNMUTE_RAMP_EN_SHIFT\t(5)\n\n \n#define MAX98388_PVDD_UVLO_AUTORESTART_SHIFT\t(0)\n#define MAX98388_THERM_AUTORESTART_SHIFT\t(1)\n#define MAX98388_OVC_AUTORESTART_SHIFT\t\t(2)\n#define MAX98388_CMON_AUTORESTART_SHIFT\t\t(3)\n\n \n#define MAX98388_GLOBAL_EN_MASK\t\t\t(0x1 << 0)\n\nstruct max98388_priv {\n\tstruct regmap *regmap;\n\tstruct gpio_desc *reset_gpio;\n\tunsigned int v_slot;\n\tunsigned int i_slot;\n\tunsigned int spkfb_slot;\n\tbool interleave_mode;\n\tunsigned int ch_size;\n\tbool tdm_mode;\n};\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}