<profile>

<section name = "Vitis HLS Report for 'generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16'" level="0">
<item name = "Date">Wed Jun  7 23:11:38 2023
</item>
<item name = "Version">2023.1 (Build 3854077 on May  4 2023)</item>
<item name = "Project">chls</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu7ev-ffvc1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">11.00 ns, 1.636 ns, 2.97 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">18, 18, 0.198 us, 0.198 us, 18, 18, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- LOOP_SHA256_PREPARE_WT16">16, 16, 2, 1, 1, 16, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 29, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 0, 65, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 45, -</column>
<column name="Register">-, -, 552, -, -</column>
<specialColumn name="Available">624, 1728, 460800, 230400, 96</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mux_16_4_32_1_1_U75">mux_16_4_32_1_1, 0, 0, 0, 65, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln541_fu_437_p2">+, 0, 0, 12, 5, 1</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln541_fu_431_p2">icmp, 0, 0, 13, 5, 6</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_t_6">9, 2, 5, 10</column>
<column name="t_fu_140">9, 2, 5, 10</column>
<column name="w_strm_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="W_10_fu_184">32, 0, 32, 0</column>
<column name="W_11_fu_188">32, 0, 32, 0</column>
<column name="W_12_fu_192">32, 0, 32, 0</column>
<column name="W_13_fu_196">32, 0, 32, 0</column>
<column name="W_14_fu_200">32, 0, 32, 0</column>
<column name="W_15_fu_204">32, 0, 32, 0</column>
<column name="W_17_reg_743">32, 0, 32, 0</column>
<column name="W_1_fu_148">32, 0, 32, 0</column>
<column name="W_2_fu_152">32, 0, 32, 0</column>
<column name="W_3_fu_156">32, 0, 32, 0</column>
<column name="W_4_fu_160">32, 0, 32, 0</column>
<column name="W_5_fu_164">32, 0, 32, 0</column>
<column name="W_6_fu_168">32, 0, 32, 0</column>
<column name="W_7_fu_172">32, 0, 32, 0</column>
<column name="W_8_fu_176">32, 0, 32, 0</column>
<column name="W_9_fu_180">32, 0, 32, 0</column>
<column name="W_fu_144">32, 0, 32, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="t_fu_140">5, 0, 5, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, generateMsgSchedule_Pipeline_LOOP_SHA256_PREPARE_WT16, return value</column>
<column name="w_strm_din">out, 32, ap_fifo, w_strm, pointer</column>
<column name="w_strm_num_data_valid">in, 6, ap_fifo, w_strm, pointer</column>
<column name="w_strm_fifo_cap">in, 6, ap_fifo, w_strm, pointer</column>
<column name="w_strm_full_n">in, 1, ap_fifo, w_strm, pointer</column>
<column name="w_strm_write">out, 1, ap_fifo, w_strm, pointer</column>
<column name="blk">in, 32, ap_none, blk, scalar</column>
<column name="blk_1">in, 32, ap_none, blk_1, scalar</column>
<column name="blk_2">in, 32, ap_none, blk_2, scalar</column>
<column name="blk_3">in, 32, ap_none, blk_3, scalar</column>
<column name="blk_4">in, 32, ap_none, blk_4, scalar</column>
<column name="blk_5">in, 32, ap_none, blk_5, scalar</column>
<column name="blk_6">in, 32, ap_none, blk_6, scalar</column>
<column name="blk_7">in, 32, ap_none, blk_7, scalar</column>
<column name="blk_8">in, 32, ap_none, blk_8, scalar</column>
<column name="blk_9">in, 32, ap_none, blk_9, scalar</column>
<column name="blk_13">in, 32, ap_none, blk_13, scalar</column>
<column name="blk_10">in, 32, ap_none, blk_10, scalar</column>
<column name="blk_11">in, 32, ap_none, blk_11, scalar</column>
<column name="blk_12">in, 32, ap_none, blk_12, scalar</column>
<column name="blk_15">in, 32, ap_none, blk_15, scalar</column>
<column name="blk_14">in, 32, ap_none, blk_14, scalar</column>
<column name="W_15_out">out, 32, ap_vld, W_15_out, pointer</column>
<column name="W_15_out_ap_vld">out, 1, ap_vld, W_15_out, pointer</column>
<column name="W_14_out">out, 32, ap_vld, W_14_out, pointer</column>
<column name="W_14_out_ap_vld">out, 1, ap_vld, W_14_out, pointer</column>
<column name="W_13_out">out, 32, ap_vld, W_13_out, pointer</column>
<column name="W_13_out_ap_vld">out, 1, ap_vld, W_13_out, pointer</column>
<column name="W_12_out">out, 32, ap_vld, W_12_out, pointer</column>
<column name="W_12_out_ap_vld">out, 1, ap_vld, W_12_out, pointer</column>
<column name="W_11_out">out, 32, ap_vld, W_11_out, pointer</column>
<column name="W_11_out_ap_vld">out, 1, ap_vld, W_11_out, pointer</column>
<column name="W_10_out">out, 32, ap_vld, W_10_out, pointer</column>
<column name="W_10_out_ap_vld">out, 1, ap_vld, W_10_out, pointer</column>
<column name="W_9_out">out, 32, ap_vld, W_9_out, pointer</column>
<column name="W_9_out_ap_vld">out, 1, ap_vld, W_9_out, pointer</column>
<column name="W_8_out">out, 32, ap_vld, W_8_out, pointer</column>
<column name="W_8_out_ap_vld">out, 1, ap_vld, W_8_out, pointer</column>
<column name="W_7_out">out, 32, ap_vld, W_7_out, pointer</column>
<column name="W_7_out_ap_vld">out, 1, ap_vld, W_7_out, pointer</column>
<column name="W_6_out">out, 32, ap_vld, W_6_out, pointer</column>
<column name="W_6_out_ap_vld">out, 1, ap_vld, W_6_out, pointer</column>
<column name="W_5_out">out, 32, ap_vld, W_5_out, pointer</column>
<column name="W_5_out_ap_vld">out, 1, ap_vld, W_5_out, pointer</column>
<column name="W_4_out">out, 32, ap_vld, W_4_out, pointer</column>
<column name="W_4_out_ap_vld">out, 1, ap_vld, W_4_out, pointer</column>
<column name="W_3_out">out, 32, ap_vld, W_3_out, pointer</column>
<column name="W_3_out_ap_vld">out, 1, ap_vld, W_3_out, pointer</column>
<column name="W_2_out">out, 32, ap_vld, W_2_out, pointer</column>
<column name="W_2_out_ap_vld">out, 1, ap_vld, W_2_out, pointer</column>
<column name="W_1_out">out, 32, ap_vld, W_1_out, pointer</column>
<column name="W_1_out_ap_vld">out, 1, ap_vld, W_1_out, pointer</column>
<column name="W_out">out, 32, ap_vld, W_out, pointer</column>
<column name="W_out_ap_vld">out, 1, ap_vld, W_out, pointer</column>
</table>
</item>
</section>
</profile>
