ISim log file
Running: C:\Users\pr1266\finalproject\mips_test_bench_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb C:/Users/pr1266/finalproject/mips_test_bench_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
WARNING: File "C:/Users/pr1266/finalproject/mips.v" Line 123.  For instance uut/reg_file/, width 5 of formal port write_addr is not equal to width 1 of actual signal reg_write_dest.
WARNING: File "C:/Users/pr1266/finalproject/mips.v" Line 170.  For instance uut/ADDRESS_ALU/, width 32 of formal port second is not equal to width 1 of actual signal sign_extend.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
pc out :          0
alu result :          3
first input alu : 00000000000000000000000000000000
second input alu : 00000000000000000000000000000011
reg write : 1
reg write data :          3
reg write destination : z
mem to reg : 0
reg_read_address_1 : 00000
reg_read_address_2 : 00001
reg_write_dst :  1



pc out :          1
alu result :          3
first input alu : 00000000000000000000000000000000
second input alu : 00000000000000000000000000000011
reg write : 1
reg write data :          3
reg write destination : z
mem to reg : 0
reg_read_address_1 : 00000
reg_read_address_2 : 00010
reg_write_dst :  2



pc out :          2
alu result :          x
first input alu : xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
second input alu : xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
reg write : 1
reg write data :          x
reg write destination : z
mem to reg : 0
reg_read_address_1 : 00001
reg_read_address_2 : 00010
reg_write_dst :  3



