
---------- Begin Simulation Statistics ----------
final_tick                               1251560013500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  60046                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702492                       # Number of bytes of host memory used
host_op_rate                                    60222                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 23926.55                       # Real time elapsed on the host
host_tick_rate                               52308414                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1436695035                       # Number of instructions simulated
sim_ops                                    1440898777                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.251560                       # Number of seconds simulated
sim_ticks                                1251560013500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.790170                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              194449276                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           224045276                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         27207253                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        289864289                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          26980691                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       28472699                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses         1492008                       # Number of indirect misses.
system.cpu0.branchPred.lookups              375528145                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2188990                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       2100280                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         14585390                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 329550836                       # Number of branches committed
system.cpu0.commit.bw_lim_events             38207575                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        6309724                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      169697983                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1316581146                       # Number of instructions committed
system.cpu0.commit.committedOps            1318684710                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2280047023                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.578359                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.358658                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1659180118     72.77%     72.77% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    360983608     15.83%     88.60% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     88111980      3.86%     92.47% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     86130103      3.78%     96.24% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     31411934      1.38%     97.62% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      7419781      0.33%     97.95% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      5533876      0.24%     98.19% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      3068048      0.13%     98.32% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     38207575      1.68%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2280047023                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            25144035                       # Number of function calls committed.
system.cpu0.commit.int_insts               1273952431                       # Number of committed integer instructions.
system.cpu0.commit.loads                    405174010                       # Number of loads committed
system.cpu0.commit.membars                    4203722                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4203728      0.32%      0.32% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       742085592     56.27%     56.59% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       11833032      0.90%     57.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2099835      0.16%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      407274282     30.88%     88.53% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     151188191     11.47%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1318684710                       # Class of committed instruction
system.cpu0.commit.refs                     558462501                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1316581146                       # Number of Instructions Simulated
system.cpu0.committedOps                   1318684710                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.897939                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.897939                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            381349022                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred             12672123                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           187087336                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1527324492                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               863572389                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles               1044647440                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              14595293                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             21331048                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              7999267                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  375528145                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                268949853                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1446293448                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              8024581                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          315                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1586925484                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  75                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          265                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               54434396                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.150284                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         838652110                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         221429967                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.635077                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2312163411                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.688746                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.928473                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1204258675     52.08%     52.08% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               811973905     35.12%     87.20% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               152109805      6.58%     93.78% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               115084829      4.98%     98.76% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                20921686      0.90%     99.66% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 3735162      0.16%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1975846      0.09%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     454      0.00%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 2103049      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2312163411                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                      186626900                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            14692182                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               347805673                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.579057                       # Inst execution rate
system.cpu0.iew.exec_refs                   640235537                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 170895753                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              323485681                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            476857928                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           4149897                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          9385487                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           176177861                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1488336386                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            469339784                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         10915251                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1446942326                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               2044595                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              5302657                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              14595293                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              9677531                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       194917                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        27062498                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        43969                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         8858                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      8432538                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     71683918                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     22889370                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          8858                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       720769                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      13971413                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                659533671                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1431254961                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.839352                       # average fanout of values written-back
system.cpu0.iew.wb_producers                553581019                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.572779                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1431316516                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1772131321                       # number of integer regfile reads
system.cpu0.int_regfile_writes              924151198                       # number of integer regfile writes
system.cpu0.ipc                              0.526887                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.526887                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4205631      0.29%      0.29% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            797800365     54.72%     55.01% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            11841697      0.81%     55.82% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2100485      0.14%     55.97% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.97% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.97% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.97% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.97% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.97% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.97% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.97% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.97% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           472906530     32.44%     88.41% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          169002818     11.59%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1457857577                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     55                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                106                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           50                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                66                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2646512                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001815                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 356382     13.47%     13.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     13.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     13.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     13.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     13.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     13.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     13.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     13.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     13.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     13.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     13.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     13.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     13.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     13.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     13.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     13.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     13.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     13.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     13.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     13.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     13.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     13.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     13.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     13.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     13.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     13.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     13.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     13.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     13.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     13.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     13.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     13.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     13.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     13.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     13.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     13.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     13.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     13.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     13.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     13.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     13.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     13.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     13.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     13.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     13.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1904748     71.97%     85.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               385378     14.56%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1456298403                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        5230636817                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1431254911                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1657996581                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1475895145                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1457857577                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           12441241                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      169651673                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           111846                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       6131517                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     52563444                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2312163411                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.630517                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.860617                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1292915809     55.92%     55.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          698152291     30.19%     86.11% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          226736651      9.81%     95.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           75980875      3.29%     99.21% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           15732858      0.68%     99.89% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1103273      0.05%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1105403      0.05%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             280864      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             155387      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2312163411                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.583425                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         28278454                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         5246488                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           476857928                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          176177861                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1888                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2498790311                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     4329719                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              345393367                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            845219266                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              12450874                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               879873783                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               8944566                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                14387                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1850820910                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1515464499                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          990946615                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles               1034728987                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              15212236                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              14595293                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             37418621                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               145727345                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1850820866                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        153360                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              5813                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 28151406                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          5807                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3730198052                       # The number of ROB reads
system.cpu0.rob.rob_writes                 3008897124                       # The number of ROB writes
system.cpu0.timesIdled                       24917236                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1855                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            91.267162                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               19823327                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            21720109                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2697783                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         29285625                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1022728                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1033679                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           10951                       # Number of indirect misses.
system.cpu1.branchPred.lookups               33622780                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        47639                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       2100002                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1923886                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  28127761                       # Number of branches committed
system.cpu1.commit.bw_lim_events              2916764                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        6300671                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       12323798                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           120113889                       # Number of instructions committed
system.cpu1.commit.committedOps             122214067                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    427281668                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.286027                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.017493                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    373773996     87.48%     87.48% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     27341231      6.40%     93.88% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     10290635      2.41%     96.28% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      7627245      1.79%     98.07% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1766052      0.41%     98.48% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       925364      0.22%     98.70% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      2097976      0.49%     99.19% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       542405      0.13%     99.32% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      2916764      0.68%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    427281668                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1799325                       # Number of function calls committed.
system.cpu1.commit.int_insts                116650281                       # Number of committed integer instructions.
system.cpu1.commit.loads                     30182752                       # Number of loads committed
system.cpu1.commit.membars                    4200122                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4200122      3.44%      3.44% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        76698507     62.76%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.19% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       32282754     26.41%     92.61% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       9032540      7.39%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        122214067                       # Class of committed instruction
system.cpu1.commit.refs                      41315306                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  120113889                       # Number of Instructions Simulated
system.cpu1.committedOps                    122214067                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.597463                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.597463                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            329363808                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               819614                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            19034331                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             140885205                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                26942927                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 66938716                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1924978                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1932682                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              4931367                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   33622780                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 24356235                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    400406832                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               465088                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     144900765                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                5397750                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.077812                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          26996088                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          20846055                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.335337                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         430101796                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.341783                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.764014                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               335688709     78.05%     78.05% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                60261235     14.01%     92.06% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                19908462      4.63%     96.69% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                11481375      2.67%     99.36% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1830076      0.43%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  433507      0.10%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  498051      0.12%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      11      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     370      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           430101796                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        2003527                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2006294                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                29765379                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.301806                       # Inst execution rate
system.cpu1.iew.exec_refs                    44690267                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  11466801                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              280845132                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             33751435                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2100764                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          2044693                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            11816716                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          134507209                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             33223466                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1977131                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            130411898                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               2120162                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              4490822                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1924978                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              9016644                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        73629                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          731721                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        31211                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         1385                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         6829                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      3568683                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       684162                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          1385                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       520660                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1485634                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 73404369                       # num instructions consuming a value
system.cpu1.iew.wb_count                    129110240                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.849495                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 62356679                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.298793                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     129152544                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               165619725                       # number of integer regfile reads
system.cpu1.int_regfile_writes               86809027                       # number of integer regfile writes
system.cpu1.ipc                              0.277974                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.277974                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4200221      3.17%      3.17% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             82950125     62.66%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  46      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.83% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            35793069     27.04%     92.87% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            9445468      7.13%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             132389029                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    2478283                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.018720                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 342453     13.82%     13.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     13.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     13.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     13.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     13.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     13.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     13.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     13.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     13.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     13.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     13.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     13.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     13.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     13.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     13.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     13.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     13.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     13.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     13.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     13.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     13.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     13.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     13.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     13.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     13.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     13.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     13.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     13.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     13.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     13.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     13.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     13.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     13.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     13.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     13.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     13.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     13.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     13.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     13.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     13.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     13.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     13.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     13.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     13.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     13.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1766371     71.27%     85.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               369455     14.91%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             130667075                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         697457780                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    129110228                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        146801399                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 128206129                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                132389029                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6301080                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       12293141                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            99671                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           409                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      5269326                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    430101796                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.307809                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.767861                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          346398825     80.54%     80.54% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           54420709     12.65%     93.19% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           17975889      4.18%     97.37% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            6129614      1.43%     98.80% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            3584741      0.83%     99.63% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             702729      0.16%     99.79% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             551104      0.13%     99.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             237013      0.06%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             101172      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      430101796                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.306381                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         13490627                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1414529                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            33751435                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           11816716                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                     99                       # number of misc regfile reads
system.cpu1.numCycles                       432105323                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  2071000270                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              304622434                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             81718908                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              13363293                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                30224212                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               2674599                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                20438                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            176676060                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             138783992                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           93373363                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 67529842                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               9208367                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1924978                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             25771546                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                11654455                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       176676048                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         28784                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               657                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 27345350                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           656                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   558902613                       # The number of ROB reads
system.cpu1.rob.rob_writes                  271900918                       # The number of ROB writes
system.cpu1.timesIdled                          72908                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          8266345                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                 8124                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             8305292                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                190644                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     11018309                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      21944847                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       319159                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       154001                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     66162113                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      5472514                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    132325350                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        5626515                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1251560013500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            8399517                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3747963                       # Transaction distribution
system.membus.trans_dist::CleanEvict          7178444                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              353                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            255                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2618189                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2618184                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       8399517                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           126                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     32962548                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               32962548                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    945002496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               945002496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              532                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          11018440                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                11018440    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            11018440                       # Request fanout histogram
system.membus.respLayer1.occupancy        57115648736                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         39797564418                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1251560013500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1251560013500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1251560013500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1251560013500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1251560013500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1251560013500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1251560013500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1251560013500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1251560013500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1251560013500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                  8                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            4                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       541215375                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   411828966.117686                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            4    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       931000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    919027000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              4                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1249395152000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   2164861500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1251560013500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    235163210                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       235163210                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    235163210                       # number of overall hits
system.cpu0.icache.overall_hits::total      235163210                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     33786643                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      33786643                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     33786643                       # number of overall misses
system.cpu0.icache.overall_misses::total     33786643                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 458564492993                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 458564492993                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 458564492993                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 458564492993                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    268949853                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    268949853                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    268949853                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    268949853                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.125624                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.125624                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.125624                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.125624                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13572.360326                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13572.360326                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13572.360326                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13572.360326                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        13318                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              433                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    30.757506                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     30632004                       # number of writebacks
system.cpu0.icache.writebacks::total         30632004                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      3154606                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      3154606                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      3154606                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      3154606                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     30632037                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     30632037                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     30632037                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     30632037                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 400946980993                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 400946980993                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 400946980993                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 400946980993                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.113895                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.113895                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.113895                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.113895                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 13089.138701                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 13089.138701                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 13089.138701                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 13089.138701                       # average overall mshr miss latency
system.cpu0.icache.replacements              30632004                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    235163210                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      235163210                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     33786643                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     33786643                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 458564492993                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 458564492993                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    268949853                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    268949853                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.125624                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.125624                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13572.360326                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13572.360326                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      3154606                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      3154606                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     30632037                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     30632037                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 400946980993                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 400946980993                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.113895                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.113895                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 13089.138701                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 13089.138701                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1251560013500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999969                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          265793818                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         30632004                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.676997                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            97500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999969                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        568531742                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       568531742                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1251560013500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    534397943                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       534397943                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    534397943                       # number of overall hits
system.cpu0.dcache.overall_hits::total      534397943                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     50113933                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      50113933                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     50113933                       # number of overall misses
system.cpu0.dcache.overall_misses::total     50113933                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1299474485332                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1299474485332                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1299474485332                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1299474485332                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    584511876                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    584511876                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    584511876                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    584511876                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.085736                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.085736                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.085736                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.085736                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 25930.403134                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 25930.403134                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 25930.403134                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 25930.403134                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     10670480                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       249885                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           216101                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           3243                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    49.377282                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    77.053654                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     32814301                       # number of writebacks
system.cpu0.dcache.writebacks::total         32814301                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     18208434                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     18208434                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     18208434                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     18208434                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     31905499                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     31905499                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     31905499                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     31905499                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 625352182107                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 625352182107                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 625352182107                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 625352182107                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.054585                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.054585                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.054585                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.054585                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 19600.137961                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 19600.137961                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 19600.137961                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 19600.137961                       # average overall mshr miss latency
system.cpu0.dcache.replacements              32814301                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    394807199                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      394807199                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     38520328                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     38520328                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 870652995500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 870652995500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    433327527                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    433327527                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.088894                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.088894                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 22602.429437                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 22602.429437                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     10440850                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     10440850                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     28079478                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     28079478                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 499145587500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 499145587500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.064800                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.064800                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 17776.170465                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17776.170465                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    139590744                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     139590744                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     11593605                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     11593605                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 428821489832                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 428821489832                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    151184349                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    151184349                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.076685                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.076685                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 36987.760911                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 36987.760911                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      7767584                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      7767584                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      3826021                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      3826021                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 126206594607                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 126206594607                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.025307                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.025307                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 32986.383140                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 32986.383140                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2200                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2200                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1726                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1726                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     11262500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     11262500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3926                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3926                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.439633                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.439633                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  6525.202781                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  6525.202781                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1714                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1714                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           12                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           12                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       697000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       697000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.003057                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.003057                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 58083.333333                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 58083.333333                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3714                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3714                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          146                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          146                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       684000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       684000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3860                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3860                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.037824                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.037824                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4684.931507                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4684.931507                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          146                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          146                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       538000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       538000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.037824                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.037824                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3684.931507                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3684.931507                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1190615                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1190615                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       909665                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       909665                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  92433116500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  92433116500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      2100280                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      2100280                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.433116                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.433116                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 101612.260008                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 101612.260008                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       909665                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       909665                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  91523451500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  91523451500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.433116                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.433116                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 100612.260008                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 100612.260008                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1251560013500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999396                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          568409801                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         32814917                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            17.321689                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           294500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999396                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999981                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999981                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1206054833                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1206054833                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1251560013500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            30532456                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            30337801                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               72409                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              970303                       # number of demand (read+write) hits
system.l2.demand_hits::total                 61912969                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           30532456                       # number of overall hits
system.l2.overall_hits::.cpu0.data           30337801                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              72409                       # number of overall hits
system.l2.overall_hits::.cpu1.data             970303                       # number of overall hits
system.l2.overall_hits::total                61912969                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             99581                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           2475806                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             11553                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1661028                       # number of demand (read+write) misses
system.l2.demand_misses::total                4247968                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            99581                       # number of overall misses
system.l2.overall_misses::.cpu0.data          2475806                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            11553                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1661028                       # number of overall misses
system.l2.overall_misses::total               4247968                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   8925393000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 244587360995                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1055877000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 173565459495                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     428134090490                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   8925393000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 244587360995                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1055877000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 173565459495                       # number of overall miss cycles
system.l2.overall_miss_latency::total    428134090490                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        30632037                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        32813607                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           83962                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2631331                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             66160937                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       30632037                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       32813607                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          83962                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2631331                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            66160937                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.003251                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.075451                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.137598                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.631250                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.064207                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.003251                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.075451                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.137598                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.631250                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.064207                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 89629.477511                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 98791.004220                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 91394.183329                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 104492.795723                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 100785.620440                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 89629.477511                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 98791.004220                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 91394.183329                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 104492.795723                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 100785.620440                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                461                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         1                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            461                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   5520215                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3747963                       # number of writebacks
system.l2.writebacks::total                   3747963                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            180                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         392178                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            182                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         219351                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              611891                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           180                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        392178                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           182                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        219351                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             611891                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        99401                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2083628                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        11371                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1441677                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3636077                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        99401                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2083628                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        11371                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1441677                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      7534675                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         11170752                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   7920267500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 195248332499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    931902000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 141512701499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 345613203498                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   7920267500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 195248332499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    931902000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 141512701499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 644384566344                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 989997769842                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.003245                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.063499                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.135430                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.547889                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.054958                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.003245                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.063499                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.135430                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.547889                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.168842                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 79679.957948                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 93705.945831                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 81954.269633                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 98158.395743                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 95051.123367                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 79679.957948                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 93705.945831                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 81954.269633                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 98158.395743                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 85522.542956                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 88624.093512                       # average overall mshr miss latency
system.l2.replacements                       16386839                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      8612428                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8612428                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      8612428                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8612428                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     57234711                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         57234711                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     57234711                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     57234711                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      7534675                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        7534675                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 644384566344                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 644384566344                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 85522.542956                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 85522.542956                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    6                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            44                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            21                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 65                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       692500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       184500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       877000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           45                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           26                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               71                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.977778                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.807692                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.915493                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 15738.636364                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  8785.714286                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 13492.307692                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           44                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           21                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            65                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       885000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       414000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1299000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.977778                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.807692                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.915493                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20113.636364                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19714.285714                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19984.615385                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           13                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               15                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu1.data        29500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        29500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           14                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             20                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.333333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.928571                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.750000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  2269.230769                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  1966.666667                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           13                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           15                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        40000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       268500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       308500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.333333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.928571                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.750000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20653.846154                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20566.666667                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          3002907                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           365813                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               3368720                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1731673                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1212972                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2944645                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 176396050996                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 129096336497                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  305492387493                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      4734580                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1578785                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           6313365                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.365750                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.768295                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.466415                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 101864.526961                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 106429.774551                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 103745.065192                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       222386                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data       109319                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           331705                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1509287                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1103653                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2612940                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 143804287999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 108924212501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 252728500500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.318779                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.699052                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.413874                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 95279.617461                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 98694.256710                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 96721.892007                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      30532456                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         72409                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           30604865                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        99581                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        11553                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           111134                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   8925393000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1055877000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   9981270000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     30632037                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        83962                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       30715999                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.003251                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.137598                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003618                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 89629.477511                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 91394.183329                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 89812.928537                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          180                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          182                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           362                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        99401                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        11371                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       110772                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   7920267500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    931902000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   8852169500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.003245                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.135430                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003606                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 79679.957948                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 81954.269633                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79913.421262                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     27334894                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       604490                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          27939384                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       744133                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       448056                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1192189                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  68191309999                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  44469122998                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 112660432997                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     28079027                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1052546                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      29131573                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.026501                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.425688                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.040924                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 91638.604925                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 99249.029135                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 94498.802620                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       169792                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       110032                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       279824                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       574341                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       338024                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       912365                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  51444044500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  32588488998                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  84032533498                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.020454                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.321149                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.031319                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 89570.559128                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 96408.802328                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 92104.074025                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          184                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           52                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               236                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          173                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           88                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             261                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      3225499                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      2163500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      5388999                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          357                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          140                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           497                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.484594                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.628571                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.525151                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 18644.502890                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 24585.227273                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 20647.505747                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           78                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           57                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          135                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data           95                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           31                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          126                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      1873999                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       620000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      2493999                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.266106                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.221429                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.253521                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19726.305263                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        20000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19793.642857                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1251560013500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1251560013500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999954                       # Cycle average of tags in use
system.l2.tags.total_refs                   138777984                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  16387210                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.468677                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      25.770621                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.807577                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       11.322749                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.053653                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.190748                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    20.854606                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.402666                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.075118                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.176918                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000838                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.018605                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.325853                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            38                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            26                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           38                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.593750                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.406250                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1072456586                       # Number of tag accesses
system.l2.tags.data_accesses               1072456586                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1251560013500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       6361728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     133656192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        727744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      92384384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    472002816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          705132864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      6361728                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       727744                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       7089472                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    239869632                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       239869632                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          99402                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2088378                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          11371                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1443506                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      7375044                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            11017701                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3747963                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3747963                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          5083039                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        106791676                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           581470                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         73815385                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    377131589                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             563403158                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      5083039                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       581470                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5664508                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      191656516                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            191656516                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      191656516                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         5083039                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       106791676                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          581470                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        73815385                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    377131589                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            755059674                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3723198.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     99402.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2049627.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     11371.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1434572.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   7369949.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004918216251                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       228655                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       228655                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            20883898                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3508718                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    11017701                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3747963                       # Number of write requests accepted
system.mem_ctrls.readBursts                  11017701                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3747963                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  52780                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 24765                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            642425                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            648995                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            700625                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            875527                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            685185                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            686529                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            679877                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            647215                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            641664                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            637241                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           817582                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           652001                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           686352                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           647839                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           641111                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           674753                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            232843                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            232577                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            229627                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            229468                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            230172                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            232060                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            232136                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            230375                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            230283                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            230659                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           239042                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           242782                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           233859                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           232274                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           232032                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           232978                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.98                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 399495934483                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                54824605000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            605088203233                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     36434.00                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                55184.00                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  7942158                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1726784                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.43                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                46.38                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              11017701                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3747963                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2163922                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2260642                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 2449234                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1372001                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1140240                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  844883                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  229390                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  179124                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  130762                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   66795                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  48121                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  34092                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  19208                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  14711                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   7798                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   3979                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  23631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  25599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  77074                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 145128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 194469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 222112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 236177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 242039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 243828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 246810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 253275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 264051                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 254740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 251404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 247956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 241423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 238049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 237874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  15848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   9367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   6872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   5258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   4431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   3721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   3222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2970                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1472                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5019139                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    187.290029                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   141.970653                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   182.345518                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1789071     35.64%     35.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      2524879     50.31%     85.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       296489      5.91%     91.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       159651      3.18%     95.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        47102      0.94%     95.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        20638      0.41%     96.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        19170      0.38%     96.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        14056      0.28%     97.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       148083      2.95%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5019139                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       228655                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      47.953917                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     43.798685                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    297.451767                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       228650    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-32767            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-139263            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        228655                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       228655                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.282902                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.264417                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.812526                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           200724     87.78%     87.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2572      1.12%     88.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            17056      7.46%     96.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             5987      2.62%     98.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1728      0.76%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              448      0.20%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              104      0.05%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               26      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                8      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        228655                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              701754944                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3377920                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               238282688                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               705132864                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            239869632                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       560.70                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       190.39                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    563.40                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    191.66                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.87                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.38                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.49                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1251559997500                       # Total gap between requests
system.mem_ctrls.avgGap                      84761.51                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      6361728                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    131176128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       727744                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     91812608                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    471676736                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    238282688                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 5083038.712789620273                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 104810098.265415698290                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 581469.519759469316                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 73358534.157099768519                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 376871049.659817218781                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 190388543.441588640213                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        99402                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2088378                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        11371                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1443506                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      7375044                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3747963                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   3793299896                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 108674301940                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    453031045                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  81429672896                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 410737897456                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 29954496593746                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     38161.20                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     52037.66                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     39840.92                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     56411.04                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     55692.94                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7992207.13                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    65.83                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          17824003260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           9473667225                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         38545597020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9781804980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     98796618960.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     222124248480                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     293547046560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       690092986485                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        551.386253                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 760755297204                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  41792140000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 449012576296                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          18012699180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           9573965280                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         39743938920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         9653126760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     98796618960.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     322294051770                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     209193528000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       707267928870                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        565.109081                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 540286560297                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  41792140000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 669481313203                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                173                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           87                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    11899017821.839081                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   60008851622.661591                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           83     95.40%     95.40% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.15%     96.55% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.15%     97.70% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.15%     98.85% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4.5e+11-5e+11            1      1.15%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        35000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 493737235000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             87                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   216345463000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1035214550500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1251560013500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     24262478                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        24262478                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     24262478                       # number of overall hits
system.cpu1.icache.overall_hits::total       24262478                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        93757                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         93757                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        93757                       # number of overall misses
system.cpu1.icache.overall_misses::total        93757                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   2252516000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2252516000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   2252516000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2252516000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     24356235                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     24356235                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     24356235                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     24356235                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.003849                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003849                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.003849                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003849                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 24025.043463                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 24025.043463                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 24025.043463                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 24025.043463                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           24                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           12                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        83930                       # number of writebacks
system.cpu1.icache.writebacks::total            83930                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         9795                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         9795                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         9795                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         9795                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        83962                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        83962                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        83962                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        83962                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1994865500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1994865500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1994865500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1994865500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.003447                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.003447                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.003447                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.003447                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 23759.146995                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 23759.146995                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 23759.146995                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 23759.146995                       # average overall mshr miss latency
system.cpu1.icache.replacements                 83930                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     24262478                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       24262478                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        93757                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        93757                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   2252516000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2252516000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     24356235                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     24356235                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.003849                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003849                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 24025.043463                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 24025.043463                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         9795                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         9795                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        83962                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        83962                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1994865500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1994865500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.003447                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.003447                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 23759.146995                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 23759.146995                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1251560013500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.992483                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           23442683                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            83930                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           279.312320                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        292859000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.992483                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999765                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999765                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           10                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         48796432                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        48796432                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1251560013500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     33007782                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        33007782                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     33007782                       # number of overall hits
system.cpu1.dcache.overall_hits::total       33007782                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      8270031                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       8270031                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      8270031                       # number of overall misses
system.cpu1.dcache.overall_misses::total      8270031                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 476114135998                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 476114135998                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 476114135998                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 476114135998                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     41277813                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     41277813                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     41277813                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     41277813                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.200351                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.200351                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.200351                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.200351                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 57571.021922                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 57571.021922                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 57571.021922                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 57571.021922                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      5002878                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       259754                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            82692                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           3542                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    60.500145                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    73.335404                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2631257                       # number of writebacks
system.cpu1.dcache.writebacks::total          2631257                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      6409529                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      6409529                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      6409529                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      6409529                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1860502                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1860502                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1860502                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1860502                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 115866269527                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 115866269527                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 115866269527                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 115866269527                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.045073                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.045073                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.045073                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.045073                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 62276.885232                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 62276.885232                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 62276.885232                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 62276.885232                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2631257                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     27873118                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       27873118                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      4372591                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      4372591                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 234184096500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 234184096500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     32245709                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     32245709                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.135602                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.135602                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 53557.283656                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 53557.283656                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      3319676                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      3319676                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1052915                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1052915                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  53100920500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  53100920500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.032653                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.032653                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 50432.295579                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 50432.295579                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      5134664                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       5134664                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      3897440                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3897440                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 241930039498                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 241930039498                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      9032104                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      9032104                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.431510                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.431510                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 62074.089530                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 62074.089530                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      3089853                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      3089853                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       807587                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       807587                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  62765349027                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  62765349027                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.089413                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.089413                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 77719.612905                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 77719.612905                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          321                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          321                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          173                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          173                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      7804500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      7804500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          494                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          494                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.350202                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.350202                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 45112.716763                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 45112.716763                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          124                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          124                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           49                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           49                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      2930000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2930000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.099190                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.099190                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 59795.918367                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 59795.918367                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          330                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          330                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          115                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          115                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       845000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       845000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          445                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          445                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.258427                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.258427                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7347.826087                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7347.826087                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          115                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          115                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       731000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       731000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.258427                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.258427                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6356.521739                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6356.521739                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        15500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        15500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1328168                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1328168                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       771834                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       771834                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  73955172500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  73955172500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      2100002                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      2100002                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.367540                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.367540                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 95817.458806                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 95817.458806                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       771834                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       771834                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  73183338500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  73183338500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.367540                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.367540                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 94817.458806                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 94817.458806                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1251560013500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           28.728481                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           36967966                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2632228                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.044363                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        292870500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    28.728481                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.897765                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.897765                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         89389765                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        89389765                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1251560013500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          59848440                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     12360391                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     57549064                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        12638876                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         11579567                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             358                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           260                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            618                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          6314267                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         6314266                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      30715999                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     29132442                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          497                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          497                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     91896077                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     98443637                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       251854                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      7895271                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             198486839                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3920898560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   4200186048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     10745088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    336805632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             8468635328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        27968705                       # Total snoops (count)
system.tol2bus.snoopTraffic                 239983040                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         94130246                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.064822                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.252857                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               88184069     93.68%     93.68% # Request fanout histogram
system.tol2bus.snoop_fanout::1                5791248      6.15%     99.84% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 154338      0.16%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                    591      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           94130246                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       132324181471                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       49229424126                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       45951101392                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.7                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        3952294632                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         126119646                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1315511448500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 695189                       # Simulator instruction rate (inst/s)
host_mem_usage                                 706644                       # Number of bytes of host memory used
host_op_rate                                   697147                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2213.51                       # Real time elapsed on the host
host_tick_rate                               28891476                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1538803293                       # Number of instructions simulated
sim_ops                                    1543137457                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.063951                       # Number of seconds simulated
sim_ticks                                 63951435000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.158508                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               25676341                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            25894239                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          3270391                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         31913494                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             25469                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          38579                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           13110                       # Number of indirect misses.
system.cpu0.branchPred.lookups               32047603                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         7021                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          2059                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          3260006                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  14220813                       # Number of branches committed
system.cpu0.commit.bw_lim_events               630779                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         128099                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       39461894                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            51819677                       # Number of instructions committed
system.cpu0.commit.committedOps              51881372                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    114715864                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.452260                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.048177                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     84826088     73.94%     73.94% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     19489406     16.99%     90.93% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      5869386      5.12%     96.05% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      1496749      1.30%     97.35% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1236284      1.08%     98.43% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       850926      0.74%     99.17% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       296773      0.26%     99.43% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7        19473      0.02%     99.45% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       630779      0.55%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    114715864                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      2131                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               41801                       # Number of function calls committed.
system.cpu0.commit.int_insts                 51764239                       # Number of committed integer instructions.
system.cpu0.commit.loads                     10952059                       # Number of loads committed
system.cpu0.commit.membars                      92659                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass        93082      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        35694179     68.80%     68.98% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           4627      0.01%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1300      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           282      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           847      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           141      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          223      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       10953718     21.11%     90.11% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       5132335      9.89%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          400      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          222      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         51881372                       # Class of committed instruction
system.cpu0.commit.refs                      16086675                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   51819677                       # Number of Instructions Simulated
system.cpu0.committedOps                     51881372                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.446080                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.446080                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             30663489                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                11201                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            23556291                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             102225199                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                12116130                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 74489676                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               3261216                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                17566                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              1121770                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   32047603                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  8059180                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    108552807                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                71343                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          633                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     111752457                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 688                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles         2485                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                6544016                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.252831                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles           9823660                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          25701810                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.881641                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         121652281                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.920327                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.752318                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                33838673     27.82%     27.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                68025287     55.92%     83.73% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                16027287     13.17%     96.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 3556400      2.92%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                   74635      0.06%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   13909      0.01%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   34534      0.03%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   16937      0.01%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   64619      0.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           121652281                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     1868                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1345                       # number of floating regfile writes
system.cpu0.idleCycles                        5102819                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             3701914                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                21897552                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.637456                       # Inst execution rate
system.cpu0.iew.exec_refs                    26364339                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   7952504                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               16844097                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             18734255                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts             61774                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2160167                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             9887221                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           91313135                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             18411835                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          2552904                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             80800736                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                 98485                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              3347213                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               3261216                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              3546307                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        59135                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads            7932                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          139                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          331                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           10                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      7782196                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      4752605                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           331                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1657885                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       2044029                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 42002239                       # num instructions consuming a value
system.cpu0.iew.wb_count                     77105429                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.751910                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 31581899                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.608302                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      78753784                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               118572666                       # number of integer regfile reads
system.cpu0.int_regfile_writes               48868998                       # number of integer regfile writes
system.cpu0.ipc                              0.408817                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.408817                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass            94436      0.11%      0.11% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             56159199     67.37%     67.49% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                5593      0.01%     67.49% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1415      0.00%     67.50% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     67.50% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                282      0.00%     67.50% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                851      0.00%     67.50% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     67.50% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     67.50% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                141      0.00%     67.50% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               223      0.00%     67.50% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     67.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     67.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     67.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     67.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     67.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     67.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     67.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     67.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     67.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     67.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     67.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     67.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     67.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     67.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     67.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     67.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     67.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     67.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     67.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     67.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     67.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     67.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     67.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     67.50% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            18693231     22.43%     89.92% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            8397573     10.07%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            422      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           258      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              83353640                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   2276                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               4509                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         2171                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              2411                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     330193                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.003961                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 289293     87.61%     87.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                   130      0.04%     87.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     40      0.01%     87.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     87.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     87.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     87.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     87.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     87.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     87.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  16      0.00%     87.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     87.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     87.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     87.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     87.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     87.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     87.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     87.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     87.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     87.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     87.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     87.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     87.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     87.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     87.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     87.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     87.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     87.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     87.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     87.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     87.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     87.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     87.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     87.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     87.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     87.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     87.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     87.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     87.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     87.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     87.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     87.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     87.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     87.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     87.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     87.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     87.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 27127      8.22%     95.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                13520      4.09%     99.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               62      0.02%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               5      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              83587121                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         288958979                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     77103258                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        130742806                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  91110890                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 83353640                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             202245                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       39431765                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           273734                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved         74146                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     19230112                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    121652281                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.685179                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.952279                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           64753569     53.23%     53.23% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           39992967     32.87%     86.10% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           11412416      9.38%     95.48% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            2752971      2.26%     97.75% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            1959656      1.61%     99.36% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             361723      0.30%     99.66% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             315679      0.26%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              90785      0.07%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              12515      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      121652281                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.657596                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           123445                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           19204                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            18734255                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            9887221                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   3173                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  1509                       # number of misc regfile writes
system.cpu0.numCycles                       126755100                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     1147772                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               21269585                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             32488842                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                540387                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                15435109                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               1289373                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 5355                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            146202326                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              97625745                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           59206556                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 71640037                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                511527                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               3261216                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles              3042500                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                26717718                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             1934                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       146200392                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles       7003834                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             59954                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  2844265                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         60449                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   205417132                       # The number of ROB reads
system.cpu0.rob.rob_writes                  189625654                       # The number of ROB writes
system.cpu0.timesIdled                          73528                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  940                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.404377                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               24711773                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            24859844                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2450056                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         28049190                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             13506                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          16476                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            2970                       # Number of indirect misses.
system.cpu1.branchPred.lookups               28132570                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          766                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          1545                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          2425647                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  14057631                       # Number of branches committed
system.cpu1.commit.bw_lim_events               938263                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         140647                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       32380473                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            50288581                       # Number of instructions committed
system.cpu1.commit.committedOps              50357308                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    104287801                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.482869                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.158267                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     76974818     73.81%     73.81% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     17923182     17.19%     91.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      4382540      4.20%     95.20% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1938719      1.86%     97.06% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       649446      0.62%     97.68% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      1171418      1.12%     98.80% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       273994      0.26%     99.07% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        35421      0.03%     99.10% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       938263      0.90%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    104287801                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               10824                       # Number of function calls committed.
system.cpu1.commit.int_insts                 50238058                       # Number of committed integer instructions.
system.cpu1.commit.loads                     10813344                       # Number of loads committed
system.cpu1.commit.membars                     103300                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       103300      0.21%      0.21% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        35215142     69.93%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            140      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             280      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       10814889     21.48%     91.61% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       4223557      8.39%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         50357308                       # Class of committed instruction
system.cpu1.commit.refs                      15038446                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   50288581                       # Number of Instructions Simulated
system.cpu1.committedOps                     50357308                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.209413                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.209413                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             29051162                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                25209                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            22756993                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              90787086                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                11268775                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 66141083                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               2426119                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                48860                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1012583                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   28132570                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  9366062                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                     97602219                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                65186                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles            2                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      98872709                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                4901056                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.253200                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           9846972                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          24725279                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.889877                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         109899722                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.904876                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.766620                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                32151310     29.26%     29.26% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                59610638     54.24%     83.50% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                15593641     14.19%     97.69% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 2212802      2.01%     99.70% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                   54455      0.05%     99.75% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   10295      0.01%     99.76% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  187221      0.17%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   18224      0.02%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   61136      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           109899722                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        1208516                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2748467                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                20487205                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.671492                       # Inst execution rate
system.cpu1.iew.exec_refs                    23520472                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   6483078                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               15742543                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             17298629                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             80020                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1377089                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             7651275                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           82707666                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             17037394                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1989768                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             74608274                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                122028                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              2709906                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               2426119                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              2918528                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        36940                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads             123                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation            4                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      6485285                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      3426173                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents             4                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       974632                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1773835                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 39961533                       # num instructions consuming a value
system.cpu1.iew.wb_count                     72002714                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.745126                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 29776362                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.648041                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      73252846                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               109577505                       # number of integer regfile reads
system.cpu1.int_regfile_writes               46225284                       # number of integer regfile writes
system.cpu1.ipc                              0.452609                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.452609                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           103770      0.14%      0.14% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             52577579     68.64%     68.78% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 415      0.00%     68.78% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  280      0.00%     68.78% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     68.78% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     68.78% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     68.78% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     68.78% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     68.78% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     68.78% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     68.78% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     68.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     68.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     68.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     68.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     68.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     68.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     68.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     68.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     68.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     68.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     68.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     68.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     68.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     68.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     68.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     68.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     68.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     68.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     68.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     68.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     68.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     68.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     68.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     68.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     68.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     68.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     68.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     68.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     68.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     68.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     68.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     68.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     68.78% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     68.78% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            17263775     22.54%     91.32% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            6652223      8.68%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              76598042                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     379766                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.004958                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 354277     93.29%     93.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     93.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     93.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     93.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     93.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     93.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     93.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     93.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     93.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     93.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     93.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     93.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     93.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     93.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     93.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     93.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     93.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     93.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     93.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     93.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     93.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     93.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     93.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     93.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     93.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     93.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     93.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     93.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     93.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     93.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     93.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     93.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     93.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     93.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     93.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     93.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     93.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     93.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     93.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     93.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     93.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     93.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     93.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     93.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     93.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     93.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 24301      6.40%     99.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 1188      0.31%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              76874038                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         263707374                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     72002714                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        115058027                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  82460778                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 76598042                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             246888                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       32350358                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           231802                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        106241                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     13916087                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    109899722                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.696981                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.985785                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           58668015     53.38%     53.38% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           35657740     32.45%     85.83% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           10256679      9.33%     95.16% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2280208      2.07%     97.24% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2203750      2.01%     99.24% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             334198      0.30%     99.55% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             405011      0.37%     99.91% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              82704      0.08%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              11417      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      109899722                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.689400                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           106966                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores            8708                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            17298629                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            7651275                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    470                       # number of misc regfile reads
system.cpu1.numCycles                       111108238                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    16724787                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               19415529                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             32014066                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                442432                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                13720941                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1502622                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 5076                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            130011562                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              87226964                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           54410864                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 64162721                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                172623                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               2426119                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              2714939                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                22396798                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       130011562                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles       7459473                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             81262                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  2481322                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         81499                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   186084927                       # The number of ROB reads
system.cpu1.rob.rob_writes                  171089149                       # The number of ROB writes
system.cpu1.timesIdled                          15099                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          2193233                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                 4770                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             2202576                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                 39628                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2546741                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5068088                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        38227                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        31576                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2126663                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1953497                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      4253727                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        1985073                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  63951435000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2387341                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       925264                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1596177                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1985                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           1306                       # Transaction distribution
system.membus.trans_dist::ReadExReq            155786                       # Transaction distribution
system.membus.trans_dist::ReadExResp           155760                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2387344                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           226                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      7611189                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                7611189                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    221975360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               221975360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             2664                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2546647                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2546647    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2546647                       # Request fanout histogram
system.membus.respLayer1.occupancy        13139249479                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             20.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          9464117049                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              14.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON    63951435000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  63951435000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  63951435000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  63951435000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  63951435000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON    63951435000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  63951435000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  63951435000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  63951435000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  63951435000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                152                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           76                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    7551631.578947                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   16310677.391690                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           76    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        25500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     65164500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             76                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    63377511000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    573924000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  63951435000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      7981816                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         7981816                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      7981816                       # number of overall hits
system.cpu0.icache.overall_hits::total        7981816                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        77360                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         77360                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        77360                       # number of overall misses
system.cpu0.icache.overall_misses::total        77360                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   4201760490                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   4201760490                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   4201760490                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   4201760490                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      8059176                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      8059176                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      8059176                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      8059176                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.009599                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.009599                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.009599                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.009599                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 54314.380688                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 54314.380688                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 54314.380688                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 54314.380688                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        10237                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              249                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    41.112450                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        72056                       # number of writebacks
system.cpu0.icache.writebacks::total            72056                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         5273                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         5273                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         5273                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         5273                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        72087                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        72087                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        72087                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        72087                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   3897926990                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   3897926990                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   3897926990                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   3897926990                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.008945                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.008945                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.008945                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.008945                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 54072.537212                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 54072.537212                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 54072.537212                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 54072.537212                       # average overall mshr miss latency
system.cpu0.icache.replacements                 72056                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      7981816                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        7981816                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        77360                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        77360                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   4201760490                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   4201760490                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      8059176                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      8059176                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.009599                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.009599                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 54314.380688                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 54314.380688                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         5273                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         5273                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        72087                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        72087                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   3897926990                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   3897926990                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.008945                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.008945                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 54072.537212                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 54072.537212                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  63951435000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.991757                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            8055330                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            72118                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           111.696525                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.991757                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999742                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999742                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         16190438                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        16190438                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  63951435000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     15847654                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        15847654                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     15847654                       # number of overall hits
system.cpu0.dcache.overall_hits::total       15847654                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      7443976                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       7443976                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      7443976                       # number of overall misses
system.cpu0.dcache.overall_misses::total      7443976                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 388659717145                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 388659717145                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 388659717145                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 388659717145                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     23291630                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     23291630                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     23291630                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     23291630                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.319599                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.319599                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.319599                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.319599                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 52211.307122                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 52211.307122                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 52211.307122                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 52211.307122                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      3941781                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        19611                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            66139                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            287                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    59.598437                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    68.331010                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1043367                       # number of writebacks
system.cpu0.dcache.writebacks::total          1043367                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      6398576                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      6398576                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      6398576                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      6398576                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1045400                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1045400                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1045400                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1045400                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  55275316447                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  55275316447                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  55275316447                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  55275316447                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.044883                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.044883                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.044883                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.044883                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 52874.800504                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 52874.800504                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 52874.800504                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 52874.800504                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1043367                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     12315346                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       12315346                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      5875744                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      5875744                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 311461087500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 311461087500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     18191090                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     18191090                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.323001                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.323001                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 53007.940356                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 53007.940356                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      5086581                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      5086581                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       789163                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       789163                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  43579520500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  43579520500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.043382                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.043382                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 55222.457845                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 55222.457845                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      3532308                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       3532308                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      1568232                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1568232                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  77198629645                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  77198629645                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      5100540                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      5100540                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.307464                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.307464                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 49226.536409                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 49226.536409                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1311995                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1311995                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       256237                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       256237                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  11695795947                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  11695795947                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.050237                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.050237                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 45644.446146                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 45644.446146                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data        31770                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        31770                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          692                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          692                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     24844000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     24844000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data        32462                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        32462                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.021317                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.021317                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 35901.734104                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 35901.734104                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          632                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          632                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           60                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           60                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1052500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1052500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.001848                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.001848                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 17541.666667                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 17541.666667                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data        31155                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        31155                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          851                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          851                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      8180000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      8180000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data        32006                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        32006                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.026589                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.026589                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  9612.220917                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  9612.220917                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          851                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          851                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      7329000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      7329000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.026589                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.026589                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  8612.220917                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  8612.220917                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         1395                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           1395                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          664                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          664                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data      8803999                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total      8803999                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         2059                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         2059                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.322487                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.322487                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 13259.034639                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 13259.034639                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          664                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          664                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data      8139999                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total      8139999                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.322487                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.322487                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 12259.034639                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 12259.034639                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  63951435000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.974149                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           16959512                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1045034                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.228670                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.974149                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999192                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999192                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         47761316                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        47761316                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  63951435000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               35220                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              483647                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                6620                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              475562                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1001049                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              35220                       # number of overall hits
system.l2.overall_hits::.cpu0.data             483647                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               6620                       # number of overall hits
system.l2.overall_hits::.cpu1.data             475562                       # number of overall hits
system.l2.overall_hits::total                 1001049                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             36850                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            558260                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              8322                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            517670                       # number of demand (read+write) misses
system.l2.demand_misses::total                1121102                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            36850                       # number of overall misses
system.l2.overall_misses::.cpu0.data           558260                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             8322                       # number of overall misses
system.l2.overall_misses::.cpu1.data           517670                       # number of overall misses
system.l2.overall_misses::total               1121102                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   3403154498                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  48483307495                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    804328998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  45023023996                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      97713814987                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   3403154498                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  48483307495                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    804328998                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  45023023996                       # number of overall miss cycles
system.l2.overall_miss_latency::total     97713814987                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           72070                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1041907                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           14942                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          993232                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2122151                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          72070                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1041907                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          14942                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         993232                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2122151                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.511308                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.535806                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.556954                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.521197                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.528286                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.511308                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.535806                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.556954                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.521197                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.528286                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 92351.546757                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 86847.181412                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 96650.925018                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 86972.441895                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87158.719712                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 92351.546757                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 86847.181412                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 96650.925018                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 86972.441895                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87158.719712                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs              35161                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                       849                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      41.414605                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                    827280                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              925264                       # number of writebacks
system.l2.writebacks::total                    925264                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            507                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         190552                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            318                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         169091                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              360468                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           507                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        190552                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           318                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        169091                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             360468                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        36343                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       367708                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         8004                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       348579                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            760634                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        36343                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       367708                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         8004                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       348579                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      1801705                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2562339                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   3004386005                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  34185196996                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    708454002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  32615910503                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  70513947506                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   3004386005                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  34185196996                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    708454002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  32615910503                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 143032812218                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 213546759724                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.504274                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.352918                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.535671                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.350954                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.358426                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.504274                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.352918                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.535671                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.350954                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.207425                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 82667.528960                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 92968.325400                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 88512.494003                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 93568.202626                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92704.175078                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 82667.528960                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 92968.325400                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 88512.494003                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 93568.202626                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 79387.475873                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 83340.557094                       # average overall mshr miss latency
system.l2.replacements                        4481782                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       933643                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           933643                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       933643                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       933643                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1157464                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1157464                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1157464                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1157464                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      1801705                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        1801705                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 143032812218                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 143032812218                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 79387.475873                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 79387.475873                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              13                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              37                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   50                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           140                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           244                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                384                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1043000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       773000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1816000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          153                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          281                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              434                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.915033                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.868327                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.884793                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data         7450                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  3168.032787                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4729.166667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data          140                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          244                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           384                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      2793500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      4803000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      7596500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.915033                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.868327                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.884793                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19953.571429                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19684.426230                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19782.552083                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           137                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            10                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                147                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          118                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           99                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              217                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      1069500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       477000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      1546500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          255                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          109                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            364                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.462745                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.908257                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.596154                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  9063.559322                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  4818.181818                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  7126.728111                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          118                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           99                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          217                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      2382000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      1990000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      4372000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.462745                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.908257                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.596154                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20186.440678                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20101.010101                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20147.465438                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           143775                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           139964                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                283739                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         110873                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          80743                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              191616                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   9732296500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   7305428499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   17037724999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       254648                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       220707                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            475355                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.435397                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.365838                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.403101                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 87778.778422                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 90477.546029                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 88915.983002                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        29434                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         6782                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            36216                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        81439                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        73961                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         155400                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   6817650000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   6162506504                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  12980156504                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.319810                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.335109                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.326914                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 83714.804946                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 83321.027352                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 83527.390631                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         35220                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          6620                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              41840                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        36850                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         8322                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            45172                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   3403154498                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    804328998                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   4207483496                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        72070                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        14942                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          87012                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.511308                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.556954                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.519147                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 92351.546757                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 96650.925018                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 93143.617639                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          507                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          318                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           825                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        36343                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         8004                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        44347                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   3004386005                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    708454002                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   3712840007                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.504274                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.535671                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.509665                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 82667.528960                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 88512.494003                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 83722.461655                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       339872                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       335598                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            675470                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       447387                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       436927                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          884314                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  38751010995                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  37717595497                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  76468606492                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       787259                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       772525                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1559784                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.568284                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.565583                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.566946                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 86616.309806                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 86324.707553                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86472.233270                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       161118                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       162309                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       323427                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       286269                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       274618                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       560887                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  27367546996                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  26453403999                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  53820950995                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.363627                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.355481                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.359593                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 95600.805522                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 96328.004716                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 95956.852263                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          190                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           68                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               258                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          675                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           54                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             729                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     35608000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     35608000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          865                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          122                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           987                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.780347                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.442623                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.738602                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 52752.592593                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 48844.993141                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          520                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          520                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          155                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           54                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          209                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      3264983                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      1062000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      4326983                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.179191                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.442623                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.211753                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 21064.406452                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19666.666667                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20703.267943                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  63951435000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  63951435000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999311                       # Cycle average of tags in use
system.l2.tags.total_refs                     5635979                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4482607                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.257299                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      23.747840                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.537618                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        4.442819                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.099821                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        3.846189                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    31.325023                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.371060                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.008400                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.069419                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.001560                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.060097                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.489453                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999989                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            29                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            35                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           29                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.453125                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.546875                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  38202903                       # Number of tag accesses
system.l2.tags.data_accesses                 38202903                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  63951435000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       2325952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      23562048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        512256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      22317568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    114040640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          162758464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      2325952                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       512256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2838208                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     59216896                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        59216896                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          36343                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         368157                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           8004                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         348712                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      1781885                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2543101                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       925264                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             925264                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         36370599                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        368436580                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          8010078                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        348976813                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   1783238171                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2545032242                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     36370599                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      8010078                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         44380677                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      925966650                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            925966650                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      925966650                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        36370599                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       368436580                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         8010078                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       348976813                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   1783238171                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3470998892                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    923409.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     36344.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    364060.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      8004.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    346984.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   1779733.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000080473250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        52931                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        52931                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4962646                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             875867                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2543104                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     925264                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2543104                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   925264                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   7979                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1855                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            149286                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            163967                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            156589                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            154829                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            177917                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            158004                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            158119                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            148428                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            158454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            147706                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           197859                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           166313                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           151858                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           146272                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           148804                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           150720                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             55405                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             55841                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             54662                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             55522                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             59657                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             60722                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             59000                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             58081                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             58993                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             57551                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            60164                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            61537                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            56490                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            56696                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            56615                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            56475                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.11                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.57                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  78493587037                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                12675625000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            126027180787                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     30962.41                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                49712.41                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2068227                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  840398                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.58                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.01                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2543104                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               925264                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  484636                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  455900                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  514310                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  318567                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  192740                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  150113                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   99529                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   72090                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   54943                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   44466                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  41621                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  41356                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  27607                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  15140                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  10249                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   5717                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   3571                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   1985                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    480                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    105                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  19153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  21520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  34339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  44625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  50974                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  54385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  56268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  57720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  59326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  60588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  64095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  65434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  56943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  56010                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  55484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  54721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  54379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  54080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       549915                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    402.514221                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   286.608678                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   345.647388                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        48872      8.89%      8.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       209223     38.05%     46.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       124821     22.70%     69.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        21569      3.92%     73.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        13462      2.45%     76.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         5410      0.98%     76.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         6748      1.23%     78.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         4149      0.75%     78.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       115661     21.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       549915                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        52931                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      47.892804                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     36.264003                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     48.199094                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          25368     47.93%     47.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63         16431     31.04%     78.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95          7370     13.92%     92.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127          904      1.71%     94.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159          881      1.66%     96.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191          608      1.15%     97.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223          436      0.82%     98.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255          290      0.55%     98.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287          200      0.38%     99.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319          126      0.24%     99.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351          114      0.22%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383           78      0.15%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415           64      0.12%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447           32      0.06%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479           12      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            6      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            4      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            4      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-735            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         52931                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        52931                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.445561                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.339979                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.000330                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            30607     57.82%     57.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1395      2.64%     60.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             6114     11.55%     72.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             5705     10.78%     82.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             4173      7.88%     90.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             2523      4.77%     95.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22             1218      2.30%     97.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              714      1.35%     99.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              309      0.58%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               94      0.18%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               45      0.09%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               19      0.04%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                8      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                7      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         52931                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              162248000                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  510656                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                59098304                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               162758656                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             59216896                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2537.05                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       924.11                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2545.04                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    925.97                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        27.04                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    19.82                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    7.22                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   63951416000                       # Total gap between requests
system.mem_ctrls.avgGap                      18438.47                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      2326016                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     23299840                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       512256                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     22206976                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    113902912                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     59098304                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 36371599.792874075472                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 364336468.759457826614                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 8010078.272676758468                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 347247501.170223951340                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 1781084537.039708375931                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 924112242.360159635544                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        36344                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       368157                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         8004                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       348712                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      1781887                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       925264                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1496294577                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  18948573194                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    374824157                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  18173768877                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher  87033719982                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1587371848199                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     41170.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     51468.73                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     46829.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     52116.84                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     48843.57                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1715588.04                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    84.10                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1954632120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1038922995                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          9053420040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2424799620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     5048652960.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      27356817120                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1520031360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        48397276215                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        756.781708                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   3576434528                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2135640000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  58239360472                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1971732420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1048004430                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          9047372460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2395405800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     5048652960.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      25615261350                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2986604640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        48113034060                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        752.337052                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   7206482541                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2135640000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  54609312459                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                574                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          288                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    29157845.486111                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   54152902.763603                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          288    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        17500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    303236500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            288                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    55553975500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   8397459500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  63951435000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      9350303                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         9350303                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      9350303                       # number of overall hits
system.cpu1.icache.overall_hits::total        9350303                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        15759                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         15759                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        15759                       # number of overall misses
system.cpu1.icache.overall_misses::total        15759                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    963077500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    963077500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    963077500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    963077500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      9366062                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      9366062                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      9366062                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      9366062                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001683                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001683                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001683                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001683                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 61112.856146                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 61112.856146                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 61112.856146                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 61112.856146                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          426                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               12                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    35.500000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        14942                       # number of writebacks
system.cpu1.icache.writebacks::total            14942                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          817                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          817                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          817                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          817                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        14942                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        14942                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        14942                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        14942                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    900229500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    900229500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    900229500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    900229500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001595                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001595                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001595                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001595                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 60248.259938                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 60248.259938                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 60248.259938                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 60248.259938                       # average overall mshr miss latency
system.cpu1.icache.replacements                 14942                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      9350303                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        9350303                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        15759                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        15759                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    963077500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    963077500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      9366062                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      9366062                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001683                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001683                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 61112.856146                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 61112.856146                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          817                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          817                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        14942                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        14942                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    900229500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    900229500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001595                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001595                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 60248.259938                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 60248.259938                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  63951435000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           10269002                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            14974                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           685.788834                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           20                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         18747066                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        18747066                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  63951435000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     13788743                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        13788743                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     13788743                       # number of overall hits
system.cpu1.dcache.overall_hits::total       13788743                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      7227987                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       7227987                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      7227987                       # number of overall misses
system.cpu1.dcache.overall_misses::total      7227987                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 376932018700                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 376932018700                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 376932018700                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 376932018700                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     21016730                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     21016730                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     21016730                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     21016730                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.343916                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.343916                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.343916                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.343916                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 52148.961903                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 52148.961903                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 52148.961903                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 52148.961903                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      2956622                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        19179                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            39807                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            300                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    74.273922                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    63.930000                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       992673                       # number of writebacks
system.cpu1.dcache.writebacks::total           992673                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      6232856                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      6232856                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      6232856                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      6232856                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       995131                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       995131                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       995131                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       995131                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  51587923456                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  51587923456                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  51587923456                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  51587923456                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.047349                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.047349                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.047349                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.047349                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 51840.334042                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 51840.334042                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 51840.334042                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 51840.334042                       # average overall mshr miss latency
system.cpu1.dcache.replacements                992673                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     11006708                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       11006708                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5821797                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5821797                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 311222150000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 311222150000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     16828505                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     16828505                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.345949                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.345949                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 53458.090346                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 53458.090346                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      5047925                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      5047925                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       773872                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       773872                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  42461127500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  42461127500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.045986                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.045986                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 54868.411701                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 54868.411701                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      2782035                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2782035                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1406190                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1406190                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  65709868700                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  65709868700                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      4188225                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4188225                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.335748                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.335748                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 46729.011513                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 46729.011513                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1184931                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1184931                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       221259                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       221259                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   9126795956                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   9126795956                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.052829                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.052829                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 41249.377228                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 41249.377228                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        35067                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        35067                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          403                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          403                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     29672000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     29672000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        35470                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        35470                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.011362                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.011362                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 73627.791563                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 73627.791563                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          171                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          171                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          232                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          232                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     16176500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     16176500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.006541                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.006541                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 69726.293103                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69726.293103                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        34710                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        34710                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          607                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          607                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      5355000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      5355000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        35317                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        35317                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.017187                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.017187                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8822.075783                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8822.075783                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          607                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          607                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      4753000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      4753000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.017187                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.017187                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7830.313015                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7830.313015                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       114000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       114000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       109000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       109000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          872                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            872                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          673                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          673                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data      7933999                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total      7933999                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         1545                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         1545                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.435599                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.435599                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 11789.002972                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 11789.002972                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          673                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          673                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data      7260999                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total      7260999                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.435599                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.435599                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 10789.002972                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 10789.002972                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  63951435000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.754699                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           14857339                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           995230                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.928548                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.754699                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.992334                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.992334                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         43173325                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        43173325                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  63951435000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1650355                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1858907                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1189395                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3556518                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          2682158                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1983                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          1453                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           3436                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            5                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            5                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           475883                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          475884                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         87028                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1563327                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          987                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          987                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       216212                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      3133523                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        44826                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      2983080                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6377641                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      9224064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    133457600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1912576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    127097920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              271692160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         7170670                       # Total snoops (count)
system.tol2bus.snoopTraffic                  59478784                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          9294619                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.221424                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.423308                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                7268147     78.20%     78.20% # Request fanout histogram
system.tol2bus.snoop_fanout::1                1994896     21.46%     99.66% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  31576      0.34%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            9294619                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4249917468                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1568801143                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         108357042                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1494497327                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          22601622                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
