--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml CPU_TOP.twx CPU_TOP.ncd -o CPU_TOP.twr CPU_TOP.pcf -ucf
CPU_TOP.ucf

Design file:              CPU_TOP.ncd
Physical constraint file: CPU_TOP.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock Clk_in to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
COM_rdn     |   14.908(R)|Clk_base          |   0.000|
LED<13>     |   11.909(R)|Clk_base          |   0.000|
LED<15>     |   12.369(R)|Clk_base          |   0.000|
RAM1_we     |   16.245(R)|Clk_base          |   0.000|
RAM2_we     |   14.391(R)|Clk_base          |   0.000|
------------+------------+------------------+--------+

Clock Rst to Pad
-------------+------------+---------------------------------------------+--------+
             | clk (edge) |                                             | Clock  |
Destination  |   to PAD   |Internal Clock(s)                            | Phase  |
-------------+------------+---------------------------------------------+--------+
COM_rdn      |   20.956(R)|Clk_base                                     |   0.000|
LED<13>      |   17.957(R)|Clk_base                                     |   0.000|
LED<15>      |   18.417(R)|Clk_base                                     |   0.000|
RAM1_data<0> |   13.934(F)|Stage_mem_c/Memory_c/Mtrien_RAM1_data_not0001|   0.000|
RAM1_data<1> |   13.934(F)|Stage_mem_c/Memory_c/Mtrien_RAM1_data_not0001|   0.000|
RAM1_data<2> |   13.586(F)|Stage_mem_c/Memory_c/Mtrien_RAM1_data_not0001|   0.000|
RAM1_data<3> |   13.586(F)|Stage_mem_c/Memory_c/Mtrien_RAM1_data_not0001|   0.000|
RAM1_data<4> |   13.578(F)|Stage_mem_c/Memory_c/Mtrien_RAM1_data_not0001|   0.000|
RAM1_data<5> |   13.578(F)|Stage_mem_c/Memory_c/Mtrien_RAM1_data_not0001|   0.000|
RAM1_data<6> |   13.558(F)|Stage_mem_c/Memory_c/Mtrien_RAM1_data_not0001|   0.000|
RAM1_data<7> |   13.558(F)|Stage_mem_c/Memory_c/Mtrien_RAM1_data_not0001|   0.000|
RAM1_data<8> |   13.559(F)|Stage_mem_c/Memory_c/Mtrien_RAM1_data_not0001|   0.000|
RAM1_data<9> |   13.559(F)|Stage_mem_c/Memory_c/Mtrien_RAM1_data_not0001|   0.000|
RAM1_data<10>|   13.578(F)|Stage_mem_c/Memory_c/Mtrien_RAM1_data_not0001|   0.000|
RAM1_data<11>|   13.578(F)|Stage_mem_c/Memory_c/Mtrien_RAM1_data_not0001|   0.000|
RAM1_data<12>|   13.571(F)|Stage_mem_c/Memory_c/Mtrien_RAM1_data_not0001|   0.000|
RAM1_data<13>|   13.571(F)|Stage_mem_c/Memory_c/Mtrien_RAM1_data_not0001|   0.000|
RAM1_data<14>|   13.703(F)|Stage_mem_c/Memory_c/Mtrien_RAM1_data_not0001|   0.000|
RAM1_data<15>|   13.703(F)|Stage_mem_c/Memory_c/Mtrien_RAM1_data_not0001|   0.000|
RAM1_we      |   22.293(R)|Clk_base                                     |   0.000|
RAM2_addr<0> |   10.538(F)|Rst_IBUF                                     |   0.000|
RAM2_addr<1> |   10.645(F)|Rst_IBUF                                     |   0.000|
RAM2_addr<2> |   10.632(F)|Rst_IBUF                                     |   0.000|
RAM2_addr<3> |   10.271(F)|Rst_IBUF                                     |   0.000|
RAM2_addr<4> |   11.174(F)|Rst_IBUF                                     |   0.000|
RAM2_addr<5> |   10.327(F)|Rst_IBUF                                     |   0.000|
RAM2_addr<6> |   10.114(F)|Rst_IBUF                                     |   0.000|
RAM2_addr<7> |   10.846(F)|Rst_IBUF                                     |   0.000|
RAM2_addr<8> |   11.568(F)|Rst_IBUF                                     |   0.000|
RAM2_addr<9> |   11.343(F)|Rst_IBUF                                     |   0.000|
RAM2_addr<10>|   11.212(F)|Rst_IBUF                                     |   0.000|
RAM2_addr<11>|   11.516(F)|Rst_IBUF                                     |   0.000|
RAM2_addr<12>|   10.666(F)|Rst_IBUF                                     |   0.000|
RAM2_addr<13>|   10.831(F)|Rst_IBUF                                     |   0.000|
RAM2_addr<14>|   11.734(F)|Rst_IBUF                                     |   0.000|
RAM2_we      |   20.439(R)|Clk_base                                     |   0.000|
-------------+------------+---------------------------------------------+--------+

Clock to Setup on destination clock Clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_in         |    1.612|         |         |         |
Rst            |    1.612|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Rst
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_in         |    1.612|         |    9.366|         |
Rst            |    1.612|         |    9.366|    3.789|
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
Clk_in         |LED<14>        |    9.950|
Rst            |COM_rdn        |   15.115|
Rst            |COM_wrn        |   15.140|
Rst            |LED<14>        |   15.998|
Rst            |RAM1_addr<0>   |   14.020|
Rst            |RAM1_addr<1>   |   15.545|
Rst            |RAM1_addr<2>   |   14.452|
Rst            |RAM1_addr<3>   |   14.198|
Rst            |RAM1_addr<4>   |   14.416|
Rst            |RAM1_addr<5>   |   14.733|
Rst            |RAM1_addr<6>   |   14.051|
Rst            |RAM1_addr<7>   |   13.445|
Rst            |RAM1_addr<8>   |   14.102|
Rst            |RAM1_addr<9>   |   13.691|
Rst            |RAM1_addr<10>  |   13.862|
Rst            |RAM1_addr<11>  |   14.653|
Rst            |RAM1_addr<12>  |   13.945|
Rst            |RAM1_addr<13>  |   13.900|
Rst            |RAM1_addr<14>  |   14.237|
Rst            |RAM1_addr<15>  |   13.403|
Rst            |RAM1_en        |   13.681|
Rst            |RAM1_oe        |   14.373|
Rst            |RAM1_we        |   12.057|
---------------+---------------+---------+


Analysis completed Mon Dec 08 18:07:01 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 201 MB



