{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 12 12:56:03 2017 " "Info: Processing started: Mon Jun 12 12:56:03 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off digital_clock -c digital_clock " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off digital_clock -c digital_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digital_clock.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file digital_clock.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 digital_clock " "Info: Found entity 1: digital_clock" {  } { { "digital_clock.bdf" "" { Schematic "F:/quartus/digital_clock/digital_clock.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timer-timer_architecture " "Info: Found design unit 1: timer-timer_architecture" {  } { { "timer.vhd" "" { Text "F:/quartus/digital_clock/timer.vhd" 64 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 timer " "Info: Found entity 1: timer" {  } { { "timer.vhd" "" { Text "F:/quartus/digital_clock/timer.vhd" 29 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_shower.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file led_shower.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 led_shower-led_shower_architecture " "Info: Found design unit 1: led_shower-led_shower_architecture" {  } { { "led_shower.vhd" "" { Text "F:/quartus/digital_clock/led_shower.vhd" 60 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 led_shower " "Info: Found entity 1: led_shower" {  } { { "led_shower.vhd" "" { Text "F:/quartus/digital_clock/led_shower.vhd" 29 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_divider.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file clk_divider.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 clk_divider " "Info: Found entity 1: clk_divider" {  } { { "clk_divider.bdf" "" { Schematic "F:/quartus/digital_clock/clk_divider.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce-debounce_architecture " "Info: Found design unit 1: debounce-debounce_architecture" {  } { { "debounce.vhd" "" { Text "F:/quartus/digital_clock/debounce.vhd" 44 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Info: Found entity 1: debounce" {  } { { "debounce.vhd" "" { Text "F:/quartus/digital_clock/debounce.vhd" 29 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "music.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file music.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 music-music_architecture " "Info: Found design unit 1: music-music_architecture" {  } { { "music.vhd" "" { Text "F:/quartus/digital_clock/music.vhd" 44 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 music " "Info: Found entity 1: music" {  } { { "music.vhd" "" { Text "F:/quartus/digital_clock/music.vhd" 29 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "digital_clock " "Info: Elaborating entity \"digital_clock\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer timer:inst " "Info: Elaborating entity \"timer\" for hierarchy \"timer:inst\"" {  } { { "digital_clock.bdf" "inst" { Schematic "F:/quartus/digital_clock/digital_clock.bdf" { { 736 1816 2008 1080 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALARM timer.vhd(333) " "Warning (10631): VHDL Process Statement warning at timer.vhd(333): inferring latch(es) for signal or variable \"ALARM\", which holds its previous value in one or more paths through the process" {  } { { "timer.vhd" "" { Text "F:/quartus/digital_clock/timer.vhd" 333 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALARM timer.vhd(333) " "Info (10041): Inferred latch for \"ALARM\" at timer.vhd(333)" {  } { { "timer.vhd" "" { Text "F:/quartus/digital_clock/timer.vhd" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_divider clk_divider:inst5 " "Info: Elaborating entity \"clk_divider\" for hierarchy \"clk_divider:inst5\"" {  } { { "digital_clock.bdf" "inst5" { Schematic "F:/quartus/digital_clock/digital_clock.bdf" { { 712 1624 1760 816 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:inst2 " "Info: Elaborating entity \"debounce\" for hierarchy \"debounce:inst2\"" {  } { { "digital_clock.bdf" "inst2" { Schematic "F:/quartus/digital_clock/digital_clock.bdf" { { 960 1600 1688 1056 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "music music:inst6 " "Info: Elaborating entity \"music\" for hierarchy \"music:inst6\"" {  } { { "digital_clock.bdf" "inst6" { Schematic "F:/quartus/digital_clock/digital_clock.bdf" { { 1240 1680 1856 1352 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_shower led_shower:inst1 " "Info: Elaborating entity \"led_shower\" for hierarchy \"led_shower:inst1\"" {  } { { "digital_clock.bdf" "inst1" { Schematic "F:/quartus/digital_clock/digital_clock.bdf" { { 736 2336 2528 1040 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "15 " "Info: Inferred 15 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "timer:inst\|Mod6 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"timer:inst\|Mod6\"" {  } { { "timer.vhd" "Mod6" { Text "F:/quartus/digital_clock/timer.vhd" 274 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "timer:inst\|Mod2 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"timer:inst\|Mod2\"" {  } { { "timer.vhd" "Mod2" { Text "F:/quartus/digital_clock/timer.vhd" 210 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "timer:inst\|Div0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"timer:inst\|Div0\"" {  } { { "timer.vhd" "Div0" { Text "F:/quartus/digital_clock/timer.vhd" 209 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "timer:inst\|Mod1 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"timer:inst\|Mod1\"" {  } { { "timer.vhd" "Mod1" { Text "F:/quartus/digital_clock/timer.vhd" 209 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "timer:inst\|Mod0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"timer:inst\|Mod0\"" {  } { { "timer.vhd" "Mod0" { Text "F:/quartus/digital_clock/timer.vhd" 208 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "timer:inst\|Div3 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"timer:inst\|Div3\"" {  } { { "timer.vhd" "Div3" { Text "F:/quartus/digital_clock/timer.vhd" 275 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "timer:inst\|Mod7 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"timer:inst\|Mod7\"" {  } { { "timer.vhd" "Mod7" { Text "F:/quartus/digital_clock/timer.vhd" 275 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "timer:inst\|Div1 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"timer:inst\|Div1\"" {  } { { "timer.vhd" "Div1" { Text "F:/quartus/digital_clock/timer.vhd" 211 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "timer:inst\|Mod3 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"timer:inst\|Mod3\"" {  } { { "timer.vhd" "Mod3" { Text "F:/quartus/digital_clock/timer.vhd" 211 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "timer:inst\|Mod8 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"timer:inst\|Mod8\"" {  } { { "timer.vhd" "Mod8" { Text "F:/quartus/digital_clock/timer.vhd" 276 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "timer:inst\|Mod4 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"timer:inst\|Mod4\"" {  } { { "timer.vhd" "Mod4" { Text "F:/quartus/digital_clock/timer.vhd" 222 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "timer:inst\|Div4 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"timer:inst\|Div4\"" {  } { { "timer.vhd" "Div4" { Text "F:/quartus/digital_clock/timer.vhd" 277 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "timer:inst\|Mod9 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"timer:inst\|Mod9\"" {  } { { "timer.vhd" "Mod9" { Text "F:/quartus/digital_clock/timer.vhd" 277 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "timer:inst\|Div2 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"timer:inst\|Div2\"" {  } { { "timer.vhd" "Div2" { Text "F:/quartus/digital_clock/timer.vhd" 223 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "timer:inst\|Mod5 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"timer:inst\|Mod5\"" {  } { { "timer.vhd" "Mod5" { Text "F:/quartus/digital_clock/timer.vhd" 223 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "timer:inst\|lpm_divide:Mod6 " "Info: Elaborated megafunction instantiation \"timer:inst\|lpm_divide:Mod6\"" {  } { { "timer.vhd" "" { Text "F:/quartus/digital_clock/timer.vhd" 274 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "timer:inst\|lpm_divide:Mod6 " "Info: Instantiated megafunction \"timer:inst\|lpm_divide:Mod6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Info: Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Info: Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "timer.vhd" "" { Text "F:/quartus/digital_clock/timer.vhd" 274 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_1ol.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_1ol.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_1ol " "Info: Found entity 1: lpm_divide_1ol" {  } { { "db/lpm_divide_1ol.tdf" "" { Text "F:/quartus/digital_clock/db/lpm_divide_1ol.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fkh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fkh " "Info: Found entity 1: sign_div_unsign_fkh" {  } { { "db/sign_div_unsign_fkh.tdf" "" { Text "F:/quartus/digital_clock/db/sign_div_unsign_fkh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_lie.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_lie.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_lie " "Info: Found entity 1: alt_u_div_lie" {  } { { "db/alt_u_div_lie.tdf" "" { Text "F:/quartus/digital_clock/db/alt_u_div_lie.tdf" 34 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_e7c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_e7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_e7c " "Info: Found entity 1: add_sub_e7c" {  } { { "db/add_sub_e7c.tdf" "" { Text "F:/quartus/digital_clock/db/add_sub_e7c.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_f7c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_f7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_f7c " "Info: Found entity 1: add_sub_f7c" {  } { { "db/add_sub_f7c.tdf" "" { Text "F:/quartus/digital_clock/db/add_sub_f7c.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_g7c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_g7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_g7c " "Info: Found entity 1: add_sub_g7c" {  } { { "db/add_sub_g7c.tdf" "" { Text "F:/quartus/digital_clock/db/add_sub_g7c.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_h7c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_h7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_h7c " "Info: Found entity 1: add_sub_h7c" {  } { { "db/add_sub_h7c.tdf" "" { Text "F:/quartus/digital_clock/db/add_sub_h7c.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_i7c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_i7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_i7c " "Info: Found entity 1: add_sub_i7c" {  } { { "db/add_sub_i7c.tdf" "" { Text "F:/quartus/digital_clock/db/add_sub_i7c.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_j7c.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_j7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_j7c " "Info: Found entity 1: add_sub_j7c" {  } { { "db/add_sub_j7c.tdf" "" { Text "F:/quartus/digital_clock/db/add_sub_j7c.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "timer:inst\|lpm_divide:Div0 " "Info: Elaborated megafunction instantiation \"timer:inst\|lpm_divide:Div0\"" {  } { { "timer.vhd" "" { Text "F:/quartus/digital_clock/timer.vhd" 209 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "timer:inst\|lpm_divide:Div0 " "Info: Instantiated megafunction \"timer:inst\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Info: Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Info: Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "timer.vhd" "" { Text "F:/quartus/digital_clock/timer.vhd" 209 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_svl.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_svl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_svl " "Info: Found entity 1: lpm_divide_svl" {  } { { "db/lpm_divide_svl.tdf" "" { Text "F:/quartus/digital_clock/db/lpm_divide_svl.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dkh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dkh " "Info: Found entity 1: sign_div_unsign_dkh" {  } { { "db/sign_div_unsign_dkh.tdf" "" { Text "F:/quartus/digital_clock/db/sign_div_unsign_dkh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_hie.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_hie.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_hie " "Info: Found entity 1: alt_u_div_hie" {  } { { "db/alt_u_div_hie.tdf" "" { Text "F:/quartus/digital_clock/db/alt_u_div_hie.tdf" 32 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "timer:inst\|lpm_divide:Mod8 " "Info: Elaborated megafunction instantiation \"timer:inst\|lpm_divide:Mod8\"" {  } { { "timer.vhd" "" { Text "F:/quartus/digital_clock/timer.vhd" 276 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "timer:inst\|lpm_divide:Mod8 " "Info: Instantiated megafunction \"timer:inst\|lpm_divide:Mod8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Info: Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Info: Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "timer.vhd" "" { Text "F:/quartus/digital_clock/timer.vhd" 276 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vnl.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_vnl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vnl " "Info: Found entity 1: lpm_divide_vnl" {  } { { "db/lpm_divide_vnl.tdf" "" { Text "F:/quartus/digital_clock/db/lpm_divide_vnl.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ekh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ekh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ekh " "Info: Found entity 1: sign_div_unsign_ekh" {  } { { "db/sign_div_unsign_ekh.tdf" "" { Text "F:/quartus/digital_clock/db/sign_div_unsign_ekh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_iie.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_iie.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_iie " "Info: Found entity 1: alt_u_div_iie" {  } { { "db/alt_u_div_iie.tdf" "" { Text "F:/quartus/digital_clock/db/alt_u_div_iie.tdf" 32 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "timer:inst\|lpm_divide:Div4 " "Info: Elaborated megafunction instantiation \"timer:inst\|lpm_divide:Div4\"" {  } { { "timer.vhd" "" { Text "F:/quartus/digital_clock/timer.vhd" 277 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "timer:inst\|lpm_divide:Div4 " "Info: Instantiated megafunction \"timer:inst\|lpm_divide:Div4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Info: Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Info: Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "timer.vhd" "" { Text "F:/quartus/digital_clock/timer.vhd" 277 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_rvl.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_rvl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_rvl " "Info: Found entity 1: lpm_divide_rvl" {  } { { "db/lpm_divide_rvl.tdf" "" { Text "F:/quartus/digital_clock/db/lpm_divide_rvl.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ckh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ckh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ckh " "Info: Found entity 1: sign_div_unsign_ckh" {  } { { "db/sign_div_unsign_ckh.tdf" "" { Text "F:/quartus/digital_clock/db/sign_div_unsign_ckh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_fie.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_fie.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_fie " "Info: Found entity 1: alt_u_div_fie" {  } { { "db/alt_u_div_fie.tdf" "" { Text "F:/quartus/digital_clock/db/alt_u_div_fie.tdf" 32 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "554 " "Info: Implemented 554 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Info: Implemented 10 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Info: Implemented 15 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "529 " "Info: Implemented 529 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "267 " "Info: Peak virtual memory: 267 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 12 12:56:06 2017 " "Info: Processing ended: Mon Jun 12 12:56:06 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 12 12:56:07 2017 " "Info: Processing started: Mon Jun 12 12:56:07 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off digital_clock -c digital_clock " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off digital_clock -c digital_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "digital_clock EPM570T100C5 " "Info: Selected device EPM570T100C5 for design \"digital_clock\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100C5 " "Info: Device EPM240T100C5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Info: Device EPM240T100I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Info: Device EPM240T100A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Info: Device EPM570T100I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Info: Device EPM570T100A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tsu 2.0 ns " "Info: Assuming a global tsu requirement of 2.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tco 1.0 ns " "Info: Assuming a global tco requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tpd 1.0 ns " "Info: Assuming a global tpd requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock in PIN 64 " "Info: Automatically promoted signal \"clk\" to use Global clock in PIN 64" {  } { { "digital_clock.bdf" "" { Schematic "F:/quartus/digital_clock/digital_clock.bdf" { { 760 1320 1488 776 "clk" "" } { 752 1570 1592 768 "clk" "" } } } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "scan_clk Global clock in PIN 62 " "Info: Automatically promoted signal \"scan_clk\" to use Global clock in PIN 62" {  } { { "digital_clock.bdf" "" { Schematic "F:/quartus/digital_clock/digital_clock.bdf" { { 704 1320 1488 720 "scan_clk" "" } { 696 2248 2336 776 "scan_clk" "" } } } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk_quad Global clock " "Info: Automatically promoted signal \"clk_quad\" to use Global clock" {  } { { "digital_clock.bdf" "" { Schematic "F:/quartus/digital_clock/digital_clock.bdf" { { 1176 1320 1488 1192 "clk_quad" "" } { 1040 1776 1835 1056 "CLK_QUAD" "" } } } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "clk_quad " "Info: Pin \"clk_quad\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { clk_quad } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_quad" } } } } { "digital_clock.bdf" "" { Schematic "F:/quartus/digital_clock/digital_clock.bdf" { { 1176 1320 1488 1192 "clk_quad" "" } { 1040 1776 1835 1056 "CLK_QUAD" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_quad } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/quartus/digital_clock/" 0 { } { { 0 { 0 ""} 0 463 3016 4146 0}  }  } }  } 0 0 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "CLK_32768 Global clock " "Info: Automatically promoted signal \"CLK_32768\" to use Global clock" {  } { { "digital_clock.bdf" "" { Schematic "F:/quartus/digital_clock/digital_clock.bdf" { { 1264 1320 1488 1280 "CLK_32768" "" } { 1256 1488 1680 1272 "CLK_32768" "" } } } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "CLK_32768 " "Info: Pin \"CLK_32768\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "d:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91/quartus/bin/pin_planner.ppl" { CLK_32768 } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK_32768" } } } } { "digital_clock.bdf" "" { Schematic "F:/quartus/digital_clock/digital_clock.bdf" { { 1264 1320 1488 1280 "CLK_32768" "" } { 1256 1488 1680 1272 "CLK_32768" "" } } } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_32768 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/quartus/digital_clock/" 0 { } { { 0 { 0 ""} 0 465 3016 4146 0}  }  } }  } 0 0 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Extra Info: Moving registers into LUTs to improve timing and density" {  } {  } 1 0 "Moving registers into LUTs to improve timing and density" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Info: Started processing fast register assignments" {  } {  } 0 0 "Started processing fast register assignments" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Info: Finished processing fast register assignments" {  } {  } 0 0 "Finished processing fast register assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Extra Info: Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 0 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "3.966 ns register pin " "Info: Estimated most critical path is register to pin delay of 3.966 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns timer:inst\|ALARM 1 REG LAB_X8_Y6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X8_Y6; Fanout = 1; REG Node = 'timer:inst\|ALARM'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { timer:inst|ALARM } "NODE_NAME" } } { "timer.vhd" "" { Text "F:/quartus/digital_clock/timer.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.644 ns) + CELL(2.322 ns) 3.966 ns ALARM 2 PIN PIN_72 0 " "Info: 2: + IC(1.644 ns) + CELL(2.322 ns) = 3.966 ns; Loc. = PIN_72; Fanout = 0; PIN Node = 'ALARM'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.966 ns" { timer:inst|ALARM ALARM } "NODE_NAME" } } { "digital_clock.bdf" "" { Schematic "F:/quartus/digital_clock/digital_clock.bdf" { { 1080 2608 2784 1096 "ALARM" "" } { 1072 2272 2608 1088 "alarm" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 58.55 % ) " "Info: Total cell delay = 2.322 ns ( 58.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.644 ns ( 41.45 % ) " "Info: Total interconnect delay = 1.644 ns ( 41.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.966 ns" { timer:inst|ALARM ALARM } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "28 " "Info: Average interconnect usage is 28% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "28 X0_Y0 X13_Y8 " "Info: Peak interconnect usage is 28% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/quartus/digital_clock/digital_clock.fit.smsg " "Info: Generated suppressed messages file F:/quartus/digital_clock/digital_clock.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 0 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "277 " "Info: Peak virtual memory: 277 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 12 12:56:08 2017 " "Info: Processing ended: Mon Jun 12 12:56:08 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 12 12:56:09 2017 " "Info: Processing started: Mon Jun 12 12:56:09 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off digital_clock -c digital_clock " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off digital_clock -c digital_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "217 " "Info: Peak virtual memory: 217 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 12 12:56:09 2017 " "Info: Processing ended: Mon Jun 12 12:56:09 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 12 12:56:10 2017 " "Info: Processing started: Mon Jun 12 12:56:10 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off digital_clock -c digital_clock " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off digital_clock -c digital_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "timer:inst\|ALARM " "Warning: Node \"timer:inst\|ALARM\" is a latch" {  } { { "timer.vhd" "" { Text "F:/quartus/digital_clock/timer.vhd" 55 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "scan_clk " "Info: Assuming node \"scan_clk\" is an undefined clock" {  } { { "digital_clock.bdf" "" { Schematic "F:/quartus/digital_clock/digital_clock.bdf" { { 704 1320 1488 720 "scan_clk" "" } { 696 2248 2336 776 "scan_clk" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "scan_clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_quad " "Info: Assuming node \"clk_quad\" is an undefined clock" {  } { { "digital_clock.bdf" "" { Schematic "F:/quartus/digital_clock/digital_clock.bdf" { { 1176 1320 1488 1192 "clk_quad" "" } { 1040 1776 1835 1056 "CLK_QUAD" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_quad" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "digital_clock.bdf" "" { Schematic "F:/quartus/digital_clock/digital_clock.bdf" { { 760 1320 1488 776 "clk" "" } { 752 1570 1592 768 "clk" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK_32768 " "Info: Assuming node \"CLK_32768\" is an undefined clock" {  } { { "digital_clock.bdf" "" { Schematic "F:/quartus/digital_clock/digital_clock.bdf" { { 1264 1320 1488 1280 "CLK_32768" "" } { 1256 1488 1680 1272 "CLK_32768" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK_32768" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "8 " "Warning: Found 8 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "music:inst6\|clk4hz " "Info: Detected ripple clock \"music:inst6\|clk4hz\" as buffer" {  } { { "music.vhd" "" { Text "F:/quartus/digital_clock/music.vhd" 51 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "music:inst6\|clk4hz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "debounce:inst2\|d3 " "Info: Detected ripple clock \"debounce:inst2\|d3\" as buffer" {  } { { "debounce.vhd" "" { Text "F:/quartus/digital_clock/debounce.vhd" 47 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "debounce:inst2\|d3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "debounce:inst2\|d2 " "Info: Detected ripple clock \"debounce:inst2\|d2\" as buffer" {  } { { "debounce.vhd" "" { Text "F:/quartus/digital_clock/debounce.vhd" 46 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "debounce:inst2\|d2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "debounce:inst2\|d1 " "Info: Detected ripple clock \"debounce:inst2\|d1\" as buffer" {  } { { "debounce.vhd" "" { Text "F:/quartus/digital_clock/debounce.vhd" 45 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "debounce:inst2\|d1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "timer:inst\|process_3~6 " "Info: Detected gated clock \"timer:inst\|process_3~6\" as buffer" {  } { { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "timer:inst\|process_3~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "debounce:inst2\|key_output " "Info: Detected gated clock \"debounce:inst2\|key_output\" as buffer" {  } { { "debounce.vhd" "" { Text "F:/quartus/digital_clock/debounce.vhd" 35 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "debounce:inst2\|key_output" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "timer:inst\|cur_state.setminute " "Info: Detected ripple clock \"timer:inst\|cur_state.setminute\" as buffer" {  } { { "timer.vhd" "" { Text "F:/quartus/digital_clock/timer.vhd" 66 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "timer:inst\|cur_state.setminute" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "timer:inst\|cur_state.sethour " "Info: Detected ripple clock \"timer:inst\|cur_state.sethour\" as buffer" {  } { { "timer.vhd" "" { Text "F:/quartus/digital_clock/timer.vhd" 66 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "timer:inst\|cur_state.sethour" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "scan_clk register led_shower:inst1\|CNT6\[1\] register led_shower:inst1\|SHUJU\[0\] 177.3 MHz 5.64 ns Internal " "Info: Clock \"scan_clk\" has Internal fmax of 177.3 MHz between source register \"led_shower:inst1\|CNT6\[1\]\" and destination register \"led_shower:inst1\|SHUJU\[0\]\" (period= 5.64 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.931 ns + Longest register register " "Info: + Longest register to register delay is 4.931 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns led_shower:inst1\|CNT6\[1\] 1 REG LC_X9_Y6_N7 19 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X9_Y6_N7; Fanout = 19; REG Node = 'led_shower:inst1\|CNT6\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { led_shower:inst1|CNT6[1] } "NODE_NAME" } } { "led_shower.vhd" "" { Text "F:/quartus/digital_clock/led_shower.vhd" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.524 ns) + CELL(0.511 ns) 4.035 ns led_shower:inst1\|Mux9~1 2 COMB LC_X8_Y5_N6 1 " "Info: 2: + IC(3.524 ns) + CELL(0.511 ns) = 4.035 ns; Loc. = LC_X8_Y5_N6; Fanout = 1; COMB Node = 'led_shower:inst1\|Mux9~1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.035 ns" { led_shower:inst1|CNT6[1] led_shower:inst1|Mux9~1 } "NODE_NAME" } } { "led_shower.vhd" "" { Text "F:/quartus/digital_clock/led_shower.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.591 ns) 4.931 ns led_shower:inst1\|SHUJU\[0\] 3 REG LC_X8_Y5_N7 7 " "Info: 3: + IC(0.305 ns) + CELL(0.591 ns) = 4.931 ns; Loc. = LC_X8_Y5_N7; Fanout = 7; REG Node = 'led_shower:inst1\|SHUJU\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.896 ns" { led_shower:inst1|Mux9~1 led_shower:inst1|SHUJU[0] } "NODE_NAME" } } { "led_shower.vhd" "" { Text "F:/quartus/digital_clock/led_shower.vhd" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.102 ns ( 22.35 % ) " "Info: Total cell delay = 1.102 ns ( 22.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.829 ns ( 77.65 % ) " "Info: Total interconnect delay = 3.829 ns ( 77.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.931 ns" { led_shower:inst1|CNT6[1] led_shower:inst1|Mux9~1 led_shower:inst1|SHUJU[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.931 ns" { led_shower:inst1|CNT6[1] {} led_shower:inst1|Mux9~1 {} led_shower:inst1|SHUJU[0] {} } { 0.000ns 3.524ns 0.305ns } { 0.000ns 0.511ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "scan_clk destination 3.547 ns + Shortest register " "Info: + Shortest clock path from clock \"scan_clk\" to destination register is 3.547 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns scan_clk 1 CLK PIN_62 20 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_62; Fanout = 20; CLK Node = 'scan_clk'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { scan_clk } "NODE_NAME" } } { "digital_clock.bdf" "" { Schematic "F:/quartus/digital_clock/digital_clock.bdf" { { 704 1320 1488 720 "scan_clk" "" } { 696 2248 2336 776 "scan_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.466 ns) + CELL(0.918 ns) 3.547 ns led_shower:inst1\|SHUJU\[0\] 2 REG LC_X8_Y5_N7 7 " "Info: 2: + IC(1.466 ns) + CELL(0.918 ns) = 3.547 ns; Loc. = LC_X8_Y5_N7; Fanout = 7; REG Node = 'led_shower:inst1\|SHUJU\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.384 ns" { scan_clk led_shower:inst1|SHUJU[0] } "NODE_NAME" } } { "led_shower.vhd" "" { Text "F:/quartus/digital_clock/led_shower.vhd" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 58.67 % ) " "Info: Total cell delay = 2.081 ns ( 58.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.466 ns ( 41.33 % ) " "Info: Total interconnect delay = 1.466 ns ( 41.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.547 ns" { scan_clk led_shower:inst1|SHUJU[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.547 ns" { scan_clk {} scan_clk~combout {} led_shower:inst1|SHUJU[0] {} } { 0.000ns 0.000ns 1.466ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "scan_clk source 3.547 ns - Longest register " "Info: - Longest clock path from clock \"scan_clk\" to source register is 3.547 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns scan_clk 1 CLK PIN_62 20 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_62; Fanout = 20; CLK Node = 'scan_clk'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { scan_clk } "NODE_NAME" } } { "digital_clock.bdf" "" { Schematic "F:/quartus/digital_clock/digital_clock.bdf" { { 704 1320 1488 720 "scan_clk" "" } { 696 2248 2336 776 "scan_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.466 ns) + CELL(0.918 ns) 3.547 ns led_shower:inst1\|CNT6\[1\] 2 REG LC_X9_Y6_N7 19 " "Info: 2: + IC(1.466 ns) + CELL(0.918 ns) = 3.547 ns; Loc. = LC_X9_Y6_N7; Fanout = 19; REG Node = 'led_shower:inst1\|CNT6\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.384 ns" { scan_clk led_shower:inst1|CNT6[1] } "NODE_NAME" } } { "led_shower.vhd" "" { Text "F:/quartus/digital_clock/led_shower.vhd" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 58.67 % ) " "Info: Total cell delay = 2.081 ns ( 58.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.466 ns ( 41.33 % ) " "Info: Total interconnect delay = 1.466 ns ( 41.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.547 ns" { scan_clk led_shower:inst1|CNT6[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.547 ns" { scan_clk {} scan_clk~combout {} led_shower:inst1|CNT6[1] {} } { 0.000ns 0.000ns 1.466ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.547 ns" { scan_clk led_shower:inst1|SHUJU[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.547 ns" { scan_clk {} scan_clk~combout {} led_shower:inst1|SHUJU[0] {} } { 0.000ns 0.000ns 1.466ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.547 ns" { scan_clk led_shower:inst1|CNT6[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.547 ns" { scan_clk {} scan_clk~combout {} led_shower:inst1|CNT6[1] {} } { 0.000ns 0.000ns 1.466ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "led_shower.vhd" "" { Text "F:/quartus/digital_clock/led_shower.vhd" 66 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "led_shower.vhd" "" { Text "F:/quartus/digital_clock/led_shower.vhd" 66 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.931 ns" { led_shower:inst1|CNT6[1] led_shower:inst1|Mux9~1 led_shower:inst1|SHUJU[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.931 ns" { led_shower:inst1|CNT6[1] {} led_shower:inst1|Mux9~1 {} led_shower:inst1|SHUJU[0] {} } { 0.000ns 3.524ns 0.305ns } { 0.000ns 0.511ns 0.591ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.547 ns" { scan_clk led_shower:inst1|SHUJU[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.547 ns" { scan_clk {} scan_clk~combout {} led_shower:inst1|SHUJU[0] {} } { 0.000ns 0.000ns 1.466ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.547 ns" { scan_clk led_shower:inst1|CNT6[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.547 ns" { scan_clk {} scan_clk~combout {} led_shower:inst1|CNT6[1] {} } { 0.000ns 0.000ns 1.466ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk_quad register timer:inst\|ALARM_MIN\[2\] register timer:inst\|ALARM_MIN\[3\] 88.86 MHz 11.254 ns Internal " "Info: Clock \"clk_quad\" has Internal fmax of 88.86 MHz between source register \"timer:inst\|ALARM_MIN\[2\]\" and destination register \"timer:inst\|ALARM_MIN\[3\]\" (period= 11.254 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.545 ns + Longest register register " "Info: + Longest register to register delay is 10.545 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns timer:inst\|ALARM_MIN\[2\] 1 REG LC_X12_Y6_N2 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y6_N2; Fanout = 14; REG Node = 'timer:inst\|ALARM_MIN\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { timer:inst|ALARM_MIN[2] } "NODE_NAME" } } { "timer.vhd" "" { Text "F:/quartus/digital_clock/timer.vhd" 105 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.728 ns) + CELL(0.747 ns) 4.475 ns timer:inst\|Add5~27 2 COMB LC_X2_Y7_N3 2 " "Info: 2: + IC(3.728 ns) + CELL(0.747 ns) = 4.475 ns; Loc. = LC_X2_Y7_N3; Fanout = 2; COMB Node = 'timer:inst\|Add5~27'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.475 ns" { timer:inst|ALARM_MIN[2] timer:inst|Add5~27 } "NODE_NAME" } } { "timer.vhd" "" { Text "F:/quartus/digital_clock/timer.vhd" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 5.290 ns timer:inst\|Add5~20 3 COMB LC_X2_Y7_N4 1 " "Info: 3: + IC(0.000 ns) + CELL(0.815 ns) = 5.290 ns; Loc. = LC_X2_Y7_N4; Fanout = 1; COMB Node = 'timer:inst\|Add5~20'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { timer:inst|Add5~27 timer:inst|Add5~20 } "NODE_NAME" } } { "timer.vhd" "" { Text "F:/quartus/digital_clock/timer.vhd" 191 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.495 ns) + CELL(1.760 ns) 10.545 ns timer:inst\|ALARM_MIN\[3\] 4 REG LC_X11_Y5_N1 15 " "Info: 4: + IC(3.495 ns) + CELL(1.760 ns) = 10.545 ns; Loc. = LC_X11_Y5_N1; Fanout = 15; REG Node = 'timer:inst\|ALARM_MIN\[3\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.255 ns" { timer:inst|Add5~20 timer:inst|ALARM_MIN[3] } "NODE_NAME" } } { "timer.vhd" "" { Text "F:/quartus/digital_clock/timer.vhd" 105 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.322 ns ( 31.50 % ) " "Info: Total cell delay = 3.322 ns ( 31.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.223 ns ( 68.50 % ) " "Info: Total interconnect delay = 7.223 ns ( 68.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.545 ns" { timer:inst|ALARM_MIN[2] timer:inst|Add5~27 timer:inst|Add5~20 timer:inst|ALARM_MIN[3] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.545 ns" { timer:inst|ALARM_MIN[2] {} timer:inst|Add5~27 {} timer:inst|Add5~20 {} timer:inst|ALARM_MIN[3] {} } { 0.000ns 3.728ns 0.000ns 3.495ns } { 0.000ns 0.747ns 0.815ns 1.760ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_quad destination 6.146 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_quad\" to destination register is 6.146 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk_quad 1 CLK PIN_66 31 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_66; Fanout = 31; CLK Node = 'clk_quad'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_quad } "NODE_NAME" } } { "digital_clock.bdf" "" { Schematic "F:/quartus/digital_clock/digital_clock.bdf" { { 1176 1320 1488 1192 "clk_quad" "" } { 1040 1776 1835 1056 "CLK_QUAD" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.096 ns) + CELL(0.918 ns) 6.146 ns timer:inst\|ALARM_MIN\[3\] 2 REG LC_X11_Y5_N1 15 " "Info: 2: + IC(4.096 ns) + CELL(0.918 ns) = 6.146 ns; Loc. = LC_X11_Y5_N1; Fanout = 15; REG Node = 'timer:inst\|ALARM_MIN\[3\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.014 ns" { clk_quad timer:inst|ALARM_MIN[3] } "NODE_NAME" } } { "timer.vhd" "" { Text "F:/quartus/digital_clock/timer.vhd" 105 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 33.36 % ) " "Info: Total cell delay = 2.050 ns ( 33.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.096 ns ( 66.64 % ) " "Info: Total interconnect delay = 4.096 ns ( 66.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.146 ns" { clk_quad timer:inst|ALARM_MIN[3] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.146 ns" { clk_quad {} clk_quad~combout {} timer:inst|ALARM_MIN[3] {} } { 0.000ns 0.000ns 4.096ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_quad source 6.146 ns - Longest register " "Info: - Longest clock path from clock \"clk_quad\" to source register is 6.146 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk_quad 1 CLK PIN_66 31 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_66; Fanout = 31; CLK Node = 'clk_quad'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_quad } "NODE_NAME" } } { "digital_clock.bdf" "" { Schematic "F:/quartus/digital_clock/digital_clock.bdf" { { 1176 1320 1488 1192 "clk_quad" "" } { 1040 1776 1835 1056 "CLK_QUAD" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.096 ns) + CELL(0.918 ns) 6.146 ns timer:inst\|ALARM_MIN\[2\] 2 REG LC_X12_Y6_N2 14 " "Info: 2: + IC(4.096 ns) + CELL(0.918 ns) = 6.146 ns; Loc. = LC_X12_Y6_N2; Fanout = 14; REG Node = 'timer:inst\|ALARM_MIN\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.014 ns" { clk_quad timer:inst|ALARM_MIN[2] } "NODE_NAME" } } { "timer.vhd" "" { Text "F:/quartus/digital_clock/timer.vhd" 105 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 33.36 % ) " "Info: Total cell delay = 2.050 ns ( 33.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.096 ns ( 66.64 % ) " "Info: Total interconnect delay = 4.096 ns ( 66.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.146 ns" { clk_quad timer:inst|ALARM_MIN[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.146 ns" { clk_quad {} clk_quad~combout {} timer:inst|ALARM_MIN[2] {} } { 0.000ns 0.000ns 4.096ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.146 ns" { clk_quad timer:inst|ALARM_MIN[3] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.146 ns" { clk_quad {} clk_quad~combout {} timer:inst|ALARM_MIN[3] {} } { 0.000ns 0.000ns 4.096ns } { 0.000ns 1.132ns 0.918ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.146 ns" { clk_quad timer:inst|ALARM_MIN[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.146 ns" { clk_quad {} clk_quad~combout {} timer:inst|ALARM_MIN[2] {} } { 0.000ns 0.000ns 4.096ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "timer.vhd" "" { Text "F:/quartus/digital_clock/timer.vhd" 105 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "timer.vhd" "" { Text "F:/quartus/digital_clock/timer.vhd" 105 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.545 ns" { timer:inst|ALARM_MIN[2] timer:inst|Add5~27 timer:inst|Add5~20 timer:inst|ALARM_MIN[3] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.545 ns" { timer:inst|ALARM_MIN[2] {} timer:inst|Add5~27 {} timer:inst|Add5~20 {} timer:inst|ALARM_MIN[3] {} } { 0.000ns 3.728ns 0.000ns 3.495ns } { 0.000ns 0.747ns 0.815ns 1.760ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.146 ns" { clk_quad timer:inst|ALARM_MIN[3] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.146 ns" { clk_quad {} clk_quad~combout {} timer:inst|ALARM_MIN[3] {} } { 0.000ns 0.000ns 4.096ns } { 0.000ns 1.132ns 0.918ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.146 ns" { clk_quad timer:inst|ALARM_MIN[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.146 ns" { clk_quad {} clk_quad~combout {} timer:inst|ALARM_MIN[2] {} } { 0.000ns 0.000ns 4.096ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register timer:inst\|TWINKLE register timer:inst\|MIN0\[2\] 182.08 MHz 5.492 ns Internal " "Info: Clock \"clk\" has Internal fmax of 182.08 MHz between source register \"timer:inst\|TWINKLE\" and destination register \"timer:inst\|MIN0\[2\]\" (period= 5.492 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.783 ns + Longest register register " "Info: + Longest register to register delay is 4.783 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns timer:inst\|TWINKLE 1 REG LC_X10_Y5_N9 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X10_Y5_N9; Fanout = 7; REG Node = 'timer:inst\|TWINKLE'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { timer:inst|TWINKLE } "NODE_NAME" } } { "timer.vhd" "" { Text "F:/quartus/digital_clock/timer.vhd" 203 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.947 ns) + CELL(0.200 ns) 1.147 ns timer:inst\|Selector12~0 2 COMB LC_X10_Y5_N2 7 " "Info: 2: + IC(0.947 ns) + CELL(0.200 ns) = 1.147 ns; Loc. = LC_X10_Y5_N2; Fanout = 7; COMB Node = 'timer:inst\|Selector12~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.147 ns" { timer:inst|TWINKLE timer:inst|Selector12~0 } "NODE_NAME" } } { "timer.vhd" "" { Text "F:/quartus/digital_clock/timer.vhd" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.045 ns) + CELL(0.591 ns) 4.783 ns timer:inst\|MIN0\[2\] 3 REG LC_X2_Y6_N5 1 " "Info: 3: + IC(3.045 ns) + CELL(0.591 ns) = 4.783 ns; Loc. = LC_X2_Y6_N5; Fanout = 1; REG Node = 'timer:inst\|MIN0\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.636 ns" { timer:inst|Selector12~0 timer:inst|MIN0[2] } "NODE_NAME" } } { "timer.vhd" "" { Text "F:/quartus/digital_clock/timer.vhd" 205 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.791 ns ( 16.54 % ) " "Info: Total cell delay = 0.791 ns ( 16.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.992 ns ( 83.46 % ) " "Info: Total interconnect delay = 3.992 ns ( 83.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.783 ns" { timer:inst|TWINKLE timer:inst|Selector12~0 timer:inst|MIN0[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.783 ns" { timer:inst|TWINKLE {} timer:inst|Selector12~0 {} timer:inst|MIN0[2] {} } { 0.000ns 0.947ns 3.045ns } { 0.000ns 0.200ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.547 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.547 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_64 29 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_64; Fanout = 29; CLK Node = 'clk'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "digital_clock.bdf" "" { Schematic "F:/quartus/digital_clock/digital_clock.bdf" { { 760 1320 1488 776 "clk" "" } { 752 1570 1592 768 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.466 ns) + CELL(0.918 ns) 3.547 ns timer:inst\|MIN0\[2\] 2 REG LC_X2_Y6_N5 1 " "Info: 2: + IC(1.466 ns) + CELL(0.918 ns) = 3.547 ns; Loc. = LC_X2_Y6_N5; Fanout = 1; REG Node = 'timer:inst\|MIN0\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.384 ns" { clk timer:inst|MIN0[2] } "NODE_NAME" } } { "timer.vhd" "" { Text "F:/quartus/digital_clock/timer.vhd" 205 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 58.67 % ) " "Info: Total cell delay = 2.081 ns ( 58.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.466 ns ( 41.33 % ) " "Info: Total interconnect delay = 1.466 ns ( 41.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.547 ns" { clk timer:inst|MIN0[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.547 ns" { clk {} clk~combout {} timer:inst|MIN0[2] {} } { 0.000ns 0.000ns 1.466ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.547 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 3.547 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_64 29 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_64; Fanout = 29; CLK Node = 'clk'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "digital_clock.bdf" "" { Schematic "F:/quartus/digital_clock/digital_clock.bdf" { { 760 1320 1488 776 "clk" "" } { 752 1570 1592 768 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.466 ns) + CELL(0.918 ns) 3.547 ns timer:inst\|TWINKLE 2 REG LC_X10_Y5_N9 7 " "Info: 2: + IC(1.466 ns) + CELL(0.918 ns) = 3.547 ns; Loc. = LC_X10_Y5_N9; Fanout = 7; REG Node = 'timer:inst\|TWINKLE'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.384 ns" { clk timer:inst|TWINKLE } "NODE_NAME" } } { "timer.vhd" "" { Text "F:/quartus/digital_clock/timer.vhd" 203 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 58.67 % ) " "Info: Total cell delay = 2.081 ns ( 58.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.466 ns ( 41.33 % ) " "Info: Total interconnect delay = 1.466 ns ( 41.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.547 ns" { clk timer:inst|TWINKLE } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.547 ns" { clk {} clk~combout {} timer:inst|TWINKLE {} } { 0.000ns 0.000ns 1.466ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.547 ns" { clk timer:inst|MIN0[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.547 ns" { clk {} clk~combout {} timer:inst|MIN0[2] {} } { 0.000ns 0.000ns 1.466ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.547 ns" { clk timer:inst|TWINKLE } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.547 ns" { clk {} clk~combout {} timer:inst|TWINKLE {} } { 0.000ns 0.000ns 1.466ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "timer.vhd" "" { Text "F:/quartus/digital_clock/timer.vhd" 203 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "timer.vhd" "" { Text "F:/quartus/digital_clock/timer.vhd" 205 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.783 ns" { timer:inst|TWINKLE timer:inst|Selector12~0 timer:inst|MIN0[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.783 ns" { timer:inst|TWINKLE {} timer:inst|Selector12~0 {} timer:inst|MIN0[2] {} } { 0.000ns 0.947ns 3.045ns } { 0.000ns 0.200ns 0.591ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.547 ns" { clk timer:inst|MIN0[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.547 ns" { clk {} clk~combout {} timer:inst|MIN0[2] {} } { 0.000ns 0.000ns 1.466ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.547 ns" { clk timer:inst|TWINKLE } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.547 ns" { clk {} clk~combout {} timer:inst|TWINKLE {} } { 0.000ns 0.000ns 1.466ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK_32768 register music:inst6\|count\[2\] register music:inst6\|beep_reg 77.35 MHz 12.928 ns Internal " "Info: Clock \"CLK_32768\" has Internal fmax of 77.35 MHz between source register \"music:inst6\|count\[2\]\" and destination register \"music:inst6\|beep_reg\" (period= 12.928 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.966 ns + Longest register register " "Info: + Longest register to register delay is 8.966 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns music:inst6\|count\[2\] 1 REG LC_X11_Y2_N2 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X11_Y2_N2; Fanout = 11; REG Node = 'music:inst6\|count\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { music:inst6|count[2] } "NODE_NAME" } } { "music.vhd" "" { Text "F:/quartus/digital_clock/music.vhd" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.947 ns) + CELL(0.200 ns) 2.147 ns music:inst6\|WideOr0~2 2 COMB LC_X11_Y2_N5 1 " "Info: 2: + IC(1.947 ns) + CELL(0.200 ns) = 2.147 ns; Loc. = LC_X11_Y2_N5; Fanout = 1; COMB Node = 'music:inst6\|WideOr0~2'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.147 ns" { music:inst6|count[2] music:inst6|WideOr0~2 } "NODE_NAME" } } { "music.vhd" "" { Text "F:/quartus/digital_clock/music.vhd" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.763 ns) + CELL(0.914 ns) 3.824 ns music:inst6\|WideOr0~3 3 COMB LC_X11_Y2_N0 1 " "Info: 3: + IC(0.763 ns) + CELL(0.914 ns) = 3.824 ns; Loc. = LC_X11_Y2_N0; Fanout = 1; COMB Node = 'music:inst6\|WideOr0~3'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.677 ns" { music:inst6|WideOr0~2 music:inst6|WideOr0~3 } "NODE_NAME" } } { "music.vhd" "" { Text "F:/quartus/digital_clock/music.vhd" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.761 ns) + CELL(0.511 ns) 5.096 ns music:inst6\|Equal1~0 4 COMB LC_X11_Y2_N8 1 " "Info: 4: + IC(0.761 ns) + CELL(0.511 ns) = 5.096 ns; Loc. = LC_X11_Y2_N8; Fanout = 1; COMB Node = 'music:inst6\|Equal1~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.272 ns" { music:inst6|WideOr0~3 music:inst6|Equal1~0 } "NODE_NAME" } } { "music.vhd" "" { Text "F:/quartus/digital_clock/music.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.139 ns) + CELL(0.200 ns) 6.435 ns music:inst6\|Equal1~5 5 COMB LC_X10_Y2_N0 7 " "Info: 5: + IC(1.139 ns) + CELL(0.200 ns) = 6.435 ns; Loc. = LC_X10_Y2_N0; Fanout = 7; COMB Node = 'music:inst6\|Equal1~5'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.339 ns" { music:inst6|Equal1~0 music:inst6|Equal1~5 } "NODE_NAME" } } { "music.vhd" "" { Text "F:/quartus/digital_clock/music.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.940 ns) + CELL(0.591 ns) 8.966 ns music:inst6\|beep_reg 6 REG LC_X11_Y4_N8 2 " "Info: 6: + IC(1.940 ns) + CELL(0.591 ns) = 8.966 ns; Loc. = LC_X11_Y4_N8; Fanout = 2; REG Node = 'music:inst6\|beep_reg'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.531 ns" { music:inst6|Equal1~5 music:inst6|beep_reg } "NODE_NAME" } } { "music.vhd" "" { Text "F:/quartus/digital_clock/music.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.416 ns ( 26.95 % ) " "Info: Total cell delay = 2.416 ns ( 26.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.550 ns ( 73.05 % ) " "Info: Total interconnect delay = 6.550 ns ( 73.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.966 ns" { music:inst6|count[2] music:inst6|WideOr0~2 music:inst6|WideOr0~3 music:inst6|Equal1~0 music:inst6|Equal1~5 music:inst6|beep_reg } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.966 ns" { music:inst6|count[2] {} music:inst6|WideOr0~2 {} music:inst6|WideOr0~3 {} music:inst6|Equal1~0 {} music:inst6|Equal1~5 {} music:inst6|beep_reg {} } { 0.000ns 1.947ns 0.763ns 0.761ns 1.139ns 1.940ns } { 0.000ns 0.200ns 0.914ns 0.511ns 0.200ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.253 ns - Smallest " "Info: - Smallest clock skew is -3.253 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_32768 destination 6.251 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK_32768\" to destination register is 6.251 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns CLK_32768 1 CLK PIN_56 20 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_56; Fanout = 20; CLK Node = 'CLK_32768'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_32768 } "NODE_NAME" } } { "digital_clock.bdf" "" { Schematic "F:/quartus/digital_clock/digital_clock.bdf" { { 1264 1320 1488 1280 "CLK_32768" "" } { 1256 1488 1680 1272 "CLK_32768" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.201 ns) + CELL(0.918 ns) 6.251 ns music:inst6\|beep_reg 2 REG LC_X11_Y4_N8 2 " "Info: 2: + IC(4.201 ns) + CELL(0.918 ns) = 6.251 ns; Loc. = LC_X11_Y4_N8; Fanout = 2; REG Node = 'music:inst6\|beep_reg'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.119 ns" { CLK_32768 music:inst6|beep_reg } "NODE_NAME" } } { "music.vhd" "" { Text "F:/quartus/digital_clock/music.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 32.79 % ) " "Info: Total cell delay = 2.050 ns ( 32.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.201 ns ( 67.21 % ) " "Info: Total interconnect delay = 4.201 ns ( 67.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.251 ns" { CLK_32768 music:inst6|beep_reg } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.251 ns" { CLK_32768 {} CLK_32768~combout {} music:inst6|beep_reg {} } { 0.000ns 0.000ns 4.201ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_32768 source 9.504 ns - Longest register " "Info: - Longest clock path from clock \"CLK_32768\" to source register is 9.504 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns CLK_32768 1 CLK PIN_56 20 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_56; Fanout = 20; CLK Node = 'CLK_32768'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_32768 } "NODE_NAME" } } { "digital_clock.bdf" "" { Schematic "F:/quartus/digital_clock/digital_clock.bdf" { { 1264 1320 1488 1280 "CLK_32768" "" } { 1256 1488 1680 1272 "CLK_32768" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.201 ns) + CELL(1.294 ns) 6.627 ns music:inst6\|clk4hz 2 REG LC_X11_Y4_N7 6 " "Info: 2: + IC(4.201 ns) + CELL(1.294 ns) = 6.627 ns; Loc. = LC_X11_Y4_N7; Fanout = 6; REG Node = 'music:inst6\|clk4hz'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.495 ns" { CLK_32768 music:inst6|clk4hz } "NODE_NAME" } } { "music.vhd" "" { Text "F:/quartus/digital_clock/music.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.959 ns) + CELL(0.918 ns) 9.504 ns music:inst6\|count\[2\] 3 REG LC_X11_Y2_N2 11 " "Info: 3: + IC(1.959 ns) + CELL(0.918 ns) = 9.504 ns; Loc. = LC_X11_Y2_N2; Fanout = 11; REG Node = 'music:inst6\|count\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.877 ns" { music:inst6|clk4hz music:inst6|count[2] } "NODE_NAME" } } { "music.vhd" "" { Text "F:/quartus/digital_clock/music.vhd" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.344 ns ( 35.19 % ) " "Info: Total cell delay = 3.344 ns ( 35.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.160 ns ( 64.81 % ) " "Info: Total interconnect delay = 6.160 ns ( 64.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.504 ns" { CLK_32768 music:inst6|clk4hz music:inst6|count[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.504 ns" { CLK_32768 {} CLK_32768~combout {} music:inst6|clk4hz {} music:inst6|count[2] {} } { 0.000ns 0.000ns 4.201ns 1.959ns } { 0.000ns 1.132ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.251 ns" { CLK_32768 music:inst6|beep_reg } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.251 ns" { CLK_32768 {} CLK_32768~combout {} music:inst6|beep_reg {} } { 0.000ns 0.000ns 4.201ns } { 0.000ns 1.132ns 0.918ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.504 ns" { CLK_32768 music:inst6|clk4hz music:inst6|count[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.504 ns" { CLK_32768 {} CLK_32768~combout {} music:inst6|clk4hz {} music:inst6|count[2] {} } { 0.000ns 0.000ns 4.201ns 1.959ns } { 0.000ns 1.132ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "music.vhd" "" { Text "F:/quartus/digital_clock/music.vhd" 86 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "music.vhd" "" { Text "F:/quartus/digital_clock/music.vhd" 59 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.966 ns" { music:inst6|count[2] music:inst6|WideOr0~2 music:inst6|WideOr0~3 music:inst6|Equal1~0 music:inst6|Equal1~5 music:inst6|beep_reg } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.966 ns" { music:inst6|count[2] {} music:inst6|WideOr0~2 {} music:inst6|WideOr0~3 {} music:inst6|Equal1~0 {} music:inst6|Equal1~5 {} music:inst6|beep_reg {} } { 0.000ns 1.947ns 0.763ns 0.761ns 1.139ns 1.940ns } { 0.000ns 0.200ns 0.914ns 0.511ns 0.200ns 0.591ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.251 ns" { CLK_32768 music:inst6|beep_reg } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.251 ns" { CLK_32768 {} CLK_32768~combout {} music:inst6|beep_reg {} } { 0.000ns 0.000ns 4.201ns } { 0.000ns 1.132ns 0.918ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.504 ns" { CLK_32768 music:inst6|clk4hz music:inst6|count[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.504 ns" { CLK_32768 {} CLK_32768~combout {} music:inst6|clk4hz {} music:inst6|count[2] {} } { 0.000ns 0.000ns 4.201ns 1.959ns } { 0.000ns 1.132ns 1.294ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "timer:inst\|ALARM EN_REPORT scan_clk 2.784 ns register " "Info: tsu for register \"timer:inst\|ALARM\" (data pin = \"EN_REPORT\", clock pin = \"scan_clk\") is 2.784 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.146 ns + Longest pin register " "Info: + Longest pin to register delay is 10.146 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns EN_REPORT 1 PIN PIN_29 2 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_29; Fanout = 2; PIN Node = 'EN_REPORT'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { EN_REPORT } "NODE_NAME" } } { "digital_clock.bdf" "" { Schematic "F:/quartus/digital_clock/digital_clock.bdf" { { 944 1320 1488 960 "EN_REPORT" "" } { 936 1488 1816 952 "EN_REPORT" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.388 ns) + CELL(0.200 ns) 5.720 ns timer:inst\|process_3~0 2 COMB LC_X8_Y6_N2 1 " "Info: 2: + IC(4.388 ns) + CELL(0.200 ns) = 5.720 ns; Loc. = LC_X8_Y6_N2; Fanout = 1; COMB Node = 'timer:inst\|process_3~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.588 ns" { EN_REPORT timer:inst|process_3~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.728 ns) + CELL(0.200 ns) 6.648 ns timer:inst\|process_3~4 3 COMB LC_X8_Y6_N0 1 " "Info: 3: + IC(0.728 ns) + CELL(0.200 ns) = 6.648 ns; Loc. = LC_X8_Y6_N0; Fanout = 1; COMB Node = 'timer:inst\|process_3~4'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.928 ns" { timer:inst|process_3~0 timer:inst|process_3~4 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.771 ns) + CELL(0.511 ns) 7.930 ns timer:inst\|ALARM~8 4 COMB LC_X8_Y6_N9 1 " "Info: 4: + IC(0.771 ns) + CELL(0.511 ns) = 7.930 ns; Loc. = LC_X8_Y6_N9; Fanout = 1; COMB Node = 'timer:inst\|ALARM~8'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.282 ns" { timer:inst|process_3~4 timer:inst|ALARM~8 } "NODE_NAME" } } { "timer.vhd" "" { Text "F:/quartus/digital_clock/timer.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.731 ns) + CELL(0.200 ns) 8.861 ns timer:inst\|ALARM~9 5 COMB LC_X8_Y6_N5 1 " "Info: 5: + IC(0.731 ns) + CELL(0.200 ns) = 8.861 ns; Loc. = LC_X8_Y6_N5; Fanout = 1; COMB Node = 'timer:inst\|ALARM~9'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.931 ns" { timer:inst|ALARM~8 timer:inst|ALARM~9 } "NODE_NAME" } } { "timer.vhd" "" { Text "F:/quartus/digital_clock/timer.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.774 ns) + CELL(0.511 ns) 10.146 ns timer:inst\|ALARM 6 REG LC_X8_Y6_N6 1 " "Info: 6: + IC(0.774 ns) + CELL(0.511 ns) = 10.146 ns; Loc. = LC_X8_Y6_N6; Fanout = 1; REG Node = 'timer:inst\|ALARM'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.285 ns" { timer:inst|ALARM~9 timer:inst|ALARM } "NODE_NAME" } } { "timer.vhd" "" { Text "F:/quartus/digital_clock/timer.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.754 ns ( 27.14 % ) " "Info: Total cell delay = 2.754 ns ( 27.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.392 ns ( 72.86 % ) " "Info: Total interconnect delay = 7.392 ns ( 72.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.146 ns" { EN_REPORT timer:inst|process_3~0 timer:inst|process_3~4 timer:inst|ALARM~8 timer:inst|ALARM~9 timer:inst|ALARM } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.146 ns" { EN_REPORT {} EN_REPORT~combout {} timer:inst|process_3~0 {} timer:inst|process_3~4 {} timer:inst|ALARM~8 {} timer:inst|ALARM~9 {} timer:inst|ALARM {} } { 0.000ns 0.000ns 4.388ns 0.728ns 0.771ns 0.731ns 0.774ns } { 0.000ns 1.132ns 0.200ns 0.200ns 0.511ns 0.200ns 0.511ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.821 ns + " "Info: + Micro setup delay of destination is 1.821 ns" {  } { { "timer.vhd" "" { Text "F:/quartus/digital_clock/timer.vhd" 55 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "scan_clk destination 9.183 ns - Shortest register " "Info: - Shortest clock path from clock \"scan_clk\" to destination register is 9.183 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns scan_clk 1 CLK PIN_62 20 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_62; Fanout = 20; CLK Node = 'scan_clk'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { scan_clk } "NODE_NAME" } } { "digital_clock.bdf" "" { Schematic "F:/quartus/digital_clock/digital_clock.bdf" { { 704 1320 1488 720 "scan_clk" "" } { 696 2248 2336 776 "scan_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.466 ns) + CELL(1.294 ns) 3.923 ns debounce:inst2\|d3 2 REG LC_X9_Y4_N4 1 " "Info: 2: + IC(1.466 ns) + CELL(1.294 ns) = 3.923 ns; Loc. = LC_X9_Y4_N4; Fanout = 1; REG Node = 'debounce:inst2\|d3'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.760 ns" { scan_clk debounce:inst2|d3 } "NODE_NAME" } } { "debounce.vhd" "" { Text "F:/quartus/digital_clock/debounce.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.595 ns) 4.518 ns debounce:inst2\|key_output 3 COMB LC_X9_Y4_N4 6 " "Info: 3: + IC(0.000 ns) + CELL(0.595 ns) = 4.518 ns; Loc. = LC_X9_Y4_N4; Fanout = 6; COMB Node = 'debounce:inst2\|key_output'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.595 ns" { debounce:inst2|d3 debounce:inst2|key_output } "NODE_NAME" } } { "debounce.vhd" "" { Text "F:/quartus/digital_clock/debounce.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.669 ns) + CELL(1.294 ns) 6.481 ns timer:inst\|cur_state.setminute 4 REG LC_X9_Y4_N8 15 " "Info: 4: + IC(0.669 ns) + CELL(1.294 ns) = 6.481 ns; Loc. = LC_X9_Y4_N8; Fanout = 15; REG Node = 'timer:inst\|cur_state.setminute'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.963 ns" { debounce:inst2|key_output timer:inst|cur_state.setminute } "NODE_NAME" } } { "timer.vhd" "" { Text "F:/quartus/digital_clock/timer.vhd" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.595 ns) 7.076 ns timer:inst\|process_3~6 5 COMB LC_X9_Y4_N8 2 " "Info: 5: + IC(0.000 ns) + CELL(0.595 ns) = 7.076 ns; Loc. = LC_X9_Y4_N8; Fanout = 2; COMB Node = 'timer:inst\|process_3~6'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.595 ns" { timer:inst|cur_state.setminute timer:inst|process_3~6 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.907 ns) + CELL(0.200 ns) 9.183 ns timer:inst\|ALARM 6 REG LC_X8_Y6_N6 1 " "Info: 6: + IC(1.907 ns) + CELL(0.200 ns) = 9.183 ns; Loc. = LC_X8_Y6_N6; Fanout = 1; REG Node = 'timer:inst\|ALARM'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.107 ns" { timer:inst|process_3~6 timer:inst|ALARM } "NODE_NAME" } } { "timer.vhd" "" { Text "F:/quartus/digital_clock/timer.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.141 ns ( 55.98 % ) " "Info: Total cell delay = 5.141 ns ( 55.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.042 ns ( 44.02 % ) " "Info: Total interconnect delay = 4.042 ns ( 44.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.183 ns" { scan_clk debounce:inst2|d3 debounce:inst2|key_output timer:inst|cur_state.setminute timer:inst|process_3~6 timer:inst|ALARM } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.183 ns" { scan_clk {} scan_clk~combout {} debounce:inst2|d3 {} debounce:inst2|key_output {} timer:inst|cur_state.setminute {} timer:inst|process_3~6 {} timer:inst|ALARM {} } { 0.000ns 0.000ns 1.466ns 0.000ns 0.669ns 0.000ns 1.907ns } { 0.000ns 1.163ns 1.294ns 0.595ns 1.294ns 0.595ns 0.200ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.146 ns" { EN_REPORT timer:inst|process_3~0 timer:inst|process_3~4 timer:inst|ALARM~8 timer:inst|ALARM~9 timer:inst|ALARM } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.146 ns" { EN_REPORT {} EN_REPORT~combout {} timer:inst|process_3~0 {} timer:inst|process_3~4 {} timer:inst|ALARM~8 {} timer:inst|ALARM~9 {} timer:inst|ALARM {} } { 0.000ns 0.000ns 4.388ns 0.728ns 0.771ns 0.731ns 0.774ns } { 0.000ns 1.132ns 0.200ns 0.200ns 0.511ns 0.200ns 0.511ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.183 ns" { scan_clk debounce:inst2|d3 debounce:inst2|key_output timer:inst|cur_state.setminute timer:inst|process_3~6 timer:inst|ALARM } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.183 ns" { scan_clk {} scan_clk~combout {} debounce:inst2|d3 {} debounce:inst2|key_output {} timer:inst|cur_state.setminute {} timer:inst|process_3~6 {} timer:inst|ALARM {} } { 0.000ns 0.000ns 1.466ns 0.000ns 0.669ns 0.000ns 1.907ns } { 0.000ns 1.163ns 1.294ns 0.595ns 1.294ns 0.595ns 0.200ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "scan_clk ALARM timer:inst\|ALARM 14.931 ns register " "Info: tco from clock \"scan_clk\" to destination pin \"ALARM\" through register \"timer:inst\|ALARM\" is 14.931 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "scan_clk source 10.783 ns + Longest register " "Info: + Longest clock path from clock \"scan_clk\" to source register is 10.783 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns scan_clk 1 CLK PIN_62 20 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_62; Fanout = 20; CLK Node = 'scan_clk'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { scan_clk } "NODE_NAME" } } { "digital_clock.bdf" "" { Schematic "F:/quartus/digital_clock/digital_clock.bdf" { { 704 1320 1488 720 "scan_clk" "" } { 696 2248 2336 776 "scan_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.466 ns) + CELL(1.294 ns) 3.923 ns debounce:inst2\|d1 2 REG LC_X9_Y4_N7 2 " "Info: 2: + IC(1.466 ns) + CELL(1.294 ns) = 3.923 ns; Loc. = LC_X9_Y4_N7; Fanout = 2; REG Node = 'debounce:inst2\|d1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.760 ns" { scan_clk debounce:inst2|d1 } "NODE_NAME" } } { "debounce.vhd" "" { Text "F:/quartus/digital_clock/debounce.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.953 ns) + CELL(0.740 ns) 5.616 ns debounce:inst2\|key_output 3 COMB LC_X9_Y4_N4 6 " "Info: 3: + IC(0.953 ns) + CELL(0.740 ns) = 5.616 ns; Loc. = LC_X9_Y4_N4; Fanout = 6; COMB Node = 'debounce:inst2\|key_output'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.693 ns" { debounce:inst2|d1 debounce:inst2|key_output } "NODE_NAME" } } { "debounce.vhd" "" { Text "F:/quartus/digital_clock/debounce.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.669 ns) + CELL(1.294 ns) 7.579 ns timer:inst\|cur_state.sethour 4 REG LC_X9_Y4_N3 17 " "Info: 4: + IC(0.669 ns) + CELL(1.294 ns) = 7.579 ns; Loc. = LC_X9_Y4_N3; Fanout = 17; REG Node = 'timer:inst\|cur_state.sethour'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.963 ns" { debounce:inst2|key_output timer:inst|cur_state.sethour } "NODE_NAME" } } { "timer.vhd" "" { Text "F:/quartus/digital_clock/timer.vhd" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.897 ns) + CELL(0.200 ns) 8.676 ns timer:inst\|process_3~6 5 COMB LC_X9_Y4_N8 2 " "Info: 5: + IC(0.897 ns) + CELL(0.200 ns) = 8.676 ns; Loc. = LC_X9_Y4_N8; Fanout = 2; COMB Node = 'timer:inst\|process_3~6'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.097 ns" { timer:inst|cur_state.sethour timer:inst|process_3~6 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.907 ns) + CELL(0.200 ns) 10.783 ns timer:inst\|ALARM 6 REG LC_X8_Y6_N6 1 " "Info: 6: + IC(1.907 ns) + CELL(0.200 ns) = 10.783 ns; Loc. = LC_X8_Y6_N6; Fanout = 1; REG Node = 'timer:inst\|ALARM'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.107 ns" { timer:inst|process_3~6 timer:inst|ALARM } "NODE_NAME" } } { "timer.vhd" "" { Text "F:/quartus/digital_clock/timer.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.891 ns ( 45.36 % ) " "Info: Total cell delay = 4.891 ns ( 45.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.892 ns ( 54.64 % ) " "Info: Total interconnect delay = 5.892 ns ( 54.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.783 ns" { scan_clk debounce:inst2|d1 debounce:inst2|key_output timer:inst|cur_state.sethour timer:inst|process_3~6 timer:inst|ALARM } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.783 ns" { scan_clk {} scan_clk~combout {} debounce:inst2|d1 {} debounce:inst2|key_output {} timer:inst|cur_state.sethour {} timer:inst|process_3~6 {} timer:inst|ALARM {} } { 0.000ns 0.000ns 1.466ns 0.953ns 0.669ns 0.897ns 1.907ns } { 0.000ns 1.163ns 1.294ns 0.740ns 1.294ns 0.200ns 0.200ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "timer.vhd" "" { Text "F:/quartus/digital_clock/timer.vhd" 55 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.148 ns + Longest register pin " "Info: + Longest register to pin delay is 4.148 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns timer:inst\|ALARM 1 REG LC_X8_Y6_N6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X8_Y6_N6; Fanout = 1; REG Node = 'timer:inst\|ALARM'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { timer:inst|ALARM } "NODE_NAME" } } { "timer.vhd" "" { Text "F:/quartus/digital_clock/timer.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.826 ns) + CELL(2.322 ns) 4.148 ns ALARM 2 PIN PIN_72 0 " "Info: 2: + IC(1.826 ns) + CELL(2.322 ns) = 4.148 ns; Loc. = PIN_72; Fanout = 0; PIN Node = 'ALARM'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.148 ns" { timer:inst|ALARM ALARM } "NODE_NAME" } } { "digital_clock.bdf" "" { Schematic "F:/quartus/digital_clock/digital_clock.bdf" { { 1080 2608 2784 1096 "ALARM" "" } { 1072 2272 2608 1088 "alarm" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 55.98 % ) " "Info: Total cell delay = 2.322 ns ( 55.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.826 ns ( 44.02 % ) " "Info: Total interconnect delay = 1.826 ns ( 44.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.148 ns" { timer:inst|ALARM ALARM } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.148 ns" { timer:inst|ALARM {} ALARM {} } { 0.000ns 1.826ns } { 0.000ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.783 ns" { scan_clk debounce:inst2|d1 debounce:inst2|key_output timer:inst|cur_state.sethour timer:inst|process_3~6 timer:inst|ALARM } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.783 ns" { scan_clk {} scan_clk~combout {} debounce:inst2|d1 {} debounce:inst2|key_output {} timer:inst|cur_state.sethour {} timer:inst|process_3~6 {} timer:inst|ALARM {} } { 0.000ns 0.000ns 1.466ns 0.953ns 0.669ns 0.897ns 1.907ns } { 0.000ns 1.163ns 1.294ns 0.740ns 1.294ns 0.200ns 0.200ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.148 ns" { timer:inst|ALARM ALARM } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.148 ns" { timer:inst|ALARM {} ALARM {} } { 0.000ns 1.826ns } { 0.000ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "timer:inst\|ALARM EN_ALM scan_clk 2.802 ns register " "Info: th for register \"timer:inst\|ALARM\" (data pin = \"EN_ALM\", clock pin = \"scan_clk\") is 2.802 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "scan_clk destination 10.783 ns + Longest register " "Info: + Longest clock path from clock \"scan_clk\" to destination register is 10.783 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns scan_clk 1 CLK PIN_62 20 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_62; Fanout = 20; CLK Node = 'scan_clk'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { scan_clk } "NODE_NAME" } } { "digital_clock.bdf" "" { Schematic "F:/quartus/digital_clock/digital_clock.bdf" { { 704 1320 1488 720 "scan_clk" "" } { 696 2248 2336 776 "scan_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.466 ns) + CELL(1.294 ns) 3.923 ns debounce:inst2\|d1 2 REG LC_X9_Y4_N7 2 " "Info: 2: + IC(1.466 ns) + CELL(1.294 ns) = 3.923 ns; Loc. = LC_X9_Y4_N7; Fanout = 2; REG Node = 'debounce:inst2\|d1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.760 ns" { scan_clk debounce:inst2|d1 } "NODE_NAME" } } { "debounce.vhd" "" { Text "F:/quartus/digital_clock/debounce.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.953 ns) + CELL(0.740 ns) 5.616 ns debounce:inst2\|key_output 3 COMB LC_X9_Y4_N4 6 " "Info: 3: + IC(0.953 ns) + CELL(0.740 ns) = 5.616 ns; Loc. = LC_X9_Y4_N4; Fanout = 6; COMB Node = 'debounce:inst2\|key_output'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.693 ns" { debounce:inst2|d1 debounce:inst2|key_output } "NODE_NAME" } } { "debounce.vhd" "" { Text "F:/quartus/digital_clock/debounce.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.669 ns) + CELL(1.294 ns) 7.579 ns timer:inst\|cur_state.sethour 4 REG LC_X9_Y4_N3 17 " "Info: 4: + IC(0.669 ns) + CELL(1.294 ns) = 7.579 ns; Loc. = LC_X9_Y4_N3; Fanout = 17; REG Node = 'timer:inst\|cur_state.sethour'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.963 ns" { debounce:inst2|key_output timer:inst|cur_state.sethour } "NODE_NAME" } } { "timer.vhd" "" { Text "F:/quartus/digital_clock/timer.vhd" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.897 ns) + CELL(0.200 ns) 8.676 ns timer:inst\|process_3~6 5 COMB LC_X9_Y4_N8 2 " "Info: 5: + IC(0.897 ns) + CELL(0.200 ns) = 8.676 ns; Loc. = LC_X9_Y4_N8; Fanout = 2; COMB Node = 'timer:inst\|process_3~6'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.097 ns" { timer:inst|cur_state.sethour timer:inst|process_3~6 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.907 ns) + CELL(0.200 ns) 10.783 ns timer:inst\|ALARM 6 REG LC_X8_Y6_N6 1 " "Info: 6: + IC(1.907 ns) + CELL(0.200 ns) = 10.783 ns; Loc. = LC_X8_Y6_N6; Fanout = 1; REG Node = 'timer:inst\|ALARM'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.107 ns" { timer:inst|process_3~6 timer:inst|ALARM } "NODE_NAME" } } { "timer.vhd" "" { Text "F:/quartus/digital_clock/timer.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.891 ns ( 45.36 % ) " "Info: Total cell delay = 4.891 ns ( 45.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.892 ns ( 54.64 % ) " "Info: Total interconnect delay = 5.892 ns ( 54.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.783 ns" { scan_clk debounce:inst2|d1 debounce:inst2|key_output timer:inst|cur_state.sethour timer:inst|process_3~6 timer:inst|ALARM } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.783 ns" { scan_clk {} scan_clk~combout {} debounce:inst2|d1 {} debounce:inst2|key_output {} timer:inst|cur_state.sethour {} timer:inst|process_3~6 {} timer:inst|ALARM {} } { 0.000ns 0.000ns 1.466ns 0.953ns 0.669ns 0.897ns 1.907ns } { 0.000ns 1.163ns 1.294ns 0.740ns 1.294ns 0.200ns 0.200ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "timer.vhd" "" { Text "F:/quartus/digital_clock/timer.vhd" 55 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.981 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.981 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns EN_ALM 1 PIN PIN_27 5 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_27; Fanout = 5; PIN Node = 'EN_ALM'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { EN_ALM } "NODE_NAME" } } { "digital_clock.bdf" "" { Schematic "F:/quartus/digital_clock/digital_clock.bdf" { { 904 1320 1488 920 "EN_ALM" "" } { 896 1488 1816 912 "EN_ALM" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.423 ns) + CELL(0.200 ns) 4.755 ns timer:inst\|ALARM~6 2 COMB LC_X8_Y6_N7 1 " "Info: 2: + IC(3.423 ns) + CELL(0.200 ns) = 4.755 ns; Loc. = LC_X8_Y6_N7; Fanout = 1; COMB Node = 'timer:inst\|ALARM~6'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.623 ns" { EN_ALM timer:inst|ALARM~6 } "NODE_NAME" } } { "timer.vhd" "" { Text "F:/quartus/digital_clock/timer.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 5.260 ns timer:inst\|ALARM~7 3 COMB LC_X8_Y6_N8 1 " "Info: 3: + IC(0.305 ns) + CELL(0.200 ns) = 5.260 ns; Loc. = LC_X8_Y6_N8; Fanout = 1; COMB Node = 'timer:inst\|ALARM~7'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { timer:inst|ALARM~6 timer:inst|ALARM~7 } "NODE_NAME" } } { "timer.vhd" "" { Text "F:/quartus/digital_clock/timer.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 5.765 ns timer:inst\|ALARM~8 4 COMB LC_X8_Y6_N9 1 " "Info: 4: + IC(0.305 ns) + CELL(0.200 ns) = 5.765 ns; Loc. = LC_X8_Y6_N9; Fanout = 1; COMB Node = 'timer:inst\|ALARM~8'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { timer:inst|ALARM~7 timer:inst|ALARM~8 } "NODE_NAME" } } { "timer.vhd" "" { Text "F:/quartus/digital_clock/timer.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.731 ns) + CELL(0.200 ns) 6.696 ns timer:inst\|ALARM~9 5 COMB LC_X8_Y6_N5 1 " "Info: 5: + IC(0.731 ns) + CELL(0.200 ns) = 6.696 ns; Loc. = LC_X8_Y6_N5; Fanout = 1; COMB Node = 'timer:inst\|ALARM~9'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.931 ns" { timer:inst|ALARM~8 timer:inst|ALARM~9 } "NODE_NAME" } } { "timer.vhd" "" { Text "F:/quartus/digital_clock/timer.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.774 ns) + CELL(0.511 ns) 7.981 ns timer:inst\|ALARM 6 REG LC_X8_Y6_N6 1 " "Info: 6: + IC(0.774 ns) + CELL(0.511 ns) = 7.981 ns; Loc. = LC_X8_Y6_N6; Fanout = 1; REG Node = 'timer:inst\|ALARM'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.285 ns" { timer:inst|ALARM~9 timer:inst|ALARM } "NODE_NAME" } } { "timer.vhd" "" { Text "F:/quartus/digital_clock/timer.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.443 ns ( 30.61 % ) " "Info: Total cell delay = 2.443 ns ( 30.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.538 ns ( 69.39 % ) " "Info: Total interconnect delay = 5.538 ns ( 69.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.981 ns" { EN_ALM timer:inst|ALARM~6 timer:inst|ALARM~7 timer:inst|ALARM~8 timer:inst|ALARM~9 timer:inst|ALARM } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.981 ns" { EN_ALM {} EN_ALM~combout {} timer:inst|ALARM~6 {} timer:inst|ALARM~7 {} timer:inst|ALARM~8 {} timer:inst|ALARM~9 {} timer:inst|ALARM {} } { 0.000ns 0.000ns 3.423ns 0.305ns 0.305ns 0.731ns 0.774ns } { 0.000ns 1.132ns 0.200ns 0.200ns 0.200ns 0.200ns 0.511ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.783 ns" { scan_clk debounce:inst2|d1 debounce:inst2|key_output timer:inst|cur_state.sethour timer:inst|process_3~6 timer:inst|ALARM } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.783 ns" { scan_clk {} scan_clk~combout {} debounce:inst2|d1 {} debounce:inst2|key_output {} timer:inst|cur_state.sethour {} timer:inst|process_3~6 {} timer:inst|ALARM {} } { 0.000ns 0.000ns 1.466ns 0.953ns 0.669ns 0.897ns 1.907ns } { 0.000ns 1.163ns 1.294ns 0.740ns 1.294ns 0.200ns 0.200ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.981 ns" { EN_ALM timer:inst|ALARM~6 timer:inst|ALARM~7 timer:inst|ALARM~8 timer:inst|ALARM~9 timer:inst|ALARM } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.981 ns" { EN_ALM {} EN_ALM~combout {} timer:inst|ALARM~6 {} timer:inst|ALARM~7 {} timer:inst|ALARM~8 {} timer:inst|ALARM~9 {} timer:inst|ALARM {} } { 0.000ns 0.000ns 3.423ns 0.305ns 0.305ns 0.731ns 0.774ns } { 0.000ns 1.132ns 0.200ns 0.200ns 0.200ns 0.200ns 0.511ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 4 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "201 " "Info: Peak virtual memory: 201 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 12 12:56:11 2017 " "Info: Processing ended: Mon Jun 12 12:56:11 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 5 s " "Info: Quartus II Full Compilation was successful. 0 errors, 5 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
