mkdir -p run_dir wave_dir cov_metrics
vlib work
** Warning: (vlib-34) Library already exists at "work".
vlib work.uvm_pkg
** Warning: (vlib-34) Library already exists at "work.uvm_pkg".
vlog -sv +incdir+../../ext/uvm-core-2020.3.1/src -work work.uvm_pkg ../../ext/uvm-core-2020.3.1/src/uvm_pkg.sv  +define+PLRU_REPL
QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
Start time: 22:15:05 on Jun 22,2025
vlog -sv "+incdir+../../ext/uvm-core-2020.3.1/src" -work work.uvm_pkg ../../ext/uvm-core-2020.3.1/src/uvm_pkg.sv "+define+PLRU_REPL" 
-- Compiling package uvm_pkg

Top level modules:
	--none--
End time: 22:15:06 on Jun 22,2025, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog -sv -lint  +incdir+../../rtl +incdir+../../rtl/topchip  +incdir+../lib +incdir+../lib/agents +incdir+../lib/if +incdir+../lib/seqs +incdir+../lib/units +incdir+/tests +incdir+.//tb  ../../rtl/topchip/cache_def.sv ../../rtl/topchip/cache_pkg.sv ../../rtl/topchip/cache_mem.sv  ../lib/if/cache_if.sv ../lib/cache_units_pkg.sv .//tests/cache_tests_pkg.sv .//tb/cache_mem_tb_top.sv  +define+PLRU_REPL +define+HAS_SB -l run_dir/mesi_test_c.log
QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
Start time: 22:15:06 on Jun 22,2025
vlog -sv -lint "+incdir+../../rtl" "+incdir+../../rtl/topchip" "+incdir+../lib" "+incdir+../lib/agents" "+incdir+../lib/if" "+incdir+../lib/seqs" "+incdir+../lib/units" "+incdir+/tests" "+incdir+.//tb" ../../rtl/topchip/cache_def.sv ../../rtl/topchip/cache_pkg.sv ../../rtl/topchip/cache_mem.sv ../lib/if/cache_if.sv ../lib/cache_units_pkg.sv .//tests/cache_tests_pkg.sv .//tb/cache_mem_tb_top.sv "+define+PLRU_REPL" "+define+HAS_SB" -l run_dir/mesi_test_c.log 
-- Compiling package cache_pkg
** Warning: ../../rtl/topchip/cache_mem.sv(5): (vlog-13233) Design unit "cache_mem_sv_unit" already exists and will be overwritten. Design unit compiled with different set of options.
-- Compiling package cache_mem_sv_unit
-- Importing package cache_pkg
-- Compiling module cache_mem
-- Compiling interface cache_if
-- Compiling package cache_units_pkg
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
** Note: (vlog-2286) ../lib/cache_units_pkg.sv(6): Using implicit +incdir+E:/questaSim/main/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
-- Compiling package cache_tests_pkg
-- Importing package cache_units_pkg
-- Compiling module cache_mem_tb_top
-- Importing package cache_tests_pkg

Top level modules:
	cache_mem_tb_top
End time: 22:15:07 on Jun 22,2025, Elapsed time: 0:00:01
Errors: 0, Warnings: 1
vsim work.cache_mem_tb_top \
			+UVM_VERBOSITY=MEDIUM \
			+UVM_TESTNAME=mesi_test_c \
			-sv_seed random \
			-coverage \
			-nodpiexports \
			-novopt \
			 \
			-wlf wave_dir/mesi_test_c.wlf \
			-do " log -r /*; coverage save -onexit cov_metrics/mesi_test_c.ucdb; run -all; quit -f;" \
			| tee -a run_dir/mesi_test_c.log
Reading E:/questaSim/main/tcl/vsim/pref.tcl

# 10.6c

# vsim work.cache_mem_tb_top "+UVM_VERBOSITY=MEDIUM" "+UVM_TESTNAME=mesi_test_c" -sv_seed random -coverage -nodpiexports -novopt -wlf wave_dir/mesi_test_c.wlf -do " log -r /*; coverage save -onexit cov_metrics/mesi_test_c.ucdb; run -all; quit -f;" 
# Start time: 22:15:09 on Jun 22,2025
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# //  Questa Sim-64
# //  Version 10.6c win64 Jul 26 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Refreshing F:/mobaxterm/home/hcmus/thesis/dv/env/work.cache_mem_tb_top
# Refreshing F:/mobaxterm/home/hcmus/thesis/dv/env/work.cache_pkg
# Loading sv_std.std
# Loading work.cache_pkg
# Refreshing F:/mobaxterm/home/hcmus/thesis/dv/env/work.cache_if
# Loading work.cache_if
# Refreshing F:/mobaxterm/home/hcmus/thesis/dv/env/work.cache_tests_pkg
# Refreshing F:/mobaxterm/home/hcmus/thesis/dv/env/work.cache_units_pkg
# Loading mtiUvm.uvm_pkg
# Loading work.cache_units_pkg
# Loading work.cache_tests_pkg
# Loading work.cache_mem_tb_top
# Refreshing F:/mobaxterm/home/hcmus/thesis/dv/env/work.cache_mem
# Refreshing F:/mobaxterm/home/hcmus/thesis/dv/env/work.cache_mem_sv_unit
# Loading work.cache_mem_sv_unit
# Loading work.cache_mem
# Loading mtiUvm.questa_uvm_pkg
# Loading E:/questaSim/main/uvm-1.1d\win64\uvm_dpi.dll
# ** Warning: (vsim-8634) Code was not compiled with coverage options.
# Sv_Seed = 694395646
#  log -r /*
#  coverage save -onexit cov_metrics/mesi_test_c.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(286): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(286): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(287): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(287): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(288): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(288): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(289): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(289): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(291): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(291): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(292): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(292): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(293): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(293): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(294): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(294): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(326): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(396): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(396): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(396): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(396): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(398): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(399): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(400): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(401): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(406): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(407): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(548): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(557): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(564): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# hello from cache_mem_tb
# UVM_INFO @ 0: reporter [RNTST] Running test mesi_test_c...
# ** Warning: (vsim-8315) ../../rtl/topchip/cache_mem.sv(387): No condition is true in the unique/priority if/case statement.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8315) ../../rtl/topchip/cache_mem.sv(377): No condition is true in the unique/priority if/case statement.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(557): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 1  Instance: /cache_mem_tb_top/dut
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ----------------------------------------------------------------
# Name                       Type                      Size  Value
# ----------------------------------------------------------------
# uvm_test_top               mesi_test_c               -     @471 
#   env                      cache_env_c               -     @478 
#     agt                    cache_agt_c               -     @486 
#       drv                  cache_drv_c               -     @633 
#         req_port           uvm_blocking_put_port     -     @671 
#         rsp_imp            uvm_nonblocking_put_imp   -     @679 
#         rsp_port           uvm_analysis_port         -     @648 
#         seq_item_port      uvm_seq_item_pull_port    -     @640 
#       drv_bfm              cache_drv_bfm_c           -     @656 
#         req_imp            uvm_blocking_put_imp      -     @688 
#         rsp_port           uvm_nonblocking_put_port  -     @696 
#       mon                  cache_mon_c               -     @663 
#         lookup_a_imp       uvm_analysis_imp          -     @721 
#         txn_ap             uvm_analysis_port         -     @713 
#         xfr_ap             uvm_analysis_port         -     @705 
#       sqr                  cache_seqr_c              -     @524 
#         rsp_export         uvm_analysis_export       -     @531 
#         seq_item_export    uvm_seq_item_pull_imp     -     @625 
#         arbitration_queue  array                     0     -    
#         lock_queue         array                     0     -    
#         num_last_reqs      integral                  32    'd1  
#         num_last_rsps      integral                  32    'd1  
#     cov                    cache_cov_c               -     @500 
#       cov_cdreq            cache_cov_cdreq_c         -     @734 
#         txn_a_imp          uvm_analysis_imp          -     @748 
#       cov_sureq            cache_cov_sureq_c         -     @741 
#         txn_a_imp          uvm_analysis_imp          -     @756 
#       txn_a_imp            uvm_analysis_imp          -     @507 
#       txn_ap               uvm_analysis_port         -     @515 
#     sb                     cache_sb_c                -     @493 
#       cache                cache_model_c             -     @781 
#       m_lookup_ap          uvm_analysis_port         -     @773 
#       m_xfr_a_imp          uvm_analysis_imp          -     @765 
# ----------------------------------------------------------------
# 
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(396): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(396): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(396): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(396): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(398): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(399): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(400): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(401): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(406): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(407): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(557): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(291): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(291): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(292): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(292): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(293): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(293): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(294): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(294): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(286): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(286): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(287): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(287): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(288): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(288): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(289): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(289): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# UVM_INFO .\\tests\cache_base_test.svh(57) @ 0: uvm_test_top [mesi_test_c] Start test
# UVM_INFO ../lib/units/cache_sb.svh(61) @ 10: uvm_test_top.env.sb [SB] Reset is handling
# UVM_INFO ../lib/units/cache_model.svh(58) @ 10: uvm_test_top.env.sb.cache [CACHE] init cache occurred
# UVM_INFO ../lib/units/cache_sb.svh(73) @ 30: uvm_test_top.env.sb [SB] Reset has completed
# UVM_INFO ../lib/units/cache_sb.svh(116) @ 70: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(117) @ 70: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_RD  ADDR=0x401  DAT=0x0  Lookup=FILL_INV_BLK  Access to: IDX=0x1  WAY=0x0  ST=INVALID  TAG=0x0  DAT=0x0
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 140: uvm_test_top.env.sb [SB] Type_xfr=SDREQ_XFR  sdreq_op=SDREQ_RD  sdreq_addr=0x401  sdreq_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 200: uvm_test_top.env.sb [SB] Type_xfr=SURSP_XFR  sursp_rsp=SURSP_FETCH  sursp_data=0x1a0c41dd0882b4c5a904ea45390fb411726b62cfcf12f38b1259169d4252bf95365987c3cb418fbe11c431cea49173ac22dafec8ab419f58ab84096626a61bf7  
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 270: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0x1a0c41dd0882b4c5a904ea45390fb411726b62cfcf12f38b1259169d4252bf95365987c3cb418fbe11c431cea49173ac22dafec8ab419f58ab84096626a61bf7  
# UVM_INFO ../lib/units/cache_cov_cdreq.svh(58) @ 270: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=FILL_INV_BLK  ST=INVALID  IDX=0x1  WAY=0x0  cdreq_op=CDREQ_RD  cdreq_addr=0x401  cdreq_data=0x0  sdreq_op=SDREQ_RD  sdreq_addr=0x401  sdreq_data=0x0  sursp_rsp=SURSP_FETCH  sursp_data=0x1a0c41dd0882b4c5a904ea45390fb411726b62cfcf12f38b1259169d4252bf95365987c3cb418fbe11c431cea49173ac22dafec8ab419f58ab84096626a61bf7  cursp_rsp=CURSP_OKAY  cursp_data=0x1a0c41dd0882b4c5a904ea45390fb411726b62cfcf12f38b1259169d4252bf95365987c3cb418fbe11c431cea49173ac22dafec8ab419f58ab84096626a61bf7  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 280: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(241) @ 280: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=EXCLUSIVE <-- INVALID  TAG=0x4 <-- 0x0  DATA=0x1a0c41dd0882b4c5a904ea45390fb411726b62cfcf12f38b1259169d4252bf95365987c3cb418fbe11c431cea49173ac22dafec8ab419f58ab84096626a61bf7 <-- 0x0  EVICT_WAY=0x2 <-- 0x0  
# UVM_INFO ../lib/units/cache_sb.svh(246) @ 280: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(116) @ 300: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(117) @ 300: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_RD  ADDR=0x401  DAT=0x0  Lookup=HIT  Access to: IDX=0x1  WAY=0x0  ST=EXCLUSIVE  TAG=0x4  DAT=0x1a0c41dd0882b4c5a904ea45390fb411726b62cfcf12f38b1259169d4252bf95365987c3cb418fbe11c431cea49173ac22dafec8ab419f58ab84096626a61bf7
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 370: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0x1a0c41dd0882b4c5a904ea45390fb411726b62cfcf12f38b1259169d4252bf95365987c3cb418fbe11c431cea49173ac22dafec8ab419f58ab84096626a61bf7  
# UVM_INFO ../lib/units/cache_cov_cdreq.svh(58) @ 370: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=HIT  ST=EXCLUSIVE  IDX=0x1  WAY=0x0  cdreq_op=CDREQ_RD  cdreq_addr=0x401  cdreq_data=0x0  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  cursp_rsp=CURSP_OKAY  cursp_data=0x1a0c41dd0882b4c5a904ea45390fb411726b62cfcf12f38b1259169d4252bf95365987c3cb418fbe11c431cea49173ac22dafec8ab419f58ab84096626a61bf7  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 380: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(241) @ 380: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=EXCLUSIVE(remain)  TAG=0x4(remain)  DATA=0x1a0c41dd0882b4c5a904ea45390fb411726b62cfcf12f38b1259169d4252bf95365987c3cb418fbe11c431cea49173ac22dafec8ab419f58ab84096626a61bf7(remain)  EVICT_WAY=0x2(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(246) @ 380: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(311) @ 400: uvm_test_top.env.sb [SB] --------------------  SUREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(312) @ 400: uvm_test_top.env.sb [REC_SUREQ] Request: OP=SUREQ_RFO  ADDR=0x401  LOOKUP=HIT  Access to IDX=0x1  WAY=0x0  ST=EXCLUSIVE  TAG=0x4  DAT=0x1a0c41dd0882b4c5a904ea45390fb411726b62cfcf12f38b1259169d4252bf95365987c3cb418fbe11c431cea49173ac22dafec8ab419f58ab84096626a61bf7
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 470: uvm_test_top.env.sb [SB] Type_xfr=CUREQ_XFR  cureq_op=CUREQ_INV  cureq_addr=0x401  
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 500: uvm_test_top.env.sb [SB] Type_xfr=CDRSP_XFR  cdrsp_rsp=CDRSP_OKAY  cdrsp_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 520: uvm_test_top.env.sb [SB] Type_xfr=SDRSP_XFR  sdrsp_rsp=SDRSP_OKAY  sdrsp_data=0x1a0c41dd0882b4c5a904ea45390fb411726b62cfcf12f38b1259169d4252bf95365987c3cb418fbe11c431cea49173ac22dafec8ab419f58ab84096626a61bf7  
# UVM_INFO ../lib/units/cache_cov_sureq.svh(45) @ 520: uvm_test_top.env.cov.cov_sureq [COV_CDREQ] sample SUREQ transaction: Type_xfr=SNP_TXN  Type=SNP_REQ  Lookup=HIT  ST=EXCLUSIVE  IDX=0x1  WAY=0x0  sureq_op=SUREQ_RFO  sureq_addr=0x401  cureq_op=CUREQ_INV  cureq_addr=0x401  cdrsp_rsp=CDRSP_OKAY  cdrsp_data=0x0  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  sdrsp_rsp=SDRSP_OKAY  sdrsp_data=0x1a0c41dd0882b4c5a904ea45390fb411726b62cfcf12f38b1259169d4252bf95365987c3cb418fbe11c431cea49173ac22dafec8ab419f58ab84096626a61bf7  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 530: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(430) @ 530: uvm_test_top.env.sb [PASS_SUREQ] Report: ST: INVALID <-- EXCLUSIVE  TAG: 0x4(remain)  DATA: 0x1a0c41dd0882b4c5a904ea45390fb411726b62cfcf12f38b1259169d4252bf95365987c3cb418fbe11c431cea49173ac22dafec8ab419f58ab84096626a61bf7(remain)  EVICT_WAY=0x2(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(435) @ 530: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(116) @ 550: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(117) @ 550: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_RD  ADDR=0x401  DAT=0x0  Lookup=FILL_INV_BLK  Access to: IDX=0x1  WAY=0x0  ST=INVALID  TAG=0x4  DAT=0x1a0c41dd0882b4c5a904ea45390fb411726b62cfcf12f38b1259169d4252bf95365987c3cb418fbe11c431cea49173ac22dafec8ab419f58ab84096626a61bf7
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 600: uvm_test_top.env.sb [SB] Type_xfr=SDREQ_XFR  sdreq_op=SDREQ_RD  sdreq_addr=0x401  sdreq_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 680: uvm_test_top.env.sb [SB] Type_xfr=SURSP_XFR  sursp_rsp=SURSP_FETCH  sursp_data=0xb4e93492c8c06c97aba89ddc98f4d92a2916ac888bbcf8af6af1ae79bc11573da1f52967cd1fc36ecfd4a4a1792b5cc19c07e2732f860965bc06f8357c1c4477  
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 730: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0xb4e93492c8c06c97aba89ddc98f4d92a2916ac888bbcf8af6af1ae79bc11573da1f52967cd1fc36ecfd4a4a1792b5cc19c07e2732f860965bc06f8357c1c4477  
# UVM_INFO ../lib/units/cache_cov_cdreq.svh(58) @ 730: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=FILL_INV_BLK  ST=INVALID  IDX=0x1  WAY=0x0  cdreq_op=CDREQ_RD  cdreq_addr=0x401  cdreq_data=0x0  sdreq_op=SDREQ_RD  sdreq_addr=0x401  sdreq_data=0x0  sursp_rsp=SURSP_FETCH  sursp_data=0xb4e93492c8c06c97aba89ddc98f4d92a2916ac888bbcf8af6af1ae79bc11573da1f52967cd1fc36ecfd4a4a1792b5cc19c07e2732f860965bc06f8357c1c4477  cursp_rsp=CURSP_OKAY  cursp_data=0xb4e93492c8c06c97aba89ddc98f4d92a2916ac888bbcf8af6af1ae79bc11573da1f52967cd1fc36ecfd4a4a1792b5cc19c07e2732f860965bc06f8357c1c4477  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 740: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(241) @ 740: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=EXCLUSIVE <-- INVALID  TAG=0x4(remain)  DATA=0xb4e93492c8c06c97aba89ddc98f4d92a2916ac888bbcf8af6af1ae79bc11573da1f52967cd1fc36ecfd4a4a1792b5cc19c07e2732f860965bc06f8357c1c4477 <-- 0x1a0c41dd0882b4c5a904ea45390fb411726b62cfcf12f38b1259169d4252bf95365987c3cb418fbe11c431cea49173ac22dafec8ab419f58ab84096626a61bf7  EVICT_WAY=0x2(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(246) @ 740: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(116) @ 760: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(117) @ 760: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_RFO  ADDR=0x401  DAT=0x0  Lookup=HIT  Access to: IDX=0x1  WAY=0x0  ST=EXCLUSIVE  TAG=0x4  DAT=0xb4e93492c8c06c97aba89ddc98f4d92a2916ac888bbcf8af6af1ae79bc11573da1f52967cd1fc36ecfd4a4a1792b5cc19c07e2732f860965bc06f8357c1c4477
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 820: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0xb4e93492c8c06c97aba89ddc98f4d92a2916ac888bbcf8af6af1ae79bc11573da1f52967cd1fc36ecfd4a4a1792b5cc19c07e2732f860965bc06f8357c1c4477  
# UVM_INFO ../lib/units/cache_cov_cdreq.svh(58) @ 820: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=HIT  ST=EXCLUSIVE  IDX=0x1  WAY=0x0  cdreq_op=CDREQ_RFO  cdreq_addr=0x401  cdreq_data=0x0  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  cursp_rsp=CURSP_OKAY  cursp_data=0xb4e93492c8c06c97aba89ddc98f4d92a2916ac888bbcf8af6af1ae79bc11573da1f52967cd1fc36ecfd4a4a1792b5cc19c07e2732f860965bc06f8357c1c4477  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 830: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(241) @ 830: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=MIGRATED <-- EXCLUSIVE  TAG=0x4(remain)  DATA=0xb4e93492c8c06c97aba89ddc98f4d92a2916ac888bbcf8af6af1ae79bc11573da1f52967cd1fc36ecfd4a4a1792b5cc19c07e2732f860965bc06f8357c1c4477(remain)  EVICT_WAY=0x2(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(246) @ 830: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(116) @ 850: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(117) @ 850: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_WB  ADDR=0x401  DAT=0x6b1b62fabdad9c85500938ac3df91335fee7345f8f2d698ce63579e4d35c4b977024de9c513d45a33410dabeb84d90c9c435e788266d0073091635d13bd6b9df  Lookup=HIT  Access to: IDX=0x1  WAY=0x0  ST=MIGRATED  TAG=0x4  DAT=0xb4e93492c8c06c97aba89ddc98f4d92a2916ac888bbcf8af6af1ae79bc11573da1f52967cd1fc36ecfd4a4a1792b5cc19c07e2732f860965bc06f8357c1c4477
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 910: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0x0  
# UVM_INFO ../lib/units/cache_cov_cdreq.svh(58) @ 910: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=HIT  ST=MIGRATED  IDX=0x1  WAY=0x0  cdreq_op=CDREQ_WB  cdreq_addr=0x401  cdreq_data=0x6b1b62fabdad9c85500938ac3df91335fee7345f8f2d698ce63579e4d35c4b977024de9c513d45a33410dabeb84d90c9c435e788266d0073091635d13bd6b9df  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  cursp_rsp=CURSP_OKAY  cursp_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 920: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(241) @ 920: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=MODIFIED <-- MIGRATED  TAG=0x4(remain)  DATA=0x6b1b62fabdad9c85500938ac3df91335fee7345f8f2d698ce63579e4d35c4b977024de9c513d45a33410dabeb84d90c9c435e788266d0073091635d13bd6b9df <-- 0xb4e93492c8c06c97aba89ddc98f4d92a2916ac888bbcf8af6af1ae79bc11573da1f52967cd1fc36ecfd4a4a1792b5cc19c07e2732f860965bc06f8357c1c4477  EVICT_WAY=0x2(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(246) @ 920: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(116) @ 940: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(117) @ 940: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_RD  ADDR=0x401  DAT=0x0  Lookup=HIT  Access to: IDX=0x1  WAY=0x0  ST=MODIFIED  TAG=0x4  DAT=0x6b1b62fabdad9c85500938ac3df91335fee7345f8f2d698ce63579e4d35c4b977024de9c513d45a33410dabeb84d90c9c435e788266d0073091635d13bd6b9df
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 960: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0x6b1b62fabdad9c85500938ac3df91335fee7345f8f2d698ce63579e4d35c4b977024de9c513d45a33410dabeb84d90c9c435e788266d0073091635d13bd6b9df  
# UVM_INFO ../lib/units/cache_cov_cdreq.svh(58) @ 960: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=HIT  ST=MODIFIED  IDX=0x1  WAY=0x0  cdreq_op=CDREQ_RD  cdreq_addr=0x401  cdreq_data=0x0  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  cursp_rsp=CURSP_OKAY  cursp_data=0x6b1b62fabdad9c85500938ac3df91335fee7345f8f2d698ce63579e4d35c4b977024de9c513d45a33410dabeb84d90c9c435e788266d0073091635d13bd6b9df  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 970: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(241) @ 970: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=MODIFIED(remain)  TAG=0x4(remain)  DATA=0x6b1b62fabdad9c85500938ac3df91335fee7345f8f2d698ce63579e4d35c4b977024de9c513d45a33410dabeb84d90c9c435e788266d0073091635d13bd6b9df(remain)  EVICT_WAY=0x2(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(246) @ 970: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(116) @ 990: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(117) @ 990: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_MD  ADDR=0x401  DAT=0x0  Lookup=HIT  Access to: IDX=0x1  WAY=0x0  ST=MODIFIED  TAG=0x4  DAT=0x6b1b62fabdad9c85500938ac3df91335fee7345f8f2d698ce63579e4d35c4b977024de9c513d45a33410dabeb84d90c9c435e788266d0073091635d13bd6b9df
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 1060: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0x0  
# UVM_INFO ../lib/units/cache_cov_cdreq.svh(58) @ 1060: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=HIT  ST=MODIFIED  IDX=0x1  WAY=0x0  cdreq_op=CDREQ_MD  cdreq_addr=0x401  cdreq_data=0x0  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  cursp_rsp=CURSP_OKAY  cursp_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 1070: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(241) @ 1070: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=MIGRATED <-- MODIFIED  TAG=0x4(remain)  DATA=0x6b1b62fabdad9c85500938ac3df91335fee7345f8f2d698ce63579e4d35c4b977024de9c513d45a33410dabeb84d90c9c435e788266d0073091635d13bd6b9df(remain)  EVICT_WAY=0x2(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(246) @ 1070: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(116) @ 1090: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(117) @ 1090: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_MD  ADDR=0x401  DAT=0x0  Lookup=HIT  Access to: IDX=0x1  WAY=0x0  ST=MIGRATED  TAG=0x4  DAT=0x6b1b62fabdad9c85500938ac3df91335fee7345f8f2d698ce63579e4d35c4b977024de9c513d45a33410dabeb84d90c9c435e788266d0073091635d13bd6b9df
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 1160: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0x0  
# UVM_INFO ../lib/units/cache_cov_cdreq.svh(58) @ 1160: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=HIT  ST=MIGRATED  IDX=0x1  WAY=0x0  cdreq_op=CDREQ_MD  cdreq_addr=0x401  cdreq_data=0x0  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  cursp_rsp=CURSP_OKAY  cursp_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 1170: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(241) @ 1170: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=MIGRATED(remain)  TAG=0x4(remain)  DATA=0x6b1b62fabdad9c85500938ac3df91335fee7345f8f2d698ce63579e4d35c4b977024de9c513d45a33410dabeb84d90c9c435e788266d0073091635d13bd6b9df(remain)  EVICT_WAY=0x2(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(246) @ 1170: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(311) @ 1190: uvm_test_top.env.sb [SB] --------------------  SUREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(312) @ 1190: uvm_test_top.env.sb [REC_SUREQ] Request: OP=SUREQ_RD  ADDR=0x401  LOOKUP=HIT  Access to IDX=0x1  WAY=0x0  ST=MIGRATED  TAG=0x4  DAT=0x6b1b62fabdad9c85500938ac3df91335fee7345f8f2d698ce63579e4d35c4b977024de9c513d45a33410dabeb84d90c9c435e788266d0073091635d13bd6b9df
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 1230: uvm_test_top.env.sb [SB] Type_xfr=CUREQ_XFR  cureq_op=CUREQ_RD  cureq_addr=0x401  
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 1280: uvm_test_top.env.sb [SB] Type_xfr=CDRSP_XFR  cdrsp_rsp=CDRSP_OKAY  cdrsp_data=0x472c9ff6e3cf03802d3817f6c52b90e3c623eb5cd07437105871cae00d0ee7aea38701ac2e0f2682f83dedb4f626ed2d09adb136eb953f693b4ad49c0e601aeb  
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 1320: uvm_test_top.env.sb [SB] Type_xfr=SDREQ_XFR  sdreq_op=SDREQ_WB  sdreq_addr=0x401  sdreq_data=0x472c9ff6e3cf03802d3817f6c52b90e3c623eb5cd07437105871cae00d0ee7aea38701ac2e0f2682f83dedb4f626ed2d09adb136eb953f693b4ad49c0e601aeb  
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 1390: uvm_test_top.env.sb [SB] Type_xfr=SURSP_XFR  sursp_rsp=SURSP_OKAY  sursp_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 1440: uvm_test_top.env.sb [SB] Type_xfr=SDRSP_XFR  sdrsp_rsp=SDRSP_OKAY  sdrsp_data=0x472c9ff6e3cf03802d3817f6c52b90e3c623eb5cd07437105871cae00d0ee7aea38701ac2e0f2682f83dedb4f626ed2d09adb136eb953f693b4ad49c0e601aeb  
# UVM_INFO ../lib/units/cache_cov_sureq.svh(45) @ 1440: uvm_test_top.env.cov.cov_sureq [COV_CDREQ] sample SUREQ transaction: Type_xfr=SNP_TXN  Type=SNP_REQ  Lookup=HIT  ST=MIGRATED  IDX=0x1  WAY=0x0  sureq_op=SUREQ_RD  sureq_addr=0x401  cureq_op=CUREQ_RD  cureq_addr=0x401  cdrsp_rsp=CDRSP_OKAY  cdrsp_data=0x472c9ff6e3cf03802d3817f6c52b90e3c623eb5cd07437105871cae00d0ee7aea38701ac2e0f2682f83dedb4f626ed2d09adb136eb953f693b4ad49c0e601aeb  sdreq_op=SDREQ_WB  sdreq_addr=0x401  sdreq_data=0x472c9ff6e3cf03802d3817f6c52b90e3c623eb5cd07437105871cae00d0ee7aea38701ac2e0f2682f83dedb4f626ed2d09adb136eb953f693b4ad49c0e601aeb  sursp_rsp=SURSP_OKAY  sursp_data=0x0  sdrsp_rsp=SDRSP_OKAY  sdrsp_data=0x472c9ff6e3cf03802d3817f6c52b90e3c623eb5cd07437105871cae00d0ee7aea38701ac2e0f2682f83dedb4f626ed2d09adb136eb953f693b4ad49c0e601aeb  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 1450: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(430) @ 1450: uvm_test_top.env.sb [PASS_SUREQ] Report: ST: SHARED <-- MIGRATED  TAG: 0x4(remain)  DATA: 0x472c9ff6e3cf03802d3817f6c52b90e3c623eb5cd07437105871cae00d0ee7aea38701ac2e0f2682f83dedb4f626ed2d09adb136eb953f693b4ad49c0e601aeb <-- 0x6b1b62fabdad9c85500938ac3df91335fee7345f8f2d698ce63579e4d35c4b977024de9c513d45a33410dabeb84d90c9c435e788266d0073091635d13bd6b9df  EVICT_WAY=0x2(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(435) @ 1450: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(311) @ 1470: uvm_test_top.env.sb [SB] --------------------  SUREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(312) @ 1470: uvm_test_top.env.sb [REC_SUREQ] Request: OP=SUREQ_RD  ADDR=0x401  LOOKUP=HIT  Access to IDX=0x1  WAY=0x0  ST=SHARED  TAG=0x4  DAT=0x472c9ff6e3cf03802d3817f6c52b90e3c623eb5cd07437105871cae00d0ee7aea38701ac2e0f2682f83dedb4f626ed2d09adb136eb953f693b4ad49c0e601aeb
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 1520: uvm_test_top.env.sb [SB] Type_xfr=SDRSP_XFR  sdrsp_rsp=SDRSP_OKAY  sdrsp_data=0x472c9ff6e3cf03802d3817f6c52b90e3c623eb5cd07437105871cae00d0ee7aea38701ac2e0f2682f83dedb4f626ed2d09adb136eb953f693b4ad49c0e601aeb  
# UVM_INFO ../lib/units/cache_cov_sureq.svh(45) @ 1520: uvm_test_top.env.cov.cov_sureq [COV_CDREQ] sample SUREQ transaction: Type_xfr=SNP_TXN  Type=SNP_REQ  Lookup=HIT  ST=SHARED  IDX=0x1  WAY=0x0  sureq_op=SUREQ_RD  sureq_addr=0x401  cureq_op=  cureq_addr=0xx  cdrsp_rsp=  cdrsp_data=0xx  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  sdrsp_rsp=SDRSP_OKAY  sdrsp_data=0x472c9ff6e3cf03802d3817f6c52b90e3c623eb5cd07437105871cae00d0ee7aea38701ac2e0f2682f83dedb4f626ed2d09adb136eb953f693b4ad49c0e601aeb  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 1530: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(430) @ 1530: uvm_test_top.env.sb [PASS_SUREQ] Report: ST: SHARED(remain)  TAG: 0x4(remain)  DATA: 0x472c9ff6e3cf03802d3817f6c52b90e3c623eb5cd07437105871cae00d0ee7aea38701ac2e0f2682f83dedb4f626ed2d09adb136eb953f693b4ad49c0e601aeb(remain)  EVICT_WAY=0x2(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(435) @ 1530: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(311) @ 1550: uvm_test_top.env.sb [SB] --------------------  SUREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(312) @ 1550: uvm_test_top.env.sb [REC_SUREQ] Request: OP=SUREQ_RFO  ADDR=0x401  LOOKUP=HIT  Access to IDX=0x1  WAY=0x0  ST=SHARED  TAG=0x4  DAT=0x472c9ff6e3cf03802d3817f6c52b90e3c623eb5cd07437105871cae00d0ee7aea38701ac2e0f2682f83dedb4f626ed2d09adb136eb953f693b4ad49c0e601aeb
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 1600: uvm_test_top.env.sb [SB] Type_xfr=CUREQ_XFR  cureq_op=CUREQ_INV  cureq_addr=0x401  
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 1660: uvm_test_top.env.sb [SB] Type_xfr=CDRSP_XFR  cdrsp_rsp=CDRSP_OKAY  cdrsp_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 1690: uvm_test_top.env.sb [SB] Type_xfr=SDRSP_XFR  sdrsp_rsp=SDRSP_OKAY  sdrsp_data=0x472c9ff6e3cf03802d3817f6c52b90e3c623eb5cd07437105871cae00d0ee7aea38701ac2e0f2682f83dedb4f626ed2d09adb136eb953f693b4ad49c0e601aeb  
# UVM_INFO ../lib/units/cache_cov_sureq.svh(45) @ 1690: uvm_test_top.env.cov.cov_sureq [COV_CDREQ] sample SUREQ transaction: Type_xfr=SNP_TXN  Type=SNP_REQ  Lookup=HIT  ST=SHARED  IDX=0x1  WAY=0x0  sureq_op=SUREQ_RFO  sureq_addr=0x401  cureq_op=CUREQ_INV  cureq_addr=0x401  cdrsp_rsp=CDRSP_OKAY  cdrsp_data=0x0  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  sdrsp_rsp=SDRSP_OKAY  sdrsp_data=0x472c9ff6e3cf03802d3817f6c52b90e3c623eb5cd07437105871cae00d0ee7aea38701ac2e0f2682f83dedb4f626ed2d09adb136eb953f693b4ad49c0e601aeb  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 1700: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(430) @ 1700: uvm_test_top.env.sb [PASS_SUREQ] Report: ST: INVALID <-- SHARED  TAG: 0x4(remain)  DATA: 0x472c9ff6e3cf03802d3817f6c52b90e3c623eb5cd07437105871cae00d0ee7aea38701ac2e0f2682f83dedb4f626ed2d09adb136eb953f693b4ad49c0e601aeb(remain)  EVICT_WAY=0x2(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(435) @ 1700: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(116) @ 1720: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(117) @ 1720: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_RFO  ADDR=0x401  DAT=0x0  Lookup=FILL_INV_BLK  Access to: IDX=0x1  WAY=0x0  ST=INVALID  TAG=0x4  DAT=0x472c9ff6e3cf03802d3817f6c52b90e3c623eb5cd07437105871cae00d0ee7aea38701ac2e0f2682f83dedb4f626ed2d09adb136eb953f693b4ad49c0e601aeb
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 1760: uvm_test_top.env.sb [SB] Type_xfr=SDREQ_XFR  sdreq_op=SDREQ_RFO  sdreq_addr=0x401  sdreq_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 1820: uvm_test_top.env.sb [SB] Type_xfr=SURSP_XFR  sursp_rsp=SURSP_OKAY  sursp_data=0x97312d0c68ca50eb477a45d7aa43f0ae60a523130b9579b115883eeb87a17e67ea250a786de643790dca7c1d0c60952b1f91cfe2a7747f1f710e6101669aa3ca  
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 1880: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0x97312d0c68ca50eb477a45d7aa43f0ae60a523130b9579b115883eeb87a17e67ea250a786de643790dca7c1d0c60952b1f91cfe2a7747f1f710e6101669aa3ca  
# UVM_INFO ../lib/units/cache_cov_cdreq.svh(58) @ 1880: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=FILL_INV_BLK  ST=INVALID  IDX=0x1  WAY=0x0  cdreq_op=CDREQ_RFO  cdreq_addr=0x401  cdreq_data=0x0  sdreq_op=SDREQ_RFO  sdreq_addr=0x401  sdreq_data=0x0  sursp_rsp=SURSP_OKAY  sursp_data=0x97312d0c68ca50eb477a45d7aa43f0ae60a523130b9579b115883eeb87a17e67ea250a786de643790dca7c1d0c60952b1f91cfe2a7747f1f710e6101669aa3ca  cursp_rsp=CURSP_OKAY  cursp_data=0x97312d0c68ca50eb477a45d7aa43f0ae60a523130b9579b115883eeb87a17e67ea250a786de643790dca7c1d0c60952b1f91cfe2a7747f1f710e6101669aa3ca  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 1890: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(241) @ 1890: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=MIGRATED <-- INVALID  TAG=0x4(remain)  DATA=0x97312d0c68ca50eb477a45d7aa43f0ae60a523130b9579b115883eeb87a17e67ea250a786de643790dca7c1d0c60952b1f91cfe2a7747f1f710e6101669aa3ca <-- 0x472c9ff6e3cf03802d3817f6c52b90e3c623eb5cd07437105871cae00d0ee7aea38701ac2e0f2682f83dedb4f626ed2d09adb136eb953f693b4ad49c0e601aeb  EVICT_WAY=0x2(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(246) @ 1890: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(311) @ 1910: uvm_test_top.env.sb [SB] --------------------  SUREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(312) @ 1910: uvm_test_top.env.sb [REC_SUREQ] Request: OP=SUREQ_RFO  ADDR=0x401  LOOKUP=HIT  Access to IDX=0x1  WAY=0x0  ST=MIGRATED  TAG=0x4  DAT=0x97312d0c68ca50eb477a45d7aa43f0ae60a523130b9579b115883eeb87a17e67ea250a786de643790dca7c1d0c60952b1f91cfe2a7747f1f710e6101669aa3ca
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 1980: uvm_test_top.env.sb [SB] Type_xfr=CUREQ_XFR  cureq_op=CUREQ_RFO  cureq_addr=0x401  
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 2030: uvm_test_top.env.sb [SB] Type_xfr=CDRSP_XFR  cdrsp_rsp=CDRSP_OKAY  cdrsp_data=0xe2d4aee310b93a52f5e3a832696f86172d1ee35fe63802c637c588507d864323bc55af28d91ed05acacf45c3febfbde9d21fef319ce116ed89cfcdb3e06f0104  
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 2090: uvm_test_top.env.sb [SB] Type_xfr=SDREQ_XFR  sdreq_op=SDREQ_WB  sdreq_addr=0x401  sdreq_data=0xe2d4aee310b93a52f5e3a832696f86172d1ee35fe63802c637c588507d864323bc55af28d91ed05acacf45c3febfbde9d21fef319ce116ed89cfcdb3e06f0104  
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 2170: uvm_test_top.env.sb [SB] Type_xfr=SURSP_XFR  sursp_rsp=SURSP_OKAY  sursp_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 2180: uvm_test_top.env.sb [SB] Type_xfr=SDRSP_XFR  sdrsp_rsp=SDRSP_OKAY  sdrsp_data=0xe2d4aee310b93a52f5e3a832696f86172d1ee35fe63802c637c588507d864323bc55af28d91ed05acacf45c3febfbde9d21fef319ce116ed89cfcdb3e06f0104  
# UVM_INFO ../lib/units/cache_cov_sureq.svh(45) @ 2180: uvm_test_top.env.cov.cov_sureq [COV_CDREQ] sample SUREQ transaction: Type_xfr=SNP_TXN  Type=SNP_REQ  Lookup=HIT  ST=MIGRATED  IDX=0x1  WAY=0x0  sureq_op=SUREQ_RFO  sureq_addr=0x401  cureq_op=CUREQ_RFO  cureq_addr=0x401  cdrsp_rsp=CDRSP_OKAY  cdrsp_data=0xe2d4aee310b93a52f5e3a832696f86172d1ee35fe63802c637c588507d864323bc55af28d91ed05acacf45c3febfbde9d21fef319ce116ed89cfcdb3e06f0104  sdreq_op=SDREQ_WB  sdreq_addr=0x401  sdreq_data=0xe2d4aee310b93a52f5e3a832696f86172d1ee35fe63802c637c588507d864323bc55af28d91ed05acacf45c3febfbde9d21fef319ce116ed89cfcdb3e06f0104  sursp_rsp=SURSP_OKAY  sursp_data=0x0  sdrsp_rsp=SDRSP_OKAY  sdrsp_data=0xe2d4aee310b93a52f5e3a832696f86172d1ee35fe63802c637c588507d864323bc55af28d91ed05acacf45c3febfbde9d21fef319ce116ed89cfcdb3e06f0104  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 2190: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(430) @ 2190: uvm_test_top.env.sb [PASS_SUREQ] Report: ST: INVALID <-- MIGRATED  TAG: 0x4(remain)  DATA: 0xe2d4aee310b93a52f5e3a832696f86172d1ee35fe63802c637c588507d864323bc55af28d91ed05acacf45c3febfbde9d21fef319ce116ed89cfcdb3e06f0104 <-- 0x97312d0c68ca50eb477a45d7aa43f0ae60a523130b9579b115883eeb87a17e67ea250a786de643790dca7c1d0c60952b1f91cfe2a7747f1f710e6101669aa3ca  EVICT_WAY=0x2(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(435) @ 2190: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(116) @ 2210: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(117) @ 2210: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_RD  ADDR=0x401  DAT=0x0  Lookup=FILL_INV_BLK  Access to: IDX=0x1  WAY=0x0  ST=INVALID  TAG=0x4  DAT=0xe2d4aee310b93a52f5e3a832696f86172d1ee35fe63802c637c588507d864323bc55af28d91ed05acacf45c3febfbde9d21fef319ce116ed89cfcdb3e06f0104
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 2280: uvm_test_top.env.sb [SB] Type_xfr=SDREQ_XFR  sdreq_op=SDREQ_RD  sdreq_addr=0x401  sdreq_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 2310: uvm_test_top.env.sb [SB] Type_xfr=SURSP_XFR  sursp_rsp=SURSP_SNOOP  sursp_data=0x960b6c1d03164605b44f403c1402d3f8ee300a079b593103c6599e94dfbd06399a6e9ae333562de9298ae4fd04ff2a536ededb68b820caba95eedabd7ab97574  
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 2370: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0x960b6c1d03164605b44f403c1402d3f8ee300a079b593103c6599e94dfbd06399a6e9ae333562de9298ae4fd04ff2a536ededb68b820caba95eedabd7ab97574  
# UVM_INFO ../lib/units/cache_cov_cdreq.svh(58) @ 2370: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=FILL_INV_BLK  ST=INVALID  IDX=0x1  WAY=0x0  cdreq_op=CDREQ_RD  cdreq_addr=0x401  cdreq_data=0x0  sdreq_op=SDREQ_RD  sdreq_addr=0x401  sdreq_data=0x0  sursp_rsp=SURSP_SNOOP  sursp_data=0x960b6c1d03164605b44f403c1402d3f8ee300a079b593103c6599e94dfbd06399a6e9ae333562de9298ae4fd04ff2a536ededb68b820caba95eedabd7ab97574  cursp_rsp=CURSP_OKAY  cursp_data=0x960b6c1d03164605b44f403c1402d3f8ee300a079b593103c6599e94dfbd06399a6e9ae333562de9298ae4fd04ff2a536ededb68b820caba95eedabd7ab97574  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 2380: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(241) @ 2380: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=SHARED <-- INVALID  TAG=0x4(remain)  DATA=0x960b6c1d03164605b44f403c1402d3f8ee300a079b593103c6599e94dfbd06399a6e9ae333562de9298ae4fd04ff2a536ededb68b820caba95eedabd7ab97574 <-- 0xe2d4aee310b93a52f5e3a832696f86172d1ee35fe63802c637c588507d864323bc55af28d91ed05acacf45c3febfbde9d21fef319ce116ed89cfcdb3e06f0104  EVICT_WAY=0x2(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(246) @ 2380: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(116) @ 2400: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(117) @ 2400: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_RD  ADDR=0x401  DAT=0x0  Lookup=HIT  Access to: IDX=0x1  WAY=0x0  ST=SHARED  TAG=0x4  DAT=0x960b6c1d03164605b44f403c1402d3f8ee300a079b593103c6599e94dfbd06399a6e9ae333562de9298ae4fd04ff2a536ededb68b820caba95eedabd7ab97574
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 2440: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0x960b6c1d03164605b44f403c1402d3f8ee300a079b593103c6599e94dfbd06399a6e9ae333562de9298ae4fd04ff2a536ededb68b820caba95eedabd7ab97574  
# UVM_INFO ../lib/units/cache_cov_cdreq.svh(58) @ 2440: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=HIT  ST=SHARED  IDX=0x1  WAY=0x0  cdreq_op=CDREQ_RD  cdreq_addr=0x401  cdreq_data=0x0  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  cursp_rsp=CURSP_OKAY  cursp_data=0x960b6c1d03164605b44f403c1402d3f8ee300a079b593103c6599e94dfbd06399a6e9ae333562de9298ae4fd04ff2a536ededb68b820caba95eedabd7ab97574  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 2450: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(241) @ 2450: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=SHARED(remain)  TAG=0x4(remain)  DATA=0x960b6c1d03164605b44f403c1402d3f8ee300a079b593103c6599e94dfbd06399a6e9ae333562de9298ae4fd04ff2a536ededb68b820caba95eedabd7ab97574(remain)  EVICT_WAY=0x2(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(246) @ 2450: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(116) @ 2470: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(117) @ 2470: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_RFO  ADDR=0x401  DAT=0x0  Lookup=HIT  Access to: IDX=0x1  WAY=0x0  ST=SHARED  TAG=0x4  DAT=0x960b6c1d03164605b44f403c1402d3f8ee300a079b593103c6599e94dfbd06399a6e9ae333562de9298ae4fd04ff2a536ededb68b820caba95eedabd7ab97574
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 2500: uvm_test_top.env.sb [SB] Type_xfr=SDREQ_XFR  sdreq_op=SDREQ_INV  sdreq_addr=0x401  sdreq_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 2540: uvm_test_top.env.sb [SB] Type_xfr=SURSP_XFR  sursp_rsp=SURSP_OKAY  sursp_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 2590: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0x960b6c1d03164605b44f403c1402d3f8ee300a079b593103c6599e94dfbd06399a6e9ae333562de9298ae4fd04ff2a536ededb68b820caba95eedabd7ab97574  
# UVM_INFO ../lib/units/cache_cov_cdreq.svh(58) @ 2590: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=HIT  ST=SHARED  IDX=0x1  WAY=0x0  cdreq_op=CDREQ_RFO  cdreq_addr=0x401  cdreq_data=0x0  sdreq_op=SDREQ_INV  sdreq_addr=0x401  sdreq_data=0x0  sursp_rsp=SURSP_OKAY  sursp_data=0x0  cursp_rsp=CURSP_OKAY  cursp_data=0x960b6c1d03164605b44f403c1402d3f8ee300a079b593103c6599e94dfbd06399a6e9ae333562de9298ae4fd04ff2a536ededb68b820caba95eedabd7ab97574  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 2600: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(241) @ 2600: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=MIGRATED <-- SHARED  TAG=0x4(remain)  DATA=0x960b6c1d03164605b44f403c1402d3f8ee300a079b593103c6599e94dfbd06399a6e9ae333562de9298ae4fd04ff2a536ededb68b820caba95eedabd7ab97574(remain)  EVICT_WAY=0x2(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(246) @ 2600: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(311) @ 2620: uvm_test_top.env.sb [SB] --------------------  SUREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(312) @ 2620: uvm_test_top.env.sb [REC_SUREQ] Request: OP=SUREQ_RD  ADDR=0x401  LOOKUP=HIT  Access to IDX=0x1  WAY=0x0  ST=MIGRATED  TAG=0x4  DAT=0x960b6c1d03164605b44f403c1402d3f8ee300a079b593103c6599e94dfbd06399a6e9ae333562de9298ae4fd04ff2a536ededb68b820caba95eedabd7ab97574
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 2640: uvm_test_top.env.sb [SB] Type_xfr=CUREQ_XFR  cureq_op=CUREQ_RD  cureq_addr=0x401  
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 2680: uvm_test_top.env.sb [SB] Type_xfr=CDRSP_XFR  cdrsp_rsp=CDRSP_OKAY  cdrsp_data=0x33c0bfaa2cd79713479bfb7d0a8d38e666066d3e5b01053d9420870f09417c147c6ae9118f36950151a9ecc8abe7be432589f9e49498142bceec0251c31e1c70  
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 2730: uvm_test_top.env.sb [SB] Type_xfr=SDREQ_XFR  sdreq_op=SDREQ_WB  sdreq_addr=0x401  sdreq_data=0x33c0bfaa2cd79713479bfb7d0a8d38e666066d3e5b01053d9420870f09417c147c6ae9118f36950151a9ecc8abe7be432589f9e49498142bceec0251c31e1c70  
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 2770: uvm_test_top.env.sb [SB] Type_xfr=SURSP_XFR  sursp_rsp=SURSP_OKAY  sursp_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 2780: uvm_test_top.env.sb [SB] Type_xfr=SDRSP_XFR  sdrsp_rsp=SDRSP_OKAY  sdrsp_data=0x33c0bfaa2cd79713479bfb7d0a8d38e666066d3e5b01053d9420870f09417c147c6ae9118f36950151a9ecc8abe7be432589f9e49498142bceec0251c31e1c70  
# UVM_INFO ../lib/units/cache_cov_sureq.svh(45) @ 2780: uvm_test_top.env.cov.cov_sureq [COV_CDREQ] sample SUREQ transaction: Type_xfr=SNP_TXN  Type=SNP_REQ  Lookup=HIT  ST=MIGRATED  IDX=0x1  WAY=0x0  sureq_op=SUREQ_RD  sureq_addr=0x401  cureq_op=CUREQ_RD  cureq_addr=0x401  cdrsp_rsp=CDRSP_OKAY  cdrsp_data=0x33c0bfaa2cd79713479bfb7d0a8d38e666066d3e5b01053d9420870f09417c147c6ae9118f36950151a9ecc8abe7be432589f9e49498142bceec0251c31e1c70  sdreq_op=SDREQ_WB  sdreq_addr=0x401  sdreq_data=0x33c0bfaa2cd79713479bfb7d0a8d38e666066d3e5b01053d9420870f09417c147c6ae9118f36950151a9ecc8abe7be432589f9e49498142bceec0251c31e1c70  sursp_rsp=SURSP_OKAY  sursp_data=0x0  sdrsp_rsp=SDRSP_OKAY  sdrsp_data=0x33c0bfaa2cd79713479bfb7d0a8d38e666066d3e5b01053d9420870f09417c147c6ae9118f36950151a9ecc8abe7be432589f9e49498142bceec0251c31e1c70  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 2790: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(430) @ 2790: uvm_test_top.env.sb [PASS_SUREQ] Report: ST: SHARED <-- MIGRATED  TAG: 0x4(remain)  DATA: 0x33c0bfaa2cd79713479bfb7d0a8d38e666066d3e5b01053d9420870f09417c147c6ae9118f36950151a9ecc8abe7be432589f9e49498142bceec0251c31e1c70 <-- 0x960b6c1d03164605b44f403c1402d3f8ee300a079b593103c6599e94dfbd06399a6e9ae333562de9298ae4fd04ff2a536ededb68b820caba95eedabd7ab97574  EVICT_WAY=0x2(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(435) @ 2790: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(311) @ 2810: uvm_test_top.env.sb [SB] --------------------  SUREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(312) @ 2810: uvm_test_top.env.sb [REC_SUREQ] Request: OP=SUREQ_INV  ADDR=0x401  LOOKUP=HIT  Access to IDX=0x1  WAY=0x0  ST=SHARED  TAG=0x4  DAT=0x33c0bfaa2cd79713479bfb7d0a8d38e666066d3e5b01053d9420870f09417c147c6ae9118f36950151a9ecc8abe7be432589f9e49498142bceec0251c31e1c70
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 2870: uvm_test_top.env.sb [SB] Type_xfr=CUREQ_XFR  cureq_op=CUREQ_INV  cureq_addr=0x401  
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 2940: uvm_test_top.env.sb [SB] Type_xfr=CDRSP_XFR  cdrsp_rsp=CDRSP_OKAY  cdrsp_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 2960: uvm_test_top.env.sb [SB] Type_xfr=SDRSP_XFR  sdrsp_rsp=SDRSP_OKAY  sdrsp_data=0x0  
# UVM_INFO ../lib/units/cache_cov_sureq.svh(45) @ 2960: uvm_test_top.env.cov.cov_sureq [COV_CDREQ] sample SUREQ transaction: Type_xfr=SNP_TXN  Type=SNP_REQ  Lookup=HIT  ST=SHARED  IDX=0x1  WAY=0x0  sureq_op=SUREQ_INV  sureq_addr=0x401  cureq_op=CUREQ_INV  cureq_addr=0x401  cdrsp_rsp=CDRSP_OKAY  cdrsp_data=0x0  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  sdrsp_rsp=SDRSP_OKAY  sdrsp_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 2970: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(430) @ 2970: uvm_test_top.env.sb [PASS_SUREQ] Report: ST: INVALID <-- SHARED  TAG: 0x4(remain)  DATA: 0x33c0bfaa2cd79713479bfb7d0a8d38e666066d3e5b01053d9420870f09417c147c6ae9118f36950151a9ecc8abe7be432589f9e49498142bceec0251c31e1c70(remain)  EVICT_WAY=0x2(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(435) @ 2970: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(116) @ 2990: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(117) @ 2990: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_RD  ADDR=0x401  DAT=0x0  Lookup=FILL_INV_BLK  Access to: IDX=0x1  WAY=0x0  ST=INVALID  TAG=0x4  DAT=0x33c0bfaa2cd79713479bfb7d0a8d38e666066d3e5b01053d9420870f09417c147c6ae9118f36950151a9ecc8abe7be432589f9e49498142bceec0251c31e1c70
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 3030: uvm_test_top.env.sb [SB] Type_xfr=SDREQ_XFR  sdreq_op=SDREQ_RD  sdreq_addr=0x401  sdreq_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 3100: uvm_test_top.env.sb [SB] Type_xfr=SURSP_XFR  sursp_rsp=SURSP_FETCH  sursp_data=0x4e52295129696702c32f2da76d30b818177c894ac64c8a366c72f2f77deb223c590e30ec0af884b499d75e43b0a04cba4c66bcc783e3ca2cffcaf98c3e32f067  
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 3120: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0x4e52295129696702c32f2da76d30b818177c894ac64c8a366c72f2f77deb223c590e30ec0af884b499d75e43b0a04cba4c66bcc783e3ca2cffcaf98c3e32f067  
# UVM_INFO ../lib/units/cache_cov_cdreq.svh(58) @ 3120: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=FILL_INV_BLK  ST=INVALID  IDX=0x1  WAY=0x0  cdreq_op=CDREQ_RD  cdreq_addr=0x401  cdreq_data=0x0  sdreq_op=SDREQ_RD  sdreq_addr=0x401  sdreq_data=0x0  sursp_rsp=SURSP_FETCH  sursp_data=0x4e52295129696702c32f2da76d30b818177c894ac64c8a366c72f2f77deb223c590e30ec0af884b499d75e43b0a04cba4c66bcc783e3ca2cffcaf98c3e32f067  cursp_rsp=CURSP_OKAY  cursp_data=0x4e52295129696702c32f2da76d30b818177c894ac64c8a366c72f2f77deb223c590e30ec0af884b499d75e43b0a04cba4c66bcc783e3ca2cffcaf98c3e32f067  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 3130: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(241) @ 3130: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=EXCLUSIVE <-- INVALID  TAG=0x4(remain)  DATA=0x4e52295129696702c32f2da76d30b818177c894ac64c8a366c72f2f77deb223c590e30ec0af884b499d75e43b0a04cba4c66bcc783e3ca2cffcaf98c3e32f067 <-- 0x33c0bfaa2cd79713479bfb7d0a8d38e666066d3e5b01053d9420870f09417c147c6ae9118f36950151a9ecc8abe7be432589f9e49498142bceec0251c31e1c70  EVICT_WAY=0x2(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(246) @ 3130: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(311) @ 3150: uvm_test_top.env.sb [SB] --------------------  SUREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(312) @ 3150: uvm_test_top.env.sb [REC_SUREQ] Request: OP=SUREQ_RD  ADDR=0x401  LOOKUP=HIT  Access to IDX=0x1  WAY=0x0  ST=EXCLUSIVE  TAG=0x4  DAT=0x4e52295129696702c32f2da76d30b818177c894ac64c8a366c72f2f77deb223c590e30ec0af884b499d75e43b0a04cba4c66bcc783e3ca2cffcaf98c3e32f067
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 3210: uvm_test_top.env.sb [SB] Type_xfr=SDRSP_XFR  sdrsp_rsp=SDRSP_OKAY  sdrsp_data=0x4e52295129696702c32f2da76d30b818177c894ac64c8a366c72f2f77deb223c590e30ec0af884b499d75e43b0a04cba4c66bcc783e3ca2cffcaf98c3e32f067  
# UVM_INFO ../lib/units/cache_cov_sureq.svh(45) @ 3210: uvm_test_top.env.cov.cov_sureq [COV_CDREQ] sample SUREQ transaction: Type_xfr=SNP_TXN  Type=SNP_REQ  Lookup=HIT  ST=EXCLUSIVE  IDX=0x1  WAY=0x0  sureq_op=SUREQ_RD  sureq_addr=0x401  cureq_op=  cureq_addr=0xx  cdrsp_rsp=  cdrsp_data=0xx  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  sdrsp_rsp=SDRSP_OKAY  sdrsp_data=0x4e52295129696702c32f2da76d30b818177c894ac64c8a366c72f2f77deb223c590e30ec0af884b499d75e43b0a04cba4c66bcc783e3ca2cffcaf98c3e32f067  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 3220: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(430) @ 3220: uvm_test_top.env.sb [PASS_SUREQ] Report: ST: SHARED <-- EXCLUSIVE  TAG: 0x4(remain)  DATA: 0x4e52295129696702c32f2da76d30b818177c894ac64c8a366c72f2f77deb223c590e30ec0af884b499d75e43b0a04cba4c66bcc783e3ca2cffcaf98c3e32f067(remain)  EVICT_WAY=0x2(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(435) @ 3220: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(116) @ 3240: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(117) @ 3240: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_MD  ADDR=0x401  DAT=0x0  Lookup=HIT  Access to: IDX=0x1  WAY=0x0  ST=SHARED  TAG=0x4  DAT=0x4e52295129696702c32f2da76d30b818177c894ac64c8a366c72f2f77deb223c590e30ec0af884b499d75e43b0a04cba4c66bcc783e3ca2cffcaf98c3e32f067
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 3290: uvm_test_top.env.sb [SB] Type_xfr=SDREQ_XFR  sdreq_op=SDREQ_INV  sdreq_addr=0x401  sdreq_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 3330: uvm_test_top.env.sb [SB] Type_xfr=SURSP_XFR  sursp_rsp=SURSP_OKAY  sursp_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 3340: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0x0  
# UVM_INFO ../lib/units/cache_cov_cdreq.svh(58) @ 3340: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=HIT  ST=SHARED  IDX=0x1  WAY=0x0  cdreq_op=CDREQ_MD  cdreq_addr=0x401  cdreq_data=0x0  sdreq_op=SDREQ_INV  sdreq_addr=0x401  sdreq_data=0x0  sursp_rsp=SURSP_OKAY  sursp_data=0x0  cursp_rsp=CURSP_OKAY  cursp_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 3350: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(241) @ 3350: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=MIGRATED <-- SHARED  TAG=0x4(remain)  DATA=0x4e52295129696702c32f2da76d30b818177c894ac64c8a366c72f2f77deb223c590e30ec0af884b499d75e43b0a04cba4c66bcc783e3ca2cffcaf98c3e32f067(remain)  EVICT_WAY=0x2(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(246) @ 3350: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(116) @ 3370: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(117) @ 3370: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_WB  ADDR=0x401  DAT=0xd35f8b27ebe0e71a21883b1476b6b5935ef7d42e36deb4a4ec48910dfdde5ffa1585c1cbbb68e864c4886ac49e5257effe66c4f9afa18eccd709e8c45d3a81f6  Lookup=HIT  Access to: IDX=0x1  WAY=0x0  ST=MIGRATED  TAG=0x4  DAT=0x4e52295129696702c32f2da76d30b818177c894ac64c8a366c72f2f77deb223c590e30ec0af884b499d75e43b0a04cba4c66bcc783e3ca2cffcaf98c3e32f067
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 3420: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0x0  
# UVM_INFO ../lib/units/cache_cov_cdreq.svh(58) @ 3420: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=HIT  ST=MIGRATED  IDX=0x1  WAY=0x0  cdreq_op=CDREQ_WB  cdreq_addr=0x401  cdreq_data=0xd35f8b27ebe0e71a21883b1476b6b5935ef7d42e36deb4a4ec48910dfdde5ffa1585c1cbbb68e864c4886ac49e5257effe66c4f9afa18eccd709e8c45d3a81f6  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  cursp_rsp=CURSP_OKAY  cursp_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 3430: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(241) @ 3430: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=MODIFIED <-- MIGRATED  TAG=0x4(remain)  DATA=0xd35f8b27ebe0e71a21883b1476b6b5935ef7d42e36deb4a4ec48910dfdde5ffa1585c1cbbb68e864c4886ac49e5257effe66c4f9afa18eccd709e8c45d3a81f6 <-- 0x4e52295129696702c32f2da76d30b818177c894ac64c8a366c72f2f77deb223c590e30ec0af884b499d75e43b0a04cba4c66bcc783e3ca2cffcaf98c3e32f067  EVICT_WAY=0x2(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(246) @ 3430: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(116) @ 3450: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(117) @ 3450: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_RFO  ADDR=0x401  DAT=0x0  Lookup=HIT  Access to: IDX=0x1  WAY=0x0  ST=MODIFIED  TAG=0x4  DAT=0xd35f8b27ebe0e71a21883b1476b6b5935ef7d42e36deb4a4ec48910dfdde5ffa1585c1cbbb68e864c4886ac49e5257effe66c4f9afa18eccd709e8c45d3a81f6
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 3480: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0xd35f8b27ebe0e71a21883b1476b6b5935ef7d42e36deb4a4ec48910dfdde5ffa1585c1cbbb68e864c4886ac49e5257effe66c4f9afa18eccd709e8c45d3a81f6  
# UVM_INFO ../lib/units/cache_cov_cdreq.svh(58) @ 3480: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=HIT  ST=MODIFIED  IDX=0x1  WAY=0x0  cdreq_op=CDREQ_RFO  cdreq_addr=0x401  cdreq_data=0x0  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  cursp_rsp=CURSP_OKAY  cursp_data=0xd35f8b27ebe0e71a21883b1476b6b5935ef7d42e36deb4a4ec48910dfdde5ffa1585c1cbbb68e864c4886ac49e5257effe66c4f9afa18eccd709e8c45d3a81f6  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 3490: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(241) @ 3490: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=MIGRATED <-- MODIFIED  TAG=0x4(remain)  DATA=0xd35f8b27ebe0e71a21883b1476b6b5935ef7d42e36deb4a4ec48910dfdde5ffa1585c1cbbb68e864c4886ac49e5257effe66c4f9afa18eccd709e8c45d3a81f6(remain)  EVICT_WAY=0x2(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(246) @ 3490: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(116) @ 3510: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(117) @ 3510: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_WB  ADDR=0x401  DAT=0x287aede6bb1fe6e7221583e1809c3e4e68fd9adee25f482e1e2aa60477caec8ad723d140283ce85b13500b183dcfa4c6955083db706c13de9f16364d7874e52f  Lookup=HIT  Access to: IDX=0x1  WAY=0x0  ST=MIGRATED  TAG=0x4  DAT=0xd35f8b27ebe0e71a21883b1476b6b5935ef7d42e36deb4a4ec48910dfdde5ffa1585c1cbbb68e864c4886ac49e5257effe66c4f9afa18eccd709e8c45d3a81f6
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 3530: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0x0  
# UVM_INFO ../lib/units/cache_cov_cdreq.svh(58) @ 3530: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=HIT  ST=MIGRATED  IDX=0x1  WAY=0x0  cdreq_op=CDREQ_WB  cdreq_addr=0x401  cdreq_data=0x287aede6bb1fe6e7221583e1809c3e4e68fd9adee25f482e1e2aa60477caec8ad723d140283ce85b13500b183dcfa4c6955083db706c13de9f16364d7874e52f  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  cursp_rsp=CURSP_OKAY  cursp_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 3540: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(241) @ 3540: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=MODIFIED <-- MIGRATED  TAG=0x4(remain)  DATA=0x287aede6bb1fe6e7221583e1809c3e4e68fd9adee25f482e1e2aa60477caec8ad723d140283ce85b13500b183dcfa4c6955083db706c13de9f16364d7874e52f <-- 0xd35f8b27ebe0e71a21883b1476b6b5935ef7d42e36deb4a4ec48910dfdde5ffa1585c1cbbb68e864c4886ac49e5257effe66c4f9afa18eccd709e8c45d3a81f6  EVICT_WAY=0x2(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(246) @ 3540: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(311) @ 3560: uvm_test_top.env.sb [SB] --------------------  SUREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(312) @ 3560: uvm_test_top.env.sb [REC_SUREQ] Request: OP=SUREQ_RFO  ADDR=0x401  LOOKUP=HIT  Access to IDX=0x1  WAY=0x0  ST=MODIFIED  TAG=0x4  DAT=0x287aede6bb1fe6e7221583e1809c3e4e68fd9adee25f482e1e2aa60477caec8ad723d140283ce85b13500b183dcfa4c6955083db706c13de9f16364d7874e52f
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 3600: uvm_test_top.env.sb [SB] Type_xfr=CUREQ_XFR  cureq_op=CUREQ_INV  cureq_addr=0x401  
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 3640: uvm_test_top.env.sb [SB] Type_xfr=CDRSP_XFR  cdrsp_rsp=CDRSP_OKAY  cdrsp_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 3660: uvm_test_top.env.sb [SB] Type_xfr=SDREQ_XFR  sdreq_op=SDREQ_WB  sdreq_addr=0x401  sdreq_data=0x287aede6bb1fe6e7221583e1809c3e4e68fd9adee25f482e1e2aa60477caec8ad723d140283ce85b13500b183dcfa4c6955083db706c13de9f16364d7874e52f  
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 3730: uvm_test_top.env.sb [SB] Type_xfr=SURSP_XFR  sursp_rsp=SURSP_OKAY  sursp_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 3740: uvm_test_top.env.sb [SB] Type_xfr=SDRSP_XFR  sdrsp_rsp=SDRSP_OKAY  sdrsp_data=0x287aede6bb1fe6e7221583e1809c3e4e68fd9adee25f482e1e2aa60477caec8ad723d140283ce85b13500b183dcfa4c6955083db706c13de9f16364d7874e52f  
# UVM_INFO ../lib/units/cache_cov_sureq.svh(45) @ 3740: uvm_test_top.env.cov.cov_sureq [COV_CDREQ] sample SUREQ transaction: Type_xfr=SNP_TXN  Type=SNP_REQ  Lookup=HIT  ST=MODIFIED  IDX=0x1  WAY=0x0  sureq_op=SUREQ_RFO  sureq_addr=0x401  cureq_op=CUREQ_INV  cureq_addr=0x401  cdrsp_rsp=CDRSP_OKAY  cdrsp_data=0x0  sdreq_op=SDREQ_WB  sdreq_addr=0x401  sdreq_data=0x287aede6bb1fe6e7221583e1809c3e4e68fd9adee25f482e1e2aa60477caec8ad723d140283ce85b13500b183dcfa4c6955083db706c13de9f16364d7874e52f  sursp_rsp=SURSP_OKAY  sursp_data=0x0  sdrsp_rsp=SDRSP_OKAY  sdrsp_data=0x287aede6bb1fe6e7221583e1809c3e4e68fd9adee25f482e1e2aa60477caec8ad723d140283ce85b13500b183dcfa4c6955083db706c13de9f16364d7874e52f  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 3750: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(430) @ 3750: uvm_test_top.env.sb [PASS_SUREQ] Report: ST: INVALID <-- MODIFIED  TAG: 0x4(remain)  DATA: 0x287aede6bb1fe6e7221583e1809c3e4e68fd9adee25f482e1e2aa60477caec8ad723d140283ce85b13500b183dcfa4c6955083db706c13de9f16364d7874e52f(remain)  EVICT_WAY=0x2(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(435) @ 3750: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(311) @ 3770: uvm_test_top.env.sb [SB] --------------------  SUREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(312) @ 3770: uvm_test_top.env.sb [REC_SUREQ] Request: OP=SUREQ_RD  ADDR=0x401  LOOKUP=SNP_MISS  Access to IDX=0x1  WAY=0x0  ST=INVALID  TAG=0x0  DAT=0x0
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 3810: uvm_test_top.env.sb [SB] Type_xfr=SDRSP_XFR  sdrsp_rsp=SDRSP_INVALID  sdrsp_data=0x0  
# UVM_INFO ../lib/units/cache_cov_sureq.svh(45) @ 3810: uvm_test_top.env.cov.cov_sureq [COV_CDREQ] sample SUREQ transaction: Type_xfr=SNP_TXN  Type=SNP_REQ  Lookup=SNP_MISS  ST=INVALID  IDX=0x1  WAY=0x0  sureq_op=SUREQ_RD  sureq_addr=0x401  cureq_op=  cureq_addr=0xx  cdrsp_rsp=  cdrsp_data=0xx  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  sdrsp_rsp=SDRSP_INVALID  sdrsp_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 3820: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(430) @ 3820: uvm_test_top.env.sb [PASS_SUREQ] Report: memory remain, no change
# UVM_INFO ../lib/units/cache_sb.svh(435) @ 3820: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(311) @ 3840: uvm_test_top.env.sb [SB] --------------------  SUREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(312) @ 3840: uvm_test_top.env.sb [REC_SUREQ] Request: OP=SUREQ_RFO  ADDR=0x401  LOOKUP=SNP_MISS  Access to IDX=0x1  WAY=0x0  ST=INVALID  TAG=0x0  DAT=0x0
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 3860: uvm_test_top.env.sb [SB] Type_xfr=SDRSP_XFR  sdrsp_rsp=SDRSP_INVALID  sdrsp_data=0x0  
# UVM_INFO ../lib/units/cache_cov_sureq.svh(45) @ 3860: uvm_test_top.env.cov.cov_sureq [COV_CDREQ] sample SUREQ transaction: Type_xfr=SNP_TXN  Type=SNP_REQ  Lookup=SNP_MISS  ST=INVALID  IDX=0x1  WAY=0x0  sureq_op=SUREQ_RFO  sureq_addr=0x401  cureq_op=  cureq_addr=0xx  cdrsp_rsp=  cdrsp_data=0xx  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  sdrsp_rsp=SDRSP_INVALID  sdrsp_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 3870: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(430) @ 3870: uvm_test_top.env.sb [PASS_SUREQ] Report: memory remain, no change
# UVM_INFO ../lib/units/cache_sb.svh(435) @ 3870: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(311) @ 3890: uvm_test_top.env.sb [SB] --------------------  SUREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(312) @ 3890: uvm_test_top.env.sb [REC_SUREQ] Request: OP=SUREQ_INV  ADDR=0x401  LOOKUP=SNP_MISS  Access to IDX=0x1  WAY=0x0  ST=INVALID  TAG=0x0  DAT=0x0
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 3920: uvm_test_top.env.sb [SB] Type_xfr=SDRSP_XFR  sdrsp_rsp=SDRSP_INVALID  sdrsp_data=0x0  
# UVM_INFO ../lib/units/cache_cov_sureq.svh(45) @ 3920: uvm_test_top.env.cov.cov_sureq [COV_CDREQ] sample SUREQ transaction: Type_xfr=SNP_TXN  Type=SNP_REQ  Lookup=SNP_MISS  ST=INVALID  IDX=0x1  WAY=0x0  sureq_op=SUREQ_INV  sureq_addr=0x401  cureq_op=  cureq_addr=0xx  cdrsp_rsp=  cdrsp_data=0xx  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  sdrsp_rsp=SDRSP_INVALID  sdrsp_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 3930: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(430) @ 3930: uvm_test_top.env.sb [PASS_SUREQ] Report: memory remain, no change
# UVM_INFO ../lib/units/cache_sb.svh(435) @ 3930: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(116) @ 3950: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(117) @ 3950: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_RD  ADDR=0x401  DAT=0x0  Lookup=FILL_INV_BLK  Access to: IDX=0x1  WAY=0x0  ST=INVALID  TAG=0x4  DAT=0x287aede6bb1fe6e7221583e1809c3e4e68fd9adee25f482e1e2aa60477caec8ad723d140283ce85b13500b183dcfa4c6955083db706c13de9f16364d7874e52f
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 3990: uvm_test_top.env.sb [SB] Type_xfr=SDREQ_XFR  sdreq_op=SDREQ_RD  sdreq_addr=0x401  sdreq_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 4020: uvm_test_top.env.sb [SB] Type_xfr=SURSP_XFR  sursp_rsp=SURSP_FETCH  sursp_data=0x5b32cdd46f795dd002b4a7b54c5f38bc707c9e9dd9e4d209d92273c8746bafb6e6e355ac07ac44bfbaf6d86f7c3f8575e60ed1cdbb0d052c67c3eff07b8617f8  
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 4040: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0x5b32cdd46f795dd002b4a7b54c5f38bc707c9e9dd9e4d209d92273c8746bafb6e6e355ac07ac44bfbaf6d86f7c3f8575e60ed1cdbb0d052c67c3eff07b8617f8  
# UVM_INFO ../lib/units/cache_cov_cdreq.svh(58) @ 4040: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=FILL_INV_BLK  ST=INVALID  IDX=0x1  WAY=0x0  cdreq_op=CDREQ_RD  cdreq_addr=0x401  cdreq_data=0x0  sdreq_op=SDREQ_RD  sdreq_addr=0x401  sdreq_data=0x0  sursp_rsp=SURSP_FETCH  sursp_data=0x5b32cdd46f795dd002b4a7b54c5f38bc707c9e9dd9e4d209d92273c8746bafb6e6e355ac07ac44bfbaf6d86f7c3f8575e60ed1cdbb0d052c67c3eff07b8617f8  cursp_rsp=CURSP_OKAY  cursp_data=0x5b32cdd46f795dd002b4a7b54c5f38bc707c9e9dd9e4d209d92273c8746bafb6e6e355ac07ac44bfbaf6d86f7c3f8575e60ed1cdbb0d052c67c3eff07b8617f8  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 4050: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(241) @ 4050: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=EXCLUSIVE <-- INVALID  TAG=0x4(remain)  DATA=0x5b32cdd46f795dd002b4a7b54c5f38bc707c9e9dd9e4d209d92273c8746bafb6e6e355ac07ac44bfbaf6d86f7c3f8575e60ed1cdbb0d052c67c3eff07b8617f8 <-- 0x287aede6bb1fe6e7221583e1809c3e4e68fd9adee25f482e1e2aa60477caec8ad723d140283ce85b13500b183dcfa4c6955083db706c13de9f16364d7874e52f  EVICT_WAY=0x2(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(246) @ 4050: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(116) @ 4070: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(117) @ 4070: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_MD  ADDR=0x401  DAT=0x0  Lookup=HIT  Access to: IDX=0x1  WAY=0x0  ST=EXCLUSIVE  TAG=0x4  DAT=0x5b32cdd46f795dd002b4a7b54c5f38bc707c9e9dd9e4d209d92273c8746bafb6e6e355ac07ac44bfbaf6d86f7c3f8575e60ed1cdbb0d052c67c3eff07b8617f8
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 4130: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0x0  
# UVM_INFO ../lib/units/cache_cov_cdreq.svh(58) @ 4130: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=HIT  ST=EXCLUSIVE  IDX=0x1  WAY=0x0  cdreq_op=CDREQ_MD  cdreq_addr=0x401  cdreq_data=0x0  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  cursp_rsp=CURSP_OKAY  cursp_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 4140: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(241) @ 4140: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=MIGRATED <-- EXCLUSIVE  TAG=0x4(remain)  DATA=0x5b32cdd46f795dd002b4a7b54c5f38bc707c9e9dd9e4d209d92273c8746bafb6e6e355ac07ac44bfbaf6d86f7c3f8575e60ed1cdbb0d052c67c3eff07b8617f8(remain)  EVICT_WAY=0x2(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(246) @ 4140: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(116) @ 4160: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(117) @ 4160: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_WB  ADDR=0x401  DAT=0x647e84fe7da9300e212b4674a5021baad2e0bf8c95449094ce6ac11c7a2beb70353516808610dc4077200f08b076de4948b0e0282f2e40f8315db710f82bbed5  Lookup=HIT  Access to: IDX=0x1  WAY=0x0  ST=MIGRATED  TAG=0x4  DAT=0x5b32cdd46f795dd002b4a7b54c5f38bc707c9e9dd9e4d209d92273c8746bafb6e6e355ac07ac44bfbaf6d86f7c3f8575e60ed1cdbb0d052c67c3eff07b8617f8
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 4210: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0x0  
# UVM_INFO ../lib/units/cache_cov_cdreq.svh(58) @ 4210: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=HIT  ST=MIGRATED  IDX=0x1  WAY=0x0  cdreq_op=CDREQ_WB  cdreq_addr=0x401  cdreq_data=0x647e84fe7da9300e212b4674a5021baad2e0bf8c95449094ce6ac11c7a2beb70353516808610dc4077200f08b076de4948b0e0282f2e40f8315db710f82bbed5  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  cursp_rsp=CURSP_OKAY  cursp_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 4220: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(241) @ 4220: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=MODIFIED <-- MIGRATED  TAG=0x4(remain)  DATA=0x647e84fe7da9300e212b4674a5021baad2e0bf8c95449094ce6ac11c7a2beb70353516808610dc4077200f08b076de4948b0e0282f2e40f8315db710f82bbed5 <-- 0x5b32cdd46f795dd002b4a7b54c5f38bc707c9e9dd9e4d209d92273c8746bafb6e6e355ac07ac44bfbaf6d86f7c3f8575e60ed1cdbb0d052c67c3eff07b8617f8  EVICT_WAY=0x2(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(246) @ 4220: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(311) @ 4240: uvm_test_top.env.sb [SB] --------------------  SUREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(312) @ 4240: uvm_test_top.env.sb [REC_SUREQ] Request: OP=SUREQ_RD  ADDR=0x401  LOOKUP=HIT  Access to IDX=0x1  WAY=0x0  ST=MODIFIED  TAG=0x4  DAT=0x647e84fe7da9300e212b4674a5021baad2e0bf8c95449094ce6ac11c7a2beb70353516808610dc4077200f08b076de4948b0e0282f2e40f8315db710f82bbed5
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 4260: uvm_test_top.env.sb [SB] Type_xfr=SDREQ_XFR  sdreq_op=SDREQ_WB  sdreq_addr=0x401  sdreq_data=0x647e84fe7da9300e212b4674a5021baad2e0bf8c95449094ce6ac11c7a2beb70353516808610dc4077200f08b076de4948b0e0282f2e40f8315db710f82bbed5  
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 4310: uvm_test_top.env.sb [SB] Type_xfr=SURSP_XFR  sursp_rsp=SURSP_OKAY  sursp_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 4350: uvm_test_top.env.sb [SB] Type_xfr=SDRSP_XFR  sdrsp_rsp=SDRSP_OKAY  sdrsp_data=0x647e84fe7da9300e212b4674a5021baad2e0bf8c95449094ce6ac11c7a2beb70353516808610dc4077200f08b076de4948b0e0282f2e40f8315db710f82bbed5  
# UVM_INFO ../lib/units/cache_cov_sureq.svh(45) @ 4350: uvm_test_top.env.cov.cov_sureq [COV_CDREQ] sample SUREQ transaction: Type_xfr=SNP_TXN  Type=SNP_REQ  Lookup=HIT  ST=MODIFIED  IDX=0x1  WAY=0x0  sureq_op=SUREQ_RD  sureq_addr=0x401  cureq_op=  cureq_addr=0xx  cdrsp_rsp=  cdrsp_data=0xx  sdreq_op=SDREQ_WB  sdreq_addr=0x401  sdreq_data=0x647e84fe7da9300e212b4674a5021baad2e0bf8c95449094ce6ac11c7a2beb70353516808610dc4077200f08b076de4948b0e0282f2e40f8315db710f82bbed5  sursp_rsp=SURSP_OKAY  sursp_data=0x0  sdrsp_rsp=SDRSP_OKAY  sdrsp_data=0x647e84fe7da9300e212b4674a5021baad2e0bf8c95449094ce6ac11c7a2beb70353516808610dc4077200f08b076de4948b0e0282f2e40f8315db710f82bbed5  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 4360: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(430) @ 4360: uvm_test_top.env.sb [PASS_SUREQ] Report: ST: SHARED <-- MODIFIED  TAG: 0x4(remain)  DATA: 0x647e84fe7da9300e212b4674a5021baad2e0bf8c95449094ce6ac11c7a2beb70353516808610dc4077200f08b076de4948b0e0282f2e40f8315db710f82bbed5(remain)  EVICT_WAY=0x2(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(435) @ 4360: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO .\\tests\cache_base_test.svh(72) @ 4405: uvm_test_top [mesi_test_c] Complete test
# UVM_INFO ../lib/units/cache_sb_base.svh(153) @ 4405: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at all blocks
# UVM_INFO ../lib/units/cache_cov_cdreq.svh(78) @ 4405: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] CG_CDREQ_OP_COV=100.000000
# UVM_INFO ../lib/units/cache_cov_sureq.svh(64) @ 4405: uvm_test_top.env.cov.cov_sureq [COV_CDREQ] CG_SUREQ_OP_COV=100.000000
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :  283
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [CACHE]     1
# [COV_CDREQ]    35
# [PASS_CDREQ]    20
# [PASS_SUREQ]    13
# [Questa UVM]     2
# [REC_CDREQ]    20
# [REC_SUREQ]    13
# [RNTST]     1
# [SB]   175
# [UVMTOP]     1
# [mesi_test_c]     2
# ** Note: $finish    : E:/questaSim/main/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 4405 ns  Iteration: 97  Instance: /cache_mem_tb_top
# Saving coverage database on exit...
# End time: 22:15:15 on Jun 22,2025, Elapsed time: 0:00:06
# Errors: 0, Warnings: 62
sed 's/^#//' run_dir/mesi_test_c.log > tmp.log && mv tmp.log run_dir/mesi_test_c.log
sed -i '/  log -r \/\\*/d' run_dir/mesi_test_c.log
mkdir -p run_dir wave_dir cov_metrics
vlib work
** Warning: (vlib-34) Library already exists at "work".
vlib work.uvm_pkg
** Warning: (vlib-34) Library already exists at "work.uvm_pkg".
vlog -sv +incdir+../../ext/uvm-core-2020.3.1/src -work work.uvm_pkg ../../ext/uvm-core-2020.3.1/src/uvm_pkg.sv  +define+PLRU_REPL
QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
Start time: 22:15:15 on Jun 22,2025
vlog -sv "+incdir+../../ext/uvm-core-2020.3.1/src" -work work.uvm_pkg ../../ext/uvm-core-2020.3.1/src/uvm_pkg.sv "+define+PLRU_REPL" 
-- Compiling package uvm_pkg

Top level modules:
	--none--
End time: 22:15:17 on Jun 22,2025, Elapsed time: 0:00:02
Errors: 0, Warnings: 0
vlog -sv -lint  +incdir+../../rtl +incdir+../../rtl/topchip  +incdir+../lib +incdir+../lib/agents +incdir+../lib/if +incdir+../lib/seqs +incdir+../lib/units +incdir+/tests +incdir+.//tb  ../../rtl/topchip/cache_def.sv ../../rtl/topchip/cache_pkg.sv ../../rtl/topchip/cache_mem.sv  ../lib/if/cache_if.sv ../lib/cache_units_pkg.sv .//tests/cache_tests_pkg.sv .//tb/cache_mem_tb_top.sv  +define+PLRU_REPL +define+HAS_SB -l run_dir/repl_test_c.log
QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
Start time: 22:15:17 on Jun 22,2025
vlog -sv -lint "+incdir+../../rtl" "+incdir+../../rtl/topchip" "+incdir+../lib" "+incdir+../lib/agents" "+incdir+../lib/if" "+incdir+../lib/seqs" "+incdir+../lib/units" "+incdir+/tests" "+incdir+.//tb" ../../rtl/topchip/cache_def.sv ../../rtl/topchip/cache_pkg.sv ../../rtl/topchip/cache_mem.sv ../lib/if/cache_if.sv ../lib/cache_units_pkg.sv .//tests/cache_tests_pkg.sv .//tb/cache_mem_tb_top.sv "+define+PLRU_REPL" "+define+HAS_SB" -l run_dir/repl_test_c.log 
-- Compiling package cache_pkg
-- Compiling package cache_mem_sv_unit
-- Importing package cache_pkg
-- Compiling module cache_mem
-- Compiling interface cache_if
-- Compiling package cache_units_pkg
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
** Note: (vlog-2286) ../lib/cache_units_pkg.sv(6): Using implicit +incdir+E:/questaSim/main/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
-- Compiling package cache_tests_pkg
-- Importing package cache_units_pkg
-- Compiling module cache_mem_tb_top
-- Importing package cache_tests_pkg

Top level modules:
	cache_mem_tb_top
End time: 22:15:17 on Jun 22,2025, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
vsim work.cache_mem_tb_top \
			+UVM_VERBOSITY=MEDIUM \
			+UVM_TESTNAME=repl_test_c \
			-sv_seed random \
			-coverage \
			-nodpiexports \
			-novopt \
			 \
			-wlf wave_dir/repl_test_c.wlf \
			-do " log -r /*; coverage save -onexit cov_metrics/repl_test_c.ucdb; run -all; quit -f;" \
			| tee -a run_dir/repl_test_c.log
Reading E:/questaSim/main/tcl/vsim/pref.tcl

# 10.6c

# vsim work.cache_mem_tb_top "+UVM_VERBOSITY=MEDIUM" "+UVM_TESTNAME=repl_test_c" -sv_seed random -coverage -nodpiexports -novopt -wlf wave_dir/repl_test_c.wlf -do " log -r /*; coverage save -onexit cov_metrics/repl_test_c.ucdb; run -all; quit -f;" 
# Start time: 22:15:19 on Jun 22,2025
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# //  Questa Sim-64
# //  Version 10.6c win64 Jul 26 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Refreshing F:/mobaxterm/home/hcmus/thesis/dv/env/work.cache_mem_tb_top
# Refreshing F:/mobaxterm/home/hcmus/thesis/dv/env/work.cache_pkg
# Loading sv_std.std
# Loading work.cache_pkg
# Refreshing F:/mobaxterm/home/hcmus/thesis/dv/env/work.cache_if
# Loading work.cache_if
# Refreshing F:/mobaxterm/home/hcmus/thesis/dv/env/work.cache_tests_pkg
# Refreshing F:/mobaxterm/home/hcmus/thesis/dv/env/work.cache_units_pkg
# Loading mtiUvm.uvm_pkg
# Loading work.cache_units_pkg
# Loading work.cache_tests_pkg
# Loading work.cache_mem_tb_top
# Refreshing F:/mobaxterm/home/hcmus/thesis/dv/env/work.cache_mem
# Refreshing F:/mobaxterm/home/hcmus/thesis/dv/env/work.cache_mem_sv_unit
# Loading work.cache_mem_sv_unit
# Loading work.cache_mem
# Loading mtiUvm.questa_uvm_pkg
# Loading E:/questaSim/main/uvm-1.1d\win64\uvm_dpi.dll
# ** Warning: (vsim-8634) Code was not compiled with coverage options.
# Sv_Seed = 1279514230
#  log -r /*
#  coverage save -onexit cov_metrics/repl_test_c.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(286): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(286): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(287): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(287): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(288): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(288): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(289): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(289): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(291): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(291): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(292): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(292): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(293): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(293): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(294): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(294): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(326): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(396): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(396): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(396): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(396): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(398): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(399): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(400): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(401): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(406): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(407): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(548): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(557): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(564): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# hello from cache_mem_tb
# UVM_INFO @ 0: reporter [RNTST] Running test repl_test_c...
# ** Warning: (vsim-8315) ../../rtl/topchip/cache_mem.sv(387): No condition is true in the unique/priority if/case statement.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8315) ../../rtl/topchip/cache_mem.sv(377): No condition is true in the unique/priority if/case statement.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(557): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 1  Instance: /cache_mem_tb_top/dut
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ----------------------------------------------------------------
# Name                       Type                      Size  Value
# ----------------------------------------------------------------
# uvm_test_top               repl_test_c               -     @471 
#   env                      cache_env_c               -     @478 
#     agt                    cache_agt_c               -     @486 
#       drv                  cache_drv_c               -     @633 
#         req_port           uvm_blocking_put_port     -     @671 
#         rsp_imp            uvm_nonblocking_put_imp   -     @679 
#         rsp_port           uvm_analysis_port         -     @648 
#         seq_item_port      uvm_seq_item_pull_port    -     @640 
#       drv_bfm              cache_drv_bfm_c           -     @656 
#         req_imp            uvm_blocking_put_imp      -     @688 
#         rsp_port           uvm_nonblocking_put_port  -     @696 
#       mon                  cache_mon_c               -     @663 
#         lookup_a_imp       uvm_analysis_imp          -     @721 
#         txn_ap             uvm_analysis_port         -     @713 
#         xfr_ap             uvm_analysis_port         -     @705 
#       sqr                  cache_seqr_c              -     @524 
#         rsp_export         uvm_analysis_export       -     @531 
#         seq_item_export    uvm_seq_item_pull_imp     -     @625 
#         arbitration_queue  array                     0     -    
#         lock_queue         array                     0     -    
#         num_last_reqs      integral                  32    'd1  
#         num_last_rsps      integral                  32    'd1  
#     cov                    cache_cov_c               -     @500 
#       cov_cdreq            cache_cov_cdreq_c         -     @734 
#         txn_a_imp          uvm_analysis_imp          -     @748 
#       cov_sureq            cache_cov_sureq_c         -     @741 
#         txn_a_imp          uvm_analysis_imp          -     @756 
#       txn_a_imp            uvm_analysis_imp          -     @507 
#       txn_ap               uvm_analysis_port         -     @515 
#     sb                     cache_sb_c                -     @493 
#       cache                cache_model_c             -     @781 
#       m_lookup_ap          uvm_analysis_port         -     @773 
#       m_xfr_a_imp          uvm_analysis_imp          -     @765 
# ----------------------------------------------------------------
# 
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(396): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(396): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(396): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(396): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(398): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(399): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(400): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(401): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(406): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(407): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(557): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(291): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(291): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(292): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(292): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(293): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(293): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(294): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(294): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(286): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(286): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(287): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(287): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(288): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(288): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(289): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(289): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# UVM_INFO .\\tests\cache_base_test.svh(57) @ 0: uvm_test_top [repl_test_c] Start test
# UVM_INFO ../lib/units/cache_sb.svh(61) @ 10: uvm_test_top.env.sb [SB] Reset is handling
# UVM_INFO ../lib/units/cache_model.svh(58) @ 10: uvm_test_top.env.sb.cache [CACHE] init cache occurred
# UVM_INFO ../lib/units/cache_sb.svh(73) @ 30: uvm_test_top.env.sb [SB] Reset has completed
# UVM_INFO ../lib/units/cache_sb.svh(116) @ 70: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(117) @ 70: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_RD  ADDR=0x1  DAT=0x0  Lookup=FILL_INV_BLK  Access to: IDX=0x1  WAY=0x0  ST=INVALID  TAG=0x0  DAT=0x0
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 120: uvm_test_top.env.sb [SB] Type_xfr=SDREQ_XFR  sdreq_op=SDREQ_RD  sdreq_addr=0x1  sdreq_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 200: uvm_test_top.env.sb [SB] Type_xfr=SURSP_XFR  sursp_rsp=SURSP_FETCH  sursp_data=0x6fc2afcd4c24179af6c916ace9c39a34a131330747c36878cd64b5713bedf3f901f70ef6a682ad791ff5e39af39cb45871b6e0aceae7ec7020bdefd66b18b3f  
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 230: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0x6fc2afcd4c24179af6c916ace9c39a34a131330747c36878cd64b5713bedf3f901f70ef6a682ad791ff5e39af39cb45871b6e0aceae7ec7020bdefd66b18b3f  
# UVM_INFO ../lib/units/cache_cov_cdreq.svh(58) @ 230: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=FILL_INV_BLK  ST=INVALID  IDX=0x1  WAY=0x0  cdreq_op=CDREQ_RD  cdreq_addr=0x1  cdreq_data=0x0  sdreq_op=SDREQ_RD  sdreq_addr=0x1  sdreq_data=0x0  sursp_rsp=SURSP_FETCH  sursp_data=0x6fc2afcd4c24179af6c916ace9c39a34a131330747c36878cd64b5713bedf3f901f70ef6a682ad791ff5e39af39cb45871b6e0aceae7ec7020bdefd66b18b3f  cursp_rsp=CURSP_OKAY  cursp_data=0x6fc2afcd4c24179af6c916ace9c39a34a131330747c36878cd64b5713bedf3f901f70ef6a682ad791ff5e39af39cb45871b6e0aceae7ec7020bdefd66b18b3f  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 240: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(241) @ 240: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=EXCLUSIVE <-- INVALID  TAG=0x0(remain)  DATA=0x6fc2afcd4c24179af6c916ace9c39a34a131330747c36878cd64b5713bedf3f901f70ef6a682ad791ff5e39af39cb45871b6e0aceae7ec7020bdefd66b18b3f <-- 0x0  EVICT_WAY=0x2 <-- 0x0  
# UVM_INFO ../lib/units/cache_sb.svh(246) @ 240: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(116) @ 260: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(117) @ 260: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_RD  ADDR=0x101  DAT=0x0  Lookup=FILL_INV_BLK  Access to: IDX=0x1  WAY=0x1  ST=INVALID  TAG=0x0  DAT=0x0
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 310: uvm_test_top.env.sb [SB] Type_xfr=SDREQ_XFR  sdreq_op=SDREQ_RD  sdreq_addr=0x101  sdreq_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 340: uvm_test_top.env.sb [SB] Type_xfr=SURSP_XFR  sursp_rsp=SURSP_FETCH  sursp_data=0xc872e5231464b1c59318aa052365ecfb1f9b903ba4b6ac886a917287f69e16e92330bf3f4231b96351b923be986afc1aac6dc70e6e51514613afe12aeac21164  
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 400: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0xc872e5231464b1c59318aa052365ecfb1f9b903ba4b6ac886a917287f69e16e92330bf3f4231b96351b923be986afc1aac6dc70e6e51514613afe12aeac21164  
# UVM_INFO ../lib/units/cache_cov_cdreq.svh(58) @ 400: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=FILL_INV_BLK  ST=INVALID  IDX=0x1  WAY=0x1  cdreq_op=CDREQ_RD  cdreq_addr=0x101  cdreq_data=0x0  sdreq_op=SDREQ_RD  sdreq_addr=0x101  sdreq_data=0x0  sursp_rsp=SURSP_FETCH  sursp_data=0xc872e5231464b1c59318aa052365ecfb1f9b903ba4b6ac886a917287f69e16e92330bf3f4231b96351b923be986afc1aac6dc70e6e51514613afe12aeac21164  cursp_rsp=CURSP_OKAY  cursp_data=0xc872e5231464b1c59318aa052365ecfb1f9b903ba4b6ac886a917287f69e16e92330bf3f4231b96351b923be986afc1aac6dc70e6e51514613afe12aeac21164  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 410: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=1
# UVM_INFO ../lib/units/cache_sb.svh(241) @ 410: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=EXCLUSIVE <-- INVALID  TAG=0x1 <-- 0x0  DATA=0xc872e5231464b1c59318aa052365ecfb1f9b903ba4b6ac886a917287f69e16e92330bf3f4231b96351b923be986afc1aac6dc70e6e51514613afe12aeac21164 <-- 0x0  EVICT_WAY=0x2(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(246) @ 410: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(116) @ 430: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(117) @ 430: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_RD  ADDR=0x201  DAT=0x0  Lookup=FILL_INV_BLK  Access to: IDX=0x1  WAY=0x2  ST=INVALID  TAG=0x0  DAT=0x0
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 450: uvm_test_top.env.sb [SB] Type_xfr=SDREQ_XFR  sdreq_op=SDREQ_RD  sdreq_addr=0x201  sdreq_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 530: uvm_test_top.env.sb [SB] Type_xfr=SURSP_XFR  sursp_rsp=SURSP_FETCH  sursp_data=0x7406a76327daeb7fe68923cf4e1fd4f49d82aa69866686c9c4d9e40676a9330ed6781059706747bbc73b895354ef566c425efcd2195dcfb93321fff8ddd8b25f  
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 590: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0x7406a76327daeb7fe68923cf4e1fd4f49d82aa69866686c9c4d9e40676a9330ed6781059706747bbc73b895354ef566c425efcd2195dcfb93321fff8ddd8b25f  
# UVM_INFO ../lib/units/cache_cov_cdreq.svh(58) @ 590: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=FILL_INV_BLK  ST=INVALID  IDX=0x1  WAY=0x2  cdreq_op=CDREQ_RD  cdreq_addr=0x201  cdreq_data=0x0  sdreq_op=SDREQ_RD  sdreq_addr=0x201  sdreq_data=0x0  sursp_rsp=SURSP_FETCH  sursp_data=0x7406a76327daeb7fe68923cf4e1fd4f49d82aa69866686c9c4d9e40676a9330ed6781059706747bbc73b895354ef566c425efcd2195dcfb93321fff8ddd8b25f  cursp_rsp=CURSP_OKAY  cursp_data=0x7406a76327daeb7fe68923cf4e1fd4f49d82aa69866686c9c4d9e40676a9330ed6781059706747bbc73b895354ef566c425efcd2195dcfb93321fff8ddd8b25f  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 600: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=2
# UVM_INFO ../lib/units/cache_sb.svh(241) @ 600: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=EXCLUSIVE <-- INVALID  TAG=0x2 <-- 0x0  DATA=0x7406a76327daeb7fe68923cf4e1fd4f49d82aa69866686c9c4d9e40676a9330ed6781059706747bbc73b895354ef566c425efcd2195dcfb93321fff8ddd8b25f <-- 0x0  EVICT_WAY=0x0 <-- 0x2  
# UVM_INFO ../lib/units/cache_sb.svh(246) @ 600: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(116) @ 620: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(117) @ 620: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_RD  ADDR=0x301  DAT=0x0  Lookup=FILL_INV_BLK  Access to: IDX=0x1  WAY=0x3  ST=INVALID  TAG=0x0  DAT=0x0
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 660: uvm_test_top.env.sb [SB] Type_xfr=SDREQ_XFR  sdreq_op=SDREQ_RD  sdreq_addr=0x301  sdreq_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 700: uvm_test_top.env.sb [SB] Type_xfr=SURSP_XFR  sursp_rsp=SURSP_FETCH  sursp_data=0x86b2b4494b5c5aecc77d511741a76932c7d44d3ac124099742ef222cec306feb2f1287607d977f0e6357074f0c935d638127e7bbcebe4dd95478e751d3cf4e63  
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 770: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0x86b2b4494b5c5aecc77d511741a76932c7d44d3ac124099742ef222cec306feb2f1287607d977f0e6357074f0c935d638127e7bbcebe4dd95478e751d3cf4e63  
# UVM_INFO ../lib/units/cache_cov_cdreq.svh(58) @ 770: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=FILL_INV_BLK  ST=INVALID  IDX=0x1  WAY=0x3  cdreq_op=CDREQ_RD  cdreq_addr=0x301  cdreq_data=0x0  sdreq_op=SDREQ_RD  sdreq_addr=0x301  sdreq_data=0x0  sursp_rsp=SURSP_FETCH  sursp_data=0x86b2b4494b5c5aecc77d511741a76932c7d44d3ac124099742ef222cec306feb2f1287607d977f0e6357074f0c935d638127e7bbcebe4dd95478e751d3cf4e63  cursp_rsp=CURSP_OKAY  cursp_data=0x86b2b4494b5c5aecc77d511741a76932c7d44d3ac124099742ef222cec306feb2f1287607d977f0e6357074f0c935d638127e7bbcebe4dd95478e751d3cf4e63  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 780: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=3
# UVM_INFO ../lib/units/cache_sb.svh(241) @ 780: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=EXCLUSIVE <-- INVALID  TAG=0x3 <-- 0x0  DATA=0x86b2b4494b5c5aecc77d511741a76932c7d44d3ac124099742ef222cec306feb2f1287607d977f0e6357074f0c935d638127e7bbcebe4dd95478e751d3cf4e63 <-- 0x0  EVICT_WAY=0x0(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(246) @ 780: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(116) @ 800: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(117) @ 800: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_RD  ADDR=0x1  DAT=0x0  Lookup=HIT  Access to: IDX=0x1  WAY=0x0  ST=EXCLUSIVE  TAG=0x0  DAT=0x6fc2afcd4c24179af6c916ace9c39a34a131330747c36878cd64b5713bedf3f901f70ef6a682ad791ff5e39af39cb45871b6e0aceae7ec7020bdefd66b18b3f
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 830: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0x6fc2afcd4c24179af6c916ace9c39a34a131330747c36878cd64b5713bedf3f901f70ef6a682ad791ff5e39af39cb45871b6e0aceae7ec7020bdefd66b18b3f  
# UVM_INFO ../lib/units/cache_cov_cdreq.svh(58) @ 830: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=HIT  ST=EXCLUSIVE  IDX=0x1  WAY=0x0  cdreq_op=CDREQ_RD  cdreq_addr=0x1  cdreq_data=0x0  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  cursp_rsp=CURSP_OKAY  cursp_data=0x6fc2afcd4c24179af6c916ace9c39a34a131330747c36878cd64b5713bedf3f901f70ef6a682ad791ff5e39af39cb45871b6e0aceae7ec7020bdefd66b18b3f  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 840: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(241) @ 840: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=EXCLUSIVE(remain)  TAG=0x0(remain)  DATA=0x6fc2afcd4c24179af6c916ace9c39a34a131330747c36878cd64b5713bedf3f901f70ef6a682ad791ff5e39af39cb45871b6e0aceae7ec7020bdefd66b18b3f(remain)  EVICT_WAY=0x2 <-- 0x0  
# UVM_INFO ../lib/units/cache_sb.svh(246) @ 840: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(116) @ 860: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(117) @ 860: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_RD  ADDR=0x101  DAT=0x0  Lookup=HIT  Access to: IDX=0x1  WAY=0x1  ST=EXCLUSIVE  TAG=0x1  DAT=0xc872e5231464b1c59318aa052365ecfb1f9b903ba4b6ac886a917287f69e16e92330bf3f4231b96351b923be986afc1aac6dc70e6e51514613afe12aeac21164
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 930: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0xc872e5231464b1c59318aa052365ecfb1f9b903ba4b6ac886a917287f69e16e92330bf3f4231b96351b923be986afc1aac6dc70e6e51514613afe12aeac21164  
# UVM_INFO ../lib/units/cache_cov_cdreq.svh(58) @ 930: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=HIT  ST=EXCLUSIVE  IDX=0x1  WAY=0x1  cdreq_op=CDREQ_RD  cdreq_addr=0x101  cdreq_data=0x0  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  cursp_rsp=CURSP_OKAY  cursp_data=0xc872e5231464b1c59318aa052365ecfb1f9b903ba4b6ac886a917287f69e16e92330bf3f4231b96351b923be986afc1aac6dc70e6e51514613afe12aeac21164  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 940: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=1
# UVM_INFO ../lib/units/cache_sb.svh(241) @ 940: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=EXCLUSIVE(remain)  TAG=0x1(remain)  DATA=0xc872e5231464b1c59318aa052365ecfb1f9b903ba4b6ac886a917287f69e16e92330bf3f4231b96351b923be986afc1aac6dc70e6e51514613afe12aeac21164(remain)  EVICT_WAY=0x2(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(246) @ 940: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(116) @ 960: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(117) @ 960: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_RD  ADDR=0x201  DAT=0x0  Lookup=HIT  Access to: IDX=0x1  WAY=0x2  ST=EXCLUSIVE  TAG=0x2  DAT=0x7406a76327daeb7fe68923cf4e1fd4f49d82aa69866686c9c4d9e40676a9330ed6781059706747bbc73b895354ef566c425efcd2195dcfb93321fff8ddd8b25f
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 980: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0x7406a76327daeb7fe68923cf4e1fd4f49d82aa69866686c9c4d9e40676a9330ed6781059706747bbc73b895354ef566c425efcd2195dcfb93321fff8ddd8b25f  
# UVM_INFO ../lib/units/cache_cov_cdreq.svh(58) @ 980: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=HIT  ST=EXCLUSIVE  IDX=0x1  WAY=0x2  cdreq_op=CDREQ_RD  cdreq_addr=0x201  cdreq_data=0x0  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  cursp_rsp=CURSP_OKAY  cursp_data=0x7406a76327daeb7fe68923cf4e1fd4f49d82aa69866686c9c4d9e40676a9330ed6781059706747bbc73b895354ef566c425efcd2195dcfb93321fff8ddd8b25f  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 990: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=2
# UVM_INFO ../lib/units/cache_sb.svh(241) @ 990: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=EXCLUSIVE(remain)  TAG=0x2(remain)  DATA=0x7406a76327daeb7fe68923cf4e1fd4f49d82aa69866686c9c4d9e40676a9330ed6781059706747bbc73b895354ef566c425efcd2195dcfb93321fff8ddd8b25f(remain)  EVICT_WAY=0x0 <-- 0x2  
# UVM_INFO ../lib/units/cache_sb.svh(246) @ 990: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(116) @ 1010: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(117) @ 1010: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_RD  ADDR=0x301  DAT=0x0  Lookup=HIT  Access to: IDX=0x1  WAY=0x3  ST=EXCLUSIVE  TAG=0x3  DAT=0x86b2b4494b5c5aecc77d511741a76932c7d44d3ac124099742ef222cec306feb2f1287607d977f0e6357074f0c935d638127e7bbcebe4dd95478e751d3cf4e63
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 1030: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0x86b2b4494b5c5aecc77d511741a76932c7d44d3ac124099742ef222cec306feb2f1287607d977f0e6357074f0c935d638127e7bbcebe4dd95478e751d3cf4e63  
# UVM_INFO ../lib/units/cache_cov_cdreq.svh(58) @ 1030: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=HIT  ST=EXCLUSIVE  IDX=0x1  WAY=0x3  cdreq_op=CDREQ_RD  cdreq_addr=0x301  cdreq_data=0x0  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  cursp_rsp=CURSP_OKAY  cursp_data=0x86b2b4494b5c5aecc77d511741a76932c7d44d3ac124099742ef222cec306feb2f1287607d977f0e6357074f0c935d638127e7bbcebe4dd95478e751d3cf4e63  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 1040: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=3
# UVM_INFO ../lib/units/cache_sb.svh(241) @ 1040: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=EXCLUSIVE(remain)  TAG=0x3(remain)  DATA=0x86b2b4494b5c5aecc77d511741a76932c7d44d3ac124099742ef222cec306feb2f1287607d977f0e6357074f0c935d638127e7bbcebe4dd95478e751d3cf4e63(remain)  EVICT_WAY=0x0(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(246) @ 1040: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(116) @ 1060: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(117) @ 1060: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_RD  ADDR=0x401  DAT=0x0  Lookup=EVICT_BLK  Access to: IDX=0x1  WAY=0x0  ST=EXCLUSIVE  TAG=0x0  DAT=0x6fc2afcd4c24179af6c916ace9c39a34a131330747c36878cd64b5713bedf3f901f70ef6a682ad791ff5e39af39cb45871b6e0aceae7ec7020bdefd66b18b3f
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 1080: uvm_test_top.env.sb [SB] Type_xfr=SDREQ_XFR  sdreq_op=SDREQ_RD  sdreq_addr=0x401  sdreq_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 1130: uvm_test_top.env.sb [SB] Type_xfr=SURSP_XFR  sursp_rsp=SURSP_FETCH  sursp_data=0x43270098461b10165e695d24c599cb91a5fcbf084b91d1ce11e4e753d0b8a60f76902b8a1c0246af023e8dfc4d1ee5ae68de157199f2c666146efd8ba064eac7  
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 1190: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0x43270098461b10165e695d24c599cb91a5fcbf084b91d1ce11e4e753d0b8a60f76902b8a1c0246af023e8dfc4d1ee5ae68de157199f2c666146efd8ba064eac7  
# UVM_INFO ../lib/units/cache_cov_cdreq.svh(58) @ 1190: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=EVICT_BLK  ST=EXCLUSIVE  IDX=0x1  WAY=0x0  EVICT_WAY=0x0  cdreq_op=CDREQ_RD  cdreq_addr=0x401  cdreq_data=0x0  sdreq_op=SDREQ_RD  sdreq_addr=0x401  sdreq_data=0x0  sursp_rsp=SURSP_FETCH  sursp_data=0x43270098461b10165e695d24c599cb91a5fcbf084b91d1ce11e4e753d0b8a60f76902b8a1c0246af023e8dfc4d1ee5ae68de157199f2c666146efd8ba064eac7  cursp_rsp=CURSP_OKAY  cursp_data=0x43270098461b10165e695d24c599cb91a5fcbf084b91d1ce11e4e753d0b8a60f76902b8a1c0246af023e8dfc4d1ee5ae68de157199f2c666146efd8ba064eac7  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 1200: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(241) @ 1200: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=EXCLUSIVE(remain)  TAG=0x4 <-- 0x0  DATA=0x43270098461b10165e695d24c599cb91a5fcbf084b91d1ce11e4e753d0b8a60f76902b8a1c0246af023e8dfc4d1ee5ae68de157199f2c666146efd8ba064eac7 <-- 0x6fc2afcd4c24179af6c916ace9c39a34a131330747c36878cd64b5713bedf3f901f70ef6a682ad791ff5e39af39cb45871b6e0aceae7ec7020bdefd66b18b3f  EVICT_WAY=0x2 <-- 0x0  
# UVM_INFO ../lib/units/cache_sb.svh(246) @ 1200: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(116) @ 1220: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(117) @ 1220: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_RD  ADDR=0x501  DAT=0x0  Lookup=EVICT_BLK  Access to: IDX=0x1  WAY=0x2  ST=EXCLUSIVE  TAG=0x2  DAT=0x7406a76327daeb7fe68923cf4e1fd4f49d82aa69866686c9c4d9e40676a9330ed6781059706747bbc73b895354ef566c425efcd2195dcfb93321fff8ddd8b25f
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 1290: uvm_test_top.env.sb [SB] Type_xfr=SDREQ_XFR  sdreq_op=SDREQ_RD  sdreq_addr=0x501  sdreq_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 1370: uvm_test_top.env.sb [SB] Type_xfr=SURSP_XFR  sursp_rsp=SURSP_FETCH  sursp_data=0x14c759c97df1cd3e0b158ca1536029bd243af3fff3995160d8770426286dc499acbddf327dbec13936b9cd3d3344105dee955f031ed8405454c9ed062676d552  
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 1390: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0x14c759c97df1cd3e0b158ca1536029bd243af3fff3995160d8770426286dc499acbddf327dbec13936b9cd3d3344105dee955f031ed8405454c9ed062676d552  
# UVM_INFO ../lib/units/cache_cov_cdreq.svh(58) @ 1390: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=EVICT_BLK  ST=EXCLUSIVE  IDX=0x1  WAY=0x2  EVICT_WAY=0x2  cdreq_op=CDREQ_RD  cdreq_addr=0x501  cdreq_data=0x0  sdreq_op=SDREQ_RD  sdreq_addr=0x501  sdreq_data=0x0  sursp_rsp=SURSP_FETCH  sursp_data=0x14c759c97df1cd3e0b158ca1536029bd243af3fff3995160d8770426286dc499acbddf327dbec13936b9cd3d3344105dee955f031ed8405454c9ed062676d552  cursp_rsp=CURSP_OKAY  cursp_data=0x14c759c97df1cd3e0b158ca1536029bd243af3fff3995160d8770426286dc499acbddf327dbec13936b9cd3d3344105dee955f031ed8405454c9ed062676d552  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 1400: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=2
# UVM_INFO ../lib/units/cache_sb.svh(241) @ 1400: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=EXCLUSIVE(remain)  TAG=0x5 <-- 0x2  DATA=0x14c759c97df1cd3e0b158ca1536029bd243af3fff3995160d8770426286dc499acbddf327dbec13936b9cd3d3344105dee955f031ed8405454c9ed062676d552 <-- 0x7406a76327daeb7fe68923cf4e1fd4f49d82aa69866686c9c4d9e40676a9330ed6781059706747bbc73b895354ef566c425efcd2195dcfb93321fff8ddd8b25f  EVICT_WAY=0x1 <-- 0x2  
# UVM_INFO ../lib/units/cache_sb.svh(246) @ 1400: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(116) @ 1420: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(117) @ 1420: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_RD  ADDR=0x601  DAT=0x0  Lookup=EVICT_BLK  Access to: IDX=0x1  WAY=0x1  ST=EXCLUSIVE  TAG=0x1  DAT=0xc872e5231464b1c59318aa052365ecfb1f9b903ba4b6ac886a917287f69e16e92330bf3f4231b96351b923be986afc1aac6dc70e6e51514613afe12aeac21164
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 1480: uvm_test_top.env.sb [SB] Type_xfr=SDREQ_XFR  sdreq_op=SDREQ_RD  sdreq_addr=0x601  sdreq_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 1520: uvm_test_top.env.sb [SB] Type_xfr=SURSP_XFR  sursp_rsp=SURSP_FETCH  sursp_data=0x53309e259e7a04601870d79248f1beb9ba9c55a34a71dd36ff2bf476b0d7ab406aafd3af1ce82d2536b4590de04cb7c5fc84dfa0638190b729f1e9988bbb35e7  
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 1560: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0x53309e259e7a04601870d79248f1beb9ba9c55a34a71dd36ff2bf476b0d7ab406aafd3af1ce82d2536b4590de04cb7c5fc84dfa0638190b729f1e9988bbb35e7  
# UVM_INFO ../lib/units/cache_cov_cdreq.svh(58) @ 1560: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=EVICT_BLK  ST=EXCLUSIVE  IDX=0x1  WAY=0x1  EVICT_WAY=0x1  cdreq_op=CDREQ_RD  cdreq_addr=0x601  cdreq_data=0x0  sdreq_op=SDREQ_RD  sdreq_addr=0x601  sdreq_data=0x0  sursp_rsp=SURSP_FETCH  sursp_data=0x53309e259e7a04601870d79248f1beb9ba9c55a34a71dd36ff2bf476b0d7ab406aafd3af1ce82d2536b4590de04cb7c5fc84dfa0638190b729f1e9988bbb35e7  cursp_rsp=CURSP_OKAY  cursp_data=0x53309e259e7a04601870d79248f1beb9ba9c55a34a71dd36ff2bf476b0d7ab406aafd3af1ce82d2536b4590de04cb7c5fc84dfa0638190b729f1e9988bbb35e7  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 1570: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=1
# UVM_INFO ../lib/units/cache_sb.svh(241) @ 1570: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=EXCLUSIVE(remain)  TAG=0x6 <-- 0x1  DATA=0x53309e259e7a04601870d79248f1beb9ba9c55a34a71dd36ff2bf476b0d7ab406aafd3af1ce82d2536b4590de04cb7c5fc84dfa0638190b729f1e9988bbb35e7 <-- 0xc872e5231464b1c59318aa052365ecfb1f9b903ba4b6ac886a917287f69e16e92330bf3f4231b96351b923be986afc1aac6dc70e6e51514613afe12aeac21164  EVICT_WAY=0x3 <-- 0x1  
# UVM_INFO ../lib/units/cache_sb.svh(246) @ 1570: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(116) @ 1590: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(117) @ 1590: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_RD  ADDR=0x701  DAT=0x0  Lookup=EVICT_BLK  Access to: IDX=0x1  WAY=0x3  ST=EXCLUSIVE  TAG=0x3  DAT=0x86b2b4494b5c5aecc77d511741a76932c7d44d3ac124099742ef222cec306feb2f1287607d977f0e6357074f0c935d638127e7bbcebe4dd95478e751d3cf4e63
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 1650: uvm_test_top.env.sb [SB] Type_xfr=SDREQ_XFR  sdreq_op=SDREQ_RD  sdreq_addr=0x701  sdreq_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 1690: uvm_test_top.env.sb [SB] Type_xfr=SURSP_XFR  sursp_rsp=SURSP_FETCH  sursp_data=0xb589e7bf5b9d5dba461a537d594094ffa8cddaca5e84d54bfa3731948e34593e8b9ed40254d86295ead192b009c5f3d8aa950ac787c1efa696bcfe754a566e4b  
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 1710: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0xb589e7bf5b9d5dba461a537d594094ffa8cddaca5e84d54bfa3731948e34593e8b9ed40254d86295ead192b009c5f3d8aa950ac787c1efa696bcfe754a566e4b  
# UVM_INFO ../lib/units/cache_cov_cdreq.svh(58) @ 1710: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=EVICT_BLK  ST=EXCLUSIVE  IDX=0x1  WAY=0x3  EVICT_WAY=0x3  cdreq_op=CDREQ_RD  cdreq_addr=0x701  cdreq_data=0x0  sdreq_op=SDREQ_RD  sdreq_addr=0x701  sdreq_data=0x0  sursp_rsp=SURSP_FETCH  sursp_data=0xb589e7bf5b9d5dba461a537d594094ffa8cddaca5e84d54bfa3731948e34593e8b9ed40254d86295ead192b009c5f3d8aa950ac787c1efa696bcfe754a566e4b  cursp_rsp=CURSP_OKAY  cursp_data=0xb589e7bf5b9d5dba461a537d594094ffa8cddaca5e84d54bfa3731948e34593e8b9ed40254d86295ead192b009c5f3d8aa950ac787c1efa696bcfe754a566e4b  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 1720: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=3
# UVM_INFO ../lib/units/cache_sb.svh(241) @ 1720: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=EXCLUSIVE(remain)  TAG=0x7 <-- 0x3  DATA=0xb589e7bf5b9d5dba461a537d594094ffa8cddaca5e84d54bfa3731948e34593e8b9ed40254d86295ead192b009c5f3d8aa950ac787c1efa696bcfe754a566e4b <-- 0x86b2b4494b5c5aecc77d511741a76932c7d44d3ac124099742ef222cec306feb2f1287607d977f0e6357074f0c935d638127e7bbcebe4dd95478e751d3cf4e63  EVICT_WAY=0x0 <-- 0x3  
# UVM_INFO ../lib/units/cache_sb.svh(246) @ 1720: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(311) @ 1740: uvm_test_top.env.sb [SB] --------------------  SUREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(312) @ 1740: uvm_test_top.env.sb [REC_SUREQ] Request: OP=SUREQ_RD  ADDR=0x1  LOOKUP=SNP_MISS  Access to IDX=0x1  WAY=0xx  ST=  TAG=0xx  DAT=0xx
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 1800: uvm_test_top.env.sb [SB] Type_xfr=SDRSP_XFR  sdrsp_rsp=SDRSP_INVALID  sdrsp_data=0x0  
# UVM_INFO ../lib/units/cache_cov_sureq.svh(45) @ 1800: uvm_test_top.env.cov.cov_sureq [COV_CDREQ] sample SUREQ transaction: Type_xfr=SNP_TXN  Type=SNP_REQ  Lookup=SNP_MISS  ST=  IDX=0x1  WAY=0xx  sureq_op=SUREQ_RD  sureq_addr=0x1  cureq_op=  cureq_addr=0xx  cdrsp_rsp=  cdrsp_data=0xx  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  sdrsp_rsp=SDRSP_INVALID  sdrsp_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 1810: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=x
# UVM_INFO ../lib/units/cache_sb.svh(430) @ 1810: uvm_test_top.env.sb [PASS_SUREQ] Report: memory remain, no change
# UVM_INFO ../lib/units/cache_sb.svh(435) @ 1810: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(311) @ 1830: uvm_test_top.env.sb [SB] --------------------  SUREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(312) @ 1830: uvm_test_top.env.sb [REC_SUREQ] Request: OP=SUREQ_RD  ADDR=0x101  LOOKUP=SNP_MISS  Access to IDX=0x1  WAY=0x0  ST=INVALID  TAG=0x0  DAT=0x0
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 1870: uvm_test_top.env.sb [SB] Type_xfr=SDRSP_XFR  sdrsp_rsp=SDRSP_INVALID  sdrsp_data=0x0  
# UVM_INFO ../lib/units/cache_cov_sureq.svh(45) @ 1870: uvm_test_top.env.cov.cov_sureq [COV_CDREQ] sample SUREQ transaction: Type_xfr=SNP_TXN  Type=SNP_REQ  Lookup=SNP_MISS  ST=INVALID  IDX=0x1  WAY=0x0  sureq_op=SUREQ_RD  sureq_addr=0x101  cureq_op=  cureq_addr=0xx  cdrsp_rsp=  cdrsp_data=0xx  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  sdrsp_rsp=SDRSP_INVALID  sdrsp_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 1880: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(430) @ 1880: uvm_test_top.env.sb [PASS_SUREQ] Report: memory remain, no change
# UVM_INFO ../lib/units/cache_sb.svh(435) @ 1880: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(311) @ 1900: uvm_test_top.env.sb [SB] --------------------  SUREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(312) @ 1900: uvm_test_top.env.sb [REC_SUREQ] Request: OP=SUREQ_RD  ADDR=0x201  LOOKUP=SNP_MISS  Access to IDX=0x1  WAY=0x0  ST=INVALID  TAG=0x0  DAT=0x0
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 1970: uvm_test_top.env.sb [SB] Type_xfr=SDRSP_XFR  sdrsp_rsp=SDRSP_INVALID  sdrsp_data=0x0  
# UVM_INFO ../lib/units/cache_cov_sureq.svh(45) @ 1970: uvm_test_top.env.cov.cov_sureq [COV_CDREQ] sample SUREQ transaction: Type_xfr=SNP_TXN  Type=SNP_REQ  Lookup=SNP_MISS  ST=INVALID  IDX=0x1  WAY=0x0  sureq_op=SUREQ_RD  sureq_addr=0x201  cureq_op=  cureq_addr=0xx  cdrsp_rsp=  cdrsp_data=0xx  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  sdrsp_rsp=SDRSP_INVALID  sdrsp_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 1980: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(430) @ 1980: uvm_test_top.env.sb [PASS_SUREQ] Report: memory remain, no change
# UVM_INFO ../lib/units/cache_sb.svh(435) @ 1980: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(311) @ 2000: uvm_test_top.env.sb [SB] --------------------  SUREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(312) @ 2000: uvm_test_top.env.sb [REC_SUREQ] Request: OP=SUREQ_RD  ADDR=0x301  LOOKUP=SNP_MISS  Access to IDX=0x1  WAY=0x0  ST=INVALID  TAG=0x0  DAT=0x0
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 2020: uvm_test_top.env.sb [SB] Type_xfr=SDRSP_XFR  sdrsp_rsp=SDRSP_INVALID  sdrsp_data=0x0  
# UVM_INFO ../lib/units/cache_cov_sureq.svh(45) @ 2020: uvm_test_top.env.cov.cov_sureq [COV_CDREQ] sample SUREQ transaction: Type_xfr=SNP_TXN  Type=SNP_REQ  Lookup=SNP_MISS  ST=INVALID  IDX=0x1  WAY=0x0  sureq_op=SUREQ_RD  sureq_addr=0x301  cureq_op=  cureq_addr=0xx  cdrsp_rsp=  cdrsp_data=0xx  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  sdrsp_rsp=SDRSP_INVALID  sdrsp_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 2030: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(430) @ 2030: uvm_test_top.env.sb [PASS_SUREQ] Report: memory remain, no change
# UVM_INFO ../lib/units/cache_sb.svh(435) @ 2030: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(311) @ 2050: uvm_test_top.env.sb [SB] --------------------  SUREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(312) @ 2050: uvm_test_top.env.sb [REC_SUREQ] Request: OP=SUREQ_RD  ADDR=0x401  LOOKUP=HIT  Access to IDX=0x1  WAY=0x0  ST=EXCLUSIVE  TAG=0x4  DAT=0x43270098461b10165e695d24c599cb91a5fcbf084b91d1ce11e4e753d0b8a60f76902b8a1c0246af023e8dfc4d1ee5ae68de157199f2c666146efd8ba064eac7
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 2090: uvm_test_top.env.sb [SB] Type_xfr=SDRSP_XFR  sdrsp_rsp=SDRSP_OKAY  sdrsp_data=0x43270098461b10165e695d24c599cb91a5fcbf084b91d1ce11e4e753d0b8a60f76902b8a1c0246af023e8dfc4d1ee5ae68de157199f2c666146efd8ba064eac7  
# UVM_INFO ../lib/units/cache_cov_sureq.svh(45) @ 2090: uvm_test_top.env.cov.cov_sureq [COV_CDREQ] sample SUREQ transaction: Type_xfr=SNP_TXN  Type=SNP_REQ  Lookup=HIT  ST=EXCLUSIVE  IDX=0x1  WAY=0x0  sureq_op=SUREQ_RD  sureq_addr=0x401  cureq_op=  cureq_addr=0xx  cdrsp_rsp=  cdrsp_data=0xx  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  sdrsp_rsp=SDRSP_OKAY  sdrsp_data=0x43270098461b10165e695d24c599cb91a5fcbf084b91d1ce11e4e753d0b8a60f76902b8a1c0246af023e8dfc4d1ee5ae68de157199f2c666146efd8ba064eac7  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 2100: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(430) @ 2100: uvm_test_top.env.sb [PASS_SUREQ] Report: ST: SHARED <-- EXCLUSIVE  TAG: 0x4(remain)  DATA: 0x43270098461b10165e695d24c599cb91a5fcbf084b91d1ce11e4e753d0b8a60f76902b8a1c0246af023e8dfc4d1ee5ae68de157199f2c666146efd8ba064eac7(remain)  EVICT_WAY=0x2 <-- 0x0  
# UVM_INFO ../lib/units/cache_sb.svh(435) @ 2100: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(311) @ 2120: uvm_test_top.env.sb [SB] --------------------  SUREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(312) @ 2120: uvm_test_top.env.sb [REC_SUREQ] Request: OP=SUREQ_RD  ADDR=0x501  LOOKUP=HIT  Access to IDX=0x1  WAY=0x2  ST=EXCLUSIVE  TAG=0x5  DAT=0x14c759c97df1cd3e0b158ca1536029bd243af3fff3995160d8770426286dc499acbddf327dbec13936b9cd3d3344105dee955f031ed8405454c9ed062676d552
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 2140: uvm_test_top.env.sb [SB] Type_xfr=SDRSP_XFR  sdrsp_rsp=SDRSP_OKAY  sdrsp_data=0x14c759c97df1cd3e0b158ca1536029bd243af3fff3995160d8770426286dc499acbddf327dbec13936b9cd3d3344105dee955f031ed8405454c9ed062676d552  
# UVM_INFO ../lib/units/cache_cov_sureq.svh(45) @ 2140: uvm_test_top.env.cov.cov_sureq [COV_CDREQ] sample SUREQ transaction: Type_xfr=SNP_TXN  Type=SNP_REQ  Lookup=HIT  ST=EXCLUSIVE  IDX=0x1  WAY=0x2  sureq_op=SUREQ_RD  sureq_addr=0x501  cureq_op=  cureq_addr=0xx  cdrsp_rsp=  cdrsp_data=0xx  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  sdrsp_rsp=SDRSP_OKAY  sdrsp_data=0x14c759c97df1cd3e0b158ca1536029bd243af3fff3995160d8770426286dc499acbddf327dbec13936b9cd3d3344105dee955f031ed8405454c9ed062676d552  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 2150: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=2
# UVM_INFO ../lib/units/cache_sb.svh(430) @ 2150: uvm_test_top.env.sb [PASS_SUREQ] Report: ST: SHARED <-- EXCLUSIVE  TAG: 0x5(remain)  DATA: 0x14c759c97df1cd3e0b158ca1536029bd243af3fff3995160d8770426286dc499acbddf327dbec13936b9cd3d3344105dee955f031ed8405454c9ed062676d552(remain)  EVICT_WAY=0x1 <-- 0x2  
# UVM_INFO ../lib/units/cache_sb.svh(435) @ 2150: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(311) @ 2170: uvm_test_top.env.sb [SB] --------------------  SUREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(312) @ 2170: uvm_test_top.env.sb [REC_SUREQ] Request: OP=SUREQ_RD  ADDR=0x601  LOOKUP=HIT  Access to IDX=0x1  WAY=0x1  ST=EXCLUSIVE  TAG=0x6  DAT=0x53309e259e7a04601870d79248f1beb9ba9c55a34a71dd36ff2bf476b0d7ab406aafd3af1ce82d2536b4590de04cb7c5fc84dfa0638190b729f1e9988bbb35e7
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 2230: uvm_test_top.env.sb [SB] Type_xfr=SDRSP_XFR  sdrsp_rsp=SDRSP_OKAY  sdrsp_data=0x53309e259e7a04601870d79248f1beb9ba9c55a34a71dd36ff2bf476b0d7ab406aafd3af1ce82d2536b4590de04cb7c5fc84dfa0638190b729f1e9988bbb35e7  
# UVM_INFO ../lib/units/cache_cov_sureq.svh(45) @ 2230: uvm_test_top.env.cov.cov_sureq [COV_CDREQ] sample SUREQ transaction: Type_xfr=SNP_TXN  Type=SNP_REQ  Lookup=HIT  ST=EXCLUSIVE  IDX=0x1  WAY=0x1  sureq_op=SUREQ_RD  sureq_addr=0x601  cureq_op=  cureq_addr=0xx  cdrsp_rsp=  cdrsp_data=0xx  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  sdrsp_rsp=SDRSP_OKAY  sdrsp_data=0x53309e259e7a04601870d79248f1beb9ba9c55a34a71dd36ff2bf476b0d7ab406aafd3af1ce82d2536b4590de04cb7c5fc84dfa0638190b729f1e9988bbb35e7  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 2240: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=1
# UVM_INFO ../lib/units/cache_sb.svh(430) @ 2240: uvm_test_top.env.sb [PASS_SUREQ] Report: ST: SHARED <-- EXCLUSIVE  TAG: 0x6(remain)  DATA: 0x53309e259e7a04601870d79248f1beb9ba9c55a34a71dd36ff2bf476b0d7ab406aafd3af1ce82d2536b4590de04cb7c5fc84dfa0638190b729f1e9988bbb35e7(remain)  EVICT_WAY=0x3 <-- 0x1  
# UVM_INFO ../lib/units/cache_sb.svh(435) @ 2240: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(311) @ 2260: uvm_test_top.env.sb [SB] --------------------  SUREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(312) @ 2260: uvm_test_top.env.sb [REC_SUREQ] Request: OP=SUREQ_RD  ADDR=0x701  LOOKUP=HIT  Access to IDX=0x1  WAY=0x3  ST=EXCLUSIVE  TAG=0x7  DAT=0xb589e7bf5b9d5dba461a537d594094ffa8cddaca5e84d54bfa3731948e34593e8b9ed40254d86295ead192b009c5f3d8aa950ac787c1efa696bcfe754a566e4b
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 2290: uvm_test_top.env.sb [SB] Type_xfr=SDRSP_XFR  sdrsp_rsp=SDRSP_OKAY  sdrsp_data=0xb589e7bf5b9d5dba461a537d594094ffa8cddaca5e84d54bfa3731948e34593e8b9ed40254d86295ead192b009c5f3d8aa950ac787c1efa696bcfe754a566e4b  
# UVM_INFO ../lib/units/cache_cov_sureq.svh(45) @ 2290: uvm_test_top.env.cov.cov_sureq [COV_CDREQ] sample SUREQ transaction: Type_xfr=SNP_TXN  Type=SNP_REQ  Lookup=HIT  ST=EXCLUSIVE  IDX=0x1  WAY=0x3  sureq_op=SUREQ_RD  sureq_addr=0x701  cureq_op=  cureq_addr=0xx  cdrsp_rsp=  cdrsp_data=0xx  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  sdrsp_rsp=SDRSP_OKAY  sdrsp_data=0xb589e7bf5b9d5dba461a537d594094ffa8cddaca5e84d54bfa3731948e34593e8b9ed40254d86295ead192b009c5f3d8aa950ac787c1efa696bcfe754a566e4b  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 2300: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=3
# UVM_INFO ../lib/units/cache_sb.svh(430) @ 2300: uvm_test_top.env.sb [PASS_SUREQ] Report: ST: SHARED <-- EXCLUSIVE  TAG: 0x7(remain)  DATA: 0xb589e7bf5b9d5dba461a537d594094ffa8cddaca5e84d54bfa3731948e34593e8b9ed40254d86295ead192b009c5f3d8aa950ac787c1efa696bcfe754a566e4b(remain)  EVICT_WAY=0x0 <-- 0x3  
# UVM_INFO ../lib/units/cache_sb.svh(435) @ 2300: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO .\\tests\cache_base_test.svh(72) @ 2345: uvm_test_top [repl_test_c] Complete test
# UVM_INFO ../lib/units/cache_sb_base.svh(153) @ 2345: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at all blocks
# UVM_INFO ../lib/units/cache_cov_cdreq.svh(78) @ 2345: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] CG_CDREQ_OP_COV=25.000000
# UVM_INFO ../lib/units/cache_cov_sureq.svh(64) @ 2345: uvm_test_top.env.cov.cov_sureq [COV_CDREQ] CG_SUREQ_OP_COV=33.333333
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :  168
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [CACHE]     1
# [COV_CDREQ]    22
# [PASS_CDREQ]    12
# [PASS_SUREQ]     8
# [Questa UVM]     2
# [REC_CDREQ]    12
# [REC_SUREQ]     8
# [RNTST]     1
# [SB]    99
# [UVMTOP]     1
# [repl_test_c]     2
# ** Note: $finish    : E:/questaSim/main/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 2345 ns  Iteration: 97  Instance: /cache_mem_tb_top
# Saving coverage database on exit...
# End time: 22:15:25 on Jun 22,2025, Elapsed time: 0:00:06
# Errors: 0, Warnings: 62
sed 's/^#//' run_dir/repl_test_c.log > tmp.log && mv tmp.log run_dir/repl_test_c.log
sed -i '/  log -r \/\\*/d' run_dir/repl_test_c.log
mkdir -p run_dir wave_dir cov_metrics
vlib work
** Warning: (vlib-34) Library already exists at "work".
vlib work.uvm_pkg
** Warning: (vlib-34) Library already exists at "work.uvm_pkg".
vlog -sv +incdir+../../ext/uvm-core-2020.3.1/src -work work.uvm_pkg ../../ext/uvm-core-2020.3.1/src/uvm_pkg.sv  +define+THESIS_REPL
QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
Start time: 22:15:25 on Jun 22,2025
vlog -sv "+incdir+../../ext/uvm-core-2020.3.1/src" -work work.uvm_pkg ../../ext/uvm-core-2020.3.1/src/uvm_pkg.sv "+define+THESIS_REPL" 
-- Compiling package uvm_pkg

Top level modules:
	--none--
End time: 22:15:26 on Jun 22,2025, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog -sv -lint  +incdir+../../rtl +incdir+../../rtl/topchip  +incdir+../lib +incdir+../lib/agents +incdir+../lib/if +incdir+../lib/seqs +incdir+../lib/units +incdir+/tests +incdir+.//tb  ../../rtl/topchip/cache_def.sv ../../rtl/topchip/cache_pkg.sv ../../rtl/topchip/cache_mem.sv  ../lib/if/cache_if.sv ../lib/cache_units_pkg.sv .//tests/cache_tests_pkg.sv .//tb/cache_mem_tb_top.sv  +define+THESIS_REPL +define+HAS_SB -l run_dir/mesi_test_c.log
QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
Start time: 22:15:26 on Jun 22,2025
vlog -sv -lint "+incdir+../../rtl" "+incdir+../../rtl/topchip" "+incdir+../lib" "+incdir+../lib/agents" "+incdir+../lib/if" "+incdir+../lib/seqs" "+incdir+../lib/units" "+incdir+/tests" "+incdir+.//tb" ../../rtl/topchip/cache_def.sv ../../rtl/topchip/cache_pkg.sv ../../rtl/topchip/cache_mem.sv ../lib/if/cache_if.sv ../lib/cache_units_pkg.sv .//tests/cache_tests_pkg.sv .//tb/cache_mem_tb_top.sv "+define+THESIS_REPL" "+define+HAS_SB" -l run_dir/mesi_test_c.log 
-- Compiling package cache_pkg
** Warning: ../../rtl/topchip/cache_mem.sv(5): (vlog-13233) Design unit "cache_mem_sv_unit" already exists and will be overwritten. Design unit compiled with different set of options.
-- Compiling package cache_mem_sv_unit
-- Importing package cache_pkg
-- Compiling module cache_mem
-- Compiling interface cache_if
-- Compiling package cache_units_pkg
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
** Note: (vlog-2286) ../lib/cache_units_pkg.sv(6): Using implicit +incdir+E:/questaSim/main/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
-- Compiling package cache_tests_pkg
-- Importing package cache_units_pkg
-- Compiling module cache_mem_tb_top
-- Importing package cache_tests_pkg

Top level modules:
	cache_mem_tb_top
End time: 22:15:27 on Jun 22,2025, Elapsed time: 0:00:01
Errors: 0, Warnings: 1
vsim work.cache_mem_tb_top \
			+UVM_VERBOSITY=MEDIUM \
			+UVM_TESTNAME=mesi_test_c \
			-sv_seed random \
			-coverage \
			-nodpiexports \
			-novopt \
			 \
			-wlf wave_dir/mesi_test_c.wlf \
			-do " log -r /*; coverage save -onexit cov_metrics/mesi_test_c.ucdb; run -all; quit -f;" \
			| tee -a run_dir/mesi_test_c.log
Reading E:/questaSim/main/tcl/vsim/pref.tcl

# 10.6c

# vsim work.cache_mem_tb_top "+UVM_VERBOSITY=MEDIUM" "+UVM_TESTNAME=mesi_test_c" -sv_seed random -coverage -nodpiexports -novopt -wlf wave_dir/mesi_test_c.wlf -do " log -r /*; coverage save -onexit cov_metrics/mesi_test_c.ucdb; run -all; quit -f;" 
# Start time: 22:15:28 on Jun 22,2025
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# //  Questa Sim-64
# //  Version 10.6c win64 Jul 26 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Refreshing F:/mobaxterm/home/hcmus/thesis/dv/env/work.cache_mem_tb_top
# Refreshing F:/mobaxterm/home/hcmus/thesis/dv/env/work.cache_pkg
# Loading sv_std.std
# Loading work.cache_pkg
# Refreshing F:/mobaxterm/home/hcmus/thesis/dv/env/work.cache_if
# Loading work.cache_if
# Refreshing F:/mobaxterm/home/hcmus/thesis/dv/env/work.cache_tests_pkg
# Refreshing F:/mobaxterm/home/hcmus/thesis/dv/env/work.cache_units_pkg
# Loading mtiUvm.uvm_pkg
# Loading work.cache_units_pkg
# Loading work.cache_tests_pkg
# Loading work.cache_mem_tb_top
# Refreshing F:/mobaxterm/home/hcmus/thesis/dv/env/work.cache_mem
# Refreshing F:/mobaxterm/home/hcmus/thesis/dv/env/work.cache_mem_sv_unit
# Loading work.cache_mem_sv_unit
# Loading work.cache_mem
# Loading mtiUvm.questa_uvm_pkg
# Loading E:/questaSim/main/uvm-1.1d\win64\uvm_dpi.dll
# ** Warning: (vsim-8634) Code was not compiled with coverage options.
# Sv_Seed = 486797998
#  log -r /*
#  coverage save -onexit cov_metrics/mesi_test_c.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(286): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(286): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(287): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(287): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(288): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(288): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(289): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(289): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(291): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(291): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(292): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(292): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(293): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(293): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(294): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(294): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(396): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(396): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(396): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(396): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(398): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(399): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(400): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(401): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(406): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(407): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(548): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(557): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(564): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# hello from cache_mem_tb
# UVM_INFO @ 0: reporter [RNTST] Running test mesi_test_c...
# ** Warning: (vsim-8315) ../../rtl/topchip/cache_mem.sv(387): No condition is true in the unique/priority if/case statement.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8315) ../../rtl/topchip/cache_mem.sv(377): No condition is true in the unique/priority if/case statement.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(557): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 1  Instance: /cache_mem_tb_top/dut
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ----------------------------------------------------------------
# Name                       Type                      Size  Value
# ----------------------------------------------------------------
# uvm_test_top               mesi_test_c               -     @471 
#   env                      cache_env_c               -     @478 
#     agt                    cache_agt_c               -     @486 
#       drv                  cache_drv_c               -     @633 
#         req_port           uvm_blocking_put_port     -     @671 
#         rsp_imp            uvm_nonblocking_put_imp   -     @679 
#         rsp_port           uvm_analysis_port         -     @648 
#         seq_item_port      uvm_seq_item_pull_port    -     @640 
#       drv_bfm              cache_drv_bfm_c           -     @656 
#         req_imp            uvm_blocking_put_imp      -     @688 
#         rsp_port           uvm_nonblocking_put_port  -     @696 
#       mon                  cache_mon_c               -     @663 
#         lookup_a_imp       uvm_analysis_imp          -     @721 
#         txn_ap             uvm_analysis_port         -     @713 
#         xfr_ap             uvm_analysis_port         -     @705 
#       sqr                  cache_seqr_c              -     @524 
#         rsp_export         uvm_analysis_export       -     @531 
#         seq_item_export    uvm_seq_item_pull_imp     -     @625 
#         arbitration_queue  array                     0     -    
#         lock_queue         array                     0     -    
#         num_last_reqs      integral                  32    'd1  
#         num_last_rsps      integral                  32    'd1  
#     cov                    cache_cov_c               -     @500 
#       cov_cdreq            cache_cov_cdreq_c         -     @734 
#         txn_a_imp          uvm_analysis_imp          -     @748 
#       cov_sureq            cache_cov_sureq_c         -     @741 
#         txn_a_imp          uvm_analysis_imp          -     @756 
#       txn_a_imp            uvm_analysis_imp          -     @507 
#       txn_ap               uvm_analysis_port         -     @515 
#     sb                     cache_sb_c                -     @493 
#       cache                cache_model_c             -     @781 
#       m_lookup_ap          uvm_analysis_port         -     @773 
#       m_xfr_a_imp          uvm_analysis_imp          -     @765 
# ----------------------------------------------------------------
# 
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(396): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(396): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(396): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(396): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(398): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(399): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(400): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(401): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(406): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(407): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(557): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(291): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(291): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(292): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(292): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(293): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(293): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(294): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(294): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(286): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(286): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(287): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(287): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(288): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(288): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(289): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(289): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# UVM_INFO .\\tests\cache_base_test.svh(57) @ 0: uvm_test_top [mesi_test_c] Start test
# UVM_INFO ../lib/units/cache_sb.svh(61) @ 10: uvm_test_top.env.sb [SB] Reset is handling
# UVM_INFO ../lib/units/cache_model.svh(58) @ 10: uvm_test_top.env.sb.cache [CACHE] init cache occurred
# UVM_INFO ../lib/units/cache_sb.svh(73) @ 30: uvm_test_top.env.sb [SB] Reset has completed
# UVM_INFO ../lib/units/cache_sb.svh(116) @ 70: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(117) @ 70: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_RD  ADDR=0x401  DAT=0x0  Lookup=FILL_INV_BLK  Access to: IDX=0x1  WAY=0x0  ST=INVALID  TAG=0x0  DAT=0x0
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 100: uvm_test_top.env.sb [SB] Type_xfr=SDREQ_XFR  sdreq_op=SDREQ_RD  sdreq_addr=0x401  sdreq_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 180: uvm_test_top.env.sb [SB] Type_xfr=SURSP_XFR  sursp_rsp=SURSP_FETCH  sursp_data=0xbe587a1b4a1972d66fedc420f11031b982bb499488922c57071d680e266599f3ba6460817a58e4250f970aaad58f0da4605d8e8e0d1121c50cf511981a6c1819  
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 200: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0xbe587a1b4a1972d66fedc420f11031b982bb499488922c57071d680e266599f3ba6460817a58e4250f970aaad58f0da4605d8e8e0d1121c50cf511981a6c1819  
# UVM_INFO ../lib/units/cache_cov_cdreq.svh(58) @ 200: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=FILL_INV_BLK  ST=INVALID  IDX=0x1  WAY=0x0  cdreq_op=CDREQ_RD  cdreq_addr=0x401  cdreq_data=0x0  sdreq_op=SDREQ_RD  sdreq_addr=0x401  sdreq_data=0x0  sursp_rsp=SURSP_FETCH  sursp_data=0xbe587a1b4a1972d66fedc420f11031b982bb499488922c57071d680e266599f3ba6460817a58e4250f970aaad58f0da4605d8e8e0d1121c50cf511981a6c1819  cursp_rsp=CURSP_OKAY  cursp_data=0xbe587a1b4a1972d66fedc420f11031b982bb499488922c57071d680e266599f3ba6460817a58e4250f970aaad58f0da4605d8e8e0d1121c50cf511981a6c1819  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 210: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(241) @ 210: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=EXCLUSIVE <-- INVALID  TAG=0x4 <-- 0x0  DATA=0xbe587a1b4a1972d66fedc420f11031b982bb499488922c57071d680e266599f3ba6460817a58e4250f970aaad58f0da4605d8e8e0d1121c50cf511981a6c1819 <-- 0x0  EVICT_WAY=0x0(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(246) @ 210: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(116) @ 230: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(117) @ 230: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_RD  ADDR=0x401  DAT=0x0  Lookup=HIT  Access to: IDX=0x1  WAY=0x0  ST=EXCLUSIVE  TAG=0x4  DAT=0xbe587a1b4a1972d66fedc420f11031b982bb499488922c57071d680e266599f3ba6460817a58e4250f970aaad58f0da4605d8e8e0d1121c50cf511981a6c1819
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 250: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0xbe587a1b4a1972d66fedc420f11031b982bb499488922c57071d680e266599f3ba6460817a58e4250f970aaad58f0da4605d8e8e0d1121c50cf511981a6c1819  
# UVM_INFO ../lib/units/cache_cov_cdreq.svh(58) @ 250: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=HIT  ST=EXCLUSIVE  IDX=0x1  WAY=0x0  cdreq_op=CDREQ_RD  cdreq_addr=0x401  cdreq_data=0x0  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  cursp_rsp=CURSP_OKAY  cursp_data=0xbe587a1b4a1972d66fedc420f11031b982bb499488922c57071d680e266599f3ba6460817a58e4250f970aaad58f0da4605d8e8e0d1121c50cf511981a6c1819  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 260: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(241) @ 260: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=EXCLUSIVE(remain)  TAG=0x4(remain)  DATA=0xbe587a1b4a1972d66fedc420f11031b982bb499488922c57071d680e266599f3ba6460817a58e4250f970aaad58f0da4605d8e8e0d1121c50cf511981a6c1819(remain)  EVICT_WAY=0x0(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(246) @ 260: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(311) @ 280: uvm_test_top.env.sb [SB] --------------------  SUREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(312) @ 280: uvm_test_top.env.sb [REC_SUREQ] Request: OP=SUREQ_RFO  ADDR=0x401  LOOKUP=HIT  Access to IDX=0x1  WAY=0x0  ST=EXCLUSIVE  TAG=0x4  DAT=0xbe587a1b4a1972d66fedc420f11031b982bb499488922c57071d680e266599f3ba6460817a58e4250f970aaad58f0da4605d8e8e0d1121c50cf511981a6c1819
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 350: uvm_test_top.env.sb [SB] Type_xfr=CUREQ_XFR  cureq_op=CUREQ_INV  cureq_addr=0x401  
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 390: uvm_test_top.env.sb [SB] Type_xfr=CDRSP_XFR  cdrsp_rsp=CDRSP_OKAY  cdrsp_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 420: uvm_test_top.env.sb [SB] Type_xfr=SDRSP_XFR  sdrsp_rsp=SDRSP_OKAY  sdrsp_data=0xbe587a1b4a1972d66fedc420f11031b982bb499488922c57071d680e266599f3ba6460817a58e4250f970aaad58f0da4605d8e8e0d1121c50cf511981a6c1819  
# UVM_INFO ../lib/units/cache_cov_sureq.svh(45) @ 420: uvm_test_top.env.cov.cov_sureq [COV_CDREQ] sample SUREQ transaction: Type_xfr=SNP_TXN  Type=SNP_REQ  Lookup=HIT  ST=EXCLUSIVE  IDX=0x1  WAY=0x0  sureq_op=SUREQ_RFO  sureq_addr=0x401  cureq_op=CUREQ_INV  cureq_addr=0x401  cdrsp_rsp=CDRSP_OKAY  cdrsp_data=0x0  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  sdrsp_rsp=SDRSP_OKAY  sdrsp_data=0xbe587a1b4a1972d66fedc420f11031b982bb499488922c57071d680e266599f3ba6460817a58e4250f970aaad58f0da4605d8e8e0d1121c50cf511981a6c1819  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 430: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(430) @ 430: uvm_test_top.env.sb [PASS_SUREQ] Report: ST: INVALID <-- EXCLUSIVE  TAG: 0x4(remain)  DATA: 0xbe587a1b4a1972d66fedc420f11031b982bb499488922c57071d680e266599f3ba6460817a58e4250f970aaad58f0da4605d8e8e0d1121c50cf511981a6c1819(remain)  EVICT_WAY=0x0(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(435) @ 430: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(116) @ 450: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(117) @ 450: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_RD  ADDR=0x401  DAT=0x0  Lookup=FILL_INV_BLK  Access to: IDX=0x1  WAY=0x0  ST=INVALID  TAG=0x4  DAT=0xbe587a1b4a1972d66fedc420f11031b982bb499488922c57071d680e266599f3ba6460817a58e4250f970aaad58f0da4605d8e8e0d1121c50cf511981a6c1819
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 510: uvm_test_top.env.sb [SB] Type_xfr=SDREQ_XFR  sdreq_op=SDREQ_RD  sdreq_addr=0x401  sdreq_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 550: uvm_test_top.env.sb [SB] Type_xfr=SURSP_XFR  sursp_rsp=SURSP_FETCH  sursp_data=0xcbe604ec918fa65a4bd523976b31356182a0a0573a882a166c6ed5fd47e91242f22dcf3471fa53e9f89b25735d64d811ccf0e632a33a812011a02da305b81911  
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 610: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0xcbe604ec918fa65a4bd523976b31356182a0a0573a882a166c6ed5fd47e91242f22dcf3471fa53e9f89b25735d64d811ccf0e632a33a812011a02da305b81911  
# UVM_INFO ../lib/units/cache_cov_cdreq.svh(58) @ 610: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=FILL_INV_BLK  ST=INVALID  IDX=0x1  WAY=0x0  cdreq_op=CDREQ_RD  cdreq_addr=0x401  cdreq_data=0x0  sdreq_op=SDREQ_RD  sdreq_addr=0x401  sdreq_data=0x0  sursp_rsp=SURSP_FETCH  sursp_data=0xcbe604ec918fa65a4bd523976b31356182a0a0573a882a166c6ed5fd47e91242f22dcf3471fa53e9f89b25735d64d811ccf0e632a33a812011a02da305b81911  cursp_rsp=CURSP_OKAY  cursp_data=0xcbe604ec918fa65a4bd523976b31356182a0a0573a882a166c6ed5fd47e91242f22dcf3471fa53e9f89b25735d64d811ccf0e632a33a812011a02da305b81911  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 620: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(241) @ 620: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=EXCLUSIVE <-- INVALID  TAG=0x4(remain)  DATA=0xcbe604ec918fa65a4bd523976b31356182a0a0573a882a166c6ed5fd47e91242f22dcf3471fa53e9f89b25735d64d811ccf0e632a33a812011a02da305b81911 <-- 0xbe587a1b4a1972d66fedc420f11031b982bb499488922c57071d680e266599f3ba6460817a58e4250f970aaad58f0da4605d8e8e0d1121c50cf511981a6c1819  EVICT_WAY=0x0(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(246) @ 620: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(116) @ 640: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(117) @ 640: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_RFO  ADDR=0x401  DAT=0x0  Lookup=HIT  Access to: IDX=0x1  WAY=0x0  ST=EXCLUSIVE  TAG=0x4  DAT=0xcbe604ec918fa65a4bd523976b31356182a0a0573a882a166c6ed5fd47e91242f22dcf3471fa53e9f89b25735d64d811ccf0e632a33a812011a02da305b81911
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 670: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0xcbe604ec918fa65a4bd523976b31356182a0a0573a882a166c6ed5fd47e91242f22dcf3471fa53e9f89b25735d64d811ccf0e632a33a812011a02da305b81911  
# UVM_INFO ../lib/units/cache_cov_cdreq.svh(58) @ 670: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=HIT  ST=EXCLUSIVE  IDX=0x1  WAY=0x0  cdreq_op=CDREQ_RFO  cdreq_addr=0x401  cdreq_data=0x0  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  cursp_rsp=CURSP_OKAY  cursp_data=0xcbe604ec918fa65a4bd523976b31356182a0a0573a882a166c6ed5fd47e91242f22dcf3471fa53e9f89b25735d64d811ccf0e632a33a812011a02da305b81911  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 680: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(241) @ 680: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=MIGRATED <-- EXCLUSIVE  TAG=0x4(remain)  DATA=0xcbe604ec918fa65a4bd523976b31356182a0a0573a882a166c6ed5fd47e91242f22dcf3471fa53e9f89b25735d64d811ccf0e632a33a812011a02da305b81911(remain)  EVICT_WAY=0x0(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(246) @ 680: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(116) @ 700: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(117) @ 700: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_WB  ADDR=0x401  DAT=0x69f44fcb9f658e682410ba64f1030c7c0302965ecc9a0737e614556139bff36829096f42fef3385a494644e7fa22cd8f5d56cf9e5c15c0905b2a38b9725a56a5  Lookup=HIT  Access to: IDX=0x1  WAY=0x0  ST=MIGRATED  TAG=0x4  DAT=0xcbe604ec918fa65a4bd523976b31356182a0a0573a882a166c6ed5fd47e91242f22dcf3471fa53e9f89b25735d64d811ccf0e632a33a812011a02da305b81911
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 760: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0x0  
# UVM_INFO ../lib/units/cache_cov_cdreq.svh(58) @ 760: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=HIT  ST=MIGRATED  IDX=0x1  WAY=0x0  cdreq_op=CDREQ_WB  cdreq_addr=0x401  cdreq_data=0x69f44fcb9f658e682410ba64f1030c7c0302965ecc9a0737e614556139bff36829096f42fef3385a494644e7fa22cd8f5d56cf9e5c15c0905b2a38b9725a56a5  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  cursp_rsp=CURSP_OKAY  cursp_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 770: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(241) @ 770: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=MODIFIED <-- MIGRATED  TAG=0x4(remain)  DATA=0x69f44fcb9f658e682410ba64f1030c7c0302965ecc9a0737e614556139bff36829096f42fef3385a494644e7fa22cd8f5d56cf9e5c15c0905b2a38b9725a56a5 <-- 0xcbe604ec918fa65a4bd523976b31356182a0a0573a882a166c6ed5fd47e91242f22dcf3471fa53e9f89b25735d64d811ccf0e632a33a812011a02da305b81911  EVICT_WAY=0x0(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(246) @ 770: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(116) @ 790: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(117) @ 790: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_RD  ADDR=0x401  DAT=0x0  Lookup=HIT  Access to: IDX=0x1  WAY=0x0  ST=MODIFIED  TAG=0x4  DAT=0x69f44fcb9f658e682410ba64f1030c7c0302965ecc9a0737e614556139bff36829096f42fef3385a494644e7fa22cd8f5d56cf9e5c15c0905b2a38b9725a56a5
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 810: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0x69f44fcb9f658e682410ba64f1030c7c0302965ecc9a0737e614556139bff36829096f42fef3385a494644e7fa22cd8f5d56cf9e5c15c0905b2a38b9725a56a5  
# UVM_INFO ../lib/units/cache_cov_cdreq.svh(58) @ 810: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=HIT  ST=MODIFIED  IDX=0x1  WAY=0x0  cdreq_op=CDREQ_RD  cdreq_addr=0x401  cdreq_data=0x0  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  cursp_rsp=CURSP_OKAY  cursp_data=0x69f44fcb9f658e682410ba64f1030c7c0302965ecc9a0737e614556139bff36829096f42fef3385a494644e7fa22cd8f5d56cf9e5c15c0905b2a38b9725a56a5  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 820: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(241) @ 820: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=MODIFIED(remain)  TAG=0x4(remain)  DATA=0x69f44fcb9f658e682410ba64f1030c7c0302965ecc9a0737e614556139bff36829096f42fef3385a494644e7fa22cd8f5d56cf9e5c15c0905b2a38b9725a56a5(remain)  EVICT_WAY=0x0(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(246) @ 820: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(116) @ 840: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(117) @ 840: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_MD  ADDR=0x401  DAT=0x0  Lookup=HIT  Access to: IDX=0x1  WAY=0x0  ST=MODIFIED  TAG=0x4  DAT=0x69f44fcb9f658e682410ba64f1030c7c0302965ecc9a0737e614556139bff36829096f42fef3385a494644e7fa22cd8f5d56cf9e5c15c0905b2a38b9725a56a5
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 860: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0x0  
# UVM_INFO ../lib/units/cache_cov_cdreq.svh(58) @ 860: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=HIT  ST=MODIFIED  IDX=0x1  WAY=0x0  cdreq_op=CDREQ_MD  cdreq_addr=0x401  cdreq_data=0x0  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  cursp_rsp=CURSP_OKAY  cursp_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 870: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(241) @ 870: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=MIGRATED <-- MODIFIED  TAG=0x4(remain)  DATA=0x69f44fcb9f658e682410ba64f1030c7c0302965ecc9a0737e614556139bff36829096f42fef3385a494644e7fa22cd8f5d56cf9e5c15c0905b2a38b9725a56a5(remain)  EVICT_WAY=0x0(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(246) @ 870: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(116) @ 890: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(117) @ 890: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_MD  ADDR=0x401  DAT=0x0  Lookup=HIT  Access to: IDX=0x1  WAY=0x0  ST=MIGRATED  TAG=0x4  DAT=0x69f44fcb9f658e682410ba64f1030c7c0302965ecc9a0737e614556139bff36829096f42fef3385a494644e7fa22cd8f5d56cf9e5c15c0905b2a38b9725a56a5
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 910: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0x0  
# UVM_INFO ../lib/units/cache_cov_cdreq.svh(58) @ 910: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=HIT  ST=MIGRATED  IDX=0x1  WAY=0x0  cdreq_op=CDREQ_MD  cdreq_addr=0x401  cdreq_data=0x0  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  cursp_rsp=CURSP_OKAY  cursp_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 920: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(241) @ 920: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=MIGRATED(remain)  TAG=0x4(remain)  DATA=0x69f44fcb9f658e682410ba64f1030c7c0302965ecc9a0737e614556139bff36829096f42fef3385a494644e7fa22cd8f5d56cf9e5c15c0905b2a38b9725a56a5(remain)  EVICT_WAY=0x0(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(246) @ 920: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(311) @ 940: uvm_test_top.env.sb [SB] --------------------  SUREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(312) @ 940: uvm_test_top.env.sb [REC_SUREQ] Request: OP=SUREQ_RD  ADDR=0x401  LOOKUP=HIT  Access to IDX=0x1  WAY=0x0  ST=MIGRATED  TAG=0x4  DAT=0x69f44fcb9f658e682410ba64f1030c7c0302965ecc9a0737e614556139bff36829096f42fef3385a494644e7fa22cd8f5d56cf9e5c15c0905b2a38b9725a56a5
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 1010: uvm_test_top.env.sb [SB] Type_xfr=CUREQ_XFR  cureq_op=CUREQ_RD  cureq_addr=0x401  
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 1060: uvm_test_top.env.sb [SB] Type_xfr=CDRSP_XFR  cdrsp_rsp=CDRSP_OKAY  cdrsp_data=0x7400fed07e6095303fbf2ddfa42e17ab9eb8bff47d122f998d7154f4260090d0a488912dab4730e14f532cf569b41aa3e8984bffd49ca8664f0116923f86bd47  
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 1100: uvm_test_top.env.sb [SB] Type_xfr=SDREQ_XFR  sdreq_op=SDREQ_WB  sdreq_addr=0x401  sdreq_data=0x7400fed07e6095303fbf2ddfa42e17ab9eb8bff47d122f998d7154f4260090d0a488912dab4730e14f532cf569b41aa3e8984bffd49ca8664f0116923f86bd47  
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 1150: uvm_test_top.env.sb [SB] Type_xfr=SURSP_XFR  sursp_rsp=SURSP_OKAY  sursp_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 1200: uvm_test_top.env.sb [SB] Type_xfr=SDRSP_XFR  sdrsp_rsp=SDRSP_OKAY  sdrsp_data=0x7400fed07e6095303fbf2ddfa42e17ab9eb8bff47d122f998d7154f4260090d0a488912dab4730e14f532cf569b41aa3e8984bffd49ca8664f0116923f86bd47  
# UVM_INFO ../lib/units/cache_cov_sureq.svh(45) @ 1200: uvm_test_top.env.cov.cov_sureq [COV_CDREQ] sample SUREQ transaction: Type_xfr=SNP_TXN  Type=SNP_REQ  Lookup=HIT  ST=MIGRATED  IDX=0x1  WAY=0x0  sureq_op=SUREQ_RD  sureq_addr=0x401  cureq_op=CUREQ_RD  cureq_addr=0x401  cdrsp_rsp=CDRSP_OKAY  cdrsp_data=0x7400fed07e6095303fbf2ddfa42e17ab9eb8bff47d122f998d7154f4260090d0a488912dab4730e14f532cf569b41aa3e8984bffd49ca8664f0116923f86bd47  sdreq_op=SDREQ_WB  sdreq_addr=0x401  sdreq_data=0x7400fed07e6095303fbf2ddfa42e17ab9eb8bff47d122f998d7154f4260090d0a488912dab4730e14f532cf569b41aa3e8984bffd49ca8664f0116923f86bd47  sursp_rsp=SURSP_OKAY  sursp_data=0x0  sdrsp_rsp=SDRSP_OKAY  sdrsp_data=0x7400fed07e6095303fbf2ddfa42e17ab9eb8bff47d122f998d7154f4260090d0a488912dab4730e14f532cf569b41aa3e8984bffd49ca8664f0116923f86bd47  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 1210: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(430) @ 1210: uvm_test_top.env.sb [PASS_SUREQ] Report: ST: SHARED <-- MIGRATED  TAG: 0x4(remain)  DATA: 0x7400fed07e6095303fbf2ddfa42e17ab9eb8bff47d122f998d7154f4260090d0a488912dab4730e14f532cf569b41aa3e8984bffd49ca8664f0116923f86bd47 <-- 0x69f44fcb9f658e682410ba64f1030c7c0302965ecc9a0737e614556139bff36829096f42fef3385a494644e7fa22cd8f5d56cf9e5c15c0905b2a38b9725a56a5  EVICT_WAY=0x0(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(435) @ 1210: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(311) @ 1230: uvm_test_top.env.sb [SB] --------------------  SUREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(312) @ 1230: uvm_test_top.env.sb [REC_SUREQ] Request: OP=SUREQ_RD  ADDR=0x401  LOOKUP=HIT  Access to IDX=0x1  WAY=0x0  ST=SHARED  TAG=0x4  DAT=0x7400fed07e6095303fbf2ddfa42e17ab9eb8bff47d122f998d7154f4260090d0a488912dab4730e14f532cf569b41aa3e8984bffd49ca8664f0116923f86bd47
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 1260: uvm_test_top.env.sb [SB] Type_xfr=SDRSP_XFR  sdrsp_rsp=SDRSP_OKAY  sdrsp_data=0x7400fed07e6095303fbf2ddfa42e17ab9eb8bff47d122f998d7154f4260090d0a488912dab4730e14f532cf569b41aa3e8984bffd49ca8664f0116923f86bd47  
# UVM_INFO ../lib/units/cache_cov_sureq.svh(45) @ 1260: uvm_test_top.env.cov.cov_sureq [COV_CDREQ] sample SUREQ transaction: Type_xfr=SNP_TXN  Type=SNP_REQ  Lookup=HIT  ST=SHARED  IDX=0x1  WAY=0x0  sureq_op=SUREQ_RD  sureq_addr=0x401  cureq_op=  cureq_addr=0xx  cdrsp_rsp=  cdrsp_data=0xx  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  sdrsp_rsp=SDRSP_OKAY  sdrsp_data=0x7400fed07e6095303fbf2ddfa42e17ab9eb8bff47d122f998d7154f4260090d0a488912dab4730e14f532cf569b41aa3e8984bffd49ca8664f0116923f86bd47  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 1270: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(430) @ 1270: uvm_test_top.env.sb [PASS_SUREQ] Report: ST: SHARED(remain)  TAG: 0x4(remain)  DATA: 0x7400fed07e6095303fbf2ddfa42e17ab9eb8bff47d122f998d7154f4260090d0a488912dab4730e14f532cf569b41aa3e8984bffd49ca8664f0116923f86bd47(remain)  EVICT_WAY=0x0(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(435) @ 1270: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(311) @ 1290: uvm_test_top.env.sb [SB] --------------------  SUREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(312) @ 1290: uvm_test_top.env.sb [REC_SUREQ] Request: OP=SUREQ_RFO  ADDR=0x401  LOOKUP=HIT  Access to IDX=0x1  WAY=0x0  ST=SHARED  TAG=0x4  DAT=0x7400fed07e6095303fbf2ddfa42e17ab9eb8bff47d122f998d7154f4260090d0a488912dab4730e14f532cf569b41aa3e8984bffd49ca8664f0116923f86bd47
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 1320: uvm_test_top.env.sb [SB] Type_xfr=CUREQ_XFR  cureq_op=CUREQ_INV  cureq_addr=0x401  
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 1380: uvm_test_top.env.sb [SB] Type_xfr=CDRSP_XFR  cdrsp_rsp=CDRSP_OKAY  cdrsp_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 1410: uvm_test_top.env.sb [SB] Type_xfr=SDRSP_XFR  sdrsp_rsp=SDRSP_OKAY  sdrsp_data=0x7400fed07e6095303fbf2ddfa42e17ab9eb8bff47d122f998d7154f4260090d0a488912dab4730e14f532cf569b41aa3e8984bffd49ca8664f0116923f86bd47  
# UVM_INFO ../lib/units/cache_cov_sureq.svh(45) @ 1410: uvm_test_top.env.cov.cov_sureq [COV_CDREQ] sample SUREQ transaction: Type_xfr=SNP_TXN  Type=SNP_REQ  Lookup=HIT  ST=SHARED  IDX=0x1  WAY=0x0  sureq_op=SUREQ_RFO  sureq_addr=0x401  cureq_op=CUREQ_INV  cureq_addr=0x401  cdrsp_rsp=CDRSP_OKAY  cdrsp_data=0x0  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  sdrsp_rsp=SDRSP_OKAY  sdrsp_data=0x7400fed07e6095303fbf2ddfa42e17ab9eb8bff47d122f998d7154f4260090d0a488912dab4730e14f532cf569b41aa3e8984bffd49ca8664f0116923f86bd47  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 1420: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(430) @ 1420: uvm_test_top.env.sb [PASS_SUREQ] Report: ST: INVALID <-- SHARED  TAG: 0x4(remain)  DATA: 0x7400fed07e6095303fbf2ddfa42e17ab9eb8bff47d122f998d7154f4260090d0a488912dab4730e14f532cf569b41aa3e8984bffd49ca8664f0116923f86bd47(remain)  EVICT_WAY=0x0(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(435) @ 1420: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(116) @ 1440: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(117) @ 1440: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_RFO  ADDR=0x401  DAT=0x0  Lookup=FILL_INV_BLK  Access to: IDX=0x1  WAY=0x0  ST=INVALID  TAG=0x4  DAT=0x7400fed07e6095303fbf2ddfa42e17ab9eb8bff47d122f998d7154f4260090d0a488912dab4730e14f532cf569b41aa3e8984bffd49ca8664f0116923f86bd47
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 1510: uvm_test_top.env.sb [SB] Type_xfr=SDREQ_XFR  sdreq_op=SDREQ_RFO  sdreq_addr=0x401  sdreq_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 1550: uvm_test_top.env.sb [SB] Type_xfr=SURSP_XFR  sursp_rsp=SURSP_OKAY  sursp_data=0x6ca61a670321330449dd8bcb2fb3d36d9037299f6d2b5ccb759eb5717c03bbc21ab6175ff1637931b446472b58b15fd4426815fae63f6b22e99a3dfe7ab0644c  
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 1590: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0x6ca61a670321330449dd8bcb2fb3d36d9037299f6d2b5ccb759eb5717c03bbc21ab6175ff1637931b446472b58b15fd4426815fae63f6b22e99a3dfe7ab0644c  
# UVM_INFO ../lib/units/cache_cov_cdreq.svh(58) @ 1590: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=FILL_INV_BLK  ST=INVALID  IDX=0x1  WAY=0x0  cdreq_op=CDREQ_RFO  cdreq_addr=0x401  cdreq_data=0x0  sdreq_op=SDREQ_RFO  sdreq_addr=0x401  sdreq_data=0x0  sursp_rsp=SURSP_OKAY  sursp_data=0x6ca61a670321330449dd8bcb2fb3d36d9037299f6d2b5ccb759eb5717c03bbc21ab6175ff1637931b446472b58b15fd4426815fae63f6b22e99a3dfe7ab0644c  cursp_rsp=CURSP_OKAY  cursp_data=0x6ca61a670321330449dd8bcb2fb3d36d9037299f6d2b5ccb759eb5717c03bbc21ab6175ff1637931b446472b58b15fd4426815fae63f6b22e99a3dfe7ab0644c  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 1600: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(241) @ 1600: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=MIGRATED <-- INVALID  TAG=0x4(remain)  DATA=0x6ca61a670321330449dd8bcb2fb3d36d9037299f6d2b5ccb759eb5717c03bbc21ab6175ff1637931b446472b58b15fd4426815fae63f6b22e99a3dfe7ab0644c <-- 0x7400fed07e6095303fbf2ddfa42e17ab9eb8bff47d122f998d7154f4260090d0a488912dab4730e14f532cf569b41aa3e8984bffd49ca8664f0116923f86bd47  EVICT_WAY=0x0(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(246) @ 1600: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(311) @ 1620: uvm_test_top.env.sb [SB] --------------------  SUREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(312) @ 1620: uvm_test_top.env.sb [REC_SUREQ] Request: OP=SUREQ_RFO  ADDR=0x401  LOOKUP=HIT  Access to IDX=0x1  WAY=0x0  ST=MIGRATED  TAG=0x4  DAT=0x6ca61a670321330449dd8bcb2fb3d36d9037299f6d2b5ccb759eb5717c03bbc21ab6175ff1637931b446472b58b15fd4426815fae63f6b22e99a3dfe7ab0644c
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 1680: uvm_test_top.env.sb [SB] Type_xfr=CUREQ_XFR  cureq_op=CUREQ_RFO  cureq_addr=0x401  
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 1710: uvm_test_top.env.sb [SB] Type_xfr=CDRSP_XFR  cdrsp_rsp=CDRSP_OKAY  cdrsp_data=0xf03e085d1f9407894857b7bc8c5882d093a7722c252ef9021ca8d57c62c16740ca5bc6d8c353d6e9d080fffdd080db33e0fc3cf434c7a6327dfcbd2542c36f37  
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 1720: uvm_test_top.env.sb [SB] Type_xfr=SDREQ_XFR  sdreq_op=SDREQ_WB  sdreq_addr=0x401  sdreq_data=0xf03e085d1f9407894857b7bc8c5882d093a7722c252ef9021ca8d57c62c16740ca5bc6d8c353d6e9d080fffdd080db33e0fc3cf434c7a6327dfcbd2542c36f37  
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 1790: uvm_test_top.env.sb [SB] Type_xfr=SURSP_XFR  sursp_rsp=SURSP_OKAY  sursp_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 1810: uvm_test_top.env.sb [SB] Type_xfr=SDRSP_XFR  sdrsp_rsp=SDRSP_OKAY  sdrsp_data=0xf03e085d1f9407894857b7bc8c5882d093a7722c252ef9021ca8d57c62c16740ca5bc6d8c353d6e9d080fffdd080db33e0fc3cf434c7a6327dfcbd2542c36f37  
# UVM_INFO ../lib/units/cache_cov_sureq.svh(45) @ 1810: uvm_test_top.env.cov.cov_sureq [COV_CDREQ] sample SUREQ transaction: Type_xfr=SNP_TXN  Type=SNP_REQ  Lookup=HIT  ST=MIGRATED  IDX=0x1  WAY=0x0  sureq_op=SUREQ_RFO  sureq_addr=0x401  cureq_op=CUREQ_RFO  cureq_addr=0x401  cdrsp_rsp=CDRSP_OKAY  cdrsp_data=0xf03e085d1f9407894857b7bc8c5882d093a7722c252ef9021ca8d57c62c16740ca5bc6d8c353d6e9d080fffdd080db33e0fc3cf434c7a6327dfcbd2542c36f37  sdreq_op=SDREQ_WB  sdreq_addr=0x401  sdreq_data=0xf03e085d1f9407894857b7bc8c5882d093a7722c252ef9021ca8d57c62c16740ca5bc6d8c353d6e9d080fffdd080db33e0fc3cf434c7a6327dfcbd2542c36f37  sursp_rsp=SURSP_OKAY  sursp_data=0x0  sdrsp_rsp=SDRSP_OKAY  sdrsp_data=0xf03e085d1f9407894857b7bc8c5882d093a7722c252ef9021ca8d57c62c16740ca5bc6d8c353d6e9d080fffdd080db33e0fc3cf434c7a6327dfcbd2542c36f37  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 1820: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(430) @ 1820: uvm_test_top.env.sb [PASS_SUREQ] Report: ST: INVALID <-- MIGRATED  TAG: 0x4(remain)  DATA: 0xf03e085d1f9407894857b7bc8c5882d093a7722c252ef9021ca8d57c62c16740ca5bc6d8c353d6e9d080fffdd080db33e0fc3cf434c7a6327dfcbd2542c36f37 <-- 0x6ca61a670321330449dd8bcb2fb3d36d9037299f6d2b5ccb759eb5717c03bbc21ab6175ff1637931b446472b58b15fd4426815fae63f6b22e99a3dfe7ab0644c  EVICT_WAY=0x0(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(435) @ 1820: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(116) @ 1840: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(117) @ 1840: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_RD  ADDR=0x401  DAT=0x0  Lookup=FILL_INV_BLK  Access to: IDX=0x1  WAY=0x0  ST=INVALID  TAG=0x4  DAT=0xf03e085d1f9407894857b7bc8c5882d093a7722c252ef9021ca8d57c62c16740ca5bc6d8c353d6e9d080fffdd080db33e0fc3cf434c7a6327dfcbd2542c36f37
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 1910: uvm_test_top.env.sb [SB] Type_xfr=SDREQ_XFR  sdreq_op=SDREQ_RD  sdreq_addr=0x401  sdreq_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 1990: uvm_test_top.env.sb [SB] Type_xfr=SURSP_XFR  sursp_rsp=SURSP_SNOOP  sursp_data=0x6ca1bd22ea862cef5604dcb15e7067b35e62938dc1e9a04bb8ea92e41f6dfae5b221f04e027d8a26792f5858faf7e0c4899002eb0465eb4edec66438dd6ddabf  
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 2060: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0x6ca1bd22ea862cef5604dcb15e7067b35e62938dc1e9a04bb8ea92e41f6dfae5b221f04e027d8a26792f5858faf7e0c4899002eb0465eb4edec66438dd6ddabf  
# UVM_INFO ../lib/units/cache_cov_cdreq.svh(58) @ 2060: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=FILL_INV_BLK  ST=INVALID  IDX=0x1  WAY=0x0  cdreq_op=CDREQ_RD  cdreq_addr=0x401  cdreq_data=0x0  sdreq_op=SDREQ_RD  sdreq_addr=0x401  sdreq_data=0x0  sursp_rsp=SURSP_SNOOP  sursp_data=0x6ca1bd22ea862cef5604dcb15e7067b35e62938dc1e9a04bb8ea92e41f6dfae5b221f04e027d8a26792f5858faf7e0c4899002eb0465eb4edec66438dd6ddabf  cursp_rsp=CURSP_OKAY  cursp_data=0x6ca1bd22ea862cef5604dcb15e7067b35e62938dc1e9a04bb8ea92e41f6dfae5b221f04e027d8a26792f5858faf7e0c4899002eb0465eb4edec66438dd6ddabf  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 2070: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(241) @ 2070: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=SHARED <-- INVALID  TAG=0x4(remain)  DATA=0x6ca1bd22ea862cef5604dcb15e7067b35e62938dc1e9a04bb8ea92e41f6dfae5b221f04e027d8a26792f5858faf7e0c4899002eb0465eb4edec66438dd6ddabf <-- 0xf03e085d1f9407894857b7bc8c5882d093a7722c252ef9021ca8d57c62c16740ca5bc6d8c353d6e9d080fffdd080db33e0fc3cf434c7a6327dfcbd2542c36f37  EVICT_WAY=0x0(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(246) @ 2070: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(116) @ 2090: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(117) @ 2090: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_RD  ADDR=0x401  DAT=0x0  Lookup=HIT  Access to: IDX=0x1  WAY=0x0  ST=SHARED  TAG=0x4  DAT=0x6ca1bd22ea862cef5604dcb15e7067b35e62938dc1e9a04bb8ea92e41f6dfae5b221f04e027d8a26792f5858faf7e0c4899002eb0465eb4edec66438dd6ddabf
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 2140: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0x6ca1bd22ea862cef5604dcb15e7067b35e62938dc1e9a04bb8ea92e41f6dfae5b221f04e027d8a26792f5858faf7e0c4899002eb0465eb4edec66438dd6ddabf  
# UVM_INFO ../lib/units/cache_cov_cdreq.svh(58) @ 2140: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=HIT  ST=SHARED  IDX=0x1  WAY=0x0  cdreq_op=CDREQ_RD  cdreq_addr=0x401  cdreq_data=0x0  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  cursp_rsp=CURSP_OKAY  cursp_data=0x6ca1bd22ea862cef5604dcb15e7067b35e62938dc1e9a04bb8ea92e41f6dfae5b221f04e027d8a26792f5858faf7e0c4899002eb0465eb4edec66438dd6ddabf  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 2150: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(241) @ 2150: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=SHARED(remain)  TAG=0x4(remain)  DATA=0x6ca1bd22ea862cef5604dcb15e7067b35e62938dc1e9a04bb8ea92e41f6dfae5b221f04e027d8a26792f5858faf7e0c4899002eb0465eb4edec66438dd6ddabf(remain)  EVICT_WAY=0x0(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(246) @ 2150: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(116) @ 2170: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(117) @ 2170: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_RFO  ADDR=0x401  DAT=0x0  Lookup=HIT  Access to: IDX=0x1  WAY=0x0  ST=SHARED  TAG=0x4  DAT=0x6ca1bd22ea862cef5604dcb15e7067b35e62938dc1e9a04bb8ea92e41f6dfae5b221f04e027d8a26792f5858faf7e0c4899002eb0465eb4edec66438dd6ddabf
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 2220: uvm_test_top.env.sb [SB] Type_xfr=SDREQ_XFR  sdreq_op=SDREQ_INV  sdreq_addr=0x401  sdreq_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 2270: uvm_test_top.env.sb [SB] Type_xfr=SURSP_XFR  sursp_rsp=SURSP_OKAY  sursp_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 2330: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0x6ca1bd22ea862cef5604dcb15e7067b35e62938dc1e9a04bb8ea92e41f6dfae5b221f04e027d8a26792f5858faf7e0c4899002eb0465eb4edec66438dd6ddabf  
# UVM_INFO ../lib/units/cache_cov_cdreq.svh(58) @ 2330: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=HIT  ST=SHARED  IDX=0x1  WAY=0x0  cdreq_op=CDREQ_RFO  cdreq_addr=0x401  cdreq_data=0x0  sdreq_op=SDREQ_INV  sdreq_addr=0x401  sdreq_data=0x0  sursp_rsp=SURSP_OKAY  sursp_data=0x0  cursp_rsp=CURSP_OKAY  cursp_data=0x6ca1bd22ea862cef5604dcb15e7067b35e62938dc1e9a04bb8ea92e41f6dfae5b221f04e027d8a26792f5858faf7e0c4899002eb0465eb4edec66438dd6ddabf  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 2340: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(241) @ 2340: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=MIGRATED <-- SHARED  TAG=0x4(remain)  DATA=0x6ca1bd22ea862cef5604dcb15e7067b35e62938dc1e9a04bb8ea92e41f6dfae5b221f04e027d8a26792f5858faf7e0c4899002eb0465eb4edec66438dd6ddabf(remain)  EVICT_WAY=0x0(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(246) @ 2340: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(311) @ 2360: uvm_test_top.env.sb [SB] --------------------  SUREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(312) @ 2360: uvm_test_top.env.sb [REC_SUREQ] Request: OP=SUREQ_RD  ADDR=0x401  LOOKUP=HIT  Access to IDX=0x1  WAY=0x0  ST=MIGRATED  TAG=0x4  DAT=0x6ca1bd22ea862cef5604dcb15e7067b35e62938dc1e9a04bb8ea92e41f6dfae5b221f04e027d8a26792f5858faf7e0c4899002eb0465eb4edec66438dd6ddabf
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 2420: uvm_test_top.env.sb [SB] Type_xfr=CUREQ_XFR  cureq_op=CUREQ_RD  cureq_addr=0x401  
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 2460: uvm_test_top.env.sb [SB] Type_xfr=CDRSP_XFR  cdrsp_rsp=CDRSP_OKAY  cdrsp_data=0x7a676005f866c16584b5762f04ef3d18310d98be8b532f192318c8ff2d87aecf57265f83e16682ad2d9515798489584af307e499c25b5a0121f67f7d39c2eb82  
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 2500: uvm_test_top.env.sb [SB] Type_xfr=SDREQ_XFR  sdreq_op=SDREQ_WB  sdreq_addr=0x401  sdreq_data=0x7a676005f866c16584b5762f04ef3d18310d98be8b532f192318c8ff2d87aecf57265f83e16682ad2d9515798489584af307e499c25b5a0121f67f7d39c2eb82  
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 2540: uvm_test_top.env.sb [SB] Type_xfr=SURSP_XFR  sursp_rsp=SURSP_OKAY  sursp_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 2570: uvm_test_top.env.sb [SB] Type_xfr=SDRSP_XFR  sdrsp_rsp=SDRSP_OKAY  sdrsp_data=0x7a676005f866c16584b5762f04ef3d18310d98be8b532f192318c8ff2d87aecf57265f83e16682ad2d9515798489584af307e499c25b5a0121f67f7d39c2eb82  
# UVM_INFO ../lib/units/cache_cov_sureq.svh(45) @ 2570: uvm_test_top.env.cov.cov_sureq [COV_CDREQ] sample SUREQ transaction: Type_xfr=SNP_TXN  Type=SNP_REQ  Lookup=HIT  ST=MIGRATED  IDX=0x1  WAY=0x0  sureq_op=SUREQ_RD  sureq_addr=0x401  cureq_op=CUREQ_RD  cureq_addr=0x401  cdrsp_rsp=CDRSP_OKAY  cdrsp_data=0x7a676005f866c16584b5762f04ef3d18310d98be8b532f192318c8ff2d87aecf57265f83e16682ad2d9515798489584af307e499c25b5a0121f67f7d39c2eb82  sdreq_op=SDREQ_WB  sdreq_addr=0x401  sdreq_data=0x7a676005f866c16584b5762f04ef3d18310d98be8b532f192318c8ff2d87aecf57265f83e16682ad2d9515798489584af307e499c25b5a0121f67f7d39c2eb82  sursp_rsp=SURSP_OKAY  sursp_data=0x0  sdrsp_rsp=SDRSP_OKAY  sdrsp_data=0x7a676005f866c16584b5762f04ef3d18310d98be8b532f192318c8ff2d87aecf57265f83e16682ad2d9515798489584af307e499c25b5a0121f67f7d39c2eb82  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 2580: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(430) @ 2580: uvm_test_top.env.sb [PASS_SUREQ] Report: ST: SHARED <-- MIGRATED  TAG: 0x4(remain)  DATA: 0x7a676005f866c16584b5762f04ef3d18310d98be8b532f192318c8ff2d87aecf57265f83e16682ad2d9515798489584af307e499c25b5a0121f67f7d39c2eb82 <-- 0x6ca1bd22ea862cef5604dcb15e7067b35e62938dc1e9a04bb8ea92e41f6dfae5b221f04e027d8a26792f5858faf7e0c4899002eb0465eb4edec66438dd6ddabf  EVICT_WAY=0x0(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(435) @ 2580: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(311) @ 2600: uvm_test_top.env.sb [SB] --------------------  SUREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(312) @ 2600: uvm_test_top.env.sb [REC_SUREQ] Request: OP=SUREQ_INV  ADDR=0x401  LOOKUP=HIT  Access to IDX=0x1  WAY=0x0  ST=SHARED  TAG=0x4  DAT=0x7a676005f866c16584b5762f04ef3d18310d98be8b532f192318c8ff2d87aecf57265f83e16682ad2d9515798489584af307e499c25b5a0121f67f7d39c2eb82
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 2630: uvm_test_top.env.sb [SB] Type_xfr=CUREQ_XFR  cureq_op=CUREQ_INV  cureq_addr=0x401  
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 2710: uvm_test_top.env.sb [SB] Type_xfr=CDRSP_XFR  cdrsp_rsp=CDRSP_OKAY  cdrsp_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 2730: uvm_test_top.env.sb [SB] Type_xfr=SDRSP_XFR  sdrsp_rsp=SDRSP_OKAY  sdrsp_data=0x0  
# UVM_INFO ../lib/units/cache_cov_sureq.svh(45) @ 2730: uvm_test_top.env.cov.cov_sureq [COV_CDREQ] sample SUREQ transaction: Type_xfr=SNP_TXN  Type=SNP_REQ  Lookup=HIT  ST=SHARED  IDX=0x1  WAY=0x0  sureq_op=SUREQ_INV  sureq_addr=0x401  cureq_op=CUREQ_INV  cureq_addr=0x401  cdrsp_rsp=CDRSP_OKAY  cdrsp_data=0x0  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  sdrsp_rsp=SDRSP_OKAY  sdrsp_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 2740: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(430) @ 2740: uvm_test_top.env.sb [PASS_SUREQ] Report: ST: INVALID <-- SHARED  TAG: 0x4(remain)  DATA: 0x7a676005f866c16584b5762f04ef3d18310d98be8b532f192318c8ff2d87aecf57265f83e16682ad2d9515798489584af307e499c25b5a0121f67f7d39c2eb82(remain)  EVICT_WAY=0x0(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(435) @ 2740: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(116) @ 2760: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(117) @ 2760: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_RD  ADDR=0x401  DAT=0x0  Lookup=FILL_INV_BLK  Access to: IDX=0x1  WAY=0x0  ST=INVALID  TAG=0x4  DAT=0x7a676005f866c16584b5762f04ef3d18310d98be8b532f192318c8ff2d87aecf57265f83e16682ad2d9515798489584af307e499c25b5a0121f67f7d39c2eb82
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 2820: uvm_test_top.env.sb [SB] Type_xfr=SDREQ_XFR  sdreq_op=SDREQ_RD  sdreq_addr=0x401  sdreq_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 2900: uvm_test_top.env.sb [SB] Type_xfr=SURSP_XFR  sursp_rsp=SURSP_FETCH  sursp_data=0xb7dd90546d2b852a2edcc97ef795cdffa89802517eab352144368a644be444fb01f90f460f968b4994318a07377326234160a67b4608d81b1ba594d72c92aa6a  
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 2940: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0xb7dd90546d2b852a2edcc97ef795cdffa89802517eab352144368a644be444fb01f90f460f968b4994318a07377326234160a67b4608d81b1ba594d72c92aa6a  
# UVM_INFO ../lib/units/cache_cov_cdreq.svh(58) @ 2940: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=FILL_INV_BLK  ST=INVALID  IDX=0x1  WAY=0x0  cdreq_op=CDREQ_RD  cdreq_addr=0x401  cdreq_data=0x0  sdreq_op=SDREQ_RD  sdreq_addr=0x401  sdreq_data=0x0  sursp_rsp=SURSP_FETCH  sursp_data=0xb7dd90546d2b852a2edcc97ef795cdffa89802517eab352144368a644be444fb01f90f460f968b4994318a07377326234160a67b4608d81b1ba594d72c92aa6a  cursp_rsp=CURSP_OKAY  cursp_data=0xb7dd90546d2b852a2edcc97ef795cdffa89802517eab352144368a644be444fb01f90f460f968b4994318a07377326234160a67b4608d81b1ba594d72c92aa6a  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 2950: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(241) @ 2950: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=EXCLUSIVE <-- INVALID  TAG=0x4(remain)  DATA=0xb7dd90546d2b852a2edcc97ef795cdffa89802517eab352144368a644be444fb01f90f460f968b4994318a07377326234160a67b4608d81b1ba594d72c92aa6a <-- 0x7a676005f866c16584b5762f04ef3d18310d98be8b532f192318c8ff2d87aecf57265f83e16682ad2d9515798489584af307e499c25b5a0121f67f7d39c2eb82  EVICT_WAY=0x0(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(246) @ 2950: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(311) @ 2970: uvm_test_top.env.sb [SB] --------------------  SUREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(312) @ 2970: uvm_test_top.env.sb [REC_SUREQ] Request: OP=SUREQ_RD  ADDR=0x401  LOOKUP=HIT  Access to IDX=0x1  WAY=0x0  ST=EXCLUSIVE  TAG=0x4  DAT=0xb7dd90546d2b852a2edcc97ef795cdffa89802517eab352144368a644be444fb01f90f460f968b4994318a07377326234160a67b4608d81b1ba594d72c92aa6a
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 3040: uvm_test_top.env.sb [SB] Type_xfr=SDRSP_XFR  sdrsp_rsp=SDRSP_OKAY  sdrsp_data=0xb7dd90546d2b852a2edcc97ef795cdffa89802517eab352144368a644be444fb01f90f460f968b4994318a07377326234160a67b4608d81b1ba594d72c92aa6a  
# UVM_INFO ../lib/units/cache_cov_sureq.svh(45) @ 3040: uvm_test_top.env.cov.cov_sureq [COV_CDREQ] sample SUREQ transaction: Type_xfr=SNP_TXN  Type=SNP_REQ  Lookup=HIT  ST=EXCLUSIVE  IDX=0x1  WAY=0x0  sureq_op=SUREQ_RD  sureq_addr=0x401  cureq_op=  cureq_addr=0xx  cdrsp_rsp=  cdrsp_data=0xx  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  sdrsp_rsp=SDRSP_OKAY  sdrsp_data=0xb7dd90546d2b852a2edcc97ef795cdffa89802517eab352144368a644be444fb01f90f460f968b4994318a07377326234160a67b4608d81b1ba594d72c92aa6a  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 3050: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(430) @ 3050: uvm_test_top.env.sb [PASS_SUREQ] Report: ST: SHARED <-- EXCLUSIVE  TAG: 0x4(remain)  DATA: 0xb7dd90546d2b852a2edcc97ef795cdffa89802517eab352144368a644be444fb01f90f460f968b4994318a07377326234160a67b4608d81b1ba594d72c92aa6a(remain)  EVICT_WAY=0x0(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(435) @ 3050: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(116) @ 3070: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(117) @ 3070: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_MD  ADDR=0x401  DAT=0x0  Lookup=HIT  Access to: IDX=0x1  WAY=0x0  ST=SHARED  TAG=0x4  DAT=0xb7dd90546d2b852a2edcc97ef795cdffa89802517eab352144368a644be444fb01f90f460f968b4994318a07377326234160a67b4608d81b1ba594d72c92aa6a
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 3120: uvm_test_top.env.sb [SB] Type_xfr=SDREQ_XFR  sdreq_op=SDREQ_INV  sdreq_addr=0x401  sdreq_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 3180: uvm_test_top.env.sb [SB] Type_xfr=SURSP_XFR  sursp_rsp=SURSP_OKAY  sursp_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 3220: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0x0  
# UVM_INFO ../lib/units/cache_cov_cdreq.svh(58) @ 3220: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=HIT  ST=SHARED  IDX=0x1  WAY=0x0  cdreq_op=CDREQ_MD  cdreq_addr=0x401  cdreq_data=0x0  sdreq_op=SDREQ_INV  sdreq_addr=0x401  sdreq_data=0x0  sursp_rsp=SURSP_OKAY  sursp_data=0x0  cursp_rsp=CURSP_OKAY  cursp_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 3230: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(241) @ 3230: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=MIGRATED <-- SHARED  TAG=0x4(remain)  DATA=0xb7dd90546d2b852a2edcc97ef795cdffa89802517eab352144368a644be444fb01f90f460f968b4994318a07377326234160a67b4608d81b1ba594d72c92aa6a(remain)  EVICT_WAY=0x0(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(246) @ 3230: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(116) @ 3250: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(117) @ 3250: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_WB  ADDR=0x401  DAT=0xe13c00de75d3ad7d3a88119f9dc4a8ecb8f173688826d7c491e554a5a9e809484f3882373f1942f4f260b988196898cef6a08adb74664b93c843448c62cfd3d0  Lookup=HIT  Access to: IDX=0x1  WAY=0x0  ST=MIGRATED  TAG=0x4  DAT=0xb7dd90546d2b852a2edcc97ef795cdffa89802517eab352144368a644be444fb01f90f460f968b4994318a07377326234160a67b4608d81b1ba594d72c92aa6a
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 3310: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0x0  
# UVM_INFO ../lib/units/cache_cov_cdreq.svh(58) @ 3310: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=HIT  ST=MIGRATED  IDX=0x1  WAY=0x0  cdreq_op=CDREQ_WB  cdreq_addr=0x401  cdreq_data=0xe13c00de75d3ad7d3a88119f9dc4a8ecb8f173688826d7c491e554a5a9e809484f3882373f1942f4f260b988196898cef6a08adb74664b93c843448c62cfd3d0  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  cursp_rsp=CURSP_OKAY  cursp_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 3320: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(241) @ 3320: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=MODIFIED <-- MIGRATED  TAG=0x4(remain)  DATA=0xe13c00de75d3ad7d3a88119f9dc4a8ecb8f173688826d7c491e554a5a9e809484f3882373f1942f4f260b988196898cef6a08adb74664b93c843448c62cfd3d0 <-- 0xb7dd90546d2b852a2edcc97ef795cdffa89802517eab352144368a644be444fb01f90f460f968b4994318a07377326234160a67b4608d81b1ba594d72c92aa6a  EVICT_WAY=0x0(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(246) @ 3320: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(116) @ 3340: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(117) @ 3340: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_RFO  ADDR=0x401  DAT=0x0  Lookup=HIT  Access to: IDX=0x1  WAY=0x0  ST=MODIFIED  TAG=0x4  DAT=0xe13c00de75d3ad7d3a88119f9dc4a8ecb8f173688826d7c491e554a5a9e809484f3882373f1942f4f260b988196898cef6a08adb74664b93c843448c62cfd3d0
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 3410: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0xe13c00de75d3ad7d3a88119f9dc4a8ecb8f173688826d7c491e554a5a9e809484f3882373f1942f4f260b988196898cef6a08adb74664b93c843448c62cfd3d0  
# UVM_INFO ../lib/units/cache_cov_cdreq.svh(58) @ 3410: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=HIT  ST=MODIFIED  IDX=0x1  WAY=0x0  cdreq_op=CDREQ_RFO  cdreq_addr=0x401  cdreq_data=0x0  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  cursp_rsp=CURSP_OKAY  cursp_data=0xe13c00de75d3ad7d3a88119f9dc4a8ecb8f173688826d7c491e554a5a9e809484f3882373f1942f4f260b988196898cef6a08adb74664b93c843448c62cfd3d0  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 3420: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(241) @ 3420: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=MIGRATED <-- MODIFIED  TAG=0x4(remain)  DATA=0xe13c00de75d3ad7d3a88119f9dc4a8ecb8f173688826d7c491e554a5a9e809484f3882373f1942f4f260b988196898cef6a08adb74664b93c843448c62cfd3d0(remain)  EVICT_WAY=0x0(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(246) @ 3420: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(116) @ 3440: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(117) @ 3440: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_WB  ADDR=0x401  DAT=0xdeaae86b2683bdb1b2276aab718c6aff590268b7e5a9c7962d0093c2e80d5b618d43ab528c6f4161f136e9e6fdeebc1ca84f6d7f38e1aff30be4daa4e0f0e220  Lookup=HIT  Access to: IDX=0x1  WAY=0x0  ST=MIGRATED  TAG=0x4  DAT=0xe13c00de75d3ad7d3a88119f9dc4a8ecb8f173688826d7c491e554a5a9e809484f3882373f1942f4f260b988196898cef6a08adb74664b93c843448c62cfd3d0
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 3470: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0x0  
# UVM_INFO ../lib/units/cache_cov_cdreq.svh(58) @ 3470: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=HIT  ST=MIGRATED  IDX=0x1  WAY=0x0  cdreq_op=CDREQ_WB  cdreq_addr=0x401  cdreq_data=0xdeaae86b2683bdb1b2276aab718c6aff590268b7e5a9c7962d0093c2e80d5b618d43ab528c6f4161f136e9e6fdeebc1ca84f6d7f38e1aff30be4daa4e0f0e220  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  cursp_rsp=CURSP_OKAY  cursp_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 3480: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(241) @ 3480: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=MODIFIED <-- MIGRATED  TAG=0x4(remain)  DATA=0xdeaae86b2683bdb1b2276aab718c6aff590268b7e5a9c7962d0093c2e80d5b618d43ab528c6f4161f136e9e6fdeebc1ca84f6d7f38e1aff30be4daa4e0f0e220 <-- 0xe13c00de75d3ad7d3a88119f9dc4a8ecb8f173688826d7c491e554a5a9e809484f3882373f1942f4f260b988196898cef6a08adb74664b93c843448c62cfd3d0  EVICT_WAY=0x0(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(246) @ 3480: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(311) @ 3500: uvm_test_top.env.sb [SB] --------------------  SUREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(312) @ 3500: uvm_test_top.env.sb [REC_SUREQ] Request: OP=SUREQ_RFO  ADDR=0x401  LOOKUP=HIT  Access to IDX=0x1  WAY=0x0  ST=MODIFIED  TAG=0x4  DAT=0xdeaae86b2683bdb1b2276aab718c6aff590268b7e5a9c7962d0093c2e80d5b618d43ab528c6f4161f136e9e6fdeebc1ca84f6d7f38e1aff30be4daa4e0f0e220
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 3520: uvm_test_top.env.sb [SB] Type_xfr=CUREQ_XFR  cureq_op=CUREQ_INV  cureq_addr=0x401  
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 3580: uvm_test_top.env.sb [SB] Type_xfr=CDRSP_XFR  cdrsp_rsp=CDRSP_OKAY  cdrsp_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 3620: uvm_test_top.env.sb [SB] Type_xfr=SDREQ_XFR  sdreq_op=SDREQ_WB  sdreq_addr=0x401  sdreq_data=0xdeaae86b2683bdb1b2276aab718c6aff590268b7e5a9c7962d0093c2e80d5b618d43ab528c6f4161f136e9e6fdeebc1ca84f6d7f38e1aff30be4daa4e0f0e220  
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 3670: uvm_test_top.env.sb [SB] Type_xfr=SURSP_XFR  sursp_rsp=SURSP_OKAY  sursp_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 3710: uvm_test_top.env.sb [SB] Type_xfr=SDRSP_XFR  sdrsp_rsp=SDRSP_OKAY  sdrsp_data=0xdeaae86b2683bdb1b2276aab718c6aff590268b7e5a9c7962d0093c2e80d5b618d43ab528c6f4161f136e9e6fdeebc1ca84f6d7f38e1aff30be4daa4e0f0e220  
# UVM_INFO ../lib/units/cache_cov_sureq.svh(45) @ 3710: uvm_test_top.env.cov.cov_sureq [COV_CDREQ] sample SUREQ transaction: Type_xfr=SNP_TXN  Type=SNP_REQ  Lookup=HIT  ST=MODIFIED  IDX=0x1  WAY=0x0  sureq_op=SUREQ_RFO  sureq_addr=0x401  cureq_op=CUREQ_INV  cureq_addr=0x401  cdrsp_rsp=CDRSP_OKAY  cdrsp_data=0x0  sdreq_op=SDREQ_WB  sdreq_addr=0x401  sdreq_data=0xdeaae86b2683bdb1b2276aab718c6aff590268b7e5a9c7962d0093c2e80d5b618d43ab528c6f4161f136e9e6fdeebc1ca84f6d7f38e1aff30be4daa4e0f0e220  sursp_rsp=SURSP_OKAY  sursp_data=0x0  sdrsp_rsp=SDRSP_OKAY  sdrsp_data=0xdeaae86b2683bdb1b2276aab718c6aff590268b7e5a9c7962d0093c2e80d5b618d43ab528c6f4161f136e9e6fdeebc1ca84f6d7f38e1aff30be4daa4e0f0e220  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 3720: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(430) @ 3720: uvm_test_top.env.sb [PASS_SUREQ] Report: ST: INVALID <-- MODIFIED  TAG: 0x4(remain)  DATA: 0xdeaae86b2683bdb1b2276aab718c6aff590268b7e5a9c7962d0093c2e80d5b618d43ab528c6f4161f136e9e6fdeebc1ca84f6d7f38e1aff30be4daa4e0f0e220(remain)  EVICT_WAY=0x0(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(435) @ 3720: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(311) @ 3740: uvm_test_top.env.sb [SB] --------------------  SUREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(312) @ 3740: uvm_test_top.env.sb [REC_SUREQ] Request: OP=SUREQ_RD  ADDR=0x401  LOOKUP=SNP_MISS  Access to IDX=0x1  WAY=0x0  ST=INVALID  TAG=0x0  DAT=0x0
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 3770: uvm_test_top.env.sb [SB] Type_xfr=SDRSP_XFR  sdrsp_rsp=SDRSP_INVALID  sdrsp_data=0x0  
# UVM_INFO ../lib/units/cache_cov_sureq.svh(45) @ 3770: uvm_test_top.env.cov.cov_sureq [COV_CDREQ] sample SUREQ transaction: Type_xfr=SNP_TXN  Type=SNP_REQ  Lookup=SNP_MISS  ST=INVALID  IDX=0x1  WAY=0x0  sureq_op=SUREQ_RD  sureq_addr=0x401  cureq_op=  cureq_addr=0xx  cdrsp_rsp=  cdrsp_data=0xx  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  sdrsp_rsp=SDRSP_INVALID  sdrsp_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 3780: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(430) @ 3780: uvm_test_top.env.sb [PASS_SUREQ] Report: memory remain, no change
# UVM_INFO ../lib/units/cache_sb.svh(435) @ 3780: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(311) @ 3800: uvm_test_top.env.sb [SB] --------------------  SUREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(312) @ 3800: uvm_test_top.env.sb [REC_SUREQ] Request: OP=SUREQ_RFO  ADDR=0x401  LOOKUP=SNP_MISS  Access to IDX=0x1  WAY=0x0  ST=INVALID  TAG=0x0  DAT=0x0
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 3820: uvm_test_top.env.sb [SB] Type_xfr=SDRSP_XFR  sdrsp_rsp=SDRSP_INVALID  sdrsp_data=0x0  
# UVM_INFO ../lib/units/cache_cov_sureq.svh(45) @ 3820: uvm_test_top.env.cov.cov_sureq [COV_CDREQ] sample SUREQ transaction: Type_xfr=SNP_TXN  Type=SNP_REQ  Lookup=SNP_MISS  ST=INVALID  IDX=0x1  WAY=0x0  sureq_op=SUREQ_RFO  sureq_addr=0x401  cureq_op=  cureq_addr=0xx  cdrsp_rsp=  cdrsp_data=0xx  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  sdrsp_rsp=SDRSP_INVALID  sdrsp_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 3830: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(430) @ 3830: uvm_test_top.env.sb [PASS_SUREQ] Report: memory remain, no change
# UVM_INFO ../lib/units/cache_sb.svh(435) @ 3830: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(311) @ 3850: uvm_test_top.env.sb [SB] --------------------  SUREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(312) @ 3850: uvm_test_top.env.sb [REC_SUREQ] Request: OP=SUREQ_INV  ADDR=0x401  LOOKUP=SNP_MISS  Access to IDX=0x1  WAY=0x0  ST=INVALID  TAG=0x0  DAT=0x0
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 3900: uvm_test_top.env.sb [SB] Type_xfr=SDRSP_XFR  sdrsp_rsp=SDRSP_INVALID  sdrsp_data=0x0  
# UVM_INFO ../lib/units/cache_cov_sureq.svh(45) @ 3900: uvm_test_top.env.cov.cov_sureq [COV_CDREQ] sample SUREQ transaction: Type_xfr=SNP_TXN  Type=SNP_REQ  Lookup=SNP_MISS  ST=INVALID  IDX=0x1  WAY=0x0  sureq_op=SUREQ_INV  sureq_addr=0x401  cureq_op=  cureq_addr=0xx  cdrsp_rsp=  cdrsp_data=0xx  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  sdrsp_rsp=SDRSP_INVALID  sdrsp_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 3910: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(430) @ 3910: uvm_test_top.env.sb [PASS_SUREQ] Report: memory remain, no change
# UVM_INFO ../lib/units/cache_sb.svh(435) @ 3910: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(116) @ 3930: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(117) @ 3930: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_RD  ADDR=0x401  DAT=0x0  Lookup=FILL_INV_BLK  Access to: IDX=0x1  WAY=0x0  ST=INVALID  TAG=0x4  DAT=0xdeaae86b2683bdb1b2276aab718c6aff590268b7e5a9c7962d0093c2e80d5b618d43ab528c6f4161f136e9e6fdeebc1ca84f6d7f38e1aff30be4daa4e0f0e220
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 4000: uvm_test_top.env.sb [SB] Type_xfr=SDREQ_XFR  sdreq_op=SDREQ_RD  sdreq_addr=0x401  sdreq_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 4050: uvm_test_top.env.sb [SB] Type_xfr=SURSP_XFR  sursp_rsp=SURSP_FETCH  sursp_data=0xa61fe5438450a73e467a17df3f308fa0cf31a37420f9d365363b0720db25dfec2613c9dc0e5eca22603bc3bcd45494f1e133af9dff1819f8cdf5450ad48a3c6d  
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 4110: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0xa61fe5438450a73e467a17df3f308fa0cf31a37420f9d365363b0720db25dfec2613c9dc0e5eca22603bc3bcd45494f1e133af9dff1819f8cdf5450ad48a3c6d  
# UVM_INFO ../lib/units/cache_cov_cdreq.svh(58) @ 4110: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=FILL_INV_BLK  ST=INVALID  IDX=0x1  WAY=0x0  cdreq_op=CDREQ_RD  cdreq_addr=0x401  cdreq_data=0x0  sdreq_op=SDREQ_RD  sdreq_addr=0x401  sdreq_data=0x0  sursp_rsp=SURSP_FETCH  sursp_data=0xa61fe5438450a73e467a17df3f308fa0cf31a37420f9d365363b0720db25dfec2613c9dc0e5eca22603bc3bcd45494f1e133af9dff1819f8cdf5450ad48a3c6d  cursp_rsp=CURSP_OKAY  cursp_data=0xa61fe5438450a73e467a17df3f308fa0cf31a37420f9d365363b0720db25dfec2613c9dc0e5eca22603bc3bcd45494f1e133af9dff1819f8cdf5450ad48a3c6d  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 4120: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(241) @ 4120: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=EXCLUSIVE <-- INVALID  TAG=0x4(remain)  DATA=0xa61fe5438450a73e467a17df3f308fa0cf31a37420f9d365363b0720db25dfec2613c9dc0e5eca22603bc3bcd45494f1e133af9dff1819f8cdf5450ad48a3c6d <-- 0xdeaae86b2683bdb1b2276aab718c6aff590268b7e5a9c7962d0093c2e80d5b618d43ab528c6f4161f136e9e6fdeebc1ca84f6d7f38e1aff30be4daa4e0f0e220  EVICT_WAY=0x0(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(246) @ 4120: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(116) @ 4140: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(117) @ 4140: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_MD  ADDR=0x401  DAT=0x0  Lookup=HIT  Access to: IDX=0x1  WAY=0x0  ST=EXCLUSIVE  TAG=0x4  DAT=0xa61fe5438450a73e467a17df3f308fa0cf31a37420f9d365363b0720db25dfec2613c9dc0e5eca22603bc3bcd45494f1e133af9dff1819f8cdf5450ad48a3c6d
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 4160: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0x0  
# UVM_INFO ../lib/units/cache_cov_cdreq.svh(58) @ 4160: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=HIT  ST=EXCLUSIVE  IDX=0x1  WAY=0x0  cdreq_op=CDREQ_MD  cdreq_addr=0x401  cdreq_data=0x0  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  cursp_rsp=CURSP_OKAY  cursp_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 4170: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(241) @ 4170: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=MIGRATED <-- EXCLUSIVE  TAG=0x4(remain)  DATA=0xa61fe5438450a73e467a17df3f308fa0cf31a37420f9d365363b0720db25dfec2613c9dc0e5eca22603bc3bcd45494f1e133af9dff1819f8cdf5450ad48a3c6d(remain)  EVICT_WAY=0x0(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(246) @ 4170: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(116) @ 4190: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(117) @ 4190: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_WB  ADDR=0x401  DAT=0x6667d20b6c58cbc611dfe48c7dede562e66cc65eb12ba3a53b35a469bd20173fdda5f7ce62ffdbae775bb5a99acd83bb0d17ddcc85042c5c4f8327b8e74d5bb7  Lookup=HIT  Access to: IDX=0x1  WAY=0x0  ST=MIGRATED  TAG=0x4  DAT=0xa61fe5438450a73e467a17df3f308fa0cf31a37420f9d365363b0720db25dfec2613c9dc0e5eca22603bc3bcd45494f1e133af9dff1819f8cdf5450ad48a3c6d
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 4240: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0x0  
# UVM_INFO ../lib/units/cache_cov_cdreq.svh(58) @ 4240: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=HIT  ST=MIGRATED  IDX=0x1  WAY=0x0  cdreq_op=CDREQ_WB  cdreq_addr=0x401  cdreq_data=0x6667d20b6c58cbc611dfe48c7dede562e66cc65eb12ba3a53b35a469bd20173fdda5f7ce62ffdbae775bb5a99acd83bb0d17ddcc85042c5c4f8327b8e74d5bb7  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  cursp_rsp=CURSP_OKAY  cursp_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 4250: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(241) @ 4250: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=MODIFIED <-- MIGRATED  TAG=0x4(remain)  DATA=0x6667d20b6c58cbc611dfe48c7dede562e66cc65eb12ba3a53b35a469bd20173fdda5f7ce62ffdbae775bb5a99acd83bb0d17ddcc85042c5c4f8327b8e74d5bb7 <-- 0xa61fe5438450a73e467a17df3f308fa0cf31a37420f9d365363b0720db25dfec2613c9dc0e5eca22603bc3bcd45494f1e133af9dff1819f8cdf5450ad48a3c6d  EVICT_WAY=0x0(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(246) @ 4250: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(311) @ 4270: uvm_test_top.env.sb [SB] --------------------  SUREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(312) @ 4270: uvm_test_top.env.sb [REC_SUREQ] Request: OP=SUREQ_RD  ADDR=0x401  LOOKUP=HIT  Access to IDX=0x1  WAY=0x0  ST=MODIFIED  TAG=0x4  DAT=0x6667d20b6c58cbc611dfe48c7dede562e66cc65eb12ba3a53b35a469bd20173fdda5f7ce62ffdbae775bb5a99acd83bb0d17ddcc85042c5c4f8327b8e74d5bb7
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 4300: uvm_test_top.env.sb [SB] Type_xfr=SDREQ_XFR  sdreq_op=SDREQ_WB  sdreq_addr=0x401  sdreq_data=0x6667d20b6c58cbc611dfe48c7dede562e66cc65eb12ba3a53b35a469bd20173fdda5f7ce62ffdbae775bb5a99acd83bb0d17ddcc85042c5c4f8327b8e74d5bb7  
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 4350: uvm_test_top.env.sb [SB] Type_xfr=SURSP_XFR  sursp_rsp=SURSP_OKAY  sursp_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 4400: uvm_test_top.env.sb [SB] Type_xfr=SDRSP_XFR  sdrsp_rsp=SDRSP_OKAY  sdrsp_data=0x6667d20b6c58cbc611dfe48c7dede562e66cc65eb12ba3a53b35a469bd20173fdda5f7ce62ffdbae775bb5a99acd83bb0d17ddcc85042c5c4f8327b8e74d5bb7  
# UVM_INFO ../lib/units/cache_cov_sureq.svh(45) @ 4400: uvm_test_top.env.cov.cov_sureq [COV_CDREQ] sample SUREQ transaction: Type_xfr=SNP_TXN  Type=SNP_REQ  Lookup=HIT  ST=MODIFIED  IDX=0x1  WAY=0x0  sureq_op=SUREQ_RD  sureq_addr=0x401  cureq_op=  cureq_addr=0xx  cdrsp_rsp=  cdrsp_data=0xx  sdreq_op=SDREQ_WB  sdreq_addr=0x401  sdreq_data=0x6667d20b6c58cbc611dfe48c7dede562e66cc65eb12ba3a53b35a469bd20173fdda5f7ce62ffdbae775bb5a99acd83bb0d17ddcc85042c5c4f8327b8e74d5bb7  sursp_rsp=SURSP_OKAY  sursp_data=0x0  sdrsp_rsp=SDRSP_OKAY  sdrsp_data=0x6667d20b6c58cbc611dfe48c7dede562e66cc65eb12ba3a53b35a469bd20173fdda5f7ce62ffdbae775bb5a99acd83bb0d17ddcc85042c5c4f8327b8e74d5bb7  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 4410: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(430) @ 4410: uvm_test_top.env.sb [PASS_SUREQ] Report: ST: SHARED <-- MODIFIED  TAG: 0x4(remain)  DATA: 0x6667d20b6c58cbc611dfe48c7dede562e66cc65eb12ba3a53b35a469bd20173fdda5f7ce62ffdbae775bb5a99acd83bb0d17ddcc85042c5c4f8327b8e74d5bb7(remain)  EVICT_WAY=0x0(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(435) @ 4410: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO .\\tests\cache_base_test.svh(72) @ 4455: uvm_test_top [mesi_test_c] Complete test
# UVM_INFO ../lib/units/cache_sb_base.svh(153) @ 4455: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at all blocks
# UVM_INFO ../lib/units/cache_cov_cdreq.svh(78) @ 4455: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] CG_CDREQ_OP_COV=100.000000
# UVM_INFO ../lib/units/cache_cov_sureq.svh(64) @ 4455: uvm_test_top.env.cov.cov_sureq [COV_CDREQ] CG_SUREQ_OP_COV=100.000000
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :  283
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [CACHE]     1
# [COV_CDREQ]    35
# [PASS_CDREQ]    20
# [PASS_SUREQ]    13
# [Questa UVM]     2
# [REC_CDREQ]    20
# [REC_SUREQ]    13
# [RNTST]     1
# [SB]   175
# [UVMTOP]     1
# [mesi_test_c]     2
# ** Note: $finish    : E:/questaSim/main/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 4455 ns  Iteration: 97  Instance: /cache_mem_tb_top
# Saving coverage database on exit...
# End time: 22:15:34 on Jun 22,2025, Elapsed time: 0:00:06
# Errors: 0, Warnings: 61
sed 's/^#//' run_dir/mesi_test_c.log > tmp.log && mv tmp.log run_dir/mesi_test_c.log
sed -i '/  log -r \/\\*/d' run_dir/mesi_test_c.log
mkdir -p run_dir wave_dir cov_metrics
vlib work
** Warning: (vlib-34) Library already exists at "work".
vlib work.uvm_pkg
** Warning: (vlib-34) Library already exists at "work.uvm_pkg".
vlog -sv +incdir+../../ext/uvm-core-2020.3.1/src -work work.uvm_pkg ../../ext/uvm-core-2020.3.1/src/uvm_pkg.sv  +define+THESIS_REPL
QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
Start time: 22:15:35 on Jun 22,2025
vlog -sv "+incdir+../../ext/uvm-core-2020.3.1/src" -work work.uvm_pkg ../../ext/uvm-core-2020.3.1/src/uvm_pkg.sv "+define+THESIS_REPL" 
-- Compiling package uvm_pkg

Top level modules:
	--none--
End time: 22:15:36 on Jun 22,2025, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vlog -sv -lint  +incdir+../../rtl +incdir+../../rtl/topchip  +incdir+../lib +incdir+../lib/agents +incdir+../lib/if +incdir+../lib/seqs +incdir+../lib/units +incdir+/tests +incdir+.//tb  ../../rtl/topchip/cache_def.sv ../../rtl/topchip/cache_pkg.sv ../../rtl/topchip/cache_mem.sv  ../lib/if/cache_if.sv ../lib/cache_units_pkg.sv .//tests/cache_tests_pkg.sv .//tb/cache_mem_tb_top.sv  +define+THESIS_REPL +define+HAS_SB -l run_dir/repl_test_c.log
QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
Start time: 22:15:36 on Jun 22,2025
vlog -sv -lint "+incdir+../../rtl" "+incdir+../../rtl/topchip" "+incdir+../lib" "+incdir+../lib/agents" "+incdir+../lib/if" "+incdir+../lib/seqs" "+incdir+../lib/units" "+incdir+/tests" "+incdir+.//tb" ../../rtl/topchip/cache_def.sv ../../rtl/topchip/cache_pkg.sv ../../rtl/topchip/cache_mem.sv ../lib/if/cache_if.sv ../lib/cache_units_pkg.sv .//tests/cache_tests_pkg.sv .//tb/cache_mem_tb_top.sv "+define+THESIS_REPL" "+define+HAS_SB" -l run_dir/repl_test_c.log 
-- Compiling package cache_pkg
-- Compiling package cache_mem_sv_unit
-- Importing package cache_pkg
-- Compiling module cache_mem
-- Compiling interface cache_if
-- Compiling package cache_units_pkg
-- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
** Note: (vlog-2286) ../lib/cache_units_pkg.sv(6): Using implicit +incdir+E:/questaSim/main/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
-- Compiling package cache_tests_pkg
-- Importing package cache_units_pkg
-- Compiling module cache_mem_tb_top
-- Importing package cache_tests_pkg

Top level modules:
	cache_mem_tb_top
End time: 22:15:37 on Jun 22,2025, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
vsim work.cache_mem_tb_top \
			+UVM_VERBOSITY=MEDIUM \
			+UVM_TESTNAME=repl_test_c \
			-sv_seed random \
			-coverage \
			-nodpiexports \
			-novopt \
			 \
			-wlf wave_dir/repl_test_c.wlf \
			-do " log -r /*; coverage save -onexit cov_metrics/repl_test_c.ucdb; run -all; quit -f;" \
			| tee -a run_dir/repl_test_c.log
Reading E:/questaSim/main/tcl/vsim/pref.tcl

# 10.6c

# vsim work.cache_mem_tb_top "+UVM_VERBOSITY=MEDIUM" "+UVM_TESTNAME=repl_test_c" -sv_seed random -coverage -nodpiexports -novopt -wlf wave_dir/repl_test_c.wlf -do " log -r /*; coverage save -onexit cov_metrics/repl_test_c.ucdb; run -all; quit -f;" 
# Start time: 22:15:38 on Jun 22,2025
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# //  Questa Sim-64
# //  Version 10.6c win64 Jul 26 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Refreshing F:/mobaxterm/home/hcmus/thesis/dv/env/work.cache_mem_tb_top
# Refreshing F:/mobaxterm/home/hcmus/thesis/dv/env/work.cache_pkg
# Loading sv_std.std
# Loading work.cache_pkg
# Refreshing F:/mobaxterm/home/hcmus/thesis/dv/env/work.cache_if
# Loading work.cache_if
# Refreshing F:/mobaxterm/home/hcmus/thesis/dv/env/work.cache_tests_pkg
# Refreshing F:/mobaxterm/home/hcmus/thesis/dv/env/work.cache_units_pkg
# Loading mtiUvm.uvm_pkg
# Loading work.cache_units_pkg
# Loading work.cache_tests_pkg
# Loading work.cache_mem_tb_top
# Refreshing F:/mobaxterm/home/hcmus/thesis/dv/env/work.cache_mem
# Refreshing F:/mobaxterm/home/hcmus/thesis/dv/env/work.cache_mem_sv_unit
# Loading work.cache_mem_sv_unit
# Loading work.cache_mem
# Loading mtiUvm.questa_uvm_pkg
# Loading E:/questaSim/main/uvm-1.1d\win64\uvm_dpi.dll
# ** Warning: (vsim-8634) Code was not compiled with coverage options.
# Sv_Seed = 503574646
#  log -r /*
#  coverage save -onexit cov_metrics/repl_test_c.ucdb
#  run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(286): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(286): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(287): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(287): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(288): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(288): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(289): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(289): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(291): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(291): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(292): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(292): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(293): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(293): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(294): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(294): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(396): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(396): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(396): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(396): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(398): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(399): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(400): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(401): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(406): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(407): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(548): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(557): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(564): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# hello from cache_mem_tb
# UVM_INFO @ 0: reporter [RNTST] Running test repl_test_c...
# ** Warning: (vsim-8315) ../../rtl/topchip/cache_mem.sv(387): No condition is true in the unique/priority if/case statement.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8315) ../../rtl/topchip/cache_mem.sv(377): No condition is true in the unique/priority if/case statement.
#    Time: 0 ns  Iteration: 0  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(557): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 1  Instance: /cache_mem_tb_top/dut
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ----------------------------------------------------------------
# Name                       Type                      Size  Value
# ----------------------------------------------------------------
# uvm_test_top               repl_test_c               -     @471 
#   env                      cache_env_c               -     @478 
#     agt                    cache_agt_c               -     @486 
#       drv                  cache_drv_c               -     @633 
#         req_port           uvm_blocking_put_port     -     @671 
#         rsp_imp            uvm_nonblocking_put_imp   -     @679 
#         rsp_port           uvm_analysis_port         -     @648 
#         seq_item_port      uvm_seq_item_pull_port    -     @640 
#       drv_bfm              cache_drv_bfm_c           -     @656 
#         req_imp            uvm_blocking_put_imp      -     @688 
#         rsp_port           uvm_nonblocking_put_port  -     @696 
#       mon                  cache_mon_c               -     @663 
#         lookup_a_imp       uvm_analysis_imp          -     @721 
#         txn_ap             uvm_analysis_port         -     @713 
#         xfr_ap             uvm_analysis_port         -     @705 
#       sqr                  cache_seqr_c              -     @524 
#         rsp_export         uvm_analysis_export       -     @531 
#         seq_item_export    uvm_seq_item_pull_imp     -     @625 
#         arbitration_queue  array                     0     -    
#         lock_queue         array                     0     -    
#         num_last_reqs      integral                  32    'd1  
#         num_last_rsps      integral                  32    'd1  
#     cov                    cache_cov_c               -     @500 
#       cov_cdreq            cache_cov_cdreq_c         -     @734 
#         txn_a_imp          uvm_analysis_imp          -     @748 
#       cov_sureq            cache_cov_sureq_c         -     @741 
#         txn_a_imp          uvm_analysis_imp          -     @756 
#       txn_a_imp            uvm_analysis_imp          -     @507 
#       txn_ap               uvm_analysis_port         -     @515 
#     sb                     cache_sb_c                -     @493 
#       cache                cache_model_c             -     @781 
#       m_lookup_ap          uvm_analysis_port         -     @773 
#       m_xfr_a_imp          uvm_analysis_imp          -     @765 
# ----------------------------------------------------------------
# 
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(396): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(396): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(396): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(396): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(398): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(399): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(400): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(401): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(406): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(407): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(557): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(291): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(291): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(292): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(292): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(293): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(293): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(294): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(294): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(286): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(286): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(287): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(287): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(288): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(288): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(289): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# ** Warning: (vsim-8233) ../../rtl/topchip/cache_mem.sv(289): Index xxxxxxxx into array dimension [0:255] is out of bounds.
#    Time: 0 ns  Iteration: 58  Instance: /cache_mem_tb_top/dut
# UVM_INFO .\\tests\cache_base_test.svh(57) @ 0: uvm_test_top [repl_test_c] Start test
# UVM_INFO ../lib/units/cache_sb.svh(61) @ 10: uvm_test_top.env.sb [SB] Reset is handling
# UVM_INFO ../lib/units/cache_model.svh(58) @ 10: uvm_test_top.env.sb.cache [CACHE] init cache occurred
# UVM_INFO ../lib/units/cache_sb.svh(73) @ 30: uvm_test_top.env.sb [SB] Reset has completed
# UVM_INFO ../lib/units/cache_sb.svh(116) @ 70: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(117) @ 70: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_RD  ADDR=0x1  DAT=0x0  Lookup=FILL_INV_BLK  Access to: IDX=0x1  WAY=0x0  ST=INVALID  TAG=0x0  DAT=0x0
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 140: uvm_test_top.env.sb [SB] Type_xfr=SDREQ_XFR  sdreq_op=SDREQ_RD  sdreq_addr=0x1  sdreq_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 180: uvm_test_top.env.sb [SB] Type_xfr=SURSP_XFR  sursp_rsp=SURSP_FETCH  sursp_data=0xa914cceceab92446da67a04ab4d09fca1547d05d914a2f01ac617e36cbc84d973a8dbe3387b80ed1691a00590403cf6ad3c28f3d2c66261d3d24ce83dc3afa7c  
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 200: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0xa914cceceab92446da67a04ab4d09fca1547d05d914a2f01ac617e36cbc84d973a8dbe3387b80ed1691a00590403cf6ad3c28f3d2c66261d3d24ce83dc3afa7c  
# UVM_INFO ../lib/units/cache_cov_cdreq.svh(58) @ 200: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=FILL_INV_BLK  ST=INVALID  IDX=0x1  WAY=0x0  cdreq_op=CDREQ_RD  cdreq_addr=0x1  cdreq_data=0x0  sdreq_op=SDREQ_RD  sdreq_addr=0x1  sdreq_data=0x0  sursp_rsp=SURSP_FETCH  sursp_data=0xa914cceceab92446da67a04ab4d09fca1547d05d914a2f01ac617e36cbc84d973a8dbe3387b80ed1691a00590403cf6ad3c28f3d2c66261d3d24ce83dc3afa7c  cursp_rsp=CURSP_OKAY  cursp_data=0xa914cceceab92446da67a04ab4d09fca1547d05d914a2f01ac617e36cbc84d973a8dbe3387b80ed1691a00590403cf6ad3c28f3d2c66261d3d24ce83dc3afa7c  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 210: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(241) @ 210: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=EXCLUSIVE <-- INVALID  TAG=0x0(remain)  DATA=0xa914cceceab92446da67a04ab4d09fca1547d05d914a2f01ac617e36cbc84d973a8dbe3387b80ed1691a00590403cf6ad3c28f3d2c66261d3d24ce83dc3afa7c <-- 0x0  EVICT_WAY=0x0(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(246) @ 210: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(116) @ 230: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(117) @ 230: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_RD  ADDR=0x101  DAT=0x0  Lookup=FILL_INV_BLK  Access to: IDX=0x1  WAY=0x1  ST=INVALID  TAG=0x0  DAT=0x0
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 300: uvm_test_top.env.sb [SB] Type_xfr=SDREQ_XFR  sdreq_op=SDREQ_RD  sdreq_addr=0x101  sdreq_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 350: uvm_test_top.env.sb [SB] Type_xfr=SURSP_XFR  sursp_rsp=SURSP_FETCH  sursp_data=0xb93cedf6ad41dcdd75277941e8902dd28ff36e22c3bab567cb354c86947a6e8b6314db10027febb82008970c867606a051d7ccdb001cb9bd279aebc38d2ab23b  
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 390: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0xb93cedf6ad41dcdd75277941e8902dd28ff36e22c3bab567cb354c86947a6e8b6314db10027febb82008970c867606a051d7ccdb001cb9bd279aebc38d2ab23b  
# UVM_INFO ../lib/units/cache_cov_cdreq.svh(58) @ 390: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=FILL_INV_BLK  ST=INVALID  IDX=0x1  WAY=0x1  cdreq_op=CDREQ_RD  cdreq_addr=0x101  cdreq_data=0x0  sdreq_op=SDREQ_RD  sdreq_addr=0x101  sdreq_data=0x0  sursp_rsp=SURSP_FETCH  sursp_data=0xb93cedf6ad41dcdd75277941e8902dd28ff36e22c3bab567cb354c86947a6e8b6314db10027febb82008970c867606a051d7ccdb001cb9bd279aebc38d2ab23b  cursp_rsp=CURSP_OKAY  cursp_data=0xb93cedf6ad41dcdd75277941e8902dd28ff36e22c3bab567cb354c86947a6e8b6314db10027febb82008970c867606a051d7ccdb001cb9bd279aebc38d2ab23b  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 400: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=1
# UVM_INFO ../lib/units/cache_sb.svh(241) @ 400: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=EXCLUSIVE <-- INVALID  TAG=0x1 <-- 0x0  DATA=0xb93cedf6ad41dcdd75277941e8902dd28ff36e22c3bab567cb354c86947a6e8b6314db10027febb82008970c867606a051d7ccdb001cb9bd279aebc38d2ab23b <-- 0x0  EVICT_WAY=0x0(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(246) @ 400: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(116) @ 420: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(117) @ 420: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_RD  ADDR=0x201  DAT=0x0  Lookup=FILL_INV_BLK  Access to: IDX=0x1  WAY=0x2  ST=INVALID  TAG=0x0  DAT=0x0
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 490: uvm_test_top.env.sb [SB] Type_xfr=SDREQ_XFR  sdreq_op=SDREQ_RD  sdreq_addr=0x201  sdreq_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 570: uvm_test_top.env.sb [SB] Type_xfr=SURSP_XFR  sursp_rsp=SURSP_FETCH  sursp_data=0xef3a9506b3b23653ec59502c62683af68c6884e98244b51ed3457f7d14e1ab2dcbf648ef7d18138acb80d22d511d936d724153622168ceb2e005cc26a0fe14e7  
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 620: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0xef3a9506b3b23653ec59502c62683af68c6884e98244b51ed3457f7d14e1ab2dcbf648ef7d18138acb80d22d511d936d724153622168ceb2e005cc26a0fe14e7  
# UVM_INFO ../lib/units/cache_cov_cdreq.svh(58) @ 620: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=FILL_INV_BLK  ST=INVALID  IDX=0x1  WAY=0x2  cdreq_op=CDREQ_RD  cdreq_addr=0x201  cdreq_data=0x0  sdreq_op=SDREQ_RD  sdreq_addr=0x201  sdreq_data=0x0  sursp_rsp=SURSP_FETCH  sursp_data=0xef3a9506b3b23653ec59502c62683af68c6884e98244b51ed3457f7d14e1ab2dcbf648ef7d18138acb80d22d511d936d724153622168ceb2e005cc26a0fe14e7  cursp_rsp=CURSP_OKAY  cursp_data=0xef3a9506b3b23653ec59502c62683af68c6884e98244b51ed3457f7d14e1ab2dcbf648ef7d18138acb80d22d511d936d724153622168ceb2e005cc26a0fe14e7  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 630: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=2
# UVM_INFO ../lib/units/cache_sb.svh(241) @ 630: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=EXCLUSIVE <-- INVALID  TAG=0x2 <-- 0x0  DATA=0xef3a9506b3b23653ec59502c62683af68c6884e98244b51ed3457f7d14e1ab2dcbf648ef7d18138acb80d22d511d936d724153622168ceb2e005cc26a0fe14e7 <-- 0x0  EVICT_WAY=0x0(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(246) @ 630: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(116) @ 650: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(117) @ 650: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_RD  ADDR=0x301  DAT=0x0  Lookup=FILL_INV_BLK  Access to: IDX=0x1  WAY=0x3  ST=INVALID  TAG=0x0  DAT=0x0
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 670: uvm_test_top.env.sb [SB] Type_xfr=SDREQ_XFR  sdreq_op=SDREQ_RD  sdreq_addr=0x301  sdreq_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 700: uvm_test_top.env.sb [SB] Type_xfr=SURSP_XFR  sursp_rsp=SURSP_FETCH  sursp_data=0xf2f1405e7f6bdf61d3354d73d7077480b090a1ccf83c13add6f44dc659d80556a6314c869f6003f63f7de9b9e6c8e7ba086a1931917232b30163b235fae59c49  
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 740: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0xf2f1405e7f6bdf61d3354d73d7077480b090a1ccf83c13add6f44dc659d80556a6314c869f6003f63f7de9b9e6c8e7ba086a1931917232b30163b235fae59c49  
# UVM_INFO ../lib/units/cache_cov_cdreq.svh(58) @ 740: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=FILL_INV_BLK  ST=INVALID  IDX=0x1  WAY=0x3  cdreq_op=CDREQ_RD  cdreq_addr=0x301  cdreq_data=0x0  sdreq_op=SDREQ_RD  sdreq_addr=0x301  sdreq_data=0x0  sursp_rsp=SURSP_FETCH  sursp_data=0xf2f1405e7f6bdf61d3354d73d7077480b090a1ccf83c13add6f44dc659d80556a6314c869f6003f63f7de9b9e6c8e7ba086a1931917232b30163b235fae59c49  cursp_rsp=CURSP_OKAY  cursp_data=0xf2f1405e7f6bdf61d3354d73d7077480b090a1ccf83c13add6f44dc659d80556a6314c869f6003f63f7de9b9e6c8e7ba086a1931917232b30163b235fae59c49  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 750: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=3
# UVM_INFO ../lib/units/cache_sb.svh(241) @ 750: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=EXCLUSIVE <-- INVALID  TAG=0x3 <-- 0x0  DATA=0xf2f1405e7f6bdf61d3354d73d7077480b090a1ccf83c13add6f44dc659d80556a6314c869f6003f63f7de9b9e6c8e7ba086a1931917232b30163b235fae59c49 <-- 0x0  EVICT_WAY=0x0(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(246) @ 750: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(116) @ 770: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(117) @ 770: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_RD  ADDR=0x1  DAT=0x0  Lookup=HIT  Access to: IDX=0x1  WAY=0x0  ST=EXCLUSIVE  TAG=0x0  DAT=0xa914cceceab92446da67a04ab4d09fca1547d05d914a2f01ac617e36cbc84d973a8dbe3387b80ed1691a00590403cf6ad3c28f3d2c66261d3d24ce83dc3afa7c
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 820: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0xa914cceceab92446da67a04ab4d09fca1547d05d914a2f01ac617e36cbc84d973a8dbe3387b80ed1691a00590403cf6ad3c28f3d2c66261d3d24ce83dc3afa7c  
# UVM_INFO ../lib/units/cache_cov_cdreq.svh(58) @ 820: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=HIT  ST=EXCLUSIVE  IDX=0x1  WAY=0x0  cdreq_op=CDREQ_RD  cdreq_addr=0x1  cdreq_data=0x0  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  cursp_rsp=CURSP_OKAY  cursp_data=0xa914cceceab92446da67a04ab4d09fca1547d05d914a2f01ac617e36cbc84d973a8dbe3387b80ed1691a00590403cf6ad3c28f3d2c66261d3d24ce83dc3afa7c  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 830: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(241) @ 830: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=EXCLUSIVE(remain)  TAG=0x0(remain)  DATA=0xa914cceceab92446da67a04ab4d09fca1547d05d914a2f01ac617e36cbc84d973a8dbe3387b80ed1691a00590403cf6ad3c28f3d2c66261d3d24ce83dc3afa7c(remain)  EVICT_WAY=0x0(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(246) @ 830: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(116) @ 850: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(117) @ 850: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_RD  ADDR=0x101  DAT=0x0  Lookup=HIT  Access to: IDX=0x1  WAY=0x1  ST=EXCLUSIVE  TAG=0x1  DAT=0xb93cedf6ad41dcdd75277941e8902dd28ff36e22c3bab567cb354c86947a6e8b6314db10027febb82008970c867606a051d7ccdb001cb9bd279aebc38d2ab23b
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 870: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0xb93cedf6ad41dcdd75277941e8902dd28ff36e22c3bab567cb354c86947a6e8b6314db10027febb82008970c867606a051d7ccdb001cb9bd279aebc38d2ab23b  
# UVM_INFO ../lib/units/cache_cov_cdreq.svh(58) @ 870: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=HIT  ST=EXCLUSIVE  IDX=0x1  WAY=0x1  cdreq_op=CDREQ_RD  cdreq_addr=0x101  cdreq_data=0x0  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  cursp_rsp=CURSP_OKAY  cursp_data=0xb93cedf6ad41dcdd75277941e8902dd28ff36e22c3bab567cb354c86947a6e8b6314db10027febb82008970c867606a051d7ccdb001cb9bd279aebc38d2ab23b  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 880: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=1
# UVM_INFO ../lib/units/cache_sb.svh(241) @ 880: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=EXCLUSIVE(remain)  TAG=0x1(remain)  DATA=0xb93cedf6ad41dcdd75277941e8902dd28ff36e22c3bab567cb354c86947a6e8b6314db10027febb82008970c867606a051d7ccdb001cb9bd279aebc38d2ab23b(remain)  EVICT_WAY=0x0(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(246) @ 880: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(116) @ 900: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(117) @ 900: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_RD  ADDR=0x201  DAT=0x0  Lookup=HIT  Access to: IDX=0x1  WAY=0x2  ST=EXCLUSIVE  TAG=0x2  DAT=0xef3a9506b3b23653ec59502c62683af68c6884e98244b51ed3457f7d14e1ab2dcbf648ef7d18138acb80d22d511d936d724153622168ceb2e005cc26a0fe14e7
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 970: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0xef3a9506b3b23653ec59502c62683af68c6884e98244b51ed3457f7d14e1ab2dcbf648ef7d18138acb80d22d511d936d724153622168ceb2e005cc26a0fe14e7  
# UVM_INFO ../lib/units/cache_cov_cdreq.svh(58) @ 970: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=HIT  ST=EXCLUSIVE  IDX=0x1  WAY=0x2  cdreq_op=CDREQ_RD  cdreq_addr=0x201  cdreq_data=0x0  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  cursp_rsp=CURSP_OKAY  cursp_data=0xef3a9506b3b23653ec59502c62683af68c6884e98244b51ed3457f7d14e1ab2dcbf648ef7d18138acb80d22d511d936d724153622168ceb2e005cc26a0fe14e7  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 980: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=2
# UVM_INFO ../lib/units/cache_sb.svh(241) @ 980: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=EXCLUSIVE(remain)  TAG=0x2(remain)  DATA=0xef3a9506b3b23653ec59502c62683af68c6884e98244b51ed3457f7d14e1ab2dcbf648ef7d18138acb80d22d511d936d724153622168ceb2e005cc26a0fe14e7(remain)  EVICT_WAY=0x0(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(246) @ 980: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(116) @ 1000: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(117) @ 1000: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_RD  ADDR=0x301  DAT=0x0  Lookup=HIT  Access to: IDX=0x1  WAY=0x3  ST=EXCLUSIVE  TAG=0x3  DAT=0xf2f1405e7f6bdf61d3354d73d7077480b090a1ccf83c13add6f44dc659d80556a6314c869f6003f63f7de9b9e6c8e7ba086a1931917232b30163b235fae59c49
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 1050: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0xf2f1405e7f6bdf61d3354d73d7077480b090a1ccf83c13add6f44dc659d80556a6314c869f6003f63f7de9b9e6c8e7ba086a1931917232b30163b235fae59c49  
# UVM_INFO ../lib/units/cache_cov_cdreq.svh(58) @ 1050: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=HIT  ST=EXCLUSIVE  IDX=0x1  WAY=0x3  cdreq_op=CDREQ_RD  cdreq_addr=0x301  cdreq_data=0x0  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  cursp_rsp=CURSP_OKAY  cursp_data=0xf2f1405e7f6bdf61d3354d73d7077480b090a1ccf83c13add6f44dc659d80556a6314c869f6003f63f7de9b9e6c8e7ba086a1931917232b30163b235fae59c49  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 1060: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=3
# UVM_INFO ../lib/units/cache_sb.svh(241) @ 1060: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=EXCLUSIVE(remain)  TAG=0x3(remain)  DATA=0xf2f1405e7f6bdf61d3354d73d7077480b090a1ccf83c13add6f44dc659d80556a6314c869f6003f63f7de9b9e6c8e7ba086a1931917232b30163b235fae59c49(remain)  EVICT_WAY=0x0(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(246) @ 1060: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(116) @ 1080: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(117) @ 1080: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_RD  ADDR=0x401  DAT=0x0  Lookup=EVICT_BLK  Access to: IDX=0x1  WAY=0x0  ST=EXCLUSIVE  TAG=0x0  DAT=0xa914cceceab92446da67a04ab4d09fca1547d05d914a2f01ac617e36cbc84d973a8dbe3387b80ed1691a00590403cf6ad3c28f3d2c66261d3d24ce83dc3afa7c
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 1150: uvm_test_top.env.sb [SB] Type_xfr=SDREQ_XFR  sdreq_op=SDREQ_RD  sdreq_addr=0x401  sdreq_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 1200: uvm_test_top.env.sb [SB] Type_xfr=SURSP_XFR  sursp_rsp=SURSP_FETCH  sursp_data=0xfc8ce0b518d29f636d71265c04efaee62e0ee7bb31933cc41ce1b9a2cf66db37e01053aac4d9cac84386d468b4c24b1429f259fb95440ac0e28358dd3de1c82d  
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 1250: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0xfc8ce0b518d29f636d71265c04efaee62e0ee7bb31933cc41ce1b9a2cf66db37e01053aac4d9cac84386d468b4c24b1429f259fb95440ac0e28358dd3de1c82d  
# UVM_INFO ../lib/units/cache_cov_cdreq.svh(58) @ 1250: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=EVICT_BLK  ST=EXCLUSIVE  IDX=0x1  WAY=0x0  EVICT_WAY=0x0  cdreq_op=CDREQ_RD  cdreq_addr=0x401  cdreq_data=0x0  sdreq_op=SDREQ_RD  sdreq_addr=0x401  sdreq_data=0x0  sursp_rsp=SURSP_FETCH  sursp_data=0xfc8ce0b518d29f636d71265c04efaee62e0ee7bb31933cc41ce1b9a2cf66db37e01053aac4d9cac84386d468b4c24b1429f259fb95440ac0e28358dd3de1c82d  cursp_rsp=CURSP_OKAY  cursp_data=0xfc8ce0b518d29f636d71265c04efaee62e0ee7bb31933cc41ce1b9a2cf66db37e01053aac4d9cac84386d468b4c24b1429f259fb95440ac0e28358dd3de1c82d  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 1260: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(241) @ 1260: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=EXCLUSIVE(remain)  TAG=0x4 <-- 0x0  DATA=0xfc8ce0b518d29f636d71265c04efaee62e0ee7bb31933cc41ce1b9a2cf66db37e01053aac4d9cac84386d468b4c24b1429f259fb95440ac0e28358dd3de1c82d <-- 0xa914cceceab92446da67a04ab4d09fca1547d05d914a2f01ac617e36cbc84d973a8dbe3387b80ed1691a00590403cf6ad3c28f3d2c66261d3d24ce83dc3afa7c  EVICT_WAY=0x0(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(246) @ 1260: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(116) @ 1280: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(117) @ 1280: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_RD  ADDR=0x501  DAT=0x0  Lookup=EVICT_BLK  Access to: IDX=0x1  WAY=0x0  ST=EXCLUSIVE  TAG=0x4  DAT=0xfc8ce0b518d29f636d71265c04efaee62e0ee7bb31933cc41ce1b9a2cf66db37e01053aac4d9cac84386d468b4c24b1429f259fb95440ac0e28358dd3de1c82d
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 1350: uvm_test_top.env.sb [SB] Type_xfr=SDREQ_XFR  sdreq_op=SDREQ_RD  sdreq_addr=0x501  sdreq_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 1390: uvm_test_top.env.sb [SB] Type_xfr=SURSP_XFR  sursp_rsp=SURSP_FETCH  sursp_data=0xa231b8953f4c487cedc62861dc248eb3b34f566cfdd2d2a9e95cc7a6627c96ac7dec0a0c7b49d9d1949a611812c0810e6c476c5798a57445e0b9676b9db6423c  
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 1460: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0xa231b8953f4c487cedc62861dc248eb3b34f566cfdd2d2a9e95cc7a6627c96ac7dec0a0c7b49d9d1949a611812c0810e6c476c5798a57445e0b9676b9db6423c  
# UVM_INFO ../lib/units/cache_cov_cdreq.svh(58) @ 1460: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=EVICT_BLK  ST=EXCLUSIVE  IDX=0x1  WAY=0x0  EVICT_WAY=0x0  cdreq_op=CDREQ_RD  cdreq_addr=0x501  cdreq_data=0x0  sdreq_op=SDREQ_RD  sdreq_addr=0x501  sdreq_data=0x0  sursp_rsp=SURSP_FETCH  sursp_data=0xa231b8953f4c487cedc62861dc248eb3b34f566cfdd2d2a9e95cc7a6627c96ac7dec0a0c7b49d9d1949a611812c0810e6c476c5798a57445e0b9676b9db6423c  cursp_rsp=CURSP_OKAY  cursp_data=0xa231b8953f4c487cedc62861dc248eb3b34f566cfdd2d2a9e95cc7a6627c96ac7dec0a0c7b49d9d1949a611812c0810e6c476c5798a57445e0b9676b9db6423c  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 1470: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(241) @ 1470: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=EXCLUSIVE(remain)  TAG=0x5 <-- 0x4  DATA=0xa231b8953f4c487cedc62861dc248eb3b34f566cfdd2d2a9e95cc7a6627c96ac7dec0a0c7b49d9d1949a611812c0810e6c476c5798a57445e0b9676b9db6423c <-- 0xfc8ce0b518d29f636d71265c04efaee62e0ee7bb31933cc41ce1b9a2cf66db37e01053aac4d9cac84386d468b4c24b1429f259fb95440ac0e28358dd3de1c82d  EVICT_WAY=0x0(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(246) @ 1470: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(116) @ 1490: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(117) @ 1490: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_RD  ADDR=0x601  DAT=0x0  Lookup=EVICT_BLK  Access to: IDX=0x1  WAY=0x0  ST=EXCLUSIVE  TAG=0x5  DAT=0xa231b8953f4c487cedc62861dc248eb3b34f566cfdd2d2a9e95cc7a6627c96ac7dec0a0c7b49d9d1949a611812c0810e6c476c5798a57445e0b9676b9db6423c
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 1530: uvm_test_top.env.sb [SB] Type_xfr=SDREQ_XFR  sdreq_op=SDREQ_RD  sdreq_addr=0x601  sdreq_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 1580: uvm_test_top.env.sb [SB] Type_xfr=SURSP_XFR  sursp_rsp=SURSP_FETCH  sursp_data=0x3bfa5605bdd8bc5413758ea197bcaa296097eb046c479bd324267b23e4889f54edfd668d88bb89f4f15d229a100c52ba86f4b86f8955b06f99257e17762801a5  
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 1610: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0x3bfa5605bdd8bc5413758ea197bcaa296097eb046c479bd324267b23e4889f54edfd668d88bb89f4f15d229a100c52ba86f4b86f8955b06f99257e17762801a5  
# UVM_INFO ../lib/units/cache_cov_cdreq.svh(58) @ 1610: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=EVICT_BLK  ST=EXCLUSIVE  IDX=0x1  WAY=0x0  EVICT_WAY=0x0  cdreq_op=CDREQ_RD  cdreq_addr=0x601  cdreq_data=0x0  sdreq_op=SDREQ_RD  sdreq_addr=0x601  sdreq_data=0x0  sursp_rsp=SURSP_FETCH  sursp_data=0x3bfa5605bdd8bc5413758ea197bcaa296097eb046c479bd324267b23e4889f54edfd668d88bb89f4f15d229a100c52ba86f4b86f8955b06f99257e17762801a5  cursp_rsp=CURSP_OKAY  cursp_data=0x3bfa5605bdd8bc5413758ea197bcaa296097eb046c479bd324267b23e4889f54edfd668d88bb89f4f15d229a100c52ba86f4b86f8955b06f99257e17762801a5  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 1620: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(241) @ 1620: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=EXCLUSIVE(remain)  TAG=0x6 <-- 0x5  DATA=0x3bfa5605bdd8bc5413758ea197bcaa296097eb046c479bd324267b23e4889f54edfd668d88bb89f4f15d229a100c52ba86f4b86f8955b06f99257e17762801a5 <-- 0xa231b8953f4c487cedc62861dc248eb3b34f566cfdd2d2a9e95cc7a6627c96ac7dec0a0c7b49d9d1949a611812c0810e6c476c5798a57445e0b9676b9db6423c  EVICT_WAY=0x0(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(246) @ 1620: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(116) @ 1640: uvm_test_top.env.sb [SB] --------------------  CDREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(117) @ 1640: uvm_test_top.env.sb [REC_CDREQ] Request: OP=CDREQ_RD  ADDR=0x701  DAT=0x0  Lookup=EVICT_BLK  Access to: IDX=0x1  WAY=0x0  ST=EXCLUSIVE  TAG=0x6  DAT=0x3bfa5605bdd8bc5413758ea197bcaa296097eb046c479bd324267b23e4889f54edfd668d88bb89f4f15d229a100c52ba86f4b86f8955b06f99257e17762801a5
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 1660: uvm_test_top.env.sb [SB] Type_xfr=SDREQ_XFR  sdreq_op=SDREQ_RD  sdreq_addr=0x701  sdreq_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 1720: uvm_test_top.env.sb [SB] Type_xfr=SURSP_XFR  sursp_rsp=SURSP_FETCH  sursp_data=0xccb18fecc56c9c9826a0108fcc08a935f7239eaf450b8fd06e79e7e08046592c2dd35fbf91b7bc40e60af7fa00ef674197caac8f40e806030f96ec800254afbe  
# UVM_INFO ../lib/units/cache_sb_base.svh(88) @ 1750: uvm_test_top.env.sb [SB] Type_xfr=CURSP_XFR  cursp_rsp=CURSP_OKAY  cursp_data=0xccb18fecc56c9c9826a0108fcc08a935f7239eaf450b8fd06e79e7e08046592c2dd35fbf91b7bc40e60af7fa00ef674197caac8f40e806030f96ec800254afbe  
# UVM_INFO ../lib/units/cache_cov_cdreq.svh(58) @ 1750: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] sample CDREQ transaction: Type_xfr=L1_TXN  Type=L1_REQ  Lookup=EVICT_BLK  ST=EXCLUSIVE  IDX=0x1  WAY=0x0  EVICT_WAY=0x0  cdreq_op=CDREQ_RD  cdreq_addr=0x701  cdreq_data=0x0  sdreq_op=SDREQ_RD  sdreq_addr=0x701  sdreq_data=0x0  sursp_rsp=SURSP_FETCH  sursp_data=0xccb18fecc56c9c9826a0108fcc08a935f7239eaf450b8fd06e79e7e08046592c2dd35fbf91b7bc40e60af7fa00ef674197caac8f40e806030f96ec800254afbe  cursp_rsp=CURSP_OKAY  cursp_data=0xccb18fecc56c9c9826a0108fcc08a935f7239eaf450b8fd06e79e7e08046592c2dd35fbf91b7bc40e60af7fa00ef674197caac8f40e806030f96ec800254afbe  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 1760: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(241) @ 1760: uvm_test_top.env.sb [PASS_CDREQ] Report: ST=EXCLUSIVE(remain)  TAG=0x7 <-- 0x6  DATA=0xccb18fecc56c9c9826a0108fcc08a935f7239eaf450b8fd06e79e7e08046592c2dd35fbf91b7bc40e60af7fa00ef674197caac8f40e806030f96ec800254afbe <-- 0x3bfa5605bdd8bc5413758ea197bcaa296097eb046c479bd324267b23e4889f54edfd668d88bb89f4f15d229a100c52ba86f4b86f8955b06f99257e17762801a5  EVICT_WAY=0x0(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(246) @ 1760: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(311) @ 1780: uvm_test_top.env.sb [SB] --------------------  SUREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(312) @ 1780: uvm_test_top.env.sb [REC_SUREQ] Request: OP=SUREQ_RD  ADDR=0x1  LOOKUP=SNP_MISS  Access to IDX=0x1  WAY=0xx  ST=  TAG=0xx  DAT=0xx
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 1840: uvm_test_top.env.sb [SB] Type_xfr=SDRSP_XFR  sdrsp_rsp=SDRSP_INVALID  sdrsp_data=0x0  
# UVM_INFO ../lib/units/cache_cov_sureq.svh(45) @ 1840: uvm_test_top.env.cov.cov_sureq [COV_CDREQ] sample SUREQ transaction: Type_xfr=SNP_TXN  Type=SNP_REQ  Lookup=SNP_MISS  ST=  IDX=0x1  WAY=0xx  sureq_op=SUREQ_RD  sureq_addr=0x1  cureq_op=  cureq_addr=0xx  cdrsp_rsp=  cdrsp_data=0xx  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  sdrsp_rsp=SDRSP_INVALID  sdrsp_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 1850: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=x
# UVM_INFO ../lib/units/cache_sb.svh(430) @ 1850: uvm_test_top.env.sb [PASS_SUREQ] Report: memory remain, no change
# UVM_INFO ../lib/units/cache_sb.svh(435) @ 1850: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(311) @ 1870: uvm_test_top.env.sb [SB] --------------------  SUREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(312) @ 1870: uvm_test_top.env.sb [REC_SUREQ] Request: OP=SUREQ_RD  ADDR=0x101  LOOKUP=HIT  Access to IDX=0x1  WAY=0x1  ST=EXCLUSIVE  TAG=0x1  DAT=0xb93cedf6ad41dcdd75277941e8902dd28ff36e22c3bab567cb354c86947a6e8b6314db10027febb82008970c867606a051d7ccdb001cb9bd279aebc38d2ab23b
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 1930: uvm_test_top.env.sb [SB] Type_xfr=SDRSP_XFR  sdrsp_rsp=SDRSP_OKAY  sdrsp_data=0xb93cedf6ad41dcdd75277941e8902dd28ff36e22c3bab567cb354c86947a6e8b6314db10027febb82008970c867606a051d7ccdb001cb9bd279aebc38d2ab23b  
# UVM_INFO ../lib/units/cache_cov_sureq.svh(45) @ 1930: uvm_test_top.env.cov.cov_sureq [COV_CDREQ] sample SUREQ transaction: Type_xfr=SNP_TXN  Type=SNP_REQ  Lookup=HIT  ST=EXCLUSIVE  IDX=0x1  WAY=0x1  sureq_op=SUREQ_RD  sureq_addr=0x101  cureq_op=  cureq_addr=0xx  cdrsp_rsp=  cdrsp_data=0xx  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  sdrsp_rsp=SDRSP_OKAY  sdrsp_data=0xb93cedf6ad41dcdd75277941e8902dd28ff36e22c3bab567cb354c86947a6e8b6314db10027febb82008970c867606a051d7ccdb001cb9bd279aebc38d2ab23b  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 1940: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=1
# UVM_INFO ../lib/units/cache_sb.svh(430) @ 1940: uvm_test_top.env.sb [PASS_SUREQ] Report: ST: SHARED <-- EXCLUSIVE  TAG: 0x1(remain)  DATA: 0xb93cedf6ad41dcdd75277941e8902dd28ff36e22c3bab567cb354c86947a6e8b6314db10027febb82008970c867606a051d7ccdb001cb9bd279aebc38d2ab23b(remain)  EVICT_WAY=0x0(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(435) @ 1940: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(311) @ 1960: uvm_test_top.env.sb [SB] --------------------  SUREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(312) @ 1960: uvm_test_top.env.sb [REC_SUREQ] Request: OP=SUREQ_RD  ADDR=0x201  LOOKUP=HIT  Access to IDX=0x1  WAY=0x2  ST=EXCLUSIVE  TAG=0x2  DAT=0xef3a9506b3b23653ec59502c62683af68c6884e98244b51ed3457f7d14e1ab2dcbf648ef7d18138acb80d22d511d936d724153622168ceb2e005cc26a0fe14e7
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 2010: uvm_test_top.env.sb [SB] Type_xfr=SDRSP_XFR  sdrsp_rsp=SDRSP_OKAY  sdrsp_data=0xef3a9506b3b23653ec59502c62683af68c6884e98244b51ed3457f7d14e1ab2dcbf648ef7d18138acb80d22d511d936d724153622168ceb2e005cc26a0fe14e7  
# UVM_INFO ../lib/units/cache_cov_sureq.svh(45) @ 2010: uvm_test_top.env.cov.cov_sureq [COV_CDREQ] sample SUREQ transaction: Type_xfr=SNP_TXN  Type=SNP_REQ  Lookup=HIT  ST=EXCLUSIVE  IDX=0x1  WAY=0x2  sureq_op=SUREQ_RD  sureq_addr=0x201  cureq_op=  cureq_addr=0xx  cdrsp_rsp=  cdrsp_data=0xx  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  sdrsp_rsp=SDRSP_OKAY  sdrsp_data=0xef3a9506b3b23653ec59502c62683af68c6884e98244b51ed3457f7d14e1ab2dcbf648ef7d18138acb80d22d511d936d724153622168ceb2e005cc26a0fe14e7  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 2020: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=2
# UVM_INFO ../lib/units/cache_sb.svh(430) @ 2020: uvm_test_top.env.sb [PASS_SUREQ] Report: ST: SHARED <-- EXCLUSIVE  TAG: 0x2(remain)  DATA: 0xef3a9506b3b23653ec59502c62683af68c6884e98244b51ed3457f7d14e1ab2dcbf648ef7d18138acb80d22d511d936d724153622168ceb2e005cc26a0fe14e7(remain)  EVICT_WAY=0x0(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(435) @ 2020: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(311) @ 2040: uvm_test_top.env.sb [SB] --------------------  SUREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(312) @ 2040: uvm_test_top.env.sb [REC_SUREQ] Request: OP=SUREQ_RD  ADDR=0x301  LOOKUP=HIT  Access to IDX=0x1  WAY=0x3  ST=EXCLUSIVE  TAG=0x3  DAT=0xf2f1405e7f6bdf61d3354d73d7077480b090a1ccf83c13add6f44dc659d80556a6314c869f6003f63f7de9b9e6c8e7ba086a1931917232b30163b235fae59c49
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 2100: uvm_test_top.env.sb [SB] Type_xfr=SDRSP_XFR  sdrsp_rsp=SDRSP_OKAY  sdrsp_data=0xf2f1405e7f6bdf61d3354d73d7077480b090a1ccf83c13add6f44dc659d80556a6314c869f6003f63f7de9b9e6c8e7ba086a1931917232b30163b235fae59c49  
# UVM_INFO ../lib/units/cache_cov_sureq.svh(45) @ 2100: uvm_test_top.env.cov.cov_sureq [COV_CDREQ] sample SUREQ transaction: Type_xfr=SNP_TXN  Type=SNP_REQ  Lookup=HIT  ST=EXCLUSIVE  IDX=0x1  WAY=0x3  sureq_op=SUREQ_RD  sureq_addr=0x301  cureq_op=  cureq_addr=0xx  cdrsp_rsp=  cdrsp_data=0xx  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  sdrsp_rsp=SDRSP_OKAY  sdrsp_data=0xf2f1405e7f6bdf61d3354d73d7077480b090a1ccf83c13add6f44dc659d80556a6314c869f6003f63f7de9b9e6c8e7ba086a1931917232b30163b235fae59c49  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 2110: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=3
# UVM_INFO ../lib/units/cache_sb.svh(430) @ 2110: uvm_test_top.env.sb [PASS_SUREQ] Report: ST: SHARED <-- EXCLUSIVE  TAG: 0x3(remain)  DATA: 0xf2f1405e7f6bdf61d3354d73d7077480b090a1ccf83c13add6f44dc659d80556a6314c869f6003f63f7de9b9e6c8e7ba086a1931917232b30163b235fae59c49(remain)  EVICT_WAY=0x0(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(435) @ 2110: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(311) @ 2130: uvm_test_top.env.sb [SB] --------------------  SUREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(312) @ 2130: uvm_test_top.env.sb [REC_SUREQ] Request: OP=SUREQ_RD  ADDR=0x401  LOOKUP=SNP_MISS  Access to IDX=0x1  WAY=0x0  ST=INVALID  TAG=0x0  DAT=0x0
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 2170: uvm_test_top.env.sb [SB] Type_xfr=SDRSP_XFR  sdrsp_rsp=SDRSP_INVALID  sdrsp_data=0x0  
# UVM_INFO ../lib/units/cache_cov_sureq.svh(45) @ 2170: uvm_test_top.env.cov.cov_sureq [COV_CDREQ] sample SUREQ transaction: Type_xfr=SNP_TXN  Type=SNP_REQ  Lookup=SNP_MISS  ST=INVALID  IDX=0x1  WAY=0x0  sureq_op=SUREQ_RD  sureq_addr=0x401  cureq_op=  cureq_addr=0xx  cdrsp_rsp=  cdrsp_data=0xx  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  sdrsp_rsp=SDRSP_INVALID  sdrsp_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 2180: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(430) @ 2180: uvm_test_top.env.sb [PASS_SUREQ] Report: memory remain, no change
# UVM_INFO ../lib/units/cache_sb.svh(435) @ 2180: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(311) @ 2200: uvm_test_top.env.sb [SB] --------------------  SUREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(312) @ 2200: uvm_test_top.env.sb [REC_SUREQ] Request: OP=SUREQ_RD  ADDR=0x501  LOOKUP=SNP_MISS  Access to IDX=0x1  WAY=0x0  ST=INVALID  TAG=0x0  DAT=0x0
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 2230: uvm_test_top.env.sb [SB] Type_xfr=SDRSP_XFR  sdrsp_rsp=SDRSP_INVALID  sdrsp_data=0x0  
# UVM_INFO ../lib/units/cache_cov_sureq.svh(45) @ 2230: uvm_test_top.env.cov.cov_sureq [COV_CDREQ] sample SUREQ transaction: Type_xfr=SNP_TXN  Type=SNP_REQ  Lookup=SNP_MISS  ST=INVALID  IDX=0x1  WAY=0x0  sureq_op=SUREQ_RD  sureq_addr=0x501  cureq_op=  cureq_addr=0xx  cdrsp_rsp=  cdrsp_data=0xx  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  sdrsp_rsp=SDRSP_INVALID  sdrsp_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 2240: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(430) @ 2240: uvm_test_top.env.sb [PASS_SUREQ] Report: memory remain, no change
# UVM_INFO ../lib/units/cache_sb.svh(435) @ 2240: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(311) @ 2260: uvm_test_top.env.sb [SB] --------------------  SUREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(312) @ 2260: uvm_test_top.env.sb [REC_SUREQ] Request: OP=SUREQ_RD  ADDR=0x601  LOOKUP=SNP_MISS  Access to IDX=0x1  WAY=0x0  ST=INVALID  TAG=0x0  DAT=0x0
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 2310: uvm_test_top.env.sb [SB] Type_xfr=SDRSP_XFR  sdrsp_rsp=SDRSP_INVALID  sdrsp_data=0x0  
# UVM_INFO ../lib/units/cache_cov_sureq.svh(45) @ 2310: uvm_test_top.env.cov.cov_sureq [COV_CDREQ] sample SUREQ transaction: Type_xfr=SNP_TXN  Type=SNP_REQ  Lookup=SNP_MISS  ST=INVALID  IDX=0x1  WAY=0x0  sureq_op=SUREQ_RD  sureq_addr=0x601  cureq_op=  cureq_addr=0xx  cdrsp_rsp=  cdrsp_data=0xx  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  sdrsp_rsp=SDRSP_INVALID  sdrsp_data=0x0  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 2320: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(430) @ 2320: uvm_test_top.env.sb [PASS_SUREQ] Report: memory remain, no change
# UVM_INFO ../lib/units/cache_sb.svh(435) @ 2320: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO ../lib/units/cache_sb.svh(311) @ 2340: uvm_test_top.env.sb [SB] --------------------  SUREQ ----------------------
# UVM_INFO ../lib/units/cache_sb.svh(312) @ 2340: uvm_test_top.env.sb [REC_SUREQ] Request: OP=SUREQ_RD  ADDR=0x701  LOOKUP=HIT  Access to IDX=0x1  WAY=0x0  ST=EXCLUSIVE  TAG=0x7  DAT=0xccb18fecc56c9c9826a0108fcc08a935f7239eaf450b8fd06e79e7e08046592c2dd35fbf91b7bc40e60af7fa00ef674197caac8f40e806030f96ec800254afbe
# UVM_INFO ../lib/units/cache_sb_base.svh(99) @ 2380: uvm_test_top.env.sb [SB] Type_xfr=SDRSP_XFR  sdrsp_rsp=SDRSP_OKAY  sdrsp_data=0xccb18fecc56c9c9826a0108fcc08a935f7239eaf450b8fd06e79e7e08046592c2dd35fbf91b7bc40e60af7fa00ef674197caac8f40e806030f96ec800254afbe  
# UVM_INFO ../lib/units/cache_cov_sureq.svh(45) @ 2380: uvm_test_top.env.cov.cov_sureq [COV_CDREQ] sample SUREQ transaction: Type_xfr=SNP_TXN  Type=SNP_REQ  Lookup=HIT  ST=EXCLUSIVE  IDX=0x1  WAY=0x0  sureq_op=SUREQ_RD  sureq_addr=0x701  cureq_op=  cureq_addr=0xx  cdrsp_rsp=  cdrsp_data=0xx  sdreq_op=  sdreq_addr=0xx  sdreq_data=0xx  sursp_rsp=  sursp_data=0xx  sdrsp_rsp=SDRSP_OKAY  sdrsp_data=0xccb18fecc56c9c9826a0108fcc08a935f7239eaf450b8fd06e79e7e08046592c2dd35fbf91b7bc40e60af7fa00ef674197caac8f40e806030f96ec800254afbe  
# UVM_INFO ../lib/units/cache_sb_base.svh(151) @ 2390: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at: IDX=1  WAY=0
# UVM_INFO ../lib/units/cache_sb.svh(430) @ 2390: uvm_test_top.env.sb [PASS_SUREQ] Report: ST: SHARED <-- EXCLUSIVE  TAG: 0x7(remain)  DATA: 0xccb18fecc56c9c9826a0108fcc08a935f7239eaf450b8fd06e79e7e08046592c2dd35fbf91b7bc40e60af7fa00ef674197caac8f40e806030f96ec800254afbe(remain)  EVICT_WAY=0x0(remain)  
# UVM_INFO ../lib/units/cache_sb.svh(435) @ 2390: uvm_test_top.env.sb [SB] --------------------------------------------------
# UVM_INFO .\\tests\cache_base_test.svh(72) @ 2435: uvm_test_top [repl_test_c] Complete test
# UVM_INFO ../lib/units/cache_sb_base.svh(153) @ 2435: uvm_test_top.env.sb [SB] no mismatch between RTL and MODEL at all blocks
# UVM_INFO ../lib/units/cache_cov_cdreq.svh(78) @ 2435: uvm_test_top.env.cov.cov_cdreq [COV_CDREQ] CG_CDREQ_OP_COV=25.000000
# UVM_INFO ../lib/units/cache_cov_sureq.svh(64) @ 2435: uvm_test_top.env.cov.cov_sureq [COV_CDREQ] CG_SUREQ_OP_COV=33.333333
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :  168
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [CACHE]     1
# [COV_CDREQ]    22
# [PASS_CDREQ]    12
# [PASS_SUREQ]     8
# [Questa UVM]     2
# [REC_CDREQ]    12
# [REC_SUREQ]     8
# [RNTST]     1
# [SB]    99
# [UVMTOP]     1
# [repl_test_c]     2
# ** Note: $finish    : E:/questaSim/main/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 2435 ns  Iteration: 97  Instance: /cache_mem_tb_top
# Saving coverage database on exit...
# End time: 22:15:44 on Jun 22,2025, Elapsed time: 0:00:06
# Errors: 0, Warnings: 61
sed 's/^#//' run_dir/repl_test_c.log > tmp.log && mv tmp.log run_dir/repl_test_c.log
sed -i '/  log -r \/\\*/d' run_dir/repl_test_c.log
