<profile>
    <ReportVersion>
        <Version>2022.2.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplus</ProductFamily>
        <Part>xcu55c-fsvh2892-2L-e</Part>
        <TopModelName>fdtd_2d</TopModelName>
        <TargetClockPeriod>5.00</TargetClockPeriod>
        <ClockUncertainty>1.35</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>3.583</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>571201</Best-caseLatency>
            <Average-caseLatency>571201</Average-caseLatency>
            <Worst-caseLatency>571201</Worst-caseLatency>
            <Best-caseRealTimeLatency>2.856 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>2.856 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>2.856 ms</Worst-caseRealTimeLatency>
            <Interval-min>571202</Interval-min>
            <Interval-max>571202</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <VITIS_LOOP_10_1>
                <Slack>3.65</Slack>
                <TripCount>40</TripCount>
                <Latency>571200</Latency>
                <AbsoluteTimeLatency>2856000</AbsoluteTimeLatency>
                <IterationLatency>14280</IterationLatency>
                <InstanceList/>
            </VITIS_LOOP_10_1>
        </SummaryOfLoopLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <DSP>20</DSP>
            <FF>4314</FF>
            <LUT>4401</LUT>
            <BRAM_18K>0</BRAM_18K>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>4032</BRAM_18K>
            <DSP>9024</DSP>
            <FF>2607360</FF>
            <LUT>1303680</LUT>
            <URAM>960</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>fdtd_2d</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>fdtd_2d</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>fdtd_2d</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>fdtd_2d</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>fdtd_2d</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>fdtd_2d</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>tmax</name>
            <Object>tmax</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>nx</name>
            <Object>nx</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>ny</name>
            <Object>ny</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>ex_address0</name>
            <Object>ex</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>13</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>ex_ce0</name>
            <Object>ex</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>ex_we0</name>
            <Object>ex</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>ex_d0</name>
            <Object>ex</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>ex_q0</name>
            <Object>ex</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>ex_address1</name>
            <Object>ex</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>13</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>ex_ce1</name>
            <Object>ex</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>ex_q1</name>
            <Object>ex</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>ey_address0</name>
            <Object>ey</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>13</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>ey_ce0</name>
            <Object>ey</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>ey_we0</name>
            <Object>ey</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>ey_d0</name>
            <Object>ey</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>ey_q0</name>
            <Object>ey</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>ey_address1</name>
            <Object>ey</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>13</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>ey_ce1</name>
            <Object>ey</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>ey_q1</name>
            <Object>ey</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>hz_address0</name>
            <Object>hz</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>13</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>hz_ce0</name>
            <Object>hz</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>hz_we0</name>
            <Object>hz</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>hz_d0</name>
            <Object>hz</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>hz_q0</name>
            <Object>hz</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>hz_address1</name>
            <Object>hz</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>13</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>hz_ce1</name>
            <Object>hz</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>hz_q1</name>
            <Object>hz</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>p_fict_s_address0</name>
            <Object>p_fict_s</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>p_fict_s_ce0</name>
            <Object>p_fict_s</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>p_fict_s_q0</name>
            <Object>p_fict_s</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>fdtd_2d</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_fdtd_2d_Pipeline_VITIS_LOOP_12_2_fu_75</InstName>
                    <ModuleName>fdtd_2d_Pipeline_VITIS_LOOP_12_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>75</ID>
                    <BindInstances>add_ln12_fu_76_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82</InstName>
                    <ModuleName>fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>82</ID>
                    <BindInstances>add_ln18_1_fu_148_p2 add_ln18_fu_160_p2 empty_11_fu_218_p2 add_ln20_fu_278_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90</InstName>
                    <ModuleName>fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>90</ID>
                    <BindInstances>add_ln27_1_fu_146_p2 add_ln27_fu_158_p2 add_ln30_1_fu_210_p2 add_ln30_2_fu_220_p2 add_ln30_fu_226_p2 add_ln30_3_fu_236_p2 add_ln29_fu_242_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98</InstName>
                    <ModuleName>fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>98</ID>
                    <BindInstances>add_ln36_fu_183_p2 indvars_iv_next4216_fu_209_p2 add_ln39_1_fu_247_p2 indvars_iv_next42_mid1_fu_253_p2 add_ln39_3_fu_301_p2 add_ln39_fu_313_p2 add_ln39_5_fu_323_p2 dsub_64ns_64ns_64_5_full_dsp_1_U15 dsub_64ns_64ns_64_5_full_dsp_1_U16</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>add_ln10_fu_122_p2</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>fdtd_2d_Pipeline_VITIS_LOOP_12_2</Name>
            <Loops>
                <VITIS_LOOP_12_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.583</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>82</Best-caseLatency>
                    <Average-caseLatency>82</Average-caseLatency>
                    <Worst-caseLatency>82</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.410 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.410 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.410 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>82</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_12_2>
                        <Name>VITIS_LOOP_12_2</Name>
                        <Slack>3.65</Slack>
                        <TripCount>80</TripCount>
                        <Latency>80</Latency>
                        <AbsoluteTimeLatency>0.400 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_12_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>9</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>51</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_fu_76_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:12" URAM="0" VARIABLE="add_ln12"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4</Name>
            <Loops>
                <VITIS_LOOP_18_3_VITIS_LOOP_20_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.330</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4739</Best-caseLatency>
                    <Average-caseLatency>4739</Average-caseLatency>
                    <Worst-caseLatency>4739</Worst-caseLatency>
                    <Best-caseRealTimeLatency>23.695 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>23.695 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>23.695 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4739</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_18_3_VITIS_LOOP_20_4>
                        <Name>VITIS_LOOP_18_3_VITIS_LOOP_20_4</Name>
                        <Slack>3.65</Slack>
                        <TripCount>4720</TripCount>
                        <Latency>4737</Latency>
                        <AbsoluteTimeLatency>23.685 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>19</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_18_3_VITIS_LOOP_20_4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>550</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>275</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_3_VITIS_LOOP_20_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_1_fu_148_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:18" URAM="0" VARIABLE="add_ln18_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_3_VITIS_LOOP_20_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_fu_160_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:18" URAM="0" VARIABLE="add_ln18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_3_VITIS_LOOP_20_4" OPTYPE="add" PRAGMA="" RTLNAME="empty_11_fu_218_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:18" URAM="0" VARIABLE="empty_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_3_VITIS_LOOP_20_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_278_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:20" URAM="0" VARIABLE="add_ln20"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6</Name>
            <Loops>
                <VITIS_LOOP_27_5_VITIS_LOOP_29_6/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.330</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4759</Best-caseLatency>
                    <Average-caseLatency>4759</Average-caseLatency>
                    <Worst-caseLatency>4759</Worst-caseLatency>
                    <Best-caseRealTimeLatency>23.795 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>23.795 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>23.795 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4759</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_27_5_VITIS_LOOP_29_6>
                        <Name>VITIS_LOOP_27_5_VITIS_LOOP_29_6</Name>
                        <Slack>3.65</Slack>
                        <TripCount>4740</TripCount>
                        <Latency>4757</Latency>
                        <AbsoluteTimeLatency>23.785 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>19</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_27_5_VITIS_LOOP_29_6>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>550</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>262</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_5_VITIS_LOOP_29_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_1_fu_146_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:27" URAM="0" VARIABLE="add_ln27_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_5_VITIS_LOOP_29_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_fu_158_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:27" URAM="0" VARIABLE="add_ln27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_5_VITIS_LOOP_29_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_1_fu_210_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:30" URAM="0" VARIABLE="add_ln30_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_5_VITIS_LOOP_29_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_2_fu_220_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:30" URAM="0" VARIABLE="add_ln30_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_5_VITIS_LOOP_29_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_fu_226_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:30" URAM="0" VARIABLE="add_ln30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_5_VITIS_LOOP_29_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_3_fu_236_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:30" URAM="0" VARIABLE="add_ln30_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_27_5_VITIS_LOOP_29_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln29_fu_242_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:29" URAM="0" VARIABLE="add_ln29"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8</Name>
            <Loops>
                <VITIS_LOOP_36_7_VITIS_LOOP_38_8/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.330</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4690</Best-caseLatency>
                    <Average-caseLatency>4690</Average-caseLatency>
                    <Worst-caseLatency>4690</Worst-caseLatency>
                    <Best-caseRealTimeLatency>23.450 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>23.450 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>23.450 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4690</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_36_7_VITIS_LOOP_38_8>
                        <Name>VITIS_LOOP_36_7_VITIS_LOOP_38_8</Name>
                        <Slack>3.65</Slack>
                        <TripCount>4661</TripCount>
                        <Latency>4688</Latency>
                        <AbsoluteTimeLatency>23.440 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>29</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_36_7_VITIS_LOOP_38_8>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>6</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1894</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1761</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_7_VITIS_LOOP_38_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln36_fu_183_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:36" URAM="0" VARIABLE="add_ln36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_7_VITIS_LOOP_38_8" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next4216_fu_209_p2" SOURCE="" URAM="0" VARIABLE="indvars_iv_next4216"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_7_VITIS_LOOP_38_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_1_fu_247_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39" URAM="0" VARIABLE="add_ln39_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_7_VITIS_LOOP_38_8" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next42_mid1_fu_253_p2" SOURCE="" URAM="0" VARIABLE="indvars_iv_next42_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_7_VITIS_LOOP_38_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_3_fu_301_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39" URAM="0" VARIABLE="add_ln39_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_7_VITIS_LOOP_38_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_fu_313_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39" URAM="0" VARIABLE="add_ln39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_7_VITIS_LOOP_38_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_5_fu_323_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39" URAM="0" VARIABLE="add_ln39_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_36_7_VITIS_LOOP_38_8" OPTYPE="dsub" PRAGMA="" RTLNAME="dsub_64ns_64ns_64_5_full_dsp_1_U15" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39" URAM="0" VARIABLE="sub5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dsub" DSP="3" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_36_7_VITIS_LOOP_38_8" OPTYPE="dsub" PRAGMA="" RTLNAME="dsub_64ns_64ns_64_5_full_dsp_1_U16" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:39" URAM="0" VARIABLE="sub6"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>fdtd_2d</Name>
            <Loops>
                <VITIS_LOOP_10_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.583</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>571201</Best-caseLatency>
                    <Average-caseLatency>571201</Average-caseLatency>
                    <Worst-caseLatency>571201</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.856 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.856 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.856 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>571202</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_10_1>
                        <Name>VITIS_LOOP_10_1</Name>
                        <Slack>3.65</Slack>
                        <TripCount>40</TripCount>
                        <Latency>571200</Latency>
                        <AbsoluteTimeLatency>2.856 ms</AbsoluteTimeLatency>
                        <IterationLatency>14280</IterationLatency>
                        <PipelineDepth>14280</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_fdtd_2d_Pipeline_VITIS_LOOP_12_2_fu_75</Instance>
                            <Instance>grp_fdtd_2d_Pipeline_VITIS_LOOP_18_3_VITIS_LOOP_20_4_fu_82</Instance>
                            <Instance>grp_fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6_fu_90</Instance>
                            <Instance>grp_fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8_fu_98</Instance>
                        </InstanceList>
                    </VITIS_LOOP_10_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>20</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>4314</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>4401</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_10_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln10_fu_122_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:10" URAM="0" VARIABLE="add_ln10"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="tmax" index="0" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="tmax" name="tmax" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="nx" index="1" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="nx" name="nx" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="ny" index="2" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="ny" name="ny" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="ex" index="3" direction="inout" srcType="double*" srcSize="64">
            <hwRefs>
                <hwRef type="port" interface="ex_address0" name="ex_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="ex_ce0" name="ex_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="ex_we0" name="ex_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="ex_d0" name="ex_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="ex_q0" name="ex_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="ex_address1" name="ex_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="ex_ce1" name="ex_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="ex_q1" name="ex_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="ey" index="4" direction="inout" srcType="double*" srcSize="64">
            <hwRefs>
                <hwRef type="port" interface="ey_address0" name="ey_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="ey_ce0" name="ey_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="ey_we0" name="ey_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="ey_d0" name="ey_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="ey_q0" name="ey_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="ey_address1" name="ey_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="ey_ce1" name="ey_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="ey_q1" name="ey_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="hz" index="5" direction="inout" srcType="double*" srcSize="64">
            <hwRefs>
                <hwRef type="port" interface="hz_address0" name="hz_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="hz_ce0" name="hz_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="hz_we0" name="hz_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="hz_d0" name="hz_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="hz_q0" name="hz_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="hz_address1" name="hz_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="hz_ce1" name="hz_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="hz_q1" name="hz_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="_fict_" index="6" direction="in" srcType="double*" srcSize="64">
            <hwRefs>
                <hwRef type="port" interface="p_fict_s_address0" name="p_fict_s_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="p_fict_s_ce0" name="p_fict_s_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="p_fict_s_q0" name="p_fict_s_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="tmax" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="tmax">DATA</portMap>
            </portMaps>
            <ports>
                <port>tmax</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="tmax"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="nx" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="nx">DATA</portMap>
            </portMaps>
            <ports>
                <port>nx</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="nx"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ny" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="ny">DATA</portMap>
            </portMaps>
            <ports>
                <port>ny</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="ny"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ex_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="13">
            <portMaps>
                <portMap portMapName="ex_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>ex_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="ex"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ex_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="64">
            <portMaps>
                <portMap portMapName="ex_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>ex_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="ex"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ex_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="64">
            <portMaps>
                <portMap portMapName="ex_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>ex_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="ex"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ex_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="13">
            <portMaps>
                <portMap portMapName="ex_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>ex_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="ex"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ex_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="64">
            <portMaps>
                <portMap portMapName="ex_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>ex_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="ex"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ey_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="13">
            <portMaps>
                <portMap portMapName="ey_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>ey_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="ey"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ey_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="64">
            <portMaps>
                <portMap portMapName="ey_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>ey_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="ey"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ey_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="64">
            <portMaps>
                <portMap portMapName="ey_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>ey_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="ey"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ey_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="13">
            <portMaps>
                <portMap portMapName="ey_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>ey_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="ey"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ey_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="64">
            <portMaps>
                <portMap portMapName="ey_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>ey_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="ey"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="hz_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="13">
            <portMaps>
                <portMap portMapName="hz_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>hz_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="hz"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="hz_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="64">
            <portMaps>
                <portMap portMapName="hz_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>hz_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="hz"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="hz_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="64">
            <portMaps>
                <portMap portMapName="hz_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>hz_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="hz"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="hz_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="13">
            <portMaps>
                <portMap portMapName="hz_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>hz_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="hz"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="hz_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="64">
            <portMaps>
                <portMap portMapName="hz_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>hz_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="hz"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="p_fict_s_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="p_fict_s_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>p_fict_s_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="_fict_"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="p_fict_s_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="64">
            <portMaps>
                <portMap portMapName="p_fict_s_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>p_fict_s_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="_fict_"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table isCollapsed="0">
                    <keys size="2">Interface, Bitwidth</keys>
                    <column name="ex_address0">13, , </column>
                    <column name="ex_address1">13, , </column>
                    <column name="ex_d0">64, , </column>
                    <column name="ex_q0">64, , </column>
                    <column name="ex_q1">64, , </column>
                    <column name="ey_address0">13, , </column>
                    <column name="ey_address1">13, , </column>
                    <column name="ey_d0">64, , </column>
                    <column name="ey_q0">64, , </column>
                    <column name="ey_q1">64, , </column>
                    <column name="hz_address0">13, , </column>
                    <column name="hz_address1">13, , </column>
                    <column name="hz_d0">64, , </column>
                    <column name="hz_q0">64, , </column>
                    <column name="hz_q1">64, , </column>
                    <column name="p_fict_s_address0">6, , </column>
                    <column name="p_fict_s_q0">64, , </column>
                </table>
            </item>
            <item name="Other Ports">
                <table isCollapsed="0">
                    <keys size="3">Interface, Mode, Bitwidth</keys>
                    <column name="nx">ap_none, 32, , </column>
                    <column name="ny">ap_none, 32, , </column>
                    <column name="tmax">ap_none, 32, , </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst">reset, ap_rst, </column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="tmax">in, int</column>
                    <column name="nx">in, int</column>
                    <column name="ny">in, int</column>
                    <column name="ex">inout, double*</column>
                    <column name="ey">inout, double*</column>
                    <column name="hz">inout, double*</column>
                    <column name="_fict_">in, double*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="tmax">tmax, port, , </column>
                    <column name="nx">nx, port, , </column>
                    <column name="ny">ny, port, , </column>
                    <column name="ex">ex_address0, port, offset, </column>
                    <column name="ex">ex_ce0, port, , </column>
                    <column name="ex">ex_we0, port, , </column>
                    <column name="ex">ex_d0, port, , </column>
                    <column name="ex">ex_q0, port, , </column>
                    <column name="ex">ex_address1, port, offset, </column>
                    <column name="ex">ex_ce1, port, , </column>
                    <column name="ex">ex_q1, port, , </column>
                    <column name="ey">ey_address0, port, offset, </column>
                    <column name="ey">ey_ce0, port, , </column>
                    <column name="ey">ey_we0, port, , </column>
                    <column name="ey">ey_d0, port, , </column>
                    <column name="ey">ey_q0, port, , </column>
                    <column name="ey">ey_address1, port, offset, </column>
                    <column name="ey">ey_ce1, port, , </column>
                    <column name="ey">ey_q1, port, , </column>
                    <column name="hz">hz_address0, port, offset, </column>
                    <column name="hz">hz_ce0, port, , </column>
                    <column name="hz">hz_we0, port, , </column>
                    <column name="hz">hz_d0, port, , </column>
                    <column name="hz">hz_q0, port, , </column>
                    <column name="hz">hz_address1, port, offset, </column>
                    <column name="hz">hz_ce1, port, , </column>
                    <column name="hz">hz_q1, port, , </column>
                    <column name="_fict_">p_fict_s_address0, port, offset, </column>
                    <column name="_fict_">p_fict_s_ce0, port, , </column>
                    <column name="_fict_">p_fict_s_q0, port, , </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <PragmaReport/>
</profile>

