{"Source Block": ["oh/elink/dv/elink_e16_model.v@6023:6037@HdlStmProcess", "\n   //reset\n   input  reset;\n   reg \t  out_reg;\n         \n   always @ (posedge clk or posedge reset)\n     if(reset)\n       out_reg <= 1'b0;\n     else\n       out_reg <= in;\n      \n   assign out = in ^ out_reg;\n\nendmodule \n\n"], "Clone Blocks": [["oh/elink/dv/elink_e16_model.v@6021:6031", "   input  in;   \n   output out;\n\n   //reset\n   input  reset;\n   reg \t  out_reg;\n         \n   always @ (posedge clk or posedge reset)\n     if(reset)\n       out_reg <= 1'b0;\n     else\n"], ["oh/common/hdl/toggle2pulse.v@14:28", "\n   //reset\n   input  reset;\n   reg \t  out_reg;\n         \n   always @ (posedge clk)\n     if(reset)\n       out_reg <= 1'b0;\n     else\n       out_reg <= in;\n      \n   assign out = in ^ out_reg;\n\nendmodule \n\n"]], "Diff Content": {"Delete": [[6028, "   always @ (posedge clk or posedge reset)\n"], [6029, "     if(reset)\n"], [6030, "       out_reg <= 1'b0;\n"], [6031, "     else\n"], [6032, "       out_reg <= in;\n"]], "Add": []}}