verilog work "seven_seg_display.v"
verilog work "FSM.v"
verilog work "ClockDelay.v"
verilog work "connect4_top.v"
