Analysis & Synthesis report for Linked
Sun Dec 18 18:40:28 2022
Quartus Prime Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Logic Cells Representing Combinational Loops
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for rom:ROM_COMP|altsyncram:altsyncram_component|altsyncram_pu14:auto_generated
 15. Source assignments for Mem:MEM_COMP|altsyncram:altsyncram_component|altsyncram_8504:auto_generated
 16. Parameter Settings for User Entity Instance: rom:ROM_COMP|altsyncram:altsyncram_component
 17. Parameter Settings for User Entity Instance: Mem:MEM_COMP|altsyncram:altsyncram_component
 18. altsyncram Parameter Settings by Entity Instance
 19. Port Connectivity Checks: "control_block:CTL"
 20. Post-Synthesis Netlist Statistics for Top Partition
 21. Elapsed Time Per Partition
 22. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+---------------------------------+------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sun Dec 18 18:40:28 2022          ;
; Quartus Prime Version           ; 22.1std.0 Build 915 10/25/2022 SC Lite Edition ;
; Revision Name                   ; Linked                                         ;
; Top-level Entity Name           ; Linked                                         ;
; Family                          ; Cyclone V                                      ;
; Logic utilization (in ALMs)     ; N/A                                            ;
; Total registers                 ; 1054                                           ;
; Total pins                      ; 178                                            ;
; Total virtual pins              ; 0                                              ;
; Total block memory bits         ; 8,192                                          ;
; Total DSP Blocks                ; 0                                              ;
; Total HSSI RX PCSs              ; 0                                              ;
; Total HSSI PMA RX Deserializers ; 0                                              ;
; Total HSSI TX PCSs              ; 0                                              ;
; Total HSSI PMA TX Serializers   ; 0                                              ;
; Total PLLs                      ; 0                                              ;
; Total DLLs                      ; 0                                              ;
+---------------------------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC7C7F23C8     ;                    ;
; Top-level entity name                                                           ; Linked             ; Linked             ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                  ;
+----------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                    ; Library ;
+----------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------+---------+
; register_block.vhd               ; yes             ; User VHDL File                         ; C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/register_block.vhd          ;         ;
; Mem.vhd                          ; yes             ; User Wizard-Generated File             ; C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/Mem.vhd                     ;         ;
; Extend.vhd                       ; yes             ; User VHDL File                         ; C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/Extend.vhd                  ;         ;
; counter.vhd                      ; yes             ; User VHDL File                         ; C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/counter.vhd                 ;         ;
; control_block.vhd                ; yes             ; User VHDL File                         ; C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/control_block.vhd           ;         ;
; ALU_Block.vhd                    ; yes             ; User VHDL File                         ; C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/ALU_Block.vhd               ;         ;
; Rom/rom.vhd                      ; yes             ; User Wizard-Generated File             ; C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/Rom/rom.vhd                 ;         ;
; Linked.vhd                       ; yes             ; User VHDL File                         ; C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/Linked.vhd                  ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal221.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/aglobal221.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_pu14.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/db/altsyncram_pu14.tdf      ;         ;
; init.mif                         ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/init.mif                    ;         ;
; db/altsyncram_8504.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/db/altsyncram_8504.tdf      ;         ;
+----------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                    ;
+---------------------------------------------+------------------+
; Resource                                    ; Usage            ;
+---------------------------------------------+------------------+
; Estimate of Logic utilization (ALMs needed) ; 1352             ;
;                                             ;                  ;
; Combinational ALUT usage for logic          ; 1677             ;
;     -- 7 input functions                    ; 2                ;
;     -- 6 input functions                    ; 913              ;
;     -- 5 input functions                    ; 280              ;
;     -- 4 input functions                    ; 323              ;
;     -- <=3 input functions                  ; 159              ;
;                                             ;                  ;
; Dedicated logic registers                   ; 1054             ;
;                                             ;                  ;
; I/O pins                                    ; 178              ;
; Total MLAB memory bits                      ; 0                ;
; Total block memory bits                     ; 8192             ;
;                                             ;                  ;
; Total DSP Blocks                            ; 0                ;
;                                             ;                  ;
; Maximum fan-out node                        ; slow_clock~input ;
; Maximum fan-out                             ; 1054             ;
; Total fan-out                               ; 13462            ;
; Average fan-out                             ; 4.32             ;
+---------------------------------------------+------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                       ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                 ; Entity Name     ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------+-----------------+--------------+
; |Linked                                   ; 1677 (31)           ; 1054 (0)                  ; 8192              ; 0          ; 178  ; 0            ; |Linked                                                                             ; Linked          ; work         ;
;    |ALU_Block:ALU|                        ; 909 (909)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Linked|ALU_Block:ALU                                                               ; ALU_Block       ; work         ;
;    |control_block:CTL|                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Linked|control_block:CTL                                                           ; control_block   ; work         ;
;    |counter:PCC|                          ; 0 (0)               ; 30 (30)                   ; 0                 ; 0          ; 0    ; 0            ; |Linked|counter:PCC                                                                 ; counter         ; work         ;
;    |register_block:REG|                   ; 736 (736)           ; 1024 (1024)               ; 0                 ; 0          ; 0    ; 0            ; |Linked|register_block:REG                                                          ; register_block  ; work         ;
;    |rom:ROM_COMP|                         ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |Linked|rom:ROM_COMP                                                                ; rom             ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |Linked|rom:ROM_COMP|altsyncram:altsyncram_component                                ; altsyncram      ; work         ;
;          |altsyncram_pu14:auto_generated| ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |Linked|rom:ROM_COMP|altsyncram:altsyncram_component|altsyncram_pu14:auto_generated ; altsyncram_pu14 ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                   ;
+----------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+----------+
; Name                                                                                   ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF      ;
+----------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+----------+
; rom:ROM_COMP|altsyncram:altsyncram_component|altsyncram_pu14:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 256          ; 32           ; --           ; --           ; 8192 ; init.mif ;
+----------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+----------+


+--------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                  ;
+--------+--------------+---------+--------------+--------------+----------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance      ; IP Include File ;
+--------+--------------+---------+--------------+--------------+----------------------+-----------------+
; Altera ; RAM: 1-PORT  ; 19.1    ; N/A          ; N/A          ; |Linked|Mem:MEM_COMP ; Mem.vhd         ;
+--------+--------------+---------+--------------+--------------+----------------------+-----------------+


+-------------------------------------------------------------+
; Logic Cells Representing Combinational Loops                ;
+--------------------------------------------------------+----+
; Logic Cell Name                                        ;    ;
+--------------------------------------------------------+----+
; Add0~0                                                 ;    ;
; jaldatain_sig[3]~0                                     ;    ;
; jaldatain_sig[4]~1                                     ;    ;
; jaldatain_sig[5]~2                                     ;    ;
; jaldatain_sig[6]~3                                     ;    ;
; jaldatain_sig[7]~4                                     ;    ;
; jaldatain_sig[8]~5                                     ;    ;
; jaldatain_sig[9]~6                                     ;    ;
; jaldatain_sig[10]~7                                    ;    ;
; jaldatain_sig[11]~8                                    ;    ;
; jaldatain_sig[12]~9                                    ;    ;
; jaldatain_sig[13]~10                                   ;    ;
; jaldatain_sig[14]~11                                   ;    ;
; jaldatain_sig[15]~12                                   ;    ;
; jaldatain_sig[16]~13                                   ;    ;
; jaldatain_sig[17]~14                                   ;    ;
; jaldatain_sig[18]~15                                   ;    ;
; jaldatain_sig[19]~16                                   ;    ;
; jaldatain_sig[20]~17                                   ;    ;
; jaldatain_sig[21]~18                                   ;    ;
; jaldatain_sig[22]~19                                   ;    ;
; jaldatain_sig[23]~20                                   ;    ;
; jaldatain_sig[24]~21                                   ;    ;
; jaldatain_sig[25]~22                                   ;    ;
; jaldatain_sig[26]~23                                   ;    ;
; jaldatain_sig[27]~24                                   ;    ;
; jaldatain_sig[28]~25                                   ;    ;
; jaldatain_sig[29]~26                                   ;    ;
; jaldatain_sig[30]~27                                   ;    ;
; jaldatain_sig[31]~28                                   ;    ;
; Number of logic cells representing combinational loops ; 30 ;
+--------------------------------------------------------+----+
Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                             ;
+---------------------------------------+----------------------------------------+
; Register name                         ; Reason for Removal                     ;
+---------------------------------------+----------------------------------------+
; counter:PCC|PC_OUT[0,1]               ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 2 ;                                        ;
+---------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1054  ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 1054  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1024  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------+
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |Linked|writejal_sig[1]                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Linked|Data2[1]                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Linked|jaldatain_sig[1]                ;
; 3:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |Linked|jaldatain_sig[12]               ;
; 3:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; No         ; |Linked|rom_address[16]                 ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |Linked|register_block:REG|Mux58        ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |Linked|register_block:REG|Mux19        ;
; 14:1               ; 2 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |Linked|control_block:CTL|ALUControl[3] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for rom:ROM_COMP|altsyncram:altsyncram_component|altsyncram_pu14:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for Mem:MEM_COMP|altsyncram:altsyncram_component|altsyncram_8504:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rom:ROM_COMP|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------+
; Parameter Name                     ; Value                ; Type                          ;
+------------------------------------+----------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                       ;
; OPERATION_MODE                     ; ROM                  ; Untyped                       ;
; WIDTH_A                            ; 32                   ; Signed Integer                ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WIDTH_B                            ; 1                    ; Signed Integer                ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                       ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; INIT_FILE                          ; init.mif             ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_pu14      ; Untyped                       ;
+------------------------------------+----------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mem:MEM_COMP|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------+
; Parameter Name                     ; Value                ; Type                          ;
+------------------------------------+----------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                       ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                       ;
; WIDTH_A                            ; 32                   ; Signed Integer                ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                ;
; NUMWORDS_A                         ; 64                   ; Signed Integer                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WIDTH_B                            ; 1                    ; Signed Integer                ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                       ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_8504      ; Untyped                       ;
+------------------------------------+----------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                         ;
+-------------------------------------------+----------------------------------------------+
; Name                                      ; Value                                        ;
+-------------------------------------------+----------------------------------------------+
; Number of entity instances                ; 2                                            ;
; Entity Instance                           ; rom:ROM_COMP|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                          ;
;     -- WIDTH_A                            ; 32                                           ;
;     -- NUMWORDS_A                         ; 256                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                 ;
;     -- WIDTH_B                            ; 1                                            ;
;     -- NUMWORDS_B                         ; 0                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ;
; Entity Instance                           ; Mem:MEM_COMP|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                  ;
;     -- WIDTH_A                            ; 32                                           ;
;     -- NUMWORDS_A                         ; 64                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                 ;
;     -- WIDTH_B                            ; 1                                            ;
;     -- NUMWORDS_B                         ; 0                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ;
+-------------------------------------------+----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "control_block:CTL"                                                                     ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; memread ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 1054                        ;
;     CLR               ; 30                          ;
;     ENA CLR           ; 1024                        ;
; arriav_lcell_comb     ; 1677                        ;
;     arith             ; 95                          ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 30                          ;
;         4 data inputs ; 64                          ;
;     extend            ; 2                           ;
;         7 data inputs ; 2                           ;
;     normal            ; 1580                        ;
;         0 data inputs ; 1                           ;
;         2 data inputs ; 18                          ;
;         3 data inputs ; 109                         ;
;         4 data inputs ; 259                         ;
;         5 data inputs ; 280                         ;
;         6 data inputs ; 913                         ;
; boundary_port         ; 178                         ;
; stratixv_ram_block    ; 32                          ;
;                       ;                             ;
; Max LUT depth         ; 7.10                        ;
; Average LUT depth     ; 5.79                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:36     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition
    Info: Processing started: Sun Dec 18 18:39:44 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Linked -c Linked
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file register_block.vhd
    Info (12022): Found design unit 1: register_block-regblk File: C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/register_block.vhd Line: 13
    Info (12023): Found entity 1: register_block File: C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/register_block.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file mem.vhd
    Info (12022): Found design unit 1: mem-SYN File: C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/Mem.vhd Line: 55
    Info (12023): Found entity 1: Mem File: C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/Mem.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file extend.vhd
    Info (12022): Found design unit 1: Extend-ext File: C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/Extend.vhd Line: 9
    Info (12023): Found entity 1: Extend File: C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/Extend.vhd Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file counter.vhd
    Info (12022): Found design unit 1: counter-hashcat File: C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/counter.vhd Line: 10
    Info (12023): Found entity 1: counter File: C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/counter.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file control_block.vhd
    Info (12022): Found design unit 1: control_block-ctlblk File: C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/control_block.vhd Line: 15
    Info (12023): Found entity 1: control_block File: C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/control_block.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file alu_block.vhd
    Info (12022): Found design unit 1: ALU_Block-alublk File: C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/ALU_Block.vhd Line: 13
    Info (12023): Found entity 1: ALU_Block File: C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/ALU_Block.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file rom/rom.vhd
    Info (12022): Found design unit 1: rom-SYN File: C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/Rom/rom.vhd Line: 53
    Info (12023): Found entity 1: rom File: C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/Rom/rom.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file linked.vhd
    Info (12022): Found design unit 1: Linked-hashcat File: C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/Linked.vhd Line: 18
    Info (12023): Found entity 1: Linked File: C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/Linked.vhd Line: 5
Info (12127): Elaborating entity "Linked" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at Linked.vhd(79): object "MemRead_sig" assigned a value but never read File: C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/Linked.vhd Line: 79
Warning (10541): VHDL Signal Declaration warning at Linked.vhd(83): used implicit default value for signal "opcode_sig" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/Linked.vhd Line: 83
Info (12128): Elaborating entity "counter" for hierarchy "counter:PCC" File: C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/Linked.vhd Line: 90
Info (12128): Elaborating entity "rom" for hierarchy "rom:ROM_COMP" File: C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/Linked.vhd Line: 92
Info (12128): Elaborating entity "altsyncram" for hierarchy "rom:ROM_COMP|altsyncram:altsyncram_component" File: C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/Rom/rom.vhd Line: 60
Info (12130): Elaborated megafunction instantiation "rom:ROM_COMP|altsyncram:altsyncram_component" File: C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/Rom/rom.vhd Line: 60
Info (12133): Instantiated megafunction "rom:ROM_COMP|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/Rom/rom.vhd Line: 60
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "init.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pu14.tdf
    Info (12023): Found entity 1: altsyncram_pu14 File: C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/db/altsyncram_pu14.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_pu14" for hierarchy "rom:ROM_COMP|altsyncram:altsyncram_component|altsyncram_pu14:auto_generated" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "Mem" for hierarchy "Mem:MEM_COMP" File: C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/Linked.vhd Line: 94
Info (12128): Elaborating entity "altsyncram" for hierarchy "Mem:MEM_COMP|altsyncram:altsyncram_component" File: C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/Mem.vhd Line: 62
Info (12130): Elaborated megafunction instantiation "Mem:MEM_COMP|altsyncram:altsyncram_component" File: C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/Mem.vhd Line: 62
Info (12133): Instantiated megafunction "Mem:MEM_COMP|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/Mem.vhd Line: 62
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "64"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8504.tdf
    Info (12023): Found entity 1: altsyncram_8504 File: C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/db/altsyncram_8504.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_8504" for hierarchy "Mem:MEM_COMP|altsyncram:altsyncram_component|altsyncram_8504:auto_generated" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ALU_Block" for hierarchy "ALU_Block:ALU" File: C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/Linked.vhd Line: 97
Info (12128): Elaborating entity "control_block" for hierarchy "control_block:CTL" File: C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/Linked.vhd Line: 100
Info (12128): Elaborating entity "register_block" for hierarchy "register_block:REG" File: C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/Linked.vhd Line: 107
Info (12128): Elaborating entity "Extend" for hierarchy "Extend:EXT" File: C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/Linked.vhd Line: 111
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "Mem:MEM_COMP|altsyncram:altsyncram_component|altsyncram_8504:auto_generated|q_a[0]" File: C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/db/altsyncram_8504.tdf Line: 37
        Warning (14320): Synthesized away node "Mem:MEM_COMP|altsyncram:altsyncram_component|altsyncram_8504:auto_generated|q_a[1]" File: C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/db/altsyncram_8504.tdf Line: 59
        Warning (14320): Synthesized away node "Mem:MEM_COMP|altsyncram:altsyncram_component|altsyncram_8504:auto_generated|q_a[2]" File: C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/db/altsyncram_8504.tdf Line: 81
        Warning (14320): Synthesized away node "Mem:MEM_COMP|altsyncram:altsyncram_component|altsyncram_8504:auto_generated|q_a[3]" File: C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/db/altsyncram_8504.tdf Line: 103
        Warning (14320): Synthesized away node "Mem:MEM_COMP|altsyncram:altsyncram_component|altsyncram_8504:auto_generated|q_a[4]" File: C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/db/altsyncram_8504.tdf Line: 125
        Warning (14320): Synthesized away node "Mem:MEM_COMP|altsyncram:altsyncram_component|altsyncram_8504:auto_generated|q_a[5]" File: C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/db/altsyncram_8504.tdf Line: 147
        Warning (14320): Synthesized away node "Mem:MEM_COMP|altsyncram:altsyncram_component|altsyncram_8504:auto_generated|q_a[6]" File: C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/db/altsyncram_8504.tdf Line: 169
        Warning (14320): Synthesized away node "Mem:MEM_COMP|altsyncram:altsyncram_component|altsyncram_8504:auto_generated|q_a[7]" File: C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/db/altsyncram_8504.tdf Line: 191
        Warning (14320): Synthesized away node "Mem:MEM_COMP|altsyncram:altsyncram_component|altsyncram_8504:auto_generated|q_a[8]" File: C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/db/altsyncram_8504.tdf Line: 213
        Warning (14320): Synthesized away node "Mem:MEM_COMP|altsyncram:altsyncram_component|altsyncram_8504:auto_generated|q_a[9]" File: C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/db/altsyncram_8504.tdf Line: 235
        Warning (14320): Synthesized away node "Mem:MEM_COMP|altsyncram:altsyncram_component|altsyncram_8504:auto_generated|q_a[10]" File: C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/db/altsyncram_8504.tdf Line: 257
        Warning (14320): Synthesized away node "Mem:MEM_COMP|altsyncram:altsyncram_component|altsyncram_8504:auto_generated|q_a[11]" File: C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/db/altsyncram_8504.tdf Line: 279
        Warning (14320): Synthesized away node "Mem:MEM_COMP|altsyncram:altsyncram_component|altsyncram_8504:auto_generated|q_a[12]" File: C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/db/altsyncram_8504.tdf Line: 301
        Warning (14320): Synthesized away node "Mem:MEM_COMP|altsyncram:altsyncram_component|altsyncram_8504:auto_generated|q_a[13]" File: C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/db/altsyncram_8504.tdf Line: 323
        Warning (14320): Synthesized away node "Mem:MEM_COMP|altsyncram:altsyncram_component|altsyncram_8504:auto_generated|q_a[14]" File: C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/db/altsyncram_8504.tdf Line: 345
        Warning (14320): Synthesized away node "Mem:MEM_COMP|altsyncram:altsyncram_component|altsyncram_8504:auto_generated|q_a[15]" File: C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/db/altsyncram_8504.tdf Line: 367
        Warning (14320): Synthesized away node "Mem:MEM_COMP|altsyncram:altsyncram_component|altsyncram_8504:auto_generated|q_a[16]" File: C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/db/altsyncram_8504.tdf Line: 389
        Warning (14320): Synthesized away node "Mem:MEM_COMP|altsyncram:altsyncram_component|altsyncram_8504:auto_generated|q_a[17]" File: C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/db/altsyncram_8504.tdf Line: 411
        Warning (14320): Synthesized away node "Mem:MEM_COMP|altsyncram:altsyncram_component|altsyncram_8504:auto_generated|q_a[18]" File: C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/db/altsyncram_8504.tdf Line: 433
        Warning (14320): Synthesized away node "Mem:MEM_COMP|altsyncram:altsyncram_component|altsyncram_8504:auto_generated|q_a[19]" File: C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/db/altsyncram_8504.tdf Line: 455
        Warning (14320): Synthesized away node "Mem:MEM_COMP|altsyncram:altsyncram_component|altsyncram_8504:auto_generated|q_a[20]" File: C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/db/altsyncram_8504.tdf Line: 477
        Warning (14320): Synthesized away node "Mem:MEM_COMP|altsyncram:altsyncram_component|altsyncram_8504:auto_generated|q_a[21]" File: C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/db/altsyncram_8504.tdf Line: 499
        Warning (14320): Synthesized away node "Mem:MEM_COMP|altsyncram:altsyncram_component|altsyncram_8504:auto_generated|q_a[22]" File: C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/db/altsyncram_8504.tdf Line: 521
        Warning (14320): Synthesized away node "Mem:MEM_COMP|altsyncram:altsyncram_component|altsyncram_8504:auto_generated|q_a[23]" File: C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/db/altsyncram_8504.tdf Line: 543
        Warning (14320): Synthesized away node "Mem:MEM_COMP|altsyncram:altsyncram_component|altsyncram_8504:auto_generated|q_a[24]" File: C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/db/altsyncram_8504.tdf Line: 565
        Warning (14320): Synthesized away node "Mem:MEM_COMP|altsyncram:altsyncram_component|altsyncram_8504:auto_generated|q_a[25]" File: C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/db/altsyncram_8504.tdf Line: 587
        Warning (14320): Synthesized away node "Mem:MEM_COMP|altsyncram:altsyncram_component|altsyncram_8504:auto_generated|q_a[26]" File: C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/db/altsyncram_8504.tdf Line: 609
        Warning (14320): Synthesized away node "Mem:MEM_COMP|altsyncram:altsyncram_component|altsyncram_8504:auto_generated|q_a[27]" File: C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/db/altsyncram_8504.tdf Line: 631
        Warning (14320): Synthesized away node "Mem:MEM_COMP|altsyncram:altsyncram_component|altsyncram_8504:auto_generated|q_a[28]" File: C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/db/altsyncram_8504.tdf Line: 653
        Warning (14320): Synthesized away node "Mem:MEM_COMP|altsyncram:altsyncram_component|altsyncram_8504:auto_generated|q_a[29]" File: C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/db/altsyncram_8504.tdf Line: 675
        Warning (14320): Synthesized away node "Mem:MEM_COMP|altsyncram:altsyncram_component|altsyncram_8504:auto_generated|q_a[30]" File: C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/db/altsyncram_8504.tdf Line: 697
        Warning (14320): Synthesized away node "Mem:MEM_COMP|altsyncram:altsyncram_component|altsyncram_8504:auto_generated|q_a[31]" File: C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/db/altsyncram_8504.tdf Line: 719
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "PC_out[0]" is stuck at GND File: C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/Linked.vhd Line: 9
    Warning (13410): Pin "PC_out[1]" is stuck at GND File: C:/Users/alexo/Documents/MIPS-Processor/Linked Mips/Linked.vhd Line: 9
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2941 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 175 output pins
    Info (21061): Implemented 2731 logic cells
    Info (21064): Implemented 32 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 40 warnings
    Info: Peak virtual memory: 4953 megabytes
    Info: Processing ended: Sun Dec 18 18:40:28 2022
    Info: Elapsed time: 00:00:44
    Info: Total CPU time (on all processors): 00:00:21


