verilog xil_defaultlib --include "../../../../ProcessorSystem.gen/sources_1/bd/system/ipshared/30ef" \
"../../../bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0_sim_netlist.v" \
"../../../bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_sim_netlist.v" \
"../../../bd/system/ip/system_rst_inv_0_0/sim/system_rst_inv_0_0.v" \
"../../../bd/system/ip/system_core_0_0/sim/system_core_0_0.v" \
"../../../bd/system/ip/system_blk_mem_gen_0_1/sim/system_blk_mem_gen_0_1.v" \
"../../../bd/system/ip/system_blk_mem_gen_0_2/sim/system_blk_mem_gen_0_2.v" \
"../../../bd/system/ip/system_memory_select_0_0/sim/system_memory_select_0_0.v" \
"../../../bd/system/ip/system_controller_system_0_0/sim/system_controller_system_0_0.v" \
"../../../bd/system/sim/system.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
