INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
WARNING:sim - A core named 'lut_sine_fine_256_vals' already exists in the
   project. Output products for this core may be overwritten.
Resolving generics for 'lut_sine_fine_256_vals'...
WARNING:sim - A core named 'lut_sine_fine_256_vals' already exists in the
   project. Output products for this core may be overwritten.
Applying external generics to 'lut_sine_fine_256_vals'...
Delivering associated files for 'lut_sine_fine_256_vals'...
Delivering EJava files for 'lut_sine_fine_256_vals'...
Generating implementation netlist for 'lut_sine_fine_256_vals'...
INFO:sim - Pre-processing HDL files for 'lut_sine_fine_256_vals'...
Running synthesis for 'lut_sine_fine_256_vals'
Running ngcbuild...
Writing VHO instantiation template for 'lut_sine_fine_256_vals'...
Writing VHDL behavioral simulation model for 'lut_sine_fine_256_vals'...
WARNING:sim - Overwriting existing file
   /home/ise/projects/freq_synth_tierney_simplified/ipcore_dir/tmp/_cg/lut_sine_
   fine_256_vals/doc/blk_mem_gen_v7_3_vinfo.html with file from view
   xilinx_documentation
Delivered 1 file into directory
/home/ise/projects/freq_synth_tierney_simplified/ipcore_dir/tmp/_cg/lut_sine_fin
e_256_vals
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'lut_sine_fine_256_vals'...
Generating metadata file...
Regenerating ISE project file for 'lut_sine_fine_256_vals'...
Generating ISE project...
XCO file found: lut_sine_fine_256_vals.xco
XMDF file found: lut_sine_fine_256_vals_xmdf.tcl
Adding
/home/ise/projects/freq_synth_tierney_simplified/ipcore_dir/tmp/_cg/lut_sine_fin
e_256_vals.asy -view all -origin_type imported
Adding
/home/ise/projects/freq_synth_tierney_simplified/ipcore_dir/tmp/_cg/lut_sine_fin
e_256_vals.ngc -view all -origin_type created
Checking file
"/home/ise/projects/freq_synth_tierney_simplified/ipcore_dir/tmp/_cg/lut_sine_fi
ne_256_vals.ngc" for project device match ...
File
"/home/ise/projects/freq_synth_tierney_simplified/ipcore_dir/tmp/_cg/lut_sine_fi
ne_256_vals.ngc" device information matches project device.
Adding
/home/ise/projects/freq_synth_tierney_simplified/ipcore_dir/tmp/_cg/lut_sine_fin
e_256_vals.sym -view all -origin_type imported
Adding
/home/ise/projects/freq_synth_tierney_simplified/ipcore_dir/tmp/_cg/lut_sine_fin
e_256_vals.vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/ise/projects/freq_synth_tierney_simplified/ipcore_dir/tmp/_cg/lut_sine
   _fine_256_vals.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/ise/projects/freq_synth_tierney_simplified/ipcore_dir/tmp/_cg/lut_sine_fin
e_256_vals.vho -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/lut_sine_fine_256_vals"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'lut_sine_fine_256_vals'.
