<?xml version="1.0" encoding="UTF-8"?>
<project xsi:noNamespaceSchemaLocation="http://www.sigasi.com/schemas/project-description.xsd" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
   <metadata>
      <file_format>1</file_format>
      <date>2024-02-16T13:29:13.861+03:00</date>
      <project_name>sigasi.1708079353</project_name>
      <default_white_space>SPACES</default_white_space>
      <default_encoding>UTF-8</default_encoding>
      <default_validation_level>VALIDATING</default_validation_level>
   </metadata>
   <verilog_project_info>
      <default_language_level>verilog_2005</default_language_level>
      <verilog_sequences>
         <verilog_sequence>
            <preprocessor_settings>
               <includePaths/>
               <defines/>
            </preprocessor_settings>
            <verilog_files>
               <file>
                  <uri>file:/C:/Users/hudyakovas/Desktop/Khudyakov/MyProjects/RLCBC_BROD/project/Ethernet10G.srcs/sources_1/new/clock_generator.v</uri>
                  <library>xil_defaultlib</library>
                  <white_space>SPACES</white_space>
                  <encoding>UTF-8</encoding>
                  <validation_level>VALIDATING</validation_level>
                  <language_level>verilog_2005</language_level>
               </file>
               <file>
                  <uri>file:/C:/Users/hudyakovas/Desktop/Khudyakov/MyProjects/RLCBC_BROD/project/Ethernet10G.srcs/sources_1/new/status_led_control.v</uri>
                  <library>xil_defaultlib</library>
                  <white_space>SPACES</white_space>
                  <encoding>UTF-8</encoding>
                  <validation_level>VALIDATING</validation_level>
                  <language_level>verilog_2005</language_level>
               </file>
               <file>
                  <uri>file:/C:/Users/hudyakovas/Desktop/Khudyakov/MyProjects/RLCBC_BROD/project/rtl/top.v</uri>
                  <library>xil_defaultlib</library>
                  <white_space>SPACES</white_space>
                  <encoding>UTF-8</encoding>
                  <validation_level>VALIDATING</validation_level>
                  <language_level>verilog_2005</language_level>
               </file>
            </verilog_files>
         </verilog_sequence>
      </verilog_sequences>
   </verilog_project_info>
   <vhdl_project_info>
      <default_language_level>vhdl_2008</default_language_level>
      <vhdl_sequences/>
   </vhdl_project_info>
</project>
