<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Tests imported from hdlconv
rc: 1 (means success: 0)
tags: hdlconv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p537.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p537.sv</a>
defines: 
time_elapsed: 1.168s
ram usage: 40380 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpbz8rrmv6/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017 <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p537.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p537.sv</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p537.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p537.sv:1</a>: No timescale set for &#34;stim&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p537.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p537.sv:1</a>: Compile module &#34;work@stim&#34;.

[INF:CP0302] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p537.sv.html#l-14" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p537.sv:14</a>: Compile class &#34;work@stimc&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p537.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p537.sv:1</a>: Top level module &#34;work@stim&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
+ cat /tmpfs/tmp/tmpbz8rrmv6/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_stim
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpbz8rrmv6/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpbz8rrmv6/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@stim)
 |vpiName:work@stim
 |uhdmallPackages:
 \_package: builtin, parent:work@stim
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallClasses:
 \_class_defn: (work@stimc), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p537.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p537.sv</a>, line:14, parent:work@stim
   |vpiName:work@stimc
 |uhdmallModules:
 \_module: work@stim, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p537.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p537.sv</a>, line:1, parent:work@stim
   |vpiDefName:work@stim
   |vpiFullName:work@stim
   |vpiTaskFunc:
   \_function: (gen_stim), line:4
     |vpiName:gen_stim
     |vpiFullName:work@stim.gen_stim
     |vpiReturn:
     \_bit_var: , line:4
     |vpiStmt:
     \_begin: , parent:gen_stim
       |vpiFullName:work@stim.gen_stim
       |vpiStmt:
       \_assign_stmt: 
         |vpiLhs:
         \_bit_var: (success), line:5
           |vpiName:success
           |vpiFullName:work@stim.gen_stim.success
       |vpiStmt:
       \_assign_stmt: 
         |vpiLhs:
         \_bit_var: (rd_wr), line:5
           |vpiName:rd_wr
           |vpiFullName:work@stim.gen_stim.rd_wr
       |vpiStmt:
       \_assignment: , line:6
         |vpiOpType:82
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (success), line:6
           |vpiName:success
           |vpiFullName:work@stim.gen_stim.success
         |vpiRhs:
         \_func_call: (randomize), line:6
           |vpiName:randomize
           |vpiArgument:
           \_ref_obj: (addr), line:6
             |vpiName:addr
           |vpiArgument:
           \_ref_obj: (data), line:6
             |vpiName:data
           |vpiArgument:
           \_ref_obj: (rd_wr), line:6
             |vpiName:rd_wr
       |vpiStmt:
       \_return_stmt: , line:7
         |vpiCondition:
         \_ref_obj: (rd_wr), line:7
           |vpiName:rd_wr
           |vpiFullName:work@stim.gen_stim.rd_wr
   |vpiNet:
   \_logic_net: (addr), line:2
     |vpiName:addr
     |vpiFullName:work@stim.addr
   |vpiNet:
   \_logic_net: (data), line:3
     |vpiName:data
     |vpiFullName:work@stim.data
   |vpiNet:
   \_logic_net: (success), line:5
     |vpiName:success
     |vpiFullName:work@stim.success
   |vpiNet:
   \_logic_net: (rd_wr), line:5
     |vpiName:rd_wr
     |vpiFullName:work@stim.rd_wr
 |uhdmtopModules:
 \_module: work@stim (work@stim), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p537.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p537.sv</a>, line:1
   |vpiDefName:work@stim
   |vpiName:work@stim
   |vpiNet:
   \_logic_net: (addr), line:2, parent:work@stim
     |vpiName:addr
     |vpiFullName:work@stim.addr
     |vpiRange:
     \_range: , line:2
       |vpiLeftRange:
       \_constant: , line:2
         |vpiConstType:7
         |vpiDecompile:15
         |vpiSize:32
         |INT:15
       |vpiRightRange:
       \_constant: , line:2
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiNet:
   \_logic_net: (data), line:3, parent:work@stim
     |vpiName:data
     |vpiFullName:work@stim.data
     |vpiRange:
     \_range: , line:3
       |vpiLeftRange:
       \_constant: , line:3
         |vpiConstType:7
         |vpiDecompile:31
         |vpiSize:32
         |INT:31
       |vpiRightRange:
       \_constant: , line:3
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiNet:
   \_logic_net: (success), line:5, parent:work@stim
     |vpiName:success
     |vpiFullName:work@stim.success
   |vpiNet:
   \_logic_net: (rd_wr), line:5, parent:work@stim
     |vpiName:rd_wr
     |vpiFullName:work@stim.rd_wr
Object: \work_stim of type 3000
Object: \work_stim of type 32
Object: \addr of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \data of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \success of type 36
Object: \rd_wr of type 36
Object: \work_stim of type 32
Object: \addr of type 36
Object: \data of type 36
Object: \success of type 36
Object: \rd_wr of type 36
Object: \gen_stim of type 20
Object:  of type 620
ERROR: Encountered unhandled object type: 620

</pre>
</body>