+=========================================+=========================================+=============================================================================================================================================================+
| Launch Clock                            | Capture Clock                           | Pin                                                                                                                                                         |
+=========================================+=========================================+=============================================================================================================================================================+
| clk_out2_design_riscv_cache_clk_wiz_0_0 | clk_out2_design_riscv_cache_clk_wiz_0_0 | design_riscv_cache_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_DUAL_ADDR_CNT.bram_addr_int_reg[2]/D |
| clk_out1_design_riscv_cache_clk_wiz_0_0 | clk_out2_design_riscv_cache_clk_wiz_0_0 | design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/state_cmd_reg[0]/D                                                                               |
| clk_out1_design_riscv_cache_clk_wiz_0_0 | clk_out2_design_riscv_cache_clk_wiz_0_0 | design_riscv_cache_i/bfm_axi_if_0/inst/u_bfm_axi/u_trx_axi/cmd_ready_reg/D                                                                                  |
| clk_out2_design_riscv_cache_clk_wiz_0_0 | clk_out2_design_riscv_cache_clk_wiz_0_0 | design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/cntLaraddr_reg[3]/D                                                                       |
| clk_out2_design_riscv_cache_clk_wiz_0_0 | clk_out2_design_riscv_cache_clk_wiz_0_0 | design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/cntLaraddr_reg[4]/D                                                                       |
| clk_out2_design_riscv_cache_clk_wiz_0_0 | clk_out2_design_riscv_cache_clk_wiz_0_0 | design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/cntLaraddr_reg[5]/D                                                                       |
| clk_out2_design_riscv_cache_clk_wiz_0_0 | clk_out2_design_riscv_cache_clk_wiz_0_0 | design_riscv_cache_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_NARROW_EN.curr_narrow_burst_reg/D                      |
| clk_out2_design_riscv_cache_clk_wiz_0_0 | clk_out2_design_riscv_cache_clk_wiz_0_0 | design_riscv_cache_i/riscv_cache_soc_0/inst/u_axi4_to_lite/u_read/cntLaraddr_reg[0]/D                                                                       |
+-----------------------------------------+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
