
# ##############################################################################
# Created by Base System Builder Wizard for Xilinx EDK 12.4 Build EDK_MS4.81d
# Tue May 10 16:37:20 2011
# Target Board:  Digilent Digilent Genesys System Board Rev C
# Family:    virtex5
# Device:    xc5vlx50t
# Package:   ff1136
# Speed Grade:  -1
# Processor number: 1
# Processor 1: microblaze_0
# System clock frequency: 125.0
# Debug Interface: On-Chip HW Debug Module
# ##############################################################################
 PARAMETER VERSION = 2.1.0


 PORT fpga_0_RS232_Uart_0_RX_pin = fpga_0_RS232_Uart_0_RX_pin, DIR = I
 PORT fpga_0_RS232_Uart_0_TX_pin = fpga_0_RS232_Uart_0_TX_pin, DIR = O
 PORT fpga_0_DDR2_SDRAM_DDR2_Clk_pin = fpga_0_DDR2_SDRAM_DDR2_Clk_pin, DIR = O, VEC = [1:0]
 PORT fpga_0_DDR2_SDRAM_DDR2_Clk_n_pin = fpga_0_DDR2_SDRAM_DDR2_Clk_n_pin, DIR = O, VEC = [1:0]
 PORT fpga_0_DDR2_SDRAM_DDR2_CE_pin = fpga_0_DDR2_SDRAM_DDR2_CE_pin, DIR = O, VEC = [1:0]
 PORT fpga_0_DDR2_SDRAM_DDR2_CS_n_pin = fpga_0_DDR2_SDRAM_DDR2_CS_n_pin, DIR = O, VEC = [1:0]
 PORT fpga_0_DDR2_SDRAM_DDR2_ODT_pin = fpga_0_DDR2_SDRAM_DDR2_ODT_pin, DIR = O, VEC = [1:0]
 PORT fpga_0_DDR2_SDRAM_DDR2_RAS_n_pin = fpga_0_DDR2_SDRAM_DDR2_RAS_n_pin, DIR = O
 PORT fpga_0_DDR2_SDRAM_DDR2_CAS_n_pin = fpga_0_DDR2_SDRAM_DDR2_CAS_n_pin, DIR = O
 PORT fpga_0_DDR2_SDRAM_DDR2_WE_n_pin = fpga_0_DDR2_SDRAM_DDR2_WE_n_pin, DIR = O
 PORT fpga_0_DDR2_SDRAM_DDR2_BankAddr_pin = fpga_0_DDR2_SDRAM_DDR2_BankAddr_pin, DIR = O, VEC = [1:0]
 PORT fpga_0_DDR2_SDRAM_DDR2_Addr_pin = fpga_0_DDR2_SDRAM_DDR2_Addr_pin, DIR = O, VEC = [12:0]
 PORT fpga_0_DDR2_SDRAM_DDR2_DQ_pin = fpga_0_DDR2_SDRAM_DDR2_DQ_pin, DIR = IO, VEC = [63:0]
 PORT fpga_0_DDR2_SDRAM_DDR2_DM_pin = fpga_0_DDR2_SDRAM_DDR2_DM_pin, DIR = O, VEC = [7:0]
 PORT fpga_0_DDR2_SDRAM_DDR2_DQS_pin = fpga_0_DDR2_SDRAM_DDR2_DQS_pin, DIR = IO, VEC = [7:0]
 PORT fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin = fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin, DIR = IO, VEC = [7:0]
 PORT fpga_0_clk_1_sys_clk_pin = dcm_clk_s, DIR = I, SIGIS = CLK, CLK_FREQ = 100000000
 PORT fpga_0_rst_1_sys_rst_pin = sys_rst_s, DIR = I, SIGIS = RST, RST_POLARITY = 0
 PORT hdmi_0_CH7301_clk_p_pin = hdmi_0_CH7301_clk_p, DIR = O
 PORT hdmi_0_CH7301_clk_n_pin = hdmi_0_CH7301_clk_n, DIR = O
 PORT hdmi_0_CH7301_data_pin = hdmi_0_CH7301_data, DIR = O, VEC = [11:0]
 PORT hdmi_0_CH7301_h_sync_pin = hdmi_0_CH7301_h_sync, DIR = O
 PORT hdmi_0_CH7301_v_sync_pin = hdmi_0_CH7301_v_sync, DIR = O
 PORT hdmi_0_CH7301_de_pin = hdmi_0_CH7301_de, DIR = O
 PORT hdmi_0_CH7301_scl_pin = hdmi_0_CH7301_scl, DIR = O
 PORT hdmi_0_CH7301_sda_pin = hdmi_0_CH7301_sda, DIR = O
 PORT hdmi_0_CH7301_rstn_pin = hdmi_0_CH7301_rstn, DIR = O
 PORT Cam_Ctrl_0_CAM_MCLK_pin = Cam_Ctrl_0_CAM_MCLK, DIR = O
 PORT Cam_Ctrl_0_CAM_RST_N_pin = Cam_Ctrl_0_CAM_RST_N, DIR = O
 PORT Cam_Ctrl_0_CAM_POWERDOWN_pin = Cam_Ctrl_0_CAM_POWERDOWN, DIR = O
 PORT Cam_Ctrl_0_CAM_PCLK_pin = Cam_Ctrl_0_CAM_PCLK, DIR = I
 PORT Cam_Ctrl_0_CAM_FV_pin = Cam_Ctrl_0_CAM_FV, DIR = I
 PORT Cam_Ctrl_0_CAM_LV_pin = Cam_Ctrl_0_CAM_LV, DIR = I
 PORT Cam_Ctrl_0_CAM_DATA_pin = Cam_Ctrl_0_CAM_DATA, DIR = I, VEC = [7:0]
 PORT Cam_Ctrl_1_CAM_MCLK_pin = Cam_Ctrl_1_CAM_MCLK, DIR = O
 PORT Cam_Ctrl_1_CAM_RST_N_pin = Cam_Ctrl_1_CAM_RST_N, DIR = O
 PORT Cam_Ctrl_1_CAM_POWERDOWN_pin = Cam_Ctrl_1_CAM_POWERDOWN, DIR = O
 PORT Cam_Ctrl_1_CAM_PCLK_pin = Cam_Ctrl_1_CAM_PCLK, DIR = I
 PORT Cam_Ctrl_1_CAM_FV_pin = Cam_Ctrl_1_CAM_FV, DIR = I
 PORT Cam_Ctrl_1_CAM_LV_pin = Cam_Ctrl_1_CAM_LV, DIR = I
 PORT Cam_Ctrl_1_CAM_DATA_pin = Cam_Ctrl_1_CAM_DATA, DIR = I, VEC = [7:0]
 PORT Cam_Iic_0_Sda_pin = Cam_Iic_0_Sda, DIR = IO
 PORT Cam_Iic_0_Scl_pin = Cam_Iic_0_Scl, DIR = IO
 PORT Cam_Iic_1_Sda_pin = Cam_Iic_1_Sda, DIR = IO
 PORT Cam_Iic_1_Scl_pin = Cam_Iic_1_Scl, DIR = IO


BEGIN microblaze
 PARAMETER INSTANCE = microblaze_0
 PARAMETER C_USE_BARREL = 1
 PARAMETER C_DEBUG_ENABLED = 1
 PARAMETER HW_VER = 8.00.b
 BUS_INTERFACE DLMB = dlmb
 BUS_INTERFACE ILMB = ilmb
 BUS_INTERFACE DPLB = mb_plb
 BUS_INTERFACE IPLB = mb_plb
 BUS_INTERFACE DEBUG = microblaze_0_mdm_bus
 PORT MB_RESET = mb_reset
END

BEGIN plb_v46
 PARAMETER INSTANCE = mb_plb
 PARAMETER HW_VER = 1.05.a
 PORT PLB_Clk = clk_125_0000MHzPLL0
 PORT SYS_Rst = sys_bus_reset
END

BEGIN lmb_v10
 PARAMETER INSTANCE = ilmb
 PARAMETER HW_VER = 1.00.a
 PORT LMB_Clk = clk_125_0000MHzPLL0
 PORT SYS_Rst = sys_bus_reset
END

BEGIN lmb_v10
 PARAMETER INSTANCE = dlmb
 PARAMETER HW_VER = 1.00.a
 PORT LMB_Clk = clk_125_0000MHzPLL0
 PORT SYS_Rst = sys_bus_reset
END

BEGIN lmb_bram_if_cntlr
 PARAMETER INSTANCE = dlmb_cntlr
 PARAMETER HW_VER = 2.10.b
 PARAMETER C_BASEADDR = 0x00000000
 PARAMETER C_HIGHADDR = 0x0000ffff
 BUS_INTERFACE SLMB = dlmb
 BUS_INTERFACE BRAM_PORT = dlmb_port
END

BEGIN lmb_bram_if_cntlr
 PARAMETER INSTANCE = ilmb_cntlr
 PARAMETER HW_VER = 2.10.b
 PARAMETER C_BASEADDR = 0x00000000
 PARAMETER C_HIGHADDR = 0x0000ffff
 BUS_INTERFACE SLMB = ilmb
 BUS_INTERFACE BRAM_PORT = ilmb_port
END

BEGIN bram_block
 PARAMETER INSTANCE = lmb_bram
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTA = ilmb_port
 BUS_INTERFACE PORTB = dlmb_port
END

BEGIN xps_uartlite
 PARAMETER INSTANCE = RS232_Uart_0
 PARAMETER C_BAUDRATE = 115200
 PARAMETER C_DATA_BITS = 8
 PARAMETER C_USE_PARITY = 0
 PARAMETER C_ODD_PARITY = 0
 PARAMETER HW_VER = 1.01.a
 PARAMETER C_BASEADDR = 0x84000000
 PARAMETER C_HIGHADDR = 0x8400ffff
 BUS_INTERFACE SPLB = mb_plb
 PORT RX = fpga_0_RS232_Uart_0_RX_pin
 PORT TX = fpga_0_RS232_Uart_0_TX_pin
END

BEGIN mpmc
 PARAMETER INSTANCE = DDR2_SDRAM
 PARAMETER C_NUM_PORTS = 4
 PARAMETER C_NUM_IDELAYCTRL = 3
 PARAMETER C_IDELAYCTRL_LOC = IDELAYCTRL_X0Y5-IDELAYCTRL_X0Y1-IDELAYCTRL_X0Y0
 PARAMETER C_MEM_PARTNO = mt4htf3264h-53e
 PARAMETER C_MEM_ODT_TYPE = 1
 PARAMETER C_MEM_CLK_WIDTH = 2
 PARAMETER C_MEM_ODT_WIDTH = 2
 PARAMETER C_MEM_CE_WIDTH = 2
 PARAMETER C_MEM_CS_N_WIDTH = 2
 PARAMETER C_MEM_DATA_WIDTH = 64
 PARAMETER C_DDR2_DQSN_ENABLE = 1
 PARAMETER C_PIM0_BASETYPE = 2
 PARAMETER HW_VER = 6.02.a
 PARAMETER C_MPMC_BASEADDR = 0x90000000
 PARAMETER C_MPMC_HIGHADDR = 0x9FFFFFFF
 PARAMETER C_PIM1_BASETYPE = 6
 PARAMETER C_PIM2_BASETYPE = 6
 PARAMETER C_PIM3_BASETYPE = 6
 PARAMETER C_VFBC1_RDWD_DATA_WIDTH = 16
 PARAMETER C_VFBC2_RDWD_DATA_WIDTH = 8
 PARAMETER C_VFBC3_RDWD_DATA_WIDTH = 8
 BUS_INTERFACE SPLB0 = mb_plb
 BUS_INTERFACE VFBC1 = dvma_0_VFBC_IN
 BUS_INTERFACE VFBC2 = Cam_Ctrl_0_VFBC_OUT
 BUS_INTERFACE VFBC3 = Cam_Ctrl_1_VFBC_OUT
 PORT MPMC_Clk0 = clk_125_0000MHzPLL0
 PORT MPMC_Clk0_DIV2 = clk_62_5000MHzPLL0
 PORT MPMC_Clk90 = clk_125_0000MHz90PLL0
 PORT MPMC_Clk_200MHz = clk_200_0000MHz
 PORT MPMC_Rst = sys_periph_reset
 PORT DDR2_Clk = fpga_0_DDR2_SDRAM_DDR2_Clk_pin
 PORT DDR2_Clk_n = fpga_0_DDR2_SDRAM_DDR2_Clk_n_pin
 PORT DDR2_CE = fpga_0_DDR2_SDRAM_DDR2_CE_pin
 PORT DDR2_CS_n = fpga_0_DDR2_SDRAM_DDR2_CS_n_pin
 PORT DDR2_ODT = fpga_0_DDR2_SDRAM_DDR2_ODT_pin
 PORT DDR2_RAS_n = fpga_0_DDR2_SDRAM_DDR2_RAS_n_pin
 PORT DDR2_CAS_n = fpga_0_DDR2_SDRAM_DDR2_CAS_n_pin
 PORT DDR2_WE_n = fpga_0_DDR2_SDRAM_DDR2_WE_n_pin
 PORT DDR2_BankAddr = fpga_0_DDR2_SDRAM_DDR2_BankAddr_pin
 PORT DDR2_Addr = fpga_0_DDR2_SDRAM_DDR2_Addr_pin
 PORT DDR2_DQ = fpga_0_DDR2_SDRAM_DDR2_DQ_pin
 PORT DDR2_DM = fpga_0_DDR2_SDRAM_DDR2_DM_pin
 PORT DDR2_DQS = fpga_0_DDR2_SDRAM_DDR2_DQS_pin
 PORT DDR2_DQS_n = fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin
END

BEGIN clock_generator
 PARAMETER INSTANCE = clock_generator_0
 PARAMETER C_CLKIN_FREQ = 100000000
 PARAMETER C_CLKOUT0_FREQ = 125000000
 PARAMETER C_CLKOUT0_PHASE = 90
 PARAMETER C_CLKOUT0_GROUP = PLL0
 PARAMETER C_CLKOUT0_BUF = TRUE
 PARAMETER C_CLKOUT1_FREQ = 125000000
 PARAMETER C_CLKOUT1_PHASE = 0
 PARAMETER C_CLKOUT1_GROUP = PLL0
 PARAMETER C_CLKOUT1_BUF = TRUE
 PARAMETER C_CLKOUT2_FREQ = 200000000
 PARAMETER C_CLKOUT2_PHASE = 0
 PARAMETER C_CLKOUT2_GROUP = NONE
 PARAMETER C_CLKOUT2_BUF = TRUE
 PARAMETER C_CLKOUT3_FREQ = 62500000
 PARAMETER C_CLKOUT3_PHASE = 0
 PARAMETER C_CLKOUT3_GROUP = PLL0
 PARAMETER C_CLKOUT3_BUF = TRUE
 PARAMETER C_EXT_RESET_HIGH = 0
 PARAMETER HW_VER = 4.01.a
 PARAMETER C_DEVICE = 5vlx50t
 PARAMETER C_PACKAGE = ff1136
 PARAMETER C_SPEEDGRADE = -1
 PARAMETER C_CLKOUT4_FREQ = 75000000
 PARAMETER C_CLKOUT5_FREQ = 25000000
 PORT CLKIN = dcm_clk_s
 PORT CLKOUT0 = clk_125_0000MHz90PLL0
 PORT CLKOUT1 = clk_125_0000MHzPLL0
 PORT CLKOUT2 = clk_200_0000MHz
 PORT CLKOUT3 = clk_62_5000MHzPLL0
 PORT RST = sys_rst_s
 PORT LOCKED = Dcm_all_locked
 PORT CLKOUT4 = clk_75_0000MHz
 PORT CLKOUT5 = clk_25_0000MHz
END

BEGIN mdm
 PARAMETER INSTANCE = mdm_0
 PARAMETER C_MB_DBG_PORTS = 1
 PARAMETER C_USE_UART = 1
 PARAMETER HW_VER = 2.00.a
 PARAMETER C_BASEADDR = 0x84400000
 PARAMETER C_HIGHADDR = 0x8440ffff
 BUS_INTERFACE SPLB = mb_plb
 BUS_INTERFACE MBDEBUG_0 = microblaze_0_mdm_bus
 PORT Debug_SYS_Rst = Debug_SYS_Rst
END

BEGIN proc_sys_reset
 PARAMETER INSTANCE = proc_sys_reset_0
 PARAMETER C_EXT_RESET_HIGH = 0
 PARAMETER HW_VER = 3.00.a
 PORT Slowest_sync_clk = clk_125_0000MHzPLL0
 PORT Ext_Reset_In = sys_rst_s
 PORT MB_Debug_Sys_Rst = Debug_SYS_Rst
 PORT Dcm_locked = Dcm_all_locked
 PORT MB_Reset = mb_reset
 PORT Bus_Struct_Reset = sys_bus_reset
 PORT Peripheral_Reset = sys_periph_reset
END

BEGIN dvma
 PARAMETER INSTANCE = dvma_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0xc7600000
 PARAMETER C_HIGHADDR = 0xc760ffff
 BUS_INTERFACE SPLB = mb_plb
 BUS_INTERFACE VFBC_IN = dvma_0_VFBC_IN
 BUS_INTERFACE XSVI_OUT = dvma_0_XSVI_OUT
 PORT PIXCLK_I = clk_75_0000MHz
 PORT PLL_LOCKED_I = Dcm_all_locked
END

BEGIN hdmi
 PARAMETER INSTANCE = hdmi_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0xcf400000
 PARAMETER C_HIGHADDR = 0xcf40ffff
 BUS_INTERFACE SPLB = mb_plb
 BUS_INTERFACE XSVI_IN = dvma_0_XSVI_OUT
 PORT CH7301_clk_p = hdmi_0_CH7301_clk_p
 PORT CH7301_clk_n = hdmi_0_CH7301_clk_n
 PORT CH7301_data = hdmi_0_CH7301_data
 PORT CH7301_h_sync = hdmi_0_CH7301_h_sync
 PORT CH7301_v_sync = hdmi_0_CH7301_v_sync
 PORT CH7301_de = hdmi_0_CH7301_de
 PORT CH7301_scl = hdmi_0_CH7301_scl
 PORT CH7301_sda = hdmi_0_CH7301_sda
 PORT CH7301_rstn = hdmi_0_CH7301_rstn
END

BEGIN vmodcam_ctrl
 PARAMETER INSTANCE = Cam_Ctrl_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0xcfa20000
 PARAMETER C_HIGHADDR = 0xcfa2ffff
 BUS_INTERFACE SPLB = mb_plb
 BUS_INTERFACE VFBC_OUT = Cam_Ctrl_0_VFBC_OUT
 PORT CAM_MCLK = Cam_Ctrl_0_CAM_MCLK
 PORT CAM_RST_N = Cam_Ctrl_0_CAM_RST_N
 PORT CAM_POWERDOWN = Cam_Ctrl_0_CAM_POWERDOWN
 PORT CAM_PCLK = Cam_Ctrl_0_CAM_PCLK
 PORT CAM_FV = Cam_Ctrl_0_CAM_FV
 PORT CAM_LV = Cam_Ctrl_0_CAM_LV
 PORT CAM_DATA = Cam_Ctrl_0_CAM_DATA
 PORT Clk24M_I = clk_25_0000MHz
 PORT CLK24M_LOCKED_I = Dcm_all_locked
END

BEGIN vmodcam_ctrl
 PARAMETER INSTANCE = Cam_Ctrl_1
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0xcfa00000
 PARAMETER C_HIGHADDR = 0xcfa0ffff
 BUS_INTERFACE SPLB = mb_plb
 BUS_INTERFACE VFBC_OUT = Cam_Ctrl_1_VFBC_OUT
 PORT CAM_MCLK = Cam_Ctrl_1_CAM_MCLK
 PORT CAM_RST_N = Cam_Ctrl_1_CAM_RST_N
 PORT CAM_POWERDOWN = Cam_Ctrl_1_CAM_POWERDOWN
 PORT CAM_PCLK = Cam_Ctrl_1_CAM_PCLK
 PORT CAM_FV = Cam_Ctrl_1_CAM_FV
 PORT CAM_LV = Cam_Ctrl_1_CAM_LV
 PORT CAM_DATA = Cam_Ctrl_1_CAM_DATA
 PORT Clk24M_I = clk_25_0000MHz
 PORT CLK24M_LOCKED_I = Dcm_all_locked
END

BEGIN xps_iic
 PARAMETER INSTANCE = Cam_Iic_0
 PARAMETER HW_VER = 2.03.a
 PARAMETER C_BASEADDR = 0x81620000
 PARAMETER C_HIGHADDR = 0x8162ffff
 BUS_INTERFACE SPLB = mb_plb
 PORT Sda = Cam_Iic_0_Sda
 PORT Scl = Cam_Iic_0_Scl
END

BEGIN xps_iic
 PARAMETER INSTANCE = Cam_Iic_1
 PARAMETER HW_VER = 2.03.a
 PARAMETER C_BASEADDR = 0x81600000
 PARAMETER C_HIGHADDR = 0x8160ffff
 BUS_INTERFACE SPLB = mb_plb
 PORT Sda = Cam_Iic_1_Sda
 PORT Scl = Cam_Iic_1_Scl
END

