
GccApplication1.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000062  00800100  000005f6  0000068a  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000005f6  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000045  00800162  00800162  000006ec  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  000006ec  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  0000071c  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000100  00000000  00000000  0000075c  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   000015d6  00000000  00000000  0000085c  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000ac1  00000000  00000000  00001e32  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000af2  00000000  00000000  000028f3  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000002ac  00000000  00000000  000033e8  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000005b0  00000000  00000000  00003694  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000c4a  00000000  00000000  00003c44  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000118  00000000  00000000  0000488e  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 34 00 	jmp	0x68	; 0x68 <__ctors_end>
   4:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
   8:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
   c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  10:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  14:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  18:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  1c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  20:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  24:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  28:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  2c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  30:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  34:	0c 94 41 01 	jmp	0x282	; 0x282 <__vector_13>
  38:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  3c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  40:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  44:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  48:	0c 94 2f 02 	jmp	0x45e	; 0x45e <__vector_18>
  4c:	0c 94 5d 02 	jmp	0x4ba	; 0x4ba <__vector_19>
  50:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  54:	0c 94 56 01 	jmp	0x2ac	; 0x2ac <__vector_21>
  58:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  5c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  60:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  64:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>

00000068 <__ctors_end>:
  68:	11 24       	eor	r1, r1
  6a:	1f be       	out	0x3f, r1	; 63
  6c:	cf ef       	ldi	r28, 0xFF	; 255
  6e:	d8 e0       	ldi	r29, 0x08	; 8
  70:	de bf       	out	0x3e, r29	; 62
  72:	cd bf       	out	0x3d, r28	; 61

00000074 <__do_copy_data>:
  74:	11 e0       	ldi	r17, 0x01	; 1
  76:	a0 e0       	ldi	r26, 0x00	; 0
  78:	b1 e0       	ldi	r27, 0x01	; 1
  7a:	e6 ef       	ldi	r30, 0xF6	; 246
  7c:	f5 e0       	ldi	r31, 0x05	; 5
  7e:	02 c0       	rjmp	.+4      	; 0x84 <__do_copy_data+0x10>
  80:	05 90       	lpm	r0, Z+
  82:	0d 92       	st	X+, r0
  84:	a2 36       	cpi	r26, 0x62	; 98
  86:	b1 07       	cpc	r27, r17
  88:	d9 f7       	brne	.-10     	; 0x80 <__do_copy_data+0xc>

0000008a <__do_clear_bss>:
  8a:	21 e0       	ldi	r18, 0x01	; 1
  8c:	a2 e6       	ldi	r26, 0x62	; 98
  8e:	b1 e0       	ldi	r27, 0x01	; 1
  90:	01 c0       	rjmp	.+2      	; 0x94 <.do_clear_bss_start>

00000092 <.do_clear_bss_loop>:
  92:	1d 92       	st	X+, r1

00000094 <.do_clear_bss_start>:
  94:	a7 3a       	cpi	r26, 0xA7	; 167
  96:	b2 07       	cpc	r27, r18
  98:	e1 f7       	brne	.-8      	; 0x92 <.do_clear_bss_loop>
  9a:	0e 94 f6 00 	call	0x1ec	; 0x1ec <main>
  9e:	0c 94 f9 02 	jmp	0x5f2	; 0x5f2 <_exit>

000000a2 <__bad_interrupt>:
  a2:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000a6 <toggle_e>:

    while ( (c = pgm_read_byte(progmem_s++)) )
    {
        lcd_putc(c);
    }
}/* lcd_puts_p */
  a6:	29 9a       	sbi	0x05, 1	; 5
  a8:	85 e0       	ldi	r24, 0x05	; 5
  aa:	8a 95       	dec	r24
  ac:	f1 f7       	brne	.-4      	; 0xaa <toggle_e+0x4>
  ae:	00 00       	nop
  b0:	29 98       	cbi	0x05, 1	; 5
  b2:	08 95       	ret

000000b4 <lcd_write>:
  b4:	cf 93       	push	r28
  b6:	c8 2f       	mov	r28, r24
  b8:	66 23       	and	r22, r22
  ba:	11 f0       	breq	.+4      	; 0xc0 <lcd_write+0xc>
  bc:	28 9a       	sbi	0x05, 0	; 5
  be:	01 c0       	rjmp	.+2      	; 0xc2 <lcd_write+0xe>
  c0:	28 98       	cbi	0x05, 0	; 5
  c2:	54 9a       	sbi	0x0a, 4	; 10
  c4:	55 9a       	sbi	0x0a, 5	; 10
  c6:	56 9a       	sbi	0x0a, 6	; 10
  c8:	57 9a       	sbi	0x0a, 7	; 10
  ca:	5f 98       	cbi	0x0b, 7	; 11
  cc:	5e 98       	cbi	0x0b, 6	; 11
  ce:	5d 98       	cbi	0x0b, 5	; 11
  d0:	5c 98       	cbi	0x0b, 4	; 11
  d2:	cc 23       	and	r28, r28
  d4:	0c f4       	brge	.+2      	; 0xd8 <lcd_write+0x24>
  d6:	5f 9a       	sbi	0x0b, 7	; 11
  d8:	c6 fd       	sbrc	r28, 6
  da:	5e 9a       	sbi	0x0b, 6	; 11
  dc:	c5 fd       	sbrc	r28, 5
  de:	5d 9a       	sbi	0x0b, 5	; 11
  e0:	c4 fd       	sbrc	r28, 4
  e2:	5c 9a       	sbi	0x0b, 4	; 11
  e4:	0e 94 53 00 	call	0xa6	; 0xa6 <toggle_e>
  e8:	5f 98       	cbi	0x0b, 7	; 11
  ea:	5e 98       	cbi	0x0b, 6	; 11
  ec:	5d 98       	cbi	0x0b, 5	; 11
  ee:	5c 98       	cbi	0x0b, 4	; 11
  f0:	c3 fd       	sbrc	r28, 3
  f2:	5f 9a       	sbi	0x0b, 7	; 11
  f4:	c2 fd       	sbrc	r28, 2
  f6:	5e 9a       	sbi	0x0b, 6	; 11
  f8:	c1 fd       	sbrc	r28, 1
  fa:	5d 9a       	sbi	0x0b, 5	; 11
  fc:	c0 fd       	sbrc	r28, 0
  fe:	5c 9a       	sbi	0x0b, 4	; 11
 100:	0e 94 53 00 	call	0xa6	; 0xa6 <toggle_e>
 104:	5c 9a       	sbi	0x0b, 4	; 11
 106:	5d 9a       	sbi	0x0b, 5	; 11
 108:	5e 9a       	sbi	0x0b, 6	; 11
 10a:	5f 9a       	sbi	0x0b, 7	; 11
 10c:	87 eb       	ldi	r24, 0xB7	; 183
 10e:	9b e0       	ldi	r25, 0x0B	; 11
 110:	01 97       	sbiw	r24, 0x01	; 1
 112:	f1 f7       	brne	.-4      	; 0x110 <lcd_write+0x5c>
 114:	00 c0       	rjmp	.+0      	; 0x116 <lcd_write+0x62>
 116:	00 00       	nop
 118:	cf 91       	pop	r28
 11a:	08 95       	ret

0000011c <lcd_command>:
 11c:	60 e0       	ldi	r22, 0x00	; 0
 11e:	0e 94 5a 00 	call	0xb4	; 0xb4 <lcd_write>
 122:	08 95       	ret

00000124 <lcd_gotoxy>:
 124:	61 11       	cpse	r22, r1
 126:	04 c0       	rjmp	.+8      	; 0x130 <lcd_gotoxy+0xc>
 128:	80 58       	subi	r24, 0x80	; 128
 12a:	0e 94 8e 00 	call	0x11c	; 0x11c <lcd_command>
 12e:	08 95       	ret
 130:	80 54       	subi	r24, 0x40	; 64
 132:	0e 94 8e 00 	call	0x11c	; 0x11c <lcd_command>
 136:	08 95       	ret

00000138 <lcd_clrscr>:
 138:	81 e0       	ldi	r24, 0x01	; 1
 13a:	0e 94 8e 00 	call	0x11c	; 0x11c <lcd_command>
 13e:	08 95       	ret

00000140 <lcd_putc>:
 140:	61 e0       	ldi	r22, 0x01	; 1
 142:	0e 94 5a 00 	call	0xb4	; 0xb4 <lcd_write>
 146:	08 95       	ret

00000148 <lcd_puts>:
 148:	cf 93       	push	r28
 14a:	df 93       	push	r29
 14c:	ec 01       	movw	r28, r24
 14e:	21 96       	adiw	r28, 0x01	; 1
 150:	fc 01       	movw	r30, r24
 152:	80 81       	ld	r24, Z
 154:	88 23       	and	r24, r24
 156:	29 f0       	breq	.+10     	; 0x162 <lcd_puts+0x1a>
 158:	0e 94 a0 00 	call	0x140	; 0x140 <lcd_putc>
 15c:	89 91       	ld	r24, Y+
 15e:	81 11       	cpse	r24, r1
 160:	fb cf       	rjmp	.-10     	; 0x158 <lcd_puts+0x10>
 162:	df 91       	pop	r29
 164:	cf 91       	pop	r28
 166:	08 95       	ret

00000168 <lcd_init>:
*                  LCD_DISP_ON_CURSOR      display on, cursor on
*                  LCD_DISP_CURSOR_BLINK   display on, cursor on flashing
*  Returns:  none
*************************************************************************/
void lcd_init(uint8_t dispAttr)
{
 168:	cf 93       	push	r28
 16a:	c8 2f       	mov	r28, r24
        DDR(LCD_E_PORT)     |= _BV(LCD_E_PIN);
    }
    else
    {
        /* configure all port bits as output (LCD data and control lines on different ports */
        DDR(LCD_RS_PORT)    |= _BV(LCD_RS_PIN);
 16c:	20 9a       	sbi	0x04, 0	; 4
        DDR(LCD_RW_PORT)    |= _BV(LCD_RW_PIN);
 16e:	55 9a       	sbi	0x0a, 5	; 10
        DDR(LCD_E_PORT)     |= _BV(LCD_E_PIN);
 170:	21 9a       	sbi	0x04, 1	; 4
        DDR(LCD_DATA0_PORT) |= _BV(LCD_DATA0_PIN);
 172:	54 9a       	sbi	0x0a, 4	; 10
        DDR(LCD_DATA1_PORT) |= _BV(LCD_DATA1_PIN);
 174:	55 9a       	sbi	0x0a, 5	; 10
        DDR(LCD_DATA2_PORT) |= _BV(LCD_DATA2_PIN);
 176:	56 9a       	sbi	0x0a, 6	; 10
        DDR(LCD_DATA3_PORT) |= _BV(LCD_DATA3_PIN);
 178:	57 9a       	sbi	0x0a, 7	; 10
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 17a:	8f ef       	ldi	r24, 0xFF	; 255
 17c:	99 ef       	ldi	r25, 0xF9	; 249
 17e:	01 97       	sbiw	r24, 0x01	; 1
 180:	f1 f7       	brne	.-4      	; 0x17e <lcd_init+0x16>
 182:	00 c0       	rjmp	.+0      	; 0x184 <lcd_init+0x1c>
 184:	00 00       	nop
    }
    delay(LCD_DELAY_BOOTUP); /* wait 16ms or more after power-on       */

    /* initial write to lcd is 8bit */
    LCD_DATA1_PORT |= _BV(LCD_DATA1_PIN); // LCD_FUNCTION>>4;
 186:	5d 9a       	sbi	0x0b, 5	; 11
    LCD_DATA0_PORT |= _BV(LCD_DATA0_PIN); // LCD_FUNCTION_8BIT>>4;
 188:	5c 9a       	sbi	0x0b, 4	; 11
    lcd_e_toggle();
 18a:	0e 94 53 00 	call	0xa6	; 0xa6 <toggle_e>
 18e:	8f e1       	ldi	r24, 0x1F	; 31
 190:	9e e4       	ldi	r25, 0x4E	; 78
 192:	01 97       	sbiw	r24, 0x01	; 1
 194:	f1 f7       	brne	.-4      	; 0x192 <lcd_init+0x2a>
 196:	00 c0       	rjmp	.+0      	; 0x198 <lcd_init+0x30>
 198:	00 00       	nop
    delay(LCD_DELAY_INIT); /* delay, busy flag can't be checked here */

    /* repeat last command */
    lcd_e_toggle();
 19a:	0e 94 53 00 	call	0xa6	; 0xa6 <toggle_e>
 19e:	8f ef       	ldi	r24, 0xFF	; 255
 1a0:	90 e0       	ldi	r25, 0x00	; 0
 1a2:	01 97       	sbiw	r24, 0x01	; 1
 1a4:	f1 f7       	brne	.-4      	; 0x1a2 <lcd_init+0x3a>
 1a6:	00 c0       	rjmp	.+0      	; 0x1a8 <lcd_init+0x40>
 1a8:	00 00       	nop
    delay(LCD_DELAY_INIT_REP); /* delay, busy flag can't be checked here */

    /* repeat last command a third time */
    lcd_e_toggle();
 1aa:	0e 94 53 00 	call	0xa6	; 0xa6 <toggle_e>
 1ae:	8f ef       	ldi	r24, 0xFF	; 255
 1b0:	90 e0       	ldi	r25, 0x00	; 0
 1b2:	01 97       	sbiw	r24, 0x01	; 1
 1b4:	f1 f7       	brne	.-4      	; 0x1b2 <lcd_init+0x4a>
 1b6:	00 c0       	rjmp	.+0      	; 0x1b8 <lcd_init+0x50>
 1b8:	00 00       	nop
    delay(LCD_DELAY_INIT_REP); /* delay, busy flag can't be checked here */

    /* now configure for 4bit mode */
    LCD_DATA0_PORT &= ~_BV(LCD_DATA0_PIN); // LCD_FUNCTION_4BIT_1LINE>>4
 1ba:	5c 98       	cbi	0x0b, 4	; 11
    lcd_e_toggle();
 1bc:	0e 94 53 00 	call	0xa6	; 0xa6 <toggle_e>
 1c0:	8f ef       	ldi	r24, 0xFF	; 255
 1c2:	90 e0       	ldi	r25, 0x00	; 0
 1c4:	01 97       	sbiw	r24, 0x01	; 1
 1c6:	f1 f7       	brne	.-4      	; 0x1c4 <lcd_init+0x5c>
 1c8:	00 c0       	rjmp	.+0      	; 0x1ca <lcd_init+0x62>
 1ca:	00 00       	nop
    /* Display with KS0073 controller requires special commands for enabling 4 line mode */
    lcd_command(KS0073_EXTENDED_FUNCTION_REGISTER_ON);
    lcd_command(KS0073_4LINES_MODE);
    lcd_command(KS0073_EXTENDED_FUNCTION_REGISTER_OFF);
    #else
    lcd_command(LCD_FUNCTION_DEFAULT); /* function set: display lines  */
 1cc:	88 e2       	ldi	r24, 0x28	; 40
 1ce:	0e 94 8e 00 	call	0x11c	; 0x11c <lcd_command>
    #endif
    lcd_command(LCD_DISP_OFF);     /* display off                  */
 1d2:	88 e0       	ldi	r24, 0x08	; 8
 1d4:	0e 94 8e 00 	call	0x11c	; 0x11c <lcd_command>
    lcd_clrscr();                  /* display clear                */
 1d8:	0e 94 9c 00 	call	0x138	; 0x138 <lcd_clrscr>
    lcd_command(LCD_MODE_DEFAULT); /* set entry mode               */
 1dc:	86 e0       	ldi	r24, 0x06	; 6
 1de:	0e 94 8e 00 	call	0x11c	; 0x11c <lcd_command>
    lcd_command(dispAttr);         /* display/cursor control       */
 1e2:	8c 2f       	mov	r24, r28
 1e4:	0e 94 8e 00 	call	0x11c	; 0x11c <lcd_command>
 1e8:	cf 91       	pop	r28
 1ea:	08 95       	ret

000001ec <main>:
 * and UART.
 */
int main(void)
{
    // Initialize LCD display
    lcd_init(LCD_DISP_ON);
 1ec:	8c e0       	ldi	r24, 0x0C	; 12
 1ee:	0e 94 b4 00 	call	0x168	; 0x168 <lcd_init>
    lcd_gotoxy(0, 0);
 1f2:	60 e0       	ldi	r22, 0x00	; 0
 1f4:	80 e0       	ldi	r24, 0x00	; 0
 1f6:	0e 94 92 00 	call	0x124	; 0x124 <lcd_gotoxy>
    lcd_puts("value:");
 1fa:	8b e0       	ldi	r24, 0x0B	; 11
 1fc:	91 e0       	ldi	r25, 0x01	; 1
 1fe:	0e 94 a4 00 	call	0x148	; 0x148 <lcd_puts>
    lcd_gotoxy(0, 1);
 202:	61 e0       	ldi	r22, 0x01	; 1
 204:	80 e0       	ldi	r24, 0x00	; 0
 206:	0e 94 92 00 	call	0x124	; 0x124 <lcd_gotoxy>
    lcd_puts("key:       par:");
 20a:	82 e1       	ldi	r24, 0x12	; 18
 20c:	91 e0       	ldi	r25, 0x01	; 1
 20e:	0e 94 a4 00 	call	0x148	; 0x148 <lcd_puts>

    // Configure ADC to convert PC0[A0] analog value
    // Set ADC reference to AVcc
	ADMUX |= (1 << REFS0);
 212:	ec e7       	ldi	r30, 0x7C	; 124
 214:	f0 e0       	ldi	r31, 0x00	; 0
 216:	80 81       	ld	r24, Z
 218:	80 64       	ori	r24, 0x40	; 64
 21a:	80 83       	st	Z, r24
	ADMUX &= ~(1 << REFS1);
 21c:	80 81       	ld	r24, Z
 21e:	8f 77       	andi	r24, 0x7F	; 127
 220:	80 83       	st	Z, r24
    // Set input channet to ADC0
	ADMUX &= ~(1 << MUX0);
 222:	80 81       	ld	r24, Z
 224:	8e 7f       	andi	r24, 0xFE	; 254
 226:	80 83       	st	Z, r24
	ADMUX &= ~(1 << MUX1);
 228:	80 81       	ld	r24, Z
 22a:	8d 7f       	andi	r24, 0xFD	; 253
 22c:	80 83       	st	Z, r24
	ADMUX &= ~(1 << MUX2);
 22e:	80 81       	ld	r24, Z
 230:	8b 7f       	andi	r24, 0xFB	; 251
 232:	80 83       	st	Z, r24
	ADMUX &= ~(1 << MUX3);
 234:	80 81       	ld	r24, Z
 236:	87 7f       	andi	r24, 0xF7	; 247
 238:	80 83       	st	Z, r24
    // Enable ADC module
	ADCSRA |= (1 << ADEN);
 23a:	ea e7       	ldi	r30, 0x7A	; 122
 23c:	f0 e0       	ldi	r31, 0x00	; 0
 23e:	80 81       	ld	r24, Z
 240:	80 68       	ori	r24, 0x80	; 128
 242:	80 83       	st	Z, r24
    // Enable conversion complete interrupt
	ADCSRA |= (1 << ADIE);
 244:	80 81       	ld	r24, Z
 246:	88 60       	ori	r24, 0x08	; 8
 248:	80 83       	st	Z, r24
    // Set clock prescaler to 128
	ADCSRA |= (1 << ADPS0);
 24a:	80 81       	ld	r24, Z
 24c:	81 60       	ori	r24, 0x01	; 1
 24e:	80 83       	st	Z, r24
	ADCSRA |= (1 << ADPS1);
 250:	80 81       	ld	r24, Z
 252:	82 60       	ori	r24, 0x02	; 2
 254:	80 83       	st	Z, r24
	ADCSRA |= (1 << ADPS2);
 256:	80 81       	ld	r24, Z
 258:	84 60       	ori	r24, 0x04	; 4
 25a:	80 83       	st	Z, r24
    // Configure 16-bit Timer/Counter1 to start ADC conversion
    // Enable interrupt and set the overflow prescaler to 262 ms
	TIM1_overflow_1s();
 25c:	e1 e8       	ldi	r30, 0x81	; 129
 25e:	f0 e0       	ldi	r31, 0x00	; 0
 260:	80 81       	ld	r24, Z
 262:	8c 7f       	andi	r24, 0xFC	; 252
 264:	80 83       	st	Z, r24
 266:	80 81       	ld	r24, Z
 268:	84 60       	ori	r24, 0x04	; 4
 26a:	80 83       	st	Z, r24
	TIM1_overflow_interrupt_enable();
 26c:	ef e6       	ldi	r30, 0x6F	; 111
 26e:	f0 e0       	ldi	r31, 0x00	; 0
 270:	80 81       	ld	r24, Z
 272:	81 60       	ori	r24, 0x01	; 1
 274:	80 83       	st	Z, r24
    // Initialize UART to asynchronous, 8N1, 9600
	uart_init(UART_BAUD_SELECT(9600,F_CPU));
 276:	87 e6       	ldi	r24, 0x67	; 103
 278:	90 e0       	ldi	r25, 0x00	; 0
 27a:	0e 94 87 02 	call	0x50e	; 0x50e <uart_init>
    // Enables interrupts by setting the global interrupt mask
    sei();
 27e:	78 94       	sei
 280:	ff cf       	rjmp	.-2      	; 0x280 <main+0x94>

00000282 <__vector_13>:
/**
 * ISR starts when Timer/Counter1 overflows. Use single conversion mode
 * and start conversion four times per second.
 */
ISR(TIMER1_OVF_vect)
{
 282:	1f 92       	push	r1
 284:	0f 92       	push	r0
 286:	0f b6       	in	r0, 0x3f	; 63
 288:	0f 92       	push	r0
 28a:	11 24       	eor	r1, r1
 28c:	8f 93       	push	r24
 28e:	ef 93       	push	r30
 290:	ff 93       	push	r31
    // Start ADC conversion
	ADCSRA |= (1 << ADSC);
 292:	ea e7       	ldi	r30, 0x7A	; 122
 294:	f0 e0       	ldi	r31, 0x00	; 0
 296:	80 81       	ld	r24, Z
 298:	80 64       	ori	r24, 0x40	; 64
 29a:	80 83       	st	Z, r24
}
 29c:	ff 91       	pop	r31
 29e:	ef 91       	pop	r30
 2a0:	8f 91       	pop	r24
 2a2:	0f 90       	pop	r0
 2a4:	0f be       	out	0x3f, r0	; 63
 2a6:	0f 90       	pop	r0
 2a8:	1f 90       	pop	r1
 2aa:	18 95       	reti

000002ac <__vector_21>:
/**
 * ISR starts when ADC complets the convertion. Display value on LCD
 * and send it to UART.
 */
ISR(ADC_vect)
{
 2ac:	1f 92       	push	r1
 2ae:	0f 92       	push	r0
 2b0:	0f b6       	in	r0, 0x3f	; 63
 2b2:	0f 92       	push	r0
 2b4:	11 24       	eor	r1, r1
 2b6:	0f 93       	push	r16
 2b8:	1f 93       	push	r17
 2ba:	2f 93       	push	r18
 2bc:	3f 93       	push	r19
 2be:	4f 93       	push	r20
 2c0:	5f 93       	push	r21
 2c2:	6f 93       	push	r22
 2c4:	7f 93       	push	r23
 2c6:	8f 93       	push	r24
 2c8:	9f 93       	push	r25
 2ca:	af 93       	push	r26
 2cc:	bf 93       	push	r27
 2ce:	ef 93       	push	r30
 2d0:	ff 93       	push	r31
 2d2:	cf 93       	push	r28
 2d4:	df 93       	push	r29
 2d6:	cd b7       	in	r28, 0x3d	; 61
 2d8:	de b7       	in	r29, 0x3e	; 62
 2da:	2a 97       	sbiw	r28, 0x0a	; 10
 2dc:	de bf       	out	0x3e, r29	; 62
 2de:	cd bf       	out	0x3d, r28	; 61
    // WRITE YOUR CODE HERE
    uint16_t value = ADC;
 2e0:	88 e7       	ldi	r24, 0x78	; 120
 2e2:	90 e0       	ldi	r25, 0x00	; 0
 2e4:	fc 01       	movw	r30, r24
 2e6:	20 81       	ld	r18, Z
 2e8:	31 81       	ldd	r19, Z+1	; 0x01
	uint8_t parity = 0;
    char lcd_string[10] = "          ";
 2ea:	2a e0       	ldi	r18, 0x0A	; 10
 2ec:	e0 e0       	ldi	r30, 0x00	; 0
 2ee:	f1 e0       	ldi	r31, 0x01	; 1
 2f0:	de 01       	movw	r26, r28
 2f2:	11 96       	adiw	r26, 0x01	; 1
 2f4:	01 90       	ld	r0, Z+
 2f6:	0d 92       	st	X+, r0
 2f8:	2a 95       	dec	r18
 2fa:	e1 f7       	brne	.-8      	; 0x2f4 <__vector_21+0x48>

    value = ADC;					// Copy ADC result to 16-bit variable
 2fc:	fc 01       	movw	r30, r24
 2fe:	00 81       	ld	r16, Z
 300:	11 81       	ldd	r17, Z+1	; 0x01
	lcd_gotoxy(6, 0);
 302:	60 e0       	ldi	r22, 0x00	; 0
 304:	86 e0       	ldi	r24, 0x06	; 6
 306:	0e 94 92 00 	call	0x124	; 0x124 <lcd_gotoxy>
	lcd_puts(lcd_string);
 30a:	ce 01       	movw	r24, r28
 30c:	01 96       	adiw	r24, 0x01	; 1
 30e:	0e 94 a4 00 	call	0x148	; 0x148 <lcd_puts>
    } else if (__radix < 2 || __radix > 36) {
	*__s = 0;
	return __s;
    } else {
	extern char *__itoa_ncheck (int, char *, unsigned char);
	return __itoa_ncheck (__val, __s, __radix);
 312:	4a e0       	ldi	r20, 0x0A	; 10
 314:	be 01       	movw	r22, r28
 316:	6f 5f       	subi	r22, 0xFF	; 255
 318:	7f 4f       	sbci	r23, 0xFF	; 255
 31a:	c8 01       	movw	r24, r16
 31c:	0e 94 c4 02 	call	0x588	; 0x588 <__itoa_ncheck>

	// Decimal
	itoa(value, lcd_string, 10);
    lcd_gotoxy(6, 0);
 320:	60 e0       	ldi	r22, 0x00	; 0
 322:	86 e0       	ldi	r24, 0x06	; 6
 324:	0e 94 92 00 	call	0x124	; 0x124 <lcd_gotoxy>
	lcd_puts(lcd_string);
 328:	ce 01       	movw	r24, r28
 32a:	01 96       	adiw	r24, 0x01	; 1
 32c:	0e 94 a4 00 	call	0x148	; 0x148 <lcd_puts>

	// UART decimal
	uart_puts("ADC value in decimal: ");
 330:	82 e2       	ldi	r24, 0x22	; 34
 332:	91 e0       	ldi	r25, 0x01	; 1
 334:	0e 94 b5 02 	call	0x56a	; 0x56a <uart_puts>
	uart_puts(lcd_string);
 338:	ce 01       	movw	r24, r28
 33a:	01 96       	adiw	r24, 0x01	; 1
 33c:	0e 94 b5 02 	call	0x56a	; 0x56a <uart_puts>
	uart_puts("\r\n");
 340:	89 e3       	ldi	r24, 0x39	; 57
 342:	91 e0       	ldi	r25, 0x01	; 1
 344:	0e 94 b5 02 	call	0x56a	; 0x56a <uart_puts>
 348:	40 e1       	ldi	r20, 0x10	; 16
 34a:	be 01       	movw	r22, r28
 34c:	6f 5f       	subi	r22, 0xFF	; 255
 34e:	7f 4f       	sbci	r23, 0xFF	; 255
 350:	c8 01       	movw	r24, r16
 352:	0e 94 c4 02 	call	0x588	; 0x588 <__itoa_ncheck>

	// Hexa
	itoa(value, lcd_string, 16);
	lcd_gotoxy(13, 0);
 356:	60 e0       	ldi	r22, 0x00	; 0
 358:	8d e0       	ldi	r24, 0x0D	; 13
 35a:	0e 94 92 00 	call	0x124	; 0x124 <lcd_gotoxy>
	lcd_puts(lcd_string);
 35e:	ce 01       	movw	r24, r28
 360:	01 96       	adiw	r24, 0x01	; 1
 362:	0e 94 a4 00 	call	0x148	; 0x148 <lcd_puts>

	// Buttons
	lcd_gotoxy(4,1);
 366:	61 e0       	ldi	r22, 0x01	; 1
 368:	84 e0       	ldi	r24, 0x04	; 4
 36a:	0e 94 92 00 	call	0x124	; 0x124 <lcd_gotoxy>
	lcd_puts("      ");		
 36e:	8c e3       	ldi	r24, 0x3C	; 60
 370:	91 e0       	ldi	r25, 0x01	; 1
 372:	0e 94 a4 00 	call	0x148	; 0x148 <lcd_puts>
	lcd_gotoxy(4,1);
 376:	61 e0       	ldi	r22, 0x01	; 1
 378:	84 e0       	ldi	r24, 0x04	; 4
 37a:	0e 94 92 00 	call	0x124	; 0x124 <lcd_gotoxy>
	if (value>1016)
 37e:	09 3f       	cpi	r16, 0xF9	; 249
 380:	f3 e0       	ldi	r31, 0x03	; 3
 382:	1f 07       	cpc	r17, r31
 384:	20 f0       	brcs	.+8      	; 0x38e <__vector_21+0xe2>
	{
		lcd_puts("None");
 386:	83 e4       	ldi	r24, 0x43	; 67
 388:	91 e0       	ldi	r25, 0x01	; 1
 38a:	0e 94 a4 00 	call	0x148	; 0x148 <lcd_puts>
	}
	if (value>85 && value<115)
 38e:	c8 01       	movw	r24, r16
 390:	86 55       	subi	r24, 0x56	; 86
 392:	91 09       	sbc	r25, r1
 394:	4d 97       	sbiw	r24, 0x1d	; 29
 396:	20 f4       	brcc	.+8      	; 0x3a0 <__vector_21+0xf4>
	{
		lcd_puts("Up");
 398:	88 e4       	ldi	r24, 0x48	; 72
 39a:	91 e0       	ldi	r25, 0x01	; 1
 39c:	0e 94 a4 00 	call	0x148	; 0x148 <lcd_puts>
	}
	if (value>210 && value<270)
 3a0:	c8 01       	movw	r24, r16
 3a2:	83 5d       	subi	r24, 0xD3	; 211
 3a4:	91 09       	sbc	r25, r1
 3a6:	cb 97       	sbiw	r24, 0x3b	; 59
 3a8:	20 f4       	brcc	.+8      	; 0x3b2 <__vector_21+0x106>
	{
		lcd_puts("Down");
 3aa:	8b e4       	ldi	r24, 0x4B	; 75
 3ac:	91 e0       	ldi	r25, 0x01	; 1
 3ae:	0e 94 a4 00 	call	0x148	; 0x148 <lcd_puts>
	}
	if (value>360 && value<420)
 3b2:	c8 01       	movw	r24, r16
 3b4:	89 56       	subi	r24, 0x69	; 105
 3b6:	91 40       	sbci	r25, 0x01	; 1
 3b8:	cb 97       	sbiw	r24, 0x3b	; 59
 3ba:	20 f4       	brcc	.+8      	; 0x3c4 <__vector_21+0x118>
	{
		lcd_puts("Left");
 3bc:	80 e5       	ldi	r24, 0x50	; 80
 3be:	91 e0       	ldi	r25, 0x01	; 1
 3c0:	0e 94 a4 00 	call	0x148	; 0x148 <lcd_puts>
	}
	if (value<10)
 3c4:	0a 30       	cpi	r16, 0x0A	; 10
 3c6:	11 05       	cpc	r17, r1
 3c8:	20 f4       	brcc	.+8      	; 0x3d2 <__vector_21+0x126>
	{
		lcd_puts("Right");
 3ca:	85 e5       	ldi	r24, 0x55	; 85
 3cc:	91 e0       	ldi	r25, 0x01	; 1
 3ce:	0e 94 a4 00 	call	0x148	; 0x148 <lcd_puts>
	}
	if (value>600 && value<680)
 3d2:	c8 01       	movw	r24, r16
 3d4:	89 55       	subi	r24, 0x59	; 89
 3d6:	92 40       	sbci	r25, 0x02	; 2
 3d8:	8f 34       	cpi	r24, 0x4F	; 79
 3da:	91 05       	cpc	r25, r1
 3dc:	20 f4       	brcc	.+8      	; 0x3e6 <__vector_21+0x13a>
	{
		lcd_puts("Select");
 3de:	8b e5       	ldi	r24, 0x5B	; 91
 3e0:	91 e0       	ldi	r25, 0x01	; 1
 3e2:	0e 94 a4 00 	call	0x148	; 0x148 <lcd_puts>
/**
 * ISR starts when ADC complets the convertion. Display value on LCD
 * and send it to UART.
 */
ISR(ADC_vect)
{
 3e6:	4a e0       	ldi	r20, 0x0A	; 10
 3e8:	50 e0       	ldi	r21, 0x00	; 0
	{
		lcd_puts("Select");
	}
	
	// Odd parity bit
	for (uint16_t i=512; i>=1; i=i/2)
 3ea:	20 e0       	ldi	r18, 0x00	; 0
 3ec:	32 e0       	ldi	r19, 0x02	; 2
 */
ISR(ADC_vect)
{
    // WRITE YOUR CODE HERE
    uint16_t value = ADC;
	uint8_t parity = 0;
 3ee:	80 e0       	ldi	r24, 0x00	; 0
	}
	
	// Odd parity bit
	for (uint16_t i=512; i>=1; i=i/2)
	{
		if (value>=i)
 3f0:	02 17       	cp	r16, r18
 3f2:	13 07       	cpc	r17, r19
 3f4:	18 f0       	brcs	.+6      	; 0x3fc <__vector_21+0x150>
		{
			value=value-i;
 3f6:	02 1b       	sub	r16, r18
 3f8:	13 0b       	sbc	r17, r19
			parity++;
 3fa:	8f 5f       	subi	r24, 0xFF	; 255
	{
		lcd_puts("Select");
	}
	
	// Odd parity bit
	for (uint16_t i=512; i>=1; i=i/2)
 3fc:	36 95       	lsr	r19
 3fe:	27 95       	ror	r18
 400:	41 50       	subi	r20, 0x01	; 1
 402:	51 09       	sbc	r21, r1
 404:	a9 f7       	brne	.-22     	; 0x3f0 <__vector_21+0x144>
		{
			value=value-i;
			parity++;
		}
	}
	parity++;
 406:	8f 5f       	subi	r24, 0xFF	; 255
 408:	4a e0       	ldi	r20, 0x0A	; 10
 40a:	be 01       	movw	r22, r28
 40c:	6f 5f       	subi	r22, 0xFF	; 255
 40e:	7f 4f       	sbci	r23, 0xFF	; 255
 410:	81 70       	andi	r24, 0x01	; 1
 412:	90 e0       	ldi	r25, 0x00	; 0
 414:	0e 94 c4 02 	call	0x588	; 0x588 <__itoa_ncheck>
	parity=parity%2;
	itoa(parity, lcd_string, 10);
	lcd_gotoxy(15,1);
 418:	61 e0       	ldi	r22, 0x01	; 1
 41a:	8f e0       	ldi	r24, 0x0F	; 15
 41c:	0e 94 92 00 	call	0x124	; 0x124 <lcd_gotoxy>
	lcd_puts(lcd_string);
 420:	ce 01       	movw	r24, r28
 422:	01 96       	adiw	r24, 0x01	; 1
 424:	0e 94 a4 00 	call	0x148	; 0x148 <lcd_puts>
} 
 428:	2a 96       	adiw	r28, 0x0a	; 10
 42a:	0f b6       	in	r0, 0x3f	; 63
 42c:	f8 94       	cli
 42e:	de bf       	out	0x3e, r29	; 62
 430:	0f be       	out	0x3f, r0	; 63
 432:	cd bf       	out	0x3d, r28	; 61
 434:	df 91       	pop	r29
 436:	cf 91       	pop	r28
 438:	ff 91       	pop	r31
 43a:	ef 91       	pop	r30
 43c:	bf 91       	pop	r27
 43e:	af 91       	pop	r26
 440:	9f 91       	pop	r25
 442:	8f 91       	pop	r24
 444:	7f 91       	pop	r23
 446:	6f 91       	pop	r22
 448:	5f 91       	pop	r21
 44a:	4f 91       	pop	r20
 44c:	3f 91       	pop	r19
 44e:	2f 91       	pop	r18
 450:	1f 91       	pop	r17
 452:	0f 91       	pop	r16
 454:	0f 90       	pop	r0
 456:	0f be       	out	0x3f, r0	; 63
 458:	0f 90       	pop	r0
 45a:	1f 90       	pop	r1
 45c:	18 95       	reti

0000045e <__vector_18>:
    /* store buffer index */
    UART_RxTail = tmptail;

    UART_LastRxError = 0;
    return (lastRxError << 8) + data;
}/* uart_getc */
 45e:	1f 92       	push	r1
 460:	0f 92       	push	r0
 462:	0f b6       	in	r0, 0x3f	; 63
 464:	0f 92       	push	r0
 466:	11 24       	eor	r1, r1
 468:	2f 93       	push	r18
 46a:	8f 93       	push	r24
 46c:	9f 93       	push	r25
 46e:	ef 93       	push	r30
 470:	ff 93       	push	r31
 472:	80 91 c0 00 	lds	r24, 0x00C0	; 0x8000c0 <__DATA_REGION_ORIGIN__+0x60>
 476:	20 91 c6 00 	lds	r18, 0x00C6	; 0x8000c6 <__DATA_REGION_ORIGIN__+0x66>
 47a:	8c 71       	andi	r24, 0x1C	; 28
 47c:	e0 91 64 01 	lds	r30, 0x0164	; 0x800164 <UART_RxHead>
 480:	ef 5f       	subi	r30, 0xFF	; 255
 482:	ef 71       	andi	r30, 0x1F	; 31
 484:	90 91 63 01 	lds	r25, 0x0163	; 0x800163 <UART_RxTail>
 488:	e9 17       	cp	r30, r25
 48a:	39 f0       	breq	.+14     	; 0x49a <__vector_18+0x3c>
 48c:	e0 93 64 01 	sts	0x0164, r30	; 0x800164 <UART_RxHead>
 490:	f0 e0       	ldi	r31, 0x00	; 0
 492:	e9 59       	subi	r30, 0x99	; 153
 494:	fe 4f       	sbci	r31, 0xFE	; 254
 496:	20 83       	st	Z, r18
 498:	01 c0       	rjmp	.+2      	; 0x49c <__vector_18+0x3e>
 49a:	82 e0       	ldi	r24, 0x02	; 2
 49c:	90 91 62 01 	lds	r25, 0x0162	; 0x800162 <__data_end>
 4a0:	89 2b       	or	r24, r25
 4a2:	80 93 62 01 	sts	0x0162, r24	; 0x800162 <__data_end>
 4a6:	ff 91       	pop	r31
 4a8:	ef 91       	pop	r30
 4aa:	9f 91       	pop	r25
 4ac:	8f 91       	pop	r24
 4ae:	2f 91       	pop	r18
 4b0:	0f 90       	pop	r0
 4b2:	0f be       	out	0x3f, r0	; 63
 4b4:	0f 90       	pop	r0
 4b6:	1f 90       	pop	r1
 4b8:	18 95       	reti

000004ba <__vector_19>:
 4ba:	1f 92       	push	r1
 4bc:	0f 92       	push	r0
 4be:	0f b6       	in	r0, 0x3f	; 63
 4c0:	0f 92       	push	r0
 4c2:	11 24       	eor	r1, r1
 4c4:	8f 93       	push	r24
 4c6:	9f 93       	push	r25
 4c8:	ef 93       	push	r30
 4ca:	ff 93       	push	r31
 4cc:	90 91 66 01 	lds	r25, 0x0166	; 0x800166 <UART_TxHead>
 4d0:	80 91 65 01 	lds	r24, 0x0165	; 0x800165 <UART_TxTail>
 4d4:	98 17       	cp	r25, r24
 4d6:	69 f0       	breq	.+26     	; 0x4f2 <__vector_19+0x38>
 4d8:	e0 91 65 01 	lds	r30, 0x0165	; 0x800165 <UART_TxTail>
 4dc:	ef 5f       	subi	r30, 0xFF	; 255
 4de:	ef 71       	andi	r30, 0x1F	; 31
 4e0:	e0 93 65 01 	sts	0x0165, r30	; 0x800165 <UART_TxTail>
 4e4:	f0 e0       	ldi	r31, 0x00	; 0
 4e6:	e9 57       	subi	r30, 0x79	; 121
 4e8:	fe 4f       	sbci	r31, 0xFE	; 254
 4ea:	80 81       	ld	r24, Z
 4ec:	80 93 c6 00 	sts	0x00C6, r24	; 0x8000c6 <__DATA_REGION_ORIGIN__+0x66>
 4f0:	05 c0       	rjmp	.+10     	; 0x4fc <__vector_19+0x42>
 4f2:	e1 ec       	ldi	r30, 0xC1	; 193
 4f4:	f0 e0       	ldi	r31, 0x00	; 0
 4f6:	80 81       	ld	r24, Z
 4f8:	8f 7d       	andi	r24, 0xDF	; 223
 4fa:	80 83       	st	Z, r24
 4fc:	ff 91       	pop	r31
 4fe:	ef 91       	pop	r30
 500:	9f 91       	pop	r25
 502:	8f 91       	pop	r24
 504:	0f 90       	pop	r0
 506:	0f be       	out	0x3f, r0	; 63
 508:	0f 90       	pop	r0
 50a:	1f 90       	pop	r1
 50c:	18 95       	reti

0000050e <uart_init>:
 50e:	10 92 66 01 	sts	0x0166, r1	; 0x800166 <UART_TxHead>
 512:	10 92 65 01 	sts	0x0165, r1	; 0x800165 <UART_TxTail>
 516:	10 92 64 01 	sts	0x0164, r1	; 0x800164 <UART_RxHead>
 51a:	10 92 63 01 	sts	0x0163, r1	; 0x800163 <UART_RxTail>
 51e:	99 23       	and	r25, r25
 520:	1c f4       	brge	.+6      	; 0x528 <uart_init+0x1a>
 522:	22 e0       	ldi	r18, 0x02	; 2
 524:	20 93 c0 00 	sts	0x00C0, r18	; 0x8000c0 <__DATA_REGION_ORIGIN__+0x60>
 528:	90 78       	andi	r25, 0x80	; 128
 52a:	90 93 c5 00 	sts	0x00C5, r25	; 0x8000c5 <__DATA_REGION_ORIGIN__+0x65>
 52e:	80 93 c4 00 	sts	0x00C4, r24	; 0x8000c4 <__DATA_REGION_ORIGIN__+0x64>
 532:	88 e9       	ldi	r24, 0x98	; 152
 534:	80 93 c1 00 	sts	0x00C1, r24	; 0x8000c1 <__DATA_REGION_ORIGIN__+0x61>
 538:	86 e0       	ldi	r24, 0x06	; 6
 53a:	80 93 c2 00 	sts	0x00C2, r24	; 0x8000c2 <__DATA_REGION_ORIGIN__+0x62>
 53e:	08 95       	ret

00000540 <uart_putc>:
void uart_putc(unsigned char data)
{
    unsigned char tmphead;


    tmphead = (UART_TxHead + 1) & UART_TX_BUFFER_MASK;
 540:	20 91 66 01 	lds	r18, 0x0166	; 0x800166 <UART_TxHead>
 544:	2f 5f       	subi	r18, 0xFF	; 255
 546:	2f 71       	andi	r18, 0x1F	; 31

    while (tmphead == UART_TxTail)
 548:	90 91 65 01 	lds	r25, 0x0165	; 0x800165 <UART_TxTail>
 54c:	29 17       	cp	r18, r25
 54e:	e1 f3       	breq	.-8      	; 0x548 <uart_putc+0x8>
    {
        ;/* wait for free space in buffer */
    }

    UART_TxBuf[tmphead] = data;
 550:	e2 2f       	mov	r30, r18
 552:	f0 e0       	ldi	r31, 0x00	; 0
 554:	e9 57       	subi	r30, 0x79	; 121
 556:	fe 4f       	sbci	r31, 0xFE	; 254
 558:	80 83       	st	Z, r24
    UART_TxHead         = tmphead;
 55a:	20 93 66 01 	sts	0x0166, r18	; 0x800166 <UART_TxHead>

    /* enable UDRE interrupt */
    UART0_CONTROL |= _BV(UART0_UDRIE);
 55e:	e1 ec       	ldi	r30, 0xC1	; 193
 560:	f0 e0       	ldi	r31, 0x00	; 0
 562:	80 81       	ld	r24, Z
 564:	80 62       	ori	r24, 0x20	; 32
 566:	80 83       	st	Z, r24
 568:	08 95       	ret

0000056a <uart_puts>:
 * Purpose:  transmit string to UART
 * Input:    string to be transmitted
 * Returns:  none
 **************************************************************************/
void uart_puts(const char *s)
{
 56a:	cf 93       	push	r28
 56c:	df 93       	push	r29
 56e:	ec 01       	movw	r28, r24
    while (*s)
 570:	88 81       	ld	r24, Y
 572:	88 23       	and	r24, r24
 574:	31 f0       	breq	.+12     	; 0x582 <uart_puts+0x18>
 576:	21 96       	adiw	r28, 0x01	; 1
        uart_putc(*s++);
 578:	0e 94 a0 02 	call	0x540	; 0x540 <uart_putc>
 * Input:    string to be transmitted
 * Returns:  none
 **************************************************************************/
void uart_puts(const char *s)
{
    while (*s)
 57c:	89 91       	ld	r24, Y+
 57e:	81 11       	cpse	r24, r1
 580:	fb cf       	rjmp	.-10     	; 0x578 <uart_puts+0xe>
        uart_putc(*s++);
}/* uart_puts */
 582:	df 91       	pop	r29
 584:	cf 91       	pop	r28
 586:	08 95       	ret

00000588 <__itoa_ncheck>:
 588:	bb 27       	eor	r27, r27
 58a:	4a 30       	cpi	r20, 0x0A	; 10
 58c:	31 f4       	brne	.+12     	; 0x59a <__itoa_ncheck+0x12>
 58e:	99 23       	and	r25, r25
 590:	22 f4       	brpl	.+8      	; 0x59a <__itoa_ncheck+0x12>
 592:	bd e2       	ldi	r27, 0x2D	; 45
 594:	90 95       	com	r25
 596:	81 95       	neg	r24
 598:	9f 4f       	sbci	r25, 0xFF	; 255
 59a:	0c 94 d0 02 	jmp	0x5a0	; 0x5a0 <__utoa_common>

0000059e <__utoa_ncheck>:
 59e:	bb 27       	eor	r27, r27

000005a0 <__utoa_common>:
 5a0:	fb 01       	movw	r30, r22
 5a2:	55 27       	eor	r21, r21
 5a4:	aa 27       	eor	r26, r26
 5a6:	88 0f       	add	r24, r24
 5a8:	99 1f       	adc	r25, r25
 5aa:	aa 1f       	adc	r26, r26
 5ac:	a4 17       	cp	r26, r20
 5ae:	10 f0       	brcs	.+4      	; 0x5b4 <__utoa_common+0x14>
 5b0:	a4 1b       	sub	r26, r20
 5b2:	83 95       	inc	r24
 5b4:	50 51       	subi	r21, 0x10	; 16
 5b6:	b9 f7       	brne	.-18     	; 0x5a6 <__utoa_common+0x6>
 5b8:	a0 5d       	subi	r26, 0xD0	; 208
 5ba:	aa 33       	cpi	r26, 0x3A	; 58
 5bc:	08 f0       	brcs	.+2      	; 0x5c0 <__utoa_common+0x20>
 5be:	a9 5d       	subi	r26, 0xD9	; 217
 5c0:	a1 93       	st	Z+, r26
 5c2:	00 97       	sbiw	r24, 0x00	; 0
 5c4:	79 f7       	brne	.-34     	; 0x5a4 <__utoa_common+0x4>
 5c6:	b1 11       	cpse	r27, r1
 5c8:	b1 93       	st	Z+, r27
 5ca:	11 92       	st	Z+, r1
 5cc:	cb 01       	movw	r24, r22
 5ce:	0c 94 e9 02 	jmp	0x5d2	; 0x5d2 <strrev>

000005d2 <strrev>:
 5d2:	dc 01       	movw	r26, r24
 5d4:	fc 01       	movw	r30, r24
 5d6:	67 2f       	mov	r22, r23
 5d8:	71 91       	ld	r23, Z+
 5da:	77 23       	and	r23, r23
 5dc:	e1 f7       	brne	.-8      	; 0x5d6 <strrev+0x4>
 5de:	32 97       	sbiw	r30, 0x02	; 2
 5e0:	04 c0       	rjmp	.+8      	; 0x5ea <strrev+0x18>
 5e2:	7c 91       	ld	r23, X
 5e4:	6d 93       	st	X+, r22
 5e6:	70 83       	st	Z, r23
 5e8:	62 91       	ld	r22, -Z
 5ea:	ae 17       	cp	r26, r30
 5ec:	bf 07       	cpc	r27, r31
 5ee:	c8 f3       	brcs	.-14     	; 0x5e2 <strrev+0x10>
 5f0:	08 95       	ret

000005f2 <_exit>:
 5f2:	f8 94       	cli

000005f4 <__stop_program>:
 5f4:	ff cf       	rjmp	.-2      	; 0x5f4 <__stop_program>
