{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1710452532375 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1710452532375 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 14 16:42:12 2024 " "Processing started: Thu Mar 14 16:42:12 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1710452532375 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1710452532375 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Divisor_Frecuencia -c Divisor_Frecuencia " "Command: quartus_map --read_settings_files=on --write_settings_files=off Divisor_Frecuencia -c Divisor_Frecuencia" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1710452532375 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1710452532556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_frecuencia.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisor_frecuencia.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Divisor_Frecuencia-arch_Divisor_Frecuencia " "Found design unit 1: Divisor_Frecuencia-arch_Divisor_Frecuencia" {  } { { "Divisor_Frecuencia.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/peaje(Camilo)/Div_Frecuencia/Divisor_Frecuencia.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710452532777 ""} { "Info" "ISGN_ENTITY_NAME" "1 Divisor_Frecuencia " "Found entity 1: Divisor_Frecuencia" {  } { { "Divisor_Frecuencia.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/peaje(Camilo)/Div_Frecuencia/Divisor_Frecuencia.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710452532777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710452532777 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Divisor_Frecuencia " "Elaborating entity \"Divisor_Frecuencia\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1710452532792 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_prev Divisor_Frecuencia.vhd(23) " "VHDL Process Statement warning at Divisor_Frecuencia.vhd(23): signal \"clk_prev\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Divisor_Frecuencia.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/peaje(Camilo)/Div_Frecuencia/Divisor_Frecuencia.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1710452532792 "|Divisor_Frecuencia"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter Divisor_Frecuencia.vhd(24) " "VHDL Process Statement warning at Divisor_Frecuencia.vhd(24): signal \"counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Divisor_Frecuencia.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/peaje(Camilo)/Div_Frecuencia/Divisor_Frecuencia.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1710452532792 "|Divisor_Frecuencia"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter Divisor_Frecuencia.vhd(25) " "VHDL Process Statement warning at Divisor_Frecuencia.vhd(25): signal \"counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Divisor_Frecuencia.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/peaje(Camilo)/Div_Frecuencia/Divisor_Frecuencia.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1710452532792 "|Divisor_Frecuencia"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CLK_OUT Divisor_Frecuencia.vhd(26) " "VHDL Process Statement warning at Divisor_Frecuencia.vhd(26): signal \"CLK_OUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Divisor_Frecuencia.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/peaje(Camilo)/Div_Frecuencia/Divisor_Frecuencia.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1710452532792 "|Divisor_Frecuencia"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "counter Divisor_Frecuencia.vhd(18) " "VHDL Process Statement warning at Divisor_Frecuencia.vhd(18): inferring latch(es) for signal or variable \"counter\", which holds its previous value in one or more paths through the process" {  } { { "Divisor_Frecuencia.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/peaje(Camilo)/Div_Frecuencia/Divisor_Frecuencia.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1710452532792 "|Divisor_Frecuencia"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "CLK_OUT Divisor_Frecuencia.vhd(18) " "VHDL Process Statement warning at Divisor_Frecuencia.vhd(18): inferring latch(es) for signal or variable \"CLK_OUT\", which holds its previous value in one or more paths through the process" {  } { { "Divisor_Frecuencia.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/peaje(Camilo)/Div_Frecuencia/Divisor_Frecuencia.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1710452532792 "|Divisor_Frecuencia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CLK_OUT Divisor_Frecuencia.vhd(18) " "Inferred latch for \"CLK_OUT\" at Divisor_Frecuencia.vhd(18)" {  } { { "Divisor_Frecuencia.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/peaje(Camilo)/Div_Frecuencia/Divisor_Frecuencia.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1710452532792 "|Divisor_Frecuencia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[0\] Divisor_Frecuencia.vhd(18) " "Inferred latch for \"counter\[0\]\" at Divisor_Frecuencia.vhd(18)" {  } { { "Divisor_Frecuencia.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/peaje(Camilo)/Div_Frecuencia/Divisor_Frecuencia.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1710452532792 "|Divisor_Frecuencia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[1\] Divisor_Frecuencia.vhd(18) " "Inferred latch for \"counter\[1\]\" at Divisor_Frecuencia.vhd(18)" {  } { { "Divisor_Frecuencia.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/peaje(Camilo)/Div_Frecuencia/Divisor_Frecuencia.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1710452532792 "|Divisor_Frecuencia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[2\] Divisor_Frecuencia.vhd(18) " "Inferred latch for \"counter\[2\]\" at Divisor_Frecuencia.vhd(18)" {  } { { "Divisor_Frecuencia.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/peaje(Camilo)/Div_Frecuencia/Divisor_Frecuencia.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1710452532792 "|Divisor_Frecuencia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[3\] Divisor_Frecuencia.vhd(18) " "Inferred latch for \"counter\[3\]\" at Divisor_Frecuencia.vhd(18)" {  } { { "Divisor_Frecuencia.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/peaje(Camilo)/Div_Frecuencia/Divisor_Frecuencia.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1710452532792 "|Divisor_Frecuencia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[4\] Divisor_Frecuencia.vhd(18) " "Inferred latch for \"counter\[4\]\" at Divisor_Frecuencia.vhd(18)" {  } { { "Divisor_Frecuencia.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/peaje(Camilo)/Div_Frecuencia/Divisor_Frecuencia.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1710452532792 "|Divisor_Frecuencia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[5\] Divisor_Frecuencia.vhd(18) " "Inferred latch for \"counter\[5\]\" at Divisor_Frecuencia.vhd(18)" {  } { { "Divisor_Frecuencia.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/peaje(Camilo)/Div_Frecuencia/Divisor_Frecuencia.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1710452532792 "|Divisor_Frecuencia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[6\] Divisor_Frecuencia.vhd(18) " "Inferred latch for \"counter\[6\]\" at Divisor_Frecuencia.vhd(18)" {  } { { "Divisor_Frecuencia.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/peaje(Camilo)/Div_Frecuencia/Divisor_Frecuencia.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1710452532792 "|Divisor_Frecuencia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[7\] Divisor_Frecuencia.vhd(18) " "Inferred latch for \"counter\[7\]\" at Divisor_Frecuencia.vhd(18)" {  } { { "Divisor_Frecuencia.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/peaje(Camilo)/Div_Frecuencia/Divisor_Frecuencia.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1710452532792 "|Divisor_Frecuencia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[8\] Divisor_Frecuencia.vhd(18) " "Inferred latch for \"counter\[8\]\" at Divisor_Frecuencia.vhd(18)" {  } { { "Divisor_Frecuencia.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/peaje(Camilo)/Div_Frecuencia/Divisor_Frecuencia.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1710452532792 "|Divisor_Frecuencia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[9\] Divisor_Frecuencia.vhd(18) " "Inferred latch for \"counter\[9\]\" at Divisor_Frecuencia.vhd(18)" {  } { { "Divisor_Frecuencia.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/peaje(Camilo)/Div_Frecuencia/Divisor_Frecuencia.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1710452532792 "|Divisor_Frecuencia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[10\] Divisor_Frecuencia.vhd(18) " "Inferred latch for \"counter\[10\]\" at Divisor_Frecuencia.vhd(18)" {  } { { "Divisor_Frecuencia.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/peaje(Camilo)/Div_Frecuencia/Divisor_Frecuencia.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1710452532792 "|Divisor_Frecuencia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[11\] Divisor_Frecuencia.vhd(18) " "Inferred latch for \"counter\[11\]\" at Divisor_Frecuencia.vhd(18)" {  } { { "Divisor_Frecuencia.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/peaje(Camilo)/Div_Frecuencia/Divisor_Frecuencia.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1710452532792 "|Divisor_Frecuencia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[12\] Divisor_Frecuencia.vhd(18) " "Inferred latch for \"counter\[12\]\" at Divisor_Frecuencia.vhd(18)" {  } { { "Divisor_Frecuencia.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/peaje(Camilo)/Div_Frecuencia/Divisor_Frecuencia.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1710452532792 "|Divisor_Frecuencia"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[13\] Divisor_Frecuencia.vhd(18) " "Inferred latch for \"counter\[13\]\" at Divisor_Frecuencia.vhd(18)" {  } { { "Divisor_Frecuencia.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/peaje(Camilo)/Div_Frecuencia/Divisor_Frecuencia.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1710452532792 "|Divisor_Frecuencia"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "CLK_OUT GND " "Pin \"CLK_OUT\" is stuck at GND" {  } { { "Divisor_Frecuencia.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/peaje(Camilo)/Div_Frecuencia/Divisor_Frecuencia.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710452533090 "|Divisor_Frecuencia|CLK_OUT"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1710452533090 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1710452533217 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710452533217 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK_IN " "No output dependent on input pin \"CLK_IN\"" {  } { { "Divisor_Frecuencia.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/peaje(Camilo)/Div_Frecuencia/Divisor_Frecuencia.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710452533238 "|Divisor_Frecuencia|CLK_IN"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1710452533238 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1710452533238 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1710452533238 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1710452533238 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4665 " "Peak virtual memory: 4665 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1710452533261 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 14 16:42:13 2024 " "Processing ended: Thu Mar 14 16:42:13 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1710452533261 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1710452533261 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1710452533261 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1710452533261 ""}
