

================================================================
== Vivado HLS Report for 'link_list'
================================================================
* Date:           Fri May 22 17:21:28 2020

* Version:        2016.3 (Build 1682563 on Mon Oct 10 19:41:59 MDT 2016)
* Project:        link_list_try
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.75|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|        24|          -|          -|     ?|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 34
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / (!tmp)
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	11  / true
* FSM state operations: 

 <State 1>: 1.00ns
ST_1: a_read (3)  [1/1] 1.00ns
:0  %a_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %a)

ST_1: a1 (4)  [1/1] 0.00ns
:1  %a1 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %a_read, i32 3, i32 31)


 <State 2>: 8.75ns
ST_2: tmp_1 (5)  [1/1] 0.00ns
:2  %tmp_1 = zext i29 %a1 to i32

ST_2: A_BUS_addr (6)  [1/1] 0.00ns
:3  %A_BUS_addr = getelementptr i64* %A_BUS, i32 %tmp_1

ST_2: A_BUS_load_req (12)  [7/7] 8.75ns  loc: link_list.cpp:21
:9  %A_BUS_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr, i32 1)


 <State 3>: 8.75ns
ST_3: A_BUS_load_req (12)  [6/7] 8.75ns  loc: link_list.cpp:21
:9  %A_BUS_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr, i32 1)


 <State 4>: 8.75ns
ST_4: A_BUS_load_req (12)  [5/7] 8.75ns  loc: link_list.cpp:21
:9  %A_BUS_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr, i32 1)


 <State 5>: 8.75ns
ST_5: A_BUS_load_req (12)  [4/7] 8.75ns  loc: link_list.cpp:21
:9  %A_BUS_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr, i32 1)


 <State 6>: 8.75ns
ST_6: A_BUS_load_req (12)  [3/7] 8.75ns  loc: link_list.cpp:21
:9  %A_BUS_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr, i32 1)


 <State 7>: 8.75ns
ST_7: A_BUS_load_req (12)  [2/7] 8.75ns  loc: link_list.cpp:21
:9  %A_BUS_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr, i32 1)


 <State 8>: 8.75ns
ST_8: A_BUS_load_req (12)  [1/7] 8.75ns  loc: link_list.cpp:21
:9  %A_BUS_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr, i32 1)


 <State 9>: 8.75ns
ST_9: A_BUS_addr_read (13)  [1/1] 8.75ns  loc: link_list.cpp:21
:10  %A_BUS_addr_read = call i64 @_ssdm_op_Read.m_axi.i64P(i64* %A_BUS_addr)

ST_9: curr_offs_new9 (14)  [1/1] 0.00ns  loc: link_list.cpp:21
:11  %curr_offs_new9 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %A_BUS_addr_read, i32 32, i32 63)


 <State 10>: 1.57ns
ST_10: StgValue_48 (7)  [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i64* %A_BUS), !map !22

ST_10: StgValue_49 (8)  [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @link_list_str) nounwind

ST_10: StgValue_50 (9)  [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecInterface(i64* %A_BUS, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 500, [6 x i8]* @p_str2, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_10: StgValue_51 (10)  [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecInterface(i32 %a, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 500, [1 x i8]* @bundle, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_10: StgValue_52 (11)  [1/1] 0.00ns  loc: link_list.cpp:14
:8  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [4 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_10: StgValue_53 (15)  [1/1] 1.57ns  loc: link_list.cpp:22
:12  br label %1


 <State 11>: 2.52ns
ST_11: cum_offs (17)  [1/1] 0.00ns
:0  %cum_offs = phi i32 [ 0, %0 ], [ %cum_offs_1, %2 ]

ST_11: curr_offs (18)  [1/1] 0.00ns  loc: link_list.cpp:21
:1  %curr_offs = phi i32 [ %curr_offs_new9, %0 ], [ %curr_offs_1_new, %2 ]

ST_11: tmp (19)  [1/1] 2.52ns  loc: link_list.cpp:22
:2  %tmp = icmp eq i32 %curr_offs, 0

ST_11: StgValue_57 (20)  [1/1] 0.00ns  loc: link_list.cpp:22
:3  br i1 %tmp, label %3, label %2

ST_11: a2_sum (22)  [1/1] 2.44ns  loc: link_list.cpp:24
:0  %a2_sum = add i32 %cum_offs, %tmp_1

ST_11: StgValue_59 (41)  [1/1] 0.00ns  loc: link_list.cpp:32
:0  ret void


 <State 12>: 8.75ns
ST_12: A_BUS_addr_1 (23)  [1/1] 0.00ns  loc: link_list.cpp:24
:1  %A_BUS_addr_1 = getelementptr i64* %A_BUS, i32 %a2_sum

ST_12: A_BUS_load_1_req (24)  [7/7] 8.75ns  loc: link_list.cpp:24
:2  %A_BUS_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr_1, i32 1)


 <State 13>: 8.75ns
ST_13: A_BUS_load_1_req (24)  [6/7] 8.75ns  loc: link_list.cpp:24
:2  %A_BUS_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr_1, i32 1)


 <State 14>: 8.75ns
ST_14: A_BUS_load_1_req (24)  [5/7] 8.75ns  loc: link_list.cpp:24
:2  %A_BUS_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr_1, i32 1)


 <State 15>: 8.75ns
ST_15: A_BUS_load_1_req (24)  [4/7] 8.75ns  loc: link_list.cpp:24
:2  %A_BUS_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr_1, i32 1)


 <State 16>: 8.75ns
ST_16: A_BUS_load_1_req (24)  [3/7] 8.75ns  loc: link_list.cpp:24
:2  %A_BUS_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr_1, i32 1)


 <State 17>: 8.75ns
ST_17: A_BUS_load_1_req (24)  [2/7] 8.75ns  loc: link_list.cpp:24
:2  %A_BUS_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr_1, i32 1)


 <State 18>: 8.75ns
ST_18: A_BUS_load_1_req (24)  [1/7] 8.75ns  loc: link_list.cpp:24
:2  %A_BUS_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr_1, i32 1)


 <State 19>: 8.75ns
ST_19: A_BUS_addr_1_read (25)  [1/1] 8.75ns  loc: link_list.cpp:24
:3  %A_BUS_addr_1_read = call i64 @_ssdm_op_Read.m_axi.i64P(i64* %A_BUS_addr_1)

ST_19: temp (26)  [1/1] 0.00ns  loc: link_list.cpp:24
:4  %temp = trunc i64 %A_BUS_addr_1_read to i32

ST_19: a_offs_load_new (27)  [1/1] 0.00ns  loc: link_list.cpp:24
:5  %a_offs_load_new = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %A_BUS_addr_1_read, i32 32, i32 63)


 <State 20>: 8.75ns
ST_20: temp_1 (28)  [1/1] 2.44ns  loc: link_list.cpp:26
:6  %temp_1 = add nsw i32 20, %temp

ST_20: A_BUS_addr_1_req (30)  [1/1] 8.75ns  loc: link_list.cpp:27
:8  %A_BUS_addr_1_req = call i1 @_ssdm_op_WriteReq.m_axi.i64P(i64* %A_BUS_addr_1, i32 1)

ST_20: cum_offs_1 (33)  [1/1] 2.44ns  loc: link_list.cpp:29
:11  %cum_offs_1 = add nsw i32 %cum_offs, %a_offs_load_new

ST_20: a2_sum3 (34)  [1/1] 2.44ns  loc: link_list.cpp:30
:12  %a2_sum3 = add i32 %cum_offs_1, %tmp_1


 <State 21>: 8.75ns
ST_21: a_val_addr56_part_se (29)  [1/1] 0.00ns  loc: link_list.cpp:27
:7  %a_val_addr56_part_se = zext i32 %temp_1 to i64

ST_21: StgValue_76 (31)  [1/1] 8.75ns  loc: link_list.cpp:27
:9  call void @_ssdm_op_Write.m_axi.i64P(i64* %A_BUS_addr_1, i64 %a_val_addr56_part_se, i8 15)


 <State 22>: 8.75ns
ST_22: A_BUS_addr_1_resp (32)  [5/5] 8.75ns  loc: link_list.cpp:27
:10  %A_BUS_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %A_BUS_addr_1)


 <State 23>: 8.75ns
ST_23: A_BUS_addr_1_resp (32)  [4/5] 8.75ns  loc: link_list.cpp:27
:10  %A_BUS_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %A_BUS_addr_1)


 <State 24>: 8.75ns
ST_24: A_BUS_addr_1_resp (32)  [3/5] 8.75ns  loc: link_list.cpp:27
:10  %A_BUS_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %A_BUS_addr_1)


 <State 25>: 8.75ns
ST_25: A_BUS_addr_1_resp (32)  [2/5] 8.75ns  loc: link_list.cpp:27
:10  %A_BUS_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %A_BUS_addr_1)


 <State 26>: 8.75ns
ST_26: A_BUS_addr_1_resp (32)  [1/5] 8.75ns  loc: link_list.cpp:27
:10  %A_BUS_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %A_BUS_addr_1)


 <State 27>: 8.75ns
ST_27: A_BUS_addr_2 (35)  [1/1] 0.00ns  loc: link_list.cpp:30
:13  %A_BUS_addr_2 = getelementptr i64* %A_BUS, i32 %a2_sum3

ST_27: A_BUS_load_2_req (36)  [7/7] 8.75ns  loc: link_list.cpp:30
:14  %A_BUS_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr_2, i32 1)


 <State 28>: 8.75ns
ST_28: A_BUS_load_2_req (36)  [6/7] 8.75ns  loc: link_list.cpp:30
:14  %A_BUS_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr_2, i32 1)


 <State 29>: 8.75ns
ST_29: A_BUS_load_2_req (36)  [5/7] 8.75ns  loc: link_list.cpp:30
:14  %A_BUS_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr_2, i32 1)


 <State 30>: 8.75ns
ST_30: A_BUS_load_2_req (36)  [4/7] 8.75ns  loc: link_list.cpp:30
:14  %A_BUS_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr_2, i32 1)


 <State 31>: 8.75ns
ST_31: A_BUS_load_2_req (36)  [3/7] 8.75ns  loc: link_list.cpp:30
:14  %A_BUS_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr_2, i32 1)


 <State 32>: 8.75ns
ST_32: A_BUS_load_2_req (36)  [2/7] 8.75ns  loc: link_list.cpp:30
:14  %A_BUS_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr_2, i32 1)


 <State 33>: 8.75ns
ST_33: A_BUS_load_2_req (36)  [1/7] 8.75ns  loc: link_list.cpp:30
:14  %A_BUS_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %A_BUS_addr_2, i32 1)


 <State 34>: 8.75ns
ST_34: A_BUS_addr_2_read (37)  [1/1] 8.75ns  loc: link_list.cpp:30
:15  %A_BUS_addr_2_read = call i64 @_ssdm_op_Read.m_axi.i64P(i64* %A_BUS_addr_2)

ST_34: curr_offs_1_new (38)  [1/1] 0.00ns  loc: link_list.cpp:30
:16  %curr_offs_1_new = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %A_BUS_addr_2_read, i32 32, i32 63)

ST_34: StgValue_92 (39)  [1/1] 0.00ns  loc: link_list.cpp:31
:17  br label %1



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A_BUS]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ a]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
a_read               (read         ) [ 00000000000000000000000000000000000]
a1                   (partselect   ) [ 00100000000000000000000000000000000]
tmp_1                (zext         ) [ 00011111111111111111111111111111111]
A_BUS_addr           (getelementptr) [ 00011111110000000000000000000000000]
A_BUS_load_req       (readreq      ) [ 00000000000000000000000000000000000]
A_BUS_addr_read      (read         ) [ 00000000000000000000000000000000000]
curr_offs_new9       (partselect   ) [ 00000000001111111111111111111111111]
StgValue_48          (specbitsmap  ) [ 00000000000000000000000000000000000]
StgValue_49          (spectopmodule) [ 00000000000000000000000000000000000]
StgValue_50          (specinterface) [ 00000000000000000000000000000000000]
StgValue_51          (specinterface) [ 00000000000000000000000000000000000]
StgValue_52          (specinterface) [ 00000000000000000000000000000000000]
StgValue_53          (br           ) [ 00000000001111111111111111111111111]
cum_offs             (phi          ) [ 00000000000111111111100000000000000]
curr_offs            (phi          ) [ 00000000000100000000000000000000000]
tmp                  (icmp         ) [ 00000000000111111111111111111111111]
StgValue_57          (br           ) [ 00000000000000000000000000000000000]
a2_sum               (add          ) [ 00000000000010000000000000000000000]
StgValue_59          (ret          ) [ 00000000000000000000000000000000000]
A_BUS_addr_1         (getelementptr) [ 00000000000001111111111111100000000]
A_BUS_load_1_req     (readreq      ) [ 00000000000000000000000000000000000]
A_BUS_addr_1_read    (read         ) [ 00000000000000000000000000000000000]
temp                 (trunc        ) [ 00000000000000000000100000000000000]
a_offs_load_new      (partselect   ) [ 00000000000000000000100000000000000]
temp_1               (add          ) [ 00000000000000000000010000000000000]
A_BUS_addr_1_req     (writereq     ) [ 00000000000000000000000000000000000]
cum_offs_1           (add          ) [ 00000000001100000000011111111111111]
a2_sum3              (add          ) [ 00000000000000000000011111110000000]
a_val_addr56_part_se (zext         ) [ 00000000000000000000000000000000000]
StgValue_76          (write        ) [ 00000000000000000000000000000000000]
A_BUS_addr_1_resp    (writeresp    ) [ 00000000000000000000000000000000000]
A_BUS_addr_2         (getelementptr) [ 00000000000000000000000000001111111]
A_BUS_load_2_req     (readreq      ) [ 00000000000000000000000000000000000]
A_BUS_addr_2_read    (read         ) [ 00000000000000000000000000000000000]
curr_offs_1_new      (partselect   ) [ 00000000001111111111111111111111111]
StgValue_92          (br           ) [ 00000000001111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A_BUS">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_BUS"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="a">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i29.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i64P"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i64P"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="link_list_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i64P"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i64P"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i64P"/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="a_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="0"/>
<pin id="67" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="grp_readreq_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="0" index="1" bw="64" slack="0"/>
<pin id="73" dir="0" index="2" bw="32" slack="0"/>
<pin id="83" dir="0" index="4" bw="5" slack="0"/>
<pin id="74" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) readreq(1154) writereq(1155) writeresp(1158) " fcode="readreq"/>
<opset="A_BUS_load_req/2 A_BUS_load_1_req/12 A_BUS_addr_1_req/20 StgValue_76/21 A_BUS_addr_1_resp/22 A_BUS_load_2_req/27 "/>
</bind>
</comp>

<comp id="77" class="1004" name="grp_read_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="64" slack="0"/>
<pin id="79" dir="0" index="1" bw="64" slack="7"/>
<pin id="80" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_BUS_addr_read/9 A_BUS_addr_1_read/19 A_BUS_addr_2_read/34 "/>
</bind>
</comp>

<comp id="87" class="1005" name="cum_offs_reg_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="32" slack="1"/>
<pin id="89" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cum_offs (phireg) "/>
</bind>
</comp>

<comp id="91" class="1004" name="cum_offs_phi_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="1" slack="1"/>
<pin id="93" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="94" dir="0" index="2" bw="32" slack="1"/>
<pin id="95" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="96" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="cum_offs/11 "/>
</bind>
</comp>

<comp id="99" class="1005" name="curr_offs_reg_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="101" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="curr_offs (phireg) "/>
</bind>
</comp>

<comp id="102" class="1004" name="curr_offs_phi_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="2"/>
<pin id="104" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="105" dir="0" index="2" bw="32" slack="1"/>
<pin id="106" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="107" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="curr_offs/11 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="64" slack="0"/>
<pin id="111" dir="0" index="2" bw="7" slack="0"/>
<pin id="112" dir="0" index="3" bw="7" slack="0"/>
<pin id="113" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="curr_offs_new9/9 a_offs_load_new/19 curr_offs_1_new/34 "/>
</bind>
</comp>

<comp id="118" class="1004" name="a1_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="29" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="0" index="2" bw="3" slack="0"/>
<pin id="122" dir="0" index="3" bw="6" slack="0"/>
<pin id="123" dir="1" index="4" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="a1/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="tmp_1_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="29" slack="1"/>
<pin id="130" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="A_BUS_addr_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="64" slack="0"/>
<pin id="133" dir="0" index="1" bw="29" slack="0"/>
<pin id="134" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_BUS_addr/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="tmp_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/11 "/>
</bind>
</comp>

<comp id="144" class="1004" name="a2_sum_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="29" slack="9"/>
<pin id="147" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="a2_sum/11 "/>
</bind>
</comp>

<comp id="149" class="1004" name="A_BUS_addr_1_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="64" slack="0"/>
<pin id="151" dir="0" index="1" bw="32" slack="1"/>
<pin id="152" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_BUS_addr_1/12 "/>
</bind>
</comp>

<comp id="155" class="1004" name="temp_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="64" slack="0"/>
<pin id="157" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="temp/19 "/>
</bind>
</comp>

<comp id="159" class="1004" name="temp_1_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="6" slack="0"/>
<pin id="161" dir="0" index="1" bw="32" slack="1"/>
<pin id="162" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="temp_1/20 "/>
</bind>
</comp>

<comp id="164" class="1004" name="cum_offs_1_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="9"/>
<pin id="166" dir="0" index="1" bw="32" slack="1"/>
<pin id="167" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="cum_offs_1/20 "/>
</bind>
</comp>

<comp id="169" class="1004" name="a2_sum3_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="0"/>
<pin id="171" dir="0" index="1" bw="29" slack="18"/>
<pin id="172" dir="1" index="2" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="a2_sum3/20 "/>
</bind>
</comp>

<comp id="174" class="1004" name="a_val_addr56_part_se_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="1"/>
<pin id="176" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="a_val_addr56_part_se/21 "/>
</bind>
</comp>

<comp id="178" class="1004" name="A_BUS_addr_2_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="64" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="7"/>
<pin id="181" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_BUS_addr_2/27 "/>
</bind>
</comp>

<comp id="184" class="1005" name="a1_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="29" slack="1"/>
<pin id="186" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="a1 "/>
</bind>
</comp>

<comp id="189" class="1005" name="tmp_1_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="9"/>
<pin id="191" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="195" class="1005" name="A_BUS_addr_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="64" slack="1"/>
<pin id="197" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="A_BUS_addr "/>
</bind>
</comp>

<comp id="201" class="1005" name="curr_offs_new9_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="2"/>
<pin id="203" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="curr_offs_new9 "/>
</bind>
</comp>

<comp id="209" class="1005" name="a2_sum_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="1"/>
<pin id="211" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a2_sum "/>
</bind>
</comp>

<comp id="214" class="1005" name="A_BUS_addr_1_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="64" slack="1"/>
<pin id="216" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="A_BUS_addr_1 "/>
</bind>
</comp>

<comp id="220" class="1005" name="temp_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="1"/>
<pin id="222" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp "/>
</bind>
</comp>

<comp id="225" class="1005" name="a_offs_load_new_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="1"/>
<pin id="227" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_offs_load_new "/>
</bind>
</comp>

<comp id="230" class="1005" name="temp_1_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="1"/>
<pin id="232" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_1 "/>
</bind>
</comp>

<comp id="235" class="1005" name="cum_offs_1_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="1"/>
<pin id="237" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cum_offs_1 "/>
</bind>
</comp>

<comp id="240" class="1005" name="a2_sum3_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="7"/>
<pin id="242" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="a2_sum3 "/>
</bind>
</comp>

<comp id="245" class="1005" name="A_BUS_addr_2_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="64" slack="1"/>
<pin id="247" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="A_BUS_addr_2 "/>
</bind>
</comp>

<comp id="251" class="1005" name="curr_offs_1_new_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="1"/>
<pin id="253" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="curr_offs_1_new "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="68"><net_src comp="4" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="2" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="75"><net_src comp="12" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="14" pin="0"/><net_sink comp="70" pin=2"/></net>

<net id="81"><net_src comp="16" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="82"><net_src comp="56" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="84"><net_src comp="58" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="85"><net_src comp="60" pin="0"/><net_sink comp="70" pin=4"/></net>

<net id="86"><net_src comp="62" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="90"><net_src comp="34" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="97"><net_src comp="87" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="98"><net_src comp="91" pin="4"/><net_sink comp="87" pin=0"/></net>

<net id="114"><net_src comp="18" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="77" pin="2"/><net_sink comp="108" pin=1"/></net>

<net id="116"><net_src comp="20" pin="0"/><net_sink comp="108" pin=2"/></net>

<net id="117"><net_src comp="22" pin="0"/><net_sink comp="108" pin=3"/></net>

<net id="124"><net_src comp="6" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="64" pin="2"/><net_sink comp="118" pin=1"/></net>

<net id="126"><net_src comp="8" pin="0"/><net_sink comp="118" pin=2"/></net>

<net id="127"><net_src comp="10" pin="0"/><net_sink comp="118" pin=3"/></net>

<net id="135"><net_src comp="0" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="136"><net_src comp="128" pin="1"/><net_sink comp="131" pin=1"/></net>

<net id="137"><net_src comp="131" pin="2"/><net_sink comp="70" pin=1"/></net>

<net id="142"><net_src comp="102" pin="4"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="34" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="91" pin="4"/><net_sink comp="144" pin=0"/></net>

<net id="153"><net_src comp="0" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="154"><net_src comp="149" pin="2"/><net_sink comp="70" pin=1"/></net>

<net id="158"><net_src comp="77" pin="2"/><net_sink comp="155" pin=0"/></net>

<net id="163"><net_src comp="54" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="168"><net_src comp="87" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="173"><net_src comp="164" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="177"><net_src comp="174" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="182"><net_src comp="0" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="178" pin="2"/><net_sink comp="70" pin=1"/></net>

<net id="187"><net_src comp="118" pin="4"/><net_sink comp="184" pin=0"/></net>

<net id="188"><net_src comp="184" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="192"><net_src comp="128" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="193"><net_src comp="189" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="194"><net_src comp="189" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="198"><net_src comp="131" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="70" pin=1"/></net>

<net id="200"><net_src comp="195" pin="1"/><net_sink comp="77" pin=1"/></net>

<net id="204"><net_src comp="108" pin="4"/><net_sink comp="201" pin=0"/></net>

<net id="205"><net_src comp="201" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="212"><net_src comp="144" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="217"><net_src comp="149" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="70" pin=1"/></net>

<net id="219"><net_src comp="214" pin="1"/><net_sink comp="77" pin=1"/></net>

<net id="223"><net_src comp="155" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="224"><net_src comp="220" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="228"><net_src comp="108" pin="4"/><net_sink comp="225" pin=0"/></net>

<net id="229"><net_src comp="225" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="233"><net_src comp="159" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="238"><net_src comp="164" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="243"><net_src comp="169" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="248"><net_src comp="178" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="70" pin=1"/></net>

<net id="250"><net_src comp="245" pin="1"/><net_sink comp="77" pin=1"/></net>

<net id="254"><net_src comp="108" pin="4"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="102" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: A_BUS | {20 21 22 23 24 25 26 }
 - Input state : 
	Port: link_list : A_BUS | {2 3 4 5 6 7 8 9 12 13 14 15 16 17 18 19 27 28 29 30 31 32 33 34 }
	Port: link_list : a | {1 }
  - Chain level:
	State 1
	State 2
		A_BUS_addr : 1
		A_BUS_load_req : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		tmp : 1
		StgValue_57 : 2
		a2_sum : 1
	State 12
		A_BUS_load_1_req : 1
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
		a2_sum3 : 1
	State 21
		StgValue_76 : 1
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
		A_BUS_load_2_req : 1
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|          |        a2_sum_fu_144        |    0    |    32   |
|    add   |        temp_1_fu_159        |    0    |    32   |
|          |      cum_offs_1_fu_164      |    0    |    32   |
|          |        a2_sum3_fu_169       |    0    |    32   |
|----------|-----------------------------|---------|---------|
|   icmp   |          tmp_fu_138         |    0    |    11   |
|----------|-----------------------------|---------|---------|
|   read   |      a_read_read_fu_64      |    0    |    0    |
|          |        grp_read_fu_77       |    0    |    0    |
|----------|-----------------------------|---------|---------|
|  readreq |      grp_readreq_fu_70      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|partselect|          grp_fu_108         |    0    |    0    |
|          |          a1_fu_118          |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   zext   |         tmp_1_fu_128        |    0    |    0    |
|          | a_val_addr56_part_se_fu_174 |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   trunc  |         temp_fu_155         |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |   139   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|  A_BUS_addr_1_reg_214 |   64   |
|  A_BUS_addr_2_reg_245 |   64   |
|   A_BUS_addr_reg_195  |   64   |
|       a1_reg_184      |   29   |
|    a2_sum3_reg_240    |   32   |
|     a2_sum_reg_209    |   32   |
|a_offs_load_new_reg_225|   32   |
|   cum_offs_1_reg_235  |   32   |
|    cum_offs_reg_87    |   32   |
|curr_offs_1_new_reg_251|   32   |
| curr_offs_new9_reg_201|   32   |
|    curr_offs_reg_99   |   32   |
|     temp_1_reg_230    |   32   |
|      temp_reg_220     |   32   |
|     tmp_1_reg_189     |   32   |
+-----------------------+--------+
|         Total         |   573  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_readreq_fu_70 |  p0  |   4  |   1  |    4   ||    1    |
| grp_readreq_fu_70 |  p1  |   6  |  64  |   384  ||    64   |
| grp_readreq_fu_70 |  p2  |   2  |  32  |   64   ||    32   |
|   grp_read_fu_77  |  p1  |   3  |  64  |   192  ||    64   |
|  cum_offs_reg_87  |  p0  |   2  |  32  |   64   ||    32   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   708  ||  8.223  ||   193   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   139  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    8   |    -   |   193  |
|  Register |    -   |   573  |    -   |
+-----------+--------+--------+--------+
|   Total   |    8   |   573  |   332  |
+-----------+--------+--------+--------+
