$date
	Mon Oct 05 22:21:31 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module two_one_tb $end
$var wire 1 ! out3 $end
$var wire 1 " out2 $end
$var wire 1 # out1 $end
$var reg 1 $ i0 $end
$var reg 1 % i1 $end
$var reg 1 & s $end
$scope module m1 $end
$var wire 1 $ i0 $end
$var wire 1 % i1 $end
$var wire 1 # out $end
$var wire 1 ' p $end
$var wire 1 ( q $end
$var wire 1 & s $end
$var wire 1 ) s1 $end
$upscope $end
$scope module m2 $end
$var wire 1 $ i0 $end
$var wire 1 % i1 $end
$var wire 1 " out $end
$var wire 1 & s $end
$upscope $end
$scope module m3 $end
$var wire 1 $ i0 $end
$var wire 1 % i1 $end
$var wire 1 & s $end
$var reg 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#10
0)
1&
#20
1)
0&
1%
#30
1#
1"
0)
1(
1!
1&
#40
1'
1#
1"
1)
0(
0&
0%
1$
#50
0#
0"
0'
0)
0!
1&
#60
1#
1"
1'
1)
1!
0&
1%
#70
0'
0)
1(
1&
#90
