|tp2_e5_ERV25_grupo2
branch_prediction <= bht_btb_module:inst13.branch_prediction
is_branch => bht_btb_module:inst13.is_branch
increment_counter => bht_btb_module:inst13.increment_counter
clk => bht_btb_module:inst13.clk
reset => bht_btb_module:inst13.reset
reset => fetch_unit:inst2.reset
pc_fetch[0] => bht_btb_module:inst13.pc_fetch[0]
pc_fetch[1] => bht_btb_module:inst13.pc_fetch[1]
pc_fetch[2] => bht_btb_module:inst13.pc_fetch[2]
pc_fetch[3] => bht_btb_module:inst13.pc_fetch[3]
pc_fetch[4] => bht_btb_module:inst13.pc_fetch[4]
pc_fetch[5] => bht_btb_module:inst13.pc_fetch[5]
pc_fetch[6] => bht_btb_module:inst13.pc_fetch[6]
pc_fetch[7] => bht_btb_module:inst13.pc_fetch[7]
pc_fetch[8] => bht_btb_module:inst13.pc_fetch[8]
pc_fetch[9] => bht_btb_module:inst13.pc_fetch[9]
pc_fetch[10] => bht_btb_module:inst13.pc_fetch[10]
pc_fetch[11] => bht_btb_module:inst13.pc_fetch[11]
pc_fetch[12] => bht_btb_module:inst13.pc_fetch[12]
pc_fetch[13] => bht_btb_module:inst13.pc_fetch[13]
pc_fetch[14] => bht_btb_module:inst13.pc_fetch[14]
pc_fetch[15] => bht_btb_module:inst13.pc_fetch[15]
pc_fetch[16] => bht_btb_module:inst13.pc_fetch[16]
pc_fetch[17] => bht_btb_module:inst13.pc_fetch[17]
pc_fetch[18] => bht_btb_module:inst13.pc_fetch[18]
pc_fetch[19] => bht_btb_module:inst13.pc_fetch[19]
pc_fetch[20] => bht_btb_module:inst13.pc_fetch[20]
pc_fetch[21] => bht_btb_module:inst13.pc_fetch[21]
pc_fetch[22] => bht_btb_module:inst13.pc_fetch[22]
pc_fetch[23] => bht_btb_module:inst13.pc_fetch[23]
pc_fetch[24] => bht_btb_module:inst13.pc_fetch[24]
pc_fetch[25] => bht_btb_module:inst13.pc_fetch[25]
pc_fetch[26] => bht_btb_module:inst13.pc_fetch[26]
pc_fetch[27] => bht_btb_module:inst13.pc_fetch[27]
pc_fetch[28] => bht_btb_module:inst13.pc_fetch[28]
pc_fetch[29] => bht_btb_module:inst13.pc_fetch[29]
pc_fetch[30] => bht_btb_module:inst13.pc_fetch[30]
pc_fetch[31] => bht_btb_module:inst13.pc_fetch[31]
pc_fetch_update[0] => bht_btb_module:inst13.pc_fetch_update[0]
pc_fetch_update[1] => bht_btb_module:inst13.pc_fetch_update[1]
pc_fetch_update[2] => bht_btb_module:inst13.pc_fetch_update[2]
pc_fetch_update[3] => bht_btb_module:inst13.pc_fetch_update[3]
pc_fetch_update[4] => bht_btb_module:inst13.pc_fetch_update[4]
pc_fetch_update[5] => bht_btb_module:inst13.pc_fetch_update[5]
pc_fetch_update[6] => bht_btb_module:inst13.pc_fetch_update[6]
pc_fetch_update[7] => bht_btb_module:inst13.pc_fetch_update[7]
pc_fetch_update[8] => bht_btb_module:inst13.pc_fetch_update[8]
pc_fetch_update[9] => bht_btb_module:inst13.pc_fetch_update[9]
pc_fetch_update[10] => bht_btb_module:inst13.pc_fetch_update[10]
pc_fetch_update[11] => bht_btb_module:inst13.pc_fetch_update[11]
pc_fetch_update[12] => bht_btb_module:inst13.pc_fetch_update[12]
pc_fetch_update[13] => bht_btb_module:inst13.pc_fetch_update[13]
pc_fetch_update[14] => bht_btb_module:inst13.pc_fetch_update[14]
pc_fetch_update[15] => bht_btb_module:inst13.pc_fetch_update[15]
pc_fetch_update[16] => bht_btb_module:inst13.pc_fetch_update[16]
pc_fetch_update[17] => bht_btb_module:inst13.pc_fetch_update[17]
pc_fetch_update[18] => bht_btb_module:inst13.pc_fetch_update[18]
pc_fetch_update[19] => bht_btb_module:inst13.pc_fetch_update[19]
pc_fetch_update[20] => bht_btb_module:inst13.pc_fetch_update[20]
pc_fetch_update[21] => bht_btb_module:inst13.pc_fetch_update[21]
pc_fetch_update[22] => bht_btb_module:inst13.pc_fetch_update[22]
pc_fetch_update[23] => bht_btb_module:inst13.pc_fetch_update[23]
pc_fetch_update[24] => bht_btb_module:inst13.pc_fetch_update[24]
pc_fetch_update[25] => bht_btb_module:inst13.pc_fetch_update[25]
pc_fetch_update[26] => bht_btb_module:inst13.pc_fetch_update[26]
pc_fetch_update[27] => bht_btb_module:inst13.pc_fetch_update[27]
pc_fetch_update[28] => bht_btb_module:inst13.pc_fetch_update[28]
pc_fetch_update[29] => bht_btb_module:inst13.pc_fetch_update[29]
pc_fetch_update[30] => bht_btb_module:inst13.pc_fetch_update[30]
pc_fetch_update[31] => bht_btb_module:inst13.pc_fetch_update[31]
pc_target_update[0] => bht_btb_module:inst13.pc_target_update[0]
pc_target_update[1] => bht_btb_module:inst13.pc_target_update[1]
pc_target_update[2] => bht_btb_module:inst13.pc_target_update[2]
pc_target_update[3] => bht_btb_module:inst13.pc_target_update[3]
pc_target_update[4] => bht_btb_module:inst13.pc_target_update[4]
pc_target_update[5] => bht_btb_module:inst13.pc_target_update[5]
pc_target_update[6] => bht_btb_module:inst13.pc_target_update[6]
pc_target_update[7] => bht_btb_module:inst13.pc_target_update[7]
pc_target_update[8] => bht_btb_module:inst13.pc_target_update[8]
pc_target_update[9] => bht_btb_module:inst13.pc_target_update[9]
pc_target_update[10] => bht_btb_module:inst13.pc_target_update[10]
pc_target_update[11] => bht_btb_module:inst13.pc_target_update[11]
pc_target_update[12] => bht_btb_module:inst13.pc_target_update[12]
pc_target_update[13] => bht_btb_module:inst13.pc_target_update[13]
pc_target_update[14] => bht_btb_module:inst13.pc_target_update[14]
pc_target_update[15] => bht_btb_module:inst13.pc_target_update[15]
pc_target_update[16] => bht_btb_module:inst13.pc_target_update[16]
pc_target_update[17] => bht_btb_module:inst13.pc_target_update[17]
pc_target_update[18] => bht_btb_module:inst13.pc_target_update[18]
pc_target_update[19] => bht_btb_module:inst13.pc_target_update[19]
pc_target_update[20] => bht_btb_module:inst13.pc_target_update[20]
pc_target_update[21] => bht_btb_module:inst13.pc_target_update[21]
pc_target_update[22] => bht_btb_module:inst13.pc_target_update[22]
pc_target_update[23] => bht_btb_module:inst13.pc_target_update[23]
pc_target_update[24] => bht_btb_module:inst13.pc_target_update[24]
pc_target_update[25] => bht_btb_module:inst13.pc_target_update[25]
pc_target_update[26] => bht_btb_module:inst13.pc_target_update[26]
pc_target_update[27] => bht_btb_module:inst13.pc_target_update[27]
pc_target_update[28] => bht_btb_module:inst13.pc_target_update[28]
pc_target_update[29] => bht_btb_module:inst13.pc_target_update[29]
pc_target_update[30] => bht_btb_module:inst13.pc_target_update[30]
pc_target_update[31] => bht_btb_module:inst13.pc_target_update[31]
wr_enable2_ <= bht_btb_module:inst13.wr_enable2_
address2_[0] <= bht_btb_module:inst13.address2_[0]
address2_[1] <= bht_btb_module:inst13.address2_[1]
address2_[2] <= bht_btb_module:inst13.address2_[2]
address2_[3] <= bht_btb_module:inst13.address2_[3]
address2_[4] <= bht_btb_module:inst13.address2_[4]
address2_[5] <= bht_btb_module:inst13.address2_[5]
pc_target_prediction[0] <= bht_btb_module:inst13.pc_target_prediction[0]
pc_target_prediction[1] <= bht_btb_module:inst13.pc_target_prediction[1]
pc_target_prediction[2] <= bht_btb_module:inst13.pc_target_prediction[2]
pc_target_prediction[3] <= bht_btb_module:inst13.pc_target_prediction[3]
pc_target_prediction[4] <= bht_btb_module:inst13.pc_target_prediction[4]
pc_target_prediction[5] <= bht_btb_module:inst13.pc_target_prediction[5]
pc_target_prediction[6] <= bht_btb_module:inst13.pc_target_prediction[6]
pc_target_prediction[7] <= bht_btb_module:inst13.pc_target_prediction[7]
pc_target_prediction[8] <= bht_btb_module:inst13.pc_target_prediction[8]
pc_target_prediction[9] <= bht_btb_module:inst13.pc_target_prediction[9]
pc_target_prediction[10] <= bht_btb_module:inst13.pc_target_prediction[10]
pc_target_prediction[11] <= bht_btb_module:inst13.pc_target_prediction[11]
pc_target_prediction[12] <= bht_btb_module:inst13.pc_target_prediction[12]
pc_target_prediction[13] <= bht_btb_module:inst13.pc_target_prediction[13]
pc_target_prediction[14] <= bht_btb_module:inst13.pc_target_prediction[14]
pc_target_prediction[15] <= bht_btb_module:inst13.pc_target_prediction[15]
pc_target_prediction[16] <= bht_btb_module:inst13.pc_target_prediction[16]
pc_target_prediction[17] <= bht_btb_module:inst13.pc_target_prediction[17]
pc_target_prediction[18] <= bht_btb_module:inst13.pc_target_prediction[18]
pc_target_prediction[19] <= bht_btb_module:inst13.pc_target_prediction[19]
pc_target_prediction[20] <= bht_btb_module:inst13.pc_target_prediction[20]
pc_target_prediction[21] <= bht_btb_module:inst13.pc_target_prediction[21]
pc_target_prediction[22] <= bht_btb_module:inst13.pc_target_prediction[22]
pc_target_prediction[23] <= bht_btb_module:inst13.pc_target_prediction[23]
pc_target_prediction[24] <= bht_btb_module:inst13.pc_target_prediction[24]
pc_target_prediction[25] <= bht_btb_module:inst13.pc_target_prediction[25]
pc_target_prediction[26] <= bht_btb_module:inst13.pc_target_prediction[26]
pc_target_prediction[27] <= bht_btb_module:inst13.pc_target_prediction[27]
pc_target_prediction[28] <= bht_btb_module:inst13.pc_target_prediction[28]
pc_target_prediction[29] <= bht_btb_module:inst13.pc_target_prediction[29]
pc_target_prediction[30] <= bht_btb_module:inst13.pc_target_prediction[30]
pc_target_prediction[31] <= bht_btb_module:inst13.pc_target_prediction[31]
ram_out1_[0] <= bht_btb_module:inst13.ram_out1_[0]
ram_out1_[1] <= bht_btb_module:inst13.ram_out1_[1]
ram_out1_[2] <= bht_btb_module:inst13.ram_out1_[2]
ram_out1_[3] <= bht_btb_module:inst13.ram_out1_[3]
ram_out1_[4] <= bht_btb_module:inst13.ram_out1_[4]
ram_out1_[5] <= bht_btb_module:inst13.ram_out1_[5]
ram_out1_[6] <= bht_btb_module:inst13.ram_out1_[6]
ram_out1_[7] <= bht_btb_module:inst13.ram_out1_[7]
ram_out1_[8] <= bht_btb_module:inst13.ram_out1_[8]
ram_out1_[9] <= bht_btb_module:inst13.ram_out1_[9]
ram_out1_[10] <= bht_btb_module:inst13.ram_out1_[10]
ram_out1_[11] <= bht_btb_module:inst13.ram_out1_[11]
ram_out1_[12] <= bht_btb_module:inst13.ram_out1_[12]
ram_out1_[13] <= bht_btb_module:inst13.ram_out1_[13]
ram_out1_[14] <= bht_btb_module:inst13.ram_out1_[14]
ram_out1_[15] <= bht_btb_module:inst13.ram_out1_[15]
ram_out1_[16] <= bht_btb_module:inst13.ram_out1_[16]
ram_out1_[17] <= bht_btb_module:inst13.ram_out1_[17]
ram_out1_[18] <= bht_btb_module:inst13.ram_out1_[18]
ram_out1_[19] <= bht_btb_module:inst13.ram_out1_[19]
ram_out1_[20] <= bht_btb_module:inst13.ram_out1_[20]
ram_out1_[21] <= bht_btb_module:inst13.ram_out1_[21]
ram_out1_[22] <= bht_btb_module:inst13.ram_out1_[22]
ram_out1_[23] <= bht_btb_module:inst13.ram_out1_[23]
ram_out1_[24] <= bht_btb_module:inst13.ram_out1_[24]
ram_out1_[25] <= bht_btb_module:inst13.ram_out1_[25]
ram_out1_[26] <= bht_btb_module:inst13.ram_out1_[26]
ram_out1_[27] <= bht_btb_module:inst13.ram_out1_[27]
ram_out1_[28] <= bht_btb_module:inst13.ram_out1_[28]
ram_out1_[29] <= bht_btb_module:inst13.ram_out1_[29]
ram_out1_[30] <= bht_btb_module:inst13.ram_out1_[30]
ram_out1_[31] <= bht_btb_module:inst13.ram_out1_[31]
ram_out2_[0] <= bht_btb_module:inst13.ram_out2_[0]
ram_out2_[1] <= bht_btb_module:inst13.ram_out2_[1]
ram_out2_[2] <= bht_btb_module:inst13.ram_out2_[2]
ram_out2_[3] <= bht_btb_module:inst13.ram_out2_[3]
ram_out2_[4] <= bht_btb_module:inst13.ram_out2_[4]
ram_out2_[5] <= bht_btb_module:inst13.ram_out2_[5]
ram_out2_[6] <= bht_btb_module:inst13.ram_out2_[6]
ram_out2_[7] <= bht_btb_module:inst13.ram_out2_[7]
ram_out2_[8] <= bht_btb_module:inst13.ram_out2_[8]
ram_out2_[9] <= bht_btb_module:inst13.ram_out2_[9]
ram_out2_[10] <= bht_btb_module:inst13.ram_out2_[10]
ram_out2_[11] <= bht_btb_module:inst13.ram_out2_[11]
ram_out2_[12] <= bht_btb_module:inst13.ram_out2_[12]
ram_out2_[13] <= bht_btb_module:inst13.ram_out2_[13]
ram_out2_[14] <= bht_btb_module:inst13.ram_out2_[14]
ram_out2_[15] <= bht_btb_module:inst13.ram_out2_[15]
ram_out2_[16] <= bht_btb_module:inst13.ram_out2_[16]
ram_out2_[17] <= bht_btb_module:inst13.ram_out2_[17]
ram_out2_[18] <= bht_btb_module:inst13.ram_out2_[18]
ram_out2_[19] <= bht_btb_module:inst13.ram_out2_[19]
ram_out2_[20] <= bht_btb_module:inst13.ram_out2_[20]
ram_out2_[21] <= bht_btb_module:inst13.ram_out2_[21]
ram_out2_[22] <= bht_btb_module:inst13.ram_out2_[22]
ram_out2_[23] <= bht_btb_module:inst13.ram_out2_[23]
ram_out2_[24] <= bht_btb_module:inst13.ram_out2_[24]
ram_out2_[25] <= bht_btb_module:inst13.ram_out2_[25]
ram_out2_[26] <= bht_btb_module:inst13.ram_out2_[26]
ram_out2_[27] <= bht_btb_module:inst13.ram_out2_[27]
ram_out2_[28] <= bht_btb_module:inst13.ram_out2_[28]
ram_out2_[29] <= bht_btb_module:inst13.ram_out2_[29]
ram_out2_[30] <= bht_btb_module:inst13.ram_out2_[30]
ram_out2_[31] <= bht_btb_module:inst13.ram_out2_[31]
wr_data2_[0] <= bht_btb_module:inst13.wr_data2_[0]
wr_data2_[1] <= bht_btb_module:inst13.wr_data2_[1]
wr_data2_[2] <= bht_btb_module:inst13.wr_data2_[2]
wr_data2_[3] <= bht_btb_module:inst13.wr_data2_[3]
wr_data2_[4] <= bht_btb_module:inst13.wr_data2_[4]
wr_data2_[5] <= bht_btb_module:inst13.wr_data2_[5]
wr_data2_[6] <= bht_btb_module:inst13.wr_data2_[6]
wr_data2_[7] <= bht_btb_module:inst13.wr_data2_[7]
wr_data2_[8] <= bht_btb_module:inst13.wr_data2_[8]
wr_data2_[9] <= bht_btb_module:inst13.wr_data2_[9]
wr_data2_[10] <= bht_btb_module:inst13.wr_data2_[10]
wr_data2_[11] <= bht_btb_module:inst13.wr_data2_[11]
wr_data2_[12] <= bht_btb_module:inst13.wr_data2_[12]
wr_data2_[13] <= bht_btb_module:inst13.wr_data2_[13]
wr_data2_[14] <= bht_btb_module:inst13.wr_data2_[14]
wr_data2_[15] <= bht_btb_module:inst13.wr_data2_[15]
wr_data2_[16] <= bht_btb_module:inst13.wr_data2_[16]
wr_data2_[17] <= bht_btb_module:inst13.wr_data2_[17]
wr_data2_[18] <= bht_btb_module:inst13.wr_data2_[18]
wr_data2_[19] <= bht_btb_module:inst13.wr_data2_[19]
wr_data2_[20] <= bht_btb_module:inst13.wr_data2_[20]
wr_data2_[21] <= bht_btb_module:inst13.wr_data2_[21]
wr_data2_[22] <= bht_btb_module:inst13.wr_data2_[22]
wr_data2_[23] <= bht_btb_module:inst13.wr_data2_[23]
wr_data2_[24] <= bht_btb_module:inst13.wr_data2_[24]
wr_data2_[25] <= bht_btb_module:inst13.wr_data2_[25]
wr_data2_[26] <= bht_btb_module:inst13.wr_data2_[26]
wr_data2_[27] <= bht_btb_module:inst13.wr_data2_[27]
wr_data2_[28] <= bht_btb_module:inst13.wr_data2_[28]
wr_data2_[29] <= bht_btb_module:inst13.wr_data2_[29]
wr_data2_[30] <= bht_btb_module:inst13.wr_data2_[30]
wr_data2_[31] <= bht_btb_module:inst13.wr_data2_[31]


|tp2_e5_ERV25_grupo2|bht_btb_module:inst13
branch_prediction <= bht_btb_controller:inst6.branch_prediction
is_branch => bht_btb_controller:inst6.is_branch
increment_counter => bht_btb_controller:inst6.increment_counter
clk => bht_btb_controller:inst6.clk
clk => bht_btb_ram:inst.clock
reset => bht_btb_controller:inst6.reset
ram_out1_[0] <= bht_btb_ram:inst.q_a[0]
ram_out1_[1] <= bht_btb_ram:inst.q_a[1]
ram_out1_[2] <= bht_btb_ram:inst.q_a[2]
ram_out1_[3] <= bht_btb_ram:inst.q_a[3]
ram_out1_[4] <= bht_btb_ram:inst.q_a[4]
ram_out1_[5] <= bht_btb_ram:inst.q_a[5]
ram_out1_[6] <= bht_btb_ram:inst.q_a[6]
ram_out1_[7] <= bht_btb_ram:inst.q_a[7]
ram_out1_[8] <= bht_btb_ram:inst.q_a[8]
ram_out1_[9] <= bht_btb_ram:inst.q_a[9]
ram_out1_[10] <= bht_btb_ram:inst.q_a[10]
ram_out1_[11] <= bht_btb_ram:inst.q_a[11]
ram_out1_[12] <= bht_btb_ram:inst.q_a[12]
ram_out1_[13] <= bht_btb_ram:inst.q_a[13]
ram_out1_[14] <= bht_btb_ram:inst.q_a[14]
ram_out1_[15] <= bht_btb_ram:inst.q_a[15]
ram_out1_[16] <= bht_btb_ram:inst.q_a[16]
ram_out1_[17] <= bht_btb_ram:inst.q_a[17]
ram_out1_[18] <= bht_btb_ram:inst.q_a[18]
ram_out1_[19] <= bht_btb_ram:inst.q_a[19]
ram_out1_[20] <= bht_btb_ram:inst.q_a[20]
ram_out1_[21] <= bht_btb_ram:inst.q_a[21]
ram_out1_[22] <= bht_btb_ram:inst.q_a[22]
ram_out1_[23] <= bht_btb_ram:inst.q_a[23]
ram_out1_[24] <= bht_btb_ram:inst.q_a[24]
ram_out1_[25] <= bht_btb_ram:inst.q_a[25]
ram_out1_[26] <= bht_btb_ram:inst.q_a[26]
ram_out1_[27] <= bht_btb_ram:inst.q_a[27]
ram_out1_[28] <= bht_btb_ram:inst.q_a[28]
ram_out1_[29] <= bht_btb_ram:inst.q_a[29]
ram_out1_[30] <= bht_btb_ram:inst.q_a[30]
ram_out1_[31] <= bht_btb_ram:inst.q_a[31]
wr_enable2_ <= bht_btb_controller:inst6.wr_enable2_
address2_[0] <= bht_btb_controller:inst6.address2_[0]
address2_[1] <= bht_btb_controller:inst6.address2_[1]
address2_[2] <= bht_btb_controller:inst6.address2_[2]
address2_[3] <= bht_btb_controller:inst6.address2_[3]
address2_[4] <= bht_btb_controller:inst6.address2_[4]
address2_[5] <= bht_btb_controller:inst6.address2_[5]
wr_data2_[0] <= bht_btb_controller:inst6.wr_data2_[0]
wr_data2_[1] <= bht_btb_controller:inst6.wr_data2_[1]
wr_data2_[2] <= bht_btb_controller:inst6.wr_data2_[2]
wr_data2_[3] <= bht_btb_controller:inst6.wr_data2_[3]
wr_data2_[4] <= bht_btb_controller:inst6.wr_data2_[4]
wr_data2_[5] <= bht_btb_controller:inst6.wr_data2_[5]
wr_data2_[6] <= bht_btb_controller:inst6.wr_data2_[6]
wr_data2_[7] <= bht_btb_controller:inst6.wr_data2_[7]
wr_data2_[8] <= bht_btb_controller:inst6.wr_data2_[8]
wr_data2_[9] <= bht_btb_controller:inst6.wr_data2_[9]
wr_data2_[10] <= bht_btb_controller:inst6.wr_data2_[10]
wr_data2_[11] <= bht_btb_controller:inst6.wr_data2_[11]
wr_data2_[12] <= bht_btb_controller:inst6.wr_data2_[12]
wr_data2_[13] <= bht_btb_controller:inst6.wr_data2_[13]
wr_data2_[14] <= bht_btb_controller:inst6.wr_data2_[14]
wr_data2_[15] <= bht_btb_controller:inst6.wr_data2_[15]
wr_data2_[16] <= bht_btb_controller:inst6.wr_data2_[16]
wr_data2_[17] <= bht_btb_controller:inst6.wr_data2_[17]
wr_data2_[18] <= bht_btb_controller:inst6.wr_data2_[18]
wr_data2_[19] <= bht_btb_controller:inst6.wr_data2_[19]
wr_data2_[20] <= bht_btb_controller:inst6.wr_data2_[20]
wr_data2_[21] <= bht_btb_controller:inst6.wr_data2_[21]
wr_data2_[22] <= bht_btb_controller:inst6.wr_data2_[22]
wr_data2_[23] <= bht_btb_controller:inst6.wr_data2_[23]
wr_data2_[24] <= bht_btb_controller:inst6.wr_data2_[24]
wr_data2_[25] <= bht_btb_controller:inst6.wr_data2_[25]
wr_data2_[26] <= bht_btb_controller:inst6.wr_data2_[26]
wr_data2_[27] <= bht_btb_controller:inst6.wr_data2_[27]
wr_data2_[28] <= bht_btb_controller:inst6.wr_data2_[28]
wr_data2_[29] <= bht_btb_controller:inst6.wr_data2_[29]
wr_data2_[30] <= bht_btb_controller:inst6.wr_data2_[30]
wr_data2_[31] <= bht_btb_controller:inst6.wr_data2_[31]
ram_out2_[0] <= bht_btb_ram:inst.q_b[0]
ram_out2_[1] <= bht_btb_ram:inst.q_b[1]
ram_out2_[2] <= bht_btb_ram:inst.q_b[2]
ram_out2_[3] <= bht_btb_ram:inst.q_b[3]
ram_out2_[4] <= bht_btb_ram:inst.q_b[4]
ram_out2_[5] <= bht_btb_ram:inst.q_b[5]
ram_out2_[6] <= bht_btb_ram:inst.q_b[6]
ram_out2_[7] <= bht_btb_ram:inst.q_b[7]
ram_out2_[8] <= bht_btb_ram:inst.q_b[8]
ram_out2_[9] <= bht_btb_ram:inst.q_b[9]
ram_out2_[10] <= bht_btb_ram:inst.q_b[10]
ram_out2_[11] <= bht_btb_ram:inst.q_b[11]
ram_out2_[12] <= bht_btb_ram:inst.q_b[12]
ram_out2_[13] <= bht_btb_ram:inst.q_b[13]
ram_out2_[14] <= bht_btb_ram:inst.q_b[14]
ram_out2_[15] <= bht_btb_ram:inst.q_b[15]
ram_out2_[16] <= bht_btb_ram:inst.q_b[16]
ram_out2_[17] <= bht_btb_ram:inst.q_b[17]
ram_out2_[18] <= bht_btb_ram:inst.q_b[18]
ram_out2_[19] <= bht_btb_ram:inst.q_b[19]
ram_out2_[20] <= bht_btb_ram:inst.q_b[20]
ram_out2_[21] <= bht_btb_ram:inst.q_b[21]
ram_out2_[22] <= bht_btb_ram:inst.q_b[22]
ram_out2_[23] <= bht_btb_ram:inst.q_b[23]
ram_out2_[24] <= bht_btb_ram:inst.q_b[24]
ram_out2_[25] <= bht_btb_ram:inst.q_b[25]
ram_out2_[26] <= bht_btb_ram:inst.q_b[26]
ram_out2_[27] <= bht_btb_ram:inst.q_b[27]
ram_out2_[28] <= bht_btb_ram:inst.q_b[28]
ram_out2_[29] <= bht_btb_ram:inst.q_b[29]
ram_out2_[30] <= bht_btb_ram:inst.q_b[30]
ram_out2_[31] <= bht_btb_ram:inst.q_b[31]
pc_fetch[0] => bht_btb_controller:inst6.pc_fetch[0]
pc_fetch[1] => bht_btb_controller:inst6.pc_fetch[1]
pc_fetch[2] => bht_btb_controller:inst6.pc_fetch[2]
pc_fetch[3] => bht_btb_controller:inst6.pc_fetch[3]
pc_fetch[4] => bht_btb_controller:inst6.pc_fetch[4]
pc_fetch[5] => bht_btb_controller:inst6.pc_fetch[5]
pc_fetch[6] => bht_btb_controller:inst6.pc_fetch[6]
pc_fetch[7] => bht_btb_controller:inst6.pc_fetch[7]
pc_fetch[8] => bht_btb_controller:inst6.pc_fetch[8]
pc_fetch[9] => bht_btb_controller:inst6.pc_fetch[9]
pc_fetch[10] => bht_btb_controller:inst6.pc_fetch[10]
pc_fetch[11] => bht_btb_controller:inst6.pc_fetch[11]
pc_fetch[12] => bht_btb_controller:inst6.pc_fetch[12]
pc_fetch[13] => bht_btb_controller:inst6.pc_fetch[13]
pc_fetch[14] => bht_btb_controller:inst6.pc_fetch[14]
pc_fetch[15] => bht_btb_controller:inst6.pc_fetch[15]
pc_fetch[16] => bht_btb_controller:inst6.pc_fetch[16]
pc_fetch[17] => bht_btb_controller:inst6.pc_fetch[17]
pc_fetch[18] => bht_btb_controller:inst6.pc_fetch[18]
pc_fetch[19] => bht_btb_controller:inst6.pc_fetch[19]
pc_fetch[20] => bht_btb_controller:inst6.pc_fetch[20]
pc_fetch[21] => bht_btb_controller:inst6.pc_fetch[21]
pc_fetch[22] => bht_btb_controller:inst6.pc_fetch[22]
pc_fetch[23] => bht_btb_controller:inst6.pc_fetch[23]
pc_fetch[24] => bht_btb_controller:inst6.pc_fetch[24]
pc_fetch[25] => bht_btb_controller:inst6.pc_fetch[25]
pc_fetch[26] => bht_btb_controller:inst6.pc_fetch[26]
pc_fetch[27] => bht_btb_controller:inst6.pc_fetch[27]
pc_fetch[28] => bht_btb_controller:inst6.pc_fetch[28]
pc_fetch[29] => bht_btb_controller:inst6.pc_fetch[29]
pc_fetch[30] => bht_btb_controller:inst6.pc_fetch[30]
pc_fetch[31] => bht_btb_controller:inst6.pc_fetch[31]
pc_fetch_update[0] => bht_btb_controller:inst6.pc_fetch_update[0]
pc_fetch_update[1] => bht_btb_controller:inst6.pc_fetch_update[1]
pc_fetch_update[2] => bht_btb_controller:inst6.pc_fetch_update[2]
pc_fetch_update[3] => bht_btb_controller:inst6.pc_fetch_update[3]
pc_fetch_update[4] => bht_btb_controller:inst6.pc_fetch_update[4]
pc_fetch_update[5] => bht_btb_controller:inst6.pc_fetch_update[5]
pc_fetch_update[6] => bht_btb_controller:inst6.pc_fetch_update[6]
pc_fetch_update[7] => bht_btb_controller:inst6.pc_fetch_update[7]
pc_fetch_update[8] => bht_btb_controller:inst6.pc_fetch_update[8]
pc_fetch_update[9] => bht_btb_controller:inst6.pc_fetch_update[9]
pc_fetch_update[10] => bht_btb_controller:inst6.pc_fetch_update[10]
pc_fetch_update[11] => bht_btb_controller:inst6.pc_fetch_update[11]
pc_fetch_update[12] => bht_btb_controller:inst6.pc_fetch_update[12]
pc_fetch_update[13] => bht_btb_controller:inst6.pc_fetch_update[13]
pc_fetch_update[14] => bht_btb_controller:inst6.pc_fetch_update[14]
pc_fetch_update[15] => bht_btb_controller:inst6.pc_fetch_update[15]
pc_fetch_update[16] => bht_btb_controller:inst6.pc_fetch_update[16]
pc_fetch_update[17] => bht_btb_controller:inst6.pc_fetch_update[17]
pc_fetch_update[18] => bht_btb_controller:inst6.pc_fetch_update[18]
pc_fetch_update[19] => bht_btb_controller:inst6.pc_fetch_update[19]
pc_fetch_update[20] => bht_btb_controller:inst6.pc_fetch_update[20]
pc_fetch_update[21] => bht_btb_controller:inst6.pc_fetch_update[21]
pc_fetch_update[22] => bht_btb_controller:inst6.pc_fetch_update[22]
pc_fetch_update[23] => bht_btb_controller:inst6.pc_fetch_update[23]
pc_fetch_update[24] => bht_btb_controller:inst6.pc_fetch_update[24]
pc_fetch_update[25] => bht_btb_controller:inst6.pc_fetch_update[25]
pc_fetch_update[26] => bht_btb_controller:inst6.pc_fetch_update[26]
pc_fetch_update[27] => bht_btb_controller:inst6.pc_fetch_update[27]
pc_fetch_update[28] => bht_btb_controller:inst6.pc_fetch_update[28]
pc_fetch_update[29] => bht_btb_controller:inst6.pc_fetch_update[29]
pc_fetch_update[30] => bht_btb_controller:inst6.pc_fetch_update[30]
pc_fetch_update[31] => bht_btb_controller:inst6.pc_fetch_update[31]
pc_target_update[0] => bht_btb_controller:inst6.pc_target_update[0]
pc_target_update[1] => bht_btb_controller:inst6.pc_target_update[1]
pc_target_update[2] => bht_btb_controller:inst6.pc_target_update[2]
pc_target_update[3] => bht_btb_controller:inst6.pc_target_update[3]
pc_target_update[4] => bht_btb_controller:inst6.pc_target_update[4]
pc_target_update[5] => bht_btb_controller:inst6.pc_target_update[5]
pc_target_update[6] => bht_btb_controller:inst6.pc_target_update[6]
pc_target_update[7] => bht_btb_controller:inst6.pc_target_update[7]
pc_target_update[8] => bht_btb_controller:inst6.pc_target_update[8]
pc_target_update[9] => bht_btb_controller:inst6.pc_target_update[9]
pc_target_update[10] => bht_btb_controller:inst6.pc_target_update[10]
pc_target_update[11] => bht_btb_controller:inst6.pc_target_update[11]
pc_target_update[12] => bht_btb_controller:inst6.pc_target_update[12]
pc_target_update[13] => bht_btb_controller:inst6.pc_target_update[13]
pc_target_update[14] => bht_btb_controller:inst6.pc_target_update[14]
pc_target_update[15] => bht_btb_controller:inst6.pc_target_update[15]
pc_target_update[16] => bht_btb_controller:inst6.pc_target_update[16]
pc_target_update[17] => bht_btb_controller:inst6.pc_target_update[17]
pc_target_update[18] => bht_btb_controller:inst6.pc_target_update[18]
pc_target_update[19] => bht_btb_controller:inst6.pc_target_update[19]
pc_target_update[20] => bht_btb_controller:inst6.pc_target_update[20]
pc_target_update[21] => bht_btb_controller:inst6.pc_target_update[21]
pc_target_update[22] => bht_btb_controller:inst6.pc_target_update[22]
pc_target_update[23] => bht_btb_controller:inst6.pc_target_update[23]
pc_target_update[24] => bht_btb_controller:inst6.pc_target_update[24]
pc_target_update[25] => bht_btb_controller:inst6.pc_target_update[25]
pc_target_update[26] => bht_btb_controller:inst6.pc_target_update[26]
pc_target_update[27] => bht_btb_controller:inst6.pc_target_update[27]
pc_target_update[28] => bht_btb_controller:inst6.pc_target_update[28]
pc_target_update[29] => bht_btb_controller:inst6.pc_target_update[29]
pc_target_update[30] => bht_btb_controller:inst6.pc_target_update[30]
pc_target_update[31] => bht_btb_controller:inst6.pc_target_update[31]
pc_target_prediction[0] <= bht_btb_controller:inst6.pc_target_prediction[0]
pc_target_prediction[1] <= bht_btb_controller:inst6.pc_target_prediction[1]
pc_target_prediction[2] <= bht_btb_controller:inst6.pc_target_prediction[2]
pc_target_prediction[3] <= bht_btb_controller:inst6.pc_target_prediction[3]
pc_target_prediction[4] <= bht_btb_controller:inst6.pc_target_prediction[4]
pc_target_prediction[5] <= bht_btb_controller:inst6.pc_target_prediction[5]
pc_target_prediction[6] <= bht_btb_controller:inst6.pc_target_prediction[6]
pc_target_prediction[7] <= bht_btb_controller:inst6.pc_target_prediction[7]
pc_target_prediction[8] <= bht_btb_controller:inst6.pc_target_prediction[8]
pc_target_prediction[9] <= bht_btb_controller:inst6.pc_target_prediction[9]
pc_target_prediction[10] <= bht_btb_controller:inst6.pc_target_prediction[10]
pc_target_prediction[11] <= bht_btb_controller:inst6.pc_target_prediction[11]
pc_target_prediction[12] <= bht_btb_controller:inst6.pc_target_prediction[12]
pc_target_prediction[13] <= bht_btb_controller:inst6.pc_target_prediction[13]
pc_target_prediction[14] <= bht_btb_controller:inst6.pc_target_prediction[14]
pc_target_prediction[15] <= bht_btb_controller:inst6.pc_target_prediction[15]
pc_target_prediction[16] <= bht_btb_controller:inst6.pc_target_prediction[16]
pc_target_prediction[17] <= bht_btb_controller:inst6.pc_target_prediction[17]
pc_target_prediction[18] <= bht_btb_controller:inst6.pc_target_prediction[18]
pc_target_prediction[19] <= bht_btb_controller:inst6.pc_target_prediction[19]
pc_target_prediction[20] <= bht_btb_controller:inst6.pc_target_prediction[20]
pc_target_prediction[21] <= bht_btb_controller:inst6.pc_target_prediction[21]
pc_target_prediction[22] <= bht_btb_controller:inst6.pc_target_prediction[22]
pc_target_prediction[23] <= bht_btb_controller:inst6.pc_target_prediction[23]
pc_target_prediction[24] <= bht_btb_controller:inst6.pc_target_prediction[24]
pc_target_prediction[25] <= bht_btb_controller:inst6.pc_target_prediction[25]
pc_target_prediction[26] <= bht_btb_controller:inst6.pc_target_prediction[26]
pc_target_prediction[27] <= bht_btb_controller:inst6.pc_target_prediction[27]
pc_target_prediction[28] <= bht_btb_controller:inst6.pc_target_prediction[28]
pc_target_prediction[29] <= bht_btb_controller:inst6.pc_target_prediction[29]
pc_target_prediction[30] <= bht_btb_controller:inst6.pc_target_prediction[30]
pc_target_prediction[31] <= bht_btb_controller:inst6.pc_target_prediction[31]


|tp2_e5_ERV25_grupo2|bht_btb_module:inst13|bht_btb_controller:inst6
pc_fetch[0] => address1_[0].DATAIN
pc_fetch[1] => address1_[1].DATAIN
pc_fetch[2] => address1_[2].DATAIN
pc_fetch[3] => address1_[3].DATAIN
pc_fetch[4] => address1_[4].DATAIN
pc_fetch[5] => address1_[5].DATAIN
pc_fetch[6] => Equal0.IN4
pc_fetch[7] => Equal0.IN3
pc_fetch[8] => Equal0.IN2
pc_fetch[9] => Equal0.IN1
pc_fetch[10] => Equal0.IN0
pc_fetch[11] => ~NO_FANOUT~
pc_fetch[12] => ~NO_FANOUT~
pc_fetch[13] => ~NO_FANOUT~
pc_fetch[14] => ~NO_FANOUT~
pc_fetch[15] => ~NO_FANOUT~
pc_fetch[16] => ~NO_FANOUT~
pc_fetch[17] => ~NO_FANOUT~
pc_fetch[18] => ~NO_FANOUT~
pc_fetch[19] => ~NO_FANOUT~
pc_fetch[20] => ~NO_FANOUT~
pc_fetch[21] => ~NO_FANOUT~
pc_fetch[22] => ~NO_FANOUT~
pc_fetch[23] => ~NO_FANOUT~
pc_fetch[24] => ~NO_FANOUT~
pc_fetch[25] => ~NO_FANOUT~
pc_fetch[26] => ~NO_FANOUT~
pc_fetch[27] => ~NO_FANOUT~
pc_fetch[28] => ~NO_FANOUT~
pc_fetch[29] => ~NO_FANOUT~
pc_fetch[30] => ~NO_FANOUT~
pc_fetch[31] => ~NO_FANOUT~
bht_btb_ram_output1_[0] => pc_target_prediction[0].DATAIN
bht_btb_ram_output1_[1] => pc_target_prediction[1].DATAIN
bht_btb_ram_output1_[2] => pc_target_prediction[2].DATAIN
bht_btb_ram_output1_[3] => pc_target_prediction[3].DATAIN
bht_btb_ram_output1_[4] => pc_target_prediction[4].DATAIN
bht_btb_ram_output1_[5] => pc_target_prediction[5].DATAIN
bht_btb_ram_output1_[6] => pc_target_prediction[6].DATAIN
bht_btb_ram_output1_[7] => pc_target_prediction[7].DATAIN
bht_btb_ram_output1_[8] => pc_target_prediction[8].DATAIN
bht_btb_ram_output1_[9] => pc_target_prediction[9].DATAIN
bht_btb_ram_output1_[10] => pc_target_prediction[10].DATAIN
bht_btb_ram_output1_[11] => Equal0.IN9
bht_btb_ram_output1_[12] => Equal0.IN8
bht_btb_ram_output1_[13] => Equal0.IN7
bht_btb_ram_output1_[14] => Equal0.IN6
bht_btb_ram_output1_[15] => Equal0.IN5
bht_btb_ram_output1_[16] => always0.IN1
bht_btb_ram_output1_[17] => ~NO_FANOUT~
bht_btb_ram_output1_[18] => always0.IN1
bht_btb_ram_output1_[19] => ~NO_FANOUT~
bht_btb_ram_output1_[20] => ~NO_FANOUT~
bht_btb_ram_output1_[21] => ~NO_FANOUT~
bht_btb_ram_output1_[22] => ~NO_FANOUT~
bht_btb_ram_output1_[23] => ~NO_FANOUT~
bht_btb_ram_output1_[24] => ~NO_FANOUT~
bht_btb_ram_output1_[25] => ~NO_FANOUT~
bht_btb_ram_output1_[26] => ~NO_FANOUT~
bht_btb_ram_output1_[27] => ~NO_FANOUT~
bht_btb_ram_output1_[28] => ~NO_FANOUT~
bht_btb_ram_output1_[29] => ~NO_FANOUT~
bht_btb_ram_output1_[30] => ~NO_FANOUT~
bht_btb_ram_output1_[31] => ~NO_FANOUT~
bht_btb_ram_output2_[0] => ~NO_FANOUT~
bht_btb_ram_output2_[1] => ~NO_FANOUT~
bht_btb_ram_output2_[2] => ~NO_FANOUT~
bht_btb_ram_output2_[3] => ~NO_FANOUT~
bht_btb_ram_output2_[4] => ~NO_FANOUT~
bht_btb_ram_output2_[5] => ~NO_FANOUT~
bht_btb_ram_output2_[6] => ~NO_FANOUT~
bht_btb_ram_output2_[7] => ~NO_FANOUT~
bht_btb_ram_output2_[8] => ~NO_FANOUT~
bht_btb_ram_output2_[9] => ~NO_FANOUT~
bht_btb_ram_output2_[10] => ~NO_FANOUT~
bht_btb_ram_output2_[11] => ~NO_FANOUT~
bht_btb_ram_output2_[12] => ~NO_FANOUT~
bht_btb_ram_output2_[13] => ~NO_FANOUT~
bht_btb_ram_output2_[14] => ~NO_FANOUT~
bht_btb_ram_output2_[15] => ~NO_FANOUT~
bht_btb_ram_output2_[16] => ~NO_FANOUT~
bht_btb_ram_output2_[17] => Add0.IN4
bht_btb_ram_output2_[17] => Add1.IN4
bht_btb_ram_output2_[17] => wr_data2_.DATAA
bht_btb_ram_output2_[17] => Equal1.IN1
bht_btb_ram_output2_[17] => Equal2.IN1
bht_btb_ram_output2_[18] => Add0.IN3
bht_btb_ram_output2_[18] => Add1.IN3
bht_btb_ram_output2_[18] => wr_data2_.DATAA
bht_btb_ram_output2_[18] => Equal1.IN0
bht_btb_ram_output2_[18] => Equal2.IN0
bht_btb_ram_output2_[19] => ~NO_FANOUT~
bht_btb_ram_output2_[20] => ~NO_FANOUT~
bht_btb_ram_output2_[21] => ~NO_FANOUT~
bht_btb_ram_output2_[22] => ~NO_FANOUT~
bht_btb_ram_output2_[23] => ~NO_FANOUT~
bht_btb_ram_output2_[24] => ~NO_FANOUT~
bht_btb_ram_output2_[25] => ~NO_FANOUT~
bht_btb_ram_output2_[26] => ~NO_FANOUT~
bht_btb_ram_output2_[27] => ~NO_FANOUT~
bht_btb_ram_output2_[28] => ~NO_FANOUT~
bht_btb_ram_output2_[29] => ~NO_FANOUT~
bht_btb_ram_output2_[30] => ~NO_FANOUT~
bht_btb_ram_output2_[31] => ~NO_FANOUT~
pc_fetch_update[0] => address2_.DATAA
pc_fetch_update[0] => address2_prev[0].DATAIN
pc_fetch_update[1] => address2_.DATAA
pc_fetch_update[1] => address2_prev[1].DATAIN
pc_fetch_update[2] => address2_.DATAA
pc_fetch_update[2] => address2_prev[2].DATAIN
pc_fetch_update[3] => address2_.DATAA
pc_fetch_update[3] => address2_prev[3].DATAIN
pc_fetch_update[4] => address2_.DATAA
pc_fetch_update[4] => address2_prev[4].DATAIN
pc_fetch_update[5] => address2_.DATAA
pc_fetch_update[5] => address2_prev[5].DATAIN
pc_fetch_update[6] => wr_tag_prev[0].DATAIN
pc_fetch_update[7] => wr_tag_prev[1].DATAIN
pc_fetch_update[8] => wr_tag_prev[2].DATAIN
pc_fetch_update[9] => wr_tag_prev[3].DATAIN
pc_fetch_update[10] => wr_tag_prev[4].DATAIN
pc_fetch_update[11] => ~NO_FANOUT~
pc_fetch_update[12] => ~NO_FANOUT~
pc_fetch_update[13] => ~NO_FANOUT~
pc_fetch_update[14] => ~NO_FANOUT~
pc_fetch_update[15] => ~NO_FANOUT~
pc_fetch_update[16] => ~NO_FANOUT~
pc_fetch_update[17] => ~NO_FANOUT~
pc_fetch_update[18] => ~NO_FANOUT~
pc_fetch_update[19] => ~NO_FANOUT~
pc_fetch_update[20] => ~NO_FANOUT~
pc_fetch_update[21] => ~NO_FANOUT~
pc_fetch_update[22] => ~NO_FANOUT~
pc_fetch_update[23] => ~NO_FANOUT~
pc_fetch_update[24] => ~NO_FANOUT~
pc_fetch_update[25] => ~NO_FANOUT~
pc_fetch_update[26] => ~NO_FANOUT~
pc_fetch_update[27] => ~NO_FANOUT~
pc_fetch_update[28] => ~NO_FANOUT~
pc_fetch_update[29] => ~NO_FANOUT~
pc_fetch_update[30] => ~NO_FANOUT~
pc_fetch_update[31] => ~NO_FANOUT~
pc_target_update[0] => pc_target_update_prev[0].DATAIN
pc_target_update[1] => pc_target_update_prev[1].DATAIN
pc_target_update[2] => pc_target_update_prev[2].DATAIN
pc_target_update[3] => pc_target_update_prev[3].DATAIN
pc_target_update[4] => pc_target_update_prev[4].DATAIN
pc_target_update[5] => pc_target_update_prev[5].DATAIN
pc_target_update[6] => pc_target_update_prev[6].DATAIN
pc_target_update[7] => pc_target_update_prev[7].DATAIN
pc_target_update[8] => pc_target_update_prev[8].DATAIN
pc_target_update[9] => pc_target_update_prev[9].DATAIN
pc_target_update[10] => pc_target_update_prev[10].DATAIN
pc_target_update[11] => ~NO_FANOUT~
pc_target_update[12] => ~NO_FANOUT~
pc_target_update[13] => ~NO_FANOUT~
pc_target_update[14] => ~NO_FANOUT~
pc_target_update[15] => ~NO_FANOUT~
pc_target_update[16] => ~NO_FANOUT~
pc_target_update[17] => ~NO_FANOUT~
pc_target_update[18] => ~NO_FANOUT~
pc_target_update[19] => ~NO_FANOUT~
pc_target_update[20] => ~NO_FANOUT~
pc_target_update[21] => ~NO_FANOUT~
pc_target_update[22] => ~NO_FANOUT~
pc_target_update[23] => ~NO_FANOUT~
pc_target_update[24] => ~NO_FANOUT~
pc_target_update[25] => ~NO_FANOUT~
pc_target_update[26] => ~NO_FANOUT~
pc_target_update[27] => ~NO_FANOUT~
pc_target_update[28] => ~NO_FANOUT~
pc_target_update[29] => ~NO_FANOUT~
pc_target_update[30] => ~NO_FANOUT~
pc_target_update[31] => ~NO_FANOUT~
is_branch => next_wr_estado.DATAA
increment_counter => increment_counter_prev.DATAIN
clk => pc_target_update_prev[0].CLK
clk => pc_target_update_prev[1].CLK
clk => pc_target_update_prev[2].CLK
clk => pc_target_update_prev[3].CLK
clk => pc_target_update_prev[4].CLK
clk => pc_target_update_prev[5].CLK
clk => pc_target_update_prev[6].CLK
clk => pc_target_update_prev[7].CLK
clk => pc_target_update_prev[8].CLK
clk => pc_target_update_prev[9].CLK
clk => pc_target_update_prev[10].CLK
clk => wr_tag_prev[0].CLK
clk => wr_tag_prev[1].CLK
clk => wr_tag_prev[2].CLK
clk => wr_tag_prev[3].CLK
clk => wr_tag_prev[4].CLK
clk => increment_counter_prev.CLK
clk => address2_prev[0].CLK
clk => address2_prev[1].CLK
clk => address2_prev[2].CLK
clk => address2_prev[3].CLK
clk => address2_prev[4].CLK
clk => address2_prev[5].CLK
clk => wr_estado.CLK
reset => pc_target_update_prev[0].ACLR
reset => pc_target_update_prev[1].ACLR
reset => pc_target_update_prev[2].ACLR
reset => pc_target_update_prev[3].ACLR
reset => pc_target_update_prev[4].ACLR
reset => pc_target_update_prev[5].ACLR
reset => pc_target_update_prev[6].ACLR
reset => pc_target_update_prev[7].ACLR
reset => pc_target_update_prev[8].ACLR
reset => pc_target_update_prev[9].ACLR
reset => pc_target_update_prev[10].ACLR
reset => wr_tag_prev[0].ACLR
reset => wr_tag_prev[1].ACLR
reset => wr_tag_prev[2].ACLR
reset => wr_tag_prev[3].ACLR
reset => wr_tag_prev[4].ACLR
reset => increment_counter_prev.ACLR
reset => address2_prev[0].ACLR
reset => address2_prev[1].ACLR
reset => address2_prev[2].ACLR
reset => address2_prev[3].ACLR
reset => address2_prev[4].ACLR
reset => address2_prev[5].ACLR
reset => wr_estado.ACLR
address1_[0] <= pc_fetch[0].DB_MAX_OUTPUT_PORT_TYPE
address1_[1] <= pc_fetch[1].DB_MAX_OUTPUT_PORT_TYPE
address1_[2] <= pc_fetch[2].DB_MAX_OUTPUT_PORT_TYPE
address1_[3] <= pc_fetch[3].DB_MAX_OUTPUT_PORT_TYPE
address1_[4] <= pc_fetch[4].DB_MAX_OUTPUT_PORT_TYPE
address1_[5] <= pc_fetch[5].DB_MAX_OUTPUT_PORT_TYPE
wr_enable1_ <= <GND>
wr_data1_[0] <= <GND>
wr_data1_[1] <= <GND>
wr_data1_[2] <= <GND>
wr_data1_[3] <= <GND>
wr_data1_[4] <= <GND>
wr_data1_[5] <= <GND>
wr_data1_[6] <= <GND>
wr_data1_[7] <= <GND>
wr_data1_[8] <= <GND>
wr_data1_[9] <= <GND>
wr_data1_[10] <= <GND>
wr_data1_[11] <= <GND>
wr_data1_[12] <= <GND>
wr_data1_[13] <= <GND>
wr_data1_[14] <= <GND>
wr_data1_[15] <= <GND>
wr_data1_[16] <= <GND>
wr_data1_[17] <= <GND>
wr_data1_[18] <= <GND>
wr_data1_[19] <= <GND>
wr_data1_[20] <= <GND>
wr_data1_[21] <= <GND>
wr_data1_[22] <= <GND>
wr_data1_[23] <= <GND>
wr_data1_[24] <= <GND>
wr_data1_[25] <= <GND>
wr_data1_[26] <= <GND>
wr_data1_[27] <= <GND>
wr_data1_[28] <= <GND>
wr_data1_[29] <= <GND>
wr_data1_[30] <= <GND>
wr_data1_[31] <= <GND>
address2_[0] <= address2_.DB_MAX_OUTPUT_PORT_TYPE
address2_[1] <= address2_.DB_MAX_OUTPUT_PORT_TYPE
address2_[2] <= address2_.DB_MAX_OUTPUT_PORT_TYPE
address2_[3] <= address2_.DB_MAX_OUTPUT_PORT_TYPE
address2_[4] <= address2_.DB_MAX_OUTPUT_PORT_TYPE
address2_[5] <= address2_.DB_MAX_OUTPUT_PORT_TYPE
wr_enable2_ <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
wr_data2_[0] <= wr_data2_.DB_MAX_OUTPUT_PORT_TYPE
wr_data2_[1] <= wr_data2_.DB_MAX_OUTPUT_PORT_TYPE
wr_data2_[2] <= wr_data2_.DB_MAX_OUTPUT_PORT_TYPE
wr_data2_[3] <= wr_data2_.DB_MAX_OUTPUT_PORT_TYPE
wr_data2_[4] <= wr_data2_.DB_MAX_OUTPUT_PORT_TYPE
wr_data2_[5] <= wr_data2_.DB_MAX_OUTPUT_PORT_TYPE
wr_data2_[6] <= wr_data2_.DB_MAX_OUTPUT_PORT_TYPE
wr_data2_[7] <= wr_data2_.DB_MAX_OUTPUT_PORT_TYPE
wr_data2_[8] <= wr_data2_.DB_MAX_OUTPUT_PORT_TYPE
wr_data2_[9] <= wr_data2_.DB_MAX_OUTPUT_PORT_TYPE
wr_data2_[10] <= wr_data2_.DB_MAX_OUTPUT_PORT_TYPE
wr_data2_[11] <= wr_data2_.DB_MAX_OUTPUT_PORT_TYPE
wr_data2_[12] <= wr_data2_.DB_MAX_OUTPUT_PORT_TYPE
wr_data2_[13] <= wr_data2_.DB_MAX_OUTPUT_PORT_TYPE
wr_data2_[14] <= wr_data2_.DB_MAX_OUTPUT_PORT_TYPE
wr_data2_[15] <= wr_data2_.DB_MAX_OUTPUT_PORT_TYPE
wr_data2_[16] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
wr_data2_[17] <= wr_data2_.DB_MAX_OUTPUT_PORT_TYPE
wr_data2_[18] <= wr_data2_.DB_MAX_OUTPUT_PORT_TYPE
wr_data2_[19] <= wr_data2_.DB_MAX_OUTPUT_PORT_TYPE
wr_data2_[20] <= wr_data2_.DB_MAX_OUTPUT_PORT_TYPE
wr_data2_[21] <= wr_data2_.DB_MAX_OUTPUT_PORT_TYPE
wr_data2_[22] <= wr_data2_.DB_MAX_OUTPUT_PORT_TYPE
wr_data2_[23] <= wr_data2_.DB_MAX_OUTPUT_PORT_TYPE
wr_data2_[24] <= wr_data2_.DB_MAX_OUTPUT_PORT_TYPE
wr_data2_[25] <= wr_data2_.DB_MAX_OUTPUT_PORT_TYPE
wr_data2_[26] <= wr_data2_.DB_MAX_OUTPUT_PORT_TYPE
wr_data2_[27] <= wr_data2_.DB_MAX_OUTPUT_PORT_TYPE
wr_data2_[28] <= wr_data2_.DB_MAX_OUTPUT_PORT_TYPE
wr_data2_[29] <= wr_data2_.DB_MAX_OUTPUT_PORT_TYPE
wr_data2_[30] <= wr_data2_.DB_MAX_OUTPUT_PORT_TYPE
wr_data2_[31] <= wr_data2_.DB_MAX_OUTPUT_PORT_TYPE
pc_target_prediction[0] <= bht_btb_ram_output1_[0].DB_MAX_OUTPUT_PORT_TYPE
pc_target_prediction[1] <= bht_btb_ram_output1_[1].DB_MAX_OUTPUT_PORT_TYPE
pc_target_prediction[2] <= bht_btb_ram_output1_[2].DB_MAX_OUTPUT_PORT_TYPE
pc_target_prediction[3] <= bht_btb_ram_output1_[3].DB_MAX_OUTPUT_PORT_TYPE
pc_target_prediction[4] <= bht_btb_ram_output1_[4].DB_MAX_OUTPUT_PORT_TYPE
pc_target_prediction[5] <= bht_btb_ram_output1_[5].DB_MAX_OUTPUT_PORT_TYPE
pc_target_prediction[6] <= bht_btb_ram_output1_[6].DB_MAX_OUTPUT_PORT_TYPE
pc_target_prediction[7] <= bht_btb_ram_output1_[7].DB_MAX_OUTPUT_PORT_TYPE
pc_target_prediction[8] <= bht_btb_ram_output1_[8].DB_MAX_OUTPUT_PORT_TYPE
pc_target_prediction[9] <= bht_btb_ram_output1_[9].DB_MAX_OUTPUT_PORT_TYPE
pc_target_prediction[10] <= bht_btb_ram_output1_[10].DB_MAX_OUTPUT_PORT_TYPE
pc_target_prediction[11] <= <GND>
pc_target_prediction[12] <= <GND>
pc_target_prediction[13] <= <GND>
pc_target_prediction[14] <= <GND>
pc_target_prediction[15] <= <GND>
pc_target_prediction[16] <= <GND>
pc_target_prediction[17] <= <GND>
pc_target_prediction[18] <= <GND>
pc_target_prediction[19] <= <GND>
pc_target_prediction[20] <= <GND>
pc_target_prediction[21] <= <GND>
pc_target_prediction[22] <= <GND>
pc_target_prediction[23] <= <GND>
pc_target_prediction[24] <= <GND>
pc_target_prediction[25] <= <GND>
pc_target_prediction[26] <= <GND>
pc_target_prediction[27] <= <GND>
pc_target_prediction[28] <= <GND>
pc_target_prediction[29] <= <GND>
pc_target_prediction[30] <= <GND>
pc_target_prediction[31] <= <GND>
branch_prediction <= always0.DB_MAX_OUTPUT_PORT_TYPE


|tp2_e5_ERV25_grupo2|bht_btb_module:inst13|bht_btb_ram:inst
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_a[4] => address_a[4].IN1
address_a[5] => address_a[5].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
address_b[4] => address_b[4].IN1
address_b[5] => address_b[5].IN1
clock => clock.IN1
data_a[0] => data_a[0].IN1
data_a[1] => data_a[1].IN1
data_a[2] => data_a[2].IN1
data_a[3] => data_a[3].IN1
data_a[4] => data_a[4].IN1
data_a[5] => data_a[5].IN1
data_a[6] => data_a[6].IN1
data_a[7] => data_a[7].IN1
data_a[8] => data_a[8].IN1
data_a[9] => data_a[9].IN1
data_a[10] => data_a[10].IN1
data_a[11] => data_a[11].IN1
data_a[12] => data_a[12].IN1
data_a[13] => data_a[13].IN1
data_a[14] => data_a[14].IN1
data_a[15] => data_a[15].IN1
data_a[16] => data_a[16].IN1
data_a[17] => data_a[17].IN1
data_a[18] => data_a[18].IN1
data_a[19] => data_a[19].IN1
data_a[20] => data_a[20].IN1
data_a[21] => data_a[21].IN1
data_a[22] => data_a[22].IN1
data_a[23] => data_a[23].IN1
data_a[24] => data_a[24].IN1
data_a[25] => data_a[25].IN1
data_a[26] => data_a[26].IN1
data_a[27] => data_a[27].IN1
data_a[28] => data_a[28].IN1
data_a[29] => data_a[29].IN1
data_a[30] => data_a[30].IN1
data_a[31] => data_a[31].IN1
data_b[0] => data_b[0].IN1
data_b[1] => data_b[1].IN1
data_b[2] => data_b[2].IN1
data_b[3] => data_b[3].IN1
data_b[4] => data_b[4].IN1
data_b[5] => data_b[5].IN1
data_b[6] => data_b[6].IN1
data_b[7] => data_b[7].IN1
data_b[8] => data_b[8].IN1
data_b[9] => data_b[9].IN1
data_b[10] => data_b[10].IN1
data_b[11] => data_b[11].IN1
data_b[12] => data_b[12].IN1
data_b[13] => data_b[13].IN1
data_b[14] => data_b[14].IN1
data_b[15] => data_b[15].IN1
data_b[16] => data_b[16].IN1
data_b[17] => data_b[17].IN1
data_b[18] => data_b[18].IN1
data_b[19] => data_b[19].IN1
data_b[20] => data_b[20].IN1
data_b[21] => data_b[21].IN1
data_b[22] => data_b[22].IN1
data_b[23] => data_b[23].IN1
data_b[24] => data_b[24].IN1
data_b[25] => data_b[25].IN1
data_b[26] => data_b[26].IN1
data_b[27] => data_b[27].IN1
data_b[28] => data_b[28].IN1
data_b[29] => data_b[29].IN1
data_b[30] => data_b[30].IN1
data_b[31] => data_b[31].IN1
wren_a => wren_a.IN1
wren_b => wren_b.IN1
q_a[0] <= altsyncram:altsyncram_component.q_a
q_a[1] <= altsyncram:altsyncram_component.q_a
q_a[2] <= altsyncram:altsyncram_component.q_a
q_a[3] <= altsyncram:altsyncram_component.q_a
q_a[4] <= altsyncram:altsyncram_component.q_a
q_a[5] <= altsyncram:altsyncram_component.q_a
q_a[6] <= altsyncram:altsyncram_component.q_a
q_a[7] <= altsyncram:altsyncram_component.q_a
q_a[8] <= altsyncram:altsyncram_component.q_a
q_a[9] <= altsyncram:altsyncram_component.q_a
q_a[10] <= altsyncram:altsyncram_component.q_a
q_a[11] <= altsyncram:altsyncram_component.q_a
q_a[12] <= altsyncram:altsyncram_component.q_a
q_a[13] <= altsyncram:altsyncram_component.q_a
q_a[14] <= altsyncram:altsyncram_component.q_a
q_a[15] <= altsyncram:altsyncram_component.q_a
q_a[16] <= altsyncram:altsyncram_component.q_a
q_a[17] <= altsyncram:altsyncram_component.q_a
q_a[18] <= altsyncram:altsyncram_component.q_a
q_a[19] <= altsyncram:altsyncram_component.q_a
q_a[20] <= altsyncram:altsyncram_component.q_a
q_a[21] <= altsyncram:altsyncram_component.q_a
q_a[22] <= altsyncram:altsyncram_component.q_a
q_a[23] <= altsyncram:altsyncram_component.q_a
q_a[24] <= altsyncram:altsyncram_component.q_a
q_a[25] <= altsyncram:altsyncram_component.q_a
q_a[26] <= altsyncram:altsyncram_component.q_a
q_a[27] <= altsyncram:altsyncram_component.q_a
q_a[28] <= altsyncram:altsyncram_component.q_a
q_a[29] <= altsyncram:altsyncram_component.q_a
q_a[30] <= altsyncram:altsyncram_component.q_a
q_a[31] <= altsyncram:altsyncram_component.q_a
q_b[0] <= altsyncram:altsyncram_component.q_b
q_b[1] <= altsyncram:altsyncram_component.q_b
q_b[2] <= altsyncram:altsyncram_component.q_b
q_b[3] <= altsyncram:altsyncram_component.q_b
q_b[4] <= altsyncram:altsyncram_component.q_b
q_b[5] <= altsyncram:altsyncram_component.q_b
q_b[6] <= altsyncram:altsyncram_component.q_b
q_b[7] <= altsyncram:altsyncram_component.q_b
q_b[8] <= altsyncram:altsyncram_component.q_b
q_b[9] <= altsyncram:altsyncram_component.q_b
q_b[10] <= altsyncram:altsyncram_component.q_b
q_b[11] <= altsyncram:altsyncram_component.q_b
q_b[12] <= altsyncram:altsyncram_component.q_b
q_b[13] <= altsyncram:altsyncram_component.q_b
q_b[14] <= altsyncram:altsyncram_component.q_b
q_b[15] <= altsyncram:altsyncram_component.q_b
q_b[16] <= altsyncram:altsyncram_component.q_b
q_b[17] <= altsyncram:altsyncram_component.q_b
q_b[18] <= altsyncram:altsyncram_component.q_b
q_b[19] <= altsyncram:altsyncram_component.q_b
q_b[20] <= altsyncram:altsyncram_component.q_b
q_b[21] <= altsyncram:altsyncram_component.q_b
q_b[22] <= altsyncram:altsyncram_component.q_b
q_b[23] <= altsyncram:altsyncram_component.q_b
q_b[24] <= altsyncram:altsyncram_component.q_b
q_b[25] <= altsyncram:altsyncram_component.q_b
q_b[26] <= altsyncram:altsyncram_component.q_b
q_b[27] <= altsyncram:altsyncram_component.q_b
q_b[28] <= altsyncram:altsyncram_component.q_b
q_b[29] <= altsyncram:altsyncram_component.q_b
q_b[30] <= altsyncram:altsyncram_component.q_b
q_b[31] <= altsyncram:altsyncram_component.q_b


|tp2_e5_ERV25_grupo2|bht_btb_module:inst13|bht_btb_ram:inst|altsyncram:altsyncram_component
wren_a => altsyncram_kph2:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_kph2:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_kph2:auto_generated.data_a[0]
data_a[1] => altsyncram_kph2:auto_generated.data_a[1]
data_a[2] => altsyncram_kph2:auto_generated.data_a[2]
data_a[3] => altsyncram_kph2:auto_generated.data_a[3]
data_a[4] => altsyncram_kph2:auto_generated.data_a[4]
data_a[5] => altsyncram_kph2:auto_generated.data_a[5]
data_a[6] => altsyncram_kph2:auto_generated.data_a[6]
data_a[7] => altsyncram_kph2:auto_generated.data_a[7]
data_a[8] => altsyncram_kph2:auto_generated.data_a[8]
data_a[9] => altsyncram_kph2:auto_generated.data_a[9]
data_a[10] => altsyncram_kph2:auto_generated.data_a[10]
data_a[11] => altsyncram_kph2:auto_generated.data_a[11]
data_a[12] => altsyncram_kph2:auto_generated.data_a[12]
data_a[13] => altsyncram_kph2:auto_generated.data_a[13]
data_a[14] => altsyncram_kph2:auto_generated.data_a[14]
data_a[15] => altsyncram_kph2:auto_generated.data_a[15]
data_a[16] => altsyncram_kph2:auto_generated.data_a[16]
data_a[17] => altsyncram_kph2:auto_generated.data_a[17]
data_a[18] => altsyncram_kph2:auto_generated.data_a[18]
data_a[19] => altsyncram_kph2:auto_generated.data_a[19]
data_a[20] => altsyncram_kph2:auto_generated.data_a[20]
data_a[21] => altsyncram_kph2:auto_generated.data_a[21]
data_a[22] => altsyncram_kph2:auto_generated.data_a[22]
data_a[23] => altsyncram_kph2:auto_generated.data_a[23]
data_a[24] => altsyncram_kph2:auto_generated.data_a[24]
data_a[25] => altsyncram_kph2:auto_generated.data_a[25]
data_a[26] => altsyncram_kph2:auto_generated.data_a[26]
data_a[27] => altsyncram_kph2:auto_generated.data_a[27]
data_a[28] => altsyncram_kph2:auto_generated.data_a[28]
data_a[29] => altsyncram_kph2:auto_generated.data_a[29]
data_a[30] => altsyncram_kph2:auto_generated.data_a[30]
data_a[31] => altsyncram_kph2:auto_generated.data_a[31]
data_b[0] => altsyncram_kph2:auto_generated.data_b[0]
data_b[1] => altsyncram_kph2:auto_generated.data_b[1]
data_b[2] => altsyncram_kph2:auto_generated.data_b[2]
data_b[3] => altsyncram_kph2:auto_generated.data_b[3]
data_b[4] => altsyncram_kph2:auto_generated.data_b[4]
data_b[5] => altsyncram_kph2:auto_generated.data_b[5]
data_b[6] => altsyncram_kph2:auto_generated.data_b[6]
data_b[7] => altsyncram_kph2:auto_generated.data_b[7]
data_b[8] => altsyncram_kph2:auto_generated.data_b[8]
data_b[9] => altsyncram_kph2:auto_generated.data_b[9]
data_b[10] => altsyncram_kph2:auto_generated.data_b[10]
data_b[11] => altsyncram_kph2:auto_generated.data_b[11]
data_b[12] => altsyncram_kph2:auto_generated.data_b[12]
data_b[13] => altsyncram_kph2:auto_generated.data_b[13]
data_b[14] => altsyncram_kph2:auto_generated.data_b[14]
data_b[15] => altsyncram_kph2:auto_generated.data_b[15]
data_b[16] => altsyncram_kph2:auto_generated.data_b[16]
data_b[17] => altsyncram_kph2:auto_generated.data_b[17]
data_b[18] => altsyncram_kph2:auto_generated.data_b[18]
data_b[19] => altsyncram_kph2:auto_generated.data_b[19]
data_b[20] => altsyncram_kph2:auto_generated.data_b[20]
data_b[21] => altsyncram_kph2:auto_generated.data_b[21]
data_b[22] => altsyncram_kph2:auto_generated.data_b[22]
data_b[23] => altsyncram_kph2:auto_generated.data_b[23]
data_b[24] => altsyncram_kph2:auto_generated.data_b[24]
data_b[25] => altsyncram_kph2:auto_generated.data_b[25]
data_b[26] => altsyncram_kph2:auto_generated.data_b[26]
data_b[27] => altsyncram_kph2:auto_generated.data_b[27]
data_b[28] => altsyncram_kph2:auto_generated.data_b[28]
data_b[29] => altsyncram_kph2:auto_generated.data_b[29]
data_b[30] => altsyncram_kph2:auto_generated.data_b[30]
data_b[31] => altsyncram_kph2:auto_generated.data_b[31]
address_a[0] => altsyncram_kph2:auto_generated.address_a[0]
address_a[1] => altsyncram_kph2:auto_generated.address_a[1]
address_a[2] => altsyncram_kph2:auto_generated.address_a[2]
address_a[3] => altsyncram_kph2:auto_generated.address_a[3]
address_a[4] => altsyncram_kph2:auto_generated.address_a[4]
address_a[5] => altsyncram_kph2:auto_generated.address_a[5]
address_b[0] => altsyncram_kph2:auto_generated.address_b[0]
address_b[1] => altsyncram_kph2:auto_generated.address_b[1]
address_b[2] => altsyncram_kph2:auto_generated.address_b[2]
address_b[3] => altsyncram_kph2:auto_generated.address_b[3]
address_b[4] => altsyncram_kph2:auto_generated.address_b[4]
address_b[5] => altsyncram_kph2:auto_generated.address_b[5]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_kph2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_kph2:auto_generated.q_a[0]
q_a[1] <= altsyncram_kph2:auto_generated.q_a[1]
q_a[2] <= altsyncram_kph2:auto_generated.q_a[2]
q_a[3] <= altsyncram_kph2:auto_generated.q_a[3]
q_a[4] <= altsyncram_kph2:auto_generated.q_a[4]
q_a[5] <= altsyncram_kph2:auto_generated.q_a[5]
q_a[6] <= altsyncram_kph2:auto_generated.q_a[6]
q_a[7] <= altsyncram_kph2:auto_generated.q_a[7]
q_a[8] <= altsyncram_kph2:auto_generated.q_a[8]
q_a[9] <= altsyncram_kph2:auto_generated.q_a[9]
q_a[10] <= altsyncram_kph2:auto_generated.q_a[10]
q_a[11] <= altsyncram_kph2:auto_generated.q_a[11]
q_a[12] <= altsyncram_kph2:auto_generated.q_a[12]
q_a[13] <= altsyncram_kph2:auto_generated.q_a[13]
q_a[14] <= altsyncram_kph2:auto_generated.q_a[14]
q_a[15] <= altsyncram_kph2:auto_generated.q_a[15]
q_a[16] <= altsyncram_kph2:auto_generated.q_a[16]
q_a[17] <= altsyncram_kph2:auto_generated.q_a[17]
q_a[18] <= altsyncram_kph2:auto_generated.q_a[18]
q_a[19] <= altsyncram_kph2:auto_generated.q_a[19]
q_a[20] <= altsyncram_kph2:auto_generated.q_a[20]
q_a[21] <= altsyncram_kph2:auto_generated.q_a[21]
q_a[22] <= altsyncram_kph2:auto_generated.q_a[22]
q_a[23] <= altsyncram_kph2:auto_generated.q_a[23]
q_a[24] <= altsyncram_kph2:auto_generated.q_a[24]
q_a[25] <= altsyncram_kph2:auto_generated.q_a[25]
q_a[26] <= altsyncram_kph2:auto_generated.q_a[26]
q_a[27] <= altsyncram_kph2:auto_generated.q_a[27]
q_a[28] <= altsyncram_kph2:auto_generated.q_a[28]
q_a[29] <= altsyncram_kph2:auto_generated.q_a[29]
q_a[30] <= altsyncram_kph2:auto_generated.q_a[30]
q_a[31] <= altsyncram_kph2:auto_generated.q_a[31]
q_b[0] <= altsyncram_kph2:auto_generated.q_b[0]
q_b[1] <= altsyncram_kph2:auto_generated.q_b[1]
q_b[2] <= altsyncram_kph2:auto_generated.q_b[2]
q_b[3] <= altsyncram_kph2:auto_generated.q_b[3]
q_b[4] <= altsyncram_kph2:auto_generated.q_b[4]
q_b[5] <= altsyncram_kph2:auto_generated.q_b[5]
q_b[6] <= altsyncram_kph2:auto_generated.q_b[6]
q_b[7] <= altsyncram_kph2:auto_generated.q_b[7]
q_b[8] <= altsyncram_kph2:auto_generated.q_b[8]
q_b[9] <= altsyncram_kph2:auto_generated.q_b[9]
q_b[10] <= altsyncram_kph2:auto_generated.q_b[10]
q_b[11] <= altsyncram_kph2:auto_generated.q_b[11]
q_b[12] <= altsyncram_kph2:auto_generated.q_b[12]
q_b[13] <= altsyncram_kph2:auto_generated.q_b[13]
q_b[14] <= altsyncram_kph2:auto_generated.q_b[14]
q_b[15] <= altsyncram_kph2:auto_generated.q_b[15]
q_b[16] <= altsyncram_kph2:auto_generated.q_b[16]
q_b[17] <= altsyncram_kph2:auto_generated.q_b[17]
q_b[18] <= altsyncram_kph2:auto_generated.q_b[18]
q_b[19] <= altsyncram_kph2:auto_generated.q_b[19]
q_b[20] <= altsyncram_kph2:auto_generated.q_b[20]
q_b[21] <= altsyncram_kph2:auto_generated.q_b[21]
q_b[22] <= altsyncram_kph2:auto_generated.q_b[22]
q_b[23] <= altsyncram_kph2:auto_generated.q_b[23]
q_b[24] <= altsyncram_kph2:auto_generated.q_b[24]
q_b[25] <= altsyncram_kph2:auto_generated.q_b[25]
q_b[26] <= altsyncram_kph2:auto_generated.q_b[26]
q_b[27] <= altsyncram_kph2:auto_generated.q_b[27]
q_b[28] <= altsyncram_kph2:auto_generated.q_b[28]
q_b[29] <= altsyncram_kph2:auto_generated.q_b[29]
q_b[30] <= altsyncram_kph2:auto_generated.q_b[30]
q_b[31] <= altsyncram_kph2:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|tp2_e5_ERV25_grupo2|bht_btb_module:inst13|bht_btb_ram:inst|altsyncram:altsyncram_component|altsyncram_kph2:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[16] => ram_block1a16.PORTBDATAIN
data_b[17] => ram_block1a17.PORTBDATAIN
data_b[18] => ram_block1a18.PORTBDATAIN
data_b[19] => ram_block1a19.PORTBDATAIN
data_b[20] => ram_block1a20.PORTBDATAIN
data_b[21] => ram_block1a21.PORTBDATAIN
data_b[22] => ram_block1a22.PORTBDATAIN
data_b[23] => ram_block1a23.PORTBDATAIN
data_b[24] => ram_block1a24.PORTBDATAIN
data_b[25] => ram_block1a25.PORTBDATAIN
data_b[26] => ram_block1a26.PORTBDATAIN
data_b[27] => ram_block1a27.PORTBDATAIN
data_b[28] => ram_block1a28.PORTBDATAIN
data_b[29] => ram_block1a29.PORTBDATAIN
data_b[30] => ram_block1a30.PORTBDATAIN
data_b[31] => ram_block1a31.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_b => ram_block1a0.PORTBWE
wren_b => ram_block1a1.PORTBWE
wren_b => ram_block1a2.PORTBWE
wren_b => ram_block1a3.PORTBWE
wren_b => ram_block1a4.PORTBWE
wren_b => ram_block1a5.PORTBWE
wren_b => ram_block1a6.PORTBWE
wren_b => ram_block1a7.PORTBWE
wren_b => ram_block1a8.PORTBWE
wren_b => ram_block1a9.PORTBWE
wren_b => ram_block1a10.PORTBWE
wren_b => ram_block1a11.PORTBWE
wren_b => ram_block1a12.PORTBWE
wren_b => ram_block1a13.PORTBWE
wren_b => ram_block1a14.PORTBWE
wren_b => ram_block1a15.PORTBWE
wren_b => ram_block1a16.PORTBWE
wren_b => ram_block1a17.PORTBWE
wren_b => ram_block1a18.PORTBWE
wren_b => ram_block1a19.PORTBWE
wren_b => ram_block1a20.PORTBWE
wren_b => ram_block1a21.PORTBWE
wren_b => ram_block1a22.PORTBWE
wren_b => ram_block1a23.PORTBWE
wren_b => ram_block1a24.PORTBWE
wren_b => ram_block1a25.PORTBWE
wren_b => ram_block1a26.PORTBWE
wren_b => ram_block1a27.PORTBWE
wren_b => ram_block1a28.PORTBWE
wren_b => ram_block1a29.PORTBWE
wren_b => ram_block1a30.PORTBWE
wren_b => ram_block1a31.PORTBWE


|tp2_e5_ERV25_grupo2|ram_principal:inst
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_a[4] => address_a[4].IN1
address_a[5] => address_a[5].IN1
address_a[6] => address_a[6].IN1
address_a[7] => address_a[7].IN1
address_a[8] => address_a[8].IN1
address_a[9] => address_a[9].IN1
address_a[10] => address_a[10].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
address_b[4] => address_b[4].IN1
address_b[5] => address_b[5].IN1
address_b[6] => address_b[6].IN1
address_b[7] => address_b[7].IN1
address_b[8] => address_b[8].IN1
address_b[9] => address_b[9].IN1
address_b[10] => address_b[10].IN1
address_b[11] => address_b[11].IN1
address_b[12] => address_b[12].IN1
clock => clock.IN1
data_a[0] => data_a[0].IN1
data_a[1] => data_a[1].IN1
data_a[2] => data_a[2].IN1
data_a[3] => data_a[3].IN1
data_a[4] => data_a[4].IN1
data_a[5] => data_a[5].IN1
data_a[6] => data_a[6].IN1
data_a[7] => data_a[7].IN1
data_a[8] => data_a[8].IN1
data_a[9] => data_a[9].IN1
data_a[10] => data_a[10].IN1
data_a[11] => data_a[11].IN1
data_a[12] => data_a[12].IN1
data_a[13] => data_a[13].IN1
data_a[14] => data_a[14].IN1
data_a[15] => data_a[15].IN1
data_a[16] => data_a[16].IN1
data_a[17] => data_a[17].IN1
data_a[18] => data_a[18].IN1
data_a[19] => data_a[19].IN1
data_a[20] => data_a[20].IN1
data_a[21] => data_a[21].IN1
data_a[22] => data_a[22].IN1
data_a[23] => data_a[23].IN1
data_a[24] => data_a[24].IN1
data_a[25] => data_a[25].IN1
data_a[26] => data_a[26].IN1
data_a[27] => data_a[27].IN1
data_a[28] => data_a[28].IN1
data_a[29] => data_a[29].IN1
data_a[30] => data_a[30].IN1
data_a[31] => data_a[31].IN1
data_b[0] => data_b[0].IN1
data_b[1] => data_b[1].IN1
data_b[2] => data_b[2].IN1
data_b[3] => data_b[3].IN1
data_b[4] => data_b[4].IN1
data_b[5] => data_b[5].IN1
data_b[6] => data_b[6].IN1
data_b[7] => data_b[7].IN1
wren_a => wren_a.IN1
wren_b => wren_b.IN1
q_a[0] <= altsyncram:altsyncram_component.q_a
q_a[1] <= altsyncram:altsyncram_component.q_a
q_a[2] <= altsyncram:altsyncram_component.q_a
q_a[3] <= altsyncram:altsyncram_component.q_a
q_a[4] <= altsyncram:altsyncram_component.q_a
q_a[5] <= altsyncram:altsyncram_component.q_a
q_a[6] <= altsyncram:altsyncram_component.q_a
q_a[7] <= altsyncram:altsyncram_component.q_a
q_a[8] <= altsyncram:altsyncram_component.q_a
q_a[9] <= altsyncram:altsyncram_component.q_a
q_a[10] <= altsyncram:altsyncram_component.q_a
q_a[11] <= altsyncram:altsyncram_component.q_a
q_a[12] <= altsyncram:altsyncram_component.q_a
q_a[13] <= altsyncram:altsyncram_component.q_a
q_a[14] <= altsyncram:altsyncram_component.q_a
q_a[15] <= altsyncram:altsyncram_component.q_a
q_a[16] <= altsyncram:altsyncram_component.q_a
q_a[17] <= altsyncram:altsyncram_component.q_a
q_a[18] <= altsyncram:altsyncram_component.q_a
q_a[19] <= altsyncram:altsyncram_component.q_a
q_a[20] <= altsyncram:altsyncram_component.q_a
q_a[21] <= altsyncram:altsyncram_component.q_a
q_a[22] <= altsyncram:altsyncram_component.q_a
q_a[23] <= altsyncram:altsyncram_component.q_a
q_a[24] <= altsyncram:altsyncram_component.q_a
q_a[25] <= altsyncram:altsyncram_component.q_a
q_a[26] <= altsyncram:altsyncram_component.q_a
q_a[27] <= altsyncram:altsyncram_component.q_a
q_a[28] <= altsyncram:altsyncram_component.q_a
q_a[29] <= altsyncram:altsyncram_component.q_a
q_a[30] <= altsyncram:altsyncram_component.q_a
q_a[31] <= altsyncram:altsyncram_component.q_a
q_b[0] <= altsyncram:altsyncram_component.q_b
q_b[1] <= altsyncram:altsyncram_component.q_b
q_b[2] <= altsyncram:altsyncram_component.q_b
q_b[3] <= altsyncram:altsyncram_component.q_b
q_b[4] <= altsyncram:altsyncram_component.q_b
q_b[5] <= altsyncram:altsyncram_component.q_b
q_b[6] <= altsyncram:altsyncram_component.q_b
q_b[7] <= altsyncram:altsyncram_component.q_b


|tp2_e5_ERV25_grupo2|ram_principal:inst|altsyncram:altsyncram_component
wren_a => altsyncram_hjh2:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_hjh2:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_hjh2:auto_generated.data_a[0]
data_a[1] => altsyncram_hjh2:auto_generated.data_a[1]
data_a[2] => altsyncram_hjh2:auto_generated.data_a[2]
data_a[3] => altsyncram_hjh2:auto_generated.data_a[3]
data_a[4] => altsyncram_hjh2:auto_generated.data_a[4]
data_a[5] => altsyncram_hjh2:auto_generated.data_a[5]
data_a[6] => altsyncram_hjh2:auto_generated.data_a[6]
data_a[7] => altsyncram_hjh2:auto_generated.data_a[7]
data_a[8] => altsyncram_hjh2:auto_generated.data_a[8]
data_a[9] => altsyncram_hjh2:auto_generated.data_a[9]
data_a[10] => altsyncram_hjh2:auto_generated.data_a[10]
data_a[11] => altsyncram_hjh2:auto_generated.data_a[11]
data_a[12] => altsyncram_hjh2:auto_generated.data_a[12]
data_a[13] => altsyncram_hjh2:auto_generated.data_a[13]
data_a[14] => altsyncram_hjh2:auto_generated.data_a[14]
data_a[15] => altsyncram_hjh2:auto_generated.data_a[15]
data_a[16] => altsyncram_hjh2:auto_generated.data_a[16]
data_a[17] => altsyncram_hjh2:auto_generated.data_a[17]
data_a[18] => altsyncram_hjh2:auto_generated.data_a[18]
data_a[19] => altsyncram_hjh2:auto_generated.data_a[19]
data_a[20] => altsyncram_hjh2:auto_generated.data_a[20]
data_a[21] => altsyncram_hjh2:auto_generated.data_a[21]
data_a[22] => altsyncram_hjh2:auto_generated.data_a[22]
data_a[23] => altsyncram_hjh2:auto_generated.data_a[23]
data_a[24] => altsyncram_hjh2:auto_generated.data_a[24]
data_a[25] => altsyncram_hjh2:auto_generated.data_a[25]
data_a[26] => altsyncram_hjh2:auto_generated.data_a[26]
data_a[27] => altsyncram_hjh2:auto_generated.data_a[27]
data_a[28] => altsyncram_hjh2:auto_generated.data_a[28]
data_a[29] => altsyncram_hjh2:auto_generated.data_a[29]
data_a[30] => altsyncram_hjh2:auto_generated.data_a[30]
data_a[31] => altsyncram_hjh2:auto_generated.data_a[31]
data_b[0] => altsyncram_hjh2:auto_generated.data_b[0]
data_b[1] => altsyncram_hjh2:auto_generated.data_b[1]
data_b[2] => altsyncram_hjh2:auto_generated.data_b[2]
data_b[3] => altsyncram_hjh2:auto_generated.data_b[3]
data_b[4] => altsyncram_hjh2:auto_generated.data_b[4]
data_b[5] => altsyncram_hjh2:auto_generated.data_b[5]
data_b[6] => altsyncram_hjh2:auto_generated.data_b[6]
data_b[7] => altsyncram_hjh2:auto_generated.data_b[7]
address_a[0] => altsyncram_hjh2:auto_generated.address_a[0]
address_a[1] => altsyncram_hjh2:auto_generated.address_a[1]
address_a[2] => altsyncram_hjh2:auto_generated.address_a[2]
address_a[3] => altsyncram_hjh2:auto_generated.address_a[3]
address_a[4] => altsyncram_hjh2:auto_generated.address_a[4]
address_a[5] => altsyncram_hjh2:auto_generated.address_a[5]
address_a[6] => altsyncram_hjh2:auto_generated.address_a[6]
address_a[7] => altsyncram_hjh2:auto_generated.address_a[7]
address_a[8] => altsyncram_hjh2:auto_generated.address_a[8]
address_a[9] => altsyncram_hjh2:auto_generated.address_a[9]
address_a[10] => altsyncram_hjh2:auto_generated.address_a[10]
address_b[0] => altsyncram_hjh2:auto_generated.address_b[0]
address_b[1] => altsyncram_hjh2:auto_generated.address_b[1]
address_b[2] => altsyncram_hjh2:auto_generated.address_b[2]
address_b[3] => altsyncram_hjh2:auto_generated.address_b[3]
address_b[4] => altsyncram_hjh2:auto_generated.address_b[4]
address_b[5] => altsyncram_hjh2:auto_generated.address_b[5]
address_b[6] => altsyncram_hjh2:auto_generated.address_b[6]
address_b[7] => altsyncram_hjh2:auto_generated.address_b[7]
address_b[8] => altsyncram_hjh2:auto_generated.address_b[8]
address_b[9] => altsyncram_hjh2:auto_generated.address_b[9]
address_b[10] => altsyncram_hjh2:auto_generated.address_b[10]
address_b[11] => altsyncram_hjh2:auto_generated.address_b[11]
address_b[12] => altsyncram_hjh2:auto_generated.address_b[12]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_hjh2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_hjh2:auto_generated.q_a[0]
q_a[1] <= altsyncram_hjh2:auto_generated.q_a[1]
q_a[2] <= altsyncram_hjh2:auto_generated.q_a[2]
q_a[3] <= altsyncram_hjh2:auto_generated.q_a[3]
q_a[4] <= altsyncram_hjh2:auto_generated.q_a[4]
q_a[5] <= altsyncram_hjh2:auto_generated.q_a[5]
q_a[6] <= altsyncram_hjh2:auto_generated.q_a[6]
q_a[7] <= altsyncram_hjh2:auto_generated.q_a[7]
q_a[8] <= altsyncram_hjh2:auto_generated.q_a[8]
q_a[9] <= altsyncram_hjh2:auto_generated.q_a[9]
q_a[10] <= altsyncram_hjh2:auto_generated.q_a[10]
q_a[11] <= altsyncram_hjh2:auto_generated.q_a[11]
q_a[12] <= altsyncram_hjh2:auto_generated.q_a[12]
q_a[13] <= altsyncram_hjh2:auto_generated.q_a[13]
q_a[14] <= altsyncram_hjh2:auto_generated.q_a[14]
q_a[15] <= altsyncram_hjh2:auto_generated.q_a[15]
q_a[16] <= altsyncram_hjh2:auto_generated.q_a[16]
q_a[17] <= altsyncram_hjh2:auto_generated.q_a[17]
q_a[18] <= altsyncram_hjh2:auto_generated.q_a[18]
q_a[19] <= altsyncram_hjh2:auto_generated.q_a[19]
q_a[20] <= altsyncram_hjh2:auto_generated.q_a[20]
q_a[21] <= altsyncram_hjh2:auto_generated.q_a[21]
q_a[22] <= altsyncram_hjh2:auto_generated.q_a[22]
q_a[23] <= altsyncram_hjh2:auto_generated.q_a[23]
q_a[24] <= altsyncram_hjh2:auto_generated.q_a[24]
q_a[25] <= altsyncram_hjh2:auto_generated.q_a[25]
q_a[26] <= altsyncram_hjh2:auto_generated.q_a[26]
q_a[27] <= altsyncram_hjh2:auto_generated.q_a[27]
q_a[28] <= altsyncram_hjh2:auto_generated.q_a[28]
q_a[29] <= altsyncram_hjh2:auto_generated.q_a[29]
q_a[30] <= altsyncram_hjh2:auto_generated.q_a[30]
q_a[31] <= altsyncram_hjh2:auto_generated.q_a[31]
q_b[0] <= altsyncram_hjh2:auto_generated.q_b[0]
q_b[1] <= altsyncram_hjh2:auto_generated.q_b[1]
q_b[2] <= altsyncram_hjh2:auto_generated.q_b[2]
q_b[3] <= altsyncram_hjh2:auto_generated.q_b[3]
q_b[4] <= altsyncram_hjh2:auto_generated.q_b[4]
q_b[5] <= altsyncram_hjh2:auto_generated.q_b[5]
q_b[6] <= altsyncram_hjh2:auto_generated.q_b[6]
q_b[7] <= altsyncram_hjh2:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|tp2_e5_ERV25_grupo2|ram_principal:inst|altsyncram:altsyncram_component|altsyncram_hjh2:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[12] => ram_block1a0.PORTBADDR12
address_b[12] => ram_block1a1.PORTBADDR12
address_b[12] => ram_block1a2.PORTBADDR12
address_b[12] => ram_block1a3.PORTBADDR12
address_b[12] => ram_block1a4.PORTBADDR12
address_b[12] => ram_block1a5.PORTBADDR12
address_b[12] => ram_block1a6.PORTBADDR12
address_b[12] => ram_block1a7.PORTBADDR12
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a0.PORTADATAIN1
data_a[9] => ram_block1a1.PORTADATAIN1
data_a[10] => ram_block1a2.PORTADATAIN1
data_a[11] => ram_block1a3.PORTADATAIN1
data_a[12] => ram_block1a4.PORTADATAIN1
data_a[13] => ram_block1a5.PORTADATAIN1
data_a[14] => ram_block1a6.PORTADATAIN1
data_a[15] => ram_block1a7.PORTADATAIN1
data_a[16] => ram_block1a0.PORTADATAIN2
data_a[17] => ram_block1a1.PORTADATAIN2
data_a[18] => ram_block1a2.PORTADATAIN2
data_a[19] => ram_block1a3.PORTADATAIN2
data_a[20] => ram_block1a4.PORTADATAIN2
data_a[21] => ram_block1a5.PORTADATAIN2
data_a[22] => ram_block1a6.PORTADATAIN2
data_a[23] => ram_block1a7.PORTADATAIN2
data_a[24] => ram_block1a0.PORTADATAIN3
data_a[25] => ram_block1a1.PORTADATAIN3
data_a[26] => ram_block1a2.PORTADATAIN3
data_a[27] => ram_block1a3.PORTADATAIN3
data_a[28] => ram_block1a4.PORTADATAIN3
data_a[29] => ram_block1a5.PORTADATAIN3
data_a[30] => ram_block1a6.PORTADATAIN3
data_a[31] => ram_block1a7.PORTADATAIN3
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a0.PORTADATAOUT1
q_a[9] <= ram_block1a1.PORTADATAOUT1
q_a[10] <= ram_block1a2.PORTADATAOUT1
q_a[11] <= ram_block1a3.PORTADATAOUT1
q_a[12] <= ram_block1a4.PORTADATAOUT1
q_a[13] <= ram_block1a5.PORTADATAOUT1
q_a[14] <= ram_block1a6.PORTADATAOUT1
q_a[15] <= ram_block1a7.PORTADATAOUT1
q_a[16] <= ram_block1a0.PORTADATAOUT2
q_a[17] <= ram_block1a1.PORTADATAOUT2
q_a[18] <= ram_block1a2.PORTADATAOUT2
q_a[19] <= ram_block1a3.PORTADATAOUT2
q_a[20] <= ram_block1a4.PORTADATAOUT2
q_a[21] <= ram_block1a5.PORTADATAOUT2
q_a[22] <= ram_block1a6.PORTADATAOUT2
q_a[23] <= ram_block1a7.PORTADATAOUT2
q_a[24] <= ram_block1a0.PORTADATAOUT3
q_a[25] <= ram_block1a1.PORTADATAOUT3
q_a[26] <= ram_block1a2.PORTADATAOUT3
q_a[27] <= ram_block1a3.PORTADATAOUT3
q_a[28] <= ram_block1a4.PORTADATAOUT3
q_a[29] <= ram_block1a5.PORTADATAOUT3
q_a[30] <= ram_block1a6.PORTADATAOUT3
q_a[31] <= ram_block1a7.PORTADATAOUT3
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_b => ram_block1a0.PORTBWE
wren_b => ram_block1a1.PORTBWE
wren_b => ram_block1a2.PORTBWE
wren_b => ram_block1a3.PORTBWE
wren_b => ram_block1a4.PORTBWE
wren_b => ram_block1a5.PORTBWE
wren_b => ram_block1a6.PORTBWE
wren_b => ram_block1a7.PORTBWE


|tp2_e5_ERV25_grupo2|fetch_unit:inst2
instr_in[0] => instr[0].DATAIN
instr_in[1] => instr[1].DATAIN
instr_in[2] => instr[2].DATAIN
instr_in[3] => instr[3].DATAIN
instr_in[4] => instr[4].DATAIN
instr_in[5] => instr[5].DATAIN
instr_in[6] => instr[6].DATAIN
instr_in[7] => instr[7].DATAIN
instr_in[8] => instr[8].DATAIN
instr_in[9] => instr[9].DATAIN
instr_in[10] => instr[10].DATAIN
instr_in[11] => instr[11].DATAIN
instr_in[12] => instr[12].DATAIN
instr_in[13] => instr[13].DATAIN
instr_in[14] => instr[14].DATAIN
instr_in[15] => instr[15].DATAIN
instr_in[16] => instr[16].DATAIN
instr_in[17] => instr[17].DATAIN
instr_in[18] => instr[18].DATAIN
instr_in[19] => instr[19].DATAIN
instr_in[20] => instr[20].DATAIN
instr_in[21] => instr[21].DATAIN
instr_in[22] => instr[22].DATAIN
instr_in[23] => instr[23].DATAIN
instr_in[24] => instr[24].DATAIN
instr_in[25] => instr[25].DATAIN
instr_in[26] => instr[26].DATAIN
instr_in[27] => instr[27].DATAIN
instr_in[28] => instr[28].DATAIN
instr_in[29] => instr[29].DATAIN
instr_in[30] => instr[30].DATAIN
instr_in[31] => instr[31].DATAIN
stage_clk => instr[0].CLK
stage_clk => instr[1].CLK
stage_clk => instr[2].CLK
stage_clk => instr[3].CLK
stage_clk => instr[4].CLK
stage_clk => instr[5].CLK
stage_clk => instr[6].CLK
stage_clk => instr[7].CLK
stage_clk => instr[8].CLK
stage_clk => instr[9].CLK
stage_clk => instr[10].CLK
stage_clk => instr[11].CLK
stage_clk => instr[12].CLK
stage_clk => instr[13].CLK
stage_clk => instr[14].CLK
stage_clk => instr[15].CLK
stage_clk => instr[16].CLK
stage_clk => instr[17].CLK
stage_clk => instr[18].CLK
stage_clk => instr[19].CLK
stage_clk => instr[20].CLK
stage_clk => instr[21].CLK
stage_clk => instr[22].CLK
stage_clk => instr[23].CLK
stage_clk => instr[24].CLK
stage_clk => instr[25].CLK
stage_clk => instr[26].CLK
stage_clk => instr[27].CLK
stage_clk => instr[28].CLK
stage_clk => instr[29].CLK
stage_clk => instr[30].CLK
stage_clk => instr[31].CLK
stage_clk => pc[0].CLK
stage_clk => pc[1].CLK
stage_clk => pc[2].CLK
stage_clk => pc[3].CLK
stage_clk => pc[4].CLK
stage_clk => pc[5].CLK
stage_clk => pc[6].CLK
stage_clk => pc[7].CLK
stage_clk => pc[8].CLK
stage_clk => pc[9].CLK
stage_clk => pc[10].CLK
stage_clk => pc[11].CLK
stage_clk => pc[12].CLK
stage_clk => pc[13].CLK
stage_clk => pc[14].CLK
stage_clk => pc[15].CLK
stage_clk => pc[16].CLK
stage_clk => pc[17].CLK
stage_clk => pc[18].CLK
stage_clk => pc[19].CLK
stage_clk => pc[20].CLK
stage_clk => pc[21].CLK
stage_clk => pc[22].CLK
stage_clk => pc[23].CLK
stage_clk => pc[24].CLK
stage_clk => pc[25].CLK
stage_clk => pc[26].CLK
stage_clk => pc[27].CLK
stage_clk => pc[28].CLK
stage_clk => pc[29].CLK
stage_clk => pc[30].CLK
stage_clk => pc[31].CLK
reset => instr[0].ACLR
reset => instr[1].ACLR
reset => instr[2].ACLR
reset => instr[3].ACLR
reset => instr[4].ACLR
reset => instr[5].ACLR
reset => instr[6].ACLR
reset => instr[7].ACLR
reset => instr[8].ACLR
reset => instr[9].ACLR
reset => instr[10].ACLR
reset => instr[11].ACLR
reset => instr[12].ACLR
reset => instr[13].ACLR
reset => instr[14].ACLR
reset => instr[15].ACLR
reset => instr[16].ACLR
reset => instr[17].ACLR
reset => instr[18].ACLR
reset => instr[19].ACLR
reset => instr[20].ACLR
reset => instr[21].ACLR
reset => instr[22].ACLR
reset => instr[23].ACLR
reset => instr[24].ACLR
reset => instr[25].ACLR
reset => instr[26].ACLR
reset => instr[27].ACLR
reset => instr[28].ACLR
reset => instr[29].ACLR
reset => instr[30].ACLR
reset => instr[31].ACLR
reset => pc[0].ACLR
reset => pc[1].ACLR
reset => pc[2].ACLR
reset => pc[3].ACLR
reset => pc[4].ACLR
reset => pc[5].ACLR
reset => pc[6].ACLR
reset => pc[7].ACLR
reset => pc[8].ACLR
reset => pc[9].ACLR
reset => pc[10].ACLR
reset => pc[11].ACLR
reset => pc[12].ACLR
reset => pc[13].ACLR
reset => pc[14].ACLR
reset => pc[15].ACLR
reset => pc[16].ACLR
reset => pc[17].ACLR
reset => pc[18].ACLR
reset => pc[19].ACLR
reset => pc[20].ACLR
reset => pc[21].ACLR
reset => pc[22].ACLR
reset => pc[23].ACLR
reset => pc[24].ACLR
reset => pc[25].ACLR
reset => pc[26].ACLR
reset => pc[27].ACLR
reset => pc[28].ACLR
reset => pc[29].ACLR
reset => pc[30].ACLR
reset => pc[31].ACLR
stage_ena => ~NO_FANOUT~
stage_x => ~NO_FANOUT~
instr_out[0] <= instr[0].DB_MAX_OUTPUT_PORT_TYPE
instr_out[1] <= instr[1].DB_MAX_OUTPUT_PORT_TYPE
instr_out[2] <= instr[2].DB_MAX_OUTPUT_PORT_TYPE
instr_out[3] <= instr[3].DB_MAX_OUTPUT_PORT_TYPE
instr_out[4] <= instr[4].DB_MAX_OUTPUT_PORT_TYPE
instr_out[5] <= instr[5].DB_MAX_OUTPUT_PORT_TYPE
instr_out[6] <= instr[6].DB_MAX_OUTPUT_PORT_TYPE
instr_out[7] <= instr[7].DB_MAX_OUTPUT_PORT_TYPE
instr_out[8] <= instr[8].DB_MAX_OUTPUT_PORT_TYPE
instr_out[9] <= instr[9].DB_MAX_OUTPUT_PORT_TYPE
instr_out[10] <= instr[10].DB_MAX_OUTPUT_PORT_TYPE
instr_out[11] <= instr[11].DB_MAX_OUTPUT_PORT_TYPE
instr_out[12] <= instr[12].DB_MAX_OUTPUT_PORT_TYPE
instr_out[13] <= instr[13].DB_MAX_OUTPUT_PORT_TYPE
instr_out[14] <= instr[14].DB_MAX_OUTPUT_PORT_TYPE
instr_out[15] <= instr[15].DB_MAX_OUTPUT_PORT_TYPE
instr_out[16] <= instr[16].DB_MAX_OUTPUT_PORT_TYPE
instr_out[17] <= instr[17].DB_MAX_OUTPUT_PORT_TYPE
instr_out[18] <= instr[18].DB_MAX_OUTPUT_PORT_TYPE
instr_out[19] <= instr[19].DB_MAX_OUTPUT_PORT_TYPE
instr_out[20] <= instr[20].DB_MAX_OUTPUT_PORT_TYPE
instr_out[21] <= instr[21].DB_MAX_OUTPUT_PORT_TYPE
instr_out[22] <= instr[22].DB_MAX_OUTPUT_PORT_TYPE
instr_out[23] <= instr[23].DB_MAX_OUTPUT_PORT_TYPE
instr_out[24] <= instr[24].DB_MAX_OUTPUT_PORT_TYPE
instr_out[25] <= instr[25].DB_MAX_OUTPUT_PORT_TYPE
instr_out[26] <= instr[26].DB_MAX_OUTPUT_PORT_TYPE
instr_out[27] <= instr[27].DB_MAX_OUTPUT_PORT_TYPE
instr_out[28] <= instr[28].DB_MAX_OUTPUT_PORT_TYPE
instr_out[29] <= instr[29].DB_MAX_OUTPUT_PORT_TYPE
instr_out[30] <= instr[30].DB_MAX_OUTPUT_PORT_TYPE
instr_out[31] <= instr[31].DB_MAX_OUTPUT_PORT_TYPE
pc_out[0] <= pc[0].DB_MAX_OUTPUT_PORT_TYPE
pc_out[1] <= pc[1].DB_MAX_OUTPUT_PORT_TYPE
pc_out[2] <= pc[2].DB_MAX_OUTPUT_PORT_TYPE
pc_out[3] <= pc[3].DB_MAX_OUTPUT_PORT_TYPE
pc_out[4] <= pc[4].DB_MAX_OUTPUT_PORT_TYPE
pc_out[5] <= pc[5].DB_MAX_OUTPUT_PORT_TYPE
pc_out[6] <= pc[6].DB_MAX_OUTPUT_PORT_TYPE
pc_out[7] <= pc[7].DB_MAX_OUTPUT_PORT_TYPE
pc_out[8] <= pc[8].DB_MAX_OUTPUT_PORT_TYPE
pc_out[9] <= pc[9].DB_MAX_OUTPUT_PORT_TYPE
pc_out[10] <= pc[10].DB_MAX_OUTPUT_PORT_TYPE
pc_out[11] <= pc[11].DB_MAX_OUTPUT_PORT_TYPE
pc_out[12] <= pc[12].DB_MAX_OUTPUT_PORT_TYPE
pc_out[13] <= pc[13].DB_MAX_OUTPUT_PORT_TYPE
pc_out[14] <= pc[14].DB_MAX_OUTPUT_PORT_TYPE
pc_out[15] <= pc[15].DB_MAX_OUTPUT_PORT_TYPE
pc_out[16] <= pc[16].DB_MAX_OUTPUT_PORT_TYPE
pc_out[17] <= pc[17].DB_MAX_OUTPUT_PORT_TYPE
pc_out[18] <= pc[18].DB_MAX_OUTPUT_PORT_TYPE
pc_out[19] <= pc[19].DB_MAX_OUTPUT_PORT_TYPE
pc_out[20] <= pc[20].DB_MAX_OUTPUT_PORT_TYPE
pc_out[21] <= pc[21].DB_MAX_OUTPUT_PORT_TYPE
pc_out[22] <= pc[22].DB_MAX_OUTPUT_PORT_TYPE
pc_out[23] <= pc[23].DB_MAX_OUTPUT_PORT_TYPE
pc_out[24] <= pc[24].DB_MAX_OUTPUT_PORT_TYPE
pc_out[25] <= pc[25].DB_MAX_OUTPUT_PORT_TYPE
pc_out[26] <= pc[26].DB_MAX_OUTPUT_PORT_TYPE
pc_out[27] <= pc[27].DB_MAX_OUTPUT_PORT_TYPE
pc_out[28] <= pc[28].DB_MAX_OUTPUT_PORT_TYPE
pc_out[29] <= pc[29].DB_MAX_OUTPUT_PORT_TYPE
pc_out[30] <= pc[30].DB_MAX_OUTPUT_PORT_TYPE
pc_out[31] <= pc[31].DB_MAX_OUTPUT_PORT_TYPE


