diff --git a/Makefile b/Makefile
new file mode 100644
index 0000000..2e03ea0
--- /dev/null
+++ b/Makefile
@@ -0,0 +1,85 @@
+HOME_PATH  := $(abspath $(shell pwd)/../..)
+BUILD_PATH := $(HOME_PATH)/build
+TOOLS_PATH := $(HOME_PATH)/tools
+
+include $(BUILD_PATH)/color.mk
+include $(BUILD_PATH)/config.mak
+
+ATF           := atf
+ATF_DIR       := arm-trusted-firmware
+
+ATF_BL31_ELF  := bl31.elf
+ATF_BL31_BIN  := bl31.bin
+ATF_BL31_SIGNED_BIN  := atf_bl31_signed.bin
+ATF_BL31_IMG  := atf_bl31.img
+ATF_ARCH := aarch64
+ATF_PLAT := ax650
+ATF_TARGET := bl31
+AES_KEY := aes-256.key
+
+.PHONY: all prepare atf_bl31 clean
+.NOTPARALLEL: prepare clean install
+
+#ATF build param
+BUILD_BASE   = $(HOME_PATH)/build/out/$(PROJECT)/objs/boot/$(ATF)/$(ATF_DIR)
+export BUILD_BASE
+
+IMAGE_OUTDIR := $(BUILD_PATH)/out/$(PROJECT)/images
+DEBUG_EN := 0
+ifeq ($(DEBUG_EN),1)
+ATF_RELEASE_PATH := debug
+else
+ATF_RELEASE_PATH := release
+endif
+
+default: atf_bl31
+
+all: prepare atf_bl31
+	@$(ECHO) -e $(GREEN)"\nBuild atf_bl31 success!!\n" $(DONE)
+
+prepare:
+	@$(ECHO)
+	@$(ECHO) -e $(GREEN) "first build prepare" $(DONE)
+
+atf_bl31:
+	@$(ECHO)
+	@$(ECHO) -e $(GREEN) "Making $@..." $(DONE)
+ifneq ($(strip $(SUPPORT_OPTEE)),false)
+	@$(MAKE) -C $(ATF_DIR)/ ARCH=$(ATF_ARCH) CROSS_COMPILE=$(CROSS) PLAT=$(ATF_PLAT) SPD=opteed $(ATF_TARGET) DEBUG=$(DEBUG_EN) -j4
+else
+	@$(MAKE) -C $(ATF_DIR)/ ARCH=$(ATF_ARCH) CROSS_COMPILE=$(CROSS) PLAT=$(ATF_PLAT) $(ATF_TARGET) DEBUG=$(DEBUG_EN) -j4
+endif
+
+install:
+	@$(ECHO) -e $(GREEN) "atf_bl31 $@..." $(DONE)
+	@$(MKDIR) $(IMAGE_OUTDIR)
+	@$(MKDIR) $(IMAGE_OUTDIR)/debug
+	$(CP) $(BUILD_BASE)/$(ATF_PLAT)/$(ATF_RELEASE_PATH)/$(ATF_BL31_BIN) $(IMAGE_OUTDIR)/atf_bl31.bin
+	$(CP) $(BUILD_BASE)/$(ATF_PLAT)/$(ATF_RELEASE_PATH)/$(ATF_TARGET)/$(ATF_BL31_ELF) $(IMAGE_OUTDIR)/debug/$(ATF)_$(ATF_BL31_ELF)
+
+ifeq ($(strip $(IMAGE_ENC)),true)
+	@openssl aes-256-ecb -e -in $(BUILD_BASE)/$(ATF_PLAT)/$(ATF_RELEASE_PATH)/$(ATF_BL31_BIN) -out $(BUILD_BASE)/$(ATF_PLAT)/$(ATF_RELEASE_PATH)/$(ATF_TARGET)_enc.bin -K $(shell cat $(TOOLS_PATH)/imgsign/$(AES_KEY)) -nosalt -p
+endif
+
+ifneq (,$(findstring $(PROJECT), "AX650_emmc" "AX650_lp" "AX650_pipro_box" "AX650_ssd" "AX650_master" "AX650_xpilot_6v"))
+ifeq ($(strip $(SIGN_USE_RSA3072)),true)
+	@python3 $(TOOLS_PATH)/imgsign/sec_boot_AX650_sign_v2.py -i $(BUILD_BASE)/$(ATF_PLAT)/$(ATF_RELEASE_PATH)/$(ATF_BL31_BIN) -pub $(TOOLS_PATH)/imgsign/key_3072/pubkey.pem -prv $(TOOLS_PATH)/imgsign/key_3072/private.pem  -o $(IMAGE_OUTDIR)/$(ATF_BL31_SIGNED_BIN) -cap 0x6fefe -key_bit 3072
+ifeq ($(strip $(IMAGE_ENC)),true)
+	@python3 $(TOOLS_PATH)/imgsign/sec_boot_AX650_sign_v2.py -i $(BUILD_BASE)/$(ATF_PLAT)/$(ATF_RELEASE_PATH)/$(ATF_TARGET)_enc.bin -pub $(TOOLS_PATH)/imgsign/key_3072/pubkey.pem -prv $(TOOLS_PATH)/imgsign/key_3072/private.pem  -o $(IMAGE_OUTDIR)/$(ATF_BL31_SIGNED_BIN) -cap 0x6fffe -key_bit 3072
+endif
+else
+	@python3 $(TOOLS_PATH)/imgsign/sec_boot_AX650_sign_v2.py -i $(BUILD_BASE)/$(ATF_PLAT)/$(ATF_RELEASE_PATH)/$(ATF_BL31_BIN) -pub $(TOOLS_PATH)/imgsign/public.pem -prv $(TOOLS_PATH)/imgsign/private.pem  -o $(IMAGE_OUTDIR)/$(ATF_BL31_SIGNED_BIN) -cap 0x6fafe -key_bit 2048
+ifeq ($(strip $(IMAGE_ENC)),true)
+	@python3 $(TOOLS_PATH)/imgsign/sec_boot_AX650_sign_v2.py -i $(BUILD_BASE)/$(ATF_PLAT)/$(ATF_RELEASE_PATH)/$(ATF_TARGET)_enc.bin -pub $(TOOLS_PATH)/imgsign/public.pem -prv $(TOOLS_PATH)/imgsign/private.pem  -o $(IMAGE_OUTDIR)/$(ATF_BL31_SIGNED_BIN) -cap 0x6fbfe -key_bit 2048
+endif
+endif
+else
+	@python3 $(TOOLS_PATH)/imgsign/boot_AX650_sign.py -i $(BUILD_BASE)/$(ATF_PLAT)/$(ATF_RELEASE_PATH)/$(ATF_BL31_BIN) -o $(IMAGE_OUTDIR)/$(ATF_BL31_IMG)
+endif
+
+clean:
+	@$(ECHO) -e $(GREEN) "atf_bl31 $@..." $(DONE)
+	@$(MAKE) -C $(ATF_DIR)/ realclean
+	@rm -rf $(IMAGE_OUTDIR)/debug/$(ATF)_$(ATF_BL31_ELF)
+	@rm -rf $(IMAGE_OUTDIR)/$(ATF_BL31_IMG)
+	@rm -rf $(IMAGE_OUTDIR)/$(ATF_BL31_SIGNED_BIN)
diff --git a/arm-trusted-firmware/plat/axera/ax650/aarch64/ax650_helpers.S b/arm-trusted-firmware/plat/axera/ax650/aarch64/ax650_helpers.S
new file mode 100644
index 0000000..c7991c0
--- /dev/null
+++ b/arm-trusted-firmware/plat/axera/ax650/aarch64/ax650_helpers.S
@@ -0,0 +1,18 @@
+/*
+ * Copyright (c) 2017-2020, ARM Limited and Contributors. All rights reserved.
+ *
+ * SPDX-License-Identifier: BSD-3-Clause
+ */
+
+#include <arch.h>
+#include <asm_macros.S>
+
+
+	.globl	plat_my_core_pos
+
+func plat_my_core_pos
+	mrs	x0, mpidr_el1
+	mov x1, #MPIDR_CPU_MASK
+	and	x0, x1, x0, LSR #MPIDR_AFF1_SHIFT
+	ret
+endfunc plat_my_core_pos
\ No newline at end of file
diff --git a/arm-trusted-firmware/plat/axera/ax650/ax650_bl31_setup.c b/arm-trusted-firmware/plat/axera/ax650/ax650_bl31_setup.c
new file mode 100644
index 0000000..aaf3c21
--- /dev/null
+++ b/arm-trusted-firmware/plat/axera/ax650/ax650_bl31_setup.c
@@ -0,0 +1,334 @@
+/*
+ * Copyright (c) 2015-2021, ARM Limited and Contributors. All rights reserved.
+ *
+ * SPDX-License-Identifier: BSD-3-Clause
+ */
+
+#include <assert.h>
+
+#include <arch.h>
+#include <arch_helpers.h>
+#include <common/bl_common.h>
+#include <common/debug.h>
+#include <drivers/console.h>
+#include <lib/debugfs.h>
+#include <lib/extensions/ras.h>
+#if ENABLE_RME
+#include <lib/gpt_rme/gpt_rme.h>
+#endif
+#include <lib/mmio.h>
+#include <lib/xlat_tables/xlat_tables_compat.h>
+#include <ax650_def.h>
+#include <plat/common/platform.h>
+#include <platform_def.h>
+#include <drivers/ti/uart/uart_16550.h>
+#include <plat_ax650.h>
+#include <ax650_pwrc.h>
+/*
+ * Placeholder variables for copying the arguments that have been passed to
+ * BL31 from BL2.
+ */
+static entry_point_info_t bl32_image_ep_info;
+static entry_point_info_t bl33_image_ep_info;
+#if ENABLE_RME
+static entry_point_info_t rmm_image_ep_info;
+#endif
+static console_t console;
+
+#if test
+#define MAP_BL31_TOTAL		MAP_REGION_FLAT(			\
+					BL31_START,			\
+					BL31_END - BL31_START,		\
+					MT_CODE | MT_RW | EL3_PAS)
+#else
+#define MAP_BL31_TOTAL		MAP_REGION_FLAT(			\
+					AON_SYS_IRAME_BASE,			\
+					AON_SYS_IRAME_SIZE,		\
+					MT_CODE | MT_RW | EL3_PAS)
+#endif
+
+/*******************************************************************************
+ * Return a pointer to the 'entry_point_info' structure of the next image for the
+ * security state specified. BL33 corresponds to the non-secure image type
+ * while BL32 corresponds to the secure image type. A NULL pointer is returned
+ * if the image does not exist.
+ ******************************************************************************/
+struct entry_point_info *bl31_plat_get_next_image_ep_info(uint32_t type)
+{
+	entry_point_info_t *next_image_info;
+
+	assert(sec_state_is_valid(type));
+	if (type == NON_SECURE) {
+		next_image_info = &bl33_image_ep_info;
+	}
+#if ENABLE_RME
+	else if (type == REALM) {
+		next_image_info = &rmm_image_ep_info;
+	}
+#endif
+	else {
+		next_image_info = &bl32_image_ep_info;
+	}
+
+	/*
+	 * None of the images on the ARM development platforms can have 0x0
+	 * as the entrypoint
+	 */
+	if (next_image_info->pc)
+		return next_image_info;
+	else
+		return NULL;
+}
+
+uintptr_t ax650_get_ns_image_entrypoint(void)
+{
+#ifdef PRELOADED_BL33_BASE
+	return PRELOADED_BL33_BASE;
+#else
+	return 0ULL;
+#endif
+}
+
+uint32_t arm_get_spsr_for_bl33_entry(void)
+{
+	unsigned int mode;
+	uint32_t spsr;
+
+	/* Figure out what mode we enter the non-secure world in */
+	mode = (el_implemented(2) != EL_IMPL_NONE) ? MODE_EL2 : MODE_EL1;
+
+	/*
+	 * TODO: Consider the possibility of specifying the SPSR in
+	 * the FIP ToC and allowing the platform to have a say as
+	 * well.
+	 */
+	spsr = SPSR_64((uint64_t)mode, MODE_SP_ELX, DISABLE_ALL_EXCEPTIONS);
+	return spsr;
+}
+
+/*******************************************************************************
+ * Perform any BL31 early platform setup common to ARM standard platforms.
+ * Here is an opportunity to copy parameters passed by the calling EL (S-EL1
+ * in BL2 & EL3 in BL1) before they are lost (potentially). This needs to be
+ * done before the MMU is initialized so that the memory layout can be used
+ * while creating page tables. BL2 has flushed this information to memory, so
+ * we are guaranteed to pick up good data.
+ ******************************************************************************/
+void __init ax650_bl31_early_platform_setup(void *from_bl2, uintptr_t soc_fw_config,
+				uintptr_t hw_config, void *plat_params_from_bl2)
+{
+	/* Initialize the console to provide early debug support */
+	console_16550_register(UART0_BASE, AX650_UART_CLOCK,
+			       AX650_BAUDRATE, &console);
+
+#if RESET_TO_BL31
+	/* There are no parameters from BL2 if BL31 is a reset vector */
+	assert(from_bl2 == NULL);
+	assert(plat_params_from_bl2 == NULL);
+
+# ifdef BL32_BASE
+	/* Populate entry point information for BL32 */
+	SET_PARAM_HEAD(&bl32_image_ep_info,
+				PARAM_EP,
+				VERSION_1,
+				0);
+	SET_SECURITY_STATE(bl32_image_ep_info.h.attr, SECURE);
+	bl32_image_ep_info.pc = BL32_BASE;
+	bl32_image_ep_info.spsr = 0;
+
+#if defined(SPD_spmd)
+	/* SPM (hafnium in secure world) expects SPM Core manifest base address
+	 * in x0, which in !RESET_TO_BL31 case loaded after base of non shared
+	 * SRAM(after 4KB offset of SRAM). But in RESET_TO_BL31 case all non
+	 * shared SRAM is allocated to BL31, so to avoid overwriting of manifest
+	 * keep it in the last page.
+	 */
+	bl32_image_ep_info.args.arg0 = ARM_TRUSTED_SRAM_BASE +
+				PLAT_ARM_TRUSTED_SRAM_SIZE - PAGE_SIZE;
+#endif
+
+# endif /* BL32_BASE */
+
+	/* Populate entry point information for BL33 */
+	SET_PARAM_HEAD(&bl33_image_ep_info,
+				PARAM_EP,
+				VERSION_1,
+				0);
+	/*
+	 * Tell BL31 where the non-trusted software image
+	 * is located and the entry state information
+	 */
+	bl33_image_ep_info.pc = ax650_get_ns_image_entrypoint();
+
+	bl33_image_ep_info.spsr = arm_get_spsr_for_bl33_entry();
+	SET_SECURITY_STATE(bl33_image_ep_info.h.attr, NON_SECURE);
+
+#else /* RESET_TO_BL31 */
+
+	/*
+	 * In debug builds, we pass a special value in 'plat_params_from_bl2'
+	 * to verify platform parameters from BL2 to BL31.
+	 * In release builds, it's not used.
+	 */
+	assert(((unsigned long long)plat_params_from_bl2) ==
+		ARM_BL31_PLAT_PARAM_VAL);
+
+	/*
+	 * Check params passed from BL2 should not be NULL,
+	 */
+	bl_params_t *params_from_bl2 = (bl_params_t *)from_bl2;
+	assert(params_from_bl2 != NULL);
+	assert(params_from_bl2->h.type == PARAM_BL_PARAMS);
+	assert(params_from_bl2->h.version >= VERSION_2);
+
+	bl_params_node_t *bl_params = params_from_bl2->head;
+
+	/*
+	 * Copy BL33, BL32 and RMM (if present), entry point information.
+	 * They are stored in Secure RAM, in BL2's address space.
+	 */
+	while (bl_params != NULL) {
+		if (bl_params->image_id == BL32_IMAGE_ID) {
+			bl32_image_ep_info = *bl_params->ep_info;
+		}
+#if ENABLE_RME
+		else if (bl_params->image_id == RMM_IMAGE_ID) {
+			rmm_image_ep_info = *bl_params->ep_info;
+		}
+#endif
+		else if (bl_params->image_id == BL33_IMAGE_ID) {
+			bl33_image_ep_info = *bl_params->ep_info;
+		}
+
+		bl_params = bl_params->next_params_info;
+	}
+
+	if (bl33_image_ep_info.pc == 0U)
+		panic();
+#if ENABLE_RME
+	if (rmm_image_ep_info.pc == 0U)
+		panic();
+#endif
+#endif /* RESET_TO_BL31 */
+
+# if ARM_LINUX_KERNEL_AS_BL33
+	/*
+	 * According to the file ``Documentation/arm64/booting.txt`` of the
+	 * Linux kernel tree, Linux expects the physical address of the device
+	 * tree blob (DTB) in x0, while x1-x3 are reserved for future use and
+	 * must be 0.
+	 * Repurpose the option to load Hafnium hypervisor in the normal world.
+	 * It expects its manifest address in x0. This is essentially the linux
+	 * dts (passed to the primary VM) by adding 'hypervisor' and chosen
+	 * nodes specifying the Hypervisor configuration.
+	 */
+#if RESET_TO_BL31
+	bl33_image_ep_info.args.arg0 = (u_register_t)ARM_PRELOADED_DTB_BASE;
+#else
+	bl33_image_ep_info.args.arg0 = (u_register_t)hw_config;
+#endif
+	bl33_image_ep_info.args.arg1 = 0U;
+	bl33_image_ep_info.args.arg2 = 0U;
+	bl33_image_ep_info.args.arg3 = 0U;
+# endif
+}
+
+void bl31_early_platform_setup2(u_register_t arg0, u_register_t arg1,
+		u_register_t arg2, u_register_t arg3)
+{
+	ax650_bl31_early_platform_setup((void *)arg0, arg1, arg2, (void *)arg3);
+}
+
+/*******************************************************************************
+ * Perform any BL31 platform runtime setup prior to BL31 exit common to ARM
+ * standard platforms
+ * Perform BL31 platform setup
+ ******************************************************************************/
+void ax650_bl31_plat_runtime_setup(void)
+{
+#if 0
+	console_switch_state(CONSOLE_FLAG_RUNTIME);
+
+	/* Initialize the runtime console */
+	arm_console_runtime_init();
+
+#if RECLAIM_INIT_CODE
+	arm_free_init_memory();
+#endif
+
+#if PLAT_RO_XLAT_TABLES
+	arm_xlat_make_tables_readonly();
+#endif
+#endif
+}
+
+void bl31_platform_setup(void)
+{
+	/* Initialize the GIC driver, cpu and distributor interfaces */
+	plat_ax650_gic_driver_init();
+	plat_ax650_gic_init();
+
+	/* Enable and initialize the System level generic timer */
+	mmio_write_32(FLASH_SW_RST_0_CLR, BIT_GTIMR_SW_RST_CLR);
+	mmio_write_32(FLASH_CLK_EB_0_SET, BIT_CLK_GTMR_EB_SET);
+	mmio_write_32(GTMR_FID, SYS_COUNTER_FREQ);
+	mmio_write_32(GTMR_CNTCR, BIT_GTMR_EN);
+
+	/* Initialize power controller before setting up topology */
+	plat_ax650_pwrc_setup();
+}
+
+void bl31_plat_runtime_setup(void)
+{
+}
+
+const mmap_region_t plat_ax650_mmap[] = {
+	//MAP_REGION_FLAT(AON_SYS_BASE, AON_SYS_SIZE,
+	//	MT_DEVICE | MT_RW | MT_NS),
+	MAP_REGION_FLAT(AON_SYS_BF_IRAME_BASE, AON_SYS_BF_IRAME_SIZE,
+		MT_DEVICE | MT_RW | MT_NS),
+	MAP_REGION_FLAT(GIC400_BASE, GIC400_SIZE,
+		MT_DEVICE | MT_RW | MT_SECURE),
+	MAP_REGION_FLAT(AON_SYS_AF_IRAME_BASE, AON_SYS_AF_IRAME_SIZE,
+		MT_DEVICE | MT_RW | MT_NS),
+	MAP_REGION_FLAT(PERI_SYS_BASE, PERI_SYS_SIZE,
+		MT_DEVICE | MT_RW | MT_NS),
+	MAP_REGION_FLAT(FLASH1_SYS_BASE, FLASH1_SYS_SIZE,
+		MT_DEVICE | MT_RW | MT_NS),
+	MAP_REGION_FLAT(DDR0_SYS_BASE, DDR0_SYS_SIZE,
+		MT_DEVICE | MT_RW | MT_NS),
+	MAP_REGION_FLAT(DDR0_PHY_BASE, DDR0_PHY_SIZE,
+		MT_DEVICE | MT_RW | MT_NS),
+	MAP_REGION_FLAT(DDR1_SYS_BASE, DDR1_SYS_SIZE,
+		MT_DEVICE | MT_RW | MT_NS),
+	MAP_REGION_FLAT(DDR1_PHY_BASE, DDR1_PHY_SIZE,
+		MT_DEVICE | MT_RW | MT_NS),
+	{0},
+};
+
+/*******************************************************************************
+ * Perform the very early platform specific architectural setup shared between
+ * ARM standard platforms. This only does basic initialization. Later
+ * architectural setup (bl31_arch_setup()) does not do anything platform
+ * specific.
+ ******************************************************************************/
+static void ax650_bl31_plat_arch_setup(void)
+{
+#if 1   //todo check more
+	const mmap_region_t bl_regions[] = {
+		MAP_REGION_FLAT(AON_SYS_IRAME_BASE,  AON_SYS_IRAME_SIZE, MT_MEMORY | MT_RW | MT_SECURE),
+		MAP_REGION_FLAT(BL_CODE_BASE, BL_CODE_END - BL_CODE_BASE, MT_CODE | MT_RO | MT_SECURE),
+		MAP_REGION_FLAT(BL_RO_DATA_BASE, BL_RO_DATA_END - BL_RO_DATA_BASE, MT_RO_DATA | MT_RO | MT_SECURE),
+		{0}
+	};
+
+	setup_page_tables(bl_regions, plat_ax650_mmap);
+
+	enable_mmu_el3(0);
+#endif
+}
+
+void bl31_plat_arch_setup(void)
+{
+	ax650_bl31_plat_arch_setup();
+}
diff --git a/arm-trusted-firmware/plat/axera/ax650/ax650_gicv2.c b/arm-trusted-firmware/plat/axera/ax650/ax650_gicv2.c
new file mode 100644
index 0000000..921a2a4
--- /dev/null
+++ b/arm-trusted-firmware/plat/axera/ax650/ax650_gicv2.c
@@ -0,0 +1,103 @@
+/*
+ * Copyright (c) 2015-2017, ARM Limited and Contributors. All rights reserved.
+ *
+ * SPDX-License-Identifier: BSD-3-Clause
+ */
+
+#include <platform_def.h>
+#include <drivers/arm/gicv2.h>
+#include <plat/common/platform.h>
+#include <ax650_def.h>
+
+/******************************************************************************
+ * On a GICv2 system, the Group 1 secure interrupts are treated as Group 0
+ * interrupts.
+ *****************************************************************************/
+//static const interrupt_prop_t interrupt_props[] = {
+//	PLAT_ARM_G1S_IRQ_PROPS(GICV2_INTR_GROUP0),
+//	PLAT_ARM_G0_IRQ_PROPS(GICV2_INTR_GROUP0)
+//};
+
+//static unsigned int target_mask_array[PLATFORM_CORE_COUNT];
+
+static const gicv2_driver_data_t arm_gic_data = {
+	.gicd_base = AX650_GICD_BASE,
+	.gicc_base = AX650_GICC_BASE,
+	//.interrupt_props = interrupt_props,
+	//.interrupt_props_num = ARRAY_SIZE(interrupt_props),
+	//.target_masks = target_mask_array,
+	//.target_masks_num = ARRAY_SIZE(target_mask_array),
+};
+
+/******************************************************************************
+ * ARM common helper to initialize the GICv2 only driver.
+ *****************************************************************************/
+void plat_ax650_gic_driver_init(void)
+{
+	gicv2_driver_init(&arm_gic_data);
+}
+
+void plat_ax650_gic_init(void)
+{
+	gicv2_distif_init();
+	gicv2_pcpu_distif_init();
+	//gicv2_set_pe_target_mask(plat_my_core_pos());
+	gicv2_cpuif_enable();
+}
+
+/******************************************************************************
+ * ARM common helper to enable the GICv2 CPU interface
+ *****************************************************************************/
+void plat_ax650_gic_cpuif_enable(void)
+{
+	gicv2_cpuif_enable();
+}
+
+/******************************************************************************
+ * ARM common helper to disable the GICv2 CPU interface
+ *****************************************************************************/
+void plat_ax650_gic_cpuif_disable(void)
+{
+	gicv2_cpuif_disable();
+}
+
+/******************************************************************************
+ * ARM common helper to initialize the per cpu distributor interface in GICv2
+ *****************************************************************************/
+void plat_ax650_gic_pcpu_init(void)
+{
+	gicv2_pcpu_distif_init();
+	//gicv2_set_pe_target_mask(plat_my_core_pos());
+}
+
+/******************************************************************************
+ * Stubs for Redistributor power management. Although GICv2 doesn't have
+ * Redistributor interface, these are provided for the sake of uniform GIC API
+ *****************************************************************************/
+void plat_ax650_gic_redistif_on(void)
+{
+	return;
+}
+
+void plat_ax650_gic_redistif_off(void)
+{
+	return;
+}
+
+
+/******************************************************************************
+ * ARM common helper to save & restore the GICv3 on resume from system suspend.
+ * The normal world currently takes care of saving and restoring the GICv2
+ * registers due to legacy reasons. Hence we just initialize the Distributor
+ * on resume from system suspend.
+ *****************************************************************************/
+void plat_ax650_gic_save(void)
+{
+	return;
+}
+
+void plat_ax650_gic_resume(void)
+{
+	gicv2_distif_init();
+	gicv2_pcpu_distif_init();
+}
diff --git a/arm-trusted-firmware/plat/axera/ax650/ax650_pm.c b/arm-trusted-firmware/plat/axera/ax650/ax650_pm.c
new file mode 100644
index 0000000..b5e6c06
--- /dev/null
+++ b/arm-trusted-firmware/plat/axera/ax650/ax650_pm.c
@@ -0,0 +1,558 @@
+/*
+ * Copyright (c) 2013-2021, ARM Limited and Contributors. All rights reserved.
+ *
+ * SPDX-License-Identifier: BSD-3-Clause
+ */
+
+#include <assert.h>
+
+#include <arch_helpers.h>
+#include <common/debug.h>
+#include <lib/mmio.h>
+#include <lib/psci/psci.h>
+#include <plat_ax650.h>
+#include <ax650_pwrc.h>
+#include <platform_def.h>
+
+uintptr_t ax650_sec_entrypoint;
+
+//temp for compile, later will adpat for ax650 todo
+#define PSYSR_AFF_L2		BIT_32(31)
+#define PSYSR_AFF_L1		BIT_32(30)
+#define PSYSR_AFF_L0		BIT_32(29)
+#define PSYSR_INVALID		U(0xffffffff)
+
+/*******************************************************************************
+ * Function which implements the common ax650 specific operations to power down a
+ * cluster in response to a CPU_OFF or CPU_SUSPEND request.
+ ******************************************************************************/
+static void ax650_cluster_pwrdwn_common(void)
+{
+	//uint64_t mpidr = read_mpidr_el1();
+
+	/* Disable coherency if this cluster is to be turned off */
+	//ax650_interconnect_disable();
+
+#if HW_ASSISTED_COHERENCY
+	uint32_t reg;
+
+	/*
+	 * If we have determined this core to be the last man standing and we
+	 * intend to power down the cluster proactively, we provide a hint to
+	 * the power controller that cluster power is not required when all
+	 * cores are powered down.
+	 * Note that this is only an advisory to power controller and is supported
+	 * by SoCs with DynamIQ Shared Units only.
+	 */
+	reg = read_clusterpwrdn();
+
+	/* Clear and set bit 0 : Cluster power not required */
+	reg &= ~DSU_CLUSTER_PWR_MASK;
+	reg |= DSU_CLUSTER_PWR_OFF;
+	write_clusterpwrdn(reg);
+#endif
+
+	/* Program the power controller to turn the cluster off */
+	//ax650_pwrc_write_pcoffr(mpidr);
+}
+
+/******************************************************************************
+ * Helper function to resume the platform from system suspend. Reinitialize
+ * the system components which are not in the Always ON power domain.
+ * TODO: Unify the platform setup when waking up from cold boot and system
+ * resume in arm_bl31_platform_setup().
+ *****************************************************************************/
+void ax650_system_pwr_domain_resume(void)
+{
+	/* Initialize the console */
+	//arm_console_runtime_init();
+
+	/* Assert system power domain is available on the platform */
+	assert(PLAT_MAX_PWR_LVL >= ARM_PWR_LVL2);
+
+	plat_ax650_gic_resume();
+
+	//arm_configure_sys_timer();
+	//todo may not need, the gtmr is in aon
+}
+
+static void ax650_power_domain_on_finish_common(const psci_power_state_t *target_state)
+{
+	unsigned long mpidr;
+
+	assert(target_state->pwr_domain_state[ARM_PWR_LVL0] ==
+					ARM_LOCAL_STATE_OFF);
+
+	/* Get the mpidr for this cpu */
+	mpidr = read_mpidr_el1();
+
+	/* Perform the common cluster specific operations */
+	if (target_state->pwr_domain_state[ARM_PWR_LVL1] ==
+					ARM_LOCAL_STATE_OFF) {
+		/*
+		 * This CPU might have woken up whilst the cluster was
+		 * attempting to power down. In this case the ax650 power
+		 * controller will have a pending cluster power off request
+		 * which needs to be cleared by writing to the PPONR register.
+		 * This prevents the power controller from interpreting a
+		 * subsequent entry of this cpu into a simple wfi as a power
+		 * down request.
+		 */
+		ax650_pwrc_write_pponr(mpidr);
+
+		/* Enable coherency if this cluster was off */
+		//ax650_interconnect_enable();
+	}
+	/* Perform the common system specific operations */
+	if (target_state->pwr_domain_state[ARM_PWR_LVL2] ==
+						ARM_LOCAL_STATE_OFF)
+		ax650_system_pwr_domain_resume();
+
+	/*
+	 * Clear PWKUPR.WEN bit to ensure interrupts do not interfere
+	 * with a cpu power down unless the bit is set again
+	 */
+	//ax650_pwrc_clr_wen(mpidr);
+}
+
+/*******************************************************************************
+ * ax650 handler called when a CPU is about to enter standby.
+ ******************************************************************************/
+static void ax650_cpu_standby(plat_local_state_t cpu_state)
+{
+	u_register_t scr = read_scr_el3();
+
+	assert(cpu_state == ARM_LOCAL_STATE_RET);
+
+	/*
+	 * Enable the Non-secure interrupt to wake the CPU.
+	 * In GICv3 affinity routing mode, the Non-secure Group 1 interrupts
+	 * use Physical FIQ at EL3 whereas in GICv2, Physical IRQ is used.
+	 * Enabling both the bits works for both GICv2 mode and GICv3 affinity
+	 * routing mode.
+	 */
+	write_scr_el3(scr | SCR_IRQ_BIT | SCR_FIQ_BIT);
+	isb();
+
+	/*
+	 * Enter standby state.
+	 * dsb is good practice before using wfi to enter low power states.
+	 */
+	dsb();
+	wfi();
+
+	/*
+	 * Restore SCR_EL3 to the original value, synchronisation of SCR_EL3
+	 * is done by eret in el3_exit() to save some execution cycles.
+	 */
+	write_scr_el3(scr);
+}
+
+/*******************************************************************************
+ * ax650 handler called when a power domain is about to be turned on. The
+ * mpidr determines the CPU to be turned on.
+ ******************************************************************************/
+static int ax650_pwr_domain_on(u_register_t mpidr)
+{
+	int rc = PSCI_E_SUCCESS;
+	unsigned int state;
+
+	/*
+	 * Ensure that we do not cancel an inflight power off request for the
+	 * target cpu. That would leave it in a zombie wfi. Wait for it to power
+	 * off and then program the power controller to turn that CPU on.
+	 */
+	do {
+		state = ax650_pwrc_read_psysr(mpidr);
+	} while ((state != PWR_STATE_ON && state != PWR_STATE_OFF) != 0U);
+
+	ax650_pwrc_write_pponr(mpidr);
+	return rc;
+}
+
+/*******************************************************************************
+ * ax650 handler called when a power domain is about to be turned off. The
+ * target_state encodes the power state that each level should transition to.
+ ******************************************************************************/
+static void ax650_pwr_domain_off(const psci_power_state_t *target_state)
+{
+	assert(target_state->pwr_domain_state[ARM_PWR_LVL0] ==
+					ARM_LOCAL_STATE_OFF);
+
+	/*
+	 * If execution reaches this stage then this power domain will be
+	 * suspended. Perform at least the cpu specific actions followed
+	 * by the cluster specific operations if applicable.
+	 */
+
+	/* Prevent interrupts from spuriously waking up this cpu */
+	plat_ax650_gic_cpuif_disable();
+
+	/* Turn redistributor off */
+	plat_ax650_gic_redistif_off();
+
+	/* Program the power controller to power off this cpu. */
+	ax650_pwrc_write_ppoffr(read_mpidr_el1());
+
+	if (target_state->pwr_domain_state[ARM_PWR_LVL1] == ARM_LOCAL_STATE_OFF)
+		ax650_cluster_pwrdwn_common();
+
+	if (target_state->pwr_domain_state[ARM_PWR_LVL2] == ARM_LOCAL_STATE_OFF)
+		ax650_sys_pwrdwn();
+}
+
+/******************************************************************************
+ * Helper function to save the platform state before a system suspend. Save the
+ * state of the system components which are not in the Always ON power domain.
+ *****************************************************************************/
+void ax650_system_pwr_domain_save(void)
+{
+	/* Assert system power domain is available on the platform */
+	assert(PLAT_MAX_PWR_LVL >= ARM_PWR_LVL2);
+
+	plat_ax650_gic_save();
+
+	/*
+	 * Unregister console now so that it is not registered for a second
+	 * time during resume.
+	 */
+	//arm_console_runtime_end();
+
+	/*
+	 * All the other peripheral which are configured by ARM TF are
+	 * re-initialized on resume from system suspend. Hence we
+	 * don't save their state here.
+	 */
+}
+
+
+/*******************************************************************************
+ * ax650 handler called when a power domain is about to be suspended. The
+ * target_state encodes the power state that each level should transition to.
+ ******************************************************************************/
+static void ax650_pwr_domain_suspend(const psci_power_state_t *target_state)
+{
+	//unsigned long mpidr;
+
+	/*
+	 * ax650 has retention only at cpu level. Just return
+	 * as nothing is to be done for retention.
+	 */
+	if (target_state->pwr_domain_state[ARM_PWR_LVL0] ==
+					ARM_LOCAL_STATE_RET)
+		return;
+
+	assert(target_state->pwr_domain_state[ARM_PWR_LVL0] ==
+					ARM_LOCAL_STATE_OFF);
+
+#if 0
+	/* Get the mpidr for this cpu */
+	mpidr = read_mpidr_el1();
+
+	/* Program the power controller to enable wakeup interrupts. */
+	ax650_pwrc_set_wen(mpidr);
+#endif
+
+	/* Prevent interrupts from spuriously waking up this cpu */
+	plat_ax650_gic_cpuif_disable();
+
+	/*
+	 * The Redistributor is not powered off as it can potentially prevent
+	 * wake up events reaching the CPUIF and/or might lead to losing
+	 * register context.
+	 */
+
+	/* Perform the common cluster specific operations */
+	if (target_state->pwr_domain_state[ARM_PWR_LVL1] ==
+					ARM_LOCAL_STATE_OFF)
+		ax650_cluster_pwrdwn_common();
+
+	/* Perform the common system specific operations */
+	if (target_state->pwr_domain_state[ARM_PWR_LVL2] ==
+						ARM_LOCAL_STATE_OFF)
+		ax650_system_pwr_domain_save();
+
+	/* Program the power controller to power off this cpu. */
+	ax650_pwrc_write_ppoffr(read_mpidr_el1());
+}
+
+/*******************************************************************************
+ * ax650 handler called when a power domain has just been powered on after
+ * being turned off earlier. The target_state encodes the low power state that
+ * each level has woken up from.
+ ******************************************************************************/
+static void ax650_pwr_domain_on_finish(const psci_power_state_t *target_state)
+{
+	ax650_power_domain_on_finish_common(target_state);
+
+}
+
+/*******************************************************************************
+ * ax650 handler called when a power domain has just been powered on and the cpu
+ * and its cluster are fully participating in coherent transaction on the
+ * interconnect. Data cache must be enabled for CPU at this point.
+ ******************************************************************************/
+static void ax650_pwr_domain_on_finish_late(const psci_power_state_t *target_state)
+{
+	/* Program GIC per-cpu distributor or re-distributor interface */
+	plat_ax650_gic_pcpu_init();
+
+	/* Enable GIC CPU interface */
+	plat_ax650_gic_cpuif_enable();
+}
+
+/*******************************************************************************
+ * ax650 handler called when a power domain has just been powered on after
+ * having been suspended earlier. The target_state encodes the low power state
+ * that each level has woken up from.
+ * TODO: At the moment we reuse the on finisher and reinitialize the secure
+ * context. Need to implement a separate suspend finisher.
+ ******************************************************************************/
+static void ax650_pwr_domain_suspend_finish(const psci_power_state_t *target_state)
+{
+	/*
+	 * Nothing to be done on waking up from retention from CPU level.
+	 */
+	if (target_state->pwr_domain_state[ARM_PWR_LVL0] ==
+					ARM_LOCAL_STATE_RET)
+		return;
+
+	ax650_power_domain_on_finish_common(target_state);
+
+	/* Enable GIC CPU interface */
+	plat_ax650_gic_cpuif_enable();
+}
+
+#if 0
+/*******************************************************************************
+ * ax650 handlers to shutdown/reboot the system
+ ******************************************************************************/
+static void __dead2 ax650_system_off(void)
+{
+	/* Write the System Configuration Control Register */
+	mmio_write_32(V2M_SYSREGS_BASE + V2M_SYS_CFGCTRL,
+		V2M_CFGCTRL_START |
+		V2M_CFGCTRL_RW |
+		V2M_CFGCTRL_FUNC(V2M_FUNC_SHUTDOWN));
+	wfi();
+	ERROR("ax650 System Off: operation not handled.\n");
+	panic();
+}
+
+static void __dead2 ax650_system_reset(void)
+{
+	/* Write the System Configuration Control Register */
+	mmio_write_32(V2M_SYSREGS_BASE + V2M_SYS_CFGCTRL,
+		V2M_CFGCTRL_START |
+		V2M_CFGCTRL_RW |
+		V2M_CFGCTRL_FUNC(V2M_FUNC_REBOOT));
+	wfi();
+	ERROR("ax650 System Reset: operation not handled.\n");
+	panic();
+}
+#endif
+
+static int ax650_node_hw_state(u_register_t target_cpu,
+			     unsigned int power_level)
+{
+	unsigned int psysr;
+	int ret;
+
+	/*
+	 * The format of 'power_level' is implementation-defined, but 0 must
+	 * mean a CPU. We also allow 1 to denote the cluster
+	 */
+	if ((power_level != ARM_PWR_LVL0) && (power_level != ARM_PWR_LVL1))
+		return PSCI_E_INVALID_PARAMS;
+
+	/*
+	 * Read the status of the given MPDIR from ax650 power controller. The
+	 * power controller only gives us on/off status, so map that to expected
+	 * return values of the PSCI call
+	 */
+	psysr = ax650_pwrc_read_psysr(target_cpu);
+	if (psysr == PSYSR_INVALID)
+		return PSCI_E_INVALID_PARAMS;
+
+	if (power_level == ARM_PWR_LVL0) {
+		ret = ((psysr & PSYSR_AFF_L0) != 0U) ? HW_ON : HW_OFF;
+	} else {
+		/* power_level == ARM_PWR_LVL1 */
+		ret = ((psysr & PSYSR_AFF_L1) != 0U) ? HW_ON : HW_OFF;
+	}
+
+	return ret;
+}
+
+/*
+ * The ax650 doesn't truly support power management at SYSTEM power domain. The
+ * SYSTEM_SUSPEND will be down-graded to the cluster level within the platform
+ * layer. The `fake` SYSTEM_SUSPEND allows us to validate some of the driver
+ * save and restore sequences on ax650.
+ */
+#if !ARM_BL31_IN_DRAM
+static void ax650_get_sys_suspend_power_state(psci_power_state_t *req_state)
+{
+	unsigned int i;
+
+	for (i = ARM_PWR_LVL0; i <= PLAT_MAX_PWR_LVL; i++)
+		req_state->pwr_domain_state[i] = ARM_LOCAL_STATE_OFF;
+}
+#endif
+
+/*******************************************************************************
+ * ARM standard platform handler called to check the validity of the power state
+ * parameter.
+ ******************************************************************************/
+int validate_power_state(unsigned int power_state,
+			    psci_power_state_t *req_state)
+{
+	unsigned int pstate = psci_get_pstate_type(power_state);
+	unsigned int pwr_lvl = psci_get_pstate_pwrlvl(power_state);
+	unsigned int i;
+
+	assert(req_state != NULL);
+
+	if (pwr_lvl > PLAT_MAX_PWR_LVL)
+		return PSCI_E_INVALID_PARAMS;
+
+	/* Sanity check the requested state */
+	if (pstate == PSTATE_TYPE_STANDBY) {
+		/*
+		 * It's possible to enter standby only on power level 0
+		 * Ignore any other power level.
+		 */
+		if (pwr_lvl != ARM_PWR_LVL0)
+			return PSCI_E_INVALID_PARAMS;
+
+		req_state->pwr_domain_state[ARM_PWR_LVL0] =
+					ARM_LOCAL_STATE_RET;
+	} else {
+		for (i = ARM_PWR_LVL0; i <= pwr_lvl; i++)
+			req_state->pwr_domain_state[i] =
+					ARM_LOCAL_STATE_OFF;
+	}
+
+	/*
+	 * We expect the 'state id' to be zero.
+	 */
+	if (psci_get_pstate_id(power_state) != 0U)
+		return PSCI_E_INVALID_PARAMS;
+
+	return PSCI_E_SUCCESS;
+}
+
+
+/*******************************************************************************
+ * Handler to filter PSCI requests.
+ ******************************************************************************/
+/*
+ * The system power domain suspend is only supported only via
+ * PSCI SYSTEM_SUSPEND API. PSCI CPU_SUSPEND request to system power domain
+ * will be downgraded to the lower level.
+ */
+static int ax650_validate_power_state(unsigned int power_state,
+			    psci_power_state_t *req_state)
+{
+	int rc;
+	rc = validate_power_state(power_state, req_state);
+
+	/*
+	 * Ensure that the system power domain level is never suspended
+	 * via PSCI CPU SUSPEND API. Currently system suspend is only
+	 * supported via PSCI SYSTEM SUSPEND API.
+	 */
+	req_state->pwr_domain_state[ARM_PWR_LVL2] = ARM_LOCAL_STATE_RUN;
+	return rc;
+}
+
+/*
+ * Custom `translate_power_state_by_mpidr` handler for ax650. Unlike in the
+ * `ax650_validate_power_state`, we do not downgrade the system power
+ * domain level request in `power_state` as it will be used to query the
+ * PSCI_STAT_COUNT/RESIDENCY at the system power domain level.
+ */
+static int ax650_translate_power_state_by_mpidr(u_register_t mpidr,
+		unsigned int power_state,
+		psci_power_state_t *output_state)
+{
+	return validate_power_state(power_state, output_state);
+}
+
+/*******************************************************************************
+ * ARM standard platform handler called to check the validity of the non secure
+ * entrypoint. Returns 0 if the entrypoint is valid, or -1 otherwise.
+ ******************************************************************************/
+int ax650_validate_ns_entrypoint(uintptr_t entrypoint)
+{
+#if 0
+	/*
+	 * Check if the non secure entrypoint lies within the non
+	 * secure DRAM.
+	 */
+	if ((entrypoint >= ARM_NS_DRAM1_BASE) && (entrypoint <
+			(ARM_NS_DRAM1_BASE + ARM_NS_DRAM1_SIZE))) {
+		return 0;
+	}
+#ifdef __aarch64__
+	if ((entrypoint >= ARM_DRAM2_BASE) && (entrypoint <
+			(ARM_DRAM2_BASE + ARM_DRAM2_SIZE))) {
+		return 0;
+	}
+#endif
+
+	return -1;
+#endif
+	//todo
+	return 0;
+}
+
+int ax650_validate_psci_entrypoint(uintptr_t entrypoint)
+{
+	return (ax650_validate_ns_entrypoint(entrypoint) == 0) ? PSCI_E_SUCCESS :
+		PSCI_E_INVALID_ADDRESS;
+}
+
+
+/*******************************************************************************
+ * Export the platform handlers via plat_arm_psci_pm_ops. The ARM Standard
+ * platform layer will take care of registering the handlers with PSCI.
+ ******************************************************************************/
+plat_psci_ops_t plat_ax650_psci_pm_ops = {
+	.cpu_standby = ax650_cpu_standby,
+	.pwr_domain_on = ax650_pwr_domain_on,
+	.pwr_domain_off = ax650_pwr_domain_off,
+	.pwr_domain_suspend = ax650_pwr_domain_suspend,
+	.pwr_domain_on_finish = ax650_pwr_domain_on_finish,
+	.pwr_domain_on_finish_late = ax650_pwr_domain_on_finish_late,
+	.pwr_domain_suspend_finish = ax650_pwr_domain_suspend_finish,
+	//.system_off = ax650_system_off,
+	//.system_reset = ax650_system_reset,
+	.validate_power_state = ax650_validate_power_state,
+	.validate_ns_entrypoint = ax650_validate_psci_entrypoint,
+	.translate_power_state_by_mpidr = ax650_translate_power_state_by_mpidr,
+	.get_node_hw_state = ax650_node_hw_state,
+#if !ARM_BL31_IN_DRAM
+	/*
+	 * The TrustZone Controller is set up during the warmboot sequence after
+	 * resuming the CPU from a SYSTEM_SUSPEND. If BL31 is located in SRAM
+	 * this is  not a problem but, if it is in TZC-secured DRAM, it tries to
+	 * reconfigure the same memory it is running on, causing an exception.
+	 */
+	.get_sys_suspend_power_state = ax650_get_sys_suspend_power_state,
+#endif
+	//.mem_protect_chk	= arm_psci_mem_protect_chk,
+	//.read_mem_protect	= arm_psci_read_mem_protect,
+	//.write_mem_protect	= arm_nor_psci_write_mem_protect,
+};
+
+int plat_setup_psci_ops(uintptr_t sec_entrypoint,
+			const plat_psci_ops_t **psci_ops)
+{
+	ax650_sec_entrypoint = sec_entrypoint;
+
+	*psci_ops = &plat_ax650_psci_pm_ops;
+
+	return 0;
+}
+
diff --git a/arm-trusted-firmware/plat/axera/ax650/ax650_pwrc.c b/arm-trusted-firmware/plat/axera/ax650/ax650_pwrc.c
new file mode 100644
index 0000000..6b28f13
--- /dev/null
+++ b/arm-trusted-firmware/plat/axera/ax650/ax650_pwrc.c
@@ -0,0 +1,211 @@
+/*
+ * Copyright (c) 2013-2018, AX650 Limited and Contributors. All rights reserved.
+ *
+ * SPDX-License-Identifier: BSD-3-Clause
+ */
+
+#include <ax650_pwrc.h>
+#include <lib/bakery_lock.h>
+#include <lib/mmio.h>
+#include <platform_def.h>
+#include <ax650_def.h>
+#include <ax650_cpu_sys_comm_glb.h>
+#include <ax650_cpu_sys_glb.h>
+#include <plat/common/platform.h>
+#include <bl31/bl31.h>
+
+/* AX650 */
+#define P_CHAN_ACTIVE_MASK_OFFSET 16
+#define P_CHAN_TIMEOUT_VALUE      0x1F00  //asic suggest
+
+extern uintptr_t ax650_sec_entrypoint;
+
+/*
+ * TODO: Someday there will be a generic power controller api. At the moment
+ * each platform has its own pwrc so just exporting functions is fine.
+ */
+AX650_INSTANTIATE_LOCK;
+
+static void ax650_p_channel_config()
+{
+	uint32_t value;
+
+	/* dsu p-channel configuration */
+	value = mmio_read_32(CPU_SYS_COMM_GLB_DSU_P_CHN_CFG_ADDR) &
+						(~CPU_SYS_COMM_GLB_DSU_P_CHN_CFG_MASK_MASK);
+	value |= (0x3DFE << CPU_SYS_COMM_GLB_DSU_P_CHN_CFG_MASK_POS);
+	mmio_write_32(CPU_SYS_COMM_GLB_DSU_P_CHN_CFG_ADDR, value);
+
+	value = BIT_DSU_P_CHN_ACTIVE_TIMEOUT_EN | P_CHAN_TIMEOUT_VALUE;
+	mmio_write_32(CPU_SYS_COMM_GLB_DSU_P_CHN_ACTIVE_TIMEOUT_ADDR, value);
+	value = BIT_DSU_P_CHN_REQ_TIMEOUT_EN | P_CHAN_TIMEOUT_VALUE;
+	mmio_write_32(CPU_SYS_COMM_GLB_DSU_P_CHN_REQ_TIMEOUT_ADDR, value);
+	value = BIT_DSU_P_CHN_DENY_TIMEOUT_EN | P_CHAN_TIMEOUT_VALUE;
+	mmio_write_32(CPU_SYS_COMM_GLB_DSU_P_CHN_DENY_TIMEOUT_ADDR, value);
+	//the value need to set update bit to 1 then clear for real updating data
+	mmio_write_32(CPU_SYS_COMM_GLB_DSU_P_CHN_ACTIVE_TIMEOUT_SET_ADDR,
+					BIT_DSU_P_CHN_ACTIVE_TIMEOUT_SET_UPDATE_SET);
+	mmio_write_32(CPU_SYS_COMM_GLB_DSU_P_CHN_REQ_TIMEOUT_SET_ADDR,
+					BIT_DSU_P_CHN_REQ_TIMEOUT_SET_UPDATE_SET);
+	mmio_write_32(CPU_SYS_COMM_GLB_DSU_P_CHN_DENY_TIMEOUT_SET_ADDR,
+					BIT_DSU_P_CHN_DENY_TIMEOUT_SET_UPDATE_SET);
+	//clear
+	mmio_write_32(CPU_SYS_COMM_GLB_DSU_P_CHN_ACTIVE_TIMEOUT_CLR_ADDR,
+					BIT_DSU_P_CHN_ACTIVE_TIMEOUT_CLR_UPDATE_CLR);
+	mmio_write_32(CPU_SYS_COMM_GLB_DSU_P_CHN_REQ_TIMEOUT_CLR_ADDR,
+					BIT_DSU_P_CHN_REQ_TIMEOUT_CLR_UPDATE_CLR);
+	mmio_write_32(CPU_SYS_COMM_GLB_DSU_P_CHN_DENY_TIMEOUT_CLR_ADDR,
+					BIT_DSU_P_CHN_DENY_TIMEOUT_CLR_UPDATE_CLR);
+
+	/* cpu core p-channel configuration*/
+	// set p-channel active timetout/req timeout/deny timeout val
+	value = BIT_CPU_SYS_CORES_PCHN_ACTIVE_TIMEOUT_EN | P_CHAN_TIMEOUT_VALUE;
+	mmio_write_32(CPU_SYS_COMM_GLB_CA55_CORES_PCHN_ACTIVE_TIMEOUT_ADDR, value);
+
+	value = BIT_CPU_SYS_CORES_PCHN_REQ_TIMEOUT_EN | P_CHAN_TIMEOUT_VALUE;
+	mmio_write_32(CPU_SYS_COMM_GLB_CA55_CORES_PCHN_REQ_TIMEOUT_ADDR, value);
+
+	value = BIT_CPU_SYS_CORES_PCHN_DENY_TIMEOUT_EN | P_CHAN_TIMEOUT_VALUE;
+	mmio_write_32(CPU_SYS_COMM_GLB_CA55_CORES_PCHN_DENY_TIMEOUT_ADDR, value);
+
+	//the value need to set update bit to 1 then clear for real updating data
+	mmio_write_32(CPU_SYS_COMM_GLB_CA55_CORES_PCHN_ACTIVE_TIMEOUT_SET_ADDR,
+					BIT_CA55_CORES_PCHN_ACTIVE_TIMEOUT_UPDATE_SET);
+	mmio_write_32(CPU_SYS_COMM_GLB_CA55_CORES_PCHN_REQ_TIMEOUT_SET_ADDR,
+					BIT_CA55_CORES_PCHN_REQ_TIMEOUT_UPDATE_SET);
+	mmio_write_32(CPU_SYS_COMM_GLB_CA55_CORES_PCHN_DENY_TIMEOUT_SET_ADDR,
+					BIT_CA55_CORES_PCHN_DENY_TIMEOUT_SET_UPDATE_SET);
+	//clear
+	mmio_write_32(CPU_SYS_COMM_GLB_CA55_CORES_PCHN_ACTIVE_TIMEOUT_CLR_ADDR,
+					BIT_CA55_CORES_PCHN_ACTIVE_TIMEOUT_UPDATE_CLR);
+	mmio_write_32(CPU_SYS_COMM_GLB_CA55_CORES_PCHN_REQ_TIMEOUT_CLR_ADDR,
+					BIT_CA55_CORES_PCHN_REQ_TIMEOUT_UPDATE_CLR);
+	mmio_write_32(CPU_SYS_COMM_GLB_CA55_CORES_PCHN_DENY_TIMEOUT_CLR_ADDR,
+					BIT_CA55_CORES_PCHN_DENY_TIMEOUT_UPDATE_CLR);
+	//ax_printf("cpu cores p_channel_timeout_config\n\r");
+}
+
+unsigned int ax650_pwrc_read_psysr(u_register_t mpidr)
+{
+	unsigned int core_id, state;
+
+	//ax650_lock_get();
+	core_id = plat_core_pos_by_mpidr(mpidr);
+	pmu_get_module_state((MODULE_CPU0 + core_id - 0), &state);
+	//ax650_lock_release();
+
+	return state;
+}
+
+void ax650_pwrc_write_pponr(u_register_t mpidr)
+{
+	unsigned int core_id = plat_core_pos_by_mpidr(mpidr);
+	long addr_set = CPU_SYS_COMM_GLB_CA55_CORE0_P_CHN_CFG_SET_ADDR + 4 * core_id;
+	long addr_clr = CPU_SYS_COMM_GLB_CA55_CORE0_P_CHN_CFG_CLR_ADDR + 4 * core_id;
+
+	/* clear cpu core sleep en */
+	pmu_module_sleep_en(MODULE_CPU0 + core_id, SLP_EN_CLR);
+	mmio_write_32(CPU_SYS_COMM_GLB_CPU_SYS_SLEEP_EN_CLR_ADDR, (1 << core_id));
+
+	//ax650_lock_get();
+	pmu_module_wakeup(MODULE_CPU0 + core_id - 0);
+	//ax650_lock_release();
+
+	mmio_write_32(addr_set, BIT_CPU_SYS_A55_CORE_P_CHN_WAKEUP_SET);  /* set */
+	mmio_write_32(addr_clr, BIT_CPU_SYS_A55_CORE_P_CHN_WAKEUP_CLR); /* clear */
+}
+
+void ax650_pwrc_write_ppoffr(u_register_t mpidr)
+{
+	unsigned int core_id = plat_core_pos_by_mpidr(mpidr);
+	uintptr_t addr;
+
+	//ax650_lock_get();
+
+	/* enable pmu core slp en */
+	pmu_module_sleep_en(MODULE_CPU0 + core_id - 0, SLP_EN_SET);
+
+	/* enable cpu core sleep en */
+	mmio_write_32(CPU_SYS_COMM_GLB_CPU_SYS_SLEEP_EN_SET_ADDR, (1 << core_id));
+
+	/* disable cpu core interrupt */
+	mmio_write_32(CPU_SYS_COMM_GLB_CPU_INT_DISABLE_SET_ADDR, (1 << core_id));
+
+	/* p-channel mask set 0xA */
+	addr = CPU_SYS_COMM_GLB_CA55_CORE0_P_CHN_CFG_ADDR + 4 * core_id;
+	mmio_write_32(addr, (0xA << P_CHAN_ACTIVE_MASK_OFFSET));
+
+	//ax650_lock_release();
+}
+
+void ax650_sys_pwrdwn()
+{
+	//ax650_lock_get();
+
+	mmio_write_32(CPU_SYS_COMM_GLB_CPU_SYS_SLEEP_EN_SET_ADDR,
+					BIT_CPU_SYS_CPU_SYS_SLEEP_EN_SET);
+	mmio_write_32(CPU_SYS_COMM_GLB_CPU_SYS_LIGHT_SLP_CFG_SET_ADDR,
+					BIT_CPU_SYS_COMM_GLB_CPU_SYS_LIGHT_SLP_CFG_DATA_IDLE_EN_SET);
+	pmu_module_sleep_en(MODULE_CPU, SLP_EN_SET);
+
+	//ax650_lock_release();
+}
+
+#if 0
+unsigned int ax650_pwrc_get_cpu_wkr(u_register_t mpidr)
+{
+	return PSYSR_WK(ax650_pwrc_read_psysr(mpidr));
+}
+
+void ax650_pwrc_set_wen(u_register_t mpidr)
+{
+	ax650_lock_get();
+	mmio_write_32(PWRC_BASE + PWKUPR_OFF,
+		      (unsigned int) (PWKUPR_WEN | mpidr));
+	ax650_lock_release();
+}
+
+void ax650_pwrc_clr_wen(u_register_t mpidr)
+{
+	ax650_lock_get();
+	mmio_write_32(PWRC_BASE + PWKUPR_OFF,
+		      (unsigned int) mpidr);
+	ax650_lock_release();
+}
+
+void ax650_pwrc_write_pcoffr(u_register_t mpidr)
+{
+	ax650_lock_get();
+	mmio_write_32(PWRC_BASE + PCOFFR_OFF, (unsigned int) mpidr);
+	ax650_lock_release();
+}
+#endif
+
+/* Nothing else to do here apart from initializing the lock */
+void plat_ax650_pwrc_setup(void)
+{
+	//uint32_t addr_lo = ax650_sec_entrypoint & 0xFFFFFFFF;
+	//uint32_t addr_high = ax650_sec_entrypoint >> 32;
+	uint32_t addr_lo = ((uintptr_t)bl31_warm_entrypoint) & 0xFFFFFFFF;
+	uint32_t addr_high = ((uintptr_t)bl31_warm_entrypoint) >> 32;
+	int i;
+
+	ax650_lock_init();
+
+	/* pmu config */
+	pmu_init();
+
+	/* config cpu sys p-chanel params */
+	ax650_p_channel_config();
+
+	/* set core start addr core0 later todo */
+	for (i = 1; i < PLATFORM_CORE_COUNT; i++) {
+		uint32_t offset = (i - 1) * 8;
+
+		mmio_write_32((CPU_SYS_GLB_RVBARADDR_LO_CORE1_ADDR + offset), addr_lo);
+		mmio_write_32((CPU_SYS_GLB_RVBARADDR_LO_CORE1_ADDR + offset + 4), addr_high);
+	}
+
+	/* set wakeup enable */
+	mmio_write_32(CPU_SYS_COMM_GLB_EIC_EN_SET_ADDR, BITS_EIC_EN_ALL);
+}
diff --git a/arm-trusted-firmware/plat/axera/ax650/ax650_topology.c b/arm-trusted-firmware/plat/axera/ax650/ax650_topology.c
new file mode 100644
index 0000000..c4c0ecc
--- /dev/null
+++ b/arm-trusted-firmware/plat/axera/ax650/ax650_topology.c
@@ -0,0 +1,36 @@
+/*
+ * Copyright (c) 2013-2016, ARM Limited and Contributors. All rights reserved.
+ *
+ * SPDX-License-Identifier: BSD-3-Clause
+ */
+
+#include <platform_def.h>
+#include <arch.h>
+#include <lib/psci/psci.h>
+
+/* The RockChip power domain tree descriptor */
+const unsigned char ax650_power_domain_tree_desc[] = {
+	/* No of root nodes */
+	PLATFORM_SYSTEM_COUNT,
+	/* No of children for the root node */
+	PLATFORM_CLUSTER_COUNT,
+	/* No of children for the first cluster node */
+	PLATFORM_CORE_COUNT,
+};
+
+/*******************************************************************************
+ * This function returns the RockChip default topology tree information.
+ ******************************************************************************/
+const unsigned char *plat_get_power_domain_tree_desc(void)
+{
+	return ax650_power_domain_tree_desc;
+}
+
+int plat_core_pos_by_mpidr(u_register_t mpidr)
+{
+	unsigned int cpu_id;
+
+	cpu_id = MPIDR_AFFLVL1_VAL(mpidr);
+
+	return cpu_id;
+}
diff --git a/arm-trusted-firmware/plat/axera/ax650/drivers/pmu/pmu.c b/arm-trusted-firmware/plat/axera/ax650/drivers/pmu/pmu.c
new file mode 100644
index 0000000..e8f2019
--- /dev/null
+++ b/arm-trusted-firmware/plat/axera/ax650/drivers/pmu/pmu.c
@@ -0,0 +1,341 @@
+/*
+ * Copyright (c) 2017, ARM Limited and Contributors. All rights reserved.
+ *
+ * SPDX-License-Identifier: BSD-3-Clause
+ */
+#if 0
+#include <assert.h>
+#include <errno.h>
+#include <platform_def.h>
+#include <arch_helpers.h>
+#include <bl31/bl31.h>
+#include <common/debug.h>
+#include <drivers/console.h>
+#include <drivers/delay_timer.h>
+#include <plat/common/platform.h>
+#include <pmu.h>
+#include <ax650_def.h>
+
+#if 0
+static int cpus_power_domain_on(uint32_t cpu_id)
+{
+	//todo
+
+	return 0;
+}
+
+static int cpus_power_domain_off(uint32_t cpu_id, uint32_t pd_cfg)
+{
+	//todo
+
+	return 0;
+}
+#endif
+int soc_cores_pwr_dm_on_finish(void)
+{
+	//todo
+
+	return 0;
+}
+
+int soc_cores_pwr_dm_resume(void)
+{
+	//todo
+
+	return 0;
+}
+
+void __dead2 soc_system_off(void)
+{
+	//todo
+
+	dsb();
+	while (1);
+}
+
+#if 0
+#define ARCH_TIMER_TICKS_PER_US (SYS_COUNTER_FREQ_IN_TICKS / 1000000)
+
+static void udelay(uint32_t us)
+{
+	uint64_t pct_orig, pct_now;
+	uint64_t to_wait = ARCH_TIMER_TICKS_PER_US * us;
+
+	isb();
+	pct_orig = read_cntpct_el0();
+
+	do {
+		isb();
+		pct_now = read_cntpct_el0();
+	} while ((pct_now - pct_orig) <= to_wait);
+}
+#endif
+
+static void ddr_suspend(void)
+{
+	//todo
+}
+
+static void sram_soc_enter_lp(void)
+{
+	//todo
+
+	dsb();
+	isb();
+err_loop:
+	wfi();
+	/*
+	 *Soc will enter low power mode and
+	 *do not return to here.
+	 */
+	goto err_loop;
+}
+
+void sram_suspend(void)
+{
+	//todo
+	/* ddr self-refresh and gating phy */
+	ddr_suspend();
+
+	sram_soc_enter_lp();
+}
+
+void plat_pmu_init(void)
+{
+	//todo
+}
+#endif
+
+#include <lib/mmio.h>
+#include <pmu.h>
+#include <ax650_def.h>
+#include <ax650_pmu_glb.h>
+
+#define PMU_STATE_GRP_NUM           4
+#define SYS_PWR_STATE_PER_GRP_MAX   8
+#define SYS_PWR_STATE_LEN           4
+#define SYS_PWR_STATE_MASK          0xF
+
+#define FALSE	0
+#define TRUE	1
+
+struct pmu_module_state_order {
+	uintptr_t pwr_state_addr;
+	const MODULES_ENUM *modules;
+};
+
+int pmu_module_sleep_en(MODULES_ENUM module, SLP_EN_ENUM en_set_clr)
+{
+	int ret = 0;
+
+	switch (module) {
+	case MODULE_VENC0:
+	case MODULE_VENC1:
+	case MODULE_VDEC:
+	case MODULE_VDSP:
+	case MODULE_CPU0:
+	case MODULE_CPU1:
+	case MODULE_CPU2:
+	case MODULE_CPU3:
+	case MODULE_CPU4:
+	case MODULE_CPU5:
+	case MODULE_CPU6:
+	case MODULE_CPU7:
+		if (SLP_EN_SET == en_set_clr)
+			mmio_write_32(PMU_GLB_SLP_EN_SET_ADDR,
+							(1 << (module - MODULE_GROUP1_START)));
+		else if (SLP_EN_CLR == en_set_clr)
+			mmio_write_32(PMU_GLB_SLP_EN_CLR_ADDR,
+							(1 << (module - MODULE_GROUP1_START)));
+		break;
+
+	case MODULE_DDR0:
+	case MODULE_DDR1:
+	case MODULE_FLASH:
+	case MODULE_PIPE:
+	case MODULE_PERI:
+	case MODULE_MM:
+	case MODULE_N0:
+	case MODULE_N1:
+	case MODULE_N2:
+	case MODULE_N3:
+	case MODULE_N4:
+	case MODULE_N5:
+	case MODULE_N6:
+	case MODULE_N7:
+	case MODULE_N8:
+	case MODULE_NPU:
+	case MODULE_CPU:
+	case MODULE_ISP:
+	case MODULE_SEN:
+		if (SLP_EN_SET == en_set_clr)
+			mmio_write_32(PMU_GLB_SLP_EN1_SET_ADDR,
+							(1 << (module - MODULE_GROUP2_START)));
+		else if (SLP_EN_CLR == en_set_clr)
+			mmio_write_32(PMU_GLB_SLP_EN1_CLR_ADDR,
+							(1 << (module - MODULE_GROUP2_START)));
+		break;
+
+	default:
+		ret = -1;
+	}
+
+	return ret;
+}
+
+static const MODULES_ENUM grp1_modules[SYS_PWR_STATE_PER_GRP_MAX] =
+				{MODULE_VENC0, MODULE_VENC1, MODULE_VDEC, MODULE_VDSP,
+				 MODULE_NPU, MODULE_CPU, MODULE_ISP, -1};
+static const MODULES_ENUM grp2_modules[SYS_PWR_STATE_PER_GRP_MAX] =
+				{MODULE_CPU0, MODULE_CPU1 ,MODULE_CPU2, MODULE_CPU3,
+				 MODULE_CPU4 ,MODULE_CPU5, MODULE_CPU6, MODULE_CPU7};
+static const MODULES_ENUM grp3_modules[SYS_PWR_STATE_PER_GRP_MAX] =
+				{MODULE_PIPE, MODULE_MM ,MODULE_N8, MODULE_SEN,
+				 MODULE_PERI,MODULE_DDR1, MODULE_DDR0, MODULE_FLASH};
+static const MODULES_ENUM grp4_modules[SYS_PWR_STATE_PER_GRP_MAX] =
+				{MODULE_N0, MODULE_N1 ,MODULE_N2, MODULE_N3,
+				 MODULE_N4 ,MODULE_N5, MODULE_N6, MODULE_N7};
+
+int pmu_get_module_state(MODULES_ENUM module, uint32_t *state)
+{
+	int i, j;
+	uint32_t value;
+	int ret = -1;
+	struct pmu_module_state_order pwr_state_array[PMU_STATE_GRP_NUM] = {
+		{
+			.pwr_state_addr = PMU_GLB_PWR_STATE0_ADDR,
+			.modules = grp1_modules,
+		},
+		{
+			.pwr_state_addr = PMU_GLB_PWR_STATE1_ADDR,
+			.modules = grp2_modules,
+		},
+		{
+			.pwr_state_addr = PMU_GLB_PWR_STATE2_ADDR,
+			.modules = grp3_modules,
+		},
+		{
+			.pwr_state_addr = PMU_GLB_PWR_STATE3_ADDR,
+			.modules = grp4_modules,
+		},
+	};
+
+	for (i = 0; i < PMU_STATE_GRP_NUM; i++) {
+		for (j = 0; j < SYS_PWR_STATE_PER_GRP_MAX; j++) {
+			if (pwr_state_array[i].modules[j] == module) {
+				ret = 0;
+				break;
+			}
+		}
+		if (!ret)
+			break;
+	}
+
+	if (!ret && (i < PMU_STATE_GRP_NUM)) {
+		value = mmio_read_32(pwr_state_array[i].pwr_state_addr);
+		*state = (value >> (j * SYS_PWR_STATE_LEN)) & SYS_PWR_STATE_MASK;
+	}
+
+	return ret;
+}
+
+static int pmu_module_wakeup_set_clr(MODULES_ENUM module, int set)
+{
+	int ret = 0;
+
+	switch (module) {
+	case MODULE_VENC0:
+	case MODULE_VENC1:
+	case MODULE_VDEC:
+	case MODULE_VDSP:
+	case MODULE_CPU0:
+	case MODULE_CPU1:
+	case MODULE_CPU2:
+	case MODULE_CPU3:
+	case MODULE_CPU4:
+	case MODULE_CPU5:
+	case MODULE_CPU6:
+	case MODULE_CPU7:
+		if (set)
+			mmio_write_32(PMU_GLB_WAKUP_SET_ADDR,
+							(1 << (module - MODULE_GROUP1_START)));
+		else
+			mmio_write_32(PMU_GLB_WAKUP_CLR_ADDR,
+							(1 << (module - MODULE_GROUP1_START)));
+		break;
+
+	case MODULE_DDR0:
+	case MODULE_DDR1:
+	case MODULE_FLASH:
+	case MODULE_PIPE:
+	case MODULE_PERI:
+	case MODULE_MM:
+	case MODULE_N0:
+	case MODULE_N1:
+	case MODULE_N2:
+	case MODULE_N3:
+	case MODULE_N4:
+	case MODULE_N5:
+	case MODULE_N6:
+	case MODULE_N7:
+	case MODULE_N8:
+	case MODULE_NPU:
+	case MODULE_CPU:
+	case MODULE_ISP:
+	case MODULE_SEN:
+		if (set)
+			mmio_write_32(PMU_GLB_WAKUP1_SET_ADDR,
+							(1 << (module - MODULE_GROUP2_START)));
+		else
+			mmio_write_32(PMU_GLB_WAKUP1_CLR_ADDR,
+							(1 << (module - MODULE_GROUP2_START)));
+		break;
+
+	default:
+		ret = -1;
+	}
+
+	return ret;
+
+}
+
+int pmu_module_wakeup(MODULES_ENUM module)
+{
+	uint32_t state;
+	int ret;
+
+	ret = pmu_module_wakeup_set_clr(module, TRUE);
+	if (ret)
+		goto RET;
+
+	/* cpu core not need loop */
+	if (module < MODULE_CPU0 || module > MODULE_CPU7) {
+		while (!(ret = pmu_get_module_state(module, &state)) &&
+				(state != PWR_STATE_ON));
+		if (ret)
+			goto RET;
+	}
+
+	/* cpu core0~core7 clear must not to do */
+	if (module < MODULE_CPU0 || module > MODULE_CPU7)
+		pmu_module_wakeup_set_clr(module, FALSE);
+
+RET:
+	return ret;
+}
+
+void pmu_init(void)
+{
+#if 0
+	writel(0, PMU_GLB_PWR_WAIT0_ADDR);
+	writel(0, PMU_GLB_PWR_WAIT1_ADDR);
+	writel(0, PMU_GLB_PWR_WAIT2_ADDR);
+	writel(0, PMU_GLB_PWR_WAIT3_ADDR);
+	writel(0, PMU_GLB_PWR_WAIT4_ADDR);
+	writel(0, PMU_GLB_PWR_WAITON0_ADDR);
+	writel(0, PMU_GLB_PWR_WAITON1_ADDR);
+	writel(0, PMU_GLB_PWR_WAITON2_ADDR);
+	writel(0, PMU_GLB_PWR_WAITON3_ADDR);
+	writel(0, PMU_GLB_PWR_WAITON4_ADDR);
+#endif
+}
diff --git a/arm-trusted-firmware/plat/axera/ax650/drivers/pmu/pmu.h b/arm-trusted-firmware/plat/axera/ax650/drivers/pmu/pmu.h
new file mode 100644
index 0000000..caf4627
--- /dev/null
+++ b/arm-trusted-firmware/plat/axera/ax650/drivers/pmu/pmu.h
@@ -0,0 +1,65 @@
+/*
+ * Copyright (c) 2017, ARM Limited and Contributors. All rights reserved.
+ *
+ * SPDX-License-Identifier: BSD-3-Clause
+ */
+
+#ifndef PMU_H
+#define PMU_H
+
+#include <stdint.h>
+
+typedef enum MODULES_ENUM {
+	MODULE_GROUP1_START = 0,
+	MODULE_VENC0 = MODULE_GROUP1_START,
+	MODULE_VENC1,
+	MODULE_VDEC,
+	MODULE_VDSP,
+	MODULE_CPU0,
+	MODULE_CPU1,
+	MODULE_CPU2,
+	MODULE_CPU3,
+	MODULE_CPU4,
+	MODULE_CPU5,
+	MODULE_CPU6,
+	MODULE_CPU7,
+
+	MODULE_GROUP2_START = MODULE_CPU7 + 1,
+	MODULE_DDR0 = MODULE_GROUP2_START,
+	MODULE_DDR1,
+	MODULE_FLASH,
+	MODULE_PIPE,
+	MODULE_PERI,
+	MODULE_MM,
+	MODULE_N0,
+	MODULE_N1,
+	MODULE_N2,
+	MODULE_N3,
+	MODULE_N4,
+	MODULE_N5,
+	MODULE_N6,
+	MODULE_N7,
+	MODULE_N8,
+	MODULE_NPU,
+	MODULE_CPU,
+	MODULE_ISP,
+	MODULE_SEN,
+	MODULES_MAX,
+} MODULES_ENUM;
+
+typedef enum PWR_STATE_ENUM {
+	PWR_STATE_ON = 0,
+	PWR_STATE_OFF = 5,
+} PWR_STATE_ENUM;
+
+typedef enum SLP_EN_ENUM {
+	SLP_EN_SET = 1,
+	SLP_EN_CLR = 2,
+} SLP_EN_ENUM;
+
+int pmu_module_sleep_en(MODULES_ENUM module, SLP_EN_ENUM en_set_clr);
+int pmu_get_module_state(MODULES_ENUM module, uint32_t *state);
+int pmu_module_wakeup(MODULES_ENUM module);
+void pmu_init(void);
+
+#endif /* PMU_H */
diff --git a/arm-trusted-firmware/plat/axera/ax650/drivers/soc/soc.c b/arm-trusted-firmware/plat/axera/ax650/drivers/soc/soc.c
new file mode 100644
index 0000000..d6e7e2d
--- /dev/null
+++ b/arm-trusted-firmware/plat/axera/ax650/drivers/soc/soc.c
@@ -0,0 +1,166 @@
+/*
+ * Copyright (c) 2017-2019, ARM Limited and Contributors. All rights reserved.
+ *
+ * SPDX-License-Identifier: BSD-3-Clause
+ */
+
+#include <platform_def.h>
+
+unsigned int plat_get_syscnt_freq2(void)
+{
+	return SYS_COUNTER_FREQ;
+}
+
+
+#if 0
+#include <arch_helpers.h>
+#include <common/debug.h>
+#include <drivers/console.h>
+#include <drivers/delay_timer.h>
+#include <lib/mmio.h>
+
+#include <ddr_parameter.h>
+#include <plat_private.h>
+//#include <rk3328_def.h>
+#include <soc.h>
+
+/* Table of regions to map using the MMU. */
+const mmap_region_t plat_rk_mmap[] = {
+	MAP_REGION_FLAT(UART0_BASE, UART0_SIZE,
+			MT_DEVICE | MT_RW | MT_SECURE),
+	MAP_REGION_FLAT(UART1_BASE, UART1_SIZE,
+			MT_DEVICE | MT_RW | MT_SECURE),
+	MAP_REGION_FLAT(UART2_BASE, UART2_SIZE,
+			MT_DEVICE | MT_RW | MT_SECURE),
+	MAP_REGION_FLAT(PMU_BASE, PMU_SIZE,
+			MT_DEVICE | MT_RW | MT_SECURE),
+	MAP_REGION_FLAT(SGRF_BASE, SGRF_SIZE,
+			MT_DEVICE | MT_RW | MT_SECURE),
+	MAP_REGION_FLAT(GPIO0_BASE, GPIO0_SIZE,
+			MT_DEVICE | MT_RW | MT_SECURE),
+	MAP_REGION_FLAT(GPIO1_BASE, GPIO1_SIZE,
+			MT_DEVICE | MT_RW | MT_SECURE),
+	MAP_REGION_FLAT(GPIO2_BASE, GPIO2_SIZE,
+			MT_DEVICE | MT_RW | MT_SECURE),
+	MAP_REGION_FLAT(GPIO3_BASE, GPIO3_SIZE,
+			MT_DEVICE | MT_RW | MT_SECURE),
+	MAP_REGION_FLAT(CRU_BASE, CRU_SIZE,
+			MT_DEVICE | MT_RW | MT_SECURE),
+	MAP_REGION_FLAT(GRF_BASE, GRF_SIZE,
+			MT_DEVICE | MT_RW | MT_SECURE),
+	MAP_REGION_FLAT(FIREWALL_DDR_BASE, FIREWALL_DDR_SIZE,
+			MT_DEVICE | MT_RW | MT_SECURE),
+	MAP_REGION_FLAT(FIREWALL_CFG_BASE, FIREWALL_CFG_SIZE,
+			MT_DEVICE | MT_RW | MT_SECURE),
+	MAP_REGION_FLAT(STIME_BASE, STIME_SIZE,
+			MT_DEVICE | MT_RW | MT_SECURE),
+	MAP_REGION_FLAT(GIC400_BASE, GIC400_SIZE,
+			MT_DEVICE | MT_RW | MT_SECURE),
+	MAP_REGION_FLAT(PMUSRAM_BASE, PMUSRAM_SIZE,
+			MT_MEMORY | MT_RW | MT_SECURE),
+	MAP_REGION_FLAT(SHARE_MEM_BASE, SHARE_MEM_SIZE,
+			MT_DEVICE | MT_RW | MT_SECURE),
+	MAP_REGION_FLAT(DDR_GRF_BASE, DDR_GRF_SIZE,
+			MT_DEVICE | MT_RW | MT_SECURE),
+	MAP_REGION_FLAT(DDR_UPCTL_BASE, DDR_UPCTL_SIZE,
+			MT_DEVICE | MT_RW | MT_SECURE),
+	MAP_REGION_FLAT(PWM_BASE, PWM_SIZE,
+			MT_DEVICE | MT_RW | MT_SECURE),
+	MAP_REGION_FLAT(DDR_PARAM_BASE, DDR_PARAM_SIZE,
+			MT_DEVICE | MT_RW | MT_SECURE),
+	MAP_REGION_FLAT(EFUSE8_BASE, EFUSE8_SIZE,
+			MT_DEVICE | MT_RW | MT_SECURE),
+	MAP_REGION_FLAT(EFUSE32_BASE, EFUSE32_SIZE,
+			MT_DEVICE | MT_RW | MT_SECURE),
+	MAP_REGION_FLAT(DDR_PHY_BASE, DDR_PHY_SIZE,
+			MT_DEVICE | MT_RW | MT_SECURE),
+	MAP_REGION_FLAT(SERVER_MSCH_BASE, SERVER_MSCH_SIZE,
+			MT_DEVICE | MT_RW | MT_SECURE),
+	MAP_REGION_FLAT(DDR_MONITOR_BASE, DDR_MONITOR_SIZE,
+			MT_DEVICE | MT_RW | MT_SECURE),
+	MAP_REGION_FLAT(VOP_BASE, VOP_SIZE,
+			MT_DEVICE | MT_RW | MT_SECURE),
+
+	{ 0 }
+};
+
+/* The RockChip power domain tree descriptor */
+const unsigned char rockchip_power_domain_tree_desc[] = {
+	/* No of root nodes */
+	PLATFORM_SYSTEM_COUNT,
+	/* No of children for the root node */
+	PLATFORM_CLUSTER_COUNT,
+	/* No of children for the first cluster node */
+	PLATFORM_CLUSTER0_CORE_COUNT,
+};
+
+void secure_timer_init(void)
+{
+	mmio_write_32(STIMER_CHN_BASE(1) + TIMER_LOADE_COUNT0, 0xffffffff);
+	mmio_write_32(STIMER_CHN_BASE(1) + TIMER_LOADE_COUNT1, 0xffffffff);
+	/* auto reload & enable the timer */
+	mmio_write_32(STIMER_CHN_BASE(1) + TIMER_CONTROL_REG, TIMER_EN);
+}
+
+void sgrf_init(void)
+{
+#ifdef PLAT_RK_SECURE_DDR_MINILOADER
+	uint32_t i, val;
+	struct param_ddr_usage usg;
+
+	/* general secure regions */
+	usg = ddr_region_usage_parse(DDR_PARAM_BASE,
+				     PLAT_MAX_DDR_CAPACITY_MB);
+	for (i = 0; i < usg.s_nr; i++) {
+		/* enable secure */
+		val = mmio_read_32(FIREWALL_DDR_BASE +
+			      FIREWALL_DDR_FW_DDR_CON_REG);
+		val |= BIT(7 - i);
+		mmio_write_32(FIREWALL_DDR_BASE +
+			      FIREWALL_DDR_FW_DDR_CON_REG, val);
+		/* map top and base */
+		mmio_write_32(FIREWALL_DDR_BASE +
+			      FIREWALL_DDR_FW_DDR_RGN(7 - i),
+			      RG_MAP_SECURE(usg.s_top[i], usg.s_base[i]));
+	}
+#endif
+
+	/* set ddr rgn0_top and rga0_top as 0 */
+	mmio_write_32(FIREWALL_DDR_BASE + FIREWALL_DDR_FW_DDR_RGN(0), 0x0);
+
+	/* set all slave ip into no-secure, except stimer */
+	mmio_write_32(FIREWALL_CFG_BASE + FIREWALL_CFG_FW_SYS_CON(0),
+		      SGRF_SLV_S_ALL_NS);
+	mmio_write_32(FIREWALL_CFG_BASE + FIREWALL_CFG_FW_SYS_CON(1),
+		      SGRF_SLV_S_ALL_NS);
+	mmio_write_32(FIREWALL_CFG_BASE + FIREWALL_CFG_FW_SYS_CON(2),
+		      SGRF_SLV_S_ALL_NS | STIMER_S);
+	mmio_write_32(FIREWALL_CFG_BASE + FIREWALL_CFG_FW_SYS_CON(3),
+		      SGRF_SLV_S_ALL_NS);
+
+	/* set all master ip into no-secure */
+	mmio_write_32(SGRF_BASE + SGRF_SOC_CON(2), 0xf0000000);
+	mmio_write_32(SGRF_BASE + SGRF_SOC_CON(3), SGRF_MST_S_ALL_NS);
+	mmio_write_32(SGRF_BASE + SGRF_SOC_CON(4), SGRF_MST_S_ALL_NS);
+
+	/* set DMAC into no-secure */
+	mmio_write_32(SGRF_BASE + SGRF_DMAC_CON(3), DMA_IRQ_BOOT_NS);
+	mmio_write_32(SGRF_BASE + SGRF_DMAC_CON(4), DMA_PERI_CH_NS_15_0);
+	mmio_write_32(SGRF_BASE + SGRF_DMAC_CON(5), DMA_PERI_CH_NS_19_16);
+	mmio_write_32(SGRF_BASE + SGRF_DMAC_CON(5), DMA_MANAGER_BOOT_NS);
+
+	/* soft reset dma before use */
+	mmio_write_32(CRU_BASE + CRU_SOFTRSTS_CON(3), DMA_SOFTRST_REQ);
+	udelay(5);
+	mmio_write_32(CRU_BASE + CRU_SOFTRSTS_CON(3), DMA_SOFTRST_RLS);
+}
+
+void plat_rockchip_soc_init(void)
+{
+	secure_timer_init();
+	sgrf_init();
+
+	NOTICE("BL31:Rockchip release version: v%d.%d\n",
+	       MAJOR_VERSION, MINOR_VERSION);
+}
+#endif
diff --git a/arm-trusted-firmware/plat/axera/ax650/drivers/soc/soc.h b/arm-trusted-firmware/plat/axera/ax650/drivers/soc/soc.h
new file mode 100644
index 0000000..e8cbc09
--- /dev/null
+++ b/arm-trusted-firmware/plat/axera/ax650/drivers/soc/soc.h
@@ -0,0 +1,111 @@
+/*
+ * Copyright (c) 2017, ARM Limited and Contributors. All rights reserved.
+ *
+ * SPDX-License-Identifier: BSD-3-Clause
+ */
+
+#ifndef SOC_H
+#define SOC_H
+
+/******************************* stimer ***************************************/
+#define TIMER_LOADE_COUNT0	0x00
+#define TIMER_LOADE_COUNT1	0x04
+#define TIMER_CURRENT_VALUE0	0x08
+#define TIMER_CURRENT_VALUE1	0x0C
+#define TIMER_CONTROL_REG	0x10
+#define TIMER_INTSTATUS		0x18
+#define TIMER_EN		0x1
+
+/**************************** read/write **************************************/
+#ifndef BITS_WMSK
+#define BITS_WMSK(msk, shift)	((msk) << (shift + REG_MSK_SHIFT))
+#endif
+
+/**************************** cru *********************************************/
+enum plls_id {
+	APLL_ID = 0,
+	DPLL_ID,
+	CPLL_ID,
+	GPLL_ID,
+	REVERVE,
+	NPLL_ID,
+	MAX_PLL,
+};
+
+#define CRU_CRU_MODE		0x0080
+#define CRU_CRU_MISC		0x0084
+#define CRU_GLB_SRST_FST	0x009c
+#define CRU_GLB_SRST_FST_VALUE	0xfdb9
+#define PLL_CONS(id, i)		(0x020 * (id) + ((i) * 4))
+#define CRU_CLKSEL_CON(i)	(0x100 + ((i) * 4))
+#define CRU_CLKSEL_NUMS		53
+#define CRU_CLKGATE_CON(i)	(0x200 + ((i) * 4))
+#define CRU_CLKGATE_NUMS	29
+#define CRU_SOFTRSTS_CON(n)	(0x300 + ((n) * 4))
+#define CRU_SOFTRSTS_NUMS	12
+#define CRU_PLL_CON_NUMS	5
+
+/* PLLn_CON1 */
+#define PLL_IS_LOCKED		BIT(10)
+/* PLLn_CON0 */
+#define PLL_BYPASS		BITS_WITH_WMASK(1, 0x1, 15)
+#define PLL_NO_BYPASS		BITS_WITH_WMASK(0, 0x1, 15)
+/* CRU_MODE */
+#define PLL_SLOW_MODE(id)	((id) == NPLL_ID) ?		\
+				BITS_WITH_WMASK(0, 0x1, 1) :	\
+				BITS_WITH_WMASK(0, 0x1, ((id) * 4))
+#define PLL_NORM_MODE(id)	((id) == NPLL_ID) ?		\
+				BITS_WITH_WMASK(1, 0x1, 1) :	\
+				BITS_WITH_WMASK(1, 0x1, ((id) * 4))
+
+#define CRU_GATEID_CONS(ID)	(0x200 + (ID / 16) * 4)
+#define CRU_CONS_GATEID(i)	(16 * (i))
+#define GATE_ID(reg, bit)	((reg * 16) + bit)
+
+#define PLL_LOCKED_TIMEOUT 600000U
+
+#define STIMER_CHN_BASE(n)	(STIME_BASE + 0x20 * (n))
+/************************** config regs ***************************************/
+#define FIREWALL_CFG_FW_SYS_CON(n)	(0x000 + (n) * 4)
+#define FIREWALL_DDR_FW_DDR_RGN(n)	(0x000 + (n) * 4)
+#define FIREWALL_DDR_FW_DDR_MST(n)	(0x020 + (n) * 4)
+#define FIREWALL_DDR_FW_DDR_CON_REG	(0x040)
+#define GRF_SOC_CON(n)			(0x400 + (n) * 4)
+#define GRF_SOC_STATUS(n)		(0x480 + (n) * 4)
+#define GRF_CPU_STATUS(n)		(0x520 + (n) * 4)
+#define GRF_OS_REG(n)			(0x5c8 + (n) * 4)
+#define DDRGRF_SOC_CON(n)		(0x000 + (n) * 4)
+#define DDRGRF_SOC_STATUS(n)		(0x100 + (n) * 4)
+#define SGRF_SOC_CON(n)			(0x000 + (n) * 4)
+#define SGRF_DMAC_CON(n)		(0x100 + (n) * 4)
+#define SGRF_HDCP_KEY_CON(n)		(0x280 + (n) * 4)
+
+#define DDR_PCTL2_PWRCTL		0x30
+/************************** regs func *****************************************/
+#define STIMER_S			BIT(23)
+#define SGRF_SLV_S_ALL_NS		0x0
+#define SGRF_MST_S_ALL_NS		0xffffffff
+#define DMA_IRQ_BOOT_NS			0xffffffff
+#define DMA_MANAGER_BOOT_NS		0x80008000
+#define DMA_PERI_CH_NS_15_0		0xffffffff
+#define DMA_PERI_CH_NS_19_16		0x000f000f
+#define DMA_SOFTRST_REQ			0x01000100
+#define DMA_SOFTRST_RLS			0x01000000
+
+#define SELFREF_EN			BIT(0)
+/************************** cpu ***********************************************/
+#define CPU_BOOT_ADDR_WMASK		0xffff0000
+#define CPU_BOOT_ADDR_ALIGN		16
+
+/************************** ddr secure region *********************************/
+#define PLAT_MAX_DDR_CAPACITY_MB	4096
+#define RG_MAP_SECURE(top, base)	((((top) - 1) << 16) | (base))
+
+/************************** gpio2_d2 ******************************************/
+#define SWPORTA_DR		0x00
+#define SWPORTA_DDR		0x04
+#define GPIO2_D2		BIT(26)
+#define GPIO2_D2_GPIO_MODE	0x30
+#define GRF_GPIO2D_IOMUX	0x34
+
+#endif /* SOC_H */
diff --git a/arm-trusted-firmware/plat/axera/ax650/include/ax650_cpu_sys_comm_glb.h b/arm-trusted-firmware/plat/axera/ax650/include/ax650_cpu_sys_comm_glb.h
new file mode 100644
index 0000000..77d0548
--- /dev/null
+++ b/arm-trusted-firmware/plat/axera/ax650/include/ax650_cpu_sys_comm_glb.h
@@ -0,0 +1,248 @@
+#ifndef __CPU_SYS_COMM_GLB_H__
+#define __CPU_SYS_COMM_GLB_H__
+
+#include <ax650_def.h>
+
+// REGISTER : RVBARADDR_LO_CORE0
+
+#define CPU_SYS_COMM_GLB_RVBARADDR_LO_CORE0_ADDR      (CPU_SYS_COMM_GLB_BASE_ADDR + 0x4)
+
+// REGISTER : RVBARADDR_HI_CORE0
+
+#define CPU_SYS_COMM_GLB_RVBARADDR_HI_CORE0_ADDR      (CPU_SYS_COMM_GLB_BASE_ADDR + 0x8)
+
+// REGISTER : CPU_SYS_SLEEP_EN_SET
+
+#define CPU_SYS_COMM_GLB_CPU_SYS_SLEEP_EN_SET_ADDR      (CPU_SYS_COMM_GLB_BASE_ADDR + 0x102C)
+#define BIT_CPU_SYS_CPU_SYS_SLEEP_EN_SET                BIT(8)
+
+// REGISTER : CPU_INT_DISABLE_SET
+
+#define CPU_SYS_COMM_GLB_CPU_INT_DISABLE_SET_ADDR      (CPU_SYS_COMM_GLB_BASE_ADDR + 0x100C)
+
+// REGISTER : CA55_CORES_PCHN_ACTIVE_TIMEOUT
+
+#define CPU_SYS_COMM_GLB_CA55_CORES_PCHN_ACTIVE_TIMEOUT_ADDR      (CPU_SYS_COMM_GLB_BASE_ADDR + 0x30)
+#define BIT_CPU_SYS_CORES_PCHN_ACTIVE_TIMEOUT_EN    BIT(16)
+
+// REGISTER : CA55_CORES_PCHN_REQ_TIMEOUT
+
+#define CPU_SYS_COMM_GLB_CA55_CORES_PCHN_REQ_TIMEOUT_ADDR      (CPU_SYS_COMM_GLB_BASE_ADDR + 0x34)
+#define BIT_CPU_SYS_CORES_PCHN_REQ_TIMEOUT_EN        BIT(16)
+
+// REGISTER : CA55_CORES_PCHN_DENY_TIMEOUT
+
+#define CPU_SYS_COMM_GLB_CA55_CORES_PCHN_DENY_TIMEOUT_ADDR      (CPU_SYS_COMM_GLB_BASE_ADDR + 0x38)
+#define BIT_CPU_SYS_CORES_PCHN_DENY_TIMEOUT_EN        BIT(16)
+
+// REGISTER : CA55_CORE0_P_CHN_CFG
+
+#define CPU_SYS_COMM_GLB_CA55_CORE0_P_CHN_CFG_ADDR      (CPU_SYS_COMM_GLB_BASE_ADDR + 0x3C)
+
+// REGISTER : CA55_CORE1_P_CHN_CFG
+
+#define CPU_SYS_COMM_GLB_CA55_CORE1_P_CHN_CFG_ADDR      (CPU_SYS_COMM_GLB_BASE_ADDR + 0x40)
+#define BIT_CPU_SYS_A55_CORE_P_CHN_WAKEUP               BIT(8)
+
+// REGISTER : CA55_CORE2_P_CHN_CFG
+
+#define CPU_SYS_COMM_GLB_CA55_CORE2_P_CHN_CFG_ADDR      (CPU_SYS_COMM_GLB_BASE_ADDR + 0x44)
+
+// REGISTER : CA55_CORE3_P_CHN_CFG
+
+#define CPU_SYS_COMM_GLB_CA55_CORE3_P_CHN_CFG_ADDR      (CPU_SYS_COMM_GLB_BASE_ADDR + 0x48)
+
+// REGISTER : CA55_CORE4_P_CHN_CFG
+
+#define CPU_SYS_COMM_GLB_CA55_CORE4_P_CHN_CFG_ADDR      (CPU_SYS_COMM_GLB_BASE_ADDR + 0x4C)
+
+// REGISTER : CA55_CORE5_P_CHN_CFG
+
+#define CPU_SYS_COMM_GLB_CA55_CORE5_P_CHN_CFG_ADDR      (CPU_SYS_COMM_GLB_BASE_ADDR + 0x50)
+
+// REGISTER : CA55_CORE6_P_CHN_CFG
+
+#define CPU_SYS_COMM_GLB_CA55_CORE6_P_CHN_CFG_ADDR      (CPU_SYS_COMM_GLB_BASE_ADDR + 0x54)
+
+// REGISTER : CA55_CORE7_P_CHN_CFG
+
+#define CPU_SYS_COMM_GLB_CA55_CORE7_P_CHN_CFG_ADDR      (CPU_SYS_COMM_GLB_BASE_ADDR + 0x58)
+
+// REGISTER : DSU_P_CHN_CFG
+
+#define CPU_SYS_COMM_GLB_DSU_P_CHN_CFG_ADDR      (CPU_SYS_COMM_GLB_BASE_ADDR + 0x5C)
+#define CPU_SYS_COMM_GLB_DSU_P_CHN_CFG_MASK_POS      16
+#define CPU_SYS_COMM_GLB_DSU_P_CHN_CFG_MASK_MASK     0x7FFF0000
+#define CPU_SYS_COMM_GLB_DSU_P_CHN_CFG_REG_WAKEUP_POS      8
+#define CPU_SYS_COMM_GLB_DSU_P_CHN_CFG_FRC_ON_POS      0
+
+// REGISTER : DSU_P_CHN_ACTIVE_TIMEOUT
+
+#define CPU_SYS_COMM_GLB_DSU_P_CHN_ACTIVE_TIMEOUT_ADDR      (CPU_SYS_COMM_GLB_BASE_ADDR + 0x60)
+#define BIT_DSU_P_CHN_ACTIVE_TIMEOUT_EN      BIT(16)
+
+// REGISTER : DSU_P_CHN_REQ_TIMEOUT
+
+#define CPU_SYS_COMM_GLB_DSU_P_CHN_REQ_TIMEOUT_ADDR      (CPU_SYS_COMM_GLB_BASE_ADDR + 0x64)
+#define BIT_DSU_P_CHN_REQ_TIMEOUT_EN      BIT(16)
+
+// REGISTER : DSU_P_CHN_DENY_TIMEOUT
+
+#define CPU_SYS_COMM_GLB_DSU_P_CHN_DENY_TIMEOUT_ADDR      (CPU_SYS_COMM_GLB_BASE_ADDR + 0x68)
+#define BIT_DSU_P_CHN_DENY_TIMEOUT_EN      BIT(16)
+
+
+// REGISTER : CA55_CORE0_P_CHN_CFG_SET
+
+#define CPU_SYS_COMM_GLB_CA55_CORE0_P_CHN_CFG_SET_ADDR      (CPU_SYS_COMM_GLB_BASE_ADDR + 0x103C)
+#define BIT_CPU_SYS_A55_CORE_P_CHN_WAKEUP_SET               BIT(8)
+
+// REGISTER : CA55_CORE1_P_CHN_CFG_SET
+
+#define CPU_SYS_COMM_GLB_CA55_CORE1_P_CHN_CFG_SET_ADDR      (CPU_SYS_COMM_GLB_BASE_ADDR + 0x1040)
+
+// REGISTER : CA55_CORE2_P_CHN_CFG_SET
+
+#define CPU_SYS_COMM_GLB_CA55_CORE2_P_CHN_CFG_SET_ADDR      (CPU_SYS_COMM_GLB_BASE_ADDR + 0x1044)
+
+// REGISTER : CA55_CORE3_P_CHN_CFG_SET
+
+#define CPU_SYS_COMM_GLB_CA55_CORE3_P_CHN_CFG_SET_ADDR      (CPU_SYS_COMM_GLB_BASE_ADDR + 0x1048)
+
+// REGISTER : CA55_CORE4_P_CHN_CFG_SET
+
+#define CPU_SYS_COMM_GLB_CA55_CORE4_P_CHN_CFG_SET_ADDR      (CPU_SYS_COMM_GLB_BASE_ADDR + 0x104C)
+
+// REGISTER : CA55_CORE5_P_CHN_CFG_SET
+
+#define CPU_SYS_COMM_GLB_CA55_CORE5_P_CHN_CFG_SET_ADDR      (CPU_SYS_COMM_GLB_BASE_ADDR + 0x1050)
+// REGISTER : CA55_CORE6_P_CHN_CFG_SET
+
+#define CPU_SYS_COMM_GLB_CA55_CORE6_P_CHN_CFG_SET_ADDR      (CPU_SYS_COMM_GLB_BASE_ADDR + 0x1054)
+
+// REGISTER : CA55_CORE7_P_CHN_CFG_SET
+
+#define CPU_SYS_COMM_GLB_CA55_CORE7_P_CHN_CFG_SET_ADDR      (CPU_SYS_COMM_GLB_BASE_ADDR + 0x1058)
+
+// REGISTER : DSU_P_CHN_ACTIVE_TIMEOUT_SET
+
+#define CPU_SYS_COMM_GLB_DSU_P_CHN_ACTIVE_TIMEOUT_SET_ADDR      (CPU_SYS_COMM_GLB_BASE_ADDR + 0x1060)
+#define BIT_DSU_P_CHN_ACTIVE_TIMEOUT_SET_UPDATE_SET    BIT(24)
+
+
+// REGISTER : DSU_P_CHN_REQ_TIMEOUT_SET
+
+#define CPU_SYS_COMM_GLB_DSU_P_CHN_REQ_TIMEOUT_SET_ADDR      (CPU_SYS_COMM_GLB_BASE_ADDR + 0x1064)
+#define BIT_DSU_P_CHN_REQ_TIMEOUT_SET_UPDATE_SET    BIT(24)
+
+
+// REGISTER : DSU_P_CHN_DENY_TIMEOUT_SET
+
+#define CPU_SYS_COMM_GLB_DSU_P_CHN_DENY_TIMEOUT_SET_ADDR      (CPU_SYS_COMM_GLB_BASE_ADDR + 0x1068)
+#define BIT_DSU_P_CHN_DENY_TIMEOUT_SET_UPDATE_SET    BIT(24)
+
+// REGISTER : CPU_SYS_SLEEP_EN_CLR
+
+#define CPU_SYS_COMM_GLB_CPU_SYS_SLEEP_EN_CLR_ADDR      (CPU_SYS_COMM_GLB_BASE_ADDR + 0x202C)
+
+// REGISTER : CA55_CORE0_P_CHN_CFG_CLR
+
+#define CPU_SYS_COMM_GLB_CA55_CORE0_P_CHN_CFG_CLR_ADDR      (CPU_SYS_COMM_GLB_BASE_ADDR + 0x203C)
+#define BIT_CPU_SYS_A55_CORE_P_CHN_WAKEUP_CLR               BIT(8)
+
+// REGISTER : CA55_CORE1_P_CHN_CFG_CLR
+
+#define CPU_SYS_COMM_GLB_CA55_CORE1_P_CHN_CFG_CLR_ADDR      (CPU_SYS_COMM_GLB_BASE_ADDR + 0x2040)
+
+// REGISTER : CA55_CORE2_P_CHN_CFG_CLR
+
+#define CPU_SYS_COMM_GLB_CA55_CORE2_P_CHN_CFG_CLR_ADDR      (CPU_SYS_COMM_GLB_BASE_ADDR + 0x2044)
+
+// REGISTER : CA55_CORE3_P_CHN_CFG_CLR
+
+#define CPU_SYS_COMM_GLB_CA55_CORE3_P_CHN_CFG_CLR_ADDR      (CPU_SYS_COMM_GLB_BASE_ADDR + 0x2048)
+
+// REGISTER : CA55_CORE4_P_CHN_CFG_CLR
+
+#define CPU_SYS_COMM_GLB_CA55_CORE4_P_CHN_CFG_CLR_ADDR      (CPU_SYS_COMM_GLB_BASE_ADDR + 0x204C)
+
+// REGISTER : CA55_CORE5_P_CHN_CFG_CLR
+
+#define CPU_SYS_COMM_GLB_CA55_CORE5_P_CHN_CFG_CLR_ADDR      (CPU_SYS_COMM_GLB_BASE_ADDR + 0x2050)
+
+// REGISTER : CA55_CORE6_P_CHN_CFG_CLR
+
+#define CPU_SYS_COMM_GLB_CA55_CORE6_P_CHN_CFG_CLR_ADDR      (CPU_SYS_COMM_GLB_BASE_ADDR + 0x2054)
+
+// REGISTER : CA55_CORE7_P_CHN_CFG_CLR
+
+#define CPU_SYS_COMM_GLB_CA55_CORE7_P_CHN_CFG_CLR_ADDR      (CPU_SYS_COMM_GLB_BASE_ADDR + 0x2058)
+
+// REGISTER : DSU_P_CHN_ACTIVE_TIMEOUT_CLR
+
+#define CPU_SYS_COMM_GLB_DSU_P_CHN_ACTIVE_TIMEOUT_CLR_ADDR      (CPU_SYS_COMM_GLB_BASE_ADDR + 0x2060)
+#define BIT_DSU_P_CHN_ACTIVE_TIMEOUT_CLR_UPDATE_CLR    BIT(24)
+
+// REGISTER : DSU_P_CHN_REQ_TIMEOUT_CLR
+
+#define CPU_SYS_COMM_GLB_DSU_P_CHN_REQ_TIMEOUT_CLR_ADDR      (CPU_SYS_COMM_GLB_BASE_ADDR + 0x2064)
+#define BIT_DSU_P_CHN_REQ_TIMEOUT_CLR_UPDATE_CLR    BIT(24)
+
+// REGISTER : DSU_P_CHN_DENY_TIMEOUT_CLR
+
+#define CPU_SYS_COMM_GLB_DSU_P_CHN_DENY_TIMEOUT_CLR_ADDR      (CPU_SYS_COMM_GLB_BASE_ADDR + 0x2068)
+#define BIT_DSU_P_CHN_DENY_TIMEOUT_CLR_UPDATE_CLR    BIT(24)
+
+// REGISTER : CPU_SYS_LIGHT_SLP_CFG_SET
+
+#define CPU_SYS_COMM_GLB_CPU_SYS_LIGHT_SLP_CFG_SET_ADDR      (CPU_SYS_COMM_GLB_BASE_ADDR + 0x109C)
+#define BIT_CPU_SYS_COMM_GLB_CPU_SYS_LIGHT_SLP_CFG_DATA_IDLE_EN_SET      BIT(8)
+#define BIT_CPU_SYS_COMM_GLB_CPU_SYS_LIGHT_SLP_CFG_SET_LIGHT_SLP_EN_SET_POS      0
+
+// REGISTER : EIC_EN_SET
+
+#define CPU_SYS_COMM_GLB_EIC_EN_SET_ADDR      (CPU_SYS_COMM_GLB_BASE_ADDR + 0x1098)
+#define BIT_EIC_EN_MAIL0_SET    BIT(9)
+#define BIT_EIC_EN_DEB_GPIO_SET    BIT(8)
+#define BIT_EIC_EN_RTC0_SET    BIT(7)
+#define BIT_EIC_EN_RTC1_SET    BIT(6)
+#define BIT_EIC_EN_RTC2_SET    BIT(5)
+#define BIT_EIC_EN_RTC3_SET    BIT(4)
+#define BIT_EIC_EN_WDT0_SET    BIT(3)
+#define BIT_EIC_EN_TMR32_SET    BIT(2)
+#define BIT_EIC_EN_TMR64_SET    BIT(1)
+#define BIT_EIC_EN_GPIO_SET    BIT(0)
+#define BITS_EIC_EN_ALL     0x3FF
+
+
+// REGISTER : CA55_CORES_PCHN_ACTIVE_TIMEOUT_SET
+
+#define CPU_SYS_COMM_GLB_CA55_CORES_PCHN_ACTIVE_TIMEOUT_SET_ADDR      (CPU_SYS_COMM_GLB_BASE_ADDR + 0x1030)
+#define BIT_CA55_CORES_PCHN_ACTIVE_TIMEOUT_UPDATE_SET        BIT(24)
+
+// REGISTER : CA55_CORES_PCHN_REQ_TIMEOUT_SET
+
+#define CPU_SYS_COMM_GLB_CA55_CORES_PCHN_REQ_TIMEOUT_SET_ADDR      (CPU_SYS_COMM_GLB_BASE_ADDR + 0x1034)
+#define BIT_CA55_CORES_PCHN_REQ_TIMEOUT_UPDATE_SET        BIT(24)
+
+// REGISTER : CA55_CORES_PCHN_DENY_TIMEOUT_SET
+
+#define CPU_SYS_COMM_GLB_CA55_CORES_PCHN_DENY_TIMEOUT_SET_ADDR      (CPU_SYS_COMM_GLB_BASE_ADDR + 0x1038)
+#define BIT_CA55_CORES_PCHN_DENY_TIMEOUT_SET_UPDATE_SET        BIT(24)
+
+// REGISTER : CA55_CORES_PCHN_ACTIVE_TIMEOUT_CLR
+
+#define CPU_SYS_COMM_GLB_CA55_CORES_PCHN_ACTIVE_TIMEOUT_CLR_ADDR      (CPU_SYS_COMM_GLB_BASE_ADDR + 0x2030)
+#define BIT_CA55_CORES_PCHN_ACTIVE_TIMEOUT_UPDATE_CLR        BIT(24)
+
+// REGISTER : CA55_CORES_PCHN_REQ_TIMEOUT_CLR
+
+#define CPU_SYS_COMM_GLB_CA55_CORES_PCHN_REQ_TIMEOUT_CLR_ADDR      (CPU_SYS_COMM_GLB_BASE_ADDR + 0x2034)
+#define BIT_CA55_CORES_PCHN_REQ_TIMEOUT_UPDATE_CLR        BIT(24)
+
+// REGISTER : CA55_CORES_PCHN_DENY_TIMEOUT_CLR
+
+#define CPU_SYS_COMM_GLB_CA55_CORES_PCHN_DENY_TIMEOUT_CLR_ADDR      (CPU_SYS_COMM_GLB_BASE_ADDR + 0x2038)
+#define BIT_CA55_CORES_PCHN_DENY_TIMEOUT_UPDATE_CLR        BIT(24)
+
+#endif
diff --git a/arm-trusted-firmware/plat/axera/ax650/include/ax650_cpu_sys_glb.h b/arm-trusted-firmware/plat/axera/ax650/include/ax650_cpu_sys_glb.h
new file mode 100644
index 0000000..410fcd7
--- /dev/null
+++ b/arm-trusted-firmware/plat/axera/ax650/include/ax650_cpu_sys_glb.h
@@ -0,0 +1,2669 @@
+#ifndef __CPU_SYS_GLB_H__
+#define __CPU_SYS_GLB_H__
+
+#include <ax650_def.h>
+
+// REGISTER : RVBARADDR_LO_CORE1
+
+#define CPU_SYS_GLB_RVBARADDR_LO_CORE1_ADDR      (CPU_SYS_GLB_BASE_ADDR + 0x20)
+
+// REGISTER : RVBARADDR_HI_CORE1
+
+#define CPU_SYS_GLB_RVBARADDR_HI_CORE1_ADDR      (CPU_SYS_GLB_BASE_ADDR + 0x24)
+
+// REGISTER : RVBARADDR_LO_CORE2
+
+#define CPU_SYS_GLB_RVBARADDR_LO_CORE2_ADDR      (CPU_SYS_GLB_BASE_ADDR + 0x28)
+
+// REGISTER : RVBARADDR_HI_CORE2
+
+#define CPU_SYS_GLB_RVBARADDR_HI_CORE2_ADDR      (CPU_SYS_GLB_BASE_ADDR + 0x2C)
+
+// REGISTER : RVBARADDR_LO_CORE3
+
+#define CPU_SYS_GLB_RVBARADDR_LO_CORE3_ADDR      (CPU_SYS_GLB_BASE_ADDR + 0x30)
+
+// REGISTER : RVBARADDR_HI_CORE3
+
+#define CPU_SYS_GLB_RVBARADDR_HI_CORE3_ADDR      (CPU_SYS_GLB_BASE_ADDR + 0x34)
+
+// REGISTER : RVBARADDR_LO_CORE4
+
+#define CPU_SYS_GLB_RVBARADDR_LO_CORE4_ADDR      (CPU_SYS_GLB_BASE_ADDR + 0x38)
+
+// REGISTER : RVBARADDR_HI_CORE4
+
+#define CPU_SYS_GLB_RVBARADDR_HI_CORE4_ADDR      (CPU_SYS_GLB_BASE_ADDR + 0x3C)
+
+// REGISTER : RVBARADDR_LO_CORE5
+
+#define CPU_SYS_GLB_RVBARADDR_LO_CORE5_ADDR      (CPU_SYS_GLB_BASE_ADDR + 0x40)
+
+// REGISTER : RVBARADDR_HI_CORE5
+
+#define CPU_SYS_GLB_RVBARADDR_HI_CORE5_ADDR      (CPU_SYS_GLB_BASE_ADDR + 0x44)
+
+// REGISTER : RVBARADDR_LO_CORE6
+
+#define CPU_SYS_GLB_RVBARADDR_LO_CORE6_ADDR      (CPU_SYS_GLB_BASE_ADDR + 0x48)
+
+// REGISTER : RVBARADDR_HI_CORE6
+
+#define CPU_SYS_GLB_RVBARADDR_HI_CORE6_ADDR      (CPU_SYS_GLB_BASE_ADDR + 0x4C)
+
+// REGISTER : RVBARADDR_LO_CORE7
+
+#define CPU_SYS_GLB_RVBARADDR_LO_CORE7_ADDR      (CPU_SYS_GLB_BASE_ADDR + 0x50)
+
+// REGISTER : RVBARADDR_HI_CORE7
+
+#define CPU_SYS_GLB_RVBARADDR_HI_CORE7_ADDR      (CPU_SYS_GLB_BASE_ADDR + 0x54)
+
+
+// REGISTER : CA55_CPU0_PC_LO
+
+#define CPU_SYS_GLB_CA55_CPU0_PC_LO_ADDR      (CPU_SYS_GLB_BASE_ADDR + 0x98)
+
+// REGISTER : CA55_CPU0_PC_HI
+
+#define CPU_SYS_GLB_CA55_CPU0_PC_HI_ADDR      (CPU_SYS_GLB_BASE_ADDR + 0x9C)
+
+// REGISTER : CA55_CPU1_PC_LO
+
+#define CPU_SYS_GLB_CA55_CPU1_PC_LO_ADDR      (CPU_SYS_GLB_BASE_ADDR + 0xA0)
+
+// REGISTER : CA55_CPU1_PC_HI
+
+#define CPU_SYS_GLB_CA55_CPU1_PC_HI_ADDR      (CPU_SYS_GLB_BASE_ADDR + 0xA4)
+
+// REGISTER : CA55_CPU2_PC_LO
+
+#define CPU_SYS_GLB_CA55_CPU2_PC_LO_ADDR      (CPU_SYS_GLB_BASE_ADDR + 0xA8)
+
+// REGISTER : CA55_CPU2_PC_HI
+
+#define CPU_SYS_GLB_CA55_CPU2_PC_HI_ADDR      (CPU_SYS_GLB_BASE_ADDR + 0xAC)
+
+// REGISTER : CA55_CPU3_PC_LO
+
+#define CPU_SYS_GLB_CA55_CPU3_PC_LO_ADDR      (CPU_SYS_GLB_BASE_ADDR + 0xB0)
+
+// REGISTER : CA55_CPU3_PC_HI
+
+#define CPU_SYS_GLB_CA55_CPU3_PC_HI_ADDR      (CPU_SYS_GLB_BASE_ADDR + 0xB4)
+
+// REGISTER : CA55_CPU4_PC_LO
+
+#define CPU_SYS_GLB_CA55_CPU4_PC_LO_ADDR      (CPU_SYS_GLB_BASE_ADDR + 0xB8)
+
+// REGISTER : CA55_CPU4_PC_HI
+
+#define CPU_SYS_GLB_CA55_CPU4_PC_HI_ADDR      (CPU_SYS_GLB_BASE_ADDR + 0xBC)
+
+// REGISTER : CA55_CPU5_PC_LO
+
+#define CPU_SYS_GLB_CA55_CPU5_PC_LO_ADDR      (CPU_SYS_GLB_BASE_ADDR + 0xC0)
+
+// REGISTER : CA55_CPU5_PC_HI
+
+#define CPU_SYS_GLB_CA55_CPU5_PC_HI_ADDR      (CPU_SYS_GLB_BASE_ADDR + 0xC)
+
+// REGISTER : CA55_CPU6_PC_LO
+
+#define CPU_SYS_GLB_CA55_CPU6_PC_LO_ADDR      (CPU_SYS_GLB_BASE_ADDR + 0xC8)
+
+// REGISTER : CA55_CPU6_PC_HI
+
+#define CPU_SYS_GLB_CA55_CPU6_PC_HI_ADDR      (CPU_SYS_GLB_BASE_ADDR + 0xCC)
+
+// REGISTER : CA55_CPU7_PC_LO
+
+#define CPU_SYS_GLB_CA55_CPU7_PC_LO_ADDR      (CPU_SYS_GLB_BASE_ADDR + 0xD0)
+
+// REGISTER : CA55_CPU7_PC_HI
+
+#define CPU_SYS_GLB_CA55_CPU7_PC_HI_ADDR      (CPU_SYS_GLB_BASE_ADDR + 0xD4)
+
+//========================below I may delete after==============================
+
+// REGISTER : CORE0_CFG
+
+#define CPU_SYS_GLB_CORE0_CFG_ADDR      CPU_SYS_GLB_BASE_ADDR + 0x0
+#define CPU_SYS_GLB_CORE0_CFG_RSTVAL    0x0
+#define CPU_SYS_GLB_CORE0_CFG_ALL1      0x101
+#define CPU_SYS_GLB_CORE0_CFG_ALL0      0x0
+#define CPU_SYS_GLB_CORE0_CFG_ALL5A     0x0
+#define CPU_SYS_GLB_CORE0_CFG_ALLA5     0x101
+
+// FIELD IN REGISTER : CORE0_CFG
+
+#define CPU_SYS_GLB_CORE0_CFG_CFGTE_POS      8
+#define CPU_SYS_GLB_CORE0_CFG_CFGTE_LEN      1
+#define CPU_SYS_GLB_CORE0_CFG_CFGTE_MASK     0x00000100
+#define CPU_SYS_GLB_CORE0_CFG_CFGTE_VAL(w)   (((w) & 0x00000100) >> 8)
+#define CPU_SYS_GLB_CORE0_CFG_CFGTE_SET(w)   w |= ( 0x1 << 8)
+#define CPU_SYS_GLB_CORE0_CFG_CFGTE_CLR(w)   w &= ~( 0x1 << 8)
+
+#define CPU_SYS_GLB_CORE0_CFG_CFGEND_POS      0
+#define CPU_SYS_GLB_CORE0_CFG_CFGEND_LEN      1
+#define CPU_SYS_GLB_CORE0_CFG_CFGEND_MASK     0x00000001
+#define CPU_SYS_GLB_CORE0_CFG_CFGEND_VAL(w)   (((w) & 0x00000001) >> 0)
+#define CPU_SYS_GLB_CORE0_CFG_CFGEND_SET(w)   w |= ( 0x1 << 0)
+#define CPU_SYS_GLB_CORE0_CFG_CFGEND_CLR(w)   w &= ~( 0x1 << 0)
+
+// REGISTER : CORE1_CFG
+
+#define CPU_SYS_GLB_CORE1_CFG_ADDR      CPU_SYS_GLB_BASE_ADDR + 0x4
+#define CPU_SYS_GLB_CORE1_CFG_RSTVAL    0x1000000
+#define CPU_SYS_GLB_CORE1_CFG_ALL1      0x1010101
+#define CPU_SYS_GLB_CORE1_CFG_ALL0      0x0
+#define CPU_SYS_GLB_CORE1_CFG_ALL5A     0x0
+#define CPU_SYS_GLB_CORE1_CFG_ALLA5     0x1010101
+
+// FIELD IN REGISTER : CORE1_CFG
+
+#define CPU_SYS_GLB_CORE1_CFG_AA64NAA32_POS      24
+#define CPU_SYS_GLB_CORE1_CFG_AA64NAA32_LEN      1
+#define CPU_SYS_GLB_CORE1_CFG_AA64NAA32_MASK     0x01000000
+#define CPU_SYS_GLB_CORE1_CFG_AA64NAA32_VAL(w)   (((w) & 0x01000000) >> 24)
+#define CPU_SYS_GLB_CORE1_CFG_AA64NAA32_SET(w)   w |= ( 0x1 << 24)
+#define CPU_SYS_GLB_CORE1_CFG_AA64NAA32_CLR(w)   w &= ~( 0x1 << 24)
+
+#define CPU_SYS_GLB_CORE1_CFG_VINITHI_POS      16
+#define CPU_SYS_GLB_CORE1_CFG_VINITHI_LEN      1
+#define CPU_SYS_GLB_CORE1_CFG_VINITHI_MASK     0x00010000
+#define CPU_SYS_GLB_CORE1_CFG_VINITHI_VAL(w)   (((w) & 0x00010000) >> 16)
+#define CPU_SYS_GLB_CORE1_CFG_VINITHI_SET(w)   w |= ( 0x1 << 16)
+#define CPU_SYS_GLB_CORE1_CFG_VINITHI_CLR(w)   w &= ~( 0x1 << 16)
+
+#define CPU_SYS_GLB_CORE1_CFG_CFGTE_POS      8
+#define CPU_SYS_GLB_CORE1_CFG_CFGTE_LEN      1
+#define CPU_SYS_GLB_CORE1_CFG_CFGTE_MASK     0x00000100
+#define CPU_SYS_GLB_CORE1_CFG_CFGTE_VAL(w)   (((w) & 0x00000100) >> 8)
+#define CPU_SYS_GLB_CORE1_CFG_CFGTE_SET(w)   w |= ( 0x1 << 8)
+#define CPU_SYS_GLB_CORE1_CFG_CFGTE_CLR(w)   w &= ~( 0x1 << 8)
+
+#define CPU_SYS_GLB_CORE1_CFG_CFGEND_POS      0
+#define CPU_SYS_GLB_CORE1_CFG_CFGEND_LEN      1
+#define CPU_SYS_GLB_CORE1_CFG_CFGEND_MASK     0x00000001
+#define CPU_SYS_GLB_CORE1_CFG_CFGEND_VAL(w)   (((w) & 0x00000001) >> 0)
+#define CPU_SYS_GLB_CORE1_CFG_CFGEND_SET(w)   w |= ( 0x1 << 0)
+#define CPU_SYS_GLB_CORE1_CFG_CFGEND_CLR(w)   w &= ~( 0x1 << 0)
+
+// REGISTER : CORE2_CFG
+
+#define CPU_SYS_GLB_CORE2_CFG_ADDR      CPU_SYS_GLB_BASE_ADDR + 0x8
+#define CPU_SYS_GLB_CORE2_CFG_RSTVAL    0x1000000
+#define CPU_SYS_GLB_CORE2_CFG_ALL1      0x1010101
+#define CPU_SYS_GLB_CORE2_CFG_ALL0      0x0
+#define CPU_SYS_GLB_CORE2_CFG_ALL5A     0x0
+#define CPU_SYS_GLB_CORE2_CFG_ALLA5     0x1010101
+
+// FIELD IN REGISTER : CORE2_CFG
+
+#define CPU_SYS_GLB_CORE2_CFG_AA64NAA32_POS      24
+#define CPU_SYS_GLB_CORE2_CFG_AA64NAA32_LEN      1
+#define CPU_SYS_GLB_CORE2_CFG_AA64NAA32_MASK     0x01000000
+#define CPU_SYS_GLB_CORE2_CFG_AA64NAA32_VAL(w)   (((w) & 0x01000000) >> 24)
+#define CPU_SYS_GLB_CORE2_CFG_AA64NAA32_SET(w)   w |= ( 0x1 << 24)
+#define CPU_SYS_GLB_CORE2_CFG_AA64NAA32_CLR(w)   w &= ~( 0x1 << 24)
+
+#define CPU_SYS_GLB_CORE2_CFG_VINITHI_POS      16
+#define CPU_SYS_GLB_CORE2_CFG_VINITHI_LEN      1
+#define CPU_SYS_GLB_CORE2_CFG_VINITHI_MASK     0x00010000
+#define CPU_SYS_GLB_CORE2_CFG_VINITHI_VAL(w)   (((w) & 0x00010000) >> 16)
+#define CPU_SYS_GLB_CORE2_CFG_VINITHI_SET(w)   w |= ( 0x1 << 16)
+#define CPU_SYS_GLB_CORE2_CFG_VINITHI_CLR(w)   w &= ~( 0x1 << 16)
+
+#define CPU_SYS_GLB_CORE2_CFG_CFGTE_POS      8
+#define CPU_SYS_GLB_CORE2_CFG_CFGTE_LEN      1
+#define CPU_SYS_GLB_CORE2_CFG_CFGTE_MASK     0x00000100
+#define CPU_SYS_GLB_CORE2_CFG_CFGTE_VAL(w)   (((w) & 0x00000100) >> 8)
+#define CPU_SYS_GLB_CORE2_CFG_CFGTE_SET(w)   w |= ( 0x1 << 8)
+#define CPU_SYS_GLB_CORE2_CFG_CFGTE_CLR(w)   w &= ~( 0x1 << 8)
+
+#define CPU_SYS_GLB_CORE2_CFG_CFGEND_POS      0
+#define CPU_SYS_GLB_CORE2_CFG_CFGEND_LEN      1
+#define CPU_SYS_GLB_CORE2_CFG_CFGEND_MASK     0x00000001
+#define CPU_SYS_GLB_CORE2_CFG_CFGEND_VAL(w)   (((w) & 0x00000001) >> 0)
+#define CPU_SYS_GLB_CORE2_CFG_CFGEND_SET(w)   w |= ( 0x1 << 0)
+#define CPU_SYS_GLB_CORE2_CFG_CFGEND_CLR(w)   w &= ~( 0x1 << 0)
+
+// REGISTER : CORE3_CFG
+
+#define CPU_SYS_GLB_CORE3_CFG_ADDR      CPU_SYS_GLB_BASE_ADDR + 0xC
+#define CPU_SYS_GLB_CORE3_CFG_RSTVAL    0x1000000
+#define CPU_SYS_GLB_CORE3_CFG_ALL1      0x1010101
+#define CPU_SYS_GLB_CORE3_CFG_ALL0      0x0
+#define CPU_SYS_GLB_CORE3_CFG_ALL5A     0x0
+#define CPU_SYS_GLB_CORE3_CFG_ALLA5     0x1010101
+
+// FIELD IN REGISTER : CORE3_CFG
+
+#define CPU_SYS_GLB_CORE3_CFG_AA64NAA32_POS      24
+#define CPU_SYS_GLB_CORE3_CFG_AA64NAA32_LEN      1
+#define CPU_SYS_GLB_CORE3_CFG_AA64NAA32_MASK     0x01000000
+#define CPU_SYS_GLB_CORE3_CFG_AA64NAA32_VAL(w)   (((w) & 0x01000000) >> 24)
+#define CPU_SYS_GLB_CORE3_CFG_AA64NAA32_SET(w)   w |= ( 0x1 << 24)
+#define CPU_SYS_GLB_CORE3_CFG_AA64NAA32_CLR(w)   w &= ~( 0x1 << 24)
+
+#define CPU_SYS_GLB_CORE3_CFG_VINITHI_POS      16
+#define CPU_SYS_GLB_CORE3_CFG_VINITHI_LEN      1
+#define CPU_SYS_GLB_CORE3_CFG_VINITHI_MASK     0x00010000
+#define CPU_SYS_GLB_CORE3_CFG_VINITHI_VAL(w)   (((w) & 0x00010000) >> 16)
+#define CPU_SYS_GLB_CORE3_CFG_VINITHI_SET(w)   w |= ( 0x1 << 16)
+#define CPU_SYS_GLB_CORE3_CFG_VINITHI_CLR(w)   w &= ~( 0x1 << 16)
+
+#define CPU_SYS_GLB_CORE3_CFG_CFGTE_POS      8
+#define CPU_SYS_GLB_CORE3_CFG_CFGTE_LEN      1
+#define CPU_SYS_GLB_CORE3_CFG_CFGTE_MASK     0x00000100
+#define CPU_SYS_GLB_CORE3_CFG_CFGTE_VAL(w)   (((w) & 0x00000100) >> 8)
+#define CPU_SYS_GLB_CORE3_CFG_CFGTE_SET(w)   w |= ( 0x1 << 8)
+#define CPU_SYS_GLB_CORE3_CFG_CFGTE_CLR(w)   w &= ~( 0x1 << 8)
+
+#define CPU_SYS_GLB_CORE3_CFG_CFGEND_POS      0
+#define CPU_SYS_GLB_CORE3_CFG_CFGEND_LEN      1
+#define CPU_SYS_GLB_CORE3_CFG_CFGEND_MASK     0x00000001
+#define CPU_SYS_GLB_CORE3_CFG_CFGEND_VAL(w)   (((w) & 0x00000001) >> 0)
+#define CPU_SYS_GLB_CORE3_CFG_CFGEND_SET(w)   w |= ( 0x1 << 0)
+#define CPU_SYS_GLB_CORE3_CFG_CFGEND_CLR(w)   w &= ~( 0x1 << 0)
+
+// REGISTER : CORE4_CFG
+
+#define CPU_SYS_GLB_CORE4_CFG_ADDR      CPU_SYS_GLB_BASE_ADDR + 0x10
+#define CPU_SYS_GLB_CORE4_CFG_RSTVAL    0x1000000
+#define CPU_SYS_GLB_CORE4_CFG_ALL1      0x1010101
+#define CPU_SYS_GLB_CORE4_CFG_ALL0      0x0
+#define CPU_SYS_GLB_CORE4_CFG_ALL5A     0x0
+#define CPU_SYS_GLB_CORE4_CFG_ALLA5     0x1010101
+
+// FIELD IN REGISTER : CORE4_CFG
+
+#define CPU_SYS_GLB_CORE4_CFG_AA64NAA32_POS      24
+#define CPU_SYS_GLB_CORE4_CFG_AA64NAA32_LEN      1
+#define CPU_SYS_GLB_CORE4_CFG_AA64NAA32_MASK     0x01000000
+#define CPU_SYS_GLB_CORE4_CFG_AA64NAA32_VAL(w)   (((w) & 0x01000000) >> 24)
+#define CPU_SYS_GLB_CORE4_CFG_AA64NAA32_SET(w)   w |= ( 0x1 << 24)
+#define CPU_SYS_GLB_CORE4_CFG_AA64NAA32_CLR(w)   w &= ~( 0x1 << 24)
+
+#define CPU_SYS_GLB_CORE4_CFG_VINITHI_POS      16
+#define CPU_SYS_GLB_CORE4_CFG_VINITHI_LEN      1
+#define CPU_SYS_GLB_CORE4_CFG_VINITHI_MASK     0x00010000
+#define CPU_SYS_GLB_CORE4_CFG_VINITHI_VAL(w)   (((w) & 0x00010000) >> 16)
+#define CPU_SYS_GLB_CORE4_CFG_VINITHI_SET(w)   w |= ( 0x1 << 16)
+#define CPU_SYS_GLB_CORE4_CFG_VINITHI_CLR(w)   w &= ~( 0x1 << 16)
+
+#define CPU_SYS_GLB_CORE4_CFG_CFGTE_POS      8
+#define CPU_SYS_GLB_CORE4_CFG_CFGTE_LEN      1
+#define CPU_SYS_GLB_CORE4_CFG_CFGTE_MASK     0x00000100
+#define CPU_SYS_GLB_CORE4_CFG_CFGTE_VAL(w)   (((w) & 0x00000100) >> 8)
+#define CPU_SYS_GLB_CORE4_CFG_CFGTE_SET(w)   w |= ( 0x1 << 8)
+#define CPU_SYS_GLB_CORE4_CFG_CFGTE_CLR(w)   w &= ~( 0x1 << 8)
+
+#define CPU_SYS_GLB_CORE4_CFG_CFGEND_POS      0
+#define CPU_SYS_GLB_CORE4_CFG_CFGEND_LEN      1
+#define CPU_SYS_GLB_CORE4_CFG_CFGEND_MASK     0x00000001
+#define CPU_SYS_GLB_CORE4_CFG_CFGEND_VAL(w)   (((w) & 0x00000001) >> 0)
+#define CPU_SYS_GLB_CORE4_CFG_CFGEND_SET(w)   w |= ( 0x1 << 0)
+#define CPU_SYS_GLB_CORE4_CFG_CFGEND_CLR(w)   w &= ~( 0x1 << 0)
+
+// REGISTER : CORE5_CFG
+
+#define CPU_SYS_GLB_CORE5_CFG_ADDR      CPU_SYS_GLB_BASE_ADDR + 0x14
+#define CPU_SYS_GLB_CORE5_CFG_RSTVAL    0x1000000
+#define CPU_SYS_GLB_CORE5_CFG_ALL1      0x1010101
+#define CPU_SYS_GLB_CORE5_CFG_ALL0      0x0
+#define CPU_SYS_GLB_CORE5_CFG_ALL5A     0x0
+#define CPU_SYS_GLB_CORE5_CFG_ALLA5     0x1010101
+
+// FIELD IN REGISTER : CORE5_CFG
+
+#define CPU_SYS_GLB_CORE5_CFG_AA64NAA32_POS      24
+#define CPU_SYS_GLB_CORE5_CFG_AA64NAA32_LEN      1
+#define CPU_SYS_GLB_CORE5_CFG_AA64NAA32_MASK     0x01000000
+#define CPU_SYS_GLB_CORE5_CFG_AA64NAA32_VAL(w)   (((w) & 0x01000000) >> 24)
+#define CPU_SYS_GLB_CORE5_CFG_AA64NAA32_SET(w)   w |= ( 0x1 << 24)
+#define CPU_SYS_GLB_CORE5_CFG_AA64NAA32_CLR(w)   w &= ~( 0x1 << 24)
+
+#define CPU_SYS_GLB_CORE5_CFG_VINITHI_POS      16
+#define CPU_SYS_GLB_CORE5_CFG_VINITHI_LEN      1
+#define CPU_SYS_GLB_CORE5_CFG_VINITHI_MASK     0x00010000
+#define CPU_SYS_GLB_CORE5_CFG_VINITHI_VAL(w)   (((w) & 0x00010000) >> 16)
+#define CPU_SYS_GLB_CORE5_CFG_VINITHI_SET(w)   w |= ( 0x1 << 16)
+#define CPU_SYS_GLB_CORE5_CFG_VINITHI_CLR(w)   w &= ~( 0x1 << 16)
+
+#define CPU_SYS_GLB_CORE5_CFG_CFGTE_POS      8
+#define CPU_SYS_GLB_CORE5_CFG_CFGTE_LEN      1
+#define CPU_SYS_GLB_CORE5_CFG_CFGTE_MASK     0x00000100
+#define CPU_SYS_GLB_CORE5_CFG_CFGTE_VAL(w)   (((w) & 0x00000100) >> 8)
+#define CPU_SYS_GLB_CORE5_CFG_CFGTE_SET(w)   w |= ( 0x1 << 8)
+#define CPU_SYS_GLB_CORE5_CFG_CFGTE_CLR(w)   w &= ~( 0x1 << 8)
+
+#define CPU_SYS_GLB_CORE5_CFG_CFGEND_POS      0
+#define CPU_SYS_GLB_CORE5_CFG_CFGEND_LEN      1
+#define CPU_SYS_GLB_CORE5_CFG_CFGEND_MASK     0x00000001
+#define CPU_SYS_GLB_CORE5_CFG_CFGEND_VAL(w)   (((w) & 0x00000001) >> 0)
+#define CPU_SYS_GLB_CORE5_CFG_CFGEND_SET(w)   w |= ( 0x1 << 0)
+#define CPU_SYS_GLB_CORE5_CFG_CFGEND_CLR(w)   w &= ~( 0x1 << 0)
+
+// REGISTER : CORE6_CFG
+
+#define CPU_SYS_GLB_CORE6_CFG_ADDR      CPU_SYS_GLB_BASE_ADDR + 0x18
+#define CPU_SYS_GLB_CORE6_CFG_RSTVAL    0x1000000
+#define CPU_SYS_GLB_CORE6_CFG_ALL1      0x1010101
+#define CPU_SYS_GLB_CORE6_CFG_ALL0      0x0
+#define CPU_SYS_GLB_CORE6_CFG_ALL5A     0x0
+#define CPU_SYS_GLB_CORE6_CFG_ALLA5     0x1010101
+
+// FIELD IN REGISTER : CORE6_CFG
+
+#define CPU_SYS_GLB_CORE6_CFG_AA64NAA32_POS      24
+#define CPU_SYS_GLB_CORE6_CFG_AA64NAA32_LEN      1
+#define CPU_SYS_GLB_CORE6_CFG_AA64NAA32_MASK     0x01000000
+#define CPU_SYS_GLB_CORE6_CFG_AA64NAA32_VAL(w)   (((w) & 0x01000000) >> 24)
+#define CPU_SYS_GLB_CORE6_CFG_AA64NAA32_SET(w)   w |= ( 0x1 << 24)
+#define CPU_SYS_GLB_CORE6_CFG_AA64NAA32_CLR(w)   w &= ~( 0x1 << 24)
+
+#define CPU_SYS_GLB_CORE6_CFG_VINITHI_POS      16
+#define CPU_SYS_GLB_CORE6_CFG_VINITHI_LEN      1
+#define CPU_SYS_GLB_CORE6_CFG_VINITHI_MASK     0x00010000
+#define CPU_SYS_GLB_CORE6_CFG_VINITHI_VAL(w)   (((w) & 0x00010000) >> 16)
+#define CPU_SYS_GLB_CORE6_CFG_VINITHI_SET(w)   w |= ( 0x1 << 16)
+#define CPU_SYS_GLB_CORE6_CFG_VINITHI_CLR(w)   w &= ~( 0x1 << 16)
+
+#define CPU_SYS_GLB_CORE6_CFG_CFGTE_POS      8
+#define CPU_SYS_GLB_CORE6_CFG_CFGTE_LEN      1
+#define CPU_SYS_GLB_CORE6_CFG_CFGTE_MASK     0x00000100
+#define CPU_SYS_GLB_CORE6_CFG_CFGTE_VAL(w)   (((w) & 0x00000100) >> 8)
+#define CPU_SYS_GLB_CORE6_CFG_CFGTE_SET(w)   w |= ( 0x1 << 8)
+#define CPU_SYS_GLB_CORE6_CFG_CFGTE_CLR(w)   w &= ~( 0x1 << 8)
+
+#define CPU_SYS_GLB_CORE6_CFG_CFGEND_POS      0
+#define CPU_SYS_GLB_CORE6_CFG_CFGEND_LEN      1
+#define CPU_SYS_GLB_CORE6_CFG_CFGEND_MASK     0x00000001
+#define CPU_SYS_GLB_CORE6_CFG_CFGEND_VAL(w)   (((w) & 0x00000001) >> 0)
+#define CPU_SYS_GLB_CORE6_CFG_CFGEND_SET(w)   w |= ( 0x1 << 0)
+#define CPU_SYS_GLB_CORE6_CFG_CFGEND_CLR(w)   w &= ~( 0x1 << 0)
+
+// REGISTER : CORE7_CFG
+
+#define CPU_SYS_GLB_CORE7_CFG_ADDR      CPU_SYS_GLB_BASE_ADDR + 0x1C
+#define CPU_SYS_GLB_CORE7_CFG_RSTVAL    0x1000000
+#define CPU_SYS_GLB_CORE7_CFG_ALL1      0x1010101
+#define CPU_SYS_GLB_CORE7_CFG_ALL0      0x0
+#define CPU_SYS_GLB_CORE7_CFG_ALL5A     0x0
+#define CPU_SYS_GLB_CORE7_CFG_ALLA5     0x1010101
+
+// FIELD IN REGISTER : CORE7_CFG
+
+#define CPU_SYS_GLB_CORE7_CFG_AA64NAA32_POS      24
+#define CPU_SYS_GLB_CORE7_CFG_AA64NAA32_LEN      1
+#define CPU_SYS_GLB_CORE7_CFG_AA64NAA32_MASK     0x01000000
+#define CPU_SYS_GLB_CORE7_CFG_AA64NAA32_VAL(w)   (((w) & 0x01000000) >> 24)
+#define CPU_SYS_GLB_CORE7_CFG_AA64NAA32_SET(w)   w |= ( 0x1 << 24)
+#define CPU_SYS_GLB_CORE7_CFG_AA64NAA32_CLR(w)   w &= ~( 0x1 << 24)
+
+#define CPU_SYS_GLB_CORE7_CFG_VINITHI_POS      16
+#define CPU_SYS_GLB_CORE7_CFG_VINITHI_LEN      1
+#define CPU_SYS_GLB_CORE7_CFG_VINITHI_MASK     0x00010000
+#define CPU_SYS_GLB_CORE7_CFG_VINITHI_VAL(w)   (((w) & 0x00010000) >> 16)
+#define CPU_SYS_GLB_CORE7_CFG_VINITHI_SET(w)   w |= ( 0x1 << 16)
+#define CPU_SYS_GLB_CORE7_CFG_VINITHI_CLR(w)   w &= ~( 0x1 << 16)
+
+#define CPU_SYS_GLB_CORE7_CFG_CFGTE_POS      8
+#define CPU_SYS_GLB_CORE7_CFG_CFGTE_LEN      1
+#define CPU_SYS_GLB_CORE7_CFG_CFGTE_MASK     0x00000100
+#define CPU_SYS_GLB_CORE7_CFG_CFGTE_VAL(w)   (((w) & 0x00000100) >> 8)
+#define CPU_SYS_GLB_CORE7_CFG_CFGTE_SET(w)   w |= ( 0x1 << 8)
+#define CPU_SYS_GLB_CORE7_CFG_CFGTE_CLR(w)   w &= ~( 0x1 << 8)
+
+#define CPU_SYS_GLB_CORE7_CFG_CFGEND_POS      0
+#define CPU_SYS_GLB_CORE7_CFG_CFGEND_LEN      1
+#define CPU_SYS_GLB_CORE7_CFG_CFGEND_MASK     0x00000001
+#define CPU_SYS_GLB_CORE7_CFG_CFGEND_VAL(w)   (((w) & 0x00000001) >> 0)
+#define CPU_SYS_GLB_CORE7_CFG_CFGEND_SET(w)   w |= ( 0x1 << 0)
+#define CPU_SYS_GLB_CORE7_CFG_CFGEND_CLR(w)   w &= ~( 0x1 << 0)
+
+// REGISTER : AVS_CFG
+
+#define CPU_SYS_GLB_AVS_CFG_ADDR      CPU_SYS_GLB_BASE_ADDR + 0x58
+#define CPU_SYS_GLB_AVS_CFG_RSTVAL    0x2
+#define CPU_SYS_GLB_AVS_CFG_ALL1      0xFFFF0003
+#define CPU_SYS_GLB_AVS_CFG_ALL0      0x0
+#define CPU_SYS_GLB_AVS_CFG_ALL5A     0x5A5A0002
+#define CPU_SYS_GLB_AVS_CFG_ALLA5     0xA5A50001
+
+// FIELD IN REGISTER : AVS_CFG
+
+#define CPU_SYS_GLB_AVS_CFG_AVS_REF_POS      16
+#define CPU_SYS_GLB_AVS_CFG_AVS_REF_LEN      16
+#define CPU_SYS_GLB_AVS_CFG_AVS_REF_MASK     0xFFFF0000
+#define CPU_SYS_GLB_AVS_CFG_AVS_REF_VAL(w)   (((w) & 0xFFFF0000) >> 16)
+#define CPU_SYS_GLB_AVS_CFG_AVS_REF_SET(w)   w |= ( 0xFFFF << 16)
+#define CPU_SYS_GLB_AVS_CFG_AVS_REF_CLR(w)   w &= ~( 0xFFFF << 16)
+
+#define CPU_SYS_GLB_AVS_CFG_AVS_CLEAN_POS      1
+#define CPU_SYS_GLB_AVS_CFG_AVS_CLEAN_LEN      1
+#define CPU_SYS_GLB_AVS_CFG_AVS_CLEAN_MASK     0x00000002
+#define CPU_SYS_GLB_AVS_CFG_AVS_CLEAN_VAL(w)   (((w) & 0x00000002) >> 1)
+#define CPU_SYS_GLB_AVS_CFG_AVS_CLEAN_SET(w)   w |= ( 0x1 << 1)
+#define CPU_SYS_GLB_AVS_CFG_AVS_CLEAN_CLR(w)   w &= ~( 0x1 << 1)
+
+#define CPU_SYS_GLB_AVS_CFG_AVS_ENABLE_POS      0
+#define CPU_SYS_GLB_AVS_CFG_AVS_ENABLE_LEN      1
+#define CPU_SYS_GLB_AVS_CFG_AVS_ENABLE_MASK     0x00000001
+#define CPU_SYS_GLB_AVS_CFG_AVS_ENABLE_VAL(w)   (((w) & 0x00000001) >> 0)
+#define CPU_SYS_GLB_AVS_CFG_AVS_ENABLE_SET(w)   w |= ( 0x1 << 0)
+#define CPU_SYS_GLB_AVS_CFG_AVS_ENABLE_CLR(w)   w &= ~( 0x1 << 0)
+
+// REGISTER : AVS_RES
+
+#define CPU_SYS_GLB_AVS_RES_ADDR      CPU_SYS_GLB_BASE_ADDR + 0x5C
+#define CPU_SYS_GLB_AVS_RES_RSTVAL    0x0
+#define CPU_SYS_GLB_AVS_RES_ALL1      0xFFFFFFFF
+#define CPU_SYS_GLB_AVS_RES_ALL0      0x0
+#define CPU_SYS_GLB_AVS_RES_ALL5A     0x5A5A5A5A
+#define CPU_SYS_GLB_AVS_RES_ALLA5     0xA5A5A5A5
+
+// FIELD IN REGISTER : AVS_RES
+
+#define CPU_SYS_GLB_AVS_RES_AVS_SEN_OUT_POS      16
+#define CPU_SYS_GLB_AVS_RES_AVS_SEN_OUT_LEN      16
+#define CPU_SYS_GLB_AVS_RES_AVS_SEN_OUT_MASK     0xFFFF0000
+#define CPU_SYS_GLB_AVS_RES_AVS_SEN_OUT_VAL(w)   (((w) & 0xFFFF0000) >> 16)
+#define CPU_SYS_GLB_AVS_RES_AVS_SEN_OUT_SET(w)   w |= ( 0xFFFF << 16)
+#define CPU_SYS_GLB_AVS_RES_AVS_SEN_OUT_CLR(w)   w &= ~( 0xFFFF << 16)
+
+#define CPU_SYS_GLB_AVS_RES_AVS_CAP_OUT_POS      0
+#define CPU_SYS_GLB_AVS_RES_AVS_CAP_OUT_LEN      16
+#define CPU_SYS_GLB_AVS_RES_AVS_CAP_OUT_MASK     0x0000FFFF
+#define CPU_SYS_GLB_AVS_RES_AVS_CAP_OUT_VAL(w)   (((w) & 0x0000FFFF) >> 0)
+#define CPU_SYS_GLB_AVS_RES_AVS_CAP_OUT_SET(w)   w |= ( 0xFFFF << 0)
+#define CPU_SYS_GLB_AVS_RES_AVS_CAP_OUT_CLR(w)   w &= ~( 0xFFFF << 0)
+
+// REGISTER : ROSC_TYP1_CFG
+
+#define CPU_SYS_GLB_ROSC_TYP1_CFG_ADDR      CPU_SYS_GLB_BASE_ADDR + 0x60
+#define CPU_SYS_GLB_ROSC_TYP1_CFG_RSTVAL    0x0
+#define CPU_SYS_GLB_ROSC_TYP1_CFG_ALL1      0x3FF0003
+#define CPU_SYS_GLB_ROSC_TYP1_CFG_ALL0      0x0
+#define CPU_SYS_GLB_ROSC_TYP1_CFG_ALL5A     0x25A0002
+#define CPU_SYS_GLB_ROSC_TYP1_CFG_ALLA5     0x1A50001
+
+// FIELD IN REGISTER : ROSC_TYP1_CFG
+
+#define CPU_SYS_GLB_ROSC_TYP1_CFG_ROSC_REF_POS      16
+#define CPU_SYS_GLB_ROSC_TYP1_CFG_ROSC_REF_LEN      10
+#define CPU_SYS_GLB_ROSC_TYP1_CFG_ROSC_REF_MASK     0x03FF0000
+#define CPU_SYS_GLB_ROSC_TYP1_CFG_ROSC_REF_VAL(w)   (((w) & 0x03FF0000) >> 16)
+#define CPU_SYS_GLB_ROSC_TYP1_CFG_ROSC_REF_SET(w)   w |= ( 0x3FF << 16)
+#define CPU_SYS_GLB_ROSC_TYP1_CFG_ROSC_REF_CLR(w)   w &= ~( 0x3FF << 16)
+
+#define CPU_SYS_GLB_ROSC_TYP1_CFG_ROSC_CHECK_EB_POS      1
+#define CPU_SYS_GLB_ROSC_TYP1_CFG_ROSC_CHECK_EB_LEN      1
+#define CPU_SYS_GLB_ROSC_TYP1_CFG_ROSC_CHECK_EB_MASK     0x00000002
+#define CPU_SYS_GLB_ROSC_TYP1_CFG_ROSC_CHECK_EB_VAL(w)   (((w) & 0x00000002) >> 1)
+#define CPU_SYS_GLB_ROSC_TYP1_CFG_ROSC_CHECK_EB_SET(w)   w |= ( 0x1 << 1)
+#define CPU_SYS_GLB_ROSC_TYP1_CFG_ROSC_CHECK_EB_CLR(w)   w &= ~( 0x1 << 1)
+
+#define CPU_SYS_GLB_ROSC_TYP1_CFG_ROSC_EN_POS      0
+#define CPU_SYS_GLB_ROSC_TYP1_CFG_ROSC_EN_LEN      1
+#define CPU_SYS_GLB_ROSC_TYP1_CFG_ROSC_EN_MASK     0x00000001
+#define CPU_SYS_GLB_ROSC_TYP1_CFG_ROSC_EN_VAL(w)   (((w) & 0x00000001) >> 0)
+#define CPU_SYS_GLB_ROSC_TYP1_CFG_ROSC_EN_SET(w)   w |= ( 0x1 << 0)
+#define CPU_SYS_GLB_ROSC_TYP1_CFG_ROSC_EN_CLR(w)   w &= ~( 0x1 << 0)
+
+// REGISTER : ROSC_TYP1_RES
+
+#define CPU_SYS_GLB_ROSC_TYP1_RES_ADDR      CPU_SYS_GLB_BASE_ADDR + 0x64
+#define CPU_SYS_GLB_ROSC_TYP1_RES_RSTVAL    0x0
+#define CPU_SYS_GLB_ROSC_TYP1_RES_ALL1      0x3FF0003
+#define CPU_SYS_GLB_ROSC_TYP1_RES_ALL0      0x0
+#define CPU_SYS_GLB_ROSC_TYP1_RES_ALL5A     0x25A0002
+#define CPU_SYS_GLB_ROSC_TYP1_RES_ALLA5     0x1A50001
+
+// FIELD IN REGISTER : ROSC_TYP1_RES
+
+#define CPU_SYS_GLB_ROSC_TYP1_RES_STA_CNT_ROSC_POS      16
+#define CPU_SYS_GLB_ROSC_TYP1_RES_STA_CNT_ROSC_LEN      10
+#define CPU_SYS_GLB_ROSC_TYP1_RES_STA_CNT_ROSC_MASK     0x03FF0000
+#define CPU_SYS_GLB_ROSC_TYP1_RES_STA_CNT_ROSC_VAL(w)   (((w) & 0x03FF0000) >> 16)
+#define CPU_SYS_GLB_ROSC_TYP1_RES_STA_CNT_ROSC_SET(w)   w |= ( 0x3FF << 16)
+#define CPU_SYS_GLB_ROSC_TYP1_RES_STA_CNT_ROSC_CLR(w)   w &= ~( 0x3FF << 16)
+
+#define CPU_SYS_GLB_ROSC_TYP1_RES_ROSC_HIGH_POS      1
+#define CPU_SYS_GLB_ROSC_TYP1_RES_ROSC_HIGH_LEN      1
+#define CPU_SYS_GLB_ROSC_TYP1_RES_ROSC_HIGH_MASK     0x00000002
+#define CPU_SYS_GLB_ROSC_TYP1_RES_ROSC_HIGH_VAL(w)   (((w) & 0x00000002) >> 1)
+#define CPU_SYS_GLB_ROSC_TYP1_RES_ROSC_HIGH_SET(w)   w |= ( 0x1 << 1)
+#define CPU_SYS_GLB_ROSC_TYP1_RES_ROSC_HIGH_CLR(w)   w &= ~( 0x1 << 1)
+
+#define CPU_SYS_GLB_ROSC_TYP1_RES_ROSC_LOW_POS      0
+#define CPU_SYS_GLB_ROSC_TYP1_RES_ROSC_LOW_LEN      1
+#define CPU_SYS_GLB_ROSC_TYP1_RES_ROSC_LOW_MASK     0x00000001
+#define CPU_SYS_GLB_ROSC_TYP1_RES_ROSC_LOW_VAL(w)   (((w) & 0x00000001) >> 0)
+#define CPU_SYS_GLB_ROSC_TYP1_RES_ROSC_LOW_SET(w)   w |= ( 0x1 << 0)
+#define CPU_SYS_GLB_ROSC_TYP1_RES_ROSC_LOW_CLR(w)   w &= ~( 0x1 << 0)
+
+// REGISTER : ROSC_TYP2_CFG
+
+#define CPU_SYS_GLB_ROSC_TYP2_CFG_ADDR      CPU_SYS_GLB_BASE_ADDR + 0x68
+#define CPU_SYS_GLB_ROSC_TYP2_CFG_RSTVAL    0x0
+#define CPU_SYS_GLB_ROSC_TYP2_CFG_ALL1      0x3FF0003
+#define CPU_SYS_GLB_ROSC_TYP2_CFG_ALL0      0x0
+#define CPU_SYS_GLB_ROSC_TYP2_CFG_ALL5A     0x25A0002
+#define CPU_SYS_GLB_ROSC_TYP2_CFG_ALLA5     0x1A50001
+
+// FIELD IN REGISTER : ROSC_TYP2_CFG
+
+#define CPU_SYS_GLB_ROSC_TYP2_CFG_ROSC_REF_POS      16
+#define CPU_SYS_GLB_ROSC_TYP2_CFG_ROSC_REF_LEN      10
+#define CPU_SYS_GLB_ROSC_TYP2_CFG_ROSC_REF_MASK     0x03FF0000
+#define CPU_SYS_GLB_ROSC_TYP2_CFG_ROSC_REF_VAL(w)   (((w) & 0x03FF0000) >> 16)
+#define CPU_SYS_GLB_ROSC_TYP2_CFG_ROSC_REF_SET(w)   w |= ( 0x3FF << 16)
+#define CPU_SYS_GLB_ROSC_TYP2_CFG_ROSC_REF_CLR(w)   w &= ~( 0x3FF << 16)
+
+#define CPU_SYS_GLB_ROSC_TYP2_CFG_ROSC_CHECK_EB_POS      1
+#define CPU_SYS_GLB_ROSC_TYP2_CFG_ROSC_CHECK_EB_LEN      1
+#define CPU_SYS_GLB_ROSC_TYP2_CFG_ROSC_CHECK_EB_MASK     0x00000002
+#define CPU_SYS_GLB_ROSC_TYP2_CFG_ROSC_CHECK_EB_VAL(w)   (((w) & 0x00000002) >> 1)
+#define CPU_SYS_GLB_ROSC_TYP2_CFG_ROSC_CHECK_EB_SET(w)   w |= ( 0x1 << 1)
+#define CPU_SYS_GLB_ROSC_TYP2_CFG_ROSC_CHECK_EB_CLR(w)   w &= ~( 0x1 << 1)
+
+#define CPU_SYS_GLB_ROSC_TYP2_CFG_ROSC_EN_POS      0
+#define CPU_SYS_GLB_ROSC_TYP2_CFG_ROSC_EN_LEN      1
+#define CPU_SYS_GLB_ROSC_TYP2_CFG_ROSC_EN_MASK     0x00000001
+#define CPU_SYS_GLB_ROSC_TYP2_CFG_ROSC_EN_VAL(w)   (((w) & 0x00000001) >> 0)
+#define CPU_SYS_GLB_ROSC_TYP2_CFG_ROSC_EN_SET(w)   w |= ( 0x1 << 0)
+#define CPU_SYS_GLB_ROSC_TYP2_CFG_ROSC_EN_CLR(w)   w &= ~( 0x1 << 0)
+
+// REGISTER : ROSC_TYP2_RES
+
+#define CPU_SYS_GLB_ROSC_TYP2_RES_ADDR      CPU_SYS_GLB_BASE_ADDR + 0x6C
+#define CPU_SYS_GLB_ROSC_TYP2_RES_RSTVAL    0x0
+#define CPU_SYS_GLB_ROSC_TYP2_RES_ALL1      0x3FF0003
+#define CPU_SYS_GLB_ROSC_TYP2_RES_ALL0      0x0
+#define CPU_SYS_GLB_ROSC_TYP2_RES_ALL5A     0x25A0002
+#define CPU_SYS_GLB_ROSC_TYP2_RES_ALLA5     0x1A50001
+
+// FIELD IN REGISTER : ROSC_TYP2_RES
+
+#define CPU_SYS_GLB_ROSC_TYP2_RES_STA_CNT_ROSC_POS      16
+#define CPU_SYS_GLB_ROSC_TYP2_RES_STA_CNT_ROSC_LEN      10
+#define CPU_SYS_GLB_ROSC_TYP2_RES_STA_CNT_ROSC_MASK     0x03FF0000
+#define CPU_SYS_GLB_ROSC_TYP2_RES_STA_CNT_ROSC_VAL(w)   (((w) & 0x03FF0000) >> 16)
+#define CPU_SYS_GLB_ROSC_TYP2_RES_STA_CNT_ROSC_SET(w)   w |= ( 0x3FF << 16)
+#define CPU_SYS_GLB_ROSC_TYP2_RES_STA_CNT_ROSC_CLR(w)   w &= ~( 0x3FF << 16)
+
+#define CPU_SYS_GLB_ROSC_TYP2_RES_ROSC_HIGH_POS      1
+#define CPU_SYS_GLB_ROSC_TYP2_RES_ROSC_HIGH_LEN      1
+#define CPU_SYS_GLB_ROSC_TYP2_RES_ROSC_HIGH_MASK     0x00000002
+#define CPU_SYS_GLB_ROSC_TYP2_RES_ROSC_HIGH_VAL(w)   (((w) & 0x00000002) >> 1)
+#define CPU_SYS_GLB_ROSC_TYP2_RES_ROSC_HIGH_SET(w)   w |= ( 0x1 << 1)
+#define CPU_SYS_GLB_ROSC_TYP2_RES_ROSC_HIGH_CLR(w)   w &= ~( 0x1 << 1)
+
+#define CPU_SYS_GLB_ROSC_TYP2_RES_ROSC_LOW_POS      0
+#define CPU_SYS_GLB_ROSC_TYP2_RES_ROSC_LOW_LEN      1
+#define CPU_SYS_GLB_ROSC_TYP2_RES_ROSC_LOW_MASK     0x00000001
+#define CPU_SYS_GLB_ROSC_TYP2_RES_ROSC_LOW_VAL(w)   (((w) & 0x00000001) >> 0)
+#define CPU_SYS_GLB_ROSC_TYP2_RES_ROSC_LOW_SET(w)   w |= ( 0x1 << 0)
+#define CPU_SYS_GLB_ROSC_TYP2_RES_ROSC_LOW_CLR(w)   w &= ~( 0x1 << 0)
+
+// REGISTER : CA55_RESP_ERR_INT
+
+#define CPU_SYS_GLB_CA55_RESP_ERR_INT_ADDR      CPU_SYS_GLB_BASE_ADDR + 0x70
+#define CPU_SYS_GLB_CA55_RESP_ERR_INT_RSTVAL    0x300
+#define CPU_SYS_GLB_CA55_RESP_ERR_INT_ALL1      0x3030303
+#define CPU_SYS_GLB_CA55_RESP_ERR_INT_ALL0      0x0
+#define CPU_SYS_GLB_CA55_RESP_ERR_INT_ALL5A     0x2020202
+#define CPU_SYS_GLB_CA55_RESP_ERR_INT_ALLA5     0x1010101
+
+// FIELD IN REGISTER : CA55_RESP_ERR_INT
+
+#define CPU_SYS_GLB_CA55_RESP_ERR_INT_RESP2INT_BYPASS_POS      24
+#define CPU_SYS_GLB_CA55_RESP_ERR_INT_RESP2INT_BYPASS_LEN      2
+#define CPU_SYS_GLB_CA55_RESP_ERR_INT_RESP2INT_BYPASS_MASK     0x03000000
+#define CPU_SYS_GLB_CA55_RESP_ERR_INT_RESP2INT_BYPASS_VAL(w)   (((w) & 0x03000000) >> 24)
+#define CPU_SYS_GLB_CA55_RESP_ERR_INT_RESP2INT_BYPASS_SET(w)   w |= ( 0x3 << 24)
+#define CPU_SYS_GLB_CA55_RESP_ERR_INT_RESP2INT_BYPASS_CLR(w)   w &= ~( 0x3 << 24)
+
+#define CPU_SYS_GLB_CA55_RESP_ERR_INT_MASKED_STS_POS      16
+#define CPU_SYS_GLB_CA55_RESP_ERR_INT_MASKED_STS_LEN      2
+#define CPU_SYS_GLB_CA55_RESP_ERR_INT_MASKED_STS_MASK     0x00030000
+#define CPU_SYS_GLB_CA55_RESP_ERR_INT_MASKED_STS_VAL(w)   (((w) & 0x00030000) >> 16)
+#define CPU_SYS_GLB_CA55_RESP_ERR_INT_MASKED_STS_SET(w)   w |= ( 0x3 << 16)
+#define CPU_SYS_GLB_CA55_RESP_ERR_INT_MASKED_STS_CLR(w)   w &= ~( 0x3 << 16)
+
+#define CPU_SYS_GLB_CA55_RESP_ERR_INT_MASK_POS      8
+#define CPU_SYS_GLB_CA55_RESP_ERR_INT_MASK_LEN      2
+#define CPU_SYS_GLB_CA55_RESP_ERR_INT_MASK_MASK     0x00000300
+#define CPU_SYS_GLB_CA55_RESP_ERR_INT_MASK_VAL(w)   (((w) & 0x00000300) >> 8)
+#define CPU_SYS_GLB_CA55_RESP_ERR_INT_MASK_SET(w)   w |= ( 0x3 << 8)
+#define CPU_SYS_GLB_CA55_RESP_ERR_INT_MASK_CLR(w)   w &= ~( 0x3 << 8)
+
+#define CPU_SYS_GLB_CA55_RESP_ERR_INT_CLEAR_POS      0
+#define CPU_SYS_GLB_CA55_RESP_ERR_INT_CLEAR_LEN      2
+#define CPU_SYS_GLB_CA55_RESP_ERR_INT_CLEAR_MASK     0x00000003
+#define CPU_SYS_GLB_CA55_RESP_ERR_INT_CLEAR_VAL(w)   (((w) & 0x00000003) >> 0)
+#define CPU_SYS_GLB_CA55_RESP_ERR_INT_CLEAR_SET(w)   w |= ( 0x3 << 0)
+#define CPU_SYS_GLB_CA55_RESP_ERR_INT_CLEAR_CLR(w)   w &= ~( 0x3 << 0)
+
+// REGISTER : CA55_QOS
+
+#define CPU_SYS_GLB_CA55_QOS_ADDR      CPU_SYS_GLB_BASE_ADDR + 0x74
+#define CPU_SYS_GLB_CA55_QOS_RSTVAL    0x300
+#define CPU_SYS_GLB_CA55_QOS_ALL1      0x7FF
+#define CPU_SYS_GLB_CA55_QOS_ALL0      0x0
+#define CPU_SYS_GLB_CA55_QOS_ALL5A     0x25A
+#define CPU_SYS_GLB_CA55_QOS_ALLA5     0x5A5
+
+// FIELD IN REGISTER : CA55_QOS
+
+#define CPU_SYS_GLB_CA55_QOS_UPDATE_POS      10
+#define CPU_SYS_GLB_CA55_QOS_UPDATE_LEN      1
+#define CPU_SYS_GLB_CA55_QOS_UPDATE_MASK     0x00000400
+#define CPU_SYS_GLB_CA55_QOS_UPDATE_VAL(w)   (((w) & 0x00000400) >> 10)
+#define CPU_SYS_GLB_CA55_QOS_UPDATE_SET(w)   w |= ( 0x1 << 10)
+#define CPU_SYS_GLB_CA55_QOS_UPDATE_CLR(w)   w &= ~( 0x1 << 10)
+
+#define CPU_SYS_GLB_CA55_QOS_AW_FRC_POS      9
+#define CPU_SYS_GLB_CA55_QOS_AW_FRC_LEN      1
+#define CPU_SYS_GLB_CA55_QOS_AW_FRC_MASK     0x00000200
+#define CPU_SYS_GLB_CA55_QOS_AW_FRC_VAL(w)   (((w) & 0x00000200) >> 9)
+#define CPU_SYS_GLB_CA55_QOS_AW_FRC_SET(w)   w |= ( 0x1 << 9)
+#define CPU_SYS_GLB_CA55_QOS_AW_FRC_CLR(w)   w &= ~( 0x1 << 9)
+
+#define CPU_SYS_GLB_CA55_QOS_AR_FRC_POS      8
+#define CPU_SYS_GLB_CA55_QOS_AR_FRC_LEN      1
+#define CPU_SYS_GLB_CA55_QOS_AR_FRC_MASK     0x00000100
+#define CPU_SYS_GLB_CA55_QOS_AR_FRC_VAL(w)   (((w) & 0x00000100) >> 8)
+#define CPU_SYS_GLB_CA55_QOS_AR_FRC_SET(w)   w |= ( 0x1 << 8)
+#define CPU_SYS_GLB_CA55_QOS_AR_FRC_CLR(w)   w &= ~( 0x1 << 8)
+
+#define CPU_SYS_GLB_CA55_QOS_AW_POS      4
+#define CPU_SYS_GLB_CA55_QOS_AW_LEN      4
+#define CPU_SYS_GLB_CA55_QOS_AW_MASK     0x000000F0
+#define CPU_SYS_GLB_CA55_QOS_AW_VAL(w)   (((w) & 0x000000F0) >> 4)
+#define CPU_SYS_GLB_CA55_QOS_AW_SET(w)   w |= ( 0xF << 4)
+#define CPU_SYS_GLB_CA55_QOS_AW_CLR(w)   w &= ~( 0xF << 4)
+
+#define CPU_SYS_GLB_CA55_QOS_AR_POS      0
+#define CPU_SYS_GLB_CA55_QOS_AR_LEN      4
+#define CPU_SYS_GLB_CA55_QOS_AR_MASK     0x0000000F
+#define CPU_SYS_GLB_CA55_QOS_AR_VAL(w)   (((w) & 0x0000000F) >> 0)
+#define CPU_SYS_GLB_CA55_QOS_AR_SET(w)   w |= ( 0xF << 0)
+#define CPU_SYS_GLB_CA55_QOS_AR_CLR(w)   w &= ~( 0xF << 0)
+
+// REGISTER : AXI_ASYNC_BRIDGE
+
+#define CPU_SYS_GLB_AXI_ASYNC_BRIDGE_ADDR      CPU_SYS_GLB_BASE_ADDR + 0x7C
+#define CPU_SYS_GLB_AXI_ASYNC_BRIDGE_RSTVAL    0x1
+#define CPU_SYS_GLB_AXI_ASYNC_BRIDGE_ALL1      0x301
+#define CPU_SYS_GLB_AXI_ASYNC_BRIDGE_ALL0      0x0
+#define CPU_SYS_GLB_AXI_ASYNC_BRIDGE_ALL5A     0x200
+#define CPU_SYS_GLB_AXI_ASYNC_BRIDGE_ALLA5     0x101
+
+// FIELD IN REGISTER : AXI_ASYNC_BRIDGE
+
+#define CPU_SYS_GLB_AXI_ASYNC_BRIDGE_R_CLK_EN_POS      9
+#define CPU_SYS_GLB_AXI_ASYNC_BRIDGE_R_CLK_EN_LEN      1
+#define CPU_SYS_GLB_AXI_ASYNC_BRIDGE_R_CLK_EN_MASK     0x00000200
+#define CPU_SYS_GLB_AXI_ASYNC_BRIDGE_R_CLK_EN_VAL(w)   (((w) & 0x00000200) >> 9)
+#define CPU_SYS_GLB_AXI_ASYNC_BRIDGE_R_CLK_EN_SET(w)   w |= ( 0x1 << 9)
+#define CPU_SYS_GLB_AXI_ASYNC_BRIDGE_R_CLK_EN_CLR(w)   w &= ~( 0x1 << 9)
+
+#define CPU_SYS_GLB_AXI_ASYNC_BRIDGE_W_CLK_EN_POS      8
+#define CPU_SYS_GLB_AXI_ASYNC_BRIDGE_W_CLK_EN_LEN      1
+#define CPU_SYS_GLB_AXI_ASYNC_BRIDGE_W_CLK_EN_MASK     0x00000100
+#define CPU_SYS_GLB_AXI_ASYNC_BRIDGE_W_CLK_EN_VAL(w)   (((w) & 0x00000100) >> 8)
+#define CPU_SYS_GLB_AXI_ASYNC_BRIDGE_W_CLK_EN_SET(w)   w |= ( 0x1 << 8)
+#define CPU_SYS_GLB_AXI_ASYNC_BRIDGE_W_CLK_EN_CLR(w)   w &= ~( 0x1 << 8)
+
+#define CPU_SYS_GLB_AXI_ASYNC_BRIDGE_FRC_CLK_EN_POS      0
+#define CPU_SYS_GLB_AXI_ASYNC_BRIDGE_FRC_CLK_EN_LEN      1
+#define CPU_SYS_GLB_AXI_ASYNC_BRIDGE_FRC_CLK_EN_MASK     0x00000001
+#define CPU_SYS_GLB_AXI_ASYNC_BRIDGE_FRC_CLK_EN_VAL(w)   (((w) & 0x00000001) >> 0)
+#define CPU_SYS_GLB_AXI_ASYNC_BRIDGE_FRC_CLK_EN_SET(w)   w |= ( 0x1 << 0)
+#define CPU_SYS_GLB_AXI_ASYNC_BRIDGE_FRC_CLK_EN_CLR(w)   w &= ~( 0x1 << 0)
+
+// REGISTER : CA55_RRESP_ERR_TIME_LO
+
+#define CPU_SYS_GLB_CA55_RRESP_ERR_TIME_LO_ADDR      CPU_SYS_GLB_BASE_ADDR + 0x80
+#define CPU_SYS_GLB_CA55_RRESP_ERR_TIME_LO_RSTVAL    0x0
+#define CPU_SYS_GLB_CA55_RRESP_ERR_TIME_LO_ALL1      0xFFFFFFFF
+#define CPU_SYS_GLB_CA55_RRESP_ERR_TIME_LO_ALL0      0x0
+#define CPU_SYS_GLB_CA55_RRESP_ERR_TIME_LO_ALL5A     0x5A5A5A5A
+#define CPU_SYS_GLB_CA55_RRESP_ERR_TIME_LO_ALLA5     0xA5A5A5A5
+
+// FIELD IN REGISTER : CA55_RRESP_ERR_TIME_LO
+
+#define CPU_SYS_GLB_CA55_RRESP_ERR_TIME_LO_VALUE_POS      0
+#define CPU_SYS_GLB_CA55_RRESP_ERR_TIME_LO_VALUE_LEN      32
+#define CPU_SYS_GLB_CA55_RRESP_ERR_TIME_LO_VALUE_MASK     0xFFFFFFFF
+#define CPU_SYS_GLB_CA55_RRESP_ERR_TIME_LO_VALUE_VAL(w)   (((w) & 0xFFFFFFFF) >> 0)
+#define CPU_SYS_GLB_CA55_RRESP_ERR_TIME_LO_VALUE_SET(w)   w |= ( 0xFFFFFFFF << 0)
+#define CPU_SYS_GLB_CA55_RRESP_ERR_TIME_LO_VALUE_CLR(w)   w &= ~( 0xFFFFFFFF << 0)
+
+// REGISTER : CA55_RRESP_ERR_TIME_HI
+
+#define CPU_SYS_GLB_CA55_RRESP_ERR_TIME_HI_ADDR      CPU_SYS_GLB_BASE_ADDR + 0x84
+#define CPU_SYS_GLB_CA55_RRESP_ERR_TIME_HI_RSTVAL    0x0
+#define CPU_SYS_GLB_CA55_RRESP_ERR_TIME_HI_ALL1      0xFFFFFFFF
+#define CPU_SYS_GLB_CA55_RRESP_ERR_TIME_HI_ALL0      0x0
+#define CPU_SYS_GLB_CA55_RRESP_ERR_TIME_HI_ALL5A     0x5A5A5A5A
+#define CPU_SYS_GLB_CA55_RRESP_ERR_TIME_HI_ALLA5     0xA5A5A5A5
+
+// FIELD IN REGISTER : CA55_RRESP_ERR_TIME_HI
+
+#define CPU_SYS_GLB_CA55_RRESP_ERR_TIME_HI_VALUE_POS      0
+#define CPU_SYS_GLB_CA55_RRESP_ERR_TIME_HI_VALUE_LEN      32
+#define CPU_SYS_GLB_CA55_RRESP_ERR_TIME_HI_VALUE_MASK     0xFFFFFFFF
+#define CPU_SYS_GLB_CA55_RRESP_ERR_TIME_HI_VALUE_VAL(w)   (((w) & 0xFFFFFFFF) >> 0)
+#define CPU_SYS_GLB_CA55_RRESP_ERR_TIME_HI_VALUE_SET(w)   w |= ( 0xFFFFFFFF << 0)
+#define CPU_SYS_GLB_CA55_RRESP_ERR_TIME_HI_VALUE_CLR(w)   w &= ~( 0xFFFFFFFF << 0)
+
+// REGISTER : CA55_RRESP_ERR_ID
+
+#define CPU_SYS_GLB_CA55_RRESP_ERR_ID_ADDR      CPU_SYS_GLB_BASE_ADDR + 0x88
+#define CPU_SYS_GLB_CA55_RRESP_ERR_ID_RSTVAL    0x0
+#define CPU_SYS_GLB_CA55_RRESP_ERR_ID_ALL1      0x1FF
+#define CPU_SYS_GLB_CA55_RRESP_ERR_ID_ALL0      0x0
+#define CPU_SYS_GLB_CA55_RRESP_ERR_ID_ALL5A     0x5A
+#define CPU_SYS_GLB_CA55_RRESP_ERR_ID_ALLA5     0x1A5
+
+// FIELD IN REGISTER : CA55_RRESP_ERR_ID
+
+#define CPU_SYS_GLB_CA55_RRESP_ERR_ID_VALUE_POS      0
+#define CPU_SYS_GLB_CA55_RRESP_ERR_ID_VALUE_LEN      9
+#define CPU_SYS_GLB_CA55_RRESP_ERR_ID_VALUE_MASK     0x000001FF
+#define CPU_SYS_GLB_CA55_RRESP_ERR_ID_VALUE_VAL(w)   (((w) & 0x000001FF) >> 0)
+#define CPU_SYS_GLB_CA55_RRESP_ERR_ID_VALUE_SET(w)   w |= ( 0x1FF << 0)
+#define CPU_SYS_GLB_CA55_RRESP_ERR_ID_VALUE_CLR(w)   w &= ~( 0x1FF << 0)
+
+// REGISTER : CA55_BRESP_ERR_TIME_LO
+
+#define CPU_SYS_GLB_CA55_BRESP_ERR_TIME_LO_ADDR      CPU_SYS_GLB_BASE_ADDR + 0x8C
+#define CPU_SYS_GLB_CA55_BRESP_ERR_TIME_LO_RSTVAL    0x0
+#define CPU_SYS_GLB_CA55_BRESP_ERR_TIME_LO_ALL1      0xFFFFFFFF
+#define CPU_SYS_GLB_CA55_BRESP_ERR_TIME_LO_ALL0      0x0
+#define CPU_SYS_GLB_CA55_BRESP_ERR_TIME_LO_ALL5A     0x5A5A5A5A
+#define CPU_SYS_GLB_CA55_BRESP_ERR_TIME_LO_ALLA5     0xA5A5A5A5
+
+// FIELD IN REGISTER : CA55_BRESP_ERR_TIME_LO
+
+#define CPU_SYS_GLB_CA55_BRESP_ERR_TIME_LO_VALUE_POS      0
+#define CPU_SYS_GLB_CA55_BRESP_ERR_TIME_LO_VALUE_LEN      32
+#define CPU_SYS_GLB_CA55_BRESP_ERR_TIME_LO_VALUE_MASK     0xFFFFFFFF
+#define CPU_SYS_GLB_CA55_BRESP_ERR_TIME_LO_VALUE_VAL(w)   (((w) & 0xFFFFFFFF) >> 0)
+#define CPU_SYS_GLB_CA55_BRESP_ERR_TIME_LO_VALUE_SET(w)   w |= ( 0xFFFFFFFF << 0)
+#define CPU_SYS_GLB_CA55_BRESP_ERR_TIME_LO_VALUE_CLR(w)   w &= ~( 0xFFFFFFFF << 0)
+
+// REGISTER : CA55_BRESP_ERR_TIME_HI
+
+#define CPU_SYS_GLB_CA55_BRESP_ERR_TIME_HI_ADDR      CPU_SYS_GLB_BASE_ADDR + 0x90
+#define CPU_SYS_GLB_CA55_BRESP_ERR_TIME_HI_RSTVAL    0x0
+#define CPU_SYS_GLB_CA55_BRESP_ERR_TIME_HI_ALL1      0xFFFFFFFF
+#define CPU_SYS_GLB_CA55_BRESP_ERR_TIME_HI_ALL0      0x0
+#define CPU_SYS_GLB_CA55_BRESP_ERR_TIME_HI_ALL5A     0x5A5A5A5A
+#define CPU_SYS_GLB_CA55_BRESP_ERR_TIME_HI_ALLA5     0xA5A5A5A5
+
+// FIELD IN REGISTER : CA55_BRESP_ERR_TIME_HI
+
+#define CPU_SYS_GLB_CA55_BRESP_ERR_TIME_HI_VALUE_POS      0
+#define CPU_SYS_GLB_CA55_BRESP_ERR_TIME_HI_VALUE_LEN      32
+#define CPU_SYS_GLB_CA55_BRESP_ERR_TIME_HI_VALUE_MASK     0xFFFFFFFF
+#define CPU_SYS_GLB_CA55_BRESP_ERR_TIME_HI_VALUE_VAL(w)   (((w) & 0xFFFFFFFF) >> 0)
+#define CPU_SYS_GLB_CA55_BRESP_ERR_TIME_HI_VALUE_SET(w)   w |= ( 0xFFFFFFFF << 0)
+#define CPU_SYS_GLB_CA55_BRESP_ERR_TIME_HI_VALUE_CLR(w)   w &= ~( 0xFFFFFFFF << 0)
+
+// REGISTER : CA55_BRESP_ERR_ID
+
+#define CPU_SYS_GLB_CA55_BRESP_ERR_ID_ADDR      CPU_SYS_GLB_BASE_ADDR + 0x94
+#define CPU_SYS_GLB_CA55_BRESP_ERR_ID_RSTVAL    0x0
+#define CPU_SYS_GLB_CA55_BRESP_ERR_ID_ALL1      0x1FF
+#define CPU_SYS_GLB_CA55_BRESP_ERR_ID_ALL0      0x0
+#define CPU_SYS_GLB_CA55_BRESP_ERR_ID_ALL5A     0x5A
+#define CPU_SYS_GLB_CA55_BRESP_ERR_ID_ALLA5     0x1A5
+
+// FIELD IN REGISTER : CA55_BRESP_ERR_ID
+
+#define CPU_SYS_GLB_CA55_BRESP_ERR_ID_VALUE_POS      0
+#define CPU_SYS_GLB_CA55_BRESP_ERR_ID_VALUE_LEN      9
+#define CPU_SYS_GLB_CA55_BRESP_ERR_ID_VALUE_MASK     0x000001FF
+#define CPU_SYS_GLB_CA55_BRESP_ERR_ID_VALUE_VAL(w)   (((w) & 0x000001FF) >> 0)
+#define CPU_SYS_GLB_CA55_BRESP_ERR_ID_VALUE_SET(w)   w |= ( 0x1FF << 0)
+#define CPU_SYS_GLB_CA55_BRESP_ERR_ID_VALUE_CLR(w)   w &= ~( 0x1FF << 0)
+
+// REGISTER : ATCLK_QCHN_CFG
+
+#define CPU_SYS_GLB_ATCLK_QCHN_CFG_ADDR      CPU_SYS_GLB_BASE_ADDR + 0xD8
+#define CPU_SYS_GLB_ATCLK_QCHN_CFG_RSTVAL    0x0
+#define CPU_SYS_GLB_ATCLK_QCHN_CFG_ALL1      0x7010101
+#define CPU_SYS_GLB_ATCLK_QCHN_CFG_ALL0      0x0
+#define CPU_SYS_GLB_ATCLK_QCHN_CFG_ALL5A     0x2000000
+#define CPU_SYS_GLB_ATCLK_QCHN_CFG_ALLA5     0x5010101
+
+// FIELD IN REGISTER : ATCLK_QCHN_CFG
+
+#define CPU_SYS_GLB_ATCLK_QCHN_CFG_LPC_STATE_POS      24
+#define CPU_SYS_GLB_ATCLK_QCHN_CFG_LPC_STATE_LEN      3
+#define CPU_SYS_GLB_ATCLK_QCHN_CFG_LPC_STATE_MASK     0x07000000
+#define CPU_SYS_GLB_ATCLK_QCHN_CFG_LPC_STATE_VAL(w)   (((w) & 0x07000000) >> 24)
+#define CPU_SYS_GLB_ATCLK_QCHN_CFG_LPC_STATE_SET(w)   w |= ( 0x7 << 24)
+#define CPU_SYS_GLB_ATCLK_QCHN_CFG_LPC_STATE_CLR(w)   w &= ~( 0x7 << 24)
+
+#define CPU_SYS_GLB_ATCLK_QCHN_CFG_IDLE_EN_POS      16
+#define CPU_SYS_GLB_ATCLK_QCHN_CFG_IDLE_EN_LEN      1
+#define CPU_SYS_GLB_ATCLK_QCHN_CFG_IDLE_EN_MASK     0x00010000
+#define CPU_SYS_GLB_ATCLK_QCHN_CFG_IDLE_EN_VAL(w)   (((w) & 0x00010000) >> 16)
+#define CPU_SYS_GLB_ATCLK_QCHN_CFG_IDLE_EN_SET(w)   w |= ( 0x1 << 16)
+#define CPU_SYS_GLB_ATCLK_QCHN_CFG_IDLE_EN_CLR(w)   w &= ~( 0x1 << 16)
+
+#define CPU_SYS_GLB_ATCLK_QCHN_CFG_FRC_WORK_POS      8
+#define CPU_SYS_GLB_ATCLK_QCHN_CFG_FRC_WORK_LEN      1
+#define CPU_SYS_GLB_ATCLK_QCHN_CFG_FRC_WORK_MASK     0x00000100
+#define CPU_SYS_GLB_ATCLK_QCHN_CFG_FRC_WORK_VAL(w)   (((w) & 0x00000100) >> 8)
+#define CPU_SYS_GLB_ATCLK_QCHN_CFG_FRC_WORK_SET(w)   w |= ( 0x1 << 8)
+#define CPU_SYS_GLB_ATCLK_QCHN_CFG_FRC_WORK_CLR(w)   w &= ~( 0x1 << 8)
+
+#define CPU_SYS_GLB_ATCLK_QCHN_CFG_FRC_IDLE_POS      0
+#define CPU_SYS_GLB_ATCLK_QCHN_CFG_FRC_IDLE_LEN      1
+#define CPU_SYS_GLB_ATCLK_QCHN_CFG_FRC_IDLE_MASK     0x00000001
+#define CPU_SYS_GLB_ATCLK_QCHN_CFG_FRC_IDLE_VAL(w)   (((w) & 0x00000001) >> 0)
+#define CPU_SYS_GLB_ATCLK_QCHN_CFG_FRC_IDLE_SET(w)   w |= ( 0x1 << 0)
+#define CPU_SYS_GLB_ATCLK_QCHN_CFG_FRC_IDLE_CLR(w)   w &= ~( 0x1 << 0)
+
+// REGISTER : GICCLK_QCHN_CFG
+
+#define CPU_SYS_GLB_GICCLK_QCHN_CFG_ADDR      CPU_SYS_GLB_BASE_ADDR + 0xDC
+#define CPU_SYS_GLB_GICCLK_QCHN_CFG_RSTVAL    0x0
+#define CPU_SYS_GLB_GICCLK_QCHN_CFG_ALL1      0x7010101
+#define CPU_SYS_GLB_GICCLK_QCHN_CFG_ALL0      0x0
+#define CPU_SYS_GLB_GICCLK_QCHN_CFG_ALL5A     0x2000000
+#define CPU_SYS_GLB_GICCLK_QCHN_CFG_ALLA5     0x5010101
+
+// FIELD IN REGISTER : GICCLK_QCHN_CFG
+
+#define CPU_SYS_GLB_GICCLK_QCHN_CFG_LPC_STATE_POS      24
+#define CPU_SYS_GLB_GICCLK_QCHN_CFG_LPC_STATE_LEN      3
+#define CPU_SYS_GLB_GICCLK_QCHN_CFG_LPC_STATE_MASK     0x07000000
+#define CPU_SYS_GLB_GICCLK_QCHN_CFG_LPC_STATE_VAL(w)   (((w) & 0x07000000) >> 24)
+#define CPU_SYS_GLB_GICCLK_QCHN_CFG_LPC_STATE_SET(w)   w |= ( 0x7 << 24)
+#define CPU_SYS_GLB_GICCLK_QCHN_CFG_LPC_STATE_CLR(w)   w &= ~( 0x7 << 24)
+
+#define CPU_SYS_GLB_GICCLK_QCHN_CFG_IDLE_EN_POS      16
+#define CPU_SYS_GLB_GICCLK_QCHN_CFG_IDLE_EN_LEN      1
+#define CPU_SYS_GLB_GICCLK_QCHN_CFG_IDLE_EN_MASK     0x00010000
+#define CPU_SYS_GLB_GICCLK_QCHN_CFG_IDLE_EN_VAL(w)   (((w) & 0x00010000) >> 16)
+#define CPU_SYS_GLB_GICCLK_QCHN_CFG_IDLE_EN_SET(w)   w |= ( 0x1 << 16)
+#define CPU_SYS_GLB_GICCLK_QCHN_CFG_IDLE_EN_CLR(w)   w &= ~( 0x1 << 16)
+
+#define CPU_SYS_GLB_GICCLK_QCHN_CFG_FRC_WORK_POS      8
+#define CPU_SYS_GLB_GICCLK_QCHN_CFG_FRC_WORK_LEN      1
+#define CPU_SYS_GLB_GICCLK_QCHN_CFG_FRC_WORK_MASK     0x00000100
+#define CPU_SYS_GLB_GICCLK_QCHN_CFG_FRC_WORK_VAL(w)   (((w) & 0x00000100) >> 8)
+#define CPU_SYS_GLB_GICCLK_QCHN_CFG_FRC_WORK_SET(w)   w |= ( 0x1 << 8)
+#define CPU_SYS_GLB_GICCLK_QCHN_CFG_FRC_WORK_CLR(w)   w &= ~( 0x1 << 8)
+
+#define CPU_SYS_GLB_GICCLK_QCHN_CFG_FRC_IDLE_POS      0
+#define CPU_SYS_GLB_GICCLK_QCHN_CFG_FRC_IDLE_LEN      1
+#define CPU_SYS_GLB_GICCLK_QCHN_CFG_FRC_IDLE_MASK     0x00000001
+#define CPU_SYS_GLB_GICCLK_QCHN_CFG_FRC_IDLE_VAL(w)   (((w) & 0x00000001) >> 0)
+#define CPU_SYS_GLB_GICCLK_QCHN_CFG_FRC_IDLE_SET(w)   w |= ( 0x1 << 0)
+#define CPU_SYS_GLB_GICCLK_QCHN_CFG_FRC_IDLE_CLR(w)   w &= ~( 0x1 << 0)
+
+// REGISTER : PCLK_QCHN_CFG
+
+#define CPU_SYS_GLB_PCLK_QCHN_CFG_ADDR      CPU_SYS_GLB_BASE_ADDR + 0xE0
+#define CPU_SYS_GLB_PCLK_QCHN_CFG_RSTVAL    0x0
+#define CPU_SYS_GLB_PCLK_QCHN_CFG_ALL1      0x7010101
+#define CPU_SYS_GLB_PCLK_QCHN_CFG_ALL0      0x0
+#define CPU_SYS_GLB_PCLK_QCHN_CFG_ALL5A     0x2000000
+#define CPU_SYS_GLB_PCLK_QCHN_CFG_ALLA5     0x5010101
+
+// FIELD IN REGISTER : PCLK_QCHN_CFG
+
+#define CPU_SYS_GLB_PCLK_QCHN_CFG_LPC_STATE_POS      24
+#define CPU_SYS_GLB_PCLK_QCHN_CFG_LPC_STATE_LEN      3
+#define CPU_SYS_GLB_PCLK_QCHN_CFG_LPC_STATE_MASK     0x07000000
+#define CPU_SYS_GLB_PCLK_QCHN_CFG_LPC_STATE_VAL(w)   (((w) & 0x07000000) >> 24)
+#define CPU_SYS_GLB_PCLK_QCHN_CFG_LPC_STATE_SET(w)   w |= ( 0x7 << 24)
+#define CPU_SYS_GLB_PCLK_QCHN_CFG_LPC_STATE_CLR(w)   w &= ~( 0x7 << 24)
+
+#define CPU_SYS_GLB_PCLK_QCHN_CFG_IDLE_EN_POS      16
+#define CPU_SYS_GLB_PCLK_QCHN_CFG_IDLE_EN_LEN      1
+#define CPU_SYS_GLB_PCLK_QCHN_CFG_IDLE_EN_MASK     0x00010000
+#define CPU_SYS_GLB_PCLK_QCHN_CFG_IDLE_EN_VAL(w)   (((w) & 0x00010000) >> 16)
+#define CPU_SYS_GLB_PCLK_QCHN_CFG_IDLE_EN_SET(w)   w |= ( 0x1 << 16)
+#define CPU_SYS_GLB_PCLK_QCHN_CFG_IDLE_EN_CLR(w)   w &= ~( 0x1 << 16)
+
+#define CPU_SYS_GLB_PCLK_QCHN_CFG_FRC_WORK_POS      8
+#define CPU_SYS_GLB_PCLK_QCHN_CFG_FRC_WORK_LEN      1
+#define CPU_SYS_GLB_PCLK_QCHN_CFG_FRC_WORK_MASK     0x00000100
+#define CPU_SYS_GLB_PCLK_QCHN_CFG_FRC_WORK_VAL(w)   (((w) & 0x00000100) >> 8)
+#define CPU_SYS_GLB_PCLK_QCHN_CFG_FRC_WORK_SET(w)   w |= ( 0x1 << 8)
+#define CPU_SYS_GLB_PCLK_QCHN_CFG_FRC_WORK_CLR(w)   w &= ~( 0x1 << 8)
+
+#define CPU_SYS_GLB_PCLK_QCHN_CFG_FRC_IDLE_POS      0
+#define CPU_SYS_GLB_PCLK_QCHN_CFG_FRC_IDLE_LEN      1
+#define CPU_SYS_GLB_PCLK_QCHN_CFG_FRC_IDLE_MASK     0x00000001
+#define CPU_SYS_GLB_PCLK_QCHN_CFG_FRC_IDLE_VAL(w)   (((w) & 0x00000001) >> 0)
+#define CPU_SYS_GLB_PCLK_QCHN_CFG_FRC_IDLE_SET(w)   w |= ( 0x1 << 0)
+#define CPU_SYS_GLB_PCLK_QCHN_CFG_FRC_IDLE_CLR(w)   w &= ~( 0x1 << 0)
+
+// REGISTER : SCLK_QCHN_CFG
+
+#define CPU_SYS_GLB_SCLK_QCHN_CFG_ADDR      CPU_SYS_GLB_BASE_ADDR + 0xE4
+#define CPU_SYS_GLB_SCLK_QCHN_CFG_RSTVAL    0x0
+#define CPU_SYS_GLB_SCLK_QCHN_CFG_ALL1      0x7010101
+#define CPU_SYS_GLB_SCLK_QCHN_CFG_ALL0      0x0
+#define CPU_SYS_GLB_SCLK_QCHN_CFG_ALL5A     0x2000000
+#define CPU_SYS_GLB_SCLK_QCHN_CFG_ALLA5     0x5010101
+
+// FIELD IN REGISTER : SCLK_QCHN_CFG
+
+#define CPU_SYS_GLB_SCLK_QCHN_CFG_LPC_STATE_POS      24
+#define CPU_SYS_GLB_SCLK_QCHN_CFG_LPC_STATE_LEN      3
+#define CPU_SYS_GLB_SCLK_QCHN_CFG_LPC_STATE_MASK     0x07000000
+#define CPU_SYS_GLB_SCLK_QCHN_CFG_LPC_STATE_VAL(w)   (((w) & 0x07000000) >> 24)
+#define CPU_SYS_GLB_SCLK_QCHN_CFG_LPC_STATE_SET(w)   w |= ( 0x7 << 24)
+#define CPU_SYS_GLB_SCLK_QCHN_CFG_LPC_STATE_CLR(w)   w &= ~( 0x7 << 24)
+
+#define CPU_SYS_GLB_SCLK_QCHN_CFG_IDLE_EN_POS      16
+#define CPU_SYS_GLB_SCLK_QCHN_CFG_IDLE_EN_LEN      1
+#define CPU_SYS_GLB_SCLK_QCHN_CFG_IDLE_EN_MASK     0x00010000
+#define CPU_SYS_GLB_SCLK_QCHN_CFG_IDLE_EN_VAL(w)   (((w) & 0x00010000) >> 16)
+#define CPU_SYS_GLB_SCLK_QCHN_CFG_IDLE_EN_SET(w)   w |= ( 0x1 << 16)
+#define CPU_SYS_GLB_SCLK_QCHN_CFG_IDLE_EN_CLR(w)   w &= ~( 0x1 << 16)
+
+#define CPU_SYS_GLB_SCLK_QCHN_CFG_FRC_WORK_POS      8
+#define CPU_SYS_GLB_SCLK_QCHN_CFG_FRC_WORK_LEN      1
+#define CPU_SYS_GLB_SCLK_QCHN_CFG_FRC_WORK_MASK     0x00000100
+#define CPU_SYS_GLB_SCLK_QCHN_CFG_FRC_WORK_VAL(w)   (((w) & 0x00000100) >> 8)
+#define CPU_SYS_GLB_SCLK_QCHN_CFG_FRC_WORK_SET(w)   w |= ( 0x1 << 8)
+#define CPU_SYS_GLB_SCLK_QCHN_CFG_FRC_WORK_CLR(w)   w &= ~( 0x1 << 8)
+
+#define CPU_SYS_GLB_SCLK_QCHN_CFG_FRC_IDLE_POS      0
+#define CPU_SYS_GLB_SCLK_QCHN_CFG_FRC_IDLE_LEN      1
+#define CPU_SYS_GLB_SCLK_QCHN_CFG_FRC_IDLE_MASK     0x00000001
+#define CPU_SYS_GLB_SCLK_QCHN_CFG_FRC_IDLE_VAL(w)   (((w) & 0x00000001) >> 0)
+#define CPU_SYS_GLB_SCLK_QCHN_CFG_FRC_IDLE_SET(w)   w |= ( 0x1 << 0)
+#define CPU_SYS_GLB_SCLK_QCHN_CFG_FRC_IDLE_CLR(w)   w &= ~( 0x1 << 0)
+
+// REGISTER : QCHN_TIMEOUT_CFG
+
+#define CPU_SYS_GLB_QCHN_TIMEOUT_CFG_ADDR      CPU_SYS_GLB_BASE_ADDR + 0xE8
+#define CPU_SYS_GLB_QCHN_TIMEOUT_CFG_RSTVAL    0xFFFF
+#define CPU_SYS_GLB_QCHN_TIMEOUT_CFG_ALL1      0x1FFFF
+#define CPU_SYS_GLB_QCHN_TIMEOUT_CFG_ALL0      0x0
+#define CPU_SYS_GLB_QCHN_TIMEOUT_CFG_ALL5A     0x5A5A
+#define CPU_SYS_GLB_QCHN_TIMEOUT_CFG_ALLA5     0x1A5A5
+
+// FIELD IN REGISTER : QCHN_TIMEOUT_CFG
+
+#define CPU_SYS_GLB_QCHN_TIMEOUT_CFG_EN_POS      16
+#define CPU_SYS_GLB_QCHN_TIMEOUT_CFG_EN_LEN      1
+#define CPU_SYS_GLB_QCHN_TIMEOUT_CFG_EN_MASK     0x00010000
+#define CPU_SYS_GLB_QCHN_TIMEOUT_CFG_EN_VAL(w)   (((w) & 0x00010000) >> 16)
+#define CPU_SYS_GLB_QCHN_TIMEOUT_CFG_EN_SET(w)   w |= ( 0x1 << 16)
+#define CPU_SYS_GLB_QCHN_TIMEOUT_CFG_EN_CLR(w)   w &= ~( 0x1 << 16)
+
+#define CPU_SYS_GLB_QCHN_TIMEOUT_CFG_VALUE_POS      0
+#define CPU_SYS_GLB_QCHN_TIMEOUT_CFG_VALUE_LEN      16
+#define CPU_SYS_GLB_QCHN_TIMEOUT_CFG_VALUE_MASK     0x0000FFFF
+#define CPU_SYS_GLB_QCHN_TIMEOUT_CFG_VALUE_VAL(w)   (((w) & 0x0000FFFF) >> 0)
+#define CPU_SYS_GLB_QCHN_TIMEOUT_CFG_VALUE_SET(w)   w |= ( 0xFFFF << 0)
+#define CPU_SYS_GLB_QCHN_TIMEOUT_CFG_VALUE_CLR(w)   w &= ~( 0xFFFF << 0)
+
+// REGISTER : CLK_BACKDOOR
+
+#define CPU_SYS_GLB_CLK_BACKDOOR_ADDR      CPU_SYS_GLB_BASE_ADDR + 0xEC
+#define CPU_SYS_GLB_CLK_BACKDOOR_RSTVAL    0x0
+#define CPU_SYS_GLB_CLK_BACKDOOR_ALL1      0x1FF
+#define CPU_SYS_GLB_CLK_BACKDOOR_ALL0      0x0
+#define CPU_SYS_GLB_CLK_BACKDOOR_ALL5A     0x5A
+#define CPU_SYS_GLB_CLK_BACKDOOR_ALLA5     0x1A5
+
+// FIELD IN REGISTER : CLK_BACKDOOR
+
+#define CPU_SYS_GLB_CLK_BACKDOOR_SYS_POS      8
+#define CPU_SYS_GLB_CLK_BACKDOOR_SYS_LEN      1
+#define CPU_SYS_GLB_CLK_BACKDOOR_SYS_MASK     0x00000100
+#define CPU_SYS_GLB_CLK_BACKDOOR_SYS_VAL(w)   (((w) & 0x00000100) >> 8)
+#define CPU_SYS_GLB_CLK_BACKDOOR_SYS_SET(w)   w |= ( 0x1 << 8)
+#define CPU_SYS_GLB_CLK_BACKDOOR_SYS_CLR(w)   w &= ~( 0x1 << 8)
+
+#define CPU_SYS_GLB_CLK_BACKDOOR_CORE_POS      0
+#define CPU_SYS_GLB_CLK_BACKDOOR_CORE_LEN      8
+#define CPU_SYS_GLB_CLK_BACKDOOR_CORE_MASK     0x000000FF
+#define CPU_SYS_GLB_CLK_BACKDOOR_CORE_VAL(w)   (((w) & 0x000000FF) >> 0)
+#define CPU_SYS_GLB_CLK_BACKDOOR_CORE_SET(w)   w |= ( 0xFF << 0)
+#define CPU_SYS_GLB_CLK_BACKDOOR_CORE_CLR(w)   w &= ~( 0xFF << 0)
+
+// REGISTER : CORE_STATUS
+
+#define CPU_SYS_GLB_CORE_STATUS_ADDR      CPU_SYS_GLB_BASE_ADDR + 0xF0
+#define CPU_SYS_GLB_CORE_STATUS_RSTVAL    0x0
+#define CPU_SYS_GLB_CORE_STATUS_ALL1      0xFFFF
+#define CPU_SYS_GLB_CORE_STATUS_ALL0      0x0
+#define CPU_SYS_GLB_CORE_STATUS_ALL5A     0x5A5A
+#define CPU_SYS_GLB_CORE_STATUS_ALLA5     0xA5A5
+
+// FIELD IN REGISTER : CORE_STATUS
+
+#define CPU_SYS_GLB_CORE_STATUS_RET_POS      8
+#define CPU_SYS_GLB_CORE_STATUS_RET_LEN      8
+#define CPU_SYS_GLB_CORE_STATUS_RET_MASK     0x0000FF00
+#define CPU_SYS_GLB_CORE_STATUS_RET_VAL(w)   (((w) & 0x0000FF00) >> 8)
+#define CPU_SYS_GLB_CORE_STATUS_RET_SET(w)   w |= ( 0xFF << 8)
+#define CPU_SYS_GLB_CORE_STATUS_RET_CLR(w)   w &= ~( 0xFF << 8)
+
+#define CPU_SYS_GLB_CORE_STATUS_RUN_POS      0
+#define CPU_SYS_GLB_CORE_STATUS_RUN_LEN      8
+#define CPU_SYS_GLB_CORE_STATUS_RUN_MASK     0x000000FF
+#define CPU_SYS_GLB_CORE_STATUS_RUN_VAL(w)   (((w) & 0x000000FF) >> 0)
+#define CPU_SYS_GLB_CORE_STATUS_RUN_SET(w)   w |= ( 0xFF << 0)
+#define CPU_SYS_GLB_CORE_STATUS_RUN_CLR(w)   w &= ~( 0xFF << 0)
+
+// REGISTER : DUMMY_SW_0
+
+#define CPU_SYS_GLB_DUMMY_SW_0_ADDR      CPU_SYS_GLB_BASE_ADDR + 0xF4
+#define CPU_SYS_GLB_DUMMY_SW_0_RSTVAL    0x0
+#define CPU_SYS_GLB_DUMMY_SW_0_ALL1      0xFFFFFFFF
+#define CPU_SYS_GLB_DUMMY_SW_0_ALL0      0x0
+#define CPU_SYS_GLB_DUMMY_SW_0_ALL5A     0x5A5A5A5A
+#define CPU_SYS_GLB_DUMMY_SW_0_ALLA5     0xA5A5A5A5
+
+// FIELD IN REGISTER : DUMMY_SW_0
+
+#define CPU_SYS_GLB_DUMMY_SW_0_VALUE_POS      0
+#define CPU_SYS_GLB_DUMMY_SW_0_VALUE_LEN      32
+#define CPU_SYS_GLB_DUMMY_SW_0_VALUE_MASK     0xFFFFFFFF
+#define CPU_SYS_GLB_DUMMY_SW_0_VALUE_VAL(w)   (((w) & 0xFFFFFFFF) >> 0)
+#define CPU_SYS_GLB_DUMMY_SW_0_VALUE_SET(w)   w |= ( 0xFFFFFFFF << 0)
+#define CPU_SYS_GLB_DUMMY_SW_0_VALUE_CLR(w)   w &= ~( 0xFFFFFFFF << 0)
+
+// REGISTER : DUMMY_SW_1
+
+#define CPU_SYS_GLB_DUMMY_SW_1_ADDR      CPU_SYS_GLB_BASE_ADDR + 0xF8
+#define CPU_SYS_GLB_DUMMY_SW_1_RSTVAL    0xFFFF
+#define CPU_SYS_GLB_DUMMY_SW_1_ALL1      0xFFFFFFFF
+#define CPU_SYS_GLB_DUMMY_SW_1_ALL0      0x0
+#define CPU_SYS_GLB_DUMMY_SW_1_ALL5A     0x5A5A5A5A
+#define CPU_SYS_GLB_DUMMY_SW_1_ALLA5     0xA5A5A5A5
+
+// FIELD IN REGISTER : DUMMY_SW_1
+
+#define CPU_SYS_GLB_DUMMY_SW_1_VALUE_POS      0
+#define CPU_SYS_GLB_DUMMY_SW_1_VALUE_LEN      32
+#define CPU_SYS_GLB_DUMMY_SW_1_VALUE_MASK     0xFFFFFFFF
+#define CPU_SYS_GLB_DUMMY_SW_1_VALUE_VAL(w)   (((w) & 0xFFFFFFFF) >> 0)
+#define CPU_SYS_GLB_DUMMY_SW_1_VALUE_SET(w)   w |= ( 0xFFFFFFFF << 0)
+#define CPU_SYS_GLB_DUMMY_SW_1_VALUE_CLR(w)   w &= ~( 0xFFFFFFFF << 0)
+
+// REGISTER : DUMMY_SPARE_IN
+
+#define CPU_SYS_GLB_DUMMY_SPARE_IN_ADDR      CPU_SYS_GLB_BASE_ADDR + 0xFC
+#define CPU_SYS_GLB_DUMMY_SPARE_IN_RSTVAL    0x0
+#define CPU_SYS_GLB_DUMMY_SPARE_IN_ALL1      0xFFFFFFFF
+#define CPU_SYS_GLB_DUMMY_SPARE_IN_ALL0      0x0
+#define CPU_SYS_GLB_DUMMY_SPARE_IN_ALL5A     0x5A5A5A5A
+#define CPU_SYS_GLB_DUMMY_SPARE_IN_ALLA5     0xA5A5A5A5
+
+// FIELD IN REGISTER : DUMMY_SPARE_IN
+
+#define CPU_SYS_GLB_DUMMY_SPARE_IN_VALUE_POS      0
+#define CPU_SYS_GLB_DUMMY_SPARE_IN_VALUE_LEN      32
+#define CPU_SYS_GLB_DUMMY_SPARE_IN_VALUE_MASK     0xFFFFFFFF
+#define CPU_SYS_GLB_DUMMY_SPARE_IN_VALUE_VAL(w)   (((w) & 0xFFFFFFFF) >> 0)
+#define CPU_SYS_GLB_DUMMY_SPARE_IN_VALUE_SET(w)   w |= ( 0xFFFFFFFF << 0)
+#define CPU_SYS_GLB_DUMMY_SPARE_IN_VALUE_CLR(w)   w &= ~( 0xFFFFFFFF << 0)
+
+// REGISTER : DUMMY_SPARE_OUT
+
+#define CPU_SYS_GLB_DUMMY_SPARE_OUT_ADDR      CPU_SYS_GLB_BASE_ADDR + 0x100
+#define CPU_SYS_GLB_DUMMY_SPARE_OUT_RSTVAL    0x0
+#define CPU_SYS_GLB_DUMMY_SPARE_OUT_ALL1      0xFFFFFFFF
+#define CPU_SYS_GLB_DUMMY_SPARE_OUT_ALL0      0x0
+#define CPU_SYS_GLB_DUMMY_SPARE_OUT_ALL5A     0x5A5A5A5A
+#define CPU_SYS_GLB_DUMMY_SPARE_OUT_ALLA5     0xA5A5A5A5
+
+// FIELD IN REGISTER : DUMMY_SPARE_OUT
+
+#define CPU_SYS_GLB_DUMMY_SPARE_OUT_VALUE_POS      0
+#define CPU_SYS_GLB_DUMMY_SPARE_OUT_VALUE_LEN      32
+#define CPU_SYS_GLB_DUMMY_SPARE_OUT_VALUE_MASK     0xFFFFFFFF
+#define CPU_SYS_GLB_DUMMY_SPARE_OUT_VALUE_VAL(w)   (((w) & 0xFFFFFFFF) >> 0)
+#define CPU_SYS_GLB_DUMMY_SPARE_OUT_VALUE_SET(w)   w |= ( 0xFFFFFFFF << 0)
+#define CPU_SYS_GLB_DUMMY_SPARE_OUT_VALUE_CLR(w)   w &= ~( 0xFFFFFFFF << 0)
+
+// REGISTER : DUMMY_EN
+
+#define CPU_SYS_GLB_DUMMY_EN_ADDR      CPU_SYS_GLB_BASE_ADDR + 0x104
+#define CPU_SYS_GLB_DUMMY_EN_RSTVAL    0x0
+#define CPU_SYS_GLB_DUMMY_EN_ALL1      0x1
+#define CPU_SYS_GLB_DUMMY_EN_ALL0      0x0
+#define CPU_SYS_GLB_DUMMY_EN_ALL5A     0x0
+#define CPU_SYS_GLB_DUMMY_EN_ALLA5     0x1
+
+// FIELD IN REGISTER : DUMMY_EN
+
+#define CPU_SYS_GLB_DUMMY_EN_VALUE_POS      0
+#define CPU_SYS_GLB_DUMMY_EN_VALUE_LEN      1
+#define CPU_SYS_GLB_DUMMY_EN_VALUE_MASK     0x00000001
+#define CPU_SYS_GLB_DUMMY_EN_VALUE_VAL(w)   (((w) & 0x00000001) >> 0)
+#define CPU_SYS_GLB_DUMMY_EN_VALUE_SET(w)   w |= ( 0x1 << 0)
+#define CPU_SYS_GLB_DUMMY_EN_VALUE_CLR(w)   w &= ~( 0x1 << 0)
+
+// REGISTER : QCHN_TIMEOUT_DENY_CFG
+
+#define CPU_SYS_GLB_QCHN_TIMEOUT_DENY_CFG_ADDR      CPU_SYS_GLB_BASE_ADDR + 0x108
+#define CPU_SYS_GLB_QCHN_TIMEOUT_DENY_CFG_RSTVAL    0xFFFF
+#define CPU_SYS_GLB_QCHN_TIMEOUT_DENY_CFG_ALL1      0x1FFFF
+#define CPU_SYS_GLB_QCHN_TIMEOUT_DENY_CFG_ALL0      0x0
+#define CPU_SYS_GLB_QCHN_TIMEOUT_DENY_CFG_ALL5A     0x5A5A
+#define CPU_SYS_GLB_QCHN_TIMEOUT_DENY_CFG_ALLA5     0x1A5A5
+
+// FIELD IN REGISTER : QCHN_TIMEOUT_DENY_CFG
+
+#define CPU_SYS_GLB_QCHN_TIMEOUT_DENY_CFG_EN_POS      16
+#define CPU_SYS_GLB_QCHN_TIMEOUT_DENY_CFG_EN_LEN      1
+#define CPU_SYS_GLB_QCHN_TIMEOUT_DENY_CFG_EN_MASK     0x00010000
+#define CPU_SYS_GLB_QCHN_TIMEOUT_DENY_CFG_EN_VAL(w)   (((w) & 0x00010000) >> 16)
+#define CPU_SYS_GLB_QCHN_TIMEOUT_DENY_CFG_EN_SET(w)   w |= ( 0x1 << 16)
+#define CPU_SYS_GLB_QCHN_TIMEOUT_DENY_CFG_EN_CLR(w)   w &= ~( 0x1 << 16)
+
+#define CPU_SYS_GLB_QCHN_TIMEOUT_DENY_CFG_VALUE_POS      0
+#define CPU_SYS_GLB_QCHN_TIMEOUT_DENY_CFG_VALUE_LEN      16
+#define CPU_SYS_GLB_QCHN_TIMEOUT_DENY_CFG_VALUE_MASK     0x0000FFFF
+#define CPU_SYS_GLB_QCHN_TIMEOUT_DENY_CFG_VALUE_VAL(w)   (((w) & 0x0000FFFF) >> 0)
+#define CPU_SYS_GLB_QCHN_TIMEOUT_DENY_CFG_VALUE_SET(w)   w |= ( 0xFFFF << 0)
+#define CPU_SYS_GLB_QCHN_TIMEOUT_DENY_CFG_VALUE_CLR(w)   w &= ~( 0xFFFF << 0)
+
+// REGISTER : CORE0_CFG_SET
+
+#define CPU_SYS_GLB_CORE0_CFG_SET_ADDR      CPU_SYS_GLB_BASE_ADDR + 0x1000
+#define CPU_SYS_GLB_CORE0_CFG_SET_RSTVAL    0x0
+#define CPU_SYS_GLB_CORE0_CFG_SET_ALL1      0x0
+#define CPU_SYS_GLB_CORE0_CFG_SET_ALL0      0x0
+#define CPU_SYS_GLB_CORE0_CFG_SET_ALL5A     0x0
+#define CPU_SYS_GLB_CORE0_CFG_SET_ALLA5     0x0
+
+// FIELD IN REGISTER : CORE0_CFG_SET
+
+#define CPU_SYS_GLB_CORE0_CFG_SET_CFGTE_SET_POS      8
+#define CPU_SYS_GLB_CORE0_CFG_SET_CFGTE_SET_LEN      1
+#define CPU_SYS_GLB_CORE0_CFG_SET_CFGTE_SET_MASK     0x00000100
+#define CPU_SYS_GLB_CORE0_CFG_SET_CFGTE_SET_VAL(w)   (((w) & 0x00000100) >> 8)
+#define CPU_SYS_GLB_CORE0_CFG_SET_CFGTE_SET_SET(w)   w |= ( 0x1 << 8)
+#define CPU_SYS_GLB_CORE0_CFG_SET_CFGTE_SET_CLR(w)   w &= ~( 0x1 << 8)
+
+#define CPU_SYS_GLB_CORE0_CFG_SET_CFGEND_SET_POS      0
+#define CPU_SYS_GLB_CORE0_CFG_SET_CFGEND_SET_LEN      1
+#define CPU_SYS_GLB_CORE0_CFG_SET_CFGEND_SET_MASK     0x00000001
+#define CPU_SYS_GLB_CORE0_CFG_SET_CFGEND_SET_VAL(w)   (((w) & 0x00000001) >> 0)
+#define CPU_SYS_GLB_CORE0_CFG_SET_CFGEND_SET_SET(w)   w |= ( 0x1 << 0)
+#define CPU_SYS_GLB_CORE0_CFG_SET_CFGEND_SET_CLR(w)   w &= ~( 0x1 << 0)
+
+// REGISTER : CORE1_CFG_SET
+
+#define CPU_SYS_GLB_CORE1_CFG_SET_ADDR      CPU_SYS_GLB_BASE_ADDR + 0x1004
+#define CPU_SYS_GLB_CORE1_CFG_SET_RSTVAL    0x0
+#define CPU_SYS_GLB_CORE1_CFG_SET_ALL1      0x0
+#define CPU_SYS_GLB_CORE1_CFG_SET_ALL0      0x0
+#define CPU_SYS_GLB_CORE1_CFG_SET_ALL5A     0x0
+#define CPU_SYS_GLB_CORE1_CFG_SET_ALLA5     0x0
+
+// FIELD IN REGISTER : CORE1_CFG_SET
+
+#define CPU_SYS_GLB_CORE1_CFG_SET_AA64NAA32_SET_POS      24
+#define CPU_SYS_GLB_CORE1_CFG_SET_AA64NAA32_SET_LEN      1
+#define CPU_SYS_GLB_CORE1_CFG_SET_AA64NAA32_SET_MASK     0x01000000
+#define CPU_SYS_GLB_CORE1_CFG_SET_AA64NAA32_SET_VAL(w)   (((w) & 0x01000000) >> 24)
+#define CPU_SYS_GLB_CORE1_CFG_SET_AA64NAA32_SET_SET(w)   w |= ( 0x1 << 24)
+#define CPU_SYS_GLB_CORE1_CFG_SET_AA64NAA32_SET_CLR(w)   w &= ~( 0x1 << 24)
+
+#define CPU_SYS_GLB_CORE1_CFG_SET_VINITHI_SET_POS      16
+#define CPU_SYS_GLB_CORE1_CFG_SET_VINITHI_SET_LEN      1
+#define CPU_SYS_GLB_CORE1_CFG_SET_VINITHI_SET_MASK     0x00010000
+#define CPU_SYS_GLB_CORE1_CFG_SET_VINITHI_SET_VAL(w)   (((w) & 0x00010000) >> 16)
+#define CPU_SYS_GLB_CORE1_CFG_SET_VINITHI_SET_SET(w)   w |= ( 0x1 << 16)
+#define CPU_SYS_GLB_CORE1_CFG_SET_VINITHI_SET_CLR(w)   w &= ~( 0x1 << 16)
+
+#define CPU_SYS_GLB_CORE1_CFG_SET_CFGTE_SET_POS      8
+#define CPU_SYS_GLB_CORE1_CFG_SET_CFGTE_SET_LEN      1
+#define CPU_SYS_GLB_CORE1_CFG_SET_CFGTE_SET_MASK     0x00000100
+#define CPU_SYS_GLB_CORE1_CFG_SET_CFGTE_SET_VAL(w)   (((w) & 0x00000100) >> 8)
+#define CPU_SYS_GLB_CORE1_CFG_SET_CFGTE_SET_SET(w)   w |= ( 0x1 << 8)
+#define CPU_SYS_GLB_CORE1_CFG_SET_CFGTE_SET_CLR(w)   w &= ~( 0x1 << 8)
+
+#define CPU_SYS_GLB_CORE1_CFG_SET_CFGEND_SET_POS      0
+#define CPU_SYS_GLB_CORE1_CFG_SET_CFGEND_SET_LEN      1
+#define CPU_SYS_GLB_CORE1_CFG_SET_CFGEND_SET_MASK     0x00000001
+#define CPU_SYS_GLB_CORE1_CFG_SET_CFGEND_SET_VAL(w)   (((w) & 0x00000001) >> 0)
+#define CPU_SYS_GLB_CORE1_CFG_SET_CFGEND_SET_SET(w)   w |= ( 0x1 << 0)
+#define CPU_SYS_GLB_CORE1_CFG_SET_CFGEND_SET_CLR(w)   w &= ~( 0x1 << 0)
+
+// REGISTER : CORE2_CFG_SET
+
+#define CPU_SYS_GLB_CORE2_CFG_SET_ADDR      CPU_SYS_GLB_BASE_ADDR + 0x1008
+#define CPU_SYS_GLB_CORE2_CFG_SET_RSTVAL    0x0
+#define CPU_SYS_GLB_CORE2_CFG_SET_ALL1      0x0
+#define CPU_SYS_GLB_CORE2_CFG_SET_ALL0      0x0
+#define CPU_SYS_GLB_CORE2_CFG_SET_ALL5A     0x0
+#define CPU_SYS_GLB_CORE2_CFG_SET_ALLA5     0x0
+
+// FIELD IN REGISTER : CORE2_CFG_SET
+
+#define CPU_SYS_GLB_CORE2_CFG_SET_AA64NAA32_SET_POS      24
+#define CPU_SYS_GLB_CORE2_CFG_SET_AA64NAA32_SET_LEN      1
+#define CPU_SYS_GLB_CORE2_CFG_SET_AA64NAA32_SET_MASK     0x01000000
+#define CPU_SYS_GLB_CORE2_CFG_SET_AA64NAA32_SET_VAL(w)   (((w) & 0x01000000) >> 24)
+#define CPU_SYS_GLB_CORE2_CFG_SET_AA64NAA32_SET_SET(w)   w |= ( 0x1 << 24)
+#define CPU_SYS_GLB_CORE2_CFG_SET_AA64NAA32_SET_CLR(w)   w &= ~( 0x1 << 24)
+
+#define CPU_SYS_GLB_CORE2_CFG_SET_VINITHI_SET_POS      16
+#define CPU_SYS_GLB_CORE2_CFG_SET_VINITHI_SET_LEN      1
+#define CPU_SYS_GLB_CORE2_CFG_SET_VINITHI_SET_MASK     0x00010000
+#define CPU_SYS_GLB_CORE2_CFG_SET_VINITHI_SET_VAL(w)   (((w) & 0x00010000) >> 16)
+#define CPU_SYS_GLB_CORE2_CFG_SET_VINITHI_SET_SET(w)   w |= ( 0x1 << 16)
+#define CPU_SYS_GLB_CORE2_CFG_SET_VINITHI_SET_CLR(w)   w &= ~( 0x1 << 16)
+
+#define CPU_SYS_GLB_CORE2_CFG_SET_CFGTE_SET_POS      8
+#define CPU_SYS_GLB_CORE2_CFG_SET_CFGTE_SET_LEN      1
+#define CPU_SYS_GLB_CORE2_CFG_SET_CFGTE_SET_MASK     0x00000100
+#define CPU_SYS_GLB_CORE2_CFG_SET_CFGTE_SET_VAL(w)   (((w) & 0x00000100) >> 8)
+#define CPU_SYS_GLB_CORE2_CFG_SET_CFGTE_SET_SET(w)   w |= ( 0x1 << 8)
+#define CPU_SYS_GLB_CORE2_CFG_SET_CFGTE_SET_CLR(w)   w &= ~( 0x1 << 8)
+
+#define CPU_SYS_GLB_CORE2_CFG_SET_CFGEND_SET_POS      0
+#define CPU_SYS_GLB_CORE2_CFG_SET_CFGEND_SET_LEN      1
+#define CPU_SYS_GLB_CORE2_CFG_SET_CFGEND_SET_MASK     0x00000001
+#define CPU_SYS_GLB_CORE2_CFG_SET_CFGEND_SET_VAL(w)   (((w) & 0x00000001) >> 0)
+#define CPU_SYS_GLB_CORE2_CFG_SET_CFGEND_SET_SET(w)   w |= ( 0x1 << 0)
+#define CPU_SYS_GLB_CORE2_CFG_SET_CFGEND_SET_CLR(w)   w &= ~( 0x1 << 0)
+
+// REGISTER : CORE3_CFG_SET
+
+#define CPU_SYS_GLB_CORE3_CFG_SET_ADDR      CPU_SYS_GLB_BASE_ADDR + 0x100C
+#define CPU_SYS_GLB_CORE3_CFG_SET_RSTVAL    0x0
+#define CPU_SYS_GLB_CORE3_CFG_SET_ALL1      0x0
+#define CPU_SYS_GLB_CORE3_CFG_SET_ALL0      0x0
+#define CPU_SYS_GLB_CORE3_CFG_SET_ALL5A     0x0
+#define CPU_SYS_GLB_CORE3_CFG_SET_ALLA5     0x0
+
+// FIELD IN REGISTER : CORE3_CFG_SET
+
+#define CPU_SYS_GLB_CORE3_CFG_SET_AA64NAA32_SET_POS      24
+#define CPU_SYS_GLB_CORE3_CFG_SET_AA64NAA32_SET_LEN      1
+#define CPU_SYS_GLB_CORE3_CFG_SET_AA64NAA32_SET_MASK     0x01000000
+#define CPU_SYS_GLB_CORE3_CFG_SET_AA64NAA32_SET_VAL(w)   (((w) & 0x01000000) >> 24)
+#define CPU_SYS_GLB_CORE3_CFG_SET_AA64NAA32_SET_SET(w)   w |= ( 0x1 << 24)
+#define CPU_SYS_GLB_CORE3_CFG_SET_AA64NAA32_SET_CLR(w)   w &= ~( 0x1 << 24)
+
+#define CPU_SYS_GLB_CORE3_CFG_SET_VINITHI_SET_POS      16
+#define CPU_SYS_GLB_CORE3_CFG_SET_VINITHI_SET_LEN      1
+#define CPU_SYS_GLB_CORE3_CFG_SET_VINITHI_SET_MASK     0x00010000
+#define CPU_SYS_GLB_CORE3_CFG_SET_VINITHI_SET_VAL(w)   (((w) & 0x00010000) >> 16)
+#define CPU_SYS_GLB_CORE3_CFG_SET_VINITHI_SET_SET(w)   w |= ( 0x1 << 16)
+#define CPU_SYS_GLB_CORE3_CFG_SET_VINITHI_SET_CLR(w)   w &= ~( 0x1 << 16)
+
+#define CPU_SYS_GLB_CORE3_CFG_SET_CFGTE_SET_POS      8
+#define CPU_SYS_GLB_CORE3_CFG_SET_CFGTE_SET_LEN      1
+#define CPU_SYS_GLB_CORE3_CFG_SET_CFGTE_SET_MASK     0x00000100
+#define CPU_SYS_GLB_CORE3_CFG_SET_CFGTE_SET_VAL(w)   (((w) & 0x00000100) >> 8)
+#define CPU_SYS_GLB_CORE3_CFG_SET_CFGTE_SET_SET(w)   w |= ( 0x1 << 8)
+#define CPU_SYS_GLB_CORE3_CFG_SET_CFGTE_SET_CLR(w)   w &= ~( 0x1 << 8)
+
+#define CPU_SYS_GLB_CORE3_CFG_SET_CFGEND_SET_POS      0
+#define CPU_SYS_GLB_CORE3_CFG_SET_CFGEND_SET_LEN      1
+#define CPU_SYS_GLB_CORE3_CFG_SET_CFGEND_SET_MASK     0x00000001
+#define CPU_SYS_GLB_CORE3_CFG_SET_CFGEND_SET_VAL(w)   (((w) & 0x00000001) >> 0)
+#define CPU_SYS_GLB_CORE3_CFG_SET_CFGEND_SET_SET(w)   w |= ( 0x1 << 0)
+#define CPU_SYS_GLB_CORE3_CFG_SET_CFGEND_SET_CLR(w)   w &= ~( 0x1 << 0)
+
+// REGISTER : CORE4_CFG_SET
+
+#define CPU_SYS_GLB_CORE4_CFG_SET_ADDR      CPU_SYS_GLB_BASE_ADDR + 0x1010
+#define CPU_SYS_GLB_CORE4_CFG_SET_RSTVAL    0x0
+#define CPU_SYS_GLB_CORE4_CFG_SET_ALL1      0x0
+#define CPU_SYS_GLB_CORE4_CFG_SET_ALL0      0x0
+#define CPU_SYS_GLB_CORE4_CFG_SET_ALL5A     0x0
+#define CPU_SYS_GLB_CORE4_CFG_SET_ALLA5     0x0
+
+// FIELD IN REGISTER : CORE4_CFG_SET
+
+#define CPU_SYS_GLB_CORE4_CFG_SET_AA64NAA32_SET_POS      24
+#define CPU_SYS_GLB_CORE4_CFG_SET_AA64NAA32_SET_LEN      1
+#define CPU_SYS_GLB_CORE4_CFG_SET_AA64NAA32_SET_MASK     0x01000000
+#define CPU_SYS_GLB_CORE4_CFG_SET_AA64NAA32_SET_VAL(w)   (((w) & 0x01000000) >> 24)
+#define CPU_SYS_GLB_CORE4_CFG_SET_AA64NAA32_SET_SET(w)   w |= ( 0x1 << 24)
+#define CPU_SYS_GLB_CORE4_CFG_SET_AA64NAA32_SET_CLR(w)   w &= ~( 0x1 << 24)
+
+#define CPU_SYS_GLB_CORE4_CFG_SET_VINITHI_SET_POS      16
+#define CPU_SYS_GLB_CORE4_CFG_SET_VINITHI_SET_LEN      1
+#define CPU_SYS_GLB_CORE4_CFG_SET_VINITHI_SET_MASK     0x00010000
+#define CPU_SYS_GLB_CORE4_CFG_SET_VINITHI_SET_VAL(w)   (((w) & 0x00010000) >> 16)
+#define CPU_SYS_GLB_CORE4_CFG_SET_VINITHI_SET_SET(w)   w |= ( 0x1 << 16)
+#define CPU_SYS_GLB_CORE4_CFG_SET_VINITHI_SET_CLR(w)   w &= ~( 0x1 << 16)
+
+#define CPU_SYS_GLB_CORE4_CFG_SET_CFGTE_SET_POS      8
+#define CPU_SYS_GLB_CORE4_CFG_SET_CFGTE_SET_LEN      1
+#define CPU_SYS_GLB_CORE4_CFG_SET_CFGTE_SET_MASK     0x00000100
+#define CPU_SYS_GLB_CORE4_CFG_SET_CFGTE_SET_VAL(w)   (((w) & 0x00000100) >> 8)
+#define CPU_SYS_GLB_CORE4_CFG_SET_CFGTE_SET_SET(w)   w |= ( 0x1 << 8)
+#define CPU_SYS_GLB_CORE4_CFG_SET_CFGTE_SET_CLR(w)   w &= ~( 0x1 << 8)
+
+#define CPU_SYS_GLB_CORE4_CFG_SET_CFGEND_SET_POS      0
+#define CPU_SYS_GLB_CORE4_CFG_SET_CFGEND_SET_LEN      1
+#define CPU_SYS_GLB_CORE4_CFG_SET_CFGEND_SET_MASK     0x00000001
+#define CPU_SYS_GLB_CORE4_CFG_SET_CFGEND_SET_VAL(w)   (((w) & 0x00000001) >> 0)
+#define CPU_SYS_GLB_CORE4_CFG_SET_CFGEND_SET_SET(w)   w |= ( 0x1 << 0)
+#define CPU_SYS_GLB_CORE4_CFG_SET_CFGEND_SET_CLR(w)   w &= ~( 0x1 << 0)
+
+// REGISTER : CORE5_CFG_SET
+
+#define CPU_SYS_GLB_CORE5_CFG_SET_ADDR      CPU_SYS_GLB_BASE_ADDR + 0x1014
+#define CPU_SYS_GLB_CORE5_CFG_SET_RSTVAL    0x0
+#define CPU_SYS_GLB_CORE5_CFG_SET_ALL1      0x0
+#define CPU_SYS_GLB_CORE5_CFG_SET_ALL0      0x0
+#define CPU_SYS_GLB_CORE5_CFG_SET_ALL5A     0x0
+#define CPU_SYS_GLB_CORE5_CFG_SET_ALLA5     0x0
+
+// FIELD IN REGISTER : CORE5_CFG_SET
+
+#define CPU_SYS_GLB_CORE5_CFG_SET_AA64NAA32_SET_POS      24
+#define CPU_SYS_GLB_CORE5_CFG_SET_AA64NAA32_SET_LEN      1
+#define CPU_SYS_GLB_CORE5_CFG_SET_AA64NAA32_SET_MASK     0x01000000
+#define CPU_SYS_GLB_CORE5_CFG_SET_AA64NAA32_SET_VAL(w)   (((w) & 0x01000000) >> 24)
+#define CPU_SYS_GLB_CORE5_CFG_SET_AA64NAA32_SET_SET(w)   w |= ( 0x1 << 24)
+#define CPU_SYS_GLB_CORE5_CFG_SET_AA64NAA32_SET_CLR(w)   w &= ~( 0x1 << 24)
+
+#define CPU_SYS_GLB_CORE5_CFG_SET_VINITHI_SET_POS      16
+#define CPU_SYS_GLB_CORE5_CFG_SET_VINITHI_SET_LEN      1
+#define CPU_SYS_GLB_CORE5_CFG_SET_VINITHI_SET_MASK     0x00010000
+#define CPU_SYS_GLB_CORE5_CFG_SET_VINITHI_SET_VAL(w)   (((w) & 0x00010000) >> 16)
+#define CPU_SYS_GLB_CORE5_CFG_SET_VINITHI_SET_SET(w)   w |= ( 0x1 << 16)
+#define CPU_SYS_GLB_CORE5_CFG_SET_VINITHI_SET_CLR(w)   w &= ~( 0x1 << 16)
+
+#define CPU_SYS_GLB_CORE5_CFG_SET_CFGTE_SET_POS      8
+#define CPU_SYS_GLB_CORE5_CFG_SET_CFGTE_SET_LEN      1
+#define CPU_SYS_GLB_CORE5_CFG_SET_CFGTE_SET_MASK     0x00000100
+#define CPU_SYS_GLB_CORE5_CFG_SET_CFGTE_SET_VAL(w)   (((w) & 0x00000100) >> 8)
+#define CPU_SYS_GLB_CORE5_CFG_SET_CFGTE_SET_SET(w)   w |= ( 0x1 << 8)
+#define CPU_SYS_GLB_CORE5_CFG_SET_CFGTE_SET_CLR(w)   w &= ~( 0x1 << 8)
+
+#define CPU_SYS_GLB_CORE5_CFG_SET_CFGEND_SET_POS      0
+#define CPU_SYS_GLB_CORE5_CFG_SET_CFGEND_SET_LEN      1
+#define CPU_SYS_GLB_CORE5_CFG_SET_CFGEND_SET_MASK     0x00000001
+#define CPU_SYS_GLB_CORE5_CFG_SET_CFGEND_SET_VAL(w)   (((w) & 0x00000001) >> 0)
+#define CPU_SYS_GLB_CORE5_CFG_SET_CFGEND_SET_SET(w)   w |= ( 0x1 << 0)
+#define CPU_SYS_GLB_CORE5_CFG_SET_CFGEND_SET_CLR(w)   w &= ~( 0x1 << 0)
+
+// REGISTER : CORE6_CFG_SET
+
+#define CPU_SYS_GLB_CORE6_CFG_SET_ADDR      CPU_SYS_GLB_BASE_ADDR + 0x1018
+#define CPU_SYS_GLB_CORE6_CFG_SET_RSTVAL    0x0
+#define CPU_SYS_GLB_CORE6_CFG_SET_ALL1      0x0
+#define CPU_SYS_GLB_CORE6_CFG_SET_ALL0      0x0
+#define CPU_SYS_GLB_CORE6_CFG_SET_ALL5A     0x0
+#define CPU_SYS_GLB_CORE6_CFG_SET_ALLA5     0x0
+
+// FIELD IN REGISTER : CORE6_CFG_SET
+
+#define CPU_SYS_GLB_CORE6_CFG_SET_AA64NAA32_SET_POS      24
+#define CPU_SYS_GLB_CORE6_CFG_SET_AA64NAA32_SET_LEN      1
+#define CPU_SYS_GLB_CORE6_CFG_SET_AA64NAA32_SET_MASK     0x01000000
+#define CPU_SYS_GLB_CORE6_CFG_SET_AA64NAA32_SET_VAL(w)   (((w) & 0x01000000) >> 24)
+#define CPU_SYS_GLB_CORE6_CFG_SET_AA64NAA32_SET_SET(w)   w |= ( 0x1 << 24)
+#define CPU_SYS_GLB_CORE6_CFG_SET_AA64NAA32_SET_CLR(w)   w &= ~( 0x1 << 24)
+
+#define CPU_SYS_GLB_CORE6_CFG_SET_VINITHI_SET_POS      16
+#define CPU_SYS_GLB_CORE6_CFG_SET_VINITHI_SET_LEN      1
+#define CPU_SYS_GLB_CORE6_CFG_SET_VINITHI_SET_MASK     0x00010000
+#define CPU_SYS_GLB_CORE6_CFG_SET_VINITHI_SET_VAL(w)   (((w) & 0x00010000) >> 16)
+#define CPU_SYS_GLB_CORE6_CFG_SET_VINITHI_SET_SET(w)   w |= ( 0x1 << 16)
+#define CPU_SYS_GLB_CORE6_CFG_SET_VINITHI_SET_CLR(w)   w &= ~( 0x1 << 16)
+
+#define CPU_SYS_GLB_CORE6_CFG_SET_CFGTE_SET_POS      8
+#define CPU_SYS_GLB_CORE6_CFG_SET_CFGTE_SET_LEN      1
+#define CPU_SYS_GLB_CORE6_CFG_SET_CFGTE_SET_MASK     0x00000100
+#define CPU_SYS_GLB_CORE6_CFG_SET_CFGTE_SET_VAL(w)   (((w) & 0x00000100) >> 8)
+#define CPU_SYS_GLB_CORE6_CFG_SET_CFGTE_SET_SET(w)   w |= ( 0x1 << 8)
+#define CPU_SYS_GLB_CORE6_CFG_SET_CFGTE_SET_CLR(w)   w &= ~( 0x1 << 8)
+
+#define CPU_SYS_GLB_CORE6_CFG_SET_CFGEND_SET_POS      0
+#define CPU_SYS_GLB_CORE6_CFG_SET_CFGEND_SET_LEN      1
+#define CPU_SYS_GLB_CORE6_CFG_SET_CFGEND_SET_MASK     0x00000001
+#define CPU_SYS_GLB_CORE6_CFG_SET_CFGEND_SET_VAL(w)   (((w) & 0x00000001) >> 0)
+#define CPU_SYS_GLB_CORE6_CFG_SET_CFGEND_SET_SET(w)   w |= ( 0x1 << 0)
+#define CPU_SYS_GLB_CORE6_CFG_SET_CFGEND_SET_CLR(w)   w &= ~( 0x1 << 0)
+
+// REGISTER : CORE7_CFG_SET
+
+#define CPU_SYS_GLB_CORE7_CFG_SET_ADDR      CPU_SYS_GLB_BASE_ADDR + 0x101C
+#define CPU_SYS_GLB_CORE7_CFG_SET_RSTVAL    0x0
+#define CPU_SYS_GLB_CORE7_CFG_SET_ALL1      0x0
+#define CPU_SYS_GLB_CORE7_CFG_SET_ALL0      0x0
+#define CPU_SYS_GLB_CORE7_CFG_SET_ALL5A     0x0
+#define CPU_SYS_GLB_CORE7_CFG_SET_ALLA5     0x0
+
+// FIELD IN REGISTER : CORE7_CFG_SET
+
+#define CPU_SYS_GLB_CORE7_CFG_SET_AA64NAA32_SET_POS      24
+#define CPU_SYS_GLB_CORE7_CFG_SET_AA64NAA32_SET_LEN      1
+#define CPU_SYS_GLB_CORE7_CFG_SET_AA64NAA32_SET_MASK     0x01000000
+#define CPU_SYS_GLB_CORE7_CFG_SET_AA64NAA32_SET_VAL(w)   (((w) & 0x01000000) >> 24)
+#define CPU_SYS_GLB_CORE7_CFG_SET_AA64NAA32_SET_SET(w)   w |= ( 0x1 << 24)
+#define CPU_SYS_GLB_CORE7_CFG_SET_AA64NAA32_SET_CLR(w)   w &= ~( 0x1 << 24)
+
+#define CPU_SYS_GLB_CORE7_CFG_SET_VINITHI_SET_POS      16
+#define CPU_SYS_GLB_CORE7_CFG_SET_VINITHI_SET_LEN      1
+#define CPU_SYS_GLB_CORE7_CFG_SET_VINITHI_SET_MASK     0x00010000
+#define CPU_SYS_GLB_CORE7_CFG_SET_VINITHI_SET_VAL(w)   (((w) & 0x00010000) >> 16)
+#define CPU_SYS_GLB_CORE7_CFG_SET_VINITHI_SET_SET(w)   w |= ( 0x1 << 16)
+#define CPU_SYS_GLB_CORE7_CFG_SET_VINITHI_SET_CLR(w)   w &= ~( 0x1 << 16)
+
+#define CPU_SYS_GLB_CORE7_CFG_SET_CFGTE_SET_POS      8
+#define CPU_SYS_GLB_CORE7_CFG_SET_CFGTE_SET_LEN      1
+#define CPU_SYS_GLB_CORE7_CFG_SET_CFGTE_SET_MASK     0x00000100
+#define CPU_SYS_GLB_CORE7_CFG_SET_CFGTE_SET_VAL(w)   (((w) & 0x00000100) >> 8)
+#define CPU_SYS_GLB_CORE7_CFG_SET_CFGTE_SET_SET(w)   w |= ( 0x1 << 8)
+#define CPU_SYS_GLB_CORE7_CFG_SET_CFGTE_SET_CLR(w)   w &= ~( 0x1 << 8)
+
+#define CPU_SYS_GLB_CORE7_CFG_SET_CFGEND_SET_POS      0
+#define CPU_SYS_GLB_CORE7_CFG_SET_CFGEND_SET_LEN      1
+#define CPU_SYS_GLB_CORE7_CFG_SET_CFGEND_SET_MASK     0x00000001
+#define CPU_SYS_GLB_CORE7_CFG_SET_CFGEND_SET_VAL(w)   (((w) & 0x00000001) >> 0)
+#define CPU_SYS_GLB_CORE7_CFG_SET_CFGEND_SET_SET(w)   w |= ( 0x1 << 0)
+#define CPU_SYS_GLB_CORE7_CFG_SET_CFGEND_SET_CLR(w)   w &= ~( 0x1 << 0)
+
+// REGISTER : AVS_CFG_SET
+
+#define CPU_SYS_GLB_AVS_CFG_SET_ADDR      CPU_SYS_GLB_BASE_ADDR + 0x1058
+#define CPU_SYS_GLB_AVS_CFG_SET_RSTVAL    0x0
+#define CPU_SYS_GLB_AVS_CFG_SET_ALL1      0x0
+#define CPU_SYS_GLB_AVS_CFG_SET_ALL0      0x0
+#define CPU_SYS_GLB_AVS_CFG_SET_ALL5A     0x0
+#define CPU_SYS_GLB_AVS_CFG_SET_ALLA5     0x0
+
+// FIELD IN REGISTER : AVS_CFG_SET
+
+#define CPU_SYS_GLB_AVS_CFG_SET_AVS_REF_SET_POS      16
+#define CPU_SYS_GLB_AVS_CFG_SET_AVS_REF_SET_LEN      16
+#define CPU_SYS_GLB_AVS_CFG_SET_AVS_REF_SET_MASK     0xFFFF0000
+#define CPU_SYS_GLB_AVS_CFG_SET_AVS_REF_SET_VAL(w)   (((w) & 0xFFFF0000) >> 16)
+#define CPU_SYS_GLB_AVS_CFG_SET_AVS_REF_SET_SET(w)   w |= ( 0xFFFF << 16)
+#define CPU_SYS_GLB_AVS_CFG_SET_AVS_REF_SET_CLR(w)   w &= ~( 0xFFFF << 16)
+
+#define CPU_SYS_GLB_AVS_CFG_SET_AVS_CLEAN_SET_POS      1
+#define CPU_SYS_GLB_AVS_CFG_SET_AVS_CLEAN_SET_LEN      1
+#define CPU_SYS_GLB_AVS_CFG_SET_AVS_CLEAN_SET_MASK     0x00000002
+#define CPU_SYS_GLB_AVS_CFG_SET_AVS_CLEAN_SET_VAL(w)   (((w) & 0x00000002) >> 1)
+#define CPU_SYS_GLB_AVS_CFG_SET_AVS_CLEAN_SET_SET(w)   w |= ( 0x1 << 1)
+#define CPU_SYS_GLB_AVS_CFG_SET_AVS_CLEAN_SET_CLR(w)   w &= ~( 0x1 << 1)
+
+#define CPU_SYS_GLB_AVS_CFG_SET_AVS_ENABLE_SET_POS      0
+#define CPU_SYS_GLB_AVS_CFG_SET_AVS_ENABLE_SET_LEN      1
+#define CPU_SYS_GLB_AVS_CFG_SET_AVS_ENABLE_SET_MASK     0x00000001
+#define CPU_SYS_GLB_AVS_CFG_SET_AVS_ENABLE_SET_VAL(w)   (((w) & 0x00000001) >> 0)
+#define CPU_SYS_GLB_AVS_CFG_SET_AVS_ENABLE_SET_SET(w)   w |= ( 0x1 << 0)
+#define CPU_SYS_GLB_AVS_CFG_SET_AVS_ENABLE_SET_CLR(w)   w &= ~( 0x1 << 0)
+
+// REGISTER : ROSC_TYP1_CFG_SET
+
+#define CPU_SYS_GLB_ROSC_TYP1_CFG_SET_ADDR      CPU_SYS_GLB_BASE_ADDR + 0x1060
+#define CPU_SYS_GLB_ROSC_TYP1_CFG_SET_RSTVAL    0x0
+#define CPU_SYS_GLB_ROSC_TYP1_CFG_SET_ALL1      0x0
+#define CPU_SYS_GLB_ROSC_TYP1_CFG_SET_ALL0      0x0
+#define CPU_SYS_GLB_ROSC_TYP1_CFG_SET_ALL5A     0x0
+#define CPU_SYS_GLB_ROSC_TYP1_CFG_SET_ALLA5     0x0
+
+// FIELD IN REGISTER : ROSC_TYP1_CFG_SET
+
+#define CPU_SYS_GLB_ROSC_TYP1_CFG_SET_ROSC_REF_SET_POS      16
+#define CPU_SYS_GLB_ROSC_TYP1_CFG_SET_ROSC_REF_SET_LEN      10
+#define CPU_SYS_GLB_ROSC_TYP1_CFG_SET_ROSC_REF_SET_MASK     0x03FF0000
+#define CPU_SYS_GLB_ROSC_TYP1_CFG_SET_ROSC_REF_SET_VAL(w)   (((w) & 0x03FF0000) >> 16)
+#define CPU_SYS_GLB_ROSC_TYP1_CFG_SET_ROSC_REF_SET_SET(w)   w |= ( 0x3FF << 16)
+#define CPU_SYS_GLB_ROSC_TYP1_CFG_SET_ROSC_REF_SET_CLR(w)   w &= ~( 0x3FF << 16)
+
+#define CPU_SYS_GLB_ROSC_TYP1_CFG_SET_ROSC_CHECK_EB_SET_POS      1
+#define CPU_SYS_GLB_ROSC_TYP1_CFG_SET_ROSC_CHECK_EB_SET_LEN      1
+#define CPU_SYS_GLB_ROSC_TYP1_CFG_SET_ROSC_CHECK_EB_SET_MASK     0x00000002
+#define CPU_SYS_GLB_ROSC_TYP1_CFG_SET_ROSC_CHECK_EB_SET_VAL(w)   (((w) & 0x00000002) >> 1)
+#define CPU_SYS_GLB_ROSC_TYP1_CFG_SET_ROSC_CHECK_EB_SET_SET(w)   w |= ( 0x1 << 1)
+#define CPU_SYS_GLB_ROSC_TYP1_CFG_SET_ROSC_CHECK_EB_SET_CLR(w)   w &= ~( 0x1 << 1)
+
+#define CPU_SYS_GLB_ROSC_TYP1_CFG_SET_ROSC_EN_SET_POS      0
+#define CPU_SYS_GLB_ROSC_TYP1_CFG_SET_ROSC_EN_SET_LEN      1
+#define CPU_SYS_GLB_ROSC_TYP1_CFG_SET_ROSC_EN_SET_MASK     0x00000001
+#define CPU_SYS_GLB_ROSC_TYP1_CFG_SET_ROSC_EN_SET_VAL(w)   (((w) & 0x00000001) >> 0)
+#define CPU_SYS_GLB_ROSC_TYP1_CFG_SET_ROSC_EN_SET_SET(w)   w |= ( 0x1 << 0)
+#define CPU_SYS_GLB_ROSC_TYP1_CFG_SET_ROSC_EN_SET_CLR(w)   w &= ~( 0x1 << 0)
+
+// REGISTER : ROSC_TYP2_CFG_SET
+
+#define CPU_SYS_GLB_ROSC_TYP2_CFG_SET_ADDR      CPU_SYS_GLB_BASE_ADDR + 0x1068
+#define CPU_SYS_GLB_ROSC_TYP2_CFG_SET_RSTVAL    0x0
+#define CPU_SYS_GLB_ROSC_TYP2_CFG_SET_ALL1      0x0
+#define CPU_SYS_GLB_ROSC_TYP2_CFG_SET_ALL0      0x0
+#define CPU_SYS_GLB_ROSC_TYP2_CFG_SET_ALL5A     0x0
+#define CPU_SYS_GLB_ROSC_TYP2_CFG_SET_ALLA5     0x0
+
+// FIELD IN REGISTER : ROSC_TYP2_CFG_SET
+
+#define CPU_SYS_GLB_ROSC_TYP2_CFG_SET_ROSC_REF_SET_POS      16
+#define CPU_SYS_GLB_ROSC_TYP2_CFG_SET_ROSC_REF_SET_LEN      10
+#define CPU_SYS_GLB_ROSC_TYP2_CFG_SET_ROSC_REF_SET_MASK     0x03FF0000
+#define CPU_SYS_GLB_ROSC_TYP2_CFG_SET_ROSC_REF_SET_VAL(w)   (((w) & 0x03FF0000) >> 16)
+#define CPU_SYS_GLB_ROSC_TYP2_CFG_SET_ROSC_REF_SET_SET(w)   w |= ( 0x3FF << 16)
+#define CPU_SYS_GLB_ROSC_TYP2_CFG_SET_ROSC_REF_SET_CLR(w)   w &= ~( 0x3FF << 16)
+
+#define CPU_SYS_GLB_ROSC_TYP2_CFG_SET_ROSC_CHECK_EB_SET_POS      1
+#define CPU_SYS_GLB_ROSC_TYP2_CFG_SET_ROSC_CHECK_EB_SET_LEN      1
+#define CPU_SYS_GLB_ROSC_TYP2_CFG_SET_ROSC_CHECK_EB_SET_MASK     0x00000002
+#define CPU_SYS_GLB_ROSC_TYP2_CFG_SET_ROSC_CHECK_EB_SET_VAL(w)   (((w) & 0x00000002) >> 1)
+#define CPU_SYS_GLB_ROSC_TYP2_CFG_SET_ROSC_CHECK_EB_SET_SET(w)   w |= ( 0x1 << 1)
+#define CPU_SYS_GLB_ROSC_TYP2_CFG_SET_ROSC_CHECK_EB_SET_CLR(w)   w &= ~( 0x1 << 1)
+
+#define CPU_SYS_GLB_ROSC_TYP2_CFG_SET_ROSC_EN_SET_POS      0
+#define CPU_SYS_GLB_ROSC_TYP2_CFG_SET_ROSC_EN_SET_LEN      1
+#define CPU_SYS_GLB_ROSC_TYP2_CFG_SET_ROSC_EN_SET_MASK     0x00000001
+#define CPU_SYS_GLB_ROSC_TYP2_CFG_SET_ROSC_EN_SET_VAL(w)   (((w) & 0x00000001) >> 0)
+#define CPU_SYS_GLB_ROSC_TYP2_CFG_SET_ROSC_EN_SET_SET(w)   w |= ( 0x1 << 0)
+#define CPU_SYS_GLB_ROSC_TYP2_CFG_SET_ROSC_EN_SET_CLR(w)   w &= ~( 0x1 << 0)
+
+// REGISTER : CA55_RESP_ERR_INT_SET
+
+#define CPU_SYS_GLB_CA55_RESP_ERR_INT_SET_ADDR      CPU_SYS_GLB_BASE_ADDR + 0x1070
+#define CPU_SYS_GLB_CA55_RESP_ERR_INT_SET_RSTVAL    0x0
+#define CPU_SYS_GLB_CA55_RESP_ERR_INT_SET_ALL1      0x0
+#define CPU_SYS_GLB_CA55_RESP_ERR_INT_SET_ALL0      0x0
+#define CPU_SYS_GLB_CA55_RESP_ERR_INT_SET_ALL5A     0x0
+#define CPU_SYS_GLB_CA55_RESP_ERR_INT_SET_ALLA5     0x0
+
+// FIELD IN REGISTER : CA55_RESP_ERR_INT_SET
+
+#define CPU_SYS_GLB_CA55_RESP_ERR_INT_SET_RESP2INT_BYPASS_SET_POS      24
+#define CPU_SYS_GLB_CA55_RESP_ERR_INT_SET_RESP2INT_BYPASS_SET_LEN      2
+#define CPU_SYS_GLB_CA55_RESP_ERR_INT_SET_RESP2INT_BYPASS_SET_MASK     0x03000000
+#define CPU_SYS_GLB_CA55_RESP_ERR_INT_SET_RESP2INT_BYPASS_SET_VAL(w)   (((w) & 0x03000000) >> 24)
+#define CPU_SYS_GLB_CA55_RESP_ERR_INT_SET_RESP2INT_BYPASS_SET_SET(w)   w |= ( 0x3 << 24)
+#define CPU_SYS_GLB_CA55_RESP_ERR_INT_SET_RESP2INT_BYPASS_SET_CLR(w)   w &= ~( 0x3 << 24)
+
+#define CPU_SYS_GLB_CA55_RESP_ERR_INT_SET_MASK_SET_POS      8
+#define CPU_SYS_GLB_CA55_RESP_ERR_INT_SET_MASK_SET_LEN      2
+#define CPU_SYS_GLB_CA55_RESP_ERR_INT_SET_MASK_SET_MASK     0x00000300
+#define CPU_SYS_GLB_CA55_RESP_ERR_INT_SET_MASK_SET_VAL(w)   (((w) & 0x00000300) >> 8)
+#define CPU_SYS_GLB_CA55_RESP_ERR_INT_SET_MASK_SET_SET(w)   w |= ( 0x3 << 8)
+#define CPU_SYS_GLB_CA55_RESP_ERR_INT_SET_MASK_SET_CLR(w)   w &= ~( 0x3 << 8)
+
+#define CPU_SYS_GLB_CA55_RESP_ERR_INT_SET_CLEAR_SET_POS      0
+#define CPU_SYS_GLB_CA55_RESP_ERR_INT_SET_CLEAR_SET_LEN      2
+#define CPU_SYS_GLB_CA55_RESP_ERR_INT_SET_CLEAR_SET_MASK     0x00000003
+#define CPU_SYS_GLB_CA55_RESP_ERR_INT_SET_CLEAR_SET_VAL(w)   (((w) & 0x00000003) >> 0)
+#define CPU_SYS_GLB_CA55_RESP_ERR_INT_SET_CLEAR_SET_SET(w)   w |= ( 0x3 << 0)
+#define CPU_SYS_GLB_CA55_RESP_ERR_INT_SET_CLEAR_SET_CLR(w)   w &= ~( 0x3 << 0)
+
+// REGISTER : CA55_QOS_SET
+
+#define CPU_SYS_GLB_CA55_QOS_SET_ADDR      CPU_SYS_GLB_BASE_ADDR + 0x1074
+#define CPU_SYS_GLB_CA55_QOS_SET_RSTVAL    0x0
+#define CPU_SYS_GLB_CA55_QOS_SET_ALL1      0x0
+#define CPU_SYS_GLB_CA55_QOS_SET_ALL0      0x0
+#define CPU_SYS_GLB_CA55_QOS_SET_ALL5A     0x0
+#define CPU_SYS_GLB_CA55_QOS_SET_ALLA5     0x0
+
+// FIELD IN REGISTER : CA55_QOS_SET
+
+#define CPU_SYS_GLB_CA55_QOS_SET_UPDATE_SET_POS      10
+#define CPU_SYS_GLB_CA55_QOS_SET_UPDATE_SET_LEN      1
+#define CPU_SYS_GLB_CA55_QOS_SET_UPDATE_SET_MASK     0x00000400
+#define CPU_SYS_GLB_CA55_QOS_SET_UPDATE_SET_VAL(w)   (((w) & 0x00000400) >> 10)
+#define CPU_SYS_GLB_CA55_QOS_SET_UPDATE_SET_SET(w)   w |= ( 0x1 << 10)
+#define CPU_SYS_GLB_CA55_QOS_SET_UPDATE_SET_CLR(w)   w &= ~( 0x1 << 10)
+
+#define CPU_SYS_GLB_CA55_QOS_SET_AW_FRC_SET_POS      9
+#define CPU_SYS_GLB_CA55_QOS_SET_AW_FRC_SET_LEN      1
+#define CPU_SYS_GLB_CA55_QOS_SET_AW_FRC_SET_MASK     0x00000200
+#define CPU_SYS_GLB_CA55_QOS_SET_AW_FRC_SET_VAL(w)   (((w) & 0x00000200) >> 9)
+#define CPU_SYS_GLB_CA55_QOS_SET_AW_FRC_SET_SET(w)   w |= ( 0x1 << 9)
+#define CPU_SYS_GLB_CA55_QOS_SET_AW_FRC_SET_CLR(w)   w &= ~( 0x1 << 9)
+
+#define CPU_SYS_GLB_CA55_QOS_SET_AR_FRC_SET_POS      8
+#define CPU_SYS_GLB_CA55_QOS_SET_AR_FRC_SET_LEN      1
+#define CPU_SYS_GLB_CA55_QOS_SET_AR_FRC_SET_MASK     0x00000100
+#define CPU_SYS_GLB_CA55_QOS_SET_AR_FRC_SET_VAL(w)   (((w) & 0x00000100) >> 8)
+#define CPU_SYS_GLB_CA55_QOS_SET_AR_FRC_SET_SET(w)   w |= ( 0x1 << 8)
+#define CPU_SYS_GLB_CA55_QOS_SET_AR_FRC_SET_CLR(w)   w &= ~( 0x1 << 8)
+
+#define CPU_SYS_GLB_CA55_QOS_SET_AW_SET_POS      4
+#define CPU_SYS_GLB_CA55_QOS_SET_AW_SET_LEN      4
+#define CPU_SYS_GLB_CA55_QOS_SET_AW_SET_MASK     0x000000F0
+#define CPU_SYS_GLB_CA55_QOS_SET_AW_SET_VAL(w)   (((w) & 0x000000F0) >> 4)
+#define CPU_SYS_GLB_CA55_QOS_SET_AW_SET_SET(w)   w |= ( 0xF << 4)
+#define CPU_SYS_GLB_CA55_QOS_SET_AW_SET_CLR(w)   w &= ~( 0xF << 4)
+
+#define CPU_SYS_GLB_CA55_QOS_SET_AR_SET_POS      0
+#define CPU_SYS_GLB_CA55_QOS_SET_AR_SET_LEN      4
+#define CPU_SYS_GLB_CA55_QOS_SET_AR_SET_MASK     0x0000000F
+#define CPU_SYS_GLB_CA55_QOS_SET_AR_SET_VAL(w)   (((w) & 0x0000000F) >> 0)
+#define CPU_SYS_GLB_CA55_QOS_SET_AR_SET_SET(w)   w |= ( 0xF << 0)
+#define CPU_SYS_GLB_CA55_QOS_SET_AR_SET_CLR(w)   w &= ~( 0xF << 0)
+
+// REGISTER : AXI_ASYNC_BRIDGE_SET
+
+#define CPU_SYS_GLB_AXI_ASYNC_BRIDGE_SET_ADDR      CPU_SYS_GLB_BASE_ADDR + 0x107C
+#define CPU_SYS_GLB_AXI_ASYNC_BRIDGE_SET_RSTVAL    0x0
+#define CPU_SYS_GLB_AXI_ASYNC_BRIDGE_SET_ALL1      0x0
+#define CPU_SYS_GLB_AXI_ASYNC_BRIDGE_SET_ALL0      0x0
+#define CPU_SYS_GLB_AXI_ASYNC_BRIDGE_SET_ALL5A     0x0
+#define CPU_SYS_GLB_AXI_ASYNC_BRIDGE_SET_ALLA5     0x0
+
+// FIELD IN REGISTER : AXI_ASYNC_BRIDGE_SET
+
+#define CPU_SYS_GLB_AXI_ASYNC_BRIDGE_SET_R_CLK_EN_SET_POS      9
+#define CPU_SYS_GLB_AXI_ASYNC_BRIDGE_SET_R_CLK_EN_SET_LEN      1
+#define CPU_SYS_GLB_AXI_ASYNC_BRIDGE_SET_R_CLK_EN_SET_MASK     0x00000200
+#define CPU_SYS_GLB_AXI_ASYNC_BRIDGE_SET_R_CLK_EN_SET_VAL(w)   (((w) & 0x00000200) >> 9)
+#define CPU_SYS_GLB_AXI_ASYNC_BRIDGE_SET_R_CLK_EN_SET_SET(w)   w |= ( 0x1 << 9)
+#define CPU_SYS_GLB_AXI_ASYNC_BRIDGE_SET_R_CLK_EN_SET_CLR(w)   w &= ~( 0x1 << 9)
+
+#define CPU_SYS_GLB_AXI_ASYNC_BRIDGE_SET_W_CLK_EN_SET_POS      8
+#define CPU_SYS_GLB_AXI_ASYNC_BRIDGE_SET_W_CLK_EN_SET_LEN      1
+#define CPU_SYS_GLB_AXI_ASYNC_BRIDGE_SET_W_CLK_EN_SET_MASK     0x00000100
+#define CPU_SYS_GLB_AXI_ASYNC_BRIDGE_SET_W_CLK_EN_SET_VAL(w)   (((w) & 0x00000100) >> 8)
+#define CPU_SYS_GLB_AXI_ASYNC_BRIDGE_SET_W_CLK_EN_SET_SET(w)   w |= ( 0x1 << 8)
+#define CPU_SYS_GLB_AXI_ASYNC_BRIDGE_SET_W_CLK_EN_SET_CLR(w)   w &= ~( 0x1 << 8)
+
+#define CPU_SYS_GLB_AXI_ASYNC_BRIDGE_SET_FRC_CLK_EN_SET_POS      0
+#define CPU_SYS_GLB_AXI_ASYNC_BRIDGE_SET_FRC_CLK_EN_SET_LEN      1
+#define CPU_SYS_GLB_AXI_ASYNC_BRIDGE_SET_FRC_CLK_EN_SET_MASK     0x00000001
+#define CPU_SYS_GLB_AXI_ASYNC_BRIDGE_SET_FRC_CLK_EN_SET_VAL(w)   (((w) & 0x00000001) >> 0)
+#define CPU_SYS_GLB_AXI_ASYNC_BRIDGE_SET_FRC_CLK_EN_SET_SET(w)   w |= ( 0x1 << 0)
+#define CPU_SYS_GLB_AXI_ASYNC_BRIDGE_SET_FRC_CLK_EN_SET_CLR(w)   w &= ~( 0x1 << 0)
+
+// REGISTER : ATCLK_QCHN_CFG_SET
+
+#define CPU_SYS_GLB_ATCLK_QCHN_CFG_SET_ADDR      CPU_SYS_GLB_BASE_ADDR + 0x10D8
+#define CPU_SYS_GLB_ATCLK_QCHN_CFG_SET_RSTVAL    0x0
+#define CPU_SYS_GLB_ATCLK_QCHN_CFG_SET_ALL1      0x0
+#define CPU_SYS_GLB_ATCLK_QCHN_CFG_SET_ALL0      0x0
+#define CPU_SYS_GLB_ATCLK_QCHN_CFG_SET_ALL5A     0x0
+#define CPU_SYS_GLB_ATCLK_QCHN_CFG_SET_ALLA5     0x0
+
+// FIELD IN REGISTER : ATCLK_QCHN_CFG_SET
+
+#define CPU_SYS_GLB_ATCLK_QCHN_CFG_SET_IDLE_EN_SET_POS      16
+#define CPU_SYS_GLB_ATCLK_QCHN_CFG_SET_IDLE_EN_SET_LEN      1
+#define CPU_SYS_GLB_ATCLK_QCHN_CFG_SET_IDLE_EN_SET_MASK     0x00010000
+#define CPU_SYS_GLB_ATCLK_QCHN_CFG_SET_IDLE_EN_SET_VAL(w)   (((w) & 0x00010000) >> 16)
+#define CPU_SYS_GLB_ATCLK_QCHN_CFG_SET_IDLE_EN_SET_SET(w)   w |= ( 0x1 << 16)
+#define CPU_SYS_GLB_ATCLK_QCHN_CFG_SET_IDLE_EN_SET_CLR(w)   w &= ~( 0x1 << 16)
+
+#define CPU_SYS_GLB_ATCLK_QCHN_CFG_SET_FRC_WORK_SET_POS      8
+#define CPU_SYS_GLB_ATCLK_QCHN_CFG_SET_FRC_WORK_SET_LEN      1
+#define CPU_SYS_GLB_ATCLK_QCHN_CFG_SET_FRC_WORK_SET_MASK     0x00000100
+#define CPU_SYS_GLB_ATCLK_QCHN_CFG_SET_FRC_WORK_SET_VAL(w)   (((w) & 0x00000100) >> 8)
+#define CPU_SYS_GLB_ATCLK_QCHN_CFG_SET_FRC_WORK_SET_SET(w)   w |= ( 0x1 << 8)
+#define CPU_SYS_GLB_ATCLK_QCHN_CFG_SET_FRC_WORK_SET_CLR(w)   w &= ~( 0x1 << 8)
+
+#define CPU_SYS_GLB_ATCLK_QCHN_CFG_SET_FRC_IDLE_SET_POS      0
+#define CPU_SYS_GLB_ATCLK_QCHN_CFG_SET_FRC_IDLE_SET_LEN      1
+#define CPU_SYS_GLB_ATCLK_QCHN_CFG_SET_FRC_IDLE_SET_MASK     0x00000001
+#define CPU_SYS_GLB_ATCLK_QCHN_CFG_SET_FRC_IDLE_SET_VAL(w)   (((w) & 0x00000001) >> 0)
+#define CPU_SYS_GLB_ATCLK_QCHN_CFG_SET_FRC_IDLE_SET_SET(w)   w |= ( 0x1 << 0)
+#define CPU_SYS_GLB_ATCLK_QCHN_CFG_SET_FRC_IDLE_SET_CLR(w)   w &= ~( 0x1 << 0)
+
+// REGISTER : GICCLK_QCHN_CFG_SET
+
+#define CPU_SYS_GLB_GICCLK_QCHN_CFG_SET_ADDR      CPU_SYS_GLB_BASE_ADDR + 0x10DC
+#define CPU_SYS_GLB_GICCLK_QCHN_CFG_SET_RSTVAL    0x0
+#define CPU_SYS_GLB_GICCLK_QCHN_CFG_SET_ALL1      0x0
+#define CPU_SYS_GLB_GICCLK_QCHN_CFG_SET_ALL0      0x0
+#define CPU_SYS_GLB_GICCLK_QCHN_CFG_SET_ALL5A     0x0
+#define CPU_SYS_GLB_GICCLK_QCHN_CFG_SET_ALLA5     0x0
+
+// FIELD IN REGISTER : GICCLK_QCHN_CFG_SET
+
+#define CPU_SYS_GLB_GICCLK_QCHN_CFG_SET_IDLE_EN_SET_POS      16
+#define CPU_SYS_GLB_GICCLK_QCHN_CFG_SET_IDLE_EN_SET_LEN      1
+#define CPU_SYS_GLB_GICCLK_QCHN_CFG_SET_IDLE_EN_SET_MASK     0x00010000
+#define CPU_SYS_GLB_GICCLK_QCHN_CFG_SET_IDLE_EN_SET_VAL(w)   (((w) & 0x00010000) >> 16)
+#define CPU_SYS_GLB_GICCLK_QCHN_CFG_SET_IDLE_EN_SET_SET(w)   w |= ( 0x1 << 16)
+#define CPU_SYS_GLB_GICCLK_QCHN_CFG_SET_IDLE_EN_SET_CLR(w)   w &= ~( 0x1 << 16)
+
+#define CPU_SYS_GLB_GICCLK_QCHN_CFG_SET_FRC_WORK_SET_POS      8
+#define CPU_SYS_GLB_GICCLK_QCHN_CFG_SET_FRC_WORK_SET_LEN      1
+#define CPU_SYS_GLB_GICCLK_QCHN_CFG_SET_FRC_WORK_SET_MASK     0x00000100
+#define CPU_SYS_GLB_GICCLK_QCHN_CFG_SET_FRC_WORK_SET_VAL(w)   (((w) & 0x00000100) >> 8)
+#define CPU_SYS_GLB_GICCLK_QCHN_CFG_SET_FRC_WORK_SET_SET(w)   w |= ( 0x1 << 8)
+#define CPU_SYS_GLB_GICCLK_QCHN_CFG_SET_FRC_WORK_SET_CLR(w)   w &= ~( 0x1 << 8)
+
+#define CPU_SYS_GLB_GICCLK_QCHN_CFG_SET_FRC_IDLE_SET_POS      0
+#define CPU_SYS_GLB_GICCLK_QCHN_CFG_SET_FRC_IDLE_SET_LEN      1
+#define CPU_SYS_GLB_GICCLK_QCHN_CFG_SET_FRC_IDLE_SET_MASK     0x00000001
+#define CPU_SYS_GLB_GICCLK_QCHN_CFG_SET_FRC_IDLE_SET_VAL(w)   (((w) & 0x00000001) >> 0)
+#define CPU_SYS_GLB_GICCLK_QCHN_CFG_SET_FRC_IDLE_SET_SET(w)   w |= ( 0x1 << 0)
+#define CPU_SYS_GLB_GICCLK_QCHN_CFG_SET_FRC_IDLE_SET_CLR(w)   w &= ~( 0x1 << 0)
+
+// REGISTER : PCLK_QCHN_CFG_SET
+
+#define CPU_SYS_GLB_PCLK_QCHN_CFG_SET_ADDR      CPU_SYS_GLB_BASE_ADDR + 0x10E0
+#define CPU_SYS_GLB_PCLK_QCHN_CFG_SET_RSTVAL    0x0
+#define CPU_SYS_GLB_PCLK_QCHN_CFG_SET_ALL1      0x0
+#define CPU_SYS_GLB_PCLK_QCHN_CFG_SET_ALL0      0x0
+#define CPU_SYS_GLB_PCLK_QCHN_CFG_SET_ALL5A     0x0
+#define CPU_SYS_GLB_PCLK_QCHN_CFG_SET_ALLA5     0x0
+
+// FIELD IN REGISTER : PCLK_QCHN_CFG_SET
+
+#define CPU_SYS_GLB_PCLK_QCHN_CFG_SET_IDLE_EN_SET_POS      16
+#define CPU_SYS_GLB_PCLK_QCHN_CFG_SET_IDLE_EN_SET_LEN      1
+#define CPU_SYS_GLB_PCLK_QCHN_CFG_SET_IDLE_EN_SET_MASK     0x00010000
+#define CPU_SYS_GLB_PCLK_QCHN_CFG_SET_IDLE_EN_SET_VAL(w)   (((w) & 0x00010000) >> 16)
+#define CPU_SYS_GLB_PCLK_QCHN_CFG_SET_IDLE_EN_SET_SET(w)   w |= ( 0x1 << 16)
+#define CPU_SYS_GLB_PCLK_QCHN_CFG_SET_IDLE_EN_SET_CLR(w)   w &= ~( 0x1 << 16)
+
+#define CPU_SYS_GLB_PCLK_QCHN_CFG_SET_FRC_WORK_SET_POS      8
+#define CPU_SYS_GLB_PCLK_QCHN_CFG_SET_FRC_WORK_SET_LEN      1
+#define CPU_SYS_GLB_PCLK_QCHN_CFG_SET_FRC_WORK_SET_MASK     0x00000100
+#define CPU_SYS_GLB_PCLK_QCHN_CFG_SET_FRC_WORK_SET_VAL(w)   (((w) & 0x00000100) >> 8)
+#define CPU_SYS_GLB_PCLK_QCHN_CFG_SET_FRC_WORK_SET_SET(w)   w |= ( 0x1 << 8)
+#define CPU_SYS_GLB_PCLK_QCHN_CFG_SET_FRC_WORK_SET_CLR(w)   w &= ~( 0x1 << 8)
+
+#define CPU_SYS_GLB_PCLK_QCHN_CFG_SET_FRC_IDLE_SET_POS      0
+#define CPU_SYS_GLB_PCLK_QCHN_CFG_SET_FRC_IDLE_SET_LEN      1
+#define CPU_SYS_GLB_PCLK_QCHN_CFG_SET_FRC_IDLE_SET_MASK     0x00000001
+#define CPU_SYS_GLB_PCLK_QCHN_CFG_SET_FRC_IDLE_SET_VAL(w)   (((w) & 0x00000001) >> 0)
+#define CPU_SYS_GLB_PCLK_QCHN_CFG_SET_FRC_IDLE_SET_SET(w)   w |= ( 0x1 << 0)
+#define CPU_SYS_GLB_PCLK_QCHN_CFG_SET_FRC_IDLE_SET_CLR(w)   w &= ~( 0x1 << 0)
+
+// REGISTER : SCLK_QCHN_CFG_SET
+
+#define CPU_SYS_GLB_SCLK_QCHN_CFG_SET_ADDR      CPU_SYS_GLB_BASE_ADDR + 0x10E4
+#define CPU_SYS_GLB_SCLK_QCHN_CFG_SET_RSTVAL    0x0
+#define CPU_SYS_GLB_SCLK_QCHN_CFG_SET_ALL1      0x0
+#define CPU_SYS_GLB_SCLK_QCHN_CFG_SET_ALL0      0x0
+#define CPU_SYS_GLB_SCLK_QCHN_CFG_SET_ALL5A     0x0
+#define CPU_SYS_GLB_SCLK_QCHN_CFG_SET_ALLA5     0x0
+
+// FIELD IN REGISTER : SCLK_QCHN_CFG_SET
+
+#define CPU_SYS_GLB_SCLK_QCHN_CFG_SET_IDLE_EN_SET_POS      16
+#define CPU_SYS_GLB_SCLK_QCHN_CFG_SET_IDLE_EN_SET_LEN      1
+#define CPU_SYS_GLB_SCLK_QCHN_CFG_SET_IDLE_EN_SET_MASK     0x00010000
+#define CPU_SYS_GLB_SCLK_QCHN_CFG_SET_IDLE_EN_SET_VAL(w)   (((w) & 0x00010000) >> 16)
+#define CPU_SYS_GLB_SCLK_QCHN_CFG_SET_IDLE_EN_SET_SET(w)   w |= ( 0x1 << 16)
+#define CPU_SYS_GLB_SCLK_QCHN_CFG_SET_IDLE_EN_SET_CLR(w)   w &= ~( 0x1 << 16)
+
+#define CPU_SYS_GLB_SCLK_QCHN_CFG_SET_FRC_WORK_SET_POS      8
+#define CPU_SYS_GLB_SCLK_QCHN_CFG_SET_FRC_WORK_SET_LEN      1
+#define CPU_SYS_GLB_SCLK_QCHN_CFG_SET_FRC_WORK_SET_MASK     0x00000100
+#define CPU_SYS_GLB_SCLK_QCHN_CFG_SET_FRC_WORK_SET_VAL(w)   (((w) & 0x00000100) >> 8)
+#define CPU_SYS_GLB_SCLK_QCHN_CFG_SET_FRC_WORK_SET_SET(w)   w |= ( 0x1 << 8)
+#define CPU_SYS_GLB_SCLK_QCHN_CFG_SET_FRC_WORK_SET_CLR(w)   w &= ~( 0x1 << 8)
+
+#define CPU_SYS_GLB_SCLK_QCHN_CFG_SET_FRC_IDLE_SET_POS      0
+#define CPU_SYS_GLB_SCLK_QCHN_CFG_SET_FRC_IDLE_SET_LEN      1
+#define CPU_SYS_GLB_SCLK_QCHN_CFG_SET_FRC_IDLE_SET_MASK     0x00000001
+#define CPU_SYS_GLB_SCLK_QCHN_CFG_SET_FRC_IDLE_SET_VAL(w)   (((w) & 0x00000001) >> 0)
+#define CPU_SYS_GLB_SCLK_QCHN_CFG_SET_FRC_IDLE_SET_SET(w)   w |= ( 0x1 << 0)
+#define CPU_SYS_GLB_SCLK_QCHN_CFG_SET_FRC_IDLE_SET_CLR(w)   w &= ~( 0x1 << 0)
+
+// REGISTER : QCHN_TIMEOUT_CFG_SET
+
+#define CPU_SYS_GLB_QCHN_TIMEOUT_CFG_SET_ADDR      CPU_SYS_GLB_BASE_ADDR + 0x10E8
+#define CPU_SYS_GLB_QCHN_TIMEOUT_CFG_SET_RSTVAL    0x0
+#define CPU_SYS_GLB_QCHN_TIMEOUT_CFG_SET_ALL1      0x0
+#define CPU_SYS_GLB_QCHN_TIMEOUT_CFG_SET_ALL0      0x0
+#define CPU_SYS_GLB_QCHN_TIMEOUT_CFG_SET_ALL5A     0x0
+#define CPU_SYS_GLB_QCHN_TIMEOUT_CFG_SET_ALLA5     0x0
+
+// FIELD IN REGISTER : QCHN_TIMEOUT_CFG_SET
+
+#define CPU_SYS_GLB_QCHN_TIMEOUT_CFG_SET_EN_SET_POS      16
+#define CPU_SYS_GLB_QCHN_TIMEOUT_CFG_SET_EN_SET_LEN      1
+#define CPU_SYS_GLB_QCHN_TIMEOUT_CFG_SET_EN_SET_MASK     0x00010000
+#define CPU_SYS_GLB_QCHN_TIMEOUT_CFG_SET_EN_SET_VAL(w)   (((w) & 0x00010000) >> 16)
+#define CPU_SYS_GLB_QCHN_TIMEOUT_CFG_SET_EN_SET_SET(w)   w |= ( 0x1 << 16)
+#define CPU_SYS_GLB_QCHN_TIMEOUT_CFG_SET_EN_SET_CLR(w)   w &= ~( 0x1 << 16)
+
+#define CPU_SYS_GLB_QCHN_TIMEOUT_CFG_SET_VALUE_SET_POS      0
+#define CPU_SYS_GLB_QCHN_TIMEOUT_CFG_SET_VALUE_SET_LEN      16
+#define CPU_SYS_GLB_QCHN_TIMEOUT_CFG_SET_VALUE_SET_MASK     0x0000FFFF
+#define CPU_SYS_GLB_QCHN_TIMEOUT_CFG_SET_VALUE_SET_VAL(w)   (((w) & 0x0000FFFF) >> 0)
+#define CPU_SYS_GLB_QCHN_TIMEOUT_CFG_SET_VALUE_SET_SET(w)   w |= ( 0xFFFF << 0)
+#define CPU_SYS_GLB_QCHN_TIMEOUT_CFG_SET_VALUE_SET_CLR(w)   w &= ~( 0xFFFF << 0)
+
+// REGISTER : CLK_BACKDOOR_SET
+
+#define CPU_SYS_GLB_CLK_BACKDOOR_SET_ADDR      CPU_SYS_GLB_BASE_ADDR + 0x10EC
+#define CPU_SYS_GLB_CLK_BACKDOOR_SET_RSTVAL    0x0
+#define CPU_SYS_GLB_CLK_BACKDOOR_SET_ALL1      0x0
+#define CPU_SYS_GLB_CLK_BACKDOOR_SET_ALL0      0x0
+#define CPU_SYS_GLB_CLK_BACKDOOR_SET_ALL5A     0x0
+#define CPU_SYS_GLB_CLK_BACKDOOR_SET_ALLA5     0x0
+
+// FIELD IN REGISTER : CLK_BACKDOOR_SET
+
+#define CPU_SYS_GLB_CLK_BACKDOOR_SET_SYS_SET_POS      8
+#define CPU_SYS_GLB_CLK_BACKDOOR_SET_SYS_SET_LEN      1
+#define CPU_SYS_GLB_CLK_BACKDOOR_SET_SYS_SET_MASK     0x00000100
+#define CPU_SYS_GLB_CLK_BACKDOOR_SET_SYS_SET_VAL(w)   (((w) & 0x00000100) >> 8)
+#define CPU_SYS_GLB_CLK_BACKDOOR_SET_SYS_SET_SET(w)   w |= ( 0x1 << 8)
+#define CPU_SYS_GLB_CLK_BACKDOOR_SET_SYS_SET_CLR(w)   w &= ~( 0x1 << 8)
+
+#define CPU_SYS_GLB_CLK_BACKDOOR_SET_CORE_SET_POS      0
+#define CPU_SYS_GLB_CLK_BACKDOOR_SET_CORE_SET_LEN      8
+#define CPU_SYS_GLB_CLK_BACKDOOR_SET_CORE_SET_MASK     0x000000FF
+#define CPU_SYS_GLB_CLK_BACKDOOR_SET_CORE_SET_VAL(w)   (((w) & 0x000000FF) >> 0)
+#define CPU_SYS_GLB_CLK_BACKDOOR_SET_CORE_SET_SET(w)   w |= ( 0xFF << 0)
+#define CPU_SYS_GLB_CLK_BACKDOOR_SET_CORE_SET_CLR(w)   w &= ~( 0xFF << 0)
+
+// REGISTER : DUMMY_SW_0_SET
+
+#define CPU_SYS_GLB_DUMMY_SW_0_SET_ADDR      CPU_SYS_GLB_BASE_ADDR + 0x10F4
+#define CPU_SYS_GLB_DUMMY_SW_0_SET_RSTVAL    0x0
+#define CPU_SYS_GLB_DUMMY_SW_0_SET_ALL1      0x0
+#define CPU_SYS_GLB_DUMMY_SW_0_SET_ALL0      0x0
+#define CPU_SYS_GLB_DUMMY_SW_0_SET_ALL5A     0x0
+#define CPU_SYS_GLB_DUMMY_SW_0_SET_ALLA5     0x0
+
+// FIELD IN REGISTER : DUMMY_SW_0_SET
+
+#define CPU_SYS_GLB_DUMMY_SW_0_SET_VALUE_SET_POS      0
+#define CPU_SYS_GLB_DUMMY_SW_0_SET_VALUE_SET_LEN      32
+#define CPU_SYS_GLB_DUMMY_SW_0_SET_VALUE_SET_MASK     0xFFFFFFFF
+#define CPU_SYS_GLB_DUMMY_SW_0_SET_VALUE_SET_VAL(w)   (((w) & 0xFFFFFFFF) >> 0)
+#define CPU_SYS_GLB_DUMMY_SW_0_SET_VALUE_SET_SET(w)   w |= ( 0xFFFFFFFF << 0)
+#define CPU_SYS_GLB_DUMMY_SW_0_SET_VALUE_SET_CLR(w)   w &= ~( 0xFFFFFFFF << 0)
+
+// REGISTER : DUMMY_SW_1_SET
+
+#define CPU_SYS_GLB_DUMMY_SW_1_SET_ADDR      CPU_SYS_GLB_BASE_ADDR + 0x10F8
+#define CPU_SYS_GLB_DUMMY_SW_1_SET_RSTVAL    0x0
+#define CPU_SYS_GLB_DUMMY_SW_1_SET_ALL1      0x0
+#define CPU_SYS_GLB_DUMMY_SW_1_SET_ALL0      0x0
+#define CPU_SYS_GLB_DUMMY_SW_1_SET_ALL5A     0x0
+#define CPU_SYS_GLB_DUMMY_SW_1_SET_ALLA5     0x0
+
+// FIELD IN REGISTER : DUMMY_SW_1_SET
+
+#define CPU_SYS_GLB_DUMMY_SW_1_SET_VALUE_SET_POS      0
+#define CPU_SYS_GLB_DUMMY_SW_1_SET_VALUE_SET_LEN      32
+#define CPU_SYS_GLB_DUMMY_SW_1_SET_VALUE_SET_MASK     0xFFFFFFFF
+#define CPU_SYS_GLB_DUMMY_SW_1_SET_VALUE_SET_VAL(w)   (((w) & 0xFFFFFFFF) >> 0)
+#define CPU_SYS_GLB_DUMMY_SW_1_SET_VALUE_SET_SET(w)   w |= ( 0xFFFFFFFF << 0)
+#define CPU_SYS_GLB_DUMMY_SW_1_SET_VALUE_SET_CLR(w)   w &= ~( 0xFFFFFFFF << 0)
+
+// REGISTER : QCHN_TIMEOUT_DENY_CFG_SET
+
+#define CPU_SYS_GLB_QCHN_TIMEOUT_DENY_CFG_SET_ADDR      CPU_SYS_GLB_BASE_ADDR + 0x1108
+#define CPU_SYS_GLB_QCHN_TIMEOUT_DENY_CFG_SET_RSTVAL    0x0
+#define CPU_SYS_GLB_QCHN_TIMEOUT_DENY_CFG_SET_ALL1      0x0
+#define CPU_SYS_GLB_QCHN_TIMEOUT_DENY_CFG_SET_ALL0      0x0
+#define CPU_SYS_GLB_QCHN_TIMEOUT_DENY_CFG_SET_ALL5A     0x0
+#define CPU_SYS_GLB_QCHN_TIMEOUT_DENY_CFG_SET_ALLA5     0x0
+
+// FIELD IN REGISTER : QCHN_TIMEOUT_DENY_CFG_SET
+
+#define CPU_SYS_GLB_QCHN_TIMEOUT_DENY_CFG_SET_EN_SET_POS      16
+#define CPU_SYS_GLB_QCHN_TIMEOUT_DENY_CFG_SET_EN_SET_LEN      1
+#define CPU_SYS_GLB_QCHN_TIMEOUT_DENY_CFG_SET_EN_SET_MASK     0x00010000
+#define CPU_SYS_GLB_QCHN_TIMEOUT_DENY_CFG_SET_EN_SET_VAL(w)   (((w) & 0x00010000) >> 16)
+#define CPU_SYS_GLB_QCHN_TIMEOUT_DENY_CFG_SET_EN_SET_SET(w)   w |= ( 0x1 << 16)
+#define CPU_SYS_GLB_QCHN_TIMEOUT_DENY_CFG_SET_EN_SET_CLR(w)   w &= ~( 0x1 << 16)
+
+#define CPU_SYS_GLB_QCHN_TIMEOUT_DENY_CFG_SET_VALUE_SET_POS      0
+#define CPU_SYS_GLB_QCHN_TIMEOUT_DENY_CFG_SET_VALUE_SET_LEN      16
+#define CPU_SYS_GLB_QCHN_TIMEOUT_DENY_CFG_SET_VALUE_SET_MASK     0x0000FFFF
+#define CPU_SYS_GLB_QCHN_TIMEOUT_DENY_CFG_SET_VALUE_SET_VAL(w)   (((w) & 0x0000FFFF) >> 0)
+#define CPU_SYS_GLB_QCHN_TIMEOUT_DENY_CFG_SET_VALUE_SET_SET(w)   w |= ( 0xFFFF << 0)
+#define CPU_SYS_GLB_QCHN_TIMEOUT_DENY_CFG_SET_VALUE_SET_CLR(w)   w &= ~( 0xFFFF << 0)
+
+// REGISTER : CORE0_CFG_CLR
+
+#define CPU_SYS_GLB_CORE0_CFG_CLR_ADDR      CPU_SYS_GLB_BASE_ADDR + 0x2000
+#define CPU_SYS_GLB_CORE0_CFG_CLR_RSTVAL    0x0
+#define CPU_SYS_GLB_CORE0_CFG_CLR_ALL1      0x0
+#define CPU_SYS_GLB_CORE0_CFG_CLR_ALL0      0x0
+#define CPU_SYS_GLB_CORE0_CFG_CLR_ALL5A     0x0
+#define CPU_SYS_GLB_CORE0_CFG_CLR_ALLA5     0x0
+
+// FIELD IN REGISTER : CORE0_CFG_CLR
+
+#define CPU_SYS_GLB_CORE0_CFG_CLR_CFGTE_CLR_POS      8
+#define CPU_SYS_GLB_CORE0_CFG_CLR_CFGTE_CLR_LEN      1
+#define CPU_SYS_GLB_CORE0_CFG_CLR_CFGTE_CLR_MASK     0x00000100
+#define CPU_SYS_GLB_CORE0_CFG_CLR_CFGTE_CLR_VAL(w)   (((w) & 0x00000100) >> 8)
+#define CPU_SYS_GLB_CORE0_CFG_CLR_CFGTE_CLR_SET(w)   w |= ( 0x1 << 8)
+#define CPU_SYS_GLB_CORE0_CFG_CLR_CFGTE_CLR_CLR(w)   w &= ~( 0x1 << 8)
+
+#define CPU_SYS_GLB_CORE0_CFG_CLR_CFGEND_CLR_POS      0
+#define CPU_SYS_GLB_CORE0_CFG_CLR_CFGEND_CLR_LEN      1
+#define CPU_SYS_GLB_CORE0_CFG_CLR_CFGEND_CLR_MASK     0x00000001
+#define CPU_SYS_GLB_CORE0_CFG_CLR_CFGEND_CLR_VAL(w)   (((w) & 0x00000001) >> 0)
+#define CPU_SYS_GLB_CORE0_CFG_CLR_CFGEND_CLR_SET(w)   w |= ( 0x1 << 0)
+#define CPU_SYS_GLB_CORE0_CFG_CLR_CFGEND_CLR_CLR(w)   w &= ~( 0x1 << 0)
+
+// REGISTER : CORE1_CFG_CLR
+
+#define CPU_SYS_GLB_CORE1_CFG_CLR_ADDR      CPU_SYS_GLB_BASE_ADDR + 0x2004
+#define CPU_SYS_GLB_CORE1_CFG_CLR_RSTVAL    0x0
+#define CPU_SYS_GLB_CORE1_CFG_CLR_ALL1      0x0
+#define CPU_SYS_GLB_CORE1_CFG_CLR_ALL0      0x0
+#define CPU_SYS_GLB_CORE1_CFG_CLR_ALL5A     0x0
+#define CPU_SYS_GLB_CORE1_CFG_CLR_ALLA5     0x0
+
+// FIELD IN REGISTER : CORE1_CFG_CLR
+
+#define CPU_SYS_GLB_CORE1_CFG_CLR_AA64NAA32_CLR_POS      24
+#define CPU_SYS_GLB_CORE1_CFG_CLR_AA64NAA32_CLR_LEN      1
+#define CPU_SYS_GLB_CORE1_CFG_CLR_AA64NAA32_CLR_MASK     0x01000000
+#define CPU_SYS_GLB_CORE1_CFG_CLR_AA64NAA32_CLR_VAL(w)   (((w) & 0x01000000) >> 24)
+#define CPU_SYS_GLB_CORE1_CFG_CLR_AA64NAA32_CLR_SET(w)   w |= ( 0x1 << 24)
+#define CPU_SYS_GLB_CORE1_CFG_CLR_AA64NAA32_CLR_CLR(w)   w &= ~( 0x1 << 24)
+
+#define CPU_SYS_GLB_CORE1_CFG_CLR_VINITHI_CLR_POS      16
+#define CPU_SYS_GLB_CORE1_CFG_CLR_VINITHI_CLR_LEN      1
+#define CPU_SYS_GLB_CORE1_CFG_CLR_VINITHI_CLR_MASK     0x00010000
+#define CPU_SYS_GLB_CORE1_CFG_CLR_VINITHI_CLR_VAL(w)   (((w) & 0x00010000) >> 16)
+#define CPU_SYS_GLB_CORE1_CFG_CLR_VINITHI_CLR_SET(w)   w |= ( 0x1 << 16)
+#define CPU_SYS_GLB_CORE1_CFG_CLR_VINITHI_CLR_CLR(w)   w &= ~( 0x1 << 16)
+
+#define CPU_SYS_GLB_CORE1_CFG_CLR_CFGTE_CLR_POS      8
+#define CPU_SYS_GLB_CORE1_CFG_CLR_CFGTE_CLR_LEN      1
+#define CPU_SYS_GLB_CORE1_CFG_CLR_CFGTE_CLR_MASK     0x00000100
+#define CPU_SYS_GLB_CORE1_CFG_CLR_CFGTE_CLR_VAL(w)   (((w) & 0x00000100) >> 8)
+#define CPU_SYS_GLB_CORE1_CFG_CLR_CFGTE_CLR_SET(w)   w |= ( 0x1 << 8)
+#define CPU_SYS_GLB_CORE1_CFG_CLR_CFGTE_CLR_CLR(w)   w &= ~( 0x1 << 8)
+
+#define CPU_SYS_GLB_CORE1_CFG_CLR_CFGEND_CLR_POS      0
+#define CPU_SYS_GLB_CORE1_CFG_CLR_CFGEND_CLR_LEN      1
+#define CPU_SYS_GLB_CORE1_CFG_CLR_CFGEND_CLR_MASK     0x00000001
+#define CPU_SYS_GLB_CORE1_CFG_CLR_CFGEND_CLR_VAL(w)   (((w) & 0x00000001) >> 0)
+#define CPU_SYS_GLB_CORE1_CFG_CLR_CFGEND_CLR_SET(w)   w |= ( 0x1 << 0)
+#define CPU_SYS_GLB_CORE1_CFG_CLR_CFGEND_CLR_CLR(w)   w &= ~( 0x1 << 0)
+
+// REGISTER : CORE2_CFG_CLR
+
+#define CPU_SYS_GLB_CORE2_CFG_CLR_ADDR      CPU_SYS_GLB_BASE_ADDR + 0x2008
+#define CPU_SYS_GLB_CORE2_CFG_CLR_RSTVAL    0x0
+#define CPU_SYS_GLB_CORE2_CFG_CLR_ALL1      0x0
+#define CPU_SYS_GLB_CORE2_CFG_CLR_ALL0      0x0
+#define CPU_SYS_GLB_CORE2_CFG_CLR_ALL5A     0x0
+#define CPU_SYS_GLB_CORE2_CFG_CLR_ALLA5     0x0
+
+// FIELD IN REGISTER : CORE2_CFG_CLR
+
+#define CPU_SYS_GLB_CORE2_CFG_CLR_AA64NAA32_CLR_POS      24
+#define CPU_SYS_GLB_CORE2_CFG_CLR_AA64NAA32_CLR_LEN      1
+#define CPU_SYS_GLB_CORE2_CFG_CLR_AA64NAA32_CLR_MASK     0x01000000
+#define CPU_SYS_GLB_CORE2_CFG_CLR_AA64NAA32_CLR_VAL(w)   (((w) & 0x01000000) >> 24)
+#define CPU_SYS_GLB_CORE2_CFG_CLR_AA64NAA32_CLR_SET(w)   w |= ( 0x1 << 24)
+#define CPU_SYS_GLB_CORE2_CFG_CLR_AA64NAA32_CLR_CLR(w)   w &= ~( 0x1 << 24)
+
+#define CPU_SYS_GLB_CORE2_CFG_CLR_VINITHI_CLR_POS      16
+#define CPU_SYS_GLB_CORE2_CFG_CLR_VINITHI_CLR_LEN      1
+#define CPU_SYS_GLB_CORE2_CFG_CLR_VINITHI_CLR_MASK     0x00010000
+#define CPU_SYS_GLB_CORE2_CFG_CLR_VINITHI_CLR_VAL(w)   (((w) & 0x00010000) >> 16)
+#define CPU_SYS_GLB_CORE2_CFG_CLR_VINITHI_CLR_SET(w)   w |= ( 0x1 << 16)
+#define CPU_SYS_GLB_CORE2_CFG_CLR_VINITHI_CLR_CLR(w)   w &= ~( 0x1 << 16)
+
+#define CPU_SYS_GLB_CORE2_CFG_CLR_CFGTE_CLR_POS      8
+#define CPU_SYS_GLB_CORE2_CFG_CLR_CFGTE_CLR_LEN      1
+#define CPU_SYS_GLB_CORE2_CFG_CLR_CFGTE_CLR_MASK     0x00000100
+#define CPU_SYS_GLB_CORE2_CFG_CLR_CFGTE_CLR_VAL(w)   (((w) & 0x00000100) >> 8)
+#define CPU_SYS_GLB_CORE2_CFG_CLR_CFGTE_CLR_SET(w)   w |= ( 0x1 << 8)
+#define CPU_SYS_GLB_CORE2_CFG_CLR_CFGTE_CLR_CLR(w)   w &= ~( 0x1 << 8)
+
+#define CPU_SYS_GLB_CORE2_CFG_CLR_CFGEND_CLR_POS      0
+#define CPU_SYS_GLB_CORE2_CFG_CLR_CFGEND_CLR_LEN      1
+#define CPU_SYS_GLB_CORE2_CFG_CLR_CFGEND_CLR_MASK     0x00000001
+#define CPU_SYS_GLB_CORE2_CFG_CLR_CFGEND_CLR_VAL(w)   (((w) & 0x00000001) >> 0)
+#define CPU_SYS_GLB_CORE2_CFG_CLR_CFGEND_CLR_SET(w)   w |= ( 0x1 << 0)
+#define CPU_SYS_GLB_CORE2_CFG_CLR_CFGEND_CLR_CLR(w)   w &= ~( 0x1 << 0)
+
+// REGISTER : CORE3_CFG_CLR
+
+#define CPU_SYS_GLB_CORE3_CFG_CLR_ADDR      CPU_SYS_GLB_BASE_ADDR + 0x200C
+#define CPU_SYS_GLB_CORE3_CFG_CLR_RSTVAL    0x0
+#define CPU_SYS_GLB_CORE3_CFG_CLR_ALL1      0x0
+#define CPU_SYS_GLB_CORE3_CFG_CLR_ALL0      0x0
+#define CPU_SYS_GLB_CORE3_CFG_CLR_ALL5A     0x0
+#define CPU_SYS_GLB_CORE3_CFG_CLR_ALLA5     0x0
+
+// FIELD IN REGISTER : CORE3_CFG_CLR
+
+#define CPU_SYS_GLB_CORE3_CFG_CLR_AA64NAA32_CLR_POS      24
+#define CPU_SYS_GLB_CORE3_CFG_CLR_AA64NAA32_CLR_LEN      1
+#define CPU_SYS_GLB_CORE3_CFG_CLR_AA64NAA32_CLR_MASK     0x01000000
+#define CPU_SYS_GLB_CORE3_CFG_CLR_AA64NAA32_CLR_VAL(w)   (((w) & 0x01000000) >> 24)
+#define CPU_SYS_GLB_CORE3_CFG_CLR_AA64NAA32_CLR_SET(w)   w |= ( 0x1 << 24)
+#define CPU_SYS_GLB_CORE3_CFG_CLR_AA64NAA32_CLR_CLR(w)   w &= ~( 0x1 << 24)
+
+#define CPU_SYS_GLB_CORE3_CFG_CLR_VINITHI_CLR_POS      16
+#define CPU_SYS_GLB_CORE3_CFG_CLR_VINITHI_CLR_LEN      1
+#define CPU_SYS_GLB_CORE3_CFG_CLR_VINITHI_CLR_MASK     0x00010000
+#define CPU_SYS_GLB_CORE3_CFG_CLR_VINITHI_CLR_VAL(w)   (((w) & 0x00010000) >> 16)
+#define CPU_SYS_GLB_CORE3_CFG_CLR_VINITHI_CLR_SET(w)   w |= ( 0x1 << 16)
+#define CPU_SYS_GLB_CORE3_CFG_CLR_VINITHI_CLR_CLR(w)   w &= ~( 0x1 << 16)
+
+#define CPU_SYS_GLB_CORE3_CFG_CLR_CFGTE_CLR_POS      8
+#define CPU_SYS_GLB_CORE3_CFG_CLR_CFGTE_CLR_LEN      1
+#define CPU_SYS_GLB_CORE3_CFG_CLR_CFGTE_CLR_MASK     0x00000100
+#define CPU_SYS_GLB_CORE3_CFG_CLR_CFGTE_CLR_VAL(w)   (((w) & 0x00000100) >> 8)
+#define CPU_SYS_GLB_CORE3_CFG_CLR_CFGTE_CLR_SET(w)   w |= ( 0x1 << 8)
+#define CPU_SYS_GLB_CORE3_CFG_CLR_CFGTE_CLR_CLR(w)   w &= ~( 0x1 << 8)
+
+#define CPU_SYS_GLB_CORE3_CFG_CLR_CFGEND_CLR_POS      0
+#define CPU_SYS_GLB_CORE3_CFG_CLR_CFGEND_CLR_LEN      1
+#define CPU_SYS_GLB_CORE3_CFG_CLR_CFGEND_CLR_MASK     0x00000001
+#define CPU_SYS_GLB_CORE3_CFG_CLR_CFGEND_CLR_VAL(w)   (((w) & 0x00000001) >> 0)
+#define CPU_SYS_GLB_CORE3_CFG_CLR_CFGEND_CLR_SET(w)   w |= ( 0x1 << 0)
+#define CPU_SYS_GLB_CORE3_CFG_CLR_CFGEND_CLR_CLR(w)   w &= ~( 0x1 << 0)
+
+// REGISTER : CORE4_CFG_CLR
+
+#define CPU_SYS_GLB_CORE4_CFG_CLR_ADDR      CPU_SYS_GLB_BASE_ADDR + 0x2010
+#define CPU_SYS_GLB_CORE4_CFG_CLR_RSTVAL    0x0
+#define CPU_SYS_GLB_CORE4_CFG_CLR_ALL1      0x0
+#define CPU_SYS_GLB_CORE4_CFG_CLR_ALL0      0x0
+#define CPU_SYS_GLB_CORE4_CFG_CLR_ALL5A     0x0
+#define CPU_SYS_GLB_CORE4_CFG_CLR_ALLA5     0x0
+
+// FIELD IN REGISTER : CORE4_CFG_CLR
+
+#define CPU_SYS_GLB_CORE4_CFG_CLR_AA64NAA32_CLR_POS      24
+#define CPU_SYS_GLB_CORE4_CFG_CLR_AA64NAA32_CLR_LEN      1
+#define CPU_SYS_GLB_CORE4_CFG_CLR_AA64NAA32_CLR_MASK     0x01000000
+#define CPU_SYS_GLB_CORE4_CFG_CLR_AA64NAA32_CLR_VAL(w)   (((w) & 0x01000000) >> 24)
+#define CPU_SYS_GLB_CORE4_CFG_CLR_AA64NAA32_CLR_SET(w)   w |= ( 0x1 << 24)
+#define CPU_SYS_GLB_CORE4_CFG_CLR_AA64NAA32_CLR_CLR(w)   w &= ~( 0x1 << 24)
+
+#define CPU_SYS_GLB_CORE4_CFG_CLR_VINITHI_CLR_POS      16
+#define CPU_SYS_GLB_CORE4_CFG_CLR_VINITHI_CLR_LEN      1
+#define CPU_SYS_GLB_CORE4_CFG_CLR_VINITHI_CLR_MASK     0x00010000
+#define CPU_SYS_GLB_CORE4_CFG_CLR_VINITHI_CLR_VAL(w)   (((w) & 0x00010000) >> 16)
+#define CPU_SYS_GLB_CORE4_CFG_CLR_VINITHI_CLR_SET(w)   w |= ( 0x1 << 16)
+#define CPU_SYS_GLB_CORE4_CFG_CLR_VINITHI_CLR_CLR(w)   w &= ~( 0x1 << 16)
+
+#define CPU_SYS_GLB_CORE4_CFG_CLR_CFGTE_CLR_POS      8
+#define CPU_SYS_GLB_CORE4_CFG_CLR_CFGTE_CLR_LEN      1
+#define CPU_SYS_GLB_CORE4_CFG_CLR_CFGTE_CLR_MASK     0x00000100
+#define CPU_SYS_GLB_CORE4_CFG_CLR_CFGTE_CLR_VAL(w)   (((w) & 0x00000100) >> 8)
+#define CPU_SYS_GLB_CORE4_CFG_CLR_CFGTE_CLR_SET(w)   w |= ( 0x1 << 8)
+#define CPU_SYS_GLB_CORE4_CFG_CLR_CFGTE_CLR_CLR(w)   w &= ~( 0x1 << 8)
+
+#define CPU_SYS_GLB_CORE4_CFG_CLR_CFGEND_CLR_POS      0
+#define CPU_SYS_GLB_CORE4_CFG_CLR_CFGEND_CLR_LEN      1
+#define CPU_SYS_GLB_CORE4_CFG_CLR_CFGEND_CLR_MASK     0x00000001
+#define CPU_SYS_GLB_CORE4_CFG_CLR_CFGEND_CLR_VAL(w)   (((w) & 0x00000001) >> 0)
+#define CPU_SYS_GLB_CORE4_CFG_CLR_CFGEND_CLR_SET(w)   w |= ( 0x1 << 0)
+#define CPU_SYS_GLB_CORE4_CFG_CLR_CFGEND_CLR_CLR(w)   w &= ~( 0x1 << 0)
+
+// REGISTER : CORE5_CFG_CLR
+
+#define CPU_SYS_GLB_CORE5_CFG_CLR_ADDR      CPU_SYS_GLB_BASE_ADDR + 0x2014
+#define CPU_SYS_GLB_CORE5_CFG_CLR_RSTVAL    0x0
+#define CPU_SYS_GLB_CORE5_CFG_CLR_ALL1      0x0
+#define CPU_SYS_GLB_CORE5_CFG_CLR_ALL0      0x0
+#define CPU_SYS_GLB_CORE5_CFG_CLR_ALL5A     0x0
+#define CPU_SYS_GLB_CORE5_CFG_CLR_ALLA5     0x0
+
+// FIELD IN REGISTER : CORE5_CFG_CLR
+
+#define CPU_SYS_GLB_CORE5_CFG_CLR_AA64NAA32_CLR_POS      24
+#define CPU_SYS_GLB_CORE5_CFG_CLR_AA64NAA32_CLR_LEN      1
+#define CPU_SYS_GLB_CORE5_CFG_CLR_AA64NAA32_CLR_MASK     0x01000000
+#define CPU_SYS_GLB_CORE5_CFG_CLR_AA64NAA32_CLR_VAL(w)   (((w) & 0x01000000) >> 24)
+#define CPU_SYS_GLB_CORE5_CFG_CLR_AA64NAA32_CLR_SET(w)   w |= ( 0x1 << 24)
+#define CPU_SYS_GLB_CORE5_CFG_CLR_AA64NAA32_CLR_CLR(w)   w &= ~( 0x1 << 24)
+
+#define CPU_SYS_GLB_CORE5_CFG_CLR_VINITHI_CLR_POS      16
+#define CPU_SYS_GLB_CORE5_CFG_CLR_VINITHI_CLR_LEN      1
+#define CPU_SYS_GLB_CORE5_CFG_CLR_VINITHI_CLR_MASK     0x00010000
+#define CPU_SYS_GLB_CORE5_CFG_CLR_VINITHI_CLR_VAL(w)   (((w) & 0x00010000) >> 16)
+#define CPU_SYS_GLB_CORE5_CFG_CLR_VINITHI_CLR_SET(w)   w |= ( 0x1 << 16)
+#define CPU_SYS_GLB_CORE5_CFG_CLR_VINITHI_CLR_CLR(w)   w &= ~( 0x1 << 16)
+
+#define CPU_SYS_GLB_CORE5_CFG_CLR_CFGTE_CLR_POS      8
+#define CPU_SYS_GLB_CORE5_CFG_CLR_CFGTE_CLR_LEN      1
+#define CPU_SYS_GLB_CORE5_CFG_CLR_CFGTE_CLR_MASK     0x00000100
+#define CPU_SYS_GLB_CORE5_CFG_CLR_CFGTE_CLR_VAL(w)   (((w) & 0x00000100) >> 8)
+#define CPU_SYS_GLB_CORE5_CFG_CLR_CFGTE_CLR_SET(w)   w |= ( 0x1 << 8)
+#define CPU_SYS_GLB_CORE5_CFG_CLR_CFGTE_CLR_CLR(w)   w &= ~( 0x1 << 8)
+
+#define CPU_SYS_GLB_CORE5_CFG_CLR_CFGEND_CLR_POS      0
+#define CPU_SYS_GLB_CORE5_CFG_CLR_CFGEND_CLR_LEN      1
+#define CPU_SYS_GLB_CORE5_CFG_CLR_CFGEND_CLR_MASK     0x00000001
+#define CPU_SYS_GLB_CORE5_CFG_CLR_CFGEND_CLR_VAL(w)   (((w) & 0x00000001) >> 0)
+#define CPU_SYS_GLB_CORE5_CFG_CLR_CFGEND_CLR_SET(w)   w |= ( 0x1 << 0)
+#define CPU_SYS_GLB_CORE5_CFG_CLR_CFGEND_CLR_CLR(w)   w &= ~( 0x1 << 0)
+
+// REGISTER : CORE6_CFG_CLR
+
+#define CPU_SYS_GLB_CORE6_CFG_CLR_ADDR      CPU_SYS_GLB_BASE_ADDR + 0x2018
+#define CPU_SYS_GLB_CORE6_CFG_CLR_RSTVAL    0x0
+#define CPU_SYS_GLB_CORE6_CFG_CLR_ALL1      0x0
+#define CPU_SYS_GLB_CORE6_CFG_CLR_ALL0      0x0
+#define CPU_SYS_GLB_CORE6_CFG_CLR_ALL5A     0x0
+#define CPU_SYS_GLB_CORE6_CFG_CLR_ALLA5     0x0
+
+// FIELD IN REGISTER : CORE6_CFG_CLR
+
+#define CPU_SYS_GLB_CORE6_CFG_CLR_AA64NAA32_CLR_POS      24
+#define CPU_SYS_GLB_CORE6_CFG_CLR_AA64NAA32_CLR_LEN      1
+#define CPU_SYS_GLB_CORE6_CFG_CLR_AA64NAA32_CLR_MASK     0x01000000
+#define CPU_SYS_GLB_CORE6_CFG_CLR_AA64NAA32_CLR_VAL(w)   (((w) & 0x01000000) >> 24)
+#define CPU_SYS_GLB_CORE6_CFG_CLR_AA64NAA32_CLR_SET(w)   w |= ( 0x1 << 24)
+#define CPU_SYS_GLB_CORE6_CFG_CLR_AA64NAA32_CLR_CLR(w)   w &= ~( 0x1 << 24)
+
+#define CPU_SYS_GLB_CORE6_CFG_CLR_VINITHI_CLR_POS      16
+#define CPU_SYS_GLB_CORE6_CFG_CLR_VINITHI_CLR_LEN      1
+#define CPU_SYS_GLB_CORE6_CFG_CLR_VINITHI_CLR_MASK     0x00010000
+#define CPU_SYS_GLB_CORE6_CFG_CLR_VINITHI_CLR_VAL(w)   (((w) & 0x00010000) >> 16)
+#define CPU_SYS_GLB_CORE6_CFG_CLR_VINITHI_CLR_SET(w)   w |= ( 0x1 << 16)
+#define CPU_SYS_GLB_CORE6_CFG_CLR_VINITHI_CLR_CLR(w)   w &= ~( 0x1 << 16)
+
+#define CPU_SYS_GLB_CORE6_CFG_CLR_CFGTE_CLR_POS      8
+#define CPU_SYS_GLB_CORE6_CFG_CLR_CFGTE_CLR_LEN      1
+#define CPU_SYS_GLB_CORE6_CFG_CLR_CFGTE_CLR_MASK     0x00000100
+#define CPU_SYS_GLB_CORE6_CFG_CLR_CFGTE_CLR_VAL(w)   (((w) & 0x00000100) >> 8)
+#define CPU_SYS_GLB_CORE6_CFG_CLR_CFGTE_CLR_SET(w)   w |= ( 0x1 << 8)
+#define CPU_SYS_GLB_CORE6_CFG_CLR_CFGTE_CLR_CLR(w)   w &= ~( 0x1 << 8)
+
+#define CPU_SYS_GLB_CORE6_CFG_CLR_CFGEND_CLR_POS      0
+#define CPU_SYS_GLB_CORE6_CFG_CLR_CFGEND_CLR_LEN      1
+#define CPU_SYS_GLB_CORE6_CFG_CLR_CFGEND_CLR_MASK     0x00000001
+#define CPU_SYS_GLB_CORE6_CFG_CLR_CFGEND_CLR_VAL(w)   (((w) & 0x00000001) >> 0)
+#define CPU_SYS_GLB_CORE6_CFG_CLR_CFGEND_CLR_SET(w)   w |= ( 0x1 << 0)
+#define CPU_SYS_GLB_CORE6_CFG_CLR_CFGEND_CLR_CLR(w)   w &= ~( 0x1 << 0)
+
+// REGISTER : CORE7_CFG_CLR
+
+#define CPU_SYS_GLB_CORE7_CFG_CLR_ADDR      CPU_SYS_GLB_BASE_ADDR + 0x201C
+#define CPU_SYS_GLB_CORE7_CFG_CLR_RSTVAL    0x0
+#define CPU_SYS_GLB_CORE7_CFG_CLR_ALL1      0x0
+#define CPU_SYS_GLB_CORE7_CFG_CLR_ALL0      0x0
+#define CPU_SYS_GLB_CORE7_CFG_CLR_ALL5A     0x0
+#define CPU_SYS_GLB_CORE7_CFG_CLR_ALLA5     0x0
+
+// FIELD IN REGISTER : CORE7_CFG_CLR
+
+#define CPU_SYS_GLB_CORE7_CFG_CLR_AA64NAA32_CLR_POS      24
+#define CPU_SYS_GLB_CORE7_CFG_CLR_AA64NAA32_CLR_LEN      1
+#define CPU_SYS_GLB_CORE7_CFG_CLR_AA64NAA32_CLR_MASK     0x01000000
+#define CPU_SYS_GLB_CORE7_CFG_CLR_AA64NAA32_CLR_VAL(w)   (((w) & 0x01000000) >> 24)
+#define CPU_SYS_GLB_CORE7_CFG_CLR_AA64NAA32_CLR_SET(w)   w |= ( 0x1 << 24)
+#define CPU_SYS_GLB_CORE7_CFG_CLR_AA64NAA32_CLR_CLR(w)   w &= ~( 0x1 << 24)
+
+#define CPU_SYS_GLB_CORE7_CFG_CLR_VINITHI_CLR_POS      16
+#define CPU_SYS_GLB_CORE7_CFG_CLR_VINITHI_CLR_LEN      1
+#define CPU_SYS_GLB_CORE7_CFG_CLR_VINITHI_CLR_MASK     0x00010000
+#define CPU_SYS_GLB_CORE7_CFG_CLR_VINITHI_CLR_VAL(w)   (((w) & 0x00010000) >> 16)
+#define CPU_SYS_GLB_CORE7_CFG_CLR_VINITHI_CLR_SET(w)   w |= ( 0x1 << 16)
+#define CPU_SYS_GLB_CORE7_CFG_CLR_VINITHI_CLR_CLR(w)   w &= ~( 0x1 << 16)
+
+#define CPU_SYS_GLB_CORE7_CFG_CLR_CFGTE_CLR_POS      8
+#define CPU_SYS_GLB_CORE7_CFG_CLR_CFGTE_CLR_LEN      1
+#define CPU_SYS_GLB_CORE7_CFG_CLR_CFGTE_CLR_MASK     0x00000100
+#define CPU_SYS_GLB_CORE7_CFG_CLR_CFGTE_CLR_VAL(w)   (((w) & 0x00000100) >> 8)
+#define CPU_SYS_GLB_CORE7_CFG_CLR_CFGTE_CLR_SET(w)   w |= ( 0x1 << 8)
+#define CPU_SYS_GLB_CORE7_CFG_CLR_CFGTE_CLR_CLR(w)   w &= ~( 0x1 << 8)
+
+#define CPU_SYS_GLB_CORE7_CFG_CLR_CFGEND_CLR_POS      0
+#define CPU_SYS_GLB_CORE7_CFG_CLR_CFGEND_CLR_LEN      1
+#define CPU_SYS_GLB_CORE7_CFG_CLR_CFGEND_CLR_MASK     0x00000001
+#define CPU_SYS_GLB_CORE7_CFG_CLR_CFGEND_CLR_VAL(w)   (((w) & 0x00000001) >> 0)
+#define CPU_SYS_GLB_CORE7_CFG_CLR_CFGEND_CLR_SET(w)   w |= ( 0x1 << 0)
+#define CPU_SYS_GLB_CORE7_CFG_CLR_CFGEND_CLR_CLR(w)   w &= ~( 0x1 << 0)
+
+// REGISTER : AVS_CFG_CLR
+
+#define CPU_SYS_GLB_AVS_CFG_CLR_ADDR      CPU_SYS_GLB_BASE_ADDR + 0x2058
+#define CPU_SYS_GLB_AVS_CFG_CLR_RSTVAL    0x0
+#define CPU_SYS_GLB_AVS_CFG_CLR_ALL1      0x0
+#define CPU_SYS_GLB_AVS_CFG_CLR_ALL0      0x0
+#define CPU_SYS_GLB_AVS_CFG_CLR_ALL5A     0x0
+#define CPU_SYS_GLB_AVS_CFG_CLR_ALLA5     0x0
+
+// FIELD IN REGISTER : AVS_CFG_CLR
+
+#define CPU_SYS_GLB_AVS_CFG_CLR_AVS_REF_CLR_POS      16
+#define CPU_SYS_GLB_AVS_CFG_CLR_AVS_REF_CLR_LEN      16
+#define CPU_SYS_GLB_AVS_CFG_CLR_AVS_REF_CLR_MASK     0xFFFF0000
+#define CPU_SYS_GLB_AVS_CFG_CLR_AVS_REF_CLR_VAL(w)   (((w) & 0xFFFF0000) >> 16)
+#define CPU_SYS_GLB_AVS_CFG_CLR_AVS_REF_CLR_SET(w)   w |= ( 0xFFFF << 16)
+#define CPU_SYS_GLB_AVS_CFG_CLR_AVS_REF_CLR_CLR(w)   w &= ~( 0xFFFF << 16)
+
+#define CPU_SYS_GLB_AVS_CFG_CLR_AVS_CLEAN_CLR_POS      1
+#define CPU_SYS_GLB_AVS_CFG_CLR_AVS_CLEAN_CLR_LEN      1
+#define CPU_SYS_GLB_AVS_CFG_CLR_AVS_CLEAN_CLR_MASK     0x00000002
+#define CPU_SYS_GLB_AVS_CFG_CLR_AVS_CLEAN_CLR_VAL(w)   (((w) & 0x00000002) >> 1)
+#define CPU_SYS_GLB_AVS_CFG_CLR_AVS_CLEAN_CLR_SET(w)   w |= ( 0x1 << 1)
+#define CPU_SYS_GLB_AVS_CFG_CLR_AVS_CLEAN_CLR_CLR(w)   w &= ~( 0x1 << 1)
+
+#define CPU_SYS_GLB_AVS_CFG_CLR_AVS_ENABLE_CLR_POS      0
+#define CPU_SYS_GLB_AVS_CFG_CLR_AVS_ENABLE_CLR_LEN      1
+#define CPU_SYS_GLB_AVS_CFG_CLR_AVS_ENABLE_CLR_MASK     0x00000001
+#define CPU_SYS_GLB_AVS_CFG_CLR_AVS_ENABLE_CLR_VAL(w)   (((w) & 0x00000001) >> 0)
+#define CPU_SYS_GLB_AVS_CFG_CLR_AVS_ENABLE_CLR_SET(w)   w |= ( 0x1 << 0)
+#define CPU_SYS_GLB_AVS_CFG_CLR_AVS_ENABLE_CLR_CLR(w)   w &= ~( 0x1 << 0)
+
+// REGISTER : ROSC_TYP1_CFG_CLR
+
+#define CPU_SYS_GLB_ROSC_TYP1_CFG_CLR_ADDR      CPU_SYS_GLB_BASE_ADDR + 0x2060
+#define CPU_SYS_GLB_ROSC_TYP1_CFG_CLR_RSTVAL    0x0
+#define CPU_SYS_GLB_ROSC_TYP1_CFG_CLR_ALL1      0x0
+#define CPU_SYS_GLB_ROSC_TYP1_CFG_CLR_ALL0      0x0
+#define CPU_SYS_GLB_ROSC_TYP1_CFG_CLR_ALL5A     0x0
+#define CPU_SYS_GLB_ROSC_TYP1_CFG_CLR_ALLA5     0x0
+
+// FIELD IN REGISTER : ROSC_TYP1_CFG_CLR
+
+#define CPU_SYS_GLB_ROSC_TYP1_CFG_CLR_ROSC_REF_CLR_POS      16
+#define CPU_SYS_GLB_ROSC_TYP1_CFG_CLR_ROSC_REF_CLR_LEN      10
+#define CPU_SYS_GLB_ROSC_TYP1_CFG_CLR_ROSC_REF_CLR_MASK     0x03FF0000
+#define CPU_SYS_GLB_ROSC_TYP1_CFG_CLR_ROSC_REF_CLR_VAL(w)   (((w) & 0x03FF0000) >> 16)
+#define CPU_SYS_GLB_ROSC_TYP1_CFG_CLR_ROSC_REF_CLR_SET(w)   w |= ( 0x3FF << 16)
+#define CPU_SYS_GLB_ROSC_TYP1_CFG_CLR_ROSC_REF_CLR_CLR(w)   w &= ~( 0x3FF << 16)
+
+#define CPU_SYS_GLB_ROSC_TYP1_CFG_CLR_ROSC_CHECK_EB_CLR_POS      1
+#define CPU_SYS_GLB_ROSC_TYP1_CFG_CLR_ROSC_CHECK_EB_CLR_LEN      1
+#define CPU_SYS_GLB_ROSC_TYP1_CFG_CLR_ROSC_CHECK_EB_CLR_MASK     0x00000002
+#define CPU_SYS_GLB_ROSC_TYP1_CFG_CLR_ROSC_CHECK_EB_CLR_VAL(w)   (((w) & 0x00000002) >> 1)
+#define CPU_SYS_GLB_ROSC_TYP1_CFG_CLR_ROSC_CHECK_EB_CLR_SET(w)   w |= ( 0x1 << 1)
+#define CPU_SYS_GLB_ROSC_TYP1_CFG_CLR_ROSC_CHECK_EB_CLR_CLR(w)   w &= ~( 0x1 << 1)
+
+#define CPU_SYS_GLB_ROSC_TYP1_CFG_CLR_ROSC_EN_CLR_POS      0
+#define CPU_SYS_GLB_ROSC_TYP1_CFG_CLR_ROSC_EN_CLR_LEN      1
+#define CPU_SYS_GLB_ROSC_TYP1_CFG_CLR_ROSC_EN_CLR_MASK     0x00000001
+#define CPU_SYS_GLB_ROSC_TYP1_CFG_CLR_ROSC_EN_CLR_VAL(w)   (((w) & 0x00000001) >> 0)
+#define CPU_SYS_GLB_ROSC_TYP1_CFG_CLR_ROSC_EN_CLR_SET(w)   w |= ( 0x1 << 0)
+#define CPU_SYS_GLB_ROSC_TYP1_CFG_CLR_ROSC_EN_CLR_CLR(w)   w &= ~( 0x1 << 0)
+
+// REGISTER : ROSC_TYP2_CFG_CLR
+
+#define CPU_SYS_GLB_ROSC_TYP2_CFG_CLR_ADDR      CPU_SYS_GLB_BASE_ADDR + 0x2068
+#define CPU_SYS_GLB_ROSC_TYP2_CFG_CLR_RSTVAL    0x0
+#define CPU_SYS_GLB_ROSC_TYP2_CFG_CLR_ALL1      0x0
+#define CPU_SYS_GLB_ROSC_TYP2_CFG_CLR_ALL0      0x0
+#define CPU_SYS_GLB_ROSC_TYP2_CFG_CLR_ALL5A     0x0
+#define CPU_SYS_GLB_ROSC_TYP2_CFG_CLR_ALLA5     0x0
+
+// FIELD IN REGISTER : ROSC_TYP2_CFG_CLR
+
+#define CPU_SYS_GLB_ROSC_TYP2_CFG_CLR_ROSC_REF_CLR_POS      16
+#define CPU_SYS_GLB_ROSC_TYP2_CFG_CLR_ROSC_REF_CLR_LEN      10
+#define CPU_SYS_GLB_ROSC_TYP2_CFG_CLR_ROSC_REF_CLR_MASK     0x03FF0000
+#define CPU_SYS_GLB_ROSC_TYP2_CFG_CLR_ROSC_REF_CLR_VAL(w)   (((w) & 0x03FF0000) >> 16)
+#define CPU_SYS_GLB_ROSC_TYP2_CFG_CLR_ROSC_REF_CLR_SET(w)   w |= ( 0x3FF << 16)
+#define CPU_SYS_GLB_ROSC_TYP2_CFG_CLR_ROSC_REF_CLR_CLR(w)   w &= ~( 0x3FF << 16)
+
+#define CPU_SYS_GLB_ROSC_TYP2_CFG_CLR_ROSC_CHECK_EB_CLR_POS      1
+#define CPU_SYS_GLB_ROSC_TYP2_CFG_CLR_ROSC_CHECK_EB_CLR_LEN      1
+#define CPU_SYS_GLB_ROSC_TYP2_CFG_CLR_ROSC_CHECK_EB_CLR_MASK     0x00000002
+#define CPU_SYS_GLB_ROSC_TYP2_CFG_CLR_ROSC_CHECK_EB_CLR_VAL(w)   (((w) & 0x00000002) >> 1)
+#define CPU_SYS_GLB_ROSC_TYP2_CFG_CLR_ROSC_CHECK_EB_CLR_SET(w)   w |= ( 0x1 << 1)
+#define CPU_SYS_GLB_ROSC_TYP2_CFG_CLR_ROSC_CHECK_EB_CLR_CLR(w)   w &= ~( 0x1 << 1)
+
+#define CPU_SYS_GLB_ROSC_TYP2_CFG_CLR_ROSC_EN_CLR_POS      0
+#define CPU_SYS_GLB_ROSC_TYP2_CFG_CLR_ROSC_EN_CLR_LEN      1
+#define CPU_SYS_GLB_ROSC_TYP2_CFG_CLR_ROSC_EN_CLR_MASK     0x00000001
+#define CPU_SYS_GLB_ROSC_TYP2_CFG_CLR_ROSC_EN_CLR_VAL(w)   (((w) & 0x00000001) >> 0)
+#define CPU_SYS_GLB_ROSC_TYP2_CFG_CLR_ROSC_EN_CLR_SET(w)   w |= ( 0x1 << 0)
+#define CPU_SYS_GLB_ROSC_TYP2_CFG_CLR_ROSC_EN_CLR_CLR(w)   w &= ~( 0x1 << 0)
+
+// REGISTER : CA55_RESP_ERR_INT_CLR
+
+#define CPU_SYS_GLB_CA55_RESP_ERR_INT_CLR_ADDR      CPU_SYS_GLB_BASE_ADDR + 0x2070
+#define CPU_SYS_GLB_CA55_RESP_ERR_INT_CLR_RSTVAL    0x0
+#define CPU_SYS_GLB_CA55_RESP_ERR_INT_CLR_ALL1      0x0
+#define CPU_SYS_GLB_CA55_RESP_ERR_INT_CLR_ALL0      0x0
+#define CPU_SYS_GLB_CA55_RESP_ERR_INT_CLR_ALL5A     0x0
+#define CPU_SYS_GLB_CA55_RESP_ERR_INT_CLR_ALLA5     0x0
+
+// FIELD IN REGISTER : CA55_RESP_ERR_INT_CLR
+
+#define CPU_SYS_GLB_CA55_RESP_ERR_INT_CLR_RESP2INT_BYPASS_CLR_POS      24
+#define CPU_SYS_GLB_CA55_RESP_ERR_INT_CLR_RESP2INT_BYPASS_CLR_LEN      2
+#define CPU_SYS_GLB_CA55_RESP_ERR_INT_CLR_RESP2INT_BYPASS_CLR_MASK     0x03000000
+#define CPU_SYS_GLB_CA55_RESP_ERR_INT_CLR_RESP2INT_BYPASS_CLR_VAL(w)   (((w) & 0x03000000) >> 24)
+#define CPU_SYS_GLB_CA55_RESP_ERR_INT_CLR_RESP2INT_BYPASS_CLR_SET(w)   w |= ( 0x3 << 24)
+#define CPU_SYS_GLB_CA55_RESP_ERR_INT_CLR_RESP2INT_BYPASS_CLR_CLR(w)   w &= ~( 0x3 << 24)
+
+#define CPU_SYS_GLB_CA55_RESP_ERR_INT_CLR_MASK_CLR_POS      8
+#define CPU_SYS_GLB_CA55_RESP_ERR_INT_CLR_MASK_CLR_LEN      2
+#define CPU_SYS_GLB_CA55_RESP_ERR_INT_CLR_MASK_CLR_MASK     0x00000300
+#define CPU_SYS_GLB_CA55_RESP_ERR_INT_CLR_MASK_CLR_VAL(w)   (((w) & 0x00000300) >> 8)
+#define CPU_SYS_GLB_CA55_RESP_ERR_INT_CLR_MASK_CLR_SET(w)   w |= ( 0x3 << 8)
+#define CPU_SYS_GLB_CA55_RESP_ERR_INT_CLR_MASK_CLR_CLR(w)   w &= ~( 0x3 << 8)
+
+#define CPU_SYS_GLB_CA55_RESP_ERR_INT_CLR_CLEAR_CLR_POS      0
+#define CPU_SYS_GLB_CA55_RESP_ERR_INT_CLR_CLEAR_CLR_LEN      2
+#define CPU_SYS_GLB_CA55_RESP_ERR_INT_CLR_CLEAR_CLR_MASK     0x00000003
+#define CPU_SYS_GLB_CA55_RESP_ERR_INT_CLR_CLEAR_CLR_VAL(w)   (((w) & 0x00000003) >> 0)
+#define CPU_SYS_GLB_CA55_RESP_ERR_INT_CLR_CLEAR_CLR_SET(w)   w |= ( 0x3 << 0)
+#define CPU_SYS_GLB_CA55_RESP_ERR_INT_CLR_CLEAR_CLR_CLR(w)   w &= ~( 0x3 << 0)
+
+// REGISTER : CA55_QOS_CLR
+
+#define CPU_SYS_GLB_CA55_QOS_CLR_ADDR      CPU_SYS_GLB_BASE_ADDR + 0x2074
+#define CPU_SYS_GLB_CA55_QOS_CLR_RSTVAL    0x0
+#define CPU_SYS_GLB_CA55_QOS_CLR_ALL1      0x0
+#define CPU_SYS_GLB_CA55_QOS_CLR_ALL0      0x0
+#define CPU_SYS_GLB_CA55_QOS_CLR_ALL5A     0x0
+#define CPU_SYS_GLB_CA55_QOS_CLR_ALLA5     0x0
+
+// FIELD IN REGISTER : CA55_QOS_CLR
+
+#define CPU_SYS_GLB_CA55_QOS_CLR_UPDATE_CLR_POS      10
+#define CPU_SYS_GLB_CA55_QOS_CLR_UPDATE_CLR_LEN      1
+#define CPU_SYS_GLB_CA55_QOS_CLR_UPDATE_CLR_MASK     0x00000400
+#define CPU_SYS_GLB_CA55_QOS_CLR_UPDATE_CLR_VAL(w)   (((w) & 0x00000400) >> 10)
+#define CPU_SYS_GLB_CA55_QOS_CLR_UPDATE_CLR_SET(w)   w |= ( 0x1 << 10)
+#define CPU_SYS_GLB_CA55_QOS_CLR_UPDATE_CLR_CLR(w)   w &= ~( 0x1 << 10)
+
+#define CPU_SYS_GLB_CA55_QOS_CLR_AW_FRC_CLR_POS      9
+#define CPU_SYS_GLB_CA55_QOS_CLR_AW_FRC_CLR_LEN      1
+#define CPU_SYS_GLB_CA55_QOS_CLR_AW_FRC_CLR_MASK     0x00000200
+#define CPU_SYS_GLB_CA55_QOS_CLR_AW_FRC_CLR_VAL(w)   (((w) & 0x00000200) >> 9)
+#define CPU_SYS_GLB_CA55_QOS_CLR_AW_FRC_CLR_SET(w)   w |= ( 0x1 << 9)
+#define CPU_SYS_GLB_CA55_QOS_CLR_AW_FRC_CLR_CLR(w)   w &= ~( 0x1 << 9)
+
+#define CPU_SYS_GLB_CA55_QOS_CLR_AR_FRC_CLR_POS      8
+#define CPU_SYS_GLB_CA55_QOS_CLR_AR_FRC_CLR_LEN      1
+#define CPU_SYS_GLB_CA55_QOS_CLR_AR_FRC_CLR_MASK     0x00000100
+#define CPU_SYS_GLB_CA55_QOS_CLR_AR_FRC_CLR_VAL(w)   (((w) & 0x00000100) >> 8)
+#define CPU_SYS_GLB_CA55_QOS_CLR_AR_FRC_CLR_SET(w)   w |= ( 0x1 << 8)
+#define CPU_SYS_GLB_CA55_QOS_CLR_AR_FRC_CLR_CLR(w)   w &= ~( 0x1 << 8)
+
+#define CPU_SYS_GLB_CA55_QOS_CLR_AW_CLR_POS      4
+#define CPU_SYS_GLB_CA55_QOS_CLR_AW_CLR_LEN      4
+#define CPU_SYS_GLB_CA55_QOS_CLR_AW_CLR_MASK     0x000000F0
+#define CPU_SYS_GLB_CA55_QOS_CLR_AW_CLR_VAL(w)   (((w) & 0x000000F0) >> 4)
+#define CPU_SYS_GLB_CA55_QOS_CLR_AW_CLR_SET(w)   w |= ( 0xF << 4)
+#define CPU_SYS_GLB_CA55_QOS_CLR_AW_CLR_CLR(w)   w &= ~( 0xF << 4)
+
+#define CPU_SYS_GLB_CA55_QOS_CLR_AR_CLR_POS      0
+#define CPU_SYS_GLB_CA55_QOS_CLR_AR_CLR_LEN      4
+#define CPU_SYS_GLB_CA55_QOS_CLR_AR_CLR_MASK     0x0000000F
+#define CPU_SYS_GLB_CA55_QOS_CLR_AR_CLR_VAL(w)   (((w) & 0x0000000F) >> 0)
+#define CPU_SYS_GLB_CA55_QOS_CLR_AR_CLR_SET(w)   w |= ( 0xF << 0)
+#define CPU_SYS_GLB_CA55_QOS_CLR_AR_CLR_CLR(w)   w &= ~( 0xF << 0)
+
+// REGISTER : AXI_ASYNC_BRIDGE_CLR
+
+#define CPU_SYS_GLB_AXI_ASYNC_BRIDGE_CLR_ADDR      CPU_SYS_GLB_BASE_ADDR + 0x207C
+#define CPU_SYS_GLB_AXI_ASYNC_BRIDGE_CLR_RSTVAL    0x0
+#define CPU_SYS_GLB_AXI_ASYNC_BRIDGE_CLR_ALL1      0x0
+#define CPU_SYS_GLB_AXI_ASYNC_BRIDGE_CLR_ALL0      0x0
+#define CPU_SYS_GLB_AXI_ASYNC_BRIDGE_CLR_ALL5A     0x0
+#define CPU_SYS_GLB_AXI_ASYNC_BRIDGE_CLR_ALLA5     0x0
+
+// FIELD IN REGISTER : AXI_ASYNC_BRIDGE_CLR
+
+#define CPU_SYS_GLB_AXI_ASYNC_BRIDGE_CLR_R_CLK_EN_CLR_POS      9
+#define CPU_SYS_GLB_AXI_ASYNC_BRIDGE_CLR_R_CLK_EN_CLR_LEN      1
+#define CPU_SYS_GLB_AXI_ASYNC_BRIDGE_CLR_R_CLK_EN_CLR_MASK     0x00000200
+#define CPU_SYS_GLB_AXI_ASYNC_BRIDGE_CLR_R_CLK_EN_CLR_VAL(w)   (((w) & 0x00000200) >> 9)
+#define CPU_SYS_GLB_AXI_ASYNC_BRIDGE_CLR_R_CLK_EN_CLR_SET(w)   w |= ( 0x1 << 9)
+#define CPU_SYS_GLB_AXI_ASYNC_BRIDGE_CLR_R_CLK_EN_CLR_CLR(w)   w &= ~( 0x1 << 9)
+
+#define CPU_SYS_GLB_AXI_ASYNC_BRIDGE_CLR_W_CLK_EN_CLR_POS      8
+#define CPU_SYS_GLB_AXI_ASYNC_BRIDGE_CLR_W_CLK_EN_CLR_LEN      1
+#define CPU_SYS_GLB_AXI_ASYNC_BRIDGE_CLR_W_CLK_EN_CLR_MASK     0x00000100
+#define CPU_SYS_GLB_AXI_ASYNC_BRIDGE_CLR_W_CLK_EN_CLR_VAL(w)   (((w) & 0x00000100) >> 8)
+#define CPU_SYS_GLB_AXI_ASYNC_BRIDGE_CLR_W_CLK_EN_CLR_SET(w)   w |= ( 0x1 << 8)
+#define CPU_SYS_GLB_AXI_ASYNC_BRIDGE_CLR_W_CLK_EN_CLR_CLR(w)   w &= ~( 0x1 << 8)
+
+#define CPU_SYS_GLB_AXI_ASYNC_BRIDGE_CLR_FRC_CLK_EN_CLR_POS      0
+#define CPU_SYS_GLB_AXI_ASYNC_BRIDGE_CLR_FRC_CLK_EN_CLR_LEN      1
+#define CPU_SYS_GLB_AXI_ASYNC_BRIDGE_CLR_FRC_CLK_EN_CLR_MASK     0x00000001
+#define CPU_SYS_GLB_AXI_ASYNC_BRIDGE_CLR_FRC_CLK_EN_CLR_VAL(w)   (((w) & 0x00000001) >> 0)
+#define CPU_SYS_GLB_AXI_ASYNC_BRIDGE_CLR_FRC_CLK_EN_CLR_SET(w)   w |= ( 0x1 << 0)
+#define CPU_SYS_GLB_AXI_ASYNC_BRIDGE_CLR_FRC_CLK_EN_CLR_CLR(w)   w &= ~( 0x1 << 0)
+
+// REGISTER : ATCLK_QCHN_CFG_CLR
+
+#define CPU_SYS_GLB_ATCLK_QCHN_CFG_CLR_ADDR      CPU_SYS_GLB_BASE_ADDR + 0x20D8
+#define CPU_SYS_GLB_ATCLK_QCHN_CFG_CLR_RSTVAL    0x0
+#define CPU_SYS_GLB_ATCLK_QCHN_CFG_CLR_ALL1      0x0
+#define CPU_SYS_GLB_ATCLK_QCHN_CFG_CLR_ALL0      0x0
+#define CPU_SYS_GLB_ATCLK_QCHN_CFG_CLR_ALL5A     0x0
+#define CPU_SYS_GLB_ATCLK_QCHN_CFG_CLR_ALLA5     0x0
+
+// FIELD IN REGISTER : ATCLK_QCHN_CFG_CLR
+
+#define CPU_SYS_GLB_ATCLK_QCHN_CFG_CLR_IDLE_EN_CLR_POS      16
+#define CPU_SYS_GLB_ATCLK_QCHN_CFG_CLR_IDLE_EN_CLR_LEN      1
+#define CPU_SYS_GLB_ATCLK_QCHN_CFG_CLR_IDLE_EN_CLR_MASK     0x00010000
+#define CPU_SYS_GLB_ATCLK_QCHN_CFG_CLR_IDLE_EN_CLR_VAL(w)   (((w) & 0x00010000) >> 16)
+#define CPU_SYS_GLB_ATCLK_QCHN_CFG_CLR_IDLE_EN_CLR_SET(w)   w |= ( 0x1 << 16)
+#define CPU_SYS_GLB_ATCLK_QCHN_CFG_CLR_IDLE_EN_CLR_CLR(w)   w &= ~( 0x1 << 16)
+
+#define CPU_SYS_GLB_ATCLK_QCHN_CFG_CLR_FRC_WORK_CLR_POS      8
+#define CPU_SYS_GLB_ATCLK_QCHN_CFG_CLR_FRC_WORK_CLR_LEN      1
+#define CPU_SYS_GLB_ATCLK_QCHN_CFG_CLR_FRC_WORK_CLR_MASK     0x00000100
+#define CPU_SYS_GLB_ATCLK_QCHN_CFG_CLR_FRC_WORK_CLR_VAL(w)   (((w) & 0x00000100) >> 8)
+#define CPU_SYS_GLB_ATCLK_QCHN_CFG_CLR_FRC_WORK_CLR_SET(w)   w |= ( 0x1 << 8)
+#define CPU_SYS_GLB_ATCLK_QCHN_CFG_CLR_FRC_WORK_CLR_CLR(w)   w &= ~( 0x1 << 8)
+
+#define CPU_SYS_GLB_ATCLK_QCHN_CFG_CLR_FRC_IDLE_CLR_POS      0
+#define CPU_SYS_GLB_ATCLK_QCHN_CFG_CLR_FRC_IDLE_CLR_LEN      1
+#define CPU_SYS_GLB_ATCLK_QCHN_CFG_CLR_FRC_IDLE_CLR_MASK     0x00000001
+#define CPU_SYS_GLB_ATCLK_QCHN_CFG_CLR_FRC_IDLE_CLR_VAL(w)   (((w) & 0x00000001) >> 0)
+#define CPU_SYS_GLB_ATCLK_QCHN_CFG_CLR_FRC_IDLE_CLR_SET(w)   w |= ( 0x1 << 0)
+#define CPU_SYS_GLB_ATCLK_QCHN_CFG_CLR_FRC_IDLE_CLR_CLR(w)   w &= ~( 0x1 << 0)
+
+// REGISTER : GICCLK_QCHN_CFG_CLR
+
+#define CPU_SYS_GLB_GICCLK_QCHN_CFG_CLR_ADDR      CPU_SYS_GLB_BASE_ADDR + 0x20DC
+#define CPU_SYS_GLB_GICCLK_QCHN_CFG_CLR_RSTVAL    0x0
+#define CPU_SYS_GLB_GICCLK_QCHN_CFG_CLR_ALL1      0x0
+#define CPU_SYS_GLB_GICCLK_QCHN_CFG_CLR_ALL0      0x0
+#define CPU_SYS_GLB_GICCLK_QCHN_CFG_CLR_ALL5A     0x0
+#define CPU_SYS_GLB_GICCLK_QCHN_CFG_CLR_ALLA5     0x0
+
+// FIELD IN REGISTER : GICCLK_QCHN_CFG_CLR
+
+#define CPU_SYS_GLB_GICCLK_QCHN_CFG_CLR_IDLE_EN_CLR_POS      16
+#define CPU_SYS_GLB_GICCLK_QCHN_CFG_CLR_IDLE_EN_CLR_LEN      1
+#define CPU_SYS_GLB_GICCLK_QCHN_CFG_CLR_IDLE_EN_CLR_MASK     0x00010000
+#define CPU_SYS_GLB_GICCLK_QCHN_CFG_CLR_IDLE_EN_CLR_VAL(w)   (((w) & 0x00010000) >> 16)
+#define CPU_SYS_GLB_GICCLK_QCHN_CFG_CLR_IDLE_EN_CLR_SET(w)   w |= ( 0x1 << 16)
+#define CPU_SYS_GLB_GICCLK_QCHN_CFG_CLR_IDLE_EN_CLR_CLR(w)   w &= ~( 0x1 << 16)
+
+#define CPU_SYS_GLB_GICCLK_QCHN_CFG_CLR_FRC_WORK_CLR_POS      8
+#define CPU_SYS_GLB_GICCLK_QCHN_CFG_CLR_FRC_WORK_CLR_LEN      1
+#define CPU_SYS_GLB_GICCLK_QCHN_CFG_CLR_FRC_WORK_CLR_MASK     0x00000100
+#define CPU_SYS_GLB_GICCLK_QCHN_CFG_CLR_FRC_WORK_CLR_VAL(w)   (((w) & 0x00000100) >> 8)
+#define CPU_SYS_GLB_GICCLK_QCHN_CFG_CLR_FRC_WORK_CLR_SET(w)   w |= ( 0x1 << 8)
+#define CPU_SYS_GLB_GICCLK_QCHN_CFG_CLR_FRC_WORK_CLR_CLR(w)   w &= ~( 0x1 << 8)
+
+#define CPU_SYS_GLB_GICCLK_QCHN_CFG_CLR_FRC_IDLE_CLR_POS      0
+#define CPU_SYS_GLB_GICCLK_QCHN_CFG_CLR_FRC_IDLE_CLR_LEN      1
+#define CPU_SYS_GLB_GICCLK_QCHN_CFG_CLR_FRC_IDLE_CLR_MASK     0x00000001
+#define CPU_SYS_GLB_GICCLK_QCHN_CFG_CLR_FRC_IDLE_CLR_VAL(w)   (((w) & 0x00000001) >> 0)
+#define CPU_SYS_GLB_GICCLK_QCHN_CFG_CLR_FRC_IDLE_CLR_SET(w)   w |= ( 0x1 << 0)
+#define CPU_SYS_GLB_GICCLK_QCHN_CFG_CLR_FRC_IDLE_CLR_CLR(w)   w &= ~( 0x1 << 0)
+
+// REGISTER : PCLK_QCHN_CFG_CLR
+
+#define CPU_SYS_GLB_PCLK_QCHN_CFG_CLR_ADDR      CPU_SYS_GLB_BASE_ADDR + 0x20E0
+#define CPU_SYS_GLB_PCLK_QCHN_CFG_CLR_RSTVAL    0x0
+#define CPU_SYS_GLB_PCLK_QCHN_CFG_CLR_ALL1      0x0
+#define CPU_SYS_GLB_PCLK_QCHN_CFG_CLR_ALL0      0x0
+#define CPU_SYS_GLB_PCLK_QCHN_CFG_CLR_ALL5A     0x0
+#define CPU_SYS_GLB_PCLK_QCHN_CFG_CLR_ALLA5     0x0
+
+// FIELD IN REGISTER : PCLK_QCHN_CFG_CLR
+
+#define CPU_SYS_GLB_PCLK_QCHN_CFG_CLR_IDLE_EN_CLR_POS      16
+#define CPU_SYS_GLB_PCLK_QCHN_CFG_CLR_IDLE_EN_CLR_LEN      1
+#define CPU_SYS_GLB_PCLK_QCHN_CFG_CLR_IDLE_EN_CLR_MASK     0x00010000
+#define CPU_SYS_GLB_PCLK_QCHN_CFG_CLR_IDLE_EN_CLR_VAL(w)   (((w) & 0x00010000) >> 16)
+#define CPU_SYS_GLB_PCLK_QCHN_CFG_CLR_IDLE_EN_CLR_SET(w)   w |= ( 0x1 << 16)
+#define CPU_SYS_GLB_PCLK_QCHN_CFG_CLR_IDLE_EN_CLR_CLR(w)   w &= ~( 0x1 << 16)
+
+#define CPU_SYS_GLB_PCLK_QCHN_CFG_CLR_FRC_WORK_CLR_POS      8
+#define CPU_SYS_GLB_PCLK_QCHN_CFG_CLR_FRC_WORK_CLR_LEN      1
+#define CPU_SYS_GLB_PCLK_QCHN_CFG_CLR_FRC_WORK_CLR_MASK     0x00000100
+#define CPU_SYS_GLB_PCLK_QCHN_CFG_CLR_FRC_WORK_CLR_VAL(w)   (((w) & 0x00000100) >> 8)
+#define CPU_SYS_GLB_PCLK_QCHN_CFG_CLR_FRC_WORK_CLR_SET(w)   w |= ( 0x1 << 8)
+#define CPU_SYS_GLB_PCLK_QCHN_CFG_CLR_FRC_WORK_CLR_CLR(w)   w &= ~( 0x1 << 8)
+
+#define CPU_SYS_GLB_PCLK_QCHN_CFG_CLR_FRC_IDLE_CLR_POS      0
+#define CPU_SYS_GLB_PCLK_QCHN_CFG_CLR_FRC_IDLE_CLR_LEN      1
+#define CPU_SYS_GLB_PCLK_QCHN_CFG_CLR_FRC_IDLE_CLR_MASK     0x00000001
+#define CPU_SYS_GLB_PCLK_QCHN_CFG_CLR_FRC_IDLE_CLR_VAL(w)   (((w) & 0x00000001) >> 0)
+#define CPU_SYS_GLB_PCLK_QCHN_CFG_CLR_FRC_IDLE_CLR_SET(w)   w |= ( 0x1 << 0)
+#define CPU_SYS_GLB_PCLK_QCHN_CFG_CLR_FRC_IDLE_CLR_CLR(w)   w &= ~( 0x1 << 0)
+
+// REGISTER : SCLK_QCHN_CFG_CLR
+
+#define CPU_SYS_GLB_SCLK_QCHN_CFG_CLR_ADDR      CPU_SYS_GLB_BASE_ADDR + 0x20E4
+#define CPU_SYS_GLB_SCLK_QCHN_CFG_CLR_RSTVAL    0x0
+#define CPU_SYS_GLB_SCLK_QCHN_CFG_CLR_ALL1      0x0
+#define CPU_SYS_GLB_SCLK_QCHN_CFG_CLR_ALL0      0x0
+#define CPU_SYS_GLB_SCLK_QCHN_CFG_CLR_ALL5A     0x0
+#define CPU_SYS_GLB_SCLK_QCHN_CFG_CLR_ALLA5     0x0
+
+// FIELD IN REGISTER : SCLK_QCHN_CFG_CLR
+
+#define CPU_SYS_GLB_SCLK_QCHN_CFG_CLR_IDLE_EN_CLR_POS      16
+#define CPU_SYS_GLB_SCLK_QCHN_CFG_CLR_IDLE_EN_CLR_LEN      1
+#define CPU_SYS_GLB_SCLK_QCHN_CFG_CLR_IDLE_EN_CLR_MASK     0x00010000
+#define CPU_SYS_GLB_SCLK_QCHN_CFG_CLR_IDLE_EN_CLR_VAL(w)   (((w) & 0x00010000) >> 16)
+#define CPU_SYS_GLB_SCLK_QCHN_CFG_CLR_IDLE_EN_CLR_SET(w)   w |= ( 0x1 << 16)
+#define CPU_SYS_GLB_SCLK_QCHN_CFG_CLR_IDLE_EN_CLR_CLR(w)   w &= ~( 0x1 << 16)
+
+#define CPU_SYS_GLB_SCLK_QCHN_CFG_CLR_FRC_WORK_CLR_POS      8
+#define CPU_SYS_GLB_SCLK_QCHN_CFG_CLR_FRC_WORK_CLR_LEN      1
+#define CPU_SYS_GLB_SCLK_QCHN_CFG_CLR_FRC_WORK_CLR_MASK     0x00000100
+#define CPU_SYS_GLB_SCLK_QCHN_CFG_CLR_FRC_WORK_CLR_VAL(w)   (((w) & 0x00000100) >> 8)
+#define CPU_SYS_GLB_SCLK_QCHN_CFG_CLR_FRC_WORK_CLR_SET(w)   w |= ( 0x1 << 8)
+#define CPU_SYS_GLB_SCLK_QCHN_CFG_CLR_FRC_WORK_CLR_CLR(w)   w &= ~( 0x1 << 8)
+
+#define CPU_SYS_GLB_SCLK_QCHN_CFG_CLR_FRC_IDLE_CLR_POS      0
+#define CPU_SYS_GLB_SCLK_QCHN_CFG_CLR_FRC_IDLE_CLR_LEN      1
+#define CPU_SYS_GLB_SCLK_QCHN_CFG_CLR_FRC_IDLE_CLR_MASK     0x00000001
+#define CPU_SYS_GLB_SCLK_QCHN_CFG_CLR_FRC_IDLE_CLR_VAL(w)   (((w) & 0x00000001) >> 0)
+#define CPU_SYS_GLB_SCLK_QCHN_CFG_CLR_FRC_IDLE_CLR_SET(w)   w |= ( 0x1 << 0)
+#define CPU_SYS_GLB_SCLK_QCHN_CFG_CLR_FRC_IDLE_CLR_CLR(w)   w &= ~( 0x1 << 0)
+
+// REGISTER : QCHN_TIMEOUT_CFG_CLR
+
+#define CPU_SYS_GLB_QCHN_TIMEOUT_CFG_CLR_ADDR      CPU_SYS_GLB_BASE_ADDR + 0x20E8
+#define CPU_SYS_GLB_QCHN_TIMEOUT_CFG_CLR_RSTVAL    0x0
+#define CPU_SYS_GLB_QCHN_TIMEOUT_CFG_CLR_ALL1      0x0
+#define CPU_SYS_GLB_QCHN_TIMEOUT_CFG_CLR_ALL0      0x0
+#define CPU_SYS_GLB_QCHN_TIMEOUT_CFG_CLR_ALL5A     0x0
+#define CPU_SYS_GLB_QCHN_TIMEOUT_CFG_CLR_ALLA5     0x0
+
+// FIELD IN REGISTER : QCHN_TIMEOUT_CFG_CLR
+
+#define CPU_SYS_GLB_QCHN_TIMEOUT_CFG_CLR_EN_CLR_POS      16
+#define CPU_SYS_GLB_QCHN_TIMEOUT_CFG_CLR_EN_CLR_LEN      1
+#define CPU_SYS_GLB_QCHN_TIMEOUT_CFG_CLR_EN_CLR_MASK     0x00010000
+#define CPU_SYS_GLB_QCHN_TIMEOUT_CFG_CLR_EN_CLR_VAL(w)   (((w) & 0x00010000) >> 16)
+#define CPU_SYS_GLB_QCHN_TIMEOUT_CFG_CLR_EN_CLR_SET(w)   w |= ( 0x1 << 16)
+#define CPU_SYS_GLB_QCHN_TIMEOUT_CFG_CLR_EN_CLR_CLR(w)   w &= ~( 0x1 << 16)
+
+#define CPU_SYS_GLB_QCHN_TIMEOUT_CFG_CLR_VALUE_CLR_POS      0
+#define CPU_SYS_GLB_QCHN_TIMEOUT_CFG_CLR_VALUE_CLR_LEN      16
+#define CPU_SYS_GLB_QCHN_TIMEOUT_CFG_CLR_VALUE_CLR_MASK     0x0000FFFF
+#define CPU_SYS_GLB_QCHN_TIMEOUT_CFG_CLR_VALUE_CLR_VAL(w)   (((w) & 0x0000FFFF) >> 0)
+#define CPU_SYS_GLB_QCHN_TIMEOUT_CFG_CLR_VALUE_CLR_SET(w)   w |= ( 0xFFFF << 0)
+#define CPU_SYS_GLB_QCHN_TIMEOUT_CFG_CLR_VALUE_CLR_CLR(w)   w &= ~( 0xFFFF << 0)
+
+// REGISTER : CLK_BACKDOOR_CLR
+
+#define CPU_SYS_GLB_CLK_BACKDOOR_CLR_ADDR      CPU_SYS_GLB_BASE_ADDR + 0x20EC
+#define CPU_SYS_GLB_CLK_BACKDOOR_CLR_RSTVAL    0x0
+#define CPU_SYS_GLB_CLK_BACKDOOR_CLR_ALL1      0x0
+#define CPU_SYS_GLB_CLK_BACKDOOR_CLR_ALL0      0x0
+#define CPU_SYS_GLB_CLK_BACKDOOR_CLR_ALL5A     0x0
+#define CPU_SYS_GLB_CLK_BACKDOOR_CLR_ALLA5     0x0
+
+// FIELD IN REGISTER : CLK_BACKDOOR_CLR
+
+#define CPU_SYS_GLB_CLK_BACKDOOR_CLR_SYS_CLR_POS      8
+#define CPU_SYS_GLB_CLK_BACKDOOR_CLR_SYS_CLR_LEN      1
+#define CPU_SYS_GLB_CLK_BACKDOOR_CLR_SYS_CLR_MASK     0x00000100
+#define CPU_SYS_GLB_CLK_BACKDOOR_CLR_SYS_CLR_VAL(w)   (((w) & 0x00000100) >> 8)
+#define CPU_SYS_GLB_CLK_BACKDOOR_CLR_SYS_CLR_SET(w)   w |= ( 0x1 << 8)
+#define CPU_SYS_GLB_CLK_BACKDOOR_CLR_SYS_CLR_CLR(w)   w &= ~( 0x1 << 8)
+
+#define CPU_SYS_GLB_CLK_BACKDOOR_CLR_CORE_CLR_POS      0
+#define CPU_SYS_GLB_CLK_BACKDOOR_CLR_CORE_CLR_LEN      8
+#define CPU_SYS_GLB_CLK_BACKDOOR_CLR_CORE_CLR_MASK     0x000000FF
+#define CPU_SYS_GLB_CLK_BACKDOOR_CLR_CORE_CLR_VAL(w)   (((w) & 0x000000FF) >> 0)
+#define CPU_SYS_GLB_CLK_BACKDOOR_CLR_CORE_CLR_SET(w)   w |= ( 0xFF << 0)
+#define CPU_SYS_GLB_CLK_BACKDOOR_CLR_CORE_CLR_CLR(w)   w &= ~( 0xFF << 0)
+
+// REGISTER : DUMMY_SW_0_CLR
+
+#define CPU_SYS_GLB_DUMMY_SW_0_CLR_ADDR      CPU_SYS_GLB_BASE_ADDR + 0x20F4
+#define CPU_SYS_GLB_DUMMY_SW_0_CLR_RSTVAL    0x0
+#define CPU_SYS_GLB_DUMMY_SW_0_CLR_ALL1      0x0
+#define CPU_SYS_GLB_DUMMY_SW_0_CLR_ALL0      0x0
+#define CPU_SYS_GLB_DUMMY_SW_0_CLR_ALL5A     0x0
+#define CPU_SYS_GLB_DUMMY_SW_0_CLR_ALLA5     0x0
+
+// FIELD IN REGISTER : DUMMY_SW_0_CLR
+
+#define CPU_SYS_GLB_DUMMY_SW_0_CLR_VALUE_CLR_POS      0
+#define CPU_SYS_GLB_DUMMY_SW_0_CLR_VALUE_CLR_LEN      32
+#define CPU_SYS_GLB_DUMMY_SW_0_CLR_VALUE_CLR_MASK     0xFFFFFFFF
+#define CPU_SYS_GLB_DUMMY_SW_0_CLR_VALUE_CLR_VAL(w)   (((w) & 0xFFFFFFFF) >> 0)
+#define CPU_SYS_GLB_DUMMY_SW_0_CLR_VALUE_CLR_SET(w)   w |= ( 0xFFFFFFFF << 0)
+#define CPU_SYS_GLB_DUMMY_SW_0_CLR_VALUE_CLR_CLR(w)   w &= ~( 0xFFFFFFFF << 0)
+
+// REGISTER : DUMMY_SW_1_CLR
+
+#define CPU_SYS_GLB_DUMMY_SW_1_CLR_ADDR      CPU_SYS_GLB_BASE_ADDR + 0x20F8
+#define CPU_SYS_GLB_DUMMY_SW_1_CLR_RSTVAL    0x0
+#define CPU_SYS_GLB_DUMMY_SW_1_CLR_ALL1      0x0
+#define CPU_SYS_GLB_DUMMY_SW_1_CLR_ALL0      0x0
+#define CPU_SYS_GLB_DUMMY_SW_1_CLR_ALL5A     0x0
+#define CPU_SYS_GLB_DUMMY_SW_1_CLR_ALLA5     0x0
+
+// FIELD IN REGISTER : DUMMY_SW_1_CLR
+
+#define CPU_SYS_GLB_DUMMY_SW_1_CLR_VALUE_CLR_POS      0
+#define CPU_SYS_GLB_DUMMY_SW_1_CLR_VALUE_CLR_LEN      32
+#define CPU_SYS_GLB_DUMMY_SW_1_CLR_VALUE_CLR_MASK     0xFFFFFFFF
+#define CPU_SYS_GLB_DUMMY_SW_1_CLR_VALUE_CLR_VAL(w)   (((w) & 0xFFFFFFFF) >> 0)
+#define CPU_SYS_GLB_DUMMY_SW_1_CLR_VALUE_CLR_SET(w)   w |= ( 0xFFFFFFFF << 0)
+#define CPU_SYS_GLB_DUMMY_SW_1_CLR_VALUE_CLR_CLR(w)   w &= ~( 0xFFFFFFFF << 0)
+
+// REGISTER : QCHN_TIMEOUT_DENY_CFG_CLR
+
+#define CPU_SYS_GLB_QCHN_TIMEOUT_DENY_CFG_CLR_ADDR      CPU_SYS_GLB_BASE_ADDR + 0x2108
+#define CPU_SYS_GLB_QCHN_TIMEOUT_DENY_CFG_CLR_RSTVAL    0x0
+#define CPU_SYS_GLB_QCHN_TIMEOUT_DENY_CFG_CLR_ALL1      0x0
+#define CPU_SYS_GLB_QCHN_TIMEOUT_DENY_CFG_CLR_ALL0      0x0
+#define CPU_SYS_GLB_QCHN_TIMEOUT_DENY_CFG_CLR_ALL5A     0x0
+#define CPU_SYS_GLB_QCHN_TIMEOUT_DENY_CFG_CLR_ALLA5     0x0
+
+// FIELD IN REGISTER : QCHN_TIMEOUT_DENY_CFG_CLR
+
+#define CPU_SYS_GLB_QCHN_TIMEOUT_DENY_CFG_CLR_EN_CLR_POS      16
+#define CPU_SYS_GLB_QCHN_TIMEOUT_DENY_CFG_CLR_EN_CLR_LEN      1
+#define CPU_SYS_GLB_QCHN_TIMEOUT_DENY_CFG_CLR_EN_CLR_MASK     0x00010000
+#define CPU_SYS_GLB_QCHN_TIMEOUT_DENY_CFG_CLR_EN_CLR_VAL(w)   (((w) & 0x00010000) >> 16)
+#define CPU_SYS_GLB_QCHN_TIMEOUT_DENY_CFG_CLR_EN_CLR_SET(w)   w |= ( 0x1 << 16)
+#define CPU_SYS_GLB_QCHN_TIMEOUT_DENY_CFG_CLR_EN_CLR_CLR(w)   w &= ~( 0x1 << 16)
+
+#define CPU_SYS_GLB_QCHN_TIMEOUT_DENY_CFG_CLR_VALUE_CLR_POS      0
+#define CPU_SYS_GLB_QCHN_TIMEOUT_DENY_CFG_CLR_VALUE_CLR_LEN      16
+#define CPU_SYS_GLB_QCHN_TIMEOUT_DENY_CFG_CLR_VALUE_CLR_MASK     0x0000FFFF
+#define CPU_SYS_GLB_QCHN_TIMEOUT_DENY_CFG_CLR_VALUE_CLR_VAL(w)   (((w) & 0x0000FFFF) >> 0)
+#define CPU_SYS_GLB_QCHN_TIMEOUT_DENY_CFG_CLR_VALUE_CLR_SET(w)   w |= ( 0xFFFF << 0)
+#define CPU_SYS_GLB_QCHN_TIMEOUT_DENY_CFG_CLR_VALUE_CLR_CLR(w)   w &= ~( 0xFFFF << 0)
+
+#endif
diff --git a/arm-trusted-firmware/plat/axera/ax650/include/ax650_def.h b/arm-trusted-firmware/plat/axera/ax650/include/ax650_def.h
new file mode 100644
index 0000000..1720acb
--- /dev/null
+++ b/arm-trusted-firmware/plat/axera/ax650/include/ax650_def.h
@@ -0,0 +1,139 @@
+/*
+ * Copyright (c) 2017-2019, ARM Limited and Contributors. All rights reserved.
+ *
+ * SPDX-License-Identifier: BSD-3-Clause
+ */
+
+#ifndef __AX650_DEF_H_
+#define __AX650_DEF_H_
+
+#define MAJOR_VERSION		(1)
+#define MINOR_VERSION		(2)
+
+#define SIZE_K(n)		((n) * 1024)
+#define SIZE_M(n)		((n) * 1024 * 1024)
+
+#define UART0_BASE		0x2016000
+#define UART0_SIZE		SIZE_K(4)
+
+#define UART1_BASE		0x2017000
+#define UART1_SIZE		SIZE_K(4)
+
+#define UART2_BASE		0x2018000
+#define UART2_SIZE		SIZE_K(4)
+
+#define PMU_BASE		0x4C00000
+#define PMU_SIZE		SIZE_M(1)
+
+#define IRAM0_BASE      0x4800000
+#define IRAM0_SIZE      SIZE_K(128)
+
+#define IRAM1_BASE      0x4840000
+#define IRAM1_SIZE      SIZE_K(128)
+
+#define GIC400_BASE		0x4900000
+#define GIC400_SIZE		SIZE_K(32)
+
+#define DDR0_SYS_BASE   0x8000000
+#define DDR0_SYS_SIZE   SIZE_K(320)
+
+#define DDR0_PHY_BASE   0xA000000
+#define DDR0_PHY_SIZE   SIZE_M(32)
+
+#define DDR1_SYS_BASE   0xC000000
+#define DDR1_SYS_SIZE   SIZE_K(320)
+
+#define DDR1_PHY_BASE   0xE000000
+#define DDR1_PHY_SIZE   SIZE_M(32)
+
+#define FLASH1_SYS_BASE  0x100000
+#define FLASH1_SYS_SIZE  SIZE_K(320)
+
+#define PERI_SYS_BASE   0x2000000
+#define PERI_SYS_SIZE   SIZE_K(1344)
+
+#define AON_SYS_BASE    0x4000000
+#define AON_SYS_SIZE    SIZE_M(16)
+
+#define AON_SYS_BF_IRAME_BASE    0x4000000
+#define AON_SYS_BF_IRAME_SIZE    SIZE_M(7)
+
+#define AON_SYS_IRAME_BASE    0x4800000
+#define AON_SYS_IRAME_SIZE    SIZE_K(512)
+
+#define AON_SYS_AF_IRAME_BASE    0x4C00000
+#define AON_SYS_AF_IRAME_SIZE    SIZE_M(4)
+
+#define MM_SYS_BASE     0x10000000
+#define MM_SYS_SIZE     SIZE_M(2)
+
+#define ISP_SYS_BASE     0x12000000
+#define ISP_SYS_SIZE     SIZE_M(9)
+
+#define SEN_SYS_BASE     0x13000000
+#define SEN_SYS_SIZE     SIZE_M(14)
+
+#define NPU_SYS_BASE     0x14000000
+#define NPU_SYS_SIZE     SIZE_M(38)
+
+#define VDSP_SYS_BASE     0x18000000
+#define VDSP_SYS_SIZE     SIZE_M(6)
+
+#define VDEC_SYS_BASE     0x19000000
+#define VDEC_SYS_SIZE     SIZE_K(100)
+
+#define VENC_SYS_BASE     0x1A000000
+#define VENC_SYS_SIZE     SIZE_K(84)
+
+#define FLASH2_SYS_BASE   0x20000000
+#define FLASH2_SYS_SIZE   SIZE_M(129)
+
+#define PIPE_SYS_BASE     0x30000000
+#define PIPE_SYS_SIZE     SIZE_M(17)
+
+/**************************************************************************
+ * UART related constants
+ **************************************************************************/
+#ifndef HAPS
+#define AX650_BAUDRATE	115200
+#define AX650_UART_CLOCK	200000000
+#else
+#define AX650_BAUDRATE	38400
+#define AX650_UART_CLOCK	10000000
+#endif
+
+/******************************************************************************
+ * System counter frequency related constants
+ ******************************************************************************/
+//#define SYS_COUNTER_FREQ_IN_TICKS	24000000
+//#define SYS_COUNTER_FREQ_IN_MHZ		24
+
+/******************************************************************************
+ * GIC-400 & interrupt handling related constants
+ ******************************************************************************/
+
+/* Base compatible GIC memory map */
+#define AX650_GICD_BASE		(GIC400_BASE + 0x1000)
+#define AX650_GICC_BASE		(GIC400_BASE + 0x2000)
+
+/* gtimer ref regs */
+#define FLASH_CLK_RST_BASE  (FLASH1_SYS_BASE + 0x10000)
+#define FLASH_SW_RST_0_CLR  (FLASH_CLK_RST_BASE + 0x3C)
+#define BIT_GTIMR_SW_RST_CLR (1 << 9)
+#define FLASH_CLK_EB_0_SET  (FLASH_CLK_RST_BASE + 0x20)
+#define BIT_CLK_GTMR_EB_SET (1 << 6)
+#define GTMR_BASE           (FLASH1_SYS_BASE + 0x40000)
+#define GTMR_FID            (GTMR_BASE + 0x20)
+#define GTMR_CNTCR          (GTMR_BASE + 0x0)
+#define BIT_GTMR_EN         (1 << 0)
+
+/* CPU_SYS_COMM_GLB */
+#define CPU_SYS_COMM_GLB_BASE_ADDR    0x4508000
+
+/* CPU_SYS_GLB */
+#define CPU_SYS_GLB_BASE_ADDR    0x4520000
+
+/* PMU GLB BASE */
+#define PMU_GLB_BASE_ADDR    0x4C00000
+
+#endif /* AX650_DEF_H */
diff --git a/arm-trusted-firmware/plat/axera/ax650/include/ax650_pmu_glb.h b/arm-trusted-firmware/plat/axera/ax650/include/ax650_pmu_glb.h
new file mode 100644
index 0000000..37bd6d8
--- /dev/null
+++ b/arm-trusted-firmware/plat/axera/ax650/include/ax650_pmu_glb.h
@@ -0,0 +1,9565 @@
+#ifndef __PMU_GLB_H__
+#define __PMU_GLB_H__
+
+#include <ax650_def.h>
+
+// REGISTER : INT_RAW
+
+#define PMU_GLB_INT_RAW_ADDR      (PMU_GLB_BASE_ADDR + 0xC4)
+
+// REGISTER : INT_RAW1
+
+#define PMU_GLB_INT_RAW1_ADDR      (PMU_GLB_BASE_ADDR + 0xC8)
+
+// REGISTER : INT_RAW2
+
+#define PMU_GLB_INT_RAW2_ADDR      (PMU_GLB_BASE_ADDR + 0xCC)
+
+// REGISTER : SLP_EN_SET
+
+#define PMU_GLB_SLP_EN_SET_ADDR      (PMU_GLB_BASE_ADDR + 0xDC)
+#define BIT_PMU_SLP_EN_CPU7_SET      BIT(11)
+#define BIT_PMU_SLP_EN_CPU6_SET      BIT(10)
+#define BIT_PMU_SLP_EN_CPU5_SET      BIT(9)
+#define BIT_PMU_SLP_EN_CPU4_SET      BIT(8)
+#define BIT_PMU_SLP_EN_CPU3_SET      BIT(7)
+#define BIT_PMU_SLP_EN_CPU2_SET      BIT(6)
+#define BIT_PMU_SLP_EN_CPU1_SET      BIT(5)
+#define BIT_PMU_SLP_EN_CPU0_SET      BIT(4)
+#define BIT_PMU_SLP_EN_VDSP_SET      BIT(3)
+#define BIT_PMU_SLP_EN_VDEC_SET      BIT(2)
+#define BIT_PMU_SLP_EN_VENC1_SET     BIT(1)
+#define BIT_PMU_SLP_EN_VENC0_SET     BIT(0)
+
+// REGISTER : SLP_EN1_SET
+
+#define PMU_GLB_SLP_EN1_SET_ADDR      (PMU_GLB_BASE_ADDR + 0xE4)
+#define BIT_PMU_SLP_EN_SEN_SET        BIT(18)
+#define BIT_PMU_SLP_EN_ISP_SET        BIT(17)
+#define BIT_PMU_SLP_EN_CPU_SET        BIT(16)
+#define BIT_PMU_SLP_EN_NPU_SET        BIT(15)
+#define BIT_PMU_SLP_EN_N8_SET         BIT(14)
+#define BIT_PMU_SLP_EN_N7_SET         BIT(13)
+#define BIT_PMU_SLP_EN_N6_SET         BIT(12)
+#define BIT_PMU_SLP_EN_N5_SET         BIT(11)
+#define BIT_PMU_SLP_EN_N4_SET         BIT(10)
+#define BIT_PMU_SLP_EN_N3_SET         BIT(9)
+#define BIT_PMU_SLP_EN_N2_SET         BIT(8)
+#define BIT_PMU_SLP_EN_N1_SET         BIT(7)
+#define BIT_PMU_SLP_EN_N0_SET         BIT(6)
+#define BIT_PMU_SLP_EN_MM_SET         BIT(5)
+#define BIT_PMU_SLP_EN_PERIP_SET      BIT(4)
+#define BIT_PMU_SLP_EN_PIPE_SET       BIT(3)
+#define BIT_PMU_SLP_EN_FLASH_SET      BIT(2)
+#define BIT_PMU_SLP_EN_DDR1_SET       BIT(1)
+#define BIT_PMU_SLP_EN_DDR0_SET       BIT(0)
+
+// REGISTER : SLP_EN_CLR
+
+#define PMU_GLB_SLP_EN_CLR_ADDR      (PMU_GLB_BASE_ADDR + 0xE0)
+
+// REGISTER : SLP_EN1_CLR
+
+#define PMU_GLB_SLP_EN1_CLR_ADDR      (PMU_GLB_BASE_ADDR + 0xE8)
+
+
+// REGISTER : PWR_STATE0
+
+#define PMU_GLB_PWR_STATE0_ADDR      (PMU_GLB_BASE_ADDR + 0x18)
+
+// REGISTER : PWR_STATE1
+
+#define PMU_GLB_PWR_STATE1_ADDR      (PMU_GLB_BASE_ADDR + 0x1C)
+
+// REGISTER : PWR_STATE2
+
+#define PMU_GLB_PWR_STATE2_ADDR      (PMU_GLB_BASE_ADDR + 0x20)
+
+
+// REGISTER : PWR_STATE3
+
+#define PMU_GLB_PWR_STATE3_ADDR      (PMU_GLB_BASE_ADDR + 0x24)
+
+// REGISTER : WAKUP_SET
+
+#define PMU_GLB_WAKUP_SET_ADDR      (PMU_GLB_BASE_ADDR + 0xEC)
+
+// REGISTER : WAKUP_CLR
+
+#define PMU_GLB_WAKUP_CLR_ADDR      (PMU_GLB_BASE_ADDR + 0xF0)
+
+// REGISTER : WAKUP1_SET
+
+#define PMU_GLB_WAKUP1_SET_ADDR      (PMU_GLB_BASE_ADDR + 0xF4)
+
+// REGISTER : WAKUP1_CLR
+
+#define PMU_GLB_WAKUP1_CLR_ADDR      (PMU_GLB_BASE_ADDR + 0xF8)
+
+// REGISTER : PWR_WAIT0
+
+#define PMU_GLB_PWR_WAIT0_ADDR      (PMU_GLB_BASE_ADDR + 0x28)
+
+// REGISTER : PWR_WAIT1
+
+#define PMU_GLB_PWR_WAIT1_ADDR      (PMU_GLB_BASE_ADDR + 0x2C)
+
+// REGISTER : PWR_WAIT2
+
+#define PMU_GLB_PWR_WAIT2_ADDR      (PMU_GLB_BASE_ADDR + 0x30)
+
+// REGISTER : PWR_WAIT3
+
+#define PMU_GLB_PWR_WAIT3_ADDR      (PMU_GLB_BASE_ADDR + 0x34)
+
+// REGISTER : PWR_WAIT4
+
+#define PMU_GLB_PWR_WAIT4_ADDR      (PMU_GLB_BASE_ADDR + 0x38)
+
+// REGISTER : PWR_WAITON0
+
+#define PMU_GLB_PWR_WAITON0_ADDR      (PMU_GLB_BASE_ADDR + 0x3C)
+
+// REGISTER : PWR_WAITON1
+
+#define PMU_GLB_PWR_WAITON1_ADDR      (PMU_GLB_BASE_ADDR + 0x40)
+
+// REGISTER : PWR_WAITON2
+
+#define PMU_GLB_PWR_WAITON2_ADDR      (PMU_GLB_BASE_ADDR + 0x44)
+
+// REGISTER : PWR_WAITON3
+
+#define PMU_GLB_PWR_WAITON3_ADDR      (PMU_GLB_BASE_ADDR + 0x48)
+
+// REGISTER : PWR_WAITON4
+
+#define PMU_GLB_PWR_WAITON4_ADDR      (PMU_GLB_BASE_ADDR + 0x4C)
+
+// REGISTER : SLP_EN
+
+#define PMU_GLB_SLP_EN_ADDR      (PMU_GLB_BASE_ADDR + 0x0)
+#define PMU_GLB_SLP_EN_CPU7_POS      11
+#define PMU_GLB_SLP_EN_CPU6_POS      10
+#define PMU_GLB_SLP_EN_CPU5_POS      9
+#define PMU_GLB_SLP_EN_CPU4_POS      8
+#define PMU_GLB_SLP_EN_CPU3_POS      7
+#define PMU_GLB_SLP_EN_CPU2_POS      6
+#define PMU_GLB_SLP_EN_CPU1_POS      5
+#define PMU_GLB_SLP_EN_CPU0_POS      4
+#define PMU_GLB_SLP_EN_DSP_POS      3
+#define PMU_GLB_SLP_EN_VDEC_POS      2
+#define PMU_GLB_SLP_EN_VENC1_POS      1
+#define PMU_GLB_SLP_EN_VENC0_POS      0
+
+// REGISTER : SLP_EN1
+
+#define PMU_GLB_SLP_EN1_ADDR      (PMU_GLB_BASE_ADDR + 0x4)
+#define PMU_GLB_SLP_EN1_SEN_POS      18
+#define PMU_GLB_SLP_EN1_ISP_POS      17
+#define PMU_GLB_SLP_EN1_CPU_POS      16
+#define PMU_GLB_SLP_EN1_NPU_POS      15
+#define PMU_GLB_SLP_EN1_N8_POS      14
+#define PMU_GLB_SLP_EN1_N7_POS      13
+#define PMU_GLB_SLP_EN1_N6_POS      12
+#define PMU_GLB_SLP_EN1_N5_POS      11
+#define PMU_GLB_SLP_EN1_N4_POS      10
+#define PMU_GLB_SLP_EN1_N3_POS      9
+#define PMU_GLB_SLP_EN1_N2_POS      8
+#define PMU_GLB_SLP_EN1_N1_POS      7
+#define PMU_GLB_SLP_EN1_N0_POS      6
+#define PMU_GLB_SLP_EN1_MM_POS      5
+#define PMU_GLB_SLP_EN1_PERIP_POS      4
+#define PMU_GLB_SLP_EN1_PIPE_POS      3
+#define PMU_GLB_SLP_EN1_FLASH_POS      2
+#define PMU_GLB_SLP_EN1_DDR1_POS      1
+#define PMU_GLB_SLP_EN1_DDR0_POS      0
+
+//========================below I may delete after==============================
+
+// REGISTER : PWR_BYPASS
+
+#define PMU_GLB_PWR_BYPASS_ADDR      PMU_GLB_BASE_ADDR + 0x10
+#define PMU_GLB_PWR_BYPASS_RSTVAL    0x0
+#define PMU_GLB_PWR_BYPASS_ALL1      0x7FFF
+#define PMU_GLB_PWR_BYPASS_ALL0      0x0
+#define PMU_GLB_PWR_BYPASS_ALL5A     0x5A5A
+#define PMU_GLB_PWR_BYPASS_ALLA5     0x25A5
+
+// FIELD IN REGISTER : PWR_BYPASS
+
+#define PMU_GLB_PWR_BYPASS_ISP_POS      14
+#define PMU_GLB_PWR_BYPASS_ISP_LEN      1
+#define PMU_GLB_PWR_BYPASS_ISP_MASK     0x00004000
+#define PMU_GLB_PWR_BYPASS_ISP_VAL(w)   (((w) & 0x00004000) >> 14)
+#define PMU_GLB_PWR_BYPASS_ISP_SET(w)   w |= ( 0x1 << 14)
+#define PMU_GLB_PWR_BYPASS_ISP_CLR(w)   w &= ~( 0x1 << 14)
+
+#define PMU_GLB_PWR_BYPASS_CPU_POS      13
+#define PMU_GLB_PWR_BYPASS_CPU_LEN      1
+#define PMU_GLB_PWR_BYPASS_CPU_MASK     0x00002000
+#define PMU_GLB_PWR_BYPASS_CPU_VAL(w)   (((w) & 0x00002000) >> 13)
+#define PMU_GLB_PWR_BYPASS_CPU_SET(w)   w |= ( 0x1 << 13)
+#define PMU_GLB_PWR_BYPASS_CPU_CLR(w)   w &= ~( 0x1 << 13)
+
+#define PMU_GLB_PWR_BYPASS_NPU_POS      12
+#define PMU_GLB_PWR_BYPASS_NPU_LEN      1
+#define PMU_GLB_PWR_BYPASS_NPU_MASK     0x00001000
+#define PMU_GLB_PWR_BYPASS_NPU_VAL(w)   (((w) & 0x00001000) >> 12)
+#define PMU_GLB_PWR_BYPASS_NPU_SET(w)   w |= ( 0x1 << 12)
+#define PMU_GLB_PWR_BYPASS_NPU_CLR(w)   w &= ~( 0x1 << 12)
+
+#define PMU_GLB_PWR_BYPASS_CPU7_POS      11
+#define PMU_GLB_PWR_BYPASS_CPU7_LEN      1
+#define PMU_GLB_PWR_BYPASS_CPU7_MASK     0x00000800
+#define PMU_GLB_PWR_BYPASS_CPU7_VAL(w)   (((w) & 0x00000800) >> 11)
+#define PMU_GLB_PWR_BYPASS_CPU7_SET(w)   w |= ( 0x1 << 11)
+#define PMU_GLB_PWR_BYPASS_CPU7_CLR(w)   w &= ~( 0x1 << 11)
+
+#define PMU_GLB_PWR_BYPASS_CPU6_POS      10
+#define PMU_GLB_PWR_BYPASS_CPU6_LEN      1
+#define PMU_GLB_PWR_BYPASS_CPU6_MASK     0x00000400
+#define PMU_GLB_PWR_BYPASS_CPU6_VAL(w)   (((w) & 0x00000400) >> 10)
+#define PMU_GLB_PWR_BYPASS_CPU6_SET(w)   w |= ( 0x1 << 10)
+#define PMU_GLB_PWR_BYPASS_CPU6_CLR(w)   w &= ~( 0x1 << 10)
+
+#define PMU_GLB_PWR_BYPASS_CPU5_POS      9
+#define PMU_GLB_PWR_BYPASS_CPU5_LEN      1
+#define PMU_GLB_PWR_BYPASS_CPU5_MASK     0x00000200
+#define PMU_GLB_PWR_BYPASS_CPU5_VAL(w)   (((w) & 0x00000200) >> 9)
+#define PMU_GLB_PWR_BYPASS_CPU5_SET(w)   w |= ( 0x1 << 9)
+#define PMU_GLB_PWR_BYPASS_CPU5_CLR(w)   w &= ~( 0x1 << 9)
+
+#define PMU_GLB_PWR_BYPASS_CPU4_POS      8
+#define PMU_GLB_PWR_BYPASS_CPU4_LEN      1
+#define PMU_GLB_PWR_BYPASS_CPU4_MASK     0x00000100
+#define PMU_GLB_PWR_BYPASS_CPU4_VAL(w)   (((w) & 0x00000100) >> 8)
+#define PMU_GLB_PWR_BYPASS_CPU4_SET(w)   w |= ( 0x1 << 8)
+#define PMU_GLB_PWR_BYPASS_CPU4_CLR(w)   w &= ~( 0x1 << 8)
+
+#define PMU_GLB_PWR_BYPASS_CPU3_POS      7
+#define PMU_GLB_PWR_BYPASS_CPU3_LEN      1
+#define PMU_GLB_PWR_BYPASS_CPU3_MASK     0x00000080
+#define PMU_GLB_PWR_BYPASS_CPU3_VAL(w)   (((w) & 0x00000080) >> 7)
+#define PMU_GLB_PWR_BYPASS_CPU3_SET(w)   w |= ( 0x1 << 7)
+#define PMU_GLB_PWR_BYPASS_CPU3_CLR(w)   w &= ~( 0x1 << 7)
+
+#define PMU_GLB_PWR_BYPASS_CPU2_POS      6
+#define PMU_GLB_PWR_BYPASS_CPU2_LEN      1
+#define PMU_GLB_PWR_BYPASS_CPU2_MASK     0x00000040
+#define PMU_GLB_PWR_BYPASS_CPU2_VAL(w)   (((w) & 0x00000040) >> 6)
+#define PMU_GLB_PWR_BYPASS_CPU2_SET(w)   w |= ( 0x1 << 6)
+#define PMU_GLB_PWR_BYPASS_CPU2_CLR(w)   w &= ~( 0x1 << 6)
+
+#define PMU_GLB_PWR_BYPASS_CPU1_POS      5
+#define PMU_GLB_PWR_BYPASS_CPU1_LEN      1
+#define PMU_GLB_PWR_BYPASS_CPU1_MASK     0x00000020
+#define PMU_GLB_PWR_BYPASS_CPU1_VAL(w)   (((w) & 0x00000020) >> 5)
+#define PMU_GLB_PWR_BYPASS_CPU1_SET(w)   w |= ( 0x1 << 5)
+#define PMU_GLB_PWR_BYPASS_CPU1_CLR(w)   w &= ~( 0x1 << 5)
+
+#define PMU_GLB_PWR_BYPASS_CPU0_POS      4
+#define PMU_GLB_PWR_BYPASS_CPU0_LEN      1
+#define PMU_GLB_PWR_BYPASS_CPU0_MASK     0x00000010
+#define PMU_GLB_PWR_BYPASS_CPU0_VAL(w)   (((w) & 0x00000010) >> 4)
+#define PMU_GLB_PWR_BYPASS_CPU0_SET(w)   w |= ( 0x1 << 4)
+#define PMU_GLB_PWR_BYPASS_CPU0_CLR(w)   w &= ~( 0x1 << 4)
+
+#define PMU_GLB_PWR_BYPASS_DSP_POS      3
+#define PMU_GLB_PWR_BYPASS_DSP_LEN      1
+#define PMU_GLB_PWR_BYPASS_DSP_MASK     0x00000008
+#define PMU_GLB_PWR_BYPASS_DSP_VAL(w)   (((w) & 0x00000008) >> 3)
+#define PMU_GLB_PWR_BYPASS_DSP_SET(w)   w |= ( 0x1 << 3)
+#define PMU_GLB_PWR_BYPASS_DSP_CLR(w)   w &= ~( 0x1 << 3)
+
+#define PMU_GLB_PWR_BYPASS_VDEC_POS      2
+#define PMU_GLB_PWR_BYPASS_VDEC_LEN      1
+#define PMU_GLB_PWR_BYPASS_VDEC_MASK     0x00000004
+#define PMU_GLB_PWR_BYPASS_VDEC_VAL(w)   (((w) & 0x00000004) >> 2)
+#define PMU_GLB_PWR_BYPASS_VDEC_SET(w)   w |= ( 0x1 << 2)
+#define PMU_GLB_PWR_BYPASS_VDEC_CLR(w)   w &= ~( 0x1 << 2)
+
+#define PMU_GLB_PWR_BYPASS_VENC1_POS      1
+#define PMU_GLB_PWR_BYPASS_VENC1_LEN      1
+#define PMU_GLB_PWR_BYPASS_VENC1_MASK     0x00000002
+#define PMU_GLB_PWR_BYPASS_VENC1_VAL(w)   (((w) & 0x00000002) >> 1)
+#define PMU_GLB_PWR_BYPASS_VENC1_SET(w)   w |= ( 0x1 << 1)
+#define PMU_GLB_PWR_BYPASS_VENC1_CLR(w)   w &= ~( 0x1 << 1)
+
+#define PMU_GLB_PWR_BYPASS_VENC0_POS      0
+#define PMU_GLB_PWR_BYPASS_VENC0_LEN      1
+#define PMU_GLB_PWR_BYPASS_VENC0_MASK     0x00000001
+#define PMU_GLB_PWR_BYPASS_VENC0_VAL(w)   (((w) & 0x00000001) >> 0)
+#define PMU_GLB_PWR_BYPASS_VENC0_SET(w)   w |= ( 0x1 << 0)
+#define PMU_GLB_PWR_BYPASS_VENC0_CLR(w)   w &= ~( 0x1 << 0)
+
+// REGISTER : PWR_BYPASS1
+
+#define PMU_GLB_PWR_BYPASS1_ADDR      PMU_GLB_BASE_ADDR + 0x14
+#define PMU_GLB_PWR_BYPASS1_RSTVAL    0x0
+#define PMU_GLB_PWR_BYPASS1_ALL1      0x7FF
+#define PMU_GLB_PWR_BYPASS1_ALL0      0x0
+#define PMU_GLB_PWR_BYPASS1_ALL5A     0x25A
+#define PMU_GLB_PWR_BYPASS1_ALLA5     0x5A5
+
+// FIELD IN REGISTER : PWR_BYPASS1
+
+#define PMU_GLB_PWR_BYPASS1_N8_POS      10
+#define PMU_GLB_PWR_BYPASS1_N8_LEN      1
+#define PMU_GLB_PWR_BYPASS1_N8_MASK     0x00000400
+#define PMU_GLB_PWR_BYPASS1_N8_VAL(w)   (((w) & 0x00000400) >> 10)
+#define PMU_GLB_PWR_BYPASS1_N8_SET(w)   w |= ( 0x1 << 10)
+#define PMU_GLB_PWR_BYPASS1_N8_CLR(w)   w &= ~( 0x1 << 10)
+
+#define PMU_GLB_PWR_BYPASS1_N7_POS      9
+#define PMU_GLB_PWR_BYPASS1_N7_LEN      1
+#define PMU_GLB_PWR_BYPASS1_N7_MASK     0x00000200
+#define PMU_GLB_PWR_BYPASS1_N7_VAL(w)   (((w) & 0x00000200) >> 9)
+#define PMU_GLB_PWR_BYPASS1_N7_SET(w)   w |= ( 0x1 << 9)
+#define PMU_GLB_PWR_BYPASS1_N7_CLR(w)   w &= ~( 0x1 << 9)
+
+#define PMU_GLB_PWR_BYPASS1_N6_POS      8
+#define PMU_GLB_PWR_BYPASS1_N6_LEN      1
+#define PMU_GLB_PWR_BYPASS1_N6_MASK     0x00000100
+#define PMU_GLB_PWR_BYPASS1_N6_VAL(w)   (((w) & 0x00000100) >> 8)
+#define PMU_GLB_PWR_BYPASS1_N6_SET(w)   w |= ( 0x1 << 8)
+#define PMU_GLB_PWR_BYPASS1_N6_CLR(w)   w &= ~( 0x1 << 8)
+
+#define PMU_GLB_PWR_BYPASS1_N5_POS      7
+#define PMU_GLB_PWR_BYPASS1_N5_LEN      1
+#define PMU_GLB_PWR_BYPASS1_N5_MASK     0x00000080
+#define PMU_GLB_PWR_BYPASS1_N5_VAL(w)   (((w) & 0x00000080) >> 7)
+#define PMU_GLB_PWR_BYPASS1_N5_SET(w)   w |= ( 0x1 << 7)
+#define PMU_GLB_PWR_BYPASS1_N5_CLR(w)   w &= ~( 0x1 << 7)
+
+#define PMU_GLB_PWR_BYPASS1_N4_POS      6
+#define PMU_GLB_PWR_BYPASS1_N4_LEN      1
+#define PMU_GLB_PWR_BYPASS1_N4_MASK     0x00000040
+#define PMU_GLB_PWR_BYPASS1_N4_VAL(w)   (((w) & 0x00000040) >> 6)
+#define PMU_GLB_PWR_BYPASS1_N4_SET(w)   w |= ( 0x1 << 6)
+#define PMU_GLB_PWR_BYPASS1_N4_CLR(w)   w &= ~( 0x1 << 6)
+
+#define PMU_GLB_PWR_BYPASS1_N3_POS      5
+#define PMU_GLB_PWR_BYPASS1_N3_LEN      1
+#define PMU_GLB_PWR_BYPASS1_N3_MASK     0x00000020
+#define PMU_GLB_PWR_BYPASS1_N3_VAL(w)   (((w) & 0x00000020) >> 5)
+#define PMU_GLB_PWR_BYPASS1_N3_SET(w)   w |= ( 0x1 << 5)
+#define PMU_GLB_PWR_BYPASS1_N3_CLR(w)   w &= ~( 0x1 << 5)
+
+#define PMU_GLB_PWR_BYPASS1_N2_POS      4
+#define PMU_GLB_PWR_BYPASS1_N2_LEN      1
+#define PMU_GLB_PWR_BYPASS1_N2_MASK     0x00000010
+#define PMU_GLB_PWR_BYPASS1_N2_VAL(w)   (((w) & 0x00000010) >> 4)
+#define PMU_GLB_PWR_BYPASS1_N2_SET(w)   w |= ( 0x1 << 4)
+#define PMU_GLB_PWR_BYPASS1_N2_CLR(w)   w &= ~( 0x1 << 4)
+
+#define PMU_GLB_PWR_BYPASS1_N1_POS      3
+#define PMU_GLB_PWR_BYPASS1_N1_LEN      1
+#define PMU_GLB_PWR_BYPASS1_N1_MASK     0x00000008
+#define PMU_GLB_PWR_BYPASS1_N1_VAL(w)   (((w) & 0x00000008) >> 3)
+#define PMU_GLB_PWR_BYPASS1_N1_SET(w)   w |= ( 0x1 << 3)
+#define PMU_GLB_PWR_BYPASS1_N1_CLR(w)   w &= ~( 0x1 << 3)
+
+#define PMU_GLB_PWR_BYPASS1_N0_POS      2
+#define PMU_GLB_PWR_BYPASS1_N0_LEN      1
+#define PMU_GLB_PWR_BYPASS1_N0_MASK     0x00000004
+#define PMU_GLB_PWR_BYPASS1_N0_VAL(w)   (((w) & 0x00000004) >> 2)
+#define PMU_GLB_PWR_BYPASS1_N0_SET(w)   w |= ( 0x1 << 2)
+#define PMU_GLB_PWR_BYPASS1_N0_CLR(w)   w &= ~( 0x1 << 2)
+
+#define PMU_GLB_PWR_BYPASS1_MM_POS      1
+#define PMU_GLB_PWR_BYPASS1_MM_LEN      1
+#define PMU_GLB_PWR_BYPASS1_MM_MASK     0x00000002
+#define PMU_GLB_PWR_BYPASS1_MM_VAL(w)   (((w) & 0x00000002) >> 1)
+#define PMU_GLB_PWR_BYPASS1_MM_SET(w)   w |= ( 0x1 << 1)
+#define PMU_GLB_PWR_BYPASS1_MM_CLR(w)   w &= ~( 0x1 << 1)
+
+#define PMU_GLB_PWR_BYPASS1_PIPE_POS      0
+#define PMU_GLB_PWR_BYPASS1_PIPE_LEN      1
+#define PMU_GLB_PWR_BYPASS1_PIPE_MASK     0x00000001
+#define PMU_GLB_PWR_BYPASS1_PIPE_VAL(w)   (((w) & 0x00000001) >> 0)
+#define PMU_GLB_PWR_BYPASS1_PIPE_SET(w)   w |= ( 0x1 << 0)
+#define PMU_GLB_PWR_BYPASS1_PIPE_CLR(w)   w &= ~( 0x1 << 0)
+
+// REGISTER : SLP_FRC_EN
+
+#define PMU_GLB_SLP_FRC_EN_ADDR      PMU_GLB_BASE_ADDR + 0x50
+#define PMU_GLB_SLP_FRC_EN_RSTVAL    0x0
+#define PMU_GLB_SLP_FRC_EN_ALL1      0xFFF
+#define PMU_GLB_SLP_FRC_EN_ALL0      0x0
+#define PMU_GLB_SLP_FRC_EN_ALL5A     0xA5A
+#define PMU_GLB_SLP_FRC_EN_ALLA5     0x5A5
+
+// FIELD IN REGISTER : SLP_FRC_EN
+
+#define PMU_GLB_SLP_FRC_EN_CPU7_POS      11
+#define PMU_GLB_SLP_FRC_EN_CPU7_LEN      1
+#define PMU_GLB_SLP_FRC_EN_CPU7_MASK     0x00000800
+#define PMU_GLB_SLP_FRC_EN_CPU7_VAL(w)   (((w) & 0x00000800) >> 11)
+#define PMU_GLB_SLP_FRC_EN_CPU7_SET(w)   w |= ( 0x1 << 11)
+#define PMU_GLB_SLP_FRC_EN_CPU7_CLR(w)   w &= ~( 0x1 << 11)
+
+#define PMU_GLB_SLP_FRC_EN_CPU6_POS      10
+#define PMU_GLB_SLP_FRC_EN_CPU6_LEN      1
+#define PMU_GLB_SLP_FRC_EN_CPU6_MASK     0x00000400
+#define PMU_GLB_SLP_FRC_EN_CPU6_VAL(w)   (((w) & 0x00000400) >> 10)
+#define PMU_GLB_SLP_FRC_EN_CPU6_SET(w)   w |= ( 0x1 << 10)
+#define PMU_GLB_SLP_FRC_EN_CPU6_CLR(w)   w &= ~( 0x1 << 10)
+
+#define PMU_GLB_SLP_FRC_EN_CPU5_POS      9
+#define PMU_GLB_SLP_FRC_EN_CPU5_LEN      1
+#define PMU_GLB_SLP_FRC_EN_CPU5_MASK     0x00000200
+#define PMU_GLB_SLP_FRC_EN_CPU5_VAL(w)   (((w) & 0x00000200) >> 9)
+#define PMU_GLB_SLP_FRC_EN_CPU5_SET(w)   w |= ( 0x1 << 9)
+#define PMU_GLB_SLP_FRC_EN_CPU5_CLR(w)   w &= ~( 0x1 << 9)
+
+#define PMU_GLB_SLP_FRC_EN_CPU4_POS      8
+#define PMU_GLB_SLP_FRC_EN_CPU4_LEN      1
+#define PMU_GLB_SLP_FRC_EN_CPU4_MASK     0x00000100
+#define PMU_GLB_SLP_FRC_EN_CPU4_VAL(w)   (((w) & 0x00000100) >> 8)
+#define PMU_GLB_SLP_FRC_EN_CPU4_SET(w)   w |= ( 0x1 << 8)
+#define PMU_GLB_SLP_FRC_EN_CPU4_CLR(w)   w &= ~( 0x1 << 8)
+
+#define PMU_GLB_SLP_FRC_EN_CPU3_POS      7
+#define PMU_GLB_SLP_FRC_EN_CPU3_LEN      1
+#define PMU_GLB_SLP_FRC_EN_CPU3_MASK     0x00000080
+#define PMU_GLB_SLP_FRC_EN_CPU3_VAL(w)   (((w) & 0x00000080) >> 7)
+#define PMU_GLB_SLP_FRC_EN_CPU3_SET(w)   w |= ( 0x1 << 7)
+#define PMU_GLB_SLP_FRC_EN_CPU3_CLR(w)   w &= ~( 0x1 << 7)
+
+#define PMU_GLB_SLP_FRC_EN_CPU2_POS      6
+#define PMU_GLB_SLP_FRC_EN_CPU2_LEN      1
+#define PMU_GLB_SLP_FRC_EN_CPU2_MASK     0x00000040
+#define PMU_GLB_SLP_FRC_EN_CPU2_VAL(w)   (((w) & 0x00000040) >> 6)
+#define PMU_GLB_SLP_FRC_EN_CPU2_SET(w)   w |= ( 0x1 << 6)
+#define PMU_GLB_SLP_FRC_EN_CPU2_CLR(w)   w &= ~( 0x1 << 6)
+
+#define PMU_GLB_SLP_FRC_EN_CPU1_POS      5
+#define PMU_GLB_SLP_FRC_EN_CPU1_LEN      1
+#define PMU_GLB_SLP_FRC_EN_CPU1_MASK     0x00000020
+#define PMU_GLB_SLP_FRC_EN_CPU1_VAL(w)   (((w) & 0x00000020) >> 5)
+#define PMU_GLB_SLP_FRC_EN_CPU1_SET(w)   w |= ( 0x1 << 5)
+#define PMU_GLB_SLP_FRC_EN_CPU1_CLR(w)   w &= ~( 0x1 << 5)
+
+#define PMU_GLB_SLP_FRC_EN_CPU0_POS      4
+#define PMU_GLB_SLP_FRC_EN_CPU0_LEN      1
+#define PMU_GLB_SLP_FRC_EN_CPU0_MASK     0x00000010
+#define PMU_GLB_SLP_FRC_EN_CPU0_VAL(w)   (((w) & 0x00000010) >> 4)
+#define PMU_GLB_SLP_FRC_EN_CPU0_SET(w)   w |= ( 0x1 << 4)
+#define PMU_GLB_SLP_FRC_EN_CPU0_CLR(w)   w &= ~( 0x1 << 4)
+
+#define PMU_GLB_SLP_FRC_EN_DSP_POS      3
+#define PMU_GLB_SLP_FRC_EN_DSP_LEN      1
+#define PMU_GLB_SLP_FRC_EN_DSP_MASK     0x00000008
+#define PMU_GLB_SLP_FRC_EN_DSP_VAL(w)   (((w) & 0x00000008) >> 3)
+#define PMU_GLB_SLP_FRC_EN_DSP_SET(w)   w |= ( 0x1 << 3)
+#define PMU_GLB_SLP_FRC_EN_DSP_CLR(w)   w &= ~( 0x1 << 3)
+
+#define PMU_GLB_SLP_FRC_EN_VDEC_POS      2
+#define PMU_GLB_SLP_FRC_EN_VDEC_LEN      1
+#define PMU_GLB_SLP_FRC_EN_VDEC_MASK     0x00000004
+#define PMU_GLB_SLP_FRC_EN_VDEC_VAL(w)   (((w) & 0x00000004) >> 2)
+#define PMU_GLB_SLP_FRC_EN_VDEC_SET(w)   w |= ( 0x1 << 2)
+#define PMU_GLB_SLP_FRC_EN_VDEC_CLR(w)   w &= ~( 0x1 << 2)
+
+#define PMU_GLB_SLP_FRC_EN_VENC1_POS      1
+#define PMU_GLB_SLP_FRC_EN_VENC1_LEN      1
+#define PMU_GLB_SLP_FRC_EN_VENC1_MASK     0x00000002
+#define PMU_GLB_SLP_FRC_EN_VENC1_VAL(w)   (((w) & 0x00000002) >> 1)
+#define PMU_GLB_SLP_FRC_EN_VENC1_SET(w)   w |= ( 0x1 << 1)
+#define PMU_GLB_SLP_FRC_EN_VENC1_CLR(w)   w &= ~( 0x1 << 1)
+
+#define PMU_GLB_SLP_FRC_EN_VENC0_POS      0
+#define PMU_GLB_SLP_FRC_EN_VENC0_LEN      1
+#define PMU_GLB_SLP_FRC_EN_VENC0_MASK     0x00000001
+#define PMU_GLB_SLP_FRC_EN_VENC0_VAL(w)   (((w) & 0x00000001) >> 0)
+#define PMU_GLB_SLP_FRC_EN_VENC0_SET(w)   w |= ( 0x1 << 0)
+#define PMU_GLB_SLP_FRC_EN_VENC0_CLR(w)   w &= ~( 0x1 << 0)
+
+// REGISTER : SLP_FRC_EN1
+
+#define PMU_GLB_SLP_FRC_EN1_ADDR      PMU_GLB_BASE_ADDR + 0x54
+#define PMU_GLB_SLP_FRC_EN1_RSTVAL    0x0
+#define PMU_GLB_SLP_FRC_EN1_ALL1      0x7FFFF
+#define PMU_GLB_SLP_FRC_EN1_ALL0      0x0
+#define PMU_GLB_SLP_FRC_EN1_ALL5A     0x25A5A
+#define PMU_GLB_SLP_FRC_EN1_ALLA5     0x5A5A5
+
+// FIELD IN REGISTER : SLP_FRC_EN1
+
+#define PMU_GLB_SLP_FRC_EN1_SEN_POS      18
+#define PMU_GLB_SLP_FRC_EN1_SEN_LEN      1
+#define PMU_GLB_SLP_FRC_EN1_SEN_MASK     0x00040000
+#define PMU_GLB_SLP_FRC_EN1_SEN_VAL(w)   (((w) & 0x00040000) >> 18)
+#define PMU_GLB_SLP_FRC_EN1_SEN_SET(w)   w |= ( 0x1 << 18)
+#define PMU_GLB_SLP_FRC_EN1_SEN_CLR(w)   w &= ~( 0x1 << 18)
+
+#define PMU_GLB_SLP_FRC_EN1_ISP_POS      17
+#define PMU_GLB_SLP_FRC_EN1_ISP_LEN      1
+#define PMU_GLB_SLP_FRC_EN1_ISP_MASK     0x00020000
+#define PMU_GLB_SLP_FRC_EN1_ISP_VAL(w)   (((w) & 0x00020000) >> 17)
+#define PMU_GLB_SLP_FRC_EN1_ISP_SET(w)   w |= ( 0x1 << 17)
+#define PMU_GLB_SLP_FRC_EN1_ISP_CLR(w)   w &= ~( 0x1 << 17)
+
+#define PMU_GLB_SLP_FRC_EN1_CPU_POS      16
+#define PMU_GLB_SLP_FRC_EN1_CPU_LEN      1
+#define PMU_GLB_SLP_FRC_EN1_CPU_MASK     0x00010000
+#define PMU_GLB_SLP_FRC_EN1_CPU_VAL(w)   (((w) & 0x00010000) >> 16)
+#define PMU_GLB_SLP_FRC_EN1_CPU_SET(w)   w |= ( 0x1 << 16)
+#define PMU_GLB_SLP_FRC_EN1_CPU_CLR(w)   w &= ~( 0x1 << 16)
+
+#define PMU_GLB_SLP_FRC_EN1_NPU_POS      15
+#define PMU_GLB_SLP_FRC_EN1_NPU_LEN      1
+#define PMU_GLB_SLP_FRC_EN1_NPU_MASK     0x00008000
+#define PMU_GLB_SLP_FRC_EN1_NPU_VAL(w)   (((w) & 0x00008000) >> 15)
+#define PMU_GLB_SLP_FRC_EN1_NPU_SET(w)   w |= ( 0x1 << 15)
+#define PMU_GLB_SLP_FRC_EN1_NPU_CLR(w)   w &= ~( 0x1 << 15)
+
+#define PMU_GLB_SLP_FRC_EN1_N8_POS      14
+#define PMU_GLB_SLP_FRC_EN1_N8_LEN      1
+#define PMU_GLB_SLP_FRC_EN1_N8_MASK     0x00004000
+#define PMU_GLB_SLP_FRC_EN1_N8_VAL(w)   (((w) & 0x00004000) >> 14)
+#define PMU_GLB_SLP_FRC_EN1_N8_SET(w)   w |= ( 0x1 << 14)
+#define PMU_GLB_SLP_FRC_EN1_N8_CLR(w)   w &= ~( 0x1 << 14)
+
+#define PMU_GLB_SLP_FRC_EN1_N7_POS      13
+#define PMU_GLB_SLP_FRC_EN1_N7_LEN      1
+#define PMU_GLB_SLP_FRC_EN1_N7_MASK     0x00002000
+#define PMU_GLB_SLP_FRC_EN1_N7_VAL(w)   (((w) & 0x00002000) >> 13)
+#define PMU_GLB_SLP_FRC_EN1_N7_SET(w)   w |= ( 0x1 << 13)
+#define PMU_GLB_SLP_FRC_EN1_N7_CLR(w)   w &= ~( 0x1 << 13)
+
+#define PMU_GLB_SLP_FRC_EN1_N6_POS      12
+#define PMU_GLB_SLP_FRC_EN1_N6_LEN      1
+#define PMU_GLB_SLP_FRC_EN1_N6_MASK     0x00001000
+#define PMU_GLB_SLP_FRC_EN1_N6_VAL(w)   (((w) & 0x00001000) >> 12)
+#define PMU_GLB_SLP_FRC_EN1_N6_SET(w)   w |= ( 0x1 << 12)
+#define PMU_GLB_SLP_FRC_EN1_N6_CLR(w)   w &= ~( 0x1 << 12)
+
+#define PMU_GLB_SLP_FRC_EN1_N5_POS      11
+#define PMU_GLB_SLP_FRC_EN1_N5_LEN      1
+#define PMU_GLB_SLP_FRC_EN1_N5_MASK     0x00000800
+#define PMU_GLB_SLP_FRC_EN1_N5_VAL(w)   (((w) & 0x00000800) >> 11)
+#define PMU_GLB_SLP_FRC_EN1_N5_SET(w)   w |= ( 0x1 << 11)
+#define PMU_GLB_SLP_FRC_EN1_N5_CLR(w)   w &= ~( 0x1 << 11)
+
+#define PMU_GLB_SLP_FRC_EN1_N4_POS      10
+#define PMU_GLB_SLP_FRC_EN1_N4_LEN      1
+#define PMU_GLB_SLP_FRC_EN1_N4_MASK     0x00000400
+#define PMU_GLB_SLP_FRC_EN1_N4_VAL(w)   (((w) & 0x00000400) >> 10)
+#define PMU_GLB_SLP_FRC_EN1_N4_SET(w)   w |= ( 0x1 << 10)
+#define PMU_GLB_SLP_FRC_EN1_N4_CLR(w)   w &= ~( 0x1 << 10)
+
+#define PMU_GLB_SLP_FRC_EN1_N3_POS      9
+#define PMU_GLB_SLP_FRC_EN1_N3_LEN      1
+#define PMU_GLB_SLP_FRC_EN1_N3_MASK     0x00000200
+#define PMU_GLB_SLP_FRC_EN1_N3_VAL(w)   (((w) & 0x00000200) >> 9)
+#define PMU_GLB_SLP_FRC_EN1_N3_SET(w)   w |= ( 0x1 << 9)
+#define PMU_GLB_SLP_FRC_EN1_N3_CLR(w)   w &= ~( 0x1 << 9)
+
+#define PMU_GLB_SLP_FRC_EN1_N2_POS      8
+#define PMU_GLB_SLP_FRC_EN1_N2_LEN      1
+#define PMU_GLB_SLP_FRC_EN1_N2_MASK     0x00000100
+#define PMU_GLB_SLP_FRC_EN1_N2_VAL(w)   (((w) & 0x00000100) >> 8)
+#define PMU_GLB_SLP_FRC_EN1_N2_SET(w)   w |= ( 0x1 << 8)
+#define PMU_GLB_SLP_FRC_EN1_N2_CLR(w)   w &= ~( 0x1 << 8)
+
+#define PMU_GLB_SLP_FRC_EN1_N1_POS      7
+#define PMU_GLB_SLP_FRC_EN1_N1_LEN      1
+#define PMU_GLB_SLP_FRC_EN1_N1_MASK     0x00000080
+#define PMU_GLB_SLP_FRC_EN1_N1_VAL(w)   (((w) & 0x00000080) >> 7)
+#define PMU_GLB_SLP_FRC_EN1_N1_SET(w)   w |= ( 0x1 << 7)
+#define PMU_GLB_SLP_FRC_EN1_N1_CLR(w)   w &= ~( 0x1 << 7)
+
+#define PMU_GLB_SLP_FRC_EN1_N0_POS      6
+#define PMU_GLB_SLP_FRC_EN1_N0_LEN      1
+#define PMU_GLB_SLP_FRC_EN1_N0_MASK     0x00000040
+#define PMU_GLB_SLP_FRC_EN1_N0_VAL(w)   (((w) & 0x00000040) >> 6)
+#define PMU_GLB_SLP_FRC_EN1_N0_SET(w)   w |= ( 0x1 << 6)
+#define PMU_GLB_SLP_FRC_EN1_N0_CLR(w)   w &= ~( 0x1 << 6)
+
+#define PMU_GLB_SLP_FRC_EN1_MM_POS      5
+#define PMU_GLB_SLP_FRC_EN1_MM_LEN      1
+#define PMU_GLB_SLP_FRC_EN1_MM_MASK     0x00000020
+#define PMU_GLB_SLP_FRC_EN1_MM_VAL(w)   (((w) & 0x00000020) >> 5)
+#define PMU_GLB_SLP_FRC_EN1_MM_SET(w)   w |= ( 0x1 << 5)
+#define PMU_GLB_SLP_FRC_EN1_MM_CLR(w)   w &= ~( 0x1 << 5)
+
+#define PMU_GLB_SLP_FRC_EN1_PERIP_POS      4
+#define PMU_GLB_SLP_FRC_EN1_PERIP_LEN      1
+#define PMU_GLB_SLP_FRC_EN1_PERIP_MASK     0x00000010
+#define PMU_GLB_SLP_FRC_EN1_PERIP_VAL(w)   (((w) & 0x00000010) >> 4)
+#define PMU_GLB_SLP_FRC_EN1_PERIP_SET(w)   w |= ( 0x1 << 4)
+#define PMU_GLB_SLP_FRC_EN1_PERIP_CLR(w)   w &= ~( 0x1 << 4)
+
+#define PMU_GLB_SLP_FRC_EN1_PIPE_POS      3
+#define PMU_GLB_SLP_FRC_EN1_PIPE_LEN      1
+#define PMU_GLB_SLP_FRC_EN1_PIPE_MASK     0x00000008
+#define PMU_GLB_SLP_FRC_EN1_PIPE_VAL(w)   (((w) & 0x00000008) >> 3)
+#define PMU_GLB_SLP_FRC_EN1_PIPE_SET(w)   w |= ( 0x1 << 3)
+#define PMU_GLB_SLP_FRC_EN1_PIPE_CLR(w)   w &= ~( 0x1 << 3)
+
+#define PMU_GLB_SLP_FRC_EN1_FLASH_POS      2
+#define PMU_GLB_SLP_FRC_EN1_FLASH_LEN      1
+#define PMU_GLB_SLP_FRC_EN1_FLASH_MASK     0x00000004
+#define PMU_GLB_SLP_FRC_EN1_FLASH_VAL(w)   (((w) & 0x00000004) >> 2)
+#define PMU_GLB_SLP_FRC_EN1_FLASH_SET(w)   w |= ( 0x1 << 2)
+#define PMU_GLB_SLP_FRC_EN1_FLASH_CLR(w)   w &= ~( 0x1 << 2)
+
+#define PMU_GLB_SLP_FRC_EN1_DDR1_POS      1
+#define PMU_GLB_SLP_FRC_EN1_DDR1_LEN      1
+#define PMU_GLB_SLP_FRC_EN1_DDR1_MASK     0x00000002
+#define PMU_GLB_SLP_FRC_EN1_DDR1_VAL(w)   (((w) & 0x00000002) >> 1)
+#define PMU_GLB_SLP_FRC_EN1_DDR1_SET(w)   w |= ( 0x1 << 1)
+#define PMU_GLB_SLP_FRC_EN1_DDR1_CLR(w)   w &= ~( 0x1 << 1)
+
+#define PMU_GLB_SLP_FRC_EN1_DDR0_POS      0
+#define PMU_GLB_SLP_FRC_EN1_DDR0_LEN      1
+#define PMU_GLB_SLP_FRC_EN1_DDR0_MASK     0x00000001
+#define PMU_GLB_SLP_FRC_EN1_DDR0_VAL(w)   (((w) & 0x00000001) >> 0)
+#define PMU_GLB_SLP_FRC_EN1_DDR0_SET(w)   w |= ( 0x1 << 0)
+#define PMU_GLB_SLP_FRC_EN1_DDR0_CLR(w)   w &= ~( 0x1 << 0)
+
+// REGISTER : SLP_FRC_SW
+
+#define PMU_GLB_SLP_FRC_SW_ADDR      PMU_GLB_BASE_ADDR + 0x58
+#define PMU_GLB_SLP_FRC_SW_RSTVAL    0x0
+#define PMU_GLB_SLP_FRC_SW_ALL1      0xFFF
+#define PMU_GLB_SLP_FRC_SW_ALL0      0x0
+#define PMU_GLB_SLP_FRC_SW_ALL5A     0xA5A
+#define PMU_GLB_SLP_FRC_SW_ALLA5     0x5A5
+
+// FIELD IN REGISTER : SLP_FRC_SW
+
+#define PMU_GLB_SLP_FRC_SW_CPU7_POS      11
+#define PMU_GLB_SLP_FRC_SW_CPU7_LEN      1
+#define PMU_GLB_SLP_FRC_SW_CPU7_MASK     0x00000800
+#define PMU_GLB_SLP_FRC_SW_CPU7_VAL(w)   (((w) & 0x00000800) >> 11)
+#define PMU_GLB_SLP_FRC_SW_CPU7_SET(w)   w |= ( 0x1 << 11)
+#define PMU_GLB_SLP_FRC_SW_CPU7_CLR(w)   w &= ~( 0x1 << 11)
+
+#define PMU_GLB_SLP_FRC_SW_CPU6_POS      10
+#define PMU_GLB_SLP_FRC_SW_CPU6_LEN      1
+#define PMU_GLB_SLP_FRC_SW_CPU6_MASK     0x00000400
+#define PMU_GLB_SLP_FRC_SW_CPU6_VAL(w)   (((w) & 0x00000400) >> 10)
+#define PMU_GLB_SLP_FRC_SW_CPU6_SET(w)   w |= ( 0x1 << 10)
+#define PMU_GLB_SLP_FRC_SW_CPU6_CLR(w)   w &= ~( 0x1 << 10)
+
+#define PMU_GLB_SLP_FRC_SW_CPU5_POS      9
+#define PMU_GLB_SLP_FRC_SW_CPU5_LEN      1
+#define PMU_GLB_SLP_FRC_SW_CPU5_MASK     0x00000200
+#define PMU_GLB_SLP_FRC_SW_CPU5_VAL(w)   (((w) & 0x00000200) >> 9)
+#define PMU_GLB_SLP_FRC_SW_CPU5_SET(w)   w |= ( 0x1 << 9)
+#define PMU_GLB_SLP_FRC_SW_CPU5_CLR(w)   w &= ~( 0x1 << 9)
+
+#define PMU_GLB_SLP_FRC_SW_CPU4_POS      8
+#define PMU_GLB_SLP_FRC_SW_CPU4_LEN      1
+#define PMU_GLB_SLP_FRC_SW_CPU4_MASK     0x00000100
+#define PMU_GLB_SLP_FRC_SW_CPU4_VAL(w)   (((w) & 0x00000100) >> 8)
+#define PMU_GLB_SLP_FRC_SW_CPU4_SET(w)   w |= ( 0x1 << 8)
+#define PMU_GLB_SLP_FRC_SW_CPU4_CLR(w)   w &= ~( 0x1 << 8)
+
+#define PMU_GLB_SLP_FRC_SW_CPU3_POS      7
+#define PMU_GLB_SLP_FRC_SW_CPU3_LEN      1
+#define PMU_GLB_SLP_FRC_SW_CPU3_MASK     0x00000080
+#define PMU_GLB_SLP_FRC_SW_CPU3_VAL(w)   (((w) & 0x00000080) >> 7)
+#define PMU_GLB_SLP_FRC_SW_CPU3_SET(w)   w |= ( 0x1 << 7)
+#define PMU_GLB_SLP_FRC_SW_CPU3_CLR(w)   w &= ~( 0x1 << 7)
+
+#define PMU_GLB_SLP_FRC_SW_CPU2_POS      6
+#define PMU_GLB_SLP_FRC_SW_CPU2_LEN      1
+#define PMU_GLB_SLP_FRC_SW_CPU2_MASK     0x00000040
+#define PMU_GLB_SLP_FRC_SW_CPU2_VAL(w)   (((w) & 0x00000040) >> 6)
+#define PMU_GLB_SLP_FRC_SW_CPU2_SET(w)   w |= ( 0x1 << 6)
+#define PMU_GLB_SLP_FRC_SW_CPU2_CLR(w)   w &= ~( 0x1 << 6)
+
+#define PMU_GLB_SLP_FRC_SW_CPU1_POS      5
+#define PMU_GLB_SLP_FRC_SW_CPU1_LEN      1
+#define PMU_GLB_SLP_FRC_SW_CPU1_MASK     0x00000020
+#define PMU_GLB_SLP_FRC_SW_CPU1_VAL(w)   (((w) & 0x00000020) >> 5)
+#define PMU_GLB_SLP_FRC_SW_CPU1_SET(w)   w |= ( 0x1 << 5)
+#define PMU_GLB_SLP_FRC_SW_CPU1_CLR(w)   w &= ~( 0x1 << 5)
+
+#define PMU_GLB_SLP_FRC_SW_CPU0_POS      4
+#define PMU_GLB_SLP_FRC_SW_CPU0_LEN      1
+#define PMU_GLB_SLP_FRC_SW_CPU0_MASK     0x00000010
+#define PMU_GLB_SLP_FRC_SW_CPU0_VAL(w)   (((w) & 0x00000010) >> 4)
+#define PMU_GLB_SLP_FRC_SW_CPU0_SET(w)   w |= ( 0x1 << 4)
+#define PMU_GLB_SLP_FRC_SW_CPU0_CLR(w)   w &= ~( 0x1 << 4)
+
+#define PMU_GLB_SLP_FRC_SW_DSP_POS      3
+#define PMU_GLB_SLP_FRC_SW_DSP_LEN      1
+#define PMU_GLB_SLP_FRC_SW_DSP_MASK     0x00000008
+#define PMU_GLB_SLP_FRC_SW_DSP_VAL(w)   (((w) & 0x00000008) >> 3)
+#define PMU_GLB_SLP_FRC_SW_DSP_SET(w)   w |= ( 0x1 << 3)
+#define PMU_GLB_SLP_FRC_SW_DSP_CLR(w)   w &= ~( 0x1 << 3)
+
+#define PMU_GLB_SLP_FRC_SW_VDEC_POS      2
+#define PMU_GLB_SLP_FRC_SW_VDEC_LEN      1
+#define PMU_GLB_SLP_FRC_SW_VDEC_MASK     0x00000004
+#define PMU_GLB_SLP_FRC_SW_VDEC_VAL(w)   (((w) & 0x00000004) >> 2)
+#define PMU_GLB_SLP_FRC_SW_VDEC_SET(w)   w |= ( 0x1 << 2)
+#define PMU_GLB_SLP_FRC_SW_VDEC_CLR(w)   w &= ~( 0x1 << 2)
+
+#define PMU_GLB_SLP_FRC_SW_VENC1_POS      1
+#define PMU_GLB_SLP_FRC_SW_VENC1_LEN      1
+#define PMU_GLB_SLP_FRC_SW_VENC1_MASK     0x00000002
+#define PMU_GLB_SLP_FRC_SW_VENC1_VAL(w)   (((w) & 0x00000002) >> 1)
+#define PMU_GLB_SLP_FRC_SW_VENC1_SET(w)   w |= ( 0x1 << 1)
+#define PMU_GLB_SLP_FRC_SW_VENC1_CLR(w)   w &= ~( 0x1 << 1)
+
+#define PMU_GLB_SLP_FRC_SW_VENC0_POS      0
+#define PMU_GLB_SLP_FRC_SW_VENC0_LEN      1
+#define PMU_GLB_SLP_FRC_SW_VENC0_MASK     0x00000001
+#define PMU_GLB_SLP_FRC_SW_VENC0_VAL(w)   (((w) & 0x00000001) >> 0)
+#define PMU_GLB_SLP_FRC_SW_VENC0_SET(w)   w |= ( 0x1 << 0)
+#define PMU_GLB_SLP_FRC_SW_VENC0_CLR(w)   w &= ~( 0x1 << 0)
+
+// REGISTER : SLP_FRC_SW1
+
+#define PMU_GLB_SLP_FRC_SW1_ADDR      PMU_GLB_BASE_ADDR + 0x5C
+#define PMU_GLB_SLP_FRC_SW1_RSTVAL    0x0
+#define PMU_GLB_SLP_FRC_SW1_ALL1      0x7FFFF
+#define PMU_GLB_SLP_FRC_SW1_ALL0      0x0
+#define PMU_GLB_SLP_FRC_SW1_ALL5A     0x25A5A
+#define PMU_GLB_SLP_FRC_SW1_ALLA5     0x5A5A5
+
+// FIELD IN REGISTER : SLP_FRC_SW1
+
+#define PMU_GLB_SLP_FRC_SW1_SEN_POS      18
+#define PMU_GLB_SLP_FRC_SW1_SEN_LEN      1
+#define PMU_GLB_SLP_FRC_SW1_SEN_MASK     0x00040000
+#define PMU_GLB_SLP_FRC_SW1_SEN_VAL(w)   (((w) & 0x00040000) >> 18)
+#define PMU_GLB_SLP_FRC_SW1_SEN_SET(w)   w |= ( 0x1 << 18)
+#define PMU_GLB_SLP_FRC_SW1_SEN_CLR(w)   w &= ~( 0x1 << 18)
+
+#define PMU_GLB_SLP_FRC_SW1_ISP_POS      17
+#define PMU_GLB_SLP_FRC_SW1_ISP_LEN      1
+#define PMU_GLB_SLP_FRC_SW1_ISP_MASK     0x00020000
+#define PMU_GLB_SLP_FRC_SW1_ISP_VAL(w)   (((w) & 0x00020000) >> 17)
+#define PMU_GLB_SLP_FRC_SW1_ISP_SET(w)   w |= ( 0x1 << 17)
+#define PMU_GLB_SLP_FRC_SW1_ISP_CLR(w)   w &= ~( 0x1 << 17)
+
+#define PMU_GLB_SLP_FRC_SW1_CPU_POS      16
+#define PMU_GLB_SLP_FRC_SW1_CPU_LEN      1
+#define PMU_GLB_SLP_FRC_SW1_CPU_MASK     0x00010000
+#define PMU_GLB_SLP_FRC_SW1_CPU_VAL(w)   (((w) & 0x00010000) >> 16)
+#define PMU_GLB_SLP_FRC_SW1_CPU_SET(w)   w |= ( 0x1 << 16)
+#define PMU_GLB_SLP_FRC_SW1_CPU_CLR(w)   w &= ~( 0x1 << 16)
+
+#define PMU_GLB_SLP_FRC_SW1_NPU_POS      15
+#define PMU_GLB_SLP_FRC_SW1_NPU_LEN      1
+#define PMU_GLB_SLP_FRC_SW1_NPU_MASK     0x00008000
+#define PMU_GLB_SLP_FRC_SW1_NPU_VAL(w)   (((w) & 0x00008000) >> 15)
+#define PMU_GLB_SLP_FRC_SW1_NPU_SET(w)   w |= ( 0x1 << 15)
+#define PMU_GLB_SLP_FRC_SW1_NPU_CLR(w)   w &= ~( 0x1 << 15)
+
+#define PMU_GLB_SLP_FRC_SW1_N8_POS      14
+#define PMU_GLB_SLP_FRC_SW1_N8_LEN      1
+#define PMU_GLB_SLP_FRC_SW1_N8_MASK     0x00004000
+#define PMU_GLB_SLP_FRC_SW1_N8_VAL(w)   (((w) & 0x00004000) >> 14)
+#define PMU_GLB_SLP_FRC_SW1_N8_SET(w)   w |= ( 0x1 << 14)
+#define PMU_GLB_SLP_FRC_SW1_N8_CLR(w)   w &= ~( 0x1 << 14)
+
+#define PMU_GLB_SLP_FRC_SW1_N7_POS      13
+#define PMU_GLB_SLP_FRC_SW1_N7_LEN      1
+#define PMU_GLB_SLP_FRC_SW1_N7_MASK     0x00002000
+#define PMU_GLB_SLP_FRC_SW1_N7_VAL(w)   (((w) & 0x00002000) >> 13)
+#define PMU_GLB_SLP_FRC_SW1_N7_SET(w)   w |= ( 0x1 << 13)
+#define PMU_GLB_SLP_FRC_SW1_N7_CLR(w)   w &= ~( 0x1 << 13)
+
+#define PMU_GLB_SLP_FRC_SW1_N6_POS      12
+#define PMU_GLB_SLP_FRC_SW1_N6_LEN      1
+#define PMU_GLB_SLP_FRC_SW1_N6_MASK     0x00001000
+#define PMU_GLB_SLP_FRC_SW1_N6_VAL(w)   (((w) & 0x00001000) >> 12)
+#define PMU_GLB_SLP_FRC_SW1_N6_SET(w)   w |= ( 0x1 << 12)
+#define PMU_GLB_SLP_FRC_SW1_N6_CLR(w)   w &= ~( 0x1 << 12)
+
+#define PMU_GLB_SLP_FRC_SW1_N5_POS      11
+#define PMU_GLB_SLP_FRC_SW1_N5_LEN      1
+#define PMU_GLB_SLP_FRC_SW1_N5_MASK     0x00000800
+#define PMU_GLB_SLP_FRC_SW1_N5_VAL(w)   (((w) & 0x00000800) >> 11)
+#define PMU_GLB_SLP_FRC_SW1_N5_SET(w)   w |= ( 0x1 << 11)
+#define PMU_GLB_SLP_FRC_SW1_N5_CLR(w)   w &= ~( 0x1 << 11)
+
+#define PMU_GLB_SLP_FRC_SW1_N4_POS      10
+#define PMU_GLB_SLP_FRC_SW1_N4_LEN      1
+#define PMU_GLB_SLP_FRC_SW1_N4_MASK     0x00000400
+#define PMU_GLB_SLP_FRC_SW1_N4_VAL(w)   (((w) & 0x00000400) >> 10)
+#define PMU_GLB_SLP_FRC_SW1_N4_SET(w)   w |= ( 0x1 << 10)
+#define PMU_GLB_SLP_FRC_SW1_N4_CLR(w)   w &= ~( 0x1 << 10)
+
+#define PMU_GLB_SLP_FRC_SW1_N3_POS      9
+#define PMU_GLB_SLP_FRC_SW1_N3_LEN      1
+#define PMU_GLB_SLP_FRC_SW1_N3_MASK     0x00000200
+#define PMU_GLB_SLP_FRC_SW1_N3_VAL(w)   (((w) & 0x00000200) >> 9)
+#define PMU_GLB_SLP_FRC_SW1_N3_SET(w)   w |= ( 0x1 << 9)
+#define PMU_GLB_SLP_FRC_SW1_N3_CLR(w)   w &= ~( 0x1 << 9)
+
+#define PMU_GLB_SLP_FRC_SW1_N2_POS      8
+#define PMU_GLB_SLP_FRC_SW1_N2_LEN      1
+#define PMU_GLB_SLP_FRC_SW1_N2_MASK     0x00000100
+#define PMU_GLB_SLP_FRC_SW1_N2_VAL(w)   (((w) & 0x00000100) >> 8)
+#define PMU_GLB_SLP_FRC_SW1_N2_SET(w)   w |= ( 0x1 << 8)
+#define PMU_GLB_SLP_FRC_SW1_N2_CLR(w)   w &= ~( 0x1 << 8)
+
+#define PMU_GLB_SLP_FRC_SW1_N1_POS      7
+#define PMU_GLB_SLP_FRC_SW1_N1_LEN      1
+#define PMU_GLB_SLP_FRC_SW1_N1_MASK     0x00000080
+#define PMU_GLB_SLP_FRC_SW1_N1_VAL(w)   (((w) & 0x00000080) >> 7)
+#define PMU_GLB_SLP_FRC_SW1_N1_SET(w)   w |= ( 0x1 << 7)
+#define PMU_GLB_SLP_FRC_SW1_N1_CLR(w)   w &= ~( 0x1 << 7)
+
+#define PMU_GLB_SLP_FRC_SW1_N0_POS      6
+#define PMU_GLB_SLP_FRC_SW1_N0_LEN      1
+#define PMU_GLB_SLP_FRC_SW1_N0_MASK     0x00000040
+#define PMU_GLB_SLP_FRC_SW1_N0_VAL(w)   (((w) & 0x00000040) >> 6)
+#define PMU_GLB_SLP_FRC_SW1_N0_SET(w)   w |= ( 0x1 << 6)
+#define PMU_GLB_SLP_FRC_SW1_N0_CLR(w)   w &= ~( 0x1 << 6)
+
+#define PMU_GLB_SLP_FRC_SW1_MM_POS      5
+#define PMU_GLB_SLP_FRC_SW1_MM_LEN      1
+#define PMU_GLB_SLP_FRC_SW1_MM_MASK     0x00000020
+#define PMU_GLB_SLP_FRC_SW1_MM_VAL(w)   (((w) & 0x00000020) >> 5)
+#define PMU_GLB_SLP_FRC_SW1_MM_SET(w)   w |= ( 0x1 << 5)
+#define PMU_GLB_SLP_FRC_SW1_MM_CLR(w)   w &= ~( 0x1 << 5)
+
+#define PMU_GLB_SLP_FRC_SW1_PERIP_POS      4
+#define PMU_GLB_SLP_FRC_SW1_PERIP_LEN      1
+#define PMU_GLB_SLP_FRC_SW1_PERIP_MASK     0x00000010
+#define PMU_GLB_SLP_FRC_SW1_PERIP_VAL(w)   (((w) & 0x00000010) >> 4)
+#define PMU_GLB_SLP_FRC_SW1_PERIP_SET(w)   w |= ( 0x1 << 4)
+#define PMU_GLB_SLP_FRC_SW1_PERIP_CLR(w)   w &= ~( 0x1 << 4)
+
+#define PMU_GLB_SLP_FRC_SW1_PIPE_POS      3
+#define PMU_GLB_SLP_FRC_SW1_PIPE_LEN      1
+#define PMU_GLB_SLP_FRC_SW1_PIPE_MASK     0x00000008
+#define PMU_GLB_SLP_FRC_SW1_PIPE_VAL(w)   (((w) & 0x00000008) >> 3)
+#define PMU_GLB_SLP_FRC_SW1_PIPE_SET(w)   w |= ( 0x1 << 3)
+#define PMU_GLB_SLP_FRC_SW1_PIPE_CLR(w)   w &= ~( 0x1 << 3)
+
+#define PMU_GLB_SLP_FRC_SW1_FLASH_POS      2
+#define PMU_GLB_SLP_FRC_SW1_FLASH_LEN      1
+#define PMU_GLB_SLP_FRC_SW1_FLASH_MASK     0x00000004
+#define PMU_GLB_SLP_FRC_SW1_FLASH_VAL(w)   (((w) & 0x00000004) >> 2)
+#define PMU_GLB_SLP_FRC_SW1_FLASH_SET(w)   w |= ( 0x1 << 2)
+#define PMU_GLB_SLP_FRC_SW1_FLASH_CLR(w)   w &= ~( 0x1 << 2)
+
+#define PMU_GLB_SLP_FRC_SW1_DDR1_POS      1
+#define PMU_GLB_SLP_FRC_SW1_DDR1_LEN      1
+#define PMU_GLB_SLP_FRC_SW1_DDR1_MASK     0x00000002
+#define PMU_GLB_SLP_FRC_SW1_DDR1_VAL(w)   (((w) & 0x00000002) >> 1)
+#define PMU_GLB_SLP_FRC_SW1_DDR1_SET(w)   w |= ( 0x1 << 1)
+#define PMU_GLB_SLP_FRC_SW1_DDR1_CLR(w)   w &= ~( 0x1 << 1)
+
+#define PMU_GLB_SLP_FRC_SW1_DDR0_POS      0
+#define PMU_GLB_SLP_FRC_SW1_DDR0_LEN      1
+#define PMU_GLB_SLP_FRC_SW1_DDR0_MASK     0x00000001
+#define PMU_GLB_SLP_FRC_SW1_DDR0_VAL(w)   (((w) & 0x00000001) >> 0)
+#define PMU_GLB_SLP_FRC_SW1_DDR0_SET(w)   w |= ( 0x1 << 0)
+#define PMU_GLB_SLP_FRC_SW1_DDR0_CLR(w)   w &= ~( 0x1 << 0)
+
+// REGISTER : PWROFF_FRC_EN
+
+#define PMU_GLB_PWROFF_FRC_EN_ADDR      PMU_GLB_BASE_ADDR + 0x60
+#define PMU_GLB_PWROFF_FRC_EN_RSTVAL    0x0
+#define PMU_GLB_PWROFF_FRC_EN_ALL1      0x7FFF
+#define PMU_GLB_PWROFF_FRC_EN_ALL0      0x0
+#define PMU_GLB_PWROFF_FRC_EN_ALL5A     0x5A5A
+#define PMU_GLB_PWROFF_FRC_EN_ALLA5     0x25A5
+
+// FIELD IN REGISTER : PWROFF_FRC_EN
+
+#define PMU_GLB_PWROFF_FRC_EN_ISP_POS      14
+#define PMU_GLB_PWROFF_FRC_EN_ISP_LEN      1
+#define PMU_GLB_PWROFF_FRC_EN_ISP_MASK     0x00004000
+#define PMU_GLB_PWROFF_FRC_EN_ISP_VAL(w)   (((w) & 0x00004000) >> 14)
+#define PMU_GLB_PWROFF_FRC_EN_ISP_SET(w)   w |= ( 0x1 << 14)
+#define PMU_GLB_PWROFF_FRC_EN_ISP_CLR(w)   w &= ~( 0x1 << 14)
+
+#define PMU_GLB_PWROFF_FRC_EN_CPU_POS      13
+#define PMU_GLB_PWROFF_FRC_EN_CPU_LEN      1
+#define PMU_GLB_PWROFF_FRC_EN_CPU_MASK     0x00002000
+#define PMU_GLB_PWROFF_FRC_EN_CPU_VAL(w)   (((w) & 0x00002000) >> 13)
+#define PMU_GLB_PWROFF_FRC_EN_CPU_SET(w)   w |= ( 0x1 << 13)
+#define PMU_GLB_PWROFF_FRC_EN_CPU_CLR(w)   w &= ~( 0x1 << 13)
+
+#define PMU_GLB_PWROFF_FRC_EN_NPU_POS      12
+#define PMU_GLB_PWROFF_FRC_EN_NPU_LEN      1
+#define PMU_GLB_PWROFF_FRC_EN_NPU_MASK     0x00001000
+#define PMU_GLB_PWROFF_FRC_EN_NPU_VAL(w)   (((w) & 0x00001000) >> 12)
+#define PMU_GLB_PWROFF_FRC_EN_NPU_SET(w)   w |= ( 0x1 << 12)
+#define PMU_GLB_PWROFF_FRC_EN_NPU_CLR(w)   w &= ~( 0x1 << 12)
+
+#define PMU_GLB_PWROFF_FRC_EN_CPU7_POS      11
+#define PMU_GLB_PWROFF_FRC_EN_CPU7_LEN      1
+#define PMU_GLB_PWROFF_FRC_EN_CPU7_MASK     0x00000800
+#define PMU_GLB_PWROFF_FRC_EN_CPU7_VAL(w)   (((w) & 0x00000800) >> 11)
+#define PMU_GLB_PWROFF_FRC_EN_CPU7_SET(w)   w |= ( 0x1 << 11)
+#define PMU_GLB_PWROFF_FRC_EN_CPU7_CLR(w)   w &= ~( 0x1 << 11)
+
+#define PMU_GLB_PWROFF_FRC_EN_CPU6_POS      10
+#define PMU_GLB_PWROFF_FRC_EN_CPU6_LEN      1
+#define PMU_GLB_PWROFF_FRC_EN_CPU6_MASK     0x00000400
+#define PMU_GLB_PWROFF_FRC_EN_CPU6_VAL(w)   (((w) & 0x00000400) >> 10)
+#define PMU_GLB_PWROFF_FRC_EN_CPU6_SET(w)   w |= ( 0x1 << 10)
+#define PMU_GLB_PWROFF_FRC_EN_CPU6_CLR(w)   w &= ~( 0x1 << 10)
+
+#define PMU_GLB_PWROFF_FRC_EN_CPU5_POS      9
+#define PMU_GLB_PWROFF_FRC_EN_CPU5_LEN      1
+#define PMU_GLB_PWROFF_FRC_EN_CPU5_MASK     0x00000200
+#define PMU_GLB_PWROFF_FRC_EN_CPU5_VAL(w)   (((w) & 0x00000200) >> 9)
+#define PMU_GLB_PWROFF_FRC_EN_CPU5_SET(w)   w |= ( 0x1 << 9)
+#define PMU_GLB_PWROFF_FRC_EN_CPU5_CLR(w)   w &= ~( 0x1 << 9)
+
+#define PMU_GLB_PWROFF_FRC_EN_CPU4_POS      8
+#define PMU_GLB_PWROFF_FRC_EN_CPU4_LEN      1
+#define PMU_GLB_PWROFF_FRC_EN_CPU4_MASK     0x00000100
+#define PMU_GLB_PWROFF_FRC_EN_CPU4_VAL(w)   (((w) & 0x00000100) >> 8)
+#define PMU_GLB_PWROFF_FRC_EN_CPU4_SET(w)   w |= ( 0x1 << 8)
+#define PMU_GLB_PWROFF_FRC_EN_CPU4_CLR(w)   w &= ~( 0x1 << 8)
+
+#define PMU_GLB_PWROFF_FRC_EN_CPU3_POS      7
+#define PMU_GLB_PWROFF_FRC_EN_CPU3_LEN      1
+#define PMU_GLB_PWROFF_FRC_EN_CPU3_MASK     0x00000080
+#define PMU_GLB_PWROFF_FRC_EN_CPU3_VAL(w)   (((w) & 0x00000080) >> 7)
+#define PMU_GLB_PWROFF_FRC_EN_CPU3_SET(w)   w |= ( 0x1 << 7)
+#define PMU_GLB_PWROFF_FRC_EN_CPU3_CLR(w)   w &= ~( 0x1 << 7)
+
+#define PMU_GLB_PWROFF_FRC_EN_CPU2_POS      6
+#define PMU_GLB_PWROFF_FRC_EN_CPU2_LEN      1
+#define PMU_GLB_PWROFF_FRC_EN_CPU2_MASK     0x00000040
+#define PMU_GLB_PWROFF_FRC_EN_CPU2_VAL(w)   (((w) & 0x00000040) >> 6)
+#define PMU_GLB_PWROFF_FRC_EN_CPU2_SET(w)   w |= ( 0x1 << 6)
+#define PMU_GLB_PWROFF_FRC_EN_CPU2_CLR(w)   w &= ~( 0x1 << 6)
+
+#define PMU_GLB_PWROFF_FRC_EN_CPU1_POS      5
+#define PMU_GLB_PWROFF_FRC_EN_CPU1_LEN      1
+#define PMU_GLB_PWROFF_FRC_EN_CPU1_MASK     0x00000020
+#define PMU_GLB_PWROFF_FRC_EN_CPU1_VAL(w)   (((w) & 0x00000020) >> 5)
+#define PMU_GLB_PWROFF_FRC_EN_CPU1_SET(w)   w |= ( 0x1 << 5)
+#define PMU_GLB_PWROFF_FRC_EN_CPU1_CLR(w)   w &= ~( 0x1 << 5)
+
+#define PMU_GLB_PWROFF_FRC_EN_CPU0_POS      4
+#define PMU_GLB_PWROFF_FRC_EN_CPU0_LEN      1
+#define PMU_GLB_PWROFF_FRC_EN_CPU0_MASK     0x00000010
+#define PMU_GLB_PWROFF_FRC_EN_CPU0_VAL(w)   (((w) & 0x00000010) >> 4)
+#define PMU_GLB_PWROFF_FRC_EN_CPU0_SET(w)   w |= ( 0x1 << 4)
+#define PMU_GLB_PWROFF_FRC_EN_CPU0_CLR(w)   w &= ~( 0x1 << 4)
+
+#define PMU_GLB_PWROFF_FRC_EN_DSP_POS      3
+#define PMU_GLB_PWROFF_FRC_EN_DSP_LEN      1
+#define PMU_GLB_PWROFF_FRC_EN_DSP_MASK     0x00000008
+#define PMU_GLB_PWROFF_FRC_EN_DSP_VAL(w)   (((w) & 0x00000008) >> 3)
+#define PMU_GLB_PWROFF_FRC_EN_DSP_SET(w)   w |= ( 0x1 << 3)
+#define PMU_GLB_PWROFF_FRC_EN_DSP_CLR(w)   w &= ~( 0x1 << 3)
+
+#define PMU_GLB_PWROFF_FRC_EN_VDEC_POS      2
+#define PMU_GLB_PWROFF_FRC_EN_VDEC_LEN      1
+#define PMU_GLB_PWROFF_FRC_EN_VDEC_MASK     0x00000004
+#define PMU_GLB_PWROFF_FRC_EN_VDEC_VAL(w)   (((w) & 0x00000004) >> 2)
+#define PMU_GLB_PWROFF_FRC_EN_VDEC_SET(w)   w |= ( 0x1 << 2)
+#define PMU_GLB_PWROFF_FRC_EN_VDEC_CLR(w)   w &= ~( 0x1 << 2)
+
+#define PMU_GLB_PWROFF_FRC_EN_VENC1_POS      1
+#define PMU_GLB_PWROFF_FRC_EN_VENC1_LEN      1
+#define PMU_GLB_PWROFF_FRC_EN_VENC1_MASK     0x00000002
+#define PMU_GLB_PWROFF_FRC_EN_VENC1_VAL(w)   (((w) & 0x00000002) >> 1)
+#define PMU_GLB_PWROFF_FRC_EN_VENC1_SET(w)   w |= ( 0x1 << 1)
+#define PMU_GLB_PWROFF_FRC_EN_VENC1_CLR(w)   w &= ~( 0x1 << 1)
+
+#define PMU_GLB_PWROFF_FRC_EN_VENC0_POS      0
+#define PMU_GLB_PWROFF_FRC_EN_VENC0_LEN      1
+#define PMU_GLB_PWROFF_FRC_EN_VENC0_MASK     0x00000001
+#define PMU_GLB_PWROFF_FRC_EN_VENC0_VAL(w)   (((w) & 0x00000001) >> 0)
+#define PMU_GLB_PWROFF_FRC_EN_VENC0_SET(w)   w |= ( 0x1 << 0)
+#define PMU_GLB_PWROFF_FRC_EN_VENC0_CLR(w)   w &= ~( 0x1 << 0)
+
+// REGISTER : PWROFF_FRC_EN1
+
+#define PMU_GLB_PWROFF_FRC_EN1_ADDR      PMU_GLB_BASE_ADDR + 0x64
+#define PMU_GLB_PWROFF_FRC_EN1_RSTVAL    0x0
+#define PMU_GLB_PWROFF_FRC_EN1_ALL1      0x7FF
+#define PMU_GLB_PWROFF_FRC_EN1_ALL0      0x0
+#define PMU_GLB_PWROFF_FRC_EN1_ALL5A     0x25A
+#define PMU_GLB_PWROFF_FRC_EN1_ALLA5     0x5A5
+
+// FIELD IN REGISTER : PWROFF_FRC_EN1
+
+#define PMU_GLB_PWROFF_FRC_EN1_N8_POS      10
+#define PMU_GLB_PWROFF_FRC_EN1_N8_LEN      1
+#define PMU_GLB_PWROFF_FRC_EN1_N8_MASK     0x00000400
+#define PMU_GLB_PWROFF_FRC_EN1_N8_VAL(w)   (((w) & 0x00000400) >> 10)
+#define PMU_GLB_PWROFF_FRC_EN1_N8_SET(w)   w |= ( 0x1 << 10)
+#define PMU_GLB_PWROFF_FRC_EN1_N8_CLR(w)   w &= ~( 0x1 << 10)
+
+#define PMU_GLB_PWROFF_FRC_EN1_N7_POS      9
+#define PMU_GLB_PWROFF_FRC_EN1_N7_LEN      1
+#define PMU_GLB_PWROFF_FRC_EN1_N7_MASK     0x00000200
+#define PMU_GLB_PWROFF_FRC_EN1_N7_VAL(w)   (((w) & 0x00000200) >> 9)
+#define PMU_GLB_PWROFF_FRC_EN1_N7_SET(w)   w |= ( 0x1 << 9)
+#define PMU_GLB_PWROFF_FRC_EN1_N7_CLR(w)   w &= ~( 0x1 << 9)
+
+#define PMU_GLB_PWROFF_FRC_EN1_N6_POS      8
+#define PMU_GLB_PWROFF_FRC_EN1_N6_LEN      1
+#define PMU_GLB_PWROFF_FRC_EN1_N6_MASK     0x00000100
+#define PMU_GLB_PWROFF_FRC_EN1_N6_VAL(w)   (((w) & 0x00000100) >> 8)
+#define PMU_GLB_PWROFF_FRC_EN1_N6_SET(w)   w |= ( 0x1 << 8)
+#define PMU_GLB_PWROFF_FRC_EN1_N6_CLR(w)   w &= ~( 0x1 << 8)
+
+#define PMU_GLB_PWROFF_FRC_EN1_N5_POS      7
+#define PMU_GLB_PWROFF_FRC_EN1_N5_LEN      1
+#define PMU_GLB_PWROFF_FRC_EN1_N5_MASK     0x00000080
+#define PMU_GLB_PWROFF_FRC_EN1_N5_VAL(w)   (((w) & 0x00000080) >> 7)
+#define PMU_GLB_PWROFF_FRC_EN1_N5_SET(w)   w |= ( 0x1 << 7)
+#define PMU_GLB_PWROFF_FRC_EN1_N5_CLR(w)   w &= ~( 0x1 << 7)
+
+#define PMU_GLB_PWROFF_FRC_EN1_N4_POS      6
+#define PMU_GLB_PWROFF_FRC_EN1_N4_LEN      1
+#define PMU_GLB_PWROFF_FRC_EN1_N4_MASK     0x00000040
+#define PMU_GLB_PWROFF_FRC_EN1_N4_VAL(w)   (((w) & 0x00000040) >> 6)
+#define PMU_GLB_PWROFF_FRC_EN1_N4_SET(w)   w |= ( 0x1 << 6)
+#define PMU_GLB_PWROFF_FRC_EN1_N4_CLR(w)   w &= ~( 0x1 << 6)
+
+#define PMU_GLB_PWROFF_FRC_EN1_N3_POS      5
+#define PMU_GLB_PWROFF_FRC_EN1_N3_LEN      1
+#define PMU_GLB_PWROFF_FRC_EN1_N3_MASK     0x00000020
+#define PMU_GLB_PWROFF_FRC_EN1_N3_VAL(w)   (((w) & 0x00000020) >> 5)
+#define PMU_GLB_PWROFF_FRC_EN1_N3_SET(w)   w |= ( 0x1 << 5)
+#define PMU_GLB_PWROFF_FRC_EN1_N3_CLR(w)   w &= ~( 0x1 << 5)
+
+#define PMU_GLB_PWROFF_FRC_EN1_N2_POS      4
+#define PMU_GLB_PWROFF_FRC_EN1_N2_LEN      1
+#define PMU_GLB_PWROFF_FRC_EN1_N2_MASK     0x00000010
+#define PMU_GLB_PWROFF_FRC_EN1_N2_VAL(w)   (((w) & 0x00000010) >> 4)
+#define PMU_GLB_PWROFF_FRC_EN1_N2_SET(w)   w |= ( 0x1 << 4)
+#define PMU_GLB_PWROFF_FRC_EN1_N2_CLR(w)   w &= ~( 0x1 << 4)
+
+#define PMU_GLB_PWROFF_FRC_EN1_N1_POS      3
+#define PMU_GLB_PWROFF_FRC_EN1_N1_LEN      1
+#define PMU_GLB_PWROFF_FRC_EN1_N1_MASK     0x00000008
+#define PMU_GLB_PWROFF_FRC_EN1_N1_VAL(w)   (((w) & 0x00000008) >> 3)
+#define PMU_GLB_PWROFF_FRC_EN1_N1_SET(w)   w |= ( 0x1 << 3)
+#define PMU_GLB_PWROFF_FRC_EN1_N1_CLR(w)   w &= ~( 0x1 << 3)
+
+#define PMU_GLB_PWROFF_FRC_EN1_N0_POS      2
+#define PMU_GLB_PWROFF_FRC_EN1_N0_LEN      1
+#define PMU_GLB_PWROFF_FRC_EN1_N0_MASK     0x00000004
+#define PMU_GLB_PWROFF_FRC_EN1_N0_VAL(w)   (((w) & 0x00000004) >> 2)
+#define PMU_GLB_PWROFF_FRC_EN1_N0_SET(w)   w |= ( 0x1 << 2)
+#define PMU_GLB_PWROFF_FRC_EN1_N0_CLR(w)   w &= ~( 0x1 << 2)
+
+#define PMU_GLB_PWROFF_FRC_EN1_MM_POS      1
+#define PMU_GLB_PWROFF_FRC_EN1_MM_LEN      1
+#define PMU_GLB_PWROFF_FRC_EN1_MM_MASK     0x00000002
+#define PMU_GLB_PWROFF_FRC_EN1_MM_VAL(w)   (((w) & 0x00000002) >> 1)
+#define PMU_GLB_PWROFF_FRC_EN1_MM_SET(w)   w |= ( 0x1 << 1)
+#define PMU_GLB_PWROFF_FRC_EN1_MM_CLR(w)   w &= ~( 0x1 << 1)
+
+#define PMU_GLB_PWROFF_FRC_EN1_PIPE_POS      0
+#define PMU_GLB_PWROFF_FRC_EN1_PIPE_LEN      1
+#define PMU_GLB_PWROFF_FRC_EN1_PIPE_MASK     0x00000001
+#define PMU_GLB_PWROFF_FRC_EN1_PIPE_VAL(w)   (((w) & 0x00000001) >> 0)
+#define PMU_GLB_PWROFF_FRC_EN1_PIPE_SET(w)   w |= ( 0x1 << 0)
+#define PMU_GLB_PWROFF_FRC_EN1_PIPE_CLR(w)   w &= ~( 0x1 << 0)
+
+// REGISTER : PWROFF_FRC_SW
+
+#define PMU_GLB_PWROFF_FRC_SW_ADDR      PMU_GLB_BASE_ADDR + 0x68
+#define PMU_GLB_PWROFF_FRC_SW_RSTVAL    0x0
+#define PMU_GLB_PWROFF_FRC_SW_ALL1      0x7FFF
+#define PMU_GLB_PWROFF_FRC_SW_ALL0      0x0
+#define PMU_GLB_PWROFF_FRC_SW_ALL5A     0x5A5A
+#define PMU_GLB_PWROFF_FRC_SW_ALLA5     0x25A5
+
+// FIELD IN REGISTER : PWROFF_FRC_SW
+
+#define PMU_GLB_PWROFF_FRC_SW_ISP_POS      14
+#define PMU_GLB_PWROFF_FRC_SW_ISP_LEN      1
+#define PMU_GLB_PWROFF_FRC_SW_ISP_MASK     0x00004000
+#define PMU_GLB_PWROFF_FRC_SW_ISP_VAL(w)   (((w) & 0x00004000) >> 14)
+#define PMU_GLB_PWROFF_FRC_SW_ISP_SET(w)   w |= ( 0x1 << 14)
+#define PMU_GLB_PWROFF_FRC_SW_ISP_CLR(w)   w &= ~( 0x1 << 14)
+
+#define PMU_GLB_PWROFF_FRC_SW_CPU_POS      13
+#define PMU_GLB_PWROFF_FRC_SW_CPU_LEN      1
+#define PMU_GLB_PWROFF_FRC_SW_CPU_MASK     0x00002000
+#define PMU_GLB_PWROFF_FRC_SW_CPU_VAL(w)   (((w) & 0x00002000) >> 13)
+#define PMU_GLB_PWROFF_FRC_SW_CPU_SET(w)   w |= ( 0x1 << 13)
+#define PMU_GLB_PWROFF_FRC_SW_CPU_CLR(w)   w &= ~( 0x1 << 13)
+
+#define PMU_GLB_PWROFF_FRC_SW_NPU_POS      12
+#define PMU_GLB_PWROFF_FRC_SW_NPU_LEN      1
+#define PMU_GLB_PWROFF_FRC_SW_NPU_MASK     0x00001000
+#define PMU_GLB_PWROFF_FRC_SW_NPU_VAL(w)   (((w) & 0x00001000) >> 12)
+#define PMU_GLB_PWROFF_FRC_SW_NPU_SET(w)   w |= ( 0x1 << 12)
+#define PMU_GLB_PWROFF_FRC_SW_NPU_CLR(w)   w &= ~( 0x1 << 12)
+
+#define PMU_GLB_PWROFF_FRC_SW_CPU7_POS      11
+#define PMU_GLB_PWROFF_FRC_SW_CPU7_LEN      1
+#define PMU_GLB_PWROFF_FRC_SW_CPU7_MASK     0x00000800
+#define PMU_GLB_PWROFF_FRC_SW_CPU7_VAL(w)   (((w) & 0x00000800) >> 11)
+#define PMU_GLB_PWROFF_FRC_SW_CPU7_SET(w)   w |= ( 0x1 << 11)
+#define PMU_GLB_PWROFF_FRC_SW_CPU7_CLR(w)   w &= ~( 0x1 << 11)
+
+#define PMU_GLB_PWROFF_FRC_SW_CPU6_POS      10
+#define PMU_GLB_PWROFF_FRC_SW_CPU6_LEN      1
+#define PMU_GLB_PWROFF_FRC_SW_CPU6_MASK     0x00000400
+#define PMU_GLB_PWROFF_FRC_SW_CPU6_VAL(w)   (((w) & 0x00000400) >> 10)
+#define PMU_GLB_PWROFF_FRC_SW_CPU6_SET(w)   w |= ( 0x1 << 10)
+#define PMU_GLB_PWROFF_FRC_SW_CPU6_CLR(w)   w &= ~( 0x1 << 10)
+
+#define PMU_GLB_PWROFF_FRC_SW_CPU5_POS      9
+#define PMU_GLB_PWROFF_FRC_SW_CPU5_LEN      1
+#define PMU_GLB_PWROFF_FRC_SW_CPU5_MASK     0x00000200
+#define PMU_GLB_PWROFF_FRC_SW_CPU5_VAL(w)   (((w) & 0x00000200) >> 9)
+#define PMU_GLB_PWROFF_FRC_SW_CPU5_SET(w)   w |= ( 0x1 << 9)
+#define PMU_GLB_PWROFF_FRC_SW_CPU5_CLR(w)   w &= ~( 0x1 << 9)
+
+#define PMU_GLB_PWROFF_FRC_SW_CPU4_POS      8
+#define PMU_GLB_PWROFF_FRC_SW_CPU4_LEN      1
+#define PMU_GLB_PWROFF_FRC_SW_CPU4_MASK     0x00000100
+#define PMU_GLB_PWROFF_FRC_SW_CPU4_VAL(w)   (((w) & 0x00000100) >> 8)
+#define PMU_GLB_PWROFF_FRC_SW_CPU4_SET(w)   w |= ( 0x1 << 8)
+#define PMU_GLB_PWROFF_FRC_SW_CPU4_CLR(w)   w &= ~( 0x1 << 8)
+
+#define PMU_GLB_PWROFF_FRC_SW_CPU3_POS      7
+#define PMU_GLB_PWROFF_FRC_SW_CPU3_LEN      1
+#define PMU_GLB_PWROFF_FRC_SW_CPU3_MASK     0x00000080
+#define PMU_GLB_PWROFF_FRC_SW_CPU3_VAL(w)   (((w) & 0x00000080) >> 7)
+#define PMU_GLB_PWROFF_FRC_SW_CPU3_SET(w)   w |= ( 0x1 << 7)
+#define PMU_GLB_PWROFF_FRC_SW_CPU3_CLR(w)   w &= ~( 0x1 << 7)
+
+#define PMU_GLB_PWROFF_FRC_SW_CPU2_POS      6
+#define PMU_GLB_PWROFF_FRC_SW_CPU2_LEN      1
+#define PMU_GLB_PWROFF_FRC_SW_CPU2_MASK     0x00000040
+#define PMU_GLB_PWROFF_FRC_SW_CPU2_VAL(w)   (((w) & 0x00000040) >> 6)
+#define PMU_GLB_PWROFF_FRC_SW_CPU2_SET(w)   w |= ( 0x1 << 6)
+#define PMU_GLB_PWROFF_FRC_SW_CPU2_CLR(w)   w &= ~( 0x1 << 6)
+
+#define PMU_GLB_PWROFF_FRC_SW_CPU1_POS      5
+#define PMU_GLB_PWROFF_FRC_SW_CPU1_LEN      1
+#define PMU_GLB_PWROFF_FRC_SW_CPU1_MASK     0x00000020
+#define PMU_GLB_PWROFF_FRC_SW_CPU1_VAL(w)   (((w) & 0x00000020) >> 5)
+#define PMU_GLB_PWROFF_FRC_SW_CPU1_SET(w)   w |= ( 0x1 << 5)
+#define PMU_GLB_PWROFF_FRC_SW_CPU1_CLR(w)   w &= ~( 0x1 << 5)
+
+#define PMU_GLB_PWROFF_FRC_SW_CPU0_POS      4
+#define PMU_GLB_PWROFF_FRC_SW_CPU0_LEN      1
+#define PMU_GLB_PWROFF_FRC_SW_CPU0_MASK     0x00000010
+#define PMU_GLB_PWROFF_FRC_SW_CPU0_VAL(w)   (((w) & 0x00000010) >> 4)
+#define PMU_GLB_PWROFF_FRC_SW_CPU0_SET(w)   w |= ( 0x1 << 4)
+#define PMU_GLB_PWROFF_FRC_SW_CPU0_CLR(w)   w &= ~( 0x1 << 4)
+
+#define PMU_GLB_PWROFF_FRC_SW_DSP_POS      3
+#define PMU_GLB_PWROFF_FRC_SW_DSP_LEN      1
+#define PMU_GLB_PWROFF_FRC_SW_DSP_MASK     0x00000008
+#define PMU_GLB_PWROFF_FRC_SW_DSP_VAL(w)   (((w) & 0x00000008) >> 3)
+#define PMU_GLB_PWROFF_FRC_SW_DSP_SET(w)   w |= ( 0x1 << 3)
+#define PMU_GLB_PWROFF_FRC_SW_DSP_CLR(w)   w &= ~( 0x1 << 3)
+
+#define PMU_GLB_PWROFF_FRC_SW_VDEC_POS      2
+#define PMU_GLB_PWROFF_FRC_SW_VDEC_LEN      1
+#define PMU_GLB_PWROFF_FRC_SW_VDEC_MASK     0x00000004
+#define PMU_GLB_PWROFF_FRC_SW_VDEC_VAL(w)   (((w) & 0x00000004) >> 2)
+#define PMU_GLB_PWROFF_FRC_SW_VDEC_SET(w)   w |= ( 0x1 << 2)
+#define PMU_GLB_PWROFF_FRC_SW_VDEC_CLR(w)   w &= ~( 0x1 << 2)
+
+#define PMU_GLB_PWROFF_FRC_SW_VENC1_POS      1
+#define PMU_GLB_PWROFF_FRC_SW_VENC1_LEN      1
+#define PMU_GLB_PWROFF_FRC_SW_VENC1_MASK     0x00000002
+#define PMU_GLB_PWROFF_FRC_SW_VENC1_VAL(w)   (((w) & 0x00000002) >> 1)
+#define PMU_GLB_PWROFF_FRC_SW_VENC1_SET(w)   w |= ( 0x1 << 1)
+#define PMU_GLB_PWROFF_FRC_SW_VENC1_CLR(w)   w &= ~( 0x1 << 1)
+
+#define PMU_GLB_PWROFF_FRC_SW_VENC0_POS      0
+#define PMU_GLB_PWROFF_FRC_SW_VENC0_LEN      1
+#define PMU_GLB_PWROFF_FRC_SW_VENC0_MASK     0x00000001
+#define PMU_GLB_PWROFF_FRC_SW_VENC0_VAL(w)   (((w) & 0x00000001) >> 0)
+#define PMU_GLB_PWROFF_FRC_SW_VENC0_SET(w)   w |= ( 0x1 << 0)
+#define PMU_GLB_PWROFF_FRC_SW_VENC0_CLR(w)   w &= ~( 0x1 << 0)
+
+// REGISTER : PWROFF_FRC_SW1
+
+#define PMU_GLB_PWROFF_FRC_SW1_ADDR      PMU_GLB_BASE_ADDR + 0x6C
+#define PMU_GLB_PWROFF_FRC_SW1_RSTVAL    0x0
+#define PMU_GLB_PWROFF_FRC_SW1_ALL1      0x7FF
+#define PMU_GLB_PWROFF_FRC_SW1_ALL0      0x0
+#define PMU_GLB_PWROFF_FRC_SW1_ALL5A     0x25A
+#define PMU_GLB_PWROFF_FRC_SW1_ALLA5     0x5A5
+
+// FIELD IN REGISTER : PWROFF_FRC_SW1
+
+#define PMU_GLB_PWROFF_FRC_SW1_N8_POS      10
+#define PMU_GLB_PWROFF_FRC_SW1_N8_LEN      1
+#define PMU_GLB_PWROFF_FRC_SW1_N8_MASK     0x00000400
+#define PMU_GLB_PWROFF_FRC_SW1_N8_VAL(w)   (((w) & 0x00000400) >> 10)
+#define PMU_GLB_PWROFF_FRC_SW1_N8_SET(w)   w |= ( 0x1 << 10)
+#define PMU_GLB_PWROFF_FRC_SW1_N8_CLR(w)   w &= ~( 0x1 << 10)
+
+#define PMU_GLB_PWROFF_FRC_SW1_N7_POS      9
+#define PMU_GLB_PWROFF_FRC_SW1_N7_LEN      1
+#define PMU_GLB_PWROFF_FRC_SW1_N7_MASK     0x00000200
+#define PMU_GLB_PWROFF_FRC_SW1_N7_VAL(w)   (((w) & 0x00000200) >> 9)
+#define PMU_GLB_PWROFF_FRC_SW1_N7_SET(w)   w |= ( 0x1 << 9)
+#define PMU_GLB_PWROFF_FRC_SW1_N7_CLR(w)   w &= ~( 0x1 << 9)
+
+#define PMU_GLB_PWROFF_FRC_SW1_N6_POS      8
+#define PMU_GLB_PWROFF_FRC_SW1_N6_LEN      1
+#define PMU_GLB_PWROFF_FRC_SW1_N6_MASK     0x00000100
+#define PMU_GLB_PWROFF_FRC_SW1_N6_VAL(w)   (((w) & 0x00000100) >> 8)
+#define PMU_GLB_PWROFF_FRC_SW1_N6_SET(w)   w |= ( 0x1 << 8)
+#define PMU_GLB_PWROFF_FRC_SW1_N6_CLR(w)   w &= ~( 0x1 << 8)
+
+#define PMU_GLB_PWROFF_FRC_SW1_N5_POS      7
+#define PMU_GLB_PWROFF_FRC_SW1_N5_LEN      1
+#define PMU_GLB_PWROFF_FRC_SW1_N5_MASK     0x00000080
+#define PMU_GLB_PWROFF_FRC_SW1_N5_VAL(w)   (((w) & 0x00000080) >> 7)
+#define PMU_GLB_PWROFF_FRC_SW1_N5_SET(w)   w |= ( 0x1 << 7)
+#define PMU_GLB_PWROFF_FRC_SW1_N5_CLR(w)   w &= ~( 0x1 << 7)
+
+#define PMU_GLB_PWROFF_FRC_SW1_N4_POS      6
+#define PMU_GLB_PWROFF_FRC_SW1_N4_LEN      1
+#define PMU_GLB_PWROFF_FRC_SW1_N4_MASK     0x00000040
+#define PMU_GLB_PWROFF_FRC_SW1_N4_VAL(w)   (((w) & 0x00000040) >> 6)
+#define PMU_GLB_PWROFF_FRC_SW1_N4_SET(w)   w |= ( 0x1 << 6)
+#define PMU_GLB_PWROFF_FRC_SW1_N4_CLR(w)   w &= ~( 0x1 << 6)
+
+#define PMU_GLB_PWROFF_FRC_SW1_N3_POS      5
+#define PMU_GLB_PWROFF_FRC_SW1_N3_LEN      1
+#define PMU_GLB_PWROFF_FRC_SW1_N3_MASK     0x00000020
+#define PMU_GLB_PWROFF_FRC_SW1_N3_VAL(w)   (((w) & 0x00000020) >> 5)
+#define PMU_GLB_PWROFF_FRC_SW1_N3_SET(w)   w |= ( 0x1 << 5)
+#define PMU_GLB_PWROFF_FRC_SW1_N3_CLR(w)   w &= ~( 0x1 << 5)
+
+#define PMU_GLB_PWROFF_FRC_SW1_N2_POS      4
+#define PMU_GLB_PWROFF_FRC_SW1_N2_LEN      1
+#define PMU_GLB_PWROFF_FRC_SW1_N2_MASK     0x00000010
+#define PMU_GLB_PWROFF_FRC_SW1_N2_VAL(w)   (((w) & 0x00000010) >> 4)
+#define PMU_GLB_PWROFF_FRC_SW1_N2_SET(w)   w |= ( 0x1 << 4)
+#define PMU_GLB_PWROFF_FRC_SW1_N2_CLR(w)   w &= ~( 0x1 << 4)
+
+#define PMU_GLB_PWROFF_FRC_SW1_N1_POS      3
+#define PMU_GLB_PWROFF_FRC_SW1_N1_LEN      1
+#define PMU_GLB_PWROFF_FRC_SW1_N1_MASK     0x00000008
+#define PMU_GLB_PWROFF_FRC_SW1_N1_VAL(w)   (((w) & 0x00000008) >> 3)
+#define PMU_GLB_PWROFF_FRC_SW1_N1_SET(w)   w |= ( 0x1 << 3)
+#define PMU_GLB_PWROFF_FRC_SW1_N1_CLR(w)   w &= ~( 0x1 << 3)
+
+#define PMU_GLB_PWROFF_FRC_SW1_N0_POS      2
+#define PMU_GLB_PWROFF_FRC_SW1_N0_LEN      1
+#define PMU_GLB_PWROFF_FRC_SW1_N0_MASK     0x00000004
+#define PMU_GLB_PWROFF_FRC_SW1_N0_VAL(w)   (((w) & 0x00000004) >> 2)
+#define PMU_GLB_PWROFF_FRC_SW1_N0_SET(w)   w |= ( 0x1 << 2)
+#define PMU_GLB_PWROFF_FRC_SW1_N0_CLR(w)   w &= ~( 0x1 << 2)
+
+#define PMU_GLB_PWROFF_FRC_SW1_MM_POS      1
+#define PMU_GLB_PWROFF_FRC_SW1_MM_LEN      1
+#define PMU_GLB_PWROFF_FRC_SW1_MM_MASK     0x00000002
+#define PMU_GLB_PWROFF_FRC_SW1_MM_VAL(w)   (((w) & 0x00000002) >> 1)
+#define PMU_GLB_PWROFF_FRC_SW1_MM_SET(w)   w |= ( 0x1 << 1)
+#define PMU_GLB_PWROFF_FRC_SW1_MM_CLR(w)   w &= ~( 0x1 << 1)
+
+#define PMU_GLB_PWROFF_FRC_SW1_PIPE_POS      0
+#define PMU_GLB_PWROFF_FRC_SW1_PIPE_LEN      1
+#define PMU_GLB_PWROFF_FRC_SW1_PIPE_MASK     0x00000001
+#define PMU_GLB_PWROFF_FRC_SW1_PIPE_VAL(w)   (((w) & 0x00000001) >> 0)
+#define PMU_GLB_PWROFF_FRC_SW1_PIPE_SET(w)   w |= ( 0x1 << 0)
+#define PMU_GLB_PWROFF_FRC_SW1_PIPE_CLR(w)   w &= ~( 0x1 << 0)
+
+// REGISTER : ISO_FRC_EN
+
+#define PMU_GLB_ISO_FRC_EN_ADDR      PMU_GLB_BASE_ADDR + 0x70
+#define PMU_GLB_ISO_FRC_EN_RSTVAL    0x0
+#define PMU_GLB_ISO_FRC_EN_ALL1      0x7FFF
+#define PMU_GLB_ISO_FRC_EN_ALL0      0x0
+#define PMU_GLB_ISO_FRC_EN_ALL5A     0x5A5A
+#define PMU_GLB_ISO_FRC_EN_ALLA5     0x25A5
+
+// FIELD IN REGISTER : ISO_FRC_EN
+
+#define PMU_GLB_ISO_FRC_EN_ISP_POS      14
+#define PMU_GLB_ISO_FRC_EN_ISP_LEN      1
+#define PMU_GLB_ISO_FRC_EN_ISP_MASK     0x00004000
+#define PMU_GLB_ISO_FRC_EN_ISP_VAL(w)   (((w) & 0x00004000) >> 14)
+#define PMU_GLB_ISO_FRC_EN_ISP_SET(w)   w |= ( 0x1 << 14)
+#define PMU_GLB_ISO_FRC_EN_ISP_CLR(w)   w &= ~( 0x1 << 14)
+
+#define PMU_GLB_ISO_FRC_EN_CPU_POS      13
+#define PMU_GLB_ISO_FRC_EN_CPU_LEN      1
+#define PMU_GLB_ISO_FRC_EN_CPU_MASK     0x00002000
+#define PMU_GLB_ISO_FRC_EN_CPU_VAL(w)   (((w) & 0x00002000) >> 13)
+#define PMU_GLB_ISO_FRC_EN_CPU_SET(w)   w |= ( 0x1 << 13)
+#define PMU_GLB_ISO_FRC_EN_CPU_CLR(w)   w &= ~( 0x1 << 13)
+
+#define PMU_GLB_ISO_FRC_EN_NPU_POS      12
+#define PMU_GLB_ISO_FRC_EN_NPU_LEN      1
+#define PMU_GLB_ISO_FRC_EN_NPU_MASK     0x00001000
+#define PMU_GLB_ISO_FRC_EN_NPU_VAL(w)   (((w) & 0x00001000) >> 12)
+#define PMU_GLB_ISO_FRC_EN_NPU_SET(w)   w |= ( 0x1 << 12)
+#define PMU_GLB_ISO_FRC_EN_NPU_CLR(w)   w &= ~( 0x1 << 12)
+
+#define PMU_GLB_ISO_FRC_EN_CPU7_POS      11
+#define PMU_GLB_ISO_FRC_EN_CPU7_LEN      1
+#define PMU_GLB_ISO_FRC_EN_CPU7_MASK     0x00000800
+#define PMU_GLB_ISO_FRC_EN_CPU7_VAL(w)   (((w) & 0x00000800) >> 11)
+#define PMU_GLB_ISO_FRC_EN_CPU7_SET(w)   w |= ( 0x1 << 11)
+#define PMU_GLB_ISO_FRC_EN_CPU7_CLR(w)   w &= ~( 0x1 << 11)
+
+#define PMU_GLB_ISO_FRC_EN_CPU6_POS      10
+#define PMU_GLB_ISO_FRC_EN_CPU6_LEN      1
+#define PMU_GLB_ISO_FRC_EN_CPU6_MASK     0x00000400
+#define PMU_GLB_ISO_FRC_EN_CPU6_VAL(w)   (((w) & 0x00000400) >> 10)
+#define PMU_GLB_ISO_FRC_EN_CPU6_SET(w)   w |= ( 0x1 << 10)
+#define PMU_GLB_ISO_FRC_EN_CPU6_CLR(w)   w &= ~( 0x1 << 10)
+
+#define PMU_GLB_ISO_FRC_EN_CPU5_POS      9
+#define PMU_GLB_ISO_FRC_EN_CPU5_LEN      1
+#define PMU_GLB_ISO_FRC_EN_CPU5_MASK     0x00000200
+#define PMU_GLB_ISO_FRC_EN_CPU5_VAL(w)   (((w) & 0x00000200) >> 9)
+#define PMU_GLB_ISO_FRC_EN_CPU5_SET(w)   w |= ( 0x1 << 9)
+#define PMU_GLB_ISO_FRC_EN_CPU5_CLR(w)   w &= ~( 0x1 << 9)
+
+#define PMU_GLB_ISO_FRC_EN_CPU4_POS      8
+#define PMU_GLB_ISO_FRC_EN_CPU4_LEN      1
+#define PMU_GLB_ISO_FRC_EN_CPU4_MASK     0x00000100
+#define PMU_GLB_ISO_FRC_EN_CPU4_VAL(w)   (((w) & 0x00000100) >> 8)
+#define PMU_GLB_ISO_FRC_EN_CPU4_SET(w)   w |= ( 0x1 << 8)
+#define PMU_GLB_ISO_FRC_EN_CPU4_CLR(w)   w &= ~( 0x1 << 8)
+
+#define PMU_GLB_ISO_FRC_EN_CPU3_POS      7
+#define PMU_GLB_ISO_FRC_EN_CPU3_LEN      1
+#define PMU_GLB_ISO_FRC_EN_CPU3_MASK     0x00000080
+#define PMU_GLB_ISO_FRC_EN_CPU3_VAL(w)   (((w) & 0x00000080) >> 7)
+#define PMU_GLB_ISO_FRC_EN_CPU3_SET(w)   w |= ( 0x1 << 7)
+#define PMU_GLB_ISO_FRC_EN_CPU3_CLR(w)   w &= ~( 0x1 << 7)
+
+#define PMU_GLB_ISO_FRC_EN_CPU2_POS      6
+#define PMU_GLB_ISO_FRC_EN_CPU2_LEN      1
+#define PMU_GLB_ISO_FRC_EN_CPU2_MASK     0x00000040
+#define PMU_GLB_ISO_FRC_EN_CPU2_VAL(w)   (((w) & 0x00000040) >> 6)
+#define PMU_GLB_ISO_FRC_EN_CPU2_SET(w)   w |= ( 0x1 << 6)
+#define PMU_GLB_ISO_FRC_EN_CPU2_CLR(w)   w &= ~( 0x1 << 6)
+
+#define PMU_GLB_ISO_FRC_EN_CPU1_POS      5
+#define PMU_GLB_ISO_FRC_EN_CPU1_LEN      1
+#define PMU_GLB_ISO_FRC_EN_CPU1_MASK     0x00000020
+#define PMU_GLB_ISO_FRC_EN_CPU1_VAL(w)   (((w) & 0x00000020) >> 5)
+#define PMU_GLB_ISO_FRC_EN_CPU1_SET(w)   w |= ( 0x1 << 5)
+#define PMU_GLB_ISO_FRC_EN_CPU1_CLR(w)   w &= ~( 0x1 << 5)
+
+#define PMU_GLB_ISO_FRC_EN_CPU0_POS      4
+#define PMU_GLB_ISO_FRC_EN_CPU0_LEN      1
+#define PMU_GLB_ISO_FRC_EN_CPU0_MASK     0x00000010
+#define PMU_GLB_ISO_FRC_EN_CPU0_VAL(w)   (((w) & 0x00000010) >> 4)
+#define PMU_GLB_ISO_FRC_EN_CPU0_SET(w)   w |= ( 0x1 << 4)
+#define PMU_GLB_ISO_FRC_EN_CPU0_CLR(w)   w &= ~( 0x1 << 4)
+
+#define PMU_GLB_ISO_FRC_EN_DSP_POS      3
+#define PMU_GLB_ISO_FRC_EN_DSP_LEN      1
+#define PMU_GLB_ISO_FRC_EN_DSP_MASK     0x00000008
+#define PMU_GLB_ISO_FRC_EN_DSP_VAL(w)   (((w) & 0x00000008) >> 3)
+#define PMU_GLB_ISO_FRC_EN_DSP_SET(w)   w |= ( 0x1 << 3)
+#define PMU_GLB_ISO_FRC_EN_DSP_CLR(w)   w &= ~( 0x1 << 3)
+
+#define PMU_GLB_ISO_FRC_EN_VDEC_POS      2
+#define PMU_GLB_ISO_FRC_EN_VDEC_LEN      1
+#define PMU_GLB_ISO_FRC_EN_VDEC_MASK     0x00000004
+#define PMU_GLB_ISO_FRC_EN_VDEC_VAL(w)   (((w) & 0x00000004) >> 2)
+#define PMU_GLB_ISO_FRC_EN_VDEC_SET(w)   w |= ( 0x1 << 2)
+#define PMU_GLB_ISO_FRC_EN_VDEC_CLR(w)   w &= ~( 0x1 << 2)
+
+#define PMU_GLB_ISO_FRC_EN_VENC1_POS      1
+#define PMU_GLB_ISO_FRC_EN_VENC1_LEN      1
+#define PMU_GLB_ISO_FRC_EN_VENC1_MASK     0x00000002
+#define PMU_GLB_ISO_FRC_EN_VENC1_VAL(w)   (((w) & 0x00000002) >> 1)
+#define PMU_GLB_ISO_FRC_EN_VENC1_SET(w)   w |= ( 0x1 << 1)
+#define PMU_GLB_ISO_FRC_EN_VENC1_CLR(w)   w &= ~( 0x1 << 1)
+
+#define PMU_GLB_ISO_FRC_EN_VENC0_POS      0
+#define PMU_GLB_ISO_FRC_EN_VENC0_LEN      1
+#define PMU_GLB_ISO_FRC_EN_VENC0_MASK     0x00000001
+#define PMU_GLB_ISO_FRC_EN_VENC0_VAL(w)   (((w) & 0x00000001) >> 0)
+#define PMU_GLB_ISO_FRC_EN_VENC0_SET(w)   w |= ( 0x1 << 0)
+#define PMU_GLB_ISO_FRC_EN_VENC0_CLR(w)   w &= ~( 0x1 << 0)
+
+// REGISTER : ISO_FRC_EN1
+
+#define PMU_GLB_ISO_FRC_EN1_ADDR      PMU_GLB_BASE_ADDR + 0x74
+#define PMU_GLB_ISO_FRC_EN1_RSTVAL    0x0
+#define PMU_GLB_ISO_FRC_EN1_ALL1      0x7FF
+#define PMU_GLB_ISO_FRC_EN1_ALL0      0x0
+#define PMU_GLB_ISO_FRC_EN1_ALL5A     0x25A
+#define PMU_GLB_ISO_FRC_EN1_ALLA5     0x5A5
+
+// FIELD IN REGISTER : ISO_FRC_EN1
+
+#define PMU_GLB_ISO_FRC_EN1_N8_POS      10
+#define PMU_GLB_ISO_FRC_EN1_N8_LEN      1
+#define PMU_GLB_ISO_FRC_EN1_N8_MASK     0x00000400
+#define PMU_GLB_ISO_FRC_EN1_N8_VAL(w)   (((w) & 0x00000400) >> 10)
+#define PMU_GLB_ISO_FRC_EN1_N8_SET(w)   w |= ( 0x1 << 10)
+#define PMU_GLB_ISO_FRC_EN1_N8_CLR(w)   w &= ~( 0x1 << 10)
+
+#define PMU_GLB_ISO_FRC_EN1_N7_POS      9
+#define PMU_GLB_ISO_FRC_EN1_N7_LEN      1
+#define PMU_GLB_ISO_FRC_EN1_N7_MASK     0x00000200
+#define PMU_GLB_ISO_FRC_EN1_N7_VAL(w)   (((w) & 0x00000200) >> 9)
+#define PMU_GLB_ISO_FRC_EN1_N7_SET(w)   w |= ( 0x1 << 9)
+#define PMU_GLB_ISO_FRC_EN1_N7_CLR(w)   w &= ~( 0x1 << 9)
+
+#define PMU_GLB_ISO_FRC_EN1_N6_POS      8
+#define PMU_GLB_ISO_FRC_EN1_N6_LEN      1
+#define PMU_GLB_ISO_FRC_EN1_N6_MASK     0x00000100
+#define PMU_GLB_ISO_FRC_EN1_N6_VAL(w)   (((w) & 0x00000100) >> 8)
+#define PMU_GLB_ISO_FRC_EN1_N6_SET(w)   w |= ( 0x1 << 8)
+#define PMU_GLB_ISO_FRC_EN1_N6_CLR(w)   w &= ~( 0x1 << 8)
+
+#define PMU_GLB_ISO_FRC_EN1_N5_POS      7
+#define PMU_GLB_ISO_FRC_EN1_N5_LEN      1
+#define PMU_GLB_ISO_FRC_EN1_N5_MASK     0x00000080
+#define PMU_GLB_ISO_FRC_EN1_N5_VAL(w)   (((w) & 0x00000080) >> 7)
+#define PMU_GLB_ISO_FRC_EN1_N5_SET(w)   w |= ( 0x1 << 7)
+#define PMU_GLB_ISO_FRC_EN1_N5_CLR(w)   w &= ~( 0x1 << 7)
+
+#define PMU_GLB_ISO_FRC_EN1_N4_POS      6
+#define PMU_GLB_ISO_FRC_EN1_N4_LEN      1
+#define PMU_GLB_ISO_FRC_EN1_N4_MASK     0x00000040
+#define PMU_GLB_ISO_FRC_EN1_N4_VAL(w)   (((w) & 0x00000040) >> 6)
+#define PMU_GLB_ISO_FRC_EN1_N4_SET(w)   w |= ( 0x1 << 6)
+#define PMU_GLB_ISO_FRC_EN1_N4_CLR(w)   w &= ~( 0x1 << 6)
+
+#define PMU_GLB_ISO_FRC_EN1_N3_POS      5
+#define PMU_GLB_ISO_FRC_EN1_N3_LEN      1
+#define PMU_GLB_ISO_FRC_EN1_N3_MASK     0x00000020
+#define PMU_GLB_ISO_FRC_EN1_N3_VAL(w)   (((w) & 0x00000020) >> 5)
+#define PMU_GLB_ISO_FRC_EN1_N3_SET(w)   w |= ( 0x1 << 5)
+#define PMU_GLB_ISO_FRC_EN1_N3_CLR(w)   w &= ~( 0x1 << 5)
+
+#define PMU_GLB_ISO_FRC_EN1_N2_POS      4
+#define PMU_GLB_ISO_FRC_EN1_N2_LEN      1
+#define PMU_GLB_ISO_FRC_EN1_N2_MASK     0x00000010
+#define PMU_GLB_ISO_FRC_EN1_N2_VAL(w)   (((w) & 0x00000010) >> 4)
+#define PMU_GLB_ISO_FRC_EN1_N2_SET(w)   w |= ( 0x1 << 4)
+#define PMU_GLB_ISO_FRC_EN1_N2_CLR(w)   w &= ~( 0x1 << 4)
+
+#define PMU_GLB_ISO_FRC_EN1_N1_POS      3
+#define PMU_GLB_ISO_FRC_EN1_N1_LEN      1
+#define PMU_GLB_ISO_FRC_EN1_N1_MASK     0x00000008
+#define PMU_GLB_ISO_FRC_EN1_N1_VAL(w)   (((w) & 0x00000008) >> 3)
+#define PMU_GLB_ISO_FRC_EN1_N1_SET(w)   w |= ( 0x1 << 3)
+#define PMU_GLB_ISO_FRC_EN1_N1_CLR(w)   w &= ~( 0x1 << 3)
+
+#define PMU_GLB_ISO_FRC_EN1_N0_POS      2
+#define PMU_GLB_ISO_FRC_EN1_N0_LEN      1
+#define PMU_GLB_ISO_FRC_EN1_N0_MASK     0x00000004
+#define PMU_GLB_ISO_FRC_EN1_N0_VAL(w)   (((w) & 0x00000004) >> 2)
+#define PMU_GLB_ISO_FRC_EN1_N0_SET(w)   w |= ( 0x1 << 2)
+#define PMU_GLB_ISO_FRC_EN1_N0_CLR(w)   w &= ~( 0x1 << 2)
+
+#define PMU_GLB_ISO_FRC_EN1_MM_POS      1
+#define PMU_GLB_ISO_FRC_EN1_MM_LEN      1
+#define PMU_GLB_ISO_FRC_EN1_MM_MASK     0x00000002
+#define PMU_GLB_ISO_FRC_EN1_MM_VAL(w)   (((w) & 0x00000002) >> 1)
+#define PMU_GLB_ISO_FRC_EN1_MM_SET(w)   w |= ( 0x1 << 1)
+#define PMU_GLB_ISO_FRC_EN1_MM_CLR(w)   w &= ~( 0x1 << 1)
+
+#define PMU_GLB_ISO_FRC_EN1_PIPE_POS      0
+#define PMU_GLB_ISO_FRC_EN1_PIPE_LEN      1
+#define PMU_GLB_ISO_FRC_EN1_PIPE_MASK     0x00000001
+#define PMU_GLB_ISO_FRC_EN1_PIPE_VAL(w)   (((w) & 0x00000001) >> 0)
+#define PMU_GLB_ISO_FRC_EN1_PIPE_SET(w)   w |= ( 0x1 << 0)
+#define PMU_GLB_ISO_FRC_EN1_PIPE_CLR(w)   w &= ~( 0x1 << 0)
+
+// REGISTER : ISO_FRC_SW
+
+#define PMU_GLB_ISO_FRC_SW_ADDR      PMU_GLB_BASE_ADDR + 0x78
+#define PMU_GLB_ISO_FRC_SW_RSTVAL    0x0
+#define PMU_GLB_ISO_FRC_SW_ALL1      0x7FFF
+#define PMU_GLB_ISO_FRC_SW_ALL0      0x0
+#define PMU_GLB_ISO_FRC_SW_ALL5A     0x5A5A
+#define PMU_GLB_ISO_FRC_SW_ALLA5     0x25A5
+
+// FIELD IN REGISTER : ISO_FRC_SW
+
+#define PMU_GLB_ISO_FRC_SW_ISP_POS      14
+#define PMU_GLB_ISO_FRC_SW_ISP_LEN      1
+#define PMU_GLB_ISO_FRC_SW_ISP_MASK     0x00004000
+#define PMU_GLB_ISO_FRC_SW_ISP_VAL(w)   (((w) & 0x00004000) >> 14)
+#define PMU_GLB_ISO_FRC_SW_ISP_SET(w)   w |= ( 0x1 << 14)
+#define PMU_GLB_ISO_FRC_SW_ISP_CLR(w)   w &= ~( 0x1 << 14)
+
+#define PMU_GLB_ISO_FRC_SW_CPU_POS      13
+#define PMU_GLB_ISO_FRC_SW_CPU_LEN      1
+#define PMU_GLB_ISO_FRC_SW_CPU_MASK     0x00002000
+#define PMU_GLB_ISO_FRC_SW_CPU_VAL(w)   (((w) & 0x00002000) >> 13)
+#define PMU_GLB_ISO_FRC_SW_CPU_SET(w)   w |= ( 0x1 << 13)
+#define PMU_GLB_ISO_FRC_SW_CPU_CLR(w)   w &= ~( 0x1 << 13)
+
+#define PMU_GLB_ISO_FRC_SW_NPU_POS      12
+#define PMU_GLB_ISO_FRC_SW_NPU_LEN      1
+#define PMU_GLB_ISO_FRC_SW_NPU_MASK     0x00001000
+#define PMU_GLB_ISO_FRC_SW_NPU_VAL(w)   (((w) & 0x00001000) >> 12)
+#define PMU_GLB_ISO_FRC_SW_NPU_SET(w)   w |= ( 0x1 << 12)
+#define PMU_GLB_ISO_FRC_SW_NPU_CLR(w)   w &= ~( 0x1 << 12)
+
+#define PMU_GLB_ISO_FRC_SW_CPU7_POS      11
+#define PMU_GLB_ISO_FRC_SW_CPU7_LEN      1
+#define PMU_GLB_ISO_FRC_SW_CPU7_MASK     0x00000800
+#define PMU_GLB_ISO_FRC_SW_CPU7_VAL(w)   (((w) & 0x00000800) >> 11)
+#define PMU_GLB_ISO_FRC_SW_CPU7_SET(w)   w |= ( 0x1 << 11)
+#define PMU_GLB_ISO_FRC_SW_CPU7_CLR(w)   w &= ~( 0x1 << 11)
+
+#define PMU_GLB_ISO_FRC_SW_CPU6_POS      10
+#define PMU_GLB_ISO_FRC_SW_CPU6_LEN      1
+#define PMU_GLB_ISO_FRC_SW_CPU6_MASK     0x00000400
+#define PMU_GLB_ISO_FRC_SW_CPU6_VAL(w)   (((w) & 0x00000400) >> 10)
+#define PMU_GLB_ISO_FRC_SW_CPU6_SET(w)   w |= ( 0x1 << 10)
+#define PMU_GLB_ISO_FRC_SW_CPU6_CLR(w)   w &= ~( 0x1 << 10)
+
+#define PMU_GLB_ISO_FRC_SW_CPU5_POS      9
+#define PMU_GLB_ISO_FRC_SW_CPU5_LEN      1
+#define PMU_GLB_ISO_FRC_SW_CPU5_MASK     0x00000200
+#define PMU_GLB_ISO_FRC_SW_CPU5_VAL(w)   (((w) & 0x00000200) >> 9)
+#define PMU_GLB_ISO_FRC_SW_CPU5_SET(w)   w |= ( 0x1 << 9)
+#define PMU_GLB_ISO_FRC_SW_CPU5_CLR(w)   w &= ~( 0x1 << 9)
+
+#define PMU_GLB_ISO_FRC_SW_CPU4_POS      8
+#define PMU_GLB_ISO_FRC_SW_CPU4_LEN      1
+#define PMU_GLB_ISO_FRC_SW_CPU4_MASK     0x00000100
+#define PMU_GLB_ISO_FRC_SW_CPU4_VAL(w)   (((w) & 0x00000100) >> 8)
+#define PMU_GLB_ISO_FRC_SW_CPU4_SET(w)   w |= ( 0x1 << 8)
+#define PMU_GLB_ISO_FRC_SW_CPU4_CLR(w)   w &= ~( 0x1 << 8)
+
+#define PMU_GLB_ISO_FRC_SW_CPU3_POS      7
+#define PMU_GLB_ISO_FRC_SW_CPU3_LEN      1
+#define PMU_GLB_ISO_FRC_SW_CPU3_MASK     0x00000080
+#define PMU_GLB_ISO_FRC_SW_CPU3_VAL(w)   (((w) & 0x00000080) >> 7)
+#define PMU_GLB_ISO_FRC_SW_CPU3_SET(w)   w |= ( 0x1 << 7)
+#define PMU_GLB_ISO_FRC_SW_CPU3_CLR(w)   w &= ~( 0x1 << 7)
+
+#define PMU_GLB_ISO_FRC_SW_CPU2_POS      6
+#define PMU_GLB_ISO_FRC_SW_CPU2_LEN      1
+#define PMU_GLB_ISO_FRC_SW_CPU2_MASK     0x00000040
+#define PMU_GLB_ISO_FRC_SW_CPU2_VAL(w)   (((w) & 0x00000040) >> 6)
+#define PMU_GLB_ISO_FRC_SW_CPU2_SET(w)   w |= ( 0x1 << 6)
+#define PMU_GLB_ISO_FRC_SW_CPU2_CLR(w)   w &= ~( 0x1 << 6)
+
+#define PMU_GLB_ISO_FRC_SW_CPU1_POS      5
+#define PMU_GLB_ISO_FRC_SW_CPU1_LEN      1
+#define PMU_GLB_ISO_FRC_SW_CPU1_MASK     0x00000020
+#define PMU_GLB_ISO_FRC_SW_CPU1_VAL(w)   (((w) & 0x00000020) >> 5)
+#define PMU_GLB_ISO_FRC_SW_CPU1_SET(w)   w |= ( 0x1 << 5)
+#define PMU_GLB_ISO_FRC_SW_CPU1_CLR(w)   w &= ~( 0x1 << 5)
+
+#define PMU_GLB_ISO_FRC_SW_CPU0_POS      4
+#define PMU_GLB_ISO_FRC_SW_CPU0_LEN      1
+#define PMU_GLB_ISO_FRC_SW_CPU0_MASK     0x00000010
+#define PMU_GLB_ISO_FRC_SW_CPU0_VAL(w)   (((w) & 0x00000010) >> 4)
+#define PMU_GLB_ISO_FRC_SW_CPU0_SET(w)   w |= ( 0x1 << 4)
+#define PMU_GLB_ISO_FRC_SW_CPU0_CLR(w)   w &= ~( 0x1 << 4)
+
+#define PMU_GLB_ISO_FRC_SW_DSP_POS      3
+#define PMU_GLB_ISO_FRC_SW_DSP_LEN      1
+#define PMU_GLB_ISO_FRC_SW_DSP_MASK     0x00000008
+#define PMU_GLB_ISO_FRC_SW_DSP_VAL(w)   (((w) & 0x00000008) >> 3)
+#define PMU_GLB_ISO_FRC_SW_DSP_SET(w)   w |= ( 0x1 << 3)
+#define PMU_GLB_ISO_FRC_SW_DSP_CLR(w)   w &= ~( 0x1 << 3)
+
+#define PMU_GLB_ISO_FRC_SW_VDEC_POS      2
+#define PMU_GLB_ISO_FRC_SW_VDEC_LEN      1
+#define PMU_GLB_ISO_FRC_SW_VDEC_MASK     0x00000004
+#define PMU_GLB_ISO_FRC_SW_VDEC_VAL(w)   (((w) & 0x00000004) >> 2)
+#define PMU_GLB_ISO_FRC_SW_VDEC_SET(w)   w |= ( 0x1 << 2)
+#define PMU_GLB_ISO_FRC_SW_VDEC_CLR(w)   w &= ~( 0x1 << 2)
+
+#define PMU_GLB_ISO_FRC_SW_VENC1_POS      1
+#define PMU_GLB_ISO_FRC_SW_VENC1_LEN      1
+#define PMU_GLB_ISO_FRC_SW_VENC1_MASK     0x00000002
+#define PMU_GLB_ISO_FRC_SW_VENC1_VAL(w)   (((w) & 0x00000002) >> 1)
+#define PMU_GLB_ISO_FRC_SW_VENC1_SET(w)   w |= ( 0x1 << 1)
+#define PMU_GLB_ISO_FRC_SW_VENC1_CLR(w)   w &= ~( 0x1 << 1)
+
+#define PMU_GLB_ISO_FRC_SW_VENC0_POS      0
+#define PMU_GLB_ISO_FRC_SW_VENC0_LEN      1
+#define PMU_GLB_ISO_FRC_SW_VENC0_MASK     0x00000001
+#define PMU_GLB_ISO_FRC_SW_VENC0_VAL(w)   (((w) & 0x00000001) >> 0)
+#define PMU_GLB_ISO_FRC_SW_VENC0_SET(w)   w |= ( 0x1 << 0)
+#define PMU_GLB_ISO_FRC_SW_VENC0_CLR(w)   w &= ~( 0x1 << 0)
+
+// REGISTER : ISO_FRC_SW1
+
+#define PMU_GLB_ISO_FRC_SW1_ADDR      PMU_GLB_BASE_ADDR + 0x7C
+#define PMU_GLB_ISO_FRC_SW1_RSTVAL    0x0
+#define PMU_GLB_ISO_FRC_SW1_ALL1      0x7FF
+#define PMU_GLB_ISO_FRC_SW1_ALL0      0x0
+#define PMU_GLB_ISO_FRC_SW1_ALL5A     0x25A
+#define PMU_GLB_ISO_FRC_SW1_ALLA5     0x5A5
+
+// FIELD IN REGISTER : ISO_FRC_SW1
+
+#define PMU_GLB_ISO_FRC_SW1_N8_POS      10
+#define PMU_GLB_ISO_FRC_SW1_N8_LEN      1
+#define PMU_GLB_ISO_FRC_SW1_N8_MASK     0x00000400
+#define PMU_GLB_ISO_FRC_SW1_N8_VAL(w)   (((w) & 0x00000400) >> 10)
+#define PMU_GLB_ISO_FRC_SW1_N8_SET(w)   w |= ( 0x1 << 10)
+#define PMU_GLB_ISO_FRC_SW1_N8_CLR(w)   w &= ~( 0x1 << 10)
+
+#define PMU_GLB_ISO_FRC_SW1_N7_POS      9
+#define PMU_GLB_ISO_FRC_SW1_N7_LEN      1
+#define PMU_GLB_ISO_FRC_SW1_N7_MASK     0x00000200
+#define PMU_GLB_ISO_FRC_SW1_N7_VAL(w)   (((w) & 0x00000200) >> 9)
+#define PMU_GLB_ISO_FRC_SW1_N7_SET(w)   w |= ( 0x1 << 9)
+#define PMU_GLB_ISO_FRC_SW1_N7_CLR(w)   w &= ~( 0x1 << 9)
+
+#define PMU_GLB_ISO_FRC_SW1_N6_POS      8
+#define PMU_GLB_ISO_FRC_SW1_N6_LEN      1
+#define PMU_GLB_ISO_FRC_SW1_N6_MASK     0x00000100
+#define PMU_GLB_ISO_FRC_SW1_N6_VAL(w)   (((w) & 0x00000100) >> 8)
+#define PMU_GLB_ISO_FRC_SW1_N6_SET(w)   w |= ( 0x1 << 8)
+#define PMU_GLB_ISO_FRC_SW1_N6_CLR(w)   w &= ~( 0x1 << 8)
+
+#define PMU_GLB_ISO_FRC_SW1_N5_POS      7
+#define PMU_GLB_ISO_FRC_SW1_N5_LEN      1
+#define PMU_GLB_ISO_FRC_SW1_N5_MASK     0x00000080
+#define PMU_GLB_ISO_FRC_SW1_N5_VAL(w)   (((w) & 0x00000080) >> 7)
+#define PMU_GLB_ISO_FRC_SW1_N5_SET(w)   w |= ( 0x1 << 7)
+#define PMU_GLB_ISO_FRC_SW1_N5_CLR(w)   w &= ~( 0x1 << 7)
+
+#define PMU_GLB_ISO_FRC_SW1_N4_POS      6
+#define PMU_GLB_ISO_FRC_SW1_N4_LEN      1
+#define PMU_GLB_ISO_FRC_SW1_N4_MASK     0x00000040
+#define PMU_GLB_ISO_FRC_SW1_N4_VAL(w)   (((w) & 0x00000040) >> 6)
+#define PMU_GLB_ISO_FRC_SW1_N4_SET(w)   w |= ( 0x1 << 6)
+#define PMU_GLB_ISO_FRC_SW1_N4_CLR(w)   w &= ~( 0x1 << 6)
+
+#define PMU_GLB_ISO_FRC_SW1_N3_POS      5
+#define PMU_GLB_ISO_FRC_SW1_N3_LEN      1
+#define PMU_GLB_ISO_FRC_SW1_N3_MASK     0x00000020
+#define PMU_GLB_ISO_FRC_SW1_N3_VAL(w)   (((w) & 0x00000020) >> 5)
+#define PMU_GLB_ISO_FRC_SW1_N3_SET(w)   w |= ( 0x1 << 5)
+#define PMU_GLB_ISO_FRC_SW1_N3_CLR(w)   w &= ~( 0x1 << 5)
+
+#define PMU_GLB_ISO_FRC_SW1_N2_POS      4
+#define PMU_GLB_ISO_FRC_SW1_N2_LEN      1
+#define PMU_GLB_ISO_FRC_SW1_N2_MASK     0x00000010
+#define PMU_GLB_ISO_FRC_SW1_N2_VAL(w)   (((w) & 0x00000010) >> 4)
+#define PMU_GLB_ISO_FRC_SW1_N2_SET(w)   w |= ( 0x1 << 4)
+#define PMU_GLB_ISO_FRC_SW1_N2_CLR(w)   w &= ~( 0x1 << 4)
+
+#define PMU_GLB_ISO_FRC_SW1_N1_POS      3
+#define PMU_GLB_ISO_FRC_SW1_N1_LEN      1
+#define PMU_GLB_ISO_FRC_SW1_N1_MASK     0x00000008
+#define PMU_GLB_ISO_FRC_SW1_N1_VAL(w)   (((w) & 0x00000008) >> 3)
+#define PMU_GLB_ISO_FRC_SW1_N1_SET(w)   w |= ( 0x1 << 3)
+#define PMU_GLB_ISO_FRC_SW1_N1_CLR(w)   w &= ~( 0x1 << 3)
+
+#define PMU_GLB_ISO_FRC_SW1_N0_POS      2
+#define PMU_GLB_ISO_FRC_SW1_N0_LEN      1
+#define PMU_GLB_ISO_FRC_SW1_N0_MASK     0x00000004
+#define PMU_GLB_ISO_FRC_SW1_N0_VAL(w)   (((w) & 0x00000004) >> 2)
+#define PMU_GLB_ISO_FRC_SW1_N0_SET(w)   w |= ( 0x1 << 2)
+#define PMU_GLB_ISO_FRC_SW1_N0_CLR(w)   w &= ~( 0x1 << 2)
+
+#define PMU_GLB_ISO_FRC_SW1_MM_POS      1
+#define PMU_GLB_ISO_FRC_SW1_MM_LEN      1
+#define PMU_GLB_ISO_FRC_SW1_MM_MASK     0x00000002
+#define PMU_GLB_ISO_FRC_SW1_MM_VAL(w)   (((w) & 0x00000002) >> 1)
+#define PMU_GLB_ISO_FRC_SW1_MM_SET(w)   w |= ( 0x1 << 1)
+#define PMU_GLB_ISO_FRC_SW1_MM_CLR(w)   w &= ~( 0x1 << 1)
+
+#define PMU_GLB_ISO_FRC_SW1_PIPE_POS      0
+#define PMU_GLB_ISO_FRC_SW1_PIPE_LEN      1
+#define PMU_GLB_ISO_FRC_SW1_PIPE_MASK     0x00000001
+#define PMU_GLB_ISO_FRC_SW1_PIPE_VAL(w)   (((w) & 0x00000001) >> 0)
+#define PMU_GLB_ISO_FRC_SW1_PIPE_SET(w)   w |= ( 0x1 << 0)
+#define PMU_GLB_ISO_FRC_SW1_PIPE_CLR(w)   w &= ~( 0x1 << 0)
+
+// REGISTER : CLK_FRC_EN
+
+#define PMU_GLB_CLK_FRC_EN_ADDR      PMU_GLB_BASE_ADDR + 0x80
+#define PMU_GLB_CLK_FRC_EN_RSTVAL    0x0
+#define PMU_GLB_CLK_FRC_EN_ALL1      0xFFF
+#define PMU_GLB_CLK_FRC_EN_ALL0      0x0
+#define PMU_GLB_CLK_FRC_EN_ALL5A     0xA5A
+#define PMU_GLB_CLK_FRC_EN_ALLA5     0x5A5
+
+// FIELD IN REGISTER : CLK_FRC_EN
+
+#define PMU_GLB_CLK_FRC_EN_CPU7_POS      11
+#define PMU_GLB_CLK_FRC_EN_CPU7_LEN      1
+#define PMU_GLB_CLK_FRC_EN_CPU7_MASK     0x00000800
+#define PMU_GLB_CLK_FRC_EN_CPU7_VAL(w)   (((w) & 0x00000800) >> 11)
+#define PMU_GLB_CLK_FRC_EN_CPU7_SET(w)   w |= ( 0x1 << 11)
+#define PMU_GLB_CLK_FRC_EN_CPU7_CLR(w)   w &= ~( 0x1 << 11)
+
+#define PMU_GLB_CLK_FRC_EN_CPU6_POS      10
+#define PMU_GLB_CLK_FRC_EN_CPU6_LEN      1
+#define PMU_GLB_CLK_FRC_EN_CPU6_MASK     0x00000400
+#define PMU_GLB_CLK_FRC_EN_CPU6_VAL(w)   (((w) & 0x00000400) >> 10)
+#define PMU_GLB_CLK_FRC_EN_CPU6_SET(w)   w |= ( 0x1 << 10)
+#define PMU_GLB_CLK_FRC_EN_CPU6_CLR(w)   w &= ~( 0x1 << 10)
+
+#define PMU_GLB_CLK_FRC_EN_CPU5_POS      9
+#define PMU_GLB_CLK_FRC_EN_CPU5_LEN      1
+#define PMU_GLB_CLK_FRC_EN_CPU5_MASK     0x00000200
+#define PMU_GLB_CLK_FRC_EN_CPU5_VAL(w)   (((w) & 0x00000200) >> 9)
+#define PMU_GLB_CLK_FRC_EN_CPU5_SET(w)   w |= ( 0x1 << 9)
+#define PMU_GLB_CLK_FRC_EN_CPU5_CLR(w)   w &= ~( 0x1 << 9)
+
+#define PMU_GLB_CLK_FRC_EN_CPU4_POS      8
+#define PMU_GLB_CLK_FRC_EN_CPU4_LEN      1
+#define PMU_GLB_CLK_FRC_EN_CPU4_MASK     0x00000100
+#define PMU_GLB_CLK_FRC_EN_CPU4_VAL(w)   (((w) & 0x00000100) >> 8)
+#define PMU_GLB_CLK_FRC_EN_CPU4_SET(w)   w |= ( 0x1 << 8)
+#define PMU_GLB_CLK_FRC_EN_CPU4_CLR(w)   w &= ~( 0x1 << 8)
+
+#define PMU_GLB_CLK_FRC_EN_CPU3_POS      7
+#define PMU_GLB_CLK_FRC_EN_CPU3_LEN      1
+#define PMU_GLB_CLK_FRC_EN_CPU3_MASK     0x00000080
+#define PMU_GLB_CLK_FRC_EN_CPU3_VAL(w)   (((w) & 0x00000080) >> 7)
+#define PMU_GLB_CLK_FRC_EN_CPU3_SET(w)   w |= ( 0x1 << 7)
+#define PMU_GLB_CLK_FRC_EN_CPU3_CLR(w)   w &= ~( 0x1 << 7)
+
+#define PMU_GLB_CLK_FRC_EN_CPU2_POS      6
+#define PMU_GLB_CLK_FRC_EN_CPU2_LEN      1
+#define PMU_GLB_CLK_FRC_EN_CPU2_MASK     0x00000040
+#define PMU_GLB_CLK_FRC_EN_CPU2_VAL(w)   (((w) & 0x00000040) >> 6)
+#define PMU_GLB_CLK_FRC_EN_CPU2_SET(w)   w |= ( 0x1 << 6)
+#define PMU_GLB_CLK_FRC_EN_CPU2_CLR(w)   w &= ~( 0x1 << 6)
+
+#define PMU_GLB_CLK_FRC_EN_CPU1_POS      5
+#define PMU_GLB_CLK_FRC_EN_CPU1_LEN      1
+#define PMU_GLB_CLK_FRC_EN_CPU1_MASK     0x00000020
+#define PMU_GLB_CLK_FRC_EN_CPU1_VAL(w)   (((w) & 0x00000020) >> 5)
+#define PMU_GLB_CLK_FRC_EN_CPU1_SET(w)   w |= ( 0x1 << 5)
+#define PMU_GLB_CLK_FRC_EN_CPU1_CLR(w)   w &= ~( 0x1 << 5)
+
+#define PMU_GLB_CLK_FRC_EN_CPU0_POS      4
+#define PMU_GLB_CLK_FRC_EN_CPU0_LEN      1
+#define PMU_GLB_CLK_FRC_EN_CPU0_MASK     0x00000010
+#define PMU_GLB_CLK_FRC_EN_CPU0_VAL(w)   (((w) & 0x00000010) >> 4)
+#define PMU_GLB_CLK_FRC_EN_CPU0_SET(w)   w |= ( 0x1 << 4)
+#define PMU_GLB_CLK_FRC_EN_CPU0_CLR(w)   w &= ~( 0x1 << 4)
+
+#define PMU_GLB_CLK_FRC_EN_DSP_POS      3
+#define PMU_GLB_CLK_FRC_EN_DSP_LEN      1
+#define PMU_GLB_CLK_FRC_EN_DSP_MASK     0x00000008
+#define PMU_GLB_CLK_FRC_EN_DSP_VAL(w)   (((w) & 0x00000008) >> 3)
+#define PMU_GLB_CLK_FRC_EN_DSP_SET(w)   w |= ( 0x1 << 3)
+#define PMU_GLB_CLK_FRC_EN_DSP_CLR(w)   w &= ~( 0x1 << 3)
+
+#define PMU_GLB_CLK_FRC_EN_VDEC_POS      2
+#define PMU_GLB_CLK_FRC_EN_VDEC_LEN      1
+#define PMU_GLB_CLK_FRC_EN_VDEC_MASK     0x00000004
+#define PMU_GLB_CLK_FRC_EN_VDEC_VAL(w)   (((w) & 0x00000004) >> 2)
+#define PMU_GLB_CLK_FRC_EN_VDEC_SET(w)   w |= ( 0x1 << 2)
+#define PMU_GLB_CLK_FRC_EN_VDEC_CLR(w)   w &= ~( 0x1 << 2)
+
+#define PMU_GLB_CLK_FRC_EN_VENC1_POS      1
+#define PMU_GLB_CLK_FRC_EN_VENC1_LEN      1
+#define PMU_GLB_CLK_FRC_EN_VENC1_MASK     0x00000002
+#define PMU_GLB_CLK_FRC_EN_VENC1_VAL(w)   (((w) & 0x00000002) >> 1)
+#define PMU_GLB_CLK_FRC_EN_VENC1_SET(w)   w |= ( 0x1 << 1)
+#define PMU_GLB_CLK_FRC_EN_VENC1_CLR(w)   w &= ~( 0x1 << 1)
+
+#define PMU_GLB_CLK_FRC_EN_VENC0_POS      0
+#define PMU_GLB_CLK_FRC_EN_VENC0_LEN      1
+#define PMU_GLB_CLK_FRC_EN_VENC0_MASK     0x00000001
+#define PMU_GLB_CLK_FRC_EN_VENC0_VAL(w)   (((w) & 0x00000001) >> 0)
+#define PMU_GLB_CLK_FRC_EN_VENC0_SET(w)   w |= ( 0x1 << 0)
+#define PMU_GLB_CLK_FRC_EN_VENC0_CLR(w)   w &= ~( 0x1 << 0)
+
+// REGISTER : CLK_FRC_EN1
+
+#define PMU_GLB_CLK_FRC_EN1_ADDR      PMU_GLB_BASE_ADDR + 0x84
+#define PMU_GLB_CLK_FRC_EN1_RSTVAL    0x0
+#define PMU_GLB_CLK_FRC_EN1_ALL1      0x7FFFF
+#define PMU_GLB_CLK_FRC_EN1_ALL0      0x0
+#define PMU_GLB_CLK_FRC_EN1_ALL5A     0x25A5A
+#define PMU_GLB_CLK_FRC_EN1_ALLA5     0x5A5A5
+
+// FIELD IN REGISTER : CLK_FRC_EN1
+
+#define PMU_GLB_CLK_FRC_EN1_SEN_POS      18
+#define PMU_GLB_CLK_FRC_EN1_SEN_LEN      1
+#define PMU_GLB_CLK_FRC_EN1_SEN_MASK     0x00040000
+#define PMU_GLB_CLK_FRC_EN1_SEN_VAL(w)   (((w) & 0x00040000) >> 18)
+#define PMU_GLB_CLK_FRC_EN1_SEN_SET(w)   w |= ( 0x1 << 18)
+#define PMU_GLB_CLK_FRC_EN1_SEN_CLR(w)   w &= ~( 0x1 << 18)
+
+#define PMU_GLB_CLK_FRC_EN1_ISP_POS      17
+#define PMU_GLB_CLK_FRC_EN1_ISP_LEN      1
+#define PMU_GLB_CLK_FRC_EN1_ISP_MASK     0x00020000
+#define PMU_GLB_CLK_FRC_EN1_ISP_VAL(w)   (((w) & 0x00020000) >> 17)
+#define PMU_GLB_CLK_FRC_EN1_ISP_SET(w)   w |= ( 0x1 << 17)
+#define PMU_GLB_CLK_FRC_EN1_ISP_CLR(w)   w &= ~( 0x1 << 17)
+
+#define PMU_GLB_CLK_FRC_EN1_CPU_POS      16
+#define PMU_GLB_CLK_FRC_EN1_CPU_LEN      1
+#define PMU_GLB_CLK_FRC_EN1_CPU_MASK     0x00010000
+#define PMU_GLB_CLK_FRC_EN1_CPU_VAL(w)   (((w) & 0x00010000) >> 16)
+#define PMU_GLB_CLK_FRC_EN1_CPU_SET(w)   w |= ( 0x1 << 16)
+#define PMU_GLB_CLK_FRC_EN1_CPU_CLR(w)   w &= ~( 0x1 << 16)
+
+#define PMU_GLB_CLK_FRC_EN1_NPU_POS      15
+#define PMU_GLB_CLK_FRC_EN1_NPU_LEN      1
+#define PMU_GLB_CLK_FRC_EN1_NPU_MASK     0x00008000
+#define PMU_GLB_CLK_FRC_EN1_NPU_VAL(w)   (((w) & 0x00008000) >> 15)
+#define PMU_GLB_CLK_FRC_EN1_NPU_SET(w)   w |= ( 0x1 << 15)
+#define PMU_GLB_CLK_FRC_EN1_NPU_CLR(w)   w &= ~( 0x1 << 15)
+
+#define PMU_GLB_CLK_FRC_EN1_N8_POS      14
+#define PMU_GLB_CLK_FRC_EN1_N8_LEN      1
+#define PMU_GLB_CLK_FRC_EN1_N8_MASK     0x00004000
+#define PMU_GLB_CLK_FRC_EN1_N8_VAL(w)   (((w) & 0x00004000) >> 14)
+#define PMU_GLB_CLK_FRC_EN1_N8_SET(w)   w |= ( 0x1 << 14)
+#define PMU_GLB_CLK_FRC_EN1_N8_CLR(w)   w &= ~( 0x1 << 14)
+
+#define PMU_GLB_CLK_FRC_EN1_N7_POS      13
+#define PMU_GLB_CLK_FRC_EN1_N7_LEN      1
+#define PMU_GLB_CLK_FRC_EN1_N7_MASK     0x00002000
+#define PMU_GLB_CLK_FRC_EN1_N7_VAL(w)   (((w) & 0x00002000) >> 13)
+#define PMU_GLB_CLK_FRC_EN1_N7_SET(w)   w |= ( 0x1 << 13)
+#define PMU_GLB_CLK_FRC_EN1_N7_CLR(w)   w &= ~( 0x1 << 13)
+
+#define PMU_GLB_CLK_FRC_EN1_N6_POS      12
+#define PMU_GLB_CLK_FRC_EN1_N6_LEN      1
+#define PMU_GLB_CLK_FRC_EN1_N6_MASK     0x00001000
+#define PMU_GLB_CLK_FRC_EN1_N6_VAL(w)   (((w) & 0x00001000) >> 12)
+#define PMU_GLB_CLK_FRC_EN1_N6_SET(w)   w |= ( 0x1 << 12)
+#define PMU_GLB_CLK_FRC_EN1_N6_CLR(w)   w &= ~( 0x1 << 12)
+
+#define PMU_GLB_CLK_FRC_EN1_N5_POS      11
+#define PMU_GLB_CLK_FRC_EN1_N5_LEN      1
+#define PMU_GLB_CLK_FRC_EN1_N5_MASK     0x00000800
+#define PMU_GLB_CLK_FRC_EN1_N5_VAL(w)   (((w) & 0x00000800) >> 11)
+#define PMU_GLB_CLK_FRC_EN1_N5_SET(w)   w |= ( 0x1 << 11)
+#define PMU_GLB_CLK_FRC_EN1_N5_CLR(w)   w &= ~( 0x1 << 11)
+
+#define PMU_GLB_CLK_FRC_EN1_N4_POS      10
+#define PMU_GLB_CLK_FRC_EN1_N4_LEN      1
+#define PMU_GLB_CLK_FRC_EN1_N4_MASK     0x00000400
+#define PMU_GLB_CLK_FRC_EN1_N4_VAL(w)   (((w) & 0x00000400) >> 10)
+#define PMU_GLB_CLK_FRC_EN1_N4_SET(w)   w |= ( 0x1 << 10)
+#define PMU_GLB_CLK_FRC_EN1_N4_CLR(w)   w &= ~( 0x1 << 10)
+
+#define PMU_GLB_CLK_FRC_EN1_N3_POS      9
+#define PMU_GLB_CLK_FRC_EN1_N3_LEN      1
+#define PMU_GLB_CLK_FRC_EN1_N3_MASK     0x00000200
+#define PMU_GLB_CLK_FRC_EN1_N3_VAL(w)   (((w) & 0x00000200) >> 9)
+#define PMU_GLB_CLK_FRC_EN1_N3_SET(w)   w |= ( 0x1 << 9)
+#define PMU_GLB_CLK_FRC_EN1_N3_CLR(w)   w &= ~( 0x1 << 9)
+
+#define PMU_GLB_CLK_FRC_EN1_N2_POS      8
+#define PMU_GLB_CLK_FRC_EN1_N2_LEN      1
+#define PMU_GLB_CLK_FRC_EN1_N2_MASK     0x00000100
+#define PMU_GLB_CLK_FRC_EN1_N2_VAL(w)   (((w) & 0x00000100) >> 8)
+#define PMU_GLB_CLK_FRC_EN1_N2_SET(w)   w |= ( 0x1 << 8)
+#define PMU_GLB_CLK_FRC_EN1_N2_CLR(w)   w &= ~( 0x1 << 8)
+
+#define PMU_GLB_CLK_FRC_EN1_N1_POS      7
+#define PMU_GLB_CLK_FRC_EN1_N1_LEN      1
+#define PMU_GLB_CLK_FRC_EN1_N1_MASK     0x00000080
+#define PMU_GLB_CLK_FRC_EN1_N1_VAL(w)   (((w) & 0x00000080) >> 7)
+#define PMU_GLB_CLK_FRC_EN1_N1_SET(w)   w |= ( 0x1 << 7)
+#define PMU_GLB_CLK_FRC_EN1_N1_CLR(w)   w &= ~( 0x1 << 7)
+
+#define PMU_GLB_CLK_FRC_EN1_N0_POS      6
+#define PMU_GLB_CLK_FRC_EN1_N0_LEN      1
+#define PMU_GLB_CLK_FRC_EN1_N0_MASK     0x00000040
+#define PMU_GLB_CLK_FRC_EN1_N0_VAL(w)   (((w) & 0x00000040) >> 6)
+#define PMU_GLB_CLK_FRC_EN1_N0_SET(w)   w |= ( 0x1 << 6)
+#define PMU_GLB_CLK_FRC_EN1_N0_CLR(w)   w &= ~( 0x1 << 6)
+
+#define PMU_GLB_CLK_FRC_EN1_MM_POS      5
+#define PMU_GLB_CLK_FRC_EN1_MM_LEN      1
+#define PMU_GLB_CLK_FRC_EN1_MM_MASK     0x00000020
+#define PMU_GLB_CLK_FRC_EN1_MM_VAL(w)   (((w) & 0x00000020) >> 5)
+#define PMU_GLB_CLK_FRC_EN1_MM_SET(w)   w |= ( 0x1 << 5)
+#define PMU_GLB_CLK_FRC_EN1_MM_CLR(w)   w &= ~( 0x1 << 5)
+
+#define PMU_GLB_CLK_FRC_EN1_PERIP_POS      4
+#define PMU_GLB_CLK_FRC_EN1_PERIP_LEN      1
+#define PMU_GLB_CLK_FRC_EN1_PERIP_MASK     0x00000010
+#define PMU_GLB_CLK_FRC_EN1_PERIP_VAL(w)   (((w) & 0x00000010) >> 4)
+#define PMU_GLB_CLK_FRC_EN1_PERIP_SET(w)   w |= ( 0x1 << 4)
+#define PMU_GLB_CLK_FRC_EN1_PERIP_CLR(w)   w &= ~( 0x1 << 4)
+
+#define PMU_GLB_CLK_FRC_EN1_PIPE_POS      3
+#define PMU_GLB_CLK_FRC_EN1_PIPE_LEN      1
+#define PMU_GLB_CLK_FRC_EN1_PIPE_MASK     0x00000008
+#define PMU_GLB_CLK_FRC_EN1_PIPE_VAL(w)   (((w) & 0x00000008) >> 3)
+#define PMU_GLB_CLK_FRC_EN1_PIPE_SET(w)   w |= ( 0x1 << 3)
+#define PMU_GLB_CLK_FRC_EN1_PIPE_CLR(w)   w &= ~( 0x1 << 3)
+
+#define PMU_GLB_CLK_FRC_EN1_FLASH_POS      2
+#define PMU_GLB_CLK_FRC_EN1_FLASH_LEN      1
+#define PMU_GLB_CLK_FRC_EN1_FLASH_MASK     0x00000004
+#define PMU_GLB_CLK_FRC_EN1_FLASH_VAL(w)   (((w) & 0x00000004) >> 2)
+#define PMU_GLB_CLK_FRC_EN1_FLASH_SET(w)   w |= ( 0x1 << 2)
+#define PMU_GLB_CLK_FRC_EN1_FLASH_CLR(w)   w &= ~( 0x1 << 2)
+
+#define PMU_GLB_CLK_FRC_EN1_DDR1_POS      1
+#define PMU_GLB_CLK_FRC_EN1_DDR1_LEN      1
+#define PMU_GLB_CLK_FRC_EN1_DDR1_MASK     0x00000002
+#define PMU_GLB_CLK_FRC_EN1_DDR1_VAL(w)   (((w) & 0x00000002) >> 1)
+#define PMU_GLB_CLK_FRC_EN1_DDR1_SET(w)   w |= ( 0x1 << 1)
+#define PMU_GLB_CLK_FRC_EN1_DDR1_CLR(w)   w &= ~( 0x1 << 1)
+
+#define PMU_GLB_CLK_FRC_EN1_DDR0_POS      0
+#define PMU_GLB_CLK_FRC_EN1_DDR0_LEN      1
+#define PMU_GLB_CLK_FRC_EN1_DDR0_MASK     0x00000001
+#define PMU_GLB_CLK_FRC_EN1_DDR0_VAL(w)   (((w) & 0x00000001) >> 0)
+#define PMU_GLB_CLK_FRC_EN1_DDR0_SET(w)   w |= ( 0x1 << 0)
+#define PMU_GLB_CLK_FRC_EN1_DDR0_CLR(w)   w &= ~( 0x1 << 0)
+
+// REGISTER : CLK_FRC_SW
+
+#define PMU_GLB_CLK_FRC_SW_ADDR      PMU_GLB_BASE_ADDR + 0x88
+#define PMU_GLB_CLK_FRC_SW_RSTVAL    0x0
+#define PMU_GLB_CLK_FRC_SW_ALL1      0xFFF
+#define PMU_GLB_CLK_FRC_SW_ALL0      0x0
+#define PMU_GLB_CLK_FRC_SW_ALL5A     0xA5A
+#define PMU_GLB_CLK_FRC_SW_ALLA5     0x5A5
+
+// FIELD IN REGISTER : CLK_FRC_SW
+
+#define PMU_GLB_CLK_FRC_SW_CPU7_POS      11
+#define PMU_GLB_CLK_FRC_SW_CPU7_LEN      1
+#define PMU_GLB_CLK_FRC_SW_CPU7_MASK     0x00000800
+#define PMU_GLB_CLK_FRC_SW_CPU7_VAL(w)   (((w) & 0x00000800) >> 11)
+#define PMU_GLB_CLK_FRC_SW_CPU7_SET(w)   w |= ( 0x1 << 11)
+#define PMU_GLB_CLK_FRC_SW_CPU7_CLR(w)   w &= ~( 0x1 << 11)
+
+#define PMU_GLB_CLK_FRC_SW_CPU6_POS      10
+#define PMU_GLB_CLK_FRC_SW_CPU6_LEN      1
+#define PMU_GLB_CLK_FRC_SW_CPU6_MASK     0x00000400
+#define PMU_GLB_CLK_FRC_SW_CPU6_VAL(w)   (((w) & 0x00000400) >> 10)
+#define PMU_GLB_CLK_FRC_SW_CPU6_SET(w)   w |= ( 0x1 << 10)
+#define PMU_GLB_CLK_FRC_SW_CPU6_CLR(w)   w &= ~( 0x1 << 10)
+
+#define PMU_GLB_CLK_FRC_SW_CPU5_POS      9
+#define PMU_GLB_CLK_FRC_SW_CPU5_LEN      1
+#define PMU_GLB_CLK_FRC_SW_CPU5_MASK     0x00000200
+#define PMU_GLB_CLK_FRC_SW_CPU5_VAL(w)   (((w) & 0x00000200) >> 9)
+#define PMU_GLB_CLK_FRC_SW_CPU5_SET(w)   w |= ( 0x1 << 9)
+#define PMU_GLB_CLK_FRC_SW_CPU5_CLR(w)   w &= ~( 0x1 << 9)
+
+#define PMU_GLB_CLK_FRC_SW_CPU4_POS      8
+#define PMU_GLB_CLK_FRC_SW_CPU4_LEN      1
+#define PMU_GLB_CLK_FRC_SW_CPU4_MASK     0x00000100
+#define PMU_GLB_CLK_FRC_SW_CPU4_VAL(w)   (((w) & 0x00000100) >> 8)
+#define PMU_GLB_CLK_FRC_SW_CPU4_SET(w)   w |= ( 0x1 << 8)
+#define PMU_GLB_CLK_FRC_SW_CPU4_CLR(w)   w &= ~( 0x1 << 8)
+
+#define PMU_GLB_CLK_FRC_SW_CPU3_POS      7
+#define PMU_GLB_CLK_FRC_SW_CPU3_LEN      1
+#define PMU_GLB_CLK_FRC_SW_CPU3_MASK     0x00000080
+#define PMU_GLB_CLK_FRC_SW_CPU3_VAL(w)   (((w) & 0x00000080) >> 7)
+#define PMU_GLB_CLK_FRC_SW_CPU3_SET(w)   w |= ( 0x1 << 7)
+#define PMU_GLB_CLK_FRC_SW_CPU3_CLR(w)   w &= ~( 0x1 << 7)
+
+#define PMU_GLB_CLK_FRC_SW_CPU2_POS      6
+#define PMU_GLB_CLK_FRC_SW_CPU2_LEN      1
+#define PMU_GLB_CLK_FRC_SW_CPU2_MASK     0x00000040
+#define PMU_GLB_CLK_FRC_SW_CPU2_VAL(w)   (((w) & 0x00000040) >> 6)
+#define PMU_GLB_CLK_FRC_SW_CPU2_SET(w)   w |= ( 0x1 << 6)
+#define PMU_GLB_CLK_FRC_SW_CPU2_CLR(w)   w &= ~( 0x1 << 6)
+
+#define PMU_GLB_CLK_FRC_SW_CPU1_POS      5
+#define PMU_GLB_CLK_FRC_SW_CPU1_LEN      1
+#define PMU_GLB_CLK_FRC_SW_CPU1_MASK     0x00000020
+#define PMU_GLB_CLK_FRC_SW_CPU1_VAL(w)   (((w) & 0x00000020) >> 5)
+#define PMU_GLB_CLK_FRC_SW_CPU1_SET(w)   w |= ( 0x1 << 5)
+#define PMU_GLB_CLK_FRC_SW_CPU1_CLR(w)   w &= ~( 0x1 << 5)
+
+#define PMU_GLB_CLK_FRC_SW_CPU0_POS      4
+#define PMU_GLB_CLK_FRC_SW_CPU0_LEN      1
+#define PMU_GLB_CLK_FRC_SW_CPU0_MASK     0x00000010
+#define PMU_GLB_CLK_FRC_SW_CPU0_VAL(w)   (((w) & 0x00000010) >> 4)
+#define PMU_GLB_CLK_FRC_SW_CPU0_SET(w)   w |= ( 0x1 << 4)
+#define PMU_GLB_CLK_FRC_SW_CPU0_CLR(w)   w &= ~( 0x1 << 4)
+
+#define PMU_GLB_CLK_FRC_SW_DSP_POS      3
+#define PMU_GLB_CLK_FRC_SW_DSP_LEN      1
+#define PMU_GLB_CLK_FRC_SW_DSP_MASK     0x00000008
+#define PMU_GLB_CLK_FRC_SW_DSP_VAL(w)   (((w) & 0x00000008) >> 3)
+#define PMU_GLB_CLK_FRC_SW_DSP_SET(w)   w |= ( 0x1 << 3)
+#define PMU_GLB_CLK_FRC_SW_DSP_CLR(w)   w &= ~( 0x1 << 3)
+
+#define PMU_GLB_CLK_FRC_SW_VDEC_POS      2
+#define PMU_GLB_CLK_FRC_SW_VDEC_LEN      1
+#define PMU_GLB_CLK_FRC_SW_VDEC_MASK     0x00000004
+#define PMU_GLB_CLK_FRC_SW_VDEC_VAL(w)   (((w) & 0x00000004) >> 2)
+#define PMU_GLB_CLK_FRC_SW_VDEC_SET(w)   w |= ( 0x1 << 2)
+#define PMU_GLB_CLK_FRC_SW_VDEC_CLR(w)   w &= ~( 0x1 << 2)
+
+#define PMU_GLB_CLK_FRC_SW_VENC1_POS      1
+#define PMU_GLB_CLK_FRC_SW_VENC1_LEN      1
+#define PMU_GLB_CLK_FRC_SW_VENC1_MASK     0x00000002
+#define PMU_GLB_CLK_FRC_SW_VENC1_VAL(w)   (((w) & 0x00000002) >> 1)
+#define PMU_GLB_CLK_FRC_SW_VENC1_SET(w)   w |= ( 0x1 << 1)
+#define PMU_GLB_CLK_FRC_SW_VENC1_CLR(w)   w &= ~( 0x1 << 1)
+
+#define PMU_GLB_CLK_FRC_SW_VENC0_POS      0
+#define PMU_GLB_CLK_FRC_SW_VENC0_LEN      1
+#define PMU_GLB_CLK_FRC_SW_VENC0_MASK     0x00000001
+#define PMU_GLB_CLK_FRC_SW_VENC0_VAL(w)   (((w) & 0x00000001) >> 0)
+#define PMU_GLB_CLK_FRC_SW_VENC0_SET(w)   w |= ( 0x1 << 0)
+#define PMU_GLB_CLK_FRC_SW_VENC0_CLR(w)   w &= ~( 0x1 << 0)
+
+// REGISTER : CLK_FRC_SW1
+
+#define PMU_GLB_CLK_FRC_SW1_ADDR      PMU_GLB_BASE_ADDR + 0x8C
+#define PMU_GLB_CLK_FRC_SW1_RSTVAL    0x0
+#define PMU_GLB_CLK_FRC_SW1_ALL1      0x7FFFF
+#define PMU_GLB_CLK_FRC_SW1_ALL0      0x0
+#define PMU_GLB_CLK_FRC_SW1_ALL5A     0x25A5A
+#define PMU_GLB_CLK_FRC_SW1_ALLA5     0x5A5A5
+
+// FIELD IN REGISTER : CLK_FRC_SW1
+
+#define PMU_GLB_CLK_FRC_SW1_SEN_POS      18
+#define PMU_GLB_CLK_FRC_SW1_SEN_LEN      1
+#define PMU_GLB_CLK_FRC_SW1_SEN_MASK     0x00040000
+#define PMU_GLB_CLK_FRC_SW1_SEN_VAL(w)   (((w) & 0x00040000) >> 18)
+#define PMU_GLB_CLK_FRC_SW1_SEN_SET(w)   w |= ( 0x1 << 18)
+#define PMU_GLB_CLK_FRC_SW1_SEN_CLR(w)   w &= ~( 0x1 << 18)
+
+#define PMU_GLB_CLK_FRC_SW1_ISP_POS      17
+#define PMU_GLB_CLK_FRC_SW1_ISP_LEN      1
+#define PMU_GLB_CLK_FRC_SW1_ISP_MASK     0x00020000
+#define PMU_GLB_CLK_FRC_SW1_ISP_VAL(w)   (((w) & 0x00020000) >> 17)
+#define PMU_GLB_CLK_FRC_SW1_ISP_SET(w)   w |= ( 0x1 << 17)
+#define PMU_GLB_CLK_FRC_SW1_ISP_CLR(w)   w &= ~( 0x1 << 17)
+
+#define PMU_GLB_CLK_FRC_SW1_CPU_POS      16
+#define PMU_GLB_CLK_FRC_SW1_CPU_LEN      1
+#define PMU_GLB_CLK_FRC_SW1_CPU_MASK     0x00010000
+#define PMU_GLB_CLK_FRC_SW1_CPU_VAL(w)   (((w) & 0x00010000) >> 16)
+#define PMU_GLB_CLK_FRC_SW1_CPU_SET(w)   w |= ( 0x1 << 16)
+#define PMU_GLB_CLK_FRC_SW1_CPU_CLR(w)   w &= ~( 0x1 << 16)
+
+#define PMU_GLB_CLK_FRC_SW1_NPU_POS      15
+#define PMU_GLB_CLK_FRC_SW1_NPU_LEN      1
+#define PMU_GLB_CLK_FRC_SW1_NPU_MASK     0x00008000
+#define PMU_GLB_CLK_FRC_SW1_NPU_VAL(w)   (((w) & 0x00008000) >> 15)
+#define PMU_GLB_CLK_FRC_SW1_NPU_SET(w)   w |= ( 0x1 << 15)
+#define PMU_GLB_CLK_FRC_SW1_NPU_CLR(w)   w &= ~( 0x1 << 15)
+
+#define PMU_GLB_CLK_FRC_SW1_N8_POS      14
+#define PMU_GLB_CLK_FRC_SW1_N8_LEN      1
+#define PMU_GLB_CLK_FRC_SW1_N8_MASK     0x00004000
+#define PMU_GLB_CLK_FRC_SW1_N8_VAL(w)   (((w) & 0x00004000) >> 14)
+#define PMU_GLB_CLK_FRC_SW1_N8_SET(w)   w |= ( 0x1 << 14)
+#define PMU_GLB_CLK_FRC_SW1_N8_CLR(w)   w &= ~( 0x1 << 14)
+
+#define PMU_GLB_CLK_FRC_SW1_N7_POS      13
+#define PMU_GLB_CLK_FRC_SW1_N7_LEN      1
+#define PMU_GLB_CLK_FRC_SW1_N7_MASK     0x00002000
+#define PMU_GLB_CLK_FRC_SW1_N7_VAL(w)   (((w) & 0x00002000) >> 13)
+#define PMU_GLB_CLK_FRC_SW1_N7_SET(w)   w |= ( 0x1 << 13)
+#define PMU_GLB_CLK_FRC_SW1_N7_CLR(w)   w &= ~( 0x1 << 13)
+
+#define PMU_GLB_CLK_FRC_SW1_N6_POS      12
+#define PMU_GLB_CLK_FRC_SW1_N6_LEN      1
+#define PMU_GLB_CLK_FRC_SW1_N6_MASK     0x00001000
+#define PMU_GLB_CLK_FRC_SW1_N6_VAL(w)   (((w) & 0x00001000) >> 12)
+#define PMU_GLB_CLK_FRC_SW1_N6_SET(w)   w |= ( 0x1 << 12)
+#define PMU_GLB_CLK_FRC_SW1_N6_CLR(w)   w &= ~( 0x1 << 12)
+
+#define PMU_GLB_CLK_FRC_SW1_N5_POS      11
+#define PMU_GLB_CLK_FRC_SW1_N5_LEN      1
+#define PMU_GLB_CLK_FRC_SW1_N5_MASK     0x00000800
+#define PMU_GLB_CLK_FRC_SW1_N5_VAL(w)   (((w) & 0x00000800) >> 11)
+#define PMU_GLB_CLK_FRC_SW1_N5_SET(w)   w |= ( 0x1 << 11)
+#define PMU_GLB_CLK_FRC_SW1_N5_CLR(w)   w &= ~( 0x1 << 11)
+
+#define PMU_GLB_CLK_FRC_SW1_N4_POS      10
+#define PMU_GLB_CLK_FRC_SW1_N4_LEN      1
+#define PMU_GLB_CLK_FRC_SW1_N4_MASK     0x00000400
+#define PMU_GLB_CLK_FRC_SW1_N4_VAL(w)   (((w) & 0x00000400) >> 10)
+#define PMU_GLB_CLK_FRC_SW1_N4_SET(w)   w |= ( 0x1 << 10)
+#define PMU_GLB_CLK_FRC_SW1_N4_CLR(w)   w &= ~( 0x1 << 10)
+
+#define PMU_GLB_CLK_FRC_SW1_N3_POS      9
+#define PMU_GLB_CLK_FRC_SW1_N3_LEN      1
+#define PMU_GLB_CLK_FRC_SW1_N3_MASK     0x00000200
+#define PMU_GLB_CLK_FRC_SW1_N3_VAL(w)   (((w) & 0x00000200) >> 9)
+#define PMU_GLB_CLK_FRC_SW1_N3_SET(w)   w |= ( 0x1 << 9)
+#define PMU_GLB_CLK_FRC_SW1_N3_CLR(w)   w &= ~( 0x1 << 9)
+
+#define PMU_GLB_CLK_FRC_SW1_N2_POS      8
+#define PMU_GLB_CLK_FRC_SW1_N2_LEN      1
+#define PMU_GLB_CLK_FRC_SW1_N2_MASK     0x00000100
+#define PMU_GLB_CLK_FRC_SW1_N2_VAL(w)   (((w) & 0x00000100) >> 8)
+#define PMU_GLB_CLK_FRC_SW1_N2_SET(w)   w |= ( 0x1 << 8)
+#define PMU_GLB_CLK_FRC_SW1_N2_CLR(w)   w &= ~( 0x1 << 8)
+
+#define PMU_GLB_CLK_FRC_SW1_N1_POS      7
+#define PMU_GLB_CLK_FRC_SW1_N1_LEN      1
+#define PMU_GLB_CLK_FRC_SW1_N1_MASK     0x00000080
+#define PMU_GLB_CLK_FRC_SW1_N1_VAL(w)   (((w) & 0x00000080) >> 7)
+#define PMU_GLB_CLK_FRC_SW1_N1_SET(w)   w |= ( 0x1 << 7)
+#define PMU_GLB_CLK_FRC_SW1_N1_CLR(w)   w &= ~( 0x1 << 7)
+
+#define PMU_GLB_CLK_FRC_SW1_N0_POS      6
+#define PMU_GLB_CLK_FRC_SW1_N0_LEN      1
+#define PMU_GLB_CLK_FRC_SW1_N0_MASK     0x00000040
+#define PMU_GLB_CLK_FRC_SW1_N0_VAL(w)   (((w) & 0x00000040) >> 6)
+#define PMU_GLB_CLK_FRC_SW1_N0_SET(w)   w |= ( 0x1 << 6)
+#define PMU_GLB_CLK_FRC_SW1_N0_CLR(w)   w &= ~( 0x1 << 6)
+
+#define PMU_GLB_CLK_FRC_SW1_MM_POS      5
+#define PMU_GLB_CLK_FRC_SW1_MM_LEN      1
+#define PMU_GLB_CLK_FRC_SW1_MM_MASK     0x00000020
+#define PMU_GLB_CLK_FRC_SW1_MM_VAL(w)   (((w) & 0x00000020) >> 5)
+#define PMU_GLB_CLK_FRC_SW1_MM_SET(w)   w |= ( 0x1 << 5)
+#define PMU_GLB_CLK_FRC_SW1_MM_CLR(w)   w &= ~( 0x1 << 5)
+
+#define PMU_GLB_CLK_FRC_SW1_PERIP_POS      4
+#define PMU_GLB_CLK_FRC_SW1_PERIP_LEN      1
+#define PMU_GLB_CLK_FRC_SW1_PERIP_MASK     0x00000010
+#define PMU_GLB_CLK_FRC_SW1_PERIP_VAL(w)   (((w) & 0x00000010) >> 4)
+#define PMU_GLB_CLK_FRC_SW1_PERIP_SET(w)   w |= ( 0x1 << 4)
+#define PMU_GLB_CLK_FRC_SW1_PERIP_CLR(w)   w &= ~( 0x1 << 4)
+
+#define PMU_GLB_CLK_FRC_SW1_PIPE_POS      3
+#define PMU_GLB_CLK_FRC_SW1_PIPE_LEN      1
+#define PMU_GLB_CLK_FRC_SW1_PIPE_MASK     0x00000008
+#define PMU_GLB_CLK_FRC_SW1_PIPE_VAL(w)   (((w) & 0x00000008) >> 3)
+#define PMU_GLB_CLK_FRC_SW1_PIPE_SET(w)   w |= ( 0x1 << 3)
+#define PMU_GLB_CLK_FRC_SW1_PIPE_CLR(w)   w &= ~( 0x1 << 3)
+
+#define PMU_GLB_CLK_FRC_SW1_FLASH_POS      2
+#define PMU_GLB_CLK_FRC_SW1_FLASH_LEN      1
+#define PMU_GLB_CLK_FRC_SW1_FLASH_MASK     0x00000004
+#define PMU_GLB_CLK_FRC_SW1_FLASH_VAL(w)   (((w) & 0x00000004) >> 2)
+#define PMU_GLB_CLK_FRC_SW1_FLASH_SET(w)   w |= ( 0x1 << 2)
+#define PMU_GLB_CLK_FRC_SW1_FLASH_CLR(w)   w &= ~( 0x1 << 2)
+
+#define PMU_GLB_CLK_FRC_SW1_DDR1_POS      1
+#define PMU_GLB_CLK_FRC_SW1_DDR1_LEN      1
+#define PMU_GLB_CLK_FRC_SW1_DDR1_MASK     0x00000002
+#define PMU_GLB_CLK_FRC_SW1_DDR1_VAL(w)   (((w) & 0x00000002) >> 1)
+#define PMU_GLB_CLK_FRC_SW1_DDR1_SET(w)   w |= ( 0x1 << 1)
+#define PMU_GLB_CLK_FRC_SW1_DDR1_CLR(w)   w &= ~( 0x1 << 1)
+
+#define PMU_GLB_CLK_FRC_SW1_DDR0_POS      0
+#define PMU_GLB_CLK_FRC_SW1_DDR0_LEN      1
+#define PMU_GLB_CLK_FRC_SW1_DDR0_MASK     0x00000001
+#define PMU_GLB_CLK_FRC_SW1_DDR0_VAL(w)   (((w) & 0x00000001) >> 0)
+#define PMU_GLB_CLK_FRC_SW1_DDR0_SET(w)   w |= ( 0x1 << 0)
+#define PMU_GLB_CLK_FRC_SW1_DDR0_CLR(w)   w &= ~( 0x1 << 0)
+
+// REGISTER : RST_FRC_EN
+
+#define PMU_GLB_RST_FRC_EN_ADDR      PMU_GLB_BASE_ADDR + 0x90
+#define PMU_GLB_RST_FRC_EN_RSTVAL    0x0
+#define PMU_GLB_RST_FRC_EN_ALL1      0xFFF
+#define PMU_GLB_RST_FRC_EN_ALL0      0x0
+#define PMU_GLB_RST_FRC_EN_ALL5A     0xA5A
+#define PMU_GLB_RST_FRC_EN_ALLA5     0x5A5
+
+// FIELD IN REGISTER : RST_FRC_EN
+
+#define PMU_GLB_RST_FRC_EN_CPU7_POS      11
+#define PMU_GLB_RST_FRC_EN_CPU7_LEN      1
+#define PMU_GLB_RST_FRC_EN_CPU7_MASK     0x00000800
+#define PMU_GLB_RST_FRC_EN_CPU7_VAL(w)   (((w) & 0x00000800) >> 11)
+#define PMU_GLB_RST_FRC_EN_CPU7_SET(w)   w |= ( 0x1 << 11)
+#define PMU_GLB_RST_FRC_EN_CPU7_CLR(w)   w &= ~( 0x1 << 11)
+
+#define PMU_GLB_RST_FRC_EN_CPU6_POS      10
+#define PMU_GLB_RST_FRC_EN_CPU6_LEN      1
+#define PMU_GLB_RST_FRC_EN_CPU6_MASK     0x00000400
+#define PMU_GLB_RST_FRC_EN_CPU6_VAL(w)   (((w) & 0x00000400) >> 10)
+#define PMU_GLB_RST_FRC_EN_CPU6_SET(w)   w |= ( 0x1 << 10)
+#define PMU_GLB_RST_FRC_EN_CPU6_CLR(w)   w &= ~( 0x1 << 10)
+
+#define PMU_GLB_RST_FRC_EN_CPU5_POS      9
+#define PMU_GLB_RST_FRC_EN_CPU5_LEN      1
+#define PMU_GLB_RST_FRC_EN_CPU5_MASK     0x00000200
+#define PMU_GLB_RST_FRC_EN_CPU5_VAL(w)   (((w) & 0x00000200) >> 9)
+#define PMU_GLB_RST_FRC_EN_CPU5_SET(w)   w |= ( 0x1 << 9)
+#define PMU_GLB_RST_FRC_EN_CPU5_CLR(w)   w &= ~( 0x1 << 9)
+
+#define PMU_GLB_RST_FRC_EN_CPU4_POS      8
+#define PMU_GLB_RST_FRC_EN_CPU4_LEN      1
+#define PMU_GLB_RST_FRC_EN_CPU4_MASK     0x00000100
+#define PMU_GLB_RST_FRC_EN_CPU4_VAL(w)   (((w) & 0x00000100) >> 8)
+#define PMU_GLB_RST_FRC_EN_CPU4_SET(w)   w |= ( 0x1 << 8)
+#define PMU_GLB_RST_FRC_EN_CPU4_CLR(w)   w &= ~( 0x1 << 8)
+
+#define PMU_GLB_RST_FRC_EN_CPU3_POS      7
+#define PMU_GLB_RST_FRC_EN_CPU3_LEN      1
+#define PMU_GLB_RST_FRC_EN_CPU3_MASK     0x00000080
+#define PMU_GLB_RST_FRC_EN_CPU3_VAL(w)   (((w) & 0x00000080) >> 7)
+#define PMU_GLB_RST_FRC_EN_CPU3_SET(w)   w |= ( 0x1 << 7)
+#define PMU_GLB_RST_FRC_EN_CPU3_CLR(w)   w &= ~( 0x1 << 7)
+
+#define PMU_GLB_RST_FRC_EN_CPU2_POS      6
+#define PMU_GLB_RST_FRC_EN_CPU2_LEN      1
+#define PMU_GLB_RST_FRC_EN_CPU2_MASK     0x00000040
+#define PMU_GLB_RST_FRC_EN_CPU2_VAL(w)   (((w) & 0x00000040) >> 6)
+#define PMU_GLB_RST_FRC_EN_CPU2_SET(w)   w |= ( 0x1 << 6)
+#define PMU_GLB_RST_FRC_EN_CPU2_CLR(w)   w &= ~( 0x1 << 6)
+
+#define PMU_GLB_RST_FRC_EN_CPU1_POS      5
+#define PMU_GLB_RST_FRC_EN_CPU1_LEN      1
+#define PMU_GLB_RST_FRC_EN_CPU1_MASK     0x00000020
+#define PMU_GLB_RST_FRC_EN_CPU1_VAL(w)   (((w) & 0x00000020) >> 5)
+#define PMU_GLB_RST_FRC_EN_CPU1_SET(w)   w |= ( 0x1 << 5)
+#define PMU_GLB_RST_FRC_EN_CPU1_CLR(w)   w &= ~( 0x1 << 5)
+
+#define PMU_GLB_RST_FRC_EN_CPU0_POS      4
+#define PMU_GLB_RST_FRC_EN_CPU0_LEN      1
+#define PMU_GLB_RST_FRC_EN_CPU0_MASK     0x00000010
+#define PMU_GLB_RST_FRC_EN_CPU0_VAL(w)   (((w) & 0x00000010) >> 4)
+#define PMU_GLB_RST_FRC_EN_CPU0_SET(w)   w |= ( 0x1 << 4)
+#define PMU_GLB_RST_FRC_EN_CPU0_CLR(w)   w &= ~( 0x1 << 4)
+
+#define PMU_GLB_RST_FRC_EN_DSP_POS      3
+#define PMU_GLB_RST_FRC_EN_DSP_LEN      1
+#define PMU_GLB_RST_FRC_EN_DSP_MASK     0x00000008
+#define PMU_GLB_RST_FRC_EN_DSP_VAL(w)   (((w) & 0x00000008) >> 3)
+#define PMU_GLB_RST_FRC_EN_DSP_SET(w)   w |= ( 0x1 << 3)
+#define PMU_GLB_RST_FRC_EN_DSP_CLR(w)   w &= ~( 0x1 << 3)
+
+#define PMU_GLB_RST_FRC_EN_VDEC_POS      2
+#define PMU_GLB_RST_FRC_EN_VDEC_LEN      1
+#define PMU_GLB_RST_FRC_EN_VDEC_MASK     0x00000004
+#define PMU_GLB_RST_FRC_EN_VDEC_VAL(w)   (((w) & 0x00000004) >> 2)
+#define PMU_GLB_RST_FRC_EN_VDEC_SET(w)   w |= ( 0x1 << 2)
+#define PMU_GLB_RST_FRC_EN_VDEC_CLR(w)   w &= ~( 0x1 << 2)
+
+#define PMU_GLB_RST_FRC_EN_VENC1_POS      1
+#define PMU_GLB_RST_FRC_EN_VENC1_LEN      1
+#define PMU_GLB_RST_FRC_EN_VENC1_MASK     0x00000002
+#define PMU_GLB_RST_FRC_EN_VENC1_VAL(w)   (((w) & 0x00000002) >> 1)
+#define PMU_GLB_RST_FRC_EN_VENC1_SET(w)   w |= ( 0x1 << 1)
+#define PMU_GLB_RST_FRC_EN_VENC1_CLR(w)   w &= ~( 0x1 << 1)
+
+#define PMU_GLB_RST_FRC_EN_VENC0_POS      0
+#define PMU_GLB_RST_FRC_EN_VENC0_LEN      1
+#define PMU_GLB_RST_FRC_EN_VENC0_MASK     0x00000001
+#define PMU_GLB_RST_FRC_EN_VENC0_VAL(w)   (((w) & 0x00000001) >> 0)
+#define PMU_GLB_RST_FRC_EN_VENC0_SET(w)   w |= ( 0x1 << 0)
+#define PMU_GLB_RST_FRC_EN_VENC0_CLR(w)   w &= ~( 0x1 << 0)
+
+// REGISTER : RST_FRC_EN1
+
+#define PMU_GLB_RST_FRC_EN1_ADDR      PMU_GLB_BASE_ADDR + 0x94
+#define PMU_GLB_RST_FRC_EN1_RSTVAL    0x0
+#define PMU_GLB_RST_FRC_EN1_ALL1      0x7FFFF
+#define PMU_GLB_RST_FRC_EN1_ALL0      0x0
+#define PMU_GLB_RST_FRC_EN1_ALL5A     0x25A5A
+#define PMU_GLB_RST_FRC_EN1_ALLA5     0x5A5A5
+
+// FIELD IN REGISTER : RST_FRC_EN1
+
+#define PMU_GLB_RST_FRC_EN1_SEN_POS      18
+#define PMU_GLB_RST_FRC_EN1_SEN_LEN      1
+#define PMU_GLB_RST_FRC_EN1_SEN_MASK     0x00040000
+#define PMU_GLB_RST_FRC_EN1_SEN_VAL(w)   (((w) & 0x00040000) >> 18)
+#define PMU_GLB_RST_FRC_EN1_SEN_SET(w)   w |= ( 0x1 << 18)
+#define PMU_GLB_RST_FRC_EN1_SEN_CLR(w)   w &= ~( 0x1 << 18)
+
+#define PMU_GLB_RST_FRC_EN1_ISP_POS      17
+#define PMU_GLB_RST_FRC_EN1_ISP_LEN      1
+#define PMU_GLB_RST_FRC_EN1_ISP_MASK     0x00020000
+#define PMU_GLB_RST_FRC_EN1_ISP_VAL(w)   (((w) & 0x00020000) >> 17)
+#define PMU_GLB_RST_FRC_EN1_ISP_SET(w)   w |= ( 0x1 << 17)
+#define PMU_GLB_RST_FRC_EN1_ISP_CLR(w)   w &= ~( 0x1 << 17)
+
+#define PMU_GLB_RST_FRC_EN1_CPU_POS      16
+#define PMU_GLB_RST_FRC_EN1_CPU_LEN      1
+#define PMU_GLB_RST_FRC_EN1_CPU_MASK     0x00010000
+#define PMU_GLB_RST_FRC_EN1_CPU_VAL(w)   (((w) & 0x00010000) >> 16)
+#define PMU_GLB_RST_FRC_EN1_CPU_SET(w)   w |= ( 0x1 << 16)
+#define PMU_GLB_RST_FRC_EN1_CPU_CLR(w)   w &= ~( 0x1 << 16)
+
+#define PMU_GLB_RST_FRC_EN1_NPU_POS      15
+#define PMU_GLB_RST_FRC_EN1_NPU_LEN      1
+#define PMU_GLB_RST_FRC_EN1_NPU_MASK     0x00008000
+#define PMU_GLB_RST_FRC_EN1_NPU_VAL(w)   (((w) & 0x00008000) >> 15)
+#define PMU_GLB_RST_FRC_EN1_NPU_SET(w)   w |= ( 0x1 << 15)
+#define PMU_GLB_RST_FRC_EN1_NPU_CLR(w)   w &= ~( 0x1 << 15)
+
+#define PMU_GLB_RST_FRC_EN1_N8_POS      14
+#define PMU_GLB_RST_FRC_EN1_N8_LEN      1
+#define PMU_GLB_RST_FRC_EN1_N8_MASK     0x00004000
+#define PMU_GLB_RST_FRC_EN1_N8_VAL(w)   (((w) & 0x00004000) >> 14)
+#define PMU_GLB_RST_FRC_EN1_N8_SET(w)   w |= ( 0x1 << 14)
+#define PMU_GLB_RST_FRC_EN1_N8_CLR(w)   w &= ~( 0x1 << 14)
+
+#define PMU_GLB_RST_FRC_EN1_N7_POS      13
+#define PMU_GLB_RST_FRC_EN1_N7_LEN      1
+#define PMU_GLB_RST_FRC_EN1_N7_MASK     0x00002000
+#define PMU_GLB_RST_FRC_EN1_N7_VAL(w)   (((w) & 0x00002000) >> 13)
+#define PMU_GLB_RST_FRC_EN1_N7_SET(w)   w |= ( 0x1 << 13)
+#define PMU_GLB_RST_FRC_EN1_N7_CLR(w)   w &= ~( 0x1 << 13)
+
+#define PMU_GLB_RST_FRC_EN1_N6_POS      12
+#define PMU_GLB_RST_FRC_EN1_N6_LEN      1
+#define PMU_GLB_RST_FRC_EN1_N6_MASK     0x00001000
+#define PMU_GLB_RST_FRC_EN1_N6_VAL(w)   (((w) & 0x00001000) >> 12)
+#define PMU_GLB_RST_FRC_EN1_N6_SET(w)   w |= ( 0x1 << 12)
+#define PMU_GLB_RST_FRC_EN1_N6_CLR(w)   w &= ~( 0x1 << 12)
+
+#define PMU_GLB_RST_FRC_EN1_N5_POS      11
+#define PMU_GLB_RST_FRC_EN1_N5_LEN      1
+#define PMU_GLB_RST_FRC_EN1_N5_MASK     0x00000800
+#define PMU_GLB_RST_FRC_EN1_N5_VAL(w)   (((w) & 0x00000800) >> 11)
+#define PMU_GLB_RST_FRC_EN1_N5_SET(w)   w |= ( 0x1 << 11)
+#define PMU_GLB_RST_FRC_EN1_N5_CLR(w)   w &= ~( 0x1 << 11)
+
+#define PMU_GLB_RST_FRC_EN1_N4_POS      10
+#define PMU_GLB_RST_FRC_EN1_N4_LEN      1
+#define PMU_GLB_RST_FRC_EN1_N4_MASK     0x00000400
+#define PMU_GLB_RST_FRC_EN1_N4_VAL(w)   (((w) & 0x00000400) >> 10)
+#define PMU_GLB_RST_FRC_EN1_N4_SET(w)   w |= ( 0x1 << 10)
+#define PMU_GLB_RST_FRC_EN1_N4_CLR(w)   w &= ~( 0x1 << 10)
+
+#define PMU_GLB_RST_FRC_EN1_N3_POS      9
+#define PMU_GLB_RST_FRC_EN1_N3_LEN      1
+#define PMU_GLB_RST_FRC_EN1_N3_MASK     0x00000200
+#define PMU_GLB_RST_FRC_EN1_N3_VAL(w)   (((w) & 0x00000200) >> 9)
+#define PMU_GLB_RST_FRC_EN1_N3_SET(w)   w |= ( 0x1 << 9)
+#define PMU_GLB_RST_FRC_EN1_N3_CLR(w)   w &= ~( 0x1 << 9)
+
+#define PMU_GLB_RST_FRC_EN1_N2_POS      8
+#define PMU_GLB_RST_FRC_EN1_N2_LEN      1
+#define PMU_GLB_RST_FRC_EN1_N2_MASK     0x00000100
+#define PMU_GLB_RST_FRC_EN1_N2_VAL(w)   (((w) & 0x00000100) >> 8)
+#define PMU_GLB_RST_FRC_EN1_N2_SET(w)   w |= ( 0x1 << 8)
+#define PMU_GLB_RST_FRC_EN1_N2_CLR(w)   w &= ~( 0x1 << 8)
+
+#define PMU_GLB_RST_FRC_EN1_N1_POS      7
+#define PMU_GLB_RST_FRC_EN1_N1_LEN      1
+#define PMU_GLB_RST_FRC_EN1_N1_MASK     0x00000080
+#define PMU_GLB_RST_FRC_EN1_N1_VAL(w)   (((w) & 0x00000080) >> 7)
+#define PMU_GLB_RST_FRC_EN1_N1_SET(w)   w |= ( 0x1 << 7)
+#define PMU_GLB_RST_FRC_EN1_N1_CLR(w)   w &= ~( 0x1 << 7)
+
+#define PMU_GLB_RST_FRC_EN1_N0_POS      6
+#define PMU_GLB_RST_FRC_EN1_N0_LEN      1
+#define PMU_GLB_RST_FRC_EN1_N0_MASK     0x00000040
+#define PMU_GLB_RST_FRC_EN1_N0_VAL(w)   (((w) & 0x00000040) >> 6)
+#define PMU_GLB_RST_FRC_EN1_N0_SET(w)   w |= ( 0x1 << 6)
+#define PMU_GLB_RST_FRC_EN1_N0_CLR(w)   w &= ~( 0x1 << 6)
+
+#define PMU_GLB_RST_FRC_EN1_MM_POS      5
+#define PMU_GLB_RST_FRC_EN1_MM_LEN      1
+#define PMU_GLB_RST_FRC_EN1_MM_MASK     0x00000020
+#define PMU_GLB_RST_FRC_EN1_MM_VAL(w)   (((w) & 0x00000020) >> 5)
+#define PMU_GLB_RST_FRC_EN1_MM_SET(w)   w |= ( 0x1 << 5)
+#define PMU_GLB_RST_FRC_EN1_MM_CLR(w)   w &= ~( 0x1 << 5)
+
+#define PMU_GLB_RST_FRC_EN1_PERIP_POS      4
+#define PMU_GLB_RST_FRC_EN1_PERIP_LEN      1
+#define PMU_GLB_RST_FRC_EN1_PERIP_MASK     0x00000010
+#define PMU_GLB_RST_FRC_EN1_PERIP_VAL(w)   (((w) & 0x00000010) >> 4)
+#define PMU_GLB_RST_FRC_EN1_PERIP_SET(w)   w |= ( 0x1 << 4)
+#define PMU_GLB_RST_FRC_EN1_PERIP_CLR(w)   w &= ~( 0x1 << 4)
+
+#define PMU_GLB_RST_FRC_EN1_PIPE_POS      3
+#define PMU_GLB_RST_FRC_EN1_PIPE_LEN      1
+#define PMU_GLB_RST_FRC_EN1_PIPE_MASK     0x00000008
+#define PMU_GLB_RST_FRC_EN1_PIPE_VAL(w)   (((w) & 0x00000008) >> 3)
+#define PMU_GLB_RST_FRC_EN1_PIPE_SET(w)   w |= ( 0x1 << 3)
+#define PMU_GLB_RST_FRC_EN1_PIPE_CLR(w)   w &= ~( 0x1 << 3)
+
+#define PMU_GLB_RST_FRC_EN1_FLASH_POS      2
+#define PMU_GLB_RST_FRC_EN1_FLASH_LEN      1
+#define PMU_GLB_RST_FRC_EN1_FLASH_MASK     0x00000004
+#define PMU_GLB_RST_FRC_EN1_FLASH_VAL(w)   (((w) & 0x00000004) >> 2)
+#define PMU_GLB_RST_FRC_EN1_FLASH_SET(w)   w |= ( 0x1 << 2)
+#define PMU_GLB_RST_FRC_EN1_FLASH_CLR(w)   w &= ~( 0x1 << 2)
+
+#define PMU_GLB_RST_FRC_EN1_DDR1_POS      1
+#define PMU_GLB_RST_FRC_EN1_DDR1_LEN      1
+#define PMU_GLB_RST_FRC_EN1_DDR1_MASK     0x00000002
+#define PMU_GLB_RST_FRC_EN1_DDR1_VAL(w)   (((w) & 0x00000002) >> 1)
+#define PMU_GLB_RST_FRC_EN1_DDR1_SET(w)   w |= ( 0x1 << 1)
+#define PMU_GLB_RST_FRC_EN1_DDR1_CLR(w)   w &= ~( 0x1 << 1)
+
+#define PMU_GLB_RST_FRC_EN1_DDR0_POS      0
+#define PMU_GLB_RST_FRC_EN1_DDR0_LEN      1
+#define PMU_GLB_RST_FRC_EN1_DDR0_MASK     0x00000001
+#define PMU_GLB_RST_FRC_EN1_DDR0_VAL(w)   (((w) & 0x00000001) >> 0)
+#define PMU_GLB_RST_FRC_EN1_DDR0_SET(w)   w |= ( 0x1 << 0)
+#define PMU_GLB_RST_FRC_EN1_DDR0_CLR(w)   w &= ~( 0x1 << 0)
+
+// REGISTER : RST_FRC_SW
+
+#define PMU_GLB_RST_FRC_SW_ADDR      PMU_GLB_BASE_ADDR + 0x98
+#define PMU_GLB_RST_FRC_SW_RSTVAL    0x0
+#define PMU_GLB_RST_FRC_SW_ALL1      0xFFF
+#define PMU_GLB_RST_FRC_SW_ALL0      0x0
+#define PMU_GLB_RST_FRC_SW_ALL5A     0xA5A
+#define PMU_GLB_RST_FRC_SW_ALLA5     0x5A5
+
+// FIELD IN REGISTER : RST_FRC_SW
+
+#define PMU_GLB_RST_FRC_SW_CPU7_POS      11
+#define PMU_GLB_RST_FRC_SW_CPU7_LEN      1
+#define PMU_GLB_RST_FRC_SW_CPU7_MASK     0x00000800
+#define PMU_GLB_RST_FRC_SW_CPU7_VAL(w)   (((w) & 0x00000800) >> 11)
+#define PMU_GLB_RST_FRC_SW_CPU7_SET(w)   w |= ( 0x1 << 11)
+#define PMU_GLB_RST_FRC_SW_CPU7_CLR(w)   w &= ~( 0x1 << 11)
+
+#define PMU_GLB_RST_FRC_SW_CPU6_POS      10
+#define PMU_GLB_RST_FRC_SW_CPU6_LEN      1
+#define PMU_GLB_RST_FRC_SW_CPU6_MASK     0x00000400
+#define PMU_GLB_RST_FRC_SW_CPU6_VAL(w)   (((w) & 0x00000400) >> 10)
+#define PMU_GLB_RST_FRC_SW_CPU6_SET(w)   w |= ( 0x1 << 10)
+#define PMU_GLB_RST_FRC_SW_CPU6_CLR(w)   w &= ~( 0x1 << 10)
+
+#define PMU_GLB_RST_FRC_SW_CPU5_POS      9
+#define PMU_GLB_RST_FRC_SW_CPU5_LEN      1
+#define PMU_GLB_RST_FRC_SW_CPU5_MASK     0x00000200
+#define PMU_GLB_RST_FRC_SW_CPU5_VAL(w)   (((w) & 0x00000200) >> 9)
+#define PMU_GLB_RST_FRC_SW_CPU5_SET(w)   w |= ( 0x1 << 9)
+#define PMU_GLB_RST_FRC_SW_CPU5_CLR(w)   w &= ~( 0x1 << 9)
+
+#define PMU_GLB_RST_FRC_SW_CPU4_POS      8
+#define PMU_GLB_RST_FRC_SW_CPU4_LEN      1
+#define PMU_GLB_RST_FRC_SW_CPU4_MASK     0x00000100
+#define PMU_GLB_RST_FRC_SW_CPU4_VAL(w)   (((w) & 0x00000100) >> 8)
+#define PMU_GLB_RST_FRC_SW_CPU4_SET(w)   w |= ( 0x1 << 8)
+#define PMU_GLB_RST_FRC_SW_CPU4_CLR(w)   w &= ~( 0x1 << 8)
+
+#define PMU_GLB_RST_FRC_SW_CPU3_POS      7
+#define PMU_GLB_RST_FRC_SW_CPU3_LEN      1
+#define PMU_GLB_RST_FRC_SW_CPU3_MASK     0x00000080
+#define PMU_GLB_RST_FRC_SW_CPU3_VAL(w)   (((w) & 0x00000080) >> 7)
+#define PMU_GLB_RST_FRC_SW_CPU3_SET(w)   w |= ( 0x1 << 7)
+#define PMU_GLB_RST_FRC_SW_CPU3_CLR(w)   w &= ~( 0x1 << 7)
+
+#define PMU_GLB_RST_FRC_SW_CPU2_POS      6
+#define PMU_GLB_RST_FRC_SW_CPU2_LEN      1
+#define PMU_GLB_RST_FRC_SW_CPU2_MASK     0x00000040
+#define PMU_GLB_RST_FRC_SW_CPU2_VAL(w)   (((w) & 0x00000040) >> 6)
+#define PMU_GLB_RST_FRC_SW_CPU2_SET(w)   w |= ( 0x1 << 6)
+#define PMU_GLB_RST_FRC_SW_CPU2_CLR(w)   w &= ~( 0x1 << 6)
+
+#define PMU_GLB_RST_FRC_SW_CPU1_POS      5
+#define PMU_GLB_RST_FRC_SW_CPU1_LEN      1
+#define PMU_GLB_RST_FRC_SW_CPU1_MASK     0x00000020
+#define PMU_GLB_RST_FRC_SW_CPU1_VAL(w)   (((w) & 0x00000020) >> 5)
+#define PMU_GLB_RST_FRC_SW_CPU1_SET(w)   w |= ( 0x1 << 5)
+#define PMU_GLB_RST_FRC_SW_CPU1_CLR(w)   w &= ~( 0x1 << 5)
+
+#define PMU_GLB_RST_FRC_SW_CPU0_POS      4
+#define PMU_GLB_RST_FRC_SW_CPU0_LEN      1
+#define PMU_GLB_RST_FRC_SW_CPU0_MASK     0x00000010
+#define PMU_GLB_RST_FRC_SW_CPU0_VAL(w)   (((w) & 0x00000010) >> 4)
+#define PMU_GLB_RST_FRC_SW_CPU0_SET(w)   w |= ( 0x1 << 4)
+#define PMU_GLB_RST_FRC_SW_CPU0_CLR(w)   w &= ~( 0x1 << 4)
+
+#define PMU_GLB_RST_FRC_SW_DSP_POS      3
+#define PMU_GLB_RST_FRC_SW_DSP_LEN      1
+#define PMU_GLB_RST_FRC_SW_DSP_MASK     0x00000008
+#define PMU_GLB_RST_FRC_SW_DSP_VAL(w)   (((w) & 0x00000008) >> 3)
+#define PMU_GLB_RST_FRC_SW_DSP_SET(w)   w |= ( 0x1 << 3)
+#define PMU_GLB_RST_FRC_SW_DSP_CLR(w)   w &= ~( 0x1 << 3)
+
+#define PMU_GLB_RST_FRC_SW_VDEC_POS      2
+#define PMU_GLB_RST_FRC_SW_VDEC_LEN      1
+#define PMU_GLB_RST_FRC_SW_VDEC_MASK     0x00000004
+#define PMU_GLB_RST_FRC_SW_VDEC_VAL(w)   (((w) & 0x00000004) >> 2)
+#define PMU_GLB_RST_FRC_SW_VDEC_SET(w)   w |= ( 0x1 << 2)
+#define PMU_GLB_RST_FRC_SW_VDEC_CLR(w)   w &= ~( 0x1 << 2)
+
+#define PMU_GLB_RST_FRC_SW_VENC1_POS      1
+#define PMU_GLB_RST_FRC_SW_VENC1_LEN      1
+#define PMU_GLB_RST_FRC_SW_VENC1_MASK     0x00000002
+#define PMU_GLB_RST_FRC_SW_VENC1_VAL(w)   (((w) & 0x00000002) >> 1)
+#define PMU_GLB_RST_FRC_SW_VENC1_SET(w)   w |= ( 0x1 << 1)
+#define PMU_GLB_RST_FRC_SW_VENC1_CLR(w)   w &= ~( 0x1 << 1)
+
+#define PMU_GLB_RST_FRC_SW_VENC0_POS      0
+#define PMU_GLB_RST_FRC_SW_VENC0_LEN      1
+#define PMU_GLB_RST_FRC_SW_VENC0_MASK     0x00000001
+#define PMU_GLB_RST_FRC_SW_VENC0_VAL(w)   (((w) & 0x00000001) >> 0)
+#define PMU_GLB_RST_FRC_SW_VENC0_SET(w)   w |= ( 0x1 << 0)
+#define PMU_GLB_RST_FRC_SW_VENC0_CLR(w)   w &= ~( 0x1 << 0)
+
+// REGISTER : RST_FRC_SW1
+
+#define PMU_GLB_RST_FRC_SW1_ADDR      PMU_GLB_BASE_ADDR + 0x9C
+#define PMU_GLB_RST_FRC_SW1_RSTVAL    0x0
+#define PMU_GLB_RST_FRC_SW1_ALL1      0x7FFFF
+#define PMU_GLB_RST_FRC_SW1_ALL0      0x0
+#define PMU_GLB_RST_FRC_SW1_ALL5A     0x25A5A
+#define PMU_GLB_RST_FRC_SW1_ALLA5     0x5A5A5
+
+// FIELD IN REGISTER : RST_FRC_SW1
+
+#define PMU_GLB_RST_FRC_SW1_SEN_POS      18
+#define PMU_GLB_RST_FRC_SW1_SEN_LEN      1
+#define PMU_GLB_RST_FRC_SW1_SEN_MASK     0x00040000
+#define PMU_GLB_RST_FRC_SW1_SEN_VAL(w)   (((w) & 0x00040000) >> 18)
+#define PMU_GLB_RST_FRC_SW1_SEN_SET(w)   w |= ( 0x1 << 18)
+#define PMU_GLB_RST_FRC_SW1_SEN_CLR(w)   w &= ~( 0x1 << 18)
+
+#define PMU_GLB_RST_FRC_SW1_ISP_POS      17
+#define PMU_GLB_RST_FRC_SW1_ISP_LEN      1
+#define PMU_GLB_RST_FRC_SW1_ISP_MASK     0x00020000
+#define PMU_GLB_RST_FRC_SW1_ISP_VAL(w)   (((w) & 0x00020000) >> 17)
+#define PMU_GLB_RST_FRC_SW1_ISP_SET(w)   w |= ( 0x1 << 17)
+#define PMU_GLB_RST_FRC_SW1_ISP_CLR(w)   w &= ~( 0x1 << 17)
+
+#define PMU_GLB_RST_FRC_SW1_CPU_POS      16
+#define PMU_GLB_RST_FRC_SW1_CPU_LEN      1
+#define PMU_GLB_RST_FRC_SW1_CPU_MASK     0x00010000
+#define PMU_GLB_RST_FRC_SW1_CPU_VAL(w)   (((w) & 0x00010000) >> 16)
+#define PMU_GLB_RST_FRC_SW1_CPU_SET(w)   w |= ( 0x1 << 16)
+#define PMU_GLB_RST_FRC_SW1_CPU_CLR(w)   w &= ~( 0x1 << 16)
+
+#define PMU_GLB_RST_FRC_SW1_NPU_POS      15
+#define PMU_GLB_RST_FRC_SW1_NPU_LEN      1
+#define PMU_GLB_RST_FRC_SW1_NPU_MASK     0x00008000
+#define PMU_GLB_RST_FRC_SW1_NPU_VAL(w)   (((w) & 0x00008000) >> 15)
+#define PMU_GLB_RST_FRC_SW1_NPU_SET(w)   w |= ( 0x1 << 15)
+#define PMU_GLB_RST_FRC_SW1_NPU_CLR(w)   w &= ~( 0x1 << 15)
+
+#define PMU_GLB_RST_FRC_SW1_N8_POS      14
+#define PMU_GLB_RST_FRC_SW1_N8_LEN      1
+#define PMU_GLB_RST_FRC_SW1_N8_MASK     0x00004000
+#define PMU_GLB_RST_FRC_SW1_N8_VAL(w)   (((w) & 0x00004000) >> 14)
+#define PMU_GLB_RST_FRC_SW1_N8_SET(w)   w |= ( 0x1 << 14)
+#define PMU_GLB_RST_FRC_SW1_N8_CLR(w)   w &= ~( 0x1 << 14)
+
+#define PMU_GLB_RST_FRC_SW1_N7_POS      13
+#define PMU_GLB_RST_FRC_SW1_N7_LEN      1
+#define PMU_GLB_RST_FRC_SW1_N7_MASK     0x00002000
+#define PMU_GLB_RST_FRC_SW1_N7_VAL(w)   (((w) & 0x00002000) >> 13)
+#define PMU_GLB_RST_FRC_SW1_N7_SET(w)   w |= ( 0x1 << 13)
+#define PMU_GLB_RST_FRC_SW1_N7_CLR(w)   w &= ~( 0x1 << 13)
+
+#define PMU_GLB_RST_FRC_SW1_N6_POS      12
+#define PMU_GLB_RST_FRC_SW1_N6_LEN      1
+#define PMU_GLB_RST_FRC_SW1_N6_MASK     0x00001000
+#define PMU_GLB_RST_FRC_SW1_N6_VAL(w)   (((w) & 0x00001000) >> 12)
+#define PMU_GLB_RST_FRC_SW1_N6_SET(w)   w |= ( 0x1 << 12)
+#define PMU_GLB_RST_FRC_SW1_N6_CLR(w)   w &= ~( 0x1 << 12)
+
+#define PMU_GLB_RST_FRC_SW1_N5_POS      11
+#define PMU_GLB_RST_FRC_SW1_N5_LEN      1
+#define PMU_GLB_RST_FRC_SW1_N5_MASK     0x00000800
+#define PMU_GLB_RST_FRC_SW1_N5_VAL(w)   (((w) & 0x00000800) >> 11)
+#define PMU_GLB_RST_FRC_SW1_N5_SET(w)   w |= ( 0x1 << 11)
+#define PMU_GLB_RST_FRC_SW1_N5_CLR(w)   w &= ~( 0x1 << 11)
+
+#define PMU_GLB_RST_FRC_SW1_N4_POS      10
+#define PMU_GLB_RST_FRC_SW1_N4_LEN      1
+#define PMU_GLB_RST_FRC_SW1_N4_MASK     0x00000400
+#define PMU_GLB_RST_FRC_SW1_N4_VAL(w)   (((w) & 0x00000400) >> 10)
+#define PMU_GLB_RST_FRC_SW1_N4_SET(w)   w |= ( 0x1 << 10)
+#define PMU_GLB_RST_FRC_SW1_N4_CLR(w)   w &= ~( 0x1 << 10)
+
+#define PMU_GLB_RST_FRC_SW1_N3_POS      9
+#define PMU_GLB_RST_FRC_SW1_N3_LEN      1
+#define PMU_GLB_RST_FRC_SW1_N3_MASK     0x00000200
+#define PMU_GLB_RST_FRC_SW1_N3_VAL(w)   (((w) & 0x00000200) >> 9)
+#define PMU_GLB_RST_FRC_SW1_N3_SET(w)   w |= ( 0x1 << 9)
+#define PMU_GLB_RST_FRC_SW1_N3_CLR(w)   w &= ~( 0x1 << 9)
+
+#define PMU_GLB_RST_FRC_SW1_N2_POS      8
+#define PMU_GLB_RST_FRC_SW1_N2_LEN      1
+#define PMU_GLB_RST_FRC_SW1_N2_MASK     0x00000100
+#define PMU_GLB_RST_FRC_SW1_N2_VAL(w)   (((w) & 0x00000100) >> 8)
+#define PMU_GLB_RST_FRC_SW1_N2_SET(w)   w |= ( 0x1 << 8)
+#define PMU_GLB_RST_FRC_SW1_N2_CLR(w)   w &= ~( 0x1 << 8)
+
+#define PMU_GLB_RST_FRC_SW1_N1_POS      7
+#define PMU_GLB_RST_FRC_SW1_N1_LEN      1
+#define PMU_GLB_RST_FRC_SW1_N1_MASK     0x00000080
+#define PMU_GLB_RST_FRC_SW1_N1_VAL(w)   (((w) & 0x00000080) >> 7)
+#define PMU_GLB_RST_FRC_SW1_N1_SET(w)   w |= ( 0x1 << 7)
+#define PMU_GLB_RST_FRC_SW1_N1_CLR(w)   w &= ~( 0x1 << 7)
+
+#define PMU_GLB_RST_FRC_SW1_N0_POS      6
+#define PMU_GLB_RST_FRC_SW1_N0_LEN      1
+#define PMU_GLB_RST_FRC_SW1_N0_MASK     0x00000040
+#define PMU_GLB_RST_FRC_SW1_N0_VAL(w)   (((w) & 0x00000040) >> 6)
+#define PMU_GLB_RST_FRC_SW1_N0_SET(w)   w |= ( 0x1 << 6)
+#define PMU_GLB_RST_FRC_SW1_N0_CLR(w)   w &= ~( 0x1 << 6)
+
+#define PMU_GLB_RST_FRC_SW1_MM_POS      5
+#define PMU_GLB_RST_FRC_SW1_MM_LEN      1
+#define PMU_GLB_RST_FRC_SW1_MM_MASK     0x00000020
+#define PMU_GLB_RST_FRC_SW1_MM_VAL(w)   (((w) & 0x00000020) >> 5)
+#define PMU_GLB_RST_FRC_SW1_MM_SET(w)   w |= ( 0x1 << 5)
+#define PMU_GLB_RST_FRC_SW1_MM_CLR(w)   w &= ~( 0x1 << 5)
+
+#define PMU_GLB_RST_FRC_SW1_PERIP_POS      4
+#define PMU_GLB_RST_FRC_SW1_PERIP_LEN      1
+#define PMU_GLB_RST_FRC_SW1_PERIP_MASK     0x00000010
+#define PMU_GLB_RST_FRC_SW1_PERIP_VAL(w)   (((w) & 0x00000010) >> 4)
+#define PMU_GLB_RST_FRC_SW1_PERIP_SET(w)   w |= ( 0x1 << 4)
+#define PMU_GLB_RST_FRC_SW1_PERIP_CLR(w)   w &= ~( 0x1 << 4)
+
+#define PMU_GLB_RST_FRC_SW1_PIPE_POS      3
+#define PMU_GLB_RST_FRC_SW1_PIPE_LEN      1
+#define PMU_GLB_RST_FRC_SW1_PIPE_MASK     0x00000008
+#define PMU_GLB_RST_FRC_SW1_PIPE_VAL(w)   (((w) & 0x00000008) >> 3)
+#define PMU_GLB_RST_FRC_SW1_PIPE_SET(w)   w |= ( 0x1 << 3)
+#define PMU_GLB_RST_FRC_SW1_PIPE_CLR(w)   w &= ~( 0x1 << 3)
+
+#define PMU_GLB_RST_FRC_SW1_FLASH_POS      2
+#define PMU_GLB_RST_FRC_SW1_FLASH_LEN      1
+#define PMU_GLB_RST_FRC_SW1_FLASH_MASK     0x00000004
+#define PMU_GLB_RST_FRC_SW1_FLASH_VAL(w)   (((w) & 0x00000004) >> 2)
+#define PMU_GLB_RST_FRC_SW1_FLASH_SET(w)   w |= ( 0x1 << 2)
+#define PMU_GLB_RST_FRC_SW1_FLASH_CLR(w)   w &= ~( 0x1 << 2)
+
+#define PMU_GLB_RST_FRC_SW1_DDR1_POS      1
+#define PMU_GLB_RST_FRC_SW1_DDR1_LEN      1
+#define PMU_GLB_RST_FRC_SW1_DDR1_MASK     0x00000002
+#define PMU_GLB_RST_FRC_SW1_DDR1_VAL(w)   (((w) & 0x00000002) >> 1)
+#define PMU_GLB_RST_FRC_SW1_DDR1_SET(w)   w |= ( 0x1 << 1)
+#define PMU_GLB_RST_FRC_SW1_DDR1_CLR(w)   w &= ~( 0x1 << 1)
+
+#define PMU_GLB_RST_FRC_SW1_DDR0_POS      0
+#define PMU_GLB_RST_FRC_SW1_DDR0_LEN      1
+#define PMU_GLB_RST_FRC_SW1_DDR0_MASK     0x00000001
+#define PMU_GLB_RST_FRC_SW1_DDR0_VAL(w)   (((w) & 0x00000001) >> 0)
+#define PMU_GLB_RST_FRC_SW1_DDR0_SET(w)   w |= ( 0x1 << 0)
+#define PMU_GLB_RST_FRC_SW1_DDR0_CLR(w)   w &= ~( 0x1 << 0)
+
+// REGISTER : LIGHT_SLEEP_FRC
+
+#define PMU_GLB_LIGHT_SLEEP_FRC_ADDR      PMU_GLB_BASE_ADDR + 0xA0
+#define PMU_GLB_LIGHT_SLEEP_FRC_RSTVAL    0x0
+#define PMU_GLB_LIGHT_SLEEP_FRC_ALL1      0x1
+#define PMU_GLB_LIGHT_SLEEP_FRC_ALL0      0x0
+#define PMU_GLB_LIGHT_SLEEP_FRC_ALL5A     0x0
+#define PMU_GLB_LIGHT_SLEEP_FRC_ALLA5     0x1
+
+// FIELD IN REGISTER : LIGHT_SLEEP_FRC
+
+#define PMU_GLB_LIGHT_SLEEP_FRC_EN_POS      0
+#define PMU_GLB_LIGHT_SLEEP_FRC_EN_LEN      1
+#define PMU_GLB_LIGHT_SLEEP_FRC_EN_MASK     0x00000001
+#define PMU_GLB_LIGHT_SLEEP_FRC_EN_VAL(w)   (((w) & 0x00000001) >> 0)
+#define PMU_GLB_LIGHT_SLEEP_FRC_EN_SET(w)   w |= ( 0x1 << 0)
+#define PMU_GLB_LIGHT_SLEEP_FRC_EN_CLR(w)   w &= ~( 0x1 << 0)
+
+// REGISTER : LIGHT_SLEEP_SW
+
+#define PMU_GLB_LIGHT_SLEEP_SW_ADDR      PMU_GLB_BASE_ADDR + 0xA4
+#define PMU_GLB_LIGHT_SLEEP_SW_RSTVAL    0x0
+#define PMU_GLB_LIGHT_SLEEP_SW_ALL1      0x1
+#define PMU_GLB_LIGHT_SLEEP_SW_ALL0      0x0
+#define PMU_GLB_LIGHT_SLEEP_SW_ALL5A     0x0
+#define PMU_GLB_LIGHT_SLEEP_SW_ALLA5     0x1
+
+// FIELD IN REGISTER : LIGHT_SLEEP_SW
+
+#define PMU_GLB_LIGHT_SLEEP_SW_EN_POS      0
+#define PMU_GLB_LIGHT_SLEEP_SW_EN_LEN      1
+#define PMU_GLB_LIGHT_SLEEP_SW_EN_MASK     0x00000001
+#define PMU_GLB_LIGHT_SLEEP_SW_EN_VAL(w)   (((w) & 0x00000001) >> 0)
+#define PMU_GLB_LIGHT_SLEEP_SW_EN_SET(w)   w |= ( 0x1 << 0)
+#define PMU_GLB_LIGHT_SLEEP_SW_EN_CLR(w)   w &= ~( 0x1 << 0)
+
+// REGISTER : MEM_REPAIRE
+
+#define PMU_GLB_MEM_REPAIRE_ADDR      PMU_GLB_BASE_ADDR + 0xA8
+#define PMU_GLB_MEM_REPAIRE_RSTVAL    0x0
+#define PMU_GLB_MEM_REPAIRE_ALL1      0x3
+#define PMU_GLB_MEM_REPAIRE_ALL0      0x0
+#define PMU_GLB_MEM_REPAIRE_ALL5A     0x2
+#define PMU_GLB_MEM_REPAIRE_ALLA5     0x1
+
+// FIELD IN REGISTER : MEM_REPAIRE
+
+#define PMU_GLB_MEM_REPAIRE_BIHR_POS      1
+#define PMU_GLB_MEM_REPAIRE_BIHR_LEN      1
+#define PMU_GLB_MEM_REPAIRE_BIHR_MASK     0x00000002
+#define PMU_GLB_MEM_REPAIRE_BIHR_VAL(w)   (((w) & 0x00000002) >> 1)
+#define PMU_GLB_MEM_REPAIRE_BIHR_SET(w)   w |= ( 0x1 << 1)
+#define PMU_GLB_MEM_REPAIRE_BIHR_CLR(w)   w &= ~( 0x1 << 1)
+
+#define PMU_GLB_MEM_REPAIRE_BISR_POS      0
+#define PMU_GLB_MEM_REPAIRE_BISR_LEN      1
+#define PMU_GLB_MEM_REPAIRE_BISR_MASK     0x00000001
+#define PMU_GLB_MEM_REPAIRE_BISR_VAL(w)   (((w) & 0x00000001) >> 0)
+#define PMU_GLB_MEM_REPAIRE_BISR_SET(w)   w |= ( 0x1 << 0)
+#define PMU_GLB_MEM_REPAIRE_BISR_CLR(w)   w &= ~( 0x1 << 0)
+
+// REGISTER : INT_MASK
+
+#define PMU_GLB_INT_MASK_ADDR      PMU_GLB_BASE_ADDR + 0xAC
+#define PMU_GLB_INT_MASK_RSTVAL    0x0
+#define PMU_GLB_INT_MASK_ALL1      0xFFFFFFFF
+#define PMU_GLB_INT_MASK_ALL0      0x0
+#define PMU_GLB_INT_MASK_ALL5A     0x5A5A5A5A
+#define PMU_GLB_INT_MASK_ALLA5     0xA5A5A5A5
+
+// FIELD IN REGISTER : INT_MASK
+
+#define PMU_GLB_INT_MASK_VAL_POS      0
+#define PMU_GLB_INT_MASK_VAL_LEN      32
+#define PMU_GLB_INT_MASK_VAL_MASK     0xFFFFFFFF
+#define PMU_GLB_INT_MASK_VAL_VAL(w)   (((w) & 0xFFFFFFFF) >> 0)
+#define PMU_GLB_INT_MASK_VAL_SET(w)   w |= ( 0xFFFFFFFF << 0)
+#define PMU_GLB_INT_MASK_VAL_CLR(w)   w &= ~( 0xFFFFFFFF << 0)
+
+// REGISTER : INT_MASK1
+
+#define PMU_GLB_INT_MASK1_ADDR      PMU_GLB_BASE_ADDR + 0xB0
+#define PMU_GLB_INT_MASK1_RSTVAL    0x0
+#define PMU_GLB_INT_MASK1_ALL1      0xFFFFFFFF
+#define PMU_GLB_INT_MASK1_ALL0      0x0
+#define PMU_GLB_INT_MASK1_ALL5A     0x5A5A5A5A
+#define PMU_GLB_INT_MASK1_ALLA5     0xA5A5A5A5
+
+// FIELD IN REGISTER : INT_MASK1
+
+#define PMU_GLB_INT_MASK1_VAL_POS      0
+#define PMU_GLB_INT_MASK1_VAL_LEN      32
+#define PMU_GLB_INT_MASK1_VAL_MASK     0xFFFFFFFF
+#define PMU_GLB_INT_MASK1_VAL_VAL(w)   (((w) & 0xFFFFFFFF) >> 0)
+#define PMU_GLB_INT_MASK1_VAL_SET(w)   w |= ( 0xFFFFFFFF << 0)
+#define PMU_GLB_INT_MASK1_VAL_CLR(w)   w &= ~( 0xFFFFFFFF << 0)
+
+// REGISTER : INT_MASK2
+
+#define PMU_GLB_INT_MASK2_ADDR      PMU_GLB_BASE_ADDR + 0xB4
+#define PMU_GLB_INT_MASK2_RSTVAL    0x0
+#define PMU_GLB_INT_MASK2_ALL1      0xF
+#define PMU_GLB_INT_MASK2_ALL0      0x0
+#define PMU_GLB_INT_MASK2_ALL5A     0xA
+#define PMU_GLB_INT_MASK2_ALLA5     0x5
+
+// FIELD IN REGISTER : INT_MASK2
+
+#define PMU_GLB_INT_MASK2_VAL_POS      0
+#define PMU_GLB_INT_MASK2_VAL_LEN      4
+#define PMU_GLB_INT_MASK2_VAL_MASK     0x0000000F
+#define PMU_GLB_INT_MASK2_VAL_VAL(w)   (((w) & 0x0000000F) >> 0)
+#define PMU_GLB_INT_MASK2_VAL_SET(w)   w |= ( 0xF << 0)
+#define PMU_GLB_INT_MASK2_VAL_CLR(w)   w &= ~( 0xF << 0)
+
+// REGISTER : INT_CLR
+
+#define PMU_GLB_INT_CLR_ADDR      PMU_GLB_BASE_ADDR + 0xB8
+#define PMU_GLB_INT_CLR_RSTVAL    0x0
+#define PMU_GLB_INT_CLR_ALL1      0x0
+#define PMU_GLB_INT_CLR_ALL0      0x0
+#define PMU_GLB_INT_CLR_ALL5A     0x0
+#define PMU_GLB_INT_CLR_ALLA5     0x0
+
+// FIELD IN REGISTER : INT_CLR
+
+#define PMU_GLB_INT_CLR_VAL_POS      0
+#define PMU_GLB_INT_CLR_VAL_LEN      32
+#define PMU_GLB_INT_CLR_VAL_MASK     0xFFFFFFFF
+#define PMU_GLB_INT_CLR_VAL_VAL(w)   (((w) & 0xFFFFFFFF) >> 0)
+#define PMU_GLB_INT_CLR_VAL_SET(w)   w |= ( 0xFFFFFFFF << 0)
+#define PMU_GLB_INT_CLR_VAL_CLR(w)   w &= ~( 0xFFFFFFFF << 0)
+
+// REGISTER : INT_CLR1
+
+#define PMU_GLB_INT_CLR1_ADDR      PMU_GLB_BASE_ADDR + 0xBC
+#define PMU_GLB_INT_CLR1_RSTVAL    0x0
+#define PMU_GLB_INT_CLR1_ALL1      0x0
+#define PMU_GLB_INT_CLR1_ALL0      0x0
+#define PMU_GLB_INT_CLR1_ALL5A     0x0
+#define PMU_GLB_INT_CLR1_ALLA5     0x0
+
+// FIELD IN REGISTER : INT_CLR1
+
+#define PMU_GLB_INT_CLR1_VAL_POS      0
+#define PMU_GLB_INT_CLR1_VAL_LEN      32
+#define PMU_GLB_INT_CLR1_VAL_MASK     0xFFFFFFFF
+#define PMU_GLB_INT_CLR1_VAL_VAL(w)   (((w) & 0xFFFFFFFF) >> 0)
+#define PMU_GLB_INT_CLR1_VAL_SET(w)   w |= ( 0xFFFFFFFF << 0)
+#define PMU_GLB_INT_CLR1_VAL_CLR(w)   w &= ~( 0xFFFFFFFF << 0)
+
+// REGISTER : INT_CLR2
+
+#define PMU_GLB_INT_CLR2_ADDR      PMU_GLB_BASE_ADDR + 0xC0
+#define PMU_GLB_INT_CLR2_RSTVAL    0x0
+#define PMU_GLB_INT_CLR2_ALL1      0x0
+#define PMU_GLB_INT_CLR2_ALL0      0x0
+#define PMU_GLB_INT_CLR2_ALL5A     0x0
+#define PMU_GLB_INT_CLR2_ALLA5     0x0
+
+// FIELD IN REGISTER : INT_CLR2
+
+#define PMU_GLB_INT_CLR2_VAL_POS      0
+#define PMU_GLB_INT_CLR2_VAL_LEN      4
+#define PMU_GLB_INT_CLR2_VAL_MASK     0x0000000F
+#define PMU_GLB_INT_CLR2_VAL_VAL(w)   (((w) & 0x0000000F) >> 0)
+#define PMU_GLB_INT_CLR2_VAL_SET(w)   w |= ( 0xF << 0)
+#define PMU_GLB_INT_CLR2_VAL_CLR(w)   w &= ~( 0xF << 0)
+
+// REGISTER : INT_STA
+
+#define PMU_GLB_INT_STA_ADDR      PMU_GLB_BASE_ADDR + 0xD0
+#define PMU_GLB_INT_STA_RSTVAL    0x0
+#define PMU_GLB_INT_STA_ALL1      0xFFFFFFFF
+#define PMU_GLB_INT_STA_ALL0      0x0
+#define PMU_GLB_INT_STA_ALL5A     0x5A5A5A5A
+#define PMU_GLB_INT_STA_ALLA5     0xA5A5A5A5
+
+// FIELD IN REGISTER : INT_STA
+
+#define PMU_GLB_INT_STA_VAL_POS      0
+#define PMU_GLB_INT_STA_VAL_LEN      32
+#define PMU_GLB_INT_STA_VAL_MASK     0xFFFFFFFF
+#define PMU_GLB_INT_STA_VAL_VAL(w)   (((w) & 0xFFFFFFFF) >> 0)
+#define PMU_GLB_INT_STA_VAL_SET(w)   w |= ( 0xFFFFFFFF << 0)
+#define PMU_GLB_INT_STA_VAL_CLR(w)   w &= ~( 0xFFFFFFFF << 0)
+
+// REGISTER : INT_STA1
+
+#define PMU_GLB_INT_STA1_ADDR      PMU_GLB_BASE_ADDR + 0xD4
+#define PMU_GLB_INT_STA1_RSTVAL    0x0
+#define PMU_GLB_INT_STA1_ALL1      0xFFFFFFFF
+#define PMU_GLB_INT_STA1_ALL0      0x0
+#define PMU_GLB_INT_STA1_ALL5A     0x5A5A5A5A
+#define PMU_GLB_INT_STA1_ALLA5     0xA5A5A5A5
+
+// FIELD IN REGISTER : INT_STA1
+
+#define PMU_GLB_INT_STA1_VAL_POS      0
+#define PMU_GLB_INT_STA1_VAL_LEN      32
+#define PMU_GLB_INT_STA1_VAL_MASK     0xFFFFFFFF
+#define PMU_GLB_INT_STA1_VAL_VAL(w)   (((w) & 0xFFFFFFFF) >> 0)
+#define PMU_GLB_INT_STA1_VAL_SET(w)   w |= ( 0xFFFFFFFF << 0)
+#define PMU_GLB_INT_STA1_VAL_CLR(w)   w &= ~( 0xFFFFFFFF << 0)
+
+// REGISTER : INT_STA2
+
+#define PMU_GLB_INT_STA2_ADDR      PMU_GLB_BASE_ADDR + 0xD8
+#define PMU_GLB_INT_STA2_RSTVAL    0x0
+#define PMU_GLB_INT_STA2_ALL1      0xF
+#define PMU_GLB_INT_STA2_ALL0      0x0
+#define PMU_GLB_INT_STA2_ALL5A     0xA
+#define PMU_GLB_INT_STA2_ALLA5     0x5
+
+// FIELD IN REGISTER : INT_STA2
+
+#define PMU_GLB_INT_STA2_VAL_POS      0
+#define PMU_GLB_INT_STA2_VAL_LEN      4
+#define PMU_GLB_INT_STA2_VAL_MASK     0x0000000F
+#define PMU_GLB_INT_STA2_VAL_VAL(w)   (((w) & 0x0000000F) >> 0)
+#define PMU_GLB_INT_STA2_VAL_SET(w)   w |= ( 0xF << 0)
+#define PMU_GLB_INT_STA2_VAL_CLR(w)   w &= ~( 0xF << 0)
+
+// REGISTER : PWR_BYPASS_SET
+
+#define PMU_GLB_PWR_BYPASS_SET_ADDR      PMU_GLB_BASE_ADDR + 0xFC
+#define PMU_GLB_PWR_BYPASS_SET_RSTVAL    0x0
+#define PMU_GLB_PWR_BYPASS_SET_ALL1      0x0
+#define PMU_GLB_PWR_BYPASS_SET_ALL0      0x0
+#define PMU_GLB_PWR_BYPASS_SET_ALL5A     0x0
+#define PMU_GLB_PWR_BYPASS_SET_ALLA5     0x0
+
+// FIELD IN REGISTER : PWR_BYPASS_SET
+
+#define PMU_GLB_PWR_BYPASS_SET_ISP_SET_POS      14
+#define PMU_GLB_PWR_BYPASS_SET_ISP_SET_LEN      1
+#define PMU_GLB_PWR_BYPASS_SET_ISP_SET_MASK     0x00004000
+#define PMU_GLB_PWR_BYPASS_SET_ISP_SET_VAL(w)   (((w) & 0x00004000) >> 14)
+#define PMU_GLB_PWR_BYPASS_SET_ISP_SET_SET(w)   w |= ( 0x1 << 14)
+#define PMU_GLB_PWR_BYPASS_SET_ISP_SET_CLR(w)   w &= ~( 0x1 << 14)
+
+#define PMU_GLB_PWR_BYPASS_SET_CPU_SET_POS      13
+#define PMU_GLB_PWR_BYPASS_SET_CPU_SET_LEN      1
+#define PMU_GLB_PWR_BYPASS_SET_CPU_SET_MASK     0x00002000
+#define PMU_GLB_PWR_BYPASS_SET_CPU_SET_VAL(w)   (((w) & 0x00002000) >> 13)
+#define PMU_GLB_PWR_BYPASS_SET_CPU_SET_SET(w)   w |= ( 0x1 << 13)
+#define PMU_GLB_PWR_BYPASS_SET_CPU_SET_CLR(w)   w &= ~( 0x1 << 13)
+
+#define PMU_GLB_PWR_BYPASS_SET_NPU_SET_POS      12
+#define PMU_GLB_PWR_BYPASS_SET_NPU_SET_LEN      1
+#define PMU_GLB_PWR_BYPASS_SET_NPU_SET_MASK     0x00001000
+#define PMU_GLB_PWR_BYPASS_SET_NPU_SET_VAL(w)   (((w) & 0x00001000) >> 12)
+#define PMU_GLB_PWR_BYPASS_SET_NPU_SET_SET(w)   w |= ( 0x1 << 12)
+#define PMU_GLB_PWR_BYPASS_SET_NPU_SET_CLR(w)   w &= ~( 0x1 << 12)
+
+#define PMU_GLB_PWR_BYPASS_SET_CPU7_SET_POS      11
+#define PMU_GLB_PWR_BYPASS_SET_CPU7_SET_LEN      1
+#define PMU_GLB_PWR_BYPASS_SET_CPU7_SET_MASK     0x00000800
+#define PMU_GLB_PWR_BYPASS_SET_CPU7_SET_VAL(w)   (((w) & 0x00000800) >> 11)
+#define PMU_GLB_PWR_BYPASS_SET_CPU7_SET_SET(w)   w |= ( 0x1 << 11)
+#define PMU_GLB_PWR_BYPASS_SET_CPU7_SET_CLR(w)   w &= ~( 0x1 << 11)
+
+#define PMU_GLB_PWR_BYPASS_SET_CPU6_SET_POS      10
+#define PMU_GLB_PWR_BYPASS_SET_CPU6_SET_LEN      1
+#define PMU_GLB_PWR_BYPASS_SET_CPU6_SET_MASK     0x00000400
+#define PMU_GLB_PWR_BYPASS_SET_CPU6_SET_VAL(w)   (((w) & 0x00000400) >> 10)
+#define PMU_GLB_PWR_BYPASS_SET_CPU6_SET_SET(w)   w |= ( 0x1 << 10)
+#define PMU_GLB_PWR_BYPASS_SET_CPU6_SET_CLR(w)   w &= ~( 0x1 << 10)
+
+#define PMU_GLB_PWR_BYPASS_SET_CPU5_SET_POS      9
+#define PMU_GLB_PWR_BYPASS_SET_CPU5_SET_LEN      1
+#define PMU_GLB_PWR_BYPASS_SET_CPU5_SET_MASK     0x00000200
+#define PMU_GLB_PWR_BYPASS_SET_CPU5_SET_VAL(w)   (((w) & 0x00000200) >> 9)
+#define PMU_GLB_PWR_BYPASS_SET_CPU5_SET_SET(w)   w |= ( 0x1 << 9)
+#define PMU_GLB_PWR_BYPASS_SET_CPU5_SET_CLR(w)   w &= ~( 0x1 << 9)
+
+#define PMU_GLB_PWR_BYPASS_SET_CPU4_SET_POS      8
+#define PMU_GLB_PWR_BYPASS_SET_CPU4_SET_LEN      1
+#define PMU_GLB_PWR_BYPASS_SET_CPU4_SET_MASK     0x00000100
+#define PMU_GLB_PWR_BYPASS_SET_CPU4_SET_VAL(w)   (((w) & 0x00000100) >> 8)
+#define PMU_GLB_PWR_BYPASS_SET_CPU4_SET_SET(w)   w |= ( 0x1 << 8)
+#define PMU_GLB_PWR_BYPASS_SET_CPU4_SET_CLR(w)   w &= ~( 0x1 << 8)
+
+#define PMU_GLB_PWR_BYPASS_SET_CPU3_SET_POS      7
+#define PMU_GLB_PWR_BYPASS_SET_CPU3_SET_LEN      1
+#define PMU_GLB_PWR_BYPASS_SET_CPU3_SET_MASK     0x00000080
+#define PMU_GLB_PWR_BYPASS_SET_CPU3_SET_VAL(w)   (((w) & 0x00000080) >> 7)
+#define PMU_GLB_PWR_BYPASS_SET_CPU3_SET_SET(w)   w |= ( 0x1 << 7)
+#define PMU_GLB_PWR_BYPASS_SET_CPU3_SET_CLR(w)   w &= ~( 0x1 << 7)
+
+#define PMU_GLB_PWR_BYPASS_SET_CPU2_SET_POS      6
+#define PMU_GLB_PWR_BYPASS_SET_CPU2_SET_LEN      1
+#define PMU_GLB_PWR_BYPASS_SET_CPU2_SET_MASK     0x00000040
+#define PMU_GLB_PWR_BYPASS_SET_CPU2_SET_VAL(w)   (((w) & 0x00000040) >> 6)
+#define PMU_GLB_PWR_BYPASS_SET_CPU2_SET_SET(w)   w |= ( 0x1 << 6)
+#define PMU_GLB_PWR_BYPASS_SET_CPU2_SET_CLR(w)   w &= ~( 0x1 << 6)
+
+#define PMU_GLB_PWR_BYPASS_SET_CPU1_SET_POS      5
+#define PMU_GLB_PWR_BYPASS_SET_CPU1_SET_LEN      1
+#define PMU_GLB_PWR_BYPASS_SET_CPU1_SET_MASK     0x00000020
+#define PMU_GLB_PWR_BYPASS_SET_CPU1_SET_VAL(w)   (((w) & 0x00000020) >> 5)
+#define PMU_GLB_PWR_BYPASS_SET_CPU1_SET_SET(w)   w |= ( 0x1 << 5)
+#define PMU_GLB_PWR_BYPASS_SET_CPU1_SET_CLR(w)   w &= ~( 0x1 << 5)
+
+#define PMU_GLB_PWR_BYPASS_SET_CPU0_SET_POS      4
+#define PMU_GLB_PWR_BYPASS_SET_CPU0_SET_LEN      1
+#define PMU_GLB_PWR_BYPASS_SET_CPU0_SET_MASK     0x00000010
+#define PMU_GLB_PWR_BYPASS_SET_CPU0_SET_VAL(w)   (((w) & 0x00000010) >> 4)
+#define PMU_GLB_PWR_BYPASS_SET_CPU0_SET_SET(w)   w |= ( 0x1 << 4)
+#define PMU_GLB_PWR_BYPASS_SET_CPU0_SET_CLR(w)   w &= ~( 0x1 << 4)
+
+#define PMU_GLB_PWR_BYPASS_SET_DSP_SET_POS      3
+#define PMU_GLB_PWR_BYPASS_SET_DSP_SET_LEN      1
+#define PMU_GLB_PWR_BYPASS_SET_DSP_SET_MASK     0x00000008
+#define PMU_GLB_PWR_BYPASS_SET_DSP_SET_VAL(w)   (((w) & 0x00000008) >> 3)
+#define PMU_GLB_PWR_BYPASS_SET_DSP_SET_SET(w)   w |= ( 0x1 << 3)
+#define PMU_GLB_PWR_BYPASS_SET_DSP_SET_CLR(w)   w &= ~( 0x1 << 3)
+
+#define PMU_GLB_PWR_BYPASS_SET_VDEC_SET_POS      2
+#define PMU_GLB_PWR_BYPASS_SET_VDEC_SET_LEN      1
+#define PMU_GLB_PWR_BYPASS_SET_VDEC_SET_MASK     0x00000004
+#define PMU_GLB_PWR_BYPASS_SET_VDEC_SET_VAL(w)   (((w) & 0x00000004) >> 2)
+#define PMU_GLB_PWR_BYPASS_SET_VDEC_SET_SET(w)   w |= ( 0x1 << 2)
+#define PMU_GLB_PWR_BYPASS_SET_VDEC_SET_CLR(w)   w &= ~( 0x1 << 2)
+
+#define PMU_GLB_PWR_BYPASS_SET_VENC1_SET_POS      1
+#define PMU_GLB_PWR_BYPASS_SET_VENC1_SET_LEN      1
+#define PMU_GLB_PWR_BYPASS_SET_VENC1_SET_MASK     0x00000002
+#define PMU_GLB_PWR_BYPASS_SET_VENC1_SET_VAL(w)   (((w) & 0x00000002) >> 1)
+#define PMU_GLB_PWR_BYPASS_SET_VENC1_SET_SET(w)   w |= ( 0x1 << 1)
+#define PMU_GLB_PWR_BYPASS_SET_VENC1_SET_CLR(w)   w &= ~( 0x1 << 1)
+
+#define PMU_GLB_PWR_BYPASS_SET_VENC0_SET_POS      0
+#define PMU_GLB_PWR_BYPASS_SET_VENC0_SET_LEN      1
+#define PMU_GLB_PWR_BYPASS_SET_VENC0_SET_MASK     0x00000001
+#define PMU_GLB_PWR_BYPASS_SET_VENC0_SET_VAL(w)   (((w) & 0x00000001) >> 0)
+#define PMU_GLB_PWR_BYPASS_SET_VENC0_SET_SET(w)   w |= ( 0x1 << 0)
+#define PMU_GLB_PWR_BYPASS_SET_VENC0_SET_CLR(w)   w &= ~( 0x1 << 0)
+
+// REGISTER : PWR_BYPASS_CLR
+
+#define PMU_GLB_PWR_BYPASS_CLR_ADDR      PMU_GLB_BASE_ADDR + 0x100
+#define PMU_GLB_PWR_BYPASS_CLR_RSTVAL    0x0
+#define PMU_GLB_PWR_BYPASS_CLR_ALL1      0x0
+#define PMU_GLB_PWR_BYPASS_CLR_ALL0      0x0
+#define PMU_GLB_PWR_BYPASS_CLR_ALL5A     0x0
+#define PMU_GLB_PWR_BYPASS_CLR_ALLA5     0x0
+
+// FIELD IN REGISTER : PWR_BYPASS_CLR
+
+#define PMU_GLB_PWR_BYPASS_CLR_ISP_CLR_POS      14
+#define PMU_GLB_PWR_BYPASS_CLR_ISP_CLR_LEN      1
+#define PMU_GLB_PWR_BYPASS_CLR_ISP_CLR_MASK     0x00004000
+#define PMU_GLB_PWR_BYPASS_CLR_ISP_CLR_VAL(w)   (((w) & 0x00004000) >> 14)
+#define PMU_GLB_PWR_BYPASS_CLR_ISP_CLR_SET(w)   w |= ( 0x1 << 14)
+#define PMU_GLB_PWR_BYPASS_CLR_ISP_CLR_CLR(w)   w &= ~( 0x1 << 14)
+
+#define PMU_GLB_PWR_BYPASS_CLR_CPU_CLR_POS      13
+#define PMU_GLB_PWR_BYPASS_CLR_CPU_CLR_LEN      1
+#define PMU_GLB_PWR_BYPASS_CLR_CPU_CLR_MASK     0x00002000
+#define PMU_GLB_PWR_BYPASS_CLR_CPU_CLR_VAL(w)   (((w) & 0x00002000) >> 13)
+#define PMU_GLB_PWR_BYPASS_CLR_CPU_CLR_SET(w)   w |= ( 0x1 << 13)
+#define PMU_GLB_PWR_BYPASS_CLR_CPU_CLR_CLR(w)   w &= ~( 0x1 << 13)
+
+#define PMU_GLB_PWR_BYPASS_CLR_NPU_CLR_POS      12
+#define PMU_GLB_PWR_BYPASS_CLR_NPU_CLR_LEN      1
+#define PMU_GLB_PWR_BYPASS_CLR_NPU_CLR_MASK     0x00001000
+#define PMU_GLB_PWR_BYPASS_CLR_NPU_CLR_VAL(w)   (((w) & 0x00001000) >> 12)
+#define PMU_GLB_PWR_BYPASS_CLR_NPU_CLR_SET(w)   w |= ( 0x1 << 12)
+#define PMU_GLB_PWR_BYPASS_CLR_NPU_CLR_CLR(w)   w &= ~( 0x1 << 12)
+
+#define PMU_GLB_PWR_BYPASS_CLR_CPU7_CLR_POS      11
+#define PMU_GLB_PWR_BYPASS_CLR_CPU7_CLR_LEN      1
+#define PMU_GLB_PWR_BYPASS_CLR_CPU7_CLR_MASK     0x00000800
+#define PMU_GLB_PWR_BYPASS_CLR_CPU7_CLR_VAL(w)   (((w) & 0x00000800) >> 11)
+#define PMU_GLB_PWR_BYPASS_CLR_CPU7_CLR_SET(w)   w |= ( 0x1 << 11)
+#define PMU_GLB_PWR_BYPASS_CLR_CPU7_CLR_CLR(w)   w &= ~( 0x1 << 11)
+
+#define PMU_GLB_PWR_BYPASS_CLR_CPU6_CLR_POS      10
+#define PMU_GLB_PWR_BYPASS_CLR_CPU6_CLR_LEN      1
+#define PMU_GLB_PWR_BYPASS_CLR_CPU6_CLR_MASK     0x00000400
+#define PMU_GLB_PWR_BYPASS_CLR_CPU6_CLR_VAL(w)   (((w) & 0x00000400) >> 10)
+#define PMU_GLB_PWR_BYPASS_CLR_CPU6_CLR_SET(w)   w |= ( 0x1 << 10)
+#define PMU_GLB_PWR_BYPASS_CLR_CPU6_CLR_CLR(w)   w &= ~( 0x1 << 10)
+
+#define PMU_GLB_PWR_BYPASS_CLR_CPU5_CLR_POS      9
+#define PMU_GLB_PWR_BYPASS_CLR_CPU5_CLR_LEN      1
+#define PMU_GLB_PWR_BYPASS_CLR_CPU5_CLR_MASK     0x00000200
+#define PMU_GLB_PWR_BYPASS_CLR_CPU5_CLR_VAL(w)   (((w) & 0x00000200) >> 9)
+#define PMU_GLB_PWR_BYPASS_CLR_CPU5_CLR_SET(w)   w |= ( 0x1 << 9)
+#define PMU_GLB_PWR_BYPASS_CLR_CPU5_CLR_CLR(w)   w &= ~( 0x1 << 9)
+
+#define PMU_GLB_PWR_BYPASS_CLR_CPU4_CLR_POS      8
+#define PMU_GLB_PWR_BYPASS_CLR_CPU4_CLR_LEN      1
+#define PMU_GLB_PWR_BYPASS_CLR_CPU4_CLR_MASK     0x00000100
+#define PMU_GLB_PWR_BYPASS_CLR_CPU4_CLR_VAL(w)   (((w) & 0x00000100) >> 8)
+#define PMU_GLB_PWR_BYPASS_CLR_CPU4_CLR_SET(w)   w |= ( 0x1 << 8)
+#define PMU_GLB_PWR_BYPASS_CLR_CPU4_CLR_CLR(w)   w &= ~( 0x1 << 8)
+
+#define PMU_GLB_PWR_BYPASS_CLR_CPU3_CLR_POS      7
+#define PMU_GLB_PWR_BYPASS_CLR_CPU3_CLR_LEN      1
+#define PMU_GLB_PWR_BYPASS_CLR_CPU3_CLR_MASK     0x00000080
+#define PMU_GLB_PWR_BYPASS_CLR_CPU3_CLR_VAL(w)   (((w) & 0x00000080) >> 7)
+#define PMU_GLB_PWR_BYPASS_CLR_CPU3_CLR_SET(w)   w |= ( 0x1 << 7)
+#define PMU_GLB_PWR_BYPASS_CLR_CPU3_CLR_CLR(w)   w &= ~( 0x1 << 7)
+
+#define PMU_GLB_PWR_BYPASS_CLR_CPU2_CLR_POS      6
+#define PMU_GLB_PWR_BYPASS_CLR_CPU2_CLR_LEN      1
+#define PMU_GLB_PWR_BYPASS_CLR_CPU2_CLR_MASK     0x00000040
+#define PMU_GLB_PWR_BYPASS_CLR_CPU2_CLR_VAL(w)   (((w) & 0x00000040) >> 6)
+#define PMU_GLB_PWR_BYPASS_CLR_CPU2_CLR_SET(w)   w |= ( 0x1 << 6)
+#define PMU_GLB_PWR_BYPASS_CLR_CPU2_CLR_CLR(w)   w &= ~( 0x1 << 6)
+
+#define PMU_GLB_PWR_BYPASS_CLR_CPU1_CLR_POS      5
+#define PMU_GLB_PWR_BYPASS_CLR_CPU1_CLR_LEN      1
+#define PMU_GLB_PWR_BYPASS_CLR_CPU1_CLR_MASK     0x00000020
+#define PMU_GLB_PWR_BYPASS_CLR_CPU1_CLR_VAL(w)   (((w) & 0x00000020) >> 5)
+#define PMU_GLB_PWR_BYPASS_CLR_CPU1_CLR_SET(w)   w |= ( 0x1 << 5)
+#define PMU_GLB_PWR_BYPASS_CLR_CPU1_CLR_CLR(w)   w &= ~( 0x1 << 5)
+
+#define PMU_GLB_PWR_BYPASS_CLR_CPU0_CLR_POS      4
+#define PMU_GLB_PWR_BYPASS_CLR_CPU0_CLR_LEN      1
+#define PMU_GLB_PWR_BYPASS_CLR_CPU0_CLR_MASK     0x00000010
+#define PMU_GLB_PWR_BYPASS_CLR_CPU0_CLR_VAL(w)   (((w) & 0x00000010) >> 4)
+#define PMU_GLB_PWR_BYPASS_CLR_CPU0_CLR_SET(w)   w |= ( 0x1 << 4)
+#define PMU_GLB_PWR_BYPASS_CLR_CPU0_CLR_CLR(w)   w &= ~( 0x1 << 4)
+
+#define PMU_GLB_PWR_BYPASS_CLR_DSP_CLR_POS      3
+#define PMU_GLB_PWR_BYPASS_CLR_DSP_CLR_LEN      1
+#define PMU_GLB_PWR_BYPASS_CLR_DSP_CLR_MASK     0x00000008
+#define PMU_GLB_PWR_BYPASS_CLR_DSP_CLR_VAL(w)   (((w) & 0x00000008) >> 3)
+#define PMU_GLB_PWR_BYPASS_CLR_DSP_CLR_SET(w)   w |= ( 0x1 << 3)
+#define PMU_GLB_PWR_BYPASS_CLR_DSP_CLR_CLR(w)   w &= ~( 0x1 << 3)
+
+#define PMU_GLB_PWR_BYPASS_CLR_VDEC_CLR_POS      2
+#define PMU_GLB_PWR_BYPASS_CLR_VDEC_CLR_LEN      1
+#define PMU_GLB_PWR_BYPASS_CLR_VDEC_CLR_MASK     0x00000004
+#define PMU_GLB_PWR_BYPASS_CLR_VDEC_CLR_VAL(w)   (((w) & 0x00000004) >> 2)
+#define PMU_GLB_PWR_BYPASS_CLR_VDEC_CLR_SET(w)   w |= ( 0x1 << 2)
+#define PMU_GLB_PWR_BYPASS_CLR_VDEC_CLR_CLR(w)   w &= ~( 0x1 << 2)
+
+#define PMU_GLB_PWR_BYPASS_CLR_VENC1_CLR_POS      1
+#define PMU_GLB_PWR_BYPASS_CLR_VENC1_CLR_LEN      1
+#define PMU_GLB_PWR_BYPASS_CLR_VENC1_CLR_MASK     0x00000002
+#define PMU_GLB_PWR_BYPASS_CLR_VENC1_CLR_VAL(w)   (((w) & 0x00000002) >> 1)
+#define PMU_GLB_PWR_BYPASS_CLR_VENC1_CLR_SET(w)   w |= ( 0x1 << 1)
+#define PMU_GLB_PWR_BYPASS_CLR_VENC1_CLR_CLR(w)   w &= ~( 0x1 << 1)
+
+#define PMU_GLB_PWR_BYPASS_CLR_VENC0_CLR_POS      0
+#define PMU_GLB_PWR_BYPASS_CLR_VENC0_CLR_LEN      1
+#define PMU_GLB_PWR_BYPASS_CLR_VENC0_CLR_MASK     0x00000001
+#define PMU_GLB_PWR_BYPASS_CLR_VENC0_CLR_VAL(w)   (((w) & 0x00000001) >> 0)
+#define PMU_GLB_PWR_BYPASS_CLR_VENC0_CLR_SET(w)   w |= ( 0x1 << 0)
+#define PMU_GLB_PWR_BYPASS_CLR_VENC0_CLR_CLR(w)   w &= ~( 0x1 << 0)
+
+// REGISTER : PWR_BYPASS1_SET
+
+#define PMU_GLB_PWR_BYPASS1_SET_ADDR      PMU_GLB_BASE_ADDR + 0x104
+#define PMU_GLB_PWR_BYPASS1_SET_RSTVAL    0x0
+#define PMU_GLB_PWR_BYPASS1_SET_ALL1      0x0
+#define PMU_GLB_PWR_BYPASS1_SET_ALL0      0x0
+#define PMU_GLB_PWR_BYPASS1_SET_ALL5A     0x0
+#define PMU_GLB_PWR_BYPASS1_SET_ALLA5     0x0
+
+// FIELD IN REGISTER : PWR_BYPASS1_SET
+
+#define PMU_GLB_PWR_BYPASS1_SET_N8_SET_POS      10
+#define PMU_GLB_PWR_BYPASS1_SET_N8_SET_LEN      1
+#define PMU_GLB_PWR_BYPASS1_SET_N8_SET_MASK     0x00000400
+#define PMU_GLB_PWR_BYPASS1_SET_N8_SET_VAL(w)   (((w) & 0x00000400) >> 10)
+#define PMU_GLB_PWR_BYPASS1_SET_N8_SET_SET(w)   w |= ( 0x1 << 10)
+#define PMU_GLB_PWR_BYPASS1_SET_N8_SET_CLR(w)   w &= ~( 0x1 << 10)
+
+#define PMU_GLB_PWR_BYPASS1_SET_N7_SET_POS      9
+#define PMU_GLB_PWR_BYPASS1_SET_N7_SET_LEN      1
+#define PMU_GLB_PWR_BYPASS1_SET_N7_SET_MASK     0x00000200
+#define PMU_GLB_PWR_BYPASS1_SET_N7_SET_VAL(w)   (((w) & 0x00000200) >> 9)
+#define PMU_GLB_PWR_BYPASS1_SET_N7_SET_SET(w)   w |= ( 0x1 << 9)
+#define PMU_GLB_PWR_BYPASS1_SET_N7_SET_CLR(w)   w &= ~( 0x1 << 9)
+
+#define PMU_GLB_PWR_BYPASS1_SET_N6_SET_POS      8
+#define PMU_GLB_PWR_BYPASS1_SET_N6_SET_LEN      1
+#define PMU_GLB_PWR_BYPASS1_SET_N6_SET_MASK     0x00000100
+#define PMU_GLB_PWR_BYPASS1_SET_N6_SET_VAL(w)   (((w) & 0x00000100) >> 8)
+#define PMU_GLB_PWR_BYPASS1_SET_N6_SET_SET(w)   w |= ( 0x1 << 8)
+#define PMU_GLB_PWR_BYPASS1_SET_N6_SET_CLR(w)   w &= ~( 0x1 << 8)
+
+#define PMU_GLB_PWR_BYPASS1_SET_N5_SET_POS      7
+#define PMU_GLB_PWR_BYPASS1_SET_N5_SET_LEN      1
+#define PMU_GLB_PWR_BYPASS1_SET_N5_SET_MASK     0x00000080
+#define PMU_GLB_PWR_BYPASS1_SET_N5_SET_VAL(w)   (((w) & 0x00000080) >> 7)
+#define PMU_GLB_PWR_BYPASS1_SET_N5_SET_SET(w)   w |= ( 0x1 << 7)
+#define PMU_GLB_PWR_BYPASS1_SET_N5_SET_CLR(w)   w &= ~( 0x1 << 7)
+
+#define PMU_GLB_PWR_BYPASS1_SET_N4_SET_POS      6
+#define PMU_GLB_PWR_BYPASS1_SET_N4_SET_LEN      1
+#define PMU_GLB_PWR_BYPASS1_SET_N4_SET_MASK     0x00000040
+#define PMU_GLB_PWR_BYPASS1_SET_N4_SET_VAL(w)   (((w) & 0x00000040) >> 6)
+#define PMU_GLB_PWR_BYPASS1_SET_N4_SET_SET(w)   w |= ( 0x1 << 6)
+#define PMU_GLB_PWR_BYPASS1_SET_N4_SET_CLR(w)   w &= ~( 0x1 << 6)
+
+#define PMU_GLB_PWR_BYPASS1_SET_N3_SET_POS      5
+#define PMU_GLB_PWR_BYPASS1_SET_N3_SET_LEN      1
+#define PMU_GLB_PWR_BYPASS1_SET_N3_SET_MASK     0x00000020
+#define PMU_GLB_PWR_BYPASS1_SET_N3_SET_VAL(w)   (((w) & 0x00000020) >> 5)
+#define PMU_GLB_PWR_BYPASS1_SET_N3_SET_SET(w)   w |= ( 0x1 << 5)
+#define PMU_GLB_PWR_BYPASS1_SET_N3_SET_CLR(w)   w &= ~( 0x1 << 5)
+
+#define PMU_GLB_PWR_BYPASS1_SET_N2_SET_POS      4
+#define PMU_GLB_PWR_BYPASS1_SET_N2_SET_LEN      1
+#define PMU_GLB_PWR_BYPASS1_SET_N2_SET_MASK     0x00000010
+#define PMU_GLB_PWR_BYPASS1_SET_N2_SET_VAL(w)   (((w) & 0x00000010) >> 4)
+#define PMU_GLB_PWR_BYPASS1_SET_N2_SET_SET(w)   w |= ( 0x1 << 4)
+#define PMU_GLB_PWR_BYPASS1_SET_N2_SET_CLR(w)   w &= ~( 0x1 << 4)
+
+#define PMU_GLB_PWR_BYPASS1_SET_N1_SET_POS      3
+#define PMU_GLB_PWR_BYPASS1_SET_N1_SET_LEN      1
+#define PMU_GLB_PWR_BYPASS1_SET_N1_SET_MASK     0x00000008
+#define PMU_GLB_PWR_BYPASS1_SET_N1_SET_VAL(w)   (((w) & 0x00000008) >> 3)
+#define PMU_GLB_PWR_BYPASS1_SET_N1_SET_SET(w)   w |= ( 0x1 << 3)
+#define PMU_GLB_PWR_BYPASS1_SET_N1_SET_CLR(w)   w &= ~( 0x1 << 3)
+
+#define PMU_GLB_PWR_BYPASS1_SET_N0_SET_POS      2
+#define PMU_GLB_PWR_BYPASS1_SET_N0_SET_LEN      1
+#define PMU_GLB_PWR_BYPASS1_SET_N0_SET_MASK     0x00000004
+#define PMU_GLB_PWR_BYPASS1_SET_N0_SET_VAL(w)   (((w) & 0x00000004) >> 2)
+#define PMU_GLB_PWR_BYPASS1_SET_N0_SET_SET(w)   w |= ( 0x1 << 2)
+#define PMU_GLB_PWR_BYPASS1_SET_N0_SET_CLR(w)   w &= ~( 0x1 << 2)
+
+#define PMU_GLB_PWR_BYPASS1_SET_MM_SET_POS      1
+#define PMU_GLB_PWR_BYPASS1_SET_MM_SET_LEN      1
+#define PMU_GLB_PWR_BYPASS1_SET_MM_SET_MASK     0x00000002
+#define PMU_GLB_PWR_BYPASS1_SET_MM_SET_VAL(w)   (((w) & 0x00000002) >> 1)
+#define PMU_GLB_PWR_BYPASS1_SET_MM_SET_SET(w)   w |= ( 0x1 << 1)
+#define PMU_GLB_PWR_BYPASS1_SET_MM_SET_CLR(w)   w &= ~( 0x1 << 1)
+
+#define PMU_GLB_PWR_BYPASS1_SET_PIPE_SET_POS      0
+#define PMU_GLB_PWR_BYPASS1_SET_PIPE_SET_LEN      1
+#define PMU_GLB_PWR_BYPASS1_SET_PIPE_SET_MASK     0x00000001
+#define PMU_GLB_PWR_BYPASS1_SET_PIPE_SET_VAL(w)   (((w) & 0x00000001) >> 0)
+#define PMU_GLB_PWR_BYPASS1_SET_PIPE_SET_SET(w)   w |= ( 0x1 << 0)
+#define PMU_GLB_PWR_BYPASS1_SET_PIPE_SET_CLR(w)   w &= ~( 0x1 << 0)
+
+// REGISTER : PWR_BYPASS1_CLR
+
+#define PMU_GLB_PWR_BYPASS1_CLR_ADDR      PMU_GLB_BASE_ADDR + 0x108
+#define PMU_GLB_PWR_BYPASS1_CLR_RSTVAL    0x0
+#define PMU_GLB_PWR_BYPASS1_CLR_ALL1      0x0
+#define PMU_GLB_PWR_BYPASS1_CLR_ALL0      0x0
+#define PMU_GLB_PWR_BYPASS1_CLR_ALL5A     0x0
+#define PMU_GLB_PWR_BYPASS1_CLR_ALLA5     0x0
+
+// FIELD IN REGISTER : PWR_BYPASS1_CLR
+
+#define PMU_GLB_PWR_BYPASS1_CLR_N8_CLR_POS      10
+#define PMU_GLB_PWR_BYPASS1_CLR_N8_CLR_LEN      1
+#define PMU_GLB_PWR_BYPASS1_CLR_N8_CLR_MASK     0x00000400
+#define PMU_GLB_PWR_BYPASS1_CLR_N8_CLR_VAL(w)   (((w) & 0x00000400) >> 10)
+#define PMU_GLB_PWR_BYPASS1_CLR_N8_CLR_SET(w)   w |= ( 0x1 << 10)
+#define PMU_GLB_PWR_BYPASS1_CLR_N8_CLR_CLR(w)   w &= ~( 0x1 << 10)
+
+#define PMU_GLB_PWR_BYPASS1_CLR_N7_CLR_POS      9
+#define PMU_GLB_PWR_BYPASS1_CLR_N7_CLR_LEN      1
+#define PMU_GLB_PWR_BYPASS1_CLR_N7_CLR_MASK     0x00000200
+#define PMU_GLB_PWR_BYPASS1_CLR_N7_CLR_VAL(w)   (((w) & 0x00000200) >> 9)
+#define PMU_GLB_PWR_BYPASS1_CLR_N7_CLR_SET(w)   w |= ( 0x1 << 9)
+#define PMU_GLB_PWR_BYPASS1_CLR_N7_CLR_CLR(w)   w &= ~( 0x1 << 9)
+
+#define PMU_GLB_PWR_BYPASS1_CLR_N6_CLR_POS      8
+#define PMU_GLB_PWR_BYPASS1_CLR_N6_CLR_LEN      1
+#define PMU_GLB_PWR_BYPASS1_CLR_N6_CLR_MASK     0x00000100
+#define PMU_GLB_PWR_BYPASS1_CLR_N6_CLR_VAL(w)   (((w) & 0x00000100) >> 8)
+#define PMU_GLB_PWR_BYPASS1_CLR_N6_CLR_SET(w)   w |= ( 0x1 << 8)
+#define PMU_GLB_PWR_BYPASS1_CLR_N6_CLR_CLR(w)   w &= ~( 0x1 << 8)
+
+#define PMU_GLB_PWR_BYPASS1_CLR_N5_CLR_POS      7
+#define PMU_GLB_PWR_BYPASS1_CLR_N5_CLR_LEN      1
+#define PMU_GLB_PWR_BYPASS1_CLR_N5_CLR_MASK     0x00000080
+#define PMU_GLB_PWR_BYPASS1_CLR_N5_CLR_VAL(w)   (((w) & 0x00000080) >> 7)
+#define PMU_GLB_PWR_BYPASS1_CLR_N5_CLR_SET(w)   w |= ( 0x1 << 7)
+#define PMU_GLB_PWR_BYPASS1_CLR_N5_CLR_CLR(w)   w &= ~( 0x1 << 7)
+
+#define PMU_GLB_PWR_BYPASS1_CLR_N4_CLR_POS      6
+#define PMU_GLB_PWR_BYPASS1_CLR_N4_CLR_LEN      1
+#define PMU_GLB_PWR_BYPASS1_CLR_N4_CLR_MASK     0x00000040
+#define PMU_GLB_PWR_BYPASS1_CLR_N4_CLR_VAL(w)   (((w) & 0x00000040) >> 6)
+#define PMU_GLB_PWR_BYPASS1_CLR_N4_CLR_SET(w)   w |= ( 0x1 << 6)
+#define PMU_GLB_PWR_BYPASS1_CLR_N4_CLR_CLR(w)   w &= ~( 0x1 << 6)
+
+#define PMU_GLB_PWR_BYPASS1_CLR_N3_CLR_POS      5
+#define PMU_GLB_PWR_BYPASS1_CLR_N3_CLR_LEN      1
+#define PMU_GLB_PWR_BYPASS1_CLR_N3_CLR_MASK     0x00000020
+#define PMU_GLB_PWR_BYPASS1_CLR_N3_CLR_VAL(w)   (((w) & 0x00000020) >> 5)
+#define PMU_GLB_PWR_BYPASS1_CLR_N3_CLR_SET(w)   w |= ( 0x1 << 5)
+#define PMU_GLB_PWR_BYPASS1_CLR_N3_CLR_CLR(w)   w &= ~( 0x1 << 5)
+
+#define PMU_GLB_PWR_BYPASS1_CLR_N2_CLR_POS      4
+#define PMU_GLB_PWR_BYPASS1_CLR_N2_CLR_LEN      1
+#define PMU_GLB_PWR_BYPASS1_CLR_N2_CLR_MASK     0x00000010
+#define PMU_GLB_PWR_BYPASS1_CLR_N2_CLR_VAL(w)   (((w) & 0x00000010) >> 4)
+#define PMU_GLB_PWR_BYPASS1_CLR_N2_CLR_SET(w)   w |= ( 0x1 << 4)
+#define PMU_GLB_PWR_BYPASS1_CLR_N2_CLR_CLR(w)   w &= ~( 0x1 << 4)
+
+#define PMU_GLB_PWR_BYPASS1_CLR_N1_CLR_POS      3
+#define PMU_GLB_PWR_BYPASS1_CLR_N1_CLR_LEN      1
+#define PMU_GLB_PWR_BYPASS1_CLR_N1_CLR_MASK     0x00000008
+#define PMU_GLB_PWR_BYPASS1_CLR_N1_CLR_VAL(w)   (((w) & 0x00000008) >> 3)
+#define PMU_GLB_PWR_BYPASS1_CLR_N1_CLR_SET(w)   w |= ( 0x1 << 3)
+#define PMU_GLB_PWR_BYPASS1_CLR_N1_CLR_CLR(w)   w &= ~( 0x1 << 3)
+
+#define PMU_GLB_PWR_BYPASS1_CLR_N0_CLR_POS      2
+#define PMU_GLB_PWR_BYPASS1_CLR_N0_CLR_LEN      1
+#define PMU_GLB_PWR_BYPASS1_CLR_N0_CLR_MASK     0x00000004
+#define PMU_GLB_PWR_BYPASS1_CLR_N0_CLR_VAL(w)   (((w) & 0x00000004) >> 2)
+#define PMU_GLB_PWR_BYPASS1_CLR_N0_CLR_SET(w)   w |= ( 0x1 << 2)
+#define PMU_GLB_PWR_BYPASS1_CLR_N0_CLR_CLR(w)   w &= ~( 0x1 << 2)
+
+#define PMU_GLB_PWR_BYPASS1_CLR_MM_CLR_POS      1
+#define PMU_GLB_PWR_BYPASS1_CLR_MM_CLR_LEN      1
+#define PMU_GLB_PWR_BYPASS1_CLR_MM_CLR_MASK     0x00000002
+#define PMU_GLB_PWR_BYPASS1_CLR_MM_CLR_VAL(w)   (((w) & 0x00000002) >> 1)
+#define PMU_GLB_PWR_BYPASS1_CLR_MM_CLR_SET(w)   w |= ( 0x1 << 1)
+#define PMU_GLB_PWR_BYPASS1_CLR_MM_CLR_CLR(w)   w &= ~( 0x1 << 1)
+
+#define PMU_GLB_PWR_BYPASS1_CLR_PIPE_CLR_POS      0
+#define PMU_GLB_PWR_BYPASS1_CLR_PIPE_CLR_LEN      1
+#define PMU_GLB_PWR_BYPASS1_CLR_PIPE_CLR_MASK     0x00000001
+#define PMU_GLB_PWR_BYPASS1_CLR_PIPE_CLR_VAL(w)   (((w) & 0x00000001) >> 0)
+#define PMU_GLB_PWR_BYPASS1_CLR_PIPE_CLR_SET(w)   w |= ( 0x1 << 0)
+#define PMU_GLB_PWR_BYPASS1_CLR_PIPE_CLR_CLR(w)   w &= ~( 0x1 << 0)
+
+// REGISTER : PWR_STATE0_SET
+
+#define PMU_GLB_PWR_STATE0_SET_ADDR      PMU_GLB_BASE_ADDR + 0x10C
+#define PMU_GLB_PWR_STATE0_SET_RSTVAL    0x0
+#define PMU_GLB_PWR_STATE0_SET_ALL1      0x0
+#define PMU_GLB_PWR_STATE0_SET_ALL0      0x0
+#define PMU_GLB_PWR_STATE0_SET_ALL5A     0x0
+#define PMU_GLB_PWR_STATE0_SET_ALLA5     0x0
+
+// FIELD IN REGISTER : PWR_STATE0_SET
+
+#define PMU_GLB_PWR_STATE0_SET_ISP_SET_POS      24
+#define PMU_GLB_PWR_STATE0_SET_ISP_SET_LEN      4
+#define PMU_GLB_PWR_STATE0_SET_ISP_SET_MASK     0x0F000000
+#define PMU_GLB_PWR_STATE0_SET_ISP_SET_VAL(w)   (((w) & 0x0F000000) >> 24)
+#define PMU_GLB_PWR_STATE0_SET_ISP_SET_SET(w)   w |= ( 0xF << 24)
+#define PMU_GLB_PWR_STATE0_SET_ISP_SET_CLR(w)   w &= ~( 0xF << 24)
+
+#define PMU_GLB_PWR_STATE0_SET_CPU_SET_POS      20
+#define PMU_GLB_PWR_STATE0_SET_CPU_SET_LEN      4
+#define PMU_GLB_PWR_STATE0_SET_CPU_SET_MASK     0x00F00000
+#define PMU_GLB_PWR_STATE0_SET_CPU_SET_VAL(w)   (((w) & 0x00F00000) >> 20)
+#define PMU_GLB_PWR_STATE0_SET_CPU_SET_SET(w)   w |= ( 0xF << 20)
+#define PMU_GLB_PWR_STATE0_SET_CPU_SET_CLR(w)   w &= ~( 0xF << 20)
+
+#define PMU_GLB_PWR_STATE0_SET_NPU_SET_POS      16
+#define PMU_GLB_PWR_STATE0_SET_NPU_SET_LEN      4
+#define PMU_GLB_PWR_STATE0_SET_NPU_SET_MASK     0x000F0000
+#define PMU_GLB_PWR_STATE0_SET_NPU_SET_VAL(w)   (((w) & 0x000F0000) >> 16)
+#define PMU_GLB_PWR_STATE0_SET_NPU_SET_SET(w)   w |= ( 0xF << 16)
+#define PMU_GLB_PWR_STATE0_SET_NPU_SET_CLR(w)   w &= ~( 0xF << 16)
+
+#define PMU_GLB_PWR_STATE0_SET_DSP_SET_POS      12
+#define PMU_GLB_PWR_STATE0_SET_DSP_SET_LEN      4
+#define PMU_GLB_PWR_STATE0_SET_DSP_SET_MASK     0x0000F000
+#define PMU_GLB_PWR_STATE0_SET_DSP_SET_VAL(w)   (((w) & 0x0000F000) >> 12)
+#define PMU_GLB_PWR_STATE0_SET_DSP_SET_SET(w)   w |= ( 0xF << 12)
+#define PMU_GLB_PWR_STATE0_SET_DSP_SET_CLR(w)   w &= ~( 0xF << 12)
+
+#define PMU_GLB_PWR_STATE0_SET_VDEC_SET_POS      8
+#define PMU_GLB_PWR_STATE0_SET_VDEC_SET_LEN      4
+#define PMU_GLB_PWR_STATE0_SET_VDEC_SET_MASK     0x00000F00
+#define PMU_GLB_PWR_STATE0_SET_VDEC_SET_VAL(w)   (((w) & 0x00000F00) >> 8)
+#define PMU_GLB_PWR_STATE0_SET_VDEC_SET_SET(w)   w |= ( 0xF << 8)
+#define PMU_GLB_PWR_STATE0_SET_VDEC_SET_CLR(w)   w &= ~( 0xF << 8)
+
+#define PMU_GLB_PWR_STATE0_SET_VENC1_SET_POS      4
+#define PMU_GLB_PWR_STATE0_SET_VENC1_SET_LEN      4
+#define PMU_GLB_PWR_STATE0_SET_VENC1_SET_MASK     0x000000F0
+#define PMU_GLB_PWR_STATE0_SET_VENC1_SET_VAL(w)   (((w) & 0x000000F0) >> 4)
+#define PMU_GLB_PWR_STATE0_SET_VENC1_SET_SET(w)   w |= ( 0xF << 4)
+#define PMU_GLB_PWR_STATE0_SET_VENC1_SET_CLR(w)   w &= ~( 0xF << 4)
+
+#define PMU_GLB_PWR_STATE0_SET_VENC0_SET_POS      0
+#define PMU_GLB_PWR_STATE0_SET_VENC0_SET_LEN      4
+#define PMU_GLB_PWR_STATE0_SET_VENC0_SET_MASK     0x0000000F
+#define PMU_GLB_PWR_STATE0_SET_VENC0_SET_VAL(w)   (((w) & 0x0000000F) >> 0)
+#define PMU_GLB_PWR_STATE0_SET_VENC0_SET_SET(w)   w |= ( 0xF << 0)
+#define PMU_GLB_PWR_STATE0_SET_VENC0_SET_CLR(w)   w &= ~( 0xF << 0)
+
+// REGISTER : PWR_STATE0_CLR
+
+#define PMU_GLB_PWR_STATE0_CLR_ADDR      PMU_GLB_BASE_ADDR + 0x110
+#define PMU_GLB_PWR_STATE0_CLR_RSTVAL    0x0
+#define PMU_GLB_PWR_STATE0_CLR_ALL1      0x0
+#define PMU_GLB_PWR_STATE0_CLR_ALL0      0x0
+#define PMU_GLB_PWR_STATE0_CLR_ALL5A     0x0
+#define PMU_GLB_PWR_STATE0_CLR_ALLA5     0x0
+
+// FIELD IN REGISTER : PWR_STATE0_CLR
+
+#define PMU_GLB_PWR_STATE0_CLR_ISP_CLR_POS      24
+#define PMU_GLB_PWR_STATE0_CLR_ISP_CLR_LEN      4
+#define PMU_GLB_PWR_STATE0_CLR_ISP_CLR_MASK     0x0F000000
+#define PMU_GLB_PWR_STATE0_CLR_ISP_CLR_VAL(w)   (((w) & 0x0F000000) >> 24)
+#define PMU_GLB_PWR_STATE0_CLR_ISP_CLR_SET(w)   w |= ( 0xF << 24)
+#define PMU_GLB_PWR_STATE0_CLR_ISP_CLR_CLR(w)   w &= ~( 0xF << 24)
+
+#define PMU_GLB_PWR_STATE0_CLR_CPU_CLR_POS      20
+#define PMU_GLB_PWR_STATE0_CLR_CPU_CLR_LEN      4
+#define PMU_GLB_PWR_STATE0_CLR_CPU_CLR_MASK     0x00F00000
+#define PMU_GLB_PWR_STATE0_CLR_CPU_CLR_VAL(w)   (((w) & 0x00F00000) >> 20)
+#define PMU_GLB_PWR_STATE0_CLR_CPU_CLR_SET(w)   w |= ( 0xF << 20)
+#define PMU_GLB_PWR_STATE0_CLR_CPU_CLR_CLR(w)   w &= ~( 0xF << 20)
+
+#define PMU_GLB_PWR_STATE0_CLR_NPU_CLR_POS      16
+#define PMU_GLB_PWR_STATE0_CLR_NPU_CLR_LEN      4
+#define PMU_GLB_PWR_STATE0_CLR_NPU_CLR_MASK     0x000F0000
+#define PMU_GLB_PWR_STATE0_CLR_NPU_CLR_VAL(w)   (((w) & 0x000F0000) >> 16)
+#define PMU_GLB_PWR_STATE0_CLR_NPU_CLR_SET(w)   w |= ( 0xF << 16)
+#define PMU_GLB_PWR_STATE0_CLR_NPU_CLR_CLR(w)   w &= ~( 0xF << 16)
+
+#define PMU_GLB_PWR_STATE0_CLR_DSP_CLR_POS      12
+#define PMU_GLB_PWR_STATE0_CLR_DSP_CLR_LEN      4
+#define PMU_GLB_PWR_STATE0_CLR_DSP_CLR_MASK     0x0000F000
+#define PMU_GLB_PWR_STATE0_CLR_DSP_CLR_VAL(w)   (((w) & 0x0000F000) >> 12)
+#define PMU_GLB_PWR_STATE0_CLR_DSP_CLR_SET(w)   w |= ( 0xF << 12)
+#define PMU_GLB_PWR_STATE0_CLR_DSP_CLR_CLR(w)   w &= ~( 0xF << 12)
+
+#define PMU_GLB_PWR_STATE0_CLR_VDEC_CLR_POS      8
+#define PMU_GLB_PWR_STATE0_CLR_VDEC_CLR_LEN      4
+#define PMU_GLB_PWR_STATE0_CLR_VDEC_CLR_MASK     0x00000F00
+#define PMU_GLB_PWR_STATE0_CLR_VDEC_CLR_VAL(w)   (((w) & 0x00000F00) >> 8)
+#define PMU_GLB_PWR_STATE0_CLR_VDEC_CLR_SET(w)   w |= ( 0xF << 8)
+#define PMU_GLB_PWR_STATE0_CLR_VDEC_CLR_CLR(w)   w &= ~( 0xF << 8)
+
+#define PMU_GLB_PWR_STATE0_CLR_VENC1_CLR_POS      4
+#define PMU_GLB_PWR_STATE0_CLR_VENC1_CLR_LEN      4
+#define PMU_GLB_PWR_STATE0_CLR_VENC1_CLR_MASK     0x000000F0
+#define PMU_GLB_PWR_STATE0_CLR_VENC1_CLR_VAL(w)   (((w) & 0x000000F0) >> 4)
+#define PMU_GLB_PWR_STATE0_CLR_VENC1_CLR_SET(w)   w |= ( 0xF << 4)
+#define PMU_GLB_PWR_STATE0_CLR_VENC1_CLR_CLR(w)   w &= ~( 0xF << 4)
+
+#define PMU_GLB_PWR_STATE0_CLR_VENC0_CLR_POS      0
+#define PMU_GLB_PWR_STATE0_CLR_VENC0_CLR_LEN      4
+#define PMU_GLB_PWR_STATE0_CLR_VENC0_CLR_MASK     0x0000000F
+#define PMU_GLB_PWR_STATE0_CLR_VENC0_CLR_VAL(w)   (((w) & 0x0000000F) >> 0)
+#define PMU_GLB_PWR_STATE0_CLR_VENC0_CLR_SET(w)   w |= ( 0xF << 0)
+#define PMU_GLB_PWR_STATE0_CLR_VENC0_CLR_CLR(w)   w &= ~( 0xF << 0)
+
+// REGISTER : PWR_STATE1_SET
+
+#define PMU_GLB_PWR_STATE1_SET_ADDR      PMU_GLB_BASE_ADDR + 0x114
+#define PMU_GLB_PWR_STATE1_SET_RSTVAL    0x0
+#define PMU_GLB_PWR_STATE1_SET_ALL1      0x0
+#define PMU_GLB_PWR_STATE1_SET_ALL0      0x0
+#define PMU_GLB_PWR_STATE1_SET_ALL5A     0x0
+#define PMU_GLB_PWR_STATE1_SET_ALLA5     0x0
+
+// FIELD IN REGISTER : PWR_STATE1_SET
+
+#define PMU_GLB_PWR_STATE1_SET_CPU7_SET_POS      28
+#define PMU_GLB_PWR_STATE1_SET_CPU7_SET_LEN      4
+#define PMU_GLB_PWR_STATE1_SET_CPU7_SET_MASK     0xF0000000
+#define PMU_GLB_PWR_STATE1_SET_CPU7_SET_VAL(w)   (((w) & 0xF0000000) >> 28)
+#define PMU_GLB_PWR_STATE1_SET_CPU7_SET_SET(w)   w |= ( 0xF << 28)
+#define PMU_GLB_PWR_STATE1_SET_CPU7_SET_CLR(w)   w &= ~( 0xF << 28)
+
+#define PMU_GLB_PWR_STATE1_SET_CPU6_SET_POS      24
+#define PMU_GLB_PWR_STATE1_SET_CPU6_SET_LEN      4
+#define PMU_GLB_PWR_STATE1_SET_CPU6_SET_MASK     0x0F000000
+#define PMU_GLB_PWR_STATE1_SET_CPU6_SET_VAL(w)   (((w) & 0x0F000000) >> 24)
+#define PMU_GLB_PWR_STATE1_SET_CPU6_SET_SET(w)   w |= ( 0xF << 24)
+#define PMU_GLB_PWR_STATE1_SET_CPU6_SET_CLR(w)   w &= ~( 0xF << 24)
+
+#define PMU_GLB_PWR_STATE1_SET_CPU5_SET_POS      20
+#define PMU_GLB_PWR_STATE1_SET_CPU5_SET_LEN      4
+#define PMU_GLB_PWR_STATE1_SET_CPU5_SET_MASK     0x00F00000
+#define PMU_GLB_PWR_STATE1_SET_CPU5_SET_VAL(w)   (((w) & 0x00F00000) >> 20)
+#define PMU_GLB_PWR_STATE1_SET_CPU5_SET_SET(w)   w |= ( 0xF << 20)
+#define PMU_GLB_PWR_STATE1_SET_CPU5_SET_CLR(w)   w &= ~( 0xF << 20)
+
+#define PMU_GLB_PWR_STATE1_SET_CPU4_SET_POS      16
+#define PMU_GLB_PWR_STATE1_SET_CPU4_SET_LEN      4
+#define PMU_GLB_PWR_STATE1_SET_CPU4_SET_MASK     0x000F0000
+#define PMU_GLB_PWR_STATE1_SET_CPU4_SET_VAL(w)   (((w) & 0x000F0000) >> 16)
+#define PMU_GLB_PWR_STATE1_SET_CPU4_SET_SET(w)   w |= ( 0xF << 16)
+#define PMU_GLB_PWR_STATE1_SET_CPU4_SET_CLR(w)   w &= ~( 0xF << 16)
+
+#define PMU_GLB_PWR_STATE1_SET_CPU3_SET_POS      12
+#define PMU_GLB_PWR_STATE1_SET_CPU3_SET_LEN      4
+#define PMU_GLB_PWR_STATE1_SET_CPU3_SET_MASK     0x0000F000
+#define PMU_GLB_PWR_STATE1_SET_CPU3_SET_VAL(w)   (((w) & 0x0000F000) >> 12)
+#define PMU_GLB_PWR_STATE1_SET_CPU3_SET_SET(w)   w |= ( 0xF << 12)
+#define PMU_GLB_PWR_STATE1_SET_CPU3_SET_CLR(w)   w &= ~( 0xF << 12)
+
+#define PMU_GLB_PWR_STATE1_SET_CPU2_SET_POS      8
+#define PMU_GLB_PWR_STATE1_SET_CPU2_SET_LEN      4
+#define PMU_GLB_PWR_STATE1_SET_CPU2_SET_MASK     0x00000F00
+#define PMU_GLB_PWR_STATE1_SET_CPU2_SET_VAL(w)   (((w) & 0x00000F00) >> 8)
+#define PMU_GLB_PWR_STATE1_SET_CPU2_SET_SET(w)   w |= ( 0xF << 8)
+#define PMU_GLB_PWR_STATE1_SET_CPU2_SET_CLR(w)   w &= ~( 0xF << 8)
+
+#define PMU_GLB_PWR_STATE1_SET_CPU1_SET_POS      4
+#define PMU_GLB_PWR_STATE1_SET_CPU1_SET_LEN      4
+#define PMU_GLB_PWR_STATE1_SET_CPU1_SET_MASK     0x000000F0
+#define PMU_GLB_PWR_STATE1_SET_CPU1_SET_VAL(w)   (((w) & 0x000000F0) >> 4)
+#define PMU_GLB_PWR_STATE1_SET_CPU1_SET_SET(w)   w |= ( 0xF << 4)
+#define PMU_GLB_PWR_STATE1_SET_CPU1_SET_CLR(w)   w &= ~( 0xF << 4)
+
+#define PMU_GLB_PWR_STATE1_SET_CPU0_SET_POS      0
+#define PMU_GLB_PWR_STATE1_SET_CPU0_SET_LEN      4
+#define PMU_GLB_PWR_STATE1_SET_CPU0_SET_MASK     0x0000000F
+#define PMU_GLB_PWR_STATE1_SET_CPU0_SET_VAL(w)   (((w) & 0x0000000F) >> 0)
+#define PMU_GLB_PWR_STATE1_SET_CPU0_SET_SET(w)   w |= ( 0xF << 0)
+#define PMU_GLB_PWR_STATE1_SET_CPU0_SET_CLR(w)   w &= ~( 0xF << 0)
+
+// REGISTER : PWR_STATE1_CLR
+
+#define PMU_GLB_PWR_STATE1_CLR_ADDR      PMU_GLB_BASE_ADDR + 0x118
+#define PMU_GLB_PWR_STATE1_CLR_RSTVAL    0x0
+#define PMU_GLB_PWR_STATE1_CLR_ALL1      0x0
+#define PMU_GLB_PWR_STATE1_CLR_ALL0      0x0
+#define PMU_GLB_PWR_STATE1_CLR_ALL5A     0x0
+#define PMU_GLB_PWR_STATE1_CLR_ALLA5     0x0
+
+// FIELD IN REGISTER : PWR_STATE1_CLR
+
+#define PMU_GLB_PWR_STATE1_CLR_CPU7_CLR_POS      28
+#define PMU_GLB_PWR_STATE1_CLR_CPU7_CLR_LEN      4
+#define PMU_GLB_PWR_STATE1_CLR_CPU7_CLR_MASK     0xF0000000
+#define PMU_GLB_PWR_STATE1_CLR_CPU7_CLR_VAL(w)   (((w) & 0xF0000000) >> 28)
+#define PMU_GLB_PWR_STATE1_CLR_CPU7_CLR_SET(w)   w |= ( 0xF << 28)
+#define PMU_GLB_PWR_STATE1_CLR_CPU7_CLR_CLR(w)   w &= ~( 0xF << 28)
+
+#define PMU_GLB_PWR_STATE1_CLR_CPU6_CLR_POS      24
+#define PMU_GLB_PWR_STATE1_CLR_CPU6_CLR_LEN      4
+#define PMU_GLB_PWR_STATE1_CLR_CPU6_CLR_MASK     0x0F000000
+#define PMU_GLB_PWR_STATE1_CLR_CPU6_CLR_VAL(w)   (((w) & 0x0F000000) >> 24)
+#define PMU_GLB_PWR_STATE1_CLR_CPU6_CLR_SET(w)   w |= ( 0xF << 24)
+#define PMU_GLB_PWR_STATE1_CLR_CPU6_CLR_CLR(w)   w &= ~( 0xF << 24)
+
+#define PMU_GLB_PWR_STATE1_CLR_CPU5_CLR_POS      20
+#define PMU_GLB_PWR_STATE1_CLR_CPU5_CLR_LEN      4
+#define PMU_GLB_PWR_STATE1_CLR_CPU5_CLR_MASK     0x00F00000
+#define PMU_GLB_PWR_STATE1_CLR_CPU5_CLR_VAL(w)   (((w) & 0x00F00000) >> 20)
+#define PMU_GLB_PWR_STATE1_CLR_CPU5_CLR_SET(w)   w |= ( 0xF << 20)
+#define PMU_GLB_PWR_STATE1_CLR_CPU5_CLR_CLR(w)   w &= ~( 0xF << 20)
+
+#define PMU_GLB_PWR_STATE1_CLR_CPU4_CLR_POS      16
+#define PMU_GLB_PWR_STATE1_CLR_CPU4_CLR_LEN      4
+#define PMU_GLB_PWR_STATE1_CLR_CPU4_CLR_MASK     0x000F0000
+#define PMU_GLB_PWR_STATE1_CLR_CPU4_CLR_VAL(w)   (((w) & 0x000F0000) >> 16)
+#define PMU_GLB_PWR_STATE1_CLR_CPU4_CLR_SET(w)   w |= ( 0xF << 16)
+#define PMU_GLB_PWR_STATE1_CLR_CPU4_CLR_CLR(w)   w &= ~( 0xF << 16)
+
+#define PMU_GLB_PWR_STATE1_CLR_CPU3_CLR_POS      12
+#define PMU_GLB_PWR_STATE1_CLR_CPU3_CLR_LEN      4
+#define PMU_GLB_PWR_STATE1_CLR_CPU3_CLR_MASK     0x0000F000
+#define PMU_GLB_PWR_STATE1_CLR_CPU3_CLR_VAL(w)   (((w) & 0x0000F000) >> 12)
+#define PMU_GLB_PWR_STATE1_CLR_CPU3_CLR_SET(w)   w |= ( 0xF << 12)
+#define PMU_GLB_PWR_STATE1_CLR_CPU3_CLR_CLR(w)   w &= ~( 0xF << 12)
+
+#define PMU_GLB_PWR_STATE1_CLR_CPU2_CLR_POS      8
+#define PMU_GLB_PWR_STATE1_CLR_CPU2_CLR_LEN      4
+#define PMU_GLB_PWR_STATE1_CLR_CPU2_CLR_MASK     0x00000F00
+#define PMU_GLB_PWR_STATE1_CLR_CPU2_CLR_VAL(w)   (((w) & 0x00000F00) >> 8)
+#define PMU_GLB_PWR_STATE1_CLR_CPU2_CLR_SET(w)   w |= ( 0xF << 8)
+#define PMU_GLB_PWR_STATE1_CLR_CPU2_CLR_CLR(w)   w &= ~( 0xF << 8)
+
+#define PMU_GLB_PWR_STATE1_CLR_CPU1_CLR_POS      4
+#define PMU_GLB_PWR_STATE1_CLR_CPU1_CLR_LEN      4
+#define PMU_GLB_PWR_STATE1_CLR_CPU1_CLR_MASK     0x000000F0
+#define PMU_GLB_PWR_STATE1_CLR_CPU1_CLR_VAL(w)   (((w) & 0x000000F0) >> 4)
+#define PMU_GLB_PWR_STATE1_CLR_CPU1_CLR_SET(w)   w |= ( 0xF << 4)
+#define PMU_GLB_PWR_STATE1_CLR_CPU1_CLR_CLR(w)   w &= ~( 0xF << 4)
+
+#define PMU_GLB_PWR_STATE1_CLR_CPU0_CLR_POS      0
+#define PMU_GLB_PWR_STATE1_CLR_CPU0_CLR_LEN      4
+#define PMU_GLB_PWR_STATE1_CLR_CPU0_CLR_MASK     0x0000000F
+#define PMU_GLB_PWR_STATE1_CLR_CPU0_CLR_VAL(w)   (((w) & 0x0000000F) >> 0)
+#define PMU_GLB_PWR_STATE1_CLR_CPU0_CLR_SET(w)   w |= ( 0xF << 0)
+#define PMU_GLB_PWR_STATE1_CLR_CPU0_CLR_CLR(w)   w &= ~( 0xF << 0)
+
+// REGISTER : PWR_STATE2_SET
+
+#define PMU_GLB_PWR_STATE2_SET_ADDR      PMU_GLB_BASE_ADDR + 0x11C
+#define PMU_GLB_PWR_STATE2_SET_RSTVAL    0x0
+#define PMU_GLB_PWR_STATE2_SET_ALL1      0x0
+#define PMU_GLB_PWR_STATE2_SET_ALL0      0x0
+#define PMU_GLB_PWR_STATE2_SET_ALL5A     0x0
+#define PMU_GLB_PWR_STATE2_SET_ALLA5     0x0
+
+// FIELD IN REGISTER : PWR_STATE2_SET
+
+#define PMU_GLB_PWR_STATE2_SET_FLASH_SET_POS      28
+#define PMU_GLB_PWR_STATE2_SET_FLASH_SET_LEN      4
+#define PMU_GLB_PWR_STATE2_SET_FLASH_SET_MASK     0xF0000000
+#define PMU_GLB_PWR_STATE2_SET_FLASH_SET_VAL(w)   (((w) & 0xF0000000) >> 28)
+#define PMU_GLB_PWR_STATE2_SET_FLASH_SET_SET(w)   w |= ( 0xF << 28)
+#define PMU_GLB_PWR_STATE2_SET_FLASH_SET_CLR(w)   w &= ~( 0xF << 28)
+
+#define PMU_GLB_PWR_STATE2_SET_DDR0_SET_POS      24
+#define PMU_GLB_PWR_STATE2_SET_DDR0_SET_LEN      4
+#define PMU_GLB_PWR_STATE2_SET_DDR0_SET_MASK     0x0F000000
+#define PMU_GLB_PWR_STATE2_SET_DDR0_SET_VAL(w)   (((w) & 0x0F000000) >> 24)
+#define PMU_GLB_PWR_STATE2_SET_DDR0_SET_SET(w)   w |= ( 0xF << 24)
+#define PMU_GLB_PWR_STATE2_SET_DDR0_SET_CLR(w)   w &= ~( 0xF << 24)
+
+#define PMU_GLB_PWR_STATE2_SET_DDR1_SET_POS      20
+#define PMU_GLB_PWR_STATE2_SET_DDR1_SET_LEN      4
+#define PMU_GLB_PWR_STATE2_SET_DDR1_SET_MASK     0x00F00000
+#define PMU_GLB_PWR_STATE2_SET_DDR1_SET_VAL(w)   (((w) & 0x00F00000) >> 20)
+#define PMU_GLB_PWR_STATE2_SET_DDR1_SET_SET(w)   w |= ( 0xF << 20)
+#define PMU_GLB_PWR_STATE2_SET_DDR1_SET_CLR(w)   w &= ~( 0xF << 20)
+
+#define PMU_GLB_PWR_STATE2_SET_PERIP_SET_POS      16
+#define PMU_GLB_PWR_STATE2_SET_PERIP_SET_LEN      4
+#define PMU_GLB_PWR_STATE2_SET_PERIP_SET_MASK     0x000F0000
+#define PMU_GLB_PWR_STATE2_SET_PERIP_SET_VAL(w)   (((w) & 0x000F0000) >> 16)
+#define PMU_GLB_PWR_STATE2_SET_PERIP_SET_SET(w)   w |= ( 0xF << 16)
+#define PMU_GLB_PWR_STATE2_SET_PERIP_SET_CLR(w)   w &= ~( 0xF << 16)
+
+#define PMU_GLB_PWR_STATE2_SET_SEN_SET_POS      12
+#define PMU_GLB_PWR_STATE2_SET_SEN_SET_LEN      4
+#define PMU_GLB_PWR_STATE2_SET_SEN_SET_MASK     0x0000F000
+#define PMU_GLB_PWR_STATE2_SET_SEN_SET_VAL(w)   (((w) & 0x0000F000) >> 12)
+#define PMU_GLB_PWR_STATE2_SET_SEN_SET_SET(w)   w |= ( 0xF << 12)
+#define PMU_GLB_PWR_STATE2_SET_SEN_SET_CLR(w)   w &= ~( 0xF << 12)
+
+#define PMU_GLB_PWR_STATE2_SET_N8_SET_POS      8
+#define PMU_GLB_PWR_STATE2_SET_N8_SET_LEN      4
+#define PMU_GLB_PWR_STATE2_SET_N8_SET_MASK     0x00000F00
+#define PMU_GLB_PWR_STATE2_SET_N8_SET_VAL(w)   (((w) & 0x00000F00) >> 8)
+#define PMU_GLB_PWR_STATE2_SET_N8_SET_SET(w)   w |= ( 0xF << 8)
+#define PMU_GLB_PWR_STATE2_SET_N8_SET_CLR(w)   w &= ~( 0xF << 8)
+
+#define PMU_GLB_PWR_STATE2_SET_MM_SET_POS      4
+#define PMU_GLB_PWR_STATE2_SET_MM_SET_LEN      4
+#define PMU_GLB_PWR_STATE2_SET_MM_SET_MASK     0x000000F0
+#define PMU_GLB_PWR_STATE2_SET_MM_SET_VAL(w)   (((w) & 0x000000F0) >> 4)
+#define PMU_GLB_PWR_STATE2_SET_MM_SET_SET(w)   w |= ( 0xF << 4)
+#define PMU_GLB_PWR_STATE2_SET_MM_SET_CLR(w)   w &= ~( 0xF << 4)
+
+#define PMU_GLB_PWR_STATE2_SET_PIPE_SET_POS      0
+#define PMU_GLB_PWR_STATE2_SET_PIPE_SET_LEN      4
+#define PMU_GLB_PWR_STATE2_SET_PIPE_SET_MASK     0x0000000F
+#define PMU_GLB_PWR_STATE2_SET_PIPE_SET_VAL(w)   (((w) & 0x0000000F) >> 0)
+#define PMU_GLB_PWR_STATE2_SET_PIPE_SET_SET(w)   w |= ( 0xF << 0)
+#define PMU_GLB_PWR_STATE2_SET_PIPE_SET_CLR(w)   w &= ~( 0xF << 0)
+
+// REGISTER : PWR_STATE2_CLR
+
+#define PMU_GLB_PWR_STATE2_CLR_ADDR      PMU_GLB_BASE_ADDR + 0x120
+#define PMU_GLB_PWR_STATE2_CLR_RSTVAL    0x0
+#define PMU_GLB_PWR_STATE2_CLR_ALL1      0x0
+#define PMU_GLB_PWR_STATE2_CLR_ALL0      0x0
+#define PMU_GLB_PWR_STATE2_CLR_ALL5A     0x0
+#define PMU_GLB_PWR_STATE2_CLR_ALLA5     0x0
+
+// FIELD IN REGISTER : PWR_STATE2_CLR
+
+#define PMU_GLB_PWR_STATE2_CLR_FLASH_CLR_POS      28
+#define PMU_GLB_PWR_STATE2_CLR_FLASH_CLR_LEN      4
+#define PMU_GLB_PWR_STATE2_CLR_FLASH_CLR_MASK     0xF0000000
+#define PMU_GLB_PWR_STATE2_CLR_FLASH_CLR_VAL(w)   (((w) & 0xF0000000) >> 28)
+#define PMU_GLB_PWR_STATE2_CLR_FLASH_CLR_SET(w)   w |= ( 0xF << 28)
+#define PMU_GLB_PWR_STATE2_CLR_FLASH_CLR_CLR(w)   w &= ~( 0xF << 28)
+
+#define PMU_GLB_PWR_STATE2_CLR_DDR0_CLR_POS      24
+#define PMU_GLB_PWR_STATE2_CLR_DDR0_CLR_LEN      4
+#define PMU_GLB_PWR_STATE2_CLR_DDR0_CLR_MASK     0x0F000000
+#define PMU_GLB_PWR_STATE2_CLR_DDR0_CLR_VAL(w)   (((w) & 0x0F000000) >> 24)
+#define PMU_GLB_PWR_STATE2_CLR_DDR0_CLR_SET(w)   w |= ( 0xF << 24)
+#define PMU_GLB_PWR_STATE2_CLR_DDR0_CLR_CLR(w)   w &= ~( 0xF << 24)
+
+#define PMU_GLB_PWR_STATE2_CLR_DDR1_CLR_POS      20
+#define PMU_GLB_PWR_STATE2_CLR_DDR1_CLR_LEN      4
+#define PMU_GLB_PWR_STATE2_CLR_DDR1_CLR_MASK     0x00F00000
+#define PMU_GLB_PWR_STATE2_CLR_DDR1_CLR_VAL(w)   (((w) & 0x00F00000) >> 20)
+#define PMU_GLB_PWR_STATE2_CLR_DDR1_CLR_SET(w)   w |= ( 0xF << 20)
+#define PMU_GLB_PWR_STATE2_CLR_DDR1_CLR_CLR(w)   w &= ~( 0xF << 20)
+
+#define PMU_GLB_PWR_STATE2_CLR_PERIP_CLR_POS      16
+#define PMU_GLB_PWR_STATE2_CLR_PERIP_CLR_LEN      4
+#define PMU_GLB_PWR_STATE2_CLR_PERIP_CLR_MASK     0x000F0000
+#define PMU_GLB_PWR_STATE2_CLR_PERIP_CLR_VAL(w)   (((w) & 0x000F0000) >> 16)
+#define PMU_GLB_PWR_STATE2_CLR_PERIP_CLR_SET(w)   w |= ( 0xF << 16)
+#define PMU_GLB_PWR_STATE2_CLR_PERIP_CLR_CLR(w)   w &= ~( 0xF << 16)
+
+#define PMU_GLB_PWR_STATE2_CLR_SEN_CLR_POS      12
+#define PMU_GLB_PWR_STATE2_CLR_SEN_CLR_LEN      4
+#define PMU_GLB_PWR_STATE2_CLR_SEN_CLR_MASK     0x0000F000
+#define PMU_GLB_PWR_STATE2_CLR_SEN_CLR_VAL(w)   (((w) & 0x0000F000) >> 12)
+#define PMU_GLB_PWR_STATE2_CLR_SEN_CLR_SET(w)   w |= ( 0xF << 12)
+#define PMU_GLB_PWR_STATE2_CLR_SEN_CLR_CLR(w)   w &= ~( 0xF << 12)
+
+#define PMU_GLB_PWR_STATE2_CLR_N8_CLR_POS      8
+#define PMU_GLB_PWR_STATE2_CLR_N8_CLR_LEN      4
+#define PMU_GLB_PWR_STATE2_CLR_N8_CLR_MASK     0x00000F00
+#define PMU_GLB_PWR_STATE2_CLR_N8_CLR_VAL(w)   (((w) & 0x00000F00) >> 8)
+#define PMU_GLB_PWR_STATE2_CLR_N8_CLR_SET(w)   w |= ( 0xF << 8)
+#define PMU_GLB_PWR_STATE2_CLR_N8_CLR_CLR(w)   w &= ~( 0xF << 8)
+
+#define PMU_GLB_PWR_STATE2_CLR_MM_CLR_POS      4
+#define PMU_GLB_PWR_STATE2_CLR_MM_CLR_LEN      4
+#define PMU_GLB_PWR_STATE2_CLR_MM_CLR_MASK     0x000000F0
+#define PMU_GLB_PWR_STATE2_CLR_MM_CLR_VAL(w)   (((w) & 0x000000F0) >> 4)
+#define PMU_GLB_PWR_STATE2_CLR_MM_CLR_SET(w)   w |= ( 0xF << 4)
+#define PMU_GLB_PWR_STATE2_CLR_MM_CLR_CLR(w)   w &= ~( 0xF << 4)
+
+#define PMU_GLB_PWR_STATE2_CLR_PIPE_CLR_POS      0
+#define PMU_GLB_PWR_STATE2_CLR_PIPE_CLR_LEN      4
+#define PMU_GLB_PWR_STATE2_CLR_PIPE_CLR_MASK     0x0000000F
+#define PMU_GLB_PWR_STATE2_CLR_PIPE_CLR_VAL(w)   (((w) & 0x0000000F) >> 0)
+#define PMU_GLB_PWR_STATE2_CLR_PIPE_CLR_SET(w)   w |= ( 0xF << 0)
+#define PMU_GLB_PWR_STATE2_CLR_PIPE_CLR_CLR(w)   w &= ~( 0xF << 0)
+
+// REGISTER : PWR_STATE3_SET
+
+#define PMU_GLB_PWR_STATE3_SET_ADDR      PMU_GLB_BASE_ADDR + 0x124
+#define PMU_GLB_PWR_STATE3_SET_RSTVAL    0x0
+#define PMU_GLB_PWR_STATE3_SET_ALL1      0x0
+#define PMU_GLB_PWR_STATE3_SET_ALL0      0x0
+#define PMU_GLB_PWR_STATE3_SET_ALL5A     0x0
+#define PMU_GLB_PWR_STATE3_SET_ALLA5     0x0
+
+// FIELD IN REGISTER : PWR_STATE3_SET
+
+#define PMU_GLB_PWR_STATE3_SET_N7_SET_POS      28
+#define PMU_GLB_PWR_STATE3_SET_N7_SET_LEN      4
+#define PMU_GLB_PWR_STATE3_SET_N7_SET_MASK     0xF0000000
+#define PMU_GLB_PWR_STATE3_SET_N7_SET_VAL(w)   (((w) & 0xF0000000) >> 28)
+#define PMU_GLB_PWR_STATE3_SET_N7_SET_SET(w)   w |= ( 0xF << 28)
+#define PMU_GLB_PWR_STATE3_SET_N7_SET_CLR(w)   w &= ~( 0xF << 28)
+
+#define PMU_GLB_PWR_STATE3_SET_N6_SET_POS      24
+#define PMU_GLB_PWR_STATE3_SET_N6_SET_LEN      4
+#define PMU_GLB_PWR_STATE3_SET_N6_SET_MASK     0x0F000000
+#define PMU_GLB_PWR_STATE3_SET_N6_SET_VAL(w)   (((w) & 0x0F000000) >> 24)
+#define PMU_GLB_PWR_STATE3_SET_N6_SET_SET(w)   w |= ( 0xF << 24)
+#define PMU_GLB_PWR_STATE3_SET_N6_SET_CLR(w)   w &= ~( 0xF << 24)
+
+#define PMU_GLB_PWR_STATE3_SET_N5_SET_POS      20
+#define PMU_GLB_PWR_STATE3_SET_N5_SET_LEN      4
+#define PMU_GLB_PWR_STATE3_SET_N5_SET_MASK     0x00F00000
+#define PMU_GLB_PWR_STATE3_SET_N5_SET_VAL(w)   (((w) & 0x00F00000) >> 20)
+#define PMU_GLB_PWR_STATE3_SET_N5_SET_SET(w)   w |= ( 0xF << 20)
+#define PMU_GLB_PWR_STATE3_SET_N5_SET_CLR(w)   w &= ~( 0xF << 20)
+
+#define PMU_GLB_PWR_STATE3_SET_N4_SET_POS      16
+#define PMU_GLB_PWR_STATE3_SET_N4_SET_LEN      4
+#define PMU_GLB_PWR_STATE3_SET_N4_SET_MASK     0x000F0000
+#define PMU_GLB_PWR_STATE3_SET_N4_SET_VAL(w)   (((w) & 0x000F0000) >> 16)
+#define PMU_GLB_PWR_STATE3_SET_N4_SET_SET(w)   w |= ( 0xF << 16)
+#define PMU_GLB_PWR_STATE3_SET_N4_SET_CLR(w)   w &= ~( 0xF << 16)
+
+#define PMU_GLB_PWR_STATE3_SET_N3_SET_POS      12
+#define PMU_GLB_PWR_STATE3_SET_N3_SET_LEN      4
+#define PMU_GLB_PWR_STATE3_SET_N3_SET_MASK     0x0000F000
+#define PMU_GLB_PWR_STATE3_SET_N3_SET_VAL(w)   (((w) & 0x0000F000) >> 12)
+#define PMU_GLB_PWR_STATE3_SET_N3_SET_SET(w)   w |= ( 0xF << 12)
+#define PMU_GLB_PWR_STATE3_SET_N3_SET_CLR(w)   w &= ~( 0xF << 12)
+
+#define PMU_GLB_PWR_STATE3_SET_N2_SET_POS      8
+#define PMU_GLB_PWR_STATE3_SET_N2_SET_LEN      4
+#define PMU_GLB_PWR_STATE3_SET_N2_SET_MASK     0x00000F00
+#define PMU_GLB_PWR_STATE3_SET_N2_SET_VAL(w)   (((w) & 0x00000F00) >> 8)
+#define PMU_GLB_PWR_STATE3_SET_N2_SET_SET(w)   w |= ( 0xF << 8)
+#define PMU_GLB_PWR_STATE3_SET_N2_SET_CLR(w)   w &= ~( 0xF << 8)
+
+#define PMU_GLB_PWR_STATE3_SET_N1_SET_POS      4
+#define PMU_GLB_PWR_STATE3_SET_N1_SET_LEN      4
+#define PMU_GLB_PWR_STATE3_SET_N1_SET_MASK     0x000000F0
+#define PMU_GLB_PWR_STATE3_SET_N1_SET_VAL(w)   (((w) & 0x000000F0) >> 4)
+#define PMU_GLB_PWR_STATE3_SET_N1_SET_SET(w)   w |= ( 0xF << 4)
+#define PMU_GLB_PWR_STATE3_SET_N1_SET_CLR(w)   w &= ~( 0xF << 4)
+
+#define PMU_GLB_PWR_STATE3_SET_N0_SET_POS      0
+#define PMU_GLB_PWR_STATE3_SET_N0_SET_LEN      4
+#define PMU_GLB_PWR_STATE3_SET_N0_SET_MASK     0x0000000F
+#define PMU_GLB_PWR_STATE3_SET_N0_SET_VAL(w)   (((w) & 0x0000000F) >> 0)
+#define PMU_GLB_PWR_STATE3_SET_N0_SET_SET(w)   w |= ( 0xF << 0)
+#define PMU_GLB_PWR_STATE3_SET_N0_SET_CLR(w)   w &= ~( 0xF << 0)
+
+// REGISTER : PWR_STATE3_CLR
+
+#define PMU_GLB_PWR_STATE3_CLR_ADDR      PMU_GLB_BASE_ADDR + 0x128
+#define PMU_GLB_PWR_STATE3_CLR_RSTVAL    0x0
+#define PMU_GLB_PWR_STATE3_CLR_ALL1      0x0
+#define PMU_GLB_PWR_STATE3_CLR_ALL0      0x0
+#define PMU_GLB_PWR_STATE3_CLR_ALL5A     0x0
+#define PMU_GLB_PWR_STATE3_CLR_ALLA5     0x0
+
+// FIELD IN REGISTER : PWR_STATE3_CLR
+
+#define PMU_GLB_PWR_STATE3_CLR_N7_CLR_POS      28
+#define PMU_GLB_PWR_STATE3_CLR_N7_CLR_LEN      4
+#define PMU_GLB_PWR_STATE3_CLR_N7_CLR_MASK     0xF0000000
+#define PMU_GLB_PWR_STATE3_CLR_N7_CLR_VAL(w)   (((w) & 0xF0000000) >> 28)
+#define PMU_GLB_PWR_STATE3_CLR_N7_CLR_SET(w)   w |= ( 0xF << 28)
+#define PMU_GLB_PWR_STATE3_CLR_N7_CLR_CLR(w)   w &= ~( 0xF << 28)
+
+#define PMU_GLB_PWR_STATE3_CLR_N6_CLR_POS      24
+#define PMU_GLB_PWR_STATE3_CLR_N6_CLR_LEN      4
+#define PMU_GLB_PWR_STATE3_CLR_N6_CLR_MASK     0x0F000000
+#define PMU_GLB_PWR_STATE3_CLR_N6_CLR_VAL(w)   (((w) & 0x0F000000) >> 24)
+#define PMU_GLB_PWR_STATE3_CLR_N6_CLR_SET(w)   w |= ( 0xF << 24)
+#define PMU_GLB_PWR_STATE3_CLR_N6_CLR_CLR(w)   w &= ~( 0xF << 24)
+
+#define PMU_GLB_PWR_STATE3_CLR_N5_CLR_POS      20
+#define PMU_GLB_PWR_STATE3_CLR_N5_CLR_LEN      4
+#define PMU_GLB_PWR_STATE3_CLR_N5_CLR_MASK     0x00F00000
+#define PMU_GLB_PWR_STATE3_CLR_N5_CLR_VAL(w)   (((w) & 0x00F00000) >> 20)
+#define PMU_GLB_PWR_STATE3_CLR_N5_CLR_SET(w)   w |= ( 0xF << 20)
+#define PMU_GLB_PWR_STATE3_CLR_N5_CLR_CLR(w)   w &= ~( 0xF << 20)
+
+#define PMU_GLB_PWR_STATE3_CLR_N4_CLR_POS      16
+#define PMU_GLB_PWR_STATE3_CLR_N4_CLR_LEN      4
+#define PMU_GLB_PWR_STATE3_CLR_N4_CLR_MASK     0x000F0000
+#define PMU_GLB_PWR_STATE3_CLR_N4_CLR_VAL(w)   (((w) & 0x000F0000) >> 16)
+#define PMU_GLB_PWR_STATE3_CLR_N4_CLR_SET(w)   w |= ( 0xF << 16)
+#define PMU_GLB_PWR_STATE3_CLR_N4_CLR_CLR(w)   w &= ~( 0xF << 16)
+
+#define PMU_GLB_PWR_STATE3_CLR_N3_CLR_POS      12
+#define PMU_GLB_PWR_STATE3_CLR_N3_CLR_LEN      4
+#define PMU_GLB_PWR_STATE3_CLR_N3_CLR_MASK     0x0000F000
+#define PMU_GLB_PWR_STATE3_CLR_N3_CLR_VAL(w)   (((w) & 0x0000F000) >> 12)
+#define PMU_GLB_PWR_STATE3_CLR_N3_CLR_SET(w)   w |= ( 0xF << 12)
+#define PMU_GLB_PWR_STATE3_CLR_N3_CLR_CLR(w)   w &= ~( 0xF << 12)
+
+#define PMU_GLB_PWR_STATE3_CLR_N2_CLR_POS      8
+#define PMU_GLB_PWR_STATE3_CLR_N2_CLR_LEN      4
+#define PMU_GLB_PWR_STATE3_CLR_N2_CLR_MASK     0x00000F00
+#define PMU_GLB_PWR_STATE3_CLR_N2_CLR_VAL(w)   (((w) & 0x00000F00) >> 8)
+#define PMU_GLB_PWR_STATE3_CLR_N2_CLR_SET(w)   w |= ( 0xF << 8)
+#define PMU_GLB_PWR_STATE3_CLR_N2_CLR_CLR(w)   w &= ~( 0xF << 8)
+
+#define PMU_GLB_PWR_STATE3_CLR_N1_CLR_POS      4
+#define PMU_GLB_PWR_STATE3_CLR_N1_CLR_LEN      4
+#define PMU_GLB_PWR_STATE3_CLR_N1_CLR_MASK     0x000000F0
+#define PMU_GLB_PWR_STATE3_CLR_N1_CLR_VAL(w)   (((w) & 0x000000F0) >> 4)
+#define PMU_GLB_PWR_STATE3_CLR_N1_CLR_SET(w)   w |= ( 0xF << 4)
+#define PMU_GLB_PWR_STATE3_CLR_N1_CLR_CLR(w)   w &= ~( 0xF << 4)
+
+#define PMU_GLB_PWR_STATE3_CLR_N0_CLR_POS      0
+#define PMU_GLB_PWR_STATE3_CLR_N0_CLR_LEN      4
+#define PMU_GLB_PWR_STATE3_CLR_N0_CLR_MASK     0x0000000F
+#define PMU_GLB_PWR_STATE3_CLR_N0_CLR_VAL(w)   (((w) & 0x0000000F) >> 0)
+#define PMU_GLB_PWR_STATE3_CLR_N0_CLR_SET(w)   w |= ( 0xF << 0)
+#define PMU_GLB_PWR_STATE3_CLR_N0_CLR_CLR(w)   w &= ~( 0xF << 0)
+
+// REGISTER : PWR_WAIT0_SET
+
+#define PMU_GLB_PWR_WAIT0_SET_ADDR      PMU_GLB_BASE_ADDR + 0x12C
+#define PMU_GLB_PWR_WAIT0_SET_RSTVAL    0x0
+#define PMU_GLB_PWR_WAIT0_SET_ALL1      0x0
+#define PMU_GLB_PWR_WAIT0_SET_ALL0      0x0
+#define PMU_GLB_PWR_WAIT0_SET_ALL5A     0x0
+#define PMU_GLB_PWR_WAIT0_SET_ALLA5     0x0
+
+// FIELD IN REGISTER : PWR_WAIT0_SET
+
+#define PMU_GLB_PWR_WAIT0_SET_DSP_SET_POS      24
+#define PMU_GLB_PWR_WAIT0_SET_DSP_SET_LEN      8
+#define PMU_GLB_PWR_WAIT0_SET_DSP_SET_MASK     0xFF000000
+#define PMU_GLB_PWR_WAIT0_SET_DSP_SET_VAL(w)   (((w) & 0xFF000000) >> 24)
+#define PMU_GLB_PWR_WAIT0_SET_DSP_SET_SET(w)   w |= ( 0xFF << 24)
+#define PMU_GLB_PWR_WAIT0_SET_DSP_SET_CLR(w)   w &= ~( 0xFF << 24)
+
+#define PMU_GLB_PWR_WAIT0_SET_VDEC_SET_POS      16
+#define PMU_GLB_PWR_WAIT0_SET_VDEC_SET_LEN      8
+#define PMU_GLB_PWR_WAIT0_SET_VDEC_SET_MASK     0x00FF0000
+#define PMU_GLB_PWR_WAIT0_SET_VDEC_SET_VAL(w)   (((w) & 0x00FF0000) >> 16)
+#define PMU_GLB_PWR_WAIT0_SET_VDEC_SET_SET(w)   w |= ( 0xFF << 16)
+#define PMU_GLB_PWR_WAIT0_SET_VDEC_SET_CLR(w)   w &= ~( 0xFF << 16)
+
+#define PMU_GLB_PWR_WAIT0_SET_VENC1_SET_POS      8
+#define PMU_GLB_PWR_WAIT0_SET_VENC1_SET_LEN      8
+#define PMU_GLB_PWR_WAIT0_SET_VENC1_SET_MASK     0x0000FF00
+#define PMU_GLB_PWR_WAIT0_SET_VENC1_SET_VAL(w)   (((w) & 0x0000FF00) >> 8)
+#define PMU_GLB_PWR_WAIT0_SET_VENC1_SET_SET(w)   w |= ( 0xFF << 8)
+#define PMU_GLB_PWR_WAIT0_SET_VENC1_SET_CLR(w)   w &= ~( 0xFF << 8)
+
+#define PMU_GLB_PWR_WAIT0_SET_VENC0_SET_POS      0
+#define PMU_GLB_PWR_WAIT0_SET_VENC0_SET_LEN      8
+#define PMU_GLB_PWR_WAIT0_SET_VENC0_SET_MASK     0x000000FF
+#define PMU_GLB_PWR_WAIT0_SET_VENC0_SET_VAL(w)   (((w) & 0x000000FF) >> 0)
+#define PMU_GLB_PWR_WAIT0_SET_VENC0_SET_SET(w)   w |= ( 0xFF << 0)
+#define PMU_GLB_PWR_WAIT0_SET_VENC0_SET_CLR(w)   w &= ~( 0xFF << 0)
+
+// REGISTER : PWR_WAIT0_CLR
+
+#define PMU_GLB_PWR_WAIT0_CLR_ADDR      PMU_GLB_BASE_ADDR + 0x130
+#define PMU_GLB_PWR_WAIT0_CLR_RSTVAL    0x0
+#define PMU_GLB_PWR_WAIT0_CLR_ALL1      0x0
+#define PMU_GLB_PWR_WAIT0_CLR_ALL0      0x0
+#define PMU_GLB_PWR_WAIT0_CLR_ALL5A     0x0
+#define PMU_GLB_PWR_WAIT0_CLR_ALLA5     0x0
+
+// FIELD IN REGISTER : PWR_WAIT0_CLR
+
+#define PMU_GLB_PWR_WAIT0_CLR_DSP_CLR_POS      24
+#define PMU_GLB_PWR_WAIT0_CLR_DSP_CLR_LEN      8
+#define PMU_GLB_PWR_WAIT0_CLR_DSP_CLR_MASK     0xFF000000
+#define PMU_GLB_PWR_WAIT0_CLR_DSP_CLR_VAL(w)   (((w) & 0xFF000000) >> 24)
+#define PMU_GLB_PWR_WAIT0_CLR_DSP_CLR_SET(w)   w |= ( 0xFF << 24)
+#define PMU_GLB_PWR_WAIT0_CLR_DSP_CLR_CLR(w)   w &= ~( 0xFF << 24)
+
+#define PMU_GLB_PWR_WAIT0_CLR_VDEC_CLR_POS      16
+#define PMU_GLB_PWR_WAIT0_CLR_VDEC_CLR_LEN      8
+#define PMU_GLB_PWR_WAIT0_CLR_VDEC_CLR_MASK     0x00FF0000
+#define PMU_GLB_PWR_WAIT0_CLR_VDEC_CLR_VAL(w)   (((w) & 0x00FF0000) >> 16)
+#define PMU_GLB_PWR_WAIT0_CLR_VDEC_CLR_SET(w)   w |= ( 0xFF << 16)
+#define PMU_GLB_PWR_WAIT0_CLR_VDEC_CLR_CLR(w)   w &= ~( 0xFF << 16)
+
+#define PMU_GLB_PWR_WAIT0_CLR_VENC1_CLR_POS      8
+#define PMU_GLB_PWR_WAIT0_CLR_VENC1_CLR_LEN      8
+#define PMU_GLB_PWR_WAIT0_CLR_VENC1_CLR_MASK     0x0000FF00
+#define PMU_GLB_PWR_WAIT0_CLR_VENC1_CLR_VAL(w)   (((w) & 0x0000FF00) >> 8)
+#define PMU_GLB_PWR_WAIT0_CLR_VENC1_CLR_SET(w)   w |= ( 0xFF << 8)
+#define PMU_GLB_PWR_WAIT0_CLR_VENC1_CLR_CLR(w)   w &= ~( 0xFF << 8)
+
+#define PMU_GLB_PWR_WAIT0_CLR_VENC0_CLR_POS      0
+#define PMU_GLB_PWR_WAIT0_CLR_VENC0_CLR_LEN      8
+#define PMU_GLB_PWR_WAIT0_CLR_VENC0_CLR_MASK     0x000000FF
+#define PMU_GLB_PWR_WAIT0_CLR_VENC0_CLR_VAL(w)   (((w) & 0x000000FF) >> 0)
+#define PMU_GLB_PWR_WAIT0_CLR_VENC0_CLR_SET(w)   w |= ( 0xFF << 0)
+#define PMU_GLB_PWR_WAIT0_CLR_VENC0_CLR_CLR(w)   w &= ~( 0xFF << 0)
+
+// REGISTER : PWR_WAIT1_SET
+
+#define PMU_GLB_PWR_WAIT1_SET_ADDR      PMU_GLB_BASE_ADDR + 0x134
+#define PMU_GLB_PWR_WAIT1_SET_RSTVAL    0x0
+#define PMU_GLB_PWR_WAIT1_SET_ALL1      0x0
+#define PMU_GLB_PWR_WAIT1_SET_ALL0      0x0
+#define PMU_GLB_PWR_WAIT1_SET_ALL5A     0x0
+#define PMU_GLB_PWR_WAIT1_SET_ALLA5     0x0
+
+// FIELD IN REGISTER : PWR_WAIT1_SET
+
+#define PMU_GLB_PWR_WAIT1_SET_CPU7_SET_POS      24
+#define PMU_GLB_PWR_WAIT1_SET_CPU7_SET_LEN      8
+#define PMU_GLB_PWR_WAIT1_SET_CPU7_SET_MASK     0xFF000000
+#define PMU_GLB_PWR_WAIT1_SET_CPU7_SET_VAL(w)   (((w) & 0xFF000000) >> 24)
+#define PMU_GLB_PWR_WAIT1_SET_CPU7_SET_SET(w)   w |= ( 0xFF << 24)
+#define PMU_GLB_PWR_WAIT1_SET_CPU7_SET_CLR(w)   w &= ~( 0xFF << 24)
+
+#define PMU_GLB_PWR_WAIT1_SET_CPU6_SET_POS      16
+#define PMU_GLB_PWR_WAIT1_SET_CPU6_SET_LEN      8
+#define PMU_GLB_PWR_WAIT1_SET_CPU6_SET_MASK     0x00FF0000
+#define PMU_GLB_PWR_WAIT1_SET_CPU6_SET_VAL(w)   (((w) & 0x00FF0000) >> 16)
+#define PMU_GLB_PWR_WAIT1_SET_CPU6_SET_SET(w)   w |= ( 0xFF << 16)
+#define PMU_GLB_PWR_WAIT1_SET_CPU6_SET_CLR(w)   w &= ~( 0xFF << 16)
+
+#define PMU_GLB_PWR_WAIT1_SET_CPU5_SET_POS      8
+#define PMU_GLB_PWR_WAIT1_SET_CPU5_SET_LEN      8
+#define PMU_GLB_PWR_WAIT1_SET_CPU5_SET_MASK     0x0000FF00
+#define PMU_GLB_PWR_WAIT1_SET_CPU5_SET_VAL(w)   (((w) & 0x0000FF00) >> 8)
+#define PMU_GLB_PWR_WAIT1_SET_CPU5_SET_SET(w)   w |= ( 0xFF << 8)
+#define PMU_GLB_PWR_WAIT1_SET_CPU5_SET_CLR(w)   w &= ~( 0xFF << 8)
+
+#define PMU_GLB_PWR_WAIT1_SET_CPU4_SET_POS      0
+#define PMU_GLB_PWR_WAIT1_SET_CPU4_SET_LEN      8
+#define PMU_GLB_PWR_WAIT1_SET_CPU4_SET_MASK     0x000000FF
+#define PMU_GLB_PWR_WAIT1_SET_CPU4_SET_VAL(w)   (((w) & 0x000000FF) >> 0)
+#define PMU_GLB_PWR_WAIT1_SET_CPU4_SET_SET(w)   w |= ( 0xFF << 0)
+#define PMU_GLB_PWR_WAIT1_SET_CPU4_SET_CLR(w)   w &= ~( 0xFF << 0)
+
+// REGISTER : PWR_WAIT1_CLR
+
+#define PMU_GLB_PWR_WAIT1_CLR_ADDR      PMU_GLB_BASE_ADDR + 0x138
+#define PMU_GLB_PWR_WAIT1_CLR_RSTVAL    0x0
+#define PMU_GLB_PWR_WAIT1_CLR_ALL1      0x0
+#define PMU_GLB_PWR_WAIT1_CLR_ALL0      0x0
+#define PMU_GLB_PWR_WAIT1_CLR_ALL5A     0x0
+#define PMU_GLB_PWR_WAIT1_CLR_ALLA5     0x0
+
+// FIELD IN REGISTER : PWR_WAIT1_CLR
+
+#define PMU_GLB_PWR_WAIT1_CLR_CPU7_CLR_POS      24
+#define PMU_GLB_PWR_WAIT1_CLR_CPU7_CLR_LEN      8
+#define PMU_GLB_PWR_WAIT1_CLR_CPU7_CLR_MASK     0xFF000000
+#define PMU_GLB_PWR_WAIT1_CLR_CPU7_CLR_VAL(w)   (((w) & 0xFF000000) >> 24)
+#define PMU_GLB_PWR_WAIT1_CLR_CPU7_CLR_SET(w)   w |= ( 0xFF << 24)
+#define PMU_GLB_PWR_WAIT1_CLR_CPU7_CLR_CLR(w)   w &= ~( 0xFF << 24)
+
+#define PMU_GLB_PWR_WAIT1_CLR_CPU6_CLR_POS      16
+#define PMU_GLB_PWR_WAIT1_CLR_CPU6_CLR_LEN      8
+#define PMU_GLB_PWR_WAIT1_CLR_CPU6_CLR_MASK     0x00FF0000
+#define PMU_GLB_PWR_WAIT1_CLR_CPU6_CLR_VAL(w)   (((w) & 0x00FF0000) >> 16)
+#define PMU_GLB_PWR_WAIT1_CLR_CPU6_CLR_SET(w)   w |= ( 0xFF << 16)
+#define PMU_GLB_PWR_WAIT1_CLR_CPU6_CLR_CLR(w)   w &= ~( 0xFF << 16)
+
+#define PMU_GLB_PWR_WAIT1_CLR_CPU5_CLR_POS      8
+#define PMU_GLB_PWR_WAIT1_CLR_CPU5_CLR_LEN      8
+#define PMU_GLB_PWR_WAIT1_CLR_CPU5_CLR_MASK     0x0000FF00
+#define PMU_GLB_PWR_WAIT1_CLR_CPU5_CLR_VAL(w)   (((w) & 0x0000FF00) >> 8)
+#define PMU_GLB_PWR_WAIT1_CLR_CPU5_CLR_SET(w)   w |= ( 0xFF << 8)
+#define PMU_GLB_PWR_WAIT1_CLR_CPU5_CLR_CLR(w)   w &= ~( 0xFF << 8)
+
+#define PMU_GLB_PWR_WAIT1_CLR_CPU4_CLR_POS      0
+#define PMU_GLB_PWR_WAIT1_CLR_CPU4_CLR_LEN      8
+#define PMU_GLB_PWR_WAIT1_CLR_CPU4_CLR_MASK     0x000000FF
+#define PMU_GLB_PWR_WAIT1_CLR_CPU4_CLR_VAL(w)   (((w) & 0x000000FF) >> 0)
+#define PMU_GLB_PWR_WAIT1_CLR_CPU4_CLR_SET(w)   w |= ( 0xFF << 0)
+#define PMU_GLB_PWR_WAIT1_CLR_CPU4_CLR_CLR(w)   w &= ~( 0xFF << 0)
+
+// REGISTER : PWR_WAIT2_SET
+
+#define PMU_GLB_PWR_WAIT2_SET_ADDR      PMU_GLB_BASE_ADDR + 0x13C
+#define PMU_GLB_PWR_WAIT2_SET_RSTVAL    0x0
+#define PMU_GLB_PWR_WAIT2_SET_ALL1      0x0
+#define PMU_GLB_PWR_WAIT2_SET_ALL0      0x0
+#define PMU_GLB_PWR_WAIT2_SET_ALL5A     0x0
+#define PMU_GLB_PWR_WAIT2_SET_ALLA5     0x0
+
+// FIELD IN REGISTER : PWR_WAIT2_SET
+
+#define PMU_GLB_PWR_WAIT2_SET_CPU3_SET_POS      24
+#define PMU_GLB_PWR_WAIT2_SET_CPU3_SET_LEN      8
+#define PMU_GLB_PWR_WAIT2_SET_CPU3_SET_MASK     0xFF000000
+#define PMU_GLB_PWR_WAIT2_SET_CPU3_SET_VAL(w)   (((w) & 0xFF000000) >> 24)
+#define PMU_GLB_PWR_WAIT2_SET_CPU3_SET_SET(w)   w |= ( 0xFF << 24)
+#define PMU_GLB_PWR_WAIT2_SET_CPU3_SET_CLR(w)   w &= ~( 0xFF << 24)
+
+#define PMU_GLB_PWR_WAIT2_SET_CPU2_SET_POS      16
+#define PMU_GLB_PWR_WAIT2_SET_CPU2_SET_LEN      8
+#define PMU_GLB_PWR_WAIT2_SET_CPU2_SET_MASK     0x00FF0000
+#define PMU_GLB_PWR_WAIT2_SET_CPU2_SET_VAL(w)   (((w) & 0x00FF0000) >> 16)
+#define PMU_GLB_PWR_WAIT2_SET_CPU2_SET_SET(w)   w |= ( 0xFF << 16)
+#define PMU_GLB_PWR_WAIT2_SET_CPU2_SET_CLR(w)   w &= ~( 0xFF << 16)
+
+#define PMU_GLB_PWR_WAIT2_SET_CPU1_SET_POS      8
+#define PMU_GLB_PWR_WAIT2_SET_CPU1_SET_LEN      8
+#define PMU_GLB_PWR_WAIT2_SET_CPU1_SET_MASK     0x0000FF00
+#define PMU_GLB_PWR_WAIT2_SET_CPU1_SET_VAL(w)   (((w) & 0x0000FF00) >> 8)
+#define PMU_GLB_PWR_WAIT2_SET_CPU1_SET_SET(w)   w |= ( 0xFF << 8)
+#define PMU_GLB_PWR_WAIT2_SET_CPU1_SET_CLR(w)   w &= ~( 0xFF << 8)
+
+#define PMU_GLB_PWR_WAIT2_SET_CPU0_SET_POS      0
+#define PMU_GLB_PWR_WAIT2_SET_CPU0_SET_LEN      8
+#define PMU_GLB_PWR_WAIT2_SET_CPU0_SET_MASK     0x000000FF
+#define PMU_GLB_PWR_WAIT2_SET_CPU0_SET_VAL(w)   (((w) & 0x000000FF) >> 0)
+#define PMU_GLB_PWR_WAIT2_SET_CPU0_SET_SET(w)   w |= ( 0xFF << 0)
+#define PMU_GLB_PWR_WAIT2_SET_CPU0_SET_CLR(w)   w &= ~( 0xFF << 0)
+
+// REGISTER : PWR_WAIT2_CLR
+
+#define PMU_GLB_PWR_WAIT2_CLR_ADDR      PMU_GLB_BASE_ADDR + 0x140
+#define PMU_GLB_PWR_WAIT2_CLR_RSTVAL    0x0
+#define PMU_GLB_PWR_WAIT2_CLR_ALL1      0x0
+#define PMU_GLB_PWR_WAIT2_CLR_ALL0      0x0
+#define PMU_GLB_PWR_WAIT2_CLR_ALL5A     0x0
+#define PMU_GLB_PWR_WAIT2_CLR_ALLA5     0x0
+
+// FIELD IN REGISTER : PWR_WAIT2_CLR
+
+#define PMU_GLB_PWR_WAIT2_CLR_CPU3_CLR_POS      24
+#define PMU_GLB_PWR_WAIT2_CLR_CPU3_CLR_LEN      8
+#define PMU_GLB_PWR_WAIT2_CLR_CPU3_CLR_MASK     0xFF000000
+#define PMU_GLB_PWR_WAIT2_CLR_CPU3_CLR_VAL(w)   (((w) & 0xFF000000) >> 24)
+#define PMU_GLB_PWR_WAIT2_CLR_CPU3_CLR_SET(w)   w |= ( 0xFF << 24)
+#define PMU_GLB_PWR_WAIT2_CLR_CPU3_CLR_CLR(w)   w &= ~( 0xFF << 24)
+
+#define PMU_GLB_PWR_WAIT2_CLR_CPU2_CLR_POS      16
+#define PMU_GLB_PWR_WAIT2_CLR_CPU2_CLR_LEN      8
+#define PMU_GLB_PWR_WAIT2_CLR_CPU2_CLR_MASK     0x00FF0000
+#define PMU_GLB_PWR_WAIT2_CLR_CPU2_CLR_VAL(w)   (((w) & 0x00FF0000) >> 16)
+#define PMU_GLB_PWR_WAIT2_CLR_CPU2_CLR_SET(w)   w |= ( 0xFF << 16)
+#define PMU_GLB_PWR_WAIT2_CLR_CPU2_CLR_CLR(w)   w &= ~( 0xFF << 16)
+
+#define PMU_GLB_PWR_WAIT2_CLR_CPU1_CLR_POS      8
+#define PMU_GLB_PWR_WAIT2_CLR_CPU1_CLR_LEN      8
+#define PMU_GLB_PWR_WAIT2_CLR_CPU1_CLR_MASK     0x0000FF00
+#define PMU_GLB_PWR_WAIT2_CLR_CPU1_CLR_VAL(w)   (((w) & 0x0000FF00) >> 8)
+#define PMU_GLB_PWR_WAIT2_CLR_CPU1_CLR_SET(w)   w |= ( 0xFF << 8)
+#define PMU_GLB_PWR_WAIT2_CLR_CPU1_CLR_CLR(w)   w &= ~( 0xFF << 8)
+
+#define PMU_GLB_PWR_WAIT2_CLR_CPU0_CLR_POS      0
+#define PMU_GLB_PWR_WAIT2_CLR_CPU0_CLR_LEN      8
+#define PMU_GLB_PWR_WAIT2_CLR_CPU0_CLR_MASK     0x000000FF
+#define PMU_GLB_PWR_WAIT2_CLR_CPU0_CLR_VAL(w)   (((w) & 0x000000FF) >> 0)
+#define PMU_GLB_PWR_WAIT2_CLR_CPU0_CLR_SET(w)   w |= ( 0xFF << 0)
+#define PMU_GLB_PWR_WAIT2_CLR_CPU0_CLR_CLR(w)   w &= ~( 0xFF << 0)
+
+// REGISTER : PWR_WAIT3_SET
+
+#define PMU_GLB_PWR_WAIT3_SET_ADDR      PMU_GLB_BASE_ADDR + 0x144
+#define PMU_GLB_PWR_WAIT3_SET_RSTVAL    0x0
+#define PMU_GLB_PWR_WAIT3_SET_ALL1      0x0
+#define PMU_GLB_PWR_WAIT3_SET_ALL0      0x0
+#define PMU_GLB_PWR_WAIT3_SET_ALL5A     0x0
+#define PMU_GLB_PWR_WAIT3_SET_ALLA5     0x0
+
+// FIELD IN REGISTER : PWR_WAIT3_SET
+
+#define PMU_GLB_PWR_WAIT3_SET_ISP_SET_POS      16
+#define PMU_GLB_PWR_WAIT3_SET_ISP_SET_LEN      8
+#define PMU_GLB_PWR_WAIT3_SET_ISP_SET_MASK     0x00FF0000
+#define PMU_GLB_PWR_WAIT3_SET_ISP_SET_VAL(w)   (((w) & 0x00FF0000) >> 16)
+#define PMU_GLB_PWR_WAIT3_SET_ISP_SET_SET(w)   w |= ( 0xFF << 16)
+#define PMU_GLB_PWR_WAIT3_SET_ISP_SET_CLR(w)   w &= ~( 0xFF << 16)
+
+#define PMU_GLB_PWR_WAIT3_SET_CPU_SET_POS      8
+#define PMU_GLB_PWR_WAIT3_SET_CPU_SET_LEN      8
+#define PMU_GLB_PWR_WAIT3_SET_CPU_SET_MASK     0x0000FF00
+#define PMU_GLB_PWR_WAIT3_SET_CPU_SET_VAL(w)   (((w) & 0x0000FF00) >> 8)
+#define PMU_GLB_PWR_WAIT3_SET_CPU_SET_SET(w)   w |= ( 0xFF << 8)
+#define PMU_GLB_PWR_WAIT3_SET_CPU_SET_CLR(w)   w &= ~( 0xFF << 8)
+
+#define PMU_GLB_PWR_WAIT3_SET_NPU_SET_POS      0
+#define PMU_GLB_PWR_WAIT3_SET_NPU_SET_LEN      8
+#define PMU_GLB_PWR_WAIT3_SET_NPU_SET_MASK     0x000000FF
+#define PMU_GLB_PWR_WAIT3_SET_NPU_SET_VAL(w)   (((w) & 0x000000FF) >> 0)
+#define PMU_GLB_PWR_WAIT3_SET_NPU_SET_SET(w)   w |= ( 0xFF << 0)
+#define PMU_GLB_PWR_WAIT3_SET_NPU_SET_CLR(w)   w &= ~( 0xFF << 0)
+
+// REGISTER : PWR_WAIT3_CLR
+
+#define PMU_GLB_PWR_WAIT3_CLR_ADDR      PMU_GLB_BASE_ADDR + 0x148
+#define PMU_GLB_PWR_WAIT3_CLR_RSTVAL    0x0
+#define PMU_GLB_PWR_WAIT3_CLR_ALL1      0x0
+#define PMU_GLB_PWR_WAIT3_CLR_ALL0      0x0
+#define PMU_GLB_PWR_WAIT3_CLR_ALL5A     0x0
+#define PMU_GLB_PWR_WAIT3_CLR_ALLA5     0x0
+
+// FIELD IN REGISTER : PWR_WAIT3_CLR
+
+#define PMU_GLB_PWR_WAIT3_CLR_ISP_CLR_POS      16
+#define PMU_GLB_PWR_WAIT3_CLR_ISP_CLR_LEN      8
+#define PMU_GLB_PWR_WAIT3_CLR_ISP_CLR_MASK     0x00FF0000
+#define PMU_GLB_PWR_WAIT3_CLR_ISP_CLR_VAL(w)   (((w) & 0x00FF0000) >> 16)
+#define PMU_GLB_PWR_WAIT3_CLR_ISP_CLR_SET(w)   w |= ( 0xFF << 16)
+#define PMU_GLB_PWR_WAIT3_CLR_ISP_CLR_CLR(w)   w &= ~( 0xFF << 16)
+
+#define PMU_GLB_PWR_WAIT3_CLR_CPU_CLR_POS      8
+#define PMU_GLB_PWR_WAIT3_CLR_CPU_CLR_LEN      8
+#define PMU_GLB_PWR_WAIT3_CLR_CPU_CLR_MASK     0x0000FF00
+#define PMU_GLB_PWR_WAIT3_CLR_CPU_CLR_VAL(w)   (((w) & 0x0000FF00) >> 8)
+#define PMU_GLB_PWR_WAIT3_CLR_CPU_CLR_SET(w)   w |= ( 0xFF << 8)
+#define PMU_GLB_PWR_WAIT3_CLR_CPU_CLR_CLR(w)   w &= ~( 0xFF << 8)
+
+#define PMU_GLB_PWR_WAIT3_CLR_NPU_CLR_POS      0
+#define PMU_GLB_PWR_WAIT3_CLR_NPU_CLR_LEN      8
+#define PMU_GLB_PWR_WAIT3_CLR_NPU_CLR_MASK     0x000000FF
+#define PMU_GLB_PWR_WAIT3_CLR_NPU_CLR_VAL(w)   (((w) & 0x000000FF) >> 0)
+#define PMU_GLB_PWR_WAIT3_CLR_NPU_CLR_SET(w)   w |= ( 0xFF << 0)
+#define PMU_GLB_PWR_WAIT3_CLR_NPU_CLR_CLR(w)   w &= ~( 0xFF << 0)
+
+// REGISTER : PWR_WAIT4_SET
+
+#define PMU_GLB_PWR_WAIT4_SET_ADDR      PMU_GLB_BASE_ADDR + 0x14C
+#define PMU_GLB_PWR_WAIT4_SET_RSTVAL    0x0
+#define PMU_GLB_PWR_WAIT4_SET_ALL1      0x0
+#define PMU_GLB_PWR_WAIT4_SET_ALL0      0x0
+#define PMU_GLB_PWR_WAIT4_SET_ALL5A     0x0
+#define PMU_GLB_PWR_WAIT4_SET_ALLA5     0x0
+
+// FIELD IN REGISTER : PWR_WAIT4_SET
+
+#define PMU_GLB_PWR_WAIT4_SET_NN_CORE_SET_POS      16
+#define PMU_GLB_PWR_WAIT4_SET_NN_CORE_SET_LEN      8
+#define PMU_GLB_PWR_WAIT4_SET_NN_CORE_SET_MASK     0x00FF0000
+#define PMU_GLB_PWR_WAIT4_SET_NN_CORE_SET_VAL(w)   (((w) & 0x00FF0000) >> 16)
+#define PMU_GLB_PWR_WAIT4_SET_NN_CORE_SET_SET(w)   w |= ( 0xFF << 16)
+#define PMU_GLB_PWR_WAIT4_SET_NN_CORE_SET_CLR(w)   w &= ~( 0xFF << 16)
+
+#define PMU_GLB_PWR_WAIT4_SET_PIPE_SET_POS      8
+#define PMU_GLB_PWR_WAIT4_SET_PIPE_SET_LEN      8
+#define PMU_GLB_PWR_WAIT4_SET_PIPE_SET_MASK     0x0000FF00
+#define PMU_GLB_PWR_WAIT4_SET_PIPE_SET_VAL(w)   (((w) & 0x0000FF00) >> 8)
+#define PMU_GLB_PWR_WAIT4_SET_PIPE_SET_SET(w)   w |= ( 0xFF << 8)
+#define PMU_GLB_PWR_WAIT4_SET_PIPE_SET_CLR(w)   w &= ~( 0xFF << 8)
+
+#define PMU_GLB_PWR_WAIT4_SET_MM_SET_POS      0
+#define PMU_GLB_PWR_WAIT4_SET_MM_SET_LEN      8
+#define PMU_GLB_PWR_WAIT4_SET_MM_SET_MASK     0x000000FF
+#define PMU_GLB_PWR_WAIT4_SET_MM_SET_VAL(w)   (((w) & 0x000000FF) >> 0)
+#define PMU_GLB_PWR_WAIT4_SET_MM_SET_SET(w)   w |= ( 0xFF << 0)
+#define PMU_GLB_PWR_WAIT4_SET_MM_SET_CLR(w)   w &= ~( 0xFF << 0)
+
+// REGISTER : PWR_WAIT4_CLR
+
+#define PMU_GLB_PWR_WAIT4_CLR_ADDR      PMU_GLB_BASE_ADDR + 0x150
+#define PMU_GLB_PWR_WAIT4_CLR_RSTVAL    0x0
+#define PMU_GLB_PWR_WAIT4_CLR_ALL1      0x0
+#define PMU_GLB_PWR_WAIT4_CLR_ALL0      0x0
+#define PMU_GLB_PWR_WAIT4_CLR_ALL5A     0x0
+#define PMU_GLB_PWR_WAIT4_CLR_ALLA5     0x0
+
+// FIELD IN REGISTER : PWR_WAIT4_CLR
+
+#define PMU_GLB_PWR_WAIT4_CLR_NN_CORE_CLR_POS      16
+#define PMU_GLB_PWR_WAIT4_CLR_NN_CORE_CLR_LEN      8
+#define PMU_GLB_PWR_WAIT4_CLR_NN_CORE_CLR_MASK     0x00FF0000
+#define PMU_GLB_PWR_WAIT4_CLR_NN_CORE_CLR_VAL(w)   (((w) & 0x00FF0000) >> 16)
+#define PMU_GLB_PWR_WAIT4_CLR_NN_CORE_CLR_SET(w)   w |= ( 0xFF << 16)
+#define PMU_GLB_PWR_WAIT4_CLR_NN_CORE_CLR_CLR(w)   w &= ~( 0xFF << 16)
+
+#define PMU_GLB_PWR_WAIT4_CLR_PIPE_CLR_POS      8
+#define PMU_GLB_PWR_WAIT4_CLR_PIPE_CLR_LEN      8
+#define PMU_GLB_PWR_WAIT4_CLR_PIPE_CLR_MASK     0x0000FF00
+#define PMU_GLB_PWR_WAIT4_CLR_PIPE_CLR_VAL(w)   (((w) & 0x0000FF00) >> 8)
+#define PMU_GLB_PWR_WAIT4_CLR_PIPE_CLR_SET(w)   w |= ( 0xFF << 8)
+#define PMU_GLB_PWR_WAIT4_CLR_PIPE_CLR_CLR(w)   w &= ~( 0xFF << 8)
+
+#define PMU_GLB_PWR_WAIT4_CLR_MM_CLR_POS      0
+#define PMU_GLB_PWR_WAIT4_CLR_MM_CLR_LEN      8
+#define PMU_GLB_PWR_WAIT4_CLR_MM_CLR_MASK     0x000000FF
+#define PMU_GLB_PWR_WAIT4_CLR_MM_CLR_VAL(w)   (((w) & 0x000000FF) >> 0)
+#define PMU_GLB_PWR_WAIT4_CLR_MM_CLR_SET(w)   w |= ( 0xFF << 0)
+#define PMU_GLB_PWR_WAIT4_CLR_MM_CLR_CLR(w)   w &= ~( 0xFF << 0)
+
+// REGISTER : PWR_WAITON0_SET
+
+#define PMU_GLB_PWR_WAITON0_SET_ADDR      PMU_GLB_BASE_ADDR + 0x154
+#define PMU_GLB_PWR_WAITON0_SET_RSTVAL    0x0
+#define PMU_GLB_PWR_WAITON0_SET_ALL1      0x0
+#define PMU_GLB_PWR_WAITON0_SET_ALL0      0x0
+#define PMU_GLB_PWR_WAITON0_SET_ALL5A     0x0
+#define PMU_GLB_PWR_WAITON0_SET_ALLA5     0x0
+
+// FIELD IN REGISTER : PWR_WAITON0_SET
+
+#define PMU_GLB_PWR_WAITON0_SET_DSP_SET_POS      24
+#define PMU_GLB_PWR_WAITON0_SET_DSP_SET_LEN      8
+#define PMU_GLB_PWR_WAITON0_SET_DSP_SET_MASK     0xFF000000
+#define PMU_GLB_PWR_WAITON0_SET_DSP_SET_VAL(w)   (((w) & 0xFF000000) >> 24)
+#define PMU_GLB_PWR_WAITON0_SET_DSP_SET_SET(w)   w |= ( 0xFF << 24)
+#define PMU_GLB_PWR_WAITON0_SET_DSP_SET_CLR(w)   w &= ~( 0xFF << 24)
+
+#define PMU_GLB_PWR_WAITON0_SET_VDEC_SET_POS      16
+#define PMU_GLB_PWR_WAITON0_SET_VDEC_SET_LEN      8
+#define PMU_GLB_PWR_WAITON0_SET_VDEC_SET_MASK     0x00FF0000
+#define PMU_GLB_PWR_WAITON0_SET_VDEC_SET_VAL(w)   (((w) & 0x00FF0000) >> 16)
+#define PMU_GLB_PWR_WAITON0_SET_VDEC_SET_SET(w)   w |= ( 0xFF << 16)
+#define PMU_GLB_PWR_WAITON0_SET_VDEC_SET_CLR(w)   w &= ~( 0xFF << 16)
+
+#define PMU_GLB_PWR_WAITON0_SET_VENC1_SET_POS      8
+#define PMU_GLB_PWR_WAITON0_SET_VENC1_SET_LEN      8
+#define PMU_GLB_PWR_WAITON0_SET_VENC1_SET_MASK     0x0000FF00
+#define PMU_GLB_PWR_WAITON0_SET_VENC1_SET_VAL(w)   (((w) & 0x0000FF00) >> 8)
+#define PMU_GLB_PWR_WAITON0_SET_VENC1_SET_SET(w)   w |= ( 0xFF << 8)
+#define PMU_GLB_PWR_WAITON0_SET_VENC1_SET_CLR(w)   w &= ~( 0xFF << 8)
+
+#define PMU_GLB_PWR_WAITON0_SET_VENC0_SET_POS      0
+#define PMU_GLB_PWR_WAITON0_SET_VENC0_SET_LEN      8
+#define PMU_GLB_PWR_WAITON0_SET_VENC0_SET_MASK     0x000000FF
+#define PMU_GLB_PWR_WAITON0_SET_VENC0_SET_VAL(w)   (((w) & 0x000000FF) >> 0)
+#define PMU_GLB_PWR_WAITON0_SET_VENC0_SET_SET(w)   w |= ( 0xFF << 0)
+#define PMU_GLB_PWR_WAITON0_SET_VENC0_SET_CLR(w)   w &= ~( 0xFF << 0)
+
+// REGISTER : PWR_WAITON0_CLR
+
+#define PMU_GLB_PWR_WAITON0_CLR_ADDR      PMU_GLB_BASE_ADDR + 0x158
+#define PMU_GLB_PWR_WAITON0_CLR_RSTVAL    0x0
+#define PMU_GLB_PWR_WAITON0_CLR_ALL1      0x0
+#define PMU_GLB_PWR_WAITON0_CLR_ALL0      0x0
+#define PMU_GLB_PWR_WAITON0_CLR_ALL5A     0x0
+#define PMU_GLB_PWR_WAITON0_CLR_ALLA5     0x0
+
+// FIELD IN REGISTER : PWR_WAITON0_CLR
+
+#define PMU_GLB_PWR_WAITON0_CLR_DSP_CLR_POS      24
+#define PMU_GLB_PWR_WAITON0_CLR_DSP_CLR_LEN      8
+#define PMU_GLB_PWR_WAITON0_CLR_DSP_CLR_MASK     0xFF000000
+#define PMU_GLB_PWR_WAITON0_CLR_DSP_CLR_VAL(w)   (((w) & 0xFF000000) >> 24)
+#define PMU_GLB_PWR_WAITON0_CLR_DSP_CLR_SET(w)   w |= ( 0xFF << 24)
+#define PMU_GLB_PWR_WAITON0_CLR_DSP_CLR_CLR(w)   w &= ~( 0xFF << 24)
+
+#define PMU_GLB_PWR_WAITON0_CLR_VDEC_CLR_POS      16
+#define PMU_GLB_PWR_WAITON0_CLR_VDEC_CLR_LEN      8
+#define PMU_GLB_PWR_WAITON0_CLR_VDEC_CLR_MASK     0x00FF0000
+#define PMU_GLB_PWR_WAITON0_CLR_VDEC_CLR_VAL(w)   (((w) & 0x00FF0000) >> 16)
+#define PMU_GLB_PWR_WAITON0_CLR_VDEC_CLR_SET(w)   w |= ( 0xFF << 16)
+#define PMU_GLB_PWR_WAITON0_CLR_VDEC_CLR_CLR(w)   w &= ~( 0xFF << 16)
+
+#define PMU_GLB_PWR_WAITON0_CLR_VENC1_CLR_POS      8
+#define PMU_GLB_PWR_WAITON0_CLR_VENC1_CLR_LEN      8
+#define PMU_GLB_PWR_WAITON0_CLR_VENC1_CLR_MASK     0x0000FF00
+#define PMU_GLB_PWR_WAITON0_CLR_VENC1_CLR_VAL(w)   (((w) & 0x0000FF00) >> 8)
+#define PMU_GLB_PWR_WAITON0_CLR_VENC1_CLR_SET(w)   w |= ( 0xFF << 8)
+#define PMU_GLB_PWR_WAITON0_CLR_VENC1_CLR_CLR(w)   w &= ~( 0xFF << 8)
+
+#define PMU_GLB_PWR_WAITON0_CLR_VENC0_CLR_POS      0
+#define PMU_GLB_PWR_WAITON0_CLR_VENC0_CLR_LEN      8
+#define PMU_GLB_PWR_WAITON0_CLR_VENC0_CLR_MASK     0x000000FF
+#define PMU_GLB_PWR_WAITON0_CLR_VENC0_CLR_VAL(w)   (((w) & 0x000000FF) >> 0)
+#define PMU_GLB_PWR_WAITON0_CLR_VENC0_CLR_SET(w)   w |= ( 0xFF << 0)
+#define PMU_GLB_PWR_WAITON0_CLR_VENC0_CLR_CLR(w)   w &= ~( 0xFF << 0)
+
+// REGISTER : PWR_WAITON1_SET
+
+#define PMU_GLB_PWR_WAITON1_SET_ADDR      PMU_GLB_BASE_ADDR + 0x15C
+#define PMU_GLB_PWR_WAITON1_SET_RSTVAL    0x0
+#define PMU_GLB_PWR_WAITON1_SET_ALL1      0x0
+#define PMU_GLB_PWR_WAITON1_SET_ALL0      0x0
+#define PMU_GLB_PWR_WAITON1_SET_ALL5A     0x0
+#define PMU_GLB_PWR_WAITON1_SET_ALLA5     0x0
+
+// FIELD IN REGISTER : PWR_WAITON1_SET
+
+#define PMU_GLB_PWR_WAITON1_SET_CPU7_SET_POS      24
+#define PMU_GLB_PWR_WAITON1_SET_CPU7_SET_LEN      8
+#define PMU_GLB_PWR_WAITON1_SET_CPU7_SET_MASK     0xFF000000
+#define PMU_GLB_PWR_WAITON1_SET_CPU7_SET_VAL(w)   (((w) & 0xFF000000) >> 24)
+#define PMU_GLB_PWR_WAITON1_SET_CPU7_SET_SET(w)   w |= ( 0xFF << 24)
+#define PMU_GLB_PWR_WAITON1_SET_CPU7_SET_CLR(w)   w &= ~( 0xFF << 24)
+
+#define PMU_GLB_PWR_WAITON1_SET_CPU6_SET_POS      16
+#define PMU_GLB_PWR_WAITON1_SET_CPU6_SET_LEN      8
+#define PMU_GLB_PWR_WAITON1_SET_CPU6_SET_MASK     0x00FF0000
+#define PMU_GLB_PWR_WAITON1_SET_CPU6_SET_VAL(w)   (((w) & 0x00FF0000) >> 16)
+#define PMU_GLB_PWR_WAITON1_SET_CPU6_SET_SET(w)   w |= ( 0xFF << 16)
+#define PMU_GLB_PWR_WAITON1_SET_CPU6_SET_CLR(w)   w &= ~( 0xFF << 16)
+
+#define PMU_GLB_PWR_WAITON1_SET_CPU5_SET_POS      8
+#define PMU_GLB_PWR_WAITON1_SET_CPU5_SET_LEN      8
+#define PMU_GLB_PWR_WAITON1_SET_CPU5_SET_MASK     0x0000FF00
+#define PMU_GLB_PWR_WAITON1_SET_CPU5_SET_VAL(w)   (((w) & 0x0000FF00) >> 8)
+#define PMU_GLB_PWR_WAITON1_SET_CPU5_SET_SET(w)   w |= ( 0xFF << 8)
+#define PMU_GLB_PWR_WAITON1_SET_CPU5_SET_CLR(w)   w &= ~( 0xFF << 8)
+
+#define PMU_GLB_PWR_WAITON1_SET_CPU4_SET_POS      0
+#define PMU_GLB_PWR_WAITON1_SET_CPU4_SET_LEN      8
+#define PMU_GLB_PWR_WAITON1_SET_CPU4_SET_MASK     0x000000FF
+#define PMU_GLB_PWR_WAITON1_SET_CPU4_SET_VAL(w)   (((w) & 0x000000FF) >> 0)
+#define PMU_GLB_PWR_WAITON1_SET_CPU4_SET_SET(w)   w |= ( 0xFF << 0)
+#define PMU_GLB_PWR_WAITON1_SET_CPU4_SET_CLR(w)   w &= ~( 0xFF << 0)
+
+// REGISTER : PWR_WAITON1_CLR
+
+#define PMU_GLB_PWR_WAITON1_CLR_ADDR      PMU_GLB_BASE_ADDR + 0x160
+#define PMU_GLB_PWR_WAITON1_CLR_RSTVAL    0x0
+#define PMU_GLB_PWR_WAITON1_CLR_ALL1      0x0
+#define PMU_GLB_PWR_WAITON1_CLR_ALL0      0x0
+#define PMU_GLB_PWR_WAITON1_CLR_ALL5A     0x0
+#define PMU_GLB_PWR_WAITON1_CLR_ALLA5     0x0
+
+// FIELD IN REGISTER : PWR_WAITON1_CLR
+
+#define PMU_GLB_PWR_WAITON1_CLR_CPU7_CLR_POS      24
+#define PMU_GLB_PWR_WAITON1_CLR_CPU7_CLR_LEN      8
+#define PMU_GLB_PWR_WAITON1_CLR_CPU7_CLR_MASK     0xFF000000
+#define PMU_GLB_PWR_WAITON1_CLR_CPU7_CLR_VAL(w)   (((w) & 0xFF000000) >> 24)
+#define PMU_GLB_PWR_WAITON1_CLR_CPU7_CLR_SET(w)   w |= ( 0xFF << 24)
+#define PMU_GLB_PWR_WAITON1_CLR_CPU7_CLR_CLR(w)   w &= ~( 0xFF << 24)
+
+#define PMU_GLB_PWR_WAITON1_CLR_CPU6_CLR_POS      16
+#define PMU_GLB_PWR_WAITON1_CLR_CPU6_CLR_LEN      8
+#define PMU_GLB_PWR_WAITON1_CLR_CPU6_CLR_MASK     0x00FF0000
+#define PMU_GLB_PWR_WAITON1_CLR_CPU6_CLR_VAL(w)   (((w) & 0x00FF0000) >> 16)
+#define PMU_GLB_PWR_WAITON1_CLR_CPU6_CLR_SET(w)   w |= ( 0xFF << 16)
+#define PMU_GLB_PWR_WAITON1_CLR_CPU6_CLR_CLR(w)   w &= ~( 0xFF << 16)
+
+#define PMU_GLB_PWR_WAITON1_CLR_CPU5_CLR_POS      8
+#define PMU_GLB_PWR_WAITON1_CLR_CPU5_CLR_LEN      8
+#define PMU_GLB_PWR_WAITON1_CLR_CPU5_CLR_MASK     0x0000FF00
+#define PMU_GLB_PWR_WAITON1_CLR_CPU5_CLR_VAL(w)   (((w) & 0x0000FF00) >> 8)
+#define PMU_GLB_PWR_WAITON1_CLR_CPU5_CLR_SET(w)   w |= ( 0xFF << 8)
+#define PMU_GLB_PWR_WAITON1_CLR_CPU5_CLR_CLR(w)   w &= ~( 0xFF << 8)
+
+#define PMU_GLB_PWR_WAITON1_CLR_CPU4_CLR_POS      0
+#define PMU_GLB_PWR_WAITON1_CLR_CPU4_CLR_LEN      8
+#define PMU_GLB_PWR_WAITON1_CLR_CPU4_CLR_MASK     0x000000FF
+#define PMU_GLB_PWR_WAITON1_CLR_CPU4_CLR_VAL(w)   (((w) & 0x000000FF) >> 0)
+#define PMU_GLB_PWR_WAITON1_CLR_CPU4_CLR_SET(w)   w |= ( 0xFF << 0)
+#define PMU_GLB_PWR_WAITON1_CLR_CPU4_CLR_CLR(w)   w &= ~( 0xFF << 0)
+
+// REGISTER : PWR_WAITON2_SET
+
+#define PMU_GLB_PWR_WAITON2_SET_ADDR      PMU_GLB_BASE_ADDR + 0x164
+#define PMU_GLB_PWR_WAITON2_SET_RSTVAL    0x0
+#define PMU_GLB_PWR_WAITON2_SET_ALL1      0x0
+#define PMU_GLB_PWR_WAITON2_SET_ALL0      0x0
+#define PMU_GLB_PWR_WAITON2_SET_ALL5A     0x0
+#define PMU_GLB_PWR_WAITON2_SET_ALLA5     0x0
+
+// FIELD IN REGISTER : PWR_WAITON2_SET
+
+#define PMU_GLB_PWR_WAITON2_SET_CPU3_SET_POS      24
+#define PMU_GLB_PWR_WAITON2_SET_CPU3_SET_LEN      8
+#define PMU_GLB_PWR_WAITON2_SET_CPU3_SET_MASK     0xFF000000
+#define PMU_GLB_PWR_WAITON2_SET_CPU3_SET_VAL(w)   (((w) & 0xFF000000) >> 24)
+#define PMU_GLB_PWR_WAITON2_SET_CPU3_SET_SET(w)   w |= ( 0xFF << 24)
+#define PMU_GLB_PWR_WAITON2_SET_CPU3_SET_CLR(w)   w &= ~( 0xFF << 24)
+
+#define PMU_GLB_PWR_WAITON2_SET_CPU2_SET_POS      16
+#define PMU_GLB_PWR_WAITON2_SET_CPU2_SET_LEN      8
+#define PMU_GLB_PWR_WAITON2_SET_CPU2_SET_MASK     0x00FF0000
+#define PMU_GLB_PWR_WAITON2_SET_CPU2_SET_VAL(w)   (((w) & 0x00FF0000) >> 16)
+#define PMU_GLB_PWR_WAITON2_SET_CPU2_SET_SET(w)   w |= ( 0xFF << 16)
+#define PMU_GLB_PWR_WAITON2_SET_CPU2_SET_CLR(w)   w &= ~( 0xFF << 16)
+
+#define PMU_GLB_PWR_WAITON2_SET_CPU1_SET_POS      8
+#define PMU_GLB_PWR_WAITON2_SET_CPU1_SET_LEN      8
+#define PMU_GLB_PWR_WAITON2_SET_CPU1_SET_MASK     0x0000FF00
+#define PMU_GLB_PWR_WAITON2_SET_CPU1_SET_VAL(w)   (((w) & 0x0000FF00) >> 8)
+#define PMU_GLB_PWR_WAITON2_SET_CPU1_SET_SET(w)   w |= ( 0xFF << 8)
+#define PMU_GLB_PWR_WAITON2_SET_CPU1_SET_CLR(w)   w &= ~( 0xFF << 8)
+
+#define PMU_GLB_PWR_WAITON2_SET_CPU0_SET_POS      0
+#define PMU_GLB_PWR_WAITON2_SET_CPU0_SET_LEN      8
+#define PMU_GLB_PWR_WAITON2_SET_CPU0_SET_MASK     0x000000FF
+#define PMU_GLB_PWR_WAITON2_SET_CPU0_SET_VAL(w)   (((w) & 0x000000FF) >> 0)
+#define PMU_GLB_PWR_WAITON2_SET_CPU0_SET_SET(w)   w |= ( 0xFF << 0)
+#define PMU_GLB_PWR_WAITON2_SET_CPU0_SET_CLR(w)   w &= ~( 0xFF << 0)
+
+// REGISTER : PWR_WAITON2_CLR
+
+#define PMU_GLB_PWR_WAITON2_CLR_ADDR      PMU_GLB_BASE_ADDR + 0x168
+#define PMU_GLB_PWR_WAITON2_CLR_RSTVAL    0x0
+#define PMU_GLB_PWR_WAITON2_CLR_ALL1      0x0
+#define PMU_GLB_PWR_WAITON2_CLR_ALL0      0x0
+#define PMU_GLB_PWR_WAITON2_CLR_ALL5A     0x0
+#define PMU_GLB_PWR_WAITON2_CLR_ALLA5     0x0
+
+// FIELD IN REGISTER : PWR_WAITON2_CLR
+
+#define PMU_GLB_PWR_WAITON2_CLR_CPU3_CLR_POS      24
+#define PMU_GLB_PWR_WAITON2_CLR_CPU3_CLR_LEN      8
+#define PMU_GLB_PWR_WAITON2_CLR_CPU3_CLR_MASK     0xFF000000
+#define PMU_GLB_PWR_WAITON2_CLR_CPU3_CLR_VAL(w)   (((w) & 0xFF000000) >> 24)
+#define PMU_GLB_PWR_WAITON2_CLR_CPU3_CLR_SET(w)   w |= ( 0xFF << 24)
+#define PMU_GLB_PWR_WAITON2_CLR_CPU3_CLR_CLR(w)   w &= ~( 0xFF << 24)
+
+#define PMU_GLB_PWR_WAITON2_CLR_CPU2_CLR_POS      16
+#define PMU_GLB_PWR_WAITON2_CLR_CPU2_CLR_LEN      8
+#define PMU_GLB_PWR_WAITON2_CLR_CPU2_CLR_MASK     0x00FF0000
+#define PMU_GLB_PWR_WAITON2_CLR_CPU2_CLR_VAL(w)   (((w) & 0x00FF0000) >> 16)
+#define PMU_GLB_PWR_WAITON2_CLR_CPU2_CLR_SET(w)   w |= ( 0xFF << 16)
+#define PMU_GLB_PWR_WAITON2_CLR_CPU2_CLR_CLR(w)   w &= ~( 0xFF << 16)
+
+#define PMU_GLB_PWR_WAITON2_CLR_CPU1_CLR_POS      8
+#define PMU_GLB_PWR_WAITON2_CLR_CPU1_CLR_LEN      8
+#define PMU_GLB_PWR_WAITON2_CLR_CPU1_CLR_MASK     0x0000FF00
+#define PMU_GLB_PWR_WAITON2_CLR_CPU1_CLR_VAL(w)   (((w) & 0x0000FF00) >> 8)
+#define PMU_GLB_PWR_WAITON2_CLR_CPU1_CLR_SET(w)   w |= ( 0xFF << 8)
+#define PMU_GLB_PWR_WAITON2_CLR_CPU1_CLR_CLR(w)   w &= ~( 0xFF << 8)
+
+#define PMU_GLB_PWR_WAITON2_CLR_CPU0_CLR_POS      0
+#define PMU_GLB_PWR_WAITON2_CLR_CPU0_CLR_LEN      8
+#define PMU_GLB_PWR_WAITON2_CLR_CPU0_CLR_MASK     0x000000FF
+#define PMU_GLB_PWR_WAITON2_CLR_CPU0_CLR_VAL(w)   (((w) & 0x000000FF) >> 0)
+#define PMU_GLB_PWR_WAITON2_CLR_CPU0_CLR_SET(w)   w |= ( 0xFF << 0)
+#define PMU_GLB_PWR_WAITON2_CLR_CPU0_CLR_CLR(w)   w &= ~( 0xFF << 0)
+
+// REGISTER : PWR_WAITON3_SET
+
+#define PMU_GLB_PWR_WAITON3_SET_ADDR      PMU_GLB_BASE_ADDR + 0x16C
+#define PMU_GLB_PWR_WAITON3_SET_RSTVAL    0x0
+#define PMU_GLB_PWR_WAITON3_SET_ALL1      0x0
+#define PMU_GLB_PWR_WAITON3_SET_ALL0      0x0
+#define PMU_GLB_PWR_WAITON3_SET_ALL5A     0x0
+#define PMU_GLB_PWR_WAITON3_SET_ALLA5     0x0
+
+// FIELD IN REGISTER : PWR_WAITON3_SET
+
+#define PMU_GLB_PWR_WAITON3_SET_ISP_SET_POS      16
+#define PMU_GLB_PWR_WAITON3_SET_ISP_SET_LEN      8
+#define PMU_GLB_PWR_WAITON3_SET_ISP_SET_MASK     0x00FF0000
+#define PMU_GLB_PWR_WAITON3_SET_ISP_SET_VAL(w)   (((w) & 0x00FF0000) >> 16)
+#define PMU_GLB_PWR_WAITON3_SET_ISP_SET_SET(w)   w |= ( 0xFF << 16)
+#define PMU_GLB_PWR_WAITON3_SET_ISP_SET_CLR(w)   w &= ~( 0xFF << 16)
+
+#define PMU_GLB_PWR_WAITON3_SET_CPU_SET_POS      8
+#define PMU_GLB_PWR_WAITON3_SET_CPU_SET_LEN      8
+#define PMU_GLB_PWR_WAITON3_SET_CPU_SET_MASK     0x0000FF00
+#define PMU_GLB_PWR_WAITON3_SET_CPU_SET_VAL(w)   (((w) & 0x0000FF00) >> 8)
+#define PMU_GLB_PWR_WAITON3_SET_CPU_SET_SET(w)   w |= ( 0xFF << 8)
+#define PMU_GLB_PWR_WAITON3_SET_CPU_SET_CLR(w)   w &= ~( 0xFF << 8)
+
+#define PMU_GLB_PWR_WAITON3_SET_NPU_SET_POS      0
+#define PMU_GLB_PWR_WAITON3_SET_NPU_SET_LEN      8
+#define PMU_GLB_PWR_WAITON3_SET_NPU_SET_MASK     0x000000FF
+#define PMU_GLB_PWR_WAITON3_SET_NPU_SET_VAL(w)   (((w) & 0x000000FF) >> 0)
+#define PMU_GLB_PWR_WAITON3_SET_NPU_SET_SET(w)   w |= ( 0xFF << 0)
+#define PMU_GLB_PWR_WAITON3_SET_NPU_SET_CLR(w)   w &= ~( 0xFF << 0)
+
+// REGISTER : PWR_WAITON3_CLR
+
+#define PMU_GLB_PWR_WAITON3_CLR_ADDR      PMU_GLB_BASE_ADDR + 0x170
+#define PMU_GLB_PWR_WAITON3_CLR_RSTVAL    0x0
+#define PMU_GLB_PWR_WAITON3_CLR_ALL1      0x0
+#define PMU_GLB_PWR_WAITON3_CLR_ALL0      0x0
+#define PMU_GLB_PWR_WAITON3_CLR_ALL5A     0x0
+#define PMU_GLB_PWR_WAITON3_CLR_ALLA5     0x0
+
+// FIELD IN REGISTER : PWR_WAITON3_CLR
+
+#define PMU_GLB_PWR_WAITON3_CLR_ISP_CLR_POS      16
+#define PMU_GLB_PWR_WAITON3_CLR_ISP_CLR_LEN      8
+#define PMU_GLB_PWR_WAITON3_CLR_ISP_CLR_MASK     0x00FF0000
+#define PMU_GLB_PWR_WAITON3_CLR_ISP_CLR_VAL(w)   (((w) & 0x00FF0000) >> 16)
+#define PMU_GLB_PWR_WAITON3_CLR_ISP_CLR_SET(w)   w |= ( 0xFF << 16)
+#define PMU_GLB_PWR_WAITON3_CLR_ISP_CLR_CLR(w)   w &= ~( 0xFF << 16)
+
+#define PMU_GLB_PWR_WAITON3_CLR_CPU_CLR_POS      8
+#define PMU_GLB_PWR_WAITON3_CLR_CPU_CLR_LEN      8
+#define PMU_GLB_PWR_WAITON3_CLR_CPU_CLR_MASK     0x0000FF00
+#define PMU_GLB_PWR_WAITON3_CLR_CPU_CLR_VAL(w)   (((w) & 0x0000FF00) >> 8)
+#define PMU_GLB_PWR_WAITON3_CLR_CPU_CLR_SET(w)   w |= ( 0xFF << 8)
+#define PMU_GLB_PWR_WAITON3_CLR_CPU_CLR_CLR(w)   w &= ~( 0xFF << 8)
+
+#define PMU_GLB_PWR_WAITON3_CLR_NPU_CLR_POS      0
+#define PMU_GLB_PWR_WAITON3_CLR_NPU_CLR_LEN      8
+#define PMU_GLB_PWR_WAITON3_CLR_NPU_CLR_MASK     0x000000FF
+#define PMU_GLB_PWR_WAITON3_CLR_NPU_CLR_VAL(w)   (((w) & 0x000000FF) >> 0)
+#define PMU_GLB_PWR_WAITON3_CLR_NPU_CLR_SET(w)   w |= ( 0xFF << 0)
+#define PMU_GLB_PWR_WAITON3_CLR_NPU_CLR_CLR(w)   w &= ~( 0xFF << 0)
+
+// REGISTER : PWR_WAITON4_SET
+
+#define PMU_GLB_PWR_WAITON4_SET_ADDR      PMU_GLB_BASE_ADDR + 0x174
+#define PMU_GLB_PWR_WAITON4_SET_RSTVAL    0x0
+#define PMU_GLB_PWR_WAITON4_SET_ALL1      0x0
+#define PMU_GLB_PWR_WAITON4_SET_ALL0      0x0
+#define PMU_GLB_PWR_WAITON4_SET_ALL5A     0x0
+#define PMU_GLB_PWR_WAITON4_SET_ALLA5     0x0
+
+// FIELD IN REGISTER : PWR_WAITON4_SET
+
+#define PMU_GLB_PWR_WAITON4_SET_NN_CORE_SET_POS      16
+#define PMU_GLB_PWR_WAITON4_SET_NN_CORE_SET_LEN      8
+#define PMU_GLB_PWR_WAITON4_SET_NN_CORE_SET_MASK     0x00FF0000
+#define PMU_GLB_PWR_WAITON4_SET_NN_CORE_SET_VAL(w)   (((w) & 0x00FF0000) >> 16)
+#define PMU_GLB_PWR_WAITON4_SET_NN_CORE_SET_SET(w)   w |= ( 0xFF << 16)
+#define PMU_GLB_PWR_WAITON4_SET_NN_CORE_SET_CLR(w)   w &= ~( 0xFF << 16)
+
+#define PMU_GLB_PWR_WAITON4_SET_PIPE_SET_POS      8
+#define PMU_GLB_PWR_WAITON4_SET_PIPE_SET_LEN      8
+#define PMU_GLB_PWR_WAITON4_SET_PIPE_SET_MASK     0x0000FF00
+#define PMU_GLB_PWR_WAITON4_SET_PIPE_SET_VAL(w)   (((w) & 0x0000FF00) >> 8)
+#define PMU_GLB_PWR_WAITON4_SET_PIPE_SET_SET(w)   w |= ( 0xFF << 8)
+#define PMU_GLB_PWR_WAITON4_SET_PIPE_SET_CLR(w)   w &= ~( 0xFF << 8)
+
+#define PMU_GLB_PWR_WAITON4_SET_MM_SET_POS      0
+#define PMU_GLB_PWR_WAITON4_SET_MM_SET_LEN      8
+#define PMU_GLB_PWR_WAITON4_SET_MM_SET_MASK     0x000000FF
+#define PMU_GLB_PWR_WAITON4_SET_MM_SET_VAL(w)   (((w) & 0x000000FF) >> 0)
+#define PMU_GLB_PWR_WAITON4_SET_MM_SET_SET(w)   w |= ( 0xFF << 0)
+#define PMU_GLB_PWR_WAITON4_SET_MM_SET_CLR(w)   w &= ~( 0xFF << 0)
+
+// REGISTER : PWR_WAITON4_CLR
+
+#define PMU_GLB_PWR_WAITON4_CLR_ADDR      PMU_GLB_BASE_ADDR + 0x178
+#define PMU_GLB_PWR_WAITON4_CLR_RSTVAL    0x0
+#define PMU_GLB_PWR_WAITON4_CLR_ALL1      0x0
+#define PMU_GLB_PWR_WAITON4_CLR_ALL0      0x0
+#define PMU_GLB_PWR_WAITON4_CLR_ALL5A     0x0
+#define PMU_GLB_PWR_WAITON4_CLR_ALLA5     0x0
+
+// FIELD IN REGISTER : PWR_WAITON4_CLR
+
+#define PMU_GLB_PWR_WAITON4_CLR_NN_CORE_CLR_POS      16
+#define PMU_GLB_PWR_WAITON4_CLR_NN_CORE_CLR_LEN      8
+#define PMU_GLB_PWR_WAITON4_CLR_NN_CORE_CLR_MASK     0x00FF0000
+#define PMU_GLB_PWR_WAITON4_CLR_NN_CORE_CLR_VAL(w)   (((w) & 0x00FF0000) >> 16)
+#define PMU_GLB_PWR_WAITON4_CLR_NN_CORE_CLR_SET(w)   w |= ( 0xFF << 16)
+#define PMU_GLB_PWR_WAITON4_CLR_NN_CORE_CLR_CLR(w)   w &= ~( 0xFF << 16)
+
+#define PMU_GLB_PWR_WAITON4_CLR_PIPE_CLR_POS      8
+#define PMU_GLB_PWR_WAITON4_CLR_PIPE_CLR_LEN      8
+#define PMU_GLB_PWR_WAITON4_CLR_PIPE_CLR_MASK     0x0000FF00
+#define PMU_GLB_PWR_WAITON4_CLR_PIPE_CLR_VAL(w)   (((w) & 0x0000FF00) >> 8)
+#define PMU_GLB_PWR_WAITON4_CLR_PIPE_CLR_SET(w)   w |= ( 0xFF << 8)
+#define PMU_GLB_PWR_WAITON4_CLR_PIPE_CLR_CLR(w)   w &= ~( 0xFF << 8)
+
+#define PMU_GLB_PWR_WAITON4_CLR_MM_CLR_POS      0
+#define PMU_GLB_PWR_WAITON4_CLR_MM_CLR_LEN      8
+#define PMU_GLB_PWR_WAITON4_CLR_MM_CLR_MASK     0x000000FF
+#define PMU_GLB_PWR_WAITON4_CLR_MM_CLR_VAL(w)   (((w) & 0x000000FF) >> 0)
+#define PMU_GLB_PWR_WAITON4_CLR_MM_CLR_SET(w)   w |= ( 0xFF << 0)
+#define PMU_GLB_PWR_WAITON4_CLR_MM_CLR_CLR(w)   w &= ~( 0xFF << 0)
+
+// REGISTER : SLP_FRC_EN_SET
+
+#define PMU_GLB_SLP_FRC_EN_SET_ADDR      PMU_GLB_BASE_ADDR + 0x17C
+#define PMU_GLB_SLP_FRC_EN_SET_RSTVAL    0x0
+#define PMU_GLB_SLP_FRC_EN_SET_ALL1      0x0
+#define PMU_GLB_SLP_FRC_EN_SET_ALL0      0x0
+#define PMU_GLB_SLP_FRC_EN_SET_ALL5A     0x0
+#define PMU_GLB_SLP_FRC_EN_SET_ALLA5     0x0
+
+// FIELD IN REGISTER : SLP_FRC_EN_SET
+
+#define PMU_GLB_SLP_FRC_EN_SET_CPU7_SET_POS      11
+#define PMU_GLB_SLP_FRC_EN_SET_CPU7_SET_LEN      1
+#define PMU_GLB_SLP_FRC_EN_SET_CPU7_SET_MASK     0x00000800
+#define PMU_GLB_SLP_FRC_EN_SET_CPU7_SET_VAL(w)   (((w) & 0x00000800) >> 11)
+#define PMU_GLB_SLP_FRC_EN_SET_CPU7_SET_SET(w)   w |= ( 0x1 << 11)
+#define PMU_GLB_SLP_FRC_EN_SET_CPU7_SET_CLR(w)   w &= ~( 0x1 << 11)
+
+#define PMU_GLB_SLP_FRC_EN_SET_CPU6_SET_POS      10
+#define PMU_GLB_SLP_FRC_EN_SET_CPU6_SET_LEN      1
+#define PMU_GLB_SLP_FRC_EN_SET_CPU6_SET_MASK     0x00000400
+#define PMU_GLB_SLP_FRC_EN_SET_CPU6_SET_VAL(w)   (((w) & 0x00000400) >> 10)
+#define PMU_GLB_SLP_FRC_EN_SET_CPU6_SET_SET(w)   w |= ( 0x1 << 10)
+#define PMU_GLB_SLP_FRC_EN_SET_CPU6_SET_CLR(w)   w &= ~( 0x1 << 10)
+
+#define PMU_GLB_SLP_FRC_EN_SET_CPU5_SET_POS      9
+#define PMU_GLB_SLP_FRC_EN_SET_CPU5_SET_LEN      1
+#define PMU_GLB_SLP_FRC_EN_SET_CPU5_SET_MASK     0x00000200
+#define PMU_GLB_SLP_FRC_EN_SET_CPU5_SET_VAL(w)   (((w) & 0x00000200) >> 9)
+#define PMU_GLB_SLP_FRC_EN_SET_CPU5_SET_SET(w)   w |= ( 0x1 << 9)
+#define PMU_GLB_SLP_FRC_EN_SET_CPU5_SET_CLR(w)   w &= ~( 0x1 << 9)
+
+#define PMU_GLB_SLP_FRC_EN_SET_CPU4_SET_POS      8
+#define PMU_GLB_SLP_FRC_EN_SET_CPU4_SET_LEN      1
+#define PMU_GLB_SLP_FRC_EN_SET_CPU4_SET_MASK     0x00000100
+#define PMU_GLB_SLP_FRC_EN_SET_CPU4_SET_VAL(w)   (((w) & 0x00000100) >> 8)
+#define PMU_GLB_SLP_FRC_EN_SET_CPU4_SET_SET(w)   w |= ( 0x1 << 8)
+#define PMU_GLB_SLP_FRC_EN_SET_CPU4_SET_CLR(w)   w &= ~( 0x1 << 8)
+
+#define PMU_GLB_SLP_FRC_EN_SET_CPU3_SET_POS      7
+#define PMU_GLB_SLP_FRC_EN_SET_CPU3_SET_LEN      1
+#define PMU_GLB_SLP_FRC_EN_SET_CPU3_SET_MASK     0x00000080
+#define PMU_GLB_SLP_FRC_EN_SET_CPU3_SET_VAL(w)   (((w) & 0x00000080) >> 7)
+#define PMU_GLB_SLP_FRC_EN_SET_CPU3_SET_SET(w)   w |= ( 0x1 << 7)
+#define PMU_GLB_SLP_FRC_EN_SET_CPU3_SET_CLR(w)   w &= ~( 0x1 << 7)
+
+#define PMU_GLB_SLP_FRC_EN_SET_CPU2_SET_POS      6
+#define PMU_GLB_SLP_FRC_EN_SET_CPU2_SET_LEN      1
+#define PMU_GLB_SLP_FRC_EN_SET_CPU2_SET_MASK     0x00000040
+#define PMU_GLB_SLP_FRC_EN_SET_CPU2_SET_VAL(w)   (((w) & 0x00000040) >> 6)
+#define PMU_GLB_SLP_FRC_EN_SET_CPU2_SET_SET(w)   w |= ( 0x1 << 6)
+#define PMU_GLB_SLP_FRC_EN_SET_CPU2_SET_CLR(w)   w &= ~( 0x1 << 6)
+
+#define PMU_GLB_SLP_FRC_EN_SET_CPU1_SET_POS      5
+#define PMU_GLB_SLP_FRC_EN_SET_CPU1_SET_LEN      1
+#define PMU_GLB_SLP_FRC_EN_SET_CPU1_SET_MASK     0x00000020
+#define PMU_GLB_SLP_FRC_EN_SET_CPU1_SET_VAL(w)   (((w) & 0x00000020) >> 5)
+#define PMU_GLB_SLP_FRC_EN_SET_CPU1_SET_SET(w)   w |= ( 0x1 << 5)
+#define PMU_GLB_SLP_FRC_EN_SET_CPU1_SET_CLR(w)   w &= ~( 0x1 << 5)
+
+#define PMU_GLB_SLP_FRC_EN_SET_CPU0_SET_POS      4
+#define PMU_GLB_SLP_FRC_EN_SET_CPU0_SET_LEN      1
+#define PMU_GLB_SLP_FRC_EN_SET_CPU0_SET_MASK     0x00000010
+#define PMU_GLB_SLP_FRC_EN_SET_CPU0_SET_VAL(w)   (((w) & 0x00000010) >> 4)
+#define PMU_GLB_SLP_FRC_EN_SET_CPU0_SET_SET(w)   w |= ( 0x1 << 4)
+#define PMU_GLB_SLP_FRC_EN_SET_CPU0_SET_CLR(w)   w &= ~( 0x1 << 4)
+
+#define PMU_GLB_SLP_FRC_EN_SET_DSP_SET_POS      3
+#define PMU_GLB_SLP_FRC_EN_SET_DSP_SET_LEN      1
+#define PMU_GLB_SLP_FRC_EN_SET_DSP_SET_MASK     0x00000008
+#define PMU_GLB_SLP_FRC_EN_SET_DSP_SET_VAL(w)   (((w) & 0x00000008) >> 3)
+#define PMU_GLB_SLP_FRC_EN_SET_DSP_SET_SET(w)   w |= ( 0x1 << 3)
+#define PMU_GLB_SLP_FRC_EN_SET_DSP_SET_CLR(w)   w &= ~( 0x1 << 3)
+
+#define PMU_GLB_SLP_FRC_EN_SET_VDEC_SET_POS      2
+#define PMU_GLB_SLP_FRC_EN_SET_VDEC_SET_LEN      1
+#define PMU_GLB_SLP_FRC_EN_SET_VDEC_SET_MASK     0x00000004
+#define PMU_GLB_SLP_FRC_EN_SET_VDEC_SET_VAL(w)   (((w) & 0x00000004) >> 2)
+#define PMU_GLB_SLP_FRC_EN_SET_VDEC_SET_SET(w)   w |= ( 0x1 << 2)
+#define PMU_GLB_SLP_FRC_EN_SET_VDEC_SET_CLR(w)   w &= ~( 0x1 << 2)
+
+#define PMU_GLB_SLP_FRC_EN_SET_VENC1_SET_POS      1
+#define PMU_GLB_SLP_FRC_EN_SET_VENC1_SET_LEN      1
+#define PMU_GLB_SLP_FRC_EN_SET_VENC1_SET_MASK     0x00000002
+#define PMU_GLB_SLP_FRC_EN_SET_VENC1_SET_VAL(w)   (((w) & 0x00000002) >> 1)
+#define PMU_GLB_SLP_FRC_EN_SET_VENC1_SET_SET(w)   w |= ( 0x1 << 1)
+#define PMU_GLB_SLP_FRC_EN_SET_VENC1_SET_CLR(w)   w &= ~( 0x1 << 1)
+
+#define PMU_GLB_SLP_FRC_EN_SET_VENC0_SET_POS      0
+#define PMU_GLB_SLP_FRC_EN_SET_VENC0_SET_LEN      1
+#define PMU_GLB_SLP_FRC_EN_SET_VENC0_SET_MASK     0x00000001
+#define PMU_GLB_SLP_FRC_EN_SET_VENC0_SET_VAL(w)   (((w) & 0x00000001) >> 0)
+#define PMU_GLB_SLP_FRC_EN_SET_VENC0_SET_SET(w)   w |= ( 0x1 << 0)
+#define PMU_GLB_SLP_FRC_EN_SET_VENC0_SET_CLR(w)   w &= ~( 0x1 << 0)
+
+// REGISTER : SLP_FRC_EN_CLR
+
+#define PMU_GLB_SLP_FRC_EN_CLR_ADDR      PMU_GLB_BASE_ADDR + 0x180
+#define PMU_GLB_SLP_FRC_EN_CLR_RSTVAL    0x0
+#define PMU_GLB_SLP_FRC_EN_CLR_ALL1      0x0
+#define PMU_GLB_SLP_FRC_EN_CLR_ALL0      0x0
+#define PMU_GLB_SLP_FRC_EN_CLR_ALL5A     0x0
+#define PMU_GLB_SLP_FRC_EN_CLR_ALLA5     0x0
+
+// FIELD IN REGISTER : SLP_FRC_EN_CLR
+
+#define PMU_GLB_SLP_FRC_EN_CLR_CPU7_CLR_POS      11
+#define PMU_GLB_SLP_FRC_EN_CLR_CPU7_CLR_LEN      1
+#define PMU_GLB_SLP_FRC_EN_CLR_CPU7_CLR_MASK     0x00000800
+#define PMU_GLB_SLP_FRC_EN_CLR_CPU7_CLR_VAL(w)   (((w) & 0x00000800) >> 11)
+#define PMU_GLB_SLP_FRC_EN_CLR_CPU7_CLR_SET(w)   w |= ( 0x1 << 11)
+#define PMU_GLB_SLP_FRC_EN_CLR_CPU7_CLR_CLR(w)   w &= ~( 0x1 << 11)
+
+#define PMU_GLB_SLP_FRC_EN_CLR_CPU6_CLR_POS      10
+#define PMU_GLB_SLP_FRC_EN_CLR_CPU6_CLR_LEN      1
+#define PMU_GLB_SLP_FRC_EN_CLR_CPU6_CLR_MASK     0x00000400
+#define PMU_GLB_SLP_FRC_EN_CLR_CPU6_CLR_VAL(w)   (((w) & 0x00000400) >> 10)
+#define PMU_GLB_SLP_FRC_EN_CLR_CPU6_CLR_SET(w)   w |= ( 0x1 << 10)
+#define PMU_GLB_SLP_FRC_EN_CLR_CPU6_CLR_CLR(w)   w &= ~( 0x1 << 10)
+
+#define PMU_GLB_SLP_FRC_EN_CLR_CPU5_CLR_POS      9
+#define PMU_GLB_SLP_FRC_EN_CLR_CPU5_CLR_LEN      1
+#define PMU_GLB_SLP_FRC_EN_CLR_CPU5_CLR_MASK     0x00000200
+#define PMU_GLB_SLP_FRC_EN_CLR_CPU5_CLR_VAL(w)   (((w) & 0x00000200) >> 9)
+#define PMU_GLB_SLP_FRC_EN_CLR_CPU5_CLR_SET(w)   w |= ( 0x1 << 9)
+#define PMU_GLB_SLP_FRC_EN_CLR_CPU5_CLR_CLR(w)   w &= ~( 0x1 << 9)
+
+#define PMU_GLB_SLP_FRC_EN_CLR_CPU4_CLR_POS      8
+#define PMU_GLB_SLP_FRC_EN_CLR_CPU4_CLR_LEN      1
+#define PMU_GLB_SLP_FRC_EN_CLR_CPU4_CLR_MASK     0x00000100
+#define PMU_GLB_SLP_FRC_EN_CLR_CPU4_CLR_VAL(w)   (((w) & 0x00000100) >> 8)
+#define PMU_GLB_SLP_FRC_EN_CLR_CPU4_CLR_SET(w)   w |= ( 0x1 << 8)
+#define PMU_GLB_SLP_FRC_EN_CLR_CPU4_CLR_CLR(w)   w &= ~( 0x1 << 8)
+
+#define PMU_GLB_SLP_FRC_EN_CLR_CPU3_CLR_POS      7
+#define PMU_GLB_SLP_FRC_EN_CLR_CPU3_CLR_LEN      1
+#define PMU_GLB_SLP_FRC_EN_CLR_CPU3_CLR_MASK     0x00000080
+#define PMU_GLB_SLP_FRC_EN_CLR_CPU3_CLR_VAL(w)   (((w) & 0x00000080) >> 7)
+#define PMU_GLB_SLP_FRC_EN_CLR_CPU3_CLR_SET(w)   w |= ( 0x1 << 7)
+#define PMU_GLB_SLP_FRC_EN_CLR_CPU3_CLR_CLR(w)   w &= ~( 0x1 << 7)
+
+#define PMU_GLB_SLP_FRC_EN_CLR_CPU2_CLR_POS      6
+#define PMU_GLB_SLP_FRC_EN_CLR_CPU2_CLR_LEN      1
+#define PMU_GLB_SLP_FRC_EN_CLR_CPU2_CLR_MASK     0x00000040
+#define PMU_GLB_SLP_FRC_EN_CLR_CPU2_CLR_VAL(w)   (((w) & 0x00000040) >> 6)
+#define PMU_GLB_SLP_FRC_EN_CLR_CPU2_CLR_SET(w)   w |= ( 0x1 << 6)
+#define PMU_GLB_SLP_FRC_EN_CLR_CPU2_CLR_CLR(w)   w &= ~( 0x1 << 6)
+
+#define PMU_GLB_SLP_FRC_EN_CLR_CPU1_CLR_POS      5
+#define PMU_GLB_SLP_FRC_EN_CLR_CPU1_CLR_LEN      1
+#define PMU_GLB_SLP_FRC_EN_CLR_CPU1_CLR_MASK     0x00000020
+#define PMU_GLB_SLP_FRC_EN_CLR_CPU1_CLR_VAL(w)   (((w) & 0x00000020) >> 5)
+#define PMU_GLB_SLP_FRC_EN_CLR_CPU1_CLR_SET(w)   w |= ( 0x1 << 5)
+#define PMU_GLB_SLP_FRC_EN_CLR_CPU1_CLR_CLR(w)   w &= ~( 0x1 << 5)
+
+#define PMU_GLB_SLP_FRC_EN_CLR_CPU0_CLR_POS      4
+#define PMU_GLB_SLP_FRC_EN_CLR_CPU0_CLR_LEN      1
+#define PMU_GLB_SLP_FRC_EN_CLR_CPU0_CLR_MASK     0x00000010
+#define PMU_GLB_SLP_FRC_EN_CLR_CPU0_CLR_VAL(w)   (((w) & 0x00000010) >> 4)
+#define PMU_GLB_SLP_FRC_EN_CLR_CPU0_CLR_SET(w)   w |= ( 0x1 << 4)
+#define PMU_GLB_SLP_FRC_EN_CLR_CPU0_CLR_CLR(w)   w &= ~( 0x1 << 4)
+
+#define PMU_GLB_SLP_FRC_EN_CLR_DSP_CLR_POS      3
+#define PMU_GLB_SLP_FRC_EN_CLR_DSP_CLR_LEN      1
+#define PMU_GLB_SLP_FRC_EN_CLR_DSP_CLR_MASK     0x00000008
+#define PMU_GLB_SLP_FRC_EN_CLR_DSP_CLR_VAL(w)   (((w) & 0x00000008) >> 3)
+#define PMU_GLB_SLP_FRC_EN_CLR_DSP_CLR_SET(w)   w |= ( 0x1 << 3)
+#define PMU_GLB_SLP_FRC_EN_CLR_DSP_CLR_CLR(w)   w &= ~( 0x1 << 3)
+
+#define PMU_GLB_SLP_FRC_EN_CLR_VDEC_CLR_POS      2
+#define PMU_GLB_SLP_FRC_EN_CLR_VDEC_CLR_LEN      1
+#define PMU_GLB_SLP_FRC_EN_CLR_VDEC_CLR_MASK     0x00000004
+#define PMU_GLB_SLP_FRC_EN_CLR_VDEC_CLR_VAL(w)   (((w) & 0x00000004) >> 2)
+#define PMU_GLB_SLP_FRC_EN_CLR_VDEC_CLR_SET(w)   w |= ( 0x1 << 2)
+#define PMU_GLB_SLP_FRC_EN_CLR_VDEC_CLR_CLR(w)   w &= ~( 0x1 << 2)
+
+#define PMU_GLB_SLP_FRC_EN_CLR_VENC1_CLR_POS      1
+#define PMU_GLB_SLP_FRC_EN_CLR_VENC1_CLR_LEN      1
+#define PMU_GLB_SLP_FRC_EN_CLR_VENC1_CLR_MASK     0x00000002
+#define PMU_GLB_SLP_FRC_EN_CLR_VENC1_CLR_VAL(w)   (((w) & 0x00000002) >> 1)
+#define PMU_GLB_SLP_FRC_EN_CLR_VENC1_CLR_SET(w)   w |= ( 0x1 << 1)
+#define PMU_GLB_SLP_FRC_EN_CLR_VENC1_CLR_CLR(w)   w &= ~( 0x1 << 1)
+
+#define PMU_GLB_SLP_FRC_EN_CLR_VENC0_CLR_POS      0
+#define PMU_GLB_SLP_FRC_EN_CLR_VENC0_CLR_LEN      1
+#define PMU_GLB_SLP_FRC_EN_CLR_VENC0_CLR_MASK     0x00000001
+#define PMU_GLB_SLP_FRC_EN_CLR_VENC0_CLR_VAL(w)   (((w) & 0x00000001) >> 0)
+#define PMU_GLB_SLP_FRC_EN_CLR_VENC0_CLR_SET(w)   w |= ( 0x1 << 0)
+#define PMU_GLB_SLP_FRC_EN_CLR_VENC0_CLR_CLR(w)   w &= ~( 0x1 << 0)
+
+// REGISTER : SLP_FRC_EN1_SET
+
+#define PMU_GLB_SLP_FRC_EN1_SET_ADDR      PMU_GLB_BASE_ADDR + 0x184
+#define PMU_GLB_SLP_FRC_EN1_SET_RSTVAL    0x0
+#define PMU_GLB_SLP_FRC_EN1_SET_ALL1      0x0
+#define PMU_GLB_SLP_FRC_EN1_SET_ALL0      0x0
+#define PMU_GLB_SLP_FRC_EN1_SET_ALL5A     0x0
+#define PMU_GLB_SLP_FRC_EN1_SET_ALLA5     0x0
+
+// FIELD IN REGISTER : SLP_FRC_EN1_SET
+
+#define PMU_GLB_SLP_FRC_EN1_SET_SEN_SET_POS      18
+#define PMU_GLB_SLP_FRC_EN1_SET_SEN_SET_LEN      1
+#define PMU_GLB_SLP_FRC_EN1_SET_SEN_SET_MASK     0x00040000
+#define PMU_GLB_SLP_FRC_EN1_SET_SEN_SET_VAL(w)   (((w) & 0x00040000) >> 18)
+#define PMU_GLB_SLP_FRC_EN1_SET_SEN_SET_SET(w)   w |= ( 0x1 << 18)
+#define PMU_GLB_SLP_FRC_EN1_SET_SEN_SET_CLR(w)   w &= ~( 0x1 << 18)
+
+#define PMU_GLB_SLP_FRC_EN1_SET_ISP_SET_POS      17
+#define PMU_GLB_SLP_FRC_EN1_SET_ISP_SET_LEN      1
+#define PMU_GLB_SLP_FRC_EN1_SET_ISP_SET_MASK     0x00020000
+#define PMU_GLB_SLP_FRC_EN1_SET_ISP_SET_VAL(w)   (((w) & 0x00020000) >> 17)
+#define PMU_GLB_SLP_FRC_EN1_SET_ISP_SET_SET(w)   w |= ( 0x1 << 17)
+#define PMU_GLB_SLP_FRC_EN1_SET_ISP_SET_CLR(w)   w &= ~( 0x1 << 17)
+
+#define PMU_GLB_SLP_FRC_EN1_SET_CPU_SET_POS      16
+#define PMU_GLB_SLP_FRC_EN1_SET_CPU_SET_LEN      1
+#define PMU_GLB_SLP_FRC_EN1_SET_CPU_SET_MASK     0x00010000
+#define PMU_GLB_SLP_FRC_EN1_SET_CPU_SET_VAL(w)   (((w) & 0x00010000) >> 16)
+#define PMU_GLB_SLP_FRC_EN1_SET_CPU_SET_SET(w)   w |= ( 0x1 << 16)
+#define PMU_GLB_SLP_FRC_EN1_SET_CPU_SET_CLR(w)   w &= ~( 0x1 << 16)
+
+#define PMU_GLB_SLP_FRC_EN1_SET_NPU_SET_POS      15
+#define PMU_GLB_SLP_FRC_EN1_SET_NPU_SET_LEN      1
+#define PMU_GLB_SLP_FRC_EN1_SET_NPU_SET_MASK     0x00008000
+#define PMU_GLB_SLP_FRC_EN1_SET_NPU_SET_VAL(w)   (((w) & 0x00008000) >> 15)
+#define PMU_GLB_SLP_FRC_EN1_SET_NPU_SET_SET(w)   w |= ( 0x1 << 15)
+#define PMU_GLB_SLP_FRC_EN1_SET_NPU_SET_CLR(w)   w &= ~( 0x1 << 15)
+
+#define PMU_GLB_SLP_FRC_EN1_SET_N8_SET_POS      14
+#define PMU_GLB_SLP_FRC_EN1_SET_N8_SET_LEN      1
+#define PMU_GLB_SLP_FRC_EN1_SET_N8_SET_MASK     0x00004000
+#define PMU_GLB_SLP_FRC_EN1_SET_N8_SET_VAL(w)   (((w) & 0x00004000) >> 14)
+#define PMU_GLB_SLP_FRC_EN1_SET_N8_SET_SET(w)   w |= ( 0x1 << 14)
+#define PMU_GLB_SLP_FRC_EN1_SET_N8_SET_CLR(w)   w &= ~( 0x1 << 14)
+
+#define PMU_GLB_SLP_FRC_EN1_SET_N7_SET_POS      13
+#define PMU_GLB_SLP_FRC_EN1_SET_N7_SET_LEN      1
+#define PMU_GLB_SLP_FRC_EN1_SET_N7_SET_MASK     0x00002000
+#define PMU_GLB_SLP_FRC_EN1_SET_N7_SET_VAL(w)   (((w) & 0x00002000) >> 13)
+#define PMU_GLB_SLP_FRC_EN1_SET_N7_SET_SET(w)   w |= ( 0x1 << 13)
+#define PMU_GLB_SLP_FRC_EN1_SET_N7_SET_CLR(w)   w &= ~( 0x1 << 13)
+
+#define PMU_GLB_SLP_FRC_EN1_SET_N6_SET_POS      12
+#define PMU_GLB_SLP_FRC_EN1_SET_N6_SET_LEN      1
+#define PMU_GLB_SLP_FRC_EN1_SET_N6_SET_MASK     0x00001000
+#define PMU_GLB_SLP_FRC_EN1_SET_N6_SET_VAL(w)   (((w) & 0x00001000) >> 12)
+#define PMU_GLB_SLP_FRC_EN1_SET_N6_SET_SET(w)   w |= ( 0x1 << 12)
+#define PMU_GLB_SLP_FRC_EN1_SET_N6_SET_CLR(w)   w &= ~( 0x1 << 12)
+
+#define PMU_GLB_SLP_FRC_EN1_SET_N5_SET_POS      11
+#define PMU_GLB_SLP_FRC_EN1_SET_N5_SET_LEN      1
+#define PMU_GLB_SLP_FRC_EN1_SET_N5_SET_MASK     0x00000800
+#define PMU_GLB_SLP_FRC_EN1_SET_N5_SET_VAL(w)   (((w) & 0x00000800) >> 11)
+#define PMU_GLB_SLP_FRC_EN1_SET_N5_SET_SET(w)   w |= ( 0x1 << 11)
+#define PMU_GLB_SLP_FRC_EN1_SET_N5_SET_CLR(w)   w &= ~( 0x1 << 11)
+
+#define PMU_GLB_SLP_FRC_EN1_SET_N4_SET_POS      10
+#define PMU_GLB_SLP_FRC_EN1_SET_N4_SET_LEN      1
+#define PMU_GLB_SLP_FRC_EN1_SET_N4_SET_MASK     0x00000400
+#define PMU_GLB_SLP_FRC_EN1_SET_N4_SET_VAL(w)   (((w) & 0x00000400) >> 10)
+#define PMU_GLB_SLP_FRC_EN1_SET_N4_SET_SET(w)   w |= ( 0x1 << 10)
+#define PMU_GLB_SLP_FRC_EN1_SET_N4_SET_CLR(w)   w &= ~( 0x1 << 10)
+
+#define PMU_GLB_SLP_FRC_EN1_SET_N3_SET_POS      9
+#define PMU_GLB_SLP_FRC_EN1_SET_N3_SET_LEN      1
+#define PMU_GLB_SLP_FRC_EN1_SET_N3_SET_MASK     0x00000200
+#define PMU_GLB_SLP_FRC_EN1_SET_N3_SET_VAL(w)   (((w) & 0x00000200) >> 9)
+#define PMU_GLB_SLP_FRC_EN1_SET_N3_SET_SET(w)   w |= ( 0x1 << 9)
+#define PMU_GLB_SLP_FRC_EN1_SET_N3_SET_CLR(w)   w &= ~( 0x1 << 9)
+
+#define PMU_GLB_SLP_FRC_EN1_SET_N2_SET_POS      8
+#define PMU_GLB_SLP_FRC_EN1_SET_N2_SET_LEN      1
+#define PMU_GLB_SLP_FRC_EN1_SET_N2_SET_MASK     0x00000100
+#define PMU_GLB_SLP_FRC_EN1_SET_N2_SET_VAL(w)   (((w) & 0x00000100) >> 8)
+#define PMU_GLB_SLP_FRC_EN1_SET_N2_SET_SET(w)   w |= ( 0x1 << 8)
+#define PMU_GLB_SLP_FRC_EN1_SET_N2_SET_CLR(w)   w &= ~( 0x1 << 8)
+
+#define PMU_GLB_SLP_FRC_EN1_SET_N1_SET_POS      7
+#define PMU_GLB_SLP_FRC_EN1_SET_N1_SET_LEN      1
+#define PMU_GLB_SLP_FRC_EN1_SET_N1_SET_MASK     0x00000080
+#define PMU_GLB_SLP_FRC_EN1_SET_N1_SET_VAL(w)   (((w) & 0x00000080) >> 7)
+#define PMU_GLB_SLP_FRC_EN1_SET_N1_SET_SET(w)   w |= ( 0x1 << 7)
+#define PMU_GLB_SLP_FRC_EN1_SET_N1_SET_CLR(w)   w &= ~( 0x1 << 7)
+
+#define PMU_GLB_SLP_FRC_EN1_SET_N0_SET_POS      6
+#define PMU_GLB_SLP_FRC_EN1_SET_N0_SET_LEN      1
+#define PMU_GLB_SLP_FRC_EN1_SET_N0_SET_MASK     0x00000040
+#define PMU_GLB_SLP_FRC_EN1_SET_N0_SET_VAL(w)   (((w) & 0x00000040) >> 6)
+#define PMU_GLB_SLP_FRC_EN1_SET_N0_SET_SET(w)   w |= ( 0x1 << 6)
+#define PMU_GLB_SLP_FRC_EN1_SET_N0_SET_CLR(w)   w &= ~( 0x1 << 6)
+
+#define PMU_GLB_SLP_FRC_EN1_SET_MM_SET_POS      5
+#define PMU_GLB_SLP_FRC_EN1_SET_MM_SET_LEN      1
+#define PMU_GLB_SLP_FRC_EN1_SET_MM_SET_MASK     0x00000020
+#define PMU_GLB_SLP_FRC_EN1_SET_MM_SET_VAL(w)   (((w) & 0x00000020) >> 5)
+#define PMU_GLB_SLP_FRC_EN1_SET_MM_SET_SET(w)   w |= ( 0x1 << 5)
+#define PMU_GLB_SLP_FRC_EN1_SET_MM_SET_CLR(w)   w &= ~( 0x1 << 5)
+
+#define PMU_GLB_SLP_FRC_EN1_SET_PERIP_SET_POS      4
+#define PMU_GLB_SLP_FRC_EN1_SET_PERIP_SET_LEN      1
+#define PMU_GLB_SLP_FRC_EN1_SET_PERIP_SET_MASK     0x00000010
+#define PMU_GLB_SLP_FRC_EN1_SET_PERIP_SET_VAL(w)   (((w) & 0x00000010) >> 4)
+#define PMU_GLB_SLP_FRC_EN1_SET_PERIP_SET_SET(w)   w |= ( 0x1 << 4)
+#define PMU_GLB_SLP_FRC_EN1_SET_PERIP_SET_CLR(w)   w &= ~( 0x1 << 4)
+
+#define PMU_GLB_SLP_FRC_EN1_SET_PIPE_SET_POS      3
+#define PMU_GLB_SLP_FRC_EN1_SET_PIPE_SET_LEN      1
+#define PMU_GLB_SLP_FRC_EN1_SET_PIPE_SET_MASK     0x00000008
+#define PMU_GLB_SLP_FRC_EN1_SET_PIPE_SET_VAL(w)   (((w) & 0x00000008) >> 3)
+#define PMU_GLB_SLP_FRC_EN1_SET_PIPE_SET_SET(w)   w |= ( 0x1 << 3)
+#define PMU_GLB_SLP_FRC_EN1_SET_PIPE_SET_CLR(w)   w &= ~( 0x1 << 3)
+
+#define PMU_GLB_SLP_FRC_EN1_SET_FLASH_SET_POS      2
+#define PMU_GLB_SLP_FRC_EN1_SET_FLASH_SET_LEN      1
+#define PMU_GLB_SLP_FRC_EN1_SET_FLASH_SET_MASK     0x00000004
+#define PMU_GLB_SLP_FRC_EN1_SET_FLASH_SET_VAL(w)   (((w) & 0x00000004) >> 2)
+#define PMU_GLB_SLP_FRC_EN1_SET_FLASH_SET_SET(w)   w |= ( 0x1 << 2)
+#define PMU_GLB_SLP_FRC_EN1_SET_FLASH_SET_CLR(w)   w &= ~( 0x1 << 2)
+
+#define PMU_GLB_SLP_FRC_EN1_SET_DDR1_SET_POS      1
+#define PMU_GLB_SLP_FRC_EN1_SET_DDR1_SET_LEN      1
+#define PMU_GLB_SLP_FRC_EN1_SET_DDR1_SET_MASK     0x00000002
+#define PMU_GLB_SLP_FRC_EN1_SET_DDR1_SET_VAL(w)   (((w) & 0x00000002) >> 1)
+#define PMU_GLB_SLP_FRC_EN1_SET_DDR1_SET_SET(w)   w |= ( 0x1 << 1)
+#define PMU_GLB_SLP_FRC_EN1_SET_DDR1_SET_CLR(w)   w &= ~( 0x1 << 1)
+
+#define PMU_GLB_SLP_FRC_EN1_SET_DDR0_SET_POS      0
+#define PMU_GLB_SLP_FRC_EN1_SET_DDR0_SET_LEN      1
+#define PMU_GLB_SLP_FRC_EN1_SET_DDR0_SET_MASK     0x00000001
+#define PMU_GLB_SLP_FRC_EN1_SET_DDR0_SET_VAL(w)   (((w) & 0x00000001) >> 0)
+#define PMU_GLB_SLP_FRC_EN1_SET_DDR0_SET_SET(w)   w |= ( 0x1 << 0)
+#define PMU_GLB_SLP_FRC_EN1_SET_DDR0_SET_CLR(w)   w &= ~( 0x1 << 0)
+
+// REGISTER : SLP_FRC_EN1_CLR
+
+#define PMU_GLB_SLP_FRC_EN1_CLR_ADDR      PMU_GLB_BASE_ADDR + 0x188
+#define PMU_GLB_SLP_FRC_EN1_CLR_RSTVAL    0x0
+#define PMU_GLB_SLP_FRC_EN1_CLR_ALL1      0x0
+#define PMU_GLB_SLP_FRC_EN1_CLR_ALL0      0x0
+#define PMU_GLB_SLP_FRC_EN1_CLR_ALL5A     0x0
+#define PMU_GLB_SLP_FRC_EN1_CLR_ALLA5     0x0
+
+// FIELD IN REGISTER : SLP_FRC_EN1_CLR
+
+#define PMU_GLB_SLP_FRC_EN1_CLR_SEN_CLR_POS      18
+#define PMU_GLB_SLP_FRC_EN1_CLR_SEN_CLR_LEN      1
+#define PMU_GLB_SLP_FRC_EN1_CLR_SEN_CLR_MASK     0x00040000
+#define PMU_GLB_SLP_FRC_EN1_CLR_SEN_CLR_VAL(w)   (((w) & 0x00040000) >> 18)
+#define PMU_GLB_SLP_FRC_EN1_CLR_SEN_CLR_SET(w)   w |= ( 0x1 << 18)
+#define PMU_GLB_SLP_FRC_EN1_CLR_SEN_CLR_CLR(w)   w &= ~( 0x1 << 18)
+
+#define PMU_GLB_SLP_FRC_EN1_CLR_ISP_CLR_POS      17
+#define PMU_GLB_SLP_FRC_EN1_CLR_ISP_CLR_LEN      1
+#define PMU_GLB_SLP_FRC_EN1_CLR_ISP_CLR_MASK     0x00020000
+#define PMU_GLB_SLP_FRC_EN1_CLR_ISP_CLR_VAL(w)   (((w) & 0x00020000) >> 17)
+#define PMU_GLB_SLP_FRC_EN1_CLR_ISP_CLR_SET(w)   w |= ( 0x1 << 17)
+#define PMU_GLB_SLP_FRC_EN1_CLR_ISP_CLR_CLR(w)   w &= ~( 0x1 << 17)
+
+#define PMU_GLB_SLP_FRC_EN1_CLR_CPU_CLR_POS      16
+#define PMU_GLB_SLP_FRC_EN1_CLR_CPU_CLR_LEN      1
+#define PMU_GLB_SLP_FRC_EN1_CLR_CPU_CLR_MASK     0x00010000
+#define PMU_GLB_SLP_FRC_EN1_CLR_CPU_CLR_VAL(w)   (((w) & 0x00010000) >> 16)
+#define PMU_GLB_SLP_FRC_EN1_CLR_CPU_CLR_SET(w)   w |= ( 0x1 << 16)
+#define PMU_GLB_SLP_FRC_EN1_CLR_CPU_CLR_CLR(w)   w &= ~( 0x1 << 16)
+
+#define PMU_GLB_SLP_FRC_EN1_CLR_NPU_CLR_POS      15
+#define PMU_GLB_SLP_FRC_EN1_CLR_NPU_CLR_LEN      1
+#define PMU_GLB_SLP_FRC_EN1_CLR_NPU_CLR_MASK     0x00008000
+#define PMU_GLB_SLP_FRC_EN1_CLR_NPU_CLR_VAL(w)   (((w) & 0x00008000) >> 15)
+#define PMU_GLB_SLP_FRC_EN1_CLR_NPU_CLR_SET(w)   w |= ( 0x1 << 15)
+#define PMU_GLB_SLP_FRC_EN1_CLR_NPU_CLR_CLR(w)   w &= ~( 0x1 << 15)
+
+#define PMU_GLB_SLP_FRC_EN1_CLR_N8_CLR_POS      14
+#define PMU_GLB_SLP_FRC_EN1_CLR_N8_CLR_LEN      1
+#define PMU_GLB_SLP_FRC_EN1_CLR_N8_CLR_MASK     0x00004000
+#define PMU_GLB_SLP_FRC_EN1_CLR_N8_CLR_VAL(w)   (((w) & 0x00004000) >> 14)
+#define PMU_GLB_SLP_FRC_EN1_CLR_N8_CLR_SET(w)   w |= ( 0x1 << 14)
+#define PMU_GLB_SLP_FRC_EN1_CLR_N8_CLR_CLR(w)   w &= ~( 0x1 << 14)
+
+#define PMU_GLB_SLP_FRC_EN1_CLR_N7_CLR_POS      13
+#define PMU_GLB_SLP_FRC_EN1_CLR_N7_CLR_LEN      1
+#define PMU_GLB_SLP_FRC_EN1_CLR_N7_CLR_MASK     0x00002000
+#define PMU_GLB_SLP_FRC_EN1_CLR_N7_CLR_VAL(w)   (((w) & 0x00002000) >> 13)
+#define PMU_GLB_SLP_FRC_EN1_CLR_N7_CLR_SET(w)   w |= ( 0x1 << 13)
+#define PMU_GLB_SLP_FRC_EN1_CLR_N7_CLR_CLR(w)   w &= ~( 0x1 << 13)
+
+#define PMU_GLB_SLP_FRC_EN1_CLR_N6_CLR_POS      12
+#define PMU_GLB_SLP_FRC_EN1_CLR_N6_CLR_LEN      1
+#define PMU_GLB_SLP_FRC_EN1_CLR_N6_CLR_MASK     0x00001000
+#define PMU_GLB_SLP_FRC_EN1_CLR_N6_CLR_VAL(w)   (((w) & 0x00001000) >> 12)
+#define PMU_GLB_SLP_FRC_EN1_CLR_N6_CLR_SET(w)   w |= ( 0x1 << 12)
+#define PMU_GLB_SLP_FRC_EN1_CLR_N6_CLR_CLR(w)   w &= ~( 0x1 << 12)
+
+#define PMU_GLB_SLP_FRC_EN1_CLR_N5_CLR_POS      11
+#define PMU_GLB_SLP_FRC_EN1_CLR_N5_CLR_LEN      1
+#define PMU_GLB_SLP_FRC_EN1_CLR_N5_CLR_MASK     0x00000800
+#define PMU_GLB_SLP_FRC_EN1_CLR_N5_CLR_VAL(w)   (((w) & 0x00000800) >> 11)
+#define PMU_GLB_SLP_FRC_EN1_CLR_N5_CLR_SET(w)   w |= ( 0x1 << 11)
+#define PMU_GLB_SLP_FRC_EN1_CLR_N5_CLR_CLR(w)   w &= ~( 0x1 << 11)
+
+#define PMU_GLB_SLP_FRC_EN1_CLR_N4_CLR_POS      10
+#define PMU_GLB_SLP_FRC_EN1_CLR_N4_CLR_LEN      1
+#define PMU_GLB_SLP_FRC_EN1_CLR_N4_CLR_MASK     0x00000400
+#define PMU_GLB_SLP_FRC_EN1_CLR_N4_CLR_VAL(w)   (((w) & 0x00000400) >> 10)
+#define PMU_GLB_SLP_FRC_EN1_CLR_N4_CLR_SET(w)   w |= ( 0x1 << 10)
+#define PMU_GLB_SLP_FRC_EN1_CLR_N4_CLR_CLR(w)   w &= ~( 0x1 << 10)
+
+#define PMU_GLB_SLP_FRC_EN1_CLR_N3_CLR_POS      9
+#define PMU_GLB_SLP_FRC_EN1_CLR_N3_CLR_LEN      1
+#define PMU_GLB_SLP_FRC_EN1_CLR_N3_CLR_MASK     0x00000200
+#define PMU_GLB_SLP_FRC_EN1_CLR_N3_CLR_VAL(w)   (((w) & 0x00000200) >> 9)
+#define PMU_GLB_SLP_FRC_EN1_CLR_N3_CLR_SET(w)   w |= ( 0x1 << 9)
+#define PMU_GLB_SLP_FRC_EN1_CLR_N3_CLR_CLR(w)   w &= ~( 0x1 << 9)
+
+#define PMU_GLB_SLP_FRC_EN1_CLR_N2_CLR_POS      8
+#define PMU_GLB_SLP_FRC_EN1_CLR_N2_CLR_LEN      1
+#define PMU_GLB_SLP_FRC_EN1_CLR_N2_CLR_MASK     0x00000100
+#define PMU_GLB_SLP_FRC_EN1_CLR_N2_CLR_VAL(w)   (((w) & 0x00000100) >> 8)
+#define PMU_GLB_SLP_FRC_EN1_CLR_N2_CLR_SET(w)   w |= ( 0x1 << 8)
+#define PMU_GLB_SLP_FRC_EN1_CLR_N2_CLR_CLR(w)   w &= ~( 0x1 << 8)
+
+#define PMU_GLB_SLP_FRC_EN1_CLR_N1_CLR_POS      7
+#define PMU_GLB_SLP_FRC_EN1_CLR_N1_CLR_LEN      1
+#define PMU_GLB_SLP_FRC_EN1_CLR_N1_CLR_MASK     0x00000080
+#define PMU_GLB_SLP_FRC_EN1_CLR_N1_CLR_VAL(w)   (((w) & 0x00000080) >> 7)
+#define PMU_GLB_SLP_FRC_EN1_CLR_N1_CLR_SET(w)   w |= ( 0x1 << 7)
+#define PMU_GLB_SLP_FRC_EN1_CLR_N1_CLR_CLR(w)   w &= ~( 0x1 << 7)
+
+#define PMU_GLB_SLP_FRC_EN1_CLR_N0_CLR_POS      6
+#define PMU_GLB_SLP_FRC_EN1_CLR_N0_CLR_LEN      1
+#define PMU_GLB_SLP_FRC_EN1_CLR_N0_CLR_MASK     0x00000040
+#define PMU_GLB_SLP_FRC_EN1_CLR_N0_CLR_VAL(w)   (((w) & 0x00000040) >> 6)
+#define PMU_GLB_SLP_FRC_EN1_CLR_N0_CLR_SET(w)   w |= ( 0x1 << 6)
+#define PMU_GLB_SLP_FRC_EN1_CLR_N0_CLR_CLR(w)   w &= ~( 0x1 << 6)
+
+#define PMU_GLB_SLP_FRC_EN1_CLR_MM_CLR_POS      5
+#define PMU_GLB_SLP_FRC_EN1_CLR_MM_CLR_LEN      1
+#define PMU_GLB_SLP_FRC_EN1_CLR_MM_CLR_MASK     0x00000020
+#define PMU_GLB_SLP_FRC_EN1_CLR_MM_CLR_VAL(w)   (((w) & 0x00000020) >> 5)
+#define PMU_GLB_SLP_FRC_EN1_CLR_MM_CLR_SET(w)   w |= ( 0x1 << 5)
+#define PMU_GLB_SLP_FRC_EN1_CLR_MM_CLR_CLR(w)   w &= ~( 0x1 << 5)
+
+#define PMU_GLB_SLP_FRC_EN1_CLR_PERIP_CLR_POS      4
+#define PMU_GLB_SLP_FRC_EN1_CLR_PERIP_CLR_LEN      1
+#define PMU_GLB_SLP_FRC_EN1_CLR_PERIP_CLR_MASK     0x00000010
+#define PMU_GLB_SLP_FRC_EN1_CLR_PERIP_CLR_VAL(w)   (((w) & 0x00000010) >> 4)
+#define PMU_GLB_SLP_FRC_EN1_CLR_PERIP_CLR_SET(w)   w |= ( 0x1 << 4)
+#define PMU_GLB_SLP_FRC_EN1_CLR_PERIP_CLR_CLR(w)   w &= ~( 0x1 << 4)
+
+#define PMU_GLB_SLP_FRC_EN1_CLR_PIPE_CLR_POS      3
+#define PMU_GLB_SLP_FRC_EN1_CLR_PIPE_CLR_LEN      1
+#define PMU_GLB_SLP_FRC_EN1_CLR_PIPE_CLR_MASK     0x00000008
+#define PMU_GLB_SLP_FRC_EN1_CLR_PIPE_CLR_VAL(w)   (((w) & 0x00000008) >> 3)
+#define PMU_GLB_SLP_FRC_EN1_CLR_PIPE_CLR_SET(w)   w |= ( 0x1 << 3)
+#define PMU_GLB_SLP_FRC_EN1_CLR_PIPE_CLR_CLR(w)   w &= ~( 0x1 << 3)
+
+#define PMU_GLB_SLP_FRC_EN1_CLR_FLASH_CLR_POS      2
+#define PMU_GLB_SLP_FRC_EN1_CLR_FLASH_CLR_LEN      1
+#define PMU_GLB_SLP_FRC_EN1_CLR_FLASH_CLR_MASK     0x00000004
+#define PMU_GLB_SLP_FRC_EN1_CLR_FLASH_CLR_VAL(w)   (((w) & 0x00000004) >> 2)
+#define PMU_GLB_SLP_FRC_EN1_CLR_FLASH_CLR_SET(w)   w |= ( 0x1 << 2)
+#define PMU_GLB_SLP_FRC_EN1_CLR_FLASH_CLR_CLR(w)   w &= ~( 0x1 << 2)
+
+#define PMU_GLB_SLP_FRC_EN1_CLR_DDR1_CLR_POS      1
+#define PMU_GLB_SLP_FRC_EN1_CLR_DDR1_CLR_LEN      1
+#define PMU_GLB_SLP_FRC_EN1_CLR_DDR1_CLR_MASK     0x00000002
+#define PMU_GLB_SLP_FRC_EN1_CLR_DDR1_CLR_VAL(w)   (((w) & 0x00000002) >> 1)
+#define PMU_GLB_SLP_FRC_EN1_CLR_DDR1_CLR_SET(w)   w |= ( 0x1 << 1)
+#define PMU_GLB_SLP_FRC_EN1_CLR_DDR1_CLR_CLR(w)   w &= ~( 0x1 << 1)
+
+#define PMU_GLB_SLP_FRC_EN1_CLR_DDR0_CLR_POS      0
+#define PMU_GLB_SLP_FRC_EN1_CLR_DDR0_CLR_LEN      1
+#define PMU_GLB_SLP_FRC_EN1_CLR_DDR0_CLR_MASK     0x00000001
+#define PMU_GLB_SLP_FRC_EN1_CLR_DDR0_CLR_VAL(w)   (((w) & 0x00000001) >> 0)
+#define PMU_GLB_SLP_FRC_EN1_CLR_DDR0_CLR_SET(w)   w |= ( 0x1 << 0)
+#define PMU_GLB_SLP_FRC_EN1_CLR_DDR0_CLR_CLR(w)   w &= ~( 0x1 << 0)
+
+// REGISTER : SLP_FRC_SW_SET
+
+#define PMU_GLB_SLP_FRC_SW_SET_ADDR      PMU_GLB_BASE_ADDR + 0x18C
+#define PMU_GLB_SLP_FRC_SW_SET_RSTVAL    0x0
+#define PMU_GLB_SLP_FRC_SW_SET_ALL1      0x0
+#define PMU_GLB_SLP_FRC_SW_SET_ALL0      0x0
+#define PMU_GLB_SLP_FRC_SW_SET_ALL5A     0x0
+#define PMU_GLB_SLP_FRC_SW_SET_ALLA5     0x0
+
+// FIELD IN REGISTER : SLP_FRC_SW_SET
+
+#define PMU_GLB_SLP_FRC_SW_SET_CPU7_SET_POS      11
+#define PMU_GLB_SLP_FRC_SW_SET_CPU7_SET_LEN      1
+#define PMU_GLB_SLP_FRC_SW_SET_CPU7_SET_MASK     0x00000800
+#define PMU_GLB_SLP_FRC_SW_SET_CPU7_SET_VAL(w)   (((w) & 0x00000800) >> 11)
+#define PMU_GLB_SLP_FRC_SW_SET_CPU7_SET_SET(w)   w |= ( 0x1 << 11)
+#define PMU_GLB_SLP_FRC_SW_SET_CPU7_SET_CLR(w)   w &= ~( 0x1 << 11)
+
+#define PMU_GLB_SLP_FRC_SW_SET_CPU6_SET_POS      10
+#define PMU_GLB_SLP_FRC_SW_SET_CPU6_SET_LEN      1
+#define PMU_GLB_SLP_FRC_SW_SET_CPU6_SET_MASK     0x00000400
+#define PMU_GLB_SLP_FRC_SW_SET_CPU6_SET_VAL(w)   (((w) & 0x00000400) >> 10)
+#define PMU_GLB_SLP_FRC_SW_SET_CPU6_SET_SET(w)   w |= ( 0x1 << 10)
+#define PMU_GLB_SLP_FRC_SW_SET_CPU6_SET_CLR(w)   w &= ~( 0x1 << 10)
+
+#define PMU_GLB_SLP_FRC_SW_SET_CPU5_SET_POS      9
+#define PMU_GLB_SLP_FRC_SW_SET_CPU5_SET_LEN      1
+#define PMU_GLB_SLP_FRC_SW_SET_CPU5_SET_MASK     0x00000200
+#define PMU_GLB_SLP_FRC_SW_SET_CPU5_SET_VAL(w)   (((w) & 0x00000200) >> 9)
+#define PMU_GLB_SLP_FRC_SW_SET_CPU5_SET_SET(w)   w |= ( 0x1 << 9)
+#define PMU_GLB_SLP_FRC_SW_SET_CPU5_SET_CLR(w)   w &= ~( 0x1 << 9)
+
+#define PMU_GLB_SLP_FRC_SW_SET_CPU4_SET_POS      8
+#define PMU_GLB_SLP_FRC_SW_SET_CPU4_SET_LEN      1
+#define PMU_GLB_SLP_FRC_SW_SET_CPU4_SET_MASK     0x00000100
+#define PMU_GLB_SLP_FRC_SW_SET_CPU4_SET_VAL(w)   (((w) & 0x00000100) >> 8)
+#define PMU_GLB_SLP_FRC_SW_SET_CPU4_SET_SET(w)   w |= ( 0x1 << 8)
+#define PMU_GLB_SLP_FRC_SW_SET_CPU4_SET_CLR(w)   w &= ~( 0x1 << 8)
+
+#define PMU_GLB_SLP_FRC_SW_SET_CPU3_SET_POS      7
+#define PMU_GLB_SLP_FRC_SW_SET_CPU3_SET_LEN      1
+#define PMU_GLB_SLP_FRC_SW_SET_CPU3_SET_MASK     0x00000080
+#define PMU_GLB_SLP_FRC_SW_SET_CPU3_SET_VAL(w)   (((w) & 0x00000080) >> 7)
+#define PMU_GLB_SLP_FRC_SW_SET_CPU3_SET_SET(w)   w |= ( 0x1 << 7)
+#define PMU_GLB_SLP_FRC_SW_SET_CPU3_SET_CLR(w)   w &= ~( 0x1 << 7)
+
+#define PMU_GLB_SLP_FRC_SW_SET_CPU2_SET_POS      6
+#define PMU_GLB_SLP_FRC_SW_SET_CPU2_SET_LEN      1
+#define PMU_GLB_SLP_FRC_SW_SET_CPU2_SET_MASK     0x00000040
+#define PMU_GLB_SLP_FRC_SW_SET_CPU2_SET_VAL(w)   (((w) & 0x00000040) >> 6)
+#define PMU_GLB_SLP_FRC_SW_SET_CPU2_SET_SET(w)   w |= ( 0x1 << 6)
+#define PMU_GLB_SLP_FRC_SW_SET_CPU2_SET_CLR(w)   w &= ~( 0x1 << 6)
+
+#define PMU_GLB_SLP_FRC_SW_SET_CPU1_SET_POS      5
+#define PMU_GLB_SLP_FRC_SW_SET_CPU1_SET_LEN      1
+#define PMU_GLB_SLP_FRC_SW_SET_CPU1_SET_MASK     0x00000020
+#define PMU_GLB_SLP_FRC_SW_SET_CPU1_SET_VAL(w)   (((w) & 0x00000020) >> 5)
+#define PMU_GLB_SLP_FRC_SW_SET_CPU1_SET_SET(w)   w |= ( 0x1 << 5)
+#define PMU_GLB_SLP_FRC_SW_SET_CPU1_SET_CLR(w)   w &= ~( 0x1 << 5)
+
+#define PMU_GLB_SLP_FRC_SW_SET_CPU0_SET_POS      4
+#define PMU_GLB_SLP_FRC_SW_SET_CPU0_SET_LEN      1
+#define PMU_GLB_SLP_FRC_SW_SET_CPU0_SET_MASK     0x00000010
+#define PMU_GLB_SLP_FRC_SW_SET_CPU0_SET_VAL(w)   (((w) & 0x00000010) >> 4)
+#define PMU_GLB_SLP_FRC_SW_SET_CPU0_SET_SET(w)   w |= ( 0x1 << 4)
+#define PMU_GLB_SLP_FRC_SW_SET_CPU0_SET_CLR(w)   w &= ~( 0x1 << 4)
+
+#define PMU_GLB_SLP_FRC_SW_SET_DSP_SET_POS      3
+#define PMU_GLB_SLP_FRC_SW_SET_DSP_SET_LEN      1
+#define PMU_GLB_SLP_FRC_SW_SET_DSP_SET_MASK     0x00000008
+#define PMU_GLB_SLP_FRC_SW_SET_DSP_SET_VAL(w)   (((w) & 0x00000008) >> 3)
+#define PMU_GLB_SLP_FRC_SW_SET_DSP_SET_SET(w)   w |= ( 0x1 << 3)
+#define PMU_GLB_SLP_FRC_SW_SET_DSP_SET_CLR(w)   w &= ~( 0x1 << 3)
+
+#define PMU_GLB_SLP_FRC_SW_SET_VDEC_SET_POS      2
+#define PMU_GLB_SLP_FRC_SW_SET_VDEC_SET_LEN      1
+#define PMU_GLB_SLP_FRC_SW_SET_VDEC_SET_MASK     0x00000004
+#define PMU_GLB_SLP_FRC_SW_SET_VDEC_SET_VAL(w)   (((w) & 0x00000004) >> 2)
+#define PMU_GLB_SLP_FRC_SW_SET_VDEC_SET_SET(w)   w |= ( 0x1 << 2)
+#define PMU_GLB_SLP_FRC_SW_SET_VDEC_SET_CLR(w)   w &= ~( 0x1 << 2)
+
+#define PMU_GLB_SLP_FRC_SW_SET_VENC1_SET_POS      1
+#define PMU_GLB_SLP_FRC_SW_SET_VENC1_SET_LEN      1
+#define PMU_GLB_SLP_FRC_SW_SET_VENC1_SET_MASK     0x00000002
+#define PMU_GLB_SLP_FRC_SW_SET_VENC1_SET_VAL(w)   (((w) & 0x00000002) >> 1)
+#define PMU_GLB_SLP_FRC_SW_SET_VENC1_SET_SET(w)   w |= ( 0x1 << 1)
+#define PMU_GLB_SLP_FRC_SW_SET_VENC1_SET_CLR(w)   w &= ~( 0x1 << 1)
+
+#define PMU_GLB_SLP_FRC_SW_SET_VENC0_SET_POS      0
+#define PMU_GLB_SLP_FRC_SW_SET_VENC0_SET_LEN      1
+#define PMU_GLB_SLP_FRC_SW_SET_VENC0_SET_MASK     0x00000001
+#define PMU_GLB_SLP_FRC_SW_SET_VENC0_SET_VAL(w)   (((w) & 0x00000001) >> 0)
+#define PMU_GLB_SLP_FRC_SW_SET_VENC0_SET_SET(w)   w |= ( 0x1 << 0)
+#define PMU_GLB_SLP_FRC_SW_SET_VENC0_SET_CLR(w)   w &= ~( 0x1 << 0)
+
+// REGISTER : SLP_FRC_SW_CLR
+
+#define PMU_GLB_SLP_FRC_SW_CLR_ADDR      PMU_GLB_BASE_ADDR + 0x190
+#define PMU_GLB_SLP_FRC_SW_CLR_RSTVAL    0x0
+#define PMU_GLB_SLP_FRC_SW_CLR_ALL1      0x0
+#define PMU_GLB_SLP_FRC_SW_CLR_ALL0      0x0
+#define PMU_GLB_SLP_FRC_SW_CLR_ALL5A     0x0
+#define PMU_GLB_SLP_FRC_SW_CLR_ALLA5     0x0
+
+// FIELD IN REGISTER : SLP_FRC_SW_CLR
+
+#define PMU_GLB_SLP_FRC_SW_CLR_CPU7_CLR_POS      11
+#define PMU_GLB_SLP_FRC_SW_CLR_CPU7_CLR_LEN      1
+#define PMU_GLB_SLP_FRC_SW_CLR_CPU7_CLR_MASK     0x00000800
+#define PMU_GLB_SLP_FRC_SW_CLR_CPU7_CLR_VAL(w)   (((w) & 0x00000800) >> 11)
+#define PMU_GLB_SLP_FRC_SW_CLR_CPU7_CLR_SET(w)   w |= ( 0x1 << 11)
+#define PMU_GLB_SLP_FRC_SW_CLR_CPU7_CLR_CLR(w)   w &= ~( 0x1 << 11)
+
+#define PMU_GLB_SLP_FRC_SW_CLR_CPU6_CLR_POS      10
+#define PMU_GLB_SLP_FRC_SW_CLR_CPU6_CLR_LEN      1
+#define PMU_GLB_SLP_FRC_SW_CLR_CPU6_CLR_MASK     0x00000400
+#define PMU_GLB_SLP_FRC_SW_CLR_CPU6_CLR_VAL(w)   (((w) & 0x00000400) >> 10)
+#define PMU_GLB_SLP_FRC_SW_CLR_CPU6_CLR_SET(w)   w |= ( 0x1 << 10)
+#define PMU_GLB_SLP_FRC_SW_CLR_CPU6_CLR_CLR(w)   w &= ~( 0x1 << 10)
+
+#define PMU_GLB_SLP_FRC_SW_CLR_CPU5_CLR_POS      9
+#define PMU_GLB_SLP_FRC_SW_CLR_CPU5_CLR_LEN      1
+#define PMU_GLB_SLP_FRC_SW_CLR_CPU5_CLR_MASK     0x00000200
+#define PMU_GLB_SLP_FRC_SW_CLR_CPU5_CLR_VAL(w)   (((w) & 0x00000200) >> 9)
+#define PMU_GLB_SLP_FRC_SW_CLR_CPU5_CLR_SET(w)   w |= ( 0x1 << 9)
+#define PMU_GLB_SLP_FRC_SW_CLR_CPU5_CLR_CLR(w)   w &= ~( 0x1 << 9)
+
+#define PMU_GLB_SLP_FRC_SW_CLR_CPU4_CLR_POS      8
+#define PMU_GLB_SLP_FRC_SW_CLR_CPU4_CLR_LEN      1
+#define PMU_GLB_SLP_FRC_SW_CLR_CPU4_CLR_MASK     0x00000100
+#define PMU_GLB_SLP_FRC_SW_CLR_CPU4_CLR_VAL(w)   (((w) & 0x00000100) >> 8)
+#define PMU_GLB_SLP_FRC_SW_CLR_CPU4_CLR_SET(w)   w |= ( 0x1 << 8)
+#define PMU_GLB_SLP_FRC_SW_CLR_CPU4_CLR_CLR(w)   w &= ~( 0x1 << 8)
+
+#define PMU_GLB_SLP_FRC_SW_CLR_CPU3_CLR_POS      7
+#define PMU_GLB_SLP_FRC_SW_CLR_CPU3_CLR_LEN      1
+#define PMU_GLB_SLP_FRC_SW_CLR_CPU3_CLR_MASK     0x00000080
+#define PMU_GLB_SLP_FRC_SW_CLR_CPU3_CLR_VAL(w)   (((w) & 0x00000080) >> 7)
+#define PMU_GLB_SLP_FRC_SW_CLR_CPU3_CLR_SET(w)   w |= ( 0x1 << 7)
+#define PMU_GLB_SLP_FRC_SW_CLR_CPU3_CLR_CLR(w)   w &= ~( 0x1 << 7)
+
+#define PMU_GLB_SLP_FRC_SW_CLR_CPU2_CLR_POS      6
+#define PMU_GLB_SLP_FRC_SW_CLR_CPU2_CLR_LEN      1
+#define PMU_GLB_SLP_FRC_SW_CLR_CPU2_CLR_MASK     0x00000040
+#define PMU_GLB_SLP_FRC_SW_CLR_CPU2_CLR_VAL(w)   (((w) & 0x00000040) >> 6)
+#define PMU_GLB_SLP_FRC_SW_CLR_CPU2_CLR_SET(w)   w |= ( 0x1 << 6)
+#define PMU_GLB_SLP_FRC_SW_CLR_CPU2_CLR_CLR(w)   w &= ~( 0x1 << 6)
+
+#define PMU_GLB_SLP_FRC_SW_CLR_CPU1_CLR_POS      5
+#define PMU_GLB_SLP_FRC_SW_CLR_CPU1_CLR_LEN      1
+#define PMU_GLB_SLP_FRC_SW_CLR_CPU1_CLR_MASK     0x00000020
+#define PMU_GLB_SLP_FRC_SW_CLR_CPU1_CLR_VAL(w)   (((w) & 0x00000020) >> 5)
+#define PMU_GLB_SLP_FRC_SW_CLR_CPU1_CLR_SET(w)   w |= ( 0x1 << 5)
+#define PMU_GLB_SLP_FRC_SW_CLR_CPU1_CLR_CLR(w)   w &= ~( 0x1 << 5)
+
+#define PMU_GLB_SLP_FRC_SW_CLR_CPU0_CLR_POS      4
+#define PMU_GLB_SLP_FRC_SW_CLR_CPU0_CLR_LEN      1
+#define PMU_GLB_SLP_FRC_SW_CLR_CPU0_CLR_MASK     0x00000010
+#define PMU_GLB_SLP_FRC_SW_CLR_CPU0_CLR_VAL(w)   (((w) & 0x00000010) >> 4)
+#define PMU_GLB_SLP_FRC_SW_CLR_CPU0_CLR_SET(w)   w |= ( 0x1 << 4)
+#define PMU_GLB_SLP_FRC_SW_CLR_CPU0_CLR_CLR(w)   w &= ~( 0x1 << 4)
+
+#define PMU_GLB_SLP_FRC_SW_CLR_DSP_CLR_POS      3
+#define PMU_GLB_SLP_FRC_SW_CLR_DSP_CLR_LEN      1
+#define PMU_GLB_SLP_FRC_SW_CLR_DSP_CLR_MASK     0x00000008
+#define PMU_GLB_SLP_FRC_SW_CLR_DSP_CLR_VAL(w)   (((w) & 0x00000008) >> 3)
+#define PMU_GLB_SLP_FRC_SW_CLR_DSP_CLR_SET(w)   w |= ( 0x1 << 3)
+#define PMU_GLB_SLP_FRC_SW_CLR_DSP_CLR_CLR(w)   w &= ~( 0x1 << 3)
+
+#define PMU_GLB_SLP_FRC_SW_CLR_VDEC_CLR_POS      2
+#define PMU_GLB_SLP_FRC_SW_CLR_VDEC_CLR_LEN      1
+#define PMU_GLB_SLP_FRC_SW_CLR_VDEC_CLR_MASK     0x00000004
+#define PMU_GLB_SLP_FRC_SW_CLR_VDEC_CLR_VAL(w)   (((w) & 0x00000004) >> 2)
+#define PMU_GLB_SLP_FRC_SW_CLR_VDEC_CLR_SET(w)   w |= ( 0x1 << 2)
+#define PMU_GLB_SLP_FRC_SW_CLR_VDEC_CLR_CLR(w)   w &= ~( 0x1 << 2)
+
+#define PMU_GLB_SLP_FRC_SW_CLR_VENC1_CLR_POS      1
+#define PMU_GLB_SLP_FRC_SW_CLR_VENC1_CLR_LEN      1
+#define PMU_GLB_SLP_FRC_SW_CLR_VENC1_CLR_MASK     0x00000002
+#define PMU_GLB_SLP_FRC_SW_CLR_VENC1_CLR_VAL(w)   (((w) & 0x00000002) >> 1)
+#define PMU_GLB_SLP_FRC_SW_CLR_VENC1_CLR_SET(w)   w |= ( 0x1 << 1)
+#define PMU_GLB_SLP_FRC_SW_CLR_VENC1_CLR_CLR(w)   w &= ~( 0x1 << 1)
+
+#define PMU_GLB_SLP_FRC_SW_CLR_VENC0_CLR_POS      0
+#define PMU_GLB_SLP_FRC_SW_CLR_VENC0_CLR_LEN      1
+#define PMU_GLB_SLP_FRC_SW_CLR_VENC0_CLR_MASK     0x00000001
+#define PMU_GLB_SLP_FRC_SW_CLR_VENC0_CLR_VAL(w)   (((w) & 0x00000001) >> 0)
+#define PMU_GLB_SLP_FRC_SW_CLR_VENC0_CLR_SET(w)   w |= ( 0x1 << 0)
+#define PMU_GLB_SLP_FRC_SW_CLR_VENC0_CLR_CLR(w)   w &= ~( 0x1 << 0)
+
+// REGISTER : SLP_FRC_SW1_SET
+
+#define PMU_GLB_SLP_FRC_SW1_SET_ADDR      PMU_GLB_BASE_ADDR + 0x194
+#define PMU_GLB_SLP_FRC_SW1_SET_RSTVAL    0x0
+#define PMU_GLB_SLP_FRC_SW1_SET_ALL1      0x0
+#define PMU_GLB_SLP_FRC_SW1_SET_ALL0      0x0
+#define PMU_GLB_SLP_FRC_SW1_SET_ALL5A     0x0
+#define PMU_GLB_SLP_FRC_SW1_SET_ALLA5     0x0
+
+// FIELD IN REGISTER : SLP_FRC_SW1_SET
+
+#define PMU_GLB_SLP_FRC_SW1_SET_SEN_SET_POS      18
+#define PMU_GLB_SLP_FRC_SW1_SET_SEN_SET_LEN      1
+#define PMU_GLB_SLP_FRC_SW1_SET_SEN_SET_MASK     0x00040000
+#define PMU_GLB_SLP_FRC_SW1_SET_SEN_SET_VAL(w)   (((w) & 0x00040000) >> 18)
+#define PMU_GLB_SLP_FRC_SW1_SET_SEN_SET_SET(w)   w |= ( 0x1 << 18)
+#define PMU_GLB_SLP_FRC_SW1_SET_SEN_SET_CLR(w)   w &= ~( 0x1 << 18)
+
+#define PMU_GLB_SLP_FRC_SW1_SET_ISP_SET_POS      17
+#define PMU_GLB_SLP_FRC_SW1_SET_ISP_SET_LEN      1
+#define PMU_GLB_SLP_FRC_SW1_SET_ISP_SET_MASK     0x00020000
+#define PMU_GLB_SLP_FRC_SW1_SET_ISP_SET_VAL(w)   (((w) & 0x00020000) >> 17)
+#define PMU_GLB_SLP_FRC_SW1_SET_ISP_SET_SET(w)   w |= ( 0x1 << 17)
+#define PMU_GLB_SLP_FRC_SW1_SET_ISP_SET_CLR(w)   w &= ~( 0x1 << 17)
+
+#define PMU_GLB_SLP_FRC_SW1_SET_CPU_SET_POS      16
+#define PMU_GLB_SLP_FRC_SW1_SET_CPU_SET_LEN      1
+#define PMU_GLB_SLP_FRC_SW1_SET_CPU_SET_MASK     0x00010000
+#define PMU_GLB_SLP_FRC_SW1_SET_CPU_SET_VAL(w)   (((w) & 0x00010000) >> 16)
+#define PMU_GLB_SLP_FRC_SW1_SET_CPU_SET_SET(w)   w |= ( 0x1 << 16)
+#define PMU_GLB_SLP_FRC_SW1_SET_CPU_SET_CLR(w)   w &= ~( 0x1 << 16)
+
+#define PMU_GLB_SLP_FRC_SW1_SET_NPU_SET_POS      15
+#define PMU_GLB_SLP_FRC_SW1_SET_NPU_SET_LEN      1
+#define PMU_GLB_SLP_FRC_SW1_SET_NPU_SET_MASK     0x00008000
+#define PMU_GLB_SLP_FRC_SW1_SET_NPU_SET_VAL(w)   (((w) & 0x00008000) >> 15)
+#define PMU_GLB_SLP_FRC_SW1_SET_NPU_SET_SET(w)   w |= ( 0x1 << 15)
+#define PMU_GLB_SLP_FRC_SW1_SET_NPU_SET_CLR(w)   w &= ~( 0x1 << 15)
+
+#define PMU_GLB_SLP_FRC_SW1_SET_N8_SET_POS      14
+#define PMU_GLB_SLP_FRC_SW1_SET_N8_SET_LEN      1
+#define PMU_GLB_SLP_FRC_SW1_SET_N8_SET_MASK     0x00004000
+#define PMU_GLB_SLP_FRC_SW1_SET_N8_SET_VAL(w)   (((w) & 0x00004000) >> 14)
+#define PMU_GLB_SLP_FRC_SW1_SET_N8_SET_SET(w)   w |= ( 0x1 << 14)
+#define PMU_GLB_SLP_FRC_SW1_SET_N8_SET_CLR(w)   w &= ~( 0x1 << 14)
+
+#define PMU_GLB_SLP_FRC_SW1_SET_N7_SET_POS      13
+#define PMU_GLB_SLP_FRC_SW1_SET_N7_SET_LEN      1
+#define PMU_GLB_SLP_FRC_SW1_SET_N7_SET_MASK     0x00002000
+#define PMU_GLB_SLP_FRC_SW1_SET_N7_SET_VAL(w)   (((w) & 0x00002000) >> 13)
+#define PMU_GLB_SLP_FRC_SW1_SET_N7_SET_SET(w)   w |= ( 0x1 << 13)
+#define PMU_GLB_SLP_FRC_SW1_SET_N7_SET_CLR(w)   w &= ~( 0x1 << 13)
+
+#define PMU_GLB_SLP_FRC_SW1_SET_N6_SET_POS      12
+#define PMU_GLB_SLP_FRC_SW1_SET_N6_SET_LEN      1
+#define PMU_GLB_SLP_FRC_SW1_SET_N6_SET_MASK     0x00001000
+#define PMU_GLB_SLP_FRC_SW1_SET_N6_SET_VAL(w)   (((w) & 0x00001000) >> 12)
+#define PMU_GLB_SLP_FRC_SW1_SET_N6_SET_SET(w)   w |= ( 0x1 << 12)
+#define PMU_GLB_SLP_FRC_SW1_SET_N6_SET_CLR(w)   w &= ~( 0x1 << 12)
+
+#define PMU_GLB_SLP_FRC_SW1_SET_N5_SET_POS      11
+#define PMU_GLB_SLP_FRC_SW1_SET_N5_SET_LEN      1
+#define PMU_GLB_SLP_FRC_SW1_SET_N5_SET_MASK     0x00000800
+#define PMU_GLB_SLP_FRC_SW1_SET_N5_SET_VAL(w)   (((w) & 0x00000800) >> 11)
+#define PMU_GLB_SLP_FRC_SW1_SET_N5_SET_SET(w)   w |= ( 0x1 << 11)
+#define PMU_GLB_SLP_FRC_SW1_SET_N5_SET_CLR(w)   w &= ~( 0x1 << 11)
+
+#define PMU_GLB_SLP_FRC_SW1_SET_N4_SET_POS      10
+#define PMU_GLB_SLP_FRC_SW1_SET_N4_SET_LEN      1
+#define PMU_GLB_SLP_FRC_SW1_SET_N4_SET_MASK     0x00000400
+#define PMU_GLB_SLP_FRC_SW1_SET_N4_SET_VAL(w)   (((w) & 0x00000400) >> 10)
+#define PMU_GLB_SLP_FRC_SW1_SET_N4_SET_SET(w)   w |= ( 0x1 << 10)
+#define PMU_GLB_SLP_FRC_SW1_SET_N4_SET_CLR(w)   w &= ~( 0x1 << 10)
+
+#define PMU_GLB_SLP_FRC_SW1_SET_N3_SET_POS      9
+#define PMU_GLB_SLP_FRC_SW1_SET_N3_SET_LEN      1
+#define PMU_GLB_SLP_FRC_SW1_SET_N3_SET_MASK     0x00000200
+#define PMU_GLB_SLP_FRC_SW1_SET_N3_SET_VAL(w)   (((w) & 0x00000200) >> 9)
+#define PMU_GLB_SLP_FRC_SW1_SET_N3_SET_SET(w)   w |= ( 0x1 << 9)
+#define PMU_GLB_SLP_FRC_SW1_SET_N3_SET_CLR(w)   w &= ~( 0x1 << 9)
+
+#define PMU_GLB_SLP_FRC_SW1_SET_N2_SET_POS      8
+#define PMU_GLB_SLP_FRC_SW1_SET_N2_SET_LEN      1
+#define PMU_GLB_SLP_FRC_SW1_SET_N2_SET_MASK     0x00000100
+#define PMU_GLB_SLP_FRC_SW1_SET_N2_SET_VAL(w)   (((w) & 0x00000100) >> 8)
+#define PMU_GLB_SLP_FRC_SW1_SET_N2_SET_SET(w)   w |= ( 0x1 << 8)
+#define PMU_GLB_SLP_FRC_SW1_SET_N2_SET_CLR(w)   w &= ~( 0x1 << 8)
+
+#define PMU_GLB_SLP_FRC_SW1_SET_N1_SET_POS      7
+#define PMU_GLB_SLP_FRC_SW1_SET_N1_SET_LEN      1
+#define PMU_GLB_SLP_FRC_SW1_SET_N1_SET_MASK     0x00000080
+#define PMU_GLB_SLP_FRC_SW1_SET_N1_SET_VAL(w)   (((w) & 0x00000080) >> 7)
+#define PMU_GLB_SLP_FRC_SW1_SET_N1_SET_SET(w)   w |= ( 0x1 << 7)
+#define PMU_GLB_SLP_FRC_SW1_SET_N1_SET_CLR(w)   w &= ~( 0x1 << 7)
+
+#define PMU_GLB_SLP_FRC_SW1_SET_N0_SET_POS      6
+#define PMU_GLB_SLP_FRC_SW1_SET_N0_SET_LEN      1
+#define PMU_GLB_SLP_FRC_SW1_SET_N0_SET_MASK     0x00000040
+#define PMU_GLB_SLP_FRC_SW1_SET_N0_SET_VAL(w)   (((w) & 0x00000040) >> 6)
+#define PMU_GLB_SLP_FRC_SW1_SET_N0_SET_SET(w)   w |= ( 0x1 << 6)
+#define PMU_GLB_SLP_FRC_SW1_SET_N0_SET_CLR(w)   w &= ~( 0x1 << 6)
+
+#define PMU_GLB_SLP_FRC_SW1_SET_MM_SET_POS      5
+#define PMU_GLB_SLP_FRC_SW1_SET_MM_SET_LEN      1
+#define PMU_GLB_SLP_FRC_SW1_SET_MM_SET_MASK     0x00000020
+#define PMU_GLB_SLP_FRC_SW1_SET_MM_SET_VAL(w)   (((w) & 0x00000020) >> 5)
+#define PMU_GLB_SLP_FRC_SW1_SET_MM_SET_SET(w)   w |= ( 0x1 << 5)
+#define PMU_GLB_SLP_FRC_SW1_SET_MM_SET_CLR(w)   w &= ~( 0x1 << 5)
+
+#define PMU_GLB_SLP_FRC_SW1_SET_PERIP_SET_POS      4
+#define PMU_GLB_SLP_FRC_SW1_SET_PERIP_SET_LEN      1
+#define PMU_GLB_SLP_FRC_SW1_SET_PERIP_SET_MASK     0x00000010
+#define PMU_GLB_SLP_FRC_SW1_SET_PERIP_SET_VAL(w)   (((w) & 0x00000010) >> 4)
+#define PMU_GLB_SLP_FRC_SW1_SET_PERIP_SET_SET(w)   w |= ( 0x1 << 4)
+#define PMU_GLB_SLP_FRC_SW1_SET_PERIP_SET_CLR(w)   w &= ~( 0x1 << 4)
+
+#define PMU_GLB_SLP_FRC_SW1_SET_PIPE_SET_POS      3
+#define PMU_GLB_SLP_FRC_SW1_SET_PIPE_SET_LEN      1
+#define PMU_GLB_SLP_FRC_SW1_SET_PIPE_SET_MASK     0x00000008
+#define PMU_GLB_SLP_FRC_SW1_SET_PIPE_SET_VAL(w)   (((w) & 0x00000008) >> 3)
+#define PMU_GLB_SLP_FRC_SW1_SET_PIPE_SET_SET(w)   w |= ( 0x1 << 3)
+#define PMU_GLB_SLP_FRC_SW1_SET_PIPE_SET_CLR(w)   w &= ~( 0x1 << 3)
+
+#define PMU_GLB_SLP_FRC_SW1_SET_FLASH_SET_POS      2
+#define PMU_GLB_SLP_FRC_SW1_SET_FLASH_SET_LEN      1
+#define PMU_GLB_SLP_FRC_SW1_SET_FLASH_SET_MASK     0x00000004
+#define PMU_GLB_SLP_FRC_SW1_SET_FLASH_SET_VAL(w)   (((w) & 0x00000004) >> 2)
+#define PMU_GLB_SLP_FRC_SW1_SET_FLASH_SET_SET(w)   w |= ( 0x1 << 2)
+#define PMU_GLB_SLP_FRC_SW1_SET_FLASH_SET_CLR(w)   w &= ~( 0x1 << 2)
+
+#define PMU_GLB_SLP_FRC_SW1_SET_DDR1_SET_POS      1
+#define PMU_GLB_SLP_FRC_SW1_SET_DDR1_SET_LEN      1
+#define PMU_GLB_SLP_FRC_SW1_SET_DDR1_SET_MASK     0x00000002
+#define PMU_GLB_SLP_FRC_SW1_SET_DDR1_SET_VAL(w)   (((w) & 0x00000002) >> 1)
+#define PMU_GLB_SLP_FRC_SW1_SET_DDR1_SET_SET(w)   w |= ( 0x1 << 1)
+#define PMU_GLB_SLP_FRC_SW1_SET_DDR1_SET_CLR(w)   w &= ~( 0x1 << 1)
+
+#define PMU_GLB_SLP_FRC_SW1_SET_DDR0_SET_POS      0
+#define PMU_GLB_SLP_FRC_SW1_SET_DDR0_SET_LEN      1
+#define PMU_GLB_SLP_FRC_SW1_SET_DDR0_SET_MASK     0x00000001
+#define PMU_GLB_SLP_FRC_SW1_SET_DDR0_SET_VAL(w)   (((w) & 0x00000001) >> 0)
+#define PMU_GLB_SLP_FRC_SW1_SET_DDR0_SET_SET(w)   w |= ( 0x1 << 0)
+#define PMU_GLB_SLP_FRC_SW1_SET_DDR0_SET_CLR(w)   w &= ~( 0x1 << 0)
+
+// REGISTER : SLP_FRC_SW1_CLR
+
+#define PMU_GLB_SLP_FRC_SW1_CLR_ADDR      PMU_GLB_BASE_ADDR + 0x198
+#define PMU_GLB_SLP_FRC_SW1_CLR_RSTVAL    0x0
+#define PMU_GLB_SLP_FRC_SW1_CLR_ALL1      0x0
+#define PMU_GLB_SLP_FRC_SW1_CLR_ALL0      0x0
+#define PMU_GLB_SLP_FRC_SW1_CLR_ALL5A     0x0
+#define PMU_GLB_SLP_FRC_SW1_CLR_ALLA5     0x0
+
+// FIELD IN REGISTER : SLP_FRC_SW1_CLR
+
+#define PMU_GLB_SLP_FRC_SW1_CLR_SEN_CLR_POS      18
+#define PMU_GLB_SLP_FRC_SW1_CLR_SEN_CLR_LEN      1
+#define PMU_GLB_SLP_FRC_SW1_CLR_SEN_CLR_MASK     0x00040000
+#define PMU_GLB_SLP_FRC_SW1_CLR_SEN_CLR_VAL(w)   (((w) & 0x00040000) >> 18)
+#define PMU_GLB_SLP_FRC_SW1_CLR_SEN_CLR_SET(w)   w |= ( 0x1 << 18)
+#define PMU_GLB_SLP_FRC_SW1_CLR_SEN_CLR_CLR(w)   w &= ~( 0x1 << 18)
+
+#define PMU_GLB_SLP_FRC_SW1_CLR_ISP_CLR_POS      17
+#define PMU_GLB_SLP_FRC_SW1_CLR_ISP_CLR_LEN      1
+#define PMU_GLB_SLP_FRC_SW1_CLR_ISP_CLR_MASK     0x00020000
+#define PMU_GLB_SLP_FRC_SW1_CLR_ISP_CLR_VAL(w)   (((w) & 0x00020000) >> 17)
+#define PMU_GLB_SLP_FRC_SW1_CLR_ISP_CLR_SET(w)   w |= ( 0x1 << 17)
+#define PMU_GLB_SLP_FRC_SW1_CLR_ISP_CLR_CLR(w)   w &= ~( 0x1 << 17)
+
+#define PMU_GLB_SLP_FRC_SW1_CLR_CPU_CLR_POS      16
+#define PMU_GLB_SLP_FRC_SW1_CLR_CPU_CLR_LEN      1
+#define PMU_GLB_SLP_FRC_SW1_CLR_CPU_CLR_MASK     0x00010000
+#define PMU_GLB_SLP_FRC_SW1_CLR_CPU_CLR_VAL(w)   (((w) & 0x00010000) >> 16)
+#define PMU_GLB_SLP_FRC_SW1_CLR_CPU_CLR_SET(w)   w |= ( 0x1 << 16)
+#define PMU_GLB_SLP_FRC_SW1_CLR_CPU_CLR_CLR(w)   w &= ~( 0x1 << 16)
+
+#define PMU_GLB_SLP_FRC_SW1_CLR_NPU_CLR_POS      15
+#define PMU_GLB_SLP_FRC_SW1_CLR_NPU_CLR_LEN      1
+#define PMU_GLB_SLP_FRC_SW1_CLR_NPU_CLR_MASK     0x00008000
+#define PMU_GLB_SLP_FRC_SW1_CLR_NPU_CLR_VAL(w)   (((w) & 0x00008000) >> 15)
+#define PMU_GLB_SLP_FRC_SW1_CLR_NPU_CLR_SET(w)   w |= ( 0x1 << 15)
+#define PMU_GLB_SLP_FRC_SW1_CLR_NPU_CLR_CLR(w)   w &= ~( 0x1 << 15)
+
+#define PMU_GLB_SLP_FRC_SW1_CLR_N8_CLR_POS      14
+#define PMU_GLB_SLP_FRC_SW1_CLR_N8_CLR_LEN      1
+#define PMU_GLB_SLP_FRC_SW1_CLR_N8_CLR_MASK     0x00004000
+#define PMU_GLB_SLP_FRC_SW1_CLR_N8_CLR_VAL(w)   (((w) & 0x00004000) >> 14)
+#define PMU_GLB_SLP_FRC_SW1_CLR_N8_CLR_SET(w)   w |= ( 0x1 << 14)
+#define PMU_GLB_SLP_FRC_SW1_CLR_N8_CLR_CLR(w)   w &= ~( 0x1 << 14)
+
+#define PMU_GLB_SLP_FRC_SW1_CLR_N7_CLR_POS      13
+#define PMU_GLB_SLP_FRC_SW1_CLR_N7_CLR_LEN      1
+#define PMU_GLB_SLP_FRC_SW1_CLR_N7_CLR_MASK     0x00002000
+#define PMU_GLB_SLP_FRC_SW1_CLR_N7_CLR_VAL(w)   (((w) & 0x00002000) >> 13)
+#define PMU_GLB_SLP_FRC_SW1_CLR_N7_CLR_SET(w)   w |= ( 0x1 << 13)
+#define PMU_GLB_SLP_FRC_SW1_CLR_N7_CLR_CLR(w)   w &= ~( 0x1 << 13)
+
+#define PMU_GLB_SLP_FRC_SW1_CLR_N6_CLR_POS      12
+#define PMU_GLB_SLP_FRC_SW1_CLR_N6_CLR_LEN      1
+#define PMU_GLB_SLP_FRC_SW1_CLR_N6_CLR_MASK     0x00001000
+#define PMU_GLB_SLP_FRC_SW1_CLR_N6_CLR_VAL(w)   (((w) & 0x00001000) >> 12)
+#define PMU_GLB_SLP_FRC_SW1_CLR_N6_CLR_SET(w)   w |= ( 0x1 << 12)
+#define PMU_GLB_SLP_FRC_SW1_CLR_N6_CLR_CLR(w)   w &= ~( 0x1 << 12)
+
+#define PMU_GLB_SLP_FRC_SW1_CLR_N5_CLR_POS      11
+#define PMU_GLB_SLP_FRC_SW1_CLR_N5_CLR_LEN      1
+#define PMU_GLB_SLP_FRC_SW1_CLR_N5_CLR_MASK     0x00000800
+#define PMU_GLB_SLP_FRC_SW1_CLR_N5_CLR_VAL(w)   (((w) & 0x00000800) >> 11)
+#define PMU_GLB_SLP_FRC_SW1_CLR_N5_CLR_SET(w)   w |= ( 0x1 << 11)
+#define PMU_GLB_SLP_FRC_SW1_CLR_N5_CLR_CLR(w)   w &= ~( 0x1 << 11)
+
+#define PMU_GLB_SLP_FRC_SW1_CLR_N4_CLR_POS      10
+#define PMU_GLB_SLP_FRC_SW1_CLR_N4_CLR_LEN      1
+#define PMU_GLB_SLP_FRC_SW1_CLR_N4_CLR_MASK     0x00000400
+#define PMU_GLB_SLP_FRC_SW1_CLR_N4_CLR_VAL(w)   (((w) & 0x00000400) >> 10)
+#define PMU_GLB_SLP_FRC_SW1_CLR_N4_CLR_SET(w)   w |= ( 0x1 << 10)
+#define PMU_GLB_SLP_FRC_SW1_CLR_N4_CLR_CLR(w)   w &= ~( 0x1 << 10)
+
+#define PMU_GLB_SLP_FRC_SW1_CLR_N3_CLR_POS      9
+#define PMU_GLB_SLP_FRC_SW1_CLR_N3_CLR_LEN      1
+#define PMU_GLB_SLP_FRC_SW1_CLR_N3_CLR_MASK     0x00000200
+#define PMU_GLB_SLP_FRC_SW1_CLR_N3_CLR_VAL(w)   (((w) & 0x00000200) >> 9)
+#define PMU_GLB_SLP_FRC_SW1_CLR_N3_CLR_SET(w)   w |= ( 0x1 << 9)
+#define PMU_GLB_SLP_FRC_SW1_CLR_N3_CLR_CLR(w)   w &= ~( 0x1 << 9)
+
+#define PMU_GLB_SLP_FRC_SW1_CLR_N2_CLR_POS      8
+#define PMU_GLB_SLP_FRC_SW1_CLR_N2_CLR_LEN      1
+#define PMU_GLB_SLP_FRC_SW1_CLR_N2_CLR_MASK     0x00000100
+#define PMU_GLB_SLP_FRC_SW1_CLR_N2_CLR_VAL(w)   (((w) & 0x00000100) >> 8)
+#define PMU_GLB_SLP_FRC_SW1_CLR_N2_CLR_SET(w)   w |= ( 0x1 << 8)
+#define PMU_GLB_SLP_FRC_SW1_CLR_N2_CLR_CLR(w)   w &= ~( 0x1 << 8)
+
+#define PMU_GLB_SLP_FRC_SW1_CLR_N1_CLR_POS      7
+#define PMU_GLB_SLP_FRC_SW1_CLR_N1_CLR_LEN      1
+#define PMU_GLB_SLP_FRC_SW1_CLR_N1_CLR_MASK     0x00000080
+#define PMU_GLB_SLP_FRC_SW1_CLR_N1_CLR_VAL(w)   (((w) & 0x00000080) >> 7)
+#define PMU_GLB_SLP_FRC_SW1_CLR_N1_CLR_SET(w)   w |= ( 0x1 << 7)
+#define PMU_GLB_SLP_FRC_SW1_CLR_N1_CLR_CLR(w)   w &= ~( 0x1 << 7)
+
+#define PMU_GLB_SLP_FRC_SW1_CLR_N0_CLR_POS      6
+#define PMU_GLB_SLP_FRC_SW1_CLR_N0_CLR_LEN      1
+#define PMU_GLB_SLP_FRC_SW1_CLR_N0_CLR_MASK     0x00000040
+#define PMU_GLB_SLP_FRC_SW1_CLR_N0_CLR_VAL(w)   (((w) & 0x00000040) >> 6)
+#define PMU_GLB_SLP_FRC_SW1_CLR_N0_CLR_SET(w)   w |= ( 0x1 << 6)
+#define PMU_GLB_SLP_FRC_SW1_CLR_N0_CLR_CLR(w)   w &= ~( 0x1 << 6)
+
+#define PMU_GLB_SLP_FRC_SW1_CLR_MM_CLR_POS      5
+#define PMU_GLB_SLP_FRC_SW1_CLR_MM_CLR_LEN      1
+#define PMU_GLB_SLP_FRC_SW1_CLR_MM_CLR_MASK     0x00000020
+#define PMU_GLB_SLP_FRC_SW1_CLR_MM_CLR_VAL(w)   (((w) & 0x00000020) >> 5)
+#define PMU_GLB_SLP_FRC_SW1_CLR_MM_CLR_SET(w)   w |= ( 0x1 << 5)
+#define PMU_GLB_SLP_FRC_SW1_CLR_MM_CLR_CLR(w)   w &= ~( 0x1 << 5)
+
+#define PMU_GLB_SLP_FRC_SW1_CLR_PERIP_CLR_POS      4
+#define PMU_GLB_SLP_FRC_SW1_CLR_PERIP_CLR_LEN      1
+#define PMU_GLB_SLP_FRC_SW1_CLR_PERIP_CLR_MASK     0x00000010
+#define PMU_GLB_SLP_FRC_SW1_CLR_PERIP_CLR_VAL(w)   (((w) & 0x00000010) >> 4)
+#define PMU_GLB_SLP_FRC_SW1_CLR_PERIP_CLR_SET(w)   w |= ( 0x1 << 4)
+#define PMU_GLB_SLP_FRC_SW1_CLR_PERIP_CLR_CLR(w)   w &= ~( 0x1 << 4)
+
+#define PMU_GLB_SLP_FRC_SW1_CLR_PIPE_CLR_POS      3
+#define PMU_GLB_SLP_FRC_SW1_CLR_PIPE_CLR_LEN      1
+#define PMU_GLB_SLP_FRC_SW1_CLR_PIPE_CLR_MASK     0x00000008
+#define PMU_GLB_SLP_FRC_SW1_CLR_PIPE_CLR_VAL(w)   (((w) & 0x00000008) >> 3)
+#define PMU_GLB_SLP_FRC_SW1_CLR_PIPE_CLR_SET(w)   w |= ( 0x1 << 3)
+#define PMU_GLB_SLP_FRC_SW1_CLR_PIPE_CLR_CLR(w)   w &= ~( 0x1 << 3)
+
+#define PMU_GLB_SLP_FRC_SW1_CLR_FLASH_CLR_POS      2
+#define PMU_GLB_SLP_FRC_SW1_CLR_FLASH_CLR_LEN      1
+#define PMU_GLB_SLP_FRC_SW1_CLR_FLASH_CLR_MASK     0x00000004
+#define PMU_GLB_SLP_FRC_SW1_CLR_FLASH_CLR_VAL(w)   (((w) & 0x00000004) >> 2)
+#define PMU_GLB_SLP_FRC_SW1_CLR_FLASH_CLR_SET(w)   w |= ( 0x1 << 2)
+#define PMU_GLB_SLP_FRC_SW1_CLR_FLASH_CLR_CLR(w)   w &= ~( 0x1 << 2)
+
+#define PMU_GLB_SLP_FRC_SW1_CLR_DDR1_CLR_POS      1
+#define PMU_GLB_SLP_FRC_SW1_CLR_DDR1_CLR_LEN      1
+#define PMU_GLB_SLP_FRC_SW1_CLR_DDR1_CLR_MASK     0x00000002
+#define PMU_GLB_SLP_FRC_SW1_CLR_DDR1_CLR_VAL(w)   (((w) & 0x00000002) >> 1)
+#define PMU_GLB_SLP_FRC_SW1_CLR_DDR1_CLR_SET(w)   w |= ( 0x1 << 1)
+#define PMU_GLB_SLP_FRC_SW1_CLR_DDR1_CLR_CLR(w)   w &= ~( 0x1 << 1)
+
+#define PMU_GLB_SLP_FRC_SW1_CLR_DDR0_CLR_POS      0
+#define PMU_GLB_SLP_FRC_SW1_CLR_DDR0_CLR_LEN      1
+#define PMU_GLB_SLP_FRC_SW1_CLR_DDR0_CLR_MASK     0x00000001
+#define PMU_GLB_SLP_FRC_SW1_CLR_DDR0_CLR_VAL(w)   (((w) & 0x00000001) >> 0)
+#define PMU_GLB_SLP_FRC_SW1_CLR_DDR0_CLR_SET(w)   w |= ( 0x1 << 0)
+#define PMU_GLB_SLP_FRC_SW1_CLR_DDR0_CLR_CLR(w)   w &= ~( 0x1 << 0)
+
+// REGISTER : PWROFF_FRC_EN_SET
+
+#define PMU_GLB_PWROFF_FRC_EN_SET_ADDR      PMU_GLB_BASE_ADDR + 0x19C
+#define PMU_GLB_PWROFF_FRC_EN_SET_RSTVAL    0x0
+#define PMU_GLB_PWROFF_FRC_EN_SET_ALL1      0x0
+#define PMU_GLB_PWROFF_FRC_EN_SET_ALL0      0x0
+#define PMU_GLB_PWROFF_FRC_EN_SET_ALL5A     0x0
+#define PMU_GLB_PWROFF_FRC_EN_SET_ALLA5     0x0
+
+// FIELD IN REGISTER : PWROFF_FRC_EN_SET
+
+#define PMU_GLB_PWROFF_FRC_EN_SET_ISP_SET_POS      14
+#define PMU_GLB_PWROFF_FRC_EN_SET_ISP_SET_LEN      1
+#define PMU_GLB_PWROFF_FRC_EN_SET_ISP_SET_MASK     0x00004000
+#define PMU_GLB_PWROFF_FRC_EN_SET_ISP_SET_VAL(w)   (((w) & 0x00004000) >> 14)
+#define PMU_GLB_PWROFF_FRC_EN_SET_ISP_SET_SET(w)   w |= ( 0x1 << 14)
+#define PMU_GLB_PWROFF_FRC_EN_SET_ISP_SET_CLR(w)   w &= ~( 0x1 << 14)
+
+#define PMU_GLB_PWROFF_FRC_EN_SET_CPU_SET_POS      13
+#define PMU_GLB_PWROFF_FRC_EN_SET_CPU_SET_LEN      1
+#define PMU_GLB_PWROFF_FRC_EN_SET_CPU_SET_MASK     0x00002000
+#define PMU_GLB_PWROFF_FRC_EN_SET_CPU_SET_VAL(w)   (((w) & 0x00002000) >> 13)
+#define PMU_GLB_PWROFF_FRC_EN_SET_CPU_SET_SET(w)   w |= ( 0x1 << 13)
+#define PMU_GLB_PWROFF_FRC_EN_SET_CPU_SET_CLR(w)   w &= ~( 0x1 << 13)
+
+#define PMU_GLB_PWROFF_FRC_EN_SET_NPU_SET_POS      12
+#define PMU_GLB_PWROFF_FRC_EN_SET_NPU_SET_LEN      1
+#define PMU_GLB_PWROFF_FRC_EN_SET_NPU_SET_MASK     0x00001000
+#define PMU_GLB_PWROFF_FRC_EN_SET_NPU_SET_VAL(w)   (((w) & 0x00001000) >> 12)
+#define PMU_GLB_PWROFF_FRC_EN_SET_NPU_SET_SET(w)   w |= ( 0x1 << 12)
+#define PMU_GLB_PWROFF_FRC_EN_SET_NPU_SET_CLR(w)   w &= ~( 0x1 << 12)
+
+#define PMU_GLB_PWROFF_FRC_EN_SET_CPU7_SET_POS      11
+#define PMU_GLB_PWROFF_FRC_EN_SET_CPU7_SET_LEN      1
+#define PMU_GLB_PWROFF_FRC_EN_SET_CPU7_SET_MASK     0x00000800
+#define PMU_GLB_PWROFF_FRC_EN_SET_CPU7_SET_VAL(w)   (((w) & 0x00000800) >> 11)
+#define PMU_GLB_PWROFF_FRC_EN_SET_CPU7_SET_SET(w)   w |= ( 0x1 << 11)
+#define PMU_GLB_PWROFF_FRC_EN_SET_CPU7_SET_CLR(w)   w &= ~( 0x1 << 11)
+
+#define PMU_GLB_PWROFF_FRC_EN_SET_CPU6_SET_POS      10
+#define PMU_GLB_PWROFF_FRC_EN_SET_CPU6_SET_LEN      1
+#define PMU_GLB_PWROFF_FRC_EN_SET_CPU6_SET_MASK     0x00000400
+#define PMU_GLB_PWROFF_FRC_EN_SET_CPU6_SET_VAL(w)   (((w) & 0x00000400) >> 10)
+#define PMU_GLB_PWROFF_FRC_EN_SET_CPU6_SET_SET(w)   w |= ( 0x1 << 10)
+#define PMU_GLB_PWROFF_FRC_EN_SET_CPU6_SET_CLR(w)   w &= ~( 0x1 << 10)
+
+#define PMU_GLB_PWROFF_FRC_EN_SET_CPU5_SET_POS      9
+#define PMU_GLB_PWROFF_FRC_EN_SET_CPU5_SET_LEN      1
+#define PMU_GLB_PWROFF_FRC_EN_SET_CPU5_SET_MASK     0x00000200
+#define PMU_GLB_PWROFF_FRC_EN_SET_CPU5_SET_VAL(w)   (((w) & 0x00000200) >> 9)
+#define PMU_GLB_PWROFF_FRC_EN_SET_CPU5_SET_SET(w)   w |= ( 0x1 << 9)
+#define PMU_GLB_PWROFF_FRC_EN_SET_CPU5_SET_CLR(w)   w &= ~( 0x1 << 9)
+
+#define PMU_GLB_PWROFF_FRC_EN_SET_CPU4_SET_POS      8
+#define PMU_GLB_PWROFF_FRC_EN_SET_CPU4_SET_LEN      1
+#define PMU_GLB_PWROFF_FRC_EN_SET_CPU4_SET_MASK     0x00000100
+#define PMU_GLB_PWROFF_FRC_EN_SET_CPU4_SET_VAL(w)   (((w) & 0x00000100) >> 8)
+#define PMU_GLB_PWROFF_FRC_EN_SET_CPU4_SET_SET(w)   w |= ( 0x1 << 8)
+#define PMU_GLB_PWROFF_FRC_EN_SET_CPU4_SET_CLR(w)   w &= ~( 0x1 << 8)
+
+#define PMU_GLB_PWROFF_FRC_EN_SET_CPU3_SET_POS      7
+#define PMU_GLB_PWROFF_FRC_EN_SET_CPU3_SET_LEN      1
+#define PMU_GLB_PWROFF_FRC_EN_SET_CPU3_SET_MASK     0x00000080
+#define PMU_GLB_PWROFF_FRC_EN_SET_CPU3_SET_VAL(w)   (((w) & 0x00000080) >> 7)
+#define PMU_GLB_PWROFF_FRC_EN_SET_CPU3_SET_SET(w)   w |= ( 0x1 << 7)
+#define PMU_GLB_PWROFF_FRC_EN_SET_CPU3_SET_CLR(w)   w &= ~( 0x1 << 7)
+
+#define PMU_GLB_PWROFF_FRC_EN_SET_CPU2_SET_POS      6
+#define PMU_GLB_PWROFF_FRC_EN_SET_CPU2_SET_LEN      1
+#define PMU_GLB_PWROFF_FRC_EN_SET_CPU2_SET_MASK     0x00000040
+#define PMU_GLB_PWROFF_FRC_EN_SET_CPU2_SET_VAL(w)   (((w) & 0x00000040) >> 6)
+#define PMU_GLB_PWROFF_FRC_EN_SET_CPU2_SET_SET(w)   w |= ( 0x1 << 6)
+#define PMU_GLB_PWROFF_FRC_EN_SET_CPU2_SET_CLR(w)   w &= ~( 0x1 << 6)
+
+#define PMU_GLB_PWROFF_FRC_EN_SET_CPU1_SET_POS      5
+#define PMU_GLB_PWROFF_FRC_EN_SET_CPU1_SET_LEN      1
+#define PMU_GLB_PWROFF_FRC_EN_SET_CPU1_SET_MASK     0x00000020
+#define PMU_GLB_PWROFF_FRC_EN_SET_CPU1_SET_VAL(w)   (((w) & 0x00000020) >> 5)
+#define PMU_GLB_PWROFF_FRC_EN_SET_CPU1_SET_SET(w)   w |= ( 0x1 << 5)
+#define PMU_GLB_PWROFF_FRC_EN_SET_CPU1_SET_CLR(w)   w &= ~( 0x1 << 5)
+
+#define PMU_GLB_PWROFF_FRC_EN_SET_CPU0_SET_POS      4
+#define PMU_GLB_PWROFF_FRC_EN_SET_CPU0_SET_LEN      1
+#define PMU_GLB_PWROFF_FRC_EN_SET_CPU0_SET_MASK     0x00000010
+#define PMU_GLB_PWROFF_FRC_EN_SET_CPU0_SET_VAL(w)   (((w) & 0x00000010) >> 4)
+#define PMU_GLB_PWROFF_FRC_EN_SET_CPU0_SET_SET(w)   w |= ( 0x1 << 4)
+#define PMU_GLB_PWROFF_FRC_EN_SET_CPU0_SET_CLR(w)   w &= ~( 0x1 << 4)
+
+#define PMU_GLB_PWROFF_FRC_EN_SET_DSP_SET_POS      3
+#define PMU_GLB_PWROFF_FRC_EN_SET_DSP_SET_LEN      1
+#define PMU_GLB_PWROFF_FRC_EN_SET_DSP_SET_MASK     0x00000008
+#define PMU_GLB_PWROFF_FRC_EN_SET_DSP_SET_VAL(w)   (((w) & 0x00000008) >> 3)
+#define PMU_GLB_PWROFF_FRC_EN_SET_DSP_SET_SET(w)   w |= ( 0x1 << 3)
+#define PMU_GLB_PWROFF_FRC_EN_SET_DSP_SET_CLR(w)   w &= ~( 0x1 << 3)
+
+#define PMU_GLB_PWROFF_FRC_EN_SET_VDEC_SET_POS      2
+#define PMU_GLB_PWROFF_FRC_EN_SET_VDEC_SET_LEN      1
+#define PMU_GLB_PWROFF_FRC_EN_SET_VDEC_SET_MASK     0x00000004
+#define PMU_GLB_PWROFF_FRC_EN_SET_VDEC_SET_VAL(w)   (((w) & 0x00000004) >> 2)
+#define PMU_GLB_PWROFF_FRC_EN_SET_VDEC_SET_SET(w)   w |= ( 0x1 << 2)
+#define PMU_GLB_PWROFF_FRC_EN_SET_VDEC_SET_CLR(w)   w &= ~( 0x1 << 2)
+
+#define PMU_GLB_PWROFF_FRC_EN_SET_VENC1_SET_POS      1
+#define PMU_GLB_PWROFF_FRC_EN_SET_VENC1_SET_LEN      1
+#define PMU_GLB_PWROFF_FRC_EN_SET_VENC1_SET_MASK     0x00000002
+#define PMU_GLB_PWROFF_FRC_EN_SET_VENC1_SET_VAL(w)   (((w) & 0x00000002) >> 1)
+#define PMU_GLB_PWROFF_FRC_EN_SET_VENC1_SET_SET(w)   w |= ( 0x1 << 1)
+#define PMU_GLB_PWROFF_FRC_EN_SET_VENC1_SET_CLR(w)   w &= ~( 0x1 << 1)
+
+#define PMU_GLB_PWROFF_FRC_EN_SET_VENC0_SET_POS      0
+#define PMU_GLB_PWROFF_FRC_EN_SET_VENC0_SET_LEN      1
+#define PMU_GLB_PWROFF_FRC_EN_SET_VENC0_SET_MASK     0x00000001
+#define PMU_GLB_PWROFF_FRC_EN_SET_VENC0_SET_VAL(w)   (((w) & 0x00000001) >> 0)
+#define PMU_GLB_PWROFF_FRC_EN_SET_VENC0_SET_SET(w)   w |= ( 0x1 << 0)
+#define PMU_GLB_PWROFF_FRC_EN_SET_VENC0_SET_CLR(w)   w &= ~( 0x1 << 0)
+
+// REGISTER : PWROFF_FRC_EN_CLR
+
+#define PMU_GLB_PWROFF_FRC_EN_CLR_ADDR      PMU_GLB_BASE_ADDR + 0x1A0
+#define PMU_GLB_PWROFF_FRC_EN_CLR_RSTVAL    0x0
+#define PMU_GLB_PWROFF_FRC_EN_CLR_ALL1      0x0
+#define PMU_GLB_PWROFF_FRC_EN_CLR_ALL0      0x0
+#define PMU_GLB_PWROFF_FRC_EN_CLR_ALL5A     0x0
+#define PMU_GLB_PWROFF_FRC_EN_CLR_ALLA5     0x0
+
+// FIELD IN REGISTER : PWROFF_FRC_EN_CLR
+
+#define PMU_GLB_PWROFF_FRC_EN_CLR_ISP_CLR_POS      14
+#define PMU_GLB_PWROFF_FRC_EN_CLR_ISP_CLR_LEN      1
+#define PMU_GLB_PWROFF_FRC_EN_CLR_ISP_CLR_MASK     0x00004000
+#define PMU_GLB_PWROFF_FRC_EN_CLR_ISP_CLR_VAL(w)   (((w) & 0x00004000) >> 14)
+#define PMU_GLB_PWROFF_FRC_EN_CLR_ISP_CLR_SET(w)   w |= ( 0x1 << 14)
+#define PMU_GLB_PWROFF_FRC_EN_CLR_ISP_CLR_CLR(w)   w &= ~( 0x1 << 14)
+
+#define PMU_GLB_PWROFF_FRC_EN_CLR_CPU_CLR_POS      13
+#define PMU_GLB_PWROFF_FRC_EN_CLR_CPU_CLR_LEN      1
+#define PMU_GLB_PWROFF_FRC_EN_CLR_CPU_CLR_MASK     0x00002000
+#define PMU_GLB_PWROFF_FRC_EN_CLR_CPU_CLR_VAL(w)   (((w) & 0x00002000) >> 13)
+#define PMU_GLB_PWROFF_FRC_EN_CLR_CPU_CLR_SET(w)   w |= ( 0x1 << 13)
+#define PMU_GLB_PWROFF_FRC_EN_CLR_CPU_CLR_CLR(w)   w &= ~( 0x1 << 13)
+
+#define PMU_GLB_PWROFF_FRC_EN_CLR_NPU_CLR_POS      12
+#define PMU_GLB_PWROFF_FRC_EN_CLR_NPU_CLR_LEN      1
+#define PMU_GLB_PWROFF_FRC_EN_CLR_NPU_CLR_MASK     0x00001000
+#define PMU_GLB_PWROFF_FRC_EN_CLR_NPU_CLR_VAL(w)   (((w) & 0x00001000) >> 12)
+#define PMU_GLB_PWROFF_FRC_EN_CLR_NPU_CLR_SET(w)   w |= ( 0x1 << 12)
+#define PMU_GLB_PWROFF_FRC_EN_CLR_NPU_CLR_CLR(w)   w &= ~( 0x1 << 12)
+
+#define PMU_GLB_PWROFF_FRC_EN_CLR_CPU7_CLR_POS      11
+#define PMU_GLB_PWROFF_FRC_EN_CLR_CPU7_CLR_LEN      1
+#define PMU_GLB_PWROFF_FRC_EN_CLR_CPU7_CLR_MASK     0x00000800
+#define PMU_GLB_PWROFF_FRC_EN_CLR_CPU7_CLR_VAL(w)   (((w) & 0x00000800) >> 11)
+#define PMU_GLB_PWROFF_FRC_EN_CLR_CPU7_CLR_SET(w)   w |= ( 0x1 << 11)
+#define PMU_GLB_PWROFF_FRC_EN_CLR_CPU7_CLR_CLR(w)   w &= ~( 0x1 << 11)
+
+#define PMU_GLB_PWROFF_FRC_EN_CLR_CPU6_CLR_POS      10
+#define PMU_GLB_PWROFF_FRC_EN_CLR_CPU6_CLR_LEN      1
+#define PMU_GLB_PWROFF_FRC_EN_CLR_CPU6_CLR_MASK     0x00000400
+#define PMU_GLB_PWROFF_FRC_EN_CLR_CPU6_CLR_VAL(w)   (((w) & 0x00000400) >> 10)
+#define PMU_GLB_PWROFF_FRC_EN_CLR_CPU6_CLR_SET(w)   w |= ( 0x1 << 10)
+#define PMU_GLB_PWROFF_FRC_EN_CLR_CPU6_CLR_CLR(w)   w &= ~( 0x1 << 10)
+
+#define PMU_GLB_PWROFF_FRC_EN_CLR_CPU5_CLR_POS      9
+#define PMU_GLB_PWROFF_FRC_EN_CLR_CPU5_CLR_LEN      1
+#define PMU_GLB_PWROFF_FRC_EN_CLR_CPU5_CLR_MASK     0x00000200
+#define PMU_GLB_PWROFF_FRC_EN_CLR_CPU5_CLR_VAL(w)   (((w) & 0x00000200) >> 9)
+#define PMU_GLB_PWROFF_FRC_EN_CLR_CPU5_CLR_SET(w)   w |= ( 0x1 << 9)
+#define PMU_GLB_PWROFF_FRC_EN_CLR_CPU5_CLR_CLR(w)   w &= ~( 0x1 << 9)
+
+#define PMU_GLB_PWROFF_FRC_EN_CLR_CPU4_CLR_POS      8
+#define PMU_GLB_PWROFF_FRC_EN_CLR_CPU4_CLR_LEN      1
+#define PMU_GLB_PWROFF_FRC_EN_CLR_CPU4_CLR_MASK     0x00000100
+#define PMU_GLB_PWROFF_FRC_EN_CLR_CPU4_CLR_VAL(w)   (((w) & 0x00000100) >> 8)
+#define PMU_GLB_PWROFF_FRC_EN_CLR_CPU4_CLR_SET(w)   w |= ( 0x1 << 8)
+#define PMU_GLB_PWROFF_FRC_EN_CLR_CPU4_CLR_CLR(w)   w &= ~( 0x1 << 8)
+
+#define PMU_GLB_PWROFF_FRC_EN_CLR_CPU3_CLR_POS      7
+#define PMU_GLB_PWROFF_FRC_EN_CLR_CPU3_CLR_LEN      1
+#define PMU_GLB_PWROFF_FRC_EN_CLR_CPU3_CLR_MASK     0x00000080
+#define PMU_GLB_PWROFF_FRC_EN_CLR_CPU3_CLR_VAL(w)   (((w) & 0x00000080) >> 7)
+#define PMU_GLB_PWROFF_FRC_EN_CLR_CPU3_CLR_SET(w)   w |= ( 0x1 << 7)
+#define PMU_GLB_PWROFF_FRC_EN_CLR_CPU3_CLR_CLR(w)   w &= ~( 0x1 << 7)
+
+#define PMU_GLB_PWROFF_FRC_EN_CLR_CPU2_CLR_POS      6
+#define PMU_GLB_PWROFF_FRC_EN_CLR_CPU2_CLR_LEN      1
+#define PMU_GLB_PWROFF_FRC_EN_CLR_CPU2_CLR_MASK     0x00000040
+#define PMU_GLB_PWROFF_FRC_EN_CLR_CPU2_CLR_VAL(w)   (((w) & 0x00000040) >> 6)
+#define PMU_GLB_PWROFF_FRC_EN_CLR_CPU2_CLR_SET(w)   w |= ( 0x1 << 6)
+#define PMU_GLB_PWROFF_FRC_EN_CLR_CPU2_CLR_CLR(w)   w &= ~( 0x1 << 6)
+
+#define PMU_GLB_PWROFF_FRC_EN_CLR_CPU1_CLR_POS      5
+#define PMU_GLB_PWROFF_FRC_EN_CLR_CPU1_CLR_LEN      1
+#define PMU_GLB_PWROFF_FRC_EN_CLR_CPU1_CLR_MASK     0x00000020
+#define PMU_GLB_PWROFF_FRC_EN_CLR_CPU1_CLR_VAL(w)   (((w) & 0x00000020) >> 5)
+#define PMU_GLB_PWROFF_FRC_EN_CLR_CPU1_CLR_SET(w)   w |= ( 0x1 << 5)
+#define PMU_GLB_PWROFF_FRC_EN_CLR_CPU1_CLR_CLR(w)   w &= ~( 0x1 << 5)
+
+#define PMU_GLB_PWROFF_FRC_EN_CLR_CPU0_CLR_POS      4
+#define PMU_GLB_PWROFF_FRC_EN_CLR_CPU0_CLR_LEN      1
+#define PMU_GLB_PWROFF_FRC_EN_CLR_CPU0_CLR_MASK     0x00000010
+#define PMU_GLB_PWROFF_FRC_EN_CLR_CPU0_CLR_VAL(w)   (((w) & 0x00000010) >> 4)
+#define PMU_GLB_PWROFF_FRC_EN_CLR_CPU0_CLR_SET(w)   w |= ( 0x1 << 4)
+#define PMU_GLB_PWROFF_FRC_EN_CLR_CPU0_CLR_CLR(w)   w &= ~( 0x1 << 4)
+
+#define PMU_GLB_PWROFF_FRC_EN_CLR_DSP_CLR_POS      3
+#define PMU_GLB_PWROFF_FRC_EN_CLR_DSP_CLR_LEN      1
+#define PMU_GLB_PWROFF_FRC_EN_CLR_DSP_CLR_MASK     0x00000008
+#define PMU_GLB_PWROFF_FRC_EN_CLR_DSP_CLR_VAL(w)   (((w) & 0x00000008) >> 3)
+#define PMU_GLB_PWROFF_FRC_EN_CLR_DSP_CLR_SET(w)   w |= ( 0x1 << 3)
+#define PMU_GLB_PWROFF_FRC_EN_CLR_DSP_CLR_CLR(w)   w &= ~( 0x1 << 3)
+
+#define PMU_GLB_PWROFF_FRC_EN_CLR_VDEC_CLR_POS      2
+#define PMU_GLB_PWROFF_FRC_EN_CLR_VDEC_CLR_LEN      1
+#define PMU_GLB_PWROFF_FRC_EN_CLR_VDEC_CLR_MASK     0x00000004
+#define PMU_GLB_PWROFF_FRC_EN_CLR_VDEC_CLR_VAL(w)   (((w) & 0x00000004) >> 2)
+#define PMU_GLB_PWROFF_FRC_EN_CLR_VDEC_CLR_SET(w)   w |= ( 0x1 << 2)
+#define PMU_GLB_PWROFF_FRC_EN_CLR_VDEC_CLR_CLR(w)   w &= ~( 0x1 << 2)
+
+#define PMU_GLB_PWROFF_FRC_EN_CLR_VENC1_CLR_POS      1
+#define PMU_GLB_PWROFF_FRC_EN_CLR_VENC1_CLR_LEN      1
+#define PMU_GLB_PWROFF_FRC_EN_CLR_VENC1_CLR_MASK     0x00000002
+#define PMU_GLB_PWROFF_FRC_EN_CLR_VENC1_CLR_VAL(w)   (((w) & 0x00000002) >> 1)
+#define PMU_GLB_PWROFF_FRC_EN_CLR_VENC1_CLR_SET(w)   w |= ( 0x1 << 1)
+#define PMU_GLB_PWROFF_FRC_EN_CLR_VENC1_CLR_CLR(w)   w &= ~( 0x1 << 1)
+
+#define PMU_GLB_PWROFF_FRC_EN_CLR_VENC0_CLR_POS      0
+#define PMU_GLB_PWROFF_FRC_EN_CLR_VENC0_CLR_LEN      1
+#define PMU_GLB_PWROFF_FRC_EN_CLR_VENC0_CLR_MASK     0x00000001
+#define PMU_GLB_PWROFF_FRC_EN_CLR_VENC0_CLR_VAL(w)   (((w) & 0x00000001) >> 0)
+#define PMU_GLB_PWROFF_FRC_EN_CLR_VENC0_CLR_SET(w)   w |= ( 0x1 << 0)
+#define PMU_GLB_PWROFF_FRC_EN_CLR_VENC0_CLR_CLR(w)   w &= ~( 0x1 << 0)
+
+// REGISTER : PWROFF_FRC_EN1_SET
+
+#define PMU_GLB_PWROFF_FRC_EN1_SET_ADDR      PMU_GLB_BASE_ADDR + 0x1A4
+#define PMU_GLB_PWROFF_FRC_EN1_SET_RSTVAL    0x0
+#define PMU_GLB_PWROFF_FRC_EN1_SET_ALL1      0x0
+#define PMU_GLB_PWROFF_FRC_EN1_SET_ALL0      0x0
+#define PMU_GLB_PWROFF_FRC_EN1_SET_ALL5A     0x0
+#define PMU_GLB_PWROFF_FRC_EN1_SET_ALLA5     0x0
+
+// FIELD IN REGISTER : PWROFF_FRC_EN1_SET
+
+#define PMU_GLB_PWROFF_FRC_EN1_SET_N8_SET_POS      10
+#define PMU_GLB_PWROFF_FRC_EN1_SET_N8_SET_LEN      1
+#define PMU_GLB_PWROFF_FRC_EN1_SET_N8_SET_MASK     0x00000400
+#define PMU_GLB_PWROFF_FRC_EN1_SET_N8_SET_VAL(w)   (((w) & 0x00000400) >> 10)
+#define PMU_GLB_PWROFF_FRC_EN1_SET_N8_SET_SET(w)   w |= ( 0x1 << 10)
+#define PMU_GLB_PWROFF_FRC_EN1_SET_N8_SET_CLR(w)   w &= ~( 0x1 << 10)
+
+#define PMU_GLB_PWROFF_FRC_EN1_SET_N7_SET_POS      9
+#define PMU_GLB_PWROFF_FRC_EN1_SET_N7_SET_LEN      1
+#define PMU_GLB_PWROFF_FRC_EN1_SET_N7_SET_MASK     0x00000200
+#define PMU_GLB_PWROFF_FRC_EN1_SET_N7_SET_VAL(w)   (((w) & 0x00000200) >> 9)
+#define PMU_GLB_PWROFF_FRC_EN1_SET_N7_SET_SET(w)   w |= ( 0x1 << 9)
+#define PMU_GLB_PWROFF_FRC_EN1_SET_N7_SET_CLR(w)   w &= ~( 0x1 << 9)
+
+#define PMU_GLB_PWROFF_FRC_EN1_SET_N6_SET_POS      8
+#define PMU_GLB_PWROFF_FRC_EN1_SET_N6_SET_LEN      1
+#define PMU_GLB_PWROFF_FRC_EN1_SET_N6_SET_MASK     0x00000100
+#define PMU_GLB_PWROFF_FRC_EN1_SET_N6_SET_VAL(w)   (((w) & 0x00000100) >> 8)
+#define PMU_GLB_PWROFF_FRC_EN1_SET_N6_SET_SET(w)   w |= ( 0x1 << 8)
+#define PMU_GLB_PWROFF_FRC_EN1_SET_N6_SET_CLR(w)   w &= ~( 0x1 << 8)
+
+#define PMU_GLB_PWROFF_FRC_EN1_SET_N5_SET_POS      7
+#define PMU_GLB_PWROFF_FRC_EN1_SET_N5_SET_LEN      1
+#define PMU_GLB_PWROFF_FRC_EN1_SET_N5_SET_MASK     0x00000080
+#define PMU_GLB_PWROFF_FRC_EN1_SET_N5_SET_VAL(w)   (((w) & 0x00000080) >> 7)
+#define PMU_GLB_PWROFF_FRC_EN1_SET_N5_SET_SET(w)   w |= ( 0x1 << 7)
+#define PMU_GLB_PWROFF_FRC_EN1_SET_N5_SET_CLR(w)   w &= ~( 0x1 << 7)
+
+#define PMU_GLB_PWROFF_FRC_EN1_SET_N4_SET_POS      6
+#define PMU_GLB_PWROFF_FRC_EN1_SET_N4_SET_LEN      1
+#define PMU_GLB_PWROFF_FRC_EN1_SET_N4_SET_MASK     0x00000040
+#define PMU_GLB_PWROFF_FRC_EN1_SET_N4_SET_VAL(w)   (((w) & 0x00000040) >> 6)
+#define PMU_GLB_PWROFF_FRC_EN1_SET_N4_SET_SET(w)   w |= ( 0x1 << 6)
+#define PMU_GLB_PWROFF_FRC_EN1_SET_N4_SET_CLR(w)   w &= ~( 0x1 << 6)
+
+#define PMU_GLB_PWROFF_FRC_EN1_SET_N3_SET_POS      5
+#define PMU_GLB_PWROFF_FRC_EN1_SET_N3_SET_LEN      1
+#define PMU_GLB_PWROFF_FRC_EN1_SET_N3_SET_MASK     0x00000020
+#define PMU_GLB_PWROFF_FRC_EN1_SET_N3_SET_VAL(w)   (((w) & 0x00000020) >> 5)
+#define PMU_GLB_PWROFF_FRC_EN1_SET_N3_SET_SET(w)   w |= ( 0x1 << 5)
+#define PMU_GLB_PWROFF_FRC_EN1_SET_N3_SET_CLR(w)   w &= ~( 0x1 << 5)
+
+#define PMU_GLB_PWROFF_FRC_EN1_SET_N2_SET_POS      4
+#define PMU_GLB_PWROFF_FRC_EN1_SET_N2_SET_LEN      1
+#define PMU_GLB_PWROFF_FRC_EN1_SET_N2_SET_MASK     0x00000010
+#define PMU_GLB_PWROFF_FRC_EN1_SET_N2_SET_VAL(w)   (((w) & 0x00000010) >> 4)
+#define PMU_GLB_PWROFF_FRC_EN1_SET_N2_SET_SET(w)   w |= ( 0x1 << 4)
+#define PMU_GLB_PWROFF_FRC_EN1_SET_N2_SET_CLR(w)   w &= ~( 0x1 << 4)
+
+#define PMU_GLB_PWROFF_FRC_EN1_SET_N1_SET_POS      3
+#define PMU_GLB_PWROFF_FRC_EN1_SET_N1_SET_LEN      1
+#define PMU_GLB_PWROFF_FRC_EN1_SET_N1_SET_MASK     0x00000008
+#define PMU_GLB_PWROFF_FRC_EN1_SET_N1_SET_VAL(w)   (((w) & 0x00000008) >> 3)
+#define PMU_GLB_PWROFF_FRC_EN1_SET_N1_SET_SET(w)   w |= ( 0x1 << 3)
+#define PMU_GLB_PWROFF_FRC_EN1_SET_N1_SET_CLR(w)   w &= ~( 0x1 << 3)
+
+#define PMU_GLB_PWROFF_FRC_EN1_SET_N0_SET_POS      2
+#define PMU_GLB_PWROFF_FRC_EN1_SET_N0_SET_LEN      1
+#define PMU_GLB_PWROFF_FRC_EN1_SET_N0_SET_MASK     0x00000004
+#define PMU_GLB_PWROFF_FRC_EN1_SET_N0_SET_VAL(w)   (((w) & 0x00000004) >> 2)
+#define PMU_GLB_PWROFF_FRC_EN1_SET_N0_SET_SET(w)   w |= ( 0x1 << 2)
+#define PMU_GLB_PWROFF_FRC_EN1_SET_N0_SET_CLR(w)   w &= ~( 0x1 << 2)
+
+#define PMU_GLB_PWROFF_FRC_EN1_SET_MM_SET_POS      1
+#define PMU_GLB_PWROFF_FRC_EN1_SET_MM_SET_LEN      1
+#define PMU_GLB_PWROFF_FRC_EN1_SET_MM_SET_MASK     0x00000002
+#define PMU_GLB_PWROFF_FRC_EN1_SET_MM_SET_VAL(w)   (((w) & 0x00000002) >> 1)
+#define PMU_GLB_PWROFF_FRC_EN1_SET_MM_SET_SET(w)   w |= ( 0x1 << 1)
+#define PMU_GLB_PWROFF_FRC_EN1_SET_MM_SET_CLR(w)   w &= ~( 0x1 << 1)
+
+#define PMU_GLB_PWROFF_FRC_EN1_SET_PIPE_SET_POS      0
+#define PMU_GLB_PWROFF_FRC_EN1_SET_PIPE_SET_LEN      1
+#define PMU_GLB_PWROFF_FRC_EN1_SET_PIPE_SET_MASK     0x00000001
+#define PMU_GLB_PWROFF_FRC_EN1_SET_PIPE_SET_VAL(w)   (((w) & 0x00000001) >> 0)
+#define PMU_GLB_PWROFF_FRC_EN1_SET_PIPE_SET_SET(w)   w |= ( 0x1 << 0)
+#define PMU_GLB_PWROFF_FRC_EN1_SET_PIPE_SET_CLR(w)   w &= ~( 0x1 << 0)
+
+// REGISTER : PWROFF_FRC_EN1_CLR
+
+#define PMU_GLB_PWROFF_FRC_EN1_CLR_ADDR      PMU_GLB_BASE_ADDR + 0x1A8
+#define PMU_GLB_PWROFF_FRC_EN1_CLR_RSTVAL    0x0
+#define PMU_GLB_PWROFF_FRC_EN1_CLR_ALL1      0x0
+#define PMU_GLB_PWROFF_FRC_EN1_CLR_ALL0      0x0
+#define PMU_GLB_PWROFF_FRC_EN1_CLR_ALL5A     0x0
+#define PMU_GLB_PWROFF_FRC_EN1_CLR_ALLA5     0x0
+
+// FIELD IN REGISTER : PWROFF_FRC_EN1_CLR
+
+#define PMU_GLB_PWROFF_FRC_EN1_CLR_N8_CLR_POS      10
+#define PMU_GLB_PWROFF_FRC_EN1_CLR_N8_CLR_LEN      1
+#define PMU_GLB_PWROFF_FRC_EN1_CLR_N8_CLR_MASK     0x00000400
+#define PMU_GLB_PWROFF_FRC_EN1_CLR_N8_CLR_VAL(w)   (((w) & 0x00000400) >> 10)
+#define PMU_GLB_PWROFF_FRC_EN1_CLR_N8_CLR_SET(w)   w |= ( 0x1 << 10)
+#define PMU_GLB_PWROFF_FRC_EN1_CLR_N8_CLR_CLR(w)   w &= ~( 0x1 << 10)
+
+#define PMU_GLB_PWROFF_FRC_EN1_CLR_N7_CLR_POS      9
+#define PMU_GLB_PWROFF_FRC_EN1_CLR_N7_CLR_LEN      1
+#define PMU_GLB_PWROFF_FRC_EN1_CLR_N7_CLR_MASK     0x00000200
+#define PMU_GLB_PWROFF_FRC_EN1_CLR_N7_CLR_VAL(w)   (((w) & 0x00000200) >> 9)
+#define PMU_GLB_PWROFF_FRC_EN1_CLR_N7_CLR_SET(w)   w |= ( 0x1 << 9)
+#define PMU_GLB_PWROFF_FRC_EN1_CLR_N7_CLR_CLR(w)   w &= ~( 0x1 << 9)
+
+#define PMU_GLB_PWROFF_FRC_EN1_CLR_N6_CLR_POS      8
+#define PMU_GLB_PWROFF_FRC_EN1_CLR_N6_CLR_LEN      1
+#define PMU_GLB_PWROFF_FRC_EN1_CLR_N6_CLR_MASK     0x00000100
+#define PMU_GLB_PWROFF_FRC_EN1_CLR_N6_CLR_VAL(w)   (((w) & 0x00000100) >> 8)
+#define PMU_GLB_PWROFF_FRC_EN1_CLR_N6_CLR_SET(w)   w |= ( 0x1 << 8)
+#define PMU_GLB_PWROFF_FRC_EN1_CLR_N6_CLR_CLR(w)   w &= ~( 0x1 << 8)
+
+#define PMU_GLB_PWROFF_FRC_EN1_CLR_N5_CLR_POS      7
+#define PMU_GLB_PWROFF_FRC_EN1_CLR_N5_CLR_LEN      1
+#define PMU_GLB_PWROFF_FRC_EN1_CLR_N5_CLR_MASK     0x00000080
+#define PMU_GLB_PWROFF_FRC_EN1_CLR_N5_CLR_VAL(w)   (((w) & 0x00000080) >> 7)
+#define PMU_GLB_PWROFF_FRC_EN1_CLR_N5_CLR_SET(w)   w |= ( 0x1 << 7)
+#define PMU_GLB_PWROFF_FRC_EN1_CLR_N5_CLR_CLR(w)   w &= ~( 0x1 << 7)
+
+#define PMU_GLB_PWROFF_FRC_EN1_CLR_N4_CLR_POS      6
+#define PMU_GLB_PWROFF_FRC_EN1_CLR_N4_CLR_LEN      1
+#define PMU_GLB_PWROFF_FRC_EN1_CLR_N4_CLR_MASK     0x00000040
+#define PMU_GLB_PWROFF_FRC_EN1_CLR_N4_CLR_VAL(w)   (((w) & 0x00000040) >> 6)
+#define PMU_GLB_PWROFF_FRC_EN1_CLR_N4_CLR_SET(w)   w |= ( 0x1 << 6)
+#define PMU_GLB_PWROFF_FRC_EN1_CLR_N4_CLR_CLR(w)   w &= ~( 0x1 << 6)
+
+#define PMU_GLB_PWROFF_FRC_EN1_CLR_N3_CLR_POS      5
+#define PMU_GLB_PWROFF_FRC_EN1_CLR_N3_CLR_LEN      1
+#define PMU_GLB_PWROFF_FRC_EN1_CLR_N3_CLR_MASK     0x00000020
+#define PMU_GLB_PWROFF_FRC_EN1_CLR_N3_CLR_VAL(w)   (((w) & 0x00000020) >> 5)
+#define PMU_GLB_PWROFF_FRC_EN1_CLR_N3_CLR_SET(w)   w |= ( 0x1 << 5)
+#define PMU_GLB_PWROFF_FRC_EN1_CLR_N3_CLR_CLR(w)   w &= ~( 0x1 << 5)
+
+#define PMU_GLB_PWROFF_FRC_EN1_CLR_N2_CLR_POS      4
+#define PMU_GLB_PWROFF_FRC_EN1_CLR_N2_CLR_LEN      1
+#define PMU_GLB_PWROFF_FRC_EN1_CLR_N2_CLR_MASK     0x00000010
+#define PMU_GLB_PWROFF_FRC_EN1_CLR_N2_CLR_VAL(w)   (((w) & 0x00000010) >> 4)
+#define PMU_GLB_PWROFF_FRC_EN1_CLR_N2_CLR_SET(w)   w |= ( 0x1 << 4)
+#define PMU_GLB_PWROFF_FRC_EN1_CLR_N2_CLR_CLR(w)   w &= ~( 0x1 << 4)
+
+#define PMU_GLB_PWROFF_FRC_EN1_CLR_N1_CLR_POS      3
+#define PMU_GLB_PWROFF_FRC_EN1_CLR_N1_CLR_LEN      1
+#define PMU_GLB_PWROFF_FRC_EN1_CLR_N1_CLR_MASK     0x00000008
+#define PMU_GLB_PWROFF_FRC_EN1_CLR_N1_CLR_VAL(w)   (((w) & 0x00000008) >> 3)
+#define PMU_GLB_PWROFF_FRC_EN1_CLR_N1_CLR_SET(w)   w |= ( 0x1 << 3)
+#define PMU_GLB_PWROFF_FRC_EN1_CLR_N1_CLR_CLR(w)   w &= ~( 0x1 << 3)
+
+#define PMU_GLB_PWROFF_FRC_EN1_CLR_N0_CLR_POS      2
+#define PMU_GLB_PWROFF_FRC_EN1_CLR_N0_CLR_LEN      1
+#define PMU_GLB_PWROFF_FRC_EN1_CLR_N0_CLR_MASK     0x00000004
+#define PMU_GLB_PWROFF_FRC_EN1_CLR_N0_CLR_VAL(w)   (((w) & 0x00000004) >> 2)
+#define PMU_GLB_PWROFF_FRC_EN1_CLR_N0_CLR_SET(w)   w |= ( 0x1 << 2)
+#define PMU_GLB_PWROFF_FRC_EN1_CLR_N0_CLR_CLR(w)   w &= ~( 0x1 << 2)
+
+#define PMU_GLB_PWROFF_FRC_EN1_CLR_MM_CLR_POS      1
+#define PMU_GLB_PWROFF_FRC_EN1_CLR_MM_CLR_LEN      1
+#define PMU_GLB_PWROFF_FRC_EN1_CLR_MM_CLR_MASK     0x00000002
+#define PMU_GLB_PWROFF_FRC_EN1_CLR_MM_CLR_VAL(w)   (((w) & 0x00000002) >> 1)
+#define PMU_GLB_PWROFF_FRC_EN1_CLR_MM_CLR_SET(w)   w |= ( 0x1 << 1)
+#define PMU_GLB_PWROFF_FRC_EN1_CLR_MM_CLR_CLR(w)   w &= ~( 0x1 << 1)
+
+#define PMU_GLB_PWROFF_FRC_EN1_CLR_PIPE_CLR_POS      0
+#define PMU_GLB_PWROFF_FRC_EN1_CLR_PIPE_CLR_LEN      1
+#define PMU_GLB_PWROFF_FRC_EN1_CLR_PIPE_CLR_MASK     0x00000001
+#define PMU_GLB_PWROFF_FRC_EN1_CLR_PIPE_CLR_VAL(w)   (((w) & 0x00000001) >> 0)
+#define PMU_GLB_PWROFF_FRC_EN1_CLR_PIPE_CLR_SET(w)   w |= ( 0x1 << 0)
+#define PMU_GLB_PWROFF_FRC_EN1_CLR_PIPE_CLR_CLR(w)   w &= ~( 0x1 << 0)
+
+// REGISTER : PWROFF_FRC_SW_SET
+
+#define PMU_GLB_PWROFF_FRC_SW_SET_ADDR      PMU_GLB_BASE_ADDR + 0x1AC
+#define PMU_GLB_PWROFF_FRC_SW_SET_RSTVAL    0x0
+#define PMU_GLB_PWROFF_FRC_SW_SET_ALL1      0x0
+#define PMU_GLB_PWROFF_FRC_SW_SET_ALL0      0x0
+#define PMU_GLB_PWROFF_FRC_SW_SET_ALL5A     0x0
+#define PMU_GLB_PWROFF_FRC_SW_SET_ALLA5     0x0
+
+// FIELD IN REGISTER : PWROFF_FRC_SW_SET
+
+#define PMU_GLB_PWROFF_FRC_SW_SET_ISP_SET_POS      14
+#define PMU_GLB_PWROFF_FRC_SW_SET_ISP_SET_LEN      1
+#define PMU_GLB_PWROFF_FRC_SW_SET_ISP_SET_MASK     0x00004000
+#define PMU_GLB_PWROFF_FRC_SW_SET_ISP_SET_VAL(w)   (((w) & 0x00004000) >> 14)
+#define PMU_GLB_PWROFF_FRC_SW_SET_ISP_SET_SET(w)   w |= ( 0x1 << 14)
+#define PMU_GLB_PWROFF_FRC_SW_SET_ISP_SET_CLR(w)   w &= ~( 0x1 << 14)
+
+#define PMU_GLB_PWROFF_FRC_SW_SET_CPU_SET_POS      13
+#define PMU_GLB_PWROFF_FRC_SW_SET_CPU_SET_LEN      1
+#define PMU_GLB_PWROFF_FRC_SW_SET_CPU_SET_MASK     0x00002000
+#define PMU_GLB_PWROFF_FRC_SW_SET_CPU_SET_VAL(w)   (((w) & 0x00002000) >> 13)
+#define PMU_GLB_PWROFF_FRC_SW_SET_CPU_SET_SET(w)   w |= ( 0x1 << 13)
+#define PMU_GLB_PWROFF_FRC_SW_SET_CPU_SET_CLR(w)   w &= ~( 0x1 << 13)
+
+#define PMU_GLB_PWROFF_FRC_SW_SET_NPU_SET_POS      12
+#define PMU_GLB_PWROFF_FRC_SW_SET_NPU_SET_LEN      1
+#define PMU_GLB_PWROFF_FRC_SW_SET_NPU_SET_MASK     0x00001000
+#define PMU_GLB_PWROFF_FRC_SW_SET_NPU_SET_VAL(w)   (((w) & 0x00001000) >> 12)
+#define PMU_GLB_PWROFF_FRC_SW_SET_NPU_SET_SET(w)   w |= ( 0x1 << 12)
+#define PMU_GLB_PWROFF_FRC_SW_SET_NPU_SET_CLR(w)   w &= ~( 0x1 << 12)
+
+#define PMU_GLB_PWROFF_FRC_SW_SET_CPU7_SET_POS      11
+#define PMU_GLB_PWROFF_FRC_SW_SET_CPU7_SET_LEN      1
+#define PMU_GLB_PWROFF_FRC_SW_SET_CPU7_SET_MASK     0x00000800
+#define PMU_GLB_PWROFF_FRC_SW_SET_CPU7_SET_VAL(w)   (((w) & 0x00000800) >> 11)
+#define PMU_GLB_PWROFF_FRC_SW_SET_CPU7_SET_SET(w)   w |= ( 0x1 << 11)
+#define PMU_GLB_PWROFF_FRC_SW_SET_CPU7_SET_CLR(w)   w &= ~( 0x1 << 11)
+
+#define PMU_GLB_PWROFF_FRC_SW_SET_CPU6_SET_POS      10
+#define PMU_GLB_PWROFF_FRC_SW_SET_CPU6_SET_LEN      1
+#define PMU_GLB_PWROFF_FRC_SW_SET_CPU6_SET_MASK     0x00000400
+#define PMU_GLB_PWROFF_FRC_SW_SET_CPU6_SET_VAL(w)   (((w) & 0x00000400) >> 10)
+#define PMU_GLB_PWROFF_FRC_SW_SET_CPU6_SET_SET(w)   w |= ( 0x1 << 10)
+#define PMU_GLB_PWROFF_FRC_SW_SET_CPU6_SET_CLR(w)   w &= ~( 0x1 << 10)
+
+#define PMU_GLB_PWROFF_FRC_SW_SET_CPU5_SET_POS      9
+#define PMU_GLB_PWROFF_FRC_SW_SET_CPU5_SET_LEN      1
+#define PMU_GLB_PWROFF_FRC_SW_SET_CPU5_SET_MASK     0x00000200
+#define PMU_GLB_PWROFF_FRC_SW_SET_CPU5_SET_VAL(w)   (((w) & 0x00000200) >> 9)
+#define PMU_GLB_PWROFF_FRC_SW_SET_CPU5_SET_SET(w)   w |= ( 0x1 << 9)
+#define PMU_GLB_PWROFF_FRC_SW_SET_CPU5_SET_CLR(w)   w &= ~( 0x1 << 9)
+
+#define PMU_GLB_PWROFF_FRC_SW_SET_CPU4_SET_POS      8
+#define PMU_GLB_PWROFF_FRC_SW_SET_CPU4_SET_LEN      1
+#define PMU_GLB_PWROFF_FRC_SW_SET_CPU4_SET_MASK     0x00000100
+#define PMU_GLB_PWROFF_FRC_SW_SET_CPU4_SET_VAL(w)   (((w) & 0x00000100) >> 8)
+#define PMU_GLB_PWROFF_FRC_SW_SET_CPU4_SET_SET(w)   w |= ( 0x1 << 8)
+#define PMU_GLB_PWROFF_FRC_SW_SET_CPU4_SET_CLR(w)   w &= ~( 0x1 << 8)
+
+#define PMU_GLB_PWROFF_FRC_SW_SET_CPU3_SET_POS      7
+#define PMU_GLB_PWROFF_FRC_SW_SET_CPU3_SET_LEN      1
+#define PMU_GLB_PWROFF_FRC_SW_SET_CPU3_SET_MASK     0x00000080
+#define PMU_GLB_PWROFF_FRC_SW_SET_CPU3_SET_VAL(w)   (((w) & 0x00000080) >> 7)
+#define PMU_GLB_PWROFF_FRC_SW_SET_CPU3_SET_SET(w)   w |= ( 0x1 << 7)
+#define PMU_GLB_PWROFF_FRC_SW_SET_CPU3_SET_CLR(w)   w &= ~( 0x1 << 7)
+
+#define PMU_GLB_PWROFF_FRC_SW_SET_CPU2_SET_POS      6
+#define PMU_GLB_PWROFF_FRC_SW_SET_CPU2_SET_LEN      1
+#define PMU_GLB_PWROFF_FRC_SW_SET_CPU2_SET_MASK     0x00000040
+#define PMU_GLB_PWROFF_FRC_SW_SET_CPU2_SET_VAL(w)   (((w) & 0x00000040) >> 6)
+#define PMU_GLB_PWROFF_FRC_SW_SET_CPU2_SET_SET(w)   w |= ( 0x1 << 6)
+#define PMU_GLB_PWROFF_FRC_SW_SET_CPU2_SET_CLR(w)   w &= ~( 0x1 << 6)
+
+#define PMU_GLB_PWROFF_FRC_SW_SET_CPU1_SET_POS      5
+#define PMU_GLB_PWROFF_FRC_SW_SET_CPU1_SET_LEN      1
+#define PMU_GLB_PWROFF_FRC_SW_SET_CPU1_SET_MASK     0x00000020
+#define PMU_GLB_PWROFF_FRC_SW_SET_CPU1_SET_VAL(w)   (((w) & 0x00000020) >> 5)
+#define PMU_GLB_PWROFF_FRC_SW_SET_CPU1_SET_SET(w)   w |= ( 0x1 << 5)
+#define PMU_GLB_PWROFF_FRC_SW_SET_CPU1_SET_CLR(w)   w &= ~( 0x1 << 5)
+
+#define PMU_GLB_PWROFF_FRC_SW_SET_CPU0_SET_POS      4
+#define PMU_GLB_PWROFF_FRC_SW_SET_CPU0_SET_LEN      1
+#define PMU_GLB_PWROFF_FRC_SW_SET_CPU0_SET_MASK     0x00000010
+#define PMU_GLB_PWROFF_FRC_SW_SET_CPU0_SET_VAL(w)   (((w) & 0x00000010) >> 4)
+#define PMU_GLB_PWROFF_FRC_SW_SET_CPU0_SET_SET(w)   w |= ( 0x1 << 4)
+#define PMU_GLB_PWROFF_FRC_SW_SET_CPU0_SET_CLR(w)   w &= ~( 0x1 << 4)
+
+#define PMU_GLB_PWROFF_FRC_SW_SET_DSP_SET_POS      3
+#define PMU_GLB_PWROFF_FRC_SW_SET_DSP_SET_LEN      1
+#define PMU_GLB_PWROFF_FRC_SW_SET_DSP_SET_MASK     0x00000008
+#define PMU_GLB_PWROFF_FRC_SW_SET_DSP_SET_VAL(w)   (((w) & 0x00000008) >> 3)
+#define PMU_GLB_PWROFF_FRC_SW_SET_DSP_SET_SET(w)   w |= ( 0x1 << 3)
+#define PMU_GLB_PWROFF_FRC_SW_SET_DSP_SET_CLR(w)   w &= ~( 0x1 << 3)
+
+#define PMU_GLB_PWROFF_FRC_SW_SET_VDEC_SET_POS      2
+#define PMU_GLB_PWROFF_FRC_SW_SET_VDEC_SET_LEN      1
+#define PMU_GLB_PWROFF_FRC_SW_SET_VDEC_SET_MASK     0x00000004
+#define PMU_GLB_PWROFF_FRC_SW_SET_VDEC_SET_VAL(w)   (((w) & 0x00000004) >> 2)
+#define PMU_GLB_PWROFF_FRC_SW_SET_VDEC_SET_SET(w)   w |= ( 0x1 << 2)
+#define PMU_GLB_PWROFF_FRC_SW_SET_VDEC_SET_CLR(w)   w &= ~( 0x1 << 2)
+
+#define PMU_GLB_PWROFF_FRC_SW_SET_VENC1_SET_POS      1
+#define PMU_GLB_PWROFF_FRC_SW_SET_VENC1_SET_LEN      1
+#define PMU_GLB_PWROFF_FRC_SW_SET_VENC1_SET_MASK     0x00000002
+#define PMU_GLB_PWROFF_FRC_SW_SET_VENC1_SET_VAL(w)   (((w) & 0x00000002) >> 1)
+#define PMU_GLB_PWROFF_FRC_SW_SET_VENC1_SET_SET(w)   w |= ( 0x1 << 1)
+#define PMU_GLB_PWROFF_FRC_SW_SET_VENC1_SET_CLR(w)   w &= ~( 0x1 << 1)
+
+#define PMU_GLB_PWROFF_FRC_SW_SET_VENC0_SET_POS      0
+#define PMU_GLB_PWROFF_FRC_SW_SET_VENC0_SET_LEN      1
+#define PMU_GLB_PWROFF_FRC_SW_SET_VENC0_SET_MASK     0x00000001
+#define PMU_GLB_PWROFF_FRC_SW_SET_VENC0_SET_VAL(w)   (((w) & 0x00000001) >> 0)
+#define PMU_GLB_PWROFF_FRC_SW_SET_VENC0_SET_SET(w)   w |= ( 0x1 << 0)
+#define PMU_GLB_PWROFF_FRC_SW_SET_VENC0_SET_CLR(w)   w &= ~( 0x1 << 0)
+
+// REGISTER : PWROFF_FRC_SW_CLR
+
+#define PMU_GLB_PWROFF_FRC_SW_CLR_ADDR      PMU_GLB_BASE_ADDR + 0x1B0
+#define PMU_GLB_PWROFF_FRC_SW_CLR_RSTVAL    0x0
+#define PMU_GLB_PWROFF_FRC_SW_CLR_ALL1      0x0
+#define PMU_GLB_PWROFF_FRC_SW_CLR_ALL0      0x0
+#define PMU_GLB_PWROFF_FRC_SW_CLR_ALL5A     0x0
+#define PMU_GLB_PWROFF_FRC_SW_CLR_ALLA5     0x0
+
+// FIELD IN REGISTER : PWROFF_FRC_SW_CLR
+
+#define PMU_GLB_PWROFF_FRC_SW_CLR_ISP_CLR_POS      14
+#define PMU_GLB_PWROFF_FRC_SW_CLR_ISP_CLR_LEN      1
+#define PMU_GLB_PWROFF_FRC_SW_CLR_ISP_CLR_MASK     0x00004000
+#define PMU_GLB_PWROFF_FRC_SW_CLR_ISP_CLR_VAL(w)   (((w) & 0x00004000) >> 14)
+#define PMU_GLB_PWROFF_FRC_SW_CLR_ISP_CLR_SET(w)   w |= ( 0x1 << 14)
+#define PMU_GLB_PWROFF_FRC_SW_CLR_ISP_CLR_CLR(w)   w &= ~( 0x1 << 14)
+
+#define PMU_GLB_PWROFF_FRC_SW_CLR_CPU_CLR_POS      13
+#define PMU_GLB_PWROFF_FRC_SW_CLR_CPU_CLR_LEN      1
+#define PMU_GLB_PWROFF_FRC_SW_CLR_CPU_CLR_MASK     0x00002000
+#define PMU_GLB_PWROFF_FRC_SW_CLR_CPU_CLR_VAL(w)   (((w) & 0x00002000) >> 13)
+#define PMU_GLB_PWROFF_FRC_SW_CLR_CPU_CLR_SET(w)   w |= ( 0x1 << 13)
+#define PMU_GLB_PWROFF_FRC_SW_CLR_CPU_CLR_CLR(w)   w &= ~( 0x1 << 13)
+
+#define PMU_GLB_PWROFF_FRC_SW_CLR_NPU_CLR_POS      12
+#define PMU_GLB_PWROFF_FRC_SW_CLR_NPU_CLR_LEN      1
+#define PMU_GLB_PWROFF_FRC_SW_CLR_NPU_CLR_MASK     0x00001000
+#define PMU_GLB_PWROFF_FRC_SW_CLR_NPU_CLR_VAL(w)   (((w) & 0x00001000) >> 12)
+#define PMU_GLB_PWROFF_FRC_SW_CLR_NPU_CLR_SET(w)   w |= ( 0x1 << 12)
+#define PMU_GLB_PWROFF_FRC_SW_CLR_NPU_CLR_CLR(w)   w &= ~( 0x1 << 12)
+
+#define PMU_GLB_PWROFF_FRC_SW_CLR_CPU7_CLR_POS      11
+#define PMU_GLB_PWROFF_FRC_SW_CLR_CPU7_CLR_LEN      1
+#define PMU_GLB_PWROFF_FRC_SW_CLR_CPU7_CLR_MASK     0x00000800
+#define PMU_GLB_PWROFF_FRC_SW_CLR_CPU7_CLR_VAL(w)   (((w) & 0x00000800) >> 11)
+#define PMU_GLB_PWROFF_FRC_SW_CLR_CPU7_CLR_SET(w)   w |= ( 0x1 << 11)
+#define PMU_GLB_PWROFF_FRC_SW_CLR_CPU7_CLR_CLR(w)   w &= ~( 0x1 << 11)
+
+#define PMU_GLB_PWROFF_FRC_SW_CLR_CPU6_CLR_POS      10
+#define PMU_GLB_PWROFF_FRC_SW_CLR_CPU6_CLR_LEN      1
+#define PMU_GLB_PWROFF_FRC_SW_CLR_CPU6_CLR_MASK     0x00000400
+#define PMU_GLB_PWROFF_FRC_SW_CLR_CPU6_CLR_VAL(w)   (((w) & 0x00000400) >> 10)
+#define PMU_GLB_PWROFF_FRC_SW_CLR_CPU6_CLR_SET(w)   w |= ( 0x1 << 10)
+#define PMU_GLB_PWROFF_FRC_SW_CLR_CPU6_CLR_CLR(w)   w &= ~( 0x1 << 10)
+
+#define PMU_GLB_PWROFF_FRC_SW_CLR_CPU5_CLR_POS      9
+#define PMU_GLB_PWROFF_FRC_SW_CLR_CPU5_CLR_LEN      1
+#define PMU_GLB_PWROFF_FRC_SW_CLR_CPU5_CLR_MASK     0x00000200
+#define PMU_GLB_PWROFF_FRC_SW_CLR_CPU5_CLR_VAL(w)   (((w) & 0x00000200) >> 9)
+#define PMU_GLB_PWROFF_FRC_SW_CLR_CPU5_CLR_SET(w)   w |= ( 0x1 << 9)
+#define PMU_GLB_PWROFF_FRC_SW_CLR_CPU5_CLR_CLR(w)   w &= ~( 0x1 << 9)
+
+#define PMU_GLB_PWROFF_FRC_SW_CLR_CPU4_CLR_POS      8
+#define PMU_GLB_PWROFF_FRC_SW_CLR_CPU4_CLR_LEN      1
+#define PMU_GLB_PWROFF_FRC_SW_CLR_CPU4_CLR_MASK     0x00000100
+#define PMU_GLB_PWROFF_FRC_SW_CLR_CPU4_CLR_VAL(w)   (((w) & 0x00000100) >> 8)
+#define PMU_GLB_PWROFF_FRC_SW_CLR_CPU4_CLR_SET(w)   w |= ( 0x1 << 8)
+#define PMU_GLB_PWROFF_FRC_SW_CLR_CPU4_CLR_CLR(w)   w &= ~( 0x1 << 8)
+
+#define PMU_GLB_PWROFF_FRC_SW_CLR_CPU3_CLR_POS      7
+#define PMU_GLB_PWROFF_FRC_SW_CLR_CPU3_CLR_LEN      1
+#define PMU_GLB_PWROFF_FRC_SW_CLR_CPU3_CLR_MASK     0x00000080
+#define PMU_GLB_PWROFF_FRC_SW_CLR_CPU3_CLR_VAL(w)   (((w) & 0x00000080) >> 7)
+#define PMU_GLB_PWROFF_FRC_SW_CLR_CPU3_CLR_SET(w)   w |= ( 0x1 << 7)
+#define PMU_GLB_PWROFF_FRC_SW_CLR_CPU3_CLR_CLR(w)   w &= ~( 0x1 << 7)
+
+#define PMU_GLB_PWROFF_FRC_SW_CLR_CPU2_CLR_POS      6
+#define PMU_GLB_PWROFF_FRC_SW_CLR_CPU2_CLR_LEN      1
+#define PMU_GLB_PWROFF_FRC_SW_CLR_CPU2_CLR_MASK     0x00000040
+#define PMU_GLB_PWROFF_FRC_SW_CLR_CPU2_CLR_VAL(w)   (((w) & 0x00000040) >> 6)
+#define PMU_GLB_PWROFF_FRC_SW_CLR_CPU2_CLR_SET(w)   w |= ( 0x1 << 6)
+#define PMU_GLB_PWROFF_FRC_SW_CLR_CPU2_CLR_CLR(w)   w &= ~( 0x1 << 6)
+
+#define PMU_GLB_PWROFF_FRC_SW_CLR_CPU1_CLR_POS      5
+#define PMU_GLB_PWROFF_FRC_SW_CLR_CPU1_CLR_LEN      1
+#define PMU_GLB_PWROFF_FRC_SW_CLR_CPU1_CLR_MASK     0x00000020
+#define PMU_GLB_PWROFF_FRC_SW_CLR_CPU1_CLR_VAL(w)   (((w) & 0x00000020) >> 5)
+#define PMU_GLB_PWROFF_FRC_SW_CLR_CPU1_CLR_SET(w)   w |= ( 0x1 << 5)
+#define PMU_GLB_PWROFF_FRC_SW_CLR_CPU1_CLR_CLR(w)   w &= ~( 0x1 << 5)
+
+#define PMU_GLB_PWROFF_FRC_SW_CLR_CPU0_CLR_POS      4
+#define PMU_GLB_PWROFF_FRC_SW_CLR_CPU0_CLR_LEN      1
+#define PMU_GLB_PWROFF_FRC_SW_CLR_CPU0_CLR_MASK     0x00000010
+#define PMU_GLB_PWROFF_FRC_SW_CLR_CPU0_CLR_VAL(w)   (((w) & 0x00000010) >> 4)
+#define PMU_GLB_PWROFF_FRC_SW_CLR_CPU0_CLR_SET(w)   w |= ( 0x1 << 4)
+#define PMU_GLB_PWROFF_FRC_SW_CLR_CPU0_CLR_CLR(w)   w &= ~( 0x1 << 4)
+
+#define PMU_GLB_PWROFF_FRC_SW_CLR_DSP_CLR_POS      3
+#define PMU_GLB_PWROFF_FRC_SW_CLR_DSP_CLR_LEN      1
+#define PMU_GLB_PWROFF_FRC_SW_CLR_DSP_CLR_MASK     0x00000008
+#define PMU_GLB_PWROFF_FRC_SW_CLR_DSP_CLR_VAL(w)   (((w) & 0x00000008) >> 3)
+#define PMU_GLB_PWROFF_FRC_SW_CLR_DSP_CLR_SET(w)   w |= ( 0x1 << 3)
+#define PMU_GLB_PWROFF_FRC_SW_CLR_DSP_CLR_CLR(w)   w &= ~( 0x1 << 3)
+
+#define PMU_GLB_PWROFF_FRC_SW_CLR_VDEC_CLR_POS      2
+#define PMU_GLB_PWROFF_FRC_SW_CLR_VDEC_CLR_LEN      1
+#define PMU_GLB_PWROFF_FRC_SW_CLR_VDEC_CLR_MASK     0x00000004
+#define PMU_GLB_PWROFF_FRC_SW_CLR_VDEC_CLR_VAL(w)   (((w) & 0x00000004) >> 2)
+#define PMU_GLB_PWROFF_FRC_SW_CLR_VDEC_CLR_SET(w)   w |= ( 0x1 << 2)
+#define PMU_GLB_PWROFF_FRC_SW_CLR_VDEC_CLR_CLR(w)   w &= ~( 0x1 << 2)
+
+#define PMU_GLB_PWROFF_FRC_SW_CLR_VENC1_CLR_POS      1
+#define PMU_GLB_PWROFF_FRC_SW_CLR_VENC1_CLR_LEN      1
+#define PMU_GLB_PWROFF_FRC_SW_CLR_VENC1_CLR_MASK     0x00000002
+#define PMU_GLB_PWROFF_FRC_SW_CLR_VENC1_CLR_VAL(w)   (((w) & 0x00000002) >> 1)
+#define PMU_GLB_PWROFF_FRC_SW_CLR_VENC1_CLR_SET(w)   w |= ( 0x1 << 1)
+#define PMU_GLB_PWROFF_FRC_SW_CLR_VENC1_CLR_CLR(w)   w &= ~( 0x1 << 1)
+
+#define PMU_GLB_PWROFF_FRC_SW_CLR_VENC0_CLR_POS      0
+#define PMU_GLB_PWROFF_FRC_SW_CLR_VENC0_CLR_LEN      1
+#define PMU_GLB_PWROFF_FRC_SW_CLR_VENC0_CLR_MASK     0x00000001
+#define PMU_GLB_PWROFF_FRC_SW_CLR_VENC0_CLR_VAL(w)   (((w) & 0x00000001) >> 0)
+#define PMU_GLB_PWROFF_FRC_SW_CLR_VENC0_CLR_SET(w)   w |= ( 0x1 << 0)
+#define PMU_GLB_PWROFF_FRC_SW_CLR_VENC0_CLR_CLR(w)   w &= ~( 0x1 << 0)
+
+// REGISTER : PWROFF_FRC_SW1_SET
+
+#define PMU_GLB_PWROFF_FRC_SW1_SET_ADDR      PMU_GLB_BASE_ADDR + 0x1B4
+#define PMU_GLB_PWROFF_FRC_SW1_SET_RSTVAL    0x0
+#define PMU_GLB_PWROFF_FRC_SW1_SET_ALL1      0x0
+#define PMU_GLB_PWROFF_FRC_SW1_SET_ALL0      0x0
+#define PMU_GLB_PWROFF_FRC_SW1_SET_ALL5A     0x0
+#define PMU_GLB_PWROFF_FRC_SW1_SET_ALLA5     0x0
+
+// FIELD IN REGISTER : PWROFF_FRC_SW1_SET
+
+#define PMU_GLB_PWROFF_FRC_SW1_SET_N8_SET_POS      10
+#define PMU_GLB_PWROFF_FRC_SW1_SET_N8_SET_LEN      1
+#define PMU_GLB_PWROFF_FRC_SW1_SET_N8_SET_MASK     0x00000400
+#define PMU_GLB_PWROFF_FRC_SW1_SET_N8_SET_VAL(w)   (((w) & 0x00000400) >> 10)
+#define PMU_GLB_PWROFF_FRC_SW1_SET_N8_SET_SET(w)   w |= ( 0x1 << 10)
+#define PMU_GLB_PWROFF_FRC_SW1_SET_N8_SET_CLR(w)   w &= ~( 0x1 << 10)
+
+#define PMU_GLB_PWROFF_FRC_SW1_SET_N7_SET_POS      9
+#define PMU_GLB_PWROFF_FRC_SW1_SET_N7_SET_LEN      1
+#define PMU_GLB_PWROFF_FRC_SW1_SET_N7_SET_MASK     0x00000200
+#define PMU_GLB_PWROFF_FRC_SW1_SET_N7_SET_VAL(w)   (((w) & 0x00000200) >> 9)
+#define PMU_GLB_PWROFF_FRC_SW1_SET_N7_SET_SET(w)   w |= ( 0x1 << 9)
+#define PMU_GLB_PWROFF_FRC_SW1_SET_N7_SET_CLR(w)   w &= ~( 0x1 << 9)
+
+#define PMU_GLB_PWROFF_FRC_SW1_SET_N6_SET_POS      8
+#define PMU_GLB_PWROFF_FRC_SW1_SET_N6_SET_LEN      1
+#define PMU_GLB_PWROFF_FRC_SW1_SET_N6_SET_MASK     0x00000100
+#define PMU_GLB_PWROFF_FRC_SW1_SET_N6_SET_VAL(w)   (((w) & 0x00000100) >> 8)
+#define PMU_GLB_PWROFF_FRC_SW1_SET_N6_SET_SET(w)   w |= ( 0x1 << 8)
+#define PMU_GLB_PWROFF_FRC_SW1_SET_N6_SET_CLR(w)   w &= ~( 0x1 << 8)
+
+#define PMU_GLB_PWROFF_FRC_SW1_SET_N5_SET_POS      7
+#define PMU_GLB_PWROFF_FRC_SW1_SET_N5_SET_LEN      1
+#define PMU_GLB_PWROFF_FRC_SW1_SET_N5_SET_MASK     0x00000080
+#define PMU_GLB_PWROFF_FRC_SW1_SET_N5_SET_VAL(w)   (((w) & 0x00000080) >> 7)
+#define PMU_GLB_PWROFF_FRC_SW1_SET_N5_SET_SET(w)   w |= ( 0x1 << 7)
+#define PMU_GLB_PWROFF_FRC_SW1_SET_N5_SET_CLR(w)   w &= ~( 0x1 << 7)
+
+#define PMU_GLB_PWROFF_FRC_SW1_SET_N4_SET_POS      6
+#define PMU_GLB_PWROFF_FRC_SW1_SET_N4_SET_LEN      1
+#define PMU_GLB_PWROFF_FRC_SW1_SET_N4_SET_MASK     0x00000040
+#define PMU_GLB_PWROFF_FRC_SW1_SET_N4_SET_VAL(w)   (((w) & 0x00000040) >> 6)
+#define PMU_GLB_PWROFF_FRC_SW1_SET_N4_SET_SET(w)   w |= ( 0x1 << 6)
+#define PMU_GLB_PWROFF_FRC_SW1_SET_N4_SET_CLR(w)   w &= ~( 0x1 << 6)
+
+#define PMU_GLB_PWROFF_FRC_SW1_SET_N3_SET_POS      5
+#define PMU_GLB_PWROFF_FRC_SW1_SET_N3_SET_LEN      1
+#define PMU_GLB_PWROFF_FRC_SW1_SET_N3_SET_MASK     0x00000020
+#define PMU_GLB_PWROFF_FRC_SW1_SET_N3_SET_VAL(w)   (((w) & 0x00000020) >> 5)
+#define PMU_GLB_PWROFF_FRC_SW1_SET_N3_SET_SET(w)   w |= ( 0x1 << 5)
+#define PMU_GLB_PWROFF_FRC_SW1_SET_N3_SET_CLR(w)   w &= ~( 0x1 << 5)
+
+#define PMU_GLB_PWROFF_FRC_SW1_SET_N2_SET_POS      4
+#define PMU_GLB_PWROFF_FRC_SW1_SET_N2_SET_LEN      1
+#define PMU_GLB_PWROFF_FRC_SW1_SET_N2_SET_MASK     0x00000010
+#define PMU_GLB_PWROFF_FRC_SW1_SET_N2_SET_VAL(w)   (((w) & 0x00000010) >> 4)
+#define PMU_GLB_PWROFF_FRC_SW1_SET_N2_SET_SET(w)   w |= ( 0x1 << 4)
+#define PMU_GLB_PWROFF_FRC_SW1_SET_N2_SET_CLR(w)   w &= ~( 0x1 << 4)
+
+#define PMU_GLB_PWROFF_FRC_SW1_SET_N1_SET_POS      3
+#define PMU_GLB_PWROFF_FRC_SW1_SET_N1_SET_LEN      1
+#define PMU_GLB_PWROFF_FRC_SW1_SET_N1_SET_MASK     0x00000008
+#define PMU_GLB_PWROFF_FRC_SW1_SET_N1_SET_VAL(w)   (((w) & 0x00000008) >> 3)
+#define PMU_GLB_PWROFF_FRC_SW1_SET_N1_SET_SET(w)   w |= ( 0x1 << 3)
+#define PMU_GLB_PWROFF_FRC_SW1_SET_N1_SET_CLR(w)   w &= ~( 0x1 << 3)
+
+#define PMU_GLB_PWROFF_FRC_SW1_SET_N0_SET_POS      2
+#define PMU_GLB_PWROFF_FRC_SW1_SET_N0_SET_LEN      1
+#define PMU_GLB_PWROFF_FRC_SW1_SET_N0_SET_MASK     0x00000004
+#define PMU_GLB_PWROFF_FRC_SW1_SET_N0_SET_VAL(w)   (((w) & 0x00000004) >> 2)
+#define PMU_GLB_PWROFF_FRC_SW1_SET_N0_SET_SET(w)   w |= ( 0x1 << 2)
+#define PMU_GLB_PWROFF_FRC_SW1_SET_N0_SET_CLR(w)   w &= ~( 0x1 << 2)
+
+#define PMU_GLB_PWROFF_FRC_SW1_SET_MM_SET_POS      1
+#define PMU_GLB_PWROFF_FRC_SW1_SET_MM_SET_LEN      1
+#define PMU_GLB_PWROFF_FRC_SW1_SET_MM_SET_MASK     0x00000002
+#define PMU_GLB_PWROFF_FRC_SW1_SET_MM_SET_VAL(w)   (((w) & 0x00000002) >> 1)
+#define PMU_GLB_PWROFF_FRC_SW1_SET_MM_SET_SET(w)   w |= ( 0x1 << 1)
+#define PMU_GLB_PWROFF_FRC_SW1_SET_MM_SET_CLR(w)   w &= ~( 0x1 << 1)
+
+#define PMU_GLB_PWROFF_FRC_SW1_SET_PIPE_SET_POS      0
+#define PMU_GLB_PWROFF_FRC_SW1_SET_PIPE_SET_LEN      1
+#define PMU_GLB_PWROFF_FRC_SW1_SET_PIPE_SET_MASK     0x00000001
+#define PMU_GLB_PWROFF_FRC_SW1_SET_PIPE_SET_VAL(w)   (((w) & 0x00000001) >> 0)
+#define PMU_GLB_PWROFF_FRC_SW1_SET_PIPE_SET_SET(w)   w |= ( 0x1 << 0)
+#define PMU_GLB_PWROFF_FRC_SW1_SET_PIPE_SET_CLR(w)   w &= ~( 0x1 << 0)
+
+// REGISTER : PWROFF_FRC_SW1_CLR
+
+#define PMU_GLB_PWROFF_FRC_SW1_CLR_ADDR      PMU_GLB_BASE_ADDR + 0x1B8
+#define PMU_GLB_PWROFF_FRC_SW1_CLR_RSTVAL    0x0
+#define PMU_GLB_PWROFF_FRC_SW1_CLR_ALL1      0x0
+#define PMU_GLB_PWROFF_FRC_SW1_CLR_ALL0      0x0
+#define PMU_GLB_PWROFF_FRC_SW1_CLR_ALL5A     0x0
+#define PMU_GLB_PWROFF_FRC_SW1_CLR_ALLA5     0x0
+
+// FIELD IN REGISTER : PWROFF_FRC_SW1_CLR
+
+#define PMU_GLB_PWROFF_FRC_SW1_CLR_N8_CLR_POS      10
+#define PMU_GLB_PWROFF_FRC_SW1_CLR_N8_CLR_LEN      1
+#define PMU_GLB_PWROFF_FRC_SW1_CLR_N8_CLR_MASK     0x00000400
+#define PMU_GLB_PWROFF_FRC_SW1_CLR_N8_CLR_VAL(w)   (((w) & 0x00000400) >> 10)
+#define PMU_GLB_PWROFF_FRC_SW1_CLR_N8_CLR_SET(w)   w |= ( 0x1 << 10)
+#define PMU_GLB_PWROFF_FRC_SW1_CLR_N8_CLR_CLR(w)   w &= ~( 0x1 << 10)
+
+#define PMU_GLB_PWROFF_FRC_SW1_CLR_N7_CLR_POS      9
+#define PMU_GLB_PWROFF_FRC_SW1_CLR_N7_CLR_LEN      1
+#define PMU_GLB_PWROFF_FRC_SW1_CLR_N7_CLR_MASK     0x00000200
+#define PMU_GLB_PWROFF_FRC_SW1_CLR_N7_CLR_VAL(w)   (((w) & 0x00000200) >> 9)
+#define PMU_GLB_PWROFF_FRC_SW1_CLR_N7_CLR_SET(w)   w |= ( 0x1 << 9)
+#define PMU_GLB_PWROFF_FRC_SW1_CLR_N7_CLR_CLR(w)   w &= ~( 0x1 << 9)
+
+#define PMU_GLB_PWROFF_FRC_SW1_CLR_N6_CLR_POS      8
+#define PMU_GLB_PWROFF_FRC_SW1_CLR_N6_CLR_LEN      1
+#define PMU_GLB_PWROFF_FRC_SW1_CLR_N6_CLR_MASK     0x00000100
+#define PMU_GLB_PWROFF_FRC_SW1_CLR_N6_CLR_VAL(w)   (((w) & 0x00000100) >> 8)
+#define PMU_GLB_PWROFF_FRC_SW1_CLR_N6_CLR_SET(w)   w |= ( 0x1 << 8)
+#define PMU_GLB_PWROFF_FRC_SW1_CLR_N6_CLR_CLR(w)   w &= ~( 0x1 << 8)
+
+#define PMU_GLB_PWROFF_FRC_SW1_CLR_N5_CLR_POS      7
+#define PMU_GLB_PWROFF_FRC_SW1_CLR_N5_CLR_LEN      1
+#define PMU_GLB_PWROFF_FRC_SW1_CLR_N5_CLR_MASK     0x00000080
+#define PMU_GLB_PWROFF_FRC_SW1_CLR_N5_CLR_VAL(w)   (((w) & 0x00000080) >> 7)
+#define PMU_GLB_PWROFF_FRC_SW1_CLR_N5_CLR_SET(w)   w |= ( 0x1 << 7)
+#define PMU_GLB_PWROFF_FRC_SW1_CLR_N5_CLR_CLR(w)   w &= ~( 0x1 << 7)
+
+#define PMU_GLB_PWROFF_FRC_SW1_CLR_N4_CLR_POS      6
+#define PMU_GLB_PWROFF_FRC_SW1_CLR_N4_CLR_LEN      1
+#define PMU_GLB_PWROFF_FRC_SW1_CLR_N4_CLR_MASK     0x00000040
+#define PMU_GLB_PWROFF_FRC_SW1_CLR_N4_CLR_VAL(w)   (((w) & 0x00000040) >> 6)
+#define PMU_GLB_PWROFF_FRC_SW1_CLR_N4_CLR_SET(w)   w |= ( 0x1 << 6)
+#define PMU_GLB_PWROFF_FRC_SW1_CLR_N4_CLR_CLR(w)   w &= ~( 0x1 << 6)
+
+#define PMU_GLB_PWROFF_FRC_SW1_CLR_N3_CLR_POS      5
+#define PMU_GLB_PWROFF_FRC_SW1_CLR_N3_CLR_LEN      1
+#define PMU_GLB_PWROFF_FRC_SW1_CLR_N3_CLR_MASK     0x00000020
+#define PMU_GLB_PWROFF_FRC_SW1_CLR_N3_CLR_VAL(w)   (((w) & 0x00000020) >> 5)
+#define PMU_GLB_PWROFF_FRC_SW1_CLR_N3_CLR_SET(w)   w |= ( 0x1 << 5)
+#define PMU_GLB_PWROFF_FRC_SW1_CLR_N3_CLR_CLR(w)   w &= ~( 0x1 << 5)
+
+#define PMU_GLB_PWROFF_FRC_SW1_CLR_N2_CLR_POS      4
+#define PMU_GLB_PWROFF_FRC_SW1_CLR_N2_CLR_LEN      1
+#define PMU_GLB_PWROFF_FRC_SW1_CLR_N2_CLR_MASK     0x00000010
+#define PMU_GLB_PWROFF_FRC_SW1_CLR_N2_CLR_VAL(w)   (((w) & 0x00000010) >> 4)
+#define PMU_GLB_PWROFF_FRC_SW1_CLR_N2_CLR_SET(w)   w |= ( 0x1 << 4)
+#define PMU_GLB_PWROFF_FRC_SW1_CLR_N2_CLR_CLR(w)   w &= ~( 0x1 << 4)
+
+#define PMU_GLB_PWROFF_FRC_SW1_CLR_N1_CLR_POS      3
+#define PMU_GLB_PWROFF_FRC_SW1_CLR_N1_CLR_LEN      1
+#define PMU_GLB_PWROFF_FRC_SW1_CLR_N1_CLR_MASK     0x00000008
+#define PMU_GLB_PWROFF_FRC_SW1_CLR_N1_CLR_VAL(w)   (((w) & 0x00000008) >> 3)
+#define PMU_GLB_PWROFF_FRC_SW1_CLR_N1_CLR_SET(w)   w |= ( 0x1 << 3)
+#define PMU_GLB_PWROFF_FRC_SW1_CLR_N1_CLR_CLR(w)   w &= ~( 0x1 << 3)
+
+#define PMU_GLB_PWROFF_FRC_SW1_CLR_N0_CLR_POS      2
+#define PMU_GLB_PWROFF_FRC_SW1_CLR_N0_CLR_LEN      1
+#define PMU_GLB_PWROFF_FRC_SW1_CLR_N0_CLR_MASK     0x00000004
+#define PMU_GLB_PWROFF_FRC_SW1_CLR_N0_CLR_VAL(w)   (((w) & 0x00000004) >> 2)
+#define PMU_GLB_PWROFF_FRC_SW1_CLR_N0_CLR_SET(w)   w |= ( 0x1 << 2)
+#define PMU_GLB_PWROFF_FRC_SW1_CLR_N0_CLR_CLR(w)   w &= ~( 0x1 << 2)
+
+#define PMU_GLB_PWROFF_FRC_SW1_CLR_MM_CLR_POS      1
+#define PMU_GLB_PWROFF_FRC_SW1_CLR_MM_CLR_LEN      1
+#define PMU_GLB_PWROFF_FRC_SW1_CLR_MM_CLR_MASK     0x00000002
+#define PMU_GLB_PWROFF_FRC_SW1_CLR_MM_CLR_VAL(w)   (((w) & 0x00000002) >> 1)
+#define PMU_GLB_PWROFF_FRC_SW1_CLR_MM_CLR_SET(w)   w |= ( 0x1 << 1)
+#define PMU_GLB_PWROFF_FRC_SW1_CLR_MM_CLR_CLR(w)   w &= ~( 0x1 << 1)
+
+#define PMU_GLB_PWROFF_FRC_SW1_CLR_PIPE_CLR_POS      0
+#define PMU_GLB_PWROFF_FRC_SW1_CLR_PIPE_CLR_LEN      1
+#define PMU_GLB_PWROFF_FRC_SW1_CLR_PIPE_CLR_MASK     0x00000001
+#define PMU_GLB_PWROFF_FRC_SW1_CLR_PIPE_CLR_VAL(w)   (((w) & 0x00000001) >> 0)
+#define PMU_GLB_PWROFF_FRC_SW1_CLR_PIPE_CLR_SET(w)   w |= ( 0x1 << 0)
+#define PMU_GLB_PWROFF_FRC_SW1_CLR_PIPE_CLR_CLR(w)   w &= ~( 0x1 << 0)
+
+// REGISTER : ISO_FRC_EN_SET
+
+#define PMU_GLB_ISO_FRC_EN_SET_ADDR      PMU_GLB_BASE_ADDR + 0x1BC
+#define PMU_GLB_ISO_FRC_EN_SET_RSTVAL    0x0
+#define PMU_GLB_ISO_FRC_EN_SET_ALL1      0x0
+#define PMU_GLB_ISO_FRC_EN_SET_ALL0      0x0
+#define PMU_GLB_ISO_FRC_EN_SET_ALL5A     0x0
+#define PMU_GLB_ISO_FRC_EN_SET_ALLA5     0x0
+
+// FIELD IN REGISTER : ISO_FRC_EN_SET
+
+#define PMU_GLB_ISO_FRC_EN_SET_ISP_SET_POS      14
+#define PMU_GLB_ISO_FRC_EN_SET_ISP_SET_LEN      1
+#define PMU_GLB_ISO_FRC_EN_SET_ISP_SET_MASK     0x00004000
+#define PMU_GLB_ISO_FRC_EN_SET_ISP_SET_VAL(w)   (((w) & 0x00004000) >> 14)
+#define PMU_GLB_ISO_FRC_EN_SET_ISP_SET_SET(w)   w |= ( 0x1 << 14)
+#define PMU_GLB_ISO_FRC_EN_SET_ISP_SET_CLR(w)   w &= ~( 0x1 << 14)
+
+#define PMU_GLB_ISO_FRC_EN_SET_CPU_SET_POS      13
+#define PMU_GLB_ISO_FRC_EN_SET_CPU_SET_LEN      1
+#define PMU_GLB_ISO_FRC_EN_SET_CPU_SET_MASK     0x00002000
+#define PMU_GLB_ISO_FRC_EN_SET_CPU_SET_VAL(w)   (((w) & 0x00002000) >> 13)
+#define PMU_GLB_ISO_FRC_EN_SET_CPU_SET_SET(w)   w |= ( 0x1 << 13)
+#define PMU_GLB_ISO_FRC_EN_SET_CPU_SET_CLR(w)   w &= ~( 0x1 << 13)
+
+#define PMU_GLB_ISO_FRC_EN_SET_NPU_SET_POS      12
+#define PMU_GLB_ISO_FRC_EN_SET_NPU_SET_LEN      1
+#define PMU_GLB_ISO_FRC_EN_SET_NPU_SET_MASK     0x00001000
+#define PMU_GLB_ISO_FRC_EN_SET_NPU_SET_VAL(w)   (((w) & 0x00001000) >> 12)
+#define PMU_GLB_ISO_FRC_EN_SET_NPU_SET_SET(w)   w |= ( 0x1 << 12)
+#define PMU_GLB_ISO_FRC_EN_SET_NPU_SET_CLR(w)   w &= ~( 0x1 << 12)
+
+#define PMU_GLB_ISO_FRC_EN_SET_CPU7_SET_POS      11
+#define PMU_GLB_ISO_FRC_EN_SET_CPU7_SET_LEN      1
+#define PMU_GLB_ISO_FRC_EN_SET_CPU7_SET_MASK     0x00000800
+#define PMU_GLB_ISO_FRC_EN_SET_CPU7_SET_VAL(w)   (((w) & 0x00000800) >> 11)
+#define PMU_GLB_ISO_FRC_EN_SET_CPU7_SET_SET(w)   w |= ( 0x1 << 11)
+#define PMU_GLB_ISO_FRC_EN_SET_CPU7_SET_CLR(w)   w &= ~( 0x1 << 11)
+
+#define PMU_GLB_ISO_FRC_EN_SET_CPU6_SET_POS      10
+#define PMU_GLB_ISO_FRC_EN_SET_CPU6_SET_LEN      1
+#define PMU_GLB_ISO_FRC_EN_SET_CPU6_SET_MASK     0x00000400
+#define PMU_GLB_ISO_FRC_EN_SET_CPU6_SET_VAL(w)   (((w) & 0x00000400) >> 10)
+#define PMU_GLB_ISO_FRC_EN_SET_CPU6_SET_SET(w)   w |= ( 0x1 << 10)
+#define PMU_GLB_ISO_FRC_EN_SET_CPU6_SET_CLR(w)   w &= ~( 0x1 << 10)
+
+#define PMU_GLB_ISO_FRC_EN_SET_CPU5_SET_POS      9
+#define PMU_GLB_ISO_FRC_EN_SET_CPU5_SET_LEN      1
+#define PMU_GLB_ISO_FRC_EN_SET_CPU5_SET_MASK     0x00000200
+#define PMU_GLB_ISO_FRC_EN_SET_CPU5_SET_VAL(w)   (((w) & 0x00000200) >> 9)
+#define PMU_GLB_ISO_FRC_EN_SET_CPU5_SET_SET(w)   w |= ( 0x1 << 9)
+#define PMU_GLB_ISO_FRC_EN_SET_CPU5_SET_CLR(w)   w &= ~( 0x1 << 9)
+
+#define PMU_GLB_ISO_FRC_EN_SET_CPU4_SET_POS      8
+#define PMU_GLB_ISO_FRC_EN_SET_CPU4_SET_LEN      1
+#define PMU_GLB_ISO_FRC_EN_SET_CPU4_SET_MASK     0x00000100
+#define PMU_GLB_ISO_FRC_EN_SET_CPU4_SET_VAL(w)   (((w) & 0x00000100) >> 8)
+#define PMU_GLB_ISO_FRC_EN_SET_CPU4_SET_SET(w)   w |= ( 0x1 << 8)
+#define PMU_GLB_ISO_FRC_EN_SET_CPU4_SET_CLR(w)   w &= ~( 0x1 << 8)
+
+#define PMU_GLB_ISO_FRC_EN_SET_CPU3_SET_POS      7
+#define PMU_GLB_ISO_FRC_EN_SET_CPU3_SET_LEN      1
+#define PMU_GLB_ISO_FRC_EN_SET_CPU3_SET_MASK     0x00000080
+#define PMU_GLB_ISO_FRC_EN_SET_CPU3_SET_VAL(w)   (((w) & 0x00000080) >> 7)
+#define PMU_GLB_ISO_FRC_EN_SET_CPU3_SET_SET(w)   w |= ( 0x1 << 7)
+#define PMU_GLB_ISO_FRC_EN_SET_CPU3_SET_CLR(w)   w &= ~( 0x1 << 7)
+
+#define PMU_GLB_ISO_FRC_EN_SET_CPU2_SET_POS      6
+#define PMU_GLB_ISO_FRC_EN_SET_CPU2_SET_LEN      1
+#define PMU_GLB_ISO_FRC_EN_SET_CPU2_SET_MASK     0x00000040
+#define PMU_GLB_ISO_FRC_EN_SET_CPU2_SET_VAL(w)   (((w) & 0x00000040) >> 6)
+#define PMU_GLB_ISO_FRC_EN_SET_CPU2_SET_SET(w)   w |= ( 0x1 << 6)
+#define PMU_GLB_ISO_FRC_EN_SET_CPU2_SET_CLR(w)   w &= ~( 0x1 << 6)
+
+#define PMU_GLB_ISO_FRC_EN_SET_CPU1_SET_POS      5
+#define PMU_GLB_ISO_FRC_EN_SET_CPU1_SET_LEN      1
+#define PMU_GLB_ISO_FRC_EN_SET_CPU1_SET_MASK     0x00000020
+#define PMU_GLB_ISO_FRC_EN_SET_CPU1_SET_VAL(w)   (((w) & 0x00000020) >> 5)
+#define PMU_GLB_ISO_FRC_EN_SET_CPU1_SET_SET(w)   w |= ( 0x1 << 5)
+#define PMU_GLB_ISO_FRC_EN_SET_CPU1_SET_CLR(w)   w &= ~( 0x1 << 5)
+
+#define PMU_GLB_ISO_FRC_EN_SET_CPU0_SET_POS      4
+#define PMU_GLB_ISO_FRC_EN_SET_CPU0_SET_LEN      1
+#define PMU_GLB_ISO_FRC_EN_SET_CPU0_SET_MASK     0x00000010
+#define PMU_GLB_ISO_FRC_EN_SET_CPU0_SET_VAL(w)   (((w) & 0x00000010) >> 4)
+#define PMU_GLB_ISO_FRC_EN_SET_CPU0_SET_SET(w)   w |= ( 0x1 << 4)
+#define PMU_GLB_ISO_FRC_EN_SET_CPU0_SET_CLR(w)   w &= ~( 0x1 << 4)
+
+#define PMU_GLB_ISO_FRC_EN_SET_DSP_SET_POS      3
+#define PMU_GLB_ISO_FRC_EN_SET_DSP_SET_LEN      1
+#define PMU_GLB_ISO_FRC_EN_SET_DSP_SET_MASK     0x00000008
+#define PMU_GLB_ISO_FRC_EN_SET_DSP_SET_VAL(w)   (((w) & 0x00000008) >> 3)
+#define PMU_GLB_ISO_FRC_EN_SET_DSP_SET_SET(w)   w |= ( 0x1 << 3)
+#define PMU_GLB_ISO_FRC_EN_SET_DSP_SET_CLR(w)   w &= ~( 0x1 << 3)
+
+#define PMU_GLB_ISO_FRC_EN_SET_VDEC_SET_POS      2
+#define PMU_GLB_ISO_FRC_EN_SET_VDEC_SET_LEN      1
+#define PMU_GLB_ISO_FRC_EN_SET_VDEC_SET_MASK     0x00000004
+#define PMU_GLB_ISO_FRC_EN_SET_VDEC_SET_VAL(w)   (((w) & 0x00000004) >> 2)
+#define PMU_GLB_ISO_FRC_EN_SET_VDEC_SET_SET(w)   w |= ( 0x1 << 2)
+#define PMU_GLB_ISO_FRC_EN_SET_VDEC_SET_CLR(w)   w &= ~( 0x1 << 2)
+
+#define PMU_GLB_ISO_FRC_EN_SET_VENC1_SET_POS      1
+#define PMU_GLB_ISO_FRC_EN_SET_VENC1_SET_LEN      1
+#define PMU_GLB_ISO_FRC_EN_SET_VENC1_SET_MASK     0x00000002
+#define PMU_GLB_ISO_FRC_EN_SET_VENC1_SET_VAL(w)   (((w) & 0x00000002) >> 1)
+#define PMU_GLB_ISO_FRC_EN_SET_VENC1_SET_SET(w)   w |= ( 0x1 << 1)
+#define PMU_GLB_ISO_FRC_EN_SET_VENC1_SET_CLR(w)   w &= ~( 0x1 << 1)
+
+#define PMU_GLB_ISO_FRC_EN_SET_VENC0_SET_POS      0
+#define PMU_GLB_ISO_FRC_EN_SET_VENC0_SET_LEN      1
+#define PMU_GLB_ISO_FRC_EN_SET_VENC0_SET_MASK     0x00000001
+#define PMU_GLB_ISO_FRC_EN_SET_VENC0_SET_VAL(w)   (((w) & 0x00000001) >> 0)
+#define PMU_GLB_ISO_FRC_EN_SET_VENC0_SET_SET(w)   w |= ( 0x1 << 0)
+#define PMU_GLB_ISO_FRC_EN_SET_VENC0_SET_CLR(w)   w &= ~( 0x1 << 0)
+
+// REGISTER : ISO_FRC_EN_CLR
+
+#define PMU_GLB_ISO_FRC_EN_CLR_ADDR      PMU_GLB_BASE_ADDR + 0x1C0
+#define PMU_GLB_ISO_FRC_EN_CLR_RSTVAL    0x0
+#define PMU_GLB_ISO_FRC_EN_CLR_ALL1      0x0
+#define PMU_GLB_ISO_FRC_EN_CLR_ALL0      0x0
+#define PMU_GLB_ISO_FRC_EN_CLR_ALL5A     0x0
+#define PMU_GLB_ISO_FRC_EN_CLR_ALLA5     0x0
+
+// FIELD IN REGISTER : ISO_FRC_EN_CLR
+
+#define PMU_GLB_ISO_FRC_EN_CLR_ISP_CLR_POS      14
+#define PMU_GLB_ISO_FRC_EN_CLR_ISP_CLR_LEN      1
+#define PMU_GLB_ISO_FRC_EN_CLR_ISP_CLR_MASK     0x00004000
+#define PMU_GLB_ISO_FRC_EN_CLR_ISP_CLR_VAL(w)   (((w) & 0x00004000) >> 14)
+#define PMU_GLB_ISO_FRC_EN_CLR_ISP_CLR_SET(w)   w |= ( 0x1 << 14)
+#define PMU_GLB_ISO_FRC_EN_CLR_ISP_CLR_CLR(w)   w &= ~( 0x1 << 14)
+
+#define PMU_GLB_ISO_FRC_EN_CLR_CPU_CLR_POS      13
+#define PMU_GLB_ISO_FRC_EN_CLR_CPU_CLR_LEN      1
+#define PMU_GLB_ISO_FRC_EN_CLR_CPU_CLR_MASK     0x00002000
+#define PMU_GLB_ISO_FRC_EN_CLR_CPU_CLR_VAL(w)   (((w) & 0x00002000) >> 13)
+#define PMU_GLB_ISO_FRC_EN_CLR_CPU_CLR_SET(w)   w |= ( 0x1 << 13)
+#define PMU_GLB_ISO_FRC_EN_CLR_CPU_CLR_CLR(w)   w &= ~( 0x1 << 13)
+
+#define PMU_GLB_ISO_FRC_EN_CLR_NPU_CLR_POS      12
+#define PMU_GLB_ISO_FRC_EN_CLR_NPU_CLR_LEN      1
+#define PMU_GLB_ISO_FRC_EN_CLR_NPU_CLR_MASK     0x00001000
+#define PMU_GLB_ISO_FRC_EN_CLR_NPU_CLR_VAL(w)   (((w) & 0x00001000) >> 12)
+#define PMU_GLB_ISO_FRC_EN_CLR_NPU_CLR_SET(w)   w |= ( 0x1 << 12)
+#define PMU_GLB_ISO_FRC_EN_CLR_NPU_CLR_CLR(w)   w &= ~( 0x1 << 12)
+
+#define PMU_GLB_ISO_FRC_EN_CLR_CPU7_CLR_POS      11
+#define PMU_GLB_ISO_FRC_EN_CLR_CPU7_CLR_LEN      1
+#define PMU_GLB_ISO_FRC_EN_CLR_CPU7_CLR_MASK     0x00000800
+#define PMU_GLB_ISO_FRC_EN_CLR_CPU7_CLR_VAL(w)   (((w) & 0x00000800) >> 11)
+#define PMU_GLB_ISO_FRC_EN_CLR_CPU7_CLR_SET(w)   w |= ( 0x1 << 11)
+#define PMU_GLB_ISO_FRC_EN_CLR_CPU7_CLR_CLR(w)   w &= ~( 0x1 << 11)
+
+#define PMU_GLB_ISO_FRC_EN_CLR_CPU6_CLR_POS      10
+#define PMU_GLB_ISO_FRC_EN_CLR_CPU6_CLR_LEN      1
+#define PMU_GLB_ISO_FRC_EN_CLR_CPU6_CLR_MASK     0x00000400
+#define PMU_GLB_ISO_FRC_EN_CLR_CPU6_CLR_VAL(w)   (((w) & 0x00000400) >> 10)
+#define PMU_GLB_ISO_FRC_EN_CLR_CPU6_CLR_SET(w)   w |= ( 0x1 << 10)
+#define PMU_GLB_ISO_FRC_EN_CLR_CPU6_CLR_CLR(w)   w &= ~( 0x1 << 10)
+
+#define PMU_GLB_ISO_FRC_EN_CLR_CPU5_CLR_POS      9
+#define PMU_GLB_ISO_FRC_EN_CLR_CPU5_CLR_LEN      1
+#define PMU_GLB_ISO_FRC_EN_CLR_CPU5_CLR_MASK     0x00000200
+#define PMU_GLB_ISO_FRC_EN_CLR_CPU5_CLR_VAL(w)   (((w) & 0x00000200) >> 9)
+#define PMU_GLB_ISO_FRC_EN_CLR_CPU5_CLR_SET(w)   w |= ( 0x1 << 9)
+#define PMU_GLB_ISO_FRC_EN_CLR_CPU5_CLR_CLR(w)   w &= ~( 0x1 << 9)
+
+#define PMU_GLB_ISO_FRC_EN_CLR_CPU4_CLR_POS      8
+#define PMU_GLB_ISO_FRC_EN_CLR_CPU4_CLR_LEN      1
+#define PMU_GLB_ISO_FRC_EN_CLR_CPU4_CLR_MASK     0x00000100
+#define PMU_GLB_ISO_FRC_EN_CLR_CPU4_CLR_VAL(w)   (((w) & 0x00000100) >> 8)
+#define PMU_GLB_ISO_FRC_EN_CLR_CPU4_CLR_SET(w)   w |= ( 0x1 << 8)
+#define PMU_GLB_ISO_FRC_EN_CLR_CPU4_CLR_CLR(w)   w &= ~( 0x1 << 8)
+
+#define PMU_GLB_ISO_FRC_EN_CLR_CPU3_CLR_POS      7
+#define PMU_GLB_ISO_FRC_EN_CLR_CPU3_CLR_LEN      1
+#define PMU_GLB_ISO_FRC_EN_CLR_CPU3_CLR_MASK     0x00000080
+#define PMU_GLB_ISO_FRC_EN_CLR_CPU3_CLR_VAL(w)   (((w) & 0x00000080) >> 7)
+#define PMU_GLB_ISO_FRC_EN_CLR_CPU3_CLR_SET(w)   w |= ( 0x1 << 7)
+#define PMU_GLB_ISO_FRC_EN_CLR_CPU3_CLR_CLR(w)   w &= ~( 0x1 << 7)
+
+#define PMU_GLB_ISO_FRC_EN_CLR_CPU2_CLR_POS      6
+#define PMU_GLB_ISO_FRC_EN_CLR_CPU2_CLR_LEN      1
+#define PMU_GLB_ISO_FRC_EN_CLR_CPU2_CLR_MASK     0x00000040
+#define PMU_GLB_ISO_FRC_EN_CLR_CPU2_CLR_VAL(w)   (((w) & 0x00000040) >> 6)
+#define PMU_GLB_ISO_FRC_EN_CLR_CPU2_CLR_SET(w)   w |= ( 0x1 << 6)
+#define PMU_GLB_ISO_FRC_EN_CLR_CPU2_CLR_CLR(w)   w &= ~( 0x1 << 6)
+
+#define PMU_GLB_ISO_FRC_EN_CLR_CPU1_CLR_POS      5
+#define PMU_GLB_ISO_FRC_EN_CLR_CPU1_CLR_LEN      1
+#define PMU_GLB_ISO_FRC_EN_CLR_CPU1_CLR_MASK     0x00000020
+#define PMU_GLB_ISO_FRC_EN_CLR_CPU1_CLR_VAL(w)   (((w) & 0x00000020) >> 5)
+#define PMU_GLB_ISO_FRC_EN_CLR_CPU1_CLR_SET(w)   w |= ( 0x1 << 5)
+#define PMU_GLB_ISO_FRC_EN_CLR_CPU1_CLR_CLR(w)   w &= ~( 0x1 << 5)
+
+#define PMU_GLB_ISO_FRC_EN_CLR_CPU0_CLR_POS      4
+#define PMU_GLB_ISO_FRC_EN_CLR_CPU0_CLR_LEN      1
+#define PMU_GLB_ISO_FRC_EN_CLR_CPU0_CLR_MASK     0x00000010
+#define PMU_GLB_ISO_FRC_EN_CLR_CPU0_CLR_VAL(w)   (((w) & 0x00000010) >> 4)
+#define PMU_GLB_ISO_FRC_EN_CLR_CPU0_CLR_SET(w)   w |= ( 0x1 << 4)
+#define PMU_GLB_ISO_FRC_EN_CLR_CPU0_CLR_CLR(w)   w &= ~( 0x1 << 4)
+
+#define PMU_GLB_ISO_FRC_EN_CLR_DSP_CLR_POS      3
+#define PMU_GLB_ISO_FRC_EN_CLR_DSP_CLR_LEN      1
+#define PMU_GLB_ISO_FRC_EN_CLR_DSP_CLR_MASK     0x00000008
+#define PMU_GLB_ISO_FRC_EN_CLR_DSP_CLR_VAL(w)   (((w) & 0x00000008) >> 3)
+#define PMU_GLB_ISO_FRC_EN_CLR_DSP_CLR_SET(w)   w |= ( 0x1 << 3)
+#define PMU_GLB_ISO_FRC_EN_CLR_DSP_CLR_CLR(w)   w &= ~( 0x1 << 3)
+
+#define PMU_GLB_ISO_FRC_EN_CLR_VDEC_CLR_POS      2
+#define PMU_GLB_ISO_FRC_EN_CLR_VDEC_CLR_LEN      1
+#define PMU_GLB_ISO_FRC_EN_CLR_VDEC_CLR_MASK     0x00000004
+#define PMU_GLB_ISO_FRC_EN_CLR_VDEC_CLR_VAL(w)   (((w) & 0x00000004) >> 2)
+#define PMU_GLB_ISO_FRC_EN_CLR_VDEC_CLR_SET(w)   w |= ( 0x1 << 2)
+#define PMU_GLB_ISO_FRC_EN_CLR_VDEC_CLR_CLR(w)   w &= ~( 0x1 << 2)
+
+#define PMU_GLB_ISO_FRC_EN_CLR_VENC1_CLR_POS      1
+#define PMU_GLB_ISO_FRC_EN_CLR_VENC1_CLR_LEN      1
+#define PMU_GLB_ISO_FRC_EN_CLR_VENC1_CLR_MASK     0x00000002
+#define PMU_GLB_ISO_FRC_EN_CLR_VENC1_CLR_VAL(w)   (((w) & 0x00000002) >> 1)
+#define PMU_GLB_ISO_FRC_EN_CLR_VENC1_CLR_SET(w)   w |= ( 0x1 << 1)
+#define PMU_GLB_ISO_FRC_EN_CLR_VENC1_CLR_CLR(w)   w &= ~( 0x1 << 1)
+
+#define PMU_GLB_ISO_FRC_EN_CLR_VENC0_CLR_POS      0
+#define PMU_GLB_ISO_FRC_EN_CLR_VENC0_CLR_LEN      1
+#define PMU_GLB_ISO_FRC_EN_CLR_VENC0_CLR_MASK     0x00000001
+#define PMU_GLB_ISO_FRC_EN_CLR_VENC0_CLR_VAL(w)   (((w) & 0x00000001) >> 0)
+#define PMU_GLB_ISO_FRC_EN_CLR_VENC0_CLR_SET(w)   w |= ( 0x1 << 0)
+#define PMU_GLB_ISO_FRC_EN_CLR_VENC0_CLR_CLR(w)   w &= ~( 0x1 << 0)
+
+// REGISTER : ISO_FRC_EN1_SET
+
+#define PMU_GLB_ISO_FRC_EN1_SET_ADDR      PMU_GLB_BASE_ADDR + 0x1C4
+#define PMU_GLB_ISO_FRC_EN1_SET_RSTVAL    0x0
+#define PMU_GLB_ISO_FRC_EN1_SET_ALL1      0x0
+#define PMU_GLB_ISO_FRC_EN1_SET_ALL0      0x0
+#define PMU_GLB_ISO_FRC_EN1_SET_ALL5A     0x0
+#define PMU_GLB_ISO_FRC_EN1_SET_ALLA5     0x0
+
+// FIELD IN REGISTER : ISO_FRC_EN1_SET
+
+#define PMU_GLB_ISO_FRC_EN1_SET_N8_SET_POS      10
+#define PMU_GLB_ISO_FRC_EN1_SET_N8_SET_LEN      1
+#define PMU_GLB_ISO_FRC_EN1_SET_N8_SET_MASK     0x00000400
+#define PMU_GLB_ISO_FRC_EN1_SET_N8_SET_VAL(w)   (((w) & 0x00000400) >> 10)
+#define PMU_GLB_ISO_FRC_EN1_SET_N8_SET_SET(w)   w |= ( 0x1 << 10)
+#define PMU_GLB_ISO_FRC_EN1_SET_N8_SET_CLR(w)   w &= ~( 0x1 << 10)
+
+#define PMU_GLB_ISO_FRC_EN1_SET_N7_SET_POS      9
+#define PMU_GLB_ISO_FRC_EN1_SET_N7_SET_LEN      1
+#define PMU_GLB_ISO_FRC_EN1_SET_N7_SET_MASK     0x00000200
+#define PMU_GLB_ISO_FRC_EN1_SET_N7_SET_VAL(w)   (((w) & 0x00000200) >> 9)
+#define PMU_GLB_ISO_FRC_EN1_SET_N7_SET_SET(w)   w |= ( 0x1 << 9)
+#define PMU_GLB_ISO_FRC_EN1_SET_N7_SET_CLR(w)   w &= ~( 0x1 << 9)
+
+#define PMU_GLB_ISO_FRC_EN1_SET_N6_SET_POS      8
+#define PMU_GLB_ISO_FRC_EN1_SET_N6_SET_LEN      1
+#define PMU_GLB_ISO_FRC_EN1_SET_N6_SET_MASK     0x00000100
+#define PMU_GLB_ISO_FRC_EN1_SET_N6_SET_VAL(w)   (((w) & 0x00000100) >> 8)
+#define PMU_GLB_ISO_FRC_EN1_SET_N6_SET_SET(w)   w |= ( 0x1 << 8)
+#define PMU_GLB_ISO_FRC_EN1_SET_N6_SET_CLR(w)   w &= ~( 0x1 << 8)
+
+#define PMU_GLB_ISO_FRC_EN1_SET_N5_SET_POS      7
+#define PMU_GLB_ISO_FRC_EN1_SET_N5_SET_LEN      1
+#define PMU_GLB_ISO_FRC_EN1_SET_N5_SET_MASK     0x00000080
+#define PMU_GLB_ISO_FRC_EN1_SET_N5_SET_VAL(w)   (((w) & 0x00000080) >> 7)
+#define PMU_GLB_ISO_FRC_EN1_SET_N5_SET_SET(w)   w |= ( 0x1 << 7)
+#define PMU_GLB_ISO_FRC_EN1_SET_N5_SET_CLR(w)   w &= ~( 0x1 << 7)
+
+#define PMU_GLB_ISO_FRC_EN1_SET_N4_SET_POS      6
+#define PMU_GLB_ISO_FRC_EN1_SET_N4_SET_LEN      1
+#define PMU_GLB_ISO_FRC_EN1_SET_N4_SET_MASK     0x00000040
+#define PMU_GLB_ISO_FRC_EN1_SET_N4_SET_VAL(w)   (((w) & 0x00000040) >> 6)
+#define PMU_GLB_ISO_FRC_EN1_SET_N4_SET_SET(w)   w |= ( 0x1 << 6)
+#define PMU_GLB_ISO_FRC_EN1_SET_N4_SET_CLR(w)   w &= ~( 0x1 << 6)
+
+#define PMU_GLB_ISO_FRC_EN1_SET_N3_SET_POS      5
+#define PMU_GLB_ISO_FRC_EN1_SET_N3_SET_LEN      1
+#define PMU_GLB_ISO_FRC_EN1_SET_N3_SET_MASK     0x00000020
+#define PMU_GLB_ISO_FRC_EN1_SET_N3_SET_VAL(w)   (((w) & 0x00000020) >> 5)
+#define PMU_GLB_ISO_FRC_EN1_SET_N3_SET_SET(w)   w |= ( 0x1 << 5)
+#define PMU_GLB_ISO_FRC_EN1_SET_N3_SET_CLR(w)   w &= ~( 0x1 << 5)
+
+#define PMU_GLB_ISO_FRC_EN1_SET_N2_SET_POS      4
+#define PMU_GLB_ISO_FRC_EN1_SET_N2_SET_LEN      1
+#define PMU_GLB_ISO_FRC_EN1_SET_N2_SET_MASK     0x00000010
+#define PMU_GLB_ISO_FRC_EN1_SET_N2_SET_VAL(w)   (((w) & 0x00000010) >> 4)
+#define PMU_GLB_ISO_FRC_EN1_SET_N2_SET_SET(w)   w |= ( 0x1 << 4)
+#define PMU_GLB_ISO_FRC_EN1_SET_N2_SET_CLR(w)   w &= ~( 0x1 << 4)
+
+#define PMU_GLB_ISO_FRC_EN1_SET_N1_SET_POS      3
+#define PMU_GLB_ISO_FRC_EN1_SET_N1_SET_LEN      1
+#define PMU_GLB_ISO_FRC_EN1_SET_N1_SET_MASK     0x00000008
+#define PMU_GLB_ISO_FRC_EN1_SET_N1_SET_VAL(w)   (((w) & 0x00000008) >> 3)
+#define PMU_GLB_ISO_FRC_EN1_SET_N1_SET_SET(w)   w |= ( 0x1 << 3)
+#define PMU_GLB_ISO_FRC_EN1_SET_N1_SET_CLR(w)   w &= ~( 0x1 << 3)
+
+#define PMU_GLB_ISO_FRC_EN1_SET_N0_SET_POS      2
+#define PMU_GLB_ISO_FRC_EN1_SET_N0_SET_LEN      1
+#define PMU_GLB_ISO_FRC_EN1_SET_N0_SET_MASK     0x00000004
+#define PMU_GLB_ISO_FRC_EN1_SET_N0_SET_VAL(w)   (((w) & 0x00000004) >> 2)
+#define PMU_GLB_ISO_FRC_EN1_SET_N0_SET_SET(w)   w |= ( 0x1 << 2)
+#define PMU_GLB_ISO_FRC_EN1_SET_N0_SET_CLR(w)   w &= ~( 0x1 << 2)
+
+#define PMU_GLB_ISO_FRC_EN1_SET_MM_SET_POS      1
+#define PMU_GLB_ISO_FRC_EN1_SET_MM_SET_LEN      1
+#define PMU_GLB_ISO_FRC_EN1_SET_MM_SET_MASK     0x00000002
+#define PMU_GLB_ISO_FRC_EN1_SET_MM_SET_VAL(w)   (((w) & 0x00000002) >> 1)
+#define PMU_GLB_ISO_FRC_EN1_SET_MM_SET_SET(w)   w |= ( 0x1 << 1)
+#define PMU_GLB_ISO_FRC_EN1_SET_MM_SET_CLR(w)   w &= ~( 0x1 << 1)
+
+#define PMU_GLB_ISO_FRC_EN1_SET_PIPE_SET_POS      0
+#define PMU_GLB_ISO_FRC_EN1_SET_PIPE_SET_LEN      1
+#define PMU_GLB_ISO_FRC_EN1_SET_PIPE_SET_MASK     0x00000001
+#define PMU_GLB_ISO_FRC_EN1_SET_PIPE_SET_VAL(w)   (((w) & 0x00000001) >> 0)
+#define PMU_GLB_ISO_FRC_EN1_SET_PIPE_SET_SET(w)   w |= ( 0x1 << 0)
+#define PMU_GLB_ISO_FRC_EN1_SET_PIPE_SET_CLR(w)   w &= ~( 0x1 << 0)
+
+// REGISTER : ISO_FRC_EN1_CLR
+
+#define PMU_GLB_ISO_FRC_EN1_CLR_ADDR      PMU_GLB_BASE_ADDR + 0x1C8
+#define PMU_GLB_ISO_FRC_EN1_CLR_RSTVAL    0x0
+#define PMU_GLB_ISO_FRC_EN1_CLR_ALL1      0x0
+#define PMU_GLB_ISO_FRC_EN1_CLR_ALL0      0x0
+#define PMU_GLB_ISO_FRC_EN1_CLR_ALL5A     0x0
+#define PMU_GLB_ISO_FRC_EN1_CLR_ALLA5     0x0
+
+// FIELD IN REGISTER : ISO_FRC_EN1_CLR
+
+#define PMU_GLB_ISO_FRC_EN1_CLR_N8_CLR_POS      10
+#define PMU_GLB_ISO_FRC_EN1_CLR_N8_CLR_LEN      1
+#define PMU_GLB_ISO_FRC_EN1_CLR_N8_CLR_MASK     0x00000400
+#define PMU_GLB_ISO_FRC_EN1_CLR_N8_CLR_VAL(w)   (((w) & 0x00000400) >> 10)
+#define PMU_GLB_ISO_FRC_EN1_CLR_N8_CLR_SET(w)   w |= ( 0x1 << 10)
+#define PMU_GLB_ISO_FRC_EN1_CLR_N8_CLR_CLR(w)   w &= ~( 0x1 << 10)
+
+#define PMU_GLB_ISO_FRC_EN1_CLR_N7_CLR_POS      9
+#define PMU_GLB_ISO_FRC_EN1_CLR_N7_CLR_LEN      1
+#define PMU_GLB_ISO_FRC_EN1_CLR_N7_CLR_MASK     0x00000200
+#define PMU_GLB_ISO_FRC_EN1_CLR_N7_CLR_VAL(w)   (((w) & 0x00000200) >> 9)
+#define PMU_GLB_ISO_FRC_EN1_CLR_N7_CLR_SET(w)   w |= ( 0x1 << 9)
+#define PMU_GLB_ISO_FRC_EN1_CLR_N7_CLR_CLR(w)   w &= ~( 0x1 << 9)
+
+#define PMU_GLB_ISO_FRC_EN1_CLR_N6_CLR_POS      8
+#define PMU_GLB_ISO_FRC_EN1_CLR_N6_CLR_LEN      1
+#define PMU_GLB_ISO_FRC_EN1_CLR_N6_CLR_MASK     0x00000100
+#define PMU_GLB_ISO_FRC_EN1_CLR_N6_CLR_VAL(w)   (((w) & 0x00000100) >> 8)
+#define PMU_GLB_ISO_FRC_EN1_CLR_N6_CLR_SET(w)   w |= ( 0x1 << 8)
+#define PMU_GLB_ISO_FRC_EN1_CLR_N6_CLR_CLR(w)   w &= ~( 0x1 << 8)
+
+#define PMU_GLB_ISO_FRC_EN1_CLR_N5_CLR_POS      7
+#define PMU_GLB_ISO_FRC_EN1_CLR_N5_CLR_LEN      1
+#define PMU_GLB_ISO_FRC_EN1_CLR_N5_CLR_MASK     0x00000080
+#define PMU_GLB_ISO_FRC_EN1_CLR_N5_CLR_VAL(w)   (((w) & 0x00000080) >> 7)
+#define PMU_GLB_ISO_FRC_EN1_CLR_N5_CLR_SET(w)   w |= ( 0x1 << 7)
+#define PMU_GLB_ISO_FRC_EN1_CLR_N5_CLR_CLR(w)   w &= ~( 0x1 << 7)
+
+#define PMU_GLB_ISO_FRC_EN1_CLR_N4_CLR_POS      6
+#define PMU_GLB_ISO_FRC_EN1_CLR_N4_CLR_LEN      1
+#define PMU_GLB_ISO_FRC_EN1_CLR_N4_CLR_MASK     0x00000040
+#define PMU_GLB_ISO_FRC_EN1_CLR_N4_CLR_VAL(w)   (((w) & 0x00000040) >> 6)
+#define PMU_GLB_ISO_FRC_EN1_CLR_N4_CLR_SET(w)   w |= ( 0x1 << 6)
+#define PMU_GLB_ISO_FRC_EN1_CLR_N4_CLR_CLR(w)   w &= ~( 0x1 << 6)
+
+#define PMU_GLB_ISO_FRC_EN1_CLR_N3_CLR_POS      5
+#define PMU_GLB_ISO_FRC_EN1_CLR_N3_CLR_LEN      1
+#define PMU_GLB_ISO_FRC_EN1_CLR_N3_CLR_MASK     0x00000020
+#define PMU_GLB_ISO_FRC_EN1_CLR_N3_CLR_VAL(w)   (((w) & 0x00000020) >> 5)
+#define PMU_GLB_ISO_FRC_EN1_CLR_N3_CLR_SET(w)   w |= ( 0x1 << 5)
+#define PMU_GLB_ISO_FRC_EN1_CLR_N3_CLR_CLR(w)   w &= ~( 0x1 << 5)
+
+#define PMU_GLB_ISO_FRC_EN1_CLR_N2_CLR_POS      4
+#define PMU_GLB_ISO_FRC_EN1_CLR_N2_CLR_LEN      1
+#define PMU_GLB_ISO_FRC_EN1_CLR_N2_CLR_MASK     0x00000010
+#define PMU_GLB_ISO_FRC_EN1_CLR_N2_CLR_VAL(w)   (((w) & 0x00000010) >> 4)
+#define PMU_GLB_ISO_FRC_EN1_CLR_N2_CLR_SET(w)   w |= ( 0x1 << 4)
+#define PMU_GLB_ISO_FRC_EN1_CLR_N2_CLR_CLR(w)   w &= ~( 0x1 << 4)
+
+#define PMU_GLB_ISO_FRC_EN1_CLR_N1_CLR_POS      3
+#define PMU_GLB_ISO_FRC_EN1_CLR_N1_CLR_LEN      1
+#define PMU_GLB_ISO_FRC_EN1_CLR_N1_CLR_MASK     0x00000008
+#define PMU_GLB_ISO_FRC_EN1_CLR_N1_CLR_VAL(w)   (((w) & 0x00000008) >> 3)
+#define PMU_GLB_ISO_FRC_EN1_CLR_N1_CLR_SET(w)   w |= ( 0x1 << 3)
+#define PMU_GLB_ISO_FRC_EN1_CLR_N1_CLR_CLR(w)   w &= ~( 0x1 << 3)
+
+#define PMU_GLB_ISO_FRC_EN1_CLR_N0_CLR_POS      2
+#define PMU_GLB_ISO_FRC_EN1_CLR_N0_CLR_LEN      1
+#define PMU_GLB_ISO_FRC_EN1_CLR_N0_CLR_MASK     0x00000004
+#define PMU_GLB_ISO_FRC_EN1_CLR_N0_CLR_VAL(w)   (((w) & 0x00000004) >> 2)
+#define PMU_GLB_ISO_FRC_EN1_CLR_N0_CLR_SET(w)   w |= ( 0x1 << 2)
+#define PMU_GLB_ISO_FRC_EN1_CLR_N0_CLR_CLR(w)   w &= ~( 0x1 << 2)
+
+#define PMU_GLB_ISO_FRC_EN1_CLR_MM_CLR_POS      1
+#define PMU_GLB_ISO_FRC_EN1_CLR_MM_CLR_LEN      1
+#define PMU_GLB_ISO_FRC_EN1_CLR_MM_CLR_MASK     0x00000002
+#define PMU_GLB_ISO_FRC_EN1_CLR_MM_CLR_VAL(w)   (((w) & 0x00000002) >> 1)
+#define PMU_GLB_ISO_FRC_EN1_CLR_MM_CLR_SET(w)   w |= ( 0x1 << 1)
+#define PMU_GLB_ISO_FRC_EN1_CLR_MM_CLR_CLR(w)   w &= ~( 0x1 << 1)
+
+#define PMU_GLB_ISO_FRC_EN1_CLR_PIPE_CLR_POS      0
+#define PMU_GLB_ISO_FRC_EN1_CLR_PIPE_CLR_LEN      1
+#define PMU_GLB_ISO_FRC_EN1_CLR_PIPE_CLR_MASK     0x00000001
+#define PMU_GLB_ISO_FRC_EN1_CLR_PIPE_CLR_VAL(w)   (((w) & 0x00000001) >> 0)
+#define PMU_GLB_ISO_FRC_EN1_CLR_PIPE_CLR_SET(w)   w |= ( 0x1 << 0)
+#define PMU_GLB_ISO_FRC_EN1_CLR_PIPE_CLR_CLR(w)   w &= ~( 0x1 << 0)
+
+// REGISTER : ISO_FRC_SW_SET
+
+#define PMU_GLB_ISO_FRC_SW_SET_ADDR      PMU_GLB_BASE_ADDR + 0x1CC
+#define PMU_GLB_ISO_FRC_SW_SET_RSTVAL    0x0
+#define PMU_GLB_ISO_FRC_SW_SET_ALL1      0x0
+#define PMU_GLB_ISO_FRC_SW_SET_ALL0      0x0
+#define PMU_GLB_ISO_FRC_SW_SET_ALL5A     0x0
+#define PMU_GLB_ISO_FRC_SW_SET_ALLA5     0x0
+
+// FIELD IN REGISTER : ISO_FRC_SW_SET
+
+#define PMU_GLB_ISO_FRC_SW_SET_ISP_SET_POS      14
+#define PMU_GLB_ISO_FRC_SW_SET_ISP_SET_LEN      1
+#define PMU_GLB_ISO_FRC_SW_SET_ISP_SET_MASK     0x00004000
+#define PMU_GLB_ISO_FRC_SW_SET_ISP_SET_VAL(w)   (((w) & 0x00004000) >> 14)
+#define PMU_GLB_ISO_FRC_SW_SET_ISP_SET_SET(w)   w |= ( 0x1 << 14)
+#define PMU_GLB_ISO_FRC_SW_SET_ISP_SET_CLR(w)   w &= ~( 0x1 << 14)
+
+#define PMU_GLB_ISO_FRC_SW_SET_CPU_SET_POS      13
+#define PMU_GLB_ISO_FRC_SW_SET_CPU_SET_LEN      1
+#define PMU_GLB_ISO_FRC_SW_SET_CPU_SET_MASK     0x00002000
+#define PMU_GLB_ISO_FRC_SW_SET_CPU_SET_VAL(w)   (((w) & 0x00002000) >> 13)
+#define PMU_GLB_ISO_FRC_SW_SET_CPU_SET_SET(w)   w |= ( 0x1 << 13)
+#define PMU_GLB_ISO_FRC_SW_SET_CPU_SET_CLR(w)   w &= ~( 0x1 << 13)
+
+#define PMU_GLB_ISO_FRC_SW_SET_NPU_SET_POS      12
+#define PMU_GLB_ISO_FRC_SW_SET_NPU_SET_LEN      1
+#define PMU_GLB_ISO_FRC_SW_SET_NPU_SET_MASK     0x00001000
+#define PMU_GLB_ISO_FRC_SW_SET_NPU_SET_VAL(w)   (((w) & 0x00001000) >> 12)
+#define PMU_GLB_ISO_FRC_SW_SET_NPU_SET_SET(w)   w |= ( 0x1 << 12)
+#define PMU_GLB_ISO_FRC_SW_SET_NPU_SET_CLR(w)   w &= ~( 0x1 << 12)
+
+#define PMU_GLB_ISO_FRC_SW_SET_CPU7_SET_POS      11
+#define PMU_GLB_ISO_FRC_SW_SET_CPU7_SET_LEN      1
+#define PMU_GLB_ISO_FRC_SW_SET_CPU7_SET_MASK     0x00000800
+#define PMU_GLB_ISO_FRC_SW_SET_CPU7_SET_VAL(w)   (((w) & 0x00000800) >> 11)
+#define PMU_GLB_ISO_FRC_SW_SET_CPU7_SET_SET(w)   w |= ( 0x1 << 11)
+#define PMU_GLB_ISO_FRC_SW_SET_CPU7_SET_CLR(w)   w &= ~( 0x1 << 11)
+
+#define PMU_GLB_ISO_FRC_SW_SET_CPU6_SET_POS      10
+#define PMU_GLB_ISO_FRC_SW_SET_CPU6_SET_LEN      1
+#define PMU_GLB_ISO_FRC_SW_SET_CPU6_SET_MASK     0x00000400
+#define PMU_GLB_ISO_FRC_SW_SET_CPU6_SET_VAL(w)   (((w) & 0x00000400) >> 10)
+#define PMU_GLB_ISO_FRC_SW_SET_CPU6_SET_SET(w)   w |= ( 0x1 << 10)
+#define PMU_GLB_ISO_FRC_SW_SET_CPU6_SET_CLR(w)   w &= ~( 0x1 << 10)
+
+#define PMU_GLB_ISO_FRC_SW_SET_CPU5_SET_POS      9
+#define PMU_GLB_ISO_FRC_SW_SET_CPU5_SET_LEN      1
+#define PMU_GLB_ISO_FRC_SW_SET_CPU5_SET_MASK     0x00000200
+#define PMU_GLB_ISO_FRC_SW_SET_CPU5_SET_VAL(w)   (((w) & 0x00000200) >> 9)
+#define PMU_GLB_ISO_FRC_SW_SET_CPU5_SET_SET(w)   w |= ( 0x1 << 9)
+#define PMU_GLB_ISO_FRC_SW_SET_CPU5_SET_CLR(w)   w &= ~( 0x1 << 9)
+
+#define PMU_GLB_ISO_FRC_SW_SET_CPU4_SET_POS      8
+#define PMU_GLB_ISO_FRC_SW_SET_CPU4_SET_LEN      1
+#define PMU_GLB_ISO_FRC_SW_SET_CPU4_SET_MASK     0x00000100
+#define PMU_GLB_ISO_FRC_SW_SET_CPU4_SET_VAL(w)   (((w) & 0x00000100) >> 8)
+#define PMU_GLB_ISO_FRC_SW_SET_CPU4_SET_SET(w)   w |= ( 0x1 << 8)
+#define PMU_GLB_ISO_FRC_SW_SET_CPU4_SET_CLR(w)   w &= ~( 0x1 << 8)
+
+#define PMU_GLB_ISO_FRC_SW_SET_CPU3_SET_POS      7
+#define PMU_GLB_ISO_FRC_SW_SET_CPU3_SET_LEN      1
+#define PMU_GLB_ISO_FRC_SW_SET_CPU3_SET_MASK     0x00000080
+#define PMU_GLB_ISO_FRC_SW_SET_CPU3_SET_VAL(w)   (((w) & 0x00000080) >> 7)
+#define PMU_GLB_ISO_FRC_SW_SET_CPU3_SET_SET(w)   w |= ( 0x1 << 7)
+#define PMU_GLB_ISO_FRC_SW_SET_CPU3_SET_CLR(w)   w &= ~( 0x1 << 7)
+
+#define PMU_GLB_ISO_FRC_SW_SET_CPU2_SET_POS      6
+#define PMU_GLB_ISO_FRC_SW_SET_CPU2_SET_LEN      1
+#define PMU_GLB_ISO_FRC_SW_SET_CPU2_SET_MASK     0x00000040
+#define PMU_GLB_ISO_FRC_SW_SET_CPU2_SET_VAL(w)   (((w) & 0x00000040) >> 6)
+#define PMU_GLB_ISO_FRC_SW_SET_CPU2_SET_SET(w)   w |= ( 0x1 << 6)
+#define PMU_GLB_ISO_FRC_SW_SET_CPU2_SET_CLR(w)   w &= ~( 0x1 << 6)
+
+#define PMU_GLB_ISO_FRC_SW_SET_CPU1_SET_POS      5
+#define PMU_GLB_ISO_FRC_SW_SET_CPU1_SET_LEN      1
+#define PMU_GLB_ISO_FRC_SW_SET_CPU1_SET_MASK     0x00000020
+#define PMU_GLB_ISO_FRC_SW_SET_CPU1_SET_VAL(w)   (((w) & 0x00000020) >> 5)
+#define PMU_GLB_ISO_FRC_SW_SET_CPU1_SET_SET(w)   w |= ( 0x1 << 5)
+#define PMU_GLB_ISO_FRC_SW_SET_CPU1_SET_CLR(w)   w &= ~( 0x1 << 5)
+
+#define PMU_GLB_ISO_FRC_SW_SET_CPU0_SET_POS      4
+#define PMU_GLB_ISO_FRC_SW_SET_CPU0_SET_LEN      1
+#define PMU_GLB_ISO_FRC_SW_SET_CPU0_SET_MASK     0x00000010
+#define PMU_GLB_ISO_FRC_SW_SET_CPU0_SET_VAL(w)   (((w) & 0x00000010) >> 4)
+#define PMU_GLB_ISO_FRC_SW_SET_CPU0_SET_SET(w)   w |= ( 0x1 << 4)
+#define PMU_GLB_ISO_FRC_SW_SET_CPU0_SET_CLR(w)   w &= ~( 0x1 << 4)
+
+#define PMU_GLB_ISO_FRC_SW_SET_DSP_SET_POS      3
+#define PMU_GLB_ISO_FRC_SW_SET_DSP_SET_LEN      1
+#define PMU_GLB_ISO_FRC_SW_SET_DSP_SET_MASK     0x00000008
+#define PMU_GLB_ISO_FRC_SW_SET_DSP_SET_VAL(w)   (((w) & 0x00000008) >> 3)
+#define PMU_GLB_ISO_FRC_SW_SET_DSP_SET_SET(w)   w |= ( 0x1 << 3)
+#define PMU_GLB_ISO_FRC_SW_SET_DSP_SET_CLR(w)   w &= ~( 0x1 << 3)
+
+#define PMU_GLB_ISO_FRC_SW_SET_VDEC_SET_POS      2
+#define PMU_GLB_ISO_FRC_SW_SET_VDEC_SET_LEN      1
+#define PMU_GLB_ISO_FRC_SW_SET_VDEC_SET_MASK     0x00000004
+#define PMU_GLB_ISO_FRC_SW_SET_VDEC_SET_VAL(w)   (((w) & 0x00000004) >> 2)
+#define PMU_GLB_ISO_FRC_SW_SET_VDEC_SET_SET(w)   w |= ( 0x1 << 2)
+#define PMU_GLB_ISO_FRC_SW_SET_VDEC_SET_CLR(w)   w &= ~( 0x1 << 2)
+
+#define PMU_GLB_ISO_FRC_SW_SET_VENC1_SET_POS      1
+#define PMU_GLB_ISO_FRC_SW_SET_VENC1_SET_LEN      1
+#define PMU_GLB_ISO_FRC_SW_SET_VENC1_SET_MASK     0x00000002
+#define PMU_GLB_ISO_FRC_SW_SET_VENC1_SET_VAL(w)   (((w) & 0x00000002) >> 1)
+#define PMU_GLB_ISO_FRC_SW_SET_VENC1_SET_SET(w)   w |= ( 0x1 << 1)
+#define PMU_GLB_ISO_FRC_SW_SET_VENC1_SET_CLR(w)   w &= ~( 0x1 << 1)
+
+#define PMU_GLB_ISO_FRC_SW_SET_VENC0_SET_POS      0
+#define PMU_GLB_ISO_FRC_SW_SET_VENC0_SET_LEN      1
+#define PMU_GLB_ISO_FRC_SW_SET_VENC0_SET_MASK     0x00000001
+#define PMU_GLB_ISO_FRC_SW_SET_VENC0_SET_VAL(w)   (((w) & 0x00000001) >> 0)
+#define PMU_GLB_ISO_FRC_SW_SET_VENC0_SET_SET(w)   w |= ( 0x1 << 0)
+#define PMU_GLB_ISO_FRC_SW_SET_VENC0_SET_CLR(w)   w &= ~( 0x1 << 0)
+
+// REGISTER : ISO_FRC_SW_CLR
+
+#define PMU_GLB_ISO_FRC_SW_CLR_ADDR      PMU_GLB_BASE_ADDR + 0x1D0
+#define PMU_GLB_ISO_FRC_SW_CLR_RSTVAL    0x0
+#define PMU_GLB_ISO_FRC_SW_CLR_ALL1      0x0
+#define PMU_GLB_ISO_FRC_SW_CLR_ALL0      0x0
+#define PMU_GLB_ISO_FRC_SW_CLR_ALL5A     0x0
+#define PMU_GLB_ISO_FRC_SW_CLR_ALLA5     0x0
+
+// FIELD IN REGISTER : ISO_FRC_SW_CLR
+
+#define PMU_GLB_ISO_FRC_SW_CLR_ISP_CLR_POS      14
+#define PMU_GLB_ISO_FRC_SW_CLR_ISP_CLR_LEN      1
+#define PMU_GLB_ISO_FRC_SW_CLR_ISP_CLR_MASK     0x00004000
+#define PMU_GLB_ISO_FRC_SW_CLR_ISP_CLR_VAL(w)   (((w) & 0x00004000) >> 14)
+#define PMU_GLB_ISO_FRC_SW_CLR_ISP_CLR_SET(w)   w |= ( 0x1 << 14)
+#define PMU_GLB_ISO_FRC_SW_CLR_ISP_CLR_CLR(w)   w &= ~( 0x1 << 14)
+
+#define PMU_GLB_ISO_FRC_SW_CLR_CPU_CLR_POS      13
+#define PMU_GLB_ISO_FRC_SW_CLR_CPU_CLR_LEN      1
+#define PMU_GLB_ISO_FRC_SW_CLR_CPU_CLR_MASK     0x00002000
+#define PMU_GLB_ISO_FRC_SW_CLR_CPU_CLR_VAL(w)   (((w) & 0x00002000) >> 13)
+#define PMU_GLB_ISO_FRC_SW_CLR_CPU_CLR_SET(w)   w |= ( 0x1 << 13)
+#define PMU_GLB_ISO_FRC_SW_CLR_CPU_CLR_CLR(w)   w &= ~( 0x1 << 13)
+
+#define PMU_GLB_ISO_FRC_SW_CLR_NPU_CLR_POS      12
+#define PMU_GLB_ISO_FRC_SW_CLR_NPU_CLR_LEN      1
+#define PMU_GLB_ISO_FRC_SW_CLR_NPU_CLR_MASK     0x00001000
+#define PMU_GLB_ISO_FRC_SW_CLR_NPU_CLR_VAL(w)   (((w) & 0x00001000) >> 12)
+#define PMU_GLB_ISO_FRC_SW_CLR_NPU_CLR_SET(w)   w |= ( 0x1 << 12)
+#define PMU_GLB_ISO_FRC_SW_CLR_NPU_CLR_CLR(w)   w &= ~( 0x1 << 12)
+
+#define PMU_GLB_ISO_FRC_SW_CLR_CPU7_CLR_POS      11
+#define PMU_GLB_ISO_FRC_SW_CLR_CPU7_CLR_LEN      1
+#define PMU_GLB_ISO_FRC_SW_CLR_CPU7_CLR_MASK     0x00000800
+#define PMU_GLB_ISO_FRC_SW_CLR_CPU7_CLR_VAL(w)   (((w) & 0x00000800) >> 11)
+#define PMU_GLB_ISO_FRC_SW_CLR_CPU7_CLR_SET(w)   w |= ( 0x1 << 11)
+#define PMU_GLB_ISO_FRC_SW_CLR_CPU7_CLR_CLR(w)   w &= ~( 0x1 << 11)
+
+#define PMU_GLB_ISO_FRC_SW_CLR_CPU6_CLR_POS      10
+#define PMU_GLB_ISO_FRC_SW_CLR_CPU6_CLR_LEN      1
+#define PMU_GLB_ISO_FRC_SW_CLR_CPU6_CLR_MASK     0x00000400
+#define PMU_GLB_ISO_FRC_SW_CLR_CPU6_CLR_VAL(w)   (((w) & 0x00000400) >> 10)
+#define PMU_GLB_ISO_FRC_SW_CLR_CPU6_CLR_SET(w)   w |= ( 0x1 << 10)
+#define PMU_GLB_ISO_FRC_SW_CLR_CPU6_CLR_CLR(w)   w &= ~( 0x1 << 10)
+
+#define PMU_GLB_ISO_FRC_SW_CLR_CPU5_CLR_POS      9
+#define PMU_GLB_ISO_FRC_SW_CLR_CPU5_CLR_LEN      1
+#define PMU_GLB_ISO_FRC_SW_CLR_CPU5_CLR_MASK     0x00000200
+#define PMU_GLB_ISO_FRC_SW_CLR_CPU5_CLR_VAL(w)   (((w) & 0x00000200) >> 9)
+#define PMU_GLB_ISO_FRC_SW_CLR_CPU5_CLR_SET(w)   w |= ( 0x1 << 9)
+#define PMU_GLB_ISO_FRC_SW_CLR_CPU5_CLR_CLR(w)   w &= ~( 0x1 << 9)
+
+#define PMU_GLB_ISO_FRC_SW_CLR_CPU4_CLR_POS      8
+#define PMU_GLB_ISO_FRC_SW_CLR_CPU4_CLR_LEN      1
+#define PMU_GLB_ISO_FRC_SW_CLR_CPU4_CLR_MASK     0x00000100
+#define PMU_GLB_ISO_FRC_SW_CLR_CPU4_CLR_VAL(w)   (((w) & 0x00000100) >> 8)
+#define PMU_GLB_ISO_FRC_SW_CLR_CPU4_CLR_SET(w)   w |= ( 0x1 << 8)
+#define PMU_GLB_ISO_FRC_SW_CLR_CPU4_CLR_CLR(w)   w &= ~( 0x1 << 8)
+
+#define PMU_GLB_ISO_FRC_SW_CLR_CPU3_CLR_POS      7
+#define PMU_GLB_ISO_FRC_SW_CLR_CPU3_CLR_LEN      1
+#define PMU_GLB_ISO_FRC_SW_CLR_CPU3_CLR_MASK     0x00000080
+#define PMU_GLB_ISO_FRC_SW_CLR_CPU3_CLR_VAL(w)   (((w) & 0x00000080) >> 7)
+#define PMU_GLB_ISO_FRC_SW_CLR_CPU3_CLR_SET(w)   w |= ( 0x1 << 7)
+#define PMU_GLB_ISO_FRC_SW_CLR_CPU3_CLR_CLR(w)   w &= ~( 0x1 << 7)
+
+#define PMU_GLB_ISO_FRC_SW_CLR_CPU2_CLR_POS      6
+#define PMU_GLB_ISO_FRC_SW_CLR_CPU2_CLR_LEN      1
+#define PMU_GLB_ISO_FRC_SW_CLR_CPU2_CLR_MASK     0x00000040
+#define PMU_GLB_ISO_FRC_SW_CLR_CPU2_CLR_VAL(w)   (((w) & 0x00000040) >> 6)
+#define PMU_GLB_ISO_FRC_SW_CLR_CPU2_CLR_SET(w)   w |= ( 0x1 << 6)
+#define PMU_GLB_ISO_FRC_SW_CLR_CPU2_CLR_CLR(w)   w &= ~( 0x1 << 6)
+
+#define PMU_GLB_ISO_FRC_SW_CLR_CPU1_CLR_POS      5
+#define PMU_GLB_ISO_FRC_SW_CLR_CPU1_CLR_LEN      1
+#define PMU_GLB_ISO_FRC_SW_CLR_CPU1_CLR_MASK     0x00000020
+#define PMU_GLB_ISO_FRC_SW_CLR_CPU1_CLR_VAL(w)   (((w) & 0x00000020) >> 5)
+#define PMU_GLB_ISO_FRC_SW_CLR_CPU1_CLR_SET(w)   w |= ( 0x1 << 5)
+#define PMU_GLB_ISO_FRC_SW_CLR_CPU1_CLR_CLR(w)   w &= ~( 0x1 << 5)
+
+#define PMU_GLB_ISO_FRC_SW_CLR_CPU0_CLR_POS      4
+#define PMU_GLB_ISO_FRC_SW_CLR_CPU0_CLR_LEN      1
+#define PMU_GLB_ISO_FRC_SW_CLR_CPU0_CLR_MASK     0x00000010
+#define PMU_GLB_ISO_FRC_SW_CLR_CPU0_CLR_VAL(w)   (((w) & 0x00000010) >> 4)
+#define PMU_GLB_ISO_FRC_SW_CLR_CPU0_CLR_SET(w)   w |= ( 0x1 << 4)
+#define PMU_GLB_ISO_FRC_SW_CLR_CPU0_CLR_CLR(w)   w &= ~( 0x1 << 4)
+
+#define PMU_GLB_ISO_FRC_SW_CLR_DSP_CLR_POS      3
+#define PMU_GLB_ISO_FRC_SW_CLR_DSP_CLR_LEN      1
+#define PMU_GLB_ISO_FRC_SW_CLR_DSP_CLR_MASK     0x00000008
+#define PMU_GLB_ISO_FRC_SW_CLR_DSP_CLR_VAL(w)   (((w) & 0x00000008) >> 3)
+#define PMU_GLB_ISO_FRC_SW_CLR_DSP_CLR_SET(w)   w |= ( 0x1 << 3)
+#define PMU_GLB_ISO_FRC_SW_CLR_DSP_CLR_CLR(w)   w &= ~( 0x1 << 3)
+
+#define PMU_GLB_ISO_FRC_SW_CLR_VDEC_CLR_POS      2
+#define PMU_GLB_ISO_FRC_SW_CLR_VDEC_CLR_LEN      1
+#define PMU_GLB_ISO_FRC_SW_CLR_VDEC_CLR_MASK     0x00000004
+#define PMU_GLB_ISO_FRC_SW_CLR_VDEC_CLR_VAL(w)   (((w) & 0x00000004) >> 2)
+#define PMU_GLB_ISO_FRC_SW_CLR_VDEC_CLR_SET(w)   w |= ( 0x1 << 2)
+#define PMU_GLB_ISO_FRC_SW_CLR_VDEC_CLR_CLR(w)   w &= ~( 0x1 << 2)
+
+#define PMU_GLB_ISO_FRC_SW_CLR_VENC1_CLR_POS      1
+#define PMU_GLB_ISO_FRC_SW_CLR_VENC1_CLR_LEN      1
+#define PMU_GLB_ISO_FRC_SW_CLR_VENC1_CLR_MASK     0x00000002
+#define PMU_GLB_ISO_FRC_SW_CLR_VENC1_CLR_VAL(w)   (((w) & 0x00000002) >> 1)
+#define PMU_GLB_ISO_FRC_SW_CLR_VENC1_CLR_SET(w)   w |= ( 0x1 << 1)
+#define PMU_GLB_ISO_FRC_SW_CLR_VENC1_CLR_CLR(w)   w &= ~( 0x1 << 1)
+
+#define PMU_GLB_ISO_FRC_SW_CLR_VENC0_CLR_POS      0
+#define PMU_GLB_ISO_FRC_SW_CLR_VENC0_CLR_LEN      1
+#define PMU_GLB_ISO_FRC_SW_CLR_VENC0_CLR_MASK     0x00000001
+#define PMU_GLB_ISO_FRC_SW_CLR_VENC0_CLR_VAL(w)   (((w) & 0x00000001) >> 0)
+#define PMU_GLB_ISO_FRC_SW_CLR_VENC0_CLR_SET(w)   w |= ( 0x1 << 0)
+#define PMU_GLB_ISO_FRC_SW_CLR_VENC0_CLR_CLR(w)   w &= ~( 0x1 << 0)
+
+// REGISTER : ISO_FRC_SW1_SET
+
+#define PMU_GLB_ISO_FRC_SW1_SET_ADDR      PMU_GLB_BASE_ADDR + 0x1D4
+#define PMU_GLB_ISO_FRC_SW1_SET_RSTVAL    0x0
+#define PMU_GLB_ISO_FRC_SW1_SET_ALL1      0x0
+#define PMU_GLB_ISO_FRC_SW1_SET_ALL0      0x0
+#define PMU_GLB_ISO_FRC_SW1_SET_ALL5A     0x0
+#define PMU_GLB_ISO_FRC_SW1_SET_ALLA5     0x0
+
+// FIELD IN REGISTER : ISO_FRC_SW1_SET
+
+#define PMU_GLB_ISO_FRC_SW1_SET_N8_SET_POS      10
+#define PMU_GLB_ISO_FRC_SW1_SET_N8_SET_LEN      1
+#define PMU_GLB_ISO_FRC_SW1_SET_N8_SET_MASK     0x00000400
+#define PMU_GLB_ISO_FRC_SW1_SET_N8_SET_VAL(w)   (((w) & 0x00000400) >> 10)
+#define PMU_GLB_ISO_FRC_SW1_SET_N8_SET_SET(w)   w |= ( 0x1 << 10)
+#define PMU_GLB_ISO_FRC_SW1_SET_N8_SET_CLR(w)   w &= ~( 0x1 << 10)
+
+#define PMU_GLB_ISO_FRC_SW1_SET_N7_SET_POS      9
+#define PMU_GLB_ISO_FRC_SW1_SET_N7_SET_LEN      1
+#define PMU_GLB_ISO_FRC_SW1_SET_N7_SET_MASK     0x00000200
+#define PMU_GLB_ISO_FRC_SW1_SET_N7_SET_VAL(w)   (((w) & 0x00000200) >> 9)
+#define PMU_GLB_ISO_FRC_SW1_SET_N7_SET_SET(w)   w |= ( 0x1 << 9)
+#define PMU_GLB_ISO_FRC_SW1_SET_N7_SET_CLR(w)   w &= ~( 0x1 << 9)
+
+#define PMU_GLB_ISO_FRC_SW1_SET_N6_SET_POS      8
+#define PMU_GLB_ISO_FRC_SW1_SET_N6_SET_LEN      1
+#define PMU_GLB_ISO_FRC_SW1_SET_N6_SET_MASK     0x00000100
+#define PMU_GLB_ISO_FRC_SW1_SET_N6_SET_VAL(w)   (((w) & 0x00000100) >> 8)
+#define PMU_GLB_ISO_FRC_SW1_SET_N6_SET_SET(w)   w |= ( 0x1 << 8)
+#define PMU_GLB_ISO_FRC_SW1_SET_N6_SET_CLR(w)   w &= ~( 0x1 << 8)
+
+#define PMU_GLB_ISO_FRC_SW1_SET_N5_SET_POS      7
+#define PMU_GLB_ISO_FRC_SW1_SET_N5_SET_LEN      1
+#define PMU_GLB_ISO_FRC_SW1_SET_N5_SET_MASK     0x00000080
+#define PMU_GLB_ISO_FRC_SW1_SET_N5_SET_VAL(w)   (((w) & 0x00000080) >> 7)
+#define PMU_GLB_ISO_FRC_SW1_SET_N5_SET_SET(w)   w |= ( 0x1 << 7)
+#define PMU_GLB_ISO_FRC_SW1_SET_N5_SET_CLR(w)   w &= ~( 0x1 << 7)
+
+#define PMU_GLB_ISO_FRC_SW1_SET_N4_SET_POS      6
+#define PMU_GLB_ISO_FRC_SW1_SET_N4_SET_LEN      1
+#define PMU_GLB_ISO_FRC_SW1_SET_N4_SET_MASK     0x00000040
+#define PMU_GLB_ISO_FRC_SW1_SET_N4_SET_VAL(w)   (((w) & 0x00000040) >> 6)
+#define PMU_GLB_ISO_FRC_SW1_SET_N4_SET_SET(w)   w |= ( 0x1 << 6)
+#define PMU_GLB_ISO_FRC_SW1_SET_N4_SET_CLR(w)   w &= ~( 0x1 << 6)
+
+#define PMU_GLB_ISO_FRC_SW1_SET_N3_SET_POS      5
+#define PMU_GLB_ISO_FRC_SW1_SET_N3_SET_LEN      1
+#define PMU_GLB_ISO_FRC_SW1_SET_N3_SET_MASK     0x00000020
+#define PMU_GLB_ISO_FRC_SW1_SET_N3_SET_VAL(w)   (((w) & 0x00000020) >> 5)
+#define PMU_GLB_ISO_FRC_SW1_SET_N3_SET_SET(w)   w |= ( 0x1 << 5)
+#define PMU_GLB_ISO_FRC_SW1_SET_N3_SET_CLR(w)   w &= ~( 0x1 << 5)
+
+#define PMU_GLB_ISO_FRC_SW1_SET_N2_SET_POS      4
+#define PMU_GLB_ISO_FRC_SW1_SET_N2_SET_LEN      1
+#define PMU_GLB_ISO_FRC_SW1_SET_N2_SET_MASK     0x00000010
+#define PMU_GLB_ISO_FRC_SW1_SET_N2_SET_VAL(w)   (((w) & 0x00000010) >> 4)
+#define PMU_GLB_ISO_FRC_SW1_SET_N2_SET_SET(w)   w |= ( 0x1 << 4)
+#define PMU_GLB_ISO_FRC_SW1_SET_N2_SET_CLR(w)   w &= ~( 0x1 << 4)
+
+#define PMU_GLB_ISO_FRC_SW1_SET_N1_SET_POS      3
+#define PMU_GLB_ISO_FRC_SW1_SET_N1_SET_LEN      1
+#define PMU_GLB_ISO_FRC_SW1_SET_N1_SET_MASK     0x00000008
+#define PMU_GLB_ISO_FRC_SW1_SET_N1_SET_VAL(w)   (((w) & 0x00000008) >> 3)
+#define PMU_GLB_ISO_FRC_SW1_SET_N1_SET_SET(w)   w |= ( 0x1 << 3)
+#define PMU_GLB_ISO_FRC_SW1_SET_N1_SET_CLR(w)   w &= ~( 0x1 << 3)
+
+#define PMU_GLB_ISO_FRC_SW1_SET_N0_SET_POS      2
+#define PMU_GLB_ISO_FRC_SW1_SET_N0_SET_LEN      1
+#define PMU_GLB_ISO_FRC_SW1_SET_N0_SET_MASK     0x00000004
+#define PMU_GLB_ISO_FRC_SW1_SET_N0_SET_VAL(w)   (((w) & 0x00000004) >> 2)
+#define PMU_GLB_ISO_FRC_SW1_SET_N0_SET_SET(w)   w |= ( 0x1 << 2)
+#define PMU_GLB_ISO_FRC_SW1_SET_N0_SET_CLR(w)   w &= ~( 0x1 << 2)
+
+#define PMU_GLB_ISO_FRC_SW1_SET_MM_SET_POS      1
+#define PMU_GLB_ISO_FRC_SW1_SET_MM_SET_LEN      1
+#define PMU_GLB_ISO_FRC_SW1_SET_MM_SET_MASK     0x00000002
+#define PMU_GLB_ISO_FRC_SW1_SET_MM_SET_VAL(w)   (((w) & 0x00000002) >> 1)
+#define PMU_GLB_ISO_FRC_SW1_SET_MM_SET_SET(w)   w |= ( 0x1 << 1)
+#define PMU_GLB_ISO_FRC_SW1_SET_MM_SET_CLR(w)   w &= ~( 0x1 << 1)
+
+#define PMU_GLB_ISO_FRC_SW1_SET_PIPE_SET_POS      0
+#define PMU_GLB_ISO_FRC_SW1_SET_PIPE_SET_LEN      1
+#define PMU_GLB_ISO_FRC_SW1_SET_PIPE_SET_MASK     0x00000001
+#define PMU_GLB_ISO_FRC_SW1_SET_PIPE_SET_VAL(w)   (((w) & 0x00000001) >> 0)
+#define PMU_GLB_ISO_FRC_SW1_SET_PIPE_SET_SET(w)   w |= ( 0x1 << 0)
+#define PMU_GLB_ISO_FRC_SW1_SET_PIPE_SET_CLR(w)   w &= ~( 0x1 << 0)
+
+// REGISTER : ISO_FRC_SW1_CLR
+
+#define PMU_GLB_ISO_FRC_SW1_CLR_ADDR      PMU_GLB_BASE_ADDR + 0x1D8
+#define PMU_GLB_ISO_FRC_SW1_CLR_RSTVAL    0x0
+#define PMU_GLB_ISO_FRC_SW1_CLR_ALL1      0x0
+#define PMU_GLB_ISO_FRC_SW1_CLR_ALL0      0x0
+#define PMU_GLB_ISO_FRC_SW1_CLR_ALL5A     0x0
+#define PMU_GLB_ISO_FRC_SW1_CLR_ALLA5     0x0
+
+// FIELD IN REGISTER : ISO_FRC_SW1_CLR
+
+#define PMU_GLB_ISO_FRC_SW1_CLR_N8_CLR_POS      10
+#define PMU_GLB_ISO_FRC_SW1_CLR_N8_CLR_LEN      1
+#define PMU_GLB_ISO_FRC_SW1_CLR_N8_CLR_MASK     0x00000400
+#define PMU_GLB_ISO_FRC_SW1_CLR_N8_CLR_VAL(w)   (((w) & 0x00000400) >> 10)
+#define PMU_GLB_ISO_FRC_SW1_CLR_N8_CLR_SET(w)   w |= ( 0x1 << 10)
+#define PMU_GLB_ISO_FRC_SW1_CLR_N8_CLR_CLR(w)   w &= ~( 0x1 << 10)
+
+#define PMU_GLB_ISO_FRC_SW1_CLR_N7_CLR_POS      9
+#define PMU_GLB_ISO_FRC_SW1_CLR_N7_CLR_LEN      1
+#define PMU_GLB_ISO_FRC_SW1_CLR_N7_CLR_MASK     0x00000200
+#define PMU_GLB_ISO_FRC_SW1_CLR_N7_CLR_VAL(w)   (((w) & 0x00000200) >> 9)
+#define PMU_GLB_ISO_FRC_SW1_CLR_N7_CLR_SET(w)   w |= ( 0x1 << 9)
+#define PMU_GLB_ISO_FRC_SW1_CLR_N7_CLR_CLR(w)   w &= ~( 0x1 << 9)
+
+#define PMU_GLB_ISO_FRC_SW1_CLR_N6_CLR_POS      8
+#define PMU_GLB_ISO_FRC_SW1_CLR_N6_CLR_LEN      1
+#define PMU_GLB_ISO_FRC_SW1_CLR_N6_CLR_MASK     0x00000100
+#define PMU_GLB_ISO_FRC_SW1_CLR_N6_CLR_VAL(w)   (((w) & 0x00000100) >> 8)
+#define PMU_GLB_ISO_FRC_SW1_CLR_N6_CLR_SET(w)   w |= ( 0x1 << 8)
+#define PMU_GLB_ISO_FRC_SW1_CLR_N6_CLR_CLR(w)   w &= ~( 0x1 << 8)
+
+#define PMU_GLB_ISO_FRC_SW1_CLR_N5_CLR_POS      7
+#define PMU_GLB_ISO_FRC_SW1_CLR_N5_CLR_LEN      1
+#define PMU_GLB_ISO_FRC_SW1_CLR_N5_CLR_MASK     0x00000080
+#define PMU_GLB_ISO_FRC_SW1_CLR_N5_CLR_VAL(w)   (((w) & 0x00000080) >> 7)
+#define PMU_GLB_ISO_FRC_SW1_CLR_N5_CLR_SET(w)   w |= ( 0x1 << 7)
+#define PMU_GLB_ISO_FRC_SW1_CLR_N5_CLR_CLR(w)   w &= ~( 0x1 << 7)
+
+#define PMU_GLB_ISO_FRC_SW1_CLR_N4_CLR_POS      6
+#define PMU_GLB_ISO_FRC_SW1_CLR_N4_CLR_LEN      1
+#define PMU_GLB_ISO_FRC_SW1_CLR_N4_CLR_MASK     0x00000040
+#define PMU_GLB_ISO_FRC_SW1_CLR_N4_CLR_VAL(w)   (((w) & 0x00000040) >> 6)
+#define PMU_GLB_ISO_FRC_SW1_CLR_N4_CLR_SET(w)   w |= ( 0x1 << 6)
+#define PMU_GLB_ISO_FRC_SW1_CLR_N4_CLR_CLR(w)   w &= ~( 0x1 << 6)
+
+#define PMU_GLB_ISO_FRC_SW1_CLR_N3_CLR_POS      5
+#define PMU_GLB_ISO_FRC_SW1_CLR_N3_CLR_LEN      1
+#define PMU_GLB_ISO_FRC_SW1_CLR_N3_CLR_MASK     0x00000020
+#define PMU_GLB_ISO_FRC_SW1_CLR_N3_CLR_VAL(w)   (((w) & 0x00000020) >> 5)
+#define PMU_GLB_ISO_FRC_SW1_CLR_N3_CLR_SET(w)   w |= ( 0x1 << 5)
+#define PMU_GLB_ISO_FRC_SW1_CLR_N3_CLR_CLR(w)   w &= ~( 0x1 << 5)
+
+#define PMU_GLB_ISO_FRC_SW1_CLR_N2_CLR_POS      4
+#define PMU_GLB_ISO_FRC_SW1_CLR_N2_CLR_LEN      1
+#define PMU_GLB_ISO_FRC_SW1_CLR_N2_CLR_MASK     0x00000010
+#define PMU_GLB_ISO_FRC_SW1_CLR_N2_CLR_VAL(w)   (((w) & 0x00000010) >> 4)
+#define PMU_GLB_ISO_FRC_SW1_CLR_N2_CLR_SET(w)   w |= ( 0x1 << 4)
+#define PMU_GLB_ISO_FRC_SW1_CLR_N2_CLR_CLR(w)   w &= ~( 0x1 << 4)
+
+#define PMU_GLB_ISO_FRC_SW1_CLR_N1_CLR_POS      3
+#define PMU_GLB_ISO_FRC_SW1_CLR_N1_CLR_LEN      1
+#define PMU_GLB_ISO_FRC_SW1_CLR_N1_CLR_MASK     0x00000008
+#define PMU_GLB_ISO_FRC_SW1_CLR_N1_CLR_VAL(w)   (((w) & 0x00000008) >> 3)
+#define PMU_GLB_ISO_FRC_SW1_CLR_N1_CLR_SET(w)   w |= ( 0x1 << 3)
+#define PMU_GLB_ISO_FRC_SW1_CLR_N1_CLR_CLR(w)   w &= ~( 0x1 << 3)
+
+#define PMU_GLB_ISO_FRC_SW1_CLR_N0_CLR_POS      2
+#define PMU_GLB_ISO_FRC_SW1_CLR_N0_CLR_LEN      1
+#define PMU_GLB_ISO_FRC_SW1_CLR_N0_CLR_MASK     0x00000004
+#define PMU_GLB_ISO_FRC_SW1_CLR_N0_CLR_VAL(w)   (((w) & 0x00000004) >> 2)
+#define PMU_GLB_ISO_FRC_SW1_CLR_N0_CLR_SET(w)   w |= ( 0x1 << 2)
+#define PMU_GLB_ISO_FRC_SW1_CLR_N0_CLR_CLR(w)   w &= ~( 0x1 << 2)
+
+#define PMU_GLB_ISO_FRC_SW1_CLR_MM_CLR_POS      1
+#define PMU_GLB_ISO_FRC_SW1_CLR_MM_CLR_LEN      1
+#define PMU_GLB_ISO_FRC_SW1_CLR_MM_CLR_MASK     0x00000002
+#define PMU_GLB_ISO_FRC_SW1_CLR_MM_CLR_VAL(w)   (((w) & 0x00000002) >> 1)
+#define PMU_GLB_ISO_FRC_SW1_CLR_MM_CLR_SET(w)   w |= ( 0x1 << 1)
+#define PMU_GLB_ISO_FRC_SW1_CLR_MM_CLR_CLR(w)   w &= ~( 0x1 << 1)
+
+#define PMU_GLB_ISO_FRC_SW1_CLR_PIPE_CLR_POS      0
+#define PMU_GLB_ISO_FRC_SW1_CLR_PIPE_CLR_LEN      1
+#define PMU_GLB_ISO_FRC_SW1_CLR_PIPE_CLR_MASK     0x00000001
+#define PMU_GLB_ISO_FRC_SW1_CLR_PIPE_CLR_VAL(w)   (((w) & 0x00000001) >> 0)
+#define PMU_GLB_ISO_FRC_SW1_CLR_PIPE_CLR_SET(w)   w |= ( 0x1 << 0)
+#define PMU_GLB_ISO_FRC_SW1_CLR_PIPE_CLR_CLR(w)   w &= ~( 0x1 << 0)
+
+// REGISTER : CLK_FRC_EN_SET
+
+#define PMU_GLB_CLK_FRC_EN_SET_ADDR      PMU_GLB_BASE_ADDR + 0x1DC
+#define PMU_GLB_CLK_FRC_EN_SET_RSTVAL    0x0
+#define PMU_GLB_CLK_FRC_EN_SET_ALL1      0x0
+#define PMU_GLB_CLK_FRC_EN_SET_ALL0      0x0
+#define PMU_GLB_CLK_FRC_EN_SET_ALL5A     0x0
+#define PMU_GLB_CLK_FRC_EN_SET_ALLA5     0x0
+
+// FIELD IN REGISTER : CLK_FRC_EN_SET
+
+#define PMU_GLB_CLK_FRC_EN_SET_CPU7_SET_POS      11
+#define PMU_GLB_CLK_FRC_EN_SET_CPU7_SET_LEN      1
+#define PMU_GLB_CLK_FRC_EN_SET_CPU7_SET_MASK     0x00000800
+#define PMU_GLB_CLK_FRC_EN_SET_CPU7_SET_VAL(w)   (((w) & 0x00000800) >> 11)
+#define PMU_GLB_CLK_FRC_EN_SET_CPU7_SET_SET(w)   w |= ( 0x1 << 11)
+#define PMU_GLB_CLK_FRC_EN_SET_CPU7_SET_CLR(w)   w &= ~( 0x1 << 11)
+
+#define PMU_GLB_CLK_FRC_EN_SET_CPU6_SET_POS      10
+#define PMU_GLB_CLK_FRC_EN_SET_CPU6_SET_LEN      1
+#define PMU_GLB_CLK_FRC_EN_SET_CPU6_SET_MASK     0x00000400
+#define PMU_GLB_CLK_FRC_EN_SET_CPU6_SET_VAL(w)   (((w) & 0x00000400) >> 10)
+#define PMU_GLB_CLK_FRC_EN_SET_CPU6_SET_SET(w)   w |= ( 0x1 << 10)
+#define PMU_GLB_CLK_FRC_EN_SET_CPU6_SET_CLR(w)   w &= ~( 0x1 << 10)
+
+#define PMU_GLB_CLK_FRC_EN_SET_CPU5_SET_POS      9
+#define PMU_GLB_CLK_FRC_EN_SET_CPU5_SET_LEN      1
+#define PMU_GLB_CLK_FRC_EN_SET_CPU5_SET_MASK     0x00000200
+#define PMU_GLB_CLK_FRC_EN_SET_CPU5_SET_VAL(w)   (((w) & 0x00000200) >> 9)
+#define PMU_GLB_CLK_FRC_EN_SET_CPU5_SET_SET(w)   w |= ( 0x1 << 9)
+#define PMU_GLB_CLK_FRC_EN_SET_CPU5_SET_CLR(w)   w &= ~( 0x1 << 9)
+
+#define PMU_GLB_CLK_FRC_EN_SET_CPU4_SET_POS      8
+#define PMU_GLB_CLK_FRC_EN_SET_CPU4_SET_LEN      1
+#define PMU_GLB_CLK_FRC_EN_SET_CPU4_SET_MASK     0x00000100
+#define PMU_GLB_CLK_FRC_EN_SET_CPU4_SET_VAL(w)   (((w) & 0x00000100) >> 8)
+#define PMU_GLB_CLK_FRC_EN_SET_CPU4_SET_SET(w)   w |= ( 0x1 << 8)
+#define PMU_GLB_CLK_FRC_EN_SET_CPU4_SET_CLR(w)   w &= ~( 0x1 << 8)
+
+#define PMU_GLB_CLK_FRC_EN_SET_CPU3_SET_POS      7
+#define PMU_GLB_CLK_FRC_EN_SET_CPU3_SET_LEN      1
+#define PMU_GLB_CLK_FRC_EN_SET_CPU3_SET_MASK     0x00000080
+#define PMU_GLB_CLK_FRC_EN_SET_CPU3_SET_VAL(w)   (((w) & 0x00000080) >> 7)
+#define PMU_GLB_CLK_FRC_EN_SET_CPU3_SET_SET(w)   w |= ( 0x1 << 7)
+#define PMU_GLB_CLK_FRC_EN_SET_CPU3_SET_CLR(w)   w &= ~( 0x1 << 7)
+
+#define PMU_GLB_CLK_FRC_EN_SET_CPU2_SET_POS      6
+#define PMU_GLB_CLK_FRC_EN_SET_CPU2_SET_LEN      1
+#define PMU_GLB_CLK_FRC_EN_SET_CPU2_SET_MASK     0x00000040
+#define PMU_GLB_CLK_FRC_EN_SET_CPU2_SET_VAL(w)   (((w) & 0x00000040) >> 6)
+#define PMU_GLB_CLK_FRC_EN_SET_CPU2_SET_SET(w)   w |= ( 0x1 << 6)
+#define PMU_GLB_CLK_FRC_EN_SET_CPU2_SET_CLR(w)   w &= ~( 0x1 << 6)
+
+#define PMU_GLB_CLK_FRC_EN_SET_CPU1_SET_POS      5
+#define PMU_GLB_CLK_FRC_EN_SET_CPU1_SET_LEN      1
+#define PMU_GLB_CLK_FRC_EN_SET_CPU1_SET_MASK     0x00000020
+#define PMU_GLB_CLK_FRC_EN_SET_CPU1_SET_VAL(w)   (((w) & 0x00000020) >> 5)
+#define PMU_GLB_CLK_FRC_EN_SET_CPU1_SET_SET(w)   w |= ( 0x1 << 5)
+#define PMU_GLB_CLK_FRC_EN_SET_CPU1_SET_CLR(w)   w &= ~( 0x1 << 5)
+
+#define PMU_GLB_CLK_FRC_EN_SET_CPU0_SET_POS      4
+#define PMU_GLB_CLK_FRC_EN_SET_CPU0_SET_LEN      1
+#define PMU_GLB_CLK_FRC_EN_SET_CPU0_SET_MASK     0x00000010
+#define PMU_GLB_CLK_FRC_EN_SET_CPU0_SET_VAL(w)   (((w) & 0x00000010) >> 4)
+#define PMU_GLB_CLK_FRC_EN_SET_CPU0_SET_SET(w)   w |= ( 0x1 << 4)
+#define PMU_GLB_CLK_FRC_EN_SET_CPU0_SET_CLR(w)   w &= ~( 0x1 << 4)
+
+#define PMU_GLB_CLK_FRC_EN_SET_DSP_SET_POS      3
+#define PMU_GLB_CLK_FRC_EN_SET_DSP_SET_LEN      1
+#define PMU_GLB_CLK_FRC_EN_SET_DSP_SET_MASK     0x00000008
+#define PMU_GLB_CLK_FRC_EN_SET_DSP_SET_VAL(w)   (((w) & 0x00000008) >> 3)
+#define PMU_GLB_CLK_FRC_EN_SET_DSP_SET_SET(w)   w |= ( 0x1 << 3)
+#define PMU_GLB_CLK_FRC_EN_SET_DSP_SET_CLR(w)   w &= ~( 0x1 << 3)
+
+#define PMU_GLB_CLK_FRC_EN_SET_VDEC_SET_POS      2
+#define PMU_GLB_CLK_FRC_EN_SET_VDEC_SET_LEN      1
+#define PMU_GLB_CLK_FRC_EN_SET_VDEC_SET_MASK     0x00000004
+#define PMU_GLB_CLK_FRC_EN_SET_VDEC_SET_VAL(w)   (((w) & 0x00000004) >> 2)
+#define PMU_GLB_CLK_FRC_EN_SET_VDEC_SET_SET(w)   w |= ( 0x1 << 2)
+#define PMU_GLB_CLK_FRC_EN_SET_VDEC_SET_CLR(w)   w &= ~( 0x1 << 2)
+
+#define PMU_GLB_CLK_FRC_EN_SET_VENC1_SET_POS      1
+#define PMU_GLB_CLK_FRC_EN_SET_VENC1_SET_LEN      1
+#define PMU_GLB_CLK_FRC_EN_SET_VENC1_SET_MASK     0x00000002
+#define PMU_GLB_CLK_FRC_EN_SET_VENC1_SET_VAL(w)   (((w) & 0x00000002) >> 1)
+#define PMU_GLB_CLK_FRC_EN_SET_VENC1_SET_SET(w)   w |= ( 0x1 << 1)
+#define PMU_GLB_CLK_FRC_EN_SET_VENC1_SET_CLR(w)   w &= ~( 0x1 << 1)
+
+#define PMU_GLB_CLK_FRC_EN_SET_VENC0_SET_POS      0
+#define PMU_GLB_CLK_FRC_EN_SET_VENC0_SET_LEN      1
+#define PMU_GLB_CLK_FRC_EN_SET_VENC0_SET_MASK     0x00000001
+#define PMU_GLB_CLK_FRC_EN_SET_VENC0_SET_VAL(w)   (((w) & 0x00000001) >> 0)
+#define PMU_GLB_CLK_FRC_EN_SET_VENC0_SET_SET(w)   w |= ( 0x1 << 0)
+#define PMU_GLB_CLK_FRC_EN_SET_VENC0_SET_CLR(w)   w &= ~( 0x1 << 0)
+
+// REGISTER : CLK_FRC_EN_CLR
+
+#define PMU_GLB_CLK_FRC_EN_CLR_ADDR      PMU_GLB_BASE_ADDR + 0x1E0
+#define PMU_GLB_CLK_FRC_EN_CLR_RSTVAL    0x0
+#define PMU_GLB_CLK_FRC_EN_CLR_ALL1      0x0
+#define PMU_GLB_CLK_FRC_EN_CLR_ALL0      0x0
+#define PMU_GLB_CLK_FRC_EN_CLR_ALL5A     0x0
+#define PMU_GLB_CLK_FRC_EN_CLR_ALLA5     0x0
+
+// FIELD IN REGISTER : CLK_FRC_EN_CLR
+
+#define PMU_GLB_CLK_FRC_EN_CLR_CPU7_CLR_POS      11
+#define PMU_GLB_CLK_FRC_EN_CLR_CPU7_CLR_LEN      1
+#define PMU_GLB_CLK_FRC_EN_CLR_CPU7_CLR_MASK     0x00000800
+#define PMU_GLB_CLK_FRC_EN_CLR_CPU7_CLR_VAL(w)   (((w) & 0x00000800) >> 11)
+#define PMU_GLB_CLK_FRC_EN_CLR_CPU7_CLR_SET(w)   w |= ( 0x1 << 11)
+#define PMU_GLB_CLK_FRC_EN_CLR_CPU7_CLR_CLR(w)   w &= ~( 0x1 << 11)
+
+#define PMU_GLB_CLK_FRC_EN_CLR_CPU6_CLR_POS      10
+#define PMU_GLB_CLK_FRC_EN_CLR_CPU6_CLR_LEN      1
+#define PMU_GLB_CLK_FRC_EN_CLR_CPU6_CLR_MASK     0x00000400
+#define PMU_GLB_CLK_FRC_EN_CLR_CPU6_CLR_VAL(w)   (((w) & 0x00000400) >> 10)
+#define PMU_GLB_CLK_FRC_EN_CLR_CPU6_CLR_SET(w)   w |= ( 0x1 << 10)
+#define PMU_GLB_CLK_FRC_EN_CLR_CPU6_CLR_CLR(w)   w &= ~( 0x1 << 10)
+
+#define PMU_GLB_CLK_FRC_EN_CLR_CPU5_CLR_POS      9
+#define PMU_GLB_CLK_FRC_EN_CLR_CPU5_CLR_LEN      1
+#define PMU_GLB_CLK_FRC_EN_CLR_CPU5_CLR_MASK     0x00000200
+#define PMU_GLB_CLK_FRC_EN_CLR_CPU5_CLR_VAL(w)   (((w) & 0x00000200) >> 9)
+#define PMU_GLB_CLK_FRC_EN_CLR_CPU5_CLR_SET(w)   w |= ( 0x1 << 9)
+#define PMU_GLB_CLK_FRC_EN_CLR_CPU5_CLR_CLR(w)   w &= ~( 0x1 << 9)
+
+#define PMU_GLB_CLK_FRC_EN_CLR_CPU4_CLR_POS      8
+#define PMU_GLB_CLK_FRC_EN_CLR_CPU4_CLR_LEN      1
+#define PMU_GLB_CLK_FRC_EN_CLR_CPU4_CLR_MASK     0x00000100
+#define PMU_GLB_CLK_FRC_EN_CLR_CPU4_CLR_VAL(w)   (((w) & 0x00000100) >> 8)
+#define PMU_GLB_CLK_FRC_EN_CLR_CPU4_CLR_SET(w)   w |= ( 0x1 << 8)
+#define PMU_GLB_CLK_FRC_EN_CLR_CPU4_CLR_CLR(w)   w &= ~( 0x1 << 8)
+
+#define PMU_GLB_CLK_FRC_EN_CLR_CPU3_CLR_POS      7
+#define PMU_GLB_CLK_FRC_EN_CLR_CPU3_CLR_LEN      1
+#define PMU_GLB_CLK_FRC_EN_CLR_CPU3_CLR_MASK     0x00000080
+#define PMU_GLB_CLK_FRC_EN_CLR_CPU3_CLR_VAL(w)   (((w) & 0x00000080) >> 7)
+#define PMU_GLB_CLK_FRC_EN_CLR_CPU3_CLR_SET(w)   w |= ( 0x1 << 7)
+#define PMU_GLB_CLK_FRC_EN_CLR_CPU3_CLR_CLR(w)   w &= ~( 0x1 << 7)
+
+#define PMU_GLB_CLK_FRC_EN_CLR_CPU2_CLR_POS      6
+#define PMU_GLB_CLK_FRC_EN_CLR_CPU2_CLR_LEN      1
+#define PMU_GLB_CLK_FRC_EN_CLR_CPU2_CLR_MASK     0x00000040
+#define PMU_GLB_CLK_FRC_EN_CLR_CPU2_CLR_VAL(w)   (((w) & 0x00000040) >> 6)
+#define PMU_GLB_CLK_FRC_EN_CLR_CPU2_CLR_SET(w)   w |= ( 0x1 << 6)
+#define PMU_GLB_CLK_FRC_EN_CLR_CPU2_CLR_CLR(w)   w &= ~( 0x1 << 6)
+
+#define PMU_GLB_CLK_FRC_EN_CLR_CPU1_CLR_POS      5
+#define PMU_GLB_CLK_FRC_EN_CLR_CPU1_CLR_LEN      1
+#define PMU_GLB_CLK_FRC_EN_CLR_CPU1_CLR_MASK     0x00000020
+#define PMU_GLB_CLK_FRC_EN_CLR_CPU1_CLR_VAL(w)   (((w) & 0x00000020) >> 5)
+#define PMU_GLB_CLK_FRC_EN_CLR_CPU1_CLR_SET(w)   w |= ( 0x1 << 5)
+#define PMU_GLB_CLK_FRC_EN_CLR_CPU1_CLR_CLR(w)   w &= ~( 0x1 << 5)
+
+#define PMU_GLB_CLK_FRC_EN_CLR_CPU0_CLR_POS      4
+#define PMU_GLB_CLK_FRC_EN_CLR_CPU0_CLR_LEN      1
+#define PMU_GLB_CLK_FRC_EN_CLR_CPU0_CLR_MASK     0x00000010
+#define PMU_GLB_CLK_FRC_EN_CLR_CPU0_CLR_VAL(w)   (((w) & 0x00000010) >> 4)
+#define PMU_GLB_CLK_FRC_EN_CLR_CPU0_CLR_SET(w)   w |= ( 0x1 << 4)
+#define PMU_GLB_CLK_FRC_EN_CLR_CPU0_CLR_CLR(w)   w &= ~( 0x1 << 4)
+
+#define PMU_GLB_CLK_FRC_EN_CLR_DSP_CLR_POS      3
+#define PMU_GLB_CLK_FRC_EN_CLR_DSP_CLR_LEN      1
+#define PMU_GLB_CLK_FRC_EN_CLR_DSP_CLR_MASK     0x00000008
+#define PMU_GLB_CLK_FRC_EN_CLR_DSP_CLR_VAL(w)   (((w) & 0x00000008) >> 3)
+#define PMU_GLB_CLK_FRC_EN_CLR_DSP_CLR_SET(w)   w |= ( 0x1 << 3)
+#define PMU_GLB_CLK_FRC_EN_CLR_DSP_CLR_CLR(w)   w &= ~( 0x1 << 3)
+
+#define PMU_GLB_CLK_FRC_EN_CLR_VDEC_CLR_POS      2
+#define PMU_GLB_CLK_FRC_EN_CLR_VDEC_CLR_LEN      1
+#define PMU_GLB_CLK_FRC_EN_CLR_VDEC_CLR_MASK     0x00000004
+#define PMU_GLB_CLK_FRC_EN_CLR_VDEC_CLR_VAL(w)   (((w) & 0x00000004) >> 2)
+#define PMU_GLB_CLK_FRC_EN_CLR_VDEC_CLR_SET(w)   w |= ( 0x1 << 2)
+#define PMU_GLB_CLK_FRC_EN_CLR_VDEC_CLR_CLR(w)   w &= ~( 0x1 << 2)
+
+#define PMU_GLB_CLK_FRC_EN_CLR_VENC1_CLR_POS      1
+#define PMU_GLB_CLK_FRC_EN_CLR_VENC1_CLR_LEN      1
+#define PMU_GLB_CLK_FRC_EN_CLR_VENC1_CLR_MASK     0x00000002
+#define PMU_GLB_CLK_FRC_EN_CLR_VENC1_CLR_VAL(w)   (((w) & 0x00000002) >> 1)
+#define PMU_GLB_CLK_FRC_EN_CLR_VENC1_CLR_SET(w)   w |= ( 0x1 << 1)
+#define PMU_GLB_CLK_FRC_EN_CLR_VENC1_CLR_CLR(w)   w &= ~( 0x1 << 1)
+
+#define PMU_GLB_CLK_FRC_EN_CLR_VENC0_CLR_POS      0
+#define PMU_GLB_CLK_FRC_EN_CLR_VENC0_CLR_LEN      1
+#define PMU_GLB_CLK_FRC_EN_CLR_VENC0_CLR_MASK     0x00000001
+#define PMU_GLB_CLK_FRC_EN_CLR_VENC0_CLR_VAL(w)   (((w) & 0x00000001) >> 0)
+#define PMU_GLB_CLK_FRC_EN_CLR_VENC0_CLR_SET(w)   w |= ( 0x1 << 0)
+#define PMU_GLB_CLK_FRC_EN_CLR_VENC0_CLR_CLR(w)   w &= ~( 0x1 << 0)
+
+// REGISTER : CLK_FRC_EN1_SET
+
+#define PMU_GLB_CLK_FRC_EN1_SET_ADDR      PMU_GLB_BASE_ADDR + 0x1E4
+#define PMU_GLB_CLK_FRC_EN1_SET_RSTVAL    0x0
+#define PMU_GLB_CLK_FRC_EN1_SET_ALL1      0x0
+#define PMU_GLB_CLK_FRC_EN1_SET_ALL0      0x0
+#define PMU_GLB_CLK_FRC_EN1_SET_ALL5A     0x0
+#define PMU_GLB_CLK_FRC_EN1_SET_ALLA5     0x0
+
+// FIELD IN REGISTER : CLK_FRC_EN1_SET
+
+#define PMU_GLB_CLK_FRC_EN1_SET_SEN_SET_POS      18
+#define PMU_GLB_CLK_FRC_EN1_SET_SEN_SET_LEN      1
+#define PMU_GLB_CLK_FRC_EN1_SET_SEN_SET_MASK     0x00040000
+#define PMU_GLB_CLK_FRC_EN1_SET_SEN_SET_VAL(w)   (((w) & 0x00040000) >> 18)
+#define PMU_GLB_CLK_FRC_EN1_SET_SEN_SET_SET(w)   w |= ( 0x1 << 18)
+#define PMU_GLB_CLK_FRC_EN1_SET_SEN_SET_CLR(w)   w &= ~( 0x1 << 18)
+
+#define PMU_GLB_CLK_FRC_EN1_SET_ISP_SET_POS      17
+#define PMU_GLB_CLK_FRC_EN1_SET_ISP_SET_LEN      1
+#define PMU_GLB_CLK_FRC_EN1_SET_ISP_SET_MASK     0x00020000
+#define PMU_GLB_CLK_FRC_EN1_SET_ISP_SET_VAL(w)   (((w) & 0x00020000) >> 17)
+#define PMU_GLB_CLK_FRC_EN1_SET_ISP_SET_SET(w)   w |= ( 0x1 << 17)
+#define PMU_GLB_CLK_FRC_EN1_SET_ISP_SET_CLR(w)   w &= ~( 0x1 << 17)
+
+#define PMU_GLB_CLK_FRC_EN1_SET_CPU_SET_POS      16
+#define PMU_GLB_CLK_FRC_EN1_SET_CPU_SET_LEN      1
+#define PMU_GLB_CLK_FRC_EN1_SET_CPU_SET_MASK     0x00010000
+#define PMU_GLB_CLK_FRC_EN1_SET_CPU_SET_VAL(w)   (((w) & 0x00010000) >> 16)
+#define PMU_GLB_CLK_FRC_EN1_SET_CPU_SET_SET(w)   w |= ( 0x1 << 16)
+#define PMU_GLB_CLK_FRC_EN1_SET_CPU_SET_CLR(w)   w &= ~( 0x1 << 16)
+
+#define PMU_GLB_CLK_FRC_EN1_SET_NPU_SET_POS      15
+#define PMU_GLB_CLK_FRC_EN1_SET_NPU_SET_LEN      1
+#define PMU_GLB_CLK_FRC_EN1_SET_NPU_SET_MASK     0x00008000
+#define PMU_GLB_CLK_FRC_EN1_SET_NPU_SET_VAL(w)   (((w) & 0x00008000) >> 15)
+#define PMU_GLB_CLK_FRC_EN1_SET_NPU_SET_SET(w)   w |= ( 0x1 << 15)
+#define PMU_GLB_CLK_FRC_EN1_SET_NPU_SET_CLR(w)   w &= ~( 0x1 << 15)
+
+#define PMU_GLB_CLK_FRC_EN1_SET_N8_SET_POS      14
+#define PMU_GLB_CLK_FRC_EN1_SET_N8_SET_LEN      1
+#define PMU_GLB_CLK_FRC_EN1_SET_N8_SET_MASK     0x00004000
+#define PMU_GLB_CLK_FRC_EN1_SET_N8_SET_VAL(w)   (((w) & 0x00004000) >> 14)
+#define PMU_GLB_CLK_FRC_EN1_SET_N8_SET_SET(w)   w |= ( 0x1 << 14)
+#define PMU_GLB_CLK_FRC_EN1_SET_N8_SET_CLR(w)   w &= ~( 0x1 << 14)
+
+#define PMU_GLB_CLK_FRC_EN1_SET_N7_SET_POS      13
+#define PMU_GLB_CLK_FRC_EN1_SET_N7_SET_LEN      1
+#define PMU_GLB_CLK_FRC_EN1_SET_N7_SET_MASK     0x00002000
+#define PMU_GLB_CLK_FRC_EN1_SET_N7_SET_VAL(w)   (((w) & 0x00002000) >> 13)
+#define PMU_GLB_CLK_FRC_EN1_SET_N7_SET_SET(w)   w |= ( 0x1 << 13)
+#define PMU_GLB_CLK_FRC_EN1_SET_N7_SET_CLR(w)   w &= ~( 0x1 << 13)
+
+#define PMU_GLB_CLK_FRC_EN1_SET_N6_SET_POS      12
+#define PMU_GLB_CLK_FRC_EN1_SET_N6_SET_LEN      1
+#define PMU_GLB_CLK_FRC_EN1_SET_N6_SET_MASK     0x00001000
+#define PMU_GLB_CLK_FRC_EN1_SET_N6_SET_VAL(w)   (((w) & 0x00001000) >> 12)
+#define PMU_GLB_CLK_FRC_EN1_SET_N6_SET_SET(w)   w |= ( 0x1 << 12)
+#define PMU_GLB_CLK_FRC_EN1_SET_N6_SET_CLR(w)   w &= ~( 0x1 << 12)
+
+#define PMU_GLB_CLK_FRC_EN1_SET_N5_SET_POS      11
+#define PMU_GLB_CLK_FRC_EN1_SET_N5_SET_LEN      1
+#define PMU_GLB_CLK_FRC_EN1_SET_N5_SET_MASK     0x00000800
+#define PMU_GLB_CLK_FRC_EN1_SET_N5_SET_VAL(w)   (((w) & 0x00000800) >> 11)
+#define PMU_GLB_CLK_FRC_EN1_SET_N5_SET_SET(w)   w |= ( 0x1 << 11)
+#define PMU_GLB_CLK_FRC_EN1_SET_N5_SET_CLR(w)   w &= ~( 0x1 << 11)
+
+#define PMU_GLB_CLK_FRC_EN1_SET_N4_SET_POS      10
+#define PMU_GLB_CLK_FRC_EN1_SET_N4_SET_LEN      1
+#define PMU_GLB_CLK_FRC_EN1_SET_N4_SET_MASK     0x00000400
+#define PMU_GLB_CLK_FRC_EN1_SET_N4_SET_VAL(w)   (((w) & 0x00000400) >> 10)
+#define PMU_GLB_CLK_FRC_EN1_SET_N4_SET_SET(w)   w |= ( 0x1 << 10)
+#define PMU_GLB_CLK_FRC_EN1_SET_N4_SET_CLR(w)   w &= ~( 0x1 << 10)
+
+#define PMU_GLB_CLK_FRC_EN1_SET_N3_SET_POS      9
+#define PMU_GLB_CLK_FRC_EN1_SET_N3_SET_LEN      1
+#define PMU_GLB_CLK_FRC_EN1_SET_N3_SET_MASK     0x00000200
+#define PMU_GLB_CLK_FRC_EN1_SET_N3_SET_VAL(w)   (((w) & 0x00000200) >> 9)
+#define PMU_GLB_CLK_FRC_EN1_SET_N3_SET_SET(w)   w |= ( 0x1 << 9)
+#define PMU_GLB_CLK_FRC_EN1_SET_N3_SET_CLR(w)   w &= ~( 0x1 << 9)
+
+#define PMU_GLB_CLK_FRC_EN1_SET_N2_SET_POS      8
+#define PMU_GLB_CLK_FRC_EN1_SET_N2_SET_LEN      1
+#define PMU_GLB_CLK_FRC_EN1_SET_N2_SET_MASK     0x00000100
+#define PMU_GLB_CLK_FRC_EN1_SET_N2_SET_VAL(w)   (((w) & 0x00000100) >> 8)
+#define PMU_GLB_CLK_FRC_EN1_SET_N2_SET_SET(w)   w |= ( 0x1 << 8)
+#define PMU_GLB_CLK_FRC_EN1_SET_N2_SET_CLR(w)   w &= ~( 0x1 << 8)
+
+#define PMU_GLB_CLK_FRC_EN1_SET_N1_SET_POS      7
+#define PMU_GLB_CLK_FRC_EN1_SET_N1_SET_LEN      1
+#define PMU_GLB_CLK_FRC_EN1_SET_N1_SET_MASK     0x00000080
+#define PMU_GLB_CLK_FRC_EN1_SET_N1_SET_VAL(w)   (((w) & 0x00000080) >> 7)
+#define PMU_GLB_CLK_FRC_EN1_SET_N1_SET_SET(w)   w |= ( 0x1 << 7)
+#define PMU_GLB_CLK_FRC_EN1_SET_N1_SET_CLR(w)   w &= ~( 0x1 << 7)
+
+#define PMU_GLB_CLK_FRC_EN1_SET_N0_SET_POS      6
+#define PMU_GLB_CLK_FRC_EN1_SET_N0_SET_LEN      1
+#define PMU_GLB_CLK_FRC_EN1_SET_N0_SET_MASK     0x00000040
+#define PMU_GLB_CLK_FRC_EN1_SET_N0_SET_VAL(w)   (((w) & 0x00000040) >> 6)
+#define PMU_GLB_CLK_FRC_EN1_SET_N0_SET_SET(w)   w |= ( 0x1 << 6)
+#define PMU_GLB_CLK_FRC_EN1_SET_N0_SET_CLR(w)   w &= ~( 0x1 << 6)
+
+#define PMU_GLB_CLK_FRC_EN1_SET_MM_SET_POS      5
+#define PMU_GLB_CLK_FRC_EN1_SET_MM_SET_LEN      1
+#define PMU_GLB_CLK_FRC_EN1_SET_MM_SET_MASK     0x00000020
+#define PMU_GLB_CLK_FRC_EN1_SET_MM_SET_VAL(w)   (((w) & 0x00000020) >> 5)
+#define PMU_GLB_CLK_FRC_EN1_SET_MM_SET_SET(w)   w |= ( 0x1 << 5)
+#define PMU_GLB_CLK_FRC_EN1_SET_MM_SET_CLR(w)   w &= ~( 0x1 << 5)
+
+#define PMU_GLB_CLK_FRC_EN1_SET_PERIP_SET_POS      4
+#define PMU_GLB_CLK_FRC_EN1_SET_PERIP_SET_LEN      1
+#define PMU_GLB_CLK_FRC_EN1_SET_PERIP_SET_MASK     0x00000010
+#define PMU_GLB_CLK_FRC_EN1_SET_PERIP_SET_VAL(w)   (((w) & 0x00000010) >> 4)
+#define PMU_GLB_CLK_FRC_EN1_SET_PERIP_SET_SET(w)   w |= ( 0x1 << 4)
+#define PMU_GLB_CLK_FRC_EN1_SET_PERIP_SET_CLR(w)   w &= ~( 0x1 << 4)
+
+#define PMU_GLB_CLK_FRC_EN1_SET_PIPE_SET_POS      3
+#define PMU_GLB_CLK_FRC_EN1_SET_PIPE_SET_LEN      1
+#define PMU_GLB_CLK_FRC_EN1_SET_PIPE_SET_MASK     0x00000008
+#define PMU_GLB_CLK_FRC_EN1_SET_PIPE_SET_VAL(w)   (((w) & 0x00000008) >> 3)
+#define PMU_GLB_CLK_FRC_EN1_SET_PIPE_SET_SET(w)   w |= ( 0x1 << 3)
+#define PMU_GLB_CLK_FRC_EN1_SET_PIPE_SET_CLR(w)   w &= ~( 0x1 << 3)
+
+#define PMU_GLB_CLK_FRC_EN1_SET_FLASH_SET_POS      2
+#define PMU_GLB_CLK_FRC_EN1_SET_FLASH_SET_LEN      1
+#define PMU_GLB_CLK_FRC_EN1_SET_FLASH_SET_MASK     0x00000004
+#define PMU_GLB_CLK_FRC_EN1_SET_FLASH_SET_VAL(w)   (((w) & 0x00000004) >> 2)
+#define PMU_GLB_CLK_FRC_EN1_SET_FLASH_SET_SET(w)   w |= ( 0x1 << 2)
+#define PMU_GLB_CLK_FRC_EN1_SET_FLASH_SET_CLR(w)   w &= ~( 0x1 << 2)
+
+#define PMU_GLB_CLK_FRC_EN1_SET_DDR1_SET_POS      1
+#define PMU_GLB_CLK_FRC_EN1_SET_DDR1_SET_LEN      1
+#define PMU_GLB_CLK_FRC_EN1_SET_DDR1_SET_MASK     0x00000002
+#define PMU_GLB_CLK_FRC_EN1_SET_DDR1_SET_VAL(w)   (((w) & 0x00000002) >> 1)
+#define PMU_GLB_CLK_FRC_EN1_SET_DDR1_SET_SET(w)   w |= ( 0x1 << 1)
+#define PMU_GLB_CLK_FRC_EN1_SET_DDR1_SET_CLR(w)   w &= ~( 0x1 << 1)
+
+#define PMU_GLB_CLK_FRC_EN1_SET_DDR0_SET_POS      0
+#define PMU_GLB_CLK_FRC_EN1_SET_DDR0_SET_LEN      1
+#define PMU_GLB_CLK_FRC_EN1_SET_DDR0_SET_MASK     0x00000001
+#define PMU_GLB_CLK_FRC_EN1_SET_DDR0_SET_VAL(w)   (((w) & 0x00000001) >> 0)
+#define PMU_GLB_CLK_FRC_EN1_SET_DDR0_SET_SET(w)   w |= ( 0x1 << 0)
+#define PMU_GLB_CLK_FRC_EN1_SET_DDR0_SET_CLR(w)   w &= ~( 0x1 << 0)
+
+// REGISTER : CLK_FRC_EN1_CLR
+
+#define PMU_GLB_CLK_FRC_EN1_CLR_ADDR      PMU_GLB_BASE_ADDR + 0x1E8
+#define PMU_GLB_CLK_FRC_EN1_CLR_RSTVAL    0x0
+#define PMU_GLB_CLK_FRC_EN1_CLR_ALL1      0x0
+#define PMU_GLB_CLK_FRC_EN1_CLR_ALL0      0x0
+#define PMU_GLB_CLK_FRC_EN1_CLR_ALL5A     0x0
+#define PMU_GLB_CLK_FRC_EN1_CLR_ALLA5     0x0
+
+// FIELD IN REGISTER : CLK_FRC_EN1_CLR
+
+#define PMU_GLB_CLK_FRC_EN1_CLR_SEN_CLR_POS      18
+#define PMU_GLB_CLK_FRC_EN1_CLR_SEN_CLR_LEN      1
+#define PMU_GLB_CLK_FRC_EN1_CLR_SEN_CLR_MASK     0x00040000
+#define PMU_GLB_CLK_FRC_EN1_CLR_SEN_CLR_VAL(w)   (((w) & 0x00040000) >> 18)
+#define PMU_GLB_CLK_FRC_EN1_CLR_SEN_CLR_SET(w)   w |= ( 0x1 << 18)
+#define PMU_GLB_CLK_FRC_EN1_CLR_SEN_CLR_CLR(w)   w &= ~( 0x1 << 18)
+
+#define PMU_GLB_CLK_FRC_EN1_CLR_ISP_CLR_POS      17
+#define PMU_GLB_CLK_FRC_EN1_CLR_ISP_CLR_LEN      1
+#define PMU_GLB_CLK_FRC_EN1_CLR_ISP_CLR_MASK     0x00020000
+#define PMU_GLB_CLK_FRC_EN1_CLR_ISP_CLR_VAL(w)   (((w) & 0x00020000) >> 17)
+#define PMU_GLB_CLK_FRC_EN1_CLR_ISP_CLR_SET(w)   w |= ( 0x1 << 17)
+#define PMU_GLB_CLK_FRC_EN1_CLR_ISP_CLR_CLR(w)   w &= ~( 0x1 << 17)
+
+#define PMU_GLB_CLK_FRC_EN1_CLR_CPU_CLR_POS      16
+#define PMU_GLB_CLK_FRC_EN1_CLR_CPU_CLR_LEN      1
+#define PMU_GLB_CLK_FRC_EN1_CLR_CPU_CLR_MASK     0x00010000
+#define PMU_GLB_CLK_FRC_EN1_CLR_CPU_CLR_VAL(w)   (((w) & 0x00010000) >> 16)
+#define PMU_GLB_CLK_FRC_EN1_CLR_CPU_CLR_SET(w)   w |= ( 0x1 << 16)
+#define PMU_GLB_CLK_FRC_EN1_CLR_CPU_CLR_CLR(w)   w &= ~( 0x1 << 16)
+
+#define PMU_GLB_CLK_FRC_EN1_CLR_NPU_CLR_POS      15
+#define PMU_GLB_CLK_FRC_EN1_CLR_NPU_CLR_LEN      1
+#define PMU_GLB_CLK_FRC_EN1_CLR_NPU_CLR_MASK     0x00008000
+#define PMU_GLB_CLK_FRC_EN1_CLR_NPU_CLR_VAL(w)   (((w) & 0x00008000) >> 15)
+#define PMU_GLB_CLK_FRC_EN1_CLR_NPU_CLR_SET(w)   w |= ( 0x1 << 15)
+#define PMU_GLB_CLK_FRC_EN1_CLR_NPU_CLR_CLR(w)   w &= ~( 0x1 << 15)
+
+#define PMU_GLB_CLK_FRC_EN1_CLR_N8_CLR_POS      14
+#define PMU_GLB_CLK_FRC_EN1_CLR_N8_CLR_LEN      1
+#define PMU_GLB_CLK_FRC_EN1_CLR_N8_CLR_MASK     0x00004000
+#define PMU_GLB_CLK_FRC_EN1_CLR_N8_CLR_VAL(w)   (((w) & 0x00004000) >> 14)
+#define PMU_GLB_CLK_FRC_EN1_CLR_N8_CLR_SET(w)   w |= ( 0x1 << 14)
+#define PMU_GLB_CLK_FRC_EN1_CLR_N8_CLR_CLR(w)   w &= ~( 0x1 << 14)
+
+#define PMU_GLB_CLK_FRC_EN1_CLR_N7_CLR_POS      13
+#define PMU_GLB_CLK_FRC_EN1_CLR_N7_CLR_LEN      1
+#define PMU_GLB_CLK_FRC_EN1_CLR_N7_CLR_MASK     0x00002000
+#define PMU_GLB_CLK_FRC_EN1_CLR_N7_CLR_VAL(w)   (((w) & 0x00002000) >> 13)
+#define PMU_GLB_CLK_FRC_EN1_CLR_N7_CLR_SET(w)   w |= ( 0x1 << 13)
+#define PMU_GLB_CLK_FRC_EN1_CLR_N7_CLR_CLR(w)   w &= ~( 0x1 << 13)
+
+#define PMU_GLB_CLK_FRC_EN1_CLR_N6_CLR_POS      12
+#define PMU_GLB_CLK_FRC_EN1_CLR_N6_CLR_LEN      1
+#define PMU_GLB_CLK_FRC_EN1_CLR_N6_CLR_MASK     0x00001000
+#define PMU_GLB_CLK_FRC_EN1_CLR_N6_CLR_VAL(w)   (((w) & 0x00001000) >> 12)
+#define PMU_GLB_CLK_FRC_EN1_CLR_N6_CLR_SET(w)   w |= ( 0x1 << 12)
+#define PMU_GLB_CLK_FRC_EN1_CLR_N6_CLR_CLR(w)   w &= ~( 0x1 << 12)
+
+#define PMU_GLB_CLK_FRC_EN1_CLR_N5_CLR_POS      11
+#define PMU_GLB_CLK_FRC_EN1_CLR_N5_CLR_LEN      1
+#define PMU_GLB_CLK_FRC_EN1_CLR_N5_CLR_MASK     0x00000800
+#define PMU_GLB_CLK_FRC_EN1_CLR_N5_CLR_VAL(w)   (((w) & 0x00000800) >> 11)
+#define PMU_GLB_CLK_FRC_EN1_CLR_N5_CLR_SET(w)   w |= ( 0x1 << 11)
+#define PMU_GLB_CLK_FRC_EN1_CLR_N5_CLR_CLR(w)   w &= ~( 0x1 << 11)
+
+#define PMU_GLB_CLK_FRC_EN1_CLR_N4_CLR_POS      10
+#define PMU_GLB_CLK_FRC_EN1_CLR_N4_CLR_LEN      1
+#define PMU_GLB_CLK_FRC_EN1_CLR_N4_CLR_MASK     0x00000400
+#define PMU_GLB_CLK_FRC_EN1_CLR_N4_CLR_VAL(w)   (((w) & 0x00000400) >> 10)
+#define PMU_GLB_CLK_FRC_EN1_CLR_N4_CLR_SET(w)   w |= ( 0x1 << 10)
+#define PMU_GLB_CLK_FRC_EN1_CLR_N4_CLR_CLR(w)   w &= ~( 0x1 << 10)
+
+#define PMU_GLB_CLK_FRC_EN1_CLR_N3_CLR_POS      9
+#define PMU_GLB_CLK_FRC_EN1_CLR_N3_CLR_LEN      1
+#define PMU_GLB_CLK_FRC_EN1_CLR_N3_CLR_MASK     0x00000200
+#define PMU_GLB_CLK_FRC_EN1_CLR_N3_CLR_VAL(w)   (((w) & 0x00000200) >> 9)
+#define PMU_GLB_CLK_FRC_EN1_CLR_N3_CLR_SET(w)   w |= ( 0x1 << 9)
+#define PMU_GLB_CLK_FRC_EN1_CLR_N3_CLR_CLR(w)   w &= ~( 0x1 << 9)
+
+#define PMU_GLB_CLK_FRC_EN1_CLR_N2_CLR_POS      8
+#define PMU_GLB_CLK_FRC_EN1_CLR_N2_CLR_LEN      1
+#define PMU_GLB_CLK_FRC_EN1_CLR_N2_CLR_MASK     0x00000100
+#define PMU_GLB_CLK_FRC_EN1_CLR_N2_CLR_VAL(w)   (((w) & 0x00000100) >> 8)
+#define PMU_GLB_CLK_FRC_EN1_CLR_N2_CLR_SET(w)   w |= ( 0x1 << 8)
+#define PMU_GLB_CLK_FRC_EN1_CLR_N2_CLR_CLR(w)   w &= ~( 0x1 << 8)
+
+#define PMU_GLB_CLK_FRC_EN1_CLR_N1_CLR_POS      7
+#define PMU_GLB_CLK_FRC_EN1_CLR_N1_CLR_LEN      1
+#define PMU_GLB_CLK_FRC_EN1_CLR_N1_CLR_MASK     0x00000080
+#define PMU_GLB_CLK_FRC_EN1_CLR_N1_CLR_VAL(w)   (((w) & 0x00000080) >> 7)
+#define PMU_GLB_CLK_FRC_EN1_CLR_N1_CLR_SET(w)   w |= ( 0x1 << 7)
+#define PMU_GLB_CLK_FRC_EN1_CLR_N1_CLR_CLR(w)   w &= ~( 0x1 << 7)
+
+#define PMU_GLB_CLK_FRC_EN1_CLR_N0_CLR_POS      6
+#define PMU_GLB_CLK_FRC_EN1_CLR_N0_CLR_LEN      1
+#define PMU_GLB_CLK_FRC_EN1_CLR_N0_CLR_MASK     0x00000040
+#define PMU_GLB_CLK_FRC_EN1_CLR_N0_CLR_VAL(w)   (((w) & 0x00000040) >> 6)
+#define PMU_GLB_CLK_FRC_EN1_CLR_N0_CLR_SET(w)   w |= ( 0x1 << 6)
+#define PMU_GLB_CLK_FRC_EN1_CLR_N0_CLR_CLR(w)   w &= ~( 0x1 << 6)
+
+#define PMU_GLB_CLK_FRC_EN1_CLR_MM_CLR_POS      5
+#define PMU_GLB_CLK_FRC_EN1_CLR_MM_CLR_LEN      1
+#define PMU_GLB_CLK_FRC_EN1_CLR_MM_CLR_MASK     0x00000020
+#define PMU_GLB_CLK_FRC_EN1_CLR_MM_CLR_VAL(w)   (((w) & 0x00000020) >> 5)
+#define PMU_GLB_CLK_FRC_EN1_CLR_MM_CLR_SET(w)   w |= ( 0x1 << 5)
+#define PMU_GLB_CLK_FRC_EN1_CLR_MM_CLR_CLR(w)   w &= ~( 0x1 << 5)
+
+#define PMU_GLB_CLK_FRC_EN1_CLR_PERIP_CLR_POS      4
+#define PMU_GLB_CLK_FRC_EN1_CLR_PERIP_CLR_LEN      1
+#define PMU_GLB_CLK_FRC_EN1_CLR_PERIP_CLR_MASK     0x00000010
+#define PMU_GLB_CLK_FRC_EN1_CLR_PERIP_CLR_VAL(w)   (((w) & 0x00000010) >> 4)
+#define PMU_GLB_CLK_FRC_EN1_CLR_PERIP_CLR_SET(w)   w |= ( 0x1 << 4)
+#define PMU_GLB_CLK_FRC_EN1_CLR_PERIP_CLR_CLR(w)   w &= ~( 0x1 << 4)
+
+#define PMU_GLB_CLK_FRC_EN1_CLR_PIPE_CLR_POS      3
+#define PMU_GLB_CLK_FRC_EN1_CLR_PIPE_CLR_LEN      1
+#define PMU_GLB_CLK_FRC_EN1_CLR_PIPE_CLR_MASK     0x00000008
+#define PMU_GLB_CLK_FRC_EN1_CLR_PIPE_CLR_VAL(w)   (((w) & 0x00000008) >> 3)
+#define PMU_GLB_CLK_FRC_EN1_CLR_PIPE_CLR_SET(w)   w |= ( 0x1 << 3)
+#define PMU_GLB_CLK_FRC_EN1_CLR_PIPE_CLR_CLR(w)   w &= ~( 0x1 << 3)
+
+#define PMU_GLB_CLK_FRC_EN1_CLR_FLASH_CLR_POS      2
+#define PMU_GLB_CLK_FRC_EN1_CLR_FLASH_CLR_LEN      1
+#define PMU_GLB_CLK_FRC_EN1_CLR_FLASH_CLR_MASK     0x00000004
+#define PMU_GLB_CLK_FRC_EN1_CLR_FLASH_CLR_VAL(w)   (((w) & 0x00000004) >> 2)
+#define PMU_GLB_CLK_FRC_EN1_CLR_FLASH_CLR_SET(w)   w |= ( 0x1 << 2)
+#define PMU_GLB_CLK_FRC_EN1_CLR_FLASH_CLR_CLR(w)   w &= ~( 0x1 << 2)
+
+#define PMU_GLB_CLK_FRC_EN1_CLR_DDR1_CLR_POS      1
+#define PMU_GLB_CLK_FRC_EN1_CLR_DDR1_CLR_LEN      1
+#define PMU_GLB_CLK_FRC_EN1_CLR_DDR1_CLR_MASK     0x00000002
+#define PMU_GLB_CLK_FRC_EN1_CLR_DDR1_CLR_VAL(w)   (((w) & 0x00000002) >> 1)
+#define PMU_GLB_CLK_FRC_EN1_CLR_DDR1_CLR_SET(w)   w |= ( 0x1 << 1)
+#define PMU_GLB_CLK_FRC_EN1_CLR_DDR1_CLR_CLR(w)   w &= ~( 0x1 << 1)
+
+#define PMU_GLB_CLK_FRC_EN1_CLR_DDR0_CLR_POS      0
+#define PMU_GLB_CLK_FRC_EN1_CLR_DDR0_CLR_LEN      1
+#define PMU_GLB_CLK_FRC_EN1_CLR_DDR0_CLR_MASK     0x00000001
+#define PMU_GLB_CLK_FRC_EN1_CLR_DDR0_CLR_VAL(w)   (((w) & 0x00000001) >> 0)
+#define PMU_GLB_CLK_FRC_EN1_CLR_DDR0_CLR_SET(w)   w |= ( 0x1 << 0)
+#define PMU_GLB_CLK_FRC_EN1_CLR_DDR0_CLR_CLR(w)   w &= ~( 0x1 << 0)
+
+// REGISTER : CLK_FRC_SW_SET
+
+#define PMU_GLB_CLK_FRC_SW_SET_ADDR      PMU_GLB_BASE_ADDR + 0x1EC
+#define PMU_GLB_CLK_FRC_SW_SET_RSTVAL    0x0
+#define PMU_GLB_CLK_FRC_SW_SET_ALL1      0x0
+#define PMU_GLB_CLK_FRC_SW_SET_ALL0      0x0
+#define PMU_GLB_CLK_FRC_SW_SET_ALL5A     0x0
+#define PMU_GLB_CLK_FRC_SW_SET_ALLA5     0x0
+
+// FIELD IN REGISTER : CLK_FRC_SW_SET
+
+#define PMU_GLB_CLK_FRC_SW_SET_CPU7_SET_POS      11
+#define PMU_GLB_CLK_FRC_SW_SET_CPU7_SET_LEN      1
+#define PMU_GLB_CLK_FRC_SW_SET_CPU7_SET_MASK     0x00000800
+#define PMU_GLB_CLK_FRC_SW_SET_CPU7_SET_VAL(w)   (((w) & 0x00000800) >> 11)
+#define PMU_GLB_CLK_FRC_SW_SET_CPU7_SET_SET(w)   w |= ( 0x1 << 11)
+#define PMU_GLB_CLK_FRC_SW_SET_CPU7_SET_CLR(w)   w &= ~( 0x1 << 11)
+
+#define PMU_GLB_CLK_FRC_SW_SET_CPU6_SET_POS      10
+#define PMU_GLB_CLK_FRC_SW_SET_CPU6_SET_LEN      1
+#define PMU_GLB_CLK_FRC_SW_SET_CPU6_SET_MASK     0x00000400
+#define PMU_GLB_CLK_FRC_SW_SET_CPU6_SET_VAL(w)   (((w) & 0x00000400) >> 10)
+#define PMU_GLB_CLK_FRC_SW_SET_CPU6_SET_SET(w)   w |= ( 0x1 << 10)
+#define PMU_GLB_CLK_FRC_SW_SET_CPU6_SET_CLR(w)   w &= ~( 0x1 << 10)
+
+#define PMU_GLB_CLK_FRC_SW_SET_CPU5_SET_POS      9
+#define PMU_GLB_CLK_FRC_SW_SET_CPU5_SET_LEN      1
+#define PMU_GLB_CLK_FRC_SW_SET_CPU5_SET_MASK     0x00000200
+#define PMU_GLB_CLK_FRC_SW_SET_CPU5_SET_VAL(w)   (((w) & 0x00000200) >> 9)
+#define PMU_GLB_CLK_FRC_SW_SET_CPU5_SET_SET(w)   w |= ( 0x1 << 9)
+#define PMU_GLB_CLK_FRC_SW_SET_CPU5_SET_CLR(w)   w &= ~( 0x1 << 9)
+
+#define PMU_GLB_CLK_FRC_SW_SET_CPU4_SET_POS      8
+#define PMU_GLB_CLK_FRC_SW_SET_CPU4_SET_LEN      1
+#define PMU_GLB_CLK_FRC_SW_SET_CPU4_SET_MASK     0x00000100
+#define PMU_GLB_CLK_FRC_SW_SET_CPU4_SET_VAL(w)   (((w) & 0x00000100) >> 8)
+#define PMU_GLB_CLK_FRC_SW_SET_CPU4_SET_SET(w)   w |= ( 0x1 << 8)
+#define PMU_GLB_CLK_FRC_SW_SET_CPU4_SET_CLR(w)   w &= ~( 0x1 << 8)
+
+#define PMU_GLB_CLK_FRC_SW_SET_CPU3_SET_POS      7
+#define PMU_GLB_CLK_FRC_SW_SET_CPU3_SET_LEN      1
+#define PMU_GLB_CLK_FRC_SW_SET_CPU3_SET_MASK     0x00000080
+#define PMU_GLB_CLK_FRC_SW_SET_CPU3_SET_VAL(w)   (((w) & 0x00000080) >> 7)
+#define PMU_GLB_CLK_FRC_SW_SET_CPU3_SET_SET(w)   w |= ( 0x1 << 7)
+#define PMU_GLB_CLK_FRC_SW_SET_CPU3_SET_CLR(w)   w &= ~( 0x1 << 7)
+
+#define PMU_GLB_CLK_FRC_SW_SET_CPU2_SET_POS      6
+#define PMU_GLB_CLK_FRC_SW_SET_CPU2_SET_LEN      1
+#define PMU_GLB_CLK_FRC_SW_SET_CPU2_SET_MASK     0x00000040
+#define PMU_GLB_CLK_FRC_SW_SET_CPU2_SET_VAL(w)   (((w) & 0x00000040) >> 6)
+#define PMU_GLB_CLK_FRC_SW_SET_CPU2_SET_SET(w)   w |= ( 0x1 << 6)
+#define PMU_GLB_CLK_FRC_SW_SET_CPU2_SET_CLR(w)   w &= ~( 0x1 << 6)
+
+#define PMU_GLB_CLK_FRC_SW_SET_CPU1_SET_POS      5
+#define PMU_GLB_CLK_FRC_SW_SET_CPU1_SET_LEN      1
+#define PMU_GLB_CLK_FRC_SW_SET_CPU1_SET_MASK     0x00000020
+#define PMU_GLB_CLK_FRC_SW_SET_CPU1_SET_VAL(w)   (((w) & 0x00000020) >> 5)
+#define PMU_GLB_CLK_FRC_SW_SET_CPU1_SET_SET(w)   w |= ( 0x1 << 5)
+#define PMU_GLB_CLK_FRC_SW_SET_CPU1_SET_CLR(w)   w &= ~( 0x1 << 5)
+
+#define PMU_GLB_CLK_FRC_SW_SET_CPU0_SET_POS      4
+#define PMU_GLB_CLK_FRC_SW_SET_CPU0_SET_LEN      1
+#define PMU_GLB_CLK_FRC_SW_SET_CPU0_SET_MASK     0x00000010
+#define PMU_GLB_CLK_FRC_SW_SET_CPU0_SET_VAL(w)   (((w) & 0x00000010) >> 4)
+#define PMU_GLB_CLK_FRC_SW_SET_CPU0_SET_SET(w)   w |= ( 0x1 << 4)
+#define PMU_GLB_CLK_FRC_SW_SET_CPU0_SET_CLR(w)   w &= ~( 0x1 << 4)
+
+#define PMU_GLB_CLK_FRC_SW_SET_DSP_SET_POS      3
+#define PMU_GLB_CLK_FRC_SW_SET_DSP_SET_LEN      1
+#define PMU_GLB_CLK_FRC_SW_SET_DSP_SET_MASK     0x00000008
+#define PMU_GLB_CLK_FRC_SW_SET_DSP_SET_VAL(w)   (((w) & 0x00000008) >> 3)
+#define PMU_GLB_CLK_FRC_SW_SET_DSP_SET_SET(w)   w |= ( 0x1 << 3)
+#define PMU_GLB_CLK_FRC_SW_SET_DSP_SET_CLR(w)   w &= ~( 0x1 << 3)
+
+#define PMU_GLB_CLK_FRC_SW_SET_VDEC_SET_POS      2
+#define PMU_GLB_CLK_FRC_SW_SET_VDEC_SET_LEN      1
+#define PMU_GLB_CLK_FRC_SW_SET_VDEC_SET_MASK     0x00000004
+#define PMU_GLB_CLK_FRC_SW_SET_VDEC_SET_VAL(w)   (((w) & 0x00000004) >> 2)
+#define PMU_GLB_CLK_FRC_SW_SET_VDEC_SET_SET(w)   w |= ( 0x1 << 2)
+#define PMU_GLB_CLK_FRC_SW_SET_VDEC_SET_CLR(w)   w &= ~( 0x1 << 2)
+
+#define PMU_GLB_CLK_FRC_SW_SET_VENC1_SET_POS      1
+#define PMU_GLB_CLK_FRC_SW_SET_VENC1_SET_LEN      1
+#define PMU_GLB_CLK_FRC_SW_SET_VENC1_SET_MASK     0x00000002
+#define PMU_GLB_CLK_FRC_SW_SET_VENC1_SET_VAL(w)   (((w) & 0x00000002) >> 1)
+#define PMU_GLB_CLK_FRC_SW_SET_VENC1_SET_SET(w)   w |= ( 0x1 << 1)
+#define PMU_GLB_CLK_FRC_SW_SET_VENC1_SET_CLR(w)   w &= ~( 0x1 << 1)
+
+#define PMU_GLB_CLK_FRC_SW_SET_VENC0_SET_POS      0
+#define PMU_GLB_CLK_FRC_SW_SET_VENC0_SET_LEN      1
+#define PMU_GLB_CLK_FRC_SW_SET_VENC0_SET_MASK     0x00000001
+#define PMU_GLB_CLK_FRC_SW_SET_VENC0_SET_VAL(w)   (((w) & 0x00000001) >> 0)
+#define PMU_GLB_CLK_FRC_SW_SET_VENC0_SET_SET(w)   w |= ( 0x1 << 0)
+#define PMU_GLB_CLK_FRC_SW_SET_VENC0_SET_CLR(w)   w &= ~( 0x1 << 0)
+
+// REGISTER : CLK_FRC_SW_CLR
+
+#define PMU_GLB_CLK_FRC_SW_CLR_ADDR      PMU_GLB_BASE_ADDR + 0x1F0
+#define PMU_GLB_CLK_FRC_SW_CLR_RSTVAL    0x0
+#define PMU_GLB_CLK_FRC_SW_CLR_ALL1      0x0
+#define PMU_GLB_CLK_FRC_SW_CLR_ALL0      0x0
+#define PMU_GLB_CLK_FRC_SW_CLR_ALL5A     0x0
+#define PMU_GLB_CLK_FRC_SW_CLR_ALLA5     0x0
+
+// FIELD IN REGISTER : CLK_FRC_SW_CLR
+
+#define PMU_GLB_CLK_FRC_SW_CLR_CPU7_CLR_POS      11
+#define PMU_GLB_CLK_FRC_SW_CLR_CPU7_CLR_LEN      1
+#define PMU_GLB_CLK_FRC_SW_CLR_CPU7_CLR_MASK     0x00000800
+#define PMU_GLB_CLK_FRC_SW_CLR_CPU7_CLR_VAL(w)   (((w) & 0x00000800) >> 11)
+#define PMU_GLB_CLK_FRC_SW_CLR_CPU7_CLR_SET(w)   w |= ( 0x1 << 11)
+#define PMU_GLB_CLK_FRC_SW_CLR_CPU7_CLR_CLR(w)   w &= ~( 0x1 << 11)
+
+#define PMU_GLB_CLK_FRC_SW_CLR_CPU6_CLR_POS      10
+#define PMU_GLB_CLK_FRC_SW_CLR_CPU6_CLR_LEN      1
+#define PMU_GLB_CLK_FRC_SW_CLR_CPU6_CLR_MASK     0x00000400
+#define PMU_GLB_CLK_FRC_SW_CLR_CPU6_CLR_VAL(w)   (((w) & 0x00000400) >> 10)
+#define PMU_GLB_CLK_FRC_SW_CLR_CPU6_CLR_SET(w)   w |= ( 0x1 << 10)
+#define PMU_GLB_CLK_FRC_SW_CLR_CPU6_CLR_CLR(w)   w &= ~( 0x1 << 10)
+
+#define PMU_GLB_CLK_FRC_SW_CLR_CPU5_CLR_POS      9
+#define PMU_GLB_CLK_FRC_SW_CLR_CPU5_CLR_LEN      1
+#define PMU_GLB_CLK_FRC_SW_CLR_CPU5_CLR_MASK     0x00000200
+#define PMU_GLB_CLK_FRC_SW_CLR_CPU5_CLR_VAL(w)   (((w) & 0x00000200) >> 9)
+#define PMU_GLB_CLK_FRC_SW_CLR_CPU5_CLR_SET(w)   w |= ( 0x1 << 9)
+#define PMU_GLB_CLK_FRC_SW_CLR_CPU5_CLR_CLR(w)   w &= ~( 0x1 << 9)
+
+#define PMU_GLB_CLK_FRC_SW_CLR_CPU4_CLR_POS      8
+#define PMU_GLB_CLK_FRC_SW_CLR_CPU4_CLR_LEN      1
+#define PMU_GLB_CLK_FRC_SW_CLR_CPU4_CLR_MASK     0x00000100
+#define PMU_GLB_CLK_FRC_SW_CLR_CPU4_CLR_VAL(w)   (((w) & 0x00000100) >> 8)
+#define PMU_GLB_CLK_FRC_SW_CLR_CPU4_CLR_SET(w)   w |= ( 0x1 << 8)
+#define PMU_GLB_CLK_FRC_SW_CLR_CPU4_CLR_CLR(w)   w &= ~( 0x1 << 8)
+
+#define PMU_GLB_CLK_FRC_SW_CLR_CPU3_CLR_POS      7
+#define PMU_GLB_CLK_FRC_SW_CLR_CPU3_CLR_LEN      1
+#define PMU_GLB_CLK_FRC_SW_CLR_CPU3_CLR_MASK     0x00000080
+#define PMU_GLB_CLK_FRC_SW_CLR_CPU3_CLR_VAL(w)   (((w) & 0x00000080) >> 7)
+#define PMU_GLB_CLK_FRC_SW_CLR_CPU3_CLR_SET(w)   w |= ( 0x1 << 7)
+#define PMU_GLB_CLK_FRC_SW_CLR_CPU3_CLR_CLR(w)   w &= ~( 0x1 << 7)
+
+#define PMU_GLB_CLK_FRC_SW_CLR_CPU2_CLR_POS      6
+#define PMU_GLB_CLK_FRC_SW_CLR_CPU2_CLR_LEN      1
+#define PMU_GLB_CLK_FRC_SW_CLR_CPU2_CLR_MASK     0x00000040
+#define PMU_GLB_CLK_FRC_SW_CLR_CPU2_CLR_VAL(w)   (((w) & 0x00000040) >> 6)
+#define PMU_GLB_CLK_FRC_SW_CLR_CPU2_CLR_SET(w)   w |= ( 0x1 << 6)
+#define PMU_GLB_CLK_FRC_SW_CLR_CPU2_CLR_CLR(w)   w &= ~( 0x1 << 6)
+
+#define PMU_GLB_CLK_FRC_SW_CLR_CPU1_CLR_POS      5
+#define PMU_GLB_CLK_FRC_SW_CLR_CPU1_CLR_LEN      1
+#define PMU_GLB_CLK_FRC_SW_CLR_CPU1_CLR_MASK     0x00000020
+#define PMU_GLB_CLK_FRC_SW_CLR_CPU1_CLR_VAL(w)   (((w) & 0x00000020) >> 5)
+#define PMU_GLB_CLK_FRC_SW_CLR_CPU1_CLR_SET(w)   w |= ( 0x1 << 5)
+#define PMU_GLB_CLK_FRC_SW_CLR_CPU1_CLR_CLR(w)   w &= ~( 0x1 << 5)
+
+#define PMU_GLB_CLK_FRC_SW_CLR_CPU0_CLR_POS      4
+#define PMU_GLB_CLK_FRC_SW_CLR_CPU0_CLR_LEN      1
+#define PMU_GLB_CLK_FRC_SW_CLR_CPU0_CLR_MASK     0x00000010
+#define PMU_GLB_CLK_FRC_SW_CLR_CPU0_CLR_VAL(w)   (((w) & 0x00000010) >> 4)
+#define PMU_GLB_CLK_FRC_SW_CLR_CPU0_CLR_SET(w)   w |= ( 0x1 << 4)
+#define PMU_GLB_CLK_FRC_SW_CLR_CPU0_CLR_CLR(w)   w &= ~( 0x1 << 4)
+
+#define PMU_GLB_CLK_FRC_SW_CLR_DSP_CLR_POS      3
+#define PMU_GLB_CLK_FRC_SW_CLR_DSP_CLR_LEN      1
+#define PMU_GLB_CLK_FRC_SW_CLR_DSP_CLR_MASK     0x00000008
+#define PMU_GLB_CLK_FRC_SW_CLR_DSP_CLR_VAL(w)   (((w) & 0x00000008) >> 3)
+#define PMU_GLB_CLK_FRC_SW_CLR_DSP_CLR_SET(w)   w |= ( 0x1 << 3)
+#define PMU_GLB_CLK_FRC_SW_CLR_DSP_CLR_CLR(w)   w &= ~( 0x1 << 3)
+
+#define PMU_GLB_CLK_FRC_SW_CLR_VDEC_CLR_POS      2
+#define PMU_GLB_CLK_FRC_SW_CLR_VDEC_CLR_LEN      1
+#define PMU_GLB_CLK_FRC_SW_CLR_VDEC_CLR_MASK     0x00000004
+#define PMU_GLB_CLK_FRC_SW_CLR_VDEC_CLR_VAL(w)   (((w) & 0x00000004) >> 2)
+#define PMU_GLB_CLK_FRC_SW_CLR_VDEC_CLR_SET(w)   w |= ( 0x1 << 2)
+#define PMU_GLB_CLK_FRC_SW_CLR_VDEC_CLR_CLR(w)   w &= ~( 0x1 << 2)
+
+#define PMU_GLB_CLK_FRC_SW_CLR_VENC1_CLR_POS      1
+#define PMU_GLB_CLK_FRC_SW_CLR_VENC1_CLR_LEN      1
+#define PMU_GLB_CLK_FRC_SW_CLR_VENC1_CLR_MASK     0x00000002
+#define PMU_GLB_CLK_FRC_SW_CLR_VENC1_CLR_VAL(w)   (((w) & 0x00000002) >> 1)
+#define PMU_GLB_CLK_FRC_SW_CLR_VENC1_CLR_SET(w)   w |= ( 0x1 << 1)
+#define PMU_GLB_CLK_FRC_SW_CLR_VENC1_CLR_CLR(w)   w &= ~( 0x1 << 1)
+
+#define PMU_GLB_CLK_FRC_SW_CLR_VENC0_CLR_POS      0
+#define PMU_GLB_CLK_FRC_SW_CLR_VENC0_CLR_LEN      1
+#define PMU_GLB_CLK_FRC_SW_CLR_VENC0_CLR_MASK     0x00000001
+#define PMU_GLB_CLK_FRC_SW_CLR_VENC0_CLR_VAL(w)   (((w) & 0x00000001) >> 0)
+#define PMU_GLB_CLK_FRC_SW_CLR_VENC0_CLR_SET(w)   w |= ( 0x1 << 0)
+#define PMU_GLB_CLK_FRC_SW_CLR_VENC0_CLR_CLR(w)   w &= ~( 0x1 << 0)
+
+// REGISTER : CLK_FRC_SW1_SET
+
+#define PMU_GLB_CLK_FRC_SW1_SET_ADDR      PMU_GLB_BASE_ADDR + 0x1F4
+#define PMU_GLB_CLK_FRC_SW1_SET_RSTVAL    0x0
+#define PMU_GLB_CLK_FRC_SW1_SET_ALL1      0x0
+#define PMU_GLB_CLK_FRC_SW1_SET_ALL0      0x0
+#define PMU_GLB_CLK_FRC_SW1_SET_ALL5A     0x0
+#define PMU_GLB_CLK_FRC_SW1_SET_ALLA5     0x0
+
+// FIELD IN REGISTER : CLK_FRC_SW1_SET
+
+#define PMU_GLB_CLK_FRC_SW1_SET_SEN_SET_POS      18
+#define PMU_GLB_CLK_FRC_SW1_SET_SEN_SET_LEN      1
+#define PMU_GLB_CLK_FRC_SW1_SET_SEN_SET_MASK     0x00040000
+#define PMU_GLB_CLK_FRC_SW1_SET_SEN_SET_VAL(w)   (((w) & 0x00040000) >> 18)
+#define PMU_GLB_CLK_FRC_SW1_SET_SEN_SET_SET(w)   w |= ( 0x1 << 18)
+#define PMU_GLB_CLK_FRC_SW1_SET_SEN_SET_CLR(w)   w &= ~( 0x1 << 18)
+
+#define PMU_GLB_CLK_FRC_SW1_SET_ISP_SET_POS      17
+#define PMU_GLB_CLK_FRC_SW1_SET_ISP_SET_LEN      1
+#define PMU_GLB_CLK_FRC_SW1_SET_ISP_SET_MASK     0x00020000
+#define PMU_GLB_CLK_FRC_SW1_SET_ISP_SET_VAL(w)   (((w) & 0x00020000) >> 17)
+#define PMU_GLB_CLK_FRC_SW1_SET_ISP_SET_SET(w)   w |= ( 0x1 << 17)
+#define PMU_GLB_CLK_FRC_SW1_SET_ISP_SET_CLR(w)   w &= ~( 0x1 << 17)
+
+#define PMU_GLB_CLK_FRC_SW1_SET_CPU_SET_POS      16
+#define PMU_GLB_CLK_FRC_SW1_SET_CPU_SET_LEN      1
+#define PMU_GLB_CLK_FRC_SW1_SET_CPU_SET_MASK     0x00010000
+#define PMU_GLB_CLK_FRC_SW1_SET_CPU_SET_VAL(w)   (((w) & 0x00010000) >> 16)
+#define PMU_GLB_CLK_FRC_SW1_SET_CPU_SET_SET(w)   w |= ( 0x1 << 16)
+#define PMU_GLB_CLK_FRC_SW1_SET_CPU_SET_CLR(w)   w &= ~( 0x1 << 16)
+
+#define PMU_GLB_CLK_FRC_SW1_SET_NPU_SET_POS      15
+#define PMU_GLB_CLK_FRC_SW1_SET_NPU_SET_LEN      1
+#define PMU_GLB_CLK_FRC_SW1_SET_NPU_SET_MASK     0x00008000
+#define PMU_GLB_CLK_FRC_SW1_SET_NPU_SET_VAL(w)   (((w) & 0x00008000) >> 15)
+#define PMU_GLB_CLK_FRC_SW1_SET_NPU_SET_SET(w)   w |= ( 0x1 << 15)
+#define PMU_GLB_CLK_FRC_SW1_SET_NPU_SET_CLR(w)   w &= ~( 0x1 << 15)
+
+#define PMU_GLB_CLK_FRC_SW1_SET_N8_SET_POS      14
+#define PMU_GLB_CLK_FRC_SW1_SET_N8_SET_LEN      1
+#define PMU_GLB_CLK_FRC_SW1_SET_N8_SET_MASK     0x00004000
+#define PMU_GLB_CLK_FRC_SW1_SET_N8_SET_VAL(w)   (((w) & 0x00004000) >> 14)
+#define PMU_GLB_CLK_FRC_SW1_SET_N8_SET_SET(w)   w |= ( 0x1 << 14)
+#define PMU_GLB_CLK_FRC_SW1_SET_N8_SET_CLR(w)   w &= ~( 0x1 << 14)
+
+#define PMU_GLB_CLK_FRC_SW1_SET_N7_SET_POS      13
+#define PMU_GLB_CLK_FRC_SW1_SET_N7_SET_LEN      1
+#define PMU_GLB_CLK_FRC_SW1_SET_N7_SET_MASK     0x00002000
+#define PMU_GLB_CLK_FRC_SW1_SET_N7_SET_VAL(w)   (((w) & 0x00002000) >> 13)
+#define PMU_GLB_CLK_FRC_SW1_SET_N7_SET_SET(w)   w |= ( 0x1 << 13)
+#define PMU_GLB_CLK_FRC_SW1_SET_N7_SET_CLR(w)   w &= ~( 0x1 << 13)
+
+#define PMU_GLB_CLK_FRC_SW1_SET_N6_SET_POS      12
+#define PMU_GLB_CLK_FRC_SW1_SET_N6_SET_LEN      1
+#define PMU_GLB_CLK_FRC_SW1_SET_N6_SET_MASK     0x00001000
+#define PMU_GLB_CLK_FRC_SW1_SET_N6_SET_VAL(w)   (((w) & 0x00001000) >> 12)
+#define PMU_GLB_CLK_FRC_SW1_SET_N6_SET_SET(w)   w |= ( 0x1 << 12)
+#define PMU_GLB_CLK_FRC_SW1_SET_N6_SET_CLR(w)   w &= ~( 0x1 << 12)
+
+#define PMU_GLB_CLK_FRC_SW1_SET_N5_SET_POS      11
+#define PMU_GLB_CLK_FRC_SW1_SET_N5_SET_LEN      1
+#define PMU_GLB_CLK_FRC_SW1_SET_N5_SET_MASK     0x00000800
+#define PMU_GLB_CLK_FRC_SW1_SET_N5_SET_VAL(w)   (((w) & 0x00000800) >> 11)
+#define PMU_GLB_CLK_FRC_SW1_SET_N5_SET_SET(w)   w |= ( 0x1 << 11)
+#define PMU_GLB_CLK_FRC_SW1_SET_N5_SET_CLR(w)   w &= ~( 0x1 << 11)
+
+#define PMU_GLB_CLK_FRC_SW1_SET_N4_SET_POS      10
+#define PMU_GLB_CLK_FRC_SW1_SET_N4_SET_LEN      1
+#define PMU_GLB_CLK_FRC_SW1_SET_N4_SET_MASK     0x00000400
+#define PMU_GLB_CLK_FRC_SW1_SET_N4_SET_VAL(w)   (((w) & 0x00000400) >> 10)
+#define PMU_GLB_CLK_FRC_SW1_SET_N4_SET_SET(w)   w |= ( 0x1 << 10)
+#define PMU_GLB_CLK_FRC_SW1_SET_N4_SET_CLR(w)   w &= ~( 0x1 << 10)
+
+#define PMU_GLB_CLK_FRC_SW1_SET_N3_SET_POS      9
+#define PMU_GLB_CLK_FRC_SW1_SET_N3_SET_LEN      1
+#define PMU_GLB_CLK_FRC_SW1_SET_N3_SET_MASK     0x00000200
+#define PMU_GLB_CLK_FRC_SW1_SET_N3_SET_VAL(w)   (((w) & 0x00000200) >> 9)
+#define PMU_GLB_CLK_FRC_SW1_SET_N3_SET_SET(w)   w |= ( 0x1 << 9)
+#define PMU_GLB_CLK_FRC_SW1_SET_N3_SET_CLR(w)   w &= ~( 0x1 << 9)
+
+#define PMU_GLB_CLK_FRC_SW1_SET_N2_SET_POS      8
+#define PMU_GLB_CLK_FRC_SW1_SET_N2_SET_LEN      1
+#define PMU_GLB_CLK_FRC_SW1_SET_N2_SET_MASK     0x00000100
+#define PMU_GLB_CLK_FRC_SW1_SET_N2_SET_VAL(w)   (((w) & 0x00000100) >> 8)
+#define PMU_GLB_CLK_FRC_SW1_SET_N2_SET_SET(w)   w |= ( 0x1 << 8)
+#define PMU_GLB_CLK_FRC_SW1_SET_N2_SET_CLR(w)   w &= ~( 0x1 << 8)
+
+#define PMU_GLB_CLK_FRC_SW1_SET_N1_SET_POS      7
+#define PMU_GLB_CLK_FRC_SW1_SET_N1_SET_LEN      1
+#define PMU_GLB_CLK_FRC_SW1_SET_N1_SET_MASK     0x00000080
+#define PMU_GLB_CLK_FRC_SW1_SET_N1_SET_VAL(w)   (((w) & 0x00000080) >> 7)
+#define PMU_GLB_CLK_FRC_SW1_SET_N1_SET_SET(w)   w |= ( 0x1 << 7)
+#define PMU_GLB_CLK_FRC_SW1_SET_N1_SET_CLR(w)   w &= ~( 0x1 << 7)
+
+#define PMU_GLB_CLK_FRC_SW1_SET_N0_SET_POS      6
+#define PMU_GLB_CLK_FRC_SW1_SET_N0_SET_LEN      1
+#define PMU_GLB_CLK_FRC_SW1_SET_N0_SET_MASK     0x00000040
+#define PMU_GLB_CLK_FRC_SW1_SET_N0_SET_VAL(w)   (((w) & 0x00000040) >> 6)
+#define PMU_GLB_CLK_FRC_SW1_SET_N0_SET_SET(w)   w |= ( 0x1 << 6)
+#define PMU_GLB_CLK_FRC_SW1_SET_N0_SET_CLR(w)   w &= ~( 0x1 << 6)
+
+#define PMU_GLB_CLK_FRC_SW1_SET_MM_SET_POS      5
+#define PMU_GLB_CLK_FRC_SW1_SET_MM_SET_LEN      1
+#define PMU_GLB_CLK_FRC_SW1_SET_MM_SET_MASK     0x00000020
+#define PMU_GLB_CLK_FRC_SW1_SET_MM_SET_VAL(w)   (((w) & 0x00000020) >> 5)
+#define PMU_GLB_CLK_FRC_SW1_SET_MM_SET_SET(w)   w |= ( 0x1 << 5)
+#define PMU_GLB_CLK_FRC_SW1_SET_MM_SET_CLR(w)   w &= ~( 0x1 << 5)
+
+#define PMU_GLB_CLK_FRC_SW1_SET_PERIP_SET_POS      4
+#define PMU_GLB_CLK_FRC_SW1_SET_PERIP_SET_LEN      1
+#define PMU_GLB_CLK_FRC_SW1_SET_PERIP_SET_MASK     0x00000010
+#define PMU_GLB_CLK_FRC_SW1_SET_PERIP_SET_VAL(w)   (((w) & 0x00000010) >> 4)
+#define PMU_GLB_CLK_FRC_SW1_SET_PERIP_SET_SET(w)   w |= ( 0x1 << 4)
+#define PMU_GLB_CLK_FRC_SW1_SET_PERIP_SET_CLR(w)   w &= ~( 0x1 << 4)
+
+#define PMU_GLB_CLK_FRC_SW1_SET_PIPE_SET_POS      3
+#define PMU_GLB_CLK_FRC_SW1_SET_PIPE_SET_LEN      1
+#define PMU_GLB_CLK_FRC_SW1_SET_PIPE_SET_MASK     0x00000008
+#define PMU_GLB_CLK_FRC_SW1_SET_PIPE_SET_VAL(w)   (((w) & 0x00000008) >> 3)
+#define PMU_GLB_CLK_FRC_SW1_SET_PIPE_SET_SET(w)   w |= ( 0x1 << 3)
+#define PMU_GLB_CLK_FRC_SW1_SET_PIPE_SET_CLR(w)   w &= ~( 0x1 << 3)
+
+#define PMU_GLB_CLK_FRC_SW1_SET_FLASH_SET_POS      2
+#define PMU_GLB_CLK_FRC_SW1_SET_FLASH_SET_LEN      1
+#define PMU_GLB_CLK_FRC_SW1_SET_FLASH_SET_MASK     0x00000004
+#define PMU_GLB_CLK_FRC_SW1_SET_FLASH_SET_VAL(w)   (((w) & 0x00000004) >> 2)
+#define PMU_GLB_CLK_FRC_SW1_SET_FLASH_SET_SET(w)   w |= ( 0x1 << 2)
+#define PMU_GLB_CLK_FRC_SW1_SET_FLASH_SET_CLR(w)   w &= ~( 0x1 << 2)
+
+#define PMU_GLB_CLK_FRC_SW1_SET_DDR1_SET_POS      1
+#define PMU_GLB_CLK_FRC_SW1_SET_DDR1_SET_LEN      1
+#define PMU_GLB_CLK_FRC_SW1_SET_DDR1_SET_MASK     0x00000002
+#define PMU_GLB_CLK_FRC_SW1_SET_DDR1_SET_VAL(w)   (((w) & 0x00000002) >> 1)
+#define PMU_GLB_CLK_FRC_SW1_SET_DDR1_SET_SET(w)   w |= ( 0x1 << 1)
+#define PMU_GLB_CLK_FRC_SW1_SET_DDR1_SET_CLR(w)   w &= ~( 0x1 << 1)
+
+#define PMU_GLB_CLK_FRC_SW1_SET_DDR0_SET_POS      0
+#define PMU_GLB_CLK_FRC_SW1_SET_DDR0_SET_LEN      1
+#define PMU_GLB_CLK_FRC_SW1_SET_DDR0_SET_MASK     0x00000001
+#define PMU_GLB_CLK_FRC_SW1_SET_DDR0_SET_VAL(w)   (((w) & 0x00000001) >> 0)
+#define PMU_GLB_CLK_FRC_SW1_SET_DDR0_SET_SET(w)   w |= ( 0x1 << 0)
+#define PMU_GLB_CLK_FRC_SW1_SET_DDR0_SET_CLR(w)   w &= ~( 0x1 << 0)
+
+// REGISTER : CLK_FRC_SW1_CLR
+
+#define PMU_GLB_CLK_FRC_SW1_CLR_ADDR      PMU_GLB_BASE_ADDR + 0x1F8
+#define PMU_GLB_CLK_FRC_SW1_CLR_RSTVAL    0x0
+#define PMU_GLB_CLK_FRC_SW1_CLR_ALL1      0x0
+#define PMU_GLB_CLK_FRC_SW1_CLR_ALL0      0x0
+#define PMU_GLB_CLK_FRC_SW1_CLR_ALL5A     0x0
+#define PMU_GLB_CLK_FRC_SW1_CLR_ALLA5     0x0
+
+// FIELD IN REGISTER : CLK_FRC_SW1_CLR
+
+#define PMU_GLB_CLK_FRC_SW1_CLR_SEN_CLR_POS      18
+#define PMU_GLB_CLK_FRC_SW1_CLR_SEN_CLR_LEN      1
+#define PMU_GLB_CLK_FRC_SW1_CLR_SEN_CLR_MASK     0x00040000
+#define PMU_GLB_CLK_FRC_SW1_CLR_SEN_CLR_VAL(w)   (((w) & 0x00040000) >> 18)
+#define PMU_GLB_CLK_FRC_SW1_CLR_SEN_CLR_SET(w)   w |= ( 0x1 << 18)
+#define PMU_GLB_CLK_FRC_SW1_CLR_SEN_CLR_CLR(w)   w &= ~( 0x1 << 18)
+
+#define PMU_GLB_CLK_FRC_SW1_CLR_ISP_CLR_POS      17
+#define PMU_GLB_CLK_FRC_SW1_CLR_ISP_CLR_LEN      1
+#define PMU_GLB_CLK_FRC_SW1_CLR_ISP_CLR_MASK     0x00020000
+#define PMU_GLB_CLK_FRC_SW1_CLR_ISP_CLR_VAL(w)   (((w) & 0x00020000) >> 17)
+#define PMU_GLB_CLK_FRC_SW1_CLR_ISP_CLR_SET(w)   w |= ( 0x1 << 17)
+#define PMU_GLB_CLK_FRC_SW1_CLR_ISP_CLR_CLR(w)   w &= ~( 0x1 << 17)
+
+#define PMU_GLB_CLK_FRC_SW1_CLR_CPU_CLR_POS      16
+#define PMU_GLB_CLK_FRC_SW1_CLR_CPU_CLR_LEN      1
+#define PMU_GLB_CLK_FRC_SW1_CLR_CPU_CLR_MASK     0x00010000
+#define PMU_GLB_CLK_FRC_SW1_CLR_CPU_CLR_VAL(w)   (((w) & 0x00010000) >> 16)
+#define PMU_GLB_CLK_FRC_SW1_CLR_CPU_CLR_SET(w)   w |= ( 0x1 << 16)
+#define PMU_GLB_CLK_FRC_SW1_CLR_CPU_CLR_CLR(w)   w &= ~( 0x1 << 16)
+
+#define PMU_GLB_CLK_FRC_SW1_CLR_NPU_CLR_POS      15
+#define PMU_GLB_CLK_FRC_SW1_CLR_NPU_CLR_LEN      1
+#define PMU_GLB_CLK_FRC_SW1_CLR_NPU_CLR_MASK     0x00008000
+#define PMU_GLB_CLK_FRC_SW1_CLR_NPU_CLR_VAL(w)   (((w) & 0x00008000) >> 15)
+#define PMU_GLB_CLK_FRC_SW1_CLR_NPU_CLR_SET(w)   w |= ( 0x1 << 15)
+#define PMU_GLB_CLK_FRC_SW1_CLR_NPU_CLR_CLR(w)   w &= ~( 0x1 << 15)
+
+#define PMU_GLB_CLK_FRC_SW1_CLR_N8_CLR_POS      14
+#define PMU_GLB_CLK_FRC_SW1_CLR_N8_CLR_LEN      1
+#define PMU_GLB_CLK_FRC_SW1_CLR_N8_CLR_MASK     0x00004000
+#define PMU_GLB_CLK_FRC_SW1_CLR_N8_CLR_VAL(w)   (((w) & 0x00004000) >> 14)
+#define PMU_GLB_CLK_FRC_SW1_CLR_N8_CLR_SET(w)   w |= ( 0x1 << 14)
+#define PMU_GLB_CLK_FRC_SW1_CLR_N8_CLR_CLR(w)   w &= ~( 0x1 << 14)
+
+#define PMU_GLB_CLK_FRC_SW1_CLR_N7_CLR_POS      13
+#define PMU_GLB_CLK_FRC_SW1_CLR_N7_CLR_LEN      1
+#define PMU_GLB_CLK_FRC_SW1_CLR_N7_CLR_MASK     0x00002000
+#define PMU_GLB_CLK_FRC_SW1_CLR_N7_CLR_VAL(w)   (((w) & 0x00002000) >> 13)
+#define PMU_GLB_CLK_FRC_SW1_CLR_N7_CLR_SET(w)   w |= ( 0x1 << 13)
+#define PMU_GLB_CLK_FRC_SW1_CLR_N7_CLR_CLR(w)   w &= ~( 0x1 << 13)
+
+#define PMU_GLB_CLK_FRC_SW1_CLR_N6_CLR_POS      12
+#define PMU_GLB_CLK_FRC_SW1_CLR_N6_CLR_LEN      1
+#define PMU_GLB_CLK_FRC_SW1_CLR_N6_CLR_MASK     0x00001000
+#define PMU_GLB_CLK_FRC_SW1_CLR_N6_CLR_VAL(w)   (((w) & 0x00001000) >> 12)
+#define PMU_GLB_CLK_FRC_SW1_CLR_N6_CLR_SET(w)   w |= ( 0x1 << 12)
+#define PMU_GLB_CLK_FRC_SW1_CLR_N6_CLR_CLR(w)   w &= ~( 0x1 << 12)
+
+#define PMU_GLB_CLK_FRC_SW1_CLR_N5_CLR_POS      11
+#define PMU_GLB_CLK_FRC_SW1_CLR_N5_CLR_LEN      1
+#define PMU_GLB_CLK_FRC_SW1_CLR_N5_CLR_MASK     0x00000800
+#define PMU_GLB_CLK_FRC_SW1_CLR_N5_CLR_VAL(w)   (((w) & 0x00000800) >> 11)
+#define PMU_GLB_CLK_FRC_SW1_CLR_N5_CLR_SET(w)   w |= ( 0x1 << 11)
+#define PMU_GLB_CLK_FRC_SW1_CLR_N5_CLR_CLR(w)   w &= ~( 0x1 << 11)
+
+#define PMU_GLB_CLK_FRC_SW1_CLR_N4_CLR_POS      10
+#define PMU_GLB_CLK_FRC_SW1_CLR_N4_CLR_LEN      1
+#define PMU_GLB_CLK_FRC_SW1_CLR_N4_CLR_MASK     0x00000400
+#define PMU_GLB_CLK_FRC_SW1_CLR_N4_CLR_VAL(w)   (((w) & 0x00000400) >> 10)
+#define PMU_GLB_CLK_FRC_SW1_CLR_N4_CLR_SET(w)   w |= ( 0x1 << 10)
+#define PMU_GLB_CLK_FRC_SW1_CLR_N4_CLR_CLR(w)   w &= ~( 0x1 << 10)
+
+#define PMU_GLB_CLK_FRC_SW1_CLR_N3_CLR_POS      9
+#define PMU_GLB_CLK_FRC_SW1_CLR_N3_CLR_LEN      1
+#define PMU_GLB_CLK_FRC_SW1_CLR_N3_CLR_MASK     0x00000200
+#define PMU_GLB_CLK_FRC_SW1_CLR_N3_CLR_VAL(w)   (((w) & 0x00000200) >> 9)
+#define PMU_GLB_CLK_FRC_SW1_CLR_N3_CLR_SET(w)   w |= ( 0x1 << 9)
+#define PMU_GLB_CLK_FRC_SW1_CLR_N3_CLR_CLR(w)   w &= ~( 0x1 << 9)
+
+#define PMU_GLB_CLK_FRC_SW1_CLR_N2_CLR_POS      8
+#define PMU_GLB_CLK_FRC_SW1_CLR_N2_CLR_LEN      1
+#define PMU_GLB_CLK_FRC_SW1_CLR_N2_CLR_MASK     0x00000100
+#define PMU_GLB_CLK_FRC_SW1_CLR_N2_CLR_VAL(w)   (((w) & 0x00000100) >> 8)
+#define PMU_GLB_CLK_FRC_SW1_CLR_N2_CLR_SET(w)   w |= ( 0x1 << 8)
+#define PMU_GLB_CLK_FRC_SW1_CLR_N2_CLR_CLR(w)   w &= ~( 0x1 << 8)
+
+#define PMU_GLB_CLK_FRC_SW1_CLR_N1_CLR_POS      7
+#define PMU_GLB_CLK_FRC_SW1_CLR_N1_CLR_LEN      1
+#define PMU_GLB_CLK_FRC_SW1_CLR_N1_CLR_MASK     0x00000080
+#define PMU_GLB_CLK_FRC_SW1_CLR_N1_CLR_VAL(w)   (((w) & 0x00000080) >> 7)
+#define PMU_GLB_CLK_FRC_SW1_CLR_N1_CLR_SET(w)   w |= ( 0x1 << 7)
+#define PMU_GLB_CLK_FRC_SW1_CLR_N1_CLR_CLR(w)   w &= ~( 0x1 << 7)
+
+#define PMU_GLB_CLK_FRC_SW1_CLR_N0_CLR_POS      6
+#define PMU_GLB_CLK_FRC_SW1_CLR_N0_CLR_LEN      1
+#define PMU_GLB_CLK_FRC_SW1_CLR_N0_CLR_MASK     0x00000040
+#define PMU_GLB_CLK_FRC_SW1_CLR_N0_CLR_VAL(w)   (((w) & 0x00000040) >> 6)
+#define PMU_GLB_CLK_FRC_SW1_CLR_N0_CLR_SET(w)   w |= ( 0x1 << 6)
+#define PMU_GLB_CLK_FRC_SW1_CLR_N0_CLR_CLR(w)   w &= ~( 0x1 << 6)
+
+#define PMU_GLB_CLK_FRC_SW1_CLR_MM_CLR_POS      5
+#define PMU_GLB_CLK_FRC_SW1_CLR_MM_CLR_LEN      1
+#define PMU_GLB_CLK_FRC_SW1_CLR_MM_CLR_MASK     0x00000020
+#define PMU_GLB_CLK_FRC_SW1_CLR_MM_CLR_VAL(w)   (((w) & 0x00000020) >> 5)
+#define PMU_GLB_CLK_FRC_SW1_CLR_MM_CLR_SET(w)   w |= ( 0x1 << 5)
+#define PMU_GLB_CLK_FRC_SW1_CLR_MM_CLR_CLR(w)   w &= ~( 0x1 << 5)
+
+#define PMU_GLB_CLK_FRC_SW1_CLR_PERIP_CLR_POS      4
+#define PMU_GLB_CLK_FRC_SW1_CLR_PERIP_CLR_LEN      1
+#define PMU_GLB_CLK_FRC_SW1_CLR_PERIP_CLR_MASK     0x00000010
+#define PMU_GLB_CLK_FRC_SW1_CLR_PERIP_CLR_VAL(w)   (((w) & 0x00000010) >> 4)
+#define PMU_GLB_CLK_FRC_SW1_CLR_PERIP_CLR_SET(w)   w |= ( 0x1 << 4)
+#define PMU_GLB_CLK_FRC_SW1_CLR_PERIP_CLR_CLR(w)   w &= ~( 0x1 << 4)
+
+#define PMU_GLB_CLK_FRC_SW1_CLR_PIPE_CLR_POS      3
+#define PMU_GLB_CLK_FRC_SW1_CLR_PIPE_CLR_LEN      1
+#define PMU_GLB_CLK_FRC_SW1_CLR_PIPE_CLR_MASK     0x00000008
+#define PMU_GLB_CLK_FRC_SW1_CLR_PIPE_CLR_VAL(w)   (((w) & 0x00000008) >> 3)
+#define PMU_GLB_CLK_FRC_SW1_CLR_PIPE_CLR_SET(w)   w |= ( 0x1 << 3)
+#define PMU_GLB_CLK_FRC_SW1_CLR_PIPE_CLR_CLR(w)   w &= ~( 0x1 << 3)
+
+#define PMU_GLB_CLK_FRC_SW1_CLR_FLASH_CLR_POS      2
+#define PMU_GLB_CLK_FRC_SW1_CLR_FLASH_CLR_LEN      1
+#define PMU_GLB_CLK_FRC_SW1_CLR_FLASH_CLR_MASK     0x00000004
+#define PMU_GLB_CLK_FRC_SW1_CLR_FLASH_CLR_VAL(w)   (((w) & 0x00000004) >> 2)
+#define PMU_GLB_CLK_FRC_SW1_CLR_FLASH_CLR_SET(w)   w |= ( 0x1 << 2)
+#define PMU_GLB_CLK_FRC_SW1_CLR_FLASH_CLR_CLR(w)   w &= ~( 0x1 << 2)
+
+#define PMU_GLB_CLK_FRC_SW1_CLR_DDR1_CLR_POS      1
+#define PMU_GLB_CLK_FRC_SW1_CLR_DDR1_CLR_LEN      1
+#define PMU_GLB_CLK_FRC_SW1_CLR_DDR1_CLR_MASK     0x00000002
+#define PMU_GLB_CLK_FRC_SW1_CLR_DDR1_CLR_VAL(w)   (((w) & 0x00000002) >> 1)
+#define PMU_GLB_CLK_FRC_SW1_CLR_DDR1_CLR_SET(w)   w |= ( 0x1 << 1)
+#define PMU_GLB_CLK_FRC_SW1_CLR_DDR1_CLR_CLR(w)   w &= ~( 0x1 << 1)
+
+#define PMU_GLB_CLK_FRC_SW1_CLR_DDR0_CLR_POS      0
+#define PMU_GLB_CLK_FRC_SW1_CLR_DDR0_CLR_LEN      1
+#define PMU_GLB_CLK_FRC_SW1_CLR_DDR0_CLR_MASK     0x00000001
+#define PMU_GLB_CLK_FRC_SW1_CLR_DDR0_CLR_VAL(w)   (((w) & 0x00000001) >> 0)
+#define PMU_GLB_CLK_FRC_SW1_CLR_DDR0_CLR_SET(w)   w |= ( 0x1 << 0)
+#define PMU_GLB_CLK_FRC_SW1_CLR_DDR0_CLR_CLR(w)   w &= ~( 0x1 << 0)
+
+// REGISTER : RST_FRC_EN_SET
+
+#define PMU_GLB_RST_FRC_EN_SET_ADDR      PMU_GLB_BASE_ADDR + 0x1FC
+#define PMU_GLB_RST_FRC_EN_SET_RSTVAL    0x0
+#define PMU_GLB_RST_FRC_EN_SET_ALL1      0x0
+#define PMU_GLB_RST_FRC_EN_SET_ALL0      0x0
+#define PMU_GLB_RST_FRC_EN_SET_ALL5A     0x0
+#define PMU_GLB_RST_FRC_EN_SET_ALLA5     0x0
+
+// FIELD IN REGISTER : RST_FRC_EN_SET
+
+#define PMU_GLB_RST_FRC_EN_SET_CPU7_SET_POS      11
+#define PMU_GLB_RST_FRC_EN_SET_CPU7_SET_LEN      1
+#define PMU_GLB_RST_FRC_EN_SET_CPU7_SET_MASK     0x00000800
+#define PMU_GLB_RST_FRC_EN_SET_CPU7_SET_VAL(w)   (((w) & 0x00000800) >> 11)
+#define PMU_GLB_RST_FRC_EN_SET_CPU7_SET_SET(w)   w |= ( 0x1 << 11)
+#define PMU_GLB_RST_FRC_EN_SET_CPU7_SET_CLR(w)   w &= ~( 0x1 << 11)
+
+#define PMU_GLB_RST_FRC_EN_SET_CPU6_SET_POS      10
+#define PMU_GLB_RST_FRC_EN_SET_CPU6_SET_LEN      1
+#define PMU_GLB_RST_FRC_EN_SET_CPU6_SET_MASK     0x00000400
+#define PMU_GLB_RST_FRC_EN_SET_CPU6_SET_VAL(w)   (((w) & 0x00000400) >> 10)
+#define PMU_GLB_RST_FRC_EN_SET_CPU6_SET_SET(w)   w |= ( 0x1 << 10)
+#define PMU_GLB_RST_FRC_EN_SET_CPU6_SET_CLR(w)   w &= ~( 0x1 << 10)
+
+#define PMU_GLB_RST_FRC_EN_SET_CPU5_SET_POS      9
+#define PMU_GLB_RST_FRC_EN_SET_CPU5_SET_LEN      1
+#define PMU_GLB_RST_FRC_EN_SET_CPU5_SET_MASK     0x00000200
+#define PMU_GLB_RST_FRC_EN_SET_CPU5_SET_VAL(w)   (((w) & 0x00000200) >> 9)
+#define PMU_GLB_RST_FRC_EN_SET_CPU5_SET_SET(w)   w |= ( 0x1 << 9)
+#define PMU_GLB_RST_FRC_EN_SET_CPU5_SET_CLR(w)   w &= ~( 0x1 << 9)
+
+#define PMU_GLB_RST_FRC_EN_SET_CPU4_SET_POS      8
+#define PMU_GLB_RST_FRC_EN_SET_CPU4_SET_LEN      1
+#define PMU_GLB_RST_FRC_EN_SET_CPU4_SET_MASK     0x00000100
+#define PMU_GLB_RST_FRC_EN_SET_CPU4_SET_VAL(w)   (((w) & 0x00000100) >> 8)
+#define PMU_GLB_RST_FRC_EN_SET_CPU4_SET_SET(w)   w |= ( 0x1 << 8)
+#define PMU_GLB_RST_FRC_EN_SET_CPU4_SET_CLR(w)   w &= ~( 0x1 << 8)
+
+#define PMU_GLB_RST_FRC_EN_SET_CPU3_SET_POS      7
+#define PMU_GLB_RST_FRC_EN_SET_CPU3_SET_LEN      1
+#define PMU_GLB_RST_FRC_EN_SET_CPU3_SET_MASK     0x00000080
+#define PMU_GLB_RST_FRC_EN_SET_CPU3_SET_VAL(w)   (((w) & 0x00000080) >> 7)
+#define PMU_GLB_RST_FRC_EN_SET_CPU3_SET_SET(w)   w |= ( 0x1 << 7)
+#define PMU_GLB_RST_FRC_EN_SET_CPU3_SET_CLR(w)   w &= ~( 0x1 << 7)
+
+#define PMU_GLB_RST_FRC_EN_SET_CPU2_SET_POS      6
+#define PMU_GLB_RST_FRC_EN_SET_CPU2_SET_LEN      1
+#define PMU_GLB_RST_FRC_EN_SET_CPU2_SET_MASK     0x00000040
+#define PMU_GLB_RST_FRC_EN_SET_CPU2_SET_VAL(w)   (((w) & 0x00000040) >> 6)
+#define PMU_GLB_RST_FRC_EN_SET_CPU2_SET_SET(w)   w |= ( 0x1 << 6)
+#define PMU_GLB_RST_FRC_EN_SET_CPU2_SET_CLR(w)   w &= ~( 0x1 << 6)
+
+#define PMU_GLB_RST_FRC_EN_SET_CPU1_SET_POS      5
+#define PMU_GLB_RST_FRC_EN_SET_CPU1_SET_LEN      1
+#define PMU_GLB_RST_FRC_EN_SET_CPU1_SET_MASK     0x00000020
+#define PMU_GLB_RST_FRC_EN_SET_CPU1_SET_VAL(w)   (((w) & 0x00000020) >> 5)
+#define PMU_GLB_RST_FRC_EN_SET_CPU1_SET_SET(w)   w |= ( 0x1 << 5)
+#define PMU_GLB_RST_FRC_EN_SET_CPU1_SET_CLR(w)   w &= ~( 0x1 << 5)
+
+#define PMU_GLB_RST_FRC_EN_SET_CPU0_SET_POS      4
+#define PMU_GLB_RST_FRC_EN_SET_CPU0_SET_LEN      1
+#define PMU_GLB_RST_FRC_EN_SET_CPU0_SET_MASK     0x00000010
+#define PMU_GLB_RST_FRC_EN_SET_CPU0_SET_VAL(w)   (((w) & 0x00000010) >> 4)
+#define PMU_GLB_RST_FRC_EN_SET_CPU0_SET_SET(w)   w |= ( 0x1 << 4)
+#define PMU_GLB_RST_FRC_EN_SET_CPU0_SET_CLR(w)   w &= ~( 0x1 << 4)
+
+#define PMU_GLB_RST_FRC_EN_SET_DSP_SET_POS      3
+#define PMU_GLB_RST_FRC_EN_SET_DSP_SET_LEN      1
+#define PMU_GLB_RST_FRC_EN_SET_DSP_SET_MASK     0x00000008
+#define PMU_GLB_RST_FRC_EN_SET_DSP_SET_VAL(w)   (((w) & 0x00000008) >> 3)
+#define PMU_GLB_RST_FRC_EN_SET_DSP_SET_SET(w)   w |= ( 0x1 << 3)
+#define PMU_GLB_RST_FRC_EN_SET_DSP_SET_CLR(w)   w &= ~( 0x1 << 3)
+
+#define PMU_GLB_RST_FRC_EN_SET_VDEC_SET_POS      2
+#define PMU_GLB_RST_FRC_EN_SET_VDEC_SET_LEN      1
+#define PMU_GLB_RST_FRC_EN_SET_VDEC_SET_MASK     0x00000004
+#define PMU_GLB_RST_FRC_EN_SET_VDEC_SET_VAL(w)   (((w) & 0x00000004) >> 2)
+#define PMU_GLB_RST_FRC_EN_SET_VDEC_SET_SET(w)   w |= ( 0x1 << 2)
+#define PMU_GLB_RST_FRC_EN_SET_VDEC_SET_CLR(w)   w &= ~( 0x1 << 2)
+
+#define PMU_GLB_RST_FRC_EN_SET_VENC1_SET_POS      1
+#define PMU_GLB_RST_FRC_EN_SET_VENC1_SET_LEN      1
+#define PMU_GLB_RST_FRC_EN_SET_VENC1_SET_MASK     0x00000002
+#define PMU_GLB_RST_FRC_EN_SET_VENC1_SET_VAL(w)   (((w) & 0x00000002) >> 1)
+#define PMU_GLB_RST_FRC_EN_SET_VENC1_SET_SET(w)   w |= ( 0x1 << 1)
+#define PMU_GLB_RST_FRC_EN_SET_VENC1_SET_CLR(w)   w &= ~( 0x1 << 1)
+
+#define PMU_GLB_RST_FRC_EN_SET_VENC0_SET_POS      0
+#define PMU_GLB_RST_FRC_EN_SET_VENC0_SET_LEN      1
+#define PMU_GLB_RST_FRC_EN_SET_VENC0_SET_MASK     0x00000001
+#define PMU_GLB_RST_FRC_EN_SET_VENC0_SET_VAL(w)   (((w) & 0x00000001) >> 0)
+#define PMU_GLB_RST_FRC_EN_SET_VENC0_SET_SET(w)   w |= ( 0x1 << 0)
+#define PMU_GLB_RST_FRC_EN_SET_VENC0_SET_CLR(w)   w &= ~( 0x1 << 0)
+
+// REGISTER : RST_FRC_EN_CLR
+
+#define PMU_GLB_RST_FRC_EN_CLR_ADDR      PMU_GLB_BASE_ADDR + 0x200
+#define PMU_GLB_RST_FRC_EN_CLR_RSTVAL    0x0
+#define PMU_GLB_RST_FRC_EN_CLR_ALL1      0x0
+#define PMU_GLB_RST_FRC_EN_CLR_ALL0      0x0
+#define PMU_GLB_RST_FRC_EN_CLR_ALL5A     0x0
+#define PMU_GLB_RST_FRC_EN_CLR_ALLA5     0x0
+
+// FIELD IN REGISTER : RST_FRC_EN_CLR
+
+#define PMU_GLB_RST_FRC_EN_CLR_CPU7_CLR_POS      11
+#define PMU_GLB_RST_FRC_EN_CLR_CPU7_CLR_LEN      1
+#define PMU_GLB_RST_FRC_EN_CLR_CPU7_CLR_MASK     0x00000800
+#define PMU_GLB_RST_FRC_EN_CLR_CPU7_CLR_VAL(w)   (((w) & 0x00000800) >> 11)
+#define PMU_GLB_RST_FRC_EN_CLR_CPU7_CLR_SET(w)   w |= ( 0x1 << 11)
+#define PMU_GLB_RST_FRC_EN_CLR_CPU7_CLR_CLR(w)   w &= ~( 0x1 << 11)
+
+#define PMU_GLB_RST_FRC_EN_CLR_CPU6_CLR_POS      10
+#define PMU_GLB_RST_FRC_EN_CLR_CPU6_CLR_LEN      1
+#define PMU_GLB_RST_FRC_EN_CLR_CPU6_CLR_MASK     0x00000400
+#define PMU_GLB_RST_FRC_EN_CLR_CPU6_CLR_VAL(w)   (((w) & 0x00000400) >> 10)
+#define PMU_GLB_RST_FRC_EN_CLR_CPU6_CLR_SET(w)   w |= ( 0x1 << 10)
+#define PMU_GLB_RST_FRC_EN_CLR_CPU6_CLR_CLR(w)   w &= ~( 0x1 << 10)
+
+#define PMU_GLB_RST_FRC_EN_CLR_CPU5_CLR_POS      9
+#define PMU_GLB_RST_FRC_EN_CLR_CPU5_CLR_LEN      1
+#define PMU_GLB_RST_FRC_EN_CLR_CPU5_CLR_MASK     0x00000200
+#define PMU_GLB_RST_FRC_EN_CLR_CPU5_CLR_VAL(w)   (((w) & 0x00000200) >> 9)
+#define PMU_GLB_RST_FRC_EN_CLR_CPU5_CLR_SET(w)   w |= ( 0x1 << 9)
+#define PMU_GLB_RST_FRC_EN_CLR_CPU5_CLR_CLR(w)   w &= ~( 0x1 << 9)
+
+#define PMU_GLB_RST_FRC_EN_CLR_CPU4_CLR_POS      8
+#define PMU_GLB_RST_FRC_EN_CLR_CPU4_CLR_LEN      1
+#define PMU_GLB_RST_FRC_EN_CLR_CPU4_CLR_MASK     0x00000100
+#define PMU_GLB_RST_FRC_EN_CLR_CPU4_CLR_VAL(w)   (((w) & 0x00000100) >> 8)
+#define PMU_GLB_RST_FRC_EN_CLR_CPU4_CLR_SET(w)   w |= ( 0x1 << 8)
+#define PMU_GLB_RST_FRC_EN_CLR_CPU4_CLR_CLR(w)   w &= ~( 0x1 << 8)
+
+#define PMU_GLB_RST_FRC_EN_CLR_CPU3_CLR_POS      7
+#define PMU_GLB_RST_FRC_EN_CLR_CPU3_CLR_LEN      1
+#define PMU_GLB_RST_FRC_EN_CLR_CPU3_CLR_MASK     0x00000080
+#define PMU_GLB_RST_FRC_EN_CLR_CPU3_CLR_VAL(w)   (((w) & 0x00000080) >> 7)
+#define PMU_GLB_RST_FRC_EN_CLR_CPU3_CLR_SET(w)   w |= ( 0x1 << 7)
+#define PMU_GLB_RST_FRC_EN_CLR_CPU3_CLR_CLR(w)   w &= ~( 0x1 << 7)
+
+#define PMU_GLB_RST_FRC_EN_CLR_CPU2_CLR_POS      6
+#define PMU_GLB_RST_FRC_EN_CLR_CPU2_CLR_LEN      1
+#define PMU_GLB_RST_FRC_EN_CLR_CPU2_CLR_MASK     0x00000040
+#define PMU_GLB_RST_FRC_EN_CLR_CPU2_CLR_VAL(w)   (((w) & 0x00000040) >> 6)
+#define PMU_GLB_RST_FRC_EN_CLR_CPU2_CLR_SET(w)   w |= ( 0x1 << 6)
+#define PMU_GLB_RST_FRC_EN_CLR_CPU2_CLR_CLR(w)   w &= ~( 0x1 << 6)
+
+#define PMU_GLB_RST_FRC_EN_CLR_CPU1_CLR_POS      5
+#define PMU_GLB_RST_FRC_EN_CLR_CPU1_CLR_LEN      1
+#define PMU_GLB_RST_FRC_EN_CLR_CPU1_CLR_MASK     0x00000020
+#define PMU_GLB_RST_FRC_EN_CLR_CPU1_CLR_VAL(w)   (((w) & 0x00000020) >> 5)
+#define PMU_GLB_RST_FRC_EN_CLR_CPU1_CLR_SET(w)   w |= ( 0x1 << 5)
+#define PMU_GLB_RST_FRC_EN_CLR_CPU1_CLR_CLR(w)   w &= ~( 0x1 << 5)
+
+#define PMU_GLB_RST_FRC_EN_CLR_CPU0_CLR_POS      4
+#define PMU_GLB_RST_FRC_EN_CLR_CPU0_CLR_LEN      1
+#define PMU_GLB_RST_FRC_EN_CLR_CPU0_CLR_MASK     0x00000010
+#define PMU_GLB_RST_FRC_EN_CLR_CPU0_CLR_VAL(w)   (((w) & 0x00000010) >> 4)
+#define PMU_GLB_RST_FRC_EN_CLR_CPU0_CLR_SET(w)   w |= ( 0x1 << 4)
+#define PMU_GLB_RST_FRC_EN_CLR_CPU0_CLR_CLR(w)   w &= ~( 0x1 << 4)
+
+#define PMU_GLB_RST_FRC_EN_CLR_DSP_CLR_POS      3
+#define PMU_GLB_RST_FRC_EN_CLR_DSP_CLR_LEN      1
+#define PMU_GLB_RST_FRC_EN_CLR_DSP_CLR_MASK     0x00000008
+#define PMU_GLB_RST_FRC_EN_CLR_DSP_CLR_VAL(w)   (((w) & 0x00000008) >> 3)
+#define PMU_GLB_RST_FRC_EN_CLR_DSP_CLR_SET(w)   w |= ( 0x1 << 3)
+#define PMU_GLB_RST_FRC_EN_CLR_DSP_CLR_CLR(w)   w &= ~( 0x1 << 3)
+
+#define PMU_GLB_RST_FRC_EN_CLR_VDEC_CLR_POS      2
+#define PMU_GLB_RST_FRC_EN_CLR_VDEC_CLR_LEN      1
+#define PMU_GLB_RST_FRC_EN_CLR_VDEC_CLR_MASK     0x00000004
+#define PMU_GLB_RST_FRC_EN_CLR_VDEC_CLR_VAL(w)   (((w) & 0x00000004) >> 2)
+#define PMU_GLB_RST_FRC_EN_CLR_VDEC_CLR_SET(w)   w |= ( 0x1 << 2)
+#define PMU_GLB_RST_FRC_EN_CLR_VDEC_CLR_CLR(w)   w &= ~( 0x1 << 2)
+
+#define PMU_GLB_RST_FRC_EN_CLR_VENC1_CLR_POS      1
+#define PMU_GLB_RST_FRC_EN_CLR_VENC1_CLR_LEN      1
+#define PMU_GLB_RST_FRC_EN_CLR_VENC1_CLR_MASK     0x00000002
+#define PMU_GLB_RST_FRC_EN_CLR_VENC1_CLR_VAL(w)   (((w) & 0x00000002) >> 1)
+#define PMU_GLB_RST_FRC_EN_CLR_VENC1_CLR_SET(w)   w |= ( 0x1 << 1)
+#define PMU_GLB_RST_FRC_EN_CLR_VENC1_CLR_CLR(w)   w &= ~( 0x1 << 1)
+
+#define PMU_GLB_RST_FRC_EN_CLR_VENC0_CLR_POS      0
+#define PMU_GLB_RST_FRC_EN_CLR_VENC0_CLR_LEN      1
+#define PMU_GLB_RST_FRC_EN_CLR_VENC0_CLR_MASK     0x00000001
+#define PMU_GLB_RST_FRC_EN_CLR_VENC0_CLR_VAL(w)   (((w) & 0x00000001) >> 0)
+#define PMU_GLB_RST_FRC_EN_CLR_VENC0_CLR_SET(w)   w |= ( 0x1 << 0)
+#define PMU_GLB_RST_FRC_EN_CLR_VENC0_CLR_CLR(w)   w &= ~( 0x1 << 0)
+
+// REGISTER : RST_FRC_EN1_SET
+
+#define PMU_GLB_RST_FRC_EN1_SET_ADDR      PMU_GLB_BASE_ADDR + 0x204
+#define PMU_GLB_RST_FRC_EN1_SET_RSTVAL    0x0
+#define PMU_GLB_RST_FRC_EN1_SET_ALL1      0x0
+#define PMU_GLB_RST_FRC_EN1_SET_ALL0      0x0
+#define PMU_GLB_RST_FRC_EN1_SET_ALL5A     0x0
+#define PMU_GLB_RST_FRC_EN1_SET_ALLA5     0x0
+
+// FIELD IN REGISTER : RST_FRC_EN1_SET
+
+#define PMU_GLB_RST_FRC_EN1_SET_SEN_SET_POS      18
+#define PMU_GLB_RST_FRC_EN1_SET_SEN_SET_LEN      1
+#define PMU_GLB_RST_FRC_EN1_SET_SEN_SET_MASK     0x00040000
+#define PMU_GLB_RST_FRC_EN1_SET_SEN_SET_VAL(w)   (((w) & 0x00040000) >> 18)
+#define PMU_GLB_RST_FRC_EN1_SET_SEN_SET_SET(w)   w |= ( 0x1 << 18)
+#define PMU_GLB_RST_FRC_EN1_SET_SEN_SET_CLR(w)   w &= ~( 0x1 << 18)
+
+#define PMU_GLB_RST_FRC_EN1_SET_ISP_SET_POS      17
+#define PMU_GLB_RST_FRC_EN1_SET_ISP_SET_LEN      1
+#define PMU_GLB_RST_FRC_EN1_SET_ISP_SET_MASK     0x00020000
+#define PMU_GLB_RST_FRC_EN1_SET_ISP_SET_VAL(w)   (((w) & 0x00020000) >> 17)
+#define PMU_GLB_RST_FRC_EN1_SET_ISP_SET_SET(w)   w |= ( 0x1 << 17)
+#define PMU_GLB_RST_FRC_EN1_SET_ISP_SET_CLR(w)   w &= ~( 0x1 << 17)
+
+#define PMU_GLB_RST_FRC_EN1_SET_CPU_SET_POS      16
+#define PMU_GLB_RST_FRC_EN1_SET_CPU_SET_LEN      1
+#define PMU_GLB_RST_FRC_EN1_SET_CPU_SET_MASK     0x00010000
+#define PMU_GLB_RST_FRC_EN1_SET_CPU_SET_VAL(w)   (((w) & 0x00010000) >> 16)
+#define PMU_GLB_RST_FRC_EN1_SET_CPU_SET_SET(w)   w |= ( 0x1 << 16)
+#define PMU_GLB_RST_FRC_EN1_SET_CPU_SET_CLR(w)   w &= ~( 0x1 << 16)
+
+#define PMU_GLB_RST_FRC_EN1_SET_NPU_SET_POS      15
+#define PMU_GLB_RST_FRC_EN1_SET_NPU_SET_LEN      1
+#define PMU_GLB_RST_FRC_EN1_SET_NPU_SET_MASK     0x00008000
+#define PMU_GLB_RST_FRC_EN1_SET_NPU_SET_VAL(w)   (((w) & 0x00008000) >> 15)
+#define PMU_GLB_RST_FRC_EN1_SET_NPU_SET_SET(w)   w |= ( 0x1 << 15)
+#define PMU_GLB_RST_FRC_EN1_SET_NPU_SET_CLR(w)   w &= ~( 0x1 << 15)
+
+#define PMU_GLB_RST_FRC_EN1_SET_N8_SET_POS      14
+#define PMU_GLB_RST_FRC_EN1_SET_N8_SET_LEN      1
+#define PMU_GLB_RST_FRC_EN1_SET_N8_SET_MASK     0x00004000
+#define PMU_GLB_RST_FRC_EN1_SET_N8_SET_VAL(w)   (((w) & 0x00004000) >> 14)
+#define PMU_GLB_RST_FRC_EN1_SET_N8_SET_SET(w)   w |= ( 0x1 << 14)
+#define PMU_GLB_RST_FRC_EN1_SET_N8_SET_CLR(w)   w &= ~( 0x1 << 14)
+
+#define PMU_GLB_RST_FRC_EN1_SET_N7_SET_POS      13
+#define PMU_GLB_RST_FRC_EN1_SET_N7_SET_LEN      1
+#define PMU_GLB_RST_FRC_EN1_SET_N7_SET_MASK     0x00002000
+#define PMU_GLB_RST_FRC_EN1_SET_N7_SET_VAL(w)   (((w) & 0x00002000) >> 13)
+#define PMU_GLB_RST_FRC_EN1_SET_N7_SET_SET(w)   w |= ( 0x1 << 13)
+#define PMU_GLB_RST_FRC_EN1_SET_N7_SET_CLR(w)   w &= ~( 0x1 << 13)
+
+#define PMU_GLB_RST_FRC_EN1_SET_N6_SET_POS      12
+#define PMU_GLB_RST_FRC_EN1_SET_N6_SET_LEN      1
+#define PMU_GLB_RST_FRC_EN1_SET_N6_SET_MASK     0x00001000
+#define PMU_GLB_RST_FRC_EN1_SET_N6_SET_VAL(w)   (((w) & 0x00001000) >> 12)
+#define PMU_GLB_RST_FRC_EN1_SET_N6_SET_SET(w)   w |= ( 0x1 << 12)
+#define PMU_GLB_RST_FRC_EN1_SET_N6_SET_CLR(w)   w &= ~( 0x1 << 12)
+
+#define PMU_GLB_RST_FRC_EN1_SET_N5_SET_POS      11
+#define PMU_GLB_RST_FRC_EN1_SET_N5_SET_LEN      1
+#define PMU_GLB_RST_FRC_EN1_SET_N5_SET_MASK     0x00000800
+#define PMU_GLB_RST_FRC_EN1_SET_N5_SET_VAL(w)   (((w) & 0x00000800) >> 11)
+#define PMU_GLB_RST_FRC_EN1_SET_N5_SET_SET(w)   w |= ( 0x1 << 11)
+#define PMU_GLB_RST_FRC_EN1_SET_N5_SET_CLR(w)   w &= ~( 0x1 << 11)
+
+#define PMU_GLB_RST_FRC_EN1_SET_N4_SET_POS      10
+#define PMU_GLB_RST_FRC_EN1_SET_N4_SET_LEN      1
+#define PMU_GLB_RST_FRC_EN1_SET_N4_SET_MASK     0x00000400
+#define PMU_GLB_RST_FRC_EN1_SET_N4_SET_VAL(w)   (((w) & 0x00000400) >> 10)
+#define PMU_GLB_RST_FRC_EN1_SET_N4_SET_SET(w)   w |= ( 0x1 << 10)
+#define PMU_GLB_RST_FRC_EN1_SET_N4_SET_CLR(w)   w &= ~( 0x1 << 10)
+
+#define PMU_GLB_RST_FRC_EN1_SET_N3_SET_POS      9
+#define PMU_GLB_RST_FRC_EN1_SET_N3_SET_LEN      1
+#define PMU_GLB_RST_FRC_EN1_SET_N3_SET_MASK     0x00000200
+#define PMU_GLB_RST_FRC_EN1_SET_N3_SET_VAL(w)   (((w) & 0x00000200) >> 9)
+#define PMU_GLB_RST_FRC_EN1_SET_N3_SET_SET(w)   w |= ( 0x1 << 9)
+#define PMU_GLB_RST_FRC_EN1_SET_N3_SET_CLR(w)   w &= ~( 0x1 << 9)
+
+#define PMU_GLB_RST_FRC_EN1_SET_N2_SET_POS      8
+#define PMU_GLB_RST_FRC_EN1_SET_N2_SET_LEN      1
+#define PMU_GLB_RST_FRC_EN1_SET_N2_SET_MASK     0x00000100
+#define PMU_GLB_RST_FRC_EN1_SET_N2_SET_VAL(w)   (((w) & 0x00000100) >> 8)
+#define PMU_GLB_RST_FRC_EN1_SET_N2_SET_SET(w)   w |= ( 0x1 << 8)
+#define PMU_GLB_RST_FRC_EN1_SET_N2_SET_CLR(w)   w &= ~( 0x1 << 8)
+
+#define PMU_GLB_RST_FRC_EN1_SET_N1_SET_POS      7
+#define PMU_GLB_RST_FRC_EN1_SET_N1_SET_LEN      1
+#define PMU_GLB_RST_FRC_EN1_SET_N1_SET_MASK     0x00000080
+#define PMU_GLB_RST_FRC_EN1_SET_N1_SET_VAL(w)   (((w) & 0x00000080) >> 7)
+#define PMU_GLB_RST_FRC_EN1_SET_N1_SET_SET(w)   w |= ( 0x1 << 7)
+#define PMU_GLB_RST_FRC_EN1_SET_N1_SET_CLR(w)   w &= ~( 0x1 << 7)
+
+#define PMU_GLB_RST_FRC_EN1_SET_N0_SET_POS      6
+#define PMU_GLB_RST_FRC_EN1_SET_N0_SET_LEN      1
+#define PMU_GLB_RST_FRC_EN1_SET_N0_SET_MASK     0x00000040
+#define PMU_GLB_RST_FRC_EN1_SET_N0_SET_VAL(w)   (((w) & 0x00000040) >> 6)
+#define PMU_GLB_RST_FRC_EN1_SET_N0_SET_SET(w)   w |= ( 0x1 << 6)
+#define PMU_GLB_RST_FRC_EN1_SET_N0_SET_CLR(w)   w &= ~( 0x1 << 6)
+
+#define PMU_GLB_RST_FRC_EN1_SET_MM_SET_POS      5
+#define PMU_GLB_RST_FRC_EN1_SET_MM_SET_LEN      1
+#define PMU_GLB_RST_FRC_EN1_SET_MM_SET_MASK     0x00000020
+#define PMU_GLB_RST_FRC_EN1_SET_MM_SET_VAL(w)   (((w) & 0x00000020) >> 5)
+#define PMU_GLB_RST_FRC_EN1_SET_MM_SET_SET(w)   w |= ( 0x1 << 5)
+#define PMU_GLB_RST_FRC_EN1_SET_MM_SET_CLR(w)   w &= ~( 0x1 << 5)
+
+#define PMU_GLB_RST_FRC_EN1_SET_PERIP_SET_POS      4
+#define PMU_GLB_RST_FRC_EN1_SET_PERIP_SET_LEN      1
+#define PMU_GLB_RST_FRC_EN1_SET_PERIP_SET_MASK     0x00000010
+#define PMU_GLB_RST_FRC_EN1_SET_PERIP_SET_VAL(w)   (((w) & 0x00000010) >> 4)
+#define PMU_GLB_RST_FRC_EN1_SET_PERIP_SET_SET(w)   w |= ( 0x1 << 4)
+#define PMU_GLB_RST_FRC_EN1_SET_PERIP_SET_CLR(w)   w &= ~( 0x1 << 4)
+
+#define PMU_GLB_RST_FRC_EN1_SET_PIPE_SET_POS      3
+#define PMU_GLB_RST_FRC_EN1_SET_PIPE_SET_LEN      1
+#define PMU_GLB_RST_FRC_EN1_SET_PIPE_SET_MASK     0x00000008
+#define PMU_GLB_RST_FRC_EN1_SET_PIPE_SET_VAL(w)   (((w) & 0x00000008) >> 3)
+#define PMU_GLB_RST_FRC_EN1_SET_PIPE_SET_SET(w)   w |= ( 0x1 << 3)
+#define PMU_GLB_RST_FRC_EN1_SET_PIPE_SET_CLR(w)   w &= ~( 0x1 << 3)
+
+#define PMU_GLB_RST_FRC_EN1_SET_FLASH_SET_POS      2
+#define PMU_GLB_RST_FRC_EN1_SET_FLASH_SET_LEN      1
+#define PMU_GLB_RST_FRC_EN1_SET_FLASH_SET_MASK     0x00000004
+#define PMU_GLB_RST_FRC_EN1_SET_FLASH_SET_VAL(w)   (((w) & 0x00000004) >> 2)
+#define PMU_GLB_RST_FRC_EN1_SET_FLASH_SET_SET(w)   w |= ( 0x1 << 2)
+#define PMU_GLB_RST_FRC_EN1_SET_FLASH_SET_CLR(w)   w &= ~( 0x1 << 2)
+
+#define PMU_GLB_RST_FRC_EN1_SET_DDR1_SET_POS      1
+#define PMU_GLB_RST_FRC_EN1_SET_DDR1_SET_LEN      1
+#define PMU_GLB_RST_FRC_EN1_SET_DDR1_SET_MASK     0x00000002
+#define PMU_GLB_RST_FRC_EN1_SET_DDR1_SET_VAL(w)   (((w) & 0x00000002) >> 1)
+#define PMU_GLB_RST_FRC_EN1_SET_DDR1_SET_SET(w)   w |= ( 0x1 << 1)
+#define PMU_GLB_RST_FRC_EN1_SET_DDR1_SET_CLR(w)   w &= ~( 0x1 << 1)
+
+#define PMU_GLB_RST_FRC_EN1_SET_DDR0_SET_POS      0
+#define PMU_GLB_RST_FRC_EN1_SET_DDR0_SET_LEN      1
+#define PMU_GLB_RST_FRC_EN1_SET_DDR0_SET_MASK     0x00000001
+#define PMU_GLB_RST_FRC_EN1_SET_DDR0_SET_VAL(w)   (((w) & 0x00000001) >> 0)
+#define PMU_GLB_RST_FRC_EN1_SET_DDR0_SET_SET(w)   w |= ( 0x1 << 0)
+#define PMU_GLB_RST_FRC_EN1_SET_DDR0_SET_CLR(w)   w &= ~( 0x1 << 0)
+
+// REGISTER : RST_FRC_EN1_CLR
+
+#define PMU_GLB_RST_FRC_EN1_CLR_ADDR      PMU_GLB_BASE_ADDR + 0x208
+#define PMU_GLB_RST_FRC_EN1_CLR_RSTVAL    0x0
+#define PMU_GLB_RST_FRC_EN1_CLR_ALL1      0x0
+#define PMU_GLB_RST_FRC_EN1_CLR_ALL0      0x0
+#define PMU_GLB_RST_FRC_EN1_CLR_ALL5A     0x0
+#define PMU_GLB_RST_FRC_EN1_CLR_ALLA5     0x0
+
+// FIELD IN REGISTER : RST_FRC_EN1_CLR
+
+#define PMU_GLB_RST_FRC_EN1_CLR_SEN_CLR_POS      18
+#define PMU_GLB_RST_FRC_EN1_CLR_SEN_CLR_LEN      1
+#define PMU_GLB_RST_FRC_EN1_CLR_SEN_CLR_MASK     0x00040000
+#define PMU_GLB_RST_FRC_EN1_CLR_SEN_CLR_VAL(w)   (((w) & 0x00040000) >> 18)
+#define PMU_GLB_RST_FRC_EN1_CLR_SEN_CLR_SET(w)   w |= ( 0x1 << 18)
+#define PMU_GLB_RST_FRC_EN1_CLR_SEN_CLR_CLR(w)   w &= ~( 0x1 << 18)
+
+#define PMU_GLB_RST_FRC_EN1_CLR_ISP_CLR_POS      17
+#define PMU_GLB_RST_FRC_EN1_CLR_ISP_CLR_LEN      1
+#define PMU_GLB_RST_FRC_EN1_CLR_ISP_CLR_MASK     0x00020000
+#define PMU_GLB_RST_FRC_EN1_CLR_ISP_CLR_VAL(w)   (((w) & 0x00020000) >> 17)
+#define PMU_GLB_RST_FRC_EN1_CLR_ISP_CLR_SET(w)   w |= ( 0x1 << 17)
+#define PMU_GLB_RST_FRC_EN1_CLR_ISP_CLR_CLR(w)   w &= ~( 0x1 << 17)
+
+#define PMU_GLB_RST_FRC_EN1_CLR_CPU_CLR_POS      16
+#define PMU_GLB_RST_FRC_EN1_CLR_CPU_CLR_LEN      1
+#define PMU_GLB_RST_FRC_EN1_CLR_CPU_CLR_MASK     0x00010000
+#define PMU_GLB_RST_FRC_EN1_CLR_CPU_CLR_VAL(w)   (((w) & 0x00010000) >> 16)
+#define PMU_GLB_RST_FRC_EN1_CLR_CPU_CLR_SET(w)   w |= ( 0x1 << 16)
+#define PMU_GLB_RST_FRC_EN1_CLR_CPU_CLR_CLR(w)   w &= ~( 0x1 << 16)
+
+#define PMU_GLB_RST_FRC_EN1_CLR_NPU_CLR_POS      15
+#define PMU_GLB_RST_FRC_EN1_CLR_NPU_CLR_LEN      1
+#define PMU_GLB_RST_FRC_EN1_CLR_NPU_CLR_MASK     0x00008000
+#define PMU_GLB_RST_FRC_EN1_CLR_NPU_CLR_VAL(w)   (((w) & 0x00008000) >> 15)
+#define PMU_GLB_RST_FRC_EN1_CLR_NPU_CLR_SET(w)   w |= ( 0x1 << 15)
+#define PMU_GLB_RST_FRC_EN1_CLR_NPU_CLR_CLR(w)   w &= ~( 0x1 << 15)
+
+#define PMU_GLB_RST_FRC_EN1_CLR_N8_CLR_POS      14
+#define PMU_GLB_RST_FRC_EN1_CLR_N8_CLR_LEN      1
+#define PMU_GLB_RST_FRC_EN1_CLR_N8_CLR_MASK     0x00004000
+#define PMU_GLB_RST_FRC_EN1_CLR_N8_CLR_VAL(w)   (((w) & 0x00004000) >> 14)
+#define PMU_GLB_RST_FRC_EN1_CLR_N8_CLR_SET(w)   w |= ( 0x1 << 14)
+#define PMU_GLB_RST_FRC_EN1_CLR_N8_CLR_CLR(w)   w &= ~( 0x1 << 14)
+
+#define PMU_GLB_RST_FRC_EN1_CLR_N7_CLR_POS      13
+#define PMU_GLB_RST_FRC_EN1_CLR_N7_CLR_LEN      1
+#define PMU_GLB_RST_FRC_EN1_CLR_N7_CLR_MASK     0x00002000
+#define PMU_GLB_RST_FRC_EN1_CLR_N7_CLR_VAL(w)   (((w) & 0x00002000) >> 13)
+#define PMU_GLB_RST_FRC_EN1_CLR_N7_CLR_SET(w)   w |= ( 0x1 << 13)
+#define PMU_GLB_RST_FRC_EN1_CLR_N7_CLR_CLR(w)   w &= ~( 0x1 << 13)
+
+#define PMU_GLB_RST_FRC_EN1_CLR_N6_CLR_POS      12
+#define PMU_GLB_RST_FRC_EN1_CLR_N6_CLR_LEN      1
+#define PMU_GLB_RST_FRC_EN1_CLR_N6_CLR_MASK     0x00001000
+#define PMU_GLB_RST_FRC_EN1_CLR_N6_CLR_VAL(w)   (((w) & 0x00001000) >> 12)
+#define PMU_GLB_RST_FRC_EN1_CLR_N6_CLR_SET(w)   w |= ( 0x1 << 12)
+#define PMU_GLB_RST_FRC_EN1_CLR_N6_CLR_CLR(w)   w &= ~( 0x1 << 12)
+
+#define PMU_GLB_RST_FRC_EN1_CLR_N5_CLR_POS      11
+#define PMU_GLB_RST_FRC_EN1_CLR_N5_CLR_LEN      1
+#define PMU_GLB_RST_FRC_EN1_CLR_N5_CLR_MASK     0x00000800
+#define PMU_GLB_RST_FRC_EN1_CLR_N5_CLR_VAL(w)   (((w) & 0x00000800) >> 11)
+#define PMU_GLB_RST_FRC_EN1_CLR_N5_CLR_SET(w)   w |= ( 0x1 << 11)
+#define PMU_GLB_RST_FRC_EN1_CLR_N5_CLR_CLR(w)   w &= ~( 0x1 << 11)
+
+#define PMU_GLB_RST_FRC_EN1_CLR_N4_CLR_POS      10
+#define PMU_GLB_RST_FRC_EN1_CLR_N4_CLR_LEN      1
+#define PMU_GLB_RST_FRC_EN1_CLR_N4_CLR_MASK     0x00000400
+#define PMU_GLB_RST_FRC_EN1_CLR_N4_CLR_VAL(w)   (((w) & 0x00000400) >> 10)
+#define PMU_GLB_RST_FRC_EN1_CLR_N4_CLR_SET(w)   w |= ( 0x1 << 10)
+#define PMU_GLB_RST_FRC_EN1_CLR_N4_CLR_CLR(w)   w &= ~( 0x1 << 10)
+
+#define PMU_GLB_RST_FRC_EN1_CLR_N3_CLR_POS      9
+#define PMU_GLB_RST_FRC_EN1_CLR_N3_CLR_LEN      1
+#define PMU_GLB_RST_FRC_EN1_CLR_N3_CLR_MASK     0x00000200
+#define PMU_GLB_RST_FRC_EN1_CLR_N3_CLR_VAL(w)   (((w) & 0x00000200) >> 9)
+#define PMU_GLB_RST_FRC_EN1_CLR_N3_CLR_SET(w)   w |= ( 0x1 << 9)
+#define PMU_GLB_RST_FRC_EN1_CLR_N3_CLR_CLR(w)   w &= ~( 0x1 << 9)
+
+#define PMU_GLB_RST_FRC_EN1_CLR_N2_CLR_POS      8
+#define PMU_GLB_RST_FRC_EN1_CLR_N2_CLR_LEN      1
+#define PMU_GLB_RST_FRC_EN1_CLR_N2_CLR_MASK     0x00000100
+#define PMU_GLB_RST_FRC_EN1_CLR_N2_CLR_VAL(w)   (((w) & 0x00000100) >> 8)
+#define PMU_GLB_RST_FRC_EN1_CLR_N2_CLR_SET(w)   w |= ( 0x1 << 8)
+#define PMU_GLB_RST_FRC_EN1_CLR_N2_CLR_CLR(w)   w &= ~( 0x1 << 8)
+
+#define PMU_GLB_RST_FRC_EN1_CLR_N1_CLR_POS      7
+#define PMU_GLB_RST_FRC_EN1_CLR_N1_CLR_LEN      1
+#define PMU_GLB_RST_FRC_EN1_CLR_N1_CLR_MASK     0x00000080
+#define PMU_GLB_RST_FRC_EN1_CLR_N1_CLR_VAL(w)   (((w) & 0x00000080) >> 7)
+#define PMU_GLB_RST_FRC_EN1_CLR_N1_CLR_SET(w)   w |= ( 0x1 << 7)
+#define PMU_GLB_RST_FRC_EN1_CLR_N1_CLR_CLR(w)   w &= ~( 0x1 << 7)
+
+#define PMU_GLB_RST_FRC_EN1_CLR_N0_CLR_POS      6
+#define PMU_GLB_RST_FRC_EN1_CLR_N0_CLR_LEN      1
+#define PMU_GLB_RST_FRC_EN1_CLR_N0_CLR_MASK     0x00000040
+#define PMU_GLB_RST_FRC_EN1_CLR_N0_CLR_VAL(w)   (((w) & 0x00000040) >> 6)
+#define PMU_GLB_RST_FRC_EN1_CLR_N0_CLR_SET(w)   w |= ( 0x1 << 6)
+#define PMU_GLB_RST_FRC_EN1_CLR_N0_CLR_CLR(w)   w &= ~( 0x1 << 6)
+
+#define PMU_GLB_RST_FRC_EN1_CLR_MM_CLR_POS      5
+#define PMU_GLB_RST_FRC_EN1_CLR_MM_CLR_LEN      1
+#define PMU_GLB_RST_FRC_EN1_CLR_MM_CLR_MASK     0x00000020
+#define PMU_GLB_RST_FRC_EN1_CLR_MM_CLR_VAL(w)   (((w) & 0x00000020) >> 5)
+#define PMU_GLB_RST_FRC_EN1_CLR_MM_CLR_SET(w)   w |= ( 0x1 << 5)
+#define PMU_GLB_RST_FRC_EN1_CLR_MM_CLR_CLR(w)   w &= ~( 0x1 << 5)
+
+#define PMU_GLB_RST_FRC_EN1_CLR_PERIP_CLR_POS      4
+#define PMU_GLB_RST_FRC_EN1_CLR_PERIP_CLR_LEN      1
+#define PMU_GLB_RST_FRC_EN1_CLR_PERIP_CLR_MASK     0x00000010
+#define PMU_GLB_RST_FRC_EN1_CLR_PERIP_CLR_VAL(w)   (((w) & 0x00000010) >> 4)
+#define PMU_GLB_RST_FRC_EN1_CLR_PERIP_CLR_SET(w)   w |= ( 0x1 << 4)
+#define PMU_GLB_RST_FRC_EN1_CLR_PERIP_CLR_CLR(w)   w &= ~( 0x1 << 4)
+
+#define PMU_GLB_RST_FRC_EN1_CLR_PIPE_CLR_POS      3
+#define PMU_GLB_RST_FRC_EN1_CLR_PIPE_CLR_LEN      1
+#define PMU_GLB_RST_FRC_EN1_CLR_PIPE_CLR_MASK     0x00000008
+#define PMU_GLB_RST_FRC_EN1_CLR_PIPE_CLR_VAL(w)   (((w) & 0x00000008) >> 3)
+#define PMU_GLB_RST_FRC_EN1_CLR_PIPE_CLR_SET(w)   w |= ( 0x1 << 3)
+#define PMU_GLB_RST_FRC_EN1_CLR_PIPE_CLR_CLR(w)   w &= ~( 0x1 << 3)
+
+#define PMU_GLB_RST_FRC_EN1_CLR_FLASH_CLR_POS      2
+#define PMU_GLB_RST_FRC_EN1_CLR_FLASH_CLR_LEN      1
+#define PMU_GLB_RST_FRC_EN1_CLR_FLASH_CLR_MASK     0x00000004
+#define PMU_GLB_RST_FRC_EN1_CLR_FLASH_CLR_VAL(w)   (((w) & 0x00000004) >> 2)
+#define PMU_GLB_RST_FRC_EN1_CLR_FLASH_CLR_SET(w)   w |= ( 0x1 << 2)
+#define PMU_GLB_RST_FRC_EN1_CLR_FLASH_CLR_CLR(w)   w &= ~( 0x1 << 2)
+
+#define PMU_GLB_RST_FRC_EN1_CLR_DDR1_CLR_POS      1
+#define PMU_GLB_RST_FRC_EN1_CLR_DDR1_CLR_LEN      1
+#define PMU_GLB_RST_FRC_EN1_CLR_DDR1_CLR_MASK     0x00000002
+#define PMU_GLB_RST_FRC_EN1_CLR_DDR1_CLR_VAL(w)   (((w) & 0x00000002) >> 1)
+#define PMU_GLB_RST_FRC_EN1_CLR_DDR1_CLR_SET(w)   w |= ( 0x1 << 1)
+#define PMU_GLB_RST_FRC_EN1_CLR_DDR1_CLR_CLR(w)   w &= ~( 0x1 << 1)
+
+#define PMU_GLB_RST_FRC_EN1_CLR_DDR0_CLR_POS      0
+#define PMU_GLB_RST_FRC_EN1_CLR_DDR0_CLR_LEN      1
+#define PMU_GLB_RST_FRC_EN1_CLR_DDR0_CLR_MASK     0x00000001
+#define PMU_GLB_RST_FRC_EN1_CLR_DDR0_CLR_VAL(w)   (((w) & 0x00000001) >> 0)
+#define PMU_GLB_RST_FRC_EN1_CLR_DDR0_CLR_SET(w)   w |= ( 0x1 << 0)
+#define PMU_GLB_RST_FRC_EN1_CLR_DDR0_CLR_CLR(w)   w &= ~( 0x1 << 0)
+
+// REGISTER : RST_FRC_SW_SET
+
+#define PMU_GLB_RST_FRC_SW_SET_ADDR      PMU_GLB_BASE_ADDR + 0x20C
+#define PMU_GLB_RST_FRC_SW_SET_RSTVAL    0x0
+#define PMU_GLB_RST_FRC_SW_SET_ALL1      0x0
+#define PMU_GLB_RST_FRC_SW_SET_ALL0      0x0
+#define PMU_GLB_RST_FRC_SW_SET_ALL5A     0x0
+#define PMU_GLB_RST_FRC_SW_SET_ALLA5     0x0
+
+// FIELD IN REGISTER : RST_FRC_SW_SET
+
+#define PMU_GLB_RST_FRC_SW_SET_CPU7_SET_POS      11
+#define PMU_GLB_RST_FRC_SW_SET_CPU7_SET_LEN      1
+#define PMU_GLB_RST_FRC_SW_SET_CPU7_SET_MASK     0x00000800
+#define PMU_GLB_RST_FRC_SW_SET_CPU7_SET_VAL(w)   (((w) & 0x00000800) >> 11)
+#define PMU_GLB_RST_FRC_SW_SET_CPU7_SET_SET(w)   w |= ( 0x1 << 11)
+#define PMU_GLB_RST_FRC_SW_SET_CPU7_SET_CLR(w)   w &= ~( 0x1 << 11)
+
+#define PMU_GLB_RST_FRC_SW_SET_CPU6_SET_POS      10
+#define PMU_GLB_RST_FRC_SW_SET_CPU6_SET_LEN      1
+#define PMU_GLB_RST_FRC_SW_SET_CPU6_SET_MASK     0x00000400
+#define PMU_GLB_RST_FRC_SW_SET_CPU6_SET_VAL(w)   (((w) & 0x00000400) >> 10)
+#define PMU_GLB_RST_FRC_SW_SET_CPU6_SET_SET(w)   w |= ( 0x1 << 10)
+#define PMU_GLB_RST_FRC_SW_SET_CPU6_SET_CLR(w)   w &= ~( 0x1 << 10)
+
+#define PMU_GLB_RST_FRC_SW_SET_CPU5_SET_POS      9
+#define PMU_GLB_RST_FRC_SW_SET_CPU5_SET_LEN      1
+#define PMU_GLB_RST_FRC_SW_SET_CPU5_SET_MASK     0x00000200
+#define PMU_GLB_RST_FRC_SW_SET_CPU5_SET_VAL(w)   (((w) & 0x00000200) >> 9)
+#define PMU_GLB_RST_FRC_SW_SET_CPU5_SET_SET(w)   w |= ( 0x1 << 9)
+#define PMU_GLB_RST_FRC_SW_SET_CPU5_SET_CLR(w)   w &= ~( 0x1 << 9)
+
+#define PMU_GLB_RST_FRC_SW_SET_CPU4_SET_POS      8
+#define PMU_GLB_RST_FRC_SW_SET_CPU4_SET_LEN      1
+#define PMU_GLB_RST_FRC_SW_SET_CPU4_SET_MASK     0x00000100
+#define PMU_GLB_RST_FRC_SW_SET_CPU4_SET_VAL(w)   (((w) & 0x00000100) >> 8)
+#define PMU_GLB_RST_FRC_SW_SET_CPU4_SET_SET(w)   w |= ( 0x1 << 8)
+#define PMU_GLB_RST_FRC_SW_SET_CPU4_SET_CLR(w)   w &= ~( 0x1 << 8)
+
+#define PMU_GLB_RST_FRC_SW_SET_CPU3_SET_POS      7
+#define PMU_GLB_RST_FRC_SW_SET_CPU3_SET_LEN      1
+#define PMU_GLB_RST_FRC_SW_SET_CPU3_SET_MASK     0x00000080
+#define PMU_GLB_RST_FRC_SW_SET_CPU3_SET_VAL(w)   (((w) & 0x00000080) >> 7)
+#define PMU_GLB_RST_FRC_SW_SET_CPU3_SET_SET(w)   w |= ( 0x1 << 7)
+#define PMU_GLB_RST_FRC_SW_SET_CPU3_SET_CLR(w)   w &= ~( 0x1 << 7)
+
+#define PMU_GLB_RST_FRC_SW_SET_CPU2_SET_POS      6
+#define PMU_GLB_RST_FRC_SW_SET_CPU2_SET_LEN      1
+#define PMU_GLB_RST_FRC_SW_SET_CPU2_SET_MASK     0x00000040
+#define PMU_GLB_RST_FRC_SW_SET_CPU2_SET_VAL(w)   (((w) & 0x00000040) >> 6)
+#define PMU_GLB_RST_FRC_SW_SET_CPU2_SET_SET(w)   w |= ( 0x1 << 6)
+#define PMU_GLB_RST_FRC_SW_SET_CPU2_SET_CLR(w)   w &= ~( 0x1 << 6)
+
+#define PMU_GLB_RST_FRC_SW_SET_CPU1_SET_POS      5
+#define PMU_GLB_RST_FRC_SW_SET_CPU1_SET_LEN      1
+#define PMU_GLB_RST_FRC_SW_SET_CPU1_SET_MASK     0x00000020
+#define PMU_GLB_RST_FRC_SW_SET_CPU1_SET_VAL(w)   (((w) & 0x00000020) >> 5)
+#define PMU_GLB_RST_FRC_SW_SET_CPU1_SET_SET(w)   w |= ( 0x1 << 5)
+#define PMU_GLB_RST_FRC_SW_SET_CPU1_SET_CLR(w)   w &= ~( 0x1 << 5)
+
+#define PMU_GLB_RST_FRC_SW_SET_CPU0_SET_POS      4
+#define PMU_GLB_RST_FRC_SW_SET_CPU0_SET_LEN      1
+#define PMU_GLB_RST_FRC_SW_SET_CPU0_SET_MASK     0x00000010
+#define PMU_GLB_RST_FRC_SW_SET_CPU0_SET_VAL(w)   (((w) & 0x00000010) >> 4)
+#define PMU_GLB_RST_FRC_SW_SET_CPU0_SET_SET(w)   w |= ( 0x1 << 4)
+#define PMU_GLB_RST_FRC_SW_SET_CPU0_SET_CLR(w)   w &= ~( 0x1 << 4)
+
+#define PMU_GLB_RST_FRC_SW_SET_DSP_SET_POS      3
+#define PMU_GLB_RST_FRC_SW_SET_DSP_SET_LEN      1
+#define PMU_GLB_RST_FRC_SW_SET_DSP_SET_MASK     0x00000008
+#define PMU_GLB_RST_FRC_SW_SET_DSP_SET_VAL(w)   (((w) & 0x00000008) >> 3)
+#define PMU_GLB_RST_FRC_SW_SET_DSP_SET_SET(w)   w |= ( 0x1 << 3)
+#define PMU_GLB_RST_FRC_SW_SET_DSP_SET_CLR(w)   w &= ~( 0x1 << 3)
+
+#define PMU_GLB_RST_FRC_SW_SET_VDEC_SET_POS      2
+#define PMU_GLB_RST_FRC_SW_SET_VDEC_SET_LEN      1
+#define PMU_GLB_RST_FRC_SW_SET_VDEC_SET_MASK     0x00000004
+#define PMU_GLB_RST_FRC_SW_SET_VDEC_SET_VAL(w)   (((w) & 0x00000004) >> 2)
+#define PMU_GLB_RST_FRC_SW_SET_VDEC_SET_SET(w)   w |= ( 0x1 << 2)
+#define PMU_GLB_RST_FRC_SW_SET_VDEC_SET_CLR(w)   w &= ~( 0x1 << 2)
+
+#define PMU_GLB_RST_FRC_SW_SET_VENC1_SET_POS      1
+#define PMU_GLB_RST_FRC_SW_SET_VENC1_SET_LEN      1
+#define PMU_GLB_RST_FRC_SW_SET_VENC1_SET_MASK     0x00000002
+#define PMU_GLB_RST_FRC_SW_SET_VENC1_SET_VAL(w)   (((w) & 0x00000002) >> 1)
+#define PMU_GLB_RST_FRC_SW_SET_VENC1_SET_SET(w)   w |= ( 0x1 << 1)
+#define PMU_GLB_RST_FRC_SW_SET_VENC1_SET_CLR(w)   w &= ~( 0x1 << 1)
+
+#define PMU_GLB_RST_FRC_SW_SET_VENC0_SET_POS      0
+#define PMU_GLB_RST_FRC_SW_SET_VENC0_SET_LEN      1
+#define PMU_GLB_RST_FRC_SW_SET_VENC0_SET_MASK     0x00000001
+#define PMU_GLB_RST_FRC_SW_SET_VENC0_SET_VAL(w)   (((w) & 0x00000001) >> 0)
+#define PMU_GLB_RST_FRC_SW_SET_VENC0_SET_SET(w)   w |= ( 0x1 << 0)
+#define PMU_GLB_RST_FRC_SW_SET_VENC0_SET_CLR(w)   w &= ~( 0x1 << 0)
+
+// REGISTER : RST_FRC_SW_CLR
+
+#define PMU_GLB_RST_FRC_SW_CLR_ADDR      PMU_GLB_BASE_ADDR + 0x210
+#define PMU_GLB_RST_FRC_SW_CLR_RSTVAL    0x0
+#define PMU_GLB_RST_FRC_SW_CLR_ALL1      0x0
+#define PMU_GLB_RST_FRC_SW_CLR_ALL0      0x0
+#define PMU_GLB_RST_FRC_SW_CLR_ALL5A     0x0
+#define PMU_GLB_RST_FRC_SW_CLR_ALLA5     0x0
+
+// FIELD IN REGISTER : RST_FRC_SW_CLR
+
+#define PMU_GLB_RST_FRC_SW_CLR_CPU7_CLR_POS      11
+#define PMU_GLB_RST_FRC_SW_CLR_CPU7_CLR_LEN      1
+#define PMU_GLB_RST_FRC_SW_CLR_CPU7_CLR_MASK     0x00000800
+#define PMU_GLB_RST_FRC_SW_CLR_CPU7_CLR_VAL(w)   (((w) & 0x00000800) >> 11)
+#define PMU_GLB_RST_FRC_SW_CLR_CPU7_CLR_SET(w)   w |= ( 0x1 << 11)
+#define PMU_GLB_RST_FRC_SW_CLR_CPU7_CLR_CLR(w)   w &= ~( 0x1 << 11)
+
+#define PMU_GLB_RST_FRC_SW_CLR_CPU6_CLR_POS      10
+#define PMU_GLB_RST_FRC_SW_CLR_CPU6_CLR_LEN      1
+#define PMU_GLB_RST_FRC_SW_CLR_CPU6_CLR_MASK     0x00000400
+#define PMU_GLB_RST_FRC_SW_CLR_CPU6_CLR_VAL(w)   (((w) & 0x00000400) >> 10)
+#define PMU_GLB_RST_FRC_SW_CLR_CPU6_CLR_SET(w)   w |= ( 0x1 << 10)
+#define PMU_GLB_RST_FRC_SW_CLR_CPU6_CLR_CLR(w)   w &= ~( 0x1 << 10)
+
+#define PMU_GLB_RST_FRC_SW_CLR_CPU5_CLR_POS      9
+#define PMU_GLB_RST_FRC_SW_CLR_CPU5_CLR_LEN      1
+#define PMU_GLB_RST_FRC_SW_CLR_CPU5_CLR_MASK     0x00000200
+#define PMU_GLB_RST_FRC_SW_CLR_CPU5_CLR_VAL(w)   (((w) & 0x00000200) >> 9)
+#define PMU_GLB_RST_FRC_SW_CLR_CPU5_CLR_SET(w)   w |= ( 0x1 << 9)
+#define PMU_GLB_RST_FRC_SW_CLR_CPU5_CLR_CLR(w)   w &= ~( 0x1 << 9)
+
+#define PMU_GLB_RST_FRC_SW_CLR_CPU4_CLR_POS      8
+#define PMU_GLB_RST_FRC_SW_CLR_CPU4_CLR_LEN      1
+#define PMU_GLB_RST_FRC_SW_CLR_CPU4_CLR_MASK     0x00000100
+#define PMU_GLB_RST_FRC_SW_CLR_CPU4_CLR_VAL(w)   (((w) & 0x00000100) >> 8)
+#define PMU_GLB_RST_FRC_SW_CLR_CPU4_CLR_SET(w)   w |= ( 0x1 << 8)
+#define PMU_GLB_RST_FRC_SW_CLR_CPU4_CLR_CLR(w)   w &= ~( 0x1 << 8)
+
+#define PMU_GLB_RST_FRC_SW_CLR_CPU3_CLR_POS      7
+#define PMU_GLB_RST_FRC_SW_CLR_CPU3_CLR_LEN      1
+#define PMU_GLB_RST_FRC_SW_CLR_CPU3_CLR_MASK     0x00000080
+#define PMU_GLB_RST_FRC_SW_CLR_CPU3_CLR_VAL(w)   (((w) & 0x00000080) >> 7)
+#define PMU_GLB_RST_FRC_SW_CLR_CPU3_CLR_SET(w)   w |= ( 0x1 << 7)
+#define PMU_GLB_RST_FRC_SW_CLR_CPU3_CLR_CLR(w)   w &= ~( 0x1 << 7)
+
+#define PMU_GLB_RST_FRC_SW_CLR_CPU2_CLR_POS      6
+#define PMU_GLB_RST_FRC_SW_CLR_CPU2_CLR_LEN      1
+#define PMU_GLB_RST_FRC_SW_CLR_CPU2_CLR_MASK     0x00000040
+#define PMU_GLB_RST_FRC_SW_CLR_CPU2_CLR_VAL(w)   (((w) & 0x00000040) >> 6)
+#define PMU_GLB_RST_FRC_SW_CLR_CPU2_CLR_SET(w)   w |= ( 0x1 << 6)
+#define PMU_GLB_RST_FRC_SW_CLR_CPU2_CLR_CLR(w)   w &= ~( 0x1 << 6)
+
+#define PMU_GLB_RST_FRC_SW_CLR_CPU1_CLR_POS      5
+#define PMU_GLB_RST_FRC_SW_CLR_CPU1_CLR_LEN      1
+#define PMU_GLB_RST_FRC_SW_CLR_CPU1_CLR_MASK     0x00000020
+#define PMU_GLB_RST_FRC_SW_CLR_CPU1_CLR_VAL(w)   (((w) & 0x00000020) >> 5)
+#define PMU_GLB_RST_FRC_SW_CLR_CPU1_CLR_SET(w)   w |= ( 0x1 << 5)
+#define PMU_GLB_RST_FRC_SW_CLR_CPU1_CLR_CLR(w)   w &= ~( 0x1 << 5)
+
+#define PMU_GLB_RST_FRC_SW_CLR_CPU0_CLR_POS      4
+#define PMU_GLB_RST_FRC_SW_CLR_CPU0_CLR_LEN      1
+#define PMU_GLB_RST_FRC_SW_CLR_CPU0_CLR_MASK     0x00000010
+#define PMU_GLB_RST_FRC_SW_CLR_CPU0_CLR_VAL(w)   (((w) & 0x00000010) >> 4)
+#define PMU_GLB_RST_FRC_SW_CLR_CPU0_CLR_SET(w)   w |= ( 0x1 << 4)
+#define PMU_GLB_RST_FRC_SW_CLR_CPU0_CLR_CLR(w)   w &= ~( 0x1 << 4)
+
+#define PMU_GLB_RST_FRC_SW_CLR_DSP_CLR_POS      3
+#define PMU_GLB_RST_FRC_SW_CLR_DSP_CLR_LEN      1
+#define PMU_GLB_RST_FRC_SW_CLR_DSP_CLR_MASK     0x00000008
+#define PMU_GLB_RST_FRC_SW_CLR_DSP_CLR_VAL(w)   (((w) & 0x00000008) >> 3)
+#define PMU_GLB_RST_FRC_SW_CLR_DSP_CLR_SET(w)   w |= ( 0x1 << 3)
+#define PMU_GLB_RST_FRC_SW_CLR_DSP_CLR_CLR(w)   w &= ~( 0x1 << 3)
+
+#define PMU_GLB_RST_FRC_SW_CLR_VDEC_CLR_POS      2
+#define PMU_GLB_RST_FRC_SW_CLR_VDEC_CLR_LEN      1
+#define PMU_GLB_RST_FRC_SW_CLR_VDEC_CLR_MASK     0x00000004
+#define PMU_GLB_RST_FRC_SW_CLR_VDEC_CLR_VAL(w)   (((w) & 0x00000004) >> 2)
+#define PMU_GLB_RST_FRC_SW_CLR_VDEC_CLR_SET(w)   w |= ( 0x1 << 2)
+#define PMU_GLB_RST_FRC_SW_CLR_VDEC_CLR_CLR(w)   w &= ~( 0x1 << 2)
+
+#define PMU_GLB_RST_FRC_SW_CLR_VENC1_CLR_POS      1
+#define PMU_GLB_RST_FRC_SW_CLR_VENC1_CLR_LEN      1
+#define PMU_GLB_RST_FRC_SW_CLR_VENC1_CLR_MASK     0x00000002
+#define PMU_GLB_RST_FRC_SW_CLR_VENC1_CLR_VAL(w)   (((w) & 0x00000002) >> 1)
+#define PMU_GLB_RST_FRC_SW_CLR_VENC1_CLR_SET(w)   w |= ( 0x1 << 1)
+#define PMU_GLB_RST_FRC_SW_CLR_VENC1_CLR_CLR(w)   w &= ~( 0x1 << 1)
+
+#define PMU_GLB_RST_FRC_SW_CLR_VENC0_CLR_POS      0
+#define PMU_GLB_RST_FRC_SW_CLR_VENC0_CLR_LEN      1
+#define PMU_GLB_RST_FRC_SW_CLR_VENC0_CLR_MASK     0x00000001
+#define PMU_GLB_RST_FRC_SW_CLR_VENC0_CLR_VAL(w)   (((w) & 0x00000001) >> 0)
+#define PMU_GLB_RST_FRC_SW_CLR_VENC0_CLR_SET(w)   w |= ( 0x1 << 0)
+#define PMU_GLB_RST_FRC_SW_CLR_VENC0_CLR_CLR(w)   w &= ~( 0x1 << 0)
+
+// REGISTER : RST_FRC_SW1_SET
+
+#define PMU_GLB_RST_FRC_SW1_SET_ADDR      PMU_GLB_BASE_ADDR + 0x214
+#define PMU_GLB_RST_FRC_SW1_SET_RSTVAL    0x0
+#define PMU_GLB_RST_FRC_SW1_SET_ALL1      0x0
+#define PMU_GLB_RST_FRC_SW1_SET_ALL0      0x0
+#define PMU_GLB_RST_FRC_SW1_SET_ALL5A     0x0
+#define PMU_GLB_RST_FRC_SW1_SET_ALLA5     0x0
+
+// FIELD IN REGISTER : RST_FRC_SW1_SET
+
+#define PMU_GLB_RST_FRC_SW1_SET_SEN_SET_POS      18
+#define PMU_GLB_RST_FRC_SW1_SET_SEN_SET_LEN      1
+#define PMU_GLB_RST_FRC_SW1_SET_SEN_SET_MASK     0x00040000
+#define PMU_GLB_RST_FRC_SW1_SET_SEN_SET_VAL(w)   (((w) & 0x00040000) >> 18)
+#define PMU_GLB_RST_FRC_SW1_SET_SEN_SET_SET(w)   w |= ( 0x1 << 18)
+#define PMU_GLB_RST_FRC_SW1_SET_SEN_SET_CLR(w)   w &= ~( 0x1 << 18)
+
+#define PMU_GLB_RST_FRC_SW1_SET_ISP_SET_POS      17
+#define PMU_GLB_RST_FRC_SW1_SET_ISP_SET_LEN      1
+#define PMU_GLB_RST_FRC_SW1_SET_ISP_SET_MASK     0x00020000
+#define PMU_GLB_RST_FRC_SW1_SET_ISP_SET_VAL(w)   (((w) & 0x00020000) >> 17)
+#define PMU_GLB_RST_FRC_SW1_SET_ISP_SET_SET(w)   w |= ( 0x1 << 17)
+#define PMU_GLB_RST_FRC_SW1_SET_ISP_SET_CLR(w)   w &= ~( 0x1 << 17)
+
+#define PMU_GLB_RST_FRC_SW1_SET_CPU_SET_POS      16
+#define PMU_GLB_RST_FRC_SW1_SET_CPU_SET_LEN      1
+#define PMU_GLB_RST_FRC_SW1_SET_CPU_SET_MASK     0x00010000
+#define PMU_GLB_RST_FRC_SW1_SET_CPU_SET_VAL(w)   (((w) & 0x00010000) >> 16)
+#define PMU_GLB_RST_FRC_SW1_SET_CPU_SET_SET(w)   w |= ( 0x1 << 16)
+#define PMU_GLB_RST_FRC_SW1_SET_CPU_SET_CLR(w)   w &= ~( 0x1 << 16)
+
+#define PMU_GLB_RST_FRC_SW1_SET_NPU_SET_POS      15
+#define PMU_GLB_RST_FRC_SW1_SET_NPU_SET_LEN      1
+#define PMU_GLB_RST_FRC_SW1_SET_NPU_SET_MASK     0x00008000
+#define PMU_GLB_RST_FRC_SW1_SET_NPU_SET_VAL(w)   (((w) & 0x00008000) >> 15)
+#define PMU_GLB_RST_FRC_SW1_SET_NPU_SET_SET(w)   w |= ( 0x1 << 15)
+#define PMU_GLB_RST_FRC_SW1_SET_NPU_SET_CLR(w)   w &= ~( 0x1 << 15)
+
+#define PMU_GLB_RST_FRC_SW1_SET_N8_SET_POS      14
+#define PMU_GLB_RST_FRC_SW1_SET_N8_SET_LEN      1
+#define PMU_GLB_RST_FRC_SW1_SET_N8_SET_MASK     0x00004000
+#define PMU_GLB_RST_FRC_SW1_SET_N8_SET_VAL(w)   (((w) & 0x00004000) >> 14)
+#define PMU_GLB_RST_FRC_SW1_SET_N8_SET_SET(w)   w |= ( 0x1 << 14)
+#define PMU_GLB_RST_FRC_SW1_SET_N8_SET_CLR(w)   w &= ~( 0x1 << 14)
+
+#define PMU_GLB_RST_FRC_SW1_SET_N7_SET_POS      13
+#define PMU_GLB_RST_FRC_SW1_SET_N7_SET_LEN      1
+#define PMU_GLB_RST_FRC_SW1_SET_N7_SET_MASK     0x00002000
+#define PMU_GLB_RST_FRC_SW1_SET_N7_SET_VAL(w)   (((w) & 0x00002000) >> 13)
+#define PMU_GLB_RST_FRC_SW1_SET_N7_SET_SET(w)   w |= ( 0x1 << 13)
+#define PMU_GLB_RST_FRC_SW1_SET_N7_SET_CLR(w)   w &= ~( 0x1 << 13)
+
+#define PMU_GLB_RST_FRC_SW1_SET_N6_SET_POS      12
+#define PMU_GLB_RST_FRC_SW1_SET_N6_SET_LEN      1
+#define PMU_GLB_RST_FRC_SW1_SET_N6_SET_MASK     0x00001000
+#define PMU_GLB_RST_FRC_SW1_SET_N6_SET_VAL(w)   (((w) & 0x00001000) >> 12)
+#define PMU_GLB_RST_FRC_SW1_SET_N6_SET_SET(w)   w |= ( 0x1 << 12)
+#define PMU_GLB_RST_FRC_SW1_SET_N6_SET_CLR(w)   w &= ~( 0x1 << 12)
+
+#define PMU_GLB_RST_FRC_SW1_SET_N5_SET_POS      11
+#define PMU_GLB_RST_FRC_SW1_SET_N5_SET_LEN      1
+#define PMU_GLB_RST_FRC_SW1_SET_N5_SET_MASK     0x00000800
+#define PMU_GLB_RST_FRC_SW1_SET_N5_SET_VAL(w)   (((w) & 0x00000800) >> 11)
+#define PMU_GLB_RST_FRC_SW1_SET_N5_SET_SET(w)   w |= ( 0x1 << 11)
+#define PMU_GLB_RST_FRC_SW1_SET_N5_SET_CLR(w)   w &= ~( 0x1 << 11)
+
+#define PMU_GLB_RST_FRC_SW1_SET_N4_SET_POS      10
+#define PMU_GLB_RST_FRC_SW1_SET_N4_SET_LEN      1
+#define PMU_GLB_RST_FRC_SW1_SET_N4_SET_MASK     0x00000400
+#define PMU_GLB_RST_FRC_SW1_SET_N4_SET_VAL(w)   (((w) & 0x00000400) >> 10)
+#define PMU_GLB_RST_FRC_SW1_SET_N4_SET_SET(w)   w |= ( 0x1 << 10)
+#define PMU_GLB_RST_FRC_SW1_SET_N4_SET_CLR(w)   w &= ~( 0x1 << 10)
+
+#define PMU_GLB_RST_FRC_SW1_SET_N3_SET_POS      9
+#define PMU_GLB_RST_FRC_SW1_SET_N3_SET_LEN      1
+#define PMU_GLB_RST_FRC_SW1_SET_N3_SET_MASK     0x00000200
+#define PMU_GLB_RST_FRC_SW1_SET_N3_SET_VAL(w)   (((w) & 0x00000200) >> 9)
+#define PMU_GLB_RST_FRC_SW1_SET_N3_SET_SET(w)   w |= ( 0x1 << 9)
+#define PMU_GLB_RST_FRC_SW1_SET_N3_SET_CLR(w)   w &= ~( 0x1 << 9)
+
+#define PMU_GLB_RST_FRC_SW1_SET_N2_SET_POS      8
+#define PMU_GLB_RST_FRC_SW1_SET_N2_SET_LEN      1
+#define PMU_GLB_RST_FRC_SW1_SET_N2_SET_MASK     0x00000100
+#define PMU_GLB_RST_FRC_SW1_SET_N2_SET_VAL(w)   (((w) & 0x00000100) >> 8)
+#define PMU_GLB_RST_FRC_SW1_SET_N2_SET_SET(w)   w |= ( 0x1 << 8)
+#define PMU_GLB_RST_FRC_SW1_SET_N2_SET_CLR(w)   w &= ~( 0x1 << 8)
+
+#define PMU_GLB_RST_FRC_SW1_SET_N1_SET_POS      7
+#define PMU_GLB_RST_FRC_SW1_SET_N1_SET_LEN      1
+#define PMU_GLB_RST_FRC_SW1_SET_N1_SET_MASK     0x00000080
+#define PMU_GLB_RST_FRC_SW1_SET_N1_SET_VAL(w)   (((w) & 0x00000080) >> 7)
+#define PMU_GLB_RST_FRC_SW1_SET_N1_SET_SET(w)   w |= ( 0x1 << 7)
+#define PMU_GLB_RST_FRC_SW1_SET_N1_SET_CLR(w)   w &= ~( 0x1 << 7)
+
+#define PMU_GLB_RST_FRC_SW1_SET_N0_SET_POS      6
+#define PMU_GLB_RST_FRC_SW1_SET_N0_SET_LEN      1
+#define PMU_GLB_RST_FRC_SW1_SET_N0_SET_MASK     0x00000040
+#define PMU_GLB_RST_FRC_SW1_SET_N0_SET_VAL(w)   (((w) & 0x00000040) >> 6)
+#define PMU_GLB_RST_FRC_SW1_SET_N0_SET_SET(w)   w |= ( 0x1 << 6)
+#define PMU_GLB_RST_FRC_SW1_SET_N0_SET_CLR(w)   w &= ~( 0x1 << 6)
+
+#define PMU_GLB_RST_FRC_SW1_SET_MM_SET_POS      5
+#define PMU_GLB_RST_FRC_SW1_SET_MM_SET_LEN      1
+#define PMU_GLB_RST_FRC_SW1_SET_MM_SET_MASK     0x00000020
+#define PMU_GLB_RST_FRC_SW1_SET_MM_SET_VAL(w)   (((w) & 0x00000020) >> 5)
+#define PMU_GLB_RST_FRC_SW1_SET_MM_SET_SET(w)   w |= ( 0x1 << 5)
+#define PMU_GLB_RST_FRC_SW1_SET_MM_SET_CLR(w)   w &= ~( 0x1 << 5)
+
+#define PMU_GLB_RST_FRC_SW1_SET_PERIP_SET_POS      4
+#define PMU_GLB_RST_FRC_SW1_SET_PERIP_SET_LEN      1
+#define PMU_GLB_RST_FRC_SW1_SET_PERIP_SET_MASK     0x00000010
+#define PMU_GLB_RST_FRC_SW1_SET_PERIP_SET_VAL(w)   (((w) & 0x00000010) >> 4)
+#define PMU_GLB_RST_FRC_SW1_SET_PERIP_SET_SET(w)   w |= ( 0x1 << 4)
+#define PMU_GLB_RST_FRC_SW1_SET_PERIP_SET_CLR(w)   w &= ~( 0x1 << 4)
+
+#define PMU_GLB_RST_FRC_SW1_SET_PIPE_SET_POS      3
+#define PMU_GLB_RST_FRC_SW1_SET_PIPE_SET_LEN      1
+#define PMU_GLB_RST_FRC_SW1_SET_PIPE_SET_MASK     0x00000008
+#define PMU_GLB_RST_FRC_SW1_SET_PIPE_SET_VAL(w)   (((w) & 0x00000008) >> 3)
+#define PMU_GLB_RST_FRC_SW1_SET_PIPE_SET_SET(w)   w |= ( 0x1 << 3)
+#define PMU_GLB_RST_FRC_SW1_SET_PIPE_SET_CLR(w)   w &= ~( 0x1 << 3)
+
+#define PMU_GLB_RST_FRC_SW1_SET_FLASH_SET_POS      2
+#define PMU_GLB_RST_FRC_SW1_SET_FLASH_SET_LEN      1
+#define PMU_GLB_RST_FRC_SW1_SET_FLASH_SET_MASK     0x00000004
+#define PMU_GLB_RST_FRC_SW1_SET_FLASH_SET_VAL(w)   (((w) & 0x00000004) >> 2)
+#define PMU_GLB_RST_FRC_SW1_SET_FLASH_SET_SET(w)   w |= ( 0x1 << 2)
+#define PMU_GLB_RST_FRC_SW1_SET_FLASH_SET_CLR(w)   w &= ~( 0x1 << 2)
+
+#define PMU_GLB_RST_FRC_SW1_SET_DDR1_SET_POS      1
+#define PMU_GLB_RST_FRC_SW1_SET_DDR1_SET_LEN      1
+#define PMU_GLB_RST_FRC_SW1_SET_DDR1_SET_MASK     0x00000002
+#define PMU_GLB_RST_FRC_SW1_SET_DDR1_SET_VAL(w)   (((w) & 0x00000002) >> 1)
+#define PMU_GLB_RST_FRC_SW1_SET_DDR1_SET_SET(w)   w |= ( 0x1 << 1)
+#define PMU_GLB_RST_FRC_SW1_SET_DDR1_SET_CLR(w)   w &= ~( 0x1 << 1)
+
+#define PMU_GLB_RST_FRC_SW1_SET_DDR0_SET_POS      0
+#define PMU_GLB_RST_FRC_SW1_SET_DDR0_SET_LEN      1
+#define PMU_GLB_RST_FRC_SW1_SET_DDR0_SET_MASK     0x00000001
+#define PMU_GLB_RST_FRC_SW1_SET_DDR0_SET_VAL(w)   (((w) & 0x00000001) >> 0)
+#define PMU_GLB_RST_FRC_SW1_SET_DDR0_SET_SET(w)   w |= ( 0x1 << 0)
+#define PMU_GLB_RST_FRC_SW1_SET_DDR0_SET_CLR(w)   w &= ~( 0x1 << 0)
+
+// REGISTER : RST_FRC_SW1_CLR
+
+#define PMU_GLB_RST_FRC_SW1_CLR_ADDR      PMU_GLB_BASE_ADDR + 0x218
+#define PMU_GLB_RST_FRC_SW1_CLR_RSTVAL    0x0
+#define PMU_GLB_RST_FRC_SW1_CLR_ALL1      0x0
+#define PMU_GLB_RST_FRC_SW1_CLR_ALL0      0x0
+#define PMU_GLB_RST_FRC_SW1_CLR_ALL5A     0x0
+#define PMU_GLB_RST_FRC_SW1_CLR_ALLA5     0x0
+
+// FIELD IN REGISTER : RST_FRC_SW1_CLR
+
+#define PMU_GLB_RST_FRC_SW1_CLR_SEN_CLR_POS      18
+#define PMU_GLB_RST_FRC_SW1_CLR_SEN_CLR_LEN      1
+#define PMU_GLB_RST_FRC_SW1_CLR_SEN_CLR_MASK     0x00040000
+#define PMU_GLB_RST_FRC_SW1_CLR_SEN_CLR_VAL(w)   (((w) & 0x00040000) >> 18)
+#define PMU_GLB_RST_FRC_SW1_CLR_SEN_CLR_SET(w)   w |= ( 0x1 << 18)
+#define PMU_GLB_RST_FRC_SW1_CLR_SEN_CLR_CLR(w)   w &= ~( 0x1 << 18)
+
+#define PMU_GLB_RST_FRC_SW1_CLR_ISP_CLR_POS      17
+#define PMU_GLB_RST_FRC_SW1_CLR_ISP_CLR_LEN      1
+#define PMU_GLB_RST_FRC_SW1_CLR_ISP_CLR_MASK     0x00020000
+#define PMU_GLB_RST_FRC_SW1_CLR_ISP_CLR_VAL(w)   (((w) & 0x00020000) >> 17)
+#define PMU_GLB_RST_FRC_SW1_CLR_ISP_CLR_SET(w)   w |= ( 0x1 << 17)
+#define PMU_GLB_RST_FRC_SW1_CLR_ISP_CLR_CLR(w)   w &= ~( 0x1 << 17)
+
+#define PMU_GLB_RST_FRC_SW1_CLR_CPU_CLR_POS      16
+#define PMU_GLB_RST_FRC_SW1_CLR_CPU_CLR_LEN      1
+#define PMU_GLB_RST_FRC_SW1_CLR_CPU_CLR_MASK     0x00010000
+#define PMU_GLB_RST_FRC_SW1_CLR_CPU_CLR_VAL(w)   (((w) & 0x00010000) >> 16)
+#define PMU_GLB_RST_FRC_SW1_CLR_CPU_CLR_SET(w)   w |= ( 0x1 << 16)
+#define PMU_GLB_RST_FRC_SW1_CLR_CPU_CLR_CLR(w)   w &= ~( 0x1 << 16)
+
+#define PMU_GLB_RST_FRC_SW1_CLR_NPU_CLR_POS      15
+#define PMU_GLB_RST_FRC_SW1_CLR_NPU_CLR_LEN      1
+#define PMU_GLB_RST_FRC_SW1_CLR_NPU_CLR_MASK     0x00008000
+#define PMU_GLB_RST_FRC_SW1_CLR_NPU_CLR_VAL(w)   (((w) & 0x00008000) >> 15)
+#define PMU_GLB_RST_FRC_SW1_CLR_NPU_CLR_SET(w)   w |= ( 0x1 << 15)
+#define PMU_GLB_RST_FRC_SW1_CLR_NPU_CLR_CLR(w)   w &= ~( 0x1 << 15)
+
+#define PMU_GLB_RST_FRC_SW1_CLR_N8_CLR_POS      14
+#define PMU_GLB_RST_FRC_SW1_CLR_N8_CLR_LEN      1
+#define PMU_GLB_RST_FRC_SW1_CLR_N8_CLR_MASK     0x00004000
+#define PMU_GLB_RST_FRC_SW1_CLR_N8_CLR_VAL(w)   (((w) & 0x00004000) >> 14)
+#define PMU_GLB_RST_FRC_SW1_CLR_N8_CLR_SET(w)   w |= ( 0x1 << 14)
+#define PMU_GLB_RST_FRC_SW1_CLR_N8_CLR_CLR(w)   w &= ~( 0x1 << 14)
+
+#define PMU_GLB_RST_FRC_SW1_CLR_N7_CLR_POS      13
+#define PMU_GLB_RST_FRC_SW1_CLR_N7_CLR_LEN      1
+#define PMU_GLB_RST_FRC_SW1_CLR_N7_CLR_MASK     0x00002000
+#define PMU_GLB_RST_FRC_SW1_CLR_N7_CLR_VAL(w)   (((w) & 0x00002000) >> 13)
+#define PMU_GLB_RST_FRC_SW1_CLR_N7_CLR_SET(w)   w |= ( 0x1 << 13)
+#define PMU_GLB_RST_FRC_SW1_CLR_N7_CLR_CLR(w)   w &= ~( 0x1 << 13)
+
+#define PMU_GLB_RST_FRC_SW1_CLR_N6_CLR_POS      12
+#define PMU_GLB_RST_FRC_SW1_CLR_N6_CLR_LEN      1
+#define PMU_GLB_RST_FRC_SW1_CLR_N6_CLR_MASK     0x00001000
+#define PMU_GLB_RST_FRC_SW1_CLR_N6_CLR_VAL(w)   (((w) & 0x00001000) >> 12)
+#define PMU_GLB_RST_FRC_SW1_CLR_N6_CLR_SET(w)   w |= ( 0x1 << 12)
+#define PMU_GLB_RST_FRC_SW1_CLR_N6_CLR_CLR(w)   w &= ~( 0x1 << 12)
+
+#define PMU_GLB_RST_FRC_SW1_CLR_N5_CLR_POS      11
+#define PMU_GLB_RST_FRC_SW1_CLR_N5_CLR_LEN      1
+#define PMU_GLB_RST_FRC_SW1_CLR_N5_CLR_MASK     0x00000800
+#define PMU_GLB_RST_FRC_SW1_CLR_N5_CLR_VAL(w)   (((w) & 0x00000800) >> 11)
+#define PMU_GLB_RST_FRC_SW1_CLR_N5_CLR_SET(w)   w |= ( 0x1 << 11)
+#define PMU_GLB_RST_FRC_SW1_CLR_N5_CLR_CLR(w)   w &= ~( 0x1 << 11)
+
+#define PMU_GLB_RST_FRC_SW1_CLR_N4_CLR_POS      10
+#define PMU_GLB_RST_FRC_SW1_CLR_N4_CLR_LEN      1
+#define PMU_GLB_RST_FRC_SW1_CLR_N4_CLR_MASK     0x00000400
+#define PMU_GLB_RST_FRC_SW1_CLR_N4_CLR_VAL(w)   (((w) & 0x00000400) >> 10)
+#define PMU_GLB_RST_FRC_SW1_CLR_N4_CLR_SET(w)   w |= ( 0x1 << 10)
+#define PMU_GLB_RST_FRC_SW1_CLR_N4_CLR_CLR(w)   w &= ~( 0x1 << 10)
+
+#define PMU_GLB_RST_FRC_SW1_CLR_N3_CLR_POS      9
+#define PMU_GLB_RST_FRC_SW1_CLR_N3_CLR_LEN      1
+#define PMU_GLB_RST_FRC_SW1_CLR_N3_CLR_MASK     0x00000200
+#define PMU_GLB_RST_FRC_SW1_CLR_N3_CLR_VAL(w)   (((w) & 0x00000200) >> 9)
+#define PMU_GLB_RST_FRC_SW1_CLR_N3_CLR_SET(w)   w |= ( 0x1 << 9)
+#define PMU_GLB_RST_FRC_SW1_CLR_N3_CLR_CLR(w)   w &= ~( 0x1 << 9)
+
+#define PMU_GLB_RST_FRC_SW1_CLR_N2_CLR_POS      8
+#define PMU_GLB_RST_FRC_SW1_CLR_N2_CLR_LEN      1
+#define PMU_GLB_RST_FRC_SW1_CLR_N2_CLR_MASK     0x00000100
+#define PMU_GLB_RST_FRC_SW1_CLR_N2_CLR_VAL(w)   (((w) & 0x00000100) >> 8)
+#define PMU_GLB_RST_FRC_SW1_CLR_N2_CLR_SET(w)   w |= ( 0x1 << 8)
+#define PMU_GLB_RST_FRC_SW1_CLR_N2_CLR_CLR(w)   w &= ~( 0x1 << 8)
+
+#define PMU_GLB_RST_FRC_SW1_CLR_N1_CLR_POS      7
+#define PMU_GLB_RST_FRC_SW1_CLR_N1_CLR_LEN      1
+#define PMU_GLB_RST_FRC_SW1_CLR_N1_CLR_MASK     0x00000080
+#define PMU_GLB_RST_FRC_SW1_CLR_N1_CLR_VAL(w)   (((w) & 0x00000080) >> 7)
+#define PMU_GLB_RST_FRC_SW1_CLR_N1_CLR_SET(w)   w |= ( 0x1 << 7)
+#define PMU_GLB_RST_FRC_SW1_CLR_N1_CLR_CLR(w)   w &= ~( 0x1 << 7)
+
+#define PMU_GLB_RST_FRC_SW1_CLR_N0_CLR_POS      6
+#define PMU_GLB_RST_FRC_SW1_CLR_N0_CLR_LEN      1
+#define PMU_GLB_RST_FRC_SW1_CLR_N0_CLR_MASK     0x00000040
+#define PMU_GLB_RST_FRC_SW1_CLR_N0_CLR_VAL(w)   (((w) & 0x00000040) >> 6)
+#define PMU_GLB_RST_FRC_SW1_CLR_N0_CLR_SET(w)   w |= ( 0x1 << 6)
+#define PMU_GLB_RST_FRC_SW1_CLR_N0_CLR_CLR(w)   w &= ~( 0x1 << 6)
+
+#define PMU_GLB_RST_FRC_SW1_CLR_MM_CLR_POS      5
+#define PMU_GLB_RST_FRC_SW1_CLR_MM_CLR_LEN      1
+#define PMU_GLB_RST_FRC_SW1_CLR_MM_CLR_MASK     0x00000020
+#define PMU_GLB_RST_FRC_SW1_CLR_MM_CLR_VAL(w)   (((w) & 0x00000020) >> 5)
+#define PMU_GLB_RST_FRC_SW1_CLR_MM_CLR_SET(w)   w |= ( 0x1 << 5)
+#define PMU_GLB_RST_FRC_SW1_CLR_MM_CLR_CLR(w)   w &= ~( 0x1 << 5)
+
+#define PMU_GLB_RST_FRC_SW1_CLR_PERIP_CLR_POS      4
+#define PMU_GLB_RST_FRC_SW1_CLR_PERIP_CLR_LEN      1
+#define PMU_GLB_RST_FRC_SW1_CLR_PERIP_CLR_MASK     0x00000010
+#define PMU_GLB_RST_FRC_SW1_CLR_PERIP_CLR_VAL(w)   (((w) & 0x00000010) >> 4)
+#define PMU_GLB_RST_FRC_SW1_CLR_PERIP_CLR_SET(w)   w |= ( 0x1 << 4)
+#define PMU_GLB_RST_FRC_SW1_CLR_PERIP_CLR_CLR(w)   w &= ~( 0x1 << 4)
+
+#define PMU_GLB_RST_FRC_SW1_CLR_PIPE_CLR_POS      3
+#define PMU_GLB_RST_FRC_SW1_CLR_PIPE_CLR_LEN      1
+#define PMU_GLB_RST_FRC_SW1_CLR_PIPE_CLR_MASK     0x00000008
+#define PMU_GLB_RST_FRC_SW1_CLR_PIPE_CLR_VAL(w)   (((w) & 0x00000008) >> 3)
+#define PMU_GLB_RST_FRC_SW1_CLR_PIPE_CLR_SET(w)   w |= ( 0x1 << 3)
+#define PMU_GLB_RST_FRC_SW1_CLR_PIPE_CLR_CLR(w)   w &= ~( 0x1 << 3)
+
+#define PMU_GLB_RST_FRC_SW1_CLR_FLASH_CLR_POS      2
+#define PMU_GLB_RST_FRC_SW1_CLR_FLASH_CLR_LEN      1
+#define PMU_GLB_RST_FRC_SW1_CLR_FLASH_CLR_MASK     0x00000004
+#define PMU_GLB_RST_FRC_SW1_CLR_FLASH_CLR_VAL(w)   (((w) & 0x00000004) >> 2)
+#define PMU_GLB_RST_FRC_SW1_CLR_FLASH_CLR_SET(w)   w |= ( 0x1 << 2)
+#define PMU_GLB_RST_FRC_SW1_CLR_FLASH_CLR_CLR(w)   w &= ~( 0x1 << 2)
+
+#define PMU_GLB_RST_FRC_SW1_CLR_DDR1_CLR_POS      1
+#define PMU_GLB_RST_FRC_SW1_CLR_DDR1_CLR_LEN      1
+#define PMU_GLB_RST_FRC_SW1_CLR_DDR1_CLR_MASK     0x00000002
+#define PMU_GLB_RST_FRC_SW1_CLR_DDR1_CLR_VAL(w)   (((w) & 0x00000002) >> 1)
+#define PMU_GLB_RST_FRC_SW1_CLR_DDR1_CLR_SET(w)   w |= ( 0x1 << 1)
+#define PMU_GLB_RST_FRC_SW1_CLR_DDR1_CLR_CLR(w)   w &= ~( 0x1 << 1)
+
+#define PMU_GLB_RST_FRC_SW1_CLR_DDR0_CLR_POS      0
+#define PMU_GLB_RST_FRC_SW1_CLR_DDR0_CLR_LEN      1
+#define PMU_GLB_RST_FRC_SW1_CLR_DDR0_CLR_MASK     0x00000001
+#define PMU_GLB_RST_FRC_SW1_CLR_DDR0_CLR_VAL(w)   (((w) & 0x00000001) >> 0)
+#define PMU_GLB_RST_FRC_SW1_CLR_DDR0_CLR_SET(w)   w |= ( 0x1 << 0)
+#define PMU_GLB_RST_FRC_SW1_CLR_DDR0_CLR_CLR(w)   w &= ~( 0x1 << 0)
+
+// REGISTER : LIGHT_SLEEP_FRC_SET
+
+#define PMU_GLB_LIGHT_SLEEP_FRC_SET_ADDR      PMU_GLB_BASE_ADDR + 0x21C
+#define PMU_GLB_LIGHT_SLEEP_FRC_SET_RSTVAL    0x0
+#define PMU_GLB_LIGHT_SLEEP_FRC_SET_ALL1      0x0
+#define PMU_GLB_LIGHT_SLEEP_FRC_SET_ALL0      0x0
+#define PMU_GLB_LIGHT_SLEEP_FRC_SET_ALL5A     0x0
+#define PMU_GLB_LIGHT_SLEEP_FRC_SET_ALLA5     0x0
+
+// FIELD IN REGISTER : LIGHT_SLEEP_FRC_SET
+
+#define PMU_GLB_LIGHT_SLEEP_FRC_SET_EN_SET_POS      0
+#define PMU_GLB_LIGHT_SLEEP_FRC_SET_EN_SET_LEN      1
+#define PMU_GLB_LIGHT_SLEEP_FRC_SET_EN_SET_MASK     0x00000001
+#define PMU_GLB_LIGHT_SLEEP_FRC_SET_EN_SET_VAL(w)   (((w) & 0x00000001) >> 0)
+#define PMU_GLB_LIGHT_SLEEP_FRC_SET_EN_SET_SET(w)   w |= ( 0x1 << 0)
+#define PMU_GLB_LIGHT_SLEEP_FRC_SET_EN_SET_CLR(w)   w &= ~( 0x1 << 0)
+
+// REGISTER : LIGHT_SLEEP_FRC_CLR
+
+#define PMU_GLB_LIGHT_SLEEP_FRC_CLR_ADDR      PMU_GLB_BASE_ADDR + 0x220
+#define PMU_GLB_LIGHT_SLEEP_FRC_CLR_RSTVAL    0x0
+#define PMU_GLB_LIGHT_SLEEP_FRC_CLR_ALL1      0x0
+#define PMU_GLB_LIGHT_SLEEP_FRC_CLR_ALL0      0x0
+#define PMU_GLB_LIGHT_SLEEP_FRC_CLR_ALL5A     0x0
+#define PMU_GLB_LIGHT_SLEEP_FRC_CLR_ALLA5     0x0
+
+// FIELD IN REGISTER : LIGHT_SLEEP_FRC_CLR
+
+#define PMU_GLB_LIGHT_SLEEP_FRC_CLR_EN_CLR_POS      0
+#define PMU_GLB_LIGHT_SLEEP_FRC_CLR_EN_CLR_LEN      1
+#define PMU_GLB_LIGHT_SLEEP_FRC_CLR_EN_CLR_MASK     0x00000001
+#define PMU_GLB_LIGHT_SLEEP_FRC_CLR_EN_CLR_VAL(w)   (((w) & 0x00000001) >> 0)
+#define PMU_GLB_LIGHT_SLEEP_FRC_CLR_EN_CLR_SET(w)   w |= ( 0x1 << 0)
+#define PMU_GLB_LIGHT_SLEEP_FRC_CLR_EN_CLR_CLR(w)   w &= ~( 0x1 << 0)
+
+// REGISTER : LIGHT_SLEEP_SW_SET
+
+#define PMU_GLB_LIGHT_SLEEP_SW_SET_ADDR      PMU_GLB_BASE_ADDR + 0x224
+#define PMU_GLB_LIGHT_SLEEP_SW_SET_RSTVAL    0x0
+#define PMU_GLB_LIGHT_SLEEP_SW_SET_ALL1      0x0
+#define PMU_GLB_LIGHT_SLEEP_SW_SET_ALL0      0x0
+#define PMU_GLB_LIGHT_SLEEP_SW_SET_ALL5A     0x0
+#define PMU_GLB_LIGHT_SLEEP_SW_SET_ALLA5     0x0
+
+// FIELD IN REGISTER : LIGHT_SLEEP_SW_SET
+
+#define PMU_GLB_LIGHT_SLEEP_SW_SET_EN_SET_POS      0
+#define PMU_GLB_LIGHT_SLEEP_SW_SET_EN_SET_LEN      1
+#define PMU_GLB_LIGHT_SLEEP_SW_SET_EN_SET_MASK     0x00000001
+#define PMU_GLB_LIGHT_SLEEP_SW_SET_EN_SET_VAL(w)   (((w) & 0x00000001) >> 0)
+#define PMU_GLB_LIGHT_SLEEP_SW_SET_EN_SET_SET(w)   w |= ( 0x1 << 0)
+#define PMU_GLB_LIGHT_SLEEP_SW_SET_EN_SET_CLR(w)   w &= ~( 0x1 << 0)
+
+// REGISTER : LIGHT_SLEEP_SW_CLR
+
+#define PMU_GLB_LIGHT_SLEEP_SW_CLR_ADDR      PMU_GLB_BASE_ADDR + 0x228
+#define PMU_GLB_LIGHT_SLEEP_SW_CLR_RSTVAL    0x0
+#define PMU_GLB_LIGHT_SLEEP_SW_CLR_ALL1      0x0
+#define PMU_GLB_LIGHT_SLEEP_SW_CLR_ALL0      0x0
+#define PMU_GLB_LIGHT_SLEEP_SW_CLR_ALL5A     0x0
+#define PMU_GLB_LIGHT_SLEEP_SW_CLR_ALLA5     0x0
+
+// FIELD IN REGISTER : LIGHT_SLEEP_SW_CLR
+
+#define PMU_GLB_LIGHT_SLEEP_SW_CLR_EN_CLR_POS      0
+#define PMU_GLB_LIGHT_SLEEP_SW_CLR_EN_CLR_LEN      1
+#define PMU_GLB_LIGHT_SLEEP_SW_CLR_EN_CLR_MASK     0x00000001
+#define PMU_GLB_LIGHT_SLEEP_SW_CLR_EN_CLR_VAL(w)   (((w) & 0x00000001) >> 0)
+#define PMU_GLB_LIGHT_SLEEP_SW_CLR_EN_CLR_SET(w)   w |= ( 0x1 << 0)
+#define PMU_GLB_LIGHT_SLEEP_SW_CLR_EN_CLR_CLR(w)   w &= ~( 0x1 << 0)
+
+// REGISTER : MEM_REPAIRE_SET
+
+#define PMU_GLB_MEM_REPAIRE_SET_ADDR      PMU_GLB_BASE_ADDR + 0x22C
+#define PMU_GLB_MEM_REPAIRE_SET_RSTVAL    0x0
+#define PMU_GLB_MEM_REPAIRE_SET_ALL1      0x0
+#define PMU_GLB_MEM_REPAIRE_SET_ALL0      0x0
+#define PMU_GLB_MEM_REPAIRE_SET_ALL5A     0x0
+#define PMU_GLB_MEM_REPAIRE_SET_ALLA5     0x0
+
+// FIELD IN REGISTER : MEM_REPAIRE_SET
+
+#define PMU_GLB_MEM_REPAIRE_SET_BIHR_SET_POS      1
+#define PMU_GLB_MEM_REPAIRE_SET_BIHR_SET_LEN      1
+#define PMU_GLB_MEM_REPAIRE_SET_BIHR_SET_MASK     0x00000002
+#define PMU_GLB_MEM_REPAIRE_SET_BIHR_SET_VAL(w)   (((w) & 0x00000002) >> 1)
+#define PMU_GLB_MEM_REPAIRE_SET_BIHR_SET_SET(w)   w |= ( 0x1 << 1)
+#define PMU_GLB_MEM_REPAIRE_SET_BIHR_SET_CLR(w)   w &= ~( 0x1 << 1)
+
+#define PMU_GLB_MEM_REPAIRE_SET_BISR_SET_POS      0
+#define PMU_GLB_MEM_REPAIRE_SET_BISR_SET_LEN      1
+#define PMU_GLB_MEM_REPAIRE_SET_BISR_SET_MASK     0x00000001
+#define PMU_GLB_MEM_REPAIRE_SET_BISR_SET_VAL(w)   (((w) & 0x00000001) >> 0)
+#define PMU_GLB_MEM_REPAIRE_SET_BISR_SET_SET(w)   w |= ( 0x1 << 0)
+#define PMU_GLB_MEM_REPAIRE_SET_BISR_SET_CLR(w)   w &= ~( 0x1 << 0)
+
+// REGISTER : MEM_REPAIRE_CLR
+
+#define PMU_GLB_MEM_REPAIRE_CLR_ADDR      PMU_GLB_BASE_ADDR + 0x230
+#define PMU_GLB_MEM_REPAIRE_CLR_RSTVAL    0x0
+#define PMU_GLB_MEM_REPAIRE_CLR_ALL1      0x0
+#define PMU_GLB_MEM_REPAIRE_CLR_ALL0      0x0
+#define PMU_GLB_MEM_REPAIRE_CLR_ALL5A     0x0
+#define PMU_GLB_MEM_REPAIRE_CLR_ALLA5     0x0
+
+// FIELD IN REGISTER : MEM_REPAIRE_CLR
+
+#define PMU_GLB_MEM_REPAIRE_CLR_BIHR_CLR_POS      1
+#define PMU_GLB_MEM_REPAIRE_CLR_BIHR_CLR_LEN      1
+#define PMU_GLB_MEM_REPAIRE_CLR_BIHR_CLR_MASK     0x00000002
+#define PMU_GLB_MEM_REPAIRE_CLR_BIHR_CLR_VAL(w)   (((w) & 0x00000002) >> 1)
+#define PMU_GLB_MEM_REPAIRE_CLR_BIHR_CLR_SET(w)   w |= ( 0x1 << 1)
+#define PMU_GLB_MEM_REPAIRE_CLR_BIHR_CLR_CLR(w)   w &= ~( 0x1 << 1)
+
+#define PMU_GLB_MEM_REPAIRE_CLR_BISR_CLR_POS      0
+#define PMU_GLB_MEM_REPAIRE_CLR_BISR_CLR_LEN      1
+#define PMU_GLB_MEM_REPAIRE_CLR_BISR_CLR_MASK     0x00000001
+#define PMU_GLB_MEM_REPAIRE_CLR_BISR_CLR_VAL(w)   (((w) & 0x00000001) >> 0)
+#define PMU_GLB_MEM_REPAIRE_CLR_BISR_CLR_SET(w)   w |= ( 0x1 << 0)
+#define PMU_GLB_MEM_REPAIRE_CLR_BISR_CLR_CLR(w)   w &= ~( 0x1 << 0)
+
+// REGISTER : INT_MASK_SET
+
+#define PMU_GLB_INT_MASK_SET_ADDR      PMU_GLB_BASE_ADDR + 0x234
+#define PMU_GLB_INT_MASK_SET_RSTVAL    0x0
+#define PMU_GLB_INT_MASK_SET_ALL1      0x0
+#define PMU_GLB_INT_MASK_SET_ALL0      0x0
+#define PMU_GLB_INT_MASK_SET_ALL5A     0x0
+#define PMU_GLB_INT_MASK_SET_ALLA5     0x0
+
+// FIELD IN REGISTER : INT_MASK_SET
+
+#define PMU_GLB_INT_MASK_SET_VAL_SET_POS      0
+#define PMU_GLB_INT_MASK_SET_VAL_SET_LEN      32
+#define PMU_GLB_INT_MASK_SET_VAL_SET_MASK     0xFFFFFFFF
+#define PMU_GLB_INT_MASK_SET_VAL_SET_VAL(w)   (((w) & 0xFFFFFFFF) >> 0)
+#define PMU_GLB_INT_MASK_SET_VAL_SET_SET(w)   w |= ( 0xFFFFFFFF << 0)
+#define PMU_GLB_INT_MASK_SET_VAL_SET_CLR(w)   w &= ~( 0xFFFFFFFF << 0)
+
+// REGISTER : INT_MASK_CLR
+
+#define PMU_GLB_INT_MASK_CLR_ADDR      PMU_GLB_BASE_ADDR + 0x238
+#define PMU_GLB_INT_MASK_CLR_RSTVAL    0x0
+#define PMU_GLB_INT_MASK_CLR_ALL1      0x0
+#define PMU_GLB_INT_MASK_CLR_ALL0      0x0
+#define PMU_GLB_INT_MASK_CLR_ALL5A     0x0
+#define PMU_GLB_INT_MASK_CLR_ALLA5     0x0
+
+// FIELD IN REGISTER : INT_MASK_CLR
+
+#define PMU_GLB_INT_MASK_CLR_VAL_CLR_POS      0
+#define PMU_GLB_INT_MASK_CLR_VAL_CLR_LEN      32
+#define PMU_GLB_INT_MASK_CLR_VAL_CLR_MASK     0xFFFFFFFF
+#define PMU_GLB_INT_MASK_CLR_VAL_CLR_VAL(w)   (((w) & 0xFFFFFFFF) >> 0)
+#define PMU_GLB_INT_MASK_CLR_VAL_CLR_SET(w)   w |= ( 0xFFFFFFFF << 0)
+#define PMU_GLB_INT_MASK_CLR_VAL_CLR_CLR(w)   w &= ~( 0xFFFFFFFF << 0)
+
+// REGISTER : INT_MASK1_SET
+
+#define PMU_GLB_INT_MASK1_SET_ADDR      PMU_GLB_BASE_ADDR + 0x23C
+#define PMU_GLB_INT_MASK1_SET_RSTVAL    0x0
+#define PMU_GLB_INT_MASK1_SET_ALL1      0x0
+#define PMU_GLB_INT_MASK1_SET_ALL0      0x0
+#define PMU_GLB_INT_MASK1_SET_ALL5A     0x0
+#define PMU_GLB_INT_MASK1_SET_ALLA5     0x0
+
+// FIELD IN REGISTER : INT_MASK1_SET
+
+#define PMU_GLB_INT_MASK1_SET_VAL_SET_POS      0
+#define PMU_GLB_INT_MASK1_SET_VAL_SET_LEN      32
+#define PMU_GLB_INT_MASK1_SET_VAL_SET_MASK     0xFFFFFFFF
+#define PMU_GLB_INT_MASK1_SET_VAL_SET_VAL(w)   (((w) & 0xFFFFFFFF) >> 0)
+#define PMU_GLB_INT_MASK1_SET_VAL_SET_SET(w)   w |= ( 0xFFFFFFFF << 0)
+#define PMU_GLB_INT_MASK1_SET_VAL_SET_CLR(w)   w &= ~( 0xFFFFFFFF << 0)
+
+// REGISTER : INT_MASK1_CLR
+
+#define PMU_GLB_INT_MASK1_CLR_ADDR      PMU_GLB_BASE_ADDR + 0x240
+#define PMU_GLB_INT_MASK1_CLR_RSTVAL    0x0
+#define PMU_GLB_INT_MASK1_CLR_ALL1      0x0
+#define PMU_GLB_INT_MASK1_CLR_ALL0      0x0
+#define PMU_GLB_INT_MASK1_CLR_ALL5A     0x0
+#define PMU_GLB_INT_MASK1_CLR_ALLA5     0x0
+
+// FIELD IN REGISTER : INT_MASK1_CLR
+
+#define PMU_GLB_INT_MASK1_CLR_VAL_CLR_POS      0
+#define PMU_GLB_INT_MASK1_CLR_VAL_CLR_LEN      32
+#define PMU_GLB_INT_MASK1_CLR_VAL_CLR_MASK     0xFFFFFFFF
+#define PMU_GLB_INT_MASK1_CLR_VAL_CLR_VAL(w)   (((w) & 0xFFFFFFFF) >> 0)
+#define PMU_GLB_INT_MASK1_CLR_VAL_CLR_SET(w)   w |= ( 0xFFFFFFFF << 0)
+#define PMU_GLB_INT_MASK1_CLR_VAL_CLR_CLR(w)   w &= ~( 0xFFFFFFFF << 0)
+
+// REGISTER : INT_MASK2_SET
+
+#define PMU_GLB_INT_MASK2_SET_ADDR      PMU_GLB_BASE_ADDR + 0x244
+#define PMU_GLB_INT_MASK2_SET_RSTVAL    0x0
+#define PMU_GLB_INT_MASK2_SET_ALL1      0x0
+#define PMU_GLB_INT_MASK2_SET_ALL0      0x0
+#define PMU_GLB_INT_MASK2_SET_ALL5A     0x0
+#define PMU_GLB_INT_MASK2_SET_ALLA5     0x0
+
+// FIELD IN REGISTER : INT_MASK2_SET
+
+#define PMU_GLB_INT_MASK2_SET_VAL_SET_POS      0
+#define PMU_GLB_INT_MASK2_SET_VAL_SET_LEN      4
+#define PMU_GLB_INT_MASK2_SET_VAL_SET_MASK     0x0000000F
+#define PMU_GLB_INT_MASK2_SET_VAL_SET_VAL(w)   (((w) & 0x0000000F) >> 0)
+#define PMU_GLB_INT_MASK2_SET_VAL_SET_SET(w)   w |= ( 0xF << 0)
+#define PMU_GLB_INT_MASK2_SET_VAL_SET_CLR(w)   w &= ~( 0xF << 0)
+
+// REGISTER : INT_MASK2_CLR
+
+#define PMU_GLB_INT_MASK2_CLR_ADDR      PMU_GLB_BASE_ADDR + 0x248
+#define PMU_GLB_INT_MASK2_CLR_RSTVAL    0x0
+#define PMU_GLB_INT_MASK2_CLR_ALL1      0x0
+#define PMU_GLB_INT_MASK2_CLR_ALL0      0x0
+#define PMU_GLB_INT_MASK2_CLR_ALL5A     0x0
+#define PMU_GLB_INT_MASK2_CLR_ALLA5     0x0
+
+// FIELD IN REGISTER : INT_MASK2_CLR
+
+#define PMU_GLB_INT_MASK2_CLR_VAL_CLR_POS      0
+#define PMU_GLB_INT_MASK2_CLR_VAL_CLR_LEN      4
+#define PMU_GLB_INT_MASK2_CLR_VAL_CLR_MASK     0x0000000F
+#define PMU_GLB_INT_MASK2_CLR_VAL_CLR_VAL(w)   (((w) & 0x0000000F) >> 0)
+#define PMU_GLB_INT_MASK2_CLR_VAL_CLR_SET(w)   w |= ( 0xF << 0)
+#define PMU_GLB_INT_MASK2_CLR_VAL_CLR_CLR(w)   w &= ~( 0xF << 0)
+
+// REGISTER : INT_CLR_SET
+
+#define PMU_GLB_INT_CLR_SET_ADDR      PMU_GLB_BASE_ADDR + 0x24C
+#define PMU_GLB_INT_CLR_SET_RSTVAL    0x0
+#define PMU_GLB_INT_CLR_SET_ALL1      0x0
+#define PMU_GLB_INT_CLR_SET_ALL0      0x0
+#define PMU_GLB_INT_CLR_SET_ALL5A     0x0
+#define PMU_GLB_INT_CLR_SET_ALLA5     0x0
+
+// FIELD IN REGISTER : INT_CLR_SET
+
+#define PMU_GLB_INT_CLR_SET_VAL_SET_POS      0
+#define PMU_GLB_INT_CLR_SET_VAL_SET_LEN      32
+#define PMU_GLB_INT_CLR_SET_VAL_SET_MASK     0xFFFFFFFF
+#define PMU_GLB_INT_CLR_SET_VAL_SET_VAL(w)   (((w) & 0xFFFFFFFF) >> 0)
+#define PMU_GLB_INT_CLR_SET_VAL_SET_SET(w)   w |= ( 0xFFFFFFFF << 0)
+#define PMU_GLB_INT_CLR_SET_VAL_SET_CLR(w)   w &= ~( 0xFFFFFFFF << 0)
+
+// REGISTER : INT_CLR_CLR
+
+#define PMU_GLB_INT_CLR_CLR_ADDR      PMU_GLB_BASE_ADDR + 0x250
+#define PMU_GLB_INT_CLR_CLR_RSTVAL    0x0
+#define PMU_GLB_INT_CLR_CLR_ALL1      0x0
+#define PMU_GLB_INT_CLR_CLR_ALL0      0x0
+#define PMU_GLB_INT_CLR_CLR_ALL5A     0x0
+#define PMU_GLB_INT_CLR_CLR_ALLA5     0x0
+
+// FIELD IN REGISTER : INT_CLR_CLR
+
+#define PMU_GLB_INT_CLR_CLR_VAL_CLR_POS      0
+#define PMU_GLB_INT_CLR_CLR_VAL_CLR_LEN      32
+#define PMU_GLB_INT_CLR_CLR_VAL_CLR_MASK     0xFFFFFFFF
+#define PMU_GLB_INT_CLR_CLR_VAL_CLR_VAL(w)   (((w) & 0xFFFFFFFF) >> 0)
+#define PMU_GLB_INT_CLR_CLR_VAL_CLR_SET(w)   w |= ( 0xFFFFFFFF << 0)
+#define PMU_GLB_INT_CLR_CLR_VAL_CLR_CLR(w)   w &= ~( 0xFFFFFFFF << 0)
+
+// REGISTER : INT_CLR1_SET
+
+#define PMU_GLB_INT_CLR1_SET_ADDR      PMU_GLB_BASE_ADDR + 0x254
+#define PMU_GLB_INT_CLR1_SET_RSTVAL    0x0
+#define PMU_GLB_INT_CLR1_SET_ALL1      0x0
+#define PMU_GLB_INT_CLR1_SET_ALL0      0x0
+#define PMU_GLB_INT_CLR1_SET_ALL5A     0x0
+#define PMU_GLB_INT_CLR1_SET_ALLA5     0x0
+
+// FIELD IN REGISTER : INT_CLR1_SET
+
+#define PMU_GLB_INT_CLR1_SET_VAL_SET_POS      0
+#define PMU_GLB_INT_CLR1_SET_VAL_SET_LEN      32
+#define PMU_GLB_INT_CLR1_SET_VAL_SET_MASK     0xFFFFFFFF
+#define PMU_GLB_INT_CLR1_SET_VAL_SET_VAL(w)   (((w) & 0xFFFFFFFF) >> 0)
+#define PMU_GLB_INT_CLR1_SET_VAL_SET_SET(w)   w |= ( 0xFFFFFFFF << 0)
+#define PMU_GLB_INT_CLR1_SET_VAL_SET_CLR(w)   w &= ~( 0xFFFFFFFF << 0)
+
+// REGISTER : INT_CLR1_CLR
+
+#define PMU_GLB_INT_CLR1_CLR_ADDR      PMU_GLB_BASE_ADDR + 0x258
+#define PMU_GLB_INT_CLR1_CLR_RSTVAL    0x0
+#define PMU_GLB_INT_CLR1_CLR_ALL1      0x0
+#define PMU_GLB_INT_CLR1_CLR_ALL0      0x0
+#define PMU_GLB_INT_CLR1_CLR_ALL5A     0x0
+#define PMU_GLB_INT_CLR1_CLR_ALLA5     0x0
+
+// FIELD IN REGISTER : INT_CLR1_CLR
+
+#define PMU_GLB_INT_CLR1_CLR_VAL_CLR_POS      0
+#define PMU_GLB_INT_CLR1_CLR_VAL_CLR_LEN      32
+#define PMU_GLB_INT_CLR1_CLR_VAL_CLR_MASK     0xFFFFFFFF
+#define PMU_GLB_INT_CLR1_CLR_VAL_CLR_VAL(w)   (((w) & 0xFFFFFFFF) >> 0)
+#define PMU_GLB_INT_CLR1_CLR_VAL_CLR_SET(w)   w |= ( 0xFFFFFFFF << 0)
+#define PMU_GLB_INT_CLR1_CLR_VAL_CLR_CLR(w)   w &= ~( 0xFFFFFFFF << 0)
+
+// REGISTER : INT_CLR2_SET
+
+#define PMU_GLB_INT_CLR2_SET_ADDR      PMU_GLB_BASE_ADDR + 0x25C
+#define PMU_GLB_INT_CLR2_SET_RSTVAL    0x0
+#define PMU_GLB_INT_CLR2_SET_ALL1      0x0
+#define PMU_GLB_INT_CLR2_SET_ALL0      0x0
+#define PMU_GLB_INT_CLR2_SET_ALL5A     0x0
+#define PMU_GLB_INT_CLR2_SET_ALLA5     0x0
+
+// FIELD IN REGISTER : INT_CLR2_SET
+
+#define PMU_GLB_INT_CLR2_SET_VAL_SET_POS      0
+#define PMU_GLB_INT_CLR2_SET_VAL_SET_LEN      4
+#define PMU_GLB_INT_CLR2_SET_VAL_SET_MASK     0x0000000F
+#define PMU_GLB_INT_CLR2_SET_VAL_SET_VAL(w)   (((w) & 0x0000000F) >> 0)
+#define PMU_GLB_INT_CLR2_SET_VAL_SET_SET(w)   w |= ( 0xF << 0)
+#define PMU_GLB_INT_CLR2_SET_VAL_SET_CLR(w)   w &= ~( 0xF << 0)
+
+// REGISTER : INT_CLR2_CLR
+
+#define PMU_GLB_INT_CLR2_CLR_ADDR      PMU_GLB_BASE_ADDR + 0x260
+#define PMU_GLB_INT_CLR2_CLR_RSTVAL    0x0
+#define PMU_GLB_INT_CLR2_CLR_ALL1      0x0
+#define PMU_GLB_INT_CLR2_CLR_ALL0      0x0
+#define PMU_GLB_INT_CLR2_CLR_ALL5A     0x0
+#define PMU_GLB_INT_CLR2_CLR_ALLA5     0x0
+
+// FIELD IN REGISTER : INT_CLR2_CLR
+
+#define PMU_GLB_INT_CLR2_CLR_VAL_CLR_POS      0
+#define PMU_GLB_INT_CLR2_CLR_VAL_CLR_LEN      4
+#define PMU_GLB_INT_CLR2_CLR_VAL_CLR_MASK     0x0000000F
+#define PMU_GLB_INT_CLR2_CLR_VAL_CLR_VAL(w)   (((w) & 0x0000000F) >> 0)
+#define PMU_GLB_INT_CLR2_CLR_VAL_CLR_SET(w)   w |= ( 0xF << 0)
+#define PMU_GLB_INT_CLR2_CLR_VAL_CLR_CLR(w)   w &= ~( 0xF << 0)
+
+// REGISTER : INT_RAW_SET
+
+#define PMU_GLB_INT_RAW_SET_ADDR      PMU_GLB_BASE_ADDR + 0x264
+#define PMU_GLB_INT_RAW_SET_RSTVAL    0x0
+#define PMU_GLB_INT_RAW_SET_ALL1      0x0
+#define PMU_GLB_INT_RAW_SET_ALL0      0x0
+#define PMU_GLB_INT_RAW_SET_ALL5A     0x0
+#define PMU_GLB_INT_RAW_SET_ALLA5     0x0
+
+// FIELD IN REGISTER : INT_RAW_SET
+
+#define PMU_GLB_INT_RAW_SET_VAL_SET_POS      0
+#define PMU_GLB_INT_RAW_SET_VAL_SET_LEN      32
+#define PMU_GLB_INT_RAW_SET_VAL_SET_MASK     0xFFFFFFFF
+#define PMU_GLB_INT_RAW_SET_VAL_SET_VAL(w)   (((w) & 0xFFFFFFFF) >> 0)
+#define PMU_GLB_INT_RAW_SET_VAL_SET_SET(w)   w |= ( 0xFFFFFFFF << 0)
+#define PMU_GLB_INT_RAW_SET_VAL_SET_CLR(w)   w &= ~( 0xFFFFFFFF << 0)
+
+// REGISTER : INT_RAW_CLR
+
+#define PMU_GLB_INT_RAW_CLR_ADDR      PMU_GLB_BASE_ADDR + 0x268
+#define PMU_GLB_INT_RAW_CLR_RSTVAL    0x0
+#define PMU_GLB_INT_RAW_CLR_ALL1      0x0
+#define PMU_GLB_INT_RAW_CLR_ALL0      0x0
+#define PMU_GLB_INT_RAW_CLR_ALL5A     0x0
+#define PMU_GLB_INT_RAW_CLR_ALLA5     0x0
+
+// FIELD IN REGISTER : INT_RAW_CLR
+
+#define PMU_GLB_INT_RAW_CLR_VAL_CLR_POS      0
+#define PMU_GLB_INT_RAW_CLR_VAL_CLR_LEN      32
+#define PMU_GLB_INT_RAW_CLR_VAL_CLR_MASK     0xFFFFFFFF
+#define PMU_GLB_INT_RAW_CLR_VAL_CLR_VAL(w)   (((w) & 0xFFFFFFFF) >> 0)
+#define PMU_GLB_INT_RAW_CLR_VAL_CLR_SET(w)   w |= ( 0xFFFFFFFF << 0)
+#define PMU_GLB_INT_RAW_CLR_VAL_CLR_CLR(w)   w &= ~( 0xFFFFFFFF << 0)
+
+// REGISTER : INT_RAW1_SET
+
+#define PMU_GLB_INT_RAW1_SET_ADDR      PMU_GLB_BASE_ADDR + 0x26C
+#define PMU_GLB_INT_RAW1_SET_RSTVAL    0x0
+#define PMU_GLB_INT_RAW1_SET_ALL1      0x0
+#define PMU_GLB_INT_RAW1_SET_ALL0      0x0
+#define PMU_GLB_INT_RAW1_SET_ALL5A     0x0
+#define PMU_GLB_INT_RAW1_SET_ALLA5     0x0
+
+// FIELD IN REGISTER : INT_RAW1_SET
+
+#define PMU_GLB_INT_RAW1_SET_VAL_SET_POS      0
+#define PMU_GLB_INT_RAW1_SET_VAL_SET_LEN      32
+#define PMU_GLB_INT_RAW1_SET_VAL_SET_MASK     0xFFFFFFFF
+#define PMU_GLB_INT_RAW1_SET_VAL_SET_VAL(w)   (((w) & 0xFFFFFFFF) >> 0)
+#define PMU_GLB_INT_RAW1_SET_VAL_SET_SET(w)   w |= ( 0xFFFFFFFF << 0)
+#define PMU_GLB_INT_RAW1_SET_VAL_SET_CLR(w)   w &= ~( 0xFFFFFFFF << 0)
+
+// REGISTER : INT_RAW1_CLR
+
+#define PMU_GLB_INT_RAW1_CLR_ADDR      PMU_GLB_BASE_ADDR + 0x270
+#define PMU_GLB_INT_RAW1_CLR_RSTVAL    0x0
+#define PMU_GLB_INT_RAW1_CLR_ALL1      0x0
+#define PMU_GLB_INT_RAW1_CLR_ALL0      0x0
+#define PMU_GLB_INT_RAW1_CLR_ALL5A     0x0
+#define PMU_GLB_INT_RAW1_CLR_ALLA5     0x0
+
+// FIELD IN REGISTER : INT_RAW1_CLR
+
+#define PMU_GLB_INT_RAW1_CLR_VAL_CLR_POS      0
+#define PMU_GLB_INT_RAW1_CLR_VAL_CLR_LEN      32
+#define PMU_GLB_INT_RAW1_CLR_VAL_CLR_MASK     0xFFFFFFFF
+#define PMU_GLB_INT_RAW1_CLR_VAL_CLR_VAL(w)   (((w) & 0xFFFFFFFF) >> 0)
+#define PMU_GLB_INT_RAW1_CLR_VAL_CLR_SET(w)   w |= ( 0xFFFFFFFF << 0)
+#define PMU_GLB_INT_RAW1_CLR_VAL_CLR_CLR(w)   w &= ~( 0xFFFFFFFF << 0)
+
+// REGISTER : INT_RAW2_SET
+
+#define PMU_GLB_INT_RAW2_SET_ADDR      PMU_GLB_BASE_ADDR + 0x274
+#define PMU_GLB_INT_RAW2_SET_RSTVAL    0x0
+#define PMU_GLB_INT_RAW2_SET_ALL1      0x0
+#define PMU_GLB_INT_RAW2_SET_ALL0      0x0
+#define PMU_GLB_INT_RAW2_SET_ALL5A     0x0
+#define PMU_GLB_INT_RAW2_SET_ALLA5     0x0
+
+// FIELD IN REGISTER : INT_RAW2_SET
+
+#define PMU_GLB_INT_RAW2_SET_VAL_SET_POS      0
+#define PMU_GLB_INT_RAW2_SET_VAL_SET_LEN      4
+#define PMU_GLB_INT_RAW2_SET_VAL_SET_MASK     0x0000000F
+#define PMU_GLB_INT_RAW2_SET_VAL_SET_VAL(w)   (((w) & 0x0000000F) >> 0)
+#define PMU_GLB_INT_RAW2_SET_VAL_SET_SET(w)   w |= ( 0xF << 0)
+#define PMU_GLB_INT_RAW2_SET_VAL_SET_CLR(w)   w &= ~( 0xF << 0)
+
+// REGISTER : INT_RAW2_CLR
+
+#define PMU_GLB_INT_RAW2_CLR_ADDR      PMU_GLB_BASE_ADDR + 0x278
+#define PMU_GLB_INT_RAW2_CLR_RSTVAL    0x0
+#define PMU_GLB_INT_RAW2_CLR_ALL1      0x0
+#define PMU_GLB_INT_RAW2_CLR_ALL0      0x0
+#define PMU_GLB_INT_RAW2_CLR_ALL5A     0x0
+#define PMU_GLB_INT_RAW2_CLR_ALLA5     0x0
+
+// FIELD IN REGISTER : INT_RAW2_CLR
+
+#define PMU_GLB_INT_RAW2_CLR_VAL_CLR_POS      0
+#define PMU_GLB_INT_RAW2_CLR_VAL_CLR_LEN      4
+#define PMU_GLB_INT_RAW2_CLR_VAL_CLR_MASK     0x0000000F
+#define PMU_GLB_INT_RAW2_CLR_VAL_CLR_VAL(w)   (((w) & 0x0000000F) >> 0)
+#define PMU_GLB_INT_RAW2_CLR_VAL_CLR_SET(w)   w |= ( 0xF << 0)
+#define PMU_GLB_INT_RAW2_CLR_VAL_CLR_CLR(w)   w &= ~( 0xF << 0)
+
+// REGISTER : INT_STA_SET
+
+#define PMU_GLB_INT_STA_SET_ADDR      PMU_GLB_BASE_ADDR + 0x27C
+#define PMU_GLB_INT_STA_SET_RSTVAL    0x0
+#define PMU_GLB_INT_STA_SET_ALL1      0x0
+#define PMU_GLB_INT_STA_SET_ALL0      0x0
+#define PMU_GLB_INT_STA_SET_ALL5A     0x0
+#define PMU_GLB_INT_STA_SET_ALLA5     0x0
+
+// FIELD IN REGISTER : INT_STA_SET
+
+#define PMU_GLB_INT_STA_SET_VAL_SET_POS      0
+#define PMU_GLB_INT_STA_SET_VAL_SET_LEN      32
+#define PMU_GLB_INT_STA_SET_VAL_SET_MASK     0xFFFFFFFF
+#define PMU_GLB_INT_STA_SET_VAL_SET_VAL(w)   (((w) & 0xFFFFFFFF) >> 0)
+#define PMU_GLB_INT_STA_SET_VAL_SET_SET(w)   w |= ( 0xFFFFFFFF << 0)
+#define PMU_GLB_INT_STA_SET_VAL_SET_CLR(w)   w &= ~( 0xFFFFFFFF << 0)
+
+// REGISTER : INT_STA_CLR
+
+#define PMU_GLB_INT_STA_CLR_ADDR      PMU_GLB_BASE_ADDR + 0x280
+#define PMU_GLB_INT_STA_CLR_RSTVAL    0x0
+#define PMU_GLB_INT_STA_CLR_ALL1      0x0
+#define PMU_GLB_INT_STA_CLR_ALL0      0x0
+#define PMU_GLB_INT_STA_CLR_ALL5A     0x0
+#define PMU_GLB_INT_STA_CLR_ALLA5     0x0
+
+// FIELD IN REGISTER : INT_STA_CLR
+
+#define PMU_GLB_INT_STA_CLR_VAL_CLR_POS      0
+#define PMU_GLB_INT_STA_CLR_VAL_CLR_LEN      32
+#define PMU_GLB_INT_STA_CLR_VAL_CLR_MASK     0xFFFFFFFF
+#define PMU_GLB_INT_STA_CLR_VAL_CLR_VAL(w)   (((w) & 0xFFFFFFFF) >> 0)
+#define PMU_GLB_INT_STA_CLR_VAL_CLR_SET(w)   w |= ( 0xFFFFFFFF << 0)
+#define PMU_GLB_INT_STA_CLR_VAL_CLR_CLR(w)   w &= ~( 0xFFFFFFFF << 0)
+
+// REGISTER : INT_STA1_SET
+
+#define PMU_GLB_INT_STA1_SET_ADDR      PMU_GLB_BASE_ADDR + 0x284
+#define PMU_GLB_INT_STA1_SET_RSTVAL    0x0
+#define PMU_GLB_INT_STA1_SET_ALL1      0x0
+#define PMU_GLB_INT_STA1_SET_ALL0      0x0
+#define PMU_GLB_INT_STA1_SET_ALL5A     0x0
+#define PMU_GLB_INT_STA1_SET_ALLA5     0x0
+
+// FIELD IN REGISTER : INT_STA1_SET
+
+#define PMU_GLB_INT_STA1_SET_VAL_SET_POS      0
+#define PMU_GLB_INT_STA1_SET_VAL_SET_LEN      32
+#define PMU_GLB_INT_STA1_SET_VAL_SET_MASK     0xFFFFFFFF
+#define PMU_GLB_INT_STA1_SET_VAL_SET_VAL(w)   (((w) & 0xFFFFFFFF) >> 0)
+#define PMU_GLB_INT_STA1_SET_VAL_SET_SET(w)   w |= ( 0xFFFFFFFF << 0)
+#define PMU_GLB_INT_STA1_SET_VAL_SET_CLR(w)   w &= ~( 0xFFFFFFFF << 0)
+
+// REGISTER : INT_STA1_CLR
+
+#define PMU_GLB_INT_STA1_CLR_ADDR      PMU_GLB_BASE_ADDR + 0x288
+#define PMU_GLB_INT_STA1_CLR_RSTVAL    0x0
+#define PMU_GLB_INT_STA1_CLR_ALL1      0x0
+#define PMU_GLB_INT_STA1_CLR_ALL0      0x0
+#define PMU_GLB_INT_STA1_CLR_ALL5A     0x0
+#define PMU_GLB_INT_STA1_CLR_ALLA5     0x0
+
+// FIELD IN REGISTER : INT_STA1_CLR
+
+#define PMU_GLB_INT_STA1_CLR_VAL_CLR_POS      0
+#define PMU_GLB_INT_STA1_CLR_VAL_CLR_LEN      32
+#define PMU_GLB_INT_STA1_CLR_VAL_CLR_MASK     0xFFFFFFFF
+#define PMU_GLB_INT_STA1_CLR_VAL_CLR_VAL(w)   (((w) & 0xFFFFFFFF) >> 0)
+#define PMU_GLB_INT_STA1_CLR_VAL_CLR_SET(w)   w |= ( 0xFFFFFFFF << 0)
+#define PMU_GLB_INT_STA1_CLR_VAL_CLR_CLR(w)   w &= ~( 0xFFFFFFFF << 0)
+
+// REGISTER : INT_STA2_SET
+
+#define PMU_GLB_INT_STA2_SET_ADDR      PMU_GLB_BASE_ADDR + 0x28C
+#define PMU_GLB_INT_STA2_SET_RSTVAL    0x0
+#define PMU_GLB_INT_STA2_SET_ALL1      0x0
+#define PMU_GLB_INT_STA2_SET_ALL0      0x0
+#define PMU_GLB_INT_STA2_SET_ALL5A     0x0
+#define PMU_GLB_INT_STA2_SET_ALLA5     0x0
+
+// FIELD IN REGISTER : INT_STA2_SET
+
+#define PMU_GLB_INT_STA2_SET_VAL_SET_POS      0
+#define PMU_GLB_INT_STA2_SET_VAL_SET_LEN      4
+#define PMU_GLB_INT_STA2_SET_VAL_SET_MASK     0x0000000F
+#define PMU_GLB_INT_STA2_SET_VAL_SET_VAL(w)   (((w) & 0x0000000F) >> 0)
+#define PMU_GLB_INT_STA2_SET_VAL_SET_SET(w)   w |= ( 0xF << 0)
+#define PMU_GLB_INT_STA2_SET_VAL_SET_CLR(w)   w &= ~( 0xF << 0)
+
+// REGISTER : INT_STA2_CLR
+
+#define PMU_GLB_INT_STA2_CLR_ADDR      PMU_GLB_BASE_ADDR + 0x290
+#define PMU_GLB_INT_STA2_CLR_RSTVAL    0x0
+#define PMU_GLB_INT_STA2_CLR_ALL1      0x0
+#define PMU_GLB_INT_STA2_CLR_ALL0      0x0
+#define PMU_GLB_INT_STA2_CLR_ALL5A     0x0
+#define PMU_GLB_INT_STA2_CLR_ALLA5     0x0
+
+// FIELD IN REGISTER : INT_STA2_CLR
+
+#define PMU_GLB_INT_STA2_CLR_VAL_CLR_POS      0
+#define PMU_GLB_INT_STA2_CLR_VAL_CLR_LEN      4
+#define PMU_GLB_INT_STA2_CLR_VAL_CLR_MASK     0x0000000F
+#define PMU_GLB_INT_STA2_CLR_VAL_CLR_VAL(w)   (((w) & 0x0000000F) >> 0)
+#define PMU_GLB_INT_STA2_CLR_VAL_CLR_SET(w)   w |= ( 0xF << 0)
+#define PMU_GLB_INT_STA2_CLR_VAL_CLR_CLR(w)   w &= ~( 0xF << 0)
+
+#endif
diff --git a/arm-trusted-firmware/plat/axera/ax650/include/ax650_pwrc.h b/arm-trusted-firmware/plat/axera/ax650/include/ax650_pwrc.h
new file mode 100644
index 0000000..a28703e
--- /dev/null
+++ b/arm-trusted-firmware/plat/axera/ax650/include/ax650_pwrc.h
@@ -0,0 +1,46 @@
+/*
+ * Copyright (c) 2013-2018, AX650 Limited and Contributors. All rights reserved.
+ *
+ * SPDX-License-Identifier: BSD-3-Clause
+ */
+
+#ifndef AX650_PWRC_H
+#define AX650_PWRC_H
+
+#include <stdint.h>
+#include <pmu.h>
+
+/*
+ * Use this macro to instantiate lock before it is used in below
+ * ax650_lock_xxx() macros
+ */
+#define AX650_INSTANTIATE_LOCK	static DEFINE_BAKERY_LOCK(ax650_lock)
+#define AX650_LOCK_GET_INSTANCE	(&ax650_lock)
+#define AX650_SCMI_INSTANTIATE_LOCK	spinlock_t ax650_scmi_lock
+
+#define AX650_SCMI_LOCK_GET_INSTANCE	(&ax650_scmi_lock)
+
+/*
+ * These are wrapper macros to the Coherent Memory Bakery Lock API.
+ */
+#define ax650_lock_init()		bakery_lock_init(&ax650_lock)
+#define ax650_lock_get()		bakery_lock_get(&ax650_lock)
+#define ax650_lock_release()	bakery_lock_release(&ax650_lock)
+
+/*******************************************************************************
+ * Function & variable prototypes
+ ******************************************************************************/
+void ax650_pwrc_write_ppoffr(u_register_t mpidr);
+void ax650_pwrc_write_pponr(u_register_t mpidr);
+#if 0
+void ax650_pwrc_set_wen(u_register_t mpidr);
+void ax650_pwrc_clr_wen(u_register_t mpidr);
+void ax650_pwrc_write_pcoffr(u_register_t mpidr);
+unsigned int ax650_pwrc_get_cpu_wkr(u_register_t mpidr);
+#endif
+unsigned int ax650_pwrc_read_psysr(u_register_t mpidr);
+void plat_ax650_pwrc_setup(void);
+void ax650_sys_pwrdwn();
+
+
+#endif /* AX650_PWRC_H */
diff --git a/arm-trusted-firmware/plat/axera/ax650/include/plat_ax650.h b/arm-trusted-firmware/plat/axera/ax650/include/plat_ax650.h
new file mode 100644
index 0000000..8572a34
--- /dev/null
+++ b/arm-trusted-firmware/plat/axera/ax650/include/plat_ax650.h
@@ -0,0 +1,87 @@
+/*
+ * Copyright (c) 2013-2018, AX650 Limited and Contributors. All rights reserved.
+ *
+ * SPDX-License-Identifier: BSD-3-Clause
+ */
+
+#ifndef PLAT_AX650_H
+#define PLAT_AX650_H
+
+#if 0
+/* FVP Power controller register offset etc */
+#define PPOFFR_OFF		U(0x0)
+#define PPONR_OFF		U(0x4)
+#define PCOFFR_OFF		U(0x8)
+#define PWKUPR_OFF		U(0xc)
+#define PSYSR_OFF		U(0x10)
+
+#define PWKUPR_WEN		BIT_32(31)
+
+#define PSYSR_AFF_L2		BIT_32(31)
+#define PSYSR_AFF_L1		BIT_32(30)
+#define PSYSR_AFF_L0		BIT_32(29)
+#define PSYSR_WEN		BIT_32(28)
+#define PSYSR_PC		BIT_32(27)
+#define PSYSR_PP		BIT_32(26)
+
+#define PSYSR_WK_SHIFT		24
+#define PSYSR_WK_WIDTH		0x2
+#define PSYSR_WK_MASK		((1U << PSYSR_WK_WIDTH) - 1U)
+#define PSYSR_WK(x)		((x) >> PSYSR_WK_SHIFT) & PSYSR_WK_MASK
+
+#define WKUP_COLD		U(0x0)
+#define WKUP_RESET		U(0x1)
+#define WKUP_PPONR		U(0x2)
+#define WKUP_GICREQ		U(0x3)
+
+#define PSYSR_INVALID		U(0xffffffff)
+#endif
+
+#if defined(IMAGE_BL31)
+/*
+ * Use this macro to instantiate lock before it is used in below
+ * ax650_lock_xxx() macros
+ */
+#define AX650_INSTANTIATE_LOCK	static DEFINE_BAKERY_LOCK(ax650_lock)
+#define AX650_LOCK_GET_INSTANCE	(&ax650_lock)
+#define AX650_SCMI_INSTANTIATE_LOCK	spinlock_t ax650_scmi_lock
+
+#define AX650_SCMI_LOCK_GET_INSTANCE	(&ax650_scmi_lock)
+
+/*
+ * These are wrapper macros to the Coherent Memory Bakery Lock API.
+ */
+#define ax650_lock_init()		bakery_lock_init(&ax650_lock)
+#define ax650_lock_get()		bakery_lock_get(&ax650_lock)
+#define ax650_lock_release()	bakery_lock_release(&ax650_lock)
+
+
+#endif
+
+
+#ifndef __ASSEMBLER__
+
+#include <stdint.h>
+
+/*******************************************************************************
+ * Function & variable prototypes
+ ******************************************************************************/
+
+
+/*
+ * Mandatory functions required in AX650 standard platforms
+ */
+unsigned int plat_ax650_get_cluster_core_count(u_register_t mpidr);
+void plat_ax650_gic_driver_init(void);
+void plat_ax650_gic_init(void);
+void plat_ax650_gic_cpuif_enable(void);
+void plat_ax650_gic_cpuif_disable(void);
+void plat_ax650_gic_redistif_on(void);
+void plat_ax650_gic_redistif_off(void);
+void plat_ax650_gic_pcpu_init(void);
+void plat_ax650_gic_save(void);
+void plat_ax650_gic_resume(void);
+
+#endif /*__ASSEMBLER__*/
+
+#endif /* AX650_PWRC_H */
diff --git a/arm-trusted-firmware/plat/axera/ax650/include/plat_macros.S b/arm-trusted-firmware/plat/axera/ax650/include/plat_macros.S
new file mode 100644
index 0000000..be85bc7
--- /dev/null
+++ b/arm-trusted-firmware/plat/axera/ax650/include/plat_macros.S
@@ -0,0 +1,14 @@
+/*
+ * Copyright (c) 2020, ARM Limited and Contributors. All rights reserved.
+ *
+ * SPDX-License-Identifier: BSD-3-Clause
+ */
+
+#ifndef PLAT_MACROS_S
+#define PLAT_MACROS_S
+
+.macro plat_crash_print_regs
+//todo
+.endm
+
+#endif
diff --git a/arm-trusted-firmware/plat/axera/ax650/include/platform_def.h b/arm-trusted-firmware/plat/axera/ax650/include/platform_def.h
new file mode 100644
index 0000000..7ebd69c
--- /dev/null
+++ b/arm-trusted-firmware/plat/axera/ax650/include/platform_def.h
@@ -0,0 +1,95 @@
+/*
+ * Copyright (c) 2017-2019, ARM Limited and Contributors. All rights reserved.
+ *
+ * SPDX-License-Identifier: BSD-3-Clause
+ */
+
+#ifndef PLATFORM_DEF_H
+#define PLATFORM_DEF_H
+
+#include <arch.h>
+#include <plat/common/common_def.h>
+
+/*******************************************************************************
+ * Platform binary types for linking
+ ******************************************************************************/
+#define PLATFORM_LINKER_FORMAT		"elf64-littleaarch64"
+#define PLATFORM_LINKER_ARCH		aarch64
+
+/*******************************************************************************
+ * Generic platform constants
+ ******************************************************************************/
+
+/* Size of cacheable stacks */
+
+#define PLATFORM_STACK_SIZE 0x800
+
+#define	SYS_COUNTER_FREQ  24000000
+
+#define FIRMWARE_WELCOME_STR		"Booting Trusted Firmware\n"
+
+#define PLATFORM_SYSTEM_COUNT		1
+#define PLATFORM_CLUSTER_COUNT		1
+#define PLATFORM_CORE_COUNT         8
+#define PLAT_MAX_PWR_LVL		    MPIDR_AFFLVL2
+
+#define ARM_BL31_PLAT_PARAM_VAL		ULL(0x0f1e2d3c4b5a6978)
+
+#define ARM_PWR_LVL0		MPIDR_AFFLVL0
+#define ARM_PWR_LVL1		MPIDR_AFFLVL1
+#define ARM_PWR_LVL2		MPIDR_AFFLVL2
+
+/* Local power state for power domains in Run state. */
+#define ARM_LOCAL_STATE_RUN	U(0)
+/* Local power state for retention. Valid only for CPU power domains */
+#define ARM_LOCAL_STATE_RET	U(1)
+/* Local power state for OFF/power-down. Valid for CPU and cluster power
+   domains */
+#define ARM_LOCAL_STATE_OFF	U(2)
+
+/*
+ * This macro defines the deepest retention state possible. A higher state
+ * id will represent an invalid or a power down state.
+ */
+#define PLAT_MAX_RET_STATE		U(1)
+
+/*
+ * This macro defines the deepest power down states possible. Any state ID
+ * higher than this is invalid.
+ */
+#define PLAT_MAX_OFF_STATE		U(2)
+
+/*******************************************************************************
+ * Platform memory map related constants
+ ******************************************************************************/
+/* TF text, ro, rw, Size: 1MB  temp set in iram later will change to ddr todo */
+#define TZRAM_BASE		(0x4800000)
+#define TZRAM_SIZE		(0x20000)
+
+/*******************************************************************************
+ * BL31 specific defines.
+ ******************************************************************************/
+#define BL31_BASE		(TZRAM_BASE + 0x1000)
+#define BL31_LIMIT		(TZRAM_BASE + TZRAM_SIZE - 0x1000)
+
+/*******************************************************************************
+ * Platform specific page table and MMU setup constants
+ ******************************************************************************/
+#define PLAT_VIRT_ADDR_SPACE_SIZE   (1ULL << 36)
+#define PLAT_PHY_ADDR_SPACE_SIZE    (1ULL << 36)
+#define MAX_XLAT_TABLES		9
+#define MAX_MMAP_REGIONS	33
+
+/*******************************************************************************
+ * Declarations and constants to access the mailboxes safely. Each mailbox is
+ * aligned on the biggest cache line size in the platform. This is known only
+ * to the platform as it might have a combination of integrated and external
+ * caches. Such alignment ensures that two maiboxes do not sit on the same cache
+ * line at any cache level. They could belong to different cpus/clusters &
+ * get written while being protected by different locks causing corruption of
+ * a valid mailbox address.
+ ******************************************************************************/
+#define CACHE_WRITEBACK_SHIFT	6
+#define CACHE_WRITEBACK_GRANULE	(1 << CACHE_WRITEBACK_SHIFT)
+
+#endif /* PLATFORM_DEF_H */
diff --git a/arm-trusted-firmware/plat/axera/ax650/platform.mk b/arm-trusted-firmware/plat/axera/ax650/platform.mk
new file mode 100644
index 0000000..7e55f12
--- /dev/null
+++ b/arm-trusted-firmware/plat/axera/ax650/platform.mk
@@ -0,0 +1,61 @@
+#
+# Copyright (c) 2017-2019, ARM Limited and Contributors. All rights reserved.
+#
+# SPDX-License-Identifier: BSD-3-Clause
+#
+
+include drivers/arm/gic/v2/gicv2.mk
+include lib/xlat_tables_v2/xlat_tables.mk
+
+AX_PLAT			:=	plat/axera
+AX_PLAT_SOC		:=	${AX_PLAT}/${PLAT}
+
+#DISABLE_BIN_GENERATION	:=	1
+
+PLAT_INCLUDES		:=	-Idrivers/arm/gic/common/			\
+				-Idrivers/arm/gic/v2/			\
+				-I${AX_PLAT_SOC}/				\
+				-I${AX_PLAT_SOC}/drivers/pmu/			\
+				-I${AX_PLAT_SOC}/drivers/soc/			\
+				-I${AX_PLAT_SOC}/include/
+
+AX_GIC_SOURCES		:=	${GICV2_SOURCES}				\
+				${XLAT_TABLES_LIB_SRCS}				\
+				plat/common/plat_gicv2.c			\
+				${AX_PLAT_SOC}/ax650_gicv2.c
+
+PLAT_BL_COMMON_SOURCES	:=	plat/common/aarch64/crash_console_helpers.S
+
+BL31_SOURCES		+=	${AX_GIC_SOURCES}				\
+				drivers/ti/uart/aarch64/16550_console.S		\
+				drivers/delay_timer/delay_timer.c		\
+				drivers/delay_timer/generic_delay_timer.c	\
+				lib/cpus/aarch64/cortex_a55.S			\
+				plat/common/plat_psci_common.c			\
+				${AX_PLAT_SOC}/ax650_bl31_setup.c		\
+				${AX_PLAT_SOC}/aarch64/ax650_helpers.S		\
+				${AX_PLAT_SOC}/ax650_pm.c		\
+				${AX_PLAT_SOC}/ax650_pwrc.c		\
+				${AX_PLAT_SOC}/ax650_topology.c		\
+				${AX_PLAT_SOC}/drivers/pmu/pmu.c		\
+				${AX_PLAT_SOC}/drivers/soc/soc.c
+
+HW_ASSISTED_COHERENCY := 1
+USE_COHERENT_MEM    := 0
+
+# Do not enable SVE
+ENABLE_SVE_FOR_NS	:= 0
+
+COLD_BOOT_SINGLE_CPU := 1
+
+#SEPARATE_CODE_AND_RODATA  todo
+ERRATA_A55_1530923 := 1
+
+#spin_lock problem but useless
+#ARM_ARCH_MAJOR          := 8
+#ARM_ARCH_MINOR          := 4
+#USE_SPINLOCK_CAS := 1
+
+ARM_LINUX_KERNEL_AS_BL33 := 1
+$(eval $(call assert_boolean,ARM_LINUX_KERNEL_AS_BL33))
+$(eval $(call add_define,ARM_LINUX_KERNEL_AS_BL33))
\ No newline at end of file
