{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 09 10:33:23 2017 " "Info: Processing started: Fri Jun 09 10:33:23 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RSF_2input -c RSF_2input " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off RSF_2input -c RSF_2input" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rsf_2input.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file rsf_2input.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RSF_2input-sample " "Info: Found design unit 1: RSF_2input-sample" {  } { { "RSF_2input.vhd" "" { Text "C:/Users/LTH/Desktop/FPGA_프로젝트 관련/Final/RSF_2input.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RSF_2input " "Info: Found entity 1: RSF_2input" {  } { { "RSF_2input.vhd" "" { Text "C:/Users/LTH/Desktop/FPGA_프로젝트 관련/Final/RSF_2input.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "RSF_2input " "Info: Elaborating entity \"RSF_2input\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rsf_check1 RSF_2input.vhd(42) " "Warning (10036): Verilog HDL or VHDL warning at RSF_2input.vhd(42): object \"rsf_check1\" assigned a value but never read" {  } { { "RSF_2input.vhd" "" { Text "C:/Users/LTH/Desktop/FPGA_프로젝트 관련/Final/RSF_2input.vhd" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rsf_check2 RSF_2input.vhd(42) " "Warning (10036): Verilog HDL or VHDL warning at RSF_2input.vhd(42): object \"rsf_check2\" assigned a value but never read" {  } { { "RSF_2input.vhd" "" { Text "C:/Users/LTH/Desktop/FPGA_프로젝트 관련/Final/RSF_2input.vhd" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "counta RSF_2input.vhd(46) " "Warning (10540): VHDL Signal Declaration warning at RSF_2input.vhd(46): used explicit default value for signal \"counta\" because signal was never assigned a value" {  } { { "RSF_2input.vhd" "" { Text "C:/Users/LTH/Desktop/FPGA_프로젝트 관련/Final/RSF_2input.vhd" 46 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counta RSF_2input.vhd(136) " "Warning (10492): VHDL Process Statement warning at RSF_2input.vhd(136): signal \"counta\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RSF_2input.vhd" "" { Text "C:/Users/LTH/Desktop/FPGA_프로젝트 관련/Final/RSF_2input.vhd" 136 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "button1 RSF_2input.vhd(153) " "Warning (10492): VHDL Process Statement warning at RSF_2input.vhd(153): signal \"button1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RSF_2input.vhd" "" { Text "C:/Users/LTH/Desktop/FPGA_프로젝트 관련/Final/RSF_2input.vhd" 153 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "SEGcount\[0\] GND " "Warning (13410): Pin \"SEGcount\[0\]\" is stuck at GND" {  } { { "RSF_2input.vhd" "" { Text "C:/Users/LTH/Desktop/FPGA_프로젝트 관련/Final/RSF_2input.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SEGcount\[1\] GND " "Warning (13410): Pin \"SEGcount\[1\]\" is stuck at GND" {  } { { "RSF_2input.vhd" "" { Text "C:/Users/LTH/Desktop/FPGA_프로젝트 관련/Final/RSF_2input.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SEGcount\[2\] GND " "Warning (13410): Pin \"SEGcount\[2\]\" is stuck at GND" {  } { { "RSF_2input.vhd" "" { Text "C:/Users/LTH/Desktop/FPGA_프로젝트 관련/Final/RSF_2input.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SEGcount\[3\] GND " "Warning (13410): Pin \"SEGcount\[3\]\" is stuck at GND" {  } { { "RSF_2input.vhd" "" { Text "C:/Users/LTH/Desktop/FPGA_프로젝트 관련/Final/RSF_2input.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SEGcount\[4\] VCC " "Warning (13410): Pin \"SEGcount\[4\]\" is stuck at VCC" {  } { { "RSF_2input.vhd" "" { Text "C:/Users/LTH/Desktop/FPGA_프로젝트 관련/Final/RSF_2input.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SEGcount\[5\] VCC " "Warning (13410): Pin \"SEGcount\[5\]\" is stuck at VCC" {  } { { "RSF_2input.vhd" "" { Text "C:/Users/LTH/Desktop/FPGA_프로젝트 관련/Final/RSF_2input.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SEGcount\[6\] GND " "Warning (13410): Pin \"SEGcount\[6\]\" is stuck at GND" {  } { { "RSF_2input.vhd" "" { Text "C:/Users/LTH/Desktop/FPGA_프로젝트 관련/Final/RSF_2input.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Warning: Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "Warning (15610): No output dependent on input pin \"clk\"" {  } { { "RSF_2input.vhd" "" { Text "C:/Users/LTH/Desktop/FPGA_프로젝트 관련/Final/RSF_2input.vhd" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "27 " "Info: Implemented 27 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Info: Implemented 9 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Info: Implemented 11 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "7 " "Info: Implemented 7 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "264 " "Info: Peak virtual memory: 264 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 09 10:33:30 2017 " "Info: Processing ended: Fri Jun 09 10:33:30 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
