// Seed: 1946812745
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_10;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  module_0(
      id_4, id_4, id_4, id_4, id_4, id_4, id_4, id_4, id_4
  );
  assign id_2[1] = id_2[1'b0 : 1] == 1;
  id_5(
      .id_0(1'b0),
      .id_1(id_4),
      .id_2(id_3[1]),
      .id_3(-id_4),
      .id_4(id_2),
      .id_5(id_4 == 1),
      .id_6(id_1[1'b0]),
      .id_7(1),
      .id_8(1),
      .id_9(1),
      .id_10(1),
      .id_11(1)
  );
endmodule
