// MIR for `<impl at /home/philippe/VSCodeProjects/prusti_code_samples/src/bitvec32.rs:8:1: 350:2>::prusti_post_item_or_a100d760ff884c5e92b03a64bd5c3bbf` 0 renumber

fn <impl at /home/philippe/VSCodeProjects/prusti_code_samples/src/bitvec32.rs:8:1: 350:2>::prusti_post_item_or_a100d760ff884c5e92b03a64bd5c3bbf(_1: &'_#13r BitVec32, _2: &'_#14r BitVec32, _3: BitVec32) -> () {
    debug self => _1;                    // in scope 0 at /home/philippe/VSCodeProjects/prusti_code_samples/src/bitvec32.rs:260:11: 260:16
    debug other => _2;                   // in scope 0 at /home/philippe/VSCodeProjects/prusti_code_samples/src/bitvec32.rs:260:18: 260:23
    debug result => _3;                  // in scope 0 at /home/philippe/VSCodeProjects/prusti_code_samples/src/bitvec32.rs:260:5: 262:6
    let mut _0: ();                      // return place in scope 0 at /home/philippe/VSCodeProjects/prusti_code_samples/src/bitvec32.rs:260:5: 260:5
    let _4: [closure@/home/philippe/VSCodeProjects/prusti_code_samples/src/bitvec32.rs:254:5: 254:15]; // in scope 0 at /home/philippe/VSCodeProjects/prusti_code_samples/src/bitvec32.rs:254:5: 254:15
    let mut _5: &'_#20r BitVec32;        // in scope 0 at /home/philippe/VSCodeProjects/prusti_code_samples/src/bitvec32.rs:254:5: 254:15
    let mut _6: &'_#21r &'_#22r BitVec32; // in scope 0 at /home/philippe/VSCodeProjects/prusti_code_samples/src/bitvec32.rs:254:5: 254:15
    let mut _7: &'_#23r &'_#24r BitVec32; // in scope 0 at /home/philippe/VSCodeProjects/prusti_code_samples/src/bitvec32.rs:254:5: 254:15

    bb0: {
        StorageLive(_4);                 // scope 0 at /home/philippe/VSCodeProjects/prusti_code_samples/src/bitvec32.rs:254:5: 254:15
        StorageLive(_5);                 // scope 0 at /home/philippe/VSCodeProjects/prusti_code_samples/src/bitvec32.rs:254:5: 254:15
        _5 = &'_#5r _3;                  // scope 0 at /home/philippe/VSCodeProjects/prusti_code_samples/src/bitvec32.rs:254:5: 254:15
        StorageLive(_6);                 // scope 0 at /home/philippe/VSCodeProjects/prusti_code_samples/src/bitvec32.rs:254:5: 254:15
        _6 = &'_#6r _1;                  // scope 0 at /home/philippe/VSCodeProjects/prusti_code_samples/src/bitvec32.rs:254:5: 254:15
        StorageLive(_7);                 // scope 0 at /home/philippe/VSCodeProjects/prusti_code_samples/src/bitvec32.rs:254:5: 254:15
        _7 = &'_#7r _2;                  // scope 0 at /home/philippe/VSCodeProjects/prusti_code_samples/src/bitvec32.rs:254:5: 254:15
        _4 = [closure@/home/philippe/VSCodeProjects/prusti_code_samples/src/bitvec32.rs:254:5: 254:15] { result: move _5, self: move _6, other: move _7 }; // scope 0 at /home/philippe/VSCodeProjects/prusti_code_samples/src/bitvec32.rs:254:5: 254:15
                                         // closure
                                         // + def_id: DefId(0:124 ~ bitvec32[8787]::{impl#0}::prusti_post_item_or_a100d760ff884c5e92b03a64bd5c3bbf::{closure#0})
                                         // + substs: [
                                         //     i8,
                                         //     extern "rust-call" fn((usize,)),
                                         //     (&'_#8r BitVec32, &'_#9r &'_#10r BitVec32, &'_#11r &'_#12r BitVec32),
                                         // ]
        StorageDead(_7);                 // scope 0 at /home/philippe/VSCodeProjects/prusti_code_samples/src/bitvec32.rs:254:14: 254:15
        StorageDead(_6);                 // scope 0 at /home/philippe/VSCodeProjects/prusti_code_samples/src/bitvec32.rs:254:14: 254:15
        StorageDead(_5);                 // scope 0 at /home/philippe/VSCodeProjects/prusti_code_samples/src/bitvec32.rs:254:14: 254:15
        StorageDead(_4);                 // scope 0 at /home/philippe/VSCodeProjects/prusti_code_samples/src/bitvec32.rs:254:14: 254:15
        _0 = const ();                   // scope 0 at /home/philippe/VSCodeProjects/prusti_code_samples/src/bitvec32.rs:260:5: 262:6
        return;                          // scope 0 at /home/philippe/VSCodeProjects/prusti_code_samples/src/bitvec32.rs:262:6: 262:6
    }
}
