From 794f0b126d385ebed1d9c8b3a0702aef74475174 Mon Sep 17 00:00:00 2001
From: Eddie Huang <eddie.huang@mediatek.com>
Date: Mon, 4 May 2015 21:08:09 +0800
Subject: [PATCH 26/27] arm64: dts: Add MT8173 SCPSYS node needed clock

Add MT8173 SCPSYS node needed clock

Change-Id: I5c910102ddf72b12ac0a3016ecc08cc1aaef9c22
Signed-off-by: Eddie Huang <eddie.huang@mediatek.com>
---
 arch/arm64/boot/dts/mediatek/mt8173.dtsi | 7 +++++++
 1 file changed, 7 insertions(+)

diff --git a/arch/arm64/boot/dts/mediatek/mt8173.dtsi b/arch/arm64/boot/dts/mediatek/mt8173.dtsi
index 653b51a..3fca624 100644
--- a/arch/arm64/boot/dts/mediatek/mt8173.dtsi
+++ b/arch/arm64/boot/dts/mediatek/mt8173.dtsi
@@ -15,6 +15,7 @@
 #include <dt-bindings/interrupt-controller/arm-gic.h>
 #include <dt-bindings/reset-controller/mt8173-resets.h>
 #include <dt-bindings/clock/mt8173-clk.h>
+#include <dt-bindings/power/mt8173-power.h>
 #include "mt8173-pinfunc.h"
 
 / {
@@ -171,6 +172,12 @@
 			compatible = "mediatek,mt8173-scpsys";
 			#power-domain-cells = <1>;
 			reg = <0 0x10006000 0 0x1000>;
+			clocks = <&topckgen CLK_TOP_VDEC_SEL>,
+				 <&topckgen CLK_TOP_MFG_SEL>,
+				 <&topckgen CLK_TOP_VENC_SEL>,
+				 <&topckgen CLK_TOP_MM_SEL>,
+				 <&topckgen CLK_TOP_VENC_LT_SEL>;
+			clock-names = "vdec", "mfg", "venc", "disp", "ven2";
 		};
 
 		pwrap: pwrap@1000d000 {
-- 
1.9.1

