
Receiver.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         000000b2  00800100  00000f12  00000fa6  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000f12  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000014f  008001b2  008001b2  00001058  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00001058  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  000010b4  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000148  00000000  00000000  000010f4  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00001414  00000000  00000000  0000123c  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000882  00000000  00000000  00002650  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000d64  00000000  00000000  00002ed2  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000340  00000000  00000000  00003c38  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0000049a  00000000  00000000  00003f78  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000ab8  00000000  00000000  00004412  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000108  00000000  00000000  00004eca  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 34 00 	jmp	0x68	; 0x68 <__ctors_end>
   4:	0c 94 be 02 	jmp	0x57c	; 0x57c <__vector_1>
   8:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
   c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  10:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  14:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  18:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  1c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  20:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  24:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  28:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  2c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  30:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  34:	0c 94 ec 01 	jmp	0x3d8	; 0x3d8 <__vector_13>
  38:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  3c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  40:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  44:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  48:	0c 94 f7 03 	jmp	0x7ee	; 0x7ee <__vector_18>
  4c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  50:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  54:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  58:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  5c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  60:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  64:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>

00000068 <__ctors_end>:
  68:	11 24       	eor	r1, r1
  6a:	1f be       	out	0x3f, r1	; 63
  6c:	cf ef       	ldi	r28, 0xFF	; 255
  6e:	d8 e0       	ldi	r29, 0x08	; 8
  70:	de bf       	out	0x3e, r29	; 62
  72:	cd bf       	out	0x3d, r28	; 61

00000074 <__do_copy_data>:
  74:	11 e0       	ldi	r17, 0x01	; 1
  76:	a0 e0       	ldi	r26, 0x00	; 0
  78:	b1 e0       	ldi	r27, 0x01	; 1
  7a:	e2 e1       	ldi	r30, 0x12	; 18
  7c:	ff e0       	ldi	r31, 0x0F	; 15
  7e:	02 c0       	rjmp	.+4      	; 0x84 <__do_copy_data+0x10>
  80:	05 90       	lpm	r0, Z+
  82:	0d 92       	st	X+, r0
  84:	a2 3b       	cpi	r26, 0xB2	; 178
  86:	b1 07       	cpc	r27, r17
  88:	d9 f7       	brne	.-10     	; 0x80 <__do_copy_data+0xc>

0000008a <__do_clear_bss>:
  8a:	23 e0       	ldi	r18, 0x03	; 3
  8c:	a2 eb       	ldi	r26, 0xB2	; 178
  8e:	b1 e0       	ldi	r27, 0x01	; 1
  90:	01 c0       	rjmp	.+2      	; 0x94 <.do_clear_bss_start>

00000092 <.do_clear_bss_loop>:
  92:	1d 92       	st	X+, r1

00000094 <.do_clear_bss_start>:
  94:	a1 30       	cpi	r26, 0x01	; 1
  96:	b2 07       	cpc	r27, r18
  98:	e1 f7       	brne	.-8      	; 0x92 <.do_clear_bss_loop>
  9a:	0e 94 95 01 	call	0x32a	; 0x32a <main>
  9e:	0c 94 87 07 	jmp	0xf0e	; 0xf0e <_exit>

000000a2 <__bad_interrupt>:
  a2:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000a6 <ESP_AT>:
}
inline void ResetResponse(void)
{
	ESP_Response.OK = 0;
	ESP_Response.ERROR = 0;
	ESP_Response.INPUT = 0;
  a6:	80 e0       	ldi	r24, 0x00	; 0
  a8:	91 e0       	ldi	r25, 0x01	; 1
  aa:	0e 94 e8 03 	call	0x7d0	; 0x7d0 <UART_SendString>
  ae:	08 95       	ret

000000b0 <WaitForResponse>:
}
void WaitForResponse(void)
{
	while(ESP_Response.OK == 0 &&
  b0:	80 91 b4 01 	lds	r24, 0x01B4	; 0x8001b4 <ESP_Response>
  b4:	80 fd       	sbrc	r24, 0
  b6:	08 c0       	rjmp	.+16     	; 0xc8 <WaitForResponse+0x18>
		  ESP_Response.ERROR == 0 &&
  b8:	80 91 b4 01 	lds	r24, 0x01B4	; 0x8001b4 <ESP_Response>
	ESP_Response.ERROR = 0;
	ESP_Response.INPUT = 0;
}
void WaitForResponse(void)
{
	while(ESP_Response.OK == 0 &&
  bc:	81 fd       	sbrc	r24, 1
  be:	04 c0       	rjmp	.+8      	; 0xc8 <WaitForResponse+0x18>
		  ESP_Response.ERROR == 0 &&
		  ESP_Response.INPUT == 0);
  c0:	80 91 b4 01 	lds	r24, 0x01B4	; 0x8001b4 <ESP_Response>
	ESP_Response.INPUT = 0;
}
void WaitForResponse(void)
{
	while(ESP_Response.OK == 0 &&
		  ESP_Response.ERROR == 0 &&
  c4:	82 ff       	sbrs	r24, 2
  c6:	f4 cf       	rjmp	.-24     	; 0xb0 <WaitForResponse>
  c8:	08 95       	ret

000000ca <ESP_Initialize>:
	_delay_ms(10);
	ESP_Response.OK = 0;
}
inline void ResetResponse(void)
{
	ESP_Response.OK = 0;
  ca:	80 91 b4 01 	lds	r24, 0x01B4	; 0x8001b4 <ESP_Response>
  ce:	8e 7f       	andi	r24, 0xFE	; 254
  d0:	80 93 b4 01 	sts	0x01B4, r24	; 0x8001b4 <ESP_Response>
	ESP_Response.ERROR = 0;
  d4:	80 91 b4 01 	lds	r24, 0x01B4	; 0x8001b4 <ESP_Response>
  d8:	8d 7f       	andi	r24, 0xFD	; 253
  da:	80 93 b4 01 	sts	0x01B4, r24	; 0x8001b4 <ESP_Response>
	ESP_Response.INPUT = 0;
  de:	80 91 b4 01 	lds	r24, 0x01B4	; 0x8001b4 <ESP_Response>
  e2:	8b 7f       	andi	r24, 0xFB	; 251
  e4:	80 93 b4 01 	sts	0x01B4, r24	; 0x8001b4 <ESP_Response>
/************************************************************************/
uint8_t ESP_Initialize(void)
{
	/*--- Checking communication between microcontroller and ESP ---*/
	ResetResponse();
	bufferIndex = 0;
  e8:	10 92 b3 01 	sts	0x01B3, r1	; 0x8001b3 <bufferIndex>
	ESP_AT();
  ec:	0e 94 53 00 	call	0xa6	; 0xa6 <ESP_AT>
	WaitForResponse();
  f0:	0e 94 58 00 	call	0xb0	; 0xb0 <WaitForResponse>
	_delay_ms(10);
	ESP_Response.OK = 0;
}
inline void ResetResponse(void)
{
	ESP_Response.OK = 0;
  f4:	80 91 b4 01 	lds	r24, 0x01B4	; 0x8001b4 <ESP_Response>
  f8:	8e 7f       	andi	r24, 0xFE	; 254
  fa:	80 93 b4 01 	sts	0x01B4, r24	; 0x8001b4 <ESP_Response>
	ESP_Response.ERROR = 0;
  fe:	80 91 b4 01 	lds	r24, 0x01B4	; 0x8001b4 <ESP_Response>
 102:	8d 7f       	andi	r24, 0xFD	; 253
 104:	80 93 b4 01 	sts	0x01B4, r24	; 0x8001b4 <ESP_Response>
	ESP_Response.INPUT = 0;
 108:	80 91 b4 01 	lds	r24, 0x01B4	; 0x8001b4 <ESP_Response>
 10c:	8b 7f       	andi	r24, 0xFB	; 251
 10e:	80 93 b4 01 	sts	0x01B4, r24	; 0x8001b4 <ESP_Response>

	/*--- ECHO ---*/
#if ESP_ECHO == 0
	UART_SendString("ATE0\r\n");
#else
	UART_SendString("ATE1\r\n");
 112:	8e e0       	ldi	r24, 0x0E	; 14
 114:	91 e0       	ldi	r25, 0x01	; 1
 116:	0e 94 e8 03 	call	0x7d0	; 0x7d0 <UART_SendString>
#endif
	WaitForResponse();
 11a:	0e 94 58 00 	call	0xb0	; 0xb0 <WaitForResponse>
	_delay_ms(10);
	ESP_Response.OK = 0;
}
inline void ResetResponse(void)
{
	ESP_Response.OK = 0;
 11e:	80 91 b4 01 	lds	r24, 0x01B4	; 0x8001b4 <ESP_Response>
 122:	8e 7f       	andi	r24, 0xFE	; 254
 124:	80 93 b4 01 	sts	0x01B4, r24	; 0x8001b4 <ESP_Response>
	ESP_Response.ERROR = 0;
 128:	80 91 b4 01 	lds	r24, 0x01B4	; 0x8001b4 <ESP_Response>
 12c:	8d 7f       	andi	r24, 0xFD	; 253
 12e:	80 93 b4 01 	sts	0x01B4, r24	; 0x8001b4 <ESP_Response>
	ESP_Response.INPUT = 0;
 132:	80 91 b4 01 	lds	r24, 0x01B4	; 0x8001b4 <ESP_Response>
 136:	8b 7f       	andi	r24, 0xFB	; 251
 138:	80 93 b4 01 	sts	0x01B4, r24	; 0x8001b4 <ESP_Response>
	WaitForResponse();
	ResetResponse();

	/*--- MODE ---*/
#if ESP_WIFIMODE == 1
	UART_SendString("AT+CWMODE=1\r\n"); //STATION MODE
 13c:	85 e1       	ldi	r24, 0x15	; 21
 13e:	91 e0       	ldi	r25, 0x01	; 1
 140:	0e 94 e8 03 	call	0x7d0	; 0x7d0 <UART_SendString>
#elif ESP_WIFIMODE == 2
	UART_SendString("AT+CWMODE=2\r\n"); //ACCESS POINT MODE
#elif ESP_WIFIMODE == 3
	UART_SendString("AT+CWMODE=3\r\n"); //STATON + ACCESS POINT MODE
#endif
	WaitForResponse();
 144:	0e 94 58 00 	call	0xb0	; 0xb0 <WaitForResponse>
	_delay_ms(10);
	ESP_Response.OK = 0;
}
inline void ResetResponse(void)
{
	ESP_Response.OK = 0;
 148:	80 91 b4 01 	lds	r24, 0x01B4	; 0x8001b4 <ESP_Response>
 14c:	8e 7f       	andi	r24, 0xFE	; 254
 14e:	80 93 b4 01 	sts	0x01B4, r24	; 0x8001b4 <ESP_Response>
	ESP_Response.ERROR = 0;
 152:	80 91 b4 01 	lds	r24, 0x01B4	; 0x8001b4 <ESP_Response>
 156:	8d 7f       	andi	r24, 0xFD	; 253
 158:	80 93 b4 01 	sts	0x01B4, r24	; 0x8001b4 <ESP_Response>
	ESP_Response.INPUT = 0;
 15c:	80 91 b4 01 	lds	r24, 0x01B4	; 0x8001b4 <ESP_Response>
 160:	8b 7f       	andi	r24, 0xFB	; 251
 162:	80 93 b4 01 	sts	0x01B4, r24	; 0x8001b4 <ESP_Response>
	WaitForResponse();
	ResetResponse();

	/*--- CONNECTING TO WIFI ---*/
#if ESP_WIFIMODE == 1 || ESP_WIFIMODE  == 3
	ESP_Response.ERROR = 0;
 166:	80 91 b4 01 	lds	r24, 0x01B4	; 0x8001b4 <ESP_Response>
 16a:	8d 7f       	andi	r24, 0xFD	; 253
 16c:	80 93 b4 01 	sts	0x01B4, r24	; 0x8001b4 <ESP_Response>
	
	UART_SendString("AT+CWJAP=\"");
 170:	83 e2       	ldi	r24, 0x23	; 35
 172:	91 e0       	ldi	r25, 0x01	; 1
 174:	0e 94 e8 03 	call	0x7d0	; 0x7d0 <UART_SendString>
	UART_SendString(ESP_APNAME);
 178:	81 e3       	ldi	r24, 0x31	; 49
 17a:	91 e0       	ldi	r25, 0x01	; 1
 17c:	0e 94 e8 03 	call	0x7d0	; 0x7d0 <UART_SendString>
	UART_SendString("\",\"");
 180:	80 e5       	ldi	r24, 0x50	; 80
 182:	91 e0       	ldi	r25, 0x01	; 1
 184:	0e 94 e8 03 	call	0x7d0	; 0x7d0 <UART_SendString>
	UART_SendString(ESP_APPASSWORD);
 188:	81 e3       	ldi	r24, 0x31	; 49
 18a:	91 e0       	ldi	r25, 0x01	; 1
 18c:	0e 94 e8 03 	call	0x7d0	; 0x7d0 <UART_SendString>
	UART_SendString("\"\r\n");
 190:	8e e2       	ldi	r24, 0x2E	; 46
 192:	91 e0       	ldi	r25, 0x01	; 1
 194:	0e 94 e8 03 	call	0x7d0	; 0x7d0 <UART_SendString>
	WaitForResponse();
 198:	0e 94 58 00 	call	0xb0	; 0xb0 <WaitForResponse>
	if(ESP_Response.ERROR == 1)
 19c:	80 91 b4 01 	lds	r24, 0x01B4	; 0x8001b4 <ESP_Response>
 1a0:	81 ff       	sbrs	r24, 1
 1a2:	07 c0       	rjmp	.+14     	; 0x1b2 <ESP_Initialize+0xe8>
	{
		ESP_Response.ERROR = 0;
 1a4:	80 91 b4 01 	lds	r24, 0x01B4	; 0x8001b4 <ESP_Response>
 1a8:	8d 7f       	andi	r24, 0xFD	; 253
 1aa:	80 93 b4 01 	sts	0x01B4, r24	; 0x8001b4 <ESP_Response>
		return 2;
 1ae:	82 e0       	ldi	r24, 0x02	; 2
 1b0:	08 95       	ret
	}
	else
	{
		ESP_Response.OK = 0;
 1b2:	80 91 b4 01 	lds	r24, 0x01B4	; 0x8001b4 <ESP_Response>
 1b6:	8e 7f       	andi	r24, 0xFE	; 254
 1b8:	80 93 b4 01 	sts	0x01B4, r24	; 0x8001b4 <ESP_Response>
	WaitForResponse();
	ResetResponse();

#endif /* ESP_WIFIMODE == 2 || ESP_WIFIMODE == 3 */
#if ESP_CONNECTIONTYPE == 1 //UDP
	UART_SendString("AT+CIPMUX=0\r\n");
 1bc:	82 e3       	ldi	r24, 0x32	; 50
 1be:	91 e0       	ldi	r25, 0x01	; 1
 1c0:	0e 94 e8 03 	call	0x7d0	; 0x7d0 <UART_SendString>
	WaitForResponse();
 1c4:	0e 94 58 00 	call	0xb0	; 0xb0 <WaitForResponse>
	_delay_ms(10);
	ESP_Response.OK = 0;
}
inline void ResetResponse(void)
{
	ESP_Response.OK = 0;
 1c8:	80 91 b4 01 	lds	r24, 0x01B4	; 0x8001b4 <ESP_Response>
 1cc:	8e 7f       	andi	r24, 0xFE	; 254
 1ce:	80 93 b4 01 	sts	0x01B4, r24	; 0x8001b4 <ESP_Response>
	ESP_Response.ERROR = 0;
 1d2:	80 91 b4 01 	lds	r24, 0x01B4	; 0x8001b4 <ESP_Response>
 1d6:	8d 7f       	andi	r24, 0xFD	; 253
 1d8:	80 93 b4 01 	sts	0x01B4, r24	; 0x8001b4 <ESP_Response>
	ESP_Response.INPUT = 0;
 1dc:	80 91 b4 01 	lds	r24, 0x01B4	; 0x8001b4 <ESP_Response>
 1e0:	8b 7f       	andi	r24, 0xFB	; 251
 1e2:	80 93 b4 01 	sts	0x01B4, r24	; 0x8001b4 <ESP_Response>
#endif /* ESP_WIFIMODE == 2 || ESP_WIFIMODE == 3 */
#if ESP_CONNECTIONTYPE == 1 //UDP
	UART_SendString("AT+CIPMUX=0\r\n");
	WaitForResponse();
	ResetResponse();
	UART_SendString("AT+CIPSTART=\"UDP\",\"");
 1e6:	80 e4       	ldi	r24, 0x40	; 64
 1e8:	91 e0       	ldi	r25, 0x01	; 1
 1ea:	0e 94 e8 03 	call	0x7d0	; 0x7d0 <UART_SendString>
	UART_SendString(ESP_IP);
 1ee:	84 e5       	ldi	r24, 0x54	; 84
 1f0:	91 e0       	ldi	r25, 0x01	; 1
 1f2:	0e 94 e8 03 	call	0x7d0	; 0x7d0 <UART_SendString>
	UART_SendString("\",");
 1f6:	82 e6       	ldi	r24, 0x62	; 98
 1f8:	91 e0       	ldi	r25, 0x01	; 1
 1fa:	0e 94 e8 03 	call	0x7d0	; 0x7d0 <UART_SendString>
	UART_SendString(ESP_PORT);
 1fe:	85 e6       	ldi	r24, 0x65	; 101
 200:	91 e0       	ldi	r25, 0x01	; 1
 202:	0e 94 e8 03 	call	0x7d0	; 0x7d0 <UART_SendString>
	UART_SendString("\r\n");
 206:	8f e2       	ldi	r24, 0x2F	; 47
 208:	91 e0       	ldi	r25, 0x01	; 1
 20a:	0e 94 e8 03 	call	0x7d0	; 0x7d0 <UART_SendString>
	WaitForResponse();
 20e:	0e 94 58 00 	call	0xb0	; 0xb0 <WaitForResponse>
	if(ESP_Response.ERROR)
 212:	80 91 b4 01 	lds	r24, 0x01B4	; 0x8001b4 <ESP_Response>
 216:	81 ff       	sbrs	r24, 1
 218:	11 c0       	rjmp	.+34     	; 0x23c <ESP_Initialize+0x172>
	_delay_ms(10);
	ESP_Response.OK = 0;
}
inline void ResetResponse(void)
{
	ESP_Response.OK = 0;
 21a:	80 91 b4 01 	lds	r24, 0x01B4	; 0x8001b4 <ESP_Response>
 21e:	8e 7f       	andi	r24, 0xFE	; 254
 220:	80 93 b4 01 	sts	0x01B4, r24	; 0x8001b4 <ESP_Response>
	ESP_Response.ERROR = 0;
 224:	80 91 b4 01 	lds	r24, 0x01B4	; 0x8001b4 <ESP_Response>
 228:	8d 7f       	andi	r24, 0xFD	; 253
 22a:	80 93 b4 01 	sts	0x01B4, r24	; 0x8001b4 <ESP_Response>
	ESP_Response.INPUT = 0;
 22e:	80 91 b4 01 	lds	r24, 0x01B4	; 0x8001b4 <ESP_Response>
 232:	8b 7f       	andi	r24, 0xFB	; 251
 234:	80 93 b4 01 	sts	0x01B4, r24	; 0x8001b4 <ESP_Response>
	UART_SendString("\r\n");
	WaitForResponse();
	if(ESP_Response.ERROR)
	{
		ResetResponse();
		return 1;
 238:	81 e0       	ldi	r24, 0x01	; 1
 23a:	08 95       	ret
	_delay_ms(10);
	ESP_Response.OK = 0;
}
inline void ResetResponse(void)
{
	ESP_Response.OK = 0;
 23c:	80 91 b4 01 	lds	r24, 0x01B4	; 0x8001b4 <ESP_Response>
 240:	8e 7f       	andi	r24, 0xFE	; 254
 242:	80 93 b4 01 	sts	0x01B4, r24	; 0x8001b4 <ESP_Response>
	ESP_Response.ERROR = 0;
 246:	80 91 b4 01 	lds	r24, 0x01B4	; 0x8001b4 <ESP_Response>
 24a:	8d 7f       	andi	r24, 0xFD	; 253
 24c:	80 93 b4 01 	sts	0x01B4, r24	; 0x8001b4 <ESP_Response>
	ESP_Response.INPUT = 0;
 250:	80 91 b4 01 	lds	r24, 0x01B4	; 0x8001b4 <ESP_Response>
 254:	8b 7f       	andi	r24, 0xFB	; 251
 256:	80 93 b4 01 	sts	0x01B4, r24	; 0x8001b4 <ESP_Response>
#else
	UART_SendString("AT+CIPDINFO=1\r\n");
	WaitForResponse();
	ResetResponse();
#endif
	return 0;
 25a:	80 e0       	ldi	r24, 0x00	; 0
}
 25c:	08 95       	ret

0000025e <ESP_Send>:
}
/************************************************************************/
/*                               SENDING                                */
/************************************************************************/
uint8_t ESP_Send(char* data, char* connectionID)
{
 25e:	ef 92       	push	r14
 260:	ff 92       	push	r15
 262:	0f 93       	push	r16
 264:	1f 93       	push	r17
 266:	cf 93       	push	r28
 268:	df 93       	push	r29
 26a:	00 d0       	rcall	.+0      	; 0x26c <ESP_Send+0xe>
 26c:	00 d0       	rcall	.+0      	; 0x26e <ESP_Send+0x10>
 26e:	cd b7       	in	r28, 0x3d	; 61
 270:	de b7       	in	r29, 0x3e	; 62
 272:	8c 01       	movw	r16, r24
#if ESP_CONNECTIONTYPE == 2
	if(ESP_Connections == 0) //If there are no connections...
		return 1; //Return 1 - error
#endif
	//Length of data
	uint16_t size = strlen(data);
 274:	fc 01       	movw	r30, r24
 276:	01 90       	ld	r0, Z+
 278:	00 20       	and	r0, r0
 27a:	e9 f7       	brne	.-6      	; 0x276 <ESP_Send+0x18>
 27c:	31 97       	sbiw	r30, 0x01	; 1
 27e:	e8 1b       	sub	r30, r24
 280:	f9 0b       	sbc	r31, r25
	char length[4];
	sprintf(length, "%d", size);
 282:	ff 93       	push	r31
 284:	ef 93       	push	r30
 286:	8a e6       	ldi	r24, 0x6A	; 106
 288:	91 e0       	ldi	r25, 0x01	; 1
 28a:	9f 93       	push	r25
 28c:	8f 93       	push	r24
 28e:	ce 01       	movw	r24, r28
 290:	01 96       	adiw	r24, 0x01	; 1
 292:	7c 01       	movw	r14, r24
 294:	9f 93       	push	r25
 296:	8f 93       	push	r24
 298:	0e 94 af 04 	call	0x95e	; 0x95e <sprintf>

	UART_SendString("AT+CIPSEND=");
 29c:	8d e6       	ldi	r24, 0x6D	; 109
 29e:	91 e0       	ldi	r25, 0x01	; 1
 2a0:	0e 94 e8 03 	call	0x7d0	; 0x7d0 <UART_SendString>
#if ESP_CONNECTIONTYPE == 2
	UART_SendString(connectionID);
	UART_SendString(",");
#endif
	UART_SendString(length);
 2a4:	c7 01       	movw	r24, r14
 2a6:	0e 94 e8 03 	call	0x7d0	; 0x7d0 <UART_SendString>
	UART_SendString("\r\n");
 2aa:	8f e2       	ldi	r24, 0x2F	; 47
 2ac:	91 e0       	ldi	r25, 0x01	; 1
 2ae:	0e 94 e8 03 	call	0x7d0	; 0x7d0 <UART_SendString>
	while(!ESP_Response.INPUT && !ESP_Response.ERROR);
 2b2:	0f 90       	pop	r0
 2b4:	0f 90       	pop	r0
 2b6:	0f 90       	pop	r0
 2b8:	0f 90       	pop	r0
 2ba:	0f 90       	pop	r0
 2bc:	0f 90       	pop	r0
 2be:	90 91 b4 01 	lds	r25, 0x01B4	; 0x8001b4 <ESP_Response>
 2c2:	92 fd       	sbrc	r25, 2
 2c4:	04 c0       	rjmp	.+8      	; 0x2ce <ESP_Send+0x70>
 2c6:	90 91 b4 01 	lds	r25, 0x01B4	; 0x8001b4 <ESP_Response>
 2ca:	91 ff       	sbrs	r25, 1
 2cc:	f8 cf       	rjmp	.-16     	; 0x2be <ESP_Send+0x60>
	if(ESP_Response.INPUT == 1)
 2ce:	80 91 b4 01 	lds	r24, 0x01B4	; 0x8001b4 <ESP_Response>
 2d2:	82 ff       	sbrs	r24, 2
 2d4:	04 c0       	rjmp	.+8      	; 0x2de <ESP_Send+0x80>
	{
		UART_SendString(data);
 2d6:	c8 01       	movw	r24, r16
 2d8:	0e 94 e8 03 	call	0x7d0	; 0x7d0 <UART_SendString>
 2dc:	0b c0       	rjmp	.+22     	; 0x2f4 <ESP_Send+0x96>
	}
	else if(ESP_Response.ERROR) 
 2de:	80 91 b4 01 	lds	r24, 0x01B4	; 0x8001b4 <ESP_Response>
 2e2:	81 ff       	sbrs	r24, 1
 2e4:	07 c0       	rjmp	.+14     	; 0x2f4 <ESP_Send+0x96>
	{
		ESP_Response.ERROR = 0;
 2e6:	80 91 b4 01 	lds	r24, 0x01B4	; 0x8001b4 <ESP_Response>
 2ea:	8d 7f       	andi	r24, 0xFD	; 253
 2ec:	80 93 b4 01 	sts	0x01B4, r24	; 0x8001b4 <ESP_Response>
		return 1;
 2f0:	81 e0       	ldi	r24, 0x01	; 1
 2f2:	10 c0       	rjmp	.+32     	; 0x314 <ESP_Send+0xb6>
	_delay_ms(10);
	ESP_Response.OK = 0;
}
inline void ResetResponse(void)
{
	ESP_Response.OK = 0;
 2f4:	80 91 b4 01 	lds	r24, 0x01B4	; 0x8001b4 <ESP_Response>
 2f8:	8e 7f       	andi	r24, 0xFE	; 254
 2fa:	80 93 b4 01 	sts	0x01B4, r24	; 0x8001b4 <ESP_Response>
	ESP_Response.ERROR = 0;
 2fe:	80 91 b4 01 	lds	r24, 0x01B4	; 0x8001b4 <ESP_Response>
 302:	8d 7f       	andi	r24, 0xFD	; 253
 304:	80 93 b4 01 	sts	0x01B4, r24	; 0x8001b4 <ESP_Response>
	ESP_Response.INPUT = 0;
 308:	80 91 b4 01 	lds	r24, 0x01B4	; 0x8001b4 <ESP_Response>
 30c:	8b 7f       	andi	r24, 0xFB	; 251
 30e:	80 93 b4 01 	sts	0x01B4, r24	; 0x8001b4 <ESP_Response>
#if ESP_CONNECTIONTYPE == 2
	UART_SendString("AT+CIPCLOSE=0\r\n");
	WaitForResponse();
#endif
	ResetResponse();
	return 0;
 312:	80 e0       	ldi	r24, 0x00	; 0
}
 314:	0f 90       	pop	r0
 316:	0f 90       	pop	r0
 318:	0f 90       	pop	r0
 31a:	0f 90       	pop	r0
 31c:	df 91       	pop	r29
 31e:	cf 91       	pop	r28
 320:	1f 91       	pop	r17
 322:	0f 91       	pop	r16
 324:	ff 90       	pop	r15
 326:	ef 90       	pop	r14
 328:	08 95       	ret

0000032a <main>:
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 32a:	2f ef       	ldi	r18, 0xFF	; 255
 32c:	8f ef       	ldi	r24, 0xFF	; 255
 32e:	9c e2       	ldi	r25, 0x2C	; 44
 330:	21 50       	subi	r18, 0x01	; 1
 332:	80 40       	sbci	r24, 0x00	; 0
 334:	90 40       	sbci	r25, 0x00	; 0
 336:	e1 f7       	brne	.-8      	; 0x330 <main+0x6>
 338:	00 c0       	rjmp	.+0      	; 0x33a <main+0x10>
 33a:	00 00       	nop
char data[120]; //Data received by RF12
int main(void)
{
	_delay_ms(1000);
	// --- LED --- //
	DDRB = (1<<LED0);
 33c:	81 e0       	ldi	r24, 0x01	; 1
 33e:	84 b9       	out	0x04, r24	; 4

	// --- TIMER --- //
	TCCR1B = (1<<CS12) | (1<<CS10); // clk/1024 prescaler
 340:	95 e0       	ldi	r25, 0x05	; 5
 342:	90 93 81 00 	sts	0x0081, r25	; 0x800081 <__TEXT_REGION_LENGTH__+0x7e0081>
	TIMSK1 = (1<<TOIE1); //Overflow interrupt enable
 346:	80 93 6f 00 	sts	0x006F, r24	; 0x80006f <__TEXT_REGION_LENGTH__+0x7e006f>

	// --- RF12 --- //
	RF_Initialize();
 34a:	0e 94 fe 01 	call	0x3fc	; 0x3fc <RF_Initialize>
	RF_SetRange(RANGE_433MHZ);
 34e:	80 e1       	ldi	r24, 0x10	; 16
 350:	0e 94 59 02 	call	0x4b2	; 0x4b2 <RF_SetRange>
	RF_SetFrequency(RFFREQ433(432.74));
 354:	88 ee       	ldi	r24, 0xE8	; 232
 356:	93 e0       	ldi	r25, 0x03	; 3
 358:	0e 94 76 02 	call	0x4ec	; 0x4ec <RF_SetFrequency>
	RF_SetBaudRate(9600);
 35c:	80 e8       	ldi	r24, 0x80	; 128
 35e:	95 e2       	ldi	r25, 0x25	; 37
 360:	0e 94 86 02 	call	0x50c	; 0x50c <RF_SetBaudRate>
	RF_SetBandwith(RxBW200, LNA_6, RSSI_79);
 364:	44 e0       	ldi	r20, 0x04	; 4
 366:	61 e0       	ldi	r22, 0x01	; 1
 368:	84 e0       	ldi	r24, 0x04	; 4
 36a:	0e 94 5f 02 	call	0x4be	; 0x4be <RF_SetBandwith>
	RF_SetPower(PWRdB_0, TxBW120);
 36e:	67 e0       	ldi	r22, 0x07	; 7
 370:	80 e0       	ldi	r24, 0x00	; 0
 372:	0e 94 b1 02 	call	0x562	; 0x562 <RF_SetPower>
	RF_DisableWakeUpTimer();
 376:	0e 94 ac 02 	call	0x558	; 0x558 <RF_DisableWakeUpTimer>
	RF_Transmit(0x0000);
 37a:	80 e0       	ldi	r24, 0x00	; 0
 37c:	90 e0       	ldi	r25, 0x00	; 0
 37e:	0e 94 27 02 	call	0x44e	; 0x44e <RF_Transmit>
	RF_Transmit(0xCC77);
 382:	87 e7       	ldi	r24, 0x77	; 119
 384:	9c ec       	ldi	r25, 0xCC	; 204
 386:	0e 94 27 02 	call	0x44e	; 0x44e <RF_Transmit>
	uint8_t ret = 0;

	sei();
 38a:	78 94       	sei

	// --- UART --- //
	UART_Initlialise(UBRR);
 38c:	87 e0       	ldi	r24, 0x07	; 7
 38e:	90 e0       	ldi	r25, 0x00	; 0
 390:	0e 94 d5 03 	call	0x7aa	; 0x7aa <UART_Initlialise>
	ESP_Initialize();
 394:	0e 94 65 00 	call	0xca	; 0xca <ESP_Initialize>
	while (1)
	{
	// --- RF12 RECEIVING DATA --- //
#if RF_UseIRQ == 1
	if(!(RF_status.status & 0x07))
 398:	80 91 2e 02 	lds	r24, 0x022E	; 0x80022e <RF_status>
 39c:	87 70       	andi	r24, 0x07	; 7
 39e:	11 f4       	brne	.+4      	; 0x3a4 <main+0x7a>
	{
		RF_RxStart();
 3a0:	0e 94 44 03 	call	0x688	; 0x688 <RF_RxStart>
	}
	if(RF_status.New)
 3a4:	80 91 2e 02 	lds	r24, 0x022E	; 0x80022e <RF_status>
 3a8:	82 ff       	sbrs	r24, 2
 3aa:	f6 cf       	rjmp	.-20     	; 0x398 <main+0x6e>
	{
		ret = RF_RxFinish(data);
 3ac:	86 eb       	ldi	r24, 0xB6	; 182
 3ae:	91 e0       	ldi	r25, 0x01	; 1
 3b0:	0e 94 6b 03 	call	0x6d6	; 0x6d6 <RF_RxFinish>

		if(data > 0 && ret < 254)
 3b4:	8e 3f       	cpi	r24, 0xFE	; 254
 3b6:	48 f4       	brcc	.+18     	; 0x3ca <main+0xa0>
		{
			ESP_Send(data,0);
 3b8:	60 e0       	ldi	r22, 0x00	; 0
 3ba:	70 e0       	ldi	r23, 0x00	; 0
 3bc:	86 eb       	ldi	r24, 0xB6	; 182
 3be:	91 e0       	ldi	r25, 0x01	; 1
 3c0:	0e 94 2f 01 	call	0x25e	; 0x25e <ESP_Send>
			data[16] = 0;
 3c4:	10 92 c6 01 	sts	0x01C6, r1	; 0x8001c6 <data+0x10>
 3c8:	e7 cf       	rjmp	.-50     	; 0x398 <main+0x6e>
		}
		else if(!ret)
 3ca:	81 11       	cpse	r24, r1
 3cc:	e5 cf       	rjmp	.-54     	; 0x398 <main+0x6e>
		{
			UART_SendString("CRC ERROR");
 3ce:	88 ea       	ldi	r24, 0xA8	; 168
 3d0:	91 e0       	ldi	r25, 0x01	; 1
 3d2:	0e 94 e8 03 	call	0x7d0	; 0x7d0 <UART_SendString>
 3d6:	e0 cf       	rjmp	.-64     	; 0x398 <main+0x6e>

000003d8 <__vector_13>:
#endif
	}
}
// --- "ALIVE" LED INTERRUPT --- //
ISR(TIMER1_OVF_vect) //4.5s on 14MHz clock
{
 3d8:	1f 92       	push	r1
 3da:	0f 92       	push	r0
 3dc:	0f b6       	in	r0, 0x3f	; 63
 3de:	0f 92       	push	r0
 3e0:	11 24       	eor	r1, r1
 3e2:	8f 93       	push	r24
 3e4:	9f 93       	push	r25
	PORTB ^= (1<<LED0);
 3e6:	95 b1       	in	r25, 0x05	; 5
 3e8:	81 e0       	ldi	r24, 0x01	; 1
 3ea:	89 27       	eor	r24, r25
 3ec:	85 b9       	out	0x05, r24	; 5
 3ee:	9f 91       	pop	r25
 3f0:	8f 91       	pop	r24
 3f2:	0f 90       	pop	r0
 3f4:	0f be       	out	0x3f, r0	; 63
 3f6:	0f 90       	pop	r0
 3f8:	1f 90       	pop	r1
 3fa:	18 95       	reti

000003fc <RF_Initialize>:
//-------------------------INITIALIZATION-------------------------------//
void RF_Initialize(void)
{
	//	INTIALZATION OF PINS
	
	RF_DDR |= (1<<SDI) | (1<<SCK) | (1<<CS);
 3fc:	84 b1       	in	r24, 0x04	; 4
 3fe:	8c 62       	ori	r24, 0x2C	; 44
 400:	84 b9       	out	0x04, r24	; 4
	RF_DDR &= ~(1<<SDO);
 402:	24 98       	cbi	0x04, 4	; 4
	
	RF_PORT |= (1<<CS);
 404:	2a 9a       	sbi	0x05, 2	; 5
	//SPCR = (1<<SPE) | (1<<MSTR); //SCK - Fosc/128

#if RF_UseIRQ == 1
	RF_PORT |= (1<<SDO);
 406:	2c 9a       	sbi	0x05, 4	; 5
 408:	2f ef       	ldi	r18, 0xFF	; 255
 40a:	8f e7       	ldi	r24, 0x7F	; 127
 40c:	94 e0       	ldi	r25, 0x04	; 4
 40e:	21 50       	subi	r18, 0x01	; 1
 410:	80 40       	sbci	r24, 0x00	; 0
 412:	90 40       	sbci	r25, 0x00	; 0
 414:	e1 f7       	brne	.-8      	; 0x40e <__FUSE_REGION_LENGTH__+0xe>
 416:	00 c0       	rjmp	.+0      	; 0x418 <__FUSE_REGION_LENGTH__+0x18>
 418:	00 00       	nop
#endif

	_delay_ms(100); //WAITING FOR MODULE TO RESET

#if RF_UseIRQ == 1
	RF_status.Rx = 0;
 41a:	80 91 2e 02 	lds	r24, 0x022E	; 0x80022e <RF_status>
 41e:	8e 7f       	andi	r24, 0xFE	; 254
 420:	80 93 2e 02 	sts	0x022E, r24	; 0x80022e <RF_status>
	RF_status.Tx = 0;
 424:	80 91 2e 02 	lds	r24, 0x022E	; 0x80022e <RF_status>
 428:	8d 7f       	andi	r24, 0xFD	; 253
 42a:	80 93 2e 02 	sts	0x022E, r24	; 0x80022e <RF_status>
	RF_status.New = 0;
 42e:	80 91 2e 02 	lds	r24, 0x022E	; 0x80022e <RF_status>
 432:	8b 7f       	andi	r24, 0xFB	; 251
 434:	80 93 2e 02 	sts	0x022E, r24	; 0x80022e <RF_status>

	RF_IRQDDR &= ~(1<<IRQ);
 438:	52 98       	cbi	0x0a, 2	; 10
	//LOW STATE ON INT0 WILL GENERATE AN INTERRUPT
	EICRA &= ~(1<<ISC01);
 43a:	e9 e6       	ldi	r30, 0x69	; 105
 43c:	f0 e0       	ldi	r31, 0x00	; 0
 43e:	80 81       	ld	r24, Z
 440:	8d 7f       	andi	r24, 0xFD	; 253
 442:	80 83       	st	Z, r24
	EICRA &= ~(1<<ISC00);
 444:	80 81       	ld	r24, Z
 446:	8e 7f       	andi	r24, 0xFE	; 254
 448:	80 83       	st	Z, r24

	EIMSK |= (1<<INT0);
 44a:	e8 9a       	sbi	0x1d, 0	; 29
 44c:	08 95       	ret

0000044e <RF_Transmit>:
#endif
}

//----------------------------TRANSMITION-------------------------------//
uint16_t RF_Transmit(uint16_t data)
{
 44e:	ac 01       	movw	r20, r24
	uint16_t ret_val = 0;
	uint8_t i;

	RF_PORT &= ~(1<<CS);
 450:	2a 98       	cbi	0x05, 2	; 5
 452:	90 e1       	ldi	r25, 0x10	; 16
}

//----------------------------TRANSMITION-------------------------------//
uint16_t RF_Transmit(uint16_t data)
{
	uint16_t ret_val = 0;
 454:	20 e0       	ldi	r18, 0x00	; 0
 456:	30 e0       	ldi	r19, 0x00	; 0
	uint8_t i;

	RF_PORT &= ~(1<<CS);
	for (i=0; i<16; i++)
	{
		if (data & 0x8000) RF_PORT |= (1<<SDI);
 458:	55 23       	and	r21, r21
 45a:	14 f4       	brge	.+4      	; 0x460 <RF_Transmit+0x12>
 45c:	2b 9a       	sbi	0x05, 3	; 5
 45e:	01 c0       	rjmp	.+2      	; 0x462 <RF_Transmit+0x14>
		else RF_PORT &= ~(1<<SDI);
 460:	2b 98       	cbi	0x05, 3	; 5

		ret_val <<= 1;
 462:	22 0f       	add	r18, r18
 464:	33 1f       	adc	r19, r19
		if (RF_PIN&(1<<SDO)) ret_val |= 1;
 466:	1c 99       	sbic	0x03, 4	; 3
 468:	21 60       	ori	r18, 0x01	; 1
		RF_PORT |= (1<<SCK);
 46a:	2d 9a       	sbi	0x05, 5	; 5
		data <<= 1;
 46c:	44 0f       	add	r20, r20
 46e:	55 1f       	adc	r21, r21
		asm("nop");
 470:	00 00       	nop
		asm("nop");
 472:	00 00       	nop
		RF_PORT &= ~(1<<SCK);
 474:	2d 98       	cbi	0x05, 5	; 5
 476:	91 50       	subi	r25, 0x01	; 1
{
	uint16_t ret_val = 0;
	uint8_t i;

	RF_PORT &= ~(1<<CS);
	for (i=0; i<16; i++)
 478:	79 f7       	brne	.-34     	; 0x458 <RF_Transmit+0xa>
		data <<= 1;
		asm("nop");
		asm("nop");
		RF_PORT &= ~(1<<SCK);
	}
	RF_PORT |= (1<<CS);
 47a:	2a 9a       	sbi	0x05, 2	; 5

	RF_PORT |= (1<<CS);

	return response;
	*/
}
 47c:	c9 01       	movw	r24, r18
 47e:	08 95       	ret

00000480 <UpdateChecksum>:
//--------------------CALCULATING CHECKSUM (CRC16)--------------------------//
uint16_t UpdateChecksum(uint16_t checksum, uint8_t data)
{
	uint16_t tmp = (data<<8);
 480:	70 e0       	ldi	r23, 0x00	; 0
 482:	76 2f       	mov	r23, r22
 484:	66 27       	eor	r22, r22
 486:	28 e0       	ldi	r18, 0x08	; 8
 488:	30 e0       	ldi	r19, 0x00	; 0
	for(int i = 0; i < 8; i++)
	{
		if((checksum ^ tmp) & 0x8000)
 48a:	ab 01       	movw	r20, r22
 48c:	48 27       	eor	r20, r24
 48e:	59 27       	eor	r21, r25
 490:	55 23       	and	r21, r21
 492:	3c f4       	brge	.+14     	; 0x4a2 <UpdateChecksum+0x22>
			checksum = (checksum<<1) ^ 0x1021;
 494:	88 0f       	add	r24, r24
 496:	99 1f       	adc	r25, r25
 498:	41 e2       	ldi	r20, 0x21	; 33
 49a:	84 27       	eor	r24, r20
 49c:	40 e1       	ldi	r20, 0x10	; 16
 49e:	94 27       	eor	r25, r20
 4a0:	02 c0       	rjmp	.+4      	; 0x4a6 <UpdateChecksum+0x26>
		else
			checksum = (checksum<<1);
 4a2:	88 0f       	add	r24, r24
 4a4:	99 1f       	adc	r25, r25
		tmp = tmp << 1;
 4a6:	66 0f       	add	r22, r22
 4a8:	77 1f       	adc	r23, r23
 4aa:	21 50       	subi	r18, 0x01	; 1
 4ac:	31 09       	sbc	r19, r1
}
//--------------------CALCULATING CHECKSUM (CRC16)--------------------------//
uint16_t UpdateChecksum(uint16_t checksum, uint8_t data)
{
	uint16_t tmp = (data<<8);
	for(int i = 0; i < 8; i++)
 4ae:	69 f7       	brne	.-38     	; 0x48a <UpdateChecksum+0xa>
		else
			checksum = (checksum<<1);
		tmp = tmp << 1;
	}
	return checksum;
}
 4b0:	08 95       	ret

000004b2 <RF_SetRange>:
//--------------------RANGE BAUDRATE AND FREQUENCY----------------------//
void RF_SetRange(enum RANGE range)
{
	RF_Transmit(0x80C7 | range); //ENABLE FIFO, SET RANGE
 4b2:	90 e0       	ldi	r25, 0x00	; 0
 4b4:	87 6c       	ori	r24, 0xC7	; 199
 4b6:	90 68       	ori	r25, 0x80	; 128
 4b8:	0e 94 27 02 	call	0x44e	; 0x44e <RF_Transmit>
 4bc:	08 95       	ret

000004be <RF_SetBandwith>:
}
void RF_SetBandwith(uint8_t bandwidth, uint8_t gain, uint8_t drssi)
{
	RF_Transmit(0x9000 | ((bandwidth & 7) << 5) | ((gain & 3) << 3) | (drssi & 7));
 4be:	47 70       	andi	r20, 0x07	; 7
 4c0:	50 e0       	ldi	r21, 0x00	; 0
 4c2:	50 69       	ori	r21, 0x90	; 144
 4c4:	63 70       	andi	r22, 0x03	; 3
 4c6:	70 e0       	ldi	r23, 0x00	; 0
 4c8:	66 0f       	add	r22, r22
 4ca:	77 1f       	adc	r23, r23
 4cc:	66 0f       	add	r22, r22
 4ce:	77 1f       	adc	r23, r23
 4d0:	66 0f       	add	r22, r22
 4d2:	77 1f       	adc	r23, r23
 4d4:	46 2b       	or	r20, r22
 4d6:	57 2b       	or	r21, r23
 4d8:	20 e2       	ldi	r18, 0x20	; 32
 4da:	82 9f       	mul	r24, r18
 4dc:	c0 01       	movw	r24, r0
 4de:	11 24       	eor	r1, r1
 4e0:	99 27       	eor	r25, r25
 4e2:	84 2b       	or	r24, r20
 4e4:	95 2b       	or	r25, r21
 4e6:	0e 94 27 02 	call	0x44e	; 0x44e <RF_Transmit>
 4ea:	08 95       	ret

000004ec <RF_SetFrequency>:
}
void RF_SetFrequency(uint16_t frequency)
{
	if(frequency < 96)
 4ec:	80 36       	cpi	r24, 0x60	; 96
 4ee:	91 05       	cpc	r25, r1
 4f0:	38 f0       	brcs	.+14     	; 0x500 <RF_SetFrequency+0x14>
 4f2:	80 34       	cpi	r24, 0x40	; 64
 4f4:	2f e0       	ldi	r18, 0x0F	; 15
 4f6:	92 07       	cpc	r25, r18
 4f8:	28 f0       	brcs	.+10     	; 0x504 <RF_SetFrequency+0x18>
 4fa:	8f e3       	ldi	r24, 0x3F	; 63
 4fc:	9f e0       	ldi	r25, 0x0F	; 15
 4fe:	02 c0       	rjmp	.+4      	; 0x504 <RF_SetFrequency+0x18>
		frequency = 96;
 500:	80 e6       	ldi	r24, 0x60	; 96
 502:	90 e0       	ldi	r25, 0x00	; 0
	else if (frequency > 3903)
		frequency = 3903;
	RF_Transmit(0xA000 | frequency);
 504:	90 6a       	ori	r25, 0xA0	; 160
 506:	0e 94 27 02 	call	0x44e	; 0x44e <RF_Transmit>
 50a:	08 95       	ret

0000050c <RF_SetBaudRate>:
}
void RF_SetBaudRate(uint16_t baud)
{
	if(baud<663)
 50c:	87 39       	cpi	r24, 0x97	; 151
 50e:	22 e0       	ldi	r18, 0x02	; 2
 510:	92 07       	cpc	r25, r18
 512:	08 f1       	brcs	.+66     	; 0x556 <RF_SetBaudRate+0x4a>
 514:	9c 01       	movw	r18, r24
		return;
	if(baud<5400)
 516:	28 31       	cpi	r18, 0x18	; 24
 518:	85 e1       	ldi	r24, 0x15	; 21
 51a:	38 07       	cpc	r19, r24
 51c:	78 f4       	brcc	.+30     	; 0x53c <RF_SetBaudRate+0x30>
		RF_Transmit(0xC680 | ((43104/baud)-1));
 51e:	40 e0       	ldi	r20, 0x00	; 0
 520:	50 e0       	ldi	r21, 0x00	; 0
 522:	60 e6       	ldi	r22, 0x60	; 96
 524:	78 ea       	ldi	r23, 0xA8	; 168
 526:	80 e0       	ldi	r24, 0x00	; 0
 528:	90 e0       	ldi	r25, 0x00	; 0
 52a:	0e 94 90 04 	call	0x920	; 0x920 <__divmodsi4>
 52e:	c9 01       	movw	r24, r18
 530:	01 97       	sbiw	r24, 0x01	; 1
 532:	80 68       	ori	r24, 0x80	; 128
 534:	96 6c       	ori	r25, 0xC6	; 198
 536:	0e 94 27 02 	call	0x44e	; 0x44e <RF_Transmit>
 53a:	08 95       	ret
	else
		RF_Transmit(0xC600 | ((344828UL/baud)-1));		
 53c:	40 e0       	ldi	r20, 0x00	; 0
 53e:	50 e0       	ldi	r21, 0x00	; 0
 540:	6c ef       	ldi	r22, 0xFC	; 252
 542:	72 e4       	ldi	r23, 0x42	; 66
 544:	85 e0       	ldi	r24, 0x05	; 5
 546:	90 e0       	ldi	r25, 0x00	; 0
 548:	0e 94 6e 04 	call	0x8dc	; 0x8dc <__udivmodsi4>
 54c:	c9 01       	movw	r24, r18
 54e:	01 97       	sbiw	r24, 0x01	; 1
 550:	96 6c       	ori	r25, 0xC6	; 198
 552:	0e 94 27 02 	call	0x44e	; 0x44e <RF_Transmit>
 556:	08 95       	ret

00000558 <RF_DisableWakeUpTimer>:
}
//----------------------WAKE UP TIMER DISABLING-------------------------//
void RF_DisableWakeUpTimer(void)
{
	RF_Transmit(0xE000);
 558:	80 e0       	ldi	r24, 0x00	; 0
 55a:	90 ee       	ldi	r25, 0xE0	; 224
 55c:	0e 94 27 02 	call	0x44e	; 0x44e <RF_Transmit>
 560:	08 95       	ret

00000562 <RF_SetPower>:
}
//---------------------------POWER SETTING------------------------------//
void RF_SetPower(uint8_t power, uint8_t mod)
{
	RF_Transmit(0x9800 | (power & 7) | ((mod & 15)<<4));
 562:	87 70       	andi	r24, 0x07	; 7
 564:	90 e0       	ldi	r25, 0x00	; 0
 566:	98 69       	ori	r25, 0x98	; 152
 568:	20 e1       	ldi	r18, 0x10	; 16
 56a:	62 9f       	mul	r22, r18
 56c:	b0 01       	movw	r22, r0
 56e:	11 24       	eor	r1, r1
 570:	77 27       	eor	r23, r23
 572:	86 2b       	or	r24, r22
 574:	97 2b       	or	r25, r23
 576:	0e 94 27 02 	call	0x44e	; 0x44e <RF_Transmit>
 57a:	08 95       	ret

0000057c <__vector_1>:
uint8_t RF_Data[(RF_DataLength + 10)]; // +10 FOR THE REST OF THE FRAME

//----------------------------------------------------------------------//
//-------------------------------ISR------------------------------------//
ISR(INT0_vect)
{	
 57c:	1f 92       	push	r1
 57e:	0f 92       	push	r0
 580:	0f b6       	in	r0, 0x3f	; 63
 582:	0f 92       	push	r0
 584:	11 24       	eor	r1, r1
 586:	2f 93       	push	r18
 588:	3f 93       	push	r19
 58a:	4f 93       	push	r20
 58c:	5f 93       	push	r21
 58e:	6f 93       	push	r22
 590:	7f 93       	push	r23
 592:	8f 93       	push	r24
 594:	9f 93       	push	r25
 596:	af 93       	push	r26
 598:	bf 93       	push	r27
 59a:	cf 93       	push	r28
 59c:	ef 93       	push	r30
 59e:	ff 93       	push	r31
	if(RF_status.Rx)
 5a0:	80 91 2e 02 	lds	r24, 0x022E	; 0x80022e <RF_status>
 5a4:	80 ff       	sbrs	r24, 0
 5a6:	3d c0       	rjmp	.+122    	; 0x622 <__vector_1+0xa6>
	{
		if(RF_Index < RF_DataLength)
 5a8:	80 91 b2 01 	lds	r24, 0x01B2	; 0x8001b2 <__data_end>
 5ac:	84 36       	cpi	r24, 0x64	; 100
 5ae:	d8 f4       	brcc	.+54     	; 0x5e6 <__vector_1+0x6a>
		{
			RF_Data[RF_Index++] = RF_Transmit(0xB000) & 0x00FF;
 5b0:	c0 91 b2 01 	lds	r28, 0x01B2	; 0x8001b2 <__data_end>
 5b4:	81 e0       	ldi	r24, 0x01	; 1
 5b6:	8c 0f       	add	r24, r28
 5b8:	80 93 b2 01 	sts	0x01B2, r24	; 0x8001b2 <__data_end>
 5bc:	80 e0       	ldi	r24, 0x00	; 0
 5be:	90 eb       	ldi	r25, 0xB0	; 176
 5c0:	0e 94 27 02 	call	0x44e	; 0x44e <RF_Transmit>
 5c4:	ec 2f       	mov	r30, r28
 5c6:	f0 e0       	ldi	r31, 0x00	; 0
 5c8:	e1 5d       	subi	r30, 0xD1	; 209
 5ca:	fd 4f       	sbci	r31, 0xFD	; 253
 5cc:	80 83       	st	Z, r24
			RF_Transmit(0x8208);
			RF_status.Rx = 0;
			RF_status.New = 1; //FRAME NOT RIGHT
			return;
		}
		if(RF_Index >= (RF_Data[0] + 3))
 5ce:	20 91 b2 01 	lds	r18, 0x01B2	; 0x8001b2 <__data_end>
 5d2:	30 e0       	ldi	r19, 0x00	; 0
 5d4:	80 91 2f 02 	lds	r24, 0x022F	; 0x80022f <RF_Data>
 5d8:	90 e0       	ldi	r25, 0x00	; 0
 5da:	03 96       	adiw	r24, 0x03	; 3
 5dc:	28 17       	cp	r18, r24
 5de:	39 07       	cpc	r19, r25
 5e0:	0c f4       	brge	.+2      	; 0x5e4 <__vector_1+0x68>
 5e2:	40 c0       	rjmp	.+128    	; 0x664 <__vector_1+0xe8>
 5e4:	0f c0       	rjmp	.+30     	; 0x604 <__vector_1+0x88>
		{
			RF_Data[RF_Index++] = RF_Transmit(0xB000) & 0x00FF;
		}
		else
		{
			RF_Transmit(0x8208);
 5e6:	88 e0       	ldi	r24, 0x08	; 8
 5e8:	92 e8       	ldi	r25, 0x82	; 130
 5ea:	0e 94 27 02 	call	0x44e	; 0x44e <RF_Transmit>
			RF_status.Rx = 0;
 5ee:	80 91 2e 02 	lds	r24, 0x022E	; 0x80022e <RF_status>
 5f2:	8e 7f       	andi	r24, 0xFE	; 254
 5f4:	80 93 2e 02 	sts	0x022E, r24	; 0x80022e <RF_status>
			RF_status.New = 1; //FRAME NOT RIGHT
 5f8:	80 91 2e 02 	lds	r24, 0x022E	; 0x80022e <RF_status>
 5fc:	84 60       	ori	r24, 0x04	; 4
 5fe:	80 93 2e 02 	sts	0x022E, r24	; 0x80022e <RF_status>
			return;
 602:	30 c0       	rjmp	.+96     	; 0x664 <__vector_1+0xe8>
		}
		if(RF_Index >= (RF_Data[0] + 3))
		{
			RF_Transmit(0x8208);
 604:	88 e0       	ldi	r24, 0x08	; 8
 606:	92 e8       	ldi	r25, 0x82	; 130
 608:	0e 94 27 02 	call	0x44e	; 0x44e <RF_Transmit>
			RF_status.Rx = 0;
 60c:	80 91 2e 02 	lds	r24, 0x022E	; 0x80022e <RF_status>
 610:	8e 7f       	andi	r24, 0xFE	; 254
 612:	80 93 2e 02 	sts	0x022E, r24	; 0x80022e <RF_status>
			RF_status.New = 1; //FRAME IS RIGHT
 616:	80 91 2e 02 	lds	r24, 0x022E	; 0x80022e <RF_status>
 61a:	84 60       	ori	r24, 0x04	; 4
 61c:	80 93 2e 02 	sts	0x022E, r24	; 0x80022e <RF_status>
 620:	21 c0       	rjmp	.+66     	; 0x664 <__vector_1+0xe8>
		}
	}
	else if(RF_status.Tx)
 622:	80 91 2e 02 	lds	r24, 0x022E	; 0x80022e <RF_status>
 626:	81 ff       	sbrs	r24, 1
 628:	1d c0       	rjmp	.+58     	; 0x664 <__vector_1+0xe8>
	{
		RF_Transmit(0xB800 | RF_Data[RF_Index]);
 62a:	e0 91 b2 01 	lds	r30, 0x01B2	; 0x8001b2 <__data_end>
 62e:	f0 e0       	ldi	r31, 0x00	; 0
 630:	e1 5d       	subi	r30, 0xD1	; 209
 632:	fd 4f       	sbci	r31, 0xFD	; 253
 634:	80 81       	ld	r24, Z
 636:	90 e0       	ldi	r25, 0x00	; 0
 638:	98 6b       	ori	r25, 0xB8	; 184
 63a:	0e 94 27 02 	call	0x44e	; 0x44e <RF_Transmit>
		if(!RF_Index)
 63e:	80 91 b2 01 	lds	r24, 0x01B2	; 0x8001b2 <__data_end>
 642:	81 11       	cpse	r24, r1
 644:	0a c0       	rjmp	.+20     	; 0x65a <__vector_1+0xde>
		{
			RF_status.Tx = 0;
 646:	80 91 2e 02 	lds	r24, 0x022E	; 0x80022e <RF_status>
 64a:	8d 7f       	andi	r24, 0xFD	; 253
 64c:	80 93 2e 02 	sts	0x022E, r24	; 0x80022e <RF_status>
			RF_Transmit(0x8208); //TX OFF
 650:	88 e0       	ldi	r24, 0x08	; 8
 652:	92 e8       	ldi	r25, 0x82	; 130
 654:	0e 94 27 02 	call	0x44e	; 0x44e <RF_Transmit>
 658:	05 c0       	rjmp	.+10     	; 0x664 <__vector_1+0xe8>
		}
		else
		{	
			RF_Index--;
 65a:	80 91 b2 01 	lds	r24, 0x01B2	; 0x8001b2 <__data_end>
 65e:	81 50       	subi	r24, 0x01	; 1
 660:	80 93 b2 01 	sts	0x01B2, r24	; 0x8001b2 <__data_end>
		}
	}
}
 664:	ff 91       	pop	r31
 666:	ef 91       	pop	r30
 668:	cf 91       	pop	r28
 66a:	bf 91       	pop	r27
 66c:	af 91       	pop	r26
 66e:	9f 91       	pop	r25
 670:	8f 91       	pop	r24
 672:	7f 91       	pop	r23
 674:	6f 91       	pop	r22
 676:	5f 91       	pop	r21
 678:	4f 91       	pop	r20
 67a:	3f 91       	pop	r19
 67c:	2f 91       	pop	r18
 67e:	0f 90       	pop	r0
 680:	0f be       	out	0x3f, r0	; 63
 682:	0f 90       	pop	r0
 684:	1f 90       	pop	r1
 686:	18 95       	reti

00000688 <RF_RxStart>:
//-----------------------------DATA RECEIVE-----------------------------//
uint8_t RF_RxStart(void)
{
	if(RF_status.New)
 688:	80 91 2e 02 	lds	r24, 0x022E	; 0x80022e <RF_status>
 68c:	82 fd       	sbrc	r24, 2
 68e:	1d c0       	rjmp	.+58     	; 0x6ca <RF_RxStart+0x42>
		return 1;		//BUFFER NOT EMPTY YET
	if(RF_status.Tx)
 690:	80 91 2e 02 	lds	r24, 0x022E	; 0x80022e <RF_status>
 694:	81 fd       	sbrc	r24, 1
 696:	1b c0       	rjmp	.+54     	; 0x6ce <RF_RxStart+0x46>
		return 2;		//TRANSMITION IN PROGRESS
	if(RF_status.Rx)
 698:	80 91 2e 02 	lds	r24, 0x022E	; 0x80022e <RF_status>
 69c:	80 fd       	sbrc	r24, 0
 69e:	19 c0       	rjmp	.+50     	; 0x6d2 <RF_RxStart+0x4a>
		return 3;		//RECEIVING IN PROGRESS

	RF_Transmit(0x82C8); //RX ON
 6a0:	88 ec       	ldi	r24, 0xC8	; 200
 6a2:	92 e8       	ldi	r25, 0x82	; 130
 6a4:	0e 94 27 02 	call	0x44e	; 0x44e <RF_Transmit>

	//FIFO RESET
	RF_Transmit(0xCA81);
 6a8:	81 e8       	ldi	r24, 0x81	; 129
 6aa:	9a ec       	ldi	r25, 0xCA	; 202
 6ac:	0e 94 27 02 	call	0x44e	; 0x44e <RF_Transmit>
	RF_Transmit(0xCA83);
 6b0:	83 e8       	ldi	r24, 0x83	; 131
 6b2:	9a ec       	ldi	r25, 0xCA	; 202
 6b4:	0e 94 27 02 	call	0x44e	; 0x44e <RF_Transmit>

	RF_Index = 0;
 6b8:	10 92 b2 01 	sts	0x01B2, r1	; 0x8001b2 <__data_end>
	RF_status.Rx = 1;
 6bc:	80 91 2e 02 	lds	r24, 0x022E	; 0x80022e <RF_status>
 6c0:	81 60       	ori	r24, 0x01	; 1
 6c2:	80 93 2e 02 	sts	0x022E, r24	; 0x80022e <RF_status>

	return 0;			//EVERYTING OK
 6c6:	80 e0       	ldi	r24, 0x00	; 0
 6c8:	08 95       	ret
}
//-----------------------------DATA RECEIVE-----------------------------//
uint8_t RF_RxStart(void)
{
	if(RF_status.New)
		return 1;		//BUFFER NOT EMPTY YET
 6ca:	81 e0       	ldi	r24, 0x01	; 1
 6cc:	08 95       	ret
	if(RF_status.Tx)
		return 2;		//TRANSMITION IN PROGRESS
 6ce:	82 e0       	ldi	r24, 0x02	; 2
 6d0:	08 95       	ret
	if(RF_status.Rx)
		return 3;		//RECEIVING IN PROGRESS
 6d2:	83 e0       	ldi	r24, 0x03	; 3

	RF_Index = 0;
	RF_status.Rx = 1;

	return 0;			//EVERYTING OK
}
 6d4:	08 95       	ret

000006d6 <RF_RxFinish>:
 *	OR (ERRORS)
 *	255 - receiving in progress
 *	254 - previous frame was not read
*/
uint8_t RF_RxFinish(char* data)
{
 6d6:	cf 92       	push	r12
 6d8:	df 92       	push	r13
 6da:	ef 92       	push	r14
 6dc:	ff 92       	push	r15
 6de:	0f 93       	push	r16
 6e0:	1f 93       	push	r17
 6e2:	cf 93       	push	r28
 6e4:	df 93       	push	r29
 6e6:	ec 01       	movw	r28, r24
	uint16_t crc;
	uint16_t crc_checksum = 0;
	uint8_t size = RF_Data[0];
 6e8:	10 91 2f 02 	lds	r17, 0x022F	; 0x80022f <RF_Data>

	if(RF_status.Rx)
 6ec:	90 91 2e 02 	lds	r25, 0x022E	; 0x80022e <RF_status>
 6f0:	90 fd       	sbrc	r25, 0
 6f2:	4d c0       	rjmp	.+154    	; 0x78e <RF_RxFinish+0xb8>
		return 255;
	if(!RF_status.New)
 6f4:	80 91 2e 02 	lds	r24, 0x022E	; 0x80022e <RF_status>
 6f8:	82 ff       	sbrs	r24, 2
 6fa:	4b c0       	rjmp	.+150    	; 0x792 <RF_RxFinish+0xbc>
		return 254;

	if(size > RF_DataLength)
 6fc:	15 36       	cpi	r17, 0x65	; 101
 6fe:	58 f4       	brcc	.+22     	; 0x716 <RF_RxFinish+0x40>
		data[0] = 0;
		RF_status.New = 0;
		return 0; //FRAME SIZE NOT RIGHT
	}
	uint8_t i;
	for(i = 0; i < (size + 1); i++)
 700:	e1 2e       	mov	r14, r17
 702:	f1 2c       	mov	r15, r1
 704:	c7 01       	movw	r24, r14
 706:	01 96       	adiw	r24, 0x01	; 1
 708:	6c 01       	movw	r12, r24
 70a:	20 e0       	ldi	r18, 0x00	; 0
 70c:	30 e0       	ldi	r19, 0x00	; 0
 70e:	00 e0       	ldi	r16, 0x00	; 0
 710:	80 e0       	ldi	r24, 0x00	; 0
 712:	90 e0       	ldi	r25, 0x00	; 0
 714:	08 c0       	rjmp	.+16     	; 0x726 <RF_RxFinish+0x50>
	if(!RF_status.New)
		return 254;

	if(size > RF_DataLength)
	{
		data[0] = 0;
 716:	18 82       	st	Y, r1
		RF_status.New = 0;
 718:	80 91 2e 02 	lds	r24, 0x022E	; 0x80022e <RF_status>
 71c:	8b 7f       	andi	r24, 0xFB	; 251
 71e:	80 93 2e 02 	sts	0x022E, r24	; 0x80022e <RF_status>
		return 0; //FRAME SIZE NOT RIGHT
 722:	80 e0       	ldi	r24, 0x00	; 0
 724:	39 c0       	rjmp	.+114    	; 0x798 <RF_RxFinish+0xc2>
	}
	uint8_t i;
	for(i = 0; i < (size + 1); i++)
	{
		crc_checksum = UpdateChecksum(crc_checksum, RF_Data[i]);
 726:	f9 01       	movw	r30, r18
 728:	e1 5d       	subi	r30, 0xD1	; 209
 72a:	fd 4f       	sbci	r31, 0xFD	; 253
 72c:	60 81       	ld	r22, Z
 72e:	0e 94 40 02 	call	0x480	; 0x480 <UpdateChecksum>
		data[0] = 0;
		RF_status.New = 0;
		return 0; //FRAME SIZE NOT RIGHT
	}
	uint8_t i;
	for(i = 0; i < (size + 1); i++)
 732:	0f 5f       	subi	r16, 0xFF	; 255
 734:	20 2f       	mov	r18, r16
 736:	30 e0       	ldi	r19, 0x00	; 0
 738:	2c 15       	cp	r18, r12
 73a:	3d 05       	cpc	r19, r13
 73c:	a4 f3       	brlt	.-24     	; 0x726 <RF_RxFinish+0x50>
	{
		crc_checksum = UpdateChecksum(crc_checksum, RF_Data[i]);
	}

	crc = RF_Data[i++];
 73e:	f9 01       	movw	r30, r18
 740:	e1 5d       	subi	r30, 0xD1	; 209
 742:	fd 4f       	sbci	r31, 0xFD	; 253
 744:	20 81       	ld	r18, Z
 746:	0f 5f       	subi	r16, 0xFF	; 255
	crc |= RF_Data[i] << 8;
 748:	e0 2f       	mov	r30, r16
 74a:	f0 e0       	ldi	r31, 0x00	; 0
 74c:	e1 5d       	subi	r30, 0xD1	; 209
 74e:	fd 4f       	sbci	r31, 0xFD	; 253
 750:	40 81       	ld	r20, Z
 752:	30 e0       	ldi	r19, 0x00	; 0
 754:	34 2b       	or	r19, r20
	RF_status.New = 0;
 756:	40 91 2e 02 	lds	r20, 0x022E	; 0x80022e <RF_status>
 75a:	4b 7f       	andi	r20, 0xFB	; 251
 75c:	40 93 2e 02 	sts	0x022E, r20	; 0x80022e <RF_status>
	
	if(crc != crc_checksum)
 760:	28 17       	cp	r18, r24
 762:	39 07       	cpc	r19, r25
 764:	c1 f4       	brne	.+48     	; 0x796 <RF_RxFinish+0xc0>
		return 0; //DATA NOT RIGHT - DIFFERENT CHECKSUMS
	else
	{
		for(int i = 0; i < size; i++)
 766:	1e 14       	cp	r1, r14
 768:	1f 04       	cpc	r1, r15
 76a:	64 f4       	brge	.+24     	; 0x784 <RF_RxFinish+0xae>
 76c:	e0 e3       	ldi	r30, 0x30	; 48
 76e:	f2 e0       	ldi	r31, 0x02	; 2
 770:	de 01       	movw	r26, r28
 772:	21 2f       	mov	r18, r17
 774:	30 e0       	ldi	r19, 0x00	; 0
 776:	20 5d       	subi	r18, 0xD0	; 208
 778:	3d 4f       	sbci	r19, 0xFD	; 253
		{
			data[i] = RF_Data[i+1];
 77a:	91 91       	ld	r25, Z+
 77c:	9d 93       	st	X+, r25
	
	if(crc != crc_checksum)
		return 0; //DATA NOT RIGHT - DIFFERENT CHECKSUMS
	else
	{
		for(int i = 0; i < size; i++)
 77e:	e2 17       	cp	r30, r18
 780:	f3 07       	cpc	r31, r19
 782:	d9 f7       	brne	.-10     	; 0x77a <RF_RxFinish+0xa4>
		{
			data[i] = RF_Data[i+1];
		}
		data[size] = 0; //ENDING FRAME WITH 0
 784:	c1 0f       	add	r28, r17
 786:	d1 1d       	adc	r29, r1
 788:	18 82       	st	Y, r1
		return size; //SIZE OF RECEIVED FRAME IN BYTES
 78a:	81 2f       	mov	r24, r17
 78c:	05 c0       	rjmp	.+10     	; 0x798 <RF_RxFinish+0xc2>
	uint16_t crc;
	uint16_t crc_checksum = 0;
	uint8_t size = RF_Data[0];

	if(RF_status.Rx)
		return 255;
 78e:	8f ef       	ldi	r24, 0xFF	; 255
 790:	03 c0       	rjmp	.+6      	; 0x798 <RF_RxFinish+0xc2>
	if(!RF_status.New)
		return 254;
 792:	8e ef       	ldi	r24, 0xFE	; 254
 794:	01 c0       	rjmp	.+2      	; 0x798 <RF_RxFinish+0xc2>
	crc = RF_Data[i++];
	crc |= RF_Data[i] << 8;
	RF_status.New = 0;
	
	if(crc != crc_checksum)
		return 0; //DATA NOT RIGHT - DIFFERENT CHECKSUMS
 796:	80 e0       	ldi	r24, 0x00	; 0
			data[i] = RF_Data[i+1];
		}
		data[size] = 0; //ENDING FRAME WITH 0
		return size; //SIZE OF RECEIVED FRAME IN BYTES
	}
}
 798:	df 91       	pop	r29
 79a:	cf 91       	pop	r28
 79c:	1f 91       	pop	r17
 79e:	0f 91       	pop	r16
 7a0:	ff 90       	pop	r15
 7a2:	ef 90       	pop	r14
 7a4:	df 90       	pop	r13
 7a6:	cf 90       	pop	r12
 7a8:	08 95       	ret

000007aa <UART_Initlialise>:
char UART_ReceiveChar(void)
{
	while(!(UCSR0A & (1<<RXC0))); //EMPTY LOOP - WAITING UNTILL DATA IS RECEIVED

	return UDR0;
}
 7aa:	90 93 c5 00 	sts	0x00C5, r25	; 0x8000c5 <__TEXT_REGION_LENGTH__+0x7e00c5>
 7ae:	80 93 c4 00 	sts	0x00C4, r24	; 0x8000c4 <__TEXT_REGION_LENGTH__+0x7e00c4>
 7b2:	88 e9       	ldi	r24, 0x98	; 152
 7b4:	80 93 c1 00 	sts	0x00C1, r24	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7e00c1>
 7b8:	86 e0       	ldi	r24, 0x06	; 6
 7ba:	80 93 c2 00 	sts	0x00C2, r24	; 0x8000c2 <__TEXT_REGION_LENGTH__+0x7e00c2>
 7be:	08 95       	ret

000007c0 <UART_SendChar>:
 7c0:	e0 ec       	ldi	r30, 0xC0	; 192
 7c2:	f0 e0       	ldi	r31, 0x00	; 0
 7c4:	90 81       	ld	r25, Z
 7c6:	95 ff       	sbrs	r25, 5
 7c8:	fd cf       	rjmp	.-6      	; 0x7c4 <UART_SendChar+0x4>
 7ca:	80 93 c6 00 	sts	0x00C6, r24	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7e00c6>
 7ce:	08 95       	ret

000007d0 <UART_SendString>:
 7d0:	cf 93       	push	r28
 7d2:	df 93       	push	r29
 7d4:	ec 01       	movw	r28, r24
 7d6:	88 81       	ld	r24, Y
 7d8:	88 23       	and	r24, r24
 7da:	31 f0       	breq	.+12     	; 0x7e8 <UART_SendString+0x18>
 7dc:	21 96       	adiw	r28, 0x01	; 1
 7de:	0e 94 e0 03 	call	0x7c0	; 0x7c0 <UART_SendChar>
 7e2:	89 91       	ld	r24, Y+
 7e4:	81 11       	cpse	r24, r1
 7e6:	fb cf       	rjmp	.-10     	; 0x7de <UART_SendString+0xe>
 7e8:	df 91       	pop	r29
 7ea:	cf 91       	pop	r28
 7ec:	08 95       	ret

000007ee <__vector_18>:
ISR(USART_RX_vect)
{
 7ee:	1f 92       	push	r1
 7f0:	0f 92       	push	r0
 7f2:	0f b6       	in	r0, 0x3f	; 63
 7f4:	0f 92       	push	r0
 7f6:	11 24       	eor	r1, r1
 7f8:	8f 93       	push	r24
 7fa:	ef 93       	push	r30
 7fc:	ff 93       	push	r31
	uint8_t receivedByte = UDR0;
 7fe:	80 91 c6 00 	lds	r24, 0x00C6	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7e00c6>
	buffer[bufferIndex] = receivedByte;
 802:	e0 91 b3 01 	lds	r30, 0x01B3	; 0x8001b3 <bufferIndex>
 806:	f0 e0       	ldi	r31, 0x00	; 0
 808:	e3 56       	subi	r30, 0x63	; 99
 80a:	fd 4f       	sbci	r31, 0xFD	; 253
 80c:	80 83       	st	Z, r24
	if(receivedByte == '\n')
 80e:	8a 30       	cpi	r24, 0x0A	; 10
 810:	09 f0       	breq	.+2      	; 0x814 <__vector_18+0x26>
 812:	49 c0       	rjmp	.+146    	; 0x8a6 <__vector_18+0xb8>
	{
		if(buffer[0] == 'O' && buffer[1] == 'K')
 814:	80 91 9d 02 	lds	r24, 0x029D	; 0x80029d <buffer>
 818:	8f 34       	cpi	r24, 0x4F	; 79
 81a:	51 f4       	brne	.+20     	; 0x830 <__vector_18+0x42>
 81c:	80 91 9e 02 	lds	r24, 0x029E	; 0x80029e <buffer+0x1>
 820:	8b 34       	cpi	r24, 0x4B	; 75
 822:	31 f4       	brne	.+12     	; 0x830 <__vector_18+0x42>
		{
			ESP_Response.OK = 1;
 824:	80 91 b4 01 	lds	r24, 0x01B4	; 0x8001b4 <ESP_Response>
 828:	81 60       	ori	r24, 0x01	; 1
 82a:	80 93 b4 01 	sts	0x01B4, r24	; 0x8001b4 <ESP_Response>
 82e:	38 c0       	rjmp	.+112    	; 0x8a0 <__vector_18+0xb2>
		}
		else if(buffer[0] == 'E' && buffer[1] == 'R' && buffer[4] == 'R')
 830:	80 91 9d 02 	lds	r24, 0x029D	; 0x80029d <buffer>
 834:	85 34       	cpi	r24, 0x45	; 69
 836:	71 f4       	brne	.+28     	; 0x854 <__vector_18+0x66>
 838:	80 91 9e 02 	lds	r24, 0x029E	; 0x80029e <buffer+0x1>
 83c:	82 35       	cpi	r24, 0x52	; 82
 83e:	51 f4       	brne	.+20     	; 0x854 <__vector_18+0x66>
 840:	80 91 a1 02 	lds	r24, 0x02A1	; 0x8002a1 <buffer+0x4>
 844:	82 35       	cpi	r24, 0x52	; 82
 846:	31 f4       	brne	.+12     	; 0x854 <__vector_18+0x66>
		{
			ESP_Response.ERROR = 1;
 848:	80 91 b4 01 	lds	r24, 0x01B4	; 0x8001b4 <ESP_Response>
 84c:	82 60       	ori	r24, 0x02	; 2
 84e:	80 93 b4 01 	sts	0x01B4, r24	; 0x8001b4 <ESP_Response>
 852:	26 c0       	rjmp	.+76     	; 0x8a0 <__vector_18+0xb2>
		}
		else if(buffer[1] == ',' && buffer[3] == 'O')
 854:	80 91 9e 02 	lds	r24, 0x029E	; 0x80029e <buffer+0x1>
 858:	8c 32       	cpi	r24, 0x2C	; 44
 85a:	51 f4       	brne	.+20     	; 0x870 <__vector_18+0x82>
 85c:	80 91 a0 02 	lds	r24, 0x02A0	; 0x8002a0 <buffer+0x3>
 860:	8f 34       	cpi	r24, 0x4F	; 79
 862:	31 f4       	brne	.+12     	; 0x870 <__vector_18+0x82>
		{
			ESP_Connections++;
 864:	80 91 b5 01 	lds	r24, 0x01B5	; 0x8001b5 <ESP_Connections>
 868:	8f 5f       	subi	r24, 0xFF	; 255
 86a:	80 93 b5 01 	sts	0x01B5, r24	; 0x8001b5 <ESP_Connections>
 86e:	18 c0       	rjmp	.+48     	; 0x8a0 <__vector_18+0xb2>
		}
		else if(buffer[1] == ',' && buffer[3] == 'L')
 870:	80 91 9e 02 	lds	r24, 0x029E	; 0x80029e <buffer+0x1>
 874:	8c 32       	cpi	r24, 0x2C	; 44
 876:	51 f4       	brne	.+20     	; 0x88c <__vector_18+0x9e>
 878:	80 91 a0 02 	lds	r24, 0x02A0	; 0x8002a0 <buffer+0x3>
 87c:	8c 34       	cpi	r24, 0x4C	; 76
 87e:	31 f4       	brne	.+12     	; 0x88c <__vector_18+0x9e>
		{
			ESP_Connections--;
 880:	80 91 b5 01 	lds	r24, 0x01B5	; 0x8001b5 <ESP_Connections>
 884:	81 50       	subi	r24, 0x01	; 1
 886:	80 93 b5 01 	sts	0x01B5, r24	; 0x8001b5 <ESP_Connections>
 88a:	0a c0       	rjmp	.+20     	; 0x8a0 <__vector_18+0xb2>
		}
		else if(buffer[0] == 'S' && buffer[5] == 'O')
 88c:	80 91 9d 02 	lds	r24, 0x029D	; 0x80029d <buffer>
 890:	83 35       	cpi	r24, 0x53	; 83
 892:	31 f4       	brne	.+12     	; 0x8a0 <__vector_18+0xb2>
 894:	80 91 a2 02 	lds	r24, 0x02A2	; 0x8002a2 <buffer+0x5>
 898:	8f 34       	cpi	r24, 0x4F	; 79
 89a:	11 f4       	brne	.+4      	; 0x8a0 <__vector_18+0xb2>
			ESP_Response.OK;
 89c:	80 91 b4 01 	lds	r24, 0x01B4	; 0x8001b4 <ESP_Response>
		bufferIndex = 0;
 8a0:	10 92 b3 01 	sts	0x01B3, r1	; 0x8001b3 <bufferIndex>
 8a4:	13 c0       	rjmp	.+38     	; 0x8cc <__vector_18+0xde>
	}
	else if(receivedByte == ' ')
 8a6:	80 32       	cpi	r24, 0x20	; 32
 8a8:	61 f4       	brne	.+24     	; 0x8c2 <__vector_18+0xd4>
	{
		if(buffer[0] == '>')
 8aa:	80 91 9d 02 	lds	r24, 0x029D	; 0x80029d <buffer>
 8ae:	8e 33       	cpi	r24, 0x3E	; 62
 8b0:	69 f4       	brne	.+26     	; 0x8cc <__vector_18+0xde>
		{
			ESP_Response.INPUT = 1;
 8b2:	80 91 b4 01 	lds	r24, 0x01B4	; 0x8001b4 <ESP_Response>
 8b6:	84 60       	ori	r24, 0x04	; 4
 8b8:	80 93 b4 01 	sts	0x01B4, r24	; 0x8001b4 <ESP_Response>
			bufferIndex = 0;
 8bc:	10 92 b3 01 	sts	0x01B3, r1	; 0x8001b3 <bufferIndex>
 8c0:	05 c0       	rjmp	.+10     	; 0x8cc <__vector_18+0xde>
		}	
	}
	else
	{
		bufferIndex++;
 8c2:	80 91 b3 01 	lds	r24, 0x01B3	; 0x8001b3 <bufferIndex>
 8c6:	8f 5f       	subi	r24, 0xFF	; 255
 8c8:	80 93 b3 01 	sts	0x01B3, r24	; 0x8001b3 <bufferIndex>
	}
 8cc:	ff 91       	pop	r31
 8ce:	ef 91       	pop	r30
 8d0:	8f 91       	pop	r24
 8d2:	0f 90       	pop	r0
 8d4:	0f be       	out	0x3f, r0	; 63
 8d6:	0f 90       	pop	r0
 8d8:	1f 90       	pop	r1
 8da:	18 95       	reti

000008dc <__udivmodsi4>:
 8dc:	a1 e2       	ldi	r26, 0x21	; 33
 8de:	1a 2e       	mov	r1, r26
 8e0:	aa 1b       	sub	r26, r26
 8e2:	bb 1b       	sub	r27, r27
 8e4:	fd 01       	movw	r30, r26
 8e6:	0d c0       	rjmp	.+26     	; 0x902 <__udivmodsi4_ep>

000008e8 <__udivmodsi4_loop>:
 8e8:	aa 1f       	adc	r26, r26
 8ea:	bb 1f       	adc	r27, r27
 8ec:	ee 1f       	adc	r30, r30
 8ee:	ff 1f       	adc	r31, r31
 8f0:	a2 17       	cp	r26, r18
 8f2:	b3 07       	cpc	r27, r19
 8f4:	e4 07       	cpc	r30, r20
 8f6:	f5 07       	cpc	r31, r21
 8f8:	20 f0       	brcs	.+8      	; 0x902 <__udivmodsi4_ep>
 8fa:	a2 1b       	sub	r26, r18
 8fc:	b3 0b       	sbc	r27, r19
 8fe:	e4 0b       	sbc	r30, r20
 900:	f5 0b       	sbc	r31, r21

00000902 <__udivmodsi4_ep>:
 902:	66 1f       	adc	r22, r22
 904:	77 1f       	adc	r23, r23
 906:	88 1f       	adc	r24, r24
 908:	99 1f       	adc	r25, r25
 90a:	1a 94       	dec	r1
 90c:	69 f7       	brne	.-38     	; 0x8e8 <__udivmodsi4_loop>
 90e:	60 95       	com	r22
 910:	70 95       	com	r23
 912:	80 95       	com	r24
 914:	90 95       	com	r25
 916:	9b 01       	movw	r18, r22
 918:	ac 01       	movw	r20, r24
 91a:	bd 01       	movw	r22, r26
 91c:	cf 01       	movw	r24, r30
 91e:	08 95       	ret

00000920 <__divmodsi4>:
 920:	05 2e       	mov	r0, r21
 922:	97 fb       	bst	r25, 7
 924:	1e f4       	brtc	.+6      	; 0x92c <__divmodsi4+0xc>
 926:	00 94       	com	r0
 928:	0e 94 a7 04 	call	0x94e	; 0x94e <__negsi2>
 92c:	57 fd       	sbrc	r21, 7
 92e:	07 d0       	rcall	.+14     	; 0x93e <__divmodsi4_neg2>
 930:	0e 94 6e 04 	call	0x8dc	; 0x8dc <__udivmodsi4>
 934:	07 fc       	sbrc	r0, 7
 936:	03 d0       	rcall	.+6      	; 0x93e <__divmodsi4_neg2>
 938:	4e f4       	brtc	.+18     	; 0x94c <__divmodsi4_exit>
 93a:	0c 94 a7 04 	jmp	0x94e	; 0x94e <__negsi2>

0000093e <__divmodsi4_neg2>:
 93e:	50 95       	com	r21
 940:	40 95       	com	r20
 942:	30 95       	com	r19
 944:	21 95       	neg	r18
 946:	3f 4f       	sbci	r19, 0xFF	; 255
 948:	4f 4f       	sbci	r20, 0xFF	; 255
 94a:	5f 4f       	sbci	r21, 0xFF	; 255

0000094c <__divmodsi4_exit>:
 94c:	08 95       	ret

0000094e <__negsi2>:
 94e:	90 95       	com	r25
 950:	80 95       	com	r24
 952:	70 95       	com	r23
 954:	61 95       	neg	r22
 956:	7f 4f       	sbci	r23, 0xFF	; 255
 958:	8f 4f       	sbci	r24, 0xFF	; 255
 95a:	9f 4f       	sbci	r25, 0xFF	; 255
 95c:	08 95       	ret

0000095e <sprintf>:
 95e:	ae e0       	ldi	r26, 0x0E	; 14
 960:	b0 e0       	ldi	r27, 0x00	; 0
 962:	e5 eb       	ldi	r30, 0xB5	; 181
 964:	f4 e0       	ldi	r31, 0x04	; 4
 966:	0c 94 5e 07 	jmp	0xebc	; 0xebc <__prologue_saves__+0x1c>
 96a:	0d 89       	ldd	r16, Y+21	; 0x15
 96c:	1e 89       	ldd	r17, Y+22	; 0x16
 96e:	86 e0       	ldi	r24, 0x06	; 6
 970:	8c 83       	std	Y+4, r24	; 0x04
 972:	1a 83       	std	Y+2, r17	; 0x02
 974:	09 83       	std	Y+1, r16	; 0x01
 976:	8f ef       	ldi	r24, 0xFF	; 255
 978:	9f e7       	ldi	r25, 0x7F	; 127
 97a:	9e 83       	std	Y+6, r25	; 0x06
 97c:	8d 83       	std	Y+5, r24	; 0x05
 97e:	ae 01       	movw	r20, r28
 980:	47 5e       	subi	r20, 0xE7	; 231
 982:	5f 4f       	sbci	r21, 0xFF	; 255
 984:	6f 89       	ldd	r22, Y+23	; 0x17
 986:	78 8d       	ldd	r23, Y+24	; 0x18
 988:	ce 01       	movw	r24, r28
 98a:	01 96       	adiw	r24, 0x01	; 1
 98c:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <vfprintf>
 990:	2f 81       	ldd	r18, Y+7	; 0x07
 992:	38 85       	ldd	r19, Y+8	; 0x08
 994:	f8 01       	movw	r30, r16
 996:	e2 0f       	add	r30, r18
 998:	f3 1f       	adc	r31, r19
 99a:	10 82       	st	Z, r1
 99c:	2e 96       	adiw	r28, 0x0e	; 14
 99e:	e4 e0       	ldi	r30, 0x04	; 4
 9a0:	0c 94 7a 07 	jmp	0xef4	; 0xef4 <__epilogue_restores__+0x1c>

000009a4 <vfprintf>:
 9a4:	ac e0       	ldi	r26, 0x0C	; 12
 9a6:	b0 e0       	ldi	r27, 0x00	; 0
 9a8:	e8 ed       	ldi	r30, 0xD8	; 216
 9aa:	f4 e0       	ldi	r31, 0x04	; 4
 9ac:	0c 94 50 07 	jmp	0xea0	; 0xea0 <__prologue_saves__>
 9b0:	7c 01       	movw	r14, r24
 9b2:	6b 01       	movw	r12, r22
 9b4:	8a 01       	movw	r16, r20
 9b6:	fc 01       	movw	r30, r24
 9b8:	17 82       	std	Z+7, r1	; 0x07
 9ba:	16 82       	std	Z+6, r1	; 0x06
 9bc:	83 81       	ldd	r24, Z+3	; 0x03
 9be:	81 ff       	sbrs	r24, 1
 9c0:	bd c1       	rjmp	.+890    	; 0xd3c <vfprintf+0x398>
 9c2:	ce 01       	movw	r24, r28
 9c4:	01 96       	adiw	r24, 0x01	; 1
 9c6:	4c 01       	movw	r8, r24
 9c8:	f7 01       	movw	r30, r14
 9ca:	93 81       	ldd	r25, Z+3	; 0x03
 9cc:	f6 01       	movw	r30, r12
 9ce:	93 fd       	sbrc	r25, 3
 9d0:	85 91       	lpm	r24, Z+
 9d2:	93 ff       	sbrs	r25, 3
 9d4:	81 91       	ld	r24, Z+
 9d6:	6f 01       	movw	r12, r30
 9d8:	88 23       	and	r24, r24
 9da:	09 f4       	brne	.+2      	; 0x9de <vfprintf+0x3a>
 9dc:	ab c1       	rjmp	.+854    	; 0xd34 <vfprintf+0x390>
 9de:	85 32       	cpi	r24, 0x25	; 37
 9e0:	39 f4       	brne	.+14     	; 0x9f0 <vfprintf+0x4c>
 9e2:	93 fd       	sbrc	r25, 3
 9e4:	85 91       	lpm	r24, Z+
 9e6:	93 ff       	sbrs	r25, 3
 9e8:	81 91       	ld	r24, Z+
 9ea:	6f 01       	movw	r12, r30
 9ec:	85 32       	cpi	r24, 0x25	; 37
 9ee:	29 f4       	brne	.+10     	; 0x9fa <vfprintf+0x56>
 9f0:	b7 01       	movw	r22, r14
 9f2:	90 e0       	ldi	r25, 0x00	; 0
 9f4:	0e 94 ba 06 	call	0xd74	; 0xd74 <fputc>
 9f8:	e7 cf       	rjmp	.-50     	; 0x9c8 <vfprintf+0x24>
 9fa:	51 2c       	mov	r5, r1
 9fc:	31 2c       	mov	r3, r1
 9fe:	20 e0       	ldi	r18, 0x00	; 0
 a00:	20 32       	cpi	r18, 0x20	; 32
 a02:	a0 f4       	brcc	.+40     	; 0xa2c <vfprintf+0x88>
 a04:	8b 32       	cpi	r24, 0x2B	; 43
 a06:	69 f0       	breq	.+26     	; 0xa22 <vfprintf+0x7e>
 a08:	30 f4       	brcc	.+12     	; 0xa16 <vfprintf+0x72>
 a0a:	80 32       	cpi	r24, 0x20	; 32
 a0c:	59 f0       	breq	.+22     	; 0xa24 <vfprintf+0x80>
 a0e:	83 32       	cpi	r24, 0x23	; 35
 a10:	69 f4       	brne	.+26     	; 0xa2c <vfprintf+0x88>
 a12:	20 61       	ori	r18, 0x10	; 16
 a14:	2c c0       	rjmp	.+88     	; 0xa6e <vfprintf+0xca>
 a16:	8d 32       	cpi	r24, 0x2D	; 45
 a18:	39 f0       	breq	.+14     	; 0xa28 <vfprintf+0x84>
 a1a:	80 33       	cpi	r24, 0x30	; 48
 a1c:	39 f4       	brne	.+14     	; 0xa2c <vfprintf+0x88>
 a1e:	21 60       	ori	r18, 0x01	; 1
 a20:	26 c0       	rjmp	.+76     	; 0xa6e <vfprintf+0xca>
 a22:	22 60       	ori	r18, 0x02	; 2
 a24:	24 60       	ori	r18, 0x04	; 4
 a26:	23 c0       	rjmp	.+70     	; 0xa6e <vfprintf+0xca>
 a28:	28 60       	ori	r18, 0x08	; 8
 a2a:	21 c0       	rjmp	.+66     	; 0xa6e <vfprintf+0xca>
 a2c:	27 fd       	sbrc	r18, 7
 a2e:	27 c0       	rjmp	.+78     	; 0xa7e <vfprintf+0xda>
 a30:	30 ed       	ldi	r19, 0xD0	; 208
 a32:	38 0f       	add	r19, r24
 a34:	3a 30       	cpi	r19, 0x0A	; 10
 a36:	78 f4       	brcc	.+30     	; 0xa56 <vfprintf+0xb2>
 a38:	26 ff       	sbrs	r18, 6
 a3a:	06 c0       	rjmp	.+12     	; 0xa48 <vfprintf+0xa4>
 a3c:	fa e0       	ldi	r31, 0x0A	; 10
 a3e:	5f 9e       	mul	r5, r31
 a40:	30 0d       	add	r19, r0
 a42:	11 24       	eor	r1, r1
 a44:	53 2e       	mov	r5, r19
 a46:	13 c0       	rjmp	.+38     	; 0xa6e <vfprintf+0xca>
 a48:	8a e0       	ldi	r24, 0x0A	; 10
 a4a:	38 9e       	mul	r3, r24
 a4c:	30 0d       	add	r19, r0
 a4e:	11 24       	eor	r1, r1
 a50:	33 2e       	mov	r3, r19
 a52:	20 62       	ori	r18, 0x20	; 32
 a54:	0c c0       	rjmp	.+24     	; 0xa6e <vfprintf+0xca>
 a56:	8e 32       	cpi	r24, 0x2E	; 46
 a58:	21 f4       	brne	.+8      	; 0xa62 <vfprintf+0xbe>
 a5a:	26 fd       	sbrc	r18, 6
 a5c:	6b c1       	rjmp	.+726    	; 0xd34 <vfprintf+0x390>
 a5e:	20 64       	ori	r18, 0x40	; 64
 a60:	06 c0       	rjmp	.+12     	; 0xa6e <vfprintf+0xca>
 a62:	8c 36       	cpi	r24, 0x6C	; 108
 a64:	11 f4       	brne	.+4      	; 0xa6a <vfprintf+0xc6>
 a66:	20 68       	ori	r18, 0x80	; 128
 a68:	02 c0       	rjmp	.+4      	; 0xa6e <vfprintf+0xca>
 a6a:	88 36       	cpi	r24, 0x68	; 104
 a6c:	41 f4       	brne	.+16     	; 0xa7e <vfprintf+0xda>
 a6e:	f6 01       	movw	r30, r12
 a70:	93 fd       	sbrc	r25, 3
 a72:	85 91       	lpm	r24, Z+
 a74:	93 ff       	sbrs	r25, 3
 a76:	81 91       	ld	r24, Z+
 a78:	6f 01       	movw	r12, r30
 a7a:	81 11       	cpse	r24, r1
 a7c:	c1 cf       	rjmp	.-126    	; 0xa00 <vfprintf+0x5c>
 a7e:	98 2f       	mov	r25, r24
 a80:	9f 7d       	andi	r25, 0xDF	; 223
 a82:	95 54       	subi	r25, 0x45	; 69
 a84:	93 30       	cpi	r25, 0x03	; 3
 a86:	28 f4       	brcc	.+10     	; 0xa92 <vfprintf+0xee>
 a88:	0c 5f       	subi	r16, 0xFC	; 252
 a8a:	1f 4f       	sbci	r17, 0xFF	; 255
 a8c:	ff e3       	ldi	r31, 0x3F	; 63
 a8e:	f9 83       	std	Y+1, r31	; 0x01
 a90:	0d c0       	rjmp	.+26     	; 0xaac <vfprintf+0x108>
 a92:	83 36       	cpi	r24, 0x63	; 99
 a94:	31 f0       	breq	.+12     	; 0xaa2 <vfprintf+0xfe>
 a96:	83 37       	cpi	r24, 0x73	; 115
 a98:	71 f0       	breq	.+28     	; 0xab6 <vfprintf+0x112>
 a9a:	83 35       	cpi	r24, 0x53	; 83
 a9c:	09 f0       	breq	.+2      	; 0xaa0 <vfprintf+0xfc>
 a9e:	5b c0       	rjmp	.+182    	; 0xb56 <vfprintf+0x1b2>
 aa0:	22 c0       	rjmp	.+68     	; 0xae6 <vfprintf+0x142>
 aa2:	f8 01       	movw	r30, r16
 aa4:	80 81       	ld	r24, Z
 aa6:	89 83       	std	Y+1, r24	; 0x01
 aa8:	0e 5f       	subi	r16, 0xFE	; 254
 aaa:	1f 4f       	sbci	r17, 0xFF	; 255
 aac:	44 24       	eor	r4, r4
 aae:	43 94       	inc	r4
 ab0:	51 2c       	mov	r5, r1
 ab2:	54 01       	movw	r10, r8
 ab4:	15 c0       	rjmp	.+42     	; 0xae0 <vfprintf+0x13c>
 ab6:	38 01       	movw	r6, r16
 ab8:	f2 e0       	ldi	r31, 0x02	; 2
 aba:	6f 0e       	add	r6, r31
 abc:	71 1c       	adc	r7, r1
 abe:	f8 01       	movw	r30, r16
 ac0:	a0 80       	ld	r10, Z
 ac2:	b1 80       	ldd	r11, Z+1	; 0x01
 ac4:	26 ff       	sbrs	r18, 6
 ac6:	03 c0       	rjmp	.+6      	; 0xace <vfprintf+0x12a>
 ac8:	65 2d       	mov	r22, r5
 aca:	70 e0       	ldi	r23, 0x00	; 0
 acc:	02 c0       	rjmp	.+4      	; 0xad2 <vfprintf+0x12e>
 ace:	6f ef       	ldi	r22, 0xFF	; 255
 ad0:	7f ef       	ldi	r23, 0xFF	; 255
 ad2:	c5 01       	movw	r24, r10
 ad4:	2c 87       	std	Y+12, r18	; 0x0c
 ad6:	0e 94 af 06 	call	0xd5e	; 0xd5e <strnlen>
 ada:	2c 01       	movw	r4, r24
 adc:	83 01       	movw	r16, r6
 ade:	2c 85       	ldd	r18, Y+12	; 0x0c
 ae0:	2f 77       	andi	r18, 0x7F	; 127
 ae2:	22 2e       	mov	r2, r18
 ae4:	17 c0       	rjmp	.+46     	; 0xb14 <vfprintf+0x170>
 ae6:	38 01       	movw	r6, r16
 ae8:	f2 e0       	ldi	r31, 0x02	; 2
 aea:	6f 0e       	add	r6, r31
 aec:	71 1c       	adc	r7, r1
 aee:	f8 01       	movw	r30, r16
 af0:	a0 80       	ld	r10, Z
 af2:	b1 80       	ldd	r11, Z+1	; 0x01
 af4:	26 ff       	sbrs	r18, 6
 af6:	03 c0       	rjmp	.+6      	; 0xafe <vfprintf+0x15a>
 af8:	65 2d       	mov	r22, r5
 afa:	70 e0       	ldi	r23, 0x00	; 0
 afc:	02 c0       	rjmp	.+4      	; 0xb02 <vfprintf+0x15e>
 afe:	6f ef       	ldi	r22, 0xFF	; 255
 b00:	7f ef       	ldi	r23, 0xFF	; 255
 b02:	c5 01       	movw	r24, r10
 b04:	2c 87       	std	Y+12, r18	; 0x0c
 b06:	0e 94 a4 06 	call	0xd48	; 0xd48 <strnlen_P>
 b0a:	2c 01       	movw	r4, r24
 b0c:	2c 85       	ldd	r18, Y+12	; 0x0c
 b0e:	20 68       	ori	r18, 0x80	; 128
 b10:	22 2e       	mov	r2, r18
 b12:	83 01       	movw	r16, r6
 b14:	23 fc       	sbrc	r2, 3
 b16:	1b c0       	rjmp	.+54     	; 0xb4e <vfprintf+0x1aa>
 b18:	83 2d       	mov	r24, r3
 b1a:	90 e0       	ldi	r25, 0x00	; 0
 b1c:	48 16       	cp	r4, r24
 b1e:	59 06       	cpc	r5, r25
 b20:	b0 f4       	brcc	.+44     	; 0xb4e <vfprintf+0x1aa>
 b22:	b7 01       	movw	r22, r14
 b24:	80 e2       	ldi	r24, 0x20	; 32
 b26:	90 e0       	ldi	r25, 0x00	; 0
 b28:	0e 94 ba 06 	call	0xd74	; 0xd74 <fputc>
 b2c:	3a 94       	dec	r3
 b2e:	f4 cf       	rjmp	.-24     	; 0xb18 <vfprintf+0x174>
 b30:	f5 01       	movw	r30, r10
 b32:	27 fc       	sbrc	r2, 7
 b34:	85 91       	lpm	r24, Z+
 b36:	27 fe       	sbrs	r2, 7
 b38:	81 91       	ld	r24, Z+
 b3a:	5f 01       	movw	r10, r30
 b3c:	b7 01       	movw	r22, r14
 b3e:	90 e0       	ldi	r25, 0x00	; 0
 b40:	0e 94 ba 06 	call	0xd74	; 0xd74 <fputc>
 b44:	31 10       	cpse	r3, r1
 b46:	3a 94       	dec	r3
 b48:	f1 e0       	ldi	r31, 0x01	; 1
 b4a:	4f 1a       	sub	r4, r31
 b4c:	51 08       	sbc	r5, r1
 b4e:	41 14       	cp	r4, r1
 b50:	51 04       	cpc	r5, r1
 b52:	71 f7       	brne	.-36     	; 0xb30 <vfprintf+0x18c>
 b54:	e5 c0       	rjmp	.+458    	; 0xd20 <vfprintf+0x37c>
 b56:	84 36       	cpi	r24, 0x64	; 100
 b58:	11 f0       	breq	.+4      	; 0xb5e <vfprintf+0x1ba>
 b5a:	89 36       	cpi	r24, 0x69	; 105
 b5c:	39 f5       	brne	.+78     	; 0xbac <vfprintf+0x208>
 b5e:	f8 01       	movw	r30, r16
 b60:	27 ff       	sbrs	r18, 7
 b62:	07 c0       	rjmp	.+14     	; 0xb72 <vfprintf+0x1ce>
 b64:	60 81       	ld	r22, Z
 b66:	71 81       	ldd	r23, Z+1	; 0x01
 b68:	82 81       	ldd	r24, Z+2	; 0x02
 b6a:	93 81       	ldd	r25, Z+3	; 0x03
 b6c:	0c 5f       	subi	r16, 0xFC	; 252
 b6e:	1f 4f       	sbci	r17, 0xFF	; 255
 b70:	08 c0       	rjmp	.+16     	; 0xb82 <vfprintf+0x1de>
 b72:	60 81       	ld	r22, Z
 b74:	71 81       	ldd	r23, Z+1	; 0x01
 b76:	07 2e       	mov	r0, r23
 b78:	00 0c       	add	r0, r0
 b7a:	88 0b       	sbc	r24, r24
 b7c:	99 0b       	sbc	r25, r25
 b7e:	0e 5f       	subi	r16, 0xFE	; 254
 b80:	1f 4f       	sbci	r17, 0xFF	; 255
 b82:	2f 76       	andi	r18, 0x6F	; 111
 b84:	72 2e       	mov	r7, r18
 b86:	97 ff       	sbrs	r25, 7
 b88:	09 c0       	rjmp	.+18     	; 0xb9c <vfprintf+0x1f8>
 b8a:	90 95       	com	r25
 b8c:	80 95       	com	r24
 b8e:	70 95       	com	r23
 b90:	61 95       	neg	r22
 b92:	7f 4f       	sbci	r23, 0xFF	; 255
 b94:	8f 4f       	sbci	r24, 0xFF	; 255
 b96:	9f 4f       	sbci	r25, 0xFF	; 255
 b98:	20 68       	ori	r18, 0x80	; 128
 b9a:	72 2e       	mov	r7, r18
 b9c:	2a e0       	ldi	r18, 0x0A	; 10
 b9e:	30 e0       	ldi	r19, 0x00	; 0
 ba0:	a4 01       	movw	r20, r8
 ba2:	0e 94 f2 06 	call	0xde4	; 0xde4 <__ultoa_invert>
 ba6:	a8 2e       	mov	r10, r24
 ba8:	a8 18       	sub	r10, r8
 baa:	44 c0       	rjmp	.+136    	; 0xc34 <vfprintf+0x290>
 bac:	85 37       	cpi	r24, 0x75	; 117
 bae:	29 f4       	brne	.+10     	; 0xbba <vfprintf+0x216>
 bb0:	2f 7e       	andi	r18, 0xEF	; 239
 bb2:	b2 2e       	mov	r11, r18
 bb4:	2a e0       	ldi	r18, 0x0A	; 10
 bb6:	30 e0       	ldi	r19, 0x00	; 0
 bb8:	25 c0       	rjmp	.+74     	; 0xc04 <vfprintf+0x260>
 bba:	f2 2f       	mov	r31, r18
 bbc:	f9 7f       	andi	r31, 0xF9	; 249
 bbe:	bf 2e       	mov	r11, r31
 bc0:	8f 36       	cpi	r24, 0x6F	; 111
 bc2:	c1 f0       	breq	.+48     	; 0xbf4 <vfprintf+0x250>
 bc4:	18 f4       	brcc	.+6      	; 0xbcc <vfprintf+0x228>
 bc6:	88 35       	cpi	r24, 0x58	; 88
 bc8:	79 f0       	breq	.+30     	; 0xbe8 <vfprintf+0x244>
 bca:	b4 c0       	rjmp	.+360    	; 0xd34 <vfprintf+0x390>
 bcc:	80 37       	cpi	r24, 0x70	; 112
 bce:	19 f0       	breq	.+6      	; 0xbd6 <vfprintf+0x232>
 bd0:	88 37       	cpi	r24, 0x78	; 120
 bd2:	21 f0       	breq	.+8      	; 0xbdc <vfprintf+0x238>
 bd4:	af c0       	rjmp	.+350    	; 0xd34 <vfprintf+0x390>
 bd6:	2f 2f       	mov	r18, r31
 bd8:	20 61       	ori	r18, 0x10	; 16
 bda:	b2 2e       	mov	r11, r18
 bdc:	b4 fe       	sbrs	r11, 4
 bde:	0d c0       	rjmp	.+26     	; 0xbfa <vfprintf+0x256>
 be0:	8b 2d       	mov	r24, r11
 be2:	84 60       	ori	r24, 0x04	; 4
 be4:	b8 2e       	mov	r11, r24
 be6:	09 c0       	rjmp	.+18     	; 0xbfa <vfprintf+0x256>
 be8:	24 ff       	sbrs	r18, 4
 bea:	0a c0       	rjmp	.+20     	; 0xc00 <vfprintf+0x25c>
 bec:	9f 2f       	mov	r25, r31
 bee:	96 60       	ori	r25, 0x06	; 6
 bf0:	b9 2e       	mov	r11, r25
 bf2:	06 c0       	rjmp	.+12     	; 0xc00 <vfprintf+0x25c>
 bf4:	28 e0       	ldi	r18, 0x08	; 8
 bf6:	30 e0       	ldi	r19, 0x00	; 0
 bf8:	05 c0       	rjmp	.+10     	; 0xc04 <vfprintf+0x260>
 bfa:	20 e1       	ldi	r18, 0x10	; 16
 bfc:	30 e0       	ldi	r19, 0x00	; 0
 bfe:	02 c0       	rjmp	.+4      	; 0xc04 <vfprintf+0x260>
 c00:	20 e1       	ldi	r18, 0x10	; 16
 c02:	32 e0       	ldi	r19, 0x02	; 2
 c04:	f8 01       	movw	r30, r16
 c06:	b7 fe       	sbrs	r11, 7
 c08:	07 c0       	rjmp	.+14     	; 0xc18 <vfprintf+0x274>
 c0a:	60 81       	ld	r22, Z
 c0c:	71 81       	ldd	r23, Z+1	; 0x01
 c0e:	82 81       	ldd	r24, Z+2	; 0x02
 c10:	93 81       	ldd	r25, Z+3	; 0x03
 c12:	0c 5f       	subi	r16, 0xFC	; 252
 c14:	1f 4f       	sbci	r17, 0xFF	; 255
 c16:	06 c0       	rjmp	.+12     	; 0xc24 <vfprintf+0x280>
 c18:	60 81       	ld	r22, Z
 c1a:	71 81       	ldd	r23, Z+1	; 0x01
 c1c:	80 e0       	ldi	r24, 0x00	; 0
 c1e:	90 e0       	ldi	r25, 0x00	; 0
 c20:	0e 5f       	subi	r16, 0xFE	; 254
 c22:	1f 4f       	sbci	r17, 0xFF	; 255
 c24:	a4 01       	movw	r20, r8
 c26:	0e 94 f2 06 	call	0xde4	; 0xde4 <__ultoa_invert>
 c2a:	a8 2e       	mov	r10, r24
 c2c:	a8 18       	sub	r10, r8
 c2e:	fb 2d       	mov	r31, r11
 c30:	ff 77       	andi	r31, 0x7F	; 127
 c32:	7f 2e       	mov	r7, r31
 c34:	76 fe       	sbrs	r7, 6
 c36:	0b c0       	rjmp	.+22     	; 0xc4e <vfprintf+0x2aa>
 c38:	37 2d       	mov	r19, r7
 c3a:	3e 7f       	andi	r19, 0xFE	; 254
 c3c:	a5 14       	cp	r10, r5
 c3e:	50 f4       	brcc	.+20     	; 0xc54 <vfprintf+0x2b0>
 c40:	74 fe       	sbrs	r7, 4
 c42:	0a c0       	rjmp	.+20     	; 0xc58 <vfprintf+0x2b4>
 c44:	72 fc       	sbrc	r7, 2
 c46:	08 c0       	rjmp	.+16     	; 0xc58 <vfprintf+0x2b4>
 c48:	37 2d       	mov	r19, r7
 c4a:	3e 7e       	andi	r19, 0xEE	; 238
 c4c:	05 c0       	rjmp	.+10     	; 0xc58 <vfprintf+0x2b4>
 c4e:	ba 2c       	mov	r11, r10
 c50:	37 2d       	mov	r19, r7
 c52:	03 c0       	rjmp	.+6      	; 0xc5a <vfprintf+0x2b6>
 c54:	ba 2c       	mov	r11, r10
 c56:	01 c0       	rjmp	.+2      	; 0xc5a <vfprintf+0x2b6>
 c58:	b5 2c       	mov	r11, r5
 c5a:	34 ff       	sbrs	r19, 4
 c5c:	0d c0       	rjmp	.+26     	; 0xc78 <vfprintf+0x2d4>
 c5e:	fe 01       	movw	r30, r28
 c60:	ea 0d       	add	r30, r10
 c62:	f1 1d       	adc	r31, r1
 c64:	80 81       	ld	r24, Z
 c66:	80 33       	cpi	r24, 0x30	; 48
 c68:	11 f4       	brne	.+4      	; 0xc6e <vfprintf+0x2ca>
 c6a:	39 7e       	andi	r19, 0xE9	; 233
 c6c:	09 c0       	rjmp	.+18     	; 0xc80 <vfprintf+0x2dc>
 c6e:	32 ff       	sbrs	r19, 2
 c70:	06 c0       	rjmp	.+12     	; 0xc7e <vfprintf+0x2da>
 c72:	b3 94       	inc	r11
 c74:	b3 94       	inc	r11
 c76:	04 c0       	rjmp	.+8      	; 0xc80 <vfprintf+0x2dc>
 c78:	83 2f       	mov	r24, r19
 c7a:	86 78       	andi	r24, 0x86	; 134
 c7c:	09 f0       	breq	.+2      	; 0xc80 <vfprintf+0x2dc>
 c7e:	b3 94       	inc	r11
 c80:	33 fd       	sbrc	r19, 3
 c82:	13 c0       	rjmp	.+38     	; 0xcaa <vfprintf+0x306>
 c84:	30 ff       	sbrs	r19, 0
 c86:	06 c0       	rjmp	.+12     	; 0xc94 <vfprintf+0x2f0>
 c88:	5a 2c       	mov	r5, r10
 c8a:	b3 14       	cp	r11, r3
 c8c:	18 f4       	brcc	.+6      	; 0xc94 <vfprintf+0x2f0>
 c8e:	53 0c       	add	r5, r3
 c90:	5b 18       	sub	r5, r11
 c92:	b3 2c       	mov	r11, r3
 c94:	b3 14       	cp	r11, r3
 c96:	68 f4       	brcc	.+26     	; 0xcb2 <vfprintf+0x30e>
 c98:	b7 01       	movw	r22, r14
 c9a:	80 e2       	ldi	r24, 0x20	; 32
 c9c:	90 e0       	ldi	r25, 0x00	; 0
 c9e:	3c 87       	std	Y+12, r19	; 0x0c
 ca0:	0e 94 ba 06 	call	0xd74	; 0xd74 <fputc>
 ca4:	b3 94       	inc	r11
 ca6:	3c 85       	ldd	r19, Y+12	; 0x0c
 ca8:	f5 cf       	rjmp	.-22     	; 0xc94 <vfprintf+0x2f0>
 caa:	b3 14       	cp	r11, r3
 cac:	10 f4       	brcc	.+4      	; 0xcb2 <vfprintf+0x30e>
 cae:	3b 18       	sub	r3, r11
 cb0:	01 c0       	rjmp	.+2      	; 0xcb4 <vfprintf+0x310>
 cb2:	31 2c       	mov	r3, r1
 cb4:	34 ff       	sbrs	r19, 4
 cb6:	12 c0       	rjmp	.+36     	; 0xcdc <vfprintf+0x338>
 cb8:	b7 01       	movw	r22, r14
 cba:	80 e3       	ldi	r24, 0x30	; 48
 cbc:	90 e0       	ldi	r25, 0x00	; 0
 cbe:	3c 87       	std	Y+12, r19	; 0x0c
 cc0:	0e 94 ba 06 	call	0xd74	; 0xd74 <fputc>
 cc4:	3c 85       	ldd	r19, Y+12	; 0x0c
 cc6:	32 ff       	sbrs	r19, 2
 cc8:	17 c0       	rjmp	.+46     	; 0xcf8 <vfprintf+0x354>
 cca:	31 fd       	sbrc	r19, 1
 ccc:	03 c0       	rjmp	.+6      	; 0xcd4 <vfprintf+0x330>
 cce:	88 e7       	ldi	r24, 0x78	; 120
 cd0:	90 e0       	ldi	r25, 0x00	; 0
 cd2:	02 c0       	rjmp	.+4      	; 0xcd8 <vfprintf+0x334>
 cd4:	88 e5       	ldi	r24, 0x58	; 88
 cd6:	90 e0       	ldi	r25, 0x00	; 0
 cd8:	b7 01       	movw	r22, r14
 cda:	0c c0       	rjmp	.+24     	; 0xcf4 <vfprintf+0x350>
 cdc:	83 2f       	mov	r24, r19
 cde:	86 78       	andi	r24, 0x86	; 134
 ce0:	59 f0       	breq	.+22     	; 0xcf8 <vfprintf+0x354>
 ce2:	31 ff       	sbrs	r19, 1
 ce4:	02 c0       	rjmp	.+4      	; 0xcea <vfprintf+0x346>
 ce6:	8b e2       	ldi	r24, 0x2B	; 43
 ce8:	01 c0       	rjmp	.+2      	; 0xcec <vfprintf+0x348>
 cea:	80 e2       	ldi	r24, 0x20	; 32
 cec:	37 fd       	sbrc	r19, 7
 cee:	8d e2       	ldi	r24, 0x2D	; 45
 cf0:	b7 01       	movw	r22, r14
 cf2:	90 e0       	ldi	r25, 0x00	; 0
 cf4:	0e 94 ba 06 	call	0xd74	; 0xd74 <fputc>
 cf8:	a5 14       	cp	r10, r5
 cfa:	38 f4       	brcc	.+14     	; 0xd0a <vfprintf+0x366>
 cfc:	b7 01       	movw	r22, r14
 cfe:	80 e3       	ldi	r24, 0x30	; 48
 d00:	90 e0       	ldi	r25, 0x00	; 0
 d02:	0e 94 ba 06 	call	0xd74	; 0xd74 <fputc>
 d06:	5a 94       	dec	r5
 d08:	f7 cf       	rjmp	.-18     	; 0xcf8 <vfprintf+0x354>
 d0a:	aa 94       	dec	r10
 d0c:	f4 01       	movw	r30, r8
 d0e:	ea 0d       	add	r30, r10
 d10:	f1 1d       	adc	r31, r1
 d12:	80 81       	ld	r24, Z
 d14:	b7 01       	movw	r22, r14
 d16:	90 e0       	ldi	r25, 0x00	; 0
 d18:	0e 94 ba 06 	call	0xd74	; 0xd74 <fputc>
 d1c:	a1 10       	cpse	r10, r1
 d1e:	f5 cf       	rjmp	.-22     	; 0xd0a <vfprintf+0x366>
 d20:	33 20       	and	r3, r3
 d22:	09 f4       	brne	.+2      	; 0xd26 <vfprintf+0x382>
 d24:	51 ce       	rjmp	.-862    	; 0x9c8 <vfprintf+0x24>
 d26:	b7 01       	movw	r22, r14
 d28:	80 e2       	ldi	r24, 0x20	; 32
 d2a:	90 e0       	ldi	r25, 0x00	; 0
 d2c:	0e 94 ba 06 	call	0xd74	; 0xd74 <fputc>
 d30:	3a 94       	dec	r3
 d32:	f6 cf       	rjmp	.-20     	; 0xd20 <vfprintf+0x37c>
 d34:	f7 01       	movw	r30, r14
 d36:	86 81       	ldd	r24, Z+6	; 0x06
 d38:	97 81       	ldd	r25, Z+7	; 0x07
 d3a:	02 c0       	rjmp	.+4      	; 0xd40 <vfprintf+0x39c>
 d3c:	8f ef       	ldi	r24, 0xFF	; 255
 d3e:	9f ef       	ldi	r25, 0xFF	; 255
 d40:	2c 96       	adiw	r28, 0x0c	; 12
 d42:	e2 e1       	ldi	r30, 0x12	; 18
 d44:	0c 94 6c 07 	jmp	0xed8	; 0xed8 <__epilogue_restores__>

00000d48 <strnlen_P>:
 d48:	fc 01       	movw	r30, r24
 d4a:	05 90       	lpm	r0, Z+
 d4c:	61 50       	subi	r22, 0x01	; 1
 d4e:	70 40       	sbci	r23, 0x00	; 0
 d50:	01 10       	cpse	r0, r1
 d52:	d8 f7       	brcc	.-10     	; 0xd4a <strnlen_P+0x2>
 d54:	80 95       	com	r24
 d56:	90 95       	com	r25
 d58:	8e 0f       	add	r24, r30
 d5a:	9f 1f       	adc	r25, r31
 d5c:	08 95       	ret

00000d5e <strnlen>:
 d5e:	fc 01       	movw	r30, r24
 d60:	61 50       	subi	r22, 0x01	; 1
 d62:	70 40       	sbci	r23, 0x00	; 0
 d64:	01 90       	ld	r0, Z+
 d66:	01 10       	cpse	r0, r1
 d68:	d8 f7       	brcc	.-10     	; 0xd60 <strnlen+0x2>
 d6a:	80 95       	com	r24
 d6c:	90 95       	com	r25
 d6e:	8e 0f       	add	r24, r30
 d70:	9f 1f       	adc	r25, r31
 d72:	08 95       	ret

00000d74 <fputc>:
 d74:	0f 93       	push	r16
 d76:	1f 93       	push	r17
 d78:	cf 93       	push	r28
 d7a:	df 93       	push	r29
 d7c:	fb 01       	movw	r30, r22
 d7e:	23 81       	ldd	r18, Z+3	; 0x03
 d80:	21 fd       	sbrc	r18, 1
 d82:	03 c0       	rjmp	.+6      	; 0xd8a <fputc+0x16>
 d84:	8f ef       	ldi	r24, 0xFF	; 255
 d86:	9f ef       	ldi	r25, 0xFF	; 255
 d88:	28 c0       	rjmp	.+80     	; 0xdda <fputc+0x66>
 d8a:	22 ff       	sbrs	r18, 2
 d8c:	16 c0       	rjmp	.+44     	; 0xdba <fputc+0x46>
 d8e:	46 81       	ldd	r20, Z+6	; 0x06
 d90:	57 81       	ldd	r21, Z+7	; 0x07
 d92:	24 81       	ldd	r18, Z+4	; 0x04
 d94:	35 81       	ldd	r19, Z+5	; 0x05
 d96:	42 17       	cp	r20, r18
 d98:	53 07       	cpc	r21, r19
 d9a:	44 f4       	brge	.+16     	; 0xdac <fputc+0x38>
 d9c:	a0 81       	ld	r26, Z
 d9e:	b1 81       	ldd	r27, Z+1	; 0x01
 da0:	9d 01       	movw	r18, r26
 da2:	2f 5f       	subi	r18, 0xFF	; 255
 da4:	3f 4f       	sbci	r19, 0xFF	; 255
 da6:	31 83       	std	Z+1, r19	; 0x01
 da8:	20 83       	st	Z, r18
 daa:	8c 93       	st	X, r24
 dac:	26 81       	ldd	r18, Z+6	; 0x06
 dae:	37 81       	ldd	r19, Z+7	; 0x07
 db0:	2f 5f       	subi	r18, 0xFF	; 255
 db2:	3f 4f       	sbci	r19, 0xFF	; 255
 db4:	37 83       	std	Z+7, r19	; 0x07
 db6:	26 83       	std	Z+6, r18	; 0x06
 db8:	10 c0       	rjmp	.+32     	; 0xdda <fputc+0x66>
 dba:	eb 01       	movw	r28, r22
 dbc:	09 2f       	mov	r16, r25
 dbe:	18 2f       	mov	r17, r24
 dc0:	00 84       	ldd	r0, Z+8	; 0x08
 dc2:	f1 85       	ldd	r31, Z+9	; 0x09
 dc4:	e0 2d       	mov	r30, r0
 dc6:	09 95       	icall
 dc8:	89 2b       	or	r24, r25
 dca:	e1 f6       	brne	.-72     	; 0xd84 <fputc+0x10>
 dcc:	8e 81       	ldd	r24, Y+6	; 0x06
 dce:	9f 81       	ldd	r25, Y+7	; 0x07
 dd0:	01 96       	adiw	r24, 0x01	; 1
 dd2:	9f 83       	std	Y+7, r25	; 0x07
 dd4:	8e 83       	std	Y+6, r24	; 0x06
 dd6:	81 2f       	mov	r24, r17
 dd8:	90 2f       	mov	r25, r16
 dda:	df 91       	pop	r29
 ddc:	cf 91       	pop	r28
 dde:	1f 91       	pop	r17
 de0:	0f 91       	pop	r16
 de2:	08 95       	ret

00000de4 <__ultoa_invert>:
 de4:	fa 01       	movw	r30, r20
 de6:	aa 27       	eor	r26, r26
 de8:	28 30       	cpi	r18, 0x08	; 8
 dea:	51 f1       	breq	.+84     	; 0xe40 <__ultoa_invert+0x5c>
 dec:	20 31       	cpi	r18, 0x10	; 16
 dee:	81 f1       	breq	.+96     	; 0xe50 <__ultoa_invert+0x6c>
 df0:	e8 94       	clt
 df2:	6f 93       	push	r22
 df4:	6e 7f       	andi	r22, 0xFE	; 254
 df6:	6e 5f       	subi	r22, 0xFE	; 254
 df8:	7f 4f       	sbci	r23, 0xFF	; 255
 dfa:	8f 4f       	sbci	r24, 0xFF	; 255
 dfc:	9f 4f       	sbci	r25, 0xFF	; 255
 dfe:	af 4f       	sbci	r26, 0xFF	; 255
 e00:	b1 e0       	ldi	r27, 0x01	; 1
 e02:	3e d0       	rcall	.+124    	; 0xe80 <__ultoa_invert+0x9c>
 e04:	b4 e0       	ldi	r27, 0x04	; 4
 e06:	3c d0       	rcall	.+120    	; 0xe80 <__ultoa_invert+0x9c>
 e08:	67 0f       	add	r22, r23
 e0a:	78 1f       	adc	r23, r24
 e0c:	89 1f       	adc	r24, r25
 e0e:	9a 1f       	adc	r25, r26
 e10:	a1 1d       	adc	r26, r1
 e12:	68 0f       	add	r22, r24
 e14:	79 1f       	adc	r23, r25
 e16:	8a 1f       	adc	r24, r26
 e18:	91 1d       	adc	r25, r1
 e1a:	a1 1d       	adc	r26, r1
 e1c:	6a 0f       	add	r22, r26
 e1e:	71 1d       	adc	r23, r1
 e20:	81 1d       	adc	r24, r1
 e22:	91 1d       	adc	r25, r1
 e24:	a1 1d       	adc	r26, r1
 e26:	20 d0       	rcall	.+64     	; 0xe68 <__ultoa_invert+0x84>
 e28:	09 f4       	brne	.+2      	; 0xe2c <__ultoa_invert+0x48>
 e2a:	68 94       	set
 e2c:	3f 91       	pop	r19
 e2e:	2a e0       	ldi	r18, 0x0A	; 10
 e30:	26 9f       	mul	r18, r22
 e32:	11 24       	eor	r1, r1
 e34:	30 19       	sub	r19, r0
 e36:	30 5d       	subi	r19, 0xD0	; 208
 e38:	31 93       	st	Z+, r19
 e3a:	de f6       	brtc	.-74     	; 0xdf2 <__ultoa_invert+0xe>
 e3c:	cf 01       	movw	r24, r30
 e3e:	08 95       	ret
 e40:	46 2f       	mov	r20, r22
 e42:	47 70       	andi	r20, 0x07	; 7
 e44:	40 5d       	subi	r20, 0xD0	; 208
 e46:	41 93       	st	Z+, r20
 e48:	b3 e0       	ldi	r27, 0x03	; 3
 e4a:	0f d0       	rcall	.+30     	; 0xe6a <__ultoa_invert+0x86>
 e4c:	c9 f7       	brne	.-14     	; 0xe40 <__ultoa_invert+0x5c>
 e4e:	f6 cf       	rjmp	.-20     	; 0xe3c <__ultoa_invert+0x58>
 e50:	46 2f       	mov	r20, r22
 e52:	4f 70       	andi	r20, 0x0F	; 15
 e54:	40 5d       	subi	r20, 0xD0	; 208
 e56:	4a 33       	cpi	r20, 0x3A	; 58
 e58:	18 f0       	brcs	.+6      	; 0xe60 <__ultoa_invert+0x7c>
 e5a:	49 5d       	subi	r20, 0xD9	; 217
 e5c:	31 fd       	sbrc	r19, 1
 e5e:	40 52       	subi	r20, 0x20	; 32
 e60:	41 93       	st	Z+, r20
 e62:	02 d0       	rcall	.+4      	; 0xe68 <__ultoa_invert+0x84>
 e64:	a9 f7       	brne	.-22     	; 0xe50 <__ultoa_invert+0x6c>
 e66:	ea cf       	rjmp	.-44     	; 0xe3c <__ultoa_invert+0x58>
 e68:	b4 e0       	ldi	r27, 0x04	; 4
 e6a:	a6 95       	lsr	r26
 e6c:	97 95       	ror	r25
 e6e:	87 95       	ror	r24
 e70:	77 95       	ror	r23
 e72:	67 95       	ror	r22
 e74:	ba 95       	dec	r27
 e76:	c9 f7       	brne	.-14     	; 0xe6a <__ultoa_invert+0x86>
 e78:	00 97       	sbiw	r24, 0x00	; 0
 e7a:	61 05       	cpc	r22, r1
 e7c:	71 05       	cpc	r23, r1
 e7e:	08 95       	ret
 e80:	9b 01       	movw	r18, r22
 e82:	ac 01       	movw	r20, r24
 e84:	0a 2e       	mov	r0, r26
 e86:	06 94       	lsr	r0
 e88:	57 95       	ror	r21
 e8a:	47 95       	ror	r20
 e8c:	37 95       	ror	r19
 e8e:	27 95       	ror	r18
 e90:	ba 95       	dec	r27
 e92:	c9 f7       	brne	.-14     	; 0xe86 <__ultoa_invert+0xa2>
 e94:	62 0f       	add	r22, r18
 e96:	73 1f       	adc	r23, r19
 e98:	84 1f       	adc	r24, r20
 e9a:	95 1f       	adc	r25, r21
 e9c:	a0 1d       	adc	r26, r0
 e9e:	08 95       	ret

00000ea0 <__prologue_saves__>:
 ea0:	2f 92       	push	r2
 ea2:	3f 92       	push	r3
 ea4:	4f 92       	push	r4
 ea6:	5f 92       	push	r5
 ea8:	6f 92       	push	r6
 eaa:	7f 92       	push	r7
 eac:	8f 92       	push	r8
 eae:	9f 92       	push	r9
 eb0:	af 92       	push	r10
 eb2:	bf 92       	push	r11
 eb4:	cf 92       	push	r12
 eb6:	df 92       	push	r13
 eb8:	ef 92       	push	r14
 eba:	ff 92       	push	r15
 ebc:	0f 93       	push	r16
 ebe:	1f 93       	push	r17
 ec0:	cf 93       	push	r28
 ec2:	df 93       	push	r29
 ec4:	cd b7       	in	r28, 0x3d	; 61
 ec6:	de b7       	in	r29, 0x3e	; 62
 ec8:	ca 1b       	sub	r28, r26
 eca:	db 0b       	sbc	r29, r27
 ecc:	0f b6       	in	r0, 0x3f	; 63
 ece:	f8 94       	cli
 ed0:	de bf       	out	0x3e, r29	; 62
 ed2:	0f be       	out	0x3f, r0	; 63
 ed4:	cd bf       	out	0x3d, r28	; 61
 ed6:	09 94       	ijmp

00000ed8 <__epilogue_restores__>:
 ed8:	2a 88       	ldd	r2, Y+18	; 0x12
 eda:	39 88       	ldd	r3, Y+17	; 0x11
 edc:	48 88       	ldd	r4, Y+16	; 0x10
 ede:	5f 84       	ldd	r5, Y+15	; 0x0f
 ee0:	6e 84       	ldd	r6, Y+14	; 0x0e
 ee2:	7d 84       	ldd	r7, Y+13	; 0x0d
 ee4:	8c 84       	ldd	r8, Y+12	; 0x0c
 ee6:	9b 84       	ldd	r9, Y+11	; 0x0b
 ee8:	aa 84       	ldd	r10, Y+10	; 0x0a
 eea:	b9 84       	ldd	r11, Y+9	; 0x09
 eec:	c8 84       	ldd	r12, Y+8	; 0x08
 eee:	df 80       	ldd	r13, Y+7	; 0x07
 ef0:	ee 80       	ldd	r14, Y+6	; 0x06
 ef2:	fd 80       	ldd	r15, Y+5	; 0x05
 ef4:	0c 81       	ldd	r16, Y+4	; 0x04
 ef6:	1b 81       	ldd	r17, Y+3	; 0x03
 ef8:	aa 81       	ldd	r26, Y+2	; 0x02
 efa:	b9 81       	ldd	r27, Y+1	; 0x01
 efc:	ce 0f       	add	r28, r30
 efe:	d1 1d       	adc	r29, r1
 f00:	0f b6       	in	r0, 0x3f	; 63
 f02:	f8 94       	cli
 f04:	de bf       	out	0x3e, r29	; 62
 f06:	0f be       	out	0x3f, r0	; 63
 f08:	cd bf       	out	0x3d, r28	; 61
 f0a:	ed 01       	movw	r28, r26
 f0c:	08 95       	ret

00000f0e <_exit>:
 f0e:	f8 94       	cli

00000f10 <__stop_program>:
 f10:	ff cf       	rjmp	.-2      	; 0xf10 <__stop_program>
