module module_0 (
    output id_1,
    input id_2,
    output id_3,
    input [id_2 : id_2] id_4,
    input [1 : id_3] id_5,
    output logic id_6,
    output logic id_7,
    input logic signed id_8
);
  id_9 id_10 (
      .id_2(id_4),
      .id_2(id_8),
      .id_6(id_3),
      .id_8(id_4),
      .id_5(id_4),
      .id_2(id_4)
  );
  always @(posedge id_5) begin
    id_3 <= id_10;
  end
endmodule
