CPU EM VERILOG ----
mux_A (OK) 
-----
mux_adress(OK)
-----
mux_ALU1 (OK)
-----
mux_ALU2 (OK)
-----
mux_A (OK)
-----
mux_B (OK)
-----
mux_extend(OK)
-----
concat(OK)
-----
mux_Hi(OK)
-----
mux_Lo(OK)
-----
sign_extend16(OK)
-----
sign_extend1(xx - o LT) 
-----
shift_left2(OK- o que fica perto do extend)
-----
mux_data(OK)
-----
shift_left2(xx- o que fica perto do load size) 
-----
mux_shiftIn(OK)
-----
mux_shamt(OK)
-----
mux_pc(OK)
-----
div (xx)
-----
mult (xx)
-----
ALU (xx)
-----
CPU (xx)
-----
ctrl_unit (xx)
-----

