============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = F:/ARMChina/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     Illyasvial Von Einzb
   Run Date =   Fri Jul  5 19:48:11 2024

   Run on =     LAPTOP-4S5LNBPI
============================================================
RUN-1002 : start command "open_project SD-SDRAM-ISP-HDMI.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../import/ddr3-al_ip/SOFTFIFO.v
HDL-1007 : analyze verilog file ../../import/ddr3-al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../al_ip/PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/PLL.v(92)
HDL-1007 : analyze verilog file ../../al_ip/PLL_hdmi.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/PLL_hdmi.v(70)
HDL-1007 : analyze VHDL file ../../import/hdmi-rtl/enc_file/SerializerN_1_lvds.enc.vhd
Copyright (c) 1998-2019 The OpenSSL Project.  All rights reserved.
This product includes software developed by the OpenSSL Project
for use in the OpenSSL Toolkit (http://www.openssl.org/)
Copyright (C) 1995-1998 Eric Young (eay@cryptsoft.com)
All rights reserved.
This product includes cryptographic software written by Eric Young (eay@cryptsoft.com)
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../import/hdmi-rtl/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../import/hdmi-rtl/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze verilog file ../../import/hdmi-rtl/enc_file/video_tpg_1024768.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in encrypted_text(0)
HDL-1007 : back to file '../../import/hdmi-rtl/enc_file/video_tpg_1024768.enc.v' in ../../import/hdmi-rtl/enc_file/video_tpg_1024768.enc.v(216)
HDL-1007 : analyze verilog file ../../import/hdmi-rtl/enc_file/video_tpg_1080p.enc.v
HDL-1007 : back to file '../../import/hdmi-rtl/enc_file/video_tpg_1080p.enc.v' in ../../import/hdmi-rtl/enc_file/video_tpg_1080p.enc.v(208)
HDL-1007 : analyze verilog file ../../import/hdmi-rtl/enc_file/video_tpg_12801024p.enc.v
HDL-1007 : back to file '../../import/hdmi-rtl/enc_file/video_tpg_12801024p.enc.v' in ../../import/hdmi-rtl/enc_file/video_tpg_12801024p.enc.v(207)
HDL-1007 : analyze verilog file ../../import/hdmi-rtl/enc_file/video_tpg_1280800.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in encrypted_text(0)
HDL-1007 : back to file '../../import/hdmi-rtl/enc_file/video_tpg_1280800.enc.v' in ../../import/hdmi-rtl/enc_file/video_tpg_1280800.enc.v(216)
HDL-1007 : analyze verilog file ../../import/hdmi-rtl/enc_file/video_tpg_16801050p.enc.v
HDL-1007 : back to file '../../import/hdmi-rtl/enc_file/video_tpg_16801050p.enc.v' in ../../import/hdmi-rtl/enc_file/video_tpg_16801050p.enc.v(209)
HDL-1007 : analyze verilog file ../../import/hdmi-rtl/enc_file/video_tpg_800600.enc.v
HDL-1007 : back to file '../../import/hdmi-rtl/enc_file/video_tpg_800600.enc.v' in ../../import/hdmi-rtl/enc_file/video_tpg_800600.enc.v(211)
HDL-1007 : analyze verilog file ../../import/hdmi_top/hdmi_top.v
HDL-1007 : undeclared symbol 'out_de', assumed default net type 'wire' in ../../import/hdmi_top/hdmi_top.v(110)
HDL-1007 : undeclared symbol 'out_href', assumed default net type 'wire' in ../../import/hdmi_top/hdmi_top.v(111)
HDL-1007 : undeclared symbol 'out_vsync', assumed default net type 'wire' in ../../import/hdmi_top/hdmi_top.v(112)
HDL-1007 : analyze verilog file ../../import/hdmi_top/video_driver.v
HDL-1007 : analyze verilog file ../../import/sd_bmp_hdmi.v
HDL-1007 : undeclared symbol 'rd_vsync', assumed default net type 'wire' in ../../import/sd_bmp_hdmi.v(201)
HDL-1007 : analyze verilog file ../../import/sd_ctrl_top/sd_ctrl_top.v
HDL-1007 : analyze verilog file ../../import/sd_ctrl_top/sd_init.v
HDL-1007 : analyze verilog file ../../import/sd_ctrl_top/sd_read.v
HDL-1007 : analyze verilog file ../../import/sd_ctrl_top/sd_write.v
HDL-1007 : analyze VHDL file ../../import/hdmi-rtl/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../../import/hdmi-rtl/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../import/hdmi-rtl/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../../import/hdmi-rtl/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../import/hdmi-rtl/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../../import/DDR3-rtl/sdram_cmd.v
HDL-1007 : analyze included file ../../import/DDR3-rtl/sdram_para.v in ../../import/DDR3-rtl/sdram_cmd.v(46)
HDL-1007 : back to file '../../import/DDR3-rtl/sdram_cmd.v' in ../../import/DDR3-rtl/sdram_cmd.v(46)
HDL-1007 : analyze verilog file ../../import/DDR3-rtl/sdram_controller.v
HDL-1007 : analyze verilog file ../../import/DDR3-rtl/sdram_ctrl.v
HDL-1007 : analyze included file ../../import/DDR3-rtl/sdram_para.v in ../../import/DDR3-rtl/sdram_ctrl.v(19)
HDL-1007 : back to file '../../import/DDR3-rtl/sdram_ctrl.v' in ../../import/DDR3-rtl/sdram_ctrl.v(19)
HDL-1007 : analyze verilog file ../../import/DDR3-rtl/sdram_data.v
HDL-1007 : analyze included file ../../import/DDR3-rtl/sdram_para.v in ../../import/DDR3-rtl/sdram_data.v(13)
HDL-1007 : back to file '../../import/DDR3-rtl/sdram_data.v' in ../../import/DDR3-rtl/sdram_data.v(13)
HDL-1007 : analyze verilog file ../../import/DDR3-rtl/sdram_fifo_ctrl.v
HDL-1007 : analyze verilog file ../../import/DDR3-rtl/sdram_top.v
HDL-1007 : analyze verilog file ../../import/read_rawdata.v
HDL-1007 : analyze verilog file ../../import/hdmi_top/ISP_dpc.v
HDL-1007 : analyze verilog file ../../import/hdmi_top/ISP_include.v
HDL-1007 : analyze verilog file ../../import/hdmi_top/bayer_rgb888.v
HDL-1007 : analyze verilog file ../../import/hdmi_top/ISP_debayer_h.v
HDL-1007 : analyze verilog file ../../import/hdmi_top/ISP_debayer_m.v
HDL-1007 : analyze verilog file ../../import/hdmi_top/ISP_debayer_l.v
HDL-1007 : analyze verilog file ../../import/hdmi_top/ISP_awb_top.v
HDL-1007 : undeclared symbol 'video_de', assumed default net type 'wire' in ../../import/hdmi_top/ISP_awb_top.v(93)
HDL-1007 : analyze verilog file ../../import/hdmi_top/ISP_cal_awb.v
HDL-1007 : analyze verilog file ../../import/hdmi_top/ISP_static_awb.v
HDL-1007 : analyze verilog file ../../import/hdmi_top/ISP_wb.v
HDL-1007 : analyze verilog file ../../import/hdmi_top/ISP_interconnect.v
RUN-1001 : Project manager successfully analyzed 41 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/SD-SDRAM-ISP-HDMI_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/SD-SDRAM-ISP-HDMI_gate.db" in  1.654199s wall, 1.359375s user + 0.109375s system = 1.468750s CPU (88.8%)

RUN-1004 : used memory is 289 MB, reserved memory is 264 MB, peak memory is 293 MB
RUN-1002 : start command "read_sdc -ip SOFTFIFO ../../import/ddr3-al_ip/SOFTFIFO.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 9672266350592"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 71485435674624"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 17523466567680"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 9672266350592"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "config_chipwatcher ../../sd_HDMI.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model sd_bmp_hdmi
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 5 view nodes, 8 trigger nets, 8 data nets.
KIT-1004 : Chipwatcher code = 0101000110101001
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir F:/ARMChina/cw/ -file SD-SDRAM-ISP-HDMI_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file F:/ARMChina/cw\bus_det.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\bus_top.sv
HDL-1007 : analyze verilog file F:/ARMChina/cw\cfg_int.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\cwc_top.sv
HDL-1007 : analyze verilog file F:/ARMChina/cw\detect_bus.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\detect_non_bus.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\emb_ctrl.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\register.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\tap.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\trigger.sv
HDL-1007 : analyze verilog file SD-SDRAM-ISP-HDMI_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in SD-SDRAM-ISP-HDMI_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=5,BUS_CTRL_NUM=36,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000}) in F:/ARMChina/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=58) in F:/ARMChina/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=58) in F:/ARMChina/cw\register.v(21)
HDL-1007 : elaborate module tap in F:/ARMChina/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=5,BUS_CTRL_NUM=36,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000}) in F:/ARMChina/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=5,BUS_CTRL_NUM=36,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000}) in F:/ARMChina/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in F:/ARMChina/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0100) in F:/ARMChina/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in F:/ARMChina/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file F:/ARMChina/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "sd_bmp_hdmi"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=5,BUS_CTRL_NUM=36,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=58)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=58)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=5,BUS_CTRL_NUM=36,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=5,BUS_CTRL_NUM=36,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0100)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model sd_bmp_hdmi
SYN-1032 : 15881/19 useful/useless nets, 12372/14 useful/useless insts
SYN-1016 : Merged 28 instances.
SYN-1032 : 15702/8 useful/useless nets, 12641/8 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 15686/16 useful/useless nets, 12629/12 useful/useless insts
SYN-1021 : Optimized 1 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 252 better
SYN-1014 : Optimize round 2
SYN-1032 : 15538/15 useful/useless nets, 12481/16 useful/useless insts
SYN-1015 : Optimize round 2, 32 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  5.889093s wall, 5.093750s user + 0.031250s system = 5.125000s CPU (87.0%)

RUN-1004 : used memory is 304 MB, reserved memory is 277 MB, peak memory is 306 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file F:/ARMChina/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 14 IOs to PADs
RUN-1002 : start command "update_pll_param -module sd_bmp_hdmi"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 4 instances.
SYN-2501 : Optimize round 1, 10 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 12 macro adder
SYN-1019 : Optimized 5 mux instances.
SYN-1016 : Merged 9 instances.
SYN-1032 : 15848/2 useful/useless nets, 12792/1 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 59582, tnet num: 15848, tinst num: 12791, tnode num: 80150, tedge num: 100058.
TMR-2508 : Levelizing timing graph completed, there are 51 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  1.051085s wall, 0.843750s user + 0.062500s system = 0.906250s CPU (86.2%)

RUN-1004 : used memory is 403 MB, reserved memory is 376 MB, peak memory is 403 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 15848 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 129 (4.02), #lev = 6 (2.34)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 125 (4.13), #lev = 6 (2.31)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 370 instances into 125 LUTs, name keeping = 79%.
SYN-1001 : Packing model "sd_bmp_hdmi" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 221 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 81 adder to BLE ...
SYN-4008 : Packed 81 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -no_sch" in  7.873440s wall, 7.171875s user + 0.062500s system = 7.234375s CPU (91.9%)

RUN-1004 : used memory is 328 MB, reserved memory is 315 MB, peak memory is 416 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model sd_bmp_hdmi
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  13.964440s wall, 12.421875s user + 0.093750s system = 12.515625s CPU (89.6%)

RUN-1004 : used memory is 329 MB, reserved memory is 316 MB, peak memory is 416 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/ARMChina/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model sd_bmp_hdmi
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net u_ddr3_top/u_sdram_fifo_ctrl/clk_ref driven by BUFG (271 clock/control pins, 1 other pins).
SYN-4016 : Net u_clk_wiz_1/clk0_out driven by BUFG (58 clock/control pins, 1 other pins).
SYN-4016 : Net config_inst_syn_10 driven by BUFG (133 clock/control pins, 0 other pins).
SYN-4027 : Net u_ddr3_top/clk_sdram is clkc1 of pll u_clk_wiz_0/pll_inst.
SYN-4027 : Net u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw is clkc3 of pll u_clk_wiz_0/pll_inst.
SYN-4027 : Net u_sd_ctrl_top/u_sd_read/clk_ref_180deg is clkc4 of pll u_clk_wiz_0/pll_inst.
SYN-4019 : Net sys_clk_dup_1 is refclk of pll u_clk_wiz_0/pll_inst.
SYN-4020 : Net sys_clk_dup_1 is fbclk of pll u_clk_wiz_0/pll_inst.
SYN-4027 : Net u_hdmi_top/debayer_h/pclk is clkc1 of pll u_clk_wiz_1/pll_inst.
SYN-4019 : Net sys_clk_dup_1 is refclk of pll u_clk_wiz_1/pll_inst.
SYN-4020 : Net sys_clk_dup_1 is fbclk of pll u_clk_wiz_1/pll_inst.
SYN-4024 : Net "u_sd_ctrl_top/u_sd_init/div_clk" drives clk pins.
SYN-4024 : Net "u_hdmi_top/isp_interconnect/sel5_syn_2" drives clk pins.
SYN-4024 : Net "u_hdmi_top/isp_interconnect/sel0_syn_2" drives clk pins.
SYN-4024 : Net "u_hdmi_top/isp_interconnect/sel1_syn_2" drives clk pins.
SYN-4024 : Net "u_hdmi_top/isp_interconnect/sel2_syn_2" drives clk pins.
SYN-4024 : Net "u_hdmi_top/isp_interconnect/sel3_syn_2" drives clk pins.
SYN-4024 : Net "u_hdmi_top/isp_interconnect/sel4_syn_2" drives clk pins.
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net sys_clk_dup_1 as clock net
SYN-4025 : Tag rtl::Net u_clk_wiz_1/clk0_out as clock net
SYN-4025 : Tag rtl::Net u_ddr3_top/clk_sdram as clock net
SYN-4025 : Tag rtl::Net u_ddr3_top/u_sdram_fifo_ctrl/clk_ref as clock net
SYN-4025 : Tag rtl::Net u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw as clock net
SYN-4025 : Tag rtl::Net u_hdmi_top/debayer_h/pclk as clock net
SYN-4025 : Tag rtl::Net u_hdmi_top/isp_interconnect/sel0_syn_2 as clock net
SYN-4025 : Tag rtl::Net u_hdmi_top/isp_interconnect/sel1_syn_2 as clock net
SYN-4025 : Tag rtl::Net u_hdmi_top/isp_interconnect/sel2_syn_2 as clock net
SYN-4025 : Tag rtl::Net u_hdmi_top/isp_interconnect/sel3_syn_2 as clock net
SYN-4025 : Tag rtl::Net u_hdmi_top/isp_interconnect/sel4_syn_2 as clock net
SYN-4025 : Tag rtl::Net u_hdmi_top/isp_interconnect/sel5_syn_2 as clock net
SYN-4025 : Tag rtl::Net u_sd_ctrl_top/u_sd_init/div_clk as clock net
SYN-4025 : Tag rtl::Net u_sd_ctrl_top/u_sd_read/clk_ref_180deg as clock net
SYN-4026 : Tagged 15 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_sd_ctrl_top/u_sd_init/div_clk to drive 101 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_hdmi_top/isp_interconnect/sel5_syn_2 to drive 24 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_hdmi_top/isp_interconnect/sel0_syn_2 to drive 16 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_hdmi_top/isp_interconnect/sel1_syn_2 to drive 9 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_hdmi_top/isp_interconnect/sel2_syn_2 to drive 8 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_hdmi_top/isp_interconnect/sel3_syn_2 to drive 8 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_hdmi_top/isp_interconnect/sel4_syn_2 to drive 8 clock pins.
PHY-1001 : Populate physical database on model sd_bmp_hdmi.
RUN-1001 : There are total 12282 instances
RUN-0007 : 3522 luts, 6573 seqs, 1332 mslices, 733 lslices, 73 pads, 32 brams, 2 dsps
RUN-1001 : There are total 15338 nets
RUN-1001 : 11325 nets have 2 pins
RUN-1001 : 3014 nets have [3 - 5] pins
RUN-1001 : 659 nets have [6 - 10] pins
RUN-1001 : 251 nets have [11 - 20] pins
RUN-1001 : 74 nets have [21 - 99] pins
RUN-1001 : 15 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     130     
RUN-1001 :   No   |  No   |  Yes  |    5561     
RUN-1001 :   No   |  Yes  |  No   |     130     
RUN-1001 :   Yes  |  No   |  No   |     147     
RUN-1001 :   Yes  |  No   |  Yes  |     605     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    15   |  26   |     20     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 55
PHY-3001 : Initial placement ...
PHY-3001 : design contains 12280 instances, 3522 luts, 6573 seqs, 2065 slices, 437 macros(2065 instances: 1332 mslices 733 lslices)
PHY-3001 : Huge net u_hdmi_top/sys_rst_n with 5435 pins
PHY-0007 : Cell area utilization is 39%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 58472, tnet num: 15336, tinst num: 12280, tnode num: 78941, tedge num: 98956.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.039324s wall, 0.890625s user + 0.015625s system = 0.906250s CPU (87.2%)

RUN-1004 : used memory is 449 MB, reserved memory is 425 MB, peak memory is 449 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 15336 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.415229s wall, 1.281250s user + 0.015625s system = 1.296875s CPU (91.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 3.26853e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 12280.
PHY-3001 : Level 1 #clusters 2510.
PHY-3001 : End clustering;  0.082947s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (56.5%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 39%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.13714e+06, overlap = 290.438
PHY-3002 : Step(2): len = 1.05148e+06, overlap = 395.594
PHY-3002 : Step(3): len = 650967, overlap = 551.5
PHY-3002 : Step(4): len = 568675, overlap = 597.469
PHY-3002 : Step(5): len = 434089, overlap = 689.312
PHY-3002 : Step(6): len = 377929, overlap = 745.688
PHY-3002 : Step(7): len = 298952, overlap = 833.812
PHY-3002 : Step(8): len = 265893, overlap = 918.406
PHY-3002 : Step(9): len = 220438, overlap = 988.469
PHY-3002 : Step(10): len = 201070, overlap = 998.812
PHY-3002 : Step(11): len = 168078, overlap = 1058.66
PHY-3002 : Step(12): len = 157367, overlap = 1087.81
PHY-3002 : Step(13): len = 140077, overlap = 1104.66
PHY-3002 : Step(14): len = 133003, overlap = 1111.12
PHY-3002 : Step(15): len = 119054, overlap = 1152.12
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.76883e-07
PHY-3002 : Step(16): len = 125444, overlap = 1063.56
PHY-3002 : Step(17): len = 154117, overlap = 1026.69
PHY-3002 : Step(18): len = 135901, overlap = 991.188
PHY-3002 : Step(19): len = 139574, overlap = 974.219
PHY-3002 : Step(20): len = 133158, overlap = 936.875
PHY-3002 : Step(21): len = 135430, overlap = 901.625
PHY-3002 : Step(22): len = 130746, overlap = 880.156
PHY-3002 : Step(23): len = 131720, overlap = 864.125
PHY-3002 : Step(24): len = 129062, overlap = 866.812
PHY-3002 : Step(25): len = 130231, overlap = 866.125
PHY-3002 : Step(26): len = 127863, overlap = 852.844
PHY-3002 : Step(27): len = 128426, overlap = 862.344
PHY-3002 : Step(28): len = 127266, overlap = 872.594
PHY-3002 : Step(29): len = 127601, overlap = 875.875
PHY-3002 : Step(30): len = 124495, overlap = 865.188
PHY-3002 : Step(31): len = 124716, overlap = 858.094
PHY-3002 : Step(32): len = 122801, overlap = 840.469
PHY-3002 : Step(33): len = 124383, overlap = 829.781
PHY-3002 : Step(34): len = 122119, overlap = 822.562
PHY-3002 : Step(35): len = 122917, overlap = 835.375
PHY-3002 : Step(36): len = 120159, overlap = 842.938
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.75377e-06
PHY-3002 : Step(37): len = 131097, overlap = 795.094
PHY-3002 : Step(38): len = 143664, overlap = 718.219
PHY-3002 : Step(39): len = 145181, overlap = 676.969
PHY-3002 : Step(40): len = 148463, overlap = 655.75
PHY-3002 : Step(41): len = 148452, overlap = 653.469
PHY-3002 : Step(42): len = 149737, overlap = 643.562
PHY-3002 : Step(43): len = 149754, overlap = 634.062
PHY-3002 : Step(44): len = 150621, overlap = 625.75
PHY-3002 : Step(45): len = 149837, overlap = 611.625
PHY-3002 : Step(46): len = 151130, overlap = 599.938
PHY-3002 : Step(47): len = 150314, overlap = 634
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.50753e-06
PHY-3002 : Step(48): len = 162504, overlap = 603.156
PHY-3002 : Step(49): len = 173868, overlap = 564.562
PHY-3002 : Step(50): len = 174886, overlap = 522.406
PHY-3002 : Step(51): len = 177991, overlap = 502.75
PHY-3002 : Step(52): len = 176363, overlap = 498.094
PHY-3002 : Step(53): len = 175441, overlap = 458.906
PHY-3002 : Step(54): len = 174969, overlap = 447.438
PHY-3002 : Step(55): len = 174003, overlap = 453.312
PHY-3002 : Step(56): len = 174360, overlap = 458.594
PHY-3002 : Step(57): len = 174432, overlap = 474.938
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 7.01506e-06
PHY-3002 : Step(58): len = 187404, overlap = 421.375
PHY-3002 : Step(59): len = 197004, overlap = 365.375
PHY-3002 : Step(60): len = 196516, overlap = 339.719
PHY-3002 : Step(61): len = 198840, overlap = 361.656
PHY-3002 : Step(62): len = 196836, overlap = 364.312
PHY-3002 : Step(63): len = 197576, overlap = 373.906
PHY-3002 : Step(64): len = 197618, overlap = 371.438
PHY-3002 : Step(65): len = 197331, overlap = 373.406
PHY-3002 : Step(66): len = 197259, overlap = 390.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.40301e-05
PHY-3002 : Step(67): len = 210577, overlap = 355.781
PHY-3002 : Step(68): len = 220477, overlap = 328.531
PHY-3002 : Step(69): len = 220924, overlap = 314.281
PHY-3002 : Step(70): len = 223098, overlap = 315.875
PHY-3002 : Step(71): len = 221256, overlap = 295.375
PHY-3002 : Step(72): len = 223205, overlap = 292.156
PHY-3002 : Step(73): len = 223012, overlap = 271.375
PHY-3002 : Step(74): len = 223880, overlap = 264.188
PHY-3002 : Step(75): len = 224786, overlap = 237.5
PHY-3002 : Step(76): len = 225139, overlap = 243.719
PHY-3002 : Step(77): len = 224392, overlap = 249.281
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 2.80602e-05
PHY-3002 : Step(78): len = 236217, overlap = 230.812
PHY-3002 : Step(79): len = 242738, overlap = 214.562
PHY-3002 : Step(80): len = 242674, overlap = 199
PHY-3002 : Step(81): len = 244634, overlap = 187.656
PHY-3002 : Step(82): len = 245276, overlap = 173.906
PHY-3002 : Step(83): len = 247276, overlap = 173.812
PHY-3002 : Step(84): len = 245249, overlap = 169.25
PHY-3002 : Step(85): len = 246268, overlap = 158.75
PHY-3002 : Step(86): len = 246623, overlap = 166.031
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 5.61205e-05
PHY-3002 : Step(87): len = 255351, overlap = 166.844
PHY-3002 : Step(88): len = 260799, overlap = 156.562
PHY-3002 : Step(89): len = 261107, overlap = 156.094
PHY-3002 : Step(90): len = 262821, overlap = 146.219
PHY-3002 : Step(91): len = 265428, overlap = 146.125
PHY-3002 : Step(92): len = 267422, overlap = 151.281
PHY-3002 : Step(93): len = 266990, overlap = 157.781
PHY-3002 : Step(94): len = 267381, overlap = 154.906
PHY-3002 : Step(95): len = 267847, overlap = 146.469
PHY-3002 : Step(96): len = 268256, overlap = 148.625
PHY-3002 : Step(97): len = 267664, overlap = 153.625
PHY-3002 : Step(98): len = 266689, overlap = 145.062
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000109927
PHY-3002 : Step(99): len = 272915, overlap = 150.312
PHY-3002 : Step(100): len = 278052, overlap = 146.906
PHY-3002 : Step(101): len = 279073, overlap = 134.781
PHY-3002 : Step(102): len = 280634, overlap = 128.281
PHY-3002 : Step(103): len = 283169, overlap = 115.625
PHY-3002 : Step(104): len = 284917, overlap = 107.906
PHY-3002 : Step(105): len = 283137, overlap = 101.531
PHY-3002 : Step(106): len = 282780, overlap = 98.2812
PHY-3002 : Step(107): len = 283675, overlap = 92.0625
PHY-3002 : Step(108): len = 283822, overlap = 92.375
PHY-3002 : Step(109): len = 282433, overlap = 97.875
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000204611
PHY-3002 : Step(110): len = 287098, overlap = 96.9375
PHY-3002 : Step(111): len = 289858, overlap = 90.5938
PHY-3002 : Step(112): len = 290183, overlap = 78.0625
PHY-3002 : Step(113): len = 291141, overlap = 75.625
PHY-3002 : Step(114): len = 293060, overlap = 72.7188
PHY-3002 : Step(115): len = 294182, overlap = 72.2188
PHY-3002 : Step(116): len = 293828, overlap = 72.5
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000363359
PHY-3002 : Step(117): len = 297292, overlap = 71.625
PHY-3002 : Step(118): len = 300493, overlap = 71.625
PHY-3002 : Step(119): len = 300832, overlap = 67.8125
PHY-3002 : Step(120): len = 301558, overlap = 63.3125
PHY-3002 : Step(121): len = 303596, overlap = 61.875
PHY-3002 : Step(122): len = 304597, overlap = 65.375
PHY-3002 : Step(123): len = 304141, overlap = 66.1875
PHY-3002 : Step(124): len = 304000, overlap = 65.5
PHY-3002 : Step(125): len = 305266, overlap = 63.3125
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.048024s wall, 0.000000s user + 0.031250s system = 0.031250s CPU (65.1%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/15338.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 391264, over cnt = 1232(3%), over = 6042, worst = 34
PHY-1001 : End global iterations;  0.524048s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (92.4%)

PHY-1001 : Congestion index: top1 = 70.02, top5 = 52.90, top10 = 43.76, top15 = 37.99.
PHY-3001 : End congestion estimation;  0.736901s wall, 0.625000s user + 0.015625s system = 0.640625s CPU (86.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15336 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.430907s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (87.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.41738e-05
PHY-3002 : Step(126): len = 354053, overlap = 33.4375
PHY-3002 : Step(127): len = 356537, overlap = 31.875
PHY-3002 : Step(128): len = 350565, overlap = 28.8125
PHY-3002 : Step(129): len = 344485, overlap = 28.5938
PHY-3002 : Step(130): len = 342674, overlap = 28.9062
PHY-3002 : Step(131): len = 341095, overlap = 31.5938
PHY-3002 : Step(132): len = 337044, overlap = 36.2812
PHY-3002 : Step(133): len = 338063, overlap = 38.875
PHY-3002 : Step(134): len = 331352, overlap = 41.4688
PHY-3002 : Step(135): len = 331535, overlap = 41.125
PHY-3002 : Step(136): len = 328774, overlap = 39.875
PHY-3002 : Step(137): len = 328389, overlap = 39.125
PHY-3002 : Step(138): len = 327458, overlap = 38.5312
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000108348
PHY-3002 : Step(139): len = 329097, overlap = 40.4062
PHY-3002 : Step(140): len = 329380, overlap = 40.6562
PHY-3002 : Step(141): len = 335256, overlap = 38.6875
PHY-3002 : Step(142): len = 337991, overlap = 37.875
PHY-3002 : Step(143): len = 337991, overlap = 37.875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000216695
PHY-3002 : Step(144): len = 342992, overlap = 35.9375
PHY-3002 : Step(145): len = 344498, overlap = 35.375
PHY-3002 : Step(146): len = 352404, overlap = 29.1875
PHY-3002 : Step(147): len = 358883, overlap = 25
PHY-3002 : Step(148): len = 362060, overlap = 21.5625
PHY-3002 : Step(149): len = 364896, overlap = 20.5625
PHY-3002 : Step(150): len = 363186, overlap = 16.1875
PHY-3002 : Step(151): len = 362894, overlap = 16.1562
PHY-3002 : Step(152): len = 360341, overlap = 12.4062
PHY-3002 : Step(153): len = 357856, overlap = 10.5312
PHY-3002 : Step(154): len = 357311, overlap = 15.875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000422013
PHY-3002 : Step(155): len = 360583, overlap = 14.5312
PHY-3002 : Step(156): len = 364991, overlap = 9.90625
PHY-3002 : Step(157): len = 370632, overlap = 9.5625
PHY-3002 : Step(158): len = 375042, overlap = 7.34375
PHY-3002 : Step(159): len = 376628, overlap = 7.28125
PHY-3002 : Step(160): len = 377514, overlap = 6.34375
PHY-3002 : Step(161): len = 378327, overlap = 3.9375
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000760047
PHY-3002 : Step(162): len = 380042, overlap = 5.1875
PHY-3002 : Step(163): len = 383161, overlap = 4.65625
PHY-3002 : Step(164): len = 385617, overlap = 4.15625
PHY-3002 : Step(165): len = 388454, overlap = 2.6875
PHY-3002 : Step(166): len = 392849, overlap = 2.78125
PHY-3002 : Step(167): len = 397018, overlap = 1.4375
PHY-3002 : Step(168): len = 397993, overlap = 2.3125
PHY-3002 : Step(169): len = 397711, overlap = 3.625
PHY-3002 : Step(170): len = 396846, overlap = 4.65625
PHY-3002 : Step(171): len = 395814, overlap = 4.75
PHY-3002 : Step(172): len = 394416, overlap = 6.625
PHY-3002 : Step(173): len = 392882, overlap = 6.40625
PHY-3002 : Step(174): len = 391109, overlap = 7.0625
PHY-3002 : Step(175): len = 389342, overlap = 9.65625
PHY-3002 : Step(176): len = 387840, overlap = 8.75
PHY-3002 : Step(177): len = 386431, overlap = 8.28125
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 167/15338.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 445680, over cnt = 1875(5%), over = 8408, worst = 41
PHY-1001 : End global iterations;  1.120205s wall, 1.171875s user + 0.015625s system = 1.187500s CPU (106.0%)

PHY-1001 : Congestion index: top1 = 65.45, top5 = 52.70, top10 = 45.51, top15 = 40.75.
PHY-3001 : End congestion estimation;  1.305015s wall, 1.343750s user + 0.015625s system = 1.359375s CPU (104.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15336 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.475243s wall, 0.328125s user + 0.015625s system = 0.343750s CPU (72.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.93904e-05
PHY-3002 : Step(178): len = 385075, overlap = 144.531
PHY-3002 : Step(179): len = 389679, overlap = 112.844
PHY-3002 : Step(180): len = 375693, overlap = 111.5
PHY-3002 : Step(181): len = 374598, overlap = 107.594
PHY-3002 : Step(182): len = 362007, overlap = 91.2188
PHY-3002 : Step(183): len = 360674, overlap = 89.375
PHY-3002 : Step(184): len = 352875, overlap = 92.4375
PHY-3002 : Step(185): len = 351270, overlap = 95.875
PHY-3002 : Step(186): len = 348561, overlap = 96.7812
PHY-3002 : Step(187): len = 343824, overlap = 97.3125
PHY-3002 : Step(188): len = 343092, overlap = 98.5312
PHY-3002 : Step(189): len = 341051, overlap = 99.5938
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000118781
PHY-3002 : Step(190): len = 343859, overlap = 93.8438
PHY-3002 : Step(191): len = 344681, overlap = 92.7812
PHY-3002 : Step(192): len = 348198, overlap = 88.0625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000230278
PHY-3002 : Step(193): len = 353175, overlap = 80.5312
PHY-3002 : Step(194): len = 359718, overlap = 69.875
PHY-3002 : Step(195): len = 364687, overlap = 65.375
PHY-3002 : Step(196): len = 366992, overlap = 59.4062
PHY-3002 : Step(197): len = 364557, overlap = 54.5312
PHY-3002 : Step(198): len = 364074, overlap = 55.9375
PHY-3002 : Step(199): len = 361737, overlap = 55.2188
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 58472, tnet num: 15336, tinst num: 12280, tnode num: 78941, tedge num: 98956.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.220028s wall, 1.000000s user + 0.000000s system = 1.000000s CPU (82.0%)

RUN-1004 : used memory is 491 MB, reserved memory is 469 MB, peak memory is 517 MB
OPT-1001 : Total overflow 382.94 peak overflow 3.06
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 473/15338.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 433480, over cnt = 1914(5%), over = 6821, worst = 35
PHY-1001 : End global iterations;  1.499418s wall, 1.437500s user + 0.015625s system = 1.453125s CPU (96.9%)

PHY-1001 : Congestion index: top1 = 52.95, top5 = 43.72, top10 = 39.01, top15 = 36.07.
PHY-1001 : End incremental global routing;  1.682132s wall, 1.609375s user + 0.015625s system = 1.625000s CPU (96.6%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15336 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.504134s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (99.2%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  2.470802s wall, 2.359375s user + 0.015625s system = 2.375000s CPU (96.1%)

OPT-1001 : Current memory(MB): used = 503, reserve = 480, peak = 517.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 11607/15338.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 433480, over cnt = 1914(5%), over = 6821, worst = 35
PHY-1002 : len = 461312, over cnt = 1263(3%), over = 3670, worst = 23
PHY-1002 : len = 491984, over cnt = 414(1%), over = 1003, worst = 18
PHY-1002 : len = 500184, over cnt = 147(0%), over = 302, worst = 10
PHY-1002 : len = 503584, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.913791s wall, 0.953125s user + 0.000000s system = 0.953125s CPU (104.3%)

PHY-1001 : Congestion index: top1 = 45.13, top5 = 39.36, top10 = 36.23, top15 = 34.04.
OPT-1001 : End congestion update;  1.136092s wall, 1.187500s user + 0.000000s system = 1.187500s CPU (104.5%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 15336 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.318883s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (98.0%)

OPT-0007 : Start: WNS 999070 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  1.455177s wall, 1.500000s user + 0.000000s system = 1.500000s CPU (103.1%)

OPT-1001 : Current memory(MB): used = 507, reserve = 485, peak = 517.
OPT-1001 : End physical optimization;  5.299136s wall, 5.000000s user + 0.015625s system = 5.015625s CPU (94.6%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 3522 LUT to BLE ...
SYN-4008 : Packed 3522 LUT and 2316 SEQ to BLE.
SYN-4003 : Packing 4257 remaining SEQ's ...
SYN-4005 : Packed 1611 SEQ with LUT/SLICE
SYN-4006 : 243 single LUT's are left
SYN-4006 : 2646 single SEQ's are left
SYN-4011 : Packing model "sd_bmp_hdmi" (AL_USER_NORMAL) with 6168/8515 primitive instances ...
PHY-3001 : End packing;  0.889046s wall, 0.875000s user + 0.000000s system = 0.875000s CPU (98.4%)

PHY-1001 : Populate physical database on model sd_bmp_hdmi.
RUN-1001 : There are total 5466 instances
RUN-1001 : 2672 mslices, 2672 lslices, 73 pads, 32 brams, 2 dsps
RUN-1001 : There are total 13179 nets
RUN-1001 : 9215 nets have 2 pins
RUN-1001 : 2960 nets have [3 - 5] pins
RUN-1001 : 674 nets have [6 - 10] pins
RUN-1001 : 240 nets have [11 - 20] pins
RUN-1001 : 80 nets have [21 - 99] pins
RUN-1001 : 10 nets have 100+ pins
PHY-3001 : design contains 5464 instances, 5344 slices, 437 macros(2065 instances: 1332 mslices 733 lslices)
PHY-3001 : Huge net u_hdmi_top/sys_rst_n with 2868 pins
PHY-3001 : Cell area utilization is 61%
PHY-3001 : After packing: Len = 369881, Over = 161.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 61%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5839/13179.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 483504, over cnt = 886(2%), over = 1340, worst = 7
PHY-1002 : len = 486504, over cnt = 576(1%), over = 787, worst = 6
PHY-1002 : len = 491336, over cnt = 252(0%), over = 345, worst = 6
PHY-1002 : len = 493528, over cnt = 129(0%), over = 183, worst = 6
PHY-1002 : len = 495800, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.002865s wall, 0.906250s user + 0.000000s system = 0.906250s CPU (90.4%)

PHY-1001 : Congestion index: top1 = 46.10, top5 = 39.15, top10 = 35.68, top15 = 33.26.
PHY-3001 : End congestion estimation;  1.295528s wall, 1.171875s user + 0.000000s system = 1.171875s CPU (90.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 47914, tnet num: 13177, tinst num: 5464, tnode num: 62079, tedge num: 85658.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.095147s wall, 1.046875s user + 0.000000s system = 1.046875s CPU (95.6%)

RUN-1004 : used memory is 503 MB, reserved memory is 481 MB, peak memory is 517 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 13177 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.490299s wall, 1.437500s user + 0.000000s system = 1.437500s CPU (96.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.1189e-05
PHY-3002 : Step(200): len = 358867, overlap = 162.75
PHY-3002 : Step(201): len = 355507, overlap = 169
PHY-3002 : Step(202): len = 345829, overlap = 179.5
PHY-3002 : Step(203): len = 340274, overlap = 184.5
PHY-3002 : Step(204): len = 334908, overlap = 191.75
PHY-3002 : Step(205): len = 330131, overlap = 194.75
PHY-3002 : Step(206): len = 326870, overlap = 195.5
PHY-3002 : Step(207): len = 325195, overlap = 191.25
PHY-3002 : Step(208): len = 323787, overlap = 191.75
PHY-3002 : Step(209): len = 323552, overlap = 198.5
PHY-3002 : Step(210): len = 323190, overlap = 209
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.23779e-05
PHY-3002 : Step(211): len = 331190, overlap = 191
PHY-3002 : Step(212): len = 334084, overlap = 182.5
PHY-3002 : Step(213): len = 337500, overlap = 175
PHY-3002 : Step(214): len = 338329, overlap = 173
PHY-3002 : Step(215): len = 340347, overlap = 167.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.47559e-05
PHY-3002 : Step(216): len = 347893, overlap = 144.75
PHY-3002 : Step(217): len = 349507, overlap = 144
PHY-3002 : Step(218): len = 354511, overlap = 138
PHY-3002 : Step(219): len = 355372, overlap = 140
PHY-3002 : Step(220): len = 356505, overlap = 137.25
PHY-3002 : Step(221): len = 356874, overlap = 132.25
PHY-3002 : Step(222): len = 357188, overlap = 129.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  1.941348s wall, 0.140625s user + 0.593750s system = 0.734375s CPU (37.8%)

PHY-3001 : Trial Legalized: Len = 415758
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 59%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 456/13179.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 495192, over cnt = 1472(4%), over = 2560, worst = 8
PHY-1002 : len = 505000, over cnt = 854(2%), over = 1288, worst = 8
PHY-1002 : len = 517120, over cnt = 203(0%), over = 301, worst = 6
PHY-1002 : len = 519616, over cnt = 69(0%), over = 99, worst = 6
PHY-1002 : len = 520456, over cnt = 13(0%), over = 24, worst = 6
PHY-1001 : End global iterations;  2.184538s wall, 2.156250s user + 0.015625s system = 2.171875s CPU (99.4%)

PHY-1001 : Congestion index: top1 = 43.41, top5 = 38.31, top10 = 35.49, top15 = 33.59.
PHY-3001 : End congestion estimation;  2.423154s wall, 2.390625s user + 0.015625s system = 2.406250s CPU (99.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 13177 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.356437s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (96.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.50907e-05
PHY-3002 : Step(223): len = 387185, overlap = 20.5
PHY-3002 : Step(224): len = 379517, overlap = 53
PHY-3002 : Step(225): len = 374158, overlap = 54.25
PHY-3002 : Step(226): len = 372541, overlap = 54.75
PHY-3002 : Step(227): len = 371606, overlap = 61.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000110181
PHY-3002 : Step(228): len = 374180, overlap = 55.5
PHY-3002 : Step(229): len = 376416, overlap = 55.5
PHY-3002 : Step(230): len = 378568, overlap = 52.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000220363
PHY-3002 : Step(231): len = 383103, overlap = 49.5
PHY-3002 : Step(232): len = 386979, overlap = 46.75
PHY-3002 : Step(233): len = 390968, overlap = 46
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.011867s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 405825, Over = 0
PHY-3001 : Spreading special nets. 105 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.050608s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (92.6%)

PHY-3001 : 138 instances has been re-located, deltaX = 34, deltaY = 85, maxDist = 2.
PHY-3001 : Final: Len = 408314, Over = 0
PHY-3001 : BANK 6 DIFFRESISTOR:NONE VOD:350M VCM:1.2
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 47914, tnet num: 13177, tinst num: 5465, tnode num: 62079, tedge num: 85658.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.265888s wall, 1.250000s user + 0.000000s system = 1.250000s CPU (98.7%)

RUN-1004 : used memory is 508 MB, reserved memory is 491 MB, peak memory is 520 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 4359/13179.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 502624, over cnt = 1167(3%), over = 1812, worst = 7
PHY-1002 : len = 508168, over cnt = 706(2%), over = 1000, worst = 6
PHY-1002 : len = 515400, over cnt = 263(0%), over = 376, worst = 5
PHY-1002 : len = 520072, over cnt = 21(0%), over = 29, worst = 5
PHY-1002 : len = 520392, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.303784s wall, 1.171875s user + 0.000000s system = 1.171875s CPU (89.9%)

PHY-1001 : Congestion index: top1 = 42.28, top5 = 37.23, top10 = 34.60, top15 = 32.78.
PHY-1001 : End incremental global routing;  1.630791s wall, 1.437500s user + 0.015625s system = 1.453125s CPU (89.1%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 13177 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.355748s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (96.6%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  2.206404s wall, 2.000000s user + 0.015625s system = 2.015625s CPU (91.4%)

OPT-1001 : Current memory(MB): used = 515, reserve = 495, peak = 520.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 11051/13179.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 520392, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.079566s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (98.2%)

PHY-1001 : Congestion index: top1 = 42.28, top5 = 37.23, top10 = 34.60, top15 = 32.78.
OPT-1001 : End congestion update;  0.293982s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (69.1%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 13177 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.268927s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (93.0%)

OPT-0007 : Start: WNS 999045 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.563158s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (80.5%)

OPT-1001 : Current memory(MB): used = 516, reserve = 495, peak = 520.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 13177 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.273018s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (103.0%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 11051/13179.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 520392, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.082057s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (95.2%)

PHY-1001 : Congestion index: top1 = 42.28, top5 = 37.23, top10 = 34.60, top15 = 32.78.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 13177 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.274511s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (102.5%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 999045 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 41.896552
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  5.001066s wall, 4.671875s user + 0.015625s system = 4.687500s CPU (93.7%)

RUN-1003 : finish command "place" in  34.916928s wall, 28.406250s user + 3.937500s system = 32.343750s CPU (92.6%)

RUN-1004 : used memory is 480 MB, reserved memory is 460 MB, peak memory is 520 MB
RUN-1002 : start command "export_db SD-SDRAM-ISP-HDMI_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db SD-SDRAM-ISP-HDMI_place.db" in  1.574364s wall, 2.484375s user + 0.000000s system = 2.484375s CPU (157.8%)

RUN-1004 : used memory is 480 MB, reserved memory is 461 MB, peak memory is 535 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/ARMChina/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 5467 instances
RUN-1001 : 2672 mslices, 2672 lslices, 73 pads, 32 brams, 2 dsps
RUN-1001 : There are total 13179 nets
RUN-1001 : 9215 nets have 2 pins
RUN-1001 : 2960 nets have [3 - 5] pins
RUN-1001 : 674 nets have [6 - 10] pins
RUN-1001 : 240 nets have [11 - 20] pins
RUN-1001 : 80 nets have [21 - 99] pins
RUN-1001 : 10 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 47914, tnet num: 13177, tinst num: 5465, tnode num: 62079, tedge num: 85658.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.193935s wall, 1.078125s user + 0.000000s system = 1.078125s CPU (90.3%)

RUN-1004 : used memory is 489 MB, reserved memory is 471 MB, peak memory is 535 MB
PHY-1001 : 2672 mslices, 2672 lslices, 73 pads, 32 brams, 2 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 13177 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 484152, over cnt = 1412(4%), over = 2501, worst = 8
PHY-1002 : len = 494424, over cnt = 816(2%), over = 1268, worst = 8
PHY-1002 : len = 502432, over cnt = 404(1%), over = 613, worst = 6
PHY-1002 : len = 510368, over cnt = 11(0%), over = 15, worst = 4
PHY-1002 : len = 510616, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.073868s wall, 2.218750s user + 0.000000s system = 2.218750s CPU (107.0%)

PHY-1001 : Congestion index: top1 = 42.72, top5 = 37.15, top10 = 34.28, top15 = 32.39.
PHY-1001 : End global routing;  2.295851s wall, 2.437500s user + 0.000000s system = 2.437500s CPU (106.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 530, reserve = 510, peak = 535.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net sys_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net u_clk_wiz_1/clk0_out will be merged with clock u_clk_wiz_1/clk0_buf
PHY-1001 : net u_ddr3_top/clk_sdram will be routed on clock mesh
PHY-1001 : clock net u_ddr3_top/u_sdram_fifo_ctrl/clk_ref will be merged with clock u_clk_wiz_0/clk0_buf
PHY-1001 : net u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : net u_hdmi_top/debayer_h/pclk will be routed on clock mesh
PHY-1001 : net u_sd_ctrl_top/u_sd_read/clk_ref_180deg will be routed on clock mesh
PHY-1001 : clock net u_sd_ctrl_top/u_sd_init/div_clk_syn_4 will be merged with clock u_sd_ctrl_top/u_sd_init/div_clk
PHY-1001 : clock net u_hdmi_top/isp_interconnect/sel0_syn_12 will be merged with clock u_hdmi_top/isp_interconnect/sel0_syn_2
PHY-1001 : clock net u_hdmi_top/isp_interconnect/sel1_syn_11 will be merged with clock u_hdmi_top/isp_interconnect/sel1_syn_2
PHY-1001 : clock net u_hdmi_top/isp_interconnect/sel2_syn_11 will be merged with clock u_hdmi_top/isp_interconnect/sel2_syn_2
PHY-1001 : clock net u_hdmi_top/isp_interconnect/sel3_syn_12 will be merged with clock u_hdmi_top/isp_interconnect/sel3_syn_2
PHY-1001 : clock net u_hdmi_top/isp_interconnect/sel4_syn_12 will be merged with clock u_hdmi_top/isp_interconnect/sel4_syn_2
PHY-1001 : clock net u_hdmi_top/isp_interconnect/sel5_syn_10 will be merged with clock u_hdmi_top/isp_interconnect/sel5_syn_2
PHY-1001 : Current memory(MB): used = 789, reserve = 773, peak = 789.
PHY-1001 : End build detailed router design. 4.115235s wall, 3.562500s user + 0.171875s system = 3.734375s CPU (90.7%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 178664, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End initial clock net routed; 6.543941s wall, 5.968750s user + 0.015625s system = 5.984375s CPU (91.4%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 178664, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 1; 0.420493s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (100.3%)

PHY-1001 : Current memory(MB): used = 824, reserve = 809, peak = 824.
PHY-1001 : End phase 1; 6.973111s wall, 6.390625s user + 0.015625s system = 6.406250s CPU (91.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 55% nets.
PHY-1001 : Routed 68% nets.
PHY-1001 : Routed 87% nets.
PHY-1022 : len = 1.47115e+06, over cnt = 326(0%), over = 326, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 827, reserve = 811, peak = 827.
PHY-1001 : End initial routed; 17.128328s wall, 16.859375s user + 0.062500s system = 16.921875s CPU (98.8%)

PHY-1001 : Update timing.....
PHY-1001 : 0/11535(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |    998.546    |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.883444s wall, 1.718750s user + 0.015625s system = 1.734375s CPU (92.1%)

PHY-1001 : Current memory(MB): used = 840, reserve = 825, peak = 840.
PHY-1001 : End phase 2; 19.011945s wall, 18.578125s user + 0.078125s system = 18.656250s CPU (98.1%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 1.47115e+06, over cnt = 326(0%), over = 326, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.054313s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (86.3%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.46516e+06, over cnt = 86(0%), over = 86, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.644498s wall, 0.562500s user + 0.000000s system = 0.562500s CPU (87.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.46527e+06, over cnt = 18(0%), over = 18, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.242846s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (57.9%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.46543e+06, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.145768s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (75.0%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.46557e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 4; 0.141694s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (66.2%)

PHY-1001 : Update timing.....
PHY-1001 : 0/11535(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |    998.546    |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 2.151175s wall, 1.890625s user + 0.000000s system = 1.890625s CPU (87.9%)

PHY-1001 : Commit to database.....
PHY-1001 : 92 feed throughs used by 76 nets
PHY-1001 : End commit to database; 1.473455s wall, 1.281250s user + 0.046875s system = 1.328125s CPU (90.1%)

PHY-1001 : Current memory(MB): used = 901, reserve = 887, peak = 901.
PHY-1001 : End phase 3; 5.107117s wall, 4.375000s user + 0.046875s system = 4.421875s CPU (86.6%)

PHY-1003 : Routed, final wirelength = 1.46557e+06
PHY-1001 : Current memory(MB): used = 903, reserve = 889, peak = 903.
PHY-1001 : End export database. 0.041277s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (75.7%)

PHY-1001 : End detail routing;  35.630892s wall, 33.187500s user + 0.328125s system = 33.515625s CPU (94.1%)

RUN-1003 : finish command "route" in  39.672302s wall, 37.171875s user + 0.359375s system = 37.531250s CPU (94.6%)

RUN-1004 : used memory is 850 MB, reserved memory is 840 MB, peak memory is 903 MB
RUN-1002 : start command "report_area -io_info -file SD-SDRAM-ISP-HDMI_phy.area"
RUN-1001 : standard
***Report Model: sd_bmp_hdmi Device: EG4S20BG256***

IO Statistics
#IO                        14
  #input                    7
  #output                   7
  #inout                    0

Utilization Statistics
#lut                     7707   out of  19600   39.32%
#reg                     6588   out of  19600   33.61%
#le                     10353
  #lut only              3765   out of  10353   36.37%
  #reg only              2646   out of  10353   25.56%
  #lut&reg               3942   out of  10353   38.08%
#dsp                        2   out of     29    6.90%
#bram                      26   out of     64   40.62%
  #bram9k                  26
  #fifo9k                   0
#bram32k                    6   out of     16   37.50%
#pad                       18   out of    188    9.57%
  #ireg                     0
  #oreg                     4
  #treg                     0
#pll                        2   out of      4   50.00%
#gclk                      10   out of     16   62.50%

Clock Resource Statistics
Index     ClockNet                                    Type               DriverType         Driver                                          Fanout
#1        u_hdmi_top/debayer_h/pclk                   GCLK               pll                u_clk_wiz_1/pll_inst.clkc1                      3011
#2        u_clk_wiz_0/clk0_buf                        GCLK               pll                u_clk_wiz_0/pll_inst.clkc0                      173
#3        u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw    GCLK               pll                u_clk_wiz_0/pll_inst.clkc3                      159
#4        config_inst_syn_9                           GCLK               config             config_inst.jtck                                82
#5        u_sd_ctrl_top/u_sd_init/div_clk             GCLK               lslice             u_sd_ctrl_top/u_sd_init/div_clk_reg_syn_9.q0    57
#6        sys_clk_dup_1                               GCLK               io                 sys_clk_syn_2.di                                56
#7        u_clk_wiz_1/clk0_buf                        GCLK               pll                u_clk_wiz_1/pll_inst.clkc0                      37
#8        u_sd_ctrl_top/u_sd_read/clk_ref_180deg      GCLK               pll                u_clk_wiz_0/pll_inst.clkc4                      25
#9        u_hdmi_top/isp_interconnect/sel5_syn_2      GCLK               mslice             u_hdmi_top/isp_interconnect/reg5_syn_125.f1     14
#10       u_hdmi_top/isp_interconnect/sel0_syn_2      GCLK               lslice             u_hdmi_top/isp_interconnect/reg5_syn_127.f0     9
#11       u_hdmi_top/isp_interconnect/sel1_syn_2      GCLK               mslice             u_hdmi_top/dpc/reg27_syn_80.f0                  5
#12       u_hdmi_top/isp_interconnect/sel3_syn_2      GCLK               mslice             u_hdmi_top/debayer_m/reg3_syn_8712.f0           5
#13       u_hdmi_top/isp_interconnect/sel4_syn_2      GCLK               lslice             u_hdmi_top/debayer_l/reg7_syn_47.f1             5
#14       u_hdmi_top/isp_interconnect/sel2_syn_2      GCLK               mslice             u_hdmi_top/isp_interconnect/reg5_syn_125.f0     4
#15       u_ddr3_top/clk_sdram                        GCLK               pll                u_clk_wiz_0/pll_inst.clkc1                      0


Detailed IO Report

        Name           Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     ISP_mode[3]         INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
     ISP_mode[2]         INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
     ISP_mode[1]         INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     ISP_mode[0]         INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
       sd_miso           INPUT        D14        LVCMOS33          N/A          PULLUP      NONE    
       sys_clk           INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
      sys_rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
       sd_clk           OUTPUT        F15        LVCMOS33           8            NONE       NONE    
        sd_cs           OUTPUT        F13        LVCMOS33           8            NONE       NONE    
       sd_mosi          OUTPUT        F14        LVCMOS33           8            NONE       NONE    
     tmds_clk_p         OUTPUT         P1         LVDS33           NA            NONE      ODDRX1   
    tmds_clk_p(n)       OUTPUT         R1         LVDS33           NA            NONE      ODDRX1   
   tmds_data_p[2]       OUTPUT         J3         LVDS33           NA            NONE      ODDRX1   
  tmds_data_p[2](n)     OUTPUT         J4         LVDS33           NA            NONE      ODDRX1   
   tmds_data_p[1]       OUTPUT         P4         LVDS33           NA            NONE      ODDRX1   
  tmds_data_p[1](n)     OUTPUT         N4         LVDS33           NA            NONE      ODDRX1   
   tmds_data_p[0]       OUTPUT         N1         LVDS33           NA            NONE      ODDRX1   
  tmds_data_p[0](n)     OUTPUT         M1         LVDS33           NA            NONE      ODDRX1   
       dq[23]            INPUT        S31        LVCMOS25           8           PULLUP      NONE    
       dq[22]            INPUT        S32        LVCMOS25           8           PULLUP      NONE    
       dq[21]            INPUT        S35        LVCMOS25           8           PULLUP      NONE    
       dq[20]            INPUT        S36        LVCMOS25           8           PULLUP      NONE    
       dq[19]            INPUT        S37        LVCMOS25           8           PULLUP      NONE    
       dq[18]            INPUT        S38        LVCMOS25           8           PULLUP      NONE    
       dq[17]            INPUT        S41        LVCMOS25           8           PULLUP      NONE    
       dq[16]            INPUT        S42        LVCMOS25           8           PULLUP      NONE    
       dq[31]            INPUT        S48        LVCMOS25           8           PULLUP      NONE    
       dq[30]            INPUT        S49        LVCMOS25           8           PULLUP      NONE    
       dq[29]            INPUT        S52        LVCMOS25           8           PULLUP      NONE    
       dq[28]            INPUT        S53        LVCMOS25           8           PULLUP      NONE    
       dq[27]            INPUT        S54        LVCMOS25           8           PULLUP      NONE    
       dq[26]            INPUT        S55        LVCMOS25           8           PULLUP      NONE    
       dq[25]            INPUT        S58        LVCMOS25           8           PULLUP      NONE    
       dq[24]            INPUT        S59        LVCMOS25           8           PULLUP      NONE    
         dm0            OUTPUT        S14        LVCMOS25           8            NONE       NONE    
         cke            OUTPUT        S18        LVCMOS25           8            NONE       OREG    
        we_n            OUTPUT        S19        LVCMOS25           8            NONE       OREG    
        cas_n           OUTPUT        S20        LVCMOS25           8            NONE       OREG    
        ras_n           OUTPUT        S21        LVCMOS25           8            NONE       OREG    
        cs_n            OUTPUT        S22        LVCMOS25           8            NONE       OREG    
       addr[9]          OUTPUT        S23        LVCMOS25           8            NONE       OREG    
       addr[8]          OUTPUT        S24        LVCMOS25           8            NONE       OREG    
       addr[7]          OUTPUT        S25        LVCMOS25           8            NONE       OREG    
       addr[6]          OUTPUT        S26        LVCMOS25           8            NONE       OREG    
       addr[5]          OUTPUT        S27        LVCMOS25           8            NONE       OREG    
       addr[4]          OUTPUT        S28        LVCMOS25           8            NONE       OREG    
         dm2            OUTPUT        S29        LVCMOS25           8            NONE       NONE    
         dm3            OUTPUT        S61        LVCMOS25           8            NONE       NONE    
       addr[3]          OUTPUT        S64        LVCMOS25           8            NONE       OREG    
       addr[2]          OUTPUT        S65        LVCMOS25           8            NONE       OREG    
       addr[1]          OUTPUT        S66        LVCMOS25           8            NONE       OREG    
       addr[0]          OUTPUT        S67        LVCMOS25           8            NONE       OREG    
      addr[10]          OUTPUT        S68        LVCMOS25           8            NONE       OREG    
        ba[0]           OUTPUT        S69        LVCMOS25           8            NONE       OREG    
        ba[1]           OUTPUT        S70        LVCMOS25           8            NONE       OREG    
         clk            OUTPUT        S73        LVCMOS25           8            NONE       NONE    
         dm1            OUTPUT        S76        LVCMOS25           8            NONE       NONE    
        dq[0]            INOUT         S1        LVCMOS25           8           PULLUP      IREG    
        dq[6]            INOUT        S11        LVCMOS25           8           PULLUP      IREG    
        dq[7]            INOUT        S12        LVCMOS25           8           PULLUP      IREG    
        dq[1]            INOUT         S2        LVCMOS25           8           PULLUP      IREG    
        dq[2]            INOUT         S5        LVCMOS25           8           PULLUP      IREG    
        dq[3]            INOUT         S6        LVCMOS25           8           PULLUP      IREG    
        dq[4]            INOUT         S7        LVCMOS25           8           PULLUP      IREG    
        dq[8]            INOUT        S78        LVCMOS25           8           PULLUP      IREG    
        dq[9]            INOUT        S79        LVCMOS25           8           PULLUP      IREG    
        dq[5]            INOUT         S8        LVCMOS25           8           PULLUP      IREG    
       dq[10]            INOUT        S82        LVCMOS25           8           PULLUP      IREG    
       dq[11]            INOUT        S83        LVCMOS25           8           PULLUP      IREG    
       dq[12]            INOUT        S84        LVCMOS25           8           PULLUP      IREG    
       dq[13]            INOUT        S85        LVCMOS25           8           PULLUP      IREG    
       dq[14]            INOUT        S88        LVCMOS25           8           PULLUP      IREG    
       dq[15]            INOUT        S89        LVCMOS25           8           PULLUP      IREG    

Report Hierarchy Area:
+-------------------------------------------------------------------------------------------------------------------------------------+
|Instance                            |Module                                     |le     |lut     |ripple  |seq     |bram    |dsp     |
+-------------------------------------------------------------------------------------------------------------------------------------+
|top                                 |sd_bmp_hdmi                                |10353  |5642    |2065    |6592    |32      |2       |
|  u_clk_wiz_0                       |PLL                                        |0      |0       |0       |0       |0       |0       |
|  u_clk_wiz_1                       |PLL_hdmi                                   |0      |0       |0       |0       |0       |0       |
|  u_ddr3_top                        |ddr3_top1                                  |564    |304     |100     |378     |2       |0       |
|    physica_sdram                   |SDRAM                                      |0      |0       |0       |0       |0       |0       |
|    u_sdram_controller              |sdram_controller                           |177    |110     |40      |92      |0       |0       |
|      u_sdram_cmd                   |sdram_cmd                                  |19     |19      |0       |16      |0       |0       |
|      u_sdram_ctrl                  |sdram_ctrl                                 |144    |89      |40      |62      |0       |0       |
|      u_sdram_data                  |sdram_data                                 |14     |2       |0       |14      |0       |0       |
|    u_sdram_fifo_ctrl               |sdram_fifo_ctrl                            |387    |194     |60      |286     |2       |0       |
|      rdfifo                        |SOFTFIFO                                   |145    |67      |18      |119     |1       |0       |
|        ram_inst                    |ram_infer_SOFTFIFO                         |15     |5       |0       |15      |1       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_SOFTFIFO |34     |18      |0       |34      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_SOFTFIFO |37     |23      |0       |37      |0       |0       |
|      wrfifo                        |SOFTFIFO                                   |151    |64      |18      |126     |1       |0       |
|        ram_inst                    |ram_infer_SOFTFIFO                         |18     |2       |0       |18      |1       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_SOFTFIFO |39     |19      |0       |39      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_SOFTFIFO |35     |24      |0       |35      |0       |0       |
|  u_hdmi_top                        |hdmi_top1                                  |8676   |4638    |1682    |5585    |28      |2       |
|    awb                             |ISP_awb_top                                |533    |442     |52      |388     |0       |2       |
|      cal_awb                       |alg_awb                                    |337    |303     |34      |225     |0       |0       |
|        div_bgain                   |shift_div                                  |303    |282     |21      |217     |0       |0       |
|      stat                          |isp_stat_awb                               |167    |110     |18      |134     |0       |0       |
|      wb                            |isp_wb                                     |29     |29      |0       |29      |0       |2       |
|    debayer_h                       |isp_debayer_h                              |2713   |1596    |735     |1405    |12      |0       |
|      linebuffer                    |shift_register                             |51     |31      |16      |24      |12      |0       |
|        gen_ram_inst[0]$u_ram       |simple_dp_ram                              |0      |0       |0       |0       |2       |0       |
|        gen_ram_inst[1]$u_ram       |simple_dp_ram                              |0      |0       |0       |0       |2       |0       |
|        gen_ram_inst[2]$u_ram       |simple_dp_ram                              |0      |0       |0       |0       |2       |0       |
|        gen_ram_inst[3]$u_ram       |simple_dp_ram                              |0      |0       |0       |0       |2       |0       |
|        gen_ram_inst[4]$u_ram       |simple_dp_ram                              |0      |0       |0       |0       |2       |0       |
|        gen_ram_inst[5]$u_ram       |simple_dp_ram                              |0      |0       |0       |0       |2       |0       |
|    debayer_l                       |isp_debayer_l                              |133    |78      |18      |108     |4       |0       |
|      linebuffer                    |shift_register                             |7      |3       |0       |7       |4       |0       |
|        gen_ram_inst[0]$u_ram       |simple_dp_ram                              |0      |0       |0       |0       |2       |0       |
|        gen_ram_inst[1]$u_ram       |simple_dp_ram                              |0      |0       |0       |0       |2       |0       |
|    debayer_m                       |isp_debayer_m                              |2925   |1112    |371     |2311    |8       |0       |
|      linebuffer                    |shift_register                             |6      |6       |0       |6       |8       |0       |
|        gen_ram_inst[0]$u_ram       |simple_dp_ram                              |0      |0       |0       |0       |2       |0       |
|        gen_ram_inst[1]$u_ram       |simple_dp_ram                              |0      |0       |0       |0       |2       |0       |
|        gen_ram_inst[2]$u_ram       |simple_dp_ram                              |0      |0       |0       |0       |2       |0       |
|        gen_ram_inst[3]$u_ram       |simple_dp_ram                              |0      |0       |0       |0       |2       |0       |
|    dpc                             |isp_dpc                                    |1772   |937     |391     |1035    |4       |0       |
|      linebuffer                    |shift_register                             |7      |5       |0       |7       |4       |0       |
|        gen_ram_inst[0]$u_ram       |simple_dp_ram                              |0      |0       |0       |0       |1       |0       |
|        gen_ram_inst[1]$u_ram       |simple_dp_ram                              |0      |0       |0       |0       |1       |0       |
|        gen_ram_inst[2]$u_ram       |simple_dp_ram                              |0      |0       |0       |0       |1       |0       |
|        gen_ram_inst[3]$u_ram       |simple_dp_ram                              |0      |0       |0       |0       |1       |0       |
|    isp_interconnect                |ISP_interconnect                           |75     |69      |0       |72      |0       |0       |
|    trans                           |bayer_to_rgb888                            |24     |24      |0       |24      |0       |0       |
|    u3_hdmi_tx                      |hdmi_tx                                    |353    |293     |54      |202     |0       |0       |
|      Inst_DVITransmitter           |DVITransmitter                             |353    |293     |54      |202     |0       |0       |
|        Inst_TMDSEncoder_blue       |TMDSEncoder                                |115    |97      |18      |62      |0       |0       |
|        Inst_TMDSEncoder_green      |TMDSEncoder                                |94     |76      |18      |49      |0       |0       |
|        Inst_TMDSEncoder_red        |TMDSEncoder                                |107    |89      |18      |54      |0       |0       |
|        Inst_blue_serializer_10_1   |Serial_N_1_lvds_dat                        |14     |12      |0       |14      |0       |0       |
|        Inst_clk_serializer_10_1    |Serial_N_1_lvds                            |3      |2       |0       |3       |0       |0       |
|        Inst_green_serializer_10_1  |Serial_N_1_lvds_dat                        |10     |8       |0       |10      |0       |0       |
|        Inst_red_serializer_10_1    |Serial_N_1_lvds_dat                        |10     |9       |0       |10      |0       |0       |
|    u_video_driver                  |video_driver                               |148    |87      |61      |40      |0       |0       |
|  u_sd_ctrl_top                     |sd_ctrl_top                                |293    |198     |49      |219     |0       |0       |
|    u_sd_init                       |sd_init                                    |168    |102     |32      |117     |0       |0       |
|    u_sd_read                       |sd_read                                    |125    |96      |17      |102     |0       |0       |
|  u_sd_read_photo                   |read_rawdata                               |460    |286     |163     |184     |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER                             |360    |216     |71      |222     |0       |0       |
|    wrapper_cwc_top                 |cwc_top                                    |360    |216     |71      |222     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int                                |135    |80      |0       |121     |0       |0       |
|        reg_inst                    |register                                   |133    |78      |0       |119     |0       |0       |
|        tap_inst                    |tap                                        |2      |2       |0       |2       |0       |0       |
|      trigger_inst                  |trigger                                    |225    |136     |71      |101     |0       |0       |
|        bus_inst                    |bus_top                                    |23     |14      |6       |15      |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes |bus_det                                    |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes |bus_det                                    |3      |3       |0       |3       |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes |bus_det                                    |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[4]$bus_nodes |bus_det                                    |16     |7       |6       |8       |0       |0       |
|        emb_ctrl_inst               |emb_ctrl                                   |113    |79      |33      |54      |0       |0       |
+-------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       9200  
    #2          2       2019  
    #3          3       549   
    #4          4       391   
    #5        5-10      729   
    #6        11-50     223   
    #7       51-100      32   
    #8       101-500     3    
    #9        >500       2    
  Average     2.36            

RUN-1002 : start command "export_db SD-SDRAM-ISP-HDMI_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db SD-SDRAM-ISP-HDMI_pr.db" in  1.978866s wall, 2.640625s user + 0.046875s system = 2.687500s CPU (135.8%)

RUN-1004 : used memory is 851 MB, reserved memory is 839 MB, peak memory is 906 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 47914, tnet num: 13177, tinst num: 5465, tnode num: 62079, tedge num: 85658.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.198939s wall, 1.093750s user + 0.000000s system = 1.093750s CPU (91.2%)

RUN-1004 : used memory is 853 MB, reserved memory is 841 MB, peak memory is 906 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file SD-SDRAM-ISP-HDMI_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 13177 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 0. Number of clock nets = 15 (15 unconstrainted).
TMR-5009 WARNING: No clock constraint on 15 clock net(s): 
		config_inst_syn_10
		sys_clk_dup_1
		u_clk_wiz_1/clk0_out
		u_ddr3_top/clk_sdram
		u_ddr3_top/u_sdram_fifo_ctrl/clk_ref
		u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw
		u_hdmi_top/debayer_h/pclk
		u_hdmi_top/isp_interconnect/sel0_syn_12
		u_hdmi_top/isp_interconnect/sel1_syn_11
		u_hdmi_top/isp_interconnect/sel2_syn_11
		u_hdmi_top/isp_interconnect/sel3_syn_12
		u_hdmi_top/isp_interconnect/sel4_syn_12
		u_hdmi_top/isp_interconnect/sel5_syn_10
		u_sd_ctrl_top/u_sd_init/div_clk_syn_4
		u_sd_ctrl_top/u_sd_read/clk_ref_180deg
USR-6122 CRITICAL-WARNING: No clock constraint on PLL u_clk_wiz_0/pll_inst
USR-6122 CRITICAL-WARNING: No clock constraint on PLL u_clk_wiz_1/pll_inst
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in SD-SDRAM-ISP-HDMI_phy.timing, timing summary in SD-SDRAM-ISP-HDMI_phy.tsm.
RUN-1002 : start command "export_bid SD-SDRAM-ISP-HDMI_inst.bid"
PRG-1000 : <!-- HMAC is: 30ba1910a008afaf5e8d3000ebb2578b2f3da1f4d71f7e2fcd58f7015c87788b -->
RUN-1002 : start command "bitgen -bit SD-SDRAM-ISP-HDMI.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 5465
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 13179, pip num: 105914
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 92
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 3180 valid insts, and 317781 bits set as '1'.
BIT-1004 : the usercode register value: 00000000111111000101000110101001
BIT-1004 : PLL setting string = 0110
BIT-1004 : Generate bits file SD-SDRAM-ISP-HDMI.bit.
RUN-1003 : finish command "bitgen -bit SD-SDRAM-ISP-HDMI.bit" in  7.772273s wall, 42.484375s user + 0.671875s system = 43.156250s CPU (555.3%)

RUN-1004 : used memory is 965 MB, reserved memory is 951 MB, peak memory is 1080 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240705_194811.log"
