INFO: [v++ 60-1548] Creating build summary session with primary output F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13\divide_by_13.hlscompile_summary, at 02/09/26 17:04:44
INFO: [v++ 82-31] Launching vitis_hls: vitis_hls -nolog -run csynth -work_dir F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13 -config F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg -cmdlineconfig F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/config.cmdline

****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
  **** SW Build 5069499 on May 21 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Mon Feb  9 17:04:46 2026
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source C:/Xilinx/Vitis_HLS/2024.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] For user 'langweil.m' on host 'wfxa4bb6dbb67af.nunet.neu.edu' (Windows NT_amd64 version 10.0) on Mon Feb 09 17:04:47 -0500 2026
INFO: [HLS 200-10] In directory 'F:/EECE4632/HW5/HLS/divide_by_13'
INFO: [HLS 200-2005] Using work_dir F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=divide_by_13.cpp' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(9)
INFO: [HLS 200-10] Adding design file 'F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=divide_by_13.h' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(10)
INFO: [HLS 200-10] Adding design file 'F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13.h' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=divide_tb.cpp' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(8)
INFO: [HLS 200-10] Adding test bench file 'F:/EECE4632/HW5/HLS/divide_by_13/divide_tb.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=divide_by_13' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(7)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xczu3eg-sfvc784-2-e' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sfvc784-2-e'
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from F:/EECE4632/HW5/HLS/divide_by_13/hls_config.cfg(5)
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 2 seconds. CPU system time: 2 seconds. Elapsed time: 7.805 seconds; current allocated memory: 245.777 MB.
INFO: [HLS 200-10] Analyzing design file 'divide_by_13.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 6.594 seconds; current allocated memory: 248.539 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 180 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 127 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 111 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 111 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 111 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 111 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 111 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 111 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 111 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 223 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 237 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 223 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 125 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 125 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 71 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 60 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: F:/EECE4632/HW5/HLS/divide_by_13/divide_by_13/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_11_1> at divide_by_13.cpp:11:22 
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.414 seconds; current allocated memory: 250.316 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.04 seconds; current allocated memory: 250.320 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.208 seconds; current allocated memory: 255.402 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 258.191 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.182 seconds; current allocated memory: 280.234 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.203 seconds; current allocated memory: 280.246 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'divide_by_13' ...
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'divide_by_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 37, loop 'VITIS_LOOP_11_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.983 seconds; current allocated memory: 280.246 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.462 seconds; current allocated memory: 280.398 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'divide_by_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'divide_by_13/A_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'divide_by_13/A_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'divide_by_13/A_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'divide_by_13/A_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'divide_by_13/A_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'divide_by_13/A_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'divide_by_13/A_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'divide_by_13/B_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'divide_by_13/B_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'divide_by_13/B_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'divide_by_13/B_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'divide_by_13/B_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'divide_by_13/B_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'divide_by_13/B_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'divide_by_13' to 's_axilite & ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'divide_by_13' pipeline 'VITIS_LOOP_11_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'srem_32ns_5ns_5_36_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'divide_by_13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.048 seconds; current allocated memory: 282.543 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 4.361 seconds; current allocated memory: 287.504 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 3 seconds. Elapsed time: 4.897 seconds; current allocated memory: 290.621 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for divide_by_13.
INFO: [VLOG 209-307] Generating Verilog RTL for divide_by_13.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 365.10 MHz
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 9 seconds. Total elapsed time: 40.889 seconds; peak allocated memory: 290.684 MB.
INFO: [v++ 60-791] Total elapsed time: 0h 0m 45s
