<profile>

<section name = "Vitis HLS Report for 'master_fix'" level="0">
<item name = "Date">Tue Jul 26 16:54:34 2022
</item>
<item name = "Version">2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)</item>
<item name = "Project">Testing</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.40 ns, 7.591 ns, 2.81 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">9523, 9523, 99.039 us, 99.039 us, 9524, 9524, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_convolution1_fix_fu_433">convolution1_fix, 3097, 3097, 32.209 us, 32.209 us, 3097, 3097, no</column>
<column name="grp_master_fix_Pipeline_VITIS_LOOP_213_1_VITIS_LOOP_214_2_fu_467">master_fix_Pipeline_VITIS_LOOP_213_1_VITIS_LOOP_214_2, 1022, 1022, 10.629 us, 10.629 us, 1022, 1022, no</column>
<column name="grp_convolution2_fix_fu_473">convolution2_fix, 730, 730, 7.592 us, 7.592 us, 730, 730, no</column>
<column name="grp_master_fix_Pipeline_VITIS_LOOP_234_1_VITIS_LOOP_235_2_fu_545">master_fix_Pipeline_VITIS_LOOP_234_1_VITIS_LOOP_235_2, 684, 684, 7.114 us, 7.114 us, 684, 684, no</column>
<column name="grp_master_fix_Pipeline_VITIS_LOOP_256_2_VITIS_LOOP_257_3_fu_551">master_fix_Pipeline_VITIS_LOOP_256_2_VITIS_LOOP_257_3, 230, 230, 2.392 us, 2.392 us, 230, 230, no</column>
<column name="grp_master_fix_Pipeline_VITIS_LOOP_276_1_fu_562">master_fix_Pipeline_VITIS_LOOP_276_1, 23, 23, 0.239 us, 0.239 us, 23, 23, no</column>
<column name="grp_master_fix_Pipeline_VITIS_LOOP_291_1_fu_588">master_fix_Pipeline_VITIS_LOOP_291_1, 9, 9, 93.600 ns, 93.600 ns, 9, 9, no</column>
<column name="grp_master_fix_Pipeline_VITIS_LOOP_302_3_fu_600">master_fix_Pipeline_VITIS_LOOP_302_3, 84, 84, 0.874 us, 0.874 us, 84, 84, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_254_1">3744, 3744, 234, -, -, 16, no</column>
<column name="- VITIS_LOOP_297_2">108, 108, 27, -, -, 4, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 91, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">6, 247, 36994, 30509, -</column>
<column name="Memory">49, -, 91, 15, 0</column>
<column name="Multiplexer">-, -, -, 834, -</column>
<column name="Register">-, -, 988, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">19, 112, 35, 59, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_convolution1_fix_fu_433">convolution1_fix, 0, 24, 5543, 4968, 0</column>
<column name="grp_convolution2_fix_fu_473">convolution2_fix, 0, 128, 20039, 14422, 0</column>
<column name="dadd_64ns_64ns_64_7_full_dsp_1_U402">dadd_64ns_64ns_64_7_full_dsp_1, 0, 3, 630, 1141, 0</column>
<column name="dexp_64ns_64ns_64_18_full_dsp_1_U403">dexp_64ns_64ns_64_18_full_dsp_1, 0, 26, 1549, 2599, 0</column>
<column name="grp_master_fix_Pipeline_VITIS_LOOP_213_1_VITIS_LOOP_214_2_fu_467">master_fix_Pipeline_VITIS_LOOP_213_1_VITIS_LOOP_214_2, 0, 0, 705, 727, 0</column>
<column name="grp_master_fix_Pipeline_VITIS_LOOP_234_1_VITIS_LOOP_235_2_fu_545">master_fix_Pipeline_VITIS_LOOP_234_1_VITIS_LOOP_235_2, 0, 0, 401, 446, 0</column>
<column name="grp_master_fix_Pipeline_VITIS_LOOP_256_2_VITIS_LOOP_257_3_fu_551">master_fix_Pipeline_VITIS_LOOP_256_2_VITIS_LOOP_257_3, 6, 0, 275, 350, 0</column>
<column name="grp_master_fix_Pipeline_VITIS_LOOP_276_1_fu_562">master_fix_Pipeline_VITIS_LOOP_276_1, 0, 0, 3159, 2414, 0</column>
<column name="grp_master_fix_Pipeline_VITIS_LOOP_291_1_fu_588">master_fix_Pipeline_VITIS_LOOP_291_1, 0, 0, 853, 1883, 0</column>
<column name="grp_master_fix_Pipeline_VITIS_LOOP_302_3_fu_600">master_fix_Pipeline_VITIS_LOOP_302_3, 0, 0, 421, 110, 0</column>
<column name="mul_21s_35ns_55_2_1_U405">mul_21s_35ns_55_2_1, 0, 2, 187, 69, 0</column>
<column name="mul_36s_35ns_55_2_1_U406">mul_36s_35ns_55_2_1, 0, 4, 202, 85, 0</column>
<column name="mul_36s_35ns_55_2_1_U407">mul_36s_35ns_55_2_1, 0, 4, 202, 85, 0</column>
<column name="mul_36s_35ns_55_2_1_U408">mul_36s_35ns_55_2_1, 0, 4, 202, 85, 0</column>
<column name="mul_36s_35ns_55_2_1_U409">mul_36s_35ns_55_2_1, 0, 4, 202, 85, 0</column>
<column name="mul_36s_35ns_55_2_1_U410">mul_36s_35ns_55_2_1, 0, 4, 202, 85, 0</column>
<column name="mul_36s_35ns_55_2_1_U411">mul_36s_35ns_55_2_1, 0, 4, 202, 85, 0</column>
<column name="mul_36s_35ns_55_2_1_U412">mul_36s_35ns_55_2_1, 0, 4, 202, 85, 0</column>
<column name="mul_36s_35ns_55_2_1_U413">mul_36s_35ns_55_2_1, 0, 4, 202, 85, 0</column>
<column name="mul_36s_35ns_55_2_1_U414">mul_36s_35ns_55_2_1, 0, 4, 202, 85, 0</column>
<column name="mul_36s_35ns_55_2_1_U415">mul_36s_35ns_55_2_1, 0, 4, 202, 85, 0</column>
<column name="mul_36s_35ns_55_2_1_U416">mul_36s_35ns_55_2_1, 0, 4, 202, 85, 0</column>
<column name="mul_36s_35ns_55_2_1_U417">mul_36s_35ns_55_2_1, 0, 4, 202, 85, 0</column>
<column name="mul_36s_35ns_55_2_1_U418">mul_36s_35ns_55_2_1, 0, 4, 202, 85, 0</column>
<column name="mul_36s_35ns_55_2_1_U419">mul_36s_35ns_55_2_1, 0, 4, 202, 85, 0</column>
<column name="mul_36s_35ns_55_2_1_U420">mul_36s_35ns_55_2_1, 0, 4, 202, 85, 0</column>
<column name="mul_36s_35ns_55_2_1_U421">mul_36s_35ns_55_2_1, 0, 4, 202, 85, 0</column>
<column name="mux_42_64_1_1_U404">mux_42_64_1_1, 0, 0, 0, 20, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="conv1_U">conv1, 16, 0, 0, 0, 3072, 35, 1, 107520</column>
<column name="conv2_0_U">conv2_0, 2, 0, 0, 0, 672, 35, 1, 23520</column>
<column name="den1_V_0_U">den1_V_0, 0, 70, 9, 0, 16, 35, 1, 560</column>
<column name="max1_V_0_U">max1_V_0, 30, 0, 0, 0, 336, 35, 1, 11760</column>
<column name="max2_V_0_U">max2_V_0, 1, 0, 0, 0, 224, 35, 1, 7840</column>
<column name="thirdBias_f_V_U">thirdBias_f_V, 0, 21, 6, 0, 16, 21, 1, 336</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln254_fu_645_p2">+, 0, 0, 13, 5, 1</column>
<column name="add_ln297_fu_761_p2">+, 0, 0, 11, 3, 1</column>
<column name="sub_ln259_fu_693_p2">-, 0, 0, 13, 10, 10</column>
<column name="icmp_ln254_fu_639_p2">icmp, 0, 0, 10, 5, 6</column>
<column name="icmp_ln297_fu_755_p2">icmp, 0, 0, 9, 3, 4</column>
<column name="den1_V_0_d0">select, 0, 0, 35, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">229, 53, 1, 53</column>
<column name="conv1_address0">14, 3, 12, 36</column>
<column name="conv1_ce0">14, 3, 1, 3</column>
<column name="conv1_ce1">9, 2, 1, 2</column>
<column name="conv1_ce2">9, 2, 1, 2</column>
<column name="conv1_we0">9, 2, 1, 2</column>
<column name="conv2_0_address0">14, 3, 10, 30</column>
<column name="conv2_0_ce0">14, 3, 1, 3</column>
<column name="conv2_0_we0">9, 2, 1, 2</column>
<column name="d_fu_208">9, 2, 5, 10</column>
<column name="den1_V_0_address0">53, 10, 4, 40</column>
<column name="den1_V_0_address1">48, 9, 4, 36</column>
<column name="grp_fu_1096_ce">9, 2, 1, 2</column>
<column name="grp_fu_1100_ce">9, 2, 1, 2</column>
<column name="grp_fu_1104_ce">9, 2, 1, 2</column>
<column name="grp_fu_1108_ce">9, 2, 1, 2</column>
<column name="grp_fu_1112_ce">9, 2, 1, 2</column>
<column name="grp_fu_1116_ce">9, 2, 1, 2</column>
<column name="grp_fu_1120_ce">9, 2, 1, 2</column>
<column name="grp_fu_1124_ce">9, 2, 1, 2</column>
<column name="grp_fu_1128_ce">9, 2, 1, 2</column>
<column name="grp_fu_1132_ce">9, 2, 1, 2</column>
<column name="grp_fu_1136_ce">9, 2, 1, 2</column>
<column name="grp_fu_1140_ce">9, 2, 1, 2</column>
<column name="grp_fu_1144_ce">9, 2, 1, 2</column>
<column name="grp_fu_1148_ce">9, 2, 1, 2</column>
<column name="grp_fu_1152_ce">9, 2, 1, 2</column>
<column name="grp_fu_1156_ce">9, 2, 1, 2</column>
<column name="grp_fu_1160_ce">9, 2, 1, 2</column>
<column name="grp_fu_615_ce">9, 2, 1, 2</column>
<column name="grp_fu_615_p1">14, 3, 64, 192</column>
<column name="i_fu_272">9, 2, 3, 6</column>
<column name="max1_V_0_address0">14, 3, 9, 27</column>
<column name="max1_V_0_ce0">14, 3, 1, 3</column>
<column name="max1_V_0_ce1">9, 2, 1, 2</column>
<column name="max1_V_0_ce10">9, 2, 1, 2</column>
<column name="max1_V_0_ce11">9, 2, 1, 2</column>
<column name="max1_V_0_ce12">9, 2, 1, 2</column>
<column name="max1_V_0_ce13">9, 2, 1, 2</column>
<column name="max1_V_0_ce14">9, 2, 1, 2</column>
<column name="max1_V_0_ce15">9, 2, 1, 2</column>
<column name="max1_V_0_ce2">9, 2, 1, 2</column>
<column name="max1_V_0_ce3">9, 2, 1, 2</column>
<column name="max1_V_0_ce4">9, 2, 1, 2</column>
<column name="max1_V_0_ce5">9, 2, 1, 2</column>
<column name="max1_V_0_ce6">9, 2, 1, 2</column>
<column name="max1_V_0_ce7">9, 2, 1, 2</column>
<column name="max1_V_0_ce8">9, 2, 1, 2</column>
<column name="max1_V_0_ce9">9, 2, 1, 2</column>
<column name="max1_V_0_we0">9, 2, 1, 2</column>
<column name="max2_V_0_address0">14, 3, 8, 24</column>
<column name="max2_V_0_ce0">14, 3, 1, 3</column>
<column name="max2_V_0_we0">9, 2, 1, 2</column>
<column name="sum_fu_268">9, 2, 64, 128</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">52, 0, 52, 0</column>
<column name="d_2_reg_851">5, 0, 5, 0</column>
<column name="d_fu_208">5, 0, 5, 0</column>
<column name="den1_V_0_load_10_reg_1004">35, 0, 35, 0</column>
<column name="den1_V_0_load_11_reg_1009">35, 0, 35, 0</column>
<column name="den1_V_0_load_12_reg_1024">35, 0, 35, 0</column>
<column name="den1_V_0_load_13_reg_1029">35, 0, 35, 0</column>
<column name="den1_V_0_load_14_reg_1044">35, 0, 35, 0</column>
<column name="den1_V_0_load_15_reg_1049">35, 0, 35, 0</column>
<column name="den1_V_0_load_1_reg_909">35, 0, 35, 0</column>
<column name="den1_V_0_load_2_reg_924">35, 0, 35, 0</column>
<column name="den1_V_0_load_3_reg_929">35, 0, 35, 0</column>
<column name="den1_V_0_load_4_reg_944">35, 0, 35, 0</column>
<column name="den1_V_0_load_5_reg_949">35, 0, 35, 0</column>
<column name="den1_V_0_load_6_reg_964">35, 0, 35, 0</column>
<column name="den1_V_0_load_7_reg_969">35, 0, 35, 0</column>
<column name="den1_V_0_load_8_reg_984">35, 0, 35, 0</column>
<column name="den1_V_0_load_9_reg_989">35, 0, 35, 0</column>
<column name="den1_V_0_load_reg_904">35, 0, 35, 0</column>
<column name="grp_convolution1_fix_fu_433_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_convolution2_fix_fu_473_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_master_fix_Pipeline_VITIS_LOOP_213_1_VITIS_LOOP_214_2_fu_467_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_master_fix_Pipeline_VITIS_LOOP_234_1_VITIS_LOOP_235_2_fu_545_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_master_fix_Pipeline_VITIS_LOOP_256_2_VITIS_LOOP_257_3_fu_551_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_master_fix_Pipeline_VITIS_LOOP_276_1_fu_562_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_master_fix_Pipeline_VITIS_LOOP_291_1_fu_588_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_master_fix_Pipeline_VITIS_LOOP_302_3_fu_600_ap_start_reg">1, 0, 1, 0</column>
<column name="i_fu_272">3, 0, 3, 0</column>
<column name="num_V_reg_899">21, 0, 21, 0</column>
<column name="reg_625">64, 0, 64, 0</column>
<column name="sub_ln259_reg_894">9, 0, 10, 1</column>
<column name="sum_1_reg_1091">64, 0, 64, 0</column>
<column name="sum_fu_268">64, 0, 64, 0</column>
<column name="tmp_17_reg_1081">64, 0, 64, 0</column>
<column name="tmp_1_reg_1086">64, 0, 64, 0</column>
<column name="zext_ln254_reg_860">5, 0, 64, 59</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, master_fix, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, master_fix, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, master_fix, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, master_fix, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, master_fix, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, master_fix, return value</column>
<column name="input_r_address0">out, 9, ap_memory, input_r, array</column>
<column name="input_r_ce0">out, 1, ap_memory, input_r, array</column>
<column name="input_r_q0">in, 16, ap_memory, input_r, array</column>
<column name="out_r_address0">out, 2, ap_memory, out_r, array</column>
<column name="out_r_ce0">out, 1, ap_memory, out_r, array</column>
<column name="out_r_we0">out, 1, ap_memory, out_r, array</column>
<column name="out_r_d0">out, 32, ap_memory, out_r, array</column>
</table>
</item>
</section>
</profile>
