<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>AArch64InstrInfo.h source code [llvm/llvm/lib/Target/AArch64/AArch64InstrInfo.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::AArch64::DestructiveInstType,llvm::AArch64::ElementSizeType,llvm::AArch64FrameOffsetStatus,llvm::AArch64InstrInfo "/>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/AArch64/AArch64InstrInfo.h'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>AArch64</a>/<a href='AArch64InstrInfo.h.html'>AArch64InstrInfo.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- AArch64InstrInfo.h - AArch64 Instruction Information -----*- C++ -*-===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file contains the AArch64 implementation of the TargetInstrInfo class.</i></td></tr>
<tr><th id="10">10</th><td><i>//</i></td></tr>
<tr><th id="11">11</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><u>#<span data-ppcond="13">ifndef</span> <span class="macro" data-ref="_M/LLVM_LIB_TARGET_AARCH64_AARCH64INSTRINFO_H">LLVM_LIB_TARGET_AARCH64_AARCH64INSTRINFO_H</span></u></td></tr>
<tr><th id="14">14</th><td><u>#define <dfn class="macro" id="_M/LLVM_LIB_TARGET_AARCH64_AARCH64INSTRINFO_H" data-ref="_M/LLVM_LIB_TARGET_AARCH64_AARCH64INSTRINFO_H">LLVM_LIB_TARGET_AARCH64_AARCH64INSTRINFO_H</dfn></u></td></tr>
<tr><th id="15">15</th><td></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="AArch64.h.html">"AArch64.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="AArch64RegisterInfo.h.html">"AArch64RegisterInfo.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../../include/llvm/ADT/Optional.h.html">"llvm/ADT/Optional.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html">"llvm/CodeGen/MachineCombinerPattern.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html">"llvm/CodeGen/TargetInstrInfo.h"</a></u></td></tr>
<tr><th id="21">21</th><td></td></tr>
<tr><th id="22">22</th><td><u>#define <dfn class="macro" id="_M/GET_INSTRINFO_HEADER" data-ref="_M/GET_INSTRINFO_HEADER">GET_INSTRINFO_HEADER</dfn></u></td></tr>
<tr><th id="23">23</th><td><u>#include <span class='error' title="&apos;AArch64GenInstrInfo.inc&apos; file not found">"AArch64GenInstrInfo.inc"</span></u></td></tr>
<tr><th id="24">24</th><td></td></tr>
<tr><th id="25">25</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="26">26</th><td></td></tr>
<tr><th id="27">27</th><td><b>class</b> <a class="type" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget" title='llvm::AArch64Subtarget' data-ref="llvm::AArch64Subtarget" id="llvm::AArch64Subtarget">AArch64Subtarget</a>;</td></tr>
<tr><th id="28">28</th><td><b>class</b> <a class="type" href="AArch64.h.html#llvm::AArch64TargetMachine" title='llvm::AArch64TargetMachine' data-ref="llvm::AArch64TargetMachine" id="llvm::AArch64TargetMachine">AArch64TargetMachine</a>;</td></tr>
<tr><th id="29">29</th><td></td></tr>
<tr><th id="30">30</th><td><em>static</em> <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a>::<a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::Flags" title='llvm::MachineMemOperand::Flags' data-ref="llvm::MachineMemOperand::Flags">Flags</a> <dfn class="decl def" id="llvm::MOSuppressPair" title='llvm::MOSuppressPair' data-ref="llvm::MOSuppressPair">MOSuppressPair</dfn> =</td></tr>
<tr><th id="31">31</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::Flags::MOTargetFlag1" title='llvm::MachineMemOperand::Flags::MOTargetFlag1' data-ref="llvm::MachineMemOperand::Flags::MOTargetFlag1">MOTargetFlag1</a>;</td></tr>
<tr><th id="32">32</th><td><em>static</em> <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a>::<a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::Flags" title='llvm::MachineMemOperand::Flags' data-ref="llvm::MachineMemOperand::Flags">Flags</a> <dfn class="decl def" id="llvm::MOStridedAccess" title='llvm::MOStridedAccess' data-ref="llvm::MOStridedAccess">MOStridedAccess</dfn> =</td></tr>
<tr><th id="33">33</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::Flags::MOTargetFlag2" title='llvm::MachineMemOperand::Flags::MOTargetFlag2' data-ref="llvm::MachineMemOperand::Flags::MOTargetFlag2">MOTargetFlag2</a>;</td></tr>
<tr><th id="34">34</th><td></td></tr>
<tr><th id="35">35</th><td><u>#define <dfn class="macro" id="_M/FALKOR_STRIDED_ACCESS_MD" data-ref="_M/FALKOR_STRIDED_ACCESS_MD">FALKOR_STRIDED_ACCESS_MD</dfn> "falkor.strided.access"</u></td></tr>
<tr><th id="36">36</th><td></td></tr>
<tr><th id="37">37</th><td><b>class</b> <dfn class="type def" id="llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo">AArch64InstrInfo</dfn> final : <b>public</b> AArch64GenInstrInfo {</td></tr>
<tr><th id="38">38</th><td>  <em>const</em> <a class="type" href="AArch64RegisterInfo.h.html#llvm::AArch64RegisterInfo" title='llvm::AArch64RegisterInfo' data-ref="llvm::AArch64RegisterInfo">AArch64RegisterInfo</a> <dfn class="decl" id="llvm::AArch64InstrInfo::RI" title='llvm::AArch64InstrInfo::RI' data-ref="llvm::AArch64InstrInfo::RI">RI</dfn>;</td></tr>
<tr><th id="39">39</th><td>  <em>const</em> <a class="type" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget" title='llvm::AArch64Subtarget' data-ref="llvm::AArch64Subtarget">AArch64Subtarget</a> &amp;<dfn class="decl" id="llvm::AArch64InstrInfo::Subtarget" title='llvm::AArch64InstrInfo::Subtarget' data-ref="llvm::AArch64InstrInfo::Subtarget">Subtarget</dfn>;</td></tr>
<tr><th id="40">40</th><td></td></tr>
<tr><th id="41">41</th><td><b>public</b>:</td></tr>
<tr><th id="42">42</th><td>  <b>explicit</b> <dfn class="decl" id="_ZN4llvm16AArch64InstrInfoC1ERKNS_16AArch64SubtargetE" title='llvm::AArch64InstrInfo::AArch64InstrInfo' data-ref="_ZN4llvm16AArch64InstrInfoC1ERKNS_16AArch64SubtargetE">AArch64InstrInfo</dfn>(<em>const</em> <a class="type" href="AArch64Subtarget.h.html#llvm::AArch64Subtarget" title='llvm::AArch64Subtarget' data-ref="llvm::AArch64Subtarget">AArch64Subtarget</a> &amp;<dfn class="local col6 decl" id="46STI" title='STI' data-type='const llvm::AArch64Subtarget &amp;' data-ref="46STI">STI</dfn>);</td></tr>
<tr><th id="43">43</th><td></td></tr>
<tr><th id="44">44</th><td>  <i class="doc">/// getRegisterInfo - TargetInstrInfo is a superset of MRegister info.  As</i></td></tr>
<tr><th id="45">45</th><td><i class="doc">  /// such, whenever a client has an instance of instruction info, it should</i></td></tr>
<tr><th id="46">46</th><td><i class="doc">  /// always be able to get register info as well (through this method).</i></td></tr>
<tr><th id="47">47</th><td>  <em>const</em> <a class="type" href="AArch64RegisterInfo.h.html#llvm::AArch64RegisterInfo" title='llvm::AArch64RegisterInfo' data-ref="llvm::AArch64RegisterInfo">AArch64RegisterInfo</a> &amp;<dfn class="decl def" id="_ZNK4llvm16AArch64InstrInfo15getRegisterInfoEv" title='llvm::AArch64InstrInfo::getRegisterInfo' data-ref="_ZNK4llvm16AArch64InstrInfo15getRegisterInfoEv">getRegisterInfo</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::AArch64InstrInfo::RI" title='llvm::AArch64InstrInfo::RI' data-ref="llvm::AArch64InstrInfo::RI">RI</a>; }</td></tr>
<tr><th id="48">48</th><td></td></tr>
<tr><th id="49">49</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm16AArch64InstrInfo18getInstSizeInBytesERKNS_12MachineInstrE" title='llvm::AArch64InstrInfo::getInstSizeInBytes' data-ref="_ZNK4llvm16AArch64InstrInfo18getInstSizeInBytesERKNS_12MachineInstrE">getInstSizeInBytes</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="47MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="47MI">MI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="50">50</th><td></td></tr>
<tr><th id="51">51</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16AArch64InstrInfo16isAsCheapAsAMoveERKNS_12MachineInstrE" title='llvm::AArch64InstrInfo::isAsCheapAsAMove' data-ref="_ZNK4llvm16AArch64InstrInfo16isAsCheapAsAMoveERKNS_12MachineInstrE">isAsCheapAsAMove</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="48MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="48MI">MI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="52">52</th><td></td></tr>
<tr><th id="53">53</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16AArch64InstrInfo21isCoalescableExtInstrERKNS_12MachineInstrERjS4_S4_" title='llvm::AArch64InstrInfo::isCoalescableExtInstr' data-ref="_ZNK4llvm16AArch64InstrInfo21isCoalescableExtInstrERKNS_12MachineInstrERjS4_S4_">isCoalescableExtInstr</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="49MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="49MI">MI</dfn>, <em>unsigned</em> &amp;<dfn class="local col0 decl" id="50SrcReg" title='SrcReg' data-type='unsigned int &amp;' data-ref="50SrcReg">SrcReg</dfn>,</td></tr>
<tr><th id="54">54</th><td>                             <em>unsigned</em> &amp;<dfn class="local col1 decl" id="51DstReg" title='DstReg' data-type='unsigned int &amp;' data-ref="51DstReg">DstReg</dfn>, <em>unsigned</em> &amp;<dfn class="local col2 decl" id="52SubIdx" title='SubIdx' data-type='unsigned int &amp;' data-ref="52SubIdx">SubIdx</dfn>) <em>const</em> override;</td></tr>
<tr><th id="55">55</th><td></td></tr>
<tr><th id="56">56</th><td>  <em>bool</em></td></tr>
<tr><th id="57">57</th><td>  <dfn class="decl" id="_ZNK4llvm16AArch64InstrInfo31areMemAccessesTriviallyDisjointERKNS_12MachineInstrES3_PNS_9AAResultsE" title='llvm::AArch64InstrInfo::areMemAccessesTriviallyDisjoint' data-ref="_ZNK4llvm16AArch64InstrInfo31areMemAccessesTriviallyDisjointERKNS_12MachineInstrES3_PNS_9AAResultsE">areMemAccessesTriviallyDisjoint</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="53MIa" title='MIa' data-type='const llvm::MachineInstr &amp;' data-ref="53MIa">MIa</dfn>,</td></tr>
<tr><th id="58">58</th><td>                                  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="54MIb" title='MIb' data-type='const llvm::MachineInstr &amp;' data-ref="54MIb">MIb</dfn>,</td></tr>
<tr><th id="59">59</th><td>                                  <a class="typedef" href="../../../include/llvm/Analysis/AliasAnalysis.h.html#llvm::AliasAnalysis" title='llvm::AliasAnalysis' data-type='llvm::AAResults' data-ref="llvm::AliasAnalysis">AliasAnalysis</a> *<dfn class="local col5 decl" id="55AA" title='AA' data-type='AliasAnalysis *' data-ref="55AA">AA</dfn> = <b>nullptr</b>) <em>const</em> override;</td></tr>
<tr><th id="60">60</th><td></td></tr>
<tr><th id="61">61</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm16AArch64InstrInfo19isLoadFromStackSlotERKNS_12MachineInstrERi" title='llvm::AArch64InstrInfo::isLoadFromStackSlot' data-ref="_ZNK4llvm16AArch64InstrInfo19isLoadFromStackSlotERKNS_12MachineInstrERi">isLoadFromStackSlot</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="56MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="56MI">MI</dfn>,</td></tr>
<tr><th id="62">62</th><td>                               <em>int</em> &amp;<dfn class="local col7 decl" id="57FrameIndex" title='FrameIndex' data-type='int &amp;' data-ref="57FrameIndex">FrameIndex</dfn>) <em>const</em> override;</td></tr>
<tr><th id="63">63</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm16AArch64InstrInfo18isStoreToStackSlotERKNS_12MachineInstrERi" title='llvm::AArch64InstrInfo::isStoreToStackSlot' data-ref="_ZNK4llvm16AArch64InstrInfo18isStoreToStackSlotERKNS_12MachineInstrERi">isStoreToStackSlot</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="58MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="58MI">MI</dfn>,</td></tr>
<tr><th id="64">64</th><td>                              <em>int</em> &amp;<dfn class="local col9 decl" id="59FrameIndex" title='FrameIndex' data-type='int &amp;' data-ref="59FrameIndex">FrameIndex</dfn>) <em>const</em> override;</td></tr>
<tr><th id="65">65</th><td></td></tr>
<tr><th id="66">66</th><td>  <i class="doc">/// Does this instruction set its full destination register to zero?</i></td></tr>
<tr><th id="67">67</th><td>  <em>static</em> <em>bool</em> <dfn class="decl" id="_ZN4llvm16AArch64InstrInfo9isGPRZeroERKNS_12MachineInstrE" title='llvm::AArch64InstrInfo::isGPRZero' data-ref="_ZN4llvm16AArch64InstrInfo9isGPRZeroERKNS_12MachineInstrE">isGPRZero</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="60MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="60MI">MI</dfn>);</td></tr>
<tr><th id="68">68</th><td></td></tr>
<tr><th id="69">69</th><td>  <i class="doc">/// Does this instruction rename a GPR without modifying bits?</i></td></tr>
<tr><th id="70">70</th><td>  <em>static</em> <em>bool</em> <dfn class="decl" id="_ZN4llvm16AArch64InstrInfo9isGPRCopyERKNS_12MachineInstrE" title='llvm::AArch64InstrInfo::isGPRCopy' data-ref="_ZN4llvm16AArch64InstrInfo9isGPRCopyERKNS_12MachineInstrE">isGPRCopy</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="61MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="61MI">MI</dfn>);</td></tr>
<tr><th id="71">71</th><td></td></tr>
<tr><th id="72">72</th><td>  <i class="doc">/// Does this instruction rename an FPR without modifying bits?</i></td></tr>
<tr><th id="73">73</th><td>  <em>static</em> <em>bool</em> <dfn class="decl" id="_ZN4llvm16AArch64InstrInfo9isFPRCopyERKNS_12MachineInstrE" title='llvm::AArch64InstrInfo::isFPRCopy' data-ref="_ZN4llvm16AArch64InstrInfo9isFPRCopyERKNS_12MachineInstrE">isFPRCopy</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="62MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="62MI">MI</dfn>);</td></tr>
<tr><th id="74">74</th><td></td></tr>
<tr><th id="75">75</th><td>  <i class="doc">/// Return true if pairing the given load or store is hinted to be</i></td></tr>
<tr><th id="76">76</th><td><i class="doc">  /// unprofitable.</i></td></tr>
<tr><th id="77">77</th><td>  <em>static</em> <em>bool</em> <dfn class="decl" id="_ZN4llvm16AArch64InstrInfo20isLdStPairSuppressedERKNS_12MachineInstrE" title='llvm::AArch64InstrInfo::isLdStPairSuppressed' data-ref="_ZN4llvm16AArch64InstrInfo20isLdStPairSuppressedERKNS_12MachineInstrE">isLdStPairSuppressed</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="63MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="63MI">MI</dfn>);</td></tr>
<tr><th id="78">78</th><td></td></tr>
<tr><th id="79">79</th><td>  <i class="doc">/// Return true if the given load or store is a strided memory access.</i></td></tr>
<tr><th id="80">80</th><td>  <em>static</em> <em>bool</em> <dfn class="decl" id="_ZN4llvm16AArch64InstrInfo15isStridedAccessERKNS_12MachineInstrE" title='llvm::AArch64InstrInfo::isStridedAccess' data-ref="_ZN4llvm16AArch64InstrInfo15isStridedAccessERKNS_12MachineInstrE">isStridedAccess</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="64MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="64MI">MI</dfn>);</td></tr>
<tr><th id="81">81</th><td></td></tr>
<tr><th id="82">82</th><td>  <i class="doc">/// Return true if this is an unscaled load/store.</i></td></tr>
<tr><th id="83">83</th><td>  <em>static</em> <em>bool</em> <dfn class="decl" id="_ZN4llvm16AArch64InstrInfo14isUnscaledLdStEj" title='llvm::AArch64InstrInfo::isUnscaledLdSt' data-ref="_ZN4llvm16AArch64InstrInfo14isUnscaledLdStEj">isUnscaledLdSt</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="65Opc" title='Opc' data-type='unsigned int' data-ref="65Opc">Opc</dfn>);</td></tr>
<tr><th id="84">84</th><td>  <em>static</em> <em>bool</em> <dfn class="decl def" id="_ZN4llvm16AArch64InstrInfo14isUnscaledLdStERNS_12MachineInstrE" title='llvm::AArch64InstrInfo::isUnscaledLdSt' data-ref="_ZN4llvm16AArch64InstrInfo14isUnscaledLdStERNS_12MachineInstrE">isUnscaledLdSt</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="66MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="66MI">MI</dfn>) {</td></tr>
<tr><th id="85">85</th><td>    <b>return</b> <a class="member" href="#_ZN4llvm16AArch64InstrInfo14isUnscaledLdStEj" title='llvm::AArch64InstrInfo::isUnscaledLdSt' data-ref="_ZN4llvm16AArch64InstrInfo14isUnscaledLdStEj">isUnscaledLdSt</a>(<a class="local col6 ref" href="#66MI" title='MI' data-ref="66MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>());</td></tr>
<tr><th id="86">86</th><td>  }</td></tr>
<tr><th id="87">87</th><td></td></tr>
<tr><th id="88">88</th><td>  <i class="doc">/// Returns the unscaled load/store for the scaled load/store opcode,</i></td></tr>
<tr><th id="89">89</th><td><i class="doc">  /// if there is a corresponding unscaled variant available.</i></td></tr>
<tr><th id="90">90</th><td>  <em>static</em> <a class="type" href="../../../include/llvm/ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional">Optional</a>&lt;<em>unsigned</em>&gt; <dfn class="decl" id="_ZN4llvm16AArch64InstrInfo15getUnscaledLdStEj" title='llvm::AArch64InstrInfo::getUnscaledLdSt' data-ref="_ZN4llvm16AArch64InstrInfo15getUnscaledLdStEj">getUnscaledLdSt</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="67Opc" title='Opc' data-type='unsigned int' data-ref="67Opc">Opc</dfn>);</td></tr>
<tr><th id="91">91</th><td></td></tr>
<tr><th id="92">92</th><td></td></tr>
<tr><th id="93">93</th><td>  <i class="doc">/// Returns the index for the immediate for a given instruction.</i></td></tr>
<tr><th id="94">94</th><td>  <em>static</em> <em>unsigned</em> <dfn class="decl" id="_ZN4llvm16AArch64InstrInfo18getLoadStoreImmIdxEj" title='llvm::AArch64InstrInfo::getLoadStoreImmIdx' data-ref="_ZN4llvm16AArch64InstrInfo18getLoadStoreImmIdxEj">getLoadStoreImmIdx</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="68Opc" title='Opc' data-type='unsigned int' data-ref="68Opc">Opc</dfn>);</td></tr>
<tr><th id="95">95</th><td></td></tr>
<tr><th id="96">96</th><td>  <i class="doc">/// Return true if pairing the given load or store may be paired with another.</i></td></tr>
<tr><th id="97">97</th><td>  <em>static</em> <em>bool</em> <dfn class="decl" id="_ZN4llvm16AArch64InstrInfo18isPairableLdStInstERKNS_12MachineInstrE" title='llvm::AArch64InstrInfo::isPairableLdStInst' data-ref="_ZN4llvm16AArch64InstrInfo18isPairableLdStInstERKNS_12MachineInstrE">isPairableLdStInst</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="69MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="69MI">MI</dfn>);</td></tr>
<tr><th id="98">98</th><td></td></tr>
<tr><th id="99">99</th><td>  <i class="doc">/// Return the opcode that set flags when possible.  The caller is</i></td></tr>
<tr><th id="100">100</th><td><i class="doc">  /// responsible for ensuring the opc has a flag setting equivalent.</i></td></tr>
<tr><th id="101">101</th><td>  <em>static</em> <em>unsigned</em> <dfn class="decl" id="_ZN4llvm16AArch64InstrInfo23convertToFlagSettingOpcEjRb" title='llvm::AArch64InstrInfo::convertToFlagSettingOpc' data-ref="_ZN4llvm16AArch64InstrInfo23convertToFlagSettingOpcEjRb">convertToFlagSettingOpc</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="70Opc" title='Opc' data-type='unsigned int' data-ref="70Opc">Opc</dfn>, <em>bool</em> &amp;<dfn class="local col1 decl" id="71Is64Bit" title='Is64Bit' data-type='bool &amp;' data-ref="71Is64Bit">Is64Bit</dfn>);</td></tr>
<tr><th id="102">102</th><td></td></tr>
<tr><th id="103">103</th><td>  <i class="doc">/// Return true if this is a load/store that can be potentially paired/merged.</i></td></tr>
<tr><th id="104">104</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16AArch64InstrInfo24isCandidateToMergeOrPairERKNS_12MachineInstrE" title='llvm::AArch64InstrInfo::isCandidateToMergeOrPair' data-ref="_ZNK4llvm16AArch64InstrInfo24isCandidateToMergeOrPairERKNS_12MachineInstrE">isCandidateToMergeOrPair</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="72MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="72MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="105">105</th><td></td></tr>
<tr><th id="106">106</th><td>  <i class="doc">/// Hint that pairing the given load or store is unprofitable.</i></td></tr>
<tr><th id="107">107</th><td>  <em>static</em> <em>void</em> <dfn class="decl" id="_ZN4llvm16AArch64InstrInfo16suppressLdStPairERNS_12MachineInstrE" title='llvm::AArch64InstrInfo::suppressLdStPair' data-ref="_ZN4llvm16AArch64InstrInfo16suppressLdStPairERNS_12MachineInstrE">suppressLdStPair</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="73MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="73MI">MI</dfn>);</td></tr>
<tr><th id="108">108</th><td></td></tr>
<tr><th id="109">109</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16AArch64InstrInfo23getMemOperandWithOffsetERKNS_12MachineInstrERPKNS_14MachineOperandERlPKNS_18TargetRegisterInfoE" title='llvm::AArch64InstrInfo::getMemOperandWithOffset' data-ref="_ZNK4llvm16AArch64InstrInfo23getMemOperandWithOffsetERKNS_12MachineInstrERPKNS_14MachineOperandERlPKNS_18TargetRegisterInfoE">getMemOperandWithOffset</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="74MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="74MI">MI</dfn>,</td></tr>
<tr><th id="110">110</th><td>                               <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *&amp;<dfn class="local col5 decl" id="75BaseOp" title='BaseOp' data-type='const llvm::MachineOperand *&amp;' data-ref="75BaseOp">BaseOp</dfn>,</td></tr>
<tr><th id="111">111</th><td>                               <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> &amp;<dfn class="local col6 decl" id="76Offset" title='Offset' data-type='int64_t &amp;' data-ref="76Offset">Offset</dfn>,</td></tr>
<tr><th id="112">112</th><td>                               <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col7 decl" id="77TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="77TRI">TRI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="113">113</th><td></td></tr>
<tr><th id="114">114</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16AArch64InstrInfo28getMemOperandWithOffsetWidthERKNS_12MachineInstrERPKNS_14MachineOperandERlRjPKNS_18TargetRegisterInfoE" title='llvm::AArch64InstrInfo::getMemOperandWithOffsetWidth' data-ref="_ZNK4llvm16AArch64InstrInfo28getMemOperandWithOffsetWidthERKNS_12MachineInstrERPKNS_14MachineOperandERlRjPKNS_18TargetRegisterInfoE">getMemOperandWithOffsetWidth</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="78MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="78MI">MI</dfn>,</td></tr>
<tr><th id="115">115</th><td>                                    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *&amp;<dfn class="local col9 decl" id="79BaseOp" title='BaseOp' data-type='const llvm::MachineOperand *&amp;' data-ref="79BaseOp">BaseOp</dfn>,</td></tr>
<tr><th id="116">116</th><td>                                    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> &amp;<dfn class="local col0 decl" id="80Offset" title='Offset' data-type='int64_t &amp;' data-ref="80Offset">Offset</dfn>, <em>unsigned</em> &amp;<dfn class="local col1 decl" id="81Width" title='Width' data-type='unsigned int &amp;' data-ref="81Width">Width</dfn>,</td></tr>
<tr><th id="117">117</th><td>                                    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col2 decl" id="82TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="82TRI">TRI</dfn>) <em>const</em>;</td></tr>
<tr><th id="118">118</th><td></td></tr>
<tr><th id="119">119</th><td>  <i class="doc">/// Return the immediate offset of the base register in a load/store<span class="command"> \p</span> <span class="arg">LdSt.</span></i></td></tr>
<tr><th id="120">120</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="decl" id="_ZNK4llvm16AArch64InstrInfo34getMemOpBaseRegImmOfsOffsetOperandERNS_12MachineInstrE" title='llvm::AArch64InstrInfo::getMemOpBaseRegImmOfsOffsetOperand' data-ref="_ZNK4llvm16AArch64InstrInfo34getMemOpBaseRegImmOfsOffsetOperandERNS_12MachineInstrE">getMemOpBaseRegImmOfsOffsetOperand</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="83LdSt" title='LdSt' data-type='llvm::MachineInstr &amp;' data-ref="83LdSt">LdSt</dfn>) <em>const</em>;</td></tr>
<tr><th id="121">121</th><td></td></tr>
<tr><th id="122">122</th><td>  <i class="doc">/// Returns true if opcode<span class="command"> \p</span> <span class="arg">Opc</span> is a memory operation. If it is, set</i></td></tr>
<tr><th id="123">123</th><td><i class="doc">  ///<span class="command"> \p</span> <span class="arg">Scale,</span><span class="command"> \p</span> <span class="arg">Width,</span><span class="command"> \p</span> <span class="arg">MinOffset,</span> and<span class="command"> \p</span> <span class="arg">MaxOffset</span> accordingly.</i></td></tr>
<tr><th id="124">124</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="125">125</th><td><i class="doc">  /// For unscaled instructions,<span class="command"> \p</span> <span class="arg">Scale</span> is set to 1.</i></td></tr>
<tr><th id="126">126</th><td>  <em>static</em> <em>bool</em> <dfn class="decl" id="_ZN4llvm16AArch64InstrInfo12getMemOpInfoEjRjS1_RlS2_" title='llvm::AArch64InstrInfo::getMemOpInfo' data-ref="_ZN4llvm16AArch64InstrInfo12getMemOpInfoEjRjS1_RlS2_">getMemOpInfo</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="84Opcode" title='Opcode' data-type='unsigned int' data-ref="84Opcode">Opcode</dfn>, <em>unsigned</em> &amp;<dfn class="local col5 decl" id="85Scale" title='Scale' data-type='unsigned int &amp;' data-ref="85Scale">Scale</dfn>, <em>unsigned</em> &amp;<dfn class="local col6 decl" id="86Width" title='Width' data-type='unsigned int &amp;' data-ref="86Width">Width</dfn>,</td></tr>
<tr><th id="127">127</th><td>                           <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> &amp;<dfn class="local col7 decl" id="87MinOffset" title='MinOffset' data-type='int64_t &amp;' data-ref="87MinOffset">MinOffset</dfn>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> &amp;<dfn class="local col8 decl" id="88MaxOffset" title='MaxOffset' data-type='int64_t &amp;' data-ref="88MaxOffset">MaxOffset</dfn>);</td></tr>
<tr><th id="128">128</th><td></td></tr>
<tr><th id="129">129</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16AArch64InstrInfo19shouldClusterMemOpsERKNS_14MachineOperandES3_j" title='llvm::AArch64InstrInfo::shouldClusterMemOps' data-ref="_ZNK4llvm16AArch64InstrInfo19shouldClusterMemOpsERKNS_14MachineOperandES3_j">shouldClusterMemOps</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="89BaseOp1" title='BaseOp1' data-type='const llvm::MachineOperand &amp;' data-ref="89BaseOp1">BaseOp1</dfn>,</td></tr>
<tr><th id="130">130</th><td>                           <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="90BaseOp2" title='BaseOp2' data-type='const llvm::MachineOperand &amp;' data-ref="90BaseOp2">BaseOp2</dfn>,</td></tr>
<tr><th id="131">131</th><td>                           <em>unsigned</em> <dfn class="local col1 decl" id="91NumLoads" title='NumLoads' data-type='unsigned int' data-ref="91NumLoads">NumLoads</dfn>) <em>const</em> override;</td></tr>
<tr><th id="132">132</th><td></td></tr>
<tr><th id="133">133</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm16AArch64InstrInfo16copyPhysRegTupleERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjbjNS_8ArrayRefIjEE" title='llvm::AArch64InstrInfo::copyPhysRegTuple' data-ref="_ZNK4llvm16AArch64InstrInfo16copyPhysRegTupleERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjbjNS_8ArrayRefIjEE">copyPhysRegTuple</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="92MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="92MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col3 decl" id="93I" title='I' data-type='MachineBasicBlock::iterator' data-ref="93I">I</dfn>,</td></tr>
<tr><th id="134">134</th><td>                        <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col4 decl" id="94DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="94DL">DL</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="95DestReg" title='DestReg' data-type='unsigned int' data-ref="95DestReg">DestReg</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="96SrcReg" title='SrcReg' data-type='unsigned int' data-ref="96SrcReg">SrcReg</dfn>,</td></tr>
<tr><th id="135">135</th><td>                        <em>bool</em> <dfn class="local col7 decl" id="97KillSrc" title='KillSrc' data-type='bool' data-ref="97KillSrc">KillSrc</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="98Opcode" title='Opcode' data-type='unsigned int' data-ref="98Opcode">Opcode</dfn>,</td></tr>
<tr><th id="136">136</th><td>                        <span class="namespace">llvm::</span><a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<em>unsigned</em>&gt; <dfn class="local col9 decl" id="99Indices" title='Indices' data-type='llvm::ArrayRef&lt;unsigned int&gt;' data-ref="99Indices">Indices</dfn>) <em>const</em>;</td></tr>
<tr><th id="137">137</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm16AArch64InstrInfo15copyGPRRegTupleERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8DebugLocEjjbjjNS_8ArrayRefIjEE" title='llvm::AArch64InstrInfo::copyGPRRegTuple' data-ref="_ZNK4llvm16AArch64InstrInfo15copyGPRRegTupleERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8DebugLocEjjbjjNS_8ArrayRefIjEE">copyGPRRegTuple</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col0 decl" id="100MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="100MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col1 decl" id="101I" title='I' data-type='MachineBasicBlock::iterator' data-ref="101I">I</dfn>,</td></tr>
<tr><th id="138">138</th><td>                       <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col2 decl" id="102DL" title='DL' data-type='llvm::DebugLoc' data-ref="102DL">DL</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="103DestReg" title='DestReg' data-type='unsigned int' data-ref="103DestReg">DestReg</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="104SrcReg" title='SrcReg' data-type='unsigned int' data-ref="104SrcReg">SrcReg</dfn>,</td></tr>
<tr><th id="139">139</th><td>                       <em>bool</em> <dfn class="local col5 decl" id="105KillSrc" title='KillSrc' data-type='bool' data-ref="105KillSrc">KillSrc</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="106Opcode" title='Opcode' data-type='unsigned int' data-ref="106Opcode">Opcode</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="107ZeroReg" title='ZeroReg' data-type='unsigned int' data-ref="107ZeroReg">ZeroReg</dfn>,</td></tr>
<tr><th id="140">140</th><td>                       <span class="namespace">llvm::</span><a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<em>unsigned</em>&gt; <dfn class="local col8 decl" id="108Indices" title='Indices' data-type='llvm::ArrayRef&lt;unsigned int&gt;' data-ref="108Indices">Indices</dfn>) <em>const</em>;</td></tr>
<tr><th id="141">141</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm16AArch64InstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjb" title='llvm::AArch64InstrInfo::copyPhysReg' data-ref="_ZNK4llvm16AArch64InstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjb">copyPhysReg</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col9 decl" id="109MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="109MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col0 decl" id="110I" title='I' data-type='MachineBasicBlock::iterator' data-ref="110I">I</dfn>,</td></tr>
<tr><th id="142">142</th><td>                   <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col1 decl" id="111DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="111DL">DL</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="112DestReg" title='DestReg' data-type='unsigned int' data-ref="112DestReg">DestReg</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="113SrcReg" title='SrcReg' data-type='unsigned int' data-ref="113SrcReg">SrcReg</dfn>,</td></tr>
<tr><th id="143">143</th><td>                   <em>bool</em> <dfn class="local col4 decl" id="114KillSrc" title='KillSrc' data-type='bool' data-ref="114KillSrc">KillSrc</dfn>) <em>const</em> override;</td></tr>
<tr><th id="144">144</th><td></td></tr>
<tr><th id="145">145</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm16AArch64InstrInfo19storeRegToStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjbiPKNS_19TargetRegis7963184" title='llvm::AArch64InstrInfo::storeRegToStackSlot' data-ref="_ZNK4llvm16AArch64InstrInfo19storeRegToStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjbiPKNS_19TargetRegis7963184">storeRegToStackSlot</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="115MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="115MBB">MBB</dfn>,</td></tr>
<tr><th id="146">146</th><td>                           <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col6 decl" id="116MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="116MBBI">MBBI</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="117SrcReg" title='SrcReg' data-type='unsigned int' data-ref="117SrcReg">SrcReg</dfn>,</td></tr>
<tr><th id="147">147</th><td>                           <em>bool</em> <dfn class="local col8 decl" id="118isKill" title='isKill' data-type='bool' data-ref="118isKill">isKill</dfn>, <em>int</em> <dfn class="local col9 decl" id="119FrameIndex" title='FrameIndex' data-type='int' data-ref="119FrameIndex">FrameIndex</dfn>,</td></tr>
<tr><th id="148">148</th><td>                           <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col0 decl" id="120RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="120RC">RC</dfn>,</td></tr>
<tr><th id="149">149</th><td>                           <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col1 decl" id="121TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="121TRI">TRI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="150">150</th><td></td></tr>
<tr><th id="151">151</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm16AArch64InstrInfo20loadRegFromStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjiPKNS_19TargetRegis4203514" title='llvm::AArch64InstrInfo::loadRegFromStackSlot' data-ref="_ZNK4llvm16AArch64InstrInfo20loadRegFromStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjiPKNS_19TargetRegis4203514">loadRegFromStackSlot</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="122MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="122MBB">MBB</dfn>,</td></tr>
<tr><th id="152">152</th><td>                            <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col3 decl" id="123MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="123MBBI">MBBI</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="124DestReg" title='DestReg' data-type='unsigned int' data-ref="124DestReg">DestReg</dfn>,</td></tr>
<tr><th id="153">153</th><td>                            <em>int</em> <dfn class="local col5 decl" id="125FrameIndex" title='FrameIndex' data-type='int' data-ref="125FrameIndex">FrameIndex</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col6 decl" id="126RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="126RC">RC</dfn>,</td></tr>
<tr><th id="154">154</th><td>                            <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col7 decl" id="127TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="127TRI">TRI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="155">155</th><td></td></tr>
<tr><th id="156">156</th><td>  <i>// This tells target independent code that it is okay to pass instructions</i></td></tr>
<tr><th id="157">157</th><td><i>  // with subreg operands to foldMemoryOperandImpl.</i></td></tr>
<tr><th id="158">158</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm16AArch64InstrInfo16isSubregFoldableEv" title='llvm::AArch64InstrInfo::isSubregFoldable' data-ref="_ZNK4llvm16AArch64InstrInfo16isSubregFoldableEv">isSubregFoldable</dfn>() <em>const</em> override { <b>return</b> <b>true</b>; }</td></tr>
<tr><th id="159">159</th><td></td></tr>
<tr><th id="160">160</th><td>  <b>using</b> TargetInstrInfo::foldMemoryOperandImpl;</td></tr>
<tr><th id="161">161</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *</td></tr>
<tr><th id="162">162</th><td>  <dfn class="decl" id="_ZNK4llvm16AArch64InstrInfo21foldMemoryOperandImplERNS_15MachineFunctionERNS_12MachineInstrENS_8ArrayRefIjEENS_26MachineInstrBundleIteratorIS3_Lb0EEEi14474806" title='llvm::AArch64InstrInfo::foldMemoryOperandImpl' data-ref="_ZNK4llvm16AArch64InstrInfo21foldMemoryOperandImplERNS_15MachineFunctionERNS_12MachineInstrENS_8ArrayRefIjEENS_26MachineInstrBundleIteratorIS3_Lb0EEEi14474806">foldMemoryOperandImpl</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col8 decl" id="128MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="128MF">MF</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="129MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="129MI">MI</dfn>,</td></tr>
<tr><th id="163">163</th><td>                        <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<em>unsigned</em>&gt; <dfn class="local col0 decl" id="130Ops" title='Ops' data-type='ArrayRef&lt;unsigned int&gt;' data-ref="130Ops">Ops</dfn>,</td></tr>
<tr><th id="164">164</th><td>                        <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col1 decl" id="131InsertPt" title='InsertPt' data-type='MachineBasicBlock::iterator' data-ref="131InsertPt">InsertPt</dfn>, <em>int</em> <dfn class="local col2 decl" id="132FrameIndex" title='FrameIndex' data-type='int' data-ref="132FrameIndex">FrameIndex</dfn>,</td></tr>
<tr><th id="165">165</th><td>                        <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals">LiveIntervals</a> *<dfn class="local col3 decl" id="133LIS" title='LIS' data-type='llvm::LiveIntervals *' data-ref="133LIS">LIS</dfn> = <b>nullptr</b>,</td></tr>
<tr><th id="166">166</th><td>                        <a class="type" href="../../../include/llvm/CodeGen/VirtRegMap.h.html#llvm::VirtRegMap" title='llvm::VirtRegMap' data-ref="llvm::VirtRegMap">VirtRegMap</a> *<dfn class="local col4 decl" id="134VRM" title='VRM' data-type='llvm::VirtRegMap *' data-ref="134VRM">VRM</dfn> = <b>nullptr</b>) <em>const</em> override;</td></tr>
<tr><th id="167">167</th><td></td></tr>
<tr><th id="168">168</th><td>  <i class="doc">/// <span class="command">\returns</span> true if a branch from an instruction with opcode<span class="command"> \p</span> <span class="arg">BranchOpc</span></i></td></tr>
<tr><th id="169">169</th><td><i class="doc">  ///  bytes is capable of jumping to a position<span class="command"> \p</span> <span class="arg">BrOffset</span> bytes away.</i></td></tr>
<tr><th id="170">170</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16AArch64InstrInfo21isBranchOffsetInRangeEjl" title='llvm::AArch64InstrInfo::isBranchOffsetInRange' data-ref="_ZNK4llvm16AArch64InstrInfo21isBranchOffsetInRangeEjl">isBranchOffsetInRange</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="135BranchOpc" title='BranchOpc' data-type='unsigned int' data-ref="135BranchOpc">BranchOpc</dfn>,</td></tr>
<tr><th id="171">171</th><td>                             <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col6 decl" id="136BrOffset" title='BrOffset' data-type='int64_t' data-ref="136BrOffset">BrOffset</dfn>) <em>const</em> override;</td></tr>
<tr><th id="172">172</th><td></td></tr>
<tr><th id="173">173</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="decl" id="_ZNK4llvm16AArch64InstrInfo18getBranchDestBlockERKNS_12MachineInstrE" title='llvm::AArch64InstrInfo::getBranchDestBlock' data-ref="_ZNK4llvm16AArch64InstrInfo18getBranchDestBlockERKNS_12MachineInstrE">getBranchDestBlock</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="137MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="137MI">MI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="174">174</th><td></td></tr>
<tr><th id="175">175</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16AArch64InstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEb" title='llvm::AArch64InstrInfo::analyzeBranch' data-ref="_ZNK4llvm16AArch64InstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEb">analyzeBranch</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="138MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="138MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *&amp;<dfn class="local col9 decl" id="139TBB" title='TBB' data-type='llvm::MachineBasicBlock *&amp;' data-ref="139TBB">TBB</dfn>,</td></tr>
<tr><th id="176">176</th><td>                     <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *&amp;<dfn class="local col0 decl" id="140FBB" title='FBB' data-type='llvm::MachineBasicBlock *&amp;' data-ref="140FBB">FBB</dfn>,</td></tr>
<tr><th id="177">177</th><td>                     <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; &amp;<dfn class="local col1 decl" id="141Cond" title='Cond' data-type='SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;' data-ref="141Cond">Cond</dfn>,</td></tr>
<tr><th id="178">178</th><td>                     <em>bool</em> <dfn class="local col2 decl" id="142AllowModify" title='AllowModify' data-type='bool' data-ref="142AllowModify">AllowModify</dfn> = <b>false</b>) <em>const</em> override;</td></tr>
<tr><th id="179">179</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm16AArch64InstrInfo12removeBranchERNS_17MachineBasicBlockEPi" title='llvm::AArch64InstrInfo::removeBranch' data-ref="_ZNK4llvm16AArch64InstrInfo12removeBranchERNS_17MachineBasicBlockEPi">removeBranch</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="143MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="143MBB">MBB</dfn>,</td></tr>
<tr><th id="180">180</th><td>                        <em>int</em> *<dfn class="local col4 decl" id="144BytesRemoved" title='BytesRemoved' data-type='int *' data-ref="144BytesRemoved">BytesRemoved</dfn> = <b>nullptr</b>) <em>const</em> override;</td></tr>
<tr><th id="181">181</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm16AArch64InstrInfo12insertBranchERNS_17MachineBasicBlockEPS1_S3_NS_8ArrayRefINS_14MachineOperandEEERKNS_8DebugLocEPi" title='llvm::AArch64InstrInfo::insertBranch' data-ref="_ZNK4llvm16AArch64InstrInfo12insertBranchERNS_17MachineBasicBlockEPS1_S3_NS_8ArrayRefINS_14MachineOperandEEERKNS_8DebugLocEPi">insertBranch</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="145MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="145MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col6 decl" id="146TBB" title='TBB' data-type='llvm::MachineBasicBlock *' data-ref="146TBB">TBB</dfn>,</td></tr>
<tr><th id="182">182</th><td>                        <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col7 decl" id="147FBB" title='FBB' data-type='llvm::MachineBasicBlock *' data-ref="147FBB">FBB</dfn>, <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; <dfn class="local col8 decl" id="148Cond" title='Cond' data-type='ArrayRef&lt;llvm::MachineOperand&gt;' data-ref="148Cond">Cond</dfn>,</td></tr>
<tr><th id="183">183</th><td>                        <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col9 decl" id="149DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="149DL">DL</dfn>,</td></tr>
<tr><th id="184">184</th><td>                        <em>int</em> *<dfn class="local col0 decl" id="150BytesAdded" title='BytesAdded' data-type='int *' data-ref="150BytesAdded">BytesAdded</dfn> = <b>nullptr</b>) <em>const</em> override;</td></tr>
<tr><th id="185">185</th><td>  <em>bool</em></td></tr>
<tr><th id="186">186</th><td>  <dfn class="decl" id="_ZNK4llvm16AArch64InstrInfo22reverseBranchConditionERNS_15SmallVectorImplINS_14MachineOperandEEE" title='llvm::AArch64InstrInfo::reverseBranchCondition' data-ref="_ZNK4llvm16AArch64InstrInfo22reverseBranchConditionERNS_15SmallVectorImplINS_14MachineOperandEEE">reverseBranchCondition</dfn>(<a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; &amp;<dfn class="local col1 decl" id="151Cond" title='Cond' data-type='SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;' data-ref="151Cond">Cond</dfn>) <em>const</em> override;</td></tr>
<tr><th id="187">187</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16AArch64InstrInfo15canInsertSelectERKNS_17MachineBasicBlockENS_8ArrayRefINS_14MachineOperandEEEjjRiS7_S7_" title='llvm::AArch64InstrInfo::canInsertSelect' data-ref="_ZNK4llvm16AArch64InstrInfo15canInsertSelectERKNS_17MachineBasicBlockENS_8ArrayRefINS_14MachineOperandEEEjjRiS7_S7_">canInsertSelect</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;, <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; <dfn class="local col2 decl" id="152Cond" title='Cond' data-type='ArrayRef&lt;llvm::MachineOperand&gt;' data-ref="152Cond">Cond</dfn>,</td></tr>
<tr><th id="188">188</th><td>                       <em>unsigned</em>, <em>unsigned</em>, <em>int</em> &amp;, <em>int</em> &amp;, <em>int</em> &amp;) <em>const</em> override;</td></tr>
<tr><th id="189">189</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm16AArch64InstrInfo12insertSelectERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjNS_8ArrayRef1393206" title='llvm::AArch64InstrInfo::insertSelect' data-ref="_ZNK4llvm16AArch64InstrInfo12insertSelectERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjNS_8ArrayRef1393206">insertSelect</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="153MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="153MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col4 decl" id="154MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="154MI">MI</dfn>,</td></tr>
<tr><th id="190">190</th><td>                    <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col5 decl" id="155DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="155DL">DL</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="156DstReg" title='DstReg' data-type='unsigned int' data-ref="156DstReg">DstReg</dfn>,</td></tr>
<tr><th id="191">191</th><td>                    <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; <dfn class="local col7 decl" id="157Cond" title='Cond' data-type='ArrayRef&lt;llvm::MachineOperand&gt;' data-ref="157Cond">Cond</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="158TrueReg" title='TrueReg' data-type='unsigned int' data-ref="158TrueReg">TrueReg</dfn>,</td></tr>
<tr><th id="192">192</th><td>                    <em>unsigned</em> <dfn class="local col9 decl" id="159FalseReg" title='FalseReg' data-type='unsigned int' data-ref="159FalseReg">FalseReg</dfn>) <em>const</em> override;</td></tr>
<tr><th id="193">193</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm16AArch64InstrInfo7getNoopERNS_6MCInstE" title='llvm::AArch64InstrInfo::getNoop' data-ref="_ZNK4llvm16AArch64InstrInfo7getNoopERNS_6MCInstE">getNoop</dfn>(<a class="type" href="../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col0 decl" id="160NopInst" title='NopInst' data-type='llvm::MCInst &amp;' data-ref="160NopInst">NopInst</dfn>) <em>const</em> override;</td></tr>
<tr><th id="194">194</th><td></td></tr>
<tr><th id="195">195</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16AArch64InstrInfo20isSchedulingBoundaryERKNS_12MachineInstrEPKNS_17MachineBasicBlockERKNS_15MachineFunctionE" title='llvm::AArch64InstrInfo::isSchedulingBoundary' data-ref="_ZNK4llvm16AArch64InstrInfo20isSchedulingBoundaryERKNS_12MachineInstrEPKNS_17MachineBasicBlockERKNS_15MachineFunctionE">isSchedulingBoundary</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="161MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="161MI">MI</dfn>,</td></tr>
<tr><th id="196">196</th><td>                            <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col2 decl" id="162MBB" title='MBB' data-type='const llvm::MachineBasicBlock *' data-ref="162MBB">MBB</dfn>,</td></tr>
<tr><th id="197">197</th><td>                            <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col3 decl" id="163MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="163MF">MF</dfn>) <em>const</em> override;</td></tr>
<tr><th id="198">198</th><td></td></tr>
<tr><th id="199">199</th><td>  <i class="doc">/// analyzeCompare - For a comparison instruction, return the source registers</i></td></tr>
<tr><th id="200">200</th><td><i class="doc">  /// in SrcReg and SrcReg2, and the value it compares against in CmpValue.</i></td></tr>
<tr><th id="201">201</th><td><i class="doc">  /// Return true if the comparison instruction can be analyzed.</i></td></tr>
<tr><th id="202">202</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16AArch64InstrInfo14analyzeCompareERKNS_12MachineInstrERjS4_RiS5_" title='llvm::AArch64InstrInfo::analyzeCompare' data-ref="_ZNK4llvm16AArch64InstrInfo14analyzeCompareERKNS_12MachineInstrERjS4_RiS5_">analyzeCompare</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="164MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="164MI">MI</dfn>, <em>unsigned</em> &amp;<dfn class="local col5 decl" id="165SrcReg" title='SrcReg' data-type='unsigned int &amp;' data-ref="165SrcReg">SrcReg</dfn>,</td></tr>
<tr><th id="203">203</th><td>                      <em>unsigned</em> &amp;<dfn class="local col6 decl" id="166SrcReg2" title='SrcReg2' data-type='unsigned int &amp;' data-ref="166SrcReg2">SrcReg2</dfn>, <em>int</em> &amp;<dfn class="local col7 decl" id="167CmpMask" title='CmpMask' data-type='int &amp;' data-ref="167CmpMask">CmpMask</dfn>,</td></tr>
<tr><th id="204">204</th><td>                      <em>int</em> &amp;<dfn class="local col8 decl" id="168CmpValue" title='CmpValue' data-type='int &amp;' data-ref="168CmpValue">CmpValue</dfn>) <em>const</em> override;</td></tr>
<tr><th id="205">205</th><td>  <i class="doc">/// optimizeCompareInstr - Convert the instruction supplying the argument to</i></td></tr>
<tr><th id="206">206</th><td><i class="doc">  /// the comparison into one that sets the zero bit in the flags register.</i></td></tr>
<tr><th id="207">207</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16AArch64InstrInfo20optimizeCompareInstrERNS_12MachineInstrEjjiiPKNS_19MachineRegisterInfoE" title='llvm::AArch64InstrInfo::optimizeCompareInstr' data-ref="_ZNK4llvm16AArch64InstrInfo20optimizeCompareInstrERNS_12MachineInstrEjjiiPKNS_19MachineRegisterInfoE">optimizeCompareInstr</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="169CmpInstr" title='CmpInstr' data-type='llvm::MachineInstr &amp;' data-ref="169CmpInstr">CmpInstr</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="170SrcReg" title='SrcReg' data-type='unsigned int' data-ref="170SrcReg">SrcReg</dfn>,</td></tr>
<tr><th id="208">208</th><td>                            <em>unsigned</em> <dfn class="local col1 decl" id="171SrcReg2" title='SrcReg2' data-type='unsigned int' data-ref="171SrcReg2">SrcReg2</dfn>, <em>int</em> <dfn class="local col2 decl" id="172CmpMask" title='CmpMask' data-type='int' data-ref="172CmpMask">CmpMask</dfn>, <em>int</em> <dfn class="local col3 decl" id="173CmpValue" title='CmpValue' data-type='int' data-ref="173CmpValue">CmpValue</dfn>,</td></tr>
<tr><th id="209">209</th><td>                            <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col4 decl" id="174MRI" title='MRI' data-type='const llvm::MachineRegisterInfo *' data-ref="174MRI">MRI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="210">210</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16AArch64InstrInfo18optimizeCondBranchERNS_12MachineInstrE" title='llvm::AArch64InstrInfo::optimizeCondBranch' data-ref="_ZNK4llvm16AArch64InstrInfo18optimizeCondBranchERNS_12MachineInstrE">optimizeCondBranch</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="175MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="175MI">MI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="211">211</th><td></td></tr>
<tr><th id="212">212</th><td>  <i class="doc">/// Return true when a code sequence can improve throughput. It</i></td></tr>
<tr><th id="213">213</th><td><i class="doc">  /// should be called only for instructions in loops.</i></td></tr>
<tr><th id="214">214</th><td><i class="doc">  /// <span class="command">\param</span> <span class="arg">Pattern</span> - combiner pattern</i></td></tr>
<tr><th id="215">215</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16AArch64InstrInfo19isThroughputPatternENS_22MachineCombinerPatternE" title='llvm::AArch64InstrInfo::isThroughputPattern' data-ref="_ZNK4llvm16AArch64InstrInfo19isThroughputPatternENS_22MachineCombinerPatternE">isThroughputPattern</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a> <dfn class="local col6 decl" id="176Pattern" title='Pattern' data-type='llvm::MachineCombinerPattern' data-ref="176Pattern">Pattern</dfn>) <em>const</em> override;</td></tr>
<tr><th id="216">216</th><td>  <i class="doc">/// Return true when there is potentially a faster code sequence</i></td></tr>
<tr><th id="217">217</th><td><i class="doc">  /// for an instruction chain ending in ``Root``. All potential patterns are</i></td></tr>
<tr><th id="218">218</th><td><i class="doc">  /// listed in the ``Patterns`` array.</i></td></tr>
<tr><th id="219">219</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16AArch64InstrInfo26getMachineCombinerPatternsERNS_12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEE" title='llvm::AArch64InstrInfo::getMachineCombinerPatterns' data-ref="_ZNK4llvm16AArch64InstrInfo26getMachineCombinerPatternsERNS_12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEE">getMachineCombinerPatterns</dfn>(</td></tr>
<tr><th id="220">220</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="177Root" title='Root' data-type='llvm::MachineInstr &amp;' data-ref="177Root">Root</dfn>,</td></tr>
<tr><th id="221">221</th><td>      <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a>&gt; &amp;<dfn class="local col8 decl" id="178Patterns" title='Patterns' data-type='SmallVectorImpl&lt;llvm::MachineCombinerPattern&gt; &amp;' data-ref="178Patterns">Patterns</dfn>) <em>const</em> override;</td></tr>
<tr><th id="222">222</th><td>  <i class="doc">/// Return true when Inst is associative and commutative so that it can be</i></td></tr>
<tr><th id="223">223</th><td><i class="doc">  /// reassociated.</i></td></tr>
<tr><th id="224">224</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16AArch64InstrInfo27isAssociativeAndCommutativeERKNS_12MachineInstrE" title='llvm::AArch64InstrInfo::isAssociativeAndCommutative' data-ref="_ZNK4llvm16AArch64InstrInfo27isAssociativeAndCommutativeERKNS_12MachineInstrE">isAssociativeAndCommutative</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="179Inst" title='Inst' data-type='const llvm::MachineInstr &amp;' data-ref="179Inst">Inst</dfn>) <em>const</em> override;</td></tr>
<tr><th id="225">225</th><td>  <i class="doc">/// When getMachineCombinerPatterns() finds patterns, this function generates</i></td></tr>
<tr><th id="226">226</th><td><i class="doc">  /// the instructions that could replace the original code sequence</i></td></tr>
<tr><th id="227">227</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm16AArch64InstrInfo26genAlternativeCodeSequenceERNS_12MachineInstrENS_22MachineCombinerPatternERNS_15SmallVectorImplIPS1_EES7_Ri" title='llvm::AArch64InstrInfo::genAlternativeCodeSequence' data-ref="_ZNK4llvm16AArch64InstrInfo26genAlternativeCodeSequenceERNS_12MachineInstrENS_22MachineCombinerPatternERNS_15SmallVectorImplIPS1_EES7_Ri">genAlternativeCodeSequence</dfn>(</td></tr>
<tr><th id="228">228</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="180Root" title='Root' data-type='llvm::MachineInstr &amp;' data-ref="180Root">Root</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern">MachineCombinerPattern</a> <dfn class="local col1 decl" id="181Pattern" title='Pattern' data-type='llvm::MachineCombinerPattern' data-ref="181Pattern">Pattern</dfn>,</td></tr>
<tr><th id="229">229</th><td>      <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&gt; &amp;<dfn class="local col2 decl" id="182InsInstrs" title='InsInstrs' data-type='SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp;' data-ref="182InsInstrs">InsInstrs</dfn>,</td></tr>
<tr><th id="230">230</th><td>      <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&gt; &amp;<dfn class="local col3 decl" id="183DelInstrs" title='DelInstrs' data-type='SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp;' data-ref="183DelInstrs">DelInstrs</dfn>,</td></tr>
<tr><th id="231">231</th><td>      DenseMap&lt;<em>unsigned</em>, <em>unsigned</em>&gt; &amp;<dfn class="local col4 decl" id="184InstrIdxForVirtReg" title='InstrIdxForVirtReg' data-type='int &amp;' data-ref="184InstrIdxForVirtReg">InstrIdxForVirtReg</dfn>) <em>const</em> override;</td></tr>
<tr><th id="232">232</th><td>  <i class="doc">/// AArch64 supports MachineCombiner.</i></td></tr>
<tr><th id="233">233</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16AArch64InstrInfo18useMachineCombinerEv" title='llvm::AArch64InstrInfo::useMachineCombiner' data-ref="_ZNK4llvm16AArch64InstrInfo18useMachineCombinerEv">useMachineCombiner</dfn>() <em>const</em> override;</td></tr>
<tr><th id="234">234</th><td></td></tr>
<tr><th id="235">235</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16AArch64InstrInfo18expandPostRAPseudoERNS_12MachineInstrE" title='llvm::AArch64InstrInfo::expandPostRAPseudo' data-ref="_ZNK4llvm16AArch64InstrInfo18expandPostRAPseudoERNS_12MachineInstrE">expandPostRAPseudo</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="185MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="185MI">MI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="236">236</th><td></td></tr>
<tr><th id="237">237</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt;</td></tr>
<tr><th id="238">238</th><td>  <dfn class="decl" id="_ZNK4llvm16AArch64InstrInfo35decomposeMachineOperandsTargetFlagsEj" title='llvm::AArch64InstrInfo::decomposeMachineOperandsTargetFlags' data-ref="_ZNK4llvm16AArch64InstrInfo35decomposeMachineOperandsTargetFlagsEj">decomposeMachineOperandsTargetFlags</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="186TF" title='TF' data-type='unsigned int' data-ref="186TF">TF</dfn>) <em>const</em> override;</td></tr>
<tr><th id="239">239</th><td>  <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <em>const</em> <em>char</em> *&gt;&gt;</td></tr>
<tr><th id="240">240</th><td>  <dfn class="decl" id="_ZNK4llvm16AArch64InstrInfo46getSerializableDirectMachineOperandTargetFlagsEv" title='llvm::AArch64InstrInfo::getSerializableDirectMachineOperandTargetFlags' data-ref="_ZNK4llvm16AArch64InstrInfo46getSerializableDirectMachineOperandTargetFlagsEv">getSerializableDirectMachineOperandTargetFlags</dfn>() <em>const</em> override;</td></tr>
<tr><th id="241">241</th><td>  <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <em>const</em> <em>char</em> *&gt;&gt;</td></tr>
<tr><th id="242">242</th><td>  <dfn class="decl" id="_ZNK4llvm16AArch64InstrInfo47getSerializableBitmaskMachineOperandTargetFlagsEv" title='llvm::AArch64InstrInfo::getSerializableBitmaskMachineOperandTargetFlags' data-ref="_ZNK4llvm16AArch64InstrInfo47getSerializableBitmaskMachineOperandTargetFlagsEv">getSerializableBitmaskMachineOperandTargetFlags</dfn>() <em>const</em> override;</td></tr>
<tr><th id="243">243</th><td>  <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a>::<a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::Flags" title='llvm::MachineMemOperand::Flags' data-ref="llvm::MachineMemOperand::Flags">Flags</a>, <em>const</em> <em>char</em> *&gt;&gt;</td></tr>
<tr><th id="244">244</th><td>  <dfn class="decl" id="_ZNK4llvm16AArch64InstrInfo43getSerializableMachineMemOperandTargetFlagsEv" title='llvm::AArch64InstrInfo::getSerializableMachineMemOperandTargetFlags' data-ref="_ZNK4llvm16AArch64InstrInfo43getSerializableMachineMemOperandTargetFlagsEv">getSerializableMachineMemOperandTargetFlags</dfn>() <em>const</em> override;</td></tr>
<tr><th id="245">245</th><td></td></tr>
<tr><th id="246">246</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16AArch64InstrInfo27isFunctionSafeToOutlineFromERNS_15MachineFunctionEb" title='llvm::AArch64InstrInfo::isFunctionSafeToOutlineFrom' data-ref="_ZNK4llvm16AArch64InstrInfo27isFunctionSafeToOutlineFromERNS_15MachineFunctionEb">isFunctionSafeToOutlineFrom</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col7 decl" id="187MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="187MF">MF</dfn>,</td></tr>
<tr><th id="247">247</th><td>                                   <em>bool</em> <dfn class="local col8 decl" id="188OutlineFromLinkOnceODRs" title='OutlineFromLinkOnceODRs' data-type='bool' data-ref="188OutlineFromLinkOnceODRs">OutlineFromLinkOnceODRs</dfn>) <em>const</em> override;</td></tr>
<tr><th id="248">248</th><td>  <span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::OutlinedFunction" title='llvm::outliner::OutlinedFunction' data-ref="llvm::outliner::OutlinedFunction">OutlinedFunction</a> <dfn class="decl" id="_ZNK4llvm16AArch64InstrInfo25getOutliningCandidateInfoERi" title='llvm::AArch64InstrInfo::getOutliningCandidateInfo' data-ref="_ZNK4llvm16AArch64InstrInfo25getOutliningCandidateInfoERi">getOutliningCandidateInfo</dfn>(</td></tr>
<tr><th id="249">249</th><td>      std::vector&lt;outliner::Candidate&gt; &amp;<dfn class="local col9 decl" id="189RepeatedSequenceLocs" title='RepeatedSequenceLocs' data-type='int &amp;' data-ref="189RepeatedSequenceLocs">RepeatedSequenceLocs</dfn>) <em>const</em> override;</td></tr>
<tr><th id="250">250</th><td>  <span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::InstrType" title='llvm::outliner::InstrType' data-ref="llvm::outliner::InstrType">InstrType</a></td></tr>
<tr><th id="251">251</th><td>  <dfn class="decl" id="_ZNK4llvm16AArch64InstrInfo16getOutliningTypeERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj" title='llvm::AArch64InstrInfo::getOutliningType' data-ref="_ZNK4llvm16AArch64InstrInfo16getOutliningTypeERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj">getOutliningType</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col0 decl" id="190MIT" title='MIT' data-type='MachineBasicBlock::iterator &amp;' data-ref="190MIT">MIT</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="191Flags" title='Flags' data-type='unsigned int' data-ref="191Flags">Flags</dfn>) <em>const</em> override;</td></tr>
<tr><th id="252">252</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16AArch64InstrInfo22isMBBSafeToOutlineFromERNS_17MachineBasicBlockERj" title='llvm::AArch64InstrInfo::isMBBSafeToOutlineFrom' data-ref="_ZNK4llvm16AArch64InstrInfo22isMBBSafeToOutlineFromERNS_17MachineBasicBlockERj">isMBBSafeToOutlineFrom</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="192MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="192MBB">MBB</dfn>,</td></tr>
<tr><th id="253">253</th><td>                              <em>unsigned</em> &amp;<dfn class="local col3 decl" id="193Flags" title='Flags' data-type='unsigned int &amp;' data-ref="193Flags">Flags</dfn>) <em>const</em> override;</td></tr>
<tr><th id="254">254</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm16AArch64InstrInfo18buildOutlinedFrameERNS_17MachineBasicBlockERNS_15MachineFunctionERKNS_8outliner16OutlinedFunctionE" title='llvm::AArch64InstrInfo::buildOutlinedFrame' data-ref="_ZNK4llvm16AArch64InstrInfo18buildOutlinedFrameERNS_17MachineBasicBlockERNS_15MachineFunctionERKNS_8outliner16OutlinedFunctionE">buildOutlinedFrame</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="194MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="194MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col5 decl" id="195MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="195MF">MF</dfn>,</td></tr>
<tr><th id="255">255</th><td>                          <em>const</em> <span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::OutlinedFunction" title='llvm::outliner::OutlinedFunction' data-ref="llvm::outliner::OutlinedFunction">OutlinedFunction</a> &amp;<dfn class="local col6 decl" id="196OF" title='OF' data-type='const outliner::OutlinedFunction &amp;' data-ref="196OF">OF</dfn>) <em>const</em> override;</td></tr>
<tr><th id="256">256</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a></td></tr>
<tr><th id="257">257</th><td>  <dfn class="decl" id="_ZNK4llvm16AArch64InstrInfo18insertOutlinedCallERNS_6ModuleERNS_17MachineBasicBlockERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_15Mac1942286" title='llvm::AArch64InstrInfo::insertOutlinedCall' data-ref="_ZNK4llvm16AArch64InstrInfo18insertOutlinedCallERNS_6ModuleERNS_17MachineBasicBlockERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_15Mac1942286">insertOutlinedCall</dfn>(<a class="type" href="../../../include/llvm/IR/Module.h.html#llvm::Module" title='llvm::Module' data-ref="llvm::Module">Module</a> &amp;<dfn class="local col7 decl" id="197M" title='M' data-type='llvm::Module &amp;' data-ref="197M">M</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="198MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="198MBB">MBB</dfn>,</td></tr>
<tr><th id="258">258</th><td>                     <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col9 decl" id="199It" title='It' data-type='MachineBasicBlock::iterator &amp;' data-ref="199It">It</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col0 decl" id="200MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="200MF">MF</dfn>,</td></tr>
<tr><th id="259">259</th><td>                     <em>const</em> <span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::Candidate" title='llvm::outliner::Candidate' data-ref="llvm::outliner::Candidate">Candidate</a> &amp;<dfn class="local col1 decl" id="201C" title='C' data-type='const outliner::Candidate &amp;' data-ref="201C">C</dfn>) <em>const</em> override;</td></tr>
<tr><th id="260">260</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16AArch64InstrInfo34shouldOutlineFromFunctionByDefaultERNS_15MachineFunctionE" title='llvm::AArch64InstrInfo::shouldOutlineFromFunctionByDefault' data-ref="_ZNK4llvm16AArch64InstrInfo34shouldOutlineFromFunctionByDefaultERNS_15MachineFunctionE">shouldOutlineFromFunctionByDefault</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col2 decl" id="202MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="202MF">MF</dfn>) <em>const</em> override;</td></tr>
<tr><th id="261">261</th><td>  <i class="doc">/// Returns true if the instruction has a shift by immediate that can be</i></td></tr>
<tr><th id="262">262</th><td><i class="doc">  /// executed in one cycle less.</i></td></tr>
<tr><th id="263">263</th><td>  <em>static</em> <em>bool</em> <dfn class="decl" id="_ZN4llvm16AArch64InstrInfo20isFalkorShiftExtFastERKNS_12MachineInstrE" title='llvm::AArch64InstrInfo::isFalkorShiftExtFast' data-ref="_ZN4llvm16AArch64InstrInfo20isFalkorShiftExtFastERKNS_12MachineInstrE">isFalkorShiftExtFast</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="203MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="203MI">MI</dfn>);</td></tr>
<tr><th id="264">264</th><td>  <i class="doc">/// Return true if the instructions is a SEH instruciton used for unwinding</i></td></tr>
<tr><th id="265">265</th><td><i class="doc">  /// on Windows.</i></td></tr>
<tr><th id="266">266</th><td>  <em>static</em> <em>bool</em> <dfn class="decl" id="_ZN4llvm16AArch64InstrInfo16isSEHInstructionERKNS_12MachineInstrE" title='llvm::AArch64InstrInfo::isSEHInstruction' data-ref="_ZN4llvm16AArch64InstrInfo16isSEHInstructionERKNS_12MachineInstrE">isSEHInstruction</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="204MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="204MI">MI</dfn>);</td></tr>
<tr><th id="267">267</th><td></td></tr>
<tr><th id="268">268</th><td><u>#define <dfn class="macro" id="_M/GET_INSTRINFO_HELPER_DECLS" data-ref="_M/GET_INSTRINFO_HELPER_DECLS">GET_INSTRINFO_HELPER_DECLS</dfn></u></td></tr>
<tr><th id="269">269</th><td><u>#include "AArch64GenInstrInfo.inc"</u></td></tr>
<tr><th id="270">270</th><td></td></tr>
<tr><th id="271">271</th><td><b>protected</b>:</td></tr>
<tr><th id="272">272</th><td>  <i class="doc">/// If the specific machine instruction is a instruction that moves/copies</i></td></tr>
<tr><th id="273">273</th><td><i class="doc">  /// value from one register to another register return true along with</i></td></tr>
<tr><th id="274">274</th><td><i class="doc">  ///<span class="command"> @Source</span> machine operand and<span class="command"> @Destination</span> machine operand.</i></td></tr>
<tr><th id="275">275</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16AArch64InstrInfo15isCopyInstrImplERKNS_12MachineInstrERPKNS_14MachineOperandES7_" title='llvm::AArch64InstrInfo::isCopyInstrImpl' data-ref="_ZNK4llvm16AArch64InstrInfo15isCopyInstrImplERKNS_12MachineInstrERPKNS_14MachineOperandES7_">isCopyInstrImpl</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="205MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="205MI">MI</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *&amp;<dfn class="local col6 decl" id="206Source" title='Source' data-type='const llvm::MachineOperand *&amp;' data-ref="206Source">Source</dfn>,</td></tr>
<tr><th id="276">276</th><td>                       <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *&amp;<dfn class="local col7 decl" id="207Destination" title='Destination' data-type='const llvm::MachineOperand *&amp;' data-ref="207Destination">Destination</dfn>) <em>const</em> override;</td></tr>
<tr><th id="277">277</th><td></td></tr>
<tr><th id="278">278</th><td><b>private</b>:</td></tr>
<tr><th id="279">279</th><td>  <i class="doc">/// Sets the offsets on outlined instructions in<span class="command"> \p</span> <span class="arg">MBB</span> which use SP</i></td></tr>
<tr><th id="280">280</th><td><i class="doc">  /// so that they will be valid post-outlining.</i></td></tr>
<tr><th id="281">281</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="282">282</th><td><i class="doc">  /// <span class="command">\param</span> <span class="arg">MBB</span> A<span class="command"> \p</span> <span class="arg">MachineBasicBlock</span> in an outlined function.</i></td></tr>
<tr><th id="283">283</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm16AArch64InstrInfo16fixupPostOutlineERNS_17MachineBasicBlockE" title='llvm::AArch64InstrInfo::fixupPostOutline' data-ref="_ZNK4llvm16AArch64InstrInfo16fixupPostOutlineERNS_17MachineBasicBlockE">fixupPostOutline</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="208MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="208MBB">MBB</dfn>) <em>const</em>;</td></tr>
<tr><th id="284">284</th><td></td></tr>
<tr><th id="285">285</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm16AArch64InstrInfo21instantiateCondBranchERNS_17MachineBasicBlockERKNS_8DebugLocEPS1_NS_8ArrayRefINS_14MachineOperandEEE" title='llvm::AArch64InstrInfo::instantiateCondBranch' data-ref="_ZNK4llvm16AArch64InstrInfo21instantiateCondBranchERNS_17MachineBasicBlockERKNS_8DebugLocEPS1_NS_8ArrayRefINS_14MachineOperandEEE">instantiateCondBranch</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col9 decl" id="209MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="209MBB">MBB</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col0 decl" id="210DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="210DL">DL</dfn>,</td></tr>
<tr><th id="286">286</th><td>                             <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col1 decl" id="211TBB" title='TBB' data-type='llvm::MachineBasicBlock *' data-ref="211TBB">TBB</dfn>,</td></tr>
<tr><th id="287">287</th><td>                             <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; <dfn class="local col2 decl" id="212Cond" title='Cond' data-type='ArrayRef&lt;llvm::MachineOperand&gt;' data-ref="212Cond">Cond</dfn>) <em>const</em>;</td></tr>
<tr><th id="288">288</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm16AArch64InstrInfo19substituteCmpToZeroERNS_12MachineInstrEjPKNS_19MachineRegisterInfoE" title='llvm::AArch64InstrInfo::substituteCmpToZero' data-ref="_ZNK4llvm16AArch64InstrInfo19substituteCmpToZeroERNS_12MachineInstrEjPKNS_19MachineRegisterInfoE">substituteCmpToZero</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="213CmpInstr" title='CmpInstr' data-type='llvm::MachineInstr &amp;' data-ref="213CmpInstr">CmpInstr</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="214SrcReg" title='SrcReg' data-type='unsigned int' data-ref="214SrcReg">SrcReg</dfn>,</td></tr>
<tr><th id="289">289</th><td>                           <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col5 decl" id="215MRI" title='MRI' data-type='const llvm::MachineRegisterInfo *' data-ref="215MRI">MRI</dfn>) <em>const</em>;</td></tr>
<tr><th id="290">290</th><td></td></tr>
<tr><th id="291">291</th><td>  <i class="doc">/// Returns an unused general-purpose register which can be used for</i></td></tr>
<tr><th id="292">292</th><td><i class="doc">  /// constructing an outlined call if one exists. Returns 0 otherwise.</i></td></tr>
<tr><th id="293">293</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm16AArch64InstrInfo22findRegisterToSaveLRToERKNS_8outliner9CandidateE" title='llvm::AArch64InstrInfo::findRegisterToSaveLRTo' data-ref="_ZNK4llvm16AArch64InstrInfo22findRegisterToSaveLRToERKNS_8outliner9CandidateE">findRegisterToSaveLRTo</dfn>(<em>const</em> <span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::Candidate" title='llvm::outliner::Candidate' data-ref="llvm::outliner::Candidate">Candidate</a> &amp;<dfn class="local col6 decl" id="216C" title='C' data-type='const outliner::Candidate &amp;' data-ref="216C">C</dfn>) <em>const</em>;</td></tr>
<tr><th id="294">294</th><td>};</td></tr>
<tr><th id="295">295</th><td></td></tr>
<tr><th id="296">296</th><td><i class="doc">/// emitFrameOffset - Emit instructions as needed to set DestReg to SrcReg</i></td></tr>
<tr><th id="297">297</th><td><i class="doc">/// plus Offset.  This is intended to be used from within the prolog/epilog</i></td></tr>
<tr><th id="298">298</th><td><i class="doc">/// insertion (PEI) pass, where a virtual scratch register may be allocated</i></td></tr>
<tr><th id="299">299</th><td><i class="doc">/// if necessary, to be replaced by the scavenger at the end of PEI.</i></td></tr>
<tr><th id="300">300</th><td><em>void</em> <dfn class="decl" id="_ZN4llvm15emitFrameOffsetERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjiPKNS_15TargetInstrInfoENS3_6MIFlagEbbPb" title='llvm::emitFrameOffset' data-ref="_ZN4llvm15emitFrameOffsetERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjiPKNS_15TargetInstrInfoENS3_6MIFlagEbbPb">emitFrameOffset</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="217MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="217MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col8 decl" id="218MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="218MBBI">MBBI</dfn>,</td></tr>
<tr><th id="301">301</th><td>                     <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col9 decl" id="219DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="219DL">DL</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="220DestReg" title='DestReg' data-type='unsigned int' data-ref="220DestReg">DestReg</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="221SrcReg" title='SrcReg' data-type='unsigned int' data-ref="221SrcReg">SrcReg</dfn>,</td></tr>
<tr><th id="302">302</th><td>                     <em>int</em> <dfn class="local col2 decl" id="222Offset" title='Offset' data-type='int' data-ref="222Offset">Offset</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> *<dfn class="local col3 decl" id="223TII" title='TII' data-type='const llvm::TargetInstrInfo *' data-ref="223TII">TII</dfn>,</td></tr>
<tr><th id="303">303</th><td>                     <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>::<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::MIFlag" title='llvm::MachineInstr::MIFlag' data-ref="llvm::MachineInstr::MIFlag">MIFlag</a> = <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::MIFlag::NoFlags" title='llvm::MachineInstr::MIFlag::NoFlags' data-ref="llvm::MachineInstr::MIFlag::NoFlags">NoFlags</a>,</td></tr>
<tr><th id="304">304</th><td>                     <em>bool</em> <dfn class="local col4 decl" id="224SetNZCV" title='SetNZCV' data-type='bool' data-ref="224SetNZCV">SetNZCV</dfn> = <b>false</b>, <em>bool</em> <dfn class="local col5 decl" id="225NeedsWinCFI" title='NeedsWinCFI' data-type='bool' data-ref="225NeedsWinCFI">NeedsWinCFI</dfn> = <b>false</b>,</td></tr>
<tr><th id="305">305</th><td>                     <em>bool</em> *<dfn class="local col6 decl" id="226HasWinCFI" title='HasWinCFI' data-type='bool *' data-ref="226HasWinCFI">HasWinCFI</dfn> = <b>nullptr</b>);</td></tr>
<tr><th id="306">306</th><td></td></tr>
<tr><th id="307">307</th><td><i class="doc">/// rewriteAArch64FrameIndex - Rewrite MI to access 'Offset' bytes from the</i></td></tr>
<tr><th id="308">308</th><td><i class="doc">/// FP. Return false if the offset could not be handled directly in MI, and</i></td></tr>
<tr><th id="309">309</th><td><i class="doc">/// return the left-over portion by reference.</i></td></tr>
<tr><th id="310">310</th><td><em>bool</em> <dfn class="decl" id="_ZN4llvm24rewriteAArch64FrameIndexERNS_12MachineInstrEjjRiPKNS_16AArch64InstrInfoE" title='llvm::rewriteAArch64FrameIndex' data-ref="_ZN4llvm24rewriteAArch64FrameIndexERNS_12MachineInstrEjjRiPKNS_16AArch64InstrInfoE">rewriteAArch64FrameIndex</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="227MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="227MI">MI</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="228FrameRegIdx" title='FrameRegIdx' data-type='unsigned int' data-ref="228FrameRegIdx">FrameRegIdx</dfn>,</td></tr>
<tr><th id="311">311</th><td>                              <em>unsigned</em> <dfn class="local col9 decl" id="229FrameReg" title='FrameReg' data-type='unsigned int' data-ref="229FrameReg">FrameReg</dfn>, <em>int</em> &amp;<dfn class="local col0 decl" id="230Offset" title='Offset' data-type='int &amp;' data-ref="230Offset">Offset</dfn>,</td></tr>
<tr><th id="312">312</th><td>                              <em>const</em> <a class="type" href="#llvm::AArch64InstrInfo" title='llvm::AArch64InstrInfo' data-ref="llvm::AArch64InstrInfo">AArch64InstrInfo</a> *<dfn class="local col1 decl" id="231TII" title='TII' data-type='const llvm::AArch64InstrInfo *' data-ref="231TII">TII</dfn>);</td></tr>
<tr><th id="313">313</th><td></td></tr>
<tr><th id="314">314</th><td><i class="doc">/// Use to report the frame offset status in isAArch64FrameOffsetLegal.</i></td></tr>
<tr><th id="315">315</th><td><b>enum</b> <dfn class="type def" id="llvm::AArch64FrameOffsetStatus" title='llvm::AArch64FrameOffsetStatus' data-ref="llvm::AArch64FrameOffsetStatus">AArch64FrameOffsetStatus</dfn> {</td></tr>
<tr><th id="316">316</th><td>  <dfn class="enum" id="llvm::AArch64FrameOffsetStatus::AArch64FrameOffsetCannotUpdate" title='llvm::AArch64FrameOffsetStatus::AArch64FrameOffsetCannotUpdate' data-ref="llvm::AArch64FrameOffsetStatus::AArch64FrameOffsetCannotUpdate">AArch64FrameOffsetCannotUpdate</dfn> = <var>0x0</var>, <i class="doc">///&lt; Offset cannot apply.</i></td></tr>
<tr><th id="317">317</th><td>  <dfn class="enum" id="llvm::AArch64FrameOffsetStatus::AArch64FrameOffsetIsLegal" title='llvm::AArch64FrameOffsetStatus::AArch64FrameOffsetIsLegal' data-ref="llvm::AArch64FrameOffsetStatus::AArch64FrameOffsetIsLegal">AArch64FrameOffsetIsLegal</dfn> = <var>0x1</var>,      <i class="doc">///&lt; Offset is legal.</i></td></tr>
<tr><th id="318">318</th><td>  <dfn class="enum" id="llvm::AArch64FrameOffsetStatus::AArch64FrameOffsetCanUpdate" title='llvm::AArch64FrameOffsetStatus::AArch64FrameOffsetCanUpdate' data-ref="llvm::AArch64FrameOffsetStatus::AArch64FrameOffsetCanUpdate">AArch64FrameOffsetCanUpdate</dfn> = <var>0x2</var>     <i class="doc">///&lt; Offset can apply, at least partly.</i></td></tr>
<tr><th id="319">319</th><td>};</td></tr>
<tr><th id="320">320</th><td></td></tr>
<tr><th id="321">321</th><td><i class="doc">/// Check if the<span class="command"> @p</span> <span class="arg">Offset</span> is a valid frame offset for<span class="command"> @p</span> <span class="arg">MI.</span></i></td></tr>
<tr><th id="322">322</th><td><i class="doc">/// The returned value reports the validity of the frame offset for<span class="command"> @p</span> <span class="arg">MI.</span></i></td></tr>
<tr><th id="323">323</th><td><i class="doc">/// It uses the values defined by AArch64FrameOffsetStatus for that.</i></td></tr>
<tr><th id="324">324</th><td><i class="doc">/// If result == AArch64FrameOffsetCannotUpdate,<span class="command"> @p</span> <span class="arg">MI</span> cannot be updated to</i></td></tr>
<tr><th id="325">325</th><td><i class="doc">/// use an offset.eq</i></td></tr>
<tr><th id="326">326</th><td><i class="doc">/// If result &amp; AArch64FrameOffsetIsLegal,<span class="command"> @p</span> <span class="arg">Offset</span> can completely be</i></td></tr>
<tr><th id="327">327</th><td><i class="doc">/// rewritten in<span class="command"> @p</span> <span class="arg">MI.</span></i></td></tr>
<tr><th id="328">328</th><td><i class="doc">/// If result &amp; AArch64FrameOffsetCanUpdate,<span class="command"> @p</span> <span class="arg">Offset</span> contains the</i></td></tr>
<tr><th id="329">329</th><td><i class="doc">/// amount that is off the limit of the legal offset.</i></td></tr>
<tr><th id="330">330</th><td><i class="doc">/// If set,<span class="command"> @p</span> <span class="arg">OutUseUnscaledOp</span> will contain the whether<span class="command"> @p</span> <span class="arg">MI</span> should be</i></td></tr>
<tr><th id="331">331</th><td><i class="doc">/// turned into an unscaled operator, which opcode is in<span class="command"> @p</span> <span class="arg">OutUnscaledOp.</span></i></td></tr>
<tr><th id="332">332</th><td><i class="doc">/// If set,<span class="command"> @p</span> <span class="arg">EmittableOffset</span> contains the amount that can be set in<span class="command"> @p</span> <span class="arg">MI</span></i></td></tr>
<tr><th id="333">333</th><td><i class="doc">/// (possibly with<span class="command"> @p</span> <span class="arg">OutUnscaledOp</span> if OutUseUnscaledOp is true) and that</i></td></tr>
<tr><th id="334">334</th><td><i class="doc">/// is a legal offset.</i></td></tr>
<tr><th id="335">335</th><td><em>int</em> <dfn class="decl" id="_ZN4llvm25isAArch64FrameOffsetLegalERKNS_12MachineInstrERiPbPjPi" title='llvm::isAArch64FrameOffsetLegal' data-ref="_ZN4llvm25isAArch64FrameOffsetLegalERKNS_12MachineInstrERiPbPjPi">isAArch64FrameOffsetLegal</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="232MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="232MI">MI</dfn>, <em>int</em> &amp;<dfn class="local col3 decl" id="233Offset" title='Offset' data-type='int &amp;' data-ref="233Offset">Offset</dfn>,</td></tr>
<tr><th id="336">336</th><td>                              <em>bool</em> *<dfn class="local col4 decl" id="234OutUseUnscaledOp" title='OutUseUnscaledOp' data-type='bool *' data-ref="234OutUseUnscaledOp">OutUseUnscaledOp</dfn> = <b>nullptr</b>,</td></tr>
<tr><th id="337">337</th><td>                              <em>unsigned</em> *<dfn class="local col5 decl" id="235OutUnscaledOp" title='OutUnscaledOp' data-type='unsigned int *' data-ref="235OutUnscaledOp">OutUnscaledOp</dfn> = <b>nullptr</b>,</td></tr>
<tr><th id="338">338</th><td>                              <em>int</em> *<dfn class="local col6 decl" id="236EmittableOffset" title='EmittableOffset' data-type='int *' data-ref="236EmittableOffset">EmittableOffset</dfn> = <b>nullptr</b>);</td></tr>
<tr><th id="339">339</th><td></td></tr>
<tr><th id="340">340</th><td><em>static</em> <b>inline</b> <em>bool</em> <dfn class="decl def" id="_ZN4llvmL20isUncondBranchOpcodeEi" title='llvm::isUncondBranchOpcode' data-ref="_ZN4llvmL20isUncondBranchOpcodeEi">isUncondBranchOpcode</dfn>(<em>int</em> <dfn class="local col7 decl" id="237Opc" title='Opc' data-type='int' data-ref="237Opc">Opc</dfn>) { <b>return</b> Opc == AArch64::B; }</td></tr>
<tr><th id="341">341</th><td></td></tr>
<tr><th id="342">342</th><td><em>static</em> <b>inline</b> <em>bool</em> <dfn class="decl def" id="_ZN4llvmL18isCondBranchOpcodeEi" title='llvm::isCondBranchOpcode' data-ref="_ZN4llvmL18isCondBranchOpcodeEi">isCondBranchOpcode</dfn>(<em>int</em> <dfn class="local col8 decl" id="238Opc" title='Opc' data-type='int' data-ref="238Opc">Opc</dfn>) {</td></tr>
<tr><th id="343">343</th><td>  <b>switch</b> (<a class="local col8 ref" href="#238Opc" title='Opc' data-ref="238Opc">Opc</a>) {</td></tr>
<tr><th id="344">344</th><td>  <b>case</b> AArch64::Bcc:</td></tr>
<tr><th id="345">345</th><td>  <b>case</b> AArch64::CBZW:</td></tr>
<tr><th id="346">346</th><td>  <b>case</b> AArch64::CBZX:</td></tr>
<tr><th id="347">347</th><td>  <b>case</b> AArch64::CBNZW:</td></tr>
<tr><th id="348">348</th><td>  <b>case</b> AArch64::CBNZX:</td></tr>
<tr><th id="349">349</th><td>  <b>case</b> AArch64::TBZW:</td></tr>
<tr><th id="350">350</th><td>  <b>case</b> AArch64::TBZX:</td></tr>
<tr><th id="351">351</th><td>  <b>case</b> AArch64::TBNZW:</td></tr>
<tr><th id="352">352</th><td>  <b>case</b> AArch64::TBNZX:</td></tr>
<tr><th id="353">353</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="354">354</th><td>  <b>default</b>:</td></tr>
<tr><th id="355">355</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="356">356</th><td>  }</td></tr>
<tr><th id="357">357</th><td>}</td></tr>
<tr><th id="358">358</th><td></td></tr>
<tr><th id="359">359</th><td><em>static</em> <b>inline</b> <em>bool</em> <dfn class="decl def" id="_ZN4llvmL22isIndirectBranchOpcodeEi" title='llvm::isIndirectBranchOpcode' data-ref="_ZN4llvmL22isIndirectBranchOpcodeEi">isIndirectBranchOpcode</dfn>(<em>int</em> <dfn class="local col9 decl" id="239Opc" title='Opc' data-type='int' data-ref="239Opc">Opc</dfn>) {</td></tr>
<tr><th id="360">360</th><td>  <b>return</b> Opc == AArch64::BR;</td></tr>
<tr><th id="361">361</th><td>}</td></tr>
<tr><th id="362">362</th><td></td></tr>
<tr><th id="363">363</th><td><i>// struct TSFlags {</i></td></tr>
<tr><th id="364">364</th><td><u>#define <dfn class="macro" id="_M/TSFLAG_ELEMENT_SIZE_TYPE" data-ref="_M/TSFLAG_ELEMENT_SIZE_TYPE">TSFLAG_ELEMENT_SIZE_TYPE</dfn>(X)      (X)       // 3-bits</u></td></tr>
<tr><th id="365">365</th><td><u>#define <dfn class="macro" id="_M/TSFLAG_DESTRUCTIVE_INST_TYPE" data-ref="_M/TSFLAG_DESTRUCTIVE_INST_TYPE">TSFLAG_DESTRUCTIVE_INST_TYPE</dfn>(X) ((X) &lt;&lt; 3) // 1-bit</u></td></tr>
<tr><th id="366">366</th><td><i>// }</i></td></tr>
<tr><th id="367">367</th><td></td></tr>
<tr><th id="368">368</th><td><b>namespace</b> <span class="namespace">AArch64</span> {</td></tr>
<tr><th id="369">369</th><td></td></tr>
<tr><th id="370">370</th><td><b>enum</b> <dfn class="type def" id="llvm::AArch64::ElementSizeType" title='llvm::AArch64::ElementSizeType' data-ref="llvm::AArch64::ElementSizeType">ElementSizeType</dfn> {</td></tr>
<tr><th id="371">371</th><td>  <dfn class="enum" id="llvm::AArch64::ElementSizeType::ElementSizeMask" title='llvm::AArch64::ElementSizeType::ElementSizeMask' data-ref="llvm::AArch64::ElementSizeType::ElementSizeMask">ElementSizeMask</dfn> = <a class="macro" href="#364" title="(0x7)" data-ref="_M/TSFLAG_ELEMENT_SIZE_TYPE">TSFLAG_ELEMENT_SIZE_TYPE</a>(<var>0x7</var>),</td></tr>
<tr><th id="372">372</th><td>  <dfn class="enum" id="llvm::AArch64::ElementSizeType::ElementSizeNone" title='llvm::AArch64::ElementSizeType::ElementSizeNone' data-ref="llvm::AArch64::ElementSizeType::ElementSizeNone">ElementSizeNone</dfn> = <a class="macro" href="#364" title="(0x0)" data-ref="_M/TSFLAG_ELEMENT_SIZE_TYPE">TSFLAG_ELEMENT_SIZE_TYPE</a>(<var>0x0</var>),</td></tr>
<tr><th id="373">373</th><td>  <dfn class="enum" id="llvm::AArch64::ElementSizeType::ElementSizeB" title='llvm::AArch64::ElementSizeType::ElementSizeB' data-ref="llvm::AArch64::ElementSizeType::ElementSizeB">ElementSizeB</dfn>    = <a class="macro" href="#364" title="(0x1)" data-ref="_M/TSFLAG_ELEMENT_SIZE_TYPE">TSFLAG_ELEMENT_SIZE_TYPE</a>(<var>0x1</var>),</td></tr>
<tr><th id="374">374</th><td>  <dfn class="enum" id="llvm::AArch64::ElementSizeType::ElementSizeH" title='llvm::AArch64::ElementSizeType::ElementSizeH' data-ref="llvm::AArch64::ElementSizeType::ElementSizeH">ElementSizeH</dfn>    = <a class="macro" href="#364" title="(0x2)" data-ref="_M/TSFLAG_ELEMENT_SIZE_TYPE">TSFLAG_ELEMENT_SIZE_TYPE</a>(<var>0x2</var>),</td></tr>
<tr><th id="375">375</th><td>  <dfn class="enum" id="llvm::AArch64::ElementSizeType::ElementSizeS" title='llvm::AArch64::ElementSizeType::ElementSizeS' data-ref="llvm::AArch64::ElementSizeType::ElementSizeS">ElementSizeS</dfn>    = <a class="macro" href="#364" title="(0x3)" data-ref="_M/TSFLAG_ELEMENT_SIZE_TYPE">TSFLAG_ELEMENT_SIZE_TYPE</a>(<var>0x3</var>),</td></tr>
<tr><th id="376">376</th><td>  <dfn class="enum" id="llvm::AArch64::ElementSizeType::ElementSizeD" title='llvm::AArch64::ElementSizeType::ElementSizeD' data-ref="llvm::AArch64::ElementSizeType::ElementSizeD">ElementSizeD</dfn>    = <a class="macro" href="#364" title="(0x4)" data-ref="_M/TSFLAG_ELEMENT_SIZE_TYPE">TSFLAG_ELEMENT_SIZE_TYPE</a>(<var>0x4</var>),</td></tr>
<tr><th id="377">377</th><td>};</td></tr>
<tr><th id="378">378</th><td></td></tr>
<tr><th id="379">379</th><td><b>enum</b> <dfn class="type def" id="llvm::AArch64::DestructiveInstType" title='llvm::AArch64::DestructiveInstType' data-ref="llvm::AArch64::DestructiveInstType">DestructiveInstType</dfn> {</td></tr>
<tr><th id="380">380</th><td>  <dfn class="enum" id="llvm::AArch64::DestructiveInstType::DestructiveInstTypeMask" title='llvm::AArch64::DestructiveInstType::DestructiveInstTypeMask' data-ref="llvm::AArch64::DestructiveInstType::DestructiveInstTypeMask">DestructiveInstTypeMask</dfn> = <a class="macro" href="#365" title="((0x1) &lt;&lt; 3)" data-ref="_M/TSFLAG_DESTRUCTIVE_INST_TYPE">TSFLAG_DESTRUCTIVE_INST_TYPE</a>(<var>0x1</var>),</td></tr>
<tr><th id="381">381</th><td>  <dfn class="enum" id="llvm::AArch64::DestructiveInstType::NotDestructive" title='llvm::AArch64::DestructiveInstType::NotDestructive' data-ref="llvm::AArch64::DestructiveInstType::NotDestructive">NotDestructive</dfn>          = <a class="macro" href="#365" title="((0x0) &lt;&lt; 3)" data-ref="_M/TSFLAG_DESTRUCTIVE_INST_TYPE">TSFLAG_DESTRUCTIVE_INST_TYPE</a>(<var>0x0</var>),</td></tr>
<tr><th id="382">382</th><td>  <dfn class="enum" id="llvm::AArch64::DestructiveInstType::Destructive" title='llvm::AArch64::DestructiveInstType::Destructive' data-ref="llvm::AArch64::DestructiveInstType::Destructive">Destructive</dfn>             = <a class="macro" href="#365" title="((0x1) &lt;&lt; 3)" data-ref="_M/TSFLAG_DESTRUCTIVE_INST_TYPE">TSFLAG_DESTRUCTIVE_INST_TYPE</a>(<var>0x1</var>),</td></tr>
<tr><th id="383">383</th><td>};</td></tr>
<tr><th id="384">384</th><td></td></tr>
<tr><th id="385">385</th><td><u>#undef <a class="macro" href="#364" data-ref="_M/TSFLAG_ELEMENT_SIZE_TYPE">TSFLAG_ELEMENT_SIZE_TYPE</a></u></td></tr>
<tr><th id="386">386</th><td><u>#undef <a class="macro" href="#365" data-ref="_M/TSFLAG_DESTRUCTIVE_INST_TYPE">TSFLAG_DESTRUCTIVE_INST_TYPE</a></u></td></tr>
<tr><th id="387">387</th><td>}</td></tr>
<tr><th id="388">388</th><td></td></tr>
<tr><th id="389">389</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="390">390</th><td></td></tr>
<tr><th id="391">391</th><td><u>#<span data-ppcond="13">endif</span></u></td></tr>
<tr><th id="392">392</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='AArch64A57FPLoadBalancing.cpp.html'>llvm/llvm/lib/Target/AArch64/AArch64A57FPLoadBalancing.cpp</a><br/>Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
