{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1546743792920 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1546743792921 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 06 10:03:11 2019 " "Processing started: Sun Jan 06 10:03:11 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1546743792921 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1546743792921 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DCT2D64P -c DCT2D64P " "Command: quartus_map --read_settings_files=on --write_settings_files=off DCT2D64P -c DCT2D64P" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1546743792922 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1546743793749 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "cnt_clk CNT_Clk testB_ODD.v(4) " "Verilog HDL Declaration information at testB_ODD.v(4): object \"cnt_clk\" differs only in case from object \"CNT_Clk\" in the same scope" {  } { { "testB_ODD.v" "" { Text "D:/Quartus 1/Lab8/testB_ODD.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1546743793855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testb_odd.v 1 1 " "Found 1 design units, including 1 entities, in source file testb_odd.v" { { "Info" "ISGN_ENTITY_NAME" "1 Test_DCT_ODD " "Found entity 1: Test_DCT_ODD" {  } { { "testB_ODD.v" "" { Text "D:/Quartus 1/Lab8/testB_ODD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1546743793859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1546743793859 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "cnt_clk CNT_Clk testB_EVEN.v(4) " "Verilog HDL Declaration information at testB_EVEN.v(4): object \"cnt_clk\" differs only in case from object \"CNT_Clk\" in the same scope" {  } { { "testB_EVEN.v" "" { Text "D:/Quartus 1/Lab8/testB_EVEN.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1546743793865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testb_even.v 1 1 " "Found 1 design units, including 1 entities, in source file testb_even.v" { { "Info" "ISGN_ENTITY_NAME" "1 Test_DCT_EVEN " "Found entity 1: Test_DCT_EVEN" {  } { { "testB_EVEN.v" "" { Text "D:/Quartus 1/Lab8/testB_EVEN.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1546743793866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1546743793866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testb_dct2d.v 1 1 " "Found 1 design units, including 1 entities, in source file testb_dct2d.v" { { "Info" "ISGN_ENTITY_NAME" "1 testB_DCT2D " "Found entity 1: testB_DCT2D" {  } { { "testB_DCT2D.v" "" { Text "D:/Quartus 1/Lab8/testB_DCT2D.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1546743793873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1546743793873 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "cnt_clk CNT_Clk testB_DCT1D8P.v(4) " "Verilog HDL Declaration information at testB_DCT1D8P.v(4): object \"cnt_clk\" differs only in case from object \"CNT_Clk\" in the same scope" {  } { { "testB_DCT1D8P.v" "" { Text "D:/Quartus 1/Lab8/testB_DCT1D8P.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1546743793879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testb_dct1d8p.v 1 1 " "Found 1 design units, including 1 entities, in source file testb_dct1d8p.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_DCT1D8P " "Found entity 1: test_DCT1D8P" {  } { { "testB_DCT1D8P.v" "" { Text "D:/Quartus 1/Lab8/testB_DCT1D8P.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1546743793880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1546743793880 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "cnt_clk CNT_Clk testB_DCT1D.v(4) " "Verilog HDL Declaration information at testB_DCT1D.v(4): object \"cnt_clk\" differs only in case from object \"CNT_Clk\" in the same scope" {  } { { "testB_DCT1D.v" "" { Text "D:/Quartus 1/Lab8/testB_DCT1D.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1546743793886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testb_dct1d.v 1 1 " "Found 1 design units, including 1 entities, in source file testb_dct1d.v" { { "Info" "ISGN_ENTITY_NAME" "1 testB_DCT1D " "Found entity 1: testB_DCT1D" {  } { { "testB_DCT1D.v" "" { Text "D:/Quartus 1/Lab8/testB_DCT1D.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1546743793887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1546743793887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dct2d.v 1 1 " "Found 1 design units, including 1 entities, in source file dct2d.v" { { "Info" "ISGN_ENTITY_NAME" "1 DCT2D " "Found entity 1: DCT2D" {  } { { "DCT2D.v" "" { Text "D:/Quartus 1/Lab8/DCT2D.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1546743793894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1546743793894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dct1d8p.v 1 1 " "Found 1 design units, including 1 entities, in source file dct1d8p.v" { { "Info" "ISGN_ENTITY_NAME" "1 DCT1D8P " "Found entity 1: DCT1D8P" {  } { { "DCT1D8P.v" "" { Text "D:/Quartus 1/Lab8/DCT1D8P.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1546743793901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1546743793901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dct1d.v 1 1 " "Found 1 design units, including 1 entities, in source file dct1d.v" { { "Info" "ISGN_ENTITY_NAME" "1 DCT1D " "Found entity 1: DCT1D" {  } { { "DCT1D.v" "" { Text "D:/Quartus 1/Lab8/DCT1D.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1546743793910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1546743793910 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CNT_CLK cnt_clk DCT_ODD.v(7) " "Verilog HDL Declaration information at DCT_ODD.v(7): object \"CNT_CLK\" differs only in case from object \"cnt_clk\" in the same scope" {  } { { "DCT_ODD.v" "" { Text "D:/Quartus 1/Lab8/DCT_ODD.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1546743793915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dct_odd.v 1 1 " "Found 1 design units, including 1 entities, in source file dct_odd.v" { { "Info" "ISGN_ENTITY_NAME" "1 DCT_ODD " "Found entity 1: DCT_ODD" {  } { { "DCT_ODD.v" "" { Text "D:/Quartus 1/Lab8/DCT_ODD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1546743793915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1546743793915 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CNT_CLK cnt_clk DCT_EVEN.v(7) " "Verilog HDL Declaration information at DCT_EVEN.v(7): object \"CNT_CLK\" differs only in case from object \"cnt_clk\" in the same scope" {  } { { "DCT_EVEN.v" "" { Text "D:/Quartus 1/Lab8/DCT_EVEN.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1546743793920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dct_even.v 1 1 " "Found 1 design units, including 1 entities, in source file dct_even.v" { { "Info" "ISGN_ENTITY_NAME" "1 DCT_EVEN " "Found entity 1: DCT_EVEN" {  } { { "DCT_EVEN.v" "" { Text "D:/Quartus 1/Lab8/DCT_EVEN.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1546743793921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1546743793921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "convert.v 1 1 " "Found 1 design units, including 1 entities, in source file convert.v" { { "Info" "ISGN_ENTITY_NAME" "1 convert " "Found entity 1: convert" {  } { { "convert.v" "" { Text "D:/Quartus 1/Lab8/convert.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1546743793926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1546743793926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file cnt_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 Cnt_clk " "Found entity 1: Cnt_clk" {  } { { "Cnt_clk.v" "" { Text "D:/Quartus 1/Lab8/Cnt_clk.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1546743793932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1546743793932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Buffer " "Found entity 1: Buffer" {  } { { "Buffer.v" "" { Text "D:/Quartus 1/Lab8/Buffer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1546743793937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1546743793937 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c testB_EVEN.v(13) " "Verilog HDL Implicit Net warning at testB_EVEN.v(13): created implicit net for \"c\"" {  } { { "testB_EVEN.v" "" { Text "D:/Quartus 1/Lab8/testB_EVEN.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1546743793937 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DCT2D " "Elaborating entity \"DCT2D\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1546743794011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Cnt_clk Cnt_clk:cnt_clk1 " "Elaborating entity \"Cnt_clk\" for hierarchy \"Cnt_clk:cnt_clk1\"" {  } { { "DCT2D.v" "cnt_clk1" { Text "D:/Quartus 1/Lab8/DCT2D.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1546743794509 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Cnt_clk.v(16) " "Verilog HDL assignment warning at Cnt_clk.v(16): truncated value with size 32 to match size of target (4)" {  } { { "Cnt_clk.v" "" { Text "D:/Quartus 1/Lab8/Cnt_clk.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1546743794510 "|DCT2D|Cnt_clk:cnt_clk1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DCT1D DCT1D:DD1 " "Elaborating entity \"DCT1D\" for hierarchy \"DCT1D:DD1\"" {  } { { "DCT2D.v" "DD1" { Text "D:/Quartus 1/Lab8/DCT2D.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1546743794553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DCT1D8P DCT1D:DD1\|DCT1D8P:D1 " "Elaborating entity \"DCT1D8P\" for hierarchy \"DCT1D:DD1\|DCT1D8P:D1\"" {  } { { "DCT1D.v" "D1" { Text "D:/Quartus 1/Lab8/DCT1D.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1546743794808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DCT_ODD DCT1D:DD1\|DCT1D8P:D1\|DCT_ODD:odd0 " "Elaborating entity \"DCT_ODD\" for hierarchy \"DCT1D:DD1\|DCT1D8P:D1\|DCT_ODD:odd0\"" {  } { { "DCT1D8P.v" "odd0" { Text "D:/Quartus 1/Lab8/DCT1D8P.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1546743794903 ""}
{ "Error" "EVRFX_VERI_UNSUPPORTED_REAL" "DCT_ODD.v(46) " "Verilog HDL unsupported feature error at DCT_ODD.v(46): real variable data type values are not supported" {  } { { "DCT_ODD.v" "" { Text "D:/Quartus 1/Lab8/DCT_ODD.v" 46 0 0 } }  } 0 10172 "Verilog HDL unsupported feature error at %1!s!: real variable data type values are not supported" 0 0 "" 0 -1 1546743794907 ""}
{ "Error" "EVRFX_VERI_UNSUPPORTED_USE_OF_REAL_NUMBER" "DCT_ODD.v(46) " "Verilog HDL unsupported feature error at DCT_ODD.v(46): real numbers are not supported" {  } { { "DCT_ODD.v" "" { Text "D:/Quartus 1/Lab8/DCT_ODD.v" 46 0 0 } }  } 0 10127 "Verilog HDL unsupported feature error at %1!s!: real numbers are not supported" 0 0 "" 0 -1 1546743794908 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "DCT1D:DD1\|DCT1D8P:D1\|DCT_ODD:odd0 " "Can't elaborate user hierarchy \"DCT1D:DD1\|DCT1D8P:D1\|DCT_ODD:odd0\"" {  } { { "DCT1D8P.v" "odd0" { Text "D:/Quartus 1/Lab8/DCT1D8P.v" 26 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "" 0 -1 1546743794920 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Quartus 1/Lab8/output_files/DCT2D64P.map.smsg " "Generated suppressed messages file D:/Quartus 1/Lab8/output_files/DCT2D64P.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1546743794997 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 2 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 3 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "380 " "Peak virtual memory: 380 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1546743795170 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Jan 06 10:03:15 2019 " "Processing ended: Sun Jan 06 10:03:15 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1546743795170 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1546743795170 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1546743795170 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1546743795170 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 2 s " "Quartus II Full Compilation was unsuccessful. 5 errors, 2 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1546743795849 ""}
