

================================================================
== Vivado HLS Report for 'layer6'
================================================================
* Date:           Fri Dec 15 20:47:32 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        FSRCNN_V1
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.737|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+----------+-------+----------+---------+
    |      Latency     |     Interval     | Pipeline|
    |  min  |    max   |  min  |    max   |   Type  |
    +-------+----------+-------+----------+---------+
    |  57223|  34168663|  57223|  34168663|   none  |
    +-------+----------+-------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------+--------+----------+---------------+-----------+-----------+------+----------+
        |                          |      Latency      |   Iteration   |  Initiation Interval  | Trip |          |
        |         Loop Name        |   min  |    max   |    Latency    |  achieved |   target  | Count| Pipelined|
        +--------------------------+--------+----------+---------------+-----------+-----------+------+----------+
        |- Loop 1                  |   57222|  34168662|  867 ~ 517707 |          -|          -|    66|    no    |
        | + Loop 1.1               |      64|        64|              1|          1|          1|    64|    yes   |
        | + Loop 1.2               |      64|        64|              1|          1|          1|    64|    yes   |
        | + Loop 1.3               |      64|        64|              1|          1|          1|    64|    yes   |
        | + Loop 1.4               |      64|        64|              1|          1|          1|    64|    yes   |
        | + Loop 1.5               |      64|        64|              1|          1|          1|    64|    yes   |
        | + Loop 1.6               |      64|        64|              1|          1|          1|    64|    yes   |
        | + Loop 1.7               |      64|        64|              1|          1|          1|    64|    yes   |
        | + Loop 1.8               |      64|        64|              1|          1|          1|    64|    yes   |
        | + Loop 1.9               |      64|        64|              1|          1|          1|    64|    yes   |
        | + Loop 1.10              |      64|        64|              1|          1|          1|    64|    yes   |
        | + Loop 1.11              |      64|        64|              1|          1|          1|    64|    yes   |
        | + Loop 1.12              |      64|        64|              1|          1|          1|    64|    yes   |
        | + Loop 1.13              |      72|      8016|    6 ~ 668    |          -|          -|    12|    no    |
        |  ++ Loop 1.13.1          |     268|       268|            134|          -|          -|     2|    no    |
        |   +++ Loop 1.13.1.1      |     132|       132|              2|          -|          -|    66|    no    |
        |  ++ Loop 1.13.2          |      64|        64|              1|          -|          -|    64|    no    |
        |  ++ Loop 1.13.3          |      64|        64|              1|          -|          -|    64|    no    |
        |  ++ Loop 1.13.4          |     132|       132|              2|          -|          -|    66|    no    |
        |  ++ Loop 1.13.5          |     132|       132|              2|          -|          -|    66|    no    |
        | + Loop 1.14              |  260064|    508896| 21672 ~ 42408 |          -|          -|    12|    no    |
        |  ++ Loop 1.14.1          |   21348|     42084|  1779 ~ 3507  |          -|          -|    12|    no    |
        |   +++ Loop 1.14.1.1      |      27|        27|              3|          -|          -|     9|    no    |
        |   +++ Loop 1.14.1.2      |     402|       402|            134|          -|          -|     3|    no    |
        |    ++++ Loop 1.14.1.2.1  |     132|       132|              2|          -|          -|    66|    no    |
        |   +++ Loop 1.14.1.3      |     192|       192|              3|          -|          -|    64|    no    |
        |  ++ Loop 1.14.2          |     320|       320|              5|          -|          -|    64|    no    |
        +--------------------------+--------+----------+---------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 1
  * Pipeline-2: initiation interval (II) = 1, depth = 1
  * Pipeline-3: initiation interval (II) = 1, depth = 1
  * Pipeline-4: initiation interval (II) = 1, depth = 1
  * Pipeline-5: initiation interval (II) = 1, depth = 1
  * Pipeline-6: initiation interval (II) = 1, depth = 1
  * Pipeline-7: initiation interval (II) = 1, depth = 1
  * Pipeline-8: initiation interval (II) = 1, depth = 1
  * Pipeline-9: initiation interval (II) = 1, depth = 1
  * Pipeline-10: initiation interval (II) = 1, depth = 1
  * Pipeline-11: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 56
* Pipeline : 12
  Pipeline-0 : II = 1, D = 1, States = { 3 }
  Pipeline-1 : II = 1, D = 1, States = { 5 }
  Pipeline-2 : II = 1, D = 1, States = { 7 }
  Pipeline-3 : II = 1, D = 1, States = { 9 }
  Pipeline-4 : II = 1, D = 1, States = { 11 }
  Pipeline-5 : II = 1, D = 1, States = { 13 }
  Pipeline-6 : II = 1, D = 1, States = { 15 }
  Pipeline-7 : II = 1, D = 1, States = { 17 }
  Pipeline-8 : II = 1, D = 1, States = { 19 }
  Pipeline-9 : II = 1, D = 1, States = { 21 }
  Pipeline-10 : II = 1, D = 1, States = { 23 }
  Pipeline-11 : II = 1, D = 1, States = { 25 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 3 
4 --> 5 
5 --> 6 5 
6 --> 7 
7 --> 8 7 
8 --> 9 
9 --> 10 9 
10 --> 11 
11 --> 12 11 
12 --> 13 
13 --> 14 13 
14 --> 15 
15 --> 16 15 
16 --> 17 
17 --> 18 17 
18 --> 19 
19 --> 20 19 
20 --> 21 
21 --> 22 21 
22 --> 23 
23 --> 24 23 
24 --> 25 
25 --> 26 25 
26 --> 27 
27 --> 28 39 
28 --> 29 32 31 
29 --> 30 28 
30 --> 29 
31 --> 32 31 
32 --> 34 33 
33 --> 34 33 
34 --> 35 
35 --> 36 37 
36 --> 35 
37 --> 38 27 
38 --> 37 
39 --> 40 2 
40 --> 51 41 
41 --> 42 44 
42 --> 43 
43 --> 41 
44 --> 47 45 
45 --> 46 44 
46 --> 45 
47 --> 48 
48 --> 49 40 
49 --> 50 
50 --> 48 
51 --> 52 
52 --> 53 39 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 52 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %corr6_out_V_dest_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str510, i32 0, i32 0, [1 x i8]* @p_str511, [1 x i8]* @p_str512, [1 x i8]* @p_str513, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str514, [1 x i8]* @p_str515)"   --->   Operation 57 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %corr6_out_V_id_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str503, i32 0, i32 0, [1 x i8]* @p_str504, [1 x i8]* @p_str505, [1 x i8]* @p_str506, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str507, [1 x i8]* @p_str508)"   --->   Operation 58 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %corr6_out_V_last_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str496, i32 0, i32 0, [1 x i8]* @p_str497, [1 x i8]* @p_str498, [1 x i8]* @p_str499, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str500, [1 x i8]* @p_str501)"   --->   Operation 59 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %corr6_out_V_user_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str489, i32 0, i32 0, [1 x i8]* @p_str490, [1 x i8]* @p_str491, [1 x i8]* @p_str492, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str493, [1 x i8]* @p_str494)"   --->   Operation 60 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %corr6_out_V_keep_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str482, i32 0, i32 0, [1 x i8]* @p_str483, [1 x i8]* @p_str484, [1 x i8]* @p_str485, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str486, [1 x i8]* @p_str487)"   --->   Operation 61 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %corr6_out_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str475, i32 0, i32 0, [1 x i8]* @p_str476, [1 x i8]* @p_str477, [1 x i8]* @p_str478, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str479, [1 x i8]* @p_str480)"   --->   Operation 62 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %corr6_out_V_valid_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str468, i32 0, i32 0, [1 x i8]* @p_str469, [1 x i8]* @p_str470, [1 x i8]* @p_str471, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str472, [1 x i8]* @p_str473)"   --->   Operation 63 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %corr5_out_V_dest_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str461, i32 0, i32 0, [1 x i8]* @p_str462, [1 x i8]* @p_str463, [1 x i8]* @p_str464, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str465, [1 x i8]* @p_str466)"   --->   Operation 64 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %corr5_out_V_id_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str454, i32 0, i32 0, [1 x i8]* @p_str455, [1 x i8]* @p_str456, [1 x i8]* @p_str457, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str458, [1 x i8]* @p_str459)"   --->   Operation 65 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %corr5_out_V_last_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str447, i32 0, i32 0, [1 x i8]* @p_str448, [1 x i8]* @p_str449, [1 x i8]* @p_str450, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str451, [1 x i8]* @p_str452)"   --->   Operation 66 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %corr5_out_V_user_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str440, i32 0, i32 0, [1 x i8]* @p_str441, [1 x i8]* @p_str442, [1 x i8]* @p_str443, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str444, [1 x i8]* @p_str445)"   --->   Operation 67 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %corr5_out_V_keep_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str433, i32 0, i32 0, [1 x i8]* @p_str434, [1 x i8]* @p_str435, [1 x i8]* @p_str436, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str437, [1 x i8]* @p_str438)"   --->   Operation 68 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %corr5_out_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str426, i32 0, i32 0, [1 x i8]* @p_str427, [1 x i8]* @p_str428, [1 x i8]* @p_str429, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str430, [1 x i8]* @p_str431)"   --->   Operation 69 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %corr5_out_V_valid_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str419, i32 0, i32 0, [1 x i8]* @p_str420, [1 x i8]* @p_str421, [1 x i8]* @p_str422, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str423, [1 x i8]* @p_str424)"   --->   Operation 70 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%subfilter_layer_V = alloca [9 x i12], align 2" [FSRCNN_V1/FSRCNN.cpp:802]   --->   Operation 71 'alloca' 'subfilter_layer_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%correlate_img = alloca [64 x i12], align 2"   --->   Operation 72 'alloca' 'correlate_img' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%img_channel_valid_V = alloca [2376 x i1], align 1" [FSRCNN_V1/FSRCNN.cpp:805]   --->   Operation 73 'alloca' 'img_channel_valid_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%img_channel_data_V = alloca [2376 x i12], align 2" [FSRCNN_V1/FSRCNN.cpp:805]   --->   Operation 74 'alloca' 'img_channel_data_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%img_channel_keep_V = alloca [2376 x i4], align 1" [FSRCNN_V1/FSRCNN.cpp:805]   --->   Operation 75 'alloca' 'img_channel_keep_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%img_channel_user_V = alloca [2376 x i1], align 1" [FSRCNN_V1/FSRCNN.cpp:805]   --->   Operation 76 'alloca' 'img_channel_user_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%img_channel_last_V = alloca [2376 x i1], align 1" [FSRCNN_V1/FSRCNN.cpp:805]   --->   Operation 77 'alloca' 'img_channel_last_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%img_channel_id_V = alloca [2376 x i1], align 1" [FSRCNN_V1/FSRCNN.cpp:805]   --->   Operation 78 'alloca' 'img_channel_id_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%img_channel_dest_V = alloca [2376 x i1], align 1" [FSRCNN_V1/FSRCNN.cpp:805]   --->   Operation 79 'alloca' 'img_channel_dest_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%channel_from_prev_ou = alloca [5508 x i12], align 2" [FSRCNN_V1/FSRCNN.cpp:806]   --->   Operation 80 'alloca' 'channel_from_prev_ou' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%out_layer_0_valid_V = alloca [64 x i1], align 1" [FSRCNN_V1/FSRCNN.cpp:809]   --->   Operation 81 'alloca' 'out_layer_0_valid_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%out_layer_1_valid_V = alloca [64 x i1], align 1" [FSRCNN_V1/FSRCNN.cpp:809]   --->   Operation 82 'alloca' 'out_layer_1_valid_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%out_layer_2_valid_V = alloca [64 x i1], align 1" [FSRCNN_V1/FSRCNN.cpp:809]   --->   Operation 83 'alloca' 'out_layer_2_valid_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%out_layer_3_valid_V = alloca [64 x i1], align 1" [FSRCNN_V1/FSRCNN.cpp:809]   --->   Operation 84 'alloca' 'out_layer_3_valid_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%out_layer_4_valid_V = alloca [64 x i1], align 1" [FSRCNN_V1/FSRCNN.cpp:809]   --->   Operation 85 'alloca' 'out_layer_4_valid_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%out_layer_5_valid_V = alloca [64 x i1], align 1" [FSRCNN_V1/FSRCNN.cpp:809]   --->   Operation 86 'alloca' 'out_layer_5_valid_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%out_layer_6_valid_V = alloca [64 x i1], align 1" [FSRCNN_V1/FSRCNN.cpp:809]   --->   Operation 87 'alloca' 'out_layer_6_valid_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%out_layer_7_valid_V = alloca [64 x i1], align 1" [FSRCNN_V1/FSRCNN.cpp:809]   --->   Operation 88 'alloca' 'out_layer_7_valid_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%out_layer_8_valid_V = alloca [64 x i1], align 1" [FSRCNN_V1/FSRCNN.cpp:809]   --->   Operation 89 'alloca' 'out_layer_8_valid_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%out_layer_9_valid_V = alloca [64 x i1], align 1" [FSRCNN_V1/FSRCNN.cpp:809]   --->   Operation 90 'alloca' 'out_layer_9_valid_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%out_layer_10_valid_s = alloca [64 x i1], align 1" [FSRCNN_V1/FSRCNN.cpp:809]   --->   Operation 91 'alloca' 'out_layer_10_valid_s' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%out_layer_11_valid_s = alloca [64 x i1], align 1" [FSRCNN_V1/FSRCNN.cpp:809]   --->   Operation 92 'alloca' 'out_layer_11_valid_s' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%out_layer_0_data_V = alloca [64 x i12], align 2" [FSRCNN_V1/FSRCNN.cpp:809]   --->   Operation 93 'alloca' 'out_layer_0_data_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%out_layer_1_data_V = alloca [64 x i12], align 2" [FSRCNN_V1/FSRCNN.cpp:809]   --->   Operation 94 'alloca' 'out_layer_1_data_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%out_layer_2_data_V = alloca [64 x i12], align 2" [FSRCNN_V1/FSRCNN.cpp:809]   --->   Operation 95 'alloca' 'out_layer_2_data_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%out_layer_3_data_V = alloca [64 x i12], align 2" [FSRCNN_V1/FSRCNN.cpp:809]   --->   Operation 96 'alloca' 'out_layer_3_data_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%out_layer_4_data_V = alloca [64 x i12], align 2" [FSRCNN_V1/FSRCNN.cpp:809]   --->   Operation 97 'alloca' 'out_layer_4_data_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%out_layer_5_data_V = alloca [64 x i12], align 2" [FSRCNN_V1/FSRCNN.cpp:809]   --->   Operation 98 'alloca' 'out_layer_5_data_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%out_layer_6_data_V = alloca [64 x i12], align 2" [FSRCNN_V1/FSRCNN.cpp:809]   --->   Operation 99 'alloca' 'out_layer_6_data_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%out_layer_7_data_V = alloca [64 x i12], align 2" [FSRCNN_V1/FSRCNN.cpp:809]   --->   Operation 100 'alloca' 'out_layer_7_data_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%out_layer_8_data_V = alloca [64 x i12], align 2" [FSRCNN_V1/FSRCNN.cpp:809]   --->   Operation 101 'alloca' 'out_layer_8_data_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%out_layer_9_data_V = alloca [64 x i12], align 2" [FSRCNN_V1/FSRCNN.cpp:809]   --->   Operation 102 'alloca' 'out_layer_9_data_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%out_layer_10_data_V = alloca [64 x i12], align 2" [FSRCNN_V1/FSRCNN.cpp:809]   --->   Operation 103 'alloca' 'out_layer_10_data_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%out_layer_11_data_V = alloca [64 x i12], align 2" [FSRCNN_V1/FSRCNN.cpp:809]   --->   Operation 104 'alloca' 'out_layer_11_data_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_1 : Operation 105 [1/1] (1.76ns)   --->   "br label %.preheader371" [FSRCNN_V1/FSRCNN.cpp:807]   --->   Operation 105 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.46>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%row_idx_0 = phi i7 [ %row_idx, %hls_label_26_end ], [ 0, %arrayctor.loop1.preheader ]"   --->   Operation 106 'phi' 'row_idx_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (1.48ns)   --->   "%icmp_ln807 = icmp eq i7 %row_idx_0, -62" [FSRCNN_V1/FSRCNN.cpp:807]   --->   Operation 107 'icmp' 'icmp_ln807' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 66, i64 66, i64 66)"   --->   Operation 108 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (1.87ns)   --->   "%row_idx = add i7 %row_idx_0, 1" [FSRCNN_V1/FSRCNN.cpp:807]   --->   Operation 109 'add' 'row_idx' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "br i1 %icmp_ln807, label %24, label %hls_label_26_begin" [FSRCNN_V1/FSRCNN.cpp:807]   --->   Operation 110 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str43)" [FSRCNN_V1/FSRCNN.cpp:808]   --->   Operation 111 'specregionbegin' 'tmp' <Predicate = (!icmp_ln807)> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str45)" [FSRCNN_V1/FSRCNN.cpp:817]   --->   Operation 112 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln807)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (1.76ns)   --->   "br label %0" [FSRCNN_V1/FSRCNN.cpp:819]   --->   Operation 113 'br' <Predicate = (!icmp_ln807)> <Delay = 1.76>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "ret void" [FSRCNN_V1/FSRCNN.cpp:933]   --->   Operation 114 'ret' <Predicate = (icmp_ln807)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%j_0_0 = phi i7 [ 0, %hls_label_26_begin ], [ %add_ln819, %hls_label_28 ]" [FSRCNN_V1/FSRCNN.cpp:819]   --->   Operation 115 'phi' 'j_0_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (1.48ns)   --->   "%icmp_ln819 = icmp eq i7 %j_0_0, -64" [FSRCNN_V1/FSRCNN.cpp:819]   --->   Operation 116 'icmp' 'icmp_ln819' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 117 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (1.87ns)   --->   "%add_ln819 = add i7 %j_0_0, 1" [FSRCNN_V1/FSRCNN.cpp:819]   --->   Operation 118 'add' 'add_ln819' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "br i1 %icmp_ln819, label %hls_label_27, label %hls_label_28" [FSRCNN_V1/FSRCNN.cpp:819]   --->   Operation 119 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_13 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str46)" [FSRCNN_V1/FSRCNN.cpp:819]   --->   Operation 120 'specregionbegin' 'tmp_13' <Predicate = (!icmp_ln819)> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str17) nounwind" [FSRCNN_V1/FSRCNN.cpp:820]   --->   Operation 121 'specpipeline' <Predicate = (!icmp_ln819)> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln821 = zext i7 %j_0_0 to i64" [FSRCNN_V1/FSRCNN.cpp:821]   --->   Operation 122 'zext' 'zext_ln821' <Predicate = (!icmp_ln819)> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%out_layer_0_data_V_s = getelementptr [64 x i12]* %out_layer_0_data_V, i64 0, i64 %zext_ln821" [FSRCNN_V1/FSRCNN.cpp:821]   --->   Operation 123 'getelementptr' 'out_layer_0_data_V_s' <Predicate = (!icmp_ln819)> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (2.32ns)   --->   "store i12 0, i12* %out_layer_0_data_V_s, align 2" [FSRCNN_V1/FSRCNN.cpp:821]   --->   Operation 124 'store' <Predicate = (!icmp_ln819)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%empty_54 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str46, i32 %tmp_13)" [FSRCNN_V1/FSRCNN.cpp:822]   --->   Operation 125 'specregionend' 'empty_54' <Predicate = (!icmp_ln819)> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "br label %0" [FSRCNN_V1/FSRCNN.cpp:819]   --->   Operation 126 'br' <Predicate = (!icmp_ln819)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.76>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str45, i32 %tmp_s)" [FSRCNN_V1/FSRCNN.cpp:823]   --->   Operation 127 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_12 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str45)" [FSRCNN_V1/FSRCNN.cpp:817]   --->   Operation 128 'specregionbegin' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 129 [1/1] (1.76ns)   --->   "br label %1" [FSRCNN_V1/FSRCNN.cpp:819]   --->   Operation 129 'br' <Predicate = true> <Delay = 1.76>

State 5 <SV = 4> <Delay = 2.32>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%j_0_1 = phi i7 [ 0, %hls_label_27 ], [ %add_ln819_1, %hls_label_281 ]" [FSRCNN_V1/FSRCNN.cpp:819]   --->   Operation 130 'phi' 'j_0_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 131 [1/1] (1.48ns)   --->   "%icmp_ln819_1 = icmp eq i7 %j_0_1, -64" [FSRCNN_V1/FSRCNN.cpp:819]   --->   Operation 131 'icmp' 'icmp_ln819_1' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 132 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 133 [1/1] (1.87ns)   --->   "%add_ln819_1 = add i7 %j_0_1, 1" [FSRCNN_V1/FSRCNN.cpp:819]   --->   Operation 133 'add' 'add_ln819_1' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "br i1 %icmp_ln819_1, label %hls_label_271, label %hls_label_281" [FSRCNN_V1/FSRCNN.cpp:819]   --->   Operation 134 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_15 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str46)" [FSRCNN_V1/FSRCNN.cpp:819]   --->   Operation 135 'specregionbegin' 'tmp_15' <Predicate = (!icmp_ln819_1)> <Delay = 0.00>
ST_5 : Operation 136 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str17) nounwind" [FSRCNN_V1/FSRCNN.cpp:820]   --->   Operation 136 'specpipeline' <Predicate = (!icmp_ln819_1)> <Delay = 0.00>
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln821_1 = zext i7 %j_0_1 to i64" [FSRCNN_V1/FSRCNN.cpp:821]   --->   Operation 137 'zext' 'zext_ln821_1' <Predicate = (!icmp_ln819_1)> <Delay = 0.00>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "%out_layer_1_data_V_s = getelementptr [64 x i12]* %out_layer_1_data_V, i64 0, i64 %zext_ln821_1" [FSRCNN_V1/FSRCNN.cpp:821]   --->   Operation 138 'getelementptr' 'out_layer_1_data_V_s' <Predicate = (!icmp_ln819_1)> <Delay = 0.00>
ST_5 : Operation 139 [1/1] (2.32ns)   --->   "store i12 0, i12* %out_layer_1_data_V_s, align 2" [FSRCNN_V1/FSRCNN.cpp:821]   --->   Operation 139 'store' <Predicate = (!icmp_ln819_1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "%empty_56 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str46, i32 %tmp_15)" [FSRCNN_V1/FSRCNN.cpp:822]   --->   Operation 140 'specregionend' 'empty_56' <Predicate = (!icmp_ln819_1)> <Delay = 0.00>
ST_5 : Operation 141 [1/1] (0.00ns)   --->   "br label %1" [FSRCNN_V1/FSRCNN.cpp:819]   --->   Operation 141 'br' <Predicate = (!icmp_ln819_1)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.76>
ST_6 : Operation 142 [1/1] (0.00ns)   --->   "%empty_55 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str45, i32 %tmp_12)" [FSRCNN_V1/FSRCNN.cpp:823]   --->   Operation 142 'specregionend' 'empty_55' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_14 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str45)" [FSRCNN_V1/FSRCNN.cpp:817]   --->   Operation 143 'specregionbegin' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 144 [1/1] (1.76ns)   --->   "br label %2" [FSRCNN_V1/FSRCNN.cpp:819]   --->   Operation 144 'br' <Predicate = true> <Delay = 1.76>

State 7 <SV = 6> <Delay = 2.32>
ST_7 : Operation 145 [1/1] (0.00ns)   --->   "%j_0_2 = phi i7 [ 0, %hls_label_271 ], [ %add_ln819_2, %hls_label_282 ]" [FSRCNN_V1/FSRCNN.cpp:819]   --->   Operation 145 'phi' 'j_0_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 146 [1/1] (1.48ns)   --->   "%icmp_ln819_2 = icmp eq i7 %j_0_2, -64" [FSRCNN_V1/FSRCNN.cpp:819]   --->   Operation 146 'icmp' 'icmp_ln819_2' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 147 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 147 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 148 [1/1] (1.87ns)   --->   "%add_ln819_2 = add i7 %j_0_2, 1" [FSRCNN_V1/FSRCNN.cpp:819]   --->   Operation 148 'add' 'add_ln819_2' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 149 [1/1] (0.00ns)   --->   "br i1 %icmp_ln819_2, label %hls_label_272, label %hls_label_282" [FSRCNN_V1/FSRCNN.cpp:819]   --->   Operation 149 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_17 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str46)" [FSRCNN_V1/FSRCNN.cpp:819]   --->   Operation 150 'specregionbegin' 'tmp_17' <Predicate = (!icmp_ln819_2)> <Delay = 0.00>
ST_7 : Operation 151 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str17) nounwind" [FSRCNN_V1/FSRCNN.cpp:820]   --->   Operation 151 'specpipeline' <Predicate = (!icmp_ln819_2)> <Delay = 0.00>
ST_7 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln821_2 = zext i7 %j_0_2 to i64" [FSRCNN_V1/FSRCNN.cpp:821]   --->   Operation 152 'zext' 'zext_ln821_2' <Predicate = (!icmp_ln819_2)> <Delay = 0.00>
ST_7 : Operation 153 [1/1] (0.00ns)   --->   "%out_layer_2_data_V_s = getelementptr [64 x i12]* %out_layer_2_data_V, i64 0, i64 %zext_ln821_2" [FSRCNN_V1/FSRCNN.cpp:821]   --->   Operation 153 'getelementptr' 'out_layer_2_data_V_s' <Predicate = (!icmp_ln819_2)> <Delay = 0.00>
ST_7 : Operation 154 [1/1] (2.32ns)   --->   "store i12 0, i12* %out_layer_2_data_V_s, align 2" [FSRCNN_V1/FSRCNN.cpp:821]   --->   Operation 154 'store' <Predicate = (!icmp_ln819_2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_7 : Operation 155 [1/1] (0.00ns)   --->   "%empty_58 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str46, i32 %tmp_17)" [FSRCNN_V1/FSRCNN.cpp:822]   --->   Operation 155 'specregionend' 'empty_58' <Predicate = (!icmp_ln819_2)> <Delay = 0.00>
ST_7 : Operation 156 [1/1] (0.00ns)   --->   "br label %2" [FSRCNN_V1/FSRCNN.cpp:819]   --->   Operation 156 'br' <Predicate = (!icmp_ln819_2)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 1.76>
ST_8 : Operation 157 [1/1] (0.00ns)   --->   "%empty_57 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str45, i32 %tmp_14)" [FSRCNN_V1/FSRCNN.cpp:823]   --->   Operation 157 'specregionend' 'empty_57' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_16 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str45)" [FSRCNN_V1/FSRCNN.cpp:817]   --->   Operation 158 'specregionbegin' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 159 [1/1] (1.76ns)   --->   "br label %3" [FSRCNN_V1/FSRCNN.cpp:819]   --->   Operation 159 'br' <Predicate = true> <Delay = 1.76>

State 9 <SV = 8> <Delay = 2.32>
ST_9 : Operation 160 [1/1] (0.00ns)   --->   "%j_0_3 = phi i7 [ 0, %hls_label_272 ], [ %add_ln819_3, %hls_label_283 ]" [FSRCNN_V1/FSRCNN.cpp:819]   --->   Operation 160 'phi' 'j_0_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 161 [1/1] (1.48ns)   --->   "%icmp_ln819_3 = icmp eq i7 %j_0_3, -64" [FSRCNN_V1/FSRCNN.cpp:819]   --->   Operation 161 'icmp' 'icmp_ln819_3' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 162 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 162 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 163 [1/1] (1.87ns)   --->   "%add_ln819_3 = add i7 %j_0_3, 1" [FSRCNN_V1/FSRCNN.cpp:819]   --->   Operation 163 'add' 'add_ln819_3' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 164 [1/1] (0.00ns)   --->   "br i1 %icmp_ln819_3, label %hls_label_273, label %hls_label_283" [FSRCNN_V1/FSRCNN.cpp:819]   --->   Operation 164 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_19 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str46)" [FSRCNN_V1/FSRCNN.cpp:819]   --->   Operation 165 'specregionbegin' 'tmp_19' <Predicate = (!icmp_ln819_3)> <Delay = 0.00>
ST_9 : Operation 166 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str17) nounwind" [FSRCNN_V1/FSRCNN.cpp:820]   --->   Operation 166 'specpipeline' <Predicate = (!icmp_ln819_3)> <Delay = 0.00>
ST_9 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln821_3 = zext i7 %j_0_3 to i64" [FSRCNN_V1/FSRCNN.cpp:821]   --->   Operation 167 'zext' 'zext_ln821_3' <Predicate = (!icmp_ln819_3)> <Delay = 0.00>
ST_9 : Operation 168 [1/1] (0.00ns)   --->   "%out_layer_3_data_V_s = getelementptr [64 x i12]* %out_layer_3_data_V, i64 0, i64 %zext_ln821_3" [FSRCNN_V1/FSRCNN.cpp:821]   --->   Operation 168 'getelementptr' 'out_layer_3_data_V_s' <Predicate = (!icmp_ln819_3)> <Delay = 0.00>
ST_9 : Operation 169 [1/1] (2.32ns)   --->   "store i12 0, i12* %out_layer_3_data_V_s, align 2" [FSRCNN_V1/FSRCNN.cpp:821]   --->   Operation 169 'store' <Predicate = (!icmp_ln819_3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_9 : Operation 170 [1/1] (0.00ns)   --->   "%empty_60 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str46, i32 %tmp_19)" [FSRCNN_V1/FSRCNN.cpp:822]   --->   Operation 170 'specregionend' 'empty_60' <Predicate = (!icmp_ln819_3)> <Delay = 0.00>
ST_9 : Operation 171 [1/1] (0.00ns)   --->   "br label %3" [FSRCNN_V1/FSRCNN.cpp:819]   --->   Operation 171 'br' <Predicate = (!icmp_ln819_3)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 1.76>
ST_10 : Operation 172 [1/1] (0.00ns)   --->   "%empty_59 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str45, i32 %tmp_16)" [FSRCNN_V1/FSRCNN.cpp:823]   --->   Operation 172 'specregionend' 'empty_59' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 173 [1/1] (0.00ns)   --->   "%tmp_18 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str45)" [FSRCNN_V1/FSRCNN.cpp:817]   --->   Operation 173 'specregionbegin' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 174 [1/1] (1.76ns)   --->   "br label %4" [FSRCNN_V1/FSRCNN.cpp:819]   --->   Operation 174 'br' <Predicate = true> <Delay = 1.76>

State 11 <SV = 10> <Delay = 2.32>
ST_11 : Operation 175 [1/1] (0.00ns)   --->   "%j_0_4 = phi i7 [ 0, %hls_label_273 ], [ %add_ln819_4, %hls_label_284 ]" [FSRCNN_V1/FSRCNN.cpp:819]   --->   Operation 175 'phi' 'j_0_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 176 [1/1] (1.48ns)   --->   "%icmp_ln819_4 = icmp eq i7 %j_0_4, -64" [FSRCNN_V1/FSRCNN.cpp:819]   --->   Operation 176 'icmp' 'icmp_ln819_4' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 177 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 177 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 178 [1/1] (1.87ns)   --->   "%add_ln819_4 = add i7 %j_0_4, 1" [FSRCNN_V1/FSRCNN.cpp:819]   --->   Operation 178 'add' 'add_ln819_4' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 179 [1/1] (0.00ns)   --->   "br i1 %icmp_ln819_4, label %hls_label_274, label %hls_label_284" [FSRCNN_V1/FSRCNN.cpp:819]   --->   Operation 179 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_21 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str46)" [FSRCNN_V1/FSRCNN.cpp:819]   --->   Operation 180 'specregionbegin' 'tmp_21' <Predicate = (!icmp_ln819_4)> <Delay = 0.00>
ST_11 : Operation 181 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str17) nounwind" [FSRCNN_V1/FSRCNN.cpp:820]   --->   Operation 181 'specpipeline' <Predicate = (!icmp_ln819_4)> <Delay = 0.00>
ST_11 : Operation 182 [1/1] (0.00ns)   --->   "%zext_ln821_4 = zext i7 %j_0_4 to i64" [FSRCNN_V1/FSRCNN.cpp:821]   --->   Operation 182 'zext' 'zext_ln821_4' <Predicate = (!icmp_ln819_4)> <Delay = 0.00>
ST_11 : Operation 183 [1/1] (0.00ns)   --->   "%out_layer_4_data_V_s = getelementptr [64 x i12]* %out_layer_4_data_V, i64 0, i64 %zext_ln821_4" [FSRCNN_V1/FSRCNN.cpp:821]   --->   Operation 183 'getelementptr' 'out_layer_4_data_V_s' <Predicate = (!icmp_ln819_4)> <Delay = 0.00>
ST_11 : Operation 184 [1/1] (2.32ns)   --->   "store i12 0, i12* %out_layer_4_data_V_s, align 2" [FSRCNN_V1/FSRCNN.cpp:821]   --->   Operation 184 'store' <Predicate = (!icmp_ln819_4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_11 : Operation 185 [1/1] (0.00ns)   --->   "%empty_62 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str46, i32 %tmp_21)" [FSRCNN_V1/FSRCNN.cpp:822]   --->   Operation 185 'specregionend' 'empty_62' <Predicate = (!icmp_ln819_4)> <Delay = 0.00>
ST_11 : Operation 186 [1/1] (0.00ns)   --->   "br label %4" [FSRCNN_V1/FSRCNN.cpp:819]   --->   Operation 186 'br' <Predicate = (!icmp_ln819_4)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 1.76>
ST_12 : Operation 187 [1/1] (0.00ns)   --->   "%empty_61 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str45, i32 %tmp_18)" [FSRCNN_V1/FSRCNN.cpp:823]   --->   Operation 187 'specregionend' 'empty_61' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 188 [1/1] (0.00ns)   --->   "%tmp_20 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str45)" [FSRCNN_V1/FSRCNN.cpp:817]   --->   Operation 188 'specregionbegin' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 189 [1/1] (1.76ns)   --->   "br label %5" [FSRCNN_V1/FSRCNN.cpp:819]   --->   Operation 189 'br' <Predicate = true> <Delay = 1.76>

State 13 <SV = 12> <Delay = 2.32>
ST_13 : Operation 190 [1/1] (0.00ns)   --->   "%j_0_5 = phi i7 [ 0, %hls_label_274 ], [ %add_ln819_5, %hls_label_285 ]" [FSRCNN_V1/FSRCNN.cpp:819]   --->   Operation 190 'phi' 'j_0_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 191 [1/1] (1.48ns)   --->   "%icmp_ln819_5 = icmp eq i7 %j_0_5, -64" [FSRCNN_V1/FSRCNN.cpp:819]   --->   Operation 191 'icmp' 'icmp_ln819_5' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 192 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 192 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 193 [1/1] (1.87ns)   --->   "%add_ln819_5 = add i7 %j_0_5, 1" [FSRCNN_V1/FSRCNN.cpp:819]   --->   Operation 193 'add' 'add_ln819_5' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 194 [1/1] (0.00ns)   --->   "br i1 %icmp_ln819_5, label %hls_label_275, label %hls_label_285" [FSRCNN_V1/FSRCNN.cpp:819]   --->   Operation 194 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 195 [1/1] (0.00ns)   --->   "%tmp_23 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str46)" [FSRCNN_V1/FSRCNN.cpp:819]   --->   Operation 195 'specregionbegin' 'tmp_23' <Predicate = (!icmp_ln819_5)> <Delay = 0.00>
ST_13 : Operation 196 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str17) nounwind" [FSRCNN_V1/FSRCNN.cpp:820]   --->   Operation 196 'specpipeline' <Predicate = (!icmp_ln819_5)> <Delay = 0.00>
ST_13 : Operation 197 [1/1] (0.00ns)   --->   "%zext_ln821_5 = zext i7 %j_0_5 to i64" [FSRCNN_V1/FSRCNN.cpp:821]   --->   Operation 197 'zext' 'zext_ln821_5' <Predicate = (!icmp_ln819_5)> <Delay = 0.00>
ST_13 : Operation 198 [1/1] (0.00ns)   --->   "%out_layer_5_data_V_s = getelementptr [64 x i12]* %out_layer_5_data_V, i64 0, i64 %zext_ln821_5" [FSRCNN_V1/FSRCNN.cpp:821]   --->   Operation 198 'getelementptr' 'out_layer_5_data_V_s' <Predicate = (!icmp_ln819_5)> <Delay = 0.00>
ST_13 : Operation 199 [1/1] (2.32ns)   --->   "store i12 0, i12* %out_layer_5_data_V_s, align 2" [FSRCNN_V1/FSRCNN.cpp:821]   --->   Operation 199 'store' <Predicate = (!icmp_ln819_5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_13 : Operation 200 [1/1] (0.00ns)   --->   "%empty_64 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str46, i32 %tmp_23)" [FSRCNN_V1/FSRCNN.cpp:822]   --->   Operation 200 'specregionend' 'empty_64' <Predicate = (!icmp_ln819_5)> <Delay = 0.00>
ST_13 : Operation 201 [1/1] (0.00ns)   --->   "br label %5" [FSRCNN_V1/FSRCNN.cpp:819]   --->   Operation 201 'br' <Predicate = (!icmp_ln819_5)> <Delay = 0.00>

State 14 <SV = 13> <Delay = 1.76>
ST_14 : Operation 202 [1/1] (0.00ns)   --->   "%empty_63 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str45, i32 %tmp_20)" [FSRCNN_V1/FSRCNN.cpp:823]   --->   Operation 202 'specregionend' 'empty_63' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 203 [1/1] (0.00ns)   --->   "%tmp_22 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str45)" [FSRCNN_V1/FSRCNN.cpp:817]   --->   Operation 203 'specregionbegin' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 204 [1/1] (1.76ns)   --->   "br label %6" [FSRCNN_V1/FSRCNN.cpp:819]   --->   Operation 204 'br' <Predicate = true> <Delay = 1.76>

State 15 <SV = 14> <Delay = 2.32>
ST_15 : Operation 205 [1/1] (0.00ns)   --->   "%j_0_6 = phi i7 [ 0, %hls_label_275 ], [ %add_ln819_6, %hls_label_286 ]" [FSRCNN_V1/FSRCNN.cpp:819]   --->   Operation 205 'phi' 'j_0_6' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 206 [1/1] (1.48ns)   --->   "%icmp_ln819_6 = icmp eq i7 %j_0_6, -64" [FSRCNN_V1/FSRCNN.cpp:819]   --->   Operation 206 'icmp' 'icmp_ln819_6' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 207 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 207 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 208 [1/1] (1.87ns)   --->   "%add_ln819_6 = add i7 %j_0_6, 1" [FSRCNN_V1/FSRCNN.cpp:819]   --->   Operation 208 'add' 'add_ln819_6' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 209 [1/1] (0.00ns)   --->   "br i1 %icmp_ln819_6, label %hls_label_276, label %hls_label_286" [FSRCNN_V1/FSRCNN.cpp:819]   --->   Operation 209 'br' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 210 [1/1] (0.00ns)   --->   "%tmp_25 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str46)" [FSRCNN_V1/FSRCNN.cpp:819]   --->   Operation 210 'specregionbegin' 'tmp_25' <Predicate = (!icmp_ln819_6)> <Delay = 0.00>
ST_15 : Operation 211 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str17) nounwind" [FSRCNN_V1/FSRCNN.cpp:820]   --->   Operation 211 'specpipeline' <Predicate = (!icmp_ln819_6)> <Delay = 0.00>
ST_15 : Operation 212 [1/1] (0.00ns)   --->   "%zext_ln821_6 = zext i7 %j_0_6 to i64" [FSRCNN_V1/FSRCNN.cpp:821]   --->   Operation 212 'zext' 'zext_ln821_6' <Predicate = (!icmp_ln819_6)> <Delay = 0.00>
ST_15 : Operation 213 [1/1] (0.00ns)   --->   "%out_layer_6_data_V_s = getelementptr [64 x i12]* %out_layer_6_data_V, i64 0, i64 %zext_ln821_6" [FSRCNN_V1/FSRCNN.cpp:821]   --->   Operation 213 'getelementptr' 'out_layer_6_data_V_s' <Predicate = (!icmp_ln819_6)> <Delay = 0.00>
ST_15 : Operation 214 [1/1] (2.32ns)   --->   "store i12 0, i12* %out_layer_6_data_V_s, align 2" [FSRCNN_V1/FSRCNN.cpp:821]   --->   Operation 214 'store' <Predicate = (!icmp_ln819_6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_15 : Operation 215 [1/1] (0.00ns)   --->   "%empty_66 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str46, i32 %tmp_25)" [FSRCNN_V1/FSRCNN.cpp:822]   --->   Operation 215 'specregionend' 'empty_66' <Predicate = (!icmp_ln819_6)> <Delay = 0.00>
ST_15 : Operation 216 [1/1] (0.00ns)   --->   "br label %6" [FSRCNN_V1/FSRCNN.cpp:819]   --->   Operation 216 'br' <Predicate = (!icmp_ln819_6)> <Delay = 0.00>

State 16 <SV = 15> <Delay = 1.76>
ST_16 : Operation 217 [1/1] (0.00ns)   --->   "%empty_65 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str45, i32 %tmp_22)" [FSRCNN_V1/FSRCNN.cpp:823]   --->   Operation 217 'specregionend' 'empty_65' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 218 [1/1] (0.00ns)   --->   "%tmp_24 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str45)" [FSRCNN_V1/FSRCNN.cpp:817]   --->   Operation 218 'specregionbegin' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 219 [1/1] (1.76ns)   --->   "br label %7" [FSRCNN_V1/FSRCNN.cpp:819]   --->   Operation 219 'br' <Predicate = true> <Delay = 1.76>

State 17 <SV = 16> <Delay = 2.32>
ST_17 : Operation 220 [1/1] (0.00ns)   --->   "%j_0_7 = phi i7 [ 0, %hls_label_276 ], [ %add_ln819_7, %hls_label_287 ]" [FSRCNN_V1/FSRCNN.cpp:819]   --->   Operation 220 'phi' 'j_0_7' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 221 [1/1] (1.48ns)   --->   "%icmp_ln819_7 = icmp eq i7 %j_0_7, -64" [FSRCNN_V1/FSRCNN.cpp:819]   --->   Operation 221 'icmp' 'icmp_ln819_7' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 222 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 222 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 223 [1/1] (1.87ns)   --->   "%add_ln819_7 = add i7 %j_0_7, 1" [FSRCNN_V1/FSRCNN.cpp:819]   --->   Operation 223 'add' 'add_ln819_7' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 224 [1/1] (0.00ns)   --->   "br i1 %icmp_ln819_7, label %hls_label_277, label %hls_label_287" [FSRCNN_V1/FSRCNN.cpp:819]   --->   Operation 224 'br' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 225 [1/1] (0.00ns)   --->   "%tmp_27 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str46)" [FSRCNN_V1/FSRCNN.cpp:819]   --->   Operation 225 'specregionbegin' 'tmp_27' <Predicate = (!icmp_ln819_7)> <Delay = 0.00>
ST_17 : Operation 226 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str17) nounwind" [FSRCNN_V1/FSRCNN.cpp:820]   --->   Operation 226 'specpipeline' <Predicate = (!icmp_ln819_7)> <Delay = 0.00>
ST_17 : Operation 227 [1/1] (0.00ns)   --->   "%zext_ln821_7 = zext i7 %j_0_7 to i64" [FSRCNN_V1/FSRCNN.cpp:821]   --->   Operation 227 'zext' 'zext_ln821_7' <Predicate = (!icmp_ln819_7)> <Delay = 0.00>
ST_17 : Operation 228 [1/1] (0.00ns)   --->   "%out_layer_7_data_V_s = getelementptr [64 x i12]* %out_layer_7_data_V, i64 0, i64 %zext_ln821_7" [FSRCNN_V1/FSRCNN.cpp:821]   --->   Operation 228 'getelementptr' 'out_layer_7_data_V_s' <Predicate = (!icmp_ln819_7)> <Delay = 0.00>
ST_17 : Operation 229 [1/1] (2.32ns)   --->   "store i12 0, i12* %out_layer_7_data_V_s, align 2" [FSRCNN_V1/FSRCNN.cpp:821]   --->   Operation 229 'store' <Predicate = (!icmp_ln819_7)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_17 : Operation 230 [1/1] (0.00ns)   --->   "%empty_68 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str46, i32 %tmp_27)" [FSRCNN_V1/FSRCNN.cpp:822]   --->   Operation 230 'specregionend' 'empty_68' <Predicate = (!icmp_ln819_7)> <Delay = 0.00>
ST_17 : Operation 231 [1/1] (0.00ns)   --->   "br label %7" [FSRCNN_V1/FSRCNN.cpp:819]   --->   Operation 231 'br' <Predicate = (!icmp_ln819_7)> <Delay = 0.00>

State 18 <SV = 17> <Delay = 1.76>
ST_18 : Operation 232 [1/1] (0.00ns)   --->   "%empty_67 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str45, i32 %tmp_24)" [FSRCNN_V1/FSRCNN.cpp:823]   --->   Operation 232 'specregionend' 'empty_67' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 233 [1/1] (0.00ns)   --->   "%tmp_26 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str45)" [FSRCNN_V1/FSRCNN.cpp:817]   --->   Operation 233 'specregionbegin' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 234 [1/1] (1.76ns)   --->   "br label %8" [FSRCNN_V1/FSRCNN.cpp:819]   --->   Operation 234 'br' <Predicate = true> <Delay = 1.76>

State 19 <SV = 18> <Delay = 2.32>
ST_19 : Operation 235 [1/1] (0.00ns)   --->   "%j_0_8 = phi i7 [ 0, %hls_label_277 ], [ %add_ln819_8, %hls_label_288 ]" [FSRCNN_V1/FSRCNN.cpp:819]   --->   Operation 235 'phi' 'j_0_8' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 236 [1/1] (1.48ns)   --->   "%icmp_ln819_8 = icmp eq i7 %j_0_8, -64" [FSRCNN_V1/FSRCNN.cpp:819]   --->   Operation 236 'icmp' 'icmp_ln819_8' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 237 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 237 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 238 [1/1] (1.87ns)   --->   "%add_ln819_8 = add i7 %j_0_8, 1" [FSRCNN_V1/FSRCNN.cpp:819]   --->   Operation 238 'add' 'add_ln819_8' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 239 [1/1] (0.00ns)   --->   "br i1 %icmp_ln819_8, label %hls_label_278, label %hls_label_288" [FSRCNN_V1/FSRCNN.cpp:819]   --->   Operation 239 'br' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 240 [1/1] (0.00ns)   --->   "%tmp_29 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str46)" [FSRCNN_V1/FSRCNN.cpp:819]   --->   Operation 240 'specregionbegin' 'tmp_29' <Predicate = (!icmp_ln819_8)> <Delay = 0.00>
ST_19 : Operation 241 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str17) nounwind" [FSRCNN_V1/FSRCNN.cpp:820]   --->   Operation 241 'specpipeline' <Predicate = (!icmp_ln819_8)> <Delay = 0.00>
ST_19 : Operation 242 [1/1] (0.00ns)   --->   "%zext_ln821_8 = zext i7 %j_0_8 to i64" [FSRCNN_V1/FSRCNN.cpp:821]   --->   Operation 242 'zext' 'zext_ln821_8' <Predicate = (!icmp_ln819_8)> <Delay = 0.00>
ST_19 : Operation 243 [1/1] (0.00ns)   --->   "%out_layer_8_data_V_s = getelementptr [64 x i12]* %out_layer_8_data_V, i64 0, i64 %zext_ln821_8" [FSRCNN_V1/FSRCNN.cpp:821]   --->   Operation 243 'getelementptr' 'out_layer_8_data_V_s' <Predicate = (!icmp_ln819_8)> <Delay = 0.00>
ST_19 : Operation 244 [1/1] (2.32ns)   --->   "store i12 0, i12* %out_layer_8_data_V_s, align 2" [FSRCNN_V1/FSRCNN.cpp:821]   --->   Operation 244 'store' <Predicate = (!icmp_ln819_8)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_19 : Operation 245 [1/1] (0.00ns)   --->   "%empty_70 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str46, i32 %tmp_29)" [FSRCNN_V1/FSRCNN.cpp:822]   --->   Operation 245 'specregionend' 'empty_70' <Predicate = (!icmp_ln819_8)> <Delay = 0.00>
ST_19 : Operation 246 [1/1] (0.00ns)   --->   "br label %8" [FSRCNN_V1/FSRCNN.cpp:819]   --->   Operation 246 'br' <Predicate = (!icmp_ln819_8)> <Delay = 0.00>

State 20 <SV = 19> <Delay = 1.76>
ST_20 : Operation 247 [1/1] (0.00ns)   --->   "%empty_69 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str45, i32 %tmp_26)" [FSRCNN_V1/FSRCNN.cpp:823]   --->   Operation 247 'specregionend' 'empty_69' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 248 [1/1] (0.00ns)   --->   "%tmp_28 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str45)" [FSRCNN_V1/FSRCNN.cpp:817]   --->   Operation 248 'specregionbegin' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 249 [1/1] (1.76ns)   --->   "br label %9" [FSRCNN_V1/FSRCNN.cpp:819]   --->   Operation 249 'br' <Predicate = true> <Delay = 1.76>

State 21 <SV = 20> <Delay = 2.32>
ST_21 : Operation 250 [1/1] (0.00ns)   --->   "%j_0_9 = phi i7 [ 0, %hls_label_278 ], [ %add_ln819_9, %hls_label_289 ]" [FSRCNN_V1/FSRCNN.cpp:819]   --->   Operation 250 'phi' 'j_0_9' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 251 [1/1] (1.48ns)   --->   "%icmp_ln819_9 = icmp eq i7 %j_0_9, -64" [FSRCNN_V1/FSRCNN.cpp:819]   --->   Operation 251 'icmp' 'icmp_ln819_9' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 252 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 252 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 253 [1/1] (1.87ns)   --->   "%add_ln819_9 = add i7 %j_0_9, 1" [FSRCNN_V1/FSRCNN.cpp:819]   --->   Operation 253 'add' 'add_ln819_9' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 254 [1/1] (0.00ns)   --->   "br i1 %icmp_ln819_9, label %hls_label_279, label %hls_label_289" [FSRCNN_V1/FSRCNN.cpp:819]   --->   Operation 254 'br' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 255 [1/1] (0.00ns)   --->   "%tmp_31 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str46)" [FSRCNN_V1/FSRCNN.cpp:819]   --->   Operation 255 'specregionbegin' 'tmp_31' <Predicate = (!icmp_ln819_9)> <Delay = 0.00>
ST_21 : Operation 256 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str17) nounwind" [FSRCNN_V1/FSRCNN.cpp:820]   --->   Operation 256 'specpipeline' <Predicate = (!icmp_ln819_9)> <Delay = 0.00>
ST_21 : Operation 257 [1/1] (0.00ns)   --->   "%zext_ln821_9 = zext i7 %j_0_9 to i64" [FSRCNN_V1/FSRCNN.cpp:821]   --->   Operation 257 'zext' 'zext_ln821_9' <Predicate = (!icmp_ln819_9)> <Delay = 0.00>
ST_21 : Operation 258 [1/1] (0.00ns)   --->   "%out_layer_9_data_V_s = getelementptr [64 x i12]* %out_layer_9_data_V, i64 0, i64 %zext_ln821_9" [FSRCNN_V1/FSRCNN.cpp:821]   --->   Operation 258 'getelementptr' 'out_layer_9_data_V_s' <Predicate = (!icmp_ln819_9)> <Delay = 0.00>
ST_21 : Operation 259 [1/1] (2.32ns)   --->   "store i12 0, i12* %out_layer_9_data_V_s, align 2" [FSRCNN_V1/FSRCNN.cpp:821]   --->   Operation 259 'store' <Predicate = (!icmp_ln819_9)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_21 : Operation 260 [1/1] (0.00ns)   --->   "%empty_72 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str46, i32 %tmp_31)" [FSRCNN_V1/FSRCNN.cpp:822]   --->   Operation 260 'specregionend' 'empty_72' <Predicate = (!icmp_ln819_9)> <Delay = 0.00>
ST_21 : Operation 261 [1/1] (0.00ns)   --->   "br label %9" [FSRCNN_V1/FSRCNN.cpp:819]   --->   Operation 261 'br' <Predicate = (!icmp_ln819_9)> <Delay = 0.00>

State 22 <SV = 21> <Delay = 1.76>
ST_22 : Operation 262 [1/1] (0.00ns)   --->   "%empty_71 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str45, i32 %tmp_28)" [FSRCNN_V1/FSRCNN.cpp:823]   --->   Operation 262 'specregionend' 'empty_71' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 263 [1/1] (0.00ns)   --->   "%tmp_30 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str45)" [FSRCNN_V1/FSRCNN.cpp:817]   --->   Operation 263 'specregionbegin' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 264 [1/1] (1.76ns)   --->   "br label %10" [FSRCNN_V1/FSRCNN.cpp:819]   --->   Operation 264 'br' <Predicate = true> <Delay = 1.76>

State 23 <SV = 22> <Delay = 2.32>
ST_23 : Operation 265 [1/1] (0.00ns)   --->   "%j_0_10 = phi i7 [ 0, %hls_label_279 ], [ %add_ln819_10, %hls_label_2810 ]" [FSRCNN_V1/FSRCNN.cpp:819]   --->   Operation 265 'phi' 'j_0_10' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 266 [1/1] (1.48ns)   --->   "%icmp_ln819_10 = icmp eq i7 %j_0_10, -64" [FSRCNN_V1/FSRCNN.cpp:819]   --->   Operation 266 'icmp' 'icmp_ln819_10' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 267 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 267 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 268 [1/1] (1.87ns)   --->   "%add_ln819_10 = add i7 %j_0_10, 1" [FSRCNN_V1/FSRCNN.cpp:819]   --->   Operation 268 'add' 'add_ln819_10' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 269 [1/1] (0.00ns)   --->   "br i1 %icmp_ln819_10, label %hls_label_2710, label %hls_label_2810" [FSRCNN_V1/FSRCNN.cpp:819]   --->   Operation 269 'br' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 270 [1/1] (0.00ns)   --->   "%tmp_33 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str46)" [FSRCNN_V1/FSRCNN.cpp:819]   --->   Operation 270 'specregionbegin' 'tmp_33' <Predicate = (!icmp_ln819_10)> <Delay = 0.00>
ST_23 : Operation 271 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str17) nounwind" [FSRCNN_V1/FSRCNN.cpp:820]   --->   Operation 271 'specpipeline' <Predicate = (!icmp_ln819_10)> <Delay = 0.00>
ST_23 : Operation 272 [1/1] (0.00ns)   --->   "%zext_ln821_10 = zext i7 %j_0_10 to i64" [FSRCNN_V1/FSRCNN.cpp:821]   --->   Operation 272 'zext' 'zext_ln821_10' <Predicate = (!icmp_ln819_10)> <Delay = 0.00>
ST_23 : Operation 273 [1/1] (0.00ns)   --->   "%out_layer_10_data_V_1 = getelementptr [64 x i12]* %out_layer_10_data_V, i64 0, i64 %zext_ln821_10" [FSRCNN_V1/FSRCNN.cpp:821]   --->   Operation 273 'getelementptr' 'out_layer_10_data_V_1' <Predicate = (!icmp_ln819_10)> <Delay = 0.00>
ST_23 : Operation 274 [1/1] (2.32ns)   --->   "store i12 0, i12* %out_layer_10_data_V_1, align 2" [FSRCNN_V1/FSRCNN.cpp:821]   --->   Operation 274 'store' <Predicate = (!icmp_ln819_10)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_23 : Operation 275 [1/1] (0.00ns)   --->   "%empty_74 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str46, i32 %tmp_33)" [FSRCNN_V1/FSRCNN.cpp:822]   --->   Operation 275 'specregionend' 'empty_74' <Predicate = (!icmp_ln819_10)> <Delay = 0.00>
ST_23 : Operation 276 [1/1] (0.00ns)   --->   "br label %10" [FSRCNN_V1/FSRCNN.cpp:819]   --->   Operation 276 'br' <Predicate = (!icmp_ln819_10)> <Delay = 0.00>

State 24 <SV = 23> <Delay = 1.76>
ST_24 : Operation 277 [1/1] (0.00ns)   --->   "%empty_73 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str45, i32 %tmp_30)" [FSRCNN_V1/FSRCNN.cpp:823]   --->   Operation 277 'specregionend' 'empty_73' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 278 [1/1] (0.00ns)   --->   "%tmp_32 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str45)" [FSRCNN_V1/FSRCNN.cpp:817]   --->   Operation 278 'specregionbegin' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 279 [1/1] (1.76ns)   --->   "br label %11" [FSRCNN_V1/FSRCNN.cpp:819]   --->   Operation 279 'br' <Predicate = true> <Delay = 1.76>

State 25 <SV = 24> <Delay = 2.32>
ST_25 : Operation 280 [1/1] (0.00ns)   --->   "%j_0_11 = phi i7 [ 0, %hls_label_2710 ], [ %add_ln819_11, %hls_label_2811 ]" [FSRCNN_V1/FSRCNN.cpp:819]   --->   Operation 280 'phi' 'j_0_11' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 281 [1/1] (1.48ns)   --->   "%icmp_ln819_11 = icmp eq i7 %j_0_11, -64" [FSRCNN_V1/FSRCNN.cpp:819]   --->   Operation 281 'icmp' 'icmp_ln819_11' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 282 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 282 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 283 [1/1] (1.87ns)   --->   "%add_ln819_11 = add i7 %j_0_11, 1" [FSRCNN_V1/FSRCNN.cpp:819]   --->   Operation 283 'add' 'add_ln819_11' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 284 [1/1] (0.00ns)   --->   "br i1 %icmp_ln819_11, label %hls_label_27_end, label %hls_label_2811" [FSRCNN_V1/FSRCNN.cpp:819]   --->   Operation 284 'br' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 285 [1/1] (0.00ns)   --->   "%tmp_34 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str46)" [FSRCNN_V1/FSRCNN.cpp:819]   --->   Operation 285 'specregionbegin' 'tmp_34' <Predicate = (!icmp_ln819_11)> <Delay = 0.00>
ST_25 : Operation 286 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str17) nounwind" [FSRCNN_V1/FSRCNN.cpp:820]   --->   Operation 286 'specpipeline' <Predicate = (!icmp_ln819_11)> <Delay = 0.00>
ST_25 : Operation 287 [1/1] (0.00ns)   --->   "%zext_ln821_11 = zext i7 %j_0_11 to i64" [FSRCNN_V1/FSRCNN.cpp:821]   --->   Operation 287 'zext' 'zext_ln821_11' <Predicate = (!icmp_ln819_11)> <Delay = 0.00>
ST_25 : Operation 288 [1/1] (0.00ns)   --->   "%out_layer_11_data_V_1 = getelementptr [64 x i12]* %out_layer_11_data_V, i64 0, i64 %zext_ln821_11" [FSRCNN_V1/FSRCNN.cpp:821]   --->   Operation 288 'getelementptr' 'out_layer_11_data_V_1' <Predicate = (!icmp_ln819_11)> <Delay = 0.00>
ST_25 : Operation 289 [1/1] (2.32ns)   --->   "store i12 0, i12* %out_layer_11_data_V_1, align 2" [FSRCNN_V1/FSRCNN.cpp:821]   --->   Operation 289 'store' <Predicate = (!icmp_ln819_11)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_25 : Operation 290 [1/1] (0.00ns)   --->   "%empty_76 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str46, i32 %tmp_34)" [FSRCNN_V1/FSRCNN.cpp:822]   --->   Operation 290 'specregionend' 'empty_76' <Predicate = (!icmp_ln819_11)> <Delay = 0.00>
ST_25 : Operation 291 [1/1] (0.00ns)   --->   "br label %11" [FSRCNN_V1/FSRCNN.cpp:819]   --->   Operation 291 'br' <Predicate = (!icmp_ln819_11)> <Delay = 0.00>

State 26 <SV = 25> <Delay = 2.46>
ST_26 : Operation 292 [1/1] (0.00ns)   --->   "%empty_75 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str45, i32 %tmp_32)" [FSRCNN_V1/FSRCNN.cpp:823]   --->   Operation 292 'specregionend' 'empty_75' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 293 [1/1] (1.48ns)   --->   "%icmp_ln828 = icmp ugt i7 %row_idx_0, 2" [FSRCNN_V1/FSRCNN.cpp:828]   --->   Operation 293 'icmp' 'icmp_ln828' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 294 [1/1] (1.48ns)   --->   "%icmp_ln841 = icmp eq i7 %row_idx_0, 0" [FSRCNN_V1/FSRCNN.cpp:841]   --->   Operation 294 'icmp' 'icmp_ln841' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 295 [1/1] (1.48ns)   --->   "%icmp_ln860 = icmp ugt i7 %row_idx_0, -64" [FSRCNN_V1/FSRCNN.cpp:860]   --->   Operation 295 'icmp' 'icmp_ln860' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 296 [1/1] (0.00ns)   --->   "%tmp_35 = call i6 @_ssdm_op_PartSelect.i6.i7.i32.i32(i7 %row_idx_0, i32 1, i32 6)" [FSRCNN_V1/FSRCNN.cpp:860]   --->   Operation 296 'partselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 297 [1/1] (1.42ns)   --->   "%icmp_ln860_1 = icmp eq i6 %tmp_35, 0" [FSRCNN_V1/FSRCNN.cpp:860]   --->   Operation 297 'icmp' 'icmp_ln860_1' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 298 [1/1] (1.48ns)   --->   "%icmp_ln879 = icmp ne i7 %row_idx_0, 0" [FSRCNN_V1/FSRCNN.cpp:879]   --->   Operation 298 'icmp' 'icmp_ln879' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 299 [1/1] (0.97ns)   --->   "%and_ln879 = and i1 %icmp_ln860_1, %icmp_ln879" [FSRCNN_V1/FSRCNN.cpp:879]   --->   Operation 299 'and' 'and_ln879' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 300 [1/1] (0.00ns)   --->   "%tmp_44 = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %row_idx_0, i4 0)" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:846]   --->   Operation 300 'bitconcatenate' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 301 [1/1] (0.00ns)   --->   "%zext_ln321 = zext i11 %tmp_44 to i12" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:846]   --->   Operation 301 'zext' 'zext_ln321' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 302 [1/1] (0.00ns)   --->   "%tmp_45 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %row_idx_0, i2 0)" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:846]   --->   Operation 302 'bitconcatenate' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 303 [1/1] (0.00ns)   --->   "%zext_ln321_45 = zext i9 %tmp_45 to i12" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:846]   --->   Operation 303 'zext' 'zext_ln321_45' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 304 [1/1] (1.63ns)   --->   "%sub_ln321 = sub i12 %zext_ln321, %zext_ln321_45" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:846]   --->   Operation 304 'sub' 'sub_ln321' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 305 [1/1] (0.00ns)   --->   "%sext_ln321 = sext i12 %sub_ln321 to i13" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:846]   --->   Operation 305 'sext' 'sext_ln321' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 306 [1/1] (0.97ns)   --->   "%or_ln860 = or i1 %icmp_ln860, %icmp_ln860_1" [FSRCNN_V1/FSRCNN.cpp:860]   --->   Operation 306 'or' 'or_ln860' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 307 [1/1] (1.76ns)   --->   "br label %.preheader370" [FSRCNN_V1/FSRCNN.cpp:825]   --->   Operation 307 'br' <Predicate = true> <Delay = 1.76>

State 27 <SV = 26> <Delay = 3.38>
ST_27 : Operation 308 [1/1] (0.00ns)   --->   "%current_input_channe = phi i4 [ %current_input_channe_4, %.loopexit357 ], [ 0, %hls_label_27_end ]"   --->   Operation 308 'phi' 'current_input_channe' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 309 [1/1] (1.30ns)   --->   "%icmp_ln825 = icmp eq i4 %current_input_channe, -4" [FSRCNN_V1/FSRCNN.cpp:825]   --->   Operation 309 'icmp' 'icmp_ln825' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 310 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 310 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 311 [1/1] (1.73ns)   --->   "%current_input_channe_4 = add i4 %current_input_channe, 1" [FSRCNN_V1/FSRCNN.cpp:825]   --->   Operation 311 'add' 'current_input_channe_4' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 312 [1/1] (0.00ns)   --->   "br i1 %icmp_ln825, label %19, label %12" [FSRCNN_V1/FSRCNN.cpp:825]   --->   Operation 312 'br' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 313 [1/1] (0.00ns)   --->   "br i1 %icmp_ln828, label %.preheader368.preheader, label %.loopexit369" [FSRCNN_V1/FSRCNN.cpp:828]   --->   Operation 313 'br' <Predicate = (!icmp_ln825)> <Delay = 0.00>
ST_27 : Operation 314 [1/1] (0.00ns)   --->   "%zext_ln830 = zext i4 %current_input_channe to i8" [FSRCNN_V1/FSRCNN.cpp:830]   --->   Operation 314 'zext' 'zext_ln830' <Predicate = (!icmp_ln825 & icmp_ln828)> <Delay = 0.00>
ST_27 : Operation 315 [1/1] (1.76ns)   --->   "br label %.preheader368" [FSRCNN_V1/FSRCNN.cpp:830]   --->   Operation 315 'br' <Predicate = (!icmp_ln825 & icmp_ln828)> <Delay = 1.76>
ST_27 : Operation 316 [1/1] (0.00ns)   --->   "%tmp_36 = call i6 @_ssdm_op_PartSelect.i6.i7.i32.i32(i7 %row_idx_0, i32 1, i32 6)" [FSRCNN_V1/FSRCNN.cpp:896]   --->   Operation 316 'partselect' 'tmp_36' <Predicate = (icmp_ln825)> <Delay = 0.00>
ST_27 : Operation 317 [1/1] (1.42ns)   --->   "%icmp_ln896 = icmp eq i6 %tmp_36, 0" [FSRCNN_V1/FSRCNN.cpp:896]   --->   Operation 317 'icmp' 'icmp_ln896' <Predicate = (icmp_ln825)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 318 [1/1] (0.00ns)   --->   "br i1 %icmp_ln896, label %hls_label_26_end, label %.preheader355.preheader" [FSRCNN_V1/FSRCNN.cpp:896]   --->   Operation 318 'br' <Predicate = (icmp_ln825)> <Delay = 0.00>
ST_27 : Operation 319 [1/1] (1.76ns)   --->   "br label %.preheader355" [FSRCNN_V1/FSRCNN.cpp:898]   --->   Operation 319 'br' <Predicate = (icmp_ln825 & !icmp_ln896)> <Delay = 1.76>

State 28 <SV = 27> <Delay = 6.93>
ST_28 : Operation 320 [1/1] (0.00ns)   --->   "%filter_line_0 = phi i2 [ 0, %.preheader368.preheader ], [ %filter_line, %.preheader368.loopexit ]"   --->   Operation 320 'phi' 'filter_line_0' <Predicate = (icmp_ln828)> <Delay = 0.00>
ST_28 : Operation 321 [1/1] (0.95ns)   --->   "%icmp_ln830 = icmp eq i2 %filter_line_0, -2" [FSRCNN_V1/FSRCNN.cpp:830]   --->   Operation 321 'icmp' 'icmp_ln830' <Predicate = (icmp_ln828)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 322 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 322 'speclooptripcount' <Predicate = (icmp_ln828)> <Delay = 0.00>
ST_28 : Operation 323 [1/1] (1.56ns)   --->   "%filter_line = add i2 %filter_line_0, 1" [FSRCNN_V1/FSRCNN.cpp:834]   --->   Operation 323 'add' 'filter_line' <Predicate = (icmp_ln828)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 324 [1/1] (0.00ns)   --->   "br i1 %icmp_ln830, label %.loopexit369.loopexit, label %.preheader367.preheader" [FSRCNN_V1/FSRCNN.cpp:830]   --->   Operation 324 'br' <Predicate = (icmp_ln828)> <Delay = 0.00>
ST_28 : Operation 325 [1/1] (0.00ns)   --->   "%tmp_46 = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %filter_line_0, i4 0)" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:834]   --->   Operation 325 'bitconcatenate' 'tmp_46' <Predicate = (icmp_ln828 & !icmp_ln830)> <Delay = 0.00>
ST_28 : Operation 326 [1/1] (0.00ns)   --->   "%zext_ln321_46 = zext i6 %tmp_46 to i7" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:834]   --->   Operation 326 'zext' 'zext_ln321_46' <Predicate = (icmp_ln828 & !icmp_ln830)> <Delay = 0.00>
ST_28 : Operation 327 [1/1] (0.00ns)   --->   "%tmp_47 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %filter_line_0, i2 0)" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:834]   --->   Operation 327 'bitconcatenate' 'tmp_47' <Predicate = (icmp_ln828 & !icmp_ln830)> <Delay = 0.00>
ST_28 : Operation 328 [1/1] (0.00ns)   --->   "%zext_ln321_47 = zext i4 %tmp_47 to i7" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:834]   --->   Operation 328 'zext' 'zext_ln321_47' <Predicate = (icmp_ln828 & !icmp_ln830)> <Delay = 0.00>
ST_28 : Operation 329 [1/1] (1.82ns)   --->   "%sub_ln321_3 = sub i7 %zext_ln321_46, %zext_ln321_47" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:834]   --->   Operation 329 'sub' 'sub_ln321_3' <Predicate = (icmp_ln828 & !icmp_ln830)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 330 [1/1] (0.00ns)   --->   "%sext_ln321_6 = sext i7 %sub_ln321_3 to i8" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:834]   --->   Operation 330 'sext' 'sext_ln321_6' <Predicate = (icmp_ln828 & !icmp_ln830)> <Delay = 0.00>
ST_28 : Operation 331 [1/1] (1.87ns)   --->   "%add_ln321 = add i8 %sext_ln321_6, %zext_ln830" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:834]   --->   Operation 331 'add' 'add_ln321' <Predicate = (icmp_ln828 & !icmp_ln830)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 332 [1/1] (0.00ns)   --->   "%trunc_ln321 = trunc i8 %add_ln321 to i7" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:834]   --->   Operation 332 'trunc' 'trunc_ln321' <Predicate = (icmp_ln828 & !icmp_ln830)> <Delay = 0.00>
ST_28 : Operation 333 [1/1] (0.00ns)   --->   "%p_shl_cast = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %trunc_ln321, i6 0)" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:834]   --->   Operation 333 'bitconcatenate' 'p_shl_cast' <Predicate = (icmp_ln828 & !icmp_ln830)> <Delay = 0.00>
ST_28 : Operation 334 [1/1] (0.00ns)   --->   "%tmp_37 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %add_ln321, i1 false)" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:834]   --->   Operation 334 'bitconcatenate' 'tmp_37' <Predicate = (icmp_ln828 & !icmp_ln830)> <Delay = 0.00>
ST_28 : Operation 335 [1/1] (0.00ns)   --->   "%sext_ln321_7 = sext i9 %tmp_37 to i13" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:834]   --->   Operation 335 'sext' 'sext_ln321_7' <Predicate = (icmp_ln828 & !icmp_ln830)> <Delay = 0.00>
ST_28 : Operation 336 [1/1] (1.67ns)   --->   "%add_ln321_29 = add i13 %sext_ln321_7, %p_shl_cast" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:834]   --->   Operation 336 'add' 'add_ln321_29' <Predicate = (icmp_ln828 & !icmp_ln830)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 337 [1/1] (0.00ns)   --->   "%tmp_48 = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %filter_line, i4 0)" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:834]   --->   Operation 337 'bitconcatenate' 'tmp_48' <Predicate = (icmp_ln828 & !icmp_ln830)> <Delay = 0.00>
ST_28 : Operation 338 [1/1] (0.00ns)   --->   "%zext_ln321_48 = zext i6 %tmp_48 to i7" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:834]   --->   Operation 338 'zext' 'zext_ln321_48' <Predicate = (icmp_ln828 & !icmp_ln830)> <Delay = 0.00>
ST_28 : Operation 339 [1/1] (0.00ns)   --->   "%tmp_49 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %filter_line, i2 0)" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:834]   --->   Operation 339 'bitconcatenate' 'tmp_49' <Predicate = (icmp_ln828 & !icmp_ln830)> <Delay = 0.00>
ST_28 : Operation 340 [1/1] (0.00ns)   --->   "%zext_ln321_49 = zext i4 %tmp_49 to i7" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:834]   --->   Operation 340 'zext' 'zext_ln321_49' <Predicate = (icmp_ln828 & !icmp_ln830)> <Delay = 0.00>
ST_28 : Operation 341 [1/1] (1.82ns)   --->   "%sub_ln321_4 = sub i7 %zext_ln321_48, %zext_ln321_49" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:834]   --->   Operation 341 'sub' 'sub_ln321_4' <Predicate = (icmp_ln828 & !icmp_ln830)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 342 [1/1] (0.00ns)   --->   "%sext_ln321_8 = sext i7 %sub_ln321_4 to i8" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:834]   --->   Operation 342 'sext' 'sext_ln321_8' <Predicate = (icmp_ln828 & !icmp_ln830)> <Delay = 0.00>
ST_28 : Operation 343 [1/1] (1.87ns)   --->   "%add_ln321_30 = add i8 %sext_ln321_8, %zext_ln830" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:834]   --->   Operation 343 'add' 'add_ln321_30' <Predicate = (icmp_ln828 & !icmp_ln830)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 344 [1/1] (0.00ns)   --->   "%trunc_ln321_4 = trunc i8 %add_ln321_30 to i7" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:834]   --->   Operation 344 'trunc' 'trunc_ln321_4' <Predicate = (icmp_ln828 & !icmp_ln830)> <Delay = 0.00>
ST_28 : Operation 345 [1/1] (0.00ns)   --->   "%p_shl11_cast = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %trunc_ln321_4, i6 0)" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:834]   --->   Operation 345 'bitconcatenate' 'p_shl11_cast' <Predicate = (icmp_ln828 & !icmp_ln830)> <Delay = 0.00>
ST_28 : Operation 346 [1/1] (0.00ns)   --->   "%tmp_38 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %add_ln321_30, i1 false)" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:834]   --->   Operation 346 'bitconcatenate' 'tmp_38' <Predicate = (icmp_ln828 & !icmp_ln830)> <Delay = 0.00>
ST_28 : Operation 347 [1/1] (0.00ns)   --->   "%sext_ln321_9 = sext i9 %tmp_38 to i13" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:834]   --->   Operation 347 'sext' 'sext_ln321_9' <Predicate = (icmp_ln828 & !icmp_ln830)> <Delay = 0.00>
ST_28 : Operation 348 [1/1] (1.67ns)   --->   "%add_ln321_31 = add i13 %sext_ln321_9, %p_shl11_cast" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:834]   --->   Operation 348 'add' 'add_ln321_31' <Predicate = (icmp_ln828 & !icmp_ln830)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 349 [1/1] (1.76ns)   --->   "br label %.preheader367" [FSRCNN_V1/FSRCNN.cpp:832]   --->   Operation 349 'br' <Predicate = (icmp_ln828 & !icmp_ln830)> <Delay = 1.76>
ST_28 : Operation 350 [1/1] (0.00ns)   --->   "br label %.loopexit369"   --->   Operation 350 'br' <Predicate = (icmp_ln828 & icmp_ln830)> <Delay = 0.00>
ST_28 : Operation 351 [1/1] (0.00ns)   --->   "br i1 %icmp_ln841, label %.preheader1, label %.loopexit365" [FSRCNN_V1/FSRCNN.cpp:841]   --->   Operation 351 'br' <Predicate = (icmp_ln830) | (!icmp_ln828)> <Delay = 0.00>
ST_28 : Operation 352 [1/1] (0.00ns)   --->   "%zext_ln321_50 = zext i4 %current_input_channe to i13" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:846]   --->   Operation 352 'zext' 'zext_ln321_50' <Predicate = (icmp_ln830 & icmp_ln841) | (!icmp_ln828 & icmp_ln841)> <Delay = 0.00>
ST_28 : Operation 353 [1/1] (1.54ns)   --->   "%add_ln321_32 = add i13 %zext_ln321_50, %sext_ln321" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:846]   --->   Operation 353 'add' 'add_ln321_32' <Predicate = (icmp_ln830 & icmp_ln841) | (!icmp_ln828 & icmp_ln841)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 354 [1/1] (0.00ns) (grouped into LUT with out node add_ln321_33)   --->   "%shl_ln321 = shl i13 %add_ln321_32, 6" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:846]   --->   Operation 354 'shl' 'shl_ln321' <Predicate = (icmp_ln830 & icmp_ln841) | (!icmp_ln828 & icmp_ln841)> <Delay = 0.00>
ST_28 : Operation 355 [1/1] (0.00ns) (grouped into LUT with out node add_ln321_33)   --->   "%shl_ln321_1 = shl i13 %add_ln321_32, 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:846]   --->   Operation 355 'shl' 'shl_ln321_1' <Predicate = (icmp_ln830 & icmp_ln841) | (!icmp_ln828 & icmp_ln841)> <Delay = 0.00>
ST_28 : Operation 356 [1/1] (1.67ns) (out node of the LUT)   --->   "%add_ln321_33 = add i13 %shl_ln321, %shl_ln321_1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:846]   --->   Operation 356 'add' 'add_ln321_33' <Predicate = (icmp_ln830 & icmp_ln841) | (!icmp_ln828 & icmp_ln841)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 357 [1/1] (0.00ns)   --->   "%zext_ln321_51 = zext i13 %add_ln321_33 to i64" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:846]   --->   Operation 357 'zext' 'zext_ln321_51' <Predicate = (icmp_ln830 & icmp_ln841) | (!icmp_ln828 & icmp_ln841)> <Delay = 0.00>
ST_28 : Operation 358 [1/1] (0.00ns)   --->   "%or_ln321 = or i13 %add_ln321_33, 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:851]   --->   Operation 358 'or' 'or_ln321' <Predicate = (icmp_ln830 & icmp_ln841) | (!icmp_ln828 & icmp_ln841)> <Delay = 0.00>
ST_28 : Operation 359 [1/1] (0.00ns)   --->   "%zext_ln321_52 = zext i13 %or_ln321 to i64" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:851]   --->   Operation 359 'zext' 'zext_ln321_52' <Predicate = (icmp_ln830 & icmp_ln841) | (!icmp_ln828 & icmp_ln841)> <Delay = 0.00>
ST_28 : Operation 360 [1/1] (0.00ns)   --->   "%img_channel_valid_V_25 = getelementptr [2376 x i1]* %img_channel_valid_V, i64 0, i64 %zext_ln321_52" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:851]   --->   Operation 360 'getelementptr' 'img_channel_valid_V_25' <Predicate = (icmp_ln830 & icmp_ln841) | (!icmp_ln828 & icmp_ln841)> <Delay = 0.00>
ST_28 : Operation 361 [1/1] (0.00ns)   --->   "%img_channel_valid_V_26 = getelementptr [2376 x i1]* %img_channel_valid_V, i64 0, i64 %zext_ln321_51" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:851]   --->   Operation 361 'getelementptr' 'img_channel_valid_V_26' <Predicate = (icmp_ln830 & icmp_ln841) | (!icmp_ln828 & icmp_ln841)> <Delay = 0.00>
ST_28 : Operation 362 [1/1] (1.67ns)   --->   "%add_ln321_34 = add i13 64, %add_ln321_33" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:856]   --->   Operation 362 'add' 'add_ln321_34' <Predicate = (icmp_ln830 & icmp_ln841) | (!icmp_ln828 & icmp_ln841)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 363 [1/1] (0.00ns)   --->   "%zext_ln321_53 = zext i13 %add_ln321_34 to i64" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:856]   --->   Operation 363 'zext' 'zext_ln321_53' <Predicate = (icmp_ln830 & icmp_ln841) | (!icmp_ln828 & icmp_ln841)> <Delay = 0.00>
ST_28 : Operation 364 [1/1] (0.00ns)   --->   "%img_channel_valid_V_27 = getelementptr [2376 x i1]* %img_channel_valid_V, i64 0, i64 %zext_ln321_53" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:856]   --->   Operation 364 'getelementptr' 'img_channel_valid_V_27' <Predicate = (icmp_ln830 & icmp_ln841) | (!icmp_ln828 & icmp_ln841)> <Delay = 0.00>
ST_28 : Operation 365 [1/1] (1.67ns)   --->   "%add_ln321_35 = add i13 65, %add_ln321_33" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:856]   --->   Operation 365 'add' 'add_ln321_35' <Predicate = (icmp_ln830 & icmp_ln841) | (!icmp_ln828 & icmp_ln841)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 366 [1/1] (0.00ns)   --->   "%zext_ln321_54 = zext i13 %add_ln321_35 to i64" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:856]   --->   Operation 366 'zext' 'zext_ln321_54' <Predicate = (icmp_ln830 & icmp_ln841) | (!icmp_ln828 & icmp_ln841)> <Delay = 0.00>
ST_28 : Operation 367 [1/1] (0.00ns)   --->   "%img_channel_valid_V_28 = getelementptr [2376 x i1]* %img_channel_valid_V, i64 0, i64 %zext_ln321_54" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:856]   --->   Operation 367 'getelementptr' 'img_channel_valid_V_28' <Predicate = (icmp_ln830 & icmp_ln841) | (!icmp_ln828 & icmp_ln841)> <Delay = 0.00>
ST_28 : Operation 368 [1/1] (0.00ns)   --->   "%img_channel_data_V_a_18 = getelementptr [2376 x i12]* %img_channel_data_V, i64 0, i64 %zext_ln321_52" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:851]   --->   Operation 368 'getelementptr' 'img_channel_data_V_a_18' <Predicate = (icmp_ln830 & icmp_ln841) | (!icmp_ln828 & icmp_ln841)> <Delay = 0.00>
ST_28 : Operation 369 [1/1] (0.00ns)   --->   "%img_channel_data_V_a_19 = getelementptr [2376 x i12]* %img_channel_data_V, i64 0, i64 %zext_ln321_51" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:851]   --->   Operation 369 'getelementptr' 'img_channel_data_V_a_19' <Predicate = (icmp_ln830 & icmp_ln841) | (!icmp_ln828 & icmp_ln841)> <Delay = 0.00>
ST_28 : Operation 370 [1/1] (0.00ns)   --->   "%img_channel_data_V_a_20 = getelementptr [2376 x i12]* %img_channel_data_V, i64 0, i64 %zext_ln321_53" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:856]   --->   Operation 370 'getelementptr' 'img_channel_data_V_a_20' <Predicate = (icmp_ln830 & icmp_ln841) | (!icmp_ln828 & icmp_ln841)> <Delay = 0.00>
ST_28 : Operation 371 [1/1] (0.00ns)   --->   "%img_channel_data_V_a_21 = getelementptr [2376 x i12]* %img_channel_data_V, i64 0, i64 %zext_ln321_54" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:856]   --->   Operation 371 'getelementptr' 'img_channel_data_V_a_21' <Predicate = (icmp_ln830 & icmp_ln841) | (!icmp_ln828 & icmp_ln841)> <Delay = 0.00>
ST_28 : Operation 372 [1/1] (0.00ns)   --->   "%img_channel_keep_V_a_19 = getelementptr [2376 x i4]* %img_channel_keep_V, i64 0, i64 %zext_ln321_52" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:851]   --->   Operation 372 'getelementptr' 'img_channel_keep_V_a_19' <Predicate = (icmp_ln830 & icmp_ln841) | (!icmp_ln828 & icmp_ln841)> <Delay = 0.00>
ST_28 : Operation 373 [1/1] (0.00ns)   --->   "%img_channel_keep_V_a_20 = getelementptr [2376 x i4]* %img_channel_keep_V, i64 0, i64 %zext_ln321_51" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:851]   --->   Operation 373 'getelementptr' 'img_channel_keep_V_a_20' <Predicate = (icmp_ln830 & icmp_ln841) | (!icmp_ln828 & icmp_ln841)> <Delay = 0.00>
ST_28 : Operation 374 [1/1] (0.00ns)   --->   "%img_channel_keep_V_a_21 = getelementptr [2376 x i4]* %img_channel_keep_V, i64 0, i64 %zext_ln321_53" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:856]   --->   Operation 374 'getelementptr' 'img_channel_keep_V_a_21' <Predicate = (icmp_ln830 & icmp_ln841) | (!icmp_ln828 & icmp_ln841)> <Delay = 0.00>
ST_28 : Operation 375 [1/1] (0.00ns)   --->   "%img_channel_keep_V_a_22 = getelementptr [2376 x i4]* %img_channel_keep_V, i64 0, i64 %zext_ln321_54" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:856]   --->   Operation 375 'getelementptr' 'img_channel_keep_V_a_22' <Predicate = (icmp_ln830 & icmp_ln841) | (!icmp_ln828 & icmp_ln841)> <Delay = 0.00>
ST_28 : Operation 376 [1/1] (0.00ns)   --->   "%img_channel_user_V_a_17 = getelementptr [2376 x i1]* %img_channel_user_V, i64 0, i64 %zext_ln321_52" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:851]   --->   Operation 376 'getelementptr' 'img_channel_user_V_a_17' <Predicate = (icmp_ln830 & icmp_ln841) | (!icmp_ln828 & icmp_ln841)> <Delay = 0.00>
ST_28 : Operation 377 [1/1] (0.00ns)   --->   "%img_channel_user_V_a_18 = getelementptr [2376 x i1]* %img_channel_user_V, i64 0, i64 %zext_ln321_51" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:851]   --->   Operation 377 'getelementptr' 'img_channel_user_V_a_18' <Predicate = (icmp_ln830 & icmp_ln841) | (!icmp_ln828 & icmp_ln841)> <Delay = 0.00>
ST_28 : Operation 378 [1/1] (0.00ns)   --->   "%img_channel_user_V_a_19 = getelementptr [2376 x i1]* %img_channel_user_V, i64 0, i64 %zext_ln321_53" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:856]   --->   Operation 378 'getelementptr' 'img_channel_user_V_a_19' <Predicate = (icmp_ln830 & icmp_ln841) | (!icmp_ln828 & icmp_ln841)> <Delay = 0.00>
ST_28 : Operation 379 [1/1] (0.00ns)   --->   "%img_channel_user_V_a_20 = getelementptr [2376 x i1]* %img_channel_user_V, i64 0, i64 %zext_ln321_54" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:856]   --->   Operation 379 'getelementptr' 'img_channel_user_V_a_20' <Predicate = (icmp_ln830 & icmp_ln841) | (!icmp_ln828 & icmp_ln841)> <Delay = 0.00>
ST_28 : Operation 380 [1/1] (0.00ns)   --->   "%img_channel_last_V_a_19 = getelementptr [2376 x i1]* %img_channel_last_V, i64 0, i64 %zext_ln321_52" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:851]   --->   Operation 380 'getelementptr' 'img_channel_last_V_a_19' <Predicate = (icmp_ln830 & icmp_ln841) | (!icmp_ln828 & icmp_ln841)> <Delay = 0.00>
ST_28 : Operation 381 [1/1] (0.00ns)   --->   "%img_channel_last_V_a_20 = getelementptr [2376 x i1]* %img_channel_last_V, i64 0, i64 %zext_ln321_51" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:851]   --->   Operation 381 'getelementptr' 'img_channel_last_V_a_20' <Predicate = (icmp_ln830 & icmp_ln841) | (!icmp_ln828 & icmp_ln841)> <Delay = 0.00>
ST_28 : Operation 382 [1/1] (0.00ns)   --->   "%img_channel_last_V_a_21 = getelementptr [2376 x i1]* %img_channel_last_V, i64 0, i64 %zext_ln321_53" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:856]   --->   Operation 382 'getelementptr' 'img_channel_last_V_a_21' <Predicate = (icmp_ln830 & icmp_ln841) | (!icmp_ln828 & icmp_ln841)> <Delay = 0.00>
ST_28 : Operation 383 [1/1] (0.00ns)   --->   "%img_channel_last_V_a_22 = getelementptr [2376 x i1]* %img_channel_last_V, i64 0, i64 %zext_ln321_54" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:856]   --->   Operation 383 'getelementptr' 'img_channel_last_V_a_22' <Predicate = (icmp_ln830 & icmp_ln841) | (!icmp_ln828 & icmp_ln841)> <Delay = 0.00>
ST_28 : Operation 384 [1/1] (0.00ns)   --->   "%img_channel_id_V_add_19 = getelementptr [2376 x i1]* %img_channel_id_V, i64 0, i64 %zext_ln321_52" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:851]   --->   Operation 384 'getelementptr' 'img_channel_id_V_add_19' <Predicate = (icmp_ln830 & icmp_ln841) | (!icmp_ln828 & icmp_ln841)> <Delay = 0.00>
ST_28 : Operation 385 [1/1] (0.00ns)   --->   "%img_channel_id_V_add_20 = getelementptr [2376 x i1]* %img_channel_id_V, i64 0, i64 %zext_ln321_51" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:851]   --->   Operation 385 'getelementptr' 'img_channel_id_V_add_20' <Predicate = (icmp_ln830 & icmp_ln841) | (!icmp_ln828 & icmp_ln841)> <Delay = 0.00>
ST_28 : Operation 386 [1/1] (0.00ns)   --->   "%img_channel_id_V_add_21 = getelementptr [2376 x i1]* %img_channel_id_V, i64 0, i64 %zext_ln321_53" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:856]   --->   Operation 386 'getelementptr' 'img_channel_id_V_add_21' <Predicate = (icmp_ln830 & icmp_ln841) | (!icmp_ln828 & icmp_ln841)> <Delay = 0.00>
ST_28 : Operation 387 [1/1] (0.00ns)   --->   "%img_channel_id_V_add_22 = getelementptr [2376 x i1]* %img_channel_id_V, i64 0, i64 %zext_ln321_54" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:856]   --->   Operation 387 'getelementptr' 'img_channel_id_V_add_22' <Predicate = (icmp_ln830 & icmp_ln841) | (!icmp_ln828 & icmp_ln841)> <Delay = 0.00>
ST_28 : Operation 388 [1/1] (0.00ns)   --->   "%img_channel_dest_V_a_19 = getelementptr [2376 x i1]* %img_channel_dest_V, i64 0, i64 %zext_ln321_52" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:851]   --->   Operation 388 'getelementptr' 'img_channel_dest_V_a_19' <Predicate = (icmp_ln830 & icmp_ln841) | (!icmp_ln828 & icmp_ln841)> <Delay = 0.00>
ST_28 : Operation 389 [1/1] (0.00ns)   --->   "%img_channel_dest_V_a_20 = getelementptr [2376 x i1]* %img_channel_dest_V, i64 0, i64 %zext_ln321_51" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:851]   --->   Operation 389 'getelementptr' 'img_channel_dest_V_a_20' <Predicate = (icmp_ln830 & icmp_ln841) | (!icmp_ln828 & icmp_ln841)> <Delay = 0.00>
ST_28 : Operation 390 [1/1] (0.00ns)   --->   "%img_channel_dest_V_a_21 = getelementptr [2376 x i1]* %img_channel_dest_V, i64 0, i64 %zext_ln321_53" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:856]   --->   Operation 390 'getelementptr' 'img_channel_dest_V_a_21' <Predicate = (icmp_ln830 & icmp_ln841) | (!icmp_ln828 & icmp_ln841)> <Delay = 0.00>
ST_28 : Operation 391 [1/1] (0.00ns)   --->   "%img_channel_dest_V_a_22 = getelementptr [2376 x i1]* %img_channel_dest_V, i64 0, i64 %zext_ln321_54" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:856]   --->   Operation 391 'getelementptr' 'img_channel_dest_V_a_22' <Predicate = (icmp_ln830 & icmp_ln841) | (!icmp_ln828 & icmp_ln841)> <Delay = 0.00>
ST_28 : Operation 392 [1/1] (1.76ns)   --->   "br label %14" [FSRCNN_V1/FSRCNN.cpp:844]   --->   Operation 392 'br' <Predicate = (icmp_ln830 & icmp_ln841) | (!icmp_ln828 & icmp_ln841)> <Delay = 1.76>

State 29 <SV = 28> <Delay = 4.93>
ST_29 : Operation 393 [1/1] (0.00ns)   --->   "%index_input_element_s = phi i7 [ %index_input_element, %13 ], [ 0, %.preheader367.preheader ]"   --->   Operation 393 'phi' 'index_input_element_s' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 394 [1/1] (1.48ns)   --->   "%icmp_ln832 = icmp eq i7 %index_input_element_s, -62" [FSRCNN_V1/FSRCNN.cpp:832]   --->   Operation 394 'icmp' 'icmp_ln832' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 395 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 66, i64 66, i64 66)"   --->   Operation 395 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 396 [1/1] (1.87ns)   --->   "%index_input_element = add i7 %index_input_element_s, 1" [FSRCNN_V1/FSRCNN.cpp:832]   --->   Operation 396 'add' 'index_input_element' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 397 [1/1] (0.00ns)   --->   "br i1 %icmp_ln832, label %.preheader368.loopexit, label %13" [FSRCNN_V1/FSRCNN.cpp:832]   --->   Operation 397 'br' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 398 [1/1] (0.00ns)   --->   "%zext_ln321_55 = zext i7 %index_input_element_s to i13" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:834]   --->   Operation 398 'zext' 'zext_ln321_55' <Predicate = (!icmp_ln832)> <Delay = 0.00>
ST_29 : Operation 399 [1/1] (1.67ns)   --->   "%add_ln321_36 = add i13 %add_ln321_31, %zext_ln321_55" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:834]   --->   Operation 399 'add' 'add_ln321_36' <Predicate = (!icmp_ln832)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 400 [1/1] (0.00ns)   --->   "%zext_ln321_56 = zext i13 %add_ln321_36 to i64" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:834]   --->   Operation 400 'zext' 'zext_ln321_56' <Predicate = (!icmp_ln832)> <Delay = 0.00>
ST_29 : Operation 401 [1/1] (0.00ns)   --->   "%img_channel_valid_V_s = getelementptr [2376 x i1]* %img_channel_valid_V, i64 0, i64 %zext_ln321_56" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:834]   --->   Operation 401 'getelementptr' 'img_channel_valid_V_s' <Predicate = (!icmp_ln832)> <Delay = 0.00>
ST_29 : Operation 402 [1/1] (1.67ns)   --->   "%add_ln321_37 = add i13 %add_ln321_29, %zext_ln321_55" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:834]   --->   Operation 402 'add' 'add_ln321_37' <Predicate = (!icmp_ln832)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 403 [1/1] (0.00ns)   --->   "%img_channel_data_V_a = getelementptr [2376 x i12]* %img_channel_data_V, i64 0, i64 %zext_ln321_56" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:834]   --->   Operation 403 'getelementptr' 'img_channel_data_V_a' <Predicate = (!icmp_ln832)> <Delay = 0.00>
ST_29 : Operation 404 [1/1] (0.00ns)   --->   "%img_channel_keep_V_a = getelementptr [2376 x i4]* %img_channel_keep_V, i64 0, i64 %zext_ln321_56" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:834]   --->   Operation 404 'getelementptr' 'img_channel_keep_V_a' <Predicate = (!icmp_ln832)> <Delay = 0.00>
ST_29 : Operation 405 [1/1] (0.00ns)   --->   "%img_channel_user_V_a = getelementptr [2376 x i1]* %img_channel_user_V, i64 0, i64 %zext_ln321_56" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:834]   --->   Operation 405 'getelementptr' 'img_channel_user_V_a' <Predicate = (!icmp_ln832)> <Delay = 0.00>
ST_29 : Operation 406 [1/1] (0.00ns)   --->   "%img_channel_last_V_a = getelementptr [2376 x i1]* %img_channel_last_V, i64 0, i64 %zext_ln321_56" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:834]   --->   Operation 406 'getelementptr' 'img_channel_last_V_a' <Predicate = (!icmp_ln832)> <Delay = 0.00>
ST_29 : Operation 407 [1/1] (0.00ns)   --->   "%img_channel_id_V_add = getelementptr [2376 x i1]* %img_channel_id_V, i64 0, i64 %zext_ln321_56" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:834]   --->   Operation 407 'getelementptr' 'img_channel_id_V_add' <Predicate = (!icmp_ln832)> <Delay = 0.00>
ST_29 : Operation 408 [1/1] (0.00ns)   --->   "%img_channel_dest_V_a = getelementptr [2376 x i1]* %img_channel_dest_V, i64 0, i64 %zext_ln321_56" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:834]   --->   Operation 408 'getelementptr' 'img_channel_dest_V_a' <Predicate = (!icmp_ln832)> <Delay = 0.00>
ST_29 : Operation 409 [2/2] (3.25ns)   --->   "%img_channel_valid_V_24 = load i1* %img_channel_valid_V_s, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:834]   --->   Operation 409 'load' 'img_channel_valid_V_24' <Predicate = (!icmp_ln832)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_29 : Operation 410 [2/2] (3.25ns)   --->   "%img_channel_data_V_l = load i12* %img_channel_data_V_a, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:834]   --->   Operation 410 'load' 'img_channel_data_V_l' <Predicate = (!icmp_ln832)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_29 : Operation 411 [2/2] (3.25ns)   --->   "%img_channel_keep_V_l = load i4* %img_channel_keep_V_a, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:834]   --->   Operation 411 'load' 'img_channel_keep_V_l' <Predicate = (!icmp_ln832)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_29 : Operation 412 [2/2] (3.25ns)   --->   "%img_channel_user_V_l = load i1* %img_channel_user_V_a, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:834]   --->   Operation 412 'load' 'img_channel_user_V_l' <Predicate = (!icmp_ln832)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_29 : Operation 413 [2/2] (3.25ns)   --->   "%img_channel_last_V_l = load i1* %img_channel_last_V_a, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:834]   --->   Operation 413 'load' 'img_channel_last_V_l' <Predicate = (!icmp_ln832)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_29 : Operation 414 [2/2] (3.25ns)   --->   "%img_channel_id_V_loa = load i1* %img_channel_id_V_add, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:834]   --->   Operation 414 'load' 'img_channel_id_V_loa' <Predicate = (!icmp_ln832)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_29 : Operation 415 [2/2] (3.25ns)   --->   "%img_channel_dest_V_l = load i1* %img_channel_dest_V_a, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:834]   --->   Operation 415 'load' 'img_channel_dest_V_l' <Predicate = (!icmp_ln832)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_29 : Operation 416 [1/1] (0.00ns)   --->   "br label %.preheader368"   --->   Operation 416 'br' <Predicate = (icmp_ln832)> <Delay = 0.00>

State 30 <SV = 29> <Delay = 6.50>
ST_30 : Operation 417 [1/1] (0.00ns)   --->   "%zext_ln321_57 = zext i13 %add_ln321_37 to i64" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:834]   --->   Operation 417 'zext' 'zext_ln321_57' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 418 [1/1] (0.00ns)   --->   "%img_channel_valid_V_23 = getelementptr [2376 x i1]* %img_channel_valid_V, i64 0, i64 %zext_ln321_57" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:834]   --->   Operation 418 'getelementptr' 'img_channel_valid_V_23' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 419 [1/1] (0.00ns)   --->   "%img_channel_data_V_a_17 = getelementptr [2376 x i12]* %img_channel_data_V, i64 0, i64 %zext_ln321_57" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:834]   --->   Operation 419 'getelementptr' 'img_channel_data_V_a_17' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 420 [1/1] (0.00ns)   --->   "%img_channel_keep_V_a_18 = getelementptr [2376 x i4]* %img_channel_keep_V, i64 0, i64 %zext_ln321_57" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:834]   --->   Operation 420 'getelementptr' 'img_channel_keep_V_a_18' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 421 [1/1] (0.00ns)   --->   "%img_channel_user_V_a_16 = getelementptr [2376 x i1]* %img_channel_user_V, i64 0, i64 %zext_ln321_57" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:834]   --->   Operation 421 'getelementptr' 'img_channel_user_V_a_16' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 422 [1/1] (0.00ns)   --->   "%img_channel_last_V_a_18 = getelementptr [2376 x i1]* %img_channel_last_V, i64 0, i64 %zext_ln321_57" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:834]   --->   Operation 422 'getelementptr' 'img_channel_last_V_a_18' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 423 [1/1] (0.00ns)   --->   "%img_channel_id_V_add_18 = getelementptr [2376 x i1]* %img_channel_id_V, i64 0, i64 %zext_ln321_57" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:834]   --->   Operation 423 'getelementptr' 'img_channel_id_V_add_18' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 424 [1/1] (0.00ns)   --->   "%img_channel_dest_V_a_18 = getelementptr [2376 x i1]* %img_channel_dest_V, i64 0, i64 %zext_ln321_57" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:834]   --->   Operation 424 'getelementptr' 'img_channel_dest_V_a_18' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 425 [1/2] (3.25ns)   --->   "%img_channel_valid_V_24 = load i1* %img_channel_valid_V_s, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:834]   --->   Operation 425 'load' 'img_channel_valid_V_24' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_30 : Operation 426 [1/1] (3.25ns)   --->   "store i1 %img_channel_valid_V_24, i1* %img_channel_valid_V_23, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:834]   --->   Operation 426 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_30 : Operation 427 [1/2] (3.25ns)   --->   "%img_channel_data_V_l = load i12* %img_channel_data_V_a, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:834]   --->   Operation 427 'load' 'img_channel_data_V_l' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_30 : Operation 428 [1/1] (3.25ns)   --->   "store i12 %img_channel_data_V_l, i12* %img_channel_data_V_a_17, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:834]   --->   Operation 428 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_30 : Operation 429 [1/2] (3.25ns)   --->   "%img_channel_keep_V_l = load i4* %img_channel_keep_V_a, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:834]   --->   Operation 429 'load' 'img_channel_keep_V_l' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_30 : Operation 430 [1/1] (3.25ns)   --->   "store i4 %img_channel_keep_V_l, i4* %img_channel_keep_V_a_18, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:834]   --->   Operation 430 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_30 : Operation 431 [1/2] (3.25ns)   --->   "%img_channel_user_V_l = load i1* %img_channel_user_V_a, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:834]   --->   Operation 431 'load' 'img_channel_user_V_l' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_30 : Operation 432 [1/1] (3.25ns)   --->   "store i1 %img_channel_user_V_l, i1* %img_channel_user_V_a_16, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:834]   --->   Operation 432 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_30 : Operation 433 [1/2] (3.25ns)   --->   "%img_channel_last_V_l = load i1* %img_channel_last_V_a, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:834]   --->   Operation 433 'load' 'img_channel_last_V_l' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_30 : Operation 434 [1/1] (3.25ns)   --->   "store i1 %img_channel_last_V_l, i1* %img_channel_last_V_a_18, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:834]   --->   Operation 434 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_30 : Operation 435 [1/2] (3.25ns)   --->   "%img_channel_id_V_loa = load i1* %img_channel_id_V_add, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:834]   --->   Operation 435 'load' 'img_channel_id_V_loa' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_30 : Operation 436 [1/1] (3.25ns)   --->   "store i1 %img_channel_id_V_loa, i1* %img_channel_id_V_add_18, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:834]   --->   Operation 436 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_30 : Operation 437 [1/2] (3.25ns)   --->   "%img_channel_dest_V_l = load i1* %img_channel_dest_V_a, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:834]   --->   Operation 437 'load' 'img_channel_dest_V_l' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_30 : Operation 438 [1/1] (3.25ns)   --->   "store i1 %img_channel_dest_V_l, i1* %img_channel_dest_V_a_18, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:834]   --->   Operation 438 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_30 : Operation 439 [1/1] (0.00ns)   --->   "br label %.preheader367" [FSRCNN_V1/FSRCNN.cpp:832]   --->   Operation 439 'br' <Predicate = true> <Delay = 0.00>

State 31 <SV = 28> <Delay = 6.88>
ST_31 : Operation 440 [1/1] (0.00ns)   --->   "%index_input_element1 = phi i7 [ %index_input_element_8, %15 ], [ 1, %.preheader1 ]"   --->   Operation 440 'phi' 'index_input_element1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 441 [1/1] (1.48ns)   --->   "%icmp_ln844 = icmp eq i7 %index_input_element1, -63" [FSRCNN_V1/FSRCNN.cpp:844]   --->   Operation 441 'icmp' 'icmp_ln844' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 442 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 442 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 443 [1/1] (0.00ns)   --->   "br i1 %icmp_ln844, label %.preheader366.0, label %15" [FSRCNN_V1/FSRCNN.cpp:844]   --->   Operation 443 'br' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 444 [1/1] (0.00ns)   --->   "%zext_ln321_58 = zext i7 %index_input_element1 to i13" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:846]   --->   Operation 444 'zext' 'zext_ln321_58' <Predicate = (!icmp_ln844)> <Delay = 0.00>
ST_31 : Operation 445 [1/1] (1.67ns)   --->   "%add_ln321_38 = add i13 %add_ln321_33, %zext_ln321_58" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:846]   --->   Operation 445 'add' 'add_ln321_38' <Predicate = (!icmp_ln844)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 446 [1/1] (0.00ns)   --->   "%zext_ln321_59 = zext i13 %add_ln321_38 to i64" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:846]   --->   Operation 446 'zext' 'zext_ln321_59' <Predicate = (!icmp_ln844)> <Delay = 0.00>
ST_31 : Operation 447 [1/1] (0.00ns)   --->   "%img_channel_valid_V_29 = getelementptr [2376 x i1]* %img_channel_valid_V, i64 0, i64 %zext_ln321_59" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:846]   --->   Operation 447 'getelementptr' 'img_channel_valid_V_29' <Predicate = (!icmp_ln844)> <Delay = 0.00>
ST_31 : Operation 448 [1/1] (0.00ns)   --->   "%img_channel_data_V_a_22 = getelementptr [2376 x i12]* %img_channel_data_V, i64 0, i64 %zext_ln321_59" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:846]   --->   Operation 448 'getelementptr' 'img_channel_data_V_a_22' <Predicate = (!icmp_ln844)> <Delay = 0.00>
ST_31 : Operation 449 [1/1] (0.00ns)   --->   "%img_channel_keep_V_a_23 = getelementptr [2376 x i4]* %img_channel_keep_V, i64 0, i64 %zext_ln321_59" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:846]   --->   Operation 449 'getelementptr' 'img_channel_keep_V_a_23' <Predicate = (!icmp_ln844)> <Delay = 0.00>
ST_31 : Operation 450 [1/1] (0.00ns)   --->   "%img_channel_user_V_a_21 = getelementptr [2376 x i1]* %img_channel_user_V, i64 0, i64 %zext_ln321_59" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:846]   --->   Operation 450 'getelementptr' 'img_channel_user_V_a_21' <Predicate = (!icmp_ln844)> <Delay = 0.00>
ST_31 : Operation 451 [1/1] (0.00ns)   --->   "%img_channel_last_V_a_23 = getelementptr [2376 x i1]* %img_channel_last_V, i64 0, i64 %zext_ln321_59" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:846]   --->   Operation 451 'getelementptr' 'img_channel_last_V_a_23' <Predicate = (!icmp_ln844)> <Delay = 0.00>
ST_31 : Operation 452 [1/1] (0.00ns)   --->   "%img_channel_id_V_add_23 = getelementptr [2376 x i1]* %img_channel_id_V, i64 0, i64 %zext_ln321_59" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:846]   --->   Operation 452 'getelementptr' 'img_channel_id_V_add_23' <Predicate = (!icmp_ln844)> <Delay = 0.00>
ST_31 : Operation 453 [1/1] (0.00ns)   --->   "%img_channel_dest_V_a_23 = getelementptr [2376 x i1]* %img_channel_dest_V, i64 0, i64 %zext_ln321_59" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:846]   --->   Operation 453 'getelementptr' 'img_channel_dest_V_a_23' <Predicate = (!icmp_ln844)> <Delay = 0.00>
ST_31 : Operation 454 [1/1] (3.63ns)   --->   "%empty_77 = call { i1, i12, i4, i1, i1, i1, i1 } @_ssdm_op_Read.ap_fifo.volatile.i1P.i12P.i4P.i1P.i1P.i1P.i1P(i1* %corr5_out_V_valid_V, i12* %corr5_out_V_data_V, i4* %corr5_out_V_keep_V, i1* %corr5_out_V_user_V, i1* %corr5_out_V_last_V, i1* %corr5_out_V_id_V, i1* %corr5_out_V_dest_V)" [FSRCNN_V1/FSRCNN.cpp:846]   --->   Operation 454 'read' 'empty_77' <Predicate = (!icmp_ln844)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_31 : Operation 455 [1/1] (0.00ns)   --->   "%tmp_valid_V = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty_77, 0" [FSRCNN_V1/FSRCNN.cpp:846]   --->   Operation 455 'extractvalue' 'tmp_valid_V' <Predicate = (!icmp_ln844)> <Delay = 0.00>
ST_31 : Operation 456 [1/1] (0.00ns)   --->   "%tmp_data_V_6 = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty_77, 1" [FSRCNN_V1/FSRCNN.cpp:846]   --->   Operation 456 'extractvalue' 'tmp_data_V_6' <Predicate = (!icmp_ln844)> <Delay = 0.00>
ST_31 : Operation 457 [1/1] (0.00ns)   --->   "%tmp_keep_V = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty_77, 2" [FSRCNN_V1/FSRCNN.cpp:846]   --->   Operation 457 'extractvalue' 'tmp_keep_V' <Predicate = (!icmp_ln844)> <Delay = 0.00>
ST_31 : Operation 458 [1/1] (0.00ns)   --->   "%tmp_user_V = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty_77, 3" [FSRCNN_V1/FSRCNN.cpp:846]   --->   Operation 458 'extractvalue' 'tmp_user_V' <Predicate = (!icmp_ln844)> <Delay = 0.00>
ST_31 : Operation 459 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty_77, 4" [FSRCNN_V1/FSRCNN.cpp:846]   --->   Operation 459 'extractvalue' 'tmp_last_V' <Predicate = (!icmp_ln844)> <Delay = 0.00>
ST_31 : Operation 460 [1/1] (0.00ns)   --->   "%tmp_id_V = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty_77, 5" [FSRCNN_V1/FSRCNN.cpp:846]   --->   Operation 460 'extractvalue' 'tmp_id_V' <Predicate = (!icmp_ln844)> <Delay = 0.00>
ST_31 : Operation 461 [1/1] (0.00ns)   --->   "%tmp_dest_V = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty_77, 6" [FSRCNN_V1/FSRCNN.cpp:846]   --->   Operation 461 'extractvalue' 'tmp_dest_V' <Predicate = (!icmp_ln844)> <Delay = 0.00>
ST_31 : Operation 462 [1/1] (3.25ns)   --->   "store i1 %tmp_valid_V, i1* %img_channel_valid_V_29, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:846]   --->   Operation 462 'store' <Predicate = (!icmp_ln844)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_31 : Operation 463 [1/1] (3.25ns)   --->   "store i12 %tmp_data_V_6, i12* %img_channel_data_V_a_22, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:846]   --->   Operation 463 'store' <Predicate = (!icmp_ln844)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_31 : Operation 464 [1/1] (3.25ns)   --->   "store i4 %tmp_keep_V, i4* %img_channel_keep_V_a_23, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:846]   --->   Operation 464 'store' <Predicate = (!icmp_ln844)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_31 : Operation 465 [1/1] (3.25ns)   --->   "store i1 %tmp_user_V, i1* %img_channel_user_V_a_21, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:846]   --->   Operation 465 'store' <Predicate = (!icmp_ln844)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_31 : Operation 466 [1/1] (3.25ns)   --->   "store i1 %tmp_last_V, i1* %img_channel_last_V_a_23, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:846]   --->   Operation 466 'store' <Predicate = (!icmp_ln844)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_31 : Operation 467 [1/1] (3.25ns)   --->   "store i1 %tmp_id_V, i1* %img_channel_id_V_add_23, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:846]   --->   Operation 467 'store' <Predicate = (!icmp_ln844)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_31 : Operation 468 [1/1] (3.25ns)   --->   "store i1 %tmp_dest_V, i1* %img_channel_dest_V_a_23, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:846]   --->   Operation 468 'store' <Predicate = (!icmp_ln844)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_31 : Operation 469 [1/1] (1.87ns)   --->   "%index_input_element_8 = add i7 %index_input_element1, 1" [FSRCNN_V1/FSRCNN.cpp:844]   --->   Operation 469 'add' 'index_input_element_8' <Predicate = (!icmp_ln844)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 470 [1/1] (0.00ns)   --->   "br label %14" [FSRCNN_V1/FSRCNN.cpp:844]   --->   Operation 470 'br' <Predicate = (!icmp_ln844)> <Delay = 0.00>
ST_31 : Operation 471 [2/2] (3.25ns)   --->   "%img_channel_valid_V_30 = load i1* %img_channel_valid_V_25, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:851]   --->   Operation 471 'load' 'img_channel_valid_V_30' <Predicate = (icmp_ln844)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_31 : Operation 472 [2/2] (3.25ns)   --->   "%img_channel_data_V_l_8 = load i12* %img_channel_data_V_a_18, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:851]   --->   Operation 472 'load' 'img_channel_data_V_l_8' <Predicate = (icmp_ln844)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_31 : Operation 473 [2/2] (3.25ns)   --->   "%img_channel_keep_V_l_7 = load i4* %img_channel_keep_V_a_19, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:851]   --->   Operation 473 'load' 'img_channel_keep_V_l_7' <Predicate = (icmp_ln844)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_31 : Operation 474 [2/2] (3.25ns)   --->   "%img_channel_user_V_l_7 = load i1* %img_channel_user_V_a_17, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:851]   --->   Operation 474 'load' 'img_channel_user_V_l_7' <Predicate = (icmp_ln844)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_31 : Operation 475 [2/2] (3.25ns)   --->   "%img_channel_last_V_l_7 = load i1* %img_channel_last_V_a_19, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:851]   --->   Operation 475 'load' 'img_channel_last_V_l_7' <Predicate = (icmp_ln844)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_31 : Operation 476 [2/2] (3.25ns)   --->   "%img_channel_id_V_loa_7 = load i1* %img_channel_id_V_add_19, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:851]   --->   Operation 476 'load' 'img_channel_id_V_loa_7' <Predicate = (icmp_ln844)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_31 : Operation 477 [2/2] (3.25ns)   --->   "%img_channel_dest_V_l_7 = load i1* %img_channel_dest_V_a_19, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:851]   --->   Operation 477 'load' 'img_channel_dest_V_l_7' <Predicate = (icmp_ln844)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_31 : Operation 478 [2/2] (3.25ns)   --->   "%img_channel_valid_V_31 = load i1* %img_channel_valid_V_27, align 4" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:856]   --->   Operation 478 'load' 'img_channel_valid_V_31' <Predicate = (icmp_ln844)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_31 : Operation 479 [2/2] (3.25ns)   --->   "%img_channel_data_V_l_9 = load i12* %img_channel_data_V_a_20, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:856]   --->   Operation 479 'load' 'img_channel_data_V_l_9' <Predicate = (icmp_ln844)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_31 : Operation 480 [2/2] (3.25ns)   --->   "%img_channel_keep_V_l_8 = load i4* %img_channel_keep_V_a_21, align 4" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:856]   --->   Operation 480 'load' 'img_channel_keep_V_l_8' <Predicate = (icmp_ln844)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_31 : Operation 481 [2/2] (3.25ns)   --->   "%img_channel_user_V_l_8 = load i1* %img_channel_user_V_a_19, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:856]   --->   Operation 481 'load' 'img_channel_user_V_l_8' <Predicate = (icmp_ln844)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_31 : Operation 482 [2/2] (3.25ns)   --->   "%img_channel_last_V_l_8 = load i1* %img_channel_last_V_a_21, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:856]   --->   Operation 482 'load' 'img_channel_last_V_l_8' <Predicate = (icmp_ln844)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_31 : Operation 483 [2/2] (3.25ns)   --->   "%img_channel_id_V_loa_8 = load i1* %img_channel_id_V_add_21, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:856]   --->   Operation 483 'load' 'img_channel_id_V_loa_8' <Predicate = (icmp_ln844)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_31 : Operation 484 [2/2] (3.25ns)   --->   "%img_channel_dest_V_l_8 = load i1* %img_channel_dest_V_a_21, align 4" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:856]   --->   Operation 484 'load' 'img_channel_dest_V_l_8' <Predicate = (icmp_ln844)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>

State 32 <SV = 29> <Delay = 6.50>
ST_32 : Operation 485 [1/2] (3.25ns)   --->   "%img_channel_valid_V_30 = load i1* %img_channel_valid_V_25, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:851]   --->   Operation 485 'load' 'img_channel_valid_V_30' <Predicate = (icmp_ln841)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_32 : Operation 486 [1/1] (3.25ns)   --->   "store i1 %img_channel_valid_V_30, i1* %img_channel_valid_V_26, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:851]   --->   Operation 486 'store' <Predicate = (icmp_ln841)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_32 : Operation 487 [1/2] (3.25ns)   --->   "%img_channel_data_V_l_8 = load i12* %img_channel_data_V_a_18, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:851]   --->   Operation 487 'load' 'img_channel_data_V_l_8' <Predicate = (icmp_ln841)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_32 : Operation 488 [1/1] (3.25ns)   --->   "store i12 %img_channel_data_V_l_8, i12* %img_channel_data_V_a_19, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:851]   --->   Operation 488 'store' <Predicate = (icmp_ln841)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_32 : Operation 489 [1/2] (3.25ns)   --->   "%img_channel_keep_V_l_7 = load i4* %img_channel_keep_V_a_19, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:851]   --->   Operation 489 'load' 'img_channel_keep_V_l_7' <Predicate = (icmp_ln841)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_32 : Operation 490 [1/1] (3.25ns)   --->   "store i4 %img_channel_keep_V_l_7, i4* %img_channel_keep_V_a_20, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:851]   --->   Operation 490 'store' <Predicate = (icmp_ln841)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_32 : Operation 491 [1/2] (3.25ns)   --->   "%img_channel_user_V_l_7 = load i1* %img_channel_user_V_a_17, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:851]   --->   Operation 491 'load' 'img_channel_user_V_l_7' <Predicate = (icmp_ln841)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_32 : Operation 492 [1/1] (3.25ns)   --->   "store i1 %img_channel_user_V_l_7, i1* %img_channel_user_V_a_18, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:851]   --->   Operation 492 'store' <Predicate = (icmp_ln841)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_32 : Operation 493 [1/2] (3.25ns)   --->   "%img_channel_last_V_l_7 = load i1* %img_channel_last_V_a_19, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:851]   --->   Operation 493 'load' 'img_channel_last_V_l_7' <Predicate = (icmp_ln841)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_32 : Operation 494 [1/1] (3.25ns)   --->   "store i1 %img_channel_last_V_l_7, i1* %img_channel_last_V_a_20, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:851]   --->   Operation 494 'store' <Predicate = (icmp_ln841)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_32 : Operation 495 [1/2] (3.25ns)   --->   "%img_channel_id_V_loa_7 = load i1* %img_channel_id_V_add_19, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:851]   --->   Operation 495 'load' 'img_channel_id_V_loa_7' <Predicate = (icmp_ln841)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_32 : Operation 496 [1/1] (3.25ns)   --->   "store i1 %img_channel_id_V_loa_7, i1* %img_channel_id_V_add_20, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:851]   --->   Operation 496 'store' <Predicate = (icmp_ln841)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_32 : Operation 497 [1/2] (3.25ns)   --->   "%img_channel_dest_V_l_7 = load i1* %img_channel_dest_V_a_19, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:851]   --->   Operation 497 'load' 'img_channel_dest_V_l_7' <Predicate = (icmp_ln841)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_32 : Operation 498 [1/1] (3.25ns)   --->   "store i1 %img_channel_dest_V_l_7, i1* %img_channel_dest_V_a_20, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:851]   --->   Operation 498 'store' <Predicate = (icmp_ln841)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_32 : Operation 499 [1/2] (3.25ns)   --->   "%img_channel_valid_V_31 = load i1* %img_channel_valid_V_27, align 4" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:856]   --->   Operation 499 'load' 'img_channel_valid_V_31' <Predicate = (icmp_ln841)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_32 : Operation 500 [1/1] (3.25ns)   --->   "store i1 %img_channel_valid_V_31, i1* %img_channel_valid_V_28, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:856]   --->   Operation 500 'store' <Predicate = (icmp_ln841)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_32 : Operation 501 [1/2] (3.25ns)   --->   "%img_channel_data_V_l_9 = load i12* %img_channel_data_V_a_20, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:856]   --->   Operation 501 'load' 'img_channel_data_V_l_9' <Predicate = (icmp_ln841)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_32 : Operation 502 [1/1] (3.25ns)   --->   "store i12 %img_channel_data_V_l_9, i12* %img_channel_data_V_a_21, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:856]   --->   Operation 502 'store' <Predicate = (icmp_ln841)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_32 : Operation 503 [1/2] (3.25ns)   --->   "%img_channel_keep_V_l_8 = load i4* %img_channel_keep_V_a_21, align 4" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:856]   --->   Operation 503 'load' 'img_channel_keep_V_l_8' <Predicate = (icmp_ln841)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_32 : Operation 504 [1/1] (3.25ns)   --->   "store i4 %img_channel_keep_V_l_8, i4* %img_channel_keep_V_a_22, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:856]   --->   Operation 504 'store' <Predicate = (icmp_ln841)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_32 : Operation 505 [1/2] (3.25ns)   --->   "%img_channel_user_V_l_8 = load i1* %img_channel_user_V_a_19, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:856]   --->   Operation 505 'load' 'img_channel_user_V_l_8' <Predicate = (icmp_ln841)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_32 : Operation 506 [1/1] (3.25ns)   --->   "store i1 %img_channel_user_V_l_8, i1* %img_channel_user_V_a_20, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:856]   --->   Operation 506 'store' <Predicate = (icmp_ln841)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_32 : Operation 507 [1/2] (3.25ns)   --->   "%img_channel_last_V_l_8 = load i1* %img_channel_last_V_a_21, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:856]   --->   Operation 507 'load' 'img_channel_last_V_l_8' <Predicate = (icmp_ln841)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_32 : Operation 508 [1/1] (3.25ns)   --->   "store i1 %img_channel_last_V_l_8, i1* %img_channel_last_V_a_22, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:856]   --->   Operation 508 'store' <Predicate = (icmp_ln841)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_32 : Operation 509 [1/2] (3.25ns)   --->   "%img_channel_id_V_loa_8 = load i1* %img_channel_id_V_add_21, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:856]   --->   Operation 509 'load' 'img_channel_id_V_loa_8' <Predicate = (icmp_ln841)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_32 : Operation 510 [1/1] (3.25ns)   --->   "store i1 %img_channel_id_V_loa_8, i1* %img_channel_id_V_add_22, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:856]   --->   Operation 510 'store' <Predicate = (icmp_ln841)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_32 : Operation 511 [1/2] (3.25ns)   --->   "%img_channel_dest_V_l_8 = load i1* %img_channel_dest_V_a_21, align 4" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:856]   --->   Operation 511 'load' 'img_channel_dest_V_l_8' <Predicate = (icmp_ln841)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_32 : Operation 512 [1/1] (3.25ns)   --->   "store i1 %img_channel_dest_V_l_8, i1* %img_channel_dest_V_a_22, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:856]   --->   Operation 512 'store' <Predicate = (icmp_ln841)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_32 : Operation 513 [1/1] (0.00ns)   --->   "br label %.loopexit365"   --->   Operation 513 'br' <Predicate = (icmp_ln841)> <Delay = 0.00>
ST_32 : Operation 514 [1/1] (0.00ns)   --->   "br i1 %or_ln860, label %.loopexit361, label %.preheader363.preheader" [FSRCNN_V1/FSRCNN.cpp:860]   --->   Operation 514 'br' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 515 [1/1] (0.00ns)   --->   "%tmp_54 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %current_input_channe, i6 0)" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:865]   --->   Operation 515 'bitconcatenate' 'tmp_54' <Predicate = (!or_ln860)> <Delay = 0.00>
ST_32 : Operation 516 [1/1] (0.00ns)   --->   "%zext_ln321_62 = zext i10 %tmp_54 to i11" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:865]   --->   Operation 516 'zext' 'zext_ln321_62' <Predicate = (!or_ln860)> <Delay = 0.00>
ST_32 : Operation 517 [1/1] (0.00ns)   --->   "%tmp_55 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %current_input_channe, i1 false)" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:865]   --->   Operation 517 'bitconcatenate' 'tmp_55' <Predicate = (!or_ln860)> <Delay = 0.00>
ST_32 : Operation 518 [1/1] (0.00ns)   --->   "%zext_ln321_63 = zext i5 %tmp_55 to i11" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:865]   --->   Operation 518 'zext' 'zext_ln321_63' <Predicate = (!or_ln860)> <Delay = 0.00>
ST_32 : Operation 519 [1/1] (1.73ns)   --->   "%add_ln321_40 = add i11 %zext_ln321_63, %zext_ln321_62" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:865]   --->   Operation 519 'add' 'add_ln321_40' <Predicate = (!or_ln860)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 520 [1/1] (0.00ns)   --->   "%zext_ln321_64 = zext i11 %add_ln321_40 to i12" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:865]   --->   Operation 520 'zext' 'zext_ln321_64' <Predicate = (!or_ln860)> <Delay = 0.00>
ST_32 : Operation 521 [1/1] (1.54ns)   --->   "%add_ln321_41 = add i12 %zext_ln321_64, 1584" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:865]   --->   Operation 521 'add' 'add_ln321_41' <Predicate = (!or_ln860)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 522 [1/1] (0.00ns)   --->   "%zext_ln321_65 = zext i12 %add_ln321_41 to i64" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:865]   --->   Operation 522 'zext' 'zext_ln321_65' <Predicate = (!or_ln860)> <Delay = 0.00>
ST_32 : Operation 523 [1/1] (1.54ns)   --->   "%add_ln321_42 = add i12 %zext_ln321_64, 1585" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:870]   --->   Operation 523 'add' 'add_ln321_42' <Predicate = (!or_ln860)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 524 [1/1] (0.00ns)   --->   "%zext_ln321_66 = zext i12 %add_ln321_42 to i64" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:870]   --->   Operation 524 'zext' 'zext_ln321_66' <Predicate = (!or_ln860)> <Delay = 0.00>
ST_32 : Operation 525 [1/1] (0.00ns)   --->   "%img_channel_valid_V_32 = getelementptr [2376 x i1]* %img_channel_valid_V, i64 0, i64 %zext_ln321_66" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:870]   --->   Operation 525 'getelementptr' 'img_channel_valid_V_32' <Predicate = (!or_ln860)> <Delay = 0.00>
ST_32 : Operation 526 [1/1] (0.00ns)   --->   "%img_channel_valid_V_33 = getelementptr [2376 x i1]* %img_channel_valid_V, i64 0, i64 %zext_ln321_65" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:870]   --->   Operation 526 'getelementptr' 'img_channel_valid_V_33' <Predicate = (!or_ln860)> <Delay = 0.00>
ST_32 : Operation 527 [1/1] (1.54ns)   --->   "%add_ln321_43 = add i12 %zext_ln321_64, 1648" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:875]   --->   Operation 527 'add' 'add_ln321_43' <Predicate = (!or_ln860)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 528 [1/1] (0.00ns)   --->   "%zext_ln321_67 = zext i12 %add_ln321_43 to i64" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:875]   --->   Operation 528 'zext' 'zext_ln321_67' <Predicate = (!or_ln860)> <Delay = 0.00>
ST_32 : Operation 529 [1/1] (0.00ns)   --->   "%img_channel_valid_V_34 = getelementptr [2376 x i1]* %img_channel_valid_V, i64 0, i64 %zext_ln321_67" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:875]   --->   Operation 529 'getelementptr' 'img_channel_valid_V_34' <Predicate = (!or_ln860)> <Delay = 0.00>
ST_32 : Operation 530 [1/1] (1.54ns)   --->   "%add_ln321_44 = add i12 %zext_ln321_64, 1649" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:875]   --->   Operation 530 'add' 'add_ln321_44' <Predicate = (!or_ln860)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 531 [1/1] (0.00ns)   --->   "%zext_ln321_68 = zext i12 %add_ln321_44 to i64" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:875]   --->   Operation 531 'zext' 'zext_ln321_68' <Predicate = (!or_ln860)> <Delay = 0.00>
ST_32 : Operation 532 [1/1] (0.00ns)   --->   "%img_channel_valid_V_35 = getelementptr [2376 x i1]* %img_channel_valid_V, i64 0, i64 %zext_ln321_68" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:875]   --->   Operation 532 'getelementptr' 'img_channel_valid_V_35' <Predicate = (!or_ln860)> <Delay = 0.00>
ST_32 : Operation 533 [1/1] (0.00ns)   --->   "%img_channel_data_V_a_23 = getelementptr [2376 x i12]* %img_channel_data_V, i64 0, i64 %zext_ln321_66" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:870]   --->   Operation 533 'getelementptr' 'img_channel_data_V_a_23' <Predicate = (!or_ln860)> <Delay = 0.00>
ST_32 : Operation 534 [1/1] (0.00ns)   --->   "%img_channel_data_V_a_24 = getelementptr [2376 x i12]* %img_channel_data_V, i64 0, i64 %zext_ln321_65" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:870]   --->   Operation 534 'getelementptr' 'img_channel_data_V_a_24' <Predicate = (!or_ln860)> <Delay = 0.00>
ST_32 : Operation 535 [1/1] (0.00ns)   --->   "%img_channel_data_V_a_25 = getelementptr [2376 x i12]* %img_channel_data_V, i64 0, i64 %zext_ln321_67" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:875]   --->   Operation 535 'getelementptr' 'img_channel_data_V_a_25' <Predicate = (!or_ln860)> <Delay = 0.00>
ST_32 : Operation 536 [1/1] (0.00ns)   --->   "%img_channel_data_V_a_26 = getelementptr [2376 x i12]* %img_channel_data_V, i64 0, i64 %zext_ln321_68" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:875]   --->   Operation 536 'getelementptr' 'img_channel_data_V_a_26' <Predicate = (!or_ln860)> <Delay = 0.00>
ST_32 : Operation 537 [1/1] (0.00ns)   --->   "%img_channel_keep_V_a_24 = getelementptr [2376 x i4]* %img_channel_keep_V, i64 0, i64 %zext_ln321_66" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:870]   --->   Operation 537 'getelementptr' 'img_channel_keep_V_a_24' <Predicate = (!or_ln860)> <Delay = 0.00>
ST_32 : Operation 538 [1/1] (0.00ns)   --->   "%img_channel_keep_V_a_25 = getelementptr [2376 x i4]* %img_channel_keep_V, i64 0, i64 %zext_ln321_65" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:870]   --->   Operation 538 'getelementptr' 'img_channel_keep_V_a_25' <Predicate = (!or_ln860)> <Delay = 0.00>
ST_32 : Operation 539 [1/1] (0.00ns)   --->   "%img_channel_keep_V_a_26 = getelementptr [2376 x i4]* %img_channel_keep_V, i64 0, i64 %zext_ln321_67" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:875]   --->   Operation 539 'getelementptr' 'img_channel_keep_V_a_26' <Predicate = (!or_ln860)> <Delay = 0.00>
ST_32 : Operation 540 [1/1] (0.00ns)   --->   "%img_channel_keep_V_a_27 = getelementptr [2376 x i4]* %img_channel_keep_V, i64 0, i64 %zext_ln321_68" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:875]   --->   Operation 540 'getelementptr' 'img_channel_keep_V_a_27' <Predicate = (!or_ln860)> <Delay = 0.00>
ST_32 : Operation 541 [1/1] (0.00ns)   --->   "%img_channel_user_V_a_22 = getelementptr [2376 x i1]* %img_channel_user_V, i64 0, i64 %zext_ln321_66" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:870]   --->   Operation 541 'getelementptr' 'img_channel_user_V_a_22' <Predicate = (!or_ln860)> <Delay = 0.00>
ST_32 : Operation 542 [1/1] (0.00ns)   --->   "%img_channel_user_V_a_23 = getelementptr [2376 x i1]* %img_channel_user_V, i64 0, i64 %zext_ln321_65" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:870]   --->   Operation 542 'getelementptr' 'img_channel_user_V_a_23' <Predicate = (!or_ln860)> <Delay = 0.00>
ST_32 : Operation 543 [1/1] (0.00ns)   --->   "%img_channel_user_V_a_24 = getelementptr [2376 x i1]* %img_channel_user_V, i64 0, i64 %zext_ln321_67" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:875]   --->   Operation 543 'getelementptr' 'img_channel_user_V_a_24' <Predicate = (!or_ln860)> <Delay = 0.00>
ST_32 : Operation 544 [1/1] (0.00ns)   --->   "%img_channel_user_V_a_25 = getelementptr [2376 x i1]* %img_channel_user_V, i64 0, i64 %zext_ln321_68" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:875]   --->   Operation 544 'getelementptr' 'img_channel_user_V_a_25' <Predicate = (!or_ln860)> <Delay = 0.00>
ST_32 : Operation 545 [1/1] (0.00ns)   --->   "%img_channel_last_V_a_24 = getelementptr [2376 x i1]* %img_channel_last_V, i64 0, i64 %zext_ln321_66" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:870]   --->   Operation 545 'getelementptr' 'img_channel_last_V_a_24' <Predicate = (!or_ln860)> <Delay = 0.00>
ST_32 : Operation 546 [1/1] (0.00ns)   --->   "%img_channel_last_V_a_25 = getelementptr [2376 x i1]* %img_channel_last_V, i64 0, i64 %zext_ln321_65" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:870]   --->   Operation 546 'getelementptr' 'img_channel_last_V_a_25' <Predicate = (!or_ln860)> <Delay = 0.00>
ST_32 : Operation 547 [1/1] (0.00ns)   --->   "%img_channel_last_V_a_26 = getelementptr [2376 x i1]* %img_channel_last_V, i64 0, i64 %zext_ln321_67" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:875]   --->   Operation 547 'getelementptr' 'img_channel_last_V_a_26' <Predicate = (!or_ln860)> <Delay = 0.00>
ST_32 : Operation 548 [1/1] (0.00ns)   --->   "%img_channel_last_V_a_27 = getelementptr [2376 x i1]* %img_channel_last_V, i64 0, i64 %zext_ln321_68" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:875]   --->   Operation 548 'getelementptr' 'img_channel_last_V_a_27' <Predicate = (!or_ln860)> <Delay = 0.00>
ST_32 : Operation 549 [1/1] (0.00ns)   --->   "%img_channel_id_V_add_24 = getelementptr [2376 x i1]* %img_channel_id_V, i64 0, i64 %zext_ln321_66" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:870]   --->   Operation 549 'getelementptr' 'img_channel_id_V_add_24' <Predicate = (!or_ln860)> <Delay = 0.00>
ST_32 : Operation 550 [1/1] (0.00ns)   --->   "%img_channel_id_V_add_25 = getelementptr [2376 x i1]* %img_channel_id_V, i64 0, i64 %zext_ln321_65" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:870]   --->   Operation 550 'getelementptr' 'img_channel_id_V_add_25' <Predicate = (!or_ln860)> <Delay = 0.00>
ST_32 : Operation 551 [1/1] (0.00ns)   --->   "%img_channel_id_V_add_26 = getelementptr [2376 x i1]* %img_channel_id_V, i64 0, i64 %zext_ln321_67" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:875]   --->   Operation 551 'getelementptr' 'img_channel_id_V_add_26' <Predicate = (!or_ln860)> <Delay = 0.00>
ST_32 : Operation 552 [1/1] (0.00ns)   --->   "%img_channel_id_V_add_27 = getelementptr [2376 x i1]* %img_channel_id_V, i64 0, i64 %zext_ln321_68" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:875]   --->   Operation 552 'getelementptr' 'img_channel_id_V_add_27' <Predicate = (!or_ln860)> <Delay = 0.00>
ST_32 : Operation 553 [1/1] (0.00ns)   --->   "%img_channel_dest_V_a_24 = getelementptr [2376 x i1]* %img_channel_dest_V, i64 0, i64 %zext_ln321_66" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:870]   --->   Operation 553 'getelementptr' 'img_channel_dest_V_a_24' <Predicate = (!or_ln860)> <Delay = 0.00>
ST_32 : Operation 554 [1/1] (0.00ns)   --->   "%img_channel_dest_V_a_25 = getelementptr [2376 x i1]* %img_channel_dest_V, i64 0, i64 %zext_ln321_65" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:870]   --->   Operation 554 'getelementptr' 'img_channel_dest_V_a_25' <Predicate = (!or_ln860)> <Delay = 0.00>
ST_32 : Operation 555 [1/1] (0.00ns)   --->   "%img_channel_dest_V_a_26 = getelementptr [2376 x i1]* %img_channel_dest_V, i64 0, i64 %zext_ln321_67" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:875]   --->   Operation 555 'getelementptr' 'img_channel_dest_V_a_26' <Predicate = (!or_ln860)> <Delay = 0.00>
ST_32 : Operation 556 [1/1] (0.00ns)   --->   "%img_channel_dest_V_a_27 = getelementptr [2376 x i1]* %img_channel_dest_V, i64 0, i64 %zext_ln321_68" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:875]   --->   Operation 556 'getelementptr' 'img_channel_dest_V_a_27' <Predicate = (!or_ln860)> <Delay = 0.00>
ST_32 : Operation 557 [1/1] (1.76ns)   --->   "br label %.preheader363" [FSRCNN_V1/FSRCNN.cpp:863]   --->   Operation 557 'br' <Predicate = (!or_ln860)> <Delay = 1.76>

State 33 <SV = 30> <Delay = 6.88>
ST_33 : Operation 558 [1/1] (0.00ns)   --->   "%index_input_element2 = phi i7 [ %index_input_element_11, %16 ], [ 1, %.preheader363.preheader ]"   --->   Operation 558 'phi' 'index_input_element2' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 559 [1/1] (1.48ns)   --->   "%icmp_ln863 = icmp eq i7 %index_input_element2, -63" [FSRCNN_V1/FSRCNN.cpp:863]   --->   Operation 559 'icmp' 'icmp_ln863' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 560 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 560 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 561 [1/1] (0.00ns)   --->   "br i1 %icmp_ln863, label %.preheader362.0, label %16" [FSRCNN_V1/FSRCNN.cpp:863]   --->   Operation 561 'br' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 562 [1/1] (0.00ns)   --->   "%zext_ln321_69 = zext i7 %index_input_element2 to i12" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:865]   --->   Operation 562 'zext' 'zext_ln321_69' <Predicate = (!icmp_ln863)> <Delay = 0.00>
ST_33 : Operation 563 [1/1] (1.54ns)   --->   "%add_ln321_45 = add i12 %add_ln321_41, %zext_ln321_69" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:865]   --->   Operation 563 'add' 'add_ln321_45' <Predicate = (!icmp_ln863)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 564 [1/1] (0.00ns)   --->   "%zext_ln321_70 = zext i12 %add_ln321_45 to i64" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:865]   --->   Operation 564 'zext' 'zext_ln321_70' <Predicate = (!icmp_ln863)> <Delay = 0.00>
ST_33 : Operation 565 [1/1] (0.00ns)   --->   "%img_channel_valid_V_36 = getelementptr [2376 x i1]* %img_channel_valid_V, i64 0, i64 %zext_ln321_70" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:865]   --->   Operation 565 'getelementptr' 'img_channel_valid_V_36' <Predicate = (!icmp_ln863)> <Delay = 0.00>
ST_33 : Operation 566 [1/1] (0.00ns)   --->   "%img_channel_data_V_a_27 = getelementptr [2376 x i12]* %img_channel_data_V, i64 0, i64 %zext_ln321_70" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:865]   --->   Operation 566 'getelementptr' 'img_channel_data_V_a_27' <Predicate = (!icmp_ln863)> <Delay = 0.00>
ST_33 : Operation 567 [1/1] (0.00ns)   --->   "%img_channel_keep_V_a_28 = getelementptr [2376 x i4]* %img_channel_keep_V, i64 0, i64 %zext_ln321_70" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:865]   --->   Operation 567 'getelementptr' 'img_channel_keep_V_a_28' <Predicate = (!icmp_ln863)> <Delay = 0.00>
ST_33 : Operation 568 [1/1] (0.00ns)   --->   "%img_channel_user_V_a_26 = getelementptr [2376 x i1]* %img_channel_user_V, i64 0, i64 %zext_ln321_70" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:865]   --->   Operation 568 'getelementptr' 'img_channel_user_V_a_26' <Predicate = (!icmp_ln863)> <Delay = 0.00>
ST_33 : Operation 569 [1/1] (0.00ns)   --->   "%img_channel_last_V_a_28 = getelementptr [2376 x i1]* %img_channel_last_V, i64 0, i64 %zext_ln321_70" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:865]   --->   Operation 569 'getelementptr' 'img_channel_last_V_a_28' <Predicate = (!icmp_ln863)> <Delay = 0.00>
ST_33 : Operation 570 [1/1] (0.00ns)   --->   "%img_channel_id_V_add_28 = getelementptr [2376 x i1]* %img_channel_id_V, i64 0, i64 %zext_ln321_70" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:865]   --->   Operation 570 'getelementptr' 'img_channel_id_V_add_28' <Predicate = (!icmp_ln863)> <Delay = 0.00>
ST_33 : Operation 571 [1/1] (0.00ns)   --->   "%img_channel_dest_V_a_28 = getelementptr [2376 x i1]* %img_channel_dest_V, i64 0, i64 %zext_ln321_70" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:865]   --->   Operation 571 'getelementptr' 'img_channel_dest_V_a_28' <Predicate = (!icmp_ln863)> <Delay = 0.00>
ST_33 : Operation 572 [1/1] (3.63ns)   --->   "%empty_78 = call { i1, i12, i4, i1, i1, i1, i1 } @_ssdm_op_Read.ap_fifo.volatile.i1P.i12P.i4P.i1P.i1P.i1P.i1P(i1* %corr5_out_V_valid_V, i12* %corr5_out_V_data_V, i4* %corr5_out_V_keep_V, i1* %corr5_out_V_user_V, i1* %corr5_out_V_last_V, i1* %corr5_out_V_id_V, i1* %corr5_out_V_dest_V)" [FSRCNN_V1/FSRCNN.cpp:865]   --->   Operation 572 'read' 'empty_78' <Predicate = (!icmp_ln863)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_33 : Operation 573 [1/1] (0.00ns)   --->   "%tmp_valid_V_5 = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty_78, 0" [FSRCNN_V1/FSRCNN.cpp:865]   --->   Operation 573 'extractvalue' 'tmp_valid_V_5' <Predicate = (!icmp_ln863)> <Delay = 0.00>
ST_33 : Operation 574 [1/1] (0.00ns)   --->   "%tmp_data_V_7 = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty_78, 1" [FSRCNN_V1/FSRCNN.cpp:865]   --->   Operation 574 'extractvalue' 'tmp_data_V_7' <Predicate = (!icmp_ln863)> <Delay = 0.00>
ST_33 : Operation 575 [1/1] (0.00ns)   --->   "%tmp_keep_V_7 = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty_78, 2" [FSRCNN_V1/FSRCNN.cpp:865]   --->   Operation 575 'extractvalue' 'tmp_keep_V_7' <Predicate = (!icmp_ln863)> <Delay = 0.00>
ST_33 : Operation 576 [1/1] (0.00ns)   --->   "%tmp_user_V_6 = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty_78, 3" [FSRCNN_V1/FSRCNN.cpp:865]   --->   Operation 576 'extractvalue' 'tmp_user_V_6' <Predicate = (!icmp_ln863)> <Delay = 0.00>
ST_33 : Operation 577 [1/1] (0.00ns)   --->   "%tmp_last_V_7 = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty_78, 4" [FSRCNN_V1/FSRCNN.cpp:865]   --->   Operation 577 'extractvalue' 'tmp_last_V_7' <Predicate = (!icmp_ln863)> <Delay = 0.00>
ST_33 : Operation 578 [1/1] (0.00ns)   --->   "%tmp_id_V_7 = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty_78, 5" [FSRCNN_V1/FSRCNN.cpp:865]   --->   Operation 578 'extractvalue' 'tmp_id_V_7' <Predicate = (!icmp_ln863)> <Delay = 0.00>
ST_33 : Operation 579 [1/1] (0.00ns)   --->   "%tmp_dest_V_7 = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty_78, 6" [FSRCNN_V1/FSRCNN.cpp:865]   --->   Operation 579 'extractvalue' 'tmp_dest_V_7' <Predicate = (!icmp_ln863)> <Delay = 0.00>
ST_33 : Operation 580 [1/1] (3.25ns)   --->   "store i1 %tmp_valid_V_5, i1* %img_channel_valid_V_36, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:865]   --->   Operation 580 'store' <Predicate = (!icmp_ln863)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_33 : Operation 581 [1/1] (3.25ns)   --->   "store i12 %tmp_data_V_7, i12* %img_channel_data_V_a_27, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:865]   --->   Operation 581 'store' <Predicate = (!icmp_ln863)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_33 : Operation 582 [1/1] (3.25ns)   --->   "store i4 %tmp_keep_V_7, i4* %img_channel_keep_V_a_28, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:865]   --->   Operation 582 'store' <Predicate = (!icmp_ln863)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_33 : Operation 583 [1/1] (3.25ns)   --->   "store i1 %tmp_user_V_6, i1* %img_channel_user_V_a_26, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:865]   --->   Operation 583 'store' <Predicate = (!icmp_ln863)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_33 : Operation 584 [1/1] (3.25ns)   --->   "store i1 %tmp_last_V_7, i1* %img_channel_last_V_a_28, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:865]   --->   Operation 584 'store' <Predicate = (!icmp_ln863)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_33 : Operation 585 [1/1] (3.25ns)   --->   "store i1 %tmp_id_V_7, i1* %img_channel_id_V_add_28, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:865]   --->   Operation 585 'store' <Predicate = (!icmp_ln863)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_33 : Operation 586 [1/1] (3.25ns)   --->   "store i1 %tmp_dest_V_7, i1* %img_channel_dest_V_a_28, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:865]   --->   Operation 586 'store' <Predicate = (!icmp_ln863)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_33 : Operation 587 [1/1] (1.87ns)   --->   "%index_input_element_11 = add i7 %index_input_element2, 1" [FSRCNN_V1/FSRCNN.cpp:863]   --->   Operation 587 'add' 'index_input_element_11' <Predicate = (!icmp_ln863)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 588 [1/1] (0.00ns)   --->   "br label %.preheader363" [FSRCNN_V1/FSRCNN.cpp:863]   --->   Operation 588 'br' <Predicate = (!icmp_ln863)> <Delay = 0.00>
ST_33 : Operation 589 [2/2] (3.25ns)   --->   "%img_channel_valid_V_37 = load i1* %img_channel_valid_V_32, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:870]   --->   Operation 589 'load' 'img_channel_valid_V_37' <Predicate = (icmp_ln863)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_33 : Operation 590 [2/2] (3.25ns)   --->   "%img_channel_data_V_l_10 = load i12* %img_channel_data_V_a_23, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:870]   --->   Operation 590 'load' 'img_channel_data_V_l_10' <Predicate = (icmp_ln863)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_33 : Operation 591 [2/2] (3.25ns)   --->   "%img_channel_keep_V_l_9 = load i4* %img_channel_keep_V_a_24, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:870]   --->   Operation 591 'load' 'img_channel_keep_V_l_9' <Predicate = (icmp_ln863)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_33 : Operation 592 [2/2] (3.25ns)   --->   "%img_channel_user_V_l_9 = load i1* %img_channel_user_V_a_22, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:870]   --->   Operation 592 'load' 'img_channel_user_V_l_9' <Predicate = (icmp_ln863)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_33 : Operation 593 [2/2] (3.25ns)   --->   "%img_channel_last_V_l_9 = load i1* %img_channel_last_V_a_24, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:870]   --->   Operation 593 'load' 'img_channel_last_V_l_9' <Predicate = (icmp_ln863)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_33 : Operation 594 [2/2] (3.25ns)   --->   "%img_channel_id_V_loa_9 = load i1* %img_channel_id_V_add_24, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:870]   --->   Operation 594 'load' 'img_channel_id_V_loa_9' <Predicate = (icmp_ln863)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_33 : Operation 595 [2/2] (3.25ns)   --->   "%img_channel_dest_V_l_9 = load i1* %img_channel_dest_V_a_24, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:870]   --->   Operation 595 'load' 'img_channel_dest_V_l_9' <Predicate = (icmp_ln863)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_33 : Operation 596 [2/2] (3.25ns)   --->   "%img_channel_valid_V_38 = load i1* %img_channel_valid_V_34, align 4" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:875]   --->   Operation 596 'load' 'img_channel_valid_V_38' <Predicate = (icmp_ln863)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_33 : Operation 597 [2/2] (3.25ns)   --->   "%img_channel_data_V_l_11 = load i12* %img_channel_data_V_a_25, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:875]   --->   Operation 597 'load' 'img_channel_data_V_l_11' <Predicate = (icmp_ln863)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_33 : Operation 598 [2/2] (3.25ns)   --->   "%img_channel_keep_V_l_10 = load i4* %img_channel_keep_V_a_26, align 4" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:875]   --->   Operation 598 'load' 'img_channel_keep_V_l_10' <Predicate = (icmp_ln863)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_33 : Operation 599 [2/2] (3.25ns)   --->   "%img_channel_user_V_l_10 = load i1* %img_channel_user_V_a_24, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:875]   --->   Operation 599 'load' 'img_channel_user_V_l_10' <Predicate = (icmp_ln863)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_33 : Operation 600 [2/2] (3.25ns)   --->   "%img_channel_last_V_l_10 = load i1* %img_channel_last_V_a_26, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:875]   --->   Operation 600 'load' 'img_channel_last_V_l_10' <Predicate = (icmp_ln863)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_33 : Operation 601 [2/2] (3.25ns)   --->   "%img_channel_id_V_loa_10 = load i1* %img_channel_id_V_add_26, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:875]   --->   Operation 601 'load' 'img_channel_id_V_loa_10' <Predicate = (icmp_ln863)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_33 : Operation 602 [2/2] (3.25ns)   --->   "%img_channel_dest_V_l_10 = load i1* %img_channel_dest_V_a_26, align 4" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:875]   --->   Operation 602 'load' 'img_channel_dest_V_l_10' <Predicate = (icmp_ln863)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>

State 34 <SV = 31> <Delay = 6.50>
ST_34 : Operation 603 [1/2] (3.25ns)   --->   "%img_channel_valid_V_37 = load i1* %img_channel_valid_V_32, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:870]   --->   Operation 603 'load' 'img_channel_valid_V_37' <Predicate = (!or_ln860)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_34 : Operation 604 [1/1] (3.25ns)   --->   "store i1 %img_channel_valid_V_37, i1* %img_channel_valid_V_33, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:870]   --->   Operation 604 'store' <Predicate = (!or_ln860)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_34 : Operation 605 [1/2] (3.25ns)   --->   "%img_channel_data_V_l_10 = load i12* %img_channel_data_V_a_23, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:870]   --->   Operation 605 'load' 'img_channel_data_V_l_10' <Predicate = (!or_ln860)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_34 : Operation 606 [1/1] (3.25ns)   --->   "store i12 %img_channel_data_V_l_10, i12* %img_channel_data_V_a_24, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:870]   --->   Operation 606 'store' <Predicate = (!or_ln860)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_34 : Operation 607 [1/2] (3.25ns)   --->   "%img_channel_keep_V_l_9 = load i4* %img_channel_keep_V_a_24, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:870]   --->   Operation 607 'load' 'img_channel_keep_V_l_9' <Predicate = (!or_ln860)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_34 : Operation 608 [1/1] (3.25ns)   --->   "store i4 %img_channel_keep_V_l_9, i4* %img_channel_keep_V_a_25, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:870]   --->   Operation 608 'store' <Predicate = (!or_ln860)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_34 : Operation 609 [1/2] (3.25ns)   --->   "%img_channel_user_V_l_9 = load i1* %img_channel_user_V_a_22, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:870]   --->   Operation 609 'load' 'img_channel_user_V_l_9' <Predicate = (!or_ln860)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_34 : Operation 610 [1/1] (3.25ns)   --->   "store i1 %img_channel_user_V_l_9, i1* %img_channel_user_V_a_23, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:870]   --->   Operation 610 'store' <Predicate = (!or_ln860)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_34 : Operation 611 [1/2] (3.25ns)   --->   "%img_channel_last_V_l_9 = load i1* %img_channel_last_V_a_24, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:870]   --->   Operation 611 'load' 'img_channel_last_V_l_9' <Predicate = (!or_ln860)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_34 : Operation 612 [1/1] (3.25ns)   --->   "store i1 %img_channel_last_V_l_9, i1* %img_channel_last_V_a_25, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:870]   --->   Operation 612 'store' <Predicate = (!or_ln860)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_34 : Operation 613 [1/2] (3.25ns)   --->   "%img_channel_id_V_loa_9 = load i1* %img_channel_id_V_add_24, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:870]   --->   Operation 613 'load' 'img_channel_id_V_loa_9' <Predicate = (!or_ln860)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_34 : Operation 614 [1/1] (3.25ns)   --->   "store i1 %img_channel_id_V_loa_9, i1* %img_channel_id_V_add_25, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:870]   --->   Operation 614 'store' <Predicate = (!or_ln860)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_34 : Operation 615 [1/2] (3.25ns)   --->   "%img_channel_dest_V_l_9 = load i1* %img_channel_dest_V_a_24, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:870]   --->   Operation 615 'load' 'img_channel_dest_V_l_9' <Predicate = (!or_ln860)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_34 : Operation 616 [1/1] (3.25ns)   --->   "store i1 %img_channel_dest_V_l_9, i1* %img_channel_dest_V_a_25, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:870]   --->   Operation 616 'store' <Predicate = (!or_ln860)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_34 : Operation 617 [1/2] (3.25ns)   --->   "%img_channel_valid_V_38 = load i1* %img_channel_valid_V_34, align 4" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:875]   --->   Operation 617 'load' 'img_channel_valid_V_38' <Predicate = (!or_ln860)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_34 : Operation 618 [1/1] (3.25ns)   --->   "store i1 %img_channel_valid_V_38, i1* %img_channel_valid_V_35, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:875]   --->   Operation 618 'store' <Predicate = (!or_ln860)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_34 : Operation 619 [1/2] (3.25ns)   --->   "%img_channel_data_V_l_11 = load i12* %img_channel_data_V_a_25, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:875]   --->   Operation 619 'load' 'img_channel_data_V_l_11' <Predicate = (!or_ln860)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_34 : Operation 620 [1/1] (3.25ns)   --->   "store i12 %img_channel_data_V_l_11, i12* %img_channel_data_V_a_26, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:875]   --->   Operation 620 'store' <Predicate = (!or_ln860)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_34 : Operation 621 [1/2] (3.25ns)   --->   "%img_channel_keep_V_l_10 = load i4* %img_channel_keep_V_a_26, align 4" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:875]   --->   Operation 621 'load' 'img_channel_keep_V_l_10' <Predicate = (!or_ln860)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_34 : Operation 622 [1/1] (3.25ns)   --->   "store i4 %img_channel_keep_V_l_10, i4* %img_channel_keep_V_a_27, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:875]   --->   Operation 622 'store' <Predicate = (!or_ln860)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_34 : Operation 623 [1/2] (3.25ns)   --->   "%img_channel_user_V_l_10 = load i1* %img_channel_user_V_a_24, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:875]   --->   Operation 623 'load' 'img_channel_user_V_l_10' <Predicate = (!or_ln860)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_34 : Operation 624 [1/1] (3.25ns)   --->   "store i1 %img_channel_user_V_l_10, i1* %img_channel_user_V_a_25, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:875]   --->   Operation 624 'store' <Predicate = (!or_ln860)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_34 : Operation 625 [1/2] (3.25ns)   --->   "%img_channel_last_V_l_10 = load i1* %img_channel_last_V_a_26, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:875]   --->   Operation 625 'load' 'img_channel_last_V_l_10' <Predicate = (!or_ln860)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_34 : Operation 626 [1/1] (3.25ns)   --->   "store i1 %img_channel_last_V_l_10, i1* %img_channel_last_V_a_27, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:875]   --->   Operation 626 'store' <Predicate = (!or_ln860)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_34 : Operation 627 [1/2] (3.25ns)   --->   "%img_channel_id_V_loa_10 = load i1* %img_channel_id_V_add_26, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:875]   --->   Operation 627 'load' 'img_channel_id_V_loa_10' <Predicate = (!or_ln860)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_34 : Operation 628 [1/1] (3.25ns)   --->   "store i1 %img_channel_id_V_loa_10, i1* %img_channel_id_V_add_27, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:875]   --->   Operation 628 'store' <Predicate = (!or_ln860)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_34 : Operation 629 [1/2] (3.25ns)   --->   "%img_channel_dest_V_l_10 = load i1* %img_channel_dest_V_a_26, align 4" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:875]   --->   Operation 629 'load' 'img_channel_dest_V_l_10' <Predicate = (!or_ln860)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_34 : Operation 630 [1/1] (3.25ns)   --->   "store i1 %img_channel_dest_V_l_10, i1* %img_channel_dest_V_a_27, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:875]   --->   Operation 630 'store' <Predicate = (!or_ln860)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_34 : Operation 631 [1/1] (0.00ns)   --->   "br label %.loopexit361"   --->   Operation 631 'br' <Predicate = (!or_ln860)> <Delay = 0.00>
ST_34 : Operation 632 [1/1] (0.00ns)   --->   "br i1 %and_ln879, label %.preheader358.preheader, label %.loopexit359" [FSRCNN_V1/FSRCNN.cpp:879]   --->   Operation 632 'br' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 633 [1/1] (0.00ns)   --->   "%zext_ln321_71 = zext i4 %current_input_channe to i13" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:883]   --->   Operation 633 'zext' 'zext_ln321_71' <Predicate = (and_ln879)> <Delay = 0.00>
ST_34 : Operation 634 [1/1] (0.00ns)   --->   "%tmp_56 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %current_input_channe, i6 0)" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:883]   --->   Operation 634 'bitconcatenate' 'tmp_56' <Predicate = (and_ln879)> <Delay = 0.00>
ST_34 : Operation 635 [1/1] (0.00ns)   --->   "%zext_ln321_72 = zext i10 %tmp_56 to i11" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:883]   --->   Operation 635 'zext' 'zext_ln321_72' <Predicate = (and_ln879)> <Delay = 0.00>
ST_34 : Operation 636 [1/1] (0.00ns)   --->   "%tmp_57 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %current_input_channe, i1 false)" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:883]   --->   Operation 636 'bitconcatenate' 'tmp_57' <Predicate = (and_ln879)> <Delay = 0.00>
ST_34 : Operation 637 [1/1] (0.00ns)   --->   "%zext_ln321_73 = zext i5 %tmp_57 to i11" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:883]   --->   Operation 637 'zext' 'zext_ln321_73' <Predicate = (and_ln879)> <Delay = 0.00>
ST_34 : Operation 638 [1/1] (1.73ns)   --->   "%add_ln321_46 = add i11 %zext_ln321_72, %zext_ln321_73" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:883]   --->   Operation 638 'add' 'add_ln321_46' <Predicate = (and_ln879)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 639 [1/1] (1.54ns)   --->   "%add_ln321_47 = add i13 %zext_ln321_71, %sext_ln321" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:883]   --->   Operation 639 'add' 'add_ln321_47' <Predicate = (and_ln879)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 640 [1/1] (0.00ns) (grouped into LUT with out node add_ln321_48)   --->   "%shl_ln321_2 = shl i13 %add_ln321_47, 6" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:883]   --->   Operation 640 'shl' 'shl_ln321_2' <Predicate = (and_ln879)> <Delay = 0.00>
ST_34 : Operation 641 [1/1] (0.00ns) (grouped into LUT with out node add_ln321_48)   --->   "%shl_ln321_3 = shl i13 %add_ln321_47, 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:883]   --->   Operation 641 'shl' 'shl_ln321_3' <Predicate = (and_ln879)> <Delay = 0.00>
ST_34 : Operation 642 [1/1] (1.67ns) (out node of the LUT)   --->   "%add_ln321_48 = add i13 %shl_ln321_2, %shl_ln321_3" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:883]   --->   Operation 642 'add' 'add_ln321_48' <Predicate = (and_ln879)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 643 [1/1] (1.76ns)   --->   "br label %.preheader358" [FSRCNN_V1/FSRCNN.cpp:881]   --->   Operation 643 'br' <Predicate = (and_ln879)> <Delay = 1.76>

State 35 <SV = 32> <Delay = 4.89>
ST_35 : Operation 644 [1/1] (0.00ns)   --->   "%index_input_element2_4 = phi i7 [ %index_input_element_13, %17 ], [ 0, %.preheader358.preheader ]"   --->   Operation 644 'phi' 'index_input_element2_4' <Predicate = (and_ln879)> <Delay = 0.00>
ST_35 : Operation 645 [1/1] (1.48ns)   --->   "%icmp_ln881 = icmp eq i7 %index_input_element2_4, -62" [FSRCNN_V1/FSRCNN.cpp:881]   --->   Operation 645 'icmp' 'icmp_ln881' <Predicate = (and_ln879)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 646 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 66, i64 66, i64 66)"   --->   Operation 646 'speclooptripcount' <Predicate = (and_ln879)> <Delay = 0.00>
ST_35 : Operation 647 [1/1] (1.87ns)   --->   "%index_input_element_13 = add i7 %index_input_element2_4, 1" [FSRCNN_V1/FSRCNN.cpp:881]   --->   Operation 647 'add' 'index_input_element_13' <Predicate = (and_ln879)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 648 [1/1] (0.00ns)   --->   "br i1 %icmp_ln881, label %.loopexit359.loopexit, label %17" [FSRCNN_V1/FSRCNN.cpp:881]   --->   Operation 648 'br' <Predicate = (and_ln879)> <Delay = 0.00>
ST_35 : Operation 649 [1/1] (0.00ns)   --->   "%zext_ln321_74 = zext i7 %index_input_element2_4 to i13" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:883]   --->   Operation 649 'zext' 'zext_ln321_74' <Predicate = (and_ln879 & !icmp_ln881)> <Delay = 0.00>
ST_35 : Operation 650 [1/1] (0.00ns)   --->   "%zext_ln321_75 = zext i7 %index_input_element2_4 to i11" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:883]   --->   Operation 650 'zext' 'zext_ln321_75' <Predicate = (and_ln879 & !icmp_ln881)> <Delay = 0.00>
ST_35 : Operation 651 [1/1] (1.63ns)   --->   "%add_ln321_49 = add i11 %add_ln321_46, %zext_ln321_75" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:883]   --->   Operation 651 'add' 'add_ln321_49' <Predicate = (and_ln879 & !icmp_ln881)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 652 [1/1] (0.00ns)   --->   "%zext_ln321_76 = zext i11 %add_ln321_49 to i64" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:883]   --->   Operation 652 'zext' 'zext_ln321_76' <Predicate = (and_ln879 & !icmp_ln881)> <Delay = 0.00>
ST_35 : Operation 653 [1/1] (0.00ns)   --->   "%img_channel_valid_V_39 = getelementptr [2376 x i1]* %img_channel_valid_V, i64 0, i64 %zext_ln321_76" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:883]   --->   Operation 653 'getelementptr' 'img_channel_valid_V_39' <Predicate = (and_ln879 & !icmp_ln881)> <Delay = 0.00>
ST_35 : Operation 654 [1/1] (1.67ns)   --->   "%add_ln321_50 = add i13 %add_ln321_48, %zext_ln321_74" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:883]   --->   Operation 654 'add' 'add_ln321_50' <Predicate = (and_ln879 & !icmp_ln881)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 655 [1/1] (0.00ns)   --->   "%img_channel_data_V_a_28 = getelementptr [2376 x i12]* %img_channel_data_V, i64 0, i64 %zext_ln321_76" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:883]   --->   Operation 655 'getelementptr' 'img_channel_data_V_a_28' <Predicate = (and_ln879 & !icmp_ln881)> <Delay = 0.00>
ST_35 : Operation 656 [1/1] (0.00ns)   --->   "%img_channel_keep_V_a_29 = getelementptr [2376 x i4]* %img_channel_keep_V, i64 0, i64 %zext_ln321_76" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:883]   --->   Operation 656 'getelementptr' 'img_channel_keep_V_a_29' <Predicate = (and_ln879 & !icmp_ln881)> <Delay = 0.00>
ST_35 : Operation 657 [1/1] (0.00ns)   --->   "%img_channel_user_V_a_27 = getelementptr [2376 x i1]* %img_channel_user_V, i64 0, i64 %zext_ln321_76" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:883]   --->   Operation 657 'getelementptr' 'img_channel_user_V_a_27' <Predicate = (and_ln879 & !icmp_ln881)> <Delay = 0.00>
ST_35 : Operation 658 [1/1] (0.00ns)   --->   "%img_channel_last_V_a_29 = getelementptr [2376 x i1]* %img_channel_last_V, i64 0, i64 %zext_ln321_76" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:883]   --->   Operation 658 'getelementptr' 'img_channel_last_V_a_29' <Predicate = (and_ln879 & !icmp_ln881)> <Delay = 0.00>
ST_35 : Operation 659 [1/1] (0.00ns)   --->   "%img_channel_id_V_add_29 = getelementptr [2376 x i1]* %img_channel_id_V, i64 0, i64 %zext_ln321_76" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:883]   --->   Operation 659 'getelementptr' 'img_channel_id_V_add_29' <Predicate = (and_ln879 & !icmp_ln881)> <Delay = 0.00>
ST_35 : Operation 660 [1/1] (0.00ns)   --->   "%img_channel_dest_V_a_29 = getelementptr [2376 x i1]* %img_channel_dest_V, i64 0, i64 %zext_ln321_76" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:883]   --->   Operation 660 'getelementptr' 'img_channel_dest_V_a_29' <Predicate = (and_ln879 & !icmp_ln881)> <Delay = 0.00>
ST_35 : Operation 661 [2/2] (3.25ns)   --->   "%img_channel_valid_V_41 = load i1* %img_channel_valid_V_39, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:883]   --->   Operation 661 'load' 'img_channel_valid_V_41' <Predicate = (and_ln879 & !icmp_ln881)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_35 : Operation 662 [2/2] (3.25ns)   --->   "%img_channel_data_V_l_12 = load i12* %img_channel_data_V_a_28, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:883]   --->   Operation 662 'load' 'img_channel_data_V_l_12' <Predicate = (and_ln879 & !icmp_ln881)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_35 : Operation 663 [2/2] (3.25ns)   --->   "%img_channel_keep_V_l_11 = load i4* %img_channel_keep_V_a_29, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:883]   --->   Operation 663 'load' 'img_channel_keep_V_l_11' <Predicate = (and_ln879 & !icmp_ln881)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_35 : Operation 664 [2/2] (3.25ns)   --->   "%img_channel_user_V_l_11 = load i1* %img_channel_user_V_a_27, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:883]   --->   Operation 664 'load' 'img_channel_user_V_l_11' <Predicate = (and_ln879 & !icmp_ln881)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_35 : Operation 665 [2/2] (3.25ns)   --->   "%img_channel_last_V_l_11 = load i1* %img_channel_last_V_a_29, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:883]   --->   Operation 665 'load' 'img_channel_last_V_l_11' <Predicate = (and_ln879 & !icmp_ln881)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_35 : Operation 666 [2/2] (3.25ns)   --->   "%img_channel_id_V_loa_11 = load i1* %img_channel_id_V_add_29, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:883]   --->   Operation 666 'load' 'img_channel_id_V_loa_11' <Predicate = (and_ln879 & !icmp_ln881)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_35 : Operation 667 [2/2] (3.25ns)   --->   "%img_channel_dest_V_l_11 = load i1* %img_channel_dest_V_a_29, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:883]   --->   Operation 667 'load' 'img_channel_dest_V_l_11' <Predicate = (and_ln879 & !icmp_ln881)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_35 : Operation 668 [1/1] (0.00ns)   --->   "br label %.loopexit359"   --->   Operation 668 'br' <Predicate = (and_ln879 & icmp_ln881)> <Delay = 0.00>
ST_35 : Operation 669 [1/1] (0.00ns)   --->   "br i1 %icmp_ln860, label %.preheader356.preheader, label %.loopexit357" [FSRCNN_V1/FSRCNN.cpp:887]   --->   Operation 669 'br' <Predicate = (icmp_ln881) | (!and_ln879)> <Delay = 0.00>
ST_35 : Operation 670 [1/1] (0.00ns)   --->   "%tmp_58 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %current_input_channe, i6 0)" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:891]   --->   Operation 670 'bitconcatenate' 'tmp_58' <Predicate = (icmp_ln881 & icmp_ln860) | (!and_ln879 & icmp_ln860)> <Delay = 0.00>
ST_35 : Operation 671 [1/1] (0.00ns)   --->   "%zext_ln321_78 = zext i10 %tmp_58 to i11" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:891]   --->   Operation 671 'zext' 'zext_ln321_78' <Predicate = (icmp_ln881 & icmp_ln860) | (!and_ln879 & icmp_ln860)> <Delay = 0.00>
ST_35 : Operation 672 [1/1] (0.00ns)   --->   "%tmp_59 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %current_input_channe, i1 false)" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:891]   --->   Operation 672 'bitconcatenate' 'tmp_59' <Predicate = (icmp_ln881 & icmp_ln860) | (!and_ln879 & icmp_ln860)> <Delay = 0.00>
ST_35 : Operation 673 [1/1] (0.00ns)   --->   "%zext_ln321_79 = zext i5 %tmp_59 to i11" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:891]   --->   Operation 673 'zext' 'zext_ln321_79' <Predicate = (icmp_ln881 & icmp_ln860) | (!and_ln879 & icmp_ln860)> <Delay = 0.00>
ST_35 : Operation 674 [1/1] (1.73ns)   --->   "%add_ln321_51 = add i11 %zext_ln321_79, %zext_ln321_78" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:891]   --->   Operation 674 'add' 'add_ln321_51' <Predicate = (icmp_ln881 & icmp_ln860) | (!and_ln879 & icmp_ln860)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 675 [1/1] (0.00ns)   --->   "%zext_ln321_80 = zext i11 %add_ln321_51 to i12" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:891]   --->   Operation 675 'zext' 'zext_ln321_80' <Predicate = (icmp_ln881 & icmp_ln860) | (!and_ln879 & icmp_ln860)> <Delay = 0.00>
ST_35 : Operation 676 [1/1] (1.63ns)   --->   "%add_ln321_52 = add i11 %add_ln321_51, 792" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:891]   --->   Operation 676 'add' 'add_ln321_52' <Predicate = (icmp_ln881 & icmp_ln860) | (!and_ln879 & icmp_ln860)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 677 [1/1] (1.54ns)   --->   "%add_ln321_53 = add i12 %zext_ln321_80, 1584" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:891]   --->   Operation 677 'add' 'add_ln321_53' <Predicate = (icmp_ln881 & icmp_ln860) | (!and_ln879 & icmp_ln860)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 678 [1/1] (1.76ns)   --->   "br label %.preheader356" [FSRCNN_V1/FSRCNN.cpp:889]   --->   Operation 678 'br' <Predicate = (icmp_ln881 & icmp_ln860) | (!and_ln879 & icmp_ln860)> <Delay = 1.76>

State 36 <SV = 33> <Delay = 6.50>
ST_36 : Operation 679 [1/1] (0.00ns)   --->   "%zext_ln321_77 = zext i13 %add_ln321_50 to i64" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:883]   --->   Operation 679 'zext' 'zext_ln321_77' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 680 [1/1] (0.00ns)   --->   "%img_channel_valid_V_40 = getelementptr [2376 x i1]* %img_channel_valid_V, i64 0, i64 %zext_ln321_77" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:883]   --->   Operation 680 'getelementptr' 'img_channel_valid_V_40' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 681 [1/1] (0.00ns)   --->   "%img_channel_data_V_a_29 = getelementptr [2376 x i12]* %img_channel_data_V, i64 0, i64 %zext_ln321_77" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:883]   --->   Operation 681 'getelementptr' 'img_channel_data_V_a_29' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 682 [1/1] (0.00ns)   --->   "%img_channel_keep_V_a_30 = getelementptr [2376 x i4]* %img_channel_keep_V, i64 0, i64 %zext_ln321_77" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:883]   --->   Operation 682 'getelementptr' 'img_channel_keep_V_a_30' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 683 [1/1] (0.00ns)   --->   "%img_channel_user_V_a_28 = getelementptr [2376 x i1]* %img_channel_user_V, i64 0, i64 %zext_ln321_77" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:883]   --->   Operation 683 'getelementptr' 'img_channel_user_V_a_28' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 684 [1/1] (0.00ns)   --->   "%img_channel_last_V_a_30 = getelementptr [2376 x i1]* %img_channel_last_V, i64 0, i64 %zext_ln321_77" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:883]   --->   Operation 684 'getelementptr' 'img_channel_last_V_a_30' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 685 [1/1] (0.00ns)   --->   "%img_channel_id_V_add_30 = getelementptr [2376 x i1]* %img_channel_id_V, i64 0, i64 %zext_ln321_77" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:883]   --->   Operation 685 'getelementptr' 'img_channel_id_V_add_30' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 686 [1/1] (0.00ns)   --->   "%img_channel_dest_V_a_30 = getelementptr [2376 x i1]* %img_channel_dest_V, i64 0, i64 %zext_ln321_77" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:883]   --->   Operation 686 'getelementptr' 'img_channel_dest_V_a_30' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 687 [1/2] (3.25ns)   --->   "%img_channel_valid_V_41 = load i1* %img_channel_valid_V_39, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:883]   --->   Operation 687 'load' 'img_channel_valid_V_41' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_36 : Operation 688 [1/1] (3.25ns)   --->   "store i1 %img_channel_valid_V_41, i1* %img_channel_valid_V_40, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:883]   --->   Operation 688 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_36 : Operation 689 [1/2] (3.25ns)   --->   "%img_channel_data_V_l_12 = load i12* %img_channel_data_V_a_28, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:883]   --->   Operation 689 'load' 'img_channel_data_V_l_12' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_36 : Operation 690 [1/1] (3.25ns)   --->   "store i12 %img_channel_data_V_l_12, i12* %img_channel_data_V_a_29, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:883]   --->   Operation 690 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_36 : Operation 691 [1/2] (3.25ns)   --->   "%img_channel_keep_V_l_11 = load i4* %img_channel_keep_V_a_29, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:883]   --->   Operation 691 'load' 'img_channel_keep_V_l_11' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_36 : Operation 692 [1/1] (3.25ns)   --->   "store i4 %img_channel_keep_V_l_11, i4* %img_channel_keep_V_a_30, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:883]   --->   Operation 692 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_36 : Operation 693 [1/2] (3.25ns)   --->   "%img_channel_user_V_l_11 = load i1* %img_channel_user_V_a_27, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:883]   --->   Operation 693 'load' 'img_channel_user_V_l_11' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_36 : Operation 694 [1/1] (3.25ns)   --->   "store i1 %img_channel_user_V_l_11, i1* %img_channel_user_V_a_28, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:883]   --->   Operation 694 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_36 : Operation 695 [1/2] (3.25ns)   --->   "%img_channel_last_V_l_11 = load i1* %img_channel_last_V_a_29, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:883]   --->   Operation 695 'load' 'img_channel_last_V_l_11' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_36 : Operation 696 [1/1] (3.25ns)   --->   "store i1 %img_channel_last_V_l_11, i1* %img_channel_last_V_a_30, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:883]   --->   Operation 696 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_36 : Operation 697 [1/2] (3.25ns)   --->   "%img_channel_id_V_loa_11 = load i1* %img_channel_id_V_add_29, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:883]   --->   Operation 697 'load' 'img_channel_id_V_loa_11' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_36 : Operation 698 [1/1] (3.25ns)   --->   "store i1 %img_channel_id_V_loa_11, i1* %img_channel_id_V_add_30, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:883]   --->   Operation 698 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_36 : Operation 699 [1/2] (3.25ns)   --->   "%img_channel_dest_V_l_11 = load i1* %img_channel_dest_V_a_29, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:883]   --->   Operation 699 'load' 'img_channel_dest_V_l_11' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_36 : Operation 700 [1/1] (3.25ns)   --->   "store i1 %img_channel_dest_V_l_11, i1* %img_channel_dest_V_a_30, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:883]   --->   Operation 700 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_36 : Operation 701 [1/1] (0.00ns)   --->   "br label %.preheader358" [FSRCNN_V1/FSRCNN.cpp:881]   --->   Operation 701 'br' <Predicate = true> <Delay = 0.00>

State 37 <SV = 33> <Delay = 4.89>
ST_37 : Operation 702 [1/1] (0.00ns)   --->   "%index_input_element2_5 = phi i7 [ %index_input_element_14, %18 ], [ 0, %.preheader356.preheader ]"   --->   Operation 702 'phi' 'index_input_element2_5' <Predicate = (icmp_ln860)> <Delay = 0.00>
ST_37 : Operation 703 [1/1] (1.48ns)   --->   "%icmp_ln889 = icmp eq i7 %index_input_element2_5, -62" [FSRCNN_V1/FSRCNN.cpp:889]   --->   Operation 703 'icmp' 'icmp_ln889' <Predicate = (icmp_ln860)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 704 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 66, i64 66, i64 66)"   --->   Operation 704 'speclooptripcount' <Predicate = (icmp_ln860)> <Delay = 0.00>
ST_37 : Operation 705 [1/1] (1.87ns)   --->   "%index_input_element_14 = add i7 %index_input_element2_5, 1" [FSRCNN_V1/FSRCNN.cpp:889]   --->   Operation 705 'add' 'index_input_element_14' <Predicate = (icmp_ln860)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 706 [1/1] (0.00ns)   --->   "br i1 %icmp_ln889, label %.loopexit357.loopexit, label %18" [FSRCNN_V1/FSRCNN.cpp:889]   --->   Operation 706 'br' <Predicate = (icmp_ln860)> <Delay = 0.00>
ST_37 : Operation 707 [1/1] (0.00ns)   --->   "%zext_ln321_81 = zext i7 %index_input_element2_5 to i12" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:891]   --->   Operation 707 'zext' 'zext_ln321_81' <Predicate = (icmp_ln860 & !icmp_ln889)> <Delay = 0.00>
ST_37 : Operation 708 [1/1] (0.00ns)   --->   "%zext_ln321_82 = zext i7 %index_input_element2_5 to i11" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:891]   --->   Operation 708 'zext' 'zext_ln321_82' <Predicate = (icmp_ln860 & !icmp_ln889)> <Delay = 0.00>
ST_37 : Operation 709 [1/1] (1.63ns)   --->   "%add_ln321_54 = add i11 %add_ln321_52, %zext_ln321_82" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:891]   --->   Operation 709 'add' 'add_ln321_54' <Predicate = (icmp_ln860 & !icmp_ln889)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 710 [1/1] (0.00ns)   --->   "%zext_ln321_83 = zext i11 %add_ln321_54 to i64" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:891]   --->   Operation 710 'zext' 'zext_ln321_83' <Predicate = (icmp_ln860 & !icmp_ln889)> <Delay = 0.00>
ST_37 : Operation 711 [1/1] (0.00ns)   --->   "%img_channel_valid_V_42 = getelementptr [2376 x i1]* %img_channel_valid_V, i64 0, i64 %zext_ln321_83" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:891]   --->   Operation 711 'getelementptr' 'img_channel_valid_V_42' <Predicate = (icmp_ln860 & !icmp_ln889)> <Delay = 0.00>
ST_37 : Operation 712 [1/1] (1.54ns)   --->   "%add_ln321_55 = add i12 %add_ln321_53, %zext_ln321_81" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:891]   --->   Operation 712 'add' 'add_ln321_55' <Predicate = (icmp_ln860 & !icmp_ln889)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 713 [1/1] (0.00ns)   --->   "%img_channel_data_V_a_30 = getelementptr [2376 x i12]* %img_channel_data_V, i64 0, i64 %zext_ln321_83" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:891]   --->   Operation 713 'getelementptr' 'img_channel_data_V_a_30' <Predicate = (icmp_ln860 & !icmp_ln889)> <Delay = 0.00>
ST_37 : Operation 714 [1/1] (0.00ns)   --->   "%img_channel_keep_V_a_31 = getelementptr [2376 x i4]* %img_channel_keep_V, i64 0, i64 %zext_ln321_83" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:891]   --->   Operation 714 'getelementptr' 'img_channel_keep_V_a_31' <Predicate = (icmp_ln860 & !icmp_ln889)> <Delay = 0.00>
ST_37 : Operation 715 [1/1] (0.00ns)   --->   "%img_channel_user_V_a_29 = getelementptr [2376 x i1]* %img_channel_user_V, i64 0, i64 %zext_ln321_83" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:891]   --->   Operation 715 'getelementptr' 'img_channel_user_V_a_29' <Predicate = (icmp_ln860 & !icmp_ln889)> <Delay = 0.00>
ST_37 : Operation 716 [1/1] (0.00ns)   --->   "%img_channel_last_V_a_31 = getelementptr [2376 x i1]* %img_channel_last_V, i64 0, i64 %zext_ln321_83" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:891]   --->   Operation 716 'getelementptr' 'img_channel_last_V_a_31' <Predicate = (icmp_ln860 & !icmp_ln889)> <Delay = 0.00>
ST_37 : Operation 717 [1/1] (0.00ns)   --->   "%img_channel_id_V_add_31 = getelementptr [2376 x i1]* %img_channel_id_V, i64 0, i64 %zext_ln321_83" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:891]   --->   Operation 717 'getelementptr' 'img_channel_id_V_add_31' <Predicate = (icmp_ln860 & !icmp_ln889)> <Delay = 0.00>
ST_37 : Operation 718 [1/1] (0.00ns)   --->   "%img_channel_dest_V_a_31 = getelementptr [2376 x i1]* %img_channel_dest_V, i64 0, i64 %zext_ln321_83" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:891]   --->   Operation 718 'getelementptr' 'img_channel_dest_V_a_31' <Predicate = (icmp_ln860 & !icmp_ln889)> <Delay = 0.00>
ST_37 : Operation 719 [2/2] (3.25ns)   --->   "%img_channel_valid_V_44 = load i1* %img_channel_valid_V_42, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:891]   --->   Operation 719 'load' 'img_channel_valid_V_44' <Predicate = (icmp_ln860 & !icmp_ln889)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_37 : Operation 720 [2/2] (3.25ns)   --->   "%img_channel_data_V_l_13 = load i12* %img_channel_data_V_a_30, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:891]   --->   Operation 720 'load' 'img_channel_data_V_l_13' <Predicate = (icmp_ln860 & !icmp_ln889)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_37 : Operation 721 [2/2] (3.25ns)   --->   "%img_channel_keep_V_l_12 = load i4* %img_channel_keep_V_a_31, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:891]   --->   Operation 721 'load' 'img_channel_keep_V_l_12' <Predicate = (icmp_ln860 & !icmp_ln889)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_37 : Operation 722 [2/2] (3.25ns)   --->   "%img_channel_user_V_l_12 = load i1* %img_channel_user_V_a_29, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:891]   --->   Operation 722 'load' 'img_channel_user_V_l_12' <Predicate = (icmp_ln860 & !icmp_ln889)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_37 : Operation 723 [2/2] (3.25ns)   --->   "%img_channel_last_V_l_12 = load i1* %img_channel_last_V_a_31, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:891]   --->   Operation 723 'load' 'img_channel_last_V_l_12' <Predicate = (icmp_ln860 & !icmp_ln889)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_37 : Operation 724 [2/2] (3.25ns)   --->   "%img_channel_id_V_loa_12 = load i1* %img_channel_id_V_add_31, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:891]   --->   Operation 724 'load' 'img_channel_id_V_loa_12' <Predicate = (icmp_ln860 & !icmp_ln889)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_37 : Operation 725 [2/2] (3.25ns)   --->   "%img_channel_dest_V_l_12 = load i1* %img_channel_dest_V_a_31, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:891]   --->   Operation 725 'load' 'img_channel_dest_V_l_12' <Predicate = (icmp_ln860 & !icmp_ln889)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_37 : Operation 726 [1/1] (0.00ns)   --->   "br label %.loopexit357"   --->   Operation 726 'br' <Predicate = (icmp_ln860 & icmp_ln889)> <Delay = 0.00>
ST_37 : Operation 727 [1/1] (0.00ns)   --->   "br label %.preheader370" [FSRCNN_V1/FSRCNN.cpp:825]   --->   Operation 727 'br' <Predicate = (icmp_ln889) | (!icmp_ln860)> <Delay = 0.00>

State 38 <SV = 34> <Delay = 6.50>
ST_38 : Operation 728 [1/1] (0.00ns)   --->   "%zext_ln321_84 = zext i12 %add_ln321_55 to i64" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:891]   --->   Operation 728 'zext' 'zext_ln321_84' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 729 [1/1] (0.00ns)   --->   "%img_channel_valid_V_43 = getelementptr [2376 x i1]* %img_channel_valid_V, i64 0, i64 %zext_ln321_84" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:891]   --->   Operation 729 'getelementptr' 'img_channel_valid_V_43' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 730 [1/1] (0.00ns)   --->   "%img_channel_data_V_a_31 = getelementptr [2376 x i12]* %img_channel_data_V, i64 0, i64 %zext_ln321_84" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:891]   --->   Operation 730 'getelementptr' 'img_channel_data_V_a_31' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 731 [1/1] (0.00ns)   --->   "%img_channel_keep_V_a_32 = getelementptr [2376 x i4]* %img_channel_keep_V, i64 0, i64 %zext_ln321_84" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:891]   --->   Operation 731 'getelementptr' 'img_channel_keep_V_a_32' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 732 [1/1] (0.00ns)   --->   "%img_channel_user_V_a_30 = getelementptr [2376 x i1]* %img_channel_user_V, i64 0, i64 %zext_ln321_84" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:891]   --->   Operation 732 'getelementptr' 'img_channel_user_V_a_30' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 733 [1/1] (0.00ns)   --->   "%img_channel_last_V_a_32 = getelementptr [2376 x i1]* %img_channel_last_V, i64 0, i64 %zext_ln321_84" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:891]   --->   Operation 733 'getelementptr' 'img_channel_last_V_a_32' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 734 [1/1] (0.00ns)   --->   "%img_channel_id_V_add_32 = getelementptr [2376 x i1]* %img_channel_id_V, i64 0, i64 %zext_ln321_84" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:891]   --->   Operation 734 'getelementptr' 'img_channel_id_V_add_32' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 735 [1/1] (0.00ns)   --->   "%img_channel_dest_V_a_32 = getelementptr [2376 x i1]* %img_channel_dest_V, i64 0, i64 %zext_ln321_84" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:891]   --->   Operation 735 'getelementptr' 'img_channel_dest_V_a_32' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 736 [1/2] (3.25ns)   --->   "%img_channel_valid_V_44 = load i1* %img_channel_valid_V_42, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:891]   --->   Operation 736 'load' 'img_channel_valid_V_44' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_38 : Operation 737 [1/1] (3.25ns)   --->   "store i1 %img_channel_valid_V_44, i1* %img_channel_valid_V_43, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:891]   --->   Operation 737 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_38 : Operation 738 [1/2] (3.25ns)   --->   "%img_channel_data_V_l_13 = load i12* %img_channel_data_V_a_30, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:891]   --->   Operation 738 'load' 'img_channel_data_V_l_13' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_38 : Operation 739 [1/1] (3.25ns)   --->   "store i12 %img_channel_data_V_l_13, i12* %img_channel_data_V_a_31, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:891]   --->   Operation 739 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_38 : Operation 740 [1/2] (3.25ns)   --->   "%img_channel_keep_V_l_12 = load i4* %img_channel_keep_V_a_31, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:891]   --->   Operation 740 'load' 'img_channel_keep_V_l_12' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_38 : Operation 741 [1/1] (3.25ns)   --->   "store i4 %img_channel_keep_V_l_12, i4* %img_channel_keep_V_a_32, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:891]   --->   Operation 741 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_38 : Operation 742 [1/2] (3.25ns)   --->   "%img_channel_user_V_l_12 = load i1* %img_channel_user_V_a_29, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:891]   --->   Operation 742 'load' 'img_channel_user_V_l_12' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_38 : Operation 743 [1/1] (3.25ns)   --->   "store i1 %img_channel_user_V_l_12, i1* %img_channel_user_V_a_30, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:891]   --->   Operation 743 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_38 : Operation 744 [1/2] (3.25ns)   --->   "%img_channel_last_V_l_12 = load i1* %img_channel_last_V_a_31, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:891]   --->   Operation 744 'load' 'img_channel_last_V_l_12' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_38 : Operation 745 [1/1] (3.25ns)   --->   "store i1 %img_channel_last_V_l_12, i1* %img_channel_last_V_a_32, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:891]   --->   Operation 745 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_38 : Operation 746 [1/2] (3.25ns)   --->   "%img_channel_id_V_loa_12 = load i1* %img_channel_id_V_add_31, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:891]   --->   Operation 746 'load' 'img_channel_id_V_loa_12' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_38 : Operation 747 [1/1] (3.25ns)   --->   "store i1 %img_channel_id_V_loa_12, i1* %img_channel_id_V_add_32, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:891]   --->   Operation 747 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_38 : Operation 748 [1/2] (3.25ns)   --->   "%img_channel_dest_V_l_12 = load i1* %img_channel_dest_V_a_31, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:891]   --->   Operation 748 'load' 'img_channel_dest_V_l_12' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_38 : Operation 749 [1/1] (3.25ns)   --->   "store i1 %img_channel_dest_V_l_12, i1* %img_channel_dest_V_a_32, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:891]   --->   Operation 749 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_38 : Operation 750 [1/1] (0.00ns)   --->   "br label %.preheader356" [FSRCNN_V1/FSRCNN.cpp:889]   --->   Operation 750 'br' <Predicate = true> <Delay = 0.00>

State 39 <SV = 27> <Delay = 2.28>
ST_39 : Operation 751 [1/1] (0.00ns)   --->   "%current_filter_0 = phi i4 [ %current_filter, %.preheader355.loopexit ], [ 0, %.preheader355.preheader ]"   --->   Operation 751 'phi' 'current_filter_0' <Predicate = (!icmp_ln896)> <Delay = 0.00>
ST_39 : Operation 752 [1/1] (1.30ns)   --->   "%icmp_ln898 = icmp eq i4 %current_filter_0, -4" [FSRCNN_V1/FSRCNN.cpp:898]   --->   Operation 752 'icmp' 'icmp_ln898' <Predicate = (!icmp_ln896)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 753 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 753 'speclooptripcount' <Predicate = (!icmp_ln896)> <Delay = 0.00>
ST_39 : Operation 754 [1/1] (1.73ns)   --->   "%current_filter = add i4 %current_filter_0, 1" [FSRCNN_V1/FSRCNN.cpp:898]   --->   Operation 754 'add' 'current_filter' <Predicate = (!icmp_ln896)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 755 [1/1] (0.00ns)   --->   "br i1 %icmp_ln898, label %hls_label_26_end.loopexit, label %.preheader354.preheader" [FSRCNN_V1/FSRCNN.cpp:898]   --->   Operation 755 'br' <Predicate = (!icmp_ln896)> <Delay = 0.00>
ST_39 : Operation 756 [1/1] (0.00ns)   --->   "%zext_ln904 = zext i4 %current_filter_0 to i64" [FSRCNN_V1/FSRCNN.cpp:904]   --->   Operation 756 'zext' 'zext_ln904' <Predicate = (!icmp_ln896 & !icmp_ln898)> <Delay = 0.00>
ST_39 : Operation 757 [1/1] (0.00ns)   --->   "%zext_ln900 = zext i4 %current_filter_0 to i12" [FSRCNN_V1/FSRCNN.cpp:900]   --->   Operation 757 'zext' 'zext_ln900' <Predicate = (!icmp_ln896 & !icmp_ln898)> <Delay = 0.00>
ST_39 : Operation 758 [1/1] (1.76ns)   --->   "br label %.preheader354" [FSRCNN_V1/FSRCNN.cpp:900]   --->   Operation 758 'br' <Predicate = (!icmp_ln896 & !icmp_ln898)> <Delay = 1.76>
ST_39 : Operation 759 [1/1] (0.00ns)   --->   "br label %hls_label_26_end"   --->   Operation 759 'br' <Predicate = (!icmp_ln896 & icmp_ln898)> <Delay = 0.00>
ST_39 : Operation 760 [1/1] (0.00ns)   --->   "%empty_79 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str43, i32 %tmp)" [FSRCNN_V1/FSRCNN.cpp:932]   --->   Operation 760 'specregionend' 'empty_79' <Predicate = (icmp_ln898) | (icmp_ln896)> <Delay = 0.00>
ST_39 : Operation 761 [1/1] (0.00ns)   --->   "br label %.preheader371" [FSRCNN_V1/FSRCNN.cpp:807]   --->   Operation 761 'br' <Predicate = (icmp_ln898) | (icmp_ln896)> <Delay = 0.00>

State 40 <SV = 28> <Delay = 3.25>
ST_40 : Operation 762 [1/1] (0.00ns)   --->   "%current_input_channe_7 = phi i4 [ 0, %.preheader354.preheader ], [ %current_input_channe_5, %.preheader354.loopexit ]"   --->   Operation 762 'phi' 'current_input_channe_7' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 763 [1/1] (1.30ns)   --->   "%icmp_ln900 = icmp eq i4 %current_input_channe_7, -4" [FSRCNN_V1/FSRCNN.cpp:900]   --->   Operation 763 'icmp' 'icmp_ln900' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 764 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 764 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 765 [1/1] (1.73ns)   --->   "%current_input_channe_5 = add i4 %current_input_channe_7, 1" [FSRCNN_V1/FSRCNN.cpp:900]   --->   Operation 765 'add' 'current_input_channe_5' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 766 [1/1] (0.00ns)   --->   "br i1 %icmp_ln900, label %.preheader.preheader, label %.preheader353.preheader" [FSRCNN_V1/FSRCNN.cpp:900]   --->   Operation 766 'br' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 767 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i4 %current_input_channe_7 to i8" [FSRCNN_V1/FSRCNN.cpp:904]   --->   Operation 767 'zext' 'zext_ln203' <Predicate = (!icmp_ln900)> <Delay = 0.00>
ST_40 : Operation 768 [1/1] (0.00ns)   --->   "%tmp_50 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %current_input_channe_7, i3 0)" [FSRCNN_V1/FSRCNN.cpp:904]   --->   Operation 768 'bitconcatenate' 'tmp_50' <Predicate = (!icmp_ln900)> <Delay = 0.00>
ST_40 : Operation 769 [1/1] (0.00ns)   --->   "%zext_ln203_28 = zext i7 %tmp_50 to i8" [FSRCNN_V1/FSRCNN.cpp:904]   --->   Operation 769 'zext' 'zext_ln203_28' <Predicate = (!icmp_ln900)> <Delay = 0.00>
ST_40 : Operation 770 [1/1] (1.87ns)   --->   "%add_ln203_15 = add i8 %zext_ln203, %zext_ln203_28" [FSRCNN_V1/FSRCNN.cpp:904]   --->   Operation 770 'add' 'add_ln203_15' <Predicate = (!icmp_ln900)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 771 [1/1] (1.76ns)   --->   "br label %.preheader353" [FSRCNN_V1/FSRCNN.cpp:902]   --->   Operation 771 'br' <Predicate = (!icmp_ln900)> <Delay = 1.76>
ST_40 : Operation 772 [1/1] (0.00ns)   --->   "%biases_layer6_V_addr = getelementptr [12 x i3]* @biases_layer6_V, i64 0, i64 %zext_ln904" [FSRCNN_V1/FSRCNN.cpp:921]   --->   Operation 772 'getelementptr' 'biases_layer6_V_addr' <Predicate = (icmp_ln900)> <Delay = 0.00>
ST_40 : Operation 773 [2/2] (3.25ns)   --->   "%p_Val2_7 = load i3* %biases_layer6_V_addr, align 1" [FSRCNN_V1/FSRCNN.cpp:921]   --->   Operation 773 'load' 'p_Val2_7' <Predicate = (icmp_ln900)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 12> <ROM>

State 41 <SV = 29> <Delay = 5.70>
ST_41 : Operation 774 [1/1] (0.00ns)   --->   "%subfilter_element_0 = phi i4 [ %subfilter_element, %20 ], [ 0, %.preheader353.preheader ]"   --->   Operation 774 'phi' 'subfilter_element_0' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 775 [1/1] (1.30ns)   --->   "%icmp_ln902 = icmp eq i4 %subfilter_element_0, -7" [FSRCNN_V1/FSRCNN.cpp:902]   --->   Operation 775 'icmp' 'icmp_ln902' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 776 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9)"   --->   Operation 776 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 777 [1/1] (1.73ns)   --->   "%subfilter_element = add i4 %subfilter_element_0, 1" [FSRCNN_V1/FSRCNN.cpp:902]   --->   Operation 777 'add' 'subfilter_element' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 778 [1/1] (0.00ns)   --->   "br i1 %icmp_ln902, label %.preheader352.preheader, label %20" [FSRCNN_V1/FSRCNN.cpp:902]   --->   Operation 778 'br' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 779 [1/1] (0.00ns)   --->   "%zext_ln203_29 = zext i4 %subfilter_element_0 to i8" [FSRCNN_V1/FSRCNN.cpp:904]   --->   Operation 779 'zext' 'zext_ln203_29' <Predicate = (!icmp_ln902)> <Delay = 0.00>
ST_41 : Operation 780 [1/1] (1.91ns)   --->   "%add_ln203_16 = add i8 %zext_ln203_29, %add_ln203_15" [FSRCNN_V1/FSRCNN.cpp:904]   --->   Operation 780 'add' 'add_ln203_16' <Predicate = (!icmp_ln902)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 781 [1/1] (0.00ns)   --->   "%p_shl15_cast = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %add_ln203_16, i4 0)" [FSRCNN_V1/FSRCNN.cpp:904]   --->   Operation 781 'bitconcatenate' 'p_shl15_cast' <Predicate = (!icmp_ln902)> <Delay = 0.00>
ST_41 : Operation 782 [1/1] (0.00ns)   --->   "%tmp_40 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %add_ln203_16, i2 0)" [FSRCNN_V1/FSRCNN.cpp:904]   --->   Operation 782 'bitconcatenate' 'tmp_40' <Predicate = (!icmp_ln902)> <Delay = 0.00>
ST_41 : Operation 783 [1/1] (0.00ns)   --->   "%zext_ln203_30 = zext i10 %tmp_40 to i12" [FSRCNN_V1/FSRCNN.cpp:904]   --->   Operation 783 'zext' 'zext_ln203_30' <Predicate = (!icmp_ln902)> <Delay = 0.00>
ST_41 : Operation 784 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln203 = sub i12 %p_shl15_cast, %zext_ln203_30" [FSRCNN_V1/FSRCNN.cpp:904]   --->   Operation 784 'sub' 'sub_ln203' <Predicate = (!icmp_ln902)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 785 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%add_ln203_17 = add i12 %zext_ln900, %sub_ln203" [FSRCNN_V1/FSRCNN.cpp:904]   --->   Operation 785 'add' 'add_ln203_17' <Predicate = (!icmp_ln902)> <Delay = 3.78> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 786 [1/1] (1.76ns)   --->   "br label %.preheader352" [FSRCNN_V1/FSRCNN.cpp:906]   --->   Operation 786 'br' <Predicate = (icmp_ln902)> <Delay = 1.76>

State 42 <SV = 30> <Delay = 3.25>
ST_42 : Operation 787 [1/1] (0.00ns)   --->   "%zext_ln203_31 = zext i12 %add_ln203_17 to i64" [FSRCNN_V1/FSRCNN.cpp:904]   --->   Operation 787 'zext' 'zext_ln203_31' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 788 [1/1] (0.00ns)   --->   "%weights_layer6_V_add = getelementptr [1296 x i5]* @weights_layer6_V, i64 0, i64 %zext_ln203_31" [FSRCNN_V1/FSRCNN.cpp:904]   --->   Operation 788 'getelementptr' 'weights_layer6_V_add' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 789 [2/2] (3.25ns)   --->   "%weights_layer6_V_loa = load i5* %weights_layer6_V_add, align 1" [FSRCNN_V1/FSRCNN.cpp:904]   --->   Operation 789 'load' 'weights_layer6_V_loa' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 12> <ROM>

State 43 <SV = 31> <Delay = 5.57>
ST_43 : Operation 790 [1/1] (0.00ns)   --->   "%zext_ln904_1 = zext i4 %subfilter_element_0 to i64" [FSRCNN_V1/FSRCNN.cpp:904]   --->   Operation 790 'zext' 'zext_ln904_1' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 791 [1/2] (3.25ns)   --->   "%weights_layer6_V_loa = load i5* %weights_layer6_V_add, align 1" [FSRCNN_V1/FSRCNN.cpp:904]   --->   Operation 791 'load' 'weights_layer6_V_loa' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 12> <ROM>
ST_43 : Operation 792 [1/1] (0.00ns)   --->   "%sext_ln203 = sext i5 %weights_layer6_V_loa to i12" [FSRCNN_V1/FSRCNN.cpp:904]   --->   Operation 792 'sext' 'sext_ln203' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 793 [1/1] (0.00ns)   --->   "%subfilter_layer_V_ad = getelementptr [9 x i12]* %subfilter_layer_V, i64 0, i64 %zext_ln904_1" [FSRCNN_V1/FSRCNN.cpp:904]   --->   Operation 793 'getelementptr' 'subfilter_layer_V_ad' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 794 [1/1] (2.32ns)   --->   "store i12 %sext_ln203, i12* %subfilter_layer_V_ad, align 2" [FSRCNN_V1/FSRCNN.cpp:904]   --->   Operation 794 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_43 : Operation 795 [1/1] (0.00ns)   --->   "br label %.preheader353" [FSRCNN_V1/FSRCNN.cpp:902]   --->   Operation 795 'br' <Predicate = true> <Delay = 0.00>

State 44 <SV = 30> <Delay = 5.37>
ST_44 : Operation 796 [1/1] (0.00ns)   --->   "%input_line_0 = phi i2 [ %input_line, %.preheader352.loopexit ], [ 0, %.preheader352.preheader ]"   --->   Operation 796 'phi' 'input_line_0' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 797 [1/1] (0.95ns)   --->   "%icmp_ln906 = icmp eq i2 %input_line_0, -1" [FSRCNN_V1/FSRCNN.cpp:906]   --->   Operation 797 'icmp' 'icmp_ln906' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 798 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 798 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 799 [1/1] (1.56ns)   --->   "%input_line = add i2 %input_line_0, 1" [FSRCNN_V1/FSRCNN.cpp:906]   --->   Operation 799 'add' 'input_line' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 800 [1/1] (0.00ns)   --->   "br i1 %icmp_ln906, label %22, label %.preheader351.preheader" [FSRCNN_V1/FSRCNN.cpp:906]   --->   Operation 800 'br' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 801 [1/1] (0.00ns)   --->   "%tmp_51 = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %input_line_0, i4 0)" [FSRCNN_V1/FSRCNN.cpp:910]   --->   Operation 801 'bitconcatenate' 'tmp_51' <Predicate = (!icmp_ln906)> <Delay = 0.00>
ST_44 : Operation 802 [1/1] (0.00ns)   --->   "%zext_ln203_32 = zext i6 %tmp_51 to i7" [FSRCNN_V1/FSRCNN.cpp:910]   --->   Operation 802 'zext' 'zext_ln203_32' <Predicate = (!icmp_ln906)> <Delay = 0.00>
ST_44 : Operation 803 [1/1] (0.00ns)   --->   "%tmp_52 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %input_line_0, i2 0)" [FSRCNN_V1/FSRCNN.cpp:910]   --->   Operation 803 'bitconcatenate' 'tmp_52' <Predicate = (!icmp_ln906)> <Delay = 0.00>
ST_44 : Operation 804 [1/1] (0.00ns)   --->   "%zext_ln203_33 = zext i4 %tmp_52 to i9" [FSRCNN_V1/FSRCNN.cpp:910]   --->   Operation 804 'zext' 'zext_ln203_33' <Predicate = (!icmp_ln906)> <Delay = 0.00>
ST_44 : Operation 805 [1/1] (0.00ns)   --->   "%zext_ln203_34 = zext i4 %tmp_52 to i7" [FSRCNN_V1/FSRCNN.cpp:910]   --->   Operation 805 'zext' 'zext_ln203_34' <Predicate = (!icmp_ln906)> <Delay = 0.00>
ST_44 : Operation 806 [1/1] (1.82ns)   --->   "%sub_ln203_2 = sub i7 %zext_ln203_32, %zext_ln203_34" [FSRCNN_V1/FSRCNN.cpp:910]   --->   Operation 806 'sub' 'sub_ln203_2' <Predicate = (!icmp_ln906)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 807 [1/1] (0.00ns)   --->   "%sext_ln203_4 = sext i7 %sub_ln203_2 to i8" [FSRCNN_V1/FSRCNN.cpp:910]   --->   Operation 807 'sext' 'sext_ln203_4' <Predicate = (!icmp_ln906)> <Delay = 0.00>
ST_44 : Operation 808 [1/1] (1.87ns)   --->   "%add_ln203_18 = add i8 %sext_ln203_4, %zext_ln203" [FSRCNN_V1/FSRCNN.cpp:910]   --->   Operation 808 'add' 'add_ln203_18' <Predicate = (!icmp_ln906)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 809 [1/1] (0.00ns)   --->   "%trunc_ln203 = trunc i8 %add_ln203_18 to i7" [FSRCNN_V1/FSRCNN.cpp:910]   --->   Operation 809 'trunc' 'trunc_ln203' <Predicate = (!icmp_ln906)> <Delay = 0.00>
ST_44 : Operation 810 [1/1] (0.00ns)   --->   "%p_shl17_cast = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %trunc_ln203, i6 0)" [FSRCNN_V1/FSRCNN.cpp:910]   --->   Operation 810 'bitconcatenate' 'p_shl17_cast' <Predicate = (!icmp_ln906)> <Delay = 0.00>
ST_44 : Operation 811 [1/1] (0.00ns)   --->   "%tmp_41 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %add_ln203_18, i1 false)" [FSRCNN_V1/FSRCNN.cpp:910]   --->   Operation 811 'bitconcatenate' 'tmp_41' <Predicate = (!icmp_ln906)> <Delay = 0.00>
ST_44 : Operation 812 [1/1] (0.00ns)   --->   "%sext_ln203_5 = sext i9 %tmp_41 to i13" [FSRCNN_V1/FSRCNN.cpp:910]   --->   Operation 812 'sext' 'sext_ln203_5' <Predicate = (!icmp_ln906)> <Delay = 0.00>
ST_44 : Operation 813 [1/1] (1.67ns)   --->   "%add_ln203_19 = add i13 %sext_ln203_5, %p_shl17_cast" [FSRCNN_V1/FSRCNN.cpp:910]   --->   Operation 813 'add' 'add_ln203_19' <Predicate = (!icmp_ln906)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 814 [1/1] (0.00ns)   --->   "%tmp_53 = call i8 @_ssdm_op_BitConcatenate.i8.i2.i6(i2 %input_line_0, i6 0)" [FSRCNN_V1/FSRCNN.cpp:910]   --->   Operation 814 'bitconcatenate' 'tmp_53' <Predicate = (!icmp_ln906)> <Delay = 0.00>
ST_44 : Operation 815 [1/1] (0.00ns)   --->   "%zext_ln203_35 = zext i8 %tmp_53 to i9" [FSRCNN_V1/FSRCNN.cpp:910]   --->   Operation 815 'zext' 'zext_ln203_35' <Predicate = (!icmp_ln906)> <Delay = 0.00>
ST_44 : Operation 816 [1/1] (1.91ns)   --->   "%add_ln203_20 = add i9 %zext_ln203_33, %zext_ln203_35" [FSRCNN_V1/FSRCNN.cpp:910]   --->   Operation 816 'add' 'add_ln203_20' <Predicate = (!icmp_ln906)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 817 [1/1] (1.76ns)   --->   "br label %.preheader351" [FSRCNN_V1/FSRCNN.cpp:908]   --->   Operation 817 'br' <Predicate = (!icmp_ln906)> <Delay = 1.76>
ST_44 : Operation 818 [2/2] (0.00ns)   --->   "call fastcc void @CORRELATE.1([5508 x i12]* %channel_from_prev_ou, [9 x i12]* %subfilter_layer_V, [64 x i12]* %correlate_img)" [FSRCNN_V1/FSRCNN.cpp:913]   --->   Operation 818 'call' <Predicate = (icmp_ln906)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 45 <SV = 31> <Delay = 4.93>
ST_45 : Operation 819 [1/1] (0.00ns)   --->   "%index_input_element2_6 = phi i7 [ %index_input_element_10, %21 ], [ 0, %.preheader351.preheader ]"   --->   Operation 819 'phi' 'index_input_element2_6' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 820 [1/1] (1.48ns)   --->   "%icmp_ln908 = icmp eq i7 %index_input_element2_6, -62" [FSRCNN_V1/FSRCNN.cpp:908]   --->   Operation 820 'icmp' 'icmp_ln908' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 821 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 66, i64 66, i64 66)"   --->   Operation 821 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 822 [1/1] (1.87ns)   --->   "%index_input_element_10 = add i7 %index_input_element2_6, 1" [FSRCNN_V1/FSRCNN.cpp:908]   --->   Operation 822 'add' 'index_input_element_10' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 823 [1/1] (0.00ns)   --->   "br i1 %icmp_ln908, label %.preheader352.loopexit, label %21" [FSRCNN_V1/FSRCNN.cpp:908]   --->   Operation 823 'br' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 824 [1/1] (0.00ns)   --->   "%zext_ln203_36 = zext i7 %index_input_element2_6 to i9" [FSRCNN_V1/FSRCNN.cpp:910]   --->   Operation 824 'zext' 'zext_ln203_36' <Predicate = (!icmp_ln908)> <Delay = 0.00>
ST_45 : Operation 825 [1/1] (0.00ns)   --->   "%zext_ln203_37 = zext i7 %index_input_element2_6 to i13" [FSRCNN_V1/FSRCNN.cpp:910]   --->   Operation 825 'zext' 'zext_ln203_37' <Predicate = (!icmp_ln908)> <Delay = 0.00>
ST_45 : Operation 826 [1/1] (1.67ns)   --->   "%add_ln203_21 = add i13 %add_ln203_19, %zext_ln203_37" [FSRCNN_V1/FSRCNN.cpp:910]   --->   Operation 826 'add' 'add_ln203_21' <Predicate = (!icmp_ln908)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 827 [1/1] (0.00ns)   --->   "%zext_ln203_38 = zext i13 %add_ln203_21 to i64" [FSRCNN_V1/FSRCNN.cpp:910]   --->   Operation 827 'zext' 'zext_ln203_38' <Predicate = (!icmp_ln908)> <Delay = 0.00>
ST_45 : Operation 828 [1/1] (0.00ns)   --->   "%img_channel_data_V_a_32 = getelementptr [2376 x i12]* %img_channel_data_V, i64 0, i64 %zext_ln203_38" [FSRCNN_V1/FSRCNN.cpp:910]   --->   Operation 828 'getelementptr' 'img_channel_data_V_a_32' <Predicate = (!icmp_ln908)> <Delay = 0.00>
ST_45 : Operation 829 [1/1] (1.82ns)   --->   "%add_ln203_22 = add i9 %add_ln203_20, %zext_ln203_36" [FSRCNN_V1/FSRCNN.cpp:910]   --->   Operation 829 'add' 'add_ln203_22' <Predicate = (!icmp_ln908)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 830 [2/2] (3.25ns)   --->   "%img_channel_data_V_l_14 = load i12* %img_channel_data_V_a_32, align 2" [FSRCNN_V1/FSRCNN.cpp:910]   --->   Operation 830 'load' 'img_channel_data_V_l_14' <Predicate = (!icmp_ln908)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_45 : Operation 831 [1/1] (0.00ns)   --->   "br label %.preheader352"   --->   Operation 831 'br' <Predicate = (icmp_ln908)> <Delay = 0.00>

State 46 <SV = 32> <Delay = 6.50>
ST_46 : Operation 832 [1/1] (0.00ns)   --->   "%zext_ln203_39 = zext i9 %add_ln203_22 to i64" [FSRCNN_V1/FSRCNN.cpp:910]   --->   Operation 832 'zext' 'zext_ln203_39' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 833 [1/1] (0.00ns)   --->   "%channel_from_prev_ou_4 = getelementptr [5508 x i12]* %channel_from_prev_ou, i64 0, i64 %zext_ln203_39" [FSRCNN_V1/FSRCNN.cpp:910]   --->   Operation 833 'getelementptr' 'channel_from_prev_ou_4' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 834 [1/2] (3.25ns)   --->   "%img_channel_data_V_l_14 = load i12* %img_channel_data_V_a_32, align 2" [FSRCNN_V1/FSRCNN.cpp:910]   --->   Operation 834 'load' 'img_channel_data_V_l_14' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_46 : Operation 835 [1/1] (3.25ns)   --->   "store i12 %img_channel_data_V_l_14, i12* %channel_from_prev_ou_4, align 2" [FSRCNN_V1/FSRCNN.cpp:910]   --->   Operation 835 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_46 : Operation 836 [1/1] (0.00ns)   --->   "br label %.preheader351" [FSRCNN_V1/FSRCNN.cpp:908]   --->   Operation 836 'br' <Predicate = true> <Delay = 0.00>

State 47 <SV = 31> <Delay = 1.76>
ST_47 : Operation 837 [1/2] (0.00ns)   --->   "call fastcc void @CORRELATE.1([5508 x i12]* %channel_from_prev_ou, [9 x i12]* %subfilter_layer_V, [64 x i12]* %correlate_img)" [FSRCNN_V1/FSRCNN.cpp:913]   --->   Operation 837 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_47 : Operation 838 [1/1] (1.76ns)   --->   "br label %23" [FSRCNN_V1/FSRCNN.cpp:914]   --->   Operation 838 'br' <Predicate = true> <Delay = 1.76>

State 48 <SV = 32> <Delay = 2.46>
ST_48 : Operation 839 [1/1] (0.00ns)   --->   "%index_input_element2_7 = phi i7 [ 0, %22 ], [ %index_input_element_12, %_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i65204 ]"   --->   Operation 839 'phi' 'index_input_element2_7' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 840 [1/1] (1.48ns)   --->   "%icmp_ln914 = icmp eq i7 %index_input_element2_7, -64" [FSRCNN_V1/FSRCNN.cpp:914]   --->   Operation 840 'icmp' 'icmp_ln914' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 841 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 841 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 842 [1/1] (1.87ns)   --->   "%index_input_element_12 = add i7 %index_input_element2_7, 1" [FSRCNN_V1/FSRCNN.cpp:914]   --->   Operation 842 'add' 'index_input_element_12' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 843 [1/1] (0.00ns)   --->   "br i1 %icmp_ln914, label %.preheader354.loopexit, label %_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i65" [FSRCNN_V1/FSRCNN.cpp:914]   --->   Operation 843 'br' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 844 [1/1] (0.00ns)   --->   "%zext_ln916 = zext i7 %index_input_element2_7 to i64" [FSRCNN_V1/FSRCNN.cpp:916]   --->   Operation 844 'zext' 'zext_ln916' <Predicate = (!icmp_ln914)> <Delay = 0.00>
ST_48 : Operation 845 [1/1] (0.00ns)   --->   "%out_layer_0_data_V_9 = getelementptr [64 x i12]* %out_layer_0_data_V, i64 0, i64 %zext_ln916" [FSRCNN_V1/FSRCNN.cpp:916]   --->   Operation 845 'getelementptr' 'out_layer_0_data_V_9' <Predicate = (!icmp_ln914)> <Delay = 0.00>
ST_48 : Operation 846 [1/1] (0.00ns)   --->   "%out_layer_1_data_V_9 = getelementptr [64 x i12]* %out_layer_1_data_V, i64 0, i64 %zext_ln916" [FSRCNN_V1/FSRCNN.cpp:916]   --->   Operation 846 'getelementptr' 'out_layer_1_data_V_9' <Predicate = (!icmp_ln914)> <Delay = 0.00>
ST_48 : Operation 847 [1/1] (0.00ns)   --->   "%out_layer_2_data_V_5 = getelementptr [64 x i12]* %out_layer_2_data_V, i64 0, i64 %zext_ln916" [FSRCNN_V1/FSRCNN.cpp:916]   --->   Operation 847 'getelementptr' 'out_layer_2_data_V_5' <Predicate = (!icmp_ln914)> <Delay = 0.00>
ST_48 : Operation 848 [1/1] (0.00ns)   --->   "%out_layer_3_data_V_5 = getelementptr [64 x i12]* %out_layer_3_data_V, i64 0, i64 %zext_ln916" [FSRCNN_V1/FSRCNN.cpp:916]   --->   Operation 848 'getelementptr' 'out_layer_3_data_V_5' <Predicate = (!icmp_ln914)> <Delay = 0.00>
ST_48 : Operation 849 [1/1] (0.00ns)   --->   "%out_layer_4_data_V_5 = getelementptr [64 x i12]* %out_layer_4_data_V, i64 0, i64 %zext_ln916" [FSRCNN_V1/FSRCNN.cpp:916]   --->   Operation 849 'getelementptr' 'out_layer_4_data_V_5' <Predicate = (!icmp_ln914)> <Delay = 0.00>
ST_48 : Operation 850 [1/1] (0.00ns)   --->   "%out_layer_5_data_V_5 = getelementptr [64 x i12]* %out_layer_5_data_V, i64 0, i64 %zext_ln916" [FSRCNN_V1/FSRCNN.cpp:916]   --->   Operation 850 'getelementptr' 'out_layer_5_data_V_5' <Predicate = (!icmp_ln914)> <Delay = 0.00>
ST_48 : Operation 851 [1/1] (0.00ns)   --->   "%out_layer_6_data_V_1 = getelementptr [64 x i12]* %out_layer_6_data_V, i64 0, i64 %zext_ln916" [FSRCNN_V1/FSRCNN.cpp:916]   --->   Operation 851 'getelementptr' 'out_layer_6_data_V_1' <Predicate = (!icmp_ln914)> <Delay = 0.00>
ST_48 : Operation 852 [1/1] (0.00ns)   --->   "%out_layer_7_data_V_1 = getelementptr [64 x i12]* %out_layer_7_data_V, i64 0, i64 %zext_ln916" [FSRCNN_V1/FSRCNN.cpp:916]   --->   Operation 852 'getelementptr' 'out_layer_7_data_V_1' <Predicate = (!icmp_ln914)> <Delay = 0.00>
ST_48 : Operation 853 [1/1] (0.00ns)   --->   "%out_layer_8_data_V_1 = getelementptr [64 x i12]* %out_layer_8_data_V, i64 0, i64 %zext_ln916" [FSRCNN_V1/FSRCNN.cpp:916]   --->   Operation 853 'getelementptr' 'out_layer_8_data_V_1' <Predicate = (!icmp_ln914)> <Delay = 0.00>
ST_48 : Operation 854 [1/1] (0.00ns)   --->   "%out_layer_9_data_V_1 = getelementptr [64 x i12]* %out_layer_9_data_V, i64 0, i64 %zext_ln916" [FSRCNN_V1/FSRCNN.cpp:916]   --->   Operation 854 'getelementptr' 'out_layer_9_data_V_1' <Predicate = (!icmp_ln914)> <Delay = 0.00>
ST_48 : Operation 855 [1/1] (0.00ns)   --->   "%out_layer_10_data_V_2 = getelementptr [64 x i12]* %out_layer_10_data_V, i64 0, i64 %zext_ln916" [FSRCNN_V1/FSRCNN.cpp:916]   --->   Operation 855 'getelementptr' 'out_layer_10_data_V_2' <Predicate = (!icmp_ln914)> <Delay = 0.00>
ST_48 : Operation 856 [1/1] (0.00ns)   --->   "%out_layer_11_data_V_2 = getelementptr [64 x i12]* %out_layer_11_data_V, i64 0, i64 %zext_ln916" [FSRCNN_V1/FSRCNN.cpp:916]   --->   Operation 856 'getelementptr' 'out_layer_11_data_V_2' <Predicate = (!icmp_ln914)> <Delay = 0.00>
ST_48 : Operation 857 [2/2] (2.32ns)   --->   "%out_layer_0_data_V_10 = load i12* %out_layer_0_data_V_9, align 2" [FSRCNN_V1/FSRCNN.cpp:916]   --->   Operation 857 'load' 'out_layer_0_data_V_10' <Predicate = (!icmp_ln914)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_48 : Operation 858 [2/2] (2.32ns)   --->   "%out_layer_1_data_V_10 = load i12* %out_layer_1_data_V_9, align 2" [FSRCNN_V1/FSRCNN.cpp:916]   --->   Operation 858 'load' 'out_layer_1_data_V_10' <Predicate = (!icmp_ln914)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_48 : Operation 859 [2/2] (2.32ns)   --->   "%out_layer_2_data_V_6 = load i12* %out_layer_2_data_V_5, align 2" [FSRCNN_V1/FSRCNN.cpp:916]   --->   Operation 859 'load' 'out_layer_2_data_V_6' <Predicate = (!icmp_ln914)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_48 : Operation 860 [2/2] (2.32ns)   --->   "%out_layer_3_data_V_6 = load i12* %out_layer_3_data_V_5, align 2" [FSRCNN_V1/FSRCNN.cpp:916]   --->   Operation 860 'load' 'out_layer_3_data_V_6' <Predicate = (!icmp_ln914)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_48 : Operation 861 [2/2] (2.32ns)   --->   "%out_layer_4_data_V_6 = load i12* %out_layer_4_data_V_5, align 2" [FSRCNN_V1/FSRCNN.cpp:916]   --->   Operation 861 'load' 'out_layer_4_data_V_6' <Predicate = (!icmp_ln914)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_48 : Operation 862 [2/2] (2.32ns)   --->   "%out_layer_5_data_V_6 = load i12* %out_layer_5_data_V_5, align 2" [FSRCNN_V1/FSRCNN.cpp:916]   --->   Operation 862 'load' 'out_layer_5_data_V_6' <Predicate = (!icmp_ln914)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_48 : Operation 863 [2/2] (2.32ns)   --->   "%out_layer_6_data_V_2 = load i12* %out_layer_6_data_V_1, align 2" [FSRCNN_V1/FSRCNN.cpp:916]   --->   Operation 863 'load' 'out_layer_6_data_V_2' <Predicate = (!icmp_ln914)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_48 : Operation 864 [2/2] (2.32ns)   --->   "%out_layer_7_data_V_2 = load i12* %out_layer_7_data_V_1, align 2" [FSRCNN_V1/FSRCNN.cpp:916]   --->   Operation 864 'load' 'out_layer_7_data_V_2' <Predicate = (!icmp_ln914)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_48 : Operation 865 [2/2] (2.32ns)   --->   "%out_layer_8_data_V_2 = load i12* %out_layer_8_data_V_1, align 2" [FSRCNN_V1/FSRCNN.cpp:916]   --->   Operation 865 'load' 'out_layer_8_data_V_2' <Predicate = (!icmp_ln914)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_48 : Operation 866 [2/2] (2.32ns)   --->   "%out_layer_9_data_V_2 = load i12* %out_layer_9_data_V_1, align 2" [FSRCNN_V1/FSRCNN.cpp:916]   --->   Operation 866 'load' 'out_layer_9_data_V_2' <Predicate = (!icmp_ln914)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_48 : Operation 867 [2/2] (2.32ns)   --->   "%out_layer_10_data_V_3 = load i12* %out_layer_10_data_V_2, align 2" [FSRCNN_V1/FSRCNN.cpp:916]   --->   Operation 867 'load' 'out_layer_10_data_V_3' <Predicate = (!icmp_ln914)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_48 : Operation 868 [2/2] (2.32ns)   --->   "%out_layer_11_data_V_3 = load i12* %out_layer_11_data_V_2, align 2" [FSRCNN_V1/FSRCNN.cpp:916]   --->   Operation 868 'load' 'out_layer_11_data_V_3' <Predicate = (!icmp_ln914)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_48 : Operation 869 [1/1] (0.00ns)   --->   "%correlate_img_addr = getelementptr [64 x i12]* %correlate_img, i64 0, i64 %zext_ln916" [FSRCNN_V1/FSRCNN.cpp:916]   --->   Operation 869 'getelementptr' 'correlate_img_addr' <Predicate = (!icmp_ln914)> <Delay = 0.00>
ST_48 : Operation 870 [2/2] (2.32ns)   --->   "%p_Val2_11 = load i12* %correlate_img_addr, align 2" [FSRCNN_V1/FSRCNN.cpp:916]   --->   Operation 870 'load' 'p_Val2_11' <Predicate = (!icmp_ln914)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_48 : Operation 871 [1/1] (0.00ns)   --->   "br label %.preheader354"   --->   Operation 871 'br' <Predicate = (icmp_ln914)> <Delay = 0.00>

State 49 <SV = 33> <Delay = 6.65>
ST_49 : Operation 872 [1/2] (2.32ns)   --->   "%out_layer_0_data_V_10 = load i12* %out_layer_0_data_V_9, align 2" [FSRCNN_V1/FSRCNN.cpp:916]   --->   Operation 872 'load' 'out_layer_0_data_V_10' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_49 : Operation 873 [1/2] (2.32ns)   --->   "%out_layer_1_data_V_10 = load i12* %out_layer_1_data_V_9, align 2" [FSRCNN_V1/FSRCNN.cpp:916]   --->   Operation 873 'load' 'out_layer_1_data_V_10' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_49 : Operation 874 [1/2] (2.32ns)   --->   "%out_layer_2_data_V_6 = load i12* %out_layer_2_data_V_5, align 2" [FSRCNN_V1/FSRCNN.cpp:916]   --->   Operation 874 'load' 'out_layer_2_data_V_6' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_49 : Operation 875 [1/2] (2.32ns)   --->   "%out_layer_3_data_V_6 = load i12* %out_layer_3_data_V_5, align 2" [FSRCNN_V1/FSRCNN.cpp:916]   --->   Operation 875 'load' 'out_layer_3_data_V_6' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_49 : Operation 876 [1/2] (2.32ns)   --->   "%out_layer_4_data_V_6 = load i12* %out_layer_4_data_V_5, align 2" [FSRCNN_V1/FSRCNN.cpp:916]   --->   Operation 876 'load' 'out_layer_4_data_V_6' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_49 : Operation 877 [1/2] (2.32ns)   --->   "%out_layer_5_data_V_6 = load i12* %out_layer_5_data_V_5, align 2" [FSRCNN_V1/FSRCNN.cpp:916]   --->   Operation 877 'load' 'out_layer_5_data_V_6' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_49 : Operation 878 [1/2] (2.32ns)   --->   "%out_layer_6_data_V_2 = load i12* %out_layer_6_data_V_1, align 2" [FSRCNN_V1/FSRCNN.cpp:916]   --->   Operation 878 'load' 'out_layer_6_data_V_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_49 : Operation 879 [1/2] (2.32ns)   --->   "%out_layer_7_data_V_2 = load i12* %out_layer_7_data_V_1, align 2" [FSRCNN_V1/FSRCNN.cpp:916]   --->   Operation 879 'load' 'out_layer_7_data_V_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_49 : Operation 880 [1/2] (2.32ns)   --->   "%out_layer_8_data_V_2 = load i12* %out_layer_8_data_V_1, align 2" [FSRCNN_V1/FSRCNN.cpp:916]   --->   Operation 880 'load' 'out_layer_8_data_V_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_49 : Operation 881 [1/2] (2.32ns)   --->   "%out_layer_9_data_V_2 = load i12* %out_layer_9_data_V_1, align 2" [FSRCNN_V1/FSRCNN.cpp:916]   --->   Operation 881 'load' 'out_layer_9_data_V_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_49 : Operation 882 [1/2] (2.32ns)   --->   "%out_layer_10_data_V_3 = load i12* %out_layer_10_data_V_2, align 2" [FSRCNN_V1/FSRCNN.cpp:916]   --->   Operation 882 'load' 'out_layer_10_data_V_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_49 : Operation 883 [1/2] (2.32ns)   --->   "%out_layer_11_data_V_3 = load i12* %out_layer_11_data_V_2, align 2" [FSRCNN_V1/FSRCNN.cpp:916]   --->   Operation 883 'load' 'out_layer_11_data_V_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_49 : Operation 884 [1/1] (2.78ns)   --->   "%p_Val2_10 = call i12 @_ssdm_op_Mux.ap_auto.12i12.i4(i12 %out_layer_0_data_V_10, i12 %out_layer_1_data_V_10, i12 %out_layer_2_data_V_6, i12 %out_layer_3_data_V_6, i12 %out_layer_4_data_V_6, i12 %out_layer_5_data_V_6, i12 %out_layer_6_data_V_2, i12 %out_layer_7_data_V_2, i12 %out_layer_8_data_V_2, i12 %out_layer_9_data_V_2, i12 %out_layer_10_data_V_3, i12 %out_layer_11_data_V_3, i4 %current_filter_0)" [FSRCNN_V1/FSRCNN.cpp:916]   --->   Operation 884 'mux' 'p_Val2_10' <Predicate = true> <Delay = 2.78> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 885 [1/2] (2.32ns)   --->   "%p_Val2_11 = load i12* %correlate_img_addr, align 2" [FSRCNN_V1/FSRCNN.cpp:916]   --->   Operation 885 'load' 'p_Val2_11' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_49 : Operation 886 [1/1] (1.54ns)   --->   "%add_ln703 = add i12 %p_Val2_11, %p_Val2_10" [FSRCNN_V1/FSRCNN.cpp:916]   --->   Operation 886 'add' 'add_ln703' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 887 [1/1] (1.36ns)   --->   "switch i4 %current_filter_0, label %branch23 [
    i4 0, label %branch12
    i4 1, label %branch13
    i4 2, label %branch14
    i4 3, label %branch15
    i4 4, label %branch16
    i4 5, label %branch17
    i4 6, label %branch18
    i4 7, label %branch19
    i4 -8, label %branch20
    i4 -7, label %branch21
    i4 -6, label %branch22
  ]" [FSRCNN_V1/FSRCNN.cpp:916]   --->   Operation 887 'switch' <Predicate = true> <Delay = 1.36>

State 50 <SV = 34> <Delay = 2.32>
ST_50 : Operation 888 [1/1] (2.32ns)   --->   "store i12 %add_ln703, i12* %out_layer_10_data_V_2, align 2" [FSRCNN_V1/FSRCNN.cpp:916]   --->   Operation 888 'store' <Predicate = (current_filter_0 == 10)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_50 : Operation 889 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i65204" [FSRCNN_V1/FSRCNN.cpp:916]   --->   Operation 889 'br' <Predicate = (current_filter_0 == 10)> <Delay = 0.00>
ST_50 : Operation 890 [1/1] (2.32ns)   --->   "store i12 %add_ln703, i12* %out_layer_9_data_V_1, align 2" [FSRCNN_V1/FSRCNN.cpp:916]   --->   Operation 890 'store' <Predicate = (current_filter_0 == 9)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_50 : Operation 891 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i65204" [FSRCNN_V1/FSRCNN.cpp:916]   --->   Operation 891 'br' <Predicate = (current_filter_0 == 9)> <Delay = 0.00>
ST_50 : Operation 892 [1/1] (2.32ns)   --->   "store i12 %add_ln703, i12* %out_layer_8_data_V_1, align 2" [FSRCNN_V1/FSRCNN.cpp:916]   --->   Operation 892 'store' <Predicate = (current_filter_0 == 8)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_50 : Operation 893 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i65204" [FSRCNN_V1/FSRCNN.cpp:916]   --->   Operation 893 'br' <Predicate = (current_filter_0 == 8)> <Delay = 0.00>
ST_50 : Operation 894 [1/1] (2.32ns)   --->   "store i12 %add_ln703, i12* %out_layer_7_data_V_1, align 2" [FSRCNN_V1/FSRCNN.cpp:916]   --->   Operation 894 'store' <Predicate = (current_filter_0 == 7)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_50 : Operation 895 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i65204" [FSRCNN_V1/FSRCNN.cpp:916]   --->   Operation 895 'br' <Predicate = (current_filter_0 == 7)> <Delay = 0.00>
ST_50 : Operation 896 [1/1] (2.32ns)   --->   "store i12 %add_ln703, i12* %out_layer_6_data_V_1, align 2" [FSRCNN_V1/FSRCNN.cpp:916]   --->   Operation 896 'store' <Predicate = (current_filter_0 == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_50 : Operation 897 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i65204" [FSRCNN_V1/FSRCNN.cpp:916]   --->   Operation 897 'br' <Predicate = (current_filter_0 == 6)> <Delay = 0.00>
ST_50 : Operation 898 [1/1] (2.32ns)   --->   "store i12 %add_ln703, i12* %out_layer_5_data_V_5, align 2" [FSRCNN_V1/FSRCNN.cpp:916]   --->   Operation 898 'store' <Predicate = (current_filter_0 == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_50 : Operation 899 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i65204" [FSRCNN_V1/FSRCNN.cpp:916]   --->   Operation 899 'br' <Predicate = (current_filter_0 == 5)> <Delay = 0.00>
ST_50 : Operation 900 [1/1] (2.32ns)   --->   "store i12 %add_ln703, i12* %out_layer_4_data_V_5, align 2" [FSRCNN_V1/FSRCNN.cpp:916]   --->   Operation 900 'store' <Predicate = (current_filter_0 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_50 : Operation 901 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i65204" [FSRCNN_V1/FSRCNN.cpp:916]   --->   Operation 901 'br' <Predicate = (current_filter_0 == 4)> <Delay = 0.00>
ST_50 : Operation 902 [1/1] (2.32ns)   --->   "store i12 %add_ln703, i12* %out_layer_3_data_V_5, align 2" [FSRCNN_V1/FSRCNN.cpp:916]   --->   Operation 902 'store' <Predicate = (current_filter_0 == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_50 : Operation 903 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i65204" [FSRCNN_V1/FSRCNN.cpp:916]   --->   Operation 903 'br' <Predicate = (current_filter_0 == 3)> <Delay = 0.00>
ST_50 : Operation 904 [1/1] (2.32ns)   --->   "store i12 %add_ln703, i12* %out_layer_2_data_V_5, align 2" [FSRCNN_V1/FSRCNN.cpp:916]   --->   Operation 904 'store' <Predicate = (current_filter_0 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_50 : Operation 905 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i65204" [FSRCNN_V1/FSRCNN.cpp:916]   --->   Operation 905 'br' <Predicate = (current_filter_0 == 2)> <Delay = 0.00>
ST_50 : Operation 906 [1/1] (2.32ns)   --->   "store i12 %add_ln703, i12* %out_layer_1_data_V_9, align 2" [FSRCNN_V1/FSRCNN.cpp:916]   --->   Operation 906 'store' <Predicate = (current_filter_0 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_50 : Operation 907 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i65204" [FSRCNN_V1/FSRCNN.cpp:916]   --->   Operation 907 'br' <Predicate = (current_filter_0 == 1)> <Delay = 0.00>
ST_50 : Operation 908 [1/1] (2.32ns)   --->   "store i12 %add_ln703, i12* %out_layer_0_data_V_9, align 2" [FSRCNN_V1/FSRCNN.cpp:916]   --->   Operation 908 'store' <Predicate = (current_filter_0 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_50 : Operation 909 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i65204" [FSRCNN_V1/FSRCNN.cpp:916]   --->   Operation 909 'br' <Predicate = (current_filter_0 == 0)> <Delay = 0.00>
ST_50 : Operation 910 [1/1] (2.32ns)   --->   "store i12 %add_ln703, i12* %out_layer_11_data_V_2, align 2" [FSRCNN_V1/FSRCNN.cpp:916]   --->   Operation 910 'store' <Predicate = (current_filter_0 == 15) | (current_filter_0 == 14) | (current_filter_0 == 13) | (current_filter_0 == 12) | (current_filter_0 == 11)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_50 : Operation 911 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i65204" [FSRCNN_V1/FSRCNN.cpp:916]   --->   Operation 911 'br' <Predicate = (current_filter_0 == 15) | (current_filter_0 == 14) | (current_filter_0 == 13) | (current_filter_0 == 12) | (current_filter_0 == 11)> <Delay = 0.00>
ST_50 : Operation 912 [1/1] (0.00ns)   --->   "br label %23" [FSRCNN_V1/FSRCNN.cpp:914]   --->   Operation 912 'br' <Predicate = true> <Delay = 0.00>

State 51 <SV = 29> <Delay = 3.25>
ST_51 : Operation 913 [1/2] (3.25ns)   --->   "%p_Val2_7 = load i3* %biases_layer6_V_addr, align 1" [FSRCNN_V1/FSRCNN.cpp:921]   --->   Operation 913 'load' 'p_Val2_7' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 12> <ROM>
ST_51 : Operation 914 [1/1] (0.00ns)   --->   "%sext_ln1265 = sext i3 %p_Val2_7 to i12" [FSRCNN_V1/FSRCNN.cpp:921]   --->   Operation 914 'sext' 'sext_ln1265' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 915 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i3 %p_Val2_7 to i11" [FSRCNN_V1/FSRCNN.cpp:921]   --->   Operation 915 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 916 [1/1] (1.76ns)   --->   "br label %.preheader" [FSRCNN_V1/FSRCNN.cpp:919]   --->   Operation 916 'br' <Predicate = true> <Delay = 1.76>

State 52 <SV = 30> <Delay = 2.46>
ST_52 : Operation 917 [1/1] (0.00ns)   --->   "%index_input_element2_8 = phi i7 [ %index_input_element_9, %_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i190 ], [ 0, %.preheader.preheader ]"   --->   Operation 917 'phi' 'index_input_element2_8' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 918 [1/1] (1.48ns)   --->   "%icmp_ln919 = icmp eq i7 %index_input_element2_8, -64" [FSRCNN_V1/FSRCNN.cpp:919]   --->   Operation 918 'icmp' 'icmp_ln919' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 919 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 919 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 920 [1/1] (1.87ns)   --->   "%index_input_element_9 = add i7 %index_input_element2_8, 1" [FSRCNN_V1/FSRCNN.cpp:923]   --->   Operation 920 'add' 'index_input_element_9' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 921 [1/1] (0.00ns)   --->   "br i1 %icmp_ln919, label %.preheader355.loopexit, label %_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i" [FSRCNN_V1/FSRCNN.cpp:919]   --->   Operation 921 'br' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 922 [1/1] (0.00ns)   --->   "%zext_ln921 = zext i7 %index_input_element2_8 to i64" [FSRCNN_V1/FSRCNN.cpp:921]   --->   Operation 922 'zext' 'zext_ln921' <Predicate = (!icmp_ln919)> <Delay = 0.00>
ST_52 : Operation 923 [1/1] (0.00ns)   --->   "%out_layer_0_data_V_11 = getelementptr [64 x i12]* %out_layer_0_data_V, i64 0, i64 %zext_ln921" [FSRCNN_V1/FSRCNN.cpp:921]   --->   Operation 923 'getelementptr' 'out_layer_0_data_V_11' <Predicate = (!icmp_ln919)> <Delay = 0.00>
ST_52 : Operation 924 [1/1] (0.00ns)   --->   "%out_layer_1_data_V_11 = getelementptr [64 x i12]* %out_layer_1_data_V, i64 0, i64 %zext_ln921" [FSRCNN_V1/FSRCNN.cpp:921]   --->   Operation 924 'getelementptr' 'out_layer_1_data_V_11' <Predicate = (!icmp_ln919)> <Delay = 0.00>
ST_52 : Operation 925 [1/1] (0.00ns)   --->   "%out_layer_2_data_V_7 = getelementptr [64 x i12]* %out_layer_2_data_V, i64 0, i64 %zext_ln921" [FSRCNN_V1/FSRCNN.cpp:921]   --->   Operation 925 'getelementptr' 'out_layer_2_data_V_7' <Predicate = (!icmp_ln919)> <Delay = 0.00>
ST_52 : Operation 926 [1/1] (0.00ns)   --->   "%out_layer_3_data_V_7 = getelementptr [64 x i12]* %out_layer_3_data_V, i64 0, i64 %zext_ln921" [FSRCNN_V1/FSRCNN.cpp:921]   --->   Operation 926 'getelementptr' 'out_layer_3_data_V_7' <Predicate = (!icmp_ln919)> <Delay = 0.00>
ST_52 : Operation 927 [1/1] (0.00ns)   --->   "%out_layer_4_data_V_7 = getelementptr [64 x i12]* %out_layer_4_data_V, i64 0, i64 %zext_ln921" [FSRCNN_V1/FSRCNN.cpp:921]   --->   Operation 927 'getelementptr' 'out_layer_4_data_V_7' <Predicate = (!icmp_ln919)> <Delay = 0.00>
ST_52 : Operation 928 [1/1] (0.00ns)   --->   "%out_layer_5_data_V_7 = getelementptr [64 x i12]* %out_layer_5_data_V, i64 0, i64 %zext_ln921" [FSRCNN_V1/FSRCNN.cpp:921]   --->   Operation 928 'getelementptr' 'out_layer_5_data_V_7' <Predicate = (!icmp_ln919)> <Delay = 0.00>
ST_52 : Operation 929 [1/1] (0.00ns)   --->   "%out_layer_6_data_V_3 = getelementptr [64 x i12]* %out_layer_6_data_V, i64 0, i64 %zext_ln921" [FSRCNN_V1/FSRCNN.cpp:921]   --->   Operation 929 'getelementptr' 'out_layer_6_data_V_3' <Predicate = (!icmp_ln919)> <Delay = 0.00>
ST_52 : Operation 930 [1/1] (0.00ns)   --->   "%out_layer_7_data_V_3 = getelementptr [64 x i12]* %out_layer_7_data_V, i64 0, i64 %zext_ln921" [FSRCNN_V1/FSRCNN.cpp:921]   --->   Operation 930 'getelementptr' 'out_layer_7_data_V_3' <Predicate = (!icmp_ln919)> <Delay = 0.00>
ST_52 : Operation 931 [1/1] (0.00ns)   --->   "%out_layer_8_data_V_3 = getelementptr [64 x i12]* %out_layer_8_data_V, i64 0, i64 %zext_ln921" [FSRCNN_V1/FSRCNN.cpp:921]   --->   Operation 931 'getelementptr' 'out_layer_8_data_V_3' <Predicate = (!icmp_ln919)> <Delay = 0.00>
ST_52 : Operation 932 [1/1] (0.00ns)   --->   "%out_layer_9_data_V_3 = getelementptr [64 x i12]* %out_layer_9_data_V, i64 0, i64 %zext_ln921" [FSRCNN_V1/FSRCNN.cpp:921]   --->   Operation 932 'getelementptr' 'out_layer_9_data_V_3' <Predicate = (!icmp_ln919)> <Delay = 0.00>
ST_52 : Operation 933 [1/1] (0.00ns)   --->   "%out_layer_10_data_V_4 = getelementptr [64 x i12]* %out_layer_10_data_V, i64 0, i64 %zext_ln921" [FSRCNN_V1/FSRCNN.cpp:921]   --->   Operation 933 'getelementptr' 'out_layer_10_data_V_4' <Predicate = (!icmp_ln919)> <Delay = 0.00>
ST_52 : Operation 934 [1/1] (0.00ns)   --->   "%out_layer_11_data_V_4 = getelementptr [64 x i12]* %out_layer_11_data_V, i64 0, i64 %zext_ln921" [FSRCNN_V1/FSRCNN.cpp:921]   --->   Operation 934 'getelementptr' 'out_layer_11_data_V_4' <Predicate = (!icmp_ln919)> <Delay = 0.00>
ST_52 : Operation 935 [2/2] (2.32ns)   --->   "%out_layer_0_data_V_12 = load i12* %out_layer_0_data_V_11, align 2" [FSRCNN_V1/FSRCNN.cpp:921]   --->   Operation 935 'load' 'out_layer_0_data_V_12' <Predicate = (!icmp_ln919)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_52 : Operation 936 [2/2] (2.32ns)   --->   "%out_layer_1_data_V_12 = load i12* %out_layer_1_data_V_11, align 2" [FSRCNN_V1/FSRCNN.cpp:921]   --->   Operation 936 'load' 'out_layer_1_data_V_12' <Predicate = (!icmp_ln919)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_52 : Operation 937 [2/2] (2.32ns)   --->   "%out_layer_2_data_V_8 = load i12* %out_layer_2_data_V_7, align 2" [FSRCNN_V1/FSRCNN.cpp:921]   --->   Operation 937 'load' 'out_layer_2_data_V_8' <Predicate = (!icmp_ln919)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_52 : Operation 938 [2/2] (2.32ns)   --->   "%out_layer_3_data_V_8 = load i12* %out_layer_3_data_V_7, align 2" [FSRCNN_V1/FSRCNN.cpp:921]   --->   Operation 938 'load' 'out_layer_3_data_V_8' <Predicate = (!icmp_ln919)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_52 : Operation 939 [2/2] (2.32ns)   --->   "%out_layer_4_data_V_8 = load i12* %out_layer_4_data_V_7, align 2" [FSRCNN_V1/FSRCNN.cpp:921]   --->   Operation 939 'load' 'out_layer_4_data_V_8' <Predicate = (!icmp_ln919)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_52 : Operation 940 [2/2] (2.32ns)   --->   "%out_layer_5_data_V_8 = load i12* %out_layer_5_data_V_7, align 2" [FSRCNN_V1/FSRCNN.cpp:921]   --->   Operation 940 'load' 'out_layer_5_data_V_8' <Predicate = (!icmp_ln919)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_52 : Operation 941 [2/2] (2.32ns)   --->   "%out_layer_6_data_V_4 = load i12* %out_layer_6_data_V_3, align 2" [FSRCNN_V1/FSRCNN.cpp:921]   --->   Operation 941 'load' 'out_layer_6_data_V_4' <Predicate = (!icmp_ln919)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_52 : Operation 942 [2/2] (2.32ns)   --->   "%out_layer_7_data_V_4 = load i12* %out_layer_7_data_V_3, align 2" [FSRCNN_V1/FSRCNN.cpp:921]   --->   Operation 942 'load' 'out_layer_7_data_V_4' <Predicate = (!icmp_ln919)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_52 : Operation 943 [2/2] (2.32ns)   --->   "%out_layer_8_data_V_4 = load i12* %out_layer_8_data_V_3, align 2" [FSRCNN_V1/FSRCNN.cpp:921]   --->   Operation 943 'load' 'out_layer_8_data_V_4' <Predicate = (!icmp_ln919)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_52 : Operation 944 [2/2] (2.32ns)   --->   "%out_layer_9_data_V_4 = load i12* %out_layer_9_data_V_3, align 2" [FSRCNN_V1/FSRCNN.cpp:921]   --->   Operation 944 'load' 'out_layer_9_data_V_4' <Predicate = (!icmp_ln919)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_52 : Operation 945 [2/2] (2.32ns)   --->   "%out_layer_10_data_V_5 = load i12* %out_layer_10_data_V_4, align 2" [FSRCNN_V1/FSRCNN.cpp:921]   --->   Operation 945 'load' 'out_layer_10_data_V_5' <Predicate = (!icmp_ln919)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_52 : Operation 946 [2/2] (2.32ns)   --->   "%out_layer_11_data_V_5 = load i12* %out_layer_11_data_V_4, align 2" [FSRCNN_V1/FSRCNN.cpp:921]   --->   Operation 946 'load' 'out_layer_11_data_V_5' <Predicate = (!icmp_ln919)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_52 : Operation 947 [1/1] (0.00ns)   --->   "br label %.preheader355"   --->   Operation 947 'br' <Predicate = (icmp_ln919)> <Delay = 0.00>

State 53 <SV = 31> <Delay = 8.64>
ST_53 : Operation 948 [1/2] (2.32ns)   --->   "%out_layer_0_data_V_12 = load i12* %out_layer_0_data_V_11, align 2" [FSRCNN_V1/FSRCNN.cpp:921]   --->   Operation 948 'load' 'out_layer_0_data_V_12' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_53 : Operation 949 [1/2] (2.32ns)   --->   "%out_layer_1_data_V_12 = load i12* %out_layer_1_data_V_11, align 2" [FSRCNN_V1/FSRCNN.cpp:921]   --->   Operation 949 'load' 'out_layer_1_data_V_12' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_53 : Operation 950 [1/2] (2.32ns)   --->   "%out_layer_2_data_V_8 = load i12* %out_layer_2_data_V_7, align 2" [FSRCNN_V1/FSRCNN.cpp:921]   --->   Operation 950 'load' 'out_layer_2_data_V_8' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_53 : Operation 951 [1/2] (2.32ns)   --->   "%out_layer_3_data_V_8 = load i12* %out_layer_3_data_V_7, align 2" [FSRCNN_V1/FSRCNN.cpp:921]   --->   Operation 951 'load' 'out_layer_3_data_V_8' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_53 : Operation 952 [1/2] (2.32ns)   --->   "%out_layer_4_data_V_8 = load i12* %out_layer_4_data_V_7, align 2" [FSRCNN_V1/FSRCNN.cpp:921]   --->   Operation 952 'load' 'out_layer_4_data_V_8' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_53 : Operation 953 [1/2] (2.32ns)   --->   "%out_layer_5_data_V_8 = load i12* %out_layer_5_data_V_7, align 2" [FSRCNN_V1/FSRCNN.cpp:921]   --->   Operation 953 'load' 'out_layer_5_data_V_8' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_53 : Operation 954 [1/2] (2.32ns)   --->   "%out_layer_6_data_V_4 = load i12* %out_layer_6_data_V_3, align 2" [FSRCNN_V1/FSRCNN.cpp:921]   --->   Operation 954 'load' 'out_layer_6_data_V_4' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_53 : Operation 955 [1/2] (2.32ns)   --->   "%out_layer_7_data_V_4 = load i12* %out_layer_7_data_V_3, align 2" [FSRCNN_V1/FSRCNN.cpp:921]   --->   Operation 955 'load' 'out_layer_7_data_V_4' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_53 : Operation 956 [1/2] (2.32ns)   --->   "%out_layer_8_data_V_4 = load i12* %out_layer_8_data_V_3, align 2" [FSRCNN_V1/FSRCNN.cpp:921]   --->   Operation 956 'load' 'out_layer_8_data_V_4' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_53 : Operation 957 [1/2] (2.32ns)   --->   "%out_layer_9_data_V_4 = load i12* %out_layer_9_data_V_3, align 2" [FSRCNN_V1/FSRCNN.cpp:921]   --->   Operation 957 'load' 'out_layer_9_data_V_4' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_53 : Operation 958 [1/2] (2.32ns)   --->   "%out_layer_10_data_V_5 = load i12* %out_layer_10_data_V_4, align 2" [FSRCNN_V1/FSRCNN.cpp:921]   --->   Operation 958 'load' 'out_layer_10_data_V_5' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_53 : Operation 959 [1/2] (2.32ns)   --->   "%out_layer_11_data_V_5 = load i12* %out_layer_11_data_V_4, align 2" [FSRCNN_V1/FSRCNN.cpp:921]   --->   Operation 959 'load' 'out_layer_11_data_V_5' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_53 : Operation 960 [1/1] (2.78ns)   --->   "%p_Val2_s = call i12 @_ssdm_op_Mux.ap_auto.12i12.i4(i12 %out_layer_0_data_V_12, i12 %out_layer_1_data_V_12, i12 %out_layer_2_data_V_8, i12 %out_layer_3_data_V_8, i12 %out_layer_4_data_V_8, i12 %out_layer_5_data_V_8, i12 %out_layer_6_data_V_4, i12 %out_layer_7_data_V_4, i12 %out_layer_8_data_V_4, i12 %out_layer_9_data_V_4, i12 %out_layer_10_data_V_5, i12 %out_layer_11_data_V_5, i4 %current_filter_0)" [FSRCNN_V1/FSRCNN.cpp:921]   --->   Operation 960 'mux' 'p_Val2_s' <Predicate = true> <Delay = 2.78> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 961 [1/1] (0.00ns)   --->   "%trunc_ln703 = trunc i12 %p_Val2_s to i11" [FSRCNN_V1/FSRCNN.cpp:921]   --->   Operation 961 'trunc' 'trunc_ln703' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 962 [1/1] (1.54ns)   --->   "%aux_sum_V = add i12 %p_Val2_s, %sext_ln1265" [FSRCNN_V1/FSRCNN.cpp:921]   --->   Operation 962 'add' 'aux_sum_V' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 963 [1/1] (1.63ns)   --->   "%add_ln203 = add i11 %trunc_ln703, %sext_ln703" [FSRCNN_V1/FSRCNN.cpp:921]   --->   Operation 963 'add' 'add_ln203' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 964 [1/1] (1.99ns)   --->   "%icmp_ln1494 = icmp sgt i12 %aux_sum_V, 0" [FSRCNN_V1/FSRCNN.cpp:14->FSRCNN_V1/FSRCNN.cpp:922]   --->   Operation 964 'icmp' 'icmp_ln1494' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 965 [1/1] (0.00ns)   --->   "%tmp_39 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %aux_sum_V, i32 11)" [FSRCNN_V1/FSRCNN.cpp:7->FSRCNN_V1/FSRCNN.cpp:922]   --->   Operation 965 'bitselect' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 966 [1/1] (0.69ns)   --->   "%select_ln7 = select i1 %tmp_39, i12 %aux_sum_V, i12 0" [FSRCNN_V1/FSRCNN.cpp:7->FSRCNN_V1/FSRCNN.cpp:922]   --->   Operation 966 'select' 'select_ln7' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 54 <SV = 32> <Delay = 6.91>
ST_54 : Operation 967 [1/1] (0.00ns)   --->   "%shl_ln = call i16 @_ssdm_op_BitConcatenate.i16.i12.i4(i12 %select_ln7, i4 0)" [FSRCNN_V1/FSRCNN.cpp:922]   --->   Operation 967 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 968 [1/1] (0.00ns)   --->   "%shl_ln1118_1 = call i14 @_ssdm_op_BitConcatenate.i14.i12.i2(i12 %select_ln7, i2 0)" [FSRCNN_V1/FSRCNN.cpp:922]   --->   Operation 968 'bitconcatenate' 'shl_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 969 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i14 %shl_ln1118_1 to i16" [FSRCNN_V1/FSRCNN.cpp:922]   --->   Operation 969 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 970 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%r_V = sub i16 %shl_ln, %sext_ln1118" [FSRCNN_V1/FSRCNN.cpp:922]   --->   Operation 970 'sub' 'r_V' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 971 [1/1] (0.69ns)   --->   "%select_ln14 = select i1 %icmp_ln1494, i11 %add_ln203, i11 0" [FSRCNN_V1/FSRCNN.cpp:14->FSRCNN_V1/FSRCNN.cpp:922]   --->   Operation 971 'select' 'select_ln14' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 972 [1/1] (0.00ns)   --->   "%lhs_V = call i15 @_ssdm_op_BitConcatenate.i15.i11.i4(i11 %select_ln14, i4 0)" [FSRCNN_V1/FSRCNN.cpp:922]   --->   Operation 972 'bitconcatenate' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 973 [1/1] (0.00ns)   --->   "%zext_ln728 = zext i15 %lhs_V to i16" [FSRCNN_V1/FSRCNN.cpp:922]   --->   Operation 973 'zext' 'zext_ln728' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 974 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%ret_V = add i16 %r_V, %zext_ln728" [FSRCNN_V1/FSRCNN.cpp:922]   --->   Operation 974 'add' 'ret_V' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 975 [1/1] (0.00ns)   --->   "%tmp_data_V = call i12 @_ssdm_op_PartSelect.i12.i16.i32.i32(i16 %ret_V, i32 4, i32 15)" [FSRCNN_V1/FSRCNN.cpp:922]   --->   Operation 975 'partselect' 'tmp_data_V' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 976 [1/1] (1.36ns)   --->   "switch i4 %current_filter_0, label %branch11 [
    i4 0, label %branch0
    i4 1, label %branch1
    i4 2, label %branch2
    i4 3, label %branch3
    i4 4, label %branch4
    i4 5, label %branch5
    i4 6, label %branch6
    i4 7, label %branch7
    i4 -8, label %branch8
    i4 -7, label %branch9
    i4 -6, label %branch10
  ]" [FSRCNN_V1/FSRCNN.cpp:922]   --->   Operation 976 'switch' <Predicate = true> <Delay = 1.36>
ST_54 : Operation 977 [1/1] (2.32ns)   --->   "store i12 %tmp_data_V, i12* %out_layer_10_data_V_4, align 2" [FSRCNN_V1/FSRCNN.cpp:922]   --->   Operation 977 'store' <Predicate = (current_filter_0 == 10)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_54 : Operation 978 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i190" [FSRCNN_V1/FSRCNN.cpp:922]   --->   Operation 978 'br' <Predicate = (current_filter_0 == 10)> <Delay = 0.00>
ST_54 : Operation 979 [1/1] (2.32ns)   --->   "store i12 %tmp_data_V, i12* %out_layer_9_data_V_3, align 2" [FSRCNN_V1/FSRCNN.cpp:922]   --->   Operation 979 'store' <Predicate = (current_filter_0 == 9)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_54 : Operation 980 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i190" [FSRCNN_V1/FSRCNN.cpp:922]   --->   Operation 980 'br' <Predicate = (current_filter_0 == 9)> <Delay = 0.00>
ST_54 : Operation 981 [1/1] (2.32ns)   --->   "store i12 %tmp_data_V, i12* %out_layer_8_data_V_3, align 2" [FSRCNN_V1/FSRCNN.cpp:922]   --->   Operation 981 'store' <Predicate = (current_filter_0 == 8)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_54 : Operation 982 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i190" [FSRCNN_V1/FSRCNN.cpp:922]   --->   Operation 982 'br' <Predicate = (current_filter_0 == 8)> <Delay = 0.00>
ST_54 : Operation 983 [1/1] (2.32ns)   --->   "store i12 %tmp_data_V, i12* %out_layer_7_data_V_3, align 2" [FSRCNN_V1/FSRCNN.cpp:922]   --->   Operation 983 'store' <Predicate = (current_filter_0 == 7)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_54 : Operation 984 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i190" [FSRCNN_V1/FSRCNN.cpp:922]   --->   Operation 984 'br' <Predicate = (current_filter_0 == 7)> <Delay = 0.00>
ST_54 : Operation 985 [1/1] (2.32ns)   --->   "store i12 %tmp_data_V, i12* %out_layer_6_data_V_3, align 2" [FSRCNN_V1/FSRCNN.cpp:922]   --->   Operation 985 'store' <Predicate = (current_filter_0 == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_54 : Operation 986 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i190" [FSRCNN_V1/FSRCNN.cpp:922]   --->   Operation 986 'br' <Predicate = (current_filter_0 == 6)> <Delay = 0.00>
ST_54 : Operation 987 [1/1] (2.32ns)   --->   "store i12 %tmp_data_V, i12* %out_layer_5_data_V_7, align 2" [FSRCNN_V1/FSRCNN.cpp:922]   --->   Operation 987 'store' <Predicate = (current_filter_0 == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_54 : Operation 988 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i190" [FSRCNN_V1/FSRCNN.cpp:922]   --->   Operation 988 'br' <Predicate = (current_filter_0 == 5)> <Delay = 0.00>
ST_54 : Operation 989 [1/1] (2.32ns)   --->   "store i12 %tmp_data_V, i12* %out_layer_4_data_V_7, align 2" [FSRCNN_V1/FSRCNN.cpp:922]   --->   Operation 989 'store' <Predicate = (current_filter_0 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_54 : Operation 990 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i190" [FSRCNN_V1/FSRCNN.cpp:922]   --->   Operation 990 'br' <Predicate = (current_filter_0 == 4)> <Delay = 0.00>
ST_54 : Operation 991 [1/1] (2.32ns)   --->   "store i12 %tmp_data_V, i12* %out_layer_3_data_V_7, align 2" [FSRCNN_V1/FSRCNN.cpp:922]   --->   Operation 991 'store' <Predicate = (current_filter_0 == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_54 : Operation 992 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i190" [FSRCNN_V1/FSRCNN.cpp:922]   --->   Operation 992 'br' <Predicate = (current_filter_0 == 3)> <Delay = 0.00>
ST_54 : Operation 993 [1/1] (2.32ns)   --->   "store i12 %tmp_data_V, i12* %out_layer_2_data_V_7, align 2" [FSRCNN_V1/FSRCNN.cpp:922]   --->   Operation 993 'store' <Predicate = (current_filter_0 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_54 : Operation 994 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i190" [FSRCNN_V1/FSRCNN.cpp:922]   --->   Operation 994 'br' <Predicate = (current_filter_0 == 2)> <Delay = 0.00>
ST_54 : Operation 995 [1/1] (2.32ns)   --->   "store i12 %tmp_data_V, i12* %out_layer_1_data_V_11, align 2" [FSRCNN_V1/FSRCNN.cpp:922]   --->   Operation 995 'store' <Predicate = (current_filter_0 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_54 : Operation 996 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i190" [FSRCNN_V1/FSRCNN.cpp:922]   --->   Operation 996 'br' <Predicate = (current_filter_0 == 1)> <Delay = 0.00>
ST_54 : Operation 997 [1/1] (2.32ns)   --->   "store i12 %tmp_data_V, i12* %out_layer_0_data_V_11, align 2" [FSRCNN_V1/FSRCNN.cpp:922]   --->   Operation 997 'store' <Predicate = (current_filter_0 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_54 : Operation 998 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i190" [FSRCNN_V1/FSRCNN.cpp:922]   --->   Operation 998 'br' <Predicate = (current_filter_0 == 0)> <Delay = 0.00>
ST_54 : Operation 999 [1/1] (2.32ns)   --->   "store i12 %tmp_data_V, i12* %out_layer_11_data_V_4, align 2" [FSRCNN_V1/FSRCNN.cpp:922]   --->   Operation 999 'store' <Predicate = (current_filter_0 == 15) | (current_filter_0 == 14) | (current_filter_0 == 13) | (current_filter_0 == 12) | (current_filter_0 == 11)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_54 : Operation 1000 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i190" [FSRCNN_V1/FSRCNN.cpp:922]   --->   Operation 1000 'br' <Predicate = (current_filter_0 == 15) | (current_filter_0 == 14) | (current_filter_0 == 13) | (current_filter_0 == 12) | (current_filter_0 == 11)> <Delay = 0.00>

State 55 <SV = 33> <Delay = 5.07>
ST_55 : Operation 1001 [1/1] (0.00ns)   --->   "%zext_ln321_60 = zext i7 %index_input_element_9 to i9" [FSRCNN_V1/FSRCNN.cpp:923]   --->   Operation 1001 'zext' 'zext_ln321_60' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1002 [1/1] (1.82ns)   --->   "%add_ln321_39 = add i9 %zext_ln321_60, -232" [FSRCNN_V1/FSRCNN.cpp:923]   --->   Operation 1002 'add' 'add_ln321_39' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1003 [1/1] (0.00ns)   --->   "%sext_ln321_10 = sext i9 %add_ln321_39 to i10" [FSRCNN_V1/FSRCNN.cpp:923]   --->   Operation 1003 'sext' 'sext_ln321_10' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1004 [1/1] (0.00ns)   --->   "%zext_ln321_61 = zext i10 %sext_ln321_10 to i64" [FSRCNN_V1/FSRCNN.cpp:923]   --->   Operation 1004 'zext' 'zext_ln321_61' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1005 [1/1] (0.00ns)   --->   "%img_channel_keep_V_a_33 = getelementptr [2376 x i4]* %img_channel_keep_V, i64 0, i64 %zext_ln321_61" [FSRCNN_V1/FSRCNN.cpp:923]   --->   Operation 1005 'getelementptr' 'img_channel_keep_V_a_33' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1006 [1/1] (0.00ns)   --->   "%img_channel_user_V_a_31 = getelementptr [2376 x i1]* %img_channel_user_V, i64 0, i64 %zext_ln321_61" [FSRCNN_V1/FSRCNN.cpp:924]   --->   Operation 1006 'getelementptr' 'img_channel_user_V_a_31' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1007 [1/1] (0.00ns)   --->   "%img_channel_last_V_a_33 = getelementptr [2376 x i1]* %img_channel_last_V, i64 0, i64 %zext_ln321_61" [FSRCNN_V1/FSRCNN.cpp:925]   --->   Operation 1007 'getelementptr' 'img_channel_last_V_a_33' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1008 [1/1] (0.00ns)   --->   "%img_channel_id_V_add_33 = getelementptr [2376 x i1]* %img_channel_id_V, i64 0, i64 %zext_ln321_61" [FSRCNN_V1/FSRCNN.cpp:926]   --->   Operation 1008 'getelementptr' 'img_channel_id_V_add_33' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1009 [1/1] (0.00ns)   --->   "%img_channel_dest_V_a_33 = getelementptr [2376 x i1]* %img_channel_dest_V, i64 0, i64 %zext_ln321_61" [FSRCNN_V1/FSRCNN.cpp:927]   --->   Operation 1009 'getelementptr' 'img_channel_dest_V_a_33' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1010 [2/2] (3.25ns)   --->   "%tmp_keep_V_6 = load i4* %img_channel_keep_V_a_33, align 2" [FSRCNN_V1/FSRCNN.cpp:923]   --->   Operation 1010 'load' 'tmp_keep_V_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_55 : Operation 1011 [2/2] (3.25ns)   --->   "%tmp_user_V_5 = load i1* %img_channel_user_V_a_31, align 1" [FSRCNN_V1/FSRCNN.cpp:924]   --->   Operation 1011 'load' 'tmp_user_V_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_55 : Operation 1012 [2/2] (3.25ns)   --->   "%tmp_last_V_6 = load i1* %img_channel_last_V_a_33, align 2" [FSRCNN_V1/FSRCNN.cpp:925]   --->   Operation 1012 'load' 'tmp_last_V_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_55 : Operation 1013 [2/2] (3.25ns)   --->   "%tmp_id_V_6 = load i1* %img_channel_id_V_add_33, align 1" [FSRCNN_V1/FSRCNN.cpp:926]   --->   Operation 1013 'load' 'tmp_id_V_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_55 : Operation 1014 [2/2] (3.25ns)   --->   "%tmp_dest_V_6 = load i1* %img_channel_dest_V_a_33, align 2" [FSRCNN_V1/FSRCNN.cpp:927]   --->   Operation 1014 'load' 'tmp_dest_V_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_55 : Operation 1015 [1/1] (0.00ns)   --->   "%out_layer_0_valid_V_5 = getelementptr [64 x i1]* %out_layer_0_valid_V, i64 0, i64 %zext_ln921" [FSRCNN_V1/FSRCNN.cpp:928]   --->   Operation 1015 'getelementptr' 'out_layer_0_valid_V_5' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1016 [2/2] (2.32ns)   --->   "%out_layer_0_valid_V_6 = load i1* %out_layer_0_valid_V_5, align 1" [FSRCNN_V1/FSRCNN.cpp:928]   --->   Operation 1016 'load' 'out_layer_0_valid_V_6' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_55 : Operation 1017 [1/1] (0.00ns)   --->   "%out_layer_1_valid_V_5 = getelementptr [64 x i1]* %out_layer_1_valid_V, i64 0, i64 %zext_ln921" [FSRCNN_V1/FSRCNN.cpp:928]   --->   Operation 1017 'getelementptr' 'out_layer_1_valid_V_5' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1018 [2/2] (2.32ns)   --->   "%out_layer_1_valid_V_6 = load i1* %out_layer_1_valid_V_5, align 1" [FSRCNN_V1/FSRCNN.cpp:928]   --->   Operation 1018 'load' 'out_layer_1_valid_V_6' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_55 : Operation 1019 [1/1] (0.00ns)   --->   "%out_layer_2_valid_V_3 = getelementptr [64 x i1]* %out_layer_2_valid_V, i64 0, i64 %zext_ln921" [FSRCNN_V1/FSRCNN.cpp:928]   --->   Operation 1019 'getelementptr' 'out_layer_2_valid_V_3' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1020 [2/2] (2.32ns)   --->   "%out_layer_2_valid_V_4 = load i1* %out_layer_2_valid_V_3, align 1" [FSRCNN_V1/FSRCNN.cpp:928]   --->   Operation 1020 'load' 'out_layer_2_valid_V_4' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_55 : Operation 1021 [1/1] (0.00ns)   --->   "%out_layer_3_valid_V_3 = getelementptr [64 x i1]* %out_layer_3_valid_V, i64 0, i64 %zext_ln921" [FSRCNN_V1/FSRCNN.cpp:928]   --->   Operation 1021 'getelementptr' 'out_layer_3_valid_V_3' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1022 [2/2] (2.32ns)   --->   "%out_layer_3_valid_V_4 = load i1* %out_layer_3_valid_V_3, align 1" [FSRCNN_V1/FSRCNN.cpp:928]   --->   Operation 1022 'load' 'out_layer_3_valid_V_4' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_55 : Operation 1023 [1/1] (0.00ns)   --->   "%out_layer_4_valid_V_3 = getelementptr [64 x i1]* %out_layer_4_valid_V, i64 0, i64 %zext_ln921" [FSRCNN_V1/FSRCNN.cpp:928]   --->   Operation 1023 'getelementptr' 'out_layer_4_valid_V_3' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1024 [2/2] (2.32ns)   --->   "%out_layer_4_valid_V_4 = load i1* %out_layer_4_valid_V_3, align 1" [FSRCNN_V1/FSRCNN.cpp:928]   --->   Operation 1024 'load' 'out_layer_4_valid_V_4' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_55 : Operation 1025 [1/1] (0.00ns)   --->   "%out_layer_5_valid_V_3 = getelementptr [64 x i1]* %out_layer_5_valid_V, i64 0, i64 %zext_ln921" [FSRCNN_V1/FSRCNN.cpp:928]   --->   Operation 1025 'getelementptr' 'out_layer_5_valid_V_3' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1026 [2/2] (2.32ns)   --->   "%out_layer_5_valid_V_4 = load i1* %out_layer_5_valid_V_3, align 1" [FSRCNN_V1/FSRCNN.cpp:928]   --->   Operation 1026 'load' 'out_layer_5_valid_V_4' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_55 : Operation 1027 [1/1] (0.00ns)   --->   "%out_layer_6_valid_V_1 = getelementptr [64 x i1]* %out_layer_6_valid_V, i64 0, i64 %zext_ln921" [FSRCNN_V1/FSRCNN.cpp:928]   --->   Operation 1027 'getelementptr' 'out_layer_6_valid_V_1' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1028 [2/2] (2.32ns)   --->   "%out_layer_6_valid_V_2 = load i1* %out_layer_6_valid_V_1, align 1" [FSRCNN_V1/FSRCNN.cpp:928]   --->   Operation 1028 'load' 'out_layer_6_valid_V_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_55 : Operation 1029 [1/1] (0.00ns)   --->   "%out_layer_7_valid_V_1 = getelementptr [64 x i1]* %out_layer_7_valid_V, i64 0, i64 %zext_ln921" [FSRCNN_V1/FSRCNN.cpp:928]   --->   Operation 1029 'getelementptr' 'out_layer_7_valid_V_1' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1030 [2/2] (2.32ns)   --->   "%out_layer_7_valid_V_2 = load i1* %out_layer_7_valid_V_1, align 1" [FSRCNN_V1/FSRCNN.cpp:928]   --->   Operation 1030 'load' 'out_layer_7_valid_V_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_55 : Operation 1031 [1/1] (0.00ns)   --->   "%out_layer_8_valid_V_1 = getelementptr [64 x i1]* %out_layer_8_valid_V, i64 0, i64 %zext_ln921" [FSRCNN_V1/FSRCNN.cpp:928]   --->   Operation 1031 'getelementptr' 'out_layer_8_valid_V_1' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1032 [2/2] (2.32ns)   --->   "%out_layer_8_valid_V_2 = load i1* %out_layer_8_valid_V_1, align 1" [FSRCNN_V1/FSRCNN.cpp:928]   --->   Operation 1032 'load' 'out_layer_8_valid_V_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_55 : Operation 1033 [1/1] (0.00ns)   --->   "%out_layer_9_valid_V_1 = getelementptr [64 x i1]* %out_layer_9_valid_V, i64 0, i64 %zext_ln921" [FSRCNN_V1/FSRCNN.cpp:928]   --->   Operation 1033 'getelementptr' 'out_layer_9_valid_V_1' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1034 [2/2] (2.32ns)   --->   "%out_layer_9_valid_V_2 = load i1* %out_layer_9_valid_V_1, align 1" [FSRCNN_V1/FSRCNN.cpp:928]   --->   Operation 1034 'load' 'out_layer_9_valid_V_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_55 : Operation 1035 [1/1] (0.00ns)   --->   "%out_layer_10_valid_1 = getelementptr [64 x i1]* %out_layer_10_valid_s, i64 0, i64 %zext_ln921" [FSRCNN_V1/FSRCNN.cpp:928]   --->   Operation 1035 'getelementptr' 'out_layer_10_valid_1' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1036 [2/2] (2.32ns)   --->   "%out_layer_10_valid_2 = load i1* %out_layer_10_valid_1, align 1" [FSRCNN_V1/FSRCNN.cpp:928]   --->   Operation 1036 'load' 'out_layer_10_valid_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_55 : Operation 1037 [1/1] (0.00ns)   --->   "%out_layer_11_valid_1 = getelementptr [64 x i1]* %out_layer_11_valid_s, i64 0, i64 %zext_ln921" [FSRCNN_V1/FSRCNN.cpp:928]   --->   Operation 1037 'getelementptr' 'out_layer_11_valid_1' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1038 [2/2] (2.32ns)   --->   "%out_layer_11_valid_2 = load i1* %out_layer_11_valid_1, align 1" [FSRCNN_V1/FSRCNN.cpp:928]   --->   Operation 1038 'load' 'out_layer_11_valid_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>

State 56 <SV = 34> <Delay = 8.73>
ST_56 : Operation 1039 [1/2] (3.25ns)   --->   "%tmp_keep_V_6 = load i4* %img_channel_keep_V_a_33, align 2" [FSRCNN_V1/FSRCNN.cpp:923]   --->   Operation 1039 'load' 'tmp_keep_V_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_56 : Operation 1040 [1/2] (3.25ns)   --->   "%tmp_user_V_5 = load i1* %img_channel_user_V_a_31, align 1" [FSRCNN_V1/FSRCNN.cpp:924]   --->   Operation 1040 'load' 'tmp_user_V_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_56 : Operation 1041 [1/2] (3.25ns)   --->   "%tmp_last_V_6 = load i1* %img_channel_last_V_a_33, align 2" [FSRCNN_V1/FSRCNN.cpp:925]   --->   Operation 1041 'load' 'tmp_last_V_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_56 : Operation 1042 [1/2] (3.25ns)   --->   "%tmp_id_V_6 = load i1* %img_channel_id_V_add_33, align 1" [FSRCNN_V1/FSRCNN.cpp:926]   --->   Operation 1042 'load' 'tmp_id_V_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_56 : Operation 1043 [1/2] (3.25ns)   --->   "%tmp_dest_V_6 = load i1* %img_channel_dest_V_a_33, align 2" [FSRCNN_V1/FSRCNN.cpp:927]   --->   Operation 1043 'load' 'tmp_dest_V_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_56 : Operation 1044 [1/2] (2.32ns)   --->   "%out_layer_0_valid_V_6 = load i1* %out_layer_0_valid_V_5, align 1" [FSRCNN_V1/FSRCNN.cpp:928]   --->   Operation 1044 'load' 'out_layer_0_valid_V_6' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_56 : Operation 1045 [1/2] (2.32ns)   --->   "%out_layer_1_valid_V_6 = load i1* %out_layer_1_valid_V_5, align 1" [FSRCNN_V1/FSRCNN.cpp:928]   --->   Operation 1045 'load' 'out_layer_1_valid_V_6' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_56 : Operation 1046 [1/2] (2.32ns)   --->   "%out_layer_2_valid_V_4 = load i1* %out_layer_2_valid_V_3, align 1" [FSRCNN_V1/FSRCNN.cpp:928]   --->   Operation 1046 'load' 'out_layer_2_valid_V_4' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_56 : Operation 1047 [1/2] (2.32ns)   --->   "%out_layer_3_valid_V_4 = load i1* %out_layer_3_valid_V_3, align 1" [FSRCNN_V1/FSRCNN.cpp:928]   --->   Operation 1047 'load' 'out_layer_3_valid_V_4' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_56 : Operation 1048 [1/2] (2.32ns)   --->   "%out_layer_4_valid_V_4 = load i1* %out_layer_4_valid_V_3, align 1" [FSRCNN_V1/FSRCNN.cpp:928]   --->   Operation 1048 'load' 'out_layer_4_valid_V_4' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_56 : Operation 1049 [1/2] (2.32ns)   --->   "%out_layer_5_valid_V_4 = load i1* %out_layer_5_valid_V_3, align 1" [FSRCNN_V1/FSRCNN.cpp:928]   --->   Operation 1049 'load' 'out_layer_5_valid_V_4' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_56 : Operation 1050 [1/2] (2.32ns)   --->   "%out_layer_6_valid_V_2 = load i1* %out_layer_6_valid_V_1, align 1" [FSRCNN_V1/FSRCNN.cpp:928]   --->   Operation 1050 'load' 'out_layer_6_valid_V_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_56 : Operation 1051 [1/2] (2.32ns)   --->   "%out_layer_7_valid_V_2 = load i1* %out_layer_7_valid_V_1, align 1" [FSRCNN_V1/FSRCNN.cpp:928]   --->   Operation 1051 'load' 'out_layer_7_valid_V_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_56 : Operation 1052 [1/2] (2.32ns)   --->   "%out_layer_8_valid_V_2 = load i1* %out_layer_8_valid_V_1, align 1" [FSRCNN_V1/FSRCNN.cpp:928]   --->   Operation 1052 'load' 'out_layer_8_valid_V_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_56 : Operation 1053 [1/2] (2.32ns)   --->   "%out_layer_9_valid_V_2 = load i1* %out_layer_9_valid_V_1, align 1" [FSRCNN_V1/FSRCNN.cpp:928]   --->   Operation 1053 'load' 'out_layer_9_valid_V_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_56 : Operation 1054 [1/2] (2.32ns)   --->   "%out_layer_10_valid_2 = load i1* %out_layer_10_valid_1, align 1" [FSRCNN_V1/FSRCNN.cpp:928]   --->   Operation 1054 'load' 'out_layer_10_valid_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_56 : Operation 1055 [1/2] (2.32ns)   --->   "%out_layer_11_valid_2 = load i1* %out_layer_11_valid_1, align 1" [FSRCNN_V1/FSRCNN.cpp:928]   --->   Operation 1055 'load' 'out_layer_11_valid_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 64> <RAM>
ST_56 : Operation 1056 [1/1] (2.78ns)   --->   "%tmp_valid_V_4 = call i1 @_ssdm_op_Mux.ap_auto.12i1.i4(i1 %out_layer_0_valid_V_6, i1 %out_layer_1_valid_V_6, i1 %out_layer_2_valid_V_4, i1 %out_layer_3_valid_V_4, i1 %out_layer_4_valid_V_4, i1 %out_layer_5_valid_V_4, i1 %out_layer_6_valid_V_2, i1 %out_layer_7_valid_V_2, i1 %out_layer_8_valid_V_2, i1 %out_layer_9_valid_V_2, i1 %out_layer_10_valid_2, i1 %out_layer_11_valid_2, i4 %current_filter_0)" [FSRCNN_V1/FSRCNN.cpp:928]   --->   Operation 1056 'mux' 'tmp_valid_V_4' <Predicate = true> <Delay = 2.78> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1057 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i1P.i12P.i4P.i1P.i1P.i1P.i1P(i1* %corr6_out_V_valid_V, i12* %corr6_out_V_data_V, i4* %corr6_out_V_keep_V, i1* %corr6_out_V_user_V, i1* %corr6_out_V_last_V, i1* %corr6_out_V_id_V, i1* %corr6_out_V_dest_V, i1 %tmp_valid_V_4, i12 %tmp_data_V, i4 %tmp_keep_V_6, i1 %tmp_user_V_5, i1 %tmp_last_V_6, i1 %tmp_id_V_6, i1 %tmp_dest_V_6)" [FSRCNN_V1/FSRCNN.cpp:928]   --->   Operation 1057 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_56 : Operation 1058 [1/1] (0.00ns)   --->   "br label %.preheader" [FSRCNN_V1/FSRCNN.cpp:919]   --->   Operation 1058 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('row_idx') with incoming values : ('row_idx', FSRCNN_V1/FSRCNN.cpp:807) [67]  (1.77 ns)

 <State 2>: 2.47ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln807', FSRCNN_V1/FSRCNN.cpp:807) [68]  (1.49 ns)
	blocking operation 0.978 ns on control path)

 <State 3>: 2.32ns
The critical path consists of the following:
	'phi' operation ('j_0_0', FSRCNN_V1/FSRCNN.cpp:819) with incoming values : ('add_ln819', FSRCNN_V1/FSRCNN.cpp:819) [77]  (0 ns)
	'getelementptr' operation ('out_layer_0_data_V_s', FSRCNN_V1/FSRCNN.cpp:821) [86]  (0 ns)
	'store' operation ('store_ln821', FSRCNN_V1/FSRCNN.cpp:821) of constant 0 on array 'out_layer[0].data.V', FSRCNN_V1/FSRCNN.cpp:809 [87]  (2.32 ns)

 <State 4>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j_0_1', FSRCNN_V1/FSRCNN.cpp:819) with incoming values : ('add_ln819_1', FSRCNN_V1/FSRCNN.cpp:819) [95]  (1.77 ns)

 <State 5>: 2.32ns
The critical path consists of the following:
	'phi' operation ('j_0_1', FSRCNN_V1/FSRCNN.cpp:819) with incoming values : ('add_ln819_1', FSRCNN_V1/FSRCNN.cpp:819) [95]  (0 ns)
	'getelementptr' operation ('out_layer_1_data_V_s', FSRCNN_V1/FSRCNN.cpp:821) [104]  (0 ns)
	'store' operation ('store_ln821', FSRCNN_V1/FSRCNN.cpp:821) of constant 0 on array 'out_layer[1].data.V', FSRCNN_V1/FSRCNN.cpp:809 [105]  (2.32 ns)

 <State 6>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j_0_2', FSRCNN_V1/FSRCNN.cpp:819) with incoming values : ('add_ln819_2', FSRCNN_V1/FSRCNN.cpp:819) [113]  (1.77 ns)

 <State 7>: 2.32ns
The critical path consists of the following:
	'phi' operation ('j_0_2', FSRCNN_V1/FSRCNN.cpp:819) with incoming values : ('add_ln819_2', FSRCNN_V1/FSRCNN.cpp:819) [113]  (0 ns)
	'getelementptr' operation ('out_layer_2_data_V_s', FSRCNN_V1/FSRCNN.cpp:821) [122]  (0 ns)
	'store' operation ('store_ln821', FSRCNN_V1/FSRCNN.cpp:821) of constant 0 on array 'out_layer[2].data.V', FSRCNN_V1/FSRCNN.cpp:809 [123]  (2.32 ns)

 <State 8>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j_0_3', FSRCNN_V1/FSRCNN.cpp:819) with incoming values : ('add_ln819_3', FSRCNN_V1/FSRCNN.cpp:819) [131]  (1.77 ns)

 <State 9>: 2.32ns
The critical path consists of the following:
	'phi' operation ('j_0_3', FSRCNN_V1/FSRCNN.cpp:819) with incoming values : ('add_ln819_3', FSRCNN_V1/FSRCNN.cpp:819) [131]  (0 ns)
	'getelementptr' operation ('out_layer_3_data_V_s', FSRCNN_V1/FSRCNN.cpp:821) [140]  (0 ns)
	'store' operation ('store_ln821', FSRCNN_V1/FSRCNN.cpp:821) of constant 0 on array 'out_layer[3].data.V', FSRCNN_V1/FSRCNN.cpp:809 [141]  (2.32 ns)

 <State 10>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j_0_4', FSRCNN_V1/FSRCNN.cpp:819) with incoming values : ('add_ln819_4', FSRCNN_V1/FSRCNN.cpp:819) [149]  (1.77 ns)

 <State 11>: 2.32ns
The critical path consists of the following:
	'phi' operation ('j_0_4', FSRCNN_V1/FSRCNN.cpp:819) with incoming values : ('add_ln819_4', FSRCNN_V1/FSRCNN.cpp:819) [149]  (0 ns)
	'getelementptr' operation ('out_layer_4_data_V_s', FSRCNN_V1/FSRCNN.cpp:821) [158]  (0 ns)
	'store' operation ('store_ln821', FSRCNN_V1/FSRCNN.cpp:821) of constant 0 on array 'out_layer[4].data.V', FSRCNN_V1/FSRCNN.cpp:809 [159]  (2.32 ns)

 <State 12>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j_0_5', FSRCNN_V1/FSRCNN.cpp:819) with incoming values : ('add_ln819_5', FSRCNN_V1/FSRCNN.cpp:819) [167]  (1.77 ns)

 <State 13>: 2.32ns
The critical path consists of the following:
	'phi' operation ('j_0_5', FSRCNN_V1/FSRCNN.cpp:819) with incoming values : ('add_ln819_5', FSRCNN_V1/FSRCNN.cpp:819) [167]  (0 ns)
	'getelementptr' operation ('out_layer_5_data_V_s', FSRCNN_V1/FSRCNN.cpp:821) [176]  (0 ns)
	'store' operation ('store_ln821', FSRCNN_V1/FSRCNN.cpp:821) of constant 0 on array 'out_layer[5].data.V', FSRCNN_V1/FSRCNN.cpp:809 [177]  (2.32 ns)

 <State 14>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j_0_6', FSRCNN_V1/FSRCNN.cpp:819) with incoming values : ('add_ln819_6', FSRCNN_V1/FSRCNN.cpp:819) [185]  (1.77 ns)

 <State 15>: 2.32ns
The critical path consists of the following:
	'phi' operation ('j_0_6', FSRCNN_V1/FSRCNN.cpp:819) with incoming values : ('add_ln819_6', FSRCNN_V1/FSRCNN.cpp:819) [185]  (0 ns)
	'getelementptr' operation ('out_layer_6_data_V_s', FSRCNN_V1/FSRCNN.cpp:821) [194]  (0 ns)
	'store' operation ('store_ln821', FSRCNN_V1/FSRCNN.cpp:821) of constant 0 on array 'out_layer[6].data.V', FSRCNN_V1/FSRCNN.cpp:809 [195]  (2.32 ns)

 <State 16>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j_0_7', FSRCNN_V1/FSRCNN.cpp:819) with incoming values : ('add_ln819_7', FSRCNN_V1/FSRCNN.cpp:819) [203]  (1.77 ns)

 <State 17>: 2.32ns
The critical path consists of the following:
	'phi' operation ('j_0_7', FSRCNN_V1/FSRCNN.cpp:819) with incoming values : ('add_ln819_7', FSRCNN_V1/FSRCNN.cpp:819) [203]  (0 ns)
	'getelementptr' operation ('out_layer_7_data_V_s', FSRCNN_V1/FSRCNN.cpp:821) [212]  (0 ns)
	'store' operation ('store_ln821', FSRCNN_V1/FSRCNN.cpp:821) of constant 0 on array 'out_layer[7].data.V', FSRCNN_V1/FSRCNN.cpp:809 [213]  (2.32 ns)

 <State 18>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j_0_8', FSRCNN_V1/FSRCNN.cpp:819) with incoming values : ('add_ln819_8', FSRCNN_V1/FSRCNN.cpp:819) [221]  (1.77 ns)

 <State 19>: 2.32ns
The critical path consists of the following:
	'phi' operation ('j_0_8', FSRCNN_V1/FSRCNN.cpp:819) with incoming values : ('add_ln819_8', FSRCNN_V1/FSRCNN.cpp:819) [221]  (0 ns)
	'getelementptr' operation ('out_layer_8_data_V_s', FSRCNN_V1/FSRCNN.cpp:821) [230]  (0 ns)
	'store' operation ('store_ln821', FSRCNN_V1/FSRCNN.cpp:821) of constant 0 on array 'out_layer[8].data.V', FSRCNN_V1/FSRCNN.cpp:809 [231]  (2.32 ns)

 <State 20>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j_0_9', FSRCNN_V1/FSRCNN.cpp:819) with incoming values : ('add_ln819_9', FSRCNN_V1/FSRCNN.cpp:819) [239]  (1.77 ns)

 <State 21>: 2.32ns
The critical path consists of the following:
	'phi' operation ('j_0_9', FSRCNN_V1/FSRCNN.cpp:819) with incoming values : ('add_ln819_9', FSRCNN_V1/FSRCNN.cpp:819) [239]  (0 ns)
	'getelementptr' operation ('out_layer_9_data_V_s', FSRCNN_V1/FSRCNN.cpp:821) [248]  (0 ns)
	'store' operation ('store_ln821', FSRCNN_V1/FSRCNN.cpp:821) of constant 0 on array 'out_layer[9].data.V', FSRCNN_V1/FSRCNN.cpp:809 [249]  (2.32 ns)

 <State 22>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j_0_10', FSRCNN_V1/FSRCNN.cpp:819) with incoming values : ('add_ln819_10', FSRCNN_V1/FSRCNN.cpp:819) [257]  (1.77 ns)

 <State 23>: 2.32ns
The critical path consists of the following:
	'phi' operation ('j_0_10', FSRCNN_V1/FSRCNN.cpp:819) with incoming values : ('add_ln819_10', FSRCNN_V1/FSRCNN.cpp:819) [257]  (0 ns)
	'getelementptr' operation ('out_layer_10_data_V_1', FSRCNN_V1/FSRCNN.cpp:821) [266]  (0 ns)
	'store' operation ('store_ln821', FSRCNN_V1/FSRCNN.cpp:821) of constant 0 on array 'out_layer[10].data.V', FSRCNN_V1/FSRCNN.cpp:809 [267]  (2.32 ns)

 <State 24>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j_0_11', FSRCNN_V1/FSRCNN.cpp:819) with incoming values : ('add_ln819_11', FSRCNN_V1/FSRCNN.cpp:819) [275]  (1.77 ns)

 <State 25>: 2.32ns
The critical path consists of the following:
	'phi' operation ('j_0_11', FSRCNN_V1/FSRCNN.cpp:819) with incoming values : ('add_ln819_11', FSRCNN_V1/FSRCNN.cpp:819) [275]  (0 ns)
	'getelementptr' operation ('out_layer_11_data_V_1', FSRCNN_V1/FSRCNN.cpp:821) [284]  (0 ns)
	'store' operation ('store_ln821', FSRCNN_V1/FSRCNN.cpp:821) of constant 0 on array 'out_layer[11].data.V', FSRCNN_V1/FSRCNN.cpp:809 [285]  (2.32 ns)

 <State 26>: 2.47ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln860', FSRCNN_V1/FSRCNN.cpp:860) [292]  (1.49 ns)
	'or' operation ('or_ln860', FSRCNN_V1/FSRCNN.cpp:860) [303]  (0.978 ns)

 <State 27>: 3.38ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln896', FSRCNN_V1/FSRCNN.cpp:896) [727]  (1.43 ns)
	blocking operation 1.96 ns on control path)

 <State 28>: 6.94ns
The critical path consists of the following:
	'phi' operation ('filter_line') with incoming values : ('filter_line', FSRCNN_V1/FSRCNN.cpp:834) [317]  (0 ns)
	'add' operation ('filter_line', FSRCNN_V1/FSRCNN.cpp:834) [320]  (1.56 ns)
	'sub' operation ('sub_ln321_4', FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:834) [339]  (1.83 ns)
	'add' operation ('add_ln321_30', FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:834) [341]  (1.87 ns)
	'add' operation ('add_ln321_31', FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:834) [346]  (1.68 ns)

 <State 29>: 4.93ns
The critical path consists of the following:
	'phi' operation ('index_input_element') with incoming values : ('index_input_element', FSRCNN_V1/FSRCNN.cpp:832) [349]  (0 ns)
	'add' operation ('add_ln321_36', FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:834) [356]  (1.68 ns)
	'getelementptr' operation ('img_channel_valid_V_s', FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:834) [358]  (0 ns)
	'load' operation ('img_channel_valid_V_24', FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:834) on array 'img_channel.valid.V', FSRCNN_V1/FSRCNN.cpp:805 [374]  (3.25 ns)

 <State 30>: 6.51ns
The critical path consists of the following:
	'load' operation ('img_channel_valid_V_24', FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:834) on array 'img_channel.valid.V', FSRCNN_V1/FSRCNN.cpp:805 [374]  (3.25 ns)
	'store' operation ('store_ln199', FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:834) of variable 'img_channel_valid_V_24', FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:834 on array 'img_channel.valid.V', FSRCNN_V1/FSRCNN.cpp:805 [375]  (3.25 ns)

 <State 31>: 6.89ns
The critical path consists of the following:
	fifo read on port 'corr5_out_V_valid_V' (FSRCNN_V1/FSRCNN.cpp:846) [453]  (3.63 ns)
	'store' operation ('store_ln199', FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:846) of variable 'tmp.valid.V', FSRCNN_V1/FSRCNN.cpp:846 on array 'img_channel.valid.V', FSRCNN_V1/FSRCNN.cpp:805 [461]  (3.25 ns)

 <State 32>: 6.51ns
The critical path consists of the following:
	'load' operation ('img_channel_valid_V_30', FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:851) on array 'img_channel.valid.V', FSRCNN_V1/FSRCNN.cpp:805 [471]  (3.25 ns)
	'store' operation ('store_ln199', FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:851) of variable 'img_channel_valid_V_30', FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:851 on array 'img_channel.valid.V', FSRCNN_V1/FSRCNN.cpp:805 [472]  (3.25 ns)

 <State 33>: 6.89ns
The critical path consists of the following:
	fifo read on port 'corr5_out_V_valid_V' (FSRCNN_V1/FSRCNN.cpp:865) [562]  (3.63 ns)
	'store' operation ('store_ln199', FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:865) of variable 'tmp.valid.V', FSRCNN_V1/FSRCNN.cpp:865 on array 'img_channel.valid.V', FSRCNN_V1/FSRCNN.cpp:805 [570]  (3.25 ns)

 <State 34>: 6.51ns
The critical path consists of the following:
	'load' operation ('img_channel_valid_V_37', FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:870) on array 'img_channel.valid.V', FSRCNN_V1/FSRCNN.cpp:805 [580]  (3.25 ns)
	'store' operation ('store_ln199', FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:870) of variable 'img_channel_valid_V_37', FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:870 on array 'img_channel.valid.V', FSRCNN_V1/FSRCNN.cpp:805 [581]  (3.25 ns)

 <State 35>: 4.89ns
The critical path consists of the following:
	'phi' operation ('index_input_element') with incoming values : ('index_input_element', FSRCNN_V1/FSRCNN.cpp:881) [624]  (0 ns)
	'add' operation ('add_ln321_49', FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:883) [632]  (1.64 ns)
	'getelementptr' operation ('img_channel_valid_V_39', FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:883) [634]  (0 ns)
	'load' operation ('img_channel_valid_V_41', FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:883) on array 'img_channel.valid.V', FSRCNN_V1/FSRCNN.cpp:805 [650]  (3.25 ns)

 <State 36>: 6.51ns
The critical path consists of the following:
	'load' operation ('img_channel_valid_V_41', FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:883) on array 'img_channel.valid.V', FSRCNN_V1/FSRCNN.cpp:805 [650]  (3.25 ns)
	'store' operation ('store_ln199', FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:883) of variable 'img_channel_valid_V_41', FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:883 on array 'img_channel.valid.V', FSRCNN_V1/FSRCNN.cpp:805 [651]  (3.25 ns)

 <State 37>: 4.89ns
The critical path consists of the following:
	'phi' operation ('index_input_element') with incoming values : ('index_input_element', FSRCNN_V1/FSRCNN.cpp:889) [680]  (0 ns)
	'add' operation ('add_ln321_54', FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:891) [688]  (1.64 ns)
	'getelementptr' operation ('img_channel_valid_V_42', FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:891) [690]  (0 ns)
	'load' operation ('img_channel_valid_V_44', FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:891) on array 'img_channel.valid.V', FSRCNN_V1/FSRCNN.cpp:805 [706]  (3.25 ns)

 <State 38>: 6.51ns
The critical path consists of the following:
	'load' operation ('img_channel_valid_V_44', FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:891) on array 'img_channel.valid.V', FSRCNN_V1/FSRCNN.cpp:805 [706]  (3.25 ns)
	'store' operation ('store_ln199', FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:891) of variable 'img_channel_valid_V_44', FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:891 on array 'img_channel.valid.V', FSRCNN_V1/FSRCNN.cpp:805 [707]  (3.25 ns)

 <State 39>: 2.28ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln898', FSRCNN_V1/FSRCNN.cpp:898) [733]  (1.3 ns)
	blocking operation 0.978 ns on control path)

 <State 40>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('biases_layer6_V_addr', FSRCNN_V1/FSRCNN.cpp:921) [902]  (0 ns)
	'load' operation ('__Val2__', FSRCNN_V1/FSRCNN.cpp:921) on array 'biases_layer6_V' [903]  (3.25 ns)

 <State 41>: 5.7ns
The critical path consists of the following:
	'phi' operation ('subfilter_element') with incoming values : ('subfilter_element', FSRCNN_V1/FSRCNN.cpp:902) [754]  (0 ns)
	'add' operation ('add_ln203_16', FSRCNN_V1/FSRCNN.cpp:904) [762]  (1.92 ns)
	'sub' operation ('sub_ln203', FSRCNN_V1/FSRCNN.cpp:904) [766]  (0 ns)
	'add' operation ('add_ln203_17', FSRCNN_V1/FSRCNN.cpp:904) [767]  (3.79 ns)

 <State 42>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('weights_layer6_V_add', FSRCNN_V1/FSRCNN.cpp:904) [769]  (0 ns)
	'load' operation ('weights_layer6_V_loa', FSRCNN_V1/FSRCNN.cpp:904) on array 'weights_layer6_V' [770]  (3.25 ns)

 <State 43>: 5.58ns
The critical path consists of the following:
	'load' operation ('weights_layer6_V_loa', FSRCNN_V1/FSRCNN.cpp:904) on array 'weights_layer6_V' [770]  (3.25 ns)
	'store' operation ('store_ln904', FSRCNN_V1/FSRCNN.cpp:904) of variable 'sext_ln203', FSRCNN_V1/FSRCNN.cpp:904 on array 'subfilter_layer.V', FSRCNN_V1/FSRCNN.cpp:802 [773]  (2.32 ns)

 <State 44>: 5.37ns
The critical path consists of the following:
	'phi' operation ('input_line') with incoming values : ('input_line', FSRCNN_V1/FSRCNN.cpp:906) [778]  (0 ns)
	'sub' operation ('sub_ln203_2', FSRCNN_V1/FSRCNN.cpp:910) [789]  (1.83 ns)
	'add' operation ('add_ln203_18', FSRCNN_V1/FSRCNN.cpp:910) [791]  (1.87 ns)
	'add' operation ('add_ln203_19', FSRCNN_V1/FSRCNN.cpp:910) [796]  (1.68 ns)

 <State 45>: 4.93ns
The critical path consists of the following:
	'phi' operation ('index_input_element') with incoming values : ('index_input_element', FSRCNN_V1/FSRCNN.cpp:908) [802]  (0 ns)
	'add' operation ('add_ln203_21', FSRCNN_V1/FSRCNN.cpp:910) [810]  (1.68 ns)
	'getelementptr' operation ('img_channel_data_V_a_32', FSRCNN_V1/FSRCNN.cpp:910) [812]  (0 ns)
	'load' operation ('img_channel_data_V_l_14', FSRCNN_V1/FSRCNN.cpp:910) on array 'img_channel.data.V', FSRCNN_V1/FSRCNN.cpp:805 [816]  (3.25 ns)

 <State 46>: 6.51ns
The critical path consists of the following:
	'load' operation ('img_channel_data_V_l_14', FSRCNN_V1/FSRCNN.cpp:910) on array 'img_channel.data.V', FSRCNN_V1/FSRCNN.cpp:805 [816]  (3.25 ns)
	'store' operation ('store_ln910', FSRCNN_V1/FSRCNN.cpp:910) of variable 'img_channel_data_V_l_14', FSRCNN_V1/FSRCNN.cpp:910 on array 'channel_from_prev_out_layer.V', FSRCNN_V1/FSRCNN.cpp:806 [817]  (3.25 ns)

 <State 47>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('index_input_element') with incoming values : ('index_input_element', FSRCNN_V1/FSRCNN.cpp:914) [825]  (1.77 ns)

 <State 48>: 2.47ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln914', FSRCNN_V1/FSRCNN.cpp:914) [826]  (1.49 ns)
	blocking operation 0.978 ns on control path)

 <State 49>: 6.65ns
The critical path consists of the following:
	'load' operation ('out_layer_0_data_V_10', FSRCNN_V1/FSRCNN.cpp:916) on array 'out_layer[0].data.V', FSRCNN_V1/FSRCNN.cpp:809 [844]  (2.32 ns)
	'mux' operation ('__Val2__', FSRCNN_V1/FSRCNN.cpp:916) [856]  (2.78 ns)
	'add' operation ('add_ln703', FSRCNN_V1/FSRCNN.cpp:916) [859]  (1.55 ns)

 <State 50>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln916', FSRCNN_V1/FSRCNN.cpp:916) of variable 'add_ln703', FSRCNN_V1/FSRCNN.cpp:916 on array 'out_layer[10].data.V', FSRCNN_V1/FSRCNN.cpp:809 [862]  (2.32 ns)

 <State 51>: 3.25ns
The critical path consists of the following:
	'load' operation ('__Val2__', FSRCNN_V1/FSRCNN.cpp:921) on array 'biases_layer6_V' [903]  (3.25 ns)

 <State 52>: 2.47ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln919', FSRCNN_V1/FSRCNN.cpp:919) [909]  (1.49 ns)
	blocking operation 0.978 ns on control path)

 <State 53>: 8.64ns
The critical path consists of the following:
	'load' operation ('out_layer_0_data_V_12', FSRCNN_V1/FSRCNN.cpp:921) on array 'out_layer[0].data.V', FSRCNN_V1/FSRCNN.cpp:809 [927]  (2.32 ns)
	'mux' operation ('__Val2__', FSRCNN_V1/FSRCNN.cpp:921) [939]  (2.78 ns)
	'add' operation ('aux_sum.V', FSRCNN_V1/FSRCNN.cpp:921) [941]  (1.55 ns)
	'icmp' operation ('icmp_ln1494', FSRCNN_V1/FSRCNN.cpp:14->FSRCNN_V1/FSRCNN.cpp:922) [943]  (1.99 ns)

 <State 54>: 6.92ns
The critical path consists of the following:
	'select' operation ('select_ln14', FSRCNN_V1/FSRCNN.cpp:14->FSRCNN_V1/FSRCNN.cpp:922) [950]  (0.692 ns)
	'add' operation ('ret.V', FSRCNN_V1/FSRCNN.cpp:922) [953]  (3.9 ns)
	'store' operation ('store_ln922', FSRCNN_V1/FSRCNN.cpp:922) of variable 'tmp.data.V', FSRCNN_V1/FSRCNN.cpp:922 on array 'out_layer[3].data.V', FSRCNN_V1/FSRCNN.cpp:809 [978]  (2.32 ns)

 <State 55>: 5.08ns
The critical path consists of the following:
	'add' operation ('add_ln321_39', FSRCNN_V1/FSRCNN.cpp:923) [994]  (1.82 ns)
	'getelementptr' operation ('img_channel_keep_V_a_33', FSRCNN_V1/FSRCNN.cpp:923) [997]  (0 ns)
	'load' operation ('tmp.keep.V', FSRCNN_V1/FSRCNN.cpp:923) on array 'img_channel.keep.V', FSRCNN_V1/FSRCNN.cpp:805 [1002]  (3.25 ns)

 <State 56>: 8.74ns
The critical path consists of the following:
	'load' operation ('out_layer_0_valid_V_6', FSRCNN_V1/FSRCNN.cpp:928) on array 'out_layer[0].valid.V', FSRCNN_V1/FSRCNN.cpp:809 [1008]  (2.32 ns)
	'mux' operation ('tmp.valid.V', FSRCNN_V1/FSRCNN.cpp:928) [1031]  (2.78 ns)
	fifo write on port 'corr6_out_V_valid_V' (FSRCNN_V1/FSRCNN.cpp:928) [1032]  (3.63 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
