$version Generated by VerilatedVcd $end
$date Thu Mar 31 15:44:10 2022 $end
$timescale 1ps $end

 $scope module TOP $end
  $var wire  1 # clock $end
  $var wire  4 ( io_alu_ctrl [3:0] $end
  $var wire  2 % io_alu_op [1:0] $end
  $var wire  3 & io_fun3 [2:0] $end
  $var wire  1 ' io_fun7 $end
  $var wire  1 $ reset $end
  $scope module AluCtrl $end
   $var wire  1 # clock $end
   $var wire  4 ( io_alu_ctrl [3:0] $end
   $var wire  2 % io_alu_op [1:0] $end
   $var wire  3 & io_fun3 [2:0] $end
   $var wire  1 ' io_fun7 $end
   $var wire  1 $ reset $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
1$
b00 %
b000 &
0'
b0010 (
#1
1#
#2
0#
#3
1#
#4
0#
#5
1#
#6
0#
#7
1#
#8
0#
#9
1#
#10
0#
0$
#11
1#
#12
0#
b01 %
b0110 (
#13
1#
#14
0#
b10 %
b0010 (
#15
1#
#16
0#
#17
1#
#18
0#
1'
b0110 (
#19
1#
#20
0#
b111 &
0'
b0000 (
#21
1#
#22
0#
b110 &
b0001 (
#23
1#
