$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $var wire 1 # clk $end
  $var wire 1 $ rst_n $end
  $var wire 4 % cnt [3:0] $end
  $scope module counter $end
   $var wire 1 # clk $end
   $var wire 1 $ rst_n $end
   $var wire 4 % cnt [3:0] $end
   $var wire 4 & cnt_nxt [3:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
1$
b0000 %
b0001 &
#5
#10
1#
0$
#15
0#
#20
1#
#25
0#
1$
#30
1#
b0001 %
b0010 &
#35
0#
#40
1#
b0010 %
b0011 &
#45
0#
#50
1#
b0011 %
b0100 &
#55
0#
#60
1#
b0100 %
b0101 &
#65
0#
#70
1#
b0101 %
b0110 &
#75
0#
#80
1#
b0110 %
b0111 &
#85
0#
#90
1#
b0111 %
b1000 &
#95
0#
#100
1#
b1000 %
b1001 &
#105
0#
#110
1#
b1001 %
b1010 &
#115
0#
#120
1#
b1010 %
b1011 &
#125
0#
#130
1#
b1011 %
b1100 &
#135
0#
#140
1#
b1100 %
b1101 &
#145
0#
#150
1#
b1101 %
b1110 &
#155
0#
#160
1#
b1110 %
b1111 &
#165
0#
#170
1#
b1111 %
b0000 &
#175
0#
#180
1#
b0000 %
b0001 &
#185
0#
#190
1#
b0001 %
b0010 &
#195
0#
#200
1#
b0010 %
b0011 &
#205
0#
#210
1#
b0011 %
b0100 &
#215
0#
#220
1#
b0100 %
b0101 &
#225
0#
#230
1#
b0101 %
b0110 &
#235
0#
#240
1#
b0110 %
b0111 &
#245
0#
#250
1#
b0111 %
b1000 &
#255
0#
#260
1#
b1000 %
b1001 &
#265
0#
#270
1#
b1001 %
b1010 &
#275
0#
#280
1#
b1010 %
b1011 &
#285
0#
#290
1#
b1011 %
b1100 &
#295
0#
#300
1#
b1100 %
b1101 &
#305
0#
#310
1#
b1101 %
b1110 &
#315
0#
#320
1#
b1110 %
b1111 &
#325
0#
#330
1#
b1111 %
b0000 &
#335
0#
#340
1#
b0000 %
b0001 &
#345
0#
#355
#365
#375
#385
