#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_000001730d4b2bd0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001730d4b2d60 .scope module, "tb" "tb" 3 40;
 .timescale -12 -12;
L_000001730d4c9db0 .functor NOT 1, L_000001730d51ef50, C4<0>, C4<0>, C4<0>;
L_000001730d4c9870 .functor XOR 16, L_000001730d51f4f0, L_000001730d51f090, C4<0000000000000000>, C4<0000000000000000>;
L_000001730d4c9c60 .functor XOR 16, L_000001730d4c9870, L_000001730d51e910, C4<0000000000000000>, C4<0000000000000000>;
v000001730d4aa5b0_0 .net *"_ivl_10", 15 0, L_000001730d51e910;  1 drivers
v000001730d4aad30_0 .net *"_ivl_12", 15 0, L_000001730d4c9c60;  1 drivers
v000001730d4aa6f0_0 .net *"_ivl_2", 15 0, L_000001730d51fd10;  1 drivers
v000001730d4aa790_0 .net *"_ivl_4", 15 0, L_000001730d51f4f0;  1 drivers
v000001730d4aaab0_0 .net *"_ivl_6", 15 0, L_000001730d51f090;  1 drivers
v000001730d4aab50_0 .net *"_ivl_8", 15 0, L_000001730d4c9870;  1 drivers
v000001730d4aabf0_0 .var "clk", 0 0;
v000001730d4aac90_0 .net "in", 15 0, v000001730d4aa970_0;  1 drivers
v000001730d4a9e30_0 .net "out_hi_dut", 7 0, L_000001730d51ec30;  1 drivers
v000001730d4aa0b0_0 .net "out_hi_ref", 7 0, L_000001730d5203f0;  1 drivers
v000001730d4a9f70_0 .net "out_lo_dut", 7 0, L_000001730d51ed70;  1 drivers
v000001730d4aa1f0_0 .net "out_lo_ref", 7 0, L_000001730d51fef0;  1 drivers
v000001730d4aa290_0 .var/2u "stats1", 223 0;
v000001730d5200d0_0 .var/2u "strobe", 0 0;
v000001730d51ea50_0 .net "tb_match", 0 0, L_000001730d51ef50;  1 drivers
v000001730d51e690_0 .net "tb_mismatch", 0 0, L_000001730d4c9db0;  1 drivers
v000001730d51f590_0 .net "wavedrom_enable", 0 0, v000001730d4aa150_0;  1 drivers
v000001730d51ee10_0 .net "wavedrom_title", 511 0, v000001730d4a9ed0_0;  1 drivers
L_000001730d51fd10 .concat [ 8 8 0 0], L_000001730d51fef0, L_000001730d5203f0;
L_000001730d51f4f0 .concat [ 8 8 0 0], L_000001730d51fef0, L_000001730d5203f0;
L_000001730d51f090 .concat [ 8 8 0 0], L_000001730d51ed70, L_000001730d51ec30;
L_000001730d51e910 .concat [ 8 8 0 0], L_000001730d51fef0, L_000001730d5203f0;
L_000001730d51ef50 .cmp/eeq 16, L_000001730d51fd10, L_000001730d4c9c60;
S_000001730d4b4670 .scope module, "good1" "RefModule" 3 83, 4 2 0, S_000001730d4b2d60;
 .timescale -12 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 8 "out_hi";
    .port_info 2 /OUTPUT 8 "out_lo";
L_000001730d4c9800 .functor BUFZ 16, v000001730d4aa970_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v000001730d4aa650_0 .net *"_ivl_4", 15 0, L_000001730d4c9800;  1 drivers
v000001730d4aa830_0 .net "in", 15 0, v000001730d4aa970_0;  alias, 1 drivers
v000001730d4aaa10_0 .net "out_hi", 7 0, L_000001730d5203f0;  alias, 1 drivers
v000001730d4aa3d0_0 .net "out_lo", 7 0, L_000001730d51fef0;  alias, 1 drivers
L_000001730d5203f0 .part L_000001730d4c9800, 8, 8;
L_000001730d51fef0 .part L_000001730d4c9800, 0, 8;
S_000001730d4b4800 .scope module, "stim1" "stimulus_gen" 3 79, 3 6 0, S_000001730d4b2d60;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 16 "in";
    .port_info 2 /OUTPUT 512 "wavedrom_title";
    .port_info 3 /OUTPUT 1 "wavedrom_enable";
v000001730d4aa010_0 .net "clk", 0 0, v000001730d4aabf0_0;  1 drivers
v000001730d4aa970_0 .var "in", 15 0;
v000001730d4aa150_0 .var "wavedrom_enable", 0 0;
v000001730d4a9ed0_0 .var "wavedrom_title", 511 0;
E_000001730d4b3ef0 .event negedge, v000001730d4aa010_0;
E_000001730d4b3a70 .event posedge, v000001730d4aa010_0;
E_000001730d4b3830/0 .event negedge, v000001730d4aa010_0;
E_000001730d4b3830/1 .event posedge, v000001730d4aa010_0;
E_000001730d4b3830 .event/or E_000001730d4b3830/0, E_000001730d4b3830/1;
S_000001730d4b0ab0 .scope task, "wavedrom_start" "wavedrom_start" 3 18, 3 18 0, S_000001730d4b4800;
 .timescale -12 -12;
v000001730d4aa8d0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_000001730d4b0c40 .scope task, "wavedrom_stop" "wavedrom_stop" 3 21, 3 21 0, S_000001730d4b4800;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_000001730d4b58e0 .scope module, "top_module1" "TopModule" 3 88, 5 3 0, S_000001730d4b2d60;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 8 "out_hi";
    .port_info 2 /OUTPUT 8 "out_lo";
v000001730d4aa330_0 .net "in", 15 0, v000001730d4aa970_0;  alias, 1 drivers
v000001730d4aa470_0 .net "out_hi", 7 0, L_000001730d51ec30;  alias, 1 drivers
v000001730d4aa510_0 .net "out_lo", 7 0, L_000001730d51ed70;  alias, 1 drivers
L_000001730d51ed70 .part v000001730d4aa970_0, 0, 8;
L_000001730d51ec30 .part v000001730d4aa970_0, 8, 8;
S_000001730d4b5a70 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 95, 3 95 0, S_000001730d4b2d60;
 .timescale -12 -12;
E_000001730d4b44f0 .event edge, v000001730d5200d0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v000001730d5200d0_0;
    %nor/r;
    %assign/vec4 v000001730d5200d0_0, 0;
    %wait E_000001730d4b44f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_000001730d4b4800;
T_3 ;
    %wait E_000001730d4b3830;
    %vpi_func 3 28 "$random" 32 {0 0 0};
    %pad/s 16;
    %assign/vec4 v000001730d4aa970_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_000001730d4b4800;
T_4 ;
    %pushi/vec4 10, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001730d4b3a70;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_000001730d4b0c40;
    %join;
    %pushi/vec4 100, 0, 32;
T_4.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.3, 5;
    %jmp/1 T_4.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001730d4b3ef0;
    %jmp T_4.2;
T_4.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 35 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_000001730d4b2d60;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001730d4aabf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001730d5200d0_0, 0, 1;
    %end;
    .thread T_5, $init;
    .scope S_000001730d4b2d60;
T_6 ;
T_6.0 ;
    %delay 5, 0;
    %load/vec4 v000001730d4aabf0_0;
    %inv;
    %store/vec4 v000001730d4aabf0_0, 0, 1;
    %jmp T_6.0;
    %end;
    .thread T_6;
    .scope S_000001730d4b2d60;
T_7 ;
    %vpi_call/w 3 71 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 72 "$dumpvars", 32'sb00000000000000000000000000000001, v000001730d4aa010_0, v000001730d51e690_0, v000001730d4aac90_0, v000001730d4aa0b0_0, v000001730d4a9e30_0, v000001730d4aa1f0_0, v000001730d4a9f70_0 {0 0 0};
    %end;
    .thread T_7;
    .scope S_000001730d4b2d60;
T_8 ;
    %load/vec4 v000001730d4aa290_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %vpi_call/w 3 104 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_hi", &PV<v000001730d4aa290_0, 128, 32>, &PV<v000001730d4aa290_0, 96, 32> {0 0 0};
    %jmp T_8.1;
T_8.0 ;
    %vpi_call/w 3 105 "$display", "Hint: Output '%s' has no mismatches.", "out_hi" {0 0 0};
T_8.1 ;
    %load/vec4 v000001730d4aa290_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_call/w 3 106 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_lo", &PV<v000001730d4aa290_0, 64, 32>, &PV<v000001730d4aa290_0, 32, 32> {0 0 0};
    %jmp T_8.3;
T_8.2 ;
    %vpi_call/w 3 107 "$display", "Hint: Output '%s' has no mismatches.", "out_lo" {0 0 0};
T_8.3 ;
    %vpi_call/w 3 109 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", &PV<v000001730d4aa290_0, 192, 32>, &PV<v000001730d4aa290_0, 0, 32> {0 0 0};
    %vpi_call/w 3 110 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %vpi_call/w 3 111 "$display", "Mismatches: %1d in %1d samples", &PV<v000001730d4aa290_0, 192, 32>, &PV<v000001730d4aa290_0, 0, 32> {0 0 0};
    %end;
    .thread T_8, $final;
    .scope S_000001730d4b2d60;
T_9 ;
    %wait E_000001730d4b3830;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001730d4aa290_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001730d4aa290_0, 4, 32;
    %load/vec4 v000001730d51ea50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v000001730d4aa290_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %vpi_func 3 122 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001730d4aa290_0, 4, 32;
T_9.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001730d4aa290_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001730d4aa290_0, 4, 32;
T_9.0 ;
    %load/vec4 v000001730d4aa0b0_0;
    %load/vec4 v000001730d4aa0b0_0;
    %load/vec4 v000001730d4a9e30_0;
    %xor;
    %load/vec4 v000001730d4aa0b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.4, 6;
    %load/vec4 v000001730d4aa290_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %vpi_func 3 126 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001730d4aa290_0, 4, 32;
T_9.6 ;
    %load/vec4 v000001730d4aa290_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001730d4aa290_0, 4, 32;
T_9.4 ;
    %load/vec4 v000001730d4aa1f0_0;
    %load/vec4 v000001730d4aa1f0_0;
    %load/vec4 v000001730d4a9f70_0;
    %xor;
    %load/vec4 v000001730d4aa1f0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.8, 6;
    %load/vec4 v000001730d4aa290_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.10, 4;
    %vpi_func 3 129 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001730d4aa290_0, 4, 32;
T_9.10 ;
    %load/vec4 v000001730d4aa290_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001730d4aa290_0, 4, 32;
T_9.8 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001730d4b2d60;
T_10 ;
    %delay 1000000, 0;
    %vpi_call/w 3 137 "$display", "TIMEOUT" {0 0 0};
    %vpi_call/w 3 138 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "dataset_code-complete-iccad2023/Prob015_vector1_test.sv";
    "dataset_code-complete-iccad2023/Prob015_vector1_ref.sv";
    "results\qwen3_8b_0shot_temp0.0\Prob015_vector1/Prob015_vector1_sample01.sv";
