<profile>

<section name = "Vitis HLS Report for 'Loop_FRAMES_CP_OUTER_proc1'" level="0">
<item name = "Date">Fri Dec 13 11:12:56 2024
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">project</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu280-fsvh2892-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 4.804 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">446466, 446466, 4.465 ms, 4.465 ms, 446466, 446466, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- FRAMES_CP_OUTER_FRAMES_CP_INNER">446464, 446464, 2, 1, 1, 446464, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 140, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 126, -</column>
<column name="Register">-, -, 43, -, -</column>
<specialColumn name="Available SLR">1344, 3008, 869120, 434560, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4032, 9024, 2607360, 1303680, 960</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln451_1_fu_164_p2">+, 0, 0, 26, 19, 1</column>
<column name="add_ln451_fu_176_p2">+, 0, 0, 16, 9, 1</column>
<column name="add_ln453_fu_227_p2">+, 0, 0, 18, 11, 1</column>
<column name="add_ln458_fu_216_p2">+, 0, 0, 26, 19, 19</column>
<column name="ap_condition_143">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln451_fu_158_p2">icmp, 0, 0, 14, 19, 18</column>
<column name="icmp_ln453_fu_182_p2">icmp, 0, 0, 12, 11, 12</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_pp0_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="select_ln451_1_fu_196_p3">select, 0, 0, 9, 1, 9</column>
<column name="select_ln451_fu_188_p3">select, 0, 0, 11, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_c_load">9, 2, 11, 22</column>
<column name="ap_sig_allocacmp_indvar_flatten_load">9, 2, 19, 38</column>
<column name="ap_sig_allocacmp_r_load">9, 2, 9, 18</column>
<column name="c_fu_80">9, 2, 11, 22</column>
<column name="frame1_a_V_blk_n">9, 2, 1, 2</column>
<column name="frame2_a_V_blk_n">9, 2, 1, 2</column>
<column name="frame3_a_V_blk_n">9, 2, 1, 2</column>
<column name="frame4_a_V_blk_n">9, 2, 1, 2</column>
<column name="frame5_a_V_blk_n">9, 2, 1, 2</column>
<column name="indvar_flatten_fu_88">9, 2, 19, 38</column>
<column name="r_fu_84">9, 2, 9, 18</column>
<column name="real_start">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="c_fu_80">11, 0, 11, 0</column>
<column name="indvar_flatten_fu_88">19, 0, 19, 0</column>
<column name="r_fu_84">9, 0, 9, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Loop_FRAMES_CP_OUTER_proc1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Loop_FRAMES_CP_OUTER_proc1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Loop_FRAMES_CP_OUTER_proc1, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, Loop_FRAMES_CP_OUTER_proc1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Loop_FRAMES_CP_OUTER_proc1, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, Loop_FRAMES_CP_OUTER_proc1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Loop_FRAMES_CP_OUTER_proc1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Loop_FRAMES_CP_OUTER_proc1, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, Loop_FRAMES_CP_OUTER_proc1, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, Loop_FRAMES_CP_OUTER_proc1, return value</column>
<column name="frame1_a_V_din">out, 17, ap_fifo, frame1_a_V, pointer</column>
<column name="frame1_a_V_num_data_valid">in, 11, ap_fifo, frame1_a_V, pointer</column>
<column name="frame1_a_V_fifo_cap">in, 11, ap_fifo, frame1_a_V, pointer</column>
<column name="frame1_a_V_full_n">in, 1, ap_fifo, frame1_a_V, pointer</column>
<column name="frame1_a_V_write">out, 1, ap_fifo, frame1_a_V, pointer</column>
<column name="frame2_a_V_din">out, 17, ap_fifo, frame2_a_V, pointer</column>
<column name="frame2_a_V_num_data_valid">in, 11, ap_fifo, frame2_a_V, pointer</column>
<column name="frame2_a_V_fifo_cap">in, 11, ap_fifo, frame2_a_V, pointer</column>
<column name="frame2_a_V_full_n">in, 1, ap_fifo, frame2_a_V, pointer</column>
<column name="frame2_a_V_write">out, 1, ap_fifo, frame2_a_V, pointer</column>
<column name="frame3_a_V_din">out, 17, ap_fifo, frame3_a_V, pointer</column>
<column name="frame3_a_V_num_data_valid">in, 11, ap_fifo, frame3_a_V, pointer</column>
<column name="frame3_a_V_fifo_cap">in, 11, ap_fifo, frame3_a_V, pointer</column>
<column name="frame3_a_V_full_n">in, 1, ap_fifo, frame3_a_V, pointer</column>
<column name="frame3_a_V_write">out, 1, ap_fifo, frame3_a_V, pointer</column>
<column name="frame4_a_V_din">out, 17, ap_fifo, frame4_a_V, pointer</column>
<column name="frame4_a_V_num_data_valid">in, 11, ap_fifo, frame4_a_V, pointer</column>
<column name="frame4_a_V_fifo_cap">in, 11, ap_fifo, frame4_a_V, pointer</column>
<column name="frame4_a_V_full_n">in, 1, ap_fifo, frame4_a_V, pointer</column>
<column name="frame4_a_V_write">out, 1, ap_fifo, frame4_a_V, pointer</column>
<column name="frame5_a_V_din">out, 17, ap_fifo, frame5_a_V, pointer</column>
<column name="frame5_a_V_num_data_valid">in, 11, ap_fifo, frame5_a_V, pointer</column>
<column name="frame5_a_V_fifo_cap">in, 11, ap_fifo, frame5_a_V, pointer</column>
<column name="frame5_a_V_full_n">in, 1, ap_fifo, frame5_a_V, pointer</column>
<column name="frame5_a_V_write">out, 1, ap_fifo, frame5_a_V, pointer</column>
<column name="frames_address0">out, 19, ap_memory, frames, array</column>
<column name="frames_ce0">out, 1, ap_memory, frames, array</column>
<column name="frames_q0">in, 64, ap_memory, frames, array</column>
</table>
</item>
</section>
</profile>
