// Seed: 1029097512
`define pp_3 0
module module_0 (
    input  id_0,
    output id_1,
    output id_2
);
  reg id_3;
  initial begin
    id_2 = (1);
    id_2 = 1'b0;
    id_3 <= 1;
  end
  logic id_4;
  logic id_5 = id_5;
  logic id_6;
  reg   id_7 = id_3;
endmodule
