Analysis & Synthesis report for clock
Wed Dec 12 12:39:16 2018
Quartus II 64-Bit Version 9.1 Build 222 10/21/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. Removed Registers Triggering Further Register Optimizations
 10. General Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Parameter Settings for User Entity Instance: fenpin2:inst|12fenpin:inst|74161:inst
 13. Parameter Settings for User Entity Instance: lpm_mux1:inst9|LPM_MUX:lpm_mux_component
 14. Parameter Settings for User Entity Instance: lpm_mux0:inst11|LPM_MUX:lpm_mux_component
 15. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+------------------------------------+------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Dec 12 12:39:16 2018    ;
; Quartus II 64-Bit Version          ; 9.1 Build 222 10/21/2009 SJ Full Version ;
; Revision Name                      ; clock                                    ;
; Top-level Entity Name              ; all                                      ;
; Family                             ; Cyclone III                              ;
; Total logic elements               ; 270                                      ;
;     Total combinational functions  ; 268                                      ;
;     Dedicated logic registers      ; 127                                      ;
; Total registers                    ; 127                                      ;
; Total pins                         ; 25                                       ;
; Total virtual pins                 ; 0                                        ;
; Total memory bits                  ; 0                                        ;
; Embedded Multiplier 9-bit elements ; 0                                        ;
; Total PLLs                         ; 0                                        ;
+------------------------------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C25F324C8       ;                    ;
; Top-level entity name                                                      ; all                ; clock              ;
; Family name                                                                ; Cyclone III        ; Stratix II         ;
; Use Generated Physical Constraints File                                    ; Off                ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Show Parameter Settings Tables in Synthesis Report                         ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                           ;
+----------------------------------+-----------------+------------------------------------+--------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                           ;
+----------------------------------+-----------------+------------------------------------+--------------------------------------------------------+
; 10fenpin.bdf                     ; yes             ; User Block Diagram/Schematic File  ; E:/baogao/EDAII DGDZ/project/10fenpin.bdf              ;
; 2fenpin.bdf                      ; yes             ; User Block Diagram/Schematic File  ; E:/baogao/EDAII DGDZ/project/2fenpin.bdf               ;
; 12fenpin.bdf                     ; yes             ; User Block Diagram/Schematic File  ; E:/baogao/EDAII DGDZ/project/12fenpin.bdf              ;
; 4fenpin.bdf                      ; yes             ; User Block Diagram/Schematic File  ; E:/baogao/EDAII DGDZ/project/4fenpin.bdf               ;
; 1000fenpin.bdf                   ; yes             ; User Block Diagram/Schematic File  ; E:/baogao/EDAII DGDZ/project/1000fenpin.bdf            ;
; xiaochan.bdf                     ; yes             ; User Block Diagram/Schematic File  ; E:/baogao/EDAII DGDZ/project/xiaochan.bdf              ;
; mo7.vhd                          ; yes             ; User VHDL File                     ; E:/baogao/EDAII DGDZ/project/mo7.vhd                   ;
; baoshi.bdf                       ; yes             ; User Block Diagram/Schematic File  ; E:/baogao/EDAII DGDZ/project/baoshi.bdf                ;
; xiaochanjihe.bdf                 ; yes             ; User Block Diagram/Schematic File  ; E:/baogao/EDAII DGDZ/project/xiaochanjihe.bdf          ;
; mo24.vhd                         ; yes             ; User VHDL File                     ; E:/baogao/EDAII DGDZ/project/mo24.vhd                  ;
; mo60.vhd                         ; yes             ; User VHDL File                     ; E:/baogao/EDAII DGDZ/project/mo60.vhd                  ;
; jiaofen.bdf                      ; yes             ; User Block Diagram/Schematic File  ; E:/baogao/EDAII DGDZ/project/jiaofen.bdf               ;
; baochi.bdf                       ; yes             ; User Block Diagram/Schematic File  ; E:/baogao/EDAII DGDZ/project/baochi.bdf                ;
; jiaoshi.bdf                      ; yes             ; User Block Diagram/Schematic File  ; E:/baogao/EDAII DGDZ/project/jiaoshi.bdf               ;
; jiaoxq.bdf                       ; yes             ; User Block Diagram/Schematic File  ; E:/baogao/EDAII DGDZ/project/jiaoxq.bdf                ;
; mo8.vhd                          ; yes             ; User VHDL File                     ; E:/baogao/EDAII DGDZ/project/mo8.vhd                   ;
; jishi.bdf                        ; yes             ; User Block Diagram/Schematic File  ; E:/baogao/EDAII DGDZ/project/jishi.bdf                 ;
; chose8to1.vhd                    ; yes             ; User VHDL File                     ; E:/baogao/EDAII DGDZ/project/chose8to1.vhd             ;
; translate3to8.vhd                ; yes             ; User VHDL File                     ; E:/baogao/EDAII DGDZ/project/translate3to8.vhd         ;
; 7yimaqi.vhd                      ; yes             ; User VHDL File                     ; E:/baogao/EDAII DGDZ/project/7yimaqi.vhd               ;
; jiaoxqfuyong.bdf                 ; yes             ; User Block Diagram/Schematic File  ; E:/baogao/EDAII DGDZ/project/jiaoxqfuyong.bdf          ;
; xianshi.bdf                      ; yes             ; User Block Diagram/Schematic File  ; E:/baogao/EDAII DGDZ/project/xianshi.bdf               ;
; all.bdf                          ; yes             ; User Block Diagram/Schematic File  ; E:/baogao/EDAII DGDZ/project/all.bdf                   ;
; fenpin2.bdf                      ; yes             ; User Block Diagram/Schematic File  ; E:/baogao/EDAII DGDZ/project/fenpin2.bdf               ;
; month.vhd                        ; yes             ; User VHDL File                     ; E:/baogao/EDAII DGDZ/project/month.vhd                 ;
; day.vhd                          ; yes             ; User VHDL File                     ; E:/baogao/EDAII DGDZ/project/day.vhd                   ;
; year.vhd                         ; yes             ; User VHDL File                     ; E:/baogao/EDAII DGDZ/project/year.vhd                  ;
; rilixiaochan.bdf                 ; yes             ; User Block Diagram/Schematic File  ; E:/baogao/EDAII DGDZ/project/rilixiaochan.bdf          ;
; judge.vhd                        ; yes             ; User VHDL File                     ; E:/baogao/EDAII DGDZ/project/judge.vhd                 ;
; nianli.bdf                       ; yes             ; User Block Diagram/Schematic File  ; E:/baogao/EDAII DGDZ/project/nianli.bdf                ;
; jiaonian.bdf                     ; yes             ; User Block Diagram/Schematic File  ; E:/baogao/EDAII DGDZ/project/jiaonian.bdf              ;
; jiaoyue.bdf                      ; yes             ; User Block Diagram/Schematic File  ; E:/baogao/EDAII DGDZ/project/jiaoyue.bdf               ;
; jiaori.bdf                       ; yes             ; User Block Diagram/Schematic File  ; E:/baogao/EDAII DGDZ/project/jiaori.bdf                ;
; rilijiaoshi.bdf                  ; yes             ; User Block Diagram/Schematic File  ; E:/baogao/EDAII DGDZ/project/rilijiaoshi.bdf           ;
; xianshinianli.bdf                ; yes             ; User Block Diagram/Schematic File  ; E:/baogao/EDAII DGDZ/project/xianshinianli.bdf         ;
; chose8to1no2.vhd                 ; yes             ; User VHDL File                     ; E:/baogao/EDAII DGDZ/project/chose8to1no2.vhd          ;
; music.vhd                        ; yes             ; User VHDL File                     ; E:/baogao/EDAII DGDZ/project/music.vhd                 ;
; lpm_mux1.vhd                     ; yes             ; User Wizard-Generated File         ; E:/baogao/EDAII DGDZ/project/lpm_mux1.vhd              ;
; rilifuyong.bdf                   ; yes             ; User Block Diagram/Schematic File  ; E:/baogao/EDAII DGDZ/project/rilifuyong.bdf            ;
; 74160.bdf                        ; yes             ; Megafunction                       ; e:/altera/quartus/libraries/others/maxplus2/74160.bdf  ;
; 74161.tdf                        ; yes             ; Megafunction                       ; e:/altera/quartus/libraries/others/maxplus2/74161.tdf  ;
; f74161.bdf                       ; yes             ; Megafunction                       ; e:/altera/quartus/libraries/others/maxplus2/f74161.bdf ;
; 74139m.bdf                       ; yes             ; Megafunction                       ; e:/altera/quartus/libraries/others/maxplus2/74139m.bdf ;
; lpm_mux.tdf                      ; yes             ; Megafunction                       ; e:/altera/quartus/libraries/megafunctions/lpm_mux.tdf  ;
; db/mux_g6e.tdf                   ; yes             ; Auto-Generated Megafunction        ; E:/baogao/EDAII DGDZ/project/db/mux_g6e.tdf            ;
; lpm_mux0.vhd                     ; yes             ; Auto-Found Wizard-Generated File   ; E:/baogao/EDAII DGDZ/project/lpm_mux0.vhd              ;
; db/mux_f6e.tdf                   ; yes             ; Auto-Generated Megafunction        ; E:/baogao/EDAII DGDZ/project/db/mux_f6e.tdf            ;
+----------------------------------+-----------------+------------------------------------+--------------------------------------------------------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 270         ;
;                                             ;             ;
; Total combinational functions               ; 268         ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 106         ;
;     -- 3 input functions                    ; 67          ;
;     -- <=2 input functions                  ; 95          ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 217         ;
;     -- arithmetic mode                      ; 51          ;
;                                             ;             ;
; Total registers                             ; 127         ;
;     -- Dedicated logic registers            ; 127         ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 25          ;
; Maximum fan-out node                        ; 48mhz~input ;
; Maximum fan-out                             ; 38          ;
; Total fan-out                               ; 1155        ;
; Average fan-out                             ; 2.60        ;
+---------------------------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                      ;
+-----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------+--------------+
; Compilation Hierarchy Node  ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                             ; Library Name ;
+-----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------+--------------+
; |all                        ; 268 (1)           ; 127 (0)      ; 0           ; 0            ; 0       ; 0         ; 25   ; 0            ; |all                                                            ; work         ;
;    |baoshi:inst4|           ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |all|baoshi:inst4                                               ;              ;
;    |fenpin2:inst|           ; 44 (0)            ; 43 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |all|fenpin2:inst                                               ;              ;
;       |1000fenpin:inst1|    ; 12 (0)            ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |all|fenpin2:inst|1000fenpin:inst1                              ;              ;
;          |10fenpin:inst1|   ; 4 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |all|fenpin2:inst|1000fenpin:inst1|10fenpin:inst1               ;              ;
;             |2fenpin:inst4| ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |all|fenpin2:inst|1000fenpin:inst1|10fenpin:inst1|2fenpin:inst4 ;              ;
;             |74160:inst|    ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |all|fenpin2:inst|1000fenpin:inst1|10fenpin:inst1|74160:inst    ;              ;
;          |10fenpin:inst2|   ; 4 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |all|fenpin2:inst|1000fenpin:inst1|10fenpin:inst2               ;              ;
;             |2fenpin:inst4| ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |all|fenpin2:inst|1000fenpin:inst1|10fenpin:inst2|2fenpin:inst4 ;              ;
;             |74160:inst|    ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |all|fenpin2:inst|1000fenpin:inst1|10fenpin:inst2|74160:inst    ;              ;
;          |10fenpin:inst|    ; 4 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |all|fenpin2:inst|1000fenpin:inst1|10fenpin:inst                ;              ;
;             |2fenpin:inst4| ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |all|fenpin2:inst|1000fenpin:inst1|10fenpin:inst|2fenpin:inst4  ;              ;
;             |74160:inst|    ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |all|fenpin2:inst|1000fenpin:inst1|10fenpin:inst|74160:inst     ;              ;
;       |1000fenpin:inst4|    ; 12 (0)            ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |all|fenpin2:inst|1000fenpin:inst4                              ;              ;
;          |10fenpin:inst1|   ; 4 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |all|fenpin2:inst|1000fenpin:inst4|10fenpin:inst1               ;              ;
;             |2fenpin:inst4| ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |all|fenpin2:inst|1000fenpin:inst4|10fenpin:inst1|2fenpin:inst4 ;              ;
;             |74160:inst|    ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |all|fenpin2:inst|1000fenpin:inst4|10fenpin:inst1|74160:inst    ;              ;
;          |10fenpin:inst2|   ; 4 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |all|fenpin2:inst|1000fenpin:inst4|10fenpin:inst2               ;              ;
;             |2fenpin:inst4| ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |all|fenpin2:inst|1000fenpin:inst4|10fenpin:inst2|2fenpin:inst4 ;              ;
;             |74160:inst|    ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |all|fenpin2:inst|1000fenpin:inst4|10fenpin:inst2|74160:inst    ;              ;
;          |10fenpin:inst|    ; 4 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |all|fenpin2:inst|1000fenpin:inst4|10fenpin:inst                ;              ;
;             |2fenpin:inst4| ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |all|fenpin2:inst|1000fenpin:inst4|10fenpin:inst|2fenpin:inst4  ;              ;
;             |74160:inst|    ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |all|fenpin2:inst|1000fenpin:inst4|10fenpin:inst|74160:inst     ;              ;
;       |1000fenpin:inst6|    ; 12 (0)            ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |all|fenpin2:inst|1000fenpin:inst6                              ; work         ;
;          |10fenpin:inst1|   ; 4 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |all|fenpin2:inst|1000fenpin:inst6|10fenpin:inst1               ; work         ;
;             |2fenpin:inst4| ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |all|fenpin2:inst|1000fenpin:inst6|10fenpin:inst1|2fenpin:inst4 ; work         ;
;             |74160:inst|    ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |all|fenpin2:inst|1000fenpin:inst6|10fenpin:inst1|74160:inst    ; work         ;
;          |10fenpin:inst2|   ; 4 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |all|fenpin2:inst|1000fenpin:inst6|10fenpin:inst2               ; work         ;
;             |2fenpin:inst4| ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |all|fenpin2:inst|1000fenpin:inst6|10fenpin:inst2|2fenpin:inst4 ; work         ;
;             |74160:inst|    ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |all|fenpin2:inst|1000fenpin:inst6|10fenpin:inst2|74160:inst    ; work         ;
;          |10fenpin:inst|    ; 4 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |all|fenpin2:inst|1000fenpin:inst6|10fenpin:inst                ; work         ;
;             |2fenpin:inst4| ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |all|fenpin2:inst|1000fenpin:inst6|10fenpin:inst|2fenpin:inst4  ; work         ;
;             |74160:inst|    ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |all|fenpin2:inst|1000fenpin:inst6|10fenpin:inst|74160:inst     ; work         ;
;       |12fenpin:inst|       ; 5 (1)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |all|fenpin2:inst|12fenpin:inst                                 ;              ;
;          |74161:inst|       ; 4 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |all|fenpin2:inst|12fenpin:inst|74161:inst                      ;              ;
;             |f74161:sub|    ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |all|fenpin2:inst|12fenpin:inst|74161:inst|f74161:sub           ; work         ;
;       |2fenpin:inst5|       ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |all|fenpin2:inst|2fenpin:inst5                                 ; work         ;
;       |4fenpin:inst2|       ; 2 (0)             ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |all|fenpin2:inst|4fenpin:inst2                                 ;              ;
;          |2fenpin:inst1|    ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |all|fenpin2:inst|4fenpin:inst2|2fenpin:inst1                   ;              ;
;          |2fenpin:inst|     ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |all|fenpin2:inst|4fenpin:inst2|2fenpin:inst                    ;              ;
;    |jiaoxqfuyong:inst1|     ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |all|jiaoxqfuyong:inst1                                         ; work         ;
;       |74139m:inst|         ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |all|jiaoxqfuyong:inst1|74139m:inst                             ; work         ;
;    |jishi:inst2|            ; 53 (0)            ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |all|jishi:inst2                                                ; work         ;
;       |baochi:inst9|        ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |all|jishi:inst2|baochi:inst9                                   ; work         ;
;       |jiaofen:inst6|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |all|jishi:inst2|jiaofen:inst6                                  ; work         ;
;       |jiaoshi:inst5|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |all|jishi:inst2|jiaoshi:inst5                                  ; work         ;
;       |jiaoxq:inst4|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |all|jishi:inst2|jiaoxq:inst4                                   ; work         ;
;       |mo24:inst1|          ; 13 (13)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |all|jishi:inst2|mo24:inst1                                     ; work         ;
;       |mo60:inst2|          ; 12 (12)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |all|jishi:inst2|mo60:inst2                                     ; work         ;
;       |mo60:inst3|          ; 12 (12)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |all|jishi:inst2|mo60:inst3                                     ; work         ;
;       |mo7:inst|            ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |all|jishi:inst2|mo7:inst                                       ; work         ;
;       |xiaochanjihe:inst7|  ; 0 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |all|jishi:inst2|xiaochanjihe:inst7                             ; work         ;
;          |xiaochan:inst1|   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |all|jishi:inst2|xiaochanjihe:inst7|xiaochan:inst1              ; work         ;
;          |xiaochan:inst2|   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |all|jishi:inst2|xiaochanjihe:inst7|xiaochan:inst2              ; work         ;
;          |xiaochan:inst3|   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |all|jishi:inst2|xiaochanjihe:inst7|xiaochan:inst3              ; work         ;
;          |xiaochan:inst4|   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |all|jishi:inst2|xiaochanjihe:inst7|xiaochan:inst4              ; work         ;
;          |xiaochan:inst|    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |all|jishi:inst2|xiaochanjihe:inst7|xiaochan:inst               ; work         ;
;    |music:inst16|           ; 125 (125)         ; 49 (49)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |all|music:inst16                                               ;              ;
;    |xianshi:inst3|          ; 25 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |all|xianshi:inst3                                              ; work         ;
;       |chose8to1:inst3|     ; 18 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |all|xianshi:inst3|chose8to1:inst3                              ; work         ;
;       |yimaqi:inst2|        ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |all|xianshi:inst3|yimaqi:inst2                                 ; work         ;
;    |xianshinianli:inst8|    ; 12 (0)            ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |all|xianshinianli:inst8                                        ; work         ;
;       |mo8:inst|            ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |all|xianshinianli:inst8|mo8:inst                               ; work         ;
;       |translate3to8:inst1| ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |all|xianshinianli:inst8|translate3to8:inst1                    ; work         ;
+-----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                        ;
+-----------------------------------------------------------+-----------------------------------------------+
; Register name                                             ; Reason for Removal                            ;
+-----------------------------------------------------------+-----------------------------------------------+
; nianli:inst6|year:inst|r[0]                               ; Lost fanout                                   ;
; nianli:inst6|year:inst|run                                ; Lost fanout                                   ;
; nianli:inst6|year:inst|r[1]                               ; Lost fanout                                   ;
; nianli:inst6|year:inst|y4[0..3]                           ; Lost fanout                                   ;
; nianli:inst6|year:inst|y3[0..3]                           ; Lost fanout                                   ;
; nianli:inst6|year:inst|y2[0..3]                           ; Lost fanout                                   ;
; nianli:inst6|year:inst|y1[0..3]                           ; Lost fanout                                   ;
; nianli:inst6|month:inst1|ml[0]                            ; Lost fanout                                   ;
; nianli:inst6|month:inst1|mh[0..3]                         ; Lost fanout                                   ;
; nianli:inst6|month:inst1|ml[1..3]                         ; Lost fanout                                   ;
; nianli:inst6|rilixiaochan:inst10|xiaochan:inst5|inst      ; Lost fanout                                   ;
; nianli:inst6|rilixiaochan:inst10|xiaochan:inst4|inst      ; Lost fanout                                   ;
; nianli:inst6|rilixiaochan:inst10|xiaochan:inst3|inst      ; Lost fanout                                   ;
; nianli:inst6|rilixiaochan:inst10|xiaochan:inst2|inst      ; Lost fanout                                   ;
; nianli:inst6|day:inst2|dl[0..2]                           ; Lost fanout                                   ;
; nianli:inst6|day:inst2|rco                                ; Lost fanout                                   ;
; nianli:inst6|day:inst2|dl[3]                              ; Lost fanout                                   ;
; nianli:inst6|day:inst2|dh[0..3]                           ; Lost fanout                                   ;
; fenpin2:inst|1000fenpin:inst6|10fenpin:inst|74160:inst|9  ; Stuck at GND due to stuck port data_in        ;
; fenpin2:inst|1000fenpin:inst6|10fenpin:inst1|74160:inst|9 ; Stuck at GND due to stuck port data_in        ;
; fenpin2:inst|1000fenpin:inst6|10fenpin:inst2|74160:inst|9 ; Stuck at GND due to stuck port data_in        ;
; fenpin2:inst|1000fenpin:inst1|10fenpin:inst|74160:inst|9  ; Stuck at GND due to stuck port data_in        ;
; fenpin2:inst|1000fenpin:inst1|10fenpin:inst1|74160:inst|9 ; Stuck at GND due to stuck port data_in        ;
; fenpin2:inst|1000fenpin:inst1|10fenpin:inst2|74160:inst|9 ; Stuck at GND due to stuck port data_in        ;
; fenpin2:inst|1000fenpin:inst4|10fenpin:inst|74160:inst|9  ; Stuck at GND due to stuck port data_in        ;
; fenpin2:inst|1000fenpin:inst4|10fenpin:inst1|74160:inst|9 ; Stuck at GND due to stuck port data_in        ;
; fenpin2:inst|1000fenpin:inst4|10fenpin:inst2|74160:inst|9 ; Stuck at GND due to stuck port data_in        ;
; xianshi:inst3|mo8:inst|q[0]                               ; Merged with xianshinianli:inst8|mo8:inst|q[0] ;
; xianshi:inst3|mo8:inst|q[1]                               ; Merged with xianshinianli:inst8|mo8:inst|q[1] ;
; xianshi:inst3|mo8:inst|q[2]                               ; Merged with xianshinianli:inst8|mo8:inst|q[2] ;
; fenpin2:inst|2fenpin:inst3|inst1                          ; Merged with xianshinianli:inst8|mo8:inst|q[0] ;
; jishi:inst2|mo7:inst|ql[3]                                ; Stuck at GND due to stuck port data_in        ;
; Total Number of Removed Registers = 54                    ;                                               ;
+-----------------------------------------------------------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                            ;
+--------------------------------+--------------------+----------------------------------------------------------------------------------+
; Register name                  ; Reason for Removal ; Registers Removed due to This Register                                           ;
+--------------------------------+--------------------+----------------------------------------------------------------------------------+
; nianli:inst6|month:inst1|ml[0] ; Lost Fanouts       ; nianli:inst6|month:inst1|ml[3], nianli:inst6|month:inst1|ml[2],                  ;
;                                ;                    ; nianli:inst6|month:inst1|ml[1],                                                  ;
;                                ;                    ; nianli:inst6|rilixiaochan:inst10|xiaochan:inst4|inst,                            ;
;                                ;                    ; nianli:inst6|rilixiaochan:inst10|xiaochan:inst3|inst,                            ;
;                                ;                    ; nianli:inst6|rilixiaochan:inst10|xiaochan:inst2|inst, nianli:inst6|day:inst2|rco ;
; nianli:inst6|year:inst|r[0]    ; Lost Fanouts       ; nianli:inst6|rilixiaochan:inst10|xiaochan:inst5|inst                             ;
+--------------------------------+--------------------+----------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 127   ;
; Number of registers using Synchronous Clear  ; 24    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 27    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 17    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |all|jishi:inst2|mo24:inst1|qh[3]       ;
; 8:1                ; 4 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; No         ; |all|xianshi:inst3|chose8to1:inst3|Mux2 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------+


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fenpin2:inst|12fenpin:inst|74161:inst ;
+------------------------+-------------+---------------------------------------------+
; Parameter Name         ; Value       ; Type                                        ;
+------------------------+-------------+---------------------------------------------+
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                     ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                              ;
+------------------------+-------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_mux1:inst9|LPM_MUX:lpm_mux_component ;
+------------------------+-------------+------------------------------------------------+
; Parameter Name         ; Value       ; Type                                           ;
+------------------------+-------------+------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                 ;
; LPM_WIDTH              ; 8           ; Signed Integer                                 ;
; LPM_SIZE               ; 2           ; Signed Integer                                 ;
; LPM_WIDTHS             ; 1           ; Signed Integer                                 ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                 ;
; CBXI_PARAMETER         ; mux_g6e     ; Untyped                                        ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                        ;
+------------------------+-------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_mux0:inst11|LPM_MUX:lpm_mux_component ;
+------------------------+-------------+-------------------------------------------------+
; Parameter Name         ; Value       ; Type                                            ;
+------------------------+-------------+-------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                  ;
; LPM_WIDTH              ; 7           ; Signed Integer                                  ;
; LPM_SIZE               ; 2           ; Signed Integer                                  ;
; LPM_WIDTHS             ; 1           ; Signed Integer                                  ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                  ;
; CBXI_PARAMETER         ; mux_f6e     ; Untyped                                         ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                         ;
+------------------------+-------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 9.1 Build 222 10/21/2009 SJ Full Version
    Info: Processing started: Wed Dec 12 12:39:10 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off clock -c clock
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Info: Found 1 design units, including 1 entities, in source file 10fenpin.bdf
    Info: Found entity 1: 10fenpin
Info: Found 1 design units, including 1 entities, in source file 2fenpin.bdf
    Info: Found entity 1: 2fenpin
Info: Found 1 design units, including 1 entities, in source file 12fenpin.bdf
    Info: Found entity 1: 12fenpin
Info: Found 1 design units, including 1 entities, in source file 4fenpin.bdf
    Info: Found entity 1: 4fenpin
Info: Found 1 design units, including 1 entities, in source file 1000fenpin.bdf
    Info: Found entity 1: 1000fenpin
Info: Found 1 design units, including 1 entities, in source file fenpin.bdf
    Info: Found entity 1: fenpin
Info: Found 1 design units, including 1 entities, in source file 1k.bdf
    Info: Found entity 1: 1k
Info: Found 1 design units, including 1 entities, in source file xiaochan.bdf
    Info: Found entity 1: xiaochan
Info: Found 2 design units, including 1 entities, in source file mo7.vhd
    Info: Found design unit 1: mo7-beh
    Info: Found entity 1: mo7
Info: Found 1 design units, including 1 entities, in source file baoshi.bdf
    Info: Found entity 1: baoshi
Info: Found 1 design units, including 1 entities, in source file xiaochanjihe.bdf
    Info: Found entity 1: xiaochanjihe
Info: Found 2 design units, including 1 entities, in source file mo24.vhd
    Info: Found design unit 1: mo24-beh
    Info: Found entity 1: mo24
Info: Found 2 design units, including 1 entities, in source file mo60.vhd
    Info: Found design unit 1: mo60-beh
    Info: Found entity 1: mo60
Info: Found 1 design units, including 1 entities, in source file jiaofen.bdf
    Info: Found entity 1: jiaofen
Info: Found 1 design units, including 1 entities, in source file baochi.bdf
    Info: Found entity 1: baochi
Info: Found 1 design units, including 1 entities, in source file jiaoshi.bdf
    Info: Found entity 1: jiaoshi
Info: Found 1 design units, including 1 entities, in source file jiaoxq.bdf
    Info: Found entity 1: jiaoxq
Info: Found 2 design units, including 1 entities, in source file mo8.vhd
    Info: Found design unit 1: mo8-beh
    Info: Found entity 1: mo8
Info: Found 1 design units, including 1 entities, in source file jishi.bdf
    Info: Found entity 1: jishi
Info: Found 2 design units, including 1 entities, in source file chose8to1.vhd
    Info: Found design unit 1: chose8to1-chose
    Info: Found entity 1: chose8to1
Info: Found 2 design units, including 1 entities, in source file translate3to8.vhd
    Info: Found design unit 1: translate3to8-translate
    Info: Found entity 1: translate3to8
Info: Found 2 design units, including 1 entities, in source file 7yimaqi.vhd
    Info: Found design unit 1: yimaqi-yima
    Info: Found entity 1: yimaqi
Info: Found 1 design units, including 1 entities, in source file naozhongxiaochan.bdf
    Info: Found entity 1: naozhongxiaochan
Info: Found 2 design units, including 1 entities, in source file compare.vhd
    Info: Found design unit 1: compare-beh
    Info: Found entity 1: compare
Info: Found 1 design units, including 1 entities, in source file jiaoxqfuyong.bdf
    Info: Found entity 1: jiaoxqfuyong
Info: Found 1 design units, including 1 entities, in source file xianshi.bdf
    Info: Found entity 1: xianshi
Info: Found 1 design units, including 1 entities, in source file all.bdf
    Info: Found entity 1: all
Info: Found 1 design units, including 1 entities, in source file fenpin2.bdf
    Info: Found entity 1: fenpin2
Info: Found 2 design units, including 1 entities, in source file month.vhd
    Info: Found design unit 1: month-beh
    Info: Found entity 1: month
Info: Found 2 design units, including 1 entities, in source file day.vhd
    Info: Found design unit 1: day-beh
    Info: Found entity 1: day
Info: Found 2 design units, including 1 entities, in source file year.vhd
    Info: Found design unit 1: year-beh
    Info: Found entity 1: year
Info: Found 1 design units, including 1 entities, in source file rilixiaochan.bdf
    Info: Found entity 1: rilixiaochan
Info: Found 2 design units, including 1 entities, in source file judge.vhd
    Info: Found design unit 1: judge-beh
    Info: Found entity 1: judge
Info: Found 1 design units, including 1 entities, in source file nianli.bdf
    Info: Found entity 1: nianli
Info: Found 1 design units, including 1 entities, in source file jiaonian.bdf
    Info: Found entity 1: jiaonian
Info: Found 1 design units, including 1 entities, in source file jiaoyue.bdf
    Info: Found entity 1: jiaoyue
Info: Found 1 design units, including 1 entities, in source file jiaori.bdf
    Info: Found entity 1: jiaori
Info: Found 1 design units, including 1 entities, in source file rilijiaoshi.bdf
    Info: Found entity 1: rilijiaoshi
Info: Found 1 design units, including 1 entities, in source file xianshinianli.bdf
    Info: Found entity 1: xianshinianli
Warning: Can't analyze file -- file translate3to8no2.vhd is missing
Info: Found 2 design units, including 1 entities, in source file chose8to1no2.vhd
    Info: Found design unit 1: chose8to1no2-chose
    Info: Found entity 1: chose8to1no2
Info: Found 2 design units, including 1 entities, in source file music.vhd
    Info: Found design unit 1: music-beh
    Info: Found entity 1: music
Info: Found 2 design units, including 1 entities, in source file lpm_mux1.vhd
    Info: Found design unit 1: lpm_mux1-SYN
    Info: Found entity 1: lpm_mux1
Info: Found 1 design units, including 1 entities, in source file rilifuyong.bdf
    Info: Found entity 1: rilifuyong
Info: Elaborating entity "all" for the top level hierarchy
Warning: Not all bits in bus "fg[4..1]" are used
Warning: Not all bits in bus "fs[3..1]" are used
Warning: Not all bits in bus "ms[3..1]" are used
Info: Elaborating entity "music" for hierarchy "music:inst16"
Info: Elaborating entity "baoshi" for hierarchy "baoshi:inst4"
Warning: Not all bits in bus "fg[4..1]" are used
Warning: Not all bits in bus "fs[3..1]" are used
Warning: Not all bits in bus "ms[3..1]" are used
Info: Elaborating entity "fenpin2" for hierarchy "fenpin2:inst"
Info: Elaborating entity "1000fenpin" for hierarchy "fenpin2:inst|1000fenpin:inst4"
Info: Elaborating entity "10fenpin" for hierarchy "fenpin2:inst|1000fenpin:inst4|10fenpin:inst2"
Info: Elaborating entity "2fenpin" for hierarchy "fenpin2:inst|1000fenpin:inst4|10fenpin:inst2|2fenpin:inst4"
Info: Elaborating entity "74160" for hierarchy "fenpin2:inst|1000fenpin:inst4|10fenpin:inst2|74160:inst"
Info: Elaborated megafunction instantiation "fenpin2:inst|1000fenpin:inst4|10fenpin:inst2|74160:inst"
Info: Elaborating entity "4fenpin" for hierarchy "fenpin2:inst|4fenpin:inst2"
Info: Elaborating entity "12fenpin" for hierarchy "fenpin2:inst|12fenpin:inst"
Info: Elaborating entity "74161" for hierarchy "fenpin2:inst|12fenpin:inst|74161:inst"
Info: Elaborated megafunction instantiation "fenpin2:inst|12fenpin:inst|74161:inst"
Info: Elaborating entity "f74161" for hierarchy "fenpin2:inst|12fenpin:inst|74161:inst|f74161:sub"
Info: Elaborated megafunction instantiation "fenpin2:inst|12fenpin:inst|74161:inst|f74161:sub", which is child of megafunction instantiation "fenpin2:inst|12fenpin:inst|74161:inst"
Info: Elaborating entity "jishi" for hierarchy "jishi:inst2"
Warning: Not all bits in bus "fg[4..1]" are used
Warning: Not all bits in bus "fs[3..1]" are used
Warning: Not all bits in bus "ms[3..1]" are used
Info: Elaborating entity "mo60" for hierarchy "jishi:inst2|mo60:inst2"
Info: Elaborating entity "baochi" for hierarchy "jishi:inst2|baochi:inst9"
Info: Elaborating entity "xiaochanjihe" for hierarchy "jishi:inst2|xiaochanjihe:inst7"
Info: Elaborating entity "xiaochan" for hierarchy "jishi:inst2|xiaochanjihe:inst7|xiaochan:inst"
Info: Elaborating entity "mo24" for hierarchy "jishi:inst2|mo24:inst1"
Info: Elaborating entity "jiaoshi" for hierarchy "jishi:inst2|jiaoshi:inst5"
Info: Elaborating entity "jiaofen" for hierarchy "jishi:inst2|jiaofen:inst6"
Info: Elaborating entity "mo7" for hierarchy "jishi:inst2|mo7:inst"
Info: Elaborating entity "jiaoxq" for hierarchy "jishi:inst2|jiaoxq:inst4"
Info: Elaborating entity "jiaoxqfuyong" for hierarchy "jiaoxqfuyong:inst1"
Info: Elaborating entity "74139M" for hierarchy "jiaoxqfuyong:inst1|74139M:inst"
Info: Elaborated megafunction instantiation "jiaoxqfuyong:inst1|74139M:inst"
Info: Elaborating entity "lpm_mux1" for hierarchy "lpm_mux1:inst9"
Info: Elaborating entity "LPM_MUX" for hierarchy "lpm_mux1:inst9|LPM_MUX:lpm_mux_component"
Info: Elaborated megafunction instantiation "lpm_mux1:inst9|LPM_MUX:lpm_mux_component"
Info: Instantiated megafunction "lpm_mux1:inst9|LPM_MUX:lpm_mux_component" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "8"
    Info: Parameter "LPM_SIZE" = "2"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_PIPELINE" = "0"
    Info: Parameter "LPM_TYPE" = "LPM_MUX"
    Info: Parameter "LPM_HINT" = "UNUSED"
Info: Found 1 design units, including 1 entities, in source file db/mux_g6e.tdf
    Info: Found entity 1: mux_g6e
Info: Elaborating entity "mux_g6e" for hierarchy "lpm_mux1:inst9|LPM_MUX:lpm_mux_component|mux_g6e:auto_generated"
Info: Elaborating entity "xianshi" for hierarchy "xianshi:inst3"
Info: Elaborating entity "yimaqi" for hierarchy "xianshi:inst3|yimaqi:inst2"
Info: Elaborating entity "chose8to1" for hierarchy "xianshi:inst3|chose8to1:inst3"
Info: Elaborating entity "mo8" for hierarchy "xianshi:inst3|mo8:inst"
Info: Elaborating entity "translate3to8" for hierarchy "xianshi:inst3|translate3to8:inst1"
Info: Elaborating entity "xianshinianli" for hierarchy "xianshinianli:inst8"
Info: Elaborating entity "chose8to1no2" for hierarchy "xianshinianli:inst8|chose8to1no2:inst3"
Info: Elaborating entity "nianli" for hierarchy "nianli:inst6"
Warning: Primitive "VCC" of instance "inst6" not used
Info: Elaborating entity "day" for hierarchy "nianli:inst6|day:inst2"
Info: Elaborating entity "rilixiaochan" for hierarchy "nianli:inst6|rilixiaochan:inst10"
Info: Elaborating entity "jiaori" for hierarchy "nianli:inst6|jiaori:inst9"
Info: Elaborating entity "rilijiaoshi" for hierarchy "nianli:inst6|rilijiaoshi:inst5"
Info: Elaborating entity "month" for hierarchy "nianli:inst6|month:inst1"
Info: Elaborating entity "jiaoyue" for hierarchy "nianli:inst6|jiaoyue:inst8"
Info: Elaborating entity "judge" for hierarchy "nianli:inst6|judge:inst3"
Info: Elaborating entity "year" for hierarchy "nianli:inst6|year:inst"
Info: Elaborating entity "jiaonian" for hierarchy "nianli:inst6|jiaonian:inst7"
Info: Elaborating entity "rilifuyong" for hierarchy "rilifuyong:inst7"
Warning: Using design file lpm_mux0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: lpm_mux0-SYN
    Info: Found entity 1: lpm_mux0
Info: Elaborating entity "lpm_mux0" for hierarchy "lpm_mux0:inst11"
Info: Elaborating entity "LPM_MUX" for hierarchy "lpm_mux0:inst11|LPM_MUX:lpm_mux_component"
Info: Elaborated megafunction instantiation "lpm_mux0:inst11|LPM_MUX:lpm_mux_component"
Info: Instantiated megafunction "lpm_mux0:inst11|LPM_MUX:lpm_mux_component" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "7"
    Info: Parameter "LPM_SIZE" = "2"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_PIPELINE" = "0"
    Info: Parameter "LPM_TYPE" = "LPM_MUX"
    Info: Parameter "LPM_HINT" = "UNUSED"
Info: Found 1 design units, including 1 entities, in source file db/mux_f6e.tdf
    Info: Found entity 1: mux_f6e
Info: Elaborating entity "mux_f6e" for hierarchy "lpm_mux0:inst11|LPM_MUX:lpm_mux_component|mux_f6e:auto_generated"
Info: Ignored 3 buffer(s)
    Info: Ignored 3 CARRY buffer(s)
Warning: Clock multiplexers are found and protected
    Warning: Found clock multiplexer jishi:inst2|jiaofen:inst6|inst3~synth
    Warning: Found clock multiplexer jishi:inst2|jiaoxq:inst4|inst3~synth
    Warning: Found clock multiplexer jishi:inst2|jiaoshi:inst5|inst3~synth
Info: Timing-Driven Synthesis is running
Info: 40 registers lost all their fanouts during netlist optimizations. The first 40 are displayed below.
    Info: Register "nianli:inst6|year:inst|r[0]" lost all its fanouts during netlist optimizations.
    Info: Register "nianli:inst6|year:inst|run" lost all its fanouts during netlist optimizations.
    Info: Register "nianli:inst6|year:inst|r[1]" lost all its fanouts during netlist optimizations.
    Info: Register "nianli:inst6|year:inst|y4[0]" lost all its fanouts during netlist optimizations.
    Info: Register "nianli:inst6|year:inst|y4[1]" lost all its fanouts during netlist optimizations.
    Info: Register "nianli:inst6|year:inst|y4[2]" lost all its fanouts during netlist optimizations.
    Info: Register "nianli:inst6|year:inst|y4[3]" lost all its fanouts during netlist optimizations.
    Info: Register "nianli:inst6|year:inst|y3[0]" lost all its fanouts during netlist optimizations.
    Info: Register "nianli:inst6|year:inst|y3[1]" lost all its fanouts during netlist optimizations.
    Info: Register "nianli:inst6|year:inst|y3[2]" lost all its fanouts during netlist optimizations.
    Info: Register "nianli:inst6|year:inst|y3[3]" lost all its fanouts during netlist optimizations.
    Info: Register "nianli:inst6|year:inst|y2[0]" lost all its fanouts during netlist optimizations.
    Info: Register "nianli:inst6|year:inst|y2[1]" lost all its fanouts during netlist optimizations.
    Info: Register "nianli:inst6|year:inst|y2[2]" lost all its fanouts during netlist optimizations.
    Info: Register "nianli:inst6|year:inst|y2[3]" lost all its fanouts during netlist optimizations.
    Info: Register "nianli:inst6|year:inst|y1[0]" lost all its fanouts during netlist optimizations.
    Info: Register "nianli:inst6|year:inst|y1[1]" lost all its fanouts during netlist optimizations.
    Info: Register "nianli:inst6|year:inst|y1[2]" lost all its fanouts during netlist optimizations.
    Info: Register "nianli:inst6|year:inst|y1[3]" lost all its fanouts during netlist optimizations.
    Info: Register "nianli:inst6|month:inst1|ml[0]" lost all its fanouts during netlist optimizations.
    Info: Register "nianli:inst6|month:inst1|mh[3]" lost all its fanouts during netlist optimizations.
    Info: Register "nianli:inst6|month:inst1|mh[2]" lost all its fanouts during netlist optimizations.
    Info: Register "nianli:inst6|month:inst1|mh[1]" lost all its fanouts during netlist optimizations.
    Info: Register "nianli:inst6|month:inst1|mh[0]" lost all its fanouts during netlist optimizations.
    Info: Register "nianli:inst6|month:inst1|ml[3]" lost all its fanouts during netlist optimizations.
    Info: Register "nianli:inst6|month:inst1|ml[2]" lost all its fanouts during netlist optimizations.
    Info: Register "nianli:inst6|month:inst1|ml[1]" lost all its fanouts during netlist optimizations.
    Info: Register "nianli:inst6|rilixiaochan:inst10|xiaochan:inst5|inst" lost all its fanouts during netlist optimizations.
    Info: Register "nianli:inst6|rilixiaochan:inst10|xiaochan:inst4|inst" lost all its fanouts during netlist optimizations.
    Info: Register "nianli:inst6|rilixiaochan:inst10|xiaochan:inst3|inst" lost all its fanouts during netlist optimizations.
    Info: Register "nianli:inst6|rilixiaochan:inst10|xiaochan:inst2|inst" lost all its fanouts during netlist optimizations.
    Info: Register "nianli:inst6|day:inst2|dl[2]" lost all its fanouts during netlist optimizations.
    Info: Register "nianli:inst6|day:inst2|dl[1]" lost all its fanouts during netlist optimizations.
    Info: Register "nianli:inst6|day:inst2|dl[0]" lost all its fanouts during netlist optimizations.
    Info: Register "nianli:inst6|day:inst2|rco" lost all its fanouts during netlist optimizations.
    Info: Register "nianli:inst6|day:inst2|dl[3]" lost all its fanouts during netlist optimizations.
    Info: Register "nianli:inst6|day:inst2|dh[0]" lost all its fanouts during netlist optimizations.
    Info: Register "nianli:inst6|day:inst2|dh[1]" lost all its fanouts during netlist optimizations.
    Info: Register "nianli:inst6|day:inst2|dh[2]" lost all its fanouts during netlist optimizations.
    Info: Register "nianli:inst6|day:inst2|dh[3]" lost all its fanouts during netlist optimizations.
Warning: Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "k5"
    Warning (15610): No output dependent on input pin "k6"
    Warning (15610): No output dependent on input pin "k7"
Info: Implemented 295 device resources after synthesis - the final resource count might be different
    Info: Implemented 9 input pins
    Info: Implemented 16 output pins
    Info: Implemented 270 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 20 warnings
    Info: Peak virtual memory: 4486 megabytes
    Info: Processing ended: Wed Dec 12 12:39:16 2018
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:06


