
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.100580                       # Number of seconds simulated
sim_ticks                                100580174820                       # Number of ticks simulated
final_tick                               626912682576                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 115480                       # Simulator instruction rate (inst/s)
host_op_rate                                   145647                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                5302671                       # Simulator tick rate (ticks/s)
host_mem_usage                               16888816                       # Number of bytes of host memory used
host_seconds                                 18967.83                       # Real time elapsed on the host
sim_insts                                  2190407992                       # Number of instructions simulated
sim_ops                                    2762604098                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1499008                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      3185536                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4688256                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3712                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      2115200                       # Number of bytes written to this memory
system.physmem.bytes_written::total           2115200                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        11711                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        24887                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 36627                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           16525                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                16525                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        20362                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     14903613                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        16544                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     31671609                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                46612128                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        20362                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        16544                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              36906                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          21029989                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               21029989                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          21029989                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        20362                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     14903613                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        16544                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     31671609                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               67642117                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               241199461                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21370715                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17537186                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1988040                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8799516                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8394529                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2128932                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        93435                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    191313422                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             117312535                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21370715                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10523461                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25279038                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5531641                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       7568974                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11568063                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1978996                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    227687750                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.631816                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.991791                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       202408712     88.90%     88.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1880744      0.83%     89.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3416642      1.50%     91.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2013346      0.88%     92.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1651512      0.73%     92.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1458855      0.64%     93.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          813226      0.36%     93.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2034641      0.89%     94.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12010072      5.27%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    227687750                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.088602                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.486371                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       189734454                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      9160212                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25204975                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        61993                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3526108                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3511930                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          208                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     143794430                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1186                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3526108                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       190015544                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         661278                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      7636892                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         24969405                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       878517                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     143750194                       # Number of instructions processed by rename
system.switch_cpus0.rename.IQFullEvents         95555                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       508479                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    202530701                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    667166042                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    667166042                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171990395                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        30540270                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        34222                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17135                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2540281                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13313007                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7202417                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        70226                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1641167                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         142663322                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        34223                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        135999451                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        63124                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     16941444                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     35064302                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           47                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    227687750                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.597307                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.285282                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    171072352     75.13%     75.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     22516074      9.89%     85.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11781833      5.17%     90.20% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8326494      3.66%     93.86% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8315903      3.65%     97.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2974355      1.31%     98.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2267720      1.00%     99.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       265630      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       167389      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    227687750                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          49659     13.66%     13.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     13.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        162171     44.62%     58.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       151609     41.72%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    114744350     84.37%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1868243      1.37%     85.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        17087      0.01%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12185404      8.96%     94.72% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7184367      5.28%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     135999451                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.563846                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             363439                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.002672                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    500113213                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    159639221                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133697103                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     136362890                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       280731                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2137162                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          232                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        95429                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3526108                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         462454                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        54110                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    142697545                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        15581                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13313007                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7202417                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17135                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         44858                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          232                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1143224                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1041015                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2184239                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    134462964                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12093471                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1536485                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19277832                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19048038                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7184361                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.557476                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133697160                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133697103                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         78226707                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        213044428                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.554301                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.367185                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123264200                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     19433564                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        34176                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2004967                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    224161642                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.549890                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.401237                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    173842341     77.55%     77.55% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     24540622     10.95%     88.50% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      9415774      4.20%     92.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4964203      2.21%     94.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4207556      1.88%     96.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1999438      0.89%     97.68% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       941149      0.42%     98.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1479359      0.66%     98.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2771200      1.24%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    224161642                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123264200                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18282827                       # Number of memory references committed
system.switch_cpus0.commit.loads             11175843                       # Number of loads committed
system.switch_cpus0.commit.membars              17088                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17884258                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110969614                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2549474                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2771200                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           364088206                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          288921661                       # The number of ROB writes
system.switch_cpus0.timesIdled                2815037                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               13511711                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123264200                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.411995                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.411995                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.414595                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.414595                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       604627514                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      186747307                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      133206466                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         34176                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               241199461                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        19324790                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     15796845                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1883327                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      7931307                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         7577544                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1982312                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        85160                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    186201264                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             108570345                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           19324790                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      9559856                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             22602191                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5220581                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       6515713                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         11406118                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1884820                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    218624773                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.608964                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.950453                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       196022582     89.66%     89.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1074757      0.49%     90.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1643591      0.75%     90.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2264153      1.04%     91.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2322729      1.06%     93.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1944121      0.89%     93.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1108961      0.51%     94.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1636186      0.75%     95.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        10607693      4.85%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    218624773                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.080120                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.450127                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       184056698                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      8678090                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         22540821                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        43796                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3305367                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3191618                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          238                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     133022924                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1345                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3305367                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       184570472                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1372281                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      5987178                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         22080467                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1309002                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     132948942                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         1277                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        301579                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       519367                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          953                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    184756323                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    618711073                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    618711073                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    159738865                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        25017456                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        36806                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        21210                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          3794580                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     12614309                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      6926818                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       122555                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1503250                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         132790516                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        36776                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        125988874                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        25289                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     15044671                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     35687652                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5588                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    218624773                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.576279                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.266311                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    165360000     75.64%     75.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     21713771      9.93%     85.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11222909      5.13%     90.70% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8462847      3.87%     94.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6585757      3.01%     97.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2644408      1.21%     98.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1677588      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       849796      0.39%     99.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       107697      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    218624773                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          22680     10.17%     10.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     10.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     10.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     10.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     10.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     10.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     10.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     10.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     10.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     10.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     10.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     10.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     10.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     10.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     10.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     10.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     10.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     10.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     10.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     10.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     10.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     10.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     10.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     10.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     10.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     10.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     10.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     10.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         81873     36.72%     46.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       118403     53.11%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    105558243     83.78%     83.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1952977      1.55%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        15594      0.01%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     11588311      9.20%     94.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      6873749      5.46%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     125988874                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.522343                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             222956                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.001770                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    470850766                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    147872293                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    124102130                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     126211830                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       296360                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2072686                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           26                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          330                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       169769                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked          127                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3305367                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1092307                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       122835                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    132827292                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts           37                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     12614309                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      6926818                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        21182                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         88904                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            2                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          330                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1097692                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1071518                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2169210                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    124276413                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     10926299                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1712461                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            17798479                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        17565881                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           6872180                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.515243                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             124102360                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            124102130                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         71416842                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        191301319                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.514521                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.373321                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     93552211                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    114979560                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     17851744                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        31188                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1914335                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    215319406                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.533995                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.383272                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    168311243     78.17%     78.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     23177084     10.76%     88.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8809974      4.09%     93.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4252547      1.97%     95.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3516060      1.63%     96.63% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2103359      0.98%     97.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1781435      0.83%     98.44% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       786390      0.37%     98.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2581314      1.20%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    215319406                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     93552211                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     114979560                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              17298672                       # Number of memory references committed
system.switch_cpus1.commit.loads             10541623                       # Number of loads committed
system.switch_cpus1.commit.membars              15594                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16490340                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        103638908                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2346067                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2581314                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           345569396                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          268968191                       # The number of ROB writes
system.switch_cpus1.timesIdled                2904367                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               22574688                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           93552211                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            114979560                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     93552211                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.578234                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.578234                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.387862                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.387862                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       560103960                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      172190364                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      123813007                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         31188                       # number of misc regfile writes
system.l20.replacements                         11739                       # number of replacements
system.l20.tagsinuse                             1024                       # Cycle average of tags in use
system.l20.total_refs                           58537                       # Total number of references to valid blocks.
system.l20.sampled_refs                         12763                       # Sample count of references to valid blocks.
system.l20.avg_refs                          4.586461                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            8.465085                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     0.854631                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   833.013291                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data           181.666992                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.008267                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000835                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.813490                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.177409                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        21147                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  21147                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            7259                       # number of Writeback hits
system.l20.Writeback_hits::total                 7259                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        21147                       # number of demand (read+write) hits
system.l20.demand_hits::total                   21147                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        21147                       # number of overall hits
system.l20.overall_hits::total                  21147                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        11711                       # number of ReadReq misses
system.l20.ReadReq_misses::total                11727                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        11711                       # number of demand (read+write) misses
system.l20.demand_misses::total                 11727                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        11711                       # number of overall misses
system.l20.overall_misses::total                11727                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2821158                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   2394603537                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     2397424695                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2821158                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   2394603537                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      2397424695                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2821158                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   2394603537                       # number of overall miss cycles
system.l20.overall_miss_latency::total     2397424695                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           16                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        32858                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              32874                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         7259                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             7259                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           16                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        32858                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               32874                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           16                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        32858                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              32874                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.356412                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.356726                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.356412                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.356726                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.356412                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.356726                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 176322.375000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 204474.727777                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 204436.317472                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 176322.375000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 204474.727777                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 204436.317472                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 176322.375000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 204474.727777                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 204436.317472                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                5132                       # number of writebacks
system.l20.writebacks::total                     5132                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        11711                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           11727                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        11711                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            11727                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        11711                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           11727                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1861529                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1692352006                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1694213535                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1861529                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1692352006                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1694213535                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1861529                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1692352006                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1694213535                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.356412                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.356726                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.356412                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.356726                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.356412                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.356726                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 116345.562500                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 144509.606865                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 144471.180609                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 116345.562500                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 144509.606865                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 144471.180609                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 116345.562500                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 144509.606865                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 144471.180609                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         24952                       # number of replacements
system.l21.tagsinuse                      1023.979272                       # Cycle average of tags in use
system.l21.total_refs                           49670                       # Total number of references to valid blocks.
system.l21.sampled_refs                         25976                       # Sample count of references to valid blocks.
system.l21.avg_refs                          1.912150                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           10.017931                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     0.302842                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   945.880410                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data            67.778090                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.009783                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000296                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.923711                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.066190                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999980                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        24455                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  24455                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           15875                       # number of Writeback hits
system.l21.Writeback_hits::total                15875                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        24455                       # number of demand (read+write) hits
system.l21.demand_hits::total                   24455                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        24455                       # number of overall hits
system.l21.overall_hits::total                  24455                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        24883                       # number of ReadReq misses
system.l21.ReadReq_misses::total                24896                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            4                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  4                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        24887                       # number of demand (read+write) misses
system.l21.demand_misses::total                 24900                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        24887                       # number of overall misses
system.l21.overall_misses::total                24900                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2535879                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   5048485297                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     5051021176                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data       772048                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total       772048                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2535879                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   5049257345                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      5051793224                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2535879                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   5049257345                       # number of overall miss cycles
system.l21.overall_miss_latency::total     5051793224                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        49338                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              49351                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        15875                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            15875                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data            4                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total                4                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        49342                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               49355                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        49342                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              49355                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.504337                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.504468                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.504378                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.504508                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.504378                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.504508                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 195067.615385                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 202888.932082                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 202884.848008                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data       193012                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total       193012                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 195067.615385                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 202887.344598                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 202883.262008                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 195067.615385                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 202887.344598                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 202883.262008                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks               11393                       # number of writebacks
system.l21.writebacks::total                    11393                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        24883                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           24896                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            4                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             4                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        24887                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            24900                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        24887                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           24900                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1751330                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   3550712085                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   3552463415                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data       530844                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total       530844                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1751330                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   3551242929                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   3552994259                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1751330                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   3551242929                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   3552994259                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.504337                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.504468                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.504378                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.504508                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.504378                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.504508                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 134717.692308                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 142696.302094                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 142692.135885                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data       132711                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total       132711                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 134717.692308                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 142694.697191                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 142690.532490                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 134717.692308                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 142694.697191                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 142690.532490                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               461.996546                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011575698                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2189557.787879                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    15.996546                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          446                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.025635                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.714744                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.740379                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11568044                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11568044                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11568044                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11568044                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11568044                       # number of overall hits
system.cpu0.icache.overall_hits::total       11568044                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           19                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           19                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           19                       # number of overall misses
system.cpu0.icache.overall_misses::total           19                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3475270                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3475270                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3475270                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3475270                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3475270                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3475270                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11568063                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11568063                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11568063                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11568063                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11568063                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11568063                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000002                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000002                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 182908.947368                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 182908.947368                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 182908.947368                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 182908.947368                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 182908.947368                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 182908.947368                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2954473                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2954473                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2954473                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2954473                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2954473                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2954473                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 184654.562500                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 184654.562500                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 184654.562500                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 184654.562500                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 184654.562500                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 184654.562500                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 32858                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               162362149                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 33114                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4903.127046                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.302369                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.697631                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.903525                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.096475                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9007299                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9007299                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7072809                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7072809                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17113                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17113                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        17088                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        17088                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16080108                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16080108                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16080108                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16080108                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        84782                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        84782                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        84782                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         84782                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        84782                       # number of overall misses
system.cpu0.dcache.overall_misses::total        84782                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  10002759020                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  10002759020                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  10002759020                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  10002759020                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  10002759020                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  10002759020                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9092081                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9092081                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7072809                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7072809                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17113                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17113                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        17088                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        17088                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16164890                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16164890                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16164890                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16164890                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009325                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009325                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005245                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005245                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005245                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005245                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 117982.107287                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 117982.107287                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 117982.107287                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 117982.107287                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 117982.107287                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 117982.107287                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         7259                       # number of writebacks
system.cpu0.dcache.writebacks::total             7259                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        51924                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        51924                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        51924                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        51924                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        51924                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        51924                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        32858                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        32858                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        32858                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        32858                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        32858                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        32858                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   3870134927                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   3870134927                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   3870134927                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   3870134927                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   3870134927                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   3870134927                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003614                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003614                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002033                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002033                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002033                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002033                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 117783.642553                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 117783.642553                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 117783.642553                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 117783.642553                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 117783.642553                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 117783.642553                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               492.997220                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1008269500                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   493                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2045171.399594                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.997220                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          480                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020829                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.769231                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.790060                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11406098                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11406098                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11406098                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11406098                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11406098                       # number of overall hits
system.cpu1.icache.overall_hits::total       11406098                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           20                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           20                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           20                       # number of overall misses
system.cpu1.icache.overall_misses::total           20                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3585726                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3585726                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3585726                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3585726                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3585726                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3585726                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11406118                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11406118                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11406118                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11406118                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11406118                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11406118                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 179286.300000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 179286.300000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 179286.300000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 179286.300000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 179286.300000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 179286.300000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            7                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            7                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            7                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2644204                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2644204                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2644204                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2644204                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2644204                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2644204                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 203400.307692                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 203400.307692                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 203400.307692                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 203400.307692                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 203400.307692                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 203400.307692                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 49342                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               170331188                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 49598                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3434.235009                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.304021                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.695979                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.911344                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.088656                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      8013869                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8013869                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6722069                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6722069                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        16408                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        16408                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        15594                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        15594                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     14735938                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        14735938                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     14735938                       # number of overall hits
system.cpu1.dcache.overall_hits::total       14735938                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       141352                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       141352                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         2828                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2828                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       144180                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        144180                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       144180                       # number of overall misses
system.cpu1.dcache.overall_misses::total       144180                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  21676539226                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  21676539226                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    506997617                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    506997617                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  22183536843                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  22183536843                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  22183536843                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  22183536843                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      8155221                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      8155221                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6724897                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6724897                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        16408                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        16408                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        15594                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        15594                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     14880118                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     14880118                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     14880118                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     14880118                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.017333                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.017333                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000421                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000421                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.009689                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009689                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.009689                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009689                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 153351.485837                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 153351.485837                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 179277.799505                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 179277.799505                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 153860.014170                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 153860.014170                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 153860.014170                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 153860.014170                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1388858                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             11                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 126259.818182                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        15875                       # number of writebacks
system.cpu1.dcache.writebacks::total            15875                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        92014                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        92014                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         2824                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         2824                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        94838                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        94838                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        94838                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        94838                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        49338                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        49338                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            4                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            4                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        49342                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        49342                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        49342                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        49342                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   6871062032                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   6871062032                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       805248                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       805248                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   6871867280                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   6871867280                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   6871867280                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   6871867280                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006050                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006050                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003316                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003316                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003316                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003316                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 139265.110706                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 139265.110706                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data       201312                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total       201312                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 139270.140651                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 139270.140651                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 139270.140651                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 139270.140651                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
