<stg><name>fn1</name>


<trans_list>

<trans id="335" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="336" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="337" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="338" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="339" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="340" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="341" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="342" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="343" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="344" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="345" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="346" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="347" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="348" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="349" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="350" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="351" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="352" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="353" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="354" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="355" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="356" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="357" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="358" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="359" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="360" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="361" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="362" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="363" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="364" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="365" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="366" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="367" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="368" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="369" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="370" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="371" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="372" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="373" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="374" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="375" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="376" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="377" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="378" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="379" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="380" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="381" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="382" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="383" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="384" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="385" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="386" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="387" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="388" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="389" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="390" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="391" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="392" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="393" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="394" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="395" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="396" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="397" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="398" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="399" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="400" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="401" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="402" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="403" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="404" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2 %p_17_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_17

]]></Node>
<StgValue><ssdm name="p_17_read"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3 %p_11_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_11

]]></Node>
<StgValue><ssdm name="p_11_read"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4 %p_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p

]]></Node>
<StgValue><ssdm name="p_read"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="17" op_0_bw="16">
<![CDATA[
:18 %zext_ln10 = zext i16 %p_11_read

]]></Node>
<StgValue><ssdm name="zext_ln10"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="64">
<![CDATA[
:19 %v_15 = trunc i64 %p_17_read

]]></Node>
<StgValue><ssdm name="v_15"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="32">
<![CDATA[
:20 %v_9 = trunc i32 %p_read

]]></Node>
<StgValue><ssdm name="v_9"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:22 %icmp_ln23 = icmp_eq  i16 %p_11_read, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln23"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="17" op_0_bw="16">
<![CDATA[
:24 %zext_ln25 = zext i16 %v_9

]]></Node>
<StgValue><ssdm name="zext_ln25"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:25 %add_ln25 = add i17 %zext_ln25, i17 846

]]></Node>
<StgValue><ssdm name="add_ln25"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="17">
<![CDATA[
:26 %zext_ln25_1 = zext i17 %add_ln25

]]></Node>
<StgValue><ssdm name="zext_ln25_1"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:27 %sub_ln25 = sub i64 %zext_ln25_1, i64 %p_17_read

]]></Node>
<StgValue><ssdm name="sub_ln25"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="17" op_0_bw="16">
<![CDATA[
:31 %sext_ln27 = sext i16 %v_9

]]></Node>
<StgValue><ssdm name="sext_ln27"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:32 %xor_ln27 = xor i17 %sext_ln27, i17 %zext_ln10

]]></Node>
<StgValue><ssdm name="xor_ln27"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:34 %add_ln28 = add i64 %p_17_read, i64 268

]]></Node>
<StgValue><ssdm name="add_ln28"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="64">
<![CDATA[
:37 %trunc_ln29_1 = trunc i64 %p_17_read

]]></Node>
<StgValue><ssdm name="trunc_ln29_1"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:38 %mul_ln30 = mul i16 %trunc_ln29_1, i16 %v_9

]]></Node>
<StgValue><ssdm name="mul_ln30"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="88" op_0_bw="64">
<![CDATA[
:39 %zext_ln30 = zext i64 %p_17_read

]]></Node>
<StgValue><ssdm name="zext_ln30"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="88" op_0_bw="88" op_1_bw="88">
<![CDATA[
:40 %mul_ln30_3 = mul i88 %zext_ln30, i88 27616178262395586046

]]></Node>
<StgValue><ssdm name="mul_ln30_3"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:46 %sub_ln34 = sub i17 365, i17 %zext_ln10

]]></Node>
<StgValue><ssdm name="sub_ln34"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="20" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:47 %urem_ln33 = urem i17 %zext_ln10, i17 %sub_ln34

]]></Node>
<StgValue><ssdm name="urem_ln33"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="92" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23 %select_ln23 = select i1 %icmp_ln23, i64 18446744073709551615, i64 0

]]></Node>
<StgValue><ssdm name="select_ln23"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="68" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="2" op_0_bw="64" op_1_bw="64">
<![CDATA[
:28 %sdiv_ln23 = sdiv i64 %select_ln23, i64 %sub_ln25

]]></Node>
<StgValue><ssdm name="sdiv_ln23"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="17">
<![CDATA[
:33 %sext_ln26 = sext i17 %xor_ln27

]]></Node>
<StgValue><ssdm name="sext_ln26"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="22" lat="22">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="64" op_1_bw="64">
<![CDATA[
:35 %sdiv_ln27 = sdiv i64 %sext_ln26, i64 %add_ln28

]]></Node>
<StgValue><ssdm name="sdiv_ln27"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:38 %mul_ln30 = mul i16 %trunc_ln29_1, i16 %v_9

]]></Node>
<StgValue><ssdm name="mul_ln30"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="88" op_0_bw="88" op_1_bw="88">
<![CDATA[
:40 %mul_ln30_3 = mul i88 %zext_ln30, i88 27616178262395586046

]]></Node>
<StgValue><ssdm name="mul_ln30_3"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="19" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:47 %urem_ln33 = urem i17 %zext_ln10, i17 %sub_ln34

]]></Node>
<StgValue><ssdm name="urem_ln33"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="99" st_id="3" stage="67" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="2" op_0_bw="64" op_1_bw="64">
<![CDATA[
:28 %sdiv_ln23 = sdiv i64 %select_ln23, i64 %sub_ln25

]]></Node>
<StgValue><ssdm name="sdiv_ln23"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="21" lat="22">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="64" op_1_bw="64">
<![CDATA[
:35 %sdiv_ln27 = sdiv i64 %sext_ln26, i64 %add_ln28

]]></Node>
<StgValue><ssdm name="sdiv_ln27"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:38 %mul_ln30 = mul i16 %trunc_ln29_1, i16 %v_9

]]></Node>
<StgValue><ssdm name="mul_ln30"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="88" op_0_bw="88" op_1_bw="88">
<![CDATA[
:40 %mul_ln30_3 = mul i88 %zext_ln30, i88 27616178262395586046

]]></Node>
<StgValue><ssdm name="mul_ln30_3"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="18" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:47 %urem_ln33 = urem i17 %zext_ln10, i17 %sub_ln34

]]></Node>
<StgValue><ssdm name="urem_ln33"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="104" st_id="4" stage="66" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="2" op_0_bw="64" op_1_bw="64">
<![CDATA[
:28 %sdiv_ln23 = sdiv i64 %select_ln23, i64 %sub_ln25

]]></Node>
<StgValue><ssdm name="sdiv_ln23"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="20" lat="22">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="64" op_1_bw="64">
<![CDATA[
:35 %sdiv_ln27 = sdiv i64 %sext_ln26, i64 %add_ln28

]]></Node>
<StgValue><ssdm name="sdiv_ln27"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:38 %mul_ln30 = mul i16 %trunc_ln29_1, i16 %v_9

]]></Node>
<StgValue><ssdm name="mul_ln30"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="88" op_0_bw="88" op_1_bw="88">
<![CDATA[
:40 %mul_ln30_3 = mul i88 %zext_ln30, i88 27616178262395586046

]]></Node>
<StgValue><ssdm name="mul_ln30_3"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="17" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:47 %urem_ln33 = urem i17 %zext_ln10, i17 %sub_ln34

]]></Node>
<StgValue><ssdm name="urem_ln33"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="109" st_id="5" stage="65" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="2" op_0_bw="64" op_1_bw="64">
<![CDATA[
:28 %sdiv_ln23 = sdiv i64 %select_ln23, i64 %sub_ln25

]]></Node>
<StgValue><ssdm name="sdiv_ln23"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="19" lat="22">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="64" op_1_bw="64">
<![CDATA[
:35 %sdiv_ln27 = sdiv i64 %sext_ln26, i64 %add_ln28

]]></Node>
<StgValue><ssdm name="sdiv_ln27"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="88" op_0_bw="88" op_1_bw="88">
<![CDATA[
:40 %mul_ln30_3 = mul i88 %zext_ln30, i88 27616178262395586046

]]></Node>
<StgValue><ssdm name="mul_ln30_3"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="16" op_1_bw="88" op_2_bw="32" op_3_bw="32">
<![CDATA[
:41 %trunc_ln2 = partselect i16 @_ssdm_op_PartSelect.i16.i88.i32.i32, i88 %mul_ln30_3, i32 72, i32 87

]]></Node>
<StgValue><ssdm name="trunc_ln2"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="16" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:47 %urem_ln33 = urem i17 %zext_ln10, i17 %sub_ln34

]]></Node>
<StgValue><ssdm name="urem_ln33"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="114" st_id="6" stage="64" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="2" op_0_bw="64" op_1_bw="64">
<![CDATA[
:28 %sdiv_ln23 = sdiv i64 %select_ln23, i64 %sub_ln25

]]></Node>
<StgValue><ssdm name="sdiv_ln23"/></StgValue>
</operation>

<operation id="115" st_id="6" stage="18" lat="22">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="64" op_1_bw="64">
<![CDATA[
:35 %sdiv_ln27 = sdiv i64 %sext_ln26, i64 %add_ln28

]]></Node>
<StgValue><ssdm name="sdiv_ln27"/></StgValue>
</operation>

<operation id="116" st_id="6" stage="15" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:47 %urem_ln33 = urem i17 %zext_ln10, i17 %sub_ln34

]]></Node>
<StgValue><ssdm name="urem_ln33"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="117" st_id="7" stage="63" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="2" op_0_bw="64" op_1_bw="64">
<![CDATA[
:28 %sdiv_ln23 = sdiv i64 %select_ln23, i64 %sub_ln25

]]></Node>
<StgValue><ssdm name="sdiv_ln23"/></StgValue>
</operation>

<operation id="118" st_id="7" stage="17" lat="22">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="64" op_1_bw="64">
<![CDATA[
:35 %sdiv_ln27 = sdiv i64 %sext_ln26, i64 %add_ln28

]]></Node>
<StgValue><ssdm name="sdiv_ln27"/></StgValue>
</operation>

<operation id="119" st_id="7" stage="14" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:47 %urem_ln33 = urem i17 %zext_ln10, i17 %sub_ln34

]]></Node>
<StgValue><ssdm name="urem_ln33"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="120" st_id="8" stage="62" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="2" op_0_bw="64" op_1_bw="64">
<![CDATA[
:28 %sdiv_ln23 = sdiv i64 %select_ln23, i64 %sub_ln25

]]></Node>
<StgValue><ssdm name="sdiv_ln23"/></StgValue>
</operation>

<operation id="121" st_id="8" stage="16" lat="22">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="64" op_1_bw="64">
<![CDATA[
:35 %sdiv_ln27 = sdiv i64 %sext_ln26, i64 %add_ln28

]]></Node>
<StgValue><ssdm name="sdiv_ln27"/></StgValue>
</operation>

<operation id="122" st_id="8" stage="13" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:47 %urem_ln33 = urem i17 %zext_ln10, i17 %sub_ln34

]]></Node>
<StgValue><ssdm name="urem_ln33"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="123" st_id="9" stage="61" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="2" op_0_bw="64" op_1_bw="64">
<![CDATA[
:28 %sdiv_ln23 = sdiv i64 %select_ln23, i64 %sub_ln25

]]></Node>
<StgValue><ssdm name="sdiv_ln23"/></StgValue>
</operation>

<operation id="124" st_id="9" stage="15" lat="22">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="64" op_1_bw="64">
<![CDATA[
:35 %sdiv_ln27 = sdiv i64 %sext_ln26, i64 %add_ln28

]]></Node>
<StgValue><ssdm name="sdiv_ln27"/></StgValue>
</operation>

<operation id="125" st_id="9" stage="12" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:47 %urem_ln33 = urem i17 %zext_ln10, i17 %sub_ln34

]]></Node>
<StgValue><ssdm name="urem_ln33"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="126" st_id="10" stage="60" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="2" op_0_bw="64" op_1_bw="64">
<![CDATA[
:28 %sdiv_ln23 = sdiv i64 %select_ln23, i64 %sub_ln25

]]></Node>
<StgValue><ssdm name="sdiv_ln23"/></StgValue>
</operation>

<operation id="127" st_id="10" stage="14" lat="22">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="64" op_1_bw="64">
<![CDATA[
:35 %sdiv_ln27 = sdiv i64 %sext_ln26, i64 %add_ln28

]]></Node>
<StgValue><ssdm name="sdiv_ln27"/></StgValue>
</operation>

<operation id="128" st_id="10" stage="11" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:47 %urem_ln33 = urem i17 %zext_ln10, i17 %sub_ln34

]]></Node>
<StgValue><ssdm name="urem_ln33"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="129" st_id="11" stage="59" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="2" op_0_bw="64" op_1_bw="64">
<![CDATA[
:28 %sdiv_ln23 = sdiv i64 %select_ln23, i64 %sub_ln25

]]></Node>
<StgValue><ssdm name="sdiv_ln23"/></StgValue>
</operation>

<operation id="130" st_id="11" stage="13" lat="22">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="64" op_1_bw="64">
<![CDATA[
:35 %sdiv_ln27 = sdiv i64 %sext_ln26, i64 %add_ln28

]]></Node>
<StgValue><ssdm name="sdiv_ln27"/></StgValue>
</operation>

<operation id="131" st_id="11" stage="10" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:47 %urem_ln33 = urem i17 %zext_ln10, i17 %sub_ln34

]]></Node>
<StgValue><ssdm name="urem_ln33"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="132" st_id="12" stage="58" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="2" op_0_bw="64" op_1_bw="64">
<![CDATA[
:28 %sdiv_ln23 = sdiv i64 %select_ln23, i64 %sub_ln25

]]></Node>
<StgValue><ssdm name="sdiv_ln23"/></StgValue>
</operation>

<operation id="133" st_id="12" stage="12" lat="22">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="64" op_1_bw="64">
<![CDATA[
:35 %sdiv_ln27 = sdiv i64 %sext_ln26, i64 %add_ln28

]]></Node>
<StgValue><ssdm name="sdiv_ln27"/></StgValue>
</operation>

<operation id="134" st_id="12" stage="9" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:47 %urem_ln33 = urem i17 %zext_ln10, i17 %sub_ln34

]]></Node>
<StgValue><ssdm name="urem_ln33"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="135" st_id="13" stage="57" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="2" op_0_bw="64" op_1_bw="64">
<![CDATA[
:28 %sdiv_ln23 = sdiv i64 %select_ln23, i64 %sub_ln25

]]></Node>
<StgValue><ssdm name="sdiv_ln23"/></StgValue>
</operation>

<operation id="136" st_id="13" stage="11" lat="22">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="64" op_1_bw="64">
<![CDATA[
:35 %sdiv_ln27 = sdiv i64 %sext_ln26, i64 %add_ln28

]]></Node>
<StgValue><ssdm name="sdiv_ln27"/></StgValue>
</operation>

<operation id="137" st_id="13" stage="8" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:47 %urem_ln33 = urem i17 %zext_ln10, i17 %sub_ln34

]]></Node>
<StgValue><ssdm name="urem_ln33"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="138" st_id="14" stage="56" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="2" op_0_bw="64" op_1_bw="64">
<![CDATA[
:28 %sdiv_ln23 = sdiv i64 %select_ln23, i64 %sub_ln25

]]></Node>
<StgValue><ssdm name="sdiv_ln23"/></StgValue>
</operation>

<operation id="139" st_id="14" stage="10" lat="22">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="64" op_1_bw="64">
<![CDATA[
:35 %sdiv_ln27 = sdiv i64 %sext_ln26, i64 %add_ln28

]]></Node>
<StgValue><ssdm name="sdiv_ln27"/></StgValue>
</operation>

<operation id="140" st_id="14" stage="7" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:47 %urem_ln33 = urem i17 %zext_ln10, i17 %sub_ln34

]]></Node>
<StgValue><ssdm name="urem_ln33"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="141" st_id="15" stage="55" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="2" op_0_bw="64" op_1_bw="64">
<![CDATA[
:28 %sdiv_ln23 = sdiv i64 %select_ln23, i64 %sub_ln25

]]></Node>
<StgValue><ssdm name="sdiv_ln23"/></StgValue>
</operation>

<operation id="142" st_id="15" stage="9" lat="22">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="64" op_1_bw="64">
<![CDATA[
:35 %sdiv_ln27 = sdiv i64 %sext_ln26, i64 %add_ln28

]]></Node>
<StgValue><ssdm name="sdiv_ln27"/></StgValue>
</operation>

<operation id="143" st_id="15" stage="6" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:47 %urem_ln33 = urem i17 %zext_ln10, i17 %sub_ln34

]]></Node>
<StgValue><ssdm name="urem_ln33"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="144" st_id="16" stage="54" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="2" op_0_bw="64" op_1_bw="64">
<![CDATA[
:28 %sdiv_ln23 = sdiv i64 %select_ln23, i64 %sub_ln25

]]></Node>
<StgValue><ssdm name="sdiv_ln23"/></StgValue>
</operation>

<operation id="145" st_id="16" stage="8" lat="22">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="64" op_1_bw="64">
<![CDATA[
:35 %sdiv_ln27 = sdiv i64 %sext_ln26, i64 %add_ln28

]]></Node>
<StgValue><ssdm name="sdiv_ln27"/></StgValue>
</operation>

<operation id="146" st_id="16" stage="5" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:47 %urem_ln33 = urem i17 %zext_ln10, i17 %sub_ln34

]]></Node>
<StgValue><ssdm name="urem_ln33"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="147" st_id="17" stage="53" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="2" op_0_bw="64" op_1_bw="64">
<![CDATA[
:28 %sdiv_ln23 = sdiv i64 %select_ln23, i64 %sub_ln25

]]></Node>
<StgValue><ssdm name="sdiv_ln23"/></StgValue>
</operation>

<operation id="148" st_id="17" stage="7" lat="22">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="64" op_1_bw="64">
<![CDATA[
:35 %sdiv_ln27 = sdiv i64 %sext_ln26, i64 %add_ln28

]]></Node>
<StgValue><ssdm name="sdiv_ln27"/></StgValue>
</operation>

<operation id="149" st_id="17" stage="4" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:47 %urem_ln33 = urem i17 %zext_ln10, i17 %sub_ln34

]]></Node>
<StgValue><ssdm name="urem_ln33"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="150" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0 %p_21_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_21

]]></Node>
<StgValue><ssdm name="p_21_read"/></StgValue>
</operation>

<operation id="151" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %p_19_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_19

]]></Node>
<StgValue><ssdm name="p_19_read"/></StgValue>
</operation>

<operation id="152" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="8" op_0_bw="32">
<![CDATA[
:5 %empty = trunc i32 %p_19_read

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="153" st_id="18" stage="52" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="2" op_0_bw="64" op_1_bw="64">
<![CDATA[
:28 %sdiv_ln23 = sdiv i64 %select_ln23, i64 %sub_ln25

]]></Node>
<StgValue><ssdm name="sdiv_ln23"/></StgValue>
</operation>

<operation id="154" st_id="18" stage="6" lat="22">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="64" op_1_bw="64">
<![CDATA[
:35 %sdiv_ln27 = sdiv i64 %sext_ln26, i64 %add_ln28

]]></Node>
<StgValue><ssdm name="sdiv_ln27"/></StgValue>
</operation>

<operation id="155" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:42 %and_ln31 = and i32 %v_15, i32 %p_read

]]></Node>
<StgValue><ssdm name="and_ln31"/></StgValue>
</operation>

<operation id="156" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:43 %and_ln32 = and i8 %empty, i8 %p_21_read

]]></Node>
<StgValue><ssdm name="and_ln32"/></StgValue>
</operation>

<operation id="157" st_id="18" stage="3" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:47 %urem_ln33 = urem i17 %zext_ln10, i17 %sub_ln34

]]></Node>
<StgValue><ssdm name="urem_ln33"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="158" st_id="19" stage="51" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="2" op_0_bw="64" op_1_bw="64">
<![CDATA[
:28 %sdiv_ln23 = sdiv i64 %select_ln23, i64 %sub_ln25

]]></Node>
<StgValue><ssdm name="sdiv_ln23"/></StgValue>
</operation>

<operation id="159" st_id="19" stage="5" lat="22">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="64" op_1_bw="64">
<![CDATA[
:35 %sdiv_ln27 = sdiv i64 %sext_ln26, i64 %add_ln28

]]></Node>
<StgValue><ssdm name="sdiv_ln27"/></StgValue>
</operation>

<operation id="160" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="8">
<![CDATA[
:44 %zext_ln31 = zext i8 %and_ln32

]]></Node>
<StgValue><ssdm name="zext_ln31"/></StgValue>
</operation>

<operation id="161" st_id="19" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:45 %mul_ln31 = mul i32 %zext_ln31, i32 %and_ln31

]]></Node>
<StgValue><ssdm name="mul_ln31"/></StgValue>
</operation>

<operation id="162" st_id="19" stage="2" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:47 %urem_ln33 = urem i17 %zext_ln10, i17 %sub_ln34

]]></Node>
<StgValue><ssdm name="urem_ln33"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="163" st_id="20" stage="50" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="2" op_0_bw="64" op_1_bw="64">
<![CDATA[
:28 %sdiv_ln23 = sdiv i64 %select_ln23, i64 %sub_ln25

]]></Node>
<StgValue><ssdm name="sdiv_ln23"/></StgValue>
</operation>

<operation id="164" st_id="20" stage="4" lat="22">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="64" op_1_bw="64">
<![CDATA[
:35 %sdiv_ln27 = sdiv i64 %sext_ln26, i64 %add_ln28

]]></Node>
<StgValue><ssdm name="sdiv_ln27"/></StgValue>
</operation>

<operation id="165" st_id="20" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:45 %mul_ln31 = mul i32 %zext_ln31, i32 %and_ln31

]]></Node>
<StgValue><ssdm name="mul_ln31"/></StgValue>
</operation>

<operation id="166" st_id="20" stage="1" lat="20">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:47 %urem_ln33 = urem i17 %zext_ln10, i17 %sub_ln34

]]></Node>
<StgValue><ssdm name="urem_ln33"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="167" st_id="21" stage="49" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="2" op_0_bw="64" op_1_bw="64">
<![CDATA[
:28 %sdiv_ln23 = sdiv i64 %select_ln23, i64 %sub_ln25

]]></Node>
<StgValue><ssdm name="sdiv_ln23"/></StgValue>
</operation>

<operation id="168" st_id="21" stage="3" lat="22">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="64" op_1_bw="64">
<![CDATA[
:35 %sdiv_ln27 = sdiv i64 %sext_ln26, i64 %add_ln28

]]></Node>
<StgValue><ssdm name="sdiv_ln27"/></StgValue>
</operation>

<operation id="169" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:48 %add_ln34 = add i17 %urem_ln33, i17 402

]]></Node>
<StgValue><ssdm name="add_ln34"/></StgValue>
</operation>

<operation id="170" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="17">
<![CDATA[
:49 %zext_ln32 = zext i17 %add_ln34

]]></Node>
<StgValue><ssdm name="zext_ln32"/></StgValue>
</operation>

<operation id="171" st_id="21" stage="36" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
:50 %urem_ln32 = urem i32 %mul_ln31, i32 %zext_ln32

]]></Node>
<StgValue><ssdm name="urem_ln32"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="172" st_id="22" stage="48" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="2" op_0_bw="64" op_1_bw="64">
<![CDATA[
:28 %sdiv_ln23 = sdiv i64 %select_ln23, i64 %sub_ln25

]]></Node>
<StgValue><ssdm name="sdiv_ln23"/></StgValue>
</operation>

<operation id="173" st_id="22" stage="2" lat="22">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="64" op_1_bw="64">
<![CDATA[
:35 %sdiv_ln27 = sdiv i64 %sext_ln26, i64 %add_ln28

]]></Node>
<StgValue><ssdm name="sdiv_ln27"/></StgValue>
</operation>

<operation id="174" st_id="22" stage="35" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
:50 %urem_ln32 = urem i32 %mul_ln31, i32 %zext_ln32

]]></Node>
<StgValue><ssdm name="urem_ln32"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="175" st_id="23" stage="47" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="2" op_0_bw="64" op_1_bw="64">
<![CDATA[
:28 %sdiv_ln23 = sdiv i64 %select_ln23, i64 %sub_ln25

]]></Node>
<StgValue><ssdm name="sdiv_ln23"/></StgValue>
</operation>

<operation id="176" st_id="23" stage="1" lat="22">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="64" op_1_bw="64">
<![CDATA[
:35 %sdiv_ln27 = sdiv i64 %sext_ln26, i64 %add_ln28

]]></Node>
<StgValue><ssdm name="sdiv_ln27"/></StgValue>
</operation>

<operation id="177" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="16">
<![CDATA[
:36 %trunc_ln29 = trunc i16 %sdiv_ln27

]]></Node>
<StgValue><ssdm name="trunc_ln29"/></StgValue>
</operation>

<operation id="178" st_id="23" stage="34" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
:50 %urem_ln32 = urem i32 %mul_ln31, i32 %zext_ln32

]]></Node>
<StgValue><ssdm name="urem_ln32"/></StgValue>
</operation>

<operation id="179" st_id="23" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:52 %mul_ln30_1 = mul i16 %trunc_ln29, i16 %trunc_ln2

]]></Node>
<StgValue><ssdm name="mul_ln30_1"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="180" st_id="24" stage="46" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="2" op_0_bw="64" op_1_bw="64">
<![CDATA[
:28 %sdiv_ln23 = sdiv i64 %select_ln23, i64 %sub_ln25

]]></Node>
<StgValue><ssdm name="sdiv_ln23"/></StgValue>
</operation>

<operation id="181" st_id="24" stage="33" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
:50 %urem_ln32 = urem i32 %mul_ln31, i32 %zext_ln32

]]></Node>
<StgValue><ssdm name="urem_ln32"/></StgValue>
</operation>

<operation id="182" st_id="24" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:52 %mul_ln30_1 = mul i16 %trunc_ln29, i16 %trunc_ln2

]]></Node>
<StgValue><ssdm name="mul_ln30_1"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="183" st_id="25" stage="45" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="2" op_0_bw="64" op_1_bw="64">
<![CDATA[
:28 %sdiv_ln23 = sdiv i64 %select_ln23, i64 %sub_ln25

]]></Node>
<StgValue><ssdm name="sdiv_ln23"/></StgValue>
</operation>

<operation id="184" st_id="25" stage="32" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
:50 %urem_ln32 = urem i32 %mul_ln31, i32 %zext_ln32

]]></Node>
<StgValue><ssdm name="urem_ln32"/></StgValue>
</operation>

<operation id="185" st_id="25" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:52 %mul_ln30_1 = mul i16 %trunc_ln29, i16 %trunc_ln2

]]></Node>
<StgValue><ssdm name="mul_ln30_1"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="186" st_id="26" stage="44" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="2" op_0_bw="64" op_1_bw="64">
<![CDATA[
:28 %sdiv_ln23 = sdiv i64 %select_ln23, i64 %sub_ln25

]]></Node>
<StgValue><ssdm name="sdiv_ln23"/></StgValue>
</operation>

<operation id="187" st_id="26" stage="31" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
:50 %urem_ln32 = urem i32 %mul_ln31, i32 %zext_ln32

]]></Node>
<StgValue><ssdm name="urem_ln32"/></StgValue>
</operation>

<operation id="188" st_id="26" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:52 %mul_ln30_1 = mul i16 %trunc_ln29, i16 %trunc_ln2

]]></Node>
<StgValue><ssdm name="mul_ln30_1"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="189" st_id="27" stage="43" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="2" op_0_bw="64" op_1_bw="64">
<![CDATA[
:28 %sdiv_ln23 = sdiv i64 %select_ln23, i64 %sub_ln25

]]></Node>
<StgValue><ssdm name="sdiv_ln23"/></StgValue>
</operation>

<operation id="190" st_id="27" stage="30" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
:50 %urem_ln32 = urem i32 %mul_ln31, i32 %zext_ln32

]]></Node>
<StgValue><ssdm name="urem_ln32"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="191" st_id="28" stage="42" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="2" op_0_bw="64" op_1_bw="64">
<![CDATA[
:28 %sdiv_ln23 = sdiv i64 %select_ln23, i64 %sub_ln25

]]></Node>
<StgValue><ssdm name="sdiv_ln23"/></StgValue>
</operation>

<operation id="192" st_id="28" stage="29" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
:50 %urem_ln32 = urem i32 %mul_ln31, i32 %zext_ln32

]]></Node>
<StgValue><ssdm name="urem_ln32"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="193" st_id="29" stage="41" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="2" op_0_bw="64" op_1_bw="64">
<![CDATA[
:28 %sdiv_ln23 = sdiv i64 %select_ln23, i64 %sub_ln25

]]></Node>
<StgValue><ssdm name="sdiv_ln23"/></StgValue>
</operation>

<operation id="194" st_id="29" stage="28" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
:50 %urem_ln32 = urem i32 %mul_ln31, i32 %zext_ln32

]]></Node>
<StgValue><ssdm name="urem_ln32"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="195" st_id="30" stage="40" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="2" op_0_bw="64" op_1_bw="64">
<![CDATA[
:28 %sdiv_ln23 = sdiv i64 %select_ln23, i64 %sub_ln25

]]></Node>
<StgValue><ssdm name="sdiv_ln23"/></StgValue>
</operation>

<operation id="196" st_id="30" stage="27" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
:50 %urem_ln32 = urem i32 %mul_ln31, i32 %zext_ln32

]]></Node>
<StgValue><ssdm name="urem_ln32"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="197" st_id="31" stage="39" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="2" op_0_bw="64" op_1_bw="64">
<![CDATA[
:28 %sdiv_ln23 = sdiv i64 %select_ln23, i64 %sub_ln25

]]></Node>
<StgValue><ssdm name="sdiv_ln23"/></StgValue>
</operation>

<operation id="198" st_id="31" stage="26" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
:50 %urem_ln32 = urem i32 %mul_ln31, i32 %zext_ln32

]]></Node>
<StgValue><ssdm name="urem_ln32"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="199" st_id="32" stage="38" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="2" op_0_bw="64" op_1_bw="64">
<![CDATA[
:28 %sdiv_ln23 = sdiv i64 %select_ln23, i64 %sub_ln25

]]></Node>
<StgValue><ssdm name="sdiv_ln23"/></StgValue>
</operation>

<operation id="200" st_id="32" stage="25" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
:50 %urem_ln32 = urem i32 %mul_ln31, i32 %zext_ln32

]]></Node>
<StgValue><ssdm name="urem_ln32"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="201" st_id="33" stage="37" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="2" op_0_bw="64" op_1_bw="64">
<![CDATA[
:28 %sdiv_ln23 = sdiv i64 %select_ln23, i64 %sub_ln25

]]></Node>
<StgValue><ssdm name="sdiv_ln23"/></StgValue>
</operation>

<operation id="202" st_id="33" stage="24" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
:50 %urem_ln32 = urem i32 %mul_ln31, i32 %zext_ln32

]]></Node>
<StgValue><ssdm name="urem_ln32"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="203" st_id="34" stage="36" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="2" op_0_bw="64" op_1_bw="64">
<![CDATA[
:28 %sdiv_ln23 = sdiv i64 %select_ln23, i64 %sub_ln25

]]></Node>
<StgValue><ssdm name="sdiv_ln23"/></StgValue>
</operation>

<operation id="204" st_id="34" stage="23" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
:50 %urem_ln32 = urem i32 %mul_ln31, i32 %zext_ln32

]]></Node>
<StgValue><ssdm name="urem_ln32"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="205" st_id="35" stage="35" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="2" op_0_bw="64" op_1_bw="64">
<![CDATA[
:28 %sdiv_ln23 = sdiv i64 %select_ln23, i64 %sub_ln25

]]></Node>
<StgValue><ssdm name="sdiv_ln23"/></StgValue>
</operation>

<operation id="206" st_id="35" stage="22" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
:50 %urem_ln32 = urem i32 %mul_ln31, i32 %zext_ln32

]]></Node>
<StgValue><ssdm name="urem_ln32"/></StgValue>
</operation>

<operation id="207" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:55 %add_ln35 = add i32 %p_read, i32 522

]]></Node>
<StgValue><ssdm name="add_ln35"/></StgValue>
</operation>

<operation id="208" st_id="35" stage="36" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:56 %udiv_ln35 = udiv i32 4294967295, i32 %add_ln35

]]></Node>
<StgValue><ssdm name="udiv_ln35"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="209" st_id="36" stage="34" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="2" op_0_bw="64" op_1_bw="64">
<![CDATA[
:28 %sdiv_ln23 = sdiv i64 %select_ln23, i64 %sub_ln25

]]></Node>
<StgValue><ssdm name="sdiv_ln23"/></StgValue>
</operation>

<operation id="210" st_id="36" stage="21" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
:50 %urem_ln32 = urem i32 %mul_ln31, i32 %zext_ln32

]]></Node>
<StgValue><ssdm name="urem_ln32"/></StgValue>
</operation>

<operation id="211" st_id="36" stage="35" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:56 %udiv_ln35 = udiv i32 4294967295, i32 %add_ln35

]]></Node>
<StgValue><ssdm name="udiv_ln35"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="212" st_id="37" stage="33" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="2" op_0_bw="64" op_1_bw="64">
<![CDATA[
:28 %sdiv_ln23 = sdiv i64 %select_ln23, i64 %sub_ln25

]]></Node>
<StgValue><ssdm name="sdiv_ln23"/></StgValue>
</operation>

<operation id="213" st_id="37" stage="20" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
:50 %urem_ln32 = urem i32 %mul_ln31, i32 %zext_ln32

]]></Node>
<StgValue><ssdm name="urem_ln32"/></StgValue>
</operation>

<operation id="214" st_id="37" stage="34" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:56 %udiv_ln35 = udiv i32 4294967295, i32 %add_ln35

]]></Node>
<StgValue><ssdm name="udiv_ln35"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="215" st_id="38" stage="32" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="2" op_0_bw="64" op_1_bw="64">
<![CDATA[
:28 %sdiv_ln23 = sdiv i64 %select_ln23, i64 %sub_ln25

]]></Node>
<StgValue><ssdm name="sdiv_ln23"/></StgValue>
</operation>

<operation id="216" st_id="38" stage="19" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
:50 %urem_ln32 = urem i32 %mul_ln31, i32 %zext_ln32

]]></Node>
<StgValue><ssdm name="urem_ln32"/></StgValue>
</operation>

<operation id="217" st_id="38" stage="33" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:56 %udiv_ln35 = udiv i32 4294967295, i32 %add_ln35

]]></Node>
<StgValue><ssdm name="udiv_ln35"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="218" st_id="39" stage="31" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="2" op_0_bw="64" op_1_bw="64">
<![CDATA[
:28 %sdiv_ln23 = sdiv i64 %select_ln23, i64 %sub_ln25

]]></Node>
<StgValue><ssdm name="sdiv_ln23"/></StgValue>
</operation>

<operation id="219" st_id="39" stage="18" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
:50 %urem_ln32 = urem i32 %mul_ln31, i32 %zext_ln32

]]></Node>
<StgValue><ssdm name="urem_ln32"/></StgValue>
</operation>

<operation id="220" st_id="39" stage="32" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:56 %udiv_ln35 = udiv i32 4294967295, i32 %add_ln35

]]></Node>
<StgValue><ssdm name="udiv_ln35"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="221" st_id="40" stage="30" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="2" op_0_bw="64" op_1_bw="64">
<![CDATA[
:28 %sdiv_ln23 = sdiv i64 %select_ln23, i64 %sub_ln25

]]></Node>
<StgValue><ssdm name="sdiv_ln23"/></StgValue>
</operation>

<operation id="222" st_id="40" stage="17" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
:50 %urem_ln32 = urem i32 %mul_ln31, i32 %zext_ln32

]]></Node>
<StgValue><ssdm name="urem_ln32"/></StgValue>
</operation>

<operation id="223" st_id="40" stage="31" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:56 %udiv_ln35 = udiv i32 4294967295, i32 %add_ln35

]]></Node>
<StgValue><ssdm name="udiv_ln35"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="224" st_id="41" stage="29" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="2" op_0_bw="64" op_1_bw="64">
<![CDATA[
:28 %sdiv_ln23 = sdiv i64 %select_ln23, i64 %sub_ln25

]]></Node>
<StgValue><ssdm name="sdiv_ln23"/></StgValue>
</operation>

<operation id="225" st_id="41" stage="16" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
:50 %urem_ln32 = urem i32 %mul_ln31, i32 %zext_ln32

]]></Node>
<StgValue><ssdm name="urem_ln32"/></StgValue>
</operation>

<operation id="226" st_id="41" stage="30" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:56 %udiv_ln35 = udiv i32 4294967295, i32 %add_ln35

]]></Node>
<StgValue><ssdm name="udiv_ln35"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="227" st_id="42" stage="28" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="2" op_0_bw="64" op_1_bw="64">
<![CDATA[
:28 %sdiv_ln23 = sdiv i64 %select_ln23, i64 %sub_ln25

]]></Node>
<StgValue><ssdm name="sdiv_ln23"/></StgValue>
</operation>

<operation id="228" st_id="42" stage="15" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
:50 %urem_ln32 = urem i32 %mul_ln31, i32 %zext_ln32

]]></Node>
<StgValue><ssdm name="urem_ln32"/></StgValue>
</operation>

<operation id="229" st_id="42" stage="29" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:56 %udiv_ln35 = udiv i32 4294967295, i32 %add_ln35

]]></Node>
<StgValue><ssdm name="udiv_ln35"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="230" st_id="43" stage="27" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="2" op_0_bw="64" op_1_bw="64">
<![CDATA[
:28 %sdiv_ln23 = sdiv i64 %select_ln23, i64 %sub_ln25

]]></Node>
<StgValue><ssdm name="sdiv_ln23"/></StgValue>
</operation>

<operation id="231" st_id="43" stage="14" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
:50 %urem_ln32 = urem i32 %mul_ln31, i32 %zext_ln32

]]></Node>
<StgValue><ssdm name="urem_ln32"/></StgValue>
</operation>

<operation id="232" st_id="43" stage="28" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:56 %udiv_ln35 = udiv i32 4294967295, i32 %add_ln35

]]></Node>
<StgValue><ssdm name="udiv_ln35"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="233" st_id="44" stage="26" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="2" op_0_bw="64" op_1_bw="64">
<![CDATA[
:28 %sdiv_ln23 = sdiv i64 %select_ln23, i64 %sub_ln25

]]></Node>
<StgValue><ssdm name="sdiv_ln23"/></StgValue>
</operation>

<operation id="234" st_id="44" stage="13" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
:50 %urem_ln32 = urem i32 %mul_ln31, i32 %zext_ln32

]]></Node>
<StgValue><ssdm name="urem_ln32"/></StgValue>
</operation>

<operation id="235" st_id="44" stage="27" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:56 %udiv_ln35 = udiv i32 4294967295, i32 %add_ln35

]]></Node>
<StgValue><ssdm name="udiv_ln35"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="236" st_id="45" stage="25" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="2" op_0_bw="64" op_1_bw="64">
<![CDATA[
:28 %sdiv_ln23 = sdiv i64 %select_ln23, i64 %sub_ln25

]]></Node>
<StgValue><ssdm name="sdiv_ln23"/></StgValue>
</operation>

<operation id="237" st_id="45" stage="12" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
:50 %urem_ln32 = urem i32 %mul_ln31, i32 %zext_ln32

]]></Node>
<StgValue><ssdm name="urem_ln32"/></StgValue>
</operation>

<operation id="238" st_id="45" stage="26" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:56 %udiv_ln35 = udiv i32 4294967295, i32 %add_ln35

]]></Node>
<StgValue><ssdm name="udiv_ln35"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="239" st_id="46" stage="24" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="2" op_0_bw="64" op_1_bw="64">
<![CDATA[
:28 %sdiv_ln23 = sdiv i64 %select_ln23, i64 %sub_ln25

]]></Node>
<StgValue><ssdm name="sdiv_ln23"/></StgValue>
</operation>

<operation id="240" st_id="46" stage="11" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
:50 %urem_ln32 = urem i32 %mul_ln31, i32 %zext_ln32

]]></Node>
<StgValue><ssdm name="urem_ln32"/></StgValue>
</operation>

<operation id="241" st_id="46" stage="25" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:56 %udiv_ln35 = udiv i32 4294967295, i32 %add_ln35

]]></Node>
<StgValue><ssdm name="udiv_ln35"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="242" st_id="47" stage="23" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="2" op_0_bw="64" op_1_bw="64">
<![CDATA[
:28 %sdiv_ln23 = sdiv i64 %select_ln23, i64 %sub_ln25

]]></Node>
<StgValue><ssdm name="sdiv_ln23"/></StgValue>
</operation>

<operation id="243" st_id="47" stage="10" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
:50 %urem_ln32 = urem i32 %mul_ln31, i32 %zext_ln32

]]></Node>
<StgValue><ssdm name="urem_ln32"/></StgValue>
</operation>

<operation id="244" st_id="47" stage="24" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:56 %udiv_ln35 = udiv i32 4294967295, i32 %add_ln35

]]></Node>
<StgValue><ssdm name="udiv_ln35"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="245" st_id="48" stage="22" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="2" op_0_bw="64" op_1_bw="64">
<![CDATA[
:28 %sdiv_ln23 = sdiv i64 %select_ln23, i64 %sub_ln25

]]></Node>
<StgValue><ssdm name="sdiv_ln23"/></StgValue>
</operation>

<operation id="246" st_id="48" stage="9" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
:50 %urem_ln32 = urem i32 %mul_ln31, i32 %zext_ln32

]]></Node>
<StgValue><ssdm name="urem_ln32"/></StgValue>
</operation>

<operation id="247" st_id="48" stage="23" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:56 %udiv_ln35 = udiv i32 4294967295, i32 %add_ln35

]]></Node>
<StgValue><ssdm name="udiv_ln35"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="248" st_id="49" stage="21" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="2" op_0_bw="64" op_1_bw="64">
<![CDATA[
:28 %sdiv_ln23 = sdiv i64 %select_ln23, i64 %sub_ln25

]]></Node>
<StgValue><ssdm name="sdiv_ln23"/></StgValue>
</operation>

<operation id="249" st_id="49" stage="8" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
:50 %urem_ln32 = urem i32 %mul_ln31, i32 %zext_ln32

]]></Node>
<StgValue><ssdm name="urem_ln32"/></StgValue>
</operation>

<operation id="250" st_id="49" stage="22" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:56 %udiv_ln35 = udiv i32 4294967295, i32 %add_ln35

]]></Node>
<StgValue><ssdm name="udiv_ln35"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="251" st_id="50" stage="20" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="2" op_0_bw="64" op_1_bw="64">
<![CDATA[
:28 %sdiv_ln23 = sdiv i64 %select_ln23, i64 %sub_ln25

]]></Node>
<StgValue><ssdm name="sdiv_ln23"/></StgValue>
</operation>

<operation id="252" st_id="50" stage="7" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
:50 %urem_ln32 = urem i32 %mul_ln31, i32 %zext_ln32

]]></Node>
<StgValue><ssdm name="urem_ln32"/></StgValue>
</operation>

<operation id="253" st_id="50" stage="21" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:56 %udiv_ln35 = udiv i32 4294967295, i32 %add_ln35

]]></Node>
<StgValue><ssdm name="udiv_ln35"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="254" st_id="51" stage="19" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="2" op_0_bw="64" op_1_bw="64">
<![CDATA[
:28 %sdiv_ln23 = sdiv i64 %select_ln23, i64 %sub_ln25

]]></Node>
<StgValue><ssdm name="sdiv_ln23"/></StgValue>
</operation>

<operation id="255" st_id="51" stage="6" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
:50 %urem_ln32 = urem i32 %mul_ln31, i32 %zext_ln32

]]></Node>
<StgValue><ssdm name="urem_ln32"/></StgValue>
</operation>

<operation id="256" st_id="51" stage="20" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:56 %udiv_ln35 = udiv i32 4294967295, i32 %add_ln35

]]></Node>
<StgValue><ssdm name="udiv_ln35"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="257" st_id="52" stage="18" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="2" op_0_bw="64" op_1_bw="64">
<![CDATA[
:28 %sdiv_ln23 = sdiv i64 %select_ln23, i64 %sub_ln25

]]></Node>
<StgValue><ssdm name="sdiv_ln23"/></StgValue>
</operation>

<operation id="258" st_id="52" stage="5" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
:50 %urem_ln32 = urem i32 %mul_ln31, i32 %zext_ln32

]]></Node>
<StgValue><ssdm name="urem_ln32"/></StgValue>
</operation>

<operation id="259" st_id="52" stage="19" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:56 %udiv_ln35 = udiv i32 4294967295, i32 %add_ln35

]]></Node>
<StgValue><ssdm name="udiv_ln35"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="260" st_id="53" stage="17" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="2" op_0_bw="64" op_1_bw="64">
<![CDATA[
:28 %sdiv_ln23 = sdiv i64 %select_ln23, i64 %sub_ln25

]]></Node>
<StgValue><ssdm name="sdiv_ln23"/></StgValue>
</operation>

<operation id="261" st_id="53" stage="4" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
:50 %urem_ln32 = urem i32 %mul_ln31, i32 %zext_ln32

]]></Node>
<StgValue><ssdm name="urem_ln32"/></StgValue>
</operation>

<operation id="262" st_id="53" stage="18" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:56 %udiv_ln35 = udiv i32 4294967295, i32 %add_ln35

]]></Node>
<StgValue><ssdm name="udiv_ln35"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="263" st_id="54" stage="16" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="2" op_0_bw="64" op_1_bw="64">
<![CDATA[
:28 %sdiv_ln23 = sdiv i64 %select_ln23, i64 %sub_ln25

]]></Node>
<StgValue><ssdm name="sdiv_ln23"/></StgValue>
</operation>

<operation id="264" st_id="54" stage="3" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
:50 %urem_ln32 = urem i32 %mul_ln31, i32 %zext_ln32

]]></Node>
<StgValue><ssdm name="urem_ln32"/></StgValue>
</operation>

<operation id="265" st_id="54" stage="17" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:56 %udiv_ln35 = udiv i32 4294967295, i32 %add_ln35

]]></Node>
<StgValue><ssdm name="udiv_ln35"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="266" st_id="55" stage="15" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="2" op_0_bw="64" op_1_bw="64">
<![CDATA[
:28 %sdiv_ln23 = sdiv i64 %select_ln23, i64 %sub_ln25

]]></Node>
<StgValue><ssdm name="sdiv_ln23"/></StgValue>
</operation>

<operation id="267" st_id="55" stage="2" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
:50 %urem_ln32 = urem i32 %mul_ln31, i32 %zext_ln32

]]></Node>
<StgValue><ssdm name="urem_ln32"/></StgValue>
</operation>

<operation id="268" st_id="55" stage="16" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:56 %udiv_ln35 = udiv i32 4294967295, i32 %add_ln35

]]></Node>
<StgValue><ssdm name="udiv_ln35"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="269" st_id="56" stage="14" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="2" op_0_bw="64" op_1_bw="64">
<![CDATA[
:28 %sdiv_ln23 = sdiv i64 %select_ln23, i64 %sub_ln25

]]></Node>
<StgValue><ssdm name="sdiv_ln23"/></StgValue>
</operation>

<operation id="270" st_id="56" stage="1" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
:50 %urem_ln32 = urem i32 %mul_ln31, i32 %zext_ln32

]]></Node>
<StgValue><ssdm name="urem_ln32"/></StgValue>
</operation>

<operation id="271" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="16">
<![CDATA[
:51 %trunc_ln30 = trunc i16 %urem_ln32

]]></Node>
<StgValue><ssdm name="trunc_ln30"/></StgValue>
</operation>

<operation id="272" st_id="56" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:53 %mul_ln30_2 = mul i16 %trunc_ln30, i16 %mul_ln30

]]></Node>
<StgValue><ssdm name="mul_ln30_2"/></StgValue>
</operation>

<operation id="273" st_id="56" stage="15" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:56 %udiv_ln35 = udiv i32 4294967295, i32 %add_ln35

]]></Node>
<StgValue><ssdm name="udiv_ln35"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="274" st_id="57" stage="13" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="2" op_0_bw="64" op_1_bw="64">
<![CDATA[
:28 %sdiv_ln23 = sdiv i64 %select_ln23, i64 %sub_ln25

]]></Node>
<StgValue><ssdm name="sdiv_ln23"/></StgValue>
</operation>

<operation id="275" st_id="57" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:53 %mul_ln30_2 = mul i16 %trunc_ln30, i16 %mul_ln30

]]></Node>
<StgValue><ssdm name="mul_ln30_2"/></StgValue>
</operation>

<operation id="276" st_id="57" stage="14" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:56 %udiv_ln35 = udiv i32 4294967295, i32 %add_ln35

]]></Node>
<StgValue><ssdm name="udiv_ln35"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="277" st_id="58" stage="12" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="2" op_0_bw="64" op_1_bw="64">
<![CDATA[
:28 %sdiv_ln23 = sdiv i64 %select_ln23, i64 %sub_ln25

]]></Node>
<StgValue><ssdm name="sdiv_ln23"/></StgValue>
</operation>

<operation id="278" st_id="58" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:53 %mul_ln30_2 = mul i16 %trunc_ln30, i16 %mul_ln30

]]></Node>
<StgValue><ssdm name="mul_ln30_2"/></StgValue>
</operation>

<operation id="279" st_id="58" stage="13" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:56 %udiv_ln35 = udiv i32 4294967295, i32 %add_ln35

]]></Node>
<StgValue><ssdm name="udiv_ln35"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="280" st_id="59" stage="11" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="2" op_0_bw="64" op_1_bw="64">
<![CDATA[
:28 %sdiv_ln23 = sdiv i64 %select_ln23, i64 %sub_ln25

]]></Node>
<StgValue><ssdm name="sdiv_ln23"/></StgValue>
</operation>

<operation id="281" st_id="59" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:53 %mul_ln30_2 = mul i16 %trunc_ln30, i16 %mul_ln30

]]></Node>
<StgValue><ssdm name="mul_ln30_2"/></StgValue>
</operation>

<operation id="282" st_id="59" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:54 %v_6_1 = mul i16 %mul_ln30_2, i16 %mul_ln30_1

]]></Node>
<StgValue><ssdm name="v_6_1"/></StgValue>
</operation>

<operation id="283" st_id="59" stage="12" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:56 %udiv_ln35 = udiv i32 4294967295, i32 %add_ln35

]]></Node>
<StgValue><ssdm name="udiv_ln35"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="284" st_id="60" stage="10" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="2" op_0_bw="64" op_1_bw="64">
<![CDATA[
:28 %sdiv_ln23 = sdiv i64 %select_ln23, i64 %sub_ln25

]]></Node>
<StgValue><ssdm name="sdiv_ln23"/></StgValue>
</operation>

<operation id="285" st_id="60" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:54 %v_6_1 = mul i16 %mul_ln30_2, i16 %mul_ln30_1

]]></Node>
<StgValue><ssdm name="v_6_1"/></StgValue>
</operation>

<operation id="286" st_id="60" stage="11" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:56 %udiv_ln35 = udiv i32 4294967295, i32 %add_ln35

]]></Node>
<StgValue><ssdm name="udiv_ln35"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="287" st_id="61" stage="9" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="2" op_0_bw="64" op_1_bw="64">
<![CDATA[
:28 %sdiv_ln23 = sdiv i64 %select_ln23, i64 %sub_ln25

]]></Node>
<StgValue><ssdm name="sdiv_ln23"/></StgValue>
</operation>

<operation id="288" st_id="61" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:54 %v_6_1 = mul i16 %mul_ln30_2, i16 %mul_ln30_1

]]></Node>
<StgValue><ssdm name="v_6_1"/></StgValue>
</operation>

<operation id="289" st_id="61" stage="10" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:56 %udiv_ln35 = udiv i32 4294967295, i32 %add_ln35

]]></Node>
<StgValue><ssdm name="udiv_ln35"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="290" st_id="62" stage="8" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="2" op_0_bw="64" op_1_bw="64">
<![CDATA[
:28 %sdiv_ln23 = sdiv i64 %select_ln23, i64 %sub_ln25

]]></Node>
<StgValue><ssdm name="sdiv_ln23"/></StgValue>
</operation>

<operation id="291" st_id="62" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:54 %v_6_1 = mul i16 %mul_ln30_2, i16 %mul_ln30_1

]]></Node>
<StgValue><ssdm name="v_6_1"/></StgValue>
</operation>

<operation id="292" st_id="62" stage="9" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:56 %udiv_ln35 = udiv i32 4294967295, i32 %add_ln35

]]></Node>
<StgValue><ssdm name="udiv_ln35"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="293" st_id="63" stage="7" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="2" op_0_bw="64" op_1_bw="64">
<![CDATA[
:28 %sdiv_ln23 = sdiv i64 %select_ln23, i64 %sub_ln25

]]></Node>
<StgValue><ssdm name="sdiv_ln23"/></StgValue>
</operation>

<operation id="294" st_id="63" stage="8" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:56 %udiv_ln35 = udiv i32 4294967295, i32 %add_ln35

]]></Node>
<StgValue><ssdm name="udiv_ln35"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="295" st_id="64" stage="6" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="2" op_0_bw="64" op_1_bw="64">
<![CDATA[
:28 %sdiv_ln23 = sdiv i64 %select_ln23, i64 %sub_ln25

]]></Node>
<StgValue><ssdm name="sdiv_ln23"/></StgValue>
</operation>

<operation id="296" st_id="64" stage="7" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:56 %udiv_ln35 = udiv i32 4294967295, i32 %add_ln35

]]></Node>
<StgValue><ssdm name="udiv_ln35"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="297" st_id="65" stage="5" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="2" op_0_bw="64" op_1_bw="64">
<![CDATA[
:28 %sdiv_ln23 = sdiv i64 %select_ln23, i64 %sub_ln25

]]></Node>
<StgValue><ssdm name="sdiv_ln23"/></StgValue>
</operation>

<operation id="298" st_id="65" stage="6" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:56 %udiv_ln35 = udiv i32 4294967295, i32 %add_ln35

]]></Node>
<StgValue><ssdm name="udiv_ln35"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="299" st_id="66" stage="4" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="2" op_0_bw="64" op_1_bw="64">
<![CDATA[
:28 %sdiv_ln23 = sdiv i64 %select_ln23, i64 %sub_ln25

]]></Node>
<StgValue><ssdm name="sdiv_ln23"/></StgValue>
</operation>

<operation id="300" st_id="66" stage="5" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:56 %udiv_ln35 = udiv i32 4294967295, i32 %add_ln35

]]></Node>
<StgValue><ssdm name="udiv_ln35"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="301" st_id="67" stage="3" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="2" op_0_bw="64" op_1_bw="64">
<![CDATA[
:28 %sdiv_ln23 = sdiv i64 %select_ln23, i64 %sub_ln25

]]></Node>
<StgValue><ssdm name="sdiv_ln23"/></StgValue>
</operation>

<operation id="302" st_id="67" stage="4" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:56 %udiv_ln35 = udiv i32 4294967295, i32 %add_ln35

]]></Node>
<StgValue><ssdm name="udiv_ln35"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="303" st_id="68" stage="2" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="2" op_0_bw="64" op_1_bw="64">
<![CDATA[
:28 %sdiv_ln23 = sdiv i64 %select_ln23, i64 %sub_ln25

]]></Node>
<StgValue><ssdm name="sdiv_ln23"/></StgValue>
</operation>

<operation id="304" st_id="68" stage="3" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:56 %udiv_ln35 = udiv i32 4294967295, i32 %add_ln35

]]></Node>
<StgValue><ssdm name="udiv_ln35"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="305" st_id="69" stage="1" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="2" op_0_bw="64" op_1_bw="64">
<![CDATA[
:28 %sdiv_ln23 = sdiv i64 %select_ln23, i64 %sub_ln25

]]></Node>
<StgValue><ssdm name="sdiv_ln23"/></StgValue>
</operation>

<operation id="306" st_id="69" stage="2" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:56 %udiv_ln35 = udiv i32 4294967295, i32 %add_ln35

]]></Node>
<StgValue><ssdm name="udiv_ln35"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="307" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="31" op_0_bw="8">
<![CDATA[
:21 %zext_ln23 = zext i8 %p_21_read

]]></Node>
<StgValue><ssdm name="zext_ln23"/></StgValue>
</operation>

<operation id="308" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="2" op_0_bw="2">
<![CDATA[
:29 %trunc_ln16 = trunc i2 %sdiv_ln23

]]></Node>
<StgValue><ssdm name="trunc_ln16"/></StgValue>
</operation>

<operation id="309" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="31" op_0_bw="2">
<![CDATA[
:30 %sext_ln16 = sext i2 %trunc_ln16

]]></Node>
<StgValue><ssdm name="sext_ln16"/></StgValue>
</operation>

<operation id="310" st_id="70" stage="1" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:56 %udiv_ln35 = udiv i32 4294967295, i32 %add_ln35

]]></Node>
<StgValue><ssdm name="udiv_ln35"/></StgValue>
</operation>

<operation id="311" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="33" op_0_bw="32">
<![CDATA[
:57 %zext_ln23_1 = zext i32 %udiv_ln35

]]></Node>
<StgValue><ssdm name="zext_ln23_1"/></StgValue>
</operation>

<operation id="312" st_id="70" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:58 %add_ln23 = add i31 %zext_ln23, i31 1138252539

]]></Node>
<StgValue><ssdm name="add_ln23"/></StgValue>
</operation>

<operation id="313" st_id="70" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:59 %v = sub i31 %add_ln23, i31 %sext_ln16

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>

<operation id="314" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="33" op_0_bw="31">
<![CDATA[
:60 %sext_ln36 = sext i31 %v

]]></Node>
<StgValue><ssdm name="sext_ln36"/></StgValue>
</operation>

<operation id="315" st_id="70" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
:62 %add_ln36 = add i33 %zext_ln23_1, i33 %sext_ln36

]]></Node>
<StgValue><ssdm name="add_ln36"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="316" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:6 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="317" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:7 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="318" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:8 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %p

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="319" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="320" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:10 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %p_11

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="321" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %p_11, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="322" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:12 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %p_17

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="323" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %p_17, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="324" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:14 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %p_19

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="325" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_19, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="326" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:16 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %p_21

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="327" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:17 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_21, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="328" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="17" op_0_bw="16">
<![CDATA[
:61 %zext_ln36 = zext i16 %v_6_1

]]></Node>
<StgValue><ssdm name="zext_ln36"/></StgValue>
</operation>

<operation id="329" st_id="71" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:63 %add_ln36_2 = add i17 %zext_ln36, i17 101

]]></Node>
<StgValue><ssdm name="add_ln36_2"/></StgValue>
</operation>

<operation id="330" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="33" op_0_bw="17">
<![CDATA[
:64 %zext_ln36_1 = zext i17 %add_ln36_2

]]></Node>
<StgValue><ssdm name="zext_ln36_1"/></StgValue>
</operation>

<operation id="331" st_id="71" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
:65 %add_ln36_1 = add i33 %zext_ln36_1, i33 %add_ln36

]]></Node>
<StgValue><ssdm name="add_ln36_1"/></StgValue>
</operation>

<operation id="332" st_id="71" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
:66 %result = sub i33 0, i33 %add_ln36_1

]]></Node>
<StgValue><ssdm name="result"/></StgValue>
</operation>

<operation id="333" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="33">
<![CDATA[
:67 %sext_ln17 = sext i33 %result

]]></Node>
<StgValue><ssdm name="sext_ln17"/></StgValue>
</operation>

<operation id="334" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="64">
<![CDATA[
:68 %ret_ln37 = ret i64 %sext_ln17

]]></Node>
<StgValue><ssdm name="ret_ln37"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
