<!-- GitHub Profile README for Umair Nadeem -->

<h1 align="center">👋 Hi, I'm Umair Nadeem</h1>

<p align="center">
  🎓 Electrical Engineering Student | 🔧 Hardware and Software Designer | 💻 Web & Systems Programmer  
</p>

<p align="center">
  <a href="https://www.linkedin.com/in/umair-nadem/"><img src="https://img.shields.io/badge/LinkedIn-blue?style=flat&logo=linkedin&logoColor=white" /></a>
  <a href="mailto:nadeemumair216@gmail.com"><img src="https://img.shields.io/badge/Gmail-D14836?style=flat&logo=gmail&logoColor=white" /></a>
  <img src="https://komarev.com/ghpvc/?username=umair-nadeem&style=flat&color=green" alt="Profile Views" />
</p>

---

## 🚀 About Me

- 🧠 Electrical Engineering undergrad passionate about real-world systems  
- 👨‍💻 Experienced in **Python**, **C**, **HTML/CSS**, and **SystemVerilog**  
- ⚙️ Hands-on with **FPGAs**, **digital logic**, and **signal processing**  
- 🌱 Currently learning embedded systems and hardware-software co-design

---

## 🛠️ Technical Toolbox

### 💻 Languages & Web  
![Python](https://img.shields.io/badge/Python-3670A0?style=flat&logo=python&logoColor=white)  
![C](https://img.shields.io/badge/C-00599C?style=flat&logo=c&logoColor=white)  
![HTML5](https://img.shields.io/badge/HTML5-E34F26?style=flat&logo=html5&logoColor=white)  
![CSS3](https://img.shields.io/badge/CSS3-1572B6?style=flat&logo=css3&logoColor=white)  
![SystemVerilog](https://img.shields.io/badge/SystemVerilog-FF6F00?style=flat&logo=verilog&logoColor=white)

### 🧰 Software & Tools  
![MATLAB](https://img.shields.io/badge/MATLAB-0076A8?style=flat&logo=Mathworks&logoColor=white)  
![Multisim](https://img.shields.io/badge/Multisim-0A74DA?style=flat&logo=ni&logoColor=white)  
![Vivado](https://img.shields.io/badge/Vivado-00457C?style=flat&logo=xilinx&logoColor=white)  
![QuestaSim](https://img.shields.io/badge/QuestaSim-00457C?style=flat&logo=mentorgraphics&logoColor=white)  
![Altium Designer](https://img.shields.io/badge/Altium-FFCC00?style=flat&logo=altiumdesigner&logoColor=black)

---

## 🔥 Featured Projects

| 💡 Project | 🚀 Tech Stack | 📝 Description |
|------------|---------------|----------------|
| 🔢 7-Segment FPGA Counter | SystemVerilog, Vivado | FSM-based counter for 0–9 display |
| 🎚️ Band-Pass Filter | MATLAB | Center freq = 1.5 kHz, BW = 300 Hz (RLC circuit) |
| 🌐 University Website | HTML/CSS | Clean and responsive front-end project |
| 🏋️ Gym Website | HTML/CSS/JS | Static UI for a modern fitness studio |
| ⚡ Steam Power Plant | Hardform |  power generation flow |

---




---

## 📫 Let's Connect

- 📧 Email: [nadeemumair216@gmail.com](mailto:nadeemumair216@gmail.com)  
- 🔗 LinkedIn: [umair-nadem](https://www.linkedin.com/in/umair-nadem/)  
- 📍 Based in Gujranwala, Pakistan

---

> *“The best way to learn engineering is by building — logic, layout, or lines of code.”*
