
*** Running vivado
    with args -log game_display.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source game_display.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source game_display.tcl -notrace
Command: synth_design -top game_display -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4008 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 282.879 ; gain = 73.352
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'game_display' [Z:/Documents/Xilinx Projects/Pinball/final_pinball/final_pinball.srcs/sources_1/new/game_display.v:13]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [Z:/Documents/Xilinx Projects/Pinball/final_pinball/final_pinball.srcs/sources_1/new/game_display.v:40]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [Z:/Documents/Xilinx Projects/Pinball/final_pinball/final_pinball.srcs/sources_1/new/game_display.v:40]
INFO: [Synth 8-638] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14146]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUF' (1#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14146]
INFO: [Synth 8-638] synthesizing module 'MMCME2_BASE' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:20534]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 25.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_BASE' (2#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:20534]
INFO: [Synth 8-638] synthesizing module 'BUFH' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:806]
INFO: [Synth 8-256] done synthesizing module 'BUFH' (3#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:806]
INFO: [Synth 8-638] synthesizing module 'BUFGCE' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:617]
	Parameter CE_TYPE bound to: SYNC - type: string 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_I_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'BUFGCE' (4#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:617]
INFO: [Synth 8-638] synthesizing module 'ODDR' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25305]
	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-256] done synthesizing module 'ODDR' (5#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25305]
INFO: [Synth 8-638] synthesizing module 'vga_timing' [Z:/Documents/Xilinx Projects/Pinball/final_pinball/final_pinball.srcs/sources_1/new/vga_timing.v:13]
INFO: [Synth 8-256] done synthesizing module 'vga_timing' (6#1) [Z:/Documents/Xilinx Projects/Pinball/final_pinball/final_pinball.srcs/sources_1/new/vga_timing.v:13]
INFO: [Synth 8-638] synthesizing module 'framebuffer' [Z:/Documents/Xilinx Projects/Pinball/final_pinball/final_pinball.runs/synth_1/.Xil/Vivado-8176-CHRISTIANAG1660/realtime/framebuffer_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'framebuffer' (7#1) [Z:/Documents/Xilinx Projects/Pinball/final_pinball/final_pinball.runs/synth_1/.Xil/Vivado-8176-CHRISTIANAG1660/realtime/framebuffer_stub.v:6]
INFO: [Synth 8-226] default block is never used [Z:/Documents/Xilinx Projects/Pinball/final_pinball/final_pinball.srcs/sources_1/new/game_display.v:187]
INFO: [Synth 8-226] default block is never used [Z:/Documents/Xilinx Projects/Pinball/final_pinball/final_pinball.srcs/sources_1/new/game_display.v:284]
INFO: [Synth 8-155] case statement is not full and has no default [Z:/Documents/Xilinx Projects/Pinball/final_pinball/final_pinball.srcs/sources_1/new/game_display.v:303]
INFO: [Synth 8-638] synthesizing module 'linedraw' [Z:/Documents/Xilinx Projects/Pinball/final_pinball/final_pinball.srcs/sources_1/new/linedraw.v:13]
INFO: [Synth 8-256] done synthesizing module 'linedraw' (8#1) [Z:/Documents/Xilinx Projects/Pinball/final_pinball/final_pinball.srcs/sources_1/new/linedraw.v:13]
INFO: [Synth 8-638] synthesizing module 'board' [Z:/Documents/Xilinx Projects/Pinball/final_pinball/final_pinball.srcs/sources_1/new/board.v:15]
	Parameter REG_ADDR_STAX bound to: 3'b000 
	Parameter REG_ADDR_STAY bound to: 3'b001 
	Parameter REG_ADDR_ENDX bound to: 3'b010 
	Parameter REG_ADDR_ENDY bound to: 3'b011 
	Parameter REG_ADDR_BUSY bound to: 3'b100 
	Parameter REG_ADDR_BEAM bound to: 3'b101 
	Parameter REG_ADDR_MODE bound to: 3'b110 
	Parameter REG_ADDR_PRNG bound to: 3'b111 
	Parameter REG_DATA_BUSY_GO bound to: 8'b00000001 
	Parameter REG_DATA_BEAM_HI bound to: 8'b00001111 
	Parameter REG_DATA_BEAM_MD bound to: 8'b00000111 
	Parameter REG_DATA_BEAM_LO bound to: 8'b00000011 
	Parameter REG_DATA_MODE_HLD bound to: 8'b00000000 
	Parameter REG_DATA_MODE_CLR bound to: 8'b00000001 
	Parameter REG_DATA_MODE_LIN bound to: 8'b00000010 
	Parameter REG_DATA_MODE_EXP bound to: 8'b00000011 
INFO: [Synth 8-256] done synthesizing module 'board' (9#1) [Z:/Documents/Xilinx Projects/Pinball/final_pinball/final_pinball.srcs/sources_1/new/board.v:15]
INFO: [Synth 8-256] done synthesizing module 'game_display' (10#1) [Z:/Documents/Xilinx Projects/Pinball/final_pinball/final_pinball.srcs/sources_1/new/game_display.v:13]
WARNING: [Synth 8-3331] design board has unconnected port clk
WARNING: [Synth 8-3331] design board has unconnected port pclk
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 320.418 ; gain = 110.891
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-3352] multi-driven net write_data[7] with 1st driver pin 'write_data[7]' [Z:/Documents/Xilinx Projects/Pinball/final_pinball/final_pinball.srcs/sources_1/new/game_display.v:13]
CRITICAL WARNING: [Synth 8-3352] multi-driven net write_data[7] with 2nd driver pin 'GND' [Z:/Documents/Xilinx Projects/Pinball/final_pinball/final_pinball.srcs/sources_1/new/board.v:15]
CRITICAL WARNING: [Synth 8-3352] multi-driven net write_data[6] with 1st driver pin 'write_data[6]' [Z:/Documents/Xilinx Projects/Pinball/final_pinball/final_pinball.srcs/sources_1/new/game_display.v:13]
CRITICAL WARNING: [Synth 8-3352] multi-driven net write_data[6] with 2nd driver pin 'GND' [Z:/Documents/Xilinx Projects/Pinball/final_pinball/final_pinball.srcs/sources_1/new/board.v:15]
CRITICAL WARNING: [Synth 8-3352] multi-driven net write_data[5] with 1st driver pin 'write_data[5]' [Z:/Documents/Xilinx Projects/Pinball/final_pinball/final_pinball.srcs/sources_1/new/game_display.v:13]
CRITICAL WARNING: [Synth 8-3352] multi-driven net write_data[5] with 2nd driver pin 'GND' [Z:/Documents/Xilinx Projects/Pinball/final_pinball/final_pinball.srcs/sources_1/new/board.v:15]
CRITICAL WARNING: [Synth 8-3352] multi-driven net write_data[4] with 1st driver pin 'write_data[4]' [Z:/Documents/Xilinx Projects/Pinball/final_pinball/final_pinball.srcs/sources_1/new/game_display.v:13]
CRITICAL WARNING: [Synth 8-3352] multi-driven net write_data[4] with 2nd driver pin 'GND' [Z:/Documents/Xilinx Projects/Pinball/final_pinball/final_pinball.srcs/sources_1/new/board.v:15]
CRITICAL WARNING: [Synth 8-3352] multi-driven net write_data[3] with 1st driver pin 'write_data[3]' [Z:/Documents/Xilinx Projects/Pinball/final_pinball/final_pinball.srcs/sources_1/new/game_display.v:13]
CRITICAL WARNING: [Synth 8-3352] multi-driven net write_data[3] with 2nd driver pin 'GND' [Z:/Documents/Xilinx Projects/Pinball/final_pinball/final_pinball.srcs/sources_1/new/board.v:15]
CRITICAL WARNING: [Synth 8-3352] multi-driven net write_data[2] with 1st driver pin 'write_data[2]' [Z:/Documents/Xilinx Projects/Pinball/final_pinball/final_pinball.srcs/sources_1/new/game_display.v:13]
CRITICAL WARNING: [Synth 8-3352] multi-driven net write_data[2] with 2nd driver pin 'GND' [Z:/Documents/Xilinx Projects/Pinball/final_pinball/final_pinball.srcs/sources_1/new/board.v:15]
CRITICAL WARNING: [Synth 8-3352] multi-driven net write_data[1] with 1st driver pin 'write_data[1]' [Z:/Documents/Xilinx Projects/Pinball/final_pinball/final_pinball.srcs/sources_1/new/game_display.v:13]
CRITICAL WARNING: [Synth 8-3352] multi-driven net write_data[1] with 2nd driver pin 'GND' [Z:/Documents/Xilinx Projects/Pinball/final_pinball/final_pinball.srcs/sources_1/new/board.v:15]
CRITICAL WARNING: [Synth 8-3352] multi-driven net write_data[0] with 1st driver pin 'write_data[0]' [Z:/Documents/Xilinx Projects/Pinball/final_pinball/final_pinball.srcs/sources_1/new/game_display.v:13]
CRITICAL WARNING: [Synth 8-3352] multi-driven net write_data[0] with 2nd driver pin 'GND' [Z:/Documents/Xilinx Projects/Pinball/final_pinball/final_pinball.srcs/sources_1/new/board.v:15]
CRITICAL WARNING: [Synth 8-3352] multi-driven net address[2] with 1st driver pin 'address[2]' [Z:/Documents/Xilinx Projects/Pinball/final_pinball/final_pinball.srcs/sources_1/new/game_display.v:13]
CRITICAL WARNING: [Synth 8-3352] multi-driven net address[2] with 2nd driver pin 'GND' [Z:/Documents/Xilinx Projects/Pinball/final_pinball/final_pinball.srcs/sources_1/new/board.v:15]
CRITICAL WARNING: [Synth 8-3352] multi-driven net address[1] with 1st driver pin 'address[1]' [Z:/Documents/Xilinx Projects/Pinball/final_pinball/final_pinball.srcs/sources_1/new/game_display.v:13]
CRITICAL WARNING: [Synth 8-3352] multi-driven net address[1] with 2nd driver pin 'GND' [Z:/Documents/Xilinx Projects/Pinball/final_pinball/final_pinball.srcs/sources_1/new/board.v:15]
CRITICAL WARNING: [Synth 8-3352] multi-driven net address[0] with 1st driver pin 'address[0]' [Z:/Documents/Xilinx Projects/Pinball/final_pinball/final_pinball.srcs/sources_1/new/game_display.v:13]
CRITICAL WARNING: [Synth 8-3352] multi-driven net address[0] with 2nd driver pin 'GND' [Z:/Documents/Xilinx Projects/Pinball/final_pinball/final_pinball.srcs/sources_1/new/board.v:15]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|       11|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 320.418 ; gain = 110.891
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'framebuffer' instantiated as 'my_framebuffer' [Z:/Documents/Xilinx Projects/Pinball/final_pinball/final_pinball.srcs/sources_1/new/game_display.v:142]
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [Z:/Documents/Xilinx Projects/Pinball/final_pinball/final_pinball.runs/synth_1/.Xil/Vivado-8176-CHRISTIANAG1660/dcp/framebuffer_in_context.xdc] for cell 'my_framebuffer'
Finished Parsing XDC File [Z:/Documents/Xilinx Projects/Pinball/final_pinball/final_pinball.runs/synth_1/.Xil/Vivado-8176-CHRISTIANAG1660/dcp/framebuffer_in_context.xdc] for cell 'my_framebuffer'
Parsing XDC File [Z:/Documents/Xilinx Projects/Pinball/final_pinball/final_pinball.srcs/constrs_1/new/game_display.xdc]
Finished Parsing XDC File [Z:/Documents/Xilinx Projects/Pinball/final_pinball/final_pinball.srcs/constrs_1/new/game_display.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [Z:/Documents/Xilinx Projects/Pinball/final_pinball/final_pinball.srcs/constrs_1/new/game_display.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/game_display_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/game_display_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  BUFGCE => BUFGCTRL: 1 instances
  MMCME2_BASE => MMCME2_ADV: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 607.488 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 607.488 ; gain = 397.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 607.488 ; gain = 397.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 607.488 ; gain = 397.961
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "b" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "b" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 607.488 ; gain = 397.961
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 4     
	   2 Input      9 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	               11 Bit    Registers := 4     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 7     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 6     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 14    
	   3 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module game_display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 5     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 14    
	   3 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 6     
Module vga_timing 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 2     
Module linedraw 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 4     
+---Registers : 
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "b" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "b" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design game_display has port write_data[7] driven by constant 0
WARNING: [Synth 8-3917] design game_display has port write_data[6] driven by constant 0
WARNING: [Synth 8-3917] design game_display has port write_data[5] driven by constant 0
WARNING: [Synth 8-3917] design game_display has port write_data[4] driven by constant 0
WARNING: [Synth 8-3917] design game_display has port write_data[3] driven by constant 0
WARNING: [Synth 8-3917] design game_display has port write_data[2] driven by constant 0
WARNING: [Synth 8-3917] design game_display has port write_data[1] driven by constant 0
WARNING: [Synth 8-3917] design game_display has port write_data[0] driven by constant 0
WARNING: [Synth 8-3917] design game_display has port address[2] driven by constant 0
WARNING: [Synth 8-3917] design game_display has port address[1] driven by constant 0
WARNING: [Synth 8-3917] design game_display has port address[0] driven by constant 0
INFO: [Synth 8-3886] merging instance 'stay_reg[0]' (FDE) to 'mode_reg[1]'
INFO: [Synth 8-3886] merging instance 'stay_reg[1]' (FDE) to 'mode_reg[1]'
INFO: [Synth 8-3886] merging instance 'stay_reg[2]' (FDE) to 'mode_reg[1]'
INFO: [Synth 8-3886] merging instance 'stay_reg[3]' (FDE) to 'mode_reg[1]'
INFO: [Synth 8-3886] merging instance 'stay_reg[4]' (FDE) to 'mode_reg[1]'
INFO: [Synth 8-3886] merging instance 'stay_reg[5]' (FDE) to 'mode_reg[1]'
INFO: [Synth 8-3886] merging instance 'stay_reg[6]' (FDE) to 'mode_reg[1]'
INFO: [Synth 8-3886] merging instance 'stay_reg[7]' (FDE) to 'mode_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (go_reg)
INFO: [Synth 8-3886] merging instance 'endx_reg[6]' (FDE) to 'endx_reg[7]'
INFO: [Synth 8-3886] merging instance 'endx_reg[7]' (FDE) to 'endx_reg[5]'
INFO: [Synth 8-3886] merging instance 'endx_reg[0]' (FDE) to 'endx_reg[5]'
INFO: [Synth 8-3886] merging instance 'endx_reg[1]' (FDE) to 'endx_reg[5]'
INFO: [Synth 8-3886] merging instance 'endx_reg[2]' (FDE) to 'endx_reg[5]'
INFO: [Synth 8-3886] merging instance 'endx_reg[3]' (FDE) to 'endx_reg[5]'
INFO: [Synth 8-3886] merging instance 'endx_reg[4]' (FDE) to 'endx_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\endx_reg[5] )
INFO: [Synth 8-3886] merging instance 'endy_reg[6]' (FDE) to 'mode_reg[1]'
INFO: [Synth 8-3886] merging instance 'endy_reg[7]' (FDE) to 'mode_reg[1]'
INFO: [Synth 8-3886] merging instance 'endy_reg[0]' (FDE) to 'mode_reg[1]'
INFO: [Synth 8-3886] merging instance 'endy_reg[1]' (FDE) to 'mode_reg[1]'
INFO: [Synth 8-3886] merging instance 'endy_reg[2]' (FDE) to 'mode_reg[1]'
INFO: [Synth 8-3886] merging instance 'endy_reg[3]' (FDE) to 'mode_reg[1]'
INFO: [Synth 8-3886] merging instance 'endy_reg[4]' (FDE) to 'mode_reg[1]'
INFO: [Synth 8-3886] merging instance 'endy_reg[5]' (FDE) to 'mode_reg[1]'
INFO: [Synth 8-3886] merging instance 'mode_reg[1]' (FDE) to 'mode_reg[0]'
INFO: [Synth 8-3886] merging instance 'mode_reg[0]' (FDE) to 'beam_reg[3]'
INFO: [Synth 8-3886] merging instance 'beam_reg[0]' (FDE) to 'beam_reg[3]'
INFO: [Synth 8-3886] merging instance 'beam_reg[1]' (FDE) to 'beam_reg[3]'
INFO: [Synth 8-3886] merging instance 'beam_reg[2]' (FDE) to 'beam_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\beam_reg[3] )
INFO: [Synth 8-3886] merging instance 'framebuffer_pixelpair_out_sel_reg' (FD) to 'hcount_delayed_reg[0]'
INFO: [Synth 8-3886] merging instance 'stax_reg[0]' (FDE) to 'stax_reg[7]'
INFO: [Synth 8-3886] merging instance 'stax_reg[1]' (FDE) to 'stax_reg[7]'
INFO: [Synth 8-3886] merging instance 'stax_reg[2]' (FDE) to 'stax_reg[7]'
INFO: [Synth 8-3886] merging instance 'stax_reg[3]' (FDE) to 'stax_reg[7]'
INFO: [Synth 8-3886] merging instance 'stax_reg[4]' (FDE) to 'stax_reg[7]'
INFO: [Synth 8-3886] merging instance 'stax_reg[5]' (FDE) to 'stax_reg[7]'
INFO: [Synth 8-3886] merging instance 'stax_reg[6]' (FDE) to 'stax_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stax_reg[7] )
WARNING: [Synth 8-3332] Sequential element (stax_reg[7]) is unused and will be removed from module game_display.
WARNING: [Synth 8-3332] Sequential element (endx_reg[5]) is unused and will be removed from module game_display.
WARNING: [Synth 8-3332] Sequential element (my_linedraw/err_reg[8]) is unused and will be removed from module game_display.
WARNING: [Synth 8-3332] Sequential element (prng_reg[17]) is unused and will be removed from module game_display.
WARNING: [Synth 8-3332] Sequential element (prng_reg[16]) is unused and will be removed from module game_display.
WARNING: [Synth 8-3332] Sequential element (prng_reg[15]) is unused and will be removed from module game_display.
WARNING: [Synth 8-3332] Sequential element (prng_reg[14]) is unused and will be removed from module game_display.
WARNING: [Synth 8-3332] Sequential element (prng_reg[13]) is unused and will be removed from module game_display.
WARNING: [Synth 8-3332] Sequential element (prng_reg[12]) is unused and will be removed from module game_display.
WARNING: [Synth 8-3332] Sequential element (prng_reg[11]) is unused and will be removed from module game_display.
WARNING: [Synth 8-3332] Sequential element (prng_reg[10]) is unused and will be removed from module game_display.
WARNING: [Synth 8-3332] Sequential element (prng_reg[9]) is unused and will be removed from module game_display.
WARNING: [Synth 8-3332] Sequential element (prng_reg[8]) is unused and will be removed from module game_display.
WARNING: [Synth 8-3332] Sequential element (prng_reg[7]) is unused and will be removed from module game_display.
WARNING: [Synth 8-3332] Sequential element (prng_reg[6]) is unused and will be removed from module game_display.
WARNING: [Synth 8-3332] Sequential element (prng_reg[5]) is unused and will be removed from module game_display.
WARNING: [Synth 8-3332] Sequential element (prng_reg[4]) is unused and will be removed from module game_display.
WARNING: [Synth 8-3332] Sequential element (prng_reg[3]) is unused and will be removed from module game_display.
WARNING: [Synth 8-3332] Sequential element (prng_reg[2]) is unused and will be removed from module game_display.
WARNING: [Synth 8-3332] Sequential element (prng_reg[1]) is unused and will be removed from module game_display.
WARNING: [Synth 8-3332] Sequential element (go_reg) is unused and will be removed from module game_display.
WARNING: [Synth 8-3332] Sequential element (beam_reg[3]) is unused and will be removed from module game_display.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 607.488 ; gain = 397.961
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:36 . Memory (MB): peak = 607.488 ; gain = 397.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:36 . Memory (MB): peak = 607.488 ; gain = 397.961
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (my_linedraw/err_reg[7]) is unused and will be removed from module game_display.
WARNING: [Synth 8-3332] Sequential element (my_linedraw/err_reg[6]) is unused and will be removed from module game_display.
WARNING: [Synth 8-3332] Sequential element (my_linedraw/err_reg[5]) is unused and will be removed from module game_display.
WARNING: [Synth 8-3332] Sequential element (my_linedraw/err_reg[4]) is unused and will be removed from module game_display.
WARNING: [Synth 8-3332] Sequential element (my_linedraw/err_reg[3]) is unused and will be removed from module game_display.
WARNING: [Synth 8-3332] Sequential element (my_linedraw/err_reg[2]) is unused and will be removed from module game_display.
WARNING: [Synth 8-3332] Sequential element (my_linedraw/err_reg[1]) is unused and will be removed from module game_display.
WARNING: [Synth 8-3332] Sequential element (my_linedraw/err_reg[0]) is unused and will be removed from module game_display.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\my_linedraw/y_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\my_linedraw/y_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\my_linedraw/y_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\my_linedraw/y_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\my_linedraw/y_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\my_linedraw/y_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\my_linedraw/y_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\my_linedraw/y_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\my_linedraw/x_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\my_linedraw/x_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\my_linedraw/x_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\my_linedraw/x_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\my_linedraw/x_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\my_linedraw/x_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\my_linedraw/x_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\my_linedraw/x_reg[7] )
WARNING: [Synth 8-3332] Sequential element (my_linedraw/state_reg[1]) is unused and will be removed from module game_display.
WARNING: [Synth 8-3332] Sequential element (my_linedraw/state_reg[0]) is unused and will be removed from module game_display.
WARNING: [Synth 8-3332] Sequential element (my_linedraw/x_reg[7]) is unused and will be removed from module game_display.
WARNING: [Synth 8-3332] Sequential element (my_linedraw/x_reg[6]) is unused and will be removed from module game_display.
WARNING: [Synth 8-3332] Sequential element (my_linedraw/x_reg[5]) is unused and will be removed from module game_display.
WARNING: [Synth 8-3332] Sequential element (my_linedraw/x_reg[4]) is unused and will be removed from module game_display.
WARNING: [Synth 8-3332] Sequential element (my_linedraw/x_reg[3]) is unused and will be removed from module game_display.
WARNING: [Synth 8-3332] Sequential element (my_linedraw/x_reg[2]) is unused and will be removed from module game_display.
WARNING: [Synth 8-3332] Sequential element (my_linedraw/x_reg[1]) is unused and will be removed from module game_display.
WARNING: [Synth 8-3332] Sequential element (my_linedraw/x_reg[0]) is unused and will be removed from module game_display.
WARNING: [Synth 8-3332] Sequential element (my_linedraw/y_reg[7]) is unused and will be removed from module game_display.
WARNING: [Synth 8-3332] Sequential element (my_linedraw/y_reg[6]) is unused and will be removed from module game_display.
WARNING: [Synth 8-3332] Sequential element (my_linedraw/y_reg[5]) is unused and will be removed from module game_display.
WARNING: [Synth 8-3332] Sequential element (my_linedraw/y_reg[4]) is unused and will be removed from module game_display.
WARNING: [Synth 8-3332] Sequential element (my_linedraw/y_reg[3]) is unused and will be removed from module game_display.
WARNING: [Synth 8-3332] Sequential element (my_linedraw/y_reg[2]) is unused and will be removed from module game_display.
WARNING: [Synth 8-3332] Sequential element (my_linedraw/y_reg[1]) is unused and will be removed from module game_display.
WARNING: [Synth 8-3332] Sequential element (my_linedraw/y_reg[0]) is unused and will be removed from module game_display.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:36 . Memory (MB): peak = 607.488 ; gain = 397.961
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
ERROR: [Synth 8-4485] pin write_data[7] is connected to multiply driven net where other driver is constant
ERROR: synthesis optimization failed, fatal insert_io failure.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 607.488 ; gain = 110.027
INFO: [Common 17-83] Releasing license: Synthesis
98 Infos, 62 Warnings, 22 Critical Warnings and 2 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Mon May 15 14:08:40 2017...
