Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Fri Sep 22 18:29:29 2023
| Host         : Azathoth running 64-bit Arch Linux
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file fpga_basicIO_timing_summary_routed.rpt -pb fpga_basicIO_timing_summary_routed.pb -rpx fpga_basicIO_timing_summary_routed.rpx -warn_on_violation
| Design       : fpga_basicIO
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   46          
TIMING-20  Warning   Non-clocked latch               5           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (19)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (5)
5. checking no_input_delay (18)
6. checking no_output_delay (28)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (19)
-------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: btnRreg_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: inst_circuito/inst_control/FSM_sequential_currstate_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: inst_circuito/inst_control/FSM_sequential_currstate_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: inst_circuito/inst_control/FSM_sequential_currstate_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: inst_circuito/inst_control/FSM_sequential_currstate_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (5)
------------------------------------------------
 There are 5 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (28)
--------------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.935        0.000                      0                  234        0.144        0.000                      0                  234        4.500        0.000                       0                   119  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.935        0.000                      0                  234        0.144        0.000                      0                  234        4.500        0.000                       0                   119  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.935ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.935ns  (required time - arrival time)
  Source:                 inst_circuito/inst_datapath/res_mul_sg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_circuito/inst_datapath/res_mul_sg/B[8]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.406ns  (logic 4.342ns (67.775%)  route 2.064ns (32.225%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 14.870 - 10.000 ) 
    Source Clock Delay      (SCD):    5.166ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.645     5.166    inst_circuito/inst_datapath/CLK
    DSP48_X0Y8           DSP48E1                                      r  inst_circuito/inst_datapath/res_mul_sg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_CLK_P[8])
                                                      4.009     9.175 r  inst_circuito/inst_datapath/res_mul_sg/P[8]
                         net (fo=1, routed)           1.299    10.473    inst_circuito/inst_datapath/res_mul_sg_n_97
    SLICE_X8Y21          LUT5 (Prop_lut5_I0_O)        0.124    10.597 r  inst_circuito/inst_datapath/register1[8]_i_2/O
                         net (fo=1, routed)           0.000    10.597    inst_circuito/inst_datapath/register1[8]_i_2_n_0
    SLICE_X8Y21          MUXF7 (Prop_muxf7_I0_O)      0.209    10.806 r  inst_circuito/inst_datapath/register1_reg[8]_i_1/O
                         net (fo=4, routed)           0.766    11.572    inst_circuito/inst_datapath/res_mux[8]
    DSP48_X0Y8           DSP48E1                                      r  inst_circuito/inst_datapath/res_mul_sg/B[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.529    14.870    inst_circuito/inst_datapath/CLK
    DSP48_X0Y8           DSP48E1                                      r  inst_circuito/inst_datapath/res_mul_sg/CLK
                         clock pessimism              0.296    15.166    
                         clock uncertainty           -0.035    15.130    
    DSP48_X0Y8           DSP48E1 (Setup_dsp48e1_CLK_B[8])
                                                     -0.623    14.507    inst_circuito/inst_datapath/res_mul_sg
  -------------------------------------------------------------------
                         required time                         14.507    
                         arrival time                         -11.572    
  -------------------------------------------------------------------
                         slack                                  2.935    

Slack (MET) :             3.063ns  (required time - arrival time)
  Source:                 inst_circuito/inst_datapath/res_mul_sg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_circuito/inst_datapath/res_mul_sg/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.278ns  (logic 4.342ns (69.160%)  route 1.936ns (30.840%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 14.870 - 10.000 ) 
    Source Clock Delay      (SCD):    5.166ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.645     5.166    inst_circuito/inst_datapath/CLK
    DSP48_X0Y8           DSP48E1                                      r  inst_circuito/inst_datapath/res_mul_sg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      4.009     9.175 r  inst_circuito/inst_datapath/res_mul_sg/P[14]
                         net (fo=1, routed)           1.189    10.364    inst_circuito/inst_datapath/res_mul_sg_n_91
    SLICE_X8Y23          LUT5 (Prop_lut5_I0_O)        0.124    10.488 r  inst_circuito/inst_datapath/register1[14]_i_2/O
                         net (fo=1, routed)           0.000    10.488    inst_circuito/inst_datapath/register1[14]_i_2_n_0
    SLICE_X8Y23          MUXF7 (Prop_muxf7_I0_O)      0.209    10.697 r  inst_circuito/inst_datapath/register1_reg[14]_i_1/O
                         net (fo=4, routed)           0.747    11.444    inst_circuito/inst_datapath/res_mux[14]
    DSP48_X0Y8           DSP48E1                                      r  inst_circuito/inst_datapath/res_mul_sg/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.529    14.870    inst_circuito/inst_datapath/CLK
    DSP48_X0Y8           DSP48E1                                      r  inst_circuito/inst_datapath/res_mul_sg/CLK
                         clock pessimism              0.296    15.166    
                         clock uncertainty           -0.035    15.130    
    DSP48_X0Y8           DSP48E1 (Setup_dsp48e1_CLK_B[14])
                                                     -0.623    14.507    inst_circuito/inst_datapath/res_mul_sg
  -------------------------------------------------------------------
                         required time                         14.507    
                         arrival time                         -11.444    
  -------------------------------------------------------------------
                         slack                                  3.063    

Slack (MET) :             3.082ns  (required time - arrival time)
  Source:                 inst_circuito/inst_datapath/res_mul_sg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_circuito/inst_datapath/register1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.532ns  (logic 4.345ns (66.514%)  route 2.187ns (33.486%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.166ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.645     5.166    inst_circuito/inst_datapath/CLK
    DSP48_X0Y8           DSP48E1                                      r  inst_circuito/inst_datapath/res_mul_sg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     9.175 r  inst_circuito/inst_datapath/res_mul_sg/P[15]
                         net (fo=1, routed)           1.007    10.182    inst_circuito/inst_datapath/res_mul_sg_n_90
    SLICE_X13Y23         LUT5 (Prop_lut5_I0_O)        0.124    10.306 r  inst_circuito/inst_datapath/register1[15]_i_2/O
                         net (fo=1, routed)           0.000    10.306    inst_circuito/inst_datapath/register1[15]_i_2_n_0
    SLICE_X13Y23         MUXF7 (Prop_muxf7_I0_O)      0.212    10.518 r  inst_circuito/inst_datapath/register1_reg[15]_i_1/O
                         net (fo=4, routed)           1.180    11.698    inst_circuito/inst_datapath/res_mux[15]
    SLICE_X10Y22         FDRE                                         r  inst_circuito/inst_datapath/register1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.437    14.778    inst_circuito/inst_datapath/CLK
    SLICE_X10Y22         FDRE                                         r  inst_circuito/inst_datapath/register1_reg[15]/C
                         clock pessimism              0.273    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X10Y22         FDRE (Setup_fdre_C_D)       -0.236    14.780    inst_circuito/inst_datapath/register1_reg[15]
  -------------------------------------------------------------------
                         required time                         14.780    
                         arrival time                         -11.698    
  -------------------------------------------------------------------
                         slack                                  3.082    

Slack (MET) :             3.100ns  (required time - arrival time)
  Source:                 inst_circuito/inst_datapath/res_mul_sg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_circuito/inst_datapath/register2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.469ns  (logic 4.342ns (67.116%)  route 2.127ns (32.884%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.166ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.645     5.166    inst_circuito/inst_datapath/CLK
    DSP48_X0Y8           DSP48E1                                      r  inst_circuito/inst_datapath/res_mul_sg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_CLK_P[8])
                                                      4.009     9.175 r  inst_circuito/inst_datapath/res_mul_sg/P[8]
                         net (fo=1, routed)           1.299    10.473    inst_circuito/inst_datapath/res_mul_sg_n_97
    SLICE_X8Y21          LUT5 (Prop_lut5_I0_O)        0.124    10.597 r  inst_circuito/inst_datapath/register1[8]_i_2/O
                         net (fo=1, routed)           0.000    10.597    inst_circuito/inst_datapath/register1[8]_i_2_n_0
    SLICE_X8Y21          MUXF7 (Prop_muxf7_I0_O)      0.209    10.806 r  inst_circuito/inst_datapath/register1_reg[8]_i_1/O
                         net (fo=4, routed)           0.829    11.635    inst_circuito/inst_datapath/res_mux[8]
    SLICE_X11Y22         FDRE                                         r  inst_circuito/inst_datapath/register2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.437    14.778    inst_circuito/inst_datapath/CLK
    SLICE_X11Y22         FDRE                                         r  inst_circuito/inst_datapath/register2_reg[8]/C
                         clock pessimism              0.273    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X11Y22         FDRE (Setup_fdre_C_D)       -0.281    14.735    inst_circuito/inst_datapath/register2_reg[8]
  -------------------------------------------------------------------
                         required time                         14.735    
                         arrival time                         -11.635    
  -------------------------------------------------------------------
                         slack                                  3.100    

Slack (MET) :             3.107ns  (required time - arrival time)
  Source:                 inst_circuito/inst_datapath/res_mul_sg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_circuito/inst_datapath/res_mul_sg/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.233ns  (logic 4.345ns (69.713%)  route 1.888ns (30.287%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 14.870 - 10.000 ) 
    Source Clock Delay      (SCD):    5.166ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.645     5.166    inst_circuito/inst_datapath/CLK
    DSP48_X0Y8           DSP48E1                                      r  inst_circuito/inst_datapath/res_mul_sg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_CLK_P[12])
                                                      4.009     9.175 r  inst_circuito/inst_datapath/res_mul_sg/P[12]
                         net (fo=1, routed)           1.175    10.349    inst_circuito/inst_datapath/res_mul_sg_n_93
    SLICE_X9Y23          LUT5 (Prop_lut5_I0_O)        0.124    10.473 r  inst_circuito/inst_datapath/register1[12]_i_2/O
                         net (fo=1, routed)           0.000    10.473    inst_circuito/inst_datapath/register1[12]_i_2_n_0
    SLICE_X9Y23          MUXF7 (Prop_muxf7_I0_O)      0.212    10.685 r  inst_circuito/inst_datapath/register1_reg[12]_i_1/O
                         net (fo=4, routed)           0.713    11.398    inst_circuito/inst_datapath/res_mux[12]
    DSP48_X0Y8           DSP48E1                                      r  inst_circuito/inst_datapath/res_mul_sg/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.529    14.870    inst_circuito/inst_datapath/CLK
    DSP48_X0Y8           DSP48E1                                      r  inst_circuito/inst_datapath/res_mul_sg/CLK
                         clock pessimism              0.296    15.166    
                         clock uncertainty           -0.035    15.130    
    DSP48_X0Y8           DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -0.625    14.505    inst_circuito/inst_datapath/res_mul_sg
  -------------------------------------------------------------------
                         required time                         14.505    
                         arrival time                         -11.398    
  -------------------------------------------------------------------
                         slack                                  3.107    

Slack (MET) :             3.116ns  (required time - arrival time)
  Source:                 inst_circuito/inst_datapath/res_mul_sg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_circuito/inst_datapath/res_mul_sg/B[1]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.224ns  (logic 4.345ns (69.811%)  route 1.879ns (30.189%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 14.870 - 10.000 ) 
    Source Clock Delay      (SCD):    5.166ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.645     5.166    inst_circuito/inst_datapath/CLK
    DSP48_X0Y8           DSP48E1                                      r  inst_circuito/inst_datapath/res_mul_sg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      4.009     9.175 r  inst_circuito/inst_datapath/res_mul_sg/P[1]
                         net (fo=1, routed)           1.163    10.338    inst_circuito/inst_datapath/res_mul_sg_n_104
    SLICE_X9Y19          LUT5 (Prop_lut5_I0_O)        0.124    10.462 r  inst_circuito/inst_datapath/register1[1]_i_2/O
                         net (fo=1, routed)           0.000    10.462    inst_circuito/inst_datapath/register1[1]_i_2_n_0
    SLICE_X9Y19          MUXF7 (Prop_muxf7_I0_O)      0.212    10.674 r  inst_circuito/inst_datapath/register1_reg[1]_i_1/O
                         net (fo=4, routed)           0.715    11.390    inst_circuito/inst_datapath/res_mux[1]
    DSP48_X0Y8           DSP48E1                                      r  inst_circuito/inst_datapath/res_mul_sg/B[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.529    14.870    inst_circuito/inst_datapath/CLK
    DSP48_X0Y8           DSP48E1                                      r  inst_circuito/inst_datapath/res_mul_sg/CLK
                         clock pessimism              0.296    15.166    
                         clock uncertainty           -0.035    15.130    
    DSP48_X0Y8           DSP48E1 (Setup_dsp48e1_CLK_B[1])
                                                     -0.625    14.505    inst_circuito/inst_datapath/res_mul_sg
  -------------------------------------------------------------------
                         required time                         14.505    
                         arrival time                         -11.390    
  -------------------------------------------------------------------
                         slack                                  3.116    

Slack (MET) :             3.128ns  (required time - arrival time)
  Source:                 inst_circuito/inst_datapath/res_mul_sg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_circuito/inst_datapath/register1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.486ns  (logic 4.342ns (66.940%)  route 2.144ns (33.060%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.166ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.645     5.166    inst_circuito/inst_datapath/CLK
    DSP48_X0Y8           DSP48E1                                      r  inst_circuito/inst_datapath/res_mul_sg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_CLK_P[8])
                                                      4.009     9.175 r  inst_circuito/inst_datapath/res_mul_sg/P[8]
                         net (fo=1, routed)           1.299    10.473    inst_circuito/inst_datapath/res_mul_sg_n_97
    SLICE_X8Y21          LUT5 (Prop_lut5_I0_O)        0.124    10.597 r  inst_circuito/inst_datapath/register1[8]_i_2/O
                         net (fo=1, routed)           0.000    10.597    inst_circuito/inst_datapath/register1[8]_i_2_n_0
    SLICE_X8Y21          MUXF7 (Prop_muxf7_I0_O)      0.209    10.806 r  inst_circuito/inst_datapath/register1_reg[8]_i_1/O
                         net (fo=4, routed)           0.846    11.652    inst_circuito/inst_datapath/res_mux[8]
    SLICE_X10Y22         FDRE                                         r  inst_circuito/inst_datapath/register1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.437    14.778    inst_circuito/inst_datapath/CLK
    SLICE_X10Y22         FDRE                                         r  inst_circuito/inst_datapath/register1_reg[8]/C
                         clock pessimism              0.273    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X10Y22         FDRE (Setup_fdre_C_D)       -0.236    14.780    inst_circuito/inst_datapath/register1_reg[8]
  -------------------------------------------------------------------
                         required time                         14.780    
                         arrival time                         -11.652    
  -------------------------------------------------------------------
                         slack                                  3.128    

Slack (MET) :             3.164ns  (required time - arrival time)
  Source:                 inst_circuito/inst_datapath/res_mul_sg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_circuito/inst_datapath/res_mul_sg/A[12]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.264ns  (logic 4.345ns (69.366%)  route 1.919ns (30.634%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 14.870 - 10.000 ) 
    Source Clock Delay      (SCD):    5.166ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.645     5.166    inst_circuito/inst_datapath/CLK
    DSP48_X0Y8           DSP48E1                                      r  inst_circuito/inst_datapath/res_mul_sg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_CLK_P[12])
                                                      4.009     9.175 r  inst_circuito/inst_datapath/res_mul_sg/P[12]
                         net (fo=1, routed)           1.175    10.349    inst_circuito/inst_datapath/res_mul_sg_n_93
    SLICE_X9Y23          LUT5 (Prop_lut5_I0_O)        0.124    10.473 r  inst_circuito/inst_datapath/register1[12]_i_2/O
                         net (fo=1, routed)           0.000    10.473    inst_circuito/inst_datapath/register1[12]_i_2_n_0
    SLICE_X9Y23          MUXF7 (Prop_muxf7_I0_O)      0.212    10.685 r  inst_circuito/inst_datapath/register1_reg[12]_i_1/O
                         net (fo=4, routed)           0.744    11.430    inst_circuito/inst_datapath/res_mux[12]
    DSP48_X0Y8           DSP48E1                                      r  inst_circuito/inst_datapath/res_mul_sg/A[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.529    14.870    inst_circuito/inst_datapath/CLK
    DSP48_X0Y8           DSP48E1                                      r  inst_circuito/inst_datapath/res_mul_sg/CLK
                         clock pessimism              0.296    15.166    
                         clock uncertainty           -0.035    15.130    
    DSP48_X0Y8           DSP48E1 (Setup_dsp48e1_CLK_A[12])
                                                     -0.537    14.593    inst_circuito/inst_datapath/res_mul_sg
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                         -11.430    
  -------------------------------------------------------------------
                         slack                                  3.164    

Slack (MET) :             3.184ns  (required time - arrival time)
  Source:                 inst_circuito/inst_datapath/res_mul_sg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_circuito/inst_datapath/res_mul_sg/A[14]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.246ns  (logic 4.342ns (69.517%)  route 1.904ns (30.483%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 14.870 - 10.000 ) 
    Source Clock Delay      (SCD):    5.166ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.645     5.166    inst_circuito/inst_datapath/CLK
    DSP48_X0Y8           DSP48E1                                      r  inst_circuito/inst_datapath/res_mul_sg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      4.009     9.175 r  inst_circuito/inst_datapath/res_mul_sg/P[14]
                         net (fo=1, routed)           1.189    10.364    inst_circuito/inst_datapath/res_mul_sg_n_91
    SLICE_X8Y23          LUT5 (Prop_lut5_I0_O)        0.124    10.488 r  inst_circuito/inst_datapath/register1[14]_i_2/O
                         net (fo=1, routed)           0.000    10.488    inst_circuito/inst_datapath/register1[14]_i_2_n_0
    SLICE_X8Y23          MUXF7 (Prop_muxf7_I0_O)      0.209    10.697 r  inst_circuito/inst_datapath/register1_reg[14]_i_1/O
                         net (fo=4, routed)           0.715    11.412    inst_circuito/inst_datapath/res_mux[14]
    DSP48_X0Y8           DSP48E1                                      r  inst_circuito/inst_datapath/res_mul_sg/A[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.529    14.870    inst_circuito/inst_datapath/CLK
    DSP48_X0Y8           DSP48E1                                      r  inst_circuito/inst_datapath/res_mul_sg/CLK
                         clock pessimism              0.296    15.166    
                         clock uncertainty           -0.035    15.130    
    DSP48_X0Y8           DSP48E1 (Setup_dsp48e1_CLK_A[14])
                                                     -0.535    14.595    inst_circuito/inst_datapath/res_mul_sg
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                         -11.412    
  -------------------------------------------------------------------
                         slack                                  3.184    

Slack (MET) :             3.188ns  (required time - arrival time)
  Source:                 inst_circuito/inst_datapath/res_mul_sg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_circuito/inst_datapath/res_mul_sg/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.327ns  (logic 4.257ns (67.287%)  route 2.070ns (32.713%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 14.870 - 10.000 ) 
    Source Clock Delay      (SCD):    5.166ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.645     5.166    inst_circuito/inst_datapath/CLK
    DSP48_X0Y8           DSP48E1                                      r  inst_circuito/inst_datapath/res_mul_sg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_CLK_P[10])
                                                      4.009     9.175 r  inst_circuito/inst_datapath/res_mul_sg/P[10]
                         net (fo=1, routed)           0.907    10.082    inst_circuito/inst_control/P[2]
    SLICE_X12Y24         LUT6 (Prop_lut6_I3_O)        0.124    10.206 r  inst_circuito/inst_control/register1[10]_i_2/O
                         net (fo=1, routed)           0.605    10.810    inst_circuito/inst_control/register1[10]_i_2_n_0
    SLICE_X8Y23          LUT3 (Prop_lut3_I0_O)        0.124    10.934 r  inst_circuito/inst_control/register1[10]_i_1/O
                         net (fo=4, routed)           0.558    11.492    inst_circuito/inst_datapath/D[2]
    DSP48_X0Y8           DSP48E1                                      r  inst_circuito/inst_datapath/res_mul_sg/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.529    14.870    inst_circuito/inst_datapath/CLK
    DSP48_X0Y8           DSP48E1                                      r  inst_circuito/inst_datapath/res_mul_sg/CLK
                         clock pessimism              0.296    15.166    
                         clock uncertainty           -0.035    15.130    
    DSP48_X0Y8           DSP48E1 (Setup_dsp48e1_CLK_B[10])
                                                     -0.450    14.680    inst_circuito/inst_datapath/res_mul_sg
  -------------------------------------------------------------------
                         required time                         14.680    
                         arrival time                         -11.492    
  -------------------------------------------------------------------
                         slack                                  3.188    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 Inst_btn_debounce/sig_out_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnUreg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.141ns (64.352%)  route 0.078ns (35.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.561     1.444    Inst_btn_debounce/CLK
    SLICE_X9Y16          FDRE                                         r  Inst_btn_debounce/sig_out_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16          FDRE (Prop_fdre_C_Q)         0.141     1.585 r  Inst_btn_debounce/sig_out_reg_reg[3]/Q
                         net (fo=3, routed)           0.078     1.663    btnDeBnc[3]
    SLICE_X9Y16          FDRE                                         r  btnUreg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.829     1.956    clk_IBUF_BUFG
    SLICE_X9Y16          FDRE                                         r  btnUreg_reg/C
                         clock pessimism             -0.512     1.444    
    SLICE_X9Y16          FDRE (Hold_fdre_C_D)         0.075     1.519    btnUreg_reg
  -------------------------------------------------------------------
                         required time                         -1.519    
                         arrival time                           1.663    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 Inst_btn_debounce/sig_out_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnRreg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.141ns (64.352%)  route 0.078ns (35.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.553     1.436    Inst_btn_debounce/CLK
    SLICE_X15Y25         FDRE                                         r  Inst_btn_debounce/sig_out_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y25         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  Inst_btn_debounce/sig_out_reg_reg[1]/Q
                         net (fo=3, routed)           0.078     1.655    btnDeBnc[1]
    SLICE_X15Y25         FDRE                                         r  btnRreg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.820     1.947    clk_IBUF_BUFG
    SLICE_X15Y25         FDRE                                         r  btnRreg_reg/C
                         clock pessimism             -0.511     1.436    
    SLICE_X15Y25         FDRE (Hold_fdre_C_D)         0.075     1.511    btnRreg_reg
  -------------------------------------------------------------------
                         required time                         -1.511    
                         arrival time                           1.655    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 btnRreg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_circuito/inst_control/FSM_sequential_currstate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.227ns (60.760%)  route 0.147ns (39.240%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.553     1.436    clk_IBUF_BUFG
    SLICE_X15Y25         FDRE                                         r  btnRreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y25         FDRE (Prop_fdre_C_Q)         0.128     1.564 r  btnRreg_reg/Q
                         net (fo=6, routed)           0.147     1.711    inst_circuito/inst_control/btnRreg
    SLICE_X14Y27         LUT6 (Prop_lut6_I0_O)        0.099     1.810 r  inst_circuito/inst_control/FSM_sequential_currstate[1]_i_1/O
                         net (fo=1, routed)           0.000     1.810    inst_circuito/inst_control/nextstate[1]
    SLICE_X14Y27         FDRE                                         r  inst_circuito/inst_control/FSM_sequential_currstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.823     1.950    inst_circuito/inst_control/CLK
    SLICE_X14Y27         FDRE                                         r  inst_circuito/inst_control/FSM_sequential_currstate_reg[1]/C
                         clock pessimism             -0.498     1.452    
    SLICE_X14Y27         FDRE (Hold_fdre_C_D)         0.121     1.573    inst_circuito/inst_control/FSM_sequential_currstate_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 inst_disp7/clkdiv_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_disp7/clkdiv_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.559     1.442    inst_disp7/CLK
    SLICE_X14Y18         FDRE                                         r  inst_disp7/clkdiv_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y18         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  inst_disp7/clkdiv_reg[14]/Q
                         net (fo=1, routed)           0.114     1.721    inst_disp7/clkdiv_reg_n_0_[14]
    SLICE_X14Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.831 r  inst_disp7/clkdiv_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.831    inst_disp7/clkdiv_reg[12]_i_1_n_5
    SLICE_X14Y18         FDRE                                         r  inst_disp7/clkdiv_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.827     1.954    inst_disp7/CLK
    SLICE_X14Y18         FDRE                                         r  inst_disp7/clkdiv_reg[14]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X14Y18         FDRE (Hold_fdre_C_D)         0.134     1.576    inst_disp7/clkdiv_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 inst_disp7/clkdiv_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_disp7/clkdiv_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.560     1.443    inst_disp7/CLK
    SLICE_X14Y17         FDRE                                         r  inst_disp7/clkdiv_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y17         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  inst_disp7/clkdiv_reg[10]/Q
                         net (fo=1, routed)           0.114     1.722    inst_disp7/clkdiv_reg_n_0_[10]
    SLICE_X14Y17         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.832 r  inst_disp7/clkdiv_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.832    inst_disp7/clkdiv_reg[8]_i_1_n_5
    SLICE_X14Y17         FDRE                                         r  inst_disp7/clkdiv_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.828     1.955    inst_disp7/CLK
    SLICE_X14Y17         FDRE                                         r  inst_disp7/clkdiv_reg[10]/C
                         clock pessimism             -0.512     1.443    
    SLICE_X14Y17         FDRE (Hold_fdre_C_D)         0.134     1.577    inst_disp7/clkdiv_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 inst_disp7/clkdiv_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_disp7/clkdiv_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.562     1.445    inst_disp7/CLK
    SLICE_X14Y15         FDRE                                         r  inst_disp7/clkdiv_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y15         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  inst_disp7/clkdiv_reg[2]/Q
                         net (fo=1, routed)           0.114     1.724    inst_disp7/clkdiv_reg_n_0_[2]
    SLICE_X14Y15         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.834 r  inst_disp7/clkdiv_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.834    inst_disp7/clkdiv_reg[0]_i_1_n_5
    SLICE_X14Y15         FDRE                                         r  inst_disp7/clkdiv_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.830     1.957    inst_disp7/CLK
    SLICE_X14Y15         FDRE                                         r  inst_disp7/clkdiv_reg[2]/C
                         clock pessimism             -0.512     1.445    
    SLICE_X14Y15         FDRE (Hold_fdre_C_D)         0.134     1.579    inst_disp7/clkdiv_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 inst_disp7/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_disp7/clkdiv_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.561     1.444    inst_disp7/CLK
    SLICE_X14Y16         FDRE                                         r  inst_disp7/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y16         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  inst_disp7/clkdiv_reg[6]/Q
                         net (fo=1, routed)           0.114     1.723    inst_disp7/clkdiv_reg_n_0_[6]
    SLICE_X14Y16         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.833 r  inst_disp7/clkdiv_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.833    inst_disp7/clkdiv_reg[4]_i_1_n_5
    SLICE_X14Y16         FDRE                                         r  inst_disp7/clkdiv_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.829     1.956    inst_disp7/CLK
    SLICE_X14Y16         FDRE                                         r  inst_disp7/clkdiv_reg[6]/C
                         clock pessimism             -0.512     1.444    
    SLICE_X14Y16         FDRE (Hold_fdre_C_D)         0.134     1.578    inst_disp7/clkdiv_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 Inst_btn_debounce/sig_cntrs_ary_reg[3][10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[3][10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.559     1.442    Inst_btn_debounce/CLK
    SLICE_X8Y18          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y18          FDRE (Prop_fdre_C_Q)         0.164     1.606 r  Inst_btn_debounce/sig_cntrs_ary_reg[3][10]/Q
                         net (fo=2, routed)           0.125     1.732    Inst_btn_debounce/sig_cntrs_ary_reg[3]_1[10]
    SLICE_X8Y18          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.842 r  Inst_btn_debounce/sig_cntrs_ary_reg[3][8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.842    Inst_btn_debounce/sig_cntrs_ary_reg[3][8]_i_1_n_5
    SLICE_X8Y18          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.827     1.954    Inst_btn_debounce/CLK
    SLICE_X8Y18          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][10]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X8Y18          FDRE (Hold_fdre_C_D)         0.134     1.576    Inst_btn_debounce/sig_cntrs_ary_reg[3][10]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 Inst_btn_debounce/sig_cntrs_ary_reg[3][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[3][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.560     1.443    Inst_btn_debounce/CLK
    SLICE_X8Y17          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDRE (Prop_fdre_C_Q)         0.164     1.607 r  Inst_btn_debounce/sig_cntrs_ary_reg[3][6]/Q
                         net (fo=2, routed)           0.125     1.733    Inst_btn_debounce/sig_cntrs_ary_reg[3]_1[6]
    SLICE_X8Y17          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.843 r  Inst_btn_debounce/sig_cntrs_ary_reg[3][4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.843    Inst_btn_debounce/sig_cntrs_ary_reg[3][4]_i_1_n_5
    SLICE_X8Y17          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.828     1.955    Inst_btn_debounce/CLK
    SLICE_X8Y17          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][6]/C
                         clock pessimism             -0.512     1.443    
    SLICE_X8Y17          FDRE (Hold_fdre_C_D)         0.134     1.577    Inst_btn_debounce/sig_cntrs_ary_reg[3][6]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 Inst_btn_debounce/sig_cntrs_ary_reg[1][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.556     1.439    Inst_btn_debounce/CLK
    SLICE_X14Y22         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y22         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  Inst_btn_debounce/sig_cntrs_ary_reg[1][6]/Q
                         net (fo=2, routed)           0.125     1.729    Inst_btn_debounce/sig_cntrs_ary_reg[1]_0[6]
    SLICE_X14Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.839 r  Inst_btn_debounce/sig_cntrs_ary_reg[1][4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.839    Inst_btn_debounce/sig_cntrs_ary_reg[1][4]_i_1_n_5
    SLICE_X14Y22         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.823     1.950    Inst_btn_debounce/CLK
    SLICE_X14Y22         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[1][6]/C
                         clock pessimism             -0.511     1.439    
    SLICE_X14Y22         FDRE (Hold_fdre_C_D)         0.134     1.573    Inst_btn_debounce/sig_cntrs_ary_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X15Y25   btnRreg_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y16    btnUreg_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y11    sw_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y37   sw_reg_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y31   sw_reg_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y39   sw_reg_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y43   sw_reg_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y44   sw_reg_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y48   sw_reg_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y25   btnRreg_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y25   btnRreg_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y16    btnUreg_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y16    btnUreg_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y11    sw_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y11    sw_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y37   sw_reg_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y37   sw_reg_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y31   sw_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y31   sw_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y25   btnRreg_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y25   btnRreg_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y16    btnUreg_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y16    btnUreg_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y11    sw_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y11    sw_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y37   sw_reg_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y37   sw_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y31   sw_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y31   sw_reg_reg[11]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.284ns  (logic 5.891ns (36.179%)  route 10.393ns (63.821%))
  Logic Levels:           9  (CARRY4=4 LUT3=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.639     5.160    clk_IBUF_BUFG
    SLICE_X65Y48         FDRE                                         r  sw_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y48         FDRE (Prop_fdre_C_Q)         0.456     5.616 r  sw_reg_reg[15]/Q
                         net (fo=34, routed)          3.737     9.353    inst_circuito/inst_datapath/dp[11]
    SLICE_X11Y19         LUT3 (Prop_lut3_I1_O)        0.124     9.477 r  inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_34/O
                         net (fo=1, routed)           0.473     9.950    inst_circuito/inst_datapath/L[16]
    SLICE_X11Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.530 r  inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    10.530    inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_24_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.644 r  inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.644    inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_22_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.758 r  inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    10.758    inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_23_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.980 r  inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_25/O[0]
                         net (fo=1, routed)           0.917    11.897    inst_circuito/inst_datapath/plusOp[13]
    SLICE_X10Y24         LUT6 (Prop_lut6_I0_O)        0.299    12.196 r  inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.830    13.026    inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_12_n_0
    SLICE_X12Y22         LUT6 (Prop_lut6_I2_O)        0.124    13.150 r  inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.122    14.272    inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X15Y19         LUT4 (Prop_lut4_I2_O)        0.152    14.424 r  inst_circuito/inst_datapath/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.314    17.738    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.706    21.445 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    21.445    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.207ns  (logic 5.904ns (36.427%)  route 10.303ns (63.573%))
  Logic Levels:           9  (CARRY4=4 LUT3=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.639     5.160    clk_IBUF_BUFG
    SLICE_X65Y48         FDRE                                         r  sw_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y48         FDRE (Prop_fdre_C_Q)         0.456     5.616 r  sw_reg_reg[15]/Q
                         net (fo=34, routed)          3.737     9.353    inst_circuito/inst_datapath/dp[11]
    SLICE_X11Y19         LUT3 (Prop_lut3_I1_O)        0.124     9.477 r  inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_34/O
                         net (fo=1, routed)           0.473     9.950    inst_circuito/inst_datapath/L[16]
    SLICE_X11Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.530 r  inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    10.530    inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_24_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.644 r  inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.644    inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_22_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.758 r  inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    10.758    inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_23_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.980 r  inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_25/O[0]
                         net (fo=1, routed)           0.917    11.897    inst_circuito/inst_datapath/plusOp[13]
    SLICE_X10Y24         LUT6 (Prop_lut6_I0_O)        0.299    12.196 r  inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.830    13.026    inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_12_n_0
    SLICE_X12Y22         LUT6 (Prop_lut6_I2_O)        0.124    13.150 r  inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.124    14.274    inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X15Y19         LUT4 (Prop_lut4_I1_O)        0.152    14.426 r  inst_circuito/inst_datapath/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.222    17.648    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.719    21.367 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    21.367    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.174ns  (logic 5.708ns (35.294%)  route 10.465ns (64.706%))
  Logic Levels:           9  (CARRY4=4 LUT3=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.639     5.160    clk_IBUF_BUFG
    SLICE_X65Y48         FDRE                                         r  sw_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y48         FDRE (Prop_fdre_C_Q)         0.456     5.616 r  sw_reg_reg[15]/Q
                         net (fo=34, routed)          3.737     9.353    inst_circuito/inst_datapath/dp[11]
    SLICE_X11Y19         LUT3 (Prop_lut3_I1_O)        0.124     9.477 r  inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_34/O
                         net (fo=1, routed)           0.473     9.950    inst_circuito/inst_datapath/L[16]
    SLICE_X11Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.530 r  inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    10.530    inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_24_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.644 r  inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.644    inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_22_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.758 r  inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    10.758    inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_23_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.997 f  inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_25/O[2]
                         net (fo=1, routed)           0.974    11.971    inst_circuito/inst_datapath/plusOp[15]
    SLICE_X12Y24         LUT6 (Prop_lut6_I0_O)        0.302    12.273 f  inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.938    13.211    inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_9_n_0
    SLICE_X12Y21         LUT6 (Prop_lut6_I5_O)        0.124    13.335 r  inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.972    14.307    inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X15Y19         LUT4 (Prop_lut4_I0_O)        0.124    14.431 r  inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.372    17.803    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    21.334 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    21.334    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.912ns  (logic 5.693ns (35.775%)  route 10.220ns (64.225%))
  Logic Levels:           9  (CARRY4=4 LUT3=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.639     5.160    clk_IBUF_BUFG
    SLICE_X65Y48         FDRE                                         r  sw_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y48         FDRE (Prop_fdre_C_Q)         0.456     5.616 r  sw_reg_reg[15]/Q
                         net (fo=34, routed)          3.737     9.353    inst_circuito/inst_datapath/dp[11]
    SLICE_X11Y19         LUT3 (Prop_lut3_I1_O)        0.124     9.477 r  inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_34/O
                         net (fo=1, routed)           0.473     9.950    inst_circuito/inst_datapath/L[16]
    SLICE_X11Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.530 r  inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    10.530    inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_24_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.644 r  inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.644    inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_22_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.758 r  inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    10.758    inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_23_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.980 r  inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_25/O[0]
                         net (fo=1, routed)           0.917    11.897    inst_circuito/inst_datapath/plusOp[13]
    SLICE_X10Y24         LUT6 (Prop_lut6_I0_O)        0.299    12.196 r  inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.830    13.026    inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_12_n_0
    SLICE_X12Y22         LUT6 (Prop_lut6_I2_O)        0.124    13.150 r  inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.122    14.272    inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X15Y19         LUT4 (Prop_lut4_I3_O)        0.124    14.396 r  inst_circuito/inst_datapath/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.141    17.537    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    21.073 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    21.073    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.854ns  (logic 5.922ns (37.355%)  route 9.931ns (62.645%))
  Logic Levels:           9  (CARRY4=4 LUT3=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.639     5.160    clk_IBUF_BUFG
    SLICE_X65Y48         FDRE                                         r  sw_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y48         FDRE (Prop_fdre_C_Q)         0.456     5.616 r  sw_reg_reg[15]/Q
                         net (fo=34, routed)          3.737     9.353    inst_circuito/inst_datapath/dp[11]
    SLICE_X11Y19         LUT3 (Prop_lut3_I1_O)        0.124     9.477 r  inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_34/O
                         net (fo=1, routed)           0.473     9.950    inst_circuito/inst_datapath/L[16]
    SLICE_X11Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.530 r  inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    10.530    inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_24_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.644 r  inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.644    inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_22_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.758 r  inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    10.758    inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_23_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.980 r  inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_25/O[0]
                         net (fo=1, routed)           0.917    11.897    inst_circuito/inst_datapath/plusOp[13]
    SLICE_X10Y24         LUT6 (Prop_lut6_I0_O)        0.299    12.196 r  inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.830    13.026    inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_12_n_0
    SLICE_X12Y22         LUT6 (Prop_lut6_I2_O)        0.124    13.150 r  inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.823    13.973    inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X15Y21         LUT4 (Prop_lut4_I3_O)        0.152    14.125 r  inst_circuito/inst_datapath/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.151    17.277    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.737    21.014 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    21.014    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.759ns  (logic 5.677ns (36.024%)  route 10.082ns (63.976%))
  Logic Levels:           9  (CARRY4=4 LUT3=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.639     5.160    clk_IBUF_BUFG
    SLICE_X65Y48         FDRE                                         r  sw_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y48         FDRE (Prop_fdre_C_Q)         0.456     5.616 r  sw_reg_reg[15]/Q
                         net (fo=34, routed)          3.737     9.353    inst_circuito/inst_datapath/dp[11]
    SLICE_X11Y19         LUT3 (Prop_lut3_I1_O)        0.124     9.477 r  inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_34/O
                         net (fo=1, routed)           0.473     9.950    inst_circuito/inst_datapath/L[16]
    SLICE_X11Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.530 r  inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    10.530    inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_24_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.644 r  inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.644    inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_22_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.758 r  inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    10.758    inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_23_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.980 f  inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_25/O[0]
                         net (fo=1, routed)           0.917    11.897    inst_circuito/inst_datapath/plusOp[13]
    SLICE_X10Y24         LUT6 (Prop_lut6_I0_O)        0.299    12.196 f  inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.830    13.026    inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_12_n_0
    SLICE_X12Y22         LUT6 (Prop_lut6_I2_O)        0.124    13.150 f  inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.124    14.274    inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X15Y19         LUT4 (Prop_lut4_I2_O)        0.124    14.398 r  inst_circuito/inst_datapath/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.001    17.399    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    20.919 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    20.919    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.607ns  (logic 5.686ns (36.434%)  route 9.921ns (63.566%))
  Logic Levels:           9  (CARRY4=4 LUT3=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.639     5.160    clk_IBUF_BUFG
    SLICE_X65Y48         FDRE                                         r  sw_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y48         FDRE (Prop_fdre_C_Q)         0.456     5.616 r  sw_reg_reg[15]/Q
                         net (fo=34, routed)          3.737     9.353    inst_circuito/inst_datapath/dp[11]
    SLICE_X11Y19         LUT3 (Prop_lut3_I1_O)        0.124     9.477 r  inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_34/O
                         net (fo=1, routed)           0.473     9.950    inst_circuito/inst_datapath/L[16]
    SLICE_X11Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.530 r  inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    10.530    inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_24_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.644 r  inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.644    inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_22_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.758 r  inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    10.758    inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_23_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.980 r  inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_25/O[0]
                         net (fo=1, routed)           0.917    11.897    inst_circuito/inst_datapath/plusOp[13]
    SLICE_X10Y24         LUT6 (Prop_lut6_I0_O)        0.299    12.196 r  inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.830    13.026    inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_12_n_0
    SLICE_X12Y22         LUT6 (Prop_lut6_I2_O)        0.124    13.150 r  inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.823    13.973    inst_circuito/inst_datapath/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X15Y21         LUT4 (Prop_lut4_I1_O)        0.124    14.097 r  inst_circuito/inst_datapath/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.141    17.238    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    20.767 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    20.767    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dp
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.337ns  (logic 4.078ns (35.968%)  route 7.259ns (64.032%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.639     5.160    clk_IBUF_BUFG
    SLICE_X65Y48         FDRE                                         r  sw_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y48         FDRE (Prop_fdre_C_Q)         0.456     5.616 r  sw_reg_reg[15]/Q
                         net (fo=34, routed)          3.881     9.497    inst_circuito/inst_datapath/dp[11]
    SLICE_X12Y20         LUT3 (Prop_lut3_I1_O)        0.124     9.621 r  inst_circuito/inst_datapath/dp_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.378    12.999    dp_OBUF
    V7                   OBUF (Prop_obuf_I_O)         3.498    16.497 r  dp_OBUF_inst/O
                         net (fo=0)                   0.000    16.497    dp
    V7                                                                r  dp (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_disp7/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.508ns  (logic 4.375ns (51.421%)  route 4.133ns (48.579%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.557     5.078    inst_disp7/CLK
    SLICE_X14Y19         FDRE                                         r  inst_disp7/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y19         FDRE (Prop_fdre_C_Q)         0.518     5.596 r  inst_disp7/clkdiv_reg[19]/Q
                         net (fo=9, routed)           1.060     6.656    inst_disp7/ndisp[1]
    SLICE_X15Y26         LUT2 (Prop_lut2_I0_O)        0.152     6.808 r  inst_disp7/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.073     9.881    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.705    13.586 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.586    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_disp7/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.342ns  (logic 4.141ns (49.643%)  route 4.201ns (50.357%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.557     5.078    inst_disp7/CLK
    SLICE_X14Y19         FDRE                                         r  inst_disp7/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y19         FDRE (Prop_fdre_C_Q)         0.518     5.596 r  inst_disp7/clkdiv_reg[19]/Q
                         net (fo=9, routed)           1.060     6.656    inst_disp7/ndisp[1]
    SLICE_X15Y26         LUT2 (Prop_lut2_I0_O)        0.124     6.780 r  inst_disp7/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.141     9.921    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499    13.420 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.420    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_circuito/inst_control/FSM_sequential_currstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_circuito/inst_control/write_to_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.456ns  (logic 0.209ns (45.794%)  route 0.247ns (54.206%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.556     1.439    inst_circuito/inst_control/CLK
    SLICE_X14Y27         FDRE                                         r  inst_circuito/inst_control/FSM_sequential_currstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y27         FDRE (Prop_fdre_C_Q)         0.164     1.603 f  inst_circuito/inst_control/FSM_sequential_currstate_reg[1]/Q
                         net (fo=14, routed)          0.247     1.851    inst_circuito/inst_control/currstate[1]
    SLICE_X12Y28         LUT5 (Prop_lut5_I3_O)        0.045     1.896 r  inst_circuito/inst_control/write_to_reg_i_1/O
                         net (fo=1, routed)           0.000     1.896    inst_circuito/inst_control/write_to_reg_i_1_n_0
    SLICE_X12Y28         LDCE                                         r  inst_circuito/inst_control/write_to_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_circuito/inst_control/FSM_sequential_currstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_circuito/inst_control/op_code_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.568ns  (logic 0.212ns (37.311%)  route 0.356ns (62.689%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.556     1.439    inst_circuito/inst_control/CLK
    SLICE_X14Y27         FDRE                                         r  inst_circuito/inst_control/FSM_sequential_currstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y27         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  inst_circuito/inst_control/FSM_sequential_currstate_reg[1]/Q
                         net (fo=14, routed)          0.194     1.797    inst_circuito/inst_control/currstate[1]
    SLICE_X14Y28         LUT3 (Prop_lut3_I1_O)        0.048     1.845 r  inst_circuito/inst_control/op_code_reg[1]_i_1/O
                         net (fo=1, routed)           0.163     2.007    inst_circuito/inst_control/op_code_reg[1]_i_1_n_0
    SLICE_X12Y26         LDCE                                         r  inst_circuito/inst_control/op_code_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_circuito/inst_control/FSM_sequential_currstate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_circuito/inst_control/op_code_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.622ns  (logic 0.209ns (33.626%)  route 0.413ns (66.374%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.556     1.439    inst_circuito/inst_control/CLK
    SLICE_X14Y28         FDRE                                         r  inst_circuito/inst_control/FSM_sequential_currstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y28         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  inst_circuito/inst_control/FSM_sequential_currstate_reg[2]/Q
                         net (fo=14, routed)          0.240     1.843    inst_circuito/inst_control/currstate[2]
    SLICE_X12Y27         LUT3 (Prop_lut3_I1_O)        0.045     1.888 r  inst_circuito/inst_control/op_code_reg[2]_i_1/O
                         net (fo=1, routed)           0.173     2.061    inst_circuito/inst_control/op_code_reg[2]_i_1_n_0
    SLICE_X12Y26         LDCE                                         r  inst_circuito/inst_control/op_code_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_circuito/inst_control/FSM_sequential_currstate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_circuito/inst_control/op_code_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.622ns  (logic 0.210ns (33.746%)  route 0.412ns (66.254%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.556     1.439    inst_circuito/inst_control/CLK
    SLICE_X14Y28         FDRE                                         r  inst_circuito/inst_control/FSM_sequential_currstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y28         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  inst_circuito/inst_control/FSM_sequential_currstate_reg[2]/Q
                         net (fo=14, routed)          0.240     1.843    inst_circuito/inst_control/currstate[2]
    SLICE_X12Y27         LUT3 (Prop_lut3_I1_O)        0.046     1.889 r  inst_circuito/inst_control/op_code_reg[0]_i_1/O
                         net (fo=1, routed)           0.172     2.061    inst_circuito/inst_control/op_code_reg[0]_i_1_n_0
    SLICE_X12Y26         LDCE                                         r  inst_circuito/inst_control/op_code_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_circuito/inst_control/FSM_sequential_currstate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_circuito/inst_control/write_enable_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.658ns  (logic 0.207ns (31.475%)  route 0.451ns (68.525%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.556     1.439    inst_circuito/inst_control/CLK
    SLICE_X14Y27         FDRE                                         r  inst_circuito/inst_control/FSM_sequential_currstate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y27         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  inst_circuito/inst_control/FSM_sequential_currstate_reg[3]/Q
                         net (fo=10, routed)          0.186     1.789    inst_circuito/inst_control/currstate[3]
    SLICE_X14Y27         LUT3 (Prop_lut3_I1_O)        0.043     1.832 r  inst_circuito/inst_control/write_enable_reg_i_1/O
                         net (fo=1, routed)           0.264     2.097    inst_circuito/inst_control/write_enable_reg_i_1_n_0
    SLICE_X12Y27         LDCE                                         r  inst_circuito/inst_control/write_enable_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.687ns  (logic 1.346ns (79.758%)  route 0.342ns (20.242%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.588     1.471    clk_IBUF_BUFG
    SLICE_X65Y31         FDRE                                         r  sw_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  sw_reg_reg[11]/Q
                         net (fo=17, routed)          0.342     1.954    led_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         1.205     3.159 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.159    led[11]
    U3                                                                r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.701ns  (logic 1.350ns (79.364%)  route 0.351ns (20.636%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.592     1.475    clk_IBUF_BUFG
    SLICE_X65Y37         FDRE                                         r  sw_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y37         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  sw_reg_reg[9]/Q
                         net (fo=3, routed)           0.351     1.967    led_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         1.209     3.177 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.177    led[9]
    V3                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.706ns  (logic 1.351ns (79.196%)  route 0.355ns (20.804%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.589     1.472    clk_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  sw_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  sw_reg_reg[4]/Q
                         net (fo=4, routed)           0.355     1.968    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.210     3.178 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.178    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.714ns  (logic 1.367ns (79.774%)  route 0.347ns (20.226%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.592     1.475    clk_IBUF_BUFG
    SLICE_X65Y37         FDRE                                         r  sw_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y37         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  sw_reg_reg[10]/Q
                         net (fo=2, routed)           0.347     1.963    led_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         1.226     3.189 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.189    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.777ns  (logic 1.343ns (75.555%)  route 0.434ns (24.445%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.595     1.478    clk_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  sw_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  sw_reg_reg[7]/Q
                         net (fo=5, routed)           0.434     2.054    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         1.202     3.255 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.255    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           174 Endpoints
Min Delay           174 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_circuito/inst_control/op_code_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            inst_circuito/inst_datapath/register1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.569ns  (logic 2.417ns (36.793%)  route 4.152ns (63.207%))
  Logic Levels:           7  (CARRY4=3 LDCE=1 LUT3=1 LUT5=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         LDCE                         0.000     0.000 r  inst_circuito/inst_control/op_code_reg[0]/G
    SLICE_X12Y26         LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  inst_circuito/inst_control/op_code_reg[0]/Q
                         net (fo=37, routed)          2.170     2.999    inst_circuito/inst_datapath/Q[0]
    SLICE_X10Y20         LUT3 (Prop_lut3_I1_O)        0.124     3.123 r  inst_circuito/inst_datapath/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000     3.123    inst_circuito/inst_datapath/i__carry__0_i_4_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.636 r  inst_circuito/inst_datapath/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.636    inst_circuito/inst_datapath/_inferred__0/i__carry__0_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.753 r  inst_circuito/inst_datapath/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.753    inst_circuito/inst_datapath/_inferred__0/i__carry__1_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.068 r  inst_circuito/inst_datapath/_inferred__0/i__carry__2/O[3]
                         net (fo=1, routed)           0.803     4.870    inst_circuito/inst_datapath/data1[15]
    SLICE_X13Y23         LUT5 (Prop_lut5_I2_O)        0.307     5.177 r  inst_circuito/inst_datapath/register1[15]_i_2/O
                         net (fo=1, routed)           0.000     5.177    inst_circuito/inst_datapath/register1[15]_i_2_n_0
    SLICE_X13Y23         MUXF7 (Prop_muxf7_I0_O)      0.212     5.389 r  inst_circuito/inst_datapath/register1_reg[15]_i_1/O
                         net (fo=4, routed)           1.180     6.569    inst_circuito/inst_datapath/res_mux[15]
    SLICE_X10Y22         FDRE                                         r  inst_circuito/inst_datapath/register1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.437     4.778    inst_circuito/inst_datapath/CLK
    SLICE_X10Y22         FDRE                                         r  inst_circuito/inst_datapath/register1_reg[15]/C

Slack:                    inf
  Source:                 inst_circuito/inst_control/op_code_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            inst_circuito/inst_datapath/res_mul_sg/A[24]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.460ns  (logic 2.338ns (36.190%)  route 4.122ns (63.810%))
  Logic Levels:           8  (CARRY4=4 LDCE=1 LUT3=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         LDCE                         0.000     0.000 r  inst_circuito/inst_control/op_code_reg[0]/G
    SLICE_X12Y26         LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  inst_circuito/inst_control/op_code_reg[0]/Q
                         net (fo=37, routed)          2.170     2.999    inst_circuito/inst_datapath/Q[0]
    SLICE_X10Y20         LUT3 (Prop_lut3_I1_O)        0.124     3.123 r  inst_circuito/inst_datapath/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000     3.123    inst_circuito/inst_datapath/i__carry__0_i_4_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.636 r  inst_circuito/inst_datapath/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.636    inst_circuito/inst_datapath/_inferred__0/i__carry__0_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.753 r  inst_circuito/inst_datapath/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.753    inst_circuito/inst_datapath/_inferred__0/i__carry__1_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.870 r  inst_circuito/inst_datapath/_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.870    inst_circuito/inst_datapath/_inferred__0/i__carry__2_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.089 r  inst_circuito/inst_datapath/_inferred__0/i__carry__3/O[0]
                         net (fo=1, routed)           0.834     4.923    inst_circuito/inst_datapath/data1[16]
    SLICE_X12Y24         LUT5 (Prop_lut5_I2_O)        0.295     5.218 r  inst_circuito/inst_datapath/register1[16]_i_3/O
                         net (fo=1, routed)           0.282     5.500    inst_circuito/inst_datapath/register1[16]_i_3_n_0
    SLICE_X12Y24         LUT5 (Prop_lut5_I4_O)        0.124     5.624 r  inst_circuito/inst_datapath/register1[16]_i_2/O
                         net (fo=18, routed)          0.837     6.460    inst_circuito/inst_datapath/res_mux[16]
    DSP48_X0Y8           DSP48E1                                      r  inst_circuito/inst_datapath/res_mul_sg/A[24]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.529     4.870    inst_circuito/inst_datapath/CLK
    DSP48_X0Y8           DSP48E1                                      r  inst_circuito/inst_datapath/res_mul_sg/CLK

Slack:                    inf
  Source:                 inst_circuito/inst_control/op_code_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            inst_circuito/inst_datapath/res_mul_sg/A[25]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.460ns  (logic 2.338ns (36.190%)  route 4.122ns (63.810%))
  Logic Levels:           8  (CARRY4=4 LDCE=1 LUT3=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         LDCE                         0.000     0.000 r  inst_circuito/inst_control/op_code_reg[0]/G
    SLICE_X12Y26         LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  inst_circuito/inst_control/op_code_reg[0]/Q
                         net (fo=37, routed)          2.170     2.999    inst_circuito/inst_datapath/Q[0]
    SLICE_X10Y20         LUT3 (Prop_lut3_I1_O)        0.124     3.123 r  inst_circuito/inst_datapath/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000     3.123    inst_circuito/inst_datapath/i__carry__0_i_4_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.636 r  inst_circuito/inst_datapath/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.636    inst_circuito/inst_datapath/_inferred__0/i__carry__0_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.753 r  inst_circuito/inst_datapath/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.753    inst_circuito/inst_datapath/_inferred__0/i__carry__1_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.870 r  inst_circuito/inst_datapath/_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.870    inst_circuito/inst_datapath/_inferred__0/i__carry__2_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.089 r  inst_circuito/inst_datapath/_inferred__0/i__carry__3/O[0]
                         net (fo=1, routed)           0.834     4.923    inst_circuito/inst_datapath/data1[16]
    SLICE_X12Y24         LUT5 (Prop_lut5_I2_O)        0.295     5.218 r  inst_circuito/inst_datapath/register1[16]_i_3/O
                         net (fo=1, routed)           0.282     5.500    inst_circuito/inst_datapath/register1[16]_i_3_n_0
    SLICE_X12Y24         LUT5 (Prop_lut5_I4_O)        0.124     5.624 r  inst_circuito/inst_datapath/register1[16]_i_2/O
                         net (fo=18, routed)          0.837     6.460    inst_circuito/inst_datapath/res_mux[16]
    DSP48_X0Y8           DSP48E1                                      r  inst_circuito/inst_datapath/res_mul_sg/A[25]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.529     4.870    inst_circuito/inst_datapath/CLK
    DSP48_X0Y8           DSP48E1                                      r  inst_circuito/inst_datapath/res_mul_sg/CLK

Slack:                    inf
  Source:                 inst_circuito/inst_control/op_code_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            inst_circuito/inst_datapath/res_mul_sg/A[26]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.460ns  (logic 2.338ns (36.190%)  route 4.122ns (63.810%))
  Logic Levels:           8  (CARRY4=4 LDCE=1 LUT3=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         LDCE                         0.000     0.000 r  inst_circuito/inst_control/op_code_reg[0]/G
    SLICE_X12Y26         LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  inst_circuito/inst_control/op_code_reg[0]/Q
                         net (fo=37, routed)          2.170     2.999    inst_circuito/inst_datapath/Q[0]
    SLICE_X10Y20         LUT3 (Prop_lut3_I1_O)        0.124     3.123 r  inst_circuito/inst_datapath/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000     3.123    inst_circuito/inst_datapath/i__carry__0_i_4_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.636 r  inst_circuito/inst_datapath/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.636    inst_circuito/inst_datapath/_inferred__0/i__carry__0_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.753 r  inst_circuito/inst_datapath/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.753    inst_circuito/inst_datapath/_inferred__0/i__carry__1_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.870 r  inst_circuito/inst_datapath/_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.870    inst_circuito/inst_datapath/_inferred__0/i__carry__2_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.089 r  inst_circuito/inst_datapath/_inferred__0/i__carry__3/O[0]
                         net (fo=1, routed)           0.834     4.923    inst_circuito/inst_datapath/data1[16]
    SLICE_X12Y24         LUT5 (Prop_lut5_I2_O)        0.295     5.218 r  inst_circuito/inst_datapath/register1[16]_i_3/O
                         net (fo=1, routed)           0.282     5.500    inst_circuito/inst_datapath/register1[16]_i_3_n_0
    SLICE_X12Y24         LUT5 (Prop_lut5_I4_O)        0.124     5.624 r  inst_circuito/inst_datapath/register1[16]_i_2/O
                         net (fo=18, routed)          0.837     6.460    inst_circuito/inst_datapath/res_mux[16]
    DSP48_X0Y8           DSP48E1                                      r  inst_circuito/inst_datapath/res_mul_sg/A[26]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.529     4.870    inst_circuito/inst_datapath/CLK
    DSP48_X0Y8           DSP48E1                                      r  inst_circuito/inst_datapath/res_mul_sg/CLK

Slack:                    inf
  Source:                 inst_circuito/inst_control/op_code_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            inst_circuito/inst_datapath/res_mul_sg/A[27]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.460ns  (logic 2.338ns (36.190%)  route 4.122ns (63.810%))
  Logic Levels:           8  (CARRY4=4 LDCE=1 LUT3=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         LDCE                         0.000     0.000 r  inst_circuito/inst_control/op_code_reg[0]/G
    SLICE_X12Y26         LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  inst_circuito/inst_control/op_code_reg[0]/Q
                         net (fo=37, routed)          2.170     2.999    inst_circuito/inst_datapath/Q[0]
    SLICE_X10Y20         LUT3 (Prop_lut3_I1_O)        0.124     3.123 r  inst_circuito/inst_datapath/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000     3.123    inst_circuito/inst_datapath/i__carry__0_i_4_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.636 r  inst_circuito/inst_datapath/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.636    inst_circuito/inst_datapath/_inferred__0/i__carry__0_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.753 r  inst_circuito/inst_datapath/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.753    inst_circuito/inst_datapath/_inferred__0/i__carry__1_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.870 r  inst_circuito/inst_datapath/_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.870    inst_circuito/inst_datapath/_inferred__0/i__carry__2_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.089 r  inst_circuito/inst_datapath/_inferred__0/i__carry__3/O[0]
                         net (fo=1, routed)           0.834     4.923    inst_circuito/inst_datapath/data1[16]
    SLICE_X12Y24         LUT5 (Prop_lut5_I2_O)        0.295     5.218 r  inst_circuito/inst_datapath/register1[16]_i_3/O
                         net (fo=1, routed)           0.282     5.500    inst_circuito/inst_datapath/register1[16]_i_3_n_0
    SLICE_X12Y24         LUT5 (Prop_lut5_I4_O)        0.124     5.624 r  inst_circuito/inst_datapath/register1[16]_i_2/O
                         net (fo=18, routed)          0.837     6.460    inst_circuito/inst_datapath/res_mux[16]
    DSP48_X0Y8           DSP48E1                                      r  inst_circuito/inst_datapath/res_mul_sg/A[27]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.529     4.870    inst_circuito/inst_datapath/CLK
    DSP48_X0Y8           DSP48E1                                      r  inst_circuito/inst_datapath/res_mul_sg/CLK

Slack:                    inf
  Source:                 inst_circuito/inst_control/op_code_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            inst_circuito/inst_datapath/register1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.427ns  (logic 2.130ns (33.143%)  route 4.297ns (66.857%))
  Logic Levels:           6  (CARRY4=2 LDCE=1 LUT3=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         LDCE                         0.000     0.000 r  inst_circuito/inst_control/op_code_reg[0]/G
    SLICE_X12Y26         LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  inst_circuito/inst_control/op_code_reg[0]/Q
                         net (fo=37, routed)          2.170     2.999    inst_circuito/inst_datapath/Q[0]
    SLICE_X10Y20         LUT3 (Prop_lut3_I1_O)        0.124     3.123 r  inst_circuito/inst_datapath/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000     3.123    inst_circuito/inst_datapath/i__carry__0_i_4_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.636 r  inst_circuito/inst_datapath/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.636    inst_circuito/inst_datapath/_inferred__0/i__carry__0_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.875 r  inst_circuito/inst_datapath/_inferred__0/i__carry__1/O[2]
                         net (fo=1, routed)           0.936     4.811    inst_circuito/inst_control/data1[2]
    SLICE_X12Y24         LUT6 (Prop_lut6_I1_O)        0.301     5.112 r  inst_circuito/inst_control/register1[10]_i_2/O
                         net (fo=1, routed)           0.605     5.717    inst_circuito/inst_control/register1[10]_i_2_n_0
    SLICE_X8Y23          LUT3 (Prop_lut3_I0_O)        0.124     5.841 r  inst_circuito/inst_control/register1[10]_i_1/O
                         net (fo=4, routed)           0.586     6.427    inst_circuito/inst_datapath/D[2]
    SLICE_X10Y23         FDRE                                         r  inst_circuito/inst_datapath/register1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.436     4.777    inst_circuito/inst_datapath/CLK
    SLICE_X10Y23         FDRE                                         r  inst_circuito/inst_datapath/register1_reg[10]/C

Slack:                    inf
  Source:                 inst_circuito/inst_control/op_code_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            inst_circuito/inst_datapath/register2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.413ns  (logic 2.130ns (33.216%)  route 4.283ns (66.784%))
  Logic Levels:           6  (CARRY4=2 LDCE=1 LUT3=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         LDCE                         0.000     0.000 r  inst_circuito/inst_control/op_code_reg[0]/G
    SLICE_X12Y26         LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  inst_circuito/inst_control/op_code_reg[0]/Q
                         net (fo=37, routed)          2.170     2.999    inst_circuito/inst_datapath/Q[0]
    SLICE_X10Y20         LUT3 (Prop_lut3_I1_O)        0.124     3.123 r  inst_circuito/inst_datapath/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000     3.123    inst_circuito/inst_datapath/i__carry__0_i_4_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.636 r  inst_circuito/inst_datapath/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.636    inst_circuito/inst_datapath/_inferred__0/i__carry__0_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.875 r  inst_circuito/inst_datapath/_inferred__0/i__carry__1/O[2]
                         net (fo=1, routed)           0.936     4.811    inst_circuito/inst_control/data1[2]
    SLICE_X12Y24         LUT6 (Prop_lut6_I1_O)        0.301     5.112 r  inst_circuito/inst_control/register1[10]_i_2/O
                         net (fo=1, routed)           0.605     5.717    inst_circuito/inst_control/register1[10]_i_2_n_0
    SLICE_X8Y23          LUT3 (Prop_lut3_I0_O)        0.124     5.841 r  inst_circuito/inst_control/register1[10]_i_1/O
                         net (fo=4, routed)           0.572     6.413    inst_circuito/inst_datapath/D[2]
    SLICE_X11Y23         FDRE                                         r  inst_circuito/inst_datapath/register2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.436     4.777    inst_circuito/inst_datapath/CLK
    SLICE_X11Y23         FDRE                                         r  inst_circuito/inst_datapath/register2_reg[10]/C

Slack:                    inf
  Source:                 inst_circuito/inst_control/op_code_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            inst_circuito/inst_datapath/res_mul_sg/A[10]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.399ns  (logic 2.130ns (33.288%)  route 4.269ns (66.712%))
  Logic Levels:           6  (CARRY4=2 LDCE=1 LUT3=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         LDCE                         0.000     0.000 r  inst_circuito/inst_control/op_code_reg[0]/G
    SLICE_X12Y26         LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  inst_circuito/inst_control/op_code_reg[0]/Q
                         net (fo=37, routed)          2.170     2.999    inst_circuito/inst_datapath/Q[0]
    SLICE_X10Y20         LUT3 (Prop_lut3_I1_O)        0.124     3.123 r  inst_circuito/inst_datapath/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000     3.123    inst_circuito/inst_datapath/i__carry__0_i_4_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.636 r  inst_circuito/inst_datapath/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.636    inst_circuito/inst_datapath/_inferred__0/i__carry__0_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.875 r  inst_circuito/inst_datapath/_inferred__0/i__carry__1/O[2]
                         net (fo=1, routed)           0.936     4.811    inst_circuito/inst_control/data1[2]
    SLICE_X12Y24         LUT6 (Prop_lut6_I1_O)        0.301     5.112 r  inst_circuito/inst_control/register1[10]_i_2/O
                         net (fo=1, routed)           0.605     5.717    inst_circuito/inst_control/register1[10]_i_2_n_0
    SLICE_X8Y23          LUT3 (Prop_lut3_I0_O)        0.124     5.841 r  inst_circuito/inst_control/register1[10]_i_1/O
                         net (fo=4, routed)           0.558     6.399    inst_circuito/inst_datapath/D[2]
    DSP48_X0Y8           DSP48E1                                      r  inst_circuito/inst_datapath/res_mul_sg/A[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.529     4.870    inst_circuito/inst_datapath/CLK
    DSP48_X0Y8           DSP48E1                                      r  inst_circuito/inst_datapath/res_mul_sg/CLK

Slack:                    inf
  Source:                 inst_circuito/inst_control/op_code_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            inst_circuito/inst_datapath/res_mul_sg/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.399ns  (logic 2.130ns (33.288%)  route 4.269ns (66.712%))
  Logic Levels:           6  (CARRY4=2 LDCE=1 LUT3=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         LDCE                         0.000     0.000 r  inst_circuito/inst_control/op_code_reg[0]/G
    SLICE_X12Y26         LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  inst_circuito/inst_control/op_code_reg[0]/Q
                         net (fo=37, routed)          2.170     2.999    inst_circuito/inst_datapath/Q[0]
    SLICE_X10Y20         LUT3 (Prop_lut3_I1_O)        0.124     3.123 r  inst_circuito/inst_datapath/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000     3.123    inst_circuito/inst_datapath/i__carry__0_i_4_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.636 r  inst_circuito/inst_datapath/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.636    inst_circuito/inst_datapath/_inferred__0/i__carry__0_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.875 r  inst_circuito/inst_datapath/_inferred__0/i__carry__1/O[2]
                         net (fo=1, routed)           0.936     4.811    inst_circuito/inst_control/data1[2]
    SLICE_X12Y24         LUT6 (Prop_lut6_I1_O)        0.301     5.112 r  inst_circuito/inst_control/register1[10]_i_2/O
                         net (fo=1, routed)           0.605     5.717    inst_circuito/inst_control/register1[10]_i_2_n_0
    SLICE_X8Y23          LUT3 (Prop_lut3_I0_O)        0.124     5.841 r  inst_circuito/inst_control/register1[10]_i_1/O
                         net (fo=4, routed)           0.558     6.399    inst_circuito/inst_datapath/D[2]
    DSP48_X0Y8           DSP48E1                                      r  inst_circuito/inst_datapath/res_mul_sg/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.529     4.870    inst_circuito/inst_datapath/CLK
    DSP48_X0Y8           DSP48E1                                      r  inst_circuito/inst_datapath/res_mul_sg/CLK

Slack:                    inf
  Source:                 inst_circuito/inst_control/op_code_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            inst_circuito/inst_datapath/res_mul_sg/A[23]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.394ns  (logic 2.338ns (36.563%)  route 4.056ns (63.437%))
  Logic Levels:           8  (CARRY4=4 LDCE=1 LUT3=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         LDCE                         0.000     0.000 r  inst_circuito/inst_control/op_code_reg[0]/G
    SLICE_X12Y26         LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  inst_circuito/inst_control/op_code_reg[0]/Q
                         net (fo=37, routed)          2.170     2.999    inst_circuito/inst_datapath/Q[0]
    SLICE_X10Y20         LUT3 (Prop_lut3_I1_O)        0.124     3.123 r  inst_circuito/inst_datapath/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000     3.123    inst_circuito/inst_datapath/i__carry__0_i_4_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.636 r  inst_circuito/inst_datapath/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.636    inst_circuito/inst_datapath/_inferred__0/i__carry__0_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.753 r  inst_circuito/inst_datapath/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.753    inst_circuito/inst_datapath/_inferred__0/i__carry__1_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.870 r  inst_circuito/inst_datapath/_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.870    inst_circuito/inst_datapath/_inferred__0/i__carry__2_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.089 r  inst_circuito/inst_datapath/_inferred__0/i__carry__3/O[0]
                         net (fo=1, routed)           0.834     4.923    inst_circuito/inst_datapath/data1[16]
    SLICE_X12Y24         LUT5 (Prop_lut5_I2_O)        0.295     5.218 r  inst_circuito/inst_datapath/register1[16]_i_3/O
                         net (fo=1, routed)           0.282     5.500    inst_circuito/inst_datapath/register1[16]_i_3_n_0
    SLICE_X12Y24         LUT5 (Prop_lut5_I4_O)        0.124     5.624 r  inst_circuito/inst_datapath/register1[16]_i_2/O
                         net (fo=18, routed)          0.771     6.394    inst_circuito/inst_datapath/res_mux[16]
    DSP48_X0Y8           DSP48E1                                      r  inst_circuito/inst_datapath/res_mul_sg/A[23]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.529     4.870    inst_circuito/inst_datapath/CLK
    DSP48_X0Y8           DSP48E1                                      r  inst_circuito/inst_datapath/res_mul_sg/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            sw_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.517ns  (logic 0.218ns (42.107%)  route 0.300ns (57.893%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  sw_IBUF[6]_inst/O
                         net (fo=1, routed)           0.300     0.517    sw_IBUF[6]
    SLICE_X0Y5           FDRE                                         r  sw_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.866     1.993    clk_IBUF_BUFG
    SLICE_X0Y5           FDRE                                         r  sw_reg_reg[6]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            sw_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.521ns  (logic 0.221ns (42.448%)  route 0.300ns (57.552%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=1, routed)           0.300     0.521    sw_IBUF[0]
    SLICE_X0Y11          FDRE                                         r  sw_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.864     1.991    clk_IBUF_BUFG
    SLICE_X0Y11          FDRE                                         r  sw_reg_reg[0]/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            sw_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.527ns  (logic 0.227ns (43.101%)  route 0.300ns (56.899%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  sw_IBUF[7]_inst/O
                         net (fo=1, routed)           0.300     0.527    sw_IBUF[7]
    SLICE_X0Y6           FDRE                                         r  sw_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.866     1.993    clk_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  sw_reg_reg[7]/C

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            sw_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.534ns  (logic 0.234ns (43.859%)  route 0.300ns (56.141%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  sw_IBUF[5]_inst/O
                         net (fo=1, routed)           0.300     0.534    sw_IBUF[5]
    SLICE_X0Y8           FDRE                                         r  sw_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.865     1.992    clk_IBUF_BUFG
    SLICE_X0Y8           FDRE                                         r  sw_reg_reg[5]/C

Slack:                    inf
  Source:                 sw[13]
                            (input port)
  Destination:            sw_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.568ns  (logic 0.221ns (38.887%)  route 0.347ns (61.113%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  sw[13] (IN)
                         net (fo=0)                   0.000     0.000    sw[13]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[13]_inst/O
                         net (fo=1, routed)           0.347     0.568    sw_IBUF[13]
    SLICE_X65Y43         FDRE                                         r  sw_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.866     1.993    clk_IBUF_BUFG
    SLICE_X65Y43         FDRE                                         r  sw_reg_reg[13]/C

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            sw_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.571ns  (logic 0.223ns (39.131%)  route 0.347ns (60.869%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[14]_inst/O
                         net (fo=1, routed)           0.347     0.571    sw_IBUF[14]
    SLICE_X65Y44         FDRE                                         r  sw_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.866     1.993    clk_IBUF_BUFG
    SLICE_X65Y44         FDRE                                         r  sw_reg_reg[14]/C

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            sw_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.572ns  (logic 0.224ns (39.234%)  route 0.347ns (60.766%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  sw_IBUF[15]_inst/O
                         net (fo=1, routed)           0.347     0.572    sw_IBUF[15]
    SLICE_X65Y48         FDRE                                         r  sw_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.867     1.994    clk_IBUF_BUFG
    SLICE_X65Y48         FDRE                                         r  sw_reg_reg[15]/C

Slack:                    inf
  Source:                 sw[12]
                            (input port)
  Destination:            sw_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.237ns (40.522%)  route 0.347ns (59.478%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  sw[12] (IN)
                         net (fo=0)                   0.000     0.000    sw[12]
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  sw_IBUF[12]_inst/O
                         net (fo=1, routed)           0.347     0.584    sw_IBUF[12]
    SLICE_X65Y39         FDRE                                         r  sw_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.864     1.991    clk_IBUF_BUFG
    SLICE_X65Y39         FDRE                                         r  sw_reg_reg[12]/C

Slack:                    inf
  Source:                 inst_circuito/inst_control/write_to_reg/G
                            (positive level-sensitive latch)
  Destination:            inst_circuito/inst_datapath/register2_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.596ns  (logic 0.223ns (37.406%)  route 0.373ns (62.594%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y28         LDCE                         0.000     0.000 r  inst_circuito/inst_control/write_to_reg/G
    SLICE_X12Y28         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  inst_circuito/inst_control/write_to_reg/Q
                         net (fo=2, routed)           0.145     0.323    inst_circuito/inst_control/write_to
    SLICE_X12Y27         LUT2 (Prop_lut2_I0_O)        0.045     0.368 r  inst_circuito/inst_control/res_mul_sg_i_1/O
                         net (fo=18, routed)          0.228     0.596    inst_circuito/inst_datapath/register2_reg[16]_0[0]
    SLICE_X12Y23         FDRE                                         r  inst_circuito/inst_datapath/register2_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.821     1.948    inst_circuito/inst_datapath/CLK
    SLICE_X12Y23         FDRE                                         r  inst_circuito/inst_datapath/register2_reg[16]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            sw_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.606ns  (logic 0.229ns (37.849%)  route 0.377ns (62.151%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sw_IBUF[1]_inst/O
                         net (fo=1, routed)           0.377     0.606    sw_IBUF[1]
    SLICE_X0Y17          FDRE                                         r  sw_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.858     1.985    clk_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  sw_reg_reg[1]/C





