/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [6:0] _01_;
  wire [6:0] _02_;
  wire [8:0] _03_;
  reg [11:0] _04_;
  wire [12:0] _05_;
  wire [5:0] celloutsig_0_0z;
  wire [6:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [4:0] celloutsig_0_12z;
  wire [11:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [2:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [4:0] celloutsig_0_21z;
  wire [6:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_27z;
  wire [4:0] celloutsig_0_2z;
  wire [7:0] celloutsig_0_33z;
  wire celloutsig_0_37z;
  wire celloutsig_0_3z;
  wire [2:0] celloutsig_0_41z;
  wire celloutsig_0_43z;
  wire [2:0] celloutsig_0_4z;
  wire [9:0] celloutsig_0_59z;
  wire celloutsig_0_60z;
  wire [13:0] celloutsig_0_6z;
  wire [8:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [21:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [14:0] celloutsig_1_15z;
  wire [21:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire [5:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [4:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [2:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_12z = ~(celloutsig_1_9z[2] | celloutsig_1_0z);
  assign celloutsig_1_0z = ~((in_data[106] | in_data[186]) & in_data[120]);
  assign celloutsig_0_18z = ~((celloutsig_0_8z | celloutsig_0_2z[4]) & celloutsig_0_12z[4]);
  assign celloutsig_0_43z = celloutsig_0_33z[3] | celloutsig_0_13z[9];
  assign celloutsig_1_11z = celloutsig_1_7z[1] | celloutsig_1_0z;
  assign celloutsig_0_15z = celloutsig_0_14z | celloutsig_0_10z[6];
  assign celloutsig_0_4z = celloutsig_0_2z[4:2] + { in_data[59], celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_0_2z = in_data[54:50] + celloutsig_0_0z[4:0];
  reg [5:0] _14_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _14_ <= 6'h00;
    else _14_ <= { in_data[45:41], celloutsig_0_3z };
  assign _02_[5:0] = _14_;
  reg [12:0] _15_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[32])
    if (clkin_data[32]) _15_ <= 13'h0000;
    else _15_ <= { celloutsig_0_6z[10:9], _02_[5:0], celloutsig_0_12z };
  assign { _05_[12], _03_, _05_[2], _00_, _05_[0] } = _15_;
  reg [4:0] _16_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[32])
    if (clkin_data[32]) _16_ <= 5'h00;
    else _16_ <= celloutsig_0_9z[5:1];
  assign _01_[6:2] = _16_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _04_ <= 12'h000;
    else _04_ <= { celloutsig_0_13z[5], celloutsig_0_17z, _02_[5:0], celloutsig_0_19z, celloutsig_0_15z };
  assign celloutsig_0_60z = celloutsig_0_0z[4:1] == { celloutsig_0_6z[4], celloutsig_0_41z };
  assign celloutsig_1_6z = { celloutsig_1_5z[2:0], celloutsig_1_5z[5:2], celloutsig_1_4z, celloutsig_1_0z } == { in_data[175], celloutsig_1_5z, celloutsig_1_5z[3:0] };
  assign celloutsig_1_10z = { celloutsig_1_5z[3:1], celloutsig_1_8z } == celloutsig_1_5z[5:2];
  assign celloutsig_0_17z = _03_[6:2] == celloutsig_0_6z[10:6];
  assign celloutsig_0_27z = celloutsig_0_6z[2:0] == celloutsig_0_9z[16:14];
  assign celloutsig_0_37z = { celloutsig_0_23z, celloutsig_0_24z } < { _02_[5:1], celloutsig_0_8z, celloutsig_0_11z, celloutsig_0_24z };
  assign celloutsig_1_3z = { in_data[117:112], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z } < { in_data[155:150], celloutsig_1_2z };
  assign celloutsig_0_24z = { celloutsig_0_7z[2], celloutsig_0_8z, celloutsig_0_21z, celloutsig_0_18z, celloutsig_0_3z } < { celloutsig_0_7z[8:6], celloutsig_0_0z };
  assign celloutsig_1_13z = celloutsig_1_2z[2] & ~(celloutsig_1_3z);
  assign celloutsig_0_1z = in_data[54] & ~(celloutsig_0_0z[5]);
  assign celloutsig_0_41z = celloutsig_0_21z[2:0] * _04_[6:4];
  assign celloutsig_0_59z = { _04_[7:2], celloutsig_0_43z, celloutsig_0_15z, celloutsig_0_37z, celloutsig_0_18z } * celloutsig_0_9z[10:1];
  assign celloutsig_1_5z = { celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_1z } * in_data[163:158];
  assign celloutsig_1_15z = { celloutsig_1_7z[3:0], celloutsig_1_7z, celloutsig_1_5z } * { in_data[137:136], celloutsig_1_0z, celloutsig_1_13z, celloutsig_1_13z, celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_12z, celloutsig_1_10z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_13z, celloutsig_1_8z };
  assign celloutsig_0_21z = celloutsig_0_0z[5:1] * celloutsig_0_13z[9:5];
  assign celloutsig_0_33z = - { _01_[3:2], celloutsig_0_27z, _01_[6:2] };
  assign celloutsig_0_7z = - { in_data[12:5], celloutsig_0_3z };
  assign celloutsig_0_10z = - { celloutsig_0_6z[12:7], celloutsig_0_3z };
  assign celloutsig_0_13z = - { celloutsig_0_3z, _02_[5:0], celloutsig_0_12z };
  assign celloutsig_0_3z = ~^ { in_data[60:58], celloutsig_0_0z };
  assign celloutsig_1_8z = ~^ celloutsig_1_5z[4:2];
  assign celloutsig_1_19z = ~^ { celloutsig_1_9z, celloutsig_1_11z };
  assign celloutsig_0_14z = ~^ { celloutsig_0_6z[9], celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_4z };
  assign celloutsig_1_1z = ^ { in_data[112:111], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_8z = ^ { _02_[5:0], celloutsig_0_7z };
  assign celloutsig_0_11z = ^ celloutsig_0_9z[21:5];
  assign celloutsig_1_4z = { in_data[122], celloutsig_1_3z, celloutsig_1_0z } << { in_data[140:139], celloutsig_1_0z };
  assign celloutsig_0_23z = { celloutsig_0_2z[3], celloutsig_0_15z, celloutsig_0_2z } << { celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_14z };
  assign celloutsig_0_0z = in_data[37:32] >>> in_data[54:49];
  assign celloutsig_0_9z = { in_data[16:7], _02_[5:0], celloutsig_0_8z, celloutsig_0_2z } >>> { celloutsig_0_4z[2:1], celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_1z };
  assign celloutsig_1_2z = { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z } - in_data[142:140];
  assign celloutsig_0_6z = { in_data[60:57], celloutsig_0_3z, _02_[5:0], celloutsig_0_4z } - { in_data[36:26], celloutsig_0_4z };
  assign celloutsig_1_7z = { in_data[133:131], celloutsig_1_1z, celloutsig_1_6z } - { celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_9z = celloutsig_1_7z[4:2] - { celloutsig_1_4z[2:1], celloutsig_1_3z };
  assign celloutsig_1_18z = { celloutsig_1_15z[13:10], celloutsig_1_12z, celloutsig_1_0z, celloutsig_1_11z, celloutsig_1_15z } - { celloutsig_1_15z[13:1], celloutsig_1_0z, celloutsig_1_13z, celloutsig_1_2z, celloutsig_1_10z, celloutsig_1_4z };
  assign celloutsig_0_12z = celloutsig_0_10z[6:2] - _02_[4:0];
  assign celloutsig_0_19z = celloutsig_0_0z[4:2] - { celloutsig_0_15z, celloutsig_0_11z, celloutsig_0_18z };
  assign _01_[1:0] = { celloutsig_0_11z, celloutsig_0_15z };
  assign _02_[6] = celloutsig_0_12z[1];
  assign { _05_[11:3], _05_[1] } = { _03_, _00_ };
  assign { out_data[149:128], out_data[96], out_data[41:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_59z, celloutsig_0_60z };
endmodule
