$date
	Mon Jul 31 15:32:31 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module example1_tb $end
$var wire 1 ! f $end
$var reg 1 " x1 $end
$var reg 1 # x2 $end
$var reg 1 $ x3 $end
$scope module e1 $end
$var wire 1 ! f $end
$var wire 1 " x1 $end
$var wire 1 # x2 $end
$var wire 1 $ x3 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
0!
$end
#20
1#
#40
0#
1"
#60
1!
1#
#80
1$
0#
0"
#100
1"
#120
0!
1#
0"
#140
1!
1"
#160
