TRACE::2019-11-10.20:00:03::SCWPlatform::Trying to open the hw design at C:/Users/Clay/git/FPGA/proc_wrapper/hw/proc_wrapper.xsa
TRACE::2019-11-10.20:00:03::SCWPlatform::DSA given C:/Users/Clay/git/FPGA/proc_wrapper/hw/proc_wrapper.xsa
TRACE::2019-11-10.20:00:03::SCWPlatform::DSA absoulate path C:/Users/Clay/git/FPGA/proc_wrapper/hw/proc_wrapper.xsa
TRACE::2019-11-10.20:00:05::SCWPlatform::DSA directory C:/Users/Clay/git/FPGA/proc_wrapper/hw
TRACE::2019-11-10.20:00:05::SCWPlatform:: Platform Path C:/Users/Clay/git/FPGA/proc_wrapper/hw/proc_wrapper.xsa
TRACE::2019-11-10.20:00:05::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2019-11-10.20:00:05::SCWPlatform::Do not have an existing db opened. 
TRACE::2019-11-10.20:00:06::SCWPlatform::Opened new HwDB with name proc_wrapper_0
TRACE::2019-11-10.20:00:06::SCWWriter::formatted JSON is {
	"platformName":	"proc_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"proc_wrapper",
	"platHandOff":	"C:/Users/Clay/git/FPGA/433Proc/proc_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/proc_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2019-11-10.20:00:06::SCWWriter::formatted JSON is {
	"platformName":	"proc_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"proc_wrapper",
	"platHandOff":	"C:/Users/Clay/git/FPGA/433Proc/proc_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/proc_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"proc_wrapper",
	"systems":	[{
			"systemName":	"proc_wrapper",
			"systemDesc":	"proc_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"proc_wrapper"
		}]
}
TRACE::2019-11-10.20:00:06::SCWPlatform::Boot application domains not present, creating them
TRACE::2019-11-10.20:00:06::SCWPlatform::Pure FPGA device, no boot application will be created.
TRACE::2019-11-10.20:00:06::SCWWriter::formatted JSON is {
	"platformName":	"proc_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"proc_wrapper",
	"platHandOff":	"C:/Users/Clay/git/FPGA/433Proc/proc_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/proc_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"proc_wrapper",
	"systems":	[{
			"systemName":	"proc_wrapper",
			"systemDesc":	"proc_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"proc_wrapper"
		}]
}
TRACE::2019-11-10.20:00:06::SCWWriter::formatted JSON is {
	"platformName":	"proc_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"proc_wrapper",
	"platHandOff":	"C:/Users/Clay/git/FPGA/433Proc/proc_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/proc_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"proc_wrapper",
	"systems":	[{
			"systemName":	"proc_wrapper",
			"systemDesc":	"proc_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"proc_wrapper"
		}]
}
TRACE::2019-11-10.20:00:06::SCWPlatform::Trying to open the hw design at C:/Users/Clay/git/FPGA/proc_wrapper/hw/proc_wrapper.xsa
TRACE::2019-11-10.20:00:06::SCWPlatform::DSA given C:/Users/Clay/git/FPGA/proc_wrapper/hw/proc_wrapper.xsa
TRACE::2019-11-10.20:00:06::SCWPlatform::DSA absoulate path C:/Users/Clay/git/FPGA/proc_wrapper/hw/proc_wrapper.xsa
TRACE::2019-11-10.20:00:06::SCWPlatform::DSA directory C:/Users/Clay/git/FPGA/proc_wrapper/hw
TRACE::2019-11-10.20:00:06::SCWPlatform:: Platform Path C:/Users/Clay/git/FPGA/proc_wrapper/hw/proc_wrapper.xsa
TRACE::2019-11-10.20:00:06::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2019-11-10.20:00:06::SCWPlatform::Trying to set the existing hwdb with name proc_wrapper_0
TRACE::2019-11-10.20:00:06::SCWPlatform::Opened existing hwdb proc_wrapper_0
TRACE::2019-11-10.20:00:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-11-10.20:00:06::SCWDomain::checking for install qemu data   : 
TRACE::2019-11-10.20:00:06::SCWPlatform::Trying to open the hw design at C:/Users/Clay/git/FPGA/proc_wrapper/hw/proc_wrapper.xsa
TRACE::2019-11-10.20:00:06::SCWPlatform::DSA given C:/Users/Clay/git/FPGA/proc_wrapper/hw/proc_wrapper.xsa
TRACE::2019-11-10.20:00:06::SCWPlatform::DSA absoulate path C:/Users/Clay/git/FPGA/proc_wrapper/hw/proc_wrapper.xsa
TRACE::2019-11-10.20:00:06::SCWPlatform::DSA directory C:/Users/Clay/git/FPGA/proc_wrapper/hw
TRACE::2019-11-10.20:00:06::SCWPlatform:: Platform Path C:/Users/Clay/git/FPGA/proc_wrapper/hw/proc_wrapper.xsa
TRACE::2019-11-10.20:00:06::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2019-11-10.20:00:06::SCWPlatform::Trying to set the existing hwdb with name proc_wrapper_0
TRACE::2019-11-10.20:00:06::SCWPlatform::Opened existing hwdb proc_wrapper_0
TRACE::2019-11-10.20:00:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-11-10.20:00:06::SCWPlatform::Trying to open the hw design at C:/Users/Clay/git/FPGA/proc_wrapper/hw/proc_wrapper.xsa
TRACE::2019-11-10.20:00:06::SCWPlatform::DSA given C:/Users/Clay/git/FPGA/proc_wrapper/hw/proc_wrapper.xsa
TRACE::2019-11-10.20:00:06::SCWPlatform::DSA absoulate path C:/Users/Clay/git/FPGA/proc_wrapper/hw/proc_wrapper.xsa
TRACE::2019-11-10.20:00:06::SCWPlatform::DSA directory C:/Users/Clay/git/FPGA/proc_wrapper/hw
TRACE::2019-11-10.20:00:06::SCWPlatform:: Platform Path C:/Users/Clay/git/FPGA/proc_wrapper/hw/proc_wrapper.xsa
TRACE::2019-11-10.20:00:06::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2019-11-10.20:00:06::SCWPlatform::Trying to set the existing hwdb with name proc_wrapper_0
TRACE::2019-11-10.20:00:06::SCWPlatform::Opened existing hwdb proc_wrapper_0
TRACE::2019-11-10.20:00:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-11-10.20:00:06::SCWMssOS::Checking the sw design at  C:/Users/Clay/git/FPGA/proc_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2019-11-10.20:00:06::SCWMssOS::DEBUG:  swdes dump  
TRACE::2019-11-10.20:00:06::SCWMssOS::No sw design opened at  C:/Users/Clay/git/FPGA/proc_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2019-11-10.20:00:06::SCWMssOS::mss does not exists at C:/Users/Clay/git/FPGA/proc_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2019-11-10.20:00:06::SCWMssOS::Creating sw design at  C:/Users/Clay/git/FPGA/proc_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2019-11-10.20:00:06::SCWMssOS::Adding the swdes entry, created swdb C:/Users/Clay/git/FPGA/proc_wrapper/microblaze_0/standalone_domain/bsp/system.mss with des name C:/Users/Clay/git/FPGA/proc_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2019-11-10.20:00:06::SCWMssOS::updating the scw layer changes to swdes at   C:/Users/Clay/git/FPGA/proc_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2019-11-10.20:00:06::SCWMssOS::Writing mss at C:/Users/Clay/git/FPGA/proc_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2019-11-10.20:00:06::SCWMssOS::Completed writing the mss file at C:/Users/Clay/git/FPGA/proc_wrapper/microblaze_0/standalone_domain/bsp
TRACE::2019-11-10.20:00:06::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2019-11-10.20:00:06::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2019-11-10.20:00:06::SCWPlatform::Trying to open the hw design at C:/Users/Clay/git/FPGA/proc_wrapper/hw/proc_wrapper.xsa
TRACE::2019-11-10.20:00:06::SCWPlatform::DSA given C:/Users/Clay/git/FPGA/proc_wrapper/hw/proc_wrapper.xsa
TRACE::2019-11-10.20:00:06::SCWPlatform::DSA absoulate path C:/Users/Clay/git/FPGA/proc_wrapper/hw/proc_wrapper.xsa
TRACE::2019-11-10.20:00:06::SCWPlatform::DSA directory C:/Users/Clay/git/FPGA/proc_wrapper/hw
TRACE::2019-11-10.20:00:06::SCWPlatform:: Platform Path C:/Users/Clay/git/FPGA/proc_wrapper/hw/proc_wrapper.xsa
TRACE::2019-11-10.20:00:06::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2019-11-10.20:00:06::SCWPlatform::Trying to set the existing hwdb with name proc_wrapper_0
TRACE::2019-11-10.20:00:06::SCWPlatform::Opened existing hwdb proc_wrapper_0
TRACE::2019-11-10.20:00:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-11-10.20:00:06::SCWMssOS::Checking the sw design at  C:/Users/Clay/git/FPGA/proc_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2019-11-10.20:00:06::SCWMssOS::DEBUG:  swdes dump  C:/Users/Clay/git/FPGA/proc_wrapper/microblaze_0/standalone_domain/bsp/system.mss|C:/Users/Clay/git/FPGA/proc_wrapper/microblaze_0/standalone_domain/bsp/system.mss||

TRACE::2019-11-10.20:00:06::SCWMssOS::Sw design exists and opened at  C:/Users/Clay/git/FPGA/proc_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2019-11-10.20:00:06::SCWPlatform::Trying to open the hw design at C:/Users/Clay/git/FPGA/proc_wrapper/hw/proc_wrapper.xsa
TRACE::2019-11-10.20:00:06::SCWPlatform::DSA given C:/Users/Clay/git/FPGA/proc_wrapper/hw/proc_wrapper.xsa
TRACE::2019-11-10.20:00:06::SCWPlatform::DSA absoulate path C:/Users/Clay/git/FPGA/proc_wrapper/hw/proc_wrapper.xsa
TRACE::2019-11-10.20:00:06::SCWPlatform::DSA directory C:/Users/Clay/git/FPGA/proc_wrapper/hw
TRACE::2019-11-10.20:00:06::SCWPlatform:: Platform Path C:/Users/Clay/git/FPGA/proc_wrapper/hw/proc_wrapper.xsa
TRACE::2019-11-10.20:00:06::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2019-11-10.20:00:06::SCWPlatform::Trying to set the existing hwdb with name proc_wrapper_0
TRACE::2019-11-10.20:00:06::SCWPlatform::Opened existing hwdb proc_wrapper_0
TRACE::2019-11-10.20:00:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-11-10.20:00:06::SCWMssOS::Checking the sw design at  C:/Users/Clay/git/FPGA/proc_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2019-11-10.20:00:06::SCWMssOS::DEBUG:  swdes dump  C:/Users/Clay/git/FPGA/proc_wrapper/microblaze_0/standalone_domain/bsp/system.mss|C:/Users/Clay/git/FPGA/proc_wrapper/microblaze_0/standalone_domain/bsp/system.mss||

TRACE::2019-11-10.20:00:06::SCWMssOS::Sw design exists and opened at  C:/Users/Clay/git/FPGA/proc_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2019-11-10.20:00:06::SCWPlatform::Trying to open the hw design at C:/Users/Clay/git/FPGA/proc_wrapper/hw/proc_wrapper.xsa
TRACE::2019-11-10.20:00:06::SCWPlatform::DSA given C:/Users/Clay/git/FPGA/proc_wrapper/hw/proc_wrapper.xsa
TRACE::2019-11-10.20:00:06::SCWPlatform::DSA absoulate path C:/Users/Clay/git/FPGA/proc_wrapper/hw/proc_wrapper.xsa
TRACE::2019-11-10.20:00:06::SCWPlatform::DSA directory C:/Users/Clay/git/FPGA/proc_wrapper/hw
TRACE::2019-11-10.20:00:06::SCWPlatform:: Platform Path C:/Users/Clay/git/FPGA/proc_wrapper/hw/proc_wrapper.xsa
TRACE::2019-11-10.20:00:06::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2019-11-10.20:00:06::SCWPlatform::Trying to set the existing hwdb with name proc_wrapper_0
TRACE::2019-11-10.20:00:06::SCWPlatform::Opened existing hwdb proc_wrapper_0
TRACE::2019-11-10.20:00:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-11-10.20:00:06::SCWMssOS::Checking the sw design at  C:/Users/Clay/git/FPGA/proc_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2019-11-10.20:00:06::SCWMssOS::DEBUG:  swdes dump  C:/Users/Clay/git/FPGA/proc_wrapper/microblaze_0/standalone_domain/bsp/system.mss|C:/Users/Clay/git/FPGA/proc_wrapper/microblaze_0/standalone_domain/bsp/system.mss||

TRACE::2019-11-10.20:00:06::SCWMssOS::Sw design exists and opened at  C:/Users/Clay/git/FPGA/proc_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2019-11-10.20:00:06::SCWWriter::formatted JSON is {
	"platformName":	"proc_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"proc_wrapper",
	"platHandOff":	"C:/Users/Clay/git/FPGA/433Proc/proc_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/proc_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"proc_wrapper",
	"systems":	[{
			"systemName":	"proc_wrapper",
			"systemDesc":	"proc_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"proc_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2019-11-10.20:00:06::SCWPlatform::Trying to open the hw design at C:/Users/Clay/git/FPGA/proc_wrapper/hw/proc_wrapper.xsa
TRACE::2019-11-10.20:00:06::SCWPlatform::DSA given C:/Users/Clay/git/FPGA/proc_wrapper/hw/proc_wrapper.xsa
TRACE::2019-11-10.20:00:06::SCWPlatform::DSA absoulate path C:/Users/Clay/git/FPGA/proc_wrapper/hw/proc_wrapper.xsa
TRACE::2019-11-10.20:00:06::SCWPlatform::DSA directory C:/Users/Clay/git/FPGA/proc_wrapper/hw
TRACE::2019-11-10.20:00:06::SCWPlatform:: Platform Path C:/Users/Clay/git/FPGA/proc_wrapper/hw/proc_wrapper.xsa
TRACE::2019-11-10.20:00:06::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2019-11-10.20:00:06::SCWPlatform::Trying to set the existing hwdb with name proc_wrapper_0
TRACE::2019-11-10.20:00:06::SCWPlatform::Opened existing hwdb proc_wrapper_0
TRACE::2019-11-10.20:00:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-11-10.20:00:06::SCWMssOS::Checking the sw design at  C:/Users/Clay/git/FPGA/proc_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2019-11-10.20:00:06::SCWMssOS::DEBUG:  swdes dump  C:/Users/Clay/git/FPGA/proc_wrapper/microblaze_0/standalone_domain/bsp/system.mss|C:/Users/Clay/git/FPGA/proc_wrapper/microblaze_0/standalone_domain/bsp/system.mss||

TRACE::2019-11-10.20:00:06::SCWMssOS::Sw design exists and opened at  C:/Users/Clay/git/FPGA/proc_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2019-11-10.20:00:06::SCWMssOS::Completed writing the mss file at C:/Users/Clay/git/FPGA/proc_wrapper/microblaze_0/standalone_domain/bsp
TRACE::2019-11-10.20:00:06::SCWMssOS::Forcing BSP Sources regeneration.
LOG::2019-11-10.20:00:09::SCWPlatform::Started generating the artifacts platform proc_wrapper
TRACE::2019-11-10.20:00:09::SCWPlatform::Sanity checking of platform is completed
LOG::2019-11-10.20:00:09::SCWPlatform::Started generating the artifacts for system configuration proc_wrapper
LOG::2019-11-10.20:00:09::SCWSystem::Checking the domain standalone_domain
LOG::2019-11-10.20:00:09::SCWSystem::Not a boot domain 
LOG::2019-11-10.20:00:09::SCWSystem::Started Processing the domain standalone_domain
TRACE::2019-11-10.20:00:09::SCWDomain::Generating domain artifcats
TRACE::2019-11-10.20:00:09::SCWMssOS::Generating standalone artifcats
TRACE::2019-11-10.20:00:09::SCWMssOS:: Copying the user libraries. 
TRACE::2019-11-10.20:00:09::SCWPlatform::Trying to open the hw design at C:/Users/Clay/git/FPGA/proc_wrapper/hw/proc_wrapper.xsa
TRACE::2019-11-10.20:00:09::SCWPlatform::DSA given C:/Users/Clay/git/FPGA/proc_wrapper/hw/proc_wrapper.xsa
TRACE::2019-11-10.20:00:09::SCWPlatform::DSA absoulate path C:/Users/Clay/git/FPGA/proc_wrapper/hw/proc_wrapper.xsa
TRACE::2019-11-10.20:00:09::SCWPlatform::DSA directory C:/Users/Clay/git/FPGA/proc_wrapper/hw
TRACE::2019-11-10.20:00:09::SCWPlatform:: Platform Path C:/Users/Clay/git/FPGA/proc_wrapper/hw/proc_wrapper.xsa
TRACE::2019-11-10.20:00:09::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2019-11-10.20:00:09::SCWPlatform::Trying to set the existing hwdb with name proc_wrapper_0
TRACE::2019-11-10.20:00:09::SCWPlatform::Opened existing hwdb proc_wrapper_0
TRACE::2019-11-10.20:00:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-11-10.20:00:09::SCWMssOS::Checking the sw design at  C:/Users/Clay/git/FPGA/proc_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2019-11-10.20:00:09::SCWMssOS::DEBUG:  swdes dump  C:/Users/Clay/git/FPGA/proc_wrapper/microblaze_0/standalone_domain/bsp/system.mss|C:/Users/Clay/git/FPGA/proc_wrapper/microblaze_0/standalone_domain/bsp/system.mss||

KEYINFO::2019-11-10.20:00:09::SCWMssOS::Could not open the swdb for C:/Users/Clay/git/FPGA/proc_wrapper/microblaze_0/standalone_domain/bsp/system.mss
KEYINFO::2019-11-10.20:00:09::SCWMssOS::Could not open the sw design at  C:/Users/Clay/git/FPGA/proc_wrapper/microblaze_0/standalone_domain/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/Users/Clay/git/FPGA/proc_wrapper/microblaze_0/standalone_domain/bsp/system.mss is not found

TRACE::2019-11-10.20:00:09::SCWMssOS::Cleared the swdb table entry
TRACE::2019-11-10.20:00:09::SCWMssOS::No sw design opened at  C:/Users/Clay/git/FPGA/proc_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2019-11-10.20:00:09::SCWMssOS::mss exists loading the mss file  C:/Users/Clay/git/FPGA/proc_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2019-11-10.20:00:09::SCWMssOS::Opened the sw design from mss  C:/Users/Clay/git/FPGA/proc_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2019-11-10.20:00:09::SCWMssOS::Adding the swdes entry C:/Users/Clay/git/FPGA/proc_wrapper/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2019-11-10.20:00:09::SCWMssOS::updating the scw layer about changes
TRACE::2019-11-10.20:00:09::SCWMssOS::Opened the sw design.  C:/Users/Clay/git/FPGA/proc_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2019-11-10.20:00:09::SCWMssOS::Completed writing the mss file at C:/Users/Clay/git/FPGA/proc_wrapper/microblaze_0/standalone_domain/bsp
TRACE::2019-11-10.20:00:09::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/Clay/git/FPGA/proc_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2019-11-10.20:00:09::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2019-11-10.20:00:09::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2019-11-10.20:00:09::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2019-11-10.20:00:09::SCWMssOS::skipping the bsp build ... 
TRACE::2019-11-10.20:00:09::SCWMssOS::Copying to export directory.
TRACE::2019-11-10.20:00:09::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2019-11-10.20:00:09::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2019-11-10.20:00:09::SCWSystem::Completed Processing the domain standalone_domain
LOG::2019-11-10.20:00:09::SCWSystem::Completed Processing the sysconfig proc_wrapper
LOG::2019-11-10.20:00:09::SCWPlatform::Completed generating the artifacts for system configuration proc_wrapper
TRACE::2019-11-10.20:00:09::SCWPlatform::Started preparing the platform 
TRACE::2019-11-10.20:00:09::SCWSystem::Writing the bif file for system config proc_wrapper
TRACE::2019-11-10.20:00:09::SCWSystem::dir created 
TRACE::2019-11-10.20:00:09::SCWSystem::Writing the bif 
TRACE::2019-11-10.20:00:09::SCWPlatform::Started writing the spfm file 
TRACE::2019-11-10.20:00:09::SCWPlatform::Started writing the xpfm file 
TRACE::2019-11-10.20:00:09::SCWPlatform::Completed generating the platform
TRACE::2019-11-10.20:00:09::SCWPlatform::Trying to open the hw design at C:/Users/Clay/git/FPGA/proc_wrapper/hw/proc_wrapper.xsa
TRACE::2019-11-10.20:00:09::SCWPlatform::DSA given C:/Users/Clay/git/FPGA/proc_wrapper/hw/proc_wrapper.xsa
TRACE::2019-11-10.20:00:09::SCWPlatform::DSA absoulate path C:/Users/Clay/git/FPGA/proc_wrapper/hw/proc_wrapper.xsa
TRACE::2019-11-10.20:00:09::SCWPlatform::DSA directory C:/Users/Clay/git/FPGA/proc_wrapper/hw
TRACE::2019-11-10.20:00:09::SCWPlatform:: Platform Path C:/Users/Clay/git/FPGA/proc_wrapper/hw/proc_wrapper.xsa
TRACE::2019-11-10.20:00:09::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2019-11-10.20:00:09::SCWPlatform::Trying to set the existing hwdb with name proc_wrapper_0
TRACE::2019-11-10.20:00:09::SCWPlatform::Opened existing hwdb proc_wrapper_0
TRACE::2019-11-10.20:00:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-11-10.20:00:09::SCWMssOS::Checking the sw design at  C:/Users/Clay/git/FPGA/proc_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2019-11-10.20:00:09::SCWMssOS::DEBUG:  swdes dump  C:/Users/Clay/git/FPGA/proc_wrapper/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2019-11-10.20:00:09::SCWMssOS::Sw design exists and opened at  C:/Users/Clay/git/FPGA/proc_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2019-11-10.20:00:09::SCWPlatform::Trying to open the hw design at C:/Users/Clay/git/FPGA/proc_wrapper/hw/proc_wrapper.xsa
TRACE::2019-11-10.20:00:09::SCWPlatform::DSA given C:/Users/Clay/git/FPGA/proc_wrapper/hw/proc_wrapper.xsa
TRACE::2019-11-10.20:00:09::SCWPlatform::DSA absoulate path C:/Users/Clay/git/FPGA/proc_wrapper/hw/proc_wrapper.xsa
TRACE::2019-11-10.20:00:09::SCWPlatform::DSA directory C:/Users/Clay/git/FPGA/proc_wrapper/hw
TRACE::2019-11-10.20:00:09::SCWPlatform:: Platform Path C:/Users/Clay/git/FPGA/proc_wrapper/hw/proc_wrapper.xsa
TRACE::2019-11-10.20:00:09::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2019-11-10.20:00:09::SCWPlatform::Trying to set the existing hwdb with name proc_wrapper_0
TRACE::2019-11-10.20:00:09::SCWPlatform::Opened existing hwdb proc_wrapper_0
TRACE::2019-11-10.20:00:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-11-10.20:00:09::SCWMssOS::Checking the sw design at  C:/Users/Clay/git/FPGA/proc_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2019-11-10.20:00:09::SCWMssOS::DEBUG:  swdes dump  C:/Users/Clay/git/FPGA/proc_wrapper/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2019-11-10.20:00:09::SCWMssOS::Sw design exists and opened at  C:/Users/Clay/git/FPGA/proc_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2019-11-10.20:00:09::SCWPlatform::Trying to open the hw design at C:/Users/Clay/git/FPGA/proc_wrapper/hw/proc_wrapper.xsa
TRACE::2019-11-10.20:00:09::SCWPlatform::DSA given C:/Users/Clay/git/FPGA/proc_wrapper/hw/proc_wrapper.xsa
TRACE::2019-11-10.20:00:09::SCWPlatform::DSA absoulate path C:/Users/Clay/git/FPGA/proc_wrapper/hw/proc_wrapper.xsa
TRACE::2019-11-10.20:00:09::SCWPlatform::DSA directory C:/Users/Clay/git/FPGA/proc_wrapper/hw
TRACE::2019-11-10.20:00:09::SCWPlatform:: Platform Path C:/Users/Clay/git/FPGA/proc_wrapper/hw/proc_wrapper.xsa
TRACE::2019-11-10.20:00:09::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2019-11-10.20:00:09::SCWPlatform::Trying to set the existing hwdb with name proc_wrapper_0
TRACE::2019-11-10.20:00:09::SCWPlatform::Opened existing hwdb proc_wrapper_0
TRACE::2019-11-10.20:00:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-11-10.20:00:09::SCWMssOS::Checking the sw design at  C:/Users/Clay/git/FPGA/proc_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2019-11-10.20:00:09::SCWMssOS::DEBUG:  swdes dump  C:/Users/Clay/git/FPGA/proc_wrapper/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2019-11-10.20:00:09::SCWMssOS::Sw design exists and opened at  C:/Users/Clay/git/FPGA/proc_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2019-11-10.20:00:09::SCWWriter::formatted JSON is {
	"platformName":	"proc_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"proc_wrapper",
	"platHandOff":	"C:/Users/Clay/git/FPGA/433Proc/proc_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/proc_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"proc_wrapper",
	"systems":	[{
			"systemName":	"proc_wrapper",
			"systemDesc":	"proc_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"proc_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"e80d70a127e3045d5544f933fd58447f",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2019-11-10.20:00:09::SCWPlatform::updated the xpfm file.
TRACE::2019-11-10.20:00:09::SCWPlatform::Trying to open the hw design at C:/Users/Clay/git/FPGA/proc_wrapper/hw/proc_wrapper.xsa
TRACE::2019-11-10.20:00:09::SCWPlatform::DSA given C:/Users/Clay/git/FPGA/proc_wrapper/hw/proc_wrapper.xsa
TRACE::2019-11-10.20:00:09::SCWPlatform::DSA absoulate path C:/Users/Clay/git/FPGA/proc_wrapper/hw/proc_wrapper.xsa
TRACE::2019-11-10.20:00:09::SCWPlatform::DSA directory C:/Users/Clay/git/FPGA/proc_wrapper/hw
TRACE::2019-11-10.20:00:09::SCWPlatform:: Platform Path C:/Users/Clay/git/FPGA/proc_wrapper/hw/proc_wrapper.xsa
TRACE::2019-11-10.20:00:09::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2019-11-10.20:00:09::SCWPlatform::Trying to set the existing hwdb with name proc_wrapper_0
TRACE::2019-11-10.20:00:09::SCWPlatform::Opened existing hwdb proc_wrapper_0
TRACE::2019-11-10.20:00:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-11-10.20:00:09::SCWMssOS::Checking the sw design at  C:/Users/Clay/git/FPGA/proc_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2019-11-10.20:00:09::SCWMssOS::DEBUG:  swdes dump  C:/Users/Clay/git/FPGA/proc_wrapper/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2019-11-10.20:00:09::SCWMssOS::Sw design exists and opened at  C:/Users/Clay/git/FPGA/proc_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2019-11-10.20:00:09::SCWPlatform::Trying to open the hw design at C:/Users/Clay/git/FPGA/proc_wrapper/hw/proc_wrapper.xsa
TRACE::2019-11-10.20:00:09::SCWPlatform::DSA given C:/Users/Clay/git/FPGA/proc_wrapper/hw/proc_wrapper.xsa
TRACE::2019-11-10.20:00:09::SCWPlatform::DSA absoulate path C:/Users/Clay/git/FPGA/proc_wrapper/hw/proc_wrapper.xsa
TRACE::2019-11-10.20:00:09::SCWPlatform::DSA directory C:/Users/Clay/git/FPGA/proc_wrapper/hw
TRACE::2019-11-10.20:00:09::SCWPlatform:: Platform Path C:/Users/Clay/git/FPGA/proc_wrapper/hw/proc_wrapper.xsa
TRACE::2019-11-10.20:00:09::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2019-11-10.20:00:09::SCWPlatform::Trying to set the existing hwdb with name proc_wrapper_0
TRACE::2019-11-10.20:00:09::SCWPlatform::Opened existing hwdb proc_wrapper_0
TRACE::2019-11-10.20:00:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-11-10.20:00:09::SCWMssOS::Checking the sw design at  C:/Users/Clay/git/FPGA/proc_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2019-11-10.20:00:09::SCWMssOS::DEBUG:  swdes dump  C:/Users/Clay/git/FPGA/proc_wrapper/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2019-11-10.20:00:09::SCWMssOS::Sw design exists and opened at  C:/Users/Clay/git/FPGA/proc_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2019-11-10.20:00:09::SCWPlatform::Trying to open the hw design at C:/Users/Clay/git/FPGA/proc_wrapper/hw/proc_wrapper.xsa
TRACE::2019-11-10.20:00:09::SCWPlatform::DSA given C:/Users/Clay/git/FPGA/proc_wrapper/hw/proc_wrapper.xsa
TRACE::2019-11-10.20:00:09::SCWPlatform::DSA absoulate path C:/Users/Clay/git/FPGA/proc_wrapper/hw/proc_wrapper.xsa
TRACE::2019-11-10.20:00:09::SCWPlatform::DSA directory C:/Users/Clay/git/FPGA/proc_wrapper/hw
TRACE::2019-11-10.20:00:09::SCWPlatform:: Platform Path C:/Users/Clay/git/FPGA/proc_wrapper/hw/proc_wrapper.xsa
TRACE::2019-11-10.20:00:09::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2019-11-10.20:00:09::SCWPlatform::Trying to set the existing hwdb with name proc_wrapper_0
TRACE::2019-11-10.20:00:09::SCWPlatform::Opened existing hwdb proc_wrapper_0
TRACE::2019-11-10.20:00:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-11-10.20:00:09::SCWMssOS::Checking the sw design at  C:/Users/Clay/git/FPGA/proc_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2019-11-10.20:00:09::SCWMssOS::DEBUG:  swdes dump  C:/Users/Clay/git/FPGA/proc_wrapper/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2019-11-10.20:00:09::SCWMssOS::Sw design exists and opened at  C:/Users/Clay/git/FPGA/proc_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2019-11-10.20:00:09::SCWPlatform::Trying to open the hw design at C:/Users/Clay/git/FPGA/proc_wrapper/hw/proc_wrapper.xsa
TRACE::2019-11-10.20:00:09::SCWPlatform::DSA given C:/Users/Clay/git/FPGA/proc_wrapper/hw/proc_wrapper.xsa
TRACE::2019-11-10.20:00:09::SCWPlatform::DSA absoulate path C:/Users/Clay/git/FPGA/proc_wrapper/hw/proc_wrapper.xsa
TRACE::2019-11-10.20:00:09::SCWPlatform::DSA directory C:/Users/Clay/git/FPGA/proc_wrapper/hw
TRACE::2019-11-10.20:00:09::SCWPlatform:: Platform Path C:/Users/Clay/git/FPGA/proc_wrapper/hw/proc_wrapper.xsa
TRACE::2019-11-10.20:00:09::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2019-11-10.20:00:09::SCWPlatform::Trying to set the existing hwdb with name proc_wrapper_0
TRACE::2019-11-10.20:00:09::SCWPlatform::Opened existing hwdb proc_wrapper_0
TRACE::2019-11-10.20:00:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-11-10.20:00:09::SCWMssOS::Checking the sw design at  C:/Users/Clay/git/FPGA/proc_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2019-11-10.20:00:09::SCWMssOS::DEBUG:  swdes dump  C:/Users/Clay/git/FPGA/proc_wrapper/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2019-11-10.20:00:09::SCWMssOS::Sw design exists and opened at  C:/Users/Clay/git/FPGA/proc_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2019-11-10.20:00:09::SCWWriter::formatted JSON is {
	"platformName":	"proc_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"proc_wrapper",
	"platHandOff":	"C:/Users/Clay/git/FPGA/433Proc/proc_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/proc_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"proc_wrapper",
	"systems":	[{
			"systemName":	"proc_wrapper",
			"systemDesc":	"proc_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"proc_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"e80d70a127e3045d5544f933fd58447f",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2019-11-10.20:00:09::SCWPlatform::Trying to open the hw design at C:/Users/Clay/git/FPGA/proc_wrapper/hw/proc_wrapper.xsa
TRACE::2019-11-10.20:00:09::SCWPlatform::DSA given C:/Users/Clay/git/FPGA/proc_wrapper/hw/proc_wrapper.xsa
TRACE::2019-11-10.20:00:09::SCWPlatform::DSA absoulate path C:/Users/Clay/git/FPGA/proc_wrapper/hw/proc_wrapper.xsa
TRACE::2019-11-10.20:00:09::SCWPlatform::DSA directory C:/Users/Clay/git/FPGA/proc_wrapper/hw
TRACE::2019-11-10.20:00:09::SCWPlatform:: Platform Path C:/Users/Clay/git/FPGA/proc_wrapper/hw/proc_wrapper.xsa
TRACE::2019-11-10.20:00:09::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2019-11-10.20:00:09::SCWPlatform::Trying to set the existing hwdb with name proc_wrapper_0
TRACE::2019-11-10.20:00:09::SCWPlatform::Opened existing hwdb proc_wrapper_0
TRACE::2019-11-10.20:00:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-11-10.20:00:09::SCWMssOS::Checking the sw design at  C:/Users/Clay/git/FPGA/proc_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2019-11-10.20:00:09::SCWMssOS::DEBUG:  swdes dump  C:/Users/Clay/git/FPGA/proc_wrapper/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2019-11-10.20:00:09::SCWMssOS::Sw design exists and opened at  C:/Users/Clay/git/FPGA/proc_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2019-11-10.20:00:09::SCWPlatform::Trying to open the hw design at C:/Users/Clay/git/FPGA/proc_wrapper/hw/proc_wrapper.xsa
TRACE::2019-11-10.20:00:09::SCWPlatform::DSA given C:/Users/Clay/git/FPGA/proc_wrapper/hw/proc_wrapper.xsa
TRACE::2019-11-10.20:00:09::SCWPlatform::DSA absoulate path C:/Users/Clay/git/FPGA/proc_wrapper/hw/proc_wrapper.xsa
TRACE::2019-11-10.20:00:09::SCWPlatform::DSA directory C:/Users/Clay/git/FPGA/proc_wrapper/hw
TRACE::2019-11-10.20:00:09::SCWPlatform:: Platform Path C:/Users/Clay/git/FPGA/proc_wrapper/hw/proc_wrapper.xsa
TRACE::2019-11-10.20:00:09::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2019-11-10.20:00:09::SCWPlatform::Trying to set the existing hwdb with name proc_wrapper_0
TRACE::2019-11-10.20:00:09::SCWPlatform::Opened existing hwdb proc_wrapper_0
TRACE::2019-11-10.20:00:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-11-10.20:00:09::SCWMssOS::Checking the sw design at  C:/Users/Clay/git/FPGA/proc_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2019-11-10.20:00:09::SCWMssOS::DEBUG:  swdes dump  C:/Users/Clay/git/FPGA/proc_wrapper/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2019-11-10.20:00:09::SCWMssOS::Sw design exists and opened at  C:/Users/Clay/git/FPGA/proc_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2019-11-10.20:00:09::SCWPlatform::Trying to open the hw design at C:/Users/Clay/git/FPGA/proc_wrapper/hw/proc_wrapper.xsa
TRACE::2019-11-10.20:00:09::SCWPlatform::DSA given C:/Users/Clay/git/FPGA/proc_wrapper/hw/proc_wrapper.xsa
TRACE::2019-11-10.20:00:09::SCWPlatform::DSA absoulate path C:/Users/Clay/git/FPGA/proc_wrapper/hw/proc_wrapper.xsa
TRACE::2019-11-10.20:00:09::SCWPlatform::DSA directory C:/Users/Clay/git/FPGA/proc_wrapper/hw
TRACE::2019-11-10.20:00:09::SCWPlatform:: Platform Path C:/Users/Clay/git/FPGA/proc_wrapper/hw/proc_wrapper.xsa
TRACE::2019-11-10.20:00:09::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2019-11-10.20:00:09::SCWPlatform::Trying to set the existing hwdb with name proc_wrapper_0
TRACE::2019-11-10.20:00:09::SCWPlatform::Opened existing hwdb proc_wrapper_0
TRACE::2019-11-10.20:00:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-11-10.20:00:09::SCWMssOS::Checking the sw design at  C:/Users/Clay/git/FPGA/proc_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2019-11-10.20:00:09::SCWMssOS::DEBUG:  swdes dump  C:/Users/Clay/git/FPGA/proc_wrapper/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2019-11-10.20:00:09::SCWMssOS::Sw design exists and opened at  C:/Users/Clay/git/FPGA/proc_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2019-11-10.20:00:09::SCWPlatform::Trying to open the hw design at C:/Users/Clay/git/FPGA/proc_wrapper/hw/proc_wrapper.xsa
TRACE::2019-11-10.20:00:09::SCWPlatform::DSA given C:/Users/Clay/git/FPGA/proc_wrapper/hw/proc_wrapper.xsa
TRACE::2019-11-10.20:00:09::SCWPlatform::DSA absoulate path C:/Users/Clay/git/FPGA/proc_wrapper/hw/proc_wrapper.xsa
TRACE::2019-11-10.20:00:09::SCWPlatform::DSA directory C:/Users/Clay/git/FPGA/proc_wrapper/hw
TRACE::2019-11-10.20:00:09::SCWPlatform:: Platform Path C:/Users/Clay/git/FPGA/proc_wrapper/hw/proc_wrapper.xsa
TRACE::2019-11-10.20:00:09::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2019-11-10.20:00:09::SCWPlatform::Trying to set the existing hwdb with name proc_wrapper_0
TRACE::2019-11-10.20:00:09::SCWPlatform::Opened existing hwdb proc_wrapper_0
TRACE::2019-11-10.20:00:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-11-10.20:00:09::SCWMssOS::Checking the sw design at  C:/Users/Clay/git/FPGA/proc_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2019-11-10.20:00:09::SCWMssOS::DEBUG:  swdes dump  C:/Users/Clay/git/FPGA/proc_wrapper/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2019-11-10.20:00:09::SCWMssOS::Sw design exists and opened at  C:/Users/Clay/git/FPGA/proc_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2019-11-10.20:00:09::SCWPlatform::Trying to open the hw design at C:/Users/Clay/git/FPGA/proc_wrapper/hw/proc_wrapper.xsa
TRACE::2019-11-10.20:00:09::SCWPlatform::DSA given C:/Users/Clay/git/FPGA/proc_wrapper/hw/proc_wrapper.xsa
TRACE::2019-11-10.20:00:09::SCWPlatform::DSA absoulate path C:/Users/Clay/git/FPGA/proc_wrapper/hw/proc_wrapper.xsa
TRACE::2019-11-10.20:00:09::SCWPlatform::DSA directory C:/Users/Clay/git/FPGA/proc_wrapper/hw
TRACE::2019-11-10.20:00:09::SCWPlatform:: Platform Path C:/Users/Clay/git/FPGA/proc_wrapper/hw/proc_wrapper.xsa
TRACE::2019-11-10.20:00:09::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2019-11-10.20:00:09::SCWPlatform::Trying to set the existing hwdb with name proc_wrapper_0
TRACE::2019-11-10.20:00:09::SCWPlatform::Opened existing hwdb proc_wrapper_0
TRACE::2019-11-10.20:00:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-11-10.20:00:09::SCWMssOS::Checking the sw design at  C:/Users/Clay/git/FPGA/proc_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2019-11-10.20:00:09::SCWMssOS::DEBUG:  swdes dump  C:/Users/Clay/git/FPGA/proc_wrapper/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2019-11-10.20:00:09::SCWMssOS::Sw design exists and opened at  C:/Users/Clay/git/FPGA/proc_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2019-11-10.20:00:09::SCWWriter::formatted JSON is {
	"platformName":	"proc_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"proc_wrapper",
	"platHandOff":	"C:/Users/Clay/git/FPGA/433Proc/proc_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/proc_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"proc_wrapper",
	"systems":	[{
			"systemName":	"proc_wrapper",
			"systemDesc":	"proc_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"proc_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"e80d70a127e3045d5544f933fd58447f",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2019-11-10.20:00:09::SCWPlatform::Started generating the artifacts platform proc_wrapper
TRACE::2019-11-10.20:00:09::SCWPlatform::Sanity checking of platform is completed
LOG::2019-11-10.20:00:10::SCWPlatform::Started generating the artifacts for system configuration proc_wrapper
LOG::2019-11-10.20:00:10::SCWSystem::Started Processing the domain standalone_domain
TRACE::2019-11-10.20:00:10::SCWDomain::Generating domain artifcats
TRACE::2019-11-10.20:00:10::SCWMssOS::Generating standalone artifcats
TRACE::2019-11-10.20:00:10::SCWMssOS:: Copying the user libraries. 
TRACE::2019-11-10.20:00:10::SCWPlatform::Trying to open the hw design at C:/Users/Clay/git/FPGA/proc_wrapper/hw/proc_wrapper.xsa
TRACE::2019-11-10.20:00:10::SCWPlatform::DSA given C:/Users/Clay/git/FPGA/proc_wrapper/hw/proc_wrapper.xsa
TRACE::2019-11-10.20:00:10::SCWPlatform::DSA absoulate path C:/Users/Clay/git/FPGA/proc_wrapper/hw/proc_wrapper.xsa
TRACE::2019-11-10.20:00:10::SCWPlatform::DSA directory C:/Users/Clay/git/FPGA/proc_wrapper/hw
TRACE::2019-11-10.20:00:10::SCWPlatform:: Platform Path C:/Users/Clay/git/FPGA/proc_wrapper/hw/proc_wrapper.xsa
TRACE::2019-11-10.20:00:10::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2019-11-10.20:00:10::SCWPlatform::Trying to set the existing hwdb with name proc_wrapper_0
TRACE::2019-11-10.20:00:10::SCWPlatform::Opened existing hwdb proc_wrapper_0
TRACE::2019-11-10.20:00:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-11-10.20:00:10::SCWMssOS::Checking the sw design at  C:/Users/Clay/git/FPGA/proc_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2019-11-10.20:00:10::SCWMssOS::DEBUG:  swdes dump  C:/Users/Clay/git/FPGA/proc_wrapper/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2019-11-10.20:00:10::SCWMssOS::Sw design exists and opened at  C:/Users/Clay/git/FPGA/proc_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2019-11-10.20:00:10::SCWMssOS::Completed writing the mss file at C:/Users/Clay/git/FPGA/proc_wrapper/microblaze_0/standalone_domain/bsp
TRACE::2019-11-10.20:00:10::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/Clay/git/FPGA/proc_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2019-11-10.20:00:10::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2019-11-10.20:00:10::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2019-11-10.20:00:10::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2019-11-10.20:00:10::SCWMssOS::skipping the bsp build ... 
TRACE::2019-11-10.20:00:10::SCWMssOS::Copying to export directory.
TRACE::2019-11-10.20:00:10::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2019-11-10.20:00:10::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2019-11-10.20:00:10::SCWSystem::Completed Processing the domain standalone_domain
LOG::2019-11-10.20:00:10::SCWSystem::Completed Processing the sysconfig proc_wrapper
LOG::2019-11-10.20:00:10::SCWPlatform::Completed generating the artifacts for system configuration proc_wrapper
TRACE::2019-11-10.20:00:10::SCWPlatform::Started preparing the platform 
TRACE::2019-11-10.20:00:10::SCWSystem::Writing the bif file for system config proc_wrapper
TRACE::2019-11-10.20:00:10::SCWSystem::dir created 
TRACE::2019-11-10.20:00:10::SCWSystem::Writing the bif 
TRACE::2019-11-10.20:00:10::SCWPlatform::Started writing the spfm file 
TRACE::2019-11-10.20:00:10::SCWPlatform::Started writing the xpfm file 
TRACE::2019-11-10.20:00:10::SCWPlatform::Completed generating the platform
TRACE::2019-11-10.20:00:10::SCWPlatform::Trying to open the hw design at C:/Users/Clay/git/FPGA/proc_wrapper/hw/proc_wrapper.xsa
TRACE::2019-11-10.20:00:10::SCWPlatform::DSA given C:/Users/Clay/git/FPGA/proc_wrapper/hw/proc_wrapper.xsa
TRACE::2019-11-10.20:00:10::SCWPlatform::DSA absoulate path C:/Users/Clay/git/FPGA/proc_wrapper/hw/proc_wrapper.xsa
TRACE::2019-11-10.20:00:10::SCWPlatform::DSA directory C:/Users/Clay/git/FPGA/proc_wrapper/hw
TRACE::2019-11-10.20:00:10::SCWPlatform:: Platform Path C:/Users/Clay/git/FPGA/proc_wrapper/hw/proc_wrapper.xsa
TRACE::2019-11-10.20:00:10::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2019-11-10.20:00:10::SCWPlatform::Trying to set the existing hwdb with name proc_wrapper_0
TRACE::2019-11-10.20:00:10::SCWPlatform::Opened existing hwdb proc_wrapper_0
TRACE::2019-11-10.20:00:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-11-10.20:00:10::SCWMssOS::Checking the sw design at  C:/Users/Clay/git/FPGA/proc_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2019-11-10.20:00:10::SCWMssOS::DEBUG:  swdes dump  C:/Users/Clay/git/FPGA/proc_wrapper/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2019-11-10.20:00:10::SCWMssOS::Sw design exists and opened at  C:/Users/Clay/git/FPGA/proc_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2019-11-10.20:00:10::SCWPlatform::Trying to open the hw design at C:/Users/Clay/git/FPGA/proc_wrapper/hw/proc_wrapper.xsa
TRACE::2019-11-10.20:00:10::SCWPlatform::DSA given C:/Users/Clay/git/FPGA/proc_wrapper/hw/proc_wrapper.xsa
TRACE::2019-11-10.20:00:10::SCWPlatform::DSA absoulate path C:/Users/Clay/git/FPGA/proc_wrapper/hw/proc_wrapper.xsa
TRACE::2019-11-10.20:00:10::SCWPlatform::DSA directory C:/Users/Clay/git/FPGA/proc_wrapper/hw
TRACE::2019-11-10.20:00:10::SCWPlatform:: Platform Path C:/Users/Clay/git/FPGA/proc_wrapper/hw/proc_wrapper.xsa
TRACE::2019-11-10.20:00:10::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2019-11-10.20:00:10::SCWPlatform::Trying to set the existing hwdb with name proc_wrapper_0
TRACE::2019-11-10.20:00:10::SCWPlatform::Opened existing hwdb proc_wrapper_0
TRACE::2019-11-10.20:00:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-11-10.20:00:10::SCWMssOS::Checking the sw design at  C:/Users/Clay/git/FPGA/proc_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2019-11-10.20:00:10::SCWMssOS::DEBUG:  swdes dump  C:/Users/Clay/git/FPGA/proc_wrapper/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2019-11-10.20:00:10::SCWMssOS::Sw design exists and opened at  C:/Users/Clay/git/FPGA/proc_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2019-11-10.20:00:10::SCWPlatform::Trying to open the hw design at C:/Users/Clay/git/FPGA/proc_wrapper/hw/proc_wrapper.xsa
TRACE::2019-11-10.20:00:10::SCWPlatform::DSA given C:/Users/Clay/git/FPGA/proc_wrapper/hw/proc_wrapper.xsa
TRACE::2019-11-10.20:00:10::SCWPlatform::DSA absoulate path C:/Users/Clay/git/FPGA/proc_wrapper/hw/proc_wrapper.xsa
TRACE::2019-11-10.20:00:10::SCWPlatform::DSA directory C:/Users/Clay/git/FPGA/proc_wrapper/hw
TRACE::2019-11-10.20:00:10::SCWPlatform:: Platform Path C:/Users/Clay/git/FPGA/proc_wrapper/hw/proc_wrapper.xsa
TRACE::2019-11-10.20:00:10::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2019-11-10.20:00:10::SCWPlatform::Trying to set the existing hwdb with name proc_wrapper_0
TRACE::2019-11-10.20:00:10::SCWPlatform::Opened existing hwdb proc_wrapper_0
TRACE::2019-11-10.20:00:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-11-10.20:00:10::SCWMssOS::Checking the sw design at  C:/Users/Clay/git/FPGA/proc_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2019-11-10.20:00:10::SCWMssOS::DEBUG:  swdes dump  C:/Users/Clay/git/FPGA/proc_wrapper/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2019-11-10.20:00:10::SCWMssOS::Sw design exists and opened at  C:/Users/Clay/git/FPGA/proc_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2019-11-10.20:00:10::SCWWriter::formatted JSON is {
	"platformName":	"proc_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"proc_wrapper",
	"platHandOff":	"C:/Users/Clay/git/FPGA/433Proc/proc_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/proc_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"proc_wrapper",
	"systems":	[{
			"systemName":	"proc_wrapper",
			"systemDesc":	"proc_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"proc_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"e80d70a127e3045d5544f933fd58447f",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2019-11-10.20:00:10::SCWPlatform::updated the xpfm file.
LOG::2019-11-10.20:01:31::SCWPlatform::Started generating the artifacts platform proc_wrapper
TRACE::2019-11-10.20:01:31::SCWPlatform::Sanity checking of platform is completed
LOG::2019-11-10.20:01:31::SCWPlatform::Started generating the artifacts for system configuration proc_wrapper
LOG::2019-11-10.20:01:31::SCWSystem::Checking the domain standalone_domain
LOG::2019-11-10.20:01:31::SCWSystem::Not a boot domain 
LOG::2019-11-10.20:01:31::SCWSystem::Started Processing the domain standalone_domain
TRACE::2019-11-10.20:01:31::SCWDomain::Generating domain artifcats
TRACE::2019-11-10.20:01:31::SCWMssOS::Generating standalone artifcats
TRACE::2019-11-10.20:01:31::SCWMssOS:: Copying the user libraries. 
TRACE::2019-11-10.20:01:31::SCWPlatform::Trying to open the hw design at C:/Users/Clay/git/FPGA/proc_wrapper/hw/proc_wrapper.xsa
TRACE::2019-11-10.20:01:31::SCWPlatform::DSA given C:/Users/Clay/git/FPGA/proc_wrapper/hw/proc_wrapper.xsa
TRACE::2019-11-10.20:01:31::SCWPlatform::DSA absoulate path C:/Users/Clay/git/FPGA/proc_wrapper/hw/proc_wrapper.xsa
TRACE::2019-11-10.20:01:31::SCWPlatform::DSA directory C:/Users/Clay/git/FPGA/proc_wrapper/hw
TRACE::2019-11-10.20:01:31::SCWPlatform:: Platform Path C:/Users/Clay/git/FPGA/proc_wrapper/hw/proc_wrapper.xsa
TRACE::2019-11-10.20:01:31::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2019-11-10.20:01:31::SCWPlatform::Trying to set the existing hwdb with name proc_wrapper_0
TRACE::2019-11-10.20:01:31::SCWPlatform::Opened existing hwdb proc_wrapper_0
TRACE::2019-11-10.20:01:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-11-10.20:01:31::SCWMssOS::Checking the sw design at  C:/Users/Clay/git/FPGA/proc_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2019-11-10.20:01:31::SCWMssOS::DEBUG:  swdes dump  C:/Users/Clay/git/FPGA/proc_wrapper/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2019-11-10.20:01:31::SCWMssOS::Sw design exists and opened at  C:/Users/Clay/git/FPGA/proc_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2019-11-10.20:01:31::SCWMssOS::Completed writing the mss file at C:/Users/Clay/git/FPGA/proc_wrapper/microblaze_0/standalone_domain/bsp
TRACE::2019-11-10.20:01:31::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/Clay/git/FPGA/proc_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2019-11-10.20:01:31::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2019-11-10.20:01:31::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2019-11-10.20:01:31::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2019-11-10.20:01:31::SCWMssOS::doing bsp build ... 
TRACE::2019-11-10.20:01:31::SCWMssOS::System Command Ran  C: & cd  C:/Users/Clay/git/FPGA/proc_wrapper/microblaze_0/standalone_domain/bsp & make 
TRACE::2019-11-10.20:01:31::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_3/src"

TRACE::2019-11-10.20:01:31::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2019-11-10.20:01:31::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2019-11-10.20:01:31::SCWMssOS::-Wextra"

TRACE::2019-11-10.20:01:32::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_10/src"

TRACE::2019-11-10.20:01:32::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2019-11-10.20:01:32::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2019-11-10.20:01:32::SCWMssOS::-Wextra"

TRACE::2019-11-10.20:01:32::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_5/src"

TRACE::2019-11-10.20:01:32::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2019-11-10.20:01:32::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2019-11-10.20:01:32::SCWMssOS::-Wextra"

TRACE::2019-11-10.20:01:32::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v7_1/src"

TRACE::2019-11-10.20:01:32::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2019-11-10.20:01:32::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2019-11-10.20:01:32::SCWMssOS::-Wall -Wextra"

TRACE::2019-11-10.20:01:32::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_3/src"

TRACE::2019-11-10.20:01:32::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2019-11-10.20:01:32::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2019-11-10.20:01:32::SCWMssOS::all -Wextra"

TRACE::2019-11-10.20:01:32::SCWMssOS::"Running Make libs in microblaze_0/libsrc/bram_v4_3/src"

TRACE::2019-11-10.20:01:32::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2019-11-10.20:01:32::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2019-11-10.20:01:32::SCWMssOS::xtra"

TRACE::2019-11-10.20:01:32::SCWMssOS::"Compiling bram"

TRACE::2019-11-10.20:01:34::SCWMssOS::"Running Make libs in microblaze_0/libsrc/cpu_v2_10/src"

TRACE::2019-11-10.20:01:34::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2019-11-10.20:01:34::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2019-11-10.20:01:34::SCWMssOS::xtra"

TRACE::2019-11-10.20:01:34::SCWMssOS::"Compiling cpu"

TRACE::2019-11-10.20:01:34::SCWMssOS::"Running Make libs in microblaze_0/libsrc/gpio_v4_5/src"

TRACE::2019-11-10.20:01:34::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_5/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2019-11-10.20:01:34::SCWMssOS::LAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -We
TRACE::2019-11-10.20:01:34::SCWMssOS::xtra"

TRACE::2019-11-10.20:01:34::SCWMssOS::"Compiling gpio"

TRACE::2019-11-10.20:01:36::SCWMssOS::"Running Make libs in microblaze_0/libsrc/standalone_v7_1/src"

TRACE::2019-11-10.20:01:36::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2019-11-10.20:01:36::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wa
TRACE::2019-11-10.20:01:36::SCWMssOS::ll -Wextra"

TRACE::2019-11-10.20:01:36::SCWMssOS::"Compiling standalone";

TRACE::2019-11-10.20:01:51::SCWMssOS::"Running Make libs in microblaze_0/libsrc/uartlite_v3_3/src"

TRACE::2019-11-10.20:01:51::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2019-11-10.20:01:51::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2019-11-10.20:01:51::SCWMssOS:: -Wextra"

TRACE::2019-11-10.20:01:51::SCWMssOS::"Compiling uartlite"

TRACE::2019-11-10.20:01:54::SCWMssOS::'Finished building libraries'

TRACE::2019-11-10.20:01:54::SCWMssOS::Copying to export directory.
TRACE::2019-11-10.20:01:54::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2019-11-10.20:01:54::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2019-11-10.20:01:54::SCWSystem::Completed Processing the domain standalone_domain
LOG::2019-11-10.20:01:54::SCWSystem::Completed Processing the sysconfig proc_wrapper
LOG::2019-11-10.20:01:54::SCWPlatform::Completed generating the artifacts for system configuration proc_wrapper
TRACE::2019-11-10.20:01:54::SCWPlatform::Started preparing the platform 
TRACE::2019-11-10.20:01:54::SCWSystem::Writing the bif file for system config proc_wrapper
TRACE::2019-11-10.20:01:54::SCWSystem::dir created 
TRACE::2019-11-10.20:01:54::SCWSystem::Writing the bif 
TRACE::2019-11-10.20:01:54::SCWPlatform::Started writing the spfm file 
TRACE::2019-11-10.20:01:54::SCWPlatform::Started writing the xpfm file 
TRACE::2019-11-10.20:01:54::SCWPlatform::Completed generating the platform
TRACE::2019-11-10.20:01:54::SCWPlatform::Trying to open the hw design at C:/Users/Clay/git/FPGA/proc_wrapper/hw/proc_wrapper.xsa
TRACE::2019-11-10.20:01:54::SCWPlatform::DSA given C:/Users/Clay/git/FPGA/proc_wrapper/hw/proc_wrapper.xsa
TRACE::2019-11-10.20:01:54::SCWPlatform::DSA absoulate path C:/Users/Clay/git/FPGA/proc_wrapper/hw/proc_wrapper.xsa
TRACE::2019-11-10.20:01:54::SCWPlatform::DSA directory C:/Users/Clay/git/FPGA/proc_wrapper/hw
TRACE::2019-11-10.20:01:54::SCWPlatform:: Platform Path C:/Users/Clay/git/FPGA/proc_wrapper/hw/proc_wrapper.xsa
TRACE::2019-11-10.20:01:54::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2019-11-10.20:01:54::SCWPlatform::Trying to set the existing hwdb with name proc_wrapper_0
TRACE::2019-11-10.20:01:54::SCWPlatform::Opened existing hwdb proc_wrapper_0
TRACE::2019-11-10.20:01:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-11-10.20:01:54::SCWMssOS::Checking the sw design at  C:/Users/Clay/git/FPGA/proc_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2019-11-10.20:01:54::SCWMssOS::DEBUG:  swdes dump  C:/Users/Clay/git/FPGA/proc_wrapper/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2019-11-10.20:01:54::SCWMssOS::Sw design exists and opened at  C:/Users/Clay/git/FPGA/proc_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2019-11-10.20:01:54::SCWPlatform::Trying to open the hw design at C:/Users/Clay/git/FPGA/proc_wrapper/hw/proc_wrapper.xsa
TRACE::2019-11-10.20:01:54::SCWPlatform::DSA given C:/Users/Clay/git/FPGA/proc_wrapper/hw/proc_wrapper.xsa
TRACE::2019-11-10.20:01:54::SCWPlatform::DSA absoulate path C:/Users/Clay/git/FPGA/proc_wrapper/hw/proc_wrapper.xsa
TRACE::2019-11-10.20:01:54::SCWPlatform::DSA directory C:/Users/Clay/git/FPGA/proc_wrapper/hw
TRACE::2019-11-10.20:01:54::SCWPlatform:: Platform Path C:/Users/Clay/git/FPGA/proc_wrapper/hw/proc_wrapper.xsa
TRACE::2019-11-10.20:01:54::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2019-11-10.20:01:54::SCWPlatform::Trying to set the existing hwdb with name proc_wrapper_0
TRACE::2019-11-10.20:01:54::SCWPlatform::Opened existing hwdb proc_wrapper_0
TRACE::2019-11-10.20:01:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-11-10.20:01:55::SCWMssOS::Checking the sw design at  C:/Users/Clay/git/FPGA/proc_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2019-11-10.20:01:55::SCWMssOS::DEBUG:  swdes dump  C:/Users/Clay/git/FPGA/proc_wrapper/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2019-11-10.20:01:55::SCWMssOS::Sw design exists and opened at  C:/Users/Clay/git/FPGA/proc_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2019-11-10.20:01:55::SCWPlatform::Trying to open the hw design at C:/Users/Clay/git/FPGA/proc_wrapper/hw/proc_wrapper.xsa
TRACE::2019-11-10.20:01:55::SCWPlatform::DSA given C:/Users/Clay/git/FPGA/proc_wrapper/hw/proc_wrapper.xsa
TRACE::2019-11-10.20:01:55::SCWPlatform::DSA absoulate path C:/Users/Clay/git/FPGA/proc_wrapper/hw/proc_wrapper.xsa
TRACE::2019-11-10.20:01:55::SCWPlatform::DSA directory C:/Users/Clay/git/FPGA/proc_wrapper/hw
TRACE::2019-11-10.20:01:55::SCWPlatform:: Platform Path C:/Users/Clay/git/FPGA/proc_wrapper/hw/proc_wrapper.xsa
TRACE::2019-11-10.20:01:55::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2019-11-10.20:01:55::SCWPlatform::Trying to set the existing hwdb with name proc_wrapper_0
TRACE::2019-11-10.20:01:55::SCWPlatform::Opened existing hwdb proc_wrapper_0
TRACE::2019-11-10.20:01:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-11-10.20:01:55::SCWMssOS::Checking the sw design at  C:/Users/Clay/git/FPGA/proc_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2019-11-10.20:01:55::SCWMssOS::DEBUG:  swdes dump  C:/Users/Clay/git/FPGA/proc_wrapper/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2019-11-10.20:01:55::SCWMssOS::Sw design exists and opened at  C:/Users/Clay/git/FPGA/proc_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2019-11-10.20:01:55::SCWWriter::formatted JSON is {
	"platformName":	"proc_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"proc_wrapper",
	"platHandOff":	"C:/Users/Clay/git/FPGA/433Proc/proc_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/proc_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"proc_wrapper",
	"systems":	[{
			"systemName":	"proc_wrapper",
			"systemDesc":	"proc_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"proc_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"e80d70a127e3045d5544f933fd58447f",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2019-11-10.20:01:55::SCWPlatform::updated the xpfm file.
TRACE::2019-11-10.20:01:55::SCWPlatform::Trying to open the hw design at C:/Users/Clay/git/FPGA/proc_wrapper/hw/proc_wrapper.xsa
TRACE::2019-11-10.20:01:55::SCWPlatform::DSA given C:/Users/Clay/git/FPGA/proc_wrapper/hw/proc_wrapper.xsa
TRACE::2019-11-10.20:01:55::SCWPlatform::DSA absoulate path C:/Users/Clay/git/FPGA/proc_wrapper/hw/proc_wrapper.xsa
TRACE::2019-11-10.20:01:55::SCWPlatform::DSA directory C:/Users/Clay/git/FPGA/proc_wrapper/hw
TRACE::2019-11-10.20:01:55::SCWPlatform:: Platform Path C:/Users/Clay/git/FPGA/proc_wrapper/hw/proc_wrapper.xsa
TRACE::2019-11-10.20:01:55::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2019-11-10.20:01:55::SCWPlatform::Trying to set the existing hwdb with name proc_wrapper_0
TRACE::2019-11-10.20:01:55::SCWPlatform::Opened existing hwdb proc_wrapper_0
TRACE::2019-11-10.20:01:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-11-10.20:01:55::SCWMssOS::Checking the sw design at  C:/Users/Clay/git/FPGA/proc_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2019-11-10.20:01:55::SCWMssOS::DEBUG:  swdes dump  C:/Users/Clay/git/FPGA/proc_wrapper/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2019-11-10.20:01:55::SCWMssOS::Sw design exists and opened at  C:/Users/Clay/git/FPGA/proc_wrapper/microblaze_0/standalone_domain/bsp/system.mss
