
# ##############################################################################
# Created by Base System Builder Wizard for Xilinx EDK 13.4 Build EDK_O.87xd
# Thu Aug  2 10:52:19 2012
# Target Board:  Custom
# Family:    virtex5
# Device:    xc5vlx110t
# Package:   ff1136
# Speed Grade:  -1
# Processor number: 1
# Processor 1: microblaze_0
# System clock frequency: 100.0
# Debug Interface: On-Chip HW Debug Module
# ##############################################################################
 PARAMETER VERSION = 2.1.0


 PORT fpga_sys_clk_100MHz_i = CLK_S, DIR = I, SIGIS = CLK, CLK_FREQ = 100000000
 PORT fpga_rst_i = sys_rst_s, DIR = I, SIGIS = RST, RST_POLARITY = 1
 PORT gpio_FIFO_data_full_i = gpio_FIFO_GPIO_IO_I, DIR = I, VEC = [16:0]
 PORT gpio_FIFO_read_enable_o = gpio_FIFO_GPIO2_IO_O, DIR = O
 PORT ddr2_mem_controller_DDR2_Clk_pin = ddr2_mem_controller_DDR2_Clk, DIR = O, SIGIS = CLK, VEC = [1:0]
 PORT ddr2_mem_controller_DDR2_Clk_n_pin = ddr2_mem_controller_DDR2_Clk_n, DIR = O, SIGIS = CLK, VEC = [1:0]
 PORT ddr2_mem_controller_DDR2_CE_pin = ddr2_mem_controller_DDR2_CE, DIR = O
 PORT ddr2_mem_controller_DDR2_CS_n_pin = ddr2_mem_controller_DDR2_CS_n, DIR = O
 PORT ddr2_mem_controller_DDR2_ODT_pin = ddr2_mem_controller_DDR2_ODT, DIR = O
 PORT ddr2_mem_controller_DDR2_RAS_n_pin = ddr2_mem_controller_DDR2_RAS_n, DIR = O
 PORT ddr2_mem_controller_DDR2_WE_n_pin = ddr2_mem_controller_DDR2_WE_n, DIR = O
 PORT ddr2_mem_controller_DDR2_BankAddr_pin = ddr2_mem_controller_DDR2_CAS_n, DIR = O, VEC = [1:0]
 PORT ddr2_mem_controller_DDR2_Addr_pin = ddr2_mem_controller_DDR2_Addr, DIR = O, VEC = [12:0]
 PORT ddr2_mem_controller_DDR2_DQ = ddr2_mem_controller_DDR2_DQ, DIR = IO, VEC = [63:0]
 PORT ddr2_mem_controller_DDR2_DM_pin = ddr2_mem_controller_DDR2_DM, DIR = O, VEC = [7:0]
 PORT ddr2_mem_controller_DDR2_DQS = ddr2_mem_controller_DDR2_DQS, DIR = IO, VEC = [7:0]
 PORT ddr2_mem_controller_DDR2_DQS_n = ddr2_mem_controller_DDR2_DQS_n, DIR = IO, VEC = [7:0]


BEGIN microblaze
 PARAMETER INSTANCE = microblaze_0
 PARAMETER C_USE_BARREL = 1
 PARAMETER C_DEBUG_ENABLED = 1
 PARAMETER HW_VER = 8.20.b
 BUS_INTERFACE DLMB = dlmb
 BUS_INTERFACE ILMB = ilmb
 BUS_INTERFACE DPLB = mb_plb
 BUS_INTERFACE IPLB = mb_plb
 BUS_INTERFACE DEBUG = microblaze_0_mdm_bus
 PORT MB_RESET = mb_reset
 PORT INTERRUPT = microblaze_0_Interrupt
END

BEGIN plb_v46
 PARAMETER INSTANCE = mb_plb
 PARAMETER HW_VER = 1.05.a
 PORT PLB_Clk = clk_100_0000MHz
 PORT SYS_Rst = sys_bus_reset
END

BEGIN lmb_v10
 PARAMETER INSTANCE = ilmb
 PARAMETER HW_VER = 2.00.b
 PORT LMB_Clk = clk_100_0000MHz
 PORT SYS_Rst = sys_bus_reset
END

BEGIN lmb_v10
 PARAMETER INSTANCE = dlmb
 PARAMETER HW_VER = 2.00.b
 PORT LMB_Clk = clk_100_0000MHz
 PORT SYS_Rst = sys_bus_reset
END

BEGIN lmb_bram_if_cntlr
 PARAMETER INSTANCE = dlmb_cntlr
 PARAMETER HW_VER = 3.00.b
 PARAMETER C_BASEADDR = 0x00000000
 PARAMETER C_HIGHADDR = 0x0000ffff
 BUS_INTERFACE SLMB = dlmb
 BUS_INTERFACE BRAM_PORT = dlmb_port
END

BEGIN lmb_bram_if_cntlr
 PARAMETER INSTANCE = ilmb_cntlr
 PARAMETER HW_VER = 3.00.b
 PARAMETER C_BASEADDR = 0x00000000
 PARAMETER C_HIGHADDR = 0x0000ffff
 BUS_INTERFACE SLMB = ilmb
 BUS_INTERFACE BRAM_PORT = ilmb_port
END

BEGIN bram_block
 PARAMETER INSTANCE = lmb_bram
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTA = ilmb_port
 BUS_INTERFACE PORTB = dlmb_port
END

BEGIN xps_timer
 PARAMETER INSTANCE = xps_timer_0
 PARAMETER C_COUNT_WIDTH = 32
 PARAMETER C_ONE_TIMER_ONLY = 0
 PARAMETER HW_VER = 1.02.a
 PARAMETER C_BASEADDR = 0x83c00000
 PARAMETER C_HIGHADDR = 0x83c0ffff
 BUS_INTERFACE SPLB = mb_plb
 PORT Interrupt = xps_timer_0_Interrupt
END

BEGIN xps_bram_if_cntlr
 PARAMETER INSTANCE = xps_bram_if_cntlr_0
 PARAMETER C_SPLB_NATIVE_DWIDTH = 32
 PARAMETER HW_VER = 1.00.b
 PARAMETER C_BASEADDR = 0x8a208000
 PARAMETER C_HIGHADDR = 0x8a209fff
 BUS_INTERFACE SPLB = mb_plb
 BUS_INTERFACE PORTA = xps_bram_if_cntlr_0_port
END

BEGIN bram_block
 PARAMETER INSTANCE = xps_bram_if_cntlr_0_block
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTA = xps_bram_if_cntlr_0_port
END

BEGIN clock_generator
 PARAMETER INSTANCE = clock_generator_0
 PARAMETER C_CLKIN_FREQ = 100000000
 PARAMETER C_CLKOUT0_FREQ = 100000000
 PARAMETER C_CLKOUT0_PHASE = 0
 PARAMETER C_CLKOUT0_GROUP = NONE
 PARAMETER C_CLKOUT0_BUF = TRUE
 PARAMETER C_EXT_RESET_HIGH = 0
 PARAMETER HW_VER = 4.03.a
 PARAMETER C_CLKOUT1_FREQ = 50000000
 PARAMETER C_CLKOUT2_FREQ = 90000000
 PARAMETER C_CLKOUT3_FREQ = 20000000
 PORT CLKIN = CLK_S
 PORT CLKOUT0 = clk_100_0000MHz
 PORT RST = sys_rst_s
 PORT LOCKED = Dcm_all_locked
 PORT CLKOUT1 = clock_generator_0_CLKOUT1
 PORT CLKOUT2 = clock_generator_0_CLKOUT2
 PORT CLKOUT3 = clock_generator_0_CLKOUT3
END

BEGIN mdm
 PARAMETER INSTANCE = mdm_0
 PARAMETER C_MB_DBG_PORTS = 1
 PARAMETER C_USE_UART = 1
 PARAMETER HW_VER = 2.00.b
 PARAMETER C_BASEADDR = 0x84400000
 PARAMETER C_HIGHADDR = 0x8440ffff
 BUS_INTERFACE SPLB = mb_plb
 BUS_INTERFACE MBDEBUG_0 = microblaze_0_mdm_bus
 PORT Debug_SYS_Rst = Debug_SYS_Rst
END

BEGIN proc_sys_reset
 PARAMETER INSTANCE = proc_sys_reset_0
 PARAMETER C_EXT_RESET_HIGH = 0
 PARAMETER HW_VER = 3.00.a
 PORT Slowest_sync_clk = clk_100_0000MHz
 PORT Ext_Reset_In = sys_rst_s
 PORT MB_Debug_Sys_Rst = Debug_SYS_Rst
 PORT Dcm_locked = Dcm_all_locked
 PORT MB_Reset = mb_reset
 PORT Bus_Struct_Reset = sys_bus_reset
 PORT Peripheral_Reset = sys_periph_reset
END

BEGIN xps_intc
 PARAMETER INSTANCE = xps_intc_0
 PARAMETER HW_VER = 2.01.a
 PARAMETER C_BASEADDR = 0x81800000
 PARAMETER C_HIGHADDR = 0x8180ffff
 BUS_INTERFACE SPLB = mb_plb
 PORT Intr = xps_timer_0_Interrupt & gpio_FIFO_IP2INTC_Irpt & xps_dma_IP2INTC_Irpt
 PORT Irq = microblaze_0_Interrupt
END

BEGIN xps_gpio
 PARAMETER INSTANCE = gpio_FIFO
 PARAMETER HW_VER = 2.00.a
 PARAMETER C_INTERRUPT_PRESENT = 1
 PARAMETER C_IS_DUAL = 1
 PARAMETER C_GPIO_WIDTH = 17
 PARAMETER C_ALL_INPUTS = 1
 PARAMETER C_GPIO2_WIDTH = 1
 PARAMETER C_BASEADDR = 0x8730c000
 PARAMETER C_HIGHADDR = 0x8730c3ff
 BUS_INTERFACE SPLB = mb_plb
 PORT GPIO_IO_I = gpio_FIFO_GPIO_IO_I
 PORT IP2INTC_Irpt = gpio_FIFO_IP2INTC_Irpt
 PORT GPIO2_IO_O = gpio_FIFO_GPIO2_IO_O
END

BEGIN xps_central_dma
 PARAMETER INSTANCE = xps_dma
 PARAMETER HW_VER = 2.03.a
 PARAMETER C_FIFO_DEPTH = 16
 PARAMETER C_RD_BURST_SIZE = 16
 PARAMETER C_WR_BURST_SIZE = 16
 PARAMETER C_BASEADDR = 0x80200000
 PARAMETER C_HIGHADDR = 0x8020ffff
 BUS_INTERFACE MPLB = mb_plb
 BUS_INTERFACE SPLB = mb_plb
 PORT IP2INTC_Irpt = xps_dma_IP2INTC_Irpt
END

BEGIN mpmc
 PARAMETER INSTANCE = ddr2_mem_controller
 PARAMETER HW_VER = 6.05.a
 PARAMETER C_MEM_PARTNO = MT4HTF3264H-53E
 PARAMETER C_MEM_DATA_WIDTH = 64
 PARAMETER C_MEM_ODT_TYPE = 1
 PARAMETER C_MPMC_BASEADDR = 0x90000000
 PARAMETER C_MPMC_HIGHADDR = 0x9fffffff
 BUS_INTERFACE SPLB0 = mb_plb
 PORT DDR2_Clk = ddr2_mem_controller_DDR2_Clk
 PORT DDR2_Clk_n = ddr2_mem_controller_DDR2_Clk_n
 PORT DDR2_CE = ddr2_mem_controller_DDR2_CE
 PORT DDR2_CS_n = ddr2_mem_controller_DDR2_CS_n
 PORT DDR2_ODT = ddr2_mem_controller_DDR2_ODT
 PORT DDR2_RAS_n = ddr2_mem_controller_DDR2_RAS_n
 PORT DDR2_CAS_n = ddr2_mem_controller_DDR2_CAS_n
 PORT DDR2_WE_n = ddr2_mem_controller_DDR2_WE_n
 PORT DDR2_BankAddr = ddr2_mem_controller_DDR2_BankAddr
 PORT DDR2_Addr = ddr2_mem_controller_DDR2_Addr
 PORT DDR2_DQ = ddr2_mem_controller_DDR2_DQ
 PORT DDR2_DM = ddr2_mem_controller_DDR2_DM
 PORT DDR2_DQS = ddr2_mem_controller_DDR2_DQS
 PORT DDR2_DQS_n = ddr2_mem_controller_DDR2_DQS_n
 PORT MPMC_Clk0 = clk_100_0000MHz
 PORT MPMC_Clk0_DIV2 = clock_generator_0_CLKOUT1
 PORT MPMC_Clk90 = clock_generator_0_CLKOUT2
 PORT MPMC_Clk_200MHz = clock_generator_0_CLKOUT3
 PORT MPMC_Rst = sys_periph_reset
END

