lw $t6, 3($zero)   #ffffffff
lw $t7, 5($zero)   #0000ec5b
subu $t5, $t6, $t7
addiu $v0, $t5, 0
jr $zero



comment: diff registers
