{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1528660549485 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1528660549486 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 11 03:55:49 2018 " "Processing started: Mon Jun 11 03:55:49 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1528660549486 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1528660549486 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pipeline_computer -c pipeline_computer " "Command: quartus_map --read_settings_files=on --write_settings_files=off pipeline_computer -c pipeline_computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1528660549486 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1528660550413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/pipemwreg.v 1 1 " "Found 1 design units, including 1 entities, in source file source/pipemwreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipemwreg " "Found entity 1: pipemwreg" {  } { { "source/pipemwreg.v" "" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab3/source/pipemwreg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528660550522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528660550522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/pipemem.v 1 1 " "Found 1 design units, including 1 entities, in source file source/pipemem.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipemem " "Found entity 1: pipemem" {  } { { "source/pipemem.v" "" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab3/source/pipemem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528660550532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528660550532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/pipeemreg.v 1 1 " "Found 1 design units, including 1 entities, in source file source/pipeemreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipeemreg " "Found entity 1: pipeemreg" {  } { { "source/pipeemreg.v" "" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab3/source/pipeemreg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528660550542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528660550542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/pipe_regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file source/pipe_regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "source/pipe_regfile.v" "" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab3/source/pipe_regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528660550550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528660550550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/pipe_alu.v 1 1 " "Found 1 design units, including 1 entities, in source file source/pipe_alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "source/pipe_alu.v" "" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab3/source/pipe_alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528660550557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528660550557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/pipe_cu.v 1 1 " "Found 1 design units, including 1 entities, in source file source/pipe_cu.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipe_cu " "Found entity 1: pipe_cu" {  } { { "source/pipe_cu.v" "" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab3/source/pipe_cu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528660550565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528660550565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/pipepc.v 1 1 " "Found 1 design units, including 1 entities, in source file source/pipepc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipepc " "Found entity 1: pipepc" {  } { { "source/pipepc.v" "" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab3/source/pipepc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528660550573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528660550573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/pipeif.v 1 1 " "Found 1 design units, including 1 entities, in source file source/pipeif.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipeif " "Found entity 1: pipeif" {  } { { "source/pipeif.v" "" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab3/source/pipeif.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528660550580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528660550580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/pipeexe.v 1 1 " "Found 1 design units, including 1 entities, in source file source/pipeexe.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipeexe " "Found entity 1: pipeexe" {  } { { "source/pipeexe.v" "" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab3/source/pipeexe.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528660550587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528660550587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/pipedereg.v 1 1 " "Found 1 design units, including 1 entities, in source file source/pipedereg.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipedereg " "Found entity 1: pipedereg" {  } { { "source/pipedereg.v" "" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab3/source/pipedereg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528660550595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528660550595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/mux4x32.v 1 1 " "Found 1 design units, including 1 entities, in source file source/mux4x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4x32 " "Found entity 1: mux4x32" {  } { { "source/mux4x32.v" "" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab3/source/mux4x32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528660550604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528660550604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/mux2x32.v 1 1 " "Found 1 design units, including 1 entities, in source file source/mux2x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x32 " "Found entity 1: mux2x32" {  } { { "source/mux2x32.v" "" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab3/source/mux2x32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528660550611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528660550611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/mux2x5.v 1 1 " "Found 1 design units, including 1 entities, in source file source/mux2x5.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x5 " "Found entity 1: mux2x5" {  } { { "source/mux2x5.v" "" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab3/source/mux2x5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528660550620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528660550620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/lpm_rom_irom.v 1 1 " "Found 1 design units, including 1 entities, in source file source/lpm_rom_irom.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_rom_irom " "Found entity 1: lpm_rom_irom" {  } { { "source/lpm_rom_irom.v" "" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab3/source/lpm_rom_irom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528660550629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528660550629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/lpm_ram_dq_dram.v 1 1 " "Found 1 design units, including 1 entities, in source file source/lpm_ram_dq_dram.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_ram_dq_dram " "Found entity 1: lpm_ram_dq_dram" {  } { { "source/lpm_ram_dq_dram.v" "" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab3/source/lpm_ram_dq_dram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528660550636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528660550636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/pipeir.v 1 1 " "Found 1 design units, including 1 entities, in source file source/pipeir.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipeir " "Found entity 1: pipeir" {  } { { "source/pipeir.v" "" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab3/source/pipeir.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528660550647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528660550647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/pipeid.v 1 1 " "Found 1 design units, including 1 entities, in source file source/pipeid.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipeid " "Found entity 1: pipeid" {  } { { "source/pipeid.v" "" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab3/source/pipeid.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528660550653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528660550653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/in_port_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file source/in_port_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 in_port_adapter " "Found entity 1: in_port_adapter" {  } { { "source/in_port_adapter.v" "" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab3/source/in_port_adapter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528660550661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528660550661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/out_port_adapter.v 2 2 " "Found 2 design units, including 2 entities, in source file source/out_port_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 out_port_adapter " "Found entity 1: out_port_adapter" {  } { { "source/out_port_adapter.v" "" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab3/source/out_port_adapter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528660550666 ""} { "Info" "ISGN_ENTITY_NAME" "2 sevenseg " "Found entity 2: sevenseg" {  } { { "source/out_port_adapter.v" "" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab3/source/out_port_adapter.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528660550666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528660550666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/pipeline_computer.bdf 1 1 " "Found 1 design units, including 1 entities, in source file output_files/pipeline_computer.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 pipeline_computer " "Found entity 1: pipeline_computer" {  } { { "output_files/pipeline_computer.bdf" "" { Schematic "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab3/output_files/pipeline_computer.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528660550674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528660550674 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pipeline_computer " "Elaborating entity \"pipeline_computer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1528660550928 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "pc4\[31..0\] pc " "Bus \"pc4\[31..0\]\" found using same base name as \"pc\", which might lead to a name conflict." {  } { { "output_files/pipeline_computer.bdf" "" { Schematic "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab3/output_files/pipeline_computer.bdf" { { 144 432 624 288 "inst2" "" } { 144 432 624 288 "inst2" "" } { 144 432 624 288 "inst2" "" } { 144 432 624 288 "inst2" "" } { 144 432 624 288 "inst2" "" } { 144 432 624 288 "inst2" "" } { 144 432 624 288 "inst2" "" } { 144 432 624 288 "inst2" "" } { 144 432 624 288 "inst2" "" } { 144 432 624 288 "inst2" "" } { 144 432 624 288 "inst2" "" } { 144 432 624 288 "inst2" "" } { 144 432 624 288 "inst2" "" } { 144 432 624 288 "inst2" "" } { 144 432 624 288 "inst2" "" } { 144 432 624 288 "inst2" "" } { 144 432 624 288 "inst2" "" } { 144 432 624 288 "inst2" "" } { 144 432 624 288 "inst2" "" } { 144 432 624 288 "inst2" "" } { 144 432 624 288 "inst2" "" } { 144 432 624 288 "inst2" "" } { 144 432 624 288 "inst2" "" } { 144 432 624 288 "inst2" "" } { 144 432 624 288 "inst2" "" } { 144 432 624 288 "inst2" "" } { 144 432 624 288 "inst2" "" } { 144 432 624 288 "inst2" "" } { 144 432 624 288 "inst2" "" } { 144 432 624 288 "inst2" "" } { 144 432 624 288 "inst2" "" } { 144 432 624 288 "inst2" "" } { 144 432 624 288 "inst2" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1528660550930 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "pc " "Converted elements in bus name \"pc\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "pc\[31..0\] pc31..0 " "Converted element name(s) from \"pc\[31..0\]\" to \"pc31..0\"" {  } { { "output_files/pipeline_computer.bdf" "" { Schematic "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab3/output_files/pipeline_computer.bdf" { { 144 432 624 288 "inst2" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528660550931 ""}  } { { "output_files/pipeline_computer.bdf" "" { Schematic "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab3/output_files/pipeline_computer.bdf" { { 144 432 624 288 "inst2" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1528660550931 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "pc4 " "Converted elements in bus name \"pc4\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "pc4\[31..0\] pc431..0 " "Converted element name(s) from \"pc4\[31..0\]\" to \"pc431..0\"" {  } { { "output_files/pipeline_computer.bdf" "" { Schematic "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab3/output_files/pipeline_computer.bdf" { { 144 432 624 288 "inst2" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528660550931 ""}  } { { "output_files/pipeline_computer.bdf" "" { Schematic "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab3/output_files/pipeline_computer.bdf" { { 144 432 624 288 "inst2" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1528660550931 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "ern " "Converted elements in bus name \"ern\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "ern\[4..0\] ern4..0 " "Converted element name(s) from \"ern\[4..0\]\" to \"ern4..0\"" {  } { { "output_files/pipeline_computer.bdf" "" { Schematic "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab3/output_files/pipeline_computer.bdf" { { 160 1720 1904 368 "inst6" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528660550931 ""}  } { { "output_files/pipeline_computer.bdf" "" { Schematic "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab3/output_files/pipeline_computer.bdf" { { 160 1720 1904 368 "inst6" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1528660550931 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "ern0 " "Converted elements in bus name \"ern0\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "ern0\[4..0\] ern04..0 " "Converted element name(s) from \"ern0\[4..0\]\" to \"ern04..0\"" {  } { { "output_files/pipeline_computer.bdf" "" { Schematic "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab3/output_files/pipeline_computer.bdf" { { 160 1720 1904 368 "inst6" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528660550931 ""}  } { { "output_files/pipeline_computer.bdf" "" { Schematic "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab3/output_files/pipeline_computer.bdf" { { 160 1720 1904 368 "inst6" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1528660550931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipemem pipemem:inst8 " "Elaborating entity \"pipemem\" for hierarchy \"pipemem:inst8\"" {  } { { "output_files/pipeline_computer.bdf" "inst8" { Schematic "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab3/output_files/pipeline_computer.bdf" { { 184 2400 2592 360 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528660550934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ram_dq_dram pipemem:inst8\|lpm_ram_dq_dram:dram " "Elaborating entity \"lpm_ram_dq_dram\" for hierarchy \"pipemem:inst8\|lpm_ram_dq_dram:dram\"" {  } { { "source/pipemem.v" "dram" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab3/source/pipemem.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528660550944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram pipemem:inst8\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"pipemem:inst8\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component\"" {  } { { "source/lpm_ram_dq_dram.v" "altsyncram_component" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab3/source/lpm_ram_dq_dram.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528660551029 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pipemem:inst8\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"pipemem:inst8\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component\"" {  } { { "source/lpm_ram_dq_dram.v" "" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab3/source/lpm_ram_dq_dram.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528660551031 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pipemem:inst8\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component " "Instantiated megafunction \"pipemem:inst8\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528660551032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528660551032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./source/test_datamem.mif " "Parameter \"init_file\" = \"./source/test_datamem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528660551032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528660551032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528660551032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528660551032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528660551032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528660551032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528660551032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528660551032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528660551032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528660551032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528660551032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528660551032 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528660551032 ""}  } { { "source/lpm_ram_dq_dram.v" "" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab3/source/lpm_ram_dq_dram.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1528660551032 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M4K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M4K blocks -- using available memory blocks" {  } { { "db/altsyncram_fgm1.tdf" "" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab3/db/altsyncram_fgm1.tdf" 845 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1528660551128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fgm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fgm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fgm1 " "Found entity 1: altsyncram_fgm1" {  } { { "db/altsyncram_fgm1.tdf" "" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab3/db/altsyncram_fgm1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528660551130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528660551130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fgm1 pipemem:inst8\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component\|altsyncram_fgm1:auto_generated " "Elaborating entity \"altsyncram_fgm1\" for hierarchy \"pipemem:inst8\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component\|altsyncram_fgm1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528660551132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "in_port_adapter pipemem:inst8\|in_port_adapter:FPGA2port " "Elaborating entity \"in_port_adapter\" for hierarchy \"pipemem:inst8\|in_port_adapter:FPGA2port\"" {  } { { "source/pipemem.v" "FPGA2port" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab3/source/pipemem.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528660551142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "out_port_adapter pipemem:inst8\|out_port_adapter:port2FPGA " "Elaborating entity \"out_port_adapter\" for hierarchy \"pipemem:inst8\|out_port_adapter:port2FPGA\"" {  } { { "source/pipemem.v" "port2FPGA" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab3/source/pipemem.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528660551145 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 out_port_adapter.v(8) " "Verilog HDL assignment warning at out_port_adapter.v(8): truncated value with size 32 to match size of target (4)" {  } { { "source/out_port_adapter.v" "" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab3/source/out_port_adapter.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1528660551147 "|pipeline_computer|pipemem:inst8|out_port_adapter:port2FPGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 out_port_adapter.v(9) " "Verilog HDL assignment warning at out_port_adapter.v(9): truncated value with size 32 to match size of target (4)" {  } { { "source/out_port_adapter.v" "" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab3/source/out_port_adapter.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1528660551147 "|pipeline_computer|pipemem:inst8|out_port_adapter:port2FPGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 out_port_adapter.v(10) " "Verilog HDL assignment warning at out_port_adapter.v(10): truncated value with size 32 to match size of target (4)" {  } { { "source/out_port_adapter.v" "" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab3/source/out_port_adapter.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1528660551147 "|pipeline_computer|pipemem:inst8|out_port_adapter:port2FPGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 out_port_adapter.v(11) " "Verilog HDL assignment warning at out_port_adapter.v(11): truncated value with size 32 to match size of target (4)" {  } { { "source/out_port_adapter.v" "" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab3/source/out_port_adapter.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1528660551147 "|pipeline_computer|pipemem:inst8|out_port_adapter:port2FPGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 out_port_adapter.v(12) " "Verilog HDL assignment warning at out_port_adapter.v(12): truncated value with size 32 to match size of target (4)" {  } { { "source/out_port_adapter.v" "" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab3/source/out_port_adapter.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1528660551147 "|pipeline_computer|pipemem:inst8|out_port_adapter:port2FPGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 out_port_adapter.v(13) " "Verilog HDL assignment warning at out_port_adapter.v(13): truncated value with size 32 to match size of target (4)" {  } { { "source/out_port_adapter.v" "" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab3/source/out_port_adapter.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1528660551147 "|pipeline_computer|pipemem:inst8|out_port_adapter:port2FPGA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenseg pipemem:inst8\|out_port_adapter:port2FPGA\|sevenseg:h0 " "Elaborating entity \"sevenseg\" for hierarchy \"pipemem:inst8\|out_port_adapter:port2FPGA\|sevenseg:h0\"" {  } { { "source/out_port_adapter.v" "h0" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab3/source/out_port_adapter.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528660551150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeemreg pipeemreg:inst7 " "Elaborating entity \"pipeemreg\" for hierarchy \"pipeemreg:inst7\"" {  } { { "output_files/pipeline_computer.bdf" "inst7" { Schematic "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab3/output_files/pipeline_computer.bdf" { { 152 2056 2240 328 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528660551165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipedereg pipedereg:inst5 " "Elaborating entity \"pipedereg\" for hierarchy \"pipedereg:inst5\"" {  } { { "output_files/pipeline_computer.bdf" "inst5" { Schematic "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab3/output_files/pipeline_computer.bdf" { { 112 1392 1584 384 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528660551170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeid pipeid:inst3 " "Elaborating entity \"pipeid\" for hierarchy \"pipeid:inst3\"" {  } { { "output_files/pipeline_computer.bdf" "inst3" { Schematic "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab3/output_files/pipeline_computer.bdf" { { 48 1024 1224 352 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528660551177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipe_cu pipeid:inst3\|pipe_cu:cu " "Elaborating entity \"pipe_cu\" for hierarchy \"pipeid:inst3\|pipe_cu:cu\"" {  } { { "source/pipeid.v" "cu" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab3/source/pipeid.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528660551183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile pipeid:inst3\|regfile:rf " "Elaborating entity \"regfile\" for hierarchy \"pipeid:inst3\|regfile:rf\"" {  } { { "source/pipeid.v" "rf" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab3/source/pipeid.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528660551221 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i pipe_regfile.v(13) " "Verilog HDL Always Construct warning at pipe_regfile.v(13): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "source/pipe_regfile.v" "" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab3/source/pipe_regfile.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1528660551231 "|pipelined_computer|pipeid:id_stage|regfile:rf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x5 pipeid:inst3\|mux2x5:reg_drn " "Elaborating entity \"mux2x5\" for hierarchy \"pipeid:inst3\|mux2x5:reg_drn\"" {  } { { "source/pipeid.v" "reg_drn" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab3/source/pipeid.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528660551233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4x32 pipeid:inst3\|mux4x32:mux_da " "Elaborating entity \"mux4x32\" for hierarchy \"pipeid:inst3\|mux4x32:mux_da\"" {  } { { "source/pipeid.v" "mux_da" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab3/source/pipeid.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528660551236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipemwreg pipemwreg:inst10 " "Elaborating entity \"pipemwreg\" for hierarchy \"pipemwreg:inst10\"" {  } { { "output_files/pipeline_computer.bdf" "inst10" { Schematic "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab3/output_files/pipeline_computer.bdf" { { 96 2760 2952 272 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528660551241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeir pipeir:inst1 " "Elaborating entity \"pipeir\" for hierarchy \"pipeir:inst1\"" {  } { { "output_files/pipeline_computer.bdf" "inst1" { Schematic "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab3/output_files/pipeline_computer.bdf" { { 144 712 896 288 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528660551247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeif pipeif:inst2 " "Elaborating entity \"pipeif\" for hierarchy \"pipeif:inst2\"" {  } { { "output_files/pipeline_computer.bdf" "inst2" { Schematic "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab3/output_files/pipeline_computer.bdf" { { 144 432 624 288 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528660551250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_rom_irom pipeif:inst2\|lpm_rom_irom:irom " "Elaborating entity \"lpm_rom_irom\" for hierarchy \"pipeif:inst2\|lpm_rom_irom:irom\"" {  } { { "source/pipeif.v" "irom" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab3/source/pipeif.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528660551257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram pipeif:inst2\|lpm_rom_irom:irom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"pipeif:inst2\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\"" {  } { { "source/lpm_rom_irom.v" "altsyncram_component" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab3/source/lpm_rom_irom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528660551271 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pipeif:inst2\|lpm_rom_irom:irom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"pipeif:inst2\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\"" {  } { { "source/lpm_rom_irom.v" "" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab3/source/lpm_rom_irom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528660551275 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pipeif:inst2\|lpm_rom_irom:irom\|altsyncram:altsyncram_component " "Instantiated megafunction \"pipeif:inst2\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528660551275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528660551275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./source/test_instmem.mif " "Parameter \"init_file\" = \"./source/test_instmem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528660551275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528660551275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528660551275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528660551275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 256 " "Parameter \"maximum_depth\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528660551275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528660551275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528660551275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528660551275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528660551275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528660551275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528660551275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528660551275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528660551275 ""}  } { { "source/lpm_rom_irom.v" "" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab3/source/lpm_rom_irom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1528660551275 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M4K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M4K blocks -- using available memory blocks" {  } { { "db/altsyncram_22j1.tdf" "" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab3/db/altsyncram_22j1.tdf" 682 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1528660551366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_22j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_22j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_22j1 " "Found entity 1: altsyncram_22j1" {  } { { "db/altsyncram_22j1.tdf" "" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab3/db/altsyncram_22j1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528660551367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528660551367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_22j1 pipeif:inst2\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\|altsyncram_22j1:auto_generated " "Elaborating entity \"altsyncram_22j1\" for hierarchy \"pipeif:inst2\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\|altsyncram_22j1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528660551370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipepc pipepc:inst " "Elaborating entity \"pipepc\" for hierarchy \"pipepc:inst\"" {  } { { "output_files/pipeline_computer.bdf" "inst" { Schematic "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab3/output_files/pipeline_computer.bdf" { { 160 184 360 272 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528660551379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeexe pipeexe:inst6 " "Elaborating entity \"pipeexe\" for hierarchy \"pipeexe:inst6\"" {  } { { "output_files/pipeline_computer.bdf" "inst6" { Schematic "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab3/output_files/pipeline_computer.bdf" { { 160 1720 1904 368 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528660551383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x32 pipeexe:inst6\|mux2x32:mux_shift " "Elaborating entity \"mux2x32\" for hierarchy \"pipeexe:inst6\|mux2x32:mux_shift\"" {  } { { "source/pipeexe.v" "mux_shift" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab3/source/pipeexe.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528660551389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu pipeexe:inst6\|alu:al_unit " "Elaborating entity \"alu\" for hierarchy \"pipeexe:inst6\|alu:al_unit\"" {  } { { "source/pipeexe.v" "al_unit" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab3/source/pipeexe.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528660551396 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "pipemem:inst8\|out_port_adapter:port2FPGA\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"pipemem:inst8\|out_port_adapter:port2FPGA\|Mod0\"" {  } { { "source/out_port_adapter.v" "Mod0" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab3/source/out_port_adapter.v" 8 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528660553103 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "pipemem:inst8\|out_port_adapter:port2FPGA\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"pipemem:inst8\|out_port_adapter:port2FPGA\|Mod1\"" {  } { { "source/out_port_adapter.v" "Mod1" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab3/source/out_port_adapter.v" 10 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528660553103 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "pipemem:inst8\|out_port_adapter:port2FPGA\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"pipemem:inst8\|out_port_adapter:port2FPGA\|Mod2\"" {  } { { "source/out_port_adapter.v" "Mod2" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab3/source/out_port_adapter.v" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528660553103 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "pipemem:inst8\|out_port_adapter:port2FPGA\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"pipemem:inst8\|out_port_adapter:port2FPGA\|Div2\"" {  } { { "source/out_port_adapter.v" "Div2" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab3/source/out_port_adapter.v" 13 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528660553103 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1528660553103 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pipemem:inst8\|out_port_adapter:port2FPGA\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"pipemem:inst8\|out_port_adapter:port2FPGA\|lpm_divide:Mod0\"" {  } { { "source/out_port_adapter.v" "" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab3/source/out_port_adapter.v" 8 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528660553185 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pipemem:inst8\|out_port_adapter:port2FPGA\|lpm_divide:Mod0 " "Instantiated megafunction \"pipemem:inst8\|out_port_adapter:port2FPGA\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528660553185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528660553185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528660553185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528660553185 ""}  } { { "source/out_port_adapter.v" "" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab3/source/out_port_adapter.v" 8 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1528660553185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_l3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_l3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_l3m " "Found entity 1: lpm_divide_l3m" {  } { { "db/lpm_divide_l3m.tdf" "" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab3/db/lpm_divide_l3m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528660553272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528660553272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab3/db/sign_div_unsign_olh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528660553307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528660553307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mve " "Found entity 1: alt_u_div_mve" {  } { { "db/alt_u_div_mve.tdf" "" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab3/db/alt_u_div_mve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528660553370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528660553370 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pipemem:inst8\|out_port_adapter:port2FPGA\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"pipemem:inst8\|out_port_adapter:port2FPGA\|lpm_divide:Mod2\"" {  } { { "source/out_port_adapter.v" "" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab3/source/out_port_adapter.v" 12 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528660553409 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pipemem:inst8\|out_port_adapter:port2FPGA\|lpm_divide:Mod2 " "Instantiated megafunction \"pipemem:inst8\|out_port_adapter:port2FPGA\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528660553409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528660553409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528660553409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528660553409 ""}  } { { "source/out_port_adapter.v" "" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab3/source/out_port_adapter.v" 12 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1528660553409 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pipemem:inst8\|out_port_adapter:port2FPGA\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"pipemem:inst8\|out_port_adapter:port2FPGA\|lpm_divide:Div2\"" {  } { { "source/out_port_adapter.v" "" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab3/source/out_port_adapter.v" 13 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528660553427 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pipemem:inst8\|out_port_adapter:port2FPGA\|lpm_divide:Div2 " "Instantiated megafunction \"pipemem:inst8\|out_port_adapter:port2FPGA\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528660553427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528660553427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528660553427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528660553427 ""}  } { { "source/out_port_adapter.v" "" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab3/source/out_port_adapter.v" 13 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1528660553427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ibm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ibm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ibm " "Found entity 1: lpm_divide_ibm" {  } { { "db/lpm_divide_ibm.tdf" "" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab3/db/lpm_divide_ibm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528660553516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528660553516 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[6\] VCC " "Pin \"hex1\[6\]\" is stuck at VCC" {  } { { "output_files/pipeline_computer.bdf" "" { Schematic "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab3/output_files/pipeline_computer.bdf" { { 336 2784 2960 352 "hex1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528660557207 "|pipeline_computer|hex1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[2\] GND " "Pin \"hex1\[2\]\" is stuck at GND" {  } { { "output_files/pipeline_computer.bdf" "" { Schematic "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab3/output_files/pipeline_computer.bdf" { { 336 2784 2960 352 "hex1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528660557207 "|pipeline_computer|hex1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[1\] GND " "Pin \"hex1\[1\]\" is stuck at GND" {  } { { "output_files/pipeline_computer.bdf" "" { Schematic "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab3/output_files/pipeline_computer.bdf" { { 336 2784 2960 352 "hex1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528660557207 "|pipeline_computer|hex1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[6\] VCC " "Pin \"hex3\[6\]\" is stuck at VCC" {  } { { "output_files/pipeline_computer.bdf" "" { Schematic "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab3/output_files/pipeline_computer.bdf" { { 400 2784 2960 416 "hex3\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528660557207 "|pipeline_computer|hex3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[2\] GND " "Pin \"hex3\[2\]\" is stuck at GND" {  } { { "output_files/pipeline_computer.bdf" "" { Schematic "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab3/output_files/pipeline_computer.bdf" { { 400 2784 2960 416 "hex3\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528660557207 "|pipeline_computer|hex3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[1\] GND " "Pin \"hex3\[1\]\" is stuck at GND" {  } { { "output_files/pipeline_computer.bdf" "" { Schematic "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab3/output_files/pipeline_computer.bdf" { { 400 2784 2960 416 "hex3\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528660557207 "|pipeline_computer|hex3[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1528660557207 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1528660558895 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1528660561159 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528660561159 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3910 " "Implemented 3910 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1528660561688 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1528660561688 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3792 " "Implemented 3792 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1528660561688 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1528660561688 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1528660561688 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4732 " "Peak virtual memory: 4732 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1528660561751 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 11 03:56:01 2018 " "Processing ended: Mon Jun 11 03:56:01 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1528660561751 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1528660561751 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1528660561751 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1528660561751 ""}
