#-----------------------------------------------------------
# Vivado v2017.1_sdx (64-bit)
# SW Build 1915620 on Thu Jun 22 17:54:59 MDT 2017
# IP Build 1908669 on Thu Jun 22 19:20:41 MDT 2017
# Start of session at: Mon Nov 19 14:25:29 2018
# Process ID: 22481
# Current directory: /scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.runs/pynq_encrypt_1_0_synth_1
# Command line: vivado -log pynq_encrypt_1_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source pynq_encrypt_1_0.tcl
# Log file: /scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.runs/pynq_encrypt_1_0_synth_1/pynq_encrypt_1_0.vds
# Journal file: /scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.runs/pynq_encrypt_1_0_synth_1/vivado.jou
#-----------------------------------------------------------
INFO: [Common 17-1460] Use of init.tcl in /scratch/safe/SDSoC/SDx/2017.1/Vivado/scripts/init.tcl is deprecated. Please use Vivado_init.tcl 
Sourcing tcl script '/scratch/safe/SDSoC/SDx/2017.1/Vivado/scripts/init.tcl'
16 Beta devices matching pattern found, 16 enabled.
Loaded SDSoC Platform Tcl Library
source pynq_encrypt_1_0.tcl -notrace
Command: synth_design -top pynq_encrypt_1_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020-clg400'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020-clg400'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 23086 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1330.703 ; gain = 0.000 ; free physical = 116325 ; free virtual = 136888
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'pynq_encrypt_1_0' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ip/pynq_encrypt_1_0/synth/pynq_encrypt_1_0.vhd:218]
	Parameter C_M_AXI_CTX_KEY_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_CTX_KEY_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_CTX_KEY_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_CTX_KEY_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_CTX_KEY_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_CTX_KEY_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_CTX_KEY_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_CTX_KEY_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_CTX_KEY_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_CTX_KEY_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_CTX_KEY_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_M_AXI_CTX_ENCKEY_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_CTX_ENCKEY_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_CTX_ENCKEY_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_CTX_ENCKEY_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_CTX_ENCKEY_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_CTX_ENCKEY_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_CTX_ENCKEY_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_CTX_ENCKEY_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_CTX_ENCKEY_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_CTX_ENCKEY_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_CTX_ENCKEY_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_M_AXI_CTX_DECKEY_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_CTX_DECKEY_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_CTX_DECKEY_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_CTX_DECKEY_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_CTX_DECKEY_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_CTX_DECKEY_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_CTX_DECKEY_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_CTX_DECKEY_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_CTX_DECKEY_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_CTX_DECKEY_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_CTX_DECKEY_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_M_AXI_BUF_R_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUF_R_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_BUF_R_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_BUF_R_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUF_R_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUF_R_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUF_R_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUF_R_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUF_R_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_BUF_R_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_BUF_R_CACHE_VALUE bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'a0_encrypt' declared at '/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt.vhd:12' bound to instance 'U0' of component 'a0_encrypt' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ip/pynq_encrypt_1_0/synth/pynq_encrypt_1_0.vhd:636]
INFO: [Synth 8-638] synthesizing module 'a0_encrypt' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt.vhd:259]
	Parameter C_M_AXI_CTX_KEY_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_CTX_KEY_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_CTX_KEY_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_CTX_KEY_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_CTX_KEY_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_CTX_KEY_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_CTX_KEY_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_CTX_KEY_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_CTX_ENCKEY_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_CTX_ENCKEY_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_CTX_ENCKEY_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_CTX_ENCKEY_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_CTX_ENCKEY_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_CTX_ENCKEY_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_CTX_ENCKEY_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_CTX_ENCKEY_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_CTX_DECKEY_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_CTX_DECKEY_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_CTX_DECKEY_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_CTX_DECKEY_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_CTX_DECKEY_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_CTX_DECKEY_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_CTX_DECKEY_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_CTX_DECKEY_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUF_R_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_BUF_R_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUF_R_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUF_R_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_BUF_R_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUF_R_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUF_R_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUF_R_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_CTX_KEY_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_CTX_KEY_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_CTX_KEY_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_M_AXI_CTX_ENCKEY_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_CTX_ENCKEY_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_CTX_ENCKEY_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_M_AXI_CTX_DECKEY_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_CTX_DECKEY_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_CTX_DECKEY_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_M_AXI_BUF_R_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_BUF_R_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_BUF_R_CACHE_VALUE bound to: 3 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt.vhd:529]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt.vhd:532]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt.vhd:535]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt.vhd:538]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt.vhd:540]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt.vhd:542]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt.vhd:544]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt.vhd:546]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt.vhd:548]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt.vhd:550]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt.vhd:552]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt.vhd:554]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt.vhd:556]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt.vhd:558]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt.vhd:560]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt.vhd:562]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt.vhd:564]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt.vhd:566]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt.vhd:568]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt.vhd:570]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt.vhd:572]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt.vhd:574]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt.vhd:576]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt.vhd:578]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt.vhd:580]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt.vhd:582]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt.vhd:584]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt.vhd:586]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt.vhd:588]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt.vhd:590]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt.vhd:592]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt.vhd:594]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt.vhd:596]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt.vhd:598]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt.vhd:600]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt.vhd:603]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt.vhd:789]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt.vhd:792]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt.vhd:797]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt.vhd:802]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt.vhd:806]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt.vhd:809]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt.vhd:812]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt.vhd:815]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt.vhd:818]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt.vhd:821]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt.vhd:824]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt.vhd:1156]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt.vhd:1161]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt.vhd:1163]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt.vhd:1166]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt.vhd:1168]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt.vhd:1171]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt.vhd:1173]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt.vhd:1176]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt.vhd:1178]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt.vhd:1181]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt.vhd:1183]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt.vhd:1186]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt.vhd:1188]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt.vhd:1191]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt.vhd:1194]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt.vhd:1197]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt.vhd:1201]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt.vhd:1203]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt.vhd:1205]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt.vhd:1207]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt.vhd:1209]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt.vhd:1211]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt.vhd:1213]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt.vhd:1215]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt.vhd:1218]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt.vhd:1220]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt.vhd:1222]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt.vhd:1224]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt.vhd:1226]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt.vhd:1228]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt.vhd:1230]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt.vhd:1232]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt.vhd:1234]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt.vhd:1236]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt.vhd:1238]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt.vhd:1240]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt.vhd:1242]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt.vhd:1244]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt.vhd:1246]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt.vhd:1248]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt.vhd:1252]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt.vhd:1254]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt.vhd:1256]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt.vhd:1258]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt.vhd:1260]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt.vhd:1262]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt.vhd:1264]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt.vhd:1266]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt.vhd:1268]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt.vhd:1270]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt.vhd:1272]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt.vhd:1274]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt.vhd:1277]
INFO: [Common 17-14] Message 'Synth 8-5534' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter USER_DW bound to: 8 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'a0_encrypt_ctx_key_m_axi' declared at '/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_key_m_axi.vhd:12' bound to instance 'encrypt_ctx_key_m_axi_U' of component 'a0_encrypt_ctx_key_m_axi' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt.vhd:2286]
INFO: [Synth 8-638] synthesizing module 'a0_encrypt_ctx_key_m_axi' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_key_m_axi.vhd:142]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 8 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USED_FIX bound to: 0 - type: bool 
	Parameter FIX_VALUE bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'a0_encrypt_ctx_key_m_axi_throttl' declared at '/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_key_m_axi.vhd:940' bound to instance 'wreq_throttl' of component 'a0_encrypt_ctx_key_m_axi_throttl' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_key_m_axi.vhd:293]
INFO: [Synth 8-638] synthesizing module 'a0_encrypt_ctx_key_m_axi_throttl' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_key_m_axi.vhd:957]
	Parameter USED_FIX bound to: 0 - type: bool 
	Parameter FIX_VALUE bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'a0_encrypt_ctx_key_m_axi_throttl' (1#1) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_key_m_axi.vhd:957]
	Parameter USED_FIX bound to: 1 - type: bool 
	Parameter FIX_VALUE bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'a0_encrypt_ctx_key_m_axi_throttl' declared at '/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_key_m_axi.vhd:940' bound to instance 'rreq_throttl' of component 'a0_encrypt_ctx_key_m_axi_throttl' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_key_m_axi.vhd:310]
INFO: [Synth 8-638] synthesizing module 'a0_encrypt_ctx_key_m_axi_throttl__parameterized1' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_key_m_axi.vhd:957]
	Parameter USED_FIX bound to: 1 - type: bool 
	Parameter FIX_VALUE bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'a0_encrypt_ctx_key_m_axi_throttl__parameterized1' (1#1) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_key_m_axi.vhd:957]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 8 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'a0_encrypt_ctx_key_m_axi_write' declared at '/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_key_m_axi.vhd:1913' bound to instance 'bus_write' of component 'a0_encrypt_ctx_key_m_axi_write' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_key_m_axi.vhd:333]
INFO: [Synth 8-638] synthesizing module 'a0_encrypt_ctx_key_m_axi_write' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_key_m_axi.vhd:2001]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 8 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter N bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'a0_encrypt_ctx_key_m_axi_reg_slice' declared at '/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_key_m_axi.vhd:457' bound to instance 'rs_wreq' of component 'a0_encrypt_ctx_key_m_axi_reg_slice' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_key_m_axi.vhd:2137]
INFO: [Synth 8-638] synthesizing module 'a0_encrypt_ctx_key_m_axi_reg_slice' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_key_m_axi.vhd:474]
	Parameter N bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'a0_encrypt_ctx_key_m_axi_reg_slice' (2#1) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_key_m_axi.vhd:474]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'a0_encrypt_ctx_key_m_axi_fifo' declared at '/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_key_m_axi.vhd:581' bound to instance 'fifo_wreq' of component 'a0_encrypt_ctx_key_m_axi_fifo' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_key_m_axi.vhd:2150]
INFO: [Synth 8-638] synthesizing module 'a0_encrypt_ctx_key_m_axi_fifo' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_key_m_axi.vhd:598]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
WARNING: [Synth 8-614] signal 'sclk_en' is read in the process but is not in the sensitivity list [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_key_m_axi.vhd:691]
INFO: [Synth 8-256] done synthesizing module 'a0_encrypt_ctx_key_m_axi_fifo' (3#1) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_key_m_axi.vhd:598]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-3491] module 'a0_encrypt_ctx_key_m_axi_buffer' declared at '/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_key_m_axi.vhd:708' bound to instance 'buff_wdata' of component 'a0_encrypt_ctx_key_m_axi_buffer' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_key_m_axi.vhd:2544]
INFO: [Synth 8-638] synthesizing module 'a0_encrypt_ctx_key_m_axi_buffer' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_key_m_axi.vhd:730]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'a0_encrypt_ctx_key_m_axi_buffer' (4#1) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_key_m_axi.vhd:730]
	Parameter DATA_BITS bound to: 12 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'a0_encrypt_ctx_key_m_axi_fifo' declared at '/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_key_m_axi.vhd:581' bound to instance 'fifo_burst' of component 'a0_encrypt_ctx_key_m_axi_fifo' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_key_m_axi.vhd:2840]
INFO: [Synth 8-638] synthesizing module 'a0_encrypt_ctx_key_m_axi_fifo__parameterized1' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_key_m_axi.vhd:598]
	Parameter DATA_BITS bound to: 12 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
WARNING: [Synth 8-614] signal 'sclk_en' is read in the process but is not in the sensitivity list [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_key_m_axi.vhd:691]
INFO: [Synth 8-256] done synthesizing module 'a0_encrypt_ctx_key_m_axi_fifo__parameterized1' (4#1) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_key_m_axi.vhd:598]
	Parameter DIN_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'a0_encrypt_ctx_key_m_axi_decoder' declared at '/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_key_m_axi.vhd:917' bound to instance 'head_pad_decoder' of component 'a0_encrypt_ctx_key_m_axi_decoder' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_key_m_axi.vhd:2863]
INFO: [Synth 8-638] synthesizing module 'a0_encrypt_ctx_key_m_axi_decoder' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_key_m_axi.vhd:925]
	Parameter DIN_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'a0_encrypt_ctx_key_m_axi_decoder' (5#1) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_key_m_axi.vhd:925]
	Parameter DIN_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'a0_encrypt_ctx_key_m_axi_decoder' declared at '/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_key_m_axi.vhd:917' bound to instance 'tail_pad_decoder' of component 'a0_encrypt_ctx_key_m_axi_decoder' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_key_m_axi.vhd:2870]
WARNING: [Synth 8-614] signal 'ACLK_EN' is read in the process but is not in the sensitivity list [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_key_m_axi.vhd:2945]
WARNING: [Synth 8-614] signal 'ACLK_EN' is read in the process but is not in the sensitivity list [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_key_m_axi.vhd:2945]
WARNING: [Synth 8-614] signal 'ACLK_EN' is read in the process but is not in the sensitivity list [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_key_m_axi.vhd:2945]
WARNING: [Synth 8-614] signal 'ACLK_EN' is read in the process but is not in the sensitivity list [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_key_m_axi.vhd:2945]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'a0_encrypt_ctx_key_m_axi_fifo' declared at '/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_key_m_axi.vhd:581' bound to instance 'fifo_resp' of component 'a0_encrypt_ctx_key_m_axi_fifo' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_key_m_axi.vhd:3008]
INFO: [Synth 8-638] synthesizing module 'a0_encrypt_ctx_key_m_axi_fifo__parameterized3' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_key_m_axi.vhd:598]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
WARNING: [Synth 8-614] signal 'sclk_en' is read in the process but is not in the sensitivity list [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_key_m_axi.vhd:691]
INFO: [Synth 8-256] done synthesizing module 'a0_encrypt_ctx_key_m_axi_fifo__parameterized3' (5#1) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_key_m_axi.vhd:598]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'a0_encrypt_ctx_key_m_axi_fifo' declared at '/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_key_m_axi.vhd:581' bound to instance 'fifo_resp_to_user' of component 'a0_encrypt_ctx_key_m_axi_fifo' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_key_m_axi.vhd:3024]
INFO: [Synth 8-638] synthesizing module 'a0_encrypt_ctx_key_m_axi_fifo__parameterized5' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_key_m_axi.vhd:598]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
WARNING: [Synth 8-614] signal 'sclk_en' is read in the process but is not in the sensitivity list [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_key_m_axi.vhd:691]
INFO: [Synth 8-256] done synthesizing module 'a0_encrypt_ctx_key_m_axi_fifo__parameterized5' (5#1) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_key_m_axi.vhd:598]
WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_strb_gen[1].add_head_reg was removed.  [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_key_m_axi.vhd:2927]
WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_strb_gen[1].add_tail_reg was removed.  [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_key_m_axi.vhd:2929]
WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_strb_gen[1].data_buf_reg was removed.  [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_key_m_axi.vhd:2856]
WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_strb_gen[1].strb_buf_reg was removed.  [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_key_m_axi.vhd:2857]
WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_strb_gen[2].add_head_reg was removed.  [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_key_m_axi.vhd:2927]
WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_strb_gen[2].add_tail_reg was removed.  [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_key_m_axi.vhd:2929]
WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_strb_gen[2].data_buf_reg was removed.  [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_key_m_axi.vhd:2937]
WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_strb_gen[2].strb_buf_reg was removed.  [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_key_m_axi.vhd:2949]
WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_strb_gen[3].add_head_reg was removed.  [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_key_m_axi.vhd:2927]
WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_strb_gen[3].add_tail_reg was removed.  [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_key_m_axi.vhd:2929]
WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_strb_gen[3].data_buf_reg was removed.  [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_key_m_axi.vhd:2937]
WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_strb_gen[3].strb_buf_reg was removed.  [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_key_m_axi.vhd:2949]
WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_strb_gen[4].add_head_reg was removed.  [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_key_m_axi.vhd:2927]
WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_strb_gen[4].add_tail_reg was removed.  [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_key_m_axi.vhd:2929]
WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_strb_gen[4].data_buf_reg was removed.  [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_key_m_axi.vhd:2937]
WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_strb_gen[4].strb_buf_reg was removed.  [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_key_m_axi.vhd:2949]
INFO: [Synth 8-256] done synthesizing module 'a0_encrypt_ctx_key_m_axi_write' (6#1) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_key_m_axi.vhd:2001]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 8 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'a0_encrypt_ctx_key_m_axi_read' declared at '/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_key_m_axi.vhd:1003' bound to instance 'bus_read' of component 'a0_encrypt_ctx_key_m_axi_read' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_key_m_axi.vhd:397]
INFO: [Synth 8-638] synthesizing module 'a0_encrypt_ctx_key_m_axi_read' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_key_m_axi.vhd:1081]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 8 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter N bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'a0_encrypt_ctx_key_m_axi_reg_slice' declared at '/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_key_m_axi.vhd:457' bound to instance 'rs_rreq' of component 'a0_encrypt_ctx_key_m_axi_reg_slice' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_key_m_axi.vhd:1211]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'a0_encrypt_ctx_key_m_axi_fifo' declared at '/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_key_m_axi.vhd:581' bound to instance 'fifo_rreq' of component 'a0_encrypt_ctx_key_m_axi_fifo' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_key_m_axi.vhd:1224]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-3491] module 'a0_encrypt_ctx_key_m_axi_buffer' declared at '/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_key_m_axi.vhd:708' bound to instance 'fifo_rdata' of component 'a0_encrypt_ctx_key_m_axi_buffer' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_key_m_axi.vhd:1571]
INFO: [Synth 8-638] synthesizing module 'a0_encrypt_ctx_key_m_axi_buffer__parameterized1' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_key_m_axi.vhd:730]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'a0_encrypt_ctx_key_m_axi_buffer__parameterized1' (6#1) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_key_m_axi.vhd:730]
	Parameter N bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'a0_encrypt_ctx_key_m_axi_reg_slice' declared at '/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_key_m_axi.vhd:457' bound to instance 'rs_rdata' of component 'a0_encrypt_ctx_key_m_axi_reg_slice' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_key_m_axi.vhd:1589]
INFO: [Synth 8-638] synthesizing module 'a0_encrypt_ctx_key_m_axi_reg_slice__parameterized2' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_key_m_axi.vhd:474]
	Parameter N bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'a0_encrypt_ctx_key_m_axi_reg_slice__parameterized2' (6#1) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_key_m_axi.vhd:474]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'a0_encrypt_ctx_key_m_axi_fifo' declared at '/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_key_m_axi.vhd:581' bound to instance 'fifo_rctl' of component 'a0_encrypt_ctx_key_m_axi_fifo' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_key_m_axi.vhd:1602]
	Parameter DATA_BITS bound to: 12 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'a0_encrypt_ctx_key_m_axi_fifo' declared at '/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_key_m_axi.vhd:581' bound to instance 'fifo_burst' of component 'a0_encrypt_ctx_key_m_axi_fifo' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_key_m_axi.vhd:1694]
WARNING: [Synth 8-6014] Unused sequential element could_multi_bursts.fifo_burst_w_reg was removed.  [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_key_m_axi.vhd:1564]
INFO: [Synth 8-256] done synthesizing module 'a0_encrypt_ctx_key_m_axi_read' (7#1) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_key_m_axi.vhd:1081]
INFO: [Synth 8-256] done synthesizing module 'a0_encrypt_ctx_key_m_axi' (8#1) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_key_m_axi.vhd:142]
	Parameter USER_DW bound to: 8 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'a0_encrypt_ctx_enckey_m_axi' declared at '/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_enckey_m_axi.vhd:12' bound to instance 'encrypt_ctx_enckey_m_axi_U' of component 'a0_encrypt_ctx_enckey_m_axi' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt.vhd:2401]
INFO: [Synth 8-638] synthesizing module 'a0_encrypt_ctx_enckey_m_axi' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_enckey_m_axi.vhd:142]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 8 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USED_FIX bound to: 0 - type: bool 
	Parameter FIX_VALUE bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'a0_encrypt_ctx_enckey_m_axi_throttl' declared at '/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_enckey_m_axi.vhd:940' bound to instance 'wreq_throttl' of component 'a0_encrypt_ctx_enckey_m_axi_throttl' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_enckey_m_axi.vhd:293]
INFO: [Synth 8-638] synthesizing module 'a0_encrypt_ctx_enckey_m_axi_throttl' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_enckey_m_axi.vhd:957]
	Parameter USED_FIX bound to: 0 - type: bool 
	Parameter FIX_VALUE bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'a0_encrypt_ctx_enckey_m_axi_throttl' (9#1) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_enckey_m_axi.vhd:957]
	Parameter USED_FIX bound to: 1 - type: bool 
	Parameter FIX_VALUE bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'a0_encrypt_ctx_enckey_m_axi_throttl' declared at '/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_enckey_m_axi.vhd:940' bound to instance 'rreq_throttl' of component 'a0_encrypt_ctx_enckey_m_axi_throttl' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_enckey_m_axi.vhd:310]
INFO: [Synth 8-638] synthesizing module 'a0_encrypt_ctx_enckey_m_axi_throttl__parameterized1' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_enckey_m_axi.vhd:957]
	Parameter USED_FIX bound to: 1 - type: bool 
	Parameter FIX_VALUE bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'a0_encrypt_ctx_enckey_m_axi_throttl__parameterized1' (9#1) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_enckey_m_axi.vhd:957]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 8 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'a0_encrypt_ctx_enckey_m_axi_write' declared at '/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_enckey_m_axi.vhd:1913' bound to instance 'bus_write' of component 'a0_encrypt_ctx_enckey_m_axi_write' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_enckey_m_axi.vhd:333]
INFO: [Synth 8-638] synthesizing module 'a0_encrypt_ctx_enckey_m_axi_write' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_enckey_m_axi.vhd:2001]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 8 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter N bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'a0_encrypt_ctx_enckey_m_axi_reg_slice' declared at '/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_enckey_m_axi.vhd:457' bound to instance 'rs_wreq' of component 'a0_encrypt_ctx_enckey_m_axi_reg_slice' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_enckey_m_axi.vhd:2137]
INFO: [Synth 8-638] synthesizing module 'a0_encrypt_ctx_enckey_m_axi_reg_slice' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_enckey_m_axi.vhd:474]
	Parameter N bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'a0_encrypt_ctx_enckey_m_axi_reg_slice' (10#1) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_enckey_m_axi.vhd:474]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'a0_encrypt_ctx_enckey_m_axi_fifo' declared at '/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_enckey_m_axi.vhd:581' bound to instance 'fifo_wreq' of component 'a0_encrypt_ctx_enckey_m_axi_fifo' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_enckey_m_axi.vhd:2150]
INFO: [Synth 8-638] synthesizing module 'a0_encrypt_ctx_enckey_m_axi_fifo' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_enckey_m_axi.vhd:598]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
WARNING: [Synth 8-614] signal 'sclk_en' is read in the process but is not in the sensitivity list [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_enckey_m_axi.vhd:691]
INFO: [Synth 8-256] done synthesizing module 'a0_encrypt_ctx_enckey_m_axi_fifo' (11#1) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_enckey_m_axi.vhd:598]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-3491] module 'a0_encrypt_ctx_enckey_m_axi_buffer' declared at '/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_enckey_m_axi.vhd:708' bound to instance 'buff_wdata' of component 'a0_encrypt_ctx_enckey_m_axi_buffer' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_enckey_m_axi.vhd:2544]
INFO: [Synth 8-638] synthesizing module 'a0_encrypt_ctx_enckey_m_axi_buffer' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_enckey_m_axi.vhd:730]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'a0_encrypt_ctx_enckey_m_axi_buffer' (12#1) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_enckey_m_axi.vhd:730]
	Parameter DATA_BITS bound to: 12 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'a0_encrypt_ctx_enckey_m_axi_fifo' declared at '/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_enckey_m_axi.vhd:581' bound to instance 'fifo_burst' of component 'a0_encrypt_ctx_enckey_m_axi_fifo' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_enckey_m_axi.vhd:2840]
INFO: [Synth 8-638] synthesizing module 'a0_encrypt_ctx_enckey_m_axi_fifo__parameterized1' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_enckey_m_axi.vhd:598]
	Parameter DATA_BITS bound to: 12 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
WARNING: [Synth 8-614] signal 'sclk_en' is read in the process but is not in the sensitivity list [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_enckey_m_axi.vhd:691]
INFO: [Synth 8-256] done synthesizing module 'a0_encrypt_ctx_enckey_m_axi_fifo__parameterized1' (12#1) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_enckey_m_axi.vhd:598]
	Parameter DIN_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'a0_encrypt_ctx_enckey_m_axi_decoder' declared at '/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_enckey_m_axi.vhd:917' bound to instance 'head_pad_decoder' of component 'a0_encrypt_ctx_enckey_m_axi_decoder' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_enckey_m_axi.vhd:2863]
INFO: [Synth 8-638] synthesizing module 'a0_encrypt_ctx_enckey_m_axi_decoder' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_enckey_m_axi.vhd:925]
	Parameter DIN_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'a0_encrypt_ctx_enckey_m_axi_decoder' (13#1) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_enckey_m_axi.vhd:925]
	Parameter DIN_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'a0_encrypt_ctx_enckey_m_axi_decoder' declared at '/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_enckey_m_axi.vhd:917' bound to instance 'tail_pad_decoder' of component 'a0_encrypt_ctx_enckey_m_axi_decoder' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_enckey_m_axi.vhd:2870]
WARNING: [Synth 8-614] signal 'ACLK_EN' is read in the process but is not in the sensitivity list [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_enckey_m_axi.vhd:2945]
WARNING: [Synth 8-614] signal 'ACLK_EN' is read in the process but is not in the sensitivity list [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_enckey_m_axi.vhd:2945]
WARNING: [Synth 8-614] signal 'ACLK_EN' is read in the process but is not in the sensitivity list [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_enckey_m_axi.vhd:2945]
WARNING: [Synth 8-614] signal 'ACLK_EN' is read in the process but is not in the sensitivity list [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_enckey_m_axi.vhd:2945]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'a0_encrypt_ctx_enckey_m_axi_fifo' declared at '/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_enckey_m_axi.vhd:581' bound to instance 'fifo_resp' of component 'a0_encrypt_ctx_enckey_m_axi_fifo' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_enckey_m_axi.vhd:3008]
INFO: [Synth 8-638] synthesizing module 'a0_encrypt_ctx_enckey_m_axi_fifo__parameterized3' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_enckey_m_axi.vhd:598]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
WARNING: [Synth 8-614] signal 'sclk_en' is read in the process but is not in the sensitivity list [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_enckey_m_axi.vhd:691]
INFO: [Synth 8-256] done synthesizing module 'a0_encrypt_ctx_enckey_m_axi_fifo__parameterized3' (13#1) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_enckey_m_axi.vhd:598]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'a0_encrypt_ctx_enckey_m_axi_fifo' declared at '/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_enckey_m_axi.vhd:581' bound to instance 'fifo_resp_to_user' of component 'a0_encrypt_ctx_enckey_m_axi_fifo' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_enckey_m_axi.vhd:3024]
INFO: [Synth 8-638] synthesizing module 'a0_encrypt_ctx_enckey_m_axi_fifo__parameterized5' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_enckey_m_axi.vhd:598]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
WARNING: [Synth 8-614] signal 'sclk_en' is read in the process but is not in the sensitivity list [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_enckey_m_axi.vhd:691]
INFO: [Synth 8-256] done synthesizing module 'a0_encrypt_ctx_enckey_m_axi_fifo__parameterized5' (13#1) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_enckey_m_axi.vhd:598]
WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_strb_gen[1].add_head_reg was removed.  [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_enckey_m_axi.vhd:2927]
WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_strb_gen[1].add_tail_reg was removed.  [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_enckey_m_axi.vhd:2929]
WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_strb_gen[1].data_buf_reg was removed.  [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_enckey_m_axi.vhd:2856]
WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_strb_gen[1].strb_buf_reg was removed.  [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_enckey_m_axi.vhd:2857]
WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_strb_gen[2].add_head_reg was removed.  [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_enckey_m_axi.vhd:2927]
WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_strb_gen[2].add_tail_reg was removed.  [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_enckey_m_axi.vhd:2929]
WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_strb_gen[2].data_buf_reg was removed.  [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_enckey_m_axi.vhd:2937]
WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_strb_gen[2].strb_buf_reg was removed.  [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_enckey_m_axi.vhd:2949]
WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_strb_gen[3].add_head_reg was removed.  [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_enckey_m_axi.vhd:2927]
WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_strb_gen[3].add_tail_reg was removed.  [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_enckey_m_axi.vhd:2929]
WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_strb_gen[3].data_buf_reg was removed.  [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_enckey_m_axi.vhd:2937]
WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_strb_gen[3].strb_buf_reg was removed.  [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_enckey_m_axi.vhd:2949]
WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_strb_gen[4].add_head_reg was removed.  [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_enckey_m_axi.vhd:2927]
WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_strb_gen[4].add_tail_reg was removed.  [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_enckey_m_axi.vhd:2929]
WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_strb_gen[4].data_buf_reg was removed.  [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_enckey_m_axi.vhd:2937]
WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_strb_gen[4].strb_buf_reg was removed.  [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_enckey_m_axi.vhd:2949]
INFO: [Synth 8-256] done synthesizing module 'a0_encrypt_ctx_enckey_m_axi_write' (14#1) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_enckey_m_axi.vhd:2001]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 8 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'a0_encrypt_ctx_enckey_m_axi_read' declared at '/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_enckey_m_axi.vhd:1003' bound to instance 'bus_read' of component 'a0_encrypt_ctx_enckey_m_axi_read' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_enckey_m_axi.vhd:397]
INFO: [Synth 8-638] synthesizing module 'a0_encrypt_ctx_enckey_m_axi_read' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_enckey_m_axi.vhd:1081]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 8 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter N bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'a0_encrypt_ctx_enckey_m_axi_reg_slice' declared at '/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_enckey_m_axi.vhd:457' bound to instance 'rs_rreq' of component 'a0_encrypt_ctx_enckey_m_axi_reg_slice' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_enckey_m_axi.vhd:1211]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'a0_encrypt_ctx_enckey_m_axi_fifo' declared at '/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_enckey_m_axi.vhd:581' bound to instance 'fifo_rreq' of component 'a0_encrypt_ctx_enckey_m_axi_fifo' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_enckey_m_axi.vhd:1224]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-3491] module 'a0_encrypt_ctx_enckey_m_axi_buffer' declared at '/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_enckey_m_axi.vhd:708' bound to instance 'fifo_rdata' of component 'a0_encrypt_ctx_enckey_m_axi_buffer' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_enckey_m_axi.vhd:1571]
INFO: [Synth 8-638] synthesizing module 'a0_encrypt_ctx_enckey_m_axi_buffer__parameterized1' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_enckey_m_axi.vhd:730]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'a0_encrypt_ctx_enckey_m_axi_buffer__parameterized1' (14#1) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_enckey_m_axi.vhd:730]
	Parameter N bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'a0_encrypt_ctx_enckey_m_axi_reg_slice' declared at '/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_enckey_m_axi.vhd:457' bound to instance 'rs_rdata' of component 'a0_encrypt_ctx_enckey_m_axi_reg_slice' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_enckey_m_axi.vhd:1589]
INFO: [Synth 8-638] synthesizing module 'a0_encrypt_ctx_enckey_m_axi_reg_slice__parameterized2' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_enckey_m_axi.vhd:474]
	Parameter N bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'a0_encrypt_ctx_enckey_m_axi_reg_slice__parameterized2' (14#1) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_enckey_m_axi.vhd:474]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'a0_encrypt_ctx_enckey_m_axi_fifo' declared at '/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_enckey_m_axi.vhd:581' bound to instance 'fifo_rctl' of component 'a0_encrypt_ctx_enckey_m_axi_fifo' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_enckey_m_axi.vhd:1602]
	Parameter DATA_BITS bound to: 12 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'a0_encrypt_ctx_enckey_m_axi_fifo' declared at '/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_enckey_m_axi.vhd:581' bound to instance 'fifo_burst' of component 'a0_encrypt_ctx_enckey_m_axi_fifo' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_enckey_m_axi.vhd:1694]
WARNING: [Synth 8-6014] Unused sequential element could_multi_bursts.fifo_burst_w_reg was removed.  [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_enckey_m_axi.vhd:1564]
INFO: [Synth 8-256] done synthesizing module 'a0_encrypt_ctx_enckey_m_axi_read' (15#1) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_enckey_m_axi.vhd:1081]
INFO: [Synth 8-256] done synthesizing module 'a0_encrypt_ctx_enckey_m_axi' (16#1) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_enckey_m_axi.vhd:142]
	Parameter USER_DW bound to: 8 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'a0_encrypt_ctx_deckey_m_axi' declared at '/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_deckey_m_axi.vhd:12' bound to instance 'encrypt_ctx_deckey_m_axi_U' of component 'a0_encrypt_ctx_deckey_m_axi' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt.vhd:2516]
INFO: [Synth 8-638] synthesizing module 'a0_encrypt_ctx_deckey_m_axi' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_deckey_m_axi.vhd:142]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 8 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USED_FIX bound to: 0 - type: bool 
	Parameter FIX_VALUE bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'a0_encrypt_ctx_deckey_m_axi_throttl' declared at '/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_deckey_m_axi.vhd:940' bound to instance 'wreq_throttl' of component 'a0_encrypt_ctx_deckey_m_axi_throttl' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_deckey_m_axi.vhd:293]
INFO: [Synth 8-638] synthesizing module 'a0_encrypt_ctx_deckey_m_axi_throttl' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_deckey_m_axi.vhd:957]
	Parameter USED_FIX bound to: 0 - type: bool 
	Parameter FIX_VALUE bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'a0_encrypt_ctx_deckey_m_axi_throttl' (17#1) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_deckey_m_axi.vhd:957]
	Parameter USED_FIX bound to: 1 - type: bool 
	Parameter FIX_VALUE bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'a0_encrypt_ctx_deckey_m_axi_throttl' declared at '/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_deckey_m_axi.vhd:940' bound to instance 'rreq_throttl' of component 'a0_encrypt_ctx_deckey_m_axi_throttl' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_deckey_m_axi.vhd:310]
INFO: [Synth 8-638] synthesizing module 'a0_encrypt_ctx_deckey_m_axi_throttl__parameterized1' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_deckey_m_axi.vhd:957]
	Parameter USED_FIX bound to: 1 - type: bool 
	Parameter FIX_VALUE bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'a0_encrypt_ctx_deckey_m_axi_throttl__parameterized1' (17#1) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_deckey_m_axi.vhd:957]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 8 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'a0_encrypt_ctx_deckey_m_axi_write' declared at '/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_deckey_m_axi.vhd:1913' bound to instance 'bus_write' of component 'a0_encrypt_ctx_deckey_m_axi_write' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_deckey_m_axi.vhd:333]
INFO: [Synth 8-638] synthesizing module 'a0_encrypt_ctx_deckey_m_axi_write' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_deckey_m_axi.vhd:2001]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 8 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter N bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'a0_encrypt_ctx_deckey_m_axi_reg_slice' declared at '/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_deckey_m_axi.vhd:457' bound to instance 'rs_wreq' of component 'a0_encrypt_ctx_deckey_m_axi_reg_slice' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_deckey_m_axi.vhd:2137]
INFO: [Synth 8-638] synthesizing module 'a0_encrypt_ctx_deckey_m_axi_reg_slice' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_deckey_m_axi.vhd:474]
	Parameter N bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'a0_encrypt_ctx_deckey_m_axi_reg_slice' (18#1) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_deckey_m_axi.vhd:474]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'a0_encrypt_ctx_deckey_m_axi_fifo' declared at '/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_deckey_m_axi.vhd:581' bound to instance 'fifo_wreq' of component 'a0_encrypt_ctx_deckey_m_axi_fifo' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_deckey_m_axi.vhd:2150]
INFO: [Synth 8-638] synthesizing module 'a0_encrypt_ctx_deckey_m_axi_fifo' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_deckey_m_axi.vhd:598]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
WARNING: [Synth 8-614] signal 'sclk_en' is read in the process but is not in the sensitivity list [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_deckey_m_axi.vhd:691]
INFO: [Synth 8-256] done synthesizing module 'a0_encrypt_ctx_deckey_m_axi_fifo' (19#1) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_deckey_m_axi.vhd:598]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-3491] module 'a0_encrypt_ctx_deckey_m_axi_buffer' declared at '/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_deckey_m_axi.vhd:708' bound to instance 'buff_wdata' of component 'a0_encrypt_ctx_deckey_m_axi_buffer' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_deckey_m_axi.vhd:2544]
INFO: [Synth 8-638] synthesizing module 'a0_encrypt_ctx_deckey_m_axi_buffer' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_deckey_m_axi.vhd:730]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'a0_encrypt_ctx_deckey_m_axi_buffer' (20#1) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_deckey_m_axi.vhd:730]
	Parameter DATA_BITS bound to: 12 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'a0_encrypt_ctx_deckey_m_axi_fifo' declared at '/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_deckey_m_axi.vhd:581' bound to instance 'fifo_burst' of component 'a0_encrypt_ctx_deckey_m_axi_fifo' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_deckey_m_axi.vhd:2840]
INFO: [Synth 8-638] synthesizing module 'a0_encrypt_ctx_deckey_m_axi_fifo__parameterized1' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_deckey_m_axi.vhd:598]
	Parameter DATA_BITS bound to: 12 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
WARNING: [Synth 8-614] signal 'sclk_en' is read in the process but is not in the sensitivity list [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_deckey_m_axi.vhd:691]
INFO: [Synth 8-256] done synthesizing module 'a0_encrypt_ctx_deckey_m_axi_fifo__parameterized1' (20#1) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_deckey_m_axi.vhd:598]
	Parameter DIN_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'a0_encrypt_ctx_deckey_m_axi_decoder' declared at '/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_deckey_m_axi.vhd:917' bound to instance 'head_pad_decoder' of component 'a0_encrypt_ctx_deckey_m_axi_decoder' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_deckey_m_axi.vhd:2863]
INFO: [Synth 8-638] synthesizing module 'a0_encrypt_ctx_deckey_m_axi_decoder' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_deckey_m_axi.vhd:925]
	Parameter DIN_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'a0_encrypt_ctx_deckey_m_axi_decoder' (21#1) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_deckey_m_axi.vhd:925]
	Parameter DIN_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'a0_encrypt_ctx_deckey_m_axi_decoder' declared at '/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_deckey_m_axi.vhd:917' bound to instance 'tail_pad_decoder' of component 'a0_encrypt_ctx_deckey_m_axi_decoder' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_deckey_m_axi.vhd:2870]
WARNING: [Synth 8-614] signal 'ACLK_EN' is read in the process but is not in the sensitivity list [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_deckey_m_axi.vhd:2945]
WARNING: [Synth 8-614] signal 'ACLK_EN' is read in the process but is not in the sensitivity list [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_deckey_m_axi.vhd:2945]
WARNING: [Synth 8-614] signal 'ACLK_EN' is read in the process but is not in the sensitivity list [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_deckey_m_axi.vhd:2945]
WARNING: [Synth 8-614] signal 'ACLK_EN' is read in the process but is not in the sensitivity list [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_deckey_m_axi.vhd:2945]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'a0_encrypt_ctx_deckey_m_axi_fifo' declared at '/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_deckey_m_axi.vhd:581' bound to instance 'fifo_resp' of component 'a0_encrypt_ctx_deckey_m_axi_fifo' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_deckey_m_axi.vhd:3008]
INFO: [Synth 8-638] synthesizing module 'a0_encrypt_ctx_deckey_m_axi_fifo__parameterized3' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_deckey_m_axi.vhd:598]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
WARNING: [Synth 8-614] signal 'sclk_en' is read in the process but is not in the sensitivity list [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_deckey_m_axi.vhd:691]
INFO: [Synth 8-256] done synthesizing module 'a0_encrypt_ctx_deckey_m_axi_fifo__parameterized3' (21#1) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_deckey_m_axi.vhd:598]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'a0_encrypt_ctx_deckey_m_axi_fifo' declared at '/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_deckey_m_axi.vhd:581' bound to instance 'fifo_resp_to_user' of component 'a0_encrypt_ctx_deckey_m_axi_fifo' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_deckey_m_axi.vhd:3024]
INFO: [Synth 8-638] synthesizing module 'a0_encrypt_ctx_deckey_m_axi_fifo__parameterized5' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_deckey_m_axi.vhd:598]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
WARNING: [Synth 8-614] signal 'sclk_en' is read in the process but is not in the sensitivity list [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_deckey_m_axi.vhd:691]
INFO: [Synth 8-256] done synthesizing module 'a0_encrypt_ctx_deckey_m_axi_fifo__parameterized5' (21#1) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_deckey_m_axi.vhd:598]
WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_strb_gen[1].add_head_reg was removed.  [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_deckey_m_axi.vhd:2927]
WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_strb_gen[1].add_tail_reg was removed.  [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_deckey_m_axi.vhd:2929]
WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_strb_gen[1].data_buf_reg was removed.  [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_deckey_m_axi.vhd:2856]
WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_strb_gen[1].strb_buf_reg was removed.  [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_deckey_m_axi.vhd:2857]
WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_strb_gen[2].add_head_reg was removed.  [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_deckey_m_axi.vhd:2927]
WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_strb_gen[2].add_tail_reg was removed.  [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_deckey_m_axi.vhd:2929]
WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_strb_gen[2].data_buf_reg was removed.  [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_deckey_m_axi.vhd:2937]
WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_strb_gen[2].strb_buf_reg was removed.  [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_deckey_m_axi.vhd:2949]
WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_strb_gen[3].add_head_reg was removed.  [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_deckey_m_axi.vhd:2927]
WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_strb_gen[3].add_tail_reg was removed.  [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_deckey_m_axi.vhd:2929]
WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_strb_gen[3].data_buf_reg was removed.  [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_deckey_m_axi.vhd:2937]
WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_strb_gen[3].strb_buf_reg was removed.  [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_deckey_m_axi.vhd:2949]
WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_strb_gen[4].add_head_reg was removed.  [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_deckey_m_axi.vhd:2927]
WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_strb_gen[4].add_tail_reg was removed.  [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_deckey_m_axi.vhd:2929]
WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_strb_gen[4].data_buf_reg was removed.  [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_deckey_m_axi.vhd:2937]
WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_strb_gen[4].strb_buf_reg was removed.  [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_deckey_m_axi.vhd:2949]
INFO: [Synth 8-256] done synthesizing module 'a0_encrypt_ctx_deckey_m_axi_write' (22#1) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_deckey_m_axi.vhd:2001]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 8 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'a0_encrypt_ctx_deckey_m_axi_read' declared at '/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_deckey_m_axi.vhd:1003' bound to instance 'bus_read' of component 'a0_encrypt_ctx_deckey_m_axi_read' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_deckey_m_axi.vhd:397]
INFO: [Synth 8-638] synthesizing module 'a0_encrypt_ctx_deckey_m_axi_read' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_deckey_m_axi.vhd:1081]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 8 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter N bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'a0_encrypt_ctx_deckey_m_axi_reg_slice' declared at '/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_deckey_m_axi.vhd:457' bound to instance 'rs_rreq' of component 'a0_encrypt_ctx_deckey_m_axi_reg_slice' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_deckey_m_axi.vhd:1211]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'a0_encrypt_ctx_deckey_m_axi_fifo' declared at '/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_deckey_m_axi.vhd:581' bound to instance 'fifo_rreq' of component 'a0_encrypt_ctx_deckey_m_axi_fifo' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_deckey_m_axi.vhd:1224]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-3491] module 'a0_encrypt_ctx_deckey_m_axi_buffer' declared at '/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_deckey_m_axi.vhd:708' bound to instance 'fifo_rdata' of component 'a0_encrypt_ctx_deckey_m_axi_buffer' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_deckey_m_axi.vhd:1571]
INFO: [Synth 8-638] synthesizing module 'a0_encrypt_ctx_deckey_m_axi_buffer__parameterized1' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_deckey_m_axi.vhd:730]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'a0_encrypt_ctx_deckey_m_axi_buffer__parameterized1' (22#1) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_deckey_m_axi.vhd:730]
	Parameter N bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'a0_encrypt_ctx_deckey_m_axi_reg_slice' declared at '/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_deckey_m_axi.vhd:457' bound to instance 'rs_rdata' of component 'a0_encrypt_ctx_deckey_m_axi_reg_slice' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_deckey_m_axi.vhd:1589]
INFO: [Synth 8-638] synthesizing module 'a0_encrypt_ctx_deckey_m_axi_reg_slice__parameterized2' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_deckey_m_axi.vhd:474]
	Parameter N bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'a0_encrypt_ctx_deckey_m_axi_reg_slice__parameterized2' (22#1) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_deckey_m_axi.vhd:474]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'a0_encrypt_ctx_deckey_m_axi_fifo' declared at '/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_deckey_m_axi.vhd:581' bound to instance 'fifo_rctl' of component 'a0_encrypt_ctx_deckey_m_axi_fifo' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_deckey_m_axi.vhd:1602]
	Parameter DATA_BITS bound to: 12 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'a0_encrypt_ctx_deckey_m_axi_fifo' declared at '/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_deckey_m_axi.vhd:581' bound to instance 'fifo_burst' of component 'a0_encrypt_ctx_deckey_m_axi_fifo' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_deckey_m_axi.vhd:1694]
WARNING: [Synth 8-6014] Unused sequential element could_multi_bursts.fifo_burst_w_reg was removed.  [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_deckey_m_axi.vhd:1564]
INFO: [Synth 8-256] done synthesizing module 'a0_encrypt_ctx_deckey_m_axi_read' (23#1) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_deckey_m_axi.vhd:1081]
INFO: [Synth 8-256] done synthesizing module 'a0_encrypt_ctx_deckey_m_axi' (24#1) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_deckey_m_axi.vhd:142]
	Parameter USER_DW bound to: 8 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'a0_encrypt_buf_r_m_axi' declared at '/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_buf_r_m_axi.vhd:12' bound to instance 'encrypt_buf_r_m_axi_U' of component 'a0_encrypt_buf_r_m_axi' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt.vhd:2631]
INFO: [Synth 8-638] synthesizing module 'a0_encrypt_buf_r_m_axi' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_buf_r_m_axi.vhd:142]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 8 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USED_FIX bound to: 0 - type: bool 
	Parameter FIX_VALUE bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'a0_encrypt_buf_r_m_axi_throttl' declared at '/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_buf_r_m_axi.vhd:940' bound to instance 'wreq_throttl' of component 'a0_encrypt_buf_r_m_axi_throttl' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_buf_r_m_axi.vhd:293]
INFO: [Synth 8-638] synthesizing module 'a0_encrypt_buf_r_m_axi_throttl' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_buf_r_m_axi.vhd:957]
	Parameter USED_FIX bound to: 0 - type: bool 
	Parameter FIX_VALUE bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'a0_encrypt_buf_r_m_axi_throttl' (25#1) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_buf_r_m_axi.vhd:957]
	Parameter USED_FIX bound to: 1 - type: bool 
	Parameter FIX_VALUE bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'a0_encrypt_buf_r_m_axi_throttl' declared at '/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_buf_r_m_axi.vhd:940' bound to instance 'rreq_throttl' of component 'a0_encrypt_buf_r_m_axi_throttl' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_buf_r_m_axi.vhd:310]
INFO: [Synth 8-638] synthesizing module 'a0_encrypt_buf_r_m_axi_throttl__parameterized1' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_buf_r_m_axi.vhd:957]
	Parameter USED_FIX bound to: 1 - type: bool 
	Parameter FIX_VALUE bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'a0_encrypt_buf_r_m_axi_throttl__parameterized1' (25#1) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_buf_r_m_axi.vhd:957]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 8 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'a0_encrypt_buf_r_m_axi_write' declared at '/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_buf_r_m_axi.vhd:1913' bound to instance 'bus_write' of component 'a0_encrypt_buf_r_m_axi_write' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_buf_r_m_axi.vhd:333]
INFO: [Synth 8-638] synthesizing module 'a0_encrypt_buf_r_m_axi_write' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_buf_r_m_axi.vhd:2001]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 8 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter N bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'a0_encrypt_buf_r_m_axi_reg_slice' declared at '/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_buf_r_m_axi.vhd:457' bound to instance 'rs_wreq' of component 'a0_encrypt_buf_r_m_axi_reg_slice' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_buf_r_m_axi.vhd:2137]
INFO: [Synth 8-638] synthesizing module 'a0_encrypt_buf_r_m_axi_reg_slice' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_buf_r_m_axi.vhd:474]
	Parameter N bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'a0_encrypt_buf_r_m_axi_reg_slice' (26#1) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_buf_r_m_axi.vhd:474]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'a0_encrypt_buf_r_m_axi_fifo' declared at '/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_buf_r_m_axi.vhd:581' bound to instance 'fifo_wreq' of component 'a0_encrypt_buf_r_m_axi_fifo' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_buf_r_m_axi.vhd:2150]
INFO: [Synth 8-638] synthesizing module 'a0_encrypt_buf_r_m_axi_fifo' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_buf_r_m_axi.vhd:598]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
WARNING: [Synth 8-614] signal 'sclk_en' is read in the process but is not in the sensitivity list [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_buf_r_m_axi.vhd:691]
INFO: [Synth 8-256] done synthesizing module 'a0_encrypt_buf_r_m_axi_fifo' (27#1) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_buf_r_m_axi.vhd:598]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-3491] module 'a0_encrypt_buf_r_m_axi_buffer' declared at '/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_buf_r_m_axi.vhd:708' bound to instance 'buff_wdata' of component 'a0_encrypt_buf_r_m_axi_buffer' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_buf_r_m_axi.vhd:2544]
INFO: [Synth 8-638] synthesizing module 'a0_encrypt_buf_r_m_axi_buffer' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_buf_r_m_axi.vhd:730]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'a0_encrypt_buf_r_m_axi_buffer' (28#1) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_buf_r_m_axi.vhd:730]
	Parameter DATA_BITS bound to: 12 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'a0_encrypt_buf_r_m_axi_fifo' declared at '/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_buf_r_m_axi.vhd:581' bound to instance 'fifo_burst' of component 'a0_encrypt_buf_r_m_axi_fifo' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_buf_r_m_axi.vhd:2840]
INFO: [Synth 8-638] synthesizing module 'a0_encrypt_buf_r_m_axi_fifo__parameterized1' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_buf_r_m_axi.vhd:598]
	Parameter DATA_BITS bound to: 12 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
WARNING: [Synth 8-614] signal 'sclk_en' is read in the process but is not in the sensitivity list [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_buf_r_m_axi.vhd:691]
INFO: [Synth 8-256] done synthesizing module 'a0_encrypt_buf_r_m_axi_fifo__parameterized1' (28#1) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_buf_r_m_axi.vhd:598]
	Parameter DIN_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'a0_encrypt_buf_r_m_axi_decoder' declared at '/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_buf_r_m_axi.vhd:917' bound to instance 'head_pad_decoder' of component 'a0_encrypt_buf_r_m_axi_decoder' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_buf_r_m_axi.vhd:2863]
INFO: [Synth 8-638] synthesizing module 'a0_encrypt_buf_r_m_axi_decoder' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_buf_r_m_axi.vhd:925]
	Parameter DIN_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'a0_encrypt_buf_r_m_axi_decoder' (29#1) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_buf_r_m_axi.vhd:925]
	Parameter DIN_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'a0_encrypt_buf_r_m_axi_decoder' declared at '/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_buf_r_m_axi.vhd:917' bound to instance 'tail_pad_decoder' of component 'a0_encrypt_buf_r_m_axi_decoder' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_buf_r_m_axi.vhd:2870]
WARNING: [Synth 8-614] signal 'ACLK_EN' is read in the process but is not in the sensitivity list [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_buf_r_m_axi.vhd:2945]
WARNING: [Synth 8-614] signal 'ACLK_EN' is read in the process but is not in the sensitivity list [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_buf_r_m_axi.vhd:2945]
WARNING: [Synth 8-614] signal 'ACLK_EN' is read in the process but is not in the sensitivity list [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_buf_r_m_axi.vhd:2945]
WARNING: [Synth 8-614] signal 'ACLK_EN' is read in the process but is not in the sensitivity list [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_buf_r_m_axi.vhd:2945]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'a0_encrypt_buf_r_m_axi_fifo' declared at '/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_buf_r_m_axi.vhd:581' bound to instance 'fifo_resp' of component 'a0_encrypt_buf_r_m_axi_fifo' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_buf_r_m_axi.vhd:3008]
INFO: [Synth 8-638] synthesizing module 'a0_encrypt_buf_r_m_axi_fifo__parameterized3' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_buf_r_m_axi.vhd:598]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
WARNING: [Synth 8-614] signal 'sclk_en' is read in the process but is not in the sensitivity list [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_buf_r_m_axi.vhd:691]
INFO: [Synth 8-256] done synthesizing module 'a0_encrypt_buf_r_m_axi_fifo__parameterized3' (29#1) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_buf_r_m_axi.vhd:598]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'a0_encrypt_buf_r_m_axi_fifo' declared at '/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_buf_r_m_axi.vhd:581' bound to instance 'fifo_resp_to_user' of component 'a0_encrypt_buf_r_m_axi_fifo' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_buf_r_m_axi.vhd:3024]
INFO: [Synth 8-638] synthesizing module 'a0_encrypt_buf_r_m_axi_fifo__parameterized5' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_buf_r_m_axi.vhd:598]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
WARNING: [Synth 8-614] signal 'sclk_en' is read in the process but is not in the sensitivity list [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_buf_r_m_axi.vhd:691]
INFO: [Synth 8-256] done synthesizing module 'a0_encrypt_buf_r_m_axi_fifo__parameterized5' (29#1) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_buf_r_m_axi.vhd:598]
WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_strb_gen[1].add_head_reg was removed.  [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_buf_r_m_axi.vhd:2927]
WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_strb_gen[1].add_tail_reg was removed.  [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_buf_r_m_axi.vhd:2929]
WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_strb_gen[1].data_buf_reg was removed.  [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_buf_r_m_axi.vhd:2856]
WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_strb_gen[1].strb_buf_reg was removed.  [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_buf_r_m_axi.vhd:2857]
WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_strb_gen[2].add_head_reg was removed.  [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_buf_r_m_axi.vhd:2927]
WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_strb_gen[2].add_tail_reg was removed.  [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_buf_r_m_axi.vhd:2929]
WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_strb_gen[2].data_buf_reg was removed.  [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_buf_r_m_axi.vhd:2937]
WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_strb_gen[2].strb_buf_reg was removed.  [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_buf_r_m_axi.vhd:2949]
WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_strb_gen[3].add_head_reg was removed.  [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_buf_r_m_axi.vhd:2927]
WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_strb_gen[3].add_tail_reg was removed.  [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_buf_r_m_axi.vhd:2929]
WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_strb_gen[3].data_buf_reg was removed.  [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_buf_r_m_axi.vhd:2937]
WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_strb_gen[3].strb_buf_reg was removed.  [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_buf_r_m_axi.vhd:2949]
WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_strb_gen[4].add_head_reg was removed.  [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_buf_r_m_axi.vhd:2927]
WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_strb_gen[4].add_tail_reg was removed.  [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_buf_r_m_axi.vhd:2929]
WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_strb_gen[4].data_buf_reg was removed.  [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_buf_r_m_axi.vhd:2937]
WARNING: [Synth 8-6014] Unused sequential element bus_wide_gen.data_strb_gen[4].strb_buf_reg was removed.  [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_buf_r_m_axi.vhd:2949]
INFO: [Synth 8-256] done synthesizing module 'a0_encrypt_buf_r_m_axi_write' (30#1) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_buf_r_m_axi.vhd:2001]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 8 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'a0_encrypt_buf_r_m_axi_read' declared at '/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_buf_r_m_axi.vhd:1003' bound to instance 'bus_read' of component 'a0_encrypt_buf_r_m_axi_read' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_buf_r_m_axi.vhd:397]
INFO: [Synth 8-638] synthesizing module 'a0_encrypt_buf_r_m_axi_read' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_buf_r_m_axi.vhd:1081]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 8 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter N bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'a0_encrypt_buf_r_m_axi_reg_slice' declared at '/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_buf_r_m_axi.vhd:457' bound to instance 'rs_rreq' of component 'a0_encrypt_buf_r_m_axi_reg_slice' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_buf_r_m_axi.vhd:1211]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'a0_encrypt_buf_r_m_axi_fifo' declared at '/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_buf_r_m_axi.vhd:581' bound to instance 'fifo_rreq' of component 'a0_encrypt_buf_r_m_axi_fifo' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_buf_r_m_axi.vhd:1224]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-3491] module 'a0_encrypt_buf_r_m_axi_buffer' declared at '/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_buf_r_m_axi.vhd:708' bound to instance 'fifo_rdata' of component 'a0_encrypt_buf_r_m_axi_buffer' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_buf_r_m_axi.vhd:1571]
INFO: [Synth 8-638] synthesizing module 'a0_encrypt_buf_r_m_axi_buffer__parameterized1' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_buf_r_m_axi.vhd:730]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'a0_encrypt_buf_r_m_axi_buffer__parameterized1' (30#1) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_buf_r_m_axi.vhd:730]
	Parameter N bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'a0_encrypt_buf_r_m_axi_reg_slice' declared at '/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_buf_r_m_axi.vhd:457' bound to instance 'rs_rdata' of component 'a0_encrypt_buf_r_m_axi_reg_slice' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_buf_r_m_axi.vhd:1589]
INFO: [Synth 8-638] synthesizing module 'a0_encrypt_buf_r_m_axi_reg_slice__parameterized2' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_buf_r_m_axi.vhd:474]
	Parameter N bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'a0_encrypt_buf_r_m_axi_reg_slice__parameterized2' (30#1) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_buf_r_m_axi.vhd:474]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'a0_encrypt_buf_r_m_axi_fifo' declared at '/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_buf_r_m_axi.vhd:581' bound to instance 'fifo_rctl' of component 'a0_encrypt_buf_r_m_axi_fifo' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_buf_r_m_axi.vhd:1602]
	Parameter DATA_BITS bound to: 12 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'a0_encrypt_buf_r_m_axi_fifo' declared at '/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_buf_r_m_axi.vhd:581' bound to instance 'fifo_burst' of component 'a0_encrypt_buf_r_m_axi_fifo' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_buf_r_m_axi.vhd:1694]
WARNING: [Synth 8-6014] Unused sequential element could_multi_bursts.fifo_burst_w_reg was removed.  [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_buf_r_m_axi.vhd:1564]
INFO: [Synth 8-256] done synthesizing module 'a0_encrypt_buf_r_m_axi_read' (31#1) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_buf_r_m_axi.vhd:1081]
INFO: [Synth 8-256] done synthesizing module 'a0_encrypt_buf_r_m_axi' (32#1) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_buf_r_m_axi.vhd:142]
INFO: [Synth 8-3491] module 'a0_aes_expandEncKey' declared at '/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_aes_expandEncKey.vhd:12' bound to instance 'grp_aes_expandEncKey_fu_1157' of component 'a0_aes_expandEncKey' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt.vhd:2746]
INFO: [Synth 8-638] synthesizing module 'a0_aes_expandEncKey' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_aes_expandEncKey.vhd:71]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 256 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'a0_aes_expandEncKey_bkb' declared at '/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_aes_expandEncKey_bkb.vhd:129' bound to instance 'sbox_U' of component 'a0_aes_expandEncKey_bkb' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_aes_expandEncKey.vhd:1220]
INFO: [Synth 8-638] synthesizing module 'a0_aes_expandEncKey_bkb' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_aes_expandEncKey_bkb.vhd:142]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 256 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'a0_aes_expandEncKey_bkb_rom' declared at '/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_aes_expandEncKey_bkb.vhd:12' bound to instance 'a0_aes_expandEncKey_bkb_rom_U' of component 'a0_aes_expandEncKey_bkb_rom' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_aes_expandEncKey_bkb.vhd:154]
INFO: [Synth 8-638] synthesizing module 'a0_aes_expandEncKey_bkb_rom' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_aes_expandEncKey_bkb.vhd:27]
	Parameter dwidth bound to: 8 - type: integer 
	Parameter awidth bound to: 8 - type: integer 
	Parameter mem_size bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'a0_aes_expandEncKey_bkb_rom' (33#1) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_aes_expandEncKey_bkb.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'a0_aes_expandEncKey_bkb' (34#1) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_aes_expandEncKey_bkb.vhd:142]
WARNING: [Synth 8-6014] Unused sequential element k_blk_n_AR_reg was removed.  [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_aes_expandEncKey.vhd:3777]
WARNING: [Synth 8-6014] Unused sequential element k_blk_n_AW_reg was removed.  [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_aes_expandEncKey.vhd:3787]
WARNING: [Synth 8-6014] Unused sequential element k_blk_n_B_reg was removed.  [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_aes_expandEncKey.vhd:3797]
WARNING: [Synth 8-6014] Unused sequential element k_blk_n_R_reg was removed.  [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_aes_expandEncKey.vhd:3807]
WARNING: [Synth 8-6014] Unused sequential element k_blk_n_W_reg was removed.  [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_aes_expandEncKey.vhd:3817]
INFO: [Synth 8-256] done synthesizing module 'a0_aes_expandEncKey' (35#1) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_aes_expandEncKey.vhd:71]
INFO: [Synth 8-3491] module 'a0_aes_addRoundKey' declared at '/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_aes_addRoundKey.vhd:12' bound to instance 'grp_aes_addRoundKey_fu_1177' of component 'a0_aes_addRoundKey' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt.vhd:2803]
INFO: [Synth 8-638] synthesizing module 'a0_aes_addRoundKey' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_aes_addRoundKey.vhd:116]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state10_reg was removed.  [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_aes_addRoundKey.vhd:1418]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state100_reg was removed.  [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_aes_addRoundKey.vhd:1424]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state115_reg was removed.  [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_aes_addRoundKey.vhd:1436]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state130_reg was removed.  [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_aes_addRoundKey.vhd:1448]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state25_reg was removed.  [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_aes_addRoundKey.vhd:1460]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state40_reg was removed.  [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_aes_addRoundKey.vhd:1478]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state55_reg was removed.  [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_aes_addRoundKey.vhd:1490]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state70_reg was removed.  [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_aes_addRoundKey.vhd:1502]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state85_reg was removed.  [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_aes_addRoundKey.vhd:1514]
WARNING: [Synth 8-6014] Unused sequential element buf_r_blk_n_AR_reg was removed.  [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_aes_addRoundKey.vhd:1597]
WARNING: [Synth 8-6014] Unused sequential element buf_r_blk_n_AW_reg was removed.  [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_aes_addRoundKey.vhd:1607]
WARNING: [Synth 8-6014] Unused sequential element buf_r_blk_n_B_reg was removed.  [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_aes_addRoundKey.vhd:1617]
WARNING: [Synth 8-6014] Unused sequential element buf_r_blk_n_R_reg was removed.  [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_aes_addRoundKey.vhd:1627]
WARNING: [Synth 8-6014] Unused sequential element buf_r_blk_n_W_reg was removed.  [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_aes_addRoundKey.vhd:1637]
WARNING: [Synth 8-6014] Unused sequential element key_blk_n_AR_reg was removed.  [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_aes_addRoundKey.vhd:1658]
WARNING: [Synth 8-6014] Unused sequential element key_blk_n_R_reg was removed.  [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_aes_addRoundKey.vhd:1668]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state123_io_reg was removed.  [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_aes_addRoundKey.vhd:1442]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state18_io_reg was removed.  [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_aes_addRoundKey.vhd:1454]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state33_io_reg was removed.  [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_aes_addRoundKey.vhd:1466]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state3_io_reg was removed.  [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_aes_addRoundKey.vhd:1472]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state48_io_reg was removed.  [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_aes_addRoundKey.vhd:1484]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state63_io_reg was removed.  [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_aes_addRoundKey.vhd:1496]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state78_io_reg was removed.  [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_aes_addRoundKey.vhd:1508]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state93_io_reg was removed.  [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_aes_addRoundKey.vhd:1520]
WARNING: [Synth 8-6014] Unused sequential element m_axi_key_RREADY_reg was removed.  [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_aes_addRoundKey.vhd:1905]
INFO: [Synth 8-256] done synthesizing module 'a0_aes_addRoundKey' (36#1) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_aes_addRoundKey.vhd:116]
INFO: [Synth 8-3491] module 'a0_aes_addRoundKey_cpy' declared at '/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_aes_addRoundKey_cpy.vhd:12' bound to instance 'grp_aes_addRoundKey_cpy_fu_1190' of component 'a0_aes_addRoundKey_cpy' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt.vhd:2905]
INFO: [Synth 8-638] synthesizing module 'a0_aes_addRoundKey_cpy' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_aes_addRoundKey_cpy.vhd:161]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state10_reg was removed.  [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_aes_addRoundKey_cpy.vhd:1077]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state17_reg was removed.  [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_aes_addRoundKey_cpy.vhd:1095]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'a0_aes_addRoundKey_cpy' (37#1) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_aes_addRoundKey_cpy.vhd:161]
INFO: [Synth 8-3491] module 'a0_aes_subBytes' declared at '/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_aes_subBytes.vhd:12' bound to instance 'grp_aes_subBytes_fu_1203' of component 'a0_aes_subBytes' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt.vhd:3052]
INFO: [Synth 8-638] synthesizing module 'a0_aes_subBytes' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_aes_subBytes.vhd:69]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 256 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'a0_aes_expandEncKey_bkb' declared at '/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_aes_expandEncKey_bkb.vhd:129' bound to instance 'sbox_U' of component 'a0_aes_expandEncKey_bkb' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_aes_subBytes.vhd:704]
INFO: [Synth 8-256] done synthesizing module 'a0_aes_subBytes' (38#1) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_aes_subBytes.vhd:69]
INFO: [Synth 8-3491] module 'a0_aes_shiftRows' declared at '/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_aes_shiftRows.vhd:12' bound to instance 'grp_aes_shiftRows_fu_1212' of component 'a0_aes_shiftRows' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt.vhd:3107]
INFO: [Synth 8-638] synthesizing module 'a0_aes_shiftRows' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_aes_shiftRows.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'a0_aes_shiftRows' (39#1) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_aes_shiftRows.vhd:69]
INFO: [Synth 8-3491] module 'a0_aes_mixColumns' declared at '/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_aes_mixColumns.vhd:12' bound to instance 'grp_aes_mixColumns_fu_1219' of component 'a0_aes_mixColumns' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt.vhd:3162]
INFO: [Synth 8-638] synthesizing module 'a0_aes_mixColumns' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_aes_mixColumns.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'a0_aes_mixColumns' (40#1) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_aes_mixColumns.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'a0_encrypt' (41#1) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt.vhd:259]
INFO: [Synth 8-256] done synthesizing module 'pynq_encrypt_1_0' (42#1) [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ip/pynq_encrypt_1_0/synth/pynq_encrypt_1_0.vhd:218]
WARNING: [Synth 8-3331] design a0_aes_mixColumns has unconnected port m_axi_buf_r_RLAST
WARNING: [Synth 8-3331] design a0_aes_mixColumns has unconnected port m_axi_buf_r_RID[0]
WARNING: [Synth 8-3331] design a0_aes_mixColumns has unconnected port m_axi_buf_r_RUSER[0]
WARNING: [Synth 8-3331] design a0_aes_mixColumns has unconnected port m_axi_buf_r_RRESP[1]
WARNING: [Synth 8-3331] design a0_aes_mixColumns has unconnected port m_axi_buf_r_RRESP[0]
WARNING: [Synth 8-3331] design a0_aes_mixColumns has unconnected port m_axi_buf_r_BRESP[1]
WARNING: [Synth 8-3331] design a0_aes_mixColumns has unconnected port m_axi_buf_r_BRESP[0]
WARNING: [Synth 8-3331] design a0_aes_mixColumns has unconnected port m_axi_buf_r_BID[0]
WARNING: [Synth 8-3331] design a0_aes_mixColumns has unconnected port m_axi_buf_r_BUSER[0]
WARNING: [Synth 8-3331] design a0_aes_shiftRows has unconnected port m_axi_buf_r_RLAST
WARNING: [Synth 8-3331] design a0_aes_shiftRows has unconnected port m_axi_buf_r_RID[0]
WARNING: [Synth 8-3331] design a0_aes_shiftRows has unconnected port m_axi_buf_r_RUSER[0]
WARNING: [Synth 8-3331] design a0_aes_shiftRows has unconnected port m_axi_buf_r_RRESP[1]
WARNING: [Synth 8-3331] design a0_aes_shiftRows has unconnected port m_axi_buf_r_RRESP[0]
WARNING: [Synth 8-3331] design a0_aes_shiftRows has unconnected port m_axi_buf_r_BRESP[1]
WARNING: [Synth 8-3331] design a0_aes_shiftRows has unconnected port m_axi_buf_r_BRESP[0]
WARNING: [Synth 8-3331] design a0_aes_shiftRows has unconnected port m_axi_buf_r_BID[0]
WARNING: [Synth 8-3331] design a0_aes_shiftRows has unconnected port m_axi_buf_r_BUSER[0]
WARNING: [Synth 8-3331] design a0_aes_expandEncKey_bkb has unconnected port reset
WARNING: [Synth 8-3331] design a0_aes_subBytes has unconnected port m_axi_buf_r_RLAST
WARNING: [Synth 8-3331] design a0_aes_subBytes has unconnected port m_axi_buf_r_RID[0]
WARNING: [Synth 8-3331] design a0_aes_subBytes has unconnected port m_axi_buf_r_RUSER[0]
WARNING: [Synth 8-3331] design a0_aes_subBytes has unconnected port m_axi_buf_r_RRESP[1]
WARNING: [Synth 8-3331] design a0_aes_subBytes has unconnected port m_axi_buf_r_RRESP[0]
WARNING: [Synth 8-3331] design a0_aes_subBytes has unconnected port m_axi_buf_r_BRESP[1]
WARNING: [Synth 8-3331] design a0_aes_subBytes has unconnected port m_axi_buf_r_BRESP[0]
WARNING: [Synth 8-3331] design a0_aes_subBytes has unconnected port m_axi_buf_r_BID[0]
WARNING: [Synth 8-3331] design a0_aes_subBytes has unconnected port m_axi_buf_r_BUSER[0]
WARNING: [Synth 8-3331] design a0_aes_addRoundKey_cpy has unconnected port m_axi_buf_r_RLAST
WARNING: [Synth 8-3331] design a0_aes_addRoundKey_cpy has unconnected port m_axi_buf_r_RID[0]
WARNING: [Synth 8-3331] design a0_aes_addRoundKey_cpy has unconnected port m_axi_buf_r_RUSER[0]
WARNING: [Synth 8-3331] design a0_aes_addRoundKey_cpy has unconnected port m_axi_buf_r_RRESP[1]
WARNING: [Synth 8-3331] design a0_aes_addRoundKey_cpy has unconnected port m_axi_buf_r_RRESP[0]
WARNING: [Synth 8-3331] design a0_aes_addRoundKey_cpy has unconnected port m_axi_buf_r_BRESP[1]
WARNING: [Synth 8-3331] design a0_aes_addRoundKey_cpy has unconnected port m_axi_buf_r_BRESP[0]
WARNING: [Synth 8-3331] design a0_aes_addRoundKey_cpy has unconnected port m_axi_buf_r_BID[0]
WARNING: [Synth 8-3331] design a0_aes_addRoundKey_cpy has unconnected port m_axi_buf_r_BUSER[0]
WARNING: [Synth 8-3331] design a0_aes_addRoundKey_cpy has unconnected port m_axi_key_AWREADY
WARNING: [Synth 8-3331] design a0_aes_addRoundKey_cpy has unconnected port m_axi_key_WREADY
WARNING: [Synth 8-3331] design a0_aes_addRoundKey_cpy has unconnected port m_axi_key_RLAST
WARNING: [Synth 8-3331] design a0_aes_addRoundKey_cpy has unconnected port m_axi_key_RID[0]
WARNING: [Synth 8-3331] design a0_aes_addRoundKey_cpy has unconnected port m_axi_key_RUSER[0]
WARNING: [Synth 8-3331] design a0_aes_addRoundKey_cpy has unconnected port m_axi_key_RRESP[1]
WARNING: [Synth 8-3331] design a0_aes_addRoundKey_cpy has unconnected port m_axi_key_RRESP[0]
WARNING: [Synth 8-3331] design a0_aes_addRoundKey_cpy has unconnected port m_axi_key_BVALID
WARNING: [Synth 8-3331] design a0_aes_addRoundKey_cpy has unconnected port m_axi_key_BRESP[1]
WARNING: [Synth 8-3331] design a0_aes_addRoundKey_cpy has unconnected port m_axi_key_BRESP[0]
WARNING: [Synth 8-3331] design a0_aes_addRoundKey_cpy has unconnected port m_axi_key_BID[0]
WARNING: [Synth 8-3331] design a0_aes_addRoundKey_cpy has unconnected port m_axi_key_BUSER[0]
WARNING: [Synth 8-3331] design a0_aes_addRoundKey_cpy has unconnected port m_axi_cpk_ARREADY
WARNING: [Synth 8-3331] design a0_aes_addRoundKey_cpy has unconnected port m_axi_cpk_RVALID
WARNING: [Synth 8-3331] design a0_aes_addRoundKey_cpy has unconnected port m_axi_cpk_RDATA[7]
WARNING: [Synth 8-3331] design a0_aes_addRoundKey_cpy has unconnected port m_axi_cpk_RDATA[6]
WARNING: [Synth 8-3331] design a0_aes_addRoundKey_cpy has unconnected port m_axi_cpk_RDATA[5]
WARNING: [Synth 8-3331] design a0_aes_addRoundKey_cpy has unconnected port m_axi_cpk_RDATA[4]
WARNING: [Synth 8-3331] design a0_aes_addRoundKey_cpy has unconnected port m_axi_cpk_RDATA[3]
WARNING: [Synth 8-3331] design a0_aes_addRoundKey_cpy has unconnected port m_axi_cpk_RDATA[2]
WARNING: [Synth 8-3331] design a0_aes_addRoundKey_cpy has unconnected port m_axi_cpk_RDATA[1]
WARNING: [Synth 8-3331] design a0_aes_addRoundKey_cpy has unconnected port m_axi_cpk_RDATA[0]
WARNING: [Synth 8-3331] design a0_aes_addRoundKey_cpy has unconnected port m_axi_cpk_RLAST
WARNING: [Synth 8-3331] design a0_aes_addRoundKey_cpy has unconnected port m_axi_cpk_RID[0]
WARNING: [Synth 8-3331] design a0_aes_addRoundKey_cpy has unconnected port m_axi_cpk_RUSER[0]
WARNING: [Synth 8-3331] design a0_aes_addRoundKey_cpy has unconnected port m_axi_cpk_RRESP[1]
WARNING: [Synth 8-3331] design a0_aes_addRoundKey_cpy has unconnected port m_axi_cpk_RRESP[0]
WARNING: [Synth 8-3331] design a0_aes_addRoundKey_cpy has unconnected port m_axi_cpk_BRESP[1]
WARNING: [Synth 8-3331] design a0_aes_addRoundKey_cpy has unconnected port m_axi_cpk_BRESP[0]
WARNING: [Synth 8-3331] design a0_aes_addRoundKey_cpy has unconnected port m_axi_cpk_BID[0]
WARNING: [Synth 8-3331] design a0_aes_addRoundKey_cpy has unconnected port m_axi_cpk_BUSER[0]
WARNING: [Synth 8-3331] design a0_aes_addRoundKey has unconnected port m_axi_buf_r_RLAST
WARNING: [Synth 8-3331] design a0_aes_addRoundKey has unconnected port m_axi_buf_r_RID[0]
WARNING: [Synth 8-3331] design a0_aes_addRoundKey has unconnected port m_axi_buf_r_RUSER[0]
WARNING: [Synth 8-3331] design a0_aes_addRoundKey has unconnected port m_axi_buf_r_RRESP[1]
WARNING: [Synth 8-3331] design a0_aes_addRoundKey has unconnected port m_axi_buf_r_RRESP[0]
WARNING: [Synth 8-3331] design a0_aes_addRoundKey has unconnected port m_axi_buf_r_BRESP[1]
WARNING: [Synth 8-3331] design a0_aes_addRoundKey has unconnected port m_axi_buf_r_BRESP[0]
WARNING: [Synth 8-3331] design a0_aes_addRoundKey has unconnected port m_axi_buf_r_BID[0]
WARNING: [Synth 8-3331] design a0_aes_addRoundKey has unconnected port m_axi_buf_r_BUSER[0]
WARNING: [Synth 8-3331] design a0_aes_addRoundKey has unconnected port m_axi_key_AWREADY
WARNING: [Synth 8-3331] design a0_aes_addRoundKey has unconnected port m_axi_key_WREADY
WARNING: [Synth 8-3331] design a0_aes_addRoundKey has unconnected port m_axi_key_RLAST
WARNING: [Synth 8-3331] design a0_aes_addRoundKey has unconnected port m_axi_key_RID[0]
WARNING: [Synth 8-3331] design a0_aes_addRoundKey has unconnected port m_axi_key_RUSER[0]
WARNING: [Synth 8-3331] design a0_aes_addRoundKey has unconnected port m_axi_key_RRESP[1]
WARNING: [Synth 8-3331] design a0_aes_addRoundKey has unconnected port m_axi_key_RRESP[0]
WARNING: [Synth 8-3331] design a0_aes_addRoundKey has unconnected port m_axi_key_BVALID
WARNING: [Synth 8-3331] design a0_aes_addRoundKey has unconnected port m_axi_key_BRESP[1]
WARNING: [Synth 8-3331] design a0_aes_addRoundKey has unconnected port m_axi_key_BRESP[0]
WARNING: [Synth 8-3331] design a0_aes_addRoundKey has unconnected port m_axi_key_BID[0]
WARNING: [Synth 8-3331] design a0_aes_addRoundKey has unconnected port m_axi_key_BUSER[0]
WARNING: [Synth 8-3331] design a0_aes_expandEncKey has unconnected port m_axi_k_RLAST
WARNING: [Synth 8-3331] design a0_aes_expandEncKey has unconnected port m_axi_k_RID[0]
WARNING: [Synth 8-3331] design a0_aes_expandEncKey has unconnected port m_axi_k_RUSER[0]
WARNING: [Synth 8-3331] design a0_aes_expandEncKey has unconnected port m_axi_k_RRESP[1]
WARNING: [Synth 8-3331] design a0_aes_expandEncKey has unconnected port m_axi_k_RRESP[0]
WARNING: [Synth 8-3331] design a0_aes_expandEncKey has unconnected port m_axi_k_BRESP[1]
WARNING: [Synth 8-3331] design a0_aes_expandEncKey has unconnected port m_axi_k_BRESP[0]
WARNING: [Synth 8-3331] design a0_aes_expandEncKey has unconnected port m_axi_k_BID[0]
WARNING: [Synth 8-3331] design a0_aes_expandEncKey has unconnected port m_axi_k_BUSER[0]
WARNING: [Synth 8-3331] design a0_encrypt_buf_r_m_axi_read has unconnected port RID[0]
WARNING: [Synth 8-3331] design a0_encrypt_buf_r_m_axi_read has unconnected port RUSER[0]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1508.945 ; gain = 178.242 ; free physical = 115800 ; free virtual = 136368
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1508.945 ; gain = 178.242 ; free physical = 115837 ; free virtual = 136405
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ip/pynq_encrypt_1_0/constraints/a0_encrypt_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ip/pynq_encrypt_1_0/constraints/a0_encrypt_ooc.xdc] for cell 'U0'
Parsing XDC File [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.runs/pynq_encrypt_1_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.runs/pynq_encrypt_1_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.89 . Memory (MB): peak = 1992.352 ; gain = 4.000 ; free physical = 113547 ; free virtual = 134121
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:38 ; elapsed = 00:00:38 . Memory (MB): peak = 1992.477 ; gain = 661.773 ; free physical = 113018 ; free virtual = 133592
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:38 ; elapsed = 00:00:38 . Memory (MB): peak = 1992.477 ; gain = 661.773 ; free physical = 113019 ; free virtual = 133592
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  /scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.runs/pynq_encrypt_1_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:38 . Memory (MB): peak = 1992.477 ; gain = 661.773 ; free physical = 113017 ; free virtual = 133591
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "req_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "req_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "load_p1_from_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_key_m_axi.vhd:790]
INFO: [Synth 8-5546] ROM "full_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "empty_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_key_m_axi.vhd:682]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_key_m_axi.vhd:790]
INFO: [Synth 8-5546] ROM "full_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "empty_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "load_p1_from_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "req_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "req_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "load_p1_from_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_enckey_m_axi.vhd:790]
INFO: [Synth 8-5546] ROM "full_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "empty_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_enckey_m_axi.vhd:682]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_enckey_m_axi.vhd:790]
INFO: [Synth 8-5546] ROM "full_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "empty_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "load_p1_from_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "req_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "req_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "load_p1_from_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_deckey_m_axi.vhd:790]
INFO: [Synth 8-5546] ROM "full_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "empty_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_deckey_m_axi.vhd:682]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_deckey_m_axi.vhd:790]
INFO: [Synth 8-5546] ROM "full_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "empty_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "load_p1_from_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "req_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "req_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "load_p1_from_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_buf_r_m_axi.vhd:790]
INFO: [Synth 8-5546] ROM "full_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "empty_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_buf_r_m_axi.vhd:682]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_buf_r_m_axi.vhd:790]
INFO: [Synth 8-5546] ROM "full_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "empty_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "load_p1_from_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_aes_addRoundKey.vhd:1917]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_aes_addRoundKey.vhd:1925]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_aes_addRoundKey.vhd:1923]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_aes_addRoundKey.vhd:1922]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_aes_addRoundKey.vhd:1921]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_aes_addRoundKey.vhd:1920]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_aes_addRoundKey.vhd:1919]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_aes_addRoundKey.vhd:1918]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_aes_addRoundKey.vhd:1917]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_aes_addRoundKey.vhd:1925]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_aes_addRoundKey.vhd:1923]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_aes_addRoundKey.vhd:1922]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_aes_addRoundKey.vhd:1921]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_aes_addRoundKey.vhd:1920]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_aes_addRoundKey.vhd:1919]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_aes_addRoundKey.vhd:1918]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_aes_addRoundKey.vhd:1917]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_aes_addRoundKey.vhd:1925]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_aes_addRoundKey.vhd:1923]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_aes_addRoundKey.vhd:1922]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_aes_addRoundKey.vhd:1921]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_aes_addRoundKey.vhd:1920]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_aes_addRoundKey.vhd:1919]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_aes_addRoundKey.vhd:1918]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_fu_426_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_fu_426_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_aes_subBytes.vhd:1959]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_aes_subBytes.vhd:1958]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_aes_subBytes.vhd:1957]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_aes_subBytes.vhd:1956]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_aes_subBytes.vhd:1955]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_aes_subBytes.vhd:1954]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_aes_subBytes.vhd:1953]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_aes_subBytes.vhd:1952]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_aes_subBytes.vhd:1946]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_aes_subBytes.vhd:1945]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_aes_subBytes.vhd:1960]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_aes_subBytes.vhd:1959]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_aes_subBytes.vhd:1958]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_aes_subBytes.vhd:1957]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_aes_subBytes.vhd:1956]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_aes_subBytes.vhd:1955]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_aes_subBytes.vhd:1954]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_aes_subBytes.vhd:1953]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_aes_subBytes.vhd:1952]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_aes_subBytes.vhd:1946]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_aes_subBytes.vhd:1945]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_aes_subBytes.vhd:1960]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_aes_subBytes.vhd:1959]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_aes_subBytes.vhd:1958]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_aes_subBytes.vhd:1957]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_aes_subBytes.vhd:1956]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_aes_subBytes.vhd:1955]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_aes_subBytes.vhd:1954]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_aes_subBytes.vhd:1953]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_aes_subBytes.vhd:1952]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_aes_subBytes.vhd:1946]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_aes_subBytes.vhd:1945]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_aes_subBytes.vhd:1960]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_3_fu_1330_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_6_fu_1336_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_3_fu_1330_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_6_fu_1336_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'sect_len_reg' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_key_m_axi.vhd:2336]
WARNING: [Synth 8-327] inferring latch for variable 'sect_len_reg' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_key_m_axi.vhd:1393]
WARNING: [Synth 8-327] inferring latch for variable 'sect_len_reg' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_enckey_m_axi.vhd:2336]
WARNING: [Synth 8-327] inferring latch for variable 'sect_len_reg' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_enckey_m_axi.vhd:1393]
WARNING: [Synth 8-327] inferring latch for variable 'sect_len_reg' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_deckey_m_axi.vhd:2336]
WARNING: [Synth 8-327] inferring latch for variable 'sect_len_reg' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_deckey_m_axi.vhd:1393]
WARNING: [Synth 8-327] inferring latch for variable 'sect_len_reg' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_buf_r_m_axi.vhd:2336]
WARNING: [Synth 8-327] inferring latch for variable 'sect_len_reg' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_buf_r_m_axi.vhd:1393]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:14 ; elapsed = 00:01:14 . Memory (MB): peak = 1992.477 ; gain = 661.773 ; free physical = 110957 ; free virtual = 131562
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------+------------+----------+
|      |RTL Partition   |Replication |Instances |
+------+----------------+------------+----------+
|1     |a0_encrypt__GB0 |           1|     29095|
|2     |a0_encrypt__GB1 |           1|     15481|
|3     |a0_encrypt__GB2 |           1|     31337|
+------+----------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 123   
	   2 Input     20 Bit       Adders := 8     
	   2 Input     12 Bit       Adders := 8     
	   2 Input      9 Bit       Adders := 8     
	   2 Input      8 Bit       Adders := 41    
	   2 Input      6 Bit       Adders := 9     
	   2 Input      5 Bit       Adders := 32    
	   3 Input      5 Bit       Adders := 8     
	   2 Input      4 Bit       Adders := 8     
	   2 Input      3 Bit       Adders := 49    
	   2 Input      2 Bit       Adders := 4     
+---XORs : 
	   2 Input      8 Bit         XORs := 56    
	   3 Input      8 Bit         XORs := 4     
+---Registers : 
	              226 Bit    Registers := 1     
	              137 Bit    Registers := 1     
	              125 Bit    Registers := 1     
	               66 Bit    Registers := 1     
	               64 Bit    Registers := 24    
	               35 Bit    Registers := 12    
	               32 Bit    Registers := 152   
	               21 Bit    Registers := 1     
	               20 Bit    Registers := 8     
	               12 Bit    Registers := 8     
	               10 Bit    Registers := 24    
	                9 Bit    Registers := 12    
	                8 Bit    Registers := 214   
	                6 Bit    Registers := 8     
	                5 Bit    Registers := 9     
	                4 Bit    Registers := 20    
	                3 Bit    Registers := 22    
	                2 Bit    Registers := 44    
	                1 Bit    Registers := 255   
+---RAMs : 
	               8K Bit         RAMs := 4     
	               2K Bit         RAMs := 4     
+---ROMs : 
	                              ROMs := 2     
+---Muxes : 
	   2 Input    433 Bit        Muxes := 1     
	 434 Input    433 Bit        Muxes := 1     
	   2 Input    432 Bit        Muxes := 1     
	   2 Input    430 Bit        Muxes := 1     
	   2 Input    429 Bit        Muxes := 1     
	   2 Input    428 Bit        Muxes := 1     
	   2 Input    427 Bit        Muxes := 1     
	   2 Input    426 Bit        Muxes := 1     
	   2 Input    425 Bit        Muxes := 1     
	   2 Input    424 Bit        Muxes := 1     
	   2 Input    423 Bit        Muxes := 1     
	   2 Input    422 Bit        Muxes := 1     
	   2 Input    421 Bit        Muxes := 1     
	   2 Input    420 Bit        Muxes := 1     
	   2 Input    419 Bit        Muxes := 1     
	   2 Input    412 Bit        Muxes := 1     
	   2 Input    411 Bit        Muxes := 1     
	   2 Input    406 Bit        Muxes := 1     
	   2 Input    405 Bit        Muxes := 1     
	   2 Input    404 Bit        Muxes := 1     
	   2 Input    397 Bit        Muxes := 1     
	   2 Input    396 Bit        Muxes := 1     
	   2 Input    391 Bit        Muxes := 1     
	   2 Input    390 Bit        Muxes := 1     
	   2 Input    389 Bit        Muxes := 1     
	   2 Input    382 Bit        Muxes := 1     
	   2 Input    381 Bit        Muxes := 1     
	   2 Input    376 Bit        Muxes := 1     
	   2 Input    375 Bit        Muxes := 1     
	   2 Input    374 Bit        Muxes := 1     
	   2 Input    367 Bit        Muxes := 1     
	   2 Input    366 Bit        Muxes := 1     
	   2 Input    361 Bit        Muxes := 1     
	   2 Input    360 Bit        Muxes := 1     
	   2 Input    359 Bit        Muxes := 1     
	   2 Input    352 Bit        Muxes := 1     
	   2 Input    351 Bit        Muxes := 1     
	   2 Input    346 Bit        Muxes := 1     
	   2 Input    345 Bit        Muxes := 1     
	   2 Input    344 Bit        Muxes := 1     
	   2 Input    337 Bit        Muxes := 1     
	   2 Input    336 Bit        Muxes := 1     
	   2 Input    331 Bit        Muxes := 1     
	   2 Input    330 Bit        Muxes := 1     
	   2 Input    329 Bit        Muxes := 1     
	   2 Input    322 Bit        Muxes := 1     
	   2 Input    321 Bit        Muxes := 1     
	   2 Input    316 Bit        Muxes := 1     
	   2 Input    315 Bit        Muxes := 1     
	   2 Input    314 Bit        Muxes := 1     
	   2 Input    307 Bit        Muxes := 1     
	   2 Input    306 Bit        Muxes := 1     
	   2 Input    301 Bit        Muxes := 1     
	   2 Input    300 Bit        Muxes := 1     
	   2 Input    299 Bit        Muxes := 1     
	   2 Input    292 Bit        Muxes := 1     
	   2 Input    291 Bit        Muxes := 1     
	   2 Input    286 Bit        Muxes := 1     
	   2 Input    285 Bit        Muxes := 1     
	   2 Input    284 Bit        Muxes := 1     
	   2 Input    277 Bit        Muxes := 1     
	   2 Input    276 Bit        Muxes := 1     
	   2 Input    271 Bit        Muxes := 1     
	   2 Input    270 Bit        Muxes := 1     
	   2 Input    269 Bit        Muxes := 1     
	   2 Input    262 Bit        Muxes := 1     
	   2 Input    261 Bit        Muxes := 1     
	   2 Input    256 Bit        Muxes := 1     
	   2 Input    255 Bit        Muxes := 1     
	   2 Input    254 Bit        Muxes := 1     
	   2 Input    247 Bit        Muxes := 1     
	   2 Input    246 Bit        Muxes := 1     
	   2 Input    241 Bit        Muxes := 1     
	   2 Input    240 Bit        Muxes := 1     
	   2 Input    239 Bit        Muxes := 1     
	   2 Input    232 Bit        Muxes := 1     
	   2 Input    231 Bit        Muxes := 1     
	   2 Input    226 Bit        Muxes := 2     
	 227 Input    226 Bit        Muxes := 1     
	   2 Input    225 Bit        Muxes := 1     
	   2 Input    224 Bit        Muxes := 1     
	   2 Input    222 Bit        Muxes := 1     
	   2 Input    221 Bit        Muxes := 1     
	   2 Input    219 Bit        Muxes := 1     
	   2 Input    217 Bit        Muxes := 1     
	   2 Input    216 Bit        Muxes := 1     
	   2 Input    212 Bit        Muxes := 1     
	   2 Input    211 Bit        Muxes := 2     
	   2 Input    210 Bit        Muxes := 1     
	   2 Input    209 Bit        Muxes := 1     
	   2 Input    206 Bit        Muxes := 1     
	   2 Input    205 Bit        Muxes := 1     
	   2 Input    203 Bit        Muxes := 1     
	   2 Input    202 Bit        Muxes := 1     
	   2 Input    201 Bit        Muxes := 1     
	   2 Input    196 Bit        Muxes := 2     
	   2 Input    195 Bit        Muxes := 2     
	   2 Input    194 Bit        Muxes := 1     
	   2 Input    190 Bit        Muxes := 1     
	   2 Input    189 Bit        Muxes := 1     
	   2 Input    187 Bit        Muxes := 2     
	   2 Input    186 Bit        Muxes := 1     
	   2 Input    181 Bit        Muxes := 1     
	   2 Input    180 Bit        Muxes := 2     
	   2 Input    179 Bit        Muxes := 2     
	   2 Input    174 Bit        Muxes := 1     
	   2 Input    173 Bit        Muxes := 1     
	   2 Input    172 Bit        Muxes := 1     
	   2 Input    171 Bit        Muxes := 2     
	   2 Input    166 Bit        Muxes := 1     
	   2 Input    165 Bit        Muxes := 1     
	   2 Input    164 Bit        Muxes := 2     
	   2 Input    163 Bit        Muxes := 1     
	   2 Input    158 Bit        Muxes := 1     
	   2 Input    157 Bit        Muxes := 2     
	   2 Input    156 Bit        Muxes := 1     
	   2 Input    155 Bit        Muxes := 1     
	   2 Input    151 Bit        Muxes := 1     
	   2 Input    150 Bit        Muxes := 1     
	   2 Input    149 Bit        Muxes := 1     
	   2 Input    148 Bit        Muxes := 1     
	   2 Input    147 Bit        Muxes := 1     
	   2 Input    142 Bit        Muxes := 2     
	   2 Input    141 Bit        Muxes := 2     
	   2 Input    139 Bit        Muxes := 1     
	   2 Input    137 Bit        Muxes := 1     
	 138 Input    137 Bit        Muxes := 1     
	   2 Input    136 Bit        Muxes := 1     
	   2 Input    135 Bit        Muxes := 1     
	   2 Input    134 Bit        Muxes := 1     
	   2 Input    133 Bit        Muxes := 1     
	   2 Input    132 Bit        Muxes := 2     
	   2 Input    131 Bit        Muxes := 2     
	   2 Input    127 Bit        Muxes := 1     
	   2 Input    126 Bit        Muxes := 2     
	   2 Input    125 Bit        Muxes := 3     
	 126 Input    125 Bit        Muxes := 1     
	   2 Input    124 Bit        Muxes := 3     
	   2 Input    123 Bit        Muxes := 2     
	   2 Input    122 Bit        Muxes := 1     
	   2 Input    121 Bit        Muxes := 2     
	   2 Input    120 Bit        Muxes := 4     
	   2 Input    119 Bit        Muxes := 3     
	   2 Input    118 Bit        Muxes := 3     
	   2 Input    117 Bit        Muxes := 3     
	   2 Input    116 Bit        Muxes := 3     
	   2 Input    115 Bit        Muxes := 2     
	   2 Input    113 Bit        Muxes := 1     
	   2 Input    112 Bit        Muxes := 1     
	   2 Input    111 Bit        Muxes := 3     
	   2 Input    110 Bit        Muxes := 2     
	   2 Input    109 Bit        Muxes := 5     
	   3 Input    108 Bit        Muxes := 1     
	   2 Input    107 Bit        Muxes := 3     
	   2 Input    106 Bit        Muxes := 2     
	   2 Input    105 Bit        Muxes := 1     
	   2 Input    104 Bit        Muxes := 3     
	   2 Input    103 Bit        Muxes := 2     
	   2 Input    102 Bit        Muxes := 3     
	   2 Input    101 Bit        Muxes := 2     
	   2 Input    100 Bit        Muxes := 2     
	   2 Input     99 Bit        Muxes := 1     
	   2 Input     98 Bit        Muxes := 2     
	   2 Input     97 Bit        Muxes := 1     
	   2 Input     96 Bit        Muxes := 2     
	   2 Input     94 Bit        Muxes := 4     
	   2 Input     93 Bit        Muxes := 4     
	   2 Input     91 Bit        Muxes := 3     
	   2 Input     90 Bit        Muxes := 1     
	   2 Input     89 Bit        Muxes := 2     
	   2 Input     88 Bit        Muxes := 2     
	   2 Input     87 Bit        Muxes := 4     
	   2 Input     86 Bit        Muxes := 1     
	   2 Input     85 Bit        Muxes := 1     
	   2 Input     84 Bit        Muxes := 2     
	   2 Input     83 Bit        Muxes := 1     
	   2 Input     82 Bit        Muxes := 2     
	   2 Input     81 Bit        Muxes := 1     
	   2 Input     80 Bit        Muxes := 2     
	   2 Input     79 Bit        Muxes := 2     
	   2 Input     78 Bit        Muxes := 3     
	   2 Input     77 Bit        Muxes := 1     
	   2 Input     76 Bit        Muxes := 3     
	   2 Input     75 Bit        Muxes := 2     
	   2 Input     74 Bit        Muxes := 3     
	   2 Input     73 Bit        Muxes := 2     
	   2 Input     72 Bit        Muxes := 3     
	   2 Input     71 Bit        Muxes := 2     
	   2 Input     69 Bit        Muxes := 1     
	   2 Input     68 Bit        Muxes := 1     
	   2 Input     67 Bit        Muxes := 3     
	   2 Input     66 Bit        Muxes := 3     
	   2 Input     65 Bit        Muxes := 4     
	   2 Input     64 Bit        Muxes := 10    
	   2 Input     63 Bit        Muxes := 2     
	   2 Input     62 Bit        Muxes := 4     
	   2 Input     61 Bit        Muxes := 3     
	   2 Input     60 Bit        Muxes := 3     
	   2 Input     59 Bit        Muxes := 4     
	   2 Input     58 Bit        Muxes := 5     
	   2 Input     57 Bit        Muxes := 2     
	   2 Input     56 Bit        Muxes := 4     
	   2 Input     55 Bit        Muxes := 1     
	   2 Input     54 Bit        Muxes := 3     
	   2 Input     52 Bit        Muxes := 4     
	   2 Input     51 Bit        Muxes := 3     
	   2 Input     50 Bit        Muxes := 3     
	   2 Input     49 Bit        Muxes := 4     
	   2 Input     48 Bit        Muxes := 3     
	   2 Input     47 Bit        Muxes := 3     
	   2 Input     46 Bit        Muxes := 2     
	   2 Input     45 Bit        Muxes := 5     
	   2 Input     44 Bit        Muxes := 2     
	   2 Input     43 Bit        Muxes := 5     
	   2 Input     42 Bit        Muxes := 5     
	   2 Input     41 Bit        Muxes := 3     
	   2 Input     40 Bit        Muxes := 2     
	   2 Input     39 Bit        Muxes := 1     
	   2 Input     36 Bit        Muxes := 3     
	   2 Input     35 Bit        Muxes := 7     
	   3 Input     35 Bit        Muxes := 1     
	   2 Input     34 Bit        Muxes := 4     
	   2 Input     33 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 53    
	   2 Input     31 Bit        Muxes := 2     
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     29 Bit        Muxes := 4     
	   2 Input     28 Bit        Muxes := 4     
	   2 Input     27 Bit        Muxes := 5     
	   2 Input     26 Bit        Muxes := 5     
	   2 Input     25 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   3 Input     21 Bit        Muxes := 2     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 14    
	   2 Input     19 Bit        Muxes := 6     
	   2 Input     18 Bit        Muxes := 6     
	   2 Input     17 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 3     
	   2 Input     13 Bit        Muxes := 6     
	   4 Input     12 Bit        Muxes := 8     
	   2 Input     12 Bit        Muxes := 6     
	   2 Input     11 Bit        Muxes := 7     
	   2 Input     10 Bit        Muxes := 31    
	   2 Input      9 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 60    
	   4 Input      8 Bit        Muxes := 4     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 4     
	  32 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 52    
	   3 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 30    
	   2 Input      2 Bit        Muxes := 143   
	   5 Input      2 Bit        Muxes := 36    
	   2 Input      1 Bit        Muxes := 425   
	   3 Input      1 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module a0_encrypt_ctx_key_m_axi_throttl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module a0_encrypt_ctx_key_m_axi_throttl__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module a0_encrypt_ctx_key_m_axi_reg_slice 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   5 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module a0_encrypt_ctx_key_m_axi_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module a0_encrypt_ctx_key_m_axi_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module a0_encrypt_ctx_key_m_axi_fifo__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module a0_encrypt_ctx_key_m_axi_fifo__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module a0_encrypt_ctx_key_m_axi_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module a0_encrypt_ctx_key_m_axi_decoder__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module a0_encrypt_ctx_key_m_axi_decoder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module a0_encrypt_ctx_key_m_axi_write 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 6     
	               20 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 5     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 5     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 24    
Module a0_encrypt_ctx_key_m_axi_reg_slice__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   5 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module a0_encrypt_ctx_key_m_axi_fifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module a0_encrypt_ctx_key_m_axi_buffer__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               35 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module a0_encrypt_ctx_key_m_axi_reg_slice__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   5 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module a0_encrypt_ctx_key_m_axi_fifo__parameterized3__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module a0_encrypt_ctx_key_m_axi_fifo__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module a0_encrypt_ctx_key_m_axi_read 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	               20 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 16    
Module a0_encrypt_buf_r_m_axi_throttl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module a0_encrypt_buf_r_m_axi_throttl__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module a0_encrypt_buf_r_m_axi_reg_slice 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   5 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module a0_encrypt_buf_r_m_axi_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module a0_encrypt_buf_r_m_axi_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module a0_encrypt_buf_r_m_axi_fifo__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module a0_encrypt_buf_r_m_axi_fifo__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module a0_encrypt_buf_r_m_axi_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module a0_encrypt_buf_r_m_axi_decoder__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module a0_encrypt_buf_r_m_axi_decoder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module a0_encrypt_buf_r_m_axi_write 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 6     
	               20 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 5     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 5     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 24    
Module a0_encrypt_buf_r_m_axi_reg_slice__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   5 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module a0_encrypt_buf_r_m_axi_fifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module a0_encrypt_buf_r_m_axi_buffer__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               35 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module a0_encrypt_buf_r_m_axi_reg_slice__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   5 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module a0_encrypt_buf_r_m_axi_fifo__parameterized3__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module a0_encrypt_buf_r_m_axi_fifo__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module a0_encrypt_buf_r_m_axi_read 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	               20 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 16    
Module a0_aes_expandEncKey_bkb_rom__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module a0_aes_subBytes 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 14    
	   2 Input      5 Bit       Adders := 14    
+---Registers : 
	              226 Bit    Registers := 1     
	               32 Bit    Registers := 14    
	                8 Bit    Registers := 15    
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    226 Bit        Muxes := 1     
	 227 Input    226 Bit        Muxes := 1     
	   2 Input    222 Bit        Muxes := 1     
	   2 Input    221 Bit        Muxes := 1     
	   2 Input    219 Bit        Muxes := 1     
	   2 Input    212 Bit        Muxes := 1     
	   2 Input    211 Bit        Muxes := 1     
	   2 Input    206 Bit        Muxes := 1     
	   2 Input    205 Bit        Muxes := 1     
	   2 Input    203 Bit        Muxes := 1     
	   2 Input    196 Bit        Muxes := 1     
	   2 Input    195 Bit        Muxes := 1     
	   2 Input    190 Bit        Muxes := 1     
	   2 Input    189 Bit        Muxes := 1     
	   2 Input    187 Bit        Muxes := 1     
	   2 Input    180 Bit        Muxes := 1     
	   2 Input    179 Bit        Muxes := 1     
	   2 Input    174 Bit        Muxes := 1     
	   2 Input    173 Bit        Muxes := 1     
	   2 Input    171 Bit        Muxes := 1     
	   2 Input    164 Bit        Muxes := 1     
	   2 Input    163 Bit        Muxes := 1     
	   2 Input    158 Bit        Muxes := 1     
	   2 Input    157 Bit        Muxes := 1     
	   2 Input    155 Bit        Muxes := 1     
	   2 Input    148 Bit        Muxes := 1     
	   2 Input    147 Bit        Muxes := 1     
	   2 Input    142 Bit        Muxes := 1     
	   2 Input    141 Bit        Muxes := 1     
	   2 Input    139 Bit        Muxes := 1     
	   2 Input    132 Bit        Muxes := 1     
	   2 Input    131 Bit        Muxes := 1     
	   2 Input    126 Bit        Muxes := 1     
	   2 Input    125 Bit        Muxes := 1     
	   2 Input    123 Bit        Muxes := 1     
	   2 Input    116 Bit        Muxes := 1     
	   2 Input    115 Bit        Muxes := 1     
	   2 Input    110 Bit        Muxes := 1     
	   2 Input    109 Bit        Muxes := 1     
	   2 Input    107 Bit        Muxes := 1     
	   2 Input    100 Bit        Muxes := 1     
	   2 Input     99 Bit        Muxes := 1     
	   2 Input     94 Bit        Muxes := 1     
	   2 Input     93 Bit        Muxes := 1     
	   2 Input     91 Bit        Muxes := 1     
	   2 Input     84 Bit        Muxes := 1     
	   2 Input     83 Bit        Muxes := 1     
	   2 Input     78 Bit        Muxes := 1     
	   2 Input     77 Bit        Muxes := 1     
	   2 Input     75 Bit        Muxes := 1     
	   2 Input     68 Bit        Muxes := 1     
	   2 Input     67 Bit        Muxes := 1     
	   2 Input     62 Bit        Muxes := 1     
	   2 Input     61 Bit        Muxes := 1     
	   2 Input     59 Bit        Muxes := 1     
	   2 Input     52 Bit        Muxes := 1     
	   2 Input     51 Bit        Muxes := 1     
	   2 Input     46 Bit        Muxes := 1     
	   2 Input     45 Bit        Muxes := 1     
	   2 Input     43 Bit        Muxes := 1     
	   2 Input     36 Bit        Muxes := 1     
	   3 Input     35 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     29 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module a0_aes_shiftRows 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 12    
+---Registers : 
	              125 Bit    Registers := 1     
	               32 Bit    Registers := 12    
	                8 Bit    Registers := 12    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    125 Bit        Muxes := 1     
	 126 Input    125 Bit        Muxes := 1     
	   2 Input    124 Bit        Muxes := 1     
	   2 Input    121 Bit        Muxes := 1     
	   2 Input    120 Bit        Muxes := 1     
	   2 Input    119 Bit        Muxes := 1     
	   2 Input    118 Bit        Muxes := 1     
	   2 Input    117 Bit        Muxes := 1     
	   2 Input    111 Bit        Muxes := 1     
	   2 Input    110 Bit        Muxes := 1     
	   2 Input    109 Bit        Muxes := 1     
	   2 Input    107 Bit        Muxes := 1     
	   2 Input    104 Bit        Muxes := 1     
	   2 Input    103 Bit        Muxes := 1     
	   2 Input    102 Bit        Muxes := 1     
	   2 Input    101 Bit        Muxes := 1     
	   2 Input     94 Bit        Muxes := 1     
	   2 Input     93 Bit        Muxes := 1     
	   2 Input     88 Bit        Muxes := 1     
	   2 Input     87 Bit        Muxes := 1     
	   2 Input     80 Bit        Muxes := 1     
	   2 Input     79 Bit        Muxes := 1     
	   2 Input     74 Bit        Muxes := 1     
	   2 Input     73 Bit        Muxes := 1     
	   2 Input     72 Bit        Muxes := 1     
	   2 Input     66 Bit        Muxes := 1     
	   2 Input     65 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     62 Bit        Muxes := 1     
	   2 Input     59 Bit        Muxes := 1     
	   2 Input     58 Bit        Muxes := 1     
	   2 Input     57 Bit        Muxes := 1     
	   2 Input     56 Bit        Muxes := 1     
	   2 Input     55 Bit        Muxes := 1     
	   2 Input     49 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 1     
	   2 Input     47 Bit        Muxes := 1     
	   2 Input     45 Bit        Muxes := 1     
	   2 Input     42 Bit        Muxes := 1     
	   2 Input     41 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     39 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module a0_aes_mixColumns 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 11    
	   3 Input      8 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 4     
	               21 Bit    Registers := 1     
	                8 Bit    Registers := 10    
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   3 Input     21 Bit        Muxes := 2     
	   2 Input     20 Bit        Muxes := 2     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 8     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module a0_aes_addRoundKey_cpy 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 20    
	   2 Input      5 Bit       Adders := 8     
+---XORs : 
	   2 Input      8 Bit         XORs := 4     
+---Registers : 
	               66 Bit    Registers := 1     
	               32 Bit    Registers := 20    
	                8 Bit    Registers := 16    
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 1     
	   2 Input     65 Bit        Muxes := 1     
	   2 Input     62 Bit        Muxes := 1     
	   2 Input     61 Bit        Muxes := 1     
	   2 Input     60 Bit        Muxes := 1     
	   2 Input     59 Bit        Muxes := 1     
	   2 Input     58 Bit        Muxes := 1     
	   2 Input     56 Bit        Muxes := 1     
	   2 Input     54 Bit        Muxes := 1     
	   2 Input     52 Bit        Muxes := 1     
	   2 Input     51 Bit        Muxes := 1     
	   2 Input     50 Bit        Muxes := 1     
	   2 Input     49 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 1     
	   2 Input     47 Bit        Muxes := 1     
	   2 Input     46 Bit        Muxes := 1     
	   2 Input     45 Bit        Muxes := 1     
	   2 Input     44 Bit        Muxes := 1     
	   2 Input     43 Bit        Muxes := 1     
	   2 Input     42 Bit        Muxes := 1     
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 1     
	   2 Input     34 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 6     
	   2 Input     29 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
Module a0_aes_addRoundKey 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 18    
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 9     
	   3 Input      5 Bit       Adders := 8     
+---XORs : 
	   2 Input      8 Bit         XORs := 9     
+---Registers : 
	              137 Bit    Registers := 1     
	               32 Bit    Registers := 18    
	                8 Bit    Registers := 27    
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input    137 Bit        Muxes := 1     
	 138 Input    137 Bit        Muxes := 1     
	   2 Input    133 Bit        Muxes := 1     
	   2 Input    132 Bit        Muxes := 1     
	   2 Input    131 Bit        Muxes := 1     
	   2 Input    124 Bit        Muxes := 1     
	   2 Input    123 Bit        Muxes := 1     
	   2 Input    118 Bit        Muxes := 1     
	   2 Input    117 Bit        Muxes := 1     
	   2 Input    116 Bit        Muxes := 1     
	   2 Input    109 Bit        Muxes := 1     
	   3 Input    108 Bit        Muxes := 1     
	   2 Input    103 Bit        Muxes := 1     
	   2 Input    102 Bit        Muxes := 1     
	   2 Input    101 Bit        Muxes := 1     
	   2 Input     94 Bit        Muxes := 1     
	   2 Input     93 Bit        Muxes := 1     
	   2 Input     88 Bit        Muxes := 1     
	   2 Input     87 Bit        Muxes := 1     
	   2 Input     86 Bit        Muxes := 1     
	   2 Input     79 Bit        Muxes := 1     
	   2 Input     78 Bit        Muxes := 1     
	   2 Input     73 Bit        Muxes := 1     
	   2 Input     72 Bit        Muxes := 1     
	   2 Input     71 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     63 Bit        Muxes := 1     
	   2 Input     58 Bit        Muxes := 1     
	   2 Input     57 Bit        Muxes := 1     
	   2 Input     56 Bit        Muxes := 1     
	   2 Input     49 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 1     
	   2 Input     43 Bit        Muxes := 1     
	   2 Input     42 Bit        Muxes := 1     
	   2 Input     41 Bit        Muxes := 1     
	   2 Input     34 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module a0_aes_expandEncKey_bkb_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module a0_aes_expandEncKey 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 31    
+---XORs : 
	   2 Input      8 Bit         XORs := 32    
	   3 Input      8 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 32    
	                8 Bit    Registers := 65    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    433 Bit        Muxes := 1     
	 434 Input    433 Bit        Muxes := 1     
	   2 Input    432 Bit        Muxes := 1     
	   2 Input    430 Bit        Muxes := 1     
	   2 Input    429 Bit        Muxes := 1     
	   2 Input    428 Bit        Muxes := 1     
	   2 Input    427 Bit        Muxes := 1     
	   2 Input    426 Bit        Muxes := 1     
	   2 Input    425 Bit        Muxes := 1     
	   2 Input    424 Bit        Muxes := 1     
	   2 Input    423 Bit        Muxes := 1     
	   2 Input    422 Bit        Muxes := 1     
	   2 Input    421 Bit        Muxes := 1     
	   2 Input    420 Bit        Muxes := 1     
	   2 Input    419 Bit        Muxes := 1     
	   2 Input    412 Bit        Muxes := 1     
	   2 Input    411 Bit        Muxes := 1     
	   2 Input    406 Bit        Muxes := 1     
	   2 Input    405 Bit        Muxes := 1     
	   2 Input    404 Bit        Muxes := 1     
	   2 Input    397 Bit        Muxes := 1     
	   2 Input    396 Bit        Muxes := 1     
	   2 Input    391 Bit        Muxes := 1     
	   2 Input    390 Bit        Muxes := 1     
	   2 Input    389 Bit        Muxes := 1     
	   2 Input    382 Bit        Muxes := 1     
	   2 Input    381 Bit        Muxes := 1     
	   2 Input    376 Bit        Muxes := 1     
	   2 Input    375 Bit        Muxes := 1     
	   2 Input    374 Bit        Muxes := 1     
	   2 Input    367 Bit        Muxes := 1     
	   2 Input    366 Bit        Muxes := 1     
	   2 Input    361 Bit        Muxes := 1     
	   2 Input    360 Bit        Muxes := 1     
	   2 Input    359 Bit        Muxes := 1     
	   2 Input    352 Bit        Muxes := 1     
	   2 Input    351 Bit        Muxes := 1     
	   2 Input    346 Bit        Muxes := 1     
	   2 Input    345 Bit        Muxes := 1     
	   2 Input    344 Bit        Muxes := 1     
	   2 Input    337 Bit        Muxes := 1     
	   2 Input    336 Bit        Muxes := 1     
	   2 Input    331 Bit        Muxes := 1     
	   2 Input    330 Bit        Muxes := 1     
	   2 Input    329 Bit        Muxes := 1     
	   2 Input    322 Bit        Muxes := 1     
	   2 Input    321 Bit        Muxes := 1     
	   2 Input    316 Bit        Muxes := 1     
	   2 Input    315 Bit        Muxes := 1     
	   2 Input    314 Bit        Muxes := 1     
	   2 Input    307 Bit        Muxes := 1     
	   2 Input    306 Bit        Muxes := 1     
	   2 Input    301 Bit        Muxes := 1     
	   2 Input    300 Bit        Muxes := 1     
	   2 Input    299 Bit        Muxes := 1     
	   2 Input    292 Bit        Muxes := 1     
	   2 Input    291 Bit        Muxes := 1     
	   2 Input    286 Bit        Muxes := 1     
	   2 Input    285 Bit        Muxes := 1     
	   2 Input    284 Bit        Muxes := 1     
	   2 Input    277 Bit        Muxes := 1     
	   2 Input    276 Bit        Muxes := 1     
	   2 Input    271 Bit        Muxes := 1     
	   2 Input    270 Bit        Muxes := 1     
	   2 Input    269 Bit        Muxes := 1     
	   2 Input    262 Bit        Muxes := 1     
	   2 Input    261 Bit        Muxes := 1     
	   2 Input    256 Bit        Muxes := 1     
	   2 Input    255 Bit        Muxes := 1     
	   2 Input    254 Bit        Muxes := 1     
	   2 Input    247 Bit        Muxes := 1     
	   2 Input    246 Bit        Muxes := 1     
	   2 Input    241 Bit        Muxes := 1     
	   2 Input    240 Bit        Muxes := 1     
	   2 Input    239 Bit        Muxes := 1     
	   2 Input    232 Bit        Muxes := 1     
	   2 Input    231 Bit        Muxes := 1     
	   2 Input    226 Bit        Muxes := 1     
	   2 Input    225 Bit        Muxes := 1     
	   2 Input    224 Bit        Muxes := 1     
	   2 Input    217 Bit        Muxes := 1     
	   2 Input    216 Bit        Muxes := 1     
	   2 Input    211 Bit        Muxes := 1     
	   2 Input    210 Bit        Muxes := 1     
	   2 Input    209 Bit        Muxes := 1     
	   2 Input    202 Bit        Muxes := 1     
	   2 Input    201 Bit        Muxes := 1     
	   2 Input    196 Bit        Muxes := 1     
	   2 Input    195 Bit        Muxes := 1     
	   2 Input    194 Bit        Muxes := 1     
	   2 Input    187 Bit        Muxes := 1     
	   2 Input    186 Bit        Muxes := 1     
	   2 Input    181 Bit        Muxes := 1     
	   2 Input    180 Bit        Muxes := 1     
	   2 Input    179 Bit        Muxes := 1     
	   2 Input    172 Bit        Muxes := 1     
	   2 Input    171 Bit        Muxes := 1     
	   2 Input    166 Bit        Muxes := 1     
	   2 Input    165 Bit        Muxes := 1     
	   2 Input    164 Bit        Muxes := 1     
	   2 Input    157 Bit        Muxes := 1     
	   2 Input    156 Bit        Muxes := 1     
	   2 Input    151 Bit        Muxes := 1     
	   2 Input    150 Bit        Muxes := 1     
	   2 Input    149 Bit        Muxes := 1     
	   2 Input    142 Bit        Muxes := 1     
	   2 Input    141 Bit        Muxes := 1     
	   2 Input    136 Bit        Muxes := 1     
	   2 Input    135 Bit        Muxes := 1     
	   2 Input    134 Bit        Muxes := 1     
	   2 Input    127 Bit        Muxes := 1     
	   2 Input    126 Bit        Muxes := 1     
	   2 Input    121 Bit        Muxes := 1     
	   2 Input    120 Bit        Muxes := 1     
	   2 Input    119 Bit        Muxes := 1     
	   2 Input    112 Bit        Muxes := 1     
	   2 Input    111 Bit        Muxes := 1     
	   2 Input    106 Bit        Muxes := 1     
	   2 Input    105 Bit        Muxes := 1     
	   2 Input    104 Bit        Muxes := 1     
	   2 Input     97 Bit        Muxes := 1     
	   2 Input     96 Bit        Muxes := 1     
	   2 Input     91 Bit        Muxes := 1     
	   2 Input     90 Bit        Muxes := 1     
	   2 Input     89 Bit        Muxes := 1     
	   2 Input     82 Bit        Muxes := 1     
	   2 Input     81 Bit        Muxes := 1     
	   2 Input     76 Bit        Muxes := 1     
	   2 Input     75 Bit        Muxes := 1     
	   2 Input     74 Bit        Muxes := 1     
	   2 Input     67 Bit        Muxes := 1     
	   2 Input     66 Bit        Muxes := 1     
	   2 Input     61 Bit        Muxes := 1     
	   2 Input     60 Bit        Muxes := 1     
	   2 Input     59 Bit        Muxes := 1     
	   2 Input     58 Bit        Muxes := 1     
	   2 Input     52 Bit        Muxes := 1     
	   2 Input     51 Bit        Muxes := 1     
	   2 Input     50 Bit        Muxes := 1     
	   2 Input     45 Bit        Muxes := 1     
	   2 Input     44 Bit        Muxes := 1     
	   2 Input     43 Bit        Muxes := 1     
	   2 Input     42 Bit        Muxes := 1     
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 1     
	   2 Input     34 Bit        Muxes := 1     
	   2 Input     29 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module a0_encrypt_ctx_deckey_m_axi_throttl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module a0_encrypt_ctx_deckey_m_axi_throttl__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module a0_encrypt_ctx_deckey_m_axi_reg_slice 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   5 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module a0_encrypt_ctx_deckey_m_axi_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module a0_encrypt_ctx_deckey_m_axi_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module a0_encrypt_ctx_deckey_m_axi_fifo__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module a0_encrypt_ctx_deckey_m_axi_fifo__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module a0_encrypt_ctx_deckey_m_axi_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module a0_encrypt_ctx_deckey_m_axi_decoder__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module a0_encrypt_ctx_deckey_m_axi_decoder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module a0_encrypt_ctx_deckey_m_axi_write 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 6     
	               20 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 5     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 5     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 24    
Module a0_encrypt_ctx_deckey_m_axi_reg_slice__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   5 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module a0_encrypt_ctx_deckey_m_axi_fifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module a0_encrypt_ctx_deckey_m_axi_buffer__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               35 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module a0_encrypt_ctx_deckey_m_axi_reg_slice__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   5 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module a0_encrypt_ctx_deckey_m_axi_fifo__parameterized3__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module a0_encrypt_ctx_deckey_m_axi_fifo__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module a0_encrypt_ctx_deckey_m_axi_read 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	               20 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 16    
Module a0_encrypt_ctx_enckey_m_axi_throttl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module a0_encrypt_ctx_enckey_m_axi_throttl__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module a0_encrypt_ctx_enckey_m_axi_reg_slice 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   5 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module a0_encrypt_ctx_enckey_m_axi_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module a0_encrypt_ctx_enckey_m_axi_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module a0_encrypt_ctx_enckey_m_axi_fifo__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module a0_encrypt_ctx_enckey_m_axi_fifo__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module a0_encrypt_ctx_enckey_m_axi_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module a0_encrypt_ctx_enckey_m_axi_decoder__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module a0_encrypt_ctx_enckey_m_axi_decoder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module a0_encrypt_ctx_enckey_m_axi_write 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 6     
	               20 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 5     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 5     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 24    
Module a0_encrypt_ctx_enckey_m_axi_reg_slice__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   5 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module a0_encrypt_ctx_enckey_m_axi_fifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module a0_encrypt_ctx_enckey_m_axi_buffer__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               35 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module a0_encrypt_ctx_enckey_m_axi_reg_slice__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   5 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module a0_encrypt_ctx_enckey_m_axi_fifo__parameterized3__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module a0_encrypt_ctx_enckey_m_axi_fifo__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module a0_encrypt_ctx_enckey_m_axi_read 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	               20 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 16    
Module a0_encrypt 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 19    
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input    125 Bit        Muxes := 1     
	   2 Input    124 Bit        Muxes := 1     
	   2 Input    122 Bit        Muxes := 1     
	   2 Input    120 Bit        Muxes := 2     
	   2 Input    119 Bit        Muxes := 1     
	   2 Input    118 Bit        Muxes := 1     
	   2 Input    117 Bit        Muxes := 1     
	   2 Input    116 Bit        Muxes := 1     
	   2 Input    115 Bit        Muxes := 1     
	   2 Input    113 Bit        Muxes := 1     
	   2 Input    111 Bit        Muxes := 1     
	   2 Input    109 Bit        Muxes := 2     
	   2 Input    107 Bit        Muxes := 1     
	   2 Input    106 Bit        Muxes := 1     
	   2 Input    104 Bit        Muxes := 1     
	   2 Input    102 Bit        Muxes := 1     
	   2 Input    100 Bit        Muxes := 1     
	   2 Input     98 Bit        Muxes := 2     
	   2 Input     96 Bit        Muxes := 1     
	   2 Input     94 Bit        Muxes := 1     
	   2 Input     93 Bit        Muxes := 1     
	   2 Input     91 Bit        Muxes := 1     
	   2 Input     89 Bit        Muxes := 1     
	   2 Input     87 Bit        Muxes := 2     
	   2 Input     85 Bit        Muxes := 1     
	   2 Input     84 Bit        Muxes := 1     
	   2 Input     82 Bit        Muxes := 1     
	   2 Input     80 Bit        Muxes := 1     
	   2 Input     78 Bit        Muxes := 1     
	   2 Input     76 Bit        Muxes := 2     
	   2 Input     74 Bit        Muxes := 1     
	   2 Input     72 Bit        Muxes := 1     
	   2 Input     71 Bit        Muxes := 1     
	   2 Input     69 Bit        Muxes := 1     
	   2 Input     67 Bit        Muxes := 1     
	   2 Input     65 Bit        Muxes := 2     
	   2 Input     63 Bit        Muxes := 1     
	   2 Input     62 Bit        Muxes := 1     
	   2 Input     60 Bit        Muxes := 1     
	   2 Input     58 Bit        Muxes := 1     
	   2 Input     56 Bit        Muxes := 1     
	   2 Input     54 Bit        Muxes := 2     
	   2 Input     52 Bit        Muxes := 1     
	   2 Input     50 Bit        Muxes := 1     
	   2 Input     49 Bit        Muxes := 1     
	   2 Input     47 Bit        Muxes := 1     
	   2 Input     45 Bit        Muxes := 1     
	   2 Input     43 Bit        Muxes := 1     
	   2 Input     42 Bit        Muxes := 1     
	   2 Input     41 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 1     
	   2 Input     34 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 8     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     29 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 13    
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	  32 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 50    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "req_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "req_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "req_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "req_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_aes_subBytes.vhd:1959]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_aes_subBytes.vhd:1952]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_aes_subBytes.vhd:1953]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_aes_subBytes.vhd:1954]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_aes_subBytes.vhd:1955]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_aes_subBytes.vhd:1956]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_aes_subBytes.vhd:1957]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_aes_subBytes.vhd:1958]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_aes_subBytes.vhd:1960]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_aes_subBytes.vhd:1945]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_aes_subBytes.vhd:1946]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_aes_addRoundKey.vhd:1653]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_aes_addRoundKey.vhd:1643]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_aes_addRoundKey.vhd:1644]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_aes_addRoundKey.vhd:1645]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_aes_addRoundKey.vhd:1646]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_aes_addRoundKey.vhd:1647]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_aes_addRoundKey.vhd:1648]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_aes_addRoundKey.vhd:1652]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_aes_addRoundKey.vhd:1653]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_aes_addRoundKey.vhd:1643]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_aes_addRoundKey.vhd:1644]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_aes_addRoundKey.vhd:1645]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_aes_addRoundKey.vhd:1646]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_aes_addRoundKey.vhd:1647]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_aes_addRoundKey.vhd:1924]
INFO: [Synth 8-5546] ROM "req_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "req_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "req_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "req_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_3_fu_1330_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_6_fu_1336_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_12_0/encrypt_buf_r_m_axi_U/\bus_write/bus_wide_gen.pad_oh_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_12_0/encrypt_ctx_key_m_axi_U/\bus_write/bus_wide_gen.pad_oh_reg_reg[0] )
WARNING: [Synth 8-3332] Sequential element (bus_write/bus_wide_gen.pad_oh_reg_reg[0]) is unused and will be removed from module a0_encrypt_ctx_key_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/bus_wide_gen.fifo_burst/full_n_tmp_reg) is unused and will be removed from module a0_encrypt_ctx_key_m_axi.
CRITICAL WARNING: [Synth 8-3352] multi-driven net full_n with 1st driver pin 'U0/i_12_0/encrypt_ctx_key_m_axi_U/bus_read/bus_wide_gen.fifo_burst/full_n_tmp_reg/Q' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_key_m_axi.vhd:606]
CRITICAL WARNING: [Synth 8-3352] multi-driven net full_n with 2nd driver pin 'VCC' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_key_m_axi.vhd:606]
CRITICAL WARNING: [Synth 8-5559] multi-driven net full_n is connected to constant driver, other driver is ignored [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_key_m_axi.vhd:606]
WARNING: [Synth 8-3332] Sequential element (bus_write/bus_wide_gen.pad_oh_reg_reg[0]) is unused and will be removed from module a0_encrypt_buf_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/bus_wide_gen.fifo_burst/full_n_tmp_reg) is unused and will be removed from module a0_encrypt_buf_r_m_axi.
CRITICAL WARNING: [Synth 8-3352] multi-driven net full_n with 1st driver pin 'U0/i_12_0/encrypt_buf_r_m_axi_U/bus_read/bus_wide_gen.fifo_burst/full_n_tmp_reg/Q' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_buf_r_m_axi.vhd:606]
CRITICAL WARNING: [Synth 8-3352] multi-driven net full_n with 2nd driver pin 'VCC' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_buf_r_m_axi.vhd:606]
CRITICAL WARNING: [Synth 8-5559] multi-driven net full_n is connected to constant driver, other driver is ignored [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_buf_r_m_axi.vhd:606]
WARNING: [Synth 8-3332] Sequential element (ap_CS_fsm_reg[147]) is unused and will be removed from module a0_aes_subBytes.
INFO: [Synth 8-3886] merging instance 'U0/i_12_1/grp_aes_addRoundKey_fu_1177/tmp_reg_864_reg[0]' (FDE) to 'U0/i_12_1/grp_aes_addRoundKey_fu_1177/tmp_reg_864_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/i_12_1/grp_aes_addRoundKey_fu_1177/tmp_reg_864_reg[1]' (FDE) to 'U0/i_12_1/grp_aes_addRoundKey_fu_1177/tmp_reg_864_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/i_12_1/grp_aes_addRoundKey_fu_1177/tmp_reg_864_reg[2]' (FDE) to 'U0/i_12_1/grp_aes_addRoundKey_fu_1177/tmp_reg_864_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_12_1/grp_aes_addRoundKey_fu_1177/\tmp_reg_864_reg[3] )
WARNING: [Synth 8-3332] Sequential element (tmp_reg_864_reg[3]) is unused and will be removed from module a0_aes_addRoundKey.
INFO: [Synth 8-3886] merging instance 'U0/i_12_2/encrypt_ctx_deckey_m_axi_U/bus_read/rs_rreq/data_p2_reg[63]' (FDE) to 'U0/i_12_2/encrypt_ctx_deckey_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'U0/i_12_2/encrypt_ctx_deckey_m_axi_U/bus_read/rs_rreq/data_p2_reg[61]' (FDE) to 'U0/i_12_2/encrypt_ctx_deckey_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'U0/i_12_2/encrypt_ctx_deckey_m_axi_U/bus_read/rs_rreq/data_p2_reg[62]' (FDE) to 'U0/i_12_2/encrypt_ctx_deckey_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'U0/i_12_2/encrypt_ctx_deckey_m_axi_U/bus_read/rs_rreq/data_p2_reg[60]' (FDE) to 'U0/i_12_2/encrypt_ctx_deckey_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'U0/i_12_2/encrypt_ctx_deckey_m_axi_U/bus_read/rs_rreq/data_p2_reg[59]' (FDE) to 'U0/i_12_2/encrypt_ctx_deckey_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'U0/i_12_2/encrypt_ctx_deckey_m_axi_U/bus_read/rs_rreq/data_p2_reg[58]' (FDE) to 'U0/i_12_2/encrypt_ctx_deckey_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'U0/i_12_2/encrypt_ctx_deckey_m_axi_U/bus_read/rs_rreq/data_p2_reg[57]' (FDE) to 'U0/i_12_2/encrypt_ctx_deckey_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'U0/i_12_2/encrypt_ctx_deckey_m_axi_U/bus_read/rs_rreq/data_p2_reg[56]' (FDE) to 'U0/i_12_2/encrypt_ctx_deckey_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'U0/i_12_2/encrypt_ctx_deckey_m_axi_U/bus_read/rs_rreq/data_p2_reg[55]' (FDE) to 'U0/i_12_2/encrypt_ctx_deckey_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'U0/i_12_2/encrypt_ctx_deckey_m_axi_U/bus_read/rs_rreq/data_p2_reg[54]' (FDE) to 'U0/i_12_2/encrypt_ctx_deckey_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'U0/i_12_2/encrypt_ctx_deckey_m_axi_U/bus_read/rs_rreq/data_p2_reg[53]' (FDE) to 'U0/i_12_2/encrypt_ctx_deckey_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'U0/i_12_2/encrypt_ctx_deckey_m_axi_U/bus_read/rs_rreq/data_p2_reg[52]' (FDE) to 'U0/i_12_2/encrypt_ctx_deckey_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'U0/i_12_2/encrypt_ctx_deckey_m_axi_U/bus_read/rs_rreq/data_p2_reg[51]' (FDE) to 'U0/i_12_2/encrypt_ctx_deckey_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'U0/i_12_2/encrypt_ctx_deckey_m_axi_U/bus_read/rs_rreq/data_p2_reg[50]' (FDE) to 'U0/i_12_2/encrypt_ctx_deckey_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'U0/i_12_2/encrypt_ctx_deckey_m_axi_U/bus_read/rs_rreq/data_p2_reg[49]' (FDE) to 'U0/i_12_2/encrypt_ctx_deckey_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'U0/i_12_2/encrypt_ctx_deckey_m_axi_U/bus_read/rs_rreq/data_p2_reg[48]' (FDE) to 'U0/i_12_2/encrypt_ctx_deckey_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'U0/i_12_2/encrypt_ctx_deckey_m_axi_U/bus_read/rs_rreq/data_p2_reg[47]' (FDE) to 'U0/i_12_2/encrypt_ctx_deckey_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'U0/i_12_2/encrypt_ctx_deckey_m_axi_U/bus_read/rs_rreq/data_p2_reg[46]' (FDE) to 'U0/i_12_2/encrypt_ctx_deckey_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'U0/i_12_2/encrypt_ctx_deckey_m_axi_U/bus_read/rs_rreq/data_p2_reg[45]' (FDE) to 'U0/i_12_2/encrypt_ctx_deckey_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'U0/i_12_2/encrypt_ctx_deckey_m_axi_U/bus_read/rs_rreq/data_p2_reg[44]' (FDE) to 'U0/i_12_2/encrypt_ctx_deckey_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'U0/i_12_2/encrypt_ctx_deckey_m_axi_U/bus_read/rs_rreq/data_p2_reg[43]' (FDE) to 'U0/i_12_2/encrypt_ctx_deckey_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'U0/i_12_2/encrypt_ctx_deckey_m_axi_U/bus_read/rs_rreq/data_p2_reg[42]' (FDE) to 'U0/i_12_2/encrypt_ctx_deckey_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'U0/i_12_2/encrypt_ctx_deckey_m_axi_U/bus_read/rs_rreq/data_p2_reg[41]' (FDE) to 'U0/i_12_2/encrypt_ctx_deckey_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'U0/i_12_2/encrypt_ctx_deckey_m_axi_U/bus_read/rs_rreq/data_p2_reg[40]' (FDE) to 'U0/i_12_2/encrypt_ctx_deckey_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'U0/i_12_2/encrypt_ctx_deckey_m_axi_U/bus_read/rs_rreq/data_p2_reg[39]' (FDE) to 'U0/i_12_2/encrypt_ctx_deckey_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'U0/i_12_2/encrypt_ctx_deckey_m_axi_U/bus_read/rs_rreq/data_p2_reg[38]' (FDE) to 'U0/i_12_2/encrypt_ctx_deckey_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'U0/i_12_2/encrypt_ctx_deckey_m_axi_U/bus_read/rs_rreq/data_p2_reg[37]' (FDE) to 'U0/i_12_2/encrypt_ctx_deckey_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'U0/i_12_2/encrypt_ctx_deckey_m_axi_U/bus_read/rs_rreq/data_p2_reg[36]' (FDE) to 'U0/i_12_2/encrypt_ctx_deckey_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'U0/i_12_2/encrypt_ctx_deckey_m_axi_U/bus_read/rs_rreq/data_p2_reg[35]' (FDE) to 'U0/i_12_2/encrypt_ctx_deckey_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'U0/i_12_2/encrypt_ctx_deckey_m_axi_U/bus_read/rs_rreq/data_p2_reg[34]' (FDE) to 'U0/i_12_2/encrypt_ctx_deckey_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_12_2/encrypt_ctx_deckey_m_axi_U/\bus_read/rs_rreq/data_p2_reg[33] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/i_12_2/encrypt_ctx_deckey_m_axi_U/\bus_read/rs_rreq/data_p2_reg[32] )
INFO: [Synth 8-3886] merging instance 'U0/i_12_2/encrypt_ctx_enckey_m_axi_U/bus_write/rs_wreq/data_p2_reg[63]' (FDE) to 'U0/i_12_2/encrypt_ctx_enckey_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'U0/i_12_2/encrypt_ctx_enckey_m_axi_U/bus_write/rs_wreq/data_p2_reg[61]' (FDE) to 'U0/i_12_2/encrypt_ctx_enckey_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'U0/i_12_2/encrypt_ctx_enckey_m_axi_U/bus_write/rs_wreq/data_p2_reg[62]' (FDE) to 'U0/i_12_2/encrypt_ctx_enckey_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'U0/i_12_2/encrypt_ctx_enckey_m_axi_U/bus_write/rs_wreq/data_p2_reg[60]' (FDE) to 'U0/i_12_2/encrypt_ctx_enckey_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'U0/i_12_2/encrypt_ctx_enckey_m_axi_U/bus_write/rs_wreq/data_p2_reg[59]' (FDE) to 'U0/i_12_2/encrypt_ctx_enckey_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'U0/i_12_2/encrypt_ctx_enckey_m_axi_U/bus_write/rs_wreq/data_p2_reg[58]' (FDE) to 'U0/i_12_2/encrypt_ctx_enckey_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'U0/i_12_2/encrypt_ctx_enckey_m_axi_U/bus_write/rs_wreq/data_p2_reg[57]' (FDE) to 'U0/i_12_2/encrypt_ctx_enckey_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'U0/i_12_2/encrypt_ctx_enckey_m_axi_U/bus_write/rs_wreq/data_p2_reg[56]' (FDE) to 'U0/i_12_2/encrypt_ctx_enckey_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'U0/i_12_2/encrypt_ctx_enckey_m_axi_U/bus_write/rs_wreq/data_p2_reg[55]' (FDE) to 'U0/i_12_2/encrypt_ctx_enckey_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'U0/i_12_2/encrypt_ctx_enckey_m_axi_U/bus_write/rs_wreq/data_p2_reg[54]' (FDE) to 'U0/i_12_2/encrypt_ctx_enckey_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'U0/i_12_2/encrypt_ctx_enckey_m_axi_U/bus_write/rs_wreq/data_p2_reg[53]' (FDE) to 'U0/i_12_2/encrypt_ctx_enckey_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'U0/i_12_2/encrypt_ctx_enckey_m_axi_U/bus_write/rs_wreq/data_p2_reg[52]' (FDE) to 'U0/i_12_2/encrypt_ctx_enckey_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'U0/i_12_2/encrypt_ctx_enckey_m_axi_U/bus_write/rs_wreq/data_p2_reg[51]' (FDE) to 'U0/i_12_2/encrypt_ctx_enckey_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'U0/i_12_2/encrypt_ctx_enckey_m_axi_U/bus_write/rs_wreq/data_p2_reg[50]' (FDE) to 'U0/i_12_2/encrypt_ctx_enckey_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'U0/i_12_2/encrypt_ctx_enckey_m_axi_U/bus_write/rs_wreq/data_p2_reg[49]' (FDE) to 'U0/i_12_2/encrypt_ctx_enckey_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'U0/i_12_2/encrypt_ctx_enckey_m_axi_U/bus_write/rs_wreq/data_p2_reg[48]' (FDE) to 'U0/i_12_2/encrypt_ctx_enckey_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'U0/i_12_2/encrypt_ctx_enckey_m_axi_U/bus_write/rs_wreq/data_p2_reg[47]' (FDE) to 'U0/i_12_2/encrypt_ctx_enckey_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'U0/i_12_2/encrypt_ctx_enckey_m_axi_U/bus_write/rs_wreq/data_p2_reg[46]' (FDE) to 'U0/i_12_2/encrypt_ctx_enckey_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'U0/i_12_2/encrypt_ctx_enckey_m_axi_U/bus_write/rs_wreq/data_p2_reg[45]' (FDE) to 'U0/i_12_2/encrypt_ctx_enckey_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'U0/i_12_2/encrypt_ctx_enckey_m_axi_U/bus_write/rs_wreq/data_p2_reg[44]' (FDE) to 'U0/i_12_2/encrypt_ctx_enckey_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'U0/i_12_2/encrypt_ctx_enckey_m_axi_U/bus_write/rs_wreq/data_p2_reg[43]' (FDE) to 'U0/i_12_2/encrypt_ctx_enckey_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'U0/i_12_2/encrypt_ctx_enckey_m_axi_U/bus_write/rs_wreq/data_p2_reg[42]' (FDE) to 'U0/i_12_2/encrypt_ctx_enckey_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'U0/i_12_2/encrypt_ctx_enckey_m_axi_U/bus_write/rs_wreq/data_p2_reg[41]' (FDE) to 'U0/i_12_2/encrypt_ctx_enckey_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'U0/i_12_2/encrypt_ctx_enckey_m_axi_U/bus_write/rs_wreq/data_p2_reg[40]' (FDE) to 'U0/i_12_2/encrypt_ctx_enckey_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'U0/i_12_2/encrypt_ctx_enckey_m_axi_U/bus_write/rs_wreq/data_p2_reg[39]' (FDE) to 'U0/i_12_2/encrypt_ctx_enckey_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'U0/i_12_2/encrypt_ctx_enckey_m_axi_U/bus_write/rs_wreq/data_p2_reg[38]' (FDE) to 'U0/i_12_2/encrypt_ctx_enckey_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/i_12_2/encrypt_ctx_enckey_m_axi_U/\bus_write/rs_wreq/data_p2_reg[37] )
INFO: [Synth 8-3886] merging instance 'U0/i_12_2/encrypt_ctx_enckey_m_axi_U/bus_write/rs_wreq/data_p2_reg[36]' (FDE) to 'U0/i_12_2/encrypt_ctx_enckey_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'U0/i_12_2/encrypt_ctx_enckey_m_axi_U/bus_write/rs_wreq/data_p2_reg[35]' (FDE) to 'U0/i_12_2/encrypt_ctx_enckey_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'U0/i_12_2/encrypt_ctx_enckey_m_axi_U/bus_write/rs_wreq/data_p2_reg[34]' (FDE) to 'U0/i_12_2/encrypt_ctx_enckey_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'U0/i_12_2/encrypt_ctx_enckey_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]' (FDE) to 'U0/i_12_2/encrypt_ctx_enckey_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_12_2/encrypt_ctx_enckey_m_axi_U/\bus_write/rs_wreq/data_p2_reg[32] )
INFO: [Synth 8-3886] merging instance 'U0/i_12_2/encrypt_ctx_deckey_m_axi_U/bus_write/rs_wreq/data_p2_reg[63]' (FDE) to 'U0/i_12_2/encrypt_ctx_deckey_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'U0/i_12_2/encrypt_ctx_deckey_m_axi_U/bus_write/rs_wreq/data_p2_reg[61]' (FDE) to 'U0/i_12_2/encrypt_ctx_deckey_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'U0/i_12_2/encrypt_ctx_deckey_m_axi_U/bus_write/rs_wreq/data_p2_reg[62]' (FDE) to 'U0/i_12_2/encrypt_ctx_deckey_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'U0/i_12_2/encrypt_ctx_deckey_m_axi_U/bus_write/rs_wreq/data_p2_reg[60]' (FDE) to 'U0/i_12_2/encrypt_ctx_deckey_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'U0/i_12_2/encrypt_ctx_deckey_m_axi_U/bus_write/rs_wreq/data_p2_reg[59]' (FDE) to 'U0/i_12_2/encrypt_ctx_deckey_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'U0/i_12_2/encrypt_ctx_deckey_m_axi_U/bus_write/rs_wreq/data_p2_reg[58]' (FDE) to 'U0/i_12_2/encrypt_ctx_deckey_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'U0/i_12_2/encrypt_ctx_deckey_m_axi_U/bus_write/rs_wreq/data_p2_reg[57]' (FDE) to 'U0/i_12_2/encrypt_ctx_deckey_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'U0/i_12_2/encrypt_ctx_deckey_m_axi_U/bus_write/rs_wreq/data_p2_reg[56]' (FDE) to 'U0/i_12_2/encrypt_ctx_deckey_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'U0/i_12_2/encrypt_ctx_deckey_m_axi_U/bus_write/rs_wreq/data_p2_reg[55]' (FDE) to 'U0/i_12_2/encrypt_ctx_deckey_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'U0/i_12_2/encrypt_ctx_deckey_m_axi_U/bus_write/rs_wreq/data_p2_reg[54]' (FDE) to 'U0/i_12_2/encrypt_ctx_deckey_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'U0/i_12_2/encrypt_ctx_deckey_m_axi_U/bus_write/rs_wreq/data_p2_reg[53]' (FDE) to 'U0/i_12_2/encrypt_ctx_deckey_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'U0/i_12_2/encrypt_ctx_deckey_m_axi_U/bus_write/rs_wreq/data_p2_reg[52]' (FDE) to 'U0/i_12_2/encrypt_ctx_deckey_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'U0/i_12_2/encrypt_ctx_deckey_m_axi_U/bus_write/rs_wreq/data_p2_reg[51]' (FDE) to 'U0/i_12_2/encrypt_ctx_deckey_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'U0/i_12_2/encrypt_ctx_deckey_m_axi_U/bus_write/rs_wreq/data_p2_reg[50]' (FDE) to 'U0/i_12_2/encrypt_ctx_deckey_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'U0/i_12_2/encrypt_ctx_deckey_m_axi_U/bus_write/rs_wreq/data_p2_reg[49]' (FDE) to 'U0/i_12_2/encrypt_ctx_deckey_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'U0/i_12_2/encrypt_ctx_deckey_m_axi_U/bus_write/rs_wreq/data_p2_reg[48]' (FDE) to 'U0/i_12_2/encrypt_ctx_deckey_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'U0/i_12_2/encrypt_ctx_deckey_m_axi_U/bus_write/rs_wreq/data_p2_reg[47]' (FDE) to 'U0/i_12_2/encrypt_ctx_deckey_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'U0/i_12_2/encrypt_ctx_deckey_m_axi_U/bus_write/rs_wreq/data_p2_reg[46]' (FDE) to 'U0/i_12_2/encrypt_ctx_deckey_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'U0/i_12_2/encrypt_ctx_deckey_m_axi_U/bus_write/rs_wreq/data_p2_reg[45]' (FDE) to 'U0/i_12_2/encrypt_ctx_deckey_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'U0/i_12_2/encrypt_ctx_deckey_m_axi_U/bus_write/rs_wreq/data_p2_reg[44]' (FDE) to 'U0/i_12_2/encrypt_ctx_deckey_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'U0/i_12_2/encrypt_ctx_deckey_m_axi_U/bus_write/rs_wreq/data_p2_reg[43]' (FDE) to 'U0/i_12_2/encrypt_ctx_deckey_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'U0/i_12_2/encrypt_ctx_deckey_m_axi_U/bus_write/rs_wreq/data_p2_reg[42]' (FDE) to 'U0/i_12_2/encrypt_ctx_deckey_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'U0/i_12_2/encrypt_ctx_deckey_m_axi_U/bus_write/rs_wreq/data_p2_reg[41]' (FDE) to 'U0/i_12_2/encrypt_ctx_deckey_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'U0/i_12_2/encrypt_ctx_deckey_m_axi_U/bus_write/rs_wreq/data_p2_reg[40]' (FDE) to 'U0/i_12_2/encrypt_ctx_deckey_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'U0/i_12_2/encrypt_ctx_deckey_m_axi_U/bus_write/rs_wreq/data_p2_reg[39]' (FDE) to 'U0/i_12_2/encrypt_ctx_deckey_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'U0/i_12_2/encrypt_ctx_deckey_m_axi_U/bus_write/rs_wreq/data_p2_reg[38]' (FDE) to 'U0/i_12_2/encrypt_ctx_deckey_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'U0/i_12_2/encrypt_ctx_deckey_m_axi_U/bus_write/rs_wreq/data_p2_reg[36]' (FDE) to 'U0/i_12_2/encrypt_ctx_deckey_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'U0/i_12_2/encrypt_ctx_deckey_m_axi_U/bus_write/rs_wreq/data_p2_reg[35]' (FDE) to 'U0/i_12_2/encrypt_ctx_deckey_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3886] merging instance 'U0/i_12_2/encrypt_ctx_deckey_m_axi_U/bus_write/rs_wreq/data_p2_reg[34]' (FDE) to 'U0/i_12_2/encrypt_ctx_deckey_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_12_2/encrypt_ctx_deckey_m_axi_U/\bus_write/rs_wreq/data_p2_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_12_2/encrypt_ctx_enckey_m_axi_U/\bus_write/bus_wide_gen.pad_oh_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_12_2/encrypt_ctx_deckey_m_axi_U/\bus_write/bus_wide_gen.pad_oh_reg_reg[0] )
INFO: [Synth 8-3886] merging instance 'U0/i_12_2/encrypt_ctx_deckey_m_axi_U/bus_read/rs_rreq/data_p1_reg[63]' (FDE) to 'U0/i_12_2/encrypt_ctx_deckey_m_axi_U/bus_read/rs_rreq/data_p1_reg[33]'
INFO: [Synth 8-3886] merging instance 'U0/i_12_2/encrypt_ctx_deckey_m_axi_U/bus_read/rs_rreq/data_p1_reg[61]' (FDE) to 'U0/i_12_2/encrypt_ctx_deckey_m_axi_U/bus_read/rs_rreq/data_p1_reg[33]'
INFO: [Synth 8-3886] merging instance 'U0/i_12_2/encrypt_ctx_deckey_m_axi_U/bus_read/rs_rreq/data_p1_reg[62]' (FDE) to 'U0/i_12_2/encrypt_ctx_deckey_m_axi_U/bus_read/rs_rreq/data_p1_reg[33]'
INFO: [Synth 8-3886] merging instance 'U0/i_12_2/encrypt_ctx_deckey_m_axi_U/bus_read/rs_rreq/data_p1_reg[60]' (FDE) to 'U0/i_12_2/encrypt_ctx_deckey_m_axi_U/bus_read/rs_rreq/data_p1_reg[33]'
INFO: [Synth 8-3886] merging instance 'U0/i_12_2/encrypt_ctx_deckey_m_axi_U/bus_read/rs_rreq/data_p1_reg[59]' (FDE) to 'U0/i_12_2/encrypt_ctx_deckey_m_axi_U/bus_read/rs_rreq/data_p1_reg[33]'
INFO: [Synth 8-3886] merging instance 'U0/i_12_2/encrypt_ctx_deckey_m_axi_U/bus_read/rs_rreq/data_p1_reg[58]' (FDE) to 'U0/i_12_2/encrypt_ctx_deckey_m_axi_U/bus_read/rs_rreq/data_p1_reg[33]'
INFO: [Synth 8-3886] merging instance 'U0/i_12_2/encrypt_ctx_deckey_m_axi_U/bus_read/rs_rreq/data_p1_reg[57]' (FDE) to 'U0/i_12_2/encrypt_ctx_deckey_m_axi_U/bus_read/rs_rreq/data_p1_reg[33]'
INFO: [Synth 8-3886] merging instance 'U0/i_12_2/encrypt_ctx_deckey_m_axi_U/bus_read/rs_rreq/data_p1_reg[56]' (FDE) to 'U0/i_12_2/encrypt_ctx_deckey_m_axi_U/bus_read/rs_rreq/data_p1_reg[33]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_12_2/encrypt_ctx_deckey_m_axi_U/\bus_read/rs_rreq/data_p1_reg[33] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/i_12_2/encrypt_ctx_deckey_m_axi_U/\bus_read/rs_rreq/data_p1_reg[32] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/i_12_2/encrypt_ctx_enckey_m_axi_U/\bus_write/rs_wreq/data_p1_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_12_2/encrypt_ctx_enckey_m_axi_U/\bus_write/rs_wreq/data_p1_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_12_2/encrypt_ctx_deckey_m_axi_U/\bus_write/rs_wreq/data_p1_reg[33] )
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[33]) is unused and will be removed from module a0_encrypt_ctx_deckey_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p1_reg[33]) is unused and will be removed from module a0_encrypt_ctx_deckey_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_resp_to_user/q_reg[1]) is unused and will be removed from module a0_encrypt_ctx_deckey_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_resp_to_user/q_reg[0]) is unused and will be removed from module a0_encrypt_ctx_deckey_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bus_wide_gen.pad_oh_reg_reg[0]) is unused and will be removed from module a0_encrypt_ctx_deckey_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bresp_tmp_reg[1]) is unused and will be removed from module a0_encrypt_ctx_deckey_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bresp_tmp_reg[0]) is unused and will be removed from module a0_encrypt_ctx_deckey_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/bus_wide_gen.fifo_burst/full_n_tmp_reg) is unused and will be removed from module a0_encrypt_ctx_deckey_m_axi.
CRITICAL WARNING: [Synth 8-3352] multi-driven net full_n with 1st driver pin 'U0/i_12_2/encrypt_ctx_deckey_m_axi_U/bus_read/bus_wide_gen.fifo_burst/full_n_tmp_reg/Q' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_deckey_m_axi.vhd:606]
CRITICAL WARNING: [Synth 8-3352] multi-driven net full_n with 2nd driver pin 'VCC' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_deckey_m_axi.vhd:606]
CRITICAL WARNING: [Synth 8-5559] multi-driven net full_n is connected to constant driver, other driver is ignored [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_deckey_m_axi.vhd:606]
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[33]) is unused and will be removed from module a0_encrypt_ctx_deckey_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[32]) is unused and will be removed from module a0_encrypt_ctx_deckey_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p1_reg[33]) is unused and will be removed from module a0_encrypt_ctx_deckey_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p1_reg[32]) is unused and will be removed from module a0_encrypt_ctx_deckey_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/fifo_rdata/q_tmp_reg[33]) is unused and will be removed from module a0_encrypt_ctx_deckey_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/fifo_rdata/q_tmp_reg[32]) is unused and will be removed from module a0_encrypt_ctx_deckey_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/fifo_rdata/dout_buf_reg[33]) is unused and will be removed from module a0_encrypt_ctx_deckey_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/fifo_rdata/dout_buf_reg[32]) is unused and will be removed from module a0_encrypt_ctx_deckey_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/bus_wide_gen.resp_buf_reg[1]) is unused and will be removed from module a0_encrypt_ctx_deckey_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/bus_wide_gen.resp_buf_reg[0]) is unused and will be removed from module a0_encrypt_ctx_deckey_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rdata/data_p2_reg[9]) is unused and will be removed from module a0_encrypt_ctx_deckey_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rdata/data_p2_reg[8]) is unused and will be removed from module a0_encrypt_ctx_deckey_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rdata/data_p1_reg[9]) is unused and will be removed from module a0_encrypt_ctx_deckey_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rdata/data_p1_reg[8]) is unused and will be removed from module a0_encrypt_ctx_deckey_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[37]) is unused and will be removed from module a0_encrypt_ctx_enckey_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[32]) is unused and will be removed from module a0_encrypt_ctx_enckey_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p1_reg[37]) is unused and will be removed from module a0_encrypt_ctx_enckey_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p1_reg[32]) is unused and will be removed from module a0_encrypt_ctx_enckey_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_resp_to_user/q_reg[1]) is unused and will be removed from module a0_encrypt_ctx_enckey_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_resp_to_user/q_reg[0]) is unused and will be removed from module a0_encrypt_ctx_enckey_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bus_wide_gen.pad_oh_reg_reg[0]) is unused and will be removed from module a0_encrypt_ctx_enckey_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bresp_tmp_reg[1]) is unused and will be removed from module a0_encrypt_ctx_enckey_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bresp_tmp_reg[0]) is unused and will be removed from module a0_encrypt_ctx_enckey_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/bus_wide_gen.fifo_burst/full_n_tmp_reg) is unused and will be removed from module a0_encrypt_ctx_enckey_m_axi.
CRITICAL WARNING: [Synth 8-3352] multi-driven net full_n with 1st driver pin 'U0/i_12_2/encrypt_ctx_enckey_m_axi_U/bus_read/bus_wide_gen.fifo_burst/full_n_tmp_reg/Q' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_enckey_m_axi.vhd:606]
CRITICAL WARNING: [Synth 8-3352] multi-driven net full_n with 2nd driver pin 'VCC' [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_enckey_m_axi.vhd:606]
CRITICAL WARNING: [Synth 8-5559] multi-driven net full_n is connected to constant driver, other driver is ignored [/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ipshared/72c2/hdl/vhdl/a0_encrypt_ctx_enckey_m_axi.vhd:606]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_12_0/encrypt_buf_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_12_0/encrypt_buf_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_12_0/encrypt_buf_r_m_axi_U/\bus_read/bus_wide_gen.fifo_burst/q_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_12_0/encrypt_buf_r_m_axi_U/\bus_write/bus_wide_gen.fifo_burst/q_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_12_0/encrypt_ctx_key_m_axi_U/\bus_read/bus_wide_gen.fifo_burst/q_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_12_0/encrypt_ctx_key_m_axi_U/\bus_write/bus_wide_gen.fifo_burst/q_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_12_0/encrypt_buf_r_m_axi_U/\bus_write/rs_wreq/data_p1_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_12_0/encrypt_buf_r_m_axi_U/\bus_read/rs_rreq/data_p1_reg[33] )
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_resp_to_user/q_reg[1]) is unused and will be removed from module a0_encrypt_ctx_key_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_resp_to_user/q_reg[0]) is unused and will be removed from module a0_encrypt_ctx_key_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bus_wide_gen.fifo_burst/q_reg[5]) is unused and will be removed from module a0_encrypt_ctx_key_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bresp_tmp_reg[1]) is unused and will be removed from module a0_encrypt_ctx_key_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bresp_tmp_reg[0]) is unused and will be removed from module a0_encrypt_ctx_key_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/fifo_rdata/q_tmp_reg[33]) is unused and will be removed from module a0_encrypt_ctx_key_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/fifo_rdata/q_tmp_reg[32]) is unused and will be removed from module a0_encrypt_ctx_key_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/fifo_rdata/dout_buf_reg[33]) is unused and will be removed from module a0_encrypt_ctx_key_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/fifo_rdata/dout_buf_reg[32]) is unused and will be removed from module a0_encrypt_ctx_key_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/bus_wide_gen.fifo_burst/q_reg[5]) is unused and will be removed from module a0_encrypt_ctx_key_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/bus_wide_gen.resp_buf_reg[1]) is unused and will be removed from module a0_encrypt_ctx_key_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/bus_wide_gen.resp_buf_reg[0]) is unused and will be removed from module a0_encrypt_ctx_key_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rdata/data_p2_reg[9]) is unused and will be removed from module a0_encrypt_ctx_key_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rdata/data_p2_reg[8]) is unused and will be removed from module a0_encrypt_ctx_key_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rdata/data_p1_reg[9]) is unused and will be removed from module a0_encrypt_ctx_key_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rdata/data_p1_reg[8]) is unused and will be removed from module a0_encrypt_ctx_key_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[33]) is unused and will be removed from module a0_encrypt_buf_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p1_reg[33]) is unused and will be removed from module a0_encrypt_buf_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_resp_to_user/q_reg[1]) is unused and will be removed from module a0_encrypt_buf_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_resp_to_user/q_reg[0]) is unused and will be removed from module a0_encrypt_buf_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bus_wide_gen.fifo_burst/q_reg[5]) is unused and will be removed from module a0_encrypt_buf_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bresp_tmp_reg[1]) is unused and will be removed from module a0_encrypt_buf_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bresp_tmp_reg[0]) is unused and will be removed from module a0_encrypt_buf_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[33]) is unused and will be removed from module a0_encrypt_buf_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p1_reg[33]) is unused and will be removed from module a0_encrypt_buf_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/fifo_rdata/q_tmp_reg[33]) is unused and will be removed from module a0_encrypt_buf_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/fifo_rdata/q_tmp_reg[32]) is unused and will be removed from module a0_encrypt_buf_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/fifo_rdata/dout_buf_reg[33]) is unused and will be removed from module a0_encrypt_buf_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/fifo_rdata/dout_buf_reg[32]) is unused and will be removed from module a0_encrypt_buf_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/bus_wide_gen.fifo_burst/q_reg[5]) is unused and will be removed from module a0_encrypt_buf_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/bus_wide_gen.resp_buf_reg[1]) is unused and will be removed from module a0_encrypt_buf_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/bus_wide_gen.resp_buf_reg[0]) is unused and will be removed from module a0_encrypt_buf_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rdata/data_p2_reg[9]) is unused and will be removed from module a0_encrypt_buf_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rdata/data_p2_reg[8]) is unused and will be removed from module a0_encrypt_buf_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rdata/data_p1_reg[9]) is unused and will be removed from module a0_encrypt_buf_r_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rdata/data_p1_reg[8]) is unused and will be removed from module a0_encrypt_buf_r_m_axi.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_12_2/encrypt_ctx_enckey_m_axi_U/\bus_read/rs_rreq/data_p2_reg[33] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/i_12_2/encrypt_ctx_enckey_m_axi_U/\bus_read/rs_rreq/data_p2_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_12_2/encrypt_ctx_deckey_m_axi_U/\bus_read/fifo_rreq/q_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_12_2/encrypt_ctx_enckey_m_axi_U/\bus_write/fifo_wreq/q_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_12_2/encrypt_ctx_deckey_m_axi_U/\bus_write/fifo_wreq/q_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_12_2/encrypt_ctx_enckey_m_axi_U/\bus_read/bus_wide_gen.fifo_burst/q_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_12_2/encrypt_ctx_enckey_m_axi_U/\bus_write/bus_wide_gen.fifo_burst/q_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_12_2/encrypt_ctx_deckey_m_axi_U/\bus_read/bus_wide_gen.fifo_burst/q_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_12_2/encrypt_ctx_deckey_m_axi_U/\bus_write/bus_wide_gen.fifo_burst/q_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_12_2/encrypt_ctx_enckey_m_axi_U/\bus_read/rs_rreq/data_p1_reg[33] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/i_12_2/encrypt_ctx_enckey_m_axi_U/\bus_read/rs_rreq/data_p1_reg[32] )
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[33]) is unused and will be removed from module a0_encrypt_ctx_deckey_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bus_wide_gen.fifo_burst/q_reg[5]) is unused and will be removed from module a0_encrypt_ctx_deckey_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/fifo_rreq/q_reg[33]) is unused and will be removed from module a0_encrypt_ctx_deckey_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/bus_wide_gen.fifo_burst/q_reg[5]) is unused and will be removed from module a0_encrypt_ctx_deckey_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[32]) is unused and will be removed from module a0_encrypt_ctx_enckey_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bus_wide_gen.fifo_burst/q_reg[5]) is unused and will be removed from module a0_encrypt_ctx_enckey_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[33]) is unused and will be removed from module a0_encrypt_ctx_enckey_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[32]) is unused and will be removed from module a0_encrypt_ctx_enckey_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p1_reg[33]) is unused and will be removed from module a0_encrypt_ctx_enckey_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p1_reg[32]) is unused and will be removed from module a0_encrypt_ctx_enckey_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/fifo_rdata/q_tmp_reg[33]) is unused and will be removed from module a0_encrypt_ctx_enckey_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/fifo_rdata/q_tmp_reg[32]) is unused and will be removed from module a0_encrypt_ctx_enckey_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/fifo_rdata/dout_buf_reg[33]) is unused and will be removed from module a0_encrypt_ctx_enckey_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/fifo_rdata/dout_buf_reg[32]) is unused and will be removed from module a0_encrypt_ctx_enckey_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/bus_wide_gen.fifo_burst/q_reg[5]) is unused and will be removed from module a0_encrypt_ctx_enckey_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/bus_wide_gen.resp_buf_reg[1]) is unused and will be removed from module a0_encrypt_ctx_enckey_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/bus_wide_gen.resp_buf_reg[0]) is unused and will be removed from module a0_encrypt_ctx_enckey_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rdata/data_p2_reg[9]) is unused and will be removed from module a0_encrypt_ctx_enckey_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rdata/data_p2_reg[8]) is unused and will be removed from module a0_encrypt_ctx_enckey_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rdata/data_p1_reg[9]) is unused and will be removed from module a0_encrypt_ctx_enckey_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rdata/data_p1_reg[8]) is unused and will be removed from module a0_encrypt_ctx_enckey_m_axi.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/i_12_0/encrypt_buf_r_m_axi_U/\bus_write/rs_wreq/data_p2_reg[32] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/i_12_0/encrypt_ctx_key_m_axi_U/\bus_write/rs_wreq/data_p2_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_12_0/encrypt_ctx_key_m_axi_U/\bus_write/rs_wreq/data_p2_reg[56] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/i_12_0/encrypt_buf_r_m_axi_U/\bus_read/rs_rreq/data_p2_reg[32] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/i_12_0/encrypt_ctx_key_m_axi_U/\bus_read/rs_rreq/data_p2_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_12_0/encrypt_ctx_key_m_axi_U/\bus_read/rs_rreq/data_p2_reg[51] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/i_12_0/encrypt_buf_r_m_axi_U/\bus_write/rs_wreq/data_p1_reg[32] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/i_12_0/encrypt_ctx_key_m_axi_U/\bus_write/rs_wreq/data_p1_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_12_0/encrypt_ctx_key_m_axi_U/\bus_write/rs_wreq/data_p1_reg[56] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/i_12_0/encrypt_buf_r_m_axi_U/\bus_read/rs_rreq/data_p1_reg[32] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/i_12_0/encrypt_ctx_key_m_axi_U/\bus_read/rs_rreq/data_p1_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_12_0/encrypt_ctx_key_m_axi_U/\bus_read/rs_rreq/data_p1_reg[51] )
WARNING: [Synth 8-3332] Sequential element (bus_write/sect_len_reg[9]) is unused and will be removed from module a0_encrypt_ctx_key_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/sect_len_reg[8]) is unused and will be removed from module a0_encrypt_ctx_key_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/sect_len_reg[7]) is unused and will be removed from module a0_encrypt_ctx_key_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/sect_len_reg[6]) is unused and will be removed from module a0_encrypt_ctx_key_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/sect_len_reg[5]) is unused and will be removed from module a0_encrypt_ctx_key_m_axi.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_12_0/encrypt_buf_r_m_axi_U/\bus_write/fifo_wreq/q_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_12_0/encrypt_ctx_key_m_axi_U/\bus_write/fifo_wreq/q_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_12_0/encrypt_buf_r_m_axi_U/\bus_read/fifo_rreq/q_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_12_0/encrypt_ctx_key_m_axi_U/\bus_read/fifo_rreq/q_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_12_2/encrypt_ctx_enckey_m_axi_U/\bus_read/fifo_rreq/q_reg[51] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:54 ; elapsed = 00:02:59 . Memory (MB): peak = 1992.477 ; gain = 661.773 ; free physical = 109681 ; free virtual = 130317
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+----------------------------+---------------------------------------------+---------------+----------------+
|Module Name                 | RTL Object                                  | Depth x Width | Implemented As | 
+----------------------------+---------------------------------------------+---------------+----------------+
|a0_aes_expandEncKey_bkb_rom | q0_reg                                      | 256x8         | Block RAM      | 
|a0_aes_subBytes             | sbox_U/a0_aes_expandEncKey_bkb_rom_U/q0_reg | 256x8         | Block RAM      | 
|a0_aes_expandEncKey         | sbox_U/a0_aes_expandEncKey_bkb_rom_U/q0_reg | 256x8         | Block RAM      | 
+----------------------------+---------------------------------------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+----------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                         | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|a0_encrypt_ctx_key_m_axi_buffer:                    | mem_reg    | 256 x 9(READ_FIRST)    | W |   | 256 x 9(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|a0_encrypt_ctx_key_m_axi_buffer__parameterized1:    | mem_reg    | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|a0_encrypt_buf_r_m_axi_buffer:                      | mem_reg    | 256 x 9(READ_FIRST)    | W |   | 256 x 9(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|a0_encrypt_buf_r_m_axi_buffer__parameterized1:      | mem_reg    | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|a0_encrypt_ctx_deckey_m_axi_buffer:                 | mem_reg    | 256 x 9(READ_FIRST)    | W |   | 256 x 9(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|a0_encrypt_ctx_deckey_m_axi_buffer__parameterized1: | mem_reg    | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|a0_encrypt_ctx_enckey_m_axi_buffer:                 | mem_reg    | 256 x 9(READ_FIRST)    | W |   | 256 x 9(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|a0_encrypt_ctx_enckey_m_axi_buffer__parameterized1: | mem_reg    | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+----------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------+------------+----------+
|      |RTL Partition   |Replication |Instances |
+------+----------------+------------+----------+
|1     |a0_encrypt__GB0 |           1|     16667|
|2     |a0_encrypt__GB1 |           1|      7105|
|3     |a0_encrypt__GB2 |           1|     22631|
+------+----------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:02 ; elapsed = 00:03:07 . Memory (MB): peak = 2035.477 ; gain = 704.773 ; free physical = 110908 ; free virtual = 131549
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:19 ; elapsed = 00:03:23 . Memory (MB): peak = 2118.648 ; gain = 787.945 ; free physical = 110300 ; free virtual = 130942
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------+------------+----------+
|      |RTL Partition   |Replication |Instances |
+------+----------------+------------+----------+
|1     |a0_encrypt__GB2 |           1|     22631|
|2     |a0_encrypt_GT0  |           1|     23772|
+------+----------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance U0/grp_aes_expandEncKey_fu_1157/sbox_U/a0_aes_expandEncKey_bkb_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/encrypt_ctx_deckey_m_axi_U/bus_write/buff_wdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/encrypt_ctx_deckey_m_axi_U/bus_read/fifo_rdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/encrypt_ctx_enckey_m_axi_U/bus_write/buff_wdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/encrypt_ctx_enckey_m_axi_U/bus_read/fifo_rdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/encrypt_ctx_key_m_axi_U/bus_write/buff_wdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/encrypt_ctx_key_m_axi_U/bus_read/fifo_rdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/encrypt_buf_r_m_axi_U/bus_write/buff_wdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/encrypt_buf_r_m_axi_U/bus_read/fifo_rdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:30 ; elapsed = 00:03:35 . Memory (MB): peak = 2135.320 ; gain = 804.617 ; free physical = 110730 ; free virtual = 131380
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:32 ; elapsed = 00:03:37 . Memory (MB): peak = 2135.320 ; gain = 804.617 ; free physical = 111301 ; free virtual = 131951
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:32 ; elapsed = 00:03:37 . Memory (MB): peak = 2135.320 ; gain = 804.617 ; free physical = 111317 ; free virtual = 131967
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:34 ; elapsed = 00:03:39 . Memory (MB): peak = 2135.320 ; gain = 804.617 ; free physical = 111030 ; free virtual = 131680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:34 ; elapsed = 00:03:39 . Memory (MB): peak = 2135.320 ; gain = 804.617 ; free physical = 111018 ; free virtual = 131668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:35 ; elapsed = 00:03:40 . Memory (MB): peak = 2135.320 ; gain = 804.617 ; free physical = 111008 ; free virtual = 131659
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:35 ; elapsed = 00:03:40 . Memory (MB): peak = 2135.320 ; gain = 804.617 ; free physical = 111001 ; free virtual = 131651
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+---------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                          | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+---------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|a0_encrypt  | ap_CS_fsm_reg[37]                                 | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|a0_encrypt  | grp_aes_expandEncKey_fu_1157/ap_CS_fsm_reg[416]   | 6      | 24    | YES          | NO                 | YES               | 24     | 0       | 
|a0_encrypt  | grp_aes_expandEncKey_fu_1157/ap_CS_fsm_reg[408]   | 4      | 27    | YES          | NO                 | YES               | 27     | 0       | 
|a0_encrypt  | grp_aes_expandEncKey_fu_1157/ap_CS_fsm_reg[55]    | 5      | 4     | YES          | NO                 | YES               | 4      | 0       | 
|a0_encrypt  | grp_aes_addRoundKey_cpy_fu_1190/ap_CS_fsm_reg[39] | 5      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|a0_encrypt  | grp_aes_addRoundKey_cpy_fu_1190/ap_CS_fsm_reg[31] | 4      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|a0_encrypt  | grp_aes_addRoundKey_cpy_fu_1190/ap_CS_fsm_reg[8]  | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+---------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name    | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | mem_reg[4]  | 8      | 64         | 64     | 0       | 0      | 0      | 0      | 
|dsrl__1     | mem_reg[14] | 16     | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__2     | mem_reg[4]  | 8      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__3     | mem_reg[4]  | 8      | 12         | 12     | 0       | 0      | 0      | 0      | 
|dsrl__4     | mem_reg[4]  | 8      | 64         | 64     | 0       | 0      | 0      | 0      | 
|dsrl__5     | mem_reg[14] | 16     | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__6     | mem_reg[4]  | 8      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__7     | mem_reg[4]  | 8      | 12         | 12     | 0       | 0      | 0      | 0      | 
|dsrl__8     | mem_reg[4]  | 8      | 64         | 64     | 0       | 0      | 0      | 0      | 
|dsrl__9     | mem_reg[14] | 16     | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__10    | mem_reg[4]  | 8      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__11    | mem_reg[4]  | 8      | 12         | 12     | 0       | 0      | 0      | 0      | 
|dsrl__12    | mem_reg[4]  | 8      | 64         | 64     | 0       | 0      | 0      | 0      | 
|dsrl__13    | mem_reg[14] | 16     | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__14    | mem_reg[4]  | 8      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__15    | mem_reg[4]  | 8      | 12         | 12     | 0       | 0      | 0      | 0      | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |  1034|
|2     |LUT1       |  2069|
|3     |LUT2       |  1742|
|4     |LUT3       |  2518|
|5     |LUT4       |   899|
|6     |LUT5       |  1403|
|7     |LUT6       |  3572|
|8     |MUXF7      |     5|
|9     |RAMB18E1   |     4|
|10    |RAMB18E1_1 |     4|
|11    |RAMB18E1_2 |     2|
|12    |SRL16E     |   398|
|13    |XORCY      |    20|
|14    |FDRE       |  9387|
|15    |FDSE       |    40|
+------+-----------+------+

Report Instance Areas: 
+------+--------------------------------------+------------------------------------------------------+------+
|      |Instance                              |Module                                                |Cells |
+------+--------------------------------------+------------------------------------------------------+------+
|1     |top                                   |                                                      | 23097|
|2     |  U0                                  |a0_encrypt                                            | 23097|
|3     |    encrypt_buf_r_m_axi_U             |a0_encrypt_buf_r_m_axi                                |  2089|
|4     |      bus_read                        |a0_encrypt_buf_r_m_axi_read                           |  1078|
|5     |        \bus_wide_gen.fifo_burst      |a0_encrypt_buf_r_m_axi_fifo__parameterized1_14        |    62|
|6     |        fifo_rctl                     |a0_encrypt_buf_r_m_axi_fifo__parameterized3_15        |    36|
|7     |        fifo_rdata                    |a0_encrypt_buf_r_m_axi_buffer__parameterized1         |   216|
|8     |        fifo_rreq                     |a0_encrypt_buf_r_m_axi_fifo_16                        |   113|
|9     |        rs_rdata                      |a0_encrypt_buf_r_m_axi_reg_slice__parameterized2      |    53|
|10    |        rs_rreq                       |a0_encrypt_buf_r_m_axi_reg_slice_17                   |   115|
|11    |      bus_write                       |a0_encrypt_buf_r_m_axi_write                          |   974|
|12    |        buff_wdata                    |a0_encrypt_buf_r_m_axi_buffer                         |    97|
|13    |        \bus_wide_gen.fifo_burst      |a0_encrypt_buf_r_m_axi_fifo__parameterized1           |    91|
|14    |        fifo_resp                     |a0_encrypt_buf_r_m_axi_fifo__parameterized3           |    26|
|15    |        fifo_resp_to_user             |a0_encrypt_buf_r_m_axi_fifo__parameterized5           |    41|
|16    |        fifo_wreq                     |a0_encrypt_buf_r_m_axi_fifo                           |   112|
|17    |        rs_wreq                       |a0_encrypt_buf_r_m_axi_reg_slice                      |   112|
|18    |      rreq_throttl                    |a0_encrypt_buf_r_m_axi_throttl__parameterized1        |    19|
|19    |      wreq_throttl                    |a0_encrypt_buf_r_m_axi_throttl                        |    18|
|20    |    encrypt_ctx_deckey_m_axi_U        |a0_encrypt_ctx_deckey_m_axi                           |  2084|
|21    |      bus_read                        |a0_encrypt_ctx_deckey_m_axi_read                      |  1071|
|22    |        \bus_wide_gen.fifo_burst      |a0_encrypt_ctx_deckey_m_axi_fifo__parameterized1_10   |    57|
|23    |        fifo_rctl                     |a0_encrypt_ctx_deckey_m_axi_fifo__parameterized3_11   |    35|
|24    |        fifo_rdata                    |a0_encrypt_ctx_deckey_m_axi_buffer__parameterized1    |   210|
|25    |        fifo_rreq                     |a0_encrypt_ctx_deckey_m_axi_fifo_12                   |   112|
|26    |        rs_rdata                      |a0_encrypt_ctx_deckey_m_axi_reg_slice__parameterized2 |    43|
|27    |        rs_rreq                       |a0_encrypt_ctx_deckey_m_axi_reg_slice_13              |   131|
|28    |      bus_write                       |a0_encrypt_ctx_deckey_m_axi_write                     |   976|
|29    |        buff_wdata                    |a0_encrypt_ctx_deckey_m_axi_buffer                    |   107|
|30    |        \bus_wide_gen.fifo_burst      |a0_encrypt_ctx_deckey_m_axi_fifo__parameterized1      |    73|
|31    |        fifo_resp                     |a0_encrypt_ctx_deckey_m_axi_fifo__parameterized3      |    43|
|32    |        fifo_resp_to_user             |a0_encrypt_ctx_deckey_m_axi_fifo__parameterized5      |    22|
|33    |        fifo_wreq                     |a0_encrypt_ctx_deckey_m_axi_fifo                      |   116|
|34    |        rs_wreq                       |a0_encrypt_ctx_deckey_m_axi_reg_slice                 |   117|
|35    |      rreq_throttl                    |a0_encrypt_ctx_deckey_m_axi_throttl__parameterized1   |    19|
|36    |      wreq_throttl                    |a0_encrypt_ctx_deckey_m_axi_throttl                   |    18|
|37    |    encrypt_ctx_enckey_m_axi_U        |a0_encrypt_ctx_enckey_m_axi                           |  2041|
|38    |      bus_read                        |a0_encrypt_ctx_enckey_m_axi_read                      |  1051|
|39    |        \bus_wide_gen.fifo_burst      |a0_encrypt_ctx_enckey_m_axi_fifo__parameterized1_6    |    65|
|40    |        fifo_rctl                     |a0_encrypt_ctx_enckey_m_axi_fifo__parameterized3_7    |    53|
|41    |        fifo_rdata                    |a0_encrypt_ctx_enckey_m_axi_buffer__parameterized1    |   215|
|42    |        fifo_rreq                     |a0_encrypt_ctx_enckey_m_axi_fifo_8                    |    92|
|43    |        rs_rdata                      |a0_encrypt_ctx_enckey_m_axi_reg_slice__parameterized2 |    36|
|44    |        rs_rreq                       |a0_encrypt_ctx_enckey_m_axi_reg_slice_9               |   106|
|45    |      bus_write                       |a0_encrypt_ctx_enckey_m_axi_write                     |   955|
|46    |        buff_wdata                    |a0_encrypt_ctx_enckey_m_axi_buffer                    |   104|
|47    |        \bus_wide_gen.fifo_burst      |a0_encrypt_ctx_enckey_m_axi_fifo__parameterized1      |    74|
|48    |        fifo_resp                     |a0_encrypt_ctx_enckey_m_axi_fifo__parameterized3      |    62|
|49    |        fifo_resp_to_user             |a0_encrypt_ctx_enckey_m_axi_fifo__parameterized5      |    16|
|50    |        fifo_wreq                     |a0_encrypt_ctx_enckey_m_axi_fifo                      |    94|
|51    |        rs_wreq                       |a0_encrypt_ctx_enckey_m_axi_reg_slice                 |   110|
|52    |      rreq_throttl                    |a0_encrypt_ctx_enckey_m_axi_throttl__parameterized1   |    17|
|53    |      wreq_throttl                    |a0_encrypt_ctx_enckey_m_axi_throttl                   |    18|
|54    |    encrypt_ctx_key_m_axi_U           |a0_encrypt_ctx_key_m_axi                              |  2044|
|55    |      bus_read                        |a0_encrypt_ctx_key_m_axi_read                         |  1052|
|56    |        \bus_wide_gen.fifo_burst      |a0_encrypt_ctx_key_m_axi_fifo__parameterized1_2       |    64|
|57    |        fifo_rctl                     |a0_encrypt_ctx_key_m_axi_fifo__parameterized3_3       |    53|
|58    |        fifo_rdata                    |a0_encrypt_ctx_key_m_axi_buffer__parameterized1       |   215|
|59    |        fifo_rreq                     |a0_encrypt_ctx_key_m_axi_fifo_4                       |    92|
|60    |        rs_rdata                      |a0_encrypt_ctx_key_m_axi_reg_slice__parameterized2    |    33|
|61    |        rs_rreq                       |a0_encrypt_ctx_key_m_axi_reg_slice_5                  |   111|
|62    |      bus_write                       |a0_encrypt_ctx_key_m_axi_write                        |   955|
|63    |        buff_wdata                    |a0_encrypt_ctx_key_m_axi_buffer                       |    99|
|64    |        \bus_wide_gen.fifo_burst      |a0_encrypt_ctx_key_m_axi_fifo__parameterized1         |   101|
|65    |        fifo_resp                     |a0_encrypt_ctx_key_m_axi_fifo__parameterized3         |    26|
|66    |        fifo_resp_to_user             |a0_encrypt_ctx_key_m_axi_fifo__parameterized5         |    19|
|67    |        fifo_wreq                     |a0_encrypt_ctx_key_m_axi_fifo                         |   110|
|68    |        rs_wreq                       |a0_encrypt_ctx_key_m_axi_reg_slice                    |   105|
|69    |      rreq_throttl                    |a0_encrypt_ctx_key_m_axi_throttl__parameterized1      |    17|
|70    |      wreq_throttl                    |a0_encrypt_ctx_key_m_axi_throttl                      |    20|
|71    |    grp_aes_addRoundKey_cpy_fu_1190   |a0_aes_addRoundKey_cpy                                |  2231|
|72    |    grp_aes_addRoundKey_fu_1177       |a0_aes_addRoundKey                                    |  2352|
|73    |    grp_aes_expandEncKey_fu_1157      |a0_aes_expandEncKey                                   |  5125|
|74    |      sbox_U                          |a0_aes_expandEncKey_bkb_0                             |    97|
|75    |        a0_aes_expandEncKey_bkb_rom_U |a0_aes_expandEncKey_bkb_rom_1                         |    97|
|76    |    grp_aes_mixColumns_fu_1219        |a0_aes_mixColumns                                     |   760|
|77    |    grp_aes_shiftRows_fu_1212         |a0_aes_shiftRows                                      |  1715|
|78    |    grp_aes_subBytes_fu_1203          |a0_aes_subBytes                                       |  2246|
|79    |      sbox_U                          |a0_aes_expandEncKey_bkb                               |    68|
|80    |        a0_aes_expandEncKey_bkb_rom_U |a0_aes_expandEncKey_bkb_rom                           |    68|
+------+--------------------------------------+------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:35 ; elapsed = 00:03:40 . Memory (MB): peak = 2135.320 ; gain = 804.617 ; free physical = 110996 ; free virtual = 131647
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 12 critical warnings and 399 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:16 ; elapsed = 00:03:22 . Memory (MB): peak = 2135.320 ; gain = 321.086 ; free physical = 111018 ; free virtual = 131668
Synthesis Optimization Complete : Time (s): cpu = 00:03:35 ; elapsed = 00:03:40 . Memory (MB): peak = 2135.328 ; gain = 804.617 ; free physical = 111017 ; free virtual = 131668
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1064 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 20 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 20 instances

736 Infos, 340 Warnings, 12 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:40 ; elapsed = 00:03:45 . Memory (MB): peak = 2135.445 ; gain = 804.742 ; free physical = 110694 ; free virtual = 131345
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Common 17-1381] The checkpoint '/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.runs/pynq_encrypt_1_0_synth_1/pynq_encrypt_1_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP /scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.srcs/sources_1/bd/pynq/ip/pynq_encrypt_1_0/pynq_encrypt_1_0.xci
INFO: [Coretcl 2-1174] Renamed 79 cell refs.
INFO: [Common 17-1381] The checkpoint '/scratch/local/tmp.tEdaivbEa4/_sds/p0/ipi/pynq.runs/pynq_encrypt_1_0_synth_1/pynq_encrypt_1_0.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2141.336 ; gain = 0.000 ; free physical = 111492 ; free virtual = 132167
INFO: [Common 17-206] Exiting Vivado at Mon Nov 19 14:29:44 2018...
