$date
	Tue Aug 12 15:47:22 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_compare_wire_reg $end
$var wire 1 ! q_ff $end
$var wire 1 " q_comb $end
$var reg 1 # clk $end
$var reg 1 $ d $end
$scope module u_comb $end
$var wire 1 $ d $end
$var wire 1 " q $end
$upscope $end
$scope module u_ff $end
$var wire 1 # clk $end
$var wire 1 $ d $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0$
0#
0"
x!
$end
#5
0!
1#
#7
1"
1$
#10
0#
#15
1!
1#
#17
0"
0$
#20
0#
#25
0!
1#
#27
1"
1$
#30
0#
#35
1!
1#
#37
