

================================================================
== Vivado HLS Report for 'ddr_to_axis_reader'
================================================================
* Date:           Wed Aug 23 16:40:29 2017

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        DDR_TO_AXIS_READER_AXILITE
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      7.00|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------+------+------+----------+-----------+-----------+------+----------+
        |                                |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name           |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1                        |     ?|     ?|      4620|          -|          -|     ?|    no    |
        | + memcpy.buffer.base_ddr_addr  |   513|   513|         3|          1|          1|   512|    yes   |
        | + Loop 1.2                     |  4097|  4097|         3|          1|          1|  4096|    yes   |
        +--------------------------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    753|
|FIFO             |        -|      -|       -|      -|
|Instance         |        4|      2|     737|   1016|
|Memory           |        2|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    178|
|Register         |        -|      -|     447|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        6|      2|    1184|   1947|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        2|   ~0  |       1|      3|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +------------------------------------------+----------------------------------------+---------+-------+-----+-----+
    |                 Instance                 |                 Module                 | BRAM_18K| DSP48E|  FF | LUT |
    +------------------------------------------+----------------------------------------+---------+-------+-----+-----+
    |ddr_to_axis_reader_AXILiteS_s_axi_U       |ddr_to_axis_reader_AXILiteS_s_axi       |        0|      0|  171|  250|
    |ddr_to_axis_reader_base_ddr_addr_m_axi_U  |ddr_to_axis_reader_base_ddr_addr_m_axi  |        4|      0|  566|  766|
    |ddr_to_axis_reader_mul_8ns_32ns_40_3_U0   |ddr_to_axis_reader_mul_8ns_32ns_40_3    |        0|      2|    0|    0|
    +------------------------------------------+----------------------------------------+---------+-------+-----+-----+
    |Total                                     |                                        |        4|      2|  737| 1016|
    +------------------------------------------+----------------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +----------+---------------------------+---------+---+----+------+-----+------+-------------+
    |  Memory  |           Module          | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------+---------------------------+---------+---+----+------+-----+------+-------------+
    |buffer_U  |ddr_to_axis_reader_buffer  |        2|  0|   0|   512|   64|     1|        32768|
    +----------+---------------------------+---------+---+----+------+-----+------+-------------+
    |Total     |                           |        2|  0|   0|   512|   64|     1|        32768|
    +----------+---------------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+-----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+-----+------------+------------+
    |i_1_fu_420_p2              |     +    |      0|  0|   32|          32|           1|
    |indvar_next_fu_443_p2      |     +    |      0|  0|   10|          10|           1|
    |inner_index_V_1_fu_362_p2  |     +    |      0|  0|    8|           2|           8|
    |j_1_fu_460_p2              |     +    |      0|  0|   13|          13|           1|
    |offset_1_fu_599_p2         |     +    |      0|  0|   32|          32|          10|
    |offset_fu_391_p2           |     +    |      0|  0|   32|          28|          32|
    |tmp_17_fu_522_p2           |     -    |      0|  0|    7|           7|           7|
    |tmp_19_fu_534_p2           |     -    |      0|  0|    7|           7|           7|
    |tmp_23_fu_564_p2           |     -    |      0|  0|    7|           6|           7|
    |ap_sig_116                 |    and   |      0|  0|    1|           1|           1|
    |ap_sig_128                 |    and   |      0|  0|    1|           1|           1|
    |ap_sig_265                 |    and   |      0|  0|    1|           1|           1|
    |ap_sig_276                 |    and   |      0|  0|    1|           1|           1|
    |tmp_28_fu_589_p2           |    and   |      0|  0|   87|          64|          64|
    |exitcond1_fu_437_p2        |   icmp   |      0|  0|    4|          10|          11|
    |exitcond_fu_454_p2         |   icmp   |      0|  0|    5|          13|          14|
    |tmp_13_fu_498_p2           |   icmp   |      0|  0|    3|           6|           6|
    |tmp_4_fu_344_p2            |   icmp   |      0|  0|    3|           8|           1|
    |tmp_7_fu_414_p2            |   icmp   |      0|  0|   11|          32|          32|
    |tmp_26_fu_574_p2           |   lshr   |      0|  0|  193|          64|          64|
    |tmp_27_fu_583_p2           |   lshr   |      0|  0|  193|           2|          64|
    |end_pos_fu_492_p2          |    or    |      0|  0|    8|           6|           3|
    |t_V_fu_354_p3              |  select  |      0|  0|    8|           1|           8|
    |tmp_20_fu_540_p3           |  select  |      0|  0|    7|           1|           7|
    |tmp_21_fu_548_p3           |  select  |      0|  0|   64|           1|          64|
    |tmp_22_fu_556_p3           |  select  |      0|  0|    7|           1|           7|
    |tmp_18_fu_528_p2           |    xor   |      0|  0|    8|           7|           6|
    +---------------------------+----------+-------+---+-----+------------+------------+
    |Total                      |          |      0|  0|  753|         357|         429|
    +---------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                             |  10|         16|    1|         16|
    |ap_reg_ppiten_pp0_it2                 |   1|          2|    1|          2|
    |ap_reg_ppiten_pp1_it2                 |   1|          2|    1|          2|
    |ap_sig_ioackin_base_ddr_addr_ARREADY  |   1|          2|    1|          2|
    |ap_sig_ioackin_outStream_V_TREADY     |   1|          2|    1|          2|
    |base_ddr_addr_blk_n_AR                |   1|          2|    1|          2|
    |base_ddr_addr_blk_n_R                 |   1|          2|    1|          2|
    |i_op_assign_reg_239                   |  32|          2|   32|         64|
    |i_reg_258                             |  32|          2|   32|         64|
    |indvar_phi_fu_273_p4                  |  10|          2|   10|         20|
    |indvar_reg_269                        |  10|          2|   10|         20|
    |j_reg_281                             |  13|          2|   13|         26|
    |offset1_reg_248                       |  32|          2|   32|         64|
    |outStream_V_TDATA_blk_n               |   1|          2|    1|          2|
    |tmp_3_phi_fu_233_p4                   |  32|          3|   32|         96|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 178|         45|  169|        384|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+----+----+-----+-----------+
    |                   Name                   | FF | LUT| Bits| Const Bits|
    +------------------------------------------+----+----+-----+-----------+
    |FRAME_BUFFER_DIM_r                        |  32|   0|   32|          0|
    |FRAME_BUFFER_NUMBER_r                     |   8|   0|   32|         24|
    |FRAME_OFFSET                              |  32|   0|   32|          0|
    |ap_CS_fsm                                 |  15|   0|   15|          0|
    |ap_reg_ioackin_base_ddr_addr_ARREADY      |   1|   0|    1|          0|
    |ap_reg_ioackin_outStream_V_TREADY         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it0                     |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1                     |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it2                     |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it0                     |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it1                     |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it2                     |   1|   0|    1|          0|
    |ap_reg_ppstg_exitcond1_reg_657_pp0_iter1  |   1|   0|    1|          0|
    |ap_reg_ppstg_exitcond_reg_671_pp1_iter1   |   1|   0|    1|          0|
    |ap_reg_ppstg_indvar_reg_269_pp0_iter1     |  10|   0|   10|          0|
    |base_ddr_addr_addr_read_reg_666           |  64|   0|   64|          0|
    |exitcond1_reg_657                         |   1|   0|    1|          0|
    |exitcond_reg_671                          |   1|   0|    1|          0|
    |i_1_reg_646                               |  32|   0|   32|          0|
    |i_op_assign_reg_239                       |  32|   0|   32|          0|
    |i_reg_258                                 |  32|   0|   32|          0|
    |indvar_next_reg_661                       |  10|   0|   10|          0|
    |indvar_reg_269                            |  10|   0|   10|          0|
    |inner_index_V_1_reg_618                   |   8|   0|    8|          0|
    |j_reg_281                                 |  13|   0|   13|          0|
    |offset1_reg_248                           |  32|   0|   32|          0|
    |tmp_12_reg_680                            |   3|   0|    3|          0|
    |tmp_23_reg_690                            |   6|   0|    7|          1|
    |tmp_26_reg_695                            |  64|   0|   64|          0|
    |tmp_s_reg_633                             |  32|   0|   32|          0|
    +------------------------------------------+----+----+-----+-----------+
    |Total                                     | 447|   0|  472|         25|
    +------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+--------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+------------------------------+-----+-----+------------+--------------------+--------------+
|s_axi_AXILiteS_AWVALID        |  in |    1|    s_axi   |      AXILiteS      |    scalar    |
|s_axi_AXILiteS_AWREADY        | out |    1|    s_axi   |      AXILiteS      |    scalar    |
|s_axi_AXILiteS_AWADDR         |  in |    6|    s_axi   |      AXILiteS      |    scalar    |
|s_axi_AXILiteS_WVALID         |  in |    1|    s_axi   |      AXILiteS      |    scalar    |
|s_axi_AXILiteS_WREADY         | out |    1|    s_axi   |      AXILiteS      |    scalar    |
|s_axi_AXILiteS_WDATA          |  in |   32|    s_axi   |      AXILiteS      |    scalar    |
|s_axi_AXILiteS_WSTRB          |  in |    4|    s_axi   |      AXILiteS      |    scalar    |
|s_axi_AXILiteS_ARVALID        |  in |    1|    s_axi   |      AXILiteS      |    scalar    |
|s_axi_AXILiteS_ARREADY        | out |    1|    s_axi   |      AXILiteS      |    scalar    |
|s_axi_AXILiteS_ARADDR         |  in |    6|    s_axi   |      AXILiteS      |    scalar    |
|s_axi_AXILiteS_RVALID         | out |    1|    s_axi   |      AXILiteS      |    scalar    |
|s_axi_AXILiteS_RREADY         |  in |    1|    s_axi   |      AXILiteS      |    scalar    |
|s_axi_AXILiteS_RDATA          | out |   32|    s_axi   |      AXILiteS      |    scalar    |
|s_axi_AXILiteS_RRESP          | out |    2|    s_axi   |      AXILiteS      |    scalar    |
|s_axi_AXILiteS_BVALID         | out |    1|    s_axi   |      AXILiteS      |    scalar    |
|s_axi_AXILiteS_BREADY         |  in |    1|    s_axi   |      AXILiteS      |    scalar    |
|s_axi_AXILiteS_BRESP          | out |    2|    s_axi   |      AXILiteS      |    scalar    |
|ap_clk                        |  in |    1| ap_ctrl_hs | ddr_to_axis_reader | return value |
|ap_rst_n                      |  in |    1| ap_ctrl_hs | ddr_to_axis_reader | return value |
|interrupt                     | out |    1| ap_ctrl_hs | ddr_to_axis_reader | return value |
|outStream_V_TDATA             | out |    8|    axis    |     outStream_V    |    pointer   |
|outStream_V_TVALID            | out |    1|    axis    |     outStream_V    |    pointer   |
|outStream_V_TREADY            |  in |    1|    axis    |     outStream_V    |    pointer   |
|m_axi_base_ddr_addr_AWVALID   | out |    1|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_AWREADY   |  in |    1|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_AWADDR    | out |   32|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_AWID      | out |    1|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_AWLEN     | out |    8|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_AWSIZE    | out |    3|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_AWBURST   | out |    2|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_AWLOCK    | out |    2|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_AWCACHE   | out |    4|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_AWPROT    | out |    3|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_AWQOS     | out |    4|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_AWREGION  | out |    4|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_AWUSER    | out |    1|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_WVALID    | out |    1|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_WREADY    |  in |    1|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_WDATA     | out |   64|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_WSTRB     | out |    8|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_WLAST     | out |    1|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_WID       | out |    1|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_WUSER     | out |    1|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_ARVALID   | out |    1|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_ARREADY   |  in |    1|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_ARADDR    | out |   32|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_ARID      | out |    1|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_ARLEN     | out |    8|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_ARSIZE    | out |    3|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_ARBURST   | out |    2|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_ARLOCK    | out |    2|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_ARCACHE   | out |    4|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_ARPROT    | out |    3|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_ARQOS     | out |    4|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_ARREGION  | out |    4|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_ARUSER    | out |    1|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_RVALID    |  in |    1|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_RREADY    | out |    1|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_RDATA     |  in |   64|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_RLAST     |  in |    1|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_RID       |  in |    1|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_RUSER     |  in |    1|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_RRESP     |  in |    2|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_BVALID    |  in |    1|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_BREADY    | out |    1|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_BRESP     |  in |    2|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_BID       |  in |    1|    m_axi   |    base_ddr_addr   |    pointer   |
|m_axi_base_ddr_addr_BUSER     |  in |    1|    m_axi   |    base_ddr_addr   |    pointer   |
|frame_index_V                 |  in |    8|   ap_none  |    frame_index_V   |    pointer   |
+------------------------------+-----+-----+------------+--------------------+--------------+

