\hypertarget{struct_d_s_i___type_def}{}\doxysection{D\+S\+I\+\_\+\+Type\+Def Struct Reference}
\label{struct_d_s_i___type_def}\index{DSI\_TypeDef@{DSI\_TypeDef}}


D\+SI Controller.  




{\ttfamily \#include $<$stm32f779xx.\+h$>$}

\doxysubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_s_i___type_def_a14d0c8200f9e755448932db6f1989429}{VR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_s_i___type_def_a262acc3b84ac0b3cb74aa20b2d8b267a}{CR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_s_i___type_def_a546272460c0e05034dc76ff249f96d9b}{C\+CR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_s_i___type_def_a9cfc492ca441aae203676b9fffa86050}{L\+V\+C\+I\+DR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_s_i___type_def_a8ae466893e9bf5dc914a155239c8d1af}{L\+C\+O\+L\+CR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_s_i___type_def_adc039a092f38fe2f1508b77ed7587ad8}{L\+P\+CR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_s_i___type_def_a7915788d26f2243ca58492405cdc1368}{L\+P\+M\+CR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_d_s_i___type_def_a2e76d9e9e35892616073d90ba7a1897c}{R\+E\+S\+E\+R\+V\+E\+D0}} \mbox{[}4\mbox{]}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_s_i___type_def_ae999b30251e47cee8160c84d3d5dd8bc}{P\+CR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_s_i___type_def_a169b680119e30cdc325b01605fe94310}{G\+V\+C\+I\+DR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_s_i___type_def_a16afd91423dc280d0a3b32d1d7c13a79}{M\+CR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_s_i___type_def_ace060656c730b73f1908aa1f7a25f34f}{V\+M\+CR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_s_i___type_def_aed40cfeff5c910c88b9c5b41cb904dfe}{V\+P\+CR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_s_i___type_def_a86a950d20736350dd2629ab536617950}{V\+C\+CR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_s_i___type_def_a212a8af98e5ccb3d174bff72794f7d0d}{V\+N\+P\+CR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_s_i___type_def_a6fc9061548f4a565ac23c7ff0b0a300a}{V\+H\+S\+A\+CR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_s_i___type_def_a9bef153516c9848866a60183858a5a9f}{V\+H\+B\+P\+CR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_s_i___type_def_a0eb40854222d8ebe5a16270d778f8a4b}{V\+L\+CR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_s_i___type_def_a81f1cd615e2b20b65c956ab29e145940}{V\+V\+S\+A\+CR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_s_i___type_def_a5253113fd3fab813950ee162b361fb96}{V\+V\+B\+P\+CR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_s_i___type_def_a8d37ef1141e3458587cf38a3c26632cf}{V\+V\+F\+P\+CR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_s_i___type_def_ae21602d6699d15c1120c1aa0f89b03ac}{V\+V\+A\+CR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_s_i___type_def_a14f95808f9b8ec6cd76f0f1ee4a9988c}{L\+C\+CR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_s_i___type_def_a6163bfd00e1af76f1c164ff257f48b53}{C\+M\+CR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_s_i___type_def_ade1fae467139c1b5dea7f0b78ebf434f}{G\+H\+CR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_s_i___type_def_aa4e3cc55e018151de82d82ce9f17104d}{G\+P\+DR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_s_i___type_def_ac65bdb63f5ce879822120ec6b3d06276}{G\+P\+SR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_s_i___type_def_ad0c5f8a019980a00e255503a6a0e3fbb}{T\+C\+CR}} \mbox{[}6\mbox{]}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_s_i___type_def_a08d2907c48d32466e1a36dc33302f6b3}{T\+D\+CR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_s_i___type_def_acb61549cc4a87f9fa029514b42c35969}{C\+L\+CR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_s_i___type_def_a556d117ddb888209f216c90e9c4e041d}{C\+L\+T\+CR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_s_i___type_def_aa23101a85e8d89cb584784906f35ad04}{D\+L\+T\+CR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_s_i___type_def_abc4688ee208f8280c732727d49b62611}{P\+C\+T\+LR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_s_i___type_def_ab62713bcfd4a7661078deae2cb9bd1e1}{P\+C\+O\+N\+FR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_s_i___type_def_a502c59e6322064b816a166c5dcafb6db}{P\+U\+CR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_s_i___type_def_a60d06150900c0b0da41ec9bc9991f8f7}{P\+T\+T\+CR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_s_i___type_def_a7cb4554f2eb7082207a5262488fb1f14}{P\+SR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_d_s_i___type_def_af300c8a0d9f94a727ea7a2dece3e80bd}{R\+E\+S\+E\+R\+V\+E\+D1}} \mbox{[}2\mbox{]}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_s_i___type_def_a00c021cd09aebb6654fe2fe7ef1ba6ad}{I\+SR}} \mbox{[}2\mbox{]}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_s_i___type_def_a102feaa8569a7f0e91ebce8287869798}{I\+ER}} \mbox{[}2\mbox{]}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_d_s_i___type_def_a562c2953809bf50406dc81cd0a8f9c63}{R\+E\+S\+E\+R\+V\+E\+D2}} \mbox{[}3\mbox{]}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_s_i___type_def_a273d030567a02d4603ed0488b97dfb10}{F\+IR}} \mbox{[}2\mbox{]}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_d_s_i___type_def_af8ef48d65952d9f44e1f40bc03f06d19}{R\+E\+S\+E\+R\+V\+E\+D3}} \mbox{[}8\mbox{]}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_s_i___type_def_a9bd4f0b666b2241456004349d352ffd8}{V\+S\+CR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_d_s_i___type_def_ad38be26af26517aa49eb81b5e03f84ef}{R\+E\+S\+E\+R\+V\+E\+D4}} \mbox{[}2\mbox{]}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_s_i___type_def_aae069ab85d8e2a118bbe98d680ae8107}{L\+C\+V\+C\+I\+DR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_s_i___type_def_a65dd36e65ae351cf6d85e085d89ddd01}{L\+C\+C\+CR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_d_s_i___type_def_a81c7a3c22e3d4c1b1ca1a3f716022f77}{R\+E\+S\+E\+R\+V\+E\+D5}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_s_i___type_def_aa0607e856fb7c562cb46a77cbe95a91f}{L\+P\+M\+C\+CR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_d_s_i___type_def_a069069128b736f7b5e32330bbce3c176}{R\+E\+S\+E\+R\+V\+E\+D6}} \mbox{[}7\mbox{]}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_s_i___type_def_a58821ef82e176fb46dc2bbcb06f0fd83}{V\+M\+C\+CR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_s_i___type_def_afb6fe795507fbce1c3b4b1c9d6ed5524}{V\+P\+C\+CR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_s_i___type_def_afed960015b4a1a1546220b3608f26331}{V\+C\+C\+CR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_s_i___type_def_a22f4fe51125116f9c20df8c2475a9886}{V\+N\+P\+C\+CR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_s_i___type_def_a0c37590606da38986578bd95430d583e}{V\+H\+S\+A\+C\+CR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_s_i___type_def_ae303c62e204b0a79a9c4c8374b990788}{V\+H\+B\+P\+C\+CR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_s_i___type_def_a9a24a1eb3b81817b9d1da3d8344cf1da}{V\+L\+C\+CR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_s_i___type_def_a053f41fa9f1bc09f2f57f3fdcb15d4a4}{V\+V\+S\+A\+C\+CR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_s_i___type_def_add60c2e6c5747f0bfdfe951fcbce4611}{V\+V\+B\+P\+C\+CR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_s_i___type_def_a6f9a49a4192db7100d2576aaff571ecd}{V\+V\+F\+P\+C\+CR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_s_i___type_def_a94b7679cddc9b9ab02930dd8c3dbf787}{V\+V\+A\+C\+CR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_d_s_i___type_def_a882d6a007f084c899febbccd764127ad}{R\+E\+S\+E\+R\+V\+E\+D7}} \mbox{[}11\mbox{]}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_s_i___type_def_a742da914b98251b709d04c0775ebc904}{T\+D\+C\+CR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_d_s_i___type_def_a974d157edc3aa12ba21d3bf0e4fe5f96}{R\+E\+S\+E\+R\+V\+E\+D8}} \mbox{[}155\mbox{]}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_s_i___type_def_a67d8829a44de873bb4a0c604fcac2307}{W\+C\+F\+GR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_s_i___type_def_aa9893e5a989648bdd3cba729683fdc3c}{W\+CR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_s_i___type_def_a04ee23431716625df045f9a008db02ac}{W\+I\+ER}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_s_i___type_def_a9b64beaaf4c8e71f7299f4af0e212db1}{W\+I\+SR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_s_i___type_def_a48d7e8f31a26ca60ef2bb1e61d24ae36}{W\+I\+F\+CR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_d_s_i___type_def_ab64f00da1e49a14ed2783bff21ee17c0}{R\+E\+S\+E\+R\+V\+E\+D9}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_s_i___type_def_a467ac564f5f6275f01432cad36f32d85}{W\+P\+CR}} \mbox{[}5\mbox{]}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_d_s_i___type_def_a6d57a8a2110c9b207df4863fffa45106}{R\+E\+S\+E\+R\+V\+E\+D10}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_s_i___type_def_a5e9f398f3dbd4a89822c23a05d048864}{W\+R\+P\+CR}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
D\+SI Controller. 

\doxysubsection{Member Data Documentation}
\mbox{\Hypertarget{struct_d_s_i___type_def_a546272460c0e05034dc76ff249f96d9b}\label{struct_d_s_i___type_def_a546272460c0e05034dc76ff249f96d9b}} 
\index{DSI\_TypeDef@{DSI\_TypeDef}!CCR@{CCR}}
\index{CCR@{CCR}!DSI\_TypeDef@{DSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CCR}{CCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+S\+I\+\_\+\+Type\+Def\+::\+C\+CR}

D\+SI H\+O\+ST Clock Control Register, Address offset\+: 0x08 ~\newline
 \mbox{\Hypertarget{struct_d_s_i___type_def_acb61549cc4a87f9fa029514b42c35969}\label{struct_d_s_i___type_def_acb61549cc4a87f9fa029514b42c35969}} 
\index{DSI\_TypeDef@{DSI\_TypeDef}!CLCR@{CLCR}}
\index{CLCR@{CLCR}!DSI\_TypeDef@{DSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CLCR}{CLCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+S\+I\+\_\+\+Type\+Def\+::\+C\+L\+CR}

D\+SI Host Clock Lane Configuration Register, Address offset\+: 0x94 ~\newline
 \mbox{\Hypertarget{struct_d_s_i___type_def_a556d117ddb888209f216c90e9c4e041d}\label{struct_d_s_i___type_def_a556d117ddb888209f216c90e9c4e041d}} 
\index{DSI\_TypeDef@{DSI\_TypeDef}!CLTCR@{CLTCR}}
\index{CLTCR@{CLTCR}!DSI\_TypeDef@{DSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CLTCR}{CLTCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+S\+I\+\_\+\+Type\+Def\+::\+C\+L\+T\+CR}

D\+SI Host Clock Lane Timer Configuration Register, Address offset\+: 0x98 ~\newline
 \mbox{\Hypertarget{struct_d_s_i___type_def_a6163bfd00e1af76f1c164ff257f48b53}\label{struct_d_s_i___type_def_a6163bfd00e1af76f1c164ff257f48b53}} 
\index{DSI\_TypeDef@{DSI\_TypeDef}!CMCR@{CMCR}}
\index{CMCR@{CMCR}!DSI\_TypeDef@{DSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CMCR}{CMCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+S\+I\+\_\+\+Type\+Def\+::\+C\+M\+CR}

D\+SI Host Command Mode Configuration Register, Address offset\+: 0x68 ~\newline
 \mbox{\Hypertarget{struct_d_s_i___type_def_a262acc3b84ac0b3cb74aa20b2d8b267a}\label{struct_d_s_i___type_def_a262acc3b84ac0b3cb74aa20b2d8b267a}} 
\index{DSI\_TypeDef@{DSI\_TypeDef}!CR@{CR}}
\index{CR@{CR}!DSI\_TypeDef@{DSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR}{CR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+S\+I\+\_\+\+Type\+Def\+::\+CR}

D\+SI Host Control Register, Address offset\+: 0x04 ~\newline
 \mbox{\Hypertarget{struct_d_s_i___type_def_aa23101a85e8d89cb584784906f35ad04}\label{struct_d_s_i___type_def_aa23101a85e8d89cb584784906f35ad04}} 
\index{DSI\_TypeDef@{DSI\_TypeDef}!DLTCR@{DLTCR}}
\index{DLTCR@{DLTCR}!DSI\_TypeDef@{DSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DLTCR}{DLTCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+S\+I\+\_\+\+Type\+Def\+::\+D\+L\+T\+CR}

D\+SI Host Data Lane Timer Configuration Register, Address offset\+: 0x9C ~\newline
 \mbox{\Hypertarget{struct_d_s_i___type_def_a273d030567a02d4603ed0488b97dfb10}\label{struct_d_s_i___type_def_a273d030567a02d4603ed0488b97dfb10}} 
\index{DSI\_TypeDef@{DSI\_TypeDef}!FIR@{FIR}}
\index{FIR@{FIR}!DSI\_TypeDef@{DSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{FIR}{FIR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+S\+I\+\_\+\+Type\+Def\+::\+F\+IR\mbox{[}2\mbox{]}}

D\+SI Host Force Interrupt Register, Address offset\+: 0x\+D8-\/0x\+DF \mbox{\Hypertarget{struct_d_s_i___type_def_ade1fae467139c1b5dea7f0b78ebf434f}\label{struct_d_s_i___type_def_ade1fae467139c1b5dea7f0b78ebf434f}} 
\index{DSI\_TypeDef@{DSI\_TypeDef}!GHCR@{GHCR}}
\index{GHCR@{GHCR}!DSI\_TypeDef@{DSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{GHCR}{GHCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+S\+I\+\_\+\+Type\+Def\+::\+G\+H\+CR}

D\+SI Host Generic Header Configuration Register, Address offset\+: 0x6C ~\newline
 \mbox{\Hypertarget{struct_d_s_i___type_def_aa4e3cc55e018151de82d82ce9f17104d}\label{struct_d_s_i___type_def_aa4e3cc55e018151de82d82ce9f17104d}} 
\index{DSI\_TypeDef@{DSI\_TypeDef}!GPDR@{GPDR}}
\index{GPDR@{GPDR}!DSI\_TypeDef@{DSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{GPDR}{GPDR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+S\+I\+\_\+\+Type\+Def\+::\+G\+P\+DR}

D\+SI Host Generic Payload Data Register, Address offset\+: 0x70 ~\newline
 \mbox{\Hypertarget{struct_d_s_i___type_def_ac65bdb63f5ce879822120ec6b3d06276}\label{struct_d_s_i___type_def_ac65bdb63f5ce879822120ec6b3d06276}} 
\index{DSI\_TypeDef@{DSI\_TypeDef}!GPSR@{GPSR}}
\index{GPSR@{GPSR}!DSI\_TypeDef@{DSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{GPSR}{GPSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+S\+I\+\_\+\+Type\+Def\+::\+G\+P\+SR}

D\+SI Host Generic Packet Status Register, Address offset\+: 0x74 ~\newline
 \mbox{\Hypertarget{struct_d_s_i___type_def_a169b680119e30cdc325b01605fe94310}\label{struct_d_s_i___type_def_a169b680119e30cdc325b01605fe94310}} 
\index{DSI\_TypeDef@{DSI\_TypeDef}!GVCIDR@{GVCIDR}}
\index{GVCIDR@{GVCIDR}!DSI\_TypeDef@{DSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{GVCIDR}{GVCIDR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+S\+I\+\_\+\+Type\+Def\+::\+G\+V\+C\+I\+DR}

D\+SI Host Generic V\+C\+ID Register, Address offset\+: 0x30 ~\newline
 \mbox{\Hypertarget{struct_d_s_i___type_def_a102feaa8569a7f0e91ebce8287869798}\label{struct_d_s_i___type_def_a102feaa8569a7f0e91ebce8287869798}} 
\index{DSI\_TypeDef@{DSI\_TypeDef}!IER@{IER}}
\index{IER@{IER}!DSI\_TypeDef@{DSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IER}{IER}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+S\+I\+\_\+\+Type\+Def\+::\+I\+ER\mbox{[}2\mbox{]}}

D\+SI Host Interrupt Enable Register, Address offset\+: 0x\+C4-\/0x\+CB \mbox{\Hypertarget{struct_d_s_i___type_def_a00c021cd09aebb6654fe2fe7ef1ba6ad}\label{struct_d_s_i___type_def_a00c021cd09aebb6654fe2fe7ef1ba6ad}} 
\index{DSI\_TypeDef@{DSI\_TypeDef}!ISR@{ISR}}
\index{ISR@{ISR}!DSI\_TypeDef@{DSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ISR}{ISR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+S\+I\+\_\+\+Type\+Def\+::\+I\+SR\mbox{[}2\mbox{]}}

D\+SI Host Interrupt \& Status Register, Address offset\+: 0x\+B\+C-\/0x\+C3 \mbox{\Hypertarget{struct_d_s_i___type_def_a65dd36e65ae351cf6d85e085d89ddd01}\label{struct_d_s_i___type_def_a65dd36e65ae351cf6d85e085d89ddd01}} 
\index{DSI\_TypeDef@{DSI\_TypeDef}!LCCCR@{LCCCR}}
\index{LCCCR@{LCCCR}!DSI\_TypeDef@{DSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{LCCCR}{LCCCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+S\+I\+\_\+\+Type\+Def\+::\+L\+C\+C\+CR}

D\+SI Host L\+T\+DC Current Color Coding Register, Address offset\+: 0x110 ~\newline
 \mbox{\Hypertarget{struct_d_s_i___type_def_a14f95808f9b8ec6cd76f0f1ee4a9988c}\label{struct_d_s_i___type_def_a14f95808f9b8ec6cd76f0f1ee4a9988c}} 
\index{DSI\_TypeDef@{DSI\_TypeDef}!LCCR@{LCCR}}
\index{LCCR@{LCCR}!DSI\_TypeDef@{DSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{LCCR}{LCCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+S\+I\+\_\+\+Type\+Def\+::\+L\+C\+CR}

D\+SI Host L\+T\+DC Command Configuration Register, Address offset\+: 0x64 ~\newline
 \mbox{\Hypertarget{struct_d_s_i___type_def_a8ae466893e9bf5dc914a155239c8d1af}\label{struct_d_s_i___type_def_a8ae466893e9bf5dc914a155239c8d1af}} 
\index{DSI\_TypeDef@{DSI\_TypeDef}!LCOLCR@{LCOLCR}}
\index{LCOLCR@{LCOLCR}!DSI\_TypeDef@{DSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{LCOLCR}{LCOLCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+S\+I\+\_\+\+Type\+Def\+::\+L\+C\+O\+L\+CR}

D\+SI Host L\+T\+DC Color Coding Register, Address offset\+: 0x10 ~\newline
 \mbox{\Hypertarget{struct_d_s_i___type_def_aae069ab85d8e2a118bbe98d680ae8107}\label{struct_d_s_i___type_def_aae069ab85d8e2a118bbe98d680ae8107}} 
\index{DSI\_TypeDef@{DSI\_TypeDef}!LCVCIDR@{LCVCIDR}}
\index{LCVCIDR@{LCVCIDR}!DSI\_TypeDef@{DSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{LCVCIDR}{LCVCIDR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+S\+I\+\_\+\+Type\+Def\+::\+L\+C\+V\+C\+I\+DR}

D\+SI Host L\+T\+DC Current V\+C\+ID Register, Address offset\+: 0x10C ~\newline
 \mbox{\Hypertarget{struct_d_s_i___type_def_adc039a092f38fe2f1508b77ed7587ad8}\label{struct_d_s_i___type_def_adc039a092f38fe2f1508b77ed7587ad8}} 
\index{DSI\_TypeDef@{DSI\_TypeDef}!LPCR@{LPCR}}
\index{LPCR@{LPCR}!DSI\_TypeDef@{DSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{LPCR}{LPCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+S\+I\+\_\+\+Type\+Def\+::\+L\+P\+CR}

D\+SI Host L\+T\+DC Polarity Configuration Register, Address offset\+: 0x14 ~\newline
 \mbox{\Hypertarget{struct_d_s_i___type_def_aa0607e856fb7c562cb46a77cbe95a91f}\label{struct_d_s_i___type_def_aa0607e856fb7c562cb46a77cbe95a91f}} 
\index{DSI\_TypeDef@{DSI\_TypeDef}!LPMCCR@{LPMCCR}}
\index{LPMCCR@{LPMCCR}!DSI\_TypeDef@{DSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{LPMCCR}{LPMCCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+S\+I\+\_\+\+Type\+Def\+::\+L\+P\+M\+C\+CR}

D\+SI Host Low-\/power Mode Current Configuration Register, Address offset\+: 0x118 ~\newline
 \mbox{\Hypertarget{struct_d_s_i___type_def_a7915788d26f2243ca58492405cdc1368}\label{struct_d_s_i___type_def_a7915788d26f2243ca58492405cdc1368}} 
\index{DSI\_TypeDef@{DSI\_TypeDef}!LPMCR@{LPMCR}}
\index{LPMCR@{LPMCR}!DSI\_TypeDef@{DSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{LPMCR}{LPMCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+S\+I\+\_\+\+Type\+Def\+::\+L\+P\+M\+CR}

D\+SI Host Low-\/\+Power Mode Configuration Register, Address offset\+: 0x18 ~\newline
 \mbox{\Hypertarget{struct_d_s_i___type_def_a9cfc492ca441aae203676b9fffa86050}\label{struct_d_s_i___type_def_a9cfc492ca441aae203676b9fffa86050}} 
\index{DSI\_TypeDef@{DSI\_TypeDef}!LVCIDR@{LVCIDR}}
\index{LVCIDR@{LVCIDR}!DSI\_TypeDef@{DSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{LVCIDR}{LVCIDR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+S\+I\+\_\+\+Type\+Def\+::\+L\+V\+C\+I\+DR}

D\+SI Host L\+T\+DC V\+C\+ID Register, Address offset\+: 0x0C ~\newline
 \mbox{\Hypertarget{struct_d_s_i___type_def_a16afd91423dc280d0a3b32d1d7c13a79}\label{struct_d_s_i___type_def_a16afd91423dc280d0a3b32d1d7c13a79}} 
\index{DSI\_TypeDef@{DSI\_TypeDef}!MCR@{MCR}}
\index{MCR@{MCR}!DSI\_TypeDef@{DSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{MCR}{MCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+S\+I\+\_\+\+Type\+Def\+::\+M\+CR}

D\+SI Host Mode Configuration Register, Address offset\+: 0x34 ~\newline
 \mbox{\Hypertarget{struct_d_s_i___type_def_ab62713bcfd4a7661078deae2cb9bd1e1}\label{struct_d_s_i___type_def_ab62713bcfd4a7661078deae2cb9bd1e1}} 
\index{DSI\_TypeDef@{DSI\_TypeDef}!PCONFR@{PCONFR}}
\index{PCONFR@{PCONFR}!DSI\_TypeDef@{DSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PCONFR}{PCONFR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+S\+I\+\_\+\+Type\+Def\+::\+P\+C\+O\+N\+FR}

D\+SI Host P\+HY Configuration Register, Address offset\+: 0x\+A4 ~\newline
 \mbox{\Hypertarget{struct_d_s_i___type_def_ae999b30251e47cee8160c84d3d5dd8bc}\label{struct_d_s_i___type_def_ae999b30251e47cee8160c84d3d5dd8bc}} 
\index{DSI\_TypeDef@{DSI\_TypeDef}!PCR@{PCR}}
\index{PCR@{PCR}!DSI\_TypeDef@{DSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PCR}{PCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+S\+I\+\_\+\+Type\+Def\+::\+P\+CR}

D\+SI Host Protocol Configuration Register, Address offset\+: 0x2C ~\newline
 \mbox{\Hypertarget{struct_d_s_i___type_def_abc4688ee208f8280c732727d49b62611}\label{struct_d_s_i___type_def_abc4688ee208f8280c732727d49b62611}} 
\index{DSI\_TypeDef@{DSI\_TypeDef}!PCTLR@{PCTLR}}
\index{PCTLR@{PCTLR}!DSI\_TypeDef@{DSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PCTLR}{PCTLR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+S\+I\+\_\+\+Type\+Def\+::\+P\+C\+T\+LR}

D\+SI Host P\+HY Control Register, Address offset\+: 0x\+A0 ~\newline
 \mbox{\Hypertarget{struct_d_s_i___type_def_a7cb4554f2eb7082207a5262488fb1f14}\label{struct_d_s_i___type_def_a7cb4554f2eb7082207a5262488fb1f14}} 
\index{DSI\_TypeDef@{DSI\_TypeDef}!PSR@{PSR}}
\index{PSR@{PSR}!DSI\_TypeDef@{DSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PSR}{PSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+S\+I\+\_\+\+Type\+Def\+::\+P\+SR}

D\+SI Host P\+HY Status Register, Address offset\+: 0x\+B0 ~\newline
 \mbox{\Hypertarget{struct_d_s_i___type_def_a60d06150900c0b0da41ec9bc9991f8f7}\label{struct_d_s_i___type_def_a60d06150900c0b0da41ec9bc9991f8f7}} 
\index{DSI\_TypeDef@{DSI\_TypeDef}!PTTCR@{PTTCR}}
\index{PTTCR@{PTTCR}!DSI\_TypeDef@{DSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PTTCR}{PTTCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+S\+I\+\_\+\+Type\+Def\+::\+P\+T\+T\+CR}

D\+SI Host P\+HY TX Triggers Configuration Register, Address offset\+: 0x\+AC ~\newline
 \mbox{\Hypertarget{struct_d_s_i___type_def_a502c59e6322064b816a166c5dcafb6db}\label{struct_d_s_i___type_def_a502c59e6322064b816a166c5dcafb6db}} 
\index{DSI\_TypeDef@{DSI\_TypeDef}!PUCR@{PUCR}}
\index{PUCR@{PUCR}!DSI\_TypeDef@{DSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PUCR}{PUCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+S\+I\+\_\+\+Type\+Def\+::\+P\+U\+CR}

D\+SI Host P\+HY U\+L\+PS Control Register, Address offset\+: 0x\+A8 ~\newline
 \mbox{\Hypertarget{struct_d_s_i___type_def_a2e76d9e9e35892616073d90ba7a1897c}\label{struct_d_s_i___type_def_a2e76d9e9e35892616073d90ba7a1897c}} 
\index{DSI\_TypeDef@{DSI\_TypeDef}!RESERVED0@{RESERVED0}}
\index{RESERVED0@{RESERVED0}!DSI\_TypeDef@{DSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED0}{RESERVED0}}
{\footnotesize\ttfamily uint32\+\_\+t D\+S\+I\+\_\+\+Type\+Def\+::\+R\+E\+S\+E\+R\+V\+E\+D0\mbox{[}4\mbox{]}}

Reserved, 0x1C -\/ 0x2B ~\newline
 \mbox{\Hypertarget{struct_d_s_i___type_def_af300c8a0d9f94a727ea7a2dece3e80bd}\label{struct_d_s_i___type_def_af300c8a0d9f94a727ea7a2dece3e80bd}} 
\index{DSI\_TypeDef@{DSI\_TypeDef}!RESERVED1@{RESERVED1}}
\index{RESERVED1@{RESERVED1}!DSI\_TypeDef@{DSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED1}{RESERVED1}}
{\footnotesize\ttfamily uint32\+\_\+t D\+S\+I\+\_\+\+Type\+Def\+::\+R\+E\+S\+E\+R\+V\+E\+D1\mbox{[}2\mbox{]}}

Reserved, 0x\+B4 -\/ 0x\+BB ~\newline
 \mbox{\Hypertarget{struct_d_s_i___type_def_a6d57a8a2110c9b207df4863fffa45106}\label{struct_d_s_i___type_def_a6d57a8a2110c9b207df4863fffa45106}} 
\index{DSI\_TypeDef@{DSI\_TypeDef}!RESERVED10@{RESERVED10}}
\index{RESERVED10@{RESERVED10}!DSI\_TypeDef@{DSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED10}{RESERVED10}}
{\footnotesize\ttfamily uint32\+\_\+t D\+S\+I\+\_\+\+Type\+Def\+::\+R\+E\+S\+E\+R\+V\+E\+D10}

Reserved, 0x42C ~\newline
 \mbox{\Hypertarget{struct_d_s_i___type_def_a562c2953809bf50406dc81cd0a8f9c63}\label{struct_d_s_i___type_def_a562c2953809bf50406dc81cd0a8f9c63}} 
\index{DSI\_TypeDef@{DSI\_TypeDef}!RESERVED2@{RESERVED2}}
\index{RESERVED2@{RESERVED2}!DSI\_TypeDef@{DSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED2}{RESERVED2}}
{\footnotesize\ttfamily uint32\+\_\+t D\+S\+I\+\_\+\+Type\+Def\+::\+R\+E\+S\+E\+R\+V\+E\+D2\mbox{[}3\mbox{]}}

Reserved, 0x\+D0 -\/ 0x\+D7 ~\newline
 \mbox{\Hypertarget{struct_d_s_i___type_def_af8ef48d65952d9f44e1f40bc03f06d19}\label{struct_d_s_i___type_def_af8ef48d65952d9f44e1f40bc03f06d19}} 
\index{DSI\_TypeDef@{DSI\_TypeDef}!RESERVED3@{RESERVED3}}
\index{RESERVED3@{RESERVED3}!DSI\_TypeDef@{DSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED3}{RESERVED3}}
{\footnotesize\ttfamily uint32\+\_\+t D\+S\+I\+\_\+\+Type\+Def\+::\+R\+E\+S\+E\+R\+V\+E\+D3\mbox{[}8\mbox{]}}

Reserved, 0x\+E0 -\/ 0x\+FF ~\newline
 \mbox{\Hypertarget{struct_d_s_i___type_def_ad38be26af26517aa49eb81b5e03f84ef}\label{struct_d_s_i___type_def_ad38be26af26517aa49eb81b5e03f84ef}} 
\index{DSI\_TypeDef@{DSI\_TypeDef}!RESERVED4@{RESERVED4}}
\index{RESERVED4@{RESERVED4}!DSI\_TypeDef@{DSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED4}{RESERVED4}}
{\footnotesize\ttfamily uint32\+\_\+t D\+S\+I\+\_\+\+Type\+Def\+::\+R\+E\+S\+E\+R\+V\+E\+D4\mbox{[}2\mbox{]}}

Reserved, 0x104 -\/ 0x10B ~\newline
 \mbox{\Hypertarget{struct_d_s_i___type_def_a81c7a3c22e3d4c1b1ca1a3f716022f77}\label{struct_d_s_i___type_def_a81c7a3c22e3d4c1b1ca1a3f716022f77}} 
\index{DSI\_TypeDef@{DSI\_TypeDef}!RESERVED5@{RESERVED5}}
\index{RESERVED5@{RESERVED5}!DSI\_TypeDef@{DSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED5}{RESERVED5}}
{\footnotesize\ttfamily uint32\+\_\+t D\+S\+I\+\_\+\+Type\+Def\+::\+R\+E\+S\+E\+R\+V\+E\+D5}

Reserved, 0x114 ~\newline
 \mbox{\Hypertarget{struct_d_s_i___type_def_a069069128b736f7b5e32330bbce3c176}\label{struct_d_s_i___type_def_a069069128b736f7b5e32330bbce3c176}} 
\index{DSI\_TypeDef@{DSI\_TypeDef}!RESERVED6@{RESERVED6}}
\index{RESERVED6@{RESERVED6}!DSI\_TypeDef@{DSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED6}{RESERVED6}}
{\footnotesize\ttfamily uint32\+\_\+t D\+S\+I\+\_\+\+Type\+Def\+::\+R\+E\+S\+E\+R\+V\+E\+D6\mbox{[}7\mbox{]}}

Reserved, 0x11C -\/ 0x137 ~\newline
 \mbox{\Hypertarget{struct_d_s_i___type_def_a882d6a007f084c899febbccd764127ad}\label{struct_d_s_i___type_def_a882d6a007f084c899febbccd764127ad}} 
\index{DSI\_TypeDef@{DSI\_TypeDef}!RESERVED7@{RESERVED7}}
\index{RESERVED7@{RESERVED7}!DSI\_TypeDef@{DSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED7}{RESERVED7}}
{\footnotesize\ttfamily uint32\+\_\+t D\+S\+I\+\_\+\+Type\+Def\+::\+R\+E\+S\+E\+R\+V\+E\+D7\mbox{[}11\mbox{]}}

Reserved, 0x164 -\/ 0x18F ~\newline
 \mbox{\Hypertarget{struct_d_s_i___type_def_a974d157edc3aa12ba21d3bf0e4fe5f96}\label{struct_d_s_i___type_def_a974d157edc3aa12ba21d3bf0e4fe5f96}} 
\index{DSI\_TypeDef@{DSI\_TypeDef}!RESERVED8@{RESERVED8}}
\index{RESERVED8@{RESERVED8}!DSI\_TypeDef@{DSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED8}{RESERVED8}}
{\footnotesize\ttfamily uint32\+\_\+t D\+S\+I\+\_\+\+Type\+Def\+::\+R\+E\+S\+E\+R\+V\+E\+D8\mbox{[}155\mbox{]}}

Reserved, 0x194 -\/ 0x3\+FF ~\newline
 \mbox{\Hypertarget{struct_d_s_i___type_def_ab64f00da1e49a14ed2783bff21ee17c0}\label{struct_d_s_i___type_def_ab64f00da1e49a14ed2783bff21ee17c0}} 
\index{DSI\_TypeDef@{DSI\_TypeDef}!RESERVED9@{RESERVED9}}
\index{RESERVED9@{RESERVED9}!DSI\_TypeDef@{DSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED9}{RESERVED9}}
{\footnotesize\ttfamily uint32\+\_\+t D\+S\+I\+\_\+\+Type\+Def\+::\+R\+E\+S\+E\+R\+V\+E\+D9}

Reserved, 0x414 ~\newline
 \mbox{\Hypertarget{struct_d_s_i___type_def_ad0c5f8a019980a00e255503a6a0e3fbb}\label{struct_d_s_i___type_def_ad0c5f8a019980a00e255503a6a0e3fbb}} 
\index{DSI\_TypeDef@{DSI\_TypeDef}!TCCR@{TCCR}}
\index{TCCR@{TCCR}!DSI\_TypeDef@{DSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{TCCR}{TCCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+S\+I\+\_\+\+Type\+Def\+::\+T\+C\+CR\mbox{[}6\mbox{]}}

D\+SI Host Timeout Counter Configuration Register, Address offset\+: 0x78-\/0x8F \mbox{\Hypertarget{struct_d_s_i___type_def_a742da914b98251b709d04c0775ebc904}\label{struct_d_s_i___type_def_a742da914b98251b709d04c0775ebc904}} 
\index{DSI\_TypeDef@{DSI\_TypeDef}!TDCCR@{TDCCR}}
\index{TDCCR@{TDCCR}!DSI\_TypeDef@{DSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{TDCCR}{TDCCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+S\+I\+\_\+\+Type\+Def\+::\+T\+D\+C\+CR}

D\+SI Host 3D Current Configuration Register, Address offset\+: 0x190 ~\newline
 \mbox{\Hypertarget{struct_d_s_i___type_def_a08d2907c48d32466e1a36dc33302f6b3}\label{struct_d_s_i___type_def_a08d2907c48d32466e1a36dc33302f6b3}} 
\index{DSI\_TypeDef@{DSI\_TypeDef}!TDCR@{TDCR}}
\index{TDCR@{TDCR}!DSI\_TypeDef@{DSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{TDCR}{TDCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+S\+I\+\_\+\+Type\+Def\+::\+T\+D\+CR}

D\+SI Host 3D Configuration Register, Address offset\+: 0x90 ~\newline
 \mbox{\Hypertarget{struct_d_s_i___type_def_afed960015b4a1a1546220b3608f26331}\label{struct_d_s_i___type_def_afed960015b4a1a1546220b3608f26331}} 
\index{DSI\_TypeDef@{DSI\_TypeDef}!VCCCR@{VCCCR}}
\index{VCCCR@{VCCCR}!DSI\_TypeDef@{DSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{VCCCR}{VCCCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+S\+I\+\_\+\+Type\+Def\+::\+V\+C\+C\+CR}

D\+SI Host Video Chuncks Current Configuration Register, Address offset\+: 0x140 ~\newline
 \mbox{\Hypertarget{struct_d_s_i___type_def_a86a950d20736350dd2629ab536617950}\label{struct_d_s_i___type_def_a86a950d20736350dd2629ab536617950}} 
\index{DSI\_TypeDef@{DSI\_TypeDef}!VCCR@{VCCR}}
\index{VCCR@{VCCR}!DSI\_TypeDef@{DSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{VCCR}{VCCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+S\+I\+\_\+\+Type\+Def\+::\+V\+C\+CR}

D\+SI Host Video Chunks Configuration Register, Address offset\+: 0x40 ~\newline
 \mbox{\Hypertarget{struct_d_s_i___type_def_ae303c62e204b0a79a9c4c8374b990788}\label{struct_d_s_i___type_def_ae303c62e204b0a79a9c4c8374b990788}} 
\index{DSI\_TypeDef@{DSI\_TypeDef}!VHBPCCR@{VHBPCCR}}
\index{VHBPCCR@{VHBPCCR}!DSI\_TypeDef@{DSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{VHBPCCR}{VHBPCCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+S\+I\+\_\+\+Type\+Def\+::\+V\+H\+B\+P\+C\+CR}

D\+SI Host Video H\+BP Current Configuration Register, Address offset\+: 0x14C ~\newline
 \mbox{\Hypertarget{struct_d_s_i___type_def_a9bef153516c9848866a60183858a5a9f}\label{struct_d_s_i___type_def_a9bef153516c9848866a60183858a5a9f}} 
\index{DSI\_TypeDef@{DSI\_TypeDef}!VHBPCR@{VHBPCR}}
\index{VHBPCR@{VHBPCR}!DSI\_TypeDef@{DSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{VHBPCR}{VHBPCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+S\+I\+\_\+\+Type\+Def\+::\+V\+H\+B\+P\+CR}

D\+SI Host Video H\+BP Configuration Register, Address offset\+: 0x4C ~\newline
 \mbox{\Hypertarget{struct_d_s_i___type_def_a0c37590606da38986578bd95430d583e}\label{struct_d_s_i___type_def_a0c37590606da38986578bd95430d583e}} 
\index{DSI\_TypeDef@{DSI\_TypeDef}!VHSACCR@{VHSACCR}}
\index{VHSACCR@{VHSACCR}!DSI\_TypeDef@{DSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{VHSACCR}{VHSACCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+S\+I\+\_\+\+Type\+Def\+::\+V\+H\+S\+A\+C\+CR}

D\+SI Host Video H\+SA Current Configuration Register, Address offset\+: 0x148 ~\newline
 \mbox{\Hypertarget{struct_d_s_i___type_def_a6fc9061548f4a565ac23c7ff0b0a300a}\label{struct_d_s_i___type_def_a6fc9061548f4a565ac23c7ff0b0a300a}} 
\index{DSI\_TypeDef@{DSI\_TypeDef}!VHSACR@{VHSACR}}
\index{VHSACR@{VHSACR}!DSI\_TypeDef@{DSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{VHSACR}{VHSACR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+S\+I\+\_\+\+Type\+Def\+::\+V\+H\+S\+A\+CR}

D\+SI Host Video H\+SA Configuration Register, Address offset\+: 0x48 ~\newline
 \mbox{\Hypertarget{struct_d_s_i___type_def_a9a24a1eb3b81817b9d1da3d8344cf1da}\label{struct_d_s_i___type_def_a9a24a1eb3b81817b9d1da3d8344cf1da}} 
\index{DSI\_TypeDef@{DSI\_TypeDef}!VLCCR@{VLCCR}}
\index{VLCCR@{VLCCR}!DSI\_TypeDef@{DSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{VLCCR}{VLCCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+S\+I\+\_\+\+Type\+Def\+::\+V\+L\+C\+CR}

D\+SI Host Video Line Current Configuration Register, Address offset\+: 0x150 ~\newline
 \mbox{\Hypertarget{struct_d_s_i___type_def_a0eb40854222d8ebe5a16270d778f8a4b}\label{struct_d_s_i___type_def_a0eb40854222d8ebe5a16270d778f8a4b}} 
\index{DSI\_TypeDef@{DSI\_TypeDef}!VLCR@{VLCR}}
\index{VLCR@{VLCR}!DSI\_TypeDef@{DSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{VLCR}{VLCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+S\+I\+\_\+\+Type\+Def\+::\+V\+L\+CR}

D\+SI Host Video Line Configuration Register, Address offset\+: 0x50 ~\newline
 \mbox{\Hypertarget{struct_d_s_i___type_def_a58821ef82e176fb46dc2bbcb06f0fd83}\label{struct_d_s_i___type_def_a58821ef82e176fb46dc2bbcb06f0fd83}} 
\index{DSI\_TypeDef@{DSI\_TypeDef}!VMCCR@{VMCCR}}
\index{VMCCR@{VMCCR}!DSI\_TypeDef@{DSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{VMCCR}{VMCCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+S\+I\+\_\+\+Type\+Def\+::\+V\+M\+C\+CR}

D\+SI Host Video Mode Current Configuration Register, Address offset\+: 0x138 ~\newline
 \mbox{\Hypertarget{struct_d_s_i___type_def_ace060656c730b73f1908aa1f7a25f34f}\label{struct_d_s_i___type_def_ace060656c730b73f1908aa1f7a25f34f}} 
\index{DSI\_TypeDef@{DSI\_TypeDef}!VMCR@{VMCR}}
\index{VMCR@{VMCR}!DSI\_TypeDef@{DSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{VMCR}{VMCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+S\+I\+\_\+\+Type\+Def\+::\+V\+M\+CR}

D\+SI Host Video Mode Configuration Register, Address offset\+: 0x38 ~\newline
 \mbox{\Hypertarget{struct_d_s_i___type_def_a22f4fe51125116f9c20df8c2475a9886}\label{struct_d_s_i___type_def_a22f4fe51125116f9c20df8c2475a9886}} 
\index{DSI\_TypeDef@{DSI\_TypeDef}!VNPCCR@{VNPCCR}}
\index{VNPCCR@{VNPCCR}!DSI\_TypeDef@{DSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{VNPCCR}{VNPCCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+S\+I\+\_\+\+Type\+Def\+::\+V\+N\+P\+C\+CR}

D\+SI Host Video Null Packet Current Configuration Register, Address offset\+: 0x144 ~\newline
 \mbox{\Hypertarget{struct_d_s_i___type_def_a212a8af98e5ccb3d174bff72794f7d0d}\label{struct_d_s_i___type_def_a212a8af98e5ccb3d174bff72794f7d0d}} 
\index{DSI\_TypeDef@{DSI\_TypeDef}!VNPCR@{VNPCR}}
\index{VNPCR@{VNPCR}!DSI\_TypeDef@{DSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{VNPCR}{VNPCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+S\+I\+\_\+\+Type\+Def\+::\+V\+N\+P\+CR}

D\+SI Host Video Null Packet Configuration Register, Address offset\+: 0x44 ~\newline
 \mbox{\Hypertarget{struct_d_s_i___type_def_afb6fe795507fbce1c3b4b1c9d6ed5524}\label{struct_d_s_i___type_def_afb6fe795507fbce1c3b4b1c9d6ed5524}} 
\index{DSI\_TypeDef@{DSI\_TypeDef}!VPCCR@{VPCCR}}
\index{VPCCR@{VPCCR}!DSI\_TypeDef@{DSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{VPCCR}{VPCCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+S\+I\+\_\+\+Type\+Def\+::\+V\+P\+C\+CR}

D\+SI Host Video Packet Current Configuration Register, Address offset\+: 0x13C ~\newline
 \mbox{\Hypertarget{struct_d_s_i___type_def_aed40cfeff5c910c88b9c5b41cb904dfe}\label{struct_d_s_i___type_def_aed40cfeff5c910c88b9c5b41cb904dfe}} 
\index{DSI\_TypeDef@{DSI\_TypeDef}!VPCR@{VPCR}}
\index{VPCR@{VPCR}!DSI\_TypeDef@{DSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{VPCR}{VPCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+S\+I\+\_\+\+Type\+Def\+::\+V\+P\+CR}

D\+SI Host Video Packet Configuration Register, Address offset\+: 0x3C ~\newline
 \mbox{\Hypertarget{struct_d_s_i___type_def_a14d0c8200f9e755448932db6f1989429}\label{struct_d_s_i___type_def_a14d0c8200f9e755448932db6f1989429}} 
\index{DSI\_TypeDef@{DSI\_TypeDef}!VR@{VR}}
\index{VR@{VR}!DSI\_TypeDef@{DSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{VR}{VR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+S\+I\+\_\+\+Type\+Def\+::\+VR}

D\+SI Host Version Register, Address offset\+: 0x00 ~\newline
 \mbox{\Hypertarget{struct_d_s_i___type_def_a9bd4f0b666b2241456004349d352ffd8}\label{struct_d_s_i___type_def_a9bd4f0b666b2241456004349d352ffd8}} 
\index{DSI\_TypeDef@{DSI\_TypeDef}!VSCR@{VSCR}}
\index{VSCR@{VSCR}!DSI\_TypeDef@{DSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{VSCR}{VSCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+S\+I\+\_\+\+Type\+Def\+::\+V\+S\+CR}

D\+SI Host Video Shadow Control Register, Address offset\+: 0x100 ~\newline
 \mbox{\Hypertarget{struct_d_s_i___type_def_a94b7679cddc9b9ab02930dd8c3dbf787}\label{struct_d_s_i___type_def_a94b7679cddc9b9ab02930dd8c3dbf787}} 
\index{DSI\_TypeDef@{DSI\_TypeDef}!VVACCR@{VVACCR}}
\index{VVACCR@{VVACCR}!DSI\_TypeDef@{DSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{VVACCR}{VVACCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+S\+I\+\_\+\+Type\+Def\+::\+V\+V\+A\+C\+CR}

D\+SI Host Video VA Current Configuration Register, Address offset\+: 0x160 ~\newline
 \mbox{\Hypertarget{struct_d_s_i___type_def_ae21602d6699d15c1120c1aa0f89b03ac}\label{struct_d_s_i___type_def_ae21602d6699d15c1120c1aa0f89b03ac}} 
\index{DSI\_TypeDef@{DSI\_TypeDef}!VVACR@{VVACR}}
\index{VVACR@{VVACR}!DSI\_TypeDef@{DSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{VVACR}{VVACR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+S\+I\+\_\+\+Type\+Def\+::\+V\+V\+A\+CR}

D\+SI Host Video VA Configuration Register, Address offset\+: 0x60 ~\newline
 \mbox{\Hypertarget{struct_d_s_i___type_def_add60c2e6c5747f0bfdfe951fcbce4611}\label{struct_d_s_i___type_def_add60c2e6c5747f0bfdfe951fcbce4611}} 
\index{DSI\_TypeDef@{DSI\_TypeDef}!VVBPCCR@{VVBPCCR}}
\index{VVBPCCR@{VVBPCCR}!DSI\_TypeDef@{DSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{VVBPCCR}{VVBPCCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+S\+I\+\_\+\+Type\+Def\+::\+V\+V\+B\+P\+C\+CR}

D\+SI Host Video V\+BP Current Configuration Register, Address offset\+: 0x158 ~\newline
 \mbox{\Hypertarget{struct_d_s_i___type_def_a5253113fd3fab813950ee162b361fb96}\label{struct_d_s_i___type_def_a5253113fd3fab813950ee162b361fb96}} 
\index{DSI\_TypeDef@{DSI\_TypeDef}!VVBPCR@{VVBPCR}}
\index{VVBPCR@{VVBPCR}!DSI\_TypeDef@{DSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{VVBPCR}{VVBPCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+S\+I\+\_\+\+Type\+Def\+::\+V\+V\+B\+P\+CR}

D\+SI Host Video V\+BP Configuration Register, Address offset\+: 0x58 ~\newline
 \mbox{\Hypertarget{struct_d_s_i___type_def_a6f9a49a4192db7100d2576aaff571ecd}\label{struct_d_s_i___type_def_a6f9a49a4192db7100d2576aaff571ecd}} 
\index{DSI\_TypeDef@{DSI\_TypeDef}!VVFPCCR@{VVFPCCR}}
\index{VVFPCCR@{VVFPCCR}!DSI\_TypeDef@{DSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{VVFPCCR}{VVFPCCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+S\+I\+\_\+\+Type\+Def\+::\+V\+V\+F\+P\+C\+CR}

D\+SI Host Video V\+FP Current Configuration Register, Address offset\+: 0x15C ~\newline
 \mbox{\Hypertarget{struct_d_s_i___type_def_a8d37ef1141e3458587cf38a3c26632cf}\label{struct_d_s_i___type_def_a8d37ef1141e3458587cf38a3c26632cf}} 
\index{DSI\_TypeDef@{DSI\_TypeDef}!VVFPCR@{VVFPCR}}
\index{VVFPCR@{VVFPCR}!DSI\_TypeDef@{DSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{VVFPCR}{VVFPCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+S\+I\+\_\+\+Type\+Def\+::\+V\+V\+F\+P\+CR}

D\+SI Host Video V\+FP Configuration Register, Address offset\+: 0x5C ~\newline
 \mbox{\Hypertarget{struct_d_s_i___type_def_a053f41fa9f1bc09f2f57f3fdcb15d4a4}\label{struct_d_s_i___type_def_a053f41fa9f1bc09f2f57f3fdcb15d4a4}} 
\index{DSI\_TypeDef@{DSI\_TypeDef}!VVSACCR@{VVSACCR}}
\index{VVSACCR@{VVSACCR}!DSI\_TypeDef@{DSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{VVSACCR}{VVSACCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+S\+I\+\_\+\+Type\+Def\+::\+V\+V\+S\+A\+C\+CR}

D\+SI Host Video V\+SA Current Configuration Register, Address offset\+: 0x154 ~\newline
 \mbox{\Hypertarget{struct_d_s_i___type_def_a81f1cd615e2b20b65c956ab29e145940}\label{struct_d_s_i___type_def_a81f1cd615e2b20b65c956ab29e145940}} 
\index{DSI\_TypeDef@{DSI\_TypeDef}!VVSACR@{VVSACR}}
\index{VVSACR@{VVSACR}!DSI\_TypeDef@{DSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{VVSACR}{VVSACR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+S\+I\+\_\+\+Type\+Def\+::\+V\+V\+S\+A\+CR}

D\+SI Host Video V\+SA Configuration Register, Address offset\+: 0x54 ~\newline
 \mbox{\Hypertarget{struct_d_s_i___type_def_a67d8829a44de873bb4a0c604fcac2307}\label{struct_d_s_i___type_def_a67d8829a44de873bb4a0c604fcac2307}} 
\index{DSI\_TypeDef@{DSI\_TypeDef}!WCFGR@{WCFGR}}
\index{WCFGR@{WCFGR}!DSI\_TypeDef@{DSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{WCFGR}{WCFGR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+S\+I\+\_\+\+Type\+Def\+::\+W\+C\+F\+GR}

D\+SI Wrapper Configuration Register, Address offset\+: 0x400 ~\newline
 \mbox{\Hypertarget{struct_d_s_i___type_def_aa9893e5a989648bdd3cba729683fdc3c}\label{struct_d_s_i___type_def_aa9893e5a989648bdd3cba729683fdc3c}} 
\index{DSI\_TypeDef@{DSI\_TypeDef}!WCR@{WCR}}
\index{WCR@{WCR}!DSI\_TypeDef@{DSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{WCR}{WCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+S\+I\+\_\+\+Type\+Def\+::\+W\+CR}

D\+SI Wrapper Control Register, Address offset\+: 0x404 ~\newline
 \mbox{\Hypertarget{struct_d_s_i___type_def_a04ee23431716625df045f9a008db02ac}\label{struct_d_s_i___type_def_a04ee23431716625df045f9a008db02ac}} 
\index{DSI\_TypeDef@{DSI\_TypeDef}!WIER@{WIER}}
\index{WIER@{WIER}!DSI\_TypeDef@{DSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{WIER}{WIER}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+S\+I\+\_\+\+Type\+Def\+::\+W\+I\+ER}

D\+SI Wrapper Interrupt Enable Register, Address offset\+: 0x408 ~\newline
 \mbox{\Hypertarget{struct_d_s_i___type_def_a48d7e8f31a26ca60ef2bb1e61d24ae36}\label{struct_d_s_i___type_def_a48d7e8f31a26ca60ef2bb1e61d24ae36}} 
\index{DSI\_TypeDef@{DSI\_TypeDef}!WIFCR@{WIFCR}}
\index{WIFCR@{WIFCR}!DSI\_TypeDef@{DSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{WIFCR}{WIFCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+S\+I\+\_\+\+Type\+Def\+::\+W\+I\+F\+CR}

D\+SI Wrapper Interrupt Flag Clear Register, Address offset\+: 0x410 ~\newline
 \mbox{\Hypertarget{struct_d_s_i___type_def_a9b64beaaf4c8e71f7299f4af0e212db1}\label{struct_d_s_i___type_def_a9b64beaaf4c8e71f7299f4af0e212db1}} 
\index{DSI\_TypeDef@{DSI\_TypeDef}!WISR@{WISR}}
\index{WISR@{WISR}!DSI\_TypeDef@{DSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{WISR}{WISR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+S\+I\+\_\+\+Type\+Def\+::\+W\+I\+SR}

D\+SI Wrapper Interrupt and Status Register, Address offset\+: 0x40C ~\newline
 \mbox{\Hypertarget{struct_d_s_i___type_def_a467ac564f5f6275f01432cad36f32d85}\label{struct_d_s_i___type_def_a467ac564f5f6275f01432cad36f32d85}} 
\index{DSI\_TypeDef@{DSI\_TypeDef}!WPCR@{WPCR}}
\index{WPCR@{WPCR}!DSI\_TypeDef@{DSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{WPCR}{WPCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+S\+I\+\_\+\+Type\+Def\+::\+W\+P\+CR\mbox{[}5\mbox{]}}

D\+SI Wrapper P\+HY Configuration Register, Address offset\+: 0x418-\/0x42B \mbox{\Hypertarget{struct_d_s_i___type_def_a5e9f398f3dbd4a89822c23a05d048864}\label{struct_d_s_i___type_def_a5e9f398f3dbd4a89822c23a05d048864}} 
\index{DSI\_TypeDef@{DSI\_TypeDef}!WRPCR@{WRPCR}}
\index{WRPCR@{WRPCR}!DSI\_TypeDef@{DSI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{WRPCR}{WRPCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+S\+I\+\_\+\+Type\+Def\+::\+W\+R\+P\+CR}

D\+SI Wrapper Regulator and P\+LL Control Register, Address offset\+: 0x430 ~\newline
 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
D\+:/\+H\+E\+R\+M\+E\+S\+S\+\_\+\+S\+P\+Software/\+Micro\+Controller/\+Cube/\+Drivers/\+C\+M\+S\+I\+S/\+Device/\+S\+T/\+S\+T\+M32\+F7xx/\+Include/\mbox{\hyperlink{stm32f779xx_8h}{stm32f779xx.\+h}}\end{DoxyCompactItemize}
