INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Desktop/Courses/NSH_Courses/Digital_System_Design/Project/VGA Controller and Drawing Circles/project_1/project_1.srcs/sources_1/new/counter1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Desktop/Courses/NSH_Courses/Digital_System_Design/Project/VGA Controller and Drawing Circles/project_1/project_1.srcs/sim_1/new/tb_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_counter
