

================================================================
== Vitis HLS Report for 'Linear_layer_ds2_Pipeline_l_j38'
================================================================
* Date:           Sun Sep  3 07:04:57 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.424 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     9219|     9219|  92.190 us|  92.190 us|  9219|  9219|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_j38   |     9217|     9217|         5|          3|          1|  3072|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 3, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.33>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%v492 = alloca i32 1"   --->   Operation 8 'alloca' 'v492' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%j38 = alloca i32 1"   --->   Operation 9 'alloca' 'j38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sub_ln807_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sub_ln807"   --->   Operation 10 'read' 'sub_ln807_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln805_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %zext_ln805"   --->   Operation 11 'read' 'zext_ln805_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%max_inp3_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %max_inp3_load"   --->   Operation 12 'read' 'max_inp3_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln805_cast = zext i4 %zext_ln805_read"   --->   Operation 13 'zext' 'zext_ln805_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln0 = store i12 0, i12 %j38"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %max_inp3_load_read, i32 %v492"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body56"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%j38_1 = load i12 %j38" [kernel.cpp:806]   --->   Operation 17 'load' 'j38_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%max_inp3_addr = getelementptr i32 %max_inp3, i64 0, i64 %zext_ln805_cast"   --->   Operation 18 'getelementptr' 'max_inp3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 19 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.99ns)   --->   "%icmp_ln806 = icmp_eq  i12 %j38_1, i12 3072" [kernel.cpp:806]   --->   Operation 20 'icmp' 'icmp_ln806' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3072, i64 3072, i64 3072"   --->   Operation 21 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.54ns)   --->   "%add_ln806 = add i12 %j38_1, i12 1" [kernel.cpp:806]   --->   Operation 22 'add' 'add_ln806' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln806 = br i1 %icmp_ln806, void %for.body56.split_ifconv, void %for.inc100.exitStub" [kernel.cpp:806]   --->   Operation 23 'br' 'br_ln806' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln807 = zext i12 %j38_1" [kernel.cpp:807]   --->   Operation 24 'zext' 'zext_ln807' <Predicate = (!icmp_ln806)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (2.07ns)   --->   "%add_ln807 = add i16 %sub_ln807_read, i16 %zext_ln807" [kernel.cpp:807]   --->   Operation 25 'add' 'add_ln807' <Predicate = (!icmp_ln806)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln807_1 = zext i16 %add_ln807" [kernel.cpp:807]   --->   Operation 26 'zext' 'zext_ln807_1' <Predicate = (!icmp_ln806)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%v475_addr = getelementptr i32 %v475, i64 0, i64 %zext_ln807_1" [kernel.cpp:807]   --->   Operation 27 'getelementptr' 'v475_addr' <Predicate = (!icmp_ln806)> <Delay = 0.00>
ST_1 : Operation 28 [2/2] (3.25ns)   --->   "%v490 = load i16 %v475_addr" [kernel.cpp:820]   --->   Operation 28 'load' 'v490' <Predicate = (!icmp_ln806)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36864> <RAM>
ST_1 : Operation 29 [1/1] (1.99ns)   --->   "%ifzero = icmp_eq  i12 %add_ln806, i12 3072" [kernel.cpp:806]   --->   Operation 29 'icmp' 'ifzero' <Predicate = (!icmp_ln806)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln806 = br i1 %ifzero, void %ifFalse, void %ifTrue" [kernel.cpp:806]   --->   Operation 30 'br' 'br_ln806' <Predicate = (!icmp_ln806)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 31 [1/2] (3.25ns)   --->   "%v490 = load i16 %v475_addr" [kernel.cpp:820]   --->   Operation 31 'load' 'v490' <Predicate = (!icmp_ln806)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36864> <RAM>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 70 'ret' 'ret_ln0' <Predicate = (icmp_ln806)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.42>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%v492_load = load i32 %v492" [kernel.cpp:813]   --->   Operation 32 'load' 'v492_load' <Predicate = (!icmp_ln806)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%bitcast_ln808 = bitcast i32 %v490" [kernel.cpp:808]   --->   Operation 33 'bitcast' 'bitcast_ln808' <Predicate = (!icmp_ln806)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln808, i32 23, i32 30" [kernel.cpp:808]   --->   Operation 34 'partselect' 'tmp_14' <Predicate = (!icmp_ln806)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln808 = trunc i32 %bitcast_ln808" [kernel.cpp:808]   --->   Operation 35 'trunc' 'trunc_ln808' <Predicate = (!icmp_ln806)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (1.55ns)   --->   "%icmp_ln808 = icmp_ne  i8 %tmp_14, i8 255" [kernel.cpp:808]   --->   Operation 36 'icmp' 'icmp_ln808' <Predicate = (!icmp_ln806)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (2.44ns)   --->   "%icmp_ln808_1 = icmp_eq  i23 %trunc_ln808, i23 0" [kernel.cpp:808]   --->   Operation 37 'icmp' 'icmp_ln808_1' <Predicate = (!icmp_ln806)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [2/2] (5.43ns)   --->   "%tmp_15 = fcmp_oge  i32 %v490, i32 0" [kernel.cpp:808]   --->   Operation 38 'fcmp' 'tmp_15' <Predicate = (!icmp_ln806)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.99ns)   --->   "%xor_ln820 = xor i32 %bitcast_ln808, i32 2147483648" [kernel.cpp:820]   --->   Operation 39 'xor' 'xor_ln820' <Predicate = (!icmp_ln806)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%v498 = bitcast i32 %xor_ln820" [kernel.cpp:820]   --->   Operation 40 'bitcast' 'v498' <Predicate = (!icmp_ln806)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln820, i32 23, i32 30" [kernel.cpp:821]   --->   Operation 41 'partselect' 'tmp_17' <Predicate = (!icmp_ln806)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (1.55ns)   --->   "%icmp_ln821_2 = icmp_ne  i8 %tmp_17, i8 255" [kernel.cpp:821]   --->   Operation 42 'icmp' 'icmp_ln821_2' <Predicate = (!icmp_ln806)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [2/2] (5.43ns)   --->   "%tmp_18 = fcmp_olt  i32 %v492_load, i32 %v498" [kernel.cpp:821]   --->   Operation 43 'fcmp' 'tmp_18' <Predicate = (!icmp_ln806)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [2/2] (5.43ns)   --->   "%tmp_19 = fcmp_olt  i32 %v492_load, i32 %v490" [kernel.cpp:812]   --->   Operation 44 'fcmp' 'tmp_19' <Predicate = (!icmp_ln806)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (1.58ns)   --->   "%store_ln806 = store i12 %add_ln806, i12 %j38" [kernel.cpp:806]   --->   Operation 45 'store' 'store_ln806' <Predicate = (!icmp_ln806)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 6.40>
ST_4 : Operation 46 [1/1] (0.97ns)   --->   "%or_ln808 = or i1 %icmp_ln808_1, i1 %icmp_ln808" [kernel.cpp:808]   --->   Operation 46 'or' 'or_ln808' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/2] (5.43ns)   --->   "%tmp_15 = fcmp_oge  i32 %v490, i32 0" [kernel.cpp:808]   --->   Operation 47 'fcmp' 'tmp_15' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%bitcast_ln821 = bitcast i32 %v492_load" [kernel.cpp:821]   --->   Operation 48 'bitcast' 'bitcast_ln821' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln821, i32 23, i32 30" [kernel.cpp:821]   --->   Operation 49 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln821 = trunc i32 %bitcast_ln821" [kernel.cpp:821]   --->   Operation 50 'trunc' 'trunc_ln821' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (1.55ns)   --->   "%icmp_ln821 = icmp_ne  i8 %tmp_16, i8 255" [kernel.cpp:821]   --->   Operation 51 'icmp' 'icmp_ln821' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (2.44ns)   --->   "%icmp_ln821_1 = icmp_eq  i23 %trunc_ln821, i23 0" [kernel.cpp:821]   --->   Operation 52 'icmp' 'icmp_ln821_1' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.97ns)   --->   "%or_ln821 = or i1 %icmp_ln821_1, i1 %icmp_ln821" [kernel.cpp:821]   --->   Operation 53 'or' 'or_ln821' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node select_ln822)   --->   "%or_ln821_1 = or i1 %icmp_ln808_1, i1 %icmp_ln821_2" [kernel.cpp:821]   --->   Operation 54 'or' 'or_ln821_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/2] (5.43ns)   --->   "%tmp_18 = fcmp_olt  i32 %v492_load, i32 %v498" [kernel.cpp:821]   --->   Operation 55 'fcmp' 'tmp_18' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node select_ln822)   --->   "%and_ln821 = and i1 %tmp_18, i1 %or_ln821" [kernel.cpp:821]   --->   Operation 56 'and' 'and_ln821' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node select_ln822)   --->   "%v499 = and i1 %and_ln821, i1 %or_ln821_1" [kernel.cpp:821]   --->   Operation 57 'and' 'v499' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln822 = select i1 %v499, i32 %v498, i32 %v492_load" [kernel.cpp:822]   --->   Operation 58 'select' 'select_ln822' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 59 [1/2] (5.43ns)   --->   "%tmp_19 = fcmp_olt  i32 %v492_load, i32 %v490" [kernel.cpp:812]   --->   Operation 59 'fcmp' 'tmp_19' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node select_ln813)   --->   "%and_ln812 = and i1 %or_ln808, i1 %or_ln821" [kernel.cpp:812]   --->   Operation 60 'and' 'and_ln812' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node select_ln813)   --->   "%v494 = and i1 %and_ln812, i1 %tmp_19" [kernel.cpp:812]   --->   Operation 61 'and' 'v494' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln813 = select i1 %v494, i32 %v490, i32 %v492_load" [kernel.cpp:813]   --->   Operation 62 'select' 'select_ln813' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.30>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%specloopname_ln806 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [kernel.cpp:806]   --->   Operation 63 'specloopname' 'specloopname_ln806' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node select_ln808)   --->   "%and_ln808 = and i1 %or_ln808, i1 %tmp_15" [kernel.cpp:808]   --->   Operation 64 'and' 'and_ln808' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln808 = select i1 %and_ln808, i32 %select_ln813, i32 %select_ln822" [kernel.cpp:808]   --->   Operation 65 'select' 'select_ln808' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (2.32ns)   --->   "%store_ln825 = store i32 %select_ln808, i4 %max_inp3_addr" [kernel.cpp:825]   --->   Operation 66 'store' 'store_ln825' <Predicate = (ifzero)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ifFalse"   --->   Operation 67 'br' 'br_ln0' <Predicate = (ifzero)> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (1.58ns)   --->   "%store_ln808 = store i32 %select_ln808, i32 %v492" [kernel.cpp:808]   --->   Operation 68 'store' 'store_ln808' <Predicate = true> <Delay = 1.58>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body56"   --->   Operation 69 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 5.33ns
The critical path consists of the following:
	'alloca' operation ('j38') [7]  (0 ns)
	'load' operation ('j38', kernel.cpp:806) on local variable 'j38' [16]  (0 ns)
	'add' operation ('add_ln807', kernel.cpp:807) [26]  (2.08 ns)
	'getelementptr' operation ('v475_addr', kernel.cpp:807) [28]  (0 ns)
	'load' operation ('v490', kernel.cpp:820) on array 'v475' [30]  (3.25 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'load' operation ('v490', kernel.cpp:820) on array 'v475' [30]  (3.25 ns)

 <State 3>: 6.42ns
The critical path consists of the following:
	'xor' operation ('xor_ln820', kernel.cpp:820) [39]  (0.993 ns)
	'fcmp' operation ('tmp_18', kernel.cpp:821) [50]  (5.43 ns)

 <State 4>: 6.41ns
The critical path consists of the following:
	'fcmp' operation ('tmp_18', kernel.cpp:821) [50]  (5.43 ns)
	'and' operation ('and_ln821', kernel.cpp:821) [51]  (0 ns)
	'and' operation ('v499', kernel.cpp:821) [52]  (0 ns)
	'select' operation ('select_ln822', kernel.cpp:822) [53]  (0.978 ns)

 <State 5>: 3.3ns
The critical path consists of the following:
	'and' operation ('and_ln808', kernel.cpp:808) [38]  (0 ns)
	'select' operation ('select_ln808', kernel.cpp:808) [58]  (0.978 ns)
	'store' operation ('store_ln825', kernel.cpp:825) of variable 'select_ln808', kernel.cpp:808 on array 'max_inp3' [62]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
