Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Sat Jan 15 14:51:42 2022
| Host         : ubuntu running 64-bit Ubuntu 20.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file riscv_top_timing_summary_routed.rpt -pb riscv_top_timing_summary_routed.pb -rpx riscv_top_timing_summary_routed.rpx -warn_on_violation
| Design       : riscv_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.921   -13139.685                   6485                23654        0.049        0.000                      0                23654        3.750        0.000                       0                  7619  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -4.921   -13139.685                   6485                23591        0.049        0.000                      0                23591        3.750        0.000                       0                  7619  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              1.810        0.000                      0                   63        1.611        0.000                      0                   63  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :         6485  Failing Endpoints,  Worst Slack       -4.921ns,  Total Violation   -13139.685ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.921ns  (required time - arrival time)
  Source:                 cpu0/InstQueue/head_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/RS/vj_reg[0][20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.868ns  (logic 3.596ns (24.186%)  route 11.272ns (75.814%))
  Logic Levels:           19  (LUT3=2 LUT5=6 LUT6=7 MUXF7=2 MUXF8=1 RAMD32=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 14.954 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7618, routed)        1.723     5.244    cpu0/InstQueue/EXCLK_IBUF_BUFG
    SLICE_X41Y119        FDRE                                         r  cpu0/InstQueue/head_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y119        FDRE (Prop_fdre_C_Q)         0.456     5.700 r  cpu0/InstQueue/head_reg[2]/Q
                         net (fo=75, routed)          1.271     6.971    cpu0/InstQueue/inst_queue_reg_0_7_0_5/ADDRA2
    SLICE_X50Y119        RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     7.119 r  cpu0/InstQueue/inst_queue_reg_0_7_0_5/RAMA/O
                         net (fo=10, routed)          0.622     7.742    cpu0/InstQueue/inst_dec_out[0]
    SLICE_X40Y117        LUT6 (Prop_lut6_I4_O)        0.328     8.070 f  cpu0/InstQueue/rob_id_reg_r1_0_31_0_3_i_13/O
                         net (fo=19, routed)          0.330     8.400    cpu0/InstQueue/rob_id_reg_r1_0_31_0_3_i_13_n_0
    SLICE_X41Y117        LUT5 (Prop_lut5_I3_O)        0.124     8.524 r  cpu0/InstQueue/op_type_reg_r1_0_15_0_2_i_5/O
                         net (fo=3, routed)           0.634     9.158    cpu0/InstQueue/op_type_dec_dp[1]
    SLICE_X41Y117        LUT3 (Prop_lut3_I0_O)        0.124     9.282 r  cpu0/InstQueue/op_reg_0_15_0_5_i_9/O
                         net (fo=92, routed)          0.311     9.594    cpu0/RS/inst_iq_out_reg[7]
    SLICE_X40Y116        LUT5 (Prop_lut5_I1_O)        0.124     9.718 f  cpu0/RS/rob_id_reg_r1_0_31_0_3_i_11/O
                         net (fo=129, routed)         0.658    10.375    hci0/rs_cnt_reg[4]
    SLICE_X39Y118        LUT5 (Prop_lut5_I4_O)        0.124    10.499 r  hci0/rob_id_reg_r2_0_31_0_3_i_5/O
                         net (fo=270, routed)         0.814    11.313    cpu0/RegFile/rs1_dp_in[0]
    SLICE_X36Y117        LUT6 (Prop_lut6_I4_O)        0.124    11.437 r  cpu0/RegFile/qj[15][3]_i_36/O
                         net (fo=1, routed)           0.000    11.437    cpu0/RegFile/qj[15][3]_i_36_n_0
    SLICE_X36Y117        MUXF7 (Prop_muxf7_I0_O)      0.212    11.649 r  cpu0/RegFile/qj_reg[15][3]_i_25/O
                         net (fo=1, routed)           0.563    12.212    cpu0/RegFile/qj_reg[15][3]_i_25_n_0
    SLICE_X36Y118        LUT6 (Prop_lut6_I3_O)        0.299    12.511 r  cpu0/RegFile/qj[15][3]_i_18/O
                         net (fo=62, routed)          0.774    13.285    cpu0/RegFile/rs1_busy_rf_dp
    SLICE_X35Y121        LUT6 (Prop_lut6_I5_O)        0.124    13.409 r  cpu0/RegFile/qj[15][3]_i_41/O
                         net (fo=132, routed)         0.524    13.933    cpu0/ROB/rs1_rob_dp_rob[0]
    SLICE_X32Y122        LUT6 (Prop_lut6_I4_O)        0.124    14.057 f  cpu0/ROB/qj[15][3]_i_29/O
                         net (fo=1, routed)           0.000    14.057    cpu0/ROB/qj[15][3]_i_29_n_0
    SLICE_X32Y122        MUXF7 (Prop_muxf7_I1_O)      0.245    14.302 f  cpu0/ROB/qj_reg[15][3]_i_21/O
                         net (fo=1, routed)           0.000    14.302    cpu0/ROB/qj_reg[15][3]_i_21_n_0
    SLICE_X32Y122        MUXF8 (Prop_muxf8_I0_O)      0.104    14.406 f  cpu0/ROB/qj_reg[15][3]_i_17/O
                         net (fo=58, routed)          0.632    15.038    cpu0/rs1_rdy_rob_dp
    SLICE_X28Y122        LUT5 (Prop_lut5_I1_O)        0.316    15.354 r  cpu0/qj[1][1]_i_3/O
                         net (fo=18, routed)          0.772    16.126    cpu0/RegFile/qj_dp_rs[1]
    SLICE_X26Y123        LUT6 (Prop_lut6_I5_O)        0.124    16.250 r  cpu0/RegFile/qj[1][3]_i_13/O
                         net (fo=65, routed)          0.440    16.690    cpu0/RegFile/qj[1][3]_i_13_n_0
    SLICE_X26Y124        LUT3 (Prop_lut3_I2_O)        0.124    16.814 r  cpu0/RegFile/vj[15][31]_i_11/O
                         net (fo=512, routed)         1.799    18.613    cpu0/RS/p_66_out
    SLICE_X10Y140        LUT5 (Prop_lut5_I2_O)        0.124    18.737 r  cpu0/RS/vj[0][20]_i_5/O
                         net (fo=2, routed)           0.448    19.184    cpu0/LSCtrl/opcode_alu_out_reg[4]_249
    SLICE_X10Y139        LUT5 (Prop_lut5_I4_O)        0.124    19.308 r  cpu0/LSCtrl/vj[0][20]_i_3/O
                         net (fo=1, routed)           0.680    19.988    cpu0/LSCtrl/vj[0][20]_i_3_n_0
    SLICE_X10Y139        LUT6 (Prop_lut6_I5_O)        0.124    20.112 r  cpu0/LSCtrl/vj[0][20]_i_1/O
                         net (fo=1, routed)           0.000    20.112    cpu0/RS/result_ls_cdb_out_reg[31]_46[20]
    SLICE_X10Y139        FDRE                                         r  cpu0/RS/vj_reg[0][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7618, routed)        1.613    14.954    cpu0/RS/EXCLK_IBUF_BUFG
    SLICE_X10Y139        FDRE                                         r  cpu0/RS/vj_reg[0][20]/C
                         clock pessimism              0.196    15.150    
                         clock uncertainty           -0.035    15.115    
    SLICE_X10Y139        FDRE (Setup_fdre_C_D)        0.077    15.192    cpu0/RS/vj_reg[0][20]
  -------------------------------------------------------------------
                         required time                         15.192    
                         arrival time                         -20.112    
  -------------------------------------------------------------------
                         slack                                 -4.921    

Slack (VIOLATED) :        -4.855ns  (required time - arrival time)
  Source:                 cpu0/InstQueue/head_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/LSBuffer/vk_reg[1][22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.825ns  (logic 3.558ns (24.000%)  route 11.267ns (76.000%))
  Logic Levels:           19  (LUT3=2 LUT4=1 LUT5=3 LUT6=9 MUXF7=2 MUXF8=1 RAMD32=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7618, routed)        1.723     5.244    cpu0/InstQueue/EXCLK_IBUF_BUFG
    SLICE_X41Y119        FDRE                                         r  cpu0/InstQueue/head_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y119        FDRE (Prop_fdre_C_Q)         0.456     5.700 r  cpu0/InstQueue/head_reg[2]/Q
                         net (fo=75, routed)          1.271     6.971    cpu0/InstQueue/inst_queue_reg_0_7_0_5/ADDRA2
    SLICE_X50Y119        RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     7.119 r  cpu0/InstQueue/inst_queue_reg_0_7_0_5/RAMA/O
                         net (fo=10, routed)          0.622     7.742    cpu0/InstQueue/inst_dec_out[0]
    SLICE_X40Y117        LUT6 (Prop_lut6_I4_O)        0.328     8.070 f  cpu0/InstQueue/rob_id_reg_r1_0_31_0_3_i_13/O
                         net (fo=19, routed)          0.330     8.400    cpu0/InstQueue/rob_id_reg_r1_0_31_0_3_i_13_n_0
    SLICE_X41Y117        LUT5 (Prop_lut5_I3_O)        0.124     8.524 r  cpu0/InstQueue/op_type_reg_r1_0_15_0_2_i_5/O
                         net (fo=3, routed)           0.634     9.158    cpu0/InstQueue/op_type_dec_dp[1]
    SLICE_X41Y117        LUT3 (Prop_lut3_I0_O)        0.124     9.282 r  cpu0/InstQueue/op_reg_0_15_0_5_i_9/O
                         net (fo=92, routed)          0.311     9.594    cpu0/RS/inst_iq_out_reg[7]
    SLICE_X40Y116        LUT5 (Prop_lut5_I1_O)        0.124     9.718 f  cpu0/RS/rob_id_reg_r1_0_31_0_3_i_11/O
                         net (fo=129, routed)         0.391    10.108    cpu0/InstQueue/rs_cnt_reg[4]
    SLICE_X41Y117        LUT6 (Prop_lut6_I5_O)        0.124    10.232 r  cpu0/InstQueue/rob_id_reg_r3_0_31_0_3_i_5/O
                         net (fo=270, routed)         0.776    11.008    cpu0/RegFile/rs2_dp_in[0]
    SLICE_X39Y117        LUT6 (Prop_lut6_I4_O)        0.124    11.132 r  cpu0/RegFile/qk[15][3]_i_32/O
                         net (fo=1, routed)           0.000    11.132    cpu0/RegFile/qk[15][3]_i_32_n_0
    SLICE_X39Y117        MUXF7 (Prop_muxf7_I1_O)      0.217    11.349 r  cpu0/RegFile/qk_reg[15][3]_i_20/O
                         net (fo=1, routed)           0.803    12.152    cpu0/RegFile/qk_reg[15][3]_i_20_n_0
    SLICE_X39Y119        LUT6 (Prop_lut6_I3_O)        0.299    12.451 r  cpu0/RegFile/qk[15][3]_i_11/O
                         net (fo=76, routed)          0.526    12.977    cpu0/RegFile/rs2_busy_rf_dp
    SLICE_X38Y122        LUT6 (Prop_lut6_I5_O)        0.124    13.101 r  cpu0/RegFile/qk[15][3]_i_35/O
                         net (fo=132, routed)         0.862    13.963    cpu0/ROB/rs2_rob_dp_rob[1]
    SLICE_X39Y124        LUT6 (Prop_lut6_I2_O)        0.124    14.087 f  cpu0/ROB/qk[15][3]_i_25/O
                         net (fo=1, routed)           0.000    14.087    cpu0/ROB/qk[15][3]_i_25_n_0
    SLICE_X39Y124        MUXF7 (Prop_muxf7_I0_O)      0.212    14.299 f  cpu0/ROB/qk_reg[15][3]_i_17/O
                         net (fo=1, routed)           0.000    14.299    cpu0/ROB/qk_reg[15][3]_i_17_n_0
    SLICE_X39Y124        MUXF8 (Prop_muxf8_I1_O)      0.094    14.393 f  cpu0/ROB/qk_reg[15][3]_i_10/O
                         net (fo=72, routed)          1.204    15.598    cpu0/RegFile/rs2_rdy_rob_dp
    SLICE_X25Y114        LUT6 (Prop_lut6_I1_O)        0.316    15.914 r  cpu0/RegFile/qk[15][1]_i_2/O
                         net (fo=51, routed)          0.531    16.445    cpu0/LSCtrl/qk_dp_lsb[1]
    SLICE_X24Y113        LUT4 (Prop_lut4_I1_O)        0.124    16.569 f  cpu0/LSCtrl/qk[14][3]_i_8/O
                         net (fo=3, routed)           0.474    17.043    cpu0/LSCtrl/qk[14][3]_i_8_n_0
    SLICE_X21Y112        LUT5 (Prop_lut5_I4_O)        0.124    17.167 r  cpu0/LSCtrl/qk[15][3]_i_9/O
                         net (fo=35, routed)          0.897    18.064    cpu0/LSBuffer/rob_id_ls_cdb_out_reg[3]
    SLICE_X11Y113        LUT6 (Prop_lut6_I0_O)        0.124    18.188 r  cpu0/LSBuffer/vk[1][31]_i_5/O
                         net (fo=25, routed)          0.986    19.173    cpu0/LSBuffer/vk_reg[1][20]_0
    SLICE_X2Y107         LUT3 (Prop_lut3_I1_O)        0.124    19.297 r  cpu0/LSBuffer/vk[1][22]_i_3/O
                         net (fo=1, routed)           0.648    19.945    cpu0/LSBuffer/vk[1][22]_i_3_n_0
    SLICE_X3Y107         LUT6 (Prop_lut6_I3_O)        0.124    20.069 r  cpu0/LSBuffer/vk[1][22]_i_1/O
                         net (fo=1, routed)           0.000    20.069    cpu0/LSBuffer/vk[1][22]_i_1_n_0
    SLICE_X3Y107         FDRE                                         r  cpu0/LSBuffer/vk_reg[1][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7618, routed)        1.682    15.023    cpu0/LSBuffer/EXCLK_IBUF_BUFG
    SLICE_X3Y107         FDRE                                         r  cpu0/LSBuffer/vk_reg[1][22]/C
                         clock pessimism              0.196    15.219    
                         clock uncertainty           -0.035    15.184    
    SLICE_X3Y107         FDRE (Setup_fdre_C_D)        0.031    15.215    cpu0/LSBuffer/vk_reg[1][22]
  -------------------------------------------------------------------
                         required time                         15.215    
                         arrival time                         -20.069    
  -------------------------------------------------------------------
                         slack                                 -4.855    

Slack (VIOLATED) :        -4.843ns  (required time - arrival time)
  Source:                 cpu0/InstQueue/head_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/LSBuffer/vj_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.558ns  (logic 3.596ns (24.701%)  route 10.962ns (75.299%))
  Logic Levels:           19  (LUT3=1 LUT4=2 LUT5=3 LUT6=9 MUXF7=2 MUXF8=1 RAMD32=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7618, routed)        1.723     5.244    cpu0/InstQueue/EXCLK_IBUF_BUFG
    SLICE_X41Y119        FDRE                                         r  cpu0/InstQueue/head_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y119        FDRE (Prop_fdre_C_Q)         0.456     5.700 r  cpu0/InstQueue/head_reg[2]/Q
                         net (fo=75, routed)          1.271     6.971    cpu0/InstQueue/inst_queue_reg_0_7_0_5/ADDRA2
    SLICE_X50Y119        RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     7.119 r  cpu0/InstQueue/inst_queue_reg_0_7_0_5/RAMA/O
                         net (fo=10, routed)          0.622     7.742    cpu0/InstQueue/inst_dec_out[0]
    SLICE_X40Y117        LUT6 (Prop_lut6_I4_O)        0.328     8.070 f  cpu0/InstQueue/rob_id_reg_r1_0_31_0_3_i_13/O
                         net (fo=19, routed)          0.330     8.400    cpu0/InstQueue/rob_id_reg_r1_0_31_0_3_i_13_n_0
    SLICE_X41Y117        LUT5 (Prop_lut5_I3_O)        0.124     8.524 r  cpu0/InstQueue/op_type_reg_r1_0_15_0_2_i_5/O
                         net (fo=3, routed)           0.634     9.158    cpu0/InstQueue/op_type_dec_dp[1]
    SLICE_X41Y117        LUT3 (Prop_lut3_I0_O)        0.124     9.282 r  cpu0/InstQueue/op_reg_0_15_0_5_i_9/O
                         net (fo=92, routed)          0.311     9.594    cpu0/RS/inst_iq_out_reg[7]
    SLICE_X40Y116        LUT5 (Prop_lut5_I1_O)        0.124     9.718 f  cpu0/RS/rob_id_reg_r1_0_31_0_3_i_11/O
                         net (fo=129, routed)         0.658    10.375    hci0/rs_cnt_reg[4]
    SLICE_X39Y118        LUT5 (Prop_lut5_I4_O)        0.124    10.499 r  hci0/rob_id_reg_r2_0_31_0_3_i_5/O
                         net (fo=270, routed)         0.814    11.313    cpu0/RegFile/rs1_dp_in[0]
    SLICE_X36Y117        LUT6 (Prop_lut6_I4_O)        0.124    11.437 r  cpu0/RegFile/qj[15][3]_i_36/O
                         net (fo=1, routed)           0.000    11.437    cpu0/RegFile/qj[15][3]_i_36_n_0
    SLICE_X36Y117        MUXF7 (Prop_muxf7_I0_O)      0.212    11.649 r  cpu0/RegFile/qj_reg[15][3]_i_25/O
                         net (fo=1, routed)           0.563    12.212    cpu0/RegFile/qj_reg[15][3]_i_25_n_0
    SLICE_X36Y118        LUT6 (Prop_lut6_I3_O)        0.299    12.511 r  cpu0/RegFile/qj[15][3]_i_18/O
                         net (fo=62, routed)          0.774    13.285    cpu0/RegFile/rs1_busy_rf_dp
    SLICE_X35Y121        LUT6 (Prop_lut6_I5_O)        0.124    13.409 r  cpu0/RegFile/qj[15][3]_i_41/O
                         net (fo=132, routed)         0.524    13.933    cpu0/ROB/rs1_rob_dp_rob[0]
    SLICE_X32Y122        LUT6 (Prop_lut6_I4_O)        0.124    14.057 f  cpu0/ROB/qj[15][3]_i_29/O
                         net (fo=1, routed)           0.000    14.057    cpu0/ROB/qj[15][3]_i_29_n_0
    SLICE_X32Y122        MUXF7 (Prop_muxf7_I1_O)      0.245    14.302 f  cpu0/ROB/qj_reg[15][3]_i_21/O
                         net (fo=1, routed)           0.000    14.302    cpu0/ROB/qj_reg[15][3]_i_21_n_0
    SLICE_X32Y122        MUXF8 (Prop_muxf8_I0_O)      0.104    14.406 f  cpu0/ROB/qj_reg[15][3]_i_17/O
                         net (fo=58, routed)          1.191    15.597    cpu0/RegFile/rs1_rdy_rob_dp
    SLICE_X33Y108        LUT6 (Prop_lut6_I1_O)        0.316    15.913 r  cpu0/RegFile/qj[15][2]_i_3/O
                         net (fo=4, routed)           0.788    16.701    cpu0/RS/qj_dp_lsb[2]
    SLICE_X33Y105        LUT6 (Prop_lut6_I1_O)        0.124    16.825 r  cpu0/RS/qj[15][3]_i_15/O
                         net (fo=27, routed)          0.768    17.593    cpu0/RS/vj_reg[3][17]_0
    SLICE_X34Y100        LUT4 (Prop_lut4_I1_O)        0.124    17.717 f  cpu0/RS/vj[15][1]_i_5/O
                         net (fo=52, routed)          0.716    18.433    cpu0/RS/vj_reg[7][13]_1
    SLICE_X34Y99         LUT4 (Prop_lut4_I1_O)        0.124    18.557 f  cpu0/RS/vj[15][1]_i_2/O
                         net (fo=13, routed)          0.691    19.248    cpu0/LSCtrl/opcode_alu_out_reg[4]
    SLICE_X34Y99         LUT6 (Prop_lut6_I4_O)        0.124    19.372 r  cpu0/LSCtrl/vj[0][1]_i_2/O
                         net (fo=1, routed)           0.307    19.679    cpu0/LSCtrl/vj[0][1]_i_2_n_0
    SLICE_X32Y99         LUT6 (Prop_lut6_I5_O)        0.124    19.803 r  cpu0/LSCtrl/vj[0][1]_i_1/O
                         net (fo=1, routed)           0.000    19.803    cpu0/LSBuffer/result_ls_cdb_out_reg[17]_20[1]
    SLICE_X32Y99         FDRE                                         r  cpu0/LSBuffer/vj_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7618, routed)        1.436    14.777    cpu0/LSBuffer/EXCLK_IBUF_BUFG
    SLICE_X32Y99         FDRE                                         r  cpu0/LSBuffer/vj_reg[0][1]/C
                         clock pessimism              0.187    14.964    
                         clock uncertainty           -0.035    14.928    
    SLICE_X32Y99         FDRE (Setup_fdre_C_D)        0.031    14.959    cpu0/LSBuffer/vj_reg[0][1]
  -------------------------------------------------------------------
                         required time                         14.959    
                         arrival time                         -19.803    
  -------------------------------------------------------------------
                         slack                                 -4.843    

Slack (VIOLATED) :        -4.823ns  (required time - arrival time)
  Source:                 cpu0/InstQueue/head_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/LSBuffer/vj_reg[13][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.538ns  (logic 3.596ns (24.735%)  route 10.942ns (75.265%))
  Logic Levels:           19  (LUT3=1 LUT4=1 LUT5=5 LUT6=8 MUXF7=2 MUXF8=1 RAMD32=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7618, routed)        1.723     5.244    cpu0/InstQueue/EXCLK_IBUF_BUFG
    SLICE_X41Y119        FDRE                                         r  cpu0/InstQueue/head_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y119        FDRE (Prop_fdre_C_Q)         0.456     5.700 r  cpu0/InstQueue/head_reg[2]/Q
                         net (fo=75, routed)          1.271     6.971    cpu0/InstQueue/inst_queue_reg_0_7_0_5/ADDRA2
    SLICE_X50Y119        RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     7.119 r  cpu0/InstQueue/inst_queue_reg_0_7_0_5/RAMA/O
                         net (fo=10, routed)          0.622     7.742    cpu0/InstQueue/inst_dec_out[0]
    SLICE_X40Y117        LUT6 (Prop_lut6_I4_O)        0.328     8.070 f  cpu0/InstQueue/rob_id_reg_r1_0_31_0_3_i_13/O
                         net (fo=19, routed)          0.330     8.400    cpu0/InstQueue/rob_id_reg_r1_0_31_0_3_i_13_n_0
    SLICE_X41Y117        LUT5 (Prop_lut5_I3_O)        0.124     8.524 r  cpu0/InstQueue/op_type_reg_r1_0_15_0_2_i_5/O
                         net (fo=3, routed)           0.634     9.158    cpu0/InstQueue/op_type_dec_dp[1]
    SLICE_X41Y117        LUT3 (Prop_lut3_I0_O)        0.124     9.282 r  cpu0/InstQueue/op_reg_0_15_0_5_i_9/O
                         net (fo=92, routed)          0.311     9.594    cpu0/RS/inst_iq_out_reg[7]
    SLICE_X40Y116        LUT5 (Prop_lut5_I1_O)        0.124     9.718 f  cpu0/RS/rob_id_reg_r1_0_31_0_3_i_11/O
                         net (fo=129, routed)         0.658    10.375    hci0/rs_cnt_reg[4]
    SLICE_X39Y118        LUT5 (Prop_lut5_I4_O)        0.124    10.499 r  hci0/rob_id_reg_r2_0_31_0_3_i_5/O
                         net (fo=270, routed)         0.814    11.313    cpu0/RegFile/rs1_dp_in[0]
    SLICE_X36Y117        LUT6 (Prop_lut6_I4_O)        0.124    11.437 r  cpu0/RegFile/qj[15][3]_i_36/O
                         net (fo=1, routed)           0.000    11.437    cpu0/RegFile/qj[15][3]_i_36_n_0
    SLICE_X36Y117        MUXF7 (Prop_muxf7_I0_O)      0.212    11.649 r  cpu0/RegFile/qj_reg[15][3]_i_25/O
                         net (fo=1, routed)           0.563    12.212    cpu0/RegFile/qj_reg[15][3]_i_25_n_0
    SLICE_X36Y118        LUT6 (Prop_lut6_I3_O)        0.299    12.511 r  cpu0/RegFile/qj[15][3]_i_18/O
                         net (fo=62, routed)          0.774    13.285    cpu0/RegFile/rs1_busy_rf_dp
    SLICE_X35Y121        LUT6 (Prop_lut6_I5_O)        0.124    13.409 r  cpu0/RegFile/qj[15][3]_i_41/O
                         net (fo=132, routed)         0.524    13.933    cpu0/ROB/rs1_rob_dp_rob[0]
    SLICE_X32Y122        LUT6 (Prop_lut6_I4_O)        0.124    14.057 f  cpu0/ROB/qj[15][3]_i_29/O
                         net (fo=1, routed)           0.000    14.057    cpu0/ROB/qj[15][3]_i_29_n_0
    SLICE_X32Y122        MUXF7 (Prop_muxf7_I1_O)      0.245    14.302 f  cpu0/ROB/qj_reg[15][3]_i_21/O
                         net (fo=1, routed)           0.000    14.302    cpu0/ROB/qj_reg[15][3]_i_21_n_0
    SLICE_X32Y122        MUXF8 (Prop_muxf8_I0_O)      0.104    14.406 f  cpu0/ROB/qj_reg[15][3]_i_17/O
                         net (fo=58, routed)          1.191    15.597    cpu0/RegFile/rs1_rdy_rob_dp
    SLICE_X33Y108        LUT6 (Prop_lut6_I1_O)        0.316    15.913 r  cpu0/RegFile/qj[15][2]_i_3/O
                         net (fo=4, routed)           0.599    16.512    cpu0/LSCtrl/qj_dp_lsb[2]
    SLICE_X35Y103        LUT4 (Prop_lut4_I1_O)        0.124    16.636 f  cpu0/LSCtrl/qj[15][3]_i_12/O
                         net (fo=2, routed)           0.588    17.223    cpu0/LSCtrl/qj[15][3]_i_12_n_0
    SLICE_X35Y99         LUT5 (Prop_lut5_I4_O)        0.124    17.347 r  cpu0/LSCtrl/vj[15][15]_i_4/O
                         net (fo=89, routed)          0.624    17.972    cpu0/LSCtrl_n_131
    SLICE_X35Y98         LUT5 (Prop_lut5_I4_O)        0.124    18.096 f  cpu0/vj[13][16]_i_2/O
                         net (fo=10, routed)          0.843    18.939    cpu0/RS/tail_reg[1]
    SLICE_X40Y91         LUT6 (Prop_lut6_I5_O)        0.124    19.063 r  cpu0/RS/vj[13][3]_i_4/O
                         net (fo=1, routed)           0.596    19.659    cpu0/LSCtrl/rdy_ls_cdb_out_reg_rep__8_17
    SLICE_X40Y91         LUT6 (Prop_lut6_I5_O)        0.124    19.783 r  cpu0/LSCtrl/vj[13][3]_i_1/O
                         net (fo=1, routed)           0.000    19.783    cpu0/LSBuffer/rdy_ls_cdb_out_reg_rep__8_9[3]
    SLICE_X40Y91         FDRE                                         r  cpu0/LSBuffer/vj_reg[13][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7618, routed)        1.436    14.777    cpu0/LSBuffer/EXCLK_IBUF_BUFG
    SLICE_X40Y91         FDRE                                         r  cpu0/LSBuffer/vj_reg[13][3]/C
                         clock pessimism              0.187    14.964    
                         clock uncertainty           -0.035    14.928    
    SLICE_X40Y91         FDRE (Setup_fdre_C_D)        0.031    14.959    cpu0/LSBuffer/vj_reg[13][3]
  -------------------------------------------------------------------
                         required time                         14.959    
                         arrival time                         -19.783    
  -------------------------------------------------------------------
                         slack                                 -4.823    

Slack (VIOLATED) :        -4.809ns  (required time - arrival time)
  Source:                 cpu0/InstQueue/head_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/RS/vj_reg[5][23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.825ns  (logic 3.596ns (24.257%)  route 11.229ns (75.743%))
  Logic Levels:           19  (LUT3=2 LUT5=6 LUT6=7 MUXF7=2 MUXF8=1 RAMD32=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7618, routed)        1.723     5.244    cpu0/InstQueue/EXCLK_IBUF_BUFG
    SLICE_X41Y119        FDRE                                         r  cpu0/InstQueue/head_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y119        FDRE (Prop_fdre_C_Q)         0.456     5.700 r  cpu0/InstQueue/head_reg[2]/Q
                         net (fo=75, routed)          1.271     6.971    cpu0/InstQueue/inst_queue_reg_0_7_0_5/ADDRA2
    SLICE_X50Y119        RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     7.119 r  cpu0/InstQueue/inst_queue_reg_0_7_0_5/RAMA/O
                         net (fo=10, routed)          0.622     7.742    cpu0/InstQueue/inst_dec_out[0]
    SLICE_X40Y117        LUT6 (Prop_lut6_I4_O)        0.328     8.070 f  cpu0/InstQueue/rob_id_reg_r1_0_31_0_3_i_13/O
                         net (fo=19, routed)          0.330     8.400    cpu0/InstQueue/rob_id_reg_r1_0_31_0_3_i_13_n_0
    SLICE_X41Y117        LUT5 (Prop_lut5_I3_O)        0.124     8.524 r  cpu0/InstQueue/op_type_reg_r1_0_15_0_2_i_5/O
                         net (fo=3, routed)           0.634     9.158    cpu0/InstQueue/op_type_dec_dp[1]
    SLICE_X41Y117        LUT3 (Prop_lut3_I0_O)        0.124     9.282 r  cpu0/InstQueue/op_reg_0_15_0_5_i_9/O
                         net (fo=92, routed)          0.311     9.594    cpu0/RS/inst_iq_out_reg[7]
    SLICE_X40Y116        LUT5 (Prop_lut5_I1_O)        0.124     9.718 f  cpu0/RS/rob_id_reg_r1_0_31_0_3_i_11/O
                         net (fo=129, routed)         0.658    10.375    hci0/rs_cnt_reg[4]
    SLICE_X39Y118        LUT5 (Prop_lut5_I4_O)        0.124    10.499 r  hci0/rob_id_reg_r2_0_31_0_3_i_5/O
                         net (fo=270, routed)         0.814    11.313    cpu0/RegFile/rs1_dp_in[0]
    SLICE_X36Y117        LUT6 (Prop_lut6_I4_O)        0.124    11.437 r  cpu0/RegFile/qj[15][3]_i_36/O
                         net (fo=1, routed)           0.000    11.437    cpu0/RegFile/qj[15][3]_i_36_n_0
    SLICE_X36Y117        MUXF7 (Prop_muxf7_I0_O)      0.212    11.649 r  cpu0/RegFile/qj_reg[15][3]_i_25/O
                         net (fo=1, routed)           0.563    12.212    cpu0/RegFile/qj_reg[15][3]_i_25_n_0
    SLICE_X36Y118        LUT6 (Prop_lut6_I3_O)        0.299    12.511 r  cpu0/RegFile/qj[15][3]_i_18/O
                         net (fo=62, routed)          0.774    13.285    cpu0/RegFile/rs1_busy_rf_dp
    SLICE_X35Y121        LUT6 (Prop_lut6_I5_O)        0.124    13.409 r  cpu0/RegFile/qj[15][3]_i_41/O
                         net (fo=132, routed)         0.524    13.933    cpu0/ROB/rs1_rob_dp_rob[0]
    SLICE_X32Y122        LUT6 (Prop_lut6_I4_O)        0.124    14.057 f  cpu0/ROB/qj[15][3]_i_29/O
                         net (fo=1, routed)           0.000    14.057    cpu0/ROB/qj[15][3]_i_29_n_0
    SLICE_X32Y122        MUXF7 (Prop_muxf7_I1_O)      0.245    14.302 f  cpu0/ROB/qj_reg[15][3]_i_21/O
                         net (fo=1, routed)           0.000    14.302    cpu0/ROB/qj_reg[15][3]_i_21_n_0
    SLICE_X32Y122        MUXF8 (Prop_muxf8_I0_O)      0.104    14.406 f  cpu0/ROB/qj_reg[15][3]_i_17/O
                         net (fo=58, routed)          0.632    15.038    cpu0/rs1_rdy_rob_dp
    SLICE_X28Y122        LUT5 (Prop_lut5_I1_O)        0.316    15.354 r  cpu0/qj[1][1]_i_3/O
                         net (fo=18, routed)          0.772    16.126    cpu0/RegFile/qj_dp_rs[1]
    SLICE_X26Y123        LUT6 (Prop_lut6_I5_O)        0.124    16.250 r  cpu0/RegFile/qj[1][3]_i_13/O
                         net (fo=65, routed)          0.440    16.690    cpu0/RegFile/qj[1][3]_i_13_n_0
    SLICE_X26Y124        LUT3 (Prop_lut3_I2_O)        0.124    16.814 r  cpu0/RegFile/vj[15][31]_i_11/O
                         net (fo=512, routed)         1.469    18.283    cpu0/RS/p_66_out
    SLICE_X9Y134         LUT5 (Prop_lut5_I2_O)        0.124    18.407 r  cpu0/RS/vj[5][23]_i_5/O
                         net (fo=2, routed)           0.772    19.180    cpu0/LSCtrl/opcode_alu_out_reg[4]_380
    SLICE_X2Y139         LUT5 (Prop_lut5_I4_O)        0.124    19.304 r  cpu0/LSCtrl/vj[5][23]_i_3/O
                         net (fo=1, routed)           0.641    19.945    cpu0/LSCtrl/vj[5][23]_i_3_n_0
    SLICE_X2Y139         LUT6 (Prop_lut6_I5_O)        0.124    20.069 r  cpu0/LSCtrl/vj[5][23]_i_1/O
                         net (fo=1, routed)           0.000    20.069    cpu0/RS/result_ls_cdb_out_reg[31]_41[23]
    SLICE_X2Y139         FDRE                                         r  cpu0/RS/vj_reg[5][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7618, routed)        1.681    15.022    cpu0/RS/EXCLK_IBUF_BUFG
    SLICE_X2Y139         FDRE                                         r  cpu0/RS/vj_reg[5][23]/C
                         clock pessimism              0.196    15.218    
                         clock uncertainty           -0.035    15.183    
    SLICE_X2Y139         FDRE (Setup_fdre_C_D)        0.077    15.260    cpu0/RS/vj_reg[5][23]
  -------------------------------------------------------------------
                         required time                         15.260    
                         arrival time                         -20.069    
  -------------------------------------------------------------------
                         slack                                 -4.809    

Slack (VIOLATED) :        -4.808ns  (required time - arrival time)
  Source:                 cpu0/InstQueue/head_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/RS/vj_reg[3][17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.760ns  (logic 3.596ns (24.364%)  route 11.164ns (75.636%))
  Logic Levels:           19  (LUT3=2 LUT5=5 LUT6=8 MUXF7=2 MUXF8=1 RAMD32=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7618, routed)        1.723     5.244    cpu0/InstQueue/EXCLK_IBUF_BUFG
    SLICE_X41Y119        FDRE                                         r  cpu0/InstQueue/head_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y119        FDRE (Prop_fdre_C_Q)         0.456     5.700 r  cpu0/InstQueue/head_reg[2]/Q
                         net (fo=75, routed)          1.271     6.971    cpu0/InstQueue/inst_queue_reg_0_7_0_5/ADDRA2
    SLICE_X50Y119        RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     7.119 r  cpu0/InstQueue/inst_queue_reg_0_7_0_5/RAMA/O
                         net (fo=10, routed)          0.622     7.742    cpu0/InstQueue/inst_dec_out[0]
    SLICE_X40Y117        LUT6 (Prop_lut6_I4_O)        0.328     8.070 f  cpu0/InstQueue/rob_id_reg_r1_0_31_0_3_i_13/O
                         net (fo=19, routed)          0.330     8.400    cpu0/InstQueue/rob_id_reg_r1_0_31_0_3_i_13_n_0
    SLICE_X41Y117        LUT5 (Prop_lut5_I3_O)        0.124     8.524 r  cpu0/InstQueue/op_type_reg_r1_0_15_0_2_i_5/O
                         net (fo=3, routed)           0.634     9.158    cpu0/InstQueue/op_type_dec_dp[1]
    SLICE_X41Y117        LUT3 (Prop_lut3_I0_O)        0.124     9.282 r  cpu0/InstQueue/op_reg_0_15_0_5_i_9/O
                         net (fo=92, routed)          0.311     9.594    cpu0/RS/inst_iq_out_reg[7]
    SLICE_X40Y116        LUT5 (Prop_lut5_I1_O)        0.124     9.718 f  cpu0/RS/rob_id_reg_r1_0_31_0_3_i_11/O
                         net (fo=129, routed)         0.658    10.375    hci0/rs_cnt_reg[4]
    SLICE_X39Y118        LUT5 (Prop_lut5_I4_O)        0.124    10.499 r  hci0/rob_id_reg_r2_0_31_0_3_i_5/O
                         net (fo=270, routed)         0.814    11.313    cpu0/RegFile/rs1_dp_in[0]
    SLICE_X36Y117        LUT6 (Prop_lut6_I4_O)        0.124    11.437 r  cpu0/RegFile/qj[15][3]_i_36/O
                         net (fo=1, routed)           0.000    11.437    cpu0/RegFile/qj[15][3]_i_36_n_0
    SLICE_X36Y117        MUXF7 (Prop_muxf7_I0_O)      0.212    11.649 r  cpu0/RegFile/qj_reg[15][3]_i_25/O
                         net (fo=1, routed)           0.563    12.212    cpu0/RegFile/qj_reg[15][3]_i_25_n_0
    SLICE_X36Y118        LUT6 (Prop_lut6_I3_O)        0.299    12.511 r  cpu0/RegFile/qj[15][3]_i_18/O
                         net (fo=62, routed)          0.774    13.285    cpu0/RegFile/rs1_busy_rf_dp
    SLICE_X35Y121        LUT6 (Prop_lut6_I5_O)        0.124    13.409 r  cpu0/RegFile/qj[15][3]_i_41/O
                         net (fo=132, routed)         0.524    13.933    cpu0/ROB/rs1_rob_dp_rob[0]
    SLICE_X32Y122        LUT6 (Prop_lut6_I4_O)        0.124    14.057 f  cpu0/ROB/qj[15][3]_i_29/O
                         net (fo=1, routed)           0.000    14.057    cpu0/ROB/qj[15][3]_i_29_n_0
    SLICE_X32Y122        MUXF7 (Prop_muxf7_I1_O)      0.245    14.302 f  cpu0/ROB/qj_reg[15][3]_i_21/O
                         net (fo=1, routed)           0.000    14.302    cpu0/ROB/qj_reg[15][3]_i_21_n_0
    SLICE_X32Y122        MUXF8 (Prop_muxf8_I0_O)      0.104    14.406 f  cpu0/ROB/qj_reg[15][3]_i_17/O
                         net (fo=58, routed)          0.632    15.038    cpu0/rs1_rdy_rob_dp
    SLICE_X28Y122        LUT5 (Prop_lut5_I1_O)        0.316    15.354 r  cpu0/qj[1][1]_i_3/O
                         net (fo=18, routed)          0.772    16.126    cpu0/RegFile/qj_dp_rs[1]
    SLICE_X26Y123        LUT6 (Prop_lut6_I5_O)        0.124    16.250 r  cpu0/RegFile/qj[1][3]_i_13/O
                         net (fo=65, routed)          0.440    16.690    cpu0/RegFile/qj[1][3]_i_13_n_0
    SLICE_X26Y124        LUT3 (Prop_lut3_I2_O)        0.124    16.814 r  cpu0/RegFile/vj[15][31]_i_11/O
                         net (fo=512, routed)         1.519    18.333    cpu0/RS/p_66_out
    SLICE_X7Y124         LUT5 (Prop_lut5_I2_O)        0.124    18.457 r  cpu0/RS/vj[3][17]_i_5/O
                         net (fo=2, routed)           0.627    19.085    cpu0/RS/vj_reg[3][17]_2
    SLICE_X6Y125         LUT6 (Prop_lut6_I5_O)        0.124    19.209 r  cpu0/RS/vj[3][17]_i_2__0/O
                         net (fo=1, routed)           0.671    19.880    cpu0/LSCtrl/rdy_ls_cdb_out_reg_rep_17
    SLICE_X5Y125         LUT6 (Prop_lut6_I3_O)        0.124    20.004 r  cpu0/LSCtrl/vj[3][17]_i_1__0/O
                         net (fo=1, routed)           0.000    20.004    cpu0/RS/result_ls_cdb_out_reg[31]_43[17]
    SLICE_X5Y125         FDRE                                         r  cpu0/RS/vj_reg[3][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7618, routed)        1.665    15.006    cpu0/RS/EXCLK_IBUF_BUFG
    SLICE_X5Y125         FDRE                                         r  cpu0/RS/vj_reg[3][17]/C
                         clock pessimism              0.196    15.202    
                         clock uncertainty           -0.035    15.167    
    SLICE_X5Y125         FDRE (Setup_fdre_C_D)        0.029    15.196    cpu0/RS/vj_reg[3][17]
  -------------------------------------------------------------------
                         required time                         15.196    
                         arrival time                         -20.004    
  -------------------------------------------------------------------
                         slack                                 -4.808    

Slack (VIOLATED) :        -4.803ns  (required time - arrival time)
  Source:                 cpu0/InstQueue/head_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/RS/vj_reg[13][20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.751ns  (logic 3.596ns (24.379%)  route 11.155ns (75.621%))
  Logic Levels:           19  (LUT3=2 LUT5=5 LUT6=8 MUXF7=2 MUXF8=1 RAMD32=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 14.954 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7618, routed)        1.723     5.244    cpu0/InstQueue/EXCLK_IBUF_BUFG
    SLICE_X41Y119        FDRE                                         r  cpu0/InstQueue/head_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y119        FDRE (Prop_fdre_C_Q)         0.456     5.700 r  cpu0/InstQueue/head_reg[2]/Q
                         net (fo=75, routed)          1.271     6.971    cpu0/InstQueue/inst_queue_reg_0_7_0_5/ADDRA2
    SLICE_X50Y119        RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     7.119 r  cpu0/InstQueue/inst_queue_reg_0_7_0_5/RAMA/O
                         net (fo=10, routed)          0.622     7.742    cpu0/InstQueue/inst_dec_out[0]
    SLICE_X40Y117        LUT6 (Prop_lut6_I4_O)        0.328     8.070 f  cpu0/InstQueue/rob_id_reg_r1_0_31_0_3_i_13/O
                         net (fo=19, routed)          0.330     8.400    cpu0/InstQueue/rob_id_reg_r1_0_31_0_3_i_13_n_0
    SLICE_X41Y117        LUT5 (Prop_lut5_I3_O)        0.124     8.524 r  cpu0/InstQueue/op_type_reg_r1_0_15_0_2_i_5/O
                         net (fo=3, routed)           0.634     9.158    cpu0/InstQueue/op_type_dec_dp[1]
    SLICE_X41Y117        LUT3 (Prop_lut3_I0_O)        0.124     9.282 r  cpu0/InstQueue/op_reg_0_15_0_5_i_9/O
                         net (fo=92, routed)          0.311     9.594    cpu0/RS/inst_iq_out_reg[7]
    SLICE_X40Y116        LUT5 (Prop_lut5_I1_O)        0.124     9.718 f  cpu0/RS/rob_id_reg_r1_0_31_0_3_i_11/O
                         net (fo=129, routed)         0.658    10.375    hci0/rs_cnt_reg[4]
    SLICE_X39Y118        LUT5 (Prop_lut5_I4_O)        0.124    10.499 r  hci0/rob_id_reg_r2_0_31_0_3_i_5/O
                         net (fo=270, routed)         0.814    11.313    cpu0/RegFile/rs1_dp_in[0]
    SLICE_X36Y117        LUT6 (Prop_lut6_I4_O)        0.124    11.437 r  cpu0/RegFile/qj[15][3]_i_36/O
                         net (fo=1, routed)           0.000    11.437    cpu0/RegFile/qj[15][3]_i_36_n_0
    SLICE_X36Y117        MUXF7 (Prop_muxf7_I0_O)      0.212    11.649 r  cpu0/RegFile/qj_reg[15][3]_i_25/O
                         net (fo=1, routed)           0.563    12.212    cpu0/RegFile/qj_reg[15][3]_i_25_n_0
    SLICE_X36Y118        LUT6 (Prop_lut6_I3_O)        0.299    12.511 r  cpu0/RegFile/qj[15][3]_i_18/O
                         net (fo=62, routed)          0.774    13.285    cpu0/RegFile/rs1_busy_rf_dp
    SLICE_X35Y121        LUT6 (Prop_lut6_I5_O)        0.124    13.409 r  cpu0/RegFile/qj[15][3]_i_41/O
                         net (fo=132, routed)         0.524    13.933    cpu0/ROB/rs1_rob_dp_rob[0]
    SLICE_X32Y122        LUT6 (Prop_lut6_I4_O)        0.124    14.057 f  cpu0/ROB/qj[15][3]_i_29/O
                         net (fo=1, routed)           0.000    14.057    cpu0/ROB/qj[15][3]_i_29_n_0
    SLICE_X32Y122        MUXF7 (Prop_muxf7_I1_O)      0.245    14.302 f  cpu0/ROB/qj_reg[15][3]_i_21/O
                         net (fo=1, routed)           0.000    14.302    cpu0/ROB/qj_reg[15][3]_i_21_n_0
    SLICE_X32Y122        MUXF8 (Prop_muxf8_I0_O)      0.104    14.406 f  cpu0/ROB/qj_reg[15][3]_i_17/O
                         net (fo=58, routed)          0.632    15.038    cpu0/rs1_rdy_rob_dp
    SLICE_X28Y122        LUT5 (Prop_lut5_I1_O)        0.316    15.354 r  cpu0/qj[1][1]_i_3/O
                         net (fo=18, routed)          0.772    16.126    cpu0/RegFile/qj_dp_rs[1]
    SLICE_X26Y123        LUT6 (Prop_lut6_I5_O)        0.124    16.250 r  cpu0/RegFile/qj[1][3]_i_13/O
                         net (fo=65, routed)          0.440    16.690    cpu0/RegFile/qj[1][3]_i_13_n_0
    SLICE_X26Y124        LUT3 (Prop_lut3_I2_O)        0.124    16.814 r  cpu0/RegFile/vj[15][31]_i_11/O
                         net (fo=512, routed)         1.535    18.349    cpu0/RS/p_66_out
    SLICE_X10Y141        LUT5 (Prop_lut5_I2_O)        0.124    18.473 r  cpu0/RS/vj[13][20]_i_5/O
                         net (fo=2, routed)           0.681    19.154    cpu0/RS/vj_reg[13][20]_1
    SLICE_X10Y141        LUT6 (Prop_lut6_I5_O)        0.124    19.278 r  cpu0/RS/vj[13][20]_i_2/O
                         net (fo=1, routed)           0.593    19.871    cpu0/LSCtrl/rdy_ls_cdb_out_reg_rep__23_26
    SLICE_X10Y140        LUT6 (Prop_lut6_I3_O)        0.124    19.995 r  cpu0/LSCtrl/vj[13][20]_i_1/O
                         net (fo=1, routed)           0.000    19.995    cpu0/RS/result_ls_cdb_out_reg[31]_33[20]
    SLICE_X10Y140        FDRE                                         r  cpu0/RS/vj_reg[13][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7618, routed)        1.613    14.954    cpu0/RS/EXCLK_IBUF_BUFG
    SLICE_X10Y140        FDRE                                         r  cpu0/RS/vj_reg[13][20]/C
                         clock pessimism              0.196    15.150    
                         clock uncertainty           -0.035    15.115    
    SLICE_X10Y140        FDRE (Setup_fdre_C_D)        0.077    15.192    cpu0/RS/vj_reg[13][20]
  -------------------------------------------------------------------
                         required time                         15.192    
                         arrival time                         -19.995    
  -------------------------------------------------------------------
                         slack                                 -4.803    

Slack (VIOLATED) :        -4.798ns  (required time - arrival time)
  Source:                 cpu0/InstQueue/head_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/LSBuffer/vk_reg[2][31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.808ns  (logic 3.558ns (24.027%)  route 11.250ns (75.973%))
  Logic Levels:           19  (LUT3=2 LUT4=1 LUT5=3 LUT6=9 MUXF7=2 MUXF8=1 RAMD32=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7618, routed)        1.723     5.244    cpu0/InstQueue/EXCLK_IBUF_BUFG
    SLICE_X41Y119        FDRE                                         r  cpu0/InstQueue/head_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y119        FDRE (Prop_fdre_C_Q)         0.456     5.700 r  cpu0/InstQueue/head_reg[2]/Q
                         net (fo=75, routed)          1.271     6.971    cpu0/InstQueue/inst_queue_reg_0_7_0_5/ADDRA2
    SLICE_X50Y119        RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     7.119 r  cpu0/InstQueue/inst_queue_reg_0_7_0_5/RAMA/O
                         net (fo=10, routed)          0.622     7.742    cpu0/InstQueue/inst_dec_out[0]
    SLICE_X40Y117        LUT6 (Prop_lut6_I4_O)        0.328     8.070 f  cpu0/InstQueue/rob_id_reg_r1_0_31_0_3_i_13/O
                         net (fo=19, routed)          0.330     8.400    cpu0/InstQueue/rob_id_reg_r1_0_31_0_3_i_13_n_0
    SLICE_X41Y117        LUT5 (Prop_lut5_I3_O)        0.124     8.524 r  cpu0/InstQueue/op_type_reg_r1_0_15_0_2_i_5/O
                         net (fo=3, routed)           0.634     9.158    cpu0/InstQueue/op_type_dec_dp[1]
    SLICE_X41Y117        LUT3 (Prop_lut3_I0_O)        0.124     9.282 r  cpu0/InstQueue/op_reg_0_15_0_5_i_9/O
                         net (fo=92, routed)          0.311     9.594    cpu0/RS/inst_iq_out_reg[7]
    SLICE_X40Y116        LUT5 (Prop_lut5_I1_O)        0.124     9.718 f  cpu0/RS/rob_id_reg_r1_0_31_0_3_i_11/O
                         net (fo=129, routed)         0.391    10.108    cpu0/InstQueue/rs_cnt_reg[4]
    SLICE_X41Y117        LUT6 (Prop_lut6_I5_O)        0.124    10.232 r  cpu0/InstQueue/rob_id_reg_r3_0_31_0_3_i_5/O
                         net (fo=270, routed)         0.776    11.008    cpu0/RegFile/rs2_dp_in[0]
    SLICE_X39Y117        LUT6 (Prop_lut6_I4_O)        0.124    11.132 r  cpu0/RegFile/qk[15][3]_i_32/O
                         net (fo=1, routed)           0.000    11.132    cpu0/RegFile/qk[15][3]_i_32_n_0
    SLICE_X39Y117        MUXF7 (Prop_muxf7_I1_O)      0.217    11.349 r  cpu0/RegFile/qk_reg[15][3]_i_20/O
                         net (fo=1, routed)           0.803    12.152    cpu0/RegFile/qk_reg[15][3]_i_20_n_0
    SLICE_X39Y119        LUT6 (Prop_lut6_I3_O)        0.299    12.451 r  cpu0/RegFile/qk[15][3]_i_11/O
                         net (fo=76, routed)          0.526    12.977    cpu0/RegFile/rs2_busy_rf_dp
    SLICE_X38Y122        LUT6 (Prop_lut6_I5_O)        0.124    13.101 r  cpu0/RegFile/qk[15][3]_i_35/O
                         net (fo=132, routed)         0.862    13.963    cpu0/ROB/rs2_rob_dp_rob[1]
    SLICE_X39Y124        LUT6 (Prop_lut6_I2_O)        0.124    14.087 f  cpu0/ROB/qk[15][3]_i_25/O
                         net (fo=1, routed)           0.000    14.087    cpu0/ROB/qk[15][3]_i_25_n_0
    SLICE_X39Y124        MUXF7 (Prop_muxf7_I0_O)      0.212    14.299 f  cpu0/ROB/qk_reg[15][3]_i_17/O
                         net (fo=1, routed)           0.000    14.299    cpu0/ROB/qk_reg[15][3]_i_17_n_0
    SLICE_X39Y124        MUXF8 (Prop_muxf8_I1_O)      0.094    14.393 f  cpu0/ROB/qk_reg[15][3]_i_10/O
                         net (fo=72, routed)          1.204    15.598    cpu0/RegFile/rs2_rdy_rob_dp
    SLICE_X25Y114        LUT6 (Prop_lut6_I1_O)        0.316    15.914 r  cpu0/RegFile/qk[15][1]_i_2/O
                         net (fo=51, routed)          0.531    16.445    cpu0/LSCtrl/qk_dp_lsb[1]
    SLICE_X24Y113        LUT4 (Prop_lut4_I1_O)        0.124    16.569 f  cpu0/LSCtrl/qk[14][3]_i_8/O
                         net (fo=3, routed)           0.474    17.043    cpu0/LSCtrl/qk[14][3]_i_8_n_0
    SLICE_X21Y112        LUT5 (Prop_lut5_I4_O)        0.124    17.167 r  cpu0/LSCtrl/qk[15][3]_i_9/O
                         net (fo=35, routed)          0.546    17.712    cpu0/LSBuffer/rob_id_ls_cdb_out_reg[3]
    SLICE_X21Y113        LUT6 (Prop_lut6_I0_O)        0.124    17.836 r  cpu0/LSBuffer/vk[2][31]_i_5/O
                         net (fo=20, routed)          1.288    19.125    cpu0/LSBuffer/vk_reg[2][24]_0
    SLICE_X2Y116         LUT3 (Prop_lut3_I1_O)        0.124    19.249 r  cpu0/LSBuffer/vk[2][31]_i_2/O
                         net (fo=1, routed)           0.680    19.929    cpu0/LSBuffer/vk[2][31]_i_2_n_0
    SLICE_X2Y116         LUT6 (Prop_lut6_I1_O)        0.124    20.053 r  cpu0/LSBuffer/vk[2][31]_i_1/O
                         net (fo=1, routed)           0.000    20.053    cpu0/LSBuffer/vk[2][31]_i_1_n_0
    SLICE_X2Y116         FDRE                                         r  cpu0/LSBuffer/vk_reg[2][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7618, routed)        1.676    15.017    cpu0/LSBuffer/EXCLK_IBUF_BUFG
    SLICE_X2Y116         FDRE                                         r  cpu0/LSBuffer/vk_reg[2][31]/C
                         clock pessimism              0.196    15.213    
                         clock uncertainty           -0.035    15.178    
    SLICE_X2Y116         FDRE (Setup_fdre_C_D)        0.077    15.255    cpu0/LSBuffer/vk_reg[2][31]
  -------------------------------------------------------------------
                         required time                         15.255    
                         arrival time                         -20.053    
  -------------------------------------------------------------------
                         slack                                 -4.798    

Slack (VIOLATED) :        -4.786ns  (required time - arrival time)
  Source:                 cpu0/InstQueue/head_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/RS/vj_reg[4][17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.751ns  (logic 3.596ns (24.377%)  route 11.155ns (75.623%))
  Logic Levels:           19  (LUT3=2 LUT5=5 LUT6=8 MUXF7=2 MUXF8=1 RAMD32=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7618, routed)        1.723     5.244    cpu0/InstQueue/EXCLK_IBUF_BUFG
    SLICE_X41Y119        FDRE                                         r  cpu0/InstQueue/head_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y119        FDRE (Prop_fdre_C_Q)         0.456     5.700 r  cpu0/InstQueue/head_reg[2]/Q
                         net (fo=75, routed)          1.271     6.971    cpu0/InstQueue/inst_queue_reg_0_7_0_5/ADDRA2
    SLICE_X50Y119        RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     7.119 r  cpu0/InstQueue/inst_queue_reg_0_7_0_5/RAMA/O
                         net (fo=10, routed)          0.622     7.742    cpu0/InstQueue/inst_dec_out[0]
    SLICE_X40Y117        LUT6 (Prop_lut6_I4_O)        0.328     8.070 f  cpu0/InstQueue/rob_id_reg_r1_0_31_0_3_i_13/O
                         net (fo=19, routed)          0.330     8.400    cpu0/InstQueue/rob_id_reg_r1_0_31_0_3_i_13_n_0
    SLICE_X41Y117        LUT5 (Prop_lut5_I3_O)        0.124     8.524 r  cpu0/InstQueue/op_type_reg_r1_0_15_0_2_i_5/O
                         net (fo=3, routed)           0.634     9.158    cpu0/InstQueue/op_type_dec_dp[1]
    SLICE_X41Y117        LUT3 (Prop_lut3_I0_O)        0.124     9.282 r  cpu0/InstQueue/op_reg_0_15_0_5_i_9/O
                         net (fo=92, routed)          0.311     9.594    cpu0/RS/inst_iq_out_reg[7]
    SLICE_X40Y116        LUT5 (Prop_lut5_I1_O)        0.124     9.718 f  cpu0/RS/rob_id_reg_r1_0_31_0_3_i_11/O
                         net (fo=129, routed)         0.658    10.375    hci0/rs_cnt_reg[4]
    SLICE_X39Y118        LUT5 (Prop_lut5_I4_O)        0.124    10.499 r  hci0/rob_id_reg_r2_0_31_0_3_i_5/O
                         net (fo=270, routed)         0.814    11.313    cpu0/RegFile/rs1_dp_in[0]
    SLICE_X36Y117        LUT6 (Prop_lut6_I4_O)        0.124    11.437 r  cpu0/RegFile/qj[15][3]_i_36/O
                         net (fo=1, routed)           0.000    11.437    cpu0/RegFile/qj[15][3]_i_36_n_0
    SLICE_X36Y117        MUXF7 (Prop_muxf7_I0_O)      0.212    11.649 r  cpu0/RegFile/qj_reg[15][3]_i_25/O
                         net (fo=1, routed)           0.563    12.212    cpu0/RegFile/qj_reg[15][3]_i_25_n_0
    SLICE_X36Y118        LUT6 (Prop_lut6_I3_O)        0.299    12.511 r  cpu0/RegFile/qj[15][3]_i_18/O
                         net (fo=62, routed)          0.774    13.285    cpu0/RegFile/rs1_busy_rf_dp
    SLICE_X35Y121        LUT6 (Prop_lut6_I5_O)        0.124    13.409 r  cpu0/RegFile/qj[15][3]_i_41/O
                         net (fo=132, routed)         0.524    13.933    cpu0/ROB/rs1_rob_dp_rob[0]
    SLICE_X32Y122        LUT6 (Prop_lut6_I4_O)        0.124    14.057 f  cpu0/ROB/qj[15][3]_i_29/O
                         net (fo=1, routed)           0.000    14.057    cpu0/ROB/qj[15][3]_i_29_n_0
    SLICE_X32Y122        MUXF7 (Prop_muxf7_I1_O)      0.245    14.302 f  cpu0/ROB/qj_reg[15][3]_i_21/O
                         net (fo=1, routed)           0.000    14.302    cpu0/ROB/qj_reg[15][3]_i_21_n_0
    SLICE_X32Y122        MUXF8 (Prop_muxf8_I0_O)      0.104    14.406 f  cpu0/ROB/qj_reg[15][3]_i_17/O
                         net (fo=58, routed)          0.632    15.038    cpu0/rs1_rdy_rob_dp
    SLICE_X28Y122        LUT5 (Prop_lut5_I1_O)        0.316    15.354 r  cpu0/qj[1][1]_i_3/O
                         net (fo=18, routed)          0.772    16.126    cpu0/RegFile/qj_dp_rs[1]
    SLICE_X26Y123        LUT6 (Prop_lut6_I5_O)        0.124    16.250 r  cpu0/RegFile/qj[1][3]_i_13/O
                         net (fo=65, routed)          0.440    16.690    cpu0/RegFile/qj[1][3]_i_13_n_0
    SLICE_X26Y124        LUT3 (Prop_lut3_I2_O)        0.124    16.814 r  cpu0/RegFile/vj[15][31]_i_11/O
                         net (fo=512, routed)         1.688    18.502    cpu0/RS/p_66_out
    SLICE_X4Y138         LUT5 (Prop_lut5_I2_O)        0.124    18.626 r  cpu0/RS/vj[4][17]_i_5/O
                         net (fo=2, routed)           0.678    19.304    cpu0/RS/vj_reg[4][17]_1
    SLICE_X4Y138         LUT6 (Prop_lut6_I5_O)        0.124    19.428 r  cpu0/RS/vj[4][17]_i_2__0/O
                         net (fo=1, routed)           0.444    19.872    cpu0/LSCtrl/rdy_ls_cdb_out_reg_rep__14_21
    SLICE_X4Y138         LUT6 (Prop_lut6_I3_O)        0.124    19.996 r  cpu0/LSCtrl/vj[4][17]_i_1__0/O
                         net (fo=1, routed)           0.000    19.996    cpu0/RS/result_ls_cdb_out_reg[31]_42[17]
    SLICE_X4Y138         FDRE                                         r  cpu0/RS/vj_reg[4][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7618, routed)        1.679    15.020    cpu0/RS/EXCLK_IBUF_BUFG
    SLICE_X4Y138         FDRE                                         r  cpu0/RS/vj_reg[4][17]/C
                         clock pessimism              0.196    15.216    
                         clock uncertainty           -0.035    15.181    
    SLICE_X4Y138         FDRE (Setup_fdre_C_D)        0.029    15.210    cpu0/RS/vj_reg[4][17]
  -------------------------------------------------------------------
                         required time                         15.210    
                         arrival time                         -19.996    
  -------------------------------------------------------------------
                         slack                                 -4.786    

Slack (VIOLATED) :        -4.778ns  (required time - arrival time)
  Source:                 cpu0/InstQueue/head_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/LSBuffer/vk_reg[3][28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.747ns  (logic 3.558ns (24.127%)  route 11.189ns (75.873%))
  Logic Levels:           19  (LUT3=2 LUT4=1 LUT5=3 LUT6=9 MUXF7=2 MUXF8=1 RAMD32=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7618, routed)        1.723     5.244    cpu0/InstQueue/EXCLK_IBUF_BUFG
    SLICE_X41Y119        FDRE                                         r  cpu0/InstQueue/head_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y119        FDRE (Prop_fdre_C_Q)         0.456     5.700 r  cpu0/InstQueue/head_reg[2]/Q
                         net (fo=75, routed)          1.271     6.971    cpu0/InstQueue/inst_queue_reg_0_7_0_5/ADDRA2
    SLICE_X50Y119        RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     7.119 r  cpu0/InstQueue/inst_queue_reg_0_7_0_5/RAMA/O
                         net (fo=10, routed)          0.622     7.742    cpu0/InstQueue/inst_dec_out[0]
    SLICE_X40Y117        LUT6 (Prop_lut6_I4_O)        0.328     8.070 f  cpu0/InstQueue/rob_id_reg_r1_0_31_0_3_i_13/O
                         net (fo=19, routed)          0.330     8.400    cpu0/InstQueue/rob_id_reg_r1_0_31_0_3_i_13_n_0
    SLICE_X41Y117        LUT5 (Prop_lut5_I3_O)        0.124     8.524 r  cpu0/InstQueue/op_type_reg_r1_0_15_0_2_i_5/O
                         net (fo=3, routed)           0.634     9.158    cpu0/InstQueue/op_type_dec_dp[1]
    SLICE_X41Y117        LUT3 (Prop_lut3_I0_O)        0.124     9.282 r  cpu0/InstQueue/op_reg_0_15_0_5_i_9/O
                         net (fo=92, routed)          0.311     9.594    cpu0/RS/inst_iq_out_reg[7]
    SLICE_X40Y116        LUT5 (Prop_lut5_I1_O)        0.124     9.718 f  cpu0/RS/rob_id_reg_r1_0_31_0_3_i_11/O
                         net (fo=129, routed)         0.391    10.108    cpu0/InstQueue/rs_cnt_reg[4]
    SLICE_X41Y117        LUT6 (Prop_lut6_I5_O)        0.124    10.232 r  cpu0/InstQueue/rob_id_reg_r3_0_31_0_3_i_5/O
                         net (fo=270, routed)         0.776    11.008    cpu0/RegFile/rs2_dp_in[0]
    SLICE_X39Y117        LUT6 (Prop_lut6_I4_O)        0.124    11.132 r  cpu0/RegFile/qk[15][3]_i_32/O
                         net (fo=1, routed)           0.000    11.132    cpu0/RegFile/qk[15][3]_i_32_n_0
    SLICE_X39Y117        MUXF7 (Prop_muxf7_I1_O)      0.217    11.349 r  cpu0/RegFile/qk_reg[15][3]_i_20/O
                         net (fo=1, routed)           0.803    12.152    cpu0/RegFile/qk_reg[15][3]_i_20_n_0
    SLICE_X39Y119        LUT6 (Prop_lut6_I3_O)        0.299    12.451 r  cpu0/RegFile/qk[15][3]_i_11/O
                         net (fo=76, routed)          0.526    12.977    cpu0/RegFile/rs2_busy_rf_dp
    SLICE_X38Y122        LUT6 (Prop_lut6_I5_O)        0.124    13.101 r  cpu0/RegFile/qk[15][3]_i_35/O
                         net (fo=132, routed)         0.862    13.963    cpu0/ROB/rs2_rob_dp_rob[1]
    SLICE_X39Y124        LUT6 (Prop_lut6_I2_O)        0.124    14.087 f  cpu0/ROB/qk[15][3]_i_25/O
                         net (fo=1, routed)           0.000    14.087    cpu0/ROB/qk[15][3]_i_25_n_0
    SLICE_X39Y124        MUXF7 (Prop_muxf7_I0_O)      0.212    14.299 f  cpu0/ROB/qk_reg[15][3]_i_17/O
                         net (fo=1, routed)           0.000    14.299    cpu0/ROB/qk_reg[15][3]_i_17_n_0
    SLICE_X39Y124        MUXF8 (Prop_muxf8_I1_O)      0.094    14.393 f  cpu0/ROB/qk_reg[15][3]_i_10/O
                         net (fo=72, routed)          1.204    15.598    cpu0/RegFile/rs2_rdy_rob_dp
    SLICE_X25Y114        LUT6 (Prop_lut6_I1_O)        0.316    15.914 r  cpu0/RegFile/qk[15][1]_i_2/O
                         net (fo=51, routed)          0.531    16.445    cpu0/LSCtrl/qk_dp_lsb[1]
    SLICE_X24Y113        LUT4 (Prop_lut4_I1_O)        0.124    16.569 f  cpu0/LSCtrl/qk[14][3]_i_8/O
                         net (fo=3, routed)           0.474    17.043    cpu0/LSCtrl/qk[14][3]_i_8_n_0
    SLICE_X21Y112        LUT5 (Prop_lut5_I4_O)        0.124    17.167 r  cpu0/LSCtrl/qk[15][3]_i_9/O
                         net (fo=35, routed)          0.877    18.044    cpu0/LSBuffer/rob_id_ls_cdb_out_reg[3]
    SLICE_X9Y108         LUT6 (Prop_lut6_I0_O)        0.124    18.168 r  cpu0/LSBuffer/vk[3][31]_i_5/O
                         net (fo=26, routed)          0.901    19.069    cpu0/LSBuffer_n_123
    SLICE_X4Y105         LUT3 (Prop_lut3_I0_O)        0.124    19.193 f  cpu0/vk[3][28]_i_2/O
                         net (fo=1, routed)           0.674    19.867    cpu0/LSBuffer/result_ls_cdb_out_reg[28]_0
    SLICE_X4Y105         LUT6 (Prop_lut6_I1_O)        0.124    19.991 r  cpu0/LSBuffer/vk[3][28]_i_1/O
                         net (fo=1, routed)           0.000    19.991    cpu0/LSBuffer/vk[3][28]_i_1_n_0
    SLICE_X4Y105         FDRE                                         r  cpu0/LSBuffer/vk_reg[3][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7618, routed)        1.682    15.023    cpu0/LSBuffer/EXCLK_IBUF_BUFG
    SLICE_X4Y105         FDRE                                         r  cpu0/LSBuffer/vk_reg[3][28]/C
                         clock pessimism              0.196    15.219    
                         clock uncertainty           -0.035    15.184    
    SLICE_X4Y105         FDRE (Setup_fdre_C_D)        0.029    15.213    cpu0/LSBuffer/vk_reg[3][28]
  -------------------------------------------------------------------
                         required time                         15.213    
                         arrival time                         -19.991    
  -------------------------------------------------------------------
                         slack                                 -4.778    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 cpu0/ICache/inst_addr_mc_out_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/ICache/value_reg_384_447_0_2/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.947%)  route 0.231ns (62.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7618, routed)        0.554     1.437    cpu0/ICache/EXCLK_IBUF_BUFG
    SLICE_X43Y68         FDRE                                         r  cpu0/ICache/inst_addr_mc_out_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y68         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  cpu0/ICache/inst_addr_mc_out_reg[2]_rep/Q
                         net (fo=448, routed)         0.231     1.809    cpu0/ICache/value_reg_384_447_0_2/ADDRD0
    SLICE_X42Y68         RAMD64E                                      r  cpu0/ICache/value_reg_384_447_0_2/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7618, routed)        0.822     1.949    cpu0/ICache/value_reg_384_447_0_2/WCLK
    SLICE_X42Y68         RAMD64E                                      r  cpu0/ICache/value_reg_384_447_0_2/RAMA/CLK
                         clock pessimism             -0.499     1.450    
    SLICE_X42Y68         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.760    cpu0/ICache/value_reg_384_447_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         -1.760    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 cpu0/ICache/inst_addr_mc_out_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/ICache/value_reg_384_447_0_2/RAMB/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.947%)  route 0.231ns (62.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7618, routed)        0.554     1.437    cpu0/ICache/EXCLK_IBUF_BUFG
    SLICE_X43Y68         FDRE                                         r  cpu0/ICache/inst_addr_mc_out_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y68         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  cpu0/ICache/inst_addr_mc_out_reg[2]_rep/Q
                         net (fo=448, routed)         0.231     1.809    cpu0/ICache/value_reg_384_447_0_2/ADDRD0
    SLICE_X42Y68         RAMD64E                                      r  cpu0/ICache/value_reg_384_447_0_2/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7618, routed)        0.822     1.949    cpu0/ICache/value_reg_384_447_0_2/WCLK
    SLICE_X42Y68         RAMD64E                                      r  cpu0/ICache/value_reg_384_447_0_2/RAMB/CLK
                         clock pessimism             -0.499     1.450    
    SLICE_X42Y68         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.760    cpu0/ICache/value_reg_384_447_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         -1.760    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 cpu0/ICache/inst_addr_mc_out_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/ICache/value_reg_384_447_0_2/RAMC/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.947%)  route 0.231ns (62.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7618, routed)        0.554     1.437    cpu0/ICache/EXCLK_IBUF_BUFG
    SLICE_X43Y68         FDRE                                         r  cpu0/ICache/inst_addr_mc_out_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y68         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  cpu0/ICache/inst_addr_mc_out_reg[2]_rep/Q
                         net (fo=448, routed)         0.231     1.809    cpu0/ICache/value_reg_384_447_0_2/ADDRD0
    SLICE_X42Y68         RAMD64E                                      r  cpu0/ICache/value_reg_384_447_0_2/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7618, routed)        0.822     1.949    cpu0/ICache/value_reg_384_447_0_2/WCLK
    SLICE_X42Y68         RAMD64E                                      r  cpu0/ICache/value_reg_384_447_0_2/RAMC/CLK
                         clock pessimism             -0.499     1.450    
    SLICE_X42Y68         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.760    cpu0/ICache/value_reg_384_447_0_2/RAMC
  -------------------------------------------------------------------
                         required time                         -1.760    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 cpu0/ICache/inst_addr_mc_out_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/ICache/value_reg_384_447_0_2/RAMD/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.947%)  route 0.231ns (62.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7618, routed)        0.554     1.437    cpu0/ICache/EXCLK_IBUF_BUFG
    SLICE_X43Y68         FDRE                                         r  cpu0/ICache/inst_addr_mc_out_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y68         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  cpu0/ICache/inst_addr_mc_out_reg[2]_rep/Q
                         net (fo=448, routed)         0.231     1.809    cpu0/ICache/value_reg_384_447_0_2/ADDRD0
    SLICE_X42Y68         RAMD64E                                      r  cpu0/ICache/value_reg_384_447_0_2/RAMD/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7618, routed)        0.822     1.949    cpu0/ICache/value_reg_384_447_0_2/WCLK
    SLICE_X42Y68         RAMD64E                                      r  cpu0/ICache/value_reg_384_447_0_2/RAMD/CLK
                         clock pessimism             -0.499     1.450    
    SLICE_X42Y68         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.760    cpu0/ICache/value_reg_384_447_0_2/RAMD
  -------------------------------------------------------------------
                         required time                         -1.760    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_blk/q_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7618, routed)        0.562     1.445    hci0/uart_blk/uart_rx_blk/EXCLK_IBUF_BUFG
    SLICE_X35Y43         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  hci0/uart_blk/uart_rx_blk/q_data_reg[0]/Q
                         net (fo=2, routed)           0.068     1.654    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/DIA0
    SLICE_X34Y43         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7618, routed)        0.831     1.958    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/WCLK
    SLICE_X34Y43         RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.500     1.458    
    SLICE_X34Y43         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.605    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.654    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 cpu0/ROB/value_rf_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/RegFile/value_reg[12][9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.164ns (43.056%)  route 0.217ns (56.944%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7618, routed)        0.640     1.524    cpu0/ROB/EXCLK_IBUF_BUFG
    SLICE_X34Y110        FDRE                                         r  cpu0/ROB/value_rf_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y110        FDRE (Prop_fdre_C_Q)         0.164     1.688 r  cpu0/ROB/value_rf_out_reg[9]/Q
                         net (fo=32, routed)          0.217     1.905    cpu0/RegFile/D[9]
    SLICE_X38Y110        FDRE                                         r  cpu0/RegFile/value_reg[12][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7618, routed)        0.914     2.042    cpu0/RegFile/EXCLK_IBUF_BUFG
    SLICE_X38Y110        FDRE                                         r  cpu0/RegFile/value_reg[12][9]/C
                         clock pessimism             -0.253     1.788    
    SLICE_X38Y110        FDRE (Hold_fdre_C_D)         0.063     1.851    cpu0/RegFile/value_reg[12][9]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_960_1023_3_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.367%)  route 0.258ns (64.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7618, routed)        0.564     1.447    hci0/io_in_fifo/EXCLK_IBUF_BUFG
    SLICE_X55Y38         FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y38         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  hci0/io_in_fifo/q_wr_ptr_reg[1]/Q
                         net (fo=265, routed)         0.258     1.846    hci0/io_in_fifo/q_data_array_reg_960_1023_3_5/ADDRD1
    SLICE_X56Y37         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_960_1023_3_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7618, routed)        0.833     1.960    hci0/io_in_fifo/q_data_array_reg_960_1023_3_5/WCLK
    SLICE_X56Y37         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_960_1023_3_5/RAMA/CLK
                         clock pessimism             -0.478     1.482    
    SLICE_X56Y37         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     1.791    hci0/io_in_fifo/q_data_array_reg_960_1023_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_960_1023_3_5/RAMB/WADR1
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.367%)  route 0.258ns (64.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7618, routed)        0.564     1.447    hci0/io_in_fifo/EXCLK_IBUF_BUFG
    SLICE_X55Y38         FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y38         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  hci0/io_in_fifo/q_wr_ptr_reg[1]/Q
                         net (fo=265, routed)         0.258     1.846    hci0/io_in_fifo/q_data_array_reg_960_1023_3_5/ADDRD1
    SLICE_X56Y37         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_960_1023_3_5/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7618, routed)        0.833     1.960    hci0/io_in_fifo/q_data_array_reg_960_1023_3_5/WCLK
    SLICE_X56Y37         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_960_1023_3_5/RAMB/CLK
                         clock pessimism             -0.478     1.482    
    SLICE_X56Y37         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     1.791    hci0/io_in_fifo/q_data_array_reg_960_1023_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_960_1023_3_5/RAMC/WADR1
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.367%)  route 0.258ns (64.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7618, routed)        0.564     1.447    hci0/io_in_fifo/EXCLK_IBUF_BUFG
    SLICE_X55Y38         FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y38         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  hci0/io_in_fifo/q_wr_ptr_reg[1]/Q
                         net (fo=265, routed)         0.258     1.846    hci0/io_in_fifo/q_data_array_reg_960_1023_3_5/ADDRD1
    SLICE_X56Y37         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_960_1023_3_5/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7618, routed)        0.833     1.960    hci0/io_in_fifo/q_data_array_reg_960_1023_3_5/WCLK
    SLICE_X56Y37         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_960_1023_3_5/RAMC/CLK
                         clock pessimism             -0.478     1.482    
    SLICE_X56Y37         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     1.791    hci0/io_in_fifo/q_data_array_reg_960_1023_3_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_960_1023_3_5/RAMD/WADR1
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.367%)  route 0.258ns (64.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7618, routed)        0.564     1.447    hci0/io_in_fifo/EXCLK_IBUF_BUFG
    SLICE_X55Y38         FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y38         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  hci0/io_in_fifo/q_wr_ptr_reg[1]/Q
                         net (fo=265, routed)         0.258     1.846    hci0/io_in_fifo/q_data_array_reg_960_1023_3_5/ADDRD1
    SLICE_X56Y37         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_960_1023_3_5/RAMD/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7618, routed)        0.833     1.960    hci0/io_in_fifo/q_data_array_reg_960_1023_3_5/WCLK
    SLICE_X56Y37         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_960_1023_3_5/RAMD/CLK
                         clock pessimism             -0.478     1.482    
    SLICE_X56Y37         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     1.791    hci0/io_in_fifo/q_data_array_reg_960_1023_3_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.055    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { EXCLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y2    ram0/ram_bram/ram_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y7    ram0/ram_bram/ram_reg_1_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y4    ram0/ram_bram/ram_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y8    ram0/ram_bram/ram_reg_2_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y1    ram0/ram_bram/ram_reg_3_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y2    ram0/ram_bram/ram_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y5    ram0/ram_bram/ram_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y4    ram0/ram_bram/ram_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y10   ram0/ram_bram/ram_reg_2_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y7    ram0/ram_bram/ram_reg_3_5/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y115  cpu0/InstQueue/inst_queue_reg_0_7_18_23/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y115  cpu0/InstQueue/inst_queue_reg_0_7_18_23/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y115  cpu0/InstQueue/inst_queue_reg_0_7_18_23/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y115  cpu0/InstQueue/inst_queue_reg_0_7_18_23/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y115  cpu0/InstQueue/inst_queue_reg_0_7_18_23/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y115  cpu0/InstQueue/inst_queue_reg_0_7_18_23/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y115  cpu0/InstQueue/inst_queue_reg_0_7_18_23/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y115  cpu0/InstQueue/inst_queue_reg_0_7_18_23/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y78   cpu0/InstQueue/pc_reg_0_7_24_29/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y78   cpu0/InstQueue/pc_reg_0_7_24_29/RAMA_D1/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y32   hci0/uart_blk/uart_tx_fifo/q_data_array_reg_192_255_6_6/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y32   hci0/uart_blk/uart_tx_fifo/q_data_array_reg_192_255_6_6/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y32   hci0/uart_blk/uart_tx_fifo/q_data_array_reg_192_255_7_7/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y32   hci0/uart_blk/uart_tx_fifo/q_data_array_reg_192_255_7_7/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y35   hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y35   hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y35   hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y35   hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y35   hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y74   cpu0/InstQueue/pc_reg_0_7_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.810ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.611ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.810ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.462ns  (logic 0.456ns (6.111%)  route 7.006ns (93.889%))
  Logic Levels:           0  
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7618, routed)        1.724     5.245    EXCLK_IBUF_BUFG
    SLICE_X41Y118        FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y118        FDPE (Prop_fdpe_C_Q)         0.456     5.701 f  rst_reg/Q
                         net (fo=270, routed)         7.006    12.707    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X28Y29         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7618, routed)        1.436    14.777    hci0/uart_blk/uart_tx_blk/EXCLK_IBUF_BUFG
    SLICE_X28Y29         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.922    
    SLICE_X28Y29         FDCE (Recov_fdce_C_CLR)     -0.405    14.517    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]
  -------------------------------------------------------------------
                         required time                         14.517    
                         arrival time                         -12.707    
  -------------------------------------------------------------------
                         slack                                  1.810    

Slack (MET) :             1.810ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.462ns  (logic 0.456ns (6.111%)  route 7.006ns (93.889%))
  Logic Levels:           0  
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7618, routed)        1.724     5.245    EXCLK_IBUF_BUFG
    SLICE_X41Y118        FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y118        FDPE (Prop_fdpe_C_Q)         0.456     5.701 f  rst_reg/Q
                         net (fo=270, routed)         7.006    12.707    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X28Y29         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7618, routed)        1.436    14.777    hci0/uart_blk/uart_tx_blk/EXCLK_IBUF_BUFG
    SLICE_X28Y29         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.922    
    SLICE_X28Y29         FDCE (Recov_fdce_C_CLR)     -0.405    14.517    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]
  -------------------------------------------------------------------
                         required time                         14.517    
                         arrival time                         -12.707    
  -------------------------------------------------------------------
                         slack                                  1.810    

Slack (MET) :             1.810ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.462ns  (logic 0.456ns (6.111%)  route 7.006ns (93.889%))
  Logic Levels:           0  
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7618, routed)        1.724     5.245    EXCLK_IBUF_BUFG
    SLICE_X41Y118        FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y118        FDPE (Prop_fdpe_C_Q)         0.456     5.701 f  rst_reg/Q
                         net (fo=270, routed)         7.006    12.707    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X28Y29         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7618, routed)        1.436    14.777    hci0/uart_blk/uart_tx_blk/EXCLK_IBUF_BUFG
    SLICE_X28Y29         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.922    
    SLICE_X28Y29         FDCE (Recov_fdce_C_CLR)     -0.405    14.517    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]
  -------------------------------------------------------------------
                         required time                         14.517    
                         arrival time                         -12.707    
  -------------------------------------------------------------------
                         slack                                  1.810    

Slack (MET) :             1.814ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.457ns  (logic 0.456ns (6.115%)  route 7.001ns (93.885%))
  Logic Levels:           0  
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7618, routed)        1.724     5.245    EXCLK_IBUF_BUFG
    SLICE_X41Y118        FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y118        FDPE (Prop_fdpe_C_Q)         0.456     5.701 f  rst_reg/Q
                         net (fo=270, routed)         7.001    12.703    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X29Y29         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7618, routed)        1.436    14.777    hci0/uart_blk/uart_tx_blk/EXCLK_IBUF_BUFG
    SLICE_X29Y29         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[1]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.922    
    SLICE_X29Y29         FDCE (Recov_fdce_C_CLR)     -0.405    14.517    hci0/uart_blk/uart_tx_blk/q_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.517    
                         arrival time                         -12.703    
  -------------------------------------------------------------------
                         slack                                  1.814    

Slack (MET) :             1.814ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.457ns  (logic 0.456ns (6.115%)  route 7.001ns (93.885%))
  Logic Levels:           0  
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7618, routed)        1.724     5.245    EXCLK_IBUF_BUFG
    SLICE_X41Y118        FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y118        FDPE (Prop_fdpe_C_Q)         0.456     5.701 f  rst_reg/Q
                         net (fo=270, routed)         7.001    12.703    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X29Y29         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7618, routed)        1.436    14.777    hci0/uart_blk/uart_tx_blk/EXCLK_IBUF_BUFG
    SLICE_X29Y29         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[2]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.922    
    SLICE_X29Y29         FDCE (Recov_fdce_C_CLR)     -0.405    14.517    hci0/uart_blk/uart_tx_blk/q_state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.517    
                         arrival time                         -12.703    
  -------------------------------------------------------------------
                         slack                                  1.814    

Slack (MET) :             1.814ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.457ns  (logic 0.456ns (6.115%)  route 7.001ns (93.885%))
  Logic Levels:           0  
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7618, routed)        1.724     5.245    EXCLK_IBUF_BUFG
    SLICE_X41Y118        FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y118        FDPE (Prop_fdpe_C_Q)         0.456     5.701 f  rst_reg/Q
                         net (fo=270, routed)         7.001    12.703    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X29Y29         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7618, routed)        1.436    14.777    hci0/uart_blk/uart_tx_blk/EXCLK_IBUF_BUFG
    SLICE_X29Y29         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[3]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.922    
    SLICE_X29Y29         FDCE (Recov_fdce_C_CLR)     -0.405    14.517    hci0/uart_blk/uart_tx_blk/q_state_reg[3]
  -------------------------------------------------------------------
                         required time                         14.517    
                         arrival time                         -12.703    
  -------------------------------------------------------------------
                         slack                                  1.814    

Slack (MET) :             1.814ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.457ns  (logic 0.456ns (6.115%)  route 7.001ns (93.885%))
  Logic Levels:           0  
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7618, routed)        1.724     5.245    EXCLK_IBUF_BUFG
    SLICE_X41Y118        FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y118        FDPE (Prop_fdpe_C_Q)         0.456     5.701 f  rst_reg/Q
                         net (fo=270, routed)         7.001    12.703    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X29Y29         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7618, routed)        1.436    14.777    hci0/uart_blk/uart_tx_blk/EXCLK_IBUF_BUFG
    SLICE_X29Y29         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[4]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.922    
    SLICE_X29Y29         FDCE (Recov_fdce_C_CLR)     -0.405    14.517    hci0/uart_blk/uart_tx_blk/q_state_reg[4]
  -------------------------------------------------------------------
                         required time                         14.517    
                         arrival time                         -12.703    
  -------------------------------------------------------------------
                         slack                                  1.814    

Slack (MET) :             1.860ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[0]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.457ns  (logic 0.456ns (6.115%)  route 7.001ns (93.885%))
  Logic Levels:           0  
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7618, routed)        1.724     5.245    EXCLK_IBUF_BUFG
    SLICE_X41Y118        FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y118        FDPE (Prop_fdpe_C_Q)         0.456     5.701 f  rst_reg/Q
                         net (fo=270, routed)         7.001    12.703    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X29Y29         FDPE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7618, routed)        1.436    14.777    hci0/uart_blk/uart_tx_blk/EXCLK_IBUF_BUFG
    SLICE_X29Y29         FDPE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[0]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.922    
    SLICE_X29Y29         FDPE (Recov_fdpe_C_PRE)     -0.359    14.563    hci0/uart_blk/uart_tx_blk/q_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.563    
                         arrival time                         -12.703    
  -------------------------------------------------------------------
                         slack                                  1.860    

Slack (MET) :             1.965ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.307ns  (logic 0.456ns (6.241%)  route 6.851ns (93.759%))
  Logic Levels:           0  
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7618, routed)        1.724     5.245    EXCLK_IBUF_BUFG
    SLICE_X41Y118        FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y118        FDPE (Prop_fdpe_C_Q)         0.456     5.701 f  rst_reg/Q
                         net (fo=270, routed)         6.851    12.552    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X28Y30         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7618, routed)        1.436    14.777    hci0/uart_blk/uart_tx_blk/EXCLK_IBUF_BUFG
    SLICE_X28Y30         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.922    
    SLICE_X28Y30         FDCE (Recov_fdce_C_CLR)     -0.405    14.517    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.517    
                         arrival time                         -12.552    
  -------------------------------------------------------------------
                         slack                                  1.965    

Slack (MET) :             1.965ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.307ns  (logic 0.456ns (6.241%)  route 6.851ns (93.759%))
  Logic Levels:           0  
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7618, routed)        1.724     5.245    EXCLK_IBUF_BUFG
    SLICE_X41Y118        FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y118        FDPE (Prop_fdpe_C_Q)         0.456     5.701 f  rst_reg/Q
                         net (fo=270, routed)         6.851    12.552    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X28Y30         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7618, routed)        1.436    14.777    hci0/uart_blk/uart_tx_blk/EXCLK_IBUF_BUFG
    SLICE_X28Y30         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.922    
    SLICE_X28Y30         FDCE (Recov_fdce_C_CLR)     -0.405    14.517    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.517    
                         arrival time                         -12.552    
  -------------------------------------------------------------------
                         slack                                  1.965    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.611ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_done_tick_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.715ns  (logic 0.141ns (8.222%)  route 1.574ns (91.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7618, routed)        0.636     1.520    EXCLK_IBUF_BUFG
    SLICE_X41Y118        FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y118        FDPE (Prop_fdpe_C_Q)         0.141     1.661 f  rst_reg/Q
                         net (fo=270, routed)         1.574     3.235    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X32Y43         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_done_tick_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7618, routed)        0.832     1.959    hci0/uart_blk/uart_rx_blk/EXCLK_IBUF_BUFG
    SLICE_X32Y43         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_done_tick_reg/C
                         clock pessimism             -0.244     1.715    
    SLICE_X32Y43         FDCE (Remov_fdce_C_CLR)     -0.092     1.623    hci0/uart_blk/uart_rx_blk/q_done_tick_reg
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           3.235    
  -------------------------------------------------------------------
                         slack                                  1.611    

Slack (MET) :             1.693ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.822ns  (logic 0.141ns (7.739%)  route 1.681ns (92.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7618, routed)        0.636     1.520    EXCLK_IBUF_BUFG
    SLICE_X41Y118        FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y118        FDPE (Prop_fdpe_C_Q)         0.141     1.661 f  rst_reg/Q
                         net (fo=270, routed)         1.681     3.341    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X30Y43         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7618, routed)        0.832     1.959    hci0/uart_blk/uart_rx_blk/EXCLK_IBUF_BUFG
    SLICE_X30Y43         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[1]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X30Y43         FDCE (Remov_fdce_C_CLR)     -0.067     1.648    hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           3.341    
  -------------------------------------------------------------------
                         slack                                  1.693    

Slack (MET) :             1.693ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.822ns  (logic 0.141ns (7.739%)  route 1.681ns (92.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7618, routed)        0.636     1.520    EXCLK_IBUF_BUFG
    SLICE_X41Y118        FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y118        FDPE (Prop_fdpe_C_Q)         0.141     1.661 f  rst_reg/Q
                         net (fo=270, routed)         1.681     3.341    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X30Y43         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7618, routed)        0.832     1.959    hci0/uart_blk/uart_rx_blk/EXCLK_IBUF_BUFG
    SLICE_X30Y43         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[2]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X30Y43         FDCE (Remov_fdce_C_CLR)     -0.067     1.648    hci0/uart_blk/uart_rx_blk/q_data_bit_idx_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           3.341    
  -------------------------------------------------------------------
                         slack                                  1.693    

Slack (MET) :             1.795ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_state_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.900ns  (logic 0.141ns (7.422%)  route 1.759ns (92.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7618, routed)        0.636     1.520    EXCLK_IBUF_BUFG
    SLICE_X41Y118        FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y118        FDPE (Prop_fdpe_C_Q)         0.141     1.661 f  rst_reg/Q
                         net (fo=270, routed)         1.759     3.419    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X29Y43         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7618, routed)        0.833     1.960    hci0/uart_blk/uart_rx_blk/EXCLK_IBUF_BUFG
    SLICE_X29Y43         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_state_reg[1]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X29Y43         FDCE (Remov_fdce_C_CLR)     -0.092     1.624    hci0/uart_blk/uart_rx_blk/q_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           3.419    
  -------------------------------------------------------------------
                         slack                                  1.795    

Slack (MET) :             1.864ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.966ns  (logic 0.141ns (7.172%)  route 1.825ns (92.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7618, routed)        0.636     1.520    EXCLK_IBUF_BUFG
    SLICE_X41Y118        FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y118        FDPE (Prop_fdpe_C_Q)         0.141     1.661 f  rst_reg/Q
                         net (fo=270, routed)         1.825     3.486    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X35Y42         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7618, routed)        0.830     1.957    hci0/uart_blk/uart_rx_blk/EXCLK_IBUF_BUFG
    SLICE_X35Y42         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[7]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X35Y42         FDCE (Remov_fdce_C_CLR)     -0.092     1.621    hci0/uart_blk/uart_rx_blk/q_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           3.486    
  -------------------------------------------------------------------
                         slack                                  1.864    

Slack (MET) :             1.909ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.012ns  (logic 0.141ns (7.007%)  route 1.871ns (92.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7618, routed)        0.636     1.520    EXCLK_IBUF_BUFG
    SLICE_X41Y118        FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y118        FDPE (Prop_fdpe_C_Q)         0.141     1.661 f  rst_reg/Q
                         net (fo=270, routed)         1.871     3.532    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X29Y42         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7618, routed)        0.832     1.959    hci0/uart_blk/uart_rx_blk/EXCLK_IBUF_BUFG
    SLICE_X29Y42         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[0]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X29Y42         FDCE (Remov_fdce_C_CLR)     -0.092     1.623    hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           3.532    
  -------------------------------------------------------------------
                         slack                                  1.909    

Slack (MET) :             1.909ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.012ns  (logic 0.141ns (7.007%)  route 1.871ns (92.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7618, routed)        0.636     1.520    EXCLK_IBUF_BUFG
    SLICE_X41Y118        FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y118        FDPE (Prop_fdpe_C_Q)         0.141     1.661 f  rst_reg/Q
                         net (fo=270, routed)         1.871     3.532    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X29Y42         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7618, routed)        0.832     1.959    hci0/uart_blk/uart_rx_blk/EXCLK_IBUF_BUFG
    SLICE_X29Y42         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[1]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X29Y42         FDCE (Remov_fdce_C_CLR)     -0.092     1.623    hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           3.532    
  -------------------------------------------------------------------
                         slack                                  1.909    

Slack (MET) :             1.909ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.012ns  (logic 0.141ns (7.007%)  route 1.871ns (92.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7618, routed)        0.636     1.520    EXCLK_IBUF_BUFG
    SLICE_X41Y118        FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y118        FDPE (Prop_fdpe_C_Q)         0.141     1.661 f  rst_reg/Q
                         net (fo=270, routed)         1.871     3.532    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X29Y42         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7618, routed)        0.832     1.959    hci0/uart_blk/uart_rx_blk/EXCLK_IBUF_BUFG
    SLICE_X29Y42         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[2]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X29Y42         FDCE (Remov_fdce_C_CLR)     -0.092     1.623    hci0/uart_blk/uart_rx_blk/q_oversample_tick_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           3.532    
  -------------------------------------------------------------------
                         slack                                  1.909    

Slack (MET) :             1.916ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_rx_reg/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.018ns  (logic 0.141ns (6.987%)  route 1.877ns (93.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7618, routed)        0.636     1.520    EXCLK_IBUF_BUFG
    SLICE_X41Y118        FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y118        FDPE (Prop_fdpe_C_Q)         0.141     1.661 f  rst_reg/Q
                         net (fo=270, routed)         1.877     3.538    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X28Y46         FDPE                                         f  hci0/uart_blk/uart_rx_blk/q_rx_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7618, routed)        0.833     1.960    hci0/uart_blk/uart_rx_blk/EXCLK_IBUF_BUFG
    SLICE_X28Y46         FDPE                                         r  hci0/uart_blk/uart_rx_blk/q_rx_reg/C
                         clock pessimism             -0.244     1.716    
    SLICE_X28Y46         FDPE (Remov_fdpe_C_PRE)     -0.095     1.621    hci0/uart_blk/uart_rx_blk/q_rx_reg
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           3.538    
  -------------------------------------------------------------------
                         slack                                  1.916    

Slack (MET) :             1.953ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.056ns  (logic 0.141ns (6.860%)  route 1.915ns (93.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7618, routed)        0.636     1.520    EXCLK_IBUF_BUFG
    SLICE_X41Y118        FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y118        FDPE (Prop_fdpe_C_Q)         0.141     1.661 f  rst_reg/Q
                         net (fo=270, routed)         1.915     3.575    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X35Y43         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=7618, routed)        0.831     1.958    hci0/uart_blk/uart_rx_blk/EXCLK_IBUF_BUFG
    SLICE_X35Y43         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[0]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X35Y43         FDCE (Remov_fdce_C_CLR)     -0.092     1.622    hci0/uart_blk/uart_rx_blk/q_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           3.575    
  -------------------------------------------------------------------
                         slack                                  1.953    





