[submodule "common"]
	path = rtl/common
	url = https://github.com/TahaGemici/verilog-modules