// Seed: 381781225
module module_0 (
    output tri id_0,
    input supply0 id_1,
    input uwire id_2,
    output supply1 id_3,
    input tri id_4,
    input supply1 id_5,
    output uwire id_6,
    input wand id_7
);
  assign id_6 = 1;
  xor primCall (id_0, id_1, id_5, id_2, id_7, id_4);
  module_2 modCall_1 (
      id_2,
      id_0,
      id_6,
      id_1
  );
  assign modCall_1.id_15 = 0;
  assign module_1.id_1   = 0;
endmodule
module module_1 (
    input  tri0 id_0
    , id_4,
    output tri0 id_1,
    output wire id_2
);
  wire id_5;
  wire id_6;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0,
      id_1,
      id_0
  );
endmodule
module module_2 (
    input supply0 id_0,
    output supply0 id_1,
    output tri1 id_2,
    input wor id_3
    , id_5
);
  wand id_9, id_10, id_11, id_12, id_13, id_14, id_15;
  assign id_15 = 1;
endmodule
