<html><head><title>Icestorm: LDNP (Q) measurements</title></head><body><style>body { background-color: #E7F2F8 }</style>
		<style>
		input[type=checkbox] {
			display: none;
		}
		input[type=checkbox]:checked ~ .remove-check {
		    display: none;
		}
		input[type=checkbox] ~ label > p::before {
			content: "\25BC\A0";
			width: 50px;
		font-family: "Arial", monospace;
		}
		input[type=checkbox]:checked ~ label > p::before {
			content: "\25BA\A0";
			width: 50px;
			font-family: "Arial", monospace;
		}
		pre { margin: 0; }
		label {
			cursor: pointer;
		}
		.clicky {
			text-decoration: underline;
		}
		td {
			text-align: right;
		}
		thead > tr > td {
			font-weight: bold;
			text-align: center;
		}
		</style>
		<pre><strong>Apple Microarchitecture Research</strong> by <a href="https://twitter.com/dougallj">Dougall Johnson</a>

M1/A14 P-core (Firestorm): <a href="../../firestorm.html">Overview</a> | <a href="../../firestorm-int.html">Base Instructions</a> | <a href="../../firestorm-simd.html">SIMD and FP Instructions</a>
M1/A14 E-core (Icestorm):  <a href="../../icestorm.html">Overview</a> | <a href="../../icestorm-int.html">Base Instructions</a> | <a href="../../icestorm-simd.html">SIMD and FP Instructions</a>

</pre><h1>LDNP (Q)</h1><h2>Test 1: uops</h2><div style="margin-left: 40px"><p>Code:</p><pre>  ldnp q0, q1, [x6]</pre><div><input type="checkbox" id="checkbox-0" checked="checked"><label for="checkbox-0"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x0, 1
  mov x1, 2
  mov x8, 0</pre></div></div><p>(no loop instructions)</p><h3>1000 unrolls and 1 iteration</h3><div style="margin-left: 40px"><p>Retires: 2.000</p><p>Issues: 2.000</p><p>Integer unit issues: 0.001</p><p>Load/store unit issues: 2.000</p><p>SIMD/FP unit issues: 0.000</p><div><input type="checkbox" id="checkbox-1" checked="checked"><label for="checkbox-1"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch ldst uop (58)</td><td>simd uops in schedulers (5a)</td><td>dispatch uop (78)</td><td>map ldst uop (7d)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td></tr></thead><tr><td>2005</td><td>1159</td><td>2031</td><td>1</td><td>2030</td><td>2000</td><td>16218</td><td>2000</td><td>2000</td><td>2000</td><td>1</td><td>2000</td></tr><tr><td>2004</td><td>1054</td><td>2001</td><td>1</td><td>2000</td><td>2000</td><td>16218</td><td>2000</td><td>2000</td><td>2000</td><td>1</td><td>2000</td></tr><tr><td>2004</td><td>1054</td><td>2001</td><td>1</td><td>2000</td><td>2000</td><td>16218</td><td>2000</td><td>2000</td><td>2000</td><td>1</td><td>2000</td></tr><tr><td>2004</td><td>1054</td><td>2001</td><td>1</td><td>2000</td><td>2000</td><td>16218</td><td>2000</td><td>2000</td><td>2000</td><td>1</td><td>2000</td></tr><tr><td>2004</td><td>1054</td><td>2001</td><td>1</td><td>2000</td><td>2000</td><td>16218</td><td>2000</td><td>2000</td><td>2000</td><td>1</td><td>2000</td></tr><tr><td>2004</td><td>1054</td><td>2001</td><td>1</td><td>2000</td><td>2000</td><td>16218</td><td>2000</td><td>2000</td><td>2000</td><td>1</td><td>2000</td></tr><tr><td>2004</td><td>1054</td><td>2001</td><td>1</td><td>2000</td><td>2000</td><td>16218</td><td>2000</td><td>2000</td><td>2000</td><td>1</td><td>2000</td></tr><tr><td>2004</td><td>1054</td><td>2001</td><td>1</td><td>2000</td><td>2000</td><td>16218</td><td>2000</td><td>2000</td><td>2000</td><td>1</td><td>2000</td></tr><tr><td>2004</td><td>1054</td><td>2001</td><td>1</td><td>2000</td><td>2000</td><td>16218</td><td>2000</td><td>2000</td><td>2000</td><td>1</td><td>2000</td></tr><tr><td>2004</td><td>1054</td><td>2001</td><td>1</td><td>2000</td><td>2000</td><td>16218</td><td>2000</td><td>2000</td><td>2000</td><td>1</td><td>2000</td></tr></table></div></div></div></div><h2>Test 2: Latency 1->3 roundtrip</h2><div style="margin-left: 40px"><p>Chain cycles: 3</p><p>Code:</p><pre>  ldnp q0, q1, [x6]
  fmov x0, d0
  eor x8, x8, x0
  eor x8, x8, x0
  add x6, x6, x8</pre><div><input type="checkbox" id="checkbox-2" checked="checked"><label for="checkbox-2"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x0, 1
  mov x1, 2
  mov x8, 0</pre></div></div><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code, minus 3 chain cycles): 7.0042</p><div><input type="checkbox" id="checkbox-3" checked="checked"><label for="checkbox-3"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? int retires (ef)</td></tr></thead><tr><td>60205</td><td>100153</td><td>70109</td><td>40101</td><td>10006</td><td>20002</td><td>30130</td><td>10015</td><td>20004</td><td>2669141</td><td>1779300</td><td>1048443</td><td>60110</td><td>30212</td><td>20008</td><td>10004</td><td>60224</td><td>20008</td><td>10004</td><td>40001</td><td>20000</td><td>40100</td></tr><tr><td>60205</td><td>100082</td><td>70114</td><td>40108</td><td>10004</td><td>20002</td><td>30134</td><td>10014</td><td>20004</td><td>2669001</td><td>1779246</td><td>1048433</td><td>60110</td><td>30212</td><td>20008</td><td>10004</td><td>60224</td><td>20008</td><td>10004</td><td>40001</td><td>20000</td><td>40100</td></tr><tr><td>60204</td><td>100042</td><td>70102</td><td>40101</td><td>10001</td><td>20000</td><td>30103</td><td>10003</td><td>20004</td><td>2669044</td><td>1779310</td><td>1048493</td><td>60110</td><td>30212</td><td>20008</td><td>10004</td><td>60286</td><td>20028</td><td>10015</td><td>40008</td><td>20000</td><td>40100</td></tr><tr><td>60204</td><td>100042</td><td>70102</td><td>40101</td><td>10001</td><td>20000</td><td>30103</td><td>10003</td><td>20004</td><td>2669044</td><td>1779310</td><td>1048493</td><td>60110</td><td>30212</td><td>20008</td><td>10004</td><td>60224</td><td>20008</td><td>10004</td><td>40001</td><td>20000</td><td>40100</td></tr><tr><td>60204</td><td>100042</td><td>70102</td><td>40101</td><td>10001</td><td>20000</td><td>30103</td><td>10003</td><td>20004</td><td>2669233</td><td>1779436</td><td>1048570</td><td>60110</td><td>30212</td><td>20008</td><td>10004</td><td>60224</td><td>20008</td><td>10004</td><td>40001</td><td>20000</td><td>40100</td></tr><tr><td>60204</td><td>100046</td><td>70102</td><td>40101</td><td>10001</td><td>20000</td><td>30103</td><td>10003</td><td>20004</td><td>2669152</td><td>1779382</td><td>1048537</td><td>60110</td><td>30212</td><td>20008</td><td>10004</td><td>60224</td><td>20008</td><td>10004</td><td>40001</td><td>20000</td><td>40100</td></tr><tr><td>60204</td><td>100092</td><td>70103</td><td>40101</td><td>10002</td><td>20000</td><td>30103</td><td>10003</td><td>20004</td><td>2669125</td><td>1779364</td><td>1048526</td><td>60110</td><td>30212</td><td>20008</td><td>10004</td><td>60224</td><td>20008</td><td>10004</td><td>40001</td><td>20000</td><td>40100</td></tr><tr><td>60204</td><td>100042</td><td>70102</td><td>40101</td><td>10001</td><td>20000</td><td>30103</td><td>10003</td><td>20004</td><td>2669098</td><td>1779346</td><td>1048515</td><td>60110</td><td>30212</td><td>20008</td><td>10004</td><td>60476</td><td>20088</td><td>10048</td><td>40037</td><td>20000</td><td>40100</td></tr><tr><td>60204</td><td>100420</td><td>70166</td><td>40137</td><td>10013</td><td>20016</td><td>30227</td><td>10047</td><td>20024</td><td>2669816</td><td>1779804</td><td>1048760</td><td>60172</td><td>30241</td><td>20028</td><td>10015</td><td>60224</td><td>20008</td><td>10004</td><td>40001</td><td>20000</td><td>40100</td></tr><tr><td>60204</td><td>100045</td><td>70102</td><td>40101</td><td>10001</td><td>20000</td><td>30103</td><td>10003</td><td>20004</td><td>2669044</td><td>1779310</td><td>1048493</td><td>60110</td><td>30212</td><td>20008</td><td>10004</td><td>60224</td><td>20008</td><td>10004</td><td>40001</td><td>20000</td><td>40100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code, minus 3 chain cycles): 7.0049</p><div><input type="checkbox" id="checkbox-4" checked="checked"><label for="checkbox-4"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>60025</td><td>100160</td><td>70019</td><td>40011</td><td>10006</td><td>20002</td><td>30040</td><td>10015</td><td>20000</td><td>2669411</td><td>1779464</td><td>1049555</td><td>60010</td><td>30020</td><td>20000</td><td>10000</td><td>113094</td><td>64304</td><td>10525</td><td>62738</td><td>40052</td><td>245</td><td>69077</td></tr><tr><td>78671</td><td>130502</td><td>85559</td><td>48843</td><td>10079</td><td>26637</td><td>38166</td><td>10087</td><td>20004</td><td>2669323</td><td>1779436</td><td>1049559</td><td>60020</td><td>30032</td><td>20008</td><td>10004</td><td>60020</td><td>20000</td><td>10000</td><td>40001</td><td>20000</td><td>0</td><td>40010</td></tr><tr><td>60024</td><td>100049</td><td>70013</td><td>40011</td><td>10002</td><td>20000</td><td>30010</td><td>10000</td><td>20000</td><td>2669303</td><td>1779392</td><td>1049511</td><td>60010</td><td>30020</td><td>20000</td><td>10000</td><td>60020</td><td>20000</td><td>10000</td><td>40001</td><td>20000</td><td>0</td><td>40010</td></tr><tr><td>60024</td><td>100049</td><td>70013</td><td>40011</td><td>10002</td><td>20000</td><td>30010</td><td>10000</td><td>20000</td><td>2669303</td><td>1779392</td><td>1049511</td><td>60010</td><td>30020</td><td>20000</td><td>10000</td><td>60110</td><td>20028</td><td>10015</td><td>40008</td><td>20000</td><td>0</td><td>40010</td></tr><tr><td>60024</td><td>100059</td><td>70013</td><td>40011</td><td>10002</td><td>20000</td><td>30010</td><td>10000</td><td>20000</td><td>2669303</td><td>1779392</td><td>1049511</td><td>60010</td><td>30020</td><td>20000</td><td>10000</td><td>60020</td><td>20000</td><td>10000</td><td>40001</td><td>20000</td><td>0</td><td>40010</td></tr><tr><td>60025</td><td>100082</td><td>70024</td><td>40018</td><td>10004</td><td>20002</td><td>30044</td><td>10014</td><td>20000</td><td>2669573</td><td>1779572</td><td>1049621</td><td>60010</td><td>30020</td><td>20000</td><td>10000</td><td>60020</td><td>20000</td><td>10000</td><td>40001</td><td>20000</td><td>0</td><td>40010</td></tr><tr><td>60024</td><td>100049</td><td>70013</td><td>40011</td><td>10002</td><td>20000</td><td>30010</td><td>10000</td><td>20000</td><td>2669384</td><td>1779446</td><td>1049544</td><td>60010</td><td>30020</td><td>20000</td><td>10000</td><td>60020</td><td>20000</td><td>10000</td><td>40001</td><td>20000</td><td>0</td><td>40010</td></tr><tr><td>63798</td><td>113242</td><td>71998</td><td>41550</td><td>9537</td><td>20911</td><td>31776</td><td>9552</td><td>20000</td><td>2669573</td><td>1779572</td><td>1049621</td><td>60010</td><td>30020</td><td>20000</td><td>10000</td><td>60020</td><td>20000</td><td>10000</td><td>40001</td><td>20000</td><td>0</td><td>40010</td></tr><tr><td>60024</td><td>100049</td><td>70013</td><td>40011</td><td>10002</td><td>20000</td><td>30010</td><td>10000</td><td>20000</td><td>2669384</td><td>1779446</td><td>1049544</td><td>60010</td><td>30020</td><td>20000</td><td>10000</td><td>60020</td><td>20000</td><td>10000</td><td>40001</td><td>20000</td><td>0</td><td>40010</td></tr><tr><td>60024</td><td>100049</td><td>70013</td><td>40011</td><td>10002</td><td>20000</td><td>30010</td><td>10000</td><td>20000</td><td>2669303</td><td>1779392</td><td>1049511</td><td>60010</td><td>30020</td><td>20000</td><td>10000</td><td>60020</td><td>20000</td><td>10000</td><td>40001</td><td>20000</td><td>0</td><td>40010</td></tr></table></div></div></div></div><h2>Test 3: Latency 2->3 roundtrip</h2><div style="margin-left: 40px"><p>Chain cycles: 3</p><p>Code:</p><pre>  ldnp q0, q1, [x6]
  fmov x1, d1
  eor x8, x8, x1
  eor x8, x8, x1
  add x6, x6, x8</pre><div><input type="checkbox" id="checkbox-5" checked="checked"><label for="checkbox-5"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x0, 1
  mov x1, 2
  mov x8, 0</pre></div></div><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code, minus 3 chain cycles): 7.0047</p><div><input type="checkbox" id="checkbox-6" checked="checked"><label for="checkbox-6"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>60205</td><td>100153</td><td>70109</td><td>40101</td><td>10006</td><td>20002</td><td>30130</td><td>10014</td><td>20004</td><td>2669084</td><td>1779262</td><td>1048420</td><td>60110</td><td>30212</td><td>20008</td><td>10004</td><td>60224</td><td>20008</td><td>10004</td><td>40001</td><td>20000</td><td>0</td><td>40100</td></tr><tr><td>60204</td><td>100047</td><td>70103</td><td>40101</td><td>10002</td><td>20000</td><td>30103</td><td>10003</td><td>20004</td><td>2669179</td><td>1779400</td><td>1048548</td><td>60110</td><td>30212</td><td>20008</td><td>10004</td><td>60224</td><td>20008</td><td>10004</td><td>40001</td><td>20000</td><td>0</td><td>40100</td></tr><tr><td>60204</td><td>100047</td><td>70103</td><td>40101</td><td>10002</td><td>20000</td><td>30103</td><td>10003</td><td>20024</td><td>2669536</td><td>1779628</td><td>1048654</td><td>60172</td><td>30241</td><td>20028</td><td>10015</td><td>60224</td><td>20008</td><td>10004</td><td>40001</td><td>20000</td><td>0</td><td>40100</td></tr><tr><td>60204</td><td>100047</td><td>70103</td><td>40101</td><td>10002</td><td>20000</td><td>30103</td><td>10003</td><td>20004</td><td>2669179</td><td>1779400</td><td>1048548</td><td>60110</td><td>30212</td><td>20008</td><td>10004</td><td>60224</td><td>20008</td><td>10004</td><td>40001</td><td>20000</td><td>0</td><td>40100</td></tr><tr><td>60204</td><td>100047</td><td>70103</td><td>40101</td><td>10002</td><td>20000</td><td>30103</td><td>10003</td><td>20004</td><td>2669179</td><td>1779400</td><td>1048548</td><td>60110</td><td>30212</td><td>20008</td><td>10004</td><td>60224</td><td>20008</td><td>10004</td><td>40001</td><td>20000</td><td>0</td><td>40100</td></tr><tr><td>60204</td><td>100047</td><td>70103</td><td>40101</td><td>10002</td><td>20000</td><td>30103</td><td>10003</td><td>20004</td><td>2669179</td><td>1779400</td><td>1048548</td><td>60110</td><td>30212</td><td>20008</td><td>10004</td><td>60224</td><td>20008</td><td>10004</td><td>40001</td><td>20000</td><td>0</td><td>40100</td></tr><tr><td>60204</td><td>100047</td><td>70103</td><td>40101</td><td>10002</td><td>20000</td><td>30103</td><td>10003</td><td>20004</td><td>2669179</td><td>1779400</td><td>1048548</td><td>60110</td><td>30212</td><td>20008</td><td>10004</td><td>71354</td><td>31113</td><td>10063</td><td>44892</td><td>25871</td><td>69</td><td>47326</td></tr><tr><td>60204</td><td>100107</td><td>70103</td><td>40101</td><td>10002</td><td>20000</td><td>30103</td><td>10003</td><td>20004</td><td>2669190</td><td>1779372</td><td>1048510</td><td>60110</td><td>30212</td><td>20008</td><td>10004</td><td>60224</td><td>20008</td><td>10004</td><td>40001</td><td>20000</td><td>0</td><td>40100</td></tr><tr><td>60204</td><td>100049</td><td>70103</td><td>40101</td><td>10002</td><td>20000</td><td>30103</td><td>10003</td><td>20024</td><td>2671378</td><td>1780858</td><td>1049402</td><td>60171</td><td>30242</td><td>20028</td><td>10014</td><td>60224</td><td>20008</td><td>10004</td><td>40001</td><td>20000</td><td>0</td><td>40100</td></tr><tr><td>60204</td><td>100052</td><td>70103</td><td>40101</td><td>10002</td><td>20000</td><td>30103</td><td>10003</td><td>20004</td><td>2669233</td><td>1779436</td><td>1048570</td><td>60110</td><td>30212</td><td>20008</td><td>10004</td><td>60224</td><td>20008</td><td>10004</td><td>40001</td><td>20000</td><td>0</td><td>40100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code, minus 3 chain cycles): 7.0049</p><div><input type="checkbox" id="checkbox-7" checked="checked"><label for="checkbox-7"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? int retires (ef)</td></tr></thead><tr><td>60025</td><td>100253</td><td>70019</td><td>40011</td><td>10006</td><td>20002</td><td>30040</td><td>10015</td><td>20004</td><td>2669229</td><td>1779338</td><td>1049477</td><td>60020</td><td>30032</td><td>20008</td><td>10004</td><td>60020</td><td>20000</td><td>10000</td><td>40001</td><td>20000</td><td>40010</td></tr><tr><td>60024</td><td>100139</td><td>70014</td><td>40011</td><td>10003</td><td>20000</td><td>30010</td><td>10000</td><td>20000</td><td>2669060</td><td>1779230</td><td>1049412</td><td>60010</td><td>30020</td><td>20000</td><td>10000</td><td>60020</td><td>20000</td><td>10000</td><td>40001</td><td>20000</td><td>40010</td></tr><tr><td>60024</td><td>100040</td><td>70012</td><td>40011</td><td>10001</td><td>20000</td><td>30010</td><td>10000</td><td>20000</td><td>2669060</td><td>1779230</td><td>1049412</td><td>60010</td><td>30020</td><td>20000</td><td>10000</td><td>60020</td><td>20000</td><td>10000</td><td>40001</td><td>20000</td><td>40010</td></tr><tr><td>60024</td><td>100040</td><td>70012</td><td>40011</td><td>10001</td><td>20000</td><td>30010</td><td>10000</td><td>20000</td><td>2669060</td><td>1779230</td><td>1049412</td><td>60010</td><td>30020</td><td>20000</td><td>10000</td><td>60020</td><td>20000</td><td>10000</td><td>40001</td><td>20000</td><td>40010</td></tr><tr><td>60024</td><td>100047</td><td>70013</td><td>40011</td><td>10002</td><td>20000</td><td>30010</td><td>10000</td><td>20024</td><td>2669896</td><td>1779808</td><td>1049748</td><td>60082</td><td>30061</td><td>20028</td><td>10015</td><td>60020</td><td>20000</td><td>10000</td><td>40001</td><td>20000</td><td>40010</td></tr><tr><td>60024</td><td>100042</td><td>70012</td><td>40011</td><td>10001</td><td>20000</td><td>30010</td><td>10000</td><td>20000</td><td>2669249</td><td>1779356</td><td>1049489</td><td>60010</td><td>30020</td><td>20000</td><td>10000</td><td>60102</td><td>20028</td><td>10015</td><td>40008</td><td>20000</td><td>40010</td></tr><tr><td>60024</td><td>100047</td><td>70013</td><td>40011</td><td>10002</td><td>20000</td><td>30010</td><td>10000</td><td>20000</td><td>2669249</td><td>1779356</td><td>1049489</td><td>60010</td><td>30020</td><td>20000</td><td>10000</td><td>60020</td><td>20000</td><td>10000</td><td>40001</td><td>20000</td><td>40010</td></tr><tr><td>60024</td><td>100051</td><td>70013</td><td>40011</td><td>10002</td><td>20000</td><td>30010</td><td>10000</td><td>20000</td><td>2669249</td><td>1779356</td><td>1049489</td><td>60010</td><td>30020</td><td>20000</td><td>10000</td><td>60020</td><td>20000</td><td>10000</td><td>40001</td><td>20000</td><td>40010</td></tr><tr><td>60024</td><td>100047</td><td>70013</td><td>40011</td><td>10002</td><td>20000</td><td>30010</td><td>10000</td><td>20000</td><td>2669249</td><td>1779356</td><td>1049489</td><td>60010</td><td>30020</td><td>20000</td><td>10000</td><td>60020</td><td>20000</td><td>10000</td><td>40001</td><td>20000</td><td>40010</td></tr><tr><td>60024</td><td>100050</td><td>70013</td><td>40011</td><td>10002</td><td>20000</td><td>30010</td><td>10000</td><td>20000</td><td>2669060</td><td>1779230</td><td>1049412</td><td>60010</td><td>30020</td><td>20000</td><td>10000</td><td>60020</td><td>20000</td><td>10000</td><td>40001</td><td>20000</td><td>40010</td></tr></table></div></div></div></div><h2>Test 4: throughput</h2><div style="margin-left: 40px"><p>Count: 8</p><p>Code:</p><pre>  ldnp q0, q1, [x6]
  ldnp q0, q1, [x6]
  ldnp q0, q1, [x6]
  ldnp q0, q1, [x6]
  ldnp q0, q1, [x6]
  ldnp q0, q1, [x6]
  ldnp q0, q1, [x6]
  ldnp q0, q1, [x6]</pre><div><input type="checkbox" id="checkbox-8" checked="checked"><label for="checkbox-8"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x7, x6
  mov x8, x6
  mov x9, x6
  mov x10, x6
  mov x11, x6
  mov x12, x6
  mov x13, x6</pre></div></div><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code divided by count): 1.0006</p><div><input type="checkbox" id="checkbox-9" checked="checked"><label for="checkbox-9"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? int retires (ef)</td></tr></thead><tr><td>160205</td><td>80216</td><td>160131</td><td>101</td><td>160030</td><td>100</td><td>160008</td><td>300</td><td>560006</td><td>0</td><td>160108</td><td>200</td><td>160012</td><td>0</td><td>200</td><td>160012</td><td>1</td><td>160000</td><td>100</td></tr><tr><td>160204</td><td>80045</td><td>160101</td><td>101</td><td>160000</td><td>100</td><td>160008</td><td>300</td><td>1280012</td><td>0</td><td>160108</td><td>200</td><td>160012</td><td>0</td><td>200</td><td>160012</td><td>1</td><td>160000</td><td>100</td></tr><tr><td>160204</td><td>80045</td><td>160101</td><td>101</td><td>160000</td><td>100</td><td>160008</td><td>300</td><td>1280012</td><td>0</td><td>160108</td><td>200</td><td>160012</td><td>0</td><td>200</td><td>160012</td><td>1</td><td>160000</td><td>100</td></tr><tr><td>160204</td><td>80045</td><td>160101</td><td>101</td><td>160000</td><td>100</td><td>160008</td><td>300</td><td>1280012</td><td>0</td><td>160108</td><td>200</td><td>160012</td><td>0</td><td>200</td><td>160012</td><td>1</td><td>160000</td><td>100</td></tr><tr><td>160204</td><td>80045</td><td>160101</td><td>101</td><td>160000</td><td>100</td><td>160056</td><td>300</td><td>1280812</td><td>0</td><td>160156</td><td>200</td><td>160068</td><td>0</td><td>200</td><td>160068</td><td>1</td><td>160000</td><td>100</td></tr><tr><td>160204</td><td>80045</td><td>160101</td><td>101</td><td>160000</td><td>100</td><td>160008</td><td>300</td><td>1280012</td><td>0</td><td>160108</td><td>200</td><td>160012</td><td>0</td><td>200</td><td>160012</td><td>1</td><td>160000</td><td>100</td></tr><tr><td>160204</td><td>80045</td><td>160101</td><td>101</td><td>160000</td><td>100</td><td>160008</td><td>300</td><td>1280012</td><td>0</td><td>160108</td><td>200</td><td>160012</td><td>0</td><td>200</td><td>160012</td><td>1</td><td>160000</td><td>100</td></tr><tr><td>160204</td><td>80050</td><td>160101</td><td>101</td><td>160000</td><td>100</td><td>160200</td><td>300</td><td>1210996</td><td>0</td><td>160300</td><td>200</td><td>160236</td><td>0</td><td>200</td><td>160012</td><td>1</td><td>160000</td><td>100</td></tr><tr><td>160204</td><td>80045</td><td>160101</td><td>101</td><td>160000</td><td>100</td><td>160008</td><td>300</td><td>1280012</td><td>0</td><td>160108</td><td>200</td><td>160012</td><td>0</td><td>200</td><td>160012</td><td>1</td><td>160000</td><td>100</td></tr><tr><td>160204</td><td>80045</td><td>160101</td><td>101</td><td>160000</td><td>100</td><td>160008</td><td>300</td><td>1280012</td><td>0</td><td>160108</td><td>200</td><td>160012</td><td>0</td><td>200</td><td>160012</td><td>1</td><td>160000</td><td>100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code divided by count): 1.0007</p><div><input type="checkbox" id="checkbox-10" checked="checked"><label for="checkbox-10"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? int retires (ef)</td></tr></thead><tr><td>160025</td><td>80202</td><td>160045</td><td>11</td><td>160034</td><td>10</td><td>160008</td><td>30</td><td>1280248</td><td>160018</td><td>20</td><td>160012</td><td>20</td><td>160000</td><td>1</td><td>160000</td><td>10</td></tr><tr><td>160024</td><td>80054</td><td>160011</td><td>11</td><td>160000</td><td>10</td><td>160000</td><td>30</td><td>1280218</td><td>160010</td><td>20</td><td>160000</td><td>20</td><td>160000</td><td>1</td><td>160000</td><td>10</td></tr><tr><td>160024</td><td>80054</td><td>160011</td><td>11</td><td>160000</td><td>10</td><td>160000</td><td>30</td><td>1280218</td><td>160010</td><td>20</td><td>160000</td><td>20</td><td>160000</td><td>1</td><td>160000</td><td>10</td></tr><tr><td>160025</td><td>80107</td><td>160045</td><td>11</td><td>160034</td><td>10</td><td>160000</td><td>30</td><td>1280218</td><td>160010</td><td>20</td><td>160000</td><td>20</td><td>160000</td><td>1</td><td>160000</td><td>10</td></tr><tr><td>160024</td><td>80066</td><td>160011</td><td>11</td><td>160000</td><td>10</td><td>160000</td><td>30</td><td>1280218</td><td>160010</td><td>20</td><td>160000</td><td>20</td><td>160000</td><td>1</td><td>160000</td><td>10</td></tr><tr><td>160024</td><td>80054</td><td>160011</td><td>11</td><td>160000</td><td>10</td><td>160000</td><td>30</td><td>1280218</td><td>160010</td><td>20</td><td>160000</td><td>20</td><td>160000</td><td>1</td><td>160000</td><td>10</td></tr><tr><td>160024</td><td>80054</td><td>160011</td><td>11</td><td>160000</td><td>10</td><td>160000</td><td>30</td><td>1280218</td><td>160010</td><td>20</td><td>160000</td><td>20</td><td>160000</td><td>1</td><td>160000</td><td>10</td></tr><tr><td>160024</td><td>80054</td><td>160011</td><td>11</td><td>160000</td><td>10</td><td>160000</td><td>30</td><td>1280218</td><td>160010</td><td>20</td><td>160000</td><td>20</td><td>160000</td><td>1</td><td>160000</td><td>10</td></tr><tr><td>160024</td><td>80054</td><td>160011</td><td>11</td><td>160000</td><td>10</td><td>160000</td><td>30</td><td>1280218</td><td>160010</td><td>20</td><td>160000</td><td>20</td><td>160000</td><td>1</td><td>160000</td><td>10</td></tr><tr><td>160024</td><td>80054</td><td>160011</td><td>11</td><td>160000</td><td>10</td><td>160000</td><td>30</td><td>1280218</td><td>160010</td><td>20</td><td>160000</td><td>20</td><td>160000</td><td>1</td><td>160000</td><td>10</td></tr></table></div></div></div></div></body></html>