
@inproceedings{effectiveManagementDRAMBwInCMPs,
 author = {N. Rafique and W.-T. Lim and M. Thottethodi},
 title = "{Effective Management of DRAM Bandwidth in Multicore Processors}",
 booktitle = {PACT '07: Proc. of the 16th Int. Conf. on Parallel Architecture and Compilation Techniques (PACT 2007)},
 year = {2007},
 pages = {245--258}
 }

@inproceedings{fairSharingAndPartitioningInCMPs,
 author = {S. Kim and D. Chandra and Y. Solihin},
 title = "{Fair Cache Sharing and Partitioning in a Chip Multiprocessor Architecture}",
 booktitle = {PACT '04: Proc. of the 13th Int. Conf. on Parallel Architectures and Compilation Techniques},
 year = {2004},
 pages = {111--122}
 }

@inproceedings{stallTimeFairMemSched,
 author = {O. Mutlu and T. Moscibroda},
 title = "{Stall-Time Fair Memory Access Scheduling for Chip Multiprocessors}",
 booktitle = {MICRO 40: Int. Symp. on Microarchitecture},
 year = {2007}
 }

@techreport{cacti4,
  author="D. Tarjan and S. Thoziyoor and N. P. Jouppi",
  title="{CACTI 4.0}",
  institution="{HP Laboratories Palo Alto}",
  year="{2006}"
}

@inproceedings{adaptiveSetPinning,
 author = {S. Srikantaiah and M. Kandemir and M. J. Irwin},
 title = "{Adaptive Set Pinning: Managing Shared Caches in Chip Multiprocessors}",
 booktitle = {ASPLOS XIII: Proc. of the 13th Int. Conf. on Architectural Support for Programming Languages and Operating Systems},
 year = {2008},
 pages = {135--144}
 }
 
@inproceedings{memoryAccessScheduling,
 author = {S. Rixner and W. J. Dally and U. J. Kapasi and P. Mattson and J. D. Owens},
 title = "{Memory Access Scheduling}",
 booktitle = {ISCA '00: Int. Symp. on Comp. Arch.},
 year = {2000},
 pages = {128--138}
 }

@manual{ddr2specification,
       title= {DDR2 SDRAM Specification},
       organization = {JEDEC Solid State Tech. Association},
       month = {May},
       year = {2006}
}

@article{m5modellingNetworkedSystems,
  author = {N. L. Binkert and R. G. Dreslinski and L. R. Hsu and K. T. Lim and A. G. Saidi and S. K. Reinhardt},
  title = "{The M5 Simulator: Modeling Networked Systems}",
  journal = {IEEE Micro},
  volume = {26},
  number = {4},
  year = {2006},
  pages = {52--60}
 }

@misc{specWebPage,
   howpublished = {\url{http://www.spec.org/cpu2000/}},
   title = "{SPEC CPU 2000 Web Page}",
   author = "SPEC",
   key = "SPEC2000"
 }

@inproceedings{cooperativeCachePartitioning,
 author = {J. Chang and G. S. Sohi},
 title = "{Cooperative Cache Partitioning for Chip Multiprocessors}",
 booktitle = {ICS '07: Proc. of the 21st Annual Int. Conf. on Supercomputing},
 year = {2007},
 pages = {242--252}
 }

@article{fairCrossbarScheduling, 
  title={Weighted fairness in buffered crossbar scheduling}, 
  author={Chrysos, N. and Katevenis, M.}, 
  journal={Workshop on High Perf. Switching and Routing}, 
  year={2003},
  pages={17--22}
}

@inproceedings{startTimeFairQueuing,
 author = {P. Goyal and H. M. Vin and H. Chen},
 title = "{Start-time Fair Queueing: A Scheduling Algorithm for Integrated Services Packet Switching Networks}",
 booktitle = {SIGCOMM '96: Conf. Proc. on App., Tech., Arch., and Protocols for Comp. Com.},
 year = {1996},
 pages = {157--168}
 }

@inproceedings{fairCacheSharingAndPartitioning,
 author = {S. Kim and D. Chandra and Y. Solihin},
 title = "{Fair Cache Sharing and Partitioning in a Chip Multiprocessor Architecture}",
 booktitle = {PACT '04: Proc. of the 13th Int. Conf. on Parallel Architectures and Compilation Techniques},
 year = {2004},
 pages = {111--122}
 }

@inproceedings{balancingThroughputAndFairnessInSMTs,
    author = {K. Luo and J. Gummaraju and M. Franklin},
    title = "{Balancing Throughput and Fairness in SMT Processors}",
    booktitle = "ISPASS",
    year = "2001"
}

@inproceedings{symbioticJobScheduling,
    author = {A. Snavely and D. M. Tullsen},
    title = "{Symbiotic Jobscheduling for a Simultaneous Multithreading Processor}",
    booktitle = "{Arch. Support for Programming Languages and Operating Systems}",
    pages = "234-244",
    year = "2000"
}

@inproceedings{switchOnEventMultithreadingFairness,
 author = {R. Gabor and S. Weiss and A. Mendelson},
 title = "{Fairness and Throughput in Switch on Event Multithreading}",
 booktitle = {MICRO 39: Proc. of the 39th Int. Symp. on Microarchitecture},
 year = {2006},
 pages = {149--160}
 }

@inproceedings{mshrOriginalPaper,
 author = {D. Kroft},
 title = "{Lockup-free Instruction Fetch/Prefetch Cache Organization}",
 booktitle = {ISCA '81: Proc. of the 8th An. Symp. on Comp. Arch.},
 year = {1981},
 pages = {81--87}
 }

@inproceedings{scalableCacheMissHandling,
 author = {J. Tuck and L. Ceze and J. Torrellas},
 title = "{Scalable Cache Miss Handling for High Memory-Level Parallelism}",
 booktitle = {MICRO 39: Proc. of the 39th An. IEEE/ACM Int. Symp. on Microarchitecture},
 year = {2006},
 pages = {409--422}
 }

@inproceedings{lockupFreeCachesForMultiprocessors,
 author = {C. Scheurich and M. Dubois},
 title = "{The design of a lockup-free cache for high-performance multiprocessors}",
 booktitle = {Proc. of the 1988 ACM/IEEE Conf. on Supercomputing},
 year = {1988},
 pages = {352--359}
}

@inproceedings{highBWdataMemorySystemsForSuperscalarProcessors,
 author = {G. S. Sohi and M. Franklin},
 title = "{High-bandwidth Data Memory Systems for Superscalar Processors}",
 booktitle = {ASPLOS-IV: Proc. of the fourth Int. Conf. on Architectural Support for Programming Languages and Operating Systems},
 year = {1991},
 pages = {53--62}
 }

@inproceedings{complexityPerformanceTradeoffsWithNonBlockingLoads,
 author = {K. I. Farkas and N. P. Jouppi},
 title = "{Complexity/Performance Tradeoffs with Non-Blocking Loads}",
 booktitle = {ISCA '94: Proc. of the 21st An. Int. Symp. on Comp. Arch.},
 year = {1994},
 pages = {211--222}
 }

@article{discussionOfNonBlockingCaches,
 author = {S. Belayneh and D. R. Kaeli},
 title = "{A Discussion on Non-Blocking/Lockup-Free Caches}",
 journal = {SIGARCH Comp. Arch. News},
 volume = {24},
 number = {3},
 year = {1996},
 pages = {18--25}
 }

@inproceedings{cacheScouts,
 author = {L. Zhao and R. Iyer and R. Illikkal and J. Moses and S. Makineni and D. Newell},
 title = "{CacheScouts: Fine-Grain Monitoring of Shared Caches in CMP Platforms}",
 booktitle = {PACT '07: Proc. of the 16th Int. Conf. on Parallel Arch. and Comp. Tech.},
 year = {2007},
 pages = {339--352}
 }

@inproceedings{qosInCMPs,
 author = {F. Guo and Y. Solihin and L. Zhao and R. Iyer},
 title = "{A Framework for Providing Quality of Service in Chip Multi-Processors}",
 booktitle = {MICRO 40: Proc. of the 40th An. IEEE/ACM Int. Symp. on Microarchitecture},
 year = {2007}
 }

@inproceedings{performanceIsolationViaOSSched,
 author = {A. Fedorova and M. Seltzer and M. D. Smith},
 title = "{Improving Performance Isolation on Chip Multiprocessors via an Operating System Scheduler}",
 booktitle = {PACT '07: Proc. of the 16th Int. Conf. on Parallel Architecture and Compilation Techniques},
 year = {2007},
 pages = {25--38}
 }

@inproceedings{haakonHPCA,
 author = {H. Dybdahl and P. Stenstrom},
 title = "{An Adaptive Shared/Private NUCA Cache Partitioning Scheme for Chip Multiprocessors}",
 booktitle = {HPCA '07: Proc. of the 13th Int. Symp. on High-Performance Comp. Arch.},
 year = {2007}
}


@inproceedings{haakonMEDEA,
 author = {H. Dybdahl and P. Stenstrom and L. Natvig},
 title = "{An LRU-based Replacement Algorithm Augmented with Frequency of Access in Shared Chip-Multiprocessor Caches}",
 booktitle = {MEDEA '06: Proc. of the 2006 workshop on MEmory performance},
 year = {2006},
 pages = {45--52}
 }

@inproceedings{burstSchedAccessReordering,
	 author = {J. Shao and B. Davis},
	 title = "{A Burst Scheduling Access Reordering Mechanism}",
	 booktitle = {HPCA '07: Proc. of the 13th Int. Symp. on High-Performance Comp. Arch.},
	 year = {2007}
 }

@ARTICLE{fineGrainPriorityScheduling,
  title="{Fine-grain Priority Scheduling on Multi-channel Memory Systems}",
  author={Zhichun Zhu and Zhao Zhang and Xiaodong Zhang},
  journal={8th Int. Symp. on High-Performance Comp. Arch.},
  year={2002},
  pages={107-116}
}

@inproceedings{performanceCompMemSystOptForSMT,
 author = {Zhichun Zhu and Zhao Zhang},
 title = "{A Performance Comparison of DRAM Memory System Optimizations for SMT Processors}",
 booktitle = {HPCA '05: Proc. of the 11th Int. Symp. on High-Performance Comp. Arch.},
 year = {2005},
 pages = {213--224}
 }

@inproceedings{adaptiveHistoryBasedSched,
 author = {Ibrahim Hur and Calvin Lin},
 title = "{Adaptive History-Based Memory Schedulers}",
 booktitle = {MICRO 37: Proc. of the 37th An. IEEE/ACM Int. Symp. on Microarch.},
 year = {2004},
 pages = {343--354}
 }

@inproceedings{perfImpactOfMemCtrlFeaturesForSMP,
 author = {Chitra Natarajan and Bruce Christenson and Fay\'{e} Briggs},
 title = "{A Study of Performance Impact of Memory Controller Features in Multi-processor Server Environment}",
 booktitle = {WMPI '04: Proc. of the 3rd Workshop on Memory Perf. Issues},
 year = {2004},
 pages = {80--87}
 }

@inproceedings{fairQueuingMemSys,
 author = {K. J. Nesbit and N. Aggarwal and J. Laudon and J. E. Smith},
 title = "{Fair Queuing Memory Systems}",
 booktitle = {MICRO 39: Int. Symp. on Microarchitecture},
 year = {2006},
 pages = {208--222}
 }

@inproceedings{qosPoliciesForCMP,
 author = {R. Iyer and L. Zhao and F. Guo and R. Illikkal and S. Makineni and D. Newell and Y. Solihin and L. Hsu and S. Reinhardt},
 title = "{QoS Policies and Architecture for Cache/Memory in CMP Platforms}",
 booktitle = {SIGMETRICS '07},
 year = {2007},
 pages = {25--36}
 }

@inproceedings{utilityBasedCachePartitioning,
 author = {M. K. Qureshi and Y. N. Patt},
 title = "{Utility-Based Cache Partitioning: A Low-Overhead, High-Performance, Runtime Mechanism to Partition Shared Caches}",
 booktitle = {MICRO 39: Proc. of the 39th An. IEEE/ACM Int. Symp. on Microarch.},
 year = {2006},
 pages = {423--432}
 }

@inproceedings{mlpAwareCacheReplacement,
   author = {M. K. Qureshi and D. N. Lynch and O. Mutlu and Y. N. Patt},
   title = "{A Case for MLP-Aware Cache Replacement}",
   booktitle = {ISCA '06: Int. Symp. on Comp. Arch.},
   year = {2006},
   pages = {167--178}
}

@inproceedings{virtualPrivateCaches, 
 author = {K. J. Nesbit and J. Laudon and J. E. Smith}, 
 title = "{Virtual private caches}", 
 booktitle = {ISCA '07: Proc. of the 34th An. Int. Symp. on Comp. Arch.},
 year = {2007},
 pages = {57--68}
 }

@inproceedings{bitReversal,
 author = {Jun Shao and Brian T. Davis},
 title = "{The Bit-Reversal SDRAM Address Mapping}",
 booktitle = {SCOPES '05: Proc. of the 2005 Workshop on Software and Compilers for Embedded Systems},
 year = {2005},
 pages = {62--71}
 }

@inproceedings{sharedCachePolicies,
 author = {L. R. Hsu and S. K. Reinhardt and R. Iyer and S. Makineni},
 title = "{Communist, Utilitarian, and Capitalist Cache Policies on CMPs: Caches as a Shared Resource}",
 booktitle = {PACT '06: Proc. of the 15th Int. Conf. on Parallel Arch. and Comp. Tech.},
 year = {2006},
 pages = {13--22}
 }

@inproceedings{predictingCacheContention,
  author = {D. Chandra and F. G. and S. Kim and Y. Solihin},
  title = "{Predicting Inter-Thread Cache Contention on a Chip Multi-Processor Architecture}",
  booktitle = {HPCA '05: The 11th Int. Symp. on High-Performance Comp. Arch.},
  year = {2005}
}

@inproceedings{batchScheduling,
  author = {O. Mutlu and T. Moscibroda},
  title = "{Parallelism-Aware Batch Scheduling: Enhancing both Performance and Fairness of Shared DRAM Systems}",
  booktitle = {ISCA '08: Proc. of the 35th An. Int. Symp. on Comp. Arch.},
  year = {2008},
  pages = {63--74}
}

@article{feedbackInMultiProcs,
 author = {S. L. Scott and G. S. Sohi},
 title = "{The Use of Feedback in Multiprocessors and Its Application to Tree Saturation Control}",
 journal = {IEEE Trans. Parallel Distrib. Syst.},
 year = {1990},
 pages = {385--398}
 }

@inproceedings{cuppu99,
  title = "{A Performance Comparison of Contemporary DRAM Architectures}",
  author = {V. Cuppu and B. Jacob and B. Davis and T. Mudge},
  booktitle = {Proc. of the 26th Inter. Symp. on Comp. Arch.},
  year = 1999,
  pages = {222-233},
}


@article{virtualPrivateMachines, 
  title= "{Multicore Resource Management}", 
  author={Nesbit, K.J. and Moreto, M. and Cazorla, F.J. and Ramirez, A. and Valero, M. and Smith, J.E.}, 
  journal={IEEE Micro},
  year={2008}, 
  volume={28}, 
  number={3}, 
  pages={6-16}
}

@article{multiprogramFairnessMetrics, 
  title="{System-Level Performance Metrics for Multiprogram Workloads}",
  author={S. Eyerman and L. Eeckhout},
  journal={IEEE Micro},
  year={2008},
  volume={28},
  number={3},
  pages={42-53}
}

@inproceedings{bwAdaptiveSnooping,
 author = {Milo M.  K. Martin and Daniel J. Sorin and Mark D. Hill and David A. Wood},
 title = "{Bandwidth Adaptive Snooping}",
 booktitle = {HPCA '02: Proc. of the 8th Int. Symp. on High-Performance Comp. Arch.},
 year = {2002},
 pages = {251}
 }

@article{selfTunedNetworkCongControlKNCubes, 
  title= "{Exploiting Global Knowledge to achieve Self-tuned Congestion Control for k-ary n-cube Networks}", 
  author={Thottethodi, M. and Lebeck, A.R. and Mukherjee, S.S.}, 
  journal={IEEE Trans. on Parallel and Distributed Systems}, 
  year={2004}, 
  volume={15}, 
  number={3}, 
  pages={257-272}
}

@inproceedings{selfTunedNetworkCongControl,
 author = {M. Thottethodi and A. R. Lebeck and S. S. Mukherjee},
 title = "{Self-Tuned Congestion Control for Multiprocessor Networks}",
 booktitle = {HPCA '01: Proc. of the 7th Int. Symp. on High-Performance Comp. Arch.},
 year = {2001},
 pages = {107}
}

@inproceedings{cqos,
 author = {R. Iyer},
 title = "{CQoS: A Framework for Enabling QoS in Shared Caches of CMP Platforms}",
 booktitle = {ICS '04: Proceedings of the 18th An. Int. Conf. on Supercomputing},
 year = {2004},
 pages = {257--266}
 }

@inproceedings{osSupportForFairCacheSharing,
 author = {N. Rafique and W.-T. Lim and M. Thottethodi},
 title = "{Architectural Support for Operating System-driven CMP Cache Management}",
 booktitle = {PACT '06: Proc. of the 15th Int. Conf. on Parallel Architectures and Compilation Techniques},
 year = {2006},
 pages = {2--12}
 }

@inproceedings{insightsIntoMCCachePart,
 author = {J. Lin and Q. Lu and X. Ding and Z. Zhang and X. Zhang and P. Sadayappan},
 title = "{Gaining Insights into Multicore Cache Partitioning: Bridging the Gap between Simulation and Real Systems}",
 booktitle = {HPCA '08: Proc. of the 13th Int. Symp. on High-Perf. Comp. Arch.},
 year = {2008}
}

@book{tanenbaum,
  author={A. S. Tanenbaum},
  title="{Computer Networks, Fourth Edition}",
  publisher={Prentice Hall},
  year={2003}
}

@misc{notur,
   howpublished = {\url{http://www.notur.no/}},
   title = "{NOTUR Project Web Page}",
   author = "NOTUR"
 }

@article{beladyOptimalCacheReplacement66, 
  title= "{A Study of Replacement Algorithms for Virtual-Storage Computer}", 
  author={L. A. Belady}, 
  journal={IBM Systems Journal}, 
  year={1966}, 
  volume={5}, 
  number={2}, 
  pages={78}
}

@article{dynPartofSharedCacheMemory,
 author = {G. E. Suh and L. Rudolph and S. Devadas},
 title = "{Dynamic Partitioning of Shared Cache Memory}",
 journal = {Journal of Supercomputing},
 volume = {28},
 number = {1},
 year = {2004},
 pages = {7--26},
 }

@Article{jahre08amha,
  author = {Magnus Jahre and Lasse Natvig},
  title = "{A High Performance Adaptive Miss Handling Architecture for Chip Multiprocessors}",
  year  = {2009},
  volume = {4},
  number = {1},
  journal = {Transactions on High Performance Embedded Architecture and Compilation}
}

@inproceedings{jahre08famha,
 author = {M. Jahre and L. Natvig},
 title = "{A Light-Weight Fairness Mechanism for Chip Multiprocessor Memory Systems}",
 booktitle = {CF '09: Proc. of the 6th ACM Conf. on Computing Frontiers},
 year = {2009},
 pages = {1--10}
}


@inproceedings{jahre10dief,
 author = {M. Jahre and M. Grannæs and L. Natvig},
 title = "{DIEF: An Accurate Interference Feedback Mechanism for Chip Multiprocessor Memory Systems}",
 booktitle = {International Conference on High-Performance Embedded Architectures and Compilers},
 year = {2010}
}

@inproceedings{grannas10dcptp,
 author = {M. Grannæs and M. Jahre and L. Natvig},
 title = "{Multi-level Hardware Prefetching Using Low Complexity Delta Correlating Prediction Tables with Partial Matching}",
 booktitle = {International Conference on High-Performance Embedded Architectures and Compilers},
 year = {2010}
}

@article{cell, 
  title="{Power Efficient Processor Architecture and the Cell Processor}", 
  author={H.P. Hofstee}, 
  journal={HPCA 11: 11th Int. Symp. on High-Performance Comp. Arch.}, 
  year={2005}, 
  pages={258-262}
}

@article{niagara,
 author = {P. Kongetira and K. Aingaran and K. Olukotun},
 title = "{Niagara: A 32-Way Multithreaded Sparc Processor}",
 journal = {IEEE Micro},
 volume = {25},
 number = {2},
 year = {2005},
 pages = {21--29}
 }

@inproceedings{larrabee,
 author = {L. Seiler and D. Carmean and E. Sprangle and T. Forsyth and M. Abrash and P. Dubey and S. Junkins and A. Lake and J. Sugerman and R. Cavin and R. Espasa and E. Grochowski and T. Juan and P. Hanrahan},
 title = "{Larrabee: a Many-core x86 Architecture for Visual Computing}",
 booktitle = {ACM SIGGRAPH 2008},
 year = {2008},
 pages = {1--15}
 }
 
@misc{itrs2007,
 howpublished = {\url{http://www.itrs.net/}},
 title="{International Technology Roadmap for Semiconductors - 2007 Edition}", 
 author={ITRS},
 year=2007 
}

@inproceedings{interconnectScaling,
 author = {R. Kumar and V. Zyuban and D. M. Tullsen},
 title = "{Interconnections in Multi-Core Architectures: Understanding Mechanisms, Overheads and Scaling}",
 booktitle = {ISCA '05: Proc. of the 32nd Int. Symp. on Comp. Arch.},
 year = {2005},
 pages = {408--419}
 }
 
 @inproceedings{jahreInterferenceStudy,
 author = {M. Jahre and M. Grannæs and L. Natvig},
 title = "{A Quantitative Study of Memory System Interference in Chip Multiprocessor Architectures}",
 booktitle = {11th IEEE International Conference on High Performance Computing and Communications (HPCC)},
 year = {2009}
 }
 
@Article{grannas08shadowTags,
  author = {M. Grannæs and L. Natvig},
  title = "{Dynamic Parameter Tuning for Hardware Prefetching Using Shadow Tagging}",
  year  = {2008},
  journal = {CMP-MSI: 2nd Workshop on Chip Multiprocessor Memory Systems and Interconnects}
}

@article{flexDCP,
 author = {M. Moreto and F. J. Cazorla and A. Ramirez and R. Sakellariou and M. Valero},
 title = "{FlexDCP: A QoS Framework for CMP Architectures}",
 journal = {SIGOPS Oper. Syst. Rev.},
 volume = {43},
 number = {2},
 year = {2009},
 pages = {86--96}
 }
 
@INPROCEEDINGS{opacu,
title="{Online Prediction of Applications Cache Utility}",
author={M. Moreto and F. J. Cazorla and A. Ramirez and M. Valero},
booktitle={Int. Conf. on Embedded Comp. Systems: Architectures, Modeling and Simulation (IC-SAMOS)},
year={2007},
pages={169-177}
}

@inproceedings{coreMonitors,
 author = {P. E. West and Y. Peress and G. S. Tyson and S. A. McKee},
 title = "{Core Monitors: Monitoring Performance in Multicore Processors}",
 booktitle = {CF '09: Proc. of the 6th ACM Conf. on Computing Frontiers},
 year = {2009},
 pages = {31--40}
 }
 
 @techreport{cacti5, 
  author="S. Thoziyoor and N. Muralimanohar and J. H. Ahn and N. P. Jouppi",
  title="{CACTI 5.1}",
  institution="{HP Laboratories Palo Alto}",
  year="{2008}"
}

@ARTICLE{basicsOfPerfMonHardware, 
title="{The Basics of Performance-Monitoring Hardware}", 
author={B. Sprunt}, 
journal={IEEE Micro}, 
year={2002},
volume={22}, 
number={4}, 
pages={ 64-71} 
}


@inproceedings{bitirgen08,
  author = {R. Bitirgen and E. Ipek and J. F. Martinez},
  title = "{Coordinated Management of Multiple Resources in Chip Multiprocessors: A Machine Learning Approach}",
  booktitle = {MICRO 41: Proc. of the 41th IEEE/ACM Int. Symp. on Microarchitecture},
  year = "2008"
}

@INPROCEEDINGS{nextGenPerformanceCounters, 
title="{Next-Generation Performance Counters: Towards Monitoring Over Thousand Concurrent Events}", 
author={V. Salapura and K. Ganesan and A. Gara and M. Gschwind and J. C. Sexton and R. E. Walkup}, 
booktitle={IEEE Int. Symp. on Performance Analysis of Systems and Software (ISPASS) }, 
year={2008}, 
pages={139-146}
}

@inproceedings{owlSystemMonitoring,
 author = {M. Schulz and B. S. White and S. A. McKee and H. S. Lee and J. Jeitner},
 title = "{Owl: Next Generation System Monitoring}",
 booktitle = {CF '05: Proc. of the 2nd Conf. on Computing Frontiers},
 year = {2005},
 pages = {116--124}
}

@inproceedings{shadowTagInsertionPolicies,
 author = {M. K. Qureshi and A. Jaleel and Y. N. Patt and S. C. Steely and J. Emer},
 title = "{Adaptive Insertion Policies for High Performance Caching}",
 booktitle = {ISCA '07: Proc. of the 34th An. Int. Symp. on Computer Architecture},
 year = {2007},
 pages = {381--391}
}

@inproceedings{jaleel08,
  title="{Adaptive Insertion Policies for Managing Shared Caches}",
  author={Jaleel, Aamer and Hasenplaugh, William and Qureshi, Moinuddin and Sebot, Julien and Steely Jr, Simon and Emer, Joel},
  booktitle={Proceedings of the 17th international conference on Parallel architectures and compilation techniques},
  pages={208--219},
  year={2008},
  organization={ACM}
}

@TechReport{berkelyCloudComputing,
  author = 	 {M. Armbrust and A. Fox and R. Griffith and A. D. Joseph and R. Katz and A. Konwinski and G. Lee and D. Patterson and A. Rabkin and I. Stoica and M. Zaharia},
  title = 	 "{Above the Clouds: A Berkeley View of Cloud Computing}",
  institution =  {University of California at Berkeley},
  year = 	 {2009}
}

@inproceedings{cooperativeCaching,
 author = {J. Chang and G. S. Sohi},
 title = "{Cooperative Caching for Chip Multiprocessors}",
 booktitle = {ISCA '06: Proceedings of the 33rd Annual International Symposium on Computer Architecture},
 year = {2006},
 pages = {264--276}
}

@book{hennesyPattersonFourthEdition,
  author =	 {J. L. Hennessy and D. A. Patterson},
  title =	 "{Computer Architecture - A Quantitative Approach, Fourth Edition}",
  publisher =	 {Morgan Kaufmann Publishers},
  year =	 2007
 }
 
@inproceedings{memBandwidthLimitationsFutureMicroprocessors,
 author = {D. Burger and J. R. Goodman and A. Kagi},
 title = "{Memory Bandwidth Limitations of Future Microprocessors}",
 booktitle = {ISCA '96: Proc. of the 23rd An. Int. Symp. on Comp. Arch.},
 year = {1996}
}

@misc{itrsRoadmap2006,
   howpublished = {\url{http://www.itrs.net/}},
   author = {ITRS},
   title = "{International Technology Roadmap for Semiconductors}",
   year = {2006}
 }
 
@techreport{landscape06,
    author = {K. Asanovic and et al.},
    title = "{The Landscape of Parallel Computing Research: A View from Berkeley}",
    institution = {EECS Department, University of California at Berkeley},
    number = {UCB/EECS-2006-183},
    month = {December},
    year = {2006}
}

@inproceedings{exploringTheDesignSpaceOfFutureCMPs,
 author = {J. Huh and D. Burger and S. W. Keckler},
 title = "{Exploring the Design Space of Future CMPs}",
 booktitle = {PACT '01: Proc. of the 2001 Int. Conf. on Parallel Architectures and Compilation Techniques},
 year = {2001},
 pages = {199--210}
}

@TechReport{wallILPLimits,
	author = {D. W. Wall},
	title  ="{Limits of Instruction-Level Parallelism}",
	year = {1993},
	institution = {Digital Western Research Laboratory}
}

@Article{intelCore,
	author = {S. Gochman and A. Mendelson and A. Naveh and E. Rotem},
	title = "{Introduction to Intel Core Duo Processor Architecture}",
	year  ={2006},
	journal = {Intel Technology Journal}
}

@ARTICLE{ibmPower5, 
author={R. Kalla and B. Sinharoy and J. M. Tendler}, 
journal={IEEE Micro},
title="{IBM Power5 Chip: A Dual-Core Multithreaded Processor}", 
year={2004}, 
volume={24}, 
number={2}, 
pages={40--47}
}

@article{futureOfMicroprocs,
 author = {K. Olukotun and L. Hammond},
 title = "{The Future of Microprocessors}",
 journal = {Queue},
 volume = {3},
 number = {7},
 year = {2005},
 pages = {26--29}
}

@article{clockRateVsIPC,
 author = {V. Agarwal and M. S. Hrishikesh and S. W. Keckler and D. Burger},
 title = "{Clock Rate Versus IPC: The End of the Road for Conventional Microarchitectures}",
 journal = {SIGARCH Comput. Archit. News},
 volume = {28},
 number = {2},
 year = {2000},
 pages = {248--259}
}

@article{cacheSurvey,
 author = {A. J. Smith},
 title = {Cache Memories},
 journal = {ACM Computing Surveys},
 volume = {14},
 number = {3},
 year = {1982},
 pages = {473--530}
}

@inproceedings{xie09,
 author = {Y. Xie and G. H. Loh},
 title = "{PIPP: Promotion/Insertion Pseudo-Partitioning of Multi-Core Shared Caches}",
 booktitle = {ISCA '09: Proc. of the 36th annual Int. Symp on Computer Architecture},
 year = {2009},
 pages = {174--183}
}

@TechReport{fedorovaScheduler,
	author = {A. Fedorova and M. Seltzer and M. D. Smith},
	title  = "{Cache-fair Thread Scheduling for Multicore Processors}",
	year = {2006},
	institution = {Harvard University}
}

@inproceedings{memoryPerformanceAttacks,
 author = {T. Moscibroda and O. Mutlu},
 title = "{Memory Performance Attacks: Denial of Memory Service in Multi-Core Systems}",
 booktitle = {SS'07: Proceedings of 16th USENIX Security Symposium},
 year = {2007},
 pages = {1--18}
}

@article{theCaseForCMP,
 author = {K. Olukotun and B. A. Nayfeh and L. Hammond and K. Wilson and K. Chang},
 title = "{The Case for a Single-Chip Multiprocessor}",
 journal = {SIGPLAN Notices},
 volume = {31},
 number = {9},
 year = {1996},
 pages = {2--11}
 }
 
 @article{oneLevelStorageSystem,
 author = {T. Kilburn and D. B. G. Edwards and M. J. Lanigan and F. H. Sumner},
 title = "{One-level Storage System}",
 journal = {IRE Transactions on Electronic Computers},
 volume = {11},
 number = {2},
 year = {1962},
 pages = {223--235}
 }
 
 @article{slaveMemAndDynStorageAlloc,
 author = {M. V. Wilkes},
 title = "{Slave Memories and Dynamic Storage Allocation}",
 journal = {IEEE Transactions on Electronic Computers},
 volume = {14},
 number = {2},
 year = {1965},
 pages = {270--271}
 }
 
 @inproceedings{stretchComputer,
 author = {E. Bloch},
 title = "{The Engineering Design of the Stretch Computer}",
 booktitle = {IRE-AIEE-ACM '59 (Eastern): Eastern Joint IRE-AIEE-ACM Computer Conference},
 year = {1959},
 pages = {48--58}
 }
 
 @Article{tomasulo67,
	author = {D. W. Anderson and F. J. Sparacio and R. M. Tomasulo},
	title = "{The IBM 360 Model 91: Processor Philosophy and Instruction Handling}",
	year  ={1967},
	journal = {IBM J. Research and Development},
	volum = {11},
	issue = {1},
	pages = {8--24}
}

@article{chaosToQos,
 author = {F. Guo and H. Kannan and L. Zhao and R. Illikkal and R. Iyer and D. Newell and Y. Solihin and C. Kozyrakis},
 title = "{From Chaos to QoS: Case Studies in CMP Resource Management}",
 journal = {SIGARCH Comput. Archit. News},
 volume = {35},
 number = {1},
 year = {2007},
 pages = {21--30}
 }

 @inproceedings{prefetchAwareDRAMCtrls,
 author = {C. J. Lee and O. Mutlu and V. Narasiman and Y. N. Patt},
 title = "{Prefetch-Aware DRAM Controllers}",
 booktitle = {MICRO '08: Proceedings of the 2008 41st IEEE/ACM International Symposium on Microarchitecture},
 year = {2008},
 pages = {200--209}
}

@inproceedings{bankLevelParaPrefetchSched,
 author = {C. J. Lee and V. Narasiman and O. Mutlu and Y. N. Patt},
 title = "{Improving Memory Bank-Level Parallelism in the Presence of Prefetching}",
 booktitle = {MICRO 42: Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture},
 year = {2009},
 pages = {327--336}
 }
 
@inproceedings{coordControlMultiplePrefetchers,
 author = {E. Ebrahimi and O. Mutlu and C. J. Lee and Y. N. Patt},
 title = "{Coordinated Control of Multiple Prefetchers in Multi-core Systems}",
 booktitle = {MICRO 42: Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture},
 year = {2009},
 pages = {316--326}
}

@inproceedings{selfOptMemCtrl,
 author = {E. Ipek and O. Mutlu and J. Martinez and R. Caruana},
 title = "{Self-Optimizing Memory Controllers: A Reinforcement Learning Approach}",
 booktitle = {ISCA '08: Proc. of the 35th Int. Symp. on Computer Architecture},
 year = {2008},
 pages = {39--50}
}

@inproceedings{rateBasedCMPQoS,
 author = {A. Herdrich and R. Illikkal and R. Iyer and D. Newell and V. Chadha and J. Moses},
 title = "{Rate-based QoS Techniques for Cache/Memory in CMP Platforms}",
 booktitle = {ICS '09: Proceedings of the 23rd International Conference on Supercomputing},
 year = {2009},
 pages = {479--488}
 }
 
 @inproceedings{stackedMemArchForCMPs,
 author = {G. H. Loh},
 title = "{3D-Stacked Memory Architectures for Multi-core Processors}",
 booktitle = {ISCA '08: Proceedings of the 35th International Symposium on Computer Architecture},
 year = {2008},
 pages = {453--464}
 }
 
 @article{memHierWithHWPrefetch,
  author = {W. Lin and S. K. Reinhardt and D. Burger},
  title = "{Designing a Modern Memory Hierarchy with Hardware Prefetching}",
  journal = {IEEE Transactions on Computers},
  volume = {50},
  number = {11},
  year = {2001}
}

@article{stealthPrefetching,
 author = {J. F. Cantin and M. H. Lipasti and J. E. Smith},
 title = "{Stealth Prefetching}",
 journal = {SIGPLAN Notices},
 volume = {41},
 number = {11},
 year = {2006}
 }
 
@inproceedings{Nesbit04,
  author      = {K. J. Nesbit and A. S. Dhodapkar and J. E. Smith},
  title       = "{AC/DC: An Adaptive Data Cache Prefetcher}",
  booktitle   = {Proceedings of the 13th International Conference on Parallel Architecture and Compilation Techniques},
  pages       = {135--145},
  year        = {2004}
}

@article{Nesbit05,
  author      = {K. J. Nesbit and J. E. Smith},
  title       = "{Data Cache Prefetching Using a Global History Buffer}",
  journal     = {IEEE Micro},
  volume      = 25,
  issue       = 1,
  year        = 2005,
  pages       = {90--97}
}

@INPROCEEDINGS{nesbit04GHB, 
  author={Nesbit, K.J. and Smith, J.E.}, 
  title="{Data Cache Prefetching Using a Global History Buffer}",
  booktitle={10th International Symposium on High Performance Computer Architecture, HPCA-10}, 
  year={2004},
  pages={96--96}
}

@article{Srinivasan04,
  author     = {V. Srinivasan and E. S. Davidson and G. S. Tyson},
  title      = "{A Prefetch Taxonomy}",
  journal    = {IEEE Transactions on Computers},
  volume     = 53,
  issue      = 2,
  year       = 2004,
  pages      = {126--140}
}

@techreport{Sriniath06,
  title = "{Feedback Directed Prefetching: Improving the Performance and Bandwidth-Efficiency of Hardware Prefetchers}",
  author = {S. Srinath and O. Mutlu and H. Kim and Y. N. Patt},
  institution = {University of Texas at Austin},
  note = {{TR-HPS-2006-006}},
  month = {May},
  year = 2006
}

@inproceedings{integratedMemoryHierarchyDesign,
 author = {W. Lin and S. K. Reinhardt and D. Burger},
 title = "{Reducing DRAM Latencies with an Integrated Memory Hierarchy Design}",
 booktitle = {HPCA '01: Proceedings of the 7th International Symposium on High-Performance Computer Architecture},
 year = {2001},
 pages = {301--312}
}

@article{Chen95,
  author     = {T. Chen and J. Baer},
  title      = "{Effective Hardware-Based Data Prefetching for High-performance Processors}",
  journal    = {IEEE Transactions on Computers},
  volume     = 44,
  issue      = 5,
  year       = 1995,
  pages      = {609--623}
}

@article{spatialMemoryStreaming,
 author = {S. Somogyi and T. F. Wenisch and A. Ailamaki and B. Falsafi and A. Moshovos},
 title = "{Spatial Memory Streaming}",
 journal = {SIGARCH Computer Architecture News},
 volume = {34},
 number = {2},
 year = {2006},
 pages = {252--263}
 }
 
@INPROCEEDINGS{simpoint30,
 author = {G. Hamerly and E. Perelman and J. Lau and B. Calder},
 title = "{Simpoint 3.0: Faster and More Flexible Program Analysis}",
 booktitle = {Journal of Instruction Level Parallelism},
 year = {2005}
}


@inproceedings{simpointPACT,
 author = {E. Perelman and G. Hamerly and B. Calder},
 title = "{Picking Statistically Valid and Early Simulation Points}",
 booktitle = {PACT '03: Proc. of the 12th Int. Conf. on Parallel Architectures and Compilation Techniques},
 year = {2003},
 pages = {244}
}

@book{perfEvalAndBenchmarkingBook,
	editor = {L. K. John and L. Eeckhout},
	title = "{Performance Evaluation and Benchmarking}",
	year = {2005},
	publisher = {CRC Press}
}

@article{John04,
 author = {L. K. John},
 title = "{More on Finding a Single Number to Indicate Overall Performance of a Benchmark Suite}",
 journal = {SIGARCH Comput. Archit. News},
 volume = {32},
 number = {1},
 year = {2004},
 pages = {3--8}
 }
 
@article{Smith88,
 author = {J. E. Smith},
 title = "{Characterizing Computer Performance with a Single Number}",
 journal = {Communications of the ACM},
 volume = {31},
 number = {10},
 year = {1988},
 pages = {1202--1206}
}

@Misc{inteli7,
  author = {J. Casazza},
  title = "{Intel Core i7-800 Processor Series and the Intel Core i5-700 Processor Series Based on Intel Microarchitecture (Nehalem)}",
  howpublished = {White paper, Intel Corp.},
  year = 2009
}

@article{evaluatingAssocInCaches,
author = {M.D. Hill and A.J. Smith},
title = "{Evaluating Associativity in CPU Caches}",
journal ={IEEE Transactions on Computers},
volume = {38},
year = {1989},
pages = {1612--1630}
}

@phdthesis{hillPhD,
 author = {M. D. Hill},
 title = "{Aspects of Cache Memory and Instruction Buffer Performance}",
 year = {1987},
 school = {University of California, Berkeley}
 }
 
@inproceedings{columnCaching,
    author = {D. Chiou and L. Rudolph and S. Devadas and B. S. Ang},
    title = "{Dynamic Cache Partitioning via Columnization}",
    booktitle={Proceedings of Design Automation Conference},
    year = {2000}
}

@article{dynReconfCache,
 author = {A. Settle and D. Connors and E. Gibert and A. Gonzalez},
 title = "{A Dynamically Reconfigurable Cache for Multithreaded Processors}",
 journal = {J. Embedded Comput.},
 volume = {2},
 number = {2},
 year = {2006},
 pages = {221--233}
 }
 
@INPROCEEDINGS{haakonHiPC,
    author = {H. Dybdahl and P. Stenstrom and L. Natvig},
    title = "{A Cache-Partition Aware Replacement Policy for Chip Multiprocessors}",
    booktitle = {In Proceedings of 13th International Conference of High Performance Computing (HiPC)},
    year = {2006}
}

@inproceedings{fameSimulationMethodology,
 author = {J. Vera and F. J. Cazorla and A. Pajuelo and O. J. Santana and E. Fernandez and M. Valero},
 title = "{FAME: FAirly MEasuring Multithreaded Architectures}",
 booktitle = {PACT '07: Proceedings of the 16th International Conference on Parallel Architecture and Compilation Techniques},
 year = {2007},
 pages = {305--316}
 }
 
@inproceedings{smartsSimulation,
 author = {Wunderlich, R. E. and Wenisch, T. F. and Falsafi, B. and Hoe, J. C.},
 title = "{SMARTS: Accelerating Microarchitecture Simulation via Rigorous Statistical Sampling}",
 booktitle = {ISCA '03: Proceedings of the 30th Annual International Symposium on Computer Architecture},
 year = {2003},
 pages = {84--97}
 }
 
 @inproceedings{comparingPrevalingSimulationTechniques,
 author = {Yi, J. J. and Kodakara, S. V. and Sendag, R. and Lilja, D. J. and Hawkins, D. M.},
 title = "{Characterizing and Comparing Prevailing Simulation Techniques}",
 booktitle = {HPCA '05: Proceedings of the 11th International Symposium on High-Performance Computer Architecture},
 year = {2005},
 pages = {266--277}
 }
 
@Misc{noturURL,
	key = {NOTUR},
	title  = "{NOTUR Web Page}",
	howpublished = {\url{http://www.notur.no/}}
}

@Misc{stalloURL,
	key = {University of Tromsø},
	title  = "{Stallo Web Page}",
	howpublished = {\url{http://docs.notur.no/uit}}
}

@article{coPhaseSimulation,
author = {M. Van Biesbrouck and T. Sherwood and B. Calder},
title = "{A Co-Phase Matrix to Guide Simultaneous Multithreading Simulation}",
journal ={IEEE International Symposium on Performance Analysis of Systems and Software},
year = {2004},
pages = {45-56}
}

@MastersThesis{arntjMasterThesis,
    author     =     {A. J. Lande},
    title     =     "{Evaluering av Chip Multiprosessor Simulatorer (in Norwegian)}",
    school     =     {Norwegian University of Science and Technology},
    address     =     {Norway},
    year     =     {2006},
    month     =     {June},
}

@article{rsim,
  author = {C. J. Hughes and V. S. Pai and P. Ranganathan and S. V. Adve},
  title = "{RSIM: Simulating Shared-Memory Multiprocessors with ILP Processors}",
  journal ={Computer},
  volume = {35},
  number = {2},
  year = {2002},
  pages = {40-49},
}

@article{asim,
  author = {J. Emer and P. Ahuja and E. Borch and A. Klauser and C.-K. Luk and S. Manne and S. S. Mukherjee and H. Patil and S. Wallace and N. Binkert and R. Espasa and T. Juan},
  title = "{Asim: A Performance Model Framework}",
  journal ={Computer},
  volume = {35},
  number = {2},
  year = {2002},
  pages = {68-76},
}

@ARTICLE{simOS,
  title="{Complete Computer System Simulation: The SimOS Approach}",
  author={Rosenblum, M. and Herrod, S.A. and Witchel, E. and Gupta, A.},
  journal={IEEE Parallel \& Distributed Technology: Systems \& Applications},
  year={1995},
  volume={3},
  number={4},
  pages={34-43}
}

@article{simics,
  author = {P. S. Magnusson and M. Christensson and J. Eskilson and D. Forsgren and G. Haallberg and J. Hogberg and F. Larsson and A. Moestedt and B. Werner},
  title = "{Simics: A Full System Simulation Platform}",
  journal ={Computer},
  volume = {35},
  number = {2},
  year = {2002},
  pages = {50-58},
}

@inproceedings{tfsim,
 author = {Mauer, C. J. and Hill, M. D. and Wood, D. A.},
 title = "{Full-System Timing-First Simulation}",
 booktitle = {SIGMETRICS '02: Proceedings of the 2002 ACM SIGMETRICS International Conference on Measurement and Modeling of Computer Systems},
 year = {2002},
 pages = {108--116}
 }
 
 @inproceedings{simflex,
  author = {N. Hardavellas and S. Somogyi and T. F. Wenisch and R. E. Wunderlich and S. Chen and J. Kim and B. Falsafi and J. C. Hoe and A. G. Nowatzyk},
  title = "{SimFlex: A Fast, Accurate, Flexible Full-System Simulation Framework for Performance Evaluation of Server Architecture}",
  booktitle = {SIGMETRICS Perform. Eval. Rev.},
  year = 2004,
  pages = {31--34},
}

@article{gems,
 author = {Martin, M. M. K. and Sorin, D. J. and Beckmann, B. M. and Marty, M. R. and Xu, M. and Alameldeen, A. R. and Moore, K. E. and Hill, M. D. and Wood, D. A.},
 title = "{Multifacet's General Execution-Driven Multiprocessor Simulator (GEMS) Toolset}",
 journal = {SIGARCH Comput. Archit. News},
 volume = {33},
 number = {4},
 year = {2005},
 pages = {92--99},
 }
 
 @article{compArchEvaluationChallenges,
 author = {K. Skadron and M. Martonosi and D. I. August and M. D. Hill and D. J. Lilja and V. S. Pai},
 title = "{Challenges in Computer Architecture Evaluation}",
 journal ={Computer},
 volume = {36},
 year = {2003},
 pages = {30-36}
 }
 
@article{simpleScalar,
	author = {T. Austin and E. Larson and D. Ernst},
	title = "{SimpleScalar: An Infrastructure for Computer System Modeling}",
	journal ={Computer},
	volume = {35},
	year = {2002},
	pages = {59--67}
}

@PhDThesis{haakonPhD,
	author = {H. Dybdahl},
	title  ="{Architectural Techniques to Improve Cache Utilization}",
	year = {2007},
	school = {Norwegian University of Science and Technology}
}

@article{spec2006,
 author = {Henning, J. L.},
 title = "{SPEC CPU2006 Benchmark Descriptions}",
 journal = {SIGARCH Comput. Archit. News},
 volume = {34},
 number = {4},
 year = {2006},
 pages = {1--17}
}

@Misc{m5SPEC06Status,
	key = {M5 Documentation},
	title = "{SPEC2006 Benchmarks}",
	note = {Retrieved 11.03.2010},
	howpublished = {\url{http://www.m5sim.org/wiki/index.php/SPEC2006_benchmarks}}
}

@inproceedings{parsec,
 author = {Bienia, C. and Kumar, S. and Singh, J. P. and Li, K.},
 title = "{The PARSEC Benchmark Suite: Characterization and Architectural Implications}",
 booktitle = {PACT '08: Proceedings of the 17th International Conference on Parallel Architectures and Compilation Techniques},
 year = {2008},
 pages = {72--81}
 }
 
@article{splash,
 author = {Singh, J. P. and Weber, W.-D. and Gupta, A.},
 title = "{SPLASH: Stanford Parallel Applications for Shared-Memory}",
 journal = {SIGARCH Comput. Archit. News},
 volume = {20},
 number = {1},
 year = {1992},
 pages = {5--44}
}

@inproceedings{sourceThrottling,
 author = {E. Ebrahimi and C. J. Lee and O. Mutlu and Y. Patt},
 title = "{Fairness via Source Throttling: A Configurable and High-Performance Fairness Substrate for Multi-Core Memory Systems}",
 booktitle = {ASPLOS XV: Proc. of the 15th Int. Conf. on Architectural Support for Programming Languages and Operating Systems},
 year = {2010}
 }
 
 @inproceedings{largeScaleCMPResourceManagement,
 author = {D. Kaseridis and J. Stuecheli and J. Chen and L. K. John},
 title = "{A Bandwidth-aware Memory-subsystem Resource Management using Non-invasive Resource Profilers for Large CMP Systems}",
 booktitle = {HPCA '10: Proc. of the 16th Int. Symp. on High-Performance Comp. Arch.},
 year = {2010}
}

@inproceedings{symbioticResourcePartitioning,
 author = {S. Srikantaiah and M. Kandemir},
 title = "{SRP: Symbiotic Resource Partitioning of the Memory Hierarchy in CMPs}",
 booktitle = {Int. Conf. on High-Performance Embedded Architectures and Compilers},
 year = {2010}
}

@inproceedings{sharpControl,
 author = {S. Srikantaiah and M. Kandemir and Q. Wang},
 title = "{SHARP Control: Controlled Shared Cache Management in Chip Multiprocessors}",
 booktitle = {MICRO-42: Proc. of the Int. Symp. on Microarchitecture},
 year = {2009},
 pages = {517--528}
}

@inproceedings{xie10,
 author = {Y. Xie and G. H. Loh},
 title = "{Scalable Shared-Cache Management by Containing Thrashing Workloads}",
 booktitle = {Int. Conf. on High-Performance Embedded Architectures and Compilers},
 year = {2010}
}

@inproceedings{zhou09,
 author = {X. Zhou and W. Chen and W. Zheng},
 title = "{Cache Sharing Management for Performance Fairness in Chip Multiprocessors}",
 booktitle = {PACT '09: Proc. of the 18th Int. Conf. on Parallel Architectures and Compilation Techniques},
 year = {2009},
 pages = {384--393}
 }
 
 @article{karkhanis04,
 author = {T. S. Karkhanis and J. E. Smith},
 title = "{A First-Order Superscalar Processor Model}",
 journal = {ISCA '04: Proceedings of the 31st An. Int. Symp. on Computer Architecture},
 year = {2004},
}

@inproceedings{grannas08,
  author = {M. Grannæs and M. Jahre and L. Natvig},
  title = "{Low-Cost Open-Page Prefetch Scheduling in Chip Multiprocessors}",
  booktitle = {XXVI IEEE International Conference on Computer Design (ICCD)},
  year = {2008}
}

@inproceedings{grannasdpc,
  author = {M. Grannæs and M. Jahre and L. Natvig},
  title = "{Storage Efficient Hardware Prefetching using Delta Correlating Prediction Tables}",
  booktitle = {Data Prefetching Championships},
  year = 2009
}

@mastersthesis{jahreMasterThesis,
	author = {M. Jahre},
	title  = "{Improving the Performance of Parallel Applications in Chip Multiprocessors with Architectural Techniques}",
	year = {2007},
	school = {Norwegian University of Science and Technology}
}

@mastersthesis{grannaesMasterThesis,
	author = {M. Grannæs},
	title  = "{Bandwidth-Aware Prefetching in Chip Multiprocessors}",
	year = {2006},
	school = {Norwegian University of Science and Technology}
}

@inproceedings{jahreNIK07,
	author = {M. Jahre and L. Natvig},
	title  = "{Performance Effects of a Cache Miss Handling Architecture in a Multi-core Processor}",
	year = {2007},
	booktitle = {Norwegian Informatics Conference}
}

@inproceedings{microlib,
  author    = {D. G. Perez and G. Mouchard and O. Temam},
  title     = "{MicroLib: A Case for the Quantitative Comparison of Micro-Architecture Mechanisms}",
  booktitle = {MICRO 37: Int. Symp. on Microarchitecture},
  year      = {2004},
  pages     = {43--54}
}

@ARTICLE{transEdArt, 
	author={Sindre, G. and Natvig, L. and Jahre, M.}, 
	journal={IEEE Transactions on Education},
	title= "{Experimental Validation of the Learning Effect for a Pedagogical Game on Computer Fundamentals}", 
	year={2009}, 
	month={feb. },
	volume={52}, 
	number={1}, 
	pages={10--18}
}

@article{nucaForWireDelay,
 author = {Kim, C. and Burger, D. and Keckler, S. W.},
 title = "{An Adaptive, Non-Uniform Cache Structure for Wire-Delay Dominated On-Chip Caches}",
 journal = {SIGPLAN Not.},
 volume = {37},
 number = {10},
 year = {2002},
 pages = {211--222}
 }
 
 @inproceedings{amdahl67,
 author = {Amdahl, G. M.},
 title = "{Validity of the Single Processor Approach to Achieving Large Scale Computing Capabilities}",
 booktitle = {AFIPS '67 (Spring): Proceedings of the April 18-20, 1967, spring joint computer conference},
 year = {1967},
 pages = {483--485}
 }
 
 @article{heterogenousCMPs,
 author = {Kumar, R. and Tullsen, D. M. and Jouppi, N. P. and Ranganathan, P.},
 title = "{Heterogeneous Chip Multiprocessors}",
 journal = {Computer},
 volume = {38},
 number = {11},
 year = {2005},
 pages = {32--38}
 }
 
 @article{vanderWiel97,
 author = {VanderWiel, S. P. and Lilja, D. J.},
 title = "{When Caches Aren't Enough: Data Prefetching Techniques}",
 journal = {Computer},
 volume = {30},
 number = {7},
 year = {1997},
 pages = {23--30}
 }
 
 @ARTICLE{dahlgren96, 
  author={Dahlgren, F. and Stenstrom, P.}, 
  journal={IEEE Transactions on Parallel and Distributed Systems},
  title="{Evaluation of Hardware-Based Stride and Sequential Prefetching in Shared-Memory Multiprocessors}",
  year={1996}, 
  month={apr}, 
  volume={7}, 
  number={4}, 
  pages={385--398}
}

@phdthesis{grannasPhD,
  AUTHOR = {M. Grannæs},
  TITLE = "{Reducing Memory Latency by Improving Resource Utilization}",
  School= {Norwegian University of Science and Technology},
  YEAR = {2010}
}

@book{dallyTowelsInterconnectBook,
 author = {W. Dally and B. Towles},
 title = "{Principles and Practices of Interconnection Networks}",
 year = {2003},
 publisher = {Morgan Kaufmann Publishers Inc.}
}

@Article{QNoC,
  author = "Evgeny Bolotin and Israel Cidon and Ran Ginosar and Avinoam Kolodny",
  title = "{QNoC: QoS Architecture and Design Process for Network on Chip}",
  journal = "Journal of Systems Architecture",
  volume = "50",
  number = "2-3",
  pages = "105--128",
  year = "2004",
}

@ARTICLE{theFutureOfWires,
author={Ho, R. and Mai, K.W. and Horowitz, M.A.}, 
journal={Proceedings of the IEEE},
title="{The Future of Wires}", 
year={2001}, 
month={apr}, 
volume={89}, 
number={4}, 
pages={490--504}
}

@ARTICLE{tile64Interconnect, 
author={Wentzlaff, D. and Griffin, P. and Hoffmann, H. and Liewei Bao and Edwards, B. and Ramey, C. and Mattina, M. and Chyi-Chang Miao and Brown, J.F. and Agarwal, A.}, 
journal={IEEE Micro},
title="{On-Chip Interconnection Architecture of the Tile Processor}", 
year={2007}, 
month={sept.-oct. }, 
volume={27}, 
number={5}, 
pages={15--31}
}

 @article{networkOnChip,
  author = {L. Benini and G. De Micheli},
  title = "{Networks on Chips: A New SoC Paradigm}",
  journal = {Computer},
  volume = {35},
  number = {1},
  year = {2002},
  pages = {70--78}
 }

@ARTICLE{sequentialPrefetchingSmith,
  author={Smith, A. J.},
  journal={Computer},
  title="{Sequential Program Prefetching in Memory Hierarchies}",
  year={1978},
  month={dec. },
  volume={11},
  number={12},
  pages={7--21}
}

@inproceedings{streamChaining,
 author = {Diaz, P. and Cintra, M.},
 title = "{Stream Chaining: Exploiting Multiple Levels of Correlation in Data Prefetching}",
 booktitle = {ISCA '09: Proceedings of the 36th Annual International Symposium on Computer Architecture},
 year = {2009},
 pages = {81--92}
 }
 
 @inproceedings{globallySynchronizedFrames,
 author = {Lee, J. W. and Ng, M. C. and Asanovic, K.},
 title = "{Globally-Synchronized Frames for Guaranteed Quality-of-Service in On-Chip Networks}",
 booktitle = {ISCA '08: Proceedings of the 35th Annual International Symposium on Computer Architecture},
 year = {2008},
 pages = {89--100}
 }

@INPROCEEDINGS{offChipPartitioningStudy, 
author={Liu, F. and Jiang, X. and Solihin, Y.}, 
booktitle={2010 IEEE 16th International Symposium on High Performance Computer Architecture (HPCA)},
title="{Understanding How Off-Chip Memory Bandwidth Partitioning in Chip Multiprocessors Affects System Performance}", 
year={2010}, 
pages={1--12}
}

@inproceedings{virtualClockNoCQoS,
 author = {Grot, B. and Keckler, S. W. and Mutlu, O.},
 title = "{Preemptive Virtual Clock: a Flexible, Efficient, and Cost-Effective QoS Scheme for Networks-on-Chip}",
 booktitle = {MICRO 42: Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture},
 year = {2009},
 pages = {268--279}
 }
 
 @inproceedings{applicationAwarePrioritesInNoCs,
 author = {Das, R. and Mutlu, O. and Moscibroda, T. and Das, C. R.},
 title = "{Application-aware Prioritization Mechanisms for On-Chip Networks}",
 booktitle = "{MICRO 42: Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture}",
 year = {2009},
 pages = {280--291}
 }

@ARTICLE{ipcConsideredHarmful,
  author={Alameldeen, A.R. and Wood, D.A.},
  journal={IEEE Micro},
  title="{IPC Considered Harmful for Multiprocessor Workloads}",
  year={2006},
  month={july-aug. },
  volume={26},
  number={4},
  pages={8--17}
}

@inproceedings{routePacketsNotWires,
 author = {Dally, W. J. and Towles, B.},
 title = "{Route Packets, Not Wires: On-chip Inteconnection Networks}",
 booktitle = {DAC '01: Proceedings of the 38th annual Design Automation Conference},
 year = {2001},
 pages = {684--689}
}

@ARTICLE{desmet10, 
 author={Desmet, V. and Girbal, S. and Ramirez, A. and Temam, O. and Vega, A.}, 
 journal={Micro, IEEE}, 
 title="{ArchExplorer for Automatic Design Space Exploration}", 
 year={2010}, 
 volume={30}, 
 number={5}, 
 pages={5-15}
}

@INPROCEEDINGS{yu10, 
 author={Chenjie Yu and Petrov, P.}, 
 booktitle={Design Automation Conference (DAC)}, 
 title="{Off-chip Memory Bandwidth Minimization through Cache Partitioning for Multi-core Platforms}", 
 year={2010}, 
 pages={132-137}
}

@INPROCEEDINGS{wang11, 
 author={Weixun Wang and Mishra, P. and Ranka, S.}, 
 booktitle={Design Automation Conference (DAC)}, 
 title="{Dynamic Cache Reconfiguration and Partitioning for Energy Optimization in Real-time Multi-core Systems}", 
 year={2011}, 
 pages={948-953}
 }
 
 @INPROCEEDINGS{jiang11, 
 author={Xiaowei Jiang and Mishra, A. and Li Zhao and Iyer, R. and Zhen Fang and Srinivasan, S. and Makineni, S. and Brett, P. and Das, C.R.}, 
 booktitle={17th International Symposium on High Performance Computer Architecture (HPCA)}, 
 title="{ACCESS: Smart Scheduling for Asymmetric Cache CMPs}", 
 year={2011}, 
 pages={527-538}
}

@INPROCEEDINGS{manikantan11, 
 author={Manikantan, R. and Rajan, K. and Govindarajan, R.}, 
 booktitle={17th International Symposium on High Performance Computer Architecture (HPCA)}, 
 title="{NUcache: An Efficient Multicore Cache Organization Based on Next-Use Distance}", 
 year={2011}, 
 pages={243-253}
 }
 
 @inproceedings{sanchez11,
 author = {Sanchez, Daniel and Kozyrakis, Christos},
 title = "{Vantage: Scalable and Efficient Fine-grain Cache Partitioning}",
 booktitle = {Proceedings of the 38th annual international symposium on Computer architecture},
 year = {2011},
 pages = {57--68}
 }
 
 @INPROCEEDINGS{lee12, 
 author={Jaekyu Lee and Hyesoon Kim}, 
 booktitle={18th International Symposium on High Performance Computer Architecture (HPCA)}, 
 title="{TAP: A TLP-aware Cache Management Policy for a CPU-GPU Heterogeneous Architecture}", 
 year={2012}, 
 pages={1-12}
 }
 
 @INPROCEEDINGS{sundararajan12, 
 author={Sundararajan, K.T. and Porpodas, V. and Jones, T.M. and Topham, N.P. and Franke, B.}, 
 booktitle={18th International Symposium on High Performance Computer Architecture (HPCA)}, 
 title="{Cooperative partitioning: Energy-efficient Cache Partitioning for High-Performance CMPs}", 
 year={2012}, 
 pages={1-12}
 }
 
 @INPROCEEDINGS{manikantan12, 
 author={Manikantan, R. and Rajan, K. and Govindarajan, R.}, 
 booktitle={39th Annual International Symposium on Computer Architecture (ISCA)}, 
 title={Probabilistic Shared Cache Management (PriSM)}, 
 year={2012}
 }
 
 @INPROCEEDINGS{duong12, 
 author={Nam Duong and Dali Zhao and Taesu Kim and Cammarota, R. and Valero, M. and Veidenbaum, A.V.}, 
 booktitle={45th International Symposium on Microarchitecture (MICRO)}, 
 title="{Improving Cache Management Policies Using Dynamic Reuse Distances}", 
 year={2012}, 
 pages={389-400}
 }
 
 @article{hasenplaugh12,
 author = {Hasenplaugh, William and Ahuja, Pritpal S. and Jaleel, Aamer and Steely Jr., Simon and Emer, Joel},
 title = "{The Gradient-based Cache Partitioning Algorithm}",
 journal = {ACM Trans. Archit. Code Optim.},
 issue_date = {January 2012},
 volume = {8},
 number = {4},
 month = jan,
 year = {2012},
 pages = {44:1--44:21},
}

@article{albericio13,
 author = {Albericio, Jorge and Ib\'{a}\~{n}ez, Pablo and Vi\~{n}als, V\'{\i}ctor and Llaber\'{\i}a, Jose Mar\'{\i}a},
 title = "{Exploiting Reuse Locality on Inclusive Shared Last-level Caches}",
 journal = {ACM Trans. Archit. Code Optim.},
 issue_date = {January 2013},
 volume = {9},
 number = {4},
 month = jan,
 year = {2013},
 pages = {38:1--38:19},
 articleno = {38}
}

@article{guo07,
 author = {Guo, Fei and Kannan, Hari and Zhao, Li and Illikkal, Ramesh and Iyer, Ravi and Newell, Don and Solihin, Yan and Kozyrakis, Christos},
 title = "{From Chaos to QoS: Case Studies in CMP Resource Management}",
 journal = {SIGARCH Comput. Archit. News},
 issue_date = {March 2007},
 volume = {35},
 number = {1},
 month = mar,
 year = {2007},
 pages = {21--30},
} 

@inproceedings{jaleel10,
 author = {Jaleel, Aamer and Theobald, Kevin B. and Steely,Jr., Simon C. and Emer, Joel},
 title = "{High Performance Cache Replacement using Re-Reference Interval Prediction (RRIP)}",
 booktitle = {Proceedings of the 37th Annual International Symposium on Computer Architecture},
 year = {2010},
 pages = {60--71}
}

@INPROCEEDINGS{qureshi09, 
 author={Qureshi, M.K.}, 
 booktitle={International Symposium on High Performance Computer Architecture (HPCA)}, 
 title="{Adaptive Spill-Receive for Robust High-Performance Caching in CMPs}", 
 year={2009}, 
 pages={45-54}
}

@inproceedings{wu08,
    author = {Carole-Jean Wu and Margaret Martonosi},
    title = "{A Comparison of Capacity Management Schemes for Shared CMP Caches}",
    booktitle={Proc. of the 7th Workshop on Duplicating, Deconstructing, and Debunking},
    year = {2008}
}

@inproceedings{varadarajan06,
 author = {Varadarajan, Keshavan and Nandy, S. K. and Sharda, Vishal and Bharadwaj, Amrutur and Iyer, Ravi and Makineni, Srihari and Newell, Donald},
 title = "{Molecular Caches: A Caching Structure for Dynamic Creation of Application-specific Heterogeneous Cache Regions}",
 booktitle = {Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture},
 series = {MICRO 39},
 year = {2006}
}

@INPROCEEDINGS{suh02, 
 author={Suh, G.E. and Devadas, S and Rudolph, L.}, 
 booktitle={International Symposium on High-Performance Computer Architecture (HPCA)}, 
 title="{A New Memory Monitoring Scheme for Memory-aware Scheduling and Partitioning}", 
 year={2002}, 
 pages={117-128}
}

@INPROCEEDINGS{ranganathan00, 
 author={Ranganathan, P. and Adve, S. and Jouppi, N.P.}, 
 booktitle={Proceedings of the 27th International Symposium onComputer Architecture}, 
 title="{Reconfigurable Caches and Their Application to Media Processing}", 
 year={2000}
}

@inproceedings{zhang05,
 author = {Zhang, Michael and Asanovic, Krste},
 title = "{Victim Replication: Maximizing Capacity while Hiding Wire Delay in Tiled Chip Multiprocessors}",
 booktitle = {Proceedings of the 32nd annual international symposium on Computer Architecture (ISCA)},
 year = {2005},
 pages = {336--345},
 numpages = {10}
}

@inproceedings{chang06,
 author = {Chang, Jichuan and Sohi, Gurindar S.},
 title = "{Cooperative Caching for Chip Multiprocessors}",
 booktitle = {Proceedings of the 33rd annual international symposium on Computer Architecture (ISCA)},
 year = {2006},
 pages = {264--276}
}

@inproceedings{petoumenos06,
  title="{Statshare: A statistical model for managing cache sharing via decay}",
  author={Petoumenos, Pavlos and Keramidas, Georgios and Zeffer, H{\aa}kan and Kaxiras, Stefanos and Hagersten, Erik},
  booktitle={Second Annual Workshop on Modeling, Benchmarking and Simulation (MoBS 2006)},
  year={2006}
}

@inproceedings{suh01ics,
  title="{Analytical Cache Models with Applications to Cache Partitioning}",
  author={Suh, G Edward and Devadas, Srinivas and Rudolph, Larry},
  booktitle={Proceedings of the 15th international conference on Supercomputing},
  pages={1--12},
  year={2001},
  organization={ACM}
}

@article{stone92,
  title="{Optimal Partitioning of Cache Memory}",
  author={Stone, Harold S. and Turek, John and Wolf, Joel L.},
  journal={Computers, IEEE Transactions on},
  volume={41},
  number={9},
  pages={1054--1068},
  year={1992},
  publisher={IEEE}
}

@inproceedings{chaudhuri09,
 author = {Chaudhuri, Mainak},
 title = "{Pseudo-LIFO: The Foundation of a New Family of Replacement Policies for Last-Level Caches}",
 booktitle = {Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture},
 series = {MICRO 42},
 year = {2009},
 pages = {401--412}}
 
@inproceedings{cook13,
 author = {Henry Cook and Miquel Moreto and Sarah Bird and Khanh Dao and David A. Patterson and Krste Asanovic},
 title = "{A Hardware Evaluation of Cache Partitioning to Improve Utilization and Energy-Efficiency while Preserving Responsiveness}",
 booktitle = {Proceedings of the 40th annual international symposium on Computer Architecture (ISCA)},
 year = {2013},
 pages = {308--319},
 numpages = {12}
}

@article{dubois13,
 author = {Du Bois, Kristof and Eyerman, Stijn and Eeckhout, Lieven},
 title = "{Per-thread Cycle Accounting in Multicore Processors}",
 journal = {ACM Trans. Archit. Code Optim.},
 issue_date = {January 2013},
 volume = {9},
 number = {4},
 month = jan,
 year = {2013},
 pages = {29:1--29:22}
}