
# DIGITAL-VLSI-SOC-DESIGN-AND-PLANNING
In this workshop basically, i will be learning how to use [openlane](https://github.com/The-OpenROAD-Project/OpenLane) in interactive mode (step by step) from RTL to GDL

## Contents
1. [Inception of open-source EDA, OpenLANE and Sky130 PDK](https://github.com/navi2311/DIGITAL-VLSI-SOC-DESIGN-AND-PLANNING/blob/main/Sky130%20Day%201%20-%20Inception%20of%20open-source%20EDA%2C%20OpenLANE%20and%20Sky130%20PDK/readme.md)
2. [Good floorplan vs bad floorplan and introduction to library cells]()
3. [Design libbary cells using magic and ngspice charaxterization](https://github.com/navi2311/DIGITAL-VLSI-SOC-DESIGN-AND-PLANNING/tree/main/Design%20library%20cell%20using%20Magic%20Layout%20and%20ngspice%20characterization)
### Labs using Open Lane Flow:
1. [step1-synthesis](https://github.com/navi2311/DIGITAL-VLSI-SOC-DESIGN-AND-PLANNING/tree/main/Sky130%20Day%201%20-%20Inception%20of%20open-source%20EDA%2C%20OpenLANE%20and%20Sky130%20PDK/lab1_synthesis)
2. [step2-FF+PP](https://github.com/navi2311/DIGITAL-VLSI-SOC-DESIGN-AND-PLANNING/tree/main/Good%20floorplan%20vs%20bad%20floorplan%20and%20introduction%20to%20library%20cells/lab2)
3. [


