strict digraph "" {
	node [label="\N"];
	"120:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fe07b3dbcd0>",
		fillcolor=springgreen,
		label="120:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"121:SS"	 [ast="<pyverilog.vparser.ast.SingleStatement object at 0x7fe07b3c1110>",
		fillcolor=aquamarine,
		label="121:SS",
		statements="[]",
		style=filled,
		typ=SingleStatement];
	"120:IF" -> "121:SS"	 [cond="['Tx_mac_wa', 'CPU_init_end']",
		label="(Tx_mac_wa && CPU_init_end)",
		lineno=120];
	"123:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fe07b3dbd90>",
		fillcolor=turquoise,
		label="123:BL
operation <= 0;
data <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fe07b3dbdd0>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7fe07b3dbf50>]",
		style=filled,
		typ=Block];
	"120:IF" -> "123:BL"	 [cond="['Tx_mac_wa', 'CPU_init_end']",
		label="!((Tx_mac_wa && CPU_init_end))",
		lineno=120];
	"Leaf_119:AL"	 [def_var="['operation', 'data']",
		label="Leaf_119:AL"];
	"121:SS" -> "Leaf_119:AL"	 [cond="[]",
		lineno=None];
	"119:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7fe07b3c1410>",
		clk_sens=True,
		fillcolor=gold,
		label="119:AL",
		sens="['Clk_user']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['CPU_init_end', 'Tx_mac_wa']"];
	"119:AL" -> "120:IF"	 [cond="[]",
		lineno=None];
	"123:BL" -> "Leaf_119:AL"	 [cond="[]",
		lineno=None];
}
