// Seed: 2978547139
module module_0 (
    output wand  id_0,
    output tri   id_1,
    output uwire id_2,
    output wire  id_3
);
  assign id_0 = 1'b0;
endmodule
module module_1 (
    input tri0 id_0,
    input uwire id_1,
    input wor id_2,
    output uwire module_1,
    output supply0 id_4
);
  integer id_6 (
      1'b0,
      1,
      1
  );
  wire id_7;
  assign id_3 = 1 ? id_2#(
      .id_0(1),
      .id_2(1)
  ) : 1'b0;
  module_0 modCall_1 (
      id_3,
      id_4,
      id_4,
      id_3
  );
  assign modCall_1.id_1 = 0;
endmodule
