#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x17831a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1783330 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x1790d10 .functor NOT 1, L_0x17bce60, C4<0>, C4<0>, C4<0>;
L_0x17bcbc0 .functor XOR 1, L_0x17bca60, L_0x17bcb20, C4<0>, C4<0>;
L_0x17bcd50 .functor XOR 1, L_0x17bcbc0, L_0x17bcc80, C4<0>, C4<0>;
v0x17b8020_0 .net *"_ivl_10", 0 0, L_0x17bcc80;  1 drivers
v0x17b8120_0 .net *"_ivl_12", 0 0, L_0x17bcd50;  1 drivers
v0x17b8200_0 .net *"_ivl_2", 0 0, L_0x17b9fd0;  1 drivers
v0x17b82c0_0 .net *"_ivl_4", 0 0, L_0x17bca60;  1 drivers
v0x17b83a0_0 .net *"_ivl_6", 0 0, L_0x17bcb20;  1 drivers
v0x17b84d0_0 .net *"_ivl_8", 0 0, L_0x17bcbc0;  1 drivers
v0x17b85b0_0 .net "a", 0 0, v0x17b4620_0;  1 drivers
v0x17b8650_0 .net "b", 0 0, v0x17b46c0_0;  1 drivers
v0x17b86f0_0 .net "c", 0 0, v0x17b4760_0;  1 drivers
v0x17b8790_0 .var "clk", 0 0;
v0x17b8830_0 .net "d", 0 0, v0x17b48a0_0;  1 drivers
v0x17b88d0_0 .net "q_dut", 0 0, L_0x17bc900;  1 drivers
v0x17b8970_0 .net "q_ref", 0 0, L_0x17b9010;  1 drivers
v0x17b8a10_0 .var/2u "stats1", 159 0;
v0x17b8ab0_0 .var/2u "strobe", 0 0;
v0x17b8b50_0 .net "tb_match", 0 0, L_0x17bce60;  1 drivers
v0x17b8c10_0 .net "tb_mismatch", 0 0, L_0x1790d10;  1 drivers
v0x17b8cd0_0 .net "wavedrom_enable", 0 0, v0x17b4990_0;  1 drivers
v0x17b8d70_0 .net "wavedrom_title", 511 0, v0x17b4a30_0;  1 drivers
L_0x17b9fd0 .concat [ 1 0 0 0], L_0x17b9010;
L_0x17bca60 .concat [ 1 0 0 0], L_0x17b9010;
L_0x17bcb20 .concat [ 1 0 0 0], L_0x17bc900;
L_0x17bcc80 .concat [ 1 0 0 0], L_0x17b9010;
L_0x17bce60 .cmp/eeq 1, L_0x17b9fd0, L_0x17bcd50;
S_0x17834c0 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x1783330;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x176eea0 .functor NOT 1, v0x17b4620_0, C4<0>, C4<0>, C4<0>;
L_0x1783c20 .functor XOR 1, L_0x176eea0, v0x17b46c0_0, C4<0>, C4<0>;
L_0x1790d80 .functor XOR 1, L_0x1783c20, v0x17b4760_0, C4<0>, C4<0>;
L_0x17b9010 .functor XOR 1, L_0x1790d80, v0x17b48a0_0, C4<0>, C4<0>;
v0x1790f80_0 .net *"_ivl_0", 0 0, L_0x176eea0;  1 drivers
v0x1791020_0 .net *"_ivl_2", 0 0, L_0x1783c20;  1 drivers
v0x176eff0_0 .net *"_ivl_4", 0 0, L_0x1790d80;  1 drivers
v0x176f090_0 .net "a", 0 0, v0x17b4620_0;  alias, 1 drivers
v0x17b39e0_0 .net "b", 0 0, v0x17b46c0_0;  alias, 1 drivers
v0x17b3af0_0 .net "c", 0 0, v0x17b4760_0;  alias, 1 drivers
v0x17b3bb0_0 .net "d", 0 0, v0x17b48a0_0;  alias, 1 drivers
v0x17b3c70_0 .net "q", 0 0, L_0x17b9010;  alias, 1 drivers
S_0x17b3dd0 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x1783330;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x17b4620_0 .var "a", 0 0;
v0x17b46c0_0 .var "b", 0 0;
v0x17b4760_0 .var "c", 0 0;
v0x17b4800_0 .net "clk", 0 0, v0x17b8790_0;  1 drivers
v0x17b48a0_0 .var "d", 0 0;
v0x17b4990_0 .var "wavedrom_enable", 0 0;
v0x17b4a30_0 .var "wavedrom_title", 511 0;
E_0x177e100/0 .event negedge, v0x17b4800_0;
E_0x177e100/1 .event posedge, v0x17b4800_0;
E_0x177e100 .event/or E_0x177e100/0, E_0x177e100/1;
E_0x177e350 .event posedge, v0x17b4800_0;
E_0x17679f0 .event negedge, v0x17b4800_0;
S_0x17b4120 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x17b3dd0;
 .timescale -12 -12;
v0x17b4320_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x17b4420 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x17b3dd0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x17b4b90 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x1783330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x17b9140 .functor NOT 1, v0x17b4620_0, C4<0>, C4<0>, C4<0>;
L_0x17b91b0 .functor NOT 1, v0x17b46c0_0, C4<0>, C4<0>, C4<0>;
L_0x17b9240 .functor AND 1, L_0x17b9140, L_0x17b91b0, C4<1>, C4<1>;
L_0x17b9300 .functor NOT 1, v0x17b4760_0, C4<0>, C4<0>, C4<0>;
L_0x17b93a0 .functor AND 1, L_0x17b9240, L_0x17b9300, C4<1>, C4<1>;
L_0x17b94b0 .functor NOT 1, v0x17b48a0_0, C4<0>, C4<0>, C4<0>;
L_0x17b9560 .functor AND 1, L_0x17b93a0, L_0x17b94b0, C4<1>, C4<1>;
L_0x17b9670 .functor NOT 1, v0x17b4620_0, C4<0>, C4<0>, C4<0>;
L_0x17b9730 .functor NOT 1, v0x17b46c0_0, C4<0>, C4<0>, C4<0>;
L_0x17b97a0 .functor AND 1, L_0x17b9670, L_0x17b9730, C4<1>, C4<1>;
L_0x17b9910 .functor AND 1, L_0x17b97a0, v0x17b4760_0, C4<1>, C4<1>;
L_0x17b9980 .functor AND 1, L_0x17b9910, v0x17b48a0_0, C4<1>, C4<1>;
L_0x17b9ab0 .functor OR 1, L_0x17b9560, L_0x17b9980, C4<0>, C4<0>;
L_0x17b9bc0 .functor NOT 1, v0x17b4620_0, C4<0>, C4<0>, C4<0>;
L_0x17b9a40 .functor AND 1, L_0x17b9bc0, v0x17b46c0_0, C4<1>, C4<1>;
L_0x17b9d00 .functor NOT 1, v0x17b4760_0, C4<0>, C4<0>, C4<0>;
L_0x17b9e00 .functor AND 1, L_0x17b9a40, L_0x17b9d00, C4<1>, C4<1>;
L_0x17b9f10 .functor AND 1, L_0x17b9e00, v0x17b48a0_0, C4<1>, C4<1>;
L_0x17ba070 .functor OR 1, L_0x17b9ab0, L_0x17b9f10, C4<0>, C4<0>;
L_0x17ba180 .functor NOT 1, v0x17b4620_0, C4<0>, C4<0>, C4<0>;
L_0x17ba3b0 .functor AND 1, L_0x17ba180, v0x17b46c0_0, C4<1>, C4<1>;
L_0x17ba580 .functor AND 1, L_0x17ba3b0, v0x17b4760_0, C4<1>, C4<1>;
L_0x17ba810 .functor NOT 1, v0x17b48a0_0, C4<0>, C4<0>, C4<0>;
L_0x17ba990 .functor AND 1, L_0x17ba580, L_0x17ba810, C4<1>, C4<1>;
L_0x17bab70 .functor OR 1, L_0x17ba070, L_0x17ba990, C4<0>, C4<0>;
L_0x17bac80 .functor NOT 1, v0x17b46c0_0, C4<0>, C4<0>, C4<0>;
L_0x17badd0 .functor AND 1, v0x17b4620_0, L_0x17bac80, C4<1>, C4<1>;
L_0x17bae90 .functor NOT 1, v0x17b4760_0, C4<0>, C4<0>, C4<0>;
L_0x17baff0 .functor AND 1, L_0x17badd0, L_0x17bae90, C4<1>, C4<1>;
L_0x17bb100 .functor AND 1, L_0x17baff0, v0x17b48a0_0, C4<1>, C4<1>;
L_0x17bb2c0 .functor OR 1, L_0x17bab70, L_0x17bb100, C4<0>, C4<0>;
L_0x17bb3d0 .functor NOT 1, v0x17b46c0_0, C4<0>, C4<0>, C4<0>;
L_0x17bb550 .functor AND 1, v0x17b4620_0, L_0x17bb3d0, C4<1>, C4<1>;
L_0x17bb610 .functor AND 1, L_0x17bb550, v0x17b4760_0, C4<1>, C4<1>;
L_0x17bb7f0 .functor NOT 1, v0x17b48a0_0, C4<0>, C4<0>, C4<0>;
L_0x17bb860 .functor AND 1, L_0x17bb610, L_0x17bb7f0, C4<1>, C4<1>;
L_0x17bbaa0 .functor OR 1, L_0x17bb2c0, L_0x17bb860, C4<0>, C4<0>;
L_0x17bbbb0 .functor AND 1, v0x17b4620_0, v0x17b46c0_0, C4<1>, C4<1>;
L_0x17bbd60 .functor NOT 1, v0x17b4760_0, C4<0>, C4<0>, C4<0>;
L_0x17bbdd0 .functor AND 1, L_0x17bbbb0, L_0x17bbd60, C4<1>, C4<1>;
L_0x17bc030 .functor NOT 1, v0x17b48a0_0, C4<0>, C4<0>, C4<0>;
L_0x17bc0a0 .functor AND 1, L_0x17bbdd0, L_0x17bc030, C4<1>, C4<1>;
L_0x17bc310 .functor OR 1, L_0x17bbaa0, L_0x17bc0a0, C4<0>, C4<0>;
L_0x17bc420 .functor AND 1, v0x17b4620_0, v0x17b46c0_0, C4<1>, C4<1>;
L_0x17bc600 .functor AND 1, L_0x17bc420, v0x17b4760_0, C4<1>, C4<1>;
L_0x17bc6c0 .functor AND 1, L_0x17bc600, v0x17b48a0_0, C4<1>, C4<1>;
L_0x17bc900 .functor OR 1, L_0x17bc310, L_0x17bc6c0, C4<0>, C4<0>;
v0x17b4e80_0 .net *"_ivl_0", 0 0, L_0x17b9140;  1 drivers
v0x17b4f60_0 .net *"_ivl_10", 0 0, L_0x17b94b0;  1 drivers
v0x17b5040_0 .net *"_ivl_12", 0 0, L_0x17b9560;  1 drivers
v0x17b5130_0 .net *"_ivl_14", 0 0, L_0x17b9670;  1 drivers
v0x17b5210_0 .net *"_ivl_16", 0 0, L_0x17b9730;  1 drivers
v0x17b5340_0 .net *"_ivl_18", 0 0, L_0x17b97a0;  1 drivers
v0x17b5420_0 .net *"_ivl_2", 0 0, L_0x17b91b0;  1 drivers
v0x17b5500_0 .net *"_ivl_20", 0 0, L_0x17b9910;  1 drivers
v0x17b55e0_0 .net *"_ivl_22", 0 0, L_0x17b9980;  1 drivers
v0x17b56c0_0 .net *"_ivl_24", 0 0, L_0x17b9ab0;  1 drivers
v0x17b57a0_0 .net *"_ivl_26", 0 0, L_0x17b9bc0;  1 drivers
v0x17b5880_0 .net *"_ivl_28", 0 0, L_0x17b9a40;  1 drivers
v0x17b5960_0 .net *"_ivl_30", 0 0, L_0x17b9d00;  1 drivers
v0x17b5a40_0 .net *"_ivl_32", 0 0, L_0x17b9e00;  1 drivers
v0x17b5b20_0 .net *"_ivl_34", 0 0, L_0x17b9f10;  1 drivers
v0x17b5c00_0 .net *"_ivl_36", 0 0, L_0x17ba070;  1 drivers
v0x17b5ce0_0 .net *"_ivl_38", 0 0, L_0x17ba180;  1 drivers
v0x17b5dc0_0 .net *"_ivl_4", 0 0, L_0x17b9240;  1 drivers
v0x17b5ea0_0 .net *"_ivl_40", 0 0, L_0x17ba3b0;  1 drivers
v0x17b5f80_0 .net *"_ivl_42", 0 0, L_0x17ba580;  1 drivers
v0x17b6060_0 .net *"_ivl_44", 0 0, L_0x17ba810;  1 drivers
v0x17b6140_0 .net *"_ivl_46", 0 0, L_0x17ba990;  1 drivers
v0x17b6220_0 .net *"_ivl_48", 0 0, L_0x17bab70;  1 drivers
v0x17b6300_0 .net *"_ivl_50", 0 0, L_0x17bac80;  1 drivers
v0x17b63e0_0 .net *"_ivl_52", 0 0, L_0x17badd0;  1 drivers
v0x17b64c0_0 .net *"_ivl_54", 0 0, L_0x17bae90;  1 drivers
v0x17b65a0_0 .net *"_ivl_56", 0 0, L_0x17baff0;  1 drivers
v0x17b6680_0 .net *"_ivl_58", 0 0, L_0x17bb100;  1 drivers
v0x17b6760_0 .net *"_ivl_6", 0 0, L_0x17b9300;  1 drivers
v0x17b6840_0 .net *"_ivl_60", 0 0, L_0x17bb2c0;  1 drivers
v0x17b6920_0 .net *"_ivl_62", 0 0, L_0x17bb3d0;  1 drivers
v0x17b6a00_0 .net *"_ivl_64", 0 0, L_0x17bb550;  1 drivers
v0x17b6ae0_0 .net *"_ivl_66", 0 0, L_0x17bb610;  1 drivers
v0x17b6dd0_0 .net *"_ivl_68", 0 0, L_0x17bb7f0;  1 drivers
v0x17b6eb0_0 .net *"_ivl_70", 0 0, L_0x17bb860;  1 drivers
v0x17b6f90_0 .net *"_ivl_72", 0 0, L_0x17bbaa0;  1 drivers
v0x17b7070_0 .net *"_ivl_74", 0 0, L_0x17bbbb0;  1 drivers
v0x17b7150_0 .net *"_ivl_76", 0 0, L_0x17bbd60;  1 drivers
v0x17b7230_0 .net *"_ivl_78", 0 0, L_0x17bbdd0;  1 drivers
v0x17b7310_0 .net *"_ivl_8", 0 0, L_0x17b93a0;  1 drivers
v0x17b73f0_0 .net *"_ivl_80", 0 0, L_0x17bc030;  1 drivers
v0x17b74d0_0 .net *"_ivl_82", 0 0, L_0x17bc0a0;  1 drivers
v0x17b75b0_0 .net *"_ivl_84", 0 0, L_0x17bc310;  1 drivers
v0x17b7690_0 .net *"_ivl_86", 0 0, L_0x17bc420;  1 drivers
v0x17b7770_0 .net *"_ivl_88", 0 0, L_0x17bc600;  1 drivers
v0x17b7850_0 .net *"_ivl_90", 0 0, L_0x17bc6c0;  1 drivers
v0x17b7930_0 .net "a", 0 0, v0x17b4620_0;  alias, 1 drivers
v0x17b79d0_0 .net "b", 0 0, v0x17b46c0_0;  alias, 1 drivers
v0x17b7ac0_0 .net "c", 0 0, v0x17b4760_0;  alias, 1 drivers
v0x17b7bb0_0 .net "d", 0 0, v0x17b48a0_0;  alias, 1 drivers
v0x17b7ca0_0 .net "q", 0 0, L_0x17bc900;  alias, 1 drivers
S_0x17b7e00 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x1783330;
 .timescale -12 -12;
E_0x177dea0 .event anyedge, v0x17b8ab0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x17b8ab0_0;
    %nor/r;
    %assign/vec4 v0x17b8ab0_0, 0;
    %wait E_0x177dea0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x17b3dd0;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17b48a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17b4760_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17b46c0_0, 0;
    %assign/vec4 v0x17b4620_0, 0;
    %wait E_0x17679f0;
    %wait E_0x177e350;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17b48a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17b4760_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17b46c0_0, 0;
    %assign/vec4 v0x17b4620_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x177e100;
    %load/vec4 v0x17b4620_0;
    %load/vec4 v0x17b46c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x17b4760_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x17b48a0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17b48a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17b4760_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17b46c0_0, 0;
    %assign/vec4 v0x17b4620_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x17b4420;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x177e100;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x17b48a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17b4760_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17b46c0_0, 0;
    %assign/vec4 v0x17b4620_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1783330;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17b8790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17b8ab0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1783330;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x17b8790_0;
    %inv;
    %store/vec4 v0x17b8790_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1783330;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x17b4800_0, v0x17b8c10_0, v0x17b85b0_0, v0x17b8650_0, v0x17b86f0_0, v0x17b8830_0, v0x17b8970_0, v0x17b88d0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1783330;
T_7 ;
    %load/vec4 v0x17b8a10_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x17b8a10_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x17b8a10_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x17b8a10_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x17b8a10_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x17b8a10_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x17b8a10_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1783330;
T_8 ;
    %wait E_0x177e100;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17b8a10_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17b8a10_0, 4, 32;
    %load/vec4 v0x17b8b50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x17b8a10_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17b8a10_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17b8a10_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17b8a10_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x17b8970_0;
    %load/vec4 v0x17b8970_0;
    %load/vec4 v0x17b88d0_0;
    %xor;
    %load/vec4 v0x17b8970_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x17b8a10_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17b8a10_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x17b8a10_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17b8a10_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit2/circuit2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can5_depth5/human/circuit2/iter0/response1/top_module.sv";
