VERILOG_SOURCES += $(SPINALROOT)/Axi4InterconnectTester.v
TOPLEVEL=Axi4InterconnectTester
MODULE=Axi4InterconnectTester

include ../common/Makefile.sim