# This file is automatically generated.
# It contains project source information necessary for synthesis and implementation.

# Block Designs: bd/design_2/design_2.bd
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_2 || ORIG_REF_NAME==design_2} -quiet] -quiet

# IP: bd/design_2/ip/design_2_cg_fpga_0_0/design_2_cg_fpga_0_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_2_cg_fpga_0_0 || ORIG_REF_NAME==design_2_cg_fpga_0_0} -quiet] -quiet

# IP: bd/design_2/ip/design_2_adpt_in_0_0/design_2_adpt_in_0_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_2_adpt_in_0_0 || ORIG_REF_NAME==design_2_adpt_in_0_0} -quiet] -quiet

# IP: bd/design_2/ip/design_2_nor4_0_0/design_2_nor4_0_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_2_nor4_0_0 || ORIG_REF_NAME==design_2_nor4_0_0} -quiet] -quiet

# IP: bd/design_2/ip/design_2_or2_0_0/design_2_or2_0_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_2_or2_0_0 || ORIG_REF_NAME==design_2_or2_0_0} -quiet] -quiet

# IP: bd/design_2/ip/design_2_dff_0_0/design_2_dff_0_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_2_dff_0_0 || ORIG_REF_NAME==design_2_dff_0_0} -quiet] -quiet

# IP: bd/design_2/ip/design_2_dff_1_0/design_2_dff_1_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_2_dff_1_0 || ORIG_REF_NAME==design_2_dff_1_0} -quiet] -quiet

# IP: bd/design_2/ip/design_2_adpt_out_0_0/design_2_adpt_out_0_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_2_adpt_out_0_0 || ORIG_REF_NAME==design_2_adpt_out_0_0} -quiet] -quiet

# IP: bd/design_2/ip/design_2_dff_2_0/design_2_dff_2_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_2_dff_2_0 || ORIG_REF_NAME==design_2_dff_2_0} -quiet] -quiet

# IP: bd/design_2/ip/design_2_dff_3_0/design_2_dff_3_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_2_dff_3_0 || ORIG_REF_NAME==design_2_dff_3_0} -quiet] -quiet

# IP: bd/design_2/ip/design_2_dff_4_0/design_2_dff_4_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_2_dff_4_0 || ORIG_REF_NAME==design_2_dff_4_0} -quiet] -quiet

# IP: bd/design_2/ip/design_2_xlconstant_0_0/design_2_xlconstant_0_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_2_xlconstant_0_0 || ORIG_REF_NAME==design_2_xlconstant_0_0} -quiet] -quiet

# XDC: d:/30726/Desktop/lesson/computer_compose/project/experiment_7/project_1/project_1.gen/sources_1/bd/design_2/design_2_ooc.xdc
