
---------- Begin Simulation Statistics ----------
host_inst_rate                                 179431                       # Simulator instruction rate (inst/s)
host_mem_usage                                 404836                       # Number of bytes of host memory used
host_seconds                                   111.46                       # Real time elapsed on the host
host_tick_rate                              400769965                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000008                       # Number of instructions simulated
sim_seconds                                  0.044671                       # Number of seconds simulated
sim_ticks                                 44671285500                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            7231304                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 31942.434845                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 24472.777534                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                6194696                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency    33111783500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.143350                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses              1036608                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            442796                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency  14532204500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.082117                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses          593811                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           1244859                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 86202.094342                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 79781.887510                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits                837565                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   35109595813                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.327181                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              407294                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits           158890                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency  19818139985                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.199544                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses         248404                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 57446.506360                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                  12.675966                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           81136                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets   4660979740                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             8476163                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 47247.929093                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 40785.719187                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 7032261                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency     68221379313                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.170349                       # miss rate for demand accesses
system.cpu.dcache.demand_misses               1443902                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             601686                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency  34350344485                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.099363                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses           842215                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.997309                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1021.244712                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            8476163                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 47247.929093                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 40785.719187                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                7032261                       # number of overall hits
system.cpu.dcache.overall_miss_latency    68221379313                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.170349                       # miss rate for overall accesses
system.cpu.dcache.overall_misses              1443902                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            601686                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency  34350344485                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.099363                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses          842215                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                 592799                       # number of replacements
system.cpu.dcache.sampled_refs                 593823                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1021.244712                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  7527280                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           501294638000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                   248402                       # number of writebacks
system.cpu.dtb.data_accesses                        1                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            1                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        1                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            1                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13040336                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 38117.857143                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 33848.966614                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13039636                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency       26682500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000054                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                  700                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits                69                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency     21291000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000048                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses             629                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets 44055.555556                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs               20665.033281                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               9                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets       396500                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13040336                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 38117.857143                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 33848.966614                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13039636                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency        26682500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000054                       # miss rate for demand accesses
system.cpu.icache.demand_misses                   700                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                 69                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency     21291000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000048                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses              629                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.714165                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            365.652623                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13040336                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 38117.857143                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 33848.966614                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13039636                       # number of overall hits
system.cpu.icache.overall_miss_latency       26682500                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000054                       # miss rate for overall accesses
system.cpu.icache.overall_misses                  700                       # number of overall misses
system.cpu.icache.overall_mshr_hits                69                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency     21291000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000048                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses             629                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                    119                       # number of replacements
system.cpu.icache.sampled_refs                    631                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                365.652623                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13039636                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle           542951492500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 1                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 61094.304110                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency     32445657555                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                531075                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                       11                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency            93000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency        77700                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                            6                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency               465000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.454545                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                          5                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency          388500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.454545                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                     5                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                     594443                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       81973.781158                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  82130.563740                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                         485323                       # number of ReadReq hits
system.l2.ReadReq_miss_latency             8944979000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.183567                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                       109120                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                     32752                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency        6271900500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.128465                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                   76365                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                  248393                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    78735.145491                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 63236.951106                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency         19557258994                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                    248393                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency    15707615996                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses               248393                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                   248402                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                       248402                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           1.207919                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      594454                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        81974.286369                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   82130.273668                       # average overall mshr miss latency
system.l2.demand_hits                          485329                       # number of demand (read+write) hits
system.l2.demand_miss_latency              8945444000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.183572                       # miss rate for demand accesses
system.l2.demand_misses                        109125                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                      32752                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency         6272289000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.128471                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                    76370                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.377894                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.305701                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   6191.420252                       # Average occupied blocks per context
system.l2.occ_blocks::1                   5008.602296                       # Average occupied blocks per context
system.l2.overall_accesses                     594454                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       81974.286369                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  63739.015969                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                         485329                       # number of overall hits
system.l2.overall_miss_latency             8945444000                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.183572                       # miss rate for overall accesses
system.l2.overall_misses                       109125                       # number of overall misses
system.l2.overall_mshr_hits                     32752                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency       38717946555                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             1.021854                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                  607445                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.913506                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                        485140                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher       643053                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified      1417367                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued           704753                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit        69561                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                         591050                       # number of replacements
system.l2.sampled_refs                         607434                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      11200.022548                       # Cycle average of tags in use
system.l2.total_refs                           733731                       # Total number of references to valid blocks.
system.l2.warmup_cycle                   543925742500                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                           248402                       # number of writebacks
system.switch_cpus.dtb.data_accesses          4326978                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              4306851                       # DTB hits
system.switch_cpus.dtb.data_misses              20127                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          3637064                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              3616995                       # DTB read hits
system.switch_cpus.dtb.read_misses              20069                       # DTB read misses
system.switch_cpus.dtb.write_accesses          689914                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              689856                       # DTB write hits
system.switch_cpus.dtb.write_misses                58                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10020134                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10020129                       # ITB hits
system.switch_cpus.itb.fetch_misses                 5                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 70246849                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   4821338                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits         103378                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups       144036                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect        12886                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted       187950                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups         200557                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS             20                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches       149702                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       668036                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     15681161                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.640246                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     1.889344                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0     13564122     86.50%     86.50% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1       277395      1.77%     88.27% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       294156      1.88%     90.14% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       299048      1.91%     92.05% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       227746      1.45%     93.50% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5       152972      0.98%     94.48% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       126989      0.81%     95.29% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        70697      0.45%     95.74% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       668036      4.26%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     15681161                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10039796                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         3597948                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          4152951                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts        12883                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10039796                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      9142845                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000005                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000005                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     1.909571                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               1.909571                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles      5557581                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred            3                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved        12582                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     30852539                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      5958008                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      4096777                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      1428891                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts           12                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        68794                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        7298111                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            7267281                       # DTB hits
system.switch_cpus_1.dtb.data_misses            30830                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        6608315                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            6577509                       # DTB read hits
system.switch_cpus_1.dtb.read_misses            30806                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        689796                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            689772                       # DTB write hits
system.switch_cpus_1.dtb.write_misses              24                       # DTB write misses
system.switch_cpus_1.fetch.Branches            200557                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         3020207                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             7224620                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes       354559                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             31145168                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        805861                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.010503                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3020345                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches       103398                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.631002                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     17110052                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.820285                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.274114                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       12905658     75.43%     75.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1          33228      0.19%     75.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2          99509      0.58%     76.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3         102675      0.60%     76.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         100731      0.59%     77.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5          50942      0.30%     77.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         214775      1.26%     78.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         161659      0.94%     79.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        3440875     20.11%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     17110052                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles               1985669                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches         155993                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop               41241                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           0.773113                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            7407520                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores           689796                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         6725843                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            11746254                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.853002                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         5737158                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.615125                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             11780418                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts        16293                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles       2672673                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      7784253                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts      2517461                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts       840782                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     19257368                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      6717724                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts      2159019                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     14763152                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents        37906                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents         3103                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      1428891                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles        76061                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked      2983237                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads         1983                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation         2255                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      4186281                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       285778                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         2255                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect         8247                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect         8046                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.523678                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.523678                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu       863748      5.10%      5.10% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult         8183      0.05%      5.15% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%      5.15% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd      4846815     28.64%     33.79% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp            0      0.00%     33.79% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt            0      0.00%     33.79% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult      3371602     19.92%     53.72% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv            0      0.00%     53.72% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     53.72% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      7121627     42.08%     95.80% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite       710198      4.20%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     16922173                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       213000                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.012587                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu           24      0.01%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd          143      0.07%      0.08% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%      0.08% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%      0.08% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult        71130     33.39%     33.47% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            0      0.00%     33.47% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     33.47% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead       138977     65.25%     98.72% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite         2726      1.28%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     17110052                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     0.989019                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.677115                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0     10844549     63.38%     63.38% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      1856320     10.85%     74.23% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1706122      9.97%     84.20% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3      1136082      6.64%     90.84% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       624676      3.65%     94.49% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       299361      1.75%     96.24% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       367314      2.15%     98.39% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7       159054      0.93%     99.32% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8       116574      0.68%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     17110052                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           0.886176                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         19216127                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        16922173                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      9213134                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued       980200                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined      7336446                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       3020233                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           3020207                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              26                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       400656                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores        77748                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      7784253                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores       840782                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               19095721                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles      4530162                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      9193394                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents        68977                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      6526129                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents       981437                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents        20843                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     42807575                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     27443974                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     25913999                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      3578530                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      1428891                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles      1046339                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps     16720525                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts      2756135                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                 32048                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
