

================================================================
== Vitis HLS Report for 'forward_layer_2_1_s'
================================================================
* Date:           Mon Nov  3 04:37:56 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        eclair
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.535 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        9|        9|  45.000 ns|  45.000 ns|    9|    9|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.53>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%x_0_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %x_0_val" [./components.h:8->./components.h:50]   --->   Operation 11 'read' 'x_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sext_ln12 = sext i16 %x_0_val_read" [./components.h:12->./components.h:50]   --->   Operation 12 'sext' 'sext_ln12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.78ns)   --->   "%add_ln12 = add i17 %sext_ln12, i17 2048" [./components.h:12->./components.h:50]   --->   Operation 13 'add' 'add_ln12' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i17.i10, i17 %add_ln12, i10 0" [./components.h:12->./components.h:50]   --->   Operation 14 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sext_ln12_1 = sext i27 %tmp" [./components.h:12->./components.h:50]   --->   Operation 15 'sext' 'sext_ln12_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i17.i8, i17 %add_ln12, i8 0" [./components.h:12->./components.h:50]   --->   Operation 16 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sext_ln12_3 = sext i25 %tmp_1" [./components.h:12->./components.h:50]   --->   Operation 17 'sext' 'sext_ln12_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.85ns)   --->   "%add_ln12_1 = add i29 %sext_ln12_1, i29 %sext_ln12_3" [./components.h:12->./components.h:50]   --->   Operation 18 'add' 'add_ln12_1' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %add_ln12_1, i32 28" [./components.h:12->./components.h:50]   --->   Operation 19 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node t_1)   --->   "%t = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln12_1, i32 10, i32 25" [./components.h:12->./components.h:50]   --->   Operation 20 'partselect' 't' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node t_1)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %add_ln12_1, i32 9" [./components.h:12->./components.h:50]   --->   Operation 21 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln12 = trunc i29 %add_ln12_1" [./components.h:12->./components.h:50]   --->   Operation 22 'trunc' 'trunc_ln12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.71ns)   --->   "%icmp_ln12 = icmp_ne  i9 %trunc_ln12, i9 0" [./components.h:12->./components.h:50]   --->   Operation 23 'icmp' 'icmp_ln12' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node and_ln12_1)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %add_ln12_1, i32 25" [./components.h:12->./components.h:50]   --->   Operation 24 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node t_1)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %add_ln12_1, i32 10" [./components.h:12->./components.h:50]   --->   Operation 25 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node t_1)   --->   "%or_ln12 = or i1 %tmp_5, i1 %icmp_ln12" [./components.h:12->./components.h:50]   --->   Operation 26 'or' 'or_ln12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node t_1)   --->   "%and_ln12 = and i1 %or_ln12, i1 %tmp_3" [./components.h:12->./components.h:50]   --->   Operation 27 'and' 'and_ln12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node t_1)   --->   "%zext_ln12 = zext i1 %and_ln12" [./components.h:12->./components.h:50]   --->   Operation 28 'zext' 'zext_ln12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.78ns) (out node of the LUT)   --->   "%t_1 = add i16 %t, i16 %zext_ln12" [./components.h:12->./components.h:50]   --->   Operation 29 'add' 't_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %t_1, i32 15" [./components.h:12->./components.h:50]   --->   Operation 30 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node and_ln12_1)   --->   "%xor_ln12 = xor i1 %tmp_6, i1 1" [./components.h:12->./components.h:50]   --->   Operation 31 'xor' 'xor_ln12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln12_1 = and i1 %tmp_4, i1 %xor_ln12" [./components.h:12->./components.h:50]   --->   Operation 32 'and' 'and_ln12_1' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node xor_ln12_5)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %add_ln12_1, i32 26" [./components.h:12->./components.h:50]   --->   Operation 33 'bitselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln12_1, i32 27, i32 28" [./components.h:12->./components.h:50]   --->   Operation 34 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.43ns)   --->   "%icmp_ln12_1 = icmp_eq  i2 %tmp_7, i2 3" [./components.h:12->./components.h:50]   --->   Operation 35 'icmp' 'icmp_ln12_1' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i3 @_ssdm_op_PartSelect.i3.i29.i32.i32, i29 %add_ln12_1, i32 26, i32 28" [./components.h:12->./components.h:50]   --->   Operation 36 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.57ns)   --->   "%icmp_ln12_2 = icmp_eq  i3 %tmp_8, i3 7" [./components.h:12->./components.h:50]   --->   Operation 37 'icmp' 'icmp_ln12_2' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.57ns)   --->   "%icmp_ln12_3 = icmp_eq  i3 %tmp_8, i3 0" [./components.h:12->./components.h:50]   --->   Operation 38 'icmp' 'icmp_ln12_3' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node and_ln12_4)   --->   "%select_ln12 = select i1 %and_ln12_1, i1 %icmp_ln12_2, i1 %icmp_ln12_3" [./components.h:12->./components.h:50]   --->   Operation 39 'select' 'select_ln12' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node xor_ln12_5)   --->   "%xor_ln12_1 = xor i1 %tmp_9, i1 1" [./components.h:12->./components.h:50]   --->   Operation 40 'xor' 'xor_ln12_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node xor_ln12_5)   --->   "%and_ln12_2 = and i1 %icmp_ln12_1, i1 %xor_ln12_1" [./components.h:12->./components.h:50]   --->   Operation 41 'and' 'and_ln12_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node xor_ln12_5)   --->   "%select_ln12_1 = select i1 %and_ln12_1, i1 %and_ln12_2, i1 %icmp_ln12_2" [./components.h:12->./components.h:50]   --->   Operation 42 'select' 'select_ln12_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node and_ln12_4)   --->   "%xor_ln12_3 = xor i1 %select_ln12, i1 1" [./components.h:12->./components.h:50]   --->   Operation 43 'xor' 'xor_ln12_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node and_ln12_4)   --->   "%or_ln12_1 = or i1 %tmp_6, i1 %xor_ln12_3" [./components.h:12->./components.h:50]   --->   Operation 44 'or' 'or_ln12_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node and_ln12_4)   --->   "%xor_ln12_4 = xor i1 %tmp_2, i1 1" [./components.h:12->./components.h:50]   --->   Operation 45 'xor' 'xor_ln12_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln12_4 = and i1 %or_ln12_1, i1 %xor_ln12_4" [./components.h:12->./components.h:50]   --->   Operation 46 'and' 'and_ln12_4' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node xor_ln12_5)   --->   "%and_ln12_5 = and i1 %tmp_6, i1 %select_ln12_1" [./components.h:12->./components.h:50]   --->   Operation 47 'and' 'and_ln12_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln12_5 = xor i1 %and_ln12_5, i1 1" [./components.h:12->./components.h:50]   --->   Operation 48 'xor' 'xor_ln12_5' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.53>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%x_1_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %x_1_val" [./components.h:8->./components.h:50]   --->   Operation 49 'read' 'x_1_val_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node or_ln12_2)   --->   "%and_ln12_3 = and i1 %and_ln12_1, i1 %icmp_ln12_2" [./components.h:12->./components.h:50]   --->   Operation 50 'and' 'and_ln12_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node or_ln12_2)   --->   "%xor_ln12_2 = xor i1 %and_ln12_3, i1 1" [./components.h:12->./components.h:50]   --->   Operation 51 'xor' 'xor_ln12_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node or_ln12_2)   --->   "%empty = and i1 %tmp_2, i1 %xor_ln12_2" [./components.h:12->./components.h:50]   --->   Operation 52 'and' 'empty' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node or_ln12_2)   --->   "%and_ln12_6 = and i1 %empty, i1 %xor_ln12_5" [./components.h:12->./components.h:50]   --->   Operation 53 'and' 'and_ln12_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node t_2)   --->   "%select_ln12_2 = select i1 %and_ln12_4, i16 32767, i16 32768" [./components.h:12->./components.h:50]   --->   Operation 54 'select' 'select_ln12_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln12_2 = or i1 %and_ln12_4, i1 %and_ln12_6" [./components.h:12->./components.h:50]   --->   Operation 55 'or' 'or_ln12_2' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.24ns) (out node of the LUT)   --->   "%t_2 = select i1 %or_ln12_2, i16 %select_ln12_2, i16 %t_1" [./components.h:12->./components.h:50]   --->   Operation 56 'select' 't_2' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %t_2, i32 15" [./components.h:15->./components.h:50]   --->   Operation 57 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.78ns)   --->   "%icmp_ln19 = icmp_sgt  i16 %t_2, i16 5119" [./components.h:19->./components.h:50]   --->   Operation 58 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_s = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %t_2, i32 10, i32 15" [./components.h:24->./components.h:50]   --->   Operation 59 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln24 = trunc i16 %t_2" [./components.h:24->./components.h:50]   --->   Operation 60 'trunc' 'trunc_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.72ns)   --->   "%icmp_ln24 = icmp_ne  i10 %trunc_ln24, i10 0" [./components.h:24->./components.h:50]   --->   Operation 61 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.70ns)   --->   "%add_ln24 = add i6 %tmp_s, i6 1" [./components.h:24->./components.h:50]   --->   Operation 62 'add' 'add_ln24' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node k)   --->   "%select_ln24 = select i1 %icmp_ln24, i6 %add_ln24, i6 %tmp_s" [./components.h:24->./components.h:50]   --->   Operation 63 'select' 'select_ln24' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.29ns) (out node of the LUT)   --->   "%k = select i1 %tmp_10, i6 %select_ln24, i6 %tmp_s" [./components.h:15->./components.h:50]   --->   Operation 64 'select' 'k' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln48 = trunc i6 %k" [./components.h:48]   --->   Operation 65 'trunc' 'trunc_ln48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node sub_ln25)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %k, i32 5" [./components.h:25->./components.h:50]   --->   Operation 66 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node sub_ln25)   --->   "%shl_ln = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i6.i10, i6 %k, i10 0" [./components.h:25->./components.h:50]   --->   Operation 67 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node sub_ln25)   --->   "%select_ln25 = select i1 %tmp_11, i16 32768, i16 %shl_ln" [./components.h:25->./components.h:50]   --->   Operation 68 'select' 'select_ln25' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node sub_ln25)   --->   "%zext_ln25 = zext i16 %t_2" [./components.h:25->./components.h:50]   --->   Operation 69 'zext' 'zext_ln25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node sub_ln25)   --->   "%zext_ln25_1 = zext i16 %select_ln25" [./components.h:25->./components.h:50]   --->   Operation 70 'zext' 'zext_ln25_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.78ns) (out node of the LUT)   --->   "%sub_ln25 = sub i17 %zext_ln25, i17 %zext_ln25_1" [./components.h:25->./components.h:50]   --->   Operation 71 'sub' 'sub_ln25' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub_ln25, i32 16" [./components.h:25->./components.h:50]   --->   Operation 72 'bitselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%trunc_ln25 = trunc i17 %sub_ln25" [./components.h:25->./components.h:50]   --->   Operation 73 'trunc' 'trunc_ln25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub_ln25, i32 15" [./components.h:25->./components.h:50]   --->   Operation 74 'bitselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node select_ln25_1)   --->   "%xor_ln25 = xor i1 %tmp_12, i1 1" [./components.h:25->./components.h:50]   --->   Operation 75 'xor' 'xor_ln25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node select_ln25_1)   --->   "%and_ln25 = and i1 %tmp_13, i1 %xor_ln25" [./components.h:25->./components.h:50]   --->   Operation 76 'and' 'and_ln25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%xor_ln25_1 = xor i1 %tmp_12, i1 %tmp_13" [./components.h:25->./components.h:50]   --->   Operation 77 'xor' 'xor_ln25_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln25_1 = select i1 %and_ln25, i16 32767, i16 32768" [./components.h:25->./components.h:50]   --->   Operation 78 'select' 'select_ln25_1' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node and_ln19)   --->   "%xor_ln15 = xor i1 %tmp_10, i1 1" [./components.h:15->./components.h:50]   --->   Operation 79 'xor' 'xor_ln15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln19 = and i1 %icmp_ln19, i1 %xor_ln15" [./components.h:19->./components.h:50]   --->   Operation 80 'and' 'and_ln19' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%or_ln19 = or i1 %tmp_10, i1 %icmp_ln19" [./components.h:19->./components.h:50]   --->   Operation 81 'or' 'or_ln19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%xor_ln19 = xor i1 %or_ln19, i1 1" [./components.h:19->./components.h:50]   --->   Operation 82 'xor' 'xor_ln19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%and_ln25_2 = and i1 %xor_ln25_1, i1 %xor_ln19" [./components.h:25->./components.h:50]   --->   Operation 83 'and' 'and_ln25_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%sel_tmp6 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i1.i1, i1 %tmp_10, i1 %and_ln19, i1 %and_ln25_2" [./components.h:15->./components.h:50]   --->   Operation 84 'bitconcatenate' 'sel_tmp6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.41ns) (out node of the LUT)   --->   "%u = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i3, i3 4, i16 0, i3 2, i16 1024, i3 1, i16 %select_ln25_1, i3 0, i16 %trunc_ln25, i16 0, i3 %sel_tmp6" [./components.h:25->./components.h:50]   --->   Operation 85 'sparsemux' 'u' <Predicate = true> <Delay = 0.41> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%sel_tmp = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %tmp_10, i1 %and_ln19" [./components.h:15->./components.h:50]   --->   Operation 86 'bitconcatenate' 'sel_tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.38ns)   --->   "%k_1 = sparsemux i4 @_ssdm_op_SparseMux.ap_auto.3i4.i4.i2, i2 2, i4 0, i2 1, i4 4, i2 0, i4 %trunc_ln48, i4 0, i2 %sel_tmp" [./components.h:48]   --->   Operation 87 'sparsemux' 'k_1' <Predicate = true> <Delay = 0.38> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%store_ln56 = store i4 %k_1, i4 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_k_0" [./components.h:56]   --->   Operation 88 'store' 'store_ln56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln12_2 = sext i16 %x_1_val_read" [./components.h:12->./components.h:50]   --->   Operation 89 'sext' 'sext_ln12_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.78ns)   --->   "%add_ln12_2 = add i17 %sext_ln12_2, i17 2048" [./components.h:12->./components.h:50]   --->   Operation 90 'add' 'add_ln12_2' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_21 = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i17.i10, i17 %add_ln12_2, i10 0" [./components.h:12->./components.h:50]   --->   Operation 91 'bitconcatenate' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%sext_ln12_4 = sext i27 %tmp_21" [./components.h:12->./components.h:50]   --->   Operation 92 'sext' 'sext_ln12_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_22 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i17.i8, i17 %add_ln12_2, i8 0" [./components.h:12->./components.h:50]   --->   Operation 93 'bitconcatenate' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%sext_ln12_5 = sext i25 %tmp_22" [./components.h:12->./components.h:50]   --->   Operation 94 'sext' 'sext_ln12_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.85ns)   --->   "%add_ln12_4 = add i29 %sext_ln12_4, i29 %sext_ln12_5" [./components.h:12->./components.h:50]   --->   Operation 95 'add' 'add_ln12_4' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %add_ln12_4, i32 28" [./components.h:12->./components.h:50]   --->   Operation 96 'bitselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node t_4)   --->   "%t_3 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln12_4, i32 10, i32 25" [./components.h:12->./components.h:50]   --->   Operation 97 'partselect' 't_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node t_4)   --->   "%tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %add_ln12_4, i32 9" [./components.h:12->./components.h:50]   --->   Operation 98 'bitselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%trunc_ln12_1 = trunc i29 %add_ln12_4" [./components.h:12->./components.h:50]   --->   Operation 99 'trunc' 'trunc_ln12_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.71ns)   --->   "%icmp_ln12_4 = icmp_ne  i9 %trunc_ln12_1, i9 0" [./components.h:12->./components.h:50]   --->   Operation 100 'icmp' 'icmp_ln12_4' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node and_ln12_8)   --->   "%tmp_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %add_ln12_4, i32 25" [./components.h:12->./components.h:50]   --->   Operation 101 'bitselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node t_4)   --->   "%tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %add_ln12_4, i32 10" [./components.h:12->./components.h:50]   --->   Operation 102 'bitselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node t_4)   --->   "%or_ln12_3 = or i1 %tmp_26, i1 %icmp_ln12_4" [./components.h:12->./components.h:50]   --->   Operation 103 'or' 'or_ln12_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node t_4)   --->   "%and_ln12_7 = and i1 %or_ln12_3, i1 %tmp_24" [./components.h:12->./components.h:50]   --->   Operation 104 'and' 'and_ln12_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node t_4)   --->   "%zext_ln12_1 = zext i1 %and_ln12_7" [./components.h:12->./components.h:50]   --->   Operation 105 'zext' 'zext_ln12_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.78ns) (out node of the LUT)   --->   "%t_4 = add i16 %t_3, i16 %zext_ln12_1" [./components.h:12->./components.h:50]   --->   Operation 106 'add' 't_4' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %t_4, i32 15" [./components.h:12->./components.h:50]   --->   Operation 107 'bitselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node and_ln12_8)   --->   "%xor_ln12_6 = xor i1 %tmp_27, i1 1" [./components.h:12->./components.h:50]   --->   Operation 108 'xor' 'xor_ln12_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln12_8 = and i1 %tmp_25, i1 %xor_ln12_6" [./components.h:12->./components.h:50]   --->   Operation 109 'and' 'and_ln12_8' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node xor_ln12_11)   --->   "%tmp_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %add_ln12_4, i32 26" [./components.h:12->./components.h:50]   --->   Operation 110 'bitselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_29 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln12_4, i32 27, i32 28" [./components.h:12->./components.h:50]   --->   Operation 111 'partselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.43ns)   --->   "%icmp_ln12_5 = icmp_eq  i2 %tmp_29, i2 3" [./components.h:12->./components.h:50]   --->   Operation 112 'icmp' 'icmp_ln12_5' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_30 = partselect i3 @_ssdm_op_PartSelect.i3.i29.i32.i32, i29 %add_ln12_4, i32 26, i32 28" [./components.h:12->./components.h:50]   --->   Operation 113 'partselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.57ns)   --->   "%icmp_ln12_6 = icmp_eq  i3 %tmp_30, i3 7" [./components.h:12->./components.h:50]   --->   Operation 114 'icmp' 'icmp_ln12_6' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 115 [1/1] (0.57ns)   --->   "%icmp_ln12_7 = icmp_eq  i3 %tmp_30, i3 0" [./components.h:12->./components.h:50]   --->   Operation 115 'icmp' 'icmp_ln12_7' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node and_ln12_11)   --->   "%select_ln12_4 = select i1 %and_ln12_8, i1 %icmp_ln12_6, i1 %icmp_ln12_7" [./components.h:12->./components.h:50]   --->   Operation 116 'select' 'select_ln12_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node xor_ln12_11)   --->   "%xor_ln12_7 = xor i1 %tmp_28, i1 1" [./components.h:12->./components.h:50]   --->   Operation 117 'xor' 'xor_ln12_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node xor_ln12_11)   --->   "%and_ln12_9 = and i1 %icmp_ln12_5, i1 %xor_ln12_7" [./components.h:12->./components.h:50]   --->   Operation 118 'and' 'and_ln12_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node xor_ln12_11)   --->   "%select_ln12_5 = select i1 %and_ln12_8, i1 %and_ln12_9, i1 %icmp_ln12_6" [./components.h:12->./components.h:50]   --->   Operation 119 'select' 'select_ln12_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node and_ln12_11)   --->   "%xor_ln12_9 = xor i1 %select_ln12_4, i1 1" [./components.h:12->./components.h:50]   --->   Operation 120 'xor' 'xor_ln12_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node and_ln12_11)   --->   "%or_ln12_4 = or i1 %tmp_27, i1 %xor_ln12_9" [./components.h:12->./components.h:50]   --->   Operation 121 'or' 'or_ln12_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node and_ln12_11)   --->   "%xor_ln12_10 = xor i1 %tmp_23, i1 1" [./components.h:12->./components.h:50]   --->   Operation 122 'xor' 'xor_ln12_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln12_11 = and i1 %or_ln12_4, i1 %xor_ln12_10" [./components.h:12->./components.h:50]   --->   Operation 123 'and' 'and_ln12_11' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node xor_ln12_11)   --->   "%and_ln12_12 = and i1 %tmp_27, i1 %select_ln12_5" [./components.h:12->./components.h:50]   --->   Operation 124 'and' 'and_ln12_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 125 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln12_11 = xor i1 %and_ln12_12, i1 1" [./components.h:12->./components.h:50]   --->   Operation 125 'xor' 'xor_ln12_11' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.83>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%sext_ln53 = sext i16 %u" [./components.h:53]   --->   Operation 126 'sext' 'sext_ln53' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_14 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %u, i15 0" [./components.h:53]   --->   Operation 127 'bitconcatenate' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%sext_ln53_2 = sext i31 %tmp_14" [./components.h:53]   --->   Operation 128 'sext' 'sext_ln53_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln53 = sub i32 %sext_ln53_2, i32 %sext_ln53" [./components.h:53]   --->   Operation 129 'sub' 'sub_ln53' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 130 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln53 = add i32 %sub_ln53, i32 524288" [./components.h:53]   --->   Operation 130 'add' 'add_ln53' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_14_cast1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %add_ln53, i32 20, i32 27" [./components.h:53]   --->   Operation 131 'partselect' 'tmp_14_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node ui)   --->   "%tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln53, i32 31" [./components.h:53]   --->   Operation 132 'bitselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%trunc_ln53 = trunc i32 %add_ln53" [./components.h:53]   --->   Operation 133 'trunc' 'trunc_ln53' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (0.80ns)   --->   "%icmp_ln53 = icmp_ne  i20 %trunc_ln53, i20 0" [./components.h:53]   --->   Operation 134 'icmp' 'icmp_ln53' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 135 [1/1] (0.70ns)   --->   "%add_ln53_1 = add i8 %tmp_14_cast1, i8 1" [./components.h:53]   --->   Operation 135 'add' 'add_ln53_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node ui)   --->   "%select_ln53 = select i1 %icmp_ln53, i8 %add_ln53_1, i8 %tmp_14_cast1" [./components.h:53]   --->   Operation 136 'select' 'select_ln53' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 137 [1/1] (0.30ns) (out node of the LUT)   --->   "%ui = select i1 %tmp_15, i8 %select_ln53, i8 %tmp_14_cast1" [./components.h:53]   --->   Operation 137 'select' 'ui' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%store_ln57 = store i8 %ui, i8 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_u_index_0" [./components.h:57]   --->   Operation 138 'store' 'store_ln57' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln66_2 = zext i4 %k_1" [./components.h:66]   --->   Operation 139 'zext' 'zext_ln66_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "%P_0_addr = getelementptr i16 %P_0, i64 0, i64 %zext_ln66_2" [./components.h:66]   --->   Operation 140 'getelementptr' 'P_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 141 [2/2] (0.68ns)   --->   "%P_0_load = load i4 %P_0_addr" [./components.h:66]   --->   Operation 141 'load' 'P_0_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_3 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node or_ln12_5)   --->   "%and_ln12_10 = and i1 %and_ln12_8, i1 %icmp_ln12_6" [./components.h:12->./components.h:50]   --->   Operation 142 'and' 'and_ln12_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node or_ln12_5)   --->   "%xor_ln12_8 = xor i1 %and_ln12_10, i1 1" [./components.h:12->./components.h:50]   --->   Operation 143 'xor' 'xor_ln12_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node or_ln12_5)   --->   "%empty_16 = and i1 %tmp_23, i1 %xor_ln12_8" [./components.h:12->./components.h:50]   --->   Operation 144 'and' 'empty_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node or_ln12_5)   --->   "%and_ln12_13 = and i1 %empty_16, i1 %xor_ln12_11" [./components.h:12->./components.h:50]   --->   Operation 145 'and' 'and_ln12_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node t_5)   --->   "%select_ln12_6 = select i1 %and_ln12_11, i16 32767, i16 32768" [./components.h:12->./components.h:50]   --->   Operation 146 'select' 'select_ln12_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 147 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln12_5 = or i1 %and_ln12_11, i1 %and_ln12_13" [./components.h:12->./components.h:50]   --->   Operation 147 'or' 'or_ln12_5' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 148 [1/1] (0.24ns) (out node of the LUT)   --->   "%t_5 = select i1 %or_ln12_5, i16 %select_ln12_6, i16 %t_4" [./components.h:12->./components.h:50]   --->   Operation 148 'select' 't_5' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_31 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %t_5, i32 15" [./components.h:15->./components.h:50]   --->   Operation 149 'bitselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 150 [1/1] (0.78ns)   --->   "%icmp_ln19_1 = icmp_sgt  i16 %t_5, i16 5119" [./components.h:19->./components.h:50]   --->   Operation 150 'icmp' 'icmp_ln19_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_32 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %t_5, i32 10, i32 15" [./components.h:24->./components.h:50]   --->   Operation 151 'partselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 152 [1/1] (0.00ns)   --->   "%trunc_ln24_1 = trunc i16 %t_5" [./components.h:24->./components.h:50]   --->   Operation 152 'trunc' 'trunc_ln24_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 153 [1/1] (0.72ns)   --->   "%icmp_ln24_1 = icmp_ne  i10 %trunc_ln24_1, i10 0" [./components.h:24->./components.h:50]   --->   Operation 153 'icmp' 'icmp_ln24_1' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 154 [1/1] (0.70ns)   --->   "%add_ln24_1 = add i6 %tmp_32, i6 1" [./components.h:24->./components.h:50]   --->   Operation 154 'add' 'add_ln24_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node k_2)   --->   "%select_ln24_1 = select i1 %icmp_ln24_1, i6 %add_ln24_1, i6 %tmp_32" [./components.h:24->./components.h:50]   --->   Operation 155 'select' 'select_ln24_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 156 [1/1] (0.29ns) (out node of the LUT)   --->   "%k_2 = select i1 %tmp_31, i6 %select_ln24_1, i6 %tmp_32" [./components.h:15->./components.h:50]   --->   Operation 156 'select' 'k_2' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 157 [1/1] (0.00ns)   --->   "%trunc_ln48_1 = trunc i6 %k_2" [./components.h:48]   --->   Operation 157 'trunc' 'trunc_ln48_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node sub_ln25_1)   --->   "%tmp_33 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %k_2, i32 5" [./components.h:25->./components.h:50]   --->   Operation 158 'bitselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node sub_ln25_1)   --->   "%shl_ln25_1 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i6.i10, i6 %k_2, i10 0" [./components.h:25->./components.h:50]   --->   Operation 159 'bitconcatenate' 'shl_ln25_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node sub_ln25_1)   --->   "%select_ln25_2 = select i1 %tmp_33, i16 32768, i16 %shl_ln25_1" [./components.h:25->./components.h:50]   --->   Operation 160 'select' 'select_ln25_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node sub_ln25_1)   --->   "%zext_ln25_2 = zext i16 %t_5" [./components.h:25->./components.h:50]   --->   Operation 161 'zext' 'zext_ln25_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node sub_ln25_1)   --->   "%zext_ln25_3 = zext i16 %select_ln25_2" [./components.h:25->./components.h:50]   --->   Operation 162 'zext' 'zext_ln25_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 163 [1/1] (0.78ns) (out node of the LUT)   --->   "%sub_ln25_1 = sub i17 %zext_ln25_2, i17 %zext_ln25_3" [./components.h:25->./components.h:50]   --->   Operation 163 'sub' 'sub_ln25_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_34 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub_ln25_1, i32 16" [./components.h:25->./components.h:50]   --->   Operation 164 'bitselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node u_1)   --->   "%trunc_ln25_1 = trunc i17 %sub_ln25_1" [./components.h:25->./components.h:50]   --->   Operation 165 'trunc' 'trunc_ln25_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_35 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub_ln25_1, i32 15" [./components.h:25->./components.h:50]   --->   Operation 166 'bitselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node select_ln25_3)   --->   "%xor_ln25_2 = xor i1 %tmp_34, i1 1" [./components.h:25->./components.h:50]   --->   Operation 167 'xor' 'xor_ln25_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node select_ln25_3)   --->   "%and_ln25_1 = and i1 %tmp_35, i1 %xor_ln25_2" [./components.h:25->./components.h:50]   --->   Operation 168 'and' 'and_ln25_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node u_1)   --->   "%xor_ln25_3 = xor i1 %tmp_34, i1 %tmp_35" [./components.h:25->./components.h:50]   --->   Operation 169 'xor' 'xor_ln25_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 170 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln25_3 = select i1 %and_ln25_1, i16 32767, i16 32768" [./components.h:25->./components.h:50]   --->   Operation 170 'select' 'select_ln25_3' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node and_ln19_1)   --->   "%xor_ln15_1 = xor i1 %tmp_31, i1 1" [./components.h:15->./components.h:50]   --->   Operation 171 'xor' 'xor_ln15_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 172 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln19_1 = and i1 %icmp_ln19_1, i1 %xor_ln15_1" [./components.h:19->./components.h:50]   --->   Operation 172 'and' 'and_ln19_1' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node u_1)   --->   "%or_ln19_1 = or i1 %tmp_31, i1 %icmp_ln19_1" [./components.h:19->./components.h:50]   --->   Operation 173 'or' 'or_ln19_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node u_1)   --->   "%xor_ln19_1 = xor i1 %or_ln19_1, i1 1" [./components.h:19->./components.h:50]   --->   Operation 174 'xor' 'xor_ln19_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node u_1)   --->   "%and_ln25_3 = and i1 %xor_ln25_3, i1 %xor_ln19_1" [./components.h:25->./components.h:50]   --->   Operation 175 'and' 'and_ln25_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node u_1)   --->   "%sel_tmp1 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i1.i1, i1 %tmp_31, i1 %and_ln19_1, i1 %and_ln25_3" [./components.h:15->./components.h:50]   --->   Operation 176 'bitconcatenate' 'sel_tmp1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 177 [1/1] (0.41ns) (out node of the LUT)   --->   "%u_1 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i3, i3 4, i16 0, i3 2, i16 1024, i3 1, i16 %select_ln25_3, i3 0, i16 %trunc_ln25_1, i16 0, i3 %sel_tmp1" [./components.h:25->./components.h:50]   --->   Operation 177 'sparsemux' 'u_1' <Predicate = true> <Delay = 0.41> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 178 [1/1] (0.00ns)   --->   "%sel_tmp2 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %tmp_31, i1 %and_ln19_1" [./components.h:15->./components.h:50]   --->   Operation 178 'bitconcatenate' 'sel_tmp2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 179 [1/1] (0.38ns)   --->   "%k_3 = sparsemux i4 @_ssdm_op_SparseMux.ap_auto.3i4.i4.i2, i2 2, i4 0, i2 1, i4 4, i2 0, i4 %trunc_ln48_1, i4 0, i2 %sel_tmp2" [./components.h:48]   --->   Operation 179 'sparsemux' 'k_3' <Predicate = true> <Delay = 0.38> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 180 [1/1] (0.00ns)   --->   "%store_ln56 = store i4 %k_3, i4 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_k_1" [./components.h:56]   --->   Operation 180 'store' 'store_ln56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 181 [1/1] (0.00ns)   --->   "%bit_sel = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i4, i4 %k_3, i4 3" [./components.h:66]   --->   Operation 181 'bitselect' 'bit_sel' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 182 [1/1] (0.12ns)   --->   "%xor_ln66_11 = xor i1 %bit_sel, i1 1" [./components.h:66]   --->   Operation 182 'xor' 'xor_ln66_11' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 183 [1/1] (0.00ns)   --->   "%trunc_ln66_1 = trunc i4 %k_3" [./components.h:66]   --->   Operation 183 'trunc' 'trunc_ln66_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 184 [1/1] (0.00ns)   --->   "%add_ln66_s = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %xor_ln66_11, i3 %trunc_ln66_1" [./components.h:66]   --->   Operation 184 'bitconcatenate' 'add_ln66_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln66_10 = zext i4 %add_ln66_s" [./components.h:66]   --->   Operation 185 'zext' 'zext_ln66_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 186 [1/1] (0.00ns)   --->   "%P_0_addr_4 = getelementptr i16 %P_0, i64 0, i64 %zext_ln66_10" [./components.h:66]   --->   Operation 186 'getelementptr' 'P_0_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 187 [2/2] (0.68ns)   --->   "%P_0_load_4 = load i4 %P_0_addr_4" [./components.h:66]   --->   Operation 187 'load' 'P_0_load_4' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>

State 4 <SV = 3> <Delay = 2.06>
ST_4 : Operation 188 [1/1] (1.06ns)   --->   "%b0 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.256i8.i8.i8, i8 0, i8 171, i8 1, i8 169, i8 2, i8 167, i8 3, i8 165, i8 4, i8 163, i8 5, i8 161, i8 6, i8 159, i8 7, i8 157, i8 8, i8 155, i8 9, i8 153, i8 10, i8 151, i8 11, i8 150, i8 12, i8 148, i8 13, i8 146, i8 14, i8 144, i8 15, i8 142, i8 16, i8 141, i8 17, i8 139, i8 18, i8 137, i8 19, i8 135, i8 20, i8 134, i8 21, i8 132, i8 22, i8 130, i8 23, i8 129, i8 24, i8 127, i8 25, i8 125, i8 26, i8 124, i8 27, i8 122, i8 28, i8 121, i8 29, i8 119, i8 30, i8 117, i8 31, i8 116, i8 32, i8 114, i8 33, i8 113, i8 34, i8 111, i8 35, i8 110, i8 36, i8 108, i8 37, i8 107, i8 38, i8 105, i8 39, i8 104, i8 40, i8 103, i8 41, i8 101, i8 42, i8 100, i8 43, i8 98, i8 44, i8 97, i8 45, i8 96, i8 46, i8 94, i8 47, i8 93, i8 48, i8 92, i8 49, i8 90, i8 50, i8 89, i8 51, i8 88, i8 52, i8 86, i8 53, i8 85, i8 54, i8 84, i8 55, i8 83, i8 56, i8 81, i8 57, i8 80, i8 58, i8 79, i8 59, i8 78, i8 60, i8 77, i8 61, i8 75, i8 62, i8 74, i8 63, i8 73, i8 64, i8 72, i8 65, i8 71, i8 66, i8 70, i8 67, i8 69, i8 68, i8 68, i8 69, i8 67, i8 70, i8 65, i8 71, i8 64, i8 72, i8 63, i8 73, i8 62, i8 74, i8 61, i8 75, i8 60, i8 76, i8 59, i8 77, i8 58, i8 78, i8 57, i8 79, i8 56, i8 80, i8 55, i8 81, i8 55, i8 82, i8 54, i8 83, i8 53, i8 84, i8 52, i8 85, i8 51, i8 86, i8 50, i8 87, i8 49, i8 88, i8 48, i8 89, i8 47, i8 90, i8 47, i8 91, i8 46, i8 92, i8 45, i8 93, i8 44, i8 94, i8 43, i8 95, i8 42, i8 96, i8 42, i8 97, i8 41, i8 98, i8 40, i8 99, i8 39, i8 100, i8 39, i8 101, i8 38, i8 102, i8 37, i8 103, i8 36, i8 104, i8 36, i8 105, i8 35, i8 106, i8 34, i8 107, i8 34, i8 108, i8 33, i8 109, i8 32, i8 110, i8 32, i8 111, i8 31, i8 112, i8 30, i8 113, i8 30, i8 114, i8 29, i8 115, i8 29, i8 116, i8 28, i8 117, i8 27, i8 118, i8 27, i8 119, i8 26, i8 120, i8 26, i8 121, i8 25, i8 122, i8 24, i8 123, i8 24, i8 124, i8 23, i8 125, i8 23, i8 126, i8 22, i8 127, i8 22, i8 128, i8 21, i8 129, i8 21, i8 130, i8 20, i8 131, i8 20, i8 132, i8 19, i8 133, i8 19, i8 134, i8 18, i8 135, i8 18, i8 136, i8 18, i8 137, i8 17, i8 138, i8 17, i8 139, i8 16, i8 140, i8 16, i8 141, i8 15, i8 142, i8 15, i8 143, i8 15, i8 144, i8 14, i8 145, i8 14, i8 146, i8 14, i8 147, i8 13, i8 148, i8 13, i8 149, i8 12, i8 150, i8 12, i8 151, i8 12, i8 152, i8 11, i8 153, i8 11, i8 154, i8 11, i8 155, i8 10, i8 156, i8 10, i8 157, i8 10, i8 158, i8 10, i8 159, i8 9, i8 160, i8 9, i8 161, i8 9, i8 162, i8 8, i8 163, i8 8, i8 164, i8 8, i8 165, i8 8, i8 166, i8 7, i8 167, i8 7, i8 168, i8 7, i8 169, i8 7, i8 170, i8 6, i8 171, i8 6, i8 172, i8 6, i8 173, i8 6, i8 174, i8 6, i8 175, i8 5, i8 176, i8 5, i8 177, i8 5, i8 178, i8 5, i8 179, i8 5, i8 180, i8 4, i8 181, i8 4, i8 182, i8 4, i8 183, i8 4, i8 184, i8 4, i8 185, i8 4, i8 186, i8 3, i8 187, i8 3, i8 188, i8 3, i8 189, i8 3, i8 190, i8 3, i8 191, i8 3, i8 192, i8 3, i8 193, i8 3, i8 194, i8 2, i8 195, i8 2, i8 196, i8 2, i8 197, i8 2, i8 198, i8 2, i8 199, i8 2, i8 200, i8 2, i8 201, i8 2, i8 202, i8 2, i8 203, i8 2, i8 204, i8 1, i8 205, i8 1, i8 206, i8 1, i8 207, i8 1, i8 208, i8 1, i8 209, i8 1, i8 210, i8 1, i8 211, i8 1, i8 212, i8 1, i8 213, i8 1, i8 214, i8 1, i8 215, i8 1, i8 216, i8 1, i8 217, i8 1, i8 218, i8 1, i8 219, i8 1, i8 220, i8 0, i8 221, i8 0, i8 222, i8 0, i8 223, i8 0, i8 224, i8 0, i8 225, i8 0, i8 226, i8 0, i8 227, i8 0, i8 228, i8 0, i8 229, i8 0, i8 230, i8 0, i8 231, i8 0, i8 232, i8 0, i8 233, i8 0, i8 234, i8 0, i8 235, i8 0, i8 236, i8 0, i8 237, i8 0, i8 238, i8 0, i8 239, i8 0, i8 240, i8 0, i8 241, i8 0, i8 242, i8 0, i8 243, i8 0, i8 244, i8 0, i8 245, i8 0, i8 246, i8 0, i8 247, i8 0, i8 248, i8 0, i8 249, i8 0, i8 250, i8 0, i8 251, i8 0, i8 252, i8 0, i8 253, i8 0, i8 254, i8 0, i8 255, i8 0, i8 0, i8 %ui" [./components.h:66]   --->   Operation 188 'sparsemux' 'b0' <Predicate = true> <Delay = 1.06> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 189 [1/2] (0.68ns)   --->   "%P_0_load = load i4 %P_0_addr" [./components.h:66]   --->   Operation 189 'load' 'P_0_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 190 [1/1] (0.00ns)   --->   "%sext_ln66 = sext i16 %P_0_load" [./components.h:66]   --->   Operation 190 'sext' 'sext_ln66' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln66_3 = zext i8 %b0" [./components.h:66]   --->   Operation 191 'zext' 'zext_ln66_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 192 [3/3] (0.99ns) (grouped into DSP with root node add_ln66_1)   --->   "%mul_ln66 = mul i24 %sext_ln66, i24 %zext_ln66_3" [./components.h:66]   --->   Operation 192 'mul' 'mul_ln66' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 193 [1/1] (0.70ns)   --->   "%add_ln66_2 = add i4 %k_1, i4 2" [./components.h:66]   --->   Operation 193 'add' 'add_ln66_2' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln66_6 = zext i4 %add_ln66_2" [./components.h:66]   --->   Operation 194 'zext' 'zext_ln66_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 195 [1/1] (0.00ns)   --->   "%P_0_addr_2 = getelementptr i16 %P_0, i64 0, i64 %zext_ln66_6" [./components.h:66]   --->   Operation 195 'getelementptr' 'P_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 196 [2/2] (0.68ns)   --->   "%P_0_load_2 = load i4 %P_0_addr_2" [./components.h:66]   --->   Operation 196 'load' 'P_0_load_2' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 197 [1/1] (0.00ns)   --->   "%sext_ln53_1 = sext i16 %u_1" [./components.h:53]   --->   Operation 197 'sext' 'sext_ln53_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 198 [1/1] (0.00ns)   --->   "%tmp_36 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %u_1, i15 0" [./components.h:53]   --->   Operation 198 'bitconcatenate' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 199 [1/1] (0.00ns)   --->   "%sext_ln53_3 = sext i31 %tmp_36" [./components.h:53]   --->   Operation 199 'sext' 'sext_ln53_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 200 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln53_1 = sub i32 %sext_ln53_3, i32 %sext_ln53_1" [./components.h:53]   --->   Operation 200 'sub' 'sub_ln53_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 201 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln53_2 = add i32 %sub_ln53_1, i32 524288" [./components.h:53]   --->   Operation 201 'add' 'add_ln53_2' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_41_cast1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %add_ln53_2, i32 20, i32 27" [./components.h:53]   --->   Operation 202 'partselect' 'tmp_41_cast1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node ui_1)   --->   "%tmp_37 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln53_2, i32 31" [./components.h:53]   --->   Operation 203 'bitselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 204 [1/1] (0.00ns)   --->   "%trunc_ln53_1 = trunc i32 %add_ln53_2" [./components.h:53]   --->   Operation 204 'trunc' 'trunc_ln53_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 205 [1/1] (0.80ns)   --->   "%icmp_ln53_1 = icmp_ne  i20 %trunc_ln53_1, i20 0" [./components.h:53]   --->   Operation 205 'icmp' 'icmp_ln53_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 206 [1/1] (0.70ns)   --->   "%add_ln53_3 = add i8 %tmp_41_cast1, i8 1" [./components.h:53]   --->   Operation 206 'add' 'add_ln53_3' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node ui_1)   --->   "%select_ln53_1 = select i1 %icmp_ln53_1, i8 %add_ln53_3, i8 %tmp_41_cast1" [./components.h:53]   --->   Operation 207 'select' 'select_ln53_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 208 [1/1] (0.30ns) (out node of the LUT)   --->   "%ui_1 = select i1 %tmp_37, i8 %select_ln53_1, i8 %tmp_41_cast1" [./components.h:53]   --->   Operation 208 'select' 'ui_1' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 209 [1/1] (0.00ns)   --->   "%store_ln57 = store i8 %ui_1, i8 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_u_index_1" [./components.h:57]   --->   Operation 209 'store' 'store_ln57' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 210 [1/2] (0.68ns)   --->   "%P_0_load_4 = load i4 %P_0_addr_4" [./components.h:66]   --->   Operation 210 'load' 'P_0_load_4' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_4 : Operation 211 [1/1] (0.70ns)   --->   "%add_ln66_9 = add i4 %k_3, i4 10" [./components.h:66]   --->   Operation 211 'add' 'add_ln66_9' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 212 [1/1] (0.00ns)   --->   "%zext_ln66_14 = zext i4 %add_ln66_9" [./components.h:66]   --->   Operation 212 'zext' 'zext_ln66_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 213 [1/1] (0.00ns)   --->   "%P_0_addr_6 = getelementptr i16 %P_0, i64 0, i64 %zext_ln66_14" [./components.h:66]   --->   Operation 213 'getelementptr' 'P_0_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 214 [2/2] (0.68ns)   --->   "%P_0_load_6 = load i4 %P_0_addr_6" [./components.h:66]   --->   Operation 214 'load' 'P_0_load_6' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>

State 5 <SV = 4> <Delay = 2.06>
ST_5 : Operation 215 [1/1] (1.06ns)   --->   "%b1 = sparsemux i10 @_ssdm_op_SparseMux.ap_auto.256i10.i10.i8, i8 0, i10 683, i8 1, i10 683, i8 2, i10 683, i8 3, i10 683, i8 4, i10 682, i8 5, i10 682, i8 6, i10 682, i8 7, i10 682, i8 8, i10 682, i8 9, i10 681, i8 10, i10 681, i8 11, i10 681, i8 12, i10 680, i8 13, i10 680, i8 14, i10 680, i8 15, i10 679, i8 16, i10 679, i8 17, i10 678, i8 18, i10 678, i8 19, i10 677, i8 20, i10 677, i8 21, i10 676, i8 22, i10 675, i8 23, i10 675, i8 24, i10 674, i8 25, i10 673, i8 26, i10 673, i8 27, i10 672, i8 28, i10 671, i8 29, i10 670, i8 30, i10 669, i8 31, i10 669, i8 32, i10 668, i8 33, i10 667, i8 34, i10 666, i8 35, i10 665, i8 36, i10 664, i8 37, i10 663, i8 38, i10 662, i8 39, i10 661, i8 40, i10 660, i8 41, i10 659, i8 42, i10 657, i8 43, i10 656, i8 44, i10 655, i8 45, i10 654, i8 46, i10 653, i8 47, i10 651, i8 48, i10 650, i8 49, i10 649, i8 50, i10 647, i8 51, i10 646, i8 52, i10 645, i8 53, i10 643, i8 54, i10 642, i8 55, i10 640, i8 56, i10 639, i8 57, i10 638, i8 58, i10 636, i8 59, i10 635, i8 60, i10 633, i8 61, i10 631, i8 62, i10 630, i8 63, i10 628, i8 64, i10 627, i8 65, i10 625, i8 66, i10 623, i8 67, i10 622, i8 68, i10 620, i8 69, i10 618, i8 70, i10 617, i8 71, i10 615, i8 72, i10 613, i8 73, i10 611, i8 74, i10 609, i8 75, i10 608, i8 76, i10 606, i8 77, i10 604, i8 78, i10 602, i8 79, i10 600, i8 80, i10 598, i8 81, i10 596, i8 82, i10 594, i8 83, i10 592, i8 84, i10 591, i8 85, i10 589, i8 86, i10 587, i8 87, i10 584, i8 88, i10 582, i8 89, i10 580, i8 90, i10 578, i8 91, i10 576, i8 92, i10 574, i8 93, i10 572, i8 94, i10 570, i8 95, i10 568, i8 96, i10 566, i8 97, i10 564, i8 98, i10 561, i8 99, i10 559, i8 100, i10 557, i8 101, i10 555, i8 102, i10 552, i8 103, i10 550, i8 104, i10 548, i8 105, i10 546, i8 106, i10 543, i8 107, i10 541, i8 108, i10 539, i8 109, i10 537, i8 110, i10 534, i8 111, i10 532, i8 112, i10 530, i8 113, i10 527, i8 114, i10 525, i8 115, i10 522, i8 116, i10 520, i8 117, i10 518, i8 118, i10 515, i8 119, i10 513, i8 120, i10 510, i8 121, i10 508, i8 122, i10 506, i8 123, i10 503, i8 124, i10 501, i8 125, i10 498, i8 126, i10 496, i8 127, i10 493, i8 128, i10 491, i8 129, i10 488, i8 130, i10 486, i8 131, i10 483, i8 132, i10 481, i8 133, i10 478, i8 134, i10 476, i8 135, i10 473, i8 136, i10 470, i8 137, i10 468, i8 138, i10 465, i8 139, i10 463, i8 140, i10 460, i8 141, i10 458, i8 142, i10 455, i8 143, i10 452, i8 144, i10 450, i8 145, i10 447, i8 146, i10 445, i8 147, i10 442, i8 148, i10 439, i8 149, i10 437, i8 150, i10 434, i8 151, i10 431, i8 152, i10 429, i8 153, i10 426, i8 154, i10 424, i8 155, i10 421, i8 156, i10 418, i8 157, i10 416, i8 158, i10 413, i8 159, i10 410, i8 160, i10 408, i8 161, i10 405, i8 162, i10 402, i8 163, i10 400, i8 164, i10 397, i8 165, i10 394, i8 166, i10 392, i8 167, i10 389, i8 168, i10 386, i8 169, i10 384, i8 170, i10 381, i8 171, i10 378, i8 172, i10 376, i8 173, i10 373, i8 174, i10 370, i8 175, i10 368, i8 176, i10 365, i8 177, i10 362, i8 178, i10 360, i8 179, i10 357, i8 180, i10 354, i8 181, i10 352, i8 182, i10 349, i8 183, i10 346, i8 184, i10 344, i8 185, i10 341, i8 186, i10 338, i8 187, i10 336, i8 188, i10 333, i8 189, i10 331, i8 190, i10 328, i8 191, i10 325, i8 192, i10 323, i8 193, i10 320, i8 194, i10 317, i8 195, i10 315, i8 196, i10 312, i8 197, i10 310, i8 198, i10 307, i8 199, i10 304, i8 200, i10 302, i8 201, i10 299, i8 202, i10 297, i8 203, i10 294, i8 204, i10 292, i8 205, i10 289, i8 206, i10 286, i8 207, i10 284, i8 208, i10 281, i8 209, i10 279, i8 210, i10 276, i8 211, i10 274, i8 212, i10 271, i8 213, i10 269, i8 214, i10 266, i8 215, i10 264, i8 216, i10 261, i8 217, i10 259, i8 218, i10 256, i8 219, i10 254, i8 220, i10 251, i8 221, i10 249, i8 222, i10 246, i8 223, i10 244, i8 224, i10 242, i8 225, i10 239, i8 226, i10 237, i8 227, i10 234, i8 228, i10 232, i8 229, i10 230, i8 230, i10 227, i8 231, i10 225, i8 232, i10 223, i8 233, i10 220, i8 234, i10 218, i8 235, i10 216, i8 236, i10 214, i8 237, i10 211, i8 238, i10 209, i8 239, i10 207, i8 240, i10 205, i8 241, i10 202, i8 242, i10 200, i8 243, i10 198, i8 244, i10 196, i8 245, i10 194, i8 246, i10 191, i8 247, i10 189, i8 248, i10 187, i8 249, i10 185, i8 250, i10 183, i8 251, i10 181, i8 252, i10 179, i8 253, i10 177, i8 254, i10 175, i8 255, i10 173, i10 0, i8 %ui" [./components.h:66]   --->   Operation 215 'sparsemux' 'b1' <Predicate = true> <Delay = 1.06> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 216 [1/1] (1.06ns)   --->   "%b2 = sparsemux i10 @_ssdm_op_SparseMux.ap_auto.256i10.i10.i8, i8 0, i10 171, i8 1, i10 173, i8 2, i10 175, i8 3, i10 177, i8 4, i10 179, i8 5, i10 181, i8 6, i10 183, i8 7, i10 185, i8 8, i10 187, i8 9, i10 189, i8 10, i10 191, i8 11, i10 194, i8 12, i10 196, i8 13, i10 198, i8 14, i10 200, i8 15, i10 202, i8 16, i10 205, i8 17, i10 207, i8 18, i10 209, i8 19, i10 211, i8 20, i10 214, i8 21, i10 216, i8 22, i10 218, i8 23, i10 220, i8 24, i10 223, i8 25, i10 225, i8 26, i10 227, i8 27, i10 230, i8 28, i10 232, i8 29, i10 234, i8 30, i10 237, i8 31, i10 239, i8 32, i10 242, i8 33, i10 244, i8 34, i10 246, i8 35, i10 249, i8 36, i10 251, i8 37, i10 254, i8 38, i10 256, i8 39, i10 259, i8 40, i10 261, i8 41, i10 264, i8 42, i10 266, i8 43, i10 269, i8 44, i10 271, i8 45, i10 274, i8 46, i10 276, i8 47, i10 279, i8 48, i10 281, i8 49, i10 284, i8 50, i10 286, i8 51, i10 289, i8 52, i10 292, i8 53, i10 294, i8 54, i10 297, i8 55, i10 299, i8 56, i10 302, i8 57, i10 304, i8 58, i10 307, i8 59, i10 310, i8 60, i10 312, i8 61, i10 315, i8 62, i10 317, i8 63, i10 320, i8 64, i10 323, i8 65, i10 325, i8 66, i10 328, i8 67, i10 331, i8 68, i10 333, i8 69, i10 336, i8 70, i10 338, i8 71, i10 341, i8 72, i10 344, i8 73, i10 346, i8 74, i10 349, i8 75, i10 352, i8 76, i10 354, i8 77, i10 357, i8 78, i10 360, i8 79, i10 362, i8 80, i10 365, i8 81, i10 368, i8 82, i10 370, i8 83, i10 373, i8 84, i10 376, i8 85, i10 378, i8 86, i10 381, i8 87, i10 384, i8 88, i10 386, i8 89, i10 389, i8 90, i10 392, i8 91, i10 394, i8 92, i10 397, i8 93, i10 400, i8 94, i10 402, i8 95, i10 405, i8 96, i10 408, i8 97, i10 410, i8 98, i10 413, i8 99, i10 416, i8 100, i10 418, i8 101, i10 421, i8 102, i10 424, i8 103, i10 426, i8 104, i10 429, i8 105, i10 431, i8 106, i10 434, i8 107, i10 437, i8 108, i10 439, i8 109, i10 442, i8 110, i10 445, i8 111, i10 447, i8 112, i10 450, i8 113, i10 452, i8 114, i10 455, i8 115, i10 458, i8 116, i10 460, i8 117, i10 463, i8 118, i10 465, i8 119, i10 468, i8 120, i10 470, i8 121, i10 473, i8 122, i10 476, i8 123, i10 478, i8 124, i10 481, i8 125, i10 483, i8 126, i10 486, i8 127, i10 488, i8 128, i10 491, i8 129, i10 493, i8 130, i10 496, i8 131, i10 498, i8 132, i10 501, i8 133, i10 503, i8 134, i10 506, i8 135, i10 508, i8 136, i10 510, i8 137, i10 513, i8 138, i10 515, i8 139, i10 518, i8 140, i10 520, i8 141, i10 522, i8 142, i10 525, i8 143, i10 527, i8 144, i10 530, i8 145, i10 532, i8 146, i10 534, i8 147, i10 537, i8 148, i10 539, i8 149, i10 541, i8 150, i10 543, i8 151, i10 546, i8 152, i10 548, i8 153, i10 550, i8 154, i10 552, i8 155, i10 555, i8 156, i10 557, i8 157, i10 559, i8 158, i10 561, i8 159, i10 564, i8 160, i10 566, i8 161, i10 568, i8 162, i10 570, i8 163, i10 572, i8 164, i10 574, i8 165, i10 576, i8 166, i10 578, i8 167, i10 580, i8 168, i10 582, i8 169, i10 584, i8 170, i10 587, i8 171, i10 589, i8 172, i10 591, i8 173, i10 592, i8 174, i10 594, i8 175, i10 596, i8 176, i10 598, i8 177, i10 600, i8 178, i10 602, i8 179, i10 604, i8 180, i10 606, i8 181, i10 608, i8 182, i10 609, i8 183, i10 611, i8 184, i10 613, i8 185, i10 615, i8 186, i10 617, i8 187, i10 618, i8 188, i10 620, i8 189, i10 622, i8 190, i10 623, i8 191, i10 625, i8 192, i10 627, i8 193, i10 628, i8 194, i10 630, i8 195, i10 631, i8 196, i10 633, i8 197, i10 635, i8 198, i10 636, i8 199, i10 638, i8 200, i10 639, i8 201, i10 640, i8 202, i10 642, i8 203, i10 643, i8 204, i10 645, i8 205, i10 646, i8 206, i10 647, i8 207, i10 649, i8 208, i10 650, i8 209, i10 651, i8 210, i10 653, i8 211, i10 654, i8 212, i10 655, i8 213, i10 656, i8 214, i10 657, i8 215, i10 659, i8 216, i10 660, i8 217, i10 661, i8 218, i10 662, i8 219, i10 663, i8 220, i10 664, i8 221, i10 665, i8 222, i10 666, i8 223, i10 667, i8 224, i10 668, i8 225, i10 669, i8 226, i10 669, i8 227, i10 670, i8 228, i10 671, i8 229, i10 672, i8 230, i10 673, i8 231, i10 673, i8 232, i10 674, i8 233, i10 675, i8 234, i10 675, i8 235, i10 676, i8 236, i10 677, i8 237, i10 677, i8 238, i10 678, i8 239, i10 678, i8 240, i10 679, i8 241, i10 679, i8 242, i10 680, i8 243, i10 680, i8 244, i10 680, i8 245, i10 681, i8 246, i10 681, i8 247, i10 681, i8 248, i10 682, i8 249, i10 682, i8 250, i10 682, i8 251, i10 682, i8 252, i10 682, i8 253, i10 683, i8 254, i10 683, i8 255, i10 683, i10 0, i8 %ui" [./components.h:66]   --->   Operation 216 'sparsemux' 'b2' <Predicate = true> <Delay = 1.06> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 217 [2/3] (0.99ns) (grouped into DSP with root node add_ln66_1)   --->   "%mul_ln66 = mul i24 %sext_ln66, i24 %zext_ln66_3" [./components.h:66]   --->   Operation 217 'mul' 'mul_ln66' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 218 [1/1] (0.70ns)   --->   "%add_ln66 = add i4 %k_1, i4 1" [./components.h:66]   --->   Operation 218 'add' 'add_ln66' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 219 [1/1] (0.00ns)   --->   "%zext_ln66_4 = zext i4 %add_ln66" [./components.h:66]   --->   Operation 219 'zext' 'zext_ln66_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 220 [1/1] (0.00ns)   --->   "%P_0_addr_1 = getelementptr i16 %P_0, i64 0, i64 %zext_ln66_4" [./components.h:66]   --->   Operation 220 'getelementptr' 'P_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 221 [2/2] (0.68ns)   --->   "%P_0_load_1 = load i4 %P_0_addr_1" [./components.h:66]   --->   Operation 221 'load' 'P_0_load_1' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_5 : Operation 222 [1/2] (0.68ns)   --->   "%P_0_load_2 = load i4 %P_0_addr_2" [./components.h:66]   --->   Operation 222 'load' 'P_0_load_2' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_5 : Operation 223 [1/1] (0.00ns)   --->   "%sext_ln66_3 = sext i16 %P_0_load_2" [./components.h:66]   --->   Operation 223 'sext' 'sext_ln66_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 224 [1/1] (0.00ns)   --->   "%zext_ln66_7 = zext i10 %b2" [./components.h:66]   --->   Operation 224 'zext' 'zext_ln66_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 225 [3/3] (0.99ns) (grouped into DSP with root node add_ln66_3)   --->   "%mul_ln66_2 = mul i26 %sext_ln66_3, i26 %zext_ln66_7" [./components.h:66]   --->   Operation 225 'mul' 'mul_ln66_2' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 226 [1/1] (0.70ns)   --->   "%add_ln66_4 = add i4 %k_1, i4 3" [./components.h:66]   --->   Operation 226 'add' 'add_ln66_4' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 227 [1/1] (0.00ns)   --->   "%zext_ln66_8 = zext i4 %add_ln66_4" [./components.h:66]   --->   Operation 227 'zext' 'zext_ln66_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 228 [1/1] (0.00ns)   --->   "%P_0_addr_3 = getelementptr i16 %P_0, i64 0, i64 %zext_ln66_8" [./components.h:66]   --->   Operation 228 'getelementptr' 'P_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 229 [2/2] (0.68ns)   --->   "%P_0_load_3 = load i4 %P_0_addr_3" [./components.h:66]   --->   Operation 229 'load' 'P_0_load_3' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_5 : Operation 230 [1/1] (1.06ns)   --->   "%b0_1 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.256i8.i8.i8, i8 0, i8 171, i8 1, i8 169, i8 2, i8 167, i8 3, i8 165, i8 4, i8 163, i8 5, i8 161, i8 6, i8 159, i8 7, i8 157, i8 8, i8 155, i8 9, i8 153, i8 10, i8 151, i8 11, i8 150, i8 12, i8 148, i8 13, i8 146, i8 14, i8 144, i8 15, i8 142, i8 16, i8 141, i8 17, i8 139, i8 18, i8 137, i8 19, i8 135, i8 20, i8 134, i8 21, i8 132, i8 22, i8 130, i8 23, i8 129, i8 24, i8 127, i8 25, i8 125, i8 26, i8 124, i8 27, i8 122, i8 28, i8 121, i8 29, i8 119, i8 30, i8 117, i8 31, i8 116, i8 32, i8 114, i8 33, i8 113, i8 34, i8 111, i8 35, i8 110, i8 36, i8 108, i8 37, i8 107, i8 38, i8 105, i8 39, i8 104, i8 40, i8 103, i8 41, i8 101, i8 42, i8 100, i8 43, i8 98, i8 44, i8 97, i8 45, i8 96, i8 46, i8 94, i8 47, i8 93, i8 48, i8 92, i8 49, i8 90, i8 50, i8 89, i8 51, i8 88, i8 52, i8 86, i8 53, i8 85, i8 54, i8 84, i8 55, i8 83, i8 56, i8 81, i8 57, i8 80, i8 58, i8 79, i8 59, i8 78, i8 60, i8 77, i8 61, i8 75, i8 62, i8 74, i8 63, i8 73, i8 64, i8 72, i8 65, i8 71, i8 66, i8 70, i8 67, i8 69, i8 68, i8 68, i8 69, i8 67, i8 70, i8 65, i8 71, i8 64, i8 72, i8 63, i8 73, i8 62, i8 74, i8 61, i8 75, i8 60, i8 76, i8 59, i8 77, i8 58, i8 78, i8 57, i8 79, i8 56, i8 80, i8 55, i8 81, i8 55, i8 82, i8 54, i8 83, i8 53, i8 84, i8 52, i8 85, i8 51, i8 86, i8 50, i8 87, i8 49, i8 88, i8 48, i8 89, i8 47, i8 90, i8 47, i8 91, i8 46, i8 92, i8 45, i8 93, i8 44, i8 94, i8 43, i8 95, i8 42, i8 96, i8 42, i8 97, i8 41, i8 98, i8 40, i8 99, i8 39, i8 100, i8 39, i8 101, i8 38, i8 102, i8 37, i8 103, i8 36, i8 104, i8 36, i8 105, i8 35, i8 106, i8 34, i8 107, i8 34, i8 108, i8 33, i8 109, i8 32, i8 110, i8 32, i8 111, i8 31, i8 112, i8 30, i8 113, i8 30, i8 114, i8 29, i8 115, i8 29, i8 116, i8 28, i8 117, i8 27, i8 118, i8 27, i8 119, i8 26, i8 120, i8 26, i8 121, i8 25, i8 122, i8 24, i8 123, i8 24, i8 124, i8 23, i8 125, i8 23, i8 126, i8 22, i8 127, i8 22, i8 128, i8 21, i8 129, i8 21, i8 130, i8 20, i8 131, i8 20, i8 132, i8 19, i8 133, i8 19, i8 134, i8 18, i8 135, i8 18, i8 136, i8 18, i8 137, i8 17, i8 138, i8 17, i8 139, i8 16, i8 140, i8 16, i8 141, i8 15, i8 142, i8 15, i8 143, i8 15, i8 144, i8 14, i8 145, i8 14, i8 146, i8 14, i8 147, i8 13, i8 148, i8 13, i8 149, i8 12, i8 150, i8 12, i8 151, i8 12, i8 152, i8 11, i8 153, i8 11, i8 154, i8 11, i8 155, i8 10, i8 156, i8 10, i8 157, i8 10, i8 158, i8 10, i8 159, i8 9, i8 160, i8 9, i8 161, i8 9, i8 162, i8 8, i8 163, i8 8, i8 164, i8 8, i8 165, i8 8, i8 166, i8 7, i8 167, i8 7, i8 168, i8 7, i8 169, i8 7, i8 170, i8 6, i8 171, i8 6, i8 172, i8 6, i8 173, i8 6, i8 174, i8 6, i8 175, i8 5, i8 176, i8 5, i8 177, i8 5, i8 178, i8 5, i8 179, i8 5, i8 180, i8 4, i8 181, i8 4, i8 182, i8 4, i8 183, i8 4, i8 184, i8 4, i8 185, i8 4, i8 186, i8 3, i8 187, i8 3, i8 188, i8 3, i8 189, i8 3, i8 190, i8 3, i8 191, i8 3, i8 192, i8 3, i8 193, i8 3, i8 194, i8 2, i8 195, i8 2, i8 196, i8 2, i8 197, i8 2, i8 198, i8 2, i8 199, i8 2, i8 200, i8 2, i8 201, i8 2, i8 202, i8 2, i8 203, i8 2, i8 204, i8 1, i8 205, i8 1, i8 206, i8 1, i8 207, i8 1, i8 208, i8 1, i8 209, i8 1, i8 210, i8 1, i8 211, i8 1, i8 212, i8 1, i8 213, i8 1, i8 214, i8 1, i8 215, i8 1, i8 216, i8 1, i8 217, i8 1, i8 218, i8 1, i8 219, i8 1, i8 220, i8 0, i8 221, i8 0, i8 222, i8 0, i8 223, i8 0, i8 224, i8 0, i8 225, i8 0, i8 226, i8 0, i8 227, i8 0, i8 228, i8 0, i8 229, i8 0, i8 230, i8 0, i8 231, i8 0, i8 232, i8 0, i8 233, i8 0, i8 234, i8 0, i8 235, i8 0, i8 236, i8 0, i8 237, i8 0, i8 238, i8 0, i8 239, i8 0, i8 240, i8 0, i8 241, i8 0, i8 242, i8 0, i8 243, i8 0, i8 244, i8 0, i8 245, i8 0, i8 246, i8 0, i8 247, i8 0, i8 248, i8 0, i8 249, i8 0, i8 250, i8 0, i8 251, i8 0, i8 252, i8 0, i8 253, i8 0, i8 254, i8 0, i8 255, i8 0, i8 0, i8 %ui_1" [./components.h:66]   --->   Operation 230 'sparsemux' 'b0_1' <Predicate = true> <Delay = 1.06> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 231 [1/1] (0.00ns)   --->   "%sext_ln66_8 = sext i16 %P_0_load_4" [./components.h:66]   --->   Operation 231 'sext' 'sext_ln66_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 232 [1/1] (0.00ns)   --->   "%zext_ln66_11 = zext i8 %b0_1" [./components.h:66]   --->   Operation 232 'zext' 'zext_ln66_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 233 [3/3] (0.99ns) (grouped into DSP with root node add_ln66_8)   --->   "%mul_ln66_4 = mul i24 %sext_ln66_8, i24 %zext_ln66_11" [./components.h:66]   --->   Operation 233 'mul' 'mul_ln66_4' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 234 [1/2] (0.68ns)   --->   "%P_0_load_6 = load i4 %P_0_addr_6" [./components.h:66]   --->   Operation 234 'load' 'P_0_load_6' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>

State 6 <SV = 5> <Delay = 3.26>
ST_6 : Operation 235 [1/1] (1.06ns)   --->   "%b3 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.256i8.i8.i8, i8 0, i8 0, i8 1, i8 0, i8 2, i8 0, i8 3, i8 0, i8 4, i8 0, i8 5, i8 0, i8 6, i8 0, i8 7, i8 0, i8 8, i8 0, i8 9, i8 0, i8 10, i8 0, i8 11, i8 0, i8 12, i8 0, i8 13, i8 0, i8 14, i8 0, i8 15, i8 0, i8 16, i8 0, i8 17, i8 0, i8 18, i8 0, i8 19, i8 0, i8 20, i8 0, i8 21, i8 0, i8 22, i8 0, i8 23, i8 0, i8 24, i8 0, i8 25, i8 0, i8 26, i8 0, i8 27, i8 0, i8 28, i8 0, i8 29, i8 0, i8 30, i8 0, i8 31, i8 0, i8 32, i8 0, i8 33, i8 0, i8 34, i8 0, i8 35, i8 0, i8 36, i8 0, i8 37, i8 1, i8 38, i8 1, i8 39, i8 1, i8 40, i8 1, i8 41, i8 1, i8 42, i8 1, i8 43, i8 1, i8 44, i8 1, i8 45, i8 1, i8 46, i8 1, i8 47, i8 1, i8 48, i8 1, i8 49, i8 1, i8 50, i8 1, i8 51, i8 1, i8 52, i8 1, i8 53, i8 2, i8 54, i8 2, i8 55, i8 2, i8 56, i8 2, i8 57, i8 2, i8 58, i8 2, i8 59, i8 2, i8 60, i8 2, i8 61, i8 2, i8 62, i8 2, i8 63, i8 3, i8 64, i8 3, i8 65, i8 3, i8 66, i8 3, i8 67, i8 3, i8 68, i8 3, i8 69, i8 3, i8 70, i8 3, i8 71, i8 4, i8 72, i8 4, i8 73, i8 4, i8 74, i8 4, i8 75, i8 4, i8 76, i8 4, i8 77, i8 5, i8 78, i8 5, i8 79, i8 5, i8 80, i8 5, i8 81, i8 5, i8 82, i8 6, i8 83, i8 6, i8 84, i8 6, i8 85, i8 6, i8 86, i8 6, i8 87, i8 7, i8 88, i8 7, i8 89, i8 7, i8 90, i8 7, i8 91, i8 8, i8 92, i8 8, i8 93, i8 8, i8 94, i8 8, i8 95, i8 9, i8 96, i8 9, i8 97, i8 9, i8 98, i8 10, i8 99, i8 10, i8 100, i8 10, i8 101, i8 10, i8 102, i8 11, i8 103, i8 11, i8 104, i8 11, i8 105, i8 12, i8 106, i8 12, i8 107, i8 12, i8 108, i8 13, i8 109, i8 13, i8 110, i8 14, i8 111, i8 14, i8 112, i8 14, i8 113, i8 15, i8 114, i8 15, i8 115, i8 15, i8 116, i8 16, i8 117, i8 16, i8 118, i8 17, i8 119, i8 17, i8 120, i8 18, i8 121, i8 18, i8 122, i8 18, i8 123, i8 19, i8 124, i8 19, i8 125, i8 20, i8 126, i8 20, i8 127, i8 21, i8 128, i8 21, i8 129, i8 22, i8 130, i8 22, i8 131, i8 23, i8 132, i8 23, i8 133, i8 24, i8 134, i8 24, i8 135, i8 25, i8 136, i8 26, i8 137, i8 26, i8 138, i8 27, i8 139, i8 27, i8 140, i8 28, i8 141, i8 29, i8 142, i8 29, i8 143, i8 30, i8 144, i8 30, i8 145, i8 31, i8 146, i8 32, i8 147, i8 32, i8 148, i8 33, i8 149, i8 34, i8 150, i8 34, i8 151, i8 35, i8 152, i8 36, i8 153, i8 36, i8 154, i8 37, i8 155, i8 38, i8 156, i8 39, i8 157, i8 39, i8 158, i8 40, i8 159, i8 41, i8 160, i8 42, i8 161, i8 42, i8 162, i8 43, i8 163, i8 44, i8 164, i8 45, i8 165, i8 46, i8 166, i8 47, i8 167, i8 47, i8 168, i8 48, i8 169, i8 49, i8 170, i8 50, i8 171, i8 51, i8 172, i8 52, i8 173, i8 53, i8 174, i8 54, i8 175, i8 55, i8 176, i8 55, i8 177, i8 56, i8 178, i8 57, i8 179, i8 58, i8 180, i8 59, i8 181, i8 60, i8 182, i8 61, i8 183, i8 62, i8 184, i8 63, i8 185, i8 64, i8 186, i8 65, i8 187, i8 67, i8 188, i8 68, i8 189, i8 69, i8 190, i8 70, i8 191, i8 71, i8 192, i8 72, i8 193, i8 73, i8 194, i8 74, i8 195, i8 75, i8 196, i8 77, i8 197, i8 78, i8 198, i8 79, i8 199, i8 80, i8 200, i8 81, i8 201, i8 83, i8 202, i8 84, i8 203, i8 85, i8 204, i8 86, i8 205, i8 88, i8 206, i8 89, i8 207, i8 90, i8 208, i8 92, i8 209, i8 93, i8 210, i8 94, i8 211, i8 96, i8 212, i8 97, i8 213, i8 98, i8 214, i8 100, i8 215, i8 101, i8 216, i8 103, i8 217, i8 104, i8 218, i8 105, i8 219, i8 107, i8 220, i8 108, i8 221, i8 110, i8 222, i8 111, i8 223, i8 113, i8 224, i8 114, i8 225, i8 116, i8 226, i8 117, i8 227, i8 119, i8 228, i8 121, i8 229, i8 122, i8 230, i8 124, i8 231, i8 125, i8 232, i8 127, i8 233, i8 129, i8 234, i8 130, i8 235, i8 132, i8 236, i8 134, i8 237, i8 135, i8 238, i8 137, i8 239, i8 139, i8 240, i8 141, i8 241, i8 142, i8 242, i8 144, i8 243, i8 146, i8 244, i8 148, i8 245, i8 150, i8 246, i8 151, i8 247, i8 153, i8 248, i8 155, i8 249, i8 157, i8 250, i8 159, i8 251, i8 161, i8 252, i8 163, i8 253, i8 165, i8 254, i8 167, i8 255, i8 169, i8 0, i8 %ui" [./components.h:66]   --->   Operation 235 'sparsemux' 'b3' <Predicate = true> <Delay = 1.06> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 236 [1/3] (0.00ns) (grouped into DSP with root node add_ln66_1)   --->   "%mul_ln66 = mul i24 %sext_ln66, i24 %zext_ln66_3" [./components.h:66]   --->   Operation 236 'mul' 'mul_ln66' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 237 [1/2] (0.68ns)   --->   "%P_0_load_1 = load i4 %P_0_addr_1" [./components.h:66]   --->   Operation 237 'load' 'P_0_load_1' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_6 : Operation 238 [1/1] (0.00ns)   --->   "%sext_ln66_1 = sext i16 %P_0_load_1" [./components.h:66]   --->   Operation 238 'sext' 'sext_ln66_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 239 [1/1] (0.00ns)   --->   "%zext_ln66_5 = zext i10 %b1" [./components.h:66]   --->   Operation 239 'zext' 'zext_ln66_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 240 [1/1] (1.94ns)   --->   "%mul_ln66_1 = mul i26 %sext_ln66_1, i26 %zext_ln66_5" [./components.h:66]   --->   Operation 240 'mul' 'mul_ln66_1' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 241 [1/1] (0.00ns) (grouped into DSP with root node add_ln66_1)   --->   "%sext_ln66_2 = sext i24 %mul_ln66" [./components.h:66]   --->   Operation 241 'sext' 'sext_ln66_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 242 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln66_1 = add i26 %mul_ln66_1, i26 %sext_ln66_2" [./components.h:66]   --->   Operation 242 'add' 'add_ln66_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 243 [2/3] (0.99ns) (grouped into DSP with root node add_ln66_3)   --->   "%mul_ln66_2 = mul i26 %sext_ln66_3, i26 %zext_ln66_7" [./components.h:66]   --->   Operation 243 'mul' 'mul_ln66_2' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 244 [1/2] (0.68ns)   --->   "%P_0_load_3 = load i4 %P_0_addr_3" [./components.h:66]   --->   Operation 244 'load' 'P_0_load_3' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_6 : Operation 245 [1/1] (0.00ns)   --->   "%sext_ln66_6 = sext i16 %P_0_load_3" [./components.h:66]   --->   Operation 245 'sext' 'sext_ln66_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 246 [1/1] (0.00ns)   --->   "%zext_ln66_9 = zext i8 %b3" [./components.h:66]   --->   Operation 246 'zext' 'zext_ln66_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 247 [3/3] (0.99ns) (grouped into DSP with root node add_ln66_5)   --->   "%mul_ln66_3 = mul i24 %sext_ln66_6, i24 %zext_ln66_9" [./components.h:66]   --->   Operation 247 'mul' 'mul_ln66_3' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 248 [1/1] (1.06ns)   --->   "%b1_1 = sparsemux i10 @_ssdm_op_SparseMux.ap_auto.256i10.i10.i8, i8 0, i10 683, i8 1, i10 683, i8 2, i10 683, i8 3, i10 683, i8 4, i10 682, i8 5, i10 682, i8 6, i10 682, i8 7, i10 682, i8 8, i10 682, i8 9, i10 681, i8 10, i10 681, i8 11, i10 681, i8 12, i10 680, i8 13, i10 680, i8 14, i10 680, i8 15, i10 679, i8 16, i10 679, i8 17, i10 678, i8 18, i10 678, i8 19, i10 677, i8 20, i10 677, i8 21, i10 676, i8 22, i10 675, i8 23, i10 675, i8 24, i10 674, i8 25, i10 673, i8 26, i10 673, i8 27, i10 672, i8 28, i10 671, i8 29, i10 670, i8 30, i10 669, i8 31, i10 669, i8 32, i10 668, i8 33, i10 667, i8 34, i10 666, i8 35, i10 665, i8 36, i10 664, i8 37, i10 663, i8 38, i10 662, i8 39, i10 661, i8 40, i10 660, i8 41, i10 659, i8 42, i10 657, i8 43, i10 656, i8 44, i10 655, i8 45, i10 654, i8 46, i10 653, i8 47, i10 651, i8 48, i10 650, i8 49, i10 649, i8 50, i10 647, i8 51, i10 646, i8 52, i10 645, i8 53, i10 643, i8 54, i10 642, i8 55, i10 640, i8 56, i10 639, i8 57, i10 638, i8 58, i10 636, i8 59, i10 635, i8 60, i10 633, i8 61, i10 631, i8 62, i10 630, i8 63, i10 628, i8 64, i10 627, i8 65, i10 625, i8 66, i10 623, i8 67, i10 622, i8 68, i10 620, i8 69, i10 618, i8 70, i10 617, i8 71, i10 615, i8 72, i10 613, i8 73, i10 611, i8 74, i10 609, i8 75, i10 608, i8 76, i10 606, i8 77, i10 604, i8 78, i10 602, i8 79, i10 600, i8 80, i10 598, i8 81, i10 596, i8 82, i10 594, i8 83, i10 592, i8 84, i10 591, i8 85, i10 589, i8 86, i10 587, i8 87, i10 584, i8 88, i10 582, i8 89, i10 580, i8 90, i10 578, i8 91, i10 576, i8 92, i10 574, i8 93, i10 572, i8 94, i10 570, i8 95, i10 568, i8 96, i10 566, i8 97, i10 564, i8 98, i10 561, i8 99, i10 559, i8 100, i10 557, i8 101, i10 555, i8 102, i10 552, i8 103, i10 550, i8 104, i10 548, i8 105, i10 546, i8 106, i10 543, i8 107, i10 541, i8 108, i10 539, i8 109, i10 537, i8 110, i10 534, i8 111, i10 532, i8 112, i10 530, i8 113, i10 527, i8 114, i10 525, i8 115, i10 522, i8 116, i10 520, i8 117, i10 518, i8 118, i10 515, i8 119, i10 513, i8 120, i10 510, i8 121, i10 508, i8 122, i10 506, i8 123, i10 503, i8 124, i10 501, i8 125, i10 498, i8 126, i10 496, i8 127, i10 493, i8 128, i10 491, i8 129, i10 488, i8 130, i10 486, i8 131, i10 483, i8 132, i10 481, i8 133, i10 478, i8 134, i10 476, i8 135, i10 473, i8 136, i10 470, i8 137, i10 468, i8 138, i10 465, i8 139, i10 463, i8 140, i10 460, i8 141, i10 458, i8 142, i10 455, i8 143, i10 452, i8 144, i10 450, i8 145, i10 447, i8 146, i10 445, i8 147, i10 442, i8 148, i10 439, i8 149, i10 437, i8 150, i10 434, i8 151, i10 431, i8 152, i10 429, i8 153, i10 426, i8 154, i10 424, i8 155, i10 421, i8 156, i10 418, i8 157, i10 416, i8 158, i10 413, i8 159, i10 410, i8 160, i10 408, i8 161, i10 405, i8 162, i10 402, i8 163, i10 400, i8 164, i10 397, i8 165, i10 394, i8 166, i10 392, i8 167, i10 389, i8 168, i10 386, i8 169, i10 384, i8 170, i10 381, i8 171, i10 378, i8 172, i10 376, i8 173, i10 373, i8 174, i10 370, i8 175, i10 368, i8 176, i10 365, i8 177, i10 362, i8 178, i10 360, i8 179, i10 357, i8 180, i10 354, i8 181, i10 352, i8 182, i10 349, i8 183, i10 346, i8 184, i10 344, i8 185, i10 341, i8 186, i10 338, i8 187, i10 336, i8 188, i10 333, i8 189, i10 331, i8 190, i10 328, i8 191, i10 325, i8 192, i10 323, i8 193, i10 320, i8 194, i10 317, i8 195, i10 315, i8 196, i10 312, i8 197, i10 310, i8 198, i10 307, i8 199, i10 304, i8 200, i10 302, i8 201, i10 299, i8 202, i10 297, i8 203, i10 294, i8 204, i10 292, i8 205, i10 289, i8 206, i10 286, i8 207, i10 284, i8 208, i10 281, i8 209, i10 279, i8 210, i10 276, i8 211, i10 274, i8 212, i10 271, i8 213, i10 269, i8 214, i10 266, i8 215, i10 264, i8 216, i10 261, i8 217, i10 259, i8 218, i10 256, i8 219, i10 254, i8 220, i10 251, i8 221, i10 249, i8 222, i10 246, i8 223, i10 244, i8 224, i10 242, i8 225, i10 239, i8 226, i10 237, i8 227, i10 234, i8 228, i10 232, i8 229, i10 230, i8 230, i10 227, i8 231, i10 225, i8 232, i10 223, i8 233, i10 220, i8 234, i10 218, i8 235, i10 216, i8 236, i10 214, i8 237, i10 211, i8 238, i10 209, i8 239, i10 207, i8 240, i10 205, i8 241, i10 202, i8 242, i10 200, i8 243, i10 198, i8 244, i10 196, i8 245, i10 194, i8 246, i10 191, i8 247, i10 189, i8 248, i10 187, i8 249, i10 185, i8 250, i10 183, i8 251, i10 181, i8 252, i10 179, i8 253, i10 177, i8 254, i10 175, i8 255, i10 173, i10 0, i8 %ui_1" [./components.h:66]   --->   Operation 248 'sparsemux' 'b1_1' <Predicate = true> <Delay = 1.06> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 249 [1/1] (1.06ns)   --->   "%b2_1 = sparsemux i10 @_ssdm_op_SparseMux.ap_auto.256i10.i10.i8, i8 0, i10 171, i8 1, i10 173, i8 2, i10 175, i8 3, i10 177, i8 4, i10 179, i8 5, i10 181, i8 6, i10 183, i8 7, i10 185, i8 8, i10 187, i8 9, i10 189, i8 10, i10 191, i8 11, i10 194, i8 12, i10 196, i8 13, i10 198, i8 14, i10 200, i8 15, i10 202, i8 16, i10 205, i8 17, i10 207, i8 18, i10 209, i8 19, i10 211, i8 20, i10 214, i8 21, i10 216, i8 22, i10 218, i8 23, i10 220, i8 24, i10 223, i8 25, i10 225, i8 26, i10 227, i8 27, i10 230, i8 28, i10 232, i8 29, i10 234, i8 30, i10 237, i8 31, i10 239, i8 32, i10 242, i8 33, i10 244, i8 34, i10 246, i8 35, i10 249, i8 36, i10 251, i8 37, i10 254, i8 38, i10 256, i8 39, i10 259, i8 40, i10 261, i8 41, i10 264, i8 42, i10 266, i8 43, i10 269, i8 44, i10 271, i8 45, i10 274, i8 46, i10 276, i8 47, i10 279, i8 48, i10 281, i8 49, i10 284, i8 50, i10 286, i8 51, i10 289, i8 52, i10 292, i8 53, i10 294, i8 54, i10 297, i8 55, i10 299, i8 56, i10 302, i8 57, i10 304, i8 58, i10 307, i8 59, i10 310, i8 60, i10 312, i8 61, i10 315, i8 62, i10 317, i8 63, i10 320, i8 64, i10 323, i8 65, i10 325, i8 66, i10 328, i8 67, i10 331, i8 68, i10 333, i8 69, i10 336, i8 70, i10 338, i8 71, i10 341, i8 72, i10 344, i8 73, i10 346, i8 74, i10 349, i8 75, i10 352, i8 76, i10 354, i8 77, i10 357, i8 78, i10 360, i8 79, i10 362, i8 80, i10 365, i8 81, i10 368, i8 82, i10 370, i8 83, i10 373, i8 84, i10 376, i8 85, i10 378, i8 86, i10 381, i8 87, i10 384, i8 88, i10 386, i8 89, i10 389, i8 90, i10 392, i8 91, i10 394, i8 92, i10 397, i8 93, i10 400, i8 94, i10 402, i8 95, i10 405, i8 96, i10 408, i8 97, i10 410, i8 98, i10 413, i8 99, i10 416, i8 100, i10 418, i8 101, i10 421, i8 102, i10 424, i8 103, i10 426, i8 104, i10 429, i8 105, i10 431, i8 106, i10 434, i8 107, i10 437, i8 108, i10 439, i8 109, i10 442, i8 110, i10 445, i8 111, i10 447, i8 112, i10 450, i8 113, i10 452, i8 114, i10 455, i8 115, i10 458, i8 116, i10 460, i8 117, i10 463, i8 118, i10 465, i8 119, i10 468, i8 120, i10 470, i8 121, i10 473, i8 122, i10 476, i8 123, i10 478, i8 124, i10 481, i8 125, i10 483, i8 126, i10 486, i8 127, i10 488, i8 128, i10 491, i8 129, i10 493, i8 130, i10 496, i8 131, i10 498, i8 132, i10 501, i8 133, i10 503, i8 134, i10 506, i8 135, i10 508, i8 136, i10 510, i8 137, i10 513, i8 138, i10 515, i8 139, i10 518, i8 140, i10 520, i8 141, i10 522, i8 142, i10 525, i8 143, i10 527, i8 144, i10 530, i8 145, i10 532, i8 146, i10 534, i8 147, i10 537, i8 148, i10 539, i8 149, i10 541, i8 150, i10 543, i8 151, i10 546, i8 152, i10 548, i8 153, i10 550, i8 154, i10 552, i8 155, i10 555, i8 156, i10 557, i8 157, i10 559, i8 158, i10 561, i8 159, i10 564, i8 160, i10 566, i8 161, i10 568, i8 162, i10 570, i8 163, i10 572, i8 164, i10 574, i8 165, i10 576, i8 166, i10 578, i8 167, i10 580, i8 168, i10 582, i8 169, i10 584, i8 170, i10 587, i8 171, i10 589, i8 172, i10 591, i8 173, i10 592, i8 174, i10 594, i8 175, i10 596, i8 176, i10 598, i8 177, i10 600, i8 178, i10 602, i8 179, i10 604, i8 180, i10 606, i8 181, i10 608, i8 182, i10 609, i8 183, i10 611, i8 184, i10 613, i8 185, i10 615, i8 186, i10 617, i8 187, i10 618, i8 188, i10 620, i8 189, i10 622, i8 190, i10 623, i8 191, i10 625, i8 192, i10 627, i8 193, i10 628, i8 194, i10 630, i8 195, i10 631, i8 196, i10 633, i8 197, i10 635, i8 198, i10 636, i8 199, i10 638, i8 200, i10 639, i8 201, i10 640, i8 202, i10 642, i8 203, i10 643, i8 204, i10 645, i8 205, i10 646, i8 206, i10 647, i8 207, i10 649, i8 208, i10 650, i8 209, i10 651, i8 210, i10 653, i8 211, i10 654, i8 212, i10 655, i8 213, i10 656, i8 214, i10 657, i8 215, i10 659, i8 216, i10 660, i8 217, i10 661, i8 218, i10 662, i8 219, i10 663, i8 220, i10 664, i8 221, i10 665, i8 222, i10 666, i8 223, i10 667, i8 224, i10 668, i8 225, i10 669, i8 226, i10 669, i8 227, i10 670, i8 228, i10 671, i8 229, i10 672, i8 230, i10 673, i8 231, i10 673, i8 232, i10 674, i8 233, i10 675, i8 234, i10 675, i8 235, i10 676, i8 236, i10 677, i8 237, i10 677, i8 238, i10 678, i8 239, i10 678, i8 240, i10 679, i8 241, i10 679, i8 242, i10 680, i8 243, i10 680, i8 244, i10 680, i8 245, i10 681, i8 246, i10 681, i8 247, i10 681, i8 248, i10 682, i8 249, i10 682, i8 250, i10 682, i8 251, i10 682, i8 252, i10 682, i8 253, i10 683, i8 254, i10 683, i8 255, i10 683, i10 0, i8 %ui_1" [./components.h:66]   --->   Operation 249 'sparsemux' 'b2_1' <Predicate = true> <Delay = 1.06> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 250 [2/3] (0.99ns) (grouped into DSP with root node add_ln66_8)   --->   "%mul_ln66_4 = mul i24 %sext_ln66_8, i24 %zext_ln66_11" [./components.h:66]   --->   Operation 250 'mul' 'mul_ln66_4' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 251 [1/1] (0.70ns)   --->   "%add_ln66_7 = add i4 %k_3, i4 9" [./components.h:66]   --->   Operation 251 'add' 'add_ln66_7' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 252 [1/1] (0.00ns)   --->   "%zext_ln66_12 = zext i4 %add_ln66_7" [./components.h:66]   --->   Operation 252 'zext' 'zext_ln66_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 253 [1/1] (0.00ns)   --->   "%P_0_addr_5 = getelementptr i16 %P_0, i64 0, i64 %zext_ln66_12" [./components.h:66]   --->   Operation 253 'getelementptr' 'P_0_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 254 [2/2] (0.68ns)   --->   "%P_0_load_5 = load i4 %P_0_addr_5" [./components.h:66]   --->   Operation 254 'load' 'P_0_load_5' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_6 : Operation 255 [1/1] (0.00ns)   --->   "%sext_ln66_11 = sext i16 %P_0_load_6" [./components.h:66]   --->   Operation 255 'sext' 'sext_ln66_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 256 [1/1] (0.00ns)   --->   "%zext_ln66_15 = zext i10 %b2_1" [./components.h:66]   --->   Operation 256 'zext' 'zext_ln66_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 257 [3/3] (0.99ns) (grouped into DSP with root node add_ln66_10)   --->   "%mul_ln66_6 = mul i26 %sext_ln66_11, i26 %zext_ln66_15" [./components.h:66]   --->   Operation 257 'mul' 'mul_ln66_6' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 258 [1/1] (0.70ns)   --->   "%add_ln66_11 = add i4 %k_3, i4 11" [./components.h:66]   --->   Operation 258 'add' 'add_ln66_11' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 259 [1/1] (0.00ns)   --->   "%zext_ln66_16 = zext i4 %add_ln66_11" [./components.h:66]   --->   Operation 259 'zext' 'zext_ln66_16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 260 [1/1] (0.00ns)   --->   "%P_0_addr_7 = getelementptr i16 %P_0, i64 0, i64 %zext_ln66_16" [./components.h:66]   --->   Operation 260 'getelementptr' 'P_0_addr_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 261 [2/2] (0.68ns)   --->   "%P_0_load_7 = load i4 %P_0_addr_7" [./components.h:66]   --->   Operation 261 'load' 'P_0_load_7' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>

State 7 <SV = 6> <Delay = 3.26>
ST_7 : Operation 262 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln66_1 = add i26 %mul_ln66_1, i26 %sext_ln66_2" [./components.h:66]   --->   Operation 262 'add' 'add_ln66_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 263 [1/3] (0.00ns) (grouped into DSP with root node add_ln66_3)   --->   "%mul_ln66_2 = mul i26 %sext_ln66_3, i26 %zext_ln66_7" [./components.h:66]   --->   Operation 263 'mul' 'mul_ln66_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 264 [1/1] (0.00ns)   --->   "%sext_ln66_4 = sext i26 %add_ln66_1" [./components.h:66]   --->   Operation 264 'sext' 'sext_ln66_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 265 [1/1] (0.00ns) (grouped into DSP with root node add_ln66_3)   --->   "%sext_ln66_5 = sext i26 %mul_ln66_2" [./components.h:66]   --->   Operation 265 'sext' 'sext_ln66_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 266 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln66_3 = add i27 %sext_ln66_4, i27 %sext_ln66_5" [./components.h:66]   --->   Operation 266 'add' 'add_ln66_3' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 267 [2/3] (0.99ns) (grouped into DSP with root node add_ln66_5)   --->   "%mul_ln66_3 = mul i24 %sext_ln66_6, i24 %zext_ln66_9" [./components.h:66]   --->   Operation 267 'mul' 'mul_ln66_3' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 268 [1/1] (1.06ns)   --->   "%b3_1 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.256i8.i8.i8, i8 0, i8 0, i8 1, i8 0, i8 2, i8 0, i8 3, i8 0, i8 4, i8 0, i8 5, i8 0, i8 6, i8 0, i8 7, i8 0, i8 8, i8 0, i8 9, i8 0, i8 10, i8 0, i8 11, i8 0, i8 12, i8 0, i8 13, i8 0, i8 14, i8 0, i8 15, i8 0, i8 16, i8 0, i8 17, i8 0, i8 18, i8 0, i8 19, i8 0, i8 20, i8 0, i8 21, i8 0, i8 22, i8 0, i8 23, i8 0, i8 24, i8 0, i8 25, i8 0, i8 26, i8 0, i8 27, i8 0, i8 28, i8 0, i8 29, i8 0, i8 30, i8 0, i8 31, i8 0, i8 32, i8 0, i8 33, i8 0, i8 34, i8 0, i8 35, i8 0, i8 36, i8 0, i8 37, i8 1, i8 38, i8 1, i8 39, i8 1, i8 40, i8 1, i8 41, i8 1, i8 42, i8 1, i8 43, i8 1, i8 44, i8 1, i8 45, i8 1, i8 46, i8 1, i8 47, i8 1, i8 48, i8 1, i8 49, i8 1, i8 50, i8 1, i8 51, i8 1, i8 52, i8 1, i8 53, i8 2, i8 54, i8 2, i8 55, i8 2, i8 56, i8 2, i8 57, i8 2, i8 58, i8 2, i8 59, i8 2, i8 60, i8 2, i8 61, i8 2, i8 62, i8 2, i8 63, i8 3, i8 64, i8 3, i8 65, i8 3, i8 66, i8 3, i8 67, i8 3, i8 68, i8 3, i8 69, i8 3, i8 70, i8 3, i8 71, i8 4, i8 72, i8 4, i8 73, i8 4, i8 74, i8 4, i8 75, i8 4, i8 76, i8 4, i8 77, i8 5, i8 78, i8 5, i8 79, i8 5, i8 80, i8 5, i8 81, i8 5, i8 82, i8 6, i8 83, i8 6, i8 84, i8 6, i8 85, i8 6, i8 86, i8 6, i8 87, i8 7, i8 88, i8 7, i8 89, i8 7, i8 90, i8 7, i8 91, i8 8, i8 92, i8 8, i8 93, i8 8, i8 94, i8 8, i8 95, i8 9, i8 96, i8 9, i8 97, i8 9, i8 98, i8 10, i8 99, i8 10, i8 100, i8 10, i8 101, i8 10, i8 102, i8 11, i8 103, i8 11, i8 104, i8 11, i8 105, i8 12, i8 106, i8 12, i8 107, i8 12, i8 108, i8 13, i8 109, i8 13, i8 110, i8 14, i8 111, i8 14, i8 112, i8 14, i8 113, i8 15, i8 114, i8 15, i8 115, i8 15, i8 116, i8 16, i8 117, i8 16, i8 118, i8 17, i8 119, i8 17, i8 120, i8 18, i8 121, i8 18, i8 122, i8 18, i8 123, i8 19, i8 124, i8 19, i8 125, i8 20, i8 126, i8 20, i8 127, i8 21, i8 128, i8 21, i8 129, i8 22, i8 130, i8 22, i8 131, i8 23, i8 132, i8 23, i8 133, i8 24, i8 134, i8 24, i8 135, i8 25, i8 136, i8 26, i8 137, i8 26, i8 138, i8 27, i8 139, i8 27, i8 140, i8 28, i8 141, i8 29, i8 142, i8 29, i8 143, i8 30, i8 144, i8 30, i8 145, i8 31, i8 146, i8 32, i8 147, i8 32, i8 148, i8 33, i8 149, i8 34, i8 150, i8 34, i8 151, i8 35, i8 152, i8 36, i8 153, i8 36, i8 154, i8 37, i8 155, i8 38, i8 156, i8 39, i8 157, i8 39, i8 158, i8 40, i8 159, i8 41, i8 160, i8 42, i8 161, i8 42, i8 162, i8 43, i8 163, i8 44, i8 164, i8 45, i8 165, i8 46, i8 166, i8 47, i8 167, i8 47, i8 168, i8 48, i8 169, i8 49, i8 170, i8 50, i8 171, i8 51, i8 172, i8 52, i8 173, i8 53, i8 174, i8 54, i8 175, i8 55, i8 176, i8 55, i8 177, i8 56, i8 178, i8 57, i8 179, i8 58, i8 180, i8 59, i8 181, i8 60, i8 182, i8 61, i8 183, i8 62, i8 184, i8 63, i8 185, i8 64, i8 186, i8 65, i8 187, i8 67, i8 188, i8 68, i8 189, i8 69, i8 190, i8 70, i8 191, i8 71, i8 192, i8 72, i8 193, i8 73, i8 194, i8 74, i8 195, i8 75, i8 196, i8 77, i8 197, i8 78, i8 198, i8 79, i8 199, i8 80, i8 200, i8 81, i8 201, i8 83, i8 202, i8 84, i8 203, i8 85, i8 204, i8 86, i8 205, i8 88, i8 206, i8 89, i8 207, i8 90, i8 208, i8 92, i8 209, i8 93, i8 210, i8 94, i8 211, i8 96, i8 212, i8 97, i8 213, i8 98, i8 214, i8 100, i8 215, i8 101, i8 216, i8 103, i8 217, i8 104, i8 218, i8 105, i8 219, i8 107, i8 220, i8 108, i8 221, i8 110, i8 222, i8 111, i8 223, i8 113, i8 224, i8 114, i8 225, i8 116, i8 226, i8 117, i8 227, i8 119, i8 228, i8 121, i8 229, i8 122, i8 230, i8 124, i8 231, i8 125, i8 232, i8 127, i8 233, i8 129, i8 234, i8 130, i8 235, i8 132, i8 236, i8 134, i8 237, i8 135, i8 238, i8 137, i8 239, i8 139, i8 240, i8 141, i8 241, i8 142, i8 242, i8 144, i8 243, i8 146, i8 244, i8 148, i8 245, i8 150, i8 246, i8 151, i8 247, i8 153, i8 248, i8 155, i8 249, i8 157, i8 250, i8 159, i8 251, i8 161, i8 252, i8 163, i8 253, i8 165, i8 254, i8 167, i8 255, i8 169, i8 0, i8 %ui_1" [./components.h:66]   --->   Operation 268 'sparsemux' 'b3_1' <Predicate = true> <Delay = 1.06> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 269 [1/3] (0.00ns) (grouped into DSP with root node add_ln66_8)   --->   "%mul_ln66_4 = mul i24 %sext_ln66_8, i24 %zext_ln66_11" [./components.h:66]   --->   Operation 269 'mul' 'mul_ln66_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 270 [1/2] (0.68ns)   --->   "%P_0_load_5 = load i4 %P_0_addr_5" [./components.h:66]   --->   Operation 270 'load' 'P_0_load_5' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 271 [1/1] (0.00ns)   --->   "%sext_ln66_9 = sext i16 %P_0_load_5" [./components.h:66]   --->   Operation 271 'sext' 'sext_ln66_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 272 [1/1] (0.00ns)   --->   "%zext_ln66_13 = zext i10 %b1_1" [./components.h:66]   --->   Operation 272 'zext' 'zext_ln66_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 273 [1/1] (1.94ns)   --->   "%mul_ln66_5 = mul i26 %sext_ln66_9, i26 %zext_ln66_13" [./components.h:66]   --->   Operation 273 'mul' 'mul_ln66_5' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 274 [1/1] (0.00ns) (grouped into DSP with root node add_ln66_8)   --->   "%sext_ln66_10 = sext i24 %mul_ln66_4" [./components.h:66]   --->   Operation 274 'sext' 'sext_ln66_10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 275 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln66_8 = add i26 %mul_ln66_5, i26 %sext_ln66_10" [./components.h:66]   --->   Operation 275 'add' 'add_ln66_8' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 276 [2/3] (0.99ns) (grouped into DSP with root node add_ln66_10)   --->   "%mul_ln66_6 = mul i26 %sext_ln66_11, i26 %zext_ln66_15" [./components.h:66]   --->   Operation 276 'mul' 'mul_ln66_6' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 277 [1/2] (0.68ns)   --->   "%P_0_load_7 = load i4 %P_0_addr_7" [./components.h:66]   --->   Operation 277 'load' 'P_0_load_7' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_7 : Operation 278 [1/1] (0.00ns)   --->   "%sext_ln66_14 = sext i16 %P_0_load_7" [./components.h:66]   --->   Operation 278 'sext' 'sext_ln66_14' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 279 [1/1] (0.00ns)   --->   "%zext_ln66_17 = zext i8 %b3_1" [./components.h:66]   --->   Operation 279 'zext' 'zext_ln66_17' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 280 [3/3] (0.99ns) (grouped into DSP with root node add_ln66_12)   --->   "%mul_ln66_7 = mul i24 %sext_ln66_14, i24 %zext_ln66_17" [./components.h:66]   --->   Operation 280 'mul' 'mul_ln66_7' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 1.29>
ST_8 : Operation 281 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln66_3 = add i27 %sext_ln66_4, i27 %sext_ln66_5" [./components.h:66]   --->   Operation 281 'add' 'add_ln66_3' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 282 [1/3] (0.00ns) (grouped into DSP with root node add_ln66_5)   --->   "%mul_ln66_3 = mul i24 %sext_ln66_6, i24 %zext_ln66_9" [./components.h:66]   --->   Operation 282 'mul' 'mul_ln66_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 283 [1/1] (0.00ns) (grouped into DSP with root node add_ln66_5)   --->   "%sext_ln66_7 = sext i24 %mul_ln66_3" [./components.h:66]   --->   Operation 283 'sext' 'sext_ln66_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 284 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln66_5 = add i27 %add_ln66_3, i27 %sext_ln66_7" [./components.h:66]   --->   Operation 284 'add' 'add_ln66_5' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 285 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln66_8 = add i26 %mul_ln66_5, i26 %sext_ln66_10" [./components.h:66]   --->   Operation 285 'add' 'add_ln66_8' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 286 [1/3] (0.00ns) (grouped into DSP with root node add_ln66_10)   --->   "%mul_ln66_6 = mul i26 %sext_ln66_11, i26 %zext_ln66_15" [./components.h:66]   --->   Operation 286 'mul' 'mul_ln66_6' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 287 [1/1] (0.00ns)   --->   "%sext_ln66_12 = sext i26 %add_ln66_8" [./components.h:66]   --->   Operation 287 'sext' 'sext_ln66_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 288 [1/1] (0.00ns) (grouped into DSP with root node add_ln66_10)   --->   "%sext_ln66_13 = sext i26 %mul_ln66_6" [./components.h:66]   --->   Operation 288 'sext' 'sext_ln66_13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 289 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln66_10 = add i27 %sext_ln66_12, i27 %sext_ln66_13" [./components.h:66]   --->   Operation 289 'add' 'add_ln66_10' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 290 [2/3] (0.99ns) (grouped into DSP with root node add_ln66_12)   --->   "%mul_ln66_7 = mul i24 %sext_ln66_14, i24 %zext_ln66_17" [./components.h:66]   --->   Operation 290 'mul' 'mul_ln66_7' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 2.14>
ST_9 : Operation 291 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln66_5 = add i27 %add_ln66_3, i27 %sext_ln66_7" [./components.h:66]   --->   Operation 291 'add' 'add_ln66_5' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 292 [1/1] (0.00ns)   --->   "%tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %add_ln66_5, i32 26" [./components.h:66]   --->   Operation 292 'bitselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 293 [1/1] (0.00ns) (grouped into LUT with out node o_sum_1)   --->   "%o_sum = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %add_ln66_5, i32 10, i32 25" [./components.h:66]   --->   Operation 293 'partselect' 'o_sum' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 294 [1/1] (0.00ns) (grouped into LUT with out node o_sum_1)   --->   "%tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %add_ln66_5, i32 9" [./components.h:66]   --->   Operation 294 'bitselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 295 [1/1] (0.00ns)   --->   "%trunc_ln66 = trunc i27 %add_ln66_5" [./components.h:66]   --->   Operation 295 'trunc' 'trunc_ln66' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 296 [1/1] (0.71ns)   --->   "%icmp_ln66 = icmp_ne  i9 %trunc_ln66, i9 0" [./components.h:66]   --->   Operation 296 'icmp' 'icmp_ln66' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 297 [1/1] (0.00ns)   --->   "%tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %add_ln66_5, i32 25" [./components.h:66]   --->   Operation 297 'bitselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 298 [1/1] (0.00ns) (grouped into LUT with out node o_sum_1)   --->   "%tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %add_ln66_5, i32 10" [./components.h:66]   --->   Operation 298 'bitselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 299 [1/1] (0.00ns) (grouped into LUT with out node o_sum_1)   --->   "%or_ln66 = or i1 %tmp_19, i1 %icmp_ln66" [./components.h:66]   --->   Operation 299 'or' 'or_ln66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node o_sum_1)   --->   "%and_ln66 = and i1 %or_ln66, i1 %tmp_17" [./components.h:66]   --->   Operation 300 'and' 'and_ln66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 301 [1/1] (0.00ns) (grouped into LUT with out node o_sum_1)   --->   "%zext_ln66 = zext i1 %and_ln66" [./components.h:66]   --->   Operation 301 'zext' 'zext_ln66' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 302 [1/1] (0.78ns) (out node of the LUT)   --->   "%o_sum_1 = add i16 %o_sum, i16 %zext_ln66" [./components.h:66]   --->   Operation 302 'add' 'o_sum_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 303 [1/1] (0.00ns)   --->   "%tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %o_sum_1, i32 15" [./components.h:66]   --->   Operation 303 'bitselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 304 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln66_10 = add i27 %sext_ln66_12, i27 %sext_ln66_13" [./components.h:66]   --->   Operation 304 'add' 'add_ln66_10' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 305 [1/3] (0.00ns) (grouped into DSP with root node add_ln66_12)   --->   "%mul_ln66_7 = mul i24 %sext_ln66_14, i24 %zext_ln66_17" [./components.h:66]   --->   Operation 305 'mul' 'mul_ln66_7' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 306 [1/1] (0.00ns) (grouped into DSP with root node add_ln66_12)   --->   "%sext_ln66_15 = sext i24 %mul_ln66_7" [./components.h:66]   --->   Operation 306 'sext' 'sext_ln66_15' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 307 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln66_12 = add i27 %add_ln66_10, i27 %sext_ln66_15" [./components.h:66]   --->   Operation 307 'add' 'add_ln66_12' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 3.04>
ST_10 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node and_ln66_1)   --->   "%xor_ln66 = xor i1 %tmp_18, i1 1" [./components.h:66]   --->   Operation 308 'xor' 'xor_ln66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 309 [1/1] (0.00ns) (grouped into LUT with out node and_ln66_1)   --->   "%or_ln66_6 = or i1 %tmp_20, i1 %xor_ln66" [./components.h:66]   --->   Operation 309 'or' 'or_ln66_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 310 [1/1] (0.00ns) (grouped into LUT with out node and_ln66_1)   --->   "%xor_ln66_2 = xor i1 %tmp_16, i1 %or_ln66_6" [./components.h:66]   --->   Operation 310 'xor' 'xor_ln66_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 311 [1/1] (0.00ns) (grouped into LUT with out node and_ln66_1)   --->   "%xor_ln66_1 = xor i1 %tmp_16, i1 1" [./components.h:66]   --->   Operation 311 'xor' 'xor_ln66_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 312 [1/1] (0.00ns) (grouped into LUT with out node and_ln66_1)   --->   "%xor_ln66_3 = xor i1 %xor_ln66_2, i1 1" [./components.h:66]   --->   Operation 312 'xor' 'xor_ln66_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node and_ln66_1)   --->   "%or_ln66_1 = or i1 %tmp_20, i1 %xor_ln66_3" [./components.h:66]   --->   Operation 313 'or' 'or_ln66_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 314 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln66_1 = and i1 %or_ln66_1, i1 %xor_ln66_1" [./components.h:66]   --->   Operation 314 'and' 'and_ln66_1' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 315 [1/1] (0.00ns) (grouped into LUT with out node shl_ln1)   --->   "%or_ln66_7 = or i1 %tmp_18, i1 %tmp_20" [./components.h:66]   --->   Operation 315 'or' 'or_ln66_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 316 [1/1] (0.00ns) (grouped into LUT with out node shl_ln1)   --->   "%xor_ln66_4 = xor i1 %or_ln66_7, i1 1" [./components.h:66]   --->   Operation 316 'xor' 'xor_ln66_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 317 [1/1] (0.00ns) (grouped into LUT with out node shl_ln1)   --->   "%and_ln66_2 = and i1 %tmp_16, i1 %xor_ln66_4" [./components.h:66]   --->   Operation 317 'and' 'and_ln66_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node shl_ln1)   --->   "%or_ln66_2 = or i1 %and_ln66_1, i1 %and_ln66_2" [./components.h:66]   --->   Operation 318 'or' 'or_ln66_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 319 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln66_12 = add i27 %add_ln66_10, i27 %sext_ln66_15" [./components.h:66]   --->   Operation 319 'add' 'add_ln66_12' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node shl_ln1)   --->   "%select_ln66 = select i1 %and_ln66_1, i16 32767, i16 32768" [./components.h:66]   --->   Operation 320 'select' 'select_ln66' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 321 [1/1] (0.00ns) (grouped into LUT with out node shl_ln1)   --->   "%select_ln66_1 = select i1 %or_ln66_2, i16 %select_ln66, i16 %o_sum_1" [./components.h:66]   --->   Operation 321 'select' 'select_ln66_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 322 [1/1] (0.24ns) (out node of the LUT)   --->   "%shl_ln1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln66_1, i10 0" [./components.h:66]   --->   Operation 322 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.24>
ST_10 : Operation 323 [1/1] (0.00ns) (grouped into LUT with out node add_ln66_13)   --->   "%sext_ln66_16 = sext i26 %shl_ln1" [./components.h:66]   --->   Operation 323 'sext' 'sext_ln66_16' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 324 [1/1] (0.00ns) (grouped into LUT with out node add_ln66_13)   --->   "%sext_ln66_17 = sext i27 %add_ln66_12" [./components.h:66]   --->   Operation 324 'sext' 'sext_ln66_17' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 325 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln66_13 = add i28 %sext_ln66_16, i28 %sext_ln66_17" [./components.h:66]   --->   Operation 325 'add' 'add_ln66_13' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 326 [1/1] (0.00ns)   --->   "%tmp_38 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln66_13, i32 27" [./components.h:66]   --->   Operation 326 'bitselect' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 327 [1/1] (0.00ns) (grouped into LUT with out node o_sum_3)   --->   "%o_sum_2 = partselect i16 @_ssdm_op_PartSelect.i16.i28.i32.i32, i28 %add_ln66_13, i32 10, i32 25" [./components.h:66]   --->   Operation 327 'partselect' 'o_sum_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 328 [1/1] (0.00ns) (grouped into LUT with out node o_sum_3)   --->   "%tmp_39 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %add_ln66_12, i32 9" [./components.h:66]   --->   Operation 328 'bitselect' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 329 [1/1] (0.00ns)   --->   "%trunc_ln66_2 = trunc i27 %add_ln66_12" [./components.h:66]   --->   Operation 329 'trunc' 'trunc_ln66_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 330 [1/1] (0.71ns)   --->   "%icmp_ln66_1 = icmp_ne  i9 %trunc_ln66_2, i9 0" [./components.h:66]   --->   Operation 330 'icmp' 'icmp_ln66_1' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 331 [1/1] (0.00ns) (grouped into LUT with out node and_ln66_4)   --->   "%tmp_40 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln66_13, i32 25" [./components.h:66]   --->   Operation 331 'bitselect' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 332 [1/1] (0.00ns) (grouped into LUT with out node o_sum_3)   --->   "%tmp_41 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln66_13, i32 10" [./components.h:66]   --->   Operation 332 'bitselect' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 333 [1/1] (0.00ns) (grouped into LUT with out node o_sum_3)   --->   "%or_ln66_3 = or i1 %tmp_41, i1 %icmp_ln66_1" [./components.h:66]   --->   Operation 333 'or' 'or_ln66_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 334 [1/1] (0.00ns) (grouped into LUT with out node o_sum_3)   --->   "%and_ln66_3 = and i1 %or_ln66_3, i1 %tmp_39" [./components.h:66]   --->   Operation 334 'and' 'and_ln66_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 335 [1/1] (0.00ns) (grouped into LUT with out node o_sum_3)   --->   "%zext_ln66_1 = zext i1 %and_ln66_3" [./components.h:66]   --->   Operation 335 'zext' 'zext_ln66_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 336 [1/1] (0.78ns) (out node of the LUT)   --->   "%o_sum_3 = add i16 %o_sum_2, i16 %zext_ln66_1" [./components.h:66]   --->   Operation 336 'add' 'o_sum_3' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 337 [1/1] (0.00ns)   --->   "%tmp_42 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %o_sum_3, i32 15" [./components.h:66]   --->   Operation 337 'bitselect' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 338 [1/1] (0.00ns) (grouped into LUT with out node and_ln66_4)   --->   "%xor_ln66_5 = xor i1 %tmp_42, i1 1" [./components.h:66]   --->   Operation 338 'xor' 'xor_ln66_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 339 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln66_4 = and i1 %tmp_40, i1 %xor_ln66_5" [./components.h:66]   --->   Operation 339 'and' 'and_ln66_4' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 340 [1/1] (0.00ns) (grouped into LUT with out node xor_ln66_10)   --->   "%tmp_43 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %add_ln66_13, i32 26" [./components.h:66]   --->   Operation 340 'bitselect' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 341 [1/1] (0.00ns)   --->   "%tmp_44 = partselect i2 @_ssdm_op_PartSelect.i2.i28.i32.i32, i28 %add_ln66_13, i32 26, i32 27" [./components.h:66]   --->   Operation 341 'partselect' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 342 [1/1] (0.43ns)   --->   "%icmp_ln66_2 = icmp_eq  i2 %tmp_44, i2 3" [./components.h:66]   --->   Operation 342 'icmp' 'icmp_ln66_2' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 343 [1/1] (0.43ns)   --->   "%icmp_ln66_3 = icmp_eq  i2 %tmp_44, i2 0" [./components.h:66]   --->   Operation 343 'icmp' 'icmp_ln66_3' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 344 [1/1] (0.00ns) (grouped into LUT with out node and_ln66_7)   --->   "%select_ln66_2 = select i1 %and_ln66_4, i1 %icmp_ln66_2, i1 %icmp_ln66_3" [./components.h:66]   --->   Operation 344 'select' 'select_ln66_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 345 [1/1] (0.00ns) (grouped into LUT with out node xor_ln66_10)   --->   "%xor_ln66_6 = xor i1 %tmp_43, i1 1" [./components.h:66]   --->   Operation 345 'xor' 'xor_ln66_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 346 [1/1] (0.00ns) (grouped into LUT with out node xor_ln66_10)   --->   "%and_ln66_5 = and i1 %tmp_38, i1 %xor_ln66_6" [./components.h:66]   --->   Operation 346 'and' 'and_ln66_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 347 [1/1] (0.00ns) (grouped into LUT with out node xor_ln66_10)   --->   "%select_ln66_3 = select i1 %and_ln66_4, i1 %and_ln66_5, i1 %icmp_ln66_2" [./components.h:66]   --->   Operation 347 'select' 'select_ln66_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 348 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_5)   --->   "%and_ln66_6 = and i1 %and_ln66_4, i1 %icmp_ln66_2" [./components.h:66]   --->   Operation 348 'and' 'and_ln66_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 349 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_5)   --->   "%xor_ln66_7 = xor i1 %and_ln66_6, i1 1" [./components.h:66]   --->   Operation 349 'xor' 'xor_ln66_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 350 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_5)   --->   "%empty_17 = and i1 %tmp_38, i1 %xor_ln66_7" [./components.h:66]   --->   Operation 350 'and' 'empty_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 351 [1/1] (0.00ns) (grouped into LUT with out node and_ln66_7)   --->   "%xor_ln66_8 = xor i1 %select_ln66_2, i1 1" [./components.h:66]   --->   Operation 351 'xor' 'xor_ln66_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 352 [1/1] (0.00ns) (grouped into LUT with out node and_ln66_7)   --->   "%or_ln66_4 = or i1 %tmp_42, i1 %xor_ln66_8" [./components.h:66]   --->   Operation 352 'or' 'or_ln66_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 353 [1/1] (0.00ns) (grouped into LUT with out node and_ln66_7)   --->   "%xor_ln66_9 = xor i1 %tmp_38, i1 1" [./components.h:66]   --->   Operation 353 'xor' 'xor_ln66_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 354 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln66_7 = and i1 %or_ln66_4, i1 %xor_ln66_9" [./components.h:66]   --->   Operation 354 'and' 'and_ln66_7' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 355 [1/1] (0.00ns) (grouped into LUT with out node xor_ln66_10)   --->   "%and_ln66_8 = and i1 %tmp_42, i1 %select_ln66_3" [./components.h:66]   --->   Operation 355 'and' 'and_ln66_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 356 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln66_10 = xor i1 %and_ln66_8, i1 1" [./components.h:66]   --->   Operation 356 'xor' 'xor_ln66_10' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 357 [1/1] (0.00ns) (grouped into LUT with out node or_ln66_5)   --->   "%and_ln66_9 = and i1 %empty_17, i1 %xor_ln66_10" [./components.h:66]   --->   Operation 357 'and' 'and_ln66_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 358 [1/1] (0.00ns) (grouped into LUT with out node o_sum_4)   --->   "%select_ln66_4 = select i1 %and_ln66_7, i16 32767, i16 32768" [./components.h:66]   --->   Operation 358 'select' 'select_ln66_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 359 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln66_5 = or i1 %and_ln66_7, i1 %and_ln66_9" [./components.h:66]   --->   Operation 359 'or' 'or_ln66_5' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 360 [1/1] (0.24ns) (out node of the LUT)   --->   "%o_sum_4 = select i1 %or_ln66_5, i16 %select_ln66_4, i16 %o_sum_3" [./components.h:66]   --->   Operation 360 'select' 'o_sum_4' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 361 [1/1] (0.00ns)   --->   "%ret_ln72 = ret i16 %o_sum_4" [./components.h:72]   --->   Operation 361 'ret' 'ret_ln72' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 3.535ns
The critical path consists of the following:
	wire read operation ('x_0_val_read', ./components.h:8->./components.h:50) on port 'x_0_val' (./components.h:8->./components.h:50) [9]  (0.000 ns)
	'add' operation 17 bit ('add_ln12', ./components.h:12->./components.h:50) [11]  (0.785 ns)
	'add' operation 29 bit ('add_ln12_1', ./components.h:12->./components.h:50) [16]  (0.850 ns)
	'icmp' operation 1 bit ('icmp_ln12', ./components.h:12->./components.h:50) [21]  (0.715 ns)
	'or' operation 1 bit ('or_ln12', ./components.h:12->./components.h:50) [24]  (0.000 ns)
	'and' operation 1 bit ('and_ln12', ./components.h:12->./components.h:50) [25]  (0.000 ns)
	'add' operation 16 bit ('t', ./components.h:12->./components.h:50) [27]  (0.785 ns)
	'xor' operation 1 bit ('xor_ln12', ./components.h:12->./components.h:50) [29]  (0.000 ns)
	'and' operation 1 bit ('and_ln12_1', ./components.h:12->./components.h:50) [30]  (0.122 ns)
	'select' operation 1 bit ('select_ln12', ./components.h:12->./components.h:50) [37]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln12_3', ./components.h:12->./components.h:50) [44]  (0.000 ns)
	'or' operation 1 bit ('or_ln12_1', ./components.h:12->./components.h:50) [45]  (0.000 ns)
	'and' operation 1 bit ('and_ln12_4', ./components.h:12->./components.h:50) [47]  (0.278 ns)

 <State 2>: 3.535ns
The critical path consists of the following:
	wire read operation ('x_1_val_read', ./components.h:8->./components.h:50) on port 'x_1_val' (./components.h:8->./components.h:50) [8]  (0.000 ns)
	'add' operation 17 bit ('add_ln12_2', ./components.h:12->./components.h:50) [161]  (0.785 ns)
	'add' operation 29 bit ('add_ln12_4', ./components.h:12->./components.h:50) [166]  (0.850 ns)
	'icmp' operation 1 bit ('icmp_ln12_4', ./components.h:12->./components.h:50) [171]  (0.715 ns)
	'or' operation 1 bit ('or_ln12_3', ./components.h:12->./components.h:50) [174]  (0.000 ns)
	'and' operation 1 bit ('and_ln12_7', ./components.h:12->./components.h:50) [175]  (0.000 ns)
	'add' operation 16 bit ('t', ./components.h:12->./components.h:50) [177]  (0.785 ns)
	'xor' operation 1 bit ('xor_ln12_6', ./components.h:12->./components.h:50) [179]  (0.000 ns)
	'and' operation 1 bit ('and_ln12_8', ./components.h:12->./components.h:50) [180]  (0.122 ns)
	'select' operation 1 bit ('select_ln12_4', ./components.h:12->./components.h:50) [187]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln12_9', ./components.h:12->./components.h:50) [194]  (0.000 ns)
	'or' operation 1 bit ('or_ln12_4', ./components.h:12->./components.h:50) [195]  (0.000 ns)
	'and' operation 1 bit ('and_ln12_11', ./components.h:12->./components.h:50) [197]  (0.278 ns)

 <State 3>: 2.831ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln12_10', ./components.h:12->./components.h:50) [191]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln12_8', ./components.h:12->./components.h:50) [192]  (0.000 ns)
	'and' operation 1 bit ('empty_16', ./components.h:12->./components.h:50) [193]  (0.000 ns)
	'and' operation 1 bit ('and_ln12_13', ./components.h:12->./components.h:50) [200]  (0.000 ns)
	'or' operation 1 bit ('or_ln12_5', ./components.h:12->./components.h:50) [202]  (0.122 ns)
	'select' operation 16 bit ('t', ./components.h:12->./components.h:50) [203]  (0.243 ns)
	'icmp' operation 1 bit ('icmp_ln24_1', ./components.h:24->./components.h:50) [208]  (0.725 ns)
	'select' operation 6 bit ('select_ln24_1', ./components.h:24->./components.h:50) [210]  (0.000 ns)
	'select' operation 6 bit ('k', ./components.h:15->./components.h:50) [211]  (0.293 ns)
	'select' operation 16 bit ('select_ln25_2', ./components.h:25->./components.h:50) [215]  (0.000 ns)
	'sub' operation 17 bit ('sub_ln25_1', ./components.h:25->./components.h:50) [218]  (0.785 ns)
	'and' operation 1 bit ('and_ln25_1', ./components.h:25->./components.h:50) [223]  (0.000 ns)
	'select' operation 16 bit ('select_ln25_3', ./components.h:25->./components.h:50) [225]  (0.243 ns)
	'sparsemux' operation 16 bit ('u', ./components.h:25->./components.h:50) [232]  (0.420 ns)

 <State 4>: 2.063ns
The critical path consists of the following:
	'sparsemux' operation 8 bit ('b0', ./components.h:66) [99]  (1.067 ns)
	'mul' operation 24 bit of DSP[117] ('mul_ln66', ./components.h:66) [108]  (0.996 ns)

 <State 5>: 2.063ns
The critical path consists of the following:
	'sparsemux' operation 10 bit ('b2', ./components.h:66) [101]  (1.067 ns)
	'mul' operation 26 bit of DSP[127] ('mul_ln66_2', ./components.h:66) [124]  (0.996 ns)

 <State 6>: 3.268ns
The critical path consists of the following:
	'load' operation 16 bit ('P_0_load_1', ./components.h:66) on array 'P_0' [112]  (0.683 ns)
	'mul' operation 26 bit ('mul_ln66_1', ./components.h:66) [115]  (1.940 ns)
	'add' operation 26 bit of DSP[117] ('add_ln66_1', ./components.h:66) [117]  (0.645 ns)

 <State 7>: 3.268ns
The critical path consists of the following:
	'load' operation 16 bit ('P_0_load_5', ./components.h:66) on array 'P_0' [266]  (0.683 ns)
	'mul' operation 26 bit ('mul_ln66_5', ./components.h:66) [269]  (1.940 ns)
	'add' operation 26 bit of DSP[271] ('add_ln66_8', ./components.h:66) [271]  (0.645 ns)

 <State 8>: 1.290ns
The critical path consists of the following:
	'add' operation 27 bit of DSP[127] ('add_ln66_3', ./components.h:66) [127]  (0.645 ns)
	'add' operation 27 bit of DSP[136] ('add_ln66_5', ./components.h:66) [136]  (0.645 ns)

 <State 9>: 2.145ns
The critical path consists of the following:
	'add' operation 27 bit of DSP[136] ('add_ln66_5', ./components.h:66) [136]  (0.645 ns)
	'icmp' operation 1 bit ('icmp_ln66', ./components.h:66) [141]  (0.715 ns)
	'or' operation 1 bit ('or_ln66', ./components.h:66) [144]  (0.000 ns)
	'and' operation 1 bit ('and_ln66', ./components.h:66) [145]  (0.000 ns)
	'add' operation 16 bit ('o_sum', ./components.h:66) [147]  (0.785 ns)

 <State 10>: 3.045ns
The critical path consists of the following:
	'add' operation 27 bit of DSP[290] ('add_ln66_12', ./components.h:66) [290]  (0.645 ns)
	'add' operation 28 bit ('add_ln66_13', ./components.h:66) [296]  (0.850 ns)
	'add' operation 16 bit ('o_sum', ./components.h:66) [307]  (0.785 ns)
	'xor' operation 1 bit ('xor_ln66_5', ./components.h:66) [309]  (0.000 ns)
	'and' operation 1 bit ('and_ln66_4', ./components.h:66) [310]  (0.122 ns)
	'select' operation 1 bit ('select_ln66_2', ./components.h:66) [315]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln66_8', ./components.h:66) [322]  (0.000 ns)
	'or' operation 1 bit ('or_ln66_4', ./components.h:66) [323]  (0.000 ns)
	'and' operation 1 bit ('and_ln66_7', ./components.h:66) [325]  (0.278 ns)
	'or' operation 1 bit ('or_ln66_5', ./components.h:66) [330]  (0.122 ns)
	'select' operation 16 bit ('o_sum', ./components.h:66) [331]  (0.243 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
