
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//fsfreeze_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000400b98 <.init>:
  400b98:	stp	x29, x30, [sp, #-16]!
  400b9c:	mov	x29, sp
  400ba0:	bl	400df0 <ferror@plt+0x60>
  400ba4:	ldp	x29, x30, [sp], #16
  400ba8:	ret

Disassembly of section .plt:

0000000000400bb0 <_exit@plt-0x20>:
  400bb0:	stp	x16, x30, [sp, #-16]!
  400bb4:	adrp	x16, 412000 <ferror@plt+0x11270>
  400bb8:	ldr	x17, [x16, #4088]
  400bbc:	add	x16, x16, #0xff8
  400bc0:	br	x17
  400bc4:	nop
  400bc8:	nop
  400bcc:	nop

0000000000400bd0 <_exit@plt>:
  400bd0:	adrp	x16, 413000 <ferror@plt+0x12270>
  400bd4:	ldr	x17, [x16]
  400bd8:	add	x16, x16, #0x0
  400bdc:	br	x17

0000000000400be0 <fputs@plt>:
  400be0:	adrp	x16, 413000 <ferror@plt+0x12270>
  400be4:	ldr	x17, [x16, #8]
  400be8:	add	x16, x16, #0x8
  400bec:	br	x17

0000000000400bf0 <exit@plt>:
  400bf0:	adrp	x16, 413000 <ferror@plt+0x12270>
  400bf4:	ldr	x17, [x16, #16]
  400bf8:	add	x16, x16, #0x10
  400bfc:	br	x17

0000000000400c00 <dup@plt>:
  400c00:	adrp	x16, 413000 <ferror@plt+0x12270>
  400c04:	ldr	x17, [x16, #24]
  400c08:	add	x16, x16, #0x18
  400c0c:	br	x17

0000000000400c10 <__cxa_atexit@plt>:
  400c10:	adrp	x16, 413000 <ferror@plt+0x12270>
  400c14:	ldr	x17, [x16, #32]
  400c18:	add	x16, x16, #0x20
  400c1c:	br	x17

0000000000400c20 <fputc@plt>:
  400c20:	adrp	x16, 413000 <ferror@plt+0x12270>
  400c24:	ldr	x17, [x16, #40]
  400c28:	add	x16, x16, #0x28
  400c2c:	br	x17

0000000000400c30 <fileno@plt>:
  400c30:	adrp	x16, 413000 <ferror@plt+0x12270>
  400c34:	ldr	x17, [x16, #48]
  400c38:	add	x16, x16, #0x30
  400c3c:	br	x17

0000000000400c40 <open@plt>:
  400c40:	adrp	x16, 413000 <ferror@plt+0x12270>
  400c44:	ldr	x17, [x16, #56]
  400c48:	add	x16, x16, #0x38
  400c4c:	br	x17

0000000000400c50 <bindtextdomain@plt>:
  400c50:	adrp	x16, 413000 <ferror@plt+0x12270>
  400c54:	ldr	x17, [x16, #64]
  400c58:	add	x16, x16, #0x40
  400c5c:	br	x17

0000000000400c60 <__libc_start_main@plt>:
  400c60:	adrp	x16, 413000 <ferror@plt+0x12270>
  400c64:	ldr	x17, [x16, #72]
  400c68:	add	x16, x16, #0x48
  400c6c:	br	x17

0000000000400c70 <close@plt>:
  400c70:	adrp	x16, 413000 <ferror@plt+0x12270>
  400c74:	ldr	x17, [x16, #80]
  400c78:	add	x16, x16, #0x50
  400c7c:	br	x17

0000000000400c80 <__gmon_start__@plt>:
  400c80:	adrp	x16, 413000 <ferror@plt+0x12270>
  400c84:	ldr	x17, [x16, #88]
  400c88:	add	x16, x16, #0x58
  400c8c:	br	x17

0000000000400c90 <abort@plt>:
  400c90:	adrp	x16, 413000 <ferror@plt+0x12270>
  400c94:	ldr	x17, [x16, #96]
  400c98:	add	x16, x16, #0x60
  400c9c:	br	x17

0000000000400ca0 <textdomain@plt>:
  400ca0:	adrp	x16, 413000 <ferror@plt+0x12270>
  400ca4:	ldr	x17, [x16, #104]
  400ca8:	add	x16, x16, #0x68
  400cac:	br	x17

0000000000400cb0 <getopt_long@plt>:
  400cb0:	adrp	x16, 413000 <ferror@plt+0x12270>
  400cb4:	ldr	x17, [x16, #112]
  400cb8:	add	x16, x16, #0x70
  400cbc:	br	x17

0000000000400cc0 <warn@plt>:
  400cc0:	adrp	x16, 413000 <ferror@plt+0x12270>
  400cc4:	ldr	x17, [x16, #120]
  400cc8:	add	x16, x16, #0x78
  400ccc:	br	x17

0000000000400cd0 <fflush@plt>:
  400cd0:	adrp	x16, 413000 <ferror@plt+0x12270>
  400cd4:	ldr	x17, [x16, #128]
  400cd8:	add	x16, x16, #0x80
  400cdc:	br	x17

0000000000400ce0 <warnx@plt>:
  400ce0:	adrp	x16, 413000 <ferror@plt+0x12270>
  400ce4:	ldr	x17, [x16, #136]
  400ce8:	add	x16, x16, #0x88
  400cec:	br	x17

0000000000400cf0 <__fxstat@plt>:
  400cf0:	adrp	x16, 413000 <ferror@plt+0x12270>
  400cf4:	ldr	x17, [x16, #144]
  400cf8:	add	x16, x16, #0x90
  400cfc:	br	x17

0000000000400d00 <errx@plt>:
  400d00:	adrp	x16, 413000 <ferror@plt+0x12270>
  400d04:	ldr	x17, [x16, #152]
  400d08:	add	x16, x16, #0x98
  400d0c:	br	x17

0000000000400d10 <printf@plt>:
  400d10:	adrp	x16, 413000 <ferror@plt+0x12270>
  400d14:	ldr	x17, [x16, #160]
  400d18:	add	x16, x16, #0xa0
  400d1c:	br	x17

0000000000400d20 <__assert_fail@plt>:
  400d20:	adrp	x16, 413000 <ferror@plt+0x12270>
  400d24:	ldr	x17, [x16, #168]
  400d28:	add	x16, x16, #0xa8
  400d2c:	br	x17

0000000000400d30 <__errno_location@plt>:
  400d30:	adrp	x16, 413000 <ferror@plt+0x12270>
  400d34:	ldr	x17, [x16, #176]
  400d38:	add	x16, x16, #0xb0
  400d3c:	br	x17

0000000000400d40 <gettext@plt>:
  400d40:	adrp	x16, 413000 <ferror@plt+0x12270>
  400d44:	ldr	x17, [x16, #184]
  400d48:	add	x16, x16, #0xb8
  400d4c:	br	x17

0000000000400d50 <fprintf@plt>:
  400d50:	adrp	x16, 413000 <ferror@plt+0x12270>
  400d54:	ldr	x17, [x16, #192]
  400d58:	add	x16, x16, #0xc0
  400d5c:	br	x17

0000000000400d60 <err@plt>:
  400d60:	adrp	x16, 413000 <ferror@plt+0x12270>
  400d64:	ldr	x17, [x16, #200]
  400d68:	add	x16, x16, #0xc8
  400d6c:	br	x17

0000000000400d70 <ioctl@plt>:
  400d70:	adrp	x16, 413000 <ferror@plt+0x12270>
  400d74:	ldr	x17, [x16, #208]
  400d78:	add	x16, x16, #0xd0
  400d7c:	br	x17

0000000000400d80 <setlocale@plt>:
  400d80:	adrp	x16, 413000 <ferror@plt+0x12270>
  400d84:	ldr	x17, [x16, #216]
  400d88:	add	x16, x16, #0xd8
  400d8c:	br	x17

0000000000400d90 <ferror@plt>:
  400d90:	adrp	x16, 413000 <ferror@plt+0x12270>
  400d94:	ldr	x17, [x16, #224]
  400d98:	add	x16, x16, #0xe0
  400d9c:	br	x17

Disassembly of section .text:

0000000000400da0 <.text>:
  400da0:	mov	x29, #0x0                   	// #0
  400da4:	mov	x30, #0x0                   	// #0
  400da8:	mov	x5, x0
  400dac:	ldr	x1, [sp]
  400db0:	add	x2, sp, #0x8
  400db4:	mov	x6, sp
  400db8:	movz	x0, #0x0, lsl #48
  400dbc:	movk	x0, #0x0, lsl #32
  400dc0:	movk	x0, #0x40, lsl #16
  400dc4:	movk	x0, #0x1514
  400dc8:	movz	x3, #0x0, lsl #48
  400dcc:	movk	x3, #0x0, lsl #32
  400dd0:	movk	x3, #0x40, lsl #16
  400dd4:	movk	x3, #0x18c8
  400dd8:	movz	x4, #0x0, lsl #48
  400ddc:	movk	x4, #0x0, lsl #32
  400de0:	movk	x4, #0x40, lsl #16
  400de4:	movk	x4, #0x1948
  400de8:	bl	400c60 <__libc_start_main@plt>
  400dec:	bl	400c90 <abort@plt>
  400df0:	adrp	x0, 412000 <ferror@plt+0x11270>
  400df4:	ldr	x0, [x0, #4064]
  400df8:	cbz	x0, 400e00 <ferror@plt+0x70>
  400dfc:	b	400c80 <__gmon_start__@plt>
  400e00:	ret
  400e04:	stp	x29, x30, [sp, #-32]!
  400e08:	mov	x29, sp
  400e0c:	adrp	x0, 413000 <ferror@plt+0x12270>
  400e10:	add	x0, x0, #0xf8
  400e14:	str	x0, [sp, #24]
  400e18:	ldr	x0, [sp, #24]
  400e1c:	str	x0, [sp, #24]
  400e20:	ldr	x1, [sp, #24]
  400e24:	adrp	x0, 413000 <ferror@plt+0x12270>
  400e28:	add	x0, x0, #0xf8
  400e2c:	cmp	x1, x0
  400e30:	b.eq	400e6c <ferror@plt+0xdc>  // b.none
  400e34:	adrp	x0, 401000 <ferror@plt+0x270>
  400e38:	add	x0, x0, #0x988
  400e3c:	ldr	x0, [x0]
  400e40:	str	x0, [sp, #16]
  400e44:	ldr	x0, [sp, #16]
  400e48:	str	x0, [sp, #16]
  400e4c:	ldr	x0, [sp, #16]
  400e50:	cmp	x0, #0x0
  400e54:	b.eq	400e70 <ferror@plt+0xe0>  // b.none
  400e58:	ldr	x1, [sp, #16]
  400e5c:	adrp	x0, 413000 <ferror@plt+0x12270>
  400e60:	add	x0, x0, #0xf8
  400e64:	blr	x1
  400e68:	b	400e70 <ferror@plt+0xe0>
  400e6c:	nop
  400e70:	ldp	x29, x30, [sp], #32
  400e74:	ret
  400e78:	stp	x29, x30, [sp, #-48]!
  400e7c:	mov	x29, sp
  400e80:	adrp	x0, 413000 <ferror@plt+0x12270>
  400e84:	add	x0, x0, #0xf8
  400e88:	str	x0, [sp, #40]
  400e8c:	ldr	x0, [sp, #40]
  400e90:	str	x0, [sp, #40]
  400e94:	ldr	x1, [sp, #40]
  400e98:	adrp	x0, 413000 <ferror@plt+0x12270>
  400e9c:	add	x0, x0, #0xf8
  400ea0:	sub	x0, x1, x0
  400ea4:	asr	x0, x0, #3
  400ea8:	lsr	x1, x0, #63
  400eac:	add	x0, x1, x0
  400eb0:	asr	x0, x0, #1
  400eb4:	str	x0, [sp, #32]
  400eb8:	ldr	x0, [sp, #32]
  400ebc:	cmp	x0, #0x0
  400ec0:	b.eq	400f00 <ferror@plt+0x170>  // b.none
  400ec4:	adrp	x0, 401000 <ferror@plt+0x270>
  400ec8:	add	x0, x0, #0x990
  400ecc:	ldr	x0, [x0]
  400ed0:	str	x0, [sp, #24]
  400ed4:	ldr	x0, [sp, #24]
  400ed8:	str	x0, [sp, #24]
  400edc:	ldr	x0, [sp, #24]
  400ee0:	cmp	x0, #0x0
  400ee4:	b.eq	400f04 <ferror@plt+0x174>  // b.none
  400ee8:	ldr	x2, [sp, #24]
  400eec:	ldr	x1, [sp, #32]
  400ef0:	adrp	x0, 413000 <ferror@plt+0x12270>
  400ef4:	add	x0, x0, #0xf8
  400ef8:	blr	x2
  400efc:	b	400f04 <ferror@plt+0x174>
  400f00:	nop
  400f04:	ldp	x29, x30, [sp], #48
  400f08:	ret
  400f0c:	stp	x29, x30, [sp, #-16]!
  400f10:	mov	x29, sp
  400f14:	adrp	x0, 413000 <ferror@plt+0x12270>
  400f18:	add	x0, x0, #0x118
  400f1c:	ldrb	w0, [x0]
  400f20:	and	x0, x0, #0xff
  400f24:	cmp	x0, #0x0
  400f28:	b.ne	400f44 <ferror@plt+0x1b4>  // b.any
  400f2c:	bl	400e04 <ferror@plt+0x74>
  400f30:	adrp	x0, 413000 <ferror@plt+0x12270>
  400f34:	add	x0, x0, #0x118
  400f38:	mov	w1, #0x1                   	// #1
  400f3c:	strb	w1, [x0]
  400f40:	b	400f48 <ferror@plt+0x1b8>
  400f44:	nop
  400f48:	ldp	x29, x30, [sp], #16
  400f4c:	ret
  400f50:	stp	x29, x30, [sp, #-16]!
  400f54:	mov	x29, sp
  400f58:	bl	400e78 <ferror@plt+0xe8>
  400f5c:	nop
  400f60:	ldp	x29, x30, [sp], #16
  400f64:	ret
  400f68:	stp	x29, x30, [sp, #-48]!
  400f6c:	mov	x29, sp
  400f70:	str	x0, [sp, #24]
  400f74:	bl	400d30 <__errno_location@plt>
  400f78:	str	wzr, [x0]
  400f7c:	ldr	x0, [sp, #24]
  400f80:	bl	400d90 <ferror@plt>
  400f84:	cmp	w0, #0x0
  400f88:	b.ne	400fe4 <ferror@plt+0x254>  // b.any
  400f8c:	ldr	x0, [sp, #24]
  400f90:	bl	400cd0 <fflush@plt>
  400f94:	cmp	w0, #0x0
  400f98:	b.ne	400fe4 <ferror@plt+0x254>  // b.any
  400f9c:	ldr	x0, [sp, #24]
  400fa0:	bl	400c30 <fileno@plt>
  400fa4:	str	w0, [sp, #44]
  400fa8:	ldr	w0, [sp, #44]
  400fac:	cmp	w0, #0x0
  400fb0:	b.lt	400fec <ferror@plt+0x25c>  // b.tstop
  400fb4:	ldr	w0, [sp, #44]
  400fb8:	bl	400c00 <dup@plt>
  400fbc:	str	w0, [sp, #44]
  400fc0:	ldr	w0, [sp, #44]
  400fc4:	cmp	w0, #0x0
  400fc8:	b.lt	400fec <ferror@plt+0x25c>  // b.tstop
  400fcc:	ldr	w0, [sp, #44]
  400fd0:	bl	400c70 <close@plt>
  400fd4:	cmp	w0, #0x0
  400fd8:	b.ne	400fec <ferror@plt+0x25c>  // b.any
  400fdc:	mov	w0, #0x0                   	// #0
  400fe0:	b	40100c <ferror@plt+0x27c>
  400fe4:	nop
  400fe8:	b	400ff0 <ferror@plt+0x260>
  400fec:	nop
  400ff0:	bl	400d30 <__errno_location@plt>
  400ff4:	ldr	w0, [x0]
  400ff8:	cmp	w0, #0x9
  400ffc:	b.ne	401008 <ferror@plt+0x278>  // b.any
  401000:	mov	w0, #0x0                   	// #0
  401004:	b	40100c <ferror@plt+0x27c>
  401008:	mov	w0, #0xffffffff            	// #-1
  40100c:	ldp	x29, x30, [sp], #48
  401010:	ret
  401014:	stp	x29, x30, [sp, #-16]!
  401018:	mov	x29, sp
  40101c:	adrp	x0, 413000 <ferror@plt+0x12270>
  401020:	add	x0, x0, #0x108
  401024:	ldr	x0, [x0]
  401028:	bl	400f68 <ferror@plt+0x1d8>
  40102c:	cmp	w0, #0x0
  401030:	b.eq	401080 <ferror@plt+0x2f0>  // b.none
  401034:	bl	400d30 <__errno_location@plt>
  401038:	ldr	w0, [x0]
  40103c:	cmp	w0, #0x20
  401040:	b.eq	401080 <ferror@plt+0x2f0>  // b.none
  401044:	bl	400d30 <__errno_location@plt>
  401048:	ldr	w0, [x0]
  40104c:	cmp	w0, #0x0
  401050:	b.eq	401068 <ferror@plt+0x2d8>  // b.none
  401054:	adrp	x0, 401000 <ferror@plt+0x270>
  401058:	add	x0, x0, #0x998
  40105c:	bl	400d40 <gettext@plt>
  401060:	bl	400cc0 <warn@plt>
  401064:	b	401078 <ferror@plt+0x2e8>
  401068:	adrp	x0, 401000 <ferror@plt+0x270>
  40106c:	add	x0, x0, #0x998
  401070:	bl	400d40 <gettext@plt>
  401074:	bl	400ce0 <warnx@plt>
  401078:	mov	w0, #0x1                   	// #1
  40107c:	bl	400bd0 <_exit@plt>
  401080:	adrp	x0, 413000 <ferror@plt+0x12270>
  401084:	add	x0, x0, #0xf8
  401088:	ldr	x0, [x0]
  40108c:	bl	400f68 <ferror@plt+0x1d8>
  401090:	cmp	w0, #0x0
  401094:	b.eq	4010a0 <ferror@plt+0x310>  // b.none
  401098:	mov	w0, #0x1                   	// #1
  40109c:	bl	400bd0 <_exit@plt>
  4010a0:	nop
  4010a4:	ldp	x29, x30, [sp], #16
  4010a8:	ret
  4010ac:	stp	x29, x30, [sp, #-16]!
  4010b0:	mov	x29, sp
  4010b4:	adrp	x0, 401000 <ferror@plt+0x270>
  4010b8:	add	x0, x0, #0x14
  4010bc:	bl	401950 <ferror@plt+0xbc0>
  4010c0:	nop
  4010c4:	ldp	x29, x30, [sp], #16
  4010c8:	ret
  4010cc:	sub	sp, sp, #0x10
  4010d0:	str	w0, [sp, #12]
  4010d4:	ldr	w0, [sp, #12]
  4010d8:	sub	w0, w0, #0x21
  4010dc:	cmp	w0, #0x5d
  4010e0:	b.hi	4010ec <ferror@plt+0x35c>  // b.pmore
  4010e4:	mov	w0, #0x1                   	// #1
  4010e8:	b	4010f0 <ferror@plt+0x360>
  4010ec:	mov	w0, #0x0                   	// #0
  4010f0:	add	sp, sp, #0x10
  4010f4:	ret
  4010f8:	stp	x29, x30, [sp, #-48]!
  4010fc:	mov	x29, sp
  401100:	str	w0, [sp, #28]
  401104:	str	x1, [sp, #16]
  401108:	ldr	x0, [sp, #16]
  40110c:	cmp	x0, #0x0
  401110:	b.ne	401134 <ferror@plt+0x3a4>  // b.any
  401114:	adrp	x0, 401000 <ferror@plt+0x270>
  401118:	add	x3, x0, #0xe08
  40111c:	mov	w2, #0xe                   	// #14
  401120:	adrp	x0, 401000 <ferror@plt+0x270>
  401124:	add	x1, x0, #0x9a8
  401128:	adrp	x0, 401000 <ferror@plt+0x270>
  40112c:	add	x0, x0, #0x9c0
  401130:	bl	400d20 <__assert_fail@plt>
  401134:	ldr	x0, [sp, #16]
  401138:	str	x0, [sp, #40]
  40113c:	b	40116c <ferror@plt+0x3dc>
  401140:	ldr	x0, [sp, #40]
  401144:	ldr	w0, [x0, #24]
  401148:	ldr	w1, [sp, #28]
  40114c:	cmp	w1, w0
  401150:	b.ne	401160 <ferror@plt+0x3d0>  // b.any
  401154:	ldr	x0, [sp, #40]
  401158:	ldr	x0, [x0]
  40115c:	b	401180 <ferror@plt+0x3f0>
  401160:	ldr	x0, [sp, #40]
  401164:	add	x0, x0, #0x20
  401168:	str	x0, [sp, #40]
  40116c:	ldr	x0, [sp, #40]
  401170:	ldr	x0, [x0]
  401174:	cmp	x0, #0x0
  401178:	b.ne	401140 <ferror@plt+0x3b0>  // b.any
  40117c:	mov	x0, #0x0                   	// #0
  401180:	ldp	x29, x30, [sp], #48
  401184:	ret
  401188:	stp	x29, x30, [sp, #-96]!
  40118c:	mov	x29, sp
  401190:	str	x19, [sp, #16]
  401194:	str	w0, [sp, #60]
  401198:	str	x1, [sp, #48]
  40119c:	str	x2, [sp, #40]
  4011a0:	str	x3, [sp, #32]
  4011a4:	str	wzr, [sp, #92]
  4011a8:	b	4013a0 <ferror@plt+0x610>
  4011ac:	ldrsw	x0, [sp, #92]
  4011b0:	lsl	x0, x0, #6
  4011b4:	ldr	x1, [sp, #40]
  4011b8:	add	x0, x1, x0
  4011bc:	str	x0, [sp, #80]
  4011c0:	b	401368 <ferror@plt+0x5d8>
  4011c4:	ldr	x0, [sp, #80]
  4011c8:	ldr	w0, [x0]
  4011cc:	ldr	w1, [sp, #60]
  4011d0:	cmp	w1, w0
  4011d4:	b.eq	4011e8 <ferror@plt+0x458>  // b.none
  4011d8:	ldr	x0, [sp, #80]
  4011dc:	add	x0, x0, #0x4
  4011e0:	str	x0, [sp, #80]
  4011e4:	b	401368 <ferror@plt+0x5d8>
  4011e8:	ldrsw	x0, [sp, #92]
  4011ec:	lsl	x0, x0, #2
  4011f0:	ldr	x1, [sp, #32]
  4011f4:	add	x0, x1, x0
  4011f8:	ldr	w0, [x0]
  4011fc:	cmp	w0, #0x0
  401200:	b.ne	401220 <ferror@plt+0x490>  // b.any
  401204:	ldrsw	x0, [sp, #92]
  401208:	lsl	x0, x0, #2
  40120c:	ldr	x1, [sp, #32]
  401210:	add	x0, x1, x0
  401214:	ldr	w1, [sp, #60]
  401218:	str	w1, [x0]
  40121c:	b	401390 <ferror@plt+0x600>
  401220:	ldrsw	x0, [sp, #92]
  401224:	lsl	x0, x0, #2
  401228:	ldr	x1, [sp, #32]
  40122c:	add	x0, x1, x0
  401230:	ldr	w0, [x0]
  401234:	ldr	w1, [sp, #60]
  401238:	cmp	w1, w0
  40123c:	b.eq	401390 <ferror@plt+0x600>  // b.none
  401240:	str	xzr, [sp, #72]
  401244:	adrp	x0, 413000 <ferror@plt+0x12270>
  401248:	add	x0, x0, #0xf8
  40124c:	ldr	x19, [x0]
  401250:	adrp	x0, 401000 <ferror@plt+0x270>
  401254:	add	x0, x0, #0x9d0
  401258:	bl	400d40 <gettext@plt>
  40125c:	mov	x1, x0
  401260:	adrp	x0, 413000 <ferror@plt+0x12270>
  401264:	add	x0, x0, #0x110
  401268:	ldr	x0, [x0]
  40126c:	mov	x2, x0
  401270:	mov	x0, x19
  401274:	bl	400d50 <fprintf@plt>
  401278:	ldrsw	x0, [sp, #92]
  40127c:	lsl	x0, x0, #6
  401280:	ldr	x1, [sp, #40]
  401284:	add	x0, x1, x0
  401288:	str	x0, [sp, #80]
  40128c:	b	401328 <ferror@plt+0x598>
  401290:	ldr	x0, [sp, #80]
  401294:	ldr	w0, [x0]
  401298:	ldr	x1, [sp, #48]
  40129c:	bl	4010f8 <ferror@plt+0x368>
  4012a0:	str	x0, [sp, #64]
  4012a4:	ldr	x0, [sp, #64]
  4012a8:	cmp	x0, #0x0
  4012ac:	b.eq	4012d4 <ferror@plt+0x544>  // b.none
  4012b0:	adrp	x0, 413000 <ferror@plt+0x12270>
  4012b4:	add	x0, x0, #0xf8
  4012b8:	ldr	x3, [x0]
  4012bc:	ldr	x2, [sp, #64]
  4012c0:	adrp	x0, 401000 <ferror@plt+0x270>
  4012c4:	add	x1, x0, #0x9f8
  4012c8:	mov	x0, x3
  4012cc:	bl	400d50 <fprintf@plt>
  4012d0:	b	401310 <ferror@plt+0x580>
  4012d4:	ldr	x0, [sp, #80]
  4012d8:	ldr	w0, [x0]
  4012dc:	bl	4010cc <ferror@plt+0x33c>
  4012e0:	cmp	w0, #0x0
  4012e4:	b.eq	401310 <ferror@plt+0x580>  // b.none
  4012e8:	adrp	x0, 413000 <ferror@plt+0x12270>
  4012ec:	add	x0, x0, #0xf8
  4012f0:	ldr	x3, [x0]
  4012f4:	ldr	x0, [sp, #80]
  4012f8:	ldr	w0, [x0]
  4012fc:	mov	w2, w0
  401300:	adrp	x0, 401000 <ferror@plt+0x270>
  401304:	add	x1, x0, #0xa00
  401308:	mov	x0, x3
  40130c:	bl	400d50 <fprintf@plt>
  401310:	ldr	x0, [sp, #80]
  401314:	add	x0, x0, #0x4
  401318:	str	x0, [sp, #80]
  40131c:	ldr	x0, [sp, #72]
  401320:	add	x0, x0, #0x1
  401324:	str	x0, [sp, #72]
  401328:	ldr	x0, [sp, #72]
  40132c:	add	x0, x0, #0x1
  401330:	cmp	x0, #0xf
  401334:	b.hi	401348 <ferror@plt+0x5b8>  // b.pmore
  401338:	ldr	x0, [sp, #80]
  40133c:	ldr	w0, [x0]
  401340:	cmp	w0, #0x0
  401344:	b.ne	401290 <ferror@plt+0x500>  // b.any
  401348:	adrp	x0, 413000 <ferror@plt+0x12270>
  40134c:	add	x0, x0, #0xf8
  401350:	ldr	x0, [x0]
  401354:	mov	x1, x0
  401358:	mov	w0, #0xa                   	// #10
  40135c:	bl	400c20 <fputc@plt>
  401360:	mov	w0, #0x1                   	// #1
  401364:	bl	400bf0 <exit@plt>
  401368:	ldr	x0, [sp, #80]
  40136c:	ldr	w0, [x0]
  401370:	cmp	w0, #0x0
  401374:	b.eq	401394 <ferror@plt+0x604>  // b.none
  401378:	ldr	x0, [sp, #80]
  40137c:	ldr	w0, [x0]
  401380:	ldr	w1, [sp, #60]
  401384:	cmp	w1, w0
  401388:	b.ge	4011c4 <ferror@plt+0x434>  // b.tcont
  40138c:	b	401394 <ferror@plt+0x604>
  401390:	nop
  401394:	ldr	w0, [sp, #92]
  401398:	add	w0, w0, #0x1
  40139c:	str	w0, [sp, #92]
  4013a0:	ldrsw	x0, [sp, #92]
  4013a4:	lsl	x0, x0, #6
  4013a8:	ldr	x1, [sp, #40]
  4013ac:	add	x0, x1, x0
  4013b0:	ldr	w0, [x0]
  4013b4:	cmp	w0, #0x0
  4013b8:	b.eq	4013dc <ferror@plt+0x64c>  // b.none
  4013bc:	ldrsw	x0, [sp, #92]
  4013c0:	lsl	x0, x0, #6
  4013c4:	ldr	x1, [sp, #40]
  4013c8:	add	x0, x1, x0
  4013cc:	ldr	w0, [x0]
  4013d0:	ldr	w1, [sp, #60]
  4013d4:	cmp	w1, w0
  4013d8:	b.ge	4011ac <ferror@plt+0x41c>  // b.tcont
  4013dc:	nop
  4013e0:	ldr	x19, [sp, #16]
  4013e4:	ldp	x29, x30, [sp], #96
  4013e8:	ret
  4013ec:	stp	x29, x30, [sp, #-48]!
  4013f0:	mov	x29, sp
  4013f4:	str	x19, [sp, #16]
  4013f8:	adrp	x0, 413000 <ferror@plt+0x12270>
  4013fc:	add	x0, x0, #0x108
  401400:	ldr	x0, [x0]
  401404:	str	x0, [sp, #40]
  401408:	adrp	x0, 401000 <ferror@plt+0x270>
  40140c:	add	x0, x0, #0xa08
  401410:	bl	400d40 <gettext@plt>
  401414:	ldr	x1, [sp, #40]
  401418:	bl	400be0 <fputs@plt>
  40141c:	adrp	x0, 401000 <ferror@plt+0x270>
  401420:	add	x0, x0, #0xa18
  401424:	bl	400d40 <gettext@plt>
  401428:	mov	x1, x0
  40142c:	adrp	x0, 413000 <ferror@plt+0x12270>
  401430:	add	x0, x0, #0x110
  401434:	ldr	x0, [x0]
  401438:	mov	x2, x0
  40143c:	ldr	x0, [sp, #40]
  401440:	bl	400d50 <fprintf@plt>
  401444:	ldr	x1, [sp, #40]
  401448:	mov	w0, #0xa                   	// #10
  40144c:	bl	400c20 <fputc@plt>
  401450:	adrp	x0, 401000 <ferror@plt+0x270>
  401454:	add	x0, x0, #0xa38
  401458:	bl	400d40 <gettext@plt>
  40145c:	ldr	x1, [sp, #40]
  401460:	bl	400be0 <fputs@plt>
  401464:	adrp	x0, 401000 <ferror@plt+0x270>
  401468:	add	x0, x0, #0xa60
  40146c:	bl	400d40 <gettext@plt>
  401470:	ldr	x1, [sp, #40]
  401474:	bl	400be0 <fputs@plt>
  401478:	adrp	x0, 401000 <ferror@plt+0x270>
  40147c:	add	x0, x0, #0xa70
  401480:	bl	400d40 <gettext@plt>
  401484:	ldr	x1, [sp, #40]
  401488:	bl	400be0 <fputs@plt>
  40148c:	adrp	x0, 401000 <ferror@plt+0x270>
  401490:	add	x0, x0, #0xaa0
  401494:	bl	400d40 <gettext@plt>
  401498:	ldr	x1, [sp, #40]
  40149c:	bl	400be0 <fputs@plt>
  4014a0:	ldr	x1, [sp, #40]
  4014a4:	mov	w0, #0xa                   	// #10
  4014a8:	bl	400c20 <fputc@plt>
  4014ac:	adrp	x0, 401000 <ferror@plt+0x270>
  4014b0:	add	x0, x0, #0xad0
  4014b4:	bl	400d40 <gettext@plt>
  4014b8:	mov	x19, x0
  4014bc:	adrp	x0, 401000 <ferror@plt+0x270>
  4014c0:	add	x0, x0, #0xae8
  4014c4:	bl	400d40 <gettext@plt>
  4014c8:	mov	x4, x0
  4014cc:	adrp	x0, 401000 <ferror@plt+0x270>
  4014d0:	add	x3, x0, #0xaf8
  4014d4:	mov	x2, x19
  4014d8:	adrp	x0, 401000 <ferror@plt+0x270>
  4014dc:	add	x1, x0, #0xb08
  4014e0:	adrp	x0, 401000 <ferror@plt+0x270>
  4014e4:	add	x0, x0, #0xb18
  4014e8:	bl	400d10 <printf@plt>
  4014ec:	adrp	x0, 401000 <ferror@plt+0x270>
  4014f0:	add	x0, x0, #0xb30
  4014f4:	bl	400d40 <gettext@plt>
  4014f8:	mov	x2, x0
  4014fc:	adrp	x0, 401000 <ferror@plt+0x270>
  401500:	add	x1, x0, #0xb50
  401504:	mov	x0, x2
  401508:	bl	400d10 <printf@plt>
  40150c:	mov	w0, #0x0                   	// #0
  401510:	bl	400bf0 <exit@plt>
  401514:	stp	x29, x30, [sp, #-208]!
  401518:	mov	x29, sp
  40151c:	str	x19, [sp, #16]
  401520:	str	w0, [sp, #44]
  401524:	str	x1, [sp, #32]
  401528:	mov	w0, #0xffffffff            	// #-1
  40152c:	str	w0, [sp, #196]
  401530:	str	wzr, [sp, #204]
  401534:	mov	w0, #0x1                   	// #1
  401538:	str	w0, [sp, #200]
  40153c:	str	xzr, [sp, #48]
  401540:	adrp	x0, 401000 <ferror@plt+0x270>
  401544:	add	x1, x0, #0xb60
  401548:	mov	w0, #0x6                   	// #6
  40154c:	bl	400d80 <setlocale@plt>
  401550:	adrp	x0, 401000 <ferror@plt+0x270>
  401554:	add	x1, x0, #0xb68
  401558:	adrp	x0, 401000 <ferror@plt+0x270>
  40155c:	add	x0, x0, #0xb80
  401560:	bl	400c50 <bindtextdomain@plt>
  401564:	adrp	x0, 401000 <ferror@plt+0x270>
  401568:	add	x0, x0, #0xb80
  40156c:	bl	400ca0 <textdomain@plt>
  401570:	bl	4010ac <ferror@plt+0x31c>
  401574:	b	40166c <ferror@plt+0x8dc>
  401578:	add	x0, sp, #0x30
  40157c:	mov	x3, x0
  401580:	adrp	x0, 401000 <ferror@plt+0x270>
  401584:	add	x2, x0, #0xd88
  401588:	adrp	x0, 401000 <ferror@plt+0x270>
  40158c:	add	x1, x0, #0xce8
  401590:	ldr	w0, [sp, #192]
  401594:	bl	401188 <ferror@plt+0x3f8>
  401598:	ldr	w0, [sp, #192]
  40159c:	cmp	w0, #0x75
  4015a0:	b.eq	4015ec <ferror@plt+0x85c>  // b.none
  4015a4:	ldr	w0, [sp, #192]
  4015a8:	cmp	w0, #0x75
  4015ac:	b.gt	401630 <ferror@plt+0x8a0>
  4015b0:	ldr	w0, [sp, #192]
  4015b4:	cmp	w0, #0x68
  4015b8:	b.eq	4015f8 <ferror@plt+0x868>  // b.none
  4015bc:	ldr	w0, [sp, #192]
  4015c0:	cmp	w0, #0x68
  4015c4:	b.gt	401630 <ferror@plt+0x8a0>
  4015c8:	ldr	w0, [sp, #192]
  4015cc:	cmp	w0, #0x56
  4015d0:	b.eq	4015fc <ferror@plt+0x86c>  // b.none
  4015d4:	ldr	w0, [sp, #192]
  4015d8:	cmp	w0, #0x66
  4015dc:	b.ne	401630 <ferror@plt+0x8a0>  // b.any
  4015e0:	mov	w0, #0x1                   	// #1
  4015e4:	str	w0, [sp, #204]
  4015e8:	b	40166c <ferror@plt+0x8dc>
  4015ec:	mov	w0, #0x2                   	// #2
  4015f0:	str	w0, [sp, #204]
  4015f4:	b	40166c <ferror@plt+0x8dc>
  4015f8:	bl	4013ec <ferror@plt+0x65c>
  4015fc:	adrp	x0, 401000 <ferror@plt+0x270>
  401600:	add	x0, x0, #0xb90
  401604:	bl	400d40 <gettext@plt>
  401608:	mov	x3, x0
  40160c:	adrp	x0, 413000 <ferror@plt+0x12270>
  401610:	add	x0, x0, #0x110
  401614:	ldr	x1, [x0]
  401618:	adrp	x0, 401000 <ferror@plt+0x270>
  40161c:	add	x2, x0, #0xba0
  401620:	mov	x0, x3
  401624:	bl	400d10 <printf@plt>
  401628:	mov	w0, #0x0                   	// #0
  40162c:	bl	400bf0 <exit@plt>
  401630:	adrp	x0, 413000 <ferror@plt+0x12270>
  401634:	add	x0, x0, #0xf8
  401638:	ldr	x19, [x0]
  40163c:	adrp	x0, 401000 <ferror@plt+0x270>
  401640:	add	x0, x0, #0xbb8
  401644:	bl	400d40 <gettext@plt>
  401648:	mov	x1, x0
  40164c:	adrp	x0, 413000 <ferror@plt+0x12270>
  401650:	add	x0, x0, #0x110
  401654:	ldr	x0, [x0]
  401658:	mov	x2, x0
  40165c:	mov	x0, x19
  401660:	bl	400d50 <fprintf@plt>
  401664:	mov	w0, #0x1                   	// #1
  401668:	bl	400bf0 <exit@plt>
  40166c:	mov	x4, #0x0                   	// #0
  401670:	adrp	x0, 401000 <ferror@plt+0x270>
  401674:	add	x3, x0, #0xce8
  401678:	adrp	x0, 401000 <ferror@plt+0x270>
  40167c:	add	x2, x0, #0xbe0
  401680:	ldr	x1, [sp, #32]
  401684:	ldr	w0, [sp, #44]
  401688:	bl	400cb0 <getopt_long@plt>
  40168c:	str	w0, [sp, #192]
  401690:	ldr	w0, [sp, #192]
  401694:	cmn	w0, #0x1
  401698:	b.ne	401578 <ferror@plt+0x7e8>  // b.any
  40169c:	ldr	w0, [sp, #204]
  4016a0:	cmp	w0, #0x0
  4016a4:	b.ne	4016c0 <ferror@plt+0x930>  // b.any
  4016a8:	adrp	x0, 401000 <ferror@plt+0x270>
  4016ac:	add	x0, x0, #0xbe8
  4016b0:	bl	400d40 <gettext@plt>
  4016b4:	mov	x1, x0
  4016b8:	mov	w0, #0x1                   	// #1
  4016bc:	bl	400d00 <errx@plt>
  4016c0:	adrp	x0, 413000 <ferror@plt+0x12270>
  4016c4:	add	x0, x0, #0x100
  4016c8:	ldr	w0, [x0]
  4016cc:	ldr	w1, [sp, #44]
  4016d0:	cmp	w1, w0
  4016d4:	b.ne	4016f0 <ferror@plt+0x960>  // b.any
  4016d8:	adrp	x0, 401000 <ferror@plt+0x270>
  4016dc:	add	x0, x0, #0xc18
  4016e0:	bl	400d40 <gettext@plt>
  4016e4:	mov	x1, x0
  4016e8:	mov	w0, #0x1                   	// #1
  4016ec:	bl	400d00 <errx@plt>
  4016f0:	adrp	x0, 413000 <ferror@plt+0x12270>
  4016f4:	add	x0, x0, #0x100
  4016f8:	ldr	w0, [x0]
  4016fc:	add	w2, w0, #0x1
  401700:	adrp	x1, 413000 <ferror@plt+0x12270>
  401704:	add	x1, x1, #0x100
  401708:	str	w2, [x1]
  40170c:	sxtw	x0, w0
  401710:	lsl	x0, x0, #3
  401714:	ldr	x1, [sp, #32]
  401718:	add	x0, x1, x0
  40171c:	ldr	x0, [x0]
  401720:	str	x0, [sp, #184]
  401724:	adrp	x0, 413000 <ferror@plt+0x12270>
  401728:	add	x0, x0, #0x100
  40172c:	ldr	w0, [x0]
  401730:	ldr	w1, [sp, #44]
  401734:	cmp	w1, w0
  401738:	b.eq	401788 <ferror@plt+0x9f8>  // b.none
  40173c:	adrp	x0, 401000 <ferror@plt+0x270>
  401740:	add	x0, x0, #0xc30
  401744:	bl	400d40 <gettext@plt>
  401748:	bl	400ce0 <warnx@plt>
  40174c:	adrp	x0, 413000 <ferror@plt+0x12270>
  401750:	add	x0, x0, #0xf8
  401754:	ldr	x19, [x0]
  401758:	adrp	x0, 401000 <ferror@plt+0x270>
  40175c:	add	x0, x0, #0xbb8
  401760:	bl	400d40 <gettext@plt>
  401764:	mov	x1, x0
  401768:	adrp	x0, 413000 <ferror@plt+0x12270>
  40176c:	add	x0, x0, #0x110
  401770:	ldr	x0, [x0]
  401774:	mov	x2, x0
  401778:	mov	x0, x19
  40177c:	bl	400d50 <fprintf@plt>
  401780:	mov	w0, #0x1                   	// #1
  401784:	bl	400bf0 <exit@plt>
  401788:	mov	w1, #0x0                   	// #0
  40178c:	ldr	x0, [sp, #184]
  401790:	bl	400c40 <open@plt>
  401794:	str	w0, [sp, #196]
  401798:	ldr	w0, [sp, #196]
  40179c:	cmp	w0, #0x0
  4017a0:	b.ge	4017c0 <ferror@plt+0xa30>  // b.tcont
  4017a4:	adrp	x0, 401000 <ferror@plt+0x270>
  4017a8:	add	x0, x0, #0xc50
  4017ac:	bl	400d40 <gettext@plt>
  4017b0:	ldr	x2, [sp, #184]
  4017b4:	mov	x1, x0
  4017b8:	mov	w0, #0x1                   	// #1
  4017bc:	bl	400d60 <err@plt>
  4017c0:	add	x0, sp, #0x38
  4017c4:	mov	x1, x0
  4017c8:	ldr	w0, [sp, #196]
  4017cc:	bl	401960 <ferror@plt+0xbd0>
  4017d0:	cmn	w0, #0x1
  4017d4:	b.ne	4017f0 <ferror@plt+0xa60>  // b.any
  4017d8:	adrp	x0, 401000 <ferror@plt+0x270>
  4017dc:	add	x0, x0, #0xc60
  4017e0:	bl	400d40 <gettext@plt>
  4017e4:	ldr	x1, [sp, #184]
  4017e8:	bl	400cc0 <warn@plt>
  4017ec:	b	4018b0 <ferror@plt+0xb20>
  4017f0:	ldr	w0, [sp, #72]
  4017f4:	and	w0, w0, #0xf000
  4017f8:	cmp	w0, #0x4, lsl #12
  4017fc:	b.eq	401818 <ferror@plt+0xa88>  // b.none
  401800:	adrp	x0, 401000 <ferror@plt+0x270>
  401804:	add	x0, x0, #0xc78
  401808:	bl	400d40 <gettext@plt>
  40180c:	ldr	x1, [sp, #184]
  401810:	bl	400ce0 <warnx@plt>
  401814:	b	4018b0 <ferror@plt+0xb20>
  401818:	ldr	w0, [sp, #204]
  40181c:	cmp	w0, #0x1
  401820:	b.eq	401834 <ferror@plt+0xaa4>  // b.none
  401824:	ldr	w0, [sp, #204]
  401828:	cmp	w0, #0x2
  40182c:	b.eq	401868 <ferror@plt+0xad8>  // b.none
  401830:	b	40189c <ferror@plt+0xb0c>
  401834:	mov	w2, #0x0                   	// #0
  401838:	mov	x1, #0x5877                	// #22647
  40183c:	movk	x1, #0xc004, lsl #16
  401840:	ldr	w0, [sp, #196]
  401844:	bl	400d70 <ioctl@plt>
  401848:	cmp	w0, #0x0
  40184c:	b.eq	4018a0 <ferror@plt+0xb10>  // b.none
  401850:	adrp	x0, 401000 <ferror@plt+0x270>
  401854:	add	x0, x0, #0xc90
  401858:	bl	400d40 <gettext@plt>
  40185c:	ldr	x1, [sp, #184]
  401860:	bl	400cc0 <warn@plt>
  401864:	b	4018b0 <ferror@plt+0xb20>
  401868:	mov	w2, #0x0                   	// #0
  40186c:	mov	x1, #0x5878                	// #22648
  401870:	movk	x1, #0xc004, lsl #16
  401874:	ldr	w0, [sp, #196]
  401878:	bl	400d70 <ioctl@plt>
  40187c:	cmp	w0, #0x0
  401880:	b.eq	4018a8 <ferror@plt+0xb18>  // b.none
  401884:	adrp	x0, 401000 <ferror@plt+0x270>
  401888:	add	x0, x0, #0xca8
  40188c:	bl	400d40 <gettext@plt>
  401890:	ldr	x1, [sp, #184]
  401894:	bl	400cc0 <warn@plt>
  401898:	b	4018b0 <ferror@plt+0xb20>
  40189c:	bl	400c90 <abort@plt>
  4018a0:	nop
  4018a4:	b	4018ac <ferror@plt+0xb1c>
  4018a8:	nop
  4018ac:	str	wzr, [sp, #200]
  4018b0:	ldr	w0, [sp, #196]
  4018b4:	bl	400c70 <close@plt>
  4018b8:	ldr	w0, [sp, #200]
  4018bc:	ldr	x19, [sp, #16]
  4018c0:	ldp	x29, x30, [sp], #208
  4018c4:	ret
  4018c8:	stp	x29, x30, [sp, #-64]!
  4018cc:	mov	x29, sp
  4018d0:	stp	x19, x20, [sp, #16]
  4018d4:	adrp	x20, 412000 <ferror@plt+0x11270>
  4018d8:	add	x20, x20, #0xdf0
  4018dc:	stp	x21, x22, [sp, #32]
  4018e0:	adrp	x21, 412000 <ferror@plt+0x11270>
  4018e4:	add	x21, x21, #0xde8
  4018e8:	sub	x20, x20, x21
  4018ec:	mov	w22, w0
  4018f0:	stp	x23, x24, [sp, #48]
  4018f4:	mov	x23, x1
  4018f8:	mov	x24, x2
  4018fc:	bl	400b98 <_exit@plt-0x38>
  401900:	cmp	xzr, x20, asr #3
  401904:	b.eq	401930 <ferror@plt+0xba0>  // b.none
  401908:	asr	x20, x20, #3
  40190c:	mov	x19, #0x0                   	// #0
  401910:	ldr	x3, [x21, x19, lsl #3]
  401914:	mov	x2, x24
  401918:	add	x19, x19, #0x1
  40191c:	mov	x1, x23
  401920:	mov	w0, w22
  401924:	blr	x3
  401928:	cmp	x20, x19
  40192c:	b.ne	401910 <ferror@plt+0xb80>  // b.any
  401930:	ldp	x19, x20, [sp, #16]
  401934:	ldp	x21, x22, [sp, #32]
  401938:	ldp	x23, x24, [sp, #48]
  40193c:	ldp	x29, x30, [sp], #64
  401940:	ret
  401944:	nop
  401948:	ret
  40194c:	nop
  401950:	adrp	x2, 413000 <ferror@plt+0x12270>
  401954:	mov	x1, #0x0                   	// #0
  401958:	ldr	x2, [x2, #240]
  40195c:	b	400c10 <__cxa_atexit@plt>
  401960:	mov	x2, x1
  401964:	mov	w1, w0
  401968:	mov	w0, #0x0                   	// #0
  40196c:	b	400cf0 <__fxstat@plt>

Disassembly of section .fini:

0000000000401970 <.fini>:
  401970:	stp	x29, x30, [sp, #-16]!
  401974:	mov	x29, sp
  401978:	ldp	x29, x30, [sp], #16
  40197c:	ret
