wb_dma_ch_pri_enc/wire_pri27_out 1.394101 -0.080520 1.290263 0.483033 2.113141 1.095581 0.075477 0.546877 -1.496151 -0.778116 1.327175 3.486015 -3.419533 -2.033236 -0.978849 0.447635 -0.774497 0.868090 0.604111 0.947489
wb_dma_de/always_23/block_1/case_1/block_7/if_1/block_1/stmt_2 1.940328 -2.739747 2.136689 0.603128 1.769617 -0.552588 -2.999043 -0.574144 0.526838 -0.980569 1.996177 1.389126 -1.854174 0.032691 -2.902898 1.538901 0.419026 -3.738961 -1.144533 -0.995014
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.368342 0.590242 -0.226509 1.663861 0.835484 -0.522049 1.596631 -0.755264 -1.722214 0.415960 1.783267 3.027997 -1.532020 -2.436749 -0.262406 -0.567224 -1.952479 0.764041 -0.115772 0.945044
wb_dma_ch_sel/always_5/stmt_1/expr_1 -1.111272 2.472749 0.557678 -1.080048 3.593748 -1.132838 0.000407 1.823878 0.179355 2.946993 -0.751059 3.186193 -0.958957 -1.028796 -1.421944 0.202590 0.764494 -2.355714 0.070110 -3.296581
wb_dma_ch_rf/always_8/stmt_1/expr_1/expr_1/expr_1 -1.563101 1.164215 -2.096714 0.478322 -1.220000 -0.702419 3.673584 -1.421220 2.310322 -0.311263 2.124439 1.794357 -0.729783 -2.053561 1.290777 -0.687966 -0.810028 3.233112 2.705240 0.139830
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1 -0.300718 0.881827 1.686476 -0.928022 -0.291463 2.623871 -0.546160 0.460373 -3.029509 -3.902619 2.676967 1.141809 -2.130100 -1.728578 -1.561482 1.460804 -0.130824 3.321575 0.823263 1.142224
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.357959 -1.792540 2.709145 -1.948736 0.350786 3.120653 -0.846792 0.296139 -0.074482 -3.233485 2.299163 -0.155016 -2.521702 -0.762442 0.542154 4.020600 -0.320133 2.067379 1.146184 0.642574
wb_dma_ch_rf/assign_1_ch_adr0 -0.480031 -0.158231 0.878630 -1.785297 -1.389589 2.116545 1.183811 0.562347 3.209673 1.558470 1.148551 -1.062000 1.453683 -0.051953 4.292859 3.557629 -1.268130 1.432200 2.527788 0.385900
wb_dma_ch_rf/reg_ch_busy -0.705735 1.063105 -3.458343 0.162554 0.882132 -1.710813 5.046066 -1.680895 3.151286 0.429866 0.885884 0.080905 -1.694654 -1.237411 -0.053662 -2.457483 0.045615 2.372452 2.552316 -1.795688
wb_dma_wb_slv/always_5 0.403233 2.270708 -1.718282 -0.013014 -0.598075 -1.881344 -1.273997 2.612740 0.555364 0.638875 4.231688 -0.457082 -0.178687 2.188909 3.604463 1.537509 -1.268870 -2.865871 1.344706 0.813537
wb_dma_wb_slv/always_4 3.014440 1.503725 1.629879 -0.577917 -2.544493 1.369754 -3.337467 0.948667 2.122990 1.035124 2.792936 1.651610 2.004488 1.688901 3.155622 0.525815 -0.330127 -7.689906 1.918146 3.859008
wb_dma_wb_slv/always_3 0.600759 0.803067 -0.653043 -4.798644 -2.487700 4.179010 -5.172686 -0.090962 -1.508479 -3.339234 -0.659080 -0.612411 -0.620328 -0.468230 2.429437 0.515154 -0.315458 1.243062 1.119440 -0.436394
wb_dma_wb_slv/always_1 1.684084 5.270421 1.457833 -3.496481 -2.778214 0.154453 -1.859121 0.167319 -0.623989 1.315059 1.208970 3.712714 2.174298 -3.116281 4.244647 -0.656566 -4.348198 -5.228181 1.101288 1.638240
wb_dma_ch_sel/always_44/case_1/cond -0.188961 0.552341 3.000091 -2.526904 -2.515024 1.028347 0.043133 -0.062797 2.905374 -1.540393 1.974547 -0.007801 0.579028 -0.141941 2.202732 4.363933 -0.321017 0.375147 2.048040 0.803978
wb_dma_rf/wire_ch0_csr 4.159267 0.825267 -4.998268 -2.044781 3.376565 -0.666687 0.891756 2.512309 -0.522493 3.471824 -4.968429 -0.879537 0.208119 -0.838618 1.794774 -3.909220 -1.494115 -2.628675 2.802127 -2.265157
wb_dma_de/wire_done 2.155193 0.081446 -0.509631 0.430886 4.066426 0.586079 0.413569 1.875036 -1.828289 0.373517 -0.314173 1.089524 -3.648320 -0.954801 -1.487534 -1.322814 0.103389 -0.749935 0.419055 -0.458326
wb_dma_ch_pri_enc/wire_pri11_out 1.394101 -0.080520 1.290263 0.483033 2.113141 1.095581 0.075477 0.546877 -1.496151 -0.778116 1.327175 3.486015 -3.419533 -2.033236 -0.978849 0.447635 -0.774497 0.868090 0.604111 0.947489
wb_dma_de/always_6/if_1/if_1/stmt_1/expr_1 -0.282094 0.087227 -3.503157 1.962827 3.396223 -0.135222 2.051788 1.231292 -2.413081 1.484886 0.633235 -2.047295 -2.219418 -1.236372 -3.033299 -3.253801 -0.106707 0.965413 0.426641 -1.873199
wb_dma_ch_rf/assign_27_ptr_inv/expr_1 -0.003076 -1.688124 0.136264 1.018711 1.796289 1.438507 0.657521 0.597963 -1.247212 -1.178566 2.499616 -1.596185 -2.603053 -0.116688 -3.450020 1.017955 -0.287024 3.563154 1.539020 -1.011643
wb_dma_de/always_13/stmt_1 0.913996 0.227785 0.738049 -2.257149 3.516118 0.329013 -1.184700 1.518650 0.328092 0.965479 -2.800003 2.352213 -2.445570 -0.624969 -0.056052 0.759116 0.795182 0.057982 -0.181842 -2.681458
wb_dma_de/always_4/if_1 1.278166 2.508627 -0.891491 -0.040144 3.736662 0.108094 1.335850 2.171667 -1.394578 1.060707 1.015468 1.825048 -3.747497 -0.373979 -0.558239 -1.265638 -0.212745 -0.132345 1.468111 -0.334241
wb_dma_ch_arb/input_req 1.849660 -0.708785 -0.197439 -0.939152 -0.162587 3.238415 -2.128950 3.491604 -2.570831 -4.946985 -0.353008 -1.154132 -2.164516 0.034011 -0.203365 0.389502 2.248726 2.302135 1.765153 2.006861
wb_dma_ch_pri_enc/wire_pri20_out 1.394101 -0.080520 1.290263 0.483033 2.113141 1.095581 0.075477 0.546877 -1.496151 -0.778116 1.327175 3.486015 -3.419533 -2.033236 -0.978849 0.447635 -0.774497 0.868090 0.604111 0.947489
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.005140 2.270014 -1.658438 -1.386808 1.382788 0.580319 1.040446 3.333757 1.496970 2.010795 2.396199 -0.664196 -1.397390 0.720532 4.462036 2.174046 -1.000375 -0.148088 3.150174 -0.398894
wb_dma_ch_rf/always_26/if_1/if_1 1.585443 1.704177 -0.059123 -3.305696 2.502225 -1.922726 -3.071751 0.897670 -1.357993 -0.771372 -2.615947 1.590198 -3.778629 1.293354 0.993075 0.112843 -0.478899 -0.167737 -1.824606 -2.536870
wb_dma_ch_rf/always_4/if_1/block_1/if_1/stmt_1 0.575931 -1.139531 2.145499 2.080292 -0.320045 -1.094565 2.491215 -2.306915 1.687211 1.821546 2.643338 1.240017 0.458194 -0.389830 0.066574 1.383768 -2.265635 -1.129974 0.163100 1.821239
wb_dma_ch_sel/assign_145_req_p0/expr_1 1.375672 2.101755 -0.959350 -1.747146 1.863722 0.467367 -1.289475 3.732844 0.452126 0.424077 1.515393 -1.655208 -1.875400 2.910698 1.539223 1.074934 0.827828 -1.225946 2.146976 -0.704139
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.106063 -1.215491 -0.079491 0.669537 2.980460 0.777793 0.786955 1.494326 -0.391341 -0.380519 2.906994 0.035294 -3.945677 -0.276334 -1.047672 1.763762 -0.807593 1.814750 1.886511 -0.664221
wb_dma_de/always_23/block_1/case_1/block_2/stmt_1 -1.163787 0.076211 0.193839 2.566081 0.527068 -1.968323 0.739868 0.513861 1.388370 2.728225 2.311313 3.271076 0.619533 -0.275199 -0.154558 1.002896 -0.499799 -2.139979 0.718742 0.221360
wb_dma_ch_sel/wire_ch_sel 0.765907 3.131028 -1.260815 -4.708190 1.357667 1.779048 0.666045 3.056834 1.331322 -2.014748 -2.728807 -0.910640 -1.288813 -0.564102 1.005774 -0.802954 2.976157 2.149588 3.035227 -2.258024
wb_dma_rf/inst_u19 1.197103 1.638433 0.695394 -1.630427 1.777223 2.364515 -1.561019 3.312037 -1.254655 -0.703322 0.932708 2.103794 -2.716317 -0.517594 1.417151 1.586768 0.163214 0.686576 1.900942 0.607663
wb_dma_rf/inst_u18 1.197103 1.638433 0.695394 -1.630427 1.777223 2.364515 -1.561019 3.312037 -1.254655 -0.703322 0.932708 2.103794 -2.716317 -0.517594 1.417151 1.586768 0.163214 0.686576 1.900942 0.607663
wb_dma_rf/inst_u17 1.197103 1.638433 0.695394 -1.630427 1.777223 2.364515 -1.561019 3.312037 -1.254655 -0.703322 0.932708 2.103794 -2.716317 -0.517594 1.417151 1.586768 0.163214 0.686576 1.900942 0.607663
wb_dma_rf/inst_u16 1.197103 1.638433 0.695394 -1.630427 1.777223 2.364515 -1.561019 3.312037 -1.254655 -0.703322 0.932708 2.103794 -2.716317 -0.517594 1.417151 1.586768 0.163214 0.686576 1.900942 0.607663
wb_dma_rf/inst_u15 1.197103 1.638433 0.695394 -1.630427 1.777223 2.364515 -1.561019 3.312037 -1.254655 -0.703322 0.932708 2.103794 -2.716317 -0.517594 1.417151 1.586768 0.163214 0.686576 1.900942 0.607663
wb_dma_rf/inst_u14 1.197103 1.638433 0.695394 -1.630427 1.777223 2.364515 -1.561019 3.312037 -1.254655 -0.703322 0.932708 2.103794 -2.716317 -0.517594 1.417151 1.586768 0.163214 0.686576 1.900942 0.607663
wb_dma_rf/inst_u13 1.197103 1.638433 0.695394 -1.630427 1.777223 2.364515 -1.561019 3.312037 -1.254655 -0.703322 0.932708 2.103794 -2.716317 -0.517594 1.417151 1.586768 0.163214 0.686576 1.900942 0.607663
wb_dma_rf/inst_u12 1.197103 1.638433 0.695394 -1.630427 1.777223 2.364515 -1.561019 3.312037 -1.254655 -0.703322 0.932708 2.103794 -2.716317 -0.517594 1.417151 1.586768 0.163214 0.686576 1.900942 0.607663
wb_dma_rf/inst_u11 1.197103 1.638433 0.695394 -1.630427 1.777223 2.364515 -1.561019 3.312037 -1.254655 -0.703322 0.932708 2.103794 -2.716317 -0.517594 1.417151 1.586768 0.163214 0.686576 1.900942 0.607663
wb_dma_rf/inst_u10 1.197103 1.638433 0.695394 -1.630427 1.777223 2.364515 -1.561019 3.312037 -1.254655 -0.703322 0.932708 2.103794 -2.716317 -0.517594 1.417151 1.586768 0.163214 0.686576 1.900942 0.607663
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/stmt_2 1.165407 3.292331 -1.225077 0.717514 2.029122 3.775842 2.279536 2.420796 -3.863403 4.910717 0.857669 -4.500954 1.074490 1.832808 0.210810 -2.824362 -2.787306 0.930570 1.661644 1.658226
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/stmt_1 0.926534 -3.156139 2.638660 2.557229 0.630236 4.113902 -3.054435 1.323948 2.115939 2.053276 0.764447 3.737405 0.391225 2.776212 0.618160 3.301667 2.183762 -0.383281 1.938804 3.310811
wb_dma/input_wb1_ack_i -0.455115 1.167538 -1.398283 1.295278 0.786929 0.136370 0.238053 1.366377 -2.637632 0.067756 0.565174 1.633135 -1.512074 -1.581231 2.643229 -0.583518 -0.363167 0.671618 -1.350340 1.972262
wb_dma/wire_slv0_we 0.738655 2.354856 -1.432923 -4.812449 -1.394583 3.359707 -3.949360 0.766117 -1.797676 -2.901201 -0.866022 -3.019196 -1.862057 1.206621 1.132404 -1.342522 0.602669 1.004122 0.933251 -0.998218
wb_dma_ch_rf/reg_ch_sz_inf 0.326900 -0.006772 -1.230892 1.304518 2.217512 -2.352502 2.970915 -1.096551 1.282973 2.258048 1.282037 -0.392127 -1.381289 0.351970 -0.808504 -0.958738 -1.117646 -0.892416 0.099768 -1.347918
wb_dma_ch_rf -0.362582 3.499115 -0.082411 -4.332352 -0.527406 1.705971 -2.011382 0.711846 0.035488 0.235292 -1.348569 -1.893016 1.025132 2.328507 0.234439 -0.495731 1.457278 -0.006744 1.162784 -1.812057
wb_dma_ch_sel/wire_gnt_p1_d -0.368342 0.590242 -0.226509 1.663861 0.835484 -0.522049 1.596631 -0.755264 -1.722214 0.415960 1.783267 3.027997 -1.532020 -2.436749 -0.262406 -0.567224 -1.952479 0.764041 -0.115772 0.945044
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/cond -0.368342 0.590242 -0.226509 1.663861 0.835484 -0.522049 1.596631 -0.755264 -1.722214 0.415960 1.783267 3.027997 -1.532020 -2.436749 -0.262406 -0.567224 -1.952479 0.764041 -0.115772 0.945044
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1 1.907887 -1.425212 0.322235 0.030086 3.167106 0.196040 -0.355642 0.107407 0.516812 -0.513284 0.897703 -2.581111 -2.502279 0.946404 -4.927487 -1.107180 1.692371 -2.097868 0.327522 -2.490653
wb_dma_ch_sel/input_ch1_txsz 1.660377 -2.104200 1.100911 1.349822 1.344855 0.073553 -1.107135 -1.298865 -1.469994 0.807252 1.252553 3.399019 -1.181569 -3.668300 -0.849476 -0.029347 -2.574770 -2.874174 -1.573244 0.464030
wb_dma/wire_ch3_txsz 2.288054 -1.719721 1.899023 -0.247087 2.223703 1.738441 -1.049092 1.109263 0.095833 -0.890951 2.134987 1.199280 -3.537577 -0.325469 -0.750742 2.411958 -0.551241 0.479273 1.321841 0.240406
wb_dma_ch_sel/assign_7_pri2 1.106063 -1.215491 -0.079491 0.669537 2.980460 0.777793 0.786955 1.494326 -0.391341 -0.380519 2.906994 0.035294 -3.945677 -0.276334 -1.047672 1.763762 -0.807593 1.814750 1.886511 -0.664221
wb_dma_ch_pri_enc/inst_u30 1.394101 -0.080520 1.290263 0.483033 2.113141 1.095581 0.075477 0.546877 -1.496151 -0.778116 1.327175 3.486015 -3.419533 -2.033236 -0.978849 0.447635 -0.774497 0.868090 0.604111 0.947489
wb_dma/assign_3_dma_nd 0.691012 0.985694 -2.050137 0.122171 3.226474 1.011097 0.563497 3.871416 -1.346462 0.527446 3.386708 -1.890325 -3.531314 0.971496 0.599474 1.200186 -0.762230 1.175863 2.876282 -0.836540
wb_dma_ch_rf/assign_6_pointer 3.468479 0.426543 6.070931 0.198599 -0.319420 2.299914 1.567501 -1.093881 1.784476 1.401626 0.627964 0.198135 0.038641 0.791297 -4.858788 -0.289704 -1.051857 0.535254 2.969780 2.552895
wb_dma_ch_rf/wire_ch_adr0_dewe 0.193648 0.522361 0.535614 -1.000367 -0.512100 -0.272468 -0.472900 1.084879 2.440022 0.410499 2.222247 1.538929 -0.607111 0.456201 3.511647 3.102546 -0.759259 -0.496603 1.589365 0.488993
wb_dma_ch_pri_enc/always_2/if_1/cond 1.394101 -0.080520 1.290263 0.483033 2.113141 1.095581 0.075477 0.546877 -1.496151 -0.778116 1.327175 3.486015 -3.419533 -2.033236 -0.978849 0.447635 -0.774497 0.868090 0.604111 0.947489
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/cond 2.236993 -2.942167 3.275013 -0.230221 1.004734 2.070979 -0.408594 -0.809786 2.067619 0.106012 -0.413264 2.468750 -2.240299 -0.390032 -0.132457 2.512055 -0.510667 1.905848 1.053642 0.954510
wb_dma_ch_sel/input_ch0_txsz 2.412395 -1.723835 -0.060367 0.572645 3.830547 -0.919337 -0.656427 0.333629 0.747292 0.959049 0.324851 -1.235367 -2.650566 1.254479 -2.919389 -0.771972 0.867355 -3.534525 -0.483694 -2.122497
wb_dma_ch_sel/always_2 0.691012 0.985694 -2.050137 0.122171 3.226474 1.011097 0.563497 3.871416 -1.346462 0.527446 3.386708 -1.890325 -3.531314 0.971496 0.599474 1.200186 -0.762230 1.175863 2.876282 -0.836540
wb_dma_ch_sel/always_3 1.938451 -2.784295 0.023549 0.438592 2.807363 2.885261 -1.966013 2.771525 -2.139728 -1.072887 1.424230 -3.395330 -2.646863 0.530032 -2.678018 1.131548 0.215125 0.689700 1.201575 -0.918923
wb_dma_rf/input_de_txsz_we 3.557449 -1.910948 -1.486435 1.426031 2.826666 -1.270881 0.472167 0.742523 -0.034914 0.477121 1.348017 -2.055313 -2.394344 0.054679 -0.755682 -1.452371 -1.009251 -4.056003 0.044673 -0.268604
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.357959 -1.792540 2.709145 -1.948736 0.350786 3.120653 -0.846792 0.296139 -0.074482 -3.233485 2.299163 -0.155016 -2.521702 -0.762442 0.542154 4.020600 -0.320133 2.067379 1.146184 0.642574
wb_dma_ch_sel/assign_145_req_p0 1.375672 2.101755 -0.959350 -1.747146 1.863722 0.467367 -1.289475 3.732844 0.452126 0.424077 1.515393 -1.655208 -1.875400 2.910698 1.539223 1.074934 0.827828 -1.225946 2.146976 -0.704139
wb_dma_de/always_3/if_1/if_1/cond -1.123666 0.481307 -1.300351 1.438809 -1.005617 -1.913025 -0.860994 0.897636 -0.483867 -0.284409 4.331820 -1.242898 0.228017 2.240350 0.311677 1.513083 -0.977683 -0.132002 0.469949 0.166684
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.357959 -1.792540 2.709145 -1.948736 0.350786 3.120653 -0.846792 0.296139 -0.074482 -3.233485 2.299163 -0.155016 -2.521702 -0.762442 0.542154 4.020600 -0.320133 2.067379 1.146184 0.642574
wb_dma_rf/always_1/case_1 -2.043757 3.943074 1.570308 0.214259 -1.325490 -2.644996 3.910113 -1.309508 -0.442001 2.813277 1.725529 -1.665271 -0.259450 -1.147375 -0.115273 0.238497 -3.282614 -0.185486 0.226911 0.458649
wb_dma_rf/always_2/if_1/if_1/stmt_1 -0.840105 2.438287 -0.363651 0.479239 -0.435060 -2.564258 0.659775 -1.411407 2.668311 2.170422 2.729091 4.769919 -1.649346 0.690439 1.412945 -0.038331 -1.056316 -1.578777 1.410289 0.284318
wb_dma_ch_sel/assign_99_valid/expr_1 -1.275396 3.074048 -0.018912 -2.842690 -0.088130 1.156701 -2.753953 3.481204 1.046414 0.020706 1.589422 -2.355283 0.751040 4.252618 0.590074 2.305701 2.470758 0.038296 2.003176 -1.743360
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.005140 2.270014 -1.658438 -1.386808 1.382788 0.580319 1.040446 3.333757 1.496970 2.010795 2.396199 -0.664196 -1.397390 0.720532 4.462036 2.174046 -1.000375 -0.148088 3.150174 -0.398894
wb_dma_wb_slv/reg_slv_adr 1.684084 5.270421 1.457833 -3.496481 -2.778214 0.154453 -1.859121 0.167319 -0.623989 1.315059 1.208970 3.712714 2.174298 -3.116281 4.244647 -0.656566 -4.348198 -5.228181 1.101288 1.638240
wb_dma_ch_sel/assign_8_pri2 1.106063 -1.215491 -0.079491 0.669537 2.980460 0.777793 0.786955 1.494326 -0.391341 -0.380519 2.906994 0.035294 -3.945677 -0.276334 -1.047672 1.763762 -0.807593 1.814750 1.886511 -0.664221
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/if_1/cond 0.326900 -0.006772 -1.230892 1.304518 2.217512 -2.352502 2.970915 -1.096551 1.282973 2.258048 1.282037 -0.392127 -1.381289 0.351970 -0.808504 -0.958738 -1.117646 -0.892416 0.099768 -1.347918
wb_dma_wb_mast/wire_wb_cyc_o -0.368342 0.590242 -0.226509 1.663861 0.835484 -0.522049 1.596631 -0.755264 -1.722214 0.415960 1.783267 3.027997 -1.532020 -2.436749 -0.262406 -0.567224 -1.952479 0.764041 -0.115772 0.945044
wb_dma_ch_rf/always_5/if_1/block_1/if_1/stmt_1 0.026855 -2.701561 0.785596 1.210486 -1.260451 -0.111062 0.156822 -3.299790 0.552698 -0.924381 3.615843 -0.258234 -0.993473 -0.141103 -0.513205 1.723683 -2.033525 1.081488 -0.272098 0.741482
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.394101 -0.080520 1.290263 0.483033 2.113141 1.095581 0.075477 0.546877 -1.496151 -0.778116 1.327175 3.486015 -3.419533 -2.033236 -0.978849 0.447635 -0.774497 0.868090 0.604111 0.947489
wb_dma/wire_paused -1.163787 0.076211 0.193839 2.566081 0.527068 -1.968323 0.739868 0.513861 1.388370 2.728225 2.311313 3.271076 0.619533 -0.275199 -0.154558 1.002896 -0.499799 -2.139979 0.718742 0.221360
wb_dma_ch_rf/always_8/stmt_1/expr_1 -0.705735 1.063105 -3.458343 0.162554 0.882132 -1.710813 5.046066 -1.680895 3.151286 0.429866 0.885884 0.080905 -1.694654 -1.237411 -0.053662 -2.457483 0.045615 2.372452 2.552316 -1.795688
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1 -0.368342 0.590242 -0.226509 1.663861 0.835484 -0.522049 1.596631 -0.755264 -1.722214 0.415960 1.783267 3.027997 -1.532020 -2.436749 -0.262406 -0.567224 -1.952479 0.764041 -0.115772 0.945044
wb_dma/wire_ch1_adr1 -0.993453 -0.945528 0.031790 1.714874 0.037776 0.522552 0.901291 -0.391481 -0.988172 -0.335348 2.867694 -0.838360 -0.622665 -0.537519 -2.723484 0.494508 -1.014783 2.689632 0.959743 -0.219075
wb_dma_ch_rf/always_6/if_1/if_1/block_1 -1.669313 1.202216 -1.045587 -0.212222 1.218332 2.503747 -1.601279 5.581197 -1.596791 0.442845 -1.877579 0.116696 1.598447 -1.268476 -0.942497 -0.118659 3.016518 0.361805 1.921378 -1.207312
wb_dma_ch_arb/always_2/block_1/case_1/if_3 0.729985 -1.368533 2.292906 -1.028530 0.289615 3.116408 -1.475850 0.734481 -1.246310 -3.175650 2.864533 -1.069788 -2.263663 -0.002620 -2.181000 2.870957 0.046910 3.005066 1.406010 0.158055
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.471869 2.477384 -1.861042 -0.697832 -0.097266 -0.532311 -1.103834 3.273149 -0.033154 0.258155 3.627694 -1.420092 -0.655210 2.396912 2.933708 1.874042 -0.505921 -0.590535 2.062939 -0.004420
wb_dma_ch_arb/always_2/block_1/case_1/if_1 1.165882 0.718851 0.494949 -1.274590 0.215776 2.011313 -2.785794 2.927678 -1.427955 -2.894591 2.959054 -2.500396 -2.022639 2.955950 -0.931211 1.877702 1.150614 1.139732 1.842024 0.454389
wb_dma_ch_arb/always_2/block_1/case_1/if_4 1.357959 -1.792540 2.709145 -1.948736 0.350786 3.120653 -0.846792 0.296139 -0.074482 -3.233485 2.299163 -0.155016 -2.521702 -0.762442 0.542154 4.020600 -0.320133 2.067379 1.146184 0.642574
wb_dma_ch_sel/always_39/case_1/stmt_4 1.106063 -1.215491 -0.079491 0.669537 2.980460 0.777793 0.786955 1.494326 -0.391341 -0.380519 2.906994 0.035294 -3.945677 -0.276334 -1.047672 1.763762 -0.807593 1.814750 1.886511 -0.664221
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.394101 -0.080520 1.290263 0.483033 2.113141 1.095581 0.075477 0.546877 -1.496151 -0.778116 1.327175 3.486015 -3.419533 -2.033236 -0.978849 0.447635 -0.774497 0.868090 0.604111 0.947489
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.471869 2.477384 -1.861042 -0.697832 -0.097266 -0.532311 -1.103834 3.273149 -0.033154 0.258155 3.627694 -1.420092 -0.655210 2.396912 2.933708 1.874042 -0.505921 -0.590535 2.062939 -0.004420
wb_dma_ch_pri_enc/wire_pri14_out 1.394101 -0.080520 1.290263 0.483033 2.113141 1.095581 0.075477 0.546877 -1.496151 -0.778116 1.327175 3.486015 -3.419533 -2.033236 -0.978849 0.447635 -0.774497 0.868090 0.604111 0.947489
wb_dma_ch_sel/always_39/case_1/stmt_1 0.691012 0.985694 -2.050137 0.122171 3.226474 1.011097 0.563497 3.871416 -1.346462 0.527446 3.386708 -1.890325 -3.531314 0.971496 0.599474 1.200186 -0.762230 1.175863 2.876282 -0.836540
wb_dma_rf/wire_ch6_csr 1.450374 -0.205154 0.657551 -2.050562 2.262143 2.798042 -1.854943 2.881728 -0.939691 0.578741 -2.756642 -2.131578 0.115972 1.568495 -0.280292 0.660522 1.556432 -0.085687 0.527384 -1.154499
wb_dma_ch_rf/always_11/if_1/if_1/stmt_1 1.415382 2.163448 -2.240690 0.793942 1.117339 -0.416043 0.955019 2.200592 -0.787735 1.830027 3.837685 -1.020223 -1.389496 0.087180 2.997685 -0.524505 -2.417171 -3.125642 1.709276 1.312873
wb_dma_wb_if/input_wb_we_i 0.254545 -0.056650 -2.144264 2.409729 0.354222 0.655645 -2.685406 3.941743 -3.479074 3.960114 1.264682 1.892063 1.707251 0.292562 5.593239 1.138947 -3.877264 -1.284582 -0.888216 2.631001
wb_dma_ch_sel/assign_141_req_p0 1.375672 2.101755 -0.959350 -1.747146 1.863722 0.467367 -1.289475 3.732844 0.452126 0.424077 1.515393 -1.655208 -1.875400 2.910698 1.539223 1.074934 0.827828 -1.225946 2.146976 -0.704139
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.005140 2.270014 -1.658438 -1.386808 1.382788 0.580319 1.040446 3.333757 1.496970 2.010795 2.396199 -0.664196 -1.397390 0.720532 4.462036 2.174046 -1.000375 -0.148088 3.150174 -0.398894
wb_dma_ch_sel_checker 1.861150 -1.058969 2.806617 -0.115180 -0.397170 0.887632 -1.561676 -0.863860 0.700887 -0.341905 2.151293 2.467291 -0.993776 -0.735626 0.531510 1.973249 -1.418828 -1.722824 -0.121363 1.686234
wb_dma_ch_rf/reg_ch_dis 1.851007 1.424992 -0.229581 -2.638093 3.489743 -0.184369 -2.705325 3.334504 -0.462457 0.038399 -2.851304 1.655923 -2.955776 1.344438 0.770276 0.204667 1.704370 -0.970963 -0.065193 -2.003397
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/if_1 1.503968 -2.725966 3.192946 0.989723 1.199272 2.912003 -0.069639 -0.863573 0.911402 0.599178 0.286015 1.156914 -2.290630 0.298492 -3.762947 1.116813 -0.351301 4.241735 1.795267 0.554775
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.471869 2.477384 -1.861042 -0.697832 -0.097266 -0.532311 -1.103834 3.273149 -0.033154 0.258155 3.627694 -1.420092 -0.655210 2.396912 2.933708 1.874042 -0.505921 -0.590535 2.062939 -0.004420
wb_dma_ch_rf/wire_pointer_we 0.026855 -2.701561 0.785596 1.210486 -1.260451 -0.111062 0.156822 -3.299790 0.552698 -0.924381 3.615843 -0.258234 -0.993473 -0.141103 -0.513205 1.723683 -2.033525 1.081488 -0.272098 0.741482
wb_dma_ch_sel/always_46/case_1/stmt_1 -0.522977 -1.277110 -1.397057 1.955378 0.465356 1.300280 1.455291 0.726722 1.265993 4.077254 2.677594 -1.025964 1.599861 0.003108 2.484639 1.187095 -2.196871 -0.537707 1.652412 0.487762
wb_dma_wb_slv/always_3/stmt_1 0.600759 0.803067 -0.653043 -4.798644 -2.487700 4.179010 -5.172686 -0.090962 -1.508479 -3.339234 -0.659080 -0.612411 -0.620328 -0.468230 2.429437 0.515154 -0.315458 1.243062 1.119440 -0.436394
wb_dma_ch_rf/always_2/if_1/if_1 1.503968 -2.725966 3.192946 0.989723 1.199272 2.912003 -0.069639 -0.863573 0.911402 0.599178 0.286015 1.156914 -2.290630 0.298492 -3.762947 1.116813 -0.351301 4.241735 1.795267 0.554775
wb_dma_pri_enc_sub/assign_1_pri_out 1.394101 -0.080520 1.290263 0.483033 2.113141 1.095581 0.075477 0.546877 -1.496151 -0.778116 1.327175 3.486015 -3.419533 -2.033236 -0.978849 0.447635 -0.774497 0.868090 0.604111 0.947489
wb_dma_ch_sel/input_ch0_adr0 0.351635 0.921330 2.650022 -2.103414 -0.859639 -0.661237 -0.958103 -0.342908 3.240806 1.970054 1.109888 1.220162 0.403226 0.599897 2.151457 3.735363 -1.990598 -1.085071 1.134671 -0.749273
wb_dma_ch_sel/input_ch0_adr1 -1.123666 0.481307 -1.300351 1.438809 -1.005617 -1.913025 -0.860994 0.897636 -0.483867 -0.284409 4.331820 -1.242898 0.228017 2.240350 0.311677 1.513083 -0.977683 -0.132002 0.469949 0.166684
wb_dma_wb_slv/assign_4 -1.918743 -1.370008 -3.437184 3.384359 -2.684616 -1.290190 0.853944 0.562814 1.172154 0.204254 4.776291 -0.326493 1.273625 -2.685608 3.108763 0.753503 -0.763462 0.305848 0.375566 2.013500
wb_dma_wb_mast/input_wb_data_i 4.224683 -4.815425 1.604974 0.174529 -0.037064 2.177347 -2.245405 1.215637 1.892474 0.022447 -1.774712 0.237118 -1.912014 -1.548396 3.495404 1.641870 -1.322202 -2.147111 -0.281391 2.478989
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/stmt_1 0.729985 -1.368533 2.292906 -1.028530 0.289615 3.116408 -1.475850 0.734481 -1.246310 -3.175650 2.864533 -1.069788 -2.263663 -0.002620 -2.181000 2.870957 0.046910 3.005066 1.406010 0.158055
wb_dma_de/wire_adr1_cnt_next1 -2.633550 -0.430614 0.004788 1.097448 1.054901 -1.102159 -0.168586 -0.100879 -0.511048 1.446432 2.243917 0.163354 -0.134979 0.136183 -3.454753 1.489281 -1.035462 2.881495 0.243166 -3.086844
wb_dma_ch_sel/inst_u2 -0.368342 0.590242 -0.226509 1.663861 0.835484 -0.522049 1.596631 -0.755264 -1.722214 0.415960 1.783267 3.027997 -1.532020 -2.436749 -0.262406 -0.567224 -1.952479 0.764041 -0.115772 0.945044
wb_dma_ch_sel/inst_u1 1.828105 -2.053555 1.142918 -2.638441 0.308736 2.661975 -3.740890 3.562001 -1.570021 -2.487656 -0.700779 -3.685442 -1.377287 1.429914 -1.199185 2.902178 -0.258171 3.649203 1.843395 -1.545567
wb_dma_ch_sel/inst_u0 1.394101 -0.080520 1.290263 0.483033 2.113141 1.095581 0.075477 0.546877 -1.496151 -0.778116 1.327175 3.486015 -3.419533 -2.033236 -0.978849 0.447635 -0.774497 0.868090 0.604111 0.947489
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.394101 -0.080520 1.290263 0.483033 2.113141 1.095581 0.075477 0.546877 -1.496151 -0.778116 1.327175 3.486015 -3.419533 -2.033236 -0.978849 0.447635 -0.774497 0.868090 0.604111 0.947489
wb_dma/wire_adr0 -0.188961 0.552341 3.000091 -2.526904 -2.515024 1.028347 0.043133 -0.062797 2.905374 -1.540393 1.974547 -0.007801 0.579028 -0.141941 2.202732 4.363933 -0.321017 0.375147 2.048040 0.803978
wb_dma/wire_adr1 -1.311204 0.530899 -1.162712 2.163445 -0.926485 -1.129274 -0.942031 0.917262 -1.903533 -0.891375 4.581195 -1.668968 0.108185 1.829486 -2.406183 0.314533 -0.631907 0.940637 0.671092 0.183511
wb_dma_ch_sel/assign_131_req_p0/expr_1 1.616656 2.113518 -0.401063 -2.050229 1.074518 1.162852 -0.175888 2.449141 -0.136051 -2.655727 1.901465 -3.616389 -2.636815 3.804921 -0.843137 0.279070 2.145672 1.042302 2.370253 -0.047450
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.357959 -1.792540 2.709145 -1.948736 0.350786 3.120653 -0.846792 0.296139 -0.074482 -3.233485 2.299163 -0.155016 -2.521702 -0.762442 0.542154 4.020600 -0.320133 2.067379 1.146184 0.642574
wb_dma_ch_rf/assign_18_pointer_we 0.026855 -2.701561 0.785596 1.210486 -1.260451 -0.111062 0.156822 -3.299790 0.552698 -0.924381 3.615843 -0.258234 -0.993473 -0.141103 -0.513205 1.723683 -2.033525 1.081488 -0.272098 0.741482
wb_dma_ch_rf/assign_15_ch_am0_we/expr_1 -0.522977 -1.277110 -1.397057 1.955378 0.465356 1.300280 1.455291 0.726722 1.265993 4.077254 2.677594 -1.025964 1.599861 0.003108 2.484639 1.187095 -2.196871 -0.537707 1.652412 0.487762
wb_dma_ch_sel/wire_req_p0 2.546381 -2.705308 -0.162874 -1.011926 -0.109856 1.896464 -2.336340 3.560937 -0.421839 -4.987560 -0.546415 -2.995000 -2.368252 1.517474 -0.338525 1.666479 2.313288 2.582907 2.069842 0.769695
wb_dma_ch_sel/wire_req_p1 -0.368342 0.590242 -0.226509 1.663861 0.835484 -0.522049 1.596631 -0.755264 -1.722214 0.415960 1.783267 3.027997 -1.532020 -2.436749 -0.262406 -0.567224 -1.952479 0.764041 -0.115772 0.945044
wb_dma/wire_ndnr 1.938451 -2.784295 0.023549 0.438592 2.807363 2.885261 -1.966013 2.771525 -2.139728 -1.072887 1.424230 -3.395330 -2.646863 0.530032 -2.678018 1.131548 0.215125 0.689700 1.201575 -0.918923
wb_dma_de/reg_mast0_drdy_r 3.021296 -4.156209 1.274411 -0.478933 1.252907 0.818403 -3.004787 1.916745 0.851121 -1.788172 0.892936 -0.095374 -1.629566 -0.871630 1.785313 3.614419 -0.150420 -3.289244 -0.351218 0.163215
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.394101 -0.080520 1.290263 0.483033 2.113141 1.095581 0.075477 0.546877 -1.496151 -0.778116 1.327175 3.486015 -3.419533 -2.033236 -0.978849 0.447635 -0.774497 0.868090 0.604111 0.947489
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/if_1 -0.480031 -0.158231 0.878630 -1.785297 -1.389589 2.116545 1.183811 0.562347 3.209673 1.558470 1.148551 -1.062000 1.453683 -0.051953 4.292859 3.557629 -1.268130 1.432200 2.527788 0.385900
wb_dma_ch_sel/assign_137_req_p0 1.375672 2.101755 -0.959350 -1.747146 1.863722 0.467367 -1.289475 3.732844 0.452126 0.424077 1.515393 -1.655208 -1.875400 2.910698 1.539223 1.074934 0.827828 -1.225946 2.146976 -0.704139
wb_dma_rf/wire_pointer2 1.861150 -1.058969 2.806617 -0.115180 -0.397170 0.887632 -1.561676 -0.863860 0.700887 -0.341905 2.151293 2.467291 -0.993776 -0.735626 0.531510 1.973249 -1.418828 -1.722824 -0.121363 1.686234
wb_dma_rf/wire_pointer3 2.236993 -2.942167 3.275013 -0.230221 1.004734 2.070979 -0.408594 -0.809786 2.067619 0.106012 -0.413264 2.468750 -2.240299 -0.390032 -0.132457 2.512055 -0.510667 1.905848 1.053642 0.954510
wb_dma_rf/wire_pointer0 2.730283 1.259302 5.608438 0.369369 0.313249 1.954286 2.652457 -0.230255 0.312458 0.062295 2.112500 -1.099000 0.036375 0.790682 -4.867636 0.084779 0.237649 -0.825114 2.259531 2.956232
wb_dma_rf/wire_pointer1 2.288054 -1.719721 1.899023 -0.247087 2.223703 1.738441 -1.049092 1.109263 0.095833 -0.890951 2.134987 1.199280 -3.537577 -0.325469 -0.750742 2.411958 -0.551241 0.479273 1.321841 0.240406
wb_dma_rf/wire_sw_pointer0 -1.070260 1.117180 0.316254 -0.613316 -0.694975 -2.752177 0.363060 -1.910747 -0.191411 -0.976626 2.396389 1.443062 -1.903546 -0.429879 0.548298 1.430885 -2.737560 1.860374 -0.861683 -0.999854
wb_dma_de/always_21/stmt_1 3.021296 -4.156209 1.274411 -0.478933 1.252907 0.818403 -3.004787 1.916745 0.851121 -1.788172 0.892936 -0.095374 -1.629566 -0.871630 1.785313 3.614419 -0.150420 -3.289244 -0.351218 0.163215
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_1 1.611008 -2.939182 1.563820 0.073685 2.532052 2.650551 -4.545971 1.762719 -1.420927 -1.708469 2.503289 -2.111171 -2.267013 -0.433086 -4.675675 1.336210 1.348690 -3.036445 0.191080 -2.033405
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_2 3.771801 1.221681 0.259858 0.055430 2.156510 -0.540427 0.344321 0.414835 0.814247 2.517423 1.987416 0.782867 -1.969965 0.739015 1.122380 -1.174940 -1.967080 -4.620833 0.464300 1.128193
wb_dma_ch_arb/input_advance 0.691012 0.985694 -2.050137 0.122171 3.226474 1.011097 0.563497 3.871416 -1.346462 0.527446 3.386708 -1.890325 -3.531314 0.971496 0.599474 1.200186 -0.762230 1.175863 2.876282 -0.836540
wb_dma_de/always_7/stmt_1 1.361624 -1.887654 -2.625234 1.290147 4.105928 -1.005485 1.600350 1.608539 -0.032650 1.487487 0.070770 -3.182806 -2.411279 0.661722 -1.237917 -0.892674 0.020072 -1.082552 0.522558 -2.383452
wb_dma_ch_rf/assign_22_ch_err_we/expr_1 1.197103 1.638433 0.695394 -1.630427 1.777223 2.364515 -1.561019 3.312037 -1.254655 -0.703322 0.932708 2.103794 -2.716317 -0.517594 1.417151 1.586768 0.163214 0.686576 1.900942 0.607663
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1 1.357959 -1.792540 2.709145 -1.948736 0.350786 3.120653 -0.846792 0.296139 -0.074482 -3.233485 2.299163 -0.155016 -2.521702 -0.762442 0.542154 4.020600 -0.320133 2.067379 1.146184 0.642574
wb_dma_de/always_3/if_1/cond -1.123666 0.481307 -1.300351 1.438809 -1.005617 -1.913025 -0.860994 0.897636 -0.483867 -0.284409 4.331820 -1.242898 0.228017 2.240350 0.311677 1.513083 -0.977683 -0.132002 0.469949 0.166684
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/cond 0.005140 2.270014 -1.658438 -1.386808 1.382788 0.580319 1.040446 3.333757 1.496970 2.010795 2.396199 -0.664196 -1.397390 0.720532 4.462036 2.174046 -1.000375 -0.148088 3.150174 -0.398894
wb_dma_ch_sel/assign_101_valid -1.275396 3.074048 -0.018912 -2.842690 -0.088130 1.156701 -2.753953 3.481204 1.046414 0.020706 1.589422 -2.355283 0.751040 4.252618 0.590074 2.305701 2.470758 0.038296 2.003176 -1.743360
wb_dma_ch_sel/assign_98_valid -1.275396 3.074048 -0.018912 -2.842690 -0.088130 1.156701 -2.753953 3.481204 1.046414 0.020706 1.589422 -2.355283 0.751040 4.252618 0.590074 2.305701 2.470758 0.038296 2.003176 -1.743360
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.005140 2.270014 -1.658438 -1.386808 1.382788 0.580319 1.040446 3.333757 1.496970 2.010795 2.396199 -0.664196 -1.397390 0.720532 4.462036 2.174046 -1.000375 -0.148088 3.150174 -0.398894
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.471869 2.477384 -1.861042 -0.697832 -0.097266 -0.532311 -1.103834 3.273149 -0.033154 0.258155 3.627694 -1.420092 -0.655210 2.396912 2.933708 1.874042 -0.505921 -0.590535 2.062939 -0.004420
wb_dma_ch_pri_enc/always_2/if_1/if_1/cond 1.394101 -0.080520 1.290263 0.483033 2.113141 1.095581 0.075477 0.546877 -1.496151 -0.778116 1.327175 3.486015 -3.419533 -2.033236 -0.978849 0.447635 -0.774497 0.868090 0.604111 0.947489
wb_dma_rf/wire_ch7_csr 1.450374 -0.205154 0.657551 -2.050562 2.262143 2.798042 -1.854943 2.881728 -0.939691 0.578741 -2.756642 -2.131578 0.115972 1.568495 -0.280292 0.660522 1.556432 -0.085687 0.527384 -1.154499
wb_dma_ch_sel/reg_csr 4.012035 -0.333856 0.410327 -1.165701 3.800821 3.259523 2.664464 1.558530 -0.768362 4.347494 -4.100013 -1.534609 0.648582 -0.063765 2.660295 -0.689822 -1.944233 -0.708734 1.409408 0.904371
wb_dma_de/reg_next_state -0.076816 3.365447 -2.310666 -0.776287 2.977976 2.083466 -0.955721 4.682802 -1.960394 1.749169 -3.613408 1.332120 -0.891815 -0.624844 -1.392114 -3.867184 3.083405 -0.902654 1.876301 -1.204662
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/cond 3.888744 -0.390367 2.327996 0.373751 0.392234 6.640474 0.475107 1.006252 0.251494 5.447302 -0.721330 -3.491784 0.177904 1.086254 -0.156993 -1.621043 -3.331925 2.077181 3.930724 3.025456
wb_dma_de/always_11/stmt_1/expr_1 -1.123666 0.481307 -1.300351 1.438809 -1.005617 -1.913025 -0.860994 0.897636 -0.483867 -0.284409 4.331820 -1.242898 0.228017 2.240350 0.311677 1.513083 -0.977683 -0.132002 0.469949 0.166684
wb_dma_ch_rf/input_ptr_set 2.288054 -1.719721 1.899023 -0.247087 2.223703 1.738441 -1.049092 1.109263 0.095833 -0.890951 2.134987 1.199280 -3.537577 -0.325469 -0.750742 2.411958 -0.551241 0.479273 1.321841 0.240406
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/if_1 -1.311204 0.530899 -1.162712 2.163445 -0.926485 -1.129274 -0.942031 0.917262 -1.903533 -0.891375 4.581195 -1.668968 0.108185 1.829486 -2.406183 0.314533 -0.631907 0.940637 0.671092 0.183511
wb_dma_ch_sel/assign_12_pri3 2.288054 -1.719721 1.899023 -0.247087 2.223703 1.738441 -1.049092 1.109263 0.095833 -0.890951 2.134987 1.199280 -3.537577 -0.325469 -0.750742 2.411958 -0.551241 0.479273 1.321841 0.240406
wb_dma_de/assign_65_done/expr_1/expr_1 1.278166 2.508627 -0.891491 -0.040144 3.736662 0.108094 1.335850 2.171667 -1.394578 1.060707 1.015468 1.825048 -3.747497 -0.373979 -0.558239 -1.265638 -0.212745 -0.132345 1.468111 -0.334241
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/stmt_2 2.288054 -1.719721 1.899023 -0.247087 2.223703 1.738441 -1.049092 1.109263 0.095833 -0.890951 2.134987 1.199280 -3.537577 -0.325469 -0.750742 2.411958 -0.551241 0.479273 1.321841 0.240406
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/stmt_1 -0.368342 0.590242 -0.226509 1.663861 0.835484 -0.522049 1.596631 -0.755264 -1.722214 0.415960 1.783267 3.027997 -1.532020 -2.436749 -0.262406 -0.567224 -1.952479 0.764041 -0.115772 0.945044
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.005140 2.270014 -1.658438 -1.386808 1.382788 0.580319 1.040446 3.333757 1.496970 2.010795 2.396199 -0.664196 -1.397390 0.720532 4.462036 2.174046 -1.000375 -0.148088 3.150174 -0.398894
assert_wb_dma_ch_sel/input_valid 1.106063 -1.215491 -0.079491 0.669537 2.980460 0.777793 0.786955 1.494326 -0.391341 -0.380519 2.906994 0.035294 -3.945677 -0.276334 -1.047672 1.763762 -0.807593 1.814750 1.886511 -0.664221
wb_dma/input_wb0_stb_i 0.403233 2.270708 -1.718282 -0.013014 -0.598075 -1.881344 -1.273997 2.612740 0.555364 0.638875 4.231688 -0.457082 -0.178687 2.188909 3.604463 1.537509 -1.268870 -2.865871 1.344706 0.813537
wb_dma/wire_ch1_csr 2.918012 -0.226077 0.143878 -2.196837 4.466314 1.951761 -2.215374 2.270133 -0.132199 3.402552 -3.285926 -1.375819 -0.088755 2.357307 2.136136 0.542362 0.468940 -3.628177 -0.990283 -1.705333
wb_dma_rf/assign_5_pause_req 0.907235 3.214425 0.042669 -1.030178 0.815674 0.568134 2.259568 1.257004 1.093735 0.112303 -2.417493 5.183275 -2.130621 -1.584536 1.838958 -1.756744 1.284150 1.583987 2.447030 1.818036
wb_dma_de/always_12/stmt_1 1.278166 2.508627 -0.891491 -0.040144 3.736662 0.108094 1.335850 2.171667 -1.394578 1.060707 1.015468 1.825048 -3.747497 -0.373979 -0.558239 -1.265638 -0.212745 -0.132345 1.468111 -0.334241
wb_dma_wb_if/wire_wb_ack_o 0.024545 -1.306888 -1.278539 2.981899 -0.129202 -2.458470 0.978878 -0.912689 0.125308 -0.545274 3.123250 1.865833 -1.574908 -1.568087 1.047581 0.060802 -0.969806 -0.311758 -1.079875 1.596598
wb_dma_ch_rf/always_5/if_1/block_1 0.026855 -2.701561 0.785596 1.210486 -1.260451 -0.111062 0.156822 -3.299790 0.552698 -0.924381 3.615843 -0.258234 -0.993473 -0.141103 -0.513205 1.723683 -2.033525 1.081488 -0.272098 0.741482
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/cond/expr_1 1.197103 1.638433 0.695394 -1.630427 1.777223 2.364515 -1.561019 3.312037 -1.254655 -0.703322 0.932708 2.103794 -2.716317 -0.517594 1.417151 1.586768 0.163214 0.686576 1.900942 0.607663
wb_dma_ch_arb/assign_1_gnt 1.087785 -0.000905 1.282143 -2.697299 0.093711 3.777913 -3.455065 3.586239 -3.385308 -3.214568 -0.853599 -1.395020 -1.344454 0.102143 -0.639279 1.912241 0.337809 3.765575 1.381187 -0.010485
wb_dma_rf/input_dma_err 1.197103 1.638433 0.695394 -1.630427 1.777223 2.364515 -1.561019 3.312037 -1.254655 -0.703322 0.932708 2.103794 -2.716317 -0.517594 1.417151 1.586768 0.163214 0.686576 1.900942 0.607663
wb_dma/wire_wb0_addr_o -1.123666 0.481307 -1.300351 1.438809 -1.005617 -1.913025 -0.860994 0.897636 -0.483867 -0.284409 4.331820 -1.242898 0.228017 2.240350 0.311677 1.513083 -0.977683 -0.132002 0.469949 0.166684
wb_dma_de/assign_73_dma_busy/expr_1 0.911139 0.234548 -1.409042 -1.188995 0.933255 -0.737827 4.323679 -1.983520 4.741267 -2.383267 0.225974 1.140744 -3.097319 -2.228925 -1.640800 -2.206406 2.328737 1.209814 3.173463 -1.646975
wb_dma/input_dma_nd_i 0.691012 0.985694 -2.050137 0.122171 3.226474 1.011097 0.563497 3.871416 -1.346462 0.527446 3.386708 -1.890325 -3.531314 0.971496 0.599474 1.200186 -0.762230 1.175863 2.876282 -0.836540
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_2 0.886975 0.093339 0.269071 -1.456270 1.702548 -3.150492 1.655025 -0.433554 5.372841 1.898431 0.598562 1.162188 -1.486749 1.838031 2.218830 2.295893 0.100090 -1.583427 0.681141 -2.140836
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_1 0.886975 0.093339 0.269071 -1.456270 1.702548 -3.150492 1.655025 -0.433554 5.372841 1.898431 0.598562 1.162188 -1.486749 1.838031 2.218830 2.295893 0.100090 -1.583427 0.681141 -2.140836
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1/cond -0.368342 0.590242 -0.226509 1.663861 0.835484 -0.522049 1.596631 -0.755264 -1.722214 0.415960 1.783267 3.027997 -1.532020 -2.436749 -0.262406 -0.567224 -1.952479 0.764041 -0.115772 0.945044
wb_dma_de/always_14/stmt_1/expr_1/expr_1 1.197103 1.638433 0.695394 -1.630427 1.777223 2.364515 -1.561019 3.312037 -1.254655 -0.703322 0.932708 2.103794 -2.716317 -0.517594 1.417151 1.586768 0.163214 0.686576 1.900942 0.607663
wb_dma_ch_sel/assign_3_pri0 0.691012 0.985694 -2.050137 0.122171 3.226474 1.011097 0.563497 3.871416 -1.346462 0.527446 3.386708 -1.890325 -3.531314 0.971496 0.599474 1.200186 -0.762230 1.175863 2.876282 -0.836540
wb_dma_de/always_23/block_1/stmt_8 -1.123666 0.481307 -1.300351 1.438809 -1.005617 -1.913025 -0.860994 0.897636 -0.483867 -0.284409 4.331820 -1.242898 0.228017 2.240350 0.311677 1.513083 -0.977683 -0.132002 0.469949 0.166684
wb_dma_ch_arb/always_2/block_1/stmt_1 1.087785 -0.000905 1.282143 -2.697299 0.093711 3.777913 -3.455065 3.586239 -3.385308 -3.214568 -0.853599 -1.395020 -1.344454 0.102143 -0.639279 1.912241 0.337809 3.765575 1.381187 -0.010485
wb_dma_de/always_23/block_1/stmt_1 -0.076816 3.365447 -2.310666 -0.776287 2.977976 2.083466 -0.955721 4.682802 -1.960394 1.749169 -3.613408 1.332120 -0.891815 -0.624844 -1.392114 -3.867184 3.083405 -0.902654 1.876301 -1.204662
wb_dma_de/always_23/block_1/stmt_2 2.695179 -1.853830 -0.490920 0.339561 3.958993 0.551943 0.215133 1.624303 -0.013767 0.882793 0.094921 -2.094775 -3.005628 0.903548 -1.490947 -0.160154 0.170743 -1.358639 0.670062 -1.335059
wb_dma_de/always_23/block_1/stmt_4 3.141290 -2.077118 1.419823 -1.673663 2.388086 0.379273 -1.449258 0.803268 3.217660 -0.013226 -1.701648 0.195264 -2.609242 1.003199 -0.374490 1.026587 1.566958 -1.855835 0.881831 -1.459276
wb_dma_de/always_23/block_1/stmt_5 4.434418 -1.474212 0.060386 1.481498 1.270855 4.272360 0.353001 1.960986 -2.146627 1.724173 0.515657 -3.801366 -1.698196 1.223616 2.188500 -1.027635 -2.267456 -1.205542 1.159993 4.348883
wb_dma_de/always_23/block_1/stmt_6 1.415382 2.163448 -2.240690 0.793942 1.117339 -0.416043 0.955019 2.200592 -0.787735 1.830027 3.837685 -1.020223 -1.389496 0.087180 2.997685 -0.524505 -2.417171 -3.125642 1.709276 1.312873
wb_dma_rf/inst_u25 1.197103 1.638433 0.695394 -1.630427 1.777223 2.364515 -1.561019 3.312037 -1.254655 -0.703322 0.932708 2.103794 -2.716317 -0.517594 1.417151 1.586768 0.163214 0.686576 1.900942 0.607663
wb_dma_wb_mast/input_mast_go -0.368342 0.590242 -0.226509 1.663861 0.835484 -0.522049 1.596631 -0.755264 -1.722214 0.415960 1.783267 3.027997 -1.532020 -2.436749 -0.262406 -0.567224 -1.952479 0.764041 -0.115772 0.945044
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_2/expr_1 0.727059 1.105481 -1.957406 0.808845 1.639209 -2.281265 2.218941 0.082341 0.795904 2.043722 1.840781 -0.931078 -1.094474 0.655231 0.934390 -1.033278 -1.404082 -2.036976 0.472322 -0.628569
wb_dma_ch_sel/assign_125_de_start/expr_1 -0.275764 3.568327 -0.806672 -1.018275 3.053915 -1.902420 -1.422910 3.671237 -1.159699 1.516272 -0.611340 2.261393 -1.327577 0.934722 -0.741417 -0.611021 1.396193 -2.569583 0.265398 -2.258033
wb_dma_de/always_23/block_1/case_1/block_2/if_1 -2.568206 1.545883 -1.457305 1.376153 -0.867219 -1.948393 3.118787 -0.407575 2.789000 1.308010 2.108351 3.384791 0.383297 -1.503476 0.591659 -0.009143 -0.092553 1.517483 2.552705 -0.324295
wb_dma_ch_sel/assign_151_req_p0 1.375672 2.101755 -0.959350 -1.747146 1.863722 0.467367 -1.289475 3.732844 0.452126 0.424077 1.515393 -1.655208 -1.875400 2.910698 1.539223 1.074934 0.827828 -1.225946 2.146976 -0.704139
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1/cond 2.367259 -0.855666 0.608233 -0.820103 2.647372 2.442869 -3.074718 3.693650 -2.196289 -1.504055 0.641530 1.015431 -2.941377 -1.051598 0.566940 1.668434 0.400216 -1.560625 0.571922 0.355481
wb_dma_wb_mast/reg_mast_dout 4.224683 -4.815425 1.604974 0.174529 -0.037064 2.177347 -2.245405 1.215637 1.892474 0.022447 -1.774712 0.237118 -1.912014 -1.548396 3.495404 1.641870 -1.322202 -2.147111 -0.281391 2.478989
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1 -0.480031 -0.158231 0.878630 -1.785297 -1.389589 2.116545 1.183811 0.562347 3.209673 1.558470 1.148551 -1.062000 1.453683 -0.051953 4.292859 3.557629 -1.268130 1.432200 2.527788 0.385900
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.368342 0.590242 -0.226509 1.663861 0.835484 -0.522049 1.596631 -0.755264 -1.722214 0.415960 1.783267 3.027997 -1.532020 -2.436749 -0.262406 -0.567224 -1.952479 0.764041 -0.115772 0.945044
wb_dma_ch_sel/assign_100_valid -1.275396 3.074048 -0.018912 -2.842690 -0.088130 1.156701 -2.753953 3.481204 1.046414 0.020706 1.589422 -2.355283 0.751040 4.252618 0.590074 2.305701 2.470758 0.038296 2.003176 -1.743360
wb_dma_ch_sel/assign_131_req_p0 1.616656 2.113518 -0.401063 -2.050229 1.074518 1.162852 -0.175888 2.449141 -0.136051 -2.655727 1.901465 -3.616389 -2.636815 3.804921 -0.843137 0.279070 2.145672 1.042302 2.370253 -0.047450
wb_dma_ch_sel/assign_135_req_p0/expr_1 1.375672 2.101755 -0.959350 -1.747146 1.863722 0.467367 -1.289475 3.732844 0.452126 0.424077 1.515393 -1.655208 -1.875400 2.910698 1.539223 1.074934 0.827828 -1.225946 2.146976 -0.704139
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.005140 2.270014 -1.658438 -1.386808 1.382788 0.580319 1.040446 3.333757 1.496970 2.010795 2.396199 -0.664196 -1.397390 0.720532 4.462036 2.174046 -1.000375 -0.148088 3.150174 -0.398894
wb_dma_ch_rf/input_dma_done_all 2.695179 -1.853830 -0.490920 0.339561 3.958993 0.551943 0.215133 1.624303 -0.013767 0.882793 0.094921 -2.094775 -3.005628 0.903548 -1.490947 -0.160154 0.170743 -1.358639 0.670062 -1.335059
wb_dma_ch_rf/assign_23_ch_csr_dewe/expr_1 4.529206 -5.373192 -0.095683 1.006894 2.526186 4.059260 -1.184033 2.044172 -0.954763 0.998937 -2.078195 -3.251467 -1.894438 -0.616531 0.958196 0.281092 -1.448201 -0.561021 1.196335 1.258817
wb_dma_pri_enc_sub/wire_pri_out 1.394101 -0.080520 1.290263 0.483033 2.113141 1.095581 0.075477 0.546877 -1.496151 -0.778116 1.327175 3.486015 -3.419533 -2.033236 -0.978849 0.447635 -0.774497 0.868090 0.604111 0.947489
wb_dma_ch_rf/input_wb_rf_din 3.582790 1.104458 2.045072 -1.506633 -0.160290 2.956492 -1.777156 -0.819203 2.390081 1.635177 4.049432 -3.049383 1.227561 2.090356 0.327137 -0.293925 -0.774900 -6.578987 -0.191907 1.227971
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/cond 2.155193 0.081446 -0.509631 0.430886 4.066426 0.586079 0.413569 1.875036 -1.828289 0.373517 -0.314173 1.089524 -3.648320 -0.954801 -1.487534 -1.322814 0.103389 -0.749935 0.419055 -0.458326
wb_dma_ch_sel/assign_157_req_p0/expr_1 1.375672 2.101755 -0.959350 -1.747146 1.863722 0.467367 -1.289475 3.732844 0.452126 0.424077 1.515393 -1.655208 -1.875400 2.910698 1.539223 1.074934 0.827828 -1.225946 2.146976 -0.704139
wb_dma_ch_sel/assign_139_req_p0 1.375672 2.101755 -0.959350 -1.747146 1.863722 0.467367 -1.289475 3.732844 0.452126 0.424077 1.515393 -1.655208 -1.875400 2.910698 1.539223 1.074934 0.827828 -1.225946 2.146976 -0.704139
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.368342 0.590242 -0.226509 1.663861 0.835484 -0.522049 1.596631 -0.755264 -1.722214 0.415960 1.783267 3.027997 -1.532020 -2.436749 -0.262406 -0.567224 -1.952479 0.764041 -0.115772 0.945044
wb_dma_ch_sel/always_38/case_1 -0.275764 3.568327 -0.806672 -1.018275 3.053915 -1.902420 -1.422910 3.671237 -1.159699 1.516272 -0.611340 2.261393 -1.327577 0.934722 -0.741417 -0.611021 1.396193 -2.569583 0.265398 -2.258033
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1 -2.911004 0.222512 1.435981 -0.593943 -0.699702 2.207916 -2.825188 3.909886 -0.084063 -1.454494 -0.522765 2.851146 2.309067 -1.563502 -1.525748 2.852452 3.579215 1.729249 1.942510 -1.021187
wb_dma/constraint_wb0_cyc_o -0.368342 0.590242 -0.226509 1.663861 0.835484 -0.522049 1.596631 -0.755264 -1.722214 0.415960 1.783267 3.027997 -1.532020 -2.436749 -0.262406 -0.567224 -1.952479 0.764041 -0.115772 0.945044
wb_dma/input_wb0_addr_i 1.490758 4.684605 0.334579 -2.541137 -2.267060 -1.015187 -1.726518 0.901653 -1.019114 0.573867 0.950807 3.764845 1.999126 -4.418791 6.135394 -0.692421 -2.934604 -4.735403 -1.152873 2.288043
wb_dma_de/input_mast1_drdy -0.628217 1.950636 -0.419388 0.226760 0.639900 1.064857 0.394864 0.861894 -2.454349 1.030673 0.731174 1.573878 -0.680715 -1.245974 1.507923 -0.267471 -1.437158 0.677509 0.013901 1.094635
wb_dma_ch_rf/always_19/if_1/block_1/if_1 0.326900 -0.006772 -1.230892 1.304518 2.217512 -2.352502 2.970915 -1.096551 1.282973 2.258048 1.282037 -0.392127 -1.381289 0.351970 -0.808504 -0.958738 -1.117646 -0.892416 0.099768 -1.347918
wb_dma_wb_if/input_wb_ack_i 2.212125 -3.892434 0.422686 2.072340 1.563780 3.396420 -4.012521 2.456559 -0.228146 -0.263367 -1.640944 2.441284 -1.768793 -1.484516 1.936724 0.366895 2.882614 -2.478237 -1.742313 3.010653
wb_dma_ch_sel/wire_pri_out 1.394101 -0.080520 1.290263 0.483033 2.113141 1.095581 0.075477 0.546877 -1.496151 -0.778116 1.327175 3.486015 -3.419533 -2.033236 -0.978849 0.447635 -0.774497 0.868090 0.604111 0.947489
wb_dma_ch_rf/assign_3_ch_am0 -0.522977 -1.277110 -1.397057 1.955378 0.465356 1.300280 1.455291 0.726722 1.265993 4.077254 2.677594 -1.025964 1.599861 0.003108 2.484639 1.187095 -2.196871 -0.537707 1.652412 0.487762
wb_dma_rf/input_ch_sel 3.686192 -2.875764 -1.323336 -2.386426 1.067183 -0.362951 2.621449 -0.934669 6.379208 -1.919483 -2.742756 2.465121 -1.607082 -3.810137 1.746459 -0.362068 1.249095 -0.901466 4.150532 -1.734150
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/stmt_1 -1.580562 -1.122073 -0.684238 -0.482733 0.407118 1.175395 3.251897 0.120665 3.547557 0.544765 0.007822 -1.418739 -0.581454 0.252187 4.467741 2.810083 1.619714 1.074721 1.117991 0.297072
wb_dma_de/always_23/block_1/case_1 -0.076816 3.365447 -2.310666 -0.776287 2.977976 2.083466 -0.955721 4.682802 -1.960394 1.749169 -3.613408 1.332120 -0.891815 -0.624844 -1.392114 -3.867184 3.083405 -0.902654 1.876301 -1.204662
wb_dma/wire_pause_req 0.907235 3.214425 0.042669 -1.030178 0.815674 0.568134 2.259568 1.257004 1.093735 0.112303 -2.417493 5.183275 -2.130621 -1.584536 1.838958 -1.756744 1.284150 1.583987 2.447030 1.818036
wb_dma_wb_if/input_mast_go -0.368342 0.590242 -0.226509 1.663861 0.835484 -0.522049 1.596631 -0.755264 -1.722214 0.415960 1.783267 3.027997 -1.532020 -2.436749 -0.262406 -0.567224 -1.952479 0.764041 -0.115772 0.945044
wb_dma_ch_rf/input_de_csr 2.649419 -4.486506 2.261630 0.138219 2.071136 1.809085 -0.894022 -0.412769 1.118011 -0.247313 -0.807397 0.677581 -1.871952 -0.880718 -1.264534 2.104010 -0.319491 0.289624 0.451561 -0.378939
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.394101 -0.080520 1.290263 0.483033 2.113141 1.095581 0.075477 0.546877 -1.496151 -0.778116 1.327175 3.486015 -3.419533 -2.033236 -0.978849 0.447635 -0.774497 0.868090 0.604111 0.947489
wb_dma_de/input_mast0_din 4.461373 -4.853160 1.651638 -0.368383 0.753847 2.907513 -2.625095 1.225960 0.745885 0.282309 -1.134308 0.591313 0.058008 -1.980251 2.621418 2.577942 -2.008329 -2.866434 1.279941 1.378464
wb_dma_pri_enc_sub/always_3 1.394101 -0.080520 1.290263 0.483033 2.113141 1.095581 0.075477 0.546877 -1.496151 -0.778116 1.327175 3.486015 -3.419533 -2.033236 -0.978849 0.447635 -0.774497 0.868090 0.604111 0.947489
wb_dma_pri_enc_sub/always_1 1.394101 -0.080520 1.290263 0.483033 2.113141 1.095581 0.075477 0.546877 -1.496151 -0.778116 1.327175 3.486015 -3.419533 -2.033236 -0.978849 0.447635 -0.774497 0.868090 0.604111 0.947489
wb_dma_ch_sel/reg_adr0 -0.188961 0.552341 3.000091 -2.526904 -2.515024 1.028347 0.043133 -0.062797 2.905374 -1.540393 1.974547 -0.007801 0.579028 -0.141941 2.202732 4.363933 -0.321017 0.375147 2.048040 0.803978
wb_dma_ch_sel/reg_adr1 -1.311204 0.530899 -1.162712 2.163445 -0.926485 -1.129274 -0.942031 0.917262 -1.903533 -0.891375 4.581195 -1.668968 0.108185 1.829486 -2.406183 0.314533 -0.631907 0.940637 0.671092 0.183511
wb_dma_ch_sel/assign_1_pri0 0.691012 0.985694 -2.050137 0.122171 3.226474 1.011097 0.563497 3.871416 -1.346462 0.527446 3.386708 -1.890325 -3.531314 0.971496 0.599474 1.200186 -0.762230 1.175863 2.876282 -0.836540
wb_dma_ch_pri_enc/wire_pri26_out 1.394101 -0.080520 1.290263 0.483033 2.113141 1.095581 0.075477 0.546877 -1.496151 -0.778116 1.327175 3.486015 -3.419533 -2.033236 -0.978849 0.447635 -0.774497 0.868090 0.604111 0.947489
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.005140 2.270014 -1.658438 -1.386808 1.382788 0.580319 1.040446 3.333757 1.496970 2.010795 2.396199 -0.664196 -1.397390 0.720532 4.462036 2.174046 -1.000375 -0.148088 3.150174 -0.398894
wb_dma_de/assign_63_chunk_cnt_is_0_d/expr_1 1.278166 2.508627 -0.891491 -0.040144 3.736662 0.108094 1.335850 2.171667 -1.394578 1.060707 1.015468 1.825048 -3.747497 -0.373979 -0.558239 -1.265638 -0.212745 -0.132345 1.468111 -0.334241
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/stmt_1 4.009719 -0.117588 0.163789 -1.178446 -0.521745 0.015797 -2.116093 2.277104 1.319111 3.748422 0.705030 0.581573 1.699425 1.149828 0.541224 -0.452020 -4.261652 -0.847710 1.425632 -0.217035
wb_dma/wire_ptr_set 2.288054 -1.719721 1.899023 -0.247087 2.223703 1.738441 -1.049092 1.109263 0.095833 -0.890951 2.134987 1.199280 -3.537577 -0.325469 -0.750742 2.411958 -0.551241 0.479273 1.321841 0.240406
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1 1.394101 -0.080520 1.290263 0.483033 2.113141 1.095581 0.075477 0.546877 -1.496151 -0.778116 1.327175 3.486015 -3.419533 -2.033236 -0.978849 0.447635 -0.774497 0.868090 0.604111 0.947489
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/cond 2.155193 0.081446 -0.509631 0.430886 4.066426 0.586079 0.413569 1.875036 -1.828289 0.373517 -0.314173 1.089524 -3.648320 -0.954801 -1.487534 -1.322814 0.103389 -0.749935 0.419055 -0.458326
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.005140 2.270014 -1.658438 -1.386808 1.382788 0.580319 1.040446 3.333757 1.496970 2.010795 2.396199 -0.664196 -1.397390 0.720532 4.462036 2.174046 -1.000375 -0.148088 3.150174 -0.398894
wb_dma_ch_arb/inst_check_wb_dma_ch_arb -0.084754 2.117450 -2.824261 0.423670 2.176667 0.326836 1.279301 3.507808 -1.160815 1.660502 3.741552 -1.932111 -2.185224 0.819316 2.183620 0.666803 -1.560708 0.238574 2.736448 -0.272353
wb_dma_de/reg_ptr_set -0.181793 -0.997409 2.518554 -2.740081 2.571687 -2.257635 -2.384641 -0.456605 3.811006 0.338464 1.228521 2.481260 -1.051086 -0.140877 -2.705400 3.624584 1.131783 -2.819147 -0.773738 -5.567431
wb_dma/wire_dma_nd 0.691012 0.985694 -2.050137 0.122171 3.226474 1.011097 0.563497 3.871416 -1.346462 0.527446 3.386708 -1.890325 -3.531314 0.971496 0.599474 1.200186 -0.762230 1.175863 2.876282 -0.836540
wb_dma_rf/assign_3_csr -1.163787 0.076211 0.193839 2.566081 0.527068 -1.968323 0.739868 0.513861 1.388370 2.728225 2.311313 3.271076 0.619533 -0.275199 -0.154558 1.002896 -0.499799 -2.139979 0.718742 0.221360
wb_dma_rf/assign_4_dma_abort 1.197103 1.638433 0.695394 -1.630427 1.777223 2.364515 -1.561019 3.312037 -1.254655 -0.703322 0.932708 2.103794 -2.716317 -0.517594 1.417151 1.586768 0.163214 0.686576 1.900942 0.607663
wb_dma_ch_sel/assign_123_valid 1.873767 1.171201 -0.285762 -1.827728 3.243997 0.881847 0.255255 2.927018 1.593643 1.491240 0.638299 -0.674482 -2.768684 1.489162 1.284916 1.183106 0.445049 -0.825273 2.429545 -1.339172
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/cond -0.084754 2.117450 -2.824261 0.423670 2.176667 0.326836 1.279301 3.507808 -1.160815 1.660502 3.741552 -1.932111 -2.185224 0.819316 2.183620 0.666803 -1.560708 0.238574 2.736448 -0.272353
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_2/expr_1 0.326900 -0.006772 -1.230892 1.304518 2.217512 -2.352502 2.970915 -1.096551 1.282973 2.258048 1.282037 -0.392127 -1.381289 0.351970 -0.808504 -0.958738 -1.117646 -0.892416 0.099768 -1.347918
wb_dma_rf/wire_ch4_csr 1.450374 -0.205154 0.657551 -2.050562 2.262143 2.798042 -1.854943 2.881728 -0.939691 0.578741 -2.756642 -2.131578 0.115972 1.568495 -0.280292 0.660522 1.556432 -0.085687 0.527384 -1.154499
wb_dma_ch_rf/always_1/stmt_1/expr_1 0.886975 0.093339 0.269071 -1.456270 1.702548 -3.150492 1.655025 -0.433554 5.372841 1.898431 0.598562 1.162188 -1.486749 1.838031 2.218830 2.295893 0.100090 -1.583427 0.681141 -2.140836
wb_dma_ch_rf/assign_14_ch_adr0_we/expr_1/expr_1 -0.480031 -0.158231 0.878630 -1.785297 -1.389589 2.116545 1.183811 0.562347 3.209673 1.558470 1.148551 -1.062000 1.453683 -0.051953 4.292859 3.557629 -1.268130 1.432200 2.527788 0.385900
wb_dma_ch_pri_enc/wire_pri0_out 1.394101 -0.080520 1.290263 0.483033 2.113141 1.095581 0.075477 0.546877 -1.496151 -0.778116 1.327175 3.486015 -3.419533 -2.033236 -0.978849 0.447635 -0.774497 0.868090 0.604111 0.947489
wb_dma_ch_rf/assign_10_ch_enable -2.911004 0.222512 1.435981 -0.593943 -0.699702 2.207916 -2.825188 3.909886 -0.084063 -1.454494 -0.522765 2.851146 2.309067 -1.563502 -1.525748 2.852452 3.579215 1.729249 1.942510 -1.021187
wb_dma_wb_slv/reg_slv_we 0.600759 0.803067 -0.653043 -4.798644 -2.487700 4.179010 -5.172686 -0.090962 -1.508479 -3.339234 -0.659080 -0.612411 -0.620328 -0.468230 2.429437 0.515154 -0.315458 1.243062 1.119440 -0.436394
wb_dma_de/input_txsz 1.167870 0.441368 0.030130 0.559689 3.035060 0.428505 -0.580030 0.441106 -1.871131 -0.805635 0.961080 0.202476 -2.666049 -0.531981 -4.634325 -2.240692 1.490217 -1.859691 -0.343971 -1.174209
wb_dma_wb_if/wire_mast_dout 4.224683 -4.815425 1.604974 0.174529 -0.037064 2.177347 -2.245405 1.215637 1.892474 0.022447 -1.774712 0.237118 -1.912014 -1.548396 3.495404 1.641870 -1.322202 -2.147111 -0.281391 2.478989
wb_dma_ch_rf/wire_ch_enable -2.911004 0.222512 1.435981 -0.593943 -0.699702 2.207916 -2.825188 3.909886 -0.084063 -1.454494 -0.522765 2.851146 2.309067 -1.563502 -1.525748 2.852452 3.579215 1.729249 1.942510 -1.021187
wb_dma_rf/wire_csr_we 3.168157 2.658384 1.226682 -2.688627 1.050740 1.188209 1.223692 -0.269800 1.287625 0.237986 -2.246402 2.410459 -3.566597 0.851206 2.808861 -1.132471 -0.164044 1.075917 1.354018 2.054149
wb_dma_de/assign_78_mast0_go/expr_1/expr_1/expr_1 -0.368342 0.590242 -0.226509 1.663861 0.835484 -0.522049 1.596631 -0.755264 -1.722214 0.415960 1.783267 3.027997 -1.532020 -2.436749 -0.262406 -0.567224 -1.952479 0.764041 -0.115772 0.945044
wb_dma_ch_sel_checker/input_dma_busy 1.861150 -1.058969 2.806617 -0.115180 -0.397170 0.887632 -1.561676 -0.863860 0.700887 -0.341905 2.151293 2.467291 -0.993776 -0.735626 0.531510 1.973249 -1.418828 -1.722824 -0.121363 1.686234
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.368342 0.590242 -0.226509 1.663861 0.835484 -0.522049 1.596631 -0.755264 -1.722214 0.415960 1.783267 3.027997 -1.532020 -2.436749 -0.262406 -0.567224 -1.952479 0.764041 -0.115772 0.945044
wb_dma_ch_rf/assign_9_ch_txsz 2.241821 1.706036 0.462979 -0.846032 1.845472 2.041763 -1.181734 -1.266839 -2.248588 -1.483155 2.050806 -0.497520 -3.373579 -1.007569 -4.411067 -3.664251 0.322923 -3.204232 -0.321471 -0.421115
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.357959 -1.792540 2.709145 -1.948736 0.350786 3.120653 -0.846792 0.296139 -0.074482 -3.233485 2.299163 -0.155016 -2.521702 -0.762442 0.542154 4.020600 -0.320133 2.067379 1.146184 0.642574
wb_dma_de/assign_65_done 2.155193 0.081446 -0.509631 0.430886 4.066426 0.586079 0.413569 1.875036 -1.828289 0.373517 -0.314173 1.089524 -3.648320 -0.954801 -1.487534 -1.322814 0.103389 -0.749935 0.419055 -0.458326
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1/expr_1/expr_1 0.645897 -0.488667 0.951136 -0.610385 1.033851 -0.156017 -6.093383 3.331435 -2.252188 0.103853 -0.798203 3.972323 -1.158018 0.081248 0.676575 2.389359 -0.768170 -0.059091 -0.829893 -0.774263
wb_dma_de/always_2/if_1/if_1 -3.230797 -2.019201 -0.348476 -0.265416 -0.409743 0.317183 -0.718872 0.049124 0.988142 2.116937 1.998330 -0.245860 1.845221 -0.279188 1.852178 4.440700 -2.501132 3.762818 0.350158 -2.916589
wb_dma_wb_mast/assign_2_mast_pt_out 0.024545 -1.306888 -1.278539 2.981899 -0.129202 -2.458470 0.978878 -0.912689 0.125308 -0.545274 3.123250 1.865833 -1.574908 -1.568087 1.047581 0.060802 -0.969806 -0.311758 -1.079875 1.596598
wb_dma_ch_sel/assign_156_req_p0/expr_1 1.375672 2.101755 -0.959350 -1.747146 1.863722 0.467367 -1.289475 3.732844 0.452126 0.424077 1.515393 -1.655208 -1.875400 2.910698 1.539223 1.074934 0.827828 -1.225946 2.146976 -0.704139
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.394101 -0.080520 1.290263 0.483033 2.113141 1.095581 0.075477 0.546877 -1.496151 -0.778116 1.327175 3.486015 -3.419533 -2.033236 -0.978849 0.447635 -0.774497 0.868090 0.604111 0.947489
wb_dma_ch_rf/always_9/stmt_1/expr_1 1.197103 1.638433 0.695394 -1.630427 1.777223 2.364515 -1.561019 3.312037 -1.254655 -0.703322 0.932708 2.103794 -2.716317 -0.517594 1.417151 1.586768 0.163214 0.686576 1.900942 0.607663
wb_dma_ch_sel/assign_112_valid 1.873767 1.171201 -0.285762 -1.827728 3.243997 0.881847 0.255255 2.927018 1.593643 1.491240 0.638299 -0.674482 -2.768684 1.489162 1.284916 1.183106 0.445049 -0.825273 2.429545 -1.339172
wb_dma_de/always_23/block_1/case_1/block_8 2.115896 -2.329966 2.176121 -0.872945 1.234468 -0.936556 -3.689545 0.435144 1.833166 -1.395928 1.590957 2.124537 -1.603304 -0.253276 -0.193717 2.989706 0.631630 -4.637181 -0.959799 -1.083539
wb_dma_de/always_23/block_1/case_1/block_9 2.115896 -2.329966 2.176121 -0.872945 1.234468 -0.936556 -3.689545 0.435144 1.833166 -1.395928 1.590957 2.124537 -1.603304 -0.253276 -0.193717 2.989706 0.631630 -4.637181 -0.959799 -1.083539
wb_dma_ch_rf/assign_28_this_ptr_set 2.236993 -2.942167 3.275013 -0.230221 1.004734 2.070979 -0.408594 -0.809786 2.067619 0.106012 -0.413264 2.468750 -2.240299 -0.390032 -0.132457 2.512055 -0.510667 1.905848 1.053642 0.954510
wb_dma_ch_rf/always_22 -0.522977 -1.277110 -1.397057 1.955378 0.465356 1.300280 1.455291 0.726722 1.265993 4.077254 2.677594 -1.025964 1.599861 0.003108 2.484639 1.187095 -2.196871 -0.537707 1.652412 0.487762
wb_dma_de/always_23/block_1/case_1/block_1 0.109668 2.778254 -0.640775 -0.917572 3.411679 2.336091 -2.105211 6.206797 -3.552590 2.729783 -3.382050 -0.490757 -0.485936 0.282065 -1.376005 -1.738981 1.924565 -1.592032 1.094545 -1.257894
wb_dma_de/always_23/block_1/case_1/block_2 -2.568206 1.545883 -1.457305 1.376153 -0.867219 -1.948393 3.118787 -0.407575 2.789000 1.308010 2.108351 3.384791 0.383297 -1.503476 0.591659 -0.009143 -0.092553 1.517483 2.552705 -0.324295
wb_dma_de/always_23/block_1/case_1/block_3 -0.174411 2.250203 -1.899307 -0.804105 2.189250 3.398700 0.727086 2.757344 -4.617606 3.475514 -0.333192 -4.587373 0.442743 -1.360507 -1.743027 -2.813742 -2.538918 1.388181 1.036369 -1.766683
wb_dma_de/always_23/block_1/case_1/block_4 -0.848670 1.385674 -1.041886 -1.358147 2.936421 4.737742 1.805288 2.069058 -3.231628 3.871917 -0.437234 -3.976686 0.739302 -3.460937 -1.218377 -1.638245 -2.055969 0.229386 1.155909 -2.575262
wb_dma_ch_rf/always_27 1.851007 1.424992 -0.229581 -2.638093 3.489743 -0.184369 -2.705325 3.334504 -0.462457 0.038399 -2.851304 1.655923 -2.955776 1.344438 0.770276 0.204667 1.704370 -0.970963 -0.065193 -2.003397
wb_dma_de/always_23/block_1/case_1/block_7 1.283479 -4.069563 2.741553 0.913393 1.273360 2.002924 -4.454931 0.485139 2.513570 0.433038 0.763569 3.232873 0.181452 0.808643 -1.430552 3.361757 2.123445 -3.249779 0.591325 -0.205853
wb_dma/assign_4_dma_rest 0.214938 -3.176604 1.914387 0.798252 0.221490 1.010491 0.638878 -1.608732 2.185902 1.402372 -0.168813 2.994945 0.353632 -1.967110 -0.369571 2.362247 -1.549168 2.281402 1.650678 -0.304419
wb_dma_ch_rf/always_23/if_1 -1.311204 0.530899 -1.162712 2.163445 -0.926485 -1.129274 -0.942031 0.917262 -1.903533 -0.891375 4.581195 -1.668968 0.108185 1.829486 -2.406183 0.314533 -0.631907 0.940637 0.671092 0.183511
wb_dma_ch_sel/reg_ndr_r 0.691012 0.985694 -2.050137 0.122171 3.226474 1.011097 0.563497 3.871416 -1.346462 0.527446 3.386708 -1.890325 -3.531314 0.971496 0.599474 1.200186 -0.762230 1.175863 2.876282 -0.836540
wb_dma_de/assign_66_dma_done/expr_1 0.913996 0.227785 0.738049 -2.257149 3.516118 0.329013 -1.184700 1.518650 0.328092 0.965479 -2.800003 2.352213 -2.445570 -0.624969 -0.056052 0.759116 0.795182 0.057982 -0.181842 -2.681458
wb_dma_ch_sel/reg_req_r 2.577276 -2.958799 3.007205 -1.439819 1.109429 0.012165 -3.090468 -0.319301 2.905075 -0.567254 -0.392007 2.840491 -1.255433 -0.414219 -0.310148 2.974966 0.338281 -2.558092 0.173395 -1.176505
wb_dma_ch_rf/reg_pointer_r -0.303752 -2.212187 2.283271 1.435170 -1.646113 -0.013030 2.020849 -4.190057 1.942961 0.838543 3.858824 0.318396 0.912465 -0.181753 -0.822400 2.237262 -2.150999 0.669008 0.856407 1.382046
wb_dma_ch_sel/assign_105_valid 1.873767 1.171201 -0.285762 -1.827728 3.243997 0.881847 0.255255 2.927018 1.593643 1.491240 0.638299 -0.674482 -2.768684 1.489162 1.284916 1.183106 0.445049 -0.825273 2.429545 -1.339172
wb_dma_ch_pri_enc/wire_pri5_out 1.394101 -0.080520 1.290263 0.483033 2.113141 1.095581 0.075477 0.546877 -1.496151 -0.778116 1.327175 3.486015 -3.419533 -2.033236 -0.978849 0.447635 -0.774497 0.868090 0.604111 0.947489
wb_dma_ch_sel/always_39/case_1 0.691012 0.985694 -2.050137 0.122171 3.226474 1.011097 0.563497 3.871416 -1.346462 0.527446 3.386708 -1.890325 -3.531314 0.971496 0.599474 1.200186 -0.762230 1.175863 2.876282 -0.836540
wb_dma_ch_sel/always_6 2.115896 -2.329966 2.176121 -0.872945 1.234468 -0.936556 -3.689545 0.435144 1.833166 -1.395928 1.590957 2.124537 -1.603304 -0.253276 -0.193717 2.989706 0.631630 -4.637181 -0.959799 -1.083539
wb_dma_ch_sel/always_7 2.729126 -3.680335 1.336992 0.960416 2.639501 0.857249 -1.243654 0.263509 -0.323414 -0.801238 1.115320 -0.242141 -2.796968 -0.501621 -2.044979 1.266023 -0.300672 -1.521173 -0.393292 -0.274353
wb_dma_ch_sel/always_4 0.452949 2.611837 -1.322558 -2.342937 3.313549 -0.913967 -2.082314 3.498396 -0.819743 0.651260 -0.796657 0.380552 -2.327443 1.572593 0.570889 0.199044 1.156190 -1.443737 0.178978 -2.853296
wb_dma_ch_sel/always_5 -1.111272 2.472749 0.557678 -1.080048 3.593748 -1.132838 0.000407 1.823878 0.179355 2.946993 -0.751059 3.186193 -0.958957 -1.028796 -1.421944 0.202590 0.764494 -2.355714 0.070110 -3.296581
wb_dma_ch_sel/assign_126_ch_sel/expr_1 0.765907 3.131028 -1.260815 -4.708190 1.357667 1.779048 0.666045 3.056834 1.331322 -2.014748 -2.728807 -0.910640 -1.288813 -0.564102 1.005774 -0.802954 2.976157 2.149588 3.035227 -2.258024
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1 -0.471869 2.477384 -1.861042 -0.697832 -0.097266 -0.532311 -1.103834 3.273149 -0.033154 0.258155 3.627694 -1.420092 -0.655210 2.396912 2.933708 1.874042 -0.505921 -0.590535 2.062939 -0.004420
wb_dma_ch_sel/always_1 2.577276 -2.958799 3.007205 -1.439819 1.109429 0.012165 -3.090468 -0.319301 2.905075 -0.567254 -0.392007 2.840491 -1.255433 -0.414219 -0.310148 2.974966 0.338281 -2.558092 0.173395 -1.176505
wb_dma_ch_arb/always_2/block_1/case_1/cond 2.288054 -1.719721 1.899023 -0.247087 2.223703 1.738441 -1.049092 1.109263 0.095833 -0.890951 2.134987 1.199280 -3.537577 -0.325469 -0.750742 2.411958 -0.551241 0.479273 1.321841 0.240406
wb_dma_ch_sel/always_8 2.236993 -2.942167 3.275013 -0.230221 1.004734 2.070979 -0.408594 -0.809786 2.067619 0.106012 -0.413264 2.468750 -2.240299 -0.390032 -0.132457 2.512055 -0.510667 1.905848 1.053642 0.954510
wb_dma_ch_sel/always_9 2.288054 -1.719721 1.899023 -0.247087 2.223703 1.738441 -1.049092 1.109263 0.095833 -0.890951 2.134987 1.199280 -3.537577 -0.325469 -0.750742 2.411958 -0.551241 0.479273 1.321841 0.240406
wb_dma_pri_enc_sub/always_1/case_1/stmt_2 1.394101 -0.080520 1.290263 0.483033 2.113141 1.095581 0.075477 0.546877 -1.496151 -0.778116 1.327175 3.486015 -3.419533 -2.033236 -0.978849 0.447635 -0.774497 0.868090 0.604111 0.947489
wb_dma_de/assign_67_dma_done_all 2.695179 -1.853830 -0.490920 0.339561 3.958993 0.551943 0.215133 1.624303 -0.013767 0.882793 0.094921 -2.094775 -3.005628 0.903548 -1.490947 -0.160154 0.170743 -1.358639 0.670062 -1.335059
wb_dma_ch_rf/wire_ch_txsz 2.241821 1.706036 0.462979 -0.846032 1.845472 2.041763 -1.181734 -1.266839 -2.248588 -1.483155 2.050806 -0.497520 -3.373579 -1.007569 -4.411067 -3.664251 0.322923 -3.204232 -0.321471 -0.421115
wb_dma_ch_sel/assign_99_valid -1.275396 3.074048 -0.018912 -2.842690 -0.088130 1.156701 -2.753953 3.481204 1.046414 0.020706 1.589422 -2.355283 0.751040 4.252618 0.590074 2.305701 2.470758 0.038296 2.003176 -1.743360
wb_dma_ch_rf/always_23/if_1/block_1/if_1/cond -1.311204 0.530899 -1.162712 2.163445 -0.926485 -1.129274 -0.942031 0.917262 -1.903533 -0.891375 4.581195 -1.668968 0.108185 1.829486 -2.406183 0.314533 -0.631907 0.940637 0.671092 0.183511
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_1 0.822865 0.743971 -2.151801 -2.732499 -0.039813 4.037103 -2.510369 4.925597 -1.849890 -1.220647 -1.607436 -3.649406 1.497205 -0.969241 1.978053 -0.017729 1.112408 -0.570385 2.502862 -0.695882
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_2 2.725964 1.737696 -0.746453 -0.253262 1.682253 -2.163510 -1.266599 0.847620 -1.031502 0.999328 1.721607 3.269232 -0.123369 2.626871 2.020120 0.209166 -1.842612 -1.276984 -1.687477 0.965937
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1/stmt_1 0.729985 -1.368533 2.292906 -1.028530 0.289615 3.116408 -1.475850 0.734481 -1.246310 -3.175650 2.864533 -1.069788 -2.263663 -0.002620 -2.181000 2.870957 0.046910 3.005066 1.406010 0.158055
wb_dma/wire_ch2_txsz 2.729126 -3.680335 1.336992 0.960416 2.639501 0.857249 -1.243654 0.263509 -0.323414 -0.801238 1.115320 -0.242141 -2.796968 -0.501621 -2.044979 1.266023 -0.300672 -1.521173 -0.393292 -0.274353
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1 -0.848670 1.385674 -1.041886 -1.358147 2.936421 4.737742 1.805288 2.069058 -3.231628 3.871917 -0.437234 -3.976686 0.739302 -3.460937 -1.218377 -1.638245 -2.055969 0.229386 1.155909 -2.575262
wb_dma_de/always_23/block_1 -0.076816 3.365447 -2.310666 -0.776287 2.977976 2.083466 -0.955721 4.682802 -1.960394 1.749169 -3.613408 1.332120 -0.891815 -0.624844 -1.392114 -3.867184 3.083405 -0.902654 1.876301 -1.204662
wb_dma_ch_rf/always_22/if_1 -0.522977 -1.277110 -1.397057 1.955378 0.465356 1.300280 1.455291 0.726722 1.265993 4.077254 2.677594 -1.025964 1.599861 0.003108 2.484639 1.187095 -2.196871 -0.537707 1.652412 0.487762
wb_dma_de/wire_mast1_dout 1.796526 -4.188970 -0.849958 2.391153 1.332314 1.079441 -0.757682 -0.000356 -0.229865 2.559295 1.149400 -1.443218 0.022360 -2.329607 -0.474451 -0.329762 -2.521833 -3.175755 -0.227811 -0.218249
wb_dma_ch_rf/always_4/if_1/block_1/if_1/if_1 0.026855 -2.701561 0.785596 1.210486 -1.260451 -0.111062 0.156822 -3.299790 0.552698 -0.924381 3.615843 -0.258234 -0.993473 -0.141103 -0.513205 1.723683 -2.033525 1.081488 -0.272098 0.741482
wb_dma_de/always_8/stmt_1 1.278166 2.508627 -0.891491 -0.040144 3.736662 0.108094 1.335850 2.171667 -1.394578 1.060707 1.015468 1.825048 -3.747497 -0.373979 -0.558239 -1.265638 -0.212745 -0.132345 1.468111 -0.334241
wb_dma_ch_rf/assign_18_pointer_we/expr_1 0.026855 -2.701561 0.785596 1.210486 -1.260451 -0.111062 0.156822 -3.299790 0.552698 -0.924381 3.615843 -0.258234 -0.993473 -0.141103 -0.513205 1.723683 -2.033525 1.081488 -0.272098 0.741482
wb_dma_ch_rf/wire_ch_done_we 2.402844 0.783134 -0.427297 -1.201041 3.943968 1.683637 -0.719972 3.667128 -1.292567 0.172650 -0.694423 0.523788 -3.464412 -0.233056 0.285827 -0.104951 0.768196 -0.868797 1.343687 -0.572975
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.005140 2.270014 -1.658438 -1.386808 1.382788 0.580319 1.040446 3.333757 1.496970 2.010795 2.396199 -0.664196 -1.397390 0.720532 4.462036 2.174046 -1.000375 -0.148088 3.150174 -0.398894
wb_dma_wb_slv/wire_wb_ack_o 0.024545 -1.306888 -1.278539 2.981899 -0.129202 -2.458470 0.978878 -0.912689 0.125308 -0.545274 3.123250 1.865833 -1.574908 -1.568087 1.047581 0.060802 -0.969806 -0.311758 -1.079875 1.596598
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1 0.729985 -1.368533 2.292906 -1.028530 0.289615 3.116408 -1.475850 0.734481 -1.246310 -3.175650 2.864533 -1.069788 -2.263663 -0.002620 -2.181000 2.870957 0.046910 3.005066 1.406010 0.158055
wb_dma_de/reg_ld_desc_sel -0.522698 1.122177 -2.681401 -0.232513 2.477374 2.534133 4.542706 2.959424 2.383163 2.401972 -0.890797 -4.551280 -1.374255 1.201184 0.736459 -1.148045 2.521917 1.955429 4.228942 -0.811276
wb_dma_ch_sel/assign_154_req_p0/expr_1 1.375672 2.101755 -0.959350 -1.747146 1.863722 0.467367 -1.289475 3.732844 0.452126 0.424077 1.515393 -1.655208 -1.875400 2.910698 1.539223 1.074934 0.827828 -1.225946 2.146976 -0.704139
wb_dma_de/assign_83_wr_ack 2.155193 0.081446 -0.509631 0.430886 4.066426 0.586079 0.413569 1.875036 -1.828289 0.373517 -0.314173 1.089524 -3.648320 -0.954801 -1.487534 -1.322814 0.103389 -0.749935 0.419055 -0.458326
wb_dma/wire_dma_done_all 2.695179 -1.853830 -0.490920 0.339561 3.958993 0.551943 0.215133 1.624303 -0.013767 0.882793 0.094921 -2.094775 -3.005628 0.903548 -1.490947 -0.160154 0.170743 -1.358639 0.670062 -1.335059
assert_wb_dma_rf/input_ch0_am1 -1.070260 1.117180 0.316254 -0.613316 -0.694975 -2.752177 0.363060 -1.910747 -0.191411 -0.976626 2.396389 1.443062 -1.903546 -0.429879 0.548298 1.430885 -2.737560 1.860374 -0.861683 -0.999854
wb_dma_de/always_23/block_1/case_1/block_10/if_2/block_1 2.115896 -2.329966 2.176121 -0.872945 1.234468 -0.936556 -3.689545 0.435144 1.833166 -1.395928 1.590957 2.124537 -1.603304 -0.253276 -0.193717 2.989706 0.631630 -4.637181 -0.959799 -1.083539
wb_dma_ch_sel/input_ch0_csr 2.824305 2.318816 0.646073 -2.255324 4.373040 -1.309204 0.869400 4.385147 -1.880872 4.310276 -5.045104 -0.080989 0.286467 0.564194 0.719268 -0.532402 -1.549878 -1.808976 0.279101 -2.024413
wb_dma_ch_arb/reg_state 1.087785 -0.000905 1.282143 -2.697299 0.093711 3.777913 -3.455065 3.586239 -3.385308 -3.214568 -0.853599 -1.395020 -1.344454 0.102143 -0.639279 1.912241 0.337809 3.765575 1.381187 -0.010485
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1 -0.174411 2.250203 -1.899307 -0.804105 2.189250 3.398700 0.727086 2.757344 -4.617606 3.475514 -0.333192 -4.587373 0.442743 -1.360507 -1.743027 -2.813742 -2.538918 1.388181 1.036369 -1.766683
wb_dma_ch_sel/assign_153_req_p0/expr_1 1.375672 2.101755 -0.959350 -1.747146 1.863722 0.467367 -1.289475 3.732844 0.452126 0.424077 1.515393 -1.655208 -1.875400 2.910698 1.539223 1.074934 0.827828 -1.225946 2.146976 -0.704139
wb_dma_wb_mast 1.971216 -3.069233 -0.129298 2.324417 0.778646 1.564346 -5.246916 3.485821 -1.386230 -0.439802 -0.639959 1.804136 -1.291733 0.473245 1.916547 0.798399 1.865353 -2.190688 -2.029021 2.905168
wb_dma_ch_sel/assign_124_valid 1.873767 1.171201 -0.285762 -1.827728 3.243997 0.881847 0.255255 2.927018 1.593643 1.491240 0.638299 -0.674482 -2.768684 1.489162 1.284916 1.183106 0.445049 -0.825273 2.429545 -1.339172
wb_dma_de/always_18/stmt_1 -0.954074 -2.673489 -0.666610 3.713158 -0.290254 -0.234221 -2.624664 1.407490 0.057235 0.746641 4.203729 -1.090025 1.215553 3.176614 -0.782820 2.386378 0.642466 -1.849874 0.054456 0.928985
wb_dma_ch_rf/wire_ch_csr_dewe 4.529206 -5.373192 -0.095683 1.006894 2.526186 4.059260 -1.184033 2.044172 -0.954763 0.998937 -2.078195 -3.251467 -1.894438 -0.616531 0.958196 0.281092 -1.448201 -0.561021 1.196335 1.258817
wb_dma_ch_pri_enc/input_pri2 2.288054 -1.719721 1.899023 -0.247087 2.223703 1.738441 -1.049092 1.109263 0.095833 -0.890951 2.134987 1.199280 -3.537577 -0.325469 -0.750742 2.411958 -0.551241 0.479273 1.321841 0.240406
wb_dma_ch_pri_enc/input_pri3 2.288054 -1.719721 1.899023 -0.247087 2.223703 1.738441 -1.049092 1.109263 0.095833 -0.890951 2.134987 1.199280 -3.537577 -0.325469 -0.750742 2.411958 -0.551241 0.479273 1.321841 0.240406
wb_dma_ch_pri_enc/input_pri0 1.106063 -1.215491 -0.079491 0.669537 2.980460 0.777793 0.786955 1.494326 -0.391341 -0.380519 2.906994 0.035294 -3.945677 -0.276334 -1.047672 1.763762 -0.807593 1.814750 1.886511 -0.664221
wb_dma_ch_pri_enc/input_pri1 1.394101 -0.080520 1.290263 0.483033 2.113141 1.095581 0.075477 0.546877 -1.496151 -0.778116 1.327175 3.486015 -3.419533 -2.033236 -0.978849 0.447635 -0.774497 0.868090 0.604111 0.947489
wb_dma_wb_if/input_slv_pt_in 0.024545 -1.306888 -1.278539 2.981899 -0.129202 -2.458470 0.978878 -0.912689 0.125308 -0.545274 3.123250 1.865833 -1.574908 -1.568087 1.047581 0.060802 -0.969806 -0.311758 -1.079875 1.596598
wb_dma_de/always_23/block_1/case_1/block_9/stmt_3 0.193648 0.522361 0.535614 -1.000367 -0.512100 -0.272468 -0.472900 1.084879 2.440022 0.410499 2.222247 1.538929 -0.607111 0.456201 3.511647 3.102546 -0.759259 -0.496603 1.589365 0.488993
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1 1.197103 1.638433 0.695394 -1.630427 1.777223 2.364515 -1.561019 3.312037 -1.254655 -0.703322 0.932708 2.103794 -2.716317 -0.517594 1.417151 1.586768 0.163214 0.686576 1.900942 0.607663
wb_dma/wire_de_adr1_we -1.123666 0.481307 -1.300351 1.438809 -1.005617 -1.913025 -0.860994 0.897636 -0.483867 -0.284409 4.331820 -1.242898 0.228017 2.240350 0.311677 1.513083 -0.977683 -0.132002 0.469949 0.166684
wb_dma_ch_sel/assign_6_pri1 1.394101 -0.080520 1.290263 0.483033 2.113141 1.095581 0.075477 0.546877 -1.496151 -0.778116 1.327175 3.486015 -3.419533 -2.033236 -0.978849 0.447635 -0.774497 0.868090 0.604111 0.947489
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1 1.106063 -1.215491 -0.079491 0.669537 2.980460 0.777793 0.786955 1.494326 -0.391341 -0.380519 2.906994 0.035294 -3.945677 -0.276334 -1.047672 1.763762 -0.807593 1.814750 1.886511 -0.664221
wb_dma_ch_sel/assign_129_req_p0/expr_1 0.847504 1.568870 -2.770561 1.021669 2.825549 -1.675489 -0.289066 2.962667 -1.980123 0.078857 3.043297 -2.559930 -2.848476 3.381379 -1.109059 -0.735223 0.157866 -0.826932 0.938303 -0.943204
wb_dma_rf/wire_csr -1.163787 0.076211 0.193839 2.566081 0.527068 -1.968323 0.739868 0.513861 1.388370 2.728225 2.311313 3.271076 0.619533 -0.275199 -0.154558 1.002896 -0.499799 -2.139979 0.718742 0.221360
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/if_1/cond 0.193648 0.522361 0.535614 -1.000367 -0.512100 -0.272468 -0.472900 1.084879 2.440022 0.410499 2.222247 1.538929 -0.607111 0.456201 3.511647 3.102546 -0.759259 -0.496603 1.589365 0.488993
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2 1.351308 -1.015974 1.847666 -0.649158 1.228663 -0.389947 -4.099056 0.793154 -0.460025 -2.060293 1.736746 4.279735 -1.649905 -1.820191 0.242061 2.424534 0.470728 -4.326434 -1.688252 -0.213486
wb_dma_ch_sel/always_37/if_1 0.651573 1.406230 0.732225 -4.860527 1.197759 3.304360 0.871291 0.760287 3.038335 -1.428298 -2.920087 0.687032 -1.157522 -2.533482 0.434868 0.016293 2.694390 2.126318 2.769231 -2.430995
wb_dma_de/always_6/if_1/cond 3.720677 -1.471402 0.295145 0.808034 2.948079 -1.468097 -1.558915 0.353935 0.806647 0.904938 1.559192 0.200218 -2.200011 0.550175 -1.511122 -0.726016 -0.335535 -5.936696 -0.664631 -0.632368
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/block_1/stmt_2 -0.174411 2.250203 -1.899307 -0.804105 2.189250 3.398700 0.727086 2.757344 -4.617606 3.475514 -0.333192 -4.587373 0.442743 -1.360507 -1.743027 -2.813742 -2.538918 1.388181 1.036369 -1.766683
wb_dma_ch_rf/always_8/stmt_1 -0.705735 1.063105 -3.458343 0.162554 0.882132 -1.710813 5.046066 -1.680895 3.151286 0.429866 0.885884 0.080905 -1.694654 -1.237411 -0.053662 -2.457483 0.045615 2.372452 2.552316 -1.795688
wb_dma_ch_sel/assign_108_valid 1.873767 1.171201 -0.285762 -1.827728 3.243997 0.881847 0.255255 2.927018 1.593643 1.491240 0.638299 -0.674482 -2.768684 1.489162 1.284916 1.183106 0.445049 -0.825273 2.429545 -1.339172
wb_dma_ch_pri_enc/wire_pri9_out 1.394101 -0.080520 1.290263 0.483033 2.113141 1.095581 0.075477 0.546877 -1.496151 -0.778116 1.327175 3.486015 -3.419533 -2.033236 -0.978849 0.447635 -0.774497 0.868090 0.604111 0.947489
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.357959 -1.792540 2.709145 -1.948736 0.350786 3.120653 -0.846792 0.296139 -0.074482 -3.233485 2.299163 -0.155016 -2.521702 -0.762442 0.542154 4.020600 -0.320133 2.067379 1.146184 0.642574
wb_dma_ch_sel/wire_pri2 2.288054 -1.719721 1.899023 -0.247087 2.223703 1.738441 -1.049092 1.109263 0.095833 -0.890951 2.134987 1.199280 -3.537577 -0.325469 -0.750742 2.411958 -0.551241 0.479273 1.321841 0.240406
wb_dma_ch_sel/wire_pri3 2.288054 -1.719721 1.899023 -0.247087 2.223703 1.738441 -1.049092 1.109263 0.095833 -0.890951 2.134987 1.199280 -3.537577 -0.325469 -0.750742 2.411958 -0.551241 0.479273 1.321841 0.240406
wb_dma_ch_sel/wire_pri0 0.691012 0.985694 -2.050137 0.122171 3.226474 1.011097 0.563497 3.871416 -1.346462 0.527446 3.386708 -1.890325 -3.531314 0.971496 0.599474 1.200186 -0.762230 1.175863 2.876282 -0.836540
wb_dma_ch_sel/wire_pri1 1.394101 -0.080520 1.290263 0.483033 2.113141 1.095581 0.075477 0.546877 -1.496151 -0.778116 1.327175 3.486015 -3.419533 -2.033236 -0.978849 0.447635 -0.774497 0.868090 0.604111 0.947489
wb_dma_de/always_4/if_1/if_1/cond/expr_1 2.455661 0.745390 -0.272132 -0.497345 4.288867 0.539558 0.910234 2.206329 0.354522 1.234734 1.613822 -0.761238 -4.139815 1.474486 -1.040384 0.056243 0.068488 -0.637165 2.042659 -1.156391
wb_dma_rf/input_ptr_set 2.288054 -1.719721 1.899023 -0.247087 2.223703 1.738441 -1.049092 1.109263 0.095833 -0.890951 2.134987 1.199280 -3.537577 -0.325469 -0.750742 2.411958 -0.551241 0.479273 1.321841 0.240406
wb_dma_rf/always_2/if_1/if_1 1.882281 3.522074 2.290693 -1.088314 1.109297 0.707748 1.032985 1.038212 0.215160 2.267161 -2.432232 5.004184 -2.459560 1.022207 1.988221 -0.754414 -0.209197 0.419469 1.474292 2.863047
wb_dma_de/assign_77_read_hold -0.368342 0.590242 -0.226509 1.663861 0.835484 -0.522049 1.596631 -0.755264 -1.722214 0.415960 1.783267 3.027997 -1.532020 -2.436749 -0.262406 -0.567224 -1.952479 0.764041 -0.115772 0.945044
wb_dma_pri_enc_sub/input_valid -0.368342 0.590242 -0.226509 1.663861 0.835484 -0.522049 1.596631 -0.755264 -1.722214 0.415960 1.783267 3.027997 -1.532020 -2.436749 -0.262406 -0.567224 -1.952479 0.764041 -0.115772 0.945044
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1 1.394101 -0.080520 1.290263 0.483033 2.113141 1.095581 0.075477 0.546877 -1.496151 -0.778116 1.327175 3.486015 -3.419533 -2.033236 -0.978849 0.447635 -0.774497 0.868090 0.604111 0.947489
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/cond 0.691012 0.985694 -2.050137 0.122171 3.226474 1.011097 0.563497 3.871416 -1.346462 0.527446 3.386708 -1.890325 -3.531314 0.971496 0.599474 1.200186 -0.762230 1.175863 2.876282 -0.836540
wb_dma_ch_rf/always_27/stmt_1 1.851007 1.424992 -0.229581 -2.638093 3.489743 -0.184369 -2.705325 3.334504 -0.462457 0.038399 -2.851304 1.655923 -2.955776 1.344438 0.770276 0.204667 1.704370 -0.970963 -0.065193 -2.003397
wb_dma_wb_slv/assign_2_pt_sel/expr_1 1.113163 -2.921501 -4.199986 3.332540 1.203150 -0.292660 2.066301 0.998250 -3.650566 -1.309058 0.703324 -0.676436 1.127593 -6.095112 0.664018 -2.021837 -2.081870 -2.541125 0.328207 0.644366
wb_dma_de/always_23/block_1/case_1/block_9/if_2/block_1 2.115896 -2.329966 2.176121 -0.872945 1.234468 -0.936556 -3.689545 0.435144 1.833166 -1.395928 1.590957 2.124537 -1.603304 -0.253276 -0.193717 2.989706 0.631630 -4.637181 -0.959799 -1.083539
wb_dma_ch_sel/wire_valid -2.911004 0.222512 1.435981 -0.593943 -0.699702 2.207916 -2.825188 3.909886 -0.084063 -1.454494 -0.522765 2.851146 2.309067 -1.563502 -1.525748 2.852452 3.579215 1.729249 1.942510 -1.021187
wb_dma_ch_sel/assign_162_req_p1/expr_1 -0.368342 0.590242 -0.226509 1.663861 0.835484 -0.522049 1.596631 -0.755264 -1.722214 0.415960 1.783267 3.027997 -1.532020 -2.436749 -0.262406 -0.567224 -1.952479 0.764041 -0.115772 0.945044
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1/expr_1 1.106063 -1.215491 -0.079491 0.669537 2.980460 0.777793 0.786955 1.494326 -0.391341 -0.380519 2.906994 0.035294 -3.945677 -0.276334 -1.047672 1.763762 -0.807593 1.814750 1.886511 -0.664221
wb_dma_de/wire_chunk_cnt_is_0_d 1.278166 2.508627 -0.891491 -0.040144 3.736662 0.108094 1.335850 2.171667 -1.394578 1.060707 1.015468 1.825048 -3.747497 -0.373979 -0.558239 -1.265638 -0.212745 -0.132345 1.468111 -0.334241
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1 1.357959 -1.792540 2.709145 -1.948736 0.350786 3.120653 -0.846792 0.296139 -0.074482 -3.233485 2.299163 -0.155016 -2.521702 -0.762442 0.542154 4.020600 -0.320133 2.067379 1.146184 0.642574
wb_dma_ch_sel/assign_109_valid 1.873767 1.171201 -0.285762 -1.827728 3.243997 0.881847 0.255255 2.927018 1.593643 1.491240 0.638299 -0.674482 -2.768684 1.489162 1.284916 1.183106 0.445049 -0.825273 2.429545 -1.339172
wb_dma_pri_enc_sub/always_3/if_1/if_1/cond 1.394101 -0.080520 1.290263 0.483033 2.113141 1.095581 0.075477 0.546877 -1.496151 -0.778116 1.327175 3.486015 -3.419533 -2.033236 -0.978849 0.447635 -0.774497 0.868090 0.604111 0.947489
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1/expr_1/expr_1 -0.041914 4.485539 -2.635175 -1.270610 -1.819083 -2.533645 0.347414 1.323680 2.066951 -0.441504 3.682331 1.295649 -1.430388 2.409870 4.765306 0.177060 -0.759791 -0.148263 2.663221 1.301114
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.471869 2.477384 -1.861042 -0.697832 -0.097266 -0.532311 -1.103834 3.273149 -0.033154 0.258155 3.627694 -1.420092 -0.655210 2.396912 2.933708 1.874042 -0.505921 -0.590535 2.062939 -0.004420
wb_dma_de/assign_75_mast1_dout 1.796526 -4.188970 -0.849958 2.391153 1.332314 1.079441 -0.757682 -0.000356 -0.229865 2.559295 1.149400 -1.443218 0.022360 -2.329607 -0.474451 -0.329762 -2.521833 -3.175755 -0.227811 -0.218249
wb_dma/constraint_csr 0.326900 -0.006772 -1.230892 1.304518 2.217512 -2.352502 2.970915 -1.096551 1.282973 2.258048 1.282037 -0.392127 -1.381289 0.351970 -0.808504 -0.958738 -1.117646 -0.892416 0.099768 -1.347918
wb_dma_ch_rf/always_5/if_1 0.026855 -2.701561 0.785596 1.210486 -1.260451 -0.111062 0.156822 -3.299790 0.552698 -0.924381 3.615843 -0.258234 -0.993473 -0.141103 -0.513205 1.723683 -2.033525 1.081488 -0.272098 0.741482
wb_dma_ch_pri_enc/wire_pri21_out 1.394101 -0.080520 1.290263 0.483033 2.113141 1.095581 0.075477 0.546877 -1.496151 -0.778116 1.327175 3.486015 -3.419533 -2.033236 -0.978849 0.447635 -0.774497 0.868090 0.604111 0.947489
wb_dma_ch_sel/assign_157_req_p0 1.375672 2.101755 -0.959350 -1.747146 1.863722 0.467367 -1.289475 3.732844 0.452126 0.424077 1.515393 -1.655208 -1.875400 2.910698 1.539223 1.074934 0.827828 -1.225946 2.146976 -0.704139
wb_dma_wb_mast/assign_1/expr_1 0.751940 -2.250449 -1.897988 2.860083 0.276349 -0.425044 -4.918847 2.282039 -5.386261 2.640193 2.345186 0.594622 1.118111 -1.088645 -0.548088 0.027310 -4.899569 -1.761047 -1.748171 0.184526
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.005140 2.270014 -1.658438 -1.386808 1.382788 0.580319 1.040446 3.333757 1.496970 2.010795 2.396199 -0.664196 -1.397390 0.720532 4.462036 2.174046 -1.000375 -0.148088 3.150174 -0.398894
wb_dma_de/reg_mast1_adr -3.731462 -0.105827 -1.222405 -0.837560 -0.010967 -1.798489 -1.434214 2.522639 2.028983 1.637355 0.448097 3.371032 -0.306030 -1.298501 2.066558 4.057648 -0.681063 3.409384 1.730120 -3.599795
wb_dma_ch_pri_enc/wire_pri17_out 1.394101 -0.080520 1.290263 0.483033 2.113141 1.095581 0.075477 0.546877 -1.496151 -0.778116 1.327175 3.486015 -3.419533 -2.033236 -0.978849 0.447635 -0.774497 0.868090 0.604111 0.947489
wb_dma_ch_sel/assign_141_req_p0/expr_1 1.375672 2.101755 -0.959350 -1.747146 1.863722 0.467367 -1.289475 3.732844 0.452126 0.424077 1.515393 -1.655208 -1.875400 2.910698 1.539223 1.074934 0.827828 -1.225946 2.146976 -0.704139
wb_dma_ch_sel/input_ch2_csr 2.918012 -0.226077 0.143878 -2.196837 4.466314 1.951761 -2.215374 2.270133 -0.132199 3.402552 -3.285926 -1.375819 -0.088755 2.357307 2.136136 0.542362 0.468940 -3.628177 -0.990283 -1.705333
wb_dma_ch_rf/assign_13_ch_txsz_we 1.907887 -1.425212 0.322235 0.030086 3.167106 0.196040 -0.355642 0.107407 0.516812 -0.513284 0.897703 -2.581111 -2.502279 0.946404 -4.927487 -1.107180 1.692371 -2.097868 0.327522 -2.490653
wb_dma_ch_sel/assign_130_req_p0 0.847504 1.568870 -2.770561 1.021669 2.825549 -1.675489 -0.289066 2.962667 -1.980123 0.078857 3.043297 -2.559930 -2.848476 3.381379 -1.109059 -0.735223 0.157866 -0.826932 0.938303 -0.943204
wb_dma_ch_arb/always_1/if_1/stmt_2 1.087785 -0.000905 1.282143 -2.697299 0.093711 3.777913 -3.455065 3.586239 -3.385308 -3.214568 -0.853599 -1.395020 -1.344454 0.102143 -0.639279 1.912241 0.337809 3.765575 1.381187 -0.010485
wb_dma_ch_sel/assign_106_valid 1.873767 1.171201 -0.285762 -1.827728 3.243997 0.881847 0.255255 2.927018 1.593643 1.491240 0.638299 -0.674482 -2.768684 1.489162 1.284916 1.183106 0.445049 -0.825273 2.429545 -1.339172
wb_dma_ch_pri_enc/wire_pri28_out 1.394101 -0.080520 1.290263 0.483033 2.113141 1.095581 0.075477 0.546877 -1.496151 -0.778116 1.327175 3.486015 -3.419533 -2.033236 -0.978849 0.447635 -0.774497 0.868090 0.604111 0.947489
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1/cond 1.106063 -1.215491 -0.079491 0.669537 2.980460 0.777793 0.786955 1.494326 -0.391341 -0.380519 2.906994 0.035294 -3.945677 -0.276334 -1.047672 1.763762 -0.807593 1.814750 1.886511 -0.664221
wb_dma_ch_rf/always_10/if_1/if_1/block_1 1.197103 1.638433 0.695394 -1.630427 1.777223 2.364515 -1.561019 3.312037 -1.254655 -0.703322 0.932708 2.103794 -2.716317 -0.517594 1.417151 1.586768 0.163214 0.686576 1.900942 0.607663
wb_dma_ch_rf/always_11/if_1/if_1 -0.721318 2.391145 -2.908066 0.876842 2.410631 0.767967 1.138291 3.691697 -3.405573 0.142166 2.503005 0.216012 -2.802183 -1.016828 1.000371 -0.343812 -0.948631 2.025291 2.124011 0.147780
wb_dma_wb_if/wire_slv_adr 1.684084 5.270421 1.457833 -3.496481 -2.778214 0.154453 -1.859121 0.167319 -0.623989 1.315059 1.208970 3.712714 2.174298 -3.116281 4.244647 -0.656566 -4.348198 -5.228181 1.101288 1.638240
wb_dma_ch_rf/assign_15_ch_am0_we/expr_1/expr_1 -0.522977 -1.277110 -1.397057 1.955378 0.465356 1.300280 1.455291 0.726722 1.265993 4.077254 2.677594 -1.025964 1.599861 0.003108 2.484639 1.187095 -2.196871 -0.537707 1.652412 0.487762
wb_dma_ch_sel/input_ch1_csr 2.918012 -0.226077 0.143878 -2.196837 4.466314 1.951761 -2.215374 2.270133 -0.132199 3.402552 -3.285926 -1.375819 -0.088755 2.357307 2.136136 0.542362 0.468940 -3.628177 -0.990283 -1.705333
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1 -0.368342 0.590242 -0.226509 1.663861 0.835484 -0.522049 1.596631 -0.755264 -1.722214 0.415960 1.783267 3.027997 -1.532020 -2.436749 -0.262406 -0.567224 -1.952479 0.764041 -0.115772 0.945044
wb_dma/wire_pt1_sel_i 1.796526 -4.188970 -0.849958 2.391153 1.332314 1.079441 -0.757682 -0.000356 -0.229865 2.559295 1.149400 -1.443218 0.022360 -2.329607 -0.474451 -0.329762 -2.521833 -3.175755 -0.227811 -0.218249
wb_dma_ch_sel/always_47/case_1/stmt_1 -2.483660 -0.513034 0.098435 0.142916 1.231282 -1.700746 -0.443672 0.215293 0.741812 2.092760 1.348889 1.415948 -0.030622 -0.040700 -0.865804 2.778610 -1.260798 1.923363 0.032521 -3.376092
wb_dma/wire_pt1_sel_o -0.098704 -0.670099 0.681351 2.321014 1.456758 -0.374449 3.064414 -1.529268 -3.290461 -0.408938 0.913327 2.259482 -0.509974 -2.744843 -1.792376 -0.249390 -3.182138 0.021634 0.196884 0.608922
wb_dma_ch_sel/assign_127_req_p0/expr_1 0.691012 0.985694 -2.050137 0.122171 3.226474 1.011097 0.563497 3.871416 -1.346462 0.527446 3.386708 -1.890325 -3.531314 0.971496 0.599474 1.200186 -0.762230 1.175863 2.876282 -0.836540
wb_dma_ch_pri_enc/inst_u16 1.394101 -0.080520 1.290263 0.483033 2.113141 1.095581 0.075477 0.546877 -1.496151 -0.778116 1.327175 3.486015 -3.419533 -2.033236 -0.978849 0.447635 -0.774497 0.868090 0.604111 0.947489
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_2 -1.123666 0.481307 -1.300351 1.438809 -1.005617 -1.913025 -0.860994 0.897636 -0.483867 -0.284409 4.331820 -1.242898 0.228017 2.240350 0.311677 1.513083 -0.977683 -0.132002 0.469949 0.166684
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_1 -1.311204 0.530899 -1.162712 2.163445 -0.926485 -1.129274 -0.942031 0.917262 -1.903533 -0.891375 4.581195 -1.668968 0.108185 1.829486 -2.406183 0.314533 -0.631907 0.940637 0.671092 0.183511
wb_dma_ch_sel/always_48/case_1 1.087785 -0.000905 1.282143 -2.697299 0.093711 3.777913 -3.455065 3.586239 -3.385308 -3.214568 -0.853599 -1.395020 -1.344454 0.102143 -0.639279 1.912241 0.337809 3.765575 1.381187 -0.010485
wb_dma_ch_sel/input_ch7_csr 1.450374 -0.205154 0.657551 -2.050562 2.262143 2.798042 -1.854943 2.881728 -0.939691 0.578741 -2.756642 -2.131578 0.115972 1.568495 -0.280292 0.660522 1.556432 -0.085687 0.527384 -1.154499
assert_wb_dma_rf/input_ch0_txsz 0.633896 0.755842 -0.099778 0.483913 -1.141754 -0.749604 -1.029168 -2.108162 -0.401525 -1.590010 5.030371 -0.019580 -2.302292 0.605157 -0.012455 -0.206127 -1.972950 -2.006532 -0.587943 0.947356
assert_wb_dma_rf -0.233306 1.897697 0.500130 -0.737909 -1.175886 -2.535753 -1.023412 -2.449463 -0.490651 -1.392734 3.985272 1.177113 -2.393413 0.360544 0.505948 0.680867 -2.957746 -0.773059 -1.407666 -0.316013
wb_dma_ch_rf/reg_ch_am0_r -0.522977 -1.277110 -1.397057 1.955378 0.465356 1.300280 1.455291 0.726722 1.265993 4.077254 2.677594 -1.025964 1.599861 0.003108 2.484639 1.187095 -2.196871 -0.537707 1.652412 0.487762
wb_dma_ch_rf/always_4/if_1 -0.303752 -2.212187 2.283271 1.435170 -1.646113 -0.013030 2.020849 -4.190057 1.942961 0.838543 3.858824 0.318396 0.912465 -0.181753 -0.822400 2.237262 -2.150999 0.669008 0.856407 1.382046
wb_dma_de/always_4/if_1/if_1/stmt_1 2.455661 0.745390 -0.272132 -0.497345 4.288867 0.539558 0.910234 2.206329 0.354522 1.234734 1.613822 -0.761238 -4.139815 1.474486 -1.040384 0.056243 0.068488 -0.637165 2.042659 -1.156391
wb_dma_de/always_14/stmt_1/expr_1 1.197103 1.638433 0.695394 -1.630427 1.777223 2.364515 -1.561019 3.312037 -1.254655 -0.703322 0.932708 2.103794 -2.716317 -0.517594 1.417151 1.586768 0.163214 0.686576 1.900942 0.607663
wb_dma_de/wire_use_ed 3.474631 -1.369998 1.445727 0.102513 1.072620 7.046607 1.190268 1.080222 0.875183 5.792373 -1.500930 -3.057969 0.017672 -0.398175 2.148480 -1.004808 -3.135057 0.879705 3.641511 2.657655
wb_dma_de/always_23/block_1/case_1/block_2/if_1/cond -2.568206 1.545883 -1.457305 1.376153 -0.867219 -1.948393 3.118787 -0.407575 2.789000 1.308010 2.108351 3.384791 0.383297 -1.503476 0.591659 -0.009143 -0.092553 1.517483 2.552705 -0.324295
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.394101 -0.080520 1.290263 0.483033 2.113141 1.095581 0.075477 0.546877 -1.496151 -0.778116 1.327175 3.486015 -3.419533 -2.033236 -0.978849 0.447635 -0.774497 0.868090 0.604111 0.947489
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.005140 2.270014 -1.658438 -1.386808 1.382788 0.580319 1.040446 3.333757 1.496970 2.010795 2.396199 -0.664196 -1.397390 0.720532 4.462036 2.174046 -1.000375 -0.148088 3.150174 -0.398894
wb_dma_ch_sel/always_7/stmt_1/expr_1 2.729126 -3.680335 1.336992 0.960416 2.639501 0.857249 -1.243654 0.263509 -0.323414 -0.801238 1.115320 -0.242141 -2.796968 -0.501621 -2.044979 1.266023 -0.300672 -1.521173 -0.393292 -0.274353
wb_dma_ch_sel/input_nd_i 0.691012 0.985694 -2.050137 0.122171 3.226474 1.011097 0.563497 3.871416 -1.346462 0.527446 3.386708 -1.890325 -3.531314 0.971496 0.599474 1.200186 -0.762230 1.175863 2.876282 -0.836540
assert_wb_dma_ch_sel/input_req_i 1.106063 -1.215491 -0.079491 0.669537 2.980460 0.777793 0.786955 1.494326 -0.391341 -0.380519 2.906994 0.035294 -3.945677 -0.276334 -1.047672 1.763762 -0.807593 1.814750 1.886511 -0.664221
wb_dma_ch_rf/reg_ch_rl 0.886975 0.093339 0.269071 -1.456270 1.702548 -3.150492 1.655025 -0.433554 5.372841 1.898431 0.598562 1.162188 -1.486749 1.838031 2.218830 2.295893 0.100090 -1.583427 0.681141 -2.140836
wb_dma_de/reg_paused -1.163787 0.076211 0.193839 2.566081 0.527068 -1.968323 0.739868 0.513861 1.388370 2.728225 2.311313 3.271076 0.619533 -0.275199 -0.154558 1.002896 -0.499799 -2.139979 0.718742 0.221360
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/cond 2.155193 0.081446 -0.509631 0.430886 4.066426 0.586079 0.413569 1.875036 -1.828289 0.373517 -0.314173 1.089524 -3.648320 -0.954801 -1.487534 -1.322814 0.103389 -0.749935 0.419055 -0.458326
wb_dma_wb_if/wire_mast_drdy -1.115943 -2.103038 -0.182284 3.345203 3.287597 5.421371 -1.185297 3.077379 -1.107699 0.714717 1.250453 1.597052 -0.458322 0.783670 0.727210 1.803489 4.955317 -2.759725 0.177769 2.851522
wb_dma_de/always_23/block_1/case_1/block_11/stmt_2 0.599181 -1.151591 0.651637 -1.262293 1.104431 0.483123 -1.001489 2.238157 2.649435 -0.741151 1.971359 0.741703 -2.330033 0.994443 2.140568 4.342559 0.465234 1.276565 2.307483 -0.792801
wb_dma_de/always_23/block_1/case_1/block_11/stmt_3 2.729126 -3.680335 1.336992 0.960416 2.639501 0.857249 -1.243654 0.263509 -0.323414 -0.801238 1.115320 -0.242141 -2.796968 -0.501621 -2.044979 1.266023 -0.300672 -1.521173 -0.393292 -0.274353
wb_dma_ch_sel/assign_100_valid/expr_1 -1.275396 3.074048 -0.018912 -2.842690 -0.088130 1.156701 -2.753953 3.481204 1.046414 0.020706 1.589422 -2.355283 0.751040 4.252618 0.590074 2.305701 2.470758 0.038296 2.003176 -1.743360
wb_dma_wb_if/inst_u1 -0.709312 1.466972 -0.166977 -1.723297 -2.373166 2.189327 -3.331062 1.106169 -3.321508 -3.462569 0.869878 0.431398 2.245815 -2.235929 -0.454095 -0.022924 0.392019 -0.629586 1.276480 0.262984
wb_dma_wb_if/inst_u0 1.971216 -3.069233 -0.129298 2.324417 0.778646 1.564346 -5.246916 3.485821 -1.386230 -0.439802 -0.639959 1.804136 -1.291733 0.473245 1.916547 0.798399 1.865353 -2.190688 -2.029021 2.905168
wb_dma_ch_sel 0.232409 2.059368 -0.573628 -2.108547 2.335953 1.814981 0.204351 3.264146 0.492640 1.500499 -3.843686 -0.076440 0.212378 0.711951 -0.095014 -1.129780 2.822175 0.506769 1.818768 -1.565769
wb_dma_rf/input_de_csr_we 4.529206 -5.373192 -0.095683 1.006894 2.526186 4.059260 -1.184033 2.044172 -0.954763 0.998937 -2.078195 -3.251467 -1.894438 -0.616531 0.958196 0.281092 -1.448201 -0.561021 1.196335 1.258817
wb_dma_rf/wire_ch0_adr0 -0.276721 0.354471 0.528021 -0.848972 -0.068121 1.086582 0.969050 0.711734 3.978333 4.920320 1.648316 -0.253390 1.953260 0.711904 4.776845 3.179869 -2.221796 -1.109188 2.101698 -0.209096
wb_dma_rf/wire_ch0_adr1 -0.067162 1.428025 -0.383291 0.693515 -1.217698 -1.698345 -1.950970 -0.734110 -0.952709 -1.454067 5.447899 -1.178730 -1.499405 2.962063 -0.690995 0.350297 -1.217984 -1.619314 -0.580885 0.528012
wb_dma_de/always_9/stmt_1/expr_1 0.647759 -1.502006 -3.550517 1.696203 3.495930 -2.255493 1.896212 1.151752 0.151279 2.146909 0.569582 -3.307868 -1.520118 0.177208 -0.746123 -1.405525 -0.637670 -2.331660 0.130366 -2.759924
wb_dma_ch_sel/always_42/case_1/cond 2.173605 -1.262797 1.349835 -1.800327 2.774724 0.422335 1.699386 0.254458 2.220032 0.045383 -3.213523 2.916800 -2.373410 -1.405358 1.126232 1.206897 0.679902 1.150570 0.805651 -0.783230
wb_dma_wb_slv/input_wb_cyc_i 2.232334 -3.518077 -3.617865 1.611975 0.044454 -3.483073 -0.846748 4.161208 -2.442544 -3.769857 -0.053416 -2.118760 1.781278 -2.088171 4.164957 1.967049 -1.864745 -4.563980 0.304328 0.165976
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1 1.357959 -1.792540 2.709145 -1.948736 0.350786 3.120653 -0.846792 0.296139 -0.074482 -3.233485 2.299163 -0.155016 -2.521702 -0.762442 0.542154 4.020600 -0.320133 2.067379 1.146184 0.642574
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/cond/expr_1 1.503968 -2.725966 3.192946 0.989723 1.199272 2.912003 -0.069639 -0.863573 0.911402 0.599178 0.286015 1.156914 -2.290630 0.298492 -3.762947 1.116813 -0.351301 4.241735 1.795267 0.554775
wb_dma_de/reg_tsz_cnt 1.167870 0.441368 0.030130 0.559689 3.035060 0.428505 -0.580030 0.441106 -1.871131 -0.805635 0.961080 0.202476 -2.666049 -0.531981 -4.634325 -2.240692 1.490217 -1.859691 -0.343971 -1.174209
wb_dma_ch_sel/reg_ndr 0.691012 0.985694 -2.050137 0.122171 3.226474 1.011097 0.563497 3.871416 -1.346462 0.527446 3.386708 -1.890325 -3.531314 0.971496 0.599474 1.200186 -0.762230 1.175863 2.876282 -0.836540
wb_dma_de/assign_83_wr_ack/expr_1 2.155193 0.081446 -0.509631 0.430886 4.066426 0.586079 0.413569 1.875036 -1.828289 0.373517 -0.314173 1.089524 -3.648320 -0.954801 -1.487534 -1.322814 0.103389 -0.749935 0.419055 -0.458326
wb_dma_de/reg_de_txsz_we 3.557449 -1.910948 -1.486435 1.426031 2.826666 -1.270881 0.472167 0.742523 -0.034914 0.477121 1.348017 -2.055313 -2.394344 0.054679 -0.755682 -1.452371 -1.009251 -4.056003 0.044673 -0.268604
wb_dma_ch_rf/reg_pointer_sr 0.026855 -2.701561 0.785596 1.210486 -1.260451 -0.111062 0.156822 -3.299790 0.552698 -0.924381 3.615843 -0.258234 -0.993473 -0.141103 -0.513205 1.723683 -2.033525 1.081488 -0.272098 0.741482
wb_dma_ch_sel/assign_130_req_p0/expr_1/expr_1 1.106063 -1.215491 -0.079491 0.669537 2.980460 0.777793 0.786955 1.494326 -0.391341 -0.380519 2.906994 0.035294 -3.945677 -0.276334 -1.047672 1.763762 -0.807593 1.814750 1.886511 -0.664221
wb_dma_rf/input_de_adr1_we -1.123666 0.481307 -1.300351 1.438809 -1.005617 -1.913025 -0.860994 0.897636 -0.483867 -0.284409 4.331820 -1.242898 0.228017 2.240350 0.311677 1.513083 -0.977683 -0.132002 0.469949 0.166684
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1 -0.848670 1.385674 -1.041886 -1.358147 2.936421 4.737742 1.805288 2.069058 -3.231628 3.871917 -0.437234 -3.976686 0.739302 -3.460937 -1.218377 -1.638245 -2.055969 0.229386 1.155909 -2.575262
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.394101 -0.080520 1.290263 0.483033 2.113141 1.095581 0.075477 0.546877 -1.496151 -0.778116 1.327175 3.486015 -3.419533 -2.033236 -0.978849 0.447635 -0.774497 0.868090 0.604111 0.947489
wb_dma_ch_sel/always_43/case_1/cond 1.167870 0.441368 0.030130 0.559689 3.035060 0.428505 -0.580030 0.441106 -1.871131 -0.805635 0.961080 0.202476 -2.666049 -0.531981 -4.634325 -2.240692 1.490217 -1.859691 -0.343971 -1.174209
wb_dma_ch_rf/reg_ch_adr0_r -0.480031 -0.158231 0.878630 -1.785297 -1.389589 2.116545 1.183811 0.562347 3.209673 1.558470 1.148551 -1.062000 1.453683 -0.051953 4.292859 3.557629 -1.268130 1.432200 2.527788 0.385900
wb_dma_ch_pri_enc/input_valid -0.368342 0.590242 -0.226509 1.663861 0.835484 -0.522049 1.596631 -0.755264 -1.722214 0.415960 1.783267 3.027997 -1.532020 -2.436749 -0.262406 -0.567224 -1.952479 0.764041 -0.115772 0.945044
wb_dma_ch_pri_enc/reg_pri_out1 1.394101 -0.080520 1.290263 0.483033 2.113141 1.095581 0.075477 0.546877 -1.496151 -0.778116 1.327175 3.486015 -3.419533 -2.033236 -0.978849 0.447635 -0.774497 0.868090 0.604111 0.947489
wb_dma_de/always_23/block_1/case_1/block_7/stmt_1 -1.010625 -3.964521 0.605480 3.694198 -0.072643 1.461606 -1.894069 0.315018 1.386857 1.152821 3.309550 0.484297 1.328865 1.155336 -0.898502 2.811341 1.044976 -1.540234 0.370648 1.086883
wb_dma_de/always_23/block_1/case_1/block_7/stmt_7 0.193648 0.522361 0.535614 -1.000367 -0.512100 -0.272468 -0.472900 1.084879 2.440022 0.410499 2.222247 1.538929 -0.607111 0.456201 3.511647 3.102546 -0.759259 -0.496603 1.589365 0.488993
wb_dma_de/always_23/block_1/case_1/block_7/stmt_4 0.214938 -3.176604 1.914387 0.798252 0.221490 1.010491 0.638878 -1.608732 2.185902 1.402372 -0.168813 2.994945 0.353632 -1.967110 -0.369571 2.362247 -1.549168 2.281402 1.650678 -0.304419
wb_dma_ch_arb/always_2/block_1/case_1/if_2 -0.300718 0.881827 1.686476 -0.928022 -0.291463 2.623871 -0.546160 0.460373 -3.029509 -3.902619 2.676967 1.141809 -2.130100 -1.728578 -1.561482 1.460804 -0.130824 3.321575 0.823263 1.142224
wb_dma_ch_sel/input_req_i 2.577276 -2.958799 3.007205 -1.439819 1.109429 0.012165 -3.090468 -0.319301 2.905075 -0.567254 -0.392007 2.840491 -1.255433 -0.414219 -0.310148 2.974966 0.338281 -2.558092 0.173395 -1.176505
wb_dma_rf/assign_4_dma_abort/expr_1 1.197103 1.638433 0.695394 -1.630427 1.777223 2.364515 -1.561019 3.312037 -1.254655 -0.703322 0.932708 2.103794 -2.716317 -0.517594 1.417151 1.586768 0.163214 0.686576 1.900942 0.607663
wb_dma_rf/always_1/case_1/stmt_8 -0.907732 1.555096 1.854556 -0.689148 0.280434 0.166817 3.323426 -1.166520 1.440532 2.565482 0.348316 -1.418327 -0.566770 -0.822917 0.014217 1.186289 -1.822535 0.916186 1.248270 -0.527068
wb_dma_ch_rf/wire_ptr_inv -0.003076 -1.688124 0.136264 1.018711 1.796289 1.438507 0.657521 0.597963 -1.247212 -1.178566 2.499616 -1.596185 -2.603053 -0.116688 -3.450020 1.017955 -0.287024 3.563154 1.539020 -1.011643
wb_dma_de/always_23/block_1/case_1/block_4/if_1/cond 1.280838 1.764940 -0.173956 0.600699 0.690495 0.892103 -0.527494 1.114935 -2.312812 1.255538 1.933001 1.990852 -0.840358 -1.253967 1.984958 -0.616233 -2.243167 -2.141378 -0.091006 2.176972
wb_dma_ch_sel/assign_138_req_p0 1.375672 2.101755 -0.959350 -1.747146 1.863722 0.467367 -1.289475 3.732844 0.452126 0.424077 1.515393 -1.655208 -1.875400 2.910698 1.539223 1.074934 0.827828 -1.225946 2.146976 -0.704139
wb_dma_rf/always_1/case_1/stmt_1 -1.163787 0.076211 0.193839 2.566081 0.527068 -1.968323 0.739868 0.513861 1.388370 2.728225 2.311313 3.271076 0.619533 -0.275199 -0.154558 1.002896 -0.499799 -2.139979 0.718742 0.221360
wb_dma_rf/always_1/case_1/stmt_6 -1.012422 1.121358 -3.907626 1.118197 -2.331993 -1.000405 3.577342 -0.740085 0.989866 -0.316524 4.207486 -0.966142 0.649703 -1.462459 3.105312 -0.287904 -2.493072 -0.233476 3.698468 1.239015
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.471869 2.477384 -1.861042 -0.697832 -0.097266 -0.532311 -1.103834 3.273149 -0.033154 0.258155 3.627694 -1.420092 -0.655210 2.396912 2.933708 1.874042 -0.505921 -0.590535 2.062939 -0.004420
wb_dma_de/always_23/block_1/case_1/block_8/stmt_3 1.106063 -1.215491 -0.079491 0.669537 2.980460 0.777793 0.786955 1.494326 -0.391341 -0.380519 2.906994 0.035294 -3.945677 -0.276334 -1.047672 1.763762 -0.807593 1.814750 1.886511 -0.664221
wb_dma_ch_sel/always_43/case_1 1.167870 0.441368 0.030130 0.559689 3.035060 0.428505 -0.580030 0.441106 -1.871131 -0.805635 0.961080 0.202476 -2.666049 -0.531981 -4.634325 -2.240692 1.490217 -1.859691 -0.343971 -1.174209
wb_dma_ch_sel/assign_9_pri2 2.288054 -1.719721 1.899023 -0.247087 2.223703 1.738441 -1.049092 1.109263 0.095833 -0.890951 2.134987 1.199280 -3.537577 -0.325469 -0.750742 2.411958 -0.551241 0.479273 1.321841 0.240406
wb_dma_pri_enc_sub/always_1/case_1 1.394101 -0.080520 1.290263 0.483033 2.113141 1.095581 0.075477 0.546877 -1.496151 -0.778116 1.327175 3.486015 -3.419533 -2.033236 -0.978849 0.447635 -0.774497 0.868090 0.604111 0.947489
wb_dma_rf/always_2/if_1 1.882281 3.522074 2.290693 -1.088314 1.109297 0.707748 1.032985 1.038212 0.215160 2.267161 -2.432232 5.004184 -2.459560 1.022207 1.988221 -0.754414 -0.209197 0.419469 1.474292 2.863047
wb_dma/wire_dma_abort 1.197103 1.638433 0.695394 -1.630427 1.777223 2.364515 -1.561019 3.312037 -1.254655 -0.703322 0.932708 2.103794 -2.716317 -0.517594 1.417151 1.586768 0.163214 0.686576 1.900942 0.607663
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2/expr_1 2.115896 -2.329966 2.176121 -0.872945 1.234468 -0.936556 -3.689545 0.435144 1.833166 -1.395928 1.590957 2.124537 -1.603304 -0.253276 -0.193717 2.989706 0.631630 -4.637181 -0.959799 -1.083539
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.357959 -1.792540 2.709145 -1.948736 0.350786 3.120653 -0.846792 0.296139 -0.074482 -3.233485 2.299163 -0.155016 -2.521702 -0.762442 0.542154 4.020600 -0.320133 2.067379 1.146184 0.642574
wb_dma_wb_if/input_wb_stb_i 0.403233 2.270708 -1.718282 -0.013014 -0.598075 -1.881344 -1.273997 2.612740 0.555364 0.638875 4.231688 -0.457082 -0.178687 2.188909 3.604463 1.537509 -1.268870 -2.865871 1.344706 0.813537
wb_dma_rf/input_de_txsz 1.361624 -1.887654 -2.625234 1.290147 4.105928 -1.005485 1.600350 1.608539 -0.032650 1.487487 0.070770 -3.182806 -2.411279 0.661722 -1.237917 -0.892674 0.020072 -1.082552 0.522558 -2.383452
wb_dma_ch_pri_enc/wire_pri3_out 1.394101 -0.080520 1.290263 0.483033 2.113141 1.095581 0.075477 0.546877 -1.496151 -0.778116 1.327175 3.486015 -3.419533 -2.033236 -0.978849 0.447635 -0.774497 0.868090 0.604111 0.947489
wb_dma_ch_sel/wire_gnt_p1 -0.368342 0.590242 -0.226509 1.663861 0.835484 -0.522049 1.596631 -0.755264 -1.722214 0.415960 1.783267 3.027997 -1.532020 -2.436749 -0.262406 -0.567224 -1.952479 0.764041 -0.115772 0.945044
wb_dma_ch_sel/wire_gnt_p0 1.828105 -2.053555 1.142918 -2.638441 0.308736 2.661975 -3.740890 3.562001 -1.570021 -2.487656 -0.700779 -3.685442 -1.377287 1.429914 -1.199185 2.902178 -0.258171 3.649203 1.843395 -1.545567
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.471869 2.477384 -1.861042 -0.697832 -0.097266 -0.532311 -1.103834 3.273149 -0.033154 0.258155 3.627694 -1.420092 -0.655210 2.396912 2.933708 1.874042 -0.505921 -0.590535 2.062939 -0.004420
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1/expr_1 1.106063 -1.215491 -0.079491 0.669537 2.980460 0.777793 0.786955 1.494326 -0.391341 -0.380519 2.906994 0.035294 -3.945677 -0.276334 -1.047672 1.763762 -0.807593 1.814750 1.886511 -0.664221
wb_dma_de/always_23/block_1/case_1/block_2/if_1/stmt_1 -1.163787 0.076211 0.193839 2.566081 0.527068 -1.968323 0.739868 0.513861 1.388370 2.728225 2.311313 3.271076 0.619533 -0.275199 -0.154558 1.002896 -0.499799 -2.139979 0.718742 0.221360
wb_dma/input_wb0_err_i 1.197103 1.638433 0.695394 -1.630427 1.777223 2.364515 -1.561019 3.312037 -1.254655 -0.703322 0.932708 2.103794 -2.716317 -0.517594 1.417151 1.586768 0.163214 0.686576 1.900942 0.607663
wb_dma_ch_sel/always_44/case_1/stmt_4 -1.700298 -1.655102 0.185672 -0.378516 -1.508035 1.122905 1.220899 0.086952 1.236775 -1.189418 1.811350 0.071854 -0.131962 -1.590217 2.058642 3.636926 -1.214638 4.405061 1.998414 -0.014308
wb_dma_ch_sel/always_44/case_1/stmt_1 0.351635 0.921330 2.650022 -2.103414 -0.859639 -0.661237 -0.958103 -0.342908 3.240806 1.970054 1.109888 1.220162 0.403226 0.599897 2.151457 3.735363 -1.990598 -1.085071 1.134671 -0.749273
wb_dma_wb_mast/wire_wb_data_o 1.796526 -4.188970 -0.849958 2.391153 1.332314 1.079441 -0.757682 -0.000356 -0.229865 2.559295 1.149400 -1.443218 0.022360 -2.329607 -0.474451 -0.329762 -2.521833 -3.175755 -0.227811 -0.218249
wb_dma_de/always_6/if_1/if_1/stmt_1 -0.282094 0.087227 -3.503157 1.962827 3.396223 -0.135222 2.051788 1.231292 -2.413081 1.484886 0.633235 -2.047295 -2.219418 -1.236372 -3.033299 -3.253801 -0.106707 0.965413 0.426641 -1.873199
wb_dma_de/assign_78_mast0_go/expr_1/expr_1 -0.368342 0.590242 -0.226509 1.663861 0.835484 -0.522049 1.596631 -0.755264 -1.722214 0.415960 1.783267 3.027997 -1.532020 -2.436749 -0.262406 -0.567224 -1.952479 0.764041 -0.115772 0.945044
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1 1.106063 -1.215491 -0.079491 0.669537 2.980460 0.777793 0.786955 1.494326 -0.391341 -0.380519 2.906994 0.035294 -3.945677 -0.276334 -1.047672 1.763762 -0.807593 1.814750 1.886511 -0.664221
wb_dma_ch_sel/always_38/case_1/cond 0.452949 2.611837 -1.322558 -2.342937 3.313549 -0.913967 -2.082314 3.498396 -0.819743 0.651260 -0.796657 0.380552 -2.327443 1.572593 0.570889 0.199044 1.156190 -1.443737 0.178978 -2.853296
wb_dma_de/always_23/block_1/case_1/block_7/if_1/block_1 1.940328 -2.739747 2.136689 0.603128 1.769617 -0.552588 -2.999043 -0.574144 0.526838 -0.980569 1.996177 1.389126 -1.854174 0.032691 -2.902898 1.538901 0.419026 -3.738961 -1.144533 -0.995014
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/stmt_1 1.361624 -1.887654 -2.625234 1.290147 4.105928 -1.005485 1.600350 1.608539 -0.032650 1.487487 0.070770 -3.182806 -2.411279 0.661722 -1.237917 -0.892674 0.020072 -1.082552 0.522558 -2.383452
wb_dma_de/assign_4_use_ed 3.474631 -1.369998 1.445727 0.102513 1.072620 7.046607 1.190268 1.080222 0.875183 5.792373 -1.500930 -3.057969 0.017672 -0.398175 2.148480 -1.004808 -3.135057 0.879705 3.641511 2.657655
assert_wb_dma_wb_if/assert_a_wb_stb -0.311540 -2.233075 0.621587 2.911829 0.674247 -0.792460 2.963820 -1.105044 -1.393062 -0.392756 1.691453 0.377287 0.503674 -1.861944 -1.698790 1.031041 -2.689877 0.106707 0.670091 0.269819
wb_dma_de/assign_67_dma_done_all/expr_1/expr_1 0.986937 0.913472 -2.193413 0.295608 4.024825 -0.565321 1.919455 2.443010 0.018881 1.586942 1.771977 -1.727508 -3.361723 1.202304 -0.551548 -0.383025 -0.153962 0.002890 2.051151 -1.854544
wb_dma_ch_sel/assign_132_req_p0 1.616656 2.113518 -0.401063 -2.050229 1.074518 1.162852 -0.175888 2.449141 -0.136051 -2.655727 1.901465 -3.616389 -2.636815 3.804921 -0.843137 0.279070 2.145672 1.042302 2.370253 -0.047450
wb_dma_ch_rf/always_25/if_1 -2.255430 0.871725 0.338105 -1.050508 0.264773 -3.097667 -0.390640 -1.679367 0.150352 0.922736 1.447040 1.300339 -1.142112 -0.027871 -0.278554 2.077812 -2.782313 2.165282 -1.326529 -3.382292
wb_dma_de/wire_rd_ack 2.155193 0.081446 -0.509631 0.430886 4.066426 0.586079 0.413569 1.875036 -1.828289 0.373517 -0.314173 1.089524 -3.648320 -0.954801 -1.487534 -1.322814 0.103389 -0.749935 0.419055 -0.458326
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.005140 2.270014 -1.658438 -1.386808 1.382788 0.580319 1.040446 3.333757 1.496970 2.010795 2.396199 -0.664196 -1.397390 0.720532 4.462036 2.174046 -1.000375 -0.148088 3.150174 -0.398894
wb_dma/wire_slv0_adr 2.472901 5.780190 1.843804 -3.930162 -2.420111 -0.595909 -0.422584 -1.050473 0.465462 1.543034 1.257512 2.737122 1.585350 -2.024435 2.277579 -1.982270 -4.124052 -5.219018 1.059990 1.011677
wb_dma_wb_slv/input_wb_stb_i 0.403233 2.270708 -1.718282 -0.013014 -0.598075 -1.881344 -1.273997 2.612740 0.555364 0.638875 4.231688 -0.457082 -0.178687 2.188909 3.604463 1.537509 -1.268870 -2.865871 1.344706 0.813537
wb_dma_ch_sel/assign_96_valid/expr_1 -0.327961 3.131381 1.026152 -1.458481 2.542083 4.026754 -3.633278 0.714718 1.738966 5.201275 -0.372626 2.758349 -1.222277 4.839206 2.945839 0.868594 1.514105 0.402381 0.001473 0.280366
wb_dma_ch_sel/always_4/stmt_1 0.452949 2.611837 -1.322558 -2.342937 3.313549 -0.913967 -2.082314 3.498396 -0.819743 0.651260 -0.796657 0.380552 -2.327443 1.572593 0.570889 0.199044 1.156190 -1.443737 0.178978 -2.853296
wb_dma_rf/wire_pointer2_s 0.026855 -2.701561 0.785596 1.210486 -1.260451 -0.111062 0.156822 -3.299790 0.552698 -0.924381 3.615843 -0.258234 -0.993473 -0.141103 -0.513205 1.723683 -2.033525 1.081488 -0.272098 0.741482
wb_dma_de/reg_chunk_dec 1.278166 2.508627 -0.891491 -0.040144 3.736662 0.108094 1.335850 2.171667 -1.394578 1.060707 1.015468 1.825048 -3.747497 -0.373979 -0.558239 -1.265638 -0.212745 -0.132345 1.468111 -0.334241
wb_dma_de/reg_chunk_cnt_is_0_r 2.455661 0.745390 -0.272132 -0.497345 4.288867 0.539558 0.910234 2.206329 0.354522 1.234734 1.613822 -0.761238 -4.139815 1.474486 -1.040384 0.056243 0.068488 -0.637165 2.042659 -1.156391
wb_dma_ch_sel/assign_158_req_p1/expr_1 -0.368342 0.590242 -0.226509 1.663861 0.835484 -0.522049 1.596631 -0.755264 -1.722214 0.415960 1.783267 3.027997 -1.532020 -2.436749 -0.262406 -0.567224 -1.952479 0.764041 -0.115772 0.945044
wb_dma/wire_wb0_cyc_o -0.368342 0.590242 -0.226509 1.663861 0.835484 -0.522049 1.596631 -0.755264 -1.722214 0.415960 1.783267 3.027997 -1.532020 -2.436749 -0.262406 -0.567224 -1.952479 0.764041 -0.115772 0.945044
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_1 1.357959 -1.792540 2.709145 -1.948736 0.350786 3.120653 -0.846792 0.296139 -0.074482 -3.233485 2.299163 -0.155016 -2.521702 -0.762442 0.542154 4.020600 -0.320133 2.067379 1.146184 0.642574
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/cond -0.722568 -1.337491 -0.304888 -1.639639 -0.527694 4.263999 -2.927960 4.145292 0.107945 -1.987555 -2.057424 0.515669 1.738833 -3.241681 0.742680 1.639658 2.489317 2.832335 2.094757 -0.878031
wb_dma_ch_sel/always_37/if_1/if_1/stmt_1 3.571213 0.394353 2.351862 -3.847712 1.266561 4.919988 0.292059 1.894864 0.291603 -2.985692 -2.142905 -1.537035 -2.221133 0.137482 -0.274763 0.405189 2.206703 1.936005 2.718691 1.017745
wb_dma_ch_rf/always_23/if_1/block_1/if_1 -1.311204 0.530899 -1.162712 2.163445 -0.926485 -1.129274 -0.942031 0.917262 -1.903533 -0.891375 4.581195 -1.668968 0.108185 1.829486 -2.406183 0.314533 -0.631907 0.940637 0.671092 0.183511
wb_dma_ch_rf/reg_ch_adr1_r -1.311204 0.530899 -1.162712 2.163445 -0.926485 -1.129274 -0.942031 0.917262 -1.903533 -0.891375 4.581195 -1.668968 0.108185 1.829486 -2.406183 0.314533 -0.631907 0.940637 0.671092 0.183511
wb_dma/input_wb0_cyc_i 2.803297 -3.474125 -5.391098 1.081304 -0.943620 -2.295662 -3.627756 3.463405 0.394714 -0.534944 1.534912 -1.737664 -0.154136 -3.190641 4.473270 -0.175895 -1.148571 -4.118508 -0.059733 0.357009
wb_dma_ch_sel/always_8/stmt_1 2.236993 -2.942167 3.275013 -0.230221 1.004734 2.070979 -0.408594 -0.809786 2.067619 0.106012 -0.413264 2.468750 -2.240299 -0.390032 -0.132457 2.512055 -0.510667 1.905848 1.053642 0.954510
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2/stmt_1 2.649419 -4.486506 2.261630 0.138219 2.071136 1.809085 -0.894022 -0.412769 1.118011 -0.247313 -0.807397 0.677581 -1.871952 -0.880718 -1.264534 2.104010 -0.319491 0.289624 0.451561 -0.378939
wb_dma_wb_slv -0.709312 1.466972 -0.166977 -1.723297 -2.373166 2.189327 -3.331062 1.106169 -3.321508 -3.462569 0.869878 0.431398 2.245815 -2.235929 -0.454095 -0.022924 0.392019 -0.629586 1.276480 0.262984
wb_dma_de/inst_u0 -3.230797 -2.019201 -0.348476 -0.265416 -0.409743 0.317183 -0.718872 0.049124 0.988142 2.116937 1.998330 -0.245860 1.845221 -0.279188 1.852178 4.440700 -2.501132 3.762818 0.350158 -2.916589
wb_dma_de/inst_u1 -2.633550 -0.430614 0.004788 1.097448 1.054901 -1.102159 -0.168586 -0.100879 -0.511048 1.446432 2.243917 0.163354 -0.134979 0.136183 -3.454753 1.489281 -1.035462 2.881495 0.243166 -3.086844
wb_dma_pri_enc_sub/input_pri_in 1.394101 -0.080520 1.290263 0.483033 2.113141 1.095581 0.075477 0.546877 -1.496151 -0.778116 1.327175 3.486015 -3.419533 -2.033236 -0.978849 0.447635 -0.774497 0.868090 0.604111 0.947489
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/cond 3.557449 -1.910948 -1.486435 1.426031 2.826666 -1.270881 0.472167 0.742523 -0.034914 0.477121 1.348017 -2.055313 -2.394344 0.054679 -0.755682 -1.452371 -1.009251 -4.056003 0.044673 -0.268604
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1 1.357959 -1.792540 2.709145 -1.948736 0.350786 3.120653 -0.846792 0.296139 -0.074482 -3.233485 2.299163 -0.155016 -2.521702 -0.762442 0.542154 4.020600 -0.320133 2.067379 1.146184 0.642574
wb_dma_ch_sel/assign_146_req_p0/expr_1 1.375672 2.101755 -0.959350 -1.747146 1.863722 0.467367 -1.289475 3.732844 0.452126 0.424077 1.515393 -1.655208 -1.875400 2.910698 1.539223 1.074934 0.827828 -1.225946 2.146976 -0.704139
wb_dma_ch_sel/assign_101_valid/expr_1 -1.275396 3.074048 -0.018912 -2.842690 -0.088130 1.156701 -2.753953 3.481204 1.046414 0.020706 1.589422 -2.355283 0.751040 4.252618 0.590074 2.305701 2.470758 0.038296 2.003176 -1.743360
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1/expr_1 1.106063 -1.215491 -0.079491 0.669537 2.980460 0.777793 0.786955 1.494326 -0.391341 -0.380519 2.906994 0.035294 -3.945677 -0.276334 -1.047672 1.763762 -0.807593 1.814750 1.886511 -0.664221
wb_dma_de/reg_de_adr1_we -1.123666 0.481307 -1.300351 1.438809 -1.005617 -1.913025 -0.860994 0.897636 -0.483867 -0.284409 4.331820 -1.242898 0.228017 2.240350 0.311677 1.513083 -0.977683 -0.132002 0.469949 0.166684
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1/expr_1 0.645897 -0.488667 0.951136 -0.610385 1.033851 -0.156017 -6.093383 3.331435 -2.252188 0.103853 -0.798203 3.972323 -1.158018 0.081248 0.676575 2.389359 -0.768170 -0.059091 -0.829893 -0.774263
wb_dma_ch_sel/always_46/case_1 -0.522977 -1.277110 -1.397057 1.955378 0.465356 1.300280 1.455291 0.726722 1.265993 4.077254 2.677594 -1.025964 1.599861 0.003108 2.484639 1.187095 -2.196871 -0.537707 1.652412 0.487762
wb_dma_ch_rf/assign_11_ch_csr_we 0.822865 0.743971 -2.151801 -2.732499 -0.039813 4.037103 -2.510369 4.925597 -1.849890 -1.220647 -1.607436 -3.649406 1.497205 -0.969241 1.978053 -0.017729 1.112408 -0.570385 2.502862 -0.695882
wb_dma_ch_rf/assign_24_ch_txsz_dewe/expr_1/expr_2 1.856627 -3.232276 -0.522699 1.737589 4.203007 -1.209903 2.265569 -0.871798 0.918874 1.021264 0.124039 -0.987053 -3.237874 -0.428858 -3.433119 -0.758028 -0.187829 -0.433768 -0.090985 -2.267829
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.357959 -1.792540 2.709145 -1.948736 0.350786 3.120653 -0.846792 0.296139 -0.074482 -3.233485 2.299163 -0.155016 -2.521702 -0.762442 0.542154 4.020600 -0.320133 2.067379 1.146184 0.642574
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1 -0.471869 2.477384 -1.861042 -0.697832 -0.097266 -0.532311 -1.103834 3.273149 -0.033154 0.258155 3.627694 -1.420092 -0.655210 2.396912 2.933708 1.874042 -0.505921 -0.590535 2.062939 -0.004420
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.005140 2.270014 -1.658438 -1.386808 1.382788 0.580319 1.040446 3.333757 1.496970 2.010795 2.396199 -0.664196 -1.397390 0.720532 4.462036 2.174046 -1.000375 -0.148088 3.150174 -0.398894
wb_dma/wire_de_adr0_we 0.193648 0.522361 0.535614 -1.000367 -0.512100 -0.272468 -0.472900 1.084879 2.440022 0.410499 2.222247 1.538929 -0.607111 0.456201 3.511647 3.102546 -0.759259 -0.496603 1.589365 0.488993
wb_dma_wb_slv/wire_rf_sel -0.487942 2.296832 -3.687658 1.496235 -1.167062 -4.137632 1.299004 3.138724 2.024394 -1.815849 2.170890 1.279878 -1.482806 1.717423 5.575830 0.221700 1.642238 1.206085 0.754222 2.414379
assert_wb_dma_wb_if -0.311540 -2.233075 0.621587 2.911829 0.674247 -0.792460 2.963820 -1.105044 -1.393062 -0.392756 1.691453 0.377287 0.503674 -1.861944 -1.698790 1.031041 -2.689877 0.106707 0.670091 0.269819
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/stmt_1 1.106063 -1.215491 -0.079491 0.669537 2.980460 0.777793 0.786955 1.494326 -0.391341 -0.380519 2.906994 0.035294 -3.945677 -0.276334 -1.047672 1.763762 -0.807593 1.814750 1.886511 -0.664221
wb_dma_ch_sel/assign_120_valid 1.873767 1.171201 -0.285762 -1.827728 3.243997 0.881847 0.255255 2.927018 1.593643 1.491240 0.638299 -0.674482 -2.768684 1.489162 1.284916 1.183106 0.445049 -0.825273 2.429545 -1.339172
wb_dma/wire_wb1s_data_o 1.796526 -4.188970 -0.849958 2.391153 1.332314 1.079441 -0.757682 -0.000356 -0.229865 2.559295 1.149400 -1.443218 0.022360 -2.329607 -0.474451 -0.329762 -2.521833 -3.175755 -0.227811 -0.218249
wb_dma_de/wire_adr0_cnt_next1 -3.230797 -2.019201 -0.348476 -0.265416 -0.409743 0.317183 -0.718872 0.049124 0.988142 2.116937 1.998330 -0.245860 1.845221 -0.279188 1.852178 4.440700 -2.501132 3.762818 0.350158 -2.916589
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1/expr_1/expr_1 1.106063 -1.215491 -0.079491 0.669537 2.980460 0.777793 0.786955 1.494326 -0.391341 -0.380519 2.906994 0.035294 -3.945677 -0.276334 -1.047672 1.763762 -0.807593 1.814750 1.886511 -0.664221
wb_dma/wire_pt0_sel_o 1.796526 -4.188970 -0.849958 2.391153 1.332314 1.079441 -0.757682 -0.000356 -0.229865 2.559295 1.149400 -1.443218 0.022360 -2.329607 -0.474451 -0.329762 -2.521833 -3.175755 -0.227811 -0.218249
wb_dma/wire_pt0_sel_i -0.098704 -0.670099 0.681351 2.321014 1.456758 -0.374449 3.064414 -1.529268 -3.290461 -0.408938 0.913327 2.259482 -0.509974 -2.744843 -1.792376 -0.249390 -3.182138 0.021634 0.196884 0.608922
wb_dma_ch_rf/always_11 -0.721318 2.391145 -2.908066 0.876842 2.410631 0.767967 1.138291 3.691697 -3.405573 0.142166 2.503005 0.216012 -2.802183 -1.016828 1.000371 -0.343812 -0.948631 2.025291 2.124011 0.147780
wb_dma_ch_rf/always_10 1.197103 1.638433 0.695394 -1.630427 1.777223 2.364515 -1.561019 3.312037 -1.254655 -0.703322 0.932708 2.103794 -2.716317 -0.517594 1.417151 1.586768 0.163214 0.686576 1.900942 0.607663
wb_dma_ch_rf/always_17 1.167870 0.441368 0.030130 0.559689 3.035060 0.428505 -0.580030 0.441106 -1.871131 -0.805635 0.961080 0.202476 -2.666049 -0.531981 -4.634325 -2.240692 1.490217 -1.859691 -0.343971 -1.174209
wb_dma_ch_rf/always_19 0.326900 -0.006772 -1.230892 1.304518 2.217512 -2.352502 2.970915 -1.096551 1.282973 2.258048 1.282037 -0.392127 -1.381289 0.351970 -0.808504 -0.958738 -1.117646 -0.892416 0.099768 -1.347918
wb_dma_ch_rf/input_de_csr_we 4.529206 -5.373192 -0.095683 1.006894 2.526186 4.059260 -1.184033 2.044172 -0.954763 0.998937 -2.078195 -3.251467 -1.894438 -0.616531 0.958196 0.281092 -1.448201 -0.561021 1.196335 1.258817
wb_dma_ch_sel/assign_147_req_p0 1.375672 2.101755 -0.959350 -1.747146 1.863722 0.467367 -1.289475 3.732844 0.452126 0.424077 1.515393 -1.655208 -1.875400 2.910698 1.539223 1.074934 0.827828 -1.225946 2.146976 -0.704139
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.471869 2.477384 -1.861042 -0.697832 -0.097266 -0.532311 -1.103834 3.273149 -0.033154 0.258155 3.627694 -1.420092 -0.655210 2.396912 2.933708 1.874042 -0.505921 -0.590535 2.062939 -0.004420
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1/stmt_1 0.562118 1.462071 -1.718088 0.533968 0.800503 -0.625162 1.090047 1.396369 -0.356358 1.069085 2.851411 -0.807835 -1.183539 0.136827 1.963838 -0.051777 -1.656301 -1.285469 1.376240 0.535582
wb_dma_wb_if/wire_slv_dout 3.014440 1.503725 1.629879 -0.577917 -2.544493 1.369754 -3.337467 0.948667 2.122990 1.035124 2.792936 1.651610 2.004488 1.688901 3.155622 0.525815 -0.330127 -7.689906 1.918146 3.859008
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/cond 1.222948 1.820205 0.194592 0.363005 3.470370 -0.871200 -0.213294 2.335013 -0.102171 2.012031 -0.655379 3.696856 -1.765039 -0.695213 -0.451923 -1.085810 1.246942 -4.252403 0.154643 -0.370605
wb_dma/wire_pointer 1.503968 -2.725966 3.192946 0.989723 1.199272 2.912003 -0.069639 -0.863573 0.911402 0.599178 0.286015 1.156914 -2.290630 0.298492 -3.762947 1.116813 -0.351301 4.241735 1.795267 0.554775
wb_dma_de/assign_75_mast1_dout/expr_1 1.796526 -4.188970 -0.849958 2.391153 1.332314 1.079441 -0.757682 -0.000356 -0.229865 2.559295 1.149400 -1.443218 0.022360 -2.329607 -0.474451 -0.329762 -2.521833 -3.175755 -0.227811 -0.218249
wb_dma/wire_ch3_csr 2.918012 -0.226077 0.143878 -2.196837 4.466314 1.951761 -2.215374 2.270133 -0.132199 3.402552 -3.285926 -1.375819 -0.088755 2.357307 2.136136 0.542362 0.468940 -3.628177 -0.990283 -1.705333
wb_dma_ch_rf/assign_27_ptr_inv -0.003076 -1.688124 0.136264 1.018711 1.796289 1.438507 0.657521 0.597963 -1.247212 -1.178566 2.499616 -1.596185 -2.603053 -0.116688 -3.450020 1.017955 -0.287024 3.563154 1.539020 -1.011643
wb_dma_de/reg_adr1_inc -1.123666 0.481307 -1.300351 1.438809 -1.005617 -1.913025 -0.860994 0.897636 -0.483867 -0.284409 4.331820 -1.242898 0.228017 2.240350 0.311677 1.513083 -0.977683 -0.132002 0.469949 0.166684
wb_dma_ch_sel/input_ch6_csr 1.450374 -0.205154 0.657551 -2.050562 2.262143 2.798042 -1.854943 2.881728 -0.939691 0.578741 -2.756642 -2.131578 0.115972 1.568495 -0.280292 0.660522 1.556432 -0.085687 0.527384 -1.154499
wb_dma_de/input_mast0_err 1.197103 1.638433 0.695394 -1.630427 1.777223 2.364515 -1.561019 3.312037 -1.254655 -0.703322 0.932708 2.103794 -2.716317 -0.517594 1.417151 1.586768 0.163214 0.686576 1.900942 0.607663
wb_dma_de/assign_68_de_txsz/expr_1 0.741691 -1.286949 -2.154065 1.133250 4.151322 -2.454815 0.643017 0.413204 1.268975 1.568323 0.627469 -1.838680 -2.351098 0.959113 -2.754466 -1.284169 1.094656 -3.221791 -0.247343 -3.659747
wb_dma/wire_ch2_csr 2.918012 -0.226077 0.143878 -2.196837 4.466314 1.951761 -2.215374 2.270133 -0.132199 3.402552 -3.285926 -1.375819 -0.088755 2.357307 2.136136 0.542362 0.468940 -3.628177 -0.990283 -1.705333
wb_dma_ch_pri_enc/always_4/case_1/stmt_2 1.394101 -0.080520 1.290263 0.483033 2.113141 1.095581 0.075477 0.546877 -1.496151 -0.778116 1.327175 3.486015 -3.419533 -2.033236 -0.978849 0.447635 -0.774497 0.868090 0.604111 0.947489
wb_dma_ch_arb/always_2/block_1/case_1/if_1/cond/expr_1 1.106063 -1.215491 -0.079491 0.669537 2.980460 0.777793 0.786955 1.494326 -0.391341 -0.380519 2.906994 0.035294 -3.945677 -0.276334 -1.047672 1.763762 -0.807593 1.814750 1.886511 -0.664221
wb_dma_rf/input_ndnr 1.938451 -2.784295 0.023549 0.438592 2.807363 2.885261 -1.966013 2.771525 -2.139728 -1.072887 1.424230 -3.395330 -2.646863 0.530032 -2.678018 1.131548 0.215125 0.689700 1.201575 -0.918923
wb_dma_ch_arb/always_2/block_1/case_1/if_3/cond/expr_1 1.106063 -1.215491 -0.079491 0.669537 2.980460 0.777793 0.786955 1.494326 -0.391341 -0.380519 2.906994 0.035294 -3.945677 -0.276334 -1.047672 1.763762 -0.807593 1.814750 1.886511 -0.664221
wb_dma_de/always_19/stmt_1 -3.731462 -0.105827 -1.222405 -0.837560 -0.010967 -1.798489 -1.434214 2.522639 2.028983 1.637355 0.448097 3.371032 -0.306030 -1.298501 2.066558 4.057648 -0.681063 3.409384 1.730120 -3.599795
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1/stmt_1 2.917293 0.960201 0.882224 -0.276539 1.899880 -0.272966 0.681185 -0.393992 1.416841 2.492563 1.292205 1.104021 -1.691201 0.866102 0.619412 -0.692963 -1.516249 -3.147326 0.282172 0.627835
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1/stmt_2 1.573357 1.524537 1.320484 -1.199018 0.876756 2.678144 -1.446911 -0.155853 -1.502021 5.211163 1.995480 0.701949 1.756238 0.228284 -2.578502 -1.054946 -4.702735 0.044399 0.123150 -1.270038
wb_dma_ch_sel/assign_139_req_p0/expr_1 1.375672 2.101755 -0.959350 -1.747146 1.863722 0.467367 -1.289475 3.732844 0.452126 0.424077 1.515393 -1.655208 -1.875400 2.910698 1.539223 1.074934 0.827828 -1.225946 2.146976 -0.704139
wb_dma_de/assign_78_mast0_go/expr_1 -0.368342 0.590242 -0.226509 1.663861 0.835484 -0.522049 1.596631 -0.755264 -1.722214 0.415960 1.783267 3.027997 -1.532020 -2.436749 -0.262406 -0.567224 -1.952479 0.764041 -0.115772 0.945044
wb_dma/assign_6_pt1_sel_i 1.796526 -4.188970 -0.849958 2.391153 1.332314 1.079441 -0.757682 -0.000356 -0.229865 2.559295 1.149400 -1.443218 0.022360 -2.329607 -0.474451 -0.329762 -2.521833 -3.175755 -0.227811 -0.218249
wb_dma/wire_mast1_adr -3.731462 -0.105827 -1.222405 -0.837560 -0.010967 -1.798489 -1.434214 2.522639 2.028983 1.637355 0.448097 3.371032 -0.306030 -1.298501 2.066558 4.057648 -0.681063 3.409384 1.730120 -3.599795
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.368342 0.590242 -0.226509 1.663861 0.835484 -0.522049 1.596631 -0.755264 -1.722214 0.415960 1.783267 3.027997 -1.532020 -2.436749 -0.262406 -0.567224 -1.952479 0.764041 -0.115772 0.945044
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/cond 1.197103 1.638433 0.695394 -1.630427 1.777223 2.364515 -1.561019 3.312037 -1.254655 -0.703322 0.932708 2.103794 -2.716317 -0.517594 1.417151 1.586768 0.163214 0.686576 1.900942 0.607663
wb_dma_rf/input_dma_busy -0.705735 1.063105 -3.458343 0.162554 0.882132 -1.710813 5.046066 -1.680895 3.151286 0.429866 0.885884 0.080905 -1.694654 -1.237411 -0.053662 -2.457483 0.045615 2.372452 2.552316 -1.795688
wb_dma_de/reg_adr1_cnt -2.944787 0.589248 -1.000398 1.681592 -0.086458 -2.368028 -1.725226 1.242340 -1.595385 0.536443 3.981796 -0.378919 0.590122 1.721027 -3.135935 1.589910 -0.917425 1.952429 0.216878 -2.423915
wb_dma_ch_sel/always_42/case_1/stmt_4 2.649419 -4.486506 2.261630 0.138219 2.071136 1.809085 -0.894022 -0.412769 1.118011 -0.247313 -0.807397 0.677581 -1.871952 -0.880718 -1.264534 2.104010 -0.319491 0.289624 0.451561 -0.378939
wb_dma_ch_sel/always_42/case_1/stmt_2 1.988923 -2.014160 0.812223 1.593004 2.780720 0.433283 -0.404555 0.084746 -2.110095 -0.890792 0.780961 2.264094 -3.159864 -2.348339 -2.310809 -0.368123 -0.632799 -1.044860 -0.831995 0.397430
wb_dma_ch_sel/always_42/case_1/stmt_3 2.729126 -3.680335 1.336992 0.960416 2.639501 0.857249 -1.243654 0.263509 -0.323414 -0.801238 1.115320 -0.242141 -2.796968 -0.501621 -2.044979 1.266023 -0.300672 -1.521173 -0.393292 -0.274353
wb_dma_ch_sel/always_42/case_1/stmt_1 3.498893 -0.473915 -0.469208 -1.525408 4.429948 2.339891 3.437712 2.310356 -0.113109 4.473718 -2.583732 -5.334779 0.449320 0.743446 2.096276 -0.198364 -1.674508 -2.099598 1.068626 -0.902214
wb_dma_ch_rf/always_4/if_1/block_1/if_1 -0.303752 -2.212187 2.283271 1.435170 -1.646113 -0.013030 2.020849 -4.190057 1.942961 0.838543 3.858824 0.318396 0.912465 -0.181753 -0.822400 2.237262 -2.150999 0.669008 0.856407 1.382046
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_1/expr_2 2.998035 0.633977 0.265714 -1.607701 -0.898208 -2.680362 -0.859784 1.693757 1.565170 1.000428 1.194811 -1.375245 0.985312 2.092761 -0.649689 0.644655 -3.021979 -0.212854 2.112505 -1.289846
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.368342 0.590242 -0.226509 1.663861 0.835484 -0.522049 1.596631 -0.755264 -1.722214 0.415960 1.783267 3.027997 -1.532020 -2.436749 -0.262406 -0.567224 -1.952479 0.764041 -0.115772 0.945044
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1 1.573357 1.524537 1.320484 -1.199018 0.876756 2.678144 -1.446911 -0.155853 -1.502021 5.211163 1.995480 0.701949 1.756238 0.228284 -2.578502 -1.054946 -4.702735 0.044399 0.123150 -1.270038
wb_dma_ch_sel/always_3/stmt_1/expr_1 1.938451 -2.784295 0.023549 0.438592 2.807363 2.885261 -1.966013 2.771525 -2.139728 -1.072887 1.424230 -3.395330 -2.646863 0.530032 -2.678018 1.131548 0.215125 0.689700 1.201575 -0.918923
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.357959 -1.792540 2.709145 -1.948736 0.350786 3.120653 -0.846792 0.296139 -0.074482 -3.233485 2.299163 -0.155016 -2.521702 -0.762442 0.542154 4.020600 -0.320133 2.067379 1.146184 0.642574
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/cond -0.084754 2.117450 -2.824261 0.423670 2.176667 0.326836 1.279301 3.507808 -1.160815 1.660502 3.741552 -1.932111 -2.185224 0.819316 2.183620 0.666803 -1.560708 0.238574 2.736448 -0.272353
wb_dma/wire_txsz 1.167870 0.441368 0.030130 0.559689 3.035060 0.428505 -0.580030 0.441106 -1.871131 -0.805635 0.961080 0.202476 -2.666049 -0.531981 -4.634325 -2.240692 1.490217 -1.859691 -0.343971 -1.174209
wb_dma_de/always_14/stmt_1 1.197103 1.638433 0.695394 -1.630427 1.777223 2.364515 -1.561019 3.312037 -1.254655 -0.703322 0.932708 2.103794 -2.716317 -0.517594 1.417151 1.586768 0.163214 0.686576 1.900942 0.607663
wb_dma_wb_slv/reg_rf_ack 0.403233 2.270708 -1.718282 -0.013014 -0.598075 -1.881344 -1.273997 2.612740 0.555364 0.638875 4.231688 -0.457082 -0.178687 2.188909 3.604463 1.537509 -1.268870 -2.865871 1.344706 0.813537
wb_dma_ch_sel/assign_125_de_start/expr_1/expr_1/expr_1 0.452949 2.611837 -1.322558 -2.342937 3.313549 -0.913967 -2.082314 3.498396 -0.819743 0.651260 -0.796657 0.380552 -2.327443 1.572593 0.570889 0.199044 1.156190 -1.443737 0.178978 -2.853296
wb_dma/wire_de_csr_we 4.529206 -5.373192 -0.095683 1.006894 2.526186 4.059260 -1.184033 2.044172 -0.954763 0.998937 -2.078195 -3.251467 -1.894438 -0.616531 0.958196 0.281092 -1.448201 -0.561021 1.196335 1.258817
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.471869 2.477384 -1.861042 -0.697832 -0.097266 -0.532311 -1.103834 3.273149 -0.033154 0.258155 3.627694 -1.420092 -0.655210 2.396912 2.933708 1.874042 -0.505921 -0.590535 2.062939 -0.004420
wb_dma_wb_slv/assign_1_rf_sel/expr_1 -0.487942 2.296832 -3.687658 1.496235 -1.167062 -4.137632 1.299004 3.138724 2.024394 -1.815849 2.170890 1.279878 -1.482806 1.717423 5.575830 0.221700 1.642238 1.206085 0.754222 2.414379
wb_dma/wire_ch1_txsz 1.660377 -2.104200 1.100911 1.349822 1.344855 0.073553 -1.107135 -1.298865 -1.469994 0.807252 1.252553 3.399019 -1.181569 -3.668300 -0.849476 -0.029347 -2.574770 -2.874174 -1.573244 0.464030
wb_dma_rf/inst_u9 1.197103 1.638433 0.695394 -1.630427 1.777223 2.364515 -1.561019 3.312037 -1.254655 -0.703322 0.932708 2.103794 -2.716317 -0.517594 1.417151 1.586768 0.163214 0.686576 1.900942 0.607663
wb_dma_rf/inst_u8 1.197103 1.638433 0.695394 -1.630427 1.777223 2.364515 -1.561019 3.312037 -1.254655 -0.703322 0.932708 2.103794 -2.716317 -0.517594 1.417151 1.586768 0.163214 0.686576 1.900942 0.607663
wb_dma_rf/inst_u7 1.450374 -0.205154 0.657551 -2.050562 2.262143 2.798042 -1.854943 2.881728 -0.939691 0.578741 -2.756642 -2.131578 0.115972 1.568495 -0.280292 0.660522 1.556432 -0.085687 0.527384 -1.154499
wb_dma_rf/inst_u6 1.450374 -0.205154 0.657551 -2.050562 2.262143 2.798042 -1.854943 2.881728 -0.939691 0.578741 -2.756642 -2.131578 0.115972 1.568495 -0.280292 0.660522 1.556432 -0.085687 0.527384 -1.154499
wb_dma_rf/inst_u5 1.450374 -0.205154 0.657551 -2.050562 2.262143 2.798042 -1.854943 2.881728 -0.939691 0.578741 -2.756642 -2.131578 0.115972 1.568495 -0.280292 0.660522 1.556432 -0.085687 0.527384 -1.154499
wb_dma_rf/inst_u4 1.450374 -0.205154 0.657551 -2.050562 2.262143 2.798042 -1.854943 2.881728 -0.939691 0.578741 -2.756642 -2.131578 0.115972 1.568495 -0.280292 0.660522 1.556432 -0.085687 0.527384 -1.154499
wb_dma_rf/inst_u3 1.450374 -0.205154 0.657551 -2.050562 2.262143 2.798042 -1.854943 2.881728 -0.939691 0.578741 -2.756642 -2.131578 0.115972 1.568495 -0.280292 0.660522 1.556432 -0.085687 0.527384 -1.154499
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.005140 2.270014 -1.658438 -1.386808 1.382788 0.580319 1.040446 3.333757 1.496970 2.010795 2.396199 -0.664196 -1.397390 0.720532 4.462036 2.174046 -1.000375 -0.148088 3.150174 -0.398894
wb_dma_rf/inst_u1 1.450374 -0.205154 0.657551 -2.050562 2.262143 2.798042 -1.854943 2.881728 -0.939691 0.578741 -2.756642 -2.131578 0.115972 1.568495 -0.280292 0.660522 1.556432 -0.085687 0.527384 -1.154499
wb_dma_rf/inst_u0 -0.099586 3.959648 -0.040637 -2.972114 0.693554 0.577102 -0.656817 2.442566 0.411104 1.778487 -2.462504 -0.742497 1.376868 1.829916 0.573797 -0.930756 1.460796 -1.297070 1.212638 -1.471199
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/block_1 -0.174411 2.250203 -1.899307 -0.804105 2.189250 3.398700 0.727086 2.757344 -4.617606 3.475514 -0.333192 -4.587373 0.442743 -1.360507 -1.743027 -2.813742 -2.538918 1.388181 1.036369 -1.766683
wb_dma_inc30r/assign_2_out -3.114021 0.894432 0.345632 1.151954 1.227019 -0.447324 2.207020 -1.433569 -0.199415 4.393963 1.996263 -0.978895 0.687251 -0.718944 -2.938941 0.492438 -2.907476 3.227278 0.406665 -3.105333
wb_dma/wire_mast1_din 1.796526 -4.188970 -0.849958 2.391153 1.332314 1.079441 -0.757682 -0.000356 -0.229865 2.559295 1.149400 -1.443218 0.022360 -2.329607 -0.474451 -0.329762 -2.521833 -3.175755 -0.227811 -0.218249
wb_dma_ch_sel/assign_2_pri0 0.691012 0.985694 -2.050137 0.122171 3.226474 1.011097 0.563497 3.871416 -1.346462 0.527446 3.386708 -1.890325 -3.531314 0.971496 0.599474 1.200186 -0.762230 1.175863 2.876282 -0.836540
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.471869 2.477384 -1.861042 -0.697832 -0.097266 -0.532311 -1.103834 3.273149 -0.033154 0.258155 3.627694 -1.420092 -0.655210 2.396912 2.933708 1.874042 -0.505921 -0.590535 2.062939 -0.004420
wb_dma_rf/input_de_adr0_we 0.193648 0.522361 0.535614 -1.000367 -0.512100 -0.272468 -0.472900 1.084879 2.440022 0.410499 2.222247 1.538929 -0.607111 0.456201 3.511647 3.102546 -0.759259 -0.496603 1.589365 0.488993
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1 1.357959 -1.792540 2.709145 -1.948736 0.350786 3.120653 -0.846792 0.296139 -0.074482 -3.233485 2.299163 -0.155016 -2.521702 -0.762442 0.542154 4.020600 -0.320133 2.067379 1.146184 0.642574
wb_dma_wb_mast/always_1/if_1/stmt_1 4.224683 -4.815425 1.604974 0.174529 -0.037064 2.177347 -2.245405 1.215637 1.892474 0.022447 -1.774712 0.237118 -1.912014 -1.548396 3.495404 1.641870 -1.322202 -2.147111 -0.281391 2.478989
wb_dma_ch_sel/always_48/case_1/cond 1.394101 -0.080520 1.290263 0.483033 2.113141 1.095581 0.075477 0.546877 -1.496151 -0.778116 1.327175 3.486015 -3.419533 -2.033236 -0.978849 0.447635 -0.774497 0.868090 0.604111 0.947489
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.471869 2.477384 -1.861042 -0.697832 -0.097266 -0.532311 -1.103834 3.273149 -0.033154 0.258155 3.627694 -1.420092 -0.655210 2.396912 2.933708 1.874042 -0.505921 -0.590535 2.062939 -0.004420
wb_dma_rf/input_wb_rf_we 0.738655 2.354856 -1.432923 -4.812449 -1.394583 3.359707 -3.949360 0.766117 -1.797676 -2.901201 -0.866022 -3.019196 -1.862057 1.206621 1.132404 -1.342522 0.602669 1.004122 0.933251 -0.998218
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.394101 -0.080520 1.290263 0.483033 2.113141 1.095581 0.075477 0.546877 -1.496151 -0.778116 1.327175 3.486015 -3.419533 -2.033236 -0.978849 0.447635 -0.774497 0.868090 0.604111 0.947489
wb_dma/assign_7_pt0_sel_i -0.098704 -0.670099 0.681351 2.321014 1.456758 -0.374449 3.064414 -1.529268 -3.290461 -0.408938 0.913327 2.259482 -0.509974 -2.744843 -1.792376 -0.249390 -3.182138 0.021634 0.196884 0.608922
wb_dma_ch_rf/assign_27_ptr_inv/expr_1/expr_1 -0.003076 -1.688124 0.136264 1.018711 1.796289 1.438507 0.657521 0.597963 -1.247212 -1.178566 2.499616 -1.596185 -2.603053 -0.116688 -3.450020 1.017955 -0.287024 3.563154 1.539020 -1.011643
wb_dma_wb_mast/wire_mast_pt_out 0.024545 -1.306888 -1.278539 2.981899 -0.129202 -2.458470 0.978878 -0.912689 0.125308 -0.545274 3.123250 1.865833 -1.574908 -1.568087 1.047581 0.060802 -0.969806 -0.311758 -1.079875 1.596598
assert_wb_dma_ch_arb/input_state -0.084754 2.117450 -2.824261 0.423670 2.176667 0.326836 1.279301 3.507808 -1.160815 1.660502 3.741552 -1.932111 -2.185224 0.819316 2.183620 0.666803 -1.560708 0.238574 2.736448 -0.272353
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1 1.106063 -1.215491 -0.079491 0.669537 2.980460 0.777793 0.786955 1.494326 -0.391341 -0.380519 2.906994 0.035294 -3.945677 -0.276334 -1.047672 1.763762 -0.807593 1.814750 1.886511 -0.664221
wb_dma_de/always_8/stmt_1/expr_1 1.278166 2.508627 -0.891491 -0.040144 3.736662 0.108094 1.335850 2.171667 -1.394578 1.060707 1.015468 1.825048 -3.747497 -0.373979 -0.558239 -1.265638 -0.212745 -0.132345 1.468111 -0.334241
wb_dma/wire_ch0_csr 2.817420 -0.169497 -2.743021 -2.164672 4.093528 -0.413993 -1.394000 2.916596 -1.030041 2.926874 -4.174842 1.516199 0.957128 -1.159587 0.598020 -1.902472 -1.745142 -1.994746 0.844767 -4.201845
wb_dma_de/assign_69_de_adr0/expr_1 -0.480031 -0.158231 0.878630 -1.785297 -1.389589 2.116545 1.183811 0.562347 3.209673 1.558470 1.148551 -1.062000 1.453683 -0.051953 4.292859 3.557629 -1.268130 1.432200 2.527788 0.385900
wb_dma_wb_slv/wire_pt_sel 1.113163 -2.921501 -4.199986 3.332540 1.203150 -0.292660 2.066301 0.998250 -3.650566 -1.309058 0.703324 -0.676436 1.127593 -6.095112 0.664018 -2.021837 -2.081870 -2.541125 0.328207 0.644366
wb_dma_de/always_23/block_1/case_1/block_1/if_1/cond 0.728344 2.285748 2.789997 0.802652 2.139897 1.128216 1.273749 3.075475 -0.117435 3.448913 -2.256169 5.027627 -0.734776 0.802823 0.243517 0.485531 0.784017 0.695798 1.924547 2.406379
wb_dma_ch_sel/wire_de_start -0.275764 3.568327 -0.806672 -1.018275 3.053915 -1.902420 -1.422910 3.671237 -1.159699 1.516272 -0.611340 2.261393 -1.327577 0.934722 -0.741417 -0.611021 1.396193 -2.569583 0.265398 -2.258033
wb_dma_wb_mast/assign_3_mast_drdy -1.115943 -2.103038 -0.182284 3.345203 3.287597 5.421371 -1.185297 3.077379 -1.107699 0.714717 1.250453 1.597052 -0.458322 0.783670 0.727210 1.803489 4.955317 -2.759725 0.177769 2.851522
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1 2.695179 -1.853830 -0.490920 0.339561 3.958993 0.551943 0.215133 1.624303 -0.013767 0.882793 0.094921 -2.094775 -3.005628 0.903548 -1.490947 -0.160154 0.170743 -1.358639 0.670062 -1.335059
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.005140 2.270014 -1.658438 -1.386808 1.382788 0.580319 1.040446 3.333757 1.496970 2.010795 2.396199 -0.664196 -1.397390 0.720532 4.462036 2.174046 -1.000375 -0.148088 3.150174 -0.398894
wb_dma_de/always_5/stmt_1 2.455661 0.745390 -0.272132 -0.497345 4.288867 0.539558 0.910234 2.206329 0.354522 1.234734 1.613822 -0.761238 -4.139815 1.474486 -1.040384 0.056243 0.068488 -0.637165 2.042659 -1.156391
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.368342 0.590242 -0.226509 1.663861 0.835484 -0.522049 1.596631 -0.755264 -1.722214 0.415960 1.783267 3.027997 -1.532020 -2.436749 -0.262406 -0.567224 -1.952479 0.764041 -0.115772 0.945044
wb_dma_de/input_mast1_err 1.197103 1.638433 0.695394 -1.630427 1.777223 2.364515 -1.561019 3.312037 -1.254655 -0.703322 0.932708 2.103794 -2.716317 -0.517594 1.417151 1.586768 0.163214 0.686576 1.900942 0.607663
wb_dma_de/reg_mast0_adr -0.954074 -2.673489 -0.666610 3.713158 -0.290254 -0.234221 -2.624664 1.407490 0.057235 0.746641 4.203729 -1.090025 1.215553 3.176614 -0.782820 2.386378 0.642466 -1.849874 0.054456 0.928985
wb_dma_de/always_23/block_1/case_1/block_8/if_3/cond 3.021296 -4.156209 1.274411 -0.478933 1.252907 0.818403 -3.004787 1.916745 0.851121 -1.788172 0.892936 -0.095374 -1.629566 -0.871630 1.785313 3.614419 -0.150420 -3.289244 -0.351218 0.163215
wb_dma_ch_rf/assign_15_ch_am0_we -0.522977 -1.277110 -1.397057 1.955378 0.465356 1.300280 1.455291 0.726722 1.265993 4.077254 2.677594 -1.025964 1.599861 0.003108 2.484639 1.187095 -2.196871 -0.537707 1.652412 0.487762
wb_dma_ch_arb/always_2/block_1/case_1/if_3/cond 2.288054 -1.719721 1.899023 -0.247087 2.223703 1.738441 -1.049092 1.109263 0.095833 -0.890951 2.134987 1.199280 -3.537577 -0.325469 -0.750742 2.411958 -0.551241 0.479273 1.321841 0.240406
wb_dma_ch_arb/always_2/block_1/case_1/if_4/cond/expr_1 1.106063 -1.215491 -0.079491 0.669537 2.980460 0.777793 0.786955 1.494326 -0.391341 -0.380519 2.906994 0.035294 -3.945677 -0.276334 -1.047672 1.763762 -0.807593 1.814750 1.886511 -0.664221
wb_dma_rf/inst_u2 1.458328 -0.983519 1.351225 -2.709891 1.624866 4.671277 -2.450961 0.980902 -1.687992 -0.419828 -1.832009 -2.910239 -0.089554 1.794973 -1.873890 0.715232 1.845915 1.385304 0.754384 -0.914008
wb_dma_ch_rf/wire_ch_adr1_dewe -1.123666 0.481307 -1.300351 1.438809 -1.005617 -1.913025 -0.860994 0.897636 -0.483867 -0.284409 4.331820 -1.242898 0.228017 2.240350 0.311677 1.513083 -0.977683 -0.132002 0.469949 0.166684
wb_dma_ch_rf/always_17/if_1 1.167870 0.441368 0.030130 0.559689 3.035060 0.428505 -0.580030 0.441106 -1.871131 -0.805635 0.961080 0.202476 -2.666049 -0.531981 -4.634325 -2.240692 1.490217 -1.859691 -0.343971 -1.174209
wb_dma_de/assign_71_de_csr 2.649419 -4.486506 2.261630 0.138219 2.071136 1.809085 -0.894022 -0.412769 1.118011 -0.247313 -0.807397 0.677581 -1.871952 -0.880718 -1.264534 2.104010 -0.319491 0.289624 0.451561 -0.378939
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1 -0.368342 0.590242 -0.226509 1.663861 0.835484 -0.522049 1.596631 -0.755264 -1.722214 0.415960 1.783267 3.027997 -1.532020 -2.436749 -0.262406 -0.567224 -1.952479 0.764041 -0.115772 0.945044
wb_dma_ch_sel/always_42/case_1 4.012035 -0.333856 0.410327 -1.165701 3.800821 3.259523 2.664464 1.558530 -0.768362 4.347494 -4.100013 -1.534609 0.648582 -0.063765 2.660295 -0.689822 -1.944233 -0.708734 1.409408 0.904371
wb_dma_ch_sel/always_1/stmt_1/expr_1 2.577276 -2.958799 3.007205 -1.439819 1.109429 0.012165 -3.090468 -0.319301 2.905075 -0.567254 -0.392007 2.840491 -1.255433 -0.414219 -0.310148 2.974966 0.338281 -2.558092 0.173395 -1.176505
wb_dma_ch_sel/always_6/stmt_1 2.115896 -2.329966 2.176121 -0.872945 1.234468 -0.936556 -3.689545 0.435144 1.833166 -1.395928 1.590957 2.124537 -1.603304 -0.253276 -0.193717 2.989706 0.631630 -4.637181 -0.959799 -1.083539
wb_dma_ch_rf/reg_ch_chk_sz_r 1.278166 2.508627 -0.891491 -0.040144 3.736662 0.108094 1.335850 2.171667 -1.394578 1.060707 1.015468 1.825048 -3.747497 -0.373979 -0.558239 -1.265638 -0.212745 -0.132345 1.468111 -0.334241
wb_dma_ch_sel/always_3/stmt_1 1.938451 -2.784295 0.023549 0.438592 2.807363 2.885261 -1.966013 2.771525 -2.139728 -1.072887 1.424230 -3.395330 -2.646863 0.530032 -2.678018 1.131548 0.215125 0.689700 1.201575 -0.918923
wb_dma/wire_pointer2_s 0.026855 -2.701561 0.785596 1.210486 -1.260451 -0.111062 0.156822 -3.299790 0.552698 -0.924381 3.615843 -0.258234 -0.993473 -0.141103 -0.513205 1.723683 -2.033525 1.081488 -0.272098 0.741482
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.394101 -0.080520 1.290263 0.483033 2.113141 1.095581 0.075477 0.546877 -1.496151 -0.778116 1.327175 3.486015 -3.419533 -2.033236 -0.978849 0.447635 -0.774497 0.868090 0.604111 0.947489
wb_dma_wb_slv/assign_2_pt_sel/expr_1/expr_1 -1.766982 -1.372296 -2.186352 3.661757 -0.583649 -2.187529 2.289166 0.461498 1.332222 0.273377 2.629871 2.095436 -0.454674 -2.624951 1.681836 0.493478 0.114339 2.162154 -0.059768 1.441198
wb_dma_ch_rf/input_de_txsz 1.361624 -1.887654 -2.625234 1.290147 4.105928 -1.005485 1.600350 1.608539 -0.032650 1.487487 0.070770 -3.182806 -2.411279 0.661722 -1.237917 -0.892674 0.020072 -1.082552 0.522558 -2.383452
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.357959 -1.792540 2.709145 -1.948736 0.350786 3.120653 -0.846792 0.296139 -0.074482 -3.233485 2.299163 -0.155016 -2.521702 -0.762442 0.542154 4.020600 -0.320133 2.067379 1.146184 0.642574
wb_dma_wb_if/input_pt_sel_i 0.488239 -2.785879 -0.292461 2.915706 2.228828 1.151921 1.467539 -0.857521 -3.600761 2.175994 0.111388 0.694830 0.774334 -3.827358 -1.716464 -0.872264 -4.165928 -2.335555 -0.205097 -0.330822
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.005140 2.270014 -1.658438 -1.386808 1.382788 0.580319 1.040446 3.333757 1.496970 2.010795 2.396199 -0.664196 -1.397390 0.720532 4.462036 2.174046 -1.000375 -0.148088 3.150174 -0.398894
wb_dma_pri_enc_sub/always_3/if_1/if_1/stmt_1 2.288054 -1.719721 1.899023 -0.247087 2.223703 1.738441 -1.049092 1.109263 0.095833 -0.890951 2.134987 1.199280 -3.537577 -0.325469 -0.750742 2.411958 -0.551241 0.479273 1.321841 0.240406
wb_dma_de/always_23/block_1/case_1/block_7/if_1/cond 0.900580 -5.070468 1.319702 3.818758 2.131636 4.023190 -2.717213 1.323417 -0.279642 0.258559 2.615634 -0.244831 -0.153649 1.978337 -1.700922 2.643996 2.719192 -2.993758 -0.053870 2.245677
wb_dma/wire_mast0_go -0.368342 0.590242 -0.226509 1.663861 0.835484 -0.522049 1.596631 -0.755264 -1.722214 0.415960 1.783267 3.027997 -1.532020 -2.436749 -0.262406 -0.567224 -1.952479 0.764041 -0.115772 0.945044
wb_dma_ch_rf/always_1/stmt_1 0.886975 0.093339 0.269071 -1.456270 1.702548 -3.150492 1.655025 -0.433554 5.372841 1.898431 0.598562 1.162188 -1.486749 1.838031 2.218830 2.295893 0.100090 -1.583427 0.681141 -2.140836
wb_dma_ch_rf/always_10/if_1 1.197103 1.638433 0.695394 -1.630427 1.777223 2.364515 -1.561019 3.312037 -1.254655 -0.703322 0.932708 2.103794 -2.716317 -0.517594 1.417151 1.586768 0.163214 0.686576 1.900942 0.607663
wb_dma_ch_sel/assign_165_req_p1 -0.368342 0.590242 -0.226509 1.663861 0.835484 -0.522049 1.596631 -0.755264 -1.722214 0.415960 1.783267 3.027997 -1.532020 -2.436749 -0.262406 -0.567224 -1.952479 0.764041 -0.115772 0.945044
wb_dma_de/always_23/block_1/case_1/block_3/if_1/cond 1.278166 2.508627 -0.891491 -0.040144 3.736662 0.108094 1.335850 2.171667 -1.394578 1.060707 1.015468 1.825048 -3.747497 -0.373979 -0.558239 -1.265638 -0.212745 -0.132345 1.468111 -0.334241
wb_dma_de/always_23/block_1/case_1/block_8/if_2 1.593022 -4.504403 -0.564353 2.094585 3.273664 -0.156048 0.275823 0.251353 -0.384361 -0.199971 0.951808 -1.564146 -2.721875 -0.762801 -2.461324 0.778233 -0.468153 -0.255939 -0.235424 -1.514729
wb_dma_de/always_23/block_1/case_1/block_8/if_3 2.115896 -2.329966 2.176121 -0.872945 1.234468 -0.936556 -3.689545 0.435144 1.833166 -1.395928 1.590957 2.124537 -1.603304 -0.253276 -0.193717 2.989706 0.631630 -4.637181 -0.959799 -1.083539
wb_dma_de/always_23/block_1/case_1/block_8/if_1 2.729126 -3.680335 1.336992 0.960416 2.639501 0.857249 -1.243654 0.263509 -0.323414 -0.801238 1.115320 -0.242141 -2.796968 -0.501621 -2.044979 1.266023 -0.300672 -1.521173 -0.393292 -0.274353
wb_dma_ch_sel/always_2/stmt_1 0.691012 0.985694 -2.050137 0.122171 3.226474 1.011097 0.563497 3.871416 -1.346462 0.527446 3.386708 -1.890325 -3.531314 0.971496 0.599474 1.200186 -0.762230 1.175863 2.876282 -0.836540
wb_dma_ch_sel/assign_115_valid 1.873767 1.171201 -0.285762 -1.827728 3.243997 0.881847 0.255255 2.927018 1.593643 1.491240 0.638299 -0.674482 -2.768684 1.489162 1.284916 1.183106 0.445049 -0.825273 2.429545 -1.339172
wb_dma_de/always_23/block_1/case_1/block_5/if_1/stmt_1 -1.169476 -0.373265 -0.718805 -0.155422 2.729810 3.870570 2.007397 1.267978 -1.535609 3.467178 -2.409905 -2.044027 -1.434762 -3.276829 -0.583150 -1.481697 -0.568487 1.399436 0.642869 -1.537094
wb_dma/wire_de_txsz 0.741691 -1.286949 -2.154065 1.133250 4.151322 -2.454815 0.643017 0.413204 1.268975 1.568323 0.627469 -1.838680 -2.351098 0.959113 -2.754466 -1.284169 1.094656 -3.221791 -0.247343 -3.659747
wb_dma_wb_slv/input_slv_pt_in 0.024545 -1.306888 -1.278539 2.981899 -0.129202 -2.458470 0.978878 -0.912689 0.125308 -0.545274 3.123250 1.865833 -1.574908 -1.568087 1.047581 0.060802 -0.969806 -0.311758 -1.079875 1.596598
assert_wb_dma_ch_sel/input_ch0_csr 1.106063 -1.215491 -0.079491 0.669537 2.980460 0.777793 0.786955 1.494326 -0.391341 -0.380519 2.906994 0.035294 -3.945677 -0.276334 -1.047672 1.763762 -0.807593 1.814750 1.886511 -0.664221
wb_dma_de/always_23/block_1/case_1/block_7/if_1 0.479818 -3.951172 1.737536 2.781913 2.195840 1.791671 -3.639591 0.228232 0.389611 0.330805 2.800299 1.312266 -0.096792 1.004875 -3.521337 2.029289 2.377199 -4.536282 -0.774160 -0.149220
wb_dma_ch_sel/assign_149_req_p0 1.375672 2.101755 -0.959350 -1.747146 1.863722 0.467367 -1.289475 3.732844 0.452126 0.424077 1.515393 -1.655208 -1.875400 2.910698 1.539223 1.074934 0.827828 -1.225946 2.146976 -0.704139
wb_dma_de/wire_adr0_cnt_next -3.230797 -2.019201 -0.348476 -0.265416 -0.409743 0.317183 -0.718872 0.049124 0.988142 2.116937 1.998330 -0.245860 1.845221 -0.279188 1.852178 4.440700 -2.501132 3.762818 0.350158 -2.916589
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1 0.109668 2.778254 -0.640775 -0.917572 3.411679 2.336091 -2.105211 6.206797 -3.552590 2.729783 -3.382050 -0.490757 -0.485936 0.282065 -1.376005 -1.738981 1.924565 -1.592032 1.094545 -1.257894
wb_dma_ch_rf/always_23/if_1/block_1 -1.311204 0.530899 -1.162712 2.163445 -0.926485 -1.129274 -0.942031 0.917262 -1.903533 -0.891375 4.581195 -1.668968 0.108185 1.829486 -2.406183 0.314533 -0.631907 0.940637 0.671092 0.183511
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.357959 -1.792540 2.709145 -1.948736 0.350786 3.120653 -0.846792 0.296139 -0.074482 -3.233485 2.299163 -0.155016 -2.521702 -0.762442 0.542154 4.020600 -0.320133 2.067379 1.146184 0.642574
wb_dma_rf/wire_ch0_txsz 3.690870 -0.129695 -0.543738 -0.993788 2.627728 -0.723487 -0.956955 -1.978988 0.218089 -0.886104 1.585115 -2.443302 -4.462132 1.045659 -2.096907 -2.783562 -0.373885 -5.338926 -1.223364 -1.533065
wb_dma_ch_sel/assign_134_req_p0/expr_1 1.616656 2.113518 -0.401063 -2.050229 1.074518 1.162852 -0.175888 2.449141 -0.136051 -2.655727 1.901465 -3.616389 -2.636815 3.804921 -0.843137 0.279070 2.145672 1.042302 2.370253 -0.047450
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2 1.616152 -0.695412 3.728227 -1.709395 0.348494 -0.212068 -2.896655 -0.994368 4.198036 0.327308 0.181778 4.831395 -1.630076 1.326119 0.428016 3.064593 0.815713 -1.013701 0.465448 -0.310306
wb_dma_de/always_6/if_1/if_1 1.167870 0.441368 0.030130 0.559689 3.035060 0.428505 -0.580030 0.441106 -1.871131 -0.805635 0.961080 0.202476 -2.666049 -0.531981 -4.634325 -2.240692 1.490217 -1.859691 -0.343971 -1.174209
wb_dma_ch_sel/assign_128_req_p0 0.847504 1.568870 -2.770561 1.021669 2.825549 -1.675489 -0.289066 2.962667 -1.980123 0.078857 3.043297 -2.559930 -2.848476 3.381379 -1.109059 -0.735223 0.157866 -0.826932 0.938303 -0.943204
wb_dma_de/assign_77_read_hold/expr_1 -0.368342 0.590242 -0.226509 1.663861 0.835484 -0.522049 1.596631 -0.755264 -1.722214 0.415960 1.783267 3.027997 -1.532020 -2.436749 -0.262406 -0.567224 -1.952479 0.764041 -0.115772 0.945044
wb_dma_de/wire_de_adr0 -0.480031 -0.158231 0.878630 -1.785297 -1.389589 2.116545 1.183811 0.562347 3.209673 1.558470 1.148551 -1.062000 1.453683 -0.051953 4.292859 3.557629 -1.268130 1.432200 2.527788 0.385900
wb_dma_de/wire_de_adr1 -0.993453 -0.945528 0.031790 1.714874 0.037776 0.522552 0.901291 -0.391481 -0.988172 -0.335348 2.867694 -0.838360 -0.622665 -0.537519 -2.723484 0.494508 -1.014783 2.689632 0.959743 -0.219075
wb_dma_wb_mast/always_4 -0.368342 0.590242 -0.226509 1.663861 0.835484 -0.522049 1.596631 -0.755264 -1.722214 0.415960 1.783267 3.027997 -1.532020 -2.436749 -0.262406 -0.567224 -1.952479 0.764041 -0.115772 0.945044
wb_dma_wb_mast/always_1 4.224683 -4.815425 1.604974 0.174529 -0.037064 2.177347 -2.245405 1.215637 1.892474 0.022447 -1.774712 0.237118 -1.912014 -1.548396 3.495404 1.641870 -1.322202 -2.147111 -0.281391 2.478989
wb_dma_rf/wire_ch3_csr 2.918012 -0.226077 0.143878 -2.196837 4.466314 1.951761 -2.215374 2.270133 -0.132199 3.402552 -3.285926 -1.375819 -0.088755 2.357307 2.136136 0.542362 0.468940 -3.628177 -0.990283 -1.705333
wb_dma_ch_rf/reg_ptr_valid 1.503968 -2.725966 3.192946 0.989723 1.199272 2.912003 -0.069639 -0.863573 0.911402 0.599178 0.286015 1.156914 -2.290630 0.298492 -3.762947 1.116813 -0.351301 4.241735 1.795267 0.554775
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.394101 -0.080520 1.290263 0.483033 2.113141 1.095581 0.075477 0.546877 -1.496151 -0.778116 1.327175 3.486015 -3.419533 -2.033236 -0.978849 0.447635 -0.774497 0.868090 0.604111 0.947489
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.471869 2.477384 -1.861042 -0.697832 -0.097266 -0.532311 -1.103834 3.273149 -0.033154 0.258155 3.627694 -1.420092 -0.655210 2.396912 2.933708 1.874042 -0.505921 -0.590535 2.062939 -0.004420
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1 -0.471869 2.477384 -1.861042 -0.697832 -0.097266 -0.532311 -1.103834 3.273149 -0.033154 0.258155 3.627694 -1.420092 -0.655210 2.396912 2.933708 1.874042 -0.505921 -0.590535 2.062939 -0.004420
wb_dma_ch_sel/always_9/stmt_1 2.288054 -1.719721 1.899023 -0.247087 2.223703 1.738441 -1.049092 1.109263 0.095833 -0.890951 2.134987 1.199280 -3.537577 -0.325469 -0.750742 2.411958 -0.551241 0.479273 1.321841 0.240406
wb_dma_rf/assign_6_csr_we/expr_1 3.168157 2.658384 1.226682 -2.688627 1.050740 1.188209 1.223692 -0.269800 1.287625 0.237986 -2.246402 2.410459 -3.566597 0.851206 2.808861 -1.132471 -0.164044 1.075917 1.354018 2.054149
wb_dma_ch_sel/assign_154_req_p0 1.375672 2.101755 -0.959350 -1.747146 1.863722 0.467367 -1.289475 3.732844 0.452126 0.424077 1.515393 -1.655208 -1.875400 2.910698 1.539223 1.074934 0.827828 -1.225946 2.146976 -0.704139
wb_dma_ch_rf/assign_24_ch_txsz_dewe/expr_1 3.557449 -1.910948 -1.486435 1.426031 2.826666 -1.270881 0.472167 0.742523 -0.034914 0.477121 1.348017 -2.055313 -2.394344 0.054679 -0.755682 -1.452371 -1.009251 -4.056003 0.044673 -0.268604
wb_dma/wire_ch5_csr 1.450374 -0.205154 0.657551 -2.050562 2.262143 2.798042 -1.854943 2.881728 -0.939691 0.578741 -2.756642 -2.131578 0.115972 1.568495 -0.280292 0.660522 1.556432 -0.085687 0.527384 -1.154499
wb_dma_ch_pri_enc/wire_pri10_out 1.394101 -0.080520 1.290263 0.483033 2.113141 1.095581 0.075477 0.546877 -1.496151 -0.778116 1.327175 3.486015 -3.419533 -2.033236 -0.978849 0.447635 -0.774497 0.868090 0.604111 0.947489
wb_dma_ch_rf/assign_20_ch_done_we 2.402844 0.783134 -0.427297 -1.201041 3.943968 1.683637 -0.719972 3.667128 -1.292567 0.172650 -0.694423 0.523788 -3.464412 -0.233056 0.285827 -0.104951 0.768196 -0.868797 1.343687 -0.572975
wb_dma_wb_mast/input_wb_ack_i 2.212125 -3.892434 0.422686 2.072340 1.563780 3.396420 -4.012521 2.456559 -0.228146 -0.263367 -1.640944 2.441284 -1.768793 -1.484516 1.936724 0.366895 2.882614 -2.478237 -1.742313 3.010653
wb_dma_ch_rf/always_17/if_1/block_1/if_1 1.167870 0.441368 0.030130 0.559689 3.035060 0.428505 -0.580030 0.441106 -1.871131 -0.805635 0.961080 0.202476 -2.666049 -0.531981 -4.634325 -2.240692 1.490217 -1.859691 -0.343971 -1.174209
wb_dma_rf/input_dma_rest 0.214938 -3.176604 1.914387 0.798252 0.221490 1.010491 0.638878 -1.608732 2.185902 1.402372 -0.168813 2.994945 0.353632 -1.967110 -0.369571 2.362247 -1.549168 2.281402 1.650678 -0.304419
wb_dma_ch_sel/always_5/stmt_1 -1.111272 2.472749 0.557678 -1.080048 3.593748 -1.132838 0.000407 1.823878 0.179355 2.946993 -0.751059 3.186193 -0.958957 -1.028796 -1.421944 0.202590 0.764494 -2.355714 0.070110 -3.296581
wb_dma_ch_sel/always_40/case_1 1.503968 -2.725966 3.192946 0.989723 1.199272 2.912003 -0.069639 -0.863573 0.911402 0.599178 0.286015 1.156914 -2.290630 0.298492 -3.762947 1.116813 -0.351301 4.241735 1.795267 0.554775
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/stmt_1 -0.993453 -0.945528 0.031790 1.714874 0.037776 0.522552 0.901291 -0.391481 -0.988172 -0.335348 2.867694 -0.838360 -0.622665 -0.537519 -2.723484 0.494508 -1.014783 2.689632 0.959743 -0.219075
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.005140 2.270014 -1.658438 -1.386808 1.382788 0.580319 1.040446 3.333757 1.496970 2.010795 2.396199 -0.664196 -1.397390 0.720532 4.462036 2.174046 -1.000375 -0.148088 3.150174 -0.398894
wb_dma/wire_de_csr 2.649419 -4.486506 2.261630 0.138219 2.071136 1.809085 -0.894022 -0.412769 1.118011 -0.247313 -0.807397 0.677581 -1.871952 -0.880718 -1.264534 2.104010 -0.319491 0.289624 0.451561 -0.378939
wb_dma_de/always_23/block_1/case_1/block_1/if_1 0.109668 2.778254 -0.640775 -0.917572 3.411679 2.336091 -2.105211 6.206797 -3.552590 2.729783 -3.382050 -0.490757 -0.485936 0.282065 -1.376005 -1.738981 1.924565 -1.592032 1.094545 -1.257894
wb_dma_ch_sel/always_37/if_1/if_1 0.651573 1.406230 0.732225 -4.860527 1.197759 3.304360 0.871291 0.760287 3.038335 -1.428298 -2.920087 0.687032 -1.157522 -2.533482 0.434868 0.016293 2.694390 2.126318 2.769231 -2.430995
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.368342 0.590242 -0.226509 1.663861 0.835484 -0.522049 1.596631 -0.755264 -1.722214 0.415960 1.783267 3.027997 -1.532020 -2.436749 -0.262406 -0.567224 -1.952479 0.764041 -0.115772 0.945044
wb_dma_ch_arb/always_2/block_1/case_1/if_1/cond 2.288054 -1.719721 1.899023 -0.247087 2.223703 1.738441 -1.049092 1.109263 0.095833 -0.890951 2.134987 1.199280 -3.537577 -0.325469 -0.750742 2.411958 -0.551241 0.479273 1.321841 0.240406
wb_dma_de/always_23/block_1/case_1/block_9/if_2 2.115896 -2.329966 2.176121 -0.872945 1.234468 -0.936556 -3.689545 0.435144 1.833166 -1.395928 1.590957 2.124537 -1.603304 -0.253276 -0.193717 2.989706 0.631630 -4.637181 -0.959799 -1.083539
wb_dma_ch_rf/always_10/if_1/if_1 1.197103 1.638433 0.695394 -1.630427 1.777223 2.364515 -1.561019 3.312037 -1.254655 -0.703322 0.932708 2.103794 -2.716317 -0.517594 1.417151 1.586768 0.163214 0.686576 1.900942 0.607663
wb_dma_ch_pri_enc/assign_1_pri_out_tmp 1.394101 -0.080520 1.290263 0.483033 2.113141 1.095581 0.075477 0.546877 -1.496151 -0.778116 1.327175 3.486015 -3.419533 -2.033236 -0.978849 0.447635 -0.774497 0.868090 0.604111 0.947489
wb_dma_ch_sel/input_ch3_adr0 -1.700298 -1.655102 0.185672 -0.378516 -1.508035 1.122905 1.220899 0.086952 1.236775 -1.189418 1.811350 0.071854 -0.131962 -1.590217 2.058642 3.636926 -1.214638 4.405061 1.998414 -0.014308
wb_dma_ch_sel/always_1/stmt_1/expr_1/expr_1 2.577276 -2.958799 3.007205 -1.439819 1.109429 0.012165 -3.090468 -0.319301 2.905075 -0.567254 -0.392007 2.840491 -1.255433 -0.414219 -0.310148 2.974966 0.338281 -2.558092 0.173395 -1.176505
wb_dma_ch_arb/always_2/block_1/case_1/if_4/cond 2.288054 -1.719721 1.899023 -0.247087 2.223703 1.738441 -1.049092 1.109263 0.095833 -0.890951 2.134987 1.199280 -3.537577 -0.325469 -0.750742 2.411958 -0.551241 0.479273 1.321841 0.240406
wb_dma_de/wire_de_txsz 0.741691 -1.286949 -2.154065 1.133250 4.151322 -2.454815 0.643017 0.413204 1.268975 1.568323 0.627469 -1.838680 -2.351098 0.959113 -2.754466 -1.284169 1.094656 -3.221791 -0.247343 -3.659747
wb_dma_rf/input_de_adr1 -0.993453 -0.945528 0.031790 1.714874 0.037776 0.522552 0.901291 -0.391481 -0.988172 -0.335348 2.867694 -0.838360 -0.622665 -0.537519 -2.723484 0.494508 -1.014783 2.689632 0.959743 -0.219075
wb_dma_rf/input_de_adr0 -1.580562 -1.122073 -0.684238 -0.482733 0.407118 1.175395 3.251897 0.120665 3.547557 0.544765 0.007822 -1.418739 -0.581454 0.252187 4.467741 2.810083 1.619714 1.074721 1.117991 0.297072
wb_dma_de/always_2/if_1 -2.245783 0.405939 1.079263 -2.691813 -0.676166 0.851111 0.368064 0.384808 2.820648 2.163884 0.884151 -0.303668 1.346550 -0.225725 2.982526 4.439075 -1.646371 2.564553 1.682700 -2.420971
wb_dma_ch_sel/assign_102_valid 1.873767 1.171201 -0.285762 -1.827728 3.243997 0.881847 0.255255 2.927018 1.593643 1.491240 0.638299 -0.674482 -2.768684 1.489162 1.284916 1.183106 0.445049 -0.825273 2.429545 -1.339172
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1 0.877290 -0.828045 -0.607468 -2.538883 -1.088394 4.359849 -3.562231 4.138418 -1.118641 -1.789010 -1.201510 -1.394346 2.574835 -2.880732 2.503843 1.835683 0.359467 -0.842092 2.199909 -0.151175
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.357959 -1.792540 2.709145 -1.948736 0.350786 3.120653 -0.846792 0.296139 -0.074482 -3.233485 2.299163 -0.155016 -2.521702 -0.762442 0.542154 4.020600 -0.320133 2.067379 1.146184 0.642574
wb_dma_wb_mast/assign_4_mast_err 1.197103 1.638433 0.695394 -1.630427 1.777223 2.364515 -1.561019 3.312037 -1.254655 -0.703322 0.932708 2.103794 -2.716317 -0.517594 1.417151 1.586768 0.163214 0.686576 1.900942 0.607663
wb_dma_de/always_23/block_1/case_1/block_9/if_2/cond 3.021296 -4.156209 1.274411 -0.478933 1.252907 0.818403 -3.004787 1.916745 0.851121 -1.788172 0.892936 -0.095374 -1.629566 -0.871630 1.785313 3.614419 -0.150420 -3.289244 -0.351218 0.163215
wb_dma_ch_rf/always_2/if_1 1.503968 -2.725966 3.192946 0.989723 1.199272 2.912003 -0.069639 -0.863573 0.911402 0.599178 0.286015 1.156914 -2.290630 0.298492 -3.762947 1.116813 -0.351301 4.241735 1.795267 0.554775
wb_dma/input_wb1_err_i 1.197103 1.638433 0.695394 -1.630427 1.777223 2.364515 -1.561019 3.312037 -1.254655 -0.703322 0.932708 2.103794 -2.716317 -0.517594 1.417151 1.586768 0.163214 0.686576 1.900942 0.607663
wb_dma_ch_sel/assign_133_req_p0/expr_1 1.616656 2.113518 -0.401063 -2.050229 1.074518 1.162852 -0.175888 2.449141 -0.136051 -2.655727 1.901465 -3.616389 -2.636815 3.804921 -0.843137 0.279070 2.145672 1.042302 2.370253 -0.047450
wb_dma_ch_sel/assign_136_req_p0/expr_1 1.375672 2.101755 -0.959350 -1.747146 1.863722 0.467367 -1.289475 3.732844 0.452126 0.424077 1.515393 -1.655208 -1.875400 2.910698 1.539223 1.074934 0.827828 -1.225946 2.146976 -0.704139
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.005140 2.270014 -1.658438 -1.386808 1.382788 0.580319 1.040446 3.333757 1.496970 2.010795 2.396199 -0.664196 -1.397390 0.720532 4.462036 2.174046 -1.000375 -0.148088 3.150174 -0.398894
wb_dma_ch_sel/assign_121_valid 1.873767 1.171201 -0.285762 -1.827728 3.243997 0.881847 0.255255 2.927018 1.593643 1.491240 0.638299 -0.674482 -2.768684 1.489162 1.284916 1.183106 0.445049 -0.825273 2.429545 -1.339172
wb_dma_ch_sel/assign_4_pri1 -0.004953 0.047951 -1.016847 1.675555 2.840387 -0.084713 2.081105 0.690574 -2.098046 -0.251107 1.559764 1.975896 -3.470595 -2.117727 -1.539678 -0.585460 -0.876779 2.207433 0.815490 -0.176348
wb_dma_de/always_2/if_1/cond -2.341683 0.565549 0.565572 -1.380519 0.746427 -2.259587 -1.729204 1.213399 2.185968 1.847897 1.160521 3.261954 -0.490039 0.421919 1.387870 4.263570 -0.929401 1.572680 0.545321 -3.374656
wb_dma_ch_rf/reg_ch_csr_r -1.945816 -0.456582 0.828278 0.317163 -0.649266 3.528693 -2.847815 4.316466 -0.864281 0.177404 -1.120860 2.591199 2.782239 -2.494810 -0.563704 1.673323 2.211805 1.109421 2.051950 0.154805
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.394101 -0.080520 1.290263 0.483033 2.113141 1.095581 0.075477 0.546877 -1.496151 -0.778116 1.327175 3.486015 -3.419533 -2.033236 -0.978849 0.447635 -0.774497 0.868090 0.604111 0.947489
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.471869 2.477384 -1.861042 -0.697832 -0.097266 -0.532311 -1.103834 3.273149 -0.033154 0.258155 3.627694 -1.420092 -0.655210 2.396912 2.933708 1.874042 -0.505921 -0.590535 2.062939 -0.004420
wb_dma_wb_if/wire_slv_we 0.600759 0.803067 -0.653043 -4.798644 -2.487700 4.179010 -5.172686 -0.090962 -1.508479 -3.339234 -0.659080 -0.612411 -0.620328 -0.468230 2.429437 0.515154 -0.315458 1.243062 1.119440 -0.436394
wb_dma_de/assign_70_de_adr1 -0.993453 -0.945528 0.031790 1.714874 0.037776 0.522552 0.901291 -0.391481 -0.988172 -0.335348 2.867694 -0.838360 -0.622665 -0.537519 -2.723484 0.494508 -1.014783 2.689632 0.959743 -0.219075
wb_dma_ch_sel/always_38/case_1/stmt_4 2.729126 -3.680335 1.336992 0.960416 2.639501 0.857249 -1.243654 0.263509 -0.323414 -0.801238 1.115320 -0.242141 -2.796968 -0.501621 -2.044979 1.266023 -0.300672 -1.521173 -0.393292 -0.274353
wb_dma_ch_sel/reg_ch_sel_r 0.651573 1.406230 0.732225 -4.860527 1.197759 3.304360 0.871291 0.760287 3.038335 -1.428298 -2.920087 0.687032 -1.157522 -2.533482 0.434868 0.016293 2.694390 2.126318 2.769231 -2.430995
wb_dma_ch_sel/always_38/case_1/stmt_1 0.369973 1.797592 0.148470 -1.580229 2.001519 -4.336552 -1.008048 2.698869 2.620906 1.082500 -0.210637 0.844332 -1.021826 1.673661 -2.235549 0.571934 1.459690 -3.238241 1.409499 -4.086906
wb_dma_ch_sel/always_38/case_1/stmt_3 2.729126 -3.680335 1.336992 0.960416 2.639501 0.857249 -1.243654 0.263509 -0.323414 -0.801238 1.115320 -0.242141 -2.796968 -0.501621 -2.044979 1.266023 -0.300672 -1.521173 -0.393292 -0.274353
wb_dma_ch_sel/always_38/case_1/stmt_2 1.988923 -2.014160 0.812223 1.593004 2.780720 0.433283 -0.404555 0.084746 -2.110095 -0.890792 0.780961 2.264094 -3.159864 -2.348339 -2.310809 -0.368123 -0.632799 -1.044860 -0.831995 0.397430
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.368342 0.590242 -0.226509 1.663861 0.835484 -0.522049 1.596631 -0.755264 -1.722214 0.415960 1.783267 3.027997 -1.532020 -2.436749 -0.262406 -0.567224 -1.952479 0.764041 -0.115772 0.945044
wb_dma_ch_pri_enc/wire_pri30_out 1.394101 -0.080520 1.290263 0.483033 2.113141 1.095581 0.075477 0.546877 -1.496151 -0.778116 1.327175 3.486015 -3.419533 -2.033236 -0.978849 0.447635 -0.774497 0.868090 0.604111 0.947489
wb_dma_ch_sel/reg_ch_sel_d 1.087785 -0.000905 1.282143 -2.697299 0.093711 3.777913 -3.455065 3.586239 -3.385308 -3.214568 -0.853599 -1.395020 -1.344454 0.102143 -0.639279 1.912241 0.337809 3.765575 1.381187 -0.010485
wb_dma_ch_rf/assign_14_ch_adr0_we -0.480031 -0.158231 0.878630 -1.785297 -1.389589 2.116545 1.183811 0.562347 3.209673 1.558470 1.148551 -1.062000 1.453683 -0.051953 4.292859 3.557629 -1.268130 1.432200 2.527788 0.385900
wb_dma_rf/wire_ch1_csr 2.918012 -0.226077 0.143878 -2.196837 4.466314 1.951761 -2.215374 2.270133 -0.132199 3.402552 -3.285926 -1.375819 -0.088755 2.357307 2.136136 0.542362 0.468940 -3.628177 -0.990283 -1.705333
wb_dma_inc30r/always_1/stmt_1/expr_1 -0.954104 1.185984 3.948264 -1.325465 -0.453499 0.769049 -2.130794 -1.827744 0.701730 3.195753 4.634033 -0.621008 2.227080 0.829153 -3.994676 2.847482 -3.743600 0.382063 0.543142 -3.092891
wb_dma_rf/wire_pause_req 0.907235 3.214425 0.042669 -1.030178 0.815674 0.568134 2.259568 1.257004 1.093735 0.112303 -2.417493 5.183275 -2.130621 -1.584536 1.838958 -1.756744 1.284150 1.583987 2.447030 1.818036
wb_dma_ch_sel/assign_95_valid -0.378009 4.030405 -1.311872 -2.398695 4.300655 1.949921 -2.320421 2.794788 0.163205 2.972116 0.091054 -0.845808 -0.988033 4.835967 2.556268 0.529442 3.087692 -2.747662 -0.547752 -1.857625
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/if_1/cond -0.003076 -1.688124 0.136264 1.018711 1.796289 1.438507 0.657521 0.597963 -1.247212 -1.178566 2.499616 -1.596185 -2.603053 -0.116688 -3.450020 1.017955 -0.287024 3.563154 1.539020 -1.011643
wb_dma_ch_rf/reg_ch_stop 1.197103 1.638433 0.695394 -1.630427 1.777223 2.364515 -1.561019 3.312037 -1.254655 -0.703322 0.932708 2.103794 -2.716317 -0.517594 1.417151 1.586768 0.163214 0.686576 1.900942 0.607663
wb_dma_ch_sel/assign_146_req_p0 1.375672 2.101755 -0.959350 -1.747146 1.863722 0.467367 -1.289475 3.732844 0.452126 0.424077 1.515393 -1.655208 -1.875400 2.910698 1.539223 1.074934 0.827828 -1.225946 2.146976 -0.704139
wb_dma_ch_sel/always_45/case_1/stmt_1 -1.123666 0.481307 -1.300351 1.438809 -1.005617 -1.913025 -0.860994 0.897636 -0.483867 -0.284409 4.331820 -1.242898 0.228017 2.240350 0.311677 1.513083 -0.977683 -0.132002 0.469949 0.166684
wb_dma_de/input_dma_abort 1.197103 1.638433 0.695394 -1.630427 1.777223 2.364515 -1.561019 3.312037 -1.254655 -0.703322 0.932708 2.103794 -2.716317 -0.517594 1.417151 1.586768 0.163214 0.686576 1.900942 0.607663
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.394101 -0.080520 1.290263 0.483033 2.113141 1.095581 0.075477 0.546877 -1.496151 -0.778116 1.327175 3.486015 -3.419533 -2.033236 -0.978849 0.447635 -0.774497 0.868090 0.604111 0.947489
wb_dma_de/input_adr1 -1.123666 0.481307 -1.300351 1.438809 -1.005617 -1.913025 -0.860994 0.897636 -0.483867 -0.284409 4.331820 -1.242898 0.228017 2.240350 0.311677 1.513083 -0.977683 -0.132002 0.469949 0.166684
wb_dma_de/input_adr0 -0.188961 0.552341 3.000091 -2.526904 -2.515024 1.028347 0.043133 -0.062797 2.905374 -1.540393 1.974547 -0.007801 0.579028 -0.141941 2.202732 4.363933 -0.321017 0.375147 2.048040 0.803978
wb_dma_ch_arb/reg_next_state 1.087785 -0.000905 1.282143 -2.697299 0.093711 3.777913 -3.455065 3.586239 -3.385308 -3.214568 -0.853599 -1.395020 -1.344454 0.102143 -0.639279 1.912241 0.337809 3.765575 1.381187 -0.010485
wb_dma_wb_mast/input_wb_err_i 1.197103 1.638433 0.695394 -1.630427 1.777223 2.364515 -1.561019 3.312037 -1.254655 -0.703322 0.932708 2.103794 -2.716317 -0.517594 1.417151 1.586768 0.163214 0.686576 1.900942 0.607663
wb_dma_wb_if/wire_wbs_data_o 1.796526 -4.188970 -0.849958 2.391153 1.332314 1.079441 -0.757682 -0.000356 -0.229865 2.559295 1.149400 -1.443218 0.022360 -2.329607 -0.474451 -0.329762 -2.521833 -3.175755 -0.227811 -0.218249
wb_dma_de/assign_73_dma_busy 0.911139 0.234548 -1.409042 -1.188995 0.933255 -0.737827 4.323679 -1.983520 4.741267 -2.383267 0.225974 1.140744 -3.097319 -2.228925 -1.640800 -2.206406 2.328737 1.209814 3.173463 -1.646975
wb_dma_de/always_22/if_1 -0.076816 3.365447 -2.310666 -0.776287 2.977976 2.083466 -0.955721 4.682802 -1.960394 1.749169 -3.613408 1.332120 -0.891815 -0.624844 -1.392114 -3.867184 3.083405 -0.902654 1.876301 -1.204662
wb_dma_rf/wire_ch2_csr 2.918012 -0.226077 0.143878 -2.196837 4.466314 1.951761 -2.215374 2.270133 -0.132199 3.402552 -3.285926 -1.375819 -0.088755 2.357307 2.136136 0.542362 0.468940 -3.628177 -0.990283 -1.705333
wb_dma_de/input_de_start -0.275764 3.568327 -0.806672 -1.018275 3.053915 -1.902420 -1.422910 3.671237 -1.159699 1.516272 -0.611340 2.261393 -1.327577 0.934722 -0.741417 -0.611021 1.396193 -2.569583 0.265398 -2.258033
wb_dma_pri_enc_sub/always_3/if_1 1.394101 -0.080520 1.290263 0.483033 2.113141 1.095581 0.075477 0.546877 -1.496151 -0.778116 1.327175 3.486015 -3.419533 -2.033236 -0.978849 0.447635 -0.774497 0.868090 0.604111 0.947489
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1/expr_1/expr_1 0.727059 1.105481 -1.957406 0.808845 1.639209 -2.281265 2.218941 0.082341 0.795904 2.043722 1.840781 -0.931078 -1.094474 0.655231 0.934390 -1.033278 -1.404082 -2.036976 0.472322 -0.628569
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.471869 2.477384 -1.861042 -0.697832 -0.097266 -0.532311 -1.103834 3.273149 -0.033154 0.258155 3.627694 -1.420092 -0.655210 2.396912 2.933708 1.874042 -0.505921 -0.590535 2.062939 -0.004420
wb_dma_ch_sel/assign_132_req_p0/expr_1 1.616656 2.113518 -0.401063 -2.050229 1.074518 1.162852 -0.175888 2.449141 -0.136051 -2.655727 1.901465 -3.616389 -2.636815 3.804921 -0.843137 0.279070 2.145672 1.042302 2.370253 -0.047450
wb_dma_ch_rf/always_25/if_1/if_1 -2.255430 0.871725 0.338105 -1.050508 0.264773 -3.097667 -0.390640 -1.679367 0.150352 0.922736 1.447040 1.300339 -1.142112 -0.027871 -0.278554 2.077812 -2.782313 2.165282 -1.326529 -3.382292
wb_dma_ch_sel/assign_98_valid/expr_1 -1.275396 3.074048 -0.018912 -2.842690 -0.088130 1.156701 -2.753953 3.481204 1.046414 0.020706 1.589422 -2.355283 0.751040 4.252618 0.590074 2.305701 2.470758 0.038296 2.003176 -1.743360
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1 -1.669313 1.202216 -1.045587 -0.212222 1.218332 2.503747 -1.601279 5.581197 -1.596791 0.442845 -1.877579 0.116696 1.598447 -1.268476 -0.942497 -0.118659 3.016518 0.361805 1.921378 -1.207312
wb_dma_ch_sel/reg_pointer 1.503968 -2.725966 3.192946 0.989723 1.199272 2.912003 -0.069639 -0.863573 0.911402 0.599178 0.286015 1.156914 -2.290630 0.298492 -3.762947 1.116813 -0.351301 4.241735 1.795267 0.554775
wb_dma_wb_if/input_wb_err_i 1.197103 1.638433 0.695394 -1.630427 1.777223 2.364515 -1.561019 3.312037 -1.254655 -0.703322 0.932708 2.103794 -2.716317 -0.517594 1.417151 1.586768 0.163214 0.686576 1.900942 0.607663
wb_dma_rf/input_de_csr 2.649419 -4.486506 2.261630 0.138219 2.071136 1.809085 -0.894022 -0.412769 1.118011 -0.247313 -0.807397 0.677581 -1.871952 -0.880718 -1.264534 2.104010 -0.319491 0.289624 0.451561 -0.378939
wb_dma_ch_rf/always_26/if_1/if_1/stmt_1 -0.368342 0.590242 -0.226509 1.663861 0.835484 -0.522049 1.596631 -0.755264 -1.722214 0.415960 1.783267 3.027997 -1.532020 -2.436749 -0.262406 -0.567224 -1.952479 0.764041 -0.115772 0.945044
wb_dma_ch_rf/always_5/if_1/block_1/if_1 0.026855 -2.701561 0.785596 1.210486 -1.260451 -0.111062 0.156822 -3.299790 0.552698 -0.924381 3.615843 -0.258234 -0.993473 -0.141103 -0.513205 1.723683 -2.033525 1.081488 -0.272098 0.741482
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.394101 -0.080520 1.290263 0.483033 2.113141 1.095581 0.075477 0.546877 -1.496151 -0.778116 1.327175 3.486015 -3.419533 -2.033236 -0.978849 0.447635 -0.774497 0.868090 0.604111 0.947489
wb_dma_ch_sel/assign_165_req_p1/expr_1 -0.368342 0.590242 -0.226509 1.663861 0.835484 -0.522049 1.596631 -0.755264 -1.722214 0.415960 1.783267 3.027997 -1.532020 -2.436749 -0.262406 -0.567224 -1.952479 0.764041 -0.115772 0.945044
wb_dma_ch_rf/input_de_adr0_we 0.193648 0.522361 0.535614 -1.000367 -0.512100 -0.272468 -0.472900 1.084879 2.440022 0.410499 2.222247 1.538929 -0.607111 0.456201 3.511647 3.102546 -0.759259 -0.496603 1.589365 0.488993
wb_dma_ch_sel/assign_161_req_p1 -0.368342 0.590242 -0.226509 1.663861 0.835484 -0.522049 1.596631 -0.755264 -1.722214 0.415960 1.783267 3.027997 -1.532020 -2.436749 -0.262406 -0.567224 -1.952479 0.764041 -0.115772 0.945044
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1 -1.945816 -0.456582 0.828278 0.317163 -0.649266 3.528693 -2.847815 4.316466 -0.864281 0.177404 -1.120860 2.591199 2.782239 -2.494810 -0.563704 1.673323 2.211805 1.109421 2.051950 0.154805
wb_dma_ch_sel/assign_129_req_p0 0.847504 1.568870 -2.770561 1.021669 2.825549 -1.675489 -0.289066 2.962667 -1.980123 0.078857 3.043297 -2.559930 -2.848476 3.381379 -1.109059 -0.735223 0.157866 -0.826932 0.938303 -0.943204
wb_dma_de/wire_de_ack 2.577276 -2.958799 3.007205 -1.439819 1.109429 0.012165 -3.090468 -0.319301 2.905075 -0.567254 -0.392007 2.840491 -1.255433 -0.414219 -0.310148 2.974966 0.338281 -2.558092 0.173395 -1.176505
wb_dma_ch_arb 1.675942 1.385885 0.597354 -3.464161 1.191407 3.360178 -2.194399 4.012455 -2.463969 -2.768493 -1.442432 -2.143589 -2.217997 1.649309 -0.442306 1.017673 1.331492 3.548633 2.044960 -0.424626
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1 1.357959 -1.792540 2.709145 -1.948736 0.350786 3.120653 -0.846792 0.296139 -0.074482 -3.233485 2.299163 -0.155016 -2.521702 -0.762442 0.542154 4.020600 -0.320133 2.067379 1.146184 0.642574
wb_dma_pri_enc_sub/always_3/if_1/cond -0.368342 0.590242 -0.226509 1.663861 0.835484 -0.522049 1.596631 -0.755264 -1.722214 0.415960 1.783267 3.027997 -1.532020 -2.436749 -0.262406 -0.567224 -1.952479 0.764041 -0.115772 0.945044
wb_dma_ch_rf/assign_27_ptr_inv/expr_1/expr_1/expr_1 -0.003076 -1.688124 0.136264 1.018711 1.796289 1.438507 0.657521 0.597963 -1.247212 -1.178566 2.499616 -1.596185 -2.603053 -0.116688 -3.450020 1.017955 -0.287024 3.563154 1.539020 -1.011643
wb_dma/wire_de_txsz_we 3.557449 -1.910948 -1.486435 1.426031 2.826666 -1.270881 0.472167 0.742523 -0.034914 0.477121 1.348017 -2.055313 -2.394344 0.054679 -0.755682 -1.452371 -1.009251 -4.056003 0.044673 -0.268604
wb_dma_ch_pri_enc/wire_pri16_out 1.394101 -0.080520 1.290263 0.483033 2.113141 1.095581 0.075477 0.546877 -1.496151 -0.778116 1.327175 3.486015 -3.419533 -2.033236 -0.978849 0.447635 -0.774497 0.868090 0.604111 0.947489
wb_dma_ch_pri_enc 1.394101 -0.080520 1.290263 0.483033 2.113141 1.095581 0.075477 0.546877 -1.496151 -0.778116 1.327175 3.486015 -3.419533 -2.033236 -0.978849 0.447635 -0.774497 0.868090 0.604111 0.947489
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1/expr_1 1.106063 -1.215491 -0.079491 0.669537 2.980460 0.777793 0.786955 1.494326 -0.391341 -0.380519 2.906994 0.035294 -3.945677 -0.276334 -1.047672 1.763762 -0.807593 1.814750 1.886511 -0.664221
wb_dma_ch_rf/always_11/if_1/if_1/cond -0.721318 2.391145 -2.908066 0.876842 2.410631 0.767967 1.138291 3.691697 -3.405573 0.142166 2.503005 0.216012 -2.802183 -1.016828 1.000371 -0.343812 -0.948631 2.025291 2.124011 0.147780
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.471869 2.477384 -1.861042 -0.697832 -0.097266 -0.532311 -1.103834 3.273149 -0.033154 0.258155 3.627694 -1.420092 -0.655210 2.396912 2.933708 1.874042 -0.505921 -0.590535 2.062939 -0.004420
wb_dma_ch_pri_enc/wire_pri7_out 1.394101 -0.080520 1.290263 0.483033 2.113141 1.095581 0.075477 0.546877 -1.496151 -0.778116 1.327175 3.486015 -3.419533 -2.033236 -0.978849 0.447635 -0.774497 0.868090 0.604111 0.947489
wb_dma_ch_sel/always_6/stmt_1/expr_1 2.115896 -2.329966 2.176121 -0.872945 1.234468 -0.936556 -3.689545 0.435144 1.833166 -1.395928 1.590957 2.124537 -1.603304 -0.253276 -0.193717 2.989706 0.631630 -4.637181 -0.959799 -1.083539
wb_dma_wb_if/wire_mast_err 1.197103 1.638433 0.695394 -1.630427 1.777223 2.364515 -1.561019 3.312037 -1.254655 -0.703322 0.932708 2.103794 -2.716317 -0.517594 1.417151 1.586768 0.163214 0.686576 1.900942 0.607663
wb_dma_ch_rf/always_17/if_1/block_1/if_1/cond 1.907887 -1.425212 0.322235 0.030086 3.167106 0.196040 -0.355642 0.107407 0.516812 -0.513284 0.897703 -2.581111 -2.502279 0.946404 -4.927487 -1.107180 1.692371 -2.097868 0.327522 -2.490653
wb_dma_wb_if/input_wb_cyc_i 2.232334 -3.518077 -3.617865 1.611975 0.044454 -3.483073 -0.846748 4.161208 -2.442544 -3.769857 -0.053416 -2.118760 1.781278 -2.088171 4.164957 1.967049 -1.864745 -4.563980 0.304328 0.165976
wb_dma_ch_sel/assign_97_valid -0.391251 3.266881 -0.453541 -1.498980 2.487312 1.346515 -2.766374 3.213761 1.835778 4.616890 1.212305 -1.221369 0.158202 5.823279 2.231965 1.523876 1.686538 -2.425318 1.043933 -1.405593
wb_dma/wire_mast0_drdy -0.994893 -1.642884 -0.784189 1.699311 3.884341 3.377020 1.798400 0.164583 0.599528 0.725865 0.361423 2.675365 0.163286 0.834067 1.123144 1.617464 4.280211 -2.284739 -0.653122 1.100477
wb_dma_ch_pri_enc/wire_pri8_out 1.394101 -0.080520 1.290263 0.483033 2.113141 1.095581 0.075477 0.546877 -1.496151 -0.778116 1.327175 3.486015 -3.419533 -2.033236 -0.978849 0.447635 -0.774497 0.868090 0.604111 0.947489
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.394101 -0.080520 1.290263 0.483033 2.113141 1.095581 0.075477 0.546877 -1.496151 -0.778116 1.327175 3.486015 -3.419533 -2.033236 -0.978849 0.447635 -0.774497 0.868090 0.604111 0.947489
wb_dma_wb_if/wire_pt_sel_o 0.488239 -2.785879 -0.292461 2.915706 2.228828 1.151921 1.467539 -0.857521 -3.600761 2.175994 0.111388 0.694830 0.774334 -3.827358 -1.716464 -0.872264 -4.165928 -2.335555 -0.205097 -0.330822
wb_dma_de/assign_77_read_hold/expr_1/expr_1 -0.368342 0.590242 -0.226509 1.663861 0.835484 -0.522049 1.596631 -0.755264 -1.722214 0.415960 1.783267 3.027997 -1.532020 -2.436749 -0.262406 -0.567224 -1.952479 0.764041 -0.115772 0.945044
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.357959 -1.792540 2.709145 -1.948736 0.350786 3.120653 -0.846792 0.296139 -0.074482 -3.233485 2.299163 -0.155016 -2.521702 -0.762442 0.542154 4.020600 -0.320133 2.067379 1.146184 0.642574
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.394101 -0.080520 1.290263 0.483033 2.113141 1.095581 0.075477 0.546877 -1.496151 -0.778116 1.327175 3.486015 -3.419533 -2.033236 -0.978849 0.447635 -0.774497 0.868090 0.604111 0.947489
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1 -1.311204 0.530899 -1.162712 2.163445 -0.926485 -1.129274 -0.942031 0.917262 -1.903533 -0.891375 4.581195 -1.668968 0.108185 1.829486 -2.406183 0.314533 -0.631907 0.940637 0.671092 0.183511
wb_dma_ch_pri_enc/wire_pri22_out 1.394101 -0.080520 1.290263 0.483033 2.113141 1.095581 0.075477 0.546877 -1.496151 -0.778116 1.327175 3.486015 -3.419533 -2.033236 -0.978849 0.447635 -0.774497 0.868090 0.604111 0.947489
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.357959 -1.792540 2.709145 -1.948736 0.350786 3.120653 -0.846792 0.296139 -0.074482 -3.233485 2.299163 -0.155016 -2.521702 -0.762442 0.542154 4.020600 -0.320133 2.067379 1.146184 0.642574
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.005140 2.270014 -1.658438 -1.386808 1.382788 0.580319 1.040446 3.333757 1.496970 2.010795 2.396199 -0.664196 -1.397390 0.720532 4.462036 2.174046 -1.000375 -0.148088 3.150174 -0.398894
wb_dma_ch_sel/assign_143_req_p0/expr_1 1.375672 2.101755 -0.959350 -1.747146 1.863722 0.467367 -1.289475 3.732844 0.452126 0.424077 1.515393 -1.655208 -1.875400 2.910698 1.539223 1.074934 0.827828 -1.225946 2.146976 -0.704139
wb_dma_ch_sel/assign_135_req_p0 1.375672 2.101755 -0.959350 -1.747146 1.863722 0.467367 -1.289475 3.732844 0.452126 0.424077 1.515393 -1.655208 -1.875400 2.910698 1.539223 1.074934 0.827828 -1.225946 2.146976 -0.704139
wb_dma_ch_sel/wire_gnt_p0_d 1.828105 -2.053555 1.142918 -2.638441 0.308736 2.661975 -3.740890 3.562001 -1.570021 -2.487656 -0.700779 -3.685442 -1.377287 1.429914 -1.199185 2.902178 -0.258171 3.649203 1.843395 -1.545567
wb_dma_de/assign_20_adr0_cnt_next -0.522977 -1.277110 -1.397057 1.955378 0.465356 1.300280 1.455291 0.726722 1.265993 4.077254 2.677594 -1.025964 1.599861 0.003108 2.484639 1.187095 -2.196871 -0.537707 1.652412 0.487762
wb_dma_wb_if/inst_check_wb_dma_wb_if -0.311540 -2.233075 0.621587 2.911829 0.674247 -0.792460 2.963820 -1.105044 -1.393062 -0.392756 1.691453 0.377287 0.503674 -1.861944 -1.698790 1.031041 -2.689877 0.106707 0.670091 0.269819
wb_dma_ch_sel/assign_153_req_p0 1.375672 2.101755 -0.959350 -1.747146 1.863722 0.467367 -1.289475 3.732844 0.452126 0.424077 1.515393 -1.655208 -1.875400 2.910698 1.539223 1.074934 0.827828 -1.225946 2.146976 -0.704139
wb_dma_de/assign_82_rd_ack/expr_1 2.155193 0.081446 -0.509631 0.430886 4.066426 0.586079 0.413569 1.875036 -1.828289 0.373517 -0.314173 1.089524 -3.648320 -0.954801 -1.487534 -1.322814 0.103389 -0.749935 0.419055 -0.458326
wb_dma_ch_rf/assign_20_ch_done_we/expr_1 2.402844 0.783134 -0.427297 -1.201041 3.943968 1.683637 -0.719972 3.667128 -1.292567 0.172650 -0.694423 0.523788 -3.464412 -0.233056 0.285827 -0.104951 0.768196 -0.868797 1.343687 -0.572975
wb_dma_de/reg_de_csr_we 4.529206 -5.373192 -0.095683 1.006894 2.526186 4.059260 -1.184033 2.044172 -0.954763 0.998937 -2.078195 -3.251467 -1.894438 -0.616531 0.958196 0.281092 -1.448201 -0.561021 1.196335 1.258817
wb_dma/wire_wb0_ack_o 0.024545 -1.306888 -1.278539 2.981899 -0.129202 -2.458470 0.978878 -0.912689 0.125308 -0.545274 3.123250 1.865833 -1.574908 -1.568087 1.047581 0.060802 -0.969806 -0.311758 -1.079875 1.596598
wb_dma_ch_sel/always_9/stmt_1/expr_1 2.288054 -1.719721 1.899023 -0.247087 2.223703 1.738441 -1.049092 1.109263 0.095833 -0.890951 2.134987 1.199280 -3.537577 -0.325469 -0.750742 2.411958 -0.551241 0.479273 1.321841 0.240406
wb_dma_ch_pri_enc/wire_pri23_out 1.394101 -0.080520 1.290263 0.483033 2.113141 1.095581 0.075477 0.546877 -1.496151 -0.778116 1.327175 3.486015 -3.419533 -2.033236 -0.978849 0.447635 -0.774497 0.868090 0.604111 0.947489
wb_dma_ch_sel/assign_103_valid 1.873767 1.171201 -0.285762 -1.827728 3.243997 0.881847 0.255255 2.927018 1.593643 1.491240 0.638299 -0.674482 -2.768684 1.489162 1.284916 1.183106 0.445049 -0.825273 2.429545 -1.339172
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2 0.886975 0.093339 0.269071 -1.456270 1.702548 -3.150492 1.655025 -0.433554 5.372841 1.898431 0.598562 1.162188 -1.486749 1.838031 2.218830 2.295893 0.100090 -1.583427 0.681141 -2.140836
wb_dma_rf/wire_ch1_txsz 1.660377 -2.104200 1.100911 1.349822 1.344855 0.073553 -1.107135 -1.298865 -1.469994 0.807252 1.252553 3.399019 -1.181569 -3.668300 -0.849476 -0.029347 -2.574770 -2.874174 -1.573244 0.464030
wb_dma_de/always_23/block_1/stmt_13 0.158787 -1.379126 1.213360 -2.498492 1.907840 -2.391416 -2.696690 -0.344999 3.913672 1.553097 0.934754 2.229321 -0.426435 -1.070872 -0.823022 2.946305 -0.475273 -3.355340 -0.871468 -5.355862
wb_dma_de/always_23/block_1/stmt_14 -0.504309 0.644717 -1.548436 -0.241217 2.735410 3.701639 5.593802 1.118137 1.444451 2.729734 -0.619523 -4.661534 -0.904781 0.103603 -0.374632 -1.326854 1.413788 2.332364 3.610424 -0.764559
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1 1.090253 0.420415 -0.720749 0.193618 3.181439 1.257681 0.587934 1.724965 -2.620481 -0.794945 0.226900 -0.865626 -2.990363 -0.569846 -3.052537 -1.561724 0.610168 1.028686 0.766189 -0.905292
wb_dma_ch_rf/assign_25_ch_adr0_dewe 0.193648 0.522361 0.535614 -1.000367 -0.512100 -0.272468 -0.472900 1.084879 2.440022 0.410499 2.222247 1.538929 -0.607111 0.456201 3.511647 3.102546 -0.759259 -0.496603 1.589365 0.488993
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1 1.394101 -0.080520 1.290263 0.483033 2.113141 1.095581 0.075477 0.546877 -1.496151 -0.778116 1.327175 3.486015 -3.419533 -2.033236 -0.978849 0.447635 -0.774497 0.868090 0.604111 0.947489
wb_dma_de/always_4/if_1/if_1/stmt_1/expr_1 2.455661 0.745390 -0.272132 -0.497345 4.288867 0.539558 0.910234 2.206329 0.354522 1.234734 1.613822 -0.761238 -4.139815 1.474486 -1.040384 0.056243 0.068488 -0.637165 2.042659 -1.156391
wb_dma_ch_rf/input_ch_sel 3.686192 -2.875764 -1.323336 -2.386426 1.067183 -0.362951 2.621449 -0.934669 6.379208 -1.919483 -2.742756 2.465121 -1.607082 -3.810137 1.746459 -0.362068 1.249095 -0.901466 4.150532 -1.734150
wb_dma_ch_sel/always_45/case_1/stmt_2 -0.993453 -0.945528 0.031790 1.714874 0.037776 0.522552 0.901291 -0.391481 -0.988172 -0.335348 2.867694 -0.838360 -0.622665 -0.537519 -2.723484 0.494508 -1.014783 2.689632 0.959743 -0.219075
wb_dma_ch_pri_enc/wire_pri4_out 1.394101 -0.080520 1.290263 0.483033 2.113141 1.095581 0.075477 0.546877 -1.496151 -0.778116 1.327175 3.486015 -3.419533 -2.033236 -0.978849 0.447635 -0.774497 0.868090 0.604111 0.947489
wb_dma_ch_rf/wire_ch_txsz_we 1.907887 -1.425212 0.322235 0.030086 3.167106 0.196040 -0.355642 0.107407 0.516812 -0.513284 0.897703 -2.581111 -2.502279 0.946404 -4.927487 -1.107180 1.692371 -2.097868 0.327522 -2.490653
wb_dma_de/assign_70_de_adr1/expr_1 -0.993453 -0.945528 0.031790 1.714874 0.037776 0.522552 0.901291 -0.391481 -0.988172 -0.335348 2.867694 -0.838360 -0.622665 -0.537519 -2.723484 0.494508 -1.014783 2.689632 0.959743 -0.219075
wb_dma_ch_sel/assign_116_valid 1.873767 1.171201 -0.285762 -1.827728 3.243997 0.881847 0.255255 2.927018 1.593643 1.491240 0.638299 -0.674482 -2.768684 1.489162 1.284916 1.183106 0.445049 -0.825273 2.429545 -1.339172
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2 0.968275 0.252253 3.239879 -1.669156 0.554185 -0.523071 -3.310836 -0.241311 2.829550 -0.863245 2.424441 3.832910 -1.685235 1.050884 -0.286578 3.173001 1.275088 -3.004165 -0.093230 -0.663873
wb_dma_ch_rf/always_22/if_1/if_1/cond -0.522977 -1.277110 -1.397057 1.955378 0.465356 1.300280 1.455291 0.726722 1.265993 4.077254 2.677594 -1.025964 1.599861 0.003108 2.484639 1.187095 -2.196871 -0.537707 1.652412 0.487762
wb_dma_wb_mast/wire_wb_addr_o -1.123666 0.481307 -1.300351 1.438809 -1.005617 -1.913025 -0.860994 0.897636 -0.483867 -0.284409 4.331820 -1.242898 0.228017 2.240350 0.311677 1.513083 -0.977683 -0.132002 0.469949 0.166684
wb_dma_ch_rf/reg_ch_csr_r2 -0.721318 2.391145 -2.908066 0.876842 2.410631 0.767967 1.138291 3.691697 -3.405573 0.142166 2.503005 0.216012 -2.802183 -1.016828 1.000371 -0.343812 -0.948631 2.025291 2.124011 0.147780
wb_dma_ch_rf/assign_17_ch_am1_we/expr_1/expr_1 -2.255430 0.871725 0.338105 -1.050508 0.264773 -3.097667 -0.390640 -1.679367 0.150352 0.922736 1.447040 1.300339 -1.142112 -0.027871 -0.278554 2.077812 -2.782313 2.165282 -1.326529 -3.382292
wb_dma_ch_sel/assign_11_pri3 1.106063 -1.215491 -0.079491 0.669537 2.980460 0.777793 0.786955 1.494326 -0.391341 -0.380519 2.906994 0.035294 -3.945677 -0.276334 -1.047672 1.763762 -0.807593 1.814750 1.886511 -0.664221
wb_dma_de -0.200906 3.147062 -1.179234 -2.076180 1.483649 2.470308 -1.183043 4.518953 -0.524026 0.628612 -2.929516 0.522927 -0.226703 0.044305 0.408817 -1.654668 3.038729 0.126009 2.145362 -0.822225
wb_dma_wb_slv/wire_wb_data_o -2.268779 -0.350240 -2.955817 2.453339 -2.797841 -0.572421 2.398251 -0.481605 0.225378 -0.123798 5.396329 -0.940551 2.423489 -2.707545 0.730376 0.684752 -2.632222 -0.104810 3.095387 0.602559
wb_dma_inc30r/always_1/stmt_1 -1.580529 2.056167 3.395572 -1.154948 0.354835 0.010735 -0.127300 -2.114438 1.305466 3.550798 3.813745 -1.189865 1.825799 1.066990 -3.824533 2.223344 -2.957990 1.314686 0.532112 -3.514152
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.368342 0.590242 -0.226509 1.663861 0.835484 -0.522049 1.596631 -0.755264 -1.722214 0.415960 1.783267 3.027997 -1.532020 -2.436749 -0.262406 -0.567224 -1.952479 0.764041 -0.115772 0.945044
wb_dma_ch_sel/assign_127_req_p0 0.691012 0.985694 -2.050137 0.122171 3.226474 1.011097 0.563497 3.871416 -1.346462 0.527446 3.386708 -1.890325 -3.531314 0.971496 0.599474 1.200186 -0.762230 1.175863 2.876282 -0.836540
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1 1.394101 -0.080520 1.290263 0.483033 2.113141 1.095581 0.075477 0.546877 -1.496151 -0.778116 1.327175 3.486015 -3.419533 -2.033236 -0.978849 0.447635 -0.774497 0.868090 0.604111 0.947489
wb_dma_ch_sel/assign_94_valid -0.275764 3.568327 -0.806672 -1.018275 3.053915 -1.902420 -1.422910 3.671237 -1.159699 1.516272 -0.611340 2.261393 -1.327577 0.934722 -0.741417 -0.611021 1.396193 -2.569583 0.265398 -2.258033
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1 1.167870 0.441368 0.030130 0.559689 3.035060 0.428505 -0.580030 0.441106 -1.871131 -0.805635 0.961080 0.202476 -2.666049 -0.531981 -4.634325 -2.240692 1.490217 -1.859691 -0.343971 -1.174209
wb_dma_ch_pri_enc/wire_pri12_out 1.394101 -0.080520 1.290263 0.483033 2.113141 1.095581 0.075477 0.546877 -1.496151 -0.778116 1.327175 3.486015 -3.419533 -2.033236 -0.978849 0.447635 -0.774497 0.868090 0.604111 0.947489
wb_dma_ch_rf/always_20/if_1/block_1 -0.480031 -0.158231 0.878630 -1.785297 -1.389589 2.116545 1.183811 0.562347 3.209673 1.558470 1.148551 -1.062000 1.453683 -0.051953 4.292859 3.557629 -1.268130 1.432200 2.527788 0.385900
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.357959 -1.792540 2.709145 -1.948736 0.350786 3.120653 -0.846792 0.296139 -0.074482 -3.233485 2.299163 -0.155016 -2.521702 -0.762442 0.542154 4.020600 -0.320133 2.067379 1.146184 0.642574
wb_dma_de/always_23/block_1/case_1/block_5/stmt_1 1.624590 1.300745 -0.144130 -0.178609 3.331203 2.077147 -0.516301 3.300564 -2.724498 -0.400491 1.808415 1.593486 -4.151998 -0.893362 -0.294371 0.334006 -0.463205 0.845021 1.847171 0.477352
wb_dma_de/always_23/block_1/case_1/block_5/stmt_2 0.326900 -0.006772 -1.230892 1.304518 2.217512 -2.352502 2.970915 -1.096551 1.282973 2.258048 1.282037 -0.392127 -1.381289 0.351970 -0.808504 -0.958738 -1.117646 -0.892416 0.099768 -1.347918
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2/expr_1/expr_1 2.236993 -2.942167 3.275013 -0.230221 1.004734 2.070979 -0.408594 -0.809786 2.067619 0.106012 -0.413264 2.468750 -2.240299 -0.390032 -0.132457 2.512055 -0.510667 1.905848 1.053642 0.954510
wb_dma_wb_if/input_slv_din -2.268779 -0.350240 -2.955817 2.453339 -2.797841 -0.572421 2.398251 -0.481605 0.225378 -0.123798 5.396329 -0.940551 2.423489 -2.707545 0.730376 0.684752 -2.632222 -0.104810 3.095387 0.602559
wb_dma_ch_sel/assign_94_valid/expr_1 -0.275764 3.568327 -0.806672 -1.018275 3.053915 -1.902420 -1.422910 3.671237 -1.159699 1.516272 -0.611340 2.261393 -1.327577 0.934722 -0.741417 -0.611021 1.396193 -2.569583 0.265398 -2.258033
wb_dma_ch_rf/always_17/if_1/block_1/if_1/stmt_1 3.771801 1.221681 0.259858 0.055430 2.156510 -0.540427 0.344321 0.414835 0.814247 2.517423 1.987416 0.782867 -1.969965 0.739015 1.122380 -1.174940 -1.967080 -4.620833 0.464300 1.128193
wb_dma_de/always_21 3.021296 -4.156209 1.274411 -0.478933 1.252907 0.818403 -3.004787 1.916745 0.851121 -1.788172 0.892936 -0.095374 -1.629566 -0.871630 1.785313 3.614419 -0.150420 -3.289244 -0.351218 0.163215
wb_dma_de/always_22 -0.076816 3.365447 -2.310666 -0.776287 2.977976 2.083466 -0.955721 4.682802 -1.960394 1.749169 -3.613408 1.332120 -0.891815 -0.624844 -1.392114 -3.867184 3.083405 -0.902654 1.876301 -1.204662
wb_dma_de/always_23 -0.076816 3.365447 -2.310666 -0.776287 2.977976 2.083466 -0.955721 4.682802 -1.960394 1.749169 -3.613408 1.332120 -0.891815 -0.624844 -1.392114 -3.867184 3.083405 -0.902654 1.876301 -1.204662
wb_dma_ch_pri_enc/wire_pri1_out 1.394101 -0.080520 1.290263 0.483033 2.113141 1.095581 0.075477 0.546877 -1.496151 -0.778116 1.327175 3.486015 -3.419533 -2.033236 -0.978849 0.447635 -0.774497 0.868090 0.604111 0.947489
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.368342 0.590242 -0.226509 1.663861 0.835484 -0.522049 1.596631 -0.755264 -1.722214 0.415960 1.783267 3.027997 -1.532020 -2.436749 -0.262406 -0.567224 -1.952479 0.764041 -0.115772 0.945044
wb_dma_de/assign_78_mast0_go -0.368342 0.590242 -0.226509 1.663861 0.835484 -0.522049 1.596631 -0.755264 -1.722214 0.415960 1.783267 3.027997 -1.532020 -2.436749 -0.262406 -0.567224 -1.952479 0.764041 -0.115772 0.945044
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/cond -1.123666 0.481307 -1.300351 1.438809 -1.005617 -1.913025 -0.860994 0.897636 -0.483867 -0.284409 4.331820 -1.242898 0.228017 2.240350 0.311677 1.513083 -0.977683 -0.132002 0.469949 0.166684
wb_dma_de/wire_dma_done 0.913996 0.227785 0.738049 -2.257149 3.516118 0.329013 -1.184700 1.518650 0.328092 0.965479 -2.800003 2.352213 -2.445570 -0.624969 -0.056052 0.759116 0.795182 0.057982 -0.181842 -2.681458
wb_dma_ch_sel/assign_150_req_p0/expr_1 1.375672 2.101755 -0.959350 -1.747146 1.863722 0.467367 -1.289475 3.732844 0.452126 0.424077 1.515393 -1.655208 -1.875400 2.910698 1.539223 1.074934 0.827828 -1.225946 2.146976 -0.704139
wb_dma_rf/input_wb_rf_adr 2.472901 5.780190 1.843804 -3.930162 -2.420111 -0.595909 -0.422584 -1.050473 0.465462 1.543034 1.257512 2.737122 1.585350 -2.024435 2.277579 -1.982270 -4.124052 -5.219018 1.059990 1.011677
wb_dma_wb_if -0.557100 1.252147 0.482786 -1.405474 -2.744337 2.382272 -3.589517 1.502784 -2.147091 -3.169374 -0.224237 1.106326 0.465910 -1.803152 0.670791 -0.271962 0.918754 0.099867 0.164323 1.501982
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2/cond 4.529206 -5.373192 -0.095683 1.006894 2.526186 4.059260 -1.184033 2.044172 -0.954763 0.998937 -2.078195 -3.251467 -1.894438 -0.616531 0.958196 0.281092 -1.448201 -0.561021 1.196335 1.258817
wb_dma_ch_pri_enc/wire_pri25_out 1.394101 -0.080520 1.290263 0.483033 2.113141 1.095581 0.075477 0.546877 -1.496151 -0.778116 1.327175 3.486015 -3.419533 -2.033236 -0.978849 0.447635 -0.774497 0.868090 0.604111 0.947489
wb_dma_wb_mast/reg_mast_cyc -0.368342 0.590242 -0.226509 1.663861 0.835484 -0.522049 1.596631 -0.755264 -1.722214 0.415960 1.783267 3.027997 -1.532020 -2.436749 -0.262406 -0.567224 -1.952479 0.764041 -0.115772 0.945044
wb_dma_ch_rf/input_wb_rf_we -0.676369 1.487610 -1.019971 -3.699658 -1.635374 3.649511 -4.948095 2.084808 -2.583190 -2.448476 0.472296 -3.681802 -0.034188 -0.075068 -0.744395 -0.346577 0.907826 0.846663 0.577161 -1.777575
wb_dma_ch_rf/always_20/if_1/block_1/if_1/cond -0.480031 -0.158231 0.878630 -1.785297 -1.389589 2.116545 1.183811 0.562347 3.209673 1.558470 1.148551 -1.062000 1.453683 -0.051953 4.292859 3.557629 -1.268130 1.432200 2.527788 0.385900
wb_dma_de/always_6/if_1 1.167870 0.441368 0.030130 0.559689 3.035060 0.428505 -0.580030 0.441106 -1.871131 -0.805635 0.961080 0.202476 -2.666049 -0.531981 -4.634325 -2.240692 1.490217 -1.859691 -0.343971 -1.174209
wb_dma_wb_slv/always_4/stmt_1 3.014440 1.503725 1.629879 -0.577917 -2.544493 1.369754 -3.337467 0.948667 2.122990 1.035124 2.792936 1.651610 2.004488 1.688901 3.155622 0.525815 -0.330127 -7.689906 1.918146 3.859008
wb_dma_de/assign_3_ptr_valid 1.503968 -2.725966 3.192946 0.989723 1.199272 2.912003 -0.069639 -0.863573 0.911402 0.599178 0.286015 1.156914 -2.290630 0.298492 -3.762947 1.116813 -0.351301 4.241735 1.795267 0.554775
wb_dma_wb_mast/input_pt_sel 0.703125 -2.663713 -1.253859 2.621383 2.012788 1.332619 -0.471363 -0.447394 -2.062665 4.009410 0.747365 1.212079 -0.010419 -4.032876 -0.380100 -1.365674 -3.411345 -2.213016 -1.126752 -0.168523
wb_dma_ch_pri_enc/wire_pri15_out 1.394101 -0.080520 1.290263 0.483033 2.113141 1.095581 0.075477 0.546877 -1.496151 -0.778116 1.327175 3.486015 -3.419533 -2.033236 -0.978849 0.447635 -0.774497 0.868090 0.604111 0.947489
wb_dma_wb_slv/input_wb_we_i 0.254545 -0.056650 -2.144264 2.409729 0.354222 0.655645 -2.685406 3.941743 -3.479074 3.960114 1.264682 1.892063 1.707251 0.292562 5.593239 1.138947 -3.877264 -1.284582 -0.888216 2.631001
wb_dma_de/reg_tsz_cnt_is_0_r 1.361624 -1.887654 -2.625234 1.290147 4.105928 -1.005485 1.600350 1.608539 -0.032650 1.487487 0.070770 -3.182806 -2.411279 0.661722 -1.237917 -0.892674 0.020072 -1.082552 0.522558 -2.383452
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/stmt_1 -0.544810 2.429457 -1.469140 -0.395291 3.849675 3.115261 2.356469 1.107656 -2.655539 5.267114 -1.144026 -2.347596 -0.828232 -2.132995 -1.220751 -3.273552 -1.882607 -0.194594 0.418416 -2.114735
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1 1.394101 -0.080520 1.290263 0.483033 2.113141 1.095581 0.075477 0.546877 -1.496151 -0.778116 1.327175 3.486015 -3.419533 -2.033236 -0.978849 0.447635 -0.774497 0.868090 0.604111 0.947489
wb_dma/wire_mast1_drdy -0.628217 1.950636 -0.419388 0.226760 0.639900 1.064857 0.394864 0.861894 -2.454349 1.030673 0.731174 1.573878 -0.680715 -1.245974 1.507923 -0.267471 -1.437158 0.677509 0.013901 1.094635
wb_dma_ch_rf/wire_ch_csr_we 0.822865 0.743971 -2.151801 -2.732499 -0.039813 4.037103 -2.510369 4.925597 -1.849890 -1.220647 -1.607436 -3.649406 1.497205 -0.969241 1.978053 -0.017729 1.112408 -0.570385 2.502862 -0.695882
wb_dma_ch_pri_enc/inst_u9 1.394101 -0.080520 1.290263 0.483033 2.113141 1.095581 0.075477 0.546877 -1.496151 -0.778116 1.327175 3.486015 -3.419533 -2.033236 -0.978849 0.447635 -0.774497 0.868090 0.604111 0.947489
wb_dma_ch_rf/assign_8_ch_csr -0.498158 1.682295 -2.350882 -1.790568 0.919974 2.263133 0.067776 4.082639 0.286221 1.452716 -2.843010 -2.000146 1.875850 0.289912 1.578117 -0.750305 2.248240 0.339622 2.578948 -1.281161
wb_dma_ch_rf/wire_this_ptr_set 2.236993 -2.942167 3.275013 -0.230221 1.004734 2.070979 -0.408594 -0.809786 2.067619 0.106012 -0.413264 2.468750 -2.240299 -0.390032 -0.132457 2.512055 -0.510667 1.905848 1.053642 0.954510
wb_dma_ch_pri_enc/inst_u5 1.394101 -0.080520 1.290263 0.483033 2.113141 1.095581 0.075477 0.546877 -1.496151 -0.778116 1.327175 3.486015 -3.419533 -2.033236 -0.978849 0.447635 -0.774497 0.868090 0.604111 0.947489
wb_dma_ch_pri_enc/inst_u4 1.394101 -0.080520 1.290263 0.483033 2.113141 1.095581 0.075477 0.546877 -1.496151 -0.778116 1.327175 3.486015 -3.419533 -2.033236 -0.978849 0.447635 -0.774497 0.868090 0.604111 0.947489
wb_dma_ch_pri_enc/inst_u7 1.394101 -0.080520 1.290263 0.483033 2.113141 1.095581 0.075477 0.546877 -1.496151 -0.778116 1.327175 3.486015 -3.419533 -2.033236 -0.978849 0.447635 -0.774497 0.868090 0.604111 0.947489
wb_dma_ch_pri_enc/inst_u6 1.394101 -0.080520 1.290263 0.483033 2.113141 1.095581 0.075477 0.546877 -1.496151 -0.778116 1.327175 3.486015 -3.419533 -2.033236 -0.978849 0.447635 -0.774497 0.868090 0.604111 0.947489
wb_dma_ch_pri_enc/inst_u1 1.394101 -0.080520 1.290263 0.483033 2.113141 1.095581 0.075477 0.546877 -1.496151 -0.778116 1.327175 3.486015 -3.419533 -2.033236 -0.978849 0.447635 -0.774497 0.868090 0.604111 0.947489
wb_dma_ch_pri_enc/inst_u0 1.394101 -0.080520 1.290263 0.483033 2.113141 1.095581 0.075477 0.546877 -1.496151 -0.778116 1.327175 3.486015 -3.419533 -2.033236 -0.978849 0.447635 -0.774497 0.868090 0.604111 0.947489
wb_dma_ch_pri_enc/inst_u3 1.394101 -0.080520 1.290263 0.483033 2.113141 1.095581 0.075477 0.546877 -1.496151 -0.778116 1.327175 3.486015 -3.419533 -2.033236 -0.978849 0.447635 -0.774497 0.868090 0.604111 0.947489
wb_dma_ch_pri_enc/inst_u2 1.394101 -0.080520 1.290263 0.483033 2.113141 1.095581 0.075477 0.546877 -1.496151 -0.778116 1.327175 3.486015 -3.419533 -2.033236 -0.978849 0.447635 -0.774497 0.868090 0.604111 0.947489
wb_dma/wire_de_start -0.275764 3.568327 -0.806672 -1.018275 3.053915 -1.902420 -1.422910 3.671237 -1.159699 1.516272 -0.611340 2.261393 -1.327577 0.934722 -0.741417 -0.611021 1.396193 -2.569583 0.265398 -2.258033
wb_dma_ch_sel/assign_130_req_p0/expr_1 0.847504 1.568870 -2.770561 1.021669 2.825549 -1.675489 -0.289066 2.962667 -1.980123 0.078857 3.043297 -2.559930 -2.848476 3.381379 -1.109059 -0.735223 0.157866 -0.826932 0.938303 -0.943204
wb_dma_rf/wire_ch_stop 1.197103 1.638433 0.695394 -1.630427 1.777223 2.364515 -1.561019 3.312037 -1.254655 -0.703322 0.932708 2.103794 -2.716317 -0.517594 1.417151 1.586768 0.163214 0.686576 1.900942 0.607663
wb_dma/wire_mast0_dout 4.224683 -4.815425 1.604974 0.174529 -0.037064 2.177347 -2.245405 1.215637 1.892474 0.022447 -1.774712 0.237118 -1.912014 -1.548396 3.495404 1.641870 -1.322202 -2.147111 -0.281391 2.478989
wb_dma_ch_rf/input_de_adr0 -1.580562 -1.122073 -0.684238 -0.482733 0.407118 1.175395 3.251897 0.120665 3.547557 0.544765 0.007822 -1.418739 -0.581454 0.252187 4.467741 2.810083 1.619714 1.074721 1.117991 0.297072
wb_dma_ch_rf/input_de_adr1 -0.993453 -0.945528 0.031790 1.714874 0.037776 0.522552 0.901291 -0.391481 -0.988172 -0.335348 2.867694 -0.838360 -0.622665 -0.537519 -2.723484 0.494508 -1.014783 2.689632 0.959743 -0.219075
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.368342 0.590242 -0.226509 1.663861 0.835484 -0.522049 1.596631 -0.755264 -1.722214 0.415960 1.783267 3.027997 -1.532020 -2.436749 -0.262406 -0.567224 -1.952479 0.764041 -0.115772 0.945044
wb_dma_wb_if/input_wbs_data_i 4.224683 -4.815425 1.604974 0.174529 -0.037064 2.177347 -2.245405 1.215637 1.892474 0.022447 -1.774712 0.237118 -1.912014 -1.548396 3.495404 1.641870 -1.322202 -2.147111 -0.281391 2.478989
wb_dma_de/reg_tsz_dec 0.647759 -1.502006 -3.550517 1.696203 3.495930 -2.255493 1.896212 1.151752 0.151279 2.146909 0.569582 -3.307868 -1.520118 0.177208 -0.746123 -1.405525 -0.637670 -2.331660 0.130366 -2.759924
wb_dma_ch_sel/input_ch0_am0 -0.522977 -1.277110 -1.397057 1.955378 0.465356 1.300280 1.455291 0.726722 1.265993 4.077254 2.677594 -1.025964 1.599861 0.003108 2.484639 1.187095 -2.196871 -0.537707 1.652412 0.487762
wb_dma_ch_sel/input_ch0_am1 -2.483660 -0.513034 0.098435 0.142916 1.231282 -1.700746 -0.443672 0.215293 0.741812 2.092760 1.348889 1.415948 -0.030622 -0.040700 -0.865804 2.778610 -1.260798 1.923363 0.032521 -3.376092
wb_dma_ch_sel/assign_162_req_p1 -0.368342 0.590242 -0.226509 1.663861 0.835484 -0.522049 1.596631 -0.755264 -1.722214 0.415960 1.783267 3.027997 -1.532020 -2.436749 -0.262406 -0.567224 -1.952479 0.764041 -0.115772 0.945044
wb_dma_de/always_23/block_1/case_1/block_8/if_2/cond 1.593022 -4.504403 -0.564353 2.094585 3.273664 -0.156048 0.275823 0.251353 -0.384361 -0.199971 0.951808 -1.564146 -2.721875 -0.762801 -2.461324 0.778233 -0.468153 -0.255939 -0.235424 -1.514729
wb_dma_rf/wire_ch5_csr 1.450374 -0.205154 0.657551 -2.050562 2.262143 2.798042 -1.854943 2.881728 -0.939691 0.578741 -2.756642 -2.131578 0.115972 1.568495 -0.280292 0.660522 1.556432 -0.085687 0.527384 -1.154499
wb_dma_ch_rf/wire_ch_am1_we -2.255430 0.871725 0.338105 -1.050508 0.264773 -3.097667 -0.390640 -1.679367 0.150352 0.922736 1.447040 1.300339 -1.142112 -0.027871 -0.278554 2.077812 -2.782313 2.165282 -1.326529 -3.382292
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1 -0.368342 0.590242 -0.226509 1.663861 0.835484 -0.522049 1.596631 -0.755264 -1.722214 0.415960 1.783267 3.027997 -1.532020 -2.436749 -0.262406 -0.567224 -1.952479 0.764041 -0.115772 0.945044
wb_dma_ch_rf/always_2/if_1/if_1/block_1 1.503968 -2.725966 3.192946 0.989723 1.199272 2.912003 -0.069639 -0.863573 0.911402 0.599178 0.286015 1.156914 -2.290630 0.298492 -3.762947 1.116813 -0.351301 4.241735 1.795267 0.554775
wb_dma_inc30r/wire_out -3.209728 -1.642298 0.025779 0.138487 -0.582094 1.599828 -0.205480 0.350651 0.146003 1.491335 2.715485 -1.606913 2.233633 -0.059126 -0.034056 3.792769 -2.021758 4.734391 1.073478 -2.384424
wb_dma_ch_pri_enc/reg_pri_out 1.394101 -0.080520 1.290263 0.483033 2.113141 1.095581 0.075477 0.546877 -1.496151 -0.778116 1.327175 3.486015 -3.419533 -2.033236 -0.978849 0.447635 -0.774497 0.868090 0.604111 0.947489
wb_dma/input_wb0_we_i 0.254545 -0.056650 -2.144264 2.409729 0.354222 0.655645 -2.685406 3.941743 -3.479074 3.960114 1.264682 1.892063 1.707251 0.292562 5.593239 1.138947 -3.877264 -1.284582 -0.888216 2.631001
wb_dma_de/always_2/if_1/if_1/stmt_1 -3.230797 -2.019201 -0.348476 -0.265416 -0.409743 0.317183 -0.718872 0.049124 0.988142 2.116937 1.998330 -0.245860 1.845221 -0.279188 1.852178 4.440700 -2.501132 3.762818 0.350158 -2.916589
wb_dma_ch_rf/wire_ch_txsz_dewe 3.557449 -1.910948 -1.486435 1.426031 2.826666 -1.270881 0.472167 0.742523 -0.034914 0.477121 1.348017 -2.055313 -2.394344 0.054679 -0.755682 -1.452371 -1.009251 -4.056003 0.044673 -0.268604
wb_dma_de/always_22/if_1/stmt_2 -0.076816 3.365447 -2.310666 -0.776287 2.977976 2.083466 -0.955721 4.682802 -1.960394 1.749169 -3.613408 1.332120 -0.891815 -0.624844 -1.392114 -3.867184 3.083405 -0.902654 1.876301 -1.204662
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/if_1/stmt_1 1.415382 2.163448 -2.240690 0.793942 1.117339 -0.416043 0.955019 2.200592 -0.787735 1.830027 3.837685 -1.020223 -1.389496 0.087180 2.997685 -0.524505 -2.417171 -3.125642 1.709276 1.312873
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.394101 -0.080520 1.290263 0.483033 2.113141 1.095581 0.075477 0.546877 -1.496151 -0.778116 1.327175 3.486015 -3.419533 -2.033236 -0.978849 0.447635 -0.774497 0.868090 0.604111 0.947489
wb_dma_ch_rf/assign_17_ch_am1_we/expr_1 -2.255430 0.871725 0.338105 -1.050508 0.264773 -3.097667 -0.390640 -1.679367 0.150352 0.922736 1.447040 1.300339 -1.142112 -0.027871 -0.278554 2.077812 -2.782313 2.165282 -1.326529 -3.382292
wb_dma_ch_sel/assign_149_req_p0/expr_1 1.375672 2.101755 -0.959350 -1.747146 1.863722 0.467367 -1.289475 3.732844 0.452126 0.424077 1.515393 -1.655208 -1.875400 2.910698 1.539223 1.074934 0.827828 -1.225946 2.146976 -0.704139
wb_dma/wire_de_ack 2.577276 -2.958799 3.007205 -1.439819 1.109429 0.012165 -3.090468 -0.319301 2.905075 -0.567254 -0.392007 2.840491 -1.255433 -0.414219 -0.310148 2.974966 0.338281 -2.558092 0.173395 -1.176505
wb_dma_wb_mast/always_1/if_1 4.224683 -4.815425 1.604974 0.174529 -0.037064 2.177347 -2.245405 1.215637 1.892474 0.022447 -1.774712 0.237118 -1.912014 -1.548396 3.495404 1.641870 -1.322202 -2.147111 -0.281391 2.478989
wb_dma_wb_if/wire_wb_cyc_o -0.368342 0.590242 -0.226509 1.663861 0.835484 -0.522049 1.596631 -0.755264 -1.722214 0.415960 1.783267 3.027997 -1.532020 -2.436749 -0.262406 -0.567224 -1.952479 0.764041 -0.115772 0.945044
wb_dma_ch_sel/assign_143_req_p0 1.375672 2.101755 -0.959350 -1.747146 1.863722 0.467367 -1.289475 3.732844 0.452126 0.424077 1.515393 -1.655208 -1.875400 2.910698 1.539223 1.074934 0.827828 -1.225946 2.146976 -0.704139
wb_dma_wb_mast/wire_mast_err 1.197103 1.638433 0.695394 -1.630427 1.777223 2.364515 -1.561019 3.312037 -1.254655 -0.703322 0.932708 2.103794 -2.716317 -0.517594 1.417151 1.586768 0.163214 0.686576 1.900942 0.607663
wb_dma_ch_sel/assign_129_req_p0/expr_1/expr_1 1.106063 -1.215491 -0.079491 0.669537 2.980460 0.777793 0.786955 1.494326 -0.391341 -0.380519 2.906994 0.035294 -3.945677 -0.276334 -1.047672 1.763762 -0.807593 1.814750 1.886511 -0.664221
wb_dma/wire_slv0_dout 3.261732 2.179494 2.325807 -0.940169 -1.633217 1.068782 -2.093507 -0.064787 3.174490 2.232823 3.142225 0.979986 1.687429 2.000818 0.943127 -0.641324 -0.145035 -8.215966 1.491261 2.644140
wb_dma_ch_sel/reg_am1 -2.483660 -0.513034 0.098435 0.142916 1.231282 -1.700746 -0.443672 0.215293 0.741812 2.092760 1.348889 1.415948 -0.030622 -0.040700 -0.865804 2.778610 -1.260798 1.923363 0.032521 -3.376092
wb_dma_ch_sel/input_next_ch 0.913996 0.227785 0.738049 -2.257149 3.516118 0.329013 -1.184700 1.518650 0.328092 0.965479 -2.800003 2.352213 -2.445570 -0.624969 -0.056052 0.759116 0.795182 0.057982 -0.181842 -2.681458
wb_dma_de/always_9 0.647759 -1.502006 -3.550517 1.696203 3.495930 -2.255493 1.896212 1.151752 0.151279 2.146909 0.569582 -3.307868 -1.520118 0.177208 -0.746123 -1.405525 -0.637670 -2.331660 0.130366 -2.759924
wb_dma_de/always_8 1.278166 2.508627 -0.891491 -0.040144 3.736662 0.108094 1.335850 2.171667 -1.394578 1.060707 1.015468 1.825048 -3.747497 -0.373979 -0.558239 -1.265638 -0.212745 -0.132345 1.468111 -0.334241
wb_dma_wb_mast/always_1/if_1/cond 4.224683 -4.815425 1.604974 0.174529 -0.037064 2.177347 -2.245405 1.215637 1.892474 0.022447 -1.774712 0.237118 -1.912014 -1.548396 3.495404 1.641870 -1.322202 -2.147111 -0.281391 2.478989
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.471869 2.477384 -1.861042 -0.697832 -0.097266 -0.532311 -1.103834 3.273149 -0.033154 0.258155 3.627694 -1.420092 -0.655210 2.396912 2.933708 1.874042 -0.505921 -0.590535 2.062939 -0.004420
wb_dma_rf/always_1/case_1/stmt_12 0.575931 -1.139531 2.145499 2.080292 -0.320045 -1.094565 2.491215 -2.306915 1.687211 1.821546 2.643338 1.240017 0.458194 -0.389830 0.066574 1.383768 -2.265635 -1.129974 0.163100 1.821239
wb_dma_rf/always_1/case_1/stmt_13 -1.070260 1.117180 0.316254 -0.613316 -0.694975 -2.752177 0.363060 -1.910747 -0.191411 -0.976626 2.396389 1.443062 -1.903546 -0.429879 0.548298 1.430885 -2.737560 1.860374 -0.861683 -0.999854
wb_dma_de/always_3 -2.944787 0.589248 -1.000398 1.681592 -0.086458 -2.368028 -1.725226 1.242340 -1.595385 0.536443 3.981796 -0.378919 0.590122 1.721027 -3.135935 1.589910 -0.917425 1.952429 0.216878 -2.423915
wb_dma_de/always_2 -2.245783 0.405939 1.079263 -2.691813 -0.676166 0.851111 0.368064 0.384808 2.820648 2.163884 0.884151 -0.303668 1.346550 -0.225725 2.982526 4.439075 -1.646371 2.564553 1.682700 -2.420971
wb_dma_de/always_5 2.455661 0.745390 -0.272132 -0.497345 4.288867 0.539558 0.910234 2.206329 0.354522 1.234734 1.613822 -0.761238 -4.139815 1.474486 -1.040384 0.056243 0.068488 -0.637165 2.042659 -1.156391
wb_dma_de/always_4 1.278166 2.508627 -0.891491 -0.040144 3.736662 0.108094 1.335850 2.171667 -1.394578 1.060707 1.015468 1.825048 -3.747497 -0.373979 -0.558239 -1.265638 -0.212745 -0.132345 1.468111 -0.334241
wb_dma_de/always_7 1.361624 -1.887654 -2.625234 1.290147 4.105928 -1.005485 1.600350 1.608539 -0.032650 1.487487 0.070770 -3.182806 -2.411279 0.661722 -1.237917 -0.892674 0.020072 -1.082552 0.522558 -2.383452
wb_dma_de/always_6 1.167870 0.441368 0.030130 0.559689 3.035060 0.428505 -0.580030 0.441106 -1.871131 -0.805635 0.961080 0.202476 -2.666049 -0.531981 -4.634325 -2.240692 1.490217 -1.859691 -0.343971 -1.174209
wb_dma_ch_sel/input_ch3_txsz 2.288054 -1.719721 1.899023 -0.247087 2.223703 1.738441 -1.049092 1.109263 0.095833 -0.890951 2.134987 1.199280 -3.537577 -0.325469 -0.750742 2.411958 -0.551241 0.479273 1.321841 0.240406
wb_dma_ch_rf/always_19/if_1/block_1/if_1/cond 0.326900 -0.006772 -1.230892 1.304518 2.217512 -2.352502 2.970915 -1.096551 1.282973 2.258048 1.282037 -0.392127 -1.381289 0.351970 -0.808504 -0.958738 -1.117646 -0.892416 0.099768 -1.347918
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1/stmt_1 -0.368342 0.590242 -0.226509 1.663861 0.835484 -0.522049 1.596631 -0.755264 -1.722214 0.415960 1.783267 3.027997 -1.532020 -2.436749 -0.262406 -0.567224 -1.952479 0.764041 -0.115772 0.945044
wb_dma_ch_rf/always_11/if_1 -0.721318 2.391145 -2.908066 0.876842 2.410631 0.767967 1.138291 3.691697 -3.405573 0.142166 2.503005 0.216012 -2.802183 -1.016828 1.000371 -0.343812 -0.948631 2.025291 2.124011 0.147780
wb_dma_ch_sel/assign_147_req_p0/expr_1 1.375672 2.101755 -0.959350 -1.747146 1.863722 0.467367 -1.289475 3.732844 0.452126 0.424077 1.515393 -1.655208 -1.875400 2.910698 1.539223 1.074934 0.827828 -1.225946 2.146976 -0.704139
wb_dma_ch_sel/always_45/case_1/cond -1.311204 0.530899 -1.162712 2.163445 -0.926485 -1.129274 -0.942031 0.917262 -1.903533 -0.891375 4.581195 -1.668968 0.108185 1.829486 -2.406183 0.314533 -0.631907 0.940637 0.671092 0.183511
wb_dma_ch_rf/assign_26_ch_adr1_dewe/expr_1 -1.123666 0.481307 -1.300351 1.438809 -1.005617 -1.913025 -0.860994 0.897636 -0.483867 -0.284409 4.331820 -1.242898 0.228017 2.240350 0.311677 1.513083 -0.977683 -0.132002 0.469949 0.166684
wb_dma_de/assign_68_de_txsz 0.741691 -1.286949 -2.154065 1.133250 4.151322 -2.454815 0.643017 0.413204 1.268975 1.568323 0.627469 -1.838680 -2.351098 0.959113 -2.754466 -1.284169 1.094656 -3.221791 -0.247343 -3.659747
wb_dma_de/always_23/block_1/case_1/block_10/if_2 2.115896 -2.329966 2.176121 -0.872945 1.234468 -0.936556 -3.689545 0.435144 1.833166 -1.395928 1.590957 2.124537 -1.603304 -0.253276 -0.193717 2.989706 0.631630 -4.637181 -0.959799 -1.083539
wb_dma_ch_rf/always_20/if_1 -0.480031 -0.158231 0.878630 -1.785297 -1.389589 2.116545 1.183811 0.562347 3.209673 1.558470 1.148551 -1.062000 1.453683 -0.051953 4.292859 3.557629 -1.268130 1.432200 2.527788 0.385900
wb_dma/input_wb0s_data_i 4.224683 -4.815425 1.604974 0.174529 -0.037064 2.177347 -2.245405 1.215637 1.892474 0.022447 -1.774712 0.237118 -1.912014 -1.548396 3.495404 1.641870 -1.322202 -2.147111 -0.281391 2.478989
wb_dma_de/reg_dma_done_d 2.791016 -0.056997 0.950134 -1.037794 3.320160 1.013499 -1.294649 1.720503 -0.303118 -0.359362 -2.230920 2.596211 -3.167794 -0.551732 -0.507526 -0.626729 1.578625 -1.662705 0.012593 -0.130246
wb_dma_de/always_23/block_1/case_1/block_9/if_1/stmt_1 0.193648 0.522361 0.535614 -1.000367 -0.512100 -0.272468 -0.472900 1.084879 2.440022 0.410499 2.222247 1.538929 -0.607111 0.456201 3.511647 3.102546 -0.759259 -0.496603 1.589365 0.488993
wb_dma_wb_slv/assign_1_rf_sel -0.487942 2.296832 -3.687658 1.496235 -1.167062 -4.137632 1.299004 3.138724 2.024394 -1.815849 2.170890 1.279878 -1.482806 1.717423 5.575830 0.221700 1.642238 1.206085 0.754222 2.414379
wb_dma_ch_rf/assign_23_ch_csr_dewe 4.529206 -5.373192 -0.095683 1.006894 2.526186 4.059260 -1.184033 2.044172 -0.954763 0.998937 -2.078195 -3.251467 -1.894438 -0.616531 0.958196 0.281092 -1.448201 -0.561021 1.196335 1.258817
wb_dma_de/always_4/if_1/if_1/cond 1.278166 2.508627 -0.891491 -0.040144 3.736662 0.108094 1.335850 2.171667 -1.394578 1.060707 1.015468 1.825048 -3.747497 -0.373979 -0.558239 -1.265638 -0.212745 -0.132345 1.468111 -0.334241
wb_dma_ch_sel/assign_376_gnt_p1 -0.368342 0.590242 -0.226509 1.663861 0.835484 -0.522049 1.596631 -0.755264 -1.722214 0.415960 1.783267 3.027997 -1.532020 -2.436749 -0.262406 -0.567224 -1.952479 0.764041 -0.115772 0.945044
wb_dma_de/wire_wr_ack 2.155193 0.081446 -0.509631 0.430886 4.066426 0.586079 0.413569 1.875036 -1.828289 0.373517 -0.314173 1.089524 -3.648320 -0.954801 -1.487534 -1.322814 0.103389 -0.749935 0.419055 -0.458326
wb_dma_de/always_23/block_1/case_1/block_8/if_2/stmt_1 1.593022 -4.504403 -0.564353 2.094585 3.273664 -0.156048 0.275823 0.251353 -0.384361 -0.199971 0.951808 -1.564146 -2.721875 -0.762801 -2.461324 0.778233 -0.468153 -0.255939 -0.235424 -1.514729
wb_dma_ch_arb/always_1 1.087785 -0.000905 1.282143 -2.697299 0.093711 3.777913 -3.455065 3.586239 -3.385308 -3.214568 -0.853599 -1.395020 -1.344454 0.102143 -0.639279 1.912241 0.337809 3.765575 1.381187 -0.010485
wb_dma_ch_arb/always_2 1.087785 -0.000905 1.282143 -2.697299 0.093711 3.777913 -3.455065 3.586239 -3.385308 -3.214568 -0.853599 -1.395020 -1.344454 0.102143 -0.639279 1.912241 0.337809 3.765575 1.381187 -0.010485
wb_dma/wire_ch0_txsz 2.412395 -1.723835 -0.060367 0.572645 3.830547 -0.919337 -0.656427 0.333629 0.747292 0.959049 0.324851 -1.235367 -2.650566 1.254479 -2.919389 -0.771972 0.867355 -3.534525 -0.483694 -2.122497
wb_dma_de/always_19 -3.731462 -0.105827 -1.222405 -0.837560 -0.010967 -1.798489 -1.434214 2.522639 2.028983 1.637355 0.448097 3.371032 -0.306030 -1.298501 2.066558 4.057648 -0.681063 3.409384 1.730120 -3.599795
wb_dma_de/always_18 -0.954074 -2.673489 -0.666610 3.713158 -0.290254 -0.234221 -2.624664 1.407490 0.057235 0.746641 4.203729 -1.090025 1.215553 3.176614 -0.782820 2.386378 0.642466 -1.849874 0.054456 0.928985
wb_dma_de/always_15 2.695179 -1.853830 -0.490920 0.339561 3.958993 0.551943 0.215133 1.624303 -0.013767 0.882793 0.094921 -2.094775 -3.005628 0.903548 -1.490947 -0.160154 0.170743 -1.358639 0.670062 -1.335059
wb_dma_de/always_14 1.197103 1.638433 0.695394 -1.630427 1.777223 2.364515 -1.561019 3.312037 -1.254655 -0.703322 0.932708 2.103794 -2.716317 -0.517594 1.417151 1.586768 0.163214 0.686576 1.900942 0.607663
wb_dma_de/always_11 -1.123666 0.481307 -1.300351 1.438809 -1.005617 -1.913025 -0.860994 0.897636 -0.483867 -0.284409 4.331820 -1.242898 0.228017 2.240350 0.311677 1.513083 -0.977683 -0.132002 0.469949 0.166684
wb_dma_de/always_13 0.913996 0.227785 0.738049 -2.257149 3.516118 0.329013 -1.184700 1.518650 0.328092 0.965479 -2.800003 2.352213 -2.445570 -0.624969 -0.056052 0.759116 0.795182 0.057982 -0.181842 -2.681458
wb_dma_de/always_12 1.278166 2.508627 -0.891491 -0.040144 3.736662 0.108094 1.335850 2.171667 -1.394578 1.060707 1.015468 1.825048 -3.747497 -0.373979 -0.558239 -1.265638 -0.212745 -0.132345 1.468111 -0.334241
wb_dma_rf/assign_6_csr_we/expr_1/expr_1 3.053065 2.263390 -1.452781 -2.025828 1.715858 -0.749725 1.244473 -0.676884 1.826438 1.398828 0.147017 3.461571 -2.299489 -0.950629 5.403999 -1.083898 -1.847489 -2.495820 -0.205469 0.954012
wb_dma_ch_sel/assign_155_req_p0/expr_1 1.375672 2.101755 -0.959350 -1.747146 1.863722 0.467367 -1.289475 3.732844 0.452126 0.424077 1.515393 -1.655208 -1.875400 2.910698 1.539223 1.074934 0.827828 -1.225946 2.146976 -0.704139
wb_dma_ch_pri_enc/wire_pri13_out 1.394101 -0.080520 1.290263 0.483033 2.113141 1.095581 0.075477 0.546877 -1.496151 -0.778116 1.327175 3.486015 -3.419533 -2.033236 -0.978849 0.447635 -0.774497 0.868090 0.604111 0.947489
wb_dma_de/reg_read_r 2.695179 -1.853830 -0.490920 0.339561 3.958993 0.551943 0.215133 1.624303 -0.013767 0.882793 0.094921 -2.094775 -3.005628 0.903548 -1.490947 -0.160154 0.170743 -1.358639 0.670062 -1.335059
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/stmt_1 2.638464 -1.342218 0.345821 0.381771 3.595556 2.417801 -1.996223 3.019308 -3.162740 -1.166233 0.673799 0.947926 -3.939242 -1.404506 -1.113820 0.447435 -0.103220 -0.591471 0.485420 0.426981
wb_dma/assign_9_slv0_pt_in 0.024545 -1.306888 -1.278539 2.981899 -0.129202 -2.458470 0.978878 -0.912689 0.125308 -0.545274 3.123250 1.865833 -1.574908 -1.568087 1.047581 0.060802 -0.969806 -0.311758 -1.079875 1.596598
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2/expr_1 2.115896 -2.329966 2.176121 -0.872945 1.234468 -0.936556 -3.689545 0.435144 1.833166 -1.395928 1.590957 2.124537 -1.603304 -0.253276 -0.193717 2.989706 0.631630 -4.637181 -0.959799 -1.083539
wb_dma_ch_rf/always_17/if_1/block_1 1.167870 0.441368 0.030130 0.559689 3.035060 0.428505 -0.580030 0.441106 -1.871131 -0.805635 0.961080 0.202476 -2.666049 -0.531981 -4.634325 -2.240692 1.490217 -1.859691 -0.343971 -1.174209
wb_dma_ch_rf/assign_10_ch_enable/expr_1 -2.911004 0.222512 1.435981 -0.593943 -0.699702 2.207916 -2.825188 3.909886 -0.084063 -1.454494 -0.522765 2.851146 2.309067 -1.563502 -1.525748 2.852452 3.579215 1.729249 1.942510 -1.021187
wb_dma_de/always_23/block_1/case_1/block_5/if_1/cond 2.455661 0.745390 -0.272132 -0.497345 4.288867 0.539558 0.910234 2.206329 0.354522 1.234734 1.613822 -0.761238 -4.139815 1.474486 -1.040384 0.056243 0.068488 -0.637165 2.042659 -1.156391
wb_dma_de/assign_20_adr0_cnt_next/expr_1 -0.522977 -1.277110 -1.397057 1.955378 0.465356 1.300280 1.455291 0.726722 1.265993 4.077254 2.677594 -1.025964 1.599861 0.003108 2.484639 1.187095 -2.196871 -0.537707 1.652412 0.487762
wb_dma_ch_pri_enc/wire_pri2_out 1.394101 -0.080520 1.290263 0.483033 2.113141 1.095581 0.075477 0.546877 -1.496151 -0.778116 1.327175 3.486015 -3.419533 -2.033236 -0.978849 0.447635 -0.774497 0.868090 0.604111 0.947489
wb_dma_de/always_11/stmt_1 -1.123666 0.481307 -1.300351 1.438809 -1.005617 -1.913025 -0.860994 0.897636 -0.483867 -0.284409 4.331820 -1.242898 0.228017 2.240350 0.311677 1.513083 -0.977683 -0.132002 0.469949 0.166684
wb_dma_ch_rf/wire_ch_adr1_we -1.311204 0.530899 -1.162712 2.163445 -0.926485 -1.129274 -0.942031 0.917262 -1.903533 -0.891375 4.581195 -1.668968 0.108185 1.829486 -2.406183 0.314533 -0.631907 0.940637 0.671092 0.183511
wb_dma_ch_sel_checker/input_ch_sel 1.861150 -1.058969 2.806617 -0.115180 -0.397170 0.887632 -1.561676 -0.863860 0.700887 -0.341905 2.151293 2.467291 -0.993776 -0.735626 0.531510 1.973249 -1.418828 -1.722824 -0.121363 1.686234
wb_dma_ch_sel/input_ch1_adr1 -0.993453 -0.945528 0.031790 1.714874 0.037776 0.522552 0.901291 -0.391481 -0.988172 -0.335348 2.867694 -0.838360 -0.622665 -0.537519 -2.723484 0.494508 -1.014783 2.689632 0.959743 -0.219075
wb_dma/wire_slv0_pt_in 0.024545 -1.306888 -1.278539 2.981899 -0.129202 -2.458470 0.978878 -0.912689 0.125308 -0.545274 3.123250 1.865833 -1.574908 -1.568087 1.047581 0.060802 -0.969806 -0.311758 -1.079875 1.596598
wb_dma_rf/always_2/if_1/if_1/cond 3.168157 2.658384 1.226682 -2.688627 1.050740 1.188209 1.223692 -0.269800 1.287625 0.237986 -2.246402 2.410459 -3.566597 0.851206 2.808861 -1.132471 -0.164044 1.075917 1.354018 2.054149
wb_dma_pri_enc_sub/reg_pri_out_d 1.394101 -0.080520 1.290263 0.483033 2.113141 1.095581 0.075477 0.546877 -1.496151 -0.778116 1.327175 3.486015 -3.419533 -2.033236 -0.978849 0.447635 -0.774497 0.868090 0.604111 0.947489
wb_dma_ch_pri_enc/always_4/case_1 1.394101 -0.080520 1.290263 0.483033 2.113141 1.095581 0.075477 0.546877 -1.496151 -0.778116 1.327175 3.486015 -3.419533 -2.033236 -0.978849 0.447635 -0.774497 0.868090 0.604111 0.947489
wb_dma_ch_pri_enc/wire_pri29_out 1.394101 -0.080520 1.290263 0.483033 2.113141 1.095581 0.075477 0.546877 -1.496151 -0.778116 1.327175 3.486015 -3.419533 -2.033236 -0.978849 0.447635 -0.774497 0.868090 0.604111 0.947489
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2/expr_1/expr_1 2.729126 -3.680335 1.336992 0.960416 2.639501 0.857249 -1.243654 0.263509 -0.323414 -0.801238 1.115320 -0.242141 -2.796968 -0.501621 -2.044979 1.266023 -0.300672 -1.521173 -0.393292 -0.274353
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/if_1 1.167870 0.441368 0.030130 0.559689 3.035060 0.428505 -0.580030 0.441106 -1.871131 -0.805635 0.961080 0.202476 -2.666049 -0.531981 -4.634325 -2.240692 1.490217 -1.859691 -0.343971 -1.174209
wb_dma_de/wire_read_hold -0.368342 0.590242 -0.226509 1.663861 0.835484 -0.522049 1.596631 -0.755264 -1.722214 0.415960 1.783267 3.027997 -1.532020 -2.436749 -0.262406 -0.567224 -1.952479 0.764041 -0.115772 0.945044
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1 -1.311204 0.530899 -1.162712 2.163445 -0.926485 -1.129274 -0.942031 0.917262 -1.903533 -0.891375 4.581195 -1.668968 0.108185 1.829486 -2.406183 0.314533 -0.631907 0.940637 0.671092 0.183511
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1/expr_1/expr_1 1.106063 -1.215491 -0.079491 0.669537 2.980460 0.777793 0.786955 1.494326 -0.391341 -0.380519 2.906994 0.035294 -3.945677 -0.276334 -1.047672 1.763762 -0.807593 1.814750 1.886511 -0.664221
wb_dma_ch_rf/wire_sw_pointer 1.585443 1.704177 -0.059123 -3.305696 2.502225 -1.922726 -3.071751 0.897670 -1.357993 -0.771372 -2.615947 1.590198 -3.778629 1.293354 0.993075 0.112843 -0.478899 -0.167737 -1.824606 -2.536870
wb_dma/wire_slv0_din -1.325511 2.015759 0.572948 0.845858 -1.080335 -2.634358 4.737682 0.058239 0.749402 1.916477 1.071407 -1.981223 0.700608 -1.135391 0.108714 1.351852 -1.104276 -0.737145 2.482513 1.077324
wb_dma_ch_rf/input_dma_err 1.197103 1.638433 0.695394 -1.630427 1.777223 2.364515 -1.561019 3.312037 -1.254655 -0.703322 0.932708 2.103794 -2.716317 -0.517594 1.417151 1.586768 0.163214 0.686576 1.900942 0.607663
wb_dma_ch_sel/assign_158_req_p1 -0.368342 0.590242 -0.226509 1.663861 0.835484 -0.522049 1.596631 -0.755264 -1.722214 0.415960 1.783267 3.027997 -1.532020 -2.436749 -0.262406 -0.567224 -1.952479 0.764041 -0.115772 0.945044
wb_dma_ch_rf/assign_17_ch_am1_we -2.255430 0.871725 0.338105 -1.050508 0.264773 -3.097667 -0.390640 -1.679367 0.150352 0.922736 1.447040 1.300339 -1.142112 -0.027871 -0.278554 2.077812 -2.782313 2.165282 -1.326529 -3.382292
wb_dma_ch_rf/assign_7_pointer_s 0.026855 -2.701561 0.785596 1.210486 -1.260451 -0.111062 0.156822 -3.299790 0.552698 -0.924381 3.615843 -0.258234 -0.993473 -0.141103 -0.513205 1.723683 -2.033525 1.081488 -0.272098 0.741482
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1 1.394101 -0.080520 1.290263 0.483033 2.113141 1.095581 0.075477 0.546877 -1.496151 -0.778116 1.327175 3.486015 -3.419533 -2.033236 -0.978849 0.447635 -0.774497 0.868090 0.604111 0.947489
wb_dma_wb_slv/always_5/stmt_1 0.403233 2.270708 -1.718282 -0.013014 -0.598075 -1.881344 -1.273997 2.612740 0.555364 0.638875 4.231688 -0.457082 -0.178687 2.188909 3.604463 1.537509 -1.268870 -2.865871 1.344706 0.813537
wb_dma_ch_sel/assign_161_req_p1/expr_1 -0.368342 0.590242 -0.226509 1.663861 0.835484 -0.522049 1.596631 -0.755264 -1.722214 0.415960 1.783267 3.027997 -1.532020 -2.436749 -0.262406 -0.567224 -1.952479 0.764041 -0.115772 0.945044
wb_dma_wb_mast/assign_1 0.751940 -2.250449 -1.897988 2.860083 0.276349 -0.425044 -4.918847 2.282039 -5.386261 2.640193 2.345186 0.594622 1.118111 -1.088645 -0.548088 0.027310 -4.899569 -1.761047 -1.748171 0.184526
wb_dma_ch_sel/input_de_ack 2.577276 -2.958799 3.007205 -1.439819 1.109429 0.012165 -3.090468 -0.319301 2.905075 -0.567254 -0.392007 2.840491 -1.255433 -0.414219 -0.310148 2.974966 0.338281 -2.558092 0.173395 -1.176505
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.471869 2.477384 -1.861042 -0.697832 -0.097266 -0.532311 -1.103834 3.273149 -0.033154 0.258155 3.627694 -1.420092 -0.655210 2.396912 2.933708 1.874042 -0.505921 -0.590535 2.062939 -0.004420
wb_dma_de/assign_67_dma_done_all/expr_1/expr_1/expr_1 0.691012 0.985694 -2.050137 0.122171 3.226474 1.011097 0.563497 3.871416 -1.346462 0.527446 3.386708 -1.890325 -3.531314 0.971496 0.599474 1.200186 -0.762230 1.175863 2.876282 -0.836540
wb_dma_ch_sel/reg_valid_sel -0.275764 3.568327 -0.806672 -1.018275 3.053915 -1.902420 -1.422910 3.671237 -1.159699 1.516272 -0.611340 2.261393 -1.327577 0.934722 -0.741417 -0.611021 1.396193 -2.569583 0.265398 -2.258033
wb_dma_de/assign_63_chunk_cnt_is_0_d 1.278166 2.508627 -0.891491 -0.040144 3.736662 0.108094 1.335850 2.171667 -1.394578 1.060707 1.015468 1.825048 -3.747497 -0.373979 -0.558239 -1.265638 -0.212745 -0.132345 1.468111 -0.334241
wb_dma_de/assign_64_tsz_cnt_is_0_d 1.090253 0.420415 -0.720749 0.193618 3.181439 1.257681 0.587934 1.724965 -2.620481 -0.794945 0.226900 -0.865626 -2.990363 -0.569846 -3.052537 -1.561724 0.610168 1.028686 0.766189 -0.905292
wb_dma_ch_rf/always_4/if_1/block_1/if_1/cond 0.026855 -2.701561 0.785596 1.210486 -1.260451 -0.111062 0.156822 -3.299790 0.552698 -0.924381 3.615843 -0.258234 -0.993473 -0.141103 -0.513205 1.723683 -2.033525 1.081488 -0.272098 0.741482
wb_dma_wb_mast/always_4/stmt_1 -0.368342 0.590242 -0.226509 1.663861 0.835484 -0.522049 1.596631 -0.755264 -1.722214 0.415960 1.783267 3.027997 -1.532020 -2.436749 -0.262406 -0.567224 -1.952479 0.764041 -0.115772 0.945044
wb_dma_ch_sel/assign_375_gnt_p0 1.828105 -2.053555 1.142918 -2.638441 0.308736 2.661975 -3.740890 3.562001 -1.570021 -2.487656 -0.700779 -3.685442 -1.377287 1.429914 -1.199185 2.902178 -0.258171 3.649203 1.843395 -1.545567
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.368342 0.590242 -0.226509 1.663861 0.835484 -0.522049 1.596631 -0.755264 -1.722214 0.415960 1.783267 3.027997 -1.532020 -2.436749 -0.262406 -0.567224 -1.952479 0.764041 -0.115772 0.945044
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.471869 2.477384 -1.861042 -0.697832 -0.097266 -0.532311 -1.103834 3.273149 -0.033154 0.258155 3.627694 -1.420092 -0.655210 2.396912 2.933708 1.874042 -0.505921 -0.590535 2.062939 -0.004420
wb_dma/inst_u2 -0.200906 3.147062 -1.179234 -2.076180 1.483649 2.470308 -1.183043 4.518953 -0.524026 0.628612 -2.929516 0.522927 -0.226703 0.044305 0.408817 -1.654668 3.038729 0.126009 2.145362 -0.822225
wb_dma/inst_u1 0.232409 2.059368 -0.573628 -2.108547 2.335953 1.814981 0.204351 3.264146 0.492640 1.500499 -3.843686 -0.076440 0.212378 0.711951 -0.095014 -1.129780 2.822175 0.506769 1.818768 -1.565769
wb_dma/inst_u0 -0.362582 3.499115 -0.082411 -4.332352 -0.527406 1.705971 -2.011382 0.711846 0.035488 0.235292 -1.348569 -1.893016 1.025132 2.328507 0.234439 -0.495731 1.457278 -0.006744 1.162784 -1.812057
wb_dma/inst_u4 1.565407 -1.472081 -0.842017 1.771710 1.936786 -0.225119 -0.687751 4.612182 -5.932888 -2.769029 -1.451458 -0.666868 0.581710 -0.222236 2.973665 1.844294 -1.399577 -2.077296 -0.596673 1.891538
wb_dma_ch_rf/assign_2_ch_adr1 -0.698377 2.298808 0.148747 1.190787 -1.599547 -0.596847 -1.675195 -0.210356 -2.257926 -1.576263 5.839117 -1.369880 -0.709964 1.943051 -3.275333 -0.635237 -1.205970 -0.373540 0.226166 0.610835
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.357959 -1.792540 2.709145 -1.948736 0.350786 3.120653 -0.846792 0.296139 -0.074482 -3.233485 2.299163 -0.155016 -2.521702 -0.762442 0.542154 4.020600 -0.320133 2.067379 1.146184 0.642574
wb_dma_ch_rf/wire_pointer_s 0.026855 -2.701561 0.785596 1.210486 -1.260451 -0.111062 0.156822 -3.299790 0.552698 -0.924381 3.615843 -0.258234 -0.993473 -0.141103 -0.513205 1.723683 -2.033525 1.081488 -0.272098 0.741482
wb_dma_ch_sel/always_40/case_1/stmt_1 1.165924 -1.644633 2.013490 0.356214 1.565382 2.642402 -0.958610 0.623016 -1.183580 -1.423249 2.620731 -0.523716 -2.835262 0.073378 -3.860730 1.485263 -0.185616 2.667084 1.525067 -0.151674
wb_dma_ch_sel/always_40/case_1/stmt_2 2.288054 -1.719721 1.899023 -0.247087 2.223703 1.738441 -1.049092 1.109263 0.095833 -0.890951 2.134987 1.199280 -3.537577 -0.325469 -0.750742 2.411958 -0.551241 0.479273 1.321841 0.240406
wb_dma_ch_sel/always_40/case_1/stmt_3 1.861150 -1.058969 2.806617 -0.115180 -0.397170 0.887632 -1.561676 -0.863860 0.700887 -0.341905 2.151293 2.467291 -0.993776 -0.735626 0.531510 1.973249 -1.418828 -1.722824 -0.121363 1.686234
wb_dma_ch_sel/always_40/case_1/stmt_4 2.236993 -2.942167 3.275013 -0.230221 1.004734 2.070979 -0.408594 -0.809786 2.067619 0.106012 -0.413264 2.468750 -2.240299 -0.390032 -0.132457 2.512055 -0.510667 1.905848 1.053642 0.954510
wb_dma_pri_enc_sub 1.394101 -0.080520 1.290263 0.483033 2.113141 1.095581 0.075477 0.546877 -1.496151 -0.778116 1.327175 3.486015 -3.419533 -2.033236 -0.978849 0.447635 -0.774497 0.868090 0.604111 0.947489
wb_dma_ch_rf/reg_ch_am1_r -2.255430 0.871725 0.338105 -1.050508 0.264773 -3.097667 -0.390640 -1.679367 0.150352 0.922736 1.447040 1.300339 -1.142112 -0.027871 -0.278554 2.077812 -2.782313 2.165282 -1.326529 -3.382292
wb_dma_de/assign_72_dma_err 1.197103 1.638433 0.695394 -1.630427 1.777223 2.364515 -1.561019 3.312037 -1.254655 -0.703322 0.932708 2.103794 -2.716317 -0.517594 1.417151 1.586768 0.163214 0.686576 1.900942 0.607663
wb_dma_de/reg_ptr_adr_low -1.010625 -3.964521 0.605480 3.694198 -0.072643 1.461606 -1.894069 0.315018 1.386857 1.152821 3.309550 0.484297 1.328865 1.155336 -0.898502 2.811341 1.044976 -1.540234 0.370648 1.086883
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.357959 -1.792540 2.709145 -1.948736 0.350786 3.120653 -0.846792 0.296139 -0.074482 -3.233485 2.299163 -0.155016 -2.521702 -0.762442 0.542154 4.020600 -0.320133 2.067379 1.146184 0.642574
wb_dma_de/reg_state -0.076816 3.365447 -2.310666 -0.776287 2.977976 2.083466 -0.955721 4.682802 -1.960394 1.749169 -3.613408 1.332120 -0.891815 -0.624844 -1.392114 -3.867184 3.083405 -0.902654 1.876301 -1.204662
wb_dma_ch_rf/always_26/if_1 1.585443 1.704177 -0.059123 -3.305696 2.502225 -1.922726 -3.071751 0.897670 -1.357993 -0.771372 -2.615947 1.590198 -3.778629 1.293354 0.993075 0.112843 -0.478899 -0.167737 -1.824606 -2.536870
wb_dma_de/always_23/block_1/case_1/block_5/if_1 -1.169476 -0.373265 -0.718805 -0.155422 2.729810 3.870570 2.007397 1.267978 -1.535609 3.467178 -2.409905 -2.044027 -1.434762 -3.276829 -0.583150 -1.481697 -0.568487 1.399436 0.642869 -1.537094
wb_dma_de/always_23/block_1/case_1/block_8/if_3/block_1/stmt_2 2.115896 -2.329966 2.176121 -0.872945 1.234468 -0.936556 -3.689545 0.435144 1.833166 -1.395928 1.590957 2.124537 -1.603304 -0.253276 -0.193717 2.989706 0.631630 -4.637181 -0.959799 -1.083539
wb_dma_ch_sel/assign_113_valid 1.873767 1.171201 -0.285762 -1.827728 3.243997 0.881847 0.255255 2.927018 1.593643 1.491240 0.638299 -0.674482 -2.768684 1.489162 1.284916 1.183106 0.445049 -0.825273 2.429545 -1.339172
wb_dma_ch_rf/assign_25_ch_adr0_dewe/expr_1/expr_2 0.193648 0.522361 0.535614 -1.000367 -0.512100 -0.272468 -0.472900 1.084879 2.440022 0.410499 2.222247 1.538929 -0.607111 0.456201 3.511647 3.102546 -0.759259 -0.496603 1.589365 0.488993
wb_dma_inc30r/always_1 -1.580529 2.056167 3.395572 -1.154948 0.354835 0.010735 -0.127300 -2.114438 1.305466 3.550798 3.813745 -1.189865 1.825799 1.066990 -3.824533 2.223344 -2.957990 1.314686 0.532112 -3.514152
wb_dma_de/always_23/block_1/case_1/cond -0.076816 3.365447 -2.310666 -0.776287 2.977976 2.083466 -0.955721 4.682802 -1.960394 1.749169 -3.613408 1.332120 -0.891815 -0.624844 -1.392114 -3.867184 3.083405 -0.902654 1.876301 -1.204662
wb_dma_ch_sel/assign_128_req_p0/expr_1 0.847504 1.568870 -2.770561 1.021669 2.825549 -1.675489 -0.289066 2.962667 -1.980123 0.078857 3.043297 -2.559930 -2.848476 3.381379 -1.109059 -0.735223 0.157866 -0.826932 0.938303 -0.943204
wb_dma_de/always_8/stmt_1/expr_1/expr_1 2.455661 0.745390 -0.272132 -0.497345 4.288867 0.539558 0.910234 2.206329 0.354522 1.234734 1.613822 -0.761238 -4.139815 1.474486 -1.040384 0.056243 0.068488 -0.637165 2.042659 -1.156391
wb_dma_ch_arb/always_2/block_1/case_1/if_2/cond 2.288054 -1.719721 1.899023 -0.247087 2.223703 1.738441 -1.049092 1.109263 0.095833 -0.890951 2.134987 1.199280 -3.537577 -0.325469 -0.750742 2.411958 -0.551241 0.479273 1.321841 0.240406
wb_dma_de/always_9/stmt_1/expr_1/expr_1 -0.806364 -3.068025 -2.821321 1.933264 3.641938 -1.817415 2.092469 0.536966 0.848172 1.742507 -0.271026 -2.087952 -1.917307 -0.327132 -1.647011 0.017276 0.205398 0.584326 0.075560 -3.609554
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1 1.165882 0.718851 0.494949 -1.274590 0.215776 2.011313 -2.785794 2.927678 -1.427955 -2.894591 2.959054 -2.500396 -2.022639 2.955950 -0.931211 1.877702 1.150614 1.139732 1.842024 0.454389
wb_dma_ch_sel/assign_148_req_p0 1.375672 2.101755 -0.959350 -1.747146 1.863722 0.467367 -1.289475 3.732844 0.452126 0.424077 1.515393 -1.655208 -1.875400 2.910698 1.539223 1.074934 0.827828 -1.225946 2.146976 -0.704139
wb_dma/wire_ndr 0.691012 0.985694 -2.050137 0.122171 3.226474 1.011097 0.563497 3.871416 -1.346462 0.527446 3.386708 -1.890325 -3.531314 0.971496 0.599474 1.200186 -0.762230 1.175863 2.876282 -0.836540
wb_dma_ch_sel/assign_126_ch_sel/expr_1/expr_1 2.288054 -1.719721 1.899023 -0.247087 2.223703 1.738441 -1.049092 1.109263 0.095833 -0.890951 2.134987 1.199280 -3.537577 -0.325469 -0.750742 2.411958 -0.551241 0.479273 1.321841 0.240406
wb_dma_pri_enc_sub/always_3/if_1/if_1 1.394101 -0.080520 1.290263 0.483033 2.113141 1.095581 0.075477 0.546877 -1.496151 -0.778116 1.327175 3.486015 -3.419533 -2.033236 -0.978849 0.447635 -0.774497 0.868090 0.604111 0.947489
wb_dma_ch_sel/always_8/stmt_1/expr_1 2.236993 -2.942167 3.275013 -0.230221 1.004734 2.070979 -0.408594 -0.809786 2.067619 0.106012 -0.413264 2.468750 -2.240299 -0.390032 -0.132457 2.512055 -0.510667 1.905848 1.053642 0.954510
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/stmt_1 0.729985 -1.368533 2.292906 -1.028530 0.289615 3.116408 -1.475850 0.734481 -1.246310 -3.175650 2.864533 -1.069788 -2.263663 -0.002620 -2.181000 2.870957 0.046910 3.005066 1.406010 0.158055
wb_dma_rf/input_dma_done_all 2.695179 -1.853830 -0.490920 0.339561 3.958993 0.551943 0.215133 1.624303 -0.013767 0.882793 0.094921 -2.094775 -3.005628 0.903548 -1.490947 -0.160154 0.170743 -1.358639 0.670062 -1.335059
wb_dma_ch_rf/assign_18_pointer_we/expr_1/expr_1 0.026855 -2.701561 0.785596 1.210486 -1.260451 -0.111062 0.156822 -3.299790 0.552698 -0.924381 3.615843 -0.258234 -0.993473 -0.141103 -0.513205 1.723683 -2.033525 1.081488 -0.272098 0.741482
wb_dma_de/assign_66_dma_done 0.913996 0.227785 0.738049 -2.257149 3.516118 0.329013 -1.184700 1.518650 0.328092 0.965479 -2.800003 2.352213 -2.445570 -0.624969 -0.056052 0.759116 0.795182 0.057982 -0.181842 -2.681458
wb_dma/wire_ch4_csr 1.450374 -0.205154 0.657551 -2.050562 2.262143 2.798042 -1.854943 2.881728 -0.939691 0.578741 -2.756642 -2.131578 0.115972 1.568495 -0.280292 0.660522 1.556432 -0.085687 0.527384 -1.154499
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.368342 0.590242 -0.226509 1.663861 0.835484 -0.522049 1.596631 -0.755264 -1.722214 0.415960 1.783267 3.027997 -1.532020 -2.436749 -0.262406 -0.567224 -1.952479 0.764041 -0.115772 0.945044
wb_dma_ch_sel/input_ch3_csr 2.918012 -0.226077 0.143878 -2.196837 4.466314 1.951761 -2.215374 2.270133 -0.132199 3.402552 -3.285926 -1.375819 -0.088755 2.357307 2.136136 0.542362 0.468940 -3.628177 -0.990283 -1.705333
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.357959 -1.792540 2.709145 -1.948736 0.350786 3.120653 -0.846792 0.296139 -0.074482 -3.233485 2.299163 -0.155016 -2.521702 -0.762442 0.542154 4.020600 -0.320133 2.067379 1.146184 0.642574
wb_dma_de/wire_adr1_cnt_next -2.633550 -0.430614 0.004788 1.097448 1.054901 -1.102159 -0.168586 -0.100879 -0.511048 1.446432 2.243917 0.163354 -0.134979 0.136183 -3.454753 1.489281 -1.035462 2.881495 0.243166 -3.086844
wb_dma/wire_de_adr0 -0.480031 -0.158231 0.878630 -1.785297 -1.389589 2.116545 1.183811 0.562347 3.209673 1.558470 1.148551 -1.062000 1.453683 -0.051953 4.292859 3.557629 -1.268130 1.432200 2.527788 0.385900
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.394101 -0.080520 1.290263 0.483033 2.113141 1.095581 0.075477 0.546877 -1.496151 -0.778116 1.327175 3.486015 -3.419533 -2.033236 -0.978849 0.447635 -0.774497 0.868090 0.604111 0.947489
wb_dma_de/reg_adr0_cnt -2.245783 0.405939 1.079263 -2.691813 -0.676166 0.851111 0.368064 0.384808 2.820648 2.163884 0.884151 -0.303668 1.346550 -0.225725 2.982526 4.439075 -1.646371 2.564553 1.682700 -2.420971
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/cond 1.394101 -0.080520 1.290263 0.483033 2.113141 1.095581 0.075477 0.546877 -1.496151 -0.778116 1.327175 3.486015 -3.419533 -2.033236 -0.978849 0.447635 -0.774497 0.868090 0.604111 0.947489
wb_dma/wire_am0 -0.522977 -1.277110 -1.397057 1.955378 0.465356 1.300280 1.455291 0.726722 1.265993 4.077254 2.677594 -1.025964 1.599861 0.003108 2.484639 1.187095 -2.196871 -0.537707 1.652412 0.487762
wb_dma/wire_am1 -2.483660 -0.513034 0.098435 0.142916 1.231282 -1.700746 -0.443672 0.215293 0.741812 2.092760 1.348889 1.415948 -0.030622 -0.040700 -0.865804 2.778610 -1.260798 1.923363 0.032521 -3.376092
wb_dma_ch_sel/assign_137_req_p0/expr_1 1.375672 2.101755 -0.959350 -1.747146 1.863722 0.467367 -1.289475 3.732844 0.452126 0.424077 1.515393 -1.655208 -1.875400 2.910698 1.539223 1.074934 0.827828 -1.225946 2.146976 -0.704139
wb_dma_ch_sel/assign_140_req_p0/expr_1 1.375672 2.101755 -0.959350 -1.747146 1.863722 0.467367 -1.289475 3.732844 0.452126 0.424077 1.515393 -1.655208 -1.875400 2.910698 1.539223 1.074934 0.827828 -1.225946 2.146976 -0.704139
wb_dma_ch_rf/always_22/if_1/if_1 -0.522977 -1.277110 -1.397057 1.955378 0.465356 1.300280 1.455291 0.726722 1.265993 4.077254 2.677594 -1.025964 1.599861 0.003108 2.484639 1.187095 -2.196871 -0.537707 1.652412 0.487762
wb_dma_de/assign_69_de_adr0 -0.480031 -0.158231 0.878630 -1.785297 -1.389589 2.116545 1.183811 0.562347 3.209673 1.558470 1.148551 -1.062000 1.453683 -0.051953 4.292859 3.557629 -1.268130 1.432200 2.527788 0.385900
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.005140 2.270014 -1.658438 -1.386808 1.382788 0.580319 1.040446 3.333757 1.496970 2.010795 2.396199 -0.664196 -1.397390 0.720532 4.462036 2.174046 -1.000375 -0.148088 3.150174 -0.398894
wb_dma_de/wire_mast0_go -0.368342 0.590242 -0.226509 1.663861 0.835484 -0.522049 1.596631 -0.755264 -1.722214 0.415960 1.783267 3.027997 -1.532020 -2.436749 -0.262406 -0.567224 -1.952479 0.764041 -0.115772 0.945044
wb_dma_wb_slv/input_slv_din -2.268779 -0.350240 -2.955817 2.453339 -2.797841 -0.572421 2.398251 -0.481605 0.225378 -0.123798 5.396329 -0.940551 2.423489 -2.707545 0.730376 0.684752 -2.632222 -0.104810 3.095387 0.602559
wb_dma_de/always_3/if_1/if_1 -2.944787 0.589248 -1.000398 1.681592 -0.086458 -2.368028 -1.725226 1.242340 -1.595385 0.536443 3.981796 -0.378919 0.590122 1.721027 -3.135935 1.589910 -0.917425 1.952429 0.216878 -2.423915
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.357959 -1.792540 2.709145 -1.948736 0.350786 3.120653 -0.846792 0.296139 -0.074482 -3.233485 2.299163 -0.155016 -2.521702 -0.762442 0.542154 4.020600 -0.320133 2.067379 1.146184 0.642574
wb_dma_ch_sel/always_47/case_1 -2.483660 -0.513034 0.098435 0.142916 1.231282 -1.700746 -0.443672 0.215293 0.741812 2.092760 1.348889 1.415948 -0.030622 -0.040700 -0.865804 2.778610 -1.260798 1.923363 0.032521 -3.376092
wb_dma_ch_sel/assign_152_req_p0 1.375672 2.101755 -0.959350 -1.747146 1.863722 0.467367 -1.289475 3.732844 0.452126 0.424077 1.515393 -1.655208 -1.875400 2.910698 1.539223 1.074934 0.827828 -1.225946 2.146976 -0.704139
wb_dma_de/always_23/block_1/case_1/block_10/if_2/block_1/stmt_1 2.115896 -2.329966 2.176121 -0.872945 1.234468 -0.936556 -3.689545 0.435144 1.833166 -1.395928 1.590957 2.124537 -1.603304 -0.253276 -0.193717 2.989706 0.631630 -4.637181 -0.959799 -1.083539
wb_dma_de/reg_de_adr0_we 0.193648 0.522361 0.535614 -1.000367 -0.512100 -0.272468 -0.472900 1.084879 2.440022 0.410499 2.222247 1.538929 -0.607111 0.456201 3.511647 3.102546 -0.759259 -0.496603 1.589365 0.488993
wb_dma_ch_sel/assign_114_valid 1.873767 1.171201 -0.285762 -1.827728 3.243997 0.881847 0.255255 2.927018 1.593643 1.491240 0.638299 -0.674482 -2.768684 1.489162 1.284916 1.183106 0.445049 -0.825273 2.429545 -1.339172
wb_dma_ch_rf/assign_4_ch_am1 -2.255430 0.871725 0.338105 -1.050508 0.264773 -3.097667 -0.390640 -1.679367 0.150352 0.922736 1.447040 1.300339 -1.142112 -0.027871 -0.278554 2.077812 -2.782313 2.165282 -1.326529 -3.382292
wb_dma_de/wire_dma_done_all 2.695179 -1.853830 -0.490920 0.339561 3.958993 0.551943 0.215133 1.624303 -0.013767 0.882793 0.094921 -2.094775 -3.005628 0.903548 -1.490947 -0.160154 0.170743 -1.358639 0.670062 -1.335059
wb_dma_de/assign_6_adr0_cnt_next -1.935502 0.526546 -0.017626 0.227608 1.017493 -0.490263 4.064907 -1.656440 1.266214 3.043951 0.896579 -1.540821 -0.385347 -0.735021 0.437416 1.002217 -2.407588 3.034800 0.675559 -1.709460
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.471869 2.477384 -1.861042 -0.697832 -0.097266 -0.532311 -1.103834 3.273149 -0.033154 0.258155 3.627694 -1.420092 -0.655210 2.396912 2.933708 1.874042 -0.505921 -0.590535 2.062939 -0.004420
wb_dma_ch_sel/assign_125_de_start/expr_1/expr_1 -0.275764 3.568327 -0.806672 -1.018275 3.053915 -1.902420 -1.422910 3.671237 -1.159699 1.516272 -0.611340 2.261393 -1.327577 0.934722 -0.741417 -0.611021 1.396193 -2.569583 0.265398 -2.258033
wb_dma_wb_slv/input_wb_data_i 3.014440 1.503725 1.629879 -0.577917 -2.544493 1.369754 -3.337467 0.948667 2.122990 1.035124 2.792936 1.651610 2.004488 1.688901 3.155622 0.525815 -0.330127 -7.689906 1.918146 3.859008
wb_dma_de/input_nd 0.691012 0.985694 -2.050137 0.122171 3.226474 1.011097 0.563497 3.871416 -1.346462 0.527446 3.386708 -1.890325 -3.531314 0.971496 0.599474 1.200186 -0.762230 1.175863 2.876282 -0.836540
wb_dma_ch_sel/assign_126_ch_sel 0.765907 3.131028 -1.260815 -4.708190 1.357667 1.779048 0.666045 3.056834 1.331322 -2.014748 -2.728807 -0.910640 -1.288813 -0.564102 1.005774 -0.802954 2.976157 2.149588 3.035227 -2.258024
wb_dma/wire_mast1_err 1.197103 1.638433 0.695394 -1.630427 1.777223 2.364515 -1.561019 3.312037 -1.254655 -0.703322 0.932708 2.103794 -2.716317 -0.517594 1.417151 1.586768 0.163214 0.686576 1.900942 0.607663
wb_dma_de/wire_ptr_valid 1.503968 -2.725966 3.192946 0.989723 1.199272 2.912003 -0.069639 -0.863573 0.911402 0.599178 0.286015 1.156914 -2.290630 0.298492 -3.762947 1.116813 -0.351301 4.241735 1.795267 0.554775
wb_dma/wire_ch_sel 3.686192 -2.875764 -1.323336 -2.386426 1.067183 -0.362951 2.621449 -0.934669 6.379208 -1.919483 -2.742756 2.465121 -1.607082 -3.810137 1.746459 -0.362068 1.249095 -0.901466 4.150532 -1.734150
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1 0.729985 -1.368533 2.292906 -1.028530 0.289615 3.116408 -1.475850 0.734481 -1.246310 -3.175650 2.864533 -1.069788 -2.263663 -0.002620 -2.181000 2.870957 0.046910 3.005066 1.406010 0.158055
wb_dma_de/always_12/stmt_1/expr_1 1.278166 2.508627 -0.891491 -0.040144 3.736662 0.108094 1.335850 2.171667 -1.394578 1.060707 1.015468 1.825048 -3.747497 -0.373979 -0.558239 -1.265638 -0.212745 -0.132345 1.468111 -0.334241
wb_dma/wire_dma_req 2.577276 -2.958799 3.007205 -1.439819 1.109429 0.012165 -3.090468 -0.319301 2.905075 -0.567254 -0.392007 2.840491 -1.255433 -0.414219 -0.310148 2.974966 0.338281 -2.558092 0.173395 -1.176505
wb_dma_ch_sel/assign_136_req_p0 1.375672 2.101755 -0.959350 -1.747146 1.863722 0.467367 -1.289475 3.732844 0.452126 0.424077 1.515393 -1.655208 -1.875400 2.910698 1.539223 1.074934 0.827828 -1.225946 2.146976 -0.704139
wb_dma_ch_rf/assign_5_sw_pointer 1.585443 1.704177 -0.059123 -3.305696 2.502225 -1.922726 -3.071751 0.897670 -1.357993 -0.771372 -2.615947 1.590198 -3.778629 1.293354 0.993075 0.112843 -0.478899 -0.167737 -1.824606 -2.536870
wb_dma_de/always_23/block_1/case_1/block_8/if_1/stmt_1 2.729126 -3.680335 1.336992 0.960416 2.639501 0.857249 -1.243654 0.263509 -0.323414 -0.801238 1.115320 -0.242141 -2.796968 -0.501621 -2.044979 1.266023 -0.300672 -1.521173 -0.393292 -0.274353
wb_dma_ch_rf/always_25/if_1/if_1/cond -2.255430 0.871725 0.338105 -1.050508 0.264773 -3.097667 -0.390640 -1.679367 0.150352 0.922736 1.447040 1.300339 -1.142112 -0.027871 -0.278554 2.077812 -2.782313 2.165282 -1.326529 -3.382292
wb_dma_ch_sel/assign_97_valid/expr_1 -0.391251 3.266881 -0.453541 -1.498980 2.487312 1.346515 -2.766374 3.213761 1.835778 4.616890 1.212305 -1.221369 0.158202 5.823279 2.231965 1.523876 1.686538 -2.425318 1.043933 -1.405593
wb_dma_de/always_9/stmt_1 0.647759 -1.502006 -3.550517 1.696203 3.495930 -2.255493 1.896212 1.151752 0.151279 2.146909 0.569582 -3.307868 -1.520118 0.177208 -0.746123 -1.405525 -0.637670 -2.331660 0.130366 -2.759924
wb_dma_de/input_pause_req 0.907235 3.214425 0.042669 -1.030178 0.815674 0.568134 2.259568 1.257004 1.093735 0.112303 -2.417493 5.183275 -2.130621 -1.584536 1.838958 -1.756744 1.284150 1.583987 2.447030 1.818036
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2/expr_1/expr_1 2.115896 -2.329966 2.176121 -0.872945 1.234468 -0.936556 -3.689545 0.435144 1.833166 -1.395928 1.590957 2.124537 -1.603304 -0.253276 -0.193717 2.989706 0.631630 -4.637181 -0.959799 -1.083539
wb_dma_ch_rf/assign_23_ch_csr_dewe/expr_1/expr_2 2.649419 -4.486506 2.261630 0.138219 2.071136 1.809085 -0.894022 -0.412769 1.118011 -0.247313 -0.807397 0.677581 -1.871952 -0.880718 -1.264534 2.104010 -0.319491 0.289624 0.451561 -0.378939
wb_dma_de/wire_dma_busy 0.911139 0.234548 -1.409042 -1.188995 0.933255 -0.737827 4.323679 -1.983520 4.741267 -2.383267 0.225974 1.140744 -3.097319 -2.228925 -1.640800 -2.206406 2.328737 1.209814 3.173463 -1.646975
wb_dma_ch_sel/always_37/if_1/if_1/cond 2.729126 -3.680335 1.336992 0.960416 2.639501 0.857249 -1.243654 0.263509 -0.323414 -0.801238 1.115320 -0.242141 -2.796968 -0.501621 -2.044979 1.266023 -0.300672 -1.521173 -0.393292 -0.274353
wb_dma_ch_pri_enc/always_2/if_1 1.394101 -0.080520 1.290263 0.483033 2.113141 1.095581 0.075477 0.546877 -1.496151 -0.778116 1.327175 3.486015 -3.419533 -2.033236 -0.978849 0.447635 -0.774497 0.868090 0.604111 0.947489
wb_dma_de/always_6/if_1/stmt_1 0.470165 -0.798679 -1.895770 1.164515 3.202298 -1.298394 1.323713 -0.268515 1.296685 0.622965 1.553016 -3.183984 -2.054810 0.551450 -5.254444 -2.601002 1.864308 -2.203973 0.752576 -3.481131
wb_dma_ch_rf/input_de_txsz_we 3.557449 -1.910948 -1.486435 1.426031 2.826666 -1.270881 0.472167 0.742523 -0.034914 0.477121 1.348017 -2.055313 -2.394344 0.054679 -0.755682 -1.452371 -1.009251 -4.056003 0.044673 -0.268604
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.368342 0.590242 -0.226509 1.663861 0.835484 -0.522049 1.596631 -0.755264 -1.722214 0.415960 1.783267 3.027997 -1.532020 -2.436749 -0.262406 -0.567224 -1.952479 0.764041 -0.115772 0.945044
wb_dma_wb_if/input_wb_addr_i 1.490758 4.684605 0.334579 -2.541137 -2.267060 -1.015187 -1.726518 0.901653 -1.019114 0.573867 0.950807 3.764845 1.999126 -4.418791 6.135394 -0.692421 -2.934604 -4.735403 -1.152873 2.288043
wb_dma_ch_sel/always_7/stmt_1 2.729126 -3.680335 1.336992 0.960416 2.639501 0.857249 -1.243654 0.263509 -0.323414 -0.801238 1.115320 -0.242141 -2.796968 -0.501621 -2.044979 1.266023 -0.300672 -1.521173 -0.393292 -0.274353
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1 -2.911004 0.222512 1.435981 -0.593943 -0.699702 2.207916 -2.825188 3.909886 -0.084063 -1.454494 -0.522765 2.851146 2.309067 -1.563502 -1.525748 2.852452 3.579215 1.729249 1.942510 -1.021187
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2 3.434421 -2.834061 0.136617 1.126480 2.548384 4.223638 -0.803983 2.090446 -3.242091 1.067547 -2.054243 -0.068516 -1.559766 -2.363872 1.248175 -0.643053 -1.702729 -0.564598 0.325008 2.335144
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.471869 2.477384 -1.861042 -0.697832 -0.097266 -0.532311 -1.103834 3.273149 -0.033154 0.258155 3.627694 -1.420092 -0.655210 2.396912 2.933708 1.874042 -0.505921 -0.590535 2.062939 -0.004420
wb_dma_ch_rf/always_4/if_1/block_1 -0.303752 -2.212187 2.283271 1.435170 -1.646113 -0.013030 2.020849 -4.190057 1.942961 0.838543 3.858824 0.318396 0.912465 -0.181753 -0.822400 2.237262 -2.150999 0.669008 0.856407 1.382046
wb_dma_de/reg_dma_abort_r 1.197103 1.638433 0.695394 -1.630427 1.777223 2.364515 -1.561019 3.312037 -1.254655 -0.703322 0.932708 2.103794 -2.716317 -0.517594 1.417151 1.586768 0.163214 0.686576 1.900942 0.607663
wb_dma_ch_sel/input_ch2_txsz 2.729126 -3.680335 1.336992 0.960416 2.639501 0.857249 -1.243654 0.263509 -0.323414 -0.801238 1.115320 -0.242141 -2.796968 -0.501621 -2.044979 1.266023 -0.300672 -1.521173 -0.393292 -0.274353
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.368342 0.590242 -0.226509 1.663861 0.835484 -0.522049 1.596631 -0.755264 -1.722214 0.415960 1.783267 3.027997 -1.532020 -2.436749 -0.262406 -0.567224 -1.952479 0.764041 -0.115772 0.945044
wb_dma_ch_sel/input_ch5_csr 1.450374 -0.205154 0.657551 -2.050562 2.262143 2.798042 -1.854943 2.881728 -0.939691 0.578741 -2.756642 -2.131578 0.115972 1.568495 -0.280292 0.660522 1.556432 -0.085687 0.527384 -1.154499
wb_dma_ch_sel/assign_150_req_p0 1.375672 2.101755 -0.959350 -1.747146 1.863722 0.467367 -1.289475 3.732844 0.452126 0.424077 1.515393 -1.655208 -1.875400 2.910698 1.539223 1.074934 0.827828 -1.225946 2.146976 -0.704139
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.368342 0.590242 -0.226509 1.663861 0.835484 -0.522049 1.596631 -0.755264 -1.722214 0.415960 1.783267 3.027997 -1.532020 -2.436749 -0.262406 -0.567224 -1.952479 0.764041 -0.115772 0.945044
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/cond 0.193648 0.522361 0.535614 -1.000367 -0.512100 -0.272468 -0.472900 1.084879 2.440022 0.410499 2.222247 1.538929 -0.607111 0.456201 3.511647 3.102546 -0.759259 -0.496603 1.589365 0.488993
wb_dma_ch_sel/assign_155_req_p0 1.375672 2.101755 -0.959350 -1.747146 1.863722 0.467367 -1.289475 3.732844 0.452126 0.424077 1.515393 -1.655208 -1.875400 2.910698 1.539223 1.074934 0.827828 -1.225946 2.146976 -0.704139
wb_dma_ch_sel/always_43/case_1/stmt_4 2.288054 -1.719721 1.899023 -0.247087 2.223703 1.738441 -1.049092 1.109263 0.095833 -0.890951 2.134987 1.199280 -3.537577 -0.325469 -0.750742 2.411958 -0.551241 0.479273 1.321841 0.240406
wb_dma_ch_sel/always_43/case_1/stmt_3 2.729126 -3.680335 1.336992 0.960416 2.639501 0.857249 -1.243654 0.263509 -0.323414 -0.801238 1.115320 -0.242141 -2.796968 -0.501621 -2.044979 1.266023 -0.300672 -1.521173 -0.393292 -0.274353
wb_dma_ch_sel/always_43/case_1/stmt_2 1.660377 -2.104200 1.100911 1.349822 1.344855 0.073553 -1.107135 -1.298865 -1.469994 0.807252 1.252553 3.399019 -1.181569 -3.668300 -0.849476 -0.029347 -2.574770 -2.874174 -1.573244 0.464030
wb_dma_ch_sel/always_43/case_1/stmt_1 2.412395 -1.723835 -0.060367 0.572645 3.830547 -0.919337 -0.656427 0.333629 0.747292 0.959049 0.324851 -1.235367 -2.650566 1.254479 -2.919389 -0.771972 0.867355 -3.534525 -0.483694 -2.122497
wb_dma_de/always_19/stmt_1/expr_1 -3.731462 -0.105827 -1.222405 -0.837560 -0.010967 -1.798489 -1.434214 2.522639 2.028983 1.637355 0.448097 3.371032 -0.306030 -1.298501 2.066558 4.057648 -0.681063 3.409384 1.730120 -3.599795
wb_dma_ch_rf/wire_ch_err_we 1.197103 1.638433 0.695394 -1.630427 1.777223 2.364515 -1.561019 3.312037 -1.254655 -0.703322 0.932708 2.103794 -2.716317 -0.517594 1.417151 1.586768 0.163214 0.686576 1.900942 0.607663
wb_dma_ch_rf/always_8/stmt_1/expr_1/expr_1 -1.563101 1.164215 -2.096714 0.478322 -1.220000 -0.702419 3.673584 -1.421220 2.310322 -0.311263 2.124439 1.794357 -0.729783 -2.053561 1.290777 -0.687966 -0.810028 3.233112 2.705240 0.139830
wb_dma_rf/wire_ch1_adr1 -0.993453 -0.945528 0.031790 1.714874 0.037776 0.522552 0.901291 -0.391481 -0.988172 -0.335348 2.867694 -0.838360 -0.622665 -0.537519 -2.723484 0.494508 -1.014783 2.689632 0.959743 -0.219075
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1 1.966852 2.136292 0.112307 1.786664 1.212767 5.334878 -0.603225 2.390245 -1.343911 4.760335 -0.924656 -0.233249 -0.192803 4.234328 1.007560 -2.462669 0.113198 2.089512 2.244994 4.414539
assert_wb_dma_wb_if/input_pt_sel_i -0.311540 -2.233075 0.621587 2.911829 0.674247 -0.792460 2.963820 -1.105044 -1.393062 -0.392756 1.691453 0.377287 0.503674 -1.861944 -1.698790 1.031041 -2.689877 0.106707 0.670091 0.269819
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/cond 0.005140 2.270014 -1.658438 -1.386808 1.382788 0.580319 1.040446 3.333757 1.496970 2.010795 2.396199 -0.664196 -1.397390 0.720532 4.462036 2.174046 -1.000375 -0.148088 3.150174 -0.398894
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.368342 0.590242 -0.226509 1.663861 0.835484 -0.522049 1.596631 -0.755264 -1.722214 0.415960 1.783267 3.027997 -1.532020 -2.436749 -0.262406 -0.567224 -1.952479 0.764041 -0.115772 0.945044
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2/expr_1/expr_1 2.288054 -1.719721 1.899023 -0.247087 2.223703 1.738441 -1.049092 1.109263 0.095833 -0.890951 2.134987 1.199280 -3.537577 -0.325469 -0.750742 2.411958 -0.551241 0.479273 1.321841 0.240406
wb_dma_rf/input_paused -1.163787 0.076211 0.193839 2.566081 0.527068 -1.968323 0.739868 0.513861 1.388370 2.728225 2.311313 3.271076 0.619533 -0.275199 -0.154558 1.002896 -0.499799 -2.139979 0.718742 0.221360
wb_dma/wire_mast0_adr -0.954074 -2.673489 -0.666610 3.713158 -0.290254 -0.234221 -2.624664 1.407490 0.057235 0.746641 4.203729 -1.090025 1.215553 3.176614 -0.782820 2.386378 0.642466 -1.849874 0.054456 0.928985
wb_dma_ch_pri_enc/inst_u8 1.394101 -0.080520 1.290263 0.483033 2.113141 1.095581 0.075477 0.546877 -1.496151 -0.778116 1.327175 3.486015 -3.419533 -2.033236 -0.978849 0.447635 -0.774497 0.868090 0.604111 0.947489
wb_dma_ch_sel/assign_148_req_p0/expr_1 1.375672 2.101755 -0.959350 -1.747146 1.863722 0.467367 -1.289475 3.732844 0.452126 0.424077 1.515393 -1.655208 -1.875400 2.910698 1.539223 1.074934 0.827828 -1.225946 2.146976 -0.704139
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_2 0.727059 1.105481 -1.957406 0.808845 1.639209 -2.281265 2.218941 0.082341 0.795904 2.043722 1.840781 -0.931078 -1.094474 0.655231 0.934390 -1.033278 -1.404082 -2.036976 0.472322 -0.628569
wb_dma_ch_arb/always_2/block_1 1.087785 -0.000905 1.282143 -2.697299 0.093711 3.777913 -3.455065 3.586239 -3.385308 -3.214568 -0.853599 -1.395020 -1.344454 0.102143 -0.639279 1.912241 0.337809 3.765575 1.381187 -0.010485
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1 2.695179 -1.853830 -0.490920 0.339561 3.958993 0.551943 0.215133 1.624303 -0.013767 0.882793 0.094921 -2.094775 -3.005628 0.903548 -1.490947 -0.160154 0.170743 -1.358639 0.670062 -1.335059
wb_dma_ch_sel/always_40/case_1/cond 1.503968 -2.725966 3.192946 0.989723 1.199272 2.912003 -0.069639 -0.863573 0.911402 0.599178 0.286015 1.156914 -2.290630 0.298492 -3.762947 1.116813 -0.351301 4.241735 1.795267 0.554775
wb_dma_ch_rf/assign_22_ch_err_we 1.197103 1.638433 0.695394 -1.630427 1.777223 2.364515 -1.561019 3.312037 -1.254655 -0.703322 0.932708 2.103794 -2.716317 -0.517594 1.417151 1.586768 0.163214 0.686576 1.900942 0.607663
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.471869 2.477384 -1.861042 -0.697832 -0.097266 -0.532311 -1.103834 3.273149 -0.033154 0.258155 3.627694 -1.420092 -0.655210 2.396912 2.933708 1.874042 -0.505921 -0.590535 2.062939 -0.004420
wb_dma_ch_rf/wire_pointer 3.468479 0.426543 6.070931 0.198599 -0.319420 2.299914 1.567501 -1.093881 1.784476 1.401626 0.627964 0.198135 0.038641 0.791297 -4.858788 -0.289704 -1.051857 0.535254 2.969780 2.552895
wb_dma_ch_pri_enc/always_2/if_1/if_1 1.394101 -0.080520 1.290263 0.483033 2.113141 1.095581 0.075477 0.546877 -1.496151 -0.778116 1.327175 3.486015 -3.419533 -2.033236 -0.978849 0.447635 -0.774497 0.868090 0.604111 0.947489
wb_dma_ch_pri_enc/wire_pri19_out 1.394101 -0.080520 1.290263 0.483033 2.113141 1.095581 0.075477 0.546877 -1.496151 -0.778116 1.327175 3.486015 -3.419533 -2.033236 -0.978849 0.447635 -0.774497 0.868090 0.604111 0.947489
wb_dma_ch_sel/assign_5_pri1 -0.004953 0.047951 -1.016847 1.675555 2.840387 -0.084713 2.081105 0.690574 -2.098046 -0.251107 1.559764 1.975896 -3.470595 -2.117727 -1.539678 -0.585460 -0.876779 2.207433 0.815490 -0.176348
wb_dma_rf/inst_u26 1.197103 1.638433 0.695394 -1.630427 1.777223 2.364515 -1.561019 3.312037 -1.254655 -0.703322 0.932708 2.103794 -2.716317 -0.517594 1.417151 1.586768 0.163214 0.686576 1.900942 0.607663
wb_dma_rf/inst_u27 1.197103 1.638433 0.695394 -1.630427 1.777223 2.364515 -1.561019 3.312037 -1.254655 -0.703322 0.932708 2.103794 -2.716317 -0.517594 1.417151 1.586768 0.163214 0.686576 1.900942 0.607663
wb_dma_de/always_23/block_1/case_1/block_10 2.115896 -2.329966 2.176121 -0.872945 1.234468 -0.936556 -3.689545 0.435144 1.833166 -1.395928 1.590957 2.124537 -1.603304 -0.253276 -0.193717 2.989706 0.631630 -4.637181 -0.959799 -1.083539
wb_dma_de/always_23/block_1/case_1/block_11 3.021296 -4.156209 1.274411 -0.478933 1.252907 0.818403 -3.004787 1.916745 0.851121 -1.788172 0.892936 -0.095374 -1.629566 -0.871630 1.785313 3.614419 -0.150420 -3.289244 -0.351218 0.163215
wb_dma_rf/inst_u22 1.197103 1.638433 0.695394 -1.630427 1.777223 2.364515 -1.561019 3.312037 -1.254655 -0.703322 0.932708 2.103794 -2.716317 -0.517594 1.417151 1.586768 0.163214 0.686576 1.900942 0.607663
wb_dma_rf/inst_u23 1.197103 1.638433 0.695394 -1.630427 1.777223 2.364515 -1.561019 3.312037 -1.254655 -0.703322 0.932708 2.103794 -2.716317 -0.517594 1.417151 1.586768 0.163214 0.686576 1.900942 0.607663
wb_dma_rf/inst_u20 1.197103 1.638433 0.695394 -1.630427 1.777223 2.364515 -1.561019 3.312037 -1.254655 -0.703322 0.932708 2.103794 -2.716317 -0.517594 1.417151 1.586768 0.163214 0.686576 1.900942 0.607663
wb_dma_de/assign_86_de_ack 2.577276 -2.958799 3.007205 -1.439819 1.109429 0.012165 -3.090468 -0.319301 2.905075 -0.567254 -0.392007 2.840491 -1.255433 -0.414219 -0.310148 2.974966 0.338281 -2.558092 0.173395 -1.176505
wb_dma_rf/inst_u28 1.197103 1.638433 0.695394 -1.630427 1.777223 2.364515 -1.561019 3.312037 -1.254655 -0.703322 0.932708 2.103794 -2.716317 -0.517594 1.417151 1.586768 0.163214 0.686576 1.900942 0.607663
wb_dma_rf/inst_u29 1.197103 1.638433 0.695394 -1.630427 1.777223 2.364515 -1.561019 3.312037 -1.254655 -0.703322 0.932708 2.103794 -2.716317 -0.517594 1.417151 1.586768 0.163214 0.686576 1.900942 0.607663
wb_dma_ch_sel/always_1/stmt_1 2.577276 -2.958799 3.007205 -1.439819 1.109429 0.012165 -3.090468 -0.319301 2.905075 -0.567254 -0.392007 2.840491 -1.255433 -0.414219 -0.310148 2.974966 0.338281 -2.558092 0.173395 -1.176505
wb_dma_de/always_6/if_1/if_1/cond/expr_1 1.149740 -2.747409 -1.514946 2.121969 2.991361 -1.900096 1.728977 -0.904745 0.893468 1.996640 0.780440 -1.176785 -1.805780 -0.931316 -2.359994 -1.250139 -1.063685 -1.985684 -0.429895 -2.164678
wb_dma_ch_sel/assign_142_req_p0/expr_1 1.375672 2.101755 -0.959350 -1.747146 1.863722 0.467367 -1.289475 3.732844 0.452126 0.424077 1.515393 -1.655208 -1.875400 2.910698 1.539223 1.074934 0.827828 -1.225946 2.146976 -0.704139
wb_dma_rf/inst_check_wb_dma_rf -0.233306 1.897697 0.500130 -0.737909 -1.175886 -2.535753 -1.023412 -2.449463 -0.490651 -1.392734 3.985272 1.177113 -2.393413 0.360544 0.505948 0.680867 -2.957746 -0.773059 -1.407666 -0.316013
wb_dma_rf/reg_wb_rf_dout -2.043757 3.943074 1.570308 0.214259 -1.325490 -2.644996 3.910113 -1.309508 -0.442001 2.813277 1.725529 -1.665271 -0.259450 -1.147375 -0.115273 0.238497 -3.282614 -0.185486 0.226911 0.458649
wb_dma/input_dma_req_i 2.577276 -2.958799 3.007205 -1.439819 1.109429 0.012165 -3.090468 -0.319301 2.905075 -0.567254 -0.392007 2.840491 -1.255433 -0.414219 -0.310148 2.974966 0.338281 -2.558092 0.173395 -1.176505
wb_dma_de/input_am1 -2.483660 -0.513034 0.098435 0.142916 1.231282 -1.700746 -0.443672 0.215293 0.741812 2.092760 1.348889 1.415948 -0.030622 -0.040700 -0.865804 2.778610 -1.260798 1.923363 0.032521 -3.376092
wb_dma_de/input_am0 -0.522977 -1.277110 -1.397057 1.955378 0.465356 1.300280 1.455291 0.726722 1.265993 4.077254 2.677594 -1.025964 1.599861 0.003108 2.484639 1.187095 -2.196871 -0.537707 1.652412 0.487762
wb_dma_ch_sel/reg_next_start -1.111272 2.472749 0.557678 -1.080048 3.593748 -1.132838 0.000407 1.823878 0.179355 2.946993 -0.751059 3.186193 -0.958957 -1.028796 -1.421944 0.202590 0.764494 -2.355714 0.070110 -3.296581
wb_dma_ch_sel/input_ch4_csr 1.450374 -0.205154 0.657551 -2.050562 2.262143 2.798042 -1.854943 2.881728 -0.939691 0.578741 -2.756642 -2.131578 0.115972 1.568495 -0.280292 0.660522 1.556432 -0.085687 0.527384 -1.154499
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1/expr_1/expr_1 1.106063 -1.215491 -0.079491 0.669537 2.980460 0.777793 0.786955 1.494326 -0.391341 -0.380519 2.906994 0.035294 -3.945677 -0.276334 -1.047672 1.763762 -0.807593 1.814750 1.886511 -0.664221
wb_dma_ch_sel/assign_107_valid 1.873767 1.171201 -0.285762 -1.827728 3.243997 0.881847 0.255255 2.927018 1.593643 1.491240 0.638299 -0.674482 -2.768684 1.489162 1.284916 1.183106 0.445049 -0.825273 2.429545 -1.339172
wb_dma/wire_next_ch 0.913996 0.227785 0.738049 -2.257149 3.516118 0.329013 -1.184700 1.518650 0.328092 0.965479 -2.800003 2.352213 -2.445570 -0.624969 -0.056052 0.759116 0.795182 0.057982 -0.181842 -2.681458
wb_dma_rf/wire_ch2_txsz 2.729126 -3.680335 1.336992 0.960416 2.639501 0.857249 -1.243654 0.263509 -0.323414 -0.801238 1.115320 -0.242141 -2.796968 -0.501621 -2.044979 1.266023 -0.300672 -1.521173 -0.393292 -0.274353
wb_dma_ch_rf/wire_ch_am0 -0.522977 -1.277110 -1.397057 1.955378 0.465356 1.300280 1.455291 0.726722 1.265993 4.077254 2.677594 -1.025964 1.599861 0.003108 2.484639 1.187095 -2.196871 -0.537707 1.652412 0.487762
wb_dma_ch_rf/wire_ch_am1 -2.255430 0.871725 0.338105 -1.050508 0.264773 -3.097667 -0.390640 -1.679367 0.150352 0.922736 1.447040 1.300339 -1.142112 -0.027871 -0.278554 2.077812 -2.782313 2.165282 -1.326529 -3.382292
wb_dma/wire_ch6_csr 1.450374 -0.205154 0.657551 -2.050562 2.262143 2.798042 -1.854943 2.881728 -0.939691 0.578741 -2.756642 -2.131578 0.115972 1.568495 -0.280292 0.660522 1.556432 -0.085687 0.527384 -1.154499
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.394101 -0.080520 1.290263 0.483033 2.113141 1.095581 0.075477 0.546877 -1.496151 -0.778116 1.327175 3.486015 -3.419533 -2.033236 -0.978849 0.447635 -0.774497 0.868090 0.604111 0.947489
wb_dma_de/input_csr 2.555531 -1.028893 0.918569 -0.415368 1.465111 5.378502 -0.782900 2.531160 -1.436296 4.172627 -2.347354 0.372975 0.973301 -3.662025 3.658113 -0.005061 -3.004982 -1.619691 1.336131 1.854370
wb_dma_de/reg_read 2.155193 0.081446 -0.509631 0.430886 4.066426 0.586079 0.413569 1.875036 -1.828289 0.373517 -0.314173 1.089524 -3.648320 -0.954801 -1.487534 -1.322814 0.103389 -0.749935 0.419055 -0.458326
wb_dma/input_wb1_cyc_i -0.311540 -2.233075 0.621587 2.911829 0.674247 -0.792460 2.963820 -1.105044 -1.393062 -0.392756 1.691453 0.377287 0.503674 -1.861944 -1.698790 1.031041 -2.689877 0.106707 0.670091 0.269819
wb_dma_ch_rf/wire_ch_adr0_we -0.480031 -0.158231 0.878630 -1.785297 -1.389589 2.116545 1.183811 0.562347 3.209673 1.558470 1.148551 -1.062000 1.453683 -0.051953 4.292859 3.557629 -1.268130 1.432200 2.527788 0.385900
wb_dma_ch_sel/assign_140_req_p0 1.375672 2.101755 -0.959350 -1.747146 1.863722 0.467367 -1.289475 3.732844 0.452126 0.424077 1.515393 -1.655208 -1.875400 2.910698 1.539223 1.074934 0.827828 -1.225946 2.146976 -0.704139
wb_dma_rf/wire_ch3_txsz 2.288054 -1.719721 1.899023 -0.247087 2.223703 1.738441 -1.049092 1.109263 0.095833 -0.890951 2.134987 1.199280 -3.537577 -0.325469 -0.750742 2.411958 -0.551241 0.479273 1.321841 0.240406
wb_dma_rf/input_wb_rf_din 3.261732 2.179494 2.325807 -0.940169 -1.633217 1.068782 -2.093507 -0.064787 3.174490 2.232823 3.142225 0.979986 1.687429 2.000818 0.943127 -0.641324 -0.145035 -8.215966 1.491261 2.644140
wb_dma_ch_rf/assign_14_ch_adr0_we/expr_1 -0.480031 -0.158231 0.878630 -1.785297 -1.389589 2.116545 1.183811 0.562347 3.209673 1.558470 1.148551 -1.062000 1.453683 -0.051953 4.292859 3.557629 -1.268130 1.432200 2.527788 0.385900
wb_dma_de/always_18/stmt_1/expr_1/expr_2 -1.123666 0.481307 -1.300351 1.438809 -1.005617 -1.913025 -0.860994 0.897636 -0.483867 -0.284409 4.331820 -1.242898 0.228017 2.240350 0.311677 1.513083 -0.977683 -0.132002 0.469949 0.166684
wb_dma_pri_enc_sub/reg_pri_out_d1 1.394101 -0.080520 1.290263 0.483033 2.113141 1.095581 0.075477 0.546877 -1.496151 -0.778116 1.327175 3.486015 -3.419533 -2.033236 -0.978849 0.447635 -0.774497 0.868090 0.604111 0.947489
wb_dma_ch_rf/always_19/if_1/block_1 0.326900 -0.006772 -1.230892 1.304518 2.217512 -2.352502 2.970915 -1.096551 1.282973 2.258048 1.282037 -0.392127 -1.381289 0.351970 -0.808504 -0.958738 -1.117646 -0.892416 0.099768 -1.347918
wb_dma_ch_rf/always_2 1.503968 -2.725966 3.192946 0.989723 1.199272 2.912003 -0.069639 -0.863573 0.911402 0.599178 0.286015 1.156914 -2.290630 0.298492 -3.762947 1.116813 -0.351301 4.241735 1.795267 0.554775
wb_dma_ch_rf/always_1 0.886975 0.093339 0.269071 -1.456270 1.702548 -3.150492 1.655025 -0.433554 5.372841 1.898431 0.598562 1.162188 -1.486749 1.838031 2.218830 2.295893 0.100090 -1.583427 0.681141 -2.140836
wb_dma_de/input_mast0_drdy -0.994893 -1.642884 -0.784189 1.699311 3.884341 3.377020 1.798400 0.164583 0.599528 0.725865 0.361423 2.675365 0.163286 0.834067 1.123144 1.617464 4.280211 -2.284739 -0.653122 1.100477
wb_dma_ch_rf/always_6 -1.945816 -0.456582 0.828278 0.317163 -0.649266 3.528693 -2.847815 4.316466 -0.864281 0.177404 -1.120860 2.591199 2.782239 -2.494810 -0.563704 1.673323 2.211805 1.109421 2.051950 0.154805
wb_dma_ch_rf/always_5 0.026855 -2.701561 0.785596 1.210486 -1.260451 -0.111062 0.156822 -3.299790 0.552698 -0.924381 3.615843 -0.258234 -0.993473 -0.141103 -0.513205 1.723683 -2.033525 1.081488 -0.272098 0.741482
wb_dma_ch_rf/always_4 -0.303752 -2.212187 2.283271 1.435170 -1.646113 -0.013030 2.020849 -4.190057 1.942961 0.838543 3.858824 0.318396 0.912465 -0.181753 -0.822400 2.237262 -2.150999 0.669008 0.856407 1.382046
wb_dma_ch_rf/always_9 1.197103 1.638433 0.695394 -1.630427 1.777223 2.364515 -1.561019 3.312037 -1.254655 -0.703322 0.932708 2.103794 -2.716317 -0.517594 1.417151 1.586768 0.163214 0.686576 1.900942 0.607663
wb_dma_ch_rf/always_8 -0.705735 1.063105 -3.458343 0.162554 0.882132 -1.710813 5.046066 -1.680895 3.151286 0.429866 0.885884 0.080905 -1.694654 -1.237411 -0.053662 -2.457483 0.045615 2.372452 2.552316 -1.795688
assert_wb_dma_rf/input_wb_rf_dout -0.233306 1.897697 0.500130 -0.737909 -1.175886 -2.535753 -1.023412 -2.449463 -0.490651 -1.392734 3.985272 1.177113 -2.393413 0.360544 0.505948 0.680867 -2.957746 -0.773059 -1.407666 -0.316013
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.394101 -0.080520 1.290263 0.483033 2.113141 1.095581 0.075477 0.546877 -1.496151 -0.778116 1.327175 3.486015 -3.419533 -2.033236 -0.978849 0.447635 -0.774497 0.868090 0.604111 0.947489
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.005140 2.270014 -1.658438 -1.386808 1.382788 0.580319 1.040446 3.333757 1.496970 2.010795 2.396199 -0.664196 -1.397390 0.720532 4.462036 2.174046 -1.000375 -0.148088 3.150174 -0.398894
wb_dma_wb_slv/always_5/stmt_1/expr_1 0.403233 2.270708 -1.718282 -0.013014 -0.598075 -1.881344 -1.273997 2.612740 0.555364 0.638875 4.231688 -0.457082 -0.178687 2.188909 3.604463 1.537509 -1.268870 -2.865871 1.344706 0.813537
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1 0.600759 0.803067 -0.653043 -4.798644 -2.487700 4.179010 -5.172686 -0.090962 -1.508479 -3.339234 -0.659080 -0.612411 -0.620328 -0.468230 2.429437 0.515154 -0.315458 1.243062 1.119440 -0.436394
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_2 -0.502129 3.413309 -1.830782 0.278500 -0.791285 -0.733315 -1.830586 3.030045 -2.862124 -0.024569 3.584730 2.227181 0.029905 -0.028253 4.251306 0.972119 -2.079945 -1.247905 0.298026 2.094459
wb_dma_ch_sel/inst_check_wb_dma_ch_sel 1.106063 -1.215491 -0.079491 0.669537 2.980460 0.777793 0.786955 1.494326 -0.391341 -0.380519 2.906994 0.035294 -3.945677 -0.276334 -1.047672 1.763762 -0.807593 1.814750 1.886511 -0.664221
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.368342 0.590242 -0.226509 1.663861 0.835484 -0.522049 1.596631 -0.755264 -1.722214 0.415960 1.783267 3.027997 -1.532020 -2.436749 -0.262406 -0.567224 -1.952479 0.764041 -0.115772 0.945044
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.357959 -1.792540 2.709145 -1.948736 0.350786 3.120653 -0.846792 0.296139 -0.074482 -3.233485 2.299163 -0.155016 -2.521702 -0.762442 0.542154 4.020600 -0.320133 2.067379 1.146184 0.642574
wb_dma_wb_slv/reg_slv_dout 3.014440 1.503725 1.629879 -0.577917 -2.544493 1.369754 -3.337467 0.948667 2.122990 1.035124 2.792936 1.651610 2.004488 1.688901 3.155622 0.525815 -0.330127 -7.689906 1.918146 3.859008
wb_dma_ch_pri_enc/always_2 1.394101 -0.080520 1.290263 0.483033 2.113141 1.095581 0.075477 0.546877 -1.496151 -0.778116 1.327175 3.486015 -3.419533 -2.033236 -0.978849 0.447635 -0.774497 0.868090 0.604111 0.947489
wb_dma_ch_pri_enc/always_4 1.394101 -0.080520 1.290263 0.483033 2.113141 1.095581 0.075477 0.546877 -1.496151 -0.778116 1.327175 3.486015 -3.419533 -2.033236 -0.978849 0.447635 -0.774497 0.868090 0.604111 0.947489
wb_dma/inst_u3 -0.557100 1.252147 0.482786 -1.405474 -2.744337 2.382272 -3.589517 1.502784 -2.147091 -3.169374 -0.224237 1.106326 0.465910 -1.803152 0.670791 -0.271962 0.918754 0.099867 0.164323 1.501982
wb_dma_wb_slv/always_1/stmt_1 1.684084 5.270421 1.457833 -3.496481 -2.778214 0.154453 -1.859121 0.167319 -0.623989 1.315059 1.208970 3.712714 2.174298 -3.116281 4.244647 -0.656566 -4.348198 -5.228181 1.101288 1.638240
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.471869 2.477384 -1.861042 -0.697832 -0.097266 -0.532311 -1.103834 3.273149 -0.033154 0.258155 3.627694 -1.420092 -0.655210 2.396912 2.933708 1.874042 -0.505921 -0.590535 2.062939 -0.004420
wb_dma_rf/wire_ch0_am0 -0.522977 -1.277110 -1.397057 1.955378 0.465356 1.300280 1.455291 0.726722 1.265993 4.077254 2.677594 -1.025964 1.599861 0.003108 2.484639 1.187095 -2.196871 -0.537707 1.652412 0.487762
wb_dma_rf/wire_ch0_am1 -2.255430 0.871725 0.338105 -1.050508 0.264773 -3.097667 -0.390640 -1.679367 0.150352 0.922736 1.447040 1.300339 -1.142112 -0.027871 -0.278554 2.077812 -2.782313 2.165282 -1.326529 -3.382292
wb_dma_wb_mast/wire_mast_drdy -1.115943 -2.103038 -0.182284 3.345203 3.287597 5.421371 -1.185297 3.077379 -1.107699 0.714717 1.250453 1.597052 -0.458322 0.783670 0.727210 1.803489 4.955317 -2.759725 0.177769 2.851522
wb_dma_wb_if/wire_mast_pt_out 0.024545 -1.306888 -1.278539 2.981899 -0.129202 -2.458470 0.978878 -0.912689 0.125308 -0.545274 3.123250 1.865833 -1.574908 -1.568087 1.047581 0.060802 -0.969806 -0.311758 -1.079875 1.596598
wb_dma_ch_sel/assign_95_valid/expr_1 -0.378009 4.030405 -1.311872 -2.398695 4.300655 1.949921 -2.320421 2.794788 0.163205 2.972116 0.091054 -0.845808 -0.988033 4.835967 2.556268 0.529442 3.087692 -2.747662 -0.547752 -1.857625
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.394101 -0.080520 1.290263 0.483033 2.113141 1.095581 0.075477 0.546877 -1.496151 -0.778116 1.327175 3.486015 -3.419533 -2.033236 -0.978849 0.447635 -0.774497 0.868090 0.604111 0.947489
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.394101 -0.080520 1.290263 0.483033 2.113141 1.095581 0.075477 0.546877 -1.496151 -0.778116 1.327175 3.486015 -3.419533 -2.033236 -0.978849 0.447635 -0.774497 0.868090 0.604111 0.947489
wb_dma_pri_enc_sub/always_3/if_1/stmt_1 1.394101 -0.080520 1.290263 0.483033 2.113141 1.095581 0.075477 0.546877 -1.496151 -0.778116 1.327175 3.486015 -3.419533 -2.033236 -0.978849 0.447635 -0.774497 0.868090 0.604111 0.947489
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1 1.165882 0.718851 0.494949 -1.274590 0.215776 2.011313 -2.785794 2.927678 -1.427955 -2.894591 2.959054 -2.500396 -2.022639 2.955950 -0.931211 1.877702 1.150614 1.139732 1.842024 0.454389
wb_dma/constraint_slv0_din -0.840105 2.438287 -0.363651 0.479239 -0.435060 -2.564258 0.659775 -1.411407 2.668311 2.170422 2.729091 4.769919 -1.649346 0.690439 1.412945 -0.038331 -1.056316 -1.578777 1.410289 0.284318
wb_dma_de/always_4/if_1/if_1 1.278166 2.508627 -0.891491 -0.040144 3.736662 0.108094 1.335850 2.171667 -1.394578 1.060707 1.015468 1.825048 -3.747497 -0.373979 -0.558239 -1.265638 -0.212745 -0.132345 1.468111 -0.334241
wb_dma_rf/always_2 1.882281 3.522074 2.290693 -1.088314 1.109297 0.707748 1.032985 1.038212 0.215160 2.267161 -2.432232 5.004184 -2.459560 1.022207 1.988221 -0.754414 -0.209197 0.419469 1.474292 2.863047
wb_dma_rf/inst_u24 1.197103 1.638433 0.695394 -1.630427 1.777223 2.364515 -1.561019 3.312037 -1.254655 -0.703322 0.932708 2.103794 -2.716317 -0.517594 1.417151 1.586768 0.163214 0.686576 1.900942 0.607663
wb_dma_rf/always_1 -2.043757 3.943074 1.570308 0.214259 -1.325490 -2.644996 3.910113 -1.309508 -0.442001 2.813277 1.725529 -1.665271 -0.259450 -1.147375 -0.115273 0.238497 -3.282614 -0.185486 0.226911 0.458649
wb_dma_ch_sel/always_38 -0.275764 3.568327 -0.806672 -1.018275 3.053915 -1.902420 -1.422910 3.671237 -1.159699 1.516272 -0.611340 2.261393 -1.327577 0.934722 -0.741417 -0.611021 1.396193 -2.569583 0.265398 -2.258033
wb_dma_ch_sel/always_39 0.691012 0.985694 -2.050137 0.122171 3.226474 1.011097 0.563497 3.871416 -1.346462 0.527446 3.386708 -1.890325 -3.531314 0.971496 0.599474 1.200186 -0.762230 1.175863 2.876282 -0.836540
wb_dma_ch_sel/always_37 0.651573 1.406230 0.732225 -4.860527 1.197759 3.304360 0.871291 0.760287 3.038335 -1.428298 -2.920087 0.687032 -1.157522 -2.533482 0.434868 0.016293 2.694390 2.126318 2.769231 -2.430995
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.005140 2.270014 -1.658438 -1.386808 1.382788 0.580319 1.040446 3.333757 1.496970 2.010795 2.396199 -0.664196 -1.397390 0.720532 4.462036 2.174046 -1.000375 -0.148088 3.150174 -0.398894
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1 -0.848670 1.385674 -1.041886 -1.358147 2.936421 4.737742 1.805288 2.069058 -3.231628 3.871917 -0.437234 -3.976686 0.739302 -3.460937 -1.218377 -1.638245 -2.055969 0.229386 1.155909 -2.575262
wb_dma_ch_sel/assign_10_pri3 1.106063 -1.215491 -0.079491 0.669537 2.980460 0.777793 0.786955 1.494326 -0.391341 -0.380519 2.906994 0.035294 -3.945677 -0.276334 -1.047672 1.763762 -0.807593 1.814750 1.886511 -0.664221
wb_dma_rf/inst_u21 1.197103 1.638433 0.695394 -1.630427 1.777223 2.364515 -1.561019 3.312037 -1.254655 -0.703322 0.932708 2.103794 -2.716317 -0.517594 1.417151 1.586768 0.163214 0.686576 1.900942 0.607663
wb_dma_rf/wire_ch3_adr0 -1.700298 -1.655102 0.185672 -0.378516 -1.508035 1.122905 1.220899 0.086952 1.236775 -1.189418 1.811350 0.071854 -0.131962 -1.590217 2.058642 3.636926 -1.214638 4.405061 1.998414 -0.014308
wb_dma_ch_rf/input_dma_busy -0.705735 1.063105 -3.458343 0.162554 0.882132 -1.710813 5.046066 -1.680895 3.151286 0.429866 0.885884 0.080905 -1.694654 -1.237411 -0.053662 -2.457483 0.045615 2.372452 2.552316 -1.795688
wb_dma_ch_sel/assign_134_req_p0 1.616656 2.113518 -0.401063 -2.050229 1.074518 1.162852 -0.175888 2.449141 -0.136051 -2.655727 1.901465 -3.616389 -2.636815 3.804921 -0.843137 0.279070 2.145672 1.042302 2.370253 -0.047450
wb_dma/wire_wb0m_data_o -2.268779 -0.350240 -2.955817 2.453339 -2.797841 -0.572421 2.398251 -0.481605 0.225378 -0.123798 5.396329 -0.940551 2.423489 -2.707545 0.730376 0.684752 -2.632222 -0.104810 3.095387 0.602559
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.005140 2.270014 -1.658438 -1.386808 1.382788 0.580319 1.040446 3.333757 1.496970 2.010795 2.396199 -0.664196 -1.397390 0.720532 4.462036 2.174046 -1.000375 -0.148088 3.150174 -0.398894
wb_dma_ch_rf/always_6/if_1 -1.945816 -0.456582 0.828278 0.317163 -0.649266 3.528693 -2.847815 4.316466 -0.864281 0.177404 -1.120860 2.591199 2.782239 -2.494810 -0.563704 1.673323 2.211805 1.109421 2.051950 0.154805
wb_dma -0.144147 0.798817 -0.391893 -1.135823 -0.231852 0.358935 -0.801175 0.595128 -0.214194 0.037858 -2.877516 -1.111784 1.391779 0.773283 -0.129750 -1.370579 1.632396 -0.613599 -0.624056 -0.603453
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1/expr_1 1.090253 0.420415 -0.720749 0.193618 3.181439 1.257681 0.587934 1.724965 -2.620481 -0.794945 0.226900 -0.865626 -2.990363 -0.569846 -3.052537 -1.561724 0.610168 1.028686 0.766189 -0.905292
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1/expr_2 0.326900 -0.006772 -1.230892 1.304518 2.217512 -2.352502 2.970915 -1.096551 1.282973 2.258048 1.282037 -0.392127 -1.381289 0.351970 -0.808504 -0.958738 -1.117646 -0.892416 0.099768 -1.347918
assert_wb_dma_rf/input_wb_rf_adr -0.233306 1.897697 0.500130 -0.737909 -1.175886 -2.535753 -1.023412 -2.449463 -0.490651 -1.392734 3.985272 1.177113 -2.393413 0.360544 0.505948 0.680867 -2.957746 -0.773059 -1.407666 -0.316013
wb_dma_ch_rf/always_6/if_1/if_1 -1.945816 -0.456582 0.828278 0.317163 -0.649266 3.528693 -2.847815 4.316466 -0.864281 0.177404 -1.120860 2.591199 2.782239 -2.494810 -0.563704 1.673323 2.211805 1.109421 2.051950 0.154805
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.394101 -0.080520 1.290263 0.483033 2.113141 1.095581 0.075477 0.546877 -1.496151 -0.778116 1.327175 3.486015 -3.419533 -2.033236 -0.978849 0.447635 -0.774497 0.868090 0.604111 0.947489
wb_dma_ch_arb/wire_gnt 1.087785 -0.000905 1.282143 -2.697299 0.093711 3.777913 -3.455065 3.586239 -3.385308 -3.214568 -0.853599 -1.395020 -1.344454 0.102143 -0.639279 1.912241 0.337809 3.765575 1.381187 -0.010485
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/if_1 1.197103 1.638433 0.695394 -1.630427 1.777223 2.364515 -1.561019 3.312037 -1.254655 -0.703322 0.932708 2.103794 -2.716317 -0.517594 1.417151 1.586768 0.163214 0.686576 1.900942 0.607663
wb_dma_de/always_23/block_1/case_1/block_1/if_1/stmt_1 -1.163787 0.076211 0.193839 2.566081 0.527068 -1.968323 0.739868 0.513861 1.388370 2.728225 2.311313 3.271076 0.619533 -0.275199 -0.154558 1.002896 -0.499799 -2.139979 0.718742 0.221360
wb_dma_ch_sel/assign_127_req_p0/expr_1/expr_1 0.691012 0.985694 -2.050137 0.122171 3.226474 1.011097 0.563497 3.871416 -1.346462 0.527446 3.386708 -1.890325 -3.531314 0.971496 0.599474 1.200186 -0.762230 1.175863 2.876282 -0.836540
wb_dma_rf/always_1/case_1/cond -2.043757 3.943074 1.570308 0.214259 -1.325490 -2.644996 3.910113 -1.309508 -0.442001 2.813277 1.725529 -1.665271 -0.259450 -1.147375 -0.115273 0.238497 -3.282614 -0.185486 0.226911 0.458649
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.394101 -0.080520 1.290263 0.483033 2.113141 1.095581 0.075477 0.546877 -1.496151 -0.778116 1.327175 3.486015 -3.419533 -2.033236 -0.978849 0.447635 -0.774497 0.868090 0.604111 0.947489
wb_dma_wb_slv/assign_4/expr_1 -1.918743 -1.370008 -3.437184 3.384359 -2.684616 -1.290190 0.853944 0.562814 1.172154 0.204254 4.776291 -0.326493 1.273625 -2.685608 3.108763 0.753503 -0.763462 0.305848 0.375566 2.013500
wb_dma_de/always_23/block_1/case_1/block_8/if_1/cond 2.729126 -3.680335 1.336992 0.960416 2.639501 0.857249 -1.243654 0.263509 -0.323414 -0.801238 1.115320 -0.242141 -2.796968 -0.501621 -2.044979 1.266023 -0.300672 -1.521173 -0.393292 -0.274353
wb_dma_de/always_3/if_1/stmt_1 -1.123666 0.481307 -1.300351 1.438809 -1.005617 -1.913025 -0.860994 0.897636 -0.483867 -0.284409 4.331820 -1.242898 0.228017 2.240350 0.311677 1.513083 -0.977683 -0.132002 0.469949 0.166684
wb_dma_ch_sel/assign_104_valid 1.873767 1.171201 -0.285762 -1.827728 3.243997 0.881847 0.255255 2.927018 1.593643 1.491240 0.638299 -0.674482 -2.768684 1.489162 1.284916 1.183106 0.445049 -0.825273 2.429545 -1.339172
wb_dma_ch_rf/always_9/stmt_1 1.197103 1.638433 0.695394 -1.630427 1.777223 2.364515 -1.561019 3.312037 -1.254655 -0.703322 0.932708 2.103794 -2.716317 -0.517594 1.417151 1.586768 0.163214 0.686576 1.900942 0.607663
wb_dma_wb_if/input_mast_adr -1.123666 0.481307 -1.300351 1.438809 -1.005617 -1.913025 -0.860994 0.897636 -0.483867 -0.284409 4.331820 -1.242898 0.228017 2.240350 0.311677 1.513083 -0.977683 -0.132002 0.469949 0.166684
assert_wb_dma_ch_arb/input_req -0.084754 2.117450 -2.824261 0.423670 2.176667 0.326836 1.279301 3.507808 -1.160815 1.660502 3.741552 -1.932111 -2.185224 0.819316 2.183620 0.666803 -1.560708 0.238574 2.736448 -0.272353
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.357959 -1.792540 2.709145 -1.948736 0.350786 3.120653 -0.846792 0.296139 -0.074482 -3.233485 2.299163 -0.155016 -2.521702 -0.762442 0.542154 4.020600 -0.320133 2.067379 1.146184 0.642574
wb_dma_wb_if/input_wbm_data_i 3.014440 1.503725 1.629879 -0.577917 -2.544493 1.369754 -3.337467 0.948667 2.122990 1.035124 2.792936 1.651610 2.004488 1.688901 3.155622 0.525815 -0.330127 -7.689906 1.918146 3.859008
wb_dma_de/wire_tsz_cnt_is_0_d 1.090253 0.420415 -0.720749 0.193618 3.181439 1.257681 0.587934 1.724965 -2.620481 -0.794945 0.226900 -0.865626 -2.990363 -0.569846 -3.052537 -1.561724 0.610168 1.028686 0.766189 -0.905292
wb_dma/wire_dma_err 1.197103 1.638433 0.695394 -1.630427 1.777223 2.364515 -1.561019 3.312037 -1.254655 -0.703322 0.932708 2.103794 -2.716317 -0.517594 1.417151 1.586768 0.163214 0.686576 1.900942 0.607663
wb_dma_ch_sel_checker/input_ch_sel_r 1.861150 -1.058969 2.806617 -0.115180 -0.397170 0.887632 -1.561676 -0.863860 0.700887 -0.341905 2.151293 2.467291 -0.993776 -0.735626 0.531510 1.973249 -1.418828 -1.722824 -0.121363 1.686234
wb_dma_ch_sel/assign_119_valid 1.873767 1.171201 -0.285762 -1.827728 3.243997 0.881847 0.255255 2.927018 1.593643 1.491240 0.638299 -0.674482 -2.768684 1.489162 1.284916 1.183106 0.445049 -0.825273 2.429545 -1.339172
wb_dma_inc30r/input_in -2.770132 -0.679990 3.126908 -1.491082 -2.023026 1.235170 -1.728448 0.009890 0.796286 -1.288704 3.689861 -0.115942 1.674658 -0.177999 -1.502287 5.600143 -1.201523 3.828307 1.291999 -1.984932
wb_dma_ch_pri_enc/inst_u15 1.394101 -0.080520 1.290263 0.483033 2.113141 1.095581 0.075477 0.546877 -1.496151 -0.778116 1.327175 3.486015 -3.419533 -2.033236 -0.978849 0.447635 -0.774497 0.868090 0.604111 0.947489
wb_dma_ch_pri_enc/inst_u14 1.394101 -0.080520 1.290263 0.483033 2.113141 1.095581 0.075477 0.546877 -1.496151 -0.778116 1.327175 3.486015 -3.419533 -2.033236 -0.978849 0.447635 -0.774497 0.868090 0.604111 0.947489
wb_dma_ch_pri_enc/inst_u17 1.394101 -0.080520 1.290263 0.483033 2.113141 1.095581 0.075477 0.546877 -1.496151 -0.778116 1.327175 3.486015 -3.419533 -2.033236 -0.978849 0.447635 -0.774497 0.868090 0.604111 0.947489
wb_dma_de/wire_dma_err 1.197103 1.638433 0.695394 -1.630427 1.777223 2.364515 -1.561019 3.312037 -1.254655 -0.703322 0.932708 2.103794 -2.716317 -0.517594 1.417151 1.586768 0.163214 0.686576 1.900942 0.607663
wb_dma_ch_pri_enc/inst_u11 1.394101 -0.080520 1.290263 0.483033 2.113141 1.095581 0.075477 0.546877 -1.496151 -0.778116 1.327175 3.486015 -3.419533 -2.033236 -0.978849 0.447635 -0.774497 0.868090 0.604111 0.947489
wb_dma_ch_pri_enc/inst_u10 1.394101 -0.080520 1.290263 0.483033 2.113141 1.095581 0.075477 0.546877 -1.496151 -0.778116 1.327175 3.486015 -3.419533 -2.033236 -0.978849 0.447635 -0.774497 0.868090 0.604111 0.947489
wb_dma_ch_pri_enc/inst_u13 1.394101 -0.080520 1.290263 0.483033 2.113141 1.095581 0.075477 0.546877 -1.496151 -0.778116 1.327175 3.486015 -3.419533 -2.033236 -0.978849 0.447635 -0.774497 0.868090 0.604111 0.947489
wb_dma_ch_pri_enc/inst_u12 1.394101 -0.080520 1.290263 0.483033 2.113141 1.095581 0.075477 0.546877 -1.496151 -0.778116 1.327175 3.486015 -3.419533 -2.033236 -0.978849 0.447635 -0.774497 0.868090 0.604111 0.947489
wb_dma_ch_pri_enc/inst_u19 1.394101 -0.080520 1.290263 0.483033 2.113141 1.095581 0.075477 0.546877 -1.496151 -0.778116 1.327175 3.486015 -3.419533 -2.033236 -0.978849 0.447635 -0.774497 0.868090 0.604111 0.947489
wb_dma_ch_pri_enc/inst_u18 1.394101 -0.080520 1.290263 0.483033 2.113141 1.095581 0.075477 0.546877 -1.496151 -0.778116 1.327175 3.486015 -3.419533 -2.033236 -0.978849 0.447635 -0.774497 0.868090 0.604111 0.947489
wb_dma_ch_sel/assign_110_valid 1.873767 1.171201 -0.285762 -1.827728 3.243997 0.881847 0.255255 2.927018 1.593643 1.491240 0.638299 -0.674482 -2.768684 1.489162 1.284916 1.183106 0.445049 -0.825273 2.429545 -1.339172
wb_dma_rf/inst_u30 1.197103 1.638433 0.695394 -1.630427 1.777223 2.364515 -1.561019 3.312037 -1.254655 -0.703322 0.932708 2.103794 -2.716317 -0.517594 1.417151 1.586768 0.163214 0.686576 1.900942 0.607663
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2/expr_1 0.968275 0.252253 3.239879 -1.669156 0.554185 -0.523071 -3.310836 -0.241311 2.829550 -0.863245 2.424441 3.832910 -1.685235 1.050884 -0.286578 3.173001 1.275088 -3.004165 -0.093230 -0.663873
wb_dma/wire_pointer3 2.236993 -2.942167 3.275013 -0.230221 1.004734 2.070979 -0.408594 -0.809786 2.067619 0.106012 -0.413264 2.468750 -2.240299 -0.390032 -0.132457 2.512055 -0.510667 1.905848 1.053642 0.954510
wb_dma_ch_pri_enc/wire_pri6_out 1.394101 -0.080520 1.290263 0.483033 2.113141 1.095581 0.075477 0.546877 -1.496151 -0.778116 1.327175 3.486015 -3.419533 -2.033236 -0.978849 0.447635 -0.774497 0.868090 0.604111 0.947489
wb_dma_rf/assign_6_csr_we 3.168157 2.658384 1.226682 -2.688627 1.050740 1.188209 1.223692 -0.269800 1.287625 0.237986 -2.246402 2.410459 -3.566597 0.851206 2.808861 -1.132471 -0.164044 1.075917 1.354018 2.054149
wb_dma_de/assign_82_rd_ack 2.155193 0.081446 -0.509631 0.430886 4.066426 0.586079 0.413569 1.875036 -1.828289 0.373517 -0.314173 1.089524 -3.648320 -0.954801 -1.487534 -1.322814 0.103389 -0.749935 0.419055 -0.458326
wb_dma_ch_rf/assign_28_this_ptr_set/expr_1/expr_2 2.236993 -2.942167 3.275013 -0.230221 1.004734 2.070979 -0.408594 -0.809786 2.067619 0.106012 -0.413264 2.468750 -2.240299 -0.390032 -0.132457 2.512055 -0.510667 1.905848 1.053642 0.954510
wb_dma_ch_sel/assign_96_valid -0.327961 3.131381 1.026152 -1.458481 2.542083 4.026754 -3.633278 0.714718 1.738966 5.201275 -0.372626 2.758349 -1.222277 4.839206 2.945839 0.868594 1.514105 0.402381 0.001473 0.280366
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.394101 -0.080520 1.290263 0.483033 2.113141 1.095581 0.075477 0.546877 -1.496151 -0.778116 1.327175 3.486015 -3.419533 -2.033236 -0.978849 0.447635 -0.774497 0.868090 0.604111 0.947489
wb_dma_de/reg_next_ch 0.913996 0.227785 0.738049 -2.257149 3.516118 0.329013 -1.184700 1.518650 0.328092 0.965479 -2.800003 2.352213 -2.445570 -0.624969 -0.056052 0.759116 0.795182 0.057982 -0.181842 -2.681458
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.368342 0.590242 -0.226509 1.663861 0.835484 -0.522049 1.596631 -0.755264 -1.722214 0.415960 1.783267 3.027997 -1.532020 -2.436749 -0.262406 -0.567224 -1.952479 0.764041 -0.115772 0.945044
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.368342 0.590242 -0.226509 1.663861 0.835484 -0.522049 1.596631 -0.755264 -1.722214 0.415960 1.783267 3.027997 -1.532020 -2.436749 -0.262406 -0.567224 -1.952479 0.764041 -0.115772 0.945044
wb_dma_ch_rf/assign_28_this_ptr_set/expr_1 2.236993 -2.942167 3.275013 -0.230221 1.004734 2.070979 -0.408594 -0.809786 2.067619 0.106012 -0.413264 2.468750 -2.240299 -0.390032 -0.132457 2.512055 -0.510667 1.905848 1.053642 0.954510
wb_dma_ch_rf/assign_24_ch_txsz_dewe 3.557449 -1.910948 -1.486435 1.426031 2.826666 -1.270881 0.472167 0.742523 -0.034914 0.477121 1.348017 -2.055313 -2.394344 0.054679 -0.755682 -1.452371 -1.009251 -4.056003 0.044673 -0.268604
assert_wb_dma_ch_arb -0.084754 2.117450 -2.824261 0.423670 2.176667 0.326836 1.279301 3.507808 -1.160815 1.660502 3.741552 -1.932111 -2.185224 0.819316 2.183620 0.666803 -1.560708 0.238574 2.736448 -0.272353
wb_dma/wire_csr 4.012035 -0.333856 0.410327 -1.165701 3.800821 3.259523 2.664464 1.558530 -0.768362 4.347494 -4.100013 -1.534609 0.648582 -0.063765 2.660295 -0.689822 -1.944233 -0.708734 1.409408 0.904371
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.368342 0.590242 -0.226509 1.663861 0.835484 -0.522049 1.596631 -0.755264 -1.722214 0.415960 1.783267 3.027997 -1.532020 -2.436749 -0.262406 -0.567224 -1.952479 0.764041 -0.115772 0.945044
wb_dma_wb_if/input_mast_din 1.796526 -4.188970 -0.849958 2.391153 1.332314 1.079441 -0.757682 -0.000356 -0.229865 2.559295 1.149400 -1.443218 0.022360 -2.329607 -0.474451 -0.329762 -2.521833 -3.175755 -0.227811 -0.218249
wb_dma_de/always_23/block_1/case_1/block_9/if_1/cond 0.193648 0.522361 0.535614 -1.000367 -0.512100 -0.272468 -0.472900 1.084879 2.440022 0.410499 2.222247 1.538929 -0.607111 0.456201 3.511647 3.102546 -0.759259 -0.496603 1.589365 0.488993
wb_dma_ch_rf/reg_sw_pointer_r 1.585443 1.704177 -0.059123 -3.305696 2.502225 -1.922726 -3.071751 0.897670 -1.357993 -0.771372 -2.615947 1.590198 -3.778629 1.293354 0.993075 0.112843 -0.478899 -0.167737 -1.824606 -2.536870
wb_dma_ch_sel/assign_142_req_p0 1.375672 2.101755 -0.959350 -1.747146 1.863722 0.467367 -1.289475 3.732844 0.452126 0.424077 1.515393 -1.655208 -1.875400 2.910698 1.539223 1.074934 0.827828 -1.225946 2.146976 -0.704139
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.471869 2.477384 -1.861042 -0.697832 -0.097266 -0.532311 -1.103834 3.273149 -0.033154 0.258155 3.627694 -1.420092 -0.655210 2.396912 2.933708 1.874042 -0.505921 -0.590535 2.062939 -0.004420
wb_dma_ch_sel/assign_128_req_p0/expr_1/expr_1 1.106063 -1.215491 -0.079491 0.669537 2.980460 0.777793 0.786955 1.494326 -0.391341 -0.380519 2.906994 0.035294 -3.945677 -0.276334 -1.047672 1.763762 -0.807593 1.814750 1.886511 -0.664221
wb_dma_rf -0.362582 3.499115 -0.082411 -4.332352 -0.527406 1.705971 -2.011382 0.711846 0.035488 0.235292 -1.348569 -1.893016 1.025132 2.328507 0.234439 -0.495731 1.457278 -0.006744 1.162784 -1.812057
wb_dma_de/assign_6_adr0_cnt_next/expr_1 -1.935502 0.526546 -0.017626 0.227608 1.017493 -0.490263 4.064907 -1.656440 1.266214 3.043951 0.896579 -1.540821 -0.385347 -0.735021 0.437416 1.002217 -2.407588 3.034800 0.675559 -1.709460
wb_dma_de/reg_chunk_cnt 1.278166 2.508627 -0.891491 -0.040144 3.736662 0.108094 1.335850 2.171667 -1.394578 1.060707 1.015468 1.825048 -3.747497 -0.373979 -0.558239 -1.265638 -0.212745 -0.132345 1.468111 -0.334241
wb_dma_de/always_23/block_1/case_1/block_4/if_1 -0.848670 1.385674 -1.041886 -1.358147 2.936421 4.737742 1.805288 2.069058 -3.231628 3.871917 -0.437234 -3.976686 0.739302 -3.460937 -1.218377 -1.638245 -2.055969 0.229386 1.155909 -2.575262
wb_dma_de/always_23/block_1/case_1/block_3/if_1 -0.174411 2.250203 -1.899307 -0.804105 2.189250 3.398700 0.727086 2.757344 -4.617606 3.475514 -0.333192 -4.587373 0.442743 -1.360507 -1.743027 -2.813742 -2.538918 1.388181 1.036369 -1.766683
wb_dma/input_wb0m_data_i 3.014440 1.503725 1.629879 -0.577917 -2.544493 1.369754 -3.337467 0.948667 2.122990 1.035124 2.792936 1.651610 2.004488 1.688901 3.155622 0.525815 -0.330127 -7.689906 1.918146 3.859008
wb_dma_de/always_15/stmt_1 2.695179 -1.853830 -0.490920 0.339561 3.958993 0.551943 0.215133 1.624303 -0.013767 0.882793 0.094921 -2.094775 -3.005628 0.903548 -1.490947 -0.160154 0.170743 -1.358639 0.670062 -1.335059
wb_dma/wire_ch7_csr 1.450374 -0.205154 0.657551 -2.050562 2.262143 2.798042 -1.854943 2.881728 -0.939691 0.578741 -2.756642 -2.131578 0.115972 1.568495 -0.280292 0.660522 1.556432 -0.085687 0.527384 -1.154499
wb_dma/input_wb0_ack_i 1.669869 -4.085785 2.207960 1.520904 1.608914 4.015180 -4.082165 1.471229 0.174697 0.749299 -1.675282 2.968099 -1.325516 -0.852702 -0.479835 1.200141 1.705549 -2.154723 -0.756484 1.592035
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.471869 2.477384 -1.861042 -0.697832 -0.097266 -0.532311 -1.103834 3.273149 -0.033154 0.258155 3.627694 -1.420092 -0.655210 2.396912 2.933708 1.874042 -0.505921 -0.590535 2.062939 -0.004420
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1 -0.471869 2.477384 -1.861042 -0.697832 -0.097266 -0.532311 -1.103834 3.273149 -0.033154 0.258155 3.627694 -1.420092 -0.655210 2.396912 2.933708 1.874042 -0.505921 -0.590535 2.062939 -0.004420
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.471869 2.477384 -1.861042 -0.697832 -0.097266 -0.532311 -1.103834 3.273149 -0.033154 0.258155 3.627694 -1.420092 -0.655210 2.396912 2.933708 1.874042 -0.505921 -0.590535 2.062939 -0.004420
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_1/expr_2 1.415382 2.163448 -2.240690 0.793942 1.117339 -0.416043 0.955019 2.200592 -0.787735 1.830027 3.837685 -1.020223 -1.389496 0.087180 2.997685 -0.524505 -2.417171 -3.125642 1.709276 1.312873
wb_dma_ch_sel/assign_125_de_start -0.275764 3.568327 -0.806672 -1.018275 3.053915 -1.902420 -1.422910 3.671237 -1.159699 1.516272 -0.611340 2.261393 -1.327577 0.934722 -0.741417 -0.611021 1.396193 -2.569583 0.265398 -2.258033
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/cond/expr_1 2.236993 -2.942167 3.275013 -0.230221 1.004734 2.070979 -0.408594 -0.809786 2.067619 0.106012 -0.413264 2.468750 -2.240299 -0.390032 -0.132457 2.512055 -0.510667 1.905848 1.053642 0.954510
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.368342 0.590242 -0.226509 1.663861 0.835484 -0.522049 1.596631 -0.755264 -1.722214 0.415960 1.783267 3.027997 -1.532020 -2.436749 -0.262406 -0.567224 -1.952479 0.764041 -0.115772 0.945044
wb_dma_de/always_23/block_1/case_1/block_8/if_3/block_1 2.115896 -2.329966 2.176121 -0.872945 1.234468 -0.936556 -3.689545 0.435144 1.833166 -1.395928 1.590957 2.124537 -1.603304 -0.253276 -0.193717 2.989706 0.631630 -4.637181 -0.959799 -1.083539
wb_dma_ch_sel/input_dma_busy 1.106063 -1.215491 -0.079491 0.669537 2.980460 0.777793 0.786955 1.494326 -0.391341 -0.380519 2.906994 0.035294 -3.945677 -0.276334 -1.047672 1.763762 -0.807593 1.814750 1.886511 -0.664221
wb_dma_inc30r -3.209728 -1.642298 0.025779 0.138487 -0.582094 1.599828 -0.205480 0.350651 0.146003 1.491335 2.715485 -1.606913 2.233633 -0.059126 -0.034056 3.792769 -2.021758 4.734391 1.073478 -2.384424
wb_dma_ch_sel/always_45/case_1 -1.311204 0.530899 -1.162712 2.163445 -0.926485 -1.129274 -0.942031 0.917262 -1.903533 -0.891375 4.581195 -1.668968 0.108185 1.829486 -2.406183 0.314533 -0.631907 0.940637 0.671092 0.183511
wb_dma_ch_sel/assign_117_valid 1.873767 1.171201 -0.285762 -1.827728 3.243997 0.881847 0.255255 2.927018 1.593643 1.491240 0.638299 -0.674482 -2.768684 1.489162 1.284916 1.183106 0.445049 -0.825273 2.429545 -1.339172
wb_dma_de/always_23/block_1/case_1/block_9/if_2/block_1/stmt_2 2.115896 -2.329966 2.176121 -0.872945 1.234468 -0.936556 -3.689545 0.435144 1.833166 -1.395928 1.590957 2.124537 -1.603304 -0.253276 -0.193717 2.989706 0.631630 -4.637181 -0.959799 -1.083539
wb_dma/wire_ch3_adr0 -1.700298 -1.655102 0.185672 -0.378516 -1.508035 1.122905 1.220899 0.086952 1.236775 -1.189418 1.811350 0.071854 -0.131962 -1.590217 2.058642 3.636926 -1.214638 4.405061 1.998414 -0.014308
wb_dma_ch_rf/always_23/if_1/block_1/if_1/stmt_1 -1.123666 0.481307 -1.300351 1.438809 -1.005617 -1.913025 -0.860994 0.897636 -0.483867 -0.284409 4.331820 -1.242898 0.228017 2.240350 0.311677 1.513083 -0.977683 -0.132002 0.469949 0.166684
wb_dma_de/always_6/if_1/if_1/cond 0.647759 -1.502006 -3.550517 1.696203 3.495930 -2.255493 1.896212 1.151752 0.151279 2.146909 0.569582 -3.307868 -1.520118 0.177208 -0.746123 -1.405525 -0.637670 -2.331660 0.130366 -2.759924
wb_dma/wire_mast1_pt_out 0.024545 -1.306888 -1.278539 2.981899 -0.129202 -2.458470 0.978878 -0.912689 0.125308 -0.545274 3.123250 1.865833 -1.574908 -1.568087 1.047581 0.060802 -0.969806 -0.311758 -1.079875 1.596598
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.005140 2.270014 -1.658438 -1.386808 1.382788 0.580319 1.040446 3.333757 1.496970 2.010795 2.396199 -0.664196 -1.397390 0.720532 4.462036 2.174046 -1.000375 -0.148088 3.150174 -0.398894
wb_dma_de/always_23/block_1/case_1/block_9/if_1 0.193648 0.522361 0.535614 -1.000367 -0.512100 -0.272468 -0.472900 1.084879 2.440022 0.410499 2.222247 1.538929 -0.607111 0.456201 3.511647 3.102546 -0.759259 -0.496603 1.589365 0.488993
wb_dma_ch_sel/always_48 1.087785 -0.000905 1.282143 -2.697299 0.093711 3.777913 -3.455065 3.586239 -3.385308 -3.214568 -0.853599 -1.395020 -1.344454 0.102143 -0.639279 1.912241 0.337809 3.765575 1.381187 -0.010485
wb_dma_ch_sel/always_43 1.167870 0.441368 0.030130 0.559689 3.035060 0.428505 -0.580030 0.441106 -1.871131 -0.805635 0.961080 0.202476 -2.666049 -0.531981 -4.634325 -2.240692 1.490217 -1.859691 -0.343971 -1.174209
wb_dma_ch_sel/always_42 4.012035 -0.333856 0.410327 -1.165701 3.800821 3.259523 2.664464 1.558530 -0.768362 4.347494 -4.100013 -1.534609 0.648582 -0.063765 2.660295 -0.689822 -1.944233 -0.708734 1.409408 0.904371
wb_dma_ch_sel/always_40 1.503968 -2.725966 3.192946 0.989723 1.199272 2.912003 -0.069639 -0.863573 0.911402 0.599178 0.286015 1.156914 -2.290630 0.298492 -3.762947 1.116813 -0.351301 4.241735 1.795267 0.554775
wb_dma_ch_sel/always_47 -2.483660 -0.513034 0.098435 0.142916 1.231282 -1.700746 -0.443672 0.215293 0.741812 2.092760 1.348889 1.415948 -0.030622 -0.040700 -0.865804 2.778610 -1.260798 1.923363 0.032521 -3.376092
wb_dma_ch_sel/always_46 -0.522977 -1.277110 -1.397057 1.955378 0.465356 1.300280 1.455291 0.726722 1.265993 4.077254 2.677594 -1.025964 1.599861 0.003108 2.484639 1.187095 -2.196871 -0.537707 1.652412 0.487762
wb_dma_ch_sel/always_45 -1.311204 0.530899 -1.162712 2.163445 -0.926485 -1.129274 -0.942031 0.917262 -1.903533 -0.891375 4.581195 -1.668968 0.108185 1.829486 -2.406183 0.314533 -0.631907 0.940637 0.671092 0.183511
wb_dma_ch_sel/always_44 -0.188961 0.552341 3.000091 -2.526904 -2.515024 1.028347 0.043133 -0.062797 2.905374 -1.540393 1.974547 -0.007801 0.579028 -0.141941 2.202732 4.363933 -0.321017 0.375147 2.048040 0.803978
wb_dma_ch_sel/assign_152_req_p0/expr_1 1.375672 2.101755 -0.959350 -1.747146 1.863722 0.467367 -1.289475 3.732844 0.452126 0.424077 1.515393 -1.655208 -1.875400 2.910698 1.539223 1.074934 0.827828 -1.225946 2.146976 -0.704139
wb_dma_ch_rf/input_ndnr 1.938451 -2.784295 0.023549 0.438592 2.807363 2.885261 -1.966013 2.771525 -2.139728 -1.072887 1.424230 -3.395330 -2.646863 0.530032 -2.678018 1.131548 0.215125 0.689700 1.201575 -0.918923
wb_dma_de/always_4/if_1/stmt_1 2.455661 0.745390 -0.272132 -0.497345 4.288867 0.539558 0.910234 2.206329 0.354522 1.234734 1.613822 -0.761238 -4.139815 1.474486 -1.040384 0.056243 0.068488 -0.637165 2.042659 -1.156391
wb_dma_wb_if/wire_wb_addr_o -1.123666 0.481307 -1.300351 1.438809 -1.005617 -1.913025 -0.860994 0.897636 -0.483867 -0.284409 4.331820 -1.242898 0.228017 2.240350 0.311677 1.513083 -0.977683 -0.132002 0.469949 0.166684
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_1/expr_2 -1.123666 0.481307 -1.300351 1.438809 -1.005617 -1.913025 -0.860994 0.897636 -0.483867 -0.284409 4.331820 -1.242898 0.228017 2.240350 0.311677 1.513083 -0.977683 -0.132002 0.469949 0.166684
wb_dma_ch_sel/assign_111_valid 1.873767 1.171201 -0.285762 -1.827728 3.243997 0.881847 0.255255 2.927018 1.593643 1.491240 0.638299 -0.674482 -2.768684 1.489162 1.284916 1.183106 0.445049 -0.825273 2.429545 -1.339172
wb_dma_wb_slv/assign_2_pt_sel 1.113163 -2.921501 -4.199986 3.332540 1.203150 -0.292660 2.066301 0.998250 -3.650566 -1.309058 0.703324 -0.676436 1.127593 -6.095112 0.664018 -2.021837 -2.081870 -2.541125 0.328207 0.644366
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2 0.587049 0.480890 -0.730146 -2.120135 2.688500 -2.119327 -2.349880 2.274770 0.968087 0.408523 -0.061048 -1.114624 -1.998012 2.406004 -0.498233 1.430769 0.800870 -1.516919 0.034022 -3.985745
wb_dma_ch_sel/assign_144_req_p0 1.375672 2.101755 -0.959350 -1.747146 1.863722 0.467367 -1.289475 3.732844 0.452126 0.424077 1.515393 -1.655208 -1.875400 2.910698 1.539223 1.074934 0.827828 -1.225946 2.146976 -0.704139
wb_dma_de/input_pointer 1.503968 -2.725966 3.192946 0.989723 1.199272 2.912003 -0.069639 -0.863573 0.911402 0.599178 0.286015 1.156914 -2.290630 0.298492 -3.762947 1.116813 -0.351301 4.241735 1.795267 0.554775
wb_dma_de/always_23/block_1/case_1/block_10/if_2/cond 3.021296 -4.156209 1.274411 -0.478933 1.252907 0.818403 -3.004787 1.916745 0.851121 -1.788172 0.892936 -0.095374 -1.629566 -0.871630 1.785313 3.614419 -0.150420 -3.289244 -0.351218 0.163215
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2/expr_1 1.616152 -0.695412 3.728227 -1.709395 0.348494 -0.212068 -2.896655 -0.994368 4.198036 0.327308 0.181778 4.831395 -1.630076 1.326119 0.428016 3.064593 0.815713 -1.013701 0.465448 -0.310306
wb_dma_ch_rf/input_wb_rf_adr 2.593099 0.380318 -2.570934 -1.433234 1.073125 3.068267 -2.943337 0.059238 2.009636 0.578502 4.012319 3.050201 2.601368 0.455920 1.635283 -3.244838 -2.211512 0.121631 -2.332207 -2.320178
wb_dma_ch_sel/input_pointer0 1.165924 -1.644633 2.013490 0.356214 1.565382 2.642402 -0.958610 0.623016 -1.183580 -1.423249 2.620731 -0.523716 -2.835262 0.073378 -3.860730 1.485263 -0.185616 2.667084 1.525067 -0.151674
wb_dma_ch_sel/input_pointer1 2.288054 -1.719721 1.899023 -0.247087 2.223703 1.738441 -1.049092 1.109263 0.095833 -0.890951 2.134987 1.199280 -3.537577 -0.325469 -0.750742 2.411958 -0.551241 0.479273 1.321841 0.240406
wb_dma_ch_sel/input_pointer2 1.861150 -1.058969 2.806617 -0.115180 -0.397170 0.887632 -1.561676 -0.863860 0.700887 -0.341905 2.151293 2.467291 -0.993776 -0.735626 0.531510 1.973249 -1.418828 -1.722824 -0.121363 1.686234
wb_dma_ch_sel/input_pointer3 2.236993 -2.942167 3.275013 -0.230221 1.004734 2.070979 -0.408594 -0.809786 2.067619 0.106012 -0.413264 2.468750 -2.240299 -0.390032 -0.132457 2.512055 -0.510667 1.905848 1.053642 0.954510
wb_dma_de/reg_chunk_0 1.278166 2.508627 -0.891491 -0.040144 3.736662 0.108094 1.335850 2.171667 -1.394578 1.060707 1.015468 1.825048 -3.747497 -0.373979 -0.558239 -1.265638 -0.212745 -0.132345 1.468111 -0.334241
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1 1.106063 -1.215491 -0.079491 0.669537 2.980460 0.777793 0.786955 1.494326 -0.391341 -0.380519 2.906994 0.035294 -3.945677 -0.276334 -1.047672 1.763762 -0.807593 1.814750 1.886511 -0.664221
wb_dma_ch_sel/assign_151_req_p0/expr_1 1.375672 2.101755 -0.959350 -1.747146 1.863722 0.467367 -1.289475 3.732844 0.452126 0.424077 1.515393 -1.655208 -1.875400 2.910698 1.539223 1.074934 0.827828 -1.225946 2.146976 -0.704139
wb_dma_ch_sel/assign_138_req_p0/expr_1 1.375672 2.101755 -0.959350 -1.747146 1.863722 0.467367 -1.289475 3.732844 0.452126 0.424077 1.515393 -1.655208 -1.875400 2.910698 1.539223 1.074934 0.827828 -1.225946 2.146976 -0.704139
wb_dma_ch_sel/reg_am0 -0.522977 -1.277110 -1.397057 1.955378 0.465356 1.300280 1.455291 0.726722 1.265993 4.077254 2.677594 -1.025964 1.599861 0.003108 2.484639 1.187095 -2.196871 -0.537707 1.652412 0.487762
wb_dma/assign_2_dma_req 2.577276 -2.958799 3.007205 -1.439819 1.109429 0.012165 -3.090468 -0.319301 2.905075 -0.567254 -0.392007 2.840491 -1.255433 -0.414219 -0.310148 2.974966 0.338281 -2.558092 0.173395 -1.176505
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1 -0.300718 0.881827 1.686476 -0.928022 -0.291463 2.623871 -0.546160 0.460373 -3.029509 -3.902619 2.676967 1.141809 -2.130100 -1.728578 -1.561482 1.460804 -0.130824 3.321575 0.823263 1.142224
wb_dma_ch_rf/wire_ch_csr -0.498158 1.682295 -2.350882 -1.790568 0.919974 2.263133 0.067776 4.082639 0.286221 1.452716 -2.843010 -2.000146 1.875850 0.289912 1.578117 -0.750305 2.248240 0.339622 2.578948 -1.281161
wb_dma_ch_rf/always_20/if_1/block_1/if_1/stmt_1 -0.407457 -0.711309 2.657945 -0.526381 -1.585596 -0.274981 -2.300350 -1.059976 1.482190 2.350596 3.527643 0.197911 1.956066 0.791117 0.565020 4.182502 -3.877076 -0.073972 0.284382 -1.017415
wb_dma_de/assign_78_mast0_go/expr_1/expr_1/expr_1/expr_1 -0.368342 0.590242 -0.226509 1.663861 0.835484 -0.522049 1.596631 -0.755264 -1.722214 0.415960 1.783267 3.027997 -1.532020 -2.436749 -0.262406 -0.567224 -1.952479 0.764041 -0.115772 0.945044
wb_dma_ch_sel/assign_118_valid 1.873767 1.171201 -0.285762 -1.827728 3.243997 0.881847 0.255255 2.927018 1.593643 1.491240 0.638299 -0.674482 -2.768684 1.489162 1.284916 1.183106 0.445049 -0.825273 2.429545 -1.339172
wb_dma_ch_rf/input_de_adr1_we -1.123666 0.481307 -1.300351 1.438809 -1.005617 -1.913025 -0.860994 0.897636 -0.483867 -0.284409 4.331820 -1.242898 0.228017 2.240350 0.311677 1.513083 -0.977683 -0.132002 0.469949 0.166684
wb_dma_wb_mast/input_mast_din 1.796526 -4.188970 -0.849958 2.391153 1.332314 1.079441 -0.757682 -0.000356 -0.229865 2.559295 1.149400 -1.443218 0.022360 -2.329607 -0.474451 -0.329762 -2.521833 -3.175755 -0.227811 -0.218249
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1/expr_1 0.942176 -0.848176 -1.426084 -4.851680 -3.338890 2.915262 -5.426715 -0.228534 1.626942 -3.308259 -0.248811 -2.303266 -0.861783 -0.440412 2.585055 0.641604 -0.369618 0.209748 2.014667 -1.868376
wb_dma_de/always_2/if_1/stmt_1 -0.188961 0.552341 3.000091 -2.526904 -2.515024 1.028347 0.043133 -0.062797 2.905374 -1.540393 1.974547 -0.007801 0.579028 -0.141941 2.202732 4.363933 -0.321017 0.375147 2.048040 0.803978
wb_dma_de/assign_65_done/expr_1 2.155193 0.081446 -0.509631 0.430886 4.066426 0.586079 0.413569 1.875036 -1.828289 0.373517 -0.314173 1.089524 -3.648320 -0.954801 -1.487534 -1.322814 0.103389 -0.749935 0.419055 -0.458326
wb_dma_ch_sel/reg_de_start_r 0.452949 2.611837 -1.322558 -2.342937 3.313549 -0.913967 -2.082314 3.498396 -0.819743 0.651260 -0.796657 0.380552 -2.327443 1.572593 0.570889 0.199044 1.156190 -1.443737 0.178978 -2.853296
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.368342 0.590242 -0.226509 1.663861 0.835484 -0.522049 1.596631 -0.755264 -1.722214 0.415960 1.783267 3.027997 -1.532020 -2.436749 -0.262406 -0.567224 -1.952479 0.764041 -0.115772 0.945044
wb_dma_ch_rf/input_dma_rest 0.214938 -3.176604 1.914387 0.798252 0.221490 1.010491 0.638878 -1.608732 2.185902 1.402372 -0.168813 2.994945 0.353632 -1.967110 -0.369571 2.362247 -1.549168 2.281402 1.650678 -0.304419
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1 1.503968 -2.725966 3.192946 0.989723 1.199272 2.912003 -0.069639 -0.863573 0.911402 0.599178 0.286015 1.156914 -2.290630 0.298492 -3.762947 1.116813 -0.351301 4.241735 1.795267 0.554775
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1 1.357959 -1.792540 2.709145 -1.948736 0.350786 3.120653 -0.846792 0.296139 -0.074482 -3.233485 2.299163 -0.155016 -2.521702 -0.762442 0.542154 4.020600 -0.320133 2.067379 1.146184 0.642574
wb_dma_de/wire_de_csr 2.649419 -4.486506 2.261630 0.138219 2.071136 1.809085 -0.894022 -0.412769 1.118011 -0.247313 -0.807397 0.677581 -1.871952 -0.880718 -1.264534 2.104010 -0.319491 0.289624 0.451561 -0.378939
wb_dma_ch_sel/reg_ndnr 1.938451 -2.784295 0.023549 0.438592 2.807363 2.885261 -1.966013 2.771525 -2.139728 -1.072887 1.424230 -3.395330 -2.646863 0.530032 -2.678018 1.131548 0.215125 0.689700 1.201575 -0.918923
wb_dma_ch_rf/assign_26_ch_adr1_dewe -1.123666 0.481307 -1.300351 1.438809 -1.005617 -1.913025 -0.860994 0.897636 -0.483867 -0.284409 4.331820 -1.242898 0.228017 2.240350 0.311677 1.513083 -0.977683 -0.132002 0.469949 0.166684
wb_dma_ch_sel/reg_txsz 1.167870 0.441368 0.030130 0.559689 3.035060 0.428505 -0.580030 0.441106 -1.871131 -0.805635 0.961080 0.202476 -2.666049 -0.531981 -4.634325 -2.240692 1.490217 -1.859691 -0.343971 -1.174209
wb_dma_rf/always_1/case_1/stmt_10 0.633896 0.755842 -0.099778 0.483913 -1.141754 -0.749604 -1.029168 -2.108162 -0.401525 -1.590010 5.030371 -0.019580 -2.302292 0.605157 -0.012455 -0.206127 -1.972950 -2.006532 -0.587943 0.947356
wb_dma_ch_pri_enc/inst_u28 1.394101 -0.080520 1.290263 0.483033 2.113141 1.095581 0.075477 0.546877 -1.496151 -0.778116 1.327175 3.486015 -3.419533 -2.033236 -0.978849 0.447635 -0.774497 0.868090 0.604111 0.947489
wb_dma_ch_pri_enc/inst_u29 1.394101 -0.080520 1.290263 0.483033 2.113141 1.095581 0.075477 0.546877 -1.496151 -0.778116 1.327175 3.486015 -3.419533 -2.033236 -0.978849 0.447635 -0.774497 0.868090 0.604111 0.947489
wb_dma/wire_de_adr1 -0.993453 -0.945528 0.031790 1.714874 0.037776 0.522552 0.901291 -0.391481 -0.988172 -0.335348 2.867694 -0.838360 -0.622665 -0.537519 -2.723484 0.494508 -1.014783 2.689632 0.959743 -0.219075
wb_dma_ch_arb/always_2/block_1/case_1 1.087785 -0.000905 1.282143 -2.697299 0.093711 3.777913 -3.455065 3.586239 -3.385308 -3.214568 -0.853599 -1.395020 -1.344454 0.102143 -0.639279 1.912241 0.337809 3.765575 1.381187 -0.010485
wb_dma_de/always_18/stmt_1/expr_1 -0.954074 -2.673489 -0.666610 3.713158 -0.290254 -0.234221 -2.624664 1.407490 0.057235 0.746641 4.203729 -1.090025 1.215553 3.176614 -0.782820 2.386378 0.642466 -1.849874 0.054456 0.928985
wb_dma_ch_arb/always_1/if_1 1.087785 -0.000905 1.282143 -2.697299 0.093711 3.777913 -3.455065 3.586239 -3.385308 -3.214568 -0.853599 -1.395020 -1.344454 0.102143 -0.639279 1.912241 0.337809 3.765575 1.381187 -0.010485
wb_dma_ch_pri_enc/inst_u20 1.394101 -0.080520 1.290263 0.483033 2.113141 1.095581 0.075477 0.546877 -1.496151 -0.778116 1.327175 3.486015 -3.419533 -2.033236 -0.978849 0.447635 -0.774497 0.868090 0.604111 0.947489
wb_dma_ch_pri_enc/inst_u21 1.394101 -0.080520 1.290263 0.483033 2.113141 1.095581 0.075477 0.546877 -1.496151 -0.778116 1.327175 3.486015 -3.419533 -2.033236 -0.978849 0.447635 -0.774497 0.868090 0.604111 0.947489
wb_dma_ch_pri_enc/inst_u22 1.394101 -0.080520 1.290263 0.483033 2.113141 1.095581 0.075477 0.546877 -1.496151 -0.778116 1.327175 3.486015 -3.419533 -2.033236 -0.978849 0.447635 -0.774497 0.868090 0.604111 0.947489
wb_dma_ch_pri_enc/inst_u23 1.394101 -0.080520 1.290263 0.483033 2.113141 1.095581 0.075477 0.546877 -1.496151 -0.778116 1.327175 3.486015 -3.419533 -2.033236 -0.978849 0.447635 -0.774497 0.868090 0.604111 0.947489
wb_dma_ch_pri_enc/inst_u24 1.394101 -0.080520 1.290263 0.483033 2.113141 1.095581 0.075477 0.546877 -1.496151 -0.778116 1.327175 3.486015 -3.419533 -2.033236 -0.978849 0.447635 -0.774497 0.868090 0.604111 0.947489
wb_dma_ch_pri_enc/inst_u25 1.394101 -0.080520 1.290263 0.483033 2.113141 1.095581 0.075477 0.546877 -1.496151 -0.778116 1.327175 3.486015 -3.419533 -2.033236 -0.978849 0.447635 -0.774497 0.868090 0.604111 0.947489
wb_dma_ch_pri_enc/inst_u26 1.394101 -0.080520 1.290263 0.483033 2.113141 1.095581 0.075477 0.546877 -1.496151 -0.778116 1.327175 3.486015 -3.419533 -2.033236 -0.978849 0.447635 -0.774497 0.868090 0.604111 0.947489
wb_dma_ch_pri_enc/inst_u27 1.394101 -0.080520 1.290263 0.483033 2.113141 1.095581 0.075477 0.546877 -1.496151 -0.778116 1.327175 3.486015 -3.419533 -2.033236 -0.978849 0.447635 -0.774497 0.868090 0.604111 0.947489
wb_dma/wire_dma_busy 0.911139 0.234548 -1.409042 -1.188995 0.933255 -0.737827 4.323679 -1.983520 4.741267 -2.383267 0.225974 1.140744 -3.097319 -2.228925 -1.640800 -2.206406 2.328737 1.209814 3.173463 -1.646975
wb_dma_ch_sel/reg_ack_o 2.577276 -2.958799 3.007205 -1.439819 1.109429 0.012165 -3.090468 -0.319301 2.905075 -0.567254 -0.392007 2.840491 -1.255433 -0.414219 -0.310148 2.974966 0.338281 -2.558092 0.173395 -1.176505
wb_dma_ch_arb/always_2/block_1/case_1/if_2/cond/expr_1 1.106063 -1.215491 -0.079491 0.669537 2.980460 0.777793 0.786955 1.494326 -0.391341 -0.380519 2.906994 0.035294 -3.945677 -0.276334 -1.047672 1.763762 -0.807593 1.814750 1.886511 -0.664221
wb_dma_rf/reg_csr_r 1.882281 3.522074 2.290693 -1.088314 1.109297 0.707748 1.032985 1.038212 0.215160 2.267161 -2.432232 5.004184 -2.459560 1.022207 1.988221 -0.754414 -0.209197 0.419469 1.474292 2.863047
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.005140 2.270014 -1.658438 -1.386808 1.382788 0.580319 1.040446 3.333757 1.496970 2.010795 2.396199 -0.664196 -1.397390 0.720532 4.462036 2.174046 -1.000375 -0.148088 3.150174 -0.398894
assert_wb_dma_ch_sel 1.106063 -1.215491 -0.079491 0.669537 2.980460 0.777793 0.786955 1.494326 -0.391341 -0.380519 2.906994 0.035294 -3.945677 -0.276334 -1.047672 1.763762 -0.807593 1.814750 1.886511 -0.664221
wb_dma_ch_rf/always_27/stmt_1/expr_1 1.851007 1.424992 -0.229581 -2.638093 3.489743 -0.184369 -2.705325 3.334504 -0.462457 0.038399 -2.851304 1.655923 -2.955776 1.344438 0.770276 0.204667 1.704370 -0.970963 -0.065193 -2.003397
wb_dma_ch_sel/inst_ch2 1.861150 -1.058969 2.806617 -0.115180 -0.397170 0.887632 -1.561676 -0.863860 0.700887 -0.341905 2.151293 2.467291 -0.993776 -0.735626 0.531510 1.973249 -1.418828 -1.722824 -0.121363 1.686234
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/cond 1.106063 -1.215491 -0.079491 0.669537 2.980460 0.777793 0.786955 1.494326 -0.391341 -0.380519 2.906994 0.035294 -3.945677 -0.276334 -1.047672 1.763762 -0.807593 1.814750 1.886511 -0.664221
wb_dma_ch_sel/assign_122_valid 1.873767 1.171201 -0.285762 -1.827728 3.243997 0.881847 0.255255 2.927018 1.593643 1.491240 0.638299 -0.674482 -2.768684 1.489162 1.284916 1.183106 0.445049 -0.825273 2.429545 -1.339172
wb_dma_rf/wire_dma_abort 1.197103 1.638433 0.695394 -1.630427 1.777223 2.364515 -1.561019 3.312037 -1.254655 -0.703322 0.932708 2.103794 -2.716317 -0.517594 1.417151 1.586768 0.163214 0.686576 1.900942 0.607663
wb_dma_de/assign_67_dma_done_all/expr_1 2.695179 -1.853830 -0.490920 0.339561 3.958993 0.551943 0.215133 1.624303 -0.013767 0.882793 0.094921 -2.094775 -3.005628 0.903548 -1.490947 -0.160154 0.170743 -1.358639 0.670062 -1.335059
wb_dma_de/always_4/if_1/cond 1.278166 2.508627 -0.891491 -0.040144 3.736662 0.108094 1.335850 2.171667 -1.394578 1.060707 1.015468 1.825048 -3.747497 -0.373979 -0.558239 -1.265638 -0.212745 -0.132345 1.468111 -0.334241
wb_dma_de/always_3/if_1/if_1/stmt_1 -2.633550 -0.430614 0.004788 1.097448 1.054901 -1.102159 -0.168586 -0.100879 -0.511048 1.446432 2.243917 0.163354 -0.134979 0.136183 -3.454753 1.489281 -1.035462 2.881495 0.243166 -3.086844
wb_dma_wb_slv/always_3/stmt_1/expr_1 0.600759 0.803067 -0.653043 -4.798644 -2.487700 4.179010 -5.172686 -0.090962 -1.508479 -3.339234 -0.659080 -0.612411 -0.620328 -0.468230 2.429437 0.515154 -0.315458 1.243062 1.119440 -0.436394
assert_wb_dma_ch_arb/input_advance -0.084754 2.117450 -2.824261 0.423670 2.176667 0.326836 1.279301 3.507808 -1.160815 1.660502 3.741552 -1.932111 -2.185224 0.819316 2.183620 0.666803 -1.560708 0.238574 2.736448 -0.272353
wb_dma_ch_rf/assign_25_ch_adr0_dewe/expr_1 0.193648 0.522361 0.535614 -1.000367 -0.512100 -0.272468 -0.472900 1.084879 2.440022 0.410499 2.222247 1.538929 -0.607111 0.456201 3.511647 3.102546 -0.759259 -0.496603 1.589365 0.488993
wb_dma_ch_rf/reg_ch_tot_sz_r 0.470165 -0.798679 -1.895770 1.164515 3.202298 -1.298394 1.323713 -0.268515 1.296685 0.622965 1.553016 -3.183984 -2.054810 0.551450 -5.254444 -2.601002 1.864308 -2.203973 0.752576 -3.481131
wb_dma_ch_rf/wire_ch_adr0 -0.480031 -0.158231 0.878630 -1.785297 -1.389589 2.116545 1.183811 0.562347 3.209673 1.558470 1.148551 -1.062000 1.453683 -0.051953 4.292859 3.557629 -1.268130 1.432200 2.527788 0.385900
wb_dma_ch_rf/wire_ch_adr1 -0.698377 2.298808 0.148747 1.190787 -1.599547 -0.596847 -1.675195 -0.210356 -2.257926 -1.576263 5.839117 -1.369880 -0.709964 1.943051 -3.275333 -0.635237 -1.205970 -0.373540 0.226166 0.610835
wb_dma/wire_ch0_adr0 1.001716 -0.808014 1.482615 -1.148329 -0.821266 1.952175 -1.220718 0.925317 3.355163 3.067455 2.188328 0.312170 1.698259 0.556312 4.463208 3.907946 -2.104685 -2.174905 1.965998 0.742226
wb_dma/wire_ch0_adr1 -1.123666 0.481307 -1.300351 1.438809 -1.005617 -1.913025 -0.860994 0.897636 -0.483867 -0.284409 4.331820 -1.242898 0.228017 2.240350 0.311677 1.513083 -0.977683 -0.132002 0.469949 0.166684
wb_dma_ch_pri_enc/wire_pri24_out 1.394101 -0.080520 1.290263 0.483033 2.113141 1.095581 0.075477 0.546877 -1.496151 -0.778116 1.327175 3.486015 -3.419533 -2.033236 -0.978849 0.447635 -0.774497 0.868090 0.604111 0.947489
wb_dma/input_dma_rest_i 0.214938 -3.176604 1.914387 0.798252 0.221490 1.010491 0.638878 -1.608732 2.185902 1.402372 -0.168813 2.994945 0.353632 -1.967110 -0.369571 2.362247 -1.549168 2.281402 1.650678 -0.304419
wb_dma_inc30r/assign_1_out -0.522977 -1.277110 -1.397057 1.955378 0.465356 1.300280 1.455291 0.726722 1.265993 4.077254 2.677594 -1.025964 1.599861 0.003108 2.484639 1.187095 -2.196871 -0.537707 1.652412 0.487762
wb_dma_ch_sel/assign_133_req_p0 1.616656 2.113518 -0.401063 -2.050229 1.074518 1.162852 -0.175888 2.449141 -0.136051 -2.655727 1.901465 -3.616389 -2.636815 3.804921 -0.843137 0.279070 2.145672 1.042302 2.370253 -0.047450
wb_dma_ch_rf/always_23 -1.311204 0.530899 -1.162712 2.163445 -0.926485 -1.129274 -0.942031 0.917262 -1.903533 -0.891375 4.581195 -1.668968 0.108185 1.829486 -2.406183 0.314533 -0.631907 0.940637 0.671092 0.183511
wb_dma_inc30r/reg_out_r -1.580529 2.056167 3.395572 -1.154948 0.354835 0.010735 -0.127300 -2.114438 1.305466 3.550798 3.813745 -1.189865 1.825799 1.066990 -3.824533 2.223344 -2.957990 1.314686 0.532112 -3.514152
wb_dma/wire_pointer2 1.861150 -1.058969 2.806617 -0.115180 -0.397170 0.887632 -1.561676 -0.863860 0.700887 -0.341905 2.151293 2.467291 -0.993776 -0.735626 0.531510 1.973249 -1.418828 -1.722824 -0.121363 1.686234
wb_dma_ch_rf/always_20 -0.480031 -0.158231 0.878630 -1.785297 -1.389589 2.116545 1.183811 0.562347 3.209673 1.558470 1.148551 -1.062000 1.453683 -0.051953 4.292859 3.557629 -1.268130 1.432200 2.527788 0.385900
wb_dma/wire_pointer0 1.165924 -1.644633 2.013490 0.356214 1.565382 2.642402 -0.958610 0.623016 -1.183580 -1.423249 2.620731 -0.523716 -2.835262 0.073378 -3.860730 1.485263 -0.185616 2.667084 1.525067 -0.151674
wb_dma/wire_pointer1 2.288054 -1.719721 1.899023 -0.247087 2.223703 1.738441 -1.049092 1.109263 0.095833 -0.890951 2.134987 1.199280 -3.537577 -0.325469 -0.750742 2.411958 -0.551241 0.479273 1.321841 0.240406
wb_dma/wire_mast0_err 1.197103 1.638433 0.695394 -1.630427 1.777223 2.364515 -1.561019 3.312037 -1.254655 -0.703322 0.932708 2.103794 -2.716317 -0.517594 1.417151 1.586768 0.163214 0.686576 1.900942 0.607663
wb_dma_ch_rf/always_26 1.585443 1.704177 -0.059123 -3.305696 2.502225 -1.922726 -3.071751 0.897670 -1.357993 -0.771372 -2.615947 1.590198 -3.778629 1.293354 0.993075 0.112843 -0.478899 -0.167737 -1.824606 -2.536870
wb_dma_de/always_23/block_1/case_1/block_5 -1.169476 -0.373265 -0.718805 -0.155422 2.729810 3.870570 2.007397 1.267978 -1.535609 3.467178 -2.409905 -2.044027 -1.434762 -3.276829 -0.583150 -1.481697 -0.568487 1.399436 0.642869 -1.537094
wb_dma_ch_sel/assign_144_req_p0/expr_1 1.375672 2.101755 -0.959350 -1.747146 1.863722 0.467367 -1.289475 3.732844 0.452126 0.424077 1.515393 -1.655208 -1.875400 2.910698 1.539223 1.074934 0.827828 -1.225946 2.146976 -0.704139
wb_dma_ch_rf/wire_ch_am0_we -0.522977 -1.277110 -1.397057 1.955378 0.465356 1.300280 1.455291 0.726722 1.265993 4.077254 2.677594 -1.025964 1.599861 0.003108 2.484639 1.187095 -2.196871 -0.537707 1.652412 0.487762
wb_dma_ch_rf/always_25 -2.255430 0.871725 0.338105 -1.050508 0.264773 -3.097667 -0.390640 -1.679367 0.150352 0.922736 1.447040 1.300339 -1.142112 -0.027871 -0.278554 2.077812 -2.782313 2.165282 -1.326529 -3.382292
wb_dma/wire_dma_rest 0.214938 -3.176604 1.914387 0.798252 0.221490 1.010491 0.638878 -1.608732 2.185902 1.402372 -0.168813 2.994945 0.353632 -1.967110 -0.369571 2.362247 -1.549168 2.281402 1.650678 -0.304419
wb_dma_wb_mast/input_mast_adr -1.123666 0.481307 -1.300351 1.438809 -1.005617 -1.913025 -0.860994 0.897636 -0.483867 -0.284409 4.331820 -1.242898 0.228017 2.240350 0.311677 1.513083 -0.977683 -0.132002 0.469949 0.166684
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 1.357959 -1.792540 2.709145 -1.948736 0.350786 3.120653 -0.846792 0.296139 -0.074482 -3.233485 2.299163 -0.155016 -2.521702 -0.762442 0.542154 4.020600 -0.320133 2.067379 1.146184 0.642574
wb_dma_ch_sel/always_44/case_1 -0.188961 0.552341 3.000091 -2.526904 -2.515024 1.028347 0.043133 -0.062797 2.905374 -1.540393 1.974547 -0.007801 0.579028 -0.141941 2.202732 4.363933 -0.321017 0.375147 2.048040 0.803978
wb_dma/wire_ch0_am0 -0.522977 -1.277110 -1.397057 1.955378 0.465356 1.300280 1.455291 0.726722 1.265993 4.077254 2.677594 -1.025964 1.599861 0.003108 2.484639 1.187095 -2.196871 -0.537707 1.652412 0.487762
wb_dma/wire_ch0_am1 -2.483660 -0.513034 0.098435 0.142916 1.231282 -1.700746 -0.443672 0.215293 0.741812 2.092760 1.348889 1.415948 -0.030622 -0.040700 -0.865804 2.778610 -1.260798 1.923363 0.032521 -3.376092
wb_dma_ch_rf/always_19/if_1 0.326900 -0.006772 -1.230892 1.304518 2.217512 -2.352502 2.970915 -1.096551 1.282973 2.258048 1.282037 -0.392127 -1.381289 0.351970 -0.808504 -0.958738 -1.117646 -0.892416 0.099768 -1.347918
wb_dma_ch_rf/always_20/if_1/block_1/if_1 -0.480031 -0.158231 0.878630 -1.785297 -1.389589 2.116545 1.183811 0.562347 3.209673 1.558470 1.148551 -1.062000 1.453683 -0.051953 4.292859 3.557629 -1.268130 1.432200 2.527788 0.385900
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1 1.966852 2.136292 0.112307 1.786664 1.212767 5.334878 -0.603225 2.390245 -1.343911 4.760335 -0.924656 -0.233249 -0.192803 4.234328 1.007560 -2.462669 0.113198 2.089512 2.244994 4.414539
wb_dma_de/always_18/stmt_1/expr_1/expr_1 -1.010625 -3.964521 0.605480 3.694198 -0.072643 1.461606 -1.894069 0.315018 1.386857 1.152821 3.309550 0.484297 1.328865 1.155336 -0.898502 2.811341 1.044976 -1.540234 0.370648 1.086883
wb_dma_de/always_3/if_1 -2.944787 0.589248 -1.000398 1.681592 -0.086458 -2.368028 -1.725226 1.242340 -1.595385 0.536443 3.981796 -0.378919 0.590122 1.721027 -3.135935 1.589910 -0.917425 1.952429 0.216878 -2.423915
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1 -0.368342 0.590242 -0.226509 1.663861 0.835484 -0.522049 1.596631 -0.755264 -1.722214 0.415960 1.783267 3.027997 -1.532020 -2.436749 -0.262406 -0.567224 -1.952479 0.764041 -0.115772 0.945044
wb_dma_ch_rf/assign_16_ch_adr1_we -1.311204 0.530899 -1.162712 2.163445 -0.926485 -1.129274 -0.942031 0.917262 -1.903533 -0.891375 4.581195 -1.668968 0.108185 1.829486 -2.406183 0.314533 -0.631907 0.940637 0.671092 0.183511
wb_dma_wb_if/wire_wbm_data_o -2.268779 -0.350240 -2.955817 2.453339 -2.797841 -0.572421 2.398251 -0.481605 0.225378 -0.123798 5.396329 -0.940551 2.423489 -2.707545 0.730376 0.684752 -2.632222 -0.104810 3.095387 0.602559
wb_dma_ch_pri_enc/wire_pri_out_tmp 1.394101 -0.080520 1.290263 0.483033 2.113141 1.095581 0.075477 0.546877 -1.496151 -0.778116 1.327175 3.486015 -3.419533 -2.033236 -0.978849 0.447635 -0.774497 0.868090 0.604111 0.947489
wb_dma_ch_sel/always_2/stmt_1/expr_1 0.691012 0.985694 -2.050137 0.122171 3.226474 1.011097 0.563497 3.871416 -1.346462 0.527446 3.386708 -1.890325 -3.531314 0.971496 0.599474 1.200186 -0.762230 1.175863 2.876282 -0.836540
wb_dma_ch_sel/always_48/case_1/stmt_1 1.828105 -2.053555 1.142918 -2.638441 0.308736 2.661975 -3.740890 3.562001 -1.570021 -2.487656 -0.700779 -3.685442 -1.377287 1.429914 -1.199185 2.902178 -0.258171 3.649203 1.843395 -1.545567
wb_dma_ch_sel/always_48/case_1/stmt_2 -0.368342 0.590242 -0.226509 1.663861 0.835484 -0.522049 1.596631 -0.755264 -1.722214 0.415960 1.783267 3.027997 -1.532020 -2.436749 -0.262406 -0.567224 -1.952479 0.764041 -0.115772 0.945044
assert_wb_dma_ch_arb/input_grant0 -0.084754 2.117450 -2.824261 0.423670 2.176667 0.326836 1.279301 3.507808 -1.160815 1.660502 3.741552 -1.932111 -2.185224 0.819316 2.183620 0.666803 -1.560708 0.238574 2.736448 -0.272353
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/cond -0.368342 0.590242 -0.226509 1.663861 0.835484 -0.522049 1.596631 -0.755264 -1.722214 0.415960 1.783267 3.027997 -1.532020 -2.436749 -0.262406 -0.567224 -1.952479 0.764041 -0.115772 0.945044
wb_dma_ch_pri_enc/wire_pri18_out 1.394101 -0.080520 1.290263 0.483033 2.113141 1.095581 0.075477 0.546877 -1.496151 -0.778116 1.327175 3.486015 -3.419533 -2.033236 -0.978849 0.447635 -0.774497 0.868090 0.604111 0.947489
wb_dma_ch_sel/assign_156_req_p0 1.375672 2.101755 -0.959350 -1.747146 1.863722 0.467367 -1.289475 3.732844 0.452126 0.424077 1.515393 -1.655208 -1.875400 2.910698 1.539223 1.074934 0.827828 -1.225946 2.146976 -0.704139
wb_dma_ch_rf/reg_ch_err 1.197103 1.638433 0.695394 -1.630427 1.777223 2.364515 -1.561019 3.312037 -1.254655 -0.703322 0.932708 2.103794 -2.716317 -0.517594 1.417151 1.586768 0.163214 0.686576 1.900942 0.607663
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1/expr_1/expr_1 1.106063 -1.215491 -0.079491 0.669537 2.980460 0.777793 0.786955 1.494326 -0.391341 -0.380519 2.906994 0.035294 -3.945677 -0.276334 -1.047672 1.763762 -0.807593 1.814750 1.886511 -0.664221
wb_dma_wb_slv/input_wb_addr_i 1.490758 4.684605 0.334579 -2.541137 -2.267060 -1.015187 -1.726518 0.901653 -1.019114 0.573867 0.950807 3.764845 1.999126 -4.418791 6.135394 -0.692421 -2.934604 -4.735403 -1.152873 2.288043
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.368342 0.590242 -0.226509 1.663861 0.835484 -0.522049 1.596631 -0.755264 -1.722214 0.415960 1.783267 3.027997 -1.532020 -2.436749 -0.262406 -0.567224 -1.952479 0.764041 -0.115772 0.945044
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.368342 0.590242 -0.226509 1.663861 0.835484 -0.522049 1.596631 -0.755264 -1.722214 0.415960 1.783267 3.027997 -1.532020 -2.436749 -0.262406 -0.567224 -1.952479 0.764041 -0.115772 0.945044
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.368342 0.590242 -0.226509 1.663861 0.835484 -0.522049 1.596631 -0.755264 -1.722214 0.415960 1.783267 3.027997 -1.532020 -2.436749 -0.262406 -0.567224 -1.952479 0.764041 -0.115772 0.945044
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1/expr_1 2.695179 -1.853830 -0.490920 0.339561 3.958993 0.551943 0.215133 1.624303 -0.013767 0.882793 0.094921 -2.094775 -3.005628 0.903548 -1.490947 -0.160154 0.170743 -1.358639 0.670062 -1.335059
