<h4><strong>Step 1:</strong></h4><div class="answer"> <p>Refer to Figure 16.12 in the textbook for a CMOS static RAM memory cell.</p> <p>Consider that the voltages at <img src="images/715573-16-16P-i1.png" /> do not change by more than threshold voltage, <img src="images/715573-16-16P-i2.png" /> in a read operation.</p> <p>Find the maximum allowable width to length ratio of transistor, <img src="images/715573-16-16P-i3.png" />.</p> <p> <img src="images/715573-16-16P-i4.png" /> </p> <p>Here, the width to length ratio of transistor, <img src="images/715573-16-16P-i5.png" /> is <img src="images/715573-16-16P-i6.png" />.</p> </div><h4><strong>Step 2:</strong></h4><div class="answer"> <p>Substitute 0.5 V for <img src="images/715573-16-16P-i7.png" />, and 2.5 V for the supply voltage, <img src="images/715573-16-16P-i8.png" />.</p> <p> <img src="images/715573-16-16P-i9.png" /> </p> <p>Thus, the maximum allowable width to length ratio of transistor, <img src="images/715573-16-16P-i10.png" />, <img src="images/715573-16-16P-i11.png" /> is <img src="images/715573-16-16P-i12.png" />.</p></div>