$date
	Sun Jun 08 20:54:49 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module data_mem_tb $end
$var wire 32 ! read_data [31:0] $end
$var reg 1 " MemRead $end
$var reg 1 # MemWrite $end
$var reg 10 $ addr [9:0] $end
$var reg 1 % clk $end
$var reg 32 & write_data [31:0] $end
$scope module uut $end
$var wire 1 " MemRead $end
$var wire 1 # MemWrite $end
$var wire 10 ' addr [9:0] $end
$var wire 1 % clk $end
$var wire 32 ( write_data [31:0] $end
$var reg 32 ) read_data [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 )
b0 (
b0 '
b0 &
0%
b0 $
0#
0"
b0 !
$end
#5000
1%
1#
b1111011 &
b1111011 (
b101 $
b101 '
#10000
0%
#15000
1%
0#
#20000
b1111011 !
b1111011 )
0%
1"
#25000
1%
#30000
bx !
bx )
0%
b1010 $
b1010 '
#35000
1%
#40000
b0 !
b0 )
0%
0"
1#
b1001101 &
b1001101 (
b101 $
b101 '
#45000
1%
#50000
0%
0#
#55000
b1001101 !
b1001101 )
1%
1"
#60000
0%
#65000
1%
#70000
0%
