	component PLL25 is
		port (
			clk_in_clk      : in  std_logic := 'X'; -- clk
			clk_out_clk     : out std_logic;        -- clk
			clk_reset_reset : in  std_logic := 'X'  -- reset
		);
	end component PLL25;

