Cadence Genus(TM) Synthesis Solution.
Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

Version: 19.15-s090_1, built Tue Sep 29 09:43:45 PDT 2020
Options: -files run_vco.tcl 
Date:    Mon Nov 06 11:40:24 2023
Host:    cryo.ece.umn.edu (x86_64 w/Linux 3.10.0-1160.62.1.el7.x86_64) (8cores*32cpus*2physical cpus*Intel(R) Xeon(R) Gold 5217 CPU @ 3.00GHz 11264KB) (263582464KB)
PID:     158662
OS:      Red Hat Enterprise Linux Workstation release 7.9 (Maipo)

Checking out license: Genus_Synthesis

Loading tool scripts...

Finished loading tool scripts (8 seconds elapsed).

#@ Processing -files option
@genus 1> source run_vco.tcl
#@ Begin verbose source run_vco.tcl
@file(run_vco.tcl) 11: set_db library { /project/chriskim07/PDKs/TSMC28nm/iolib/tphn28hpcpgv18_170d/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tphn28hpcpgv18_170a/tphn28hpcpgv18tt0p9v1p8v25c.lib /project/chriskim07/PDKs/TSMC28nm/sclib/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn28hpcplusbwp30p140_180a/tcbn28hpcplusbwp30p140tt0p9v25c.lib}

Threads Configured:6

  Message Summary for Library both libraries:
  *******************************************
  Missing a function attribute in the output pin definition. [LBR-518]: 5
  An unsupported construct was detected in this library. [LBR-40]: 319
  *******************************************
 
Warning : Libraries have inconsistent nominal operating conditions. In the Liberty library, there are attributes called nom_voltage, nom_process and nom_temperature. Genus reports the message, if the respective values of the 2 given .libs differ. [LBR-38]
        : The libraries are 'tphn28hpcpgv18tt0p9v1p8v25c' and 'tcbn28hpcplusbwp30p140tt0p9v25c'.
        : This is a common source of delay calculation confusion and should be avoided.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.800000, 25.000000) in library 'tphn28hpcpgv18tt0p9v1p8v25c.lib'.
        : The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 25.000000) in library 'tcbn28hpcplusbwp30p140tt0p9v25c.lib'.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'PCLAMP_G' must have an output pin.
        : Add the missing output pin(s), then reload the library. Else the library cell will be marked as timing model i.e. unusable. Timing_model means that the cell does not have any defined function. If there is no output pin, Genus will mark library cell as unusable i.e. the attribute 'usable' will be marked to 'false' on the libcell. Therefore, the cell is not used for mapping and it will not be picked up from the library for synthesis. If you query the attribute 'unusable_reason' on the libcell; result will be: 'Library cell has no output pins.'Note: The message LBR-9 is only for the logical pins and not for the power_ground pins. Genus will depend upon the output function defined in the pin group (output pin) of the cell, to use it for mapping. The pg_pin will not have any function defined.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'PCLAMP_G' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'PCLAMPC_H_G' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'PCLAMPC_H_G' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'PCLAMPC_V_G' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'PCLAMPC_V_G' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'PCORNER_G' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'PCORNER_G' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'PCORNERA_G' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'PCORNERA_G' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'PENDCAP_G' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'PENDCAP_G' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'PENDCAPA_G' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'PENDCAPA_G' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'PFILLER0005_G' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'PFILLER0005_G' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'PFILLER0005A_G' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'PFILLER0005A_G' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'PFILLER05_G' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'PFILLER05_G' must have an output pin.
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'CKLHQD20BWP30P140'
        : To make the cell usable, change the value of 'dont_use' attribute to false.
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'CKLHQD24BWP30P140'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'CKLNQD20BWP30P140'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'CKLNQD24BWP30P140'
  Setting attribute of root '/': 'library' =  /project/chriskim07/PDKs/TSMC28nm/iolib/tphn28hpcpgv18_170d/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tphn28hpcpgv18_170a/tphn28hpcpgv18tt0p9v1p8v25c.lib /project/chriskim07/PDKs/TSMC28nm/sclib/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn28hpcplusbwp30p140_180a/tcbn28hpcplusbwp30p140tt0p9v25c.lib
@file(run_vco.tcl) 14: set_db lef_library {/project/chriskim00/itahmida/TSMC28/synthesis/backend/tsmcn28_9lm6X1R1UUTRDL.tlef /project/chriskim07/PDKs/TSMC28nm/iolib/tphn28hpcpgv18_170d/TSMCHOME/digital/Back_End/lef/tphn28hpcpgv18_110a/mt_2/9lm/lef/tphn28hpcpgv18_9lm.lef /project/chriskim07/PDKs/TSMC28nm/sclib/TSMCHOME/digital/Back_End/lef/tcbn28hpcplusbwp30p140_110a/lef/tcbn28hpcplusbwp30p140.lef}

  According to lef_library, there are total 10 routing layers [ V(5) / H(5) ]

Warning : The variant range of wire parameters is too large. An example of wire parameters are, a WIDTH for layer, PITCH for layer, MINSPACING for layers, etc. [PHYS-12]
        : The variant range (0.05, 2) of 'WIDTH' for layers 'M7' and 'M9' is too large.
        : Check the consistency of the parameters, and see if you can ignore this message or you're using different LEF file with wrong parameters.
Warning : The variant range of wire parameters is too large. An example of wire parameters are, a WIDTH for layer, PITCH for layer, MINSPACING for layers, etc. [PHYS-12]
        : The variant range (0.1, 4.5) of 'PITCH' for layers 'M5' and 'AP' is too large.
Warning : The variant range of wire parameters is too large. An example of wire parameters are, a WIDTH for layer, PITCH for layer, MINSPACING for layers, etc. [PHYS-12]
        : The variant range (0.05, 2) of 'MINSPACING' for layers 'M2' and 'AP' is too large.
  Libraries have 530 usable logic and 349 usable sequential lib-cells.
  Setting attribute of root '/': 'lef_library' = /project/chriskim00/itahmida/TSMC28/synthesis/backend/tsmcn28_9lm6X1R1UUTRDL.tlef /project/chriskim07/PDKs/TSMC28nm/iolib/tphn28hpcpgv18_170d/TSMCHOME/digital/Back_End/lef/tphn28hpcpgv18_110a/mt_2/9lm/lef/tphn28hpcpgv18_9lm.lef /project/chriskim07/PDKs/TSMC28nm/sclib/TSMCHOME/digital/Back_End/lef/tcbn28hpcplusbwp30p140_110a/lef/tcbn28hpcplusbwp30p140.lef
@file(run_vco.tcl) 16: read_hdl { ./ROSC101_SEL_INV.v
./buff_block_vco.v 
./freq_div_3b.v 
./freq_div_12b.v 
./VCO_full.v}
    assign #50 OUTP = w[stages];
             |
Warning : Ignoring unsynthesizable delay specifier (#<n>) mentioned in verilog file. These delay numbers are for simulation purpose only. [VLOGPT-35]
        : in file './ROSC101_SEL_INV.v' on line 19, column 14.
        : All delay numbers assigned or used in behavioral code are for simulation purposes only and are not synthesizable. These values are ignored during synthesis. This warning is issued only once per module.
@file(run_vco.tcl) 23: set_db information_level 5
  Setting attribute of root '/': 'information_level' = 5
@file(run_vco.tcl) 24: set_db hdl_error_on_latch true
  Setting attribute of root '/': 'hdl_error_on_latch' = true
@file(run_vco.tcl) 26: elaborate
          INLINE_INFO: Skipping marking small hierarchies inline as the variable 'hdl_dissolve_primitive_instance_hierarchy_threshold' has not been set to a positive value.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'VCO_full' from file './VCO_full.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'ROSC101_SEL_INV' from file './ROSC101_SEL_INV.v'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'w' in module 'ROSC101_SEL_INV' in file './ROSC101_SEL_INV.v' on line 6.
Info    : Unused module inout port. [CDFG-501]
        : Inout port 'VSS' is not used in module 'ROSC101_SEL_INV' in file './ROSC101_SEL_INV.v' on line 7.
        : The value of the inout port is not used within the design.
Info    : Unused module inout port. [CDFG-501]
        : Inout port 'VDD' is not used in module 'ROSC101_SEL_INV' in file './ROSC101_SEL_INV.v' on line 7.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'freq_div_3b' from file './freq_div_3b.v'.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'VCO_full' in file './VCO_full.v' on line 48.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'freq_div_12b' from file './freq_div_12b.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'buff_block_vco' from file './buff_block_vco.v'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'VSS' in module 'VCO_full'.
        : This may cause simulation mismatches between the original and synthesized designs.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'VDD' in module 'VCO_full'.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'VCO_full'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
Info    : To insure proper verification, preserved netlist point(s) because they are involved in combinational loop(s). To disable this, set the 'cb_preserve_ports_nets' root attribute to 'false'. [ELABUTL-133]
        : Preserved 1 user net(s)  Set the 'print_ports_nets_preserved_for_cb' root attribute to 'true' to print out the affected nets and hierarchical instances.

        Computing net loads.
UM:   timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      elaborate
@file(run_vco.tcl) 27: current_design VCO_full
@file(run_vco.tcl) 30: set_dont_touch {ROSC10*}
@file(run_vco.tcl) 32: read_sdc ./VCO_full.constraints_genus.tcl
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The TCL interpreter encountered the following error while processing line '28' of the SDC file './VCO_full.constraints_genus.tcl': can't read 'VCO_MUX_period': no such variable.
        : The 'read_sdc' command encountered a problem while trying to evaluate an SDC command. This SDC command will be added to the Tcl variable $::dc::sdc_failed_commands.
Statistics for commands executed by read_sdc:
 "all_outputs"              - successful      2 , failed      0 (runtime  0.00)
 "create_clock"             - successful      1 , failed      0 (runtime  0.00)
 "current_design"           - successful      2 , failed      0 (runtime  0.00)
 "get_cells"                - successful      2 , failed      0 (runtime  0.00)
 "get_clocks"               - successful      2 , failed      0 (runtime  0.00)
 "get_ports"                - successful      3 , failed      0 (runtime  0.00)
 "remove_from_collection"   - successful      1 , failed      0 (runtime  0.00)
 "set_dont_touch"           - successful      2 , failed      0 (runtime  0.00)
 "set_load"                 - successful      2 , failed      0 (runtime  0.00)
 "set_max_capacitance"      - successful      2 , failed      0 (runtime  0.00)
 "set_max_transition"       - successful      2 , failed      0 (runtime  0.00)
Warning : One or more commands failed when these constraints were applied. [SDC-209]
        : The 'read_sdc' command encountered a problem while processing commands.
        : You can examine the failed commands or save them to a file by querying the Tcl variable $::dc::sdc_failed_commands.
Total runtime 0.0
@file(run_vco.tcl) 35: syn_generic
      Running additional step before syn_gen...

Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 3 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'freq_div_3b/mux_DIV_OUT_23_7', 'freq_div_12b/mux_DIV_OUT_14_5', 
'mux_CTRL_OUT_23_8'.
        : Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.00
Via Resistance      : 5.43 ohm (from lef_library)
Site size           : 1.04 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       lef_library
------------------------------------------------
M1              H         0.00        0.000176  
M2              V         1.00        0.000164  
M3              H         1.00        0.000164  
M4              V         1.00        0.000164  
M5              H         1.00        0.000164  
M6              V         1.00        0.000164  
M7              H         1.00        0.000164  
M8              V         1.00        0.000213  
M9              H         1.00        0.000529  
AP              V         1.00        0.000238  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
M1              H         0.00         8.140000  
M2              V         1.00         8.560000  
M3              H         1.00         8.560000  
M4              V         1.00         8.560000  
M5              H         1.00         8.560000  
M6              V         1.00         8.560000  
M7              H         1.00         8.560000  
M8              V         1.00         0.044000  
M9              H         1.00         0.002500  
AP              V         1.00         0.010500  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
M1              H         0.00         0.050000  
M2              V         1.00         0.050000  
M3              H         1.00         0.050000  
M4              V         1.00         0.050000  
M5              H         1.00         0.050000  
M6              V         1.00         0.050000  
M7              H         1.00         0.050000  
M8              V         1.00         0.500000  
M9              H         1.00         2.000000  
AP              V         1.00         2.000000  

Warning : A combinational loop has been found. [TIM-20]
        : The design 'VCO_full' contains the following combinational loop:
          RO/RO[100].INV2/ZN
          RO/EN_NAND/A2
          RO/EN_NAND/ZN
          RO/RO[1].INV2/I
          RO/RO[1].INV2/ZN
          RO/RO[2].INV2/I
          RO/RO[2].INV2/ZN
          RO/RO[3].INV2/I
          RO/RO[3].INV2/ZN
          RO/RO[4].INV2/I
          RO/RO[4].INV2/ZN
          RO/RO[5].INV2/I
          RO/RO[5].INV2/ZN
          RO/RO[6].INV2/I
          RO/RO[6].INV2/ZN
          RO/RO[7].INV2/I
          RO/RO[7].INV2/ZN
          RO/RO[8].INV2/I
          RO/RO[8].INV2/ZN
          RO/RO[9].INV2/I
          RO/RO[9].INV2/ZN
          RO/RO[10].INV2/I
          RO/RO[10].INV2/ZN
          RO/RO[11].INV2/I
          RO/RO[11].INV2/ZN
          RO/RO[12].INV2/I
          RO/RO[12].INV2/ZN
          RO/RO[13].INV2/I
          RO/RO[13].INV2/ZN
          RO/RO[14].INV2/I
          RO/RO[14].INV2/ZN
          RO/RO[15].INV2/I
          RO/RO[15].INV2/ZN
          RO/RO[16].INV2/I
          RO/RO[16].INV2/ZN
          RO/RO[17].INV2/I
          RO/RO[17].INV2/ZN
          RO/RO[18].INV2/I
          RO/RO[18].INV2/ZN
          RO/RO[19].INV2/I
          RO/RO[19].INV2/ZN
          RO/RO[20].INV2/I
          RO/RO[20].INV2/ZN
          RO/RO[21].INV2/I
          RO/RO[21].INV2/ZN
          RO/RO[22].INV2/I
          RO/RO[22].INV2/ZN
          RO/RO[23].INV2/I
          RO/RO[23].INV2/ZN
          RO/RO[24].INV2/I
          RO/RO[24].INV2/ZN
          RO/RO[25].INV2/I
          RO/RO[25].INV2/ZN
          RO/RO[26].INV2/I
          RO/RO[26].INV2/ZN
          RO/RO[27].INV2/I
          RO/RO[27].INV2/ZN
          RO/RO[28].INV2/I
          RO/RO[28].INV2/ZN
          RO/RO[29].INV2/I
          RO/RO[29].INV2/ZN
          RO/RO[30].INV2/I
          RO/RO[30].INV2/ZN
          RO/RO[31].INV2/I
          RO/RO[31].INV2/ZN
          RO/RO[32].INV2/I
          RO/RO[32].INV2/ZN
          RO/RO[33].INV2/I
          RO/RO[33].INV2/ZN
          RO/RO[34].INV2/I
          RO/RO[34].INV2/ZN
          RO/RO[35].INV2/I
          RO/RO[35].INV2/ZN
          RO/RO[36].INV2/I
          RO/RO[36].INV2/ZN
          RO/RO[37].INV2/I
          RO/RO[37].INV2/ZN
          RO/RO[38].INV2/I
          RO/RO[38].INV2/ZN
          RO/RO[39].INV2/I
          RO/RO[39].INV2/ZN
          RO/RO[40].INV2/I
          RO/RO[40].INV2/ZN
          RO/RO[41].INV2/I
          RO/RO[41].INV2/ZN
          RO/RO[42].INV2/I
          RO/RO[42].INV2/ZN
          RO/RO[43].INV2/I
          RO/RO[43].INV2/ZN
          RO/RO[44].INV2/I
          RO/RO[44].INV2/ZN
          RO/RO[45].INV2/I
          RO/RO[45].INV2/ZN
          RO/RO[46].INV2/I
          RO/RO[46].INV2/ZN
          RO/RO[47].INV2/I
          RO/RO[47].INV2/ZN
          RO/RO[48].INV2/I
          RO/RO[48].INV2/ZN
          RO/RO[49].INV2/I
          RO/RO[49].INV2/ZN
          RO/RO[50].INV2/I
          RO/RO[50].INV2/ZN
          RO/RO[51].INV2/I
          RO/RO[51].INV2/ZN
          RO/RO[52].INV2/I
          RO/RO[52].INV2/ZN
          RO/RO[53].INV2/I
          RO/RO[53].INV2/ZN
          RO/RO[54].INV2/I
          RO/RO[54].INV2/ZN
          RO/RO[55].INV2/I
          RO/RO[55].INV2/ZN
          RO/RO[56].INV2/I
          RO/RO[56].INV2/ZN
          RO/RO[57].INV2/I
          RO/RO[57].INV2/ZN
          RO/RO[58].INV2/I
          RO/RO[58].INV2/ZN
          RO/RO[59].INV2/I
          RO/RO[59].INV2/ZN
          RO/RO[60].INV2/I
          RO/RO[60].INV2/ZN
          RO/RO[61].INV2/I
          RO/RO[61].INV2/ZN
          RO/RO[62].INV2/I
          RO/RO[62].INV2/ZN
          RO/RO[63].INV2/I
          RO/RO[63].INV2/ZN
          RO/RO[64].INV2/I
          RO/RO[64].INV2/ZN
          RO/RO[65].INV2/I
          RO/RO[65].INV2/ZN
          RO/RO[66].INV2/I
          RO/RO[66].INV2/ZN
          RO/RO[67].INV2/I
          RO/RO[67].INV2/ZN
          RO/RO[68].INV2/I
          RO/RO[68].INV2/ZN
          RO/RO[69].INV2/I
          RO/RO[69].INV2/ZN
          RO/RO[70].INV2/I
          RO/RO[70].INV2/ZN
          RO/RO[71].INV2/I
          RO/RO[71].INV2/ZN
          RO/RO[72].INV2/I
          RO/RO[72].INV2/ZN
          RO/RO[73].INV2/I
          RO/RO[73].INV2/ZN
          RO/RO[74].INV2/I
          RO/RO[74].INV2/ZN
          RO/RO[75].INV2/I
          RO/RO[75].INV2/ZN
          RO/RO[76].INV2/I
          RO/RO[76].INV2/ZN
          RO/RO[77].INV2/I
          RO/RO[77].INV2/ZN
          RO/RO[78].INV2/I
          RO/RO[78].INV2/ZN
          RO/RO[79].INV2/I
          RO/RO[79].INV2/ZN
          RO/RO[80].INV2/I
          RO/RO[80].INV2/ZN
          RO/RO[81].INV2/I
          RO/RO[81].INV2/ZN
          RO/RO[82].INV2/I
          RO/RO[82].INV2/ZN
          RO/RO[83].INV2/I
          RO/RO[83].INV2/ZN
          RO/RO[84].INV2/I
          RO/RO[84].INV2/ZN
          RO/RO[85].INV2/I
          RO/RO[85].INV2/ZN
          RO/RO[86].INV2/I
          RO/RO[86].INV2/ZN
          RO/RO[87].INV2/I
          RO/RO[87].INV2/ZN
          RO/RO[88].INV2/I
          RO/RO[88].INV2/ZN
          RO/RO[89].INV2/I
          RO/RO[89].INV2/ZN
          RO/RO[90].INV2/I
          RO/RO[90].INV2/ZN
          RO/RO[91].INV2/I
          RO/RO[91].INV2/ZN
          RO/RO[92].INV2/I
          RO/RO[92].INV2/ZN
          RO/RO[93].INV2/I
          RO/RO[93].INV2/ZN
          RO/RO[94].INV2/I
          RO/RO[94].INV2/ZN
          RO/RO[95].INV2/I
          RO/RO[95].INV2/ZN
          RO/RO[96].INV2/I
          RO/RO[96].INV2/ZN
          RO/RO[97].INV2/I
          RO/RO[97].INV2/ZN
          RO/RO[98].INV2/I
          RO/RO[98].INV2/ZN
          RO/RO[99].INV2/I
          RO/RO[99].INV2/ZN
          RO/RO[100].INV2/I
          RO/RO[100].INV2/ZN
The combinational loop has been disabled.
        : Run 'check_timing_intent' to get the detailed information By default Genus inserts cdn_loop_breaker instances to break combinational feedback loops during timing analysis. You can use command 'report cdn_loop_breaker' to report all the loop breakers in the design. You can use command 'remove_cdn_loop_breaker' to remove the loop breakers. Once the loop breaker instances inserted by Genus are removed, the user can break the loops manually using command set_disable_timing.
Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'VCO_full' to generic gates using 'medium' effort.
PBS_Generic-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:11) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:40:39 (Nov06) |  646.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
TNS Restructuring config:  at stage: generic applied.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Starting mux data reorder optimization [v1.0] (stage: post_to_gen_setup, startdef: VCO_full, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.00
Via Resistance      : 5.43 ohm (from lef_library)
Site size           : 1.04 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       lef_library
------------------------------------------------
M1              H         0.00        0.000176  
M2              V         1.00        0.000164  
M3              H         1.00        0.000164  
M4              V         1.00        0.000164  
M5              H         1.00        0.000164  
M6              V         1.00        0.000164  
M7              H         1.00        0.000164  
M8              V         1.00        0.000213  
M9              H         1.00        0.000529  
AP              V         1.00        0.000238  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
M1              H         0.00         8.140000  
M2              V         1.00         8.560000  
M3              H         1.00         8.560000  
M4              V         1.00         8.560000  
M5              H         1.00         8.560000  
M6              V         1.00         8.560000  
M7              H         1.00         8.560000  
M8              V         1.00         0.044000  
M9              H         1.00         0.002500  
AP              V         1.00         0.010500  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
M1              H         0.00         0.050000  
M2              V         1.00         0.050000  
M3              H         1.00         0.050000  
M4              V         1.00         0.050000  
M5              H         1.00         0.050000  
M6              V         1.00         0.050000  
M7              H         1.00         0.050000  
M8              V         1.00         0.500000  
M9              H         1.00         2.000000  
AP              V         1.00         2.000000  

Starting reconvergence optimization [v1.0] (stage: pre_rtlopt, startdef: VCO_full, recur: true)
Completed reconvergence optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting logic restructure optimization [v1.0] (stage: pre_rtlopt, startdef: VCO_full, recur: true)
Completed logic restructure optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Info    : Pre-processed datapath logic. [DPOPT-6]
        : No pre-processing optimizations applied to datapath logic in 'VCO_full'.
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'VCO_full'.
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region'
      Timing increment_unsigned...
      Timing increment_unsigned_3...
      Timing increment_unsigned_7...
      Timing increment_unsigned_11...
      Timing increment_unsigned_15...
      Timing increment_unsigned_19...
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 5 for module 'CDN_DP_region'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_6'
      Timing increment_unsigned_20...
      Timing increment_unsigned_20_23...
      Timing increment_unsigned_20_27...
      Timing increment_unsigned_20_31...
      Timing increment_unsigned_20_35...
      Timing increment_unsigned_20_39...
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 5 for module 'CDN_DP_region_6'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'VCO_full'.
Starting mux data reorder optimization [v1.0] (stage: post_rtlopt, startdef: VCO_full, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)
      Removing temporary intermediate hierarchies under VCO_full
Starting mux speculation [v1.0] (stage: post_muxopt, startdef: VCO_full, recur: true)
Starting speculation optimization
Completed speculation optimization (accepts:0)
Completed mux speculation (accepts: 0, rejects: 0, runtime: 0.013s)
==================================
Stage : to_generic 
==================================
  =================
   Message Summary
  =================
-----------------------------------------------------------------------------------------------------
|     Id      |  Sev   |Count |                            Message Text                             |
-----------------------------------------------------------------------------------------------------
| CDFG-250    |Info    |    1 |Processing multi-dimensional arrays.                                 |
| CDFG-372    |Info    |    4 |Bitwidth mismatch in assignment.                                     |
|             |        |      |Review and make sure the mismatch is unintentional. Genus can        |
|             |        |      | possibly issue bitwidth mismatch warning for explicit assignments   |
|             |        |      | present in RTL as-well-as for implicit assignments inferred by the  |
|             |        |      | tool. For example, in case of enum declaration without value, the   |
|             |        |      | tool will implicitly assign value to the enum variables. It also    |
|             |        |      | issues the warning for any bitwidth mismatch that appears in this   |
|             |        |      | implicit assignment.                                                |
| CDFG-472    |Warning |    1 |Unreachable statements for case item.                                |
| CDFG-501    |Info    |    2 |Unused module inout port.                                            |
|             |        |      |The value of the inout port is not used within the design.           |
| CDFG2G-622  |Warning |    2 |Signal or variable has multiple drivers.                             |
|             |        |      |This may cause simulation mismatches between the original and        |
|             |        |      | synthesized designs.                                                |
| CWD-19      |Info    |   12 |An implementation was inferred.                                      |
| DPOPT-1     |Info    |    1 |Optimizing datapath logic.                                           |
| DPOPT-2     |Info    |    1 |Done optimizing datapath logic.                                      |
| DPOPT-3     |Info    |    2 |Implementing datapath configurations.                                |
| DPOPT-4     |Info    |    2 |Done implementing datapath configurations.                           |
| DPOPT-6     |Info    |    1 |Pre-processed datapath logic.                                        |
| ELAB-1      |Info    |    1 |Elaborating Design.                                                  |
| ELAB-2      |Info    |    4 |Elaborating Subdesign.                                               |
| ELAB-3      |Info    |    1 |Done Elaborating Design.                                             |
| ELABUTL-133 |Info    |    1 |To insure proper verification, preserved netlist point(s)            |
|             |        |      | because they are involved in combinational loop(s)                  |
|             |        |      | . To disable this, set the 'cb_preserve_ports_nets' root attribute  |
|             |        |      | to 'false'.                                                         |
| GLO-34      |Info    |    1 |Deleting instances not driving any primary outputs.                  |
|             |        |      |Optimizations such as constant propagation or redundancy removal     |
|             |        |      | could change the connections so a hierarchical instance does not    |
|             |        |      | drive any primary outputs anymore. To see the list of deleted       |
|             |        |      | hierarchical instances, set the 'information_level' attribute to 2  |
|             |        |      | or above. If the message is truncated set the message attribute     |
|             |        |      | 'truncate' to false to see the complete list. To prevent this       |
|             |        |      | optimization, set the 'delete_unloaded_insts' root/subdesign        |
|             |        |      | attribute to 'false' or 'preserve' instance attribute to 'true'.    |
| LBR-9       |Warning |  208 |Library cell has no output pins defined.                             |
|             |        |      |Add the missing output pin(s)                                        |
|             |        |      | , then reload the library. Else the library cell will be marked as  |
|             |        |      | timing model i.e. unusable. Timing_model means that the cell does   |
|             |        |      | not have any defined function. If there is no output pin, Genus     |
|             |        |      | will mark library cell as unusable i.e. the attribute 'usable' will |
|             |        |      | be marked to 'false' on the libcell. Therefore, the cell is not     |
|             |        |      | used for mapping and it will not be picked up from the library for  |
|             |        |      | synthesis. If you query the attribute 'unusable_reason' on the      |
|             |        |      | libcell; result will be: 'Library cell has no output pins.'Note:    |
|             |        |      | The message LBR-9 is only for the logical pins and not for the      |
|             |        |      | power_ground pins. Genus will depend upon the output function       |
|             |        |      | defined in the pin group (output pin)                               |
|             |        |      | of the cell, to use it for mapping. The pg_pin will not have any    |
|             |        |      | function defined.                                                   |
| LBR-38      |Warning |    1 |Libraries have inconsistent nominal operating conditions. In the     |
|             |        |      | Liberty library, there are attributes called nom_voltage,           |
|             |        |      | nom_process and nom_temperature. Genus reports the message, if the  |
|             |        |      | respective values of the 2 given .libs differ.                      |
|             |        |      |This is a common source of delay calculation confusion and should be |
|             |        |      | avoided.                                                            |
| LBR-40      |Info    |  319 |An unsupported construct was detected in this library.               |
|             |        |      |Check to see if this construct is really needed for synthesis. Many  |
|             |        |      | liberty constructs are not actually required.                       |
| LBR-41      |Info    |    5 |An output library pin lacks a function attribute.                    |
|             |        |      |If the remainder of this library cell's semantic checks are          |
|             |        |      | successful, it will be considered as a timing-model                 |
|             |        |      | (because one of its outputs does not have a valid function.         |
| LBR-101     |Warning |    4 |Unusable clock gating integrated cell found at the time of loading   |
|             |        |      | libraries. This warning happens because a particular library cell   |
|             |        |      | is defined as 'clock_gating_integrated_cell', but 'dont_use'        |
|             |        |      | attribute is defined as true in the liberty library. To make Genus  |
|             |        |      | use this cell for clock gating insertion, 'dont_use' attribute      |
|             |        |      | should be set to false.                                             |
|             |        |      |To make the cell usable, change the value of 'dont_use' attribute to |
|             |        |      | false.                                                              |
| LBR-155     |Info    |  162 |Mismatch in unateness between 'timing_sense' attribute and the       |
|             |        |      | function.                                                           |
|             |        |      |The 'timing_sense' attribute will be respected.                      |
| LBR-161     |Info    |    1 |Setting the maximum print count of this message to 10 if             |
|             |        |      | information_level is less than 9.                                   |
| LBR-162     |Info    |  228 |Both 'pos_unate' and 'neg_unate' timing_sense arcs have been         |
|             |        |      | processed.                                                          |
|             |        |      |Setting the 'timing_sense' to non_unate.                             |
| LBR-412     |Info    |    2 |Created nominal operating condition.                                 |
|             |        |      |The nominal operating condition is represented, either by the        |
|             |        |      | nominal PVT values specified in the library source                  |
|             |        |      | (via nom_process,nom_voltage and nom_temperature respectively)      |
|             |        |      | , or by the default PVT values (1.0,1.0,1.0).                       |
| LBR-518     |Info    |    5 |Missing a function attribute in the output pin definition.           |
| PHYS-12     |Warning |    3 |The variant range of wire parameters is too large. An example of     |
|             |        |      | wire parameters are, a WIDTH for layer, PITCH for layer, MINSPACING |
|             |        |      | for layers, etc.                                                    |
|             |        |      |Check the consistency of the parameters, and see if you can ignore   |
|             |        |      | this message or you're using different LEF file with wrong          |
|             |        |      | parameters.                                                         |
| PHYS-752    |Info    |    1 |Partition Based Synthesis execution skipped.                         |
| SDC-202     |Error   |    1 |Could not interpret SDC command.                                     |
|             |        |      |The 'read_sdc' command encountered a problem while trying to         |
|             |        |      | evaluate an SDC command. This SDC command will be added to the Tcl  |
|             |        |      | variable $::dc::sdc_failed_commands.                                |
| SDC-209     |Warning |    1 |One or more commands failed when these constraints were applied.     |
|             |        |      |You can examine the failed commands or save them to a file by        |
|             |        |      | querying the Tcl variable $::dc::sdc_failed_commands.               |
| SYNTH-1     |Info    |    1 |Synthesizing.                                                        |
| TIM-20      |Warning |    1 |A combinational loop has been found.                                 |
|             |        |      |Run 'check_timing_intent' to get the detailed information By default |
|             |        |      | Genus inserts cdn_loop_breaker instances to break combinational     |
|             |        |      | feedback loops during timing analysis. You can use command 'report  |
|             |        |      | cdn_loop_breaker' to report all the loop breakers in the design.    |
|             |        |      | You can use command 'remove_cdn_loop_breaker' to remove the loop    |
|             |        |      | breakers. Once the loop breaker instances inserted by Genus are     |
|             |        |      | removed, the user can break the loops manually using command        |
|             |        |      | set_disable_timing.                                                 |
| TUI-31      |Warning |    1 |Obsolete command.                                                    |
|             |        |      |This command is no longer supported.                                 |
| VLOGPT-35   |Warning |    1 |Ignoring unsynthesizable delay specifier (#<n>)                      |
|             |        |      | mentioned in verilog file. These delay numbers are for simulation   |
|             |        |      | purpose only.                                                       |
|             |        |      |All delay numbers assigned or used in behavioral code are for        |
|             |        |      | simulation purposes only and are not synthesizable. These values    |
|             |        |      | are ignored during synthesis. This warning is issued only once per  |
|             |        |      | module.                                                             |
-----------------------------------------------------------------------------------------------------
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.00
Via Resistance      : 5.43 ohm (from lef_library)
Site size           : 1.04 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       lef_library
------------------------------------------------
M1              H         0.00        0.000176  
M2              V         1.00        0.000164  
M3              H         1.00        0.000164  
M4              V         1.00        0.000164  
M5              H         1.00        0.000164  
M6              V         1.00        0.000164  
M7              H         1.00        0.000164  
M8              V         1.00        0.000213  
M9              H         1.00        0.000529  
AP              V         1.00        0.000238  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
M1              H         0.00         8.140000  
M2              V         1.00         8.560000  
M3              H         1.00         8.560000  
M4              V         1.00         8.560000  
M5              H         1.00         8.560000  
M6              V         1.00         8.560000  
M7              H         1.00         8.560000  
M8              V         1.00         0.044000  
M9              H         1.00         0.002500  
AP              V         1.00         0.010500  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
M1              H         0.00         0.050000  
M2              V         1.00         0.050000  
M3              H         1.00         0.050000  
M4              V         1.00         0.050000  
M5              H         1.00         0.050000  
M6              V         1.00         0.050000  
M7              H         1.00         0.050000  
M8              V         1.00         0.500000  
M9              H         1.00         2.000000  
AP              V         1.00         2.000000  

Mapper: Libraries have:
	domain _default_: 530 combo usable cells and 349 sequential usable cells
      Mapping 'VCO_full'...
        Preparing the circuit
          Pruning unused logic
Multi-threaded constant propagation [1|0] ...
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'freq_div_3b' in module 'VCO_full' would be automatically ungrouped.
        : Hierarchical instances can be automatically ungrouped to allow for better area or timing optimization. To prevent this ungroup, set the root-level attribute 'auto_ungroup' to 'none'. You can also prevent individual ungroup with setting the attribute 'ungroup_ok' of instances or modules to 'false'.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'freq_div_12b' in module 'VCO_full' would be automatically ungrouped.
          There are 2 hierarchical instances automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'buff_block_vco' in module 'VCO_full' would be automatically ungrouped.
          Analyzing hierarchical boundaries
          Aggressive hierarchical optimization: disabled
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) VCO_full...
          Done structuring (delay-based) VCO_full
Multi-threaded Virtual Mapping    (8 threads, 8 of 32 CPUs usable)
          Structuring (delay-based) logic partition in VCO_full...
          Done structuring (delay-based) logic partition in VCO_full
        Mapping logic partition in VCO_full...
          Structuring (delay-based) logic partition in VCO_full...
          Done structuring (delay-based) logic partition in VCO_full
        Mapping logic partition in VCO_full...
          Structuring (delay-based) logic partition in VCO_full...
          Done structuring (delay-based) logic partition in VCO_full
        Mapping logic partition in VCO_full...
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
-----------------------------------------------------------------------------------------------------
|   Id   |Sev  |Count |                                Message Text                                 |
-----------------------------------------------------------------------------------------------------
| GB-6   |Info |    2 |A datapath component has been ungrouped.                                     |
| GLO-51 |Info |    3 |Hierarchical instance automatically ungrouped.                               |
|        |     |      |Hierarchical instances can be automatically ungrouped to allow for better    |
|        |     |      | area or timing optimization. To prevent this ungroup, set the root-level    |
|        |     |      | attribute 'auto_ungroup' to 'none'. You can also prevent individual ungroup |
|        |     |      | with setting the attribute 'ungroup_ok' of instances or modules to 'false'. |
-----------------------------------------------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'default' target slack: Unconstrained

          Performing post-condense optimization ...


State Retention Synthesis Status
================================

Category                        Flops   Percentage
--------------------------------------------------
Total instances                    19        100.0
Excluded from State Retention      19        100.0
    - Will not convert             19        100.0
      - Preserved                   0          0.0
      - Power intent excluded      19        100.0
    - Could not convert             0          0.0
      - Scan type                   0          0.0
      - No suitable cell            0          0.0
State Retention instances           0          0.0
--------------------------------------------------

PBS_Generic_Opt-Post - Elapsed_Time 1, CPU_Time 1.8791210000000014
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:11) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:40:39 (Nov06) |  646.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:12) |  00:00:01(00:00:01) | 100.0(100.0) |   11:40:40 (Nov06) |  646.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:11) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:40:39 (Nov06) |  646.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:12) |  00:00:01(00:00:01) | 100.0(100.0) |   11:40:40 (Nov06) |  646.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:12) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:40:40 (Nov06) |  646.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Generic-Logical) ===================
##>=================== Cadence Confidential (Generic-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>G:Initial                            2         -         -       192       213       646
##>G:Setup                              0         -         -         -         -         -
##>G:Launch ST                          0         -         -         -         -         -
##>G:Design Partition                   0         -         -         -         -         -
##>G:Create Partition Netlists          0         -         -         -         -         -
##>G:Init Power                         0         -         -         -         -         -
##>G:Budgeting                          0         -         -         -         -         -
##>G:Derenv-DB                          0         -         -         -         -         -
##>G:Debug Outputs                      0         -         -         -         -         -
##>G:ST loading                         0         -         -         -         -         -
##>G:Distributed                        0         -         -         -         -         -
##>G:Timer                              0         -         -         -         -         -
##>G:Assembly                           0         -         -         -         -         -
##>G:DFT                                0         -         -         -         -         -
##>G:Const Prop                         0         -         -       186       219       646
##>G:Misc                               1
##>----------------------------------------------------------------------------------------
##>Total Elapsed                        3
##>========================================================================================
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'VCO_full' to generic gates.
        Computing net loads.
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      syn_gen
@file(run_vco.tcl) 36: syn_map
##Generic Timing Info for library domain: _default_ typical gate delay: 15.4 ps std_slew: 5.0 ps std_load: 1.6 fF
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.00
Via Resistance      : 5.43 ohm (from lef_library)
Site size           : 1.04 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       lef_library
------------------------------------------------
M1              H         0.00        0.000176  
M2              V         1.00        0.000164  
M3              H         1.00        0.000164  
M4              V         1.00        0.000164  
M5              H         1.00        0.000164  
M6              V         1.00        0.000164  
M7              H         1.00        0.000164  
M8              V         1.00        0.000213  
M9              H         1.00        0.000529  
AP              V         1.00        0.000238  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
M1              H         0.00         8.140000  
M2              V         1.00         8.560000  
M3              H         1.00         8.560000  
M4              V         1.00         8.560000  
M5              H         1.00         8.560000  
M6              V         1.00         8.560000  
M7              H         1.00         8.560000  
M8              V         1.00         0.044000  
M9              H         1.00         0.002500  
AP              V         1.00         0.010500  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
M1              H         0.00         0.050000  
M2              V         1.00         0.050000  
M3              H         1.00         0.050000  
M4              V         1.00         0.050000  
M5              H         1.00         0.050000  
M6              V         1.00         0.050000  
M7              H         1.00         0.050000  
M8              V         1.00         0.500000  
M9              H         1.00         2.000000  
AP              V         1.00         2.000000  

Info    : Mapping. [SYNTH-4]
        : Mapping 'VCO_full' using 'high' effort.
Mapper: Libraries have:
	domain _default_: 530 combo usable cells and 349 sequential usable cells
Configuring mapper costing (none)
TNS Restructuring config:  at stage: map applied.
PBS_TechMap-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:11) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:40:39 (Nov06) |  646.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:12) |  00:00:01(00:00:01) |  48.4( 33.3) |   11:40:40 (Nov06) |  646.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:12) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:40:40 (Nov06) |  646.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:14) |  00:00:02(00:00:02) |  51.6( 66.7) |   11:40:42 (Nov06) |  646.0 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
PBS_TechMap-Premap HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Premap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:11) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:40:39 (Nov06) |  646.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:12) |  00:00:01(00:00:01) |  48.4( 33.3) |   11:40:40 (Nov06) |  646.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:12) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:40:40 (Nov06) |  646.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:14) |  00:00:02(00:00:02) |  51.6( 66.7) |   11:40:42 (Nov06) |  646.0 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:14) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:40:42 (Nov06) |  646.0 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.00
Via Resistance      : 5.43 ohm (from lef_library)
Site size           : 1.04 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       lef_library
------------------------------------------------
M1              H         0.00        0.000176  
M2              V         1.00        0.000164  
M3              H         1.00        0.000164  
M4              V         1.00        0.000164  
M5              H         1.00        0.000164  
M6              V         1.00        0.000164  
M7              H         1.00        0.000164  
M8              V         1.00        0.000213  
M9              H         1.00        0.000529  
AP              V         1.00        0.000238  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
M1              H         0.00         8.140000  
M2              V         1.00         8.560000  
M3              H         1.00         8.560000  
M4              V         1.00         8.560000  
M5              H         1.00         8.560000  
M6              V         1.00         8.560000  
M7              H         1.00         8.560000  
M8              V         1.00         0.044000  
M9              H         1.00         0.002500  
AP              V         1.00         0.010500  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
M1              H         0.00         0.050000  
M2              V         1.00         0.050000  
M3              H         1.00         0.050000  
M4              V         1.00         0.050000  
M5              H         1.00         0.050000  
M6              V         1.00         0.050000  
M7              H         1.00         0.050000  
M8              V         1.00         0.500000  
M9              H         1.00         2.000000  
AP              V         1.00         2.000000  

Mapper: Libraries have:
	domain _default_: 530 combo usable cells and 349 sequential usable cells
      Mapping 'VCO_full'...
        Preparing the circuit
          Pruning unused logic
          Analyzing hierarchical boundaries
          Aggressive hierarchical optimization: disabled
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) VCO_full...
          Done structuring (delay-based) VCO_full
Multi-threaded Virtual Mapping    (8 threads, 8 of 32 CPUs usable)
          Structuring (delay-based) logic partition in VCO_full...
          Done structuring (delay-based) logic partition in VCO_full
        Mapping logic partition in VCO_full...
          Structuring (delay-based) logic partition in VCO_full...
          Done structuring (delay-based) logic partition in VCO_full
        Mapping logic partition in VCO_full...
          Structuring (delay-based) logic partition in VCO_full...
          Done structuring (delay-based) logic partition in VCO_full
        Mapping logic partition in VCO_full...
 
Global mapping target info
==========================
Cost Group 'default' target slack: Unconstrained

Multi-threaded Technology Mapping (8 threads, 8 of 32 CPUs usable)
          Restructuring (delay-based) logic partition in VCO_full...
          Done restructuring (delay-based) logic partition in VCO_full
        Optimizing logic partition in VCO_full...
          Restructuring (delay-based) logic partition in VCO_full...
          Done restructuring (delay-based) logic partition in VCO_full
        Optimizing logic partition in VCO_full...
          Restructuring (delay-based) logic partition in VCO_full...
          Done restructuring (delay-based) logic partition in VCO_full
        Optimizing logic partition in VCO_full...
 
Global mapping timing result
============================
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
 
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_map                  146        0 

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
       default          unconst. unconst.              N.A. 

 
Global incremental target info
==============================
Cost Group 'default' target slack: Unconstrained

 
Global incremental timing result
================================
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
 
==================================
Stage : global_incr_map 
==================================
  =================
   Message Summary
  =================
---------------------------------------------------------------------------------------------------
|    Id    |Sev  |Count |                              Message Text                               |
---------------------------------------------------------------------------------------------------
| LBR-155  |Info |   54 |Mismatch in unateness between 'timing_sense' attribute and the function. |
|          |     |      |The 'timing_sense' attribute will be respected.                          |
| PA-7     |Info |    6 |Resetting power analysis results.                                        |
|          |     |      |All computed switching activities are removed.                           |
| PHYS-752 |Info |    1 |Partition Based Synthesis execution skipped.                             |
| SYNTH-2  |Info |    1 |Done synthesizing.                                                       |
| SYNTH-4  |Info |    1 |Mapping.                                                                 |
---------------------------------------------------------------------------------------------------
 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_incr                 146        0 

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
       default          unconst. unconst.              N.A. 


Scan mapping status report
==========================
    Scan mapping: converting flip-flops that pass TDRC.
    Scan mapping: bypassed.  You have to either 1) set attribute 'dft_scan_map_mode' to 'tdrc_pass' and run 'check_dft_rules' or 2) set attribute 'dft_scan_map_mode' to 'force_all'.

    Scan mapping bypassed because no TDRC data is available: either command 'check_dft_rules' has not been run or TDRC data has been subsequently invalidated.
          Performing post-mapping optimization ...


State Retention Synthesis Status
================================

Category                        Flops   Percentage
--------------------------------------------------
Total instances                    19        100.0
Excluded from State Retention      19        100.0
    - Will not convert             19        100.0
      - Preserved                   0          0.0
      - Power intent excluded      19        100.0
    - Could not convert             0          0.0
      - Scan type                   0          0.0
      - No suitable cell            0          0.0
State Retention instances           0          0.0
--------------------------------------------------

INFO: skipping constant propagation
PBS_Techmap-Global Mapping - Elapsed_Time 1, CPU_Time 0.7904129999999974
stamp 'PBS_Techmap-Global Mapping' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:11) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:40:39 (Nov06) |  646.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:12) |  00:00:01(00:00:01) |  40.2( 25.0) |   11:40:40 (Nov06) |  646.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:12) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:40:40 (Nov06) |  646.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:14) |  00:00:02(00:00:02) |  42.8( 50.0) |   11:40:42 (Nov06) |  646.0 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:14) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:40:42 (Nov06) |  646.0 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:00:15) |  00:00:00(00:00:01) |  16.9( 25.0) |   11:40:43 (Nov06) |  646.0 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/VCO_full/fv_map.fv.json' for netlist 'fv/VCO_full/fv_map.v.gz'.
Info    : Existing dofile found. Copied as fv/VCO_full/rtl_to_fv_map.do~.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'fv/VCO_full/rtl_to_fv_map.do'.
        : Alias mapping flow is enabled.
        Computing net loads.
PBS_TechMap-Datapath Postmap Operations - Elapsed_Time 1, CPU_Time 1.0
stamp 'PBS_TechMap-Datapath Postmap Operations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:11) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:40:39 (Nov06) |  646.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:12) |  00:00:01(00:00:01) |  33.1( 16.7) |   11:40:40 (Nov06) |  646.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:12) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:40:40 (Nov06) |  646.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:14) |  00:00:02(00:00:02) |  35.3( 33.3) |   11:40:42 (Nov06) |  646.0 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:14) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:40:42 (Nov06) |  646.0 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:00:15) |  00:00:00(00:00:01) |  13.9( 16.7) |   11:40:43 (Nov06) |  646.0 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:23(00:00:17) |  00:00:01(00:00:02) |  17.6( 33.3) |   11:40:45 (Nov06) |  661.0 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Postmap HBO Optimizations - Elapsed_Time 0, CPU_Time -0.0017509999999987258
stamp 'PBS_TechMap-Postmap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:11) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:40:39 (Nov06) |  646.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:12) |  00:00:01(00:00:01) |  33.2( 16.7) |   11:40:40 (Nov06) |  646.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:12) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:40:40 (Nov06) |  646.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:14) |  00:00:02(00:00:02) |  35.3( 33.3) |   11:40:42 (Nov06) |  646.0 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:14) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:40:42 (Nov06) |  646.0 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:00:15) |  00:00:00(00:00:01) |  13.9( 16.7) |   11:40:43 (Nov06) |  646.0 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:23(00:00:17) |  00:00:01(00:00:02) |  17.6( 33.3) |   11:40:45 (Nov06) |  661.0 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:23(00:00:17) |  00:00:00(00:00:00) |  -0.0(  0.0) |   11:40:45 (Nov06) |  661.0 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 Doing ConstProp on design:VCO_full ... 

PBS_TechMap-Postmap Clock Gating - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap Clock Gating' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:11) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:40:39 (Nov06) |  646.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:12) |  00:00:01(00:00:01) |  33.2( 16.7) |   11:40:40 (Nov06) |  646.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:12) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:40:40 (Nov06) |  646.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:14) |  00:00:02(00:00:02) |  35.3( 33.3) |   11:40:42 (Nov06) |  646.0 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:14) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:40:42 (Nov06) |  646.0 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:00:15) |  00:00:00(00:00:01) |  13.9( 16.7) |   11:40:43 (Nov06) |  646.0 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:23(00:00:17) |  00:00:01(00:00:02) |  17.6( 33.3) |   11:40:45 (Nov06) |  661.0 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:23(00:00:17) |  00:00:00(00:00:00) |  -0.0(  0.0) |   11:40:45 (Nov06) |  661.0 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:23(00:00:17) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:40:45 (Nov06) |  661.0 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
-------------------------------------------------------------------------------
 hi_fo_buf                   146        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_delay                  146        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_tns                    146        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

PBS_TechMap-Postmap Cleanup - Elapsed_Time 2, CPU_Time 1.9975880000000004
stamp 'PBS_TechMap-Postmap Cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:11) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:40:39 (Nov06) |  646.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:12) |  00:00:01(00:00:01) |  24.5( 12.5) |   11:40:40 (Nov06) |  646.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:12) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:40:40 (Nov06) |  646.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:14) |  00:00:02(00:00:02) |  26.1( 25.0) |   11:40:42 (Nov06) |  646.0 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:14) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:40:42 (Nov06) |  646.0 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:00:15) |  00:00:00(00:00:01) |  10.3( 12.5) |   11:40:43 (Nov06) |  646.0 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:23(00:00:17) |  00:00:01(00:00:02) |  13.0( 25.0) |   11:40:45 (Nov06) |  661.0 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:23(00:00:17) |  00:00:00(00:00:00) |  -0.0(  0.0) |   11:40:45 (Nov06) |  661.0 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:23(00:00:17) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:40:45 (Nov06) |  661.0 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:25(00:00:19) |  00:00:01(00:00:02) |  26.1( 25.0) |   11:40:47 (Nov06) |  661.0 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Techmap-Post_MBCI - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Techmap-Post_MBCI' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:18(00:00:11) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:40:39 (Nov06) |  646.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:12) |  00:00:01(00:00:01) |  24.5( 12.5) |   11:40:40 (Nov06) |  646.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:12) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:40:40 (Nov06) |  646.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:14) |  00:00:02(00:00:02) |  26.1( 25.0) |   11:40:42 (Nov06) |  646.0 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:21(00:00:14) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:40:42 (Nov06) |  646.0 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:22(00:00:15) |  00:00:00(00:00:01) |  10.3( 12.5) |   11:40:43 (Nov06) |  646.0 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:23(00:00:17) |  00:00:01(00:00:02) |  13.0( 25.0) |   11:40:45 (Nov06) |  661.0 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:23(00:00:17) |  00:00:00(00:00:00) |  -0.0(  0.0) |   11:40:45 (Nov06) |  661.0 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:23(00:00:17) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:40:45 (Nov06) |  661.0 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:25(00:00:19) |  00:00:01(00:00:02) |  26.1( 25.0) |   11:40:47 (Nov06) |  661.0 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:25(00:00:19) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:40:47 (Nov06) |  661.0 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Mapping-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>M:Initial                            0         -         -       186       219       646
##>M:Pre Cleanup                        0         -         -       186       219       646
##>M:Setup                              0         -         -         -         -         -
##>M:Launch ST                          0         -         -         -         -         -
##>M:Design Partition                   0         -         -         -         -         -
##>M:Create Partition Netlists          0         -         -         -         -         -
##>M:Init Power                         0         -         -         -         -         -
##>M:Budgeting                          0         -         -         -         -         -
##>M:Derenv-DB                          0         -         -         -         -         -
##>M:Debug Outputs                      0         -         -         -         -         -
##>M:ST loading                         0         -         -         -         -         -
##>M:Distributed                        0         -         -         -         -         -
##>M:Timer                              0         -         -         -         -         -
##>M:Assembly                           0         -         -         -         -         -
##>M:DFT                                0         -         -         -         -         -
##>M:DP Operations                      1         -         -       140       106       661
##>M:Const Prop                         0         -         0       140       106       661
##>M:Cleanup                            2         -         0       140       106       661
##>M:MBCI                               0         -         -       140       106       661
##>M:Const Gate Removal                 0         -         -         -         -         -
##>M:Misc                               2
##>----------------------------------------------------------------------------------------
##>Total Elapsed                        5
##>========================================================================================
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'VCO_full'.
        Computing net loads.
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      syn_map
@file(run_vco.tcl) 37: syn_opt
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.00
Via Resistance      : 5.43 ohm (from lef_library)
Site size           : 1.04 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       lef_library
------------------------------------------------
M1              H         0.00        0.000176  
M2              V         1.00        0.000164  
M3              H         1.00        0.000164  
M4              V         1.00        0.000164  
M5              H         1.00        0.000164  
M6              V         1.00        0.000164  
M7              H         1.00        0.000164  
M8              V         1.00        0.000213  
M9              H         1.00        0.000529  
AP              V         1.00        0.000238  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
M1              H         0.00         8.140000  
M2              V         1.00         8.560000  
M3              H         1.00         8.560000  
M4              V         1.00         8.560000  
M5              H         1.00         8.560000  
M6              V         1.00         8.560000  
M7              H         1.00         8.560000  
M8              V         1.00         0.044000  
M9              H         1.00         0.002500  
AP              V         1.00         0.010500  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
M1              H         0.00         0.050000  
M2              V         1.00         0.050000  
M3              H         1.00         0.050000  
M4              V         1.00         0.050000  
M5              H         1.00         0.050000  
M6              V         1.00         0.050000  
M7              H         1.00         0.050000  
M8              V         1.00         0.500000  
M9              H         1.00         2.000000  
AP              V         1.00         2.000000  

Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'VCO_full' using 'high' effort.
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_iopt                   146        0         0         0        0        0
-------------------------------------------------------------------------------
 const_prop                  146        0         0         0        0        0
-------------------------------------------------------------------------------
 hi_fo_buf                   146        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_delay                  146        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_200         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_300         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_400         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_111         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_210         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_110         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_101         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_201         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_211         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00
 init_drc                    146        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                    146        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                   146        0         0         0        0        0
 rem_inv_qb                  145        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         4  (        1 /        1 )  0.01
    seq_res_area         3  (        0 /        0 )  0.50
        io_phase         0  (        0 /        0 )  0.00
       gate_comp         0  (        0 /        0 )  0.00
       gcomp_mog         0  (        0 /        0 )  0.00
       glob_area        50  (        0 /       50 )  0.00
       area_down         0  (        0 /        0 )  0.00
      size_n_buf         0  (        0 /        0 )  0.00
  gate_deco_area         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_delay                  145        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_200         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_300         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_400         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_111         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_210         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_110         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_101         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_201         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_211         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00
 init_drc                    145        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                    145        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                   145        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         0  (        0 /        0 )  0.00
        io_phase         0  (        0 /        0 )  0.00
       gate_comp         0  (        0 /        0 )  0.00
       gcomp_mog         0  (        0 /        0 )  0.00
       glob_area        50  (        0 /       50 )  0.00
       area_down         0  (        0 /        0 )  0.00
      size_n_buf         0  (        0 /        0 )  0.00
  gate_deco_area         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_delay                  145        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                    145        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

==================================
Stage : incr_opt 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------------------------------------
|   Id    |Sev  |Count |                              Message Text                               |
--------------------------------------------------------------------------------------------------
| CFM-1   |Info |    1 |Wrote dofile.                                                            |
| CFM-5   |Info |    1 |Wrote formal verification information.                                   |
| LBR-155 |Info |   54 |Mismatch in unateness between 'timing_sense' attribute and the function. |
|         |     |      |The 'timing_sense' attribute will be respected.                          |
| PA-7    |Info |    4 |Resetting power analysis results.                                        |
|         |     |      |All computed switching activities are removed.                           |
| SYNTH-5 |Info |    1 |Done mapping.                                                            |
| SYNTH-7 |Info |    1 |Incrementally optimizing.                                                |
--------------------------------------------------------------------------------------------------
Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'VCO_full'.
        Computing net loads.
      timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      syn_opt
@file(run_vco.tcl) 39: report_area > area.rpt
        Computing net loads.
@file(run_vco.tcl) 40: report_timing > timing.rpt
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
Warning : Timing problems have been detected in this design. [TIM-11]
        : The design is 'VCO_full'.
        : Use 'check_timing_intent' or 'report timing -lint' to report more information.
@file(run_vco.tcl) 41: remove_cdn_loop_breaker
Info    : Removing instance. [UTUI-122]
        : Removing inst:VCO_full/RO/cdn_loop_breaker.
        : This loop breaker instance has been removed.
Info    : Removed object. [TUI-58]
        : Removed inst 'inst:VCO_full/RO/cdn_loop_breaker'.
@file(run_vco.tcl) 44: write_hdl > VCO_full.vg
#@ End verbose source run_vco.tcl
WARNING: This version of the tool is 1133 days old.
@genus:design:VCO_full 2> exit
Normal exit.