# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../AddSubValid_5b.v" \
"../../../../../../Modules/mux_2t1_nb.v" \
"../../../../../../Modules/rca_nb.v" \
"../../../../../../Modules/univ_sseg.v" \
"../../../../../main.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
