#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Mar 17 16:02:42 2022
# Process ID: 21781
# Current directory: /home/badger/work/Capstone/meta-adi
# Command line: vivado
# Log file: /home/badger/work/Capstone/meta-adi/vivado.log
# Journal file: /home/badger/work/Capstone/meta-adi/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/badger/work/Capstone/hdl/projects/adrv9009zu11eg/adrv2crr_fmc/adrv9009zu11eg.xpr
update_compile_order -fileset sources_1
open_bd_design {/home/badger/work/Capstone/hdl/projects/adrv9009zu11eg/adrv2crr_fmc/adrv9009zu11eg.srcs/sources_1/bd/system/system.bd}
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
startgroup
create_bd_cell -type ip -vlnv user.org:user:multicorrelator_resampler_3_1:1.0 multicorrelator_resa_2
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/sys_ps8/pl_clk0 (99 MHz)} Clk_slave {Auto} Clk_xbar {/sys_ps8/pl_clk0 (99 MHz)} Master {/sys_ps8/M_AXI_HPM0_LPD} Slave {/multicorrelator_resa_2/S00_AXI} intc_ip {/axi_cpu_interconnect} master_apm {0}}  [get_bd_intf_pins multicorrelator_resa_2/S00_AXI]
disconnect_bd_net /GND_1_dout [get_bd_pins sys_concat_intc_0/In3]
connect_bd_net [get_bd_pins sys_concat_intc_0/In3] [get_bd_pins multicorrelator_resa_2/irq]
create_project L5_trk_correlator_axis /home/badger/work/Capstone/ip_repo/L5_trk_correlator_axis -part xczu11eg-ffvf1517-2-i
file mkdir /home/badger/work/Capstone/ip_repo/L5_trk_correlator_axis/L5_trk_correlator_axis.srcs/sources_1/new
close [ open /home/badger/work/Capstone/ip_repo/L5_trk_correlator_axis/L5_trk_correlator_axis.srcs/sources_1/new/L5_correlator_trk_AXIS.v w ]
add_files /home/badger/work/Capstone/ip_repo/L5_trk_correlator_axis/L5_trk_correlator_axis.srcs/sources_1/new/L5_correlator_trk_AXIS.v
update_compile_order -fileset sources_1
create_project L5_resampler /home/badger/work/Capstone/ip_repo/L5_resampler -part xczu11eg-ffvf1517-2-i
file mkdir /home/badger/work/Capstone/ip_repo/L5_resampler/L5_resampler.srcs/sources_1/new
close [ open /home/badger/work/Capstone/ip_repo/L5_resampler/L5_resampler.srcs/sources_1/new/L5_Resampler_4.v w ]
add_files /home/badger/work/Capstone/ip_repo/L5_resampler/L5_resampler.srcs/sources_1/new/L5_Resampler_4.v
update_compile_order -fileset sources_1
set_property  ip_repo_paths  /home/badger/work/Capstone/ip_repo/Accum_project [current_project]
update_ip_catalog
create_ip -name track_accumulator -vendor user.org -library user -version 1.0 -module_name track_accumulator_1
set_property -dict [list CONFIG.Component_Name {track_accumulator_1}] [get_ips track_accumulator_1]
generate_target {instantiation_template} [get_files /home/badger/work/Capstone/ip_repo/L5_resampler/L5_resampler.srcs/sources_1/ip/track_accumulator_1/track_accumulator_1.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  /home/badger/work/Capstone/ip_repo/L5_resampler/L5_resampler.srcs/sources_1/ip/track_accumulator_1/track_accumulator_1.xci]
catch { config_ip_cache -export [get_ips -all track_accumulator_1] }
export_ip_user_files -of_objects [get_files /home/badger/work/Capstone/ip_repo/L5_resampler/L5_resampler.srcs/sources_1/ip/track_accumulator_1/track_accumulator_1.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/badger/work/Capstone/ip_repo/L5_resampler/L5_resampler.srcs/sources_1/ip/track_accumulator_1/track_accumulator_1.xci]
launch_runs -jobs 12 track_accumulator_1_synth_1
export_simulation -of_objects [get_files /home/badger/work/Capstone/ip_repo/L5_resampler/L5_resampler.srcs/sources_1/ip/track_accumulator_1/track_accumulator_1.xci] -directory /home/badger/work/Capstone/ip_repo/L5_resampler/L5_resampler.ip_user_files/sim_scripts -ip_user_files_dir /home/badger/work/Capstone/ip_repo/L5_resampler/L5_resampler.ip_user_files -ipstatic_source_dir /home/badger/work/Capstone/ip_repo/L5_resampler/L5_resampler.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/badger/work/Capstone/ip_repo/L5_resampler/L5_resampler.cache/compile_simlib/modelsim} {questa=/home/badger/work/Capstone/ip_repo/L5_resampler/L5_resampler.cache/compile_simlib/questa} {ies=/home/badger/work/Capstone/ip_repo/L5_resampler/L5_resampler.cache/compile_simlib/ies} {xcelium=/home/badger/work/Capstone/ip_repo/L5_resampler/L5_resampler.cache/compile_simlib/xcelium} {vcs=/home/badger/work/Capstone/ip_repo/L5_resampler/L5_resampler.cache/compile_simlib/vcs} {riviera=/home/badger/work/Capstone/ip_repo/L5_resampler/L5_resampler.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
ipx::package_project -root_dir /home/badger/work/Capstone/ip_repo/L5_resampler/L5_resampler.srcs/sources_1 -vendor user.org -library user -taxonomy /UserIP
ipx::associate_bus_interfaces -busif i_ca_code -clock axis_aclk [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property  ip_repo_paths  {/home/badger/work/Capstone/ip_repo/L5_resampler/L5_resampler.srcs/sources_1 /home/badger/work/Capstone/ip_repo/Accum_project} [current_project]
update_ip_catalog
close_project
create_ip -name fifo_generator -vendor xilinx.com -library ip -version 13.2 -module_name fifo_generator_3
set_property -dict [list CONFIG.Component_Name {fifo_generator_3} CONFIG.Fifo_Implementation {Independent_Clocks_Block_RAM} CONFIG.Input_Data_Width {16} CONFIG.Input_Depth {32768} CONFIG.Output_Data_Width {16} CONFIG.Output_Depth {32768} CONFIG.Reset_Pin {false} CONFIG.Reset_Type {Asynchronous_Reset} CONFIG.Full_Flags_Reset_Value {0} CONFIG.Use_Dout_Reset {false} CONFIG.Valid_Flag {true} CONFIG.Overflow_Flag {true} CONFIG.Data_Count_Width {15} CONFIG.Write_Data_Count {true} CONFIG.Write_Data_Count_Width {15} CONFIG.Read_Data_Count_Width {15} CONFIG.Full_Threshold_Assert_Value {32765} CONFIG.Full_Threshold_Negate_Value {32764} CONFIG.Enable_Safety_Circuit {false}] [get_ips fifo_generator_3]
generate_target {instantiation_template} [get_files /home/badger/work/Capstone/ip_repo/L5_trk_correlator_axis/L5_trk_correlator_axis.srcs/sources_1/ip/fifo_generator_3/fifo_generator_3.xci]
generate_target all [get_files  /home/badger/work/Capstone/ip_repo/L5_trk_correlator_axis/L5_trk_correlator_axis.srcs/sources_1/ip/fifo_generator_3/fifo_generator_3.xci]
catch { config_ip_cache -export [get_ips -all fifo_generator_3] }
export_ip_user_files -of_objects [get_files /home/badger/work/Capstone/ip_repo/L5_trk_correlator_axis/L5_trk_correlator_axis.srcs/sources_1/ip/fifo_generator_3/fifo_generator_3.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/badger/work/Capstone/ip_repo/L5_trk_correlator_axis/L5_trk_correlator_axis.srcs/sources_1/ip/fifo_generator_3/fifo_generator_3.xci]
launch_runs -jobs 12 fifo_generator_3_synth_1
export_simulation -of_objects [get_files /home/badger/work/Capstone/ip_repo/L5_trk_correlator_axis/L5_trk_correlator_axis.srcs/sources_1/ip/fifo_generator_3/fifo_generator_3.xci] -directory /home/badger/work/Capstone/ip_repo/L5_trk_correlator_axis/L5_trk_correlator_axis.ip_user_files/sim_scripts -ip_user_files_dir /home/badger/work/Capstone/ip_repo/L5_trk_correlator_axis/L5_trk_correlator_axis.ip_user_files -ipstatic_source_dir /home/badger/work/Capstone/ip_repo/L5_trk_correlator_axis/L5_trk_correlator_axis.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/badger/work/Capstone/ip_repo/L5_trk_correlator_axis/L5_trk_correlator_axis.cache/compile_simlib/modelsim} {questa=/home/badger/work/Capstone/ip_repo/L5_trk_correlator_axis/L5_trk_correlator_axis.cache/compile_simlib/questa} {ies=/home/badger/work/Capstone/ip_repo/L5_trk_correlator_axis/L5_trk_correlator_axis.cache/compile_simlib/ies} {xcelium=/home/badger/work/Capstone/ip_repo/L5_trk_correlator_axis/L5_trk_correlator_axis.cache/compile_simlib/xcelium} {vcs=/home/badger/work/Capstone/ip_repo/L5_trk_correlator_axis/L5_trk_correlator_axis.cache/compile_simlib/vcs} {riviera=/home/badger/work/Capstone/ip_repo/L5_trk_correlator_axis/L5_trk_correlator_axis.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
create_ip -name axis_data_fifo -vendor xilinx.com -library ip -version 2.0 -module_name cross_clock_fifo3
set_property -dict [list CONFIG.TDATA_NUM_BYTES {3} CONFIG.FIFO_DEPTH {16} CONFIG.IS_ACLK_ASYNC {1} CONFIG.SYNCHRONIZATION_STAGES {2} CONFIG.Component_Name {cross_clock_fifo3}] [get_ips cross_clock_fifo3]
generate_target {instantiation_template} [get_files /home/badger/work/Capstone/ip_repo/L5_trk_correlator_axis/L5_trk_correlator_axis.srcs/sources_1/ip/cross_clock_fifo3/cross_clock_fifo3.xci]
generate_target all [get_files  /home/badger/work/Capstone/ip_repo/L5_trk_correlator_axis/L5_trk_correlator_axis.srcs/sources_1/ip/cross_clock_fifo3/cross_clock_fifo3.xci]
catch { config_ip_cache -export [get_ips -all cross_clock_fifo3] }
export_ip_user_files -of_objects [get_files /home/badger/work/Capstone/ip_repo/L5_trk_correlator_axis/L5_trk_correlator_axis.srcs/sources_1/ip/cross_clock_fifo3/cross_clock_fifo3.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/badger/work/Capstone/ip_repo/L5_trk_correlator_axis/L5_trk_correlator_axis.srcs/sources_1/ip/cross_clock_fifo3/cross_clock_fifo3.xci]
launch_runs -jobs 12 cross_clock_fifo3_synth_1
export_simulation -of_objects [get_files /home/badger/work/Capstone/ip_repo/L5_trk_correlator_axis/L5_trk_correlator_axis.srcs/sources_1/ip/cross_clock_fifo3/cross_clock_fifo3.xci] -directory /home/badger/work/Capstone/ip_repo/L5_trk_correlator_axis/L5_trk_correlator_axis.ip_user_files/sim_scripts -ip_user_files_dir /home/badger/work/Capstone/ip_repo/L5_trk_correlator_axis/L5_trk_correlator_axis.ip_user_files -ipstatic_source_dir /home/badger/work/Capstone/ip_repo/L5_trk_correlator_axis/L5_trk_correlator_axis.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/badger/work/Capstone/ip_repo/L5_trk_correlator_axis/L5_trk_correlator_axis.cache/compile_simlib/modelsim} {questa=/home/badger/work/Capstone/ip_repo/L5_trk_correlator_axis/L5_trk_correlator_axis.cache/compile_simlib/questa} {ies=/home/badger/work/Capstone/ip_repo/L5_trk_correlator_axis/L5_trk_correlator_axis.cache/compile_simlib/ies} {xcelium=/home/badger/work/Capstone/ip_repo/L5_trk_correlator_axis/L5_trk_correlator_axis.cache/compile_simlib/xcelium} {vcs=/home/badger/work/Capstone/ip_repo/L5_trk_correlator_axis/L5_trk_correlator_axis.cache/compile_simlib/vcs} {riviera=/home/badger/work/Capstone/ip_repo/L5_trk_correlator_axis/L5_trk_correlator_axis.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
set_property  ip_repo_paths  {/home/badger/work/Capstone/ip_repo/Accum_project /home/badger/work/Capstone/ip_repo/Carrier_Wipeoff_TRK /home/badger/work/Capstone/ip_repo/L5_resampler /home/badger/work/Capstone/ip_repo/sample_counter} [current_project]
update_ip_catalog
create_ip -name Carrier_Wipeoff_trk -vendor user.org -library user -version 1.0 -module_name Carrier_Wipeoff_trk_3
set_property -dict [list CONFIG.Component_Name {Carrier_Wipeoff_trk_3}] [get_ips Carrier_Wipeoff_trk_3]
generate_target {instantiation_template} [get_files /home/badger/work/Capstone/ip_repo/L5_trk_correlator_axis/L5_trk_correlator_axis.srcs/sources_1/ip/Carrier_Wipeoff_trk_3/Carrier_Wipeoff_trk_3.xci]
generate_target all [get_files  /home/badger/work/Capstone/ip_repo/L5_trk_correlator_axis/L5_trk_correlator_axis.srcs/sources_1/ip/Carrier_Wipeoff_trk_3/Carrier_Wipeoff_trk_3.xci]
catch { config_ip_cache -export [get_ips -all Carrier_Wipeoff_trk_3] }
export_ip_user_files -of_objects [get_files /home/badger/work/Capstone/ip_repo/L5_trk_correlator_axis/L5_trk_correlator_axis.srcs/sources_1/ip/Carrier_Wipeoff_trk_3/Carrier_Wipeoff_trk_3.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/badger/work/Capstone/ip_repo/L5_trk_correlator_axis/L5_trk_correlator_axis.srcs/sources_1/ip/Carrier_Wipeoff_trk_3/Carrier_Wipeoff_trk_3.xci]
launch_runs -jobs 12 Carrier_Wipeoff_trk_3_synth_1
export_simulation -of_objects [get_files /home/badger/work/Capstone/ip_repo/L5_trk_correlator_axis/L5_trk_correlator_axis.srcs/sources_1/ip/Carrier_Wipeoff_trk_3/Carrier_Wipeoff_trk_3.xci] -directory /home/badger/work/Capstone/ip_repo/L5_trk_correlator_axis/L5_trk_correlator_axis.ip_user_files/sim_scripts -ip_user_files_dir /home/badger/work/Capstone/ip_repo/L5_trk_correlator_axis/L5_trk_correlator_axis.ip_user_files -ipstatic_source_dir /home/badger/work/Capstone/ip_repo/L5_trk_correlator_axis/L5_trk_correlator_axis.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/badger/work/Capstone/ip_repo/L5_trk_correlator_axis/L5_trk_correlator_axis.cache/compile_simlib/modelsim} {questa=/home/badger/work/Capstone/ip_repo/L5_trk_correlator_axis/L5_trk_correlator_axis.cache/compile_simlib/questa} {ies=/home/badger/work/Capstone/ip_repo/L5_trk_correlator_axis/L5_trk_correlator_axis.cache/compile_simlib/ies} {xcelium=/home/badger/work/Capstone/ip_repo/L5_trk_correlator_axis/L5_trk_correlator_axis.cache/compile_simlib/xcelium} {vcs=/home/badger/work/Capstone/ip_repo/L5_trk_correlator_axis/L5_trk_correlator_axis.cache/compile_simlib/vcs} {riviera=/home/badger/work/Capstone/ip_repo/L5_trk_correlator_axis/L5_trk_correlator_axis.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
create_ip -name cmpy -vendor xilinx.com -library ip -version 6.0 -module_name mix_raw3
set_property -dict [list CONFIG.Component_Name {mix_raw3} CONFIG.APortWidth {8} CONFIG.BPortWidth {8} CONFIG.RoundMode {Random_Rounding} CONFIG.OutputWidth {16}] [get_ips mix_raw3]
generate_target {instantiation_template} [get_files /home/badger/work/Capstone/ip_repo/L5_trk_correlator_axis/L5_trk_correlator_axis.srcs/sources_1/ip/mix_raw3/mix_raw3.xci]
generate_target all [get_files  /home/badger/work/Capstone/ip_repo/L5_trk_correlator_axis/L5_trk_correlator_axis.srcs/sources_1/ip/mix_raw3/mix_raw3.xci]
catch { config_ip_cache -export [get_ips -all mix_raw3] }
export_ip_user_files -of_objects [get_files /home/badger/work/Capstone/ip_repo/L5_trk_correlator_axis/L5_trk_correlator_axis.srcs/sources_1/ip/mix_raw3/mix_raw3.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/badger/work/Capstone/ip_repo/L5_trk_correlator_axis/L5_trk_correlator_axis.srcs/sources_1/ip/mix_raw3/mix_raw3.xci]
launch_runs -jobs 12 mix_raw3_synth_1
export_simulation -of_objects [get_files /home/badger/work/Capstone/ip_repo/L5_trk_correlator_axis/L5_trk_correlator_axis.srcs/sources_1/ip/mix_raw3/mix_raw3.xci] -directory /home/badger/work/Capstone/ip_repo/L5_trk_correlator_axis/L5_trk_correlator_axis.ip_user_files/sim_scripts -ip_user_files_dir /home/badger/work/Capstone/ip_repo/L5_trk_correlator_axis/L5_trk_correlator_axis.ip_user_files -ipstatic_source_dir /home/badger/work/Capstone/ip_repo/L5_trk_correlator_axis/L5_trk_correlator_axis.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/badger/work/Capstone/ip_repo/L5_trk_correlator_axis/L5_trk_correlator_axis.cache/compile_simlib/modelsim} {questa=/home/badger/work/Capstone/ip_repo/L5_trk_correlator_axis/L5_trk_correlator_axis.cache/compile_simlib/questa} {ies=/home/badger/work/Capstone/ip_repo/L5_trk_correlator_axis/L5_trk_correlator_axis.cache/compile_simlib/ies} {xcelium=/home/badger/work/Capstone/ip_repo/L5_trk_correlator_axis/L5_trk_correlator_axis.cache/compile_simlib/xcelium} {vcs=/home/badger/work/Capstone/ip_repo/L5_trk_correlator_axis/L5_trk_correlator_axis.cache/compile_simlib/vcs} {riviera=/home/badger/work/Capstone/ip_repo/L5_trk_correlator_axis/L5_trk_correlator_axis.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
create_ip -name L5_Resampler_4 -vendor user.org -library user -version 1.0 -module_name L5_Resampler_TRK_0
set_property -dict [list CONFIG.Component_Name {L5_Resampler_TRK_0}] [get_ips L5_Resampler_TRK_0]
generate_target {instantiation_template} [get_files /home/badger/work/Capstone/ip_repo/L5_trk_correlator_axis/L5_trk_correlator_axis.srcs/sources_1/ip/L5_Resampler_TRK_0/L5_Resampler_TRK_0.xci]
generate_target all [get_files  /home/badger/work/Capstone/ip_repo/L5_trk_correlator_axis/L5_trk_correlator_axis.srcs/sources_1/ip/L5_Resampler_TRK_0/L5_Resampler_TRK_0.xci]
catch { config_ip_cache -export [get_ips -all L5_Resampler_TRK_0] }
export_ip_user_files -of_objects [get_files /home/badger/work/Capstone/ip_repo/L5_trk_correlator_axis/L5_trk_correlator_axis.srcs/sources_1/ip/L5_Resampler_TRK_0/L5_Resampler_TRK_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/badger/work/Capstone/ip_repo/L5_trk_correlator_axis/L5_trk_correlator_axis.srcs/sources_1/ip/L5_Resampler_TRK_0/L5_Resampler_TRK_0.xci]
launch_runs -jobs 12 L5_Resampler_TRK_0_synth_1
export_simulation -of_objects [get_files /home/badger/work/Capstone/ip_repo/L5_trk_correlator_axis/L5_trk_correlator_axis.srcs/sources_1/ip/L5_Resampler_TRK_0/L5_Resampler_TRK_0.xci] -directory /home/badger/work/Capstone/ip_repo/L5_trk_correlator_axis/L5_trk_correlator_axis.ip_user_files/sim_scripts -ip_user_files_dir /home/badger/work/Capstone/ip_repo/L5_trk_correlator_axis/L5_trk_correlator_axis.ip_user_files -ipstatic_source_dir /home/badger/work/Capstone/ip_repo/L5_trk_correlator_axis/L5_trk_correlator_axis.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/badger/work/Capstone/ip_repo/L5_trk_correlator_axis/L5_trk_correlator_axis.cache/compile_simlib/modelsim} {questa=/home/badger/work/Capstone/ip_repo/L5_trk_correlator_axis/L5_trk_correlator_axis.cache/compile_simlib/questa} {ies=/home/badger/work/Capstone/ip_repo/L5_trk_correlator_axis/L5_trk_correlator_axis.cache/compile_simlib/ies} {xcelium=/home/badger/work/Capstone/ip_repo/L5_trk_correlator_axis/L5_trk_correlator_axis.cache/compile_simlib/xcelium} {vcs=/home/badger/work/Capstone/ip_repo/L5_trk_correlator_axis/L5_trk_correlator_axis.cache/compile_simlib/vcs} {riviera=/home/badger/work/Capstone/ip_repo/L5_trk_correlator_axis/L5_trk_correlator_axis.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
create_ip -name sample_counter -vendor user.org -library user -version 1.0 -module_name sample_counter_4
set_property -dict [list CONFIG.Component_Name {sample_counter_4}] [get_ips sample_counter_4]
generate_target {instantiation_template} [get_files /home/badger/work/Capstone/ip_repo/L5_trk_correlator_axis/L5_trk_correlator_axis.srcs/sources_1/ip/sample_counter_4/sample_counter_4.xci]
generate_target all [get_files  /home/badger/work/Capstone/ip_repo/L5_trk_correlator_axis/L5_trk_correlator_axis.srcs/sources_1/ip/sample_counter_4/sample_counter_4.xci]
catch { config_ip_cache -export [get_ips -all sample_counter_4] }
export_ip_user_files -of_objects [get_files /home/badger/work/Capstone/ip_repo/L5_trk_correlator_axis/L5_trk_correlator_axis.srcs/sources_1/ip/sample_counter_4/sample_counter_4.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/badger/work/Capstone/ip_repo/L5_trk_correlator_axis/L5_trk_correlator_axis.srcs/sources_1/ip/sample_counter_4/sample_counter_4.xci]
launch_runs -jobs 12 sample_counter_4_synth_1
export_simulation -of_objects [get_files /home/badger/work/Capstone/ip_repo/L5_trk_correlator_axis/L5_trk_correlator_axis.srcs/sources_1/ip/sample_counter_4/sample_counter_4.xci] -directory /home/badger/work/Capstone/ip_repo/L5_trk_correlator_axis/L5_trk_correlator_axis.ip_user_files/sim_scripts -ip_user_files_dir /home/badger/work/Capstone/ip_repo/L5_trk_correlator_axis/L5_trk_correlator_axis.ip_user_files -ipstatic_source_dir /home/badger/work/Capstone/ip_repo/L5_trk_correlator_axis/L5_trk_correlator_axis.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/badger/work/Capstone/ip_repo/L5_trk_correlator_axis/L5_trk_correlator_axis.cache/compile_simlib/modelsim} {questa=/home/badger/work/Capstone/ip_repo/L5_trk_correlator_axis/L5_trk_correlator_axis.cache/compile_simlib/questa} {ies=/home/badger/work/Capstone/ip_repo/L5_trk_correlator_axis/L5_trk_correlator_axis.cache/compile_simlib/ies} {xcelium=/home/badger/work/Capstone/ip_repo/L5_trk_correlator_axis/L5_trk_correlator_axis.cache/compile_simlib/xcelium} {vcs=/home/badger/work/Capstone/ip_repo/L5_trk_correlator_axis/L5_trk_correlator_axis.cache/compile_simlib/vcs} {riviera=/home/badger/work/Capstone/ip_repo/L5_trk_correlator_axis/L5_trk_correlator_axis.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
ipx::package_project -root_dir /home/badger/work/Capstone/ip_repo/L5_trk_correlator_axis/L5_trk_correlator_axis.srcs/sources_1 -vendor user.org -library user -taxonomy /UserIP
ipx::associate_bus_interfaces -busif ca_code -clock axis_aclk [ipx::current_core]
ipx::associate_bus_interfaces -busif s_axis_data -clock adc_clk [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property  ip_repo_paths  {/home/badger/work/Capstone/ip_repo/L5_trk_correlator_axis/L5_trk_correlator_axis.srcs/sources_1 /home/badger/work/Capstone/ip_repo/Accum_project /home/badger/work/Capstone/ip_repo/Carrier_Wipeoff_TRK /home/badger/work/Capstone/ip_repo/L5_resampler /home/badger/work/Capstone/ip_repo/sample_counter} [current_project]
update_ip_catalog
set_property core_revision 3 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path /home/badger/work/Capstone/ip_repo/L5_trk_correlator_axis/L5_trk_correlator_axis.srcs/sources_1
close_project
update_ip_catalog -rebuild
startgroup
create_bd_cell -type ip -vlnv user.org:user:L5_correlator_trk_AXIS:1.0 L5_correlator_trk_AX_0
endgroup
set_property location {1.5 387 -1796} [get_bd_cells multicorrelator_resa_2]
startgroup
copy_bd_objs /  [get_bd_cells {l1_data16_real}]
copy_bd_objs /  [get_bd_cells {l1_data16_imag}]
set_property location {16 14627 4286} [get_bd_cells l1_data16_real1]
set_property location {16 14640 4400} [get_bd_cells l1_data16_imag1]
endgroup
set_property name l5_data16_real [get_bd_cells l1_data16_real1]
set_property name l5_data16_imag [get_bd_cells l1_data16_imag1]
connect_bd_net [get_bd_pins L5_trk_data/Dout] [get_bd_pins l5_data16_real/Din]
connect_bd_net [get_bd_pins L5_trk_data/Dout] [get_bd_pins l5_data16_imag/Din]
startgroup
copy_bd_objs /  [get_bd_cells {l1_data8_real}]
copy_bd_objs /  [get_bd_cells {l1_data8_imag}]
set_property location {17 14850 4330} [get_bd_cells l1_data8_real1]
set_property location {17 14880 4450} [get_bd_cells l1_data8_imag1]
endgroup
set_property name l5_data8_real [get_bd_cells l1_data8_real1]
set_property name l5_data8_imag [get_bd_cells l1_data8_imag1]
connect_bd_net [get_bd_pins l5_data16_real/Dout] [get_bd_pins l5_data8_real/Din]
connect_bd_net [get_bd_pins l5_data16_imag/Dout] [get_bd_pins l5_data8_imag/Din]
startgroup
copy_bd_objs /  [get_bd_cells {trk_data_concat}]
set_property location {17.5 15085 4403} [get_bd_cells trk_data_concat1]
endgroup
connect_bd_net [get_bd_pins trk_data_concat1/In0] [get_bd_pins l5_data8_real/Dout]
connect_bd_net [get_bd_pins l5_data8_imag/Dout] [get_bd_pins trk_data_concat1/In1]
set_property name trk_data_concat_l5 [get_bd_cells trk_data_concat1]
set_property name trk_data_concat_L1 [get_bd_cells trk_data_concat]
connect_bd_net [get_bd_pins trk_data_concat_l5/dout] [get_bd_pins L5_correlator_trk_AX_0/s_axis_data_tdata]
connect_bd_net [get_bd_pins L5_correlator_trk_AX_0/s_axis_data_tvalid] [get_bd_pins axis_switch_mux_0/m_axis_tvalid]
connect_bd_net [get_bd_pins L5_correlator_trk_AX_0/axis_aresetn] [get_bd_pins acquisition_0/acq_rest]
connect_bd_net [get_bd_pins L5_correlator_trk_AX_0/axis_aclk] [get_bd_pins sys_ps8/pl_clk1]
connect_bd_net [get_bd_ports core_clk_b] [get_bd_pins L5_correlator_trk_AX_0/adc_clk]
connect_bd_net [get_bd_pins L5_correlator_trk_AX_0/adc_aresetn] [get_bd_pins core_clk_b_rstgen/peripheral_aresetn]
connect_bd_net [get_bd_pins L5_correlator_trk_AX_0/acq_start] [get_bd_pins acquisition_0/start_acq]
connect_bd_net [get_bd_pins L5_correlator_trk_AX_0/acq_stop] [get_bd_pins acquisition_0/acq_stop]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:2.0 axis_data_fifo_0
endgroup
set_property name L5_data_code_fifo [get_bd_cells axis_data_fifo_0]
set_property -dict [list CONFIG.TDATA_NUM_BYTES.VALUE_SRC USER] [get_bd_cells L5_data_code_fifo]
set_property -dict [list CONFIG.TDATA_NUM_BYTES {4} CONFIG.FIFO_DEPTH {16} CONFIG.IS_ACLK_ASYNC {1} CONFIG.SYNCHRONIZATION_STAGES {2}] [get_bd_cells L5_data_code_fifo]
connect_bd_net [get_bd_pins multicorrelator_resa_2/prog_mem_valid] [get_bd_pins L5_data_code_fifo/s_axis_tvalid]
connect_bd_net [get_bd_pins L5_data_code_fifo/s_axis_aclk] [get_bd_pins sys_ps8/pl_clk0]
connect_bd_net [get_bd_pins L5_data_code_fifo/s_axis_aresetn] [get_bd_pins sys_rstgen/peripheral_aresetn]
connect_bd_net [get_bd_pins L5_data_code_fifo/s_axis_tdata] [get_bd_pins multicorrelator_resa_2/prog_mems_addr]
connect_bd_net [get_bd_pins L5_data_code_fifo/m_axis_aclk] [get_bd_pins sys_ps8/pl_clk1]
connect_bd_net [get_bd_pins L5_data_code_fifo/m_axis_tdata] [get_bd_pins L5_correlator_trk_AX_0/ca_code_tdata]
connect_bd_net [get_bd_pins L5_data_code_fifo/m_axis_tvalid] [get_bd_pins L5_correlator_trk_AX_0/ca_code_tvalid]
startgroup
copy_bd_objs /  [get_bd_cells {L5_data_code_fifo}]
set_property location {3 683 -1572} [get_bd_cells L5_data_code_fifo1]
endgroup
set_property name L5_clear_accum_fifo [get_bd_cells L5_data_code_fifo1]
set_property -dict [list CONFIG.TDATA_NUM_BYTES {0}] [get_bd_cells L5_clear_accum_fifo]
connect_bd_net [get_bd_pins L5_clear_accum_fifo/s_axis_aresetn] [get_bd_pins sys_rstgen/peripheral_aresetn]
connect_bd_net [get_bd_pins L5_clear_accum_fifo/s_axis_aclk] [get_bd_pins sys_ps8/pl_clk0]
connect_bd_net [get_bd_pins L5_clear_accum_fifo/m_axis_aclk] [get_bd_pins sys_ps8/pl_clk1]
connect_bd_net [get_bd_pins L5_clear_accum_fifo/s_axis_tvalid] [get_bd_pins multicorrelator_resa_2/clear_trk_accum]
connect_bd_net [get_bd_pins L5_clear_accum_fifo/m_axis_tvalid] [get_bd_pins L5_correlator_trk_AX_0/i_clear_accum]
startgroup
copy_bd_objs /  [get_bd_cells {L5_clear_accum_fifo}]
set_property location {3 694 -1393} [get_bd_cells L5_clear_accum_fifo1]
endgroup
set_property name L5_start_flag_valid_fifo [get_bd_cells L5_clear_accum_fifo1]
connect_bd_net [get_bd_pins L5_start_flag_valid_fifo/s_axis_tvalid] [get_bd_pins multicorrelator_resa_2/start_flag_valid]
connect_bd_net [get_bd_pins L5_start_flag_valid_fifo/s_axis_aresetn] [get_bd_pins sys_rstgen/peripheral_aresetn]
connect_bd_net [get_bd_pins L5_start_flag_valid_fifo/s_axis_aclk] [get_bd_pins sys_ps8/pl_clk0]
connect_bd_net [get_bd_pins L5_start_flag_valid_fifo/m_axis_aclk] [get_bd_pins sys_ps8/pl_clk1]
connect_bd_net [get_bd_pins L5_start_flag_valid_fifo/m_axis_tvalid] [get_bd_pins L5_correlator_trk_AX_0/start_tracking_valid]
startgroup
copy_bd_objs /  [get_bd_cells {L5_start_flag_valid_fifo}]
set_property location {3 711 -1178} [get_bd_cells L5_start_flag_valid_fifo1]
endgroup
set_property name L5_stop_tracking_valid_fifo [get_bd_cells L5_start_flag_valid_fifo1]
connect_bd_net [get_bd_pins L5_stop_tracking_valid_fifo/m_axis_aclk] [get_bd_pins sys_ps8/pl_clk1]
connect_bd_net [get_bd_pins L5_stop_tracking_valid_fifo/s_axis_aclk] [get_bd_pins sys_ps8/pl_clk0]
connect_bd_net [get_bd_pins L5_stop_tracking_valid_fifo/s_axis_aresetn] [get_bd_pins sys_rstgen/peripheral_aresetn]
connect_bd_net [get_bd_pins L5_stop_tracking_valid_fifo/s_axis_tvalid] [get_bd_pins multicorrelator_resa_2/stop_tracking_valid]
connect_bd_net [get_bd_pins L5_stop_tracking_valid_fifo/m_axis_tvalid] [get_bd_pins L5_correlator_trk_AX_0/stop_tracking_valid]
startgroup
copy_bd_objs /  [get_bd_cells {L5_stop_tracking_valid_fifo}]
set_property location {3 695 -1004} [get_bd_cells L5_stop_tracking_valid_fifo1]
endgroup
set_property name L5_drop_samples_valid_fifo [get_bd_cells L5_stop_tracking_valid_fifo1]
connect_bd_net [get_bd_pins L5_drop_samples_valid_fifo/s_axis_tvalid] [get_bd_pins multicorrelator_resa_2/drop_samples_valid]
connect_bd_net [get_bd_pins L5_drop_samples_valid_fifo/s_axis_aresetn] [get_bd_pins sys_rstgen/peripheral_aresetn]
connect_bd_net [get_bd_pins L5_drop_samples_valid_fifo/s_axis_aclk] [get_bd_pins sys_ps8/pl_clk0]
connect_bd_net [get_bd_pins L5_drop_samples_valid_fifo/m_axis_aclk] [get_bd_pins sys_ps8/pl_clk1]
connect_bd_net [get_bd_pins L5_drop_samples_valid_fifo/m_axis_tvalid] [get_bd_pins L5_correlator_trk_AX_0/drop_samples_valid]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_1
endgroup
set_property -dict [list CONFIG.IN2_WIDTH.VALUE_SRC USER CONFIG.IN0_WIDTH.VALUE_SRC USER CONFIG.IN1_WIDTH.VALUE_SRC USER] [get_bd_cells xlconcat_1]
set_property -dict [list CONFIG.NUM_PORTS {3}] [get_bd_cells xlconcat_1]
connect_bd_net [get_bd_pins multicorrelator_resa_2/start_flag] [get_bd_pins xlconcat_1/In0]
connect_bd_net [get_bd_pins multicorrelator_resa_2/stop_tracking] [get_bd_pins xlconcat_1/In2]
connect_bd_net [get_bd_pins multicorrelator_resa_2/drop_samples] [get_bd_pins xlconcat_1/In1]
set_property name L5_flags_concat [get_bd_cells xlconcat_1]
set_property location {3 788 -1560} [get_bd_cells L5_flags_concat]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:2.0 axis_data_fifo_0
endgroup
delete_bd_objs [get_bd_cells axis_data_fifo_0]
startgroup
copy_bd_objs /  [get_bd_cells {L5_stop_tracking_valid_fifo}]
set_property location {3.5 960 -1626} [get_bd_cells L5_stop_tracking_valid_fifo1]
endgroup
set_property -dict [list CONFIG.TDATA_NUM_BYTES {1}] [get_bd_cells L5_stop_tracking_valid_fifo1]
set_property name L5_flags_fifo1 [get_bd_cells L5_stop_tracking_valid_fifo1]
set_property name L5_flags_fifo [get_bd_cells L5_flags_fifo1]
connect_bd_net [get_bd_pins L5_flags_fifo/m_axis_aclk] [get_bd_pins sys_ps8/pl_clk1]
connect_bd_net [get_bd_pins L5_flags_fifo/s_axis_aclk] [get_bd_pins sys_ps8/pl_clk0]
connect_bd_net [get_bd_pins L5_flags_fifo/s_axis_aresetn] [get_bd_pins sys_rstgen/peripheral_aresetn]
connect_bd_net [get_bd_pins L5_flags_concat/dout] [get_bd_pins L5_flags_fifo/s_axis_tdata]
connect_bd_net [get_bd_pins L5_flags_fifo/s_axis_tvalid] [get_bd_pins constant_high/dout]
set_property location {3 605 -1589} [get_bd_cells L5_flags_fifo]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_8
endgroup
set_property name l5_start_slice [get_bd_cells xlslice_8]
connect_bd_net [get_bd_pins L5_flags_fifo/m_axis_tdata] [get_bd_pins l5_start_slice/Din]
startgroup
set_property -dict [list CONFIG.DIN_WIDTH {8} CONFIG.DIN_TO {0} CONFIG.DIN_FROM {0}] [get_bd_cells l5_start_slice]
endgroup
connect_bd_net [get_bd_pins l5_start_slice/Dout] [get_bd_pins L5_correlator_trk_AX_0/i_go]
startgroup
copy_bd_objs /  [get_bd_cells {l5_start_slice}]
set_property location {4 909 -1507} [get_bd_cells l5_start_slice1]
endgroup
connect_bd_net [get_bd_pins l5_start_slice1/Din] [get_bd_pins L5_flags_fifo/m_axis_tdata]
set_property name l5_drop_samples_slice [get_bd_cells l5_start_slice1]
startgroup
set_property -dict [list CONFIG.DIN_TO {1} CONFIG.DIN_FROM {1} CONFIG.DIN_FROM {1} CONFIG.DOUT_WIDTH {1}] [get_bd_cells l5_drop_samples_slice]
endgroup
connect_bd_net [get_bd_pins l5_drop_samples_slice/Dout] [get_bd_pins L5_correlator_trk_AX_0/i_drop_samples]
startgroup
copy_bd_objs /  [get_bd_cells {l5_drop_samples_slice}]
set_property location {4 908 -1434} [get_bd_cells l5_drop_samples_slice1]
endgroup
connect_bd_net [get_bd_pins l5_drop_samples_slice1/Din] [get_bd_pins L5_flags_fifo/m_axis_tdata]
set_property name l5_stop_slice [get_bd_cells l5_drop_samples_slice1]
startgroup
set_property -dict [list CONFIG.DIN_TO {2} CONFIG.DIN_FROM {2} CONFIG.DIN_FROM {2} CONFIG.DOUT_WIDTH {1}] [get_bd_cells l5_stop_slice]
endgroup
connect_bd_net [get_bd_pins l5_stop_slice/Dout] [get_bd_pins L5_correlator_trk_AX_0/i_stop_tracking]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_1
endgroup
set_property -dict [list CONFIG.IN0_WIDTH.VALUE_SRC USER CONFIG.IN1_WIDTH.VALUE_SRC USER CONFIG.IN2_WIDTH.VALUE_SRC USER CONFIG.IN3_WIDTH.VALUE_SRC USER CONFIG.IN4_WIDTH.VALUE_SRC USER CONFIG.IN5_WIDTH.VALUE_SRC USER CONFIG.IN6_WIDTH.VALUE_SRC USER CONFIG.IN7_WIDTH.VALUE_SRC USER CONFIG.IN8_WIDTH.VALUE_SRC USER CONFIG.IN9_WIDTH.VALUE_SRC USER CONFIG.IN10_WIDTH.VALUE_SRC USER CONFIG.IN11_WIDTH.VALUE_SRC USER CONFIG.IN12_WIDTH.VALUE_SRC USER CONFIG.IN13_WIDTH.VALUE_SRC USER CONFIG.IN14_WIDTH.VALUE_SRC USER CONFIG.IN15_WIDTH.VALUE_SRC USER] [get_bd_cells xlconcat_1]
set_property -dict [list CONFIG.NUM_PORTS {16} CONFIG.IN0_WIDTH {32} CONFIG.IN1_WIDTH {32} CONFIG.IN2_WIDTH {32} CONFIG.IN3_WIDTH {32} CONFIG.IN4_WIDTH {32} CONFIG.IN5_WIDTH {32} CONFIG.IN6_WIDTH {32} CONFIG.IN7_WIDTH {32} CONFIG.IN8_WIDTH {32} CONFIG.IN9_WIDTH {32} CONFIG.IN10_WIDTH {32} CONFIG.IN11_WIDTH {32} CONFIG.IN12_WIDTH {32} CONFIG.IN13_WIDTH {32} CONFIG.IN14_WIDTH {32} CONFIG.IN15_WIDTH {64}] [get_bd_cells xlconcat_1]
set_property name L5_cfg_concat [get_bd_cells xlconcat_1]
connect_bd_net [get_bd_pins multicorrelator_resa_2/codephase_step_chips_num] [get_bd_pins L5_cfg_concat/In0]
connect_bd_net [get_bd_pins multicorrelator_resa_2/init_index_E] [get_bd_pins L5_cfg_concat/In1]
connect_bd_net [get_bd_pins multicorrelator_resa_2/init_index_P] [get_bd_pins L5_cfg_concat/In2]
connect_bd_net [get_bd_pins multicorrelator_resa_2/init_index_L] [get_bd_pins L5_cfg_concat/In3]
connect_bd_net [get_bd_pins multicorrelator_resa_2/init_index_pilot] [get_bd_pins L5_cfg_concat/In4]
connect_bd_net [get_bd_pins multicorrelator_resa_2/init_interp_counter_E] [get_bd_pins L5_cfg_concat/In5]
connect_bd_net [get_bd_pins multicorrelator_resa_2/init_interp_counter_P] [get_bd_pins L5_cfg_concat/In6]
connect_bd_net [get_bd_pins multicorrelator_resa_2/init_interp_counter_L] [get_bd_pins L5_cfg_concat/In7]
connect_bd_net [get_bd_pins multicorrelator_resa_2/init_interp_counter_pilot] [get_bd_pins L5_cfg_concat/In8]
connect_bd_net [get_bd_pins multicorrelator_resa_2/nsamples_minus_1] [get_bd_pins L5_cfg_concat/In9]
connect_bd_net [get_bd_pins multicorrelator_resa_2/codelength_minus_1] [get_bd_pins L5_cfg_concat/In10]
connect_bd_net [get_bd_pins multicorrelator_resa_2/rem_carr_phase_rad] [get_bd_pins L5_cfg_concat/In11]
connect_bd_net [get_bd_pins multicorrelator_resa_2/phase_step_rad] [get_bd_pins L5_cfg_concat/In12]
connect_bd_net [get_bd_pins multicorrelator_resa_2/codephase_step_chips_rate] [get_bd_pins L5_cfg_concat/In13]
connect_bd_net [get_bd_pins multicorrelator_resa_2/phase_step_rate] [get_bd_pins L5_cfg_concat/In14]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_1
endgroup
connect_bd_net [get_bd_pins multicorrelator_resa_2/init_counter_lsw] [get_bd_pins xlconcat_1/In0]
connect_bd_net [get_bd_pins multicorrelator_resa_2/init_counter_msw] [get_bd_pins xlconcat_1/In1]
connect_bd_net [get_bd_pins xlconcat_1/dout] [get_bd_pins L5_cfg_concat/In15]
startgroup
set_property -dict [list CONFIG.IN0_WIDTH.VALUE_SRC USER CONFIG.IN1_WIDTH.VALUE_SRC USER] [get_bd_cells xlconcat_1]
set_property -dict [list CONFIG.IN0_WIDTH {32} CONFIG.IN1_WIDTH {32}] [get_bd_cells xlconcat_1]
endgroup
set_property name L5_init_sample_count [get_bd_cells xlconcat_1]
set_property location {3 821 -2551} [get_bd_cells L5_cfg_concat]
startgroup
copy_bd_objs /  [get_bd_cells {L5_data_code_fifo}]
set_property location {3.5 1011 -2512} [get_bd_cells L5_data_code_fifo1]
endgroup
set_property name L5_cfg_data_fifo [get_bd_cells L5_data_code_fifo1]
set_property -dict [list CONFIG.TDATA_NUM_BYTES {64}] [get_bd_cells L5_cfg_data_fifo]
set_property -dict [list CONFIG.TDATA_NUM_BYTES {68}] [get_bd_cells L5_cfg_data_fifo]
connect_bd_net [get_bd_pins L5_cfg_concat/dout] [get_bd_pins L5_cfg_data_fifo/s_axis_tdata]
connect_bd_net [get_bd_pins L5_cfg_data_fifo/s_axis_tvalid] [get_bd_pins constant_high/dout]
connect_bd_net [get_bd_pins L5_cfg_data_fifo/s_axis_aresetn] [get_bd_pins sys_rstgen/peripheral_aresetn]
connect_bd_net [get_bd_pins L5_cfg_data_fifo/s_axis_aclk] [get_bd_pins sys_ps8/pl_clk0]
connect_bd_net [get_bd_pins L5_cfg_data_fifo/m_axis_aclk] [get_bd_pins sys_ps8/pl_clk1]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_8
endgroup
set_property -dict [list CONFIG.DIN_FROM {031} CONFIG.DIN_WIDTH {544} CONFIG.DIN_TO {0} CONFIG.DOUT_WIDTH {32}] [get_bd_cells xlslice_8]
set_property name L5_codephase_step_slice [get_bd_cells xlslice_8]
connect_bd_net [get_bd_pins L5_cfg_data_fifo/m_axis_tdata] [get_bd_pins L5_codephase_step_slice/Din]
set_property location {6 1838 -2476} [get_bd_cells L5_correlator_trk_AX_0]
connect_bd_net [get_bd_pins L5_codephase_step_slice/Dout] [get_bd_pins L5_correlator_trk_AX_0/code_phase_step_chips]
startgroup
copy_bd_objs /  [get_bd_cells {L5_codephase_step_slice}]
set_property location {5 1293 -2441} [get_bd_cells L5_codephase_step_slice1]
endgroup
connect_bd_net [get_bd_pins L5_codephase_step_slice1/Din] [get_bd_pins L5_cfg_data_fifo/m_axis_tdata]
set_property name L5_init_index_E [get_bd_cells L5_codephase_step_slice1]
set_property name L5_init_index_E_slice [get_bd_cells L5_init_index_E]
startgroup
set_property -dict [list CONFIG.DIN_TO {032} CONFIG.DIN_FROM {63} CONFIG.DIN_FROM {63} CONFIG.DOUT_WIDTH {32}] [get_bd_cells L5_init_index_E_slice]
endgroup
connect_bd_net [get_bd_pins L5_init_index_E_slice/Dout] [get_bd_pins L5_correlator_trk_AX_0/initial_index_E]
startgroup
copy_bd_objs /  [get_bd_cells {L5_init_index_E_slice}]
set_property location {5 1294 -2327} [get_bd_cells L5_init_index_E_slice1]
endgroup
connect_bd_net [get_bd_pins L5_init_index_E_slice1/Din] [get_bd_pins L5_cfg_data_fifo/m_axis_tdata]
set_property name L5_init_index_P_slice [get_bd_cells L5_init_index_E_slice1]
connect_bd_net [get_bd_pins L5_init_index_P_slice/Dout] [get_bd_pins L5_correlator_trk_AX_0/initial_index_P]
startgroup
set_property -dict [list CONFIG.DIN_TO {64} CONFIG.DIN_FROM {95} CONFIG.DIN_FROM {95} CONFIG.DOUT_WIDTH {32}] [get_bd_cells L5_init_index_P_slice]
endgroup
startgroup
copy_bd_objs /  [get_bd_cells {L5_init_index_P_slice}]
set_property location {5 1299 -2255} [get_bd_cells L5_init_index_P_slice1]
endgroup
connect_bd_net [get_bd_pins L5_init_index_P_slice1/Din] [get_bd_pins L5_cfg_data_fifo/m_axis_tdata]
set_property name L5_init_index_L_slice [get_bd_cells L5_init_index_P_slice1]
connect_bd_net [get_bd_pins L5_init_index_L_slice/Dout] [get_bd_pins L5_correlator_trk_AX_0/initial_index_L]
startgroup
set_property -dict [list CONFIG.DIN_TO {96} CONFIG.DIN_FROM {127} CONFIG.DOUT_WIDTH {32}] [get_bd_cells L5_init_index_L_slice]
endgroup
startgroup
copy_bd_objs /  [get_bd_cells {L5_init_index_L_slice}]
set_property location {5 1294 -2162} [get_bd_cells L5_init_index_L_slice1]
endgroup
set_property name L5_init_index_Pilot_slice [get_bd_cells L5_init_index_L_slice1]
connect_bd_net [get_bd_pins L5_init_index_Pilot_slice/Din] [get_bd_pins L5_cfg_data_fifo/m_axis_tdata]
startgroup
set_property -dict [list CONFIG.DIN_TO {128} CONFIG.DIN_FROM {159} CONFIG.DOUT_WIDTH {32}] [get_bd_cells L5_init_index_Pilot_slice]
endgroup
connect_bd_net [get_bd_pins L5_init_index_Pilot_slice/Dout] [get_bd_pins L5_correlator_trk_AX_0/initial_index_Pilot]
startgroup
copy_bd_objs /  [get_bd_cells {L5_init_index_Pilot_slice}]
set_property location {5 1297 -2065} [get_bd_cells L5_init_index_Pilot_slice1]
endgroup
connect_bd_net [get_bd_pins L5_init_index_Pilot_slice1/Din] [get_bd_pins L5_cfg_data_fifo/m_axis_tdata]
set_property name L5_init_interp_E_slice [get_bd_cells L5_init_index_Pilot_slice1]
startgroup
set_property -dict [list CONFIG.DIN_TO {160} CONFIG.DIN_FROM {191} CONFIG.DOUT_WIDTH {32}] [get_bd_cells L5_init_interp_E_slice]
endgroup
connect_bd_net [get_bd_pins L5_init_interp_E_slice/Dout] [get_bd_pins L5_correlator_trk_AX_0/initial_interp_counter_E]
startgroup
copy_bd_objs /  [get_bd_cells {L5_init_interp_E_slice}]
set_property location {5 1282 -1982} [get_bd_cells L5_init_interp_E_slice1]
endgroup
connect_bd_net [get_bd_pins L5_init_interp_E_slice1/Din] [get_bd_pins L5_cfg_data_fifo/m_axis_tdata]
startgroup
set_property -dict [list CONFIG.DIN_TO {192} CONFIG.DIN_FROM {223} CONFIG.DOUT_WIDTH {32}] [get_bd_cells L5_init_interp_E_slice1]
endgroup
connect_bd_net [get_bd_pins L5_init_interp_E_slice1/Dout] [get_bd_pins L5_correlator_trk_AX_0/initial_interp_counter_P]
set_property name L5_init_interp_P_slice [get_bd_cells L5_init_interp_E_slice1]
startgroup
copy_bd_objs /  [get_bd_cells {L5_init_interp_P_slice}]
set_property location {5 1285 -1889} [get_bd_cells L5_init_interp_P_slice1]
endgroup
connect_bd_net [get_bd_pins L5_init_interp_P_slice1/Din] [get_bd_pins L5_cfg_data_fifo/m_axis_tdata]
set_property name L5_init_interp_L_slice [get_bd_cells L5_init_interp_P_slice1]
startgroup
set_property -dict [list CONFIG.DIN_TO {224} CONFIG.DIN_FROM {255} CONFIG.DOUT_WIDTH {32}] [get_bd_cells L5_init_interp_L_slice]
endgroup
connect_bd_net [get_bd_pins L5_init_interp_L_slice/Dout] [get_bd_pins L5_correlator_trk_AX_0/initial_interp_counter_L]
startgroup
copy_bd_objs /  [get_bd_cells {L5_init_interp_L_slice}]
set_property location {5 1289 -1800} [get_bd_cells L5_init_interp_L_slice1]
endgroup
connect_bd_net [get_bd_pins L5_init_interp_L_slice1/Din] [get_bd_pins L5_cfg_data_fifo/m_axis_tdata]
set_property name L5_init_interp_Pilot_slice [get_bd_cells L5_init_interp_L_slice1]
startgroup
set_property -dict [list CONFIG.DIN_TO {256} CONFIG.DIN_FROM {287} CONFIG.DOUT_WIDTH {32}] [get_bd_cells L5_init_interp_Pilot_slice]
endgroup
connect_bd_net [get_bd_pins L5_init_interp_Pilot_slice/Dout] [get_bd_pins L5_correlator_trk_AX_0/initial_interp_counter_Pilot]
startgroup
copy_bd_objs /  [get_bd_cells {L5_init_interp_Pilot_slice}]
set_property location {5 1290 -1722} [get_bd_cells L5_init_interp_Pilot_slice1]
endgroup
connect_bd_net [get_bd_pins L5_init_interp_Pilot_slice1/Din] [get_bd_pins L5_cfg_data_fifo/m_axis_tdata]
set_property name L5_nsamples_m1_slice [get_bd_cells L5_init_interp_Pilot_slice1]
connect_bd_net [get_bd_pins L5_nsamples_m1_slice/Dout] [get_bd_pins L5_correlator_trk_AX_0/i_correlator_length_samples]
startgroup
set_property -dict [list CONFIG.DIN_TO {288} CONFIG.DIN_FROM {319} CONFIG.DOUT_WIDTH {32}] [get_bd_cells L5_nsamples_m1_slice]
endgroup
set_property location {5 1307 -1652} [get_bd_cells L5_nsamples_m1_slice]
set_property location {5 1294 -1720} [get_bd_cells L5_nsamples_m1_slice]
startgroup
copy_bd_objs /  [get_bd_cells {L5_nsamples_m1_slice}]
set_property location {5 1297 -1661} [get_bd_cells L5_nsamples_m1_slice1]
endgroup
connect_bd_net [get_bd_pins L5_nsamples_m1_slice1/Din] [get_bd_pins L5_cfg_data_fifo/m_axis_tdata]
set_property name L5_codelength_m1_slice [get_bd_cells L5_nsamples_m1_slice1]
startgroup
set_property -dict [list CONFIG.DIN_TO {320} CONFIG.DIN_FROM {351} CONFIG.DOUT_WIDTH {32}] [get_bd_cells L5_codelength_m1_slice]
endgroup
startgroup
copy_bd_objs /  [get_bd_cells {L5_codelength_m1_slice}]
set_property location {5 1283 -1592} [get_bd_cells L5_codelength_m1_slice1]
endgroup
connect_bd_net [get_bd_pins L5_codelength_m1_slice1/Din] [get_bd_pins L5_cfg_data_fifo/m_axis_tdata]
set_property name L5_rem_carr_phase_slice [get_bd_cells L5_codelength_m1_slice1]
startgroup
set_property -dict [list CONFIG.DIN_TO {352} CONFIG.DIN_FROM {383} CONFIG.DOUT_WIDTH {32}] [get_bd_cells L5_rem_carr_phase_slice]
endgroup
connect_bd_net [get_bd_pins L5_rem_carr_phase_slice/Dout] [get_bd_pins L5_correlator_trk_AX_0/rem_carr_phase_rad]
startgroup
copy_bd_objs /  [get_bd_cells {L5_rem_carr_phase_slice}]
set_property location {5 1287 -1523} [get_bd_cells L5_rem_carr_phase_slice1]
endgroup
connect_bd_net [get_bd_pins L5_rem_carr_phase_slice1/Din] [get_bd_pins L5_cfg_data_fifo/m_axis_tdata]
set_property name L5_rphase_step_slice [get_bd_cells L5_rem_carr_phase_slice1]
set_property name L5_phase_step_slice [get_bd_cells L5_rphase_step_slice]
startgroup
set_property -dict [list CONFIG.DIN_TO {384} CONFIG.DIN_FROM {415} CONFIG.DOUT_WIDTH {32}] [get_bd_cells L5_phase_step_slice]
endgroup
connect_bd_net [get_bd_pins L5_phase_step_slice/Dout] [get_bd_pins L5_correlator_trk_AX_0/phase_step_rad]
startgroup
copy_bd_objs /  [get_bd_cells {L5_phase_step_slice}]
set_property location {5 1291 -1447} [get_bd_cells L5_phase_step_slice1]
endgroup
connect_bd_net [get_bd_pins L5_phase_step_slice1/Din] [get_bd_pins L5_cfg_data_fifo/m_axis_tdata]
set_property name L5_codephase_rate_slice [get_bd_cells L5_phase_step_slice1]
connect_bd_net [get_bd_pins L5_codephase_rate_slice/Dout] [get_bd_pins L5_correlator_trk_AX_0/code_phase_rate]
startgroup
set_property -dict [list CONFIG.DIN_TO {416} CONFIG.DIN_FROM {447} CONFIG.DOUT_WIDTH {32}] [get_bd_cells L5_codephase_rate_slice]
endgroup
startgroup
copy_bd_objs /  [get_bd_cells {L5_codephase_rate_slice}]
set_property location {5 1285 -1383} [get_bd_cells L5_codephase_rate_slice1]
endgroup
connect_bd_net [get_bd_pins L5_codephase_rate_slice1/Din] [get_bd_pins L5_cfg_data_fifo/m_axis_tdata]
set_property name L5_phase_rate_slice [get_bd_cells L5_codephase_rate_slice1]
connect_bd_net [get_bd_pins L5_phase_rate_slice/Dout] [get_bd_pins L5_correlator_trk_AX_0/phase_step_rate_rad]
startgroup
set_property -dict [list CONFIG.DIN_TO {448} CONFIG.DIN_FROM {479} CONFIG.DOUT_WIDTH {32}] [get_bd_cells L5_phase_rate_slice]
endgroup
startgroup
copy_bd_objs /  [get_bd_cells {L5_phase_rate_slice}]
set_property location {5 1292 -1328} [get_bd_cells L5_phase_rate_slice1]
endgroup
connect_bd_net [get_bd_pins L5_phase_rate_slice1/Din] [get_bd_pins L5_cfg_data_fifo/m_axis_tdata]
set_property name L5_init_sample_count_slice [get_bd_cells L5_phase_rate_slice1]
startgroup
set_property -dict [list CONFIG.DIN_TO {480} CONFIG.DIN_FROM {543} CONFIG.DOUT_WIDTH {64}] [get_bd_cells L5_init_sample_count_slice]
endgroup
connect_bd_net [get_bd_pins L5_init_sample_count_slice/Dout] [get_bd_pins L5_correlator_trk_AX_0/i_acq_delay_samples]
save_bd_design
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_1
endgroup
set_property -dict [list CONFIG.IN2_WIDTH.VALUE_SRC USER CONFIG.IN3_WIDTH.VALUE_SRC USER CONFIG.IN4_WIDTH.VALUE_SRC USER CONFIG.IN5_WIDTH.VALUE_SRC USER CONFIG.IN6_WIDTH.VALUE_SRC USER CONFIG.IN7_WIDTH.VALUE_SRC USER CONFIG.IN0_WIDTH.VALUE_SRC USER CONFIG.IN1_WIDTH.VALUE_SRC USER] [get_bd_cells xlconcat_1]
set_property -dict [list CONFIG.NUM_PORTS {8} CONFIG.IN0_WIDTH {32} CONFIG.IN1_WIDTH {32} CONFIG.IN2_WIDTH {32} CONFIG.IN3_WIDTH {32} CONFIG.IN4_WIDTH {32} CONFIG.IN5_WIDTH {32} CONFIG.IN6_WIDTH {32} CONFIG.IN7_WIDTH {32}] [get_bd_cells xlconcat_1]
connect_bd_net [get_bd_pins L5_correlator_trk_AX_0/o_iE] [get_bd_pins xlconcat_1/In0]
connect_bd_net [get_bd_pins L5_correlator_trk_AX_0/o_qE] [get_bd_pins xlconcat_1/In1]
connect_bd_net [get_bd_pins L5_correlator_trk_AX_0/o_iP] [get_bd_pins xlconcat_1/In2]
connect_bd_net [get_bd_pins L5_correlator_trk_AX_0/o_qP] [get_bd_pins xlconcat_1/In3]
connect_bd_net [get_bd_pins L5_correlator_trk_AX_0/o_iL] [get_bd_pins xlconcat_1/In4]
connect_bd_net [get_bd_pins L5_correlator_trk_AX_0/o_qL] [get_bd_pins xlconcat_1/In5]
connect_bd_net [get_bd_pins L5_correlator_trk_AX_0/o_iPilot] [get_bd_pins xlconcat_1/In6]
connect_bd_net [get_bd_pins L5_correlator_trk_AX_0/o_qPilot] [get_bd_pins xlconcat_1/In7]
set_property name L5_results_concat [get_bd_cells xlconcat_1]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:2.0 axis_data_fifo_0
endgroup
set_property -dict [list CONFIG.TDATA_NUM_BYTES.VALUE_SRC USER] [get_bd_cells axis_data_fifo_0]
set_property -dict [list CONFIG.TDATA_NUM_BYTES {32} CONFIG.FIFO_DEPTH {16} CONFIG.IS_ACLK_ASYNC {1} CONFIG.SYNCHRONIZATION_STAGES {2}] [get_bd_cells axis_data_fifo_0]
connect_bd_net [get_bd_pins L5_results_concat/dout] [get_bd_pins axis_data_fifo_0/s_axis_tdata]
connect_bd_net [get_bd_pins L5_correlator_trk_AX_0/o_ready] [get_bd_pins axis_data_fifo_0/s_axis_tvalid]
connect_bd_net [get_bd_pins axis_data_fifo_0/s_axis_aresetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
connect_bd_net [get_bd_pins axis_data_fifo_0/s_axis_aclk] [get_bd_pins sys_ps8/pl_clk1]
connect_bd_net [get_bd_pins axis_data_fifo_0/m_axis_aclk] [get_bd_pins sys_ps8/pl_clk0]
set_property name L5_results_fifo [get_bd_cells axis_data_fifo_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_8
endgroup
set_property -dict [list CONFIG.DIN_FROM {031} CONFIG.DIN_WIDTH {256} CONFIG.DIN_TO {0} CONFIG.DOUT_WIDTH {32}] [get_bd_cells xlslice_8]
set_property name L5_o_iE_slice [get_bd_cells xlslice_8]
connect_bd_net [get_bd_pins L5_o_iE_slice/Din] [get_bd_pins L5_results_fifo/m_axis_tdata]
connect_bd_net [get_bd_pins L5_o_iE_slice/Dout] [get_bd_pins multicorrelator_resa_2/i_iE]
connect_bd_net [get_bd_pins L5_results_fifo/m_axis_tvalid] [get_bd_pins multicorrelator_resa_2/i_results_ready]
startgroup
copy_bd_objs /  [get_bd_cells {L5_o_iE_slice}]
set_property location {9 2820 -2441} [get_bd_cells L5_o_iE_slice1]
endgroup
connect_bd_net [get_bd_pins L5_o_iE_slice1/Din] [get_bd_pins L5_results_fifo/m_axis_tdata]
startgroup
set_property -dict [list CONFIG.DIN_TO {032} CONFIG.DIN_FROM {63} CONFIG.DIN_FROM {63} CONFIG.DOUT_WIDTH {32}] [get_bd_cells L5_o_iE_slice1]
endgroup
set_property name L5_o_qE_slice [get_bd_cells L5_o_iE_slice1]
connect_bd_net [get_bd_pins L5_o_qE_slice/Dout] [get_bd_pins multicorrelator_resa_2/i_qE]
startgroup
copy_bd_objs /  [get_bd_cells {L5_o_qE_slice}]
set_property location {9 2828 -2368} [get_bd_cells L5_o_qE_slice1]
endgroup
connect_bd_net [get_bd_pins L5_o_qE_slice1/Din] [get_bd_pins L5_results_fifo/m_axis_tdata]
set_property name L5_o_iP_slice [get_bd_cells L5_o_qE_slice1]
startgroup
set_property -dict [list CONFIG.DIN_TO {64} CONFIG.DIN_FROM {95} CONFIG.DOUT_WIDTH {32}] [get_bd_cells L5_o_iP_slice]
endgroup
connect_bd_net [get_bd_pins L5_o_iP_slice/Dout] [get_bd_pins multicorrelator_resa_2/i_iP]
startgroup
copy_bd_objs /  [get_bd_cells {L5_o_iP_slice}]
set_property location {9 2813 -2294} [get_bd_cells L5_o_iP_slice1]
endgroup
connect_bd_net [get_bd_pins L5_o_iP_slice1/Din] [get_bd_pins L5_results_fifo/m_axis_tdata]
set_property name L5_o_qP_slice [get_bd_cells L5_o_iP_slice1]
startgroup
set_property -dict [list CONFIG.DIN_TO {96} CONFIG.DIN_FROM {127} CONFIG.DIN_FROM {127} CONFIG.DOUT_WIDTH {32}] [get_bd_cells L5_o_qP_slice]
endgroup
connect_bd_net [get_bd_pins L5_o_qP_slice/Dout] [get_bd_pins multicorrelator_resa_2/i_qP]
startgroup
copy_bd_objs /  [get_bd_cells {L5_o_qP_slice}]
set_property location {9 2820 -2186} [get_bd_cells L5_o_qP_slice1]
endgroup
connect_bd_net [get_bd_pins L5_o_qP_slice1/Din] [get_bd_pins L5_results_fifo/m_axis_tdata]
set_property name L5_o_iL_slice [get_bd_cells L5_o_qP_slice1]
startgroup
set_property -dict [list CONFIG.DIN_TO {128} CONFIG.DIN_FROM {159} CONFIG.DOUT_WIDTH {32}] [get_bd_cells L5_o_iL_slice]
endgroup
connect_bd_net [get_bd_pins L5_o_iL_slice/Dout] [get_bd_pins multicorrelator_resa_2/i_iL]
startgroup
copy_bd_objs /  [get_bd_cells {L5_o_iL_slice}]
set_property location {9 2823 -2104} [get_bd_cells L5_o_iL_slice1]
endgroup
connect_bd_net [get_bd_pins L5_o_iL_slice1/Din] [get_bd_pins L5_results_fifo/m_axis_tdata]
set_property name L5_o_qL_slice [get_bd_cells L5_o_iL_slice1]
startgroup
set_property -dict [list CONFIG.DIN_TO {160} CONFIG.DIN_FROM {191} CONFIG.DOUT_WIDTH {32}] [get_bd_cells L5_o_qL_slice]
endgroup
connect_bd_net [get_bd_pins L5_o_qL_slice/Dout] [get_bd_pins multicorrelator_resa_2/i_qL]
startgroup
copy_bd_objs /  [get_bd_cells {L5_o_qL_slice}]
set_property location {9 2819 -2019} [get_bd_cells L5_o_qL_slice1]
endgroup
connect_bd_net [get_bd_pins L5_o_qL_slice1/Din] [get_bd_pins L5_results_fifo/m_axis_tdata]
set_property name L5_o_iPilot_slice [get_bd_cells L5_o_qL_slice1]
startgroup
set_property -dict [list CONFIG.DIN_TO {192} CONFIG.DIN_FROM {223} CONFIG.DOUT_WIDTH {32}] [get_bd_cells L5_o_iPilot_slice]
endgroup
connect_bd_net [get_bd_pins L5_o_iPilot_slice/Dout] [get_bd_pins multicorrelator_resa_2/i_iPilot]
startgroup
copy_bd_objs /  [get_bd_cells {L5_o_iPilot_slice}]
set_property location {9 2819 -1917} [get_bd_cells L5_o_iPilot_slice1]
endgroup
connect_bd_net [get_bd_pins L5_o_iPilot_slice1/Din] [get_bd_pins L5_results_fifo/m_axis_tdata]
set_property name L5_o_qPilot_slice [get_bd_cells L5_o_iPilot_slice1]
startgroup
set_property -dict [list CONFIG.DIN_TO {224} CONFIG.DIN_FROM {255} CONFIG.DOUT_WIDTH {32}] [get_bd_cells L5_o_qPilot_slice]
endgroup
connect_bd_net [get_bd_pins L5_o_qPilot_slice/Dout] [get_bd_pins multicorrelator_resa_2/i_qPilot]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:2.0 axis_data_fifo_0
endgroup
delete_bd_objs [get_bd_cells axis_data_fifo_0]
startgroup
copy_bd_objs /  [get_bd_cells {L5_results_fifo}]
set_property location {8 2425 -2232} [get_bd_cells L5_results_fifo1]
endgroup
set_property name L5_sample_count_fifo [get_bd_cells L5_results_fifo1]
set_property -dict [list CONFIG.TDATA_NUM_BYTES {8}] [get_bd_cells L5_sample_count_fifo]
connect_bd_net [get_bd_pins L5_sample_count_fifo/m_axis_aclk] [get_bd_pins sys_ps8/pl_clk0]
connect_bd_net [get_bd_pins L5_sample_count_fifo/s_axis_aclk] [get_bd_pins sys_ps8/pl_clk1]
connect_bd_net [get_bd_pins L5_sample_count_fifo/s_axis_aresetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
connect_bd_net [get_bd_pins L5_sample_count_fifo/s_axis_tdata] [get_bd_pins L5_correlator_trk_AX_0/o_data_count]
connect_bd_net [get_bd_pins L5_correlator_trk_AX_0/o_sample_count_vld] [get_bd_pins L5_sample_count_fifo/s_axis_tvalid]
set_property location {7 2010 -2191} [get_bd_cells L5_sample_count_fifo]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_8
endgroup
connect_bd_net [get_bd_pins xlslice_8/Din] [get_bd_pins L5_sample_count_fifo/m_axis_tdata]
startgroup
set_property -dict [list CONFIG.DIN_FROM {031} CONFIG.DIN_WIDTH {64} CONFIG.DIN_TO {0} CONFIG.DOUT_WIDTH {32}] [get_bd_cells xlslice_8]
endgroup
set_property name L5_sample_count_lsw [get_bd_cells xlslice_8]
startgroup
copy_bd_objs /  [get_bd_cells {L5_sample_count_lsw}]
set_property location {8 2257 -2125} [get_bd_cells L5_sample_count_lsw1]
endgroup
connect_bd_net [get_bd_pins L5_sample_count_lsw1/Din] [get_bd_pins L5_sample_count_fifo/m_axis_tdata]
set_property name L5_sample_count_msw [get_bd_cells L5_sample_count_lsw1]
startgroup
set_property -dict [list CONFIG.DIN_TO {032} CONFIG.DIN_FROM {63} CONFIG.DIN_FROM {63} CONFIG.DOUT_WIDTH {32}] [get_bd_cells L5_sample_count_msw]
endgroup
connect_bd_net [get_bd_pins L5_sample_count_msw/Dout] [get_bd_pins multicorrelator_resa_2/i_sample_counter_msw]
connect_bd_net [get_bd_pins multicorrelator_resa_2/i_sample_counter_lsw] [get_bd_pins L5_sample_count_lsw/Dout]
reset_target all [get_files  /home/badger/work/Capstone/hdl/projects/adrv9009zu11eg/adrv2crr_fmc/adrv9009zu11eg.srcs/sources_1/bd/system/system.bd]
export_ip_user_files -of_objects  [get_files  /home/badger/work/Capstone/hdl/projects/adrv9009zu11eg/adrv2crr_fmc/adrv9009zu11eg.srcs/sources_1/bd/system/system.bd] -sync -no_script -force -quiet
generate_target all [get_files  /home/badger/work/Capstone/hdl/projects/adrv9009zu11eg/adrv2crr_fmc/adrv9009zu11eg.srcs/sources_1/bd/system/system.bd]
