Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Mar 21 16:20:09 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file TOP_UART_WATCH_control_sets_placed.rpt
| Design       : TOP_UART_WATCH
| Device       : xc7a35t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    30 |
|    Minimum number of control sets                        |    30 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   114 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    30 |
| >= 0 to < 4        |    10 |
| >= 4 to < 6        |     8 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |             125 |           46 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             105 |           42 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------+-----------------------------------------------------------------------+------------------+------------------+----------------+--------------+
|                         Clock Signal                        |                             Enable Signal                             | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------------------+-----------------------------------------------------------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG                                              | U_UART/U_UART/U_Rx/data_next[0]                                       | reset_IBUF       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                              | U_UART/U_UART/U_Rx/data_next[4]                                       | reset_IBUF       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                              | U_UART/U_UART/U_Rx/data_next[7]                                       | reset_IBUF       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                              | U_UART/U_UART/U_Rx/data_next[1]                                       | reset_IBUF       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                              | U_UART/U_UART/U_Rx/data_next[3]                                       | reset_IBUF       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                              | U_UART/U_UART/U_Rx/data_next[6]                                       | reset_IBUF       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                              | U_UART/U_UART/U_Rx/data_next[2]                                       | reset_IBUF       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                              | U_UART/U_UART/U_Rx/data_next[5]                                       | reset_IBUF       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                              | U_UART/U_UART/U_Tx/tx_next                                            | reset_IBUF       |                1 |              1 |         1.00 |
|  U_Watch/U_fnd_cntl/U_Clk_Divider/CLK                       |                                                                       | reset_IBUF       |                3 |              3 |         1.00 |
|  clk_IBUF_BUFG                                              | U_UART/U_Rx_Mem/U_CU/wptr_reg[3]_i_1__0_n_0                           | reset_IBUF       |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                              | U_UART/U_Tx_Mem/U_CU/wptr_reg[3]_i_1_n_0                              | reset_IBUF       |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                                              | U_UART/U_Tx_Mem/U_CU/rptr_reg[3]_i_1_n_0                              | reset_IBUF       |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                              | U_UART/U_Tx_Mem/U_CU/E[0]                                             | reset_IBUF       |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                              | U_UART/U_UART/U_Rx/data_count_next                                    | reset_IBUF       |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                                              | U_UART/U_UART/U_Tx/data_count_next                                    | reset_IBUF       |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                              | U_UART/U_UART/U_Rx/tick_count_next                                    | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG                                              | U_UART/U_UART/U_Tx/tick_count_next                                    | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG                                              | U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/r_tick_100hz_reg[0]   | reset_IBUF       |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG                                              | U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/E[0]                  | reset_IBUF       |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG                                              | U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/r_tick_100hz_reg_0[0] | reset_IBUF       |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG                                              | U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Tick_100hz/r_tick_100hz_reg_0[0] | reset_IBUF       |                3 |              7 |         2.33 |
|  U_Watch/U_Stopwatch_BD/U_BTN_Debounce_CLEAR/r_1khz_reg_n_0 |                                                                       | reset_IBUF       |                3 |              8 |         2.67 |
|  U_Watch/U_Stopwatch_BD/U_BTN_Debounce_RUN_STOP/r_1khz      |                                                                       | reset_IBUF       |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                                              | U_UART/U_UART/U_Tx/temp_data_next                                     | reset_IBUF       |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                                              | U_Watch/U_cmdBox/U_CU/next                                            | reset_IBUF       |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                                              | U_UART/U_Tx_Mem/U_CU/E[0]                                             |                  |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG                                              | U_UART/U_UART/U_Rx/wr0                                                |                  |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG                                              | U_Watch/U_Stopwatch/U_Stopwatch_CU/w_run_stop                         | reset_IBUF       |                6 |             21 |         3.50 |
|  clk_IBUF_BUFG                                              |                                                                       | reset_IBUF       |               37 |            106 |         2.86 |
+-------------------------------------------------------------+-----------------------------------------------------------------------+------------------+------------------+----------------+--------------+


