<?xml version="1.0" encoding="utf-8"?>
<html xmlns:MadCap="http://www.madcapsoftware.com/Schemas/MadCap.xsd">
    <head><title></title>
    </head>
<h1 id="_Content.name">Input DMA Status Register</h1>
<dl class="node-info"><dt>Absolute Address:</dt><dd id="_AbsAddr" class="address"></dd><dt>Base Offset:</dt><dd class="address">0x4</dd><dt>Size:</dt><dd class="address">0x4</dd></dl><h2>Description</h2>
<h2>Contents</h2>
<table><tr><th>Bits</th><th>Identifier</th><th>Access</th><th>Reset</th><th>Decoded</th><th>Name</th><th></th></tr>
<tr class="reserved-field"><td>[31:7]</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td></td>
<td>-</td>
<td></td>
</tr>
<tr id="read_pending"><td>[6]</td>
<td><a href="#read_pending.desc">read_pending</a></td>
<td><span>r</span></td>
<td>0x0</td>
<td></td>
<td>Input DMA Out-OF-Order Read Pending Status</td>
<td>H<a class="headerlink" href="#read_pending" title="Permalink to this row"></a></td>
</tr>
<tr id="pause_cmpl"><td>[5]</td>
<td><a href="#pause_cmpl.desc">pause_cmpl</a></td>
<td><span>r</span></td>
<td>0x0</td>
<td></td>
<td>Input DMA Pause Complete</td>
<td>H<a class="headerlink" href="#pause_cmpl" title="Permalink to this row"></a></td>
</tr>
<tr id="ll_err_code"><td>[4:3]</td>
<td><a href="#ll_err_code.desc">ll_err_code</a></td>
<td><span>r</span></td>
<td>0x0</td>
<td></td>
<td>Input DMA Link List Read Cycle Error</td>
<td>H<a class="headerlink" href="#ll_err_code" title="Permalink to this row"></a></td>
</tr>
<tr id="par_err"><td>[2]</td>
<td><a href="#par_err.desc">par_err</a></td>
<td><span>r</span></td>
<td>0x0</td>
<td></td>
<td>Input FIFO Parity Error</td>
<td>H<a class="headerlink" href="#par_err" title="Permalink to this row"></a></td>
</tr>
<tr id="rd_cycle_err"><td>[1:0]</td>
<td><a href="#rd_cycle_err.desc">rd_cycle_err</a></td>
<td><span>r</span></td>
<td>0x0</td>
<td></td>
<td>Read Cycle Access Error Code</td>
<td>H<a class="headerlink" href="#rd_cycle_err" title="Permalink to this row"></a></td>
</tr>
</table><p><label>Encoded Register Value:</label></p>
<hr/><h2>Field Descriptions</h2>
<h3 id="read_pending.desc">read_pending - Input DMA Out-OF-Order Read Pending Status<a class="headerlink" href="#read_pending.desc" title="Permalink to this headline"></a></h3>
<p>This field provides the Read Data Transfer pending status. This status is used to provide when DMA can shut down w/o affecting the AXI bus protocol.<p></p>
</p>
<h3 id="pause_cmpl.desc">pause_cmpl - Input DMA Pause Complete<a class="headerlink" href="#pause_cmpl.desc" title="Permalink to this headline"></a></h3>
<p>When this bit is set, the Input DMA is paused.<p></p>
</p>
<h3 id="ll_err_code.desc">ll_err_code - Input DMA Link List Read Cycle Error<a class="headerlink" href="#ll_err_code.desc" title="Permalink to this headline"></a></h3>
<p>This field provides the Read Link List Transfer Error on the bus.<p></p>
00 - No Error<p></p>
01 - No EX Error<p></p>
10 - Slave Error<p></p>
11 - Decode Error<p></p>
</p>
<h3 id="par_err.desc">par_err - Input FIFO Parity Error<a class="headerlink" href="#par_err.desc" title="Permalink to this headline"></a></h3>
<p>When this bit set, the Input DMA FIFO has data parity error.<p></p>
</p>
<h3 id="rd_cycle_err.desc">rd_cycle_err - Read Cycle Access Error Code<a class="headerlink" href="#rd_cycle_err.desc" title="Permalink to this headline"></a></h3>
<p>This field provides the Read Data Transfer Error on the bus.<p></p>
00 - No Error<p></p>
01 - No EX Error<p></p>
10 - Slave Error<p></p>
11 - Decode Error<p></p>
</p>

