$date
	Sun Oct 23 05:50:38 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#546844
b10 !
1"
#546846
b10 &
b10 %
1$
#546847
0"
#546850
b1 &
b1 %
1#
#546854
b0 &
0#
b0 %
0$
#1538649
b1101 !
1"
#1538650
b1101 &
b1101 %
1$
#1538651
0"
#1538654
b101000 &
b101000 %
#1538658
b10100 &
b10100 %
#1538662
b1010 &
b1010 %
#1538666
b101 &
b101 %
#1538670
b10000 &
b10000 %
#1538674
b1000 &
b1000 %
#1538678
b100 &
b100 %
#1538682
b10 &
b10 %
#1538686
b1 &
1#
b1 %
#1538690
b0 &
b0 %
0#
0$
#2581434
b1100 &
b1100 %
1$
b1100 !
1"
#2581435
0"
#2581438
b110 &
b110 %
#2581442
b11 &
b11 %
#2581446
b1010 &
b1010 %
#2581450
b101 &
b101 %
#2581454
b10000 &
b10000 %
#2581458
b1000 &
b1000 %
#2581462
b100 &
b100 %
#2581466
b10 &
b10 %
#2581470
b1 &
1#
b1 %
#2581474
b0 &
b0 %
0#
0$
#4500012
