#! /usr/local/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1-17-g9be3fc3)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fa1b2504550 .scope module, "cpu" "cpu" 2 6;
 .timescale 0 0;
L_0x10a173008 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x7fa1b2516c20_0 .net/2u *"_s2", 2 0, L_0x10a173008;  1 drivers
v0x7fa1b2516cc0_0 .var "access_mem", 0 0;
v0x7fa1b2516d60_0 .net "alu_result", 7 0, v0x7fa1b2514ec0_0;  1 drivers
v0x7fa1b2516e30_0 .var "decode", 0 0;
v0x7fa1b2516ee0_0 .var "execute", 0 0;
v0x7fa1b2516fb0_0 .var "fetch", 0 0;
v0x7fa1b2517060_0 .var "instruction", 7 0;
v0x7fa1b2517130_0 .net "instruction_data", 7 0, v0x7fa1b2516890_0;  1 drivers
v0x7fa1b25171c0_0 .net "jump", 7 0, v0x7fa1b2514d60_0;  1 drivers
v0x7fa1b25172f0_0 .var "jump_offset", 7 0;
v0x7fa1b2517380_0 .var "mem_address", 7 0;
v0x7fa1b2517410_0 .net "mem_data_r", 7 0, v0x7fa1b25161b0_0;  1 drivers
v0x7fa1b25174a0_0 .var "mem_data_w", 7 0;
v0x7fa1b2517550_0 .net "mem_r_en", 0 0, v0x7fa1b2515610_0;  1 drivers
v0x7fa1b2517600_0 .var "mem_r_result", 7 0;
v0x7fa1b2517690_0 .net "mem_w_en", 0 0, v0x7fa1b25156c0_0;  1 drivers
v0x7fa1b2517760_0 .net "opcode", 3 0, L_0x7fa1b2518120;  1 drivers
v0x7fa1b25178f0_0 .net "overflow", 0 0, v0x7fa1b2514fd0_0;  1 drivers
v0x7fa1b2517980_0 .var "pc", 7 0;
v0x7fa1b2517a10_0 .net "reg_addr_0", 1 0, v0x7fa1b2515840_0;  1 drivers
v0x7fa1b2517aa0_0 .net "reg_addr_1", 1 0, v0x7fa1b25158f0_0;  1 drivers
v0x7fa1b2517b30_0 .net "reg_addr_w", 1 0, v0x7fa1b25159a0_0;  1 drivers
v0x7fa1b2517be0_0 .var "reg_data_0", 7 0;
v0x7fa1b2517c90_0 .var "reg_data_1", 7 0;
v0x7fa1b2517d40_0 .var "reg_data_w", 7 0;
v0x7fa1b2517dd0 .array "reg_file", 0 3, 7 0;
v0x7fa1b2517e70_0 .net "reg_w_en", 0 0, v0x7fa1b2515a50_0;  1 drivers
v0x7fa1b2517f20_0 .net "sel_w_source", 7 0, v0x7fa1b2515b60_0;  1 drivers
v0x7fa1b2517fd0_0 .var "state", 2 0;
v0x7fa1b2518070_0 .net "state_update", 2 0, L_0x7fa1b2518200;  1 drivers
E_0x7fa1b2503f90 .event edge, v0x7fa1b2517fd0_0;
L_0x7fa1b2518120 .part v0x7fa1b2517060_0, 4, 4;
L_0x7fa1b2518200 .arith/sum 3, v0x7fa1b2517fd0_0, L_0x10a173008;
S_0x7fa1b25046b0 .scope module, "arithmetics" "alu" 2 162, 3 1 0, S_0x7fa1b2504550;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "instruction"
    .port_info 1 /INPUT 8 "pc"
    .port_info 2 /INPUT 8 "in0"
    .port_info 3 /INPUT 8 "in1"
    .port_info 4 /OUTPUT 8 "out"
    .port_info 5 /OUTPUT 8 "jump"
    .port_info 6 /OUTPUT 1 "overflow"
    .port_info 7 /INPUT 1 "clk"
v0x7fa1b2504910_0 .net "clk", 0 0, v0x7fa1b2516ee0_0;  1 drivers
v0x7fa1b25149c0_0 .net "imm2", 1 0, L_0x7fa1b2518500;  1 drivers
v0x7fa1b2514a60_0 .net "imm4", 3 0, L_0x7fa1b25185a0;  1 drivers
v0x7fa1b2514b10_0 .net "in0", 7 0, v0x7fa1b2517be0_0;  1 drivers
v0x7fa1b2514bc0_0 .net "in1", 7 0, v0x7fa1b2517c90_0;  1 drivers
v0x7fa1b2514cb0_0 .net "instruction", 7 0, v0x7fa1b2517060_0;  1 drivers
v0x7fa1b2514d60_0 .var "jump", 7 0;
v0x7fa1b2514e10_0 .net "opcode", 3 0, L_0x7fa1b2518440;  1 drivers
v0x7fa1b2514ec0_0 .var "out", 7 0;
v0x7fa1b2514fd0_0 .var "overflow", 0 0;
v0x7fa1b2515070_0 .net "pc", 7 0, v0x7fa1b2517980_0;  1 drivers
E_0x7fa1b2504340 .event posedge, v0x7fa1b2504910_0;
L_0x7fa1b2518440 .part v0x7fa1b2517060_0, 4, 4;
L_0x7fa1b2518500 .part v0x7fa1b2517060_0, 0, 2;
L_0x7fa1b25185a0 .part v0x7fa1b2517060_0, 0, 4;
S_0x7fa1b25151a0 .scope module, "ctrl" "control_unit" 2 152, 4 2 0, S_0x7fa1b2504550;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "instruction"
    .port_info 1 /OUTPUT 1 "mem_w_en"
    .port_info 2 /OUTPUT 1 "reg_w_en"
    .port_info 3 /OUTPUT 8 "sel_w_source"
    .port_info 4 /OUTPUT 1 "mem_r_en"
    .port_info 5 /OUTPUT 2 "reg_addr_0"
    .port_info 6 /OUTPUT 2 "reg_addr_1"
    .port_info 7 /OUTPUT 2 "reg_addr_w"
    .port_info 8 /INPUT 1 "clk"
    .port_info 9 /NODIR 0 ""
v0x7fa1b25154a0_0 .net "clk", 0 0, v0x7fa1b2516e30_0;  1 drivers
v0x7fa1b2515550_0 .net "instruction", 7 0, v0x7fa1b2517060_0;  alias, 1 drivers
v0x7fa1b2515610_0 .var "mem_r_en", 0 0;
v0x7fa1b25156c0_0 .var "mem_w_en", 0 0;
v0x7fa1b2515750_0 .net "opcode", 3 0, L_0x7fa1b2518320;  1 drivers
v0x7fa1b2515840_0 .var "reg_addr_0", 1 0;
v0x7fa1b25158f0_0 .var "reg_addr_1", 1 0;
v0x7fa1b25159a0_0 .var "reg_addr_w", 1 0;
v0x7fa1b2515a50_0 .var "reg_w_en", 0 0;
v0x7fa1b2515b60_0 .var "sel_w_source", 7 0;
E_0x7fa1b2504810 .event posedge, v0x7fa1b25154a0_0;
L_0x7fa1b2518320 .part v0x7fa1b2517060_0, 4, 4;
S_0x7fa1b2515ce0 .scope module, "dataMem" "data_memory" 2 171, 5 1 0, S_0x7fa1b2504550;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "data_address"
    .port_info 1 /INPUT 8 "write_data"
    .port_info 2 /INPUT 1 "write_enable"
    .port_info 3 /OUTPUT 8 "read_data"
    .port_info 4 /INPUT 1 "clk"
P_0x7fa1b2515e40 .param/str "DATA" 0 5 18, "dataMem.bin";
v0x7fa1b2515fa0_0 .net "clk", 0 0, v0x7fa1b2516cc0_0;  1 drivers
v0x7fa1b2516050_0 .net "data_address", 7 0, v0x7fa1b2517380_0;  1 drivers
v0x7fa1b2516100 .array "data_mem", 191 0, 7 0;
v0x7fa1b25161b0_0 .var "read_data", 7 0;
v0x7fa1b2516260_0 .net "write_data", 7 0, v0x7fa1b25174a0_0;  1 drivers
v0x7fa1b2516350_0 .net "write_enable", 0 0, v0x7fa1b25156c0_0;  alias, 1 drivers
E_0x7fa1b2515f70 .event posedge, v0x7fa1b2515fa0_0;
S_0x7fa1b2516450 .scope module, "instMem" "instruction_mem" 2 148, 6 1 0, S_0x7fa1b2504550;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "instruction_address"
    .port_info 1 /OUTPUT 8 "instruction_data"
    .port_info 2 /INPUT 1 "clk"
P_0x7fa1b2516600 .param/str "INSTRUCTIONS" 0 6 13, "instMem.bin";
v0x7fa1b2516720_0 .net "clk", 0 0, v0x7fa1b2516fb0_0;  1 drivers
v0x7fa1b25167d0_0 .net "instruction_address", 7 0, v0x7fa1b2517980_0;  alias, 1 drivers
v0x7fa1b2516890_0 .var "instruction_data", 7 0;
v0x7fa1b2516940 .array "instruction_mem", 63 0, 7 0;
E_0x7fa1b2515ec0 .event posedge, v0x7fa1b2516720_0;
S_0x7fa1b2516a30 .scope begin, "states" "states" 2 63, 2 63 0, S_0x7fa1b2504550;
 .timescale 0 0;
    .scope S_0x7fa1b2516450;
T_0 ;
    %wait E_0x7fa1b2515ec0;
    %ix/getv 4, v0x7fa1b25167d0_0;
    %load/vec4a v0x7fa1b2516940, 4;
    %assign/vec4 v0x7fa1b2516890_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fa1b2516450;
T_1 ;
    %vpi_call 6 20 "$readmemb", P_0x7fa1b2516600, v0x7fa1b2516940 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x7fa1b25151a0;
T_2 ;
    %wait E_0x7fa1b2504810;
    %load/vec4 v0x7fa1b2515750_0;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v0x7fa1b2515550_0;
    %parti/s 2, 0, 2;
    %store/vec4 v0x7fa1b2515840_0, 0, 2;
    %load/vec4 v0x7fa1b2515550_0;
    %parti/s 2, 2, 3;
    %store/vec4 v0x7fa1b25158f0_0, 0, 2;
    %load/vec4 v0x7fa1b2515550_0;
    %parti/s 2, 2, 3;
    %store/vec4 v0x7fa1b25159a0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa1b25156c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa1b2515a50_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fa1b2515b60_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa1b2515610_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7fa1b2515750_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_2.2, 4;
    %load/vec4 v0x7fa1b2515550_0;
    %parti/s 2, 0, 2;
    %store/vec4 v0x7fa1b2515840_0, 0, 2;
    %load/vec4 v0x7fa1b2515550_0;
    %parti/s 2, 2, 3;
    %store/vec4 v0x7fa1b25158f0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fa1b25159a0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa1b25156c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa1b2515a50_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fa1b2515b60_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa1b2515610_0, 0, 1;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x7fa1b2515750_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_2.4, 4;
    %load/vec4 v0x7fa1b2515550_0;
    %parti/s 2, 0, 2;
    %store/vec4 v0x7fa1b2515840_0, 0, 2;
    %load/vec4 v0x7fa1b2515550_0;
    %parti/s 2, 2, 3;
    %store/vec4 v0x7fa1b25158f0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fa1b25159a0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa1b25156c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa1b2515a50_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fa1b2515b60_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa1b2515610_0, 0, 1;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0x7fa1b2515750_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_2.6, 4;
    %load/vec4 v0x7fa1b2515550_0;
    %parti/s 2, 0, 2;
    %store/vec4 v0x7fa1b2515840_0, 0, 2;
    %load/vec4 v0x7fa1b2515550_0;
    %parti/s 2, 2, 3;
    %store/vec4 v0x7fa1b25158f0_0, 0, 2;
    %load/vec4 v0x7fa1b2515550_0;
    %parti/s 2, 2, 3;
    %store/vec4 v0x7fa1b25159a0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa1b25156c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa1b2515a50_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fa1b2515b60_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa1b2515610_0, 0, 1;
    %jmp T_2.7;
T_2.6 ;
    %load/vec4 v0x7fa1b2515750_0;
    %cmpi/e 4, 0, 4;
    %jmp/0xz  T_2.8, 4;
    %load/vec4 v0x7fa1b2515550_0;
    %parti/s 2, 0, 2;
    %store/vec4 v0x7fa1b2515840_0, 0, 2;
    %load/vec4 v0x7fa1b2515550_0;
    %parti/s 2, 2, 3;
    %store/vec4 v0x7fa1b25158f0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fa1b25159a0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa1b25156c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa1b2515a50_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fa1b2515b60_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa1b2515610_0, 0, 1;
    %jmp T_2.9;
T_2.8 ;
    %load/vec4 v0x7fa1b2515750_0;
    %cmpi/e 5, 0, 4;
    %jmp/0xz  T_2.10, 4;
    %load/vec4 v0x7fa1b2515550_0;
    %parti/s 2, 0, 2;
    %store/vec4 v0x7fa1b2515840_0, 0, 2;
    %load/vec4 v0x7fa1b2515550_0;
    %parti/s 2, 2, 3;
    %store/vec4 v0x7fa1b25158f0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fa1b25159a0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa1b25156c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa1b2515a50_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fa1b2515b60_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa1b2515610_0, 0, 1;
    %jmp T_2.11;
T_2.10 ;
    %load/vec4 v0x7fa1b2515750_0;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v0x7fa1b2515550_0;
    %parti/s 2, 0, 2;
    %store/vec4 v0x7fa1b2515840_0, 0, 2;
    %load/vec4 v0x7fa1b2515550_0;
    %parti/s 2, 2, 3;
    %store/vec4 v0x7fa1b25158f0_0, 0, 2;
    %load/vec4 v0x7fa1b2515550_0;
    %parti/s 2, 2, 3;
    %store/vec4 v0x7fa1b25159a0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa1b25156c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa1b2515a50_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fa1b2515b60_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa1b2515610_0, 0, 1;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v0x7fa1b2515750_0;
    %cmpi/e 7, 0, 4;
    %jmp/0xz  T_2.14, 4;
    %load/vec4 v0x7fa1b2515550_0;
    %parti/s 2, 0, 2;
    %store/vec4 v0x7fa1b2515840_0, 0, 2;
    %load/vec4 v0x7fa1b2515550_0;
    %parti/s 2, 2, 3;
    %store/vec4 v0x7fa1b25158f0_0, 0, 2;
    %load/vec4 v0x7fa1b2515550_0;
    %parti/s 2, 2, 3;
    %store/vec4 v0x7fa1b25159a0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa1b25156c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa1b2515a50_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fa1b2515b60_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa1b2515610_0, 0, 1;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v0x7fa1b2515750_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_2.16, 4;
    %load/vec4 v0x7fa1b2515550_0;
    %parti/s 2, 0, 2;
    %store/vec4 v0x7fa1b2515840_0, 0, 2;
    %load/vec4 v0x7fa1b2515550_0;
    %parti/s 2, 2, 3;
    %store/vec4 v0x7fa1b25158f0_0, 0, 2;
    %load/vec4 v0x7fa1b2515550_0;
    %parti/s 2, 2, 3;
    %store/vec4 v0x7fa1b25159a0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa1b25156c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa1b2515a50_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fa1b2515b60_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa1b2515610_0, 0, 1;
    %jmp T_2.17;
T_2.16 ;
    %load/vec4 v0x7fa1b2515750_0;
    %cmpi/e 9, 0, 4;
    %jmp/0xz  T_2.18, 4;
    %load/vec4 v0x7fa1b2515550_0;
    %parti/s 2, 0, 2;
    %store/vec4 v0x7fa1b2515840_0, 0, 2;
    %load/vec4 v0x7fa1b2515550_0;
    %parti/s 2, 2, 3;
    %store/vec4 v0x7fa1b25158f0_0, 0, 2;
    %load/vec4 v0x7fa1b2515550_0;
    %parti/s 2, 2, 3;
    %store/vec4 v0x7fa1b25159a0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa1b25156c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa1b2515a50_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fa1b2515b60_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa1b2515610_0, 0, 1;
    %jmp T_2.19;
T_2.18 ;
    %load/vec4 v0x7fa1b2515750_0;
    %cmpi/e 10, 0, 4;
    %jmp/0xz  T_2.20, 4;
    %load/vec4 v0x7fa1b2515550_0;
    %parti/s 2, 0, 2;
    %store/vec4 v0x7fa1b2515840_0, 0, 2;
    %load/vec4 v0x7fa1b2515550_0;
    %parti/s 2, 2, 3;
    %store/vec4 v0x7fa1b25158f0_0, 0, 2;
    %load/vec4 v0x7fa1b2515550_0;
    %parti/s 2, 2, 3;
    %store/vec4 v0x7fa1b25159a0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa1b25156c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa1b2515a50_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x7fa1b2515b60_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa1b2515610_0, 0, 1;
    %jmp T_2.21;
T_2.20 ;
    %load/vec4 v0x7fa1b2515750_0;
    %cmpi/e 11, 0, 4;
    %jmp/0xz  T_2.22, 4;
    %load/vec4 v0x7fa1b2515550_0;
    %parti/s 2, 0, 2;
    %store/vec4 v0x7fa1b2515840_0, 0, 2;
    %load/vec4 v0x7fa1b2515550_0;
    %parti/s 2, 2, 3;
    %store/vec4 v0x7fa1b25158f0_0, 0, 2;
    %load/vec4 v0x7fa1b2515550_0;
    %parti/s 2, 2, 3;
    %store/vec4 v0x7fa1b25159a0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa1b25156c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa1b2515a50_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fa1b2515b60_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa1b2515610_0, 0, 1;
    %jmp T_2.23;
T_2.22 ;
    %load/vec4 v0x7fa1b2515750_0;
    %cmpi/e 12, 0, 4;
    %jmp/0xz  T_2.24, 4;
    %load/vec4 v0x7fa1b2515550_0;
    %parti/s 2, 0, 2;
    %store/vec4 v0x7fa1b2515840_0, 0, 2;
    %load/vec4 v0x7fa1b2515550_0;
    %parti/s 2, 2, 3;
    %store/vec4 v0x7fa1b25158f0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fa1b25159a0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa1b25156c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa1b2515a50_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fa1b2515b60_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa1b2515610_0, 0, 1;
    %jmp T_2.25;
T_2.24 ;
    %load/vec4 v0x7fa1b2515750_0;
    %cmpi/e 13, 0, 4;
    %jmp/0xz  T_2.26, 4;
    %load/vec4 v0x7fa1b2515550_0;
    %parti/s 2, 0, 2;
    %store/vec4 v0x7fa1b2515840_0, 0, 2;
    %load/vec4 v0x7fa1b2515550_0;
    %parti/s 2, 2, 3;
    %store/vec4 v0x7fa1b25158f0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fa1b25159a0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa1b25156c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa1b2515a50_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fa1b2515b60_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa1b2515610_0, 0, 1;
    %jmp T_2.27;
T_2.26 ;
    %load/vec4 v0x7fa1b2515750_0;
    %cmpi/e 14, 0, 4;
    %jmp/0xz  T_2.28, 4;
    %load/vec4 v0x7fa1b2515550_0;
    %parti/s 2, 0, 2;
    %store/vec4 v0x7fa1b2515840_0, 0, 2;
    %load/vec4 v0x7fa1b2515550_0;
    %parti/s 2, 2, 3;
    %store/vec4 v0x7fa1b25158f0_0, 0, 2;
    %load/vec4 v0x7fa1b2515550_0;
    %parti/s 2, 2, 3;
    %store/vec4 v0x7fa1b25159a0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa1b25156c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa1b2515a50_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fa1b2515b60_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa1b2515610_0, 0, 1;
    %jmp T_2.29;
T_2.28 ;
    %load/vec4 v0x7fa1b2515750_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_2.30, 4;
    %load/vec4 v0x7fa1b2515550_0;
    %parti/s 2, 0, 2;
    %store/vec4 v0x7fa1b2515840_0, 0, 2;
    %load/vec4 v0x7fa1b2515550_0;
    %parti/s 2, 2, 3;
    %store/vec4 v0x7fa1b25158f0_0, 0, 2;
    %load/vec4 v0x7fa1b2515550_0;
    %parti/s 2, 2, 3;
    %store/vec4 v0x7fa1b25159a0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa1b25156c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa1b2515a50_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fa1b2515b60_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa1b2515610_0, 0, 1;
T_2.30 ;
T_2.29 ;
T_2.27 ;
T_2.25 ;
T_2.23 ;
T_2.21 ;
T_2.19 ;
T_2.17 ;
T_2.15 ;
T_2.13 ;
T_2.11 ;
T_2.9 ;
T_2.7 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fa1b25046b0;
T_3 ;
    %wait E_0x7fa1b2504340;
    %load/vec4 v0x7fa1b2514e10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa1b2514fd0_0, 0, 1;
    %jmp T_3.17;
T_3.0 ;
    %load/vec4 v0x7fa1b2514b10_0;
    %store/vec4 v0x7fa1b2514ec0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa1b2514fd0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fa1b2514d60_0, 0, 8;
    %jmp T_3.17;
T_3.1 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fa1b2514d60_0, 0, 8;
    %load/vec4 v0x7fa1b2514b10_0;
    %load/vec4 v0x7fa1b2514bc0_0;
    %add;
    %store/vec4 v0x7fa1b2514ec0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7fa1b2514b10_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7fa1b2514bc0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %load/vec4 v0x7fa1b2514ec0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x7fa1b2514b10_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_get/vec4 5;
    %load/vec4 v0x7fa1b2514bc0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_get/vec4 5;
    %and;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7fa1b2514ec0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_3.18, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa1b2514fd0_0, 0, 1;
    %jmp T_3.19;
T_3.18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa1b2514fd0_0, 0, 1;
T_3.19 ;
    %jmp T_3.17;
T_3.2 ;
    %load/vec4 v0x7fa1b2514b10_0;
    %load/vec4 v0x7fa1b2514bc0_0;
    %and;
    %store/vec4 v0x7fa1b2514ec0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa1b2514fd0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fa1b2514d60_0, 0, 8;
    %jmp T_3.17;
T_3.3 ;
    %load/vec4 v0x7fa1b2514b10_0;
    %inv;
    %store/vec4 v0x7fa1b2514ec0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa1b2514fd0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fa1b2514d60_0, 0, 8;
    %jmp T_3.17;
T_3.4 ;
    %load/vec4 v0x7fa1b2514b10_0;
    %load/vec4 v0x7fa1b2514bc0_0;
    %or;
    %inv;
    %store/vec4 v0x7fa1b2514ec0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa1b2514fd0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fa1b2514d60_0, 0, 8;
    %jmp T_3.17;
T_3.5 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fa1b2514d60_0, 0, 8;
    %load/vec4 v0x7fa1b2514bc0_0;
    %load/vec4 v0x7fa1b2514b10_0;
    %cmp/s;
    %jmp/0xz  T_3.20, 5;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x7fa1b2514ec0_0, 0, 8;
    %jmp T_3.21;
T_3.20 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fa1b2514ec0_0, 0, 8;
T_3.21 ;
    %jmp T_3.17;
T_3.6 ;
    %load/vec4 v0x7fa1b2514bc0_0;
    %ix/getv 4, v0x7fa1b25149c0_0;
    %shiftl 4;
    %store/vec4 v0x7fa1b2514ec0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa1b2514fd0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fa1b2514d60_0, 0, 8;
    %jmp T_3.17;
T_3.7 ;
    %load/vec4 v0x7fa1b2514bc0_0;
    %ix/getv 4, v0x7fa1b25149c0_0;
    %shiftr 4;
    %store/vec4 v0x7fa1b2514ec0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa1b2514fd0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fa1b2514d60_0, 0, 8;
    %jmp T_3.17;
T_3.8 ;
    %load/vec4 v0x7fa1b2514bc0_0;
    %load/vec4 v0x7fa1b2515070_0;
    %sub;
    %subi 1, 0, 8;
    %store/vec4 v0x7fa1b2514ec0_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x7fa1b2514d60_0, 0, 8;
    %jmp T_3.17;
T_3.9 ;
    %load/vec4 v0x7fa1b2514bc0_0;
    %load/vec4 v0x7fa1b2515070_0;
    %sub;
    %subi 1, 0, 8;
    %store/vec4 v0x7fa1b2514ec0_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x7fa1b2514d60_0, 0, 8;
    %jmp T_3.17;
T_3.10 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fa1b2514d60_0, 0, 8;
    %jmp T_3.17;
T_3.11 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fa1b2514d60_0, 0, 8;
    %jmp T_3.17;
T_3.12 ;
    %load/vec4 v0x7fa1b2514bc0_0;
    %load/vec4 v0x7fa1b2514b10_0;
    %cmp/e;
    %jmp/0xz  T_3.22, 4;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x7fa1b2514d60_0, 0, 8;
    %jmp T_3.23;
T_3.22 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fa1b2514d60_0, 0, 8;
T_3.23 ;
    %jmp T_3.17;
T_3.13 ;
    %load/vec4 v0x7fa1b2514bc0_0;
    %load/vec4 v0x7fa1b2514b10_0;
    %cmp/ne;
    %jmp/0xz  T_3.24, 4;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x7fa1b2514d60_0, 0, 8;
    %jmp T_3.25;
T_3.24 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fa1b2514d60_0, 0, 8;
T_3.25 ;
    %jmp T_3.17;
T_3.14 ;
    %load/vec4 v0x7fa1b25149c0_0;
    %pad/s 8;
    %load/vec4 v0x7fa1b2514bc0_0;
    %add;
    %store/vec4 v0x7fa1b2514ec0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fa1b2514d60_0, 0, 8;
    %jmp T_3.17;
T_3.15 ;
    %load/vec4 v0x7fa1b25149c0_0;
    %pad/s 8;
    %store/vec4 v0x7fa1b2514ec0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fa1b2514d60_0, 0, 8;
    %jmp T_3.17;
T_3.17 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fa1b25046b0;
T_4 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fa1b2514d60_0, 0, 8;
    %end;
    .thread T_4;
    .scope S_0x7fa1b2515ce0;
T_5 ;
    %wait E_0x7fa1b2515f70;
    %load/vec4 v0x7fa1b2516350_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x7fa1b2516260_0;
    %load/vec4 v0x7fa1b2516050_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa1b2516100, 0, 4;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7fa1b2516050_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x7fa1b2516100, 4;
    %assign/vec4 v0x7fa1b25161b0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fa1b2515ce0;
T_6 ;
    %vpi_call 5 31 "$readmemb", P_0x7fa1b2515e40, v0x7fa1b2516100 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x7fa1b2504550;
T_7 ;
    %wait E_0x7fa1b2503f90;
    %load/vec4 v0x7fa1b2517060_0;
    %cmpi/e 0, 0, 8;
    %flag_mov 8, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fa1b2517dd0, 4;
    %cmpi/u 127, 0, 8;
    %flag_or 5, 8;
    %jmp/0xz  T_7.0, 5;
    %disable S_0x7fa1b2516a30;
    %jmp T_7.1;
T_7.0 ;
    %fork t_1, S_0x7fa1b2516a30;
    %jmp t_0;
    .scope S_0x7fa1b2516a30;
t_1 ;
    %load/vec4 v0x7fa1b2517fd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %jmp T_7.10;
T_7.2 ;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa1b2516fb0_0, 0;
    %delay 10, 0;
    %load/vec4 v0x7fa1b2517130_0;
    %assign/vec4 v0x7fa1b2517060_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa1b2516fb0_0, 0;
    %delay 10, 0;
    %vpi_call 2 71 "$display", "state = %b, instruction = %b, pc = %b, reg0 = %b, reg1 = %b, reg2 = %b, sp = %b, addr0 = %b, addr1 = %b, addrw = %b, dataw = %b", v0x7fa1b2517fd0_0, v0x7fa1b2517060_0, v0x7fa1b2517980_0, &A<v0x7fa1b2517dd0, 0>, &A<v0x7fa1b2517dd0, 1>, &A<v0x7fa1b2517dd0, 2>, &A<v0x7fa1b2517dd0, 3>, v0x7fa1b2517a10_0, v0x7fa1b2517aa0_0, v0x7fa1b2517b30_0, v0x7fa1b2517d40_0 {0 0 0};
    %delay 10, 0;
    %load/vec4 v0x7fa1b2518070_0;
    %assign/vec4 v0x7fa1b2517fd0_0, 0;
    %jmp T_7.10;
T_7.3 ;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa1b2516e30_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa1b2516e30_0, 0;
    %delay 10, 0;
    %vpi_call 2 79 "$display", "state = %b, instruction = %b, pc = %b, reg0 = %b, reg1 = %b, reg2 = %b, sp = %b, addr0 = %b, addr1 = %b, addrw = %b, dataw = %b", v0x7fa1b2517fd0_0, v0x7fa1b2517060_0, v0x7fa1b2517980_0, &A<v0x7fa1b2517dd0, 0>, &A<v0x7fa1b2517dd0, 1>, &A<v0x7fa1b2517dd0, 2>, &A<v0x7fa1b2517dd0, 3>, v0x7fa1b2517a10_0, v0x7fa1b2517aa0_0, v0x7fa1b2517b30_0, v0x7fa1b2517d40_0 {0 0 0};
    %delay 10, 0;
    %load/vec4 v0x7fa1b2518070_0;
    %assign/vec4 v0x7fa1b2517fd0_0, 0;
    %jmp T_7.10;
T_7.4 ;
    %delay 10, 0;
    %load/vec4 v0x7fa1b2517a10_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x7fa1b2517dd0, 4;
    %assign/vec4 v0x7fa1b2517be0_0, 0;
    %delay 10, 0;
    %load/vec4 v0x7fa1b2517aa0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x7fa1b2517dd0, 4;
    %assign/vec4 v0x7fa1b2517c90_0, 0;
    %load/vec4 v0x7fa1b2517760_0;
    %cmpi/e 12, 0, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x7fa1b2517760_0;
    %cmpi/e 13, 0, 4;
    %flag_or 4, 8;
    %jmp/0xz  T_7.11, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fa1b2517dd0, 4;
    %assign/vec4 v0x7fa1b25172f0_0, 0;
T_7.11 ;
    %delay 10, 0;
    %vpi_call 2 90 "$display", "state = %b, instruction = %b, pc = %b, reg0 = %b, reg1 = %b, reg2 = %b, sp = %b, addr0 = %b, addr1 = %b, addrw = %b, dataw = %b", v0x7fa1b2517fd0_0, v0x7fa1b2517060_0, v0x7fa1b2517980_0, &A<v0x7fa1b2517dd0, 0>, &A<v0x7fa1b2517dd0, 1>, &A<v0x7fa1b2517dd0, 2>, &A<v0x7fa1b2517dd0, 3>, v0x7fa1b2517a10_0, v0x7fa1b2517aa0_0, v0x7fa1b2517b30_0, v0x7fa1b2517d40_0 {0 0 0};
    %delay 10, 0;
    %load/vec4 v0x7fa1b2518070_0;
    %assign/vec4 v0x7fa1b2517fd0_0, 0;
    %jmp T_7.10;
T_7.5 ;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa1b2516ee0_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa1b2516ee0_0, 1;
    %delay 10, 0;
    %vpi_call 2 98 "$display", "state = %b, instruction = %b, pc = %b, reg0 = %b, reg1 = %b, reg2 = %b, sp = %b, addr0 = %b, addr1 = %b, addrw = %b, dataw = %b", v0x7fa1b2517fd0_0, v0x7fa1b2517060_0, v0x7fa1b2517980_0, &A<v0x7fa1b2517dd0, 0>, &A<v0x7fa1b2517dd0, 1>, &A<v0x7fa1b2517dd0, 2>, &A<v0x7fa1b2517dd0, 3>, v0x7fa1b2517a10_0, v0x7fa1b2517aa0_0, v0x7fa1b2517b30_0, v0x7fa1b2517d40_0 {0 0 0};
    %delay 10, 0;
    %load/vec4 v0x7fa1b2518070_0;
    %assign/vec4 v0x7fa1b2517fd0_0, 0;
    %jmp T_7.10;
T_7.6 ;
    %load/vec4 v0x7fa1b2517550_0;
    %flag_set/vec4 8;
    %load/vec4 v0x7fa1b2517690_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_7.13, 9;
    %load/vec4 v0x7fa1b2517760_0;
    %cmpi/e 10, 0, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x7fa1b2517760_0;
    %cmpi/e 11, 0, 4;
    %flag_or 4, 8;
    %jmp/0xz  T_7.15, 4;
    %delay 10, 0;
    %load/vec4 v0x7fa1b2517be0_0;
    %assign/vec4 v0x7fa1b2517380_0, 0;
T_7.15 ;
    %delay 10, 0;
    %load/vec4 v0x7fa1b2517c90_0;
    %assign/vec4 v0x7fa1b25174a0_0, 0;
    %jmp T_7.14;
T_7.13 ;
    %load/vec4 v0x7fa1b2517760_0;
    %cmpi/e 9, 0, 4;
    %jmp/0xz  T_7.17, 4;
    %delay 10, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fa1b2517dd0, 4;
    %addi 1, 0, 8;
    %assign/vec4 v0x7fa1b2517380_0, 0;
    %delay 10, 0;
    %load/vec4 v0x7fa1b2517980_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x7fa1b25174a0_0, 0;
T_7.17 ;
T_7.14 ;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa1b2516cc0_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa1b2516cc0_0, 1;
    %delay 10, 0;
    %load/vec4 v0x7fa1b2517410_0;
    %assign/vec4 v0x7fa1b2517600_0, 0;
    %delay 10, 0;
    %vpi_call 2 115 "$display", "state = %b, instruction = %b, pc = %b, reg0 = %b, reg1 = %b, reg2 = %b, sp = %b, addr0 = %b, addr1 = %b, addrw = %b, dataw = %b", v0x7fa1b2517fd0_0, v0x7fa1b2517060_0, v0x7fa1b2517980_0, &A<v0x7fa1b2517dd0, 0>, &A<v0x7fa1b2517dd0, 1>, &A<v0x7fa1b2517dd0, 2>, &A<v0x7fa1b2517dd0, 3>, v0x7fa1b2517a10_0, v0x7fa1b2517aa0_0, v0x7fa1b2517b30_0, v0x7fa1b2517d40_0 {0 0 0};
    %delay 10, 0;
    %load/vec4 v0x7fa1b2518070_0;
    %assign/vec4 v0x7fa1b2517fd0_0, 0;
    %jmp T_7.10;
T_7.7 ;
    %delay 10, 0;
    %load/vec4 v0x7fa1b2516d60_0;
    %load/vec4 v0x7fa1b2517f20_0;
    %inv;
    %and;
    %load/vec4 v0x7fa1b2517600_0;
    %load/vec4 v0x7fa1b2517f20_0;
    %and;
    %add;
    %assign/vec4 v0x7fa1b2517d40_0, 0;
    %delay 10, 0;
    %vpi_call 2 122 "$display", "state = %b, instruction = %b, pc = %b, reg0 = %b, reg1 = %b, reg2 = %b, sp = %b, addr0 = %b, addr1 = %b, addrw = %b, dataw = %b, ar = %b mr = %b", v0x7fa1b2517fd0_0, v0x7fa1b2517060_0, v0x7fa1b2517980_0, &A<v0x7fa1b2517dd0, 0>, &A<v0x7fa1b2517dd0, 1>, &A<v0x7fa1b2517dd0, 2>, &A<v0x7fa1b2517dd0, 3>, v0x7fa1b2517a10_0, v0x7fa1b2517aa0_0, v0x7fa1b2517b30_0, v0x7fa1b2517d40_0, v0x7fa1b2516d60_0, v0x7fa1b2517600_0 {0 0 0};
    %vpi_call 2 123 "$display", "write_enable: %b", v0x7fa1b2517690_0 {0 0 0};
    %delay 10, 0;
    %load/vec4 v0x7fa1b2518070_0;
    %assign/vec4 v0x7fa1b2517fd0_0, 0;
    %jmp T_7.10;
T_7.8 ;
    %load/vec4 v0x7fa1b2517e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.19, 8;
    %delay 10, 0;
    %load/vec4 v0x7fa1b2517d40_0;
    %load/vec4 v0x7fa1b2517b30_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fa1b2517dd0, 0, 4;
T_7.19 ;
    %delay 10, 0;
    %vpi_call 2 132 "$display", "state = %b, instruction = %b, pc = %b, reg0 = %b, reg1 = %b, reg2 = %b, sp = %b, addr0 = %b, addr1 = %b, addrw = %b, dataw = %b", v0x7fa1b2517fd0_0, v0x7fa1b2517060_0, v0x7fa1b2517980_0, &A<v0x7fa1b2517dd0, 0>, &A<v0x7fa1b2517dd0, 1>, &A<v0x7fa1b2517dd0, 2>, &A<v0x7fa1b2517dd0, 3>, v0x7fa1b2517a10_0, v0x7fa1b2517aa0_0, v0x7fa1b2517b30_0, v0x7fa1b2517d40_0 {0 0 0};
    %delay 10, 0;
    %load/vec4 v0x7fa1b2518070_0;
    %assign/vec4 v0x7fa1b2517fd0_0, 0;
    %jmp T_7.10;
T_7.9 ;
    %load/vec4 v0x7fa1b2516d60_0;
    %assign/vec4 v0x7fa1b25172f0_0, 0;
    %delay 10, 0;
    %load/vec4 v0x7fa1b2517980_0;
    %addi 1, 0, 8;
    %load/vec4 v0x7fa1b25171c0_0;
    %load/vec4 v0x7fa1b25172f0_0;
    %and;
    %add;
    %assign/vec4 v0x7fa1b2517980_0, 0;
    %delay 10, 0;
    %vpi_call 2 140 "$display", "state = %b, instruction = %b, pc = %b, reg0 = %b, reg1 = %b, reg2 = %b, sp = %b, addr0 = %b, addr1 = %b, addrw = %b, dataw = %b, jump = %b , jump_offset= %b", v0x7fa1b2517fd0_0, v0x7fa1b2517060_0, v0x7fa1b2517980_0, &A<v0x7fa1b2517dd0, 0>, &A<v0x7fa1b2517dd0, 1>, &A<v0x7fa1b2517dd0, 2>, &A<v0x7fa1b2517dd0, 3>, v0x7fa1b2517a10_0, v0x7fa1b2517aa0_0, v0x7fa1b2517b30_0, v0x7fa1b2517d40_0, v0x7fa1b25171c0_0, v0x7fa1b25172f0_0 {0 0 0};
    %delay 10, 0;
    %load/vec4 v0x7fa1b2518070_0;
    %assign/vec4 v0x7fa1b2517fd0_0, 0;
    %jmp T_7.10;
T_7.10 ;
    %pop/vec4 1;
    %end;
    .scope S_0x7fa1b2504550;
t_0 %join;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7fa1b2504550;
T_8 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fa1b2517fd0_0, 0, 3;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fa1b2517980_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fa1b25172f0_0, 0, 8;
    %pushi/vec4 3, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fa1b2517dd0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fa1b2517dd0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fa1b2517dd0, 4, 0;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fa1b2517dd0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fa1b2517600_0, 0, 8;
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "/Users/krisht/Desktop/Team-ExceptioNull/newcpu.v";
    "./alu.v";
    "./control_unit.v";
    "./data_mem.v";
    "./instruction_mem.v";
