#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "F:\iverilog\lib\ivl\system.vpi";
:vpi_module "F:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "F:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "F:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "F:\iverilog\lib\ivl\va_math.vpi";
S_00000298144ee5f0 .scope module, "DatapathTB" "DatapathTB" 2 20;
 .timescale -9 -12;
v00000298145799a0_0 .var "clock", 0 0;
v0000029814579a40_0 .net "registerArray1", 31 0, v0000029814518370_0;  1 drivers
v0000029814579e00_0 .net "registerArray10", 31 0, v0000029814518050_0;  1 drivers
v000002981457bf50_0 .net "registerArray11", 31 0, v00000298145185f0_0;  1 drivers
v000002981457a510_0 .net "registerArray12", 31 0, v0000029814518c30_0;  1 drivers
v000002981457ad30_0 .net "registerArray13", 31 0, v0000029814517ab0_0;  1 drivers
v000002981457a830_0 .net "registerArray14", 31 0, v0000029814517330_0;  1 drivers
v000002981457a5b0_0 .net "registerArray15", 31 0, v00000298145187d0_0;  1 drivers
v000002981457afb0_0 .net "registerArray16", 31 0, v00000298145171f0_0;  1 drivers
v000002981457ae70_0 .net "registerArray17", 31 0, v0000029814518cd0_0;  1 drivers
v000002981457a8d0_0 .net "registerArray18", 31 0, v00000298145173d0_0;  1 drivers
v000002981457bff0_0 .net "registerArray19", 31 0, v0000029814518d70_0;  1 drivers
v000002981457a970_0 .net "registerArray2", 31 0, v0000029814517470_0;  1 drivers
v000002981457b410_0 .net "registerArray20", 31 0, v00000298145182d0_0;  1 drivers
v000002981457b050_0 .net "registerArray21", 31 0, v00000298145184b0_0;  1 drivers
v000002981457a150_0 .net "registerArray22", 31 0, v0000029814518730_0;  1 drivers
v000002981457b9b0_0 .net "registerArray23", 31 0, v0000029814518410_0;  1 drivers
v000002981457a1f0_0 .net "registerArray24", 31 0, v0000029814517510_0;  1 drivers
v000002981457b910_0 .net "registerArray25", 31 0, v00000298145178d0_0;  1 drivers
v000002981457baf0_0 .net "registerArray26", 31 0, v0000029814518690_0;  1 drivers
v000002981457aa10_0 .net "registerArray27", 31 0, v0000029814518870_0;  1 drivers
v000002981457be10_0 .net "registerArray28", 31 0, v00000298145180f0_0;  1 drivers
v000002981457a290_0 .net "registerArray29", 31 0, v0000029814518e10_0;  1 drivers
v000002981457a3d0_0 .net "registerArray3", 31 0, v00000298145175b0_0;  1 drivers
v000002981457aab0_0 .net "registerArray30", 31 0, v0000029814518b90_0;  1 drivers
v000002981457b550_0 .net "registerArray31", 31 0, v0000029814517650_0;  1 drivers
v000002981457beb0_0 .net "registerArray32", 31 0, v0000029814518230_0;  1 drivers
v000002981457b4b0_0 .net "registerArray4", 31 0, v0000029814518eb0_0;  1 drivers
v000002981457b370_0 .net "registerArray5", 31 0, v0000029814518910_0;  1 drivers
v000002981457ab50_0 .net "registerArray6", 31 0, v0000029814517e70_0;  1 drivers
v000002981457b230_0 .net "registerArray7", 31 0, v0000029814517a10_0;  1 drivers
v000002981457a330_0 .net "registerArray8", 31 0, v0000029814517f10_0;  1 drivers
v000002981457b5f0_0 .net "registerArray9", 31 0, v00000298145176f0_0;  1 drivers
v000002981457abf0_0 .var "reset", 0 0;
S_00000298144ea170 .scope module, "datapath" "Datapath" 2 57, 3 31 0, S_00000298144ee5f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "registerArray1";
    .port_info 1 /OUTPUT 32 "registerArray2";
    .port_info 2 /OUTPUT 32 "registerArray3";
    .port_info 3 /OUTPUT 32 "registerArray4";
    .port_info 4 /OUTPUT 32 "registerArray5";
    .port_info 5 /OUTPUT 32 "registerArray6";
    .port_info 6 /OUTPUT 32 "registerArray7";
    .port_info 7 /OUTPUT 32 "registerArray8";
    .port_info 8 /OUTPUT 32 "registerArray9";
    .port_info 9 /OUTPUT 32 "registerArray10";
    .port_info 10 /OUTPUT 32 "registerArray11";
    .port_info 11 /OUTPUT 32 "registerArray12";
    .port_info 12 /OUTPUT 32 "registerArray13";
    .port_info 13 /OUTPUT 32 "registerArray14";
    .port_info 14 /OUTPUT 32 "registerArray15";
    .port_info 15 /OUTPUT 32 "registerArray16";
    .port_info 16 /OUTPUT 32 "registerArray17";
    .port_info 17 /OUTPUT 32 "registerArray18";
    .port_info 18 /OUTPUT 32 "registerArray19";
    .port_info 19 /OUTPUT 32 "registerArray20";
    .port_info 20 /OUTPUT 32 "registerArray21";
    .port_info 21 /OUTPUT 32 "registerArray22";
    .port_info 22 /OUTPUT 32 "registerArray23";
    .port_info 23 /OUTPUT 32 "registerArray24";
    .port_info 24 /OUTPUT 32 "registerArray25";
    .port_info 25 /OUTPUT 32 "registerArray26";
    .port_info 26 /OUTPUT 32 "registerArray27";
    .port_info 27 /OUTPUT 32 "registerArray28";
    .port_info 28 /OUTPUT 32 "registerArray29";
    .port_info 29 /OUTPUT 32 "registerArray30";
    .port_info 30 /OUTPUT 32 "registerArray31";
    .port_info 31 /OUTPUT 32 "registerArray32";
    .port_info 32 /INPUT 1 "clock";
    .port_info 33 /INPUT 1 "reset";
v0000029814518a50_0 .net "ALUCrt", 3 0, v00000298144dea60_0;  1 drivers
v0000029814517bf0_0 .net "ALUOp", 1 0, v0000029814573160_0;  1 drivers
v0000029814517c90_0 .net "ALUSrc", 0 0, v0000029814573b60_0;  1 drivers
v0000029814517fb0_0 .net "ALUout", 31 0, v00000298144de9c0_0;  1 drivers
v0000029814517d30_0 .net "PC", 31 0, v0000029814572620_0;  1 drivers
RS_000002981452caf8 .resolv tri, v0000029814572440_0, v0000029814572a80_0;
v0000029814518af0_0 .net8 "PCNext", 31 0, RS_000002981452caf8;  2 drivers
v0000029814517dd0_0 .net "PCshift", 31 0, v00000298145726c0_0;  1 drivers
v00000298145785a0_0 .net "auxiliarData", 31 0, v00000298145733e0_0;  1 drivers
v0000029814578f00_0 .net "branch", 0 0, v0000029814573840_0;  1 drivers
v0000029814579860_0 .net "clock", 0 0, v00000298145799a0_0;  1 drivers
v0000029814578500_0 .net "data1", 31 0, v0000029814518190_0;  1 drivers
v0000029814578dc0_0 .net "data2", 31 0, v0000029814517150_0;  1 drivers
v0000029814578140_0 .net "immediate", 31 0, v0000029814572ee0_0;  1 drivers
v0000029814579fe0_0 .net "instruction", 31 0, v0000029814573d40_0;  1 drivers
v0000029814578d20_0 .net "memRead", 0 0, v00000298145721c0_0;  1 drivers
v0000029814579040_0 .net "memWrite", 0 0, v0000029814573c00_0;  1 drivers
v00000298145790e0_0 .net "memtoReg", 0 0, v0000029814572bc0_0;  1 drivers
v00000298145797c0_0 .net "readData", 31 0, v0000029814572e40_0;  1 drivers
v0000029814579ae0_0 .net "regWrite", 0 0, v0000029814572800_0;  1 drivers
v00000298145781e0_0 .net "registerArray1", 31 0, v0000029814518370_0;  alias, 1 drivers
v0000029814578aa0_0 .net "registerArray10", 31 0, v0000029814518050_0;  alias, 1 drivers
v0000029814579540_0 .net "registerArray11", 31 0, v00000298145185f0_0;  alias, 1 drivers
v0000029814579180_0 .net "registerArray12", 31 0, v0000029814518c30_0;  alias, 1 drivers
v0000029814578280_0 .net "registerArray13", 31 0, v0000029814517ab0_0;  alias, 1 drivers
v0000029814579b80_0 .net "registerArray14", 31 0, v0000029814517330_0;  alias, 1 drivers
v00000298145795e0_0 .net "registerArray15", 31 0, v00000298145187d0_0;  alias, 1 drivers
v0000029814578be0_0 .net "registerArray16", 31 0, v00000298145171f0_0;  alias, 1 drivers
v0000029814579ea0_0 .net "registerArray17", 31 0, v0000029814518cd0_0;  alias, 1 drivers
v0000029814578c80_0 .net "registerArray18", 31 0, v00000298145173d0_0;  alias, 1 drivers
v0000029814578320_0 .net "registerArray19", 31 0, v0000029814518d70_0;  alias, 1 drivers
v0000029814579c20_0 .net "registerArray2", 31 0, v0000029814517470_0;  alias, 1 drivers
v0000029814579f40_0 .net "registerArray20", 31 0, v00000298145182d0_0;  alias, 1 drivers
v0000029814579220_0 .net "registerArray21", 31 0, v00000298145184b0_0;  alias, 1 drivers
v00000298145792c0_0 .net "registerArray22", 31 0, v0000029814518730_0;  alias, 1 drivers
v00000298145788c0_0 .net "registerArray23", 31 0, v0000029814518410_0;  alias, 1 drivers
v00000298145783c0_0 .net "registerArray24", 31 0, v0000029814517510_0;  alias, 1 drivers
v0000029814578e60_0 .net "registerArray25", 31 0, v00000298145178d0_0;  alias, 1 drivers
v0000029814578460_0 .net "registerArray26", 31 0, v0000029814518690_0;  alias, 1 drivers
v0000029814579cc0_0 .net "registerArray27", 31 0, v0000029814518870_0;  alias, 1 drivers
v0000029814578780_0 .net "registerArray28", 31 0, v00000298145180f0_0;  alias, 1 drivers
v0000029814579360_0 .net "registerArray29", 31 0, v0000029814518e10_0;  alias, 1 drivers
v0000029814579d60_0 .net "registerArray3", 31 0, v00000298145175b0_0;  alias, 1 drivers
v00000298145794a0_0 .net "registerArray30", 31 0, v0000029814518b90_0;  alias, 1 drivers
v0000029814578640_0 .net "registerArray31", 31 0, v0000029814517650_0;  alias, 1 drivers
v00000298145786e0_0 .net "registerArray32", 31 0, v0000029814518230_0;  alias, 1 drivers
v0000029814579400_0 .net "registerArray4", 31 0, v0000029814518eb0_0;  alias, 1 drivers
v0000029814578b40_0 .net "registerArray5", 31 0, v0000029814518910_0;  alias, 1 drivers
v0000029814578820_0 .net "registerArray6", 31 0, v0000029814517e70_0;  alias, 1 drivers
v0000029814578a00_0 .net "registerArray7", 31 0, v0000029814517a10_0;  alias, 1 drivers
v0000029814578960_0 .net "registerArray8", 31 0, v0000029814517f10_0;  alias, 1 drivers
v0000029814578fa0_0 .net "registerArray9", 31 0, v00000298145176f0_0;  alias, 1 drivers
v0000029814579720_0 .net "reset", 0 0, v000002981457abf0_0;  1 drivers
v0000029814579680_0 .net "writeData", 31 0, v0000029814573f20_0;  1 drivers
v0000029814579900_0 .net "zero", 0 0, v00000298144de560_0;  1 drivers
L_000002981457b2d0 .part v0000029814573d40_0, 0, 7;
L_000002981457ac90 .part v0000029814573d40_0, 25, 7;
L_000002981457a650 .part v0000029814573d40_0, 12, 4;
L_000002981457a6f0 .part v0000029814573d40_0, 15, 5;
L_000002981457add0 .part v0000029814573d40_0, 20, 5;
L_000002981457a790 .part v0000029814573d40_0, 7, 5;
S_00000298144537c0 .scope module, "alu" "ALU" 3 202, 4 17 0, S_00000298144ea170;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "ALUOut";
    .port_info 1 /OUTPUT 1 "zero";
    .port_info 2 /INPUT 4 "ALUControl";
    .port_info 3 /INPUT 32 "input1";
    .port_info 4 /INPUT 32 "input2";
v00000298144de420_0 .net "ALUControl", 3 0, v00000298144dea60_0;  alias, 1 drivers
v00000298144de9c0_0 .var "ALUOut", 31 0;
v00000298144de4c0_0 .net "input1", 31 0, v0000029814518190_0;  alias, 1 drivers
v00000298144de740_0 .net "input2", 31 0, v00000298145733e0_0;  alias, 1 drivers
v00000298144de560_0 .var "zero", 0 0;
E_00000298144d2710 .event anyedge, v00000298144de9c0_0, v00000298144de420_0, v00000298144de4c0_0, v00000298144de740_0;
S_0000029814453950 .scope function.vec4.s32, "sOut" "sOut" 4 62, 4 62 0, S_00000298144537c0;
 .timescale -9 -12;
v00000298144de100_0 .var "input1", 31 0;
v00000298144def60_0 .var "input2", 31 0;
; Variable sOut is vec4 return value of scope S_0000029814453950
TD_DatapathTB.datapath.alu.sOut ;
    %load/vec4 v00000298144def60_0;
    %parti/s 1, 31, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %load/vec4 v00000298144de100_0;
    %load/vec4 v00000298144def60_0;
    %add;
    %ret/vec4 0, 0, 32;  Assign to sOut (store_vec4_to_lval)
    %jmp T_0.2;
T_0.0 ;
    %load/vec4 v00000298144def60_0;
    %inv;
    %store/vec4 v00000298144def60_0, 0, 32;
    %load/vec4 v00000298144def60_0;
    %addi 1, 0, 32;
    %store/vec4 v00000298144def60_0, 0, 32;
    %load/vec4 v00000298144de100_0;
    %load/vec4 v00000298144def60_0;
    %add;
    %ret/vec4 0, 0, 32;  Assign to sOut (store_vec4_to_lval)
    %jmp T_0.2;
T_0.2 ;
    %pop/vec4 1;
    %end;
S_0000029814453ae0 .scope module, "aluCrt" "ALUControl" 3 144, 5 17 0, S_00000298144ea170;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 4 "outALUControl";
    .port_info 1 /INPUT 7 "funct7";
    .port_info 2 /INPUT 4 "funct3";
    .port_info 3 /INPUT 2 "ALUOp";
v00000298144de7e0_0 .net "ALUOp", 1 0, v0000029814573160_0;  alias, 1 drivers
v00000298144de880_0 .net "funct3", 3 0, L_000002981457a650;  1 drivers
v00000298144de920_0 .net "funct7", 6 0, L_000002981457ac90;  1 drivers
v00000298144dea60_0 .var "outALUControl", 3 0;
E_00000298144d2990 .event anyedge, v00000298144de7e0_0, v00000298144de920_0, v00000298144de880_0;
S_000002981444d3c0 .scope module, "control" "Controller" 3 128, 6 17 0, S_00000298144ea170;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 2 "ALUOp";
    .port_info 1 /OUTPUT 1 "branch";
    .port_info 2 /OUTPUT 1 "regWrite";
    .port_info 3 /OUTPUT 1 "memoryToRegister";
    .port_info 4 /OUTPUT 1 "ALUSrc";
    .port_info 5 /OUTPUT 1 "memoryRead";
    .port_info 6 /OUTPUT 1 "memoryWrite";
    .port_info 7 /INPUT 7 "opcode";
v0000029814573160_0 .var "ALUOp", 1 0;
v0000029814573b60_0 .var "ALUSrc", 0 0;
v0000029814573840_0 .var "branch", 0 0;
v00000298145721c0_0 .var "memoryRead", 0 0;
v0000029814572bc0_0 .var "memoryToRegister", 0 0;
v0000029814573c00_0 .var "memoryWrite", 0 0;
v0000029814573ac0_0 .net "opcode", 6 0, L_000002981457b2d0;  1 drivers
v0000029814572800_0 .var "regWrite", 0 0;
E_00000298144d4350 .event anyedge, v0000029814573ac0_0;
S_000002981444d550 .scope module, "dataMem" "DataMemory" 3 224, 7 17 0, S_00000298144ea170;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "readData";
    .port_info 1 /INPUT 32 "address";
    .port_info 2 /INPUT 32 "writeData";
    .port_info 3 /INPUT 1 "clock";
    .port_info 4 /INPUT 1 "memWrite";
    .port_info 5 /INPUT 1 "memRead";
    .port_info 6 /INPUT 1 "reset";
v0000029814573fc0_0 .net "address", 31 0, v00000298144de9c0_0;  alias, 1 drivers
v0000029814573020_0 .net "clock", 0 0, v00000298145799a0_0;  alias, 1 drivers
v0000029814572d00 .array "dataArray", 0 31, 31 0;
v0000029814572580_0 .net "memRead", 0 0, v0000029814573c00_0;  alias, 1 drivers
v0000029814572300_0 .net "memWrite", 0 0, v00000298145721c0_0;  alias, 1 drivers
v0000029814572e40_0 .var "readData", 31 0;
v0000029814573a20_0 .net "reset", 0 0, v000002981457abf0_0;  alias, 1 drivers
v00000298145738e0_0 .net "writeData", 31 0, v0000029814573f20_0;  alias, 1 drivers
E_00000298144d41d0 .event posedge, v0000029814573020_0;
E_00000298144d4c50 .event anyedge, v0000029814573a20_0;
S_000002981444d6e0 .scope module, "immGen" "ImmediateGenerator" 3 139, 8 17 0, S_00000298144ea170;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "outImmediate";
    .port_info 1 /INPUT 32 "immediate";
v00000298145732a0_0 .net *"_ivl_1", 6 0, L_000002981457a470;  1 drivers
L_000002981457c118 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029814573700_0 .net *"_ivl_5", 24 0, L_000002981457c118;  1 drivers
v0000029814573ca0_0 .net *"_ivl_7", 3 0, L_000002981457b690;  1 drivers
v0000029814572120_0 .net "funct3", 2 0, L_000002981457b730;  1 drivers
v0000029814572da0_0 .net "immediate", 31 0, v0000029814573d40_0;  alias, 1 drivers
v00000298145730c0_0 .var "immediateOut", 31 0;
v0000029814572f80_0 .net "opcode", 31 0, L_000002981457bc30;  1 drivers
v0000029814572ee0_0 .var "outImmediate", 31 0;
E_00000298144d49d0 .event anyedge, v0000029814572da0_0;
L_000002981457a470 .part v0000029814573d40_0, 0, 7;
L_000002981457bc30 .concat [ 7 25 0 0], L_000002981457a470, L_000002981457c118;
L_000002981457b690 .part v0000029814573d40_0, 12, 4;
L_000002981457b730 .part L_000002981457b690, 0, 3;
S_000002981444e8a0 .scope module, "instructionMem" "InstructionMemory" 3 122, 9 17 0, S_00000298144ea170;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "PC";
    .port_info 2 /INPUT 1 "reset";
v0000029814573980_0 .net8 "PC", 31 0, RS_000002981452caf8;  alias, 2 drivers
v0000029814572260 .array "instructionArray", 0 31, 31 0;
v0000029814573d40_0 .var "out", 31 0;
v0000029814572c60_0 .net "reset", 0 0, v000002981457abf0_0;  alias, 1 drivers
E_00000298144d46d0 .event anyedge, v0000029814573980_0;
S_000002981444ea30 .scope module, "mux1" "MUX_32_2_1" 3 195, 10 17 0, S_00000298144ea170;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "input1";
    .port_info 2 /INPUT 32 "input2";
    .port_info 3 /INPUT 1 "selector";
v0000029814573de0_0 .net "input1", 31 0, v0000029814517150_0;  alias, 1 drivers
v00000298145723a0_0 .net "input2", 31 0, v0000029814572ee0_0;  alias, 1 drivers
v00000298145733e0_0 .var "out", 31 0;
v0000029814573200_0 .net "selector", 0 0, v0000029814573b60_0;  alias, 1 drivers
E_00000298144d5090 .event anyedge, v0000029814573b60_0, v0000029814572ee0_0, v0000029814573de0_0;
S_000002981444ebc0 .scope module, "mux2" "MUX_32_2_1" 3 234, 10 17 0, S_00000298144ea170;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "input1";
    .port_info 2 /INPUT 32 "input2";
    .port_info 3 /INPUT 1 "selector";
v0000029814573340_0 .net "input1", 31 0, v0000029814572e40_0;  alias, 1 drivers
v0000029814573e80_0 .net "input2", 31 0, v00000298144de9c0_0;  alias, 1 drivers
v0000029814573f20_0 .var "out", 31 0;
v0000029814573480_0 .net "selector", 0 0, v0000029814572bc0_0;  alias, 1 drivers
E_00000298144d4210 .event anyedge, v0000029814572bc0_0, v00000298144de9c0_0, v0000029814572e40_0;
S_000002981443de00 .scope module, "mux32And" "MUX32_2_1_and" 3 216, 11 17 0, S_00000298144ea170;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "PCNext";
    .port_info 1 /INPUT 32 "addPC";
    .port_info 2 /INPUT 32 "addPCShift";
    .port_info 3 /INPUT 1 "zero";
    .port_info 4 /INPUT 1 "branch";
v0000029814572440_0 .var "PCNext", 31 0;
v0000029814573520_0 .net "addPC", 31 0, v0000029814572620_0;  alias, 1 drivers
v00000298145735c0_0 .net "addPCShift", 31 0, v00000298145726c0_0;  alias, 1 drivers
v0000029814573660_0 .net "branch", 0 0, v0000029814573840_0;  alias, 1 drivers
v00000298145724e0_0 .var "selector", 0 0;
v0000029814572760_0 .net "zero", 0 0, v00000298144de560_0;  alias, 1 drivers
E_00000298144d4710 .event anyedge, v00000298145735c0_0, v0000029814573520_0;
S_000002981443df90 .scope module, "pcAdd" "PCAdder" 3 117, 12 17 0, S_00000298144ea170;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "outPCAdder";
    .port_info 1 /INPUT 32 "PC";
v00000298145737a0_0 .net8 "PC", 31 0, RS_000002981452caf8;  alias, 2 drivers
v0000029814572620_0 .var "outPCAdder", 31 0;
S_000002981443e120 .scope module, "pcAdderShift" "PCAddeShift" 3 210, 13 17 0, S_00000298144ea170;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "PCAddShift";
    .port_info 1 /INPUT 32 "PC";
    .port_info 2 /INPUT 32 "immediate";
v0000029814572b20_0 .net8 "PC", 31 0, RS_000002981452caf8;  alias, 2 drivers
v00000298145726c0_0 .var "PCAddShift", 31 0;
v00000298145728a0_0 .net "immediate", 31 0, v0000029814572ee0_0;  alias, 1 drivers
S_0000029814435b80 .scope module, "programCounter" "ProgramCounter" 3 110, 14 17 0, S_00000298144ea170;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "outPCNext";
    .port_info 1 /INPUT 32 "PCNext";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "clock";
v0000029814572940_0 .net "PCNext", 31 0, v0000029814572620_0;  alias, 1 drivers
v00000298145729e0_0 .net "clock", 0 0, v00000298145799a0_0;  alias, 1 drivers
v0000029814572a80_0 .var "outPCNext", 31 0;
v0000029814517790_0 .net "reset", 0 0, v000002981457abf0_0;  alias, 1 drivers
S_0000029814435d10 .scope module, "registerMem" "RegisterMemory" 3 151, 15 17 0, S_00000298144ea170;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "outRS1";
    .port_info 1 /OUTPUT 32 "outRS2";
    .port_info 2 /OUTPUT 32 "registerArray1";
    .port_info 3 /OUTPUT 32 "registerArray2";
    .port_info 4 /OUTPUT 32 "registerArray3";
    .port_info 5 /OUTPUT 32 "registerArray4";
    .port_info 6 /OUTPUT 32 "registerArray5";
    .port_info 7 /OUTPUT 32 "registerArray6";
    .port_info 8 /OUTPUT 32 "registerArray7";
    .port_info 9 /OUTPUT 32 "registerArray8";
    .port_info 10 /OUTPUT 32 "registerArray9";
    .port_info 11 /OUTPUT 32 "registerArray10";
    .port_info 12 /OUTPUT 32 "registerArray11";
    .port_info 13 /OUTPUT 32 "registerArray12";
    .port_info 14 /OUTPUT 32 "registerArray13";
    .port_info 15 /OUTPUT 32 "registerArray14";
    .port_info 16 /OUTPUT 32 "registerArray15";
    .port_info 17 /OUTPUT 32 "registerArray16";
    .port_info 18 /OUTPUT 32 "registerArray17";
    .port_info 19 /OUTPUT 32 "registerArray18";
    .port_info 20 /OUTPUT 32 "registerArray19";
    .port_info 21 /OUTPUT 32 "registerArray20";
    .port_info 22 /OUTPUT 32 "registerArray21";
    .port_info 23 /OUTPUT 32 "registerArray22";
    .port_info 24 /OUTPUT 32 "registerArray23";
    .port_info 25 /OUTPUT 32 "registerArray24";
    .port_info 26 /OUTPUT 32 "registerArray25";
    .port_info 27 /OUTPUT 32 "registerArray26";
    .port_info 28 /OUTPUT 32 "registerArray27";
    .port_info 29 /OUTPUT 32 "registerArray28";
    .port_info 30 /OUTPUT 32 "registerArray29";
    .port_info 31 /OUTPUT 32 "registerArray30";
    .port_info 32 /OUTPUT 32 "registerArray31";
    .port_info 33 /OUTPUT 32 "registerArray32";
    .port_info 34 /INPUT 5 "rs1";
    .port_info 35 /INPUT 5 "rs2";
    .port_info 36 /INPUT 5 "rsWrite";
    .port_info 37 /INPUT 32 "dataWrite";
    .port_info 38 /INPUT 1 "rWrite";
    .port_info 39 /INPUT 1 "clk";
    .port_info 40 /INPUT 1 "reset";
v0000029814517290_0 .net "clk", 0 0, v00000298145799a0_0;  alias, 1 drivers
v0000029814517830_0 .net "dataWrite", 31 0, v0000029814573f20_0;  alias, 1 drivers
v0000029814518190_0 .var "outRS1", 31 0;
v0000029814517150_0 .var "outRS2", 31 0;
v00000298145170b0_0 .net "rWrite", 0 0, v0000029814572800_0;  alias, 1 drivers
v0000029814518550 .array "registerArray", 0 31, 31 0;
v0000029814518370_0 .var "registerArray1", 31 0;
v0000029814518050_0 .var "registerArray10", 31 0;
v00000298145185f0_0 .var "registerArray11", 31 0;
v0000029814518c30_0 .var "registerArray12", 31 0;
v0000029814517ab0_0 .var "registerArray13", 31 0;
v0000029814517330_0 .var "registerArray14", 31 0;
v00000298145187d0_0 .var "registerArray15", 31 0;
v00000298145171f0_0 .var "registerArray16", 31 0;
v0000029814518cd0_0 .var "registerArray17", 31 0;
v00000298145173d0_0 .var "registerArray18", 31 0;
v0000029814518d70_0 .var "registerArray19", 31 0;
v0000029814517470_0 .var "registerArray2", 31 0;
v00000298145182d0_0 .var "registerArray20", 31 0;
v00000298145184b0_0 .var "registerArray21", 31 0;
v0000029814518730_0 .var "registerArray22", 31 0;
v0000029814518410_0 .var "registerArray23", 31 0;
v0000029814517510_0 .var "registerArray24", 31 0;
v00000298145178d0_0 .var "registerArray25", 31 0;
v0000029814518690_0 .var "registerArray26", 31 0;
v0000029814518870_0 .var "registerArray27", 31 0;
v00000298145180f0_0 .var "registerArray28", 31 0;
v0000029814518e10_0 .var "registerArray29", 31 0;
v00000298145175b0_0 .var "registerArray3", 31 0;
v0000029814518b90_0 .var "registerArray30", 31 0;
v0000029814517650_0 .var "registerArray31", 31 0;
v0000029814518230_0 .var "registerArray32", 31 0;
v0000029814518eb0_0 .var "registerArray4", 31 0;
v0000029814518910_0 .var "registerArray5", 31 0;
v0000029814517e70_0 .var "registerArray6", 31 0;
v0000029814517a10_0 .var "registerArray7", 31 0;
v0000029814517f10_0 .var "registerArray8", 31 0;
v00000298145176f0_0 .var "registerArray9", 31 0;
v0000029814517970_0 .net "reset", 0 0, v000002981457abf0_0;  alias, 1 drivers
v0000029814517b50_0 .net "rs1", 4 0, L_000002981457a6f0;  1 drivers
v00000298145189b0_0 .net "rs2", 4 0, L_000002981457add0;  1 drivers
v0000029814518f50_0 .net "rsWrite", 4 0, L_000002981457a790;  1 drivers
    .scope S_0000029814435b80;
T_1 ;
    %wait E_00000298144d41d0;
    %load/vec4 v0000029814517790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000029814572a80_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000029814572940_0;
    %assign/vec4 v0000029814572a80_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000002981443df90;
T_2 ;
    %wait E_00000298144d46d0;
    %load/vec4 v00000298145737a0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0000029814572620_0, 0;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000002981444e8a0;
T_3 ;
    %pushi/vec4 1081523, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814572260, 0, 4;
    %pushi/vec4 1081523, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814572260, 0, 4;
    %pushi/vec4 1081523, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814572260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814572260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814572260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814572260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814572260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814572260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814572260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814572260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814572260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814572260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814572260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814572260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814572260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814572260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814572260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814572260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814572260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814572260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814572260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814572260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814572260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814572260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814572260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814572260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814572260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814572260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814572260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814572260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814572260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814572260, 0, 4;
    %end;
    .thread T_3;
    .scope S_000002981444e8a0;
T_4 ;
    %wait E_00000298144d46d0;
    %load/vec4 v0000029814572c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814572260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814572260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814572260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814572260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814572260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814572260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814572260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814572260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814572260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814572260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814572260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814572260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814572260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814572260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814572260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814572260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814572260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814572260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814572260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814572260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814572260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814572260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814572260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814572260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814572260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814572260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814572260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814572260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814572260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814572260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814572260, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814572260, 0, 4;
T_4.0 ;
    %load/vec4 v0000029814573980_0;
    %pushi/vec4 4, 0, 32;
    %div;
    %ix/vec4 4;
    %load/vec4a v0000029814572260, 4;
    %assign/vec4 v0000029814573d40_0, 0;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000002981444d3c0;
T_5 ;
    %wait E_00000298144d4350;
    %load/vec4 v0000029814573ac0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %jmp T_5.4;
T_5.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029814573b60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029814572bc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029814572800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000298145721c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029814573c00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029814573840_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000029814573160_0, 0;
    %jmp T_5.4;
T_5.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029814573b60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029814572bc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029814572800_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000298145721c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029814573c00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029814573840_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000029814573160_0, 0;
    %jmp T_5.4;
T_5.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029814573b60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029814572bc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029814572800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000298145721c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029814573c00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029814573840_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000029814573160_0, 0;
    %jmp T_5.4;
T_5.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029814573b60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029814572bc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029814572800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000298145721c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029814573c00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029814573840_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000029814573160_0, 0;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000002981444d6e0;
T_6 ;
    %wait E_00000298144d49d0;
    %load/vec4 v0000029814572f80_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 32;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 32;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %assign/vec4 v00000298145730c0_0, 0;
    %jmp T_6.4;
T_6.0 ;
    %load/vec4 v0000029814572da0_0;
    %parti/s 1, 31, 6;
    %replicate 21;
    %load/vec4 v0000029814572da0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000029814572da0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000029814572da0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000298145730c0_0, 0;
    %jmp T_6.4;
T_6.1 ;
    %load/vec4 v0000029814572da0_0;
    %parti/s 1, 31, 6;
    %replicate 21;
    %load/vec4 v0000029814572da0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000029814572da0_0;
    %parti/s 4, 21, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000029814572da0_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000298145730c0_0, 0;
    %jmp T_6.4;
T_6.2 ;
    %load/vec4 v0000029814572da0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0000029814572da0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000029814572da0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000029814572da0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %assign/vec4 v00000298145730c0_0, 0;
    %jmp T_6.4;
T_6.4 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000029814453ae0;
T_7 ;
    %wait E_00000298144d2990;
    %load/vec4 v00000298144de7e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %jmp T_7.4;
T_7.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000298144dea60_0, 0, 4;
    %jmp T_7.4;
T_7.1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v00000298144dea60_0, 0, 4;
    %jmp T_7.4;
T_7.2 ;
    %load/vec4 v00000298144de7e0_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %load/vec4 v00000298144de7e0_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.5, 8;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000298144dea60_0, 0;
    %jmp T_7.6;
T_7.5 ;
    %load/vec4 v00000298144de7e0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.7, 8;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000298144dea60_0, 0;
    %jmp T_7.8;
T_7.7 ;
    %load/vec4 v00000298144de7e0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.9, 8;
    %load/vec4 v00000298144de920_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %load/vec4 v00000298144de920_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %and;
    %load/vec4 v00000298144de920_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %and;
    %load/vec4 v00000298144de920_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %and;
    %load/vec4 v00000298144de920_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %and;
    %load/vec4 v00000298144de920_0;
    %parti/s 1, 5, 4;
    %nor/r;
    %and;
    %load/vec4 v00000298144de920_0;
    %parti/s 1, 6, 4;
    %nor/r;
    %and;
    %load/vec4 v00000298144de880_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %and;
    %load/vec4 v00000298144de880_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %and;
    %load/vec4 v00000298144de880_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.11, 8;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000298144dea60_0, 0;
    %jmp T_7.12;
T_7.11 ;
    %load/vec4 v00000298144de920_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %load/vec4 v00000298144de920_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %and;
    %load/vec4 v00000298144de920_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %and;
    %load/vec4 v00000298144de920_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %and;
    %load/vec4 v00000298144de920_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %and;
    %load/vec4 v00000298144de920_0;
    %parti/s 1, 5, 4;
    %and;
    %load/vec4 v00000298144de920_0;
    %parti/s 1, 6, 4;
    %nor/r;
    %and;
    %load/vec4 v00000298144de880_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %and;
    %load/vec4 v00000298144de880_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %and;
    %load/vec4 v00000298144de880_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.13, 8;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000298144dea60_0, 0;
    %jmp T_7.14;
T_7.13 ;
    %load/vec4 v00000298144de920_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %load/vec4 v00000298144de920_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %and;
    %load/vec4 v00000298144de920_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %and;
    %load/vec4 v00000298144de920_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %and;
    %load/vec4 v00000298144de920_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %and;
    %load/vec4 v00000298144de920_0;
    %parti/s 1, 5, 4;
    %nor/r;
    %and;
    %load/vec4 v00000298144de920_0;
    %parti/s 1, 6, 4;
    %nor/r;
    %and;
    %load/vec4 v00000298144de880_0;
    %parti/s 1, 0, 2;
    %and;
    %load/vec4 v00000298144de880_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v00000298144de880_0;
    %parti/s 1, 2, 3;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.15, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000298144dea60_0, 0;
    %jmp T_7.16;
T_7.15 ;
    %load/vec4 v00000298144de920_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %load/vec4 v00000298144de920_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %and;
    %load/vec4 v00000298144de920_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %and;
    %load/vec4 v00000298144de920_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %and;
    %load/vec4 v00000298144de920_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %and;
    %load/vec4 v00000298144de920_0;
    %parti/s 1, 5, 4;
    %nor/r;
    %and;
    %load/vec4 v00000298144de920_0;
    %parti/s 1, 6, 4;
    %nor/r;
    %and;
    %load/vec4 v00000298144de880_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %and;
    %load/vec4 v00000298144de880_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v00000298144de880_0;
    %parti/s 1, 2, 3;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.17, 8;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000298144dea60_0, 0;
    %jmp T_7.18;
T_7.17 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000298144dea60_0, 0;
T_7.18 ;
T_7.16 ;
T_7.14 ;
T_7.12 ;
T_7.9 ;
T_7.8 ;
T_7.6 ;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v00000298144de7e0_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %load/vec4 v00000298144de7e0_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.19, 8;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000298144dea60_0, 0;
    %jmp T_7.20;
T_7.19 ;
    %load/vec4 v00000298144de7e0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.21, 8;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000298144dea60_0, 0;
    %jmp T_7.22;
T_7.21 ;
    %load/vec4 v00000298144de7e0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.23, 8;
    %load/vec4 v00000298144de920_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %load/vec4 v00000298144de920_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %and;
    %load/vec4 v00000298144de920_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %and;
    %load/vec4 v00000298144de920_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %and;
    %load/vec4 v00000298144de920_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %and;
    %load/vec4 v00000298144de920_0;
    %parti/s 1, 5, 4;
    %nor/r;
    %and;
    %load/vec4 v00000298144de920_0;
    %parti/s 1, 6, 4;
    %nor/r;
    %and;
    %load/vec4 v00000298144de880_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %and;
    %load/vec4 v00000298144de880_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %and;
    %load/vec4 v00000298144de880_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.25, 8;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000298144dea60_0, 0;
    %jmp T_7.26;
T_7.25 ;
    %load/vec4 v00000298144de920_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %load/vec4 v00000298144de920_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %and;
    %load/vec4 v00000298144de920_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %and;
    %load/vec4 v00000298144de920_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %and;
    %load/vec4 v00000298144de920_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %and;
    %load/vec4 v00000298144de920_0;
    %parti/s 1, 5, 4;
    %and;
    %load/vec4 v00000298144de920_0;
    %parti/s 1, 6, 4;
    %nor/r;
    %and;
    %load/vec4 v00000298144de880_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %and;
    %load/vec4 v00000298144de880_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %and;
    %load/vec4 v00000298144de880_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.27, 8;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000298144dea60_0, 0;
    %jmp T_7.28;
T_7.27 ;
    %load/vec4 v00000298144de920_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %load/vec4 v00000298144de920_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %and;
    %load/vec4 v00000298144de920_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %and;
    %load/vec4 v00000298144de920_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %and;
    %load/vec4 v00000298144de920_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %and;
    %load/vec4 v00000298144de920_0;
    %parti/s 1, 5, 4;
    %nor/r;
    %and;
    %load/vec4 v00000298144de920_0;
    %parti/s 1, 6, 4;
    %nor/r;
    %and;
    %load/vec4 v00000298144de880_0;
    %parti/s 1, 0, 2;
    %and;
    %load/vec4 v00000298144de880_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v00000298144de880_0;
    %parti/s 1, 2, 3;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.29, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000298144dea60_0, 0;
    %jmp T_7.30;
T_7.29 ;
    %load/vec4 v00000298144de920_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %load/vec4 v00000298144de920_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %and;
    %load/vec4 v00000298144de920_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %and;
    %load/vec4 v00000298144de920_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %and;
    %load/vec4 v00000298144de920_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %and;
    %load/vec4 v00000298144de920_0;
    %parti/s 1, 5, 4;
    %nor/r;
    %and;
    %load/vec4 v00000298144de920_0;
    %parti/s 1, 6, 4;
    %nor/r;
    %and;
    %load/vec4 v00000298144de880_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %and;
    %load/vec4 v00000298144de880_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v00000298144de880_0;
    %parti/s 1, 2, 3;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.31, 8;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000298144dea60_0, 0;
    %jmp T_7.32;
T_7.31 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000298144dea60_0, 0;
T_7.32 ;
T_7.30 ;
T_7.28 ;
T_7.26 ;
T_7.23 ;
T_7.22 ;
T_7.20 ;
    %jmp T_7.4;
T_7.4 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000029814435d10;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814518550, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814518550, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814518550, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814518550, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814518550, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814518550, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814518550, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814518550, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814518550, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814518550, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814518550, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814518550, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814518550, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814518550, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814518550, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814518550, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814518550, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814518550, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814518550, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814518550, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814518550, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814518550, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814518550, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814518550, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814518550, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814518550, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814518550, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814518550, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814518550, 0, 4;
    %pushi/vec4 252, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814518550, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814518550, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814518550, 0, 4;
    %end;
    .thread T_8;
    .scope S_0000029814435d10;
T_9 ;
    %wait E_00000298144d41d0;
    %load/vec4 v0000029814517970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814518550, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814518550, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814518550, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814518550, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814518550, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814518550, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814518550, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814518550, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814518550, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814518550, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814518550, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814518550, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814518550, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814518550, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814518550, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814518550, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814518550, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814518550, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814518550, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814518550, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814518550, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814518550, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814518550, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814518550, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814518550, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814518550, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814518550, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814518550, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814518550, 0, 4;
    %pushi/vec4 252, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814518550, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814518550, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814518550, 0, 4;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v00000298145170b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0000029814518f50_0;
    %cmpi/ne 0, 0, 5;
    %jmp/0xz  T_9.4, 4;
    %load/vec4 v0000029814517830_0;
    %load/vec4 v0000029814518f50_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814518550, 0, 4;
T_9.4 ;
T_9.2 ;
T_9.1 ;
    %load/vec4 v0000029814517b50_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000029814518550, 4;
    %assign/vec4 v0000029814518190_0, 0;
    %load/vec4 v00000298145189b0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000029814518550, 4;
    %assign/vec4 v0000029814517150_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000029814518550, 4;
    %assign/vec4 v0000029814518370_0, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000029814518550, 4;
    %assign/vec4 v0000029814517470_0, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000029814518550, 4;
    %assign/vec4 v00000298145175b0_0, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000029814518550, 4;
    %assign/vec4 v0000029814518eb0_0, 0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000029814518550, 4;
    %assign/vec4 v0000029814518910_0, 0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000029814518550, 4;
    %assign/vec4 v0000029814517e70_0, 0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000029814518550, 4;
    %assign/vec4 v0000029814517a10_0, 0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000029814518550, 4;
    %assign/vec4 v0000029814517f10_0, 0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000029814518550, 4;
    %assign/vec4 v00000298145176f0_0, 0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000029814518550, 4;
    %assign/vec4 v0000029814518050_0, 0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000029814518550, 4;
    %assign/vec4 v00000298145185f0_0, 0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000029814518550, 4;
    %assign/vec4 v0000029814518c30_0, 0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000029814518550, 4;
    %assign/vec4 v0000029814517ab0_0, 0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000029814518550, 4;
    %assign/vec4 v0000029814517330_0, 0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000029814518550, 4;
    %assign/vec4 v00000298145187d0_0, 0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000029814518550, 4;
    %assign/vec4 v00000298145171f0_0, 0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000029814518550, 4;
    %assign/vec4 v0000029814518cd0_0, 0;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000029814518550, 4;
    %assign/vec4 v00000298145173d0_0, 0;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000029814518550, 4;
    %assign/vec4 v0000029814518d70_0, 0;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000029814518550, 4;
    %assign/vec4 v00000298145182d0_0, 0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000029814518550, 4;
    %assign/vec4 v00000298145184b0_0, 0;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000029814518550, 4;
    %assign/vec4 v0000029814518730_0, 0;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000029814518550, 4;
    %assign/vec4 v0000029814518410_0, 0;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000029814518550, 4;
    %assign/vec4 v0000029814517510_0, 0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000029814518550, 4;
    %assign/vec4 v00000298145178d0_0, 0;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000029814518550, 4;
    %assign/vec4 v0000029814518690_0, 0;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000029814518550, 4;
    %assign/vec4 v0000029814518870_0, 0;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000029814518550, 4;
    %assign/vec4 v00000298145180f0_0, 0;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000029814518550, 4;
    %assign/vec4 v0000029814518e10_0, 0;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000029814518550, 4;
    %assign/vec4 v0000029814518b90_0, 0;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000029814518550, 4;
    %assign/vec4 v0000029814517650_0, 0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000029814518550, 4;
    %assign/vec4 v0000029814518230_0, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_000002981444ea30;
T_10 ;
    %wait E_00000298144d5090;
    %load/vec4 v0000029814573200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v00000298145723a0_0;
    %assign/vec4 v00000298145733e0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000029814573de0_0;
    %assign/vec4 v00000298145733e0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_00000298144537c0;
T_11 ;
    %wait E_00000298144d2710;
    %load/vec4 v00000298144de9c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000298144de560_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000298144de560_0, 0;
T_11.1 ;
    %load/vec4 v00000298144de420_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000298144de9c0_0, 0;
    %jmp T_11.9;
T_11.2 ;
    %load/vec4 v00000298144de4c0_0;
    %load/vec4 v00000298144de740_0;
    %and;
    %assign/vec4 v00000298144de9c0_0, 0;
    %jmp T_11.9;
T_11.3 ;
    %load/vec4 v00000298144de4c0_0;
    %load/vec4 v00000298144de740_0;
    %or;
    %assign/vec4 v00000298144de9c0_0, 0;
    %jmp T_11.9;
T_11.4 ;
    %load/vec4 v00000298144de4c0_0;
    %load/vec4 v00000298144de740_0;
    %add;
    %assign/vec4 v00000298144de9c0_0, 0;
    %jmp T_11.9;
T_11.5 ;
    %load/vec4 v00000298144de4c0_0;
    %load/vec4 v00000298144de740_0;
    %sub;
    %assign/vec4 v00000298144de9c0_0, 0;
    %jmp T_11.9;
T_11.6 ;
    %load/vec4 v00000298144de4c0_0;
    %load/vec4 v00000298144de740_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_11.10, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_11.11, 8;
T_11.10 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_11.11, 8;
 ; End of false expr.
    %blend;
T_11.11;
    %assign/vec4 v00000298144de9c0_0, 0;
    %jmp T_11.9;
T_11.7 ;
    %load/vec4 v00000298144de4c0_0;
    %load/vec4 v00000298144de740_0;
    %or;
    %inv;
    %assign/vec4 v00000298144de9c0_0, 0;
    %jmp T_11.9;
T_11.9 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_000002981443e120;
T_12 ;
    %wait E_00000298144d46d0;
    %load/vec4 v0000029814572b20_0;
    %load/vec4 v00000298145728a0_0;
    %add;
    %assign/vec4 v00000298145726c0_0, 0;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_000002981443de00;
T_13 ;
    %wait E_00000298144d4710;
    %load/vec4 v0000029814572760_0;
    %load/vec4 v0000029814573660_0;
    %and;
    %assign/vec4 v00000298145724e0_0, 0;
    %load/vec4 v00000298145724e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v00000298145735c0_0;
    %assign/vec4 v0000029814572440_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0000029814573520_0;
    %assign/vec4 v0000029814572440_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000002981444d550;
T_14 ;
    %wait E_00000298144d4c50;
    %load/vec4 v0000029814573a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814572d00, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814572d00, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814572d00, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814572d00, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814572d00, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814572d00, 0, 4;
    %pushi/vec4 6, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814572d00, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814572d00, 0, 4;
    %pushi/vec4 8, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814572d00, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814572d00, 0, 4;
    %pushi/vec4 10, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814572d00, 0, 4;
    %pushi/vec4 11, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814572d00, 0, 4;
    %pushi/vec4 12, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814572d00, 0, 4;
    %pushi/vec4 13, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814572d00, 0, 4;
    %pushi/vec4 14, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814572d00, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814572d00, 0, 4;
    %pushi/vec4 16, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814572d00, 0, 4;
    %pushi/vec4 17, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814572d00, 0, 4;
    %pushi/vec4 18, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814572d00, 0, 4;
    %pushi/vec4 19, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814572d00, 0, 4;
    %pushi/vec4 20, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814572d00, 0, 4;
    %pushi/vec4 21, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814572d00, 0, 4;
    %pushi/vec4 22, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814572d00, 0, 4;
    %pushi/vec4 23, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814572d00, 0, 4;
    %pushi/vec4 24, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814572d00, 0, 4;
    %pushi/vec4 25, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814572d00, 0, 4;
    %pushi/vec4 26, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814572d00, 0, 4;
    %pushi/vec4 27, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814572d00, 0, 4;
    %pushi/vec4 28, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814572d00, 0, 4;
    %pushi/vec4 29, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814572d00, 0, 4;
    %pushi/vec4 30, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814572d00, 0, 4;
    %pushi/vec4 31, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814572d00, 0, 4;
T_14.0 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000002981444d550;
T_15 ;
    %wait E_00000298144d41d0;
    %load/vec4 v0000029814572300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v00000298145738e0_0;
    %ix/getv 3, v0000029814573fc0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029814572d00, 0, 4;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0000029814572580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %ix/getv 4, v0000029814573fc0_0;
    %load/vec4a v0000029814572d00, 4;
    %assign/vec4 v0000029814572e40_0, 0;
T_15.2 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000002981444ebc0;
T_16 ;
    %wait E_00000298144d4210;
    %load/vec4 v0000029814573480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0000029814573e80_0;
    %assign/vec4 v0000029814573f20_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0000029814573340_0;
    %assign/vec4 v0000029814573f20_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_00000298144ee5f0;
T_17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000298145799a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002981457abf0_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call 2 98 "$finish" {0 0 0};
    %end;
    .thread T_17;
    .scope S_00000298144ee5f0;
T_18 ;
T_18.0 ;
    %delay 20000, 0;
    %load/vec4 v00000298145799a0_0;
    %inv;
    %store/vec4 v00000298145799a0_0, 0, 1;
    %jmp T_18.0;
    %end;
    .thread T_18;
    .scope S_00000298144ee5f0;
T_19 ;
    %vpi_call 2 108 "$monitor", "\011\011\011 Register         Decimal               Binary\012                         0                %03d                   %b\012                         1                %03d                   %b\012                         2                %03d                   %b\012                         3                %03d                   %b\012                         4                %03d                   %b\012                         5                %03d                   %b\012                         6                %03d                   %b\012                         7                %03d                   %b\012                         8                %03d                   %b\012                         9                %03d                   %b\012                         10               %03d                   %b\012                         11               %03d                   %b\012                         12               %03d                   %b\012                         13               %03d                   %b\012                         14               %03d                   %b\012                         15               %03d                   %b\012                         16               %03d                   %b\012                         17               %03d                   %b\012                         18               %03d                   %b\012                         19               %03d                   %b\012                         20               %03d                   %b\012                         21               %03d                   %b\012                         22               %03d                   %b\012                         23               %03d                   %b\012                         24               %03d                   %b\012                         25               %03d                   %b\012                         26               %03d                   %b\012                         27               %03d                   %b\012                         28               %03d                   %b\012                         29               %03d                   %b\012                         30               %03d                   %b\012                         31               %03d                   %b\012                         clock = %d\012", v0000029814579a40_0, v0000029814579a40_0, v000002981457a970_0, v000002981457a970_0, v000002981457a3d0_0, v000002981457a3d0_0, v000002981457b4b0_0, v000002981457b4b0_0, v000002981457b370_0, v000002981457b370_0, v000002981457ab50_0, v000002981457ab50_0, v000002981457b230_0, v000002981457b230_0, v000002981457a330_0, v000002981457a330_0, v000002981457b5f0_0, v000002981457b5f0_0, v0000029814579e00_0, v0000029814579e00_0, v000002981457bf50_0, v000002981457bf50_0, v000002981457a510_0, v000002981457a510_0, v000002981457ad30_0, v000002981457ad30_0, v000002981457a830_0, v000002981457a830_0, v000002981457a5b0_0, v000002981457a5b0_0, v000002981457afb0_0, v000002981457afb0_0, v000002981457ae70_0, v000002981457ae70_0, v000002981457a8d0_0, v000002981457a8d0_0, v000002981457bff0_0, v000002981457bff0_0, v000002981457b410_0, v000002981457b410_0, v000002981457b050_0, v000002981457b050_0, v000002981457a150_0, v000002981457a150_0, v000002981457b9b0_0, v000002981457b9b0_0, v000002981457a1f0_0, v000002981457a1f0_0, v000002981457b910_0, v000002981457b910_0, v000002981457baf0_0, v000002981457baf0_0, v000002981457aa10_0, v000002981457aa10_0, v000002981457be10_0, v000002981457be10_0, v000002981457a290_0, v000002981457a290_0, v000002981457aab0_0, v000002981457aab0_0, v000002981457b550_0, v000002981457b550_0, v000002981457beb0_0, v000002981457beb0_0, v00000298145799a0_0 {0 0 0};
    %vpi_call 2 175 "$dumpfile", "datafile.vcd" {0 0 0};
    %vpi_call 2 176 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000298144ee5f0 {0 0 0};
    %end;
    .thread T_19;
# The file index is used to find the file name in the following table.
:file_names 16;
    "N/A";
    "<interactive>";
    "DatapathTB.v";
    "./Datapath.v";
    "./ALU.v";
    "./ALUControl.v";
    "./Controller.v";
    "./DataMemory.v";
    "./ImmediateGenerator.v";
    "./InstructionMemory.v";
    "./MUX32_2_1.v";
    "./MUX32_2_1_and.v";
    "./PCAdder.v";
    "./PCAdderShift.v";
    "./ProgramCounter.v";
    "./RegisterMemory.v";
