
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000076                       # Number of seconds simulated
sim_ticks                                    75532500                       # Number of ticks simulated
final_tick                                   75532500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 178284                       # Simulator instruction rate (inst/s)
host_op_rate                                   182464                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                7512844                       # Simulator tick rate (ticks/s)
host_mem_usage                                 722276                       # Number of bytes of host memory used
host_seconds                                    10.05                       # Real time elapsed on the host
sim_insts                                     1792424                       # Number of instructions simulated
sim_ops                                       1834448                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu00.inst         38528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu00.data         63296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.inst          3264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.data          1344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.inst          3328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.data          1408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.inst          3328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.data          1472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.inst          3328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.data          1408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.inst          3328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.data          1472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.inst          3264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.data          1472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.inst          3328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.data          1728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.inst          3328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.data          1792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.inst          3328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.data          1600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.inst          3392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.data          1472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.inst          3392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.data          1664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.inst          3456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.data          1600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.inst          3584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.data          1600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.inst          3200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.data          1408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.inst          3264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.data          1472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             174848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu00.inst        38528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu01.inst         3264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu02.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu03.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu04.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu05.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu06.inst         3264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu07.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu08.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu09.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu10.inst         3392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu11.inst         3392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu12.inst         3456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu13.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu14.inst         3200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu15.inst         3264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         88640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks         6656                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            6656                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu00.inst            602                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu00.data            989                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.inst             51                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.data             21                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.inst             52                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.data             22                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.inst             52                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.data             23                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.inst             52                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.data             22                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.inst             52                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.data             23                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.inst             51                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.data             23                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.inst             52                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.data             27                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.inst             52                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.data             28                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.inst             52                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.data             25                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.inst             53                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.data             23                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.inst             53                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.data             26                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.inst             54                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.data             25                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.inst             56                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.data             25                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.inst             50                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.data             22                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.inst             51                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.data             23                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2732                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks           104                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                104                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu00.inst        510085063                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu00.data        837996889                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.inst         43213186                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.data         17793665                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.inst         44060504                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.data         18640982                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.inst         44060504                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.data         19488300                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.inst         44060504                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.data         18640982                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.inst         44060504                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.data         19488300                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.inst         43213186                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.data         19488300                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.inst         44060504                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.data         22877569                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.inst         44060504                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.data         23724887                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.inst         44060504                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.data         21182934                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.inst         44907821                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.data         19488300                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.inst         44907821                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.data         22030252                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.inst         45755139                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.data         21182934                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.inst         47449773                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.data         21182934                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.inst         42365869                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.data         18640982                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.inst         43213186                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.data         19488300                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2314871082                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu00.inst    510085063                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu01.inst     43213186                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu02.inst     44060504                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu03.inst     44060504                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu04.inst     44060504                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu05.inst     44060504                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu06.inst     43213186                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu07.inst     44060504                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu08.inst     44060504                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu09.inst     44060504                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu10.inst     44907821                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu11.inst     44907821                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu12.inst     45755139                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu13.inst     47449773                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu14.inst     42365869                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu15.inst     43213186                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total       1173534571                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        88121008                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             88121008                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        88121008                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.inst       510085063                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.data       837996889                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.inst        43213186                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.data        17793665                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.inst        44060504                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.data        18640982                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.inst        44060504                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.data        19488300                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.inst        44060504                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.data        18640982                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.inst        44060504                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.data        19488300                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.inst        43213186                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.data        19488300                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.inst        44060504                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.data        22877569                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.inst        44060504                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.data        23724887                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.inst        44060504                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.data        21182934                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.inst        44907821                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.data        19488300                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.inst        44907821                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.data        22030252                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.inst        45755139                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.data        21182934                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.inst        47449773                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.data        21182934                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.inst        42365869                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.data        18640982                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.inst        43213186                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.data        19488300                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2402992089                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        2733                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        104                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2733                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      104                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 169728                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    5184                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    5376                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  174912                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 6656                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     81                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     2                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           16                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               265                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               606                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               318                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               309                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               210                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               210                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               277                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               172                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                27                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                9                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               38                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               41                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              146                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                20                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                24                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               27                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         3                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                      75525000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  2733                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  104                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     893                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     585                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     127                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      66                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      51                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      39                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      44                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      49                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      82                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      80                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     76                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     64                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     83                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     51                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     52                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     48                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                     23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                     18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                     18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                     18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                     19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                     21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                     19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                     20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                     27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      5                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          456                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    376.701754                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   202.065924                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   386.431221                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          192     42.11%     42.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           66     14.47%     56.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           32      7.02%     63.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           24      5.26%     68.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           13      2.85%     71.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           12      2.63%     74.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           17      3.73%     78.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            9      1.97%     80.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           91     19.96%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          456                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            5                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     521.600000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    235.168154                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    570.587680                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63              2     40.00%     40.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            1     20.00%     60.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            1     20.00%     80.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279            1     20.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             5                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            5                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.800000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.730233                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.788854                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                4     80.00%     80.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1     20.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             5                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                     88245000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               137970000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   13260000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     33274.89                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                52024.89                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      2247.09                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        71.17                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2315.72                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     88.12                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        18.11                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    17.56                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.56                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       2.90                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      14.06                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     2197                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      70                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.84                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                68.63                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      26621.43                       # Average gap between requests
system.mem_ctrls.pageHitRate                    82.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  3008880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  1641750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                17690400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                 265680                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy              4577040                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             46576125                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              1345500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy               75105375                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower           1067.804653                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE      1816250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       2340000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      66193750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                   302400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   165000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 1879800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                 174960                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy              4577040                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             32907240                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             13335750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy               53342190                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            758.388313                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     24380000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       2340000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      46021000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu00.branchPred.lookups                 23031                       # Number of BP lookups
system.cpu00.branchPred.condPredicted           20514                       # Number of conditional branches predicted
system.cpu00.branchPred.condIncorrect            1165                       # Number of conditional branches incorrect
system.cpu00.branchPred.BTBLookups              18216                       # Number of BTB lookups
system.cpu00.branchPred.BTBHits                 15042                       # Number of BTB hits
system.cpu00.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu00.branchPred.BTBHitPct           82.575758                       # BTB Hit Percentage
system.cpu00.branchPred.usedRAS                  1030                       # Number of times the RAS was used to get a target.
system.cpu00.branchPred.RASInCorrect               15                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu00.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu00.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu00.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu00.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu00.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu00.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu00.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu00.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu00.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu00.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu00.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu00.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu00.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu00.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu00.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu00.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu00.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu00.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.inst_hits                          0                       # ITB inst hits
system.cpu00.dtb.inst_misses                        0                       # ITB inst misses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu00.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu00.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu00.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu00.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu00.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu00.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu00.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu00.dtb.hits                               0                       # DTB hits
system.cpu00.dtb.misses                             0                       # DTB misses
system.cpu00.dtb.accesses                           0                       # DTB accesses
system.cpu00.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu00.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu00.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu00.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu00.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu00.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu00.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu00.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu00.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu00.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu00.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu00.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu00.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu00.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu00.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu00.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu00.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu00.itb.walker.walks                       0                       # Table walker walks requested
system.cpu00.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.inst_hits                          0                       # ITB inst hits
system.cpu00.itb.inst_misses                        0                       # ITB inst misses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu00.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu00.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu00.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu00.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu00.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu00.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu00.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu00.itb.hits                               0                       # DTB hits
system.cpu00.itb.misses                             0                       # DTB misses
system.cpu00.itb.accesses                           0                       # DTB accesses
system.cpu00.workload.num_syscalls                918                       # Number of system calls
system.cpu00.numCycles                         151066                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.fetch.icacheStallCycles            32204                       # Number of cycles fetch is stalled on an Icache miss
system.cpu00.fetch.Insts                       183202                       # Number of instructions fetch has processed
system.cpu00.fetch.Branches                     23031                       # Number of branches that fetch encountered
system.cpu00.fetch.predictedBranches            16072                       # Number of branches that fetch has predicted taken
system.cpu00.fetch.Cycles                       82085                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu00.fetch.SquashCycles                  2547                       # Number of cycles fetch has spent squashing
system.cpu00.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu00.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.cpu00.fetch.CacheLines                   19220                       # Number of cache lines fetched
system.cpu00.fetch.IcacheSquashes                 608                       # Number of outstanding Icache misses that were squashed
system.cpu00.fetch.rateDist::samples           115564                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::mean            1.745050                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::stdev           3.054931                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::0                  83296     72.08%     72.08% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::1                   1727      1.49%     73.57% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::2                   2727      2.36%     75.93% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::3                    868      0.75%     76.68% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::4                   2582      2.23%     78.92% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::5                    794      0.69%     79.60% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::6                   2500      2.16%     81.77% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::7                   5978      5.17%     86.94% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::8                  15092     13.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::total             115564                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.branchRate                0.152457                       # Number of branch fetches per cycle
system.cpu00.fetch.rate                      1.212728                       # Number of inst fetches per cycle
system.cpu00.decode.IdleCycles                  28895                       # Number of cycles decode is idle
system.cpu00.decode.BlockedCycles               56411                       # Number of cycles decode is blocked
system.cpu00.decode.RunCycles                   27082                       # Number of cycles decode is running
system.cpu00.decode.UnblockCycles                2211                       # Number of cycles decode is unblocking
system.cpu00.decode.SquashCycles                  965                       # Number of cycles decode is squashing
system.cpu00.decode.BranchResolved               1057                       # Number of times decode resolved a branch
system.cpu00.decode.BranchMispred                 319                       # Number of times decode detected a branch misprediction
system.cpu00.decode.DecodedInsts               191997                       # Number of instructions handled by decode
system.cpu00.decode.SquashedInsts                1156                       # Number of squashed instructions handled by decode
system.cpu00.rename.SquashCycles                  965                       # Number of cycles rename is squashing
system.cpu00.rename.IdleCycles                  30514                       # Number of cycles rename is idle
system.cpu00.rename.BlockCycles                  5176                       # Number of cycles rename is blocking
system.cpu00.rename.serializeStallCycles        14527                       # count of cycles rename stalled for serializing inst
system.cpu00.rename.RunCycles                   27579                       # Number of cycles rename is running
system.cpu00.rename.UnblockCycles               36803                       # Number of cycles rename is unblocking
system.cpu00.rename.RenamedInsts               188486                       # Number of instructions processed by rename
system.cpu00.rename.ROBFullEvents                 132                       # Number of times rename has blocked due to ROB full
system.cpu00.rename.IQFullEvents                  307                       # Number of times rename has blocked due to IQ full
system.cpu00.rename.LQFullEvents                  370                       # Number of times rename has blocked due to LQ full
system.cpu00.rename.SQFullEvents                35348                       # Number of times rename has blocked due to SQ full
system.cpu00.rename.RenamedOperands            233117                       # Number of destination operands rename has renamed
system.cpu00.rename.RenameLookups              930312                       # Number of register rename lookups that rename has made
system.cpu00.rename.int_rename_lookups         288815                       # Number of integer rename lookups
system.cpu00.rename.fp_rename_lookups              22                       # Number of floating rename lookups
system.cpu00.rename.CommittedMaps              208256                       # Number of HB maps that are committed
system.cpu00.rename.UndoneMaps                  24861                       # Number of HB maps that are undone due to squashing
system.cpu00.rename.serializingInsts              184                       # count of serializing insts renamed
system.cpu00.rename.tempSerializingInsts          184                       # count of temporary serializing insts renamed
system.cpu00.rename.skidInsts                   12289                       # count of insts added to the skid buffer
system.cpu00.memDep0.insertedLoads              29249                       # Number of loads inserted to the mem dependence unit.
system.cpu00.memDep0.insertedStores             22702                       # Number of stores inserted to the mem dependence unit.
system.cpu00.memDep0.conflictingLoads             956                       # Number of conflicting loads.
system.cpu00.memDep0.conflictingStores            669                       # Number of conflicting stores.
system.cpu00.iq.iqInstsAdded                   183642                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu00.iq.iqNonSpecInstsAdded               350                       # Number of non-speculative instructions added to the IQ
system.cpu00.iq.iqInstsIssued                  177296                       # Number of instructions issued
system.cpu00.iq.iqSquashedInstsIssued              68                       # Number of squashed instructions issued
system.cpu00.iq.iqSquashedInstsExamined         16324                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu00.iq.iqSquashedOperandsExamined        41467                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu00.iq.iqSquashedNonSpecRemoved           93                       # Number of squashed non-spec instructions that were removed
system.cpu00.iq.issued_per_cycle::samples       115564                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::mean       1.534180                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::stdev      2.288726                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::0             66576     57.61%     57.61% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::1             10508      9.09%     66.70% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::2              5065      4.38%     71.09% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::3             12537     10.85%     81.93% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::4              8058      6.97%     88.91% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::5              2443      2.11%     91.02% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::6              2931      2.54%     93.56% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::7              2554      2.21%     95.77% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::8              4892      4.23%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::total        115564                       # Number of insts issued each cycle
system.cpu00.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntAlu                  1561     24.21%     24.21% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntMult                 4347     67.43%     91.64% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntDiv                     0      0.00%     91.64% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatAdd                   0      0.00%     91.64% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCmp                   0      0.00%     91.64% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCvt                   0      0.00%     91.64% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMult                  0      0.00%     91.64% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatDiv                   0      0.00%     91.64% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatSqrt                  0      0.00%     91.64% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAdd                    0      0.00%     91.64% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAddAcc                 0      0.00%     91.64% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAlu                    0      0.00%     91.64% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCmp                    0      0.00%     91.64% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCvt                    0      0.00%     91.64% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMisc                   0      0.00%     91.64% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMult                   0      0.00%     91.64% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMultAcc                0      0.00%     91.64% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShift                  0      0.00%     91.64% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShiftAcc               0      0.00%     91.64% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSqrt                   0      0.00%     91.64% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAdd               0      0.00%     91.64% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAlu               0      0.00%     91.64% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCmp               0      0.00%     91.64% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCvt               0      0.00%     91.64% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatDiv               0      0.00%     91.64% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMisc              0      0.00%     91.64% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMult              0      0.00%     91.64% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMultAcc            0      0.00%     91.64% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatSqrt              0      0.00%     91.64% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemRead                  234      3.63%     95.27% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemWrite                 305      4.73%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IntAlu              108962     61.46%     61.46% # Type of FU issued
system.cpu00.iq.FU_type_0::IntMult              17768     10.02%     71.48% # Type of FU issued
system.cpu00.iq.FU_type_0::IntDiv                   0      0.00%     71.48% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatAdd                 0      0.00%     71.48% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCmp                 0      0.00%     71.48% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCvt                 0      0.00%     71.48% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMult                0      0.00%     71.48% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatDiv                 0      0.00%     71.48% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatSqrt                0      0.00%     71.48% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAdd                  0      0.00%     71.48% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAddAcc               0      0.00%     71.48% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAlu                  0      0.00%     71.48% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCmp                  0      0.00%     71.48% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCvt                  0      0.00%     71.48% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMisc                 0      0.00%     71.48% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMult                 0      0.00%     71.48% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMultAcc              0      0.00%     71.48% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShift                0      0.00%     71.48% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShiftAcc             0      0.00%     71.48% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSqrt                 0      0.00%     71.48% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAdd             0      0.00%     71.48% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAlu             0      0.00%     71.48% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCmp             0      0.00%     71.48% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCvt             0      0.00%     71.48% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatDiv             0      0.00%     71.48% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMisc            3      0.00%     71.48% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMult            0      0.00%     71.48% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.48% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatSqrt            0      0.00%     71.48% # Type of FU issued
system.cpu00.iq.FU_type_0::MemRead              28762     16.22%     87.70% # Type of FU issued
system.cpu00.iq.FU_type_0::MemWrite             21801     12.30%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::total               177296                       # Type of FU issued
system.cpu00.iq.rate                         1.173633                       # Inst issue rate
system.cpu00.iq.fu_busy_cnt                      6447                       # FU busy when requested
system.cpu00.iq.fu_busy_rate                 0.036363                       # FU busy rate (busy events/executed inst)
system.cpu00.iq.int_inst_queue_reads           476610                       # Number of integer instruction queue reads
system.cpu00.iq.int_inst_queue_writes          200358                       # Number of integer instruction queue writes
system.cpu00.iq.int_inst_queue_wakeup_accesses       174389                       # Number of integer instruction queue wakeup accesses
system.cpu00.iq.fp_inst_queue_reads                61                       # Number of floating instruction queue reads
system.cpu00.iq.fp_inst_queue_writes               28                       # Number of floating instruction queue writes
system.cpu00.iq.fp_inst_queue_wakeup_accesses           28                       # Number of floating instruction queue wakeup accesses
system.cpu00.iq.int_alu_accesses               183710                       # Number of integer alu accesses
system.cpu00.iq.fp_alu_accesses                    33                       # Number of floating point alu accesses
system.cpu00.iew.lsq.thread0.forwLoads            132                       # Number of loads that had data forwarded from stores
system.cpu00.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu00.iew.lsq.thread0.squashedLoads         3474                       # Number of loads squashed
system.cpu00.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu00.iew.lsq.thread0.memOrderViolation           72                       # Number of memory ordering violations
system.cpu00.iew.lsq.thread0.squashedStores         1546                       # Number of stores squashed
system.cpu00.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu00.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu00.iew.lsq.thread0.rescheduledLoads          179                       # Number of loads that were rescheduled
system.cpu00.iew.lsq.thread0.cacheBlocked           55                       # Number of times an access to memory failed due to the cache being blocked
system.cpu00.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu00.iew.iewSquashCycles                  965                       # Number of cycles IEW is squashing
system.cpu00.iew.iewBlockCycles                  2211                       # Number of cycles IEW is blocking
system.cpu00.iew.iewUnblockCycles                2772                       # Number of cycles IEW is unblocking
system.cpu00.iew.iewDispatchedInsts            184000                       # Number of instructions dispatched to IQ
system.cpu00.iew.iewDispSquashedInsts             266                       # Number of squashed instructions skipped by dispatch
system.cpu00.iew.iewDispLoadInsts               29249                       # Number of dispatched load instructions
system.cpu00.iew.iewDispStoreInsts              22702                       # Number of dispatched store instructions
system.cpu00.iew.iewDispNonSpecInsts              174                       # Number of dispatched non-speculative instructions
system.cpu00.iew.iewIQFullEvents                   26                       # Number of times the IQ has become full, causing a stall
system.cpu00.iew.iewLSQFullEvents                2736                       # Number of times the LSQ has become full, causing a stall
system.cpu00.iew.memOrderViolationEvents           72                       # Number of memory order violations
system.cpu00.iew.predictedTakenIncorrect          402                       # Number of branches that were predicted taken incorrectly
system.cpu00.iew.predictedNotTakenIncorrect          570                       # Number of branches that were predicted not taken incorrectly
system.cpu00.iew.branchMispredicts                972                       # Number of branch mispredicts detected at execute
system.cpu00.iew.iewExecutedInsts              175962                       # Number of executed instructions
system.cpu00.iew.iewExecLoadInsts               28303                       # Number of load instructions executed
system.cpu00.iew.iewExecSquashedInsts            1334                       # Number of squashed instructions skipped in execute
system.cpu00.iew.exec_swp                           0                       # number of swp insts executed
system.cpu00.iew.exec_nop                           8                       # number of nop insts executed
system.cpu00.iew.exec_refs                      49910                       # number of memory reference insts executed
system.cpu00.iew.exec_branches                  18598                       # Number of branches executed
system.cpu00.iew.exec_stores                    21607                       # Number of stores executed
system.cpu00.iew.exec_rate                   1.164802                       # Inst execution rate
system.cpu00.iew.wb_sent                       174766                       # cumulative count of insts sent to commit
system.cpu00.iew.wb_count                      174417                       # cumulative count of insts written-back
system.cpu00.iew.wb_producers                  120257                       # num instructions producing a value
system.cpu00.iew.wb_consumers                  222637                       # num instructions consuming a value
system.cpu00.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu00.iew.wb_rate                     1.154575                       # insts written-back per cycle
system.cpu00.iew.wb_fanout                   0.540148                       # average fanout of values written-back
system.cpu00.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu00.commit.commitSquashedInsts         16335                       # The number of squashed insts skipped by commit
system.cpu00.commit.commitNonSpecStalls           257                       # The number of times commit has been forced to stall to communicate backwards
system.cpu00.commit.branchMispredicts             857                       # The number of times a branch was mispredicted
system.cpu00.commit.committed_per_cycle::samples       113008                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::mean     1.483683                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::stdev     2.501292                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::0        69157     61.20%     61.20% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::1        13602     12.04%     73.23% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::2         6950      6.15%     79.38% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::3         1262      1.12%     80.50% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::4         4185      3.70%     84.20% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::5         6168      5.46%     89.66% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::6         2087      1.85%     91.51% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::7          498      0.44%     91.95% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::8         9099      8.05%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::total       113008                       # Number of insts commited each cycle
system.cpu00.commit.committedInsts             153076                       # Number of instructions committed
system.cpu00.commit.committedOps               167668                       # Number of ops (including micro ops) committed
system.cpu00.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu00.commit.refs                        46931                       # Number of memory references committed
system.cpu00.commit.loads                       25775                       # Number of loads committed
system.cpu00.commit.membars                       135                       # Number of memory barriers committed
system.cpu00.commit.branches                    17372                       # Number of branches committed
system.cpu00.commit.fp_insts                       28                       # Number of committed floating point instructions.
system.cpu00.commit.int_insts                  151003                       # Number of committed integer instructions.
system.cpu00.commit.function_calls                403                       # Number of function calls committed.
system.cpu00.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IntAlu         103093     61.49%     61.49% # Class of committed instruction
system.cpu00.commit.op_class_0::IntMult         17641     10.52%     72.01% # Class of committed instruction
system.cpu00.commit.op_class_0::IntDiv              0      0.00%     72.01% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatAdd            0      0.00%     72.01% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCmp            0      0.00%     72.01% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCvt            0      0.00%     72.01% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMult            0      0.00%     72.01% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatDiv            0      0.00%     72.01% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatSqrt            0      0.00%     72.01% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAdd             0      0.00%     72.01% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAddAcc            0      0.00%     72.01% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAlu             0      0.00%     72.01% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCmp             0      0.00%     72.01% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCvt             0      0.00%     72.01% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMisc            0      0.00%     72.01% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMult            0      0.00%     72.01% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMultAcc            0      0.00%     72.01% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShift            0      0.00%     72.01% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShiftAcc            0      0.00%     72.01% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSqrt            0      0.00%     72.01% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAdd            0      0.00%     72.01% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAlu            0      0.00%     72.01% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCmp            0      0.00%     72.01% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCvt            0      0.00%     72.01% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatDiv            0      0.00%     72.01% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMisc            3      0.00%     72.01% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMult            0      0.00%     72.01% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.01% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.01% # Class of committed instruction
system.cpu00.commit.op_class_0::MemRead         25775     15.37%     87.38% # Class of committed instruction
system.cpu00.commit.op_class_0::MemWrite        21156     12.62%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::total          167668                       # Class of committed instruction
system.cpu00.commit.bw_lim_events                9099                       # number cycles where commit BW limit reached
system.cpu00.rob.rob_reads                     287066                       # The number of ROB reads
system.cpu00.rob.rob_writes                    370579                       # The number of ROB writes
system.cpu00.timesIdled                           402                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu00.idleCycles                         35502                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu00.committedInsts                    153076                       # Number of Instructions Simulated
system.cpu00.committedOps                      167668                       # Number of Ops (including micro ops) Simulated
system.cpu00.cpi                             0.986869                       # CPI: Cycles Per Instruction
system.cpu00.cpi_total                       0.986869                       # CPI: Total CPI of All Threads
system.cpu00.ipc                             1.013305                       # IPC: Instructions Per Cycle
system.cpu00.ipc_total                       1.013305                       # IPC: Total IPC of All Threads
system.cpu00.int_regfile_reads                 262655                       # number of integer regfile reads
system.cpu00.int_regfile_writes                122145                       # number of integer regfile writes
system.cpu00.fp_regfile_reads                    2422                       # number of floating regfile reads
system.cpu00.fp_regfile_writes                      6                       # number of floating regfile writes
system.cpu00.cc_regfile_reads                  609288                       # number of cc regfile reads
system.cpu00.cc_regfile_writes                  94503                       # number of cc regfile writes
system.cpu00.misc_regfile_reads                 51004                       # number of misc regfile reads
system.cpu00.misc_regfile_writes                  118                       # number of misc regfile writes
system.cpu00.dcache.tags.replacements             158                       # number of replacements
system.cpu00.dcache.tags.tagsinuse         492.378035                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs             37056                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs             808                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs           45.861386                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data   492.378035                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.480838                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.480838                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024          650                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::1          620                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024     0.634766                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses           98892                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses          98892                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::cpu00.data        27484                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total         27484                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::cpu00.data         9466                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total         9466                       # number of WriteReq hits
system.cpu00.dcache.SoftPFReq_hits::cpu00.data            5                       # number of SoftPFReq hits
system.cpu00.dcache.SoftPFReq_hits::total            5                       # number of SoftPFReq hits
system.cpu00.dcache.LoadLockedReq_hits::cpu00.data           51                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total           51                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::cpu00.data           51                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total           51                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::cpu00.data        36950                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total          36950                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::cpu00.data        36955                       # number of overall hits
system.cpu00.dcache.overall_hits::total         36955                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::cpu00.data          345                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total          345                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::cpu00.data        11537                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total        11537                       # number of WriteReq misses
system.cpu00.dcache.SoftPFReq_misses::cpu00.data            1                       # number of SoftPFReq misses
system.cpu00.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu00.dcache.LoadLockedReq_misses::cpu00.data            5                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::cpu00.data            3                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::cpu00.data        11882                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total        11882                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::cpu00.data        11883                       # number of overall misses
system.cpu00.dcache.overall_misses::total        11883                       # number of overall misses
system.cpu00.dcache.ReadReq_miss_latency::cpu00.data     19907499                       # number of ReadReq miss cycles
system.cpu00.dcache.ReadReq_miss_latency::total     19907499                       # number of ReadReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::cpu00.data    630736217                       # number of WriteReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::total    630736217                       # number of WriteReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::cpu00.data       177750                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::total       177750                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::cpu00.data        37499                       # number of StoreCondReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::total        37499                       # number of StoreCondReq miss cycles
system.cpu00.dcache.demand_miss_latency::cpu00.data    650643716                       # number of demand (read+write) miss cycles
system.cpu00.dcache.demand_miss_latency::total    650643716                       # number of demand (read+write) miss cycles
system.cpu00.dcache.overall_miss_latency::cpu00.data    650643716                       # number of overall miss cycles
system.cpu00.dcache.overall_miss_latency::total    650643716                       # number of overall miss cycles
system.cpu00.dcache.ReadReq_accesses::cpu00.data        27829                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total        27829                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::cpu00.data        21003                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total        21003                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.SoftPFReq_accesses::cpu00.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu00.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::cpu00.data           56                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total           56                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::cpu00.data           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::cpu00.data        48832                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total        48832                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::cpu00.data        48838                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total        48838                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::cpu00.data     0.012397                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.012397                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::cpu00.data     0.549302                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.549302                       # miss rate for WriteReq accesses
system.cpu00.dcache.SoftPFReq_miss_rate::cpu00.data     0.166667                       # miss rate for SoftPFReq accesses
system.cpu00.dcache.SoftPFReq_miss_rate::total     0.166667                       # miss rate for SoftPFReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::cpu00.data     0.089286                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.089286                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::cpu00.data     0.055556                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.055556                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::cpu00.data     0.243324                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.243324                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::cpu00.data     0.243315                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.243315                       # miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_miss_latency::cpu00.data 57702.895652                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::total 57702.895652                       # average ReadReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::cpu00.data 54670.730433                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::total 54670.730433                       # average WriteReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::cpu00.data        35550                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::total        35550                       # average LoadLockedReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::cpu00.data 12499.666667                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::total 12499.666667                       # average StoreCondReq miss latency
system.cpu00.dcache.demand_avg_miss_latency::cpu00.data 54758.770914                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::total 54758.770914                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::cpu00.data 54754.162754                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::total 54754.162754                       # average overall miss latency
system.cpu00.dcache.blocked_cycles::no_mshrs          467                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            9                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs              15                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs    31.133333                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets     4.500000                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks          104                       # number of writebacks
system.cpu00.dcache.writebacks::total             104                       # number of writebacks
system.cpu00.dcache.ReadReq_mshr_hits::cpu00.data          159                       # number of ReadReq MSHR hits
system.cpu00.dcache.ReadReq_mshr_hits::total          159                       # number of ReadReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::cpu00.data        10723                       # number of WriteReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::total        10723                       # number of WriteReq MSHR hits
system.cpu00.dcache.demand_mshr_hits::cpu00.data        10882                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.demand_mshr_hits::total        10882                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.overall_mshr_hits::cpu00.data        10882                       # number of overall MSHR hits
system.cpu00.dcache.overall_mshr_hits::total        10882                       # number of overall MSHR hits
system.cpu00.dcache.ReadReq_mshr_misses::cpu00.data          186                       # number of ReadReq MSHR misses
system.cpu00.dcache.ReadReq_mshr_misses::total          186                       # number of ReadReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::cpu00.data          814                       # number of WriteReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::total          814                       # number of WriteReq MSHR misses
system.cpu00.dcache.SoftPFReq_mshr_misses::cpu00.data            1                       # number of SoftPFReq MSHR misses
system.cpu00.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::cpu00.data            5                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::cpu00.data            3                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.demand_mshr_misses::cpu00.data         1000                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.demand_mshr_misses::total         1000                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.overall_mshr_misses::cpu00.data         1001                       # number of overall MSHR misses
system.cpu00.dcache.overall_mshr_misses::total         1001                       # number of overall MSHR misses
system.cpu00.dcache.ReadReq_mshr_miss_latency::cpu00.data     11989000                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_latency::total     11989000                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::cpu00.data     45381755                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::total     45381755                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.SoftPFReq_mshr_miss_latency::cpu00.data        52250                       # number of SoftPFReq MSHR miss cycles
system.cpu00.dcache.SoftPFReq_mshr_miss_latency::total        52250                       # number of SoftPFReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::cpu00.data       161750                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::total       161750                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::cpu00.data        27001                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::total        27001                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::cpu00.data     57370755                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::total     57370755                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::cpu00.data     57423005                       # number of overall MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::total     57423005                       # number of overall MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_rate::cpu00.data     0.006684                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::total     0.006684                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::cpu00.data     0.038756                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::total     0.038756                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.SoftPFReq_mshr_miss_rate::cpu00.data     0.166667                       # mshr miss rate for SoftPFReq accesses
system.cpu00.dcache.SoftPFReq_mshr_miss_rate::total     0.166667                       # mshr miss rate for SoftPFReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::cpu00.data     0.089286                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::total     0.089286                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::cpu00.data     0.055556                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::total     0.055556                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_mshr_miss_rate::cpu00.data     0.020478                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::total     0.020478                       # mshr miss rate for demand accesses
system.cpu00.dcache.overall_mshr_miss_rate::cpu00.data     0.020496                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::total     0.020496                       # mshr miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::cpu00.data 64456.989247                       # average ReadReq mshr miss latency
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::total 64456.989247                       # average ReadReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::cpu00.data 55751.541769                       # average WriteReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::total 55751.541769                       # average WriteReq mshr miss latency
system.cpu00.dcache.SoftPFReq_avg_mshr_miss_latency::cpu00.data        52250                       # average SoftPFReq mshr miss latency
system.cpu00.dcache.SoftPFReq_avg_mshr_miss_latency::total        52250                       # average SoftPFReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu00.data        32350                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::total        32350                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::cpu00.data  9000.333333                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::total  9000.333333                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::cpu00.data 57370.755000                       # average overall mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::total 57370.755000                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::cpu00.data 57365.639361                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::total 57365.639361                       # average overall mshr miss latency
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements             225                       # number of replacements
system.cpu00.icache.tags.tagsinuse         285.597631                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs             18425                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs             602                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs           30.606312                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst   285.597631                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst     0.557808                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total     0.557808                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          377                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::1          319                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024     0.736328                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses           39042                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses          39042                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::cpu00.inst        18425                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total         18425                       # number of ReadReq hits
system.cpu00.icache.demand_hits::cpu00.inst        18425                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total          18425                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::cpu00.inst        18425                       # number of overall hits
system.cpu00.icache.overall_hits::total         18425                       # number of overall hits
system.cpu00.icache.ReadReq_misses::cpu00.inst          795                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total          795                       # number of ReadReq misses
system.cpu00.icache.demand_misses::cpu00.inst          795                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total          795                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::cpu00.inst          795                       # number of overall misses
system.cpu00.icache.overall_misses::total          795                       # number of overall misses
system.cpu00.icache.ReadReq_miss_latency::cpu00.inst     45018750                       # number of ReadReq miss cycles
system.cpu00.icache.ReadReq_miss_latency::total     45018750                       # number of ReadReq miss cycles
system.cpu00.icache.demand_miss_latency::cpu00.inst     45018750                       # number of demand (read+write) miss cycles
system.cpu00.icache.demand_miss_latency::total     45018750                       # number of demand (read+write) miss cycles
system.cpu00.icache.overall_miss_latency::cpu00.inst     45018750                       # number of overall miss cycles
system.cpu00.icache.overall_miss_latency::total     45018750                       # number of overall miss cycles
system.cpu00.icache.ReadReq_accesses::cpu00.inst        19220                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total        19220                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::cpu00.inst        19220                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total        19220                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::cpu00.inst        19220                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total        19220                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::cpu00.inst     0.041363                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.041363                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::cpu00.inst     0.041363                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.041363                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::cpu00.inst     0.041363                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.041363                       # miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_miss_latency::cpu00.inst 56627.358491                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::total 56627.358491                       # average ReadReq miss latency
system.cpu00.icache.demand_avg_miss_latency::cpu00.inst 56627.358491                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::total 56627.358491                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::cpu00.inst 56627.358491                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::total 56627.358491                       # average overall miss latency
system.cpu00.icache.blocked_cycles::no_mshrs           62                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs               3                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs    20.666667                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.ReadReq_mshr_hits::cpu00.inst          192                       # number of ReadReq MSHR hits
system.cpu00.icache.ReadReq_mshr_hits::total          192                       # number of ReadReq MSHR hits
system.cpu00.icache.demand_mshr_hits::cpu00.inst          192                       # number of demand (read+write) MSHR hits
system.cpu00.icache.demand_mshr_hits::total          192                       # number of demand (read+write) MSHR hits
system.cpu00.icache.overall_mshr_hits::cpu00.inst          192                       # number of overall MSHR hits
system.cpu00.icache.overall_mshr_hits::total          192                       # number of overall MSHR hits
system.cpu00.icache.ReadReq_mshr_misses::cpu00.inst          603                       # number of ReadReq MSHR misses
system.cpu00.icache.ReadReq_mshr_misses::total          603                       # number of ReadReq MSHR misses
system.cpu00.icache.demand_mshr_misses::cpu00.inst          603                       # number of demand (read+write) MSHR misses
system.cpu00.icache.demand_mshr_misses::total          603                       # number of demand (read+write) MSHR misses
system.cpu00.icache.overall_mshr_misses::cpu00.inst          603                       # number of overall MSHR misses
system.cpu00.icache.overall_mshr_misses::total          603                       # number of overall MSHR misses
system.cpu00.icache.ReadReq_mshr_miss_latency::cpu00.inst     34969500                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_latency::total     34969500                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::cpu00.inst     34969500                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::total     34969500                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::cpu00.inst     34969500                       # number of overall MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::total     34969500                       # number of overall MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_rate::cpu00.inst     0.031374                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::total     0.031374                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.demand_mshr_miss_rate::cpu00.inst     0.031374                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::total     0.031374                       # mshr miss rate for demand accesses
system.cpu00.icache.overall_mshr_miss_rate::cpu00.inst     0.031374                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::total     0.031374                       # mshr miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::cpu00.inst 57992.537313                       # average ReadReq mshr miss latency
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::total 57992.537313                       # average ReadReq mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::cpu00.inst 57992.537313                       # average overall mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::total 57992.537313                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::cpu00.inst 57992.537313                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::total 57992.537313                       # average overall mshr miss latency
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.branchPred.lookups                 21784                       # Number of BP lookups
system.cpu01.branchPred.condPredicted           21002                       # Number of conditional branches predicted
system.cpu01.branchPred.condIncorrect             279                       # Number of conditional branches incorrect
system.cpu01.branchPred.BTBLookups              21347                       # Number of BTB lookups
system.cpu01.branchPred.BTBHits                 13505                       # Number of BTB hits
system.cpu01.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu01.branchPred.BTBHitPct           63.264159                       # BTB Hit Percentage
system.cpu01.branchPred.usedRAS                   372                       # Number of times the RAS was used to get a target.
system.cpu01.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu01.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu01.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu01.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu01.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu01.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu01.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu01.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu01.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu01.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu01.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu01.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu01.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu01.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu01.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu01.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu01.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu01.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu01.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu01.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.inst_hits                          0                       # ITB inst hits
system.cpu01.dtb.inst_misses                        0                       # ITB inst misses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu01.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu01.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu01.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu01.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu01.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu01.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu01.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu01.dtb.hits                               0                       # DTB hits
system.cpu01.dtb.misses                             0                       # DTB misses
system.cpu01.dtb.accesses                           0                       # DTB accesses
system.cpu01.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu01.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu01.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu01.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu01.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu01.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu01.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu01.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu01.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu01.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu01.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu01.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu01.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu01.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu01.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu01.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu01.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu01.itb.walker.walks                       0                       # Table walker walks requested
system.cpu01.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.inst_hits                          0                       # ITB inst hits
system.cpu01.itb.inst_misses                        0                       # ITB inst misses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu01.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu01.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu01.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu01.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu01.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu01.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu01.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu01.itb.hits                               0                       # DTB hits
system.cpu01.itb.misses                             0                       # DTB misses
system.cpu01.itb.accesses                           0                       # DTB accesses
system.cpu01.numCycles                          46050                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.fetch.icacheStallCycles            13129                       # Number of cycles fetch is stalled on an Icache miss
system.cpu01.fetch.Insts                       145015                       # Number of instructions fetch has processed
system.cpu01.fetch.Branches                     21784                       # Number of branches that fetch encountered
system.cpu01.fetch.predictedBranches            13877                       # Number of branches that fetch has predicted taken
system.cpu01.fetch.Cycles                       27250                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu01.fetch.SquashCycles                   711                       # Number of cycles fetch has spent squashing
system.cpu01.fetch.MiscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu01.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu01.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu01.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu01.fetch.CacheLines                   11550                       # Number of cache lines fetched
system.cpu01.fetch.IcacheSquashes                  73                       # Number of outstanding Icache misses that were squashed
system.cpu01.fetch.rateDist::samples            40756                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::mean            3.640912                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::stdev           3.786175                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::0                  20346     49.92%     49.92% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::1                    464      1.14%     51.06% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::2                    159      0.39%     51.45% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::3                    446      1.09%     52.54% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::4                    467      1.15%     53.69% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::5                    375      0.92%     54.61% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::6                    296      0.73%     55.34% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::7                   4874     11.96%     67.30% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::8                  13329     32.70%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::total              40756                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.branchRate                0.473051                       # Number of branch fetches per cycle
system.cpu01.fetch.rate                      3.149077                       # Number of inst fetches per cycle
system.cpu01.decode.IdleCycles                  12118                       # Number of cycles decode is idle
system.cpu01.decode.BlockedCycles                9154                       # Number of cycles decode is blocked
system.cpu01.decode.RunCycles                   17712                       # Number of cycles decode is running
system.cpu01.decode.UnblockCycles                1443                       # Number of cycles decode is unblocking
system.cpu01.decode.SquashCycles                  328                       # Number of cycles decode is squashing
system.cpu01.decode.BranchResolved                363                       # Number of times decode resolved a branch
system.cpu01.decode.BranchMispred                  27                       # Number of times decode detected a branch misprediction
system.cpu01.decode.DecodedInsts               143187                       # Number of instructions handled by decode
system.cpu01.decode.SquashedInsts                 109                       # Number of squashed instructions handled by decode
system.cpu01.rename.SquashCycles                  328                       # Number of cycles rename is squashing
system.cpu01.rename.IdleCycles                  12979                       # Number of cycles rename is idle
system.cpu01.rename.BlockCycles                  3082                       # Number of cycles rename is blocking
system.cpu01.rename.serializeStallCycles         3271                       # count of cycles rename stalled for serializing inst
system.cpu01.rename.RunCycles                   18182                       # Number of cycles rename is running
system.cpu01.rename.UnblockCycles                2913                       # Number of cycles rename is unblocking
system.cpu01.rename.RenamedInsts               141055                       # Number of instructions processed by rename
system.cpu01.rename.ROBFullEvents                   3                       # Number of times rename has blocked due to ROB full
system.cpu01.rename.IQFullEvents                 1947                       # Number of times rename has blocked due to IQ full
system.cpu01.rename.LQFullEvents                  543                       # Number of times rename has blocked due to LQ full
system.cpu01.rename.RenamedOperands            216141                       # Number of destination operands rename has renamed
system.cpu01.rename.RenameLookups              690473                       # Number of register rename lookups that rename has made
system.cpu01.rename.int_rename_lookups         213543                       # Number of integer rename lookups
system.cpu01.rename.CommittedMaps              201197                       # Number of HB maps that are committed
system.cpu01.rename.UndoneMaps                  14929                       # Number of HB maps that are undone due to squashing
system.cpu01.rename.serializingInsts               90                       # count of serializing insts renamed
system.cpu01.rename.tempSerializingInsts           90                       # count of temporary serializing insts renamed
system.cpu01.rename.skidInsts                    7634                       # count of insts added to the skid buffer
system.cpu01.memDep0.insertedLoads              29100                       # Number of loads inserted to the mem dependence unit.
system.cpu01.memDep0.insertedStores              1906                       # Number of stores inserted to the mem dependence unit.
system.cpu01.memDep0.conflictingLoads             998                       # Number of conflicting loads.
system.cpu01.memDep0.conflictingStores            812                       # Number of conflicting stores.
system.cpu01.iq.iqInstsAdded                   138842                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu01.iq.iqNonSpecInstsAdded               158                       # Number of non-speculative instructions added to the IQ
system.cpu01.iq.iqInstsIssued                  138460                       # Number of instructions issued
system.cpu01.iq.iqSquashedInstsIssued              68                       # Number of squashed instructions issued
system.cpu01.iq.iqSquashedInstsExamined          7231                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu01.iq.iqSquashedOperandsExamined        19051                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu01.iq.iqSquashedNonSpecRemoved           10                       # Number of squashed non-spec instructions that were removed
system.cpu01.iq.issued_per_cycle::samples        40756                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::mean       3.397291                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::stdev      2.859757                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::0              8780     21.54%     21.54% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::1              6189     15.19%     36.73% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::2              1775      4.36%     41.08% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::3              9107     22.35%     63.43% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::4               943      2.31%     65.74% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::5               930      2.28%     68.02% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::6              2612      6.41%     74.43% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::7              6054     14.85%     89.29% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::8              4366     10.71%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::total         40756                       # Number of insts issued each cycle
system.cpu01.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntAlu                  4451     47.02%     47.02% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntMult                 4233     44.71%     91.73% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntDiv                     0      0.00%     91.73% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatAdd                   0      0.00%     91.73% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCmp                   0      0.00%     91.73% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCvt                   0      0.00%     91.73% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMult                  0      0.00%     91.73% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatDiv                   0      0.00%     91.73% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatSqrt                  0      0.00%     91.73% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAdd                    0      0.00%     91.73% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAddAcc                 0      0.00%     91.73% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAlu                    0      0.00%     91.73% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCmp                    0      0.00%     91.73% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCvt                    0      0.00%     91.73% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMisc                   0      0.00%     91.73% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMult                   0      0.00%     91.73% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMultAcc                0      0.00%     91.73% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShift                  0      0.00%     91.73% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShiftAcc               0      0.00%     91.73% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSqrt                   0      0.00%     91.73% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAdd               0      0.00%     91.73% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAlu               0      0.00%     91.73% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCmp               0      0.00%     91.73% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCvt               0      0.00%     91.73% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatDiv               0      0.00%     91.73% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMisc              0      0.00%     91.73% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMult              0      0.00%     91.73% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMultAcc            0      0.00%     91.73% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatSqrt              0      0.00%     91.73% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemRead                  704      7.44%     99.17% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemWrite                  79      0.83%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IntAlu               90784     65.57%     65.57% # Type of FU issued
system.cpu01.iq.FU_type_0::IntMult              14404     10.40%     75.97% # Type of FU issued
system.cpu01.iq.FU_type_0::IntDiv                   0      0.00%     75.97% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatAdd                 0      0.00%     75.97% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCmp                 0      0.00%     75.97% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCvt                 0      0.00%     75.97% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMult                0      0.00%     75.97% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatDiv                 0      0.00%     75.97% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatSqrt                0      0.00%     75.97% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAdd                  0      0.00%     75.97% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAddAcc               0      0.00%     75.97% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAlu                  0      0.00%     75.97% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCmp                  0      0.00%     75.97% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCvt                  0      0.00%     75.97% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMisc                 0      0.00%     75.97% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMult                 0      0.00%     75.97% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMultAcc              0      0.00%     75.97% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShift                0      0.00%     75.97% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShiftAcc             0      0.00%     75.97% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSqrt                 0      0.00%     75.97% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAdd             0      0.00%     75.97% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAlu             0      0.00%     75.97% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCmp             0      0.00%     75.97% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCvt             0      0.00%     75.97% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatDiv             0      0.00%     75.97% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMisc            0      0.00%     75.97% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMult            0      0.00%     75.97% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.97% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatSqrt            0      0.00%     75.97% # Type of FU issued
system.cpu01.iq.FU_type_0::MemRead              31499     22.75%     98.72% # Type of FU issued
system.cpu01.iq.FU_type_0::MemWrite              1773      1.28%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::total               138460                       # Type of FU issued
system.cpu01.iq.rate                         3.006732                       # Inst issue rate
system.cpu01.iq.fu_busy_cnt                      9467                       # FU busy when requested
system.cpu01.iq.fu_busy_rate                 0.068374                       # FU busy rate (busy events/executed inst)
system.cpu01.iq.int_inst_queue_reads           327211                       # Number of integer instruction queue reads
system.cpu01.iq.int_inst_queue_writes          146246                       # Number of integer instruction queue writes
system.cpu01.iq.int_inst_queue_wakeup_accesses       134936                       # Number of integer instruction queue wakeup accesses
system.cpu01.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu01.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu01.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu01.iq.int_alu_accesses               147927                       # Number of integer alu accesses
system.cpu01.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu01.iew.lsq.thread0.forwLoads              7                       # Number of loads that had data forwarded from stores
system.cpu01.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu01.iew.lsq.thread0.squashedLoads         1369                       # Number of loads squashed
system.cpu01.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu01.iew.lsq.thread0.memOrderViolation           15                       # Number of memory ordering violations
system.cpu01.iew.lsq.thread0.squashedStores          273                       # Number of stores squashed
system.cpu01.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu01.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu01.iew.lsq.thread0.rescheduledLoads           75                       # Number of loads that were rescheduled
system.cpu01.iew.lsq.thread0.cacheBlocked         2440                       # Number of times an access to memory failed due to the cache being blocked
system.cpu01.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu01.iew.iewSquashCycles                  328                       # Number of cycles IEW is squashing
system.cpu01.iew.iewBlockCycles                  1816                       # Number of cycles IEW is blocking
system.cpu01.iew.iewUnblockCycles                 245                       # Number of cycles IEW is unblocking
system.cpu01.iew.iewDispatchedInsts            139003                       # Number of instructions dispatched to IQ
system.cpu01.iew.iewDispSquashedInsts              18                       # Number of squashed instructions skipped by dispatch
system.cpu01.iew.iewDispLoadInsts               29100                       # Number of dispatched load instructions
system.cpu01.iew.iewDispStoreInsts               1906                       # Number of dispatched store instructions
system.cpu01.iew.iewDispNonSpecInsts               79                       # Number of dispatched non-speculative instructions
system.cpu01.iew.iewIQFullEvents                   30                       # Number of times the IQ has become full, causing a stall
system.cpu01.iew.iewLSQFullEvents                 177                       # Number of times the LSQ has become full, causing a stall
system.cpu01.iew.memOrderViolationEvents           15                       # Number of memory order violations
system.cpu01.iew.predictedTakenIncorrect          193                       # Number of branches that were predicted taken incorrectly
system.cpu01.iew.predictedNotTakenIncorrect           60                       # Number of branches that were predicted not taken incorrectly
system.cpu01.iew.branchMispredicts                253                       # Number of branch mispredicts detected at execute
system.cpu01.iew.iewExecutedInsts              138066                       # Number of executed instructions
system.cpu01.iew.iewExecLoadInsts               31299                       # Number of load instructions executed
system.cpu01.iew.iewExecSquashedInsts             394                       # Number of squashed instructions skipped in execute
system.cpu01.iew.exec_swp                           0                       # number of swp insts executed
system.cpu01.iew.exec_nop                           3                       # number of nop insts executed
system.cpu01.iew.exec_refs                      33034                       # number of memory reference insts executed
system.cpu01.iew.exec_branches                  19304                       # Number of branches executed
system.cpu01.iew.exec_stores                     1735                       # Number of stores executed
system.cpu01.iew.exec_rate                   2.998176                       # Inst execution rate
system.cpu01.iew.wb_sent                       135084                       # cumulative count of insts sent to commit
system.cpu01.iew.wb_count                      134936                       # cumulative count of insts written-back
system.cpu01.iew.wb_producers                  106343                       # num instructions producing a value
system.cpu01.iew.wb_consumers                  171563                       # num instructions consuming a value
system.cpu01.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu01.iew.wb_rate                     2.930206                       # insts written-back per cycle
system.cpu01.iew.wb_fanout                   0.619848                       # average fanout of values written-back
system.cpu01.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu01.commit.commitSquashedInsts          7138                       # The number of squashed insts skipped by commit
system.cpu01.commit.commitNonSpecStalls           148                       # The number of times commit has been forced to stall to communicate backwards
system.cpu01.commit.branchMispredicts             252                       # The number of times a branch was mispredicted
system.cpu01.commit.committed_per_cycle::samples        39759                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::mean     3.314193                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::stdev     3.318244                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::0        10325     25.97%     25.97% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::1        11349     28.54%     54.51% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::2         1011      2.54%     57.06% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::3          394      0.99%     58.05% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::4          326      0.82%     58.87% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::5         4507     11.34%     70.20% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::6          210      0.53%     70.73% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::7          979      2.46%     73.19% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::8        10658     26.81%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::total        39759                       # Number of insts commited each cycle
system.cpu01.commit.committedInsts             129660                       # Number of instructions committed
system.cpu01.commit.committedOps               131769                       # Number of ops (including micro ops) committed
system.cpu01.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu01.commit.refs                        29364                       # Number of memory references committed
system.cpu01.commit.loads                       27731                       # Number of loads committed
system.cpu01.commit.membars                        74                       # Number of memory barriers committed
system.cpu01.commit.branches                    18750                       # Number of branches committed
system.cpu01.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu01.commit.int_insts                  113365                       # Number of committed integer instructions.
system.cpu01.commit.function_calls                210                       # Number of function calls committed.
system.cpu01.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IntAlu          88002     66.79%     66.79% # Class of committed instruction
system.cpu01.commit.op_class_0::IntMult         14403     10.93%     77.72% # Class of committed instruction
system.cpu01.commit.op_class_0::IntDiv              0      0.00%     77.72% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatAdd            0      0.00%     77.72% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCmp            0      0.00%     77.72% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCvt            0      0.00%     77.72% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMult            0      0.00%     77.72% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatDiv            0      0.00%     77.72% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatSqrt            0      0.00%     77.72% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAdd             0      0.00%     77.72% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAddAcc            0      0.00%     77.72% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAlu             0      0.00%     77.72% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCmp             0      0.00%     77.72% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCvt             0      0.00%     77.72% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMisc            0      0.00%     77.72% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMult            0      0.00%     77.72% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMultAcc            0      0.00%     77.72% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShift            0      0.00%     77.72% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShiftAcc            0      0.00%     77.72% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSqrt            0      0.00%     77.72% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAdd            0      0.00%     77.72% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAlu            0      0.00%     77.72% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCmp            0      0.00%     77.72% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCvt            0      0.00%     77.72% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatDiv            0      0.00%     77.72% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMisc            0      0.00%     77.72% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMult            0      0.00%     77.72% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.72% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.72% # Class of committed instruction
system.cpu01.commit.op_class_0::MemRead         27731     21.05%     98.76% # Class of committed instruction
system.cpu01.commit.op_class_0::MemWrite         1633      1.24%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::total          131769                       # Class of committed instruction
system.cpu01.commit.bw_lim_events               10658                       # number cycles where commit BW limit reached
system.cpu01.rob.rob_reads                     167150                       # The number of ROB reads
system.cpu01.rob.rob_writes                    278907                       # The number of ROB writes
system.cpu01.timesIdled                            38                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu01.idleCycles                          5294                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu01.quiesceCycles                     105015                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu01.committedInsts                    129660                       # Number of Instructions Simulated
system.cpu01.committedOps                      131769                       # Number of Ops (including micro ops) Simulated
system.cpu01.cpi                             0.355160                       # CPI: Cycles Per Instruction
system.cpu01.cpi_total                       0.355160                       # CPI: Total CPI of All Threads
system.cpu01.ipc                             2.815635                       # IPC: Instructions Per Cycle
system.cpu01.ipc_total                       2.815635                       # IPC: Total IPC of All Threads
system.cpu01.int_regfile_reads                 208193                       # number of integer regfile reads
system.cpu01.int_regfile_writes                 94124                       # number of integer regfile writes
system.cpu01.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu01.cc_regfile_reads                  499164                       # number of cc regfile reads
system.cpu01.cc_regfile_writes                 112514                       # number of cc regfile writes
system.cpu01.misc_regfile_reads                 31861                       # number of misc regfile reads
system.cpu01.misc_regfile_writes                   35                       # number of misc regfile writes
system.cpu01.dcache.tags.replacements               0                       # number of replacements
system.cpu01.dcache.tags.tagsinuse          50.634501                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs             29734                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs             262                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs          113.488550                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data    50.634501                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.049448                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.049448                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024          262                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::1          245                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.255859                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses           61091                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses          61091                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::cpu01.data        28165                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total         28165                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::cpu01.data         1571                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total         1571                       # number of WriteReq hits
system.cpu01.dcache.LoadLockedReq_hits::cpu01.data            2                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu01.dcache.demand_hits::cpu01.data        29736                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total          29736                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::cpu01.data        29736                       # number of overall hits
system.cpu01.dcache.overall_hits::total         29736                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::cpu01.data          597                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total          597                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::cpu01.data           51                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total           51                       # number of WriteReq misses
system.cpu01.dcache.SoftPFReq_misses::cpu01.data            6                       # number of SoftPFReq misses
system.cpu01.dcache.SoftPFReq_misses::total            6                       # number of SoftPFReq misses
system.cpu01.dcache.LoadLockedReq_misses::cpu01.data            7                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total            7                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::cpu01.data            4                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::cpu01.data          648                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total          648                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::cpu01.data          654                       # number of overall misses
system.cpu01.dcache.overall_misses::total          654                       # number of overall misses
system.cpu01.dcache.ReadReq_miss_latency::cpu01.data     23057488                       # number of ReadReq miss cycles
system.cpu01.dcache.ReadReq_miss_latency::total     23057488                       # number of ReadReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::cpu01.data      2702484                       # number of WriteReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::total      2702484                       # number of WriteReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::cpu01.data       146996                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::total       146996                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::cpu01.data        37499                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::total        37499                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondFailReq_miss_latency::cpu01.data        44000                       # number of StoreCondFailReq miss cycles
system.cpu01.dcache.StoreCondFailReq_miss_latency::total        44000                       # number of StoreCondFailReq miss cycles
system.cpu01.dcache.demand_miss_latency::cpu01.data     25759972                       # number of demand (read+write) miss cycles
system.cpu01.dcache.demand_miss_latency::total     25759972                       # number of demand (read+write) miss cycles
system.cpu01.dcache.overall_miss_latency::cpu01.data     25759972                       # number of overall miss cycles
system.cpu01.dcache.overall_miss_latency::total     25759972                       # number of overall miss cycles
system.cpu01.dcache.ReadReq_accesses::cpu01.data        28762                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total        28762                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::cpu01.data         1622                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total         1622                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.SoftPFReq_accesses::cpu01.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu01.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::cpu01.data            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::cpu01.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::cpu01.data        30384                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total        30384                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::cpu01.data        30390                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total        30390                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::cpu01.data     0.020757                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.020757                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::cpu01.data     0.031443                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.031443                       # miss rate for WriteReq accesses
system.cpu01.dcache.SoftPFReq_miss_rate::cpu01.data            1                       # miss rate for SoftPFReq accesses
system.cpu01.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::cpu01.data     0.777778                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.777778                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::cpu01.data            1                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::cpu01.data     0.021327                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.021327                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::cpu01.data     0.021520                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.021520                       # miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_miss_latency::cpu01.data 38622.257956                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::total 38622.257956                       # average ReadReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::cpu01.data 52989.882353                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::total 52989.882353                       # average WriteReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::cpu01.data 20999.428571                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::total 20999.428571                       # average LoadLockedReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::cpu01.data  9374.750000                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::total  9374.750000                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondFailReq_avg_miss_latency::cpu01.data          inf                       # average StoreCondFailReq miss latency
system.cpu01.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu01.dcache.demand_avg_miss_latency::cpu01.data 39753.043210                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::total 39753.043210                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::cpu01.data 39388.336391                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::total 39388.336391                       # average overall miss latency
system.cpu01.dcache.blocked_cycles::no_mshrs         3665                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets          318                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs             194                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs    18.891753                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          318                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.ReadReq_mshr_hits::cpu01.data          345                       # number of ReadReq MSHR hits
system.cpu01.dcache.ReadReq_mshr_hits::total          345                       # number of ReadReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::cpu01.data           28                       # number of WriteReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::total           28                       # number of WriteReq MSHR hits
system.cpu01.dcache.demand_mshr_hits::cpu01.data          373                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.demand_mshr_hits::total          373                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.overall_mshr_hits::cpu01.data          373                       # number of overall MSHR hits
system.cpu01.dcache.overall_mshr_hits::total          373                       # number of overall MSHR hits
system.cpu01.dcache.ReadReq_mshr_misses::cpu01.data          252                       # number of ReadReq MSHR misses
system.cpu01.dcache.ReadReq_mshr_misses::total          252                       # number of ReadReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::cpu01.data           23                       # number of WriteReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::total           23                       # number of WriteReq MSHR misses
system.cpu01.dcache.SoftPFReq_mshr_misses::cpu01.data            3                       # number of SoftPFReq MSHR misses
system.cpu01.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::cpu01.data            7                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::total            7                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::cpu01.data            4                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.demand_mshr_misses::cpu01.data          275                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.demand_mshr_misses::total          275                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.overall_mshr_misses::cpu01.data          278                       # number of overall MSHR misses
system.cpu01.dcache.overall_mshr_misses::total          278                       # number of overall MSHR misses
system.cpu01.dcache.ReadReq_mshr_miss_latency::cpu01.data      9935218                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_latency::total      9935218                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::cpu01.data       790258                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::total       790258                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.SoftPFReq_mshr_miss_latency::cpu01.data       263750                       # number of SoftPFReq MSHR miss cycles
system.cpu01.dcache.SoftPFReq_mshr_miss_latency::total       263750                       # number of SoftPFReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::cpu01.data       123504                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::total       123504                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::cpu01.data        27001                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::total        27001                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondFailReq_mshr_miss_latency::cpu01.data        41000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu01.dcache.StoreCondFailReq_mshr_miss_latency::total        41000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::cpu01.data     10725476                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::total     10725476                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::cpu01.data     10989226                       # number of overall MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::total     10989226                       # number of overall MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_rate::cpu01.data     0.008762                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::total     0.008762                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::cpu01.data     0.014180                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::total     0.014180                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.SoftPFReq_mshr_miss_rate::cpu01.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu01.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::cpu01.data     0.777778                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::total     0.777778                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::cpu01.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_mshr_miss_rate::cpu01.data     0.009051                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::total     0.009051                       # mshr miss rate for demand accesses
system.cpu01.dcache.overall_mshr_miss_rate::cpu01.data     0.009148                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::total     0.009148                       # mshr miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::cpu01.data 39425.468254                       # average ReadReq mshr miss latency
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::total 39425.468254                       # average ReadReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::cpu01.data 34359.043478                       # average WriteReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::total 34359.043478                       # average WriteReq mshr miss latency
system.cpu01.dcache.SoftPFReq_avg_mshr_miss_latency::cpu01.data 87916.666667                       # average SoftPFReq mshr miss latency
system.cpu01.dcache.SoftPFReq_avg_mshr_miss_latency::total 87916.666667                       # average SoftPFReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu01.data 17643.428571                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::total 17643.428571                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::cpu01.data  6750.250000                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::total  6750.250000                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu01.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu01.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::cpu01.data 39001.730909                       # average overall mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::total 39001.730909                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::cpu01.data 39529.589928                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::total 39529.589928                       # average overall mshr miss latency
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements               0                       # number of replacements
system.cpu01.icache.tags.tagsinuse          12.864926                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs             11463                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs              51                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs          224.764706                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst    12.864926                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.025127                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.025127                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024           51                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::1           47                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024     0.099609                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses           23151                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses          23151                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::cpu01.inst        11463                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total         11463                       # number of ReadReq hits
system.cpu01.icache.demand_hits::cpu01.inst        11463                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total          11463                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::cpu01.inst        11463                       # number of overall hits
system.cpu01.icache.overall_hits::total         11463                       # number of overall hits
system.cpu01.icache.ReadReq_misses::cpu01.inst           87                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total           87                       # number of ReadReq misses
system.cpu01.icache.demand_misses::cpu01.inst           87                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total           87                       # number of demand (read+write) misses
system.cpu01.icache.overall_misses::cpu01.inst           87                       # number of overall misses
system.cpu01.icache.overall_misses::total           87                       # number of overall misses
system.cpu01.icache.ReadReq_miss_latency::cpu01.inst      8805250                       # number of ReadReq miss cycles
system.cpu01.icache.ReadReq_miss_latency::total      8805250                       # number of ReadReq miss cycles
system.cpu01.icache.demand_miss_latency::cpu01.inst      8805250                       # number of demand (read+write) miss cycles
system.cpu01.icache.demand_miss_latency::total      8805250                       # number of demand (read+write) miss cycles
system.cpu01.icache.overall_miss_latency::cpu01.inst      8805250                       # number of overall miss cycles
system.cpu01.icache.overall_miss_latency::total      8805250                       # number of overall miss cycles
system.cpu01.icache.ReadReq_accesses::cpu01.inst        11550                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total        11550                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::cpu01.inst        11550                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total        11550                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::cpu01.inst        11550                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total        11550                       # number of overall (read+write) accesses
system.cpu01.icache.ReadReq_miss_rate::cpu01.inst     0.007532                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_miss_rate::total     0.007532                       # miss rate for ReadReq accesses
system.cpu01.icache.demand_miss_rate::cpu01.inst     0.007532                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     0.007532                       # miss rate for demand accesses
system.cpu01.icache.overall_miss_rate::cpu01.inst     0.007532                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.007532                       # miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_miss_latency::cpu01.inst 101209.770115                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::total 101209.770115                       # average ReadReq miss latency
system.cpu01.icache.demand_avg_miss_latency::cpu01.inst 101209.770115                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::total 101209.770115                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::cpu01.inst 101209.770115                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::total 101209.770115                       # average overall miss latency
system.cpu01.icache.blocked_cycles::no_mshrs          180                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs          180                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.ReadReq_mshr_hits::cpu01.inst           36                       # number of ReadReq MSHR hits
system.cpu01.icache.ReadReq_mshr_hits::total           36                       # number of ReadReq MSHR hits
system.cpu01.icache.demand_mshr_hits::cpu01.inst           36                       # number of demand (read+write) MSHR hits
system.cpu01.icache.demand_mshr_hits::total           36                       # number of demand (read+write) MSHR hits
system.cpu01.icache.overall_mshr_hits::cpu01.inst           36                       # number of overall MSHR hits
system.cpu01.icache.overall_mshr_hits::total           36                       # number of overall MSHR hits
system.cpu01.icache.ReadReq_mshr_misses::cpu01.inst           51                       # number of ReadReq MSHR misses
system.cpu01.icache.ReadReq_mshr_misses::total           51                       # number of ReadReq MSHR misses
system.cpu01.icache.demand_mshr_misses::cpu01.inst           51                       # number of demand (read+write) MSHR misses
system.cpu01.icache.demand_mshr_misses::total           51                       # number of demand (read+write) MSHR misses
system.cpu01.icache.overall_mshr_misses::cpu01.inst           51                       # number of overall MSHR misses
system.cpu01.icache.overall_mshr_misses::total           51                       # number of overall MSHR misses
system.cpu01.icache.ReadReq_mshr_miss_latency::cpu01.inst      5715000                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_latency::total      5715000                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::cpu01.inst      5715000                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::total      5715000                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::cpu01.inst      5715000                       # number of overall MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::total      5715000                       # number of overall MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_rate::cpu01.inst     0.004416                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::total     0.004416                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.demand_mshr_miss_rate::cpu01.inst     0.004416                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::total     0.004416                       # mshr miss rate for demand accesses
system.cpu01.icache.overall_mshr_miss_rate::cpu01.inst     0.004416                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::total     0.004416                       # mshr miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::cpu01.inst 112058.823529                       # average ReadReq mshr miss latency
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::total 112058.823529                       # average ReadReq mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::cpu01.inst 112058.823529                       # average overall mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::total 112058.823529                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::cpu01.inst 112058.823529                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::total 112058.823529                       # average overall mshr miss latency
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.branchPred.lookups                 20309                       # Number of BP lookups
system.cpu02.branchPred.condPredicted           19563                       # Number of conditional branches predicted
system.cpu02.branchPred.condIncorrect             283                       # Number of conditional branches incorrect
system.cpu02.branchPred.BTBLookups              16666                       # Number of BTB lookups
system.cpu02.branchPred.BTBHits                 12752                       # Number of BTB hits
system.cpu02.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu02.branchPred.BTBHitPct           76.515061                       # BTB Hit Percentage
system.cpu02.branchPred.usedRAS                   343                       # Number of times the RAS was used to get a target.
system.cpu02.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu02.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu02.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu02.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu02.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu02.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu02.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu02.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu02.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu02.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu02.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu02.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu02.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu02.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu02.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu02.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu02.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu02.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu02.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu02.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.inst_hits                          0                       # ITB inst hits
system.cpu02.dtb.inst_misses                        0                       # ITB inst misses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu02.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu02.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu02.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu02.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu02.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu02.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu02.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu02.dtb.hits                               0                       # DTB hits
system.cpu02.dtb.misses                             0                       # DTB misses
system.cpu02.dtb.accesses                           0                       # DTB accesses
system.cpu02.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu02.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu02.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu02.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu02.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu02.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu02.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu02.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu02.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu02.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu02.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu02.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu02.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu02.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu02.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu02.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu02.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu02.itb.walker.walks                       0                       # Table walker walks requested
system.cpu02.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.inst_hits                          0                       # ITB inst hits
system.cpu02.itb.inst_misses                        0                       # ITB inst misses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu02.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu02.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu02.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu02.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu02.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu02.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu02.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu02.itb.hits                               0                       # DTB hits
system.cpu02.itb.misses                             0                       # DTB misses
system.cpu02.itb.accesses                           0                       # DTB accesses
system.cpu02.numCycles                          45547                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.fetch.icacheStallCycles            13061                       # Number of cycles fetch is stalled on an Icache miss
system.cpu02.fetch.Insts                       139084                       # Number of instructions fetch has processed
system.cpu02.fetch.Branches                     20309                       # Number of branches that fetch encountered
system.cpu02.fetch.predictedBranches            13095                       # Number of branches that fetch has predicted taken
system.cpu02.fetch.Cycles                       27243                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu02.fetch.SquashCycles                   703                       # Number of cycles fetch has spent squashing
system.cpu02.fetch.MiscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu02.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu02.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu02.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu02.fetch.CacheLines                   11476                       # Number of cache lines fetched
system.cpu02.fetch.IcacheSquashes                  73                       # Number of outstanding Icache misses that were squashed
system.cpu02.fetch.rateDist::samples            40677                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::mean            3.498586                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::stdev           3.774898                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::0                  21098     51.87%     51.87% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::1                    442      1.09%     52.95% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::2                    153      0.38%     53.33% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::3                    410      1.01%     54.34% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::4                    436      1.07%     55.41% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::5                    353      0.87%     56.28% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::6                    279      0.69%     56.96% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::7                   4897     12.04%     69.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::8                  12609     31.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::total              40677                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.branchRate                0.445891                       # Number of branch fetches per cycle
system.cpu02.fetch.rate                      3.053637                       # Number of inst fetches per cycle
system.cpu02.decode.IdleCycles                  12049                       # Number of cycles decode is idle
system.cpu02.decode.BlockedCycles                9889                       # Number of cycles decode is blocked
system.cpu02.decode.RunCycles                   17074                       # Number of cycles decode is running
system.cpu02.decode.UnblockCycles                1340                       # Number of cycles decode is unblocking
system.cpu02.decode.SquashCycles                  324                       # Number of cycles decode is squashing
system.cpu02.decode.BranchResolved                348                       # Number of times decode resolved a branch
system.cpu02.decode.BranchMispred                  27                       # Number of times decode detected a branch misprediction
system.cpu02.decode.DecodedInsts               137506                       # Number of instructions handled by decode
system.cpu02.decode.SquashedInsts                 101                       # Number of squashed instructions handled by decode
system.cpu02.rename.SquashCycles                  324                       # Number of cycles rename is squashing
system.cpu02.rename.IdleCycles                  12850                       # Number of cycles rename is idle
system.cpu02.rename.BlockCycles                  3779                       # Number of cycles rename is blocking
system.cpu02.rename.serializeStallCycles         3364                       # count of cycles rename stalled for serializing inst
system.cpu02.rename.RunCycles                   17499                       # Number of cycles rename is running
system.cpu02.rename.UnblockCycles                2860                       # Number of cycles rename is unblocking
system.cpu02.rename.RenamedInsts               135407                       # Number of instructions processed by rename
system.cpu02.rename.ROBFullEvents                   3                       # Number of times rename has blocked due to ROB full
system.cpu02.rename.IQFullEvents                 1930                       # Number of times rename has blocked due to IQ full
system.cpu02.rename.LQFullEvents                  509                       # Number of times rename has blocked due to LQ full
system.cpu02.rename.RenamedOperands            205758                       # Number of destination operands rename has renamed
system.cpu02.rename.RenameLookups              663048                       # Number of register rename lookups that rename has made
system.cpu02.rename.int_rename_lookups         205884                       # Number of integer rename lookups
system.cpu02.rename.CommittedMaps              191842                       # Number of HB maps that are committed
system.cpu02.rename.UndoneMaps                  13901                       # Number of HB maps that are undone due to squashing
system.cpu02.rename.serializingInsts               91                       # count of serializing insts renamed
system.cpu02.rename.tempSerializingInsts           90                       # count of temporary serializing insts renamed
system.cpu02.rename.skidInsts                    7071                       # count of insts added to the skid buffer
system.cpu02.memDep0.insertedLoads              28339                       # Number of loads inserted to the mem dependence unit.
system.cpu02.memDep0.insertedStores              1849                       # Number of stores inserted to the mem dependence unit.
system.cpu02.memDep0.conflictingLoads             938                       # Number of conflicting loads.
system.cpu02.memDep0.conflictingStores            778                       # Number of conflicting stores.
system.cpu02.iq.iqInstsAdded                   133227                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu02.iq.iqNonSpecInstsAdded               152                       # Number of non-speculative instructions added to the IQ
system.cpu02.iq.iqInstsIssued                  133121                       # Number of instructions issued
system.cpu02.iq.iqSquashedInstsIssued              60                       # Number of squashed instructions issued
system.cpu02.iq.iqSquashedInstsExamined          6850                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu02.iq.iqSquashedOperandsExamined        17919                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu02.iq.iqSquashedNonSpecRemoved           11                       # Number of squashed non-spec instructions that were removed
system.cpu02.iq.issued_per_cycle::samples        40677                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::mean       3.272636                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::stdev      2.860443                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::0              9493     23.34%     23.34% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::1              6266     15.40%     38.74% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::2              1726      4.24%     42.98% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::3              9087     22.34%     65.32% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::4               921      2.26%     67.59% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::5               908      2.23%     69.82% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::6              2385      5.86%     75.68% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::7              5520     13.57%     89.25% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::8              4371     10.75%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::total         40677                       # Number of insts issued each cycle
system.cpu02.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntAlu                  4038     44.55%     44.55% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntMult                 4237     46.75%     91.31% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntDiv                     0      0.00%     91.31% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatAdd                   0      0.00%     91.31% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCmp                   0      0.00%     91.31% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCvt                   0      0.00%     91.31% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMult                  0      0.00%     91.31% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatDiv                   0      0.00%     91.31% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatSqrt                  0      0.00%     91.31% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAdd                    0      0.00%     91.31% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAddAcc                 0      0.00%     91.31% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAlu                    0      0.00%     91.31% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCmp                    0      0.00%     91.31% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCvt                    0      0.00%     91.31% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMisc                   0      0.00%     91.31% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMult                   0      0.00%     91.31% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMultAcc                0      0.00%     91.31% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShift                  0      0.00%     91.31% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShiftAcc               0      0.00%     91.31% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSqrt                   0      0.00%     91.31% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAdd               0      0.00%     91.31% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAlu               0      0.00%     91.31% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCmp               0      0.00%     91.31% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCvt               0      0.00%     91.31% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatDiv               0      0.00%     91.31% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMisc              0      0.00%     91.31% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMult              0      0.00%     91.31% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMultAcc            0      0.00%     91.31% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatSqrt              0      0.00%     91.31% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemRead                  711      7.85%     99.15% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemWrite                  77      0.85%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IntAlu               86237     64.78%     64.78% # Type of FU issued
system.cpu02.iq.FU_type_0::IntMult              14404     10.82%     75.60% # Type of FU issued
system.cpu02.iq.FU_type_0::IntDiv                   0      0.00%     75.60% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatAdd                 0      0.00%     75.60% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCmp                 0      0.00%     75.60% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCvt                 0      0.00%     75.60% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMult                0      0.00%     75.60% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatDiv                 0      0.00%     75.60% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatSqrt                0      0.00%     75.60% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAdd                  0      0.00%     75.60% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAddAcc               0      0.00%     75.60% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAlu                  0      0.00%     75.60% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCmp                  0      0.00%     75.60% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCvt                  0      0.00%     75.60% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMisc                 0      0.00%     75.60% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMult                 0      0.00%     75.60% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMultAcc              0      0.00%     75.60% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShift                0      0.00%     75.60% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShiftAcc             0      0.00%     75.60% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSqrt                 0      0.00%     75.60% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAdd             0      0.00%     75.60% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAlu             0      0.00%     75.60% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCmp             0      0.00%     75.60% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCvt             0      0.00%     75.60% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatDiv             0      0.00%     75.60% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMisc            0      0.00%     75.60% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMult            0      0.00%     75.60% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.60% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatSqrt            0      0.00%     75.60% # Type of FU issued
system.cpu02.iq.FU_type_0::MemRead              30792     23.13%     98.73% # Type of FU issued
system.cpu02.iq.FU_type_0::MemWrite              1688      1.27%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::total               133121                       # Type of FU issued
system.cpu02.iq.rate                         2.922717                       # Inst issue rate
system.cpu02.iq.fu_busy_cnt                      9063                       # FU busy when requested
system.cpu02.iq.fu_busy_rate                 0.068081                       # FU busy rate (busy events/executed inst)
system.cpu02.iq.int_inst_queue_reads           316042                       # Number of integer instruction queue reads
system.cpu02.iq.int_inst_queue_writes          140243                       # Number of integer instruction queue writes
system.cpu02.iq.int_inst_queue_wakeup_accesses       129549                       # Number of integer instruction queue wakeup accesses
system.cpu02.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu02.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu02.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu02.iq.int_alu_accesses               142184                       # Number of integer alu accesses
system.cpu02.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu02.iew.lsq.thread0.forwLoads              8                       # Number of loads that had data forwarded from stores
system.cpu02.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu02.iew.lsq.thread0.squashedLoads         1331                       # Number of loads squashed
system.cpu02.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu02.iew.lsq.thread0.memOrderViolation           14                       # Number of memory ordering violations
system.cpu02.iew.lsq.thread0.squashedStores          331                       # Number of stores squashed
system.cpu02.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu02.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu02.iew.lsq.thread0.rescheduledLoads           72                       # Number of loads that were rescheduled
system.cpu02.iew.lsq.thread0.cacheBlocked         2506                       # Number of times an access to memory failed due to the cache being blocked
system.cpu02.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu02.iew.iewSquashCycles                  324                       # Number of cycles IEW is squashing
system.cpu02.iew.iewBlockCycles                  2018                       # Number of cycles IEW is blocking
system.cpu02.iew.iewUnblockCycles                 211                       # Number of cycles IEW is unblocking
system.cpu02.iew.iewDispatchedInsts            133382                       # Number of instructions dispatched to IQ
system.cpu02.iew.iewDispSquashedInsts              27                       # Number of squashed instructions skipped by dispatch
system.cpu02.iew.iewDispLoadInsts               28339                       # Number of dispatched load instructions
system.cpu02.iew.iewDispStoreInsts               1849                       # Number of dispatched store instructions
system.cpu02.iew.iewDispNonSpecInsts               78                       # Number of dispatched non-speculative instructions
system.cpu02.iew.iewIQFullEvents                   40                       # Number of times the IQ has become full, causing a stall
system.cpu02.iew.iewLSQFullEvents                 133                       # Number of times the LSQ has become full, causing a stall
system.cpu02.iew.memOrderViolationEvents           14                       # Number of memory order violations
system.cpu02.iew.predictedTakenIncorrect          192                       # Number of branches that were predicted taken incorrectly
system.cpu02.iew.predictedNotTakenIncorrect           67                       # Number of branches that were predicted not taken incorrectly
system.cpu02.iew.branchMispredicts                259                       # Number of branch mispredicts detected at execute
system.cpu02.iew.iewExecutedInsts              132726                       # Number of executed instructions
system.cpu02.iew.iewExecLoadInsts               30606                       # Number of load instructions executed
system.cpu02.iew.iewExecSquashedInsts             395                       # Number of squashed instructions skipped in execute
system.cpu02.iew.exec_swp                           0                       # number of swp insts executed
system.cpu02.iew.exec_nop                           3                       # number of nop insts executed
system.cpu02.iew.exec_refs                      32254                       # number of memory reference insts executed
system.cpu02.iew.exec_branches                  18033                       # Number of branches executed
system.cpu02.iew.exec_stores                     1648                       # Number of stores executed
system.cpu02.iew.exec_rate                   2.914045                       # Inst execution rate
system.cpu02.iew.wb_sent                       129687                       # cumulative count of insts sent to commit
system.cpu02.iew.wb_count                      129549                       # cumulative count of insts written-back
system.cpu02.iew.wb_producers                  102480                       # num instructions producing a value
system.cpu02.iew.wb_consumers                  163628                       # num instructions consuming a value
system.cpu02.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu02.iew.wb_rate                     2.844293                       # insts written-back per cycle
system.cpu02.iew.wb_fanout                   0.626299                       # average fanout of values written-back
system.cpu02.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu02.commit.commitSquashedInsts          6784                       # The number of squashed insts skipped by commit
system.cpu02.commit.commitNonSpecStalls           141                       # The number of times commit has been forced to stall to communicate backwards
system.cpu02.commit.branchMispredicts             256                       # The number of times a branch was mispredicted
system.cpu02.commit.committed_per_cycle::samples        39723                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::mean     3.185283                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::stdev     3.295128                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::0        11087     27.91%     27.91% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::1        11208     28.22%     56.13% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::2         1010      2.54%     58.67% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::3          377      0.95%     59.62% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::4          324      0.82%     60.43% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::5         4527     11.40%     71.83% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::6          191      0.48%     72.31% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::7          899      2.26%     74.57% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::8        10100     25.43%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::total        39723                       # Number of insts commited each cycle
system.cpu02.commit.committedInsts             124614                       # Number of instructions committed
system.cpu02.commit.committedOps               126529                       # Number of ops (including micro ops) committed
system.cpu02.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu02.commit.refs                        28526                       # Number of memory references committed
system.cpu02.commit.loads                       27008                       # Number of loads committed
system.cpu02.commit.membars                        68                       # Number of memory barriers committed
system.cpu02.commit.branches                    17507                       # Number of branches committed
system.cpu02.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu02.commit.int_insts                  109334                       # Number of committed integer instructions.
system.cpu02.commit.function_calls                190                       # Number of function calls committed.
system.cpu02.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IntAlu          83600     66.07%     66.07% # Class of committed instruction
system.cpu02.commit.op_class_0::IntMult         14403     11.38%     77.45% # Class of committed instruction
system.cpu02.commit.op_class_0::IntDiv              0      0.00%     77.45% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatAdd            0      0.00%     77.45% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCmp            0      0.00%     77.45% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCvt            0      0.00%     77.45% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMult            0      0.00%     77.45% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatDiv            0      0.00%     77.45% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatSqrt            0      0.00%     77.45% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAdd             0      0.00%     77.45% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAddAcc            0      0.00%     77.45% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAlu             0      0.00%     77.45% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCmp             0      0.00%     77.45% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCvt             0      0.00%     77.45% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMisc            0      0.00%     77.45% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMult            0      0.00%     77.45% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMultAcc            0      0.00%     77.45% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShift            0      0.00%     77.45% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShiftAcc            0      0.00%     77.45% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSqrt            0      0.00%     77.45% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAdd            0      0.00%     77.45% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAlu            0      0.00%     77.45% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCmp            0      0.00%     77.45% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCvt            0      0.00%     77.45% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatDiv            0      0.00%     77.45% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMisc            0      0.00%     77.45% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMult            0      0.00%     77.45% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.45% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.45% # Class of committed instruction
system.cpu02.commit.op_class_0::MemRead         27008     21.35%     98.80% # Class of committed instruction
system.cpu02.commit.op_class_0::MemWrite         1518      1.20%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::total          126529                       # Class of committed instruction
system.cpu02.commit.bw_lim_events               10100                       # number cycles where commit BW limit reached
system.cpu02.rob.rob_reads                     162169                       # The number of ROB reads
system.cpu02.rob.rob_writes                    267661                       # The number of ROB writes
system.cpu02.timesIdled                            38                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu02.idleCycles                          4870                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu02.quiesceCycles                     105518                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu02.committedInsts                    124614                       # Number of Instructions Simulated
system.cpu02.committedOps                      126529                       # Number of Ops (including micro ops) Simulated
system.cpu02.cpi                             0.365505                       # CPI: Cycles Per Instruction
system.cpu02.cpi_total                       0.365505                       # CPI: Total CPI of All Threads
system.cpu02.ipc                             2.735943                       # IPC: Instructions Per Cycle
system.cpu02.ipc_total                       2.735943                       # IPC: Total IPC of All Threads
system.cpu02.int_regfile_reads                 200955                       # number of integer regfile reads
system.cpu02.int_regfile_writes                 91900                       # number of integer regfile writes
system.cpu02.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu02.cc_regfile_reads                  480906                       # number of cc regfile reads
system.cpu02.cc_regfile_writes                 104969                       # number of cc regfile writes
system.cpu02.misc_regfile_reads                 31006                       # number of misc regfile reads
system.cpu02.misc_regfile_writes                   62                       # number of misc regfile writes
system.cpu02.dcache.tags.replacements               0                       # number of replacements
system.cpu02.dcache.tags.tagsinuse          50.246093                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs             28865                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs             264                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs          109.337121                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::cpu02.data    50.246093                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::cpu02.data     0.049068                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.049068                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024          264                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::1          246                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.257812                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses           59341                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses          59341                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::cpu02.data        27421                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total         27421                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::cpu02.data         1447                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total         1447                       # number of WriteReq hits
system.cpu02.dcache.LoadLockedReq_hits::cpu02.data            2                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu02.dcache.demand_hits::cpu02.data        28868                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total          28868                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::cpu02.data        28868                       # number of overall hits
system.cpu02.dcache.overall_hits::total         28868                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::cpu02.data          576                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total          576                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::cpu02.data           54                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total           54                       # number of WriteReq misses
system.cpu02.dcache.SoftPFReq_misses::cpu02.data            6                       # number of SoftPFReq misses
system.cpu02.dcache.SoftPFReq_misses::total            6                       # number of SoftPFReq misses
system.cpu02.dcache.LoadLockedReq_misses::cpu02.data           13                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total           13                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::cpu02.data            6                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::cpu02.data          630                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total          630                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::cpu02.data          636                       # number of overall misses
system.cpu02.dcache.overall_misses::total          636                       # number of overall misses
system.cpu02.dcache.ReadReq_miss_latency::cpu02.data     27473849                       # number of ReadReq miss cycles
system.cpu02.dcache.ReadReq_miss_latency::total     27473849                       # number of ReadReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::cpu02.data      4914226                       # number of WriteReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::total      4914226                       # number of WriteReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::cpu02.data       242990                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::total       242990                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::cpu02.data        37499                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::total        37499                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondFailReq_miss_latency::cpu02.data       100000                       # number of StoreCondFailReq miss cycles
system.cpu02.dcache.StoreCondFailReq_miss_latency::total       100000                       # number of StoreCondFailReq miss cycles
system.cpu02.dcache.demand_miss_latency::cpu02.data     32388075                       # number of demand (read+write) miss cycles
system.cpu02.dcache.demand_miss_latency::total     32388075                       # number of demand (read+write) miss cycles
system.cpu02.dcache.overall_miss_latency::cpu02.data     32388075                       # number of overall miss cycles
system.cpu02.dcache.overall_miss_latency::total     32388075                       # number of overall miss cycles
system.cpu02.dcache.ReadReq_accesses::cpu02.data        27997                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total        27997                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::cpu02.data         1501                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total         1501                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.SoftPFReq_accesses::cpu02.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu02.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::cpu02.data           15                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total           15                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::cpu02.data            6                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total            6                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::cpu02.data        29498                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total        29498                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::cpu02.data        29504                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total        29504                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::cpu02.data     0.020574                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.020574                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::cpu02.data     0.035976                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.035976                       # miss rate for WriteReq accesses
system.cpu02.dcache.SoftPFReq_miss_rate::cpu02.data            1                       # miss rate for SoftPFReq accesses
system.cpu02.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::cpu02.data     0.866667                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.866667                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::cpu02.data            1                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::cpu02.data     0.021357                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.021357                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::cpu02.data     0.021556                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.021556                       # miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_miss_latency::cpu02.data 47697.654514                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::total 47697.654514                       # average ReadReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::cpu02.data 91004.185185                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::total 91004.185185                       # average WriteReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::cpu02.data 18691.538462                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::total 18691.538462                       # average LoadLockedReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::cpu02.data  6249.833333                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::total  6249.833333                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondFailReq_avg_miss_latency::cpu02.data          inf                       # average StoreCondFailReq miss latency
system.cpu02.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu02.dcache.demand_avg_miss_latency::cpu02.data 51409.642857                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::total 51409.642857                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::cpu02.data 50924.646226                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::total 50924.646226                       # average overall miss latency
system.cpu02.dcache.blocked_cycles::no_mshrs         4155                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets          755                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs             195                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs    21.307692                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          755                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.ReadReq_mshr_hits::cpu02.data          326                       # number of ReadReq MSHR hits
system.cpu02.dcache.ReadReq_mshr_hits::total          326                       # number of ReadReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::cpu02.data           31                       # number of WriteReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::total           31                       # number of WriteReq MSHR hits
system.cpu02.dcache.demand_mshr_hits::cpu02.data          357                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.demand_mshr_hits::total          357                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.overall_mshr_hits::cpu02.data          357                       # number of overall MSHR hits
system.cpu02.dcache.overall_mshr_hits::total          357                       # number of overall MSHR hits
system.cpu02.dcache.ReadReq_mshr_misses::cpu02.data          250                       # number of ReadReq MSHR misses
system.cpu02.dcache.ReadReq_mshr_misses::total          250                       # number of ReadReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::cpu02.data           23                       # number of WriteReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::total           23                       # number of WriteReq MSHR misses
system.cpu02.dcache.SoftPFReq_mshr_misses::cpu02.data            3                       # number of SoftPFReq MSHR misses
system.cpu02.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::cpu02.data           13                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::total           13                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::cpu02.data            6                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::total            6                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.demand_mshr_misses::cpu02.data          273                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.demand_mshr_misses::total          273                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.overall_mshr_misses::cpu02.data          276                       # number of overall MSHR misses
system.cpu02.dcache.overall_mshr_misses::total          276                       # number of overall MSHR misses
system.cpu02.dcache.ReadReq_mshr_miss_latency::cpu02.data     10511698                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_latency::total     10511698                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::cpu02.data      1415262                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::total      1415262                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.SoftPFReq_mshr_miss_latency::cpu02.data       335750                       # number of SoftPFReq MSHR miss cycles
system.cpu02.dcache.SoftPFReq_mshr_miss_latency::total       335750                       # number of SoftPFReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::cpu02.data       196010                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::total       196010                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::cpu02.data        27001                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::total        27001                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondFailReq_mshr_miss_latency::cpu02.data        91000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu02.dcache.StoreCondFailReq_mshr_miss_latency::total        91000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::cpu02.data     11926960                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::total     11926960                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::cpu02.data     12262710                       # number of overall MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::total     12262710                       # number of overall MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_rate::cpu02.data     0.008930                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::total     0.008930                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::cpu02.data     0.015323                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::total     0.015323                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.SoftPFReq_mshr_miss_rate::cpu02.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu02.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::cpu02.data     0.866667                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::total     0.866667                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::cpu02.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_mshr_miss_rate::cpu02.data     0.009255                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::total     0.009255                       # mshr miss rate for demand accesses
system.cpu02.dcache.overall_mshr_miss_rate::cpu02.data     0.009355                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::total     0.009355                       # mshr miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::cpu02.data 42046.792000                       # average ReadReq mshr miss latency
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::total 42046.792000                       # average ReadReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::cpu02.data 61533.130435                       # average WriteReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::total 61533.130435                       # average WriteReq mshr miss latency
system.cpu02.dcache.SoftPFReq_avg_mshr_miss_latency::cpu02.data 111916.666667                       # average SoftPFReq mshr miss latency
system.cpu02.dcache.SoftPFReq_avg_mshr_miss_latency::total 111916.666667                       # average SoftPFReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu02.data 15077.692308                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15077.692308                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::cpu02.data  4500.166667                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::total  4500.166667                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu02.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu02.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::cpu02.data 43688.498168                       # average overall mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::total 43688.498168                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::cpu02.data 44430.108696                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::total 44430.108696                       # average overall mshr miss latency
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements               0                       # number of replacements
system.cpu02.icache.tags.tagsinuse          12.772539                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs             11390                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs              52                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs          219.038462                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::cpu02.inst    12.772539                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::cpu02.inst     0.024946                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total     0.024946                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024           52                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::1           47                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024     0.101562                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses           23004                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses          23004                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::cpu02.inst        11390                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total         11390                       # number of ReadReq hits
system.cpu02.icache.demand_hits::cpu02.inst        11390                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total          11390                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::cpu02.inst        11390                       # number of overall hits
system.cpu02.icache.overall_hits::total         11390                       # number of overall hits
system.cpu02.icache.ReadReq_misses::cpu02.inst           86                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total           86                       # number of ReadReq misses
system.cpu02.icache.demand_misses::cpu02.inst           86                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total           86                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::cpu02.inst           86                       # number of overall misses
system.cpu02.icache.overall_misses::total           86                       # number of overall misses
system.cpu02.icache.ReadReq_miss_latency::cpu02.inst     10775000                       # number of ReadReq miss cycles
system.cpu02.icache.ReadReq_miss_latency::total     10775000                       # number of ReadReq miss cycles
system.cpu02.icache.demand_miss_latency::cpu02.inst     10775000                       # number of demand (read+write) miss cycles
system.cpu02.icache.demand_miss_latency::total     10775000                       # number of demand (read+write) miss cycles
system.cpu02.icache.overall_miss_latency::cpu02.inst     10775000                       # number of overall miss cycles
system.cpu02.icache.overall_miss_latency::total     10775000                       # number of overall miss cycles
system.cpu02.icache.ReadReq_accesses::cpu02.inst        11476                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total        11476                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::cpu02.inst        11476                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total        11476                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::cpu02.inst        11476                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total        11476                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::cpu02.inst     0.007494                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.007494                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::cpu02.inst     0.007494                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.007494                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::cpu02.inst     0.007494                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.007494                       # miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_miss_latency::cpu02.inst 125290.697674                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_miss_latency::total 125290.697674                       # average ReadReq miss latency
system.cpu02.icache.demand_avg_miss_latency::cpu02.inst 125290.697674                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::total 125290.697674                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::cpu02.inst 125290.697674                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::total 125290.697674                       # average overall miss latency
system.cpu02.icache.blocked_cycles::no_mshrs          123                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs          123                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.ReadReq_mshr_hits::cpu02.inst           34                       # number of ReadReq MSHR hits
system.cpu02.icache.ReadReq_mshr_hits::total           34                       # number of ReadReq MSHR hits
system.cpu02.icache.demand_mshr_hits::cpu02.inst           34                       # number of demand (read+write) MSHR hits
system.cpu02.icache.demand_mshr_hits::total           34                       # number of demand (read+write) MSHR hits
system.cpu02.icache.overall_mshr_hits::cpu02.inst           34                       # number of overall MSHR hits
system.cpu02.icache.overall_mshr_hits::total           34                       # number of overall MSHR hits
system.cpu02.icache.ReadReq_mshr_misses::cpu02.inst           52                       # number of ReadReq MSHR misses
system.cpu02.icache.ReadReq_mshr_misses::total           52                       # number of ReadReq MSHR misses
system.cpu02.icache.demand_mshr_misses::cpu02.inst           52                       # number of demand (read+write) MSHR misses
system.cpu02.icache.demand_mshr_misses::total           52                       # number of demand (read+write) MSHR misses
system.cpu02.icache.overall_mshr_misses::cpu02.inst           52                       # number of overall MSHR misses
system.cpu02.icache.overall_mshr_misses::total           52                       # number of overall MSHR misses
system.cpu02.icache.ReadReq_mshr_miss_latency::cpu02.inst      5376250                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_latency::total      5376250                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::cpu02.inst      5376250                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::total      5376250                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::cpu02.inst      5376250                       # number of overall MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::total      5376250                       # number of overall MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_rate::cpu02.inst     0.004531                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_miss_rate::total     0.004531                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.demand_mshr_miss_rate::cpu02.inst     0.004531                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::total     0.004531                       # mshr miss rate for demand accesses
system.cpu02.icache.overall_mshr_miss_rate::cpu02.inst     0.004531                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::total     0.004531                       # mshr miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::cpu02.inst 103389.423077                       # average ReadReq mshr miss latency
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::total 103389.423077                       # average ReadReq mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::cpu02.inst 103389.423077                       # average overall mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::total 103389.423077                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::cpu02.inst 103389.423077                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::total 103389.423077                       # average overall mshr miss latency
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.branchPred.lookups                 18922                       # Number of BP lookups
system.cpu03.branchPred.condPredicted           18216                       # Number of conditional branches predicted
system.cpu03.branchPred.condIncorrect             276                       # Number of conditional branches incorrect
system.cpu03.branchPred.BTBLookups              15477                       # Number of BTB lookups
system.cpu03.branchPred.BTBHits                 12035                       # Number of BTB hits
system.cpu03.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu03.branchPred.BTBHitPct           77.760548                       # BTB Hit Percentage
system.cpu03.branchPred.usedRAS                   318                       # Number of times the RAS was used to get a target.
system.cpu03.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu03.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu03.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu03.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu03.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu03.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu03.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu03.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu03.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu03.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu03.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu03.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu03.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu03.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu03.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu03.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu03.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu03.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu03.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu03.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.inst_hits                          0                       # ITB inst hits
system.cpu03.dtb.inst_misses                        0                       # ITB inst misses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu03.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu03.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu03.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu03.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu03.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu03.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu03.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu03.dtb.hits                               0                       # DTB hits
system.cpu03.dtb.misses                             0                       # DTB misses
system.cpu03.dtb.accesses                           0                       # DTB accesses
system.cpu03.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu03.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu03.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu03.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu03.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu03.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu03.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu03.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu03.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu03.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu03.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu03.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu03.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu03.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu03.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu03.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu03.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu03.itb.walker.walks                       0                       # Table walker walks requested
system.cpu03.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.inst_hits                          0                       # ITB inst hits
system.cpu03.itb.inst_misses                        0                       # ITB inst misses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu03.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu03.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu03.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu03.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu03.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu03.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu03.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu03.itb.hits                               0                       # DTB hits
system.cpu03.itb.misses                             0                       # DTB misses
system.cpu03.itb.accesses                           0                       # DTB accesses
system.cpu03.numCycles                          45248                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.fetch.icacheStallCycles            12996                       # Number of cycles fetch is stalled on an Icache miss
system.cpu03.fetch.Insts                       133427                       # Number of instructions fetch has processed
system.cpu03.fetch.Branches                     18922                       # Number of branches that fetch encountered
system.cpu03.fetch.predictedBranches            12353                       # Number of branches that fetch has predicted taken
system.cpu03.fetch.Cycles                       26043                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu03.fetch.SquashCycles                   677                       # Number of cycles fetch has spent squashing
system.cpu03.fetch.MiscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu03.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu03.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu03.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu03.fetch.CacheLines                   11385                       # Number of cache lines fetched
system.cpu03.fetch.IcacheSquashes                  71                       # Number of outstanding Icache misses that were squashed
system.cpu03.fetch.rateDist::samples            39399                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::mean            3.463616                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::stdev           3.768066                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::0                  20602     52.29%     52.29% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::1                    427      1.08%     53.37% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::2                    155      0.39%     53.77% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::3                    383      0.97%     54.74% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::4                    410      1.04%     55.78% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::5                    336      0.85%     56.63% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::6                    274      0.70%     57.33% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::7                   4883     12.39%     69.72% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::8                  11929     30.28%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::total              39399                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.branchRate                0.418184                       # Number of branch fetches per cycle
system.cpu03.fetch.rate                      2.948793                       # Number of inst fetches per cycle
system.cpu03.decode.IdleCycles                  11914                       # Number of cycles decode is idle
system.cpu03.decode.BlockedCycles                9495                       # Number of cycles decode is blocked
system.cpu03.decode.RunCycles                   16406                       # Number of cycles decode is running
system.cpu03.decode.UnblockCycles                1272                       # Number of cycles decode is unblocking
system.cpu03.decode.SquashCycles                  311                       # Number of cycles decode is squashing
system.cpu03.decode.BranchResolved                324                       # Number of times decode resolved a branch
system.cpu03.decode.BranchMispred                  27                       # Number of times decode detected a branch misprediction
system.cpu03.decode.DecodedInsts               131948                       # Number of instructions handled by decode
system.cpu03.decode.SquashedInsts                 101                       # Number of squashed instructions handled by decode
system.cpu03.rename.SquashCycles                  311                       # Number of cycles rename is squashing
system.cpu03.rename.IdleCycles                  12670                       # Number of cycles rename is idle
system.cpu03.rename.BlockCycles                  3260                       # Number of cycles rename is blocking
system.cpu03.rename.serializeStallCycles         3609                       # count of cycles rename stalled for serializing inst
system.cpu03.rename.RunCycles                   16826                       # Number of cycles rename is running
system.cpu03.rename.UnblockCycles                2722                       # Number of cycles rename is unblocking
system.cpu03.rename.RenamedInsts               129959                       # Number of instructions processed by rename
system.cpu03.rename.ROBFullEvents                   3                       # Number of times rename has blocked due to ROB full
system.cpu03.rename.IQFullEvents                 1903                       # Number of times rename has blocked due to IQ full
system.cpu03.rename.LQFullEvents                  408                       # Number of times rename has blocked due to LQ full
system.cpu03.rename.RenamedOperands            195951                       # Number of destination operands rename has renamed
system.cpu03.rename.RenameLookups              636608                       # Number of register rename lookups that rename has made
system.cpu03.rename.int_rename_lookups         198541                       # Number of integer rename lookups
system.cpu03.rename.CommittedMaps              182862                       # Number of HB maps that are committed
system.cpu03.rename.UndoneMaps                  13089                       # Number of HB maps that are undone due to squashing
system.cpu03.rename.serializingInsts               88                       # count of serializing insts renamed
system.cpu03.rename.tempSerializingInsts           87                       # count of temporary serializing insts renamed
system.cpu03.rename.skidInsts                    6783                       # count of insts added to the skid buffer
system.cpu03.memDep0.insertedLoads              27603                       # Number of loads inserted to the mem dependence unit.
system.cpu03.memDep0.insertedStores              1751                       # Number of stores inserted to the mem dependence unit.
system.cpu03.memDep0.conflictingLoads             871                       # Number of conflicting loads.
system.cpu03.memDep0.conflictingStores            706                       # Number of conflicting stores.
system.cpu03.iq.iqInstsAdded                   127877                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu03.iq.iqNonSpecInstsAdded               145                       # Number of non-speculative instructions added to the IQ
system.cpu03.iq.iqInstsIssued                  127912                       # Number of instructions issued
system.cpu03.iq.iqSquashedInstsIssued              63                       # Number of squashed instructions issued
system.cpu03.iq.iqSquashedInstsExamined          6498                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu03.iq.iqSquashedOperandsExamined        16906                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu03.iq.iqSquashedNonSpecRemoved           13                       # Number of squashed non-spec instructions that were removed
system.cpu03.iq.issued_per_cycle::samples        39399                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::mean       3.246580                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::stdev      2.847154                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::0              9088     23.07%     23.07% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::1              6238     15.83%     38.90% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::2              1601      4.06%     42.96% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::3              9180     23.30%     66.26% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::4               845      2.14%     68.41% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::5               872      2.21%     70.62% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::6              2193      5.57%     76.19% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::7              5022     12.75%     88.93% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::8              4360     11.07%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::total         39399                       # Number of insts issued each cycle
system.cpu03.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntAlu                  3653     41.93%     41.93% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntMult                 4294     49.29%     91.22% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntDiv                     0      0.00%     91.22% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatAdd                   0      0.00%     91.22% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCmp                   0      0.00%     91.22% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCvt                   0      0.00%     91.22% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMult                  0      0.00%     91.22% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatDiv                   0      0.00%     91.22% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatSqrt                  0      0.00%     91.22% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAdd                    0      0.00%     91.22% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAddAcc                 0      0.00%     91.22% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAlu                    0      0.00%     91.22% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCmp                    0      0.00%     91.22% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCvt                    0      0.00%     91.22% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMisc                   0      0.00%     91.22% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMult                   0      0.00%     91.22% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMultAcc                0      0.00%     91.22% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShift                  0      0.00%     91.22% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShiftAcc               0      0.00%     91.22% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSqrt                   0      0.00%     91.22% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAdd               0      0.00%     91.22% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAlu               0      0.00%     91.22% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCmp               0      0.00%     91.22% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCvt               0      0.00%     91.22% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatDiv               0      0.00%     91.22% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMisc              0      0.00%     91.22% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMult              0      0.00%     91.22% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMultAcc            0      0.00%     91.22% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatSqrt              0      0.00%     91.22% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemRead                  694      7.97%     99.19% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemWrite                  71      0.81%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IntAlu               81901     64.03%     64.03% # Type of FU issued
system.cpu03.iq.FU_type_0::IntMult              14404     11.26%     75.29% # Type of FU issued
system.cpu03.iq.FU_type_0::IntDiv                   0      0.00%     75.29% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatAdd                 0      0.00%     75.29% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCmp                 0      0.00%     75.29% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCvt                 0      0.00%     75.29% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMult                0      0.00%     75.29% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatDiv                 0      0.00%     75.29% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatSqrt                0      0.00%     75.29% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAdd                  0      0.00%     75.29% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAddAcc               0      0.00%     75.29% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAlu                  0      0.00%     75.29% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCmp                  0      0.00%     75.29% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCvt                  0      0.00%     75.29% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMisc                 0      0.00%     75.29% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMult                 0      0.00%     75.29% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMultAcc              0      0.00%     75.29% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShift                0      0.00%     75.29% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShiftAcc             0      0.00%     75.29% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSqrt                 0      0.00%     75.29% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAdd             0      0.00%     75.29% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAlu             0      0.00%     75.29% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCmp             0      0.00%     75.29% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCvt             0      0.00%     75.29% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatDiv             0      0.00%     75.29% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMisc            0      0.00%     75.29% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMult            0      0.00%     75.29% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.29% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatSqrt            0      0.00%     75.29% # Type of FU issued
system.cpu03.iq.FU_type_0::MemRead              30023     23.47%     98.76% # Type of FU issued
system.cpu03.iq.FU_type_0::MemWrite              1584      1.24%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::total               127912                       # Type of FU issued
system.cpu03.iq.rate                         2.826909                       # Inst issue rate
system.cpu03.iq.fu_busy_cnt                      8712                       # FU busy when requested
system.cpu03.iq.fu_busy_rate                 0.068109                       # FU busy rate (busy events/executed inst)
system.cpu03.iq.int_inst_queue_reads           303998                       # Number of integer instruction queue reads
system.cpu03.iq.int_inst_queue_writes          134534                       # Number of integer instruction queue writes
system.cpu03.iq.int_inst_queue_wakeup_accesses       124400                       # Number of integer instruction queue wakeup accesses
system.cpu03.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu03.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu03.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu03.iq.int_alu_accesses               136624                       # Number of integer alu accesses
system.cpu03.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu03.iew.lsq.thread0.forwLoads             11                       # Number of loads that had data forwarded from stores
system.cpu03.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu03.iew.lsq.thread0.squashedLoads         1286                       # Number of loads squashed
system.cpu03.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu03.iew.lsq.thread0.memOrderViolation           14                       # Number of memory ordering violations
system.cpu03.iew.lsq.thread0.squashedStores          326                       # Number of stores squashed
system.cpu03.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu03.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu03.iew.lsq.thread0.rescheduledLoads           65                       # Number of loads that were rescheduled
system.cpu03.iew.lsq.thread0.cacheBlocked         2477                       # Number of times an access to memory failed due to the cache being blocked
system.cpu03.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu03.iew.iewSquashCycles                  311                       # Number of cycles IEW is squashing
system.cpu03.iew.iewBlockCycles                  2105                       # Number of cycles IEW is blocking
system.cpu03.iew.iewUnblockCycles                 104                       # Number of cycles IEW is unblocking
system.cpu03.iew.iewDispatchedInsts            128025                       # Number of instructions dispatched to IQ
system.cpu03.iew.iewDispSquashedInsts              28                       # Number of squashed instructions skipped by dispatch
system.cpu03.iew.iewDispLoadInsts               27603                       # Number of dispatched load instructions
system.cpu03.iew.iewDispStoreInsts               1751                       # Number of dispatched store instructions
system.cpu03.iew.iewDispNonSpecInsts               75                       # Number of dispatched non-speculative instructions
system.cpu03.iew.iewIQFullEvents                   28                       # Number of times the IQ has become full, causing a stall
system.cpu03.iew.iewLSQFullEvents                  38                       # Number of times the LSQ has become full, causing a stall
system.cpu03.iew.memOrderViolationEvents           14                       # Number of memory order violations
system.cpu03.iew.predictedTakenIncorrect          186                       # Number of branches that were predicted taken incorrectly
system.cpu03.iew.predictedNotTakenIncorrect           66                       # Number of branches that were predicted not taken incorrectly
system.cpu03.iew.branchMispredicts                252                       # Number of branch mispredicts detected at execute
system.cpu03.iew.iewExecutedInsts              127518                       # Number of executed instructions
system.cpu03.iew.iewExecLoadInsts               29839                       # Number of load instructions executed
system.cpu03.iew.iewExecSquashedInsts             394                       # Number of squashed instructions skipped in execute
system.cpu03.iew.exec_swp                           0                       # number of swp insts executed
system.cpu03.iew.exec_nop                           3                       # number of nop insts executed
system.cpu03.iew.exec_refs                      31383                       # number of memory reference insts executed
system.cpu03.iew.exec_branches                  16815                       # Number of branches executed
system.cpu03.iew.exec_stores                     1544                       # Number of stores executed
system.cpu03.iew.exec_rate                   2.818202                       # Inst execution rate
system.cpu03.iew.wb_sent                       124527                       # cumulative count of insts sent to commit
system.cpu03.iew.wb_count                      124400                       # cumulative count of insts written-back
system.cpu03.iew.wb_producers                   98839                       # num instructions producing a value
system.cpu03.iew.wb_consumers                  156194                       # num instructions consuming a value
system.cpu03.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu03.iew.wb_rate                     2.749293                       # insts written-back per cycle
system.cpu03.iew.wb_fanout                   0.632796                       # average fanout of values written-back
system.cpu03.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu03.commit.commitSquashedInsts          6500                       # The number of squashed insts skipped by commit
system.cpu03.commit.commitNonSpecStalls           132                       # The number of times commit has been forced to stall to communicate backwards
system.cpu03.commit.branchMispredicts             249                       # The number of times a branch was mispredicted
system.cpu03.commit.committed_per_cycle::samples        38492                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::mean     3.157124                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::stdev     3.275530                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::0        10657     27.69%     27.69% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::1        11050     28.71%     56.39% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::2         1003      2.61%     59.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::3          352      0.91%     59.91% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::4          321      0.83%     60.75% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::5         4515     11.73%     72.48% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::6          184      0.48%     72.96% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::7          831      2.16%     75.11% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::8         9579     24.89%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::total        38492                       # Number of insts commited each cycle
system.cpu03.commit.committedInsts             119766                       # Number of instructions committed
system.cpu03.commit.committedOps               121524                       # Number of ops (including micro ops) committed
system.cpu03.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu03.commit.refs                        27742                       # Number of memory references committed
system.cpu03.commit.loads                       26317                       # Number of loads committed
system.cpu03.commit.membars                        62                       # Number of memory barriers committed
system.cpu03.commit.branches                    16311                       # Number of branches committed
system.cpu03.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu03.commit.int_insts                  105498                       # Number of committed integer instructions.
system.cpu03.commit.function_calls                174                       # Number of function calls committed.
system.cpu03.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IntAlu          79379     65.32%     65.32% # Class of committed instruction
system.cpu03.commit.op_class_0::IntMult         14403     11.85%     77.17% # Class of committed instruction
system.cpu03.commit.op_class_0::IntDiv              0      0.00%     77.17% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatAdd            0      0.00%     77.17% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCmp            0      0.00%     77.17% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCvt            0      0.00%     77.17% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMult            0      0.00%     77.17% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatDiv            0      0.00%     77.17% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatSqrt            0      0.00%     77.17% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAdd             0      0.00%     77.17% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAddAcc            0      0.00%     77.17% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAlu             0      0.00%     77.17% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCmp             0      0.00%     77.17% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCvt             0      0.00%     77.17% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMisc            0      0.00%     77.17% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMult            0      0.00%     77.17% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMultAcc            0      0.00%     77.17% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShift            0      0.00%     77.17% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShiftAcc            0      0.00%     77.17% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSqrt            0      0.00%     77.17% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAdd            0      0.00%     77.17% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAlu            0      0.00%     77.17% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCmp            0      0.00%     77.17% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCvt            0      0.00%     77.17% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatDiv            0      0.00%     77.17% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMisc            0      0.00%     77.17% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMult            0      0.00%     77.17% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.17% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.17% # Class of committed instruction
system.cpu03.commit.op_class_0::MemRead         26317     21.66%     98.83% # Class of committed instruction
system.cpu03.commit.op_class_0::MemWrite         1425      1.17%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::total          121524                       # Class of committed instruction
system.cpu03.commit.bw_lim_events                9579                       # number cycles where commit BW limit reached
system.cpu03.rob.rob_reads                     156248                       # The number of ROB reads
system.cpu03.rob.rob_writes                    256956                       # The number of ROB writes
system.cpu03.timesIdled                            41                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu03.idleCycles                          5849                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu03.quiesceCycles                     105817                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu03.committedInsts                    119766                       # Number of Instructions Simulated
system.cpu03.committedOps                      121524                       # Number of Ops (including micro ops) Simulated
system.cpu03.cpi                             0.377803                       # CPI: Cycles Per Instruction
system.cpu03.cpi_total                       0.377803                       # CPI: Total CPI of All Threads
system.cpu03.ipc                             2.646879                       # IPC: Instructions Per Cycle
system.cpu03.ipc_total                       2.646879                       # IPC: Total IPC of All Threads
system.cpu03.int_regfile_reads                 193977                       # number of integer regfile reads
system.cpu03.int_regfile_writes                 89766                       # number of integer regfile writes
system.cpu03.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu03.cc_regfile_reads                  463131                       # number of cc regfile reads
system.cpu03.cc_regfile_writes                  97852                       # number of cc regfile writes
system.cpu03.misc_regfile_reads                 30150                       # number of misc regfile reads
system.cpu03.misc_regfile_writes                   70                       # number of misc regfile writes
system.cpu03.dcache.tags.replacements               0                       # number of replacements
system.cpu03.dcache.tags.tagsinuse          49.430716                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs             28027                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs             263                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs          106.566540                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data    49.430716                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.048272                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.048272                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024          263                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::1          245                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.256836                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses           57685                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses          57685                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::cpu03.data        26675                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total         26675                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::cpu03.data         1355                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total         1355                       # number of WriteReq hits
system.cpu03.dcache.demand_hits::cpu03.data        28030                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total          28030                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::cpu03.data        28030                       # number of overall hits
system.cpu03.dcache.overall_hits::total         28030                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::cpu03.data          586                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total          586                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::cpu03.data           51                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total           51                       # number of WriteReq misses
system.cpu03.dcache.SoftPFReq_misses::cpu03.data            6                       # number of SoftPFReq misses
system.cpu03.dcache.SoftPFReq_misses::total            6                       # number of SoftPFReq misses
system.cpu03.dcache.LoadLockedReq_misses::cpu03.data           17                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total           17                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::cpu03.data            6                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::cpu03.data          637                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total          637                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::cpu03.data          643                       # number of overall misses
system.cpu03.dcache.overall_misses::total          643                       # number of overall misses
system.cpu03.dcache.ReadReq_miss_latency::cpu03.data     24293426                       # number of ReadReq miss cycles
system.cpu03.dcache.ReadReq_miss_latency::total     24293426                       # number of ReadReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::cpu03.data      4274722                       # number of WriteReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::total      4274722                       # number of WriteReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::cpu03.data       302991                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::total       302991                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::cpu03.data        37500                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::total        37500                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondFailReq_miss_latency::cpu03.data        76500                       # number of StoreCondFailReq miss cycles
system.cpu03.dcache.StoreCondFailReq_miss_latency::total        76500                       # number of StoreCondFailReq miss cycles
system.cpu03.dcache.demand_miss_latency::cpu03.data     28568148                       # number of demand (read+write) miss cycles
system.cpu03.dcache.demand_miss_latency::total     28568148                       # number of demand (read+write) miss cycles
system.cpu03.dcache.overall_miss_latency::cpu03.data     28568148                       # number of overall miss cycles
system.cpu03.dcache.overall_miss_latency::total     28568148                       # number of overall miss cycles
system.cpu03.dcache.ReadReq_accesses::cpu03.data        27261                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total        27261                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::cpu03.data         1406                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total         1406                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.SoftPFReq_accesses::cpu03.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu03.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::cpu03.data           17                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total           17                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::cpu03.data            6                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total            6                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::cpu03.data        28667                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total        28667                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::cpu03.data        28673                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total        28673                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::cpu03.data     0.021496                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.021496                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::cpu03.data     0.036273                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.036273                       # miss rate for WriteReq accesses
system.cpu03.dcache.SoftPFReq_miss_rate::cpu03.data            1                       # miss rate for SoftPFReq accesses
system.cpu03.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::cpu03.data            1                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::cpu03.data            1                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::cpu03.data     0.022221                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.022221                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::cpu03.data     0.022425                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.022425                       # miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_miss_latency::cpu03.data 41456.358362                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::total 41456.358362                       # average ReadReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::cpu03.data 83818.078431                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::total 83818.078431                       # average WriteReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::cpu03.data        17823                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::total        17823                       # average LoadLockedReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::cpu03.data         6250                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::total         6250                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondFailReq_avg_miss_latency::cpu03.data          inf                       # average StoreCondFailReq miss latency
system.cpu03.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu03.dcache.demand_avg_miss_latency::cpu03.data 44847.956044                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::total 44847.956044                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::cpu03.data 44429.468118                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::total 44429.468118                       # average overall miss latency
system.cpu03.dcache.blocked_cycles::no_mshrs         4104                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets          213                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs             195                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs    21.046154                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets   106.500000                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.ReadReq_mshr_hits::cpu03.data          338                       # number of ReadReq MSHR hits
system.cpu03.dcache.ReadReq_mshr_hits::total          338                       # number of ReadReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::cpu03.data           28                       # number of WriteReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::total           28                       # number of WriteReq MSHR hits
system.cpu03.dcache.demand_mshr_hits::cpu03.data          366                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.demand_mshr_hits::total          366                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.overall_mshr_hits::cpu03.data          366                       # number of overall MSHR hits
system.cpu03.dcache.overall_mshr_hits::total          366                       # number of overall MSHR hits
system.cpu03.dcache.ReadReq_mshr_misses::cpu03.data          248                       # number of ReadReq MSHR misses
system.cpu03.dcache.ReadReq_mshr_misses::total          248                       # number of ReadReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::cpu03.data           23                       # number of WriteReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::total           23                       # number of WriteReq MSHR misses
system.cpu03.dcache.SoftPFReq_mshr_misses::cpu03.data            3                       # number of SoftPFReq MSHR misses
system.cpu03.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::cpu03.data           17                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::total           17                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::cpu03.data            6                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::total            6                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.demand_mshr_misses::cpu03.data          271                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.demand_mshr_misses::total          271                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.overall_mshr_misses::cpu03.data          274                       # number of overall MSHR misses
system.cpu03.dcache.overall_mshr_misses::total          274                       # number of overall MSHR misses
system.cpu03.dcache.ReadReq_mshr_miss_latency::cpu03.data     10508657                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_latency::total     10508657                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::cpu03.data      1364764                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::total      1364764                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.SoftPFReq_mshr_miss_latency::cpu03.data       317250                       # number of SoftPFReq MSHR miss cycles
system.cpu03.dcache.SoftPFReq_mshr_miss_latency::total       317250                       # number of SoftPFReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::cpu03.data       244009                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::total       244009                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::cpu03.data        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::total        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondFailReq_mshr_miss_latency::cpu03.data        67500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu03.dcache.StoreCondFailReq_mshr_miss_latency::total        67500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::cpu03.data     11873421                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::total     11873421                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::cpu03.data     12190671                       # number of overall MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::total     12190671                       # number of overall MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_rate::cpu03.data     0.009097                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::total     0.009097                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::cpu03.data     0.016358                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::total     0.016358                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.SoftPFReq_mshr_miss_rate::cpu03.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu03.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::cpu03.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::cpu03.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_mshr_miss_rate::cpu03.data     0.009453                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::total     0.009453                       # mshr miss rate for demand accesses
system.cpu03.dcache.overall_mshr_miss_rate::cpu03.data     0.009556                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::total     0.009556                       # mshr miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::cpu03.data 42373.616935                       # average ReadReq mshr miss latency
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::total 42373.616935                       # average ReadReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::cpu03.data 59337.565217                       # average WriteReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::total 59337.565217                       # average WriteReq mshr miss latency
system.cpu03.dcache.SoftPFReq_avg_mshr_miss_latency::cpu03.data       105750                       # average SoftPFReq mshr miss latency
system.cpu03.dcache.SoftPFReq_avg_mshr_miss_latency::total       105750                       # average SoftPFReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu03.data 14353.470588                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14353.470588                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::cpu03.data         4750                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::total         4750                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu03.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu03.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::cpu03.data 43813.361624                       # average overall mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::total 43813.361624                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::cpu03.data 44491.500000                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::total 44491.500000                       # average overall mshr miss latency
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements               0                       # number of replacements
system.cpu03.icache.tags.tagsinuse          12.748513                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs             11306                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs              52                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs          217.423077                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst    12.748513                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst     0.024899                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total     0.024899                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024           52                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::1           48                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024     0.101562                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses           22822                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses          22822                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::cpu03.inst        11306                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total         11306                       # number of ReadReq hits
system.cpu03.icache.demand_hits::cpu03.inst        11306                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total          11306                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::cpu03.inst        11306                       # number of overall hits
system.cpu03.icache.overall_hits::total         11306                       # number of overall hits
system.cpu03.icache.ReadReq_misses::cpu03.inst           79                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total           79                       # number of ReadReq misses
system.cpu03.icache.demand_misses::cpu03.inst           79                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total           79                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::cpu03.inst           79                       # number of overall misses
system.cpu03.icache.overall_misses::total           79                       # number of overall misses
system.cpu03.icache.ReadReq_miss_latency::cpu03.inst      7636000                       # number of ReadReq miss cycles
system.cpu03.icache.ReadReq_miss_latency::total      7636000                       # number of ReadReq miss cycles
system.cpu03.icache.demand_miss_latency::cpu03.inst      7636000                       # number of demand (read+write) miss cycles
system.cpu03.icache.demand_miss_latency::total      7636000                       # number of demand (read+write) miss cycles
system.cpu03.icache.overall_miss_latency::cpu03.inst      7636000                       # number of overall miss cycles
system.cpu03.icache.overall_miss_latency::total      7636000                       # number of overall miss cycles
system.cpu03.icache.ReadReq_accesses::cpu03.inst        11385                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total        11385                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::cpu03.inst        11385                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total        11385                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::cpu03.inst        11385                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total        11385                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::cpu03.inst     0.006939                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.006939                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::cpu03.inst     0.006939                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.006939                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::cpu03.inst     0.006939                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.006939                       # miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_miss_latency::cpu03.inst 96658.227848                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_miss_latency::total 96658.227848                       # average ReadReq miss latency
system.cpu03.icache.demand_avg_miss_latency::cpu03.inst 96658.227848                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::total 96658.227848                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::cpu03.inst 96658.227848                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::total 96658.227848                       # average overall miss latency
system.cpu03.icache.blocked_cycles::no_mshrs          152                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs          152                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.ReadReq_mshr_hits::cpu03.inst           27                       # number of ReadReq MSHR hits
system.cpu03.icache.ReadReq_mshr_hits::total           27                       # number of ReadReq MSHR hits
system.cpu03.icache.demand_mshr_hits::cpu03.inst           27                       # number of demand (read+write) MSHR hits
system.cpu03.icache.demand_mshr_hits::total           27                       # number of demand (read+write) MSHR hits
system.cpu03.icache.overall_mshr_hits::cpu03.inst           27                       # number of overall MSHR hits
system.cpu03.icache.overall_mshr_hits::total           27                       # number of overall MSHR hits
system.cpu03.icache.ReadReq_mshr_misses::cpu03.inst           52                       # number of ReadReq MSHR misses
system.cpu03.icache.ReadReq_mshr_misses::total           52                       # number of ReadReq MSHR misses
system.cpu03.icache.demand_mshr_misses::cpu03.inst           52                       # number of demand (read+write) MSHR misses
system.cpu03.icache.demand_mshr_misses::total           52                       # number of demand (read+write) MSHR misses
system.cpu03.icache.overall_mshr_misses::cpu03.inst           52                       # number of overall MSHR misses
system.cpu03.icache.overall_mshr_misses::total           52                       # number of overall MSHR misses
system.cpu03.icache.ReadReq_mshr_miss_latency::cpu03.inst      5772000                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_latency::total      5772000                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::cpu03.inst      5772000                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::total      5772000                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::cpu03.inst      5772000                       # number of overall MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::total      5772000                       # number of overall MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_rate::cpu03.inst     0.004567                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_miss_rate::total     0.004567                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.demand_mshr_miss_rate::cpu03.inst     0.004567                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::total     0.004567                       # mshr miss rate for demand accesses
system.cpu03.icache.overall_mshr_miss_rate::cpu03.inst     0.004567                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::total     0.004567                       # mshr miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::cpu03.inst       111000                       # average ReadReq mshr miss latency
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::total       111000                       # average ReadReq mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::cpu03.inst       111000                       # average overall mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::total       111000                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::cpu03.inst       111000                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::total       111000                       # average overall mshr miss latency
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.branchPred.lookups                 18441                       # Number of BP lookups
system.cpu04.branchPred.condPredicted           17708                       # Number of conditional branches predicted
system.cpu04.branchPred.condIncorrect             286                       # Number of conditional branches incorrect
system.cpu04.branchPred.BTBLookups              15065                       # Number of BTB lookups
system.cpu04.branchPred.BTBHits                 11795                       # Number of BTB hits
system.cpu04.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu04.branchPred.BTBHitPct           78.294059                       # BTB Hit Percentage
system.cpu04.branchPred.usedRAS                   323                       # Number of times the RAS was used to get a target.
system.cpu04.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu04.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu04.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu04.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu04.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu04.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu04.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu04.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu04.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu04.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu04.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu04.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu04.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu04.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu04.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu04.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu04.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu04.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu04.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu04.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.inst_hits                          0                       # ITB inst hits
system.cpu04.dtb.inst_misses                        0                       # ITB inst misses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu04.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu04.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu04.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu04.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu04.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu04.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu04.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu04.dtb.hits                               0                       # DTB hits
system.cpu04.dtb.misses                             0                       # DTB misses
system.cpu04.dtb.accesses                           0                       # DTB accesses
system.cpu04.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu04.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu04.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu04.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu04.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu04.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu04.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu04.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu04.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu04.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu04.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu04.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu04.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu04.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu04.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu04.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu04.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu04.itb.walker.walks                       0                       # Table walker walks requested
system.cpu04.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.inst_hits                          0                       # ITB inst hits
system.cpu04.itb.inst_misses                        0                       # ITB inst misses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu04.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu04.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu04.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu04.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu04.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu04.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu04.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu04.itb.hits                               0                       # DTB hits
system.cpu04.itb.misses                             0                       # DTB misses
system.cpu04.itb.accesses                           0                       # DTB accesses
system.cpu04.numCycles                          44772                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.fetch.icacheStallCycles            13012                       # Number of cycles fetch is stalled on an Icache miss
system.cpu04.fetch.Insts                       131628                       # Number of instructions fetch has processed
system.cpu04.fetch.Branches                     18441                       # Number of branches that fetch encountered
system.cpu04.fetch.predictedBranches            12118                       # Number of branches that fetch has predicted taken
system.cpu04.fetch.Cycles                       25385                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu04.fetch.SquashCycles                   691                       # Number of cycles fetch has spent squashing
system.cpu04.fetch.MiscStallCycles                  3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu04.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu04.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu04.fetch.IcacheWaitRetryStallCycles           14                       # Number of stall cycles due to full MSHR
system.cpu04.fetch.CacheLines                   11432                       # Number of cache lines fetched
system.cpu04.fetch.IcacheSquashes                  69                       # Number of outstanding Icache misses that were squashed
system.cpu04.fetch.rateDist::samples            38766                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::mean            3.474049                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::stdev           3.764934                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::0                  20185     52.07%     52.07% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::1                    425      1.10%     53.17% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::2                    152      0.39%     53.56% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::3                    385      0.99%     54.55% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::4                    415      1.07%     55.62% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::5                    355      0.92%     56.54% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::6                    271      0.70%     57.24% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::7                   4894     12.62%     69.86% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::8                  11684     30.14%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::total              38766                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.branchRate                0.411887                       # Number of branch fetches per cycle
system.cpu04.fetch.rate                      2.939962                       # Number of inst fetches per cycle
system.cpu04.decode.IdleCycles                  11937                       # Number of cycles decode is idle
system.cpu04.decode.BlockedCycles                9047                       # Number of cycles decode is blocked
system.cpu04.decode.RunCycles                   16232                       # Number of cycles decode is running
system.cpu04.decode.UnblockCycles                1231                       # Number of cycles decode is unblocking
system.cpu04.decode.SquashCycles                  318                       # Number of cycles decode is squashing
system.cpu04.decode.BranchResolved                341                       # Number of times decode resolved a branch
system.cpu04.decode.BranchMispred                  27                       # Number of times decode detected a branch misprediction
system.cpu04.decode.DecodedInsts               130148                       # Number of instructions handled by decode
system.cpu04.decode.SquashedInsts                 101                       # Number of squashed instructions handled by decode
system.cpu04.rename.SquashCycles                  318                       # Number of cycles rename is squashing
system.cpu04.rename.IdleCycles                  12681                       # Number of cycles rename is idle
system.cpu04.rename.BlockCycles                  2998                       # Number of cycles rename is blocking
system.cpu04.rename.serializeStallCycles         3389                       # count of cycles rename stalled for serializing inst
system.cpu04.rename.RunCycles                   16627                       # Number of cycles rename is running
system.cpu04.rename.UnblockCycles                2752                       # Number of cycles rename is unblocking
system.cpu04.rename.RenamedInsts               128102                       # Number of instructions processed by rename
system.cpu04.rename.IQFullEvents                 1836                       # Number of times rename has blocked due to IQ full
system.cpu04.rename.LQFullEvents                  564                       # Number of times rename has blocked due to LQ full
system.cpu04.rename.RenamedOperands            192313                       # Number of destination operands rename has renamed
system.cpu04.rename.RenameLookups              627541                       # Number of register rename lookups that rename has made
system.cpu04.rename.int_rename_lookups         195959                       # Number of integer rename lookups
system.cpu04.rename.CommittedMaps              179114                       # Number of HB maps that are committed
system.cpu04.rename.UndoneMaps                  13184                       # Number of HB maps that are undone due to squashing
system.cpu04.rename.serializingInsts               90                       # count of serializing insts renamed
system.cpu04.rename.tempSerializingInsts           88                       # count of temporary serializing insts renamed
system.cpu04.rename.skidInsts                    6481                       # count of insts added to the skid buffer
system.cpu04.memDep0.insertedLoads              27347                       # Number of loads inserted to the mem dependence unit.
system.cpu04.memDep0.insertedStores              1717                       # Number of stores inserted to the mem dependence unit.
system.cpu04.memDep0.conflictingLoads             846                       # Number of conflicting loads.
system.cpu04.memDep0.conflictingStores            671                       # Number of conflicting stores.
system.cpu04.iq.iqInstsAdded                   125857                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu04.iq.iqNonSpecInstsAdded               158                       # Number of non-speculative instructions added to the IQ
system.cpu04.iq.iqInstsIssued                  125923                       # Number of instructions issued
system.cpu04.iq.iqSquashedInstsIssued              58                       # Number of squashed instructions issued
system.cpu04.iq.iqSquashedInstsExamined          6565                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu04.iq.iqSquashedOperandsExamined        16626                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu04.iq.iqSquashedNonSpecRemoved           28                       # Number of squashed non-spec instructions that were removed
system.cpu04.iq.issued_per_cycle::samples        38766                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::mean       3.248285                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::stdev      2.841327                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::0              8793     22.68%     22.68% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::1              6215     16.03%     38.71% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::2              1681      4.34%     43.05% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::3              8988     23.19%     66.24% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::4               913      2.36%     68.59% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::5               870      2.24%     70.84% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::6              2118      5.46%     76.30% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::7              4832     12.46%     88.76% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::8              4356     11.24%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::total         38766                       # Number of insts issued each cycle
system.cpu04.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntAlu                  3493     41.36%     41.36% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntMult                 4203     49.77%     91.13% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntDiv                     0      0.00%     91.13% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatAdd                   0      0.00%     91.13% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCmp                   0      0.00%     91.13% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCvt                   0      0.00%     91.13% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMult                  0      0.00%     91.13% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatDiv                   0      0.00%     91.13% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatSqrt                  0      0.00%     91.13% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAdd                    0      0.00%     91.13% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAddAcc                 0      0.00%     91.13% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAlu                    0      0.00%     91.13% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCmp                    0      0.00%     91.13% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCvt                    0      0.00%     91.13% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMisc                   0      0.00%     91.13% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMult                   0      0.00%     91.13% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMultAcc                0      0.00%     91.13% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShift                  0      0.00%     91.13% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShiftAcc               0      0.00%     91.13% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSqrt                   0      0.00%     91.13% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAdd               0      0.00%     91.13% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAlu               0      0.00%     91.13% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCmp               0      0.00%     91.13% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCvt               0      0.00%     91.13% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatDiv               0      0.00%     91.13% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMisc              0      0.00%     91.13% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMult              0      0.00%     91.13% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMultAcc            0      0.00%     91.13% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatSqrt              0      0.00%     91.13% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemRead                  680      8.05%     99.18% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemWrite                  69      0.82%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IntAlu               80222     63.71%     63.71% # Type of FU issued
system.cpu04.iq.FU_type_0::IntMult              14404     11.44%     75.15% # Type of FU issued
system.cpu04.iq.FU_type_0::IntDiv                   0      0.00%     75.15% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatAdd                 0      0.00%     75.15% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCmp                 0      0.00%     75.15% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCvt                 0      0.00%     75.15% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMult                0      0.00%     75.15% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatDiv                 0      0.00%     75.15% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatSqrt                0      0.00%     75.15% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAdd                  0      0.00%     75.15% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAddAcc               0      0.00%     75.15% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAlu                  0      0.00%     75.15% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCmp                  0      0.00%     75.15% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCvt                  0      0.00%     75.15% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMisc                 0      0.00%     75.15% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMult                 0      0.00%     75.15% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMultAcc              0      0.00%     75.15% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShift                0      0.00%     75.15% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShiftAcc             0      0.00%     75.15% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSqrt                 0      0.00%     75.15% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAdd             0      0.00%     75.15% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAlu             0      0.00%     75.15% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCmp             0      0.00%     75.15% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCvt             0      0.00%     75.15% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatDiv             0      0.00%     75.15% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMisc            0      0.00%     75.15% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMult            0      0.00%     75.15% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.15% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatSqrt            0      0.00%     75.15% # Type of FU issued
system.cpu04.iq.FU_type_0::MemRead              29749     23.62%     98.77% # Type of FU issued
system.cpu04.iq.FU_type_0::MemWrite              1548      1.23%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::total               125923                       # Type of FU issued
system.cpu04.iq.rate                         2.812539                       # Inst issue rate
system.cpu04.iq.fu_busy_cnt                      8445                       # FU busy when requested
system.cpu04.iq.fu_busy_rate                 0.067065                       # FU busy rate (busy events/executed inst)
system.cpu04.iq.int_inst_queue_reads           299115                       # Number of integer instruction queue reads
system.cpu04.iq.int_inst_queue_writes          132593                       # Number of integer instruction queue writes
system.cpu04.iq.int_inst_queue_wakeup_accesses       122428                       # Number of integer instruction queue wakeup accesses
system.cpu04.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu04.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu04.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu04.iq.int_alu_accesses               134368                       # Number of integer alu accesses
system.cpu04.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu04.iew.lsq.thread0.forwLoads             15                       # Number of loads that had data forwarded from stores
system.cpu04.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu04.iew.lsq.thread0.squashedLoads         1305                       # Number of loads squashed
system.cpu04.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu04.iew.lsq.thread0.memOrderViolation           13                       # Number of memory ordering violations
system.cpu04.iew.lsq.thread0.squashedStores          334                       # Number of stores squashed
system.cpu04.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu04.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu04.iew.lsq.thread0.rescheduledLoads           64                       # Number of loads that were rescheduled
system.cpu04.iew.lsq.thread0.cacheBlocked         2449                       # Number of times an access to memory failed due to the cache being blocked
system.cpu04.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu04.iew.iewSquashCycles                  318                       # Number of cycles IEW is squashing
system.cpu04.iew.iewBlockCycles                  1915                       # Number of cycles IEW is blocking
system.cpu04.iew.iewUnblockCycles                 219                       # Number of cycles IEW is unblocking
system.cpu04.iew.iewDispatchedInsts            126018                       # Number of instructions dispatched to IQ
system.cpu04.iew.iewDispSquashedInsts             100                       # Number of squashed instructions skipped by dispatch
system.cpu04.iew.iewDispLoadInsts               27347                       # Number of dispatched load instructions
system.cpu04.iew.iewDispStoreInsts               1717                       # Number of dispatched store instructions
system.cpu04.iew.iewDispNonSpecInsts               76                       # Number of dispatched non-speculative instructions
system.cpu04.iew.iewIQFullEvents                   32                       # Number of times the IQ has become full, causing a stall
system.cpu04.iew.iewLSQFullEvents                 153                       # Number of times the LSQ has become full, causing a stall
system.cpu04.iew.memOrderViolationEvents           13                       # Number of memory order violations
system.cpu04.iew.predictedTakenIncorrect          184                       # Number of branches that were predicted taken incorrectly
system.cpu04.iew.predictedNotTakenIncorrect           80                       # Number of branches that were predicted not taken incorrectly
system.cpu04.iew.branchMispredicts                264                       # Number of branch mispredicts detected at execute
system.cpu04.iew.iewExecutedInsts              125521                       # Number of executed instructions
system.cpu04.iew.iewExecLoadInsts               29567                       # Number of load instructions executed
system.cpu04.iew.iewExecSquashedInsts             402                       # Number of squashed instructions skipped in execute
system.cpu04.iew.exec_swp                           0                       # number of swp insts executed
system.cpu04.iew.exec_nop                           3                       # number of nop insts executed
system.cpu04.iew.exec_refs                      31078                       # number of memory reference insts executed
system.cpu04.iew.exec_branches                  16351                       # Number of branches executed
system.cpu04.iew.exec_stores                     1511                       # Number of stores executed
system.cpu04.iew.exec_rate                   2.803560                       # Inst execution rate
system.cpu04.iew.wb_sent                       122557                       # cumulative count of insts sent to commit
system.cpu04.iew.wb_count                      122428                       # cumulative count of insts written-back
system.cpu04.iew.wb_producers                   97312                       # num instructions producing a value
system.cpu04.iew.wb_consumers                  153144                       # num instructions consuming a value
system.cpu04.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu04.iew.wb_rate                     2.734477                       # insts written-back per cycle
system.cpu04.iew.wb_fanout                   0.635428                       # average fanout of values written-back
system.cpu04.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu04.commit.commitSquashedInsts          6503                       # The number of squashed insts skipped by commit
system.cpu04.commit.commitNonSpecStalls           130                       # The number of times commit has been forced to stall to communicate backwards
system.cpu04.commit.branchMispredicts             259                       # The number of times a branch was mispredicted
system.cpu04.commit.committed_per_cycle::samples        37854                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::mean     3.155545                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::stdev     3.266871                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::0        10343     27.32%     27.32% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::1        10986     29.02%     56.35% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::2         1011      2.67%     59.02% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::3          348      0.92%     59.94% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::4          299      0.79%     60.73% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::5         4519     11.94%     72.66% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::6          188      0.50%     73.16% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::7          801      2.12%     75.28% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::8         9359     24.72%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::total        37854                       # Number of insts commited each cycle
system.cpu04.commit.committedInsts             117758                       # Number of instructions committed
system.cpu04.commit.committedOps               119450                       # Number of ops (including micro ops) committed
system.cpu04.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu04.commit.refs                        27425                       # Number of memory references committed
system.cpu04.commit.loads                       26042                       # Number of loads committed
system.cpu04.commit.membars                        61                       # Number of memory barriers committed
system.cpu04.commit.branches                    15815                       # Number of branches committed
system.cpu04.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu04.commit.int_insts                  103908                       # Number of committed integer instructions.
system.cpu04.commit.function_calls                167                       # Number of function calls committed.
system.cpu04.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IntAlu          77622     64.98%     64.98% # Class of committed instruction
system.cpu04.commit.op_class_0::IntMult         14403     12.06%     77.04% # Class of committed instruction
system.cpu04.commit.op_class_0::IntDiv              0      0.00%     77.04% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatAdd            0      0.00%     77.04% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCmp            0      0.00%     77.04% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCvt            0      0.00%     77.04% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMult            0      0.00%     77.04% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatDiv            0      0.00%     77.04% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatSqrt            0      0.00%     77.04% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAdd             0      0.00%     77.04% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAddAcc            0      0.00%     77.04% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAlu             0      0.00%     77.04% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCmp             0      0.00%     77.04% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCvt             0      0.00%     77.04% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMisc            0      0.00%     77.04% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMult            0      0.00%     77.04% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMultAcc            0      0.00%     77.04% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShift            0      0.00%     77.04% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShiftAcc            0      0.00%     77.04% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSqrt            0      0.00%     77.04% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAdd            0      0.00%     77.04% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAlu            0      0.00%     77.04% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCmp            0      0.00%     77.04% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCvt            0      0.00%     77.04% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatDiv            0      0.00%     77.04% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMisc            0      0.00%     77.04% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMult            0      0.00%     77.04% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.04% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.04% # Class of committed instruction
system.cpu04.commit.op_class_0::MemRead         26042     21.80%     98.84% # Class of committed instruction
system.cpu04.commit.op_class_0::MemWrite         1383      1.16%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::total          119450                       # Class of committed instruction
system.cpu04.commit.bw_lim_events                9359                       # number cycles where commit BW limit reached
system.cpu04.rob.rob_reads                     153785                       # The number of ROB reads
system.cpu04.rob.rob_writes                    252890                       # The number of ROB writes
system.cpu04.timesIdled                            43                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu04.idleCycles                          6006                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu04.quiesceCycles                     106293                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu04.committedInsts                    117758                       # Number of Instructions Simulated
system.cpu04.committedOps                      119450                       # Number of Ops (including micro ops) Simulated
system.cpu04.cpi                             0.380203                       # CPI: Cycles Per Instruction
system.cpu04.cpi_total                       0.380203                       # CPI: Total CPI of All Threads
system.cpu04.ipc                             2.630171                       # IPC: Instructions Per Cycle
system.cpu04.ipc_total                       2.630171                       # IPC: Total IPC of All Threads
system.cpu04.int_regfile_reads                 191248                       # number of integer regfile reads
system.cpu04.int_regfile_writes                 88985                       # number of integer regfile writes
system.cpu04.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu04.cc_regfile_reads                  456405                       # number of cc regfile reads
system.cpu04.cc_regfile_writes                  95005                       # number of cc regfile writes
system.cpu04.misc_regfile_reads                 29872                       # number of misc regfile reads
system.cpu04.misc_regfile_writes                   74                       # number of misc regfile writes
system.cpu04.dcache.tags.replacements               0                       # number of replacements
system.cpu04.dcache.tags.tagsinuse          49.249880                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs             27728                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs             265                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs          104.633962                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::cpu04.data    49.249880                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::cpu04.data     0.048096                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.048096                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024          265                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::1          246                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.258789                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses           57107                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses          57107                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::cpu04.data        26417                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total         26417                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::cpu04.data         1308                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total         1308                       # number of WriteReq hits
system.cpu04.dcache.LoadLockedReq_hits::cpu04.data            3                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu04.dcache.demand_hits::cpu04.data        27725                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total          27725                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::cpu04.data        27725                       # number of overall hits
system.cpu04.dcache.overall_hits::total         27725                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::cpu04.data          597                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total          597                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::cpu04.data           54                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total           54                       # number of WriteReq misses
system.cpu04.dcache.SoftPFReq_misses::cpu04.data            6                       # number of SoftPFReq misses
system.cpu04.dcache.SoftPFReq_misses::total            6                       # number of SoftPFReq misses
system.cpu04.dcache.LoadLockedReq_misses::cpu04.data           17                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total           17                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::cpu04.data            5                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::cpu04.data          651                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total          651                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::cpu04.data          657                       # number of overall misses
system.cpu04.dcache.overall_misses::total          657                       # number of overall misses
system.cpu04.dcache.ReadReq_miss_latency::cpu04.data     22117931                       # number of ReadReq miss cycles
system.cpu04.dcache.ReadReq_miss_latency::total     22117931                       # number of ReadReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::cpu04.data      4160490                       # number of WriteReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::total      4160490                       # number of WriteReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::cpu04.data       318492                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::total       318492                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::cpu04.data        37499                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::total        37499                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondFailReq_miss_latency::cpu04.data        48000                       # number of StoreCondFailReq miss cycles
system.cpu04.dcache.StoreCondFailReq_miss_latency::total        48000                       # number of StoreCondFailReq miss cycles
system.cpu04.dcache.demand_miss_latency::cpu04.data     26278421                       # number of demand (read+write) miss cycles
system.cpu04.dcache.demand_miss_latency::total     26278421                       # number of demand (read+write) miss cycles
system.cpu04.dcache.overall_miss_latency::cpu04.data     26278421                       # number of overall miss cycles
system.cpu04.dcache.overall_miss_latency::total     26278421                       # number of overall miss cycles
system.cpu04.dcache.ReadReq_accesses::cpu04.data        27014                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total        27014                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::cpu04.data         1362                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total         1362                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.SoftPFReq_accesses::cpu04.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu04.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::cpu04.data           20                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total           20                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::cpu04.data            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::cpu04.data        28376                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total        28376                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::cpu04.data        28382                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total        28382                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::cpu04.data     0.022100                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.022100                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::cpu04.data     0.039648                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.039648                       # miss rate for WriteReq accesses
system.cpu04.dcache.SoftPFReq_miss_rate::cpu04.data            1                       # miss rate for SoftPFReq accesses
system.cpu04.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::cpu04.data     0.850000                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.850000                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::cpu04.data            1                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::cpu04.data     0.022942                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.022942                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::cpu04.data     0.023148                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.023148                       # miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_miss_latency::cpu04.data 37048.460637                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::total 37048.460637                       # average ReadReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::cpu04.data 77046.111111                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::total 77046.111111                       # average WriteReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::cpu04.data 18734.823529                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::total 18734.823529                       # average LoadLockedReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::cpu04.data  7499.800000                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::total  7499.800000                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondFailReq_avg_miss_latency::cpu04.data          inf                       # average StoreCondFailReq miss latency
system.cpu04.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu04.dcache.demand_avg_miss_latency::cpu04.data 40366.238095                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::total 40366.238095                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::cpu04.data 39997.596651                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::total 39997.596651                       # average overall miss latency
system.cpu04.dcache.blocked_cycles::no_mshrs         3973                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets           58                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs             196                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs    20.270408                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets           29                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.ReadReq_mshr_hits::cpu04.data          348                       # number of ReadReq MSHR hits
system.cpu04.dcache.ReadReq_mshr_hits::total          348                       # number of ReadReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::cpu04.data           31                       # number of WriteReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::total           31                       # number of WriteReq MSHR hits
system.cpu04.dcache.demand_mshr_hits::cpu04.data          379                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.demand_mshr_hits::total          379                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.overall_mshr_hits::cpu04.data          379                       # number of overall MSHR hits
system.cpu04.dcache.overall_mshr_hits::total          379                       # number of overall MSHR hits
system.cpu04.dcache.ReadReq_mshr_misses::cpu04.data          249                       # number of ReadReq MSHR misses
system.cpu04.dcache.ReadReq_mshr_misses::total          249                       # number of ReadReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::cpu04.data           23                       # number of WriteReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::total           23                       # number of WriteReq MSHR misses
system.cpu04.dcache.SoftPFReq_mshr_misses::cpu04.data            3                       # number of SoftPFReq MSHR misses
system.cpu04.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::cpu04.data           17                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::total           17                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::cpu04.data            5                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::total            5                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.demand_mshr_misses::cpu04.data          272                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.demand_mshr_misses::total          272                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.overall_mshr_misses::cpu04.data          275                       # number of overall MSHR misses
system.cpu04.dcache.overall_mshr_misses::total          275                       # number of overall MSHR misses
system.cpu04.dcache.ReadReq_mshr_miss_latency::cpu04.data     10119617                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_latency::total     10119617                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::cpu04.data      1373255                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::total      1373255                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.SoftPFReq_mshr_miss_latency::cpu04.data       310750                       # number of SoftPFReq MSHR miss cycles
system.cpu04.dcache.SoftPFReq_mshr_miss_latency::total       310750                       # number of SoftPFReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::cpu04.data       262508                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::total       262508                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::cpu04.data        27001                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::total        27001                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondFailReq_mshr_miss_latency::cpu04.data        42000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu04.dcache.StoreCondFailReq_mshr_miss_latency::total        42000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::cpu04.data     11492872                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::total     11492872                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::cpu04.data     11803622                       # number of overall MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::total     11803622                       # number of overall MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_rate::cpu04.data     0.009217                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::total     0.009217                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::cpu04.data     0.016887                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::total     0.016887                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.SoftPFReq_mshr_miss_rate::cpu04.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu04.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::cpu04.data     0.850000                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::total     0.850000                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::cpu04.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_mshr_miss_rate::cpu04.data     0.009586                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::total     0.009586                       # mshr miss rate for demand accesses
system.cpu04.dcache.overall_mshr_miss_rate::cpu04.data     0.009689                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::total     0.009689                       # mshr miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::cpu04.data 40641.032129                       # average ReadReq mshr miss latency
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::total 40641.032129                       # average ReadReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::cpu04.data 59706.739130                       # average WriteReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::total 59706.739130                       # average WriteReq mshr miss latency
system.cpu04.dcache.SoftPFReq_avg_mshr_miss_latency::cpu04.data 103583.333333                       # average SoftPFReq mshr miss latency
system.cpu04.dcache.SoftPFReq_avg_mshr_miss_latency::total 103583.333333                       # average SoftPFReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu04.data 15441.647059                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15441.647059                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::cpu04.data  5400.200000                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::total  5400.200000                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu04.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu04.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::cpu04.data 42253.205882                       # average overall mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::total 42253.205882                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::cpu04.data 42922.261818                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::total 42922.261818                       # average overall mshr miss latency
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements               0                       # number of replacements
system.cpu04.icache.tags.tagsinuse          12.617470                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs             11356                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs              52                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs          218.384615                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst    12.617470                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.024643                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total     0.024643                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024           52                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::1           48                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024     0.101562                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses           22916                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses          22916                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::cpu04.inst        11356                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total         11356                       # number of ReadReq hits
system.cpu04.icache.demand_hits::cpu04.inst        11356                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total          11356                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::cpu04.inst        11356                       # number of overall hits
system.cpu04.icache.overall_hits::total         11356                       # number of overall hits
system.cpu04.icache.ReadReq_misses::cpu04.inst           76                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total           76                       # number of ReadReq misses
system.cpu04.icache.demand_misses::cpu04.inst           76                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total           76                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::cpu04.inst           76                       # number of overall misses
system.cpu04.icache.overall_misses::total           76                       # number of overall misses
system.cpu04.icache.ReadReq_miss_latency::cpu04.inst      7797500                       # number of ReadReq miss cycles
system.cpu04.icache.ReadReq_miss_latency::total      7797500                       # number of ReadReq miss cycles
system.cpu04.icache.demand_miss_latency::cpu04.inst      7797500                       # number of demand (read+write) miss cycles
system.cpu04.icache.demand_miss_latency::total      7797500                       # number of demand (read+write) miss cycles
system.cpu04.icache.overall_miss_latency::cpu04.inst      7797500                       # number of overall miss cycles
system.cpu04.icache.overall_miss_latency::total      7797500                       # number of overall miss cycles
system.cpu04.icache.ReadReq_accesses::cpu04.inst        11432                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total        11432                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::cpu04.inst        11432                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total        11432                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::cpu04.inst        11432                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total        11432                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::cpu04.inst     0.006648                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.006648                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::cpu04.inst     0.006648                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.006648                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::cpu04.inst     0.006648                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.006648                       # miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_miss_latency::cpu04.inst 102598.684211                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::total 102598.684211                       # average ReadReq miss latency
system.cpu04.icache.demand_avg_miss_latency::cpu04.inst 102598.684211                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::total 102598.684211                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::cpu04.inst 102598.684211                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::total 102598.684211                       # average overall miss latency
system.cpu04.icache.blocked_cycles::no_mshrs          147                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs    73.500000                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.ReadReq_mshr_hits::cpu04.inst           24                       # number of ReadReq MSHR hits
system.cpu04.icache.ReadReq_mshr_hits::total           24                       # number of ReadReq MSHR hits
system.cpu04.icache.demand_mshr_hits::cpu04.inst           24                       # number of demand (read+write) MSHR hits
system.cpu04.icache.demand_mshr_hits::total           24                       # number of demand (read+write) MSHR hits
system.cpu04.icache.overall_mshr_hits::cpu04.inst           24                       # number of overall MSHR hits
system.cpu04.icache.overall_mshr_hits::total           24                       # number of overall MSHR hits
system.cpu04.icache.ReadReq_mshr_misses::cpu04.inst           52                       # number of ReadReq MSHR misses
system.cpu04.icache.ReadReq_mshr_misses::total           52                       # number of ReadReq MSHR misses
system.cpu04.icache.demand_mshr_misses::cpu04.inst           52                       # number of demand (read+write) MSHR misses
system.cpu04.icache.demand_mshr_misses::total           52                       # number of demand (read+write) MSHR misses
system.cpu04.icache.overall_mshr_misses::cpu04.inst           52                       # number of overall MSHR misses
system.cpu04.icache.overall_mshr_misses::total           52                       # number of overall MSHR misses
system.cpu04.icache.ReadReq_mshr_miss_latency::cpu04.inst      5896500                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_latency::total      5896500                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::cpu04.inst      5896500                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::total      5896500                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::cpu04.inst      5896500                       # number of overall MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::total      5896500                       # number of overall MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_rate::cpu04.inst     0.004549                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::total     0.004549                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.demand_mshr_miss_rate::cpu04.inst     0.004549                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::total     0.004549                       # mshr miss rate for demand accesses
system.cpu04.icache.overall_mshr_miss_rate::cpu04.inst     0.004549                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::total     0.004549                       # mshr miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::cpu04.inst 113394.230769                       # average ReadReq mshr miss latency
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::total 113394.230769                       # average ReadReq mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::cpu04.inst 113394.230769                       # average overall mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::total 113394.230769                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::cpu04.inst 113394.230769                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::total 113394.230769                       # average overall mshr miss latency
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.branchPred.lookups                 17608                       # Number of BP lookups
system.cpu05.branchPred.condPredicted           16944                       # Number of conditional branches predicted
system.cpu05.branchPred.condIncorrect             264                       # Number of conditional branches incorrect
system.cpu05.branchPred.BTBLookups              14075                       # Number of BTB lookups
system.cpu05.branchPred.BTBHits                 11354                       # Number of BTB hits
system.cpu05.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu05.branchPred.BTBHitPct           80.667851                       # BTB Hit Percentage
system.cpu05.branchPred.usedRAS                   302                       # Number of times the RAS was used to get a target.
system.cpu05.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu05.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu05.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu05.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu05.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu05.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu05.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu05.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu05.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu05.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu05.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu05.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu05.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu05.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu05.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu05.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu05.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu05.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu05.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu05.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.inst_hits                          0                       # ITB inst hits
system.cpu05.dtb.inst_misses                        0                       # ITB inst misses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu05.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu05.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu05.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu05.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu05.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu05.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu05.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu05.dtb.hits                               0                       # DTB hits
system.cpu05.dtb.misses                             0                       # DTB misses
system.cpu05.dtb.accesses                           0                       # DTB accesses
system.cpu05.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu05.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu05.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu05.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu05.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu05.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu05.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu05.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu05.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu05.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu05.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu05.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu05.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu05.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu05.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu05.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu05.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu05.itb.walker.walks                       0                       # Table walker walks requested
system.cpu05.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.inst_hits                          0                       # ITB inst hits
system.cpu05.itb.inst_misses                        0                       # ITB inst misses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu05.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu05.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu05.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu05.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu05.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu05.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu05.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu05.itb.hits                               0                       # DTB hits
system.cpu05.itb.misses                             0                       # DTB misses
system.cpu05.itb.accesses                           0                       # DTB accesses
system.cpu05.numCycles                          43996                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.fetch.icacheStallCycles            13040                       # Number of cycles fetch is stalled on an Icache miss
system.cpu05.fetch.Insts                       128129                       # Number of instructions fetch has processed
system.cpu05.fetch.Branches                     17608                       # Number of branches that fetch encountered
system.cpu05.fetch.predictedBranches            11656                       # Number of branches that fetch has predicted taken
system.cpu05.fetch.Cycles                       24577                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu05.fetch.SquashCycles                   645                       # Number of cycles fetch has spent squashing
system.cpu05.fetch.MiscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu05.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu05.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu05.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu05.fetch.CacheLines                   11312                       # Number of cache lines fetched
system.cpu05.fetch.IcacheSquashes                  70                       # Number of outstanding Icache misses that were squashed
system.cpu05.fetch.rateDist::samples            37961                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::mean            3.449567                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::stdev           3.763993                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::0                  19928     52.50%     52.50% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::1                    395      1.04%     53.54% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::2                    141      0.37%     53.91% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::3                    362      0.95%     54.86% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::4                    391      1.03%     55.89% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::5                    308      0.81%     56.70% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::6                    267      0.70%     57.41% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::7                   4872     12.83%     70.24% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::8                  11297     29.76%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::total              37961                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.branchRate                0.400218                       # Number of branch fetches per cycle
system.cpu05.fetch.rate                      2.912287                       # Number of inst fetches per cycle
system.cpu05.decode.IdleCycles                  11905                       # Number of cycles decode is idle
system.cpu05.decode.BlockedCycles                8753                       # Number of cycles decode is blocked
system.cpu05.decode.RunCycles                   15822                       # Number of cycles decode is running
system.cpu05.decode.UnblockCycles                1185                       # Number of cycles decode is unblocking
system.cpu05.decode.SquashCycles                  295                       # Number of cycles decode is squashing
system.cpu05.decode.BranchResolved                306                       # Number of times decode resolved a branch
system.cpu05.decode.BranchMispred                  27                       # Number of times decode detected a branch misprediction
system.cpu05.decode.DecodedInsts               126826                       # Number of instructions handled by decode
system.cpu05.decode.SquashedInsts                  99                       # Number of squashed instructions handled by decode
system.cpu05.rename.SquashCycles                  295                       # Number of cycles rename is squashing
system.cpu05.rename.IdleCycles                  12598                       # Number of cycles rename is idle
system.cpu05.rename.BlockCycles                  3476                       # Number of cycles rename is blocking
system.cpu05.rename.serializeStallCycles         2765                       # count of cycles rename stalled for serializing inst
system.cpu05.rename.RunCycles                   16209                       # Number of cycles rename is running
system.cpu05.rename.UnblockCycles                2617                       # Number of cycles rename is unblocking
system.cpu05.rename.RenamedInsts               124933                       # Number of instructions processed by rename
system.cpu05.rename.ROBFullEvents                   4                       # Number of times rename has blocked due to ROB full
system.cpu05.rename.IQFullEvents                 1786                       # Number of times rename has blocked due to IQ full
system.cpu05.rename.LQFullEvents                  487                       # Number of times rename has blocked due to LQ full
system.cpu05.rename.RenamedOperands            186916                       # Number of destination operands rename has renamed
system.cpu05.rename.RenameLookups              612180                       # Number of register rename lookups that rename has made
system.cpu05.rename.int_rename_lookups         191742                       # Number of integer rename lookups
system.cpu05.rename.CommittedMaps              174780                       # Number of HB maps that are committed
system.cpu05.rename.UndoneMaps                  12134                       # Number of HB maps that are undone due to squashing
system.cpu05.rename.serializingInsts               71                       # count of serializing insts renamed
system.cpu05.rename.tempSerializingInsts           70                       # count of temporary serializing insts renamed
system.cpu05.rename.skidInsts                    6229                       # count of insts added to the skid buffer
system.cpu05.memDep0.insertedLoads              26927                       # Number of loads inserted to the mem dependence unit.
system.cpu05.memDep0.insertedStores              1641                       # Number of stores inserted to the mem dependence unit.
system.cpu05.memDep0.conflictingLoads             818                       # Number of conflicting loads.
system.cpu05.memDep0.conflictingStores            631                       # Number of conflicting stores.
system.cpu05.iq.iqInstsAdded                   122923                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu05.iq.iqNonSpecInstsAdded               126                       # Number of non-speculative instructions added to the IQ
system.cpu05.iq.iqInstsIssued                  123238                       # Number of instructions issued
system.cpu05.iq.iqSquashedInstsIssued              54                       # Number of squashed instructions issued
system.cpu05.iq.iqSquashedInstsExamined          6034                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu05.iq.iqSquashedOperandsExamined        15742                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu05.iq.iqSquashedNonSpecRemoved           16                       # Number of squashed non-spec instructions that were removed
system.cpu05.iq.issued_per_cycle::samples        37961                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::mean       3.246437                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::stdev      2.831562                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::0              8448     22.25%     22.25% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::1              6160     16.23%     38.48% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::2              1639      4.32%     42.80% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::3              9052     23.85%     66.64% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::4               890      2.34%     68.99% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::5               820      2.16%     71.15% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::6              2033      5.36%     76.50% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::7              4566     12.03%     88.53% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::8              4353     11.47%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::total         37961                       # Number of insts issued each cycle
system.cpu05.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntAlu                  3266     39.48%     39.48% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntMult                 4239     51.25%     90.73% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntDiv                     0      0.00%     90.73% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatAdd                   0      0.00%     90.73% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCmp                   0      0.00%     90.73% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCvt                   0      0.00%     90.73% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMult                  0      0.00%     90.73% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatDiv                   0      0.00%     90.73% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatSqrt                  0      0.00%     90.73% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAdd                    0      0.00%     90.73% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAddAcc                 0      0.00%     90.73% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAlu                    0      0.00%     90.73% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCmp                    0      0.00%     90.73% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCvt                    0      0.00%     90.73% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMisc                   0      0.00%     90.73% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMult                   0      0.00%     90.73% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMultAcc                0      0.00%     90.73% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShift                  0      0.00%     90.73% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShiftAcc               0      0.00%     90.73% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSqrt                   0      0.00%     90.73% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAdd               0      0.00%     90.73% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAlu               0      0.00%     90.73% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCmp               0      0.00%     90.73% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCvt               0      0.00%     90.73% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatDiv               0      0.00%     90.73% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMisc              0      0.00%     90.73% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMult              0      0.00%     90.73% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMultAcc            0      0.00%     90.73% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatSqrt              0      0.00%     90.73% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemRead                  703      8.50%     99.23% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemWrite                  64      0.77%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IntAlu               77903     63.21%     63.21% # Type of FU issued
system.cpu05.iq.FU_type_0::IntMult              14404     11.69%     74.90% # Type of FU issued
system.cpu05.iq.FU_type_0::IntDiv                   0      0.00%     74.90% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatAdd                 0      0.00%     74.90% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCmp                 0      0.00%     74.90% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCvt                 0      0.00%     74.90% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMult                0      0.00%     74.90% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatDiv                 0      0.00%     74.90% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatSqrt                0      0.00%     74.90% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAdd                  0      0.00%     74.90% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAddAcc               0      0.00%     74.90% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAlu                  0      0.00%     74.90% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCmp                  0      0.00%     74.90% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCvt                  0      0.00%     74.90% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMisc                 0      0.00%     74.90% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMult                 0      0.00%     74.90% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMultAcc              0      0.00%     74.90% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShift                0      0.00%     74.90% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.90% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSqrt                 0      0.00%     74.90% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.90% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.90% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.90% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.90% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.90% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.90% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMult            0      0.00%     74.90% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.90% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.90% # Type of FU issued
system.cpu05.iq.FU_type_0::MemRead              29448     23.90%     98.80% # Type of FU issued
system.cpu05.iq.FU_type_0::MemWrite              1483      1.20%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::total               123238                       # Type of FU issued
system.cpu05.iq.rate                         2.801118                       # Inst issue rate
system.cpu05.iq.fu_busy_cnt                      8272                       # FU busy when requested
system.cpu05.iq.fu_busy_rate                 0.067122                       # FU busy rate (busy events/executed inst)
system.cpu05.iq.int_inst_queue_reads           292763                       # Number of integer instruction queue reads
system.cpu05.iq.int_inst_queue_writes          129096                       # Number of integer instruction queue writes
system.cpu05.iq.int_inst_queue_wakeup_accesses       119670                       # Number of integer instruction queue wakeup accesses
system.cpu05.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu05.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu05.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu05.iq.int_alu_accesses               131510                       # Number of integer alu accesses
system.cpu05.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu05.iew.lsq.thread0.forwLoads             15                       # Number of loads that had data forwarded from stores
system.cpu05.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu05.iew.lsq.thread0.squashedLoads         1229                       # Number of loads squashed
system.cpu05.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu05.iew.lsq.thread0.memOrderViolation           13                       # Number of memory ordering violations
system.cpu05.iew.lsq.thread0.squashedStores          309                       # Number of stores squashed
system.cpu05.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu05.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu05.iew.lsq.thread0.rescheduledLoads           60                       # Number of loads that were rescheduled
system.cpu05.iew.lsq.thread0.cacheBlocked         2567                       # Number of times an access to memory failed due to the cache being blocked
system.cpu05.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu05.iew.iewSquashCycles                  295                       # Number of cycles IEW is squashing
system.cpu05.iew.iewBlockCycles                  1742                       # Number of cycles IEW is blocking
system.cpu05.iew.iewUnblockCycles                 550                       # Number of cycles IEW is unblocking
system.cpu05.iew.iewDispatchedInsts            123052                       # Number of instructions dispatched to IQ
system.cpu05.iew.iewDispSquashedInsts              22                       # Number of squashed instructions skipped by dispatch
system.cpu05.iew.iewDispLoadInsts               26927                       # Number of dispatched load instructions
system.cpu05.iew.iewDispStoreInsts               1641                       # Number of dispatched store instructions
system.cpu05.iew.iewDispNonSpecInsts               58                       # Number of dispatched non-speculative instructions
system.cpu05.iew.iewIQFullEvents                   51                       # Number of times the IQ has become full, causing a stall
system.cpu05.iew.iewLSQFullEvents                 449                       # Number of times the LSQ has become full, causing a stall
system.cpu05.iew.memOrderViolationEvents           13                       # Number of memory order violations
system.cpu05.iew.predictedTakenIncorrect          177                       # Number of branches that were predicted taken incorrectly
system.cpu05.iew.predictedNotTakenIncorrect           63                       # Number of branches that were predicted not taken incorrectly
system.cpu05.iew.branchMispredicts                240                       # Number of branch mispredicts detected at execute
system.cpu05.iew.iewExecutedInsts              122860                       # Number of executed instructions
system.cpu05.iew.iewExecLoadInsts               29274                       # Number of load instructions executed
system.cpu05.iew.iewExecSquashedInsts             378                       # Number of squashed instructions skipped in execute
system.cpu05.iew.exec_swp                           0                       # number of swp insts executed
system.cpu05.iew.exec_nop                           3                       # number of nop insts executed
system.cpu05.iew.exec_refs                      30720                       # number of memory reference insts executed
system.cpu05.iew.exec_branches                  15693                       # Number of branches executed
system.cpu05.iew.exec_stores                     1446                       # Number of stores executed
system.cpu05.iew.exec_rate                   2.792527                       # Inst execution rate
system.cpu05.iew.wb_sent                       119792                       # cumulative count of insts sent to commit
system.cpu05.iew.wb_count                      119670                       # cumulative count of insts written-back
system.cpu05.iew.wb_producers                   95429                       # num instructions producing a value
system.cpu05.iew.wb_consumers                  149348                       # num instructions consuming a value
system.cpu05.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu05.iew.wb_rate                     2.720020                       # insts written-back per cycle
system.cpu05.iew.wb_fanout                   0.638971                       # average fanout of values written-back
system.cpu05.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu05.commit.commitSquashedInsts          6034                       # The number of squashed insts skipped by commit
system.cpu05.commit.commitNonSpecStalls           110                       # The number of times commit has been forced to stall to communicate backwards
system.cpu05.commit.branchMispredicts             237                       # The number of times a branch was mispredicted
system.cpu05.commit.committed_per_cycle::samples        37119                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::mean     3.152429                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::stdev     3.259117                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::0        10058     27.10%     27.10% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::1        10844     29.21%     56.31% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::2         1005      2.71%     59.02% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::3          332      0.89%     59.91% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::4          304      0.82%     60.73% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::5         4515     12.16%     72.90% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::6          179      0.48%     73.38% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::7          756      2.04%     75.41% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::8         9126     24.59%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::total        37119                       # Number of insts commited each cycle
system.cpu05.commit.committedInsts             115390                       # Number of instructions committed
system.cpu05.commit.committedOps               117015                       # Number of ops (including micro ops) committed
system.cpu05.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu05.commit.refs                        27030                       # Number of memory references committed
system.cpu05.commit.loads                       25698                       # Number of loads committed
system.cpu05.commit.membars                        58                       # Number of memory barriers committed
system.cpu05.commit.branches                    15231                       # Number of branches committed
system.cpu05.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu05.commit.int_insts                  102045                       # Number of committed integer instructions.
system.cpu05.commit.function_calls                160                       # Number of function calls committed.
system.cpu05.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IntAlu          75582     64.59%     64.59% # Class of committed instruction
system.cpu05.commit.op_class_0::IntMult         14403     12.31%     76.90% # Class of committed instruction
system.cpu05.commit.op_class_0::IntDiv              0      0.00%     76.90% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatAdd            0      0.00%     76.90% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCmp            0      0.00%     76.90% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCvt            0      0.00%     76.90% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMult            0      0.00%     76.90% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatDiv            0      0.00%     76.90% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatSqrt            0      0.00%     76.90% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAdd             0      0.00%     76.90% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAddAcc            0      0.00%     76.90% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAlu             0      0.00%     76.90% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCmp             0      0.00%     76.90% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCvt             0      0.00%     76.90% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMisc            0      0.00%     76.90% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMult            0      0.00%     76.90% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMultAcc            0      0.00%     76.90% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShift            0      0.00%     76.90% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShiftAcc            0      0.00%     76.90% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSqrt            0      0.00%     76.90% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAdd            0      0.00%     76.90% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAlu            0      0.00%     76.90% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCmp            0      0.00%     76.90% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCvt            0      0.00%     76.90% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatDiv            0      0.00%     76.90% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMisc            0      0.00%     76.90% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMult            0      0.00%     76.90% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.90% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.90% # Class of committed instruction
system.cpu05.commit.op_class_0::MemRead         25698     21.96%     98.86% # Class of committed instruction
system.cpu05.commit.op_class_0::MemWrite         1332      1.14%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::total          117015                       # Class of committed instruction
system.cpu05.commit.bw_lim_events                9126                       # number cycles where commit BW limit reached
system.cpu05.rob.rob_reads                     150405                       # The number of ROB reads
system.cpu05.rob.rob_writes                    246942                       # The number of ROB writes
system.cpu05.timesIdled                            45                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu05.idleCycles                          6035                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu05.quiesceCycles                     107069                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu05.committedInsts                    115390                       # Number of Instructions Simulated
system.cpu05.committedOps                      117015                       # Number of Ops (including micro ops) Simulated
system.cpu05.cpi                             0.381281                       # CPI: Cycles Per Instruction
system.cpu05.cpi_total                       0.381281                       # CPI: Total CPI of All Threads
system.cpu05.ipc                             2.622738                       # IPC: Instructions Per Cycle
system.cpu05.ipc_total                       2.622738                       # IPC: Total IPC of All Threads
system.cpu05.int_regfile_reads                 187724                       # number of integer regfile reads
system.cpu05.int_regfile_writes                 87829                       # number of integer regfile writes
system.cpu05.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu05.cc_regfile_reads                  447186                       # number of cc regfile reads
system.cpu05.cc_regfile_writes                  91259                       # number of cc regfile writes
system.cpu05.misc_regfile_reads                 29344                       # number of misc regfile reads
system.cpu05.misc_regfile_writes                   12                       # number of misc regfile writes
system.cpu05.dcache.tags.replacements               0                       # number of replacements
system.cpu05.dcache.tags.tagsinuse          48.125391                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs             27303                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs             266                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs          102.642857                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::cpu05.data    48.125391                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::cpu05.data     0.046997                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.046997                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024          266                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::1          245                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.259766                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses           56199                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses          56199                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::cpu05.data        26030                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total         26030                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::cpu05.data         1274                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total         1274                       # number of WriteReq hits
system.cpu05.dcache.demand_hits::cpu05.data        27304                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total          27304                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::cpu05.data        27304                       # number of overall hits
system.cpu05.dcache.overall_hits::total         27304                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::cpu05.data          593                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total          593                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::cpu05.data           52                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total           52                       # number of WriteReq misses
system.cpu05.dcache.SoftPFReq_misses::cpu05.data            6                       # number of SoftPFReq misses
system.cpu05.dcache.SoftPFReq_misses::total            6                       # number of SoftPFReq misses
system.cpu05.dcache.LoadLockedReq_misses::cpu05.data            3                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::cpu05.data            3                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::cpu05.data          645                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total          645                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::cpu05.data          651                       # number of overall misses
system.cpu05.dcache.overall_misses::total          651                       # number of overall misses
system.cpu05.dcache.ReadReq_miss_latency::cpu05.data     24919006                       # number of ReadReq miss cycles
system.cpu05.dcache.ReadReq_miss_latency::total     24919006                       # number of ReadReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::cpu05.data      5190236                       # number of WriteReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::total      5190236                       # number of WriteReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::cpu05.data        38000                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::total        38000                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::cpu05.data        37500                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::total        37500                       # number of StoreCondReq miss cycles
system.cpu05.dcache.demand_miss_latency::cpu05.data     30109242                       # number of demand (read+write) miss cycles
system.cpu05.dcache.demand_miss_latency::total     30109242                       # number of demand (read+write) miss cycles
system.cpu05.dcache.overall_miss_latency::cpu05.data     30109242                       # number of overall miss cycles
system.cpu05.dcache.overall_miss_latency::total     30109242                       # number of overall miss cycles
system.cpu05.dcache.ReadReq_accesses::cpu05.data        26623                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total        26623                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::cpu05.data         1326                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total         1326                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.SoftPFReq_accesses::cpu05.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu05.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::cpu05.data            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::cpu05.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::cpu05.data        27949                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total        27949                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::cpu05.data        27955                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total        27955                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::cpu05.data     0.022274                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.022274                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::cpu05.data     0.039216                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.039216                       # miss rate for WriteReq accesses
system.cpu05.dcache.SoftPFReq_miss_rate::cpu05.data            1                       # miss rate for SoftPFReq accesses
system.cpu05.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::cpu05.data            1                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::cpu05.data            1                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::cpu05.data     0.023078                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.023078                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::cpu05.data     0.023287                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.023287                       # miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_miss_latency::cpu05.data 42021.932546                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::total 42021.932546                       # average ReadReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::cpu05.data 99812.230769                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::total 99812.230769                       # average WriteReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::cpu05.data 12666.666667                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::total 12666.666667                       # average LoadLockedReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::cpu05.data        12500                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::total        12500                       # average StoreCondReq miss latency
system.cpu05.dcache.demand_avg_miss_latency::cpu05.data 46680.995349                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::total 46680.995349                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::cpu05.data 46250.755760                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::total 46250.755760                       # average overall miss latency
system.cpu05.dcache.blocked_cycles::no_mshrs         3921                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets          310                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs             197                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs    19.903553                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets          155                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.ReadReq_mshr_hits::cpu05.data          344                       # number of ReadReq MSHR hits
system.cpu05.dcache.ReadReq_mshr_hits::total          344                       # number of ReadReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::cpu05.data           28                       # number of WriteReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::total           28                       # number of WriteReq MSHR hits
system.cpu05.dcache.demand_mshr_hits::cpu05.data          372                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.demand_mshr_hits::total          372                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.overall_mshr_hits::cpu05.data          372                       # number of overall MSHR hits
system.cpu05.dcache.overall_mshr_hits::total          372                       # number of overall MSHR hits
system.cpu05.dcache.ReadReq_mshr_misses::cpu05.data          249                       # number of ReadReq MSHR misses
system.cpu05.dcache.ReadReq_mshr_misses::total          249                       # number of ReadReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::cpu05.data           24                       # number of WriteReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::total           24                       # number of WriteReq MSHR misses
system.cpu05.dcache.SoftPFReq_mshr_misses::cpu05.data            3                       # number of SoftPFReq MSHR misses
system.cpu05.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::cpu05.data            3                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::cpu05.data            3                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.demand_mshr_misses::cpu05.data          273                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.demand_mshr_misses::total          273                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.overall_mshr_misses::cpu05.data          276                       # number of overall MSHR misses
system.cpu05.dcache.overall_mshr_misses::total          276                       # number of overall MSHR misses
system.cpu05.dcache.ReadReq_mshr_miss_latency::cpu05.data     10802357                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_latency::total     10802357                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::cpu05.data      1770257                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::total      1770257                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.SoftPFReq_mshr_miss_latency::cpu05.data       291000                       # number of SoftPFReq MSHR miss cycles
system.cpu05.dcache.SoftPFReq_mshr_miss_latency::total       291000                       # number of SoftPFReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::cpu05.data        28500                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::total        28500                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::cpu05.data        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::total        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::cpu05.data     12572614                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::total     12572614                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::cpu05.data     12863614                       # number of overall MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::total     12863614                       # number of overall MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_rate::cpu05.data     0.009353                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::total     0.009353                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::cpu05.data     0.018100                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::total     0.018100                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.SoftPFReq_mshr_miss_rate::cpu05.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu05.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::cpu05.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::cpu05.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_mshr_miss_rate::cpu05.data     0.009768                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::total     0.009768                       # mshr miss rate for demand accesses
system.cpu05.dcache.overall_mshr_miss_rate::cpu05.data     0.009873                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::total     0.009873                       # mshr miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::cpu05.data 43382.959839                       # average ReadReq mshr miss latency
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::total 43382.959839                       # average ReadReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::cpu05.data 73760.708333                       # average WriteReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::total 73760.708333                       # average WriteReq mshr miss latency
system.cpu05.dcache.SoftPFReq_avg_mshr_miss_latency::cpu05.data        97000                       # average SoftPFReq mshr miss latency
system.cpu05.dcache.SoftPFReq_avg_mshr_miss_latency::total        97000                       # average SoftPFReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu05.data         9500                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::total         9500                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::cpu05.data         9500                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::total         9500                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::cpu05.data 46053.531136                       # average overall mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::total 46053.531136                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::cpu05.data 46607.297101                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::total 46607.297101                       # average overall mshr miss latency
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements               0                       # number of replacements
system.cpu05.icache.tags.tagsinuse          12.342628                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs             11228                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs              52                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs          215.923077                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst    12.342628                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.024107                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total     0.024107                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024           52                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::1           48                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024     0.101562                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses           22676                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses          22676                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::cpu05.inst        11228                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total         11228                       # number of ReadReq hits
system.cpu05.icache.demand_hits::cpu05.inst        11228                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total          11228                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::cpu05.inst        11228                       # number of overall hits
system.cpu05.icache.overall_hits::total         11228                       # number of overall hits
system.cpu05.icache.ReadReq_misses::cpu05.inst           84                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total           84                       # number of ReadReq misses
system.cpu05.icache.demand_misses::cpu05.inst           84                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total           84                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::cpu05.inst           84                       # number of overall misses
system.cpu05.icache.overall_misses::total           84                       # number of overall misses
system.cpu05.icache.ReadReq_miss_latency::cpu05.inst      8020750                       # number of ReadReq miss cycles
system.cpu05.icache.ReadReq_miss_latency::total      8020750                       # number of ReadReq miss cycles
system.cpu05.icache.demand_miss_latency::cpu05.inst      8020750                       # number of demand (read+write) miss cycles
system.cpu05.icache.demand_miss_latency::total      8020750                       # number of demand (read+write) miss cycles
system.cpu05.icache.overall_miss_latency::cpu05.inst      8020750                       # number of overall miss cycles
system.cpu05.icache.overall_miss_latency::total      8020750                       # number of overall miss cycles
system.cpu05.icache.ReadReq_accesses::cpu05.inst        11312                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total        11312                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::cpu05.inst        11312                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total        11312                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::cpu05.inst        11312                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total        11312                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::cpu05.inst     0.007426                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.007426                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::cpu05.inst     0.007426                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.007426                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::cpu05.inst     0.007426                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.007426                       # miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_miss_latency::cpu05.inst 95485.119048                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_miss_latency::total 95485.119048                       # average ReadReq miss latency
system.cpu05.icache.demand_avg_miss_latency::cpu05.inst 95485.119048                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::total 95485.119048                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::cpu05.inst 95485.119048                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::total 95485.119048                       # average overall miss latency
system.cpu05.icache.blocked_cycles::no_mshrs          201                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs          201                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.ReadReq_mshr_hits::cpu05.inst           32                       # number of ReadReq MSHR hits
system.cpu05.icache.ReadReq_mshr_hits::total           32                       # number of ReadReq MSHR hits
system.cpu05.icache.demand_mshr_hits::cpu05.inst           32                       # number of demand (read+write) MSHR hits
system.cpu05.icache.demand_mshr_hits::total           32                       # number of demand (read+write) MSHR hits
system.cpu05.icache.overall_mshr_hits::cpu05.inst           32                       # number of overall MSHR hits
system.cpu05.icache.overall_mshr_hits::total           32                       # number of overall MSHR hits
system.cpu05.icache.ReadReq_mshr_misses::cpu05.inst           52                       # number of ReadReq MSHR misses
system.cpu05.icache.ReadReq_mshr_misses::total           52                       # number of ReadReq MSHR misses
system.cpu05.icache.demand_mshr_misses::cpu05.inst           52                       # number of demand (read+write) MSHR misses
system.cpu05.icache.demand_mshr_misses::total           52                       # number of demand (read+write) MSHR misses
system.cpu05.icache.overall_mshr_misses::cpu05.inst           52                       # number of overall MSHR misses
system.cpu05.icache.overall_mshr_misses::total           52                       # number of overall MSHR misses
system.cpu05.icache.ReadReq_mshr_miss_latency::cpu05.inst      6027500                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_latency::total      6027500                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::cpu05.inst      6027500                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::total      6027500                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::cpu05.inst      6027500                       # number of overall MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::total      6027500                       # number of overall MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_rate::cpu05.inst     0.004597                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_miss_rate::total     0.004597                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.demand_mshr_miss_rate::cpu05.inst     0.004597                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::total     0.004597                       # mshr miss rate for demand accesses
system.cpu05.icache.overall_mshr_miss_rate::cpu05.inst     0.004597                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::total     0.004597                       # mshr miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::cpu05.inst 115913.461538                       # average ReadReq mshr miss latency
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::total 115913.461538                       # average ReadReq mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::cpu05.inst 115913.461538                       # average overall mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::total 115913.461538                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::cpu05.inst 115913.461538                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::total 115913.461538                       # average overall mshr miss latency
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.branchPred.lookups                 17563                       # Number of BP lookups
system.cpu06.branchPred.condPredicted           16921                       # Number of conditional branches predicted
system.cpu06.branchPred.condIncorrect             269                       # Number of conditional branches incorrect
system.cpu06.branchPred.BTBLookups              14402                       # Number of BTB lookups
system.cpu06.branchPred.BTBHits                 11353                       # Number of BTB hits
system.cpu06.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu06.branchPred.BTBHitPct           78.829329                       # BTB Hit Percentage
system.cpu06.branchPred.usedRAS                   291                       # Number of times the RAS was used to get a target.
system.cpu06.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu06.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu06.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu06.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu06.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu06.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu06.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu06.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu06.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu06.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu06.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu06.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu06.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu06.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu06.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu06.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu06.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu06.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu06.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu06.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.inst_hits                          0                       # ITB inst hits
system.cpu06.dtb.inst_misses                        0                       # ITB inst misses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu06.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu06.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu06.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu06.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu06.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu06.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu06.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu06.dtb.hits                               0                       # DTB hits
system.cpu06.dtb.misses                             0                       # DTB misses
system.cpu06.dtb.accesses                           0                       # DTB accesses
system.cpu06.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu06.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu06.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu06.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu06.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu06.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu06.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu06.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu06.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu06.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu06.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu06.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu06.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu06.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu06.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu06.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu06.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu06.itb.walker.walks                       0                       # Table walker walks requested
system.cpu06.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.inst_hits                          0                       # ITB inst hits
system.cpu06.itb.inst_misses                        0                       # ITB inst misses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu06.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu06.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu06.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu06.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu06.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu06.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu06.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu06.itb.hits                               0                       # DTB hits
system.cpu06.itb.misses                             0                       # DTB misses
system.cpu06.itb.accesses                           0                       # DTB accesses
system.cpu06.numCycles                          43440                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.fetch.icacheStallCycles            12991                       # Number of cycles fetch is stalled on an Icache miss
system.cpu06.fetch.Insts                       127888                       # Number of instructions fetch has processed
system.cpu06.fetch.Branches                     17563                       # Number of branches that fetch encountered
system.cpu06.fetch.predictedBranches            11644                       # Number of branches that fetch has predicted taken
system.cpu06.fetch.Cycles                       24706                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu06.fetch.SquashCycles                   657                       # Number of cycles fetch has spent squashing
system.cpu06.fetch.MiscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu06.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu06.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu06.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu06.fetch.CacheLines                   11283                       # Number of cache lines fetched
system.cpu06.fetch.IcacheSquashes                  75                       # Number of outstanding Icache misses that were squashed
system.cpu06.fetch.rateDist::samples            38047                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::mean            3.433122                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::stdev           3.762133                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::0                  20053     52.71%     52.71% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::1                    398      1.05%     53.75% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::2                    148      0.39%     54.14% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::3                    351      0.92%     55.06% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::4                    395      1.04%     56.10% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::5                    312      0.82%     56.92% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::6                    250      0.66%     57.58% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::7                   4887     12.84%     70.42% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::8                  11253     29.58%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::total              38047                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.branchRate                0.404305                       # Number of branch fetches per cycle
system.cpu06.fetch.rate                      2.944015                       # Number of inst fetches per cycle
system.cpu06.decode.IdleCycles                  11870                       # Number of cycles decode is idle
system.cpu06.decode.BlockedCycles                8888                       # Number of cycles decode is blocked
system.cpu06.decode.RunCycles                   15813                       # Number of cycles decode is running
system.cpu06.decode.UnblockCycles                1174                       # Number of cycles decode is unblocking
system.cpu06.decode.SquashCycles                  301                       # Number of cycles decode is squashing
system.cpu06.decode.BranchResolved                305                       # Number of times decode resolved a branch
system.cpu06.decode.BranchMispred                  27                       # Number of times decode detected a branch misprediction
system.cpu06.decode.DecodedInsts               126659                       # Number of instructions handled by decode
system.cpu06.decode.SquashedInsts                 109                       # Number of squashed instructions handled by decode
system.cpu06.rename.SquashCycles                  301                       # Number of cycles rename is squashing
system.cpu06.rename.IdleCycles                  12564                       # Number of cycles rename is idle
system.cpu06.rename.BlockCycles                  3191                       # Number of cycles rename is blocking
system.cpu06.rename.serializeStallCycles         3225                       # count of cycles rename stalled for serializing inst
system.cpu06.rename.RunCycles                   16195                       # Number of cycles rename is running
system.cpu06.rename.UnblockCycles                2570                       # Number of cycles rename is unblocking
system.cpu06.rename.RenamedInsts               124770                       # Number of instructions processed by rename
system.cpu06.rename.IQFullEvents                 1781                       # Number of times rename has blocked due to IQ full
system.cpu06.rename.LQFullEvents                  418                       # Number of times rename has blocked due to LQ full
system.cpu06.rename.RenamedOperands            186684                       # Number of destination operands rename has renamed
system.cpu06.rename.RenameLookups              611351                       # Number of register rename lookups that rename has made
system.cpu06.rename.int_rename_lookups         191498                       # Number of integer rename lookups
system.cpu06.rename.CommittedMaps              174441                       # Number of HB maps that are committed
system.cpu06.rename.UndoneMaps                  12243                       # Number of HB maps that are undone due to squashing
system.cpu06.rename.serializingInsts               82                       # count of serializing insts renamed
system.cpu06.rename.tempSerializingInsts           82                       # count of temporary serializing insts renamed
system.cpu06.rename.skidInsts                    6250                       # count of insts added to the skid buffer
system.cpu06.memDep0.insertedLoads              26910                       # Number of loads inserted to the mem dependence unit.
system.cpu06.memDep0.insertedStores              1632                       # Number of stores inserted to the mem dependence unit.
system.cpu06.memDep0.conflictingLoads             802                       # Number of conflicting loads.
system.cpu06.memDep0.conflictingStores            623                       # Number of conflicting stores.
system.cpu06.iq.iqInstsAdded                   122769                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu06.iq.iqNonSpecInstsAdded               134                       # Number of non-speculative instructions added to the IQ
system.cpu06.iq.iqInstsIssued                  123046                       # Number of instructions issued
system.cpu06.iq.iqSquashedInstsIssued              58                       # Number of squashed instructions issued
system.cpu06.iq.iqSquashedInstsExamined          6065                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu06.iq.iqSquashedOperandsExamined        15703                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu06.iq.iqSquashedNonSpecRemoved           13                       # Number of squashed non-spec instructions that were removed
system.cpu06.iq.issued_per_cycle::samples        38047                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::mean       3.234053                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::stdev      2.833073                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::0              8548     22.47%     22.47% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::1              6209     16.32%     38.79% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::2              1642      4.32%     43.10% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::3              8956     23.54%     66.64% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::4               945      2.48%     69.13% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::5               846      2.22%     71.35% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::6              1993      5.24%     76.59% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::7              4547     11.95%     88.54% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::8              4361     11.46%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::total         38047                       # Number of insts issued each cycle
system.cpu06.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntAlu                  3295     39.97%     39.97% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntMult                 4204     51.00%     90.97% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntDiv                     0      0.00%     90.97% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatAdd                   0      0.00%     90.97% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCmp                   0      0.00%     90.97% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCvt                   0      0.00%     90.97% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMult                  0      0.00%     90.97% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatDiv                   0      0.00%     90.97% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatSqrt                  0      0.00%     90.97% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAdd                    0      0.00%     90.97% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAddAcc                 0      0.00%     90.97% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAlu                    0      0.00%     90.97% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCmp                    0      0.00%     90.97% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCvt                    0      0.00%     90.97% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMisc                   0      0.00%     90.97% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMult                   0      0.00%     90.97% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMultAcc                0      0.00%     90.97% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShift                  0      0.00%     90.97% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShiftAcc               0      0.00%     90.97% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSqrt                   0      0.00%     90.97% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAdd               0      0.00%     90.97% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAlu               0      0.00%     90.97% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCmp               0      0.00%     90.97% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCvt               0      0.00%     90.97% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatDiv               0      0.00%     90.97% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMisc              0      0.00%     90.97% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMult              0      0.00%     90.97% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMultAcc            0      0.00%     90.97% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatSqrt              0      0.00%     90.97% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemRead                  678      8.23%     99.20% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemWrite                  66      0.80%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IntAlu               77806     63.23%     63.23% # Type of FU issued
system.cpu06.iq.FU_type_0::IntMult              14404     11.71%     74.94% # Type of FU issued
system.cpu06.iq.FU_type_0::IntDiv                   0      0.00%     74.94% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatAdd                 0      0.00%     74.94% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCmp                 0      0.00%     74.94% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCvt                 0      0.00%     74.94% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMult                0      0.00%     74.94% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatDiv                 0      0.00%     74.94% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatSqrt                0      0.00%     74.94% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAdd                  0      0.00%     74.94% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAddAcc               0      0.00%     74.94% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAlu                  0      0.00%     74.94% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCmp                  0      0.00%     74.94% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCvt                  0      0.00%     74.94% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMisc                 0      0.00%     74.94% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMult                 0      0.00%     74.94% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMultAcc              0      0.00%     74.94% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShift                0      0.00%     74.94% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.94% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSqrt                 0      0.00%     74.94% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.94% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.94% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.94% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.94% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.94% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.94% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMult            0      0.00%     74.94% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.94% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.94% # Type of FU issued
system.cpu06.iq.FU_type_0::MemRead              29357     23.86%     98.80% # Type of FU issued
system.cpu06.iq.FU_type_0::MemWrite              1479      1.20%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::total               123046                       # Type of FU issued
system.cpu06.iq.rate                         2.832551                       # Inst issue rate
system.cpu06.iq.fu_busy_cnt                      8243                       # FU busy when requested
system.cpu06.iq.fu_busy_rate                 0.066991                       # FU busy rate (busy events/executed inst)
system.cpu06.iq.int_inst_queue_reads           292440                       # Number of integer instruction queue reads
system.cpu06.iq.int_inst_queue_writes          128984                       # Number of integer instruction queue writes
system.cpu06.iq.int_inst_queue_wakeup_accesses       119529                       # Number of integer instruction queue wakeup accesses
system.cpu06.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu06.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu06.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu06.iq.int_alu_accesses               131289                       # Number of integer alu accesses
system.cpu06.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu06.iew.lsq.thread0.forwLoads              8                       # Number of loads that had data forwarded from stores
system.cpu06.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu06.iew.lsq.thread0.squashedLoads         1237                       # Number of loads squashed
system.cpu06.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu06.iew.lsq.thread0.memOrderViolation           16                       # Number of memory ordering violations
system.cpu06.iew.lsq.thread0.squashedStores          298                       # Number of stores squashed
system.cpu06.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu06.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu06.iew.lsq.thread0.rescheduledLoads           60                       # Number of loads that were rescheduled
system.cpu06.iew.lsq.thread0.cacheBlocked         2503                       # Number of times an access to memory failed due to the cache being blocked
system.cpu06.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu06.iew.iewSquashCycles                  301                       # Number of cycles IEW is squashing
system.cpu06.iew.iewBlockCycles                  2155                       # Number of cycles IEW is blocking
system.cpu06.iew.iewUnblockCycles                 115                       # Number of cycles IEW is unblocking
system.cpu06.iew.iewDispatchedInsts            122906                       # Number of instructions dispatched to IQ
system.cpu06.iew.iewDispSquashedInsts              38                       # Number of squashed instructions skipped by dispatch
system.cpu06.iew.iewDispLoadInsts               26910                       # Number of dispatched load instructions
system.cpu06.iew.iewDispStoreInsts               1632                       # Number of dispatched store instructions
system.cpu06.iew.iewDispNonSpecInsts               69                       # Number of dispatched non-speculative instructions
system.cpu06.iew.iewIQFullEvents                   36                       # Number of times the IQ has become full, causing a stall
system.cpu06.iew.iewLSQFullEvents                  42                       # Number of times the LSQ has become full, causing a stall
system.cpu06.iew.memOrderViolationEvents           16                       # Number of memory order violations
system.cpu06.iew.predictedTakenIncorrect          180                       # Number of branches that were predicted taken incorrectly
system.cpu06.iew.predictedNotTakenIncorrect           65                       # Number of branches that were predicted not taken incorrectly
system.cpu06.iew.branchMispredicts                245                       # Number of branch mispredicts detected at execute
system.cpu06.iew.iewExecutedInsts              122653                       # Number of executed instructions
system.cpu06.iew.iewExecLoadInsts               29172                       # Number of load instructions executed
system.cpu06.iew.iewExecSquashedInsts             393                       # Number of squashed instructions skipped in execute
system.cpu06.iew.exec_swp                           0                       # number of swp insts executed
system.cpu06.iew.exec_nop                           3                       # number of nop insts executed
system.cpu06.iew.exec_refs                      30612                       # number of memory reference insts executed
system.cpu06.iew.exec_branches                  15664                       # Number of branches executed
system.cpu06.iew.exec_stores                     1440                       # Number of stores executed
system.cpu06.iew.exec_rate                   2.823504                       # Inst execution rate
system.cpu06.iew.wb_sent                       119649                       # cumulative count of insts sent to commit
system.cpu06.iew.wb_count                      119529                       # cumulative count of insts written-back
system.cpu06.iew.wb_producers                   95280                       # num instructions producing a value
system.cpu06.iew.wb_consumers                  149109                       # num instructions consuming a value
system.cpu06.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu06.iew.wb_rate                     2.751588                       # insts written-back per cycle
system.cpu06.iew.wb_fanout                   0.638996                       # average fanout of values written-back
system.cpu06.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu06.commit.commitSquashedInsts          6068                       # The number of squashed insts skipped by commit
system.cpu06.commit.commitNonSpecStalls           121                       # The number of times commit has been forced to stall to communicate backwards
system.cpu06.commit.branchMispredicts             242                       # The number of times a branch was mispredicted
system.cpu06.commit.committed_per_cycle::samples        37196                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::mean     3.141144                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::stdev     3.255516                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::0        10102     27.16%     27.16% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::1        10912     29.34%     56.50% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::2          994      2.67%     59.17% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::3          334      0.90%     60.07% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::4          304      0.82%     60.88% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::5         4514     12.14%     73.02% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::6          185      0.50%     73.52% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::7          768      2.06%     75.58% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::8         9083     24.42%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::total        37196                       # Number of insts commited each cycle
system.cpu06.commit.committedInsts             115225                       # Number of instructions committed
system.cpu06.commit.committedOps               116838                       # Number of ops (including micro ops) committed
system.cpu06.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu06.commit.refs                        27007                       # Number of memory references committed
system.cpu06.commit.loads                       25673                       # Number of loads committed
system.cpu06.commit.membars                        57                       # Number of memory barriers committed
system.cpu06.commit.branches                    15191                       # Number of branches committed
system.cpu06.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu06.commit.int_insts                  101907                       # Number of committed integer instructions.
system.cpu06.commit.function_calls                159                       # Number of function calls committed.
system.cpu06.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IntAlu          75428     64.56%     64.56% # Class of committed instruction
system.cpu06.commit.op_class_0::IntMult         14403     12.33%     76.89% # Class of committed instruction
system.cpu06.commit.op_class_0::IntDiv              0      0.00%     76.89% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatAdd            0      0.00%     76.89% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCmp            0      0.00%     76.89% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCvt            0      0.00%     76.89% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMult            0      0.00%     76.89% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatDiv            0      0.00%     76.89% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatSqrt            0      0.00%     76.89% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAdd             0      0.00%     76.89% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAddAcc            0      0.00%     76.89% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAlu             0      0.00%     76.89% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCmp             0      0.00%     76.89% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCvt             0      0.00%     76.89% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMisc            0      0.00%     76.89% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMult            0      0.00%     76.89% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMultAcc            0      0.00%     76.89% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShift            0      0.00%     76.89% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShiftAcc            0      0.00%     76.89% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSqrt            0      0.00%     76.89% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAdd            0      0.00%     76.89% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAlu            0      0.00%     76.89% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCmp            0      0.00%     76.89% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCvt            0      0.00%     76.89% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatDiv            0      0.00%     76.89% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMisc            0      0.00%     76.89% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMult            0      0.00%     76.89% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.89% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.89% # Class of committed instruction
system.cpu06.commit.op_class_0::MemRead         25673     21.97%     98.86% # Class of committed instruction
system.cpu06.commit.op_class_0::MemWrite         1334      1.14%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::total          116838                       # Class of committed instruction
system.cpu06.commit.bw_lim_events                9083                       # number cycles where commit BW limit reached
system.cpu06.rob.rob_reads                     150385                       # The number of ROB reads
system.cpu06.rob.rob_writes                    246664                       # The number of ROB writes
system.cpu06.timesIdled                            40                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu06.idleCycles                          5393                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu06.quiesceCycles                     107625                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu06.committedInsts                    115225                       # Number of Instructions Simulated
system.cpu06.committedOps                      116838                       # Number of Ops (including micro ops) Simulated
system.cpu06.cpi                             0.377002                       # CPI: Cycles Per Instruction
system.cpu06.cpi_total                       0.377002                       # CPI: Total CPI of All Threads
system.cpu06.ipc                             2.652509                       # IPC: Instructions Per Cycle
system.cpu06.ipc_total                       2.652509                       # IPC: Total IPC of All Threads
system.cpu06.int_regfile_reads                 187449                       # number of integer regfile reads
system.cpu06.int_regfile_writes                 87753                       # number of integer regfile writes
system.cpu06.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu06.cc_regfile_reads                  446481                       # number of cc regfile reads
system.cpu06.cc_regfile_writes                  91116                       # number of cc regfile writes
system.cpu06.misc_regfile_reads                 29319                       # number of misc regfile reads
system.cpu06.misc_regfile_writes                   65                       # number of misc regfile writes
system.cpu06.dcache.tags.replacements               0                       # number of replacements
system.cpu06.dcache.tags.tagsinuse          49.998401                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs             27244                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs             263                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs          103.589354                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::cpu06.data    49.998401                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::cpu06.data     0.048827                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.048827                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024          263                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::1          246                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.256836                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses           56129                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses          56129                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::cpu06.data        25985                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total         25985                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::cpu06.data         1262                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total         1262                       # number of WriteReq hits
system.cpu06.dcache.LoadLockedReq_hits::cpu06.data            1                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu06.dcache.demand_hits::cpu06.data        27247                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total          27247                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::cpu06.data        27247                       # number of overall hits
system.cpu06.dcache.overall_hits::total         27247                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::cpu06.data          589                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total          589                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::cpu06.data           54                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total           54                       # number of WriteReq misses
system.cpu06.dcache.SoftPFReq_misses::cpu06.data            6                       # number of SoftPFReq misses
system.cpu06.dcache.SoftPFReq_misses::total            6                       # number of SoftPFReq misses
system.cpu06.dcache.LoadLockedReq_misses::cpu06.data           15                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total           15                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::cpu06.data            6                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::cpu06.data          643                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total          643                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::cpu06.data          649                       # number of overall misses
system.cpu06.dcache.overall_misses::total          649                       # number of overall misses
system.cpu06.dcache.ReadReq_miss_latency::cpu06.data     23055002                       # number of ReadReq miss cycles
system.cpu06.dcache.ReadReq_miss_latency::total     23055002                       # number of ReadReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::cpu06.data      2992232                       # number of WriteReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::total      2992232                       # number of WriteReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::cpu06.data       268494                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::total       268494                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::cpu06.data        37500                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::total        37500                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondFailReq_miss_latency::cpu06.data        92500                       # number of StoreCondFailReq miss cycles
system.cpu06.dcache.StoreCondFailReq_miss_latency::total        92500                       # number of StoreCondFailReq miss cycles
system.cpu06.dcache.demand_miss_latency::cpu06.data     26047234                       # number of demand (read+write) miss cycles
system.cpu06.dcache.demand_miss_latency::total     26047234                       # number of demand (read+write) miss cycles
system.cpu06.dcache.overall_miss_latency::cpu06.data     26047234                       # number of overall miss cycles
system.cpu06.dcache.overall_miss_latency::total     26047234                       # number of overall miss cycles
system.cpu06.dcache.ReadReq_accesses::cpu06.data        26574                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total        26574                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::cpu06.data         1316                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total         1316                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.SoftPFReq_accesses::cpu06.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu06.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::cpu06.data           16                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total           16                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::cpu06.data            6                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total            6                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::cpu06.data        27890                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total        27890                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::cpu06.data        27896                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total        27896                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::cpu06.data     0.022165                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.022165                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::cpu06.data     0.041033                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.041033                       # miss rate for WriteReq accesses
system.cpu06.dcache.SoftPFReq_miss_rate::cpu06.data            1                       # miss rate for SoftPFReq accesses
system.cpu06.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::cpu06.data     0.937500                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.937500                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::cpu06.data            1                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::cpu06.data     0.023055                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.023055                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::cpu06.data     0.023265                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.023265                       # miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_miss_latency::cpu06.data 39142.617997                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::total 39142.617997                       # average ReadReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::cpu06.data 55411.703704                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::total 55411.703704                       # average WriteReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::cpu06.data 17899.600000                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::total 17899.600000                       # average LoadLockedReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::cpu06.data         6250                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::total         6250                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondFailReq_avg_miss_latency::cpu06.data          inf                       # average StoreCondFailReq miss latency
system.cpu06.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu06.dcache.demand_avg_miss_latency::cpu06.data 40508.917574                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::total 40508.917574                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::cpu06.data 40134.412943                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::total 40134.412943                       # average overall miss latency
system.cpu06.dcache.blocked_cycles::no_mshrs         4110                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets           73                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs             194                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs    21.185567                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets    36.500000                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.ReadReq_mshr_hits::cpu06.data          339                       # number of ReadReq MSHR hits
system.cpu06.dcache.ReadReq_mshr_hits::total          339                       # number of ReadReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::cpu06.data           31                       # number of WriteReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::total           31                       # number of WriteReq MSHR hits
system.cpu06.dcache.demand_mshr_hits::cpu06.data          370                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.demand_mshr_hits::total          370                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.overall_mshr_hits::cpu06.data          370                       # number of overall MSHR hits
system.cpu06.dcache.overall_mshr_hits::total          370                       # number of overall MSHR hits
system.cpu06.dcache.ReadReq_mshr_misses::cpu06.data          250                       # number of ReadReq MSHR misses
system.cpu06.dcache.ReadReq_mshr_misses::total          250                       # number of ReadReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::cpu06.data           23                       # number of WriteReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::total           23                       # number of WriteReq MSHR misses
system.cpu06.dcache.SoftPFReq_mshr_misses::cpu06.data            3                       # number of SoftPFReq MSHR misses
system.cpu06.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::cpu06.data           15                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::total           15                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::cpu06.data            6                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::total            6                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.demand_mshr_misses::cpu06.data          273                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.demand_mshr_misses::total          273                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.overall_mshr_misses::cpu06.data          276                       # number of overall MSHR misses
system.cpu06.dcache.overall_mshr_misses::total          276                       # number of overall MSHR misses
system.cpu06.dcache.ReadReq_mshr_miss_latency::cpu06.data     10516189                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_latency::total     10516189                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::cpu06.data       988009                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::total       988009                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.SoftPFReq_mshr_miss_latency::cpu06.data       418250                       # number of SoftPFReq MSHR miss cycles
system.cpu06.dcache.SoftPFReq_mshr_miss_latency::total       418250                       # number of SoftPFReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::cpu06.data       218006                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::total       218006                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::cpu06.data        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::total        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondFailReq_mshr_miss_latency::cpu06.data        83500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu06.dcache.StoreCondFailReq_mshr_miss_latency::total        83500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::cpu06.data     11504198                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::total     11504198                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::cpu06.data     11922448                       # number of overall MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::total     11922448                       # number of overall MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_rate::cpu06.data     0.009408                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::total     0.009408                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::cpu06.data     0.017477                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::total     0.017477                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.SoftPFReq_mshr_miss_rate::cpu06.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu06.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::cpu06.data     0.937500                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::total     0.937500                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::cpu06.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_mshr_miss_rate::cpu06.data     0.009788                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::total     0.009788                       # mshr miss rate for demand accesses
system.cpu06.dcache.overall_mshr_miss_rate::cpu06.data     0.009894                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::total     0.009894                       # mshr miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::cpu06.data 42064.756000                       # average ReadReq mshr miss latency
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::total 42064.756000                       # average ReadReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::cpu06.data 42956.913043                       # average WriteReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::total 42956.913043                       # average WriteReq mshr miss latency
system.cpu06.dcache.SoftPFReq_avg_mshr_miss_latency::cpu06.data 139416.666667                       # average SoftPFReq mshr miss latency
system.cpu06.dcache.SoftPFReq_avg_mshr_miss_latency::total 139416.666667                       # average SoftPFReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu06.data 14533.733333                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14533.733333                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::cpu06.data         4750                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::total         4750                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu06.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu06.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::cpu06.data 42139.919414                       # average overall mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::total 42139.919414                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::cpu06.data 43197.275362                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::total 43197.275362                       # average overall mshr miss latency
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements               0                       # number of replacements
system.cpu06.icache.tags.tagsinuse          12.097796                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs             11194                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs              51                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs          219.490196                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::cpu06.inst    12.097796                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::cpu06.inst     0.023629                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total     0.023629                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024           51                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::1           47                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024     0.099609                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses           22617                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses          22617                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::cpu06.inst        11194                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total         11194                       # number of ReadReq hits
system.cpu06.icache.demand_hits::cpu06.inst        11194                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total          11194                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::cpu06.inst        11194                       # number of overall hits
system.cpu06.icache.overall_hits::total         11194                       # number of overall hits
system.cpu06.icache.ReadReq_misses::cpu06.inst           89                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total           89                       # number of ReadReq misses
system.cpu06.icache.demand_misses::cpu06.inst           89                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total           89                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::cpu06.inst           89                       # number of overall misses
system.cpu06.icache.overall_misses::total           89                       # number of overall misses
system.cpu06.icache.ReadReq_miss_latency::cpu06.inst      8877000                       # number of ReadReq miss cycles
system.cpu06.icache.ReadReq_miss_latency::total      8877000                       # number of ReadReq miss cycles
system.cpu06.icache.demand_miss_latency::cpu06.inst      8877000                       # number of demand (read+write) miss cycles
system.cpu06.icache.demand_miss_latency::total      8877000                       # number of demand (read+write) miss cycles
system.cpu06.icache.overall_miss_latency::cpu06.inst      8877000                       # number of overall miss cycles
system.cpu06.icache.overall_miss_latency::total      8877000                       # number of overall miss cycles
system.cpu06.icache.ReadReq_accesses::cpu06.inst        11283                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total        11283                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::cpu06.inst        11283                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total        11283                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::cpu06.inst        11283                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total        11283                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::cpu06.inst     0.007888                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.007888                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::cpu06.inst     0.007888                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.007888                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::cpu06.inst     0.007888                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.007888                       # miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_miss_latency::cpu06.inst 99741.573034                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_miss_latency::total 99741.573034                       # average ReadReq miss latency
system.cpu06.icache.demand_avg_miss_latency::cpu06.inst 99741.573034                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::total 99741.573034                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::cpu06.inst 99741.573034                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::total 99741.573034                       # average overall miss latency
system.cpu06.icache.blocked_cycles::no_mshrs          171                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs          171                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.ReadReq_mshr_hits::cpu06.inst           38                       # number of ReadReq MSHR hits
system.cpu06.icache.ReadReq_mshr_hits::total           38                       # number of ReadReq MSHR hits
system.cpu06.icache.demand_mshr_hits::cpu06.inst           38                       # number of demand (read+write) MSHR hits
system.cpu06.icache.demand_mshr_hits::total           38                       # number of demand (read+write) MSHR hits
system.cpu06.icache.overall_mshr_hits::cpu06.inst           38                       # number of overall MSHR hits
system.cpu06.icache.overall_mshr_hits::total           38                       # number of overall MSHR hits
system.cpu06.icache.ReadReq_mshr_misses::cpu06.inst           51                       # number of ReadReq MSHR misses
system.cpu06.icache.ReadReq_mshr_misses::total           51                       # number of ReadReq MSHR misses
system.cpu06.icache.demand_mshr_misses::cpu06.inst           51                       # number of demand (read+write) MSHR misses
system.cpu06.icache.demand_mshr_misses::total           51                       # number of demand (read+write) MSHR misses
system.cpu06.icache.overall_mshr_misses::cpu06.inst           51                       # number of overall MSHR misses
system.cpu06.icache.overall_mshr_misses::total           51                       # number of overall MSHR misses
system.cpu06.icache.ReadReq_mshr_miss_latency::cpu06.inst      5409750                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_latency::total      5409750                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::cpu06.inst      5409750                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::total      5409750                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::cpu06.inst      5409750                       # number of overall MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::total      5409750                       # number of overall MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_rate::cpu06.inst     0.004520                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_miss_rate::total     0.004520                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.demand_mshr_miss_rate::cpu06.inst     0.004520                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::total     0.004520                       # mshr miss rate for demand accesses
system.cpu06.icache.overall_mshr_miss_rate::cpu06.inst     0.004520                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::total     0.004520                       # mshr miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::cpu06.inst 106073.529412                       # average ReadReq mshr miss latency
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::total 106073.529412                       # average ReadReq mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::cpu06.inst 106073.529412                       # average overall mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::total 106073.529412                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::cpu06.inst 106073.529412                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::total 106073.529412                       # average overall mshr miss latency
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.branchPred.lookups                 16938                       # Number of BP lookups
system.cpu07.branchPred.condPredicted           16293                       # Number of conditional branches predicted
system.cpu07.branchPred.condIncorrect             266                       # Number of conditional branches incorrect
system.cpu07.branchPred.BTBLookups              13216                       # Number of BTB lookups
system.cpu07.branchPred.BTBHits                 11007                       # Number of BTB hits
system.cpu07.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu07.branchPred.BTBHitPct           83.285412                       # BTB Hit Percentage
system.cpu07.branchPred.usedRAS                   285                       # Number of times the RAS was used to get a target.
system.cpu07.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu07.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu07.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu07.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu07.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu07.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu07.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu07.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu07.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu07.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu07.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu07.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu07.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu07.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu07.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu07.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu07.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu07.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu07.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu07.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.inst_hits                          0                       # ITB inst hits
system.cpu07.dtb.inst_misses                        0                       # ITB inst misses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu07.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu07.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu07.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu07.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu07.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu07.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu07.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu07.dtb.hits                               0                       # DTB hits
system.cpu07.dtb.misses                             0                       # DTB misses
system.cpu07.dtb.accesses                           0                       # DTB accesses
system.cpu07.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu07.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu07.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu07.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu07.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu07.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu07.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu07.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu07.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu07.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu07.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu07.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu07.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu07.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu07.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu07.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu07.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu07.itb.walker.walks                       0                       # Table walker walks requested
system.cpu07.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.inst_hits                          0                       # ITB inst hits
system.cpu07.itb.inst_misses                        0                       # ITB inst misses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu07.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu07.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu07.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu07.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu07.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu07.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu07.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu07.itb.hits                               0                       # DTB hits
system.cpu07.itb.misses                             0                       # DTB misses
system.cpu07.itb.accesses                           0                       # DTB accesses
system.cpu07.numCycles                          42776                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.fetch.icacheStallCycles            12848                       # Number of cycles fetch is stalled on an Icache miss
system.cpu07.fetch.Insts                       125384                       # Number of instructions fetch has processed
system.cpu07.fetch.Branches                     16938                       # Number of branches that fetch encountered
system.cpu07.fetch.predictedBranches            11292                       # Number of branches that fetch has predicted taken
system.cpu07.fetch.Cycles                       23632                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu07.fetch.SquashCycles                   643                       # Number of cycles fetch has spent squashing
system.cpu07.fetch.MiscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu07.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu07.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu07.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu07.fetch.CacheLines                   11266                       # Number of cache lines fetched
system.cpu07.fetch.IcacheSquashes                  69                       # Number of outstanding Icache misses that were squashed
system.cpu07.fetch.rateDist::samples            36823                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::mean            3.478994                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::stdev           3.764486                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::0                  19173     52.07%     52.07% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::1                    382      1.04%     53.11% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::2                    149      0.40%     53.51% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::3                    343      0.93%     54.44% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::4                    390      1.06%     55.50% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::5                    289      0.78%     56.29% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::6                    254      0.69%     56.98% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::7                   4875     13.24%     70.21% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::8                  10968     29.79%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::total              36823                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.branchRate                0.395970                       # Number of branch fetches per cycle
system.cpu07.fetch.rate                      2.931176                       # Number of inst fetches per cycle
system.cpu07.decode.IdleCycles                  11820                       # Number of cycles decode is idle
system.cpu07.decode.BlockedCycles                8052                       # Number of cycles decode is blocked
system.cpu07.decode.RunCycles                   15504                       # Number of cycles decode is running
system.cpu07.decode.UnblockCycles                1152                       # Number of cycles decode is unblocking
system.cpu07.decode.SquashCycles                  294                       # Number of cycles decode is squashing
system.cpu07.decode.BranchResolved                297                       # Number of times decode resolved a branch
system.cpu07.decode.BranchMispred                  28                       # Number of times decode detected a branch misprediction
system.cpu07.decode.DecodedInsts               124105                       # Number of instructions handled by decode
system.cpu07.decode.SquashedInsts                 101                       # Number of squashed instructions handled by decode
system.cpu07.rename.SquashCycles                  294                       # Number of cycles rename is squashing
system.cpu07.rename.IdleCycles                  12495                       # Number of cycles rename is idle
system.cpu07.rename.BlockCycles                  3296                       # Number of cycles rename is blocking
system.cpu07.rename.serializeStallCycles         2242                       # count of cycles rename stalled for serializing inst
system.cpu07.rename.RunCycles                   15877                       # Number of cycles rename is running
system.cpu07.rename.UnblockCycles                2618                       # Number of cycles rename is unblocking
system.cpu07.rename.RenamedInsts               122238                       # Number of instructions processed by rename
system.cpu07.rename.ROBFullEvents                   3                       # Number of times rename has blocked due to ROB full
system.cpu07.rename.IQFullEvents                 1819                       # Number of times rename has blocked due to IQ full
system.cpu07.rename.LQFullEvents                  451                       # Number of times rename has blocked due to LQ full
system.cpu07.rename.RenamedOperands            182020                       # Number of destination operands rename has renamed
system.cpu07.rename.RenameLookups              599098                       # Number of register rename lookups that rename has made
system.cpu07.rename.int_rename_lookups         188091                       # Number of integer rename lookups
system.cpu07.rename.CommittedMaps              169917                       # Number of HB maps that are committed
system.cpu07.rename.UndoneMaps                  12097                       # Number of HB maps that are undone due to squashing
system.cpu07.rename.serializingInsts               67                       # count of serializing insts renamed
system.cpu07.rename.tempSerializingInsts           66                       # count of temporary serializing insts renamed
system.cpu07.rename.skidInsts                    6136                       # count of insts added to the skid buffer
system.cpu07.memDep0.insertedLoads              26583                       # Number of loads inserted to the mem dependence unit.
system.cpu07.memDep0.insertedStores              1588                       # Number of stores inserted to the mem dependence unit.
system.cpu07.memDep0.conflictingLoads             800                       # Number of conflicting loads.
system.cpu07.memDep0.conflictingStores            609                       # Number of conflicting stores.
system.cpu07.iq.iqInstsAdded                   120264                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu07.iq.iqNonSpecInstsAdded               121                       # Number of non-speculative instructions added to the IQ
system.cpu07.iq.iqInstsIssued                  120622                       # Number of instructions issued
system.cpu07.iq.iqSquashedInstsIssued              61                       # Number of squashed instructions issued
system.cpu07.iq.iqSquashedInstsExamined          6071                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu07.iq.iqSquashedOperandsExamined        15445                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu07.iq.iqSquashedNonSpecRemoved           16                       # Number of squashed non-spec instructions that were removed
system.cpu07.iq.issued_per_cycle::samples        36823                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::mean       3.275724                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::stdev      2.815201                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::0              7711     20.94%     20.94% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::1              6165     16.74%     37.68% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::2              1649      4.48%     42.16% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::3              8984     24.40%     66.56% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::4               907      2.46%     69.02% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::5               848      2.30%     71.32% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::6              1921      5.22%     76.54% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::7              4291     11.65%     88.19% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::8              4347     11.81%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::total         36823                       # Number of insts issued each cycle
system.cpu07.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntAlu                  3056     38.17%     38.17% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntMult                 4191     52.35%     90.52% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntDiv                     0      0.00%     90.52% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatAdd                   0      0.00%     90.52% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCmp                   0      0.00%     90.52% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCvt                   0      0.00%     90.52% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMult                  0      0.00%     90.52% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatDiv                   0      0.00%     90.52% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatSqrt                  0      0.00%     90.52% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAdd                    0      0.00%     90.52% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAddAcc                 0      0.00%     90.52% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAlu                    0      0.00%     90.52% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCmp                    0      0.00%     90.52% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCvt                    0      0.00%     90.52% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMisc                   0      0.00%     90.52% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMult                   0      0.00%     90.52% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMultAcc                0      0.00%     90.52% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShift                  0      0.00%     90.52% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShiftAcc               0      0.00%     90.52% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSqrt                   0      0.00%     90.52% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAdd               0      0.00%     90.52% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAlu               0      0.00%     90.52% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCmp               0      0.00%     90.52% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCvt               0      0.00%     90.52% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatDiv               0      0.00%     90.52% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMisc              0      0.00%     90.52% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMult              0      0.00%     90.52% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMultAcc            0      0.00%     90.52% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatSqrt              0      0.00%     90.52% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemRead                  695      8.68%     99.20% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemWrite                  64      0.80%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IntAlu               75694     62.75%     62.75% # Type of FU issued
system.cpu07.iq.FU_type_0::IntMult              14404     11.94%     74.69% # Type of FU issued
system.cpu07.iq.FU_type_0::IntDiv                   0      0.00%     74.69% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatAdd                 0      0.00%     74.69% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCmp                 0      0.00%     74.69% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCvt                 0      0.00%     74.69% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMult                0      0.00%     74.69% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatDiv                 0      0.00%     74.69% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatSqrt                0      0.00%     74.69% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAdd                  0      0.00%     74.69% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAddAcc               0      0.00%     74.69% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAlu                  0      0.00%     74.69% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCmp                  0      0.00%     74.69% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCvt                  0      0.00%     74.69% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMisc                 0      0.00%     74.69% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMult                 0      0.00%     74.69% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMultAcc              0      0.00%     74.69% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShift                0      0.00%     74.69% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.69% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSqrt                 0      0.00%     74.69% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.69% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.69% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.69% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.69% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.69% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.69% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMult            0      0.00%     74.69% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.69% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.69% # Type of FU issued
system.cpu07.iq.FU_type_0::MemRead              29091     24.12%     98.81% # Type of FU issued
system.cpu07.iq.FU_type_0::MemWrite              1433      1.19%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::total               120622                       # Type of FU issued
system.cpu07.iq.rate                         2.819852                       # Inst issue rate
system.cpu07.iq.fu_busy_cnt                      8006                       # FU busy when requested
system.cpu07.iq.fu_busy_rate                 0.066373                       # FU busy rate (busy events/executed inst)
system.cpu07.iq.int_inst_queue_reads           286134                       # Number of integer instruction queue reads
system.cpu07.iq.int_inst_queue_writes          126470                       # Number of integer instruction queue writes
system.cpu07.iq.int_inst_queue_wakeup_accesses       117070                       # Number of integer instruction queue wakeup accesses
system.cpu07.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu07.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu07.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu07.iq.int_alu_accesses               128628                       # Number of integer alu accesses
system.cpu07.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu07.iew.lsq.thread0.forwLoads             16                       # Number of loads that had data forwarded from stores
system.cpu07.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu07.iew.lsq.thread0.squashedLoads         1246                       # Number of loads squashed
system.cpu07.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu07.iew.lsq.thread0.memOrderViolation           14                       # Number of memory ordering violations
system.cpu07.iew.lsq.thread0.squashedStores          310                       # Number of stores squashed
system.cpu07.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu07.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu07.iew.lsq.thread0.rescheduledLoads           59                       # Number of loads that were rescheduled
system.cpu07.iew.lsq.thread0.cacheBlocked         2560                       # Number of times an access to memory failed due to the cache being blocked
system.cpu07.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu07.iew.iewSquashCycles                  294                       # Number of cycles IEW is squashing
system.cpu07.iew.iewBlockCycles                  1672                       # Number of cycles IEW is blocking
system.cpu07.iew.iewUnblockCycles                 611                       # Number of cycles IEW is unblocking
system.cpu07.iew.iewDispatchedInsts            120388                       # Number of instructions dispatched to IQ
system.cpu07.iew.iewDispSquashedInsts              30                       # Number of squashed instructions skipped by dispatch
system.cpu07.iew.iewDispLoadInsts               26583                       # Number of dispatched load instructions
system.cpu07.iew.iewDispStoreInsts               1588                       # Number of dispatched store instructions
system.cpu07.iew.iewDispNonSpecInsts               54                       # Number of dispatched non-speculative instructions
system.cpu07.iew.iewIQFullEvents                   42                       # Number of times the IQ has become full, causing a stall
system.cpu07.iew.iewLSQFullEvents                 521                       # Number of times the LSQ has become full, causing a stall
system.cpu07.iew.memOrderViolationEvents           14                       # Number of memory order violations
system.cpu07.iew.predictedTakenIncorrect          176                       # Number of branches that were predicted taken incorrectly
system.cpu07.iew.predictedNotTakenIncorrect           66                       # Number of branches that were predicted not taken incorrectly
system.cpu07.iew.branchMispredicts                242                       # Number of branch mispredicts detected at execute
system.cpu07.iew.iewExecutedInsts              120250                       # Number of executed instructions
system.cpu07.iew.iewExecLoadInsts               28915                       # Number of load instructions executed
system.cpu07.iew.iewExecSquashedInsts             372                       # Number of squashed instructions skipped in execute
system.cpu07.iew.exec_swp                           0                       # number of swp insts executed
system.cpu07.iew.exec_nop                           3                       # number of nop insts executed
system.cpu07.iew.exec_refs                      30311                       # number of memory reference insts executed
system.cpu07.iew.exec_branches                  15065                       # Number of branches executed
system.cpu07.iew.exec_stores                     1396                       # Number of stores executed
system.cpu07.iew.exec_rate                   2.811156                       # Inst execution rate
system.cpu07.iew.wb_sent                       117193                       # cumulative count of insts sent to commit
system.cpu07.iew.wb_count                      117070                       # cumulative count of insts written-back
system.cpu07.iew.wb_producers                   93489                       # num instructions producing a value
system.cpu07.iew.wb_consumers                  145446                       # num instructions consuming a value
system.cpu07.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu07.iew.wb_rate                     2.736815                       # insts written-back per cycle
system.cpu07.iew.wb_fanout                   0.642775                       # average fanout of values written-back
system.cpu07.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu07.commit.commitSquashedInsts          5994                       # The number of squashed insts skipped by commit
system.cpu07.commit.commitNonSpecStalls           105                       # The number of times commit has been forced to stall to communicate backwards
system.cpu07.commit.branchMispredicts             239                       # The number of times a branch was mispredicted
system.cpu07.commit.committed_per_cycle::samples        35984                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::mean     3.176801                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::stdev     3.246649                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::0         9336     25.94%     25.94% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::1        10770     29.93%     55.87% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::2         1000      2.78%     58.65% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::3          331      0.92%     59.57% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::4          300      0.83%     60.41% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::5         4517     12.55%     72.96% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::6          178      0.49%     73.45% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::7          718      2.00%     75.45% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::8         8834     24.55%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::total        35984                       # Number of insts commited each cycle
system.cpu07.commit.committedInsts             112767                       # Number of instructions committed
system.cpu07.commit.committedOps               114314                       # Number of ops (including micro ops) committed
system.cpu07.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu07.commit.refs                        26615                       # Number of memory references committed
system.cpu07.commit.loads                       25337                       # Number of loads committed
system.cpu07.commit.membars                        56                       # Number of memory barriers committed
system.cpu07.commit.branches                    14587                       # Number of branches committed
system.cpu07.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu07.commit.int_insts                   99975                       # Number of committed integer instructions.
system.cpu07.commit.function_calls                152                       # Number of function calls committed.
system.cpu07.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IntAlu          73296     64.12%     64.12% # Class of committed instruction
system.cpu07.commit.op_class_0::IntMult         14403     12.60%     76.72% # Class of committed instruction
system.cpu07.commit.op_class_0::IntDiv              0      0.00%     76.72% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatAdd            0      0.00%     76.72% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCmp            0      0.00%     76.72% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCvt            0      0.00%     76.72% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMult            0      0.00%     76.72% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatDiv            0      0.00%     76.72% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatSqrt            0      0.00%     76.72% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAdd             0      0.00%     76.72% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAddAcc            0      0.00%     76.72% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAlu             0      0.00%     76.72% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCmp             0      0.00%     76.72% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCvt             0      0.00%     76.72% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMisc            0      0.00%     76.72% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMult            0      0.00%     76.72% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMultAcc            0      0.00%     76.72% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShift            0      0.00%     76.72% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShiftAcc            0      0.00%     76.72% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSqrt            0      0.00%     76.72% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAdd            0      0.00%     76.72% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAlu            0      0.00%     76.72% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCmp            0      0.00%     76.72% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCvt            0      0.00%     76.72% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatDiv            0      0.00%     76.72% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMisc            0      0.00%     76.72% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMult            0      0.00%     76.72% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.72% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.72% # Class of committed instruction
system.cpu07.commit.op_class_0::MemRead         25337     22.16%     98.88% # Class of committed instruction
system.cpu07.commit.op_class_0::MemWrite         1278      1.12%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::total          114314                       # Class of committed instruction
system.cpu07.commit.bw_lim_events                8834                       # number cycles where commit BW limit reached
system.cpu07.rob.rob_reads                     146860                       # The number of ROB reads
system.cpu07.rob.rob_writes                    241535                       # The number of ROB writes
system.cpu07.timesIdled                            41                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu07.idleCycles                          5953                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu07.quiesceCycles                     108289                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu07.committedInsts                    112767                       # Number of Instructions Simulated
system.cpu07.committedOps                      114314                       # Number of Ops (including micro ops) Simulated
system.cpu07.cpi                             0.379331                       # CPI: Cycles Per Instruction
system.cpu07.cpi_total                       0.379331                       # CPI: Total CPI of All Threads
system.cpu07.ipc                             2.636221                       # IPC: Instructions Per Cycle
system.cpu07.ipc_total                       2.636221                       # IPC: Total IPC of All Threads
system.cpu07.int_regfile_reads                 184209                       # number of integer regfile reads
system.cpu07.int_regfile_writes                 86785                       # number of integer regfile writes
system.cpu07.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu07.cc_regfile_reads                  438300                       # number of cc regfile reads
system.cpu07.cc_regfile_writes                  87633                       # number of cc regfile writes
system.cpu07.misc_regfile_reads                 28933                       # number of misc regfile reads
system.cpu07.misc_regfile_writes                   14                       # number of misc regfile writes
system.cpu07.dcache.tags.replacements               0                       # number of replacements
system.cpu07.dcache.tags.tagsinuse          48.062994                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs             26862                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs             264                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs          101.750000                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::cpu07.data    48.062994                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::cpu07.data     0.046937                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.046937                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024          264                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::1          245                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.257812                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses           55377                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses          55377                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::cpu07.data        25647                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total         25647                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::cpu07.data         1218                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total         1218                       # number of WriteReq hits
system.cpu07.dcache.demand_hits::cpu07.data        26865                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total          26865                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::cpu07.data        26865                       # number of overall hits
system.cpu07.dcache.overall_hits::total         26865                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::cpu07.data          619                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total          619                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::cpu07.data           54                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total           54                       # number of WriteReq misses
system.cpu07.dcache.SoftPFReq_misses::cpu07.data            6                       # number of SoftPFReq misses
system.cpu07.dcache.SoftPFReq_misses::total            6                       # number of SoftPFReq misses
system.cpu07.dcache.LoadLockedReq_misses::cpu07.data            3                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::cpu07.data            3                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::cpu07.data          673                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total          673                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::cpu07.data          679                       # number of overall misses
system.cpu07.dcache.overall_misses::total          679                       # number of overall misses
system.cpu07.dcache.ReadReq_miss_latency::cpu07.data     23208366                       # number of ReadReq miss cycles
system.cpu07.dcache.ReadReq_miss_latency::total     23208366                       # number of ReadReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::cpu07.data      4717986                       # number of WriteReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::total      4717986                       # number of WriteReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::cpu07.data        37000                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::total        37000                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::cpu07.data        37500                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::total        37500                       # number of StoreCondReq miss cycles
system.cpu07.dcache.demand_miss_latency::cpu07.data     27926352                       # number of demand (read+write) miss cycles
system.cpu07.dcache.demand_miss_latency::total     27926352                       # number of demand (read+write) miss cycles
system.cpu07.dcache.overall_miss_latency::cpu07.data     27926352                       # number of overall miss cycles
system.cpu07.dcache.overall_miss_latency::total     27926352                       # number of overall miss cycles
system.cpu07.dcache.ReadReq_accesses::cpu07.data        26266                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total        26266                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::cpu07.data         1272                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total         1272                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.SoftPFReq_accesses::cpu07.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu07.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::cpu07.data            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::cpu07.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::cpu07.data        27538                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total        27538                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::cpu07.data        27544                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total        27544                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::cpu07.data     0.023567                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.023567                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::cpu07.data     0.042453                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.042453                       # miss rate for WriteReq accesses
system.cpu07.dcache.SoftPFReq_miss_rate::cpu07.data            1                       # miss rate for SoftPFReq accesses
system.cpu07.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::cpu07.data            1                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::cpu07.data            1                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::cpu07.data     0.024439                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.024439                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::cpu07.data     0.024651                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.024651                       # miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_miss_latency::cpu07.data 37493.321486                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::total 37493.321486                       # average ReadReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::cpu07.data 87370.111111                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::total 87370.111111                       # average WriteReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::cpu07.data 12333.333333                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::total 12333.333333                       # average LoadLockedReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::cpu07.data        12500                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::total        12500                       # average StoreCondReq miss latency
system.cpu07.dcache.demand_avg_miss_latency::cpu07.data 41495.322437                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::total 41495.322437                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::cpu07.data 41128.648012                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::total 41128.648012                       # average overall miss latency
system.cpu07.dcache.blocked_cycles::no_mshrs         3821                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets          126                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs             195                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs    19.594872                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets           63                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.ReadReq_mshr_hits::cpu07.data          370                       # number of ReadReq MSHR hits
system.cpu07.dcache.ReadReq_mshr_hits::total          370                       # number of ReadReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::cpu07.data           31                       # number of WriteReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::total           31                       # number of WriteReq MSHR hits
system.cpu07.dcache.demand_mshr_hits::cpu07.data          401                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.demand_mshr_hits::total          401                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.overall_mshr_hits::cpu07.data          401                       # number of overall MSHR hits
system.cpu07.dcache.overall_mshr_hits::total          401                       # number of overall MSHR hits
system.cpu07.dcache.ReadReq_mshr_misses::cpu07.data          249                       # number of ReadReq MSHR misses
system.cpu07.dcache.ReadReq_mshr_misses::total          249                       # number of ReadReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::cpu07.data           23                       # number of WriteReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::total           23                       # number of WriteReq MSHR misses
system.cpu07.dcache.SoftPFReq_mshr_misses::cpu07.data            3                       # number of SoftPFReq MSHR misses
system.cpu07.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::cpu07.data            3                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::cpu07.data            3                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.demand_mshr_misses::cpu07.data          272                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.demand_mshr_misses::total          272                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.overall_mshr_misses::cpu07.data          275                       # number of overall MSHR misses
system.cpu07.dcache.overall_mshr_misses::total          275                       # number of overall MSHR misses
system.cpu07.dcache.ReadReq_mshr_miss_latency::cpu07.data     10018134                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_latency::total     10018134                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::cpu07.data      1613257                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::total      1613257                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.SoftPFReq_mshr_miss_latency::cpu07.data       419250                       # number of SoftPFReq MSHR miss cycles
system.cpu07.dcache.SoftPFReq_mshr_miss_latency::total       419250                       # number of SoftPFReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::cpu07.data        28000                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::total        28000                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::cpu07.data        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::total        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::cpu07.data     11631391                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::total     11631391                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::cpu07.data     12050641                       # number of overall MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::total     12050641                       # number of overall MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_rate::cpu07.data     0.009480                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::total     0.009480                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::cpu07.data     0.018082                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::total     0.018082                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.SoftPFReq_mshr_miss_rate::cpu07.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu07.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::cpu07.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::cpu07.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_mshr_miss_rate::cpu07.data     0.009877                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::total     0.009877                       # mshr miss rate for demand accesses
system.cpu07.dcache.overall_mshr_miss_rate::cpu07.data     0.009984                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::total     0.009984                       # mshr miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::cpu07.data 40233.469880                       # average ReadReq mshr miss latency
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::total 40233.469880                       # average ReadReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::cpu07.data 70141.608696                       # average WriteReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::total 70141.608696                       # average WriteReq mshr miss latency
system.cpu07.dcache.SoftPFReq_avg_mshr_miss_latency::cpu07.data       139750                       # average SoftPFReq mshr miss latency
system.cpu07.dcache.SoftPFReq_avg_mshr_miss_latency::total       139750                       # average SoftPFReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu07.data  9333.333333                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9333.333333                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::cpu07.data         9500                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::total         9500                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::cpu07.data 42762.466912                       # average overall mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::total 42762.466912                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::cpu07.data 43820.512727                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::total 43820.512727                       # average overall mshr miss latency
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements               0                       # number of replacements
system.cpu07.icache.tags.tagsinuse          12.045223                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs             11190                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs              52                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs          215.192308                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst    12.045223                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.023526                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.023526                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024           52                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::1           48                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024     0.101562                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses           22584                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses          22584                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::cpu07.inst        11190                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total         11190                       # number of ReadReq hits
system.cpu07.icache.demand_hits::cpu07.inst        11190                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total          11190                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::cpu07.inst        11190                       # number of overall hits
system.cpu07.icache.overall_hits::total         11190                       # number of overall hits
system.cpu07.icache.ReadReq_misses::cpu07.inst           76                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total           76                       # number of ReadReq misses
system.cpu07.icache.demand_misses::cpu07.inst           76                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total           76                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::cpu07.inst           76                       # number of overall misses
system.cpu07.icache.overall_misses::total           76                       # number of overall misses
system.cpu07.icache.ReadReq_miss_latency::cpu07.inst      7132250                       # number of ReadReq miss cycles
system.cpu07.icache.ReadReq_miss_latency::total      7132250                       # number of ReadReq miss cycles
system.cpu07.icache.demand_miss_latency::cpu07.inst      7132250                       # number of demand (read+write) miss cycles
system.cpu07.icache.demand_miss_latency::total      7132250                       # number of demand (read+write) miss cycles
system.cpu07.icache.overall_miss_latency::cpu07.inst      7132250                       # number of overall miss cycles
system.cpu07.icache.overall_miss_latency::total      7132250                       # number of overall miss cycles
system.cpu07.icache.ReadReq_accesses::cpu07.inst        11266                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total        11266                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::cpu07.inst        11266                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total        11266                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::cpu07.inst        11266                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total        11266                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::cpu07.inst     0.006746                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.006746                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::cpu07.inst     0.006746                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.006746                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::cpu07.inst     0.006746                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.006746                       # miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_miss_latency::cpu07.inst 93845.394737                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::total 93845.394737                       # average ReadReq miss latency
system.cpu07.icache.demand_avg_miss_latency::cpu07.inst 93845.394737                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::total 93845.394737                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::cpu07.inst 93845.394737                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::total 93845.394737                       # average overall miss latency
system.cpu07.icache.blocked_cycles::no_mshrs          123                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs          123                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.ReadReq_mshr_hits::cpu07.inst           24                       # number of ReadReq MSHR hits
system.cpu07.icache.ReadReq_mshr_hits::total           24                       # number of ReadReq MSHR hits
system.cpu07.icache.demand_mshr_hits::cpu07.inst           24                       # number of demand (read+write) MSHR hits
system.cpu07.icache.demand_mshr_hits::total           24                       # number of demand (read+write) MSHR hits
system.cpu07.icache.overall_mshr_hits::cpu07.inst           24                       # number of overall MSHR hits
system.cpu07.icache.overall_mshr_hits::total           24                       # number of overall MSHR hits
system.cpu07.icache.ReadReq_mshr_misses::cpu07.inst           52                       # number of ReadReq MSHR misses
system.cpu07.icache.ReadReq_mshr_misses::total           52                       # number of ReadReq MSHR misses
system.cpu07.icache.demand_mshr_misses::cpu07.inst           52                       # number of demand (read+write) MSHR misses
system.cpu07.icache.demand_mshr_misses::total           52                       # number of demand (read+write) MSHR misses
system.cpu07.icache.overall_mshr_misses::cpu07.inst           52                       # number of overall MSHR misses
system.cpu07.icache.overall_mshr_misses::total           52                       # number of overall MSHR misses
system.cpu07.icache.ReadReq_mshr_miss_latency::cpu07.inst      5576250                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_latency::total      5576250                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::cpu07.inst      5576250                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::total      5576250                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::cpu07.inst      5576250                       # number of overall MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::total      5576250                       # number of overall MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_rate::cpu07.inst     0.004616                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::total     0.004616                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.demand_mshr_miss_rate::cpu07.inst     0.004616                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::total     0.004616                       # mshr miss rate for demand accesses
system.cpu07.icache.overall_mshr_miss_rate::cpu07.inst     0.004616                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::total     0.004616                       # mshr miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::cpu07.inst 107235.576923                       # average ReadReq mshr miss latency
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::total 107235.576923                       # average ReadReq mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::cpu07.inst 107235.576923                       # average overall mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::total 107235.576923                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::cpu07.inst 107235.576923                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::total 107235.576923                       # average overall mshr miss latency
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.branchPred.lookups                 21514                       # Number of BP lookups
system.cpu08.branchPred.condPredicted           20641                       # Number of conditional branches predicted
system.cpu08.branchPred.condIncorrect             253                       # Number of conditional branches incorrect
system.cpu08.branchPred.BTBLookups              14135                       # Number of BTB lookups
system.cpu08.branchPred.BTBHits                 12551                       # Number of BTB hits
system.cpu08.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu08.branchPred.BTBHitPct           88.793774                       # BTB Hit Percentage
system.cpu08.branchPred.usedRAS                   414                       # Number of times the RAS was used to get a target.
system.cpu08.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu08.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu08.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu08.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu08.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu08.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu08.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu08.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu08.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu08.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu08.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu08.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu08.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu08.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu08.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu08.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu08.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu08.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu08.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu08.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.inst_hits                          0                       # ITB inst hits
system.cpu08.dtb.inst_misses                        0                       # ITB inst misses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu08.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu08.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu08.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu08.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu08.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu08.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu08.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu08.dtb.hits                               0                       # DTB hits
system.cpu08.dtb.misses                             0                       # DTB misses
system.cpu08.dtb.accesses                           0                       # DTB accesses
system.cpu08.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu08.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu08.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu08.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu08.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu08.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu08.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu08.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu08.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu08.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu08.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu08.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu08.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu08.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu08.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu08.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu08.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu08.itb.walker.walks                       0                       # Table walker walks requested
system.cpu08.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.inst_hits                          0                       # ITB inst hits
system.cpu08.itb.inst_misses                        0                       # ITB inst misses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu08.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu08.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu08.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu08.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu08.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu08.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu08.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu08.itb.hits                               0                       # DTB hits
system.cpu08.itb.misses                             0                       # DTB misses
system.cpu08.itb.accesses                           0                       # DTB accesses
system.cpu08.numCycles                          41925                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.fetch.icacheStallCycles            10017                       # Number of cycles fetch is stalled on an Icache miss
system.cpu08.fetch.Insts                       125429                       # Number of instructions fetch has processed
system.cpu08.fetch.Branches                     21514                       # Number of branches that fetch encountered
system.cpu08.fetch.predictedBranches            12965                       # Number of branches that fetch has predicted taken
system.cpu08.fetch.Cycles                       25360                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu08.fetch.SquashCycles                   665                       # Number of cycles fetch has spent squashing
system.cpu08.fetch.MiscStallCycles                  3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu08.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu08.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu08.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu08.fetch.CacheLines                    8398                       # Number of cache lines fetched
system.cpu08.fetch.IcacheSquashes                  67                       # Number of outstanding Icache misses that were squashed
system.cpu08.fetch.rateDist::samples            35732                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::mean            3.614771                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::stdev           3.790475                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::0                  17826     49.89%     49.89% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::1                    484      1.35%     51.24% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::2                    268      0.75%     51.99% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::3                    442      1.24%     53.23% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::4                    440      1.23%     54.46% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::5                    402      1.13%     55.59% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::6                    329      0.92%     56.51% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::7                   3255      9.11%     65.62% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::8                  12286     34.38%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::total              35732                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.branchRate                0.513154                       # Number of branch fetches per cycle
system.cpu08.fetch.rate                      2.991747                       # Number of inst fetches per cycle
system.cpu08.decode.IdleCycles                   8914                       # Number of cycles decode is idle
system.cpu08.decode.BlockedCycles               10001                       # Number of cycles decode is blocked
system.cpu08.decode.RunCycles                   15017                       # Number of cycles decode is running
system.cpu08.decode.UnblockCycles                1494                       # Number of cycles decode is unblocking
system.cpu08.decode.SquashCycles                  305                       # Number of cycles decode is squashing
system.cpu08.decode.BranchResolved                397                       # Number of times decode resolved a branch
system.cpu08.decode.BranchMispred                  27                       # Number of times decode detected a branch misprediction
system.cpu08.decode.DecodedInsts               123360                       # Number of instructions handled by decode
system.cpu08.decode.SquashedInsts                 101                       # Number of squashed instructions handled by decode
system.cpu08.rename.SquashCycles                  305                       # Number of cycles rename is squashing
system.cpu08.rename.IdleCycles                   9774                       # Number of cycles rename is idle
system.cpu08.rename.BlockCycles                  3234                       # Number of cycles rename is blocking
system.cpu08.rename.serializeStallCycles         3853                       # count of cycles rename stalled for serializing inst
system.cpu08.rename.RunCycles                   15529                       # Number of cycles rename is running
system.cpu08.rename.UnblockCycles                3036                       # Number of cycles rename is unblocking
system.cpu08.rename.RenamedInsts               121399                       # Number of instructions processed by rename
system.cpu08.rename.ROBFullEvents                   3                       # Number of times rename has blocked due to ROB full
system.cpu08.rename.IQFullEvents                 1986                       # Number of times rename has blocked due to IQ full
system.cpu08.rename.LQFullEvents                  539                       # Number of times rename has blocked due to LQ full
system.cpu08.rename.RenamedOperands            192389                       # Number of destination operands rename has renamed
system.cpu08.rename.RenameLookups              592970                       # Number of register rename lookups that rename has made
system.cpu08.rename.int_rename_lookups         179098                       # Number of integer rename lookups
system.cpu08.rename.CommittedMaps              177818                       # Number of HB maps that are committed
system.cpu08.rename.UndoneMaps                  14569                       # Number of HB maps that are undone due to squashing
system.cpu08.rename.serializingInsts              102                       # count of serializing insts renamed
system.cpu08.rename.tempSerializingInsts          102                       # count of temporary serializing insts renamed
system.cpu08.rename.skidInsts                    7999                       # count of insts added to the skid buffer
system.cpu08.memDep0.insertedLoads              23100                       # Number of loads inserted to the mem dependence unit.
system.cpu08.memDep0.insertedStores              1942                       # Number of stores inserted to the mem dependence unit.
system.cpu08.memDep0.conflictingLoads             899                       # Number of conflicting loads.
system.cpu08.memDep0.conflictingStores            910                       # Number of conflicting stores.
system.cpu08.iq.iqInstsAdded                   119318                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu08.iq.iqNonSpecInstsAdded               178                       # Number of non-speculative instructions added to the IQ
system.cpu08.iq.iqInstsIssued                  119137                       # Number of instructions issued
system.cpu08.iq.iqSquashedInstsIssued              88                       # Number of squashed instructions issued
system.cpu08.iq.iqSquashedInstsExamined          7190                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu08.iq.iqSquashedOperandsExamined        18436                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu08.iq.iqSquashedNonSpecRemoved           16                       # Number of squashed non-spec instructions that were removed
system.cpu08.iq.issued_per_cycle::samples        35732                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::mean       3.334182                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::stdev      2.928086                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::0              9352     26.17%     26.17% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::1              4887     13.68%     39.85% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::2              1440      4.03%     43.88% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::3              6129     17.15%     61.03% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::4              1053      2.95%     63.98% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::5               790      2.21%     66.19% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::6              2693      7.54%     73.73% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::7              6441     18.03%     91.75% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::8              2947      8.25%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::total         35732                       # Number of insts issued each cycle
system.cpu08.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntAlu                  4851     57.91%     57.91% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntMult                 2723     32.51%     90.41% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntDiv                     0      0.00%     90.41% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatAdd                   0      0.00%     90.41% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCmp                   0      0.00%     90.41% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCvt                   0      0.00%     90.41% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMult                  0      0.00%     90.41% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatDiv                   0      0.00%     90.41% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatSqrt                  0      0.00%     90.41% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAdd                    0      0.00%     90.41% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAddAcc                 0      0.00%     90.41% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAlu                    0      0.00%     90.41% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCmp                    0      0.00%     90.41% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCvt                    0      0.00%     90.41% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMisc                   0      0.00%     90.41% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMult                   0      0.00%     90.41% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMultAcc                0      0.00%     90.41% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShift                  0      0.00%     90.41% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShiftAcc               0      0.00%     90.41% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSqrt                   0      0.00%     90.41% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAdd               0      0.00%     90.41% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAlu               0      0.00%     90.41% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCmp               0      0.00%     90.41% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCvt               0      0.00%     90.41% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatDiv               0      0.00%     90.41% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMisc              0      0.00%     90.41% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMult              0      0.00%     90.41% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMultAcc            0      0.00%     90.41% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatSqrt              0      0.00%     90.41% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemRead                  713      8.51%     98.93% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemWrite                  90      1.07%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IntAlu               82036     68.86%     68.86% # Type of FU issued
system.cpu08.iq.FU_type_0::IntMult               9604      8.06%     76.92% # Type of FU issued
system.cpu08.iq.FU_type_0::IntDiv                   0      0.00%     76.92% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatAdd                 0      0.00%     76.92% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCmp                 0      0.00%     76.92% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCvt                 0      0.00%     76.92% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMult                0      0.00%     76.92% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatDiv                 0      0.00%     76.92% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatSqrt                0      0.00%     76.92% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAdd                  0      0.00%     76.92% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAddAcc               0      0.00%     76.92% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAlu                  0      0.00%     76.92% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCmp                  0      0.00%     76.92% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCvt                  0      0.00%     76.92% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMisc                 0      0.00%     76.92% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMult                 0      0.00%     76.92% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMultAcc              0      0.00%     76.92% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShift                0      0.00%     76.92% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShiftAcc             0      0.00%     76.92% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSqrt                 0      0.00%     76.92% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAdd             0      0.00%     76.92% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAlu             0      0.00%     76.92% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCmp             0      0.00%     76.92% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCvt             0      0.00%     76.92% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatDiv             0      0.00%     76.92% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMisc            0      0.00%     76.92% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMult            0      0.00%     76.92% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.92% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatSqrt            0      0.00%     76.92% # Type of FU issued
system.cpu08.iq.FU_type_0::MemRead              25718     21.59%     98.51% # Type of FU issued
system.cpu08.iq.FU_type_0::MemWrite              1779      1.49%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::total               119137                       # Type of FU issued
system.cpu08.iq.rate                         2.841670                       # Inst issue rate
system.cpu08.iq.fu_busy_cnt                      8377                       # FU busy when requested
system.cpu08.iq.fu_busy_rate                 0.070314                       # FU busy rate (busy events/executed inst)
system.cpu08.iq.int_inst_queue_reads           282471                       # Number of integer instruction queue reads
system.cpu08.iq.int_inst_queue_writes          126699                       # Number of integer instruction queue writes
system.cpu08.iq.int_inst_queue_wakeup_accesses       115570                       # Number of integer instruction queue wakeup accesses
system.cpu08.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu08.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu08.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu08.iq.int_alu_accesses               127514                       # Number of integer alu accesses
system.cpu08.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu08.iew.lsq.thread0.forwLoads             13                       # Number of loads that had data forwarded from stores
system.cpu08.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu08.iew.lsq.thread0.squashedLoads         1257                       # Number of loads squashed
system.cpu08.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu08.iew.lsq.thread0.memOrderViolation           13                       # Number of memory ordering violations
system.cpu08.iew.lsq.thread0.squashedStores          339                       # Number of stores squashed
system.cpu08.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu08.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu08.iew.lsq.thread0.rescheduledLoads           86                       # Number of loads that were rescheduled
system.cpu08.iew.lsq.thread0.cacheBlocked         2647                       # Number of times an access to memory failed due to the cache being blocked
system.cpu08.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu08.iew.iewSquashCycles                  305                       # Number of cycles IEW is squashing
system.cpu08.iew.iewBlockCycles                  1726                       # Number of cycles IEW is blocking
system.cpu08.iew.iewUnblockCycles                 545                       # Number of cycles IEW is unblocking
system.cpu08.iew.iewDispatchedInsts            119499                       # Number of instructions dispatched to IQ
system.cpu08.iew.iewDispSquashedInsts              29                       # Number of squashed instructions skipped by dispatch
system.cpu08.iew.iewDispLoadInsts               23100                       # Number of dispatched load instructions
system.cpu08.iew.iewDispStoreInsts               1942                       # Number of dispatched store instructions
system.cpu08.iew.iewDispNonSpecInsts               90                       # Number of dispatched non-speculative instructions
system.cpu08.iew.iewIQFullEvents                   38                       # Number of times the IQ has become full, causing a stall
system.cpu08.iew.iewLSQFullEvents                 451                       # Number of times the LSQ has become full, causing a stall
system.cpu08.iew.memOrderViolationEvents           13                       # Number of memory order violations
system.cpu08.iew.predictedTakenIncorrect          162                       # Number of branches that were predicted taken incorrectly
system.cpu08.iew.predictedNotTakenIncorrect           67                       # Number of branches that were predicted not taken incorrectly
system.cpu08.iew.branchMispredicts                229                       # Number of branch mispredicts detected at execute
system.cpu08.iew.iewExecutedInsts              118816                       # Number of executed instructions
system.cpu08.iew.iewExecLoadInsts               25557                       # Number of load instructions executed
system.cpu08.iew.iewExecSquashedInsts             321                       # Number of squashed instructions skipped in execute
system.cpu08.iew.exec_swp                           0                       # number of swp insts executed
system.cpu08.iew.exec_nop                           3                       # number of nop insts executed
system.cpu08.iew.exec_refs                      27298                       # number of memory reference insts executed
system.cpu08.iew.exec_branches                  18904                       # Number of branches executed
system.cpu08.iew.exec_stores                     1741                       # Number of stores executed
system.cpu08.iew.exec_rate                   2.834013                       # Inst execution rate
system.cpu08.iew.wb_sent                       115732                       # cumulative count of insts sent to commit
system.cpu08.iew.wb_count                      115570                       # cumulative count of insts written-back
system.cpu08.iew.wb_producers                   88938                       # num instructions producing a value
system.cpu08.iew.wb_consumers                  150939                       # num instructions consuming a value
system.cpu08.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu08.iew.wb_rate                     2.756589                       # insts written-back per cycle
system.cpu08.iew.wb_fanout                   0.589231                       # average fanout of values written-back
system.cpu08.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu08.commit.commitSquashedInsts          7186                       # The number of squashed insts skipped by commit
system.cpu08.commit.commitNonSpecStalls           162                       # The number of times commit has been forced to stall to communicate backwards
system.cpu08.commit.branchMispredicts             226                       # The number of times a branch was mispredicted
system.cpu08.commit.committed_per_cycle::samples        34719                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::mean     3.234713                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::stdev     3.399035                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::0        10971     31.60%     31.60% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::1         8445     24.32%     55.92% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::2          875      2.52%     58.44% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::3          316      0.91%     59.35% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::4          339      0.98%     60.33% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::5         3005      8.66%     68.99% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::6          165      0.48%     69.46% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::7         1032      2.97%     72.43% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::8         9571     27.57%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::total        34719                       # Number of insts commited each cycle
system.cpu08.commit.committedInsts             110095                       # Number of instructions committed
system.cpu08.commit.committedOps               112306                       # Number of ops (including micro ops) committed
system.cpu08.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu08.commit.refs                        23446                       # Number of memory references committed
system.cpu08.commit.loads                       21843                       # Number of loads committed
system.cpu08.commit.membars                        79                       # Number of memory barriers committed
system.cpu08.commit.branches                    18326                       # Number of branches committed
system.cpu08.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu08.commit.int_insts                   94350                       # Number of committed integer instructions.
system.cpu08.commit.function_calls                225                       # Number of function calls committed.
system.cpu08.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IntAlu          79257     70.57%     70.57% # Class of committed instruction
system.cpu08.commit.op_class_0::IntMult          9603      8.55%     79.12% # Class of committed instruction
system.cpu08.commit.op_class_0::IntDiv              0      0.00%     79.12% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatAdd            0      0.00%     79.12% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCmp            0      0.00%     79.12% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCvt            0      0.00%     79.12% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMult            0      0.00%     79.12% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatDiv            0      0.00%     79.12% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatSqrt            0      0.00%     79.12% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAdd             0      0.00%     79.12% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAddAcc            0      0.00%     79.12% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAlu             0      0.00%     79.12% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCmp             0      0.00%     79.12% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCvt             0      0.00%     79.12% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMisc            0      0.00%     79.12% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMult            0      0.00%     79.12% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMultAcc            0      0.00%     79.12% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShift            0      0.00%     79.12% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShiftAcc            0      0.00%     79.12% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSqrt            0      0.00%     79.12% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAdd            0      0.00%     79.12% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAlu            0      0.00%     79.12% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCmp            0      0.00%     79.12% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCvt            0      0.00%     79.12% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatDiv            0      0.00%     79.12% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMisc            0      0.00%     79.12% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMult            0      0.00%     79.12% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.12% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.12% # Class of committed instruction
system.cpu08.commit.op_class_0::MemRead         21843     19.45%     98.57% # Class of committed instruction
system.cpu08.commit.op_class_0::MemWrite         1603      1.43%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::total          112306                       # Class of committed instruction
system.cpu08.commit.bw_lim_events                9571                       # number cycles where commit BW limit reached
system.cpu08.rob.rob_reads                     143717                       # The number of ROB reads
system.cpu08.rob.rob_writes                    240009                       # The number of ROB writes
system.cpu08.timesIdled                            40                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu08.idleCycles                          6193                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu08.quiesceCycles                     109140                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu08.committedInsts                    110095                       # Number of Instructions Simulated
system.cpu08.committedOps                      112306                       # Number of Ops (including micro ops) Simulated
system.cpu08.cpi                             0.380807                       # CPI: Cycles Per Instruction
system.cpu08.cpi_total                       0.380807                       # CPI: Total CPI of All Threads
system.cpu08.ipc                             2.625999                       # IPC: Instructions Per Cycle
system.cpu08.ipc_total                       2.625999                       # IPC: Total IPC of All Threads
system.cpu08.int_regfile_reads                 174380                       # number of integer regfile reads
system.cpu08.int_regfile_writes                 73485                       # number of integer regfile writes
system.cpu08.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu08.cc_regfile_reads                  423882                       # number of cc regfile reads
system.cpu08.cc_regfile_writes                 109833                       # number of cc regfile writes
system.cpu08.misc_regfile_reads                 26091                       # number of misc regfile reads
system.cpu08.misc_regfile_writes                   51                       # number of misc regfile writes
system.cpu08.dcache.tags.replacements               0                       # number of replacements
system.cpu08.dcache.tags.tagsinuse          47.231345                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs             23806                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs             253                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs           94.094862                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::cpu08.data    47.231345                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::cpu08.data     0.046124                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.046124                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024          253                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::1          244                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.247070                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses           49078                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses          49078                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::cpu08.data        22259                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total         22259                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::cpu08.data         1547                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total         1547                       # number of WriteReq hits
system.cpu08.dcache.SoftPFReq_hits::cpu08.data            2                       # number of SoftPFReq hits
system.cpu08.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu08.dcache.LoadLockedReq_hits::cpu08.data            1                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu08.dcache.demand_hits::cpu08.data        23806                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total          23806                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::cpu08.data        23808                       # number of overall hits
system.cpu08.dcache.overall_hits::total         23808                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::cpu08.data          531                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total          531                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::cpu08.data           41                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total           41                       # number of WriteReq misses
system.cpu08.dcache.SoftPFReq_misses::cpu08.data            4                       # number of SoftPFReq misses
system.cpu08.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu08.dcache.LoadLockedReq_misses::cpu08.data           12                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total           12                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::cpu08.data            4                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::cpu08.data          572                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total          572                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::cpu08.data          576                       # number of overall misses
system.cpu08.dcache.overall_misses::total          576                       # number of overall misses
system.cpu08.dcache.ReadReq_miss_latency::cpu08.data     21713184                       # number of ReadReq miss cycles
system.cpu08.dcache.ReadReq_miss_latency::total     21713184                       # number of ReadReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::cpu08.data      4557750                       # number of WriteReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::total      4557750                       # number of WriteReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::cpu08.data       257994                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::total       257994                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::cpu08.data        37500                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::total        37500                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondFailReq_miss_latency::cpu08.data        20500                       # number of StoreCondFailReq miss cycles
system.cpu08.dcache.StoreCondFailReq_miss_latency::total        20500                       # number of StoreCondFailReq miss cycles
system.cpu08.dcache.demand_miss_latency::cpu08.data     26270934                       # number of demand (read+write) miss cycles
system.cpu08.dcache.demand_miss_latency::total     26270934                       # number of demand (read+write) miss cycles
system.cpu08.dcache.overall_miss_latency::cpu08.data     26270934                       # number of overall miss cycles
system.cpu08.dcache.overall_miss_latency::total     26270934                       # number of overall miss cycles
system.cpu08.dcache.ReadReq_accesses::cpu08.data        22790                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total        22790                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::cpu08.data         1588                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total         1588                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.SoftPFReq_accesses::cpu08.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu08.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::cpu08.data           13                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total           13                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::cpu08.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::cpu08.data        24378                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total        24378                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::cpu08.data        24384                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total        24384                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::cpu08.data     0.023300                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.023300                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::cpu08.data     0.025819                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.025819                       # miss rate for WriteReq accesses
system.cpu08.dcache.SoftPFReq_miss_rate::cpu08.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu08.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::cpu08.data     0.923077                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.923077                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::cpu08.data            1                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::cpu08.data     0.023464                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.023464                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::cpu08.data     0.023622                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.023622                       # miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_miss_latency::cpu08.data 40891.118644                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::total 40891.118644                       # average ReadReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::cpu08.data 111164.634146                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::total 111164.634146                       # average WriteReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::cpu08.data 21499.500000                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::total 21499.500000                       # average LoadLockedReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::cpu08.data         9375                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::total         9375                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondFailReq_avg_miss_latency::cpu08.data          inf                       # average StoreCondFailReq miss latency
system.cpu08.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu08.dcache.demand_avg_miss_latency::cpu08.data 45928.206294                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::total 45928.206294                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::cpu08.data 45609.260417                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::total 45609.260417                       # average overall miss latency
system.cpu08.dcache.blocked_cycles::no_mshrs         3818                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets          139                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs             195                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs    19.579487                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets          139                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.ReadReq_mshr_hits::cpu08.data          288                       # number of ReadReq MSHR hits
system.cpu08.dcache.ReadReq_mshr_hits::total          288                       # number of ReadReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::cpu08.data           23                       # number of WriteReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::total           23                       # number of WriteReq MSHR hits
system.cpu08.dcache.demand_mshr_hits::cpu08.data          311                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.demand_mshr_hits::total          311                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.overall_mshr_hits::cpu08.data          311                       # number of overall MSHR hits
system.cpu08.dcache.overall_mshr_hits::total          311                       # number of overall MSHR hits
system.cpu08.dcache.ReadReq_mshr_misses::cpu08.data          243                       # number of ReadReq MSHR misses
system.cpu08.dcache.ReadReq_mshr_misses::total          243                       # number of ReadReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::cpu08.data           18                       # number of WriteReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu08.dcache.SoftPFReq_mshr_misses::cpu08.data            3                       # number of SoftPFReq MSHR misses
system.cpu08.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::cpu08.data           12                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::total           12                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::cpu08.data            4                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.demand_mshr_misses::cpu08.data          261                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.demand_mshr_misses::total          261                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.overall_mshr_misses::cpu08.data          264                       # number of overall MSHR misses
system.cpu08.dcache.overall_mshr_misses::total          264                       # number of overall MSHR misses
system.cpu08.dcache.ReadReq_mshr_miss_latency::cpu08.data      9803631                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_latency::total      9803631                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::cpu08.data      1495500                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::total      1495500                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.SoftPFReq_mshr_miss_latency::cpu08.data       261500                       # number of SoftPFReq MSHR miss cycles
system.cpu08.dcache.SoftPFReq_mshr_miss_latency::total       261500                       # number of SoftPFReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::cpu08.data       219506                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::total       219506                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::cpu08.data        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::total        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondFailReq_mshr_miss_latency::cpu08.data        17500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu08.dcache.StoreCondFailReq_mshr_miss_latency::total        17500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::cpu08.data     11299131                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::total     11299131                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::cpu08.data     11560631                       # number of overall MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::total     11560631                       # number of overall MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_rate::cpu08.data     0.010663                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::total     0.010663                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::cpu08.data     0.011335                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::total     0.011335                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.SoftPFReq_mshr_miss_rate::cpu08.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu08.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::cpu08.data     0.923077                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::total     0.923077                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::cpu08.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_mshr_miss_rate::cpu08.data     0.010706                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::total     0.010706                       # mshr miss rate for demand accesses
system.cpu08.dcache.overall_mshr_miss_rate::cpu08.data     0.010827                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::total     0.010827                       # mshr miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::cpu08.data 40344.160494                       # average ReadReq mshr miss latency
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::total 40344.160494                       # average ReadReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::cpu08.data 83083.333333                       # average WriteReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::total 83083.333333                       # average WriteReq mshr miss latency
system.cpu08.dcache.SoftPFReq_avg_mshr_miss_latency::cpu08.data 87166.666667                       # average SoftPFReq mshr miss latency
system.cpu08.dcache.SoftPFReq_avg_mshr_miss_latency::total 87166.666667                       # average SoftPFReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu08.data 18292.166667                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::total 18292.166667                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::cpu08.data         7125                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::total         7125                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu08.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu08.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::cpu08.data 43291.689655                       # average overall mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::total 43291.689655                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::cpu08.data 43790.268939                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::total 43790.268939                       # average overall mshr miss latency
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements               0                       # number of replacements
system.cpu08.icache.tags.tagsinuse          11.990164                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs              8319                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs              52                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs          159.980769                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::cpu08.inst    11.990164                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::cpu08.inst     0.023418                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total     0.023418                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024           52                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::1           48                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024     0.101562                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses           16848                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses          16848                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::cpu08.inst         8319                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total          8319                       # number of ReadReq hits
system.cpu08.icache.demand_hits::cpu08.inst         8319                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total           8319                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::cpu08.inst         8319                       # number of overall hits
system.cpu08.icache.overall_hits::total          8319                       # number of overall hits
system.cpu08.icache.ReadReq_misses::cpu08.inst           79                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total           79                       # number of ReadReq misses
system.cpu08.icache.demand_misses::cpu08.inst           79                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total           79                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::cpu08.inst           79                       # number of overall misses
system.cpu08.icache.overall_misses::total           79                       # number of overall misses
system.cpu08.icache.ReadReq_miss_latency::cpu08.inst      8288250                       # number of ReadReq miss cycles
system.cpu08.icache.ReadReq_miss_latency::total      8288250                       # number of ReadReq miss cycles
system.cpu08.icache.demand_miss_latency::cpu08.inst      8288250                       # number of demand (read+write) miss cycles
system.cpu08.icache.demand_miss_latency::total      8288250                       # number of demand (read+write) miss cycles
system.cpu08.icache.overall_miss_latency::cpu08.inst      8288250                       # number of overall miss cycles
system.cpu08.icache.overall_miss_latency::total      8288250                       # number of overall miss cycles
system.cpu08.icache.ReadReq_accesses::cpu08.inst         8398                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total         8398                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::cpu08.inst         8398                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total         8398                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::cpu08.inst         8398                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total         8398                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::cpu08.inst     0.009407                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.009407                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::cpu08.inst     0.009407                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.009407                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::cpu08.inst     0.009407                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.009407                       # miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_miss_latency::cpu08.inst 104914.556962                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::total 104914.556962                       # average ReadReq miss latency
system.cpu08.icache.demand_avg_miss_latency::cpu08.inst 104914.556962                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::total 104914.556962                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::cpu08.inst 104914.556962                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::total 104914.556962                       # average overall miss latency
system.cpu08.icache.blocked_cycles::no_mshrs          150                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs           75                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.ReadReq_mshr_hits::cpu08.inst           27                       # number of ReadReq MSHR hits
system.cpu08.icache.ReadReq_mshr_hits::total           27                       # number of ReadReq MSHR hits
system.cpu08.icache.demand_mshr_hits::cpu08.inst           27                       # number of demand (read+write) MSHR hits
system.cpu08.icache.demand_mshr_hits::total           27                       # number of demand (read+write) MSHR hits
system.cpu08.icache.overall_mshr_hits::cpu08.inst           27                       # number of overall MSHR hits
system.cpu08.icache.overall_mshr_hits::total           27                       # number of overall MSHR hits
system.cpu08.icache.ReadReq_mshr_misses::cpu08.inst           52                       # number of ReadReq MSHR misses
system.cpu08.icache.ReadReq_mshr_misses::total           52                       # number of ReadReq MSHR misses
system.cpu08.icache.demand_mshr_misses::cpu08.inst           52                       # number of demand (read+write) MSHR misses
system.cpu08.icache.demand_mshr_misses::total           52                       # number of demand (read+write) MSHR misses
system.cpu08.icache.overall_mshr_misses::cpu08.inst           52                       # number of overall MSHR misses
system.cpu08.icache.overall_mshr_misses::total           52                       # number of overall MSHR misses
system.cpu08.icache.ReadReq_mshr_miss_latency::cpu08.inst      5880000                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_latency::total      5880000                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::cpu08.inst      5880000                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::total      5880000                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::cpu08.inst      5880000                       # number of overall MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::total      5880000                       # number of overall MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_rate::cpu08.inst     0.006192                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::total     0.006192                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.demand_mshr_miss_rate::cpu08.inst     0.006192                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::total     0.006192                       # mshr miss rate for demand accesses
system.cpu08.icache.overall_mshr_miss_rate::cpu08.inst     0.006192                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::total     0.006192                       # mshr miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::cpu08.inst 113076.923077                       # average ReadReq mshr miss latency
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::total 113076.923077                       # average ReadReq mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::cpu08.inst 113076.923077                       # average overall mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::total 113076.923077                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::cpu08.inst 113076.923077                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::total 113076.923077                       # average overall mshr miss latency
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.branchPred.lookups                 20673                       # Number of BP lookups
system.cpu09.branchPred.condPredicted           19835                       # Number of conditional branches predicted
system.cpu09.branchPred.condIncorrect             246                       # Number of conditional branches incorrect
system.cpu09.branchPred.BTBLookups              17306                       # Number of BTB lookups
system.cpu09.branchPred.BTBHits                 12107                       # Number of BTB hits
system.cpu09.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu09.branchPred.BTBHitPct           69.958396                       # BTB Hit Percentage
system.cpu09.branchPred.usedRAS                   397                       # Number of times the RAS was used to get a target.
system.cpu09.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu09.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu09.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu09.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu09.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu09.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu09.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu09.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu09.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu09.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu09.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu09.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu09.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu09.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu09.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu09.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu09.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu09.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu09.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu09.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.inst_hits                          0                       # ITB inst hits
system.cpu09.dtb.inst_misses                        0                       # ITB inst misses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu09.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu09.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu09.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu09.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu09.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu09.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu09.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu09.dtb.hits                               0                       # DTB hits
system.cpu09.dtb.misses                             0                       # DTB misses
system.cpu09.dtb.accesses                           0                       # DTB accesses
system.cpu09.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu09.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu09.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu09.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu09.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu09.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu09.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu09.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu09.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu09.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu09.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu09.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu09.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu09.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu09.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu09.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu09.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu09.itb.walker.walks                       0                       # Table walker walks requested
system.cpu09.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.inst_hits                          0                       # ITB inst hits
system.cpu09.itb.inst_misses                        0                       # ITB inst misses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu09.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu09.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu09.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu09.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu09.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu09.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu09.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu09.itb.hits                               0                       # DTB hits
system.cpu09.itb.misses                             0                       # DTB misses
system.cpu09.itb.accesses                           0                       # DTB accesses
system.cpu09.numCycles                          40576                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.fetch.icacheStallCycles             9853                       # Number of cycles fetch is stalled on an Icache miss
system.cpu09.fetch.Insts                       121963                       # Number of instructions fetch has processed
system.cpu09.fetch.Branches                     20673                       # Number of branches that fetch encountered
system.cpu09.fetch.predictedBranches            12504                       # Number of branches that fetch has predicted taken
system.cpu09.fetch.Cycles                       24777                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu09.fetch.SquashCycles                   645                       # Number of cycles fetch has spent squashing
system.cpu09.fetch.MiscStallCycles                  3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu09.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu09.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu09.fetch.IcacheWaitRetryStallCycles           30                       # Number of stall cycles due to full MSHR
system.cpu09.fetch.CacheLines                    8320                       # Number of cache lines fetched
system.cpu09.fetch.IcacheSquashes                  67                       # Number of outstanding Icache misses that were squashed
system.cpu09.fetch.rateDist::samples            34992                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::mean            3.586791                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::stdev           3.788636                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::0                  17597     50.29%     50.29% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::1                    472      1.35%     51.64% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::2                    263      0.75%     52.39% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::3                    408      1.17%     53.56% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::4                    422      1.21%     54.76% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::5                    390      1.11%     55.88% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::6                    317      0.91%     56.78% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::7                   3237      9.25%     66.03% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::8                  11886     33.97%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::total              34992                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.branchRate                0.509488                       # Number of branch fetches per cycle
system.cpu09.fetch.rate                      3.005792                       # Number of inst fetches per cycle
system.cpu09.decode.IdleCycles                   8905                       # Number of cycles decode is idle
system.cpu09.decode.BlockedCycles                9734                       # Number of cycles decode is blocked
system.cpu09.decode.RunCycles                   14603                       # Number of cycles decode is running
system.cpu09.decode.UnblockCycles                1454                       # Number of cycles decode is unblocking
system.cpu09.decode.SquashCycles                  295                       # Number of cycles decode is squashing
system.cpu09.decode.BranchResolved                376                       # Number of times decode resolved a branch
system.cpu09.decode.BranchMispred                  27                       # Number of times decode detected a branch misprediction
system.cpu09.decode.DecodedInsts               119962                       # Number of instructions handled by decode
system.cpu09.decode.SquashedInsts                 109                       # Number of squashed instructions handled by decode
system.cpu09.rename.SquashCycles                  295                       # Number of cycles rename is squashing
system.cpu09.rename.IdleCycles                   9727                       # Number of cycles rename is idle
system.cpu09.rename.BlockCycles                  3295                       # Number of cycles rename is blocking
system.cpu09.rename.serializeStallCycles         3656                       # count of cycles rename stalled for serializing inst
system.cpu09.rename.RunCycles                   15117                       # Number of cycles rename is running
system.cpu09.rename.UnblockCycles                2901                       # Number of cycles rename is unblocking
system.cpu09.rename.RenamedInsts               118091                       # Number of instructions processed by rename
system.cpu09.rename.ROBFullEvents                   3                       # Number of times rename has blocked due to ROB full
system.cpu09.rename.IQFullEvents                 1931                       # Number of times rename has blocked due to IQ full
system.cpu09.rename.LQFullEvents                  447                       # Number of times rename has blocked due to LQ full
system.cpu09.rename.RenamedOperands            186568                       # Number of destination operands rename has renamed
system.cpu09.rename.RenameLookups              576894                       # Number of register rename lookups that rename has made
system.cpu09.rename.int_rename_lookups         174643                       # Number of integer rename lookups
system.cpu09.rename.CommittedMaps              172452                       # Number of HB maps that are committed
system.cpu09.rename.UndoneMaps                  14101                       # Number of HB maps that are undone due to squashing
system.cpu09.rename.serializingInsts               92                       # count of serializing insts renamed
system.cpu09.rename.tempSerializingInsts           91                       # count of temporary serializing insts renamed
system.cpu09.rename.skidInsts                    7690                       # count of insts added to the skid buffer
system.cpu09.memDep0.insertedLoads              22662                       # Number of loads inserted to the mem dependence unit.
system.cpu09.memDep0.insertedStores              1820                       # Number of stores inserted to the mem dependence unit.
system.cpu09.memDep0.conflictingLoads             864                       # Number of conflicting loads.
system.cpu09.memDep0.conflictingStores            837                       # Number of conflicting stores.
system.cpu09.iq.iqInstsAdded                   116022                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu09.iq.iqNonSpecInstsAdded               169                       # Number of non-speculative instructions added to the IQ
system.cpu09.iq.iqInstsIssued                  115792                       # Number of instructions issued
system.cpu09.iq.iqSquashedInstsIssued              83                       # Number of squashed instructions issued
system.cpu09.iq.iqSquashedInstsExamined          6879                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu09.iq.iqSquashedOperandsExamined        17641                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu09.iq.iqSquashedNonSpecRemoved           13                       # Number of squashed non-spec instructions that were removed
system.cpu09.iq.issued_per_cycle::samples        34992                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::mean       3.309099                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::stdev      2.924848                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::0              9211     26.32%     26.32% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::1              4821     13.78%     40.10% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::2              1441      4.12%     44.22% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::3              6111     17.46%     61.68% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::4               953      2.72%     64.41% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::5               813      2.32%     66.73% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::6              2558      7.31%     74.04% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::7              6141     17.55%     91.59% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::8              2943      8.41%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::total         34992                       # Number of insts issued each cycle
system.cpu09.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntAlu                  4626     57.13%     57.13% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntMult                 2720     33.59%     90.72% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntDiv                     0      0.00%     90.72% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatAdd                   0      0.00%     90.72% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCmp                   0      0.00%     90.72% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCvt                   0      0.00%     90.72% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMult                  0      0.00%     90.72% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatDiv                   0      0.00%     90.72% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatSqrt                  0      0.00%     90.72% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAdd                    0      0.00%     90.72% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAddAcc                 0      0.00%     90.72% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAlu                    0      0.00%     90.72% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCmp                    0      0.00%     90.72% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCvt                    0      0.00%     90.72% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMisc                   0      0.00%     90.72% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMult                   0      0.00%     90.72% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMultAcc                0      0.00%     90.72% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShift                  0      0.00%     90.72% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShiftAcc               0      0.00%     90.72% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSqrt                   0      0.00%     90.72% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAdd               0      0.00%     90.72% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAlu               0      0.00%     90.72% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCmp               0      0.00%     90.72% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCvt               0      0.00%     90.72% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatDiv               0      0.00%     90.72% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMisc              0      0.00%     90.72% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMult              0      0.00%     90.72% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMultAcc            0      0.00%     90.72% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatSqrt              0      0.00%     90.72% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemRead                  667      8.24%     98.96% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemWrite                  84      1.04%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IntAlu               79419     68.59%     68.59% # Type of FU issued
system.cpu09.iq.FU_type_0::IntMult               9604      8.29%     76.88% # Type of FU issued
system.cpu09.iq.FU_type_0::IntDiv                   0      0.00%     76.88% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatAdd                 0      0.00%     76.88% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCmp                 0      0.00%     76.88% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCvt                 0      0.00%     76.88% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMult                0      0.00%     76.88% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatDiv                 0      0.00%     76.88% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatSqrt                0      0.00%     76.88% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAdd                  0      0.00%     76.88% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAddAcc               0      0.00%     76.88% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAlu                  0      0.00%     76.88% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCmp                  0      0.00%     76.88% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCvt                  0      0.00%     76.88% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMisc                 0      0.00%     76.88% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMult                 0      0.00%     76.88% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMultAcc              0      0.00%     76.88% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShift                0      0.00%     76.88% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShiftAcc             0      0.00%     76.88% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSqrt                 0      0.00%     76.88% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAdd             0      0.00%     76.88% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAlu             0      0.00%     76.88% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCmp             0      0.00%     76.88% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCvt             0      0.00%     76.88% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatDiv             0      0.00%     76.88% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMisc            0      0.00%     76.88% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMult            0      0.00%     76.88% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.88% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatSqrt            0      0.00%     76.88% # Type of FU issued
system.cpu09.iq.FU_type_0::MemRead              25089     21.67%     98.55% # Type of FU issued
system.cpu09.iq.FU_type_0::MemWrite              1680      1.45%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::total               115792                       # Type of FU issued
system.cpu09.iq.rate                         2.853707                       # Inst issue rate
system.cpu09.iq.fu_busy_cnt                      8097                       # FU busy when requested
system.cpu09.iq.fu_busy_rate                 0.069927                       # FU busy rate (busy events/executed inst)
system.cpu09.iq.int_inst_queue_reads           274756                       # Number of integer instruction queue reads
system.cpu09.iq.int_inst_queue_writes          123084                       # Number of integer instruction queue writes
system.cpu09.iq.int_inst_queue_wakeup_accesses       112423                       # Number of integer instruction queue wakeup accesses
system.cpu09.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu09.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu09.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu09.iq.int_alu_accesses               123889                       # Number of integer alu accesses
system.cpu09.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu09.iew.lsq.thread0.forwLoads             13                       # Number of loads that had data forwarded from stores
system.cpu09.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu09.iew.lsq.thread0.squashedLoads         1229                       # Number of loads squashed
system.cpu09.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu09.iew.lsq.thread0.memOrderViolation           14                       # Number of memory ordering violations
system.cpu09.iew.lsq.thread0.squashedStores          283                       # Number of stores squashed
system.cpu09.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu09.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu09.iew.lsq.thread0.rescheduledLoads           78                       # Number of loads that were rescheduled
system.cpu09.iew.lsq.thread0.cacheBlocked         2471                       # Number of times an access to memory failed due to the cache being blocked
system.cpu09.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu09.iew.iewSquashCycles                  295                       # Number of cycles IEW is squashing
system.cpu09.iew.iewBlockCycles                  1883                       # Number of cycles IEW is blocking
system.cpu09.iew.iewUnblockCycles                 278                       # Number of cycles IEW is unblocking
system.cpu09.iew.iewDispatchedInsts            116194                       # Number of instructions dispatched to IQ
system.cpu09.iew.iewDispSquashedInsts              37                       # Number of squashed instructions skipped by dispatch
system.cpu09.iew.iewDispLoadInsts               22662                       # Number of dispatched load instructions
system.cpu09.iew.iewDispStoreInsts               1820                       # Number of dispatched store instructions
system.cpu09.iew.iewDispNonSpecInsts               85                       # Number of dispatched non-speculative instructions
system.cpu09.iew.iewIQFullEvents                   34                       # Number of times the IQ has become full, causing a stall
system.cpu09.iew.iewLSQFullEvents                 206                       # Number of times the LSQ has become full, causing a stall
system.cpu09.iew.memOrderViolationEvents           14                       # Number of memory order violations
system.cpu09.iew.predictedTakenIncorrect          156                       # Number of branches that were predicted taken incorrectly
system.cpu09.iew.predictedNotTakenIncorrect           66                       # Number of branches that were predicted not taken incorrectly
system.cpu09.iew.branchMispredicts                222                       # Number of branch mispredicts detected at execute
system.cpu09.iew.iewExecutedInsts              115473                       # Number of executed instructions
system.cpu09.iew.iewExecLoadInsts               24932                       # Number of load instructions executed
system.cpu09.iew.iewExecSquashedInsts             319                       # Number of squashed instructions skipped in execute
system.cpu09.iew.exec_swp                           0                       # number of swp insts executed
system.cpu09.iew.exec_nop                           3                       # number of nop insts executed
system.cpu09.iew.exec_refs                      26574                       # number of memory reference insts executed
system.cpu09.iew.exec_branches                  18170                       # Number of branches executed
system.cpu09.iew.exec_stores                     1642                       # Number of stores executed
system.cpu09.iew.exec_rate                   2.845845                       # Inst execution rate
system.cpu09.iew.wb_sent                       112581                       # cumulative count of insts sent to commit
system.cpu09.iew.wb_count                      112423                       # cumulative count of insts written-back
system.cpu09.iew.wb_producers                   86706                       # num instructions producing a value
system.cpu09.iew.wb_consumers                  146471                       # num instructions consuming a value
system.cpu09.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu09.iew.wb_rate                     2.770677                       # insts written-back per cycle
system.cpu09.iew.wb_fanout                   0.591967                       # average fanout of values written-back
system.cpu09.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu09.commit.commitSquashedInsts          6816                       # The number of squashed insts skipped by commit
system.cpu09.commit.commitNonSpecStalls           156                       # The number of times commit has been forced to stall to communicate backwards
system.cpu09.commit.branchMispredicts             219                       # The number of times a branch was mispredicted
system.cpu09.commit.committed_per_cycle::samples        34030                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::mean     3.212225                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::stdev     3.387106                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::0        10741     31.56%     31.56% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::1         8362     24.57%     56.14% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::2          880      2.59%     58.72% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::3          303      0.89%     59.61% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::4          335      0.98%     60.60% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::5         3007      8.84%     69.43% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::6          155      0.46%     69.89% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::7         1000      2.94%     72.83% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::8         9247     27.17%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::total        34030                       # Number of insts commited each cycle
system.cpu09.commit.committedInsts             107205                       # Number of instructions committed
system.cpu09.commit.committedOps               109312                       # Number of ops (including micro ops) committed
system.cpu09.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu09.commit.refs                        22970                       # Number of memory references committed
system.cpu09.commit.loads                       21433                       # Number of loads committed
system.cpu09.commit.membars                        76                       # Number of memory barriers committed
system.cpu09.commit.branches                    17614                       # Number of branches committed
system.cpu09.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu09.commit.int_insts                   92050                       # Number of committed integer instructions.
system.cpu09.commit.function_calls                214                       # Number of function calls committed.
system.cpu09.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IntAlu          76739     70.20%     70.20% # Class of committed instruction
system.cpu09.commit.op_class_0::IntMult          9603      8.78%     78.99% # Class of committed instruction
system.cpu09.commit.op_class_0::IntDiv              0      0.00%     78.99% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatAdd            0      0.00%     78.99% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCmp            0      0.00%     78.99% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCvt            0      0.00%     78.99% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMult            0      0.00%     78.99% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatDiv            0      0.00%     78.99% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatSqrt            0      0.00%     78.99% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAdd             0      0.00%     78.99% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAddAcc            0      0.00%     78.99% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAlu             0      0.00%     78.99% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCmp             0      0.00%     78.99% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCvt             0      0.00%     78.99% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMisc            0      0.00%     78.99% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMult            0      0.00%     78.99% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMultAcc            0      0.00%     78.99% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShift            0      0.00%     78.99% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShiftAcc            0      0.00%     78.99% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSqrt            0      0.00%     78.99% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAdd            0      0.00%     78.99% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAlu            0      0.00%     78.99% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCmp            0      0.00%     78.99% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCvt            0      0.00%     78.99% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatDiv            0      0.00%     78.99% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMisc            0      0.00%     78.99% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMult            0      0.00%     78.99% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.99% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.99% # Class of committed instruction
system.cpu09.commit.op_class_0::MemRead         21433     19.61%     98.59% # Class of committed instruction
system.cpu09.commit.op_class_0::MemWrite         1537      1.41%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::total          109312                       # Class of committed instruction
system.cpu09.commit.bw_lim_events                9247                       # number cycles where commit BW limit reached
system.cpu09.rob.rob_reads                     140040                       # The number of ROB reads
system.cpu09.rob.rob_writes                    233284                       # The number of ROB writes
system.cpu09.timesIdled                            42                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu09.idleCycles                          5584                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu09.quiesceCycles                     110489                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu09.committedInsts                    107205                       # Number of Instructions Simulated
system.cpu09.committedOps                      109312                       # Number of Ops (including micro ops) Simulated
system.cpu09.cpi                             0.378490                       # CPI: Cycles Per Instruction
system.cpu09.cpi_total                       0.378490                       # CPI: Total CPI of All Threads
system.cpu09.ipc                             2.642079                       # IPC: Instructions Per Cycle
system.cpu09.ipc_total                       2.642079                       # IPC: Total IPC of All Threads
system.cpu09.int_regfile_reads                 169931                       # number of integer regfile reads
system.cpu09.int_regfile_writes                 72160                       # number of integer regfile writes
system.cpu09.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu09.cc_regfile_reads                  412557                       # number of cc regfile reads
system.cpu09.cc_regfile_writes                 105628                       # number of cc regfile writes
system.cpu09.misc_regfile_reads                 25527                       # number of misc regfile reads
system.cpu09.misc_regfile_writes                   56                       # number of misc regfile writes
system.cpu09.dcache.tags.replacements               0                       # number of replacements
system.cpu09.dcache.tags.tagsinuse          47.370378                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs             23279                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs             252                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs           92.376984                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::cpu09.data    47.370378                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::cpu09.data     0.046260                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.046260                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024          252                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::1          245                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.246094                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses           48063                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses          48063                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::cpu09.data        21805                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total         21805                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::cpu09.data         1477                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total         1477                       # number of WriteReq hits
system.cpu09.dcache.demand_hits::cpu09.data        23282                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total          23282                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::cpu09.data        23282                       # number of overall hits
system.cpu09.dcache.overall_hits::total         23282                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::cpu09.data          543                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total          543                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::cpu09.data           44                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total           44                       # number of WriteReq misses
system.cpu09.dcache.SoftPFReq_misses::cpu09.data            6                       # number of SoftPFReq misses
system.cpu09.dcache.SoftPFReq_misses::total            6                       # number of SoftPFReq misses
system.cpu09.dcache.LoadLockedReq_misses::cpu09.data           14                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total           14                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::cpu09.data            4                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::cpu09.data          587                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total          587                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::cpu09.data          593                       # number of overall misses
system.cpu09.dcache.overall_misses::total          593                       # number of overall misses
system.cpu09.dcache.ReadReq_miss_latency::cpu09.data     22892433                       # number of ReadReq miss cycles
system.cpu09.dcache.ReadReq_miss_latency::total     22892433                       # number of ReadReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::cpu09.data      4940486                       # number of WriteReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::total      4940486                       # number of WriteReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::cpu09.data       282494                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::total       282494                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::cpu09.data        37500                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::total        37500                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondFailReq_miss_latency::cpu09.data        52000                       # number of StoreCondFailReq miss cycles
system.cpu09.dcache.StoreCondFailReq_miss_latency::total        52000                       # number of StoreCondFailReq miss cycles
system.cpu09.dcache.demand_miss_latency::cpu09.data     27832919                       # number of demand (read+write) miss cycles
system.cpu09.dcache.demand_miss_latency::total     27832919                       # number of demand (read+write) miss cycles
system.cpu09.dcache.overall_miss_latency::cpu09.data     27832919                       # number of overall miss cycles
system.cpu09.dcache.overall_miss_latency::total     27832919                       # number of overall miss cycles
system.cpu09.dcache.ReadReq_accesses::cpu09.data        22348                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total        22348                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::cpu09.data         1521                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total         1521                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.SoftPFReq_accesses::cpu09.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu09.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::cpu09.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::cpu09.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::cpu09.data        23869                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total        23869                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::cpu09.data        23875                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total        23875                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::cpu09.data     0.024297                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.024297                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::cpu09.data     0.028928                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.028928                       # miss rate for WriteReq accesses
system.cpu09.dcache.SoftPFReq_miss_rate::cpu09.data            1                       # miss rate for SoftPFReq accesses
system.cpu09.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::cpu09.data            1                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::cpu09.data            1                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::cpu09.data     0.024593                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.024593                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::cpu09.data     0.024838                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.024838                       # miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_miss_latency::cpu09.data 42159.176796                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::total 42159.176796                       # average ReadReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::cpu09.data 112283.772727                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::total 112283.772727                       # average WriteReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::cpu09.data 20178.142857                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::total 20178.142857                       # average LoadLockedReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::cpu09.data         9375                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::total         9375                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondFailReq_avg_miss_latency::cpu09.data          inf                       # average StoreCondFailReq miss latency
system.cpu09.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu09.dcache.demand_avg_miss_latency::cpu09.data 47415.534923                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::total 47415.534923                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::cpu09.data 46935.782462                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::total 46935.782462                       # average overall miss latency
system.cpu09.dcache.blocked_cycles::no_mshrs         3897                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets          262                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs             195                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs    19.984615                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets          131                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.ReadReq_mshr_hits::cpu09.data          301                       # number of ReadReq MSHR hits
system.cpu09.dcache.ReadReq_mshr_hits::total          301                       # number of ReadReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::cpu09.data           26                       # number of WriteReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::total           26                       # number of WriteReq MSHR hits
system.cpu09.dcache.demand_mshr_hits::cpu09.data          327                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.demand_mshr_hits::total          327                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.overall_mshr_hits::cpu09.data          327                       # number of overall MSHR hits
system.cpu09.dcache.overall_mshr_hits::total          327                       # number of overall MSHR hits
system.cpu09.dcache.ReadReq_mshr_misses::cpu09.data          242                       # number of ReadReq MSHR misses
system.cpu09.dcache.ReadReq_mshr_misses::total          242                       # number of ReadReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::cpu09.data           18                       # number of WriteReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu09.dcache.SoftPFReq_mshr_misses::cpu09.data            3                       # number of SoftPFReq MSHR misses
system.cpu09.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::cpu09.data           14                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::total           14                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::cpu09.data            4                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.demand_mshr_misses::cpu09.data          260                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.demand_mshr_misses::total          260                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.overall_mshr_misses::cpu09.data          263                       # number of overall MSHR misses
system.cpu09.dcache.overall_mshr_misses::total          263                       # number of overall MSHR misses
system.cpu09.dcache.ReadReq_mshr_miss_latency::cpu09.data      9856126                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_latency::total      9856126                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::cpu09.data      1573257                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::total      1573257                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.SoftPFReq_mshr_miss_latency::cpu09.data       300250                       # number of SoftPFReq MSHR miss cycles
system.cpu09.dcache.SoftPFReq_mshr_miss_latency::total       300250                       # number of SoftPFReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::cpu09.data       235506                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::total       235506                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::cpu09.data        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::total        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondFailReq_mshr_miss_latency::cpu09.data        49000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu09.dcache.StoreCondFailReq_mshr_miss_latency::total        49000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::cpu09.data     11429383                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::total     11429383                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::cpu09.data     11729633                       # number of overall MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::total     11729633                       # number of overall MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_rate::cpu09.data     0.010829                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::total     0.010829                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::cpu09.data     0.011834                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::total     0.011834                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.SoftPFReq_mshr_miss_rate::cpu09.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu09.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::cpu09.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::cpu09.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_mshr_miss_rate::cpu09.data     0.010893                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::total     0.010893                       # mshr miss rate for demand accesses
system.cpu09.dcache.overall_mshr_miss_rate::cpu09.data     0.011016                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::total     0.011016                       # mshr miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::cpu09.data 40727.793388                       # average ReadReq mshr miss latency
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::total 40727.793388                       # average ReadReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::cpu09.data 87403.166667                       # average WriteReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::total 87403.166667                       # average WriteReq mshr miss latency
system.cpu09.dcache.SoftPFReq_avg_mshr_miss_latency::cpu09.data 100083.333333                       # average SoftPFReq mshr miss latency
system.cpu09.dcache.SoftPFReq_avg_mshr_miss_latency::total 100083.333333                       # average SoftPFReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu09.data 16821.857143                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16821.857143                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::cpu09.data         7125                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::total         7125                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu09.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu09.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::cpu09.data 43959.165385                       # average overall mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::total 43959.165385                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::cpu09.data 44599.365019                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::total 44599.365019                       # average overall mshr miss latency
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements               0                       # number of replacements
system.cpu09.icache.tags.tagsinuse          11.776100                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs              8246                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs              52                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs          158.576923                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst    11.776100                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst     0.023000                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total     0.023000                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024           52                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::1           48                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024     0.101562                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses           16692                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses          16692                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::cpu09.inst         8246                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total          8246                       # number of ReadReq hits
system.cpu09.icache.demand_hits::cpu09.inst         8246                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total           8246                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::cpu09.inst         8246                       # number of overall hits
system.cpu09.icache.overall_hits::total          8246                       # number of overall hits
system.cpu09.icache.ReadReq_misses::cpu09.inst           74                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total           74                       # number of ReadReq misses
system.cpu09.icache.demand_misses::cpu09.inst           74                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total           74                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::cpu09.inst           74                       # number of overall misses
system.cpu09.icache.overall_misses::total           74                       # number of overall misses
system.cpu09.icache.ReadReq_miss_latency::cpu09.inst      8215500                       # number of ReadReq miss cycles
system.cpu09.icache.ReadReq_miss_latency::total      8215500                       # number of ReadReq miss cycles
system.cpu09.icache.demand_miss_latency::cpu09.inst      8215500                       # number of demand (read+write) miss cycles
system.cpu09.icache.demand_miss_latency::total      8215500                       # number of demand (read+write) miss cycles
system.cpu09.icache.overall_miss_latency::cpu09.inst      8215500                       # number of overall miss cycles
system.cpu09.icache.overall_miss_latency::total      8215500                       # number of overall miss cycles
system.cpu09.icache.ReadReq_accesses::cpu09.inst         8320                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total         8320                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::cpu09.inst         8320                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total         8320                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::cpu09.inst         8320                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total         8320                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::cpu09.inst     0.008894                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.008894                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::cpu09.inst     0.008894                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.008894                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::cpu09.inst     0.008894                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.008894                       # miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_miss_latency::cpu09.inst 111020.270270                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::total 111020.270270                       # average ReadReq miss latency
system.cpu09.icache.demand_avg_miss_latency::cpu09.inst 111020.270270                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::total 111020.270270                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::cpu09.inst 111020.270270                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::total 111020.270270                       # average overall miss latency
system.cpu09.icache.blocked_cycles::no_mshrs          172                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs           86                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.ReadReq_mshr_hits::cpu09.inst           22                       # number of ReadReq MSHR hits
system.cpu09.icache.ReadReq_mshr_hits::total           22                       # number of ReadReq MSHR hits
system.cpu09.icache.demand_mshr_hits::cpu09.inst           22                       # number of demand (read+write) MSHR hits
system.cpu09.icache.demand_mshr_hits::total           22                       # number of demand (read+write) MSHR hits
system.cpu09.icache.overall_mshr_hits::cpu09.inst           22                       # number of overall MSHR hits
system.cpu09.icache.overall_mshr_hits::total           22                       # number of overall MSHR hits
system.cpu09.icache.ReadReq_mshr_misses::cpu09.inst           52                       # number of ReadReq MSHR misses
system.cpu09.icache.ReadReq_mshr_misses::total           52                       # number of ReadReq MSHR misses
system.cpu09.icache.demand_mshr_misses::cpu09.inst           52                       # number of demand (read+write) MSHR misses
system.cpu09.icache.demand_mshr_misses::total           52                       # number of demand (read+write) MSHR misses
system.cpu09.icache.overall_mshr_misses::cpu09.inst           52                       # number of overall MSHR misses
system.cpu09.icache.overall_mshr_misses::total           52                       # number of overall MSHR misses
system.cpu09.icache.ReadReq_mshr_miss_latency::cpu09.inst      5654250                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_latency::total      5654250                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::cpu09.inst      5654250                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::total      5654250                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::cpu09.inst      5654250                       # number of overall MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::total      5654250                       # number of overall MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_rate::cpu09.inst     0.006250                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::total     0.006250                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.demand_mshr_miss_rate::cpu09.inst     0.006250                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::total     0.006250                       # mshr miss rate for demand accesses
system.cpu09.icache.overall_mshr_miss_rate::cpu09.inst     0.006250                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::total     0.006250                       # mshr miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::cpu09.inst 108735.576923                       # average ReadReq mshr miss latency
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::total 108735.576923                       # average ReadReq mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::cpu09.inst 108735.576923                       # average overall mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::total 108735.576923                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::cpu09.inst 108735.576923                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::total 108735.576923                       # average overall mshr miss latency
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.branchPred.lookups                 19620                       # Number of BP lookups
system.cpu10.branchPred.condPredicted           18798                       # Number of conditional branches predicted
system.cpu10.branchPred.condIncorrect             245                       # Number of conditional branches incorrect
system.cpu10.branchPred.BTBLookups              16162                       # Number of BTB lookups
system.cpu10.branchPred.BTBHits                 11551                       # Number of BTB hits
system.cpu10.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu10.branchPred.BTBHitPct           71.470115                       # BTB Hit Percentage
system.cpu10.branchPred.usedRAS                   389                       # Number of times the RAS was used to get a target.
system.cpu10.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu10.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu10.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu10.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu10.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu10.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu10.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu10.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu10.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu10.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu10.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu10.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu10.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu10.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu10.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu10.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu10.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu10.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu10.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu10.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.inst_hits                          0                       # ITB inst hits
system.cpu10.dtb.inst_misses                        0                       # ITB inst misses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu10.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu10.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu10.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu10.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu10.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu10.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu10.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu10.dtb.hits                               0                       # DTB hits
system.cpu10.dtb.misses                             0                       # DTB misses
system.cpu10.dtb.accesses                           0                       # DTB accesses
system.cpu10.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu10.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu10.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu10.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu10.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu10.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu10.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu10.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu10.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu10.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu10.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu10.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu10.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu10.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu10.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu10.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu10.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu10.itb.walker.walks                       0                       # Table walker walks requested
system.cpu10.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.inst_hits                          0                       # ITB inst hits
system.cpu10.itb.inst_misses                        0                       # ITB inst misses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu10.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu10.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu10.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu10.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu10.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu10.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu10.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu10.itb.hits                               0                       # DTB hits
system.cpu10.itb.misses                             0                       # DTB misses
system.cpu10.itb.accesses                           0                       # DTB accesses
system.cpu10.numCycles                          39985                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.fetch.icacheStallCycles             9809                       # Number of cycles fetch is stalled on an Icache miss
system.cpu10.fetch.Insts                       117686                       # Number of instructions fetch has processed
system.cpu10.fetch.Branches                     19620                       # Number of branches that fetch encountered
system.cpu10.fetch.predictedBranches            11940                       # Number of branches that fetch has predicted taken
system.cpu10.fetch.Cycles                       23947                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu10.fetch.SquashCycles                   637                       # Number of cycles fetch has spent squashing
system.cpu10.fetch.MiscStallCycles                  3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu10.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu10.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu10.fetch.IcacheWaitRetryStallCycles           30                       # Number of stall cycles due to full MSHR
system.cpu10.fetch.CacheLines                    8286                       # Number of cache lines fetched
system.cpu10.fetch.IcacheSquashes                  69                       # Number of outstanding Icache misses that were squashed
system.cpu10.fetch.rateDist::samples            34114                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::mean            3.551211                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::stdev           3.782631                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::0                  17299     50.71%     50.71% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::1                    461      1.35%     52.06% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::2                    263      0.77%     52.83% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::3                    388      1.14%     53.97% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::4                    405      1.19%     55.16% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::5                    379      1.11%     56.27% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::6                    309      0.91%     57.17% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::7                   3254      9.54%     66.71% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::8                  11356     33.29%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::total              34114                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.branchRate                0.490684                       # Number of branch fetches per cycle
system.cpu10.fetch.rate                      2.943254                       # Number of inst fetches per cycle
system.cpu10.decode.IdleCycles                   8872                       # Number of cycles decode is idle
system.cpu10.decode.BlockedCycles                9426                       # Number of cycles decode is blocked
system.cpu10.decode.RunCycles                   14162                       # Number of cycles decode is running
system.cpu10.decode.UnblockCycles                1362                       # Number of cycles decode is unblocking
system.cpu10.decode.SquashCycles                  291                       # Number of cycles decode is squashing
system.cpu10.decode.BranchResolved                371                       # Number of times decode resolved a branch
system.cpu10.decode.BranchMispred                  28                       # Number of times decode detected a branch misprediction
system.cpu10.decode.DecodedInsts               115883                       # Number of instructions handled by decode
system.cpu10.decode.SquashedInsts                 101                       # Number of squashed instructions handled by decode
system.cpu10.rename.SquashCycles                  291                       # Number of cycles rename is squashing
system.cpu10.rename.IdleCycles                   9651                       # Number of cycles rename is idle
system.cpu10.rename.BlockCycles                  3191                       # Number of cycles rename is blocking
system.cpu10.rename.serializeStallCycles         3596                       # count of cycles rename stalled for serializing inst
system.cpu10.rename.RunCycles                   14622                       # Number of cycles rename is running
system.cpu10.rename.UnblockCycles                2762                       # Number of cycles rename is unblocking
system.cpu10.rename.RenamedInsts               114041                       # Number of instructions processed by rename
system.cpu10.rename.IQFullEvents                 1846                       # Number of times rename has blocked due to IQ full
system.cpu10.rename.LQFullEvents                  507                       # Number of times rename has blocked due to LQ full
system.cpu10.rename.RenamedOperands            179140                       # Number of destination operands rename has renamed
system.cpu10.rename.RenameLookups              557165                       # Number of register rename lookups that rename has made
system.cpu10.rename.int_rename_lookups         169124                       # Number of integer rename lookups
system.cpu10.rename.CommittedMaps              165750                       # Number of HB maps that are committed
system.cpu10.rename.UndoneMaps                  13375                       # Number of HB maps that are undone due to squashing
system.cpu10.rename.serializingInsts               91                       # count of serializing insts renamed
system.cpu10.rename.tempSerializingInsts           91                       # count of temporary serializing insts renamed
system.cpu10.rename.skidInsts                    7307                       # count of insts added to the skid buffer
system.cpu10.memDep0.insertedLoads              22136                       # Number of loads inserted to the mem dependence unit.
system.cpu10.memDep0.insertedStores              1784                       # Number of stores inserted to the mem dependence unit.
system.cpu10.memDep0.conflictingLoads             826                       # Number of conflicting loads.
system.cpu10.memDep0.conflictingStores            787                       # Number of conflicting stores.
system.cpu10.iq.iqInstsAdded                   112037                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu10.iq.iqNonSpecInstsAdded               159                       # Number of non-speculative instructions added to the IQ
system.cpu10.iq.iqInstsIssued                  111961                       # Number of instructions issued
system.cpu10.iq.iqSquashedInstsIssued              81                       # Number of squashed instructions issued
system.cpu10.iq.iqSquashedInstsExamined          6622                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu10.iq.iqSquashedOperandsExamined        17185                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu10.iq.iqSquashedNonSpecRemoved           14                       # Number of squashed non-spec instructions that were removed
system.cpu10.iq.issued_per_cycle::samples        34114                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::mean       3.281966                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::stdev      2.917518                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::0              8988     26.35%     26.35% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::1              4765     13.97%     40.31% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::2              1400      4.10%     44.42% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::3              6129     17.97%     62.38% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::4               958      2.81%     65.19% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::5               742      2.18%     67.37% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::6              2401      7.04%     74.41% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::7              5787     16.96%     91.37% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::8              2944      8.63%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::total         34114                       # Number of insts issued each cycle
system.cpu10.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntAlu                  4371     55.51%     55.51% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntMult                 2750     34.93%     90.44% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntDiv                     0      0.00%     90.44% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatAdd                   0      0.00%     90.44% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCmp                   0      0.00%     90.44% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCvt                   0      0.00%     90.44% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMult                  0      0.00%     90.44% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatDiv                   0      0.00%     90.44% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatSqrt                  0      0.00%     90.44% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAdd                    0      0.00%     90.44% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAddAcc                 0      0.00%     90.44% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAlu                    0      0.00%     90.44% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCmp                    0      0.00%     90.44% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCvt                    0      0.00%     90.44% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMisc                   0      0.00%     90.44% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMult                   0      0.00%     90.44% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMultAcc                0      0.00%     90.44% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShift                  0      0.00%     90.44% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShiftAcc               0      0.00%     90.44% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSqrt                   0      0.00%     90.44% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAdd               0      0.00%     90.44% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAlu               0      0.00%     90.44% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCmp               0      0.00%     90.44% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCvt               0      0.00%     90.44% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatDiv               0      0.00%     90.44% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMisc              0      0.00%     90.44% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMult              0      0.00%     90.44% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMultAcc            0      0.00%     90.44% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatSqrt              0      0.00%     90.44% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemRead                  673      8.55%     98.98% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemWrite                  80      1.02%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IntAlu               76108     67.98%     67.98% # Type of FU issued
system.cpu10.iq.FU_type_0::IntMult               9604      8.58%     76.56% # Type of FU issued
system.cpu10.iq.FU_type_0::IntDiv                   0      0.00%     76.56% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatAdd                 0      0.00%     76.56% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCmp                 0      0.00%     76.56% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCvt                 0      0.00%     76.56% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMult                0      0.00%     76.56% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatDiv                 0      0.00%     76.56% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatSqrt                0      0.00%     76.56% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAdd                  0      0.00%     76.56% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAddAcc               0      0.00%     76.56% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAlu                  0      0.00%     76.56% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCmp                  0      0.00%     76.56% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCvt                  0      0.00%     76.56% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMisc                 0      0.00%     76.56% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMult                 0      0.00%     76.56% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMultAcc              0      0.00%     76.56% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShift                0      0.00%     76.56% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShiftAcc             0      0.00%     76.56% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSqrt                 0      0.00%     76.56% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAdd             0      0.00%     76.56% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAlu             0      0.00%     76.56% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCmp             0      0.00%     76.56% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCvt             0      0.00%     76.56% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatDiv             0      0.00%     76.56% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMisc            0      0.00%     76.56% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMult            0      0.00%     76.56% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.56% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatSqrt            0      0.00%     76.56% # Type of FU issued
system.cpu10.iq.FU_type_0::MemRead              24627     22.00%     98.55% # Type of FU issued
system.cpu10.iq.FU_type_0::MemWrite              1622      1.45%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::total               111961                       # Type of FU issued
system.cpu10.iq.rate                         2.800075                       # Inst issue rate
system.cpu10.iq.fu_busy_cnt                      7874                       # FU busy when requested
system.cpu10.iq.fu_busy_rate                 0.070328                       # FU busy rate (busy events/executed inst)
system.cpu10.iq.int_inst_queue_reads           265991                       # Number of integer instruction queue reads
system.cpu10.iq.int_inst_queue_writes          118833                       # Number of integer instruction queue writes
system.cpu10.iq.int_inst_queue_wakeup_accesses       108522                       # Number of integer instruction queue wakeup accesses
system.cpu10.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu10.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu10.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu10.iq.int_alu_accesses               119835                       # Number of integer alu accesses
system.cpu10.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu10.iew.lsq.thread0.forwLoads             13                       # Number of loads that had data forwarded from stores
system.cpu10.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu10.iew.lsq.thread0.squashedLoads         1216                       # Number of loads squashed
system.cpu10.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu10.iew.lsq.thread0.memOrderViolation           15                       # Number of memory ordering violations
system.cpu10.iew.lsq.thread0.squashedStores          322                       # Number of stores squashed
system.cpu10.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu10.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu10.iew.lsq.thread0.rescheduledLoads           77                       # Number of loads that were rescheduled
system.cpu10.iew.lsq.thread0.cacheBlocked         2546                       # Number of times an access to memory failed due to the cache being blocked
system.cpu10.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu10.iew.iewSquashCycles                  291                       # Number of cycles IEW is squashing
system.cpu10.iew.iewBlockCycles                  1852                       # Number of cycles IEW is blocking
system.cpu10.iew.iewUnblockCycles                 429                       # Number of cycles IEW is unblocking
system.cpu10.iew.iewDispatchedInsts            112199                       # Number of instructions dispatched to IQ
system.cpu10.iew.iewDispSquashedInsts              40                       # Number of squashed instructions skipped by dispatch
system.cpu10.iew.iewDispLoadInsts               22136                       # Number of dispatched load instructions
system.cpu10.iew.iewDispStoreInsts               1784                       # Number of dispatched store instructions
system.cpu10.iew.iewDispNonSpecInsts               79                       # Number of dispatched non-speculative instructions
system.cpu10.iew.iewIQFullEvents                   59                       # Number of times the IQ has become full, causing a stall
system.cpu10.iew.iewLSQFullEvents                 329                       # Number of times the LSQ has become full, causing a stall
system.cpu10.iew.memOrderViolationEvents           15                       # Number of memory order violations
system.cpu10.iew.predictedTakenIncorrect          153                       # Number of branches that were predicted taken incorrectly
system.cpu10.iew.predictedNotTakenIncorrect           71                       # Number of branches that were predicted not taken incorrectly
system.cpu10.iew.branchMispredicts                224                       # Number of branch mispredicts detected at execute
system.cpu10.iew.iewExecutedInsts              111636                       # Number of executed instructions
system.cpu10.iew.iewExecLoadInsts               24473                       # Number of load instructions executed
system.cpu10.iew.iewExecSquashedInsts             325                       # Number of squashed instructions skipped in execute
system.cpu10.iew.exec_swp                           0                       # number of swp insts executed
system.cpu10.iew.exec_nop                           3                       # number of nop insts executed
system.cpu10.iew.exec_refs                      26056                       # number of memory reference insts executed
system.cpu10.iew.exec_branches                  17237                       # Number of branches executed
system.cpu10.iew.exec_stores                     1583                       # Number of stores executed
system.cpu10.iew.exec_rate                   2.791947                       # Inst execution rate
system.cpu10.iew.wb_sent                       108675                       # cumulative count of insts sent to commit
system.cpu10.iew.wb_count                      108522                       # cumulative count of insts written-back
system.cpu10.iew.wb_producers                   83931                       # num instructions producing a value
system.cpu10.iew.wb_consumers                  140761                       # num instructions consuming a value
system.cpu10.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu10.iew.wb_rate                     2.714068                       # insts written-back per cycle
system.cpu10.iew.wb_fanout                   0.596266                       # average fanout of values written-back
system.cpu10.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu10.commit.commitSquashedInsts          6555                       # The number of squashed insts skipped by commit
system.cpu10.commit.commitNonSpecStalls           145                       # The number of times commit has been forced to stall to communicate backwards
system.cpu10.commit.branchMispredicts             218                       # The number of times a branch was mispredicted
system.cpu10.commit.committed_per_cycle::samples        33178                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::mean     3.182048                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::stdev     3.375311                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::0        10531     31.74%     31.74% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::1         8212     24.75%     56.49% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::2          855      2.58%     59.07% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::3          290      0.87%     59.94% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::4          326      0.98%     60.93% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::5         2995      9.03%     69.95% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::6          152      0.46%     70.41% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::7          945      2.85%     73.26% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::8         8872     26.74%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::total        33178                       # Number of insts commited each cycle
system.cpu10.commit.committedInsts             103583                       # Number of instructions committed
system.cpu10.commit.committedOps               105574                       # Number of ops (including micro ops) committed
system.cpu10.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu10.commit.refs                        22382                       # Number of memory references committed
system.cpu10.commit.loads                       20920                       # Number of loads committed
system.cpu10.commit.membars                        72                       # Number of memory barriers committed
system.cpu10.commit.branches                    16721                       # Number of branches committed
system.cpu10.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu10.commit.int_insts                   89185                       # Number of committed integer instructions.
system.cpu10.commit.function_calls                202                       # Number of function calls committed.
system.cpu10.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IntAlu          73589     69.70%     69.70% # Class of committed instruction
system.cpu10.commit.op_class_0::IntMult          9603      9.10%     78.80% # Class of committed instruction
system.cpu10.commit.op_class_0::IntDiv              0      0.00%     78.80% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatAdd            0      0.00%     78.80% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCmp            0      0.00%     78.80% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCvt            0      0.00%     78.80% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMult            0      0.00%     78.80% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatDiv            0      0.00%     78.80% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatSqrt            0      0.00%     78.80% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAdd             0      0.00%     78.80% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAddAcc            0      0.00%     78.80% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAlu             0      0.00%     78.80% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCmp             0      0.00%     78.80% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCvt             0      0.00%     78.80% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMisc            0      0.00%     78.80% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMult            0      0.00%     78.80% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMultAcc            0      0.00%     78.80% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShift            0      0.00%     78.80% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShiftAcc            0      0.00%     78.80% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSqrt            0      0.00%     78.80% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAdd            0      0.00%     78.80% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAlu            0      0.00%     78.80% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCmp            0      0.00%     78.80% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCvt            0      0.00%     78.80% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatDiv            0      0.00%     78.80% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMisc            0      0.00%     78.80% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMult            0      0.00%     78.80% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.80% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.80% # Class of committed instruction
system.cpu10.commit.op_class_0::MemRead         20920     19.82%     98.62% # Class of committed instruction
system.cpu10.commit.op_class_0::MemWrite         1462      1.38%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::total          105574                       # Class of committed instruction
system.cpu10.commit.bw_lim_events                8872                       # number cycles where commit BW limit reached
system.cpu10.rob.rob_reads                     135616                       # The number of ROB reads
system.cpu10.rob.rob_writes                    225276                       # The number of ROB writes
system.cpu10.timesIdled                            45                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu10.idleCycles                          5871                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu10.quiesceCycles                     111080                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu10.committedInsts                    103583                       # Number of Instructions Simulated
system.cpu10.committedOps                      105574                       # Number of Ops (including micro ops) Simulated
system.cpu10.cpi                             0.386019                       # CPI: Cycles Per Instruction
system.cpu10.cpi_total                       0.386019                       # CPI: Total CPI of All Threads
system.cpu10.ipc                             2.590546                       # IPC: Instructions Per Cycle
system.cpu10.ipc_total                       2.590546                       # IPC: Total IPC of All Threads
system.cpu10.int_regfile_reads                 164737                       # number of integer regfile reads
system.cpu10.int_regfile_writes                 70585                       # number of integer regfile writes
system.cpu10.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu10.cc_regfile_reads                  399438                       # number of cc regfile reads
system.cpu10.cc_regfile_writes                 100085                       # number of cc regfile writes
system.cpu10.misc_regfile_reads                 24907                       # number of misc regfile reads
system.cpu10.misc_regfile_writes                   42                       # number of misc regfile writes
system.cpu10.dcache.tags.replacements               0                       # number of replacements
system.cpu10.dcache.tags.tagsinuse          46.417590                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs             22685                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs             253                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs           89.664032                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data    46.417590                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.045330                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.045330                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024          253                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::1          242                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.247070                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses           46845                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses          46845                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::cpu10.data        21276                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total         21276                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::cpu10.data         1408                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total         1408                       # number of WriteReq hits
system.cpu10.dcache.SoftPFReq_hits::cpu10.data            2                       # number of SoftPFReq hits
system.cpu10.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu10.dcache.demand_hits::cpu10.data        22684                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total          22684                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::cpu10.data        22686                       # number of overall hits
system.cpu10.dcache.overall_hits::total         22686                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::cpu10.data          539                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total          539                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::cpu10.data           41                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total           41                       # number of WriteReq misses
system.cpu10.dcache.SoftPFReq_misses::cpu10.data            4                       # number of SoftPFReq misses
system.cpu10.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu10.dcache.LoadLockedReq_misses::cpu10.data           11                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total           11                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::cpu10.data            4                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::cpu10.data          580                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total          580                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::cpu10.data          584                       # number of overall misses
system.cpu10.dcache.overall_misses::total          584                       # number of overall misses
system.cpu10.dcache.ReadReq_miss_latency::cpu10.data     21729756                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_miss_latency::total     21729756                       # number of ReadReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::cpu10.data      3747232                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::total      3747232                       # number of WriteReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::cpu10.data       221491                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::total       221491                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::cpu10.data        40500                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::total        40500                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondFailReq_miss_latency::cpu10.data        44000                       # number of StoreCondFailReq miss cycles
system.cpu10.dcache.StoreCondFailReq_miss_latency::total        44000                       # number of StoreCondFailReq miss cycles
system.cpu10.dcache.demand_miss_latency::cpu10.data     25476988                       # number of demand (read+write) miss cycles
system.cpu10.dcache.demand_miss_latency::total     25476988                       # number of demand (read+write) miss cycles
system.cpu10.dcache.overall_miss_latency::cpu10.data     25476988                       # number of overall miss cycles
system.cpu10.dcache.overall_miss_latency::total     25476988                       # number of overall miss cycles
system.cpu10.dcache.ReadReq_accesses::cpu10.data        21815                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total        21815                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::cpu10.data         1449                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total         1449                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.SoftPFReq_accesses::cpu10.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu10.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::cpu10.data           11                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total           11                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::cpu10.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::cpu10.data        23264                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total        23264                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::cpu10.data        23270                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total        23270                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::cpu10.data     0.024708                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.024708                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::cpu10.data     0.028295                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.028295                       # miss rate for WriteReq accesses
system.cpu10.dcache.SoftPFReq_miss_rate::cpu10.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu10.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::cpu10.data            1                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::cpu10.data            1                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::cpu10.data     0.024931                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.024931                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::cpu10.data     0.025097                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.025097                       # miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_miss_latency::cpu10.data 40314.946197                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::total 40314.946197                       # average ReadReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::cpu10.data 91395.902439                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::total 91395.902439                       # average WriteReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::cpu10.data 20135.545455                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::total 20135.545455                       # average LoadLockedReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::cpu10.data        10125                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::total        10125                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondFailReq_avg_miss_latency::cpu10.data          inf                       # average StoreCondFailReq miss latency
system.cpu10.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu10.dcache.demand_avg_miss_latency::cpu10.data 43925.841379                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::total 43925.841379                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::cpu10.data 43624.979452                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::total 43624.979452                       # average overall miss latency
system.cpu10.dcache.blocked_cycles::no_mshrs         3906                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets           81                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs             195                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs    20.030769                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets           81                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.ReadReq_mshr_hits::cpu10.data          296                       # number of ReadReq MSHR hits
system.cpu10.dcache.ReadReq_mshr_hits::total          296                       # number of ReadReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::cpu10.data           23                       # number of WriteReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::total           23                       # number of WriteReq MSHR hits
system.cpu10.dcache.demand_mshr_hits::cpu10.data          319                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.demand_mshr_hits::total          319                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.overall_mshr_hits::cpu10.data          319                       # number of overall MSHR hits
system.cpu10.dcache.overall_mshr_hits::total          319                       # number of overall MSHR hits
system.cpu10.dcache.ReadReq_mshr_misses::cpu10.data          243                       # number of ReadReq MSHR misses
system.cpu10.dcache.ReadReq_mshr_misses::total          243                       # number of ReadReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::cpu10.data           18                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu10.dcache.SoftPFReq_mshr_misses::cpu10.data            3                       # number of SoftPFReq MSHR misses
system.cpu10.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::cpu10.data           11                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::total           11                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::cpu10.data            4                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.demand_mshr_misses::cpu10.data          261                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.demand_mshr_misses::total          261                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.overall_mshr_misses::cpu10.data          264                       # number of overall MSHR misses
system.cpu10.dcache.overall_mshr_misses::total          264                       # number of overall MSHR misses
system.cpu10.dcache.ReadReq_mshr_miss_latency::cpu10.data     10171100                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_latency::total     10171100                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::cpu10.data      1214759                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::total      1214759                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.SoftPFReq_mshr_miss_latency::cpu10.data       311250                       # number of SoftPFReq MSHR miss cycles
system.cpu10.dcache.SoftPFReq_mshr_miss_latency::total       311250                       # number of SoftPFReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::cpu10.data       184509                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::total       184509                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::cpu10.data        31500                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::total        31500                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondFailReq_mshr_miss_latency::cpu10.data        41000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu10.dcache.StoreCondFailReq_mshr_miss_latency::total        41000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::cpu10.data     11385859                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::total     11385859                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::cpu10.data     11697109                       # number of overall MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::total     11697109                       # number of overall MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_rate::cpu10.data     0.011139                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::total     0.011139                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::cpu10.data     0.012422                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::total     0.012422                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.SoftPFReq_mshr_miss_rate::cpu10.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu10.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::cpu10.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::cpu10.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_mshr_miss_rate::cpu10.data     0.011219                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::total     0.011219                       # mshr miss rate for demand accesses
system.cpu10.dcache.overall_mshr_miss_rate::cpu10.data     0.011345                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::total     0.011345                       # mshr miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::cpu10.data 41856.378601                       # average ReadReq mshr miss latency
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::total 41856.378601                       # average ReadReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::cpu10.data 67486.611111                       # average WriteReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::total 67486.611111                       # average WriteReq mshr miss latency
system.cpu10.dcache.SoftPFReq_avg_mshr_miss_latency::cpu10.data       103750                       # average SoftPFReq mshr miss latency
system.cpu10.dcache.SoftPFReq_avg_mshr_miss_latency::total       103750                       # average SoftPFReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu10.data 16773.545455                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16773.545455                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::cpu10.data         7875                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::total         7875                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu10.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu10.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::cpu10.data 43623.980843                       # average overall mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::total 43623.980843                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::cpu10.data 44307.231061                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::total 44307.231061                       # average overall mshr miss latency
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements               0                       # number of replacements
system.cpu10.icache.tags.tagsinuse          11.598200                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs              8210                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs              53                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs          154.905660                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst    11.598200                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.022653                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.022653                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::1           48                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses           16625                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses          16625                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::cpu10.inst         8210                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total          8210                       # number of ReadReq hits
system.cpu10.icache.demand_hits::cpu10.inst         8210                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total           8210                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::cpu10.inst         8210                       # number of overall hits
system.cpu10.icache.overall_hits::total          8210                       # number of overall hits
system.cpu10.icache.ReadReq_misses::cpu10.inst           76                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total           76                       # number of ReadReq misses
system.cpu10.icache.demand_misses::cpu10.inst           76                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total           76                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::cpu10.inst           76                       # number of overall misses
system.cpu10.icache.overall_misses::total           76                       # number of overall misses
system.cpu10.icache.ReadReq_miss_latency::cpu10.inst      6963000                       # number of ReadReq miss cycles
system.cpu10.icache.ReadReq_miss_latency::total      6963000                       # number of ReadReq miss cycles
system.cpu10.icache.demand_miss_latency::cpu10.inst      6963000                       # number of demand (read+write) miss cycles
system.cpu10.icache.demand_miss_latency::total      6963000                       # number of demand (read+write) miss cycles
system.cpu10.icache.overall_miss_latency::cpu10.inst      6963000                       # number of overall miss cycles
system.cpu10.icache.overall_miss_latency::total      6963000                       # number of overall miss cycles
system.cpu10.icache.ReadReq_accesses::cpu10.inst         8286                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total         8286                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::cpu10.inst         8286                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total         8286                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::cpu10.inst         8286                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total         8286                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::cpu10.inst     0.009172                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.009172                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::cpu10.inst     0.009172                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.009172                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::cpu10.inst     0.009172                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.009172                       # miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_miss_latency::cpu10.inst 91618.421053                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::total 91618.421053                       # average ReadReq miss latency
system.cpu10.icache.demand_avg_miss_latency::cpu10.inst 91618.421053                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::total 91618.421053                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::cpu10.inst 91618.421053                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::total 91618.421053                       # average overall miss latency
system.cpu10.icache.blocked_cycles::no_mshrs          218                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs          109                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.ReadReq_mshr_hits::cpu10.inst           23                       # number of ReadReq MSHR hits
system.cpu10.icache.ReadReq_mshr_hits::total           23                       # number of ReadReq MSHR hits
system.cpu10.icache.demand_mshr_hits::cpu10.inst           23                       # number of demand (read+write) MSHR hits
system.cpu10.icache.demand_mshr_hits::total           23                       # number of demand (read+write) MSHR hits
system.cpu10.icache.overall_mshr_hits::cpu10.inst           23                       # number of overall MSHR hits
system.cpu10.icache.overall_mshr_hits::total           23                       # number of overall MSHR hits
system.cpu10.icache.ReadReq_mshr_misses::cpu10.inst           53                       # number of ReadReq MSHR misses
system.cpu10.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu10.icache.demand_mshr_misses::cpu10.inst           53                       # number of demand (read+write) MSHR misses
system.cpu10.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu10.icache.overall_mshr_misses::cpu10.inst           53                       # number of overall MSHR misses
system.cpu10.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu10.icache.ReadReq_mshr_miss_latency::cpu10.inst      5500000                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_latency::total      5500000                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::cpu10.inst      5500000                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::total      5500000                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::cpu10.inst      5500000                       # number of overall MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::total      5500000                       # number of overall MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_rate::cpu10.inst     0.006396                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::total     0.006396                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.demand_mshr_miss_rate::cpu10.inst     0.006396                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::total     0.006396                       # mshr miss rate for demand accesses
system.cpu10.icache.overall_mshr_miss_rate::cpu10.inst     0.006396                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::total     0.006396                       # mshr miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::cpu10.inst 103773.584906                       # average ReadReq mshr miss latency
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::total 103773.584906                       # average ReadReq mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::cpu10.inst 103773.584906                       # average overall mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::total 103773.584906                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::cpu10.inst 103773.584906                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::total 103773.584906                       # average overall mshr miss latency
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.branchPred.lookups                 19103                       # Number of BP lookups
system.cpu11.branchPred.condPredicted           18311                       # Number of conditional branches predicted
system.cpu11.branchPred.condIncorrect             247                       # Number of conditional branches incorrect
system.cpu11.branchPred.BTBLookups              11826                       # Number of BTB lookups
system.cpu11.branchPred.BTBHits                 11303                       # Number of BTB hits
system.cpu11.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu11.branchPred.BTBHitPct           95.577541                       # BTB Hit Percentage
system.cpu11.branchPred.usedRAS                   377                       # Number of times the RAS was used to get a target.
system.cpu11.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu11.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu11.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu11.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu11.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu11.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu11.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu11.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu11.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu11.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu11.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu11.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu11.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu11.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu11.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu11.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu11.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu11.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu11.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu11.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.inst_hits                          0                       # ITB inst hits
system.cpu11.dtb.inst_misses                        0                       # ITB inst misses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu11.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu11.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu11.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu11.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu11.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu11.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu11.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu11.dtb.hits                               0                       # DTB hits
system.cpu11.dtb.misses                             0                       # DTB misses
system.cpu11.dtb.accesses                           0                       # DTB accesses
system.cpu11.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu11.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu11.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu11.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu11.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu11.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu11.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu11.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu11.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu11.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu11.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu11.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu11.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu11.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu11.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu11.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu11.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu11.itb.walker.walks                       0                       # Table walker walks requested
system.cpu11.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.inst_hits                          0                       # ITB inst hits
system.cpu11.itb.inst_misses                        0                       # ITB inst misses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu11.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu11.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu11.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu11.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu11.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu11.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu11.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu11.itb.hits                               0                       # DTB hits
system.cpu11.itb.misses                             0                       # DTB misses
system.cpu11.itb.accesses                           0                       # DTB accesses
system.cpu11.numCycles                          39300                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.fetch.icacheStallCycles             9725                       # Number of cycles fetch is stalled on an Icache miss
system.cpu11.fetch.Insts                       115555                       # Number of instructions fetch has processed
system.cpu11.fetch.Branches                     19103                       # Number of branches that fetch encountered
system.cpu11.fetch.predictedBranches            11680                       # Number of branches that fetch has predicted taken
system.cpu11.fetch.Cycles                       23256                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu11.fetch.SquashCycles                   635                       # Number of cycles fetch has spent squashing
system.cpu11.fetch.MiscStallCycles                  3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu11.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu11.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu11.fetch.IcacheWaitRetryStallCycles           30                       # Number of stall cycles due to full MSHR
system.cpu11.fetch.CacheLines                    8238                       # Number of cache lines fetched
system.cpu11.fetch.IcacheSquashes                  71                       # Number of outstanding Icache misses that were squashed
system.cpu11.fetch.rateDist::samples            33338                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::mean            3.567371                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::stdev           3.781891                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::0                  16815     50.44%     50.44% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::1                    460      1.38%     51.82% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::2                    264      0.79%     52.61% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::3                    382      1.15%     53.76% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::4                    394      1.18%     54.94% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::5                    366      1.10%     56.04% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::6                    311      0.93%     56.97% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::7                   3245      9.73%     66.70% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::8                  11101     33.30%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::total              33338                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.branchRate                0.486081                       # Number of branch fetches per cycle
system.cpu11.fetch.rate                      2.940331                       # Number of inst fetches per cycle
system.cpu11.decode.IdleCycles                   8835                       # Number of cycles decode is idle
system.cpu11.decode.BlockedCycles                8947                       # Number of cycles decode is blocked
system.cpu11.decode.RunCycles                   13920                       # Number of cycles decode is running
system.cpu11.decode.UnblockCycles                1345                       # Number of cycles decode is unblocking
system.cpu11.decode.SquashCycles                  290                       # Number of cycles decode is squashing
system.cpu11.decode.BranchResolved                356                       # Number of times decode resolved a branch
system.cpu11.decode.BranchMispred                  27                       # Number of times decode detected a branch misprediction
system.cpu11.decode.DecodedInsts               113855                       # Number of instructions handled by decode
system.cpu11.decode.SquashedInsts                  96                       # Number of squashed instructions handled by decode
system.cpu11.rename.SquashCycles                  290                       # Number of cycles rename is squashing
system.cpu11.rename.IdleCycles                   9605                       # Number of cycles rename is idle
system.cpu11.rename.BlockCycles                  3266                       # Number of cycles rename is blocking
system.cpu11.rename.serializeStallCycles         3008                       # count of cycles rename stalled for serializing inst
system.cpu11.rename.RunCycles                   14383                       # Number of cycles rename is running
system.cpu11.rename.UnblockCycles                2785                       # Number of cycles rename is unblocking
system.cpu11.rename.RenamedInsts               112058                       # Number of instructions processed by rename
system.cpu11.rename.IQFullEvents                 1894                       # Number of times rename has blocked due to IQ full
system.cpu11.rename.LQFullEvents                  443                       # Number of times rename has blocked due to LQ full
system.cpu11.rename.RenamedOperands            175615                       # Number of destination operands rename has renamed
system.cpu11.rename.RenameLookups              547584                       # Number of register rename lookups that rename has made
system.cpu11.rename.int_rename_lookups         166454                       # Number of integer rename lookups
system.cpu11.rename.CommittedMaps              162335                       # Number of HB maps that are committed
system.cpu11.rename.UndoneMaps                  13265                       # Number of HB maps that are undone due to squashing
system.cpu11.rename.serializingInsts               81                       # count of serializing insts renamed
system.cpu11.rename.tempSerializingInsts           81                       # count of temporary serializing insts renamed
system.cpu11.rename.skidInsts                    7239                       # count of insts added to the skid buffer
system.cpu11.memDep0.insertedLoads              21870                       # Number of loads inserted to the mem dependence unit.
system.cpu11.memDep0.insertedStores              1738                       # Number of stores inserted to the mem dependence unit.
system.cpu11.memDep0.conflictingLoads             804                       # Number of conflicting loads.
system.cpu11.memDep0.conflictingStores            789                       # Number of conflicting stores.
system.cpu11.iq.iqInstsAdded                   110110                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu11.iq.iqNonSpecInstsAdded               154                       # Number of non-speculative instructions added to the IQ
system.cpu11.iq.iqInstsIssued                  110148                       # Number of instructions issued
system.cpu11.iq.iqSquashedInstsIssued              93                       # Number of squashed instructions issued
system.cpu11.iq.iqSquashedInstsExamined          6619                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu11.iq.iqSquashedOperandsExamined        16673                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu11.iq.iqSquashedNonSpecRemoved           17                       # Number of squashed non-spec instructions that were removed
system.cpu11.iq.issued_per_cycle::samples        33338                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::mean       3.303977                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::stdev      2.906485                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::0              8475     25.42%     25.42% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::1              4766     14.30%     39.72% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::2              1444      4.33%     44.05% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::3              6047     18.14%     62.19% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::4              1017      3.05%     65.24% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::5               734      2.20%     67.44% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::6              2307      6.92%     74.36% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::7              5611     16.83%     91.19% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::8              2937      8.81%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::total         33338                       # Number of insts issued each cycle
system.cpu11.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntAlu                  4225     54.93%     54.93% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntMult                 2710     35.24%     90.17% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntDiv                     0      0.00%     90.17% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatAdd                   0      0.00%     90.17% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCmp                   0      0.00%     90.17% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCvt                   0      0.00%     90.17% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMult                  0      0.00%     90.17% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatDiv                   0      0.00%     90.17% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatSqrt                  0      0.00%     90.17% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAdd                    0      0.00%     90.17% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAddAcc                 0      0.00%     90.17% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAlu                    0      0.00%     90.17% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCmp                    0      0.00%     90.17% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCvt                    0      0.00%     90.17% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMisc                   0      0.00%     90.17% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMult                   0      0.00%     90.17% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMultAcc                0      0.00%     90.17% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShift                  0      0.00%     90.17% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShiftAcc               0      0.00%     90.17% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSqrt                   0      0.00%     90.17% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAdd               0      0.00%     90.17% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAlu               0      0.00%     90.17% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCmp               0      0.00%     90.17% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCvt               0      0.00%     90.17% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatDiv               0      0.00%     90.17% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMisc              0      0.00%     90.17% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMult              0      0.00%     90.17% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMultAcc            0      0.00%     90.17% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatSqrt              0      0.00%     90.17% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemRead                  676      8.79%     98.96% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemWrite                  80      1.04%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IntAlu               74576     67.71%     67.71% # Type of FU issued
system.cpu11.iq.FU_type_0::IntMult               9604      8.72%     76.42% # Type of FU issued
system.cpu11.iq.FU_type_0::IntDiv                   0      0.00%     76.42% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatAdd                 0      0.00%     76.42% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCmp                 0      0.00%     76.42% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCvt                 0      0.00%     76.42% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMult                0      0.00%     76.42% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatDiv                 0      0.00%     76.42% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatSqrt                0      0.00%     76.42% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAdd                  0      0.00%     76.42% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAddAcc               0      0.00%     76.42% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAlu                  0      0.00%     76.42% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCmp                  0      0.00%     76.42% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCvt                  0      0.00%     76.42% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMisc                 0      0.00%     76.42% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMult                 0      0.00%     76.42% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMultAcc              0      0.00%     76.42% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShift                0      0.00%     76.42% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShiftAcc             0      0.00%     76.42% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSqrt                 0      0.00%     76.42% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAdd             0      0.00%     76.42% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAlu             0      0.00%     76.42% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCmp             0      0.00%     76.42% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCvt             0      0.00%     76.42% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatDiv             0      0.00%     76.42% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMisc            0      0.00%     76.42% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMult            0      0.00%     76.42% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.42% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatSqrt            0      0.00%     76.42% # Type of FU issued
system.cpu11.iq.FU_type_0::MemRead              24394     22.15%     98.57% # Type of FU issued
system.cpu11.iq.FU_type_0::MemWrite              1574      1.43%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::total               110148                       # Type of FU issued
system.cpu11.iq.rate                         2.802748                       # Inst issue rate
system.cpu11.iq.fu_busy_cnt                      7691                       # FU busy when requested
system.cpu11.iq.fu_busy_rate                 0.069824                       # FU busy rate (busy events/executed inst)
system.cpu11.iq.int_inst_queue_reads           261418                       # Number of integer instruction queue reads
system.cpu11.iq.int_inst_queue_writes          116899                       # Number of integer instruction queue writes
system.cpu11.iq.int_inst_queue_wakeup_accesses       106692                       # Number of integer instruction queue wakeup accesses
system.cpu11.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu11.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu11.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu11.iq.int_alu_accesses               117839                       # Number of integer alu accesses
system.cpu11.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu11.iew.lsq.thread0.forwLoads             16                       # Number of loads that had data forwarded from stores
system.cpu11.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu11.iew.lsq.thread0.squashedLoads         1218                       # Number of loads squashed
system.cpu11.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu11.iew.lsq.thread0.memOrderViolation           17                       # Number of memory ordering violations
system.cpu11.iew.lsq.thread0.squashedStores          328                       # Number of stores squashed
system.cpu11.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu11.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu11.iew.lsq.thread0.rescheduledLoads           75                       # Number of loads that were rescheduled
system.cpu11.iew.lsq.thread0.cacheBlocked         2579                       # Number of times an access to memory failed due to the cache being blocked
system.cpu11.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu11.iew.iewSquashCycles                  290                       # Number of cycles IEW is squashing
system.cpu11.iew.iewBlockCycles                  1736                       # Number of cycles IEW is blocking
system.cpu11.iew.iewUnblockCycles                 555                       # Number of cycles IEW is unblocking
system.cpu11.iew.iewDispatchedInsts            110267                       # Number of instructions dispatched to IQ
system.cpu11.iew.iewDispSquashedInsts              31                       # Number of squashed instructions skipped by dispatch
system.cpu11.iew.iewDispLoadInsts               21870                       # Number of dispatched load instructions
system.cpu11.iew.iewDispStoreInsts               1738                       # Number of dispatched store instructions
system.cpu11.iew.iewDispNonSpecInsts               73                       # Number of dispatched non-speculative instructions
system.cpu11.iew.iewIQFullEvents                   48                       # Number of times the IQ has become full, causing a stall
system.cpu11.iew.iewLSQFullEvents                 458                       # Number of times the LSQ has become full, causing a stall
system.cpu11.iew.memOrderViolationEvents           17                       # Number of memory order violations
system.cpu11.iew.predictedTakenIncorrect          154                       # Number of branches that were predicted taken incorrectly
system.cpu11.iew.predictedNotTakenIncorrect           72                       # Number of branches that were predicted not taken incorrectly
system.cpu11.iew.branchMispredicts                226                       # Number of branch mispredicts detected at execute
system.cpu11.iew.iewExecutedInsts              109827                       # Number of executed instructions
system.cpu11.iew.iewExecLoadInsts               24240                       # Number of load instructions executed
system.cpu11.iew.iewExecSquashedInsts             321                       # Number of squashed instructions skipped in execute
system.cpu11.iew.exec_swp                           0                       # number of swp insts executed
system.cpu11.iew.exec_nop                           3                       # number of nop insts executed
system.cpu11.iew.exec_refs                      25772                       # number of memory reference insts executed
system.cpu11.iew.exec_branches                  16814                       # Number of branches executed
system.cpu11.iew.exec_stores                     1532                       # Number of stores executed
system.cpu11.iew.exec_rate                   2.794580                       # Inst execution rate
system.cpu11.iew.wb_sent                       106842                       # cumulative count of insts sent to commit
system.cpu11.iew.wb_count                      106692                       # cumulative count of insts written-back
system.cpu11.iew.wb_producers                   82604                       # num instructions producing a value
system.cpu11.iew.wb_consumers                  138064                       # num instructions consuming a value
system.cpu11.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu11.iew.wb_rate                     2.714809                       # insts written-back per cycle
system.cpu11.iew.wb_fanout                   0.598302                       # average fanout of values written-back
system.cpu11.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu11.commit.commitSquashedInsts          6557                       # The number of squashed insts skipped by commit
system.cpu11.commit.commitNonSpecStalls           137                       # The number of times commit has been forced to stall to communicate backwards
system.cpu11.commit.branchMispredicts             220                       # The number of times a branch was mispredicted
system.cpu11.commit.committed_per_cycle::samples        32406                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::mean     3.198327                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::stdev     3.367123                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::0        10051     31.02%     31.02% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::1         8149     25.15%     56.16% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::2          863      2.66%     58.83% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::3          283      0.87%     59.70% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::4          330      1.02%     60.72% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::5         3003      9.27%     69.98% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::6          151      0.47%     70.45% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::7          928      2.86%     73.31% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::8         8648     26.69%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::total        32406                       # Number of insts commited each cycle
system.cpu11.commit.committedInsts             101732                       # Number of instructions committed
system.cpu11.commit.committedOps               103645                       # Number of ops (including micro ops) committed
system.cpu11.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu11.commit.refs                        22062                       # Number of memory references committed
system.cpu11.commit.loads                       20652                       # Number of loads committed
system.cpu11.commit.membars                        70                       # Number of memory barriers committed
system.cpu11.commit.branches                    16267                       # Number of branches committed
system.cpu11.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu11.commit.int_insts                   87696                       # Number of committed integer instructions.
system.cpu11.commit.function_calls                194                       # Number of function calls committed.
system.cpu11.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IntAlu          71980     69.45%     69.45% # Class of committed instruction
system.cpu11.commit.op_class_0::IntMult          9603      9.27%     78.71% # Class of committed instruction
system.cpu11.commit.op_class_0::IntDiv              0      0.00%     78.71% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatAdd            0      0.00%     78.71% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCmp            0      0.00%     78.71% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCvt            0      0.00%     78.71% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMult            0      0.00%     78.71% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatDiv            0      0.00%     78.71% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatSqrt            0      0.00%     78.71% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAdd             0      0.00%     78.71% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAddAcc            0      0.00%     78.71% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAlu             0      0.00%     78.71% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCmp             0      0.00%     78.71% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCvt             0      0.00%     78.71% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMisc            0      0.00%     78.71% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMult            0      0.00%     78.71% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMultAcc            0      0.00%     78.71% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShift            0      0.00%     78.71% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShiftAcc            0      0.00%     78.71% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSqrt            0      0.00%     78.71% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAdd            0      0.00%     78.71% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAlu            0      0.00%     78.71% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCmp            0      0.00%     78.71% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCvt            0      0.00%     78.71% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatDiv            0      0.00%     78.71% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMisc            0      0.00%     78.71% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMult            0      0.00%     78.71% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.71% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.71% # Class of committed instruction
system.cpu11.commit.op_class_0::MemRead         20652     19.93%     98.64% # Class of committed instruction
system.cpu11.commit.op_class_0::MemWrite         1410      1.36%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::total          103645                       # Class of committed instruction
system.cpu11.commit.bw_lim_events                8648                       # number cycles where commit BW limit reached
system.cpu11.rob.rob_reads                     133180                       # The number of ROB reads
system.cpu11.rob.rob_writes                    221410                       # The number of ROB writes
system.cpu11.timesIdled                            43                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu11.idleCycles                          5962                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu11.quiesceCycles                     111765                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu11.committedInsts                    101732                       # Number of Instructions Simulated
system.cpu11.committedOps                      103645                       # Number of Ops (including micro ops) Simulated
system.cpu11.cpi                             0.386309                       # CPI: Cycles Per Instruction
system.cpu11.cpi_total                       0.386309                       # CPI: Total CPI of All Threads
system.cpu11.ipc                             2.588601                       # IPC: Instructions Per Cycle
system.cpu11.ipc_total                       2.588601                       # IPC: Total IPC of All Threads
system.cpu11.int_regfile_reads                 162346                       # number of integer regfile reads
system.cpu11.int_regfile_writes                 69811                       # number of integer regfile writes
system.cpu11.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu11.cc_regfile_reads                  393234                       # number of cc regfile reads
system.cpu11.cc_regfile_writes                  97627                       # number of cc regfile writes
system.cpu11.misc_regfile_reads                 24583                       # number of misc regfile reads
system.cpu11.misc_regfile_writes                   32                       # number of misc regfile writes
system.cpu11.dcache.tags.replacements               0                       # number of replacements
system.cpu11.dcache.tags.tagsinuse          46.673622                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs             22342                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs             256                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs           87.273438                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data    46.673622                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.045580                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.045580                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::1          242                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.250000                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses           46206                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses          46206                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::cpu11.data        20984                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total         20984                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::cpu11.data         1359                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total         1359                       # number of WriteReq hits
system.cpu11.dcache.demand_hits::cpu11.data        22343                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total          22343                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::cpu11.data        22343                       # number of overall hits
system.cpu11.dcache.overall_hits::total         22343                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::cpu11.data          566                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total          566                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::cpu11.data           41                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total           41                       # number of WriteReq misses
system.cpu11.dcache.SoftPFReq_misses::cpu11.data            6                       # number of SoftPFReq misses
system.cpu11.dcache.SoftPFReq_misses::total            6                       # number of SoftPFReq misses
system.cpu11.dcache.LoadLockedReq_misses::cpu11.data            8                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total            8                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::cpu11.data            3                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::cpu11.data          607                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total          607                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::cpu11.data          613                       # number of overall misses
system.cpu11.dcache.overall_misses::total          613                       # number of overall misses
system.cpu11.dcache.ReadReq_miss_latency::cpu11.data     22579165                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_miss_latency::total     22579165                       # number of ReadReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::cpu11.data      3887495                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::total      3887495                       # number of WriteReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::cpu11.data       183000                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::total       183000                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::cpu11.data        37500                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::total        37500                       # number of StoreCondReq miss cycles
system.cpu11.dcache.demand_miss_latency::cpu11.data     26466660                       # number of demand (read+write) miss cycles
system.cpu11.dcache.demand_miss_latency::total     26466660                       # number of demand (read+write) miss cycles
system.cpu11.dcache.overall_miss_latency::cpu11.data     26466660                       # number of overall miss cycles
system.cpu11.dcache.overall_miss_latency::total     26466660                       # number of overall miss cycles
system.cpu11.dcache.ReadReq_accesses::cpu11.data        21550                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total        21550                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::cpu11.data         1400                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total         1400                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.SoftPFReq_accesses::cpu11.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu11.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::cpu11.data            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::cpu11.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::cpu11.data        22950                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total        22950                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::cpu11.data        22956                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total        22956                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::cpu11.data     0.026265                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.026265                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::cpu11.data     0.029286                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.029286                       # miss rate for WriteReq accesses
system.cpu11.dcache.SoftPFReq_miss_rate::cpu11.data            1                       # miss rate for SoftPFReq accesses
system.cpu11.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::cpu11.data            1                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::cpu11.data            1                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::cpu11.data     0.026449                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.026449                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::cpu11.data     0.026703                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.026703                       # miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_miss_latency::cpu11.data 39892.517668                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::total 39892.517668                       # average ReadReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::cpu11.data 94816.951220                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::total 94816.951220                       # average WriteReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::cpu11.data        22875                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::total        22875                       # average LoadLockedReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::cpu11.data        12500                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::total        12500                       # average StoreCondReq miss latency
system.cpu11.dcache.demand_avg_miss_latency::cpu11.data 43602.405272                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::total 43602.405272                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::cpu11.data 43175.628059                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::total 43175.628059                       # average overall miss latency
system.cpu11.dcache.blocked_cycles::no_mshrs         3874                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets           81                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs             195                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs    19.866667                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets    40.500000                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.ReadReq_mshr_hits::cpu11.data          322                       # number of ReadReq MSHR hits
system.cpu11.dcache.ReadReq_mshr_hits::total          322                       # number of ReadReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::cpu11.data           23                       # number of WriteReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::total           23                       # number of WriteReq MSHR hits
system.cpu11.dcache.demand_mshr_hits::cpu11.data          345                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.demand_mshr_hits::total          345                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.overall_mshr_hits::cpu11.data          345                       # number of overall MSHR hits
system.cpu11.dcache.overall_mshr_hits::total          345                       # number of overall MSHR hits
system.cpu11.dcache.ReadReq_mshr_misses::cpu11.data          244                       # number of ReadReq MSHR misses
system.cpu11.dcache.ReadReq_mshr_misses::total          244                       # number of ReadReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::cpu11.data           18                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu11.dcache.SoftPFReq_mshr_misses::cpu11.data            3                       # number of SoftPFReq MSHR misses
system.cpu11.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::cpu11.data            8                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::total            8                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::cpu11.data            3                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.demand_mshr_misses::cpu11.data          262                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.demand_mshr_misses::total          262                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.overall_mshr_misses::cpu11.data          265                       # number of overall MSHR misses
system.cpu11.dcache.overall_mshr_misses::total          265                       # number of overall MSHR misses
system.cpu11.dcache.ReadReq_mshr_miss_latency::cpu11.data     10188120                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_latency::total     10188120                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::cpu11.data      1259252                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::total      1259252                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.SoftPFReq_mshr_miss_latency::cpu11.data       257500                       # number of SoftPFReq MSHR miss cycles
system.cpu11.dcache.SoftPFReq_mshr_miss_latency::total       257500                       # number of SoftPFReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::cpu11.data       158000                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::total       158000                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::cpu11.data        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::total        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::cpu11.data     11447372                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::total     11447372                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::cpu11.data     11704872                       # number of overall MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::total     11704872                       # number of overall MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_rate::cpu11.data     0.011323                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::total     0.011323                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::cpu11.data     0.012857                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::total     0.012857                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.SoftPFReq_mshr_miss_rate::cpu11.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu11.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::cpu11.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::cpu11.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_mshr_miss_rate::cpu11.data     0.011416                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::total     0.011416                       # mshr miss rate for demand accesses
system.cpu11.dcache.overall_mshr_miss_rate::cpu11.data     0.011544                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::total     0.011544                       # mshr miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::cpu11.data 41754.590164                       # average ReadReq mshr miss latency
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::total 41754.590164                       # average ReadReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::cpu11.data 69958.444444                       # average WriteReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::total 69958.444444                       # average WriteReq mshr miss latency
system.cpu11.dcache.SoftPFReq_avg_mshr_miss_latency::cpu11.data 85833.333333                       # average SoftPFReq mshr miss latency
system.cpu11.dcache.SoftPFReq_avg_mshr_miss_latency::total 85833.333333                       # average SoftPFReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu11.data        19750                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::total        19750                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::cpu11.data         9500                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::total         9500                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::cpu11.data 43692.259542                       # average overall mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::total 43692.259542                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::cpu11.data 44169.328302                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::total 44169.328302                       # average overall mshr miss latency
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements               0                       # number of replacements
system.cpu11.icache.tags.tagsinuse          11.302341                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs              8161                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs              53                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs          153.981132                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst    11.302341                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.022075                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.022075                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::1           47                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses           16529                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses          16529                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::cpu11.inst         8161                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total          8161                       # number of ReadReq hits
system.cpu11.icache.demand_hits::cpu11.inst         8161                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total           8161                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::cpu11.inst         8161                       # number of overall hits
system.cpu11.icache.overall_hits::total          8161                       # number of overall hits
system.cpu11.icache.ReadReq_misses::cpu11.inst           77                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total           77                       # number of ReadReq misses
system.cpu11.icache.demand_misses::cpu11.inst           77                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total           77                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::cpu11.inst           77                       # number of overall misses
system.cpu11.icache.overall_misses::total           77                       # number of overall misses
system.cpu11.icache.ReadReq_miss_latency::cpu11.inst      7385499                       # number of ReadReq miss cycles
system.cpu11.icache.ReadReq_miss_latency::total      7385499                       # number of ReadReq miss cycles
system.cpu11.icache.demand_miss_latency::cpu11.inst      7385499                       # number of demand (read+write) miss cycles
system.cpu11.icache.demand_miss_latency::total      7385499                       # number of demand (read+write) miss cycles
system.cpu11.icache.overall_miss_latency::cpu11.inst      7385499                       # number of overall miss cycles
system.cpu11.icache.overall_miss_latency::total      7385499                       # number of overall miss cycles
system.cpu11.icache.ReadReq_accesses::cpu11.inst         8238                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total         8238                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::cpu11.inst         8238                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total         8238                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::cpu11.inst         8238                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total         8238                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::cpu11.inst     0.009347                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.009347                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::cpu11.inst     0.009347                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.009347                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::cpu11.inst     0.009347                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.009347                       # miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_miss_latency::cpu11.inst 95915.571429                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::total 95915.571429                       # average ReadReq miss latency
system.cpu11.icache.demand_avg_miss_latency::cpu11.inst 95915.571429                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::total 95915.571429                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::cpu11.inst 95915.571429                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::total 95915.571429                       # average overall miss latency
system.cpu11.icache.blocked_cycles::no_mshrs          114                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs           57                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.ReadReq_mshr_hits::cpu11.inst           24                       # number of ReadReq MSHR hits
system.cpu11.icache.ReadReq_mshr_hits::total           24                       # number of ReadReq MSHR hits
system.cpu11.icache.demand_mshr_hits::cpu11.inst           24                       # number of demand (read+write) MSHR hits
system.cpu11.icache.demand_mshr_hits::total           24                       # number of demand (read+write) MSHR hits
system.cpu11.icache.overall_mshr_hits::cpu11.inst           24                       # number of overall MSHR hits
system.cpu11.icache.overall_mshr_hits::total           24                       # number of overall MSHR hits
system.cpu11.icache.ReadReq_mshr_misses::cpu11.inst           53                       # number of ReadReq MSHR misses
system.cpu11.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu11.icache.demand_mshr_misses::cpu11.inst           53                       # number of demand (read+write) MSHR misses
system.cpu11.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu11.icache.overall_mshr_misses::cpu11.inst           53                       # number of overall MSHR misses
system.cpu11.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu11.icache.ReadReq_mshr_miss_latency::cpu11.inst      5428001                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_latency::total      5428001                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::cpu11.inst      5428001                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::total      5428001                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::cpu11.inst      5428001                       # number of overall MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::total      5428001                       # number of overall MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_rate::cpu11.inst     0.006434                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::total     0.006434                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.demand_mshr_miss_rate::cpu11.inst     0.006434                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::total     0.006434                       # mshr miss rate for demand accesses
system.cpu11.icache.overall_mshr_miss_rate::cpu11.inst     0.006434                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::total     0.006434                       # mshr miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::cpu11.inst 102415.113208                       # average ReadReq mshr miss latency
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::total 102415.113208                       # average ReadReq mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::cpu11.inst 102415.113208                       # average overall mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::total 102415.113208                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::cpu11.inst 102415.113208                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::total 102415.113208                       # average overall mshr miss latency
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.branchPred.lookups                 18209                       # Number of BP lookups
system.cpu12.branchPred.condPredicted           17459                       # Number of conditional branches predicted
system.cpu12.branchPred.condIncorrect             274                       # Number of conditional branches incorrect
system.cpu12.branchPred.BTBLookups              11120                       # Number of BTB lookups
system.cpu12.branchPred.BTBHits                 10825                       # Number of BTB hits
system.cpu12.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu12.branchPred.BTBHitPct           97.347122                       # BTB Hit Percentage
system.cpu12.branchPred.usedRAS                   355                       # Number of times the RAS was used to get a target.
system.cpu12.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu12.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu12.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu12.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu12.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu12.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu12.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu12.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu12.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu12.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu12.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu12.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu12.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu12.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu12.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu12.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu12.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu12.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu12.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu12.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.inst_hits                          0                       # ITB inst hits
system.cpu12.dtb.inst_misses                        0                       # ITB inst misses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu12.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu12.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu12.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu12.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu12.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu12.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu12.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu12.dtb.hits                               0                       # DTB hits
system.cpu12.dtb.misses                             0                       # DTB misses
system.cpu12.dtb.accesses                           0                       # DTB accesses
system.cpu12.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu12.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu12.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu12.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu12.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu12.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu12.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu12.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu12.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu12.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu12.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu12.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu12.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu12.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu12.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu12.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu12.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu12.itb.walker.walks                       0                       # Table walker walks requested
system.cpu12.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.inst_hits                          0                       # ITB inst hits
system.cpu12.itb.inst_misses                        0                       # ITB inst misses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu12.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu12.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu12.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu12.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu12.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu12.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu12.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu12.itb.hits                               0                       # DTB hits
system.cpu12.itb.misses                             0                       # DTB misses
system.cpu12.itb.accesses                           0                       # DTB accesses
system.cpu12.numCycles                          38505                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.fetch.icacheStallCycles             9814                       # Number of cycles fetch is stalled on an Icache miss
system.cpu12.fetch.Insts                       112821                       # Number of instructions fetch has processed
system.cpu12.fetch.Branches                     18209                       # Number of branches that fetch encountered
system.cpu12.fetch.predictedBranches            11180                       # Number of branches that fetch has predicted taken
system.cpu12.fetch.Cycles                       22513                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu12.fetch.SquashCycles                   681                       # Number of cycles fetch has spent squashing
system.cpu12.fetch.MiscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu12.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu12.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu12.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu12.fetch.CacheLines                    8238                       # Number of cache lines fetched
system.cpu12.fetch.IcacheSquashes                  72                       # Number of outstanding Icache misses that were squashed
system.cpu12.fetch.rateDist::samples            32689                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::mean            3.550827                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::stdev           3.780860                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::0                  16579     50.72%     50.72% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::1                    441      1.35%     52.07% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::2                    234      0.72%     52.78% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::3                    366      1.12%     53.90% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::4                    417      1.28%     55.18% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::5                    340      1.04%     56.22% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::6                    293      0.90%     57.11% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::7                   3212      9.83%     66.94% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::8                  10807     33.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::total              32689                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.branchRate                0.472900                       # Number of branch fetches per cycle
system.cpu12.fetch.rate                      2.930035                       # Number of inst fetches per cycle
system.cpu12.decode.IdleCycles                   8735                       # Number of cycles decode is idle
system.cpu12.decode.BlockedCycles                8734                       # Number of cycles decode is blocked
system.cpu12.decode.RunCycles                   13604                       # Number of cycles decode is running
system.cpu12.decode.UnblockCycles                1302                       # Number of cycles decode is unblocking
system.cpu12.decode.SquashCycles                  313                       # Number of cycles decode is squashing
system.cpu12.decode.BranchResolved                342                       # Number of times decode resolved a branch
system.cpu12.decode.BranchMispred                  27                       # Number of times decode detected a branch misprediction
system.cpu12.decode.DecodedInsts               111148                       # Number of instructions handled by decode
system.cpu12.decode.SquashedInsts                  96                       # Number of squashed instructions handled by decode
system.cpu12.rename.SquashCycles                  313                       # Number of cycles rename is squashing
system.cpu12.rename.IdleCycles                   9479                       # Number of cycles rename is idle
system.cpu12.rename.BlockCycles                  3542                       # Number of cycles rename is blocking
system.cpu12.rename.serializeStallCycles         2700                       # count of cycles rename stalled for serializing inst
system.cpu12.rename.RunCycles                   14017                       # Number of cycles rename is running
system.cpu12.rename.UnblockCycles                2637                       # Number of cycles rename is unblocking
system.cpu12.rename.RenamedInsts               109156                       # Number of instructions processed by rename
system.cpu12.rename.ROBFullEvents                   7                       # Number of times rename has blocked due to ROB full
system.cpu12.rename.IQFullEvents                 1777                       # Number of times rename has blocked due to IQ full
system.cpu12.rename.LQFullEvents                  387                       # Number of times rename has blocked due to LQ full
system.cpu12.rename.RenamedOperands            169657                       # Number of destination operands rename has renamed
system.cpu12.rename.RenameLookups              533625                       # Number of register rename lookups that rename has made
system.cpu12.rename.int_rename_lookups         162722                       # Number of integer rename lookups
system.cpu12.rename.CommittedMaps              156165                       # Number of HB maps that are committed
system.cpu12.rename.UndoneMaps                  13490                       # Number of HB maps that are undone due to squashing
system.cpu12.rename.serializingInsts               74                       # count of serializing insts renamed
system.cpu12.rename.tempSerializingInsts           73                       # count of temporary serializing insts renamed
system.cpu12.rename.skidInsts                    6919                       # count of insts added to the skid buffer
system.cpu12.memDep0.insertedLoads              21548                       # Number of loads inserted to the mem dependence unit.
system.cpu12.memDep0.insertedStores              1797                       # Number of stores inserted to the mem dependence unit.
system.cpu12.memDep0.conflictingLoads             715                       # Number of conflicting loads.
system.cpu12.memDep0.conflictingStores            292                       # Number of conflicting stores.
system.cpu12.iq.iqInstsAdded                   106940                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu12.iq.iqNonSpecInstsAdded               137                       # Number of non-speculative instructions added to the IQ
system.cpu12.iq.iqInstsIssued                  106645                       # Number of instructions issued
system.cpu12.iq.iqSquashedInstsIssued              98                       # Number of squashed instructions issued
system.cpu12.iq.iqSquashedInstsExamined          6856                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu12.iq.iqSquashedOperandsExamined        18524                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu12.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.cpu12.iq.issued_per_cycle::samples        32689                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::mean       3.262412                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::stdev      2.912332                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::0              8531     26.10%     26.10% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::1              4695     14.36%     40.46% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::2              1396      4.27%     44.73% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::3              5945     18.19%     62.92% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::4               961      2.94%     65.86% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::5               750      2.29%     68.15% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::6              2170      6.64%     74.79% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::7              5219     15.97%     90.76% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::8              3022      9.24%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::total         32689                       # Number of insts issued each cycle
system.cpu12.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntAlu                  3962     52.75%     52.75% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntMult                 2713     36.12%     88.87% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntDiv                     0      0.00%     88.87% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatAdd                   0      0.00%     88.87% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCmp                   0      0.00%     88.87% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCvt                   0      0.00%     88.87% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMult                  0      0.00%     88.87% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatDiv                   0      0.00%     88.87% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatSqrt                  0      0.00%     88.87% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAdd                    0      0.00%     88.87% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAddAcc                 0      0.00%     88.87% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAlu                    0      0.00%     88.87% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCmp                    0      0.00%     88.87% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCvt                    0      0.00%     88.87% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMisc                   0      0.00%     88.87% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMult                   0      0.00%     88.87% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMultAcc                0      0.00%     88.87% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShift                  0      0.00%     88.87% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShiftAcc               0      0.00%     88.87% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSqrt                   0      0.00%     88.87% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAdd               0      0.00%     88.87% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAlu               0      0.00%     88.87% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCmp               0      0.00%     88.87% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCvt               0      0.00%     88.87% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatDiv               0      0.00%     88.87% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMisc              0      0.00%     88.87% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMult              0      0.00%     88.87% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMultAcc            0      0.00%     88.87% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatSqrt              0      0.00%     88.87% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemRead                  706      9.40%     98.27% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemWrite                 130      1.73%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IntAlu               71541     67.08%     67.08% # Type of FU issued
system.cpu12.iq.FU_type_0::IntMult               9604      9.01%     76.09% # Type of FU issued
system.cpu12.iq.FU_type_0::IntDiv                   0      0.00%     76.09% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatAdd                 0      0.00%     76.09% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCmp                 0      0.00%     76.09% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCvt                 0      0.00%     76.09% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMult                0      0.00%     76.09% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatDiv                 0      0.00%     76.09% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatSqrt                0      0.00%     76.09% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAdd                  0      0.00%     76.09% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAddAcc               0      0.00%     76.09% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAlu                  0      0.00%     76.09% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCmp                  0      0.00%     76.09% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCvt                  0      0.00%     76.09% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMisc                 0      0.00%     76.09% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMult                 0      0.00%     76.09% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMultAcc              0      0.00%     76.09% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShift                0      0.00%     76.09% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShiftAcc             0      0.00%     76.09% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSqrt                 0      0.00%     76.09% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAdd             0      0.00%     76.09% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAlu             0      0.00%     76.09% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCmp             0      0.00%     76.09% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCvt             0      0.00%     76.09% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatDiv             0      0.00%     76.09% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMisc            0      0.00%     76.09% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMult            0      0.00%     76.09% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.09% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatSqrt            0      0.00%     76.09% # Type of FU issued
system.cpu12.iq.FU_type_0::MemRead              23920     22.43%     98.52% # Type of FU issued
system.cpu12.iq.FU_type_0::MemWrite              1580      1.48%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::total               106645                       # Type of FU issued
system.cpu12.iq.rate                         2.769640                       # Inst issue rate
system.cpu12.iq.fu_busy_cnt                      7511                       # FU busy when requested
system.cpu12.iq.fu_busy_rate                 0.070430                       # FU busy rate (busy events/executed inst)
system.cpu12.iq.int_inst_queue_reads           253588                       # Number of integer instruction queue reads
system.cpu12.iq.int_inst_queue_writes          113946                       # Number of integer instruction queue writes
system.cpu12.iq.int_inst_queue_wakeup_accesses       103145                       # Number of integer instruction queue wakeup accesses
system.cpu12.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu12.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu12.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu12.iq.int_alu_accesses               114156                       # Number of integer alu accesses
system.cpu12.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu12.iew.lsq.thread0.forwLoads             27                       # Number of loads that had data forwarded from stores
system.cpu12.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu12.iew.lsq.thread0.squashedLoads         1358                       # Number of loads squashed
system.cpu12.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu12.iew.lsq.thread0.memOrderViolation           14                       # Number of memory ordering violations
system.cpu12.iew.lsq.thread0.squashedStores          444                       # Number of stores squashed
system.cpu12.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu12.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu12.iew.lsq.thread0.rescheduledLoads          125                       # Number of loads that were rescheduled
system.cpu12.iew.lsq.thread0.cacheBlocked         2493                       # Number of times an access to memory failed due to the cache being blocked
system.cpu12.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu12.iew.iewSquashCycles                  313                       # Number of cycles IEW is squashing
system.cpu12.iew.iewBlockCycles                  2233                       # Number of cycles IEW is blocking
system.cpu12.iew.iewUnblockCycles                 348                       # Number of cycles IEW is unblocking
system.cpu12.iew.iewDispatchedInsts            107080                       # Number of instructions dispatched to IQ
system.cpu12.iew.iewDispSquashedInsts              44                       # Number of squashed instructions skipped by dispatch
system.cpu12.iew.iewDispLoadInsts               21548                       # Number of dispatched load instructions
system.cpu12.iew.iewDispStoreInsts               1797                       # Number of dispatched store instructions
system.cpu12.iew.iewDispNonSpecInsts               64                       # Number of dispatched non-speculative instructions
system.cpu12.iew.iewIQFullEvents                   49                       # Number of times the IQ has become full, causing a stall
system.cpu12.iew.iewLSQFullEvents                 254                       # Number of times the LSQ has become full, causing a stall
system.cpu12.iew.memOrderViolationEvents           14                       # Number of memory order violations
system.cpu12.iew.predictedTakenIncorrect          152                       # Number of branches that were predicted taken incorrectly
system.cpu12.iew.predictedNotTakenIncorrect          100                       # Number of branches that were predicted not taken incorrectly
system.cpu12.iew.branchMispredicts                252                       # Number of branch mispredicts detected at execute
system.cpu12.iew.iewExecutedInsts              106262                       # Number of executed instructions
system.cpu12.iew.iewExecLoadInsts               23753                       # Number of load instructions executed
system.cpu12.iew.iewExecSquashedInsts             383                       # Number of squashed instructions skipped in execute
system.cpu12.iew.exec_swp                           0                       # number of swp insts executed
system.cpu12.iew.exec_nop                           3                       # number of nop insts executed
system.cpu12.iew.exec_refs                      25266                       # number of memory reference insts executed
system.cpu12.iew.exec_branches                  15937                       # Number of branches executed
system.cpu12.iew.exec_stores                     1513                       # Number of stores executed
system.cpu12.iew.exec_rate                   2.759694                       # Inst execution rate
system.cpu12.iew.wb_sent                       103297                       # cumulative count of insts sent to commit
system.cpu12.iew.wb_count                      103145                       # cumulative count of insts written-back
system.cpu12.iew.wb_producers                   80084                       # num instructions producing a value
system.cpu12.iew.wb_consumers                  132995                       # num instructions consuming a value
system.cpu12.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu12.iew.wb_rate                     2.678743                       # insts written-back per cycle
system.cpu12.iew.wb_fanout                   0.602158                       # average fanout of values written-back
system.cpu12.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu12.commit.commitSquashedInsts          6841                       # The number of squashed insts skipped by commit
system.cpu12.commit.commitNonSpecStalls           128                       # The number of times commit has been forced to stall to communicate backwards
system.cpu12.commit.branchMispredicts             247                       # The number of times a branch was mispredicted
system.cpu12.commit.committed_per_cycle::samples        31695                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::mean     3.162044                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::stdev     3.357431                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::0        10051     31.71%     31.71% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::1         7863     24.81%     56.52% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::2          815      2.57%     59.09% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::3          293      0.92%     60.02% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::4          315      0.99%     61.01% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::5         3044      9.60%     70.61% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::6          159      0.50%     71.12% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::7          825      2.60%     73.72% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::8         8330     26.28%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::total        31695                       # Number of insts commited each cycle
system.cpu12.commit.committedInsts              98395                       # Number of instructions committed
system.cpu12.commit.committedOps               100221                       # Number of ops (including micro ops) committed
system.cpu12.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu12.commit.refs                        21543                       # Number of memory references committed
system.cpu12.commit.loads                       20190                       # Number of loads committed
system.cpu12.commit.membars                        67                       # Number of memory barriers committed
system.cpu12.commit.branches                    15443                       # Number of branches committed
system.cpu12.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu12.commit.int_insts                   85081                       # Number of committed integer instructions.
system.cpu12.commit.function_calls                185                       # Number of function calls committed.
system.cpu12.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IntAlu          69075     68.92%     68.92% # Class of committed instruction
system.cpu12.commit.op_class_0::IntMult          9603      9.58%     78.50% # Class of committed instruction
system.cpu12.commit.op_class_0::IntDiv              0      0.00%     78.50% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatAdd            0      0.00%     78.50% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCmp            0      0.00%     78.50% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCvt            0      0.00%     78.50% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMult            0      0.00%     78.50% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatDiv            0      0.00%     78.50% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatSqrt            0      0.00%     78.50% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAdd             0      0.00%     78.50% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAddAcc            0      0.00%     78.50% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAlu             0      0.00%     78.50% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCmp             0      0.00%     78.50% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCvt             0      0.00%     78.50% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMisc            0      0.00%     78.50% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMult            0      0.00%     78.50% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMultAcc            0      0.00%     78.50% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShift            0      0.00%     78.50% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShiftAcc            0      0.00%     78.50% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSqrt            0      0.00%     78.50% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAdd            0      0.00%     78.50% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAlu            0      0.00%     78.50% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCmp            0      0.00%     78.50% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCvt            0      0.00%     78.50% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatDiv            0      0.00%     78.50% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMisc            0      0.00%     78.50% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMult            0      0.00%     78.50% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.50% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.50% # Class of committed instruction
system.cpu12.commit.op_class_0::MemRead         20190     20.15%     98.65% # Class of committed instruction
system.cpu12.commit.op_class_0::MemWrite         1353      1.35%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::total          100221                       # Class of committed instruction
system.cpu12.commit.bw_lim_events                8330                       # number cycles where commit BW limit reached
system.cpu12.rob.rob_reads                     129686                       # The number of ROB reads
system.cpu12.rob.rob_writes                    215146                       # The number of ROB writes
system.cpu12.timesIdled                            38                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu12.idleCycles                          5816                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu12.quiesceCycles                     112560                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu12.committedInsts                     98395                       # Number of Instructions Simulated
system.cpu12.committedOps                      100221                       # Number of Ops (including micro ops) Simulated
system.cpu12.cpi                             0.391331                       # CPI: Cycles Per Instruction
system.cpu12.cpi_total                       0.391331                       # CPI: Total CPI of All Threads
system.cpu12.ipc                             2.555382                       # IPC: Instructions Per Cycle
system.cpu12.ipc_total                       2.555382                       # IPC: Total IPC of All Threads
system.cpu12.int_regfile_reads                 157541                       # number of integer regfile reads
system.cpu12.int_regfile_writes                 68378                       # number of integer regfile writes
system.cpu12.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu12.cc_regfile_reads                  381129                       # number of cc regfile reads
system.cpu12.cc_regfile_writes                  92536                       # number of cc regfile writes
system.cpu12.misc_regfile_reads                 24070                       # number of misc regfile reads
system.cpu12.misc_regfile_writes                   19                       # number of misc regfile writes
system.cpu12.dcache.tags.replacements               0                       # number of replacements
system.cpu12.dcache.tags.tagsinuse          45.555924                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs             21851                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs             254                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs           86.027559                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data    45.555924                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.044488                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.044488                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024          254                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::1          240                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.248047                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses           45169                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses          45169                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::cpu12.data        20550                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total         20550                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::cpu12.data         1302                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total         1302                       # number of WriteReq hits
system.cpu12.dcache.demand_hits::cpu12.data        21852                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total          21852                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::cpu12.data        21852                       # number of overall hits
system.cpu12.dcache.overall_hits::total         21852                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::cpu12.data          540                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total          540                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::cpu12.data           44                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total           44                       # number of WriteReq misses
system.cpu12.dcache.SoftPFReq_misses::cpu12.data            6                       # number of SoftPFReq misses
system.cpu12.dcache.SoftPFReq_misses::total            6                       # number of SoftPFReq misses
system.cpu12.dcache.LoadLockedReq_misses::cpu12.data            5                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::cpu12.data            3                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::cpu12.data          584                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total          584                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::cpu12.data          590                       # number of overall misses
system.cpu12.dcache.overall_misses::total          590                       # number of overall misses
system.cpu12.dcache.ReadReq_miss_latency::cpu12.data     22345153                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_miss_latency::total     22345153                       # number of ReadReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::cpu12.data      4025492                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::total      4025492                       # number of WriteReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::cpu12.data       111001                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::total       111001                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::cpu12.data        37500                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::total        37500                       # number of StoreCondReq miss cycles
system.cpu12.dcache.demand_miss_latency::cpu12.data     26370645                       # number of demand (read+write) miss cycles
system.cpu12.dcache.demand_miss_latency::total     26370645                       # number of demand (read+write) miss cycles
system.cpu12.dcache.overall_miss_latency::cpu12.data     26370645                       # number of overall miss cycles
system.cpu12.dcache.overall_miss_latency::total     26370645                       # number of overall miss cycles
system.cpu12.dcache.ReadReq_accesses::cpu12.data        21090                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total        21090                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::cpu12.data         1346                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total         1346                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.SoftPFReq_accesses::cpu12.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu12.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::cpu12.data            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::cpu12.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::cpu12.data        22436                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total        22436                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::cpu12.data        22442                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total        22442                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::cpu12.data     0.025605                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.025605                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::cpu12.data     0.032689                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.032689                       # miss rate for WriteReq accesses
system.cpu12.dcache.SoftPFReq_miss_rate::cpu12.data            1                       # miss rate for SoftPFReq accesses
system.cpu12.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::cpu12.data            1                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::cpu12.data            1                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::cpu12.data     0.026030                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.026030                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::cpu12.data     0.026290                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.026290                       # miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_miss_latency::cpu12.data 41379.912963                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::total 41379.912963                       # average ReadReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::cpu12.data 91488.454545                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::total 91488.454545                       # average WriteReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::cpu12.data 22200.200000                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::total 22200.200000                       # average LoadLockedReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::cpu12.data        12500                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::total        12500                       # average StoreCondReq miss latency
system.cpu12.dcache.demand_avg_miss_latency::cpu12.data 45155.214041                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::total 45155.214041                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::cpu12.data 44696.008475                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::total 44696.008475                       # average overall miss latency
system.cpu12.dcache.blocked_cycles::no_mshrs         4216                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets           34                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs             194                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs    21.731959                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets           17                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.ReadReq_mshr_hits::cpu12.data          296                       # number of ReadReq MSHR hits
system.cpu12.dcache.ReadReq_mshr_hits::total          296                       # number of ReadReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::cpu12.data           26                       # number of WriteReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::total           26                       # number of WriteReq MSHR hits
system.cpu12.dcache.demand_mshr_hits::cpu12.data          322                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.demand_mshr_hits::total          322                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.overall_mshr_hits::cpu12.data          322                       # number of overall MSHR hits
system.cpu12.dcache.overall_mshr_hits::total          322                       # number of overall MSHR hits
system.cpu12.dcache.ReadReq_mshr_misses::cpu12.data          244                       # number of ReadReq MSHR misses
system.cpu12.dcache.ReadReq_mshr_misses::total          244                       # number of ReadReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::cpu12.data           18                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu12.dcache.SoftPFReq_mshr_misses::cpu12.data            3                       # number of SoftPFReq MSHR misses
system.cpu12.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::cpu12.data            5                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::cpu12.data            3                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.demand_mshr_misses::cpu12.data          262                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.demand_mshr_misses::total          262                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.overall_mshr_misses::cpu12.data          265                       # number of overall MSHR misses
system.cpu12.dcache.overall_mshr_misses::total          265                       # number of overall MSHR misses
system.cpu12.dcache.ReadReq_mshr_miss_latency::cpu12.data     10689384                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_latency::total     10689384                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::cpu12.data      1384754                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::total      1384754                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.SoftPFReq_mshr_miss_latency::cpu12.data       330750                       # number of SoftPFReq MSHR miss cycles
system.cpu12.dcache.SoftPFReq_mshr_miss_latency::total       330750                       # number of SoftPFReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::cpu12.data        95499                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::total        95499                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::cpu12.data        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::total        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::cpu12.data     12074138                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::total     12074138                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::cpu12.data     12404888                       # number of overall MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::total     12404888                       # number of overall MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_rate::cpu12.data     0.011569                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::total     0.011569                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::cpu12.data     0.013373                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::total     0.013373                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.SoftPFReq_mshr_miss_rate::cpu12.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu12.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::cpu12.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::cpu12.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_mshr_miss_rate::cpu12.data     0.011678                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::total     0.011678                       # mshr miss rate for demand accesses
system.cpu12.dcache.overall_mshr_miss_rate::cpu12.data     0.011808                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::total     0.011808                       # mshr miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::cpu12.data 43808.950820                       # average ReadReq mshr miss latency
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::total 43808.950820                       # average ReadReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::cpu12.data 76930.777778                       # average WriteReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::total 76930.777778                       # average WriteReq mshr miss latency
system.cpu12.dcache.SoftPFReq_avg_mshr_miss_latency::cpu12.data       110250                       # average SoftPFReq mshr miss latency
system.cpu12.dcache.SoftPFReq_avg_mshr_miss_latency::total       110250                       # average SoftPFReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu12.data 19099.800000                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::total 19099.800000                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::cpu12.data         9500                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::total         9500                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::cpu12.data 46084.496183                       # average overall mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::total 46084.496183                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::cpu12.data 46810.898113                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::total 46810.898113                       # average overall mshr miss latency
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements               0                       # number of replacements
system.cpu12.icache.tags.tagsinuse          10.938166                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs              8162                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs              54                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs          151.148148                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst    10.938166                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.021364                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.021364                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses           16530                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses          16530                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::cpu12.inst         8162                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total          8162                       # number of ReadReq hits
system.cpu12.icache.demand_hits::cpu12.inst         8162                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total           8162                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::cpu12.inst         8162                       # number of overall hits
system.cpu12.icache.overall_hits::total          8162                       # number of overall hits
system.cpu12.icache.ReadReq_misses::cpu12.inst           76                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total           76                       # number of ReadReq misses
system.cpu12.icache.demand_misses::cpu12.inst           76                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total           76                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::cpu12.inst           76                       # number of overall misses
system.cpu12.icache.overall_misses::total           76                       # number of overall misses
system.cpu12.icache.ReadReq_miss_latency::cpu12.inst      7134248                       # number of ReadReq miss cycles
system.cpu12.icache.ReadReq_miss_latency::total      7134248                       # number of ReadReq miss cycles
system.cpu12.icache.demand_miss_latency::cpu12.inst      7134248                       # number of demand (read+write) miss cycles
system.cpu12.icache.demand_miss_latency::total      7134248                       # number of demand (read+write) miss cycles
system.cpu12.icache.overall_miss_latency::cpu12.inst      7134248                       # number of overall miss cycles
system.cpu12.icache.overall_miss_latency::total      7134248                       # number of overall miss cycles
system.cpu12.icache.ReadReq_accesses::cpu12.inst         8238                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total         8238                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::cpu12.inst         8238                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total         8238                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::cpu12.inst         8238                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total         8238                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::cpu12.inst     0.009226                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.009226                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::cpu12.inst     0.009226                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.009226                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::cpu12.inst     0.009226                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.009226                       # miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_miss_latency::cpu12.inst 93871.684211                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::total 93871.684211                       # average ReadReq miss latency
system.cpu12.icache.demand_avg_miss_latency::cpu12.inst 93871.684211                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::total 93871.684211                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::cpu12.inst 93871.684211                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::total 93871.684211                       # average overall miss latency
system.cpu12.icache.blocked_cycles::no_mshrs           66                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs           33                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.ReadReq_mshr_hits::cpu12.inst           22                       # number of ReadReq MSHR hits
system.cpu12.icache.ReadReq_mshr_hits::total           22                       # number of ReadReq MSHR hits
system.cpu12.icache.demand_mshr_hits::cpu12.inst           22                       # number of demand (read+write) MSHR hits
system.cpu12.icache.demand_mshr_hits::total           22                       # number of demand (read+write) MSHR hits
system.cpu12.icache.overall_mshr_hits::cpu12.inst           22                       # number of overall MSHR hits
system.cpu12.icache.overall_mshr_hits::total           22                       # number of overall MSHR hits
system.cpu12.icache.ReadReq_mshr_misses::cpu12.inst           54                       # number of ReadReq MSHR misses
system.cpu12.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu12.icache.demand_mshr_misses::cpu12.inst           54                       # number of demand (read+write) MSHR misses
system.cpu12.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu12.icache.overall_mshr_misses::cpu12.inst           54                       # number of overall MSHR misses
system.cpu12.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu12.icache.ReadReq_mshr_miss_latency::cpu12.inst      5293502                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_latency::total      5293502                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::cpu12.inst      5293502                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::total      5293502                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::cpu12.inst      5293502                       # number of overall MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::total      5293502                       # number of overall MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_rate::cpu12.inst     0.006555                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::total     0.006555                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.demand_mshr_miss_rate::cpu12.inst     0.006555                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::total     0.006555                       # mshr miss rate for demand accesses
system.cpu12.icache.overall_mshr_miss_rate::cpu12.inst     0.006555                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::total     0.006555                       # mshr miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::cpu12.inst 98027.814815                       # average ReadReq mshr miss latency
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::total 98027.814815                       # average ReadReq mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::cpu12.inst 98027.814815                       # average overall mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::total 98027.814815                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::cpu12.inst 98027.814815                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::total 98027.814815                       # average overall mshr miss latency
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.branchPred.lookups                 17300                       # Number of BP lookups
system.cpu13.branchPred.condPredicted           16640                       # Number of conditional branches predicted
system.cpu13.branchPred.condIncorrect             267                       # Number of conditional branches incorrect
system.cpu13.branchPred.BTBLookups              10583                       # Number of BTB lookups
system.cpu13.branchPred.BTBHits                 10379                       # Number of BTB hits
system.cpu13.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu13.branchPred.BTBHitPct           98.072380                       # BTB Hit Percentage
system.cpu13.branchPred.usedRAS                   319                       # Number of times the RAS was used to get a target.
system.cpu13.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu13.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu13.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu13.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu13.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu13.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu13.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu13.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu13.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu13.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu13.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu13.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu13.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu13.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu13.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu13.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu13.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu13.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu13.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu13.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.inst_hits                          0                       # ITB inst hits
system.cpu13.dtb.inst_misses                        0                       # ITB inst misses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu13.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu13.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu13.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu13.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu13.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu13.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu13.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu13.dtb.hits                               0                       # DTB hits
system.cpu13.dtb.misses                             0                       # DTB misses
system.cpu13.dtb.accesses                           0                       # DTB accesses
system.cpu13.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu13.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu13.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu13.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu13.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu13.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu13.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu13.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu13.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu13.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu13.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu13.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu13.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu13.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu13.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu13.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu13.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu13.itb.walker.walks                       0                       # Table walker walks requested
system.cpu13.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.inst_hits                          0                       # ITB inst hits
system.cpu13.itb.inst_misses                        0                       # ITB inst misses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu13.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu13.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu13.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu13.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu13.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu13.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu13.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu13.itb.hits                               0                       # DTB hits
system.cpu13.itb.misses                             0                       # DTB misses
system.cpu13.itb.accesses                           0                       # DTB accesses
system.cpu13.numCycles                          37856                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.fetch.icacheStallCycles             9881                       # Number of cycles fetch is stalled on an Icache miss
system.cpu13.fetch.Insts                       109249                       # Number of instructions fetch has processed
system.cpu13.fetch.Branches                     17300                       # Number of branches that fetch encountered
system.cpu13.fetch.predictedBranches            10698                       # Number of branches that fetch has predicted taken
system.cpu13.fetch.Cycles                       21997                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu13.fetch.SquashCycles                   659                       # Number of cycles fetch has spent squashing
system.cpu13.fetch.MiscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu13.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu13.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu13.fetch.IcacheWaitRetryStallCycles           18                       # Number of stall cycles due to full MSHR
system.cpu13.fetch.CacheLines                    8114                       # Number of cache lines fetched
system.cpu13.fetch.IcacheSquashes                  72                       # Number of outstanding Icache misses that were squashed
system.cpu13.fetch.rateDist::samples            32234                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::mean            3.477353                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::stdev           3.775187                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::0                  16696     51.80%     51.80% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::1                    413      1.28%     53.08% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::2                    221      0.69%     53.76% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::3                    332      1.03%     54.79% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::4                    405      1.26%     56.05% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::5                    320      0.99%     57.04% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::6                    278      0.86%     57.90% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::7                   3202      9.93%     67.84% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::8                  10367     32.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::total              32234                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.branchRate                0.456995                       # Number of branch fetches per cycle
system.cpu13.fetch.rate                      2.885910                       # Number of inst fetches per cycle
system.cpu13.decode.IdleCycles                   8659                       # Number of cycles decode is idle
system.cpu13.decode.BlockedCycles                8887                       # Number of cycles decode is blocked
system.cpu13.decode.RunCycles                   13122                       # Number of cycles decode is running
system.cpu13.decode.UnblockCycles                1264                       # Number of cycles decode is unblocking
system.cpu13.decode.SquashCycles                  301                       # Number of cycles decode is squashing
system.cpu13.decode.BranchResolved                291                       # Number of times decode resolved a branch
system.cpu13.decode.BranchMispred                  28                       # Number of times decode detected a branch misprediction
system.cpu13.decode.DecodedInsts               107261                       # Number of instructions handled by decode
system.cpu13.decode.SquashedInsts                 101                       # Number of squashed instructions handled by decode
system.cpu13.rename.SquashCycles                  301                       # Number of cycles rename is squashing
system.cpu13.rename.IdleCycles                   9377                       # Number of cycles rename is idle
system.cpu13.rename.BlockCycles                  3684                       # Number of cycles rename is blocking
system.cpu13.rename.serializeStallCycles         2759                       # count of cycles rename stalled for serializing inst
system.cpu13.rename.RunCycles                   13527                       # Number of cycles rename is running
system.cpu13.rename.UnblockCycles                2585                       # Number of cycles rename is unblocking
system.cpu13.rename.RenamedInsts               105350                       # Number of instructions processed by rename
system.cpu13.rename.ROBFullEvents                  10                       # Number of times rename has blocked due to ROB full
system.cpu13.rename.IQFullEvents                 1778                       # Number of times rename has blocked due to IQ full
system.cpu13.rename.LQFullEvents                  332                       # Number of times rename has blocked due to LQ full
system.cpu13.rename.RenamedOperands            163366                       # Number of destination operands rename has renamed
system.cpu13.rename.RenameLookups              515269                       # Number of register rename lookups that rename has made
system.cpu13.rename.int_rename_lookups         157712                       # Number of integer rename lookups
system.cpu13.rename.CommittedMaps              150322                       # Number of HB maps that are committed
system.cpu13.rename.UndoneMaps                  13029                       # Number of HB maps that are undone due to squashing
system.cpu13.rename.serializingInsts               61                       # count of serializing insts renamed
system.cpu13.rename.tempSerializingInsts           60                       # count of temporary serializing insts renamed
system.cpu13.rename.skidInsts                    6859                       # count of insts added to the skid buffer
system.cpu13.memDep0.insertedLoads              21050                       # Number of loads inserted to the mem dependence unit.
system.cpu13.memDep0.insertedStores              1561                       # Number of stores inserted to the mem dependence unit.
system.cpu13.memDep0.conflictingLoads             705                       # Number of conflicting loads.
system.cpu13.memDep0.conflictingStores            276                       # Number of conflicting stores.
system.cpu13.iq.iqInstsAdded                   103216                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu13.iq.iqNonSpecInstsAdded               131                       # Number of non-speculative instructions added to the IQ
system.cpu13.iq.iqInstsIssued                  103127                       # Number of instructions issued
system.cpu13.iq.iqSquashedInstsIssued              85                       # Number of squashed instructions issued
system.cpu13.iq.iqSquashedInstsExamined          6354                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu13.iq.iqSquashedOperandsExamined        17224                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu13.iq.iqSquashedNonSpecRemoved            8                       # Number of squashed non-spec instructions that were removed
system.cpu13.iq.issued_per_cycle::samples        32234                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::mean       3.199324                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::stdev      2.902667                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::0              8611     26.71%     26.71% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::1              4687     14.54%     41.25% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::2              1374      4.26%     45.52% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::3              6002     18.62%     64.14% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::4               915      2.84%     66.98% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::5               716      2.22%     69.20% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::6              2054      6.37%     75.57% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::7              4878     15.13%     90.70% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::8              2997      9.30%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::total         32234                       # Number of insts issued each cycle
system.cpu13.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntAlu                  3688     50.88%     50.88% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntMult                 2735     37.73%     88.61% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntDiv                     0      0.00%     88.61% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatAdd                   0      0.00%     88.61% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCmp                   0      0.00%     88.61% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCvt                   0      0.00%     88.61% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMult                  0      0.00%     88.61% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatDiv                   0      0.00%     88.61% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatSqrt                  0      0.00%     88.61% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAdd                    0      0.00%     88.61% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAddAcc                 0      0.00%     88.61% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAlu                    0      0.00%     88.61% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCmp                    0      0.00%     88.61% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCvt                    0      0.00%     88.61% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMisc                   0      0.00%     88.61% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMult                   0      0.00%     88.61% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMultAcc                0      0.00%     88.61% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShift                  0      0.00%     88.61% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShiftAcc               0      0.00%     88.61% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSqrt                   0      0.00%     88.61% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAdd               0      0.00%     88.61% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAlu               0      0.00%     88.61% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCmp               0      0.00%     88.61% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCvt               0      0.00%     88.61% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatDiv               0      0.00%     88.61% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMisc              0      0.00%     88.61% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMult              0      0.00%     88.61% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMultAcc            0      0.00%     88.61% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatSqrt              0      0.00%     88.61% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemRead                  706      9.74%     98.34% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemWrite                 120      1.66%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IntAlu               68671     66.59%     66.59% # Type of FU issued
system.cpu13.iq.FU_type_0::IntMult               9604      9.31%     75.90% # Type of FU issued
system.cpu13.iq.FU_type_0::IntDiv                   0      0.00%     75.90% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatAdd                 0      0.00%     75.90% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCmp                 0      0.00%     75.90% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCvt                 0      0.00%     75.90% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMult                0      0.00%     75.90% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatDiv                 0      0.00%     75.90% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatSqrt                0      0.00%     75.90% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAdd                  0      0.00%     75.90% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAddAcc               0      0.00%     75.90% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAlu                  0      0.00%     75.90% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCmp                  0      0.00%     75.90% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCvt                  0      0.00%     75.90% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMisc                 0      0.00%     75.90% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMult                 0      0.00%     75.90% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMultAcc              0      0.00%     75.90% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShift                0      0.00%     75.90% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShiftAcc             0      0.00%     75.90% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSqrt                 0      0.00%     75.90% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAdd             0      0.00%     75.90% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAlu             0      0.00%     75.90% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCmp             0      0.00%     75.90% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCvt             0      0.00%     75.90% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatDiv             0      0.00%     75.90% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMisc            0      0.00%     75.90% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMult            0      0.00%     75.90% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.90% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatSqrt            0      0.00%     75.90% # Type of FU issued
system.cpu13.iq.FU_type_0::MemRead              23455     22.74%     98.65% # Type of FU issued
system.cpu13.iq.FU_type_0::MemWrite              1397      1.35%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::total               103127                       # Type of FU issued
system.cpu13.iq.rate                         2.724192                       # Inst issue rate
system.cpu13.iq.fu_busy_cnt                      7249                       # FU busy when requested
system.cpu13.iq.fu_busy_rate                 0.070292                       # FU busy rate (busy events/executed inst)
system.cpu13.iq.int_inst_queue_reads           245822                       # Number of integer instruction queue reads
system.cpu13.iq.int_inst_queue_writes          109713                       # Number of integer instruction queue writes
system.cpu13.iq.int_inst_queue_wakeup_accesses        99686                       # Number of integer instruction queue wakeup accesses
system.cpu13.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu13.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu13.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu13.iq.int_alu_accesses               110376                       # Number of integer alu accesses
system.cpu13.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu13.iew.lsq.thread0.forwLoads             24                       # Number of loads that had data forwarded from stores
system.cpu13.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu13.iew.lsq.thread0.squashedLoads         1296                       # Number of loads squashed
system.cpu13.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu13.iew.lsq.thread0.memOrderViolation           13                       # Number of memory ordering violations
system.cpu13.iew.lsq.thread0.squashedStores          261                       # Number of stores squashed
system.cpu13.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu13.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu13.iew.lsq.thread0.rescheduledLoads          112                       # Number of loads that were rescheduled
system.cpu13.iew.lsq.thread0.cacheBlocked         2525                       # Number of times an access to memory failed due to the cache being blocked
system.cpu13.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu13.iew.iewSquashCycles                  301                       # Number of cycles IEW is squashing
system.cpu13.iew.iewBlockCycles                  2153                       # Number of cycles IEW is blocking
system.cpu13.iew.iewUnblockCycles                 527                       # Number of cycles IEW is unblocking
system.cpu13.iew.iewDispatchedInsts            103350                       # Number of instructions dispatched to IQ
system.cpu13.iew.iewDispSquashedInsts              36                       # Number of squashed instructions skipped by dispatch
system.cpu13.iew.iewDispLoadInsts               21050                       # Number of dispatched load instructions
system.cpu13.iew.iewDispStoreInsts               1561                       # Number of dispatched store instructions
system.cpu13.iew.iewDispNonSpecInsts               60                       # Number of dispatched non-speculative instructions
system.cpu13.iew.iewIQFullEvents                   39                       # Number of times the IQ has become full, causing a stall
system.cpu13.iew.iewLSQFullEvents                 455                       # Number of times the LSQ has become full, causing a stall
system.cpu13.iew.memOrderViolationEvents           13                       # Number of memory order violations
system.cpu13.iew.predictedTakenIncorrect          147                       # Number of branches that were predicted taken incorrectly
system.cpu13.iew.predictedNotTakenIncorrect           98                       # Number of branches that were predicted not taken incorrectly
system.cpu13.iew.branchMispredicts                245                       # Number of branch mispredicts detected at execute
system.cpu13.iew.iewExecutedInsts              102810                       # Number of executed instructions
system.cpu13.iew.iewExecLoadInsts               23297                       # Number of load instructions executed
system.cpu13.iew.iewExecSquashedInsts             317                       # Number of squashed instructions skipped in execute
system.cpu13.iew.exec_swp                           0                       # number of swp insts executed
system.cpu13.iew.exec_nop                           3                       # number of nop insts executed
system.cpu13.iew.exec_refs                      24671                       # number of memory reference insts executed
system.cpu13.iew.exec_branches                  15133                       # Number of branches executed
system.cpu13.iew.exec_stores                     1374                       # Number of stores executed
system.cpu13.iew.exec_rate                   2.715818                       # Inst execution rate
system.cpu13.iew.wb_sent                        99831                       # cumulative count of insts sent to commit
system.cpu13.iew.wb_count                       99686                       # cumulative count of insts written-back
system.cpu13.iew.wb_producers                   77661                       # num instructions producing a value
system.cpu13.iew.wb_consumers                  128086                       # num instructions consuming a value
system.cpu13.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu13.iew.wb_rate                     2.633295                       # insts written-back per cycle
system.cpu13.iew.wb_fanout                   0.606319                       # average fanout of values written-back
system.cpu13.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu13.commit.commitSquashedInsts          6265                       # The number of squashed insts skipped by commit
system.cpu13.commit.commitNonSpecStalls           123                       # The number of times commit has been forced to stall to communicate backwards
system.cpu13.commit.branchMispredicts             239                       # The number of times a branch was mispredicted
system.cpu13.commit.committed_per_cycle::samples        31325                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::mean     3.096345                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::stdev     3.337529                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::0        10159     32.43%     32.43% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::1         7789     24.87%     57.30% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::2          807      2.58%     59.87% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::3          296      0.94%     60.82% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::4          316      1.01%     61.83% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::5         3045      9.72%     71.55% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::6          158      0.50%     72.05% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::7          775      2.47%     74.53% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::8         7980     25.47%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::total        31325                       # Number of insts commited each cycle
system.cpu13.commit.committedInsts              95254                       # Number of instructions committed
system.cpu13.commit.committedOps                96993                       # Number of ops (including micro ops) committed
system.cpu13.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu13.commit.refs                        21054                       # Number of memory references committed
system.cpu13.commit.loads                       19754                       # Number of loads committed
system.cpu13.commit.membars                        64                       # Number of memory barriers committed
system.cpu13.commit.branches                    14666                       # Number of branches committed
system.cpu13.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu13.commit.int_insts                   82615                       # Number of committed integer instructions.
system.cpu13.commit.function_calls                176                       # Number of function calls committed.
system.cpu13.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IntAlu          66336     68.39%     68.39% # Class of committed instruction
system.cpu13.commit.op_class_0::IntMult          9603      9.90%     78.29% # Class of committed instruction
system.cpu13.commit.op_class_0::IntDiv              0      0.00%     78.29% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatAdd            0      0.00%     78.29% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCmp            0      0.00%     78.29% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCvt            0      0.00%     78.29% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMult            0      0.00%     78.29% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatDiv            0      0.00%     78.29% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatSqrt            0      0.00%     78.29% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAdd             0      0.00%     78.29% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAddAcc            0      0.00%     78.29% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAlu             0      0.00%     78.29% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCmp             0      0.00%     78.29% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCvt             0      0.00%     78.29% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMisc            0      0.00%     78.29% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMult            0      0.00%     78.29% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMultAcc            0      0.00%     78.29% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShift            0      0.00%     78.29% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShiftAcc            0      0.00%     78.29% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSqrt            0      0.00%     78.29% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAdd            0      0.00%     78.29% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAlu            0      0.00%     78.29% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCmp            0      0.00%     78.29% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCvt            0      0.00%     78.29% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatDiv            0      0.00%     78.29% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMisc            0      0.00%     78.29% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMult            0      0.00%     78.29% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.29% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.29% # Class of committed instruction
system.cpu13.commit.op_class_0::MemRead         19754     20.37%     98.66% # Class of committed instruction
system.cpu13.commit.op_class_0::MemWrite         1300      1.34%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::total           96993                       # Class of committed instruction
system.cpu13.commit.bw_lim_events                7980                       # number cycles where commit BW limit reached
system.cpu13.rob.rob_reads                     125901                       # The number of ROB reads
system.cpu13.rob.rob_writes                    207531                       # The number of ROB writes
system.cpu13.timesIdled                            42                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu13.idleCycles                          5622                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu13.quiesceCycles                     113209                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu13.committedInsts                     95254                       # Number of Instructions Simulated
system.cpu13.committedOps                       96993                       # Number of Ops (including micro ops) Simulated
system.cpu13.cpi                             0.397422                       # CPI: Cycles Per Instruction
system.cpu13.cpi_total                       0.397422                       # CPI: Total CPI of All Threads
system.cpu13.ipc                             2.516219                       # IPC: Instructions Per Cycle
system.cpu13.ipc_total                       2.516219                       # IPC: Total IPC of All Threads
system.cpu13.int_regfile_reads                 152997                       # number of integer regfile reads
system.cpu13.int_regfile_writes                 66870                       # number of integer regfile writes
system.cpu13.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu13.cc_regfile_reads                  369366                       # number of cc regfile reads
system.cpu13.cc_regfile_writes                  88118                       # number of cc regfile writes
system.cpu13.misc_regfile_reads                 23436                       # number of misc regfile reads
system.cpu13.misc_regfile_writes                   22                       # number of misc regfile writes
system.cpu13.dcache.tags.replacements               0                       # number of replacements
system.cpu13.dcache.tags.tagsinuse          44.913667                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs             21307                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs             254                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs           83.885827                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data    44.913667                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.043861                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.043861                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024          254                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::1          238                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.248047                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses           44117                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses          44117                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::cpu13.data        20055                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total         20055                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::cpu13.data         1251                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total         1251                       # number of WriteReq hits
system.cpu13.dcache.SoftPFReq_hits::cpu13.data            2                       # number of SoftPFReq hits
system.cpu13.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu13.dcache.LoadLockedReq_hits::cpu13.data            2                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu13.dcache.demand_hits::cpu13.data        21306                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total          21306                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::cpu13.data        21308                       # number of overall hits
system.cpu13.dcache.overall_hits::total         21308                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::cpu13.data          561                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total          561                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::cpu13.data           41                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total           41                       # number of WriteReq misses
system.cpu13.dcache.SoftPFReq_misses::cpu13.data            4                       # number of SoftPFReq misses
system.cpu13.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu13.dcache.LoadLockedReq_misses::cpu13.data            4                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::cpu13.data            4                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::cpu13.data          602                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total          602                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::cpu13.data          606                       # number of overall misses
system.cpu13.dcache.overall_misses::total          606                       # number of overall misses
system.cpu13.dcache.ReadReq_miss_latency::cpu13.data     23112836                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_miss_latency::total     23112836                       # number of ReadReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::cpu13.data      3918740                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::total      3918740                       # number of WriteReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::cpu13.data        56498                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::total        56498                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::cpu13.data        37499                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::total        37499                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondFailReq_miss_latency::cpu13.data        60000                       # number of StoreCondFailReq miss cycles
system.cpu13.dcache.StoreCondFailReq_miss_latency::total        60000                       # number of StoreCondFailReq miss cycles
system.cpu13.dcache.demand_miss_latency::cpu13.data     27031576                       # number of demand (read+write) miss cycles
system.cpu13.dcache.demand_miss_latency::total     27031576                       # number of demand (read+write) miss cycles
system.cpu13.dcache.overall_miss_latency::cpu13.data     27031576                       # number of overall miss cycles
system.cpu13.dcache.overall_miss_latency::total     27031576                       # number of overall miss cycles
system.cpu13.dcache.ReadReq_accesses::cpu13.data        20616                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total        20616                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::cpu13.data         1292                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total         1292                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.SoftPFReq_accesses::cpu13.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu13.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::cpu13.data            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::cpu13.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::cpu13.data        21908                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total        21908                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::cpu13.data        21914                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total        21914                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::cpu13.data     0.027212                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.027212                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::cpu13.data     0.031734                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.031734                       # miss rate for WriteReq accesses
system.cpu13.dcache.SoftPFReq_miss_rate::cpu13.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu13.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::cpu13.data     0.666667                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.666667                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::cpu13.data            1                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::cpu13.data     0.027479                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.027479                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::cpu13.data     0.027654                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.027654                       # miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_miss_latency::cpu13.data 41199.351159                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::total 41199.351159                       # average ReadReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::cpu13.data 95579.024390                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::total 95579.024390                       # average WriteReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::cpu13.data 14124.500000                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::total 14124.500000                       # average LoadLockedReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::cpu13.data  9374.750000                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::total  9374.750000                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondFailReq_avg_miss_latency::cpu13.data          inf                       # average StoreCondFailReq miss latency
system.cpu13.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu13.dcache.demand_avg_miss_latency::cpu13.data 44902.950166                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::total 44902.950166                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::cpu13.data 44606.561056                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::total 44606.561056                       # average overall miss latency
system.cpu13.dcache.blocked_cycles::no_mshrs         4358                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets           49                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs             194                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             3                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs    22.463918                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets    16.333333                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.ReadReq_mshr_hits::cpu13.data          317                       # number of ReadReq MSHR hits
system.cpu13.dcache.ReadReq_mshr_hits::total          317                       # number of ReadReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::cpu13.data           23                       # number of WriteReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::total           23                       # number of WriteReq MSHR hits
system.cpu13.dcache.demand_mshr_hits::cpu13.data          340                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.demand_mshr_hits::total          340                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.overall_mshr_hits::cpu13.data          340                       # number of overall MSHR hits
system.cpu13.dcache.overall_mshr_hits::total          340                       # number of overall MSHR hits
system.cpu13.dcache.ReadReq_mshr_misses::cpu13.data          244                       # number of ReadReq MSHR misses
system.cpu13.dcache.ReadReq_mshr_misses::total          244                       # number of ReadReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::cpu13.data           18                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu13.dcache.SoftPFReq_mshr_misses::cpu13.data            3                       # number of SoftPFReq MSHR misses
system.cpu13.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::cpu13.data            4                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::cpu13.data            4                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.demand_mshr_misses::cpu13.data          262                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.demand_mshr_misses::total          262                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.overall_mshr_misses::cpu13.data          265                       # number of overall MSHR misses
system.cpu13.dcache.overall_mshr_misses::total          265                       # number of overall MSHR misses
system.cpu13.dcache.ReadReq_mshr_miss_latency::cpu13.data     10779397                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_latency::total     10779397                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::cpu13.data      1293005                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::total      1293005                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.SoftPFReq_mshr_miss_latency::cpu13.data       236250                       # number of SoftPFReq MSHR miss cycles
system.cpu13.dcache.SoftPFReq_mshr_miss_latency::total       236250                       # number of SoftPFReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::cpu13.data        43502                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::total        43502                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::cpu13.data        27001                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::total        27001                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondFailReq_mshr_miss_latency::cpu13.data        57000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu13.dcache.StoreCondFailReq_mshr_miss_latency::total        57000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::cpu13.data     12072402                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::total     12072402                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::cpu13.data     12308652                       # number of overall MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::total     12308652                       # number of overall MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_rate::cpu13.data     0.011835                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::total     0.011835                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::cpu13.data     0.013932                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::total     0.013932                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.SoftPFReq_mshr_miss_rate::cpu13.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu13.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::cpu13.data     0.666667                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::cpu13.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_mshr_miss_rate::cpu13.data     0.011959                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::total     0.011959                       # mshr miss rate for demand accesses
system.cpu13.dcache.overall_mshr_miss_rate::cpu13.data     0.012093                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::total     0.012093                       # mshr miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::cpu13.data 44177.856557                       # average ReadReq mshr miss latency
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::total 44177.856557                       # average ReadReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::cpu13.data 71833.611111                       # average WriteReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::total 71833.611111                       # average WriteReq mshr miss latency
system.cpu13.dcache.SoftPFReq_avg_mshr_miss_latency::cpu13.data        78750                       # average SoftPFReq mshr miss latency
system.cpu13.dcache.SoftPFReq_avg_mshr_miss_latency::total        78750                       # average SoftPFReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu13.data 10875.500000                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10875.500000                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::cpu13.data  6750.250000                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::total  6750.250000                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu13.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu13.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::cpu13.data 46077.870229                       # average overall mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::total 46077.870229                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::cpu13.data 46447.743396                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::total 46447.743396                       # average overall mshr miss latency
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements               0                       # number of replacements
system.cpu13.icache.tags.tagsinuse          10.514825                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs              8035                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs              56                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs          143.482143                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst    10.514825                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.020537                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.020537                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024           56                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::1           42                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.109375                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses           16284                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses          16284                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::cpu13.inst         8035                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total          8035                       # number of ReadReq hits
system.cpu13.icache.demand_hits::cpu13.inst         8035                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total           8035                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::cpu13.inst         8035                       # number of overall hits
system.cpu13.icache.overall_hits::total          8035                       # number of overall hits
system.cpu13.icache.ReadReq_misses::cpu13.inst           79                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total           79                       # number of ReadReq misses
system.cpu13.icache.demand_misses::cpu13.inst           79                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total           79                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::cpu13.inst           79                       # number of overall misses
system.cpu13.icache.overall_misses::total           79                       # number of overall misses
system.cpu13.icache.ReadReq_miss_latency::cpu13.inst      7226499                       # number of ReadReq miss cycles
system.cpu13.icache.ReadReq_miss_latency::total      7226499                       # number of ReadReq miss cycles
system.cpu13.icache.demand_miss_latency::cpu13.inst      7226499                       # number of demand (read+write) miss cycles
system.cpu13.icache.demand_miss_latency::total      7226499                       # number of demand (read+write) miss cycles
system.cpu13.icache.overall_miss_latency::cpu13.inst      7226499                       # number of overall miss cycles
system.cpu13.icache.overall_miss_latency::total      7226499                       # number of overall miss cycles
system.cpu13.icache.ReadReq_accesses::cpu13.inst         8114                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total         8114                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::cpu13.inst         8114                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total         8114                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::cpu13.inst         8114                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total         8114                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::cpu13.inst     0.009736                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.009736                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::cpu13.inst     0.009736                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.009736                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::cpu13.inst     0.009736                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.009736                       # miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_miss_latency::cpu13.inst 91474.670886                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::total 91474.670886                       # average ReadReq miss latency
system.cpu13.icache.demand_avg_miss_latency::cpu13.inst 91474.670886                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::total 91474.670886                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::cpu13.inst 91474.670886                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::total 91474.670886                       # average overall miss latency
system.cpu13.icache.blocked_cycles::no_mshrs           37                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs    18.500000                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.ReadReq_mshr_hits::cpu13.inst           23                       # number of ReadReq MSHR hits
system.cpu13.icache.ReadReq_mshr_hits::total           23                       # number of ReadReq MSHR hits
system.cpu13.icache.demand_mshr_hits::cpu13.inst           23                       # number of demand (read+write) MSHR hits
system.cpu13.icache.demand_mshr_hits::total           23                       # number of demand (read+write) MSHR hits
system.cpu13.icache.overall_mshr_hits::cpu13.inst           23                       # number of overall MSHR hits
system.cpu13.icache.overall_mshr_hits::total           23                       # number of overall MSHR hits
system.cpu13.icache.ReadReq_mshr_misses::cpu13.inst           56                       # number of ReadReq MSHR misses
system.cpu13.icache.ReadReq_mshr_misses::total           56                       # number of ReadReq MSHR misses
system.cpu13.icache.demand_mshr_misses::cpu13.inst           56                       # number of demand (read+write) MSHR misses
system.cpu13.icache.demand_mshr_misses::total           56                       # number of demand (read+write) MSHR misses
system.cpu13.icache.overall_mshr_misses::cpu13.inst           56                       # number of overall MSHR misses
system.cpu13.icache.overall_mshr_misses::total           56                       # number of overall MSHR misses
system.cpu13.icache.ReadReq_mshr_miss_latency::cpu13.inst      5535249                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_latency::total      5535249                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::cpu13.inst      5535249                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::total      5535249                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::cpu13.inst      5535249                       # number of overall MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::total      5535249                       # number of overall MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_rate::cpu13.inst     0.006902                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::total     0.006902                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.demand_mshr_miss_rate::cpu13.inst     0.006902                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::total     0.006902                       # mshr miss rate for demand accesses
system.cpu13.icache.overall_mshr_miss_rate::cpu13.inst     0.006902                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::total     0.006902                       # mshr miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::cpu13.inst 98843.732143                       # average ReadReq mshr miss latency
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::total 98843.732143                       # average ReadReq mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::cpu13.inst 98843.732143                       # average overall mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::total 98843.732143                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::cpu13.inst 98843.732143                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::total 98843.732143                       # average overall mshr miss latency
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.branchPred.lookups                 16888                       # Number of BP lookups
system.cpu14.branchPred.condPredicted           16172                       # Number of conditional branches predicted
system.cpu14.branchPred.condIncorrect             254                       # Number of conditional branches incorrect
system.cpu14.branchPred.BTBLookups              10301                       # Number of BTB lookups
system.cpu14.branchPred.BTBHits                 10135                       # Number of BTB hits
system.cpu14.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu14.branchPred.BTBHitPct           98.388506                       # BTB Hit Percentage
system.cpu14.branchPred.usedRAS                   356                       # Number of times the RAS was used to get a target.
system.cpu14.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu14.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu14.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu14.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu14.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu14.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu14.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu14.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu14.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu14.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu14.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu14.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu14.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu14.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu14.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu14.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu14.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu14.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu14.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu14.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.inst_hits                          0                       # ITB inst hits
system.cpu14.dtb.inst_misses                        0                       # ITB inst misses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu14.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu14.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu14.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu14.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu14.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu14.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu14.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu14.dtb.hits                               0                       # DTB hits
system.cpu14.dtb.misses                             0                       # DTB misses
system.cpu14.dtb.accesses                           0                       # DTB accesses
system.cpu14.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu14.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu14.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu14.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu14.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu14.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu14.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu14.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu14.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu14.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu14.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu14.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu14.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu14.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu14.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu14.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu14.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu14.itb.walker.walks                       0                       # Table walker walks requested
system.cpu14.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.inst_hits                          0                       # ITB inst hits
system.cpu14.itb.inst_misses                        0                       # ITB inst misses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu14.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu14.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu14.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu14.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu14.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu14.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu14.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu14.itb.hits                               0                       # DTB hits
system.cpu14.itb.misses                             0                       # DTB misses
system.cpu14.itb.accesses                           0                       # DTB accesses
system.cpu14.numCycles                          37280                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.fetch.icacheStallCycles             9406                       # Number of cycles fetch is stalled on an Icache miss
system.cpu14.fetch.Insts                       106838                       # Number of instructions fetch has processed
system.cpu14.fetch.Branches                     16888                       # Number of branches that fetch encountered
system.cpu14.fetch.predictedBranches            10491                       # Number of branches that fetch has predicted taken
system.cpu14.fetch.Cycles                       22082                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu14.fetch.SquashCycles                   625                       # Number of cycles fetch has spent squashing
system.cpu14.fetch.MiscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu14.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu14.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu14.fetch.IcacheWaitRetryStallCycles           19                       # Number of stall cycles due to full MSHR
system.cpu14.fetch.CacheLines                    8127                       # Number of cache lines fetched
system.cpu14.fetch.IcacheSquashes                  85                       # Number of outstanding Icache misses that were squashed
system.cpu14.fetch.rateDist::samples            31828                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::mean            3.452118                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::stdev           3.767858                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::0                  16528     51.93%     51.93% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::1                    440      1.38%     53.31% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::2                    262      0.82%     54.13% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::3                    332      1.04%     55.18% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::4                    359      1.13%     56.31% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::5                    326      1.02%     57.33% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::6                    292      0.92%     58.25% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::7                   3216     10.10%     68.35% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::8                  10073     31.65%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::total              31828                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.branchRate                0.453004                       # Number of branch fetches per cycle
system.cpu14.fetch.rate                      2.865826                       # Number of inst fetches per cycle
system.cpu14.decode.IdleCycles                   8654                       # Number of cycles decode is idle
system.cpu14.decode.BlockedCycles                8743                       # Number of cycles decode is blocked
system.cpu14.decode.RunCycles                   12941                       # Number of cycles decode is running
system.cpu14.decode.UnblockCycles                1203                       # Number of cycles decode is unblocking
system.cpu14.decode.SquashCycles                  286                       # Number of cycles decode is squashing
system.cpu14.decode.BranchResolved                301                       # Number of times decode resolved a branch
system.cpu14.decode.BranchMispred                  26                       # Number of times decode detected a branch misprediction
system.cpu14.decode.DecodedInsts               105318                       # Number of instructions handled by decode
system.cpu14.decode.SquashedInsts                  93                       # Number of squashed instructions handled by decode
system.cpu14.rename.SquashCycles                  286                       # Number of cycles rename is squashing
system.cpu14.rename.IdleCycles                   9332                       # Number of cycles rename is idle
system.cpu14.rename.BlockCycles                  3466                       # Number of cycles rename is blocking
system.cpu14.rename.serializeStallCycles         2863                       # count of cycles rename stalled for serializing inst
system.cpu14.rename.RunCycles                   13375                       # Number of cycles rename is running
system.cpu14.rename.UnblockCycles                2505                       # Number of cycles rename is unblocking
system.cpu14.rename.RenamedInsts               103669                       # Number of instructions processed by rename
system.cpu14.rename.ROBFullEvents                   3                       # Number of times rename has blocked due to ROB full
system.cpu14.rename.IQFullEvents                 1716                       # Number of times rename has blocked due to IQ full
system.cpu14.rename.LQFullEvents                  444                       # Number of times rename has blocked due to LQ full
system.cpu14.rename.RenamedOperands            160193                       # Number of destination operands rename has renamed
system.cpu14.rename.RenameLookups              506998                       # Number of register rename lookups that rename has made
system.cpu14.rename.int_rename_lookups         155219                       # Number of integer rename lookups
system.cpu14.rename.CommittedMaps              147861                       # Number of HB maps that are committed
system.cpu14.rename.UndoneMaps                  12317                       # Number of HB maps that are undone due to squashing
system.cpu14.rename.serializingInsts               69                       # count of serializing insts renamed
system.cpu14.rename.tempSerializingInsts           69                       # count of temporary serializing insts renamed
system.cpu14.rename.skidInsts                    6274                       # count of insts added to the skid buffer
system.cpu14.memDep0.insertedLoads              20769                       # Number of loads inserted to the mem dependence unit.
system.cpu14.memDep0.insertedStores              1664                       # Number of stores inserted to the mem dependence unit.
system.cpu14.memDep0.conflictingLoads             617                       # Number of conflicting loads.
system.cpu14.memDep0.conflictingStores            267                       # Number of conflicting stores.
system.cpu14.iq.iqInstsAdded                   101631                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu14.iq.iqNonSpecInstsAdded               139                       # Number of non-speculative instructions added to the IQ
system.cpu14.iq.iqInstsIssued                  101551                       # Number of instructions issued
system.cpu14.iq.iqSquashedInstsIssued              97                       # Number of squashed instructions issued
system.cpu14.iq.iqSquashedInstsExamined          6157                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu14.iq.iqSquashedOperandsExamined        16576                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu14.iq.iqSquashedNonSpecRemoved           14                       # Number of squashed non-spec instructions that were removed
system.cpu14.iq.issued_per_cycle::samples        31828                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::mean       3.190618                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::stdev      2.909354                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::0              8615     27.07%     27.07% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::1              4576     14.38%     41.44% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::2              1418      4.46%     45.90% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::3              5772     18.13%     64.03% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::4               972      3.05%     67.09% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::5               708      2.22%     69.31% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::6              1992      6.26%     75.57% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::7              4757     14.95%     90.52% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::8              3018      9.48%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::total         31828                       # Number of insts issued each cycle
system.cpu14.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntAlu                  3615     51.44%     51.44% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntMult                 2622     37.31%     88.75% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntDiv                     0      0.00%     88.75% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatAdd                   0      0.00%     88.75% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCmp                   0      0.00%     88.75% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCvt                   0      0.00%     88.75% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMult                  0      0.00%     88.75% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatDiv                   0      0.00%     88.75% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatSqrt                  0      0.00%     88.75% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAdd                    0      0.00%     88.75% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAddAcc                 0      0.00%     88.75% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAlu                    0      0.00%     88.75% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCmp                    0      0.00%     88.75% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCvt                    0      0.00%     88.75% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMisc                   0      0.00%     88.75% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMult                   0      0.00%     88.75% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMultAcc                0      0.00%     88.75% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShift                  0      0.00%     88.75% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShiftAcc               0      0.00%     88.75% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSqrt                   0      0.00%     88.75% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAdd               0      0.00%     88.75% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAlu               0      0.00%     88.75% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCmp               0      0.00%     88.75% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCvt               0      0.00%     88.75% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatDiv               0      0.00%     88.75% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMisc              0      0.00%     88.75% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMult              0      0.00%     88.75% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMultAcc            0      0.00%     88.75% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatSqrt              0      0.00%     88.75% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemRead                  675      9.60%     98.35% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemWrite                 116      1.65%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IntAlu               67393     66.36%     66.36% # Type of FU issued
system.cpu14.iq.FU_type_0::IntMult               9604      9.46%     75.82% # Type of FU issued
system.cpu14.iq.FU_type_0::IntDiv                   0      0.00%     75.82% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatAdd                 0      0.00%     75.82% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCmp                 0      0.00%     75.82% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCvt                 0      0.00%     75.82% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMult                0      0.00%     75.82% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatDiv                 0      0.00%     75.82% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatSqrt                0      0.00%     75.82% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAdd                  0      0.00%     75.82% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAddAcc               0      0.00%     75.82% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAlu                  0      0.00%     75.82% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCmp                  0      0.00%     75.82% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCvt                  0      0.00%     75.82% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMisc                 0      0.00%     75.82% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMult                 0      0.00%     75.82% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMultAcc              0      0.00%     75.82% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShift                0      0.00%     75.82% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShiftAcc             0      0.00%     75.82% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSqrt                 0      0.00%     75.82% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAdd             0      0.00%     75.82% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAlu             0      0.00%     75.82% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCmp             0      0.00%     75.82% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCvt             0      0.00%     75.82% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatDiv             0      0.00%     75.82% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMisc            0      0.00%     75.82% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMult            0      0.00%     75.82% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.82% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatSqrt            0      0.00%     75.82% # Type of FU issued
system.cpu14.iq.FU_type_0::MemRead              23107     22.75%     98.58% # Type of FU issued
system.cpu14.iq.FU_type_0::MemWrite              1447      1.42%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::total               101551                       # Type of FU issued
system.cpu14.iq.rate                         2.724008                       # Inst issue rate
system.cpu14.iq.fu_busy_cnt                      7028                       # FU busy when requested
system.cpu14.iq.fu_busy_rate                 0.069207                       # FU busy rate (busy events/executed inst)
system.cpu14.iq.int_inst_queue_reads           242055                       # Number of integer instruction queue reads
system.cpu14.iq.int_inst_queue_writes          107937                       # Number of integer instruction queue writes
system.cpu14.iq.int_inst_queue_wakeup_accesses        98241                       # Number of integer instruction queue wakeup accesses
system.cpu14.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu14.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu14.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu14.iq.int_alu_accesses               108579                       # Number of integer alu accesses
system.cpu14.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu14.iew.lsq.thread0.forwLoads             17                       # Number of loads that had data forwarded from stores
system.cpu14.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu14.iew.lsq.thread0.squashedLoads         1208                       # Number of loads squashed
system.cpu14.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu14.iew.lsq.thread0.memOrderViolation           11                       # Number of memory ordering violations
system.cpu14.iew.lsq.thread0.squashedStores          394                       # Number of stores squashed
system.cpu14.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu14.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu14.iew.lsq.thread0.rescheduledLoads          108                       # Number of loads that were rescheduled
system.cpu14.iew.lsq.thread0.cacheBlocked         2358                       # Number of times an access to memory failed due to the cache being blocked
system.cpu14.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu14.iew.iewSquashCycles                  286                       # Number of cycles IEW is squashing
system.cpu14.iew.iewBlockCycles                  2300                       # Number of cycles IEW is blocking
system.cpu14.iew.iewUnblockCycles                 356                       # Number of cycles IEW is unblocking
system.cpu14.iew.iewDispatchedInsts            101773                       # Number of instructions dispatched to IQ
system.cpu14.iew.iewDispSquashedInsts              17                       # Number of squashed instructions skipped by dispatch
system.cpu14.iew.iewDispLoadInsts               20769                       # Number of dispatched load instructions
system.cpu14.iew.iewDispStoreInsts               1664                       # Number of dispatched store instructions
system.cpu14.iew.iewDispNonSpecInsts               66                       # Number of dispatched non-speculative instructions
system.cpu14.iew.iewIQFullEvents                   28                       # Number of times the IQ has become full, causing a stall
system.cpu14.iew.iewLSQFullEvents                 296                       # Number of times the LSQ has become full, causing a stall
system.cpu14.iew.memOrderViolationEvents           11                       # Number of memory order violations
system.cpu14.iew.predictedTakenIncorrect          144                       # Number of branches that were predicted taken incorrectly
system.cpu14.iew.predictedNotTakenIncorrect           91                       # Number of branches that were predicted not taken incorrectly
system.cpu14.iew.branchMispredicts                235                       # Number of branch mispredicts detected at execute
system.cpu14.iew.iewExecutedInsts              101213                       # Number of executed instructions
system.cpu14.iew.iewExecLoadInsts               22942                       # Number of load instructions executed
system.cpu14.iew.iewExecSquashedInsts             338                       # Number of squashed instructions skipped in execute
system.cpu14.iew.exec_swp                           0                       # number of swp insts executed
system.cpu14.iew.exec_nop                           3                       # number of nop insts executed
system.cpu14.iew.exec_refs                      24344                       # number of memory reference insts executed
system.cpu14.iew.exec_branches                  14779                       # Number of branches executed
system.cpu14.iew.exec_stores                     1402                       # Number of stores executed
system.cpu14.iew.exec_rate                   2.714941                       # Inst execution rate
system.cpu14.iew.wb_sent                        98392                       # cumulative count of insts sent to commit
system.cpu14.iew.wb_count                       98241                       # cumulative count of insts written-back
system.cpu14.iew.wb_producers                   76500                       # num instructions producing a value
system.cpu14.iew.wb_consumers                  125885                       # num instructions consuming a value
system.cpu14.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu14.iew.wb_rate                     2.635220                       # insts written-back per cycle
system.cpu14.iew.wb_fanout                   0.607698                       # average fanout of values written-back
system.cpu14.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu14.commit.commitSquashedInsts          6064                       # The number of squashed insts skipped by commit
system.cpu14.commit.commitNonSpecStalls           125                       # The number of times commit has been forced to stall to communicate backwards
system.cpu14.commit.branchMispredicts             228                       # The number of times a branch was mispredicted
system.cpu14.commit.committed_per_cycle::samples        30951                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::mean     3.089173                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::stdev     3.333600                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::0        10017     32.36%     32.36% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::1         7761     25.08%     57.44% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::2          793      2.56%     60.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::3          275      0.89%     60.89% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::4          306      0.99%     61.88% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::5         3029      9.79%     71.66% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::6          160      0.52%     72.18% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::7          768      2.48%     74.66% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::8         7842     25.34%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::total        30951                       # Number of insts commited each cycle
system.cpu14.commit.committedInsts              93932                       # Number of instructions committed
system.cpu14.commit.committedOps                95613                       # Number of ops (including micro ops) committed
system.cpu14.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu14.commit.refs                        20831                       # Number of memory references committed
system.cpu14.commit.loads                       19561                       # Number of loads committed
system.cpu14.commit.membars                        62                       # Number of memory barriers committed
system.cpu14.commit.branches                    14340                       # Number of branches committed
system.cpu14.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu14.commit.int_insts                   81551                       # Number of committed integer instructions.
system.cpu14.commit.function_calls                170                       # Number of function calls committed.
system.cpu14.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IntAlu          65179     68.17%     68.17% # Class of committed instruction
system.cpu14.commit.op_class_0::IntMult          9603     10.04%     78.21% # Class of committed instruction
system.cpu14.commit.op_class_0::IntDiv              0      0.00%     78.21% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatAdd            0      0.00%     78.21% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCmp            0      0.00%     78.21% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCvt            0      0.00%     78.21% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMult            0      0.00%     78.21% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatDiv            0      0.00%     78.21% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatSqrt            0      0.00%     78.21% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAdd             0      0.00%     78.21% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAddAcc            0      0.00%     78.21% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAlu             0      0.00%     78.21% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCmp             0      0.00%     78.21% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCvt             0      0.00%     78.21% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMisc            0      0.00%     78.21% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMult            0      0.00%     78.21% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMultAcc            0      0.00%     78.21% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShift            0      0.00%     78.21% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShiftAcc            0      0.00%     78.21% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSqrt            0      0.00%     78.21% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAdd            0      0.00%     78.21% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAlu            0      0.00%     78.21% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCmp            0      0.00%     78.21% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCvt            0      0.00%     78.21% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatDiv            0      0.00%     78.21% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMisc            0      0.00%     78.21% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMult            0      0.00%     78.21% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.21% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.21% # Class of committed instruction
system.cpu14.commit.op_class_0::MemRead         19561     20.46%     98.67% # Class of committed instruction
system.cpu14.commit.op_class_0::MemWrite         1270      1.33%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::total           95613                       # Class of committed instruction
system.cpu14.commit.bw_lim_events                7842                       # number cycles where commit BW limit reached
system.cpu14.rob.rob_reads                     124110                       # The number of ROB reads
system.cpu14.rob.rob_writes                    204337                       # The number of ROB writes
system.cpu14.timesIdled                            42                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu14.idleCycles                          5452                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu14.quiesceCycles                     113785                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu14.committedInsts                     93932                       # Number of Instructions Simulated
system.cpu14.committedOps                       95613                       # Number of Ops (including micro ops) Simulated
system.cpu14.cpi                             0.396883                       # CPI: Cycles Per Instruction
system.cpu14.cpi_total                       0.396883                       # CPI: Total CPI of All Threads
system.cpu14.ipc                             2.519635                       # IPC: Instructions Per Cycle
system.cpu14.ipc_total                       2.519635                       # IPC: Total IPC of All Threads
system.cpu14.int_regfile_reads                 150844                       # number of integer regfile reads
system.cpu14.int_regfile_writes                 66337                       # number of integer regfile writes
system.cpu14.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu14.cc_regfile_reads                  364014                       # number of cc regfile reads
system.cpu14.cc_regfile_writes                  85904                       # number of cc regfile writes
system.cpu14.misc_regfile_reads                 23263                       # number of misc regfile reads
system.cpu14.misc_regfile_writes                   48                       # number of misc regfile writes
system.cpu14.dcache.tags.replacements               0                       # number of replacements
system.cpu14.dcache.tags.tagsinuse          44.617053                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs             21116                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs             253                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs           83.462451                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data    44.617053                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.043571                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.043571                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024          253                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::1          237                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.247070                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses           43719                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses          43719                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::cpu14.data        19902                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total         19902                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::cpu14.data         1215                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total         1215                       # number of WriteReq hits
system.cpu14.dcache.LoadLockedReq_hits::cpu14.data            2                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu14.dcache.demand_hits::cpu14.data        21117                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total          21117                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::cpu14.data        21117                       # number of overall hits
system.cpu14.dcache.overall_hits::total         21117                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::cpu14.data          541                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total          541                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::cpu14.data           41                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total           41                       # number of WriteReq misses
system.cpu14.dcache.SoftPFReq_misses::cpu14.data            6                       # number of SoftPFReq misses
system.cpu14.dcache.SoftPFReq_misses::total            6                       # number of SoftPFReq misses
system.cpu14.dcache.LoadLockedReq_misses::cpu14.data           10                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total           10                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::cpu14.data            5                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::cpu14.data          582                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total          582                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::cpu14.data          588                       # number of overall misses
system.cpu14.dcache.overall_misses::total          588                       # number of overall misses
system.cpu14.dcache.ReadReq_miss_latency::cpu14.data     22460917                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_miss_latency::total     22460917                       # number of ReadReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::cpu14.data      3290238                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::total      3290238                       # number of WriteReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::cpu14.data       206496                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::total       206496                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::cpu14.data        37499                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::total        37499                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondFailReq_miss_latency::cpu14.data        64500                       # number of StoreCondFailReq miss cycles
system.cpu14.dcache.StoreCondFailReq_miss_latency::total        64500                       # number of StoreCondFailReq miss cycles
system.cpu14.dcache.demand_miss_latency::cpu14.data     25751155                       # number of demand (read+write) miss cycles
system.cpu14.dcache.demand_miss_latency::total     25751155                       # number of demand (read+write) miss cycles
system.cpu14.dcache.overall_miss_latency::cpu14.data     25751155                       # number of overall miss cycles
system.cpu14.dcache.overall_miss_latency::total     25751155                       # number of overall miss cycles
system.cpu14.dcache.ReadReq_accesses::cpu14.data        20443                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total        20443                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::cpu14.data         1256                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total         1256                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.SoftPFReq_accesses::cpu14.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu14.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::cpu14.data           12                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total           12                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::cpu14.data            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::cpu14.data        21699                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total        21699                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::cpu14.data        21705                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total        21705                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::cpu14.data     0.026464                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.026464                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::cpu14.data     0.032643                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.032643                       # miss rate for WriteReq accesses
system.cpu14.dcache.SoftPFReq_miss_rate::cpu14.data            1                       # miss rate for SoftPFReq accesses
system.cpu14.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::cpu14.data     0.833333                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.833333                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::cpu14.data            1                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::cpu14.data     0.026822                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.026822                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::cpu14.data     0.027091                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.027091                       # miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_miss_latency::cpu14.data 41517.406654                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::total 41517.406654                       # average ReadReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::cpu14.data 80249.707317                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::total 80249.707317                       # average WriteReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::cpu14.data 20649.600000                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::total 20649.600000                       # average LoadLockedReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::cpu14.data  7499.800000                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::total  7499.800000                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondFailReq_avg_miss_latency::cpu14.data          inf                       # average StoreCondFailReq miss latency
system.cpu14.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu14.dcache.demand_avg_miss_latency::cpu14.data 44245.970790                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::total 44245.970790                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::cpu14.data 43794.481293                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::total 43794.481293                       # average overall miss latency
system.cpu14.dcache.blocked_cycles::no_mshrs         4300                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs             192                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs    22.395833                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.ReadReq_mshr_hits::cpu14.data          298                       # number of ReadReq MSHR hits
system.cpu14.dcache.ReadReq_mshr_hits::total          298                       # number of ReadReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::cpu14.data           23                       # number of WriteReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::total           23                       # number of WriteReq MSHR hits
system.cpu14.dcache.demand_mshr_hits::cpu14.data          321                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.demand_mshr_hits::total          321                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.overall_mshr_hits::cpu14.data          321                       # number of overall MSHR hits
system.cpu14.dcache.overall_mshr_hits::total          321                       # number of overall MSHR hits
system.cpu14.dcache.ReadReq_mshr_misses::cpu14.data          243                       # number of ReadReq MSHR misses
system.cpu14.dcache.ReadReq_mshr_misses::total          243                       # number of ReadReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::cpu14.data           18                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu14.dcache.SoftPFReq_mshr_misses::cpu14.data            3                       # number of SoftPFReq MSHR misses
system.cpu14.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::cpu14.data           10                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::total           10                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::cpu14.data            5                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::total            5                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.demand_mshr_misses::cpu14.data          261                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.demand_mshr_misses::total          261                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.overall_mshr_misses::cpu14.data          264                       # number of overall MSHR misses
system.cpu14.dcache.overall_mshr_misses::total          264                       # number of overall MSHR misses
system.cpu14.dcache.ReadReq_mshr_miss_latency::cpu14.data     10887115                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_latency::total     10887115                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::cpu14.data      1097756                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::total      1097756                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.SoftPFReq_mshr_miss_latency::cpu14.data       453750                       # number of SoftPFReq MSHR miss cycles
system.cpu14.dcache.SoftPFReq_mshr_miss_latency::total       453750                       # number of SoftPFReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::cpu14.data       174004                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::total       174004                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::cpu14.data        27001                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::total        27001                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondFailReq_mshr_miss_latency::cpu14.data        58500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu14.dcache.StoreCondFailReq_mshr_miss_latency::total        58500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::cpu14.data     11984871                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::total     11984871                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::cpu14.data     12438621                       # number of overall MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::total     12438621                       # number of overall MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_rate::cpu14.data     0.011887                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::total     0.011887                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::cpu14.data     0.014331                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::total     0.014331                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.SoftPFReq_mshr_miss_rate::cpu14.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu14.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::cpu14.data     0.833333                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::total     0.833333                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::cpu14.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_mshr_miss_rate::cpu14.data     0.012028                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::total     0.012028                       # mshr miss rate for demand accesses
system.cpu14.dcache.overall_mshr_miss_rate::cpu14.data     0.012163                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::total     0.012163                       # mshr miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::cpu14.data 44802.942387                       # average ReadReq mshr miss latency
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::total 44802.942387                       # average ReadReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::cpu14.data 60986.444444                       # average WriteReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::total 60986.444444                       # average WriteReq mshr miss latency
system.cpu14.dcache.SoftPFReq_avg_mshr_miss_latency::cpu14.data       151250                       # average SoftPFReq mshr miss latency
system.cpu14.dcache.SoftPFReq_avg_mshr_miss_latency::total       151250                       # average SoftPFReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu14.data 17400.400000                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::total 17400.400000                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::cpu14.data  5400.200000                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::total  5400.200000                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu14.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu14.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::cpu14.data 45919.045977                       # average overall mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::total 45919.045977                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::cpu14.data 47115.988636                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::total 47115.988636                       # average overall mshr miss latency
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements               0                       # number of replacements
system.cpu14.icache.tags.tagsinuse          10.089810                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs              8056                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs              50                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs          161.120000                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst    10.089810                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.019707                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.019707                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024           50                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::1           43                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.097656                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses           16304                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses          16304                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::cpu14.inst         8056                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total          8056                       # number of ReadReq hits
system.cpu14.icache.demand_hits::cpu14.inst         8056                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total           8056                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::cpu14.inst         8056                       # number of overall hits
system.cpu14.icache.overall_hits::total          8056                       # number of overall hits
system.cpu14.icache.ReadReq_misses::cpu14.inst           71                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total           71                       # number of ReadReq misses
system.cpu14.icache.demand_misses::cpu14.inst           71                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total           71                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::cpu14.inst           71                       # number of overall misses
system.cpu14.icache.overall_misses::total           71                       # number of overall misses
system.cpu14.icache.ReadReq_miss_latency::cpu14.inst      6397248                       # number of ReadReq miss cycles
system.cpu14.icache.ReadReq_miss_latency::total      6397248                       # number of ReadReq miss cycles
system.cpu14.icache.demand_miss_latency::cpu14.inst      6397248                       # number of demand (read+write) miss cycles
system.cpu14.icache.demand_miss_latency::total      6397248                       # number of demand (read+write) miss cycles
system.cpu14.icache.overall_miss_latency::cpu14.inst      6397248                       # number of overall miss cycles
system.cpu14.icache.overall_miss_latency::total      6397248                       # number of overall miss cycles
system.cpu14.icache.ReadReq_accesses::cpu14.inst         8127                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total         8127                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::cpu14.inst         8127                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total         8127                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::cpu14.inst         8127                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total         8127                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::cpu14.inst     0.008736                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.008736                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::cpu14.inst     0.008736                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.008736                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::cpu14.inst     0.008736                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.008736                       # miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_miss_latency::cpu14.inst 90102.084507                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::total 90102.084507                       # average ReadReq miss latency
system.cpu14.icache.demand_avg_miss_latency::cpu14.inst 90102.084507                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::total 90102.084507                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::cpu14.inst 90102.084507                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::total 90102.084507                       # average overall miss latency
system.cpu14.icache.blocked_cycles::no_mshrs           80                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs           40                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.ReadReq_mshr_hits::cpu14.inst           21                       # number of ReadReq MSHR hits
system.cpu14.icache.ReadReq_mshr_hits::total           21                       # number of ReadReq MSHR hits
system.cpu14.icache.demand_mshr_hits::cpu14.inst           21                       # number of demand (read+write) MSHR hits
system.cpu14.icache.demand_mshr_hits::total           21                       # number of demand (read+write) MSHR hits
system.cpu14.icache.overall_mshr_hits::cpu14.inst           21                       # number of overall MSHR hits
system.cpu14.icache.overall_mshr_hits::total           21                       # number of overall MSHR hits
system.cpu14.icache.ReadReq_mshr_misses::cpu14.inst           50                       # number of ReadReq MSHR misses
system.cpu14.icache.ReadReq_mshr_misses::total           50                       # number of ReadReq MSHR misses
system.cpu14.icache.demand_mshr_misses::cpu14.inst           50                       # number of demand (read+write) MSHR misses
system.cpu14.icache.demand_mshr_misses::total           50                       # number of demand (read+write) MSHR misses
system.cpu14.icache.overall_mshr_misses::cpu14.inst           50                       # number of overall MSHR misses
system.cpu14.icache.overall_mshr_misses::total           50                       # number of overall MSHR misses
system.cpu14.icache.ReadReq_mshr_miss_latency::cpu14.inst      4888750                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_latency::total      4888750                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::cpu14.inst      4888750                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::total      4888750                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::cpu14.inst      4888750                       # number of overall MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::total      4888750                       # number of overall MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_rate::cpu14.inst     0.006152                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::total     0.006152                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.demand_mshr_miss_rate::cpu14.inst     0.006152                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::total     0.006152                       # mshr miss rate for demand accesses
system.cpu14.icache.overall_mshr_miss_rate::cpu14.inst     0.006152                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::total     0.006152                       # mshr miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::cpu14.inst        97775                       # average ReadReq mshr miss latency
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::total        97775                       # average ReadReq mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::cpu14.inst        97775                       # average overall mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::total        97775                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::cpu14.inst        97775                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::total        97775                       # average overall mshr miss latency
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.branchPred.lookups                 16797                       # Number of BP lookups
system.cpu15.branchPred.condPredicted           16116                       # Number of conditional branches predicted
system.cpu15.branchPred.condIncorrect             238                       # Number of conditional branches incorrect
system.cpu15.branchPred.BTBLookups              16369                       # Number of BTB lookups
system.cpu15.branchPred.BTBHits                 10082                       # Number of BTB hits
system.cpu15.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu15.branchPred.BTBHitPct           61.592034                       # BTB Hit Percentage
system.cpu15.branchPred.usedRAS                   342                       # Number of times the RAS was used to get a target.
system.cpu15.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu15.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu15.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu15.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu15.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu15.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu15.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu15.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu15.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu15.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu15.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu15.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu15.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu15.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu15.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu15.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu15.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu15.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu15.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu15.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.inst_hits                          0                       # ITB inst hits
system.cpu15.dtb.inst_misses                        0                       # ITB inst misses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu15.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu15.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu15.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu15.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu15.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu15.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu15.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu15.dtb.hits                               0                       # DTB hits
system.cpu15.dtb.misses                             0                       # DTB misses
system.cpu15.dtb.accesses                           0                       # DTB accesses
system.cpu15.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu15.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu15.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu15.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu15.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu15.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu15.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu15.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu15.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu15.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu15.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu15.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu15.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu15.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu15.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu15.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu15.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu15.itb.walker.walks                       0                       # Table walker walks requested
system.cpu15.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.inst_hits                          0                       # ITB inst hits
system.cpu15.itb.inst_misses                        0                       # ITB inst misses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu15.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu15.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu15.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu15.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu15.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu15.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu15.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu15.itb.hits                               0                       # DTB hits
system.cpu15.itb.misses                             0                       # DTB misses
system.cpu15.itb.accesses                           0                       # DTB accesses
system.cpu15.numCycles                          36763                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.fetch.icacheStallCycles             9651                       # Number of cycles fetch is stalled on an Icache miss
system.cpu15.fetch.Insts                       106232                       # Number of instructions fetch has processed
system.cpu15.fetch.Branches                     16797                       # Number of branches that fetch encountered
system.cpu15.fetch.predictedBranches            10424                       # Number of branches that fetch has predicted taken
system.cpu15.fetch.Cycles                       22079                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu15.fetch.SquashCycles                   601                       # Number of cycles fetch has spent squashing
system.cpu15.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu15.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu15.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu15.fetch.CacheLines                    8032                       # Number of cache lines fetched
system.cpu15.fetch.IcacheSquashes                  74                       # Number of outstanding Icache misses that were squashed
system.cpu15.fetch.rateDist::samples            32038                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::mean            3.405144                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::stdev           3.766300                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::0                  16874     52.67%     52.67% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::1                    431      1.35%     54.01% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::2                    259      0.81%     54.82% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::3                    305      0.95%     55.77% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::4                    362      1.13%     56.90% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::5                    303      0.95%     57.85% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::6                    283      0.88%     58.73% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::7                   3199      9.99%     68.72% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::8                  10022     31.28%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::total              32038                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.branchRate                0.456900                       # Number of branch fetches per cycle
system.cpu15.fetch.rate                      2.889644                       # Number of inst fetches per cycle
system.cpu15.decode.IdleCycles                   8632                       # Number of cycles decode is idle
system.cpu15.decode.BlockedCycles                9089                       # Number of cycles decode is blocked
system.cpu15.decode.RunCycles                   12854                       # Number of cycles decode is running
system.cpu15.decode.UnblockCycles                1193                       # Number of cycles decode is unblocking
system.cpu15.decode.SquashCycles                  269                       # Number of cycles decode is squashing
system.cpu15.decode.BranchResolved                277                       # Number of times decode resolved a branch
system.cpu15.decode.BranchMispred                  31                       # Number of times decode detected a branch misprediction
system.cpu15.decode.DecodedInsts               104550                       # Number of instructions handled by decode
system.cpu15.decode.SquashedInsts                 101                       # Number of squashed instructions handled by decode
system.cpu15.rename.SquashCycles                  269                       # Number of cycles rename is squashing
system.cpu15.rename.IdleCycles                   9316                       # Number of cycles rename is idle
system.cpu15.rename.BlockCycles                  3211                       # Number of cycles rename is blocking
system.cpu15.rename.serializeStallCycles         3624                       # count of cycles rename stalled for serializing inst
system.cpu15.rename.RunCycles                   13262                       # Number of cycles rename is running
system.cpu15.rename.UnblockCycles                2355                       # Number of cycles rename is unblocking
system.cpu15.rename.RenamedInsts               102922                       # Number of instructions processed by rename
system.cpu15.rename.ROBFullEvents                   3                       # Number of times rename has blocked due to ROB full
system.cpu15.rename.IQFullEvents                 1643                       # Number of times rename has blocked due to IQ full
system.cpu15.rename.LQFullEvents                  302                       # Number of times rename has blocked due to LQ full
system.cpu15.rename.RenamedOperands            159507                       # Number of destination operands rename has renamed
system.cpu15.rename.RenameLookups              503506                       # Number of register rename lookups that rename has made
system.cpu15.rename.int_rename_lookups         154353                       # Number of integer rename lookups
system.cpu15.rename.CommittedMaps              147951                       # Number of HB maps that are committed
system.cpu15.rename.UndoneMaps                  11550                       # Number of HB maps that are undone due to squashing
system.cpu15.rename.serializingInsts               66                       # count of serializing insts renamed
system.cpu15.rename.tempSerializingInsts           67                       # count of temporary serializing insts renamed
system.cpu15.rename.skidInsts                    6248                       # count of insts added to the skid buffer
system.cpu15.memDep0.insertedLoads              20672                       # Number of loads inserted to the mem dependence unit.
system.cpu15.memDep0.insertedStores              1494                       # Number of stores inserted to the mem dependence unit.
system.cpu15.memDep0.conflictingLoads             622                       # Number of conflicting loads.
system.cpu15.memDep0.conflictingStores            272                       # Number of conflicting stores.
system.cpu15.iq.iqInstsAdded                   101003                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu15.iq.iqNonSpecInstsAdded               134                       # Number of non-speculative instructions added to the IQ
system.cpu15.iq.iqInstsIssued                  101014                       # Number of instructions issued
system.cpu15.iq.iqSquashedInstsIssued              66                       # Number of squashed instructions issued
system.cpu15.iq.iqSquashedInstsExamined          5460                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu15.iq.iqSquashedOperandsExamined        15668                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu15.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.cpu15.iq.issued_per_cycle::samples        32038                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::mean       3.152943                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::stdev      2.914834                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::0              9029     28.18%     28.18% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::1              4469     13.95%     42.13% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::2              1311      4.09%     46.22% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::3              5907     18.44%     64.66% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::4               888      2.77%     67.43% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::5               695      2.17%     69.60% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::6              1993      6.22%     75.82% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::7              4751     14.83%     90.65% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::8              2995      9.35%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::total         32038                       # Number of insts issued each cycle
system.cpu15.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntAlu                  3593     50.84%     50.84% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntMult                 2690     38.06%     88.91% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntDiv                     0      0.00%     88.91% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatAdd                   0      0.00%     88.91% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCmp                   0      0.00%     88.91% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCvt                   0      0.00%     88.91% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMult                  0      0.00%     88.91% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatDiv                   0      0.00%     88.91% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatSqrt                  0      0.00%     88.91% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAdd                    0      0.00%     88.91% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAddAcc                 0      0.00%     88.91% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAlu                    0      0.00%     88.91% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCmp                    0      0.00%     88.91% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCvt                    0      0.00%     88.91% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMisc                   0      0.00%     88.91% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMult                   0      0.00%     88.91% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMultAcc                0      0.00%     88.91% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShift                  0      0.00%     88.91% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShiftAcc               0      0.00%     88.91% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSqrt                   0      0.00%     88.91% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAdd               0      0.00%     88.91% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAlu               0      0.00%     88.91% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCmp               0      0.00%     88.91% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCvt               0      0.00%     88.91% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatDiv               0      0.00%     88.91% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMisc              0      0.00%     88.91% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMult              0      0.00%     88.91% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMultAcc            0      0.00%     88.91% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatSqrt              0      0.00%     88.91% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemRead                  669      9.47%     98.37% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemWrite                 115      1.63%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IntAlu               67089     66.42%     66.42% # Type of FU issued
system.cpu15.iq.FU_type_0::IntMult               9604      9.51%     75.92% # Type of FU issued
system.cpu15.iq.FU_type_0::IntDiv                   0      0.00%     75.92% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatAdd                 0      0.00%     75.92% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCmp                 0      0.00%     75.92% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCvt                 0      0.00%     75.92% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMult                0      0.00%     75.92% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatDiv                 0      0.00%     75.92% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatSqrt                0      0.00%     75.92% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAdd                  0      0.00%     75.92% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAddAcc               0      0.00%     75.92% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAlu                  0      0.00%     75.92% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCmp                  0      0.00%     75.92% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCvt                  0      0.00%     75.92% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMisc                 0      0.00%     75.92% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMult                 0      0.00%     75.92% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMultAcc              0      0.00%     75.92% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShift                0      0.00%     75.92% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShiftAcc             0      0.00%     75.92% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSqrt                 0      0.00%     75.92% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAdd             0      0.00%     75.92% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAlu             0      0.00%     75.92% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCmp             0      0.00%     75.92% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCvt             0      0.00%     75.92% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatDiv             0      0.00%     75.92% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMisc            0      0.00%     75.92% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMult            0      0.00%     75.92% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.92% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatSqrt            0      0.00%     75.92% # Type of FU issued
system.cpu15.iq.FU_type_0::MemRead              22991     22.76%     98.68% # Type of FU issued
system.cpu15.iq.FU_type_0::MemWrite              1330      1.32%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::total               101014                       # Type of FU issued
system.cpu15.iq.rate                         2.747708                       # Inst issue rate
system.cpu15.iq.fu_busy_cnt                      7067                       # FU busy when requested
system.cpu15.iq.fu_busy_rate                 0.069961                       # FU busy rate (busy events/executed inst)
system.cpu15.iq.int_inst_queue_reads           241199                       # Number of integer instruction queue reads
system.cpu15.iq.int_inst_queue_writes          106609                       # Number of integer instruction queue writes
system.cpu15.iq.int_inst_queue_wakeup_accesses        97795                       # Number of integer instruction queue wakeup accesses
system.cpu15.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu15.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu15.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu15.iq.int_alu_accesses               108081                       # Number of integer alu accesses
system.cpu15.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu15.iew.lsq.thread0.forwLoads             12                       # Number of loads that had data forwarded from stores
system.cpu15.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu15.iew.lsq.thread0.squashedLoads         1104                       # Number of loads squashed
system.cpu15.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu15.iew.lsq.thread0.memOrderViolation           12                       # Number of memory ordering violations
system.cpu15.iew.lsq.thread0.squashedStores          208                       # Number of stores squashed
system.cpu15.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu15.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu15.iew.lsq.thread0.rescheduledLoads          104                       # Number of loads that were rescheduled
system.cpu15.iew.lsq.thread0.cacheBlocked         2313                       # Number of times an access to memory failed due to the cache being blocked
system.cpu15.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu15.iew.iewSquashCycles                  269                       # Number of cycles IEW is squashing
system.cpu15.iew.iewBlockCycles                  2335                       # Number of cycles IEW is blocking
system.cpu15.iew.iewUnblockCycles                  88                       # Number of cycles IEW is unblocking
system.cpu15.iew.iewDispatchedInsts            101140                       # Number of instructions dispatched to IQ
system.cpu15.iew.iewDispSquashedInsts              11                       # Number of squashed instructions skipped by dispatch
system.cpu15.iew.iewDispLoadInsts               20672                       # Number of dispatched load instructions
system.cpu15.iew.iewDispStoreInsts               1494                       # Number of dispatched store instructions
system.cpu15.iew.iewDispNonSpecInsts               66                       # Number of dispatched non-speculative instructions
system.cpu15.iew.iewIQFullEvents                   23                       # Number of times the IQ has become full, causing a stall
system.cpu15.iew.iewLSQFullEvents                  40                       # Number of times the LSQ has become full, causing a stall
system.cpu15.iew.memOrderViolationEvents           12                       # Number of memory order violations
system.cpu15.iew.predictedTakenIncorrect          138                       # Number of branches that were predicted taken incorrectly
system.cpu15.iew.predictedNotTakenIncorrect           72                       # Number of branches that were predicted not taken incorrectly
system.cpu15.iew.branchMispredicts                210                       # Number of branch mispredicts detected at execute
system.cpu15.iew.iewExecutedInsts              100705                       # Number of executed instructions
system.cpu15.iew.iewExecLoadInsts               22819                       # Number of load instructions executed
system.cpu15.iew.iewExecSquashedInsts             309                       # Number of squashed instructions skipped in execute
system.cpu15.iew.exec_swp                           0                       # number of swp insts executed
system.cpu15.iew.exec_nop                           3                       # number of nop insts executed
system.cpu15.iew.exec_refs                      24143                       # number of memory reference insts executed
system.cpu15.iew.exec_branches                  14682                       # Number of branches executed
system.cpu15.iew.exec_stores                     1324                       # Number of stores executed
system.cpu15.iew.exec_rate                   2.739303                       # Inst execution rate
system.cpu15.iew.wb_sent                        97947                       # cumulative count of insts sent to commit
system.cpu15.iew.wb_count                       97795                       # cumulative count of insts written-back
system.cpu15.iew.wb_producers                   76311                       # num instructions producing a value
system.cpu15.iew.wb_consumers                  125493                       # num instructions consuming a value
system.cpu15.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu15.iew.wb_rate                     2.660147                       # insts written-back per cycle
system.cpu15.iew.wb_fanout                   0.608090                       # average fanout of values written-back
system.cpu15.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu15.commit.commitSquashedInsts          5386                       # The number of squashed insts skipped by commit
system.cpu15.commit.commitNonSpecStalls           125                       # The number of times commit has been forced to stall to communicate backwards
system.cpu15.commit.branchMispredicts             207                       # The number of times a branch was mispredicted
system.cpu15.commit.committed_per_cycle::samples        31258                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::mean     3.060880                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::stdev     3.333502                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::0        10345     33.10%     33.10% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::1         7741     24.76%     57.86% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::2          778      2.49%     60.35% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::3          280      0.90%     61.25% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::4          307      0.98%     62.23% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::5         3016      9.65%     71.88% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::6          161      0.52%     72.39% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::7          774      2.48%     74.87% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::8         7856     25.13%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::total        31258                       # Number of insts commited each cycle
system.cpu15.commit.committedInsts              93972                       # Number of instructions committed
system.cpu15.commit.committedOps                95677                       # Number of ops (including micro ops) committed
system.cpu15.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu15.commit.refs                        20854                       # Number of memory references committed
system.cpu15.commit.loads                       19568                       # Number of loads committed
system.cpu15.commit.membars                        62                       # Number of memory barriers committed
system.cpu15.commit.branches                    14346                       # Number of branches committed
system.cpu15.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu15.commit.int_insts                   81613                       # Number of committed integer instructions.
system.cpu15.commit.function_calls                172                       # Number of function calls committed.
system.cpu15.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IntAlu          65220     68.17%     68.17% # Class of committed instruction
system.cpu15.commit.op_class_0::IntMult          9603     10.04%     78.20% # Class of committed instruction
system.cpu15.commit.op_class_0::IntDiv              0      0.00%     78.20% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatAdd            0      0.00%     78.20% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCmp            0      0.00%     78.20% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCvt            0      0.00%     78.20% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMult            0      0.00%     78.20% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatDiv            0      0.00%     78.20% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatSqrt            0      0.00%     78.20% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAdd             0      0.00%     78.20% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAddAcc            0      0.00%     78.20% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAlu             0      0.00%     78.20% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCmp             0      0.00%     78.20% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCvt             0      0.00%     78.20% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMisc            0      0.00%     78.20% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMult            0      0.00%     78.20% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMultAcc            0      0.00%     78.20% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShift            0      0.00%     78.20% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShiftAcc            0      0.00%     78.20% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSqrt            0      0.00%     78.20% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAdd            0      0.00%     78.20% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAlu            0      0.00%     78.20% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCmp            0      0.00%     78.20% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCvt            0      0.00%     78.20% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatDiv            0      0.00%     78.20% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMisc            0      0.00%     78.20% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMult            0      0.00%     78.20% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.20% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.20% # Class of committed instruction
system.cpu15.commit.op_class_0::MemRead         19568     20.45%     98.66% # Class of committed instruction
system.cpu15.commit.op_class_0::MemWrite         1286      1.34%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::total           95677                       # Class of committed instruction
system.cpu15.commit.bw_lim_events                7856                       # number cycles where commit BW limit reached
system.cpu15.rob.rob_reads                     123763                       # The number of ROB reads
system.cpu15.rob.rob_writes                    202987                       # The number of ROB writes
system.cpu15.timesIdled                            46                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu15.idleCycles                          4725                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu15.quiesceCycles                     114302                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu15.committedInsts                     93972                       # Number of Instructions Simulated
system.cpu15.committedOps                       95677                       # Number of Ops (including micro ops) Simulated
system.cpu15.cpi                             0.391212                       # CPI: Cycles Per Instruction
system.cpu15.cpi_total                       0.391212                       # CPI: Total CPI of All Threads
system.cpu15.ipc                             2.556157                       # IPC: Instructions Per Cycle
system.cpu15.ipc_total                       2.556157                       # IPC: Total IPC of All Threads
system.cpu15.int_regfile_reads                 150297                       # number of integer regfile reads
system.cpu15.int_regfile_writes                 66092                       # number of integer regfile writes
system.cpu15.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu15.cc_regfile_reads                  362295                       # number of cc regfile reads
system.cpu15.cc_regfile_writes                  85627                       # number of cc regfile writes
system.cpu15.misc_regfile_reads                 23308                       # number of misc regfile reads
system.cpu15.misc_regfile_writes                   39                       # number of misc regfile writes
system.cpu15.dcache.tags.replacements               0                       # number of replacements
system.cpu15.dcache.tags.tagsinuse          44.837925                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs             21093                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs             254                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs           83.043307                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data    44.837925                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.043787                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.043787                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024          254                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::1          236                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.248047                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses           43598                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses          43598                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::cpu15.data        19861                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total         19861                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::cpu15.data         1233                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total         1233                       # number of WriteReq hits
system.cpu15.dcache.LoadLockedReq_hits::cpu15.data            3                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu15.dcache.demand_hits::cpu15.data        21094                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total          21094                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::cpu15.data        21094                       # number of overall hits
system.cpu15.dcache.overall_hits::total         21094                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::cpu15.data          509                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total          509                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::cpu15.data           41                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total           41                       # number of WriteReq misses
system.cpu15.dcache.SoftPFReq_misses::cpu15.data            6                       # number of SoftPFReq misses
system.cpu15.dcache.SoftPFReq_misses::total            6                       # number of SoftPFReq misses
system.cpu15.dcache.LoadLockedReq_misses::cpu15.data            7                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total            7                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::cpu15.data            4                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::cpu15.data          550                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total          550                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::cpu15.data          556                       # number of overall misses
system.cpu15.dcache.overall_misses::total          556                       # number of overall misses
system.cpu15.dcache.ReadReq_miss_latency::cpu15.data     21179035                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_miss_latency::total     21179035                       # number of ReadReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::cpu15.data      2898738                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::total      2898738                       # number of WriteReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::cpu15.data       176997                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::total       176997                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::cpu15.data        37500                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::total        37500                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondFailReq_miss_latency::cpu15.data        33001                       # number of StoreCondFailReq miss cycles
system.cpu15.dcache.StoreCondFailReq_miss_latency::total        33001                       # number of StoreCondFailReq miss cycles
system.cpu15.dcache.demand_miss_latency::cpu15.data     24077773                       # number of demand (read+write) miss cycles
system.cpu15.dcache.demand_miss_latency::total     24077773                       # number of demand (read+write) miss cycles
system.cpu15.dcache.overall_miss_latency::cpu15.data     24077773                       # number of overall miss cycles
system.cpu15.dcache.overall_miss_latency::total     24077773                       # number of overall miss cycles
system.cpu15.dcache.ReadReq_accesses::cpu15.data        20370                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total        20370                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::cpu15.data         1274                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total         1274                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.SoftPFReq_accesses::cpu15.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu15.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::cpu15.data           10                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total           10                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::cpu15.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::cpu15.data        21644                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total        21644                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::cpu15.data        21650                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total        21650                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::cpu15.data     0.024988                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.024988                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::cpu15.data     0.032182                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.032182                       # miss rate for WriteReq accesses
system.cpu15.dcache.SoftPFReq_miss_rate::cpu15.data            1                       # miss rate for SoftPFReq accesses
system.cpu15.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::cpu15.data     0.700000                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.700000                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::cpu15.data            1                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::cpu15.data     0.025411                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.025411                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::cpu15.data     0.025681                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.025681                       # miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_miss_latency::cpu15.data 41609.106090                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::total 41609.106090                       # average ReadReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::cpu15.data 70700.926829                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::total 70700.926829                       # average WriteReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::cpu15.data 25285.285714                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::total 25285.285714                       # average LoadLockedReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::cpu15.data         9375                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::total         9375                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondFailReq_avg_miss_latency::cpu15.data          inf                       # average StoreCondFailReq miss latency
system.cpu15.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu15.dcache.demand_avg_miss_latency::cpu15.data 43777.769091                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::total 43777.769091                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::cpu15.data 43305.347122                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::total 43305.347122                       # average overall miss latency
system.cpu15.dcache.blocked_cycles::no_mshrs         4249                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs             192                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs    22.130208                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.ReadReq_mshr_hits::cpu15.data          267                       # number of ReadReq MSHR hits
system.cpu15.dcache.ReadReq_mshr_hits::total          267                       # number of ReadReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::cpu15.data           22                       # number of WriteReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::total           22                       # number of WriteReq MSHR hits
system.cpu15.dcache.demand_mshr_hits::cpu15.data          289                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.demand_mshr_hits::total          289                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.overall_mshr_hits::cpu15.data          289                       # number of overall MSHR hits
system.cpu15.dcache.overall_mshr_hits::total          289                       # number of overall MSHR hits
system.cpu15.dcache.ReadReq_mshr_misses::cpu15.data          242                       # number of ReadReq MSHR misses
system.cpu15.dcache.ReadReq_mshr_misses::total          242                       # number of ReadReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::cpu15.data           19                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::total           19                       # number of WriteReq MSHR misses
system.cpu15.dcache.SoftPFReq_mshr_misses::cpu15.data            3                       # number of SoftPFReq MSHR misses
system.cpu15.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::cpu15.data            7                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::total            7                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::cpu15.data            4                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.demand_mshr_misses::cpu15.data          261                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.demand_mshr_misses::total          261                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.overall_mshr_misses::cpu15.data          264                       # number of overall MSHR misses
system.cpu15.dcache.overall_mshr_misses::total          264                       # number of overall MSHR misses
system.cpu15.dcache.ReadReq_mshr_miss_latency::cpu15.data     10666111                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_latency::total     10666111                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::cpu15.data      1000006                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::total      1000006                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.SoftPFReq_mshr_miss_latency::cpu15.data       258500                       # number of SoftPFReq MSHR miss cycles
system.cpu15.dcache.SoftPFReq_mshr_miss_latency::total       258500                       # number of SoftPFReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::cpu15.data       154503                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::total       154503                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::cpu15.data        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::total        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondFailReq_mshr_miss_latency::cpu15.data        29499                       # number of StoreCondFailReq MSHR miss cycles
system.cpu15.dcache.StoreCondFailReq_mshr_miss_latency::total        29499                       # number of StoreCondFailReq MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::cpu15.data     11666117                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::total     11666117                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::cpu15.data     11924617                       # number of overall MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::total     11924617                       # number of overall MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_rate::cpu15.data     0.011880                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::total     0.011880                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::cpu15.data     0.014914                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::total     0.014914                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.SoftPFReq_mshr_miss_rate::cpu15.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu15.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::cpu15.data     0.700000                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::total     0.700000                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::cpu15.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_mshr_miss_rate::cpu15.data     0.012059                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::total     0.012059                       # mshr miss rate for demand accesses
system.cpu15.dcache.overall_mshr_miss_rate::cpu15.data     0.012194                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::total     0.012194                       # mshr miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::cpu15.data 44074.838843                       # average ReadReq mshr miss latency
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::total 44074.838843                       # average ReadReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::cpu15.data 52631.894737                       # average WriteReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::total 52631.894737                       # average WriteReq mshr miss latency
system.cpu15.dcache.SoftPFReq_avg_mshr_miss_latency::cpu15.data 86166.666667                       # average SoftPFReq mshr miss latency
system.cpu15.dcache.SoftPFReq_avg_mshr_miss_latency::total 86166.666667                       # average SoftPFReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu15.data 22071.857143                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::total 22071.857143                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::cpu15.data         7125                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::total         7125                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu15.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu15.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::cpu15.data 44697.766284                       # average overall mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::total 44697.766284                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::cpu15.data 45169.003788                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::total 45169.003788                       # average overall mshr miss latency
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements               0                       # number of replacements
system.cpu15.icache.tags.tagsinuse          10.164658                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs              7963                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs              51                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs          156.137255                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst    10.164658                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.019853                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.019853                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024           51                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::1           44                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.099609                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses           16115                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses          16115                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::cpu15.inst         7963                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total          7963                       # number of ReadReq hits
system.cpu15.icache.demand_hits::cpu15.inst         7963                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total           7963                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::cpu15.inst         7963                       # number of overall hits
system.cpu15.icache.overall_hits::total          7963                       # number of overall hits
system.cpu15.icache.ReadReq_misses::cpu15.inst           69                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total           69                       # number of ReadReq misses
system.cpu15.icache.demand_misses::cpu15.inst           69                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total           69                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::cpu15.inst           69                       # number of overall misses
system.cpu15.icache.overall_misses::total           69                       # number of overall misses
system.cpu15.icache.ReadReq_miss_latency::cpu15.inst      5441500                       # number of ReadReq miss cycles
system.cpu15.icache.ReadReq_miss_latency::total      5441500                       # number of ReadReq miss cycles
system.cpu15.icache.demand_miss_latency::cpu15.inst      5441500                       # number of demand (read+write) miss cycles
system.cpu15.icache.demand_miss_latency::total      5441500                       # number of demand (read+write) miss cycles
system.cpu15.icache.overall_miss_latency::cpu15.inst      5441500                       # number of overall miss cycles
system.cpu15.icache.overall_miss_latency::total      5441500                       # number of overall miss cycles
system.cpu15.icache.ReadReq_accesses::cpu15.inst         8032                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total         8032                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::cpu15.inst         8032                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total         8032                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::cpu15.inst         8032                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total         8032                       # number of overall (read+write) accesses
system.cpu15.icache.ReadReq_miss_rate::cpu15.inst     0.008591                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.008591                       # miss rate for ReadReq accesses
system.cpu15.icache.demand_miss_rate::cpu15.inst     0.008591                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.008591                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::cpu15.inst     0.008591                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.008591                       # miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_miss_latency::cpu15.inst 78862.318841                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::total 78862.318841                       # average ReadReq miss latency
system.cpu15.icache.demand_avg_miss_latency::cpu15.inst 78862.318841                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::total 78862.318841                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::cpu15.inst 78862.318841                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::total 78862.318841                       # average overall miss latency
system.cpu15.icache.blocked_cycles::no_mshrs          127                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs          127                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.ReadReq_mshr_hits::cpu15.inst           18                       # number of ReadReq MSHR hits
system.cpu15.icache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu15.icache.demand_mshr_hits::cpu15.inst           18                       # number of demand (read+write) MSHR hits
system.cpu15.icache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu15.icache.overall_mshr_hits::cpu15.inst           18                       # number of overall MSHR hits
system.cpu15.icache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu15.icache.ReadReq_mshr_misses::cpu15.inst           51                       # number of ReadReq MSHR misses
system.cpu15.icache.ReadReq_mshr_misses::total           51                       # number of ReadReq MSHR misses
system.cpu15.icache.demand_mshr_misses::cpu15.inst           51                       # number of demand (read+write) MSHR misses
system.cpu15.icache.demand_mshr_misses::total           51                       # number of demand (read+write) MSHR misses
system.cpu15.icache.overall_mshr_misses::cpu15.inst           51                       # number of overall MSHR misses
system.cpu15.icache.overall_mshr_misses::total           51                       # number of overall MSHR misses
system.cpu15.icache.ReadReq_mshr_miss_latency::cpu15.inst      4332500                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_latency::total      4332500                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::cpu15.inst      4332500                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::total      4332500                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::cpu15.inst      4332500                       # number of overall MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::total      4332500                       # number of overall MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_rate::cpu15.inst     0.006350                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::total     0.006350                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.demand_mshr_miss_rate::cpu15.inst     0.006350                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::total     0.006350                       # mshr miss rate for demand accesses
system.cpu15.icache.overall_mshr_miss_rate::cpu15.inst     0.006350                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::total     0.006350                       # mshr miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::cpu15.inst 84950.980392                       # average ReadReq mshr miss latency
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::total 84950.980392                       # average ReadReq mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::cpu15.inst 84950.980392                       # average overall mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::total 84950.980392                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::cpu15.inst 84950.980392                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::total 84950.980392                       # average overall mshr miss latency
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                5461                       # Transaction distribution
system.membus.trans_dist::ReadResp               5460                       # Transaction distribution
system.membus.trans_dist::Writeback               104                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               27                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             48                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              75                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq           19                       # Transaction distribution
system.membus.trans_dist::UpgradeFailResp           19                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1094                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1094                       # Transaction distribution
system.membus.pkt_count_system.cpu00.icache.mem_side::system.mem_ctrls.port         1205                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu00.dcache.mem_side::system.mem_ctrls.port         2113                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu01.icache.mem_side::system.mem_ctrls.port          102                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu01.dcache.mem_side::system.mem_ctrls.port          311                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu02.icache.mem_side::system.mem_ctrls.port          104                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu02.dcache.mem_side::system.mem_ctrls.port          318                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu03.icache.mem_side::system.mem_ctrls.port          104                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu03.dcache.mem_side::system.mem_ctrls.port          320                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu04.icache.mem_side::system.mem_ctrls.port          104                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu04.dcache.mem_side::system.mem_ctrls.port          320                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu05.icache.mem_side::system.mem_ctrls.port          104                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu05.dcache.mem_side::system.mem_ctrls.port          305                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu06.icache.mem_side::system.mem_ctrls.port          102                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu06.dcache.mem_side::system.mem_ctrls.port          320                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu07.icache.mem_side::system.mem_ctrls.port          104                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu07.dcache.mem_side::system.mem_ctrls.port          308                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu08.icache.mem_side::system.mem_ctrls.port          104                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu08.dcache.mem_side::system.mem_ctrls.port          308                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu09.icache.mem_side::system.mem_ctrls.port          104                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu09.dcache.mem_side::system.mem_ctrls.port          306                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu10.icache.mem_side::system.mem_ctrls.port          106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu10.dcache.mem_side::system.mem_ctrls.port          302                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu11.icache.mem_side::system.mem_ctrls.port          106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu11.dcache.mem_side::system.mem_ctrls.port          302                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu12.icache.mem_side::system.mem_ctrls.port          108                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu12.dcache.mem_side::system.mem_ctrls.port          298                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu13.icache.mem_side::system.mem_ctrls.port          112                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu13.dcache.mem_side::system.mem_ctrls.port          299                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu14.icache.mem_side::system.mem_ctrls.port          100                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu14.dcache.mem_side::system.mem_ctrls.port          302                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu15.icache.mem_side::system.mem_ctrls.port          102                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu15.dcache.mem_side::system.mem_ctrls.port          298                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   9501                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu00.icache.mem_side::system.mem_ctrls.port        38528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu00.dcache.mem_side::system.mem_ctrls.port        69952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu01.icache.mem_side::system.mem_ctrls.port         3264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu01.dcache.mem_side::system.mem_ctrls.port         1344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu02.icache.mem_side::system.mem_ctrls.port         3328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu02.dcache.mem_side::system.mem_ctrls.port         1408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu03.icache.mem_side::system.mem_ctrls.port         3328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu03.dcache.mem_side::system.mem_ctrls.port         1472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu04.icache.mem_side::system.mem_ctrls.port         3328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu04.dcache.mem_side::system.mem_ctrls.port         1408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu05.icache.mem_side::system.mem_ctrls.port         3328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu05.dcache.mem_side::system.mem_ctrls.port         1472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu06.icache.mem_side::system.mem_ctrls.port         3264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu06.dcache.mem_side::system.mem_ctrls.port         1472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu07.icache.mem_side::system.mem_ctrls.port         3328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu07.dcache.mem_side::system.mem_ctrls.port         1728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu08.icache.mem_side::system.mem_ctrls.port         3328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu08.dcache.mem_side::system.mem_ctrls.port         1792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu09.icache.mem_side::system.mem_ctrls.port         3328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu09.dcache.mem_side::system.mem_ctrls.port         1600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu10.icache.mem_side::system.mem_ctrls.port         3392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu10.dcache.mem_side::system.mem_ctrls.port         1472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu11.icache.mem_side::system.mem_ctrls.port         3392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu11.dcache.mem_side::system.mem_ctrls.port         1664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu12.icache.mem_side::system.mem_ctrls.port         3456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu12.dcache.mem_side::system.mem_ctrls.port         1600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu13.icache.mem_side::system.mem_ctrls.port         3584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu13.dcache.mem_side::system.mem_ctrls.port         1600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu14.icache.mem_side::system.mem_ctrls.port         3200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu14.dcache.mem_side::system.mem_ctrls.port         1408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu15.icache.mem_side::system.mem_ctrls.port         3264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu15.dcache.mem_side::system.mem_ctrls.port         1472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  181504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             3900                       # Total snoops (count)
system.membus.snoop_fanout::samples              6756                       # Request fanout histogram
system.membus.snoop_fanout::mean                   31                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::6                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::7                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::8                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::9                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::10                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::11                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::12                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::13                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::14                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::15                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::16                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::17                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::18                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::19                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::20                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::21                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::22                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::23                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::24                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::25                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::26                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::27                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::28                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::29                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::30                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::31                   6756    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::32                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value              31                       # Request fanout histogram
system.membus.snoop_fanout::max_value              31                       # Request fanout histogram
system.membus.snoop_fanout::total                6756                       # Request fanout histogram
system.membus.reqLayer0.occupancy             8045737                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              10.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy            3197000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.2                       # Layer utilization (%)
system.membus.respLayer2.occupancy            5300239                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              7.0                       # Layer utilization (%)
system.membus.respLayer5.occupancy             272500                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              0.4                       # Layer utilization (%)
system.membus.respLayer6.occupancy            1547769                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              2.0                       # Layer utilization (%)
system.membus.respLayer9.occupancy             278750                       # Layer occupancy (ticks)
system.membus.respLayer9.utilization              0.4                       # Layer utilization (%)
system.membus.respLayer10.occupancy           1579279                       # Layer occupancy (ticks)
system.membus.respLayer10.utilization             2.1                       # Layer utilization (%)
system.membus.respLayer13.occupancy            274000                       # Layer occupancy (ticks)
system.membus.respLayer13.utilization             0.4                       # Layer utilization (%)
system.membus.respLayer14.occupancy           1574820                       # Layer occupancy (ticks)
system.membus.respLayer14.utilization             2.1                       # Layer utilization (%)
system.membus.respLayer17.occupancy            278000                       # Layer occupancy (ticks)
system.membus.respLayer17.utilization             0.4                       # Layer utilization (%)
system.membus.respLayer18.occupancy           1558869                       # Layer occupancy (ticks)
system.membus.respLayer18.utilization             2.1                       # Layer utilization (%)
system.membus.respLayer21.occupancy            277500                       # Layer occupancy (ticks)
system.membus.respLayer21.utilization             0.4                       # Layer utilization (%)
system.membus.respLayer22.occupancy           1471386                       # Layer occupancy (ticks)
system.membus.respLayer22.utilization             1.9                       # Layer utilization (%)
system.membus.respLayer25.occupancy            276250                       # Layer occupancy (ticks)
system.membus.respLayer25.utilization             0.4                       # Layer utilization (%)
system.membus.respLayer26.occupancy           1574046                       # Layer occupancy (ticks)
system.membus.respLayer26.utilization             2.1                       # Layer utilization (%)
system.membus.respLayer29.occupancy            278750                       # Layer occupancy (ticks)
system.membus.respLayer29.utilization             0.4                       # Layer utilization (%)
system.membus.respLayer30.occupancy           1468859                       # Layer occupancy (ticks)
system.membus.respLayer30.utilization             1.9                       # Layer utilization (%)
system.membus.respLayer33.occupancy            276000                       # Layer occupancy (ticks)
system.membus.respLayer33.utilization             0.4                       # Layer utilization (%)
system.membus.respLayer34.occupancy           1476363                       # Layer occupancy (ticks)
system.membus.respLayer34.utilization             2.0                       # Layer utilization (%)
system.membus.respLayer37.occupancy            278250                       # Layer occupancy (ticks)
system.membus.respLayer37.utilization             0.4                       # Layer utilization (%)
system.membus.respLayer38.occupancy           1476361                       # Layer occupancy (ticks)
system.membus.respLayer38.utilization             2.0                       # Layer utilization (%)
system.membus.respLayer41.occupancy            283500                       # Layer occupancy (ticks)
system.membus.respLayer41.utilization             0.4                       # Layer utilization (%)
system.membus.respLayer42.occupancy           1452882                       # Layer occupancy (ticks)
system.membus.respLayer42.utilization             1.9                       # Layer utilization (%)
system.membus.respLayer45.occupancy            283499                       # Layer occupancy (ticks)
system.membus.respLayer45.utilization             0.4                       # Layer utilization (%)
system.membus.respLayer46.occupancy           1442628                       # Layer occupancy (ticks)
system.membus.respLayer46.utilization             1.9                       # Layer utilization (%)
system.membus.respLayer49.occupancy            289998                       # Layer occupancy (ticks)
system.membus.respLayer49.utilization             0.4                       # Layer utilization (%)
system.membus.respLayer50.occupancy           1425613                       # Layer occupancy (ticks)
system.membus.respLayer50.utilization             1.9                       # Layer utilization (%)
system.membus.respLayer53.occupancy            301000                       # Layer occupancy (ticks)
system.membus.respLayer53.utilization             0.4                       # Layer utilization (%)
system.membus.respLayer54.occupancy           1430845                       # Layer occupancy (ticks)
system.membus.respLayer54.utilization             1.9                       # Layer utilization (%)
system.membus.respLayer57.occupancy            270499                       # Layer occupancy (ticks)
system.membus.respLayer57.utilization             0.4                       # Layer utilization (%)
system.membus.respLayer58.occupancy           1454874                       # Layer occupancy (ticks)
system.membus.respLayer58.utilization             1.9                       # Layer utilization (%)
system.membus.respLayer61.occupancy            271500                       # Layer occupancy (ticks)
system.membus.respLayer61.utilization             0.4                       # Layer utilization (%)
system.membus.respLayer62.occupancy           1422881                       # Layer occupancy (ticks)
system.membus.respLayer62.utilization             1.9                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
