ISim log file
Running: D:\Workspace\CECS-341\Lab6-IntegrationOfPCIMIDandRFALUDMRF\Top6_Tester_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb D:/Workspace/CECS-341/Lab6-IntegrationOfPCIMIDandRFALUDMRF/Top6_Tester_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
WARNING: File "D:/Workspace/CECS-341/Lab6-IntegrationOfPCIMIDandRFALUDMRF/Top4C.v" Line 3.  For instance RFALUDM/Mux0/, width 64 of formal port A is not equal to width 5 of actual signal Rm.
WARNING: File "D:/Workspace/CECS-341/Lab6-IntegrationOfPCIMIDandRFALUDMRF/Top4C.v" Line 3.  For instance RFALUDM/Mux0/, width 64 of formal port B is not equal to width 5 of actual signal Rt.
WARNING: File "D:/Workspace/CECS-341/Lab6-IntegrationOfPCIMIDandRFALUDMRF/Top4C.v" Line 9.  For instance RFALUDM/Mux0/, width 64 of formal port Output is not equal to width 5 of actual signal Mux0ToReg.
WARNING: File "D:/Workspace/CECS-341/Lab6-IntegrationOfPCIMIDandRFALUDMRF/Top4C.v" Line 10.  For instance RFALUDM/DM/, width 8 of formal port Address is not equal to width 64 of actual signal ALUToDMAndMux2.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
Stopped at time : 80 ns :  in File "D:/Workspace/CECS-341/Lab6-IntegrationOfPCIMIDandRFALUDMRF/Top6_Tester.v" Line 98 
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
WARNING: File "D:/Workspace/CECS-341/Lab6-IntegrationOfPCIMIDandRFALUDMRF/Top4C.v" Line 3.  For instance RFALUDM/Mux0/, width 64 of formal port A is not equal to width 5 of actual signal Rm.
WARNING: File "D:/Workspace/CECS-341/Lab6-IntegrationOfPCIMIDandRFALUDMRF/Top4C.v" Line 3.  For instance RFALUDM/Mux0/, width 64 of formal port B is not equal to width 5 of actual signal Rt.
WARNING: File "D:/Workspace/CECS-341/Lab6-IntegrationOfPCIMIDandRFALUDMRF/Top4C.v" Line 9.  For instance RFALUDM/Mux0/, width 64 of formal port Output is not equal to width 5 of actual signal Mux0ToReg.
WARNING: File "D:/Workspace/CECS-341/Lab6-IntegrationOfPCIMIDandRFALUDMRF/Top4C.v" Line 10.  For instance RFALUDM/DM/, width 8 of formal port Address is not equal to width 64 of actual signal ALUToDMAndMux2.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
Stopped at time : 80 ns :  in File "D:/Workspace/CECS-341/Lab6-IntegrationOfPCIMIDandRFALUDMRF/Top6_Tester.v" Line 98 
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
WARNING: File "D:/Workspace/CECS-341/Lab6-IntegrationOfPCIMIDandRFALUDMRF/Top4C.v" Line 3.  For instance RFALUDM/Mux0/, width 64 of formal port A is not equal to width 5 of actual signal Rm.
WARNING: File "D:/Workspace/CECS-341/Lab6-IntegrationOfPCIMIDandRFALUDMRF/Top4C.v" Line 3.  For instance RFALUDM/Mux0/, width 64 of formal port B is not equal to width 5 of actual signal Rt.
WARNING: File "D:/Workspace/CECS-341/Lab6-IntegrationOfPCIMIDandRFALUDMRF/Top4C.v" Line 9.  For instance RFALUDM/Mux0/, width 64 of formal port Output is not equal to width 5 of actual signal Mux0ToReg.
WARNING: File "D:/Workspace/CECS-341/Lab6-IntegrationOfPCIMIDandRFALUDMRF/Top4C.v" Line 10.  For instance RFALUDM/DM/, width 8 of formal port Address is not equal to width 64 of actual signal ALUToDMAndMux2.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
Stopped at time : 80 ns :  in File "D:/Workspace/CECS-341/Lab6-IntegrationOfPCIMIDandRFALUDMRF/Top6_Tester.v" Line 98 
