<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>MipsInstrInfo.h source code [llvm/llvm/lib/Target/Mips/MipsInstrInfo.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::MipsInstrInfo "/>
<link rel="stylesheet" href="../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/Mips/MipsInstrInfo.h'; var root_path = '../../../../..'; var data_path = '../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>Mips</a>/<a href='MipsInstrInfo.h.html'>MipsInstrInfo.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- MipsInstrInfo.h - Mips Instruction Information -----------*- C++ -*-===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file contains the Mips implementation of the TargetInstrInfo class.</i></td></tr>
<tr><th id="10">10</th><td><i>//</i></td></tr>
<tr><th id="11">11</th><td><i>// FIXME: We need to override TargetInstrInfo::getInlineAsmLength method in</i></td></tr>
<tr><th id="12">12</th><td><i>// order for MipsLongBranch pass to work correctly when the code has inline</i></td></tr>
<tr><th id="13">13</th><td><i>// assembly.  The returned value doesn't have to be the asm instruction's exact</i></td></tr>
<tr><th id="14">14</th><td><i>// size in bytes; MipsLongBranch only expects it to be the correct upper bound.</i></td></tr>
<tr><th id="15">15</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="16">16</th><td></td></tr>
<tr><th id="17">17</th><td><u>#<span data-ppcond="17">ifndef</span> <span class="macro" data-ref="_M/LLVM_LIB_TARGET_MIPS_MIPSINSTRINFO_H">LLVM_LIB_TARGET_MIPS_MIPSINSTRINFO_H</span></u></td></tr>
<tr><th id="18">18</th><td><u>#define <dfn class="macro" id="_M/LLVM_LIB_TARGET_MIPS_MIPSINSTRINFO_H" data-ref="_M/LLVM_LIB_TARGET_MIPS_MIPSINSTRINFO_H">LLVM_LIB_TARGET_MIPS_MIPSINSTRINFO_H</dfn></u></td></tr>
<tr><th id="19">19</th><td></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="MCTargetDesc/MipsMCTargetDesc.h.html">"MCTargetDesc/MipsMCTargetDesc.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="Mips.h.html">"Mips.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="MipsRegisterInfo.h.html">"MipsRegisterInfo.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../include/llvm/ADT/ArrayRef.h.html">"llvm/ADT/ArrayRef.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html">"llvm/CodeGen/MachineBasicBlock.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html">"llvm/CodeGen/MachineInstrBuilder.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineMemOperand.h.html">"llvm/CodeGen/MachineMemOperand.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html">"llvm/CodeGen/TargetInstrInfo.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include &lt;cstdint&gt;</u></td></tr>
<tr><th id="29">29</th><td></td></tr>
<tr><th id="30">30</th><td><u>#define <dfn class="macro" id="_M/GET_INSTRINFO_HEADER" data-ref="_M/GET_INSTRINFO_HEADER">GET_INSTRINFO_HEADER</dfn></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html">"MipsGenInstrInfo.inc"</a></u></td></tr>
<tr><th id="32">32</th><td></td></tr>
<tr><th id="33">33</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="34">34</th><td></td></tr>
<tr><th id="35">35</th><td><b>class</b> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr" id="llvm::MachineInstr">MachineInstr</a>;</td></tr>
<tr><th id="36">36</th><td><b>class</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand" id="llvm::MachineOperand">MachineOperand</a>;</td></tr>
<tr><th id="37">37</th><td><b>class</b> <a class="type" href="Mips.h.html#llvm::MipsSubtarget" title='llvm::MipsSubtarget' data-ref="llvm::MipsSubtarget" data-ref-filename="llvm..MipsSubtarget" id="llvm::MipsSubtarget">MipsSubtarget</a>;</td></tr>
<tr><th id="38">38</th><td><b>class</b> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass" id="llvm::TargetRegisterClass">TargetRegisterClass</a>;</td></tr>
<tr><th id="39">39</th><td><b>class</b> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo" id="llvm::TargetRegisterInfo">TargetRegisterInfo</a>;</td></tr>
<tr><th id="40">40</th><td></td></tr>
<tr><th id="41">41</th><td><b>class</b> <dfn class="type def" id="llvm::MipsInstrInfo" title='llvm::MipsInstrInfo' data-ref="llvm::MipsInstrInfo" data-ref-filename="llvm..MipsInstrInfo">MipsInstrInfo</dfn> : <b>public</b> <a class="type" href="../../../../build/lib/Target/Mips/MipsGenInstrInfo.inc.html#llvm::MipsGenInstrInfo" title='llvm::MipsGenInstrInfo' data-ref="llvm::MipsGenInstrInfo" data-ref-filename="llvm..MipsGenInstrInfo">MipsGenInstrInfo</a> {</td></tr>
<tr><th id="42">42</th><td>  <b>virtual</b> <em>void</em> <dfn class="virtual decl fn" id="_ZN4llvm13MipsInstrInfo6anchorEv" title='llvm::MipsInstrInfo::anchor' data-ref="_ZN4llvm13MipsInstrInfo6anchorEv" data-ref-filename="_ZN4llvm13MipsInstrInfo6anchorEv">anchor</dfn>();</td></tr>
<tr><th id="43">43</th><td></td></tr>
<tr><th id="44">44</th><td><b>protected</b>:</td></tr>
<tr><th id="45">45</th><td>  <em>const</em> <a class="type" href="Mips.h.html#llvm::MipsSubtarget" title='llvm::MipsSubtarget' data-ref="llvm::MipsSubtarget" data-ref-filename="llvm..MipsSubtarget">MipsSubtarget</a> &amp;<dfn class="decl field" id="llvm::MipsInstrInfo::Subtarget" title='llvm::MipsInstrInfo::Subtarget' data-ref="llvm::MipsInstrInfo::Subtarget" data-ref-filename="llvm..MipsInstrInfo..Subtarget">Subtarget</dfn>;</td></tr>
<tr><th id="46">46</th><td>  <em>unsigned</em> <dfn class="decl field" id="llvm::MipsInstrInfo::UncondBrOpc" title='llvm::MipsInstrInfo::UncondBrOpc' data-ref="llvm::MipsInstrInfo::UncondBrOpc" data-ref-filename="llvm..MipsInstrInfo..UncondBrOpc">UncondBrOpc</dfn>;</td></tr>
<tr><th id="47">47</th><td></td></tr>
<tr><th id="48">48</th><td><b>public</b>:</td></tr>
<tr><th id="49">49</th><td>  <b>enum</b> <dfn class="type def" id="llvm::MipsInstrInfo::BranchType" title='llvm::MipsInstrInfo::BranchType' data-ref="llvm::MipsInstrInfo::BranchType" data-ref-filename="llvm..MipsInstrInfo..BranchType">BranchType</dfn> {</td></tr>
<tr><th id="50">50</th><td>    <dfn class="enum" id="llvm::MipsInstrInfo::BT_None" title='llvm::MipsInstrInfo::BT_None' data-ref="llvm::MipsInstrInfo::BT_None" data-ref-filename="llvm..MipsInstrInfo..BT_None">BT_None</dfn>,       <i>// Couldn't analyze branch.</i></td></tr>
<tr><th id="51">51</th><td>    <dfn class="enum" id="llvm::MipsInstrInfo::BT_NoBranch" title='llvm::MipsInstrInfo::BT_NoBranch' data-ref="llvm::MipsInstrInfo::BT_NoBranch" data-ref-filename="llvm..MipsInstrInfo..BT_NoBranch">BT_NoBranch</dfn>,   <i>// No branches found.</i></td></tr>
<tr><th id="52">52</th><td>    <dfn class="enum" id="llvm::MipsInstrInfo::BT_Uncond" title='llvm::MipsInstrInfo::BT_Uncond' data-ref="llvm::MipsInstrInfo::BT_Uncond" data-ref-filename="llvm..MipsInstrInfo..BT_Uncond">BT_Uncond</dfn>,     <i>// One unconditional branch.</i></td></tr>
<tr><th id="53">53</th><td>    <dfn class="enum" id="llvm::MipsInstrInfo::BT_Cond" title='llvm::MipsInstrInfo::BT_Cond' data-ref="llvm::MipsInstrInfo::BT_Cond" data-ref-filename="llvm..MipsInstrInfo..BT_Cond">BT_Cond</dfn>,       <i>// One conditional branch.</i></td></tr>
<tr><th id="54">54</th><td>    <dfn class="enum" id="llvm::MipsInstrInfo::BT_CondUncond" title='llvm::MipsInstrInfo::BT_CondUncond' data-ref="llvm::MipsInstrInfo::BT_CondUncond" data-ref-filename="llvm..MipsInstrInfo..BT_CondUncond">BT_CondUncond</dfn>, <i>// A conditional branch followed by an unconditional branch.</i></td></tr>
<tr><th id="55">55</th><td>    <dfn class="enum" id="llvm::MipsInstrInfo::BT_Indirect" title='llvm::MipsInstrInfo::BT_Indirect' data-ref="llvm::MipsInstrInfo::BT_Indirect" data-ref-filename="llvm..MipsInstrInfo..BT_Indirect">BT_Indirect</dfn>    <i>// One indirct branch.</i></td></tr>
<tr><th id="56">56</th><td>  };</td></tr>
<tr><th id="57">57</th><td></td></tr>
<tr><th id="58">58</th><td>  <b>explicit</b> <dfn class="decl fn" id="_ZN4llvm13MipsInstrInfoC1ERKNS_13MipsSubtargetEj" title='llvm::MipsInstrInfo::MipsInstrInfo' data-ref="_ZN4llvm13MipsInstrInfoC1ERKNS_13MipsSubtargetEj" data-ref-filename="_ZN4llvm13MipsInstrInfoC1ERKNS_13MipsSubtargetEj">MipsInstrInfo</dfn>(<em>const</em> <a class="type" href="Mips.h.html#llvm::MipsSubtarget" title='llvm::MipsSubtarget' data-ref="llvm::MipsSubtarget" data-ref-filename="llvm..MipsSubtarget">MipsSubtarget</a> &amp;<dfn class="local col2 decl" id="62STI" title='STI' data-type='const llvm::MipsSubtarget &amp;' data-ref="62STI" data-ref-filename="62STI">STI</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="63UncondBrOpc" title='UncondBrOpc' data-type='unsigned int' data-ref="63UncondBrOpc" data-ref-filename="63UncondBrOpc">UncondBrOpc</dfn>);</td></tr>
<tr><th id="59">59</th><td></td></tr>
<tr><th id="60">60</th><td>  <em>static</em> <em>const</em> <a class="type" href="#llvm::MipsInstrInfo" title='llvm::MipsInstrInfo' data-ref="llvm::MipsInstrInfo" data-ref-filename="llvm..MipsInstrInfo">MipsInstrInfo</a> *<dfn class="decl fn" id="_ZN4llvm13MipsInstrInfo6createERNS_13MipsSubtargetE" title='llvm::MipsInstrInfo::create' data-ref="_ZN4llvm13MipsInstrInfo6createERNS_13MipsSubtargetE" data-ref-filename="_ZN4llvm13MipsInstrInfo6createERNS_13MipsSubtargetE">create</dfn>(<a class="type" href="Mips.h.html#llvm::MipsSubtarget" title='llvm::MipsSubtarget' data-ref="llvm::MipsSubtarget" data-ref-filename="llvm..MipsSubtarget">MipsSubtarget</a> &amp;<dfn class="local col4 decl" id="64STI" title='STI' data-type='llvm::MipsSubtarget &amp;' data-ref="64STI" data-ref-filename="64STI">STI</dfn>);</td></tr>
<tr><th id="61">61</th><td></td></tr>
<tr><th id="62">62</th><td>  <i class="doc">/// Branch Analysis</i></td></tr>
<tr><th id="63">63</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm13MipsInstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEb" title='llvm::MipsInstrInfo::analyzeBranch' data-ref="_ZNK4llvm13MipsInstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEb" data-ref-filename="_ZNK4llvm13MipsInstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEb">analyzeBranch</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="65MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="65MBB" data-ref-filename="65MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *&amp;<dfn class="local col6 decl" id="66TBB" title='TBB' data-type='llvm::MachineBasicBlock *&amp;' data-ref="66TBB" data-ref-filename="66TBB">TBB</dfn>,</td></tr>
<tr><th id="64">64</th><td>                     <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *&amp;<dfn class="local col7 decl" id="67FBB" title='FBB' data-type='llvm::MachineBasicBlock *&amp;' data-ref="67FBB" data-ref-filename="67FBB">FBB</dfn>,</td></tr>
<tr><th id="65">65</th><td>                     <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>&gt; &amp;<dfn class="local col8 decl" id="68Cond" title='Cond' data-type='SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;' data-ref="68Cond" data-ref-filename="68Cond">Cond</dfn>,</td></tr>
<tr><th id="66">66</th><td>                     <em>bool</em> <dfn class="local col9 decl" id="69AllowModify" title='AllowModify' data-type='bool' data-ref="69AllowModify" data-ref-filename="69AllowModify">AllowModify</dfn>) <em>const</em> override;</td></tr>
<tr><th id="67">67</th><td></td></tr>
<tr><th id="68">68</th><td>  <em>unsigned</em> <dfn class="virtual decl fn" id="_ZNK4llvm13MipsInstrInfo12removeBranchERNS_17MachineBasicBlockEPi" title='llvm::MipsInstrInfo::removeBranch' data-ref="_ZNK4llvm13MipsInstrInfo12removeBranchERNS_17MachineBasicBlockEPi" data-ref-filename="_ZNK4llvm13MipsInstrInfo12removeBranchERNS_17MachineBasicBlockEPi">removeBranch</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col0 decl" id="70MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="70MBB" data-ref-filename="70MBB">MBB</dfn>,</td></tr>
<tr><th id="69">69</th><td>                        <em>int</em> *<dfn class="local col1 decl" id="71BytesRemoved" title='BytesRemoved' data-type='int *' data-ref="71BytesRemoved" data-ref-filename="71BytesRemoved">BytesRemoved</dfn> = <b>nullptr</b>) <em>const</em> override;</td></tr>
<tr><th id="70">70</th><td></td></tr>
<tr><th id="71">71</th><td>  <em>unsigned</em> <dfn class="virtual decl fn" id="_ZNK4llvm13MipsInstrInfo12insertBranchERNS_17MachineBasicBlockEPS1_S3_NS_8ArrayRefINS_14MachineOperandEEERKNS_8DebugLocEPi" title='llvm::MipsInstrInfo::insertBranch' data-ref="_ZNK4llvm13MipsInstrInfo12insertBranchERNS_17MachineBasicBlockEPS1_S3_NS_8ArrayRefINS_14MachineOperandEEERKNS_8DebugLocEPi" data-ref-filename="_ZNK4llvm13MipsInstrInfo12insertBranchERNS_17MachineBasicBlockEPS1_S3_NS_8ArrayRefINS_14MachineOperandEEERKNS_8DebugLocEPi">insertBranch</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="72MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="72MBB" data-ref-filename="72MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col3 decl" id="73TBB" title='TBB' data-type='llvm::MachineBasicBlock *' data-ref="73TBB" data-ref-filename="73TBB">TBB</dfn>,</td></tr>
<tr><th id="72">72</th><td>                        <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col4 decl" id="74FBB" title='FBB' data-type='llvm::MachineBasicBlock *' data-ref="74FBB" data-ref-filename="74FBB">FBB</dfn>, <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>&gt; <dfn class="local col5 decl" id="75Cond" title='Cond' data-type='ArrayRef&lt;llvm::MachineOperand&gt;' data-ref="75Cond" data-ref-filename="75Cond">Cond</dfn>,</td></tr>
<tr><th id="73">73</th><td>                        <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col6 decl" id="76DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="76DL" data-ref-filename="76DL">DL</dfn>,</td></tr>
<tr><th id="74">74</th><td>                        <em>int</em> *<dfn class="local col7 decl" id="77BytesAdded" title='BytesAdded' data-type='int *' data-ref="77BytesAdded" data-ref-filename="77BytesAdded">BytesAdded</dfn> = <b>nullptr</b>) <em>const</em> override;</td></tr>
<tr><th id="75">75</th><td></td></tr>
<tr><th id="76">76</th><td>  <em>bool</em></td></tr>
<tr><th id="77">77</th><td>  <dfn class="virtual decl fn" id="_ZNK4llvm13MipsInstrInfo22reverseBranchConditionERNS_15SmallVectorImplINS_14MachineOperandEEE" title='llvm::MipsInstrInfo::reverseBranchCondition' data-ref="_ZNK4llvm13MipsInstrInfo22reverseBranchConditionERNS_15SmallVectorImplINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm13MipsInstrInfo22reverseBranchConditionERNS_15SmallVectorImplINS_14MachineOperandEEE">reverseBranchCondition</dfn>(<a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>&gt; &amp;<dfn class="local col8 decl" id="78Cond" title='Cond' data-type='SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;' data-ref="78Cond" data-ref-filename="78Cond">Cond</dfn>) <em>const</em> override;</td></tr>
<tr><th id="78">78</th><td></td></tr>
<tr><th id="79">79</th><td>  <a class="type" href="#llvm::MipsInstrInfo::BranchType" title='llvm::MipsInstrInfo::BranchType' data-ref="llvm::MipsInstrInfo::BranchType" data-ref-filename="llvm..MipsInstrInfo..BranchType">BranchType</a> <dfn class="decl fn" id="_ZNK4llvm13MipsInstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEbRNS5_IPNS_12MachineInstrEEE" title='llvm::MipsInstrInfo::analyzeBranch' data-ref="_ZNK4llvm13MipsInstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEbRNS5_IPNS_12MachineInstrEEE" data-ref-filename="_ZNK4llvm13MipsInstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEbRNS5_IPNS_12MachineInstrEEE">analyzeBranch</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col9 decl" id="79MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="79MBB" data-ref-filename="79MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *&amp;<dfn class="local col0 decl" id="80TBB" title='TBB' data-type='llvm::MachineBasicBlock *&amp;' data-ref="80TBB" data-ref-filename="80TBB">TBB</dfn>,</td></tr>
<tr><th id="80">80</th><td>                           <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *&amp;<dfn class="local col1 decl" id="81FBB" title='FBB' data-type='llvm::MachineBasicBlock *&amp;' data-ref="81FBB" data-ref-filename="81FBB">FBB</dfn>,</td></tr>
<tr><th id="81">81</th><td>                           <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>&gt; &amp;<dfn class="local col2 decl" id="82Cond" title='Cond' data-type='SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;' data-ref="82Cond" data-ref-filename="82Cond">Cond</dfn>,</td></tr>
<tr><th id="82">82</th><td>                           <em>bool</em> <dfn class="local col3 decl" id="83AllowModify" title='AllowModify' data-type='bool' data-ref="83AllowModify" data-ref-filename="83AllowModify">AllowModify</dfn>,</td></tr>
<tr><th id="83">83</th><td>                           <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *&gt; &amp;<dfn class="local col4 decl" id="84BranchInstrs" title='BranchInstrs' data-type='SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp;' data-ref="84BranchInstrs" data-ref-filename="84BranchInstrs">BranchInstrs</dfn>) <em>const</em>;</td></tr>
<tr><th id="84">84</th><td></td></tr>
<tr><th id="85">85</th><td>  <i class="doc">/// Determine the opcode of a non-delay slot form for a branch if one exists.</i></td></tr>
<tr><th id="86">86</th><td>  <em>unsigned</em> <dfn class="decl fn" id="_ZNK4llvm13MipsInstrInfo24getEquivalentCompactFormENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MipsInstrInfo::getEquivalentCompactForm' data-ref="_ZNK4llvm13MipsInstrInfo24getEquivalentCompactFormENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZNK4llvm13MipsInstrInfo24getEquivalentCompactFormENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">getEquivalentCompactForm</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col5 decl" id="85I" title='I' data-type='const MachineBasicBlock::iterator' data-ref="85I" data-ref-filename="85I">I</dfn>) <em>const</em>;</td></tr>
<tr><th id="87">87</th><td></td></tr>
<tr><th id="88">88</th><td>  <i class="doc">/// Determine if the branch target is in range.</i></td></tr>
<tr><th id="89">89</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm13MipsInstrInfo21isBranchOffsetInRangeEjl" title='llvm::MipsInstrInfo::isBranchOffsetInRange' data-ref="_ZNK4llvm13MipsInstrInfo21isBranchOffsetInRangeEjl" data-ref-filename="_ZNK4llvm13MipsInstrInfo21isBranchOffsetInRangeEjl">isBranchOffsetInRange</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="86BranchOpc" title='BranchOpc' data-type='unsigned int' data-ref="86BranchOpc" data-ref-filename="86BranchOpc">BranchOpc</dfn>,</td></tr>
<tr><th id="90">90</th><td>                             <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col7 decl" id="87BrOffset" title='BrOffset' data-type='int64_t' data-ref="87BrOffset" data-ref-filename="87BrOffset">BrOffset</dfn>) <em>const</em> override;</td></tr>
<tr><th id="91">91</th><td></td></tr>
<tr><th id="92">92</th><td>  <i class="doc">/// Predicate to determine if an instruction can go in a forbidden slot.</i></td></tr>
<tr><th id="93">93</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm13MipsInstrInfo19SafeInForbiddenSlotERKNS_12MachineInstrE" title='llvm::MipsInstrInfo::SafeInForbiddenSlot' data-ref="_ZNK4llvm13MipsInstrInfo19SafeInForbiddenSlotERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm13MipsInstrInfo19SafeInForbiddenSlotERKNS_12MachineInstrE">SafeInForbiddenSlot</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="88MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="88MI" data-ref-filename="88MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="94">94</th><td></td></tr>
<tr><th id="95">95</th><td>  <i class="doc">/// Predicate to determine if an instruction has a forbidden slot.</i></td></tr>
<tr><th id="96">96</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm13MipsInstrInfo16HasForbiddenSlotERKNS_12MachineInstrE" title='llvm::MipsInstrInfo::HasForbiddenSlot' data-ref="_ZNK4llvm13MipsInstrInfo16HasForbiddenSlotERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm13MipsInstrInfo16HasForbiddenSlotERKNS_12MachineInstrE">HasForbiddenSlot</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="89MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="89MI" data-ref-filename="89MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="97">97</th><td></td></tr>
<tr><th id="98">98</th><td>  <i class="doc">/// Insert nop instruction when hazard condition is found</i></td></tr>
<tr><th id="99">99</th><td>  <em>void</em> <dfn class="virtual decl fn" id="_ZNK4llvm13MipsInstrInfo10insertNoopERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MipsInstrInfo::insertNoop' data-ref="_ZNK4llvm13MipsInstrInfo10insertNoopERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZNK4llvm13MipsInstrInfo10insertNoopERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">insertNoop</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col0 decl" id="90MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="90MBB" data-ref-filename="90MBB">MBB</dfn>,</td></tr>
<tr><th id="100">100</th><td>                  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col1 decl" id="91MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="91MI" data-ref-filename="91MI">MI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="101">101</th><td></td></tr>
<tr><th id="102">102</th><td>  <i class="doc">/// getRegisterInfo - TargetInstrInfo is a superset of MRegister info.  As</i></td></tr>
<tr><th id="103">103</th><td><i class="doc">  /// such, whenever a client has an instance of instruction info, it should</i></td></tr>
<tr><th id="104">104</th><td><i class="doc">  /// always be able to get register info as well (through this method).</i></td></tr>
<tr><th id="105">105</th><td>  <b>virtual</b> <em>const</em> <a class="type" href="MipsRegisterInfo.h.html#llvm::MipsRegisterInfo" title='llvm::MipsRegisterInfo' data-ref="llvm::MipsRegisterInfo" data-ref-filename="llvm..MipsRegisterInfo">MipsRegisterInfo</a> &amp;<dfn class="virtual decl fn" id="_ZNK4llvm13MipsInstrInfo15getRegisterInfoEv" title='llvm::MipsInstrInfo::getRegisterInfo' data-ref="_ZNK4llvm13MipsInstrInfo15getRegisterInfoEv" data-ref-filename="_ZNK4llvm13MipsInstrInfo15getRegisterInfoEv">getRegisterInfo</dfn>() <em>const</em> = <var>0</var>;</td></tr>
<tr><th id="106">106</th><td></td></tr>
<tr><th id="107">107</th><td>  <b>virtual</b> <em>unsigned</em> <dfn class="virtual decl fn" id="_ZNK4llvm13MipsInstrInfo20getOppositeBranchOpcEj" title='llvm::MipsInstrInfo::getOppositeBranchOpc' data-ref="_ZNK4llvm13MipsInstrInfo20getOppositeBranchOpcEj" data-ref-filename="_ZNK4llvm13MipsInstrInfo20getOppositeBranchOpcEj">getOppositeBranchOpc</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="92Opc" title='Opc' data-type='unsigned int' data-ref="92Opc" data-ref-filename="92Opc">Opc</dfn>) <em>const</em> = <var>0</var>;</td></tr>
<tr><th id="108">108</th><td></td></tr>
<tr><th id="109">109</th><td>  <b>virtual</b> <em>bool</em> <dfn class="virtual decl def fn" id="_ZNK4llvm13MipsInstrInfo15isBranchWithImmEj" title='llvm::MipsInstrInfo::isBranchWithImm' data-ref="_ZNK4llvm13MipsInstrInfo15isBranchWithImmEj" data-ref-filename="_ZNK4llvm13MipsInstrInfo15isBranchWithImmEj">isBranchWithImm</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="93Opc" title='Opc' data-type='unsigned int' data-ref="93Opc" data-ref-filename="93Opc">Opc</dfn>) <em>const</em> {</td></tr>
<tr><th id="110">110</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="111">111</th><td>  }</td></tr>
<tr><th id="112">112</th><td></td></tr>
<tr><th id="113">113</th><td>  <i class="doc">/// Return the number of bytes of code the specified instruction may be.</i></td></tr>
<tr><th id="114">114</th><td>  <em>unsigned</em> <dfn class="virtual decl fn" id="_ZNK4llvm13MipsInstrInfo18getInstSizeInBytesERKNS_12MachineInstrE" title='llvm::MipsInstrInfo::getInstSizeInBytes' data-ref="_ZNK4llvm13MipsInstrInfo18getInstSizeInBytesERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm13MipsInstrInfo18getInstSizeInBytesERKNS_12MachineInstrE">getInstSizeInBytes</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="94MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="94MI" data-ref-filename="94MI">MI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="115">115</th><td></td></tr>
<tr><th id="116">116</th><td>  <em>void</em> <dfn class="virtual decl def fn" id="_ZNK4llvm13MipsInstrInfo19storeRegToStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEbiPKNS_19Ta3902426" title='llvm::MipsInstrInfo::storeRegToStackSlot' data-ref="_ZNK4llvm13MipsInstrInfo19storeRegToStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEbiPKNS_19Ta3902426" data-ref-filename="_ZNK4llvm13MipsInstrInfo19storeRegToStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEbiPKNS_19Ta3902426">storeRegToStackSlot</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="95MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="95MBB" data-ref-filename="95MBB">MBB</dfn>,</td></tr>
<tr><th id="117">117</th><td>                           <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col6 decl" id="96MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="96MBBI" data-ref-filename="96MBBI">MBBI</dfn>,</td></tr>
<tr><th id="118">118</th><td>                           <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="97SrcReg" title='SrcReg' data-type='llvm::Register' data-ref="97SrcReg" data-ref-filename="97SrcReg">SrcReg</dfn>, <em>bool</em> <dfn class="local col8 decl" id="98isKill" title='isKill' data-type='bool' data-ref="98isKill" data-ref-filename="98isKill">isKill</dfn>, <em>int</em> <dfn class="local col9 decl" id="99FrameIndex" title='FrameIndex' data-type='int' data-ref="99FrameIndex" data-ref-filename="99FrameIndex">FrameIndex</dfn>,</td></tr>
<tr><th id="119">119</th><td>                           <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col0 decl" id="100RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="100RC" data-ref-filename="100RC">RC</dfn>,</td></tr>
<tr><th id="120">120</th><td>                           <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col1 decl" id="101TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="101TRI" data-ref-filename="101TRI">TRI</dfn>) <em>const</em> override {</td></tr>
<tr><th id="121">121</th><td>    <a class="virtual member fn" href="#_ZNK4llvm13MipsInstrInfo15storeRegToStackERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEbiPKNS_19Target1956285" title='llvm::MipsInstrInfo::storeRegToStack' data-ref="_ZNK4llvm13MipsInstrInfo15storeRegToStackERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEbiPKNS_19Target1956285" data-ref-filename="_ZNK4llvm13MipsInstrInfo15storeRegToStackERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEbiPKNS_19Target1956285">storeRegToStack</a>(<span class='refarg'><a class="local col5 ref" href="#95MBB" title='MBB' data-ref="95MBB" data-ref-filename="95MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#96MBBI" title='MBBI' data-ref="96MBBI" data-ref-filename="96MBBI">MBBI</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#97SrcReg" title='SrcReg' data-ref="97SrcReg" data-ref-filename="97SrcReg">SrcReg</a>, <a class="local col8 ref" href="#98isKill" title='isKill' data-ref="98isKill" data-ref-filename="98isKill">isKill</a>, <a class="local col9 ref" href="#99FrameIndex" title='FrameIndex' data-ref="99FrameIndex" data-ref-filename="99FrameIndex">FrameIndex</a>, <a class="local col0 ref" href="#100RC" title='RC' data-ref="100RC" data-ref-filename="100RC">RC</a>, <a class="local col1 ref" href="#101TRI" title='TRI' data-ref="101TRI" data-ref-filename="101TRI">TRI</a>, <var>0</var>);</td></tr>
<tr><th id="122">122</th><td>  }</td></tr>
<tr><th id="123">123</th><td></td></tr>
<tr><th id="124">124</th><td>  <em>void</em> <dfn class="virtual decl def fn" id="_ZNK4llvm13MipsInstrInfo20loadRegFromStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEiPKNS_19Ta14462704" title='llvm::MipsInstrInfo::loadRegFromStackSlot' data-ref="_ZNK4llvm13MipsInstrInfo20loadRegFromStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEiPKNS_19Ta14462704" data-ref-filename="_ZNK4llvm13MipsInstrInfo20loadRegFromStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEiPKNS_19Ta14462704">loadRegFromStackSlot</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="102MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="102MBB" data-ref-filename="102MBB">MBB</dfn>,</td></tr>
<tr><th id="125">125</th><td>                            <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col3 decl" id="103MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="103MBBI" data-ref-filename="103MBBI">MBBI</dfn>,</td></tr>
<tr><th id="126">126</th><td>                            <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="104DestReg" title='DestReg' data-type='llvm::Register' data-ref="104DestReg" data-ref-filename="104DestReg">DestReg</dfn>, <em>int</em> <dfn class="local col5 decl" id="105FrameIndex" title='FrameIndex' data-type='int' data-ref="105FrameIndex" data-ref-filename="105FrameIndex">FrameIndex</dfn>,</td></tr>
<tr><th id="127">127</th><td>                            <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col6 decl" id="106RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="106RC" data-ref-filename="106RC">RC</dfn>,</td></tr>
<tr><th id="128">128</th><td>                            <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col7 decl" id="107TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="107TRI" data-ref-filename="107TRI">TRI</dfn>) <em>const</em> override {</td></tr>
<tr><th id="129">129</th><td>    <a class="virtual member fn" href="#_ZNK4llvm13MipsInstrInfo16loadRegFromStackERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEiPKNS_19Target3646654" title='llvm::MipsInstrInfo::loadRegFromStack' data-ref="_ZNK4llvm13MipsInstrInfo16loadRegFromStackERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEiPKNS_19Target3646654" data-ref-filename="_ZNK4llvm13MipsInstrInfo16loadRegFromStackERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEiPKNS_19Target3646654">loadRegFromStack</a>(<span class='refarg'><a class="local col2 ref" href="#102MBB" title='MBB' data-ref="102MBB" data-ref-filename="102MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col3 ref" href="#103MBBI" title='MBBI' data-ref="103MBBI" data-ref-filename="103MBBI">MBBI</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#104DestReg" title='DestReg' data-ref="104DestReg" data-ref-filename="104DestReg">DestReg</a>, <a class="local col5 ref" href="#105FrameIndex" title='FrameIndex' data-ref="105FrameIndex" data-ref-filename="105FrameIndex">FrameIndex</a>, <a class="local col6 ref" href="#106RC" title='RC' data-ref="106RC" data-ref-filename="106RC">RC</a>, <a class="local col7 ref" href="#107TRI" title='TRI' data-ref="107TRI" data-ref-filename="107TRI">TRI</a>, <var>0</var>);</td></tr>
<tr><th id="130">130</th><td>  }</td></tr>
<tr><th id="131">131</th><td></td></tr>
<tr><th id="132">132</th><td>  <b>virtual</b> <em>void</em> <dfn class="virtual decl fn" id="_ZNK4llvm13MipsInstrInfo15storeRegToStackERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEbiPKNS_19Target1956285" title='llvm::MipsInstrInfo::storeRegToStack' data-ref="_ZNK4llvm13MipsInstrInfo15storeRegToStackERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEbiPKNS_19Target1956285" data-ref-filename="_ZNK4llvm13MipsInstrInfo15storeRegToStackERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEbiPKNS_19Target1956285">storeRegToStack</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="108MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="108MBB" data-ref-filename="108MBB">MBB</dfn>,</td></tr>
<tr><th id="133">133</th><td>                               <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col9 decl" id="109MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="109MI" data-ref-filename="109MI">MI</dfn>,</td></tr>
<tr><th id="134">134</th><td>                               <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="110SrcReg" title='SrcReg' data-type='llvm::Register' data-ref="110SrcReg" data-ref-filename="110SrcReg">SrcReg</dfn>, <em>bool</em> <dfn class="local col1 decl" id="111isKill" title='isKill' data-type='bool' data-ref="111isKill" data-ref-filename="111isKill">isKill</dfn>, <em>int</em> <dfn class="local col2 decl" id="112FrameIndex" title='FrameIndex' data-type='int' data-ref="112FrameIndex" data-ref-filename="112FrameIndex">FrameIndex</dfn>,</td></tr>
<tr><th id="135">135</th><td>                               <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col3 decl" id="113RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="113RC" data-ref-filename="113RC">RC</dfn>,</td></tr>
<tr><th id="136">136</th><td>                               <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col4 decl" id="114TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="114TRI" data-ref-filename="114TRI">TRI</dfn>,</td></tr>
<tr><th id="137">137</th><td>                               <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col5 decl" id="115Offset" title='Offset' data-type='int64_t' data-ref="115Offset" data-ref-filename="115Offset">Offset</dfn>) <em>const</em> = <var>0</var>;</td></tr>
<tr><th id="138">138</th><td></td></tr>
<tr><th id="139">139</th><td>  <b>virtual</b> <em>void</em> <dfn class="virtual decl fn" id="_ZNK4llvm13MipsInstrInfo16loadRegFromStackERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEiPKNS_19Target3646654" title='llvm::MipsInstrInfo::loadRegFromStack' data-ref="_ZNK4llvm13MipsInstrInfo16loadRegFromStackERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEiPKNS_19Target3646654" data-ref-filename="_ZNK4llvm13MipsInstrInfo16loadRegFromStackERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEiPKNS_19Target3646654">loadRegFromStack</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="116MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="116MBB" data-ref-filename="116MBB">MBB</dfn>,</td></tr>
<tr><th id="140">140</th><td>                                <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col7 decl" id="117MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="117MI" data-ref-filename="117MI">MI</dfn>,</td></tr>
<tr><th id="141">141</th><td>                                <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="118DestReg" title='DestReg' data-type='llvm::Register' data-ref="118DestReg" data-ref-filename="118DestReg">DestReg</dfn>, <em>int</em> <dfn class="local col9 decl" id="119FrameIndex" title='FrameIndex' data-type='int' data-ref="119FrameIndex" data-ref-filename="119FrameIndex">FrameIndex</dfn>,</td></tr>
<tr><th id="142">142</th><td>                                <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col0 decl" id="120RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="120RC" data-ref-filename="120RC">RC</dfn>,</td></tr>
<tr><th id="143">143</th><td>                                <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col1 decl" id="121TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="121TRI" data-ref-filename="121TRI">TRI</dfn>,</td></tr>
<tr><th id="144">144</th><td>                                <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col2 decl" id="122Offset" title='Offset' data-type='int64_t' data-ref="122Offset" data-ref-filename="122Offset">Offset</dfn>) <em>const</em> = <var>0</var>;</td></tr>
<tr><th id="145">145</th><td></td></tr>
<tr><th id="146">146</th><td>  <b>virtual</b> <em>void</em> <dfn class="virtual decl fn" id="_ZNK4llvm13MipsInstrInfo14adjustStackPtrEjlRNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MipsInstrInfo::adjustStackPtr' data-ref="_ZNK4llvm13MipsInstrInfo14adjustStackPtrEjlRNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZNK4llvm13MipsInstrInfo14adjustStackPtrEjlRNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">adjustStackPtr</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="123SP" title='SP' data-type='unsigned int' data-ref="123SP" data-ref-filename="123SP">SP</dfn>, <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col4 decl" id="124Amount" title='Amount' data-type='int64_t' data-ref="124Amount" data-ref-filename="124Amount">Amount</dfn>,</td></tr>
<tr><th id="147">147</th><td>                              <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="125MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="125MBB" data-ref-filename="125MBB">MBB</dfn>,</td></tr>
<tr><th id="148">148</th><td>                              <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col6 decl" id="126I" title='I' data-type='MachineBasicBlock::iterator' data-ref="126I" data-ref-filename="126I">I</dfn>) <em>const</em> = <var>0</var>;</td></tr>
<tr><th id="149">149</th><td></td></tr>
<tr><th id="150">150</th><td>  <i class="doc">/// Create an instruction which has the same operands and memory operands</i></td></tr>
<tr><th id="151">151</th><td><i class="doc">  /// as MI but has a new opcode.</i></td></tr>
<tr><th id="152">152</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="decl fn" id="_ZNK4llvm13MipsInstrInfo18genInstrWithNewOpcEjNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MipsInstrInfo::genInstrWithNewOpc' data-ref="_ZNK4llvm13MipsInstrInfo18genInstrWithNewOpcEjNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZNK4llvm13MipsInstrInfo18genInstrWithNewOpcEjNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">genInstrWithNewOpc</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="127NewOpc" title='NewOpc' data-type='unsigned int' data-ref="127NewOpc" data-ref-filename="127NewOpc">NewOpc</dfn>,</td></tr>
<tr><th id="153">153</th><td>                                         <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col8 decl" id="128I" title='I' data-type='MachineBasicBlock::iterator' data-ref="128I" data-ref-filename="128I">I</dfn>) <em>const</em>;</td></tr>
<tr><th id="154">154</th><td></td></tr>
<tr><th id="155">155</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm13MipsInstrInfo21findCommutedOpIndicesERKNS_12MachineInstrERjS4_" title='llvm::MipsInstrInfo::findCommutedOpIndices' data-ref="_ZNK4llvm13MipsInstrInfo21findCommutedOpIndicesERKNS_12MachineInstrERjS4_" data-ref-filename="_ZNK4llvm13MipsInstrInfo21findCommutedOpIndicesERKNS_12MachineInstrERjS4_">findCommutedOpIndices</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="129MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="129MI" data-ref-filename="129MI">MI</dfn>, <em>unsigned</em> &amp;<dfn class="local col0 decl" id="130SrcOpIdx1" title='SrcOpIdx1' data-type='unsigned int &amp;' data-ref="130SrcOpIdx1" data-ref-filename="130SrcOpIdx1">SrcOpIdx1</dfn>,</td></tr>
<tr><th id="156">156</th><td>                             <em>unsigned</em> &amp;<dfn class="local col1 decl" id="131SrcOpIdx2" title='SrcOpIdx2' data-type='unsigned int &amp;' data-ref="131SrcOpIdx2" data-ref-filename="131SrcOpIdx2">SrcOpIdx2</dfn>) <em>const</em> override;</td></tr>
<tr><th id="157">157</th><td></td></tr>
<tr><th id="158">158</th><td>  <i class="doc">/// Perform target specific instruction verification.</i></td></tr>
<tr><th id="159">159</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm13MipsInstrInfo17verifyInstructionERKNS_12MachineInstrERNS_9StringRefE" title='llvm::MipsInstrInfo::verifyInstruction' data-ref="_ZNK4llvm13MipsInstrInfo17verifyInstructionERKNS_12MachineInstrERNS_9StringRefE" data-ref-filename="_ZNK4llvm13MipsInstrInfo17verifyInstructionERKNS_12MachineInstrERNS_9StringRefE">verifyInstruction</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="132MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="132MI" data-ref-filename="132MI">MI</dfn>,</td></tr>
<tr><th id="160">160</th><td>                         <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef" data-ref-filename="llvm..StringRef">StringRef</a> &amp;<dfn class="local col3 decl" id="133ErrInfo" title='ErrInfo' data-type='llvm::StringRef &amp;' data-ref="133ErrInfo" data-ref-filename="133ErrInfo">ErrInfo</dfn>) <em>const</em> override;</td></tr>
<tr><th id="161">161</th><td></td></tr>
<tr><th id="162">162</th><td>  <span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<em>unsigned</em>, <em>unsigned</em>&gt;</td></tr>
<tr><th id="163">163</th><td>  <dfn class="virtual decl fn" id="_ZNK4llvm13MipsInstrInfo35decomposeMachineOperandsTargetFlagsEj" title='llvm::MipsInstrInfo::decomposeMachineOperandsTargetFlags' data-ref="_ZNK4llvm13MipsInstrInfo35decomposeMachineOperandsTargetFlagsEj" data-ref-filename="_ZNK4llvm13MipsInstrInfo35decomposeMachineOperandsTargetFlagsEj">decomposeMachineOperandsTargetFlags</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="134TF" title='TF' data-type='unsigned int' data-ref="134TF" data-ref-filename="134TF">TF</dfn>) <em>const</em> override;</td></tr>
<tr><th id="164">164</th><td></td></tr>
<tr><th id="165">165</th><td>  <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<em>unsigned</em>, <em>const</em> <em>char</em> *&gt;&gt;</td></tr>
<tr><th id="166">166</th><td>  <dfn class="virtual decl fn" id="_ZNK4llvm13MipsInstrInfo46getSerializableDirectMachineOperandTargetFlagsEv" title='llvm::MipsInstrInfo::getSerializableDirectMachineOperandTargetFlags' data-ref="_ZNK4llvm13MipsInstrInfo46getSerializableDirectMachineOperandTargetFlagsEv" data-ref-filename="_ZNK4llvm13MipsInstrInfo46getSerializableDirectMachineOperandTargetFlagsEv">getSerializableDirectMachineOperandTargetFlags</dfn>() <em>const</em> override;</td></tr>
<tr><th id="167">167</th><td></td></tr>
<tr><th id="168">168</th><td>  <a class="type" href="../../../include/llvm/ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::RegImmPair" title='llvm::RegImmPair' data-ref="llvm::RegImmPair" data-ref-filename="llvm..RegImmPair">RegImmPair</a>&gt; <dfn class="virtual decl fn" id="_ZNK4llvm13MipsInstrInfo14isAddImmediateERKNS_12MachineInstrENS_8RegisterE" title='llvm::MipsInstrInfo::isAddImmediate' data-ref="_ZNK4llvm13MipsInstrInfo14isAddImmediateERKNS_12MachineInstrENS_8RegisterE" data-ref-filename="_ZNK4llvm13MipsInstrInfo14isAddImmediateERKNS_12MachineInstrENS_8RegisterE">isAddImmediate</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="135MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="135MI" data-ref-filename="135MI">MI</dfn>,</td></tr>
<tr><th id="169">169</th><td>                                      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="136Reg" title='Reg' data-type='llvm::Register' data-ref="136Reg" data-ref-filename="136Reg">Reg</dfn>) <em>const</em> override;</td></tr>
<tr><th id="170">170</th><td></td></tr>
<tr><th id="171">171</th><td>  <a class="type" href="../../../include/llvm/ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<a class="typedef" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::ParamLoadedValue" title='llvm::ParamLoadedValue' data-type='std::pair&lt;MachineOperand, DIExpression *&gt;' data-ref="llvm::ParamLoadedValue" data-ref-filename="llvm..ParamLoadedValue">ParamLoadedValue</a>&gt; <dfn class="virtual decl fn" id="_ZNK4llvm13MipsInstrInfo19describeLoadedValueERKNS_12MachineInstrENS_8RegisterE" title='llvm::MipsInstrInfo::describeLoadedValue' data-ref="_ZNK4llvm13MipsInstrInfo19describeLoadedValueERKNS_12MachineInstrENS_8RegisterE" data-ref-filename="_ZNK4llvm13MipsInstrInfo19describeLoadedValueERKNS_12MachineInstrENS_8RegisterE">describeLoadedValue</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="137MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="137MI" data-ref-filename="137MI">MI</dfn>,</td></tr>
<tr><th id="172">172</th><td>                                                 <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="138Reg" title='Reg' data-type='llvm::Register' data-ref="138Reg" data-ref-filename="138Reg">Reg</dfn>) <em>const</em> override;</td></tr>
<tr><th id="173">173</th><td></td></tr>
<tr><th id="174">174</th><td><b>protected</b>:</td></tr>
<tr><th id="175">175</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm13MipsInstrInfo9isZeroImmERKNS_14MachineOperandE" title='llvm::MipsInstrInfo::isZeroImm' data-ref="_ZNK4llvm13MipsInstrInfo9isZeroImmERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm13MipsInstrInfo9isZeroImmERKNS_14MachineOperandE">isZeroImm</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="139op" title='op' data-type='const llvm::MachineOperand &amp;' data-ref="139op" data-ref-filename="139op">op</dfn>) <em>const</em>;</td></tr>
<tr><th id="176">176</th><td></td></tr>
<tr><th id="177">177</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a> *<dfn class="decl fn" id="_ZNK4llvm13MipsInstrInfo13GetMemOperandERNS_17MachineBasicBlockEiNS_17MachineMemOperand5FlagsE" title='llvm::MipsInstrInfo::GetMemOperand' data-ref="_ZNK4llvm13MipsInstrInfo13GetMemOperandERNS_17MachineBasicBlockEiNS_17MachineMemOperand5FlagsE" data-ref-filename="_ZNK4llvm13MipsInstrInfo13GetMemOperandERNS_17MachineBasicBlockEiNS_17MachineMemOperand5FlagsE">GetMemOperand</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col0 decl" id="140MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="140MBB" data-ref-filename="140MBB">MBB</dfn>, <em>int</em> <dfn class="local col1 decl" id="141FI" title='FI' data-type='int' data-ref="141FI" data-ref-filename="141FI">FI</dfn>,</td></tr>
<tr><th id="178">178</th><td>                                   <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a>::<a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::Flags" title='llvm::MachineMemOperand::Flags' data-ref="llvm::MachineMemOperand::Flags" data-ref-filename="llvm..MachineMemOperand..Flags">Flags</a> <dfn class="local col2 decl" id="142Flags" title='Flags' data-type='MachineMemOperand::Flags' data-ref="142Flags" data-ref-filename="142Flags">Flags</dfn>) <em>const</em>;</td></tr>
<tr><th id="179">179</th><td></td></tr>
<tr><th id="180">180</th><td><b>private</b>:</td></tr>
<tr><th id="181">181</th><td>  <b>virtual</b> <em>unsigned</em> <dfn class="virtual decl fn" id="_ZNK4llvm13MipsInstrInfo18getAnalyzableBrOpcEj" title='llvm::MipsInstrInfo::getAnalyzableBrOpc' data-ref="_ZNK4llvm13MipsInstrInfo18getAnalyzableBrOpcEj" data-ref-filename="_ZNK4llvm13MipsInstrInfo18getAnalyzableBrOpcEj">getAnalyzableBrOpc</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="143Opc" title='Opc' data-type='unsigned int' data-ref="143Opc" data-ref-filename="143Opc">Opc</dfn>) <em>const</em> = <var>0</var>;</td></tr>
<tr><th id="182">182</th><td></td></tr>
<tr><th id="183">183</th><td>  <em>void</em> <dfn class="decl fn" id="_ZNK4llvm13MipsInstrInfo13AnalyzeCondBrEPKNS_12MachineInstrEjRPNS_17MachineBasicBlockERNS_15SmallVectorImplINS_14MachineOperandEEE" title='llvm::MipsInstrInfo::AnalyzeCondBr' data-ref="_ZNK4llvm13MipsInstrInfo13AnalyzeCondBrEPKNS_12MachineInstrEjRPNS_17MachineBasicBlockERNS_15SmallVectorImplINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm13MipsInstrInfo13AnalyzeCondBrEPKNS_12MachineInstrEjRPNS_17MachineBasicBlockERNS_15SmallVectorImplINS_14MachineOperandEEE">AnalyzeCondBr</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="144Inst" title='Inst' data-type='const llvm::MachineInstr *' data-ref="144Inst" data-ref-filename="144Inst">Inst</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="145Opc" title='Opc' data-type='unsigned int' data-ref="145Opc" data-ref-filename="145Opc">Opc</dfn>,</td></tr>
<tr><th id="184">184</th><td>                     <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *&amp;<dfn class="local col6 decl" id="146BB" title='BB' data-type='llvm::MachineBasicBlock *&amp;' data-ref="146BB" data-ref-filename="146BB">BB</dfn>,</td></tr>
<tr><th id="185">185</th><td>                     <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>&gt; &amp;<dfn class="local col7 decl" id="147Cond" title='Cond' data-type='SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;' data-ref="147Cond" data-ref-filename="147Cond">Cond</dfn>) <em>const</em>;</td></tr>
<tr><th id="186">186</th><td></td></tr>
<tr><th id="187">187</th><td>  <em>void</em> <dfn class="decl fn" id="_ZNK4llvm13MipsInstrInfo11BuildCondBrERNS_17MachineBasicBlockEPS1_RKNS_8DebugLocENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MipsInstrInfo::BuildCondBr' data-ref="_ZNK4llvm13MipsInstrInfo11BuildCondBrERNS_17MachineBasicBlockEPS1_RKNS_8DebugLocENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm13MipsInstrInfo11BuildCondBrERNS_17MachineBasicBlockEPS1_RKNS_8DebugLocENS_8ArrayRefINS_14MachineOperandEEE">BuildCondBr</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="148MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="148MBB" data-ref-filename="148MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col9 decl" id="149TBB" title='TBB' data-type='llvm::MachineBasicBlock *' data-ref="149TBB" data-ref-filename="149TBB">TBB</dfn>,</td></tr>
<tr><th id="188">188</th><td>                   <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col0 decl" id="150DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="150DL" data-ref-filename="150DL">DL</dfn>, <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>&gt; <dfn class="local col1 decl" id="151Cond" title='Cond' data-type='ArrayRef&lt;llvm::MachineOperand&gt;' data-ref="151Cond" data-ref-filename="151Cond">Cond</dfn>) <em>const</em>;</td></tr>
<tr><th id="189">189</th><td>};</td></tr>
<tr><th id="190">190</th><td></td></tr>
<tr><th id="191">191</th><td><i class="doc">/// Create MipsInstrInfo objects.</i></td></tr>
<tr><th id="192">192</th><td><em>const</em> <a class="type" href="#llvm::MipsInstrInfo" title='llvm::MipsInstrInfo' data-ref="llvm::MipsInstrInfo" data-ref-filename="llvm..MipsInstrInfo">MipsInstrInfo</a> *<dfn class="decl fn" id="_ZN4llvm21createMips16InstrInfoERKNS_13MipsSubtargetE" title='llvm::createMips16InstrInfo' data-ref="_ZN4llvm21createMips16InstrInfoERKNS_13MipsSubtargetE" data-ref-filename="_ZN4llvm21createMips16InstrInfoERKNS_13MipsSubtargetE">createMips16InstrInfo</dfn>(<em>const</em> <a class="type" href="Mips.h.html#llvm::MipsSubtarget" title='llvm::MipsSubtarget' data-ref="llvm::MipsSubtarget" data-ref-filename="llvm..MipsSubtarget">MipsSubtarget</a> &amp;<dfn class="local col2 decl" id="152STI" title='STI' data-type='const llvm::MipsSubtarget &amp;' data-ref="152STI" data-ref-filename="152STI">STI</dfn>);</td></tr>
<tr><th id="193">193</th><td><em>const</em> <a class="type" href="#llvm::MipsInstrInfo" title='llvm::MipsInstrInfo' data-ref="llvm::MipsInstrInfo" data-ref-filename="llvm..MipsInstrInfo">MipsInstrInfo</a> *<dfn class="decl fn" id="_ZN4llvm21createMipsSEInstrInfoERKNS_13MipsSubtargetE" title='llvm::createMipsSEInstrInfo' data-ref="_ZN4llvm21createMipsSEInstrInfoERKNS_13MipsSubtargetE" data-ref-filename="_ZN4llvm21createMipsSEInstrInfoERKNS_13MipsSubtargetE">createMipsSEInstrInfo</dfn>(<em>const</em> <a class="type" href="Mips.h.html#llvm::MipsSubtarget" title='llvm::MipsSubtarget' data-ref="llvm::MipsSubtarget" data-ref-filename="llvm..MipsSubtarget">MipsSubtarget</a> &amp;<dfn class="local col3 decl" id="153STI" title='STI' data-type='const llvm::MipsSubtarget &amp;' data-ref="153STI" data-ref-filename="153STI">STI</dfn>);</td></tr>
<tr><th id="194">194</th><td></td></tr>
<tr><th id="195">195</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="196">196</th><td></td></tr>
<tr><th id="197">197</th><td><u>#<span data-ppcond="17">endif</span> // LLVM_LIB_TARGET_MIPS_MIPSINSTRINFO_H</u></td></tr>
<tr><th id="198">198</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='MCTargetDesc/MipsInstPrinter.cpp.html'>llvm/llvm/lib/Target/Mips/MCTargetDesc/MipsInstPrinter.cpp</a><br/>Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>