// Seed: 1306867200
`timescale 1 ps / 1ps
module module_0 (
    output id_0,
    output logic id_1,
    output id_2,
    input id_3,
    output logic id_4,
    input id_5,
    input logic id_6
);
  assign id_2 = id_5;
  logic id_7;
  assign id_0 = 1'b0;
endmodule
`define pp_7 0
