-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2019.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity des_dec is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    input_r : IN STD_LOGIC_VECTOR (63 downto 0);
    key : IN STD_LOGIC_VECTOR (63 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (63 downto 0) );
end;


architecture behav of des_dec is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "des_dec,hls_ip_2019_1,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7a35tl-cpg236-2L,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.689625,HLS_SYN_LAT=5045,HLS_SYN_TPT=none,HLS_SYN_MEM=3,HLS_SYN_DSP=0,HLS_SYN_FF=1266,HLS_SYN_LUT=2750,HLS_VERSION=2019_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (20 downto 0) := "000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (20 downto 0) := "000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (20 downto 0) := "000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (20 downto 0) := "000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (20 downto 0) := "000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (20 downto 0) := "000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (20 downto 0) := "000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (20 downto 0) := "000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (20 downto 0) := "000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (20 downto 0) := "001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (20 downto 0) := "010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (20 downto 0) := "100000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv7_40 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv7_2 : STD_LOGIC_VECTOR (6 downto 0) := "0000010";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv6_38 : STD_LOGIC_VECTOR (5 downto 0) := "111000";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_37 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110111";
    constant ap_const_lv5_10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv5_F : STD_LOGIC_VECTOR (4 downto 0) := "01111";
    constant ap_const_lv5_8 : STD_LOGIC_VECTOR (4 downto 0) := "01000";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv6_30 : STD_LOGIC_VECTOR (5 downto 0) := "110000";
    constant ap_const_lv6_20 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv6_2A : STD_LOGIC_VECTOR (5 downto 0) := "101010";
    constant ap_const_lv6_2B : STD_LOGIC_VECTOR (5 downto 0) := "101011";
    constant ap_const_lv48_840000000000 : STD_LOGIC_VECTOR (47 downto 0) := "100001000000000000000000000000000000000000000000";
    constant ap_const_lv47_780000000000 : STD_LOGIC_VECTOR (46 downto 0) := "11110000000000000000000000000000000000000000000";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_CS_fsm : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal IP_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal IP_ce0 : STD_LOGIC;
    signal IP_q0 : STD_LOGIC_VECTOR (6 downto 0);
    signal IP_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal IP_ce1 : STD_LOGIC;
    signal IP_q1 : STD_LOGIC_VECTOR (6 downto 0);
    signal PC1_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal PC1_ce0 : STD_LOGIC;
    signal PC1_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal PC2_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal PC2_ce0 : STD_LOGIC;
    signal PC2_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal E_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal E_ce0 : STD_LOGIC;
    signal E_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal S_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal S_ce0 : STD_LOGIC;
    signal S_q0 : STD_LOGIC_VECTOR (3 downto 0);
    signal P_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal P_ce0 : STD_LOGIC;
    signal P_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal PI_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal PI_ce0 : STD_LOGIC;
    signal PI_q0 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal icmp_ln171_fu_520_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln173_fu_541_p1 : STD_LOGIC_VECTOR (61 downto 0);
    signal trunc_ln173_reg_1377 : STD_LOGIC_VECTOR (61 downto 0);
    signal add_ln171_fu_550_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln171_reg_1387 : STD_LOGIC_VECTOR (6 downto 0);
    signal L_reg_1392 : STD_LOGIC_VECTOR (31 downto 0);
    signal R_fu_566_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal R_reg_1397 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_ln_fu_608_p4 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal i_fu_623_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal i_reg_1410 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal icmp_ln182_fu_617_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln184_1_fu_634_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal trunc_ln184_1_reg_1420 : STD_LOGIC_VECTOR (62 downto 0);
    signal permuted_choice_1_fu_685_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal i_6_fu_698_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal i_6_reg_1449 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal sub_key_addr_reg_1457 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln192_fu_692_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_fu_860_p3 : STD_LOGIC_VECTOR (55 downto 0);
    signal tmp_9_reg_1469 : STD_LOGIC_VECTOR (55 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal j_4_fu_874_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal j_4_reg_1477 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal icmp_ln216_fu_868_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln218_1_fu_885_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal trunc_ln218_1_reg_1487 : STD_LOGIC_VECTOR (62 downto 0);
    signal or_ln1_fu_908_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal i_7_fu_921_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal i_7_reg_1500 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal pre_output_fu_927_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal pre_output_reg_1505 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln223_fu_915_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal j_fu_941_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal j_reg_1513 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal icmp_ln227_fu_935_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal s_input_fu_987_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal xor_ln232_fu_1011_p2 : STD_LOGIC_VECTOR (46 downto 0);
    signal xor_ln232_reg_1533 : STD_LOGIC_VECTOR (46 downto 0);
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal xor_ln232_1_fu_1017_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal xor_ln232_1_reg_1538 : STD_LOGIC_VECTOR (47 downto 0);
    signal j_5_fu_1029_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal j_5_reg_1546 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal sub_ln240_fu_1065_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln240_reg_1551 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln235_fu_1023_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln240_2_fu_1089_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln240_2_reg_1556 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln243_1_fu_1101_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln243_1_reg_1561 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln246_1_fu_1230_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln246_1_reg_1566 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal j_6_fu_1263_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal j_6_reg_1579 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal icmp_ln252_fu_1257_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln254_1_fu_1274_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln254_1_reg_1589 : STD_LOGIC_VECTOR (30 downto 0);
    signal R_1_fu_1278_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal f_function_res_fu_1304_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal i_5_fu_1317_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal i_5_reg_1607 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal icmp_ln267_fu_1311_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln270_1_fu_1328_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal trunc_ln270_1_reg_1617 : STD_LOGIC_VECTOR (62 downto 0);
    signal inv_init_perm_res_fu_1351_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state21 : signal is "none";
    signal sub_key_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal sub_key_ce0 : STD_LOGIC;
    signal sub_key_we0 : STD_LOGIC;
    signal sub_key_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal init_perm_res_0_0_reg_321 : STD_LOGIC_VECTOR (63 downto 0);
    signal i_0_0_reg_332 : STD_LOGIC_VECTOR (6 downto 0);
    signal permuted_choice_1_0_reg_343 : STD_LOGIC_VECTOR (63 downto 0);
    signal i_1_reg_354 : STD_LOGIC_VECTOR (5 downto 0);
    signal i_2_reg_365 : STD_LOGIC_VECTOR (4 downto 0);
    signal sub_key_load_1_reg_376 : STD_LOGIC_VECTOR (63 downto 0);
    signal j_0_reg_388 : STD_LOGIC_VECTOR (5 downto 0);
    signal temp_reg_399 : STD_LOGIC_VECTOR (31 downto 0);
    signal L_0_reg_409 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_3_reg_420 : STD_LOGIC_VECTOR (4 downto 0);
    signal s_input_0_reg_432 : STD_LOGIC_VECTOR (63 downto 0);
    signal j_1_reg_444 : STD_LOGIC_VECTOR (5 downto 0);
    signal j_2_reg_455 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal f_function_res_0_reg_467 : STD_LOGIC_VECTOR (31 downto 0);
    signal j_3_reg_478 : STD_LOGIC_VECTOR (5 downto 0);
    signal i_4_reg_489 : STD_LOGIC_VECTOR (6 downto 0);
    signal inv_init_perm_res_0_reg_500 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln174_fu_526_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln174_3_fu_545_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln184_1_fu_629_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln214_fu_850_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln218_fu_880_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln229_fu_947_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln232_fu_958_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln246_3_fu_1236_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln254_fu_1269_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln270_1_fu_1323_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal C_1_fu_176 : STD_LOGIC_VECTOR (27 downto 0);
    signal C_2_fu_760_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal empty_18_fu_740_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal C_3_fu_812_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal D_fu_180 : STD_LOGIC_VECTOR (27 downto 0);
    signal D_1_fu_648_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal D_2_fu_782_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal D_3_fu_832_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal s_output_1_fu_184 : STD_LOGIC_VECTOR (31 downto 0);
    signal s_output_fu_1244_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_9_fu_531_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal or_ln171_fu_535_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln174_fu_570_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln174_2_fu_576_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal lshr_ln174_fu_580_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal sub_ln174_1_fu_589_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln174_1_fu_595_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal lshr_ln174_1_fu_599_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln174_fu_585_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln174_1_fu_604_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln184_2_fu_662_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln184_fu_666_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln184_fu_672_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal lshr_ln184_fu_676_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln184_fu_681_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_13_fu_710_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_12_fu_704_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_15_fu_722_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_14_fu_716_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_17_fu_734_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_16_fu_728_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln203_fu_746_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp_3_fu_750_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln204_fu_768_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp_s_fu_772_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln197_fu_808_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal tmp_2_fu_800_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln198_fu_828_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal tmp_4_fu_820_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln218_fu_889_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln218_1_fu_895_p1 : STD_LOGIC_VECTOR (55 downto 0);
    signal lshr_ln218_fu_899_p2 : STD_LOGIC_VECTOR (55 downto 0);
    signal trunc_ln218_fu_904_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln232_fu_952_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal sub_ln229_fu_963_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln229_1_fu_969_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal lshr_ln229_fu_973_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln229_1_fu_983_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal trunc_ln229_fu_979_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln232_3_fu_1007_p1 : STD_LOGIC_VECTOR (46 downto 0);
    signal trunc_ln232_2_fu_1003_p1 : STD_LOGIC_VECTOR (46 downto 0);
    signal trunc_ln232_1_fu_999_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal trunc_ln232_fu_995_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal trunc_ln240_fu_1035_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal shl_ln_fu_1039_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal shl_ln240_fu_1051_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln240_fu_1047_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln240_2_fu_1061_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal shl_ln240_1_fu_1071_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln240_1_fu_1057_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln240_1_fu_1083_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln240_5_fu_1079_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln243_fu_1095_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal sext_ln240_fu_1107_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln240_4_fu_1114_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal lshr_ln240_fu_1118_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal and_ln240_fu_1124_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal zext_ln240_6_fu_1129_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal lshr_ln240_1_fu_1132_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal tmp_5_fu_1142_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln240_1_fu_1138_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln240_3_fu_1110_p1 : STD_LOGIC_VECTOR (46 downto 0);
    signal lshr_ln243_fu_1166_p2 : STD_LOGIC_VECTOR (46 downto 0);
    signal and_ln243_fu_1172_p2 : STD_LOGIC_VECTOR (46 downto 0);
    signal zext_ln243_fu_1177_p1 : STD_LOGIC_VECTOR (46 downto 0);
    signal tmp_6_fu_1156_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal or_ln241_fu_1150_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_fu_1186_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal lshr_ln243_1_fu_1180_p2 : STD_LOGIC_VECTOR (46 downto 0);
    signal trunc_ln246_fu_1200_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln246_1_fu_1204_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln246_fu_1196_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln246_fu_1208_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_8_fu_1218_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln246_2_fu_1214_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln246_fu_1226_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln246_1_fu_1240_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sub_ln254_fu_1284_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln254_1_fu_1290_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal lshr_ln254_fu_1294_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln254_fu_1300_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln270_fu_1332_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln270_fu_1338_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal lshr_ln270_fu_1342_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln270_fu_1347_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (20 downto 0);

    component des_dec_IP IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        address1 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (6 downto 0) );
    end component;


    component des_dec_PC1 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (5 downto 0) );
    end component;


    component des_dec_PC2 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (5 downto 0) );
    end component;


    component des_dec_E IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (5 downto 0) );
    end component;


    component des_dec_S IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (3 downto 0) );
    end component;


    component des_dec_P IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (5 downto 0) );
    end component;


    component des_dec_PI IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (6 downto 0) );
    end component;


    component des_dec_sub_key IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (63 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;



begin
    IP_U : component des_dec_IP
    generic map (
        DataWidth => 7,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => IP_address0,
        ce0 => IP_ce0,
        q0 => IP_q0,
        address1 => IP_address1,
        ce1 => IP_ce1,
        q1 => IP_q1);

    PC1_U : component des_dec_PC1
    generic map (
        DataWidth => 6,
        AddressRange => 56,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => PC1_address0,
        ce0 => PC1_ce0,
        q0 => PC1_q0);

    PC2_U : component des_dec_PC2
    generic map (
        DataWidth => 6,
        AddressRange => 48,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => PC2_address0,
        ce0 => PC2_ce0,
        q0 => PC2_q0);

    E_U : component des_dec_E
    generic map (
        DataWidth => 6,
        AddressRange => 48,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => E_address0,
        ce0 => E_ce0,
        q0 => E_q0);

    S_U : component des_dec_S
    generic map (
        DataWidth => 4,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => S_address0,
        ce0 => S_ce0,
        q0 => S_q0);

    P_U : component des_dec_P
    generic map (
        DataWidth => 6,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => P_address0,
        ce0 => P_ce0,
        q0 => P_q0);

    PI_U : component des_dec_PI
    generic map (
        DataWidth => 7,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => PI_address0,
        ce0 => PI_ce0,
        q0 => PI_q0);

    sub_key_U : component des_dec_sub_key
    generic map (
        DataWidth => 64,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => sub_key_address0,
        ce0 => sub_key_ce0,
        we0 => sub_key_we0,
        d0 => sub_key_load_1_reg_376,
        q0 => sub_key_q0);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    C_1_fu_176_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state6) and (empty_18_fu_740_p2 = ap_const_lv1_1) and (icmp_ln192_fu_692_p2 = ap_const_lv1_0))) then 
                C_1_fu_176 <= C_3_fu_812_p3;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state6) and (empty_18_fu_740_p2 = ap_const_lv1_0) and (icmp_ln192_fu_692_p2 = ap_const_lv1_0))) then 
                C_1_fu_176 <= C_2_fu_760_p3;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln182_fu_617_p2 = ap_const_lv1_1))) then 
                C_1_fu_176 <= permuted_choice_1_0_reg_343(55 downto 28);
            end if; 
        end if;
    end process;

    D_fu_180_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state6) and (empty_18_fu_740_p2 = ap_const_lv1_1) and (icmp_ln192_fu_692_p2 = ap_const_lv1_0))) then 
                D_fu_180 <= D_3_fu_832_p3;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state6) and (empty_18_fu_740_p2 = ap_const_lv1_0) and (icmp_ln192_fu_692_p2 = ap_const_lv1_0))) then 
                D_fu_180 <= D_2_fu_782_p3;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln182_fu_617_p2 = ap_const_lv1_1))) then 
                D_fu_180 <= D_1_fu_648_p1;
            end if; 
        end if;
    end process;

    L_0_reg_409_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln192_fu_692_p2 = ap_const_lv1_1))) then 
                L_0_reg_409 <= L_reg_1392;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state18) and (icmp_ln252_fu_1257_p2 = ap_const_lv1_1))) then 
                L_0_reg_409 <= temp_reg_399;
            end if; 
        end if;
    end process;

    f_function_res_0_reg_467_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state14) and (icmp_ln235_fu_1023_p2 = ap_const_lv1_1))) then 
                f_function_res_0_reg_467 <= ap_const_lv32_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
                f_function_res_0_reg_467 <= f_function_res_fu_1304_p3;
            end if; 
        end if;
    end process;

    i_0_0_reg_332_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                i_0_0_reg_332 <= add_ln171_reg_1387;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                i_0_0_reg_332 <= ap_const_lv7_0;
            end if; 
        end if;
    end process;

    i_1_reg_354_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                i_1_reg_354 <= i_reg_1410;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln171_fu_520_p2 = ap_const_lv1_1))) then 
                i_1_reg_354 <= ap_const_lv6_0;
            end if; 
        end if;
    end process;

    i_2_reg_365_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state8) and (icmp_ln216_fu_868_p2 = ap_const_lv1_1))) then 
                i_2_reg_365 <= i_6_reg_1449;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln182_fu_617_p2 = ap_const_lv1_1))) then 
                i_2_reg_365 <= ap_const_lv5_0;
            end if; 
        end if;
    end process;

    i_3_reg_420_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln192_fu_692_p2 = ap_const_lv1_1))) then 
                i_3_reg_420 <= ap_const_lv5_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state18) and (icmp_ln252_fu_1257_p2 = ap_const_lv1_1))) then 
                i_3_reg_420 <= i_7_reg_1500;
            end if; 
        end if;
    end process;

    i_4_reg_489_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
                i_4_reg_489 <= i_5_reg_1607;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state10) and (icmp_ln223_fu_915_p2 = ap_const_lv1_1))) then 
                i_4_reg_489 <= ap_const_lv7_0;
            end if; 
        end if;
    end process;

    init_perm_res_0_0_reg_321_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                init_perm_res_0_0_reg_321 <= or_ln_fu_608_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                init_perm_res_0_0_reg_321 <= ap_const_lv64_0;
            end if; 
        end if;
    end process;

    inv_init_perm_res_0_reg_500_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
                inv_init_perm_res_0_reg_500 <= inv_init_perm_res_fu_1351_p3;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state10) and (icmp_ln223_fu_915_p2 = ap_const_lv1_1))) then 
                inv_init_perm_res_0_reg_500 <= ap_const_lv64_0;
            end if; 
        end if;
    end process;

    j_0_reg_388_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                j_0_reg_388 <= j_4_reg_1477;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                j_0_reg_388 <= ap_const_lv6_0;
            end if; 
        end if;
    end process;

    j_1_reg_444_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
                j_1_reg_444 <= j_reg_1513;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state10) and (icmp_ln223_fu_915_p2 = ap_const_lv1_0))) then 
                j_1_reg_444 <= ap_const_lv6_0;
            end if; 
        end if;
    end process;

    j_2_reg_455_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                j_2_reg_455 <= j_5_reg_1546;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                j_2_reg_455 <= ap_const_lv4_0;
            end if; 
        end if;
    end process;

    j_3_reg_478_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state14) and (icmp_ln235_fu_1023_p2 = ap_const_lv1_1))) then 
                j_3_reg_478 <= ap_const_lv6_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
                j_3_reg_478 <= j_6_reg_1579;
            end if; 
        end if;
    end process;

    permuted_choice_1_0_reg_343_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                permuted_choice_1_0_reg_343 <= permuted_choice_1_fu_685_p3;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln171_fu_520_p2 = ap_const_lv1_1))) then 
                permuted_choice_1_0_reg_343 <= ap_const_lv64_0;
            end if; 
        end if;
    end process;

    s_input_0_reg_432_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
                s_input_0_reg_432 <= s_input_fu_987_p3;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state10) and (icmp_ln223_fu_915_p2 = ap_const_lv1_0))) then 
                s_input_0_reg_432 <= ap_const_lv64_0;
            end if; 
        end if;
    end process;

    s_output_1_fu_184_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                s_output_1_fu_184 <= s_output_fu_1244_p3;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln192_fu_692_p2 = ap_const_lv1_1))) then 
                s_output_1_fu_184 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    sub_key_load_1_reg_376_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                sub_key_load_1_reg_376 <= or_ln1_fu_908_p3;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                sub_key_load_1_reg_376 <= ap_const_lv64_0;
            end if; 
        end if;
    end process;

    temp_reg_399_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln192_fu_692_p2 = ap_const_lv1_1))) then 
                temp_reg_399 <= R_reg_1397;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state18) and (icmp_ln252_fu_1257_p2 = ap_const_lv1_1))) then 
                temp_reg_399 <= R_1_fu_1278_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln171_fu_520_p2 = ap_const_lv1_1))) then
                L_reg_1392 <= init_perm_res_0_0_reg_321(63 downto 32);
                R_reg_1397 <= R_fu_566_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln171_fu_520_p2 = ap_const_lv1_0))) then
                add_ln171_reg_1387 <= add_ln171_fu_550_p2;
                trunc_ln173_reg_1377 <= trunc_ln173_fu_541_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state15)) then
                add_ln246_1_reg_1566 <= add_ln246_1_fu_1230_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state20)) then
                i_5_reg_1607 <= i_5_fu_1317_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                i_6_reg_1449 <= i_6_fu_698_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then
                i_7_reg_1500 <= i_7_fu_921_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                i_reg_1410 <= i_fu_623_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then
                j_4_reg_1477 <= j_4_fu_874_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state14)) then
                j_5_reg_1546 <= j_5_fu_1029_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state18)) then
                j_6_reg_1579 <= j_6_fu_1263_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state11)) then
                j_reg_1513 <= j_fu_941_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state10) and (icmp_ln223_fu_915_p2 = ap_const_lv1_1))) then
                pre_output_reg_1505 <= pre_output_fu_927_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln192_fu_692_p2 = ap_const_lv1_0))) then
                sub_key_addr_reg_1457 <= zext_ln214_fu_850_p1(4 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state14) and (icmp_ln235_fu_1023_p2 = ap_const_lv1_0))) then
                    sub_ln240_2_reg_1556(5 downto 1) <= sub_ln240_2_fu_1089_p2(5 downto 1);
                    sub_ln240_reg_1551(6 downto 1) <= sub_ln240_fu_1065_p2(6 downto 1);
                    sub_ln243_1_reg_1561(5 downto 1) <= sub_ln243_1_fu_1101_p2(5 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then
                tmp_9_reg_1469 <= tmp_9_fu_860_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln182_fu_617_p2 = ap_const_lv1_0))) then
                trunc_ln184_1_reg_1420 <= trunc_ln184_1_fu_634_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state8) and (icmp_ln216_fu_868_p2 = ap_const_lv1_0))) then
                trunc_ln218_1_reg_1487 <= trunc_ln218_1_fu_885_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state18) and (icmp_ln252_fu_1257_p2 = ap_const_lv1_0))) then
                trunc_ln254_1_reg_1589 <= trunc_ln254_1_fu_1274_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state20) and (icmp_ln267_fu_1311_p2 = ap_const_lv1_0))) then
                trunc_ln270_1_reg_1617 <= trunc_ln270_1_fu_1328_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then
                xor_ln232_1_reg_1538 <= xor_ln232_1_fu_1017_p2;
                xor_ln232_reg_1533 <= xor_ln232_fu_1011_p2;
            end if;
        end if;
    end process;
    sub_ln240_reg_1551(0) <= '0';
    sub_ln240_2_reg_1556(0) <= '0';
    sub_ln243_1_reg_1561(0) <= '1';

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, icmp_ln171_fu_520_p2, ap_CS_fsm_state4, icmp_ln182_fu_617_p2, ap_CS_fsm_state6, icmp_ln192_fu_692_p2, ap_CS_fsm_state8, icmp_ln216_fu_868_p2, ap_CS_fsm_state10, icmp_ln223_fu_915_p2, ap_CS_fsm_state11, icmp_ln227_fu_935_p2, ap_CS_fsm_state14, icmp_ln235_fu_1023_p2, ap_CS_fsm_state18, icmp_ln252_fu_1257_p2, ap_CS_fsm_state20, icmp_ln267_fu_1311_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln171_fu_520_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state2;
            when ap_ST_fsm_state4 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln182_fu_617_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state6 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state6) and (icmp_ln192_fu_692_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state8) and (icmp_ln216_fu_868_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state10 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state10) and (icmp_ln223_fu_915_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state20;
                else
                    ap_NS_fsm <= ap_ST_fsm_state11;
                end if;
            when ap_ST_fsm_state11 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln227_fu_935_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                else
                    ap_NS_fsm <= ap_ST_fsm_state12;
                end if;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state14) and (icmp_ln235_fu_1023_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state18;
                else
                    ap_NS_fsm <= ap_ST_fsm_state15;
                end if;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state18 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state18) and (icmp_ln252_fu_1257_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_state19;
                end if;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state20 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state20) and (icmp_ln267_fu_1311_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state21;
                end if;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    C_2_fu_760_p3 <= (trunc_ln203_fu_746_p1 & tmp_3_fu_750_p4);
    C_3_fu_812_p3 <= (trunc_ln197_fu_808_p1 & tmp_2_fu_800_p3);
    D_1_fu_648_p1 <= permuted_choice_1_0_reg_343(28 - 1 downto 0);
    D_2_fu_782_p3 <= (trunc_ln204_fu_768_p1 & tmp_s_fu_772_p4);
    D_3_fu_832_p3 <= (trunc_ln198_fu_828_p1 & tmp_4_fu_820_p3);
    E_address0 <= zext_ln229_fu_947_p1(6 - 1 downto 0);

    E_ce0_assign_proc : process(ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            E_ce0 <= ap_const_logic_1;
        else 
            E_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    IP_address0 <= zext_ln174_fu_526_p1(6 - 1 downto 0);
    IP_address1 <= zext_ln174_3_fu_545_p1(6 - 1 downto 0);

    IP_ce0_assign_proc : process(ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            IP_ce0 <= ap_const_logic_1;
        else 
            IP_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    IP_ce1_assign_proc : process(ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            IP_ce1 <= ap_const_logic_1;
        else 
            IP_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    PC1_address0 <= zext_ln184_1_fu_629_p1(6 - 1 downto 0);

    PC1_ce0_assign_proc : process(ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            PC1_ce0 <= ap_const_logic_1;
        else 
            PC1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    PC2_address0 <= zext_ln218_fu_880_p1(6 - 1 downto 0);

    PC2_ce0_assign_proc : process(ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            PC2_ce0 <= ap_const_logic_1;
        else 
            PC2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    PI_address0 <= zext_ln270_1_fu_1323_p1(6 - 1 downto 0);

    PI_ce0_assign_proc : process(ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            PI_ce0 <= ap_const_logic_1;
        else 
            PI_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    P_address0 <= zext_ln254_fu_1269_p1(5 - 1 downto 0);

    P_ce0_assign_proc : process(ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            P_ce0 <= ap_const_logic_1;
        else 
            P_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    R_1_fu_1278_p2 <= (f_function_res_0_reg_467 xor L_0_reg_409);
    R_fu_566_p1 <= init_perm_res_0_0_reg_321(32 - 1 downto 0);
    S_address0 <= sext_ln246_3_fu_1236_p1(9 - 1 downto 0);

    S_ce0_assign_proc : process(ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            S_ce0 <= ap_const_logic_1;
        else 
            S_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    add_ln171_fu_550_p2 <= std_logic_vector(unsigned(ap_const_lv7_2) + unsigned(i_0_0_reg_332));
    add_ln246_1_fu_1230_p2 <= std_logic_vector(signed(sext_ln246_2_fu_1214_p1) + signed(zext_ln246_fu_1226_p1));
    add_ln246_fu_1208_p2 <= std_logic_vector(signed(sext_ln246_1_fu_1204_p1) + signed(sext_ln246_fu_1196_p1));
    and_ln240_fu_1124_p2 <= (xor_ln232_1_reg_1538 and lshr_ln240_fu_1118_p2);
    and_ln243_fu_1172_p2 <= (xor_ln232_reg_1533 and lshr_ln243_fu_1166_p2);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state19 <= ap_CS_fsm(18);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state20 <= ap_CS_fsm(19);
    ap_CS_fsm_state21 <= ap_CS_fsm(20);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_done_assign_proc : process(ap_CS_fsm_state20, icmp_ln267_fu_1311_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state20) and (icmp_ln267_fu_1311_p2 = ap_const_lv1_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state20, icmp_ln267_fu_1311_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state20) and (icmp_ln267_fu_1311_p2 = ap_const_lv1_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    ap_return <= inv_init_perm_res_0_reg_500;
    empty_12_fu_704_p2 <= "1" when (i_2_reg_365 = ap_const_lv5_F) else "0";
    empty_13_fu_710_p2 <= "1" when (i_2_reg_365 = ap_const_lv5_8) else "0";
    empty_14_fu_716_p2 <= (empty_13_fu_710_p2 or empty_12_fu_704_p2);
    empty_15_fu_722_p2 <= "1" when (i_2_reg_365 = ap_const_lv5_1) else "0";
    empty_16_fu_728_p2 <= (empty_15_fu_722_p2 or empty_14_fu_716_p2);
    empty_17_fu_734_p2 <= "1" when (i_2_reg_365 = ap_const_lv5_0) else "0";
    empty_18_fu_740_p2 <= (empty_17_fu_734_p2 or empty_16_fu_728_p2);
    empty_9_fu_531_p1 <= i_0_0_reg_332(6 - 1 downto 0);
    f_function_res_fu_1304_p3 <= (trunc_ln254_1_reg_1589 & trunc_ln254_fu_1300_p1);
    i_5_fu_1317_p2 <= std_logic_vector(unsigned(i_4_reg_489) + unsigned(ap_const_lv7_1));
    i_6_fu_698_p2 <= std_logic_vector(unsigned(i_2_reg_365) + unsigned(ap_const_lv5_1));
    i_7_fu_921_p2 <= std_logic_vector(unsigned(i_3_reg_420) + unsigned(ap_const_lv5_1));
    i_fu_623_p2 <= std_logic_vector(unsigned(i_1_reg_354) + unsigned(ap_const_lv6_1));
    icmp_ln171_fu_520_p2 <= "1" when (i_0_0_reg_332 = ap_const_lv7_40) else "0";
    icmp_ln182_fu_617_p2 <= "1" when (i_1_reg_354 = ap_const_lv6_38) else "0";
    icmp_ln192_fu_692_p2 <= "1" when (i_2_reg_365 = ap_const_lv5_10) else "0";
    icmp_ln216_fu_868_p2 <= "1" when (j_0_reg_388 = ap_const_lv6_30) else "0";
    icmp_ln223_fu_915_p2 <= "1" when (i_3_reg_420 = ap_const_lv5_10) else "0";
    icmp_ln227_fu_935_p2 <= "1" when (j_1_reg_444 = ap_const_lv6_30) else "0";
    icmp_ln235_fu_1023_p2 <= "1" when (j_2_reg_455 = ap_const_lv4_8) else "0";
    icmp_ln252_fu_1257_p2 <= "1" when (j_3_reg_478 = ap_const_lv6_20) else "0";
    icmp_ln267_fu_1311_p2 <= "1" when (i_4_reg_489 = ap_const_lv7_40) else "0";
    inv_init_perm_res_fu_1351_p3 <= (trunc_ln270_1_reg_1617 & trunc_ln270_fu_1347_p1);
    j_4_fu_874_p2 <= std_logic_vector(unsigned(j_0_reg_388) + unsigned(ap_const_lv6_1));
    j_5_fu_1029_p2 <= std_logic_vector(unsigned(j_2_reg_455) + unsigned(ap_const_lv4_1));
    j_6_fu_1263_p2 <= std_logic_vector(unsigned(j_3_reg_478) + unsigned(ap_const_lv6_1));
    j_fu_941_p2 <= std_logic_vector(unsigned(j_1_reg_444) + unsigned(ap_const_lv6_1));
    lshr_ln174_1_fu_599_p2 <= std_logic_vector(shift_right(unsigned(input_r),to_integer(unsigned('0' & zext_ln174_1_fu_595_p1(31-1 downto 0)))));
    lshr_ln174_fu_580_p2 <= std_logic_vector(shift_right(unsigned(input_r),to_integer(unsigned('0' & zext_ln174_2_fu_576_p1(31-1 downto 0)))));
    lshr_ln184_fu_676_p2 <= std_logic_vector(shift_right(unsigned(key),to_integer(unsigned('0' & zext_ln184_fu_672_p1(31-1 downto 0)))));
    lshr_ln218_fu_899_p2 <= std_logic_vector(shift_right(unsigned(tmp_9_reg_1469),to_integer(unsigned('0' & zext_ln218_1_fu_895_p1(31-1 downto 0)))));
    lshr_ln229_fu_973_p2 <= std_logic_vector(shift_right(unsigned(temp_reg_399),to_integer(unsigned('0' & zext_ln229_1_fu_969_p1(31-1 downto 0)))));
    lshr_ln240_1_fu_1132_p2 <= std_logic_vector(shift_right(unsigned(and_ln240_fu_1124_p2),to_integer(unsigned('0' & zext_ln240_6_fu_1129_p1(31-1 downto 0)))));
    lshr_ln240_fu_1118_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv48_840000000000),to_integer(unsigned('0' & zext_ln240_4_fu_1114_p1(31-1 downto 0)))));
    lshr_ln243_1_fu_1180_p2 <= std_logic_vector(shift_right(unsigned(and_ln243_fu_1172_p2),to_integer(unsigned('0' & zext_ln243_fu_1177_p1(31-1 downto 0)))));
    lshr_ln243_fu_1166_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv47_780000000000),to_integer(unsigned('0' & zext_ln240_3_fu_1110_p1(31-1 downto 0)))));
    lshr_ln254_fu_1294_p2 <= std_logic_vector(shift_right(unsigned(s_output_1_fu_184),to_integer(unsigned('0' & zext_ln254_1_fu_1290_p1(31-1 downto 0)))));
    lshr_ln270_fu_1342_p2 <= std_logic_vector(shift_right(unsigned(pre_output_reg_1505),to_integer(unsigned('0' & zext_ln270_fu_1338_p1(31-1 downto 0)))));
    or_ln171_fu_535_p2 <= (empty_9_fu_531_p1 or ap_const_lv6_1);
    or_ln1_fu_908_p3 <= (trunc_ln218_1_reg_1487 & trunc_ln218_fu_904_p1);
    or_ln241_fu_1150_p2 <= (trunc_ln240_1_fu_1138_p1 or tmp_5_fu_1142_p3);
    or_ln_fu_608_p4 <= ((trunc_ln173_reg_1377 & trunc_ln174_fu_585_p1) & trunc_ln174_1_fu_604_p1);
    permuted_choice_1_fu_685_p3 <= (trunc_ln184_1_reg_1420 & trunc_ln184_fu_681_p1);
    pre_output_fu_927_p3 <= (temp_reg_399 & L_0_reg_409);
    s_input_fu_987_p3 <= (trunc_ln229_1_fu_983_p1 & trunc_ln229_fu_979_p1);
    s_output_fu_1244_p3 <= (trunc_ln246_1_fu_1240_p1 & S_q0);
        sext_ln240_fu_1107_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln240_reg_1551),32));

        sext_ln246_1_fu_1204_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln246_fu_1200_p1),9));

        sext_ln246_2_fu_1214_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln246_fu_1208_p2),11));

        sext_ln246_3_fu_1236_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln246_1_reg_1566),64));

        sext_ln246_fu_1196_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_7_fu_1186_p4),9));

    shl_ln240_1_fu_1071_p3 <= (trunc_ln240_fu_1035_p1 & ap_const_lv2_0);
    shl_ln240_fu_1051_p2 <= std_logic_vector(shift_left(unsigned(j_2_reg_455),to_integer(unsigned('0' & ap_const_lv4_1(4-1 downto 0)))));
    shl_ln_fu_1039_p3 <= (trunc_ln240_fu_1035_p1 & ap_const_lv3_0);

    sub_key_address0_assign_proc : process(sub_key_addr_reg_1457, ap_CS_fsm_state8, ap_CS_fsm_state11, zext_ln232_fu_958_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            sub_key_address0 <= zext_ln232_fu_958_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            sub_key_address0 <= sub_key_addr_reg_1457;
        else 
            sub_key_address0 <= "XXXX";
        end if; 
    end process;


    sub_key_ce0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            sub_key_ce0 <= ap_const_logic_1;
        else 
            sub_key_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    sub_key_we0_assign_proc : process(ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            sub_key_we0 <= ap_const_logic_1;
        else 
            sub_key_we0 <= ap_const_logic_0;
        end if; 
    end process;

    sub_ln174_1_fu_589_p2 <= std_logic_vector(signed(ap_const_lv7_40) - signed(IP_q1));
    sub_ln174_fu_570_p2 <= std_logic_vector(signed(ap_const_lv7_40) - signed(IP_q0));
    sub_ln184_fu_666_p2 <= std_logic_vector(signed(ap_const_lv7_40) - signed(zext_ln184_2_fu_662_p1));
    sub_ln218_fu_889_p2 <= std_logic_vector(signed(ap_const_lv6_38) - signed(PC2_q0));
    sub_ln229_fu_963_p2 <= std_logic_vector(signed(ap_const_lv6_20) - signed(E_q0));
    sub_ln232_fu_952_p2 <= std_logic_vector(unsigned(ap_const_lv5_F) - unsigned(i_3_reg_420));
    sub_ln240_1_fu_1083_p2 <= std_logic_vector(signed(ap_const_lv6_2A) - signed(zext_ln240_1_fu_1057_p1));
    sub_ln240_2_fu_1089_p2 <= std_logic_vector(unsigned(sub_ln240_1_fu_1083_p2) - unsigned(zext_ln240_5_fu_1079_p1));
    sub_ln240_fu_1065_p2 <= std_logic_vector(unsigned(zext_ln240_fu_1047_p1) - unsigned(zext_ln240_2_fu_1061_p1));
    sub_ln243_1_fu_1101_p2 <= std_logic_vector(unsigned(sub_ln243_fu_1095_p2) - unsigned(zext_ln240_5_fu_1079_p1));
    sub_ln243_fu_1095_p2 <= std_logic_vector(signed(ap_const_lv6_2B) - signed(zext_ln240_1_fu_1057_p1));
    sub_ln254_fu_1284_p2 <= std_logic_vector(signed(ap_const_lv6_20) - signed(P_q0));
    sub_ln270_fu_1332_p2 <= std_logic_vector(signed(ap_const_lv7_40) - signed(PI_q0));
    tmp_2_fu_800_p3 <= C_1_fu_176(27 downto 27);
    tmp_3_fu_750_p4 <= C_1_fu_176(27 downto 26);
    tmp_4_fu_820_p3 <= D_fu_180(27 downto 27);
    tmp_5_fu_1142_p3 <= lshr_ln240_1_fu_1132_p2(4 downto 4);
    tmp_6_fu_1156_p4 <= lshr_ln240_1_fu_1132_p2(7 downto 5);
    tmp_7_fu_1186_p4 <= ((tmp_6_fu_1156_p4 & or_ln241_fu_1150_p2) & ap_const_lv4_0);
    tmp_8_fu_1218_p3 <= (j_2_reg_455 & ap_const_lv6_0);
    tmp_9_fu_860_p3 <= (C_1_fu_176 & D_fu_180);
    tmp_s_fu_772_p4 <= D_fu_180(27 downto 26);
    trunc_ln173_fu_541_p1 <= init_perm_res_0_0_reg_321(62 - 1 downto 0);
    trunc_ln174_1_fu_604_p1 <= lshr_ln174_1_fu_599_p2(1 - 1 downto 0);
    trunc_ln174_fu_585_p1 <= lshr_ln174_fu_580_p2(1 - 1 downto 0);
    trunc_ln184_1_fu_634_p1 <= permuted_choice_1_0_reg_343(63 - 1 downto 0);
    trunc_ln184_fu_681_p1 <= lshr_ln184_fu_676_p2(1 - 1 downto 0);
    trunc_ln197_fu_808_p1 <= C_1_fu_176(27 - 1 downto 0);
    trunc_ln198_fu_828_p1 <= D_fu_180(27 - 1 downto 0);
    trunc_ln203_fu_746_p1 <= C_1_fu_176(26 - 1 downto 0);
    trunc_ln204_fu_768_p1 <= D_fu_180(26 - 1 downto 0);
    trunc_ln218_1_fu_885_p1 <= sub_key_load_1_reg_376(63 - 1 downto 0);
    trunc_ln218_fu_904_p1 <= lshr_ln218_fu_899_p2(1 - 1 downto 0);
    trunc_ln229_1_fu_983_p1 <= s_input_0_reg_432(63 - 1 downto 0);
    trunc_ln229_fu_979_p1 <= lshr_ln229_fu_973_p2(1 - 1 downto 0);
    trunc_ln232_1_fu_999_p1 <= sub_key_q0(48 - 1 downto 0);
    trunc_ln232_2_fu_1003_p1 <= s_input_0_reg_432(47 - 1 downto 0);
    trunc_ln232_3_fu_1007_p1 <= sub_key_q0(47 - 1 downto 0);
    trunc_ln232_fu_995_p1 <= s_input_0_reg_432(48 - 1 downto 0);
    trunc_ln240_1_fu_1138_p1 <= lshr_ln240_1_fu_1132_p2(1 - 1 downto 0);
    trunc_ln240_fu_1035_p1 <= j_2_reg_455(3 - 1 downto 0);
    trunc_ln246_1_fu_1240_p1 <= s_output_1_fu_184(28 - 1 downto 0);
    trunc_ln246_fu_1200_p1 <= lshr_ln243_1_fu_1180_p2(8 - 1 downto 0);
    trunc_ln254_1_fu_1274_p1 <= f_function_res_0_reg_467(31 - 1 downto 0);
    trunc_ln254_fu_1300_p1 <= lshr_ln254_fu_1294_p2(1 - 1 downto 0);
    trunc_ln270_1_fu_1328_p1 <= inv_init_perm_res_0_reg_500(63 - 1 downto 0);
    trunc_ln270_fu_1347_p1 <= lshr_ln270_fu_1342_p2(1 - 1 downto 0);
    xor_ln232_1_fu_1017_p2 <= (trunc_ln232_fu_995_p1 xor trunc_ln232_1_fu_999_p1);
    xor_ln232_fu_1011_p2 <= (trunc_ln232_3_fu_1007_p1 xor trunc_ln232_2_fu_1003_p1);
    zext_ln174_1_fu_595_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln174_1_fu_589_p2),64));
    zext_ln174_2_fu_576_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln174_fu_570_p2),64));
    zext_ln174_3_fu_545_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln171_fu_535_p2),64));
    zext_ln174_fu_526_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_0_0_reg_332),64));
    zext_ln184_1_fu_629_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_1_reg_354),64));
    zext_ln184_2_fu_662_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(PC1_q0),7));
    zext_ln184_fu_672_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln184_fu_666_p2),64));
    zext_ln214_fu_850_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_2_reg_365),64));
    zext_ln218_1_fu_895_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln218_fu_889_p2),56));
    zext_ln218_fu_880_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_0_reg_388),64));
    zext_ln229_1_fu_969_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln229_fu_963_p2),32));
    zext_ln229_fu_947_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_1_reg_444),64));
    zext_ln232_fu_958_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln232_fu_952_p2),64));
    zext_ln240_1_fu_1057_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln240_fu_1051_p2),6));
    zext_ln240_2_fu_1061_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln240_fu_1051_p2),7));
    zext_ln240_3_fu_1110_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln240_fu_1107_p1),47));
    zext_ln240_4_fu_1114_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln240_fu_1107_p1),48));
    zext_ln240_5_fu_1079_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln240_1_fu_1071_p3),6));
    zext_ln240_6_fu_1129_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln240_2_reg_1556),48));
    zext_ln240_fu_1047_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln_fu_1039_p3),7));
    zext_ln243_fu_1177_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln243_1_reg_1561),47));
    zext_ln246_fu_1226_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_8_fu_1218_p3),11));
    zext_ln254_1_fu_1290_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln254_fu_1284_p2),32));
    zext_ln254_fu_1269_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_3_reg_478),64));
    zext_ln270_1_fu_1323_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_4_reg_489),64));
    zext_ln270_fu_1338_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln270_fu_1332_p2),64));
end behav;
