<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3847" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3847{left:768px;bottom:68px;letter-spacing:0.1px;}
#t2_3847{left:813px;bottom:68px;letter-spacing:0.12px;}
#t3_3847{left:684px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_3847{left:70px;bottom:1084px;}
#t5_3847{left:96px;bottom:1088px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t6_3847{left:258px;bottom:1088px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#t7_3847{left:96px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t8_3847{left:70px;bottom:1045px;}
#t9_3847{left:96px;bottom:1048px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#ta_3847{left:286px;bottom:1048px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#tb_3847{left:96px;bottom:1031px;letter-spacing:-0.17px;word-spacing:-0.94px;}
#tc_3847{left:96px;bottom:1014px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#td_3847{left:96px;bottom:998px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#te_3847{left:70px;bottom:971px;}
#tf_3847{left:96px;bottom:975px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tg_3847{left:261px;bottom:975px;}
#th_3847{left:279px;bottom:975px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#ti_3847{left:96px;bottom:958px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tj_3847{left:70px;bottom:932px;}
#tk_3847{left:96px;bottom:935px;letter-spacing:-0.17px;word-spacing:-0.47px;}
#tl_3847{left:258px;bottom:935px;}
#tm_3847{left:276px;bottom:935px;letter-spacing:-0.2px;word-spacing:-0.41px;}
#tn_3847{left:70px;bottom:909px;}
#to_3847{left:96px;bottom:912px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tp_3847{left:260px;bottom:912px;}
#tq_3847{left:278px;bottom:912px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tr_3847{left:96px;bottom:895px;letter-spacing:-0.14px;word-spacing:-0.64px;}
#ts_3847{left:96px;bottom:878px;letter-spacing:-0.14px;word-spacing:-0.59px;}
#tt_3847{left:96px;bottom:862px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tu_3847{left:96px;bottom:845px;letter-spacing:-0.14px;}
#tv_3847{left:70px;bottom:820px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tw_3847{left:70px;bottom:804px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tx_3847{left:70px;bottom:787px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#ty_3847{left:70px;bottom:762px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tz_3847{left:70px;bottom:745px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t10_3847{left:70px;bottom:729px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t11_3847{left:70px;bottom:704px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t12_3847{left:70px;bottom:678px;}
#t13_3847{left:96px;bottom:681px;letter-spacing:-0.15px;word-spacing:-1.12px;}
#t14_3847{left:217px;bottom:681px;}
#t15_3847{left:235px;bottom:681px;letter-spacing:-0.14px;word-spacing:-1.1px;}
#t16_3847{left:96px;bottom:664px;letter-spacing:-0.17px;word-spacing:-0.76px;}
#t17_3847{left:96px;bottom:648px;letter-spacing:-0.15px;}
#t18_3847{left:70px;bottom:621px;}
#t19_3847{left:96px;bottom:625px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#t1a_3847{left:196px;bottom:625px;}
#t1b_3847{left:214px;bottom:625px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1c_3847{left:96px;bottom:608px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1d_3847{left:70px;bottom:549px;letter-spacing:0.13px;}
#t1e_3847{left:152px;bottom:549px;letter-spacing:0.15px;word-spacing:0.01px;}
#t1f_3847{left:70px;bottom:525px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t1g_3847{left:70px;bottom:509px;letter-spacing:-0.15px;word-spacing:-0.87px;}
#t1h_3847{left:70px;bottom:492px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t1i_3847{left:70px;bottom:475px;letter-spacing:-0.18px;word-spacing:-0.42px;}
#t1j_3847{left:70px;bottom:416px;letter-spacing:0.13px;}
#t1k_3847{left:152px;bottom:416px;letter-spacing:0.15px;}
#t1l_3847{left:70px;bottom:393px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1m_3847{left:70px;bottom:376px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1n_3847{left:70px;bottom:359px;letter-spacing:-0.19px;word-spacing:-0.41px;}
#t1o_3847{left:70px;bottom:334px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t1p_3847{left:70px;bottom:318px;letter-spacing:-0.16px;}
#t1q_3847{left:70px;bottom:291px;}
#t1r_3847{left:96px;bottom:295px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t1s_3847{left:70px;bottom:268px;}
#t1t_3847{left:96px;bottom:272px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1u_3847{left:96px;bottom:255px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#t1v_3847{left:70px;bottom:229px;}
#t1w_3847{left:96px;bottom:232px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1x_3847{left:96px;bottom:215px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#t1y_3847{left:70px;bottom:189px;}
#t1z_3847{left:96px;bottom:192px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t20_3847{left:70px;bottom:166px;}
#t21_3847{left:96px;bottom:169px;letter-spacing:-0.19px;word-spacing:-0.98px;}
#t22_3847{left:96px;bottom:153px;letter-spacing:-0.14px;word-spacing:-0.48px;}

.s1_3847{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3847{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3847{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s4_3847{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s5_3847{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s6_3847{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3847" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3847Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3847" style="-webkit-user-select: none;"><object width="935" height="1210" data="3847/3847.svg" type="image/svg+xml" id="pdf3847" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3847" class="t s1_3847">Vol. 3B </span><span id="t2_3847" class="t s1_3847">20-139 </span>
<span id="t3_3847" class="t s2_3847">PERFORMANCE MONITORING </span>
<span id="t4_3847" class="t s3_3847">• </span><span id="t5_3847" class="t s4_3847">Core Crystal Clock — </span><span id="t6_3847" class="t s5_3847">This is a clock that runs at fixed frequency; it coordinates the clocks on all packages </span>
<span id="t7_3847" class="t s5_3847">across the system. </span>
<span id="t8_3847" class="t s3_3847">• </span><span id="t9_3847" class="t s4_3847">Non-halted Clockticks — </span><span id="ta_3847" class="t s5_3847">Measures clock cycles in which the specified logical processor is not halted and is </span>
<span id="tb_3847" class="t s5_3847">not in any power-saving state. When Intel Hyper-Threading Technology is enabled, ticks can be measured on a </span>
<span id="tc_3847" class="t s5_3847">per-logical-processor basis. There are also performance events on dual-core processors that measure </span>
<span id="td_3847" class="t s5_3847">clockticks per logical processor when the processor is not halted. </span>
<span id="te_3847" class="t s3_3847">• </span><span id="tf_3847" class="t s4_3847">Non-sleep Clockticks </span><span id="tg_3847" class="t s4_3847">— </span><span id="th_3847" class="t s5_3847">Measures clock cycles in which the specified physical processor is not in a sleep </span>
<span id="ti_3847" class="t s5_3847">mode or in a power-saving state. These ticks cannot be measured on a logical-processor basis. </span>
<span id="tj_3847" class="t s3_3847">• </span><span id="tk_3847" class="t s4_3847">Time-stamp Counter </span><span id="tl_3847" class="t s4_3847">— </span><span id="tm_3847" class="t s5_3847">See Section 18.17, “Time-Stamp Counter.” </span>
<span id="tn_3847" class="t s3_3847">• </span><span id="to_3847" class="t s4_3847">Reference Clockticks </span><span id="tp_3847" class="t s4_3847">— </span><span id="tq_3847" class="t s5_3847">TM2 or Enhanced Intel SpeedStep technology are two examples of processor </span>
<span id="tr_3847" class="t s5_3847">features that can cause processor core clockticks to represent non-uniform tick intervals due to change of bus </span>
<span id="ts_3847" class="t s5_3847">ratios. Performance events that counts clockticks of a constant reference frequency was introduced Intel Core </span>
<span id="tt_3847" class="t s5_3847">Duo and Intel Core Solo processors. The mechanism is further enhanced on processors based on Intel Core </span>
<span id="tu_3847" class="t s5_3847">microarchitecture. </span>
<span id="tv_3847" class="t s5_3847">Some processor models permit clock cycles to be measured when the physical processor is not in deep sleep (by </span>
<span id="tw_3847" class="t s5_3847">using the time-stamp counter and the RDTSC instruction). Note that such ticks cannot be measured on a per- </span>
<span id="tx_3847" class="t s5_3847">logical-processor basis. See Section 18.17, “Time-Stamp Counter,” for detail on processor capabilities. </span>
<span id="ty_3847" class="t s5_3847">The first two methods use performance counters and can be set up to cause an interrupt upon overflow (for </span>
<span id="tz_3847" class="t s5_3847">sampling). They may also be useful where it is easier for a tool to read a performance counter than to use a time </span>
<span id="t10_3847" class="t s5_3847">stamp counter (the timestamp counter is accessed using the RDTSC instruction). </span>
<span id="t11_3847" class="t s5_3847">For applications with a significant amount of I/O, there are two ratios of interest: </span>
<span id="t12_3847" class="t s3_3847">• </span><span id="t13_3847" class="t s4_3847">Non-halted CPI </span><span id="t14_3847" class="t s4_3847">— </span><span id="t15_3847" class="t s5_3847">Non-halted clockticks/instructions retired measures the CPI for phases where the CPU was </span>
<span id="t16_3847" class="t s5_3847">being used. This ratio can be measured on a logical-processor basis when Intel Hyper-Threading Technology is </span>
<span id="t17_3847" class="t s5_3847">enabled. </span>
<span id="t18_3847" class="t s3_3847">• </span><span id="t19_3847" class="t s4_3847">Nominal CPI </span><span id="t1a_3847" class="t s4_3847">— </span><span id="t1b_3847" class="t s5_3847">Time-stamp counter ticks/instructions retired measures the CPI over the duration of a </span>
<span id="t1c_3847" class="t s5_3847">program, including those periods when the machine halts while waiting for I/O. </span>
<span id="t1d_3847" class="t s6_3847">20.7.1 </span><span id="t1e_3847" class="t s6_3847">Non-Halted Reference Clockticks </span>
<span id="t1f_3847" class="t s5_3847">Software can use UnHalted Reference Cycles on either a general purpose performance counter using event mask </span>
<span id="t1g_3847" class="t s5_3847">0x3C and UMASK 0x01 or on fixed function performance counter 2 to count at a constant rate. These events count </span>
<span id="t1h_3847" class="t s5_3847">at a consistent rate irrespective of P-state, TM2, or frequency transitions that may occur to the processor. The </span>
<span id="t1i_3847" class="t s5_3847">UnHalted Reference Cycles event may count differently on the general purpose event and fixed counter. </span>
<span id="t1j_3847" class="t s6_3847">20.7.2 </span><span id="t1k_3847" class="t s6_3847">Cycle Counting and Opportunistic Processor Operation </span>
<span id="t1l_3847" class="t s5_3847">As a result of the state transitions due to opportunistic processor performance operation (see Chapter 15, “Power </span>
<span id="t1m_3847" class="t s5_3847">and Thermal Management”), a logical processor or a processor core can operate at frequency different from the </span>
<span id="t1n_3847" class="t s5_3847">Processor Base frequency. </span>
<span id="t1o_3847" class="t s5_3847">The following items are expected to hold true irrespective of when opportunistic processor operation causes state </span>
<span id="t1p_3847" class="t s5_3847">transitions: </span>
<span id="t1q_3847" class="t s3_3847">• </span><span id="t1r_3847" class="t s5_3847">The time stamp counter operates at a fixed-rate frequency of the processor. </span>
<span id="t1s_3847" class="t s3_3847">• </span><span id="t1t_3847" class="t s5_3847">The IA32_MPERF counter increments at a fixed frequency irrespective of any transitions caused by opportu- </span>
<span id="t1u_3847" class="t s5_3847">nistic processor operation. </span>
<span id="t1v_3847" class="t s3_3847">• </span><span id="t1w_3847" class="t s5_3847">The IA32_FIXED_CTR2 counter increments at the same TSC frequency irrespective of any transitions caused </span>
<span id="t1x_3847" class="t s5_3847">by opportunistic processor operation. </span>
<span id="t1y_3847" class="t s3_3847">• </span><span id="t1z_3847" class="t s5_3847">The Local APIC timer operation is unaffected by opportunistic processor operation. </span>
<span id="t20_3847" class="t s3_3847">• </span><span id="t21_3847" class="t s5_3847">The TSC, IA32_MPERF, and IA32_FIXED_CTR2 operate at close to the maximum non-turbo frequency, which is </span>
<span id="t22_3847" class="t s5_3847">equal to the product of scalable bus frequency and maximum non-turbo ratio. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
