
*** Running vivado
    with args -log ALU_VIO.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ALU_VIO.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ALU_VIO.tcl -notrace
Command: synth_design -top ALU_VIO -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18644 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 402.922 ; gain = 98.414
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ALU_VIO' [C:/Users/Jorge Vasquez/Desktop/ClasesMaestria/CLP/ALU/proyecto_final_ALU/proyecto_final_ALU.srcs/sources_1/imports/Fuentes/ALU_VIO.vhd:16]
INFO: [Synth 8-638] synthesizing module 'sumNb' [C:/Users/Jorge Vasquez/Desktop/ClasesMaestria/CLP/ALU/proyecto_final_ALU/proyecto_final_ALU.srcs/sources_1/imports/Fuentes/SumNb.vhd:18]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'sum1b' [C:/Users/Jorge Vasquez/Desktop/ClasesMaestria/CLP/ALU/proyecto_final_ALU/proyecto_final_ALU.srcs/sources_1/imports/Fuentes/Sum1b.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'sum1b' (1#1) [C:/Users/Jorge Vasquez/Desktop/ClasesMaestria/CLP/ALU/proyecto_final_ALU/proyecto_final_ALU.srcs/sources_1/imports/Fuentes/Sum1b.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'sumNb' (2#1) [C:/Users/Jorge Vasquez/Desktop/ClasesMaestria/CLP/ALU/proyecto_final_ALU/proyecto_final_ALU.srcs/sources_1/imports/Fuentes/SumNb.vhd:18]
INFO: [Synth 8-638] synthesizing module 'subtractor4b' [C:/Users/Jorge Vasquez/Desktop/ClasesMaestria/CLP/ALU/proyecto_final_ALU/proyecto_final_ALU.srcs/sources_1/imports/Fuentes/subtractor4b.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'subtractor4b' (3#1) [C:/Users/Jorge Vasquez/Desktop/ClasesMaestria/CLP/ALU/proyecto_final_ALU/proyecto_final_ALU.srcs/sources_1/imports/Fuentes/subtractor4b.vhd:14]
INFO: [Synth 8-638] synthesizing module 'multiplier4b' [C:/Users/Jorge Vasquez/Desktop/ClasesMaestria/CLP/ALU/proyecto_final_ALU/proyecto_final_ALU.srcs/sources_1/imports/Fuentes/multiplier4b.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'multiplier4b' (4#1) [C:/Users/Jorge Vasquez/Desktop/ClasesMaestria/CLP/ALU/proyecto_final_ALU/proyecto_final_ALU.srcs/sources_1/imports/Fuentes/multiplier4b.vhd:13]
INFO: [Synth 8-638] synthesizing module 'divider4b' [C:/Users/Jorge Vasquez/Desktop/ClasesMaestria/CLP/ALU/proyecto_final_ALU/proyecto_final_ALU.srcs/sources_1/imports/Fuentes/divider4b.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'divider4b' (5#1) [C:/Users/Jorge Vasquez/Desktop/ClasesMaestria/CLP/ALU/proyecto_final_ALU/proyecto_final_ALU.srcs/sources_1/imports/Fuentes/divider4b.vhd:16]
INFO: [Synth 8-226] default block is never used [C:/Users/Jorge Vasquez/Desktop/ClasesMaestria/CLP/ALU/proyecto_final_ALU/proyecto_final_ALU.srcs/sources_1/imports/Fuentes/ALU_VIO.vhd:91]
INFO: [Synth 8-3491] module 'vio_0' declared at 'C:/Users/Jorge Vasquez/Desktop/ClasesMaestria/CLP/ALU/proyecto_final_ALU/proyecto_final_ALU.runs/synth_1/.Xil/Vivado-21272-LAPTOP-CML7A4IT/realtime/vio_0_stub.vhdl:5' bound to instance 'vio_inst' of component 'vio_0' [C:/Users/Jorge Vasquez/Desktop/ClasesMaestria/CLP/ALU/proyecto_final_ALU/proyecto_final_ALU.srcs/sources_1/imports/Fuentes/ALU_VIO.vhd:116]
INFO: [Synth 8-638] synthesizing module 'vio_0' [C:/Users/Jorge Vasquez/Desktop/ClasesMaestria/CLP/ALU/proyecto_final_ALU/proyecto_final_ALU.runs/synth_1/.Xil/Vivado-21272-LAPTOP-CML7A4IT/realtime/vio_0_stub.vhdl:17]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'divider_inst'. This will prevent further optimization [C:/Users/Jorge Vasquez/Desktop/ClasesMaestria/CLP/ALU/proyecto_final_ALU/proyecto_final_ALU.srcs/sources_1/imports/Fuentes/ALU_VIO.vhd:78]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'multiplier_inst'. This will prevent further optimization [C:/Users/Jorge Vasquez/Desktop/ClasesMaestria/CLP/ALU/proyecto_final_ALU/proyecto_final_ALU.srcs/sources_1/imports/Fuentes/ALU_VIO.vhd:70]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'subtractor_inst'. This will prevent further optimization [C:/Users/Jorge Vasquez/Desktop/ClasesMaestria/CLP/ALU/proyecto_final_ALU/proyecto_final_ALU.srcs/sources_1/imports/Fuentes/ALU_VIO.vhd:61]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'sumador_inst'. This will prevent further optimization [C:/Users/Jorge Vasquez/Desktop/ClasesMaestria/CLP/ALU/proyecto_final_ALU/proyecto_final_ALU.srcs/sources_1/imports/Fuentes/ALU_VIO.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'ALU_VIO' (6#1) [C:/Users/Jorge Vasquez/Desktop/ClasesMaestria/CLP/ALU/proyecto_final_ALU/proyecto_final_ALU.srcs/sources_1/imports/Fuentes/ALU_VIO.vhd:16]
WARNING: [Synth 8-3331] design ALU_VIO has unconnected port A[3]
WARNING: [Synth 8-3331] design ALU_VIO has unconnected port A[2]
WARNING: [Synth 8-3331] design ALU_VIO has unconnected port A[1]
WARNING: [Synth 8-3331] design ALU_VIO has unconnected port A[0]
WARNING: [Synth 8-3331] design ALU_VIO has unconnected port B[3]
WARNING: [Synth 8-3331] design ALU_VIO has unconnected port B[2]
WARNING: [Synth 8-3331] design ALU_VIO has unconnected port B[1]
WARNING: [Synth 8-3331] design ALU_VIO has unconnected port B[0]
WARNING: [Synth 8-3331] design ALU_VIO has unconnected port ALU_Sel[1]
WARNING: [Synth 8-3331] design ALU_VIO has unconnected port ALU_Sel[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 457.379 ; gain = 152.871
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 457.379 ; gain = 152.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 457.379 ; gain = 152.871
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Jorge Vasquez/Desktop/ClasesMaestria/CLP/ALU/proyecto_final_ALU/proyecto_final_ALU.srcs/sources_1/ip/vio_0/vio_0/vio_0_in_context.xdc] for cell 'vio_inst'
Finished Parsing XDC File [c:/Users/Jorge Vasquez/Desktop/ClasesMaestria/CLP/ALU/proyecto_final_ALU/proyecto_final_ALU.srcs/sources_1/ip/vio_0/vio_0/vio_0_in_context.xdc] for cell 'vio_inst'
Parsing XDC File [C:/Users/Jorge Vasquez/Desktop/ClasesMaestria/CLP/ALU/proyecto_final_ALU/proyecto_final_ALU.srcs/constrs_1/imports/Fuentes/lab1_ArtyZ7_10.xdc]
Finished Parsing XDC File [C:/Users/Jorge Vasquez/Desktop/ClasesMaestria/CLP/ALU/proyecto_final_ALU/proyecto_final_ALU.srcs/constrs_1/imports/Fuentes/lab1_ArtyZ7_10.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Jorge Vasquez/Desktop/ClasesMaestria/CLP/ALU/proyecto_final_ALU/proyecto_final_ALU.srcs/constrs_1/imports/Fuentes/lab1_ArtyZ7_10.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ALU_VIO_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ALU_VIO_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 793.660 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'vio_inst' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 795.020 ; gain = 490.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 795.020 ; gain = 490.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for vio_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 795.020 ; gain = 490.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 795.020 ; gain = 490.512
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
+---XORs : 
	   3 Input      1 Bit         XORs := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ALU_VIO 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module sum1b 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module subtractor4b 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
Module multiplier4b 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
Module divider4b 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design ALU_VIO has unconnected port A[3]
WARNING: [Synth 8-3331] design ALU_VIO has unconnected port A[2]
WARNING: [Synth 8-3331] design ALU_VIO has unconnected port A[1]
WARNING: [Synth 8-3331] design ALU_VIO has unconnected port A[0]
WARNING: [Synth 8-3331] design ALU_VIO has unconnected port B[3]
WARNING: [Synth 8-3331] design ALU_VIO has unconnected port B[2]
WARNING: [Synth 8-3331] design ALU_VIO has unconnected port B[1]
WARNING: [Synth 8-3331] design ALU_VIO has unconnected port B[0]
WARNING: [Synth 8-3331] design ALU_VIO has unconnected port ALU_Sel[1]
WARNING: [Synth 8-3331] design ALU_VIO has unconnected port ALU_Sel[0]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 795.020 ; gain = 490.512
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 795.020 ; gain = 490.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 813.395 ; gain = 508.887
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 814.652 ; gain = 510.145
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 814.652 ; gain = 510.145
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 814.652 ; gain = 510.145
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 814.652 ; gain = 510.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 814.652 ; gain = 510.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 814.652 ; gain = 510.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 814.652 ; gain = 510.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |vio_0         |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------------+------+
|      |Cell         |Count |
+------+-------------+------+
|1     |vio_0_bbox_0 |     1|
|2     |BUFG         |     1|
|3     |CARRY4       |     2|
|4     |LUT2         |    10|
|5     |LUT3         |     7|
|6     |LUT4         |     6|
|7     |LUT5         |     5|
|8     |LUT6         |    36|
|9     |MUXF7        |     8|
|10    |MUXF8        |     4|
|11    |FDRE         |    30|
|12    |FDSE         |     4|
|13    |IBUF         |     1|
|14    |OBUF         |     9|
+------+-------------+------+

Report Instance Areas: 
+------+------------------+-------------+------+
|      |Instance          |Module       |Cells |
+------+------------------+-------------+------+
|1     |top               |             |   133|
|2     |  sumador_inst    |sumNb        |     6|
|3     |  subtractor_inst |subtractor4b |     6|
|4     |  multiplier_inst |multiplier4b |    20|
|5     |  divider_inst    |divider4b    |    53|
+------+------------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 814.652 ; gain = 510.145
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:33 . Memory (MB): peak = 814.652 ; gain = 172.504
Synthesis Optimization Complete : Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 814.652 ; gain = 510.145
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:48 . Memory (MB): peak = 815.383 ; gain = 519.586
INFO: [Common 17-1381] The checkpoint 'C:/Users/Jorge Vasquez/Desktop/ClasesMaestria/CLP/ALU/proyecto_final_ALU/proyecto_final_ALU.runs/synth_1/ALU_VIO.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ALU_VIO_utilization_synth.rpt -pb ALU_VIO_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 815.383 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Oct 10 16:47:25 2024...
