// Seed: 751499500
module module_0 (
    output id_0,
    output logic id_1,
    input reg id_2,
    input reg id_3,
    output id_4,
    input id_5,
    input id_6,
    output id_7
);
  logic id_8 = 1;
  always @(id_6 or !1 or 1, id_2, id_8 == id_6 or 1, id_3, posedge id_3 or posedge id_6) begin
    #0 id_8 = 1;
    id_4 = id_3;
    id_4 <= 1;
  end
  assign id_8 = id_5;
endmodule
