#! /usr/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0xfc3fc0 .scope module, "TestBench" "TestBench" 2 3;
 .timescale 0 0;
v0xff9c50_0 .var "Clk", 0 0;
v0xff9cf0_0 .var "Reset", 0 0;
v0xff9e00_0 .var "Start", 0 0;
v0xff9ef0_0 .var/i "counter", 31 0;
v0xff9f90_0 .var/i "i", 31 0;
v0xffa0c0_0 .var/i "outfile", 31 0;
S_0xfc3be0 .scope module, "CPU" "CPU" 2 12, 3 1 0, S_0xfc3fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 1 "start_i"
v0xff97f0_0 .net "clk_i", 0 0, v0xff9c50_0;  1 drivers
v0xff98e0_0 .net "inst", 31 0, L_0x100aa60;  1 drivers
v0xff99a0_0 .net "inst_addr", 31 0, v0xff7d70_0;  1 drivers
v0xff9a70_0 .net "rst_i", 0 0, v0xff9cf0_0;  1 drivers
v0xff9b40_0 .net "start_i", 0 0, v0xff9e00_0;  1 drivers
L_0xffa470 .part L_0x100aa60, 26, 6;
L_0x100b150 .part L_0x100aa60, 21, 5;
L_0x100b2d0 .part L_0x100aa60, 16, 5;
L_0x100b430 .part L_0x100aa60, 16, 5;
L_0x100b4d0 .part L_0x100aa60, 11, 5;
L_0x100b6f0 .part L_0x100aa60, 0, 16;
L_0x100b9b0 .part L_0x100aa60, 0, 6;
S_0xfc3800 .scope module, "ALU" "ALU" 3 72, 4 1 0, S_0xfc3be0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 3 "ALUCtrl_i"
    .port_info 3 /OUTPUT 32 "data_o"
    .port_info 4 /OUTPUT 1 "Zero_o"
L_0x100b240 .functor BUFZ 32, v0xff4830_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0xfc5710_0 .net "ALUCtrl_i", 2 0, L_0x100b8f0;  1 drivers
L_0x7f1f05f72180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xff4470_0 .net "Zero_o", 0 0, L_0x7f1f05f72180;  1 drivers
v0xff4530_0 .net "data1_i", 31 0, L_0x100ad00;  1 drivers
v0xff4620_0 .net "data2_i", 31 0, L_0x100b570;  1 drivers
v0xff4700_0 .net "data_o", 31 0, L_0x100b240;  1 drivers
v0xff4830_0 .var "tmp", 31 0;
E_0xfc5c20 .event edge, v0xfc5710_0, v0xff4530_0, v0xff4620_0;
S_0xff49b0 .scope module, "ALU_Control" "ALU_Control" 3 80, 5 1 0, S_0xfc3be0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "funct_i"
    .port_info 1 /INPUT 2 "ALUOp_i"
    .port_info 2 /OUTPUT 3 "ALUCtrl_o"
L_0x100b8f0 .functor BUFZ 3, v0xff4f00_0, C4<000>, C4<000>, C4<000>;
v0xff4c70_0 .net "ALUCtrl_o", 2 0, L_0x100b8f0;  alias, 1 drivers
v0xff4d50_0 .net "ALUOp_i", 1 0, L_0xffa280;  1 drivers
v0xff4e10_0 .net "funct_i", 5 0, L_0x100b9b0;  1 drivers
v0xff4f00_0 .var "tmp", 2 0;
E_0xff4bf0 .event edge, v0xff4d50_0, v0xff4e10_0;
S_0xff5060 .scope module, "Add_PC" "Adder" 3 23, 6 1 0, S_0xfc3be0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_in"
    .port_info 1 /INPUT 32 "data2_in"
    .port_info 2 /OUTPUT 32 "data_o"
v0xff52b0_0 .net "data1_in", 31 0, v0xff7d70_0;  alias, 1 drivers
L_0x7f1f05f72060 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0xff5390_0 .net "data2_in", 31 0, L_0x7f1f05f72060;  1 drivers
v0xff5470_0 .net "data_o", 31 0, L_0xffa560;  1 drivers
L_0xffa560 .arith/sum 32, v0xff7d70_0, L_0x7f1f05f72060;
S_0xff55e0 .scope module, "Control" "Control" 3 15, 7 1 0, S_0xfc3be0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "Op_i"
    .port_info 1 /OUTPUT 1 "RegDst_o"
    .port_info 2 /OUTPUT 2 "ALUOp_o"
    .port_info 3 /OUTPUT 1 "ALUSrc_o"
    .port_info 4 /OUTPUT 1 "RegWrite_o"
L_0xffa1a0 .functor BUFZ 1, v0xff5ed0_0, C4<0>, C4<0>, C4<0>;
L_0xffa280 .functor BUFZ 2, v0xff5d30_0, C4<00>, C4<00>, C4<00>;
L_0xffa360 .functor BUFZ 1, v0xff5e10_0, C4<0>, C4<0>, C4<0>;
v0xff58c0_0 .net "ALUOp_o", 1 0, L_0xffa280;  alias, 1 drivers
v0xff59d0_0 .net "ALUSrc_o", 0 0, L_0xffa360;  1 drivers
v0xff5a70_0 .net "Op_i", 5 0, L_0xffa470;  1 drivers
v0xff5b60_0 .net "RegDst_o", 0 0, L_0xffa1a0;  1 drivers
L_0x7f1f05f72018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0xff5c20_0 .net "RegWrite_o", 0 0, L_0x7f1f05f72018;  1 drivers
v0xff5d30_0 .var "tmpALUOp", 1 0;
v0xff5e10_0 .var "tmpALUSrc", 0 0;
v0xff5ed0_0 .var "tmpRegDst", 0 0;
E_0xff5860 .event edge, v0xff5a70_0;
S_0xff6030 .scope module, "Instruction_Memory" "Instruction_Memory" 3 37, 8 1 0, S_0xfc3be0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr_i"
    .port_info 1 /OUTPUT 32 "instr_o"
L_0x100aa60 .functor BUFZ 32, L_0x100a760, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0xff62b0_0 .net *"_s0", 31 0, L_0x100a760;  1 drivers
v0xff63b0_0 .net *"_s2", 31 0, L_0x100a8d0;  1 drivers
v0xff6490_0 .net *"_s4", 29 0, L_0x100a800;  1 drivers
L_0x7f1f05f720a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xff6550_0 .net *"_s6", 1 0, L_0x7f1f05f720a8;  1 drivers
v0xff6630_0 .net "addr_i", 31 0, v0xff7d70_0;  alias, 1 drivers
v0xff6740_0 .net "instr_o", 31 0, L_0x100aa60;  alias, 1 drivers
v0xff6800 .array "memory", 255 0, 31 0;
L_0x100a760 .array/port v0xff6800, L_0x100a8d0;
L_0x100a800 .part v0xff7d70_0, 2, 30;
L_0x100a8d0 .concat [ 30 2 0 0], L_0x100a800, L_0x7f1f05f720a8;
S_0xff6920 .scope module, "MUX_ALUSrc" "MUX32" 3 60, 9 1 0, S_0xfc3be0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
L_0x100b570 .functor BUFZ 32, v0xff6f70_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0xff6bc0_0 .net "data1_i", 31 0, L_0x100b040;  1 drivers
v0xff6cc0_0 .net "data2_i", 31 0, L_0x100b630;  1 drivers
v0xff6da0_0 .net "data_o", 31 0, L_0x100b570;  alias, 1 drivers
v0xff6ea0_0 .net "select_i", 0 0, L_0xffa360;  alias, 1 drivers
v0xff6f70_0 .var "tmp", 31 0;
E_0xff6b60 .event edge, v0xff59d0_0, v0xff6cc0_0, v0xff6bc0_0;
S_0xff70e0 .scope module, "MUX_RegDst" "MUX5" 3 53, 10 1 0, S_0xfc3be0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "data1_i"
    .port_info 1 /INPUT 5 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 5 "data_o"
L_0x100b370 .functor BUFZ 5, v0xff7740_0, C4<00000>, C4<00000>, C4<00000>;
v0xff73a0_0 .net "data1_i", 4 0, L_0x100b430;  1 drivers
v0xff74a0_0 .net "data2_i", 4 0, L_0x100b4d0;  1 drivers
v0xff7580_0 .net "data_o", 4 0, L_0x100b370;  1 drivers
v0xff7670_0 .net "select_i", 0 0, L_0xffa1a0;  alias, 1 drivers
v0xff7740_0 .var "tmp", 4 0;
E_0xff7320 .event edge, v0xff5b60_0, v0xff74a0_0, v0xff73a0_0;
S_0xff78d0 .scope module, "PC" "PC" 3 29, 11 1 0, S_0xfc3be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 1 "start_i"
    .port_info 3 /INPUT 32 "pc_i"
    .port_info 4 /OUTPUT 32 "pc_o"
v0xff7ba0_0 .net "clk_i", 0 0, v0xff9c50_0;  alias, 1 drivers
v0xff7c80_0 .net "pc_i", 31 0, L_0xffa560;  alias, 1 drivers
v0xff7d70_0 .var "pc_o", 31 0;
v0xff7e90_0 .net "rst_i", 0 0, v0xff9cf0_0;  alias, 1 drivers
v0xff7f30_0 .net "start_i", 0 0, v0xff9e00_0;  alias, 1 drivers
E_0xff7b20/0 .event negedge, v0xff7e90_0;
E_0xff7b20/1 .event posedge, v0xff7ba0_0;
E_0xff7b20 .event/or E_0xff7b20/0, E_0xff7b20/1;
S_0xff80e0 .scope module, "Registers" "Registers" 3 42, 12 1 0, S_0xfc3be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 5 "RSaddr_i"
    .port_info 2 /INPUT 5 "RTaddr_i"
    .port_info 3 /INPUT 5 "RDaddr_i"
    .port_info 4 /INPUT 32 "RDdata_i"
    .port_info 5 /INPUT 1 "RegWrite_i"
    .port_info 6 /OUTPUT 32 "RSdata_o"
    .port_info 7 /OUTPUT 32 "RTdata_o"
L_0x100ad00 .functor BUFZ 32, L_0x100ab20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x100b040 .functor BUFZ 32, L_0x100ae10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0xff8490_0 .net "RDaddr_i", 4 0, L_0x100b370;  alias, 1 drivers
v0xff8570_0 .net "RDdata_i", 31 0, L_0x100b240;  alias, 1 drivers
v0xff8610_0 .net "RSaddr_i", 4 0, L_0x100b150;  1 drivers
v0xff86e0_0 .net "RSdata_o", 31 0, L_0x100ad00;  alias, 1 drivers
v0xff87d0_0 .net "RTaddr_i", 4 0, L_0x100b2d0;  1 drivers
v0xff88e0_0 .net "RTdata_o", 31 0, L_0x100b040;  alias, 1 drivers
v0xff89a0_0 .net "RegWrite_i", 0 0, L_0x7f1f05f72018;  alias, 1 drivers
v0xff8a70_0 .net *"_s0", 31 0, L_0x100ab20;  1 drivers
v0xff8b10_0 .net *"_s10", 6 0, L_0x100aeb0;  1 drivers
L_0x7f1f05f72138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xff8c80_0 .net *"_s13", 1 0, L_0x7f1f05f72138;  1 drivers
v0xff8d60_0 .net *"_s2", 6 0, L_0x100abc0;  1 drivers
L_0x7f1f05f720f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xff8e40_0 .net *"_s5", 1 0, L_0x7f1f05f720f0;  1 drivers
v0xff8f20_0 .net *"_s8", 31 0, L_0x100ae10;  1 drivers
v0xff9000_0 .net "clk_i", 0 0, v0xff9c50_0;  alias, 1 drivers
v0xff90d0 .array "register", 31 0, 31 0;
E_0xff8410 .event posedge, v0xff7ba0_0;
L_0x100ab20 .array/port v0xff90d0, L_0x100abc0;
L_0x100abc0 .concat [ 5 2 0 0], L_0x100b150, L_0x7f1f05f720f0;
L_0x100ae10 .array/port v0xff90d0, L_0x100aeb0;
L_0x100aeb0 .concat [ 5 2 0 0], L_0x100b2d0, L_0x7f1f05f72138;
S_0xff9270 .scope module, "Sign_Extend" "Sign_Extend" 3 67, 13 1 0, S_0xfc3be0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "data_i"
    .port_info 1 /OUTPUT 32 "data_o"
L_0x100b630 .functor BUFZ 32, v0xff96c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0xff94d0_0 .net "data_i", 15 0, L_0x100b6f0;  1 drivers
v0xff95d0_0 .net "data_o", 31 0, L_0x100b630;  alias, 1 drivers
v0xff96c0_0 .var "tmp", 31 0;
E_0xff9450 .event edge, v0xff94d0_0;
    .scope S_0xff55e0;
T_0 ;
    %wait E_0xff5860;
    %load/vec4 v0xff5a70_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xff5ed0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xff5d30_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xff5e10_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xff5ed0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0xff5d30_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xff5e10_0, 0, 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0xff78d0;
T_1 ;
    %wait E_0xff7b20;
    %load/vec4 v0xff7e90_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xff7d70_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0xff7f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0xff7c80_0;
    %assign/vec4 v0xff7d70_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0xff7d70_0;
    %assign/vec4 v0xff7d70_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0xff80e0;
T_2 ;
    %wait E_0xff8410;
    %load/vec4 v0xff89a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0xff8570_0;
    %load/vec4 v0xff8490_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xff90d0, 0, 4;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0xff70e0;
T_3 ;
    %wait E_0xff7320;
    %load/vec4 v0xff7670_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0xff74a0_0;
    %store/vec4 v0xff7740_0, 0, 5;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0xff73a0_0;
    %store/vec4 v0xff7740_0, 0, 5;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0xff6920;
T_4 ;
    %wait E_0xff6b60;
    %load/vec4 v0xff6ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0xff6cc0_0;
    %store/vec4 v0xff6f70_0, 0, 32;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0xff6bc0_0;
    %store/vec4 v0xff6f70_0, 0, 32;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0xff9270;
T_5 ;
    %wait E_0xff9450;
    %load/vec4 v0xff94d0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xff96c0_0, 4, 16;
    %load/vec4 v0xff94d0_0;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 255, 0, 16;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xff96c0_0, 4, 16;
    %jmp T_5.1;
T_5.0 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xff96c0_0, 4, 16;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0xfc3800;
T_6 ;
    %wait E_0xfc5c20;
    %load/vec4 v0xfc5710_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %jmp T_6.5;
T_6.0 ;
    %load/vec4 v0xff4530_0;
    %load/vec4 v0xff4620_0;
    %and;
    %store/vec4 v0xff4830_0, 0, 32;
    %jmp T_6.5;
T_6.1 ;
    %load/vec4 v0xff4530_0;
    %load/vec4 v0xff4620_0;
    %or;
    %store/vec4 v0xff4830_0, 0, 32;
    %jmp T_6.5;
T_6.2 ;
    %load/vec4 v0xff4530_0;
    %load/vec4 v0xff4620_0;
    %add;
    %store/vec4 v0xff4830_0, 0, 32;
    %jmp T_6.5;
T_6.3 ;
    %load/vec4 v0xff4530_0;
    %load/vec4 v0xff4620_0;
    %sub;
    %store/vec4 v0xff4830_0, 0, 32;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v0xff4530_0;
    %load/vec4 v0xff4620_0;
    %mul;
    %store/vec4 v0xff4830_0, 0, 32;
    %jmp T_6.5;
T_6.5 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0xff49b0;
T_7 ;
    %wait E_0xff4bf0;
    %load/vec4 v0xff4d50_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0xff4f00_0, 0, 3;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0xff4e10_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %jmp T_7.7;
T_7.2 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0xff4f00_0, 0, 3;
    %jmp T_7.7;
T_7.3 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0xff4f00_0, 0, 3;
    %jmp T_7.7;
T_7.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0xff4f00_0, 0, 3;
    %jmp T_7.7;
T_7.5 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0xff4f00_0, 0, 3;
    %jmp T_7.7;
T_7.6 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0xff4f00_0, 0, 3;
    %jmp T_7.7;
T_7.7 ;
    %pop/vec4 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0xfc3fc0;
T_8 ;
    %delay 25, 0;
    %load/vec4 v0xff9c50_0;
    %inv;
    %store/vec4 v0xff9c50_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0xfc3fc0;
T_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xff9ef0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xff9f90_0, 0, 32;
T_9.0 ;
    %load/vec4 v0xff9f90_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_9.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0xff9f90_0;
    %store/vec4a v0xff6800, 4, 0;
    %load/vec4 v0xff9f90_0;
    %addi 1, 0, 32;
    %store/vec4 v0xff9f90_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xff9f90_0, 0, 32;
T_9.2 ;
    %load/vec4 v0xff9f90_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_9.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0xff9f90_0;
    %store/vec4a v0xff90d0, 4, 0;
    %load/vec4 v0xff9f90_0;
    %addi 1, 0, 32;
    %store/vec4 v0xff9f90_0, 0, 32;
    %jmp T_9.2;
T_9.3 ;
    %vpi_call 2 33 "$readmemb", "instruction.txt", v0xff6800 {0 0 0};
    %vpi_func 2 36 "$fopen" 32, "output.txt" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %or;
    %store/vec4 v0xffa0c0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xff9c50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xff9cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xff9e00_0, 0, 1;
    %delay 12, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xff9cf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xff9e00_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_0xfc3fc0;
T_10 ;
    %wait E_0xff8410;
    %load/vec4 v0xff9ef0_0;
    %cmpi/e 30, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %vpi_call 2 51 "$stop" {0 0 0};
T_10.0 ;
    %vpi_call 2 54 "$fdisplay", v0xffa0c0_0, "PC = %d", v0xff7d70_0 {0 0 0};
    %vpi_call 2 56 "$fdisplay", v0xffa0c0_0, "Registers" {0 0 0};
    %vpi_call 2 57 "$fdisplay", v0xffa0c0_0, "R0(r0) = %d, R8 (t0) = %d, R16(s0) = %d, R24(t8) = %d", &A<v0xff90d0, 0>, &A<v0xff90d0, 8>, &A<v0xff90d0, 16>, &A<v0xff90d0, 24> {0 0 0};
    %vpi_call 2 58 "$fdisplay", v0xffa0c0_0, "R1(at) = %d, R9 (t1) = %d, R17(s1) = %d, R25(t9) = %d", &A<v0xff90d0, 1>, &A<v0xff90d0, 9>, &A<v0xff90d0, 17>, &A<v0xff90d0, 25> {0 0 0};
    %vpi_call 2 59 "$fdisplay", v0xffa0c0_0, "R2(v0) = %d, R10(t2) = %d, R18(s2) = %d, R26(k0) = %d", &A<v0xff90d0, 2>, &A<v0xff90d0, 10>, &A<v0xff90d0, 18>, &A<v0xff90d0, 26> {0 0 0};
    %vpi_call 2 60 "$fdisplay", v0xffa0c0_0, "R3(v1) = %d, R11(t3) = %d, R19(s3) = %d, R27(k1) = %d", &A<v0xff90d0, 3>, &A<v0xff90d0, 11>, &A<v0xff90d0, 19>, &A<v0xff90d0, 27> {0 0 0};
    %vpi_call 2 61 "$fdisplay", v0xffa0c0_0, "R4(a0) = %d, R12(t4) = %d, R20(s4) = %d, R28(gp) = %d", &A<v0xff90d0, 4>, &A<v0xff90d0, 12>, &A<v0xff90d0, 20>, &A<v0xff90d0, 28> {0 0 0};
    %vpi_call 2 62 "$fdisplay", v0xffa0c0_0, "R5(a1) = %d, R13(t5) = %d, R21(s5) = %d, R29(sp) = %d", &A<v0xff90d0, 5>, &A<v0xff90d0, 13>, &A<v0xff90d0, 21>, &A<v0xff90d0, 29> {0 0 0};
    %vpi_call 2 63 "$fdisplay", v0xffa0c0_0, "R6(a2) = %d, R14(t6) = %d, R22(s6) = %d, R30(s8) = %d", &A<v0xff90d0, 6>, &A<v0xff90d0, 14>, &A<v0xff90d0, 22>, &A<v0xff90d0, 30> {0 0 0};
    %vpi_call 2 64 "$fdisplay", v0xffa0c0_0, "R7(a3) = %d, R15(t7) = %d, R23(s7) = %d, R31(ra) = %d", &A<v0xff90d0, 7>, &A<v0xff90d0, 15>, &A<v0xff90d0, 23>, &A<v0xff90d0, 31> {0 0 0};
    %vpi_call 2 66 "$fdisplay", v0xffa0c0_0, "\012" {0 0 0};
    %load/vec4 v0xff9ef0_0;
    %addi 1, 0, 32;
    %store/vec4 v0xff9ef0_0, 0, 32;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "testbench.v";
    "CPU.v";
    "ALU.v";
    "ALU_Control.v";
    "Adder.v";
    "Control.v";
    "Instruction_Memory.v";
    "MUX32.v";
    "MUX5.v";
    "PC.v";
    "Registers.v";
    "Sign_Extend.v";
