0x0000: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x0007: jmp_imm:
	pc += 0x1, opcode= 0x07
0x000c: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x0012: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0015: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0019: jmp_imm:
	pc += 0x1, opcode= 0x07
0x001e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0021: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0024: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0027: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x002a: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x002d: mov_imm:
	regs[5] = 0xf30c95c, opcode= 0x00
0x0033: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0037: jmp_imm:
	pc += 0x1, opcode= 0x07
0x003c: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x003f: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x0042: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0045: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0048: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x004b: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x004e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0051: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x0054: mov_imm:
	regs[5] = 0x63cea6b3, opcode= 0x00
0x005a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x005d: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0060: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x0066: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x006c: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x006f: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0072: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0076: jmp_imm:
	pc += 0x1, opcode= 0x07
0x007b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x007e: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0081: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0084: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0087: mov_imm:
	regs[5] = 0xa4f7196f, opcode= 0x00
0x008d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0090: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0093: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x0096: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0099: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x009d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x00a2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x00a5: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x00a8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x00ab: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x00ae: mov_imm:
	regs[5] = 0x7d712886, opcode= 0x00
0x00b4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x00b7: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x00ba: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x00c1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x00c6: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x00cc: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x00cf: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x00d2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x00d5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x00d8: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x00db: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x00de: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x00e2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x00e7: mov_imm:
	regs[5] = 0x998f2995, opcode= 0x00
0x00ee: jmp_imm:
	pc += 0x1, opcode= 0x07
0x00f3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x00f6: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x00f9: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x00fc: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x00ff: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0102: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0105: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0109: jmp_imm:
	pc += 0x1, opcode= 0x07
0x010e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0112: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0117: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x011a: mov_imm:
	regs[5] = 0x2094db32, opcode= 0x00
0x0120: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0123: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0126: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x012d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0132: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x0138: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x013b: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x013f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0144: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0147: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x014b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0150: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0153: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0156: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0159: mov_imm:
	regs[5] = 0xba869b5c, opcode= 0x00
0x015f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0163: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0168: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x016b: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x016e: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0172: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0177: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x017b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0180: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0184: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0189: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x018d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0192: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0195: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x0199: jmp_imm:
	pc += 0x1, opcode= 0x07
0x019e: mov_imm:
	regs[5] = 0x83dd85da, opcode= 0x00
0x01a4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x01a8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x01ad: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x01b0: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x01b6: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x01bd: jmp_imm:
	pc += 0x1, opcode= 0x07
0x01c2: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x01c5: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x01c8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x01cb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x01ce: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x01d2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x01d7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x01db: jmp_imm:
	pc += 0x1, opcode= 0x07
0x01e0: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x01e3: mov_imm:
	regs[5] = 0x5da6e10c, opcode= 0x00
0x01e9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x01ec: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x01f0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x01f5: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x01f8: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x01fb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x01fe: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0201: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0204: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0207: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x020a: mov_imm:
	regs[5] = 0x6e02747, opcode= 0x00
0x0210: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0213: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0217: jmp_imm:
	pc += 0x1, opcode= 0x07
0x021c: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x0222: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x0228: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x022c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0231: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0235: jmp_imm:
	pc += 0x1, opcode= 0x07
0x023a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x023e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0243: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0246: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0249: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x024c: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x024f: mov_imm:
	regs[5] = 0xce67a0ea, opcode= 0x00
0x0255: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0258: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x025b: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x025f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0264: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0268: jmp_imm:
	pc += 0x1, opcode= 0x07
0x026d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0271: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0276: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0279: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x027c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0280: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0285: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x0289: jmp_imm:
	pc += 0x1, opcode= 0x07
0x028e: mov_imm:
	regs[5] = 0xcd3636e0, opcode= 0x00
0x0295: jmp_imm:
	pc += 0x1, opcode= 0x07
0x029a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x029d: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x02a0: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x02a6: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x02ac: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x02af: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x02b3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x02b8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x02bb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x02be: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x02c1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x02c5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x02ca: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x02cd: mov_imm:
	regs[5] = 0x97d40245, opcode= 0x00
0x02d3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x02d6: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x02d9: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x02dc: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x02df: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x02e2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x02e6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x02eb: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x02ee: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x02f1: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x02f4: mov_imm:
	regs[5] = 0xd13d257c, opcode= 0x00
0x02fa: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x02fd: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0301: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0306: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x030c: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x0312: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0315: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0318: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x031b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x031e: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0321: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0324: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0327: mov_imm:
	regs[5] = 0x2353e576, opcode= 0x00
0x032e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0333: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0336: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0339: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x033c: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x033f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0343: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0348: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x034b: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x034e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0351: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x0354: mov_imm:
	regs[5] = 0x7209e177, opcode= 0x00
0x035a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x035d: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0361: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0366: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x036c: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x0373: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0378: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x037b: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x037e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0381: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0384: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0387: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x038b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0390: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0393: mov_imm:
	regs[5] = 0xe202ac8a, opcode= 0x00
0x039a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x039f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x03a2: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x03a5: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x03a9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x03ae: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x03b2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x03b7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x03ba: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x03bd: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x03c0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x03c3: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x03c6: mov_imm:
	regs[5] = 0x80918332, opcode= 0x00
0x03cc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x03cf: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x03d2: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x03d8: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x03de: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x03e1: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x03e4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x03e7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x03ea: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x03ee: jmp_imm:
	pc += 0x1, opcode= 0x07
0x03f3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x03f6: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x03f9: mov_imm:
	regs[5] = 0x6b636b82, opcode= 0x00
0x03ff: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0402: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0405: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x0409: jmp_imm:
	pc += 0x1, opcode= 0x07
0x040e: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0411: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0414: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0417: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x041a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x041d: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x0421: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0426: mov_imm:
	regs[5] = 0x7c01d929, opcode= 0x00
0x042c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x042f: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0433: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0438: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x043e: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x0444: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0447: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x044a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x044d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0450: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0453: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0456: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0459: mov_imm:
	regs[5] = 0x62e4c01a, opcode= 0x00
0x045f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0462: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0466: jmp_imm:
	pc += 0x1, opcode= 0x07
0x046b: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x046e: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0471: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0474: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0477: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x047a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x047d: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x0480: mov_imm:
	regs[5] = 0x72a9d3b, opcode= 0x00
0x0487: jmp_imm:
	pc += 0x1, opcode= 0x07
0x048c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0490: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0495: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0499: jmp_imm:
	pc += 0x1, opcode= 0x07
0x049e: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x04a4: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x04aa: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x04ae: jmp_imm:
	pc += 0x1, opcode= 0x07
0x04b3: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x04b7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x04bc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x04bf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x04c2: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x04c6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x04cb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x04cf: jmp_imm:
	pc += 0x1, opcode= 0x07
0x04d4: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x04d8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x04dd: mov_imm:
	regs[5] = 0xca8299b9, opcode= 0x00
0x04e4: jmp_imm:
	pc += 0x1, opcode= 0x07
0x04e9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x04ec: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x04f0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x04f5: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x04f8: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x04fb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x04fe: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0501: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0504: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0507: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x050a: mov_imm:
	regs[5] = 0x41d0d795, opcode= 0x00
0x0510: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0514: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0519: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x051c: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x0522: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x0528: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x052b: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x052e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0531: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0535: jmp_imm:
	pc += 0x1, opcode= 0x07
0x053a: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x053d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0540: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0543: mov_imm:
	regs[5] = 0xd320fe18, opcode= 0x00
0x0549: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x054c: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x054f: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x0552: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0555: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0558: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x055b: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x055f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0564: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0567: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x056a: mov_imm:
	regs[5] = 0xa9d595e4, opcode= 0x00
0x0570: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0573: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0576: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x057c: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x0582: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0585: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0588: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x058c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0591: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0594: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0597: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x059a: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x059d: mov_imm:
	regs[5] = 0x6ea6e4fc, opcode= 0x00
0x05a3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x05a6: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x05a9: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x05ac: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x05b0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x05b5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x05b8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x05bb: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x05be: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x05c2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x05c7: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x05ca: mov_imm:
	regs[5] = 0xcf6b4619, opcode= 0x00
0x05d1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x05d6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x05d9: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x05dc: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x05e2: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x05e8: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x05eb: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x05ef: jmp_imm:
	pc += 0x1, opcode= 0x07
0x05f4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x05f8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x05fd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0600: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0603: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0606: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0609: mov_imm:
	regs[5] = 0x7bd1705d, opcode= 0x00
0x060f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0612: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0615: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x0618: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x061b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x061e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0621: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0625: jmp_imm:
	pc += 0x1, opcode= 0x07
0x062a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x062d: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x0630: mov_imm:
	regs[5] = 0xc243a46d, opcode= 0x00
0x0636: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0639: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x063c: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x0642: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x0648: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x064b: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x064f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0654: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0658: jmp_imm:
	pc += 0x1, opcode= 0x07
0x065d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0660: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0664: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0669: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x066c: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x066f: mov_imm:
	regs[5] = 0xfafa4aa2, opcode= 0x00
0x0675: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0678: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x067b: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x067e: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0681: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0684: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0687: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x068a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x068d: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x0690: mov_imm:
	regs[5] = 0xc2096598, opcode= 0x00
0x0697: jmp_imm:
	pc += 0x1, opcode= 0x07
0x069c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x069f: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x06a3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x06a8: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x06ae: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x06b4: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x06b8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x06bd: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x06c1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x06c6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x06c9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x06cd: jmp_imm:
	pc += 0x1, opcode= 0x07
0x06d2: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x06d5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x06d8: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x06db: mov_imm:
	regs[5] = 0x72de6568, opcode= 0x00
0x06e1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x06e4: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x06e7: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x06ea: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x06ed: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x06f0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x06f3: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x06f6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x06f9: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x06fc: mov_imm:
	regs[5] = 0xaf5980f0, opcode= 0x00
0x0702: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0705: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0708: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x070f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0714: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x071b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0720: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0723: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0726: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0729: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x072c: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x072f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0732: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0735: mov_imm:
	regs[5] = 0x3071223d, opcode= 0x00
0x073b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x073e: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0741: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x0744: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0747: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x074a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x074d: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0751: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0756: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0759: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x075c: mov_imm:
	regs[5] = 0x24920428, opcode= 0x00
0x0763: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0768: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x076c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0771: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0774: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x077b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0780: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x0786: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0789: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x078c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x078f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0793: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0798: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x079b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x079e: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x07a1: mov_imm:
	regs[5] = 0xe3aee58d, opcode= 0x00
0x07a7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x07aa: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x07ad: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x07b0: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x07b3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x07b6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x07ba: jmp_imm:
	pc += 0x1, opcode= 0x07
0x07bf: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x07c2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x07c5: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x07c8: mov_imm:
	regs[5] = 0x6bdc2511, opcode= 0x00
0x07cf: jmp_imm:
	pc += 0x1, opcode= 0x07
0x07d4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x07d7: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x07da: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x07e0: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x07e6: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x07ea: jmp_imm:
	pc += 0x1, opcode= 0x07
0x07ef: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x07f3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x07f8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x07fc: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0801: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0805: jmp_imm:
	pc += 0x1, opcode= 0x07
0x080a: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x080e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0813: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0816: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0819: mov_imm:
	regs[5] = 0x6fb26ba2, opcode= 0x00
0x081f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0823: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0828: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x082b: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x082e: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0832: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0837: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x083a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x083e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0843: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0846: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0849: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x084d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0852: mov_imm:
	regs[5] = 0xf9be20a7, opcode= 0x00
0x0859: jmp_imm:
	pc += 0x1, opcode= 0x07
0x085e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0861: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0864: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x086b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0870: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x0877: jmp_imm:
	pc += 0x1, opcode= 0x07
0x087c: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x087f: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0883: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0888: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x088b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x088e: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0891: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0894: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0897: mov_imm:
	regs[5] = 0x86be7354, opcode= 0x00
0x089d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x08a0: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x08a3: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x08a7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x08ac: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x08af: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x08b2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x08b6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x08bb: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x08be: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x08c1: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x08c4: mov_imm:
	regs[5] = 0x9dc61d48, opcode= 0x00
0x08cb: jmp_imm:
	pc += 0x1, opcode= 0x07
0x08d0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x08d3: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x08d6: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x08dd: jmp_imm:
	pc += 0x1, opcode= 0x07
0x08e2: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x08e9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x08ee: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x08f1: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x08f5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x08fa: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x08fd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0901: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0906: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0909: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x090d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0912: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0915: mov_imm:
	regs[5] = 0x1e1d21fd, opcode= 0x00
0x091c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0921: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0924: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0927: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x092a: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x092d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0930: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0933: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0936: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0939: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x093c: mov_imm:
	regs[5] = 0x6d81339, opcode= 0x00
0x0942: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0946: jmp_imm:
	pc += 0x1, opcode= 0x07
0x094b: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x094f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0954: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x095a: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x0960: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0964: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0969: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x096c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x096f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0973: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0978: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x097c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0981: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0984: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0988: jmp_imm:
	pc += 0x1, opcode= 0x07
0x098d: mov_imm:
	regs[5] = 0x5c9cefa4, opcode= 0x00
0x0994: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0999: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x099d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x09a2: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x09a5: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x09a8: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x09ac: jmp_imm:
	pc += 0x1, opcode= 0x07
0x09b1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x09b5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x09ba: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x09bd: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x09c0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x09c3: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x09c7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x09cc: mov_imm:
	regs[5] = 0x33436cc1, opcode= 0x00
0x09d3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x09d8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x09db: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x09df: jmp_imm:
	pc += 0x1, opcode= 0x07
0x09e4: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x09eb: jmp_imm:
	pc += 0x1, opcode= 0x07
0x09f0: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x09f6: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x09f9: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x09fc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0a00: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0a05: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0a09: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0a0e: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0a12: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0a17: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0a1a: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0a1d: mov_imm:
	regs[5] = 0x34b888e, opcode= 0x00
0x0a24: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0a29: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0a2c: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0a2f: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x0a32: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0a35: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0a38: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0a3c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0a41: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0a45: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0a4a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0a4e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0a53: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x0a56: mov_imm:
	regs[5] = 0xb21cb382, opcode= 0x00
0x0a5d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0a62: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0a66: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0a6b: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0a6e: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x0a74: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x0a7a: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0a7d: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0a80: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0a83: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0a86: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0a89: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0a8c: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0a90: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0a95: mov_imm:
	regs[5] = 0xeb7dd92b, opcode= 0x00
0x0a9b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0a9f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0aa4: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0aa7: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x0aab: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0ab0: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0ab3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0ab6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0aba: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0abf: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0ac2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0ac5: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x0ac8: mov_imm:
	regs[5] = 0xfe9f717d, opcode= 0x00
0x0ace: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0ad2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0ad7: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0adb: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0ae0: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x0ae6: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x0aec: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0aef: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0af2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0af5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0af8: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0afb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0aff: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0b04: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0b07: mov_imm:
	regs[5] = 0x9e20ac27, opcode= 0x00
0x0b0d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0b11: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0b16: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0b1a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0b1f: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x0b22: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0b25: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0b28: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0b2b: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0b2e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0b32: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0b37: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x0b3a: mov_imm:
	regs[5] = 0x94d25fac, opcode= 0x00
0x0b40: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0b43: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0b46: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x0b4c: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x0b52: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0b55: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0b58: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0b5b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0b5e: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0b61: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0b64: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0b67: mov_imm:
	regs[5] = 0xe26fd7a6, opcode= 0x00
0x0b6e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0b73: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0b76: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0b79: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x0b7c: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0b7f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0b82: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0b85: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0b88: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0b8b: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x0b8e: mov_imm:
	regs[5] = 0x6148e8f8, opcode= 0x00
0x0b94: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0b97: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0b9a: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x0ba0: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x0ba7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0bac: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0baf: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0bb2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0bb5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0bb8: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0bbb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0bbe: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0bc2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0bc7: mov_imm:
	regs[5] = 0xd448bdb9, opcode= 0x00
0x0bcd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0bd1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0bd6: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0bd9: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x0bdd: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0be2: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0be5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0be8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0beb: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0bee: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0bf1: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x0bf4: mov_imm:
	regs[5] = 0xb07f2f74, opcode= 0x00
0x0bfa: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0bfe: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0c03: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0c06: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x0c0c: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x0c12: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0c16: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0c1b: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0c1e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0c21: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0c24: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0c27: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0c2a: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0c2d: mov_imm:
	regs[5] = 0x86886bab, opcode= 0x00
0x0c33: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0c37: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0c3c: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0c3f: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x0c42: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0c45: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0c49: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0c4e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0c51: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0c54: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0c57: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x0c5a: mov_imm:
	regs[5] = 0x525d1dbe, opcode= 0x00
0x0c60: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0c63: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0c66: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x0c6c: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x0c73: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0c78: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0c7b: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0c7e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0c81: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0c84: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0c87: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0c8b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0c90: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0c93: mov_imm:
	regs[5] = 0xe3b94bec, opcode= 0x00
0x0c99: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0c9c: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0ca0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0ca5: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x0ca8: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0cab: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0cae: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0cb2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0cb7: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0cba: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0cbe: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0cc3: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x0cc6: mov_imm:
	regs[5] = 0x6a5b9406, opcode= 0x00
0x0ccd: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0cd2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0cd5: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0cd8: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x0cde: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x0ce5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0cea: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0cee: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0cf3: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0cf6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0cf9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0cfc: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0d00: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0d05: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0d08: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0d0c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0d11: mov_imm:
	regs[5] = 0xa6383019, opcode= 0x00
0x0d17: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0d1a: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0d1d: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x0d20: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0d23: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0d26: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0d29: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0d2c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0d2f: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x0d33: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0d38: mov_imm:
	regs[5] = 0x9ab299c7, opcode= 0x00
0x0d3e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0d41: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0d44: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x0d4b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0d50: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x0d57: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0d5c: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0d60: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0d65: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0d68: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0d6c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0d71: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0d74: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0d77: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0d7a: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0d7e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0d83: mov_imm:
	regs[5] = 0xbeee59d2, opcode= 0x00
0x0d89: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0d8c: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0d8f: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x0d93: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0d98: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0d9b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0d9e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0da2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0da7: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0dab: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0db0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0db4: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0db9: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x0dbc: mov_imm:
	regs[5] = 0x7c3211d9, opcode= 0x00
0x0dc2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0dc5: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0dc8: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x0dcf: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0dd4: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x0ddb: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0de0: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0de3: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0de7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0dec: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0df0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0df5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0df8: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0dfb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0dfe: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0e01: mov_imm:
	regs[5] = 0x20af4a9, opcode= 0x00
0x0e07: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0e0a: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0e0d: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x0e10: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0e14: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0e19: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0e1c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0e1f: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0e23: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0e28: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0e2b: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x0e2e: mov_imm:
	regs[5] = 0x92ba59eb, opcode= 0x00
0x0e34: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0e38: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0e3d: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0e41: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0e46: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x0e4c: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x0e52: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0e55: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0e58: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0e5b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0e5e: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0e62: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0e67: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0e6a: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0e6d: mov_imm:
	regs[5] = 0x1c0cd280, opcode= 0x00
0x0e73: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0e76: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0e7a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0e7f: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x0e83: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0e88: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0e8b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0e8e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0e91: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0e94: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0e97: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x0e9a: mov_imm:
	regs[5] = 0x8bfce0bb, opcode= 0x00
0x0ea0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0ea3: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0ea6: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x0eac: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x0eb2: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0eb5: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0eb8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0ebc: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0ec1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0ec4: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0ec7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0eca: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0ecd: mov_imm:
	regs[5] = 0xd710f424, opcode= 0x00
0x0ed3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0ed6: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0ed9: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x0edc: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0edf: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0ee2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0ee5: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0ee9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0eee: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0ef2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0ef7: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x0efb: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0f00: mov_imm:
	regs[5] = 0x80395da2, opcode= 0x00
0x0f06: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0f09: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0f0c: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x0f12: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x0f18: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0f1b: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0f1e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0f22: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0f27: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0f2b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0f30: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0f33: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0f36: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0f39: mov_imm:
	regs[5] = 0xabeec6c8, opcode= 0x00
0x0f40: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0f45: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0f48: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0f4b: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x0f4e: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0f51: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0f54: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0f57: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0f5a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0f5e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0f63: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x0f67: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0f6c: mov_imm:
	regs[5] = 0x7715cf2c, opcode= 0x00
0x0f72: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0f75: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0f78: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x0f7e: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x0f84: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0f87: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0f8b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0f90: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0f94: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0f99: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0f9c: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0f9f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0fa2: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x0fa6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0fab: mov_imm:
	regs[5] = 0x64c89313, opcode= 0x00
0x0fb1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0fb4: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x0fb7: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x0fba: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x0fbd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0fc0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0fc3: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0fc6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0fc9: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x0fcc: mov_imm:
	regs[5] = 0x4d22162d, opcode= 0x00
0x0fd2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0fd6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x0fdb: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x0fde: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x0fe4: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x0fea: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x0fed: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x0ff0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0ff3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x0ff6: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x0ff9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0ffd: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1002: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1005: mov_imm:
	regs[5] = 0xc1ec529, opcode= 0x00
0x100b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x100e: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x1011: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1014: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1017: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x101a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x101d: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1020: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1023: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1026: mov_imm:
	regs[5] = 0xf274e008, opcode= 0x00
0x102c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x102f: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1032: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x1038: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x103f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1044: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1047: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x104a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x104e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1053: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1056: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1059: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x105c: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x105f: mov_imm:
	regs[5] = 0xd690ca7a, opcode= 0x00
0x1065: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1069: jmp_imm:
	pc += 0x1, opcode= 0x07
0x106e: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x1071: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1075: jmp_imm:
	pc += 0x1, opcode= 0x07
0x107a: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x107d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1080: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1084: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1089: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x108c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x108f: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1092: mov_imm:
	regs[5] = 0x5f43fb30, opcode= 0x00
0x1098: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x109b: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x109e: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x10a5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x10aa: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x10b0: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x10b3: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x10b6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x10b9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x10bc: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x10c0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x10c5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x10c8: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x10cb: mov_imm:
	regs[5] = 0x7a7fc1ce, opcode= 0x00
0x10d2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x10d7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x10db: jmp_imm:
	pc += 0x1, opcode= 0x07
0x10e0: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x10e3: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x10e6: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x10e9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x10ed: jmp_imm:
	pc += 0x1, opcode= 0x07
0x10f2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x10f5: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x10f8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x10fb: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x10fe: mov_imm:
	regs[5] = 0xb3246d3d, opcode= 0x00
0x1104: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1108: jmp_imm:
	pc += 0x1, opcode= 0x07
0x110d: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1111: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1116: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x111c: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x1123: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1128: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x112c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1131: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1134: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1137: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x113a: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x113e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1143: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1146: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1149: mov_imm:
	regs[5] = 0x63ced199, opcode= 0x00
0x114f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1152: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x1155: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1158: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x115b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x115f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1164: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1168: jmp_imm:
	pc += 0x1, opcode= 0x07
0x116d: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1170: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1173: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1177: jmp_imm:
	pc += 0x1, opcode= 0x07
0x117c: mov_imm:
	regs[5] = 0x1540d2bb, opcode= 0x00
0x1183: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1188: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x118b: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x118e: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x1194: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x119b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x11a0: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x11a3: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x11a7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x11ac: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x11b0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x11b5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x11b8: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x11bc: jmp_imm:
	pc += 0x1, opcode= 0x07
0x11c1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x11c5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x11ca: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x11cd: mov_imm:
	regs[5] = 0x7cefcdbf, opcode= 0x00
0x11d3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x11d7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x11dc: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x11df: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x11e2: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x11e6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x11eb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x11ef: jmp_imm:
	pc += 0x1, opcode= 0x07
0x11f4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x11f7: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x11fb: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1200: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1203: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1206: mov_imm:
	regs[5] = 0x2c32c6a6, opcode= 0x00
0x120d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1212: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1215: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1218: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x121e: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x1224: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1228: jmp_imm:
	pc += 0x1, opcode= 0x07
0x122d: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1230: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1234: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1239: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x123c: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1240: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1245: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1248: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x124c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1251: mov_imm:
	regs[5] = 0x8f5fdc68, opcode= 0x00
0x1257: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x125a: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x125d: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1260: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1263: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1267: jmp_imm:
	pc += 0x1, opcode= 0x07
0x126c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1270: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1275: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1278: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x127c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1281: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1284: mov_imm:
	regs[5] = 0xad896857, opcode= 0x00
0x128a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x128d: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1290: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x1296: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x129c: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x129f: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x12a2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x12a5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x12a8: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x12ab: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x12ae: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x12b1: mov_imm:
	regs[5] = 0xeafda8f4, opcode= 0x00
0x12b7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x12ba: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x12bd: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x12c0: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x12c4: jmp_imm:
	pc += 0x1, opcode= 0x07
0x12c9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x12cc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x12cf: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x12d2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x12d5: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x12d8: mov_imm:
	regs[5] = 0xce7b9836, opcode= 0x00
0x12df: jmp_imm:
	pc += 0x1, opcode= 0x07
0x12e4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x12e8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x12ed: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x12f0: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x12f6: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x12fc: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1300: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1305: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1308: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x130b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x130e: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1311: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1315: jmp_imm:
	pc += 0x1, opcode= 0x07
0x131a: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x131e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1323: mov_imm:
	regs[5] = 0x3aefac7, opcode= 0x00
0x1329: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x132c: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x1330: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1335: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1338: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x133b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x133e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1341: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1344: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1347: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x134a: mov_imm:
	regs[5] = 0xb160f8f1, opcode= 0x00
0x1350: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1353: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1356: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x135c: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x1362: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1365: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1368: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x136b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x136e: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1371: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1374: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1377: mov_imm:
	regs[5] = 0xa0e9a819, opcode= 0x00
0x137d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1381: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1386: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x1389: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x138c: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x138f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1392: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1396: jmp_imm:
	pc += 0x1, opcode= 0x07
0x139b: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x139e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x13a2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x13a7: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x13ab: jmp_imm:
	pc += 0x1, opcode= 0x07
0x13b0: mov_imm:
	regs[5] = 0x291c87f0, opcode= 0x00
0x13b6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x13ba: jmp_imm:
	pc += 0x1, opcode= 0x07
0x13bf: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x13c2: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x13c8: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x13cf: jmp_imm:
	pc += 0x1, opcode= 0x07
0x13d4: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x13d8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x13dd: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x13e0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x13e3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x13e7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x13ec: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x13ef: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x13f2: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x13f6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x13fb: mov_imm:
	regs[5] = 0xde8d4fc, opcode= 0x00
0x1401: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1404: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x1407: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x140a: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x140e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1413: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1416: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1419: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x141d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1422: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1425: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1428: mov_imm:
	regs[5] = 0x7943bdd4, opcode= 0x00
0x142f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1434: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1437: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x143b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1440: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x1446: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x144d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1452: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1455: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1458: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x145b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x145f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1464: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1468: jmp_imm:
	pc += 0x1, opcode= 0x07
0x146d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1470: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1473: mov_imm:
	regs[5] = 0x30bf5778, opcode= 0x00
0x1479: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x147c: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x1480: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1485: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1488: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x148c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1491: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1495: jmp_imm:
	pc += 0x1, opcode= 0x07
0x149a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x149d: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x14a0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x14a3: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x14a7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x14ac: mov_imm:
	regs[5] = 0x51b3f6ab, opcode= 0x00
0x14b3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x14b8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x14bb: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x14be: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x14c4: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x14ca: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x14ce: jmp_imm:
	pc += 0x1, opcode= 0x07
0x14d3: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x14d7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x14dc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x14e0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x14e5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x14e8: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x14eb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x14ee: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x14f1: mov_imm:
	regs[5] = 0x515f36d3, opcode= 0x00
0x14f7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x14fa: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x14fd: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1500: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1503: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1506: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x150a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x150f: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1512: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1516: jmp_imm:
	pc += 0x1, opcode= 0x07
0x151b: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x151e: mov_imm:
	regs[5] = 0x432a5a88, opcode= 0x00
0x1524: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1527: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x152a: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x1531: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1536: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x153c: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x153f: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1542: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1546: jmp_imm:
	pc += 0x1, opcode= 0x07
0x154b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x154e: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1551: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1554: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1557: mov_imm:
	regs[5] = 0x8dc453fb, opcode= 0x00
0x155d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1560: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x1563: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1567: jmp_imm:
	pc += 0x1, opcode= 0x07
0x156c: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x156f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1573: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1578: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x157c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1581: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1584: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1587: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x158b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1590: mov_imm:
	regs[5] = 0x516a39a4, opcode= 0x00
0x1596: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1599: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x159c: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x15a3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x15a8: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x15ae: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x15b2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x15b7: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x15bb: jmp_imm:
	pc += 0x1, opcode= 0x07
0x15c0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x15c3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x15c6: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x15c9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x15cc: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x15d0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x15d5: mov_imm:
	regs[5] = 0x483a1b65, opcode= 0x00
0x15db: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x15de: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x15e1: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x15e5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x15ea: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x15ed: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x15f1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x15f6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x15f9: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x15fd: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1602: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1606: jmp_imm:
	pc += 0x1, opcode= 0x07
0x160b: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x160e: mov_imm:
	regs[5] = 0x7e09e365, opcode= 0x00
0x1614: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1617: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x161a: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x1620: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x1627: jmp_imm:
	pc += 0x1, opcode= 0x07
0x162c: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x162f: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1632: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1635: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1638: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x163b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x163e: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1642: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1647: mov_imm:
	regs[5] = 0x89e7fb64, opcode= 0x00
0x164d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1650: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x1654: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1659: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x165c: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x165f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1662: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1665: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1669: jmp_imm:
	pc += 0x1, opcode= 0x07
0x166e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1672: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1677: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x167a: mov_imm:
	regs[5] = 0x60487272, opcode= 0x00
0x1680: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1683: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1686: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x168c: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x1692: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1695: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1698: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x169b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x169f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x16a4: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x16a7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x16aa: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x16ad: mov_imm:
	regs[5] = 0x422fecb6, opcode= 0x00
0x16b4: jmp_imm:
	pc += 0x1, opcode= 0x07
0x16b9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x16bc: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x16c0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x16c5: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x16c8: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x16cb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x16cf: jmp_imm:
	pc += 0x1, opcode= 0x07
0x16d4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x16d8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x16dd: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x16e0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x16e3: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x16e7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x16ec: mov_imm:
	regs[5] = 0xb4d425ed, opcode= 0x00
0x16f2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x16f5: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x16f8: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x16fe: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x1704: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1707: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x170a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x170e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1713: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1717: jmp_imm:
	pc += 0x1, opcode= 0x07
0x171c: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x171f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1723: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1728: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x172c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1731: mov_imm:
	regs[5] = 0x5f2b6894, opcode= 0x00
0x1737: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x173a: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x173d: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1741: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1746: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1749: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x174c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x174f: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1752: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1755: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1759: jmp_imm:
	pc += 0x1, opcode= 0x07
0x175e: mov_imm:
	regs[5] = 0x43a6c260, opcode= 0x00
0x1764: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1767: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x176a: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x1770: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x1776: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x177a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x177f: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1783: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1788: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x178b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x178f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1794: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1797: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x179a: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x179d: mov_imm:
	regs[5] = 0xaaf4dbe9, opcode= 0x00
0x17a4: jmp_imm:
	pc += 0x1, opcode= 0x07
0x17a9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x17ac: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x17b0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x17b5: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x17b9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x17be: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x17c1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x17c4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x17c7: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x17ca: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x17ce: jmp_imm:
	pc += 0x1, opcode= 0x07
0x17d3: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x17d6: mov_imm:
	regs[5] = 0x4dfddfd8, opcode= 0x00
0x17dc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x17df: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x17e2: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x17e8: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x17ef: jmp_imm:
	pc += 0x1, opcode= 0x07
0x17f4: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x17f7: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x17fb: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1800: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1803: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1806: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1809: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x180c: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x180f: mov_imm:
	regs[5] = 0x3f4a703a, opcode= 0x00
0x1815: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1818: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x181b: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x181e: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1821: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1824: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1827: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x182a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x182d: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1830: mov_imm:
	regs[5] = 0xa3691093, opcode= 0x00
0x1836: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1839: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x183c: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x1842: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x1848: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x184b: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x184e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1851: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1854: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1857: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x185a: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x185e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1863: mov_imm:
	regs[5] = 0x5790f4f9, opcode= 0x00
0x1869: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x186c: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x186f: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1872: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1875: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1879: jmp_imm:
	pc += 0x1, opcode= 0x07
0x187e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1881: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1884: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1888: jmp_imm:
	pc += 0x1, opcode= 0x07
0x188d: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1890: mov_imm:
	regs[5] = 0xfc8028e7, opcode= 0x00
0x1896: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x189a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x189f: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x18a2: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x18a8: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x18ae: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x18b1: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x18b4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x18b7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x18bb: jmp_imm:
	pc += 0x1, opcode= 0x07
0x18c0: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x18c3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x18c7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x18cc: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x18cf: mov_imm:
	regs[5] = 0xe0c2434, opcode= 0x00
0x18d5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x18d8: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x18db: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x18de: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x18e1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x18e4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x18e8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x18ed: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x18f1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x18f6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x18f9: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x18fd: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1902: mov_imm:
	regs[5] = 0x61fa34a0, opcode= 0x00
0x1908: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x190b: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x190e: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x1914: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x191a: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x191d: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1920: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1923: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1926: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1929: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x192d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1932: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1936: jmp_imm:
	pc += 0x1, opcode= 0x07
0x193b: mov_imm:
	regs[5] = 0x7303e8e3, opcode= 0x00
0x1941: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1944: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x1947: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x194a: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x194d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1950: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1953: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1956: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1959: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x195c: mov_imm:
	regs[5] = 0x51eebc79, opcode= 0x00
0x1962: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1966: jmp_imm:
	pc += 0x1, opcode= 0x07
0x196b: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x196f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1974: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x197a: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x1980: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1983: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1986: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1989: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x198c: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x198f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1992: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1995: mov_imm:
	regs[5] = 0x6bc0d6c0, opcode= 0x00
0x199b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x199e: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x19a2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x19a7: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x19ab: jmp_imm:
	pc += 0x1, opcode= 0x07
0x19b0: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x19b3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x19b7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x19bc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x19bf: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x19c2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x19c5: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x19c9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x19ce: mov_imm:
	regs[5] = 0x951a0186, opcode= 0x00
0x19d4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x19d7: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x19da: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x19e1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x19e6: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x19ed: jmp_imm:
	pc += 0x1, opcode= 0x07
0x19f2: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x19f5: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x19f8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x19fb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x19fe: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1a02: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1a07: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1a0a: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1a0d: mov_imm:
	regs[5] = 0x48d2eb14, opcode= 0x00
0x1a13: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1a16: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x1a19: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1a1d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1a22: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1a26: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1a2b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1a2e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1a31: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1a34: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1a37: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1a3a: mov_imm:
	regs[5] = 0x8c1b2716, opcode= 0x00
0x1a40: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1a43: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1a46: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x1a4c: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x1a52: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1a55: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1a58: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1a5b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1a5e: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1a61: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1a64: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1a67: mov_imm:
	regs[5] = 0x3c322285, opcode= 0x00
0x1a6d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1a70: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x1a73: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1a76: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1a79: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1a7c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1a7f: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1a82: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1a86: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1a8b: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1a8e: mov_imm:
	regs[5] = 0x13e4610d, opcode= 0x00
0x1a95: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1a9a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1a9d: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1aa0: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x1aa7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1aac: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x1ab3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1ab8: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1abc: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1ac1: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1ac4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1ac7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1aca: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1acd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1ad0: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1ad3: mov_imm:
	regs[5] = 0x1a6cf1cd, opcode= 0x00
0x1ad9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1adc: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x1adf: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1ae2: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1ae5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1ae9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1aee: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1af1: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1af4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1af7: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1afa: mov_imm:
	regs[5] = 0x94ad8c75, opcode= 0x00
0x1b00: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1b04: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1b09: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1b0c: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x1b12: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x1b18: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1b1c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1b21: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1b24: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1b28: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1b2d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1b30: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1b33: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1b36: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1b39: mov_imm:
	regs[5] = 0x2d0da79f, opcode= 0x00
0x1b40: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1b45: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1b48: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x1b4c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1b51: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1b54: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1b57: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1b5a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1b5e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1b63: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1b66: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1b6a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1b6f: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1b72: mov_imm:
	regs[5] = 0x592a849f, opcode= 0x00
0x1b79: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1b7e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1b81: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1b84: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x1b8b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1b90: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x1b96: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1b9a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1b9f: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1ba2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1ba5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1ba8: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1bab: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1bae: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1bb1: mov_imm:
	regs[5] = 0x85b2f9e4, opcode= 0x00
0x1bb7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1bbb: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1bc0: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x1bc3: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1bc6: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1bc9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1bcc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1bcf: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1bd2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1bd6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1bdb: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1bde: mov_imm:
	regs[5] = 0x5a98635b, opcode= 0x00
0x1be4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1be7: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1bea: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x1bf0: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x1bf6: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1bf9: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1bfc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1bff: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1c02: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1c05: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1c08: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1c0b: mov_imm:
	regs[5] = 0x73872093, opcode= 0x00
0x1c11: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1c14: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x1c17: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1c1a: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1c1e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1c23: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1c26: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1c29: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1c2c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1c2f: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1c33: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1c38: mov_imm:
	regs[5] = 0x3fb7d4b7, opcode= 0x00
0x1c3e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1c41: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1c45: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1c4a: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x1c50: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x1c56: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1c59: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1c5c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1c5f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1c63: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1c68: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1c6b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1c6e: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1c72: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1c77: mov_imm:
	regs[5] = 0xc184967b, opcode= 0x00
0x1c7d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1c81: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1c86: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x1c89: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1c8d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1c92: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1c95: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1c98: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1c9b: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1c9e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1ca1: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1ca4: mov_imm:
	regs[5] = 0x6eeeec8d, opcode= 0x00
0x1cab: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1cb0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1cb3: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1cb6: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x1cbd: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1cc2: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x1cc8: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1ccc: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1cd1: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1cd4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1cd7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1cda: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1cde: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1ce3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1ce6: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1ce9: mov_imm:
	regs[5] = 0x42f08592, opcode= 0x00
0x1cef: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1cf2: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x1cf5: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1cf8: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1cfc: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1d01: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1d04: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1d07: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1d0a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1d0d: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1d10: mov_imm:
	regs[5] = 0xe59361fb, opcode= 0x00
0x1d16: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1d19: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1d1c: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x1d23: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1d28: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x1d2e: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1d31: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1d34: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1d37: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1d3a: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1d3d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1d41: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1d46: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1d49: mov_imm:
	regs[5] = 0xe9f9cd2, opcode= 0x00
0x1d4f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1d53: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1d58: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x1d5c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1d61: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1d65: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1d6a: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1d6d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1d70: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1d73: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1d77: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1d7c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1d80: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1d85: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1d88: mov_imm:
	regs[5] = 0xefea704b, opcode= 0x00
0x1d8f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1d94: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1d97: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1d9a: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x1da0: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x1da7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1dac: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1daf: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1db3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1db8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1dbb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1dbe: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1dc2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1dc7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1dca: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1dcd: mov_imm:
	regs[5] = 0xaa86357e, opcode= 0x00
0x1dd3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1dd6: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x1dd9: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1ddc: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1ddf: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1de2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1de5: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1de9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1dee: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1df1: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1df4: mov_imm:
	regs[5] = 0x55f9803, opcode= 0x00
0x1dfa: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1dfd: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1e00: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x1e06: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x1e0c: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1e0f: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1e12: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1e15: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1e18: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1e1b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1e1f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1e24: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1e27: mov_imm:
	regs[5] = 0xf6e9f2d, opcode= 0x00
0x1e2d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1e30: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x1e33: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1e37: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1e3c: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1e40: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1e45: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1e49: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1e4e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1e52: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1e57: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1e5a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1e5d: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1e60: mov_imm:
	regs[5] = 0xe4f572ab, opcode= 0x00
0x1e66: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1e6a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1e6f: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1e72: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x1e78: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x1e7e: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1e81: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1e84: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1e87: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1e8b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1e90: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1e93: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1e96: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1e99: mov_imm:
	regs[5] = 0x401e196d, opcode= 0x00
0x1e9f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1ea3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1ea8: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x1eab: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1eae: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1eb1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1eb4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1eb8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1ebd: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1ec0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1ec3: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1ec7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1ecc: mov_imm:
	regs[5] = 0x3df894e7, opcode= 0x00
0x1ed2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1ed5: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1ed8: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x1ede: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x1ee4: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1ee7: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1eea: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1eed: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1ef0: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1ef3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1ef6: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1ef9: mov_imm:
	regs[5] = 0x61b56e32, opcode= 0x00
0x1eff: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1f02: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x1f05: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1f08: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1f0c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1f11: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1f14: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1f18: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1f1d: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1f20: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1f23: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1f27: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1f2c: mov_imm:
	regs[5] = 0xf104ca95, opcode= 0x00
0x1f33: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1f38: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1f3b: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1f3e: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x1f45: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1f4a: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x1f50: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1f54: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1f59: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1f5c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1f5f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1f62: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1f65: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1f68: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1f6b: mov_imm:
	regs[5] = 0x9afaf006, opcode= 0x00
0x1f71: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1f74: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x1f77: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1f7b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1f80: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1f83: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1f87: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1f8c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1f8f: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1f92: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1f95: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1f99: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1f9e: mov_imm:
	regs[5] = 0xae796d4b, opcode= 0x00
0x1fa4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1fa7: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x1faa: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x1fb0: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x1fb6: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x1fb9: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x1fbc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1fc0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1fc5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1fc8: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1fcb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1fce: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x1fd1: mov_imm:
	regs[5] = 0x16947708, opcode= 0x00
0x1fd7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1fda: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x1fdd: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x1fe0: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x1fe3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1fe7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1fec: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x1ff0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x1ff5: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x1ff8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1ffb: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x1ffe: mov_imm:
	regs[5] = 0x34da5ee7, opcode= 0x00
0x2004: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2007: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x200a: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x2010: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x2016: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2019: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x201d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2022: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2025: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2029: jmp_imm:
	pc += 0x1, opcode= 0x07
0x202e: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2031: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2034: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2037: mov_imm:
	regs[5] = 0x2834ee68, opcode= 0x00
0x203e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2043: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2047: jmp_imm:
	pc += 0x1, opcode= 0x07
0x204c: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2050: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2055: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2058: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x205c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2061: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2065: jmp_imm:
	pc += 0x1, opcode= 0x07
0x206a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x206d: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2070: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2074: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2079: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x207d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2082: mov_imm:
	regs[5] = 0xde9e1994, opcode= 0x00
0x2088: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x208b: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x208e: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x2094: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x209a: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x209d: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x20a0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x20a3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x20a6: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x20aa: jmp_imm:
	pc += 0x1, opcode= 0x07
0x20af: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x20b3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x20b8: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x20bc: jmp_imm:
	pc += 0x1, opcode= 0x07
0x20c1: mov_imm:
	regs[5] = 0x467e3c93, opcode= 0x00
0x20c8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x20cd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x20d0: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x20d4: jmp_imm:
	pc += 0x1, opcode= 0x07
0x20d9: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x20dc: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x20df: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x20e2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x20e5: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x20e8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x20eb: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x20ee: mov_imm:
	regs[5] = 0x615312f9, opcode= 0x00
0x20f4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x20f7: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x20fb: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2100: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x2106: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x210c: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x210f: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x2112: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2115: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2118: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x211c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2121: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2124: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2127: mov_imm:
	regs[5] = 0x40ff7909, opcode= 0x00
0x212e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2133: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2136: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x213a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x213f: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2142: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2145: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2149: jmp_imm:
	pc += 0x1, opcode= 0x07
0x214e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2151: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2154: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2157: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x215a: mov_imm:
	regs[5] = 0x7f91f8ed, opcode= 0x00
0x2161: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2166: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2169: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x216c: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x2173: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2178: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x217e: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2181: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x2184: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2187: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x218a: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x218e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2193: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2196: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x219a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x219f: mov_imm:
	regs[5] = 0x9142a319, opcode= 0x00
0x21a5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x21a8: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x21ab: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x21ae: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x21b2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x21b7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x21ba: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x21bd: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x21c0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x21c4: jmp_imm:
	pc += 0x1, opcode= 0x07
0x21c9: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x21cc: mov_imm:
	regs[5] = 0xd14db38b, opcode= 0x00
0x21d3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x21d8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x21db: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x21de: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x21e4: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x21ea: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x21ed: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x21f0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x21f3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x21f6: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x21f9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x21fc: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2200: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2205: mov_imm:
	regs[5] = 0x86edcf60, opcode= 0x00
0x220b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x220e: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2211: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2215: jmp_imm:
	pc += 0x1, opcode= 0x07
0x221a: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x221e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2223: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2226: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2229: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x222c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x222f: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x2232: mov_imm:
	regs[5] = 0xda11e1fa, opcode= 0x00
0x2238: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x223b: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x223f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2244: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x224a: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x2250: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2253: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x2256: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2259: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x225d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2262: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2265: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2269: jmp_imm:
	pc += 0x1, opcode= 0x07
0x226e: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2271: mov_imm:
	regs[5] = 0x5061c34b, opcode= 0x00
0x2278: jmp_imm:
	pc += 0x1, opcode= 0x07
0x227d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2280: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2283: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2286: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x228a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x228f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2292: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2295: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2298: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x229b: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x229f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x22a4: mov_imm:
	regs[5] = 0xa6323547, opcode= 0x00
0x22aa: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x22ad: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x22b0: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x22b7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x22bc: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x22c2: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x22c5: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x22c8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x22cb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x22ce: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x22d2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x22d7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x22da: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x22dd: mov_imm:
	regs[5] = 0xb8baecb7, opcode= 0x00
0x22e3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x22e6: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x22e9: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x22ec: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x22ef: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x22f3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x22f8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x22fb: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x22fe: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2301: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x2305: jmp_imm:
	pc += 0x1, opcode= 0x07
0x230a: mov_imm:
	regs[5] = 0x84551002, opcode= 0x00
0x2310: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2313: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x2316: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x231d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2322: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x2328: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x232b: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x232e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2331: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2334: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2337: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x233a: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x233d: mov_imm:
	regs[5] = 0x58704594, opcode= 0x00
0x2343: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2346: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2349: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x234c: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x234f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2352: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2355: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2359: jmp_imm:
	pc += 0x1, opcode= 0x07
0x235e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2361: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x2364: mov_imm:
	regs[5] = 0xf95e6820, opcode= 0x00
0x236a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x236e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2373: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x2376: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x237c: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x2383: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2388: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x238b: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x238e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2391: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2395: jmp_imm:
	pc += 0x1, opcode= 0x07
0x239a: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x239e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x23a3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x23a6: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x23a9: mov_imm:
	regs[5] = 0x3f0fad8e, opcode= 0x00
0x23b0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x23b5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x23b8: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x23bb: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x23be: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x23c1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x23c4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x23c8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x23cd: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x23d1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x23d6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x23d9: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x23dc: mov_imm:
	regs[5] = 0xa27b5e76, opcode= 0x00
0x23e2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x23e5: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x23e8: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x23ee: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x23f5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x23fa: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x23fd: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x2401: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2406: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2409: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x240c: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x240f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2412: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2415: mov_imm:
	regs[5] = 0x4b41241c, opcode= 0x00
0x241b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x241e: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2421: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2425: jmp_imm:
	pc += 0x1, opcode= 0x07
0x242a: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x242d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2430: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2433: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2436: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2439: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x243d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2442: mov_imm:
	regs[5] = 0xb1767e16, opcode= 0x00
0x2448: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x244b: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x244e: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x2454: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x245a: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x245d: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x2460: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2463: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2467: jmp_imm:
	pc += 0x1, opcode= 0x07
0x246c: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x246f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2473: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2478: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x247b: mov_imm:
	regs[5] = 0x62fd02a4, opcode= 0x00
0x2481: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2485: jmp_imm:
	pc += 0x1, opcode= 0x07
0x248a: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x248e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2493: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2496: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x249a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x249f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x24a2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x24a5: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x24a8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x24ab: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x24ae: mov_imm:
	regs[5] = 0x13fff8ba, opcode= 0x00
0x24b4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x24b7: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x24ba: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x24c0: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x24c6: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x24c9: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x24cc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x24d0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x24d5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x24d9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x24de: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x24e1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x24e4: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x24e8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x24ed: mov_imm:
	regs[5] = 0x7798fad9, opcode= 0x00
0x24f3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x24f6: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x24f9: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x24fc: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2500: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2505: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2509: jmp_imm:
	pc += 0x1, opcode= 0x07
0x250e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2511: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2514: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2517: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x251a: mov_imm:
	regs[5] = 0x33b57224, opcode= 0x00
0x2520: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2523: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x2526: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x252c: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x2532: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2535: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x2538: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x253b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x253e: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2541: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2544: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2547: mov_imm:
	regs[5] = 0x5f133e40, opcode= 0x00
0x254d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2550: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2554: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2559: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x255d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2562: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2565: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2568: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x256c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2571: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2575: jmp_imm:
	pc += 0x1, opcode= 0x07
0x257a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x257e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2583: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x2587: jmp_imm:
	pc += 0x1, opcode= 0x07
0x258c: mov_imm:
	regs[5] = 0x7b87c94a, opcode= 0x00
0x2592: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2595: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x2598: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x259e: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x25a4: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x25a7: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x25aa: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x25ae: jmp_imm:
	pc += 0x1, opcode= 0x07
0x25b3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x25b7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x25bc: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x25c0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x25c5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x25c8: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x25cb: mov_imm:
	regs[5] = 0xc9381317, opcode= 0x00
0x25d2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x25d7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x25da: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x25dd: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x25e0: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x25e3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x25e6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x25e9: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x25ed: jmp_imm:
	pc += 0x1, opcode= 0x07
0x25f2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x25f6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x25fb: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x25fe: mov_imm:
	regs[5] = 0x5130ceed, opcode= 0x00
0x2604: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2607: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x260a: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x2610: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x2616: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2619: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x261c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x261f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2622: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2626: jmp_imm:
	pc += 0x1, opcode= 0x07
0x262b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x262f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2634: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2637: mov_imm:
	regs[5] = 0xd9c79a30, opcode= 0x00
0x263d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2640: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2643: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2646: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2649: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x264c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x264f: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2652: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2655: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x2658: mov_imm:
	regs[5] = 0x3ab3a727, opcode= 0x00
0x265e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2662: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2667: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x266a: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x2670: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x2676: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x267a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x267f: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x2683: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2688: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x268b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x268e: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2691: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2694: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2697: mov_imm:
	regs[5] = 0x3476715b, opcode= 0x00
0x269d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x26a1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x26a6: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x26aa: jmp_imm:
	pc += 0x1, opcode= 0x07
0x26af: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x26b3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x26b8: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x26bb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x26be: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x26c1: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x26c4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x26c7: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x26cb: jmp_imm:
	pc += 0x1, opcode= 0x07
0x26d0: mov_imm:
	regs[5] = 0xbec75089, opcode= 0x00
0x26d6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x26da: jmp_imm:
	pc += 0x1, opcode= 0x07
0x26df: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x26e3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x26e8: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x26ee: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x26f4: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x26f8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x26fd: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x2700: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2703: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2706: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2709: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x270d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2712: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2716: jmp_imm:
	pc += 0x1, opcode= 0x07
0x271b: mov_imm:
	regs[5] = 0xec02ac15, opcode= 0x00
0x2721: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2724: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2727: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x272a: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x272d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2730: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2733: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2736: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2739: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x273c: mov_imm:
	regs[5] = 0x35e7585e, opcode= 0x00
0x2743: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2748: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x274b: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x274e: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x2754: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x275b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2760: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2763: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x2766: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2769: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x276c: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x276f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2772: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2775: mov_imm:
	regs[5] = 0xf7b9c794, opcode= 0x00
0x277b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x277e: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2781: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2784: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2787: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x278a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x278e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2793: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2796: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2799: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x279d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x27a2: mov_imm:
	regs[5] = 0xde031709, opcode= 0x00
0x27a9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x27ae: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x27b1: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x27b5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x27ba: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x27c0: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x27c7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x27cc: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x27cf: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x27d2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x27d6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x27db: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x27de: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x27e2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x27e7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x27ea: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x27ed: mov_imm:
	regs[5] = 0xffab826, opcode= 0x00
0x27f3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x27f6: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x27fa: jmp_imm:
	pc += 0x1, opcode= 0x07
0x27ff: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2802: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2805: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2808: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x280c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2811: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2815: jmp_imm:
	pc += 0x1, opcode= 0x07
0x281a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x281d: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x2820: mov_imm:
	regs[5] = 0x35892898, opcode= 0x00
0x2826: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x282a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x282f: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x2832: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x2838: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x283e: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2841: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x2844: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2847: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x284b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2850: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2853: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2856: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2859: mov_imm:
	regs[5] = 0xc1d81f57, opcode= 0x00
0x2860: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2865: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2869: jmp_imm:
	pc += 0x1, opcode= 0x07
0x286e: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2872: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2877: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x287a: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x287d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2880: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2883: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2886: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2889: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x288d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2892: mov_imm:
	regs[5] = 0xd3645687, opcode= 0x00
0x2898: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x289b: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x289f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x28a4: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x28aa: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x28b0: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x28b3: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x28b7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x28bc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x28bf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x28c3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x28c8: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x28cb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x28ce: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x28d1: mov_imm:
	regs[5] = 0xb3af84b6, opcode= 0x00
0x28d7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x28da: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x28dd: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x28e1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x28e6: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x28ea: jmp_imm:
	pc += 0x1, opcode= 0x07
0x28ef: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x28f3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x28f8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x28fb: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x28ff: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2904: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2907: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x290a: mov_imm:
	regs[5] = 0x6f2d575f, opcode= 0x00
0x2911: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2916: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x291a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x291f: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x2922: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x2928: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x292e: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2931: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x2934: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2938: jmp_imm:
	pc += 0x1, opcode= 0x07
0x293d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2941: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2946: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x294a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x294f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2952: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2955: mov_imm:
	regs[5] = 0xf278816, opcode= 0x00
0x295b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x295e: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2961: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2965: jmp_imm:
	pc += 0x1, opcode= 0x07
0x296a: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x296d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2970: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2973: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2976: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x297a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x297f: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x2982: mov_imm:
	regs[5] = 0xb5fb227, opcode= 0x00
0x2988: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x298b: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x298e: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x2994: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x299a: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x299d: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x29a0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x29a3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x29a6: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x29a9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x29ac: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x29af: mov_imm:
	regs[5] = 0xcce663b0, opcode= 0x00
0x29b6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x29bb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x29bf: jmp_imm:
	pc += 0x1, opcode= 0x07
0x29c4: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x29c7: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x29cb: jmp_imm:
	pc += 0x1, opcode= 0x07
0x29d0: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x29d3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x29d6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x29d9: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x29dc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x29df: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x29e2: mov_imm:
	regs[5] = 0x21bed436, opcode= 0x00
0x29e8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x29ec: jmp_imm:
	pc += 0x1, opcode= 0x07
0x29f1: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x29f5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x29fa: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x2a00: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x2a06: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2a09: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x2a0c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2a0f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2a12: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2a15: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2a18: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2a1b: mov_imm:
	regs[5] = 0x86f2ba20, opcode= 0x00
0x2a21: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2a25: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2a2a: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2a2d: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2a30: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2a34: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2a39: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2a3c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2a3f: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2a42: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2a45: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x2a48: mov_imm:
	regs[5] = 0x7166325f, opcode= 0x00
0x2a4e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2a51: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x2a55: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2a5a: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x2a60: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x2a66: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2a69: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x2a6c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2a6f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2a72: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2a75: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2a78: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2a7b: mov_imm:
	regs[5] = 0xb1f881b3, opcode= 0x00
0x2a81: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2a84: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2a87: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2a8a: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2a8d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2a90: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2a94: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2a99: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2a9d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2aa2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2aa5: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x2aa9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2aae: mov_imm:
	regs[5] = 0x64ce9f8c, opcode= 0x00
0x2ab4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2ab7: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x2abb: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2ac0: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x2ac6: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x2acc: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2acf: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x2ad2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2ad5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2ad9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2ade: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2ae1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2ae4: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2ae8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2aed: mov_imm:
	regs[5] = 0xfc376da0, opcode= 0x00
0x2af3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2af7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2afc: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2aff: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2b02: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2b05: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2b08: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2b0c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2b11: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2b14: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2b17: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x2b1a: mov_imm:
	regs[5] = 0x9699171e, opcode= 0x00
0x2b21: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2b26: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2b29: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x2b2c: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x2b32: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x2b38: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2b3b: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x2b3e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2b41: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2b45: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2b4a: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2b4d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2b50: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2b53: mov_imm:
	regs[5] = 0x70dff544, opcode= 0x00
0x2b5a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2b5f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2b62: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2b65: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2b69: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2b6e: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2b71: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2b74: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2b78: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2b7d: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2b80: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2b84: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2b89: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x2b8c: mov_imm:
	regs[5] = 0xb246d566, opcode= 0x00
0x2b92: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2b95: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x2b98: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x2b9e: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x2ba4: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2ba7: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x2baa: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2bad: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2bb0: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2bb3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2bb6: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2bba: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2bbf: mov_imm:
	regs[5] = 0x7fefcb58, opcode= 0x00
0x2bc5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2bc9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2bce: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2bd1: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2bd4: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2bd7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2bda: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2bde: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2be3: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2be6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2be9: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x2bed: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2bf2: mov_imm:
	regs[5] = 0x33d0cc95, opcode= 0x00
0x2bf8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2bfc: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2c01: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x2c04: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x2c0a: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x2c10: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2c14: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2c19: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x2c1c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2c1f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2c23: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2c28: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2c2c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2c31: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2c34: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2c37: mov_imm:
	regs[5] = 0x4f51f3e6, opcode= 0x00
0x2c3d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2c40: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2c44: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2c49: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2c4c: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2c50: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2c55: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2c58: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2c5b: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2c5e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2c61: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x2c64: mov_imm:
	regs[5] = 0x65572da1, opcode= 0x00
0x2c6a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2c6d: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x2c71: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2c76: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x2c7c: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x2c82: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2c85: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x2c88: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2c8b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2c8f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2c94: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2c97: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2c9b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2ca0: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2ca4: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2ca9: mov_imm:
	regs[5] = 0x5de2dbf1, opcode= 0x00
0x2caf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2cb3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2cb8: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2cbb: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2cbe: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2cc1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2cc4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2cc8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2ccd: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2cd0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2cd4: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2cd9: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x2cdc: mov_imm:
	regs[5] = 0xc408c523, opcode= 0x00
0x2ce3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2ce8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2ceb: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x2cef: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2cf4: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x2cfa: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x2d00: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2d03: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x2d06: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2d09: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2d0d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2d12: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2d16: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2d1b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2d1e: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2d21: mov_imm:
	regs[5] = 0xd0a72137, opcode= 0x00
0x2d27: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2d2a: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2d2d: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2d30: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2d33: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2d37: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2d3c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2d40: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2d45: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2d48: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2d4b: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x2d4e: mov_imm:
	regs[5] = 0xe0969c62, opcode= 0x00
0x2d54: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2d57: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x2d5a: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x2d61: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2d66: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x2d6d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2d72: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2d76: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2d7b: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x2d7e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2d82: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2d87: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2d8b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2d90: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2d93: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2d96: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2d99: mov_imm:
	regs[5] = 0xd6bdae60, opcode= 0x00
0x2d9f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2da2: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2da6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2dab: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2dae: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2db1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2db4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2db8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2dbd: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2dc0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2dc3: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x2dc6: mov_imm:
	regs[5] = 0x30191abc, opcode= 0x00
0x2dcc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2dcf: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x2dd3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2dd8: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x2dde: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x2de4: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2de8: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2ded: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x2df0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2df4: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2df9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2dfd: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2e02: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2e05: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2e08: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2e0b: mov_imm:
	regs[5] = 0x7da8a711, opcode= 0x00
0x2e11: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2e14: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2e17: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2e1b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2e20: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2e23: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2e27: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2e2c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2e30: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2e35: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2e38: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2e3b: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x2e3e: mov_imm:
	regs[5] = 0x92c40850, opcode= 0x00
0x2e44: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2e47: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x2e4a: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x2e50: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x2e56: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2e59: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x2e5d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2e62: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2e65: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2e69: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2e6e: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2e71: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2e74: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2e77: mov_imm:
	regs[5] = 0x66fe0334, opcode= 0x00
0x2e7d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2e80: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2e83: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2e86: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2e89: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2e8c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2e8f: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2e93: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2e98: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2e9c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2ea1: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x2ea4: mov_imm:
	regs[5] = 0xee0cc788, opcode= 0x00
0x2eab: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2eb0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2eb3: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x2eb7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2ebc: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x2ec3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2ec8: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x2ecf: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2ed4: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2ed7: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x2eda: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2ede: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2ee3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2ee6: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2ee9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2eec: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2ef0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2ef5: mov_imm:
	regs[5] = 0xe2d5da76, opcode= 0x00
0x2efb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2eff: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2f04: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2f07: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2f0a: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2f0d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2f10: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2f13: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2f16: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2f19: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x2f1c: mov_imm:
	regs[5] = 0x6a97bb10, opcode= 0x00
0x2f23: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2f28: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2f2c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2f31: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x2f34: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x2f3a: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x2f41: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2f46: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2f49: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x2f4c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2f4f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2f53: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2f58: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2f5c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2f61: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2f65: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2f6a: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2f6d: mov_imm:
	regs[5] = 0xe1ddbc44, opcode= 0x00
0x2f74: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2f79: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2f7c: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2f80: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2f85: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2f88: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2f8b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2f8e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2f92: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2f97: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2f9b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2fa0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2fa3: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x2fa7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2fac: mov_imm:
	regs[5] = 0xc1081394, opcode= 0x00
0x2fb3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2fb8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2fbc: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2fc1: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x2fc4: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x2fca: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x2fd0: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x2fd3: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x2fd6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2fd9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x2fdd: jmp_imm:
	pc += 0x1, opcode= 0x07
0x2fe2: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x2fe5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2fe8: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x2feb: mov_imm:
	regs[5] = 0xcf9e6189, opcode= 0x00
0x2ff1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2ff4: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x2ff7: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x2ffa: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x2ffd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x3000: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x3004: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3009: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x300d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3012: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x3015: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x3018: mov_imm:
	regs[5] = 0xcd326128, opcode= 0x00
0x301e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x3022: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3027: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x302a: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x3030: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x3036: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x3039: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x303c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x303f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x3042: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x3045: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x3048: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x304c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3051: mov_imm:
	regs[5] = 0xc0b355e2, opcode= 0x00
0x3057: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x305a: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x305d: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x3060: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x3063: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x3066: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x3069: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x306c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x306f: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x3072: mov_imm:
	regs[5] = 0x84c99e0d, opcode= 0x00
0x3078: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x307b: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x307e: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x3084: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x308a: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x308d: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x3091: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3096: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x3099: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x309c: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x309f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x30a2: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x30a5: mov_imm:
	regs[5] = 0xb3b02e5f, opcode= 0x00
0x30ac: jmp_imm:
	pc += 0x1, opcode= 0x07
0x30b1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x30b4: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x30b7: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x30ba: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x30bd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x30c1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x30c6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x30c9: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x30cc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x30cf: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x30d2: mov_imm:
	regs[5] = 0xad5ec2df, opcode= 0x00
0x30d8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x30db: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x30de: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x30e5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x30ea: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x30f0: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x30f3: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x30f6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x30f9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x30fd: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3102: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x3105: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x3109: jmp_imm:
	pc += 0x1, opcode= 0x07
0x310e: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x3111: mov_imm:
	regs[5] = 0xd2268d07, opcode= 0x00
0x3117: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x311a: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x311d: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x3121: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3126: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x312a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x312f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x3133: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3138: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x313c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3141: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x3144: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x3147: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x314b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3150: mov_imm:
	regs[5] = 0x5eacc6e1, opcode= 0x00
0x3156: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x315a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x315f: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x3162: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x3168: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x316f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3174: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x3177: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x317a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x317d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x3180: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x3183: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x3187: jmp_imm:
	pc += 0x1, opcode= 0x07
0x318c: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x318f: mov_imm:
	regs[5] = 0xb2350f2d, opcode= 0x00
0x3195: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x3198: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x319b: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x319f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x31a4: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x31a7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x31aa: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x31ad: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x31b0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x31b3: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x31b6: mov_imm:
	regs[5] = 0xf70748c2, opcode= 0x00
0x31bc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x31bf: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x31c2: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x31c8: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x31ce: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x31d2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x31d7: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x31da: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x31dd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x31e0: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x31e3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x31e7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x31ec: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x31ef: mov_imm:
	regs[5] = 0xa133408d, opcode= 0x00
0x31f6: jmp_imm:
	pc += 0x1, opcode= 0x07
0x31fb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x31fe: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x3201: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x3204: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x3207: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x320a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x320d: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x3211: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3216: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x3219: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x321c: mov_imm:
	regs[5] = 0xdcabba79, opcode= 0x00
0x3223: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3228: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x322b: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x322e: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x3234: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x323b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3240: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x3243: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x3246: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x3249: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x324c: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x324f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x3253: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3258: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x325b: mov_imm:
	regs[5] = 0x31eb261b, opcode= 0x00
0x3261: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x3264: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x3267: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x326a: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x326d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x3270: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x3274: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3279: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x327c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x327f: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x3282: mov_imm:
	regs[5] = 0xf8d953a8, opcode= 0x00
0x3288: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x328b: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x328f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3294: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x329a: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x32a0: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x32a3: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x32a7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x32ac: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x32af: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x32b2: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x32b5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x32b8: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x32bc: jmp_imm:
	pc += 0x1, opcode= 0x07
0x32c1: mov_imm:
	regs[5] = 0x779a38d, opcode= 0x00
0x32c7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x32ca: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x32cd: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x32d1: jmp_imm:
	pc += 0x1, opcode= 0x07
0x32d6: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x32d9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x32dc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x32e0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x32e5: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x32e8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x32eb: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x32ef: jmp_imm:
	pc += 0x1, opcode= 0x07
0x32f4: mov_imm:
	regs[5] = 0xf0c9543b, opcode= 0x00
0x32fa: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x32fe: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3303: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x3307: jmp_imm:
	pc += 0x1, opcode= 0x07
0x330c: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x3313: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3318: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x331e: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x3321: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x3324: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x3328: jmp_imm:
	pc += 0x1, opcode= 0x07
0x332d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x3330: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x3333: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x3336: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x333a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x333f: mov_imm:
	regs[5] = 0xb447db02, opcode= 0x00
0x3345: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x3348: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x334b: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x334e: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x3352: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3357: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x335a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x335d: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x3360: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x3364: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3369: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x336c: mov_imm:
	regs[5] = 0x8e6c7b0, opcode= 0x00
0x3373: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3378: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x337b: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x337e: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x3384: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x338a: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x338d: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x3390: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x3393: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x3397: jmp_imm:
	pc += 0x1, opcode= 0x07
0x339c: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x339f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x33a2: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x33a5: mov_imm:
	regs[5] = 0x332a8ee9, opcode= 0x00
0x33ab: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x33ae: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x33b1: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x33b5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x33ba: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x33bd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x33c0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x33c3: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x33c6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x33c9: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x33cc: mov_imm:
	regs[5] = 0x8b8d1ac8, opcode= 0x00
0x33d3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x33d8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x33dc: jmp_imm:
	pc += 0x1, opcode= 0x07
0x33e1: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x33e5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x33ea: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x33f0: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x33f6: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x33f9: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x33fc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x3400: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3405: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x3408: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x340b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x340f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3414: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x3417: mov_imm:
	regs[5] = 0x6c26041d, opcode= 0x00
0x341e: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3423: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x3426: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x3429: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x342d: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3432: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x3436: jmp_imm:
	pc += 0x1, opcode= 0x07
0x343b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x343e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x3441: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x3444: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x3447: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x344a: mov_imm:
	regs[5] = 0xe894ce22, opcode= 0x00
0x3450: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x3453: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x3457: jmp_imm:
	pc += 0x1, opcode= 0x07
0x345c: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x3462: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x3468: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x346c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3471: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x3474: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x3477: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x347a: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x347d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x3481: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3486: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x3489: mov_imm:
	regs[5] = 0x7aebf0, opcode= 0x00
0x3490: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3495: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x3499: jmp_imm:
	pc += 0x1, opcode= 0x07
0x349e: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x34a2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x34a7: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x34aa: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x34ad: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x34b0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x34b3: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x34b7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x34bc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x34bf: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x34c2: mov_imm:
	regs[5] = 0x355bfb92, opcode= 0x00
0x34c8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x34cb: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x34ce: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x34d4: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x34da: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x34dd: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x34e0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x34e3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x34e7: jmp_imm:
	pc += 0x1, opcode= 0x07
0x34ec: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x34f0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x34f5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x34f8: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x34fc: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3501: mov_imm:
	regs[5] = 0x9e0f96c9, opcode= 0x00
0x3507: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x350a: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x350d: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x3510: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x3513: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x3516: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x3519: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x351c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x351f: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x3522: mov_imm:
	regs[5] = 0xf1438780, opcode= 0x00
0x3528: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x352b: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x352f: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3534: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x353a: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x3540: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x3544: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3549: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x354c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x3550: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3555: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x3558: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x355b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x355e: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x3561: mov_imm:
	regs[5] = 0x87e1c8f2, opcode= 0x00
0x3567: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x356a: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x356d: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x3570: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x3573: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x3576: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x3579: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x357c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x357f: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x3583: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3588: mov_imm:
	regs[5] = 0xa8ebe7ce, opcode= 0x00
0x358e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x3591: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x3594: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x359b: jmp_imm:
	pc += 0x1, opcode= 0x07
0x35a0: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x35a6: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x35a9: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x35ac: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x35af: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x35b2: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x35b5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x35b8: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x35bb: mov_imm:
	regs[5] = 0x269d0129, opcode= 0x00
0x35c1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x35c4: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x35c7: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x35ca: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x35ce: jmp_imm:
	pc += 0x1, opcode= 0x07
0x35d3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x35d6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x35d9: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x35dc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x35e0: jmp_imm:
	pc += 0x1, opcode= 0x07
0x35e5: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x35e8: mov_imm:
	regs[5] = 0x7ad768f8, opcode= 0x00
0x35ee: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x35f2: jmp_imm:
	pc += 0x1, opcode= 0x07
0x35f7: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x35fa: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x3601: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3606: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x360c: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x360f: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x3612: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x3615: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x3619: jmp_imm:
	pc += 0x1, opcode= 0x07
0x361e: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x3621: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x3624: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x3628: jmp_imm:
	pc += 0x1, opcode= 0x07
0x362d: mov_imm:
	regs[5] = 0xed315ee3, opcode= 0x00
0x3633: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x3636: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x3639: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x363c: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x363f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x3642: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x3645: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x3649: jmp_imm:
	pc += 0x1, opcode= 0x07
0x364e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x3651: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x3654: mov_imm:
	regs[5] = 0xfc4011de, opcode= 0x00
0x365a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x365d: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x3660: mov_imm:
	regs[20] = 0x4, opcode= 0x00
0x3666: mov_imm:
	regs[21] = 0x5, opcode= 0x00
0x366c: mov_regs:
	regs[2] = regs[1], opcode= 0x04
0x366f: mov_regs:
	regs[3] = regs[1], opcode= 0x04
0x3672: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x3675: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x3678: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x367c: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3681: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x3684: add_regs:
	regs[4] += regs[1], opcode= 0x0b
0x3687: mov_imm:
	regs[5] = 0x402739c4, opcode= 0x00
0x368d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x3691: jmp_imm:
	pc += 0x1, opcode= 0x07
0x3696: add_regs:
	regs[0] += regs[4], opcode= 0x0b
0x369a: jmp_imm:
	pc += 0x1, opcode= 0x07
0x369f: mov_regs:
	regs[2] = regs[0], opcode= 0x04
0x36a3: jmp_imm:
	pc += 0x1, opcode= 0x07
0x36a8: mov_regs:
	regs[3] = regs[0], opcode= 0x04
0x36ab: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x36ae: shr_regs:
	regs[3] >>= regs[21], opcode= 0x08
0x36b1: mov_regs:
	regs[4] = regs[2], opcode= 0x04
0x36b4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x36b7: add_regs:
	regs[4] += regs[0], opcode= 0x0b
0x36ba: mov_imm:
	regs[5] = 0xa51fd702, opcode= 0x00
0x36c0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x36c4: jmp_imm:
	pc += 0x1, opcode= 0x07
0x36c9: add_regs:
	regs[1] += regs[4], opcode= 0x0b
0x36cd: jmp_imm:
	pc += 0x1, opcode= 0x07
0x36d2: mov_imm:
	regs[30] = 0x8de6af28, opcode= 0x00
0x36d9: jmp_imm:
	pc += 0x1, opcode= 0x07
0x36de: mov_imm:
	regs[31] = 0xa3bd2239, opcode= 0x00
0x36e5: jmp_imm:
	pc += 0x1, opcode= 0x07
0x36ea: xor_regs:
	regs[0] ^= regs[30], opcode= 0x02
0x36ee: jmp_imm:
	pc += 0x1, opcode= 0x07
0x36f3: xor_regs:
	regs[1] ^= regs[31], opcode= 0x02
max register index:31
