INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jay/SJSU_EE_Masters/Classes/EE-275-Advanced-Computer-Arch/RISC/RISC.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'Overflow' is not allowed [/home/jay/SJSU_EE_Masters/Classes/EE-275-Advanced-Computer-Arch/RISC/RISC.srcs/sources_1/new/ALU.sv:20]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jay/SJSU_EE_Masters/Classes/EE-275-Advanced-Computer-Arch/RISC/RISC.srcs/sources_1/new/ALU_Mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jay/SJSU_EE_Masters/Classes/EE-275-Advanced-Computer-Arch/RISC/RISC.srcs/sources_1/new/ALU_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jay/SJSU_EE_Masters/Classes/EE-275-Advanced-Computer-Arch/RISC/RISC.srcs/sources_1/new/Extend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extend
