# compile verilog/system verilog design source files
sv xil_defaultlib  "../../../project_tt.srcs/sources_1/imports/fpga/rtl/acq.sv" --include "../../../project_tt.srcs/sources_1/bd/system/ipshared/7e3a/hdl" --include "../../../project_tt.srcs/sources_1/bd/system/ipshared/2ad9/hdl" --include "../../../project_tt.srcs/sources_1/bd/system/ipshared/39ca/hdl/verilog" --include "../../../project_tt.srcs/sources_1/bd/system/ipshared/6eb1/hdl" --include "../../../project_tt.srcs/sources_1/bd/system/ipshared/1d61/hdl"
sv xil_defaultlib  "../../../project_tt.srcs/sources_1/imports/fpga/rtl/evn_pkg.sv" --include "../../../project_tt.srcs/sources_1/bd/system/ipshared/7e3a/hdl" --include "../../../project_tt.srcs/sources_1/bd/system/ipshared/2ad9/hdl" --include "../../../project_tt.srcs/sources_1/bd/system/ipshared/39ca/hdl/verilog" --include "../../../project_tt.srcs/sources_1/bd/system/ipshared/6eb1/hdl" --include "../../../project_tt.srcs/sources_1/bd/system/ipshared/1d61/hdl"
sv xil_defaultlib  "../../../project_tt.srcs/sources_1/imports/fpga/rtl/axi4_stream_cnt.sv" --include "../../../project_tt.srcs/sources_1/bd/system/ipshared/7e3a/hdl" --include "../../../project_tt.srcs/sources_1/bd/system/ipshared/2ad9/hdl" --include "../../../project_tt.srcs/sources_1/bd/system/ipshared/39ca/hdl/verilog" --include "../../../project_tt.srcs/sources_1/bd/system/ipshared/6eb1/hdl" --include "../../../project_tt.srcs/sources_1/bd/system/ipshared/1d61/hdl"
sv xil_defaultlib  "../../../project_tt.srcs/sources_1/imports/fpga/rtl/interface/axi4_stream_if.sv" --include "../../../project_tt.srcs/sources_1/bd/system/ipshared/7e3a/hdl" --include "../../../project_tt.srcs/sources_1/bd/system/ipshared/2ad9/hdl" --include "../../../project_tt.srcs/sources_1/bd/system/ipshared/39ca/hdl/verilog" --include "../../../project_tt.srcs/sources_1/bd/system/ipshared/6eb1/hdl" --include "../../../project_tt.srcs/sources_1/bd/system/ipshared/1d61/hdl"
sv xil_defaultlib  "../../../project_tt.srcs/sources_1/imports/fpga/rtl/axi4_stream_reg.sv" --include "../../../project_tt.srcs/sources_1/bd/system/ipshared/7e3a/hdl" --include "../../../project_tt.srcs/sources_1/bd/system/ipshared/2ad9/hdl" --include "../../../project_tt.srcs/sources_1/bd/system/ipshared/39ca/hdl/verilog" --include "../../../project_tt.srcs/sources_1/bd/system/ipshared/6eb1/hdl" --include "../../../project_tt.srcs/sources_1/bd/system/ipshared/1d61/hdl"
sv xil_defaultlib  "../../../project_tt.srcs/sources_1/imports/fpga/rtl/la_trg.sv" --include "../../../project_tt.srcs/sources_1/bd/system/ipshared/7e3a/hdl" --include "../../../project_tt.srcs/sources_1/bd/system/ipshared/2ad9/hdl" --include "../../../project_tt.srcs/sources_1/bd/system/ipshared/39ca/hdl/verilog" --include "../../../project_tt.srcs/sources_1/bd/system/ipshared/6eb1/hdl" --include "../../../project_tt.srcs/sources_1/bd/system/ipshared/1d61/hdl"
sv xil_defaultlib  "../../../project_tt.srcs/sources_1/imports/fpga/rtl/rle.sv" --include "../../../project_tt.srcs/sources_1/bd/system/ipshared/7e3a/hdl" --include "../../../project_tt.srcs/sources_1/bd/system/ipshared/2ad9/hdl" --include "../../../project_tt.srcs/sources_1/bd/system/ipshared/39ca/hdl/verilog" --include "../../../project_tt.srcs/sources_1/bd/system/ipshared/6eb1/hdl" --include "../../../project_tt.srcs/sources_1/bd/system/ipshared/1d61/hdl"
sv xil_defaultlib  "../../../project_tt.srcs/sources_1/imports/fpga/rtl/str_dec.sv" --include "../../../project_tt.srcs/sources_1/bd/system/ipshared/7e3a/hdl" --include "../../../project_tt.srcs/sources_1/bd/system/ipshared/2ad9/hdl" --include "../../../project_tt.srcs/sources_1/bd/system/ipshared/39ca/hdl/verilog" --include "../../../project_tt.srcs/sources_1/bd/system/ipshared/6eb1/hdl" --include "../../../project_tt.srcs/sources_1/bd/system/ipshared/1d61/hdl"
sv xil_defaultlib  "../../../project_tt.srcs/sources_1/imports/fpga/rtl/interface/sys_bus_if.sv" --include "../../../project_tt.srcs/sources_1/bd/system/ipshared/7e3a/hdl" --include "../../../project_tt.srcs/sources_1/bd/system/ipshared/2ad9/hdl" --include "../../../project_tt.srcs/sources_1/bd/system/ipshared/39ca/hdl/verilog" --include "../../../project_tt.srcs/sources_1/bd/system/ipshared/6eb1/hdl" --include "../../../project_tt.srcs/sources_1/bd/system/ipshared/1d61/hdl"
sv xil_defaultlib  "../../../project_tt.srcs/sources_1/imports/fpga/rtl/la.sv" --include "../../../project_tt.srcs/sources_1/bd/system/ipshared/7e3a/hdl" --include "../../../project_tt.srcs/sources_1/bd/system/ipshared/2ad9/hdl" --include "../../../project_tt.srcs/sources_1/bd/system/ipshared/39ca/hdl/verilog" --include "../../../project_tt.srcs/sources_1/bd/system/ipshared/6eb1/hdl" --include "../../../project_tt.srcs/sources_1/bd/system/ipshared/1d61/hdl"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
