# vsim -coverage -l apb_unaligned_chk.log -c testbench -voptargs="+cover=bcesft" -assertdebug -do "coverage save -onexit apb_unaligned_chk.ucdb; log -r /*;run -all" 
# Start time: 21:34:13 on Dec 16,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "timer_apb_if(fast)".
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 linux_x86_64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading work.testbench(fast)
# coverage save -onexit apb_unaligned_chk.ucdb
#  log -r /*
# run -all
# ===================================
# Test Case: Unaligned Access Check
# ===================================
# t = 18000 [TB WRITE]: addr=0x0001 data=ffffffff strb=1111
# t = 29000 PASS: pslverr is not asserted
# ----------------------------------------
# t = 38000 [TB READ]: addr=0x0001
# t = 49000 PASS: rdata = 00000000 at addr 0x0001 is correct
# t = 58000 [TB WRITE]: addr=0x0002 data=ffffffff strb=1111
# t = 69000 PASS: pslverr is not asserted
# ----------------------------------------
# t = 78000 [TB READ]: addr=0x0002
# t = 89000 PASS: rdata = 00000000 at addr 0x0002 is correct
# t = 98000 [TB WRITE]: addr=0x0006 data=ffffffff strb=1111
# t = 109000 PASS: pslverr is not asserted
# ----------------------------------------
# t = 118000 [TB READ]: addr=0x0006
# t = 129000 PASS: rdata = 00000000 at addr 0x0006 is correct
# t = 138000 [TB WRITE]: addr=0x0013 data=ffffffff strb=1111
# t = 149000 PASS: pslverr is not asserted
# ----------------------------------------
# t = 158000 [TB READ]: addr=0x000b
# t = 169000 PASS: rdata = 00000000 at addr 0x000b is correct
# t = 178000 [TB WRITE]: addr=0x0001 data=ffffffff strb=1111
# t = 189000 PASS: pslverr is not asserted
# ----------------------------------------
# t = 198000 [TB READ]: addr=0x0013
# t = 209000 PASS: rdata = 00000000 at addr 0x0013 is correct
# t = 218000 [TB WRITE]: addr=0x001a data=ffffffff strb=1111
# t = 229000 PASS: pslverr is not asserted
# ----------------------------------------
# t = 238000 [TB READ]: addr=0x001a
# t = 249000 PASS: rdata = 00000000 at addr 0x001a is correct
# t = 258000 [TB WRITE]: addr=0x0020 data=ffffffff strb=1111
# t = 269000 PASS: pslverr is not asserted
# ----------------------------------------
# t = 278000 [TB READ]: addr=0x0020
# t = 289000 PASS: rdata = 00000000 at addr 0x0020 is correct
# ===================================
# TEST RESULT: PASSED
# ===================================
# ** Note: $finish    : ../tb/testbench.v(297)
#    Time: 1297500 ps  Iteration: 0  Instance: /testbench
# Saving coverage database on exit...
# End time: 21:34:13 on Dec 16,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
