// Seed: 436013125
module module_0 (
    input wor id_0,
    output supply0 id_1,
    output uwire id_2,
    input tri0 id_3,
    input wire id_4,
    output tri0 id_5,
    input supply0 id_6,
    output wire id_7,
    input wand id_8
);
  always_latch @(posedge id_4) begin
    id_1 = 1;
  end
  wire id_10;
  id_11(
      .id_0(id_3), .id_1(id_2)
  );
endmodule
module module_1 (
    input uwire id_0,
    output wire id_1,
    input tri id_2,
    input supply1 id_3,
    input tri id_4,
    output wire id_5,
    input supply0 id_6,
    output uwire id_7,
    input uwire id_8,
    output tri0 id_9
);
  tri0 id_11 = 1'b0;
  module_0(
      id_2, id_7, id_1, id_2, id_8, id_1, id_8, id_9, id_3
  );
endmodule
