// Seed: 1041120772
module module_0 (
    input wire id_0
    , id_6,
    input uwire id_1,
    output wor id_2,
    output uwire id_3,
    input supply1 id_4
    , id_7
);
  module_2 modCall_1 ();
endmodule
module module_1 (
    output wand id_0,
    output tri0 id_1,
    input wand id_2,
    input tri0 id_3,
    input wor id_4,
    output wire id_5,
    output supply0 id_6
);
  assign id_6 = id_4 % id_3;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_6,
      id_0,
      id_3
  );
endmodule
module module_2 ();
  wire id_1;
  reg [-1 : 1] id_2;
  initial begin : LABEL_0
    id_2 <= id_2#(1, 1);
    id_2 <= (1);
  end
endmodule
