#! /usr/share/iverilog-0.9.7/bin/vvp
:ivl_version "0.9.7 " "(v0_9_6)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x1d8f7a0 .scope module, "PCAdd" "PCAdd" 2 1;
 .timescale 0 0;
v0x1d8c220_0 .var "PCPlus", 31 0;
v0x1dd9470_0 .net "PCnew", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
E_0x1d91270 .event edge, v0x1dd9470_0;
S_0x1db7b10 .scope module, "test_MIPS" "test_MIPS" 3 479;
 .timescale 0 0;
v0x1de0210_0 .var "clkt", 0 0;
v0x1de0320_0 .var/i "i", 31 0;
v0x1de03a0_0 .var "startt", 0 0;
S_0x1dd9510 .scope module, "MIPS_inst" "MIPS" 3 483, 4 55, S_0x1db7b10;
 .timescale 0 0;
L_0x1ddefd0 .functor AND 1, v0x1ddb490_0, L_0x1de22e0, C4<1>, C4<1>;
v0x1dde860_0 .net "ALUControl", 2 0, v0x1dda250_0; 1 drivers
v0x1dde930_0 .net "ALUOp", 1 0, v0x1ddb330_0; 1 drivers
v0x1ddea00_0 .net "ALUResult", 31 0, v0x1dda680_0; 1 drivers
v0x1ddea80_0 .net "ALUSrc", 0 0, v0x1ddb3e0_0; 1 drivers
v0x1ddeb50_0 .net "Branch", 0 0, v0x1ddb490_0; 1 drivers
v0x1ddebd0_0 .net "Jump", 0 0, v0x1ddb510_0; 1 drivers
v0x1ddece0_0 .net "MemRead", 0 0, v0x1ddb5c0_0; 1 drivers
v0x1dded60_0 .net "MemWrite", 0 0, v0x1ddb640_0; 1 drivers
v0x1ddee80_0 .net "MemtoReg", 0 0, v0x1ddb700_0; 1 drivers
v0x1ddef50_0 .net "PCnew", 31 0, v0x1dde2e0_0; 1 drivers
v0x1ddf030_0 .net "PCnew4", 31 0, v0x1dddef0_0; 1 drivers
v0x1ddf0b0_0 .net "RegDst", 0 0, v0x1ddb7b0_0; 1 drivers
v0x1ddf1a0_0 .net "RegWrite", 0 0, v0x1ddb880_0; 1 drivers
v0x1ddf270_0 .net *"_s12", 5 0, C4<000000>; 1 drivers
v0x1ddf370_0 .net *"_s15", 25 0, L_0x1de0da0; 1 drivers
v0x1ddf3f0_0 .net *"_s7", 3 0, L_0x1de08c0; 1 drivers
v0x1ddf2f0_0 .net *"_s9", 27 0, L_0x1de0960; 1 drivers
v0x1ddf520_0 .net "addout", 31 0, v0x1dddba0_0; 1 drivers
v0x1ddf640_0 .net "clk", 0 0, v0x1de0210_0; 1 drivers
RS_0x7f84cccc2438 .resolv tri, L_0x1de1e30, L_0x1de1f30, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>;
v0x1ddf6c0_0 .net8 "instrExt", 31 0, RS_0x7f84cccc2438; 2 drivers
v0x1ddf5a0_0 .net "instruction", 31 0, L_0x1de1610; 1 drivers
v0x1ddf7f0_0 .net "muxoutMem", 31 0, L_0x1de27c0; 1 drivers
v0x1ddf930_0 .net "muxoutPC", 31 0, L_0x1de0420; 1 drivers
v0x1ddf9b0_0 .net "muxoutPC1", 31 0, L_0x1de0510; 1 drivers
v0x1ddfb00_0 .net "muxoutPC2", 31 0, L_0x1de06e0; 1 drivers
v0x1ddfb80_0 .net "muxoutReg", 31 0, L_0x1de1d00; 1 drivers
v0x1ddfa80_0 .net "muxoutWriteReg", 4 0, L_0x1de16c0; 1 drivers
v0x1ddfd30_0 .net "outshiftAdd", 31 0, L_0x1de1190; 1 drivers
v0x1ddfc50_0 .net "outshiftinstr", 31 0, L_0x1de0c20; 1 drivers
v0x1ddfea0_0 .net "readData", 31 0, L_0x1de2380; 1 drivers
v0x1ddfe00_0 .net "readData1", 31 0, v0x1ddbcb0_0; 1 drivers
v0x1de0070_0 .net "readData2", 31 0, v0x1ddbd60_0; 1 drivers
v0x1ddff20_0 .net "start", 0 0, v0x1de03a0_0; 1 drivers
v0x1ddffa0_0 .net "zero", 0 0, L_0x1de22e0; 1 drivers
L_0x1de08c0 .part v0x1dddef0_0, 28, 4;
L_0x1de0960 .part L_0x1de0c20, 0, 28;
L_0x1de0a00 .concat [ 28 4 0 0], L_0x1de0960, L_0x1de08c0;
L_0x1de0da0 .part L_0x1de1610, 0, 26;
L_0x1de0e90 .concat [ 26 6 0 0], L_0x1de0da0, C4<000000>;
L_0x1de1760 .part L_0x1de1610, 16, 5;
L_0x1de1920 .part L_0x1de1610, 11, 5;
L_0x1de19c0 .part L_0x1de1610, 21, 5;
L_0x1de1ab0 .part L_0x1de1610, 16, 5;
L_0x1de1b50 .part L_0x1de1610, 26, 6;
L_0x1de2240 .part L_0x1de1610, 0, 16;
L_0x1de2680 .part L_0x1de1610, 0, 6;
S_0x1dde480 .scope module, "Mux2_1_instStart" "Mux2_1" 4 68, 5 13, S_0x1dd9510;
 .timescale 0 0;
P_0x1dde578 .param/l "SIZE" 5 13, +C4<0100000>;
v0x1dde610_0 .alias "dataout", 31 0, v0x1ddf930_0;
v0x1dde6b0_0 .alias "di0", 31 0, v0x1ddfb00_0;
v0x1dde730_0 .net "di1", 31 0, C4<00000000000000000000000000000000>; 1 drivers
v0x1dde7b0_0 .alias "sel", 0 0, v0x1ddff20_0;
L_0x1de0420 .functor MUXZ 32, L_0x1de06e0, C4<00000000000000000000000000000000>, v0x1de03a0_0, C4<>;
S_0x1dde0c0 .scope module, "PC_inst" "PC" 4 69, 6 1, S_0x1dd9510;
 .timescale 0 0;
v0x1dde220_0 .alias "PC", 31 0, v0x1ddf930_0;
v0x1dde2e0_0 .var "PCnew", 31 0;
v0x1dde3b0_0 .alias "clk", 0 0, v0x1ddf640_0;
E_0x1dde1b0 .event posedge, v0x1dd9d90_0;
S_0x1ddddd0 .scope module, "ALUAdd_instPC" "ALUAdd" 4 70, 7 1, S_0x1dd9510;
 .timescale 0 0;
v0x1dddef0_0 .var "addout", 31 0;
v0x1dddfc0_0 .alias "din1", 31 0, v0x1ddef50_0;
v0x1dde040_0 .net "din2", 31 0, C4<00000000000000000000000000000100>; 1 drivers
E_0x1dddec0 .event edge, v0x1dde040_0, v0x1ddc920_0;
S_0x1ddda40 .scope module, "ALUAdd_inst" "ALUAdd" 4 71, 7 1, S_0x1dd9510;
 .timescale 0 0;
v0x1dddba0_0 .var "addout", 31 0;
v0x1dddc70_0 .alias "din1", 31 0, v0x1ddf030_0;
v0x1dddd20_0 .alias "din2", 31 0, v0x1ddfd30_0;
E_0x1dddb30 .event edge, v0x1ddcdf0_0, v0x1ddd870_0;
S_0x1ddd650 .scope module, "Mux2_1_instPC1" "Mux2_1" 4 72, 5 13, S_0x1dd9510;
 .timescale 0 0;
P_0x1ddd748 .param/l "SIZE" 5 13, +C4<0100000>;
v0x1ddd7f0_0 .alias "dataout", 31 0, v0x1ddf9b0_0;
v0x1ddd870_0 .alias "di0", 31 0, v0x1ddf030_0;
v0x1ddd8f0_0 .alias "di1", 31 0, v0x1ddf520_0;
v0x1ddd990_0 .net "sel", 0 0, L_0x1ddefd0; 1 drivers
L_0x1de0510 .functor MUXZ 32, v0x1dddef0_0, v0x1dddba0_0, L_0x1ddefd0, C4<>;
S_0x1ddd1e0 .scope module, "Mux2_1_instPC2" "Mux2_1" 4 73, 5 13, S_0x1dd9510;
 .timescale 0 0;
P_0x1ddd2d8 .param/l "SIZE" 5 13, +C4<0100000>;
v0x1ddd3a0_0 .alias "dataout", 31 0, v0x1ddfb00_0;
v0x1ddd460_0 .alias "di0", 31 0, v0x1ddf9b0_0;
v0x1ddd500_0 .net "di1", 31 0, L_0x1de0a00; 1 drivers
v0x1ddd5a0_0 .alias "sel", 0 0, v0x1ddebd0_0;
L_0x1de06e0 .functor MUXZ 32, L_0x1de0510, L_0x1de0a00, v0x1ddb510_0, C4<>;
S_0x1ddce70 .scope module, "Shift_Left_instPC" "Shift_Left" 4 76, 8 1, S_0x1dd9510;
 .timescale 0 0;
v0x1ddcf60_0 .net *"_s2", 29 0, L_0x1de0b40; 1 drivers
v0x1ddd020_0 .net *"_s4", 1 0, C4<00>; 1 drivers
v0x1ddd0c0_0 .net "in0", 31 0, L_0x1de0e90; 1 drivers
v0x1ddd160_0 .alias "out", 31 0, v0x1ddfc50_0;
L_0x1de0b40 .part L_0x1de0e90, 0, 30;
L_0x1de0c20 .concat [ 2 30 0 0], C4<00>, L_0x1de0b40;
S_0x1ddcb20 .scope module, "Shift_Left_instAdd" "Shift_Left" 4 79, 8 1, S_0x1dd9510;
 .timescale 0 0;
v0x1ddcc10_0 .net *"_s2", 29 0, L_0x1de1020; 1 drivers
v0x1ddccd0_0 .net *"_s4", 1 0, C4<00>; 1 drivers
v0x1ddcd70_0 .alias "in0", 31 0, v0x1ddf6c0_0;
v0x1ddcdf0_0 .alias "out", 31 0, v0x1ddfd30_0;
L_0x1de1020 .part RS_0x7f84cccc2438, 0, 30;
L_0x1de1190 .concat [ 2 30 0 0], C4<00>, L_0x1de1020;
S_0x1ddc5c0 .scope module, "InstructionMemory_inst" "InstructionMemory" 4 82, 9 1, S_0x1dd9510;
 .timescale 0 0;
L_0x1de1610 .functor BUFZ 32, L_0x1de1280, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1ddc6b0_0 .net *"_s0", 31 0, L_0x1de1280; 1 drivers
v0x1ddc730_0 .net *"_s2", 31 0, L_0x1de14d0; 1 drivers
v0x1ddc7d0_0 .net *"_s4", 29 0, L_0x1de1320; 1 drivers
v0x1ddc870_0 .net *"_s6", 1 0, C4<00>; 1 drivers
v0x1ddc920_0 .alias "address", 31 0, v0x1ddef50_0;
v0x1ddc9c0_0 .alias "instruction", 31 0, v0x1ddf5a0_0;
v0x1ddcaa0 .array "mem", 31 0, 31 0;
L_0x1de1280 .array/port v0x1ddcaa0, L_0x1de14d0;
L_0x1de1320 .part v0x1dde2e0_0, 2, 30;
L_0x1de14d0 .concat [ 30 2 0 0], L_0x1de1320, C4<00>;
S_0x1ddc1c0 .scope module, "Mux2_1_instReg" "Mux2_1" 4 85, 5 13, S_0x1dd9510;
 .timescale 0 0;
P_0x1ddb6c8 .param/l "SIZE" 5 13, +C4<0101>;
v0x1ddc310_0 .alias "dataout", 4 0, v0x1ddfa80_0;
v0x1ddc3c0_0 .net "di0", 4 0, L_0x1de1760; 1 drivers
v0x1ddc440_0 .net "di1", 4 0, L_0x1de1920; 1 drivers
v0x1ddc4e0_0 .alias "sel", 0 0, v0x1ddf0b0_0;
L_0x1de16c0 .functor MUXZ 5, L_0x1de1760, L_0x1de1920, v0x1ddb7b0_0, C4<>;
S_0x1ddba00 .scope module, "RegisterFile_inst" "RegisterFile" 4 86, 10 1, S_0x1dd9510;
 .timescale 0 0;
v0x1ddbb60_0 .alias "clk", 0 0, v0x1ddf640_0;
v0x1ddbc30_0 .var/i "i", 31 0;
v0x1ddbcb0_0 .var "readData1", 31 0;
v0x1ddbd60_0 .var "readData2", 31 0;
v0x1ddbe10_0 .net "readRegister1", 4 0, L_0x1de19c0; 1 drivers
v0x1ddbe90_0 .net "readRegister2", 4 0, L_0x1de1ab0; 1 drivers
v0x1ddbf10 .array "regIn", 0 31, 31 0;
v0x1ddbf90_0 .alias "we", 0 0, v0x1ddf1a0_0;
v0x1ddc060_0 .alias "writeData", 31 0, v0x1ddf7f0_0;
v0x1ddc0e0_0 .alias "writeRegister", 4 0, v0x1ddfa80_0;
E_0x1ddbaf0 .event edge, v0x1ddbe90_0, v0x1ddbe10_0;
S_0x1ddb210 .scope module, "UnitControl_inst" "UnitControl" 4 87, 11 1, S_0x1dd9510;
 .timescale 0 0;
v0x1ddb330_0 .var "ALUOp", 1 0;
v0x1ddb3e0_0 .var "ALUSrc", 0 0;
v0x1ddb490_0 .var "Branch", 0 0;
v0x1ddb510_0 .var "Jump", 0 0;
v0x1ddb5c0_0 .var "MemRead", 0 0;
v0x1ddb640_0 .var "MemWrite", 0 0;
v0x1ddb700_0 .var "MemtoReg", 0 0;
v0x1ddb7b0_0 .var "RegDst", 0 0;
v0x1ddb880_0 .var "RegWrite", 0 0;
v0x1ddb900_0 .net "opcode", 31 26, L_0x1de1b50; 1 drivers
E_0x1ddb300 .event edge, v0x1ddb900_0;
S_0x1ddada0 .scope module, "Mux2_1_instALU" "Mux2_1" 4 88, 5 13, S_0x1dd9510;
 .timescale 0 0;
P_0x1ddae98 .param/l "SIZE" 5 13, +C4<0100000>;
v0x1ddaf60_0 .alias "dataout", 31 0, v0x1ddfb80_0;
v0x1ddb000_0 .alias "di0", 31 0, v0x1de0070_0;
v0x1ddb0b0_0 .alias "di1", 31 0, v0x1ddf6c0_0;
v0x1ddb160_0 .alias "sel", 0 0, v0x1ddea80_0;
L_0x1de1d00 .functor MUXZ 32, v0x1ddbd60_0, RS_0x7f84cccc2438, v0x1ddb3e0_0, C4<>;
S_0x1dda990 .scope module, "SignExtend_inst" "SignExtend" 4 89, 12 1, S_0x1dd9510;
 .timescale 0 0;
L_0x1de1ed0 .functor BUFZ 16, L_0x1de2240, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1ddaa80_0 .net *"_s3", 15 0, L_0x1de1ed0; 1 drivers
v0x1ddab40_0 .net *"_s7", 0 0, L_0x1de1fd0; 1 drivers
v0x1ddabe0_0 .net *"_s8", 15 0, L_0x1de2070; 1 drivers
v0x1ddac80_0 .net "instr", 15 0, L_0x1de2240; 1 drivers
v0x1ddad00_0 .alias "instrExt", 31 0, v0x1ddf6c0_0;
L_0x1de1e30 .part/pv L_0x1de1ed0, 0, 16, 32;
L_0x1de1f30 .part/pv L_0x1de2070, 16, 16, 32;
L_0x1de1fd0 .part L_0x1de2240, 15, 1;
LS_0x1de2070_0_0 .concat [ 1 1 1 1], L_0x1de1fd0, L_0x1de1fd0, L_0x1de1fd0, L_0x1de1fd0;
LS_0x1de2070_0_4 .concat [ 1 1 1 1], L_0x1de1fd0, L_0x1de1fd0, L_0x1de1fd0, L_0x1de1fd0;
LS_0x1de2070_0_8 .concat [ 1 1 1 1], L_0x1de1fd0, L_0x1de1fd0, L_0x1de1fd0, L_0x1de1fd0;
LS_0x1de2070_0_12 .concat [ 1 1 1 1], L_0x1de1fd0, L_0x1de1fd0, L_0x1de1fd0, L_0x1de1fd0;
L_0x1de2070 .concat [ 4 4 4 4], LS_0x1de2070_0_0, LS_0x1de2070_0_4, LS_0x1de2070_0_8, LS_0x1de2070_0_12;
S_0x1dda450 .scope module, "ALU_inst" "ALU" 4 90, 13 1, S_0x1dd9510;
 .timescale 0 0;
v0x1dda5b0_0 .alias "ALUControl", 2 0, v0x1dde860_0;
v0x1dda680_0 .var "ALUResult", 31 0;
v0x1dda750_0 .alias "SrcA", 31 0, v0x1ddfe00_0;
v0x1dda7d0_0 .alias "SrcB", 31 0, v0x1ddfb80_0;
v0x1dda850_0 .net *"_s0", 31 0, C4<00000000000000000000000000000000>; 1 drivers
v0x1dda8f0_0 .alias "zero", 0 0, v0x1ddffa0_0;
E_0x1dda540 .event edge, v0x1dda250_0, v0x1dda7d0_0, v0x1dda750_0;
L_0x1de22e0 .cmp/eq 32, v0x1dda680_0, C4<00000000000000000000000000000000>;
S_0x1dda0f0 .scope module, "ALUControl_inst" "ALUControl" 4 91, 14 1, S_0x1dd9510;
 .timescale 0 0;
v0x1dda250_0 .var "ALUControl", 2 0;
v0x1dda310_0 .alias "ALUOp", 1 0, v0x1dde930_0;
v0x1dda3b0_0 .net "InstrFunct", 5 0, L_0x1de2680; 1 drivers
E_0x1dda1e0 .event edge, v0x1dda310_0, v0x1dda3b0_0;
S_0x1dd9a40 .scope module, "DataMemory_inst" "DataMemory" 4 94, 15 1, S_0x1dd9510;
 .timescale 0 0;
L_0x1de2380 .functor BUFZ 32, L_0x1de2720, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1dd9ba0 .array "RAM", 0 63, 31 0;
v0x1dd9c40_0 .net *"_s0", 31 0, L_0x1de2720; 1 drivers
v0x1dd9ce0_0 .alias "address", 31 0, v0x1ddea00_0;
v0x1dd9d90_0 .alias "clk", 0 0, v0x1ddf640_0;
v0x1dd9e40_0 .var/i "i", 31 0;
v0x1dd9ec0_0 .alias "readData", 31 0, v0x1ddfea0_0;
v0x1dd9f80_0 .alias "we", 0 0, v0x1dded60_0;
v0x1dda000_0 .alias "writeData", 31 0, v0x1de0070_0;
E_0x1dd9b30 .event negedge, v0x1dd9d90_0;
L_0x1de2720 .array/port v0x1dd9ba0, v0x1dda680_0;
S_0x1dd9600 .scope module, "Mux2_1_instMem" "Mux2_1" 4 95, 5 13, S_0x1dd9510;
 .timescale 0 0;
P_0x1dd96f8 .param/l "SIZE" 5 13, +C4<0100000>;
v0x1dd97c0_0 .alias "dataout", 31 0, v0x1ddf7f0_0;
v0x1dd9880_0 .alias "di0", 31 0, v0x1ddea00_0;
v0x1dd9920_0 .alias "di1", 31 0, v0x1ddfea0_0;
v0x1dd99c0_0 .alias "sel", 0 0, v0x1ddee80_0;
L_0x1de27c0 .functor MUXZ 32, v0x1dda680_0, L_0x1de2380, v0x1ddb700_0, C4<>;
    .scope S_0x1d8f7a0;
T_0 ;
    %wait E_0x1d91270;
    %ix/load 0, 4, 0;
    %load/vp0 8, v0x1dd9470_0, 32;
    %set/v v0x1d8c220_0, 8, 32;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x1dde0c0;
T_1 ;
    %wait E_0x1dde1b0;
    %load/v 8, v0x1dde220_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1dde2e0_0, 0, 8;
    %jmp T_1;
    .thread T_1;
    .scope S_0x1ddddd0;
T_2 ;
    %wait E_0x1dddec0;
    %load/v 8, v0x1dddfc0_0, 32;
    %load/v 40, v0x1dde040_0, 32;
    %add 8, 40, 32;
    %set/v v0x1dddef0_0, 8, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x1ddda40;
T_3 ;
    %wait E_0x1dddb30;
    %load/v 8, v0x1dddc70_0, 32;
    %load/v 40, v0x1dddd20_0, 32;
    %add 8, 40, 32;
    %set/v v0x1dddba0_0, 8, 32;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x1ddc5c0;
T_4 ;
    %vpi_call 9 9 "$readmemh", "cod.txt", v0x1ddcaa0;
    %end;
    .thread T_4;
    .scope S_0x1ddba00;
T_5 ;
    %set/v v0x1ddbc30_0, 0, 32;
T_5.0 ;
    %load/v 8, v0x1ddbc30_0, 32;
   %cmpi/s 8, 32, 32;
    %jmp/0xz T_5.1, 5;
    %ix/getv/s 3, v0x1ddbc30_0;
   %jmp/1 t_0, 4;
   %ix/load 1, 0, 0;
   %set/av v0x1ddbf10, 0, 32;
t_0 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x1ddbc30_0, 32;
    %set/v v0x1ddbc30_0, 8, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1ddba00;
T_6 ;
    %wait E_0x1ddbaf0;
    %ix/getv 3, v0x1ddbe10_0;
    %load/av 8, v0x1ddbf10, 32;
    %set/v v0x1ddbcb0_0, 8, 32;
    %ix/getv 3, v0x1ddbe90_0;
    %load/av 8, v0x1ddbf10, 32;
    %set/v v0x1ddbd60_0, 8, 32;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x1ddba00;
T_7 ;
    %wait E_0x1dd9b30;
    %load/v 8, v0x1ddbf90_0, 1;
    %jmp/0xz  T_7.0, 8;
    %load/v 8, v0x1ddc060_0, 32;
    %ix/getv 3, v0x1ddc0e0_0;
    %jmp/1 t_1, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1ddbf10, 0, 8;
t_1 ;
T_7.0 ;
    %ix/getv 3, v0x1ddbe10_0;
    %load/av 8, v0x1ddbf10, 32;
    %set/v v0x1ddbcb0_0, 8, 32;
    %ix/getv 3, v0x1ddbe90_0;
    %load/av 8, v0x1ddbf10, 32;
    %set/v v0x1ddbd60_0, 8, 32;
    %jmp T_7;
    .thread T_7;
    .scope S_0x1ddb210;
T_8 ;
    %wait E_0x1ddb300;
    %load/v 8, v0x1ddb900_0, 6;
    %cmp/x 8, 0, 6;
    %jmp/1 T_8.0, 4;
    %movi 14, 35, 6;
    %cmp/x 8, 14, 6;
    %jmp/1 T_8.1, 4;
    %movi 14, 43, 6;
    %cmp/x 8, 14, 6;
    %jmp/1 T_8.2, 4;
    %movi 14, 4, 6;
    %cmp/x 8, 14, 6;
    %jmp/1 T_8.3, 4;
    %movi 14, 8, 6;
    %cmp/x 8, 14, 6;
    %jmp/1 T_8.4, 4;
    %movi 14, 2, 6;
    %cmp/x 8, 14, 6;
    %jmp/1 T_8.5, 4;
    %jmp T_8.6;
T_8.0 ;
    %set/v v0x1ddb880_0, 1, 1;
    %set/v v0x1ddb7b0_0, 1, 1;
    %set/v v0x1ddb3e0_0, 0, 1;
    %set/v v0x1ddb490_0, 0, 1;
    %set/v v0x1ddb640_0, 0, 1;
    %set/v v0x1ddb700_0, 0, 1;
    %movi 8, 2, 2;
    %set/v v0x1ddb330_0, 8, 2;
    %set/v v0x1ddb510_0, 0, 1;
    %jmp T_8.6;
T_8.1 ;
    %set/v v0x1ddb880_0, 1, 1;
    %set/v v0x1ddb7b0_0, 0, 1;
    %set/v v0x1ddb3e0_0, 1, 1;
    %set/v v0x1ddb490_0, 0, 1;
    %set/v v0x1ddb640_0, 0, 1;
    %set/v v0x1ddb700_0, 1, 1;
    %set/v v0x1ddb330_0, 0, 2;
    %set/v v0x1ddb510_0, 0, 1;
    %jmp T_8.6;
T_8.2 ;
    %set/v v0x1ddb880_0, 0, 1;
    %set/v v0x1ddb7b0_0, 0, 1;
    %set/v v0x1ddb3e0_0, 1, 1;
    %set/v v0x1ddb490_0, 0, 1;
    %set/v v0x1ddb640_0, 1, 1;
    %set/v v0x1ddb700_0, 0, 1;
    %set/v v0x1ddb330_0, 0, 2;
    %set/v v0x1ddb510_0, 0, 1;
    %jmp T_8.6;
T_8.3 ;
    %set/v v0x1ddb880_0, 0, 1;
    %set/v v0x1ddb7b0_0, 0, 1;
    %set/v v0x1ddb3e0_0, 0, 1;
    %set/v v0x1ddb490_0, 1, 1;
    %set/v v0x1ddb640_0, 0, 1;
    %set/v v0x1ddb700_0, 0, 1;
    %movi 8, 1, 2;
    %set/v v0x1ddb330_0, 8, 2;
    %set/v v0x1ddb510_0, 0, 1;
    %jmp T_8.6;
T_8.4 ;
    %set/v v0x1ddb880_0, 1, 1;
    %set/v v0x1ddb7b0_0, 0, 1;
    %set/v v0x1ddb3e0_0, 1, 1;
    %set/v v0x1ddb490_0, 0, 1;
    %set/v v0x1ddb640_0, 0, 1;
    %set/v v0x1ddb700_0, 0, 1;
    %set/v v0x1ddb330_0, 0, 2;
    %set/v v0x1ddb510_0, 0, 1;
    %jmp T_8.6;
T_8.5 ;
    %set/v v0x1ddb880_0, 0, 1;
    %set/v v0x1ddb7b0_0, 0, 1;
    %set/v v0x1ddb3e0_0, 0, 1;
    %set/v v0x1ddb490_0, 0, 1;
    %set/v v0x1ddb640_0, 0, 1;
    %set/v v0x1ddb700_0, 0, 1;
    %set/v v0x1ddb330_0, 0, 2;
    %set/v v0x1ddb510_0, 1, 1;
    %jmp T_8.6;
T_8.6 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x1dda450;
T_9 ;
    %wait E_0x1dda540;
    %load/v 8, v0x1dda5b0_0, 3;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_9.0, 6;
    %cmpi/u 8, 6, 3;
    %jmp/1 T_9.1, 6;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_9.2, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_9.3, 6;
    %cmpi/u 8, 7, 3;
    %jmp/1 T_9.4, 6;
    %set/v v0x1dda680_0, 0, 32;
    %jmp T_9.6;
T_9.0 ;
    %load/v 8, v0x1dda750_0, 32;
    %load/v 40, v0x1dda7d0_0, 32;
    %add 8, 40, 32;
    %set/v v0x1dda680_0, 8, 32;
    %jmp T_9.6;
T_9.1 ;
    %load/v 8, v0x1dda750_0, 32;
    %load/v 40, v0x1dda7d0_0, 32;
    %sub 8, 40, 32;
    %set/v v0x1dda680_0, 8, 32;
    %jmp T_9.6;
T_9.2 ;
    %load/v 8, v0x1dda750_0, 32;
    %load/v 40, v0x1dda7d0_0, 32;
    %and 8, 40, 32;
    %set/v v0x1dda680_0, 8, 32;
    %jmp T_9.6;
T_9.3 ;
    %load/v 8, v0x1dda750_0, 32;
    %load/v 40, v0x1dda7d0_0, 32;
    %or 8, 40, 32;
    %set/v v0x1dda680_0, 8, 32;
    %jmp T_9.6;
T_9.4 ;
    %load/v 8, v0x1dda750_0, 32;
    %load/v 40, v0x1dda7d0_0, 32;
    %cmp/u 8, 40, 32;
    %mov 8, 5, 1;
    %jmp/0  T_9.7, 8;
    %movi 9, 1, 32;
    %jmp/1  T_9.9, 8;
T_9.7 ; End of true expr.
    %jmp/0  T_9.8, 8;
 ; End of false expr.
    %blend  9, 0, 32; Condition unknown.
    %jmp  T_9.9;
T_9.8 ;
    %mov 9, 0, 32; Return false value
T_9.9 ;
    %set/v v0x1dda680_0, 9, 32;
    %jmp T_9.6;
T_9.6 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x1dda0f0;
T_10 ;
    %wait E_0x1dda1e0;
    %load/v 8, v0x1dda3b0_0, 6;
    %load/v 14, v0x1dda310_0, 2;
    %mov 16, 2, 6;
    %movi 22, 0, 2;
    %cmp/x 8, 16, 8;
    %jmp/1 T_10.0, 4;
    %movi 24, 32, 6;
    %mov 30, 2, 1;
    %movi 31, 1, 1;
    %cmp/x 8, 24, 8;
    %jmp/1 T_10.1, 4;
    %movi 32, 34, 6;
    %mov 38, 2, 1;
    %movi 39, 1, 1;
    %cmp/x 8, 32, 8;
    %jmp/1 T_10.2, 4;
    %movi 40, 37, 6;
    %mov 46, 2, 1;
    %movi 47, 1, 1;
    %cmp/x 8, 40, 8;
    %jmp/1 T_10.3, 4;
    %movi 48, 36, 6;
    %mov 54, 2, 1;
    %movi 55, 1, 1;
    %cmp/x 8, 48, 8;
    %jmp/1 T_10.4, 4;
    %movi 56, 42, 6;
    %mov 62, 2, 1;
    %movi 63, 1, 1;
    %cmp/x 8, 56, 8;
    %jmp/1 T_10.5, 4;
    %mov 64, 2, 6;
    %movi 70, 1, 1;
    %mov 71, 2, 1;
    %cmp/x 8, 64, 8;
    %jmp/1 T_10.6, 4;
    %set/v v0x1dda250_0, 2, 3;
    %jmp T_10.8;
T_10.0 ;
    %movi 8, 2, 3;
    %set/v v0x1dda250_0, 8, 3;
    %jmp T_10.8;
T_10.1 ;
    %movi 8, 2, 3;
    %set/v v0x1dda250_0, 8, 3;
    %jmp T_10.8;
T_10.2 ;
    %movi 8, 6, 3;
    %set/v v0x1dda250_0, 8, 3;
    %jmp T_10.8;
T_10.3 ;
    %movi 8, 1, 3;
    %set/v v0x1dda250_0, 8, 3;
    %jmp T_10.8;
T_10.4 ;
    %set/v v0x1dda250_0, 0, 3;
    %jmp T_10.8;
T_10.5 ;
    %set/v v0x1dda250_0, 1, 3;
    %jmp T_10.8;
T_10.6 ;
    %movi 8, 6, 3;
    %set/v v0x1dda250_0, 8, 3;
    %jmp T_10.8;
T_10.8 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x1dd9a40;
T_11 ;
    %set/v v0x1dd9e40_0, 0, 32;
T_11.0 ;
    %load/v 8, v0x1dd9e40_0, 32;
   %cmpi/s 8, 32, 32;
    %jmp/0xz T_11.1, 5;
    %ix/getv/s 3, v0x1dd9e40_0;
   %jmp/1 t_2, 4;
   %ix/load 1, 0, 0;
   %set/av v0x1dd9ba0, 0, 32;
t_2 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x1dd9e40_0, 32;
    %set/v v0x1dd9e40_0, 8, 32;
    %jmp T_11.0;
T_11.1 ;
    %end;
    .thread T_11;
    .scope S_0x1dd9a40;
T_12 ;
    %wait E_0x1dd9b30;
    %load/v 8, v0x1dd9f80_0, 1;
    %jmp/0xz  T_12.0, 8;
    %load/v 8, v0x1dda000_0, 32;
    %ix/getv 3, v0x1dd9ce0_0;
    %jmp/1 t_3, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1dd9ba0, 0, 8;
t_3 ;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x1db7b10;
T_13 ;
    %delay 0, 0;
    %set/v v0x1de0210_0, 0, 1;
T_13.0 ;
    %delay 5, 0;
    %load/v 8, v0x1de0210_0, 1;
    %inv 8, 1;
    %set/v v0x1de0210_0, 8, 1;
    %jmp T_13.0;
    %end;
    .thread T_13;
    .scope S_0x1db7b10;
T_14 ;
    %delay 0, 0;
    %set/v v0x1de03a0_0, 1, 1;
    %delay 10, 0;
    %set/v v0x1de03a0_0, 0, 1;
    %end;
    .thread T_14;
    .scope S_0x1db7b10;
T_15 ;
    %delay 220, 0;
    %vpi_call 3 500 "$finish";
    %end;
    .thread T_15;
    .scope S_0x1db7b10;
T_16 ;
    %vpi_call 3 503 "$dumpfile", "dump.vcd";
    %vpi_call 3 504 "$dumpvars", 1'sb0, S_0x1dd9510;
    %set/v v0x1de0320_0, 0, 32;
T_16.0 ;
    %load/v 8, v0x1de0320_0, 32;
   %cmpi/s 8, 32, 32;
    %jmp/0xz T_16.1, 5;
    %vpi_call 3 506 "$dumpvars", 1'sb0, &A<v0x1ddbf10, v0x1de0320_0 >;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x1de0320_0, 32;
    %set/v v0x1de0320_0, 8, 32;
    %jmp T_16.0;
T_16.1 ;
    %set/v v0x1de0320_0, 0, 32;
T_16.2 ;
    %load/v 8, v0x1de0320_0, 32;
   %cmpi/s 8, 32, 32;
    %jmp/0xz T_16.3, 5;
    %vpi_call 3 508 "$dumpvars", 1'sb0, &A<v0x1dd9ba0, v0x1de0320_0 >;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x1de0320_0, 32;
    %set/v v0x1de0320_0, 8, 32;
    %jmp T_16.2;
T_16.3 ;
    %end;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 16;
    "N/A";
    "<interactive>";
    "./PCAdd.sv";
    "testbench.sv";
    "design.sv";
    "./Mux2_1.sv";
    "./PC.sv";
    "./ALUAdd.sv";
    "./Shift_Left.sv";
    "./InstructionMemory.sv";
    "./RegisterFile.sv";
    "./UnitControl.sv";
    "./SignExtend.sv";
    "./ALU.sv";
    "./ALUControl.sv";
    "./DataMemory.sv";
