

================================================================
== Vitis HLS Report for 'cnn_hls_Pipeline_VITIS_LOOP_165_1'
================================================================
* Date:           Thu Feb 27 14:43:59 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        prj
* Solution:       cnn_hls_sol (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  2.290 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_165_1  |        ?|        ?|        26|          2|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     2|        -|        -|    -|
|Expression           |        -|     -|        0|       65|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|     4566|     3476|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        0|       73|    -|
|Register             |        -|     -|      211|       32|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     2|     4777|     3646|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1080|   960|  2042880|  1021440|   80|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  3840|  8171520|  4085760|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+------------------------+---------+----+------+------+-----+
    |          Instance         |         Module         | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------------+------------------------+---------+----+------+------+-----+
    |sdiv_13ns_32ns_13_17_1_U1  |sdiv_13ns_32ns_13_17_1  |        0|   0|  2283|  1738|    0|
    |srem_13ns_32ns_13_17_1_U2  |srem_13ns_32ns_13_17_1  |        0|   0|  2283|  1738|    0|
    +---------------------------+------------------------+---------+----+------+------+-----+
    |Total                      |                        |        0|   0|  4566|  3476|    0|
    +---------------------------+------------------------+---------+----+------+------+-----+

    * DSP: 
    +-----------------------------------+--------------------------------+--------------+
    |              Instance             |             Module             |  Expression  |
    +-----------------------------------+--------------------------------+--------------+
    |mac_muladd_13s_13s_13ns_13_4_1_U3  |mac_muladd_13s_13s_13ns_13_4_1  |  i0 * i1 + i2|
    |mac_muladd_8s_8s_32s_32_4_1_U4     |mac_muladd_8s_8s_32s_32_4_1     |  i0 + i1 * i2|
    +-----------------------------------+--------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln165_fu_155_p2   |         +|   0|  0|  20|          13|           1|
    |ap_condition_448      |       and|   0|  0|   2|           1|           1|
    |ap_condition_452      |       and|   0|  0|   2|           1|           1|
    |icmp_ln165_fu_135_p2  |      icmp|   0|  0|  39|          32|          32|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  65|          48|          37|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  14|          3|    1|          3|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|   13|         26|
    |i_fu_54                  |   9|          2|   13|         26|
    |sum_address0_local       |  14|          3|   12|         36|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  73|         16|   42|         97|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln168_1_reg_285                |  32|   0|   32|          0|
    |ap_CS_fsm                          |   2|   0|    2|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |i_1_reg_229                        |  13|   0|   13|          0|
    |i_fu_54                            |  13|   0|   13|          0|
    |icmp_ln165_reg_235                 |   1|   0|    1|          0|
    |pixel_load_reg_270                 |   8|   0|    8|          0|
    |sext_ln165_cast_reg_224            |  16|   0|   16|          0|
    |srem_ln168_reg_255                 |  13|   0|   13|          0|
    |sum_addr_reg_245                   |  12|   0|   12|          0|
    |zext_ln168_reg_239                 |  12|   0|   32|         20|
    |sum_addr_reg_245                   |  64|  32|   12|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 211|  32|  179|         20|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+-----------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+----------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  cnn_hls_Pipeline_VITIS_LOOP_165_1|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  cnn_hls_Pipeline_VITIS_LOOP_165_1|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  cnn_hls_Pipeline_VITIS_LOOP_165_1|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  cnn_hls_Pipeline_VITIS_LOOP_165_1|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  cnn_hls_Pipeline_VITIS_LOOP_165_1|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  cnn_hls_Pipeline_VITIS_LOOP_165_1|  return value|
|ap_ce           |   in|    1|  ap_ctrl_hs|  cnn_hls_Pipeline_VITIS_LOOP_165_1|  return value|
|mul_i           |   in|   32|     ap_none|                              mul_i|        scalar|
|width           |   in|   32|     ap_none|                              width|        scalar|
|empty           |   in|   13|     ap_none|                              empty|        scalar|
|pixel_address0  |  out|   13|   ap_memory|                              pixel|         array|
|pixel_ce0       |  out|    1|   ap_memory|                              pixel|         array|
|pixel_q0        |   in|    8|   ap_memory|                              pixel|         array|
|sext_ln165      |   in|    8|     ap_none|                         sext_ln165|        scalar|
|sum_address0    |  out|   12|   ap_memory|                                sum|         array|
|sum_ce0         |  out|    1|   ap_memory|                                sum|         array|
|sum_we0         |  out|    1|   ap_memory|                                sum|         array|
|sum_d0          |  out|   32|   ap_memory|                                sum|         array|
|sum_q0          |   in|   32|   ap_memory|                                sum|         array|
|sum_address1    |  out|   12|   ap_memory|                                sum|         array|
|sum_ce1         |  out|    1|   ap_memory|                                sum|         array|
|sum_we1         |  out|    1|   ap_memory|                                sum|         array|
|sum_d1          |  out|   32|   ap_memory|                                sum|         array|
|clear           |   in|    1|     ap_none|                              clear|        scalar|
+----------------+-----+-----+------------+-----------------------------------+--------------+

