# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../q_1.srcs/sources_1/new/q1_top.vhd" \

# Do not sort compile order
nosort
