

================================================================
== Vitis HLS Report for 'QuantumMonteCarloU50'
================================================================
* Date:           Thu Sep 16 05:27:06 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        SQA-Vitis
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu35p-fsvh2892-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.673 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  3125636|  3125636|  10.418 ms|  10.418 ms|  3125637|  3125637|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------------------+---------------------------------------------------------------+---------+---------+----------+-----------+------+------+---------+
        |                                                                          |                                                               |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
        |                                 Instance                                 |                             Module                            |   min   |   max   |    min   |    max    |  min |  max |   Type  |
        +--------------------------------------------------------------------------+---------------------------------------------------------------+---------+---------+----------+-----------+------+------+---------+
        |grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_READ_TROTTERS_1_fu_570    |QuantumMonteCarloU50_Pipeline_READ_TROTTERS_READ_TROTTERS_1    |     1027|     1027|  3.423 us|   3.423 us|  1027|  1027|       no|
        |grp_QuantumMonteCarloU50_Pipeline_READ_JCOUP_fu_585                       |QuantumMonteCarloU50_Pipeline_READ_JCOUP                       |      259|      259|  0.863 us|   0.863 us|   259|   259|       no|
        |grp_Run_fu_594                                                            |Run                                                            |      161|      161|  0.537 us|   0.537 us|   161|   161|       no|
        |grp_Run_fu_602                                                            |Run                                                            |      161|      161|  0.537 us|   0.537 us|   161|   161|       no|
        |grp_Run_fu_610                                                            |Run                                                            |      161|      161|  0.537 us|   0.537 us|   161|   161|       no|
        |grp_RunFinal_fu_618                                                       |RunFinal                                                       |        1|       21|  3.333 ns|  69.993 ns|     1|    21|       no|
        |grp_RunFinal_fu_636                                                       |RunFinal                                                       |        1|       21|  3.333 ns|  69.993 ns|     1|    21|       no|
        |grp_RunFinal_fu_654                                                       |RunFinal                                                       |        1|       21|  3.333 ns|  69.993 ns|     1|    21|       no|
        |grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_673                      |QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP                      |      263|      263|  0.877 us|   0.877 us|   263|   263|       no|
        |grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_WRITE_TROTTERS_1_fu_685  |QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_WRITE_TROTTERS_1  |     1027|     1027|  3.423 us|   3.423 us|  1027|  1027|       no|
        +--------------------------------------------------------------------------+---------------------------------------------------------------+---------+---------+----------+-----------+------+------+---------+

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOOP_STAGE  |  3123438|  3123438|       762|          -|          -|  4099|        no|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     906|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |       64|   402|   124242|   87866|    0|
|Memory               |       64|     -|      128|     264|    0|
|Multiplexer          |        -|     -|        -|    3263|    -|
|Register             |        -|     -|     1865|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |      128|   402|   126235|   92299|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        9|    13|       14|      21|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        4|     6|        7|      10|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------------------------+---------------------------------------------------------------+---------+-----+-------+-------+-----+
    |                                 Instance                                 |                             Module                            | BRAM_18K| DSP |   FF  |  LUT  | URAM|
    +--------------------------------------------------------------------------+---------------------------------------------------------------+---------+-----+-------+-------+-----+
    |grp_QuantumMonteCarloU50_Pipeline_READ_JCOUP_fu_585                       |QuantumMonteCarloU50_Pipeline_READ_JCOUP                       |        0|    0|    543|     78|    0|
    |grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_READ_TROTTERS_1_fu_570    |QuantumMonteCarloU50_Pipeline_READ_TROTTERS_READ_TROTTERS_1    |        0|    0|   1062|    618|    0|
    |grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_673                      |QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP                      |        0|    0|   2049|   1573|    0|
    |grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_WRITE_TROTTERS_1_fu_685  |QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_WRITE_TROTTERS_1  |        0|    0|   1041|   1054|    0|
    |grp_Run_fu_594                                                            |Run                                                            |        0|  128|  37702|  25802|    0|
    |grp_Run_fu_602                                                            |Run                                                            |        0|  128|  37702|  25802|    0|
    |grp_Run_fu_610                                                            |Run                                                            |        0|  128|  37702|  25802|    0|
    |grp_RunFinal_fu_618                                                       |RunFinal                                                       |        0|    5|    684|    683|    0|
    |grp_RunFinal_fu_636                                                       |RunFinal                                                       |        0|    5|    684|    683|    0|
    |grp_RunFinal_fu_654                                                       |RunFinal                                                       |        0|    5|    684|    683|    0|
    |control_s_axi_U                                                           |control_s_axi                                                  |        0|    0|    392|    680|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U131                                        |fmul_32ns_32ns_32_4_max_dsp_1                                  |        0|    3|    143|     78|    0|
    |gmem0_m_axi_U                                                             |gmem0_m_axi                                                    |       30|    0|   1415|   1585|    0|
    |gmem1_m_axi_U                                                             |gmem1_m_axi                                                    |       30|    0|   1415|   1585|    0|
    |gmem2_m_axi_U                                                             |gmem2_m_axi                                                    |        2|    0|    512|    580|    0|
    |gmem3_m_axi_U                                                             |gmem3_m_axi                                                    |        2|    0|    512|    580|    0|
    +--------------------------------------------------------------------------+---------------------------------------------------------------+---------+-----+-------+-------+-----+
    |Total                                                                     |                                                               |       64|  402| 124242|  87866|    0|
    +--------------------------------------------------------------------------+---------------------------------------------------------------+---------+-----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |         Memory         |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |jcoup_local_0_0_U       |jcoup_local_0_0       |        8|   0|   0|    0|   128|  512|     1|        65536|
    |jcoup_local_0_1_U       |jcoup_local_0_0       |        8|   0|   0|    0|   128|  512|     1|        65536|
    |jcoup_local_1_0_U       |jcoup_local_0_0       |        8|   0|   0|    0|   128|  512|     1|        65536|
    |jcoup_local_1_1_U       |jcoup_local_0_0       |        8|   0|   0|    0|   128|  512|     1|        65536|
    |jcoup_local_2_0_U       |jcoup_local_0_0       |        8|   0|   0|    0|   128|  512|     1|        65536|
    |jcoup_local_2_1_U       |jcoup_local_0_0       |        8|   0|   0|    0|   128|  512|     1|        65536|
    |jcoup_local_3_0_U       |jcoup_local_0_0       |        8|   0|   0|    0|   128|  512|     1|        65536|
    |jcoup_local_3_1_U       |jcoup_local_0_0       |        8|   0|   0|    0|   128|  512|     1|        65536|
    |trotters_local_V_0_0_U  |trotters_local_V_0_0  |        0|  16|  33|    0|   128|   16|     1|         2048|
    |trotters_local_V_0_1_U  |trotters_local_V_0_0  |        0|  16|  33|    0|   128|   16|     1|         2048|
    |trotters_local_V_1_0_U  |trotters_local_V_0_0  |        0|  16|  33|    0|   128|   16|     1|         2048|
    |trotters_local_V_1_1_U  |trotters_local_V_0_0  |        0|  16|  33|    0|   128|   16|     1|         2048|
    |trotters_local_V_2_0_U  |trotters_local_V_0_0  |        0|  16|  33|    0|   128|   16|     1|         2048|
    |trotters_local_V_2_1_U  |trotters_local_V_0_0  |        0|  16|  33|    0|   128|   16|     1|         2048|
    |trotters_local_V_3_0_U  |trotters_local_V_0_0  |        0|  16|  33|    0|   128|   16|     1|         2048|
    |trotters_local_V_3_1_U  |trotters_local_V_0_0  |        0|  16|  33|    0|   128|   16|     1|         2048|
    +------------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                   |                      |       64| 128| 264|    0|  2048| 4224|    16|       540672|
    +------------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln282_2_fu_1215_p2             |         +|   0|  0|  12|           4|           2|
    |add_ln282_4_fu_1221_p2             |         +|   0|  0|  12|           4|           3|
    |add_ln282_6_fu_1227_p2             |         +|   0|  0|  12|           4|           3|
    |add_ln282_fu_766_p2                |         +|   0|  0|  71|          64|          64|
    |add_ln289_1_fu_875_p2              |         +|   0|  0|  71|          64|          64|
    |add_ln289_2_fu_994_p2              |         +|   0|  0|  71|          64|          64|
    |add_ln289_3_fu_1085_p2             |         +|   0|  0|  71|          64|          64|
    |add_ln289_fu_783_p2                |         +|   0|  0|  71|          64|          64|
    |add_ln290_1_fu_914_p2              |         +|   0|  0|  71|          64|          64|
    |add_ln290_2_fu_1033_p2             |         +|   0|  0|  71|          64|          64|
    |add_ln290_3_fu_1128_p2             |         +|   0|  0|  71|          64|          64|
    |add_ln290_fu_808_p2                |         +|   0|  0|  71|          64|          64|
    |ofst_4_fu_848_p2                   |         +|   0|  0|  19|          12|           2|
    |ofst_5_fu_967_p2                   |         +|   0|  0|  19|          12|           3|
    |ofst_6_fu_1058_p2                  |         +|   0|  0|  19|          12|           3|
    |stage_2_fu_744_p2                  |         +|   0|  0|  20|          13|           1|
    |icmp_ln261_fu_738_p2               |      icmp|   0|  0|  12|          13|          13|
    |ap_block_state1                    |        or|   0|  0|   2|           1|           1|
    |ap_block_state145                  |        or|   0|  0|   2|           1|           1|
    |ap_block_state148_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |ap_block_state150_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |ap_block_state152_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |ap_block_state75_io                |        or|   0|  0|   2|           1|           1|
    |ap_block_state76_io                |        or|   0|  0|   2|           1|           1|
    |p_Val2_274_fu_1240_p3              |    select|   0|  0|  16|           1|          16|
    |p_Val2_275_fu_1247_p3              |    select|   0|  0|  16|           1|          16|
    |p_Val2_276_fu_1359_p3              |    select|   0|  0|  16|           1|          16|
    |p_Val2_277_fu_1367_p3              |    select|   0|  0|  16|           1|          16|
    |p_Val2_278_fu_1254_p3              |    select|   0|  0|  16|           1|          16|
    |p_Val2_279_fu_1261_p3              |    select|   0|  0|  16|           1|          16|
    |p_Val2_280_fu_1268_p3              |    select|   0|  0|  16|           1|          16|
    |p_Val2_s_fu_1233_p3                |    select|   0|  0|  16|           1|          16|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 906|         665|         741|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+------+-----------+-----+-----------+
    |                  Name                  |  LUT | Input Size| Bits| Total Bits|
    +----------------------------------------+------+-----------+-----+-----------+
    |ap_NS_fsm                               |  1189|        224|    1|        224|
    |ap_done                                 |     9|          2|    1|          2|
    |gmem0_ARADDR                            |    14|          3|   64|        192|
    |gmem0_ARBURST                           |     9|          2|    2|          4|
    |gmem0_ARCACHE                           |     9|          2|    4|          8|
    |gmem0_ARID                              |     9|          2|    1|          2|
    |gmem0_ARLEN                             |    14|          3|   32|         96|
    |gmem0_ARLOCK                            |     9|          2|    2|          4|
    |gmem0_ARPROT                            |     9|          2|    3|          6|
    |gmem0_ARQOS                             |     9|          2|    4|          8|
    |gmem0_ARREGION                          |     9|          2|    4|          8|
    |gmem0_ARSIZE                            |     9|          2|    3|          6|
    |gmem0_ARUSER                            |     9|          2|    1|          2|
    |gmem0_ARVALID                           |    14|          3|    1|          3|
    |gmem0_AWADDR                            |    14|          3|   64|        192|
    |gmem0_AWBURST                           |     9|          2|    2|          4|
    |gmem0_AWCACHE                           |     9|          2|    4|          8|
    |gmem0_AWID                              |     9|          2|    1|          2|
    |gmem0_AWLEN                             |    14|          3|   32|         96|
    |gmem0_AWLOCK                            |     9|          2|    2|          4|
    |gmem0_AWPROT                            |     9|          2|    3|          6|
    |gmem0_AWQOS                             |     9|          2|    4|          8|
    |gmem0_AWREGION                          |     9|          2|    4|          8|
    |gmem0_AWSIZE                            |     9|          2|    3|          6|
    |gmem0_AWUSER                            |     9|          2|    1|          2|
    |gmem0_AWVALID                           |    14|          3|    1|          3|
    |gmem0_BREADY                            |    14|          3|    1|          3|
    |gmem0_RREADY                            |     9|          2|    1|          2|
    |gmem0_WVALID                            |     9|          2|    1|          2|
    |gmem0_blk_n_AR                          |     9|          2|    1|          2|
    |gmem0_blk_n_AW                          |     9|          2|    1|          2|
    |gmem0_blk_n_B                           |     9|          2|    1|          2|
    |gmem1_ARADDR                            |    14|          3|   64|        192|
    |gmem1_ARBURST                           |     9|          2|    2|          4|
    |gmem1_ARCACHE                           |     9|          2|    4|          8|
    |gmem1_ARID                              |     9|          2|    1|          2|
    |gmem1_ARLEN                             |    14|          3|   32|         96|
    |gmem1_ARLOCK                            |     9|          2|    2|          4|
    |gmem1_ARPROT                            |     9|          2|    3|          6|
    |gmem1_ARQOS                             |     9|          2|    4|          8|
    |gmem1_ARREGION                          |     9|          2|    4|          8|
    |gmem1_ARSIZE                            |     9|          2|    3|          6|
    |gmem1_ARUSER                            |     9|          2|    1|          2|
    |gmem1_ARVALID                           |    14|          3|    1|          3|
    |gmem1_RREADY                            |     9|          2|    1|          2|
    |gmem1_blk_n_AR                          |     9|          2|    1|          2|
    |gmem2_ARADDR                            |    26|          5|   64|        320|
    |gmem2_blk_n_AR                          |     9|          2|    1|          2|
    |gmem2_blk_n_R                           |     9|          2|    1|          2|
    |gmem3_ARADDR                            |    26|          5|   64|        320|
    |gmem3_blk_n_AR                          |     9|          2|    1|          2|
    |gmem3_blk_n_R                           |     9|          2|    1|          2|
    |grp_RunFinal_fu_618_down_spin           |    14|          3|    1|          3|
    |grp_RunFinal_fu_618_h_local             |    14|          3|   32|         96|
    |grp_RunFinal_fu_618_i_pack              |    14|          3|    8|         24|
    |grp_RunFinal_fu_618_i_spin              |    14|          3|    4|         12|
    |grp_RunFinal_fu_618_log_rand_local      |    14|          3|   32|         96|
    |grp_RunFinal_fu_618_t_offset            |    14|          3|    2|          6|
    |grp_RunFinal_fu_618_trotters_local1_q0  |    14|          3|   16|         48|
    |grp_RunFinal_fu_618_trotters_local_q0   |    14|          3|   16|         48|
    |grp_RunFinal_fu_618_up_spin             |    14|          3|    1|          3|
    |grp_Run_fu_594_jcoup_local2_q0          |    14|          3|  512|       1536|
    |grp_Run_fu_594_jcoup_local2_q1          |    14|          3|  512|       1536|
    |grp_Run_fu_594_jcoup_local_q0           |    14|          3|  512|       1536|
    |grp_Run_fu_594_jcoup_local_q1           |    14|          3|  512|       1536|
    |grp_Run_fu_594_trotters_local1_q0       |    14|          3|   16|         48|
    |grp_Run_fu_594_trotters_local1_q1       |    14|          3|   16|         48|
    |grp_Run_fu_594_trotters_local_q0        |    14|          3|   16|         48|
    |grp_Run_fu_594_trotters_local_q1        |    14|          3|   16|         48|
    |jcoup_local_0_0_address0                |    20|          4|    7|         28|
    |jcoup_local_0_0_ce0                     |    20|          4|    1|          4|
    |jcoup_local_0_0_ce1                     |     9|          2|    1|          2|
    |jcoup_local_0_0_we0                     |     9|          2|    1|          2|
    |jcoup_local_0_1_address0                |    20|          4|    7|         28|
    |jcoup_local_0_1_ce0                     |    20|          4|    1|          4|
    |jcoup_local_0_1_ce1                     |     9|          2|    1|          2|
    |jcoup_local_0_1_we0                     |     9|          2|    1|          2|
    |jcoup_local_1_0_address0                |    14|          3|    7|         21|
    |jcoup_local_1_0_ce0                     |    14|          3|    1|          3|
    |jcoup_local_1_0_ce1                     |     9|          2|    1|          2|
    |jcoup_local_1_0_we0                     |     9|          2|    1|          2|
    |jcoup_local_1_1_address0                |    14|          3|    7|         21|
    |jcoup_local_1_1_ce0                     |    14|          3|    1|          3|
    |jcoup_local_1_1_ce1                     |     9|          2|    1|          2|
    |jcoup_local_1_1_we0                     |     9|          2|    1|          2|
    |jcoup_local_2_0_address0                |    14|          3|    7|         21|
    |jcoup_local_2_0_ce0                     |    14|          3|    1|          3|
    |jcoup_local_2_0_ce1                     |     9|          2|    1|          2|
    |jcoup_local_2_0_we0                     |     9|          2|    1|          2|
    |jcoup_local_2_1_address0                |    14|          3|    7|         21|
    |jcoup_local_2_1_ce0                     |    14|          3|    1|          3|
    |jcoup_local_2_1_ce1                     |     9|          2|    1|          2|
    |jcoup_local_2_1_we0                     |     9|          2|    1|          2|
    |jcoup_local_3_0_address0                |    14|          3|    7|         21|
    |jcoup_local_3_0_ce0                     |    14|          3|    1|          3|
    |jcoup_local_3_0_ce1                     |     9|          2|    1|          2|
    |jcoup_local_3_0_we0                     |     9|          2|    1|          2|
    |jcoup_local_3_1_address0                |    14|          3|    7|         21|
    |jcoup_local_3_1_ce0                     |    14|          3|    1|          3|
    |jcoup_local_3_1_ce1                     |     9|          2|    1|          2|
    |jcoup_local_3_1_we0                     |     9|          2|    1|          2|
    |stage_fu_186                            |     9|          2|   13|         26|
    |trotters_local_V_0_0_address0           |    31|          6|    7|         42|
    |trotters_local_V_0_0_address1           |    14|          3|    7|         21|
    |trotters_local_V_0_0_ce0                |    31|          6|    1|          6|
    |trotters_local_V_0_0_ce1                |    14|          3|    1|          3|
    |trotters_local_V_0_0_d0                 |    14|          3|   16|         48|
    |trotters_local_V_0_0_we0                |    14|          3|    1|          3|
    |trotters_local_V_0_1_address0           |    31|          6|    7|         42|
    |trotters_local_V_0_1_address1           |    14|          3|    7|         21|
    |trotters_local_V_0_1_ce0                |    31|          6|    1|          6|
    |trotters_local_V_0_1_ce1                |    14|          3|    1|          3|
    |trotters_local_V_0_1_d0                 |    14|          3|   16|         48|
    |trotters_local_V_0_1_we0                |    14|          3|    1|          3|
    |trotters_local_V_1_0_address0           |    37|          7|    7|         49|
    |trotters_local_V_1_0_ce0                |    31|          6|    1|          6|
    |trotters_local_V_1_0_ce1                |     9|          2|    1|          2|
    |trotters_local_V_1_0_d0                 |    14|          3|   16|         48|
    |trotters_local_V_1_0_we0                |    14|          3|    1|          3|
    |trotters_local_V_1_1_address0           |    37|          7|    7|         49|
    |trotters_local_V_1_1_ce0                |    31|          6|    1|          6|
    |trotters_local_V_1_1_ce1                |     9|          2|    1|          2|
    |trotters_local_V_1_1_d0                 |    14|          3|   16|         48|
    |trotters_local_V_1_1_we0                |    14|          3|    1|          3|
    |trotters_local_V_2_0_address0           |    31|          6|    7|         42|
    |trotters_local_V_2_0_address1           |    14|          3|    7|         21|
    |trotters_local_V_2_0_ce0                |    31|          6|    1|          6|
    |trotters_local_V_2_0_ce1                |    14|          3|    1|          3|
    |trotters_local_V_2_0_d0                 |    14|          3|   16|         48|
    |trotters_local_V_2_0_we0                |    14|          3|    1|          3|
    |trotters_local_V_2_1_address0           |    31|          6|    7|         42|
    |trotters_local_V_2_1_address1           |    14|          3|    7|         21|
    |trotters_local_V_2_1_ce0                |    31|          6|    1|          6|
    |trotters_local_V_2_1_ce1                |    14|          3|    1|          3|
    |trotters_local_V_2_1_d0                 |    14|          3|   16|         48|
    |trotters_local_V_2_1_we0                |    14|          3|    1|          3|
    |trotters_local_V_3_0_address0           |    37|          7|    7|         49|
    |trotters_local_V_3_0_ce0                |    31|          6|    1|          6|
    |trotters_local_V_3_0_ce1                |     9|          2|    1|          2|
    |trotters_local_V_3_0_d0                 |    14|          3|   16|         48|
    |trotters_local_V_3_0_we0                |    14|          3|    1|          3|
    |trotters_local_V_3_1_address0           |    37|          7|    7|         49|
    |trotters_local_V_3_1_ce0                |    31|          6|    1|          6|
    |trotters_local_V_3_1_ce1                |     9|          2|    1|          2|
    |trotters_local_V_3_1_d0                 |    14|          3|   16|         48|
    |trotters_local_V_3_1_we0                |    14|          3|    1|          3|
    +----------------------------------------+------+-----------+-----+-----------+
    |Total                                   |  3263|        659| 3058|       9770|
    +----------------------------------------+------+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------------------------+-----+----+-----+-----------+
    |                                          Name                                         |  FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------------------------------+-----+----+-----+-----------+
    |add_ln282_2_reg_1679                                                                   |    4|   0|    4|          0|
    |add_ln282_4_reg_1684                                                                   |    4|   0|    4|          0|
    |add_ln282_6_reg_1689                                                                   |    4|   0|    4|          0|
    |ap_CS_fsm                                                                              |  223|   0|  223|          0|
    |ap_done_reg                                                                            |    1|   0|    1|          0|
    |ap_rst_n_inv                                                                           |    1|   0|    1|          0|
    |ap_rst_reg_1                                                                           |    1|   0|    1|          0|
    |ap_rst_reg_2                                                                           |    1|   0|    1|          0|
    |bitcast_ln289_1_reg_1804                                                               |   32|   0|   32|          0|
    |bitcast_ln289_2_reg_1814                                                               |   32|   0|   32|          0|
    |bitcast_ln289_3_reg_1824                                                               |   32|   0|   32|          0|
    |bitcast_ln289_reg_1839                                                                 |   32|   0|   32|          0|
    |bitcast_ln290_1_reg_1809                                                               |   32|   0|   32|          0|
    |bitcast_ln290_2_reg_1819                                                               |   32|   0|   32|          0|
    |bitcast_ln290_3_reg_1829                                                               |   32|   0|   32|          0|
    |bitcast_ln290_reg_1844                                                                 |   32|   0|   32|          0|
    |dh_tunnel_reg_1488                                                                     |   32|   0|   32|          0|
    |gmem0_addr_reg_1471                                                                    |   64|   0|   64|          0|
    |gmem2_addr_1_read_reg_1754                                                             |   32|   0|   32|          0|
    |gmem2_addr_1_reg_1539                                                                  |   64|   0|   64|          0|
    |gmem2_addr_2_read_reg_1774                                                             |   32|   0|   32|          0|
    |gmem2_addr_2_reg_1572                                                                  |   64|   0|   64|          0|
    |gmem2_addr_3_read_reg_1784                                                             |   32|   0|   32|          0|
    |gmem2_addr_3_reg_1589                                                                  |   64|   0|   64|          0|
    |gmem2_addr_read_reg_1724                                                               |   32|   0|   32|          0|
    |gmem2_addr_reg_1516                                                                    |   64|   0|   64|          0|
    |gmem3_addr_1_read_reg_1759                                                             |   32|   0|   32|          0|
    |gmem3_addr_1_reg_1545                                                                  |   64|   0|   64|          0|
    |gmem3_addr_2_read_reg_1779                                                             |   32|   0|   32|          0|
    |gmem3_addr_2_reg_1578                                                                  |   64|   0|   64|          0|
    |gmem3_addr_3_read_reg_1789                                                             |   32|   0|   32|          0|
    |gmem3_addr_3_reg_1595                                                                  |   64|   0|   64|          0|
    |gmem3_addr_read_reg_1729                                                               |   32|   0|   32|          0|
    |gmem3_addr_reg_1522                                                                    |   64|   0|   64|          0|
    |grp_QuantumMonteCarloU50_Pipeline_READ_JCOUP_fu_585_ap_start_reg                       |    1|   0|    1|          0|
    |grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_READ_TROTTERS_1_fu_570_ap_start_reg    |    1|   0|    1|          0|
    |grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_673_ap_start_reg                      |    1|   0|    1|          0|
    |grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_WRITE_TROTTERS_1_fu_685_ap_start_reg  |    1|   0|    1|          0|
    |grp_RunFinal_fu_618_ap_start_reg                                                       |    1|   0|    1|          0|
    |grp_RunFinal_fu_636_ap_start_reg                                                       |    1|   0|    1|          0|
    |grp_RunFinal_fu_654_ap_start_reg                                                       |    1|   0|    1|          0|
    |grp_Run_fu_594_ap_start_reg                                                            |    1|   0|    1|          0|
    |grp_Run_fu_602_ap_start_reg                                                            |    1|   0|    1|          0|
    |grp_Run_fu_610_ap_start_reg                                                            |    1|   0|    1|          0|
    |h_read_reg_1451                                                                        |   64|   0|   64|          0|
    |jcoup_read_reg_1459                                                                    |   64|   0|   64|          0|
    |log_rand_read_reg_1443                                                                 |   64|   0|   64|          0|
    |lshr_ln_reg_1557                                                                       |    7|   0|    7|          0|
    |ofst_reg_1509                                                                          |   12|   0|   12|          0|
    |p_Result_1_reg_1704                                                                    |    1|   0|    1|          0|
    |p_Result_260_reg_1699                                                                  |    1|   0|    1|          0|
    |p_Result_2_reg_1764                                                                    |    1|   0|    1|          0|
    |p_Result_3_reg_1769                                                                    |    1|   0|    1|          0|
    |p_Result_4_reg_1709                                                                    |    1|   0|    1|          0|
    |p_Result_5_reg_1714                                                                    |    1|   0|    1|          0|
    |p_Result_6_reg_1719                                                                    |    1|   0|    1|          0|
    |p_Result_s_reg_1694                                                                    |    1|   0|    1|          0|
    |reg_705                                                                                |   32|   0|   32|          0|
    |stage_1_reg_1495                                                                       |   13|   0|   13|          0|
    |stage_fu_186                                                                           |   13|   0|   13|          0|
    |tmp_2180_reg_1611                                                                      |    1|   0|    1|          0|
    |tmp_2181_reg_1627                                                                      |    1|   0|    1|          0|
    |tmp_2_reg_1794                                                                         |   32|   0|   32|          0|
    |tmp_3_reg_1799                                                                         |   32|   0|   32|          0|
    |tmp_reg_1551                                                                           |    1|   0|    1|          0|
    |trunc_ln261_reg_1673                                                                   |    4|   0|    4|          0|
    |trunc_ln289_4_reg_1834                                                                 |    8|   0|    8|          0|
    |trunc_ln289_5_reg_1534                                                                 |    8|   0|    8|          0|
    |trunc_ln289_6_reg_1567                                                                 |    8|   0|    8|          0|
    |trunc_ln289_7_reg_1584                                                                 |    8|   0|    8|          0|
    |trunc_ln6_reg_1528                                                                     |   58|   0|   58|          0|
    |trunc_ln_reg_1464                                                                      |   58|   0|   58|          0|
    +---------------------------------------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                                                  | 1865|   0| 1865|          0|
    +---------------------------------------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+---------------+----------------------+--------------+
|       RTL Ports       | Dir | Bits|    Protocol   |     Source Object    |    C Type    |
+-----------------------+-----+-----+---------------+----------------------+--------------+
|s_axi_control_AWVALID  |   in|    1|          s_axi|               control|        scalar|
|s_axi_control_AWREADY  |  out|    1|          s_axi|               control|        scalar|
|s_axi_control_AWADDR   |   in|    7|          s_axi|               control|        scalar|
|s_axi_control_WVALID   |   in|    1|          s_axi|               control|        scalar|
|s_axi_control_WREADY   |  out|    1|          s_axi|               control|        scalar|
|s_axi_control_WDATA    |   in|   32|          s_axi|               control|        scalar|
|s_axi_control_WSTRB    |   in|    4|          s_axi|               control|        scalar|
|s_axi_control_ARVALID  |   in|    1|          s_axi|               control|        scalar|
|s_axi_control_ARREADY  |  out|    1|          s_axi|               control|        scalar|
|s_axi_control_ARADDR   |   in|    7|          s_axi|               control|        scalar|
|s_axi_control_RVALID   |  out|    1|          s_axi|               control|        scalar|
|s_axi_control_RREADY   |   in|    1|          s_axi|               control|        scalar|
|s_axi_control_RDATA    |  out|   32|          s_axi|               control|        scalar|
|s_axi_control_RRESP    |  out|    2|          s_axi|               control|        scalar|
|s_axi_control_BVALID   |  out|    1|          s_axi|               control|        scalar|
|s_axi_control_BREADY   |   in|    1|          s_axi|               control|        scalar|
|s_axi_control_BRESP    |  out|    2|          s_axi|               control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_chain|  QuantumMonteCarloU50|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_chain|  QuantumMonteCarloU50|  return value|
|interrupt              |  out|    1|  ap_ctrl_chain|  QuantumMonteCarloU50|  return value|
|m_axi_gmem0_AWVALID    |  out|    1|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_AWREADY    |   in|    1|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_AWADDR     |  out|   64|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_AWID       |  out|    1|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_AWLEN      |  out|    8|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_AWSIZE     |  out|    3|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_AWBURST    |  out|    2|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_AWLOCK     |  out|    2|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_AWCACHE    |  out|    4|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_AWPROT     |  out|    3|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_AWQOS      |  out|    4|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_AWREGION   |  out|    4|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_AWUSER     |  out|    1|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_WVALID     |  out|    1|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_WREADY     |   in|    1|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_WDATA      |  out|  512|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_WSTRB      |  out|   64|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_WLAST      |  out|    1|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_WID        |  out|    1|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_WUSER      |  out|    1|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_ARVALID    |  out|    1|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_ARREADY    |   in|    1|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_ARADDR     |  out|   64|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_ARID       |  out|    1|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_ARLEN      |  out|    8|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_ARSIZE     |  out|    3|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_ARBURST    |  out|    2|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_ARLOCK     |  out|    2|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_ARCACHE    |  out|    4|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_ARPROT     |  out|    3|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_ARQOS      |  out|    4|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_ARREGION   |  out|    4|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_ARUSER     |  out|    1|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_RVALID     |   in|    1|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_RREADY     |  out|    1|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_RDATA      |   in|  512|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_RLAST      |   in|    1|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_RID        |   in|    1|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_RUSER      |   in|    1|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_RRESP      |   in|    2|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_BVALID     |   in|    1|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_BREADY     |  out|    1|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_BRESP      |   in|    2|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_BID        |   in|    1|          m_axi|                 gmem0|       pointer|
|m_axi_gmem0_BUSER      |   in|    1|          m_axi|                 gmem0|       pointer|
|m_axi_gmem1_AWVALID    |  out|    1|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_AWREADY    |   in|    1|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_AWADDR     |  out|   64|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_AWID       |  out|    1|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_AWLEN      |  out|    8|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_AWSIZE     |  out|    3|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_AWBURST    |  out|    2|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_AWLOCK     |  out|    2|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_AWCACHE    |  out|    4|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_AWPROT     |  out|    3|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_AWQOS      |  out|    4|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_AWREGION   |  out|    4|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_AWUSER     |  out|    1|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_WVALID     |  out|    1|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_WREADY     |   in|    1|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_WDATA      |  out|  512|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_WSTRB      |  out|   64|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_WLAST      |  out|    1|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_WID        |  out|    1|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_WUSER      |  out|    1|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_ARVALID    |  out|    1|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_ARREADY    |   in|    1|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_ARADDR     |  out|   64|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_ARID       |  out|    1|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_ARLEN      |  out|    8|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_ARSIZE     |  out|    3|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_ARBURST    |  out|    2|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_ARLOCK     |  out|    2|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_ARCACHE    |  out|    4|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_ARPROT     |  out|    3|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_ARQOS      |  out|    4|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_ARREGION   |  out|    4|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_ARUSER     |  out|    1|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_RVALID     |   in|    1|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_RREADY     |  out|    1|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_RDATA      |   in|  512|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_RLAST      |   in|    1|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_RID        |   in|    1|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_RUSER      |   in|    1|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_RRESP      |   in|    2|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_BVALID     |   in|    1|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_BREADY     |  out|    1|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_BRESP      |   in|    2|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_BID        |   in|    1|          m_axi|                 gmem1|       pointer|
|m_axi_gmem1_BUSER      |   in|    1|          m_axi|                 gmem1|       pointer|
|m_axi_gmem2_AWVALID    |  out|    1|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_AWREADY    |   in|    1|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_AWADDR     |  out|   64|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_AWID       |  out|    1|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_AWLEN      |  out|    8|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_AWSIZE     |  out|    3|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_AWBURST    |  out|    2|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_AWLOCK     |  out|    2|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_AWCACHE    |  out|    4|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_AWPROT     |  out|    3|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_AWQOS      |  out|    4|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_AWREGION   |  out|    4|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_AWUSER     |  out|    1|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_WVALID     |  out|    1|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_WREADY     |   in|    1|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_WDATA      |  out|   32|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_WSTRB      |  out|    4|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_WLAST      |  out|    1|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_WID        |  out|    1|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_WUSER      |  out|    1|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_ARVALID    |  out|    1|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_ARREADY    |   in|    1|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_ARADDR     |  out|   64|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_ARID       |  out|    1|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_ARLEN      |  out|    8|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_ARSIZE     |  out|    3|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_ARBURST    |  out|    2|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_ARLOCK     |  out|    2|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_ARCACHE    |  out|    4|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_ARPROT     |  out|    3|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_ARQOS      |  out|    4|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_ARREGION   |  out|    4|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_ARUSER     |  out|    1|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_RVALID     |   in|    1|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_RREADY     |  out|    1|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_RDATA      |   in|   32|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_RLAST      |   in|    1|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_RID        |   in|    1|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_RUSER      |   in|    1|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_RRESP      |   in|    2|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_BVALID     |   in|    1|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_BREADY     |  out|    1|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_BRESP      |   in|    2|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_BID        |   in|    1|          m_axi|                 gmem2|       pointer|
|m_axi_gmem2_BUSER      |   in|    1|          m_axi|                 gmem2|       pointer|
|m_axi_gmem3_AWVALID    |  out|    1|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_AWREADY    |   in|    1|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_AWADDR     |  out|   64|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_AWID       |  out|    1|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_AWLEN      |  out|    8|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_AWSIZE     |  out|    3|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_AWBURST    |  out|    2|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_AWLOCK     |  out|    2|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_AWCACHE    |  out|    4|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_AWPROT     |  out|    3|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_AWQOS      |  out|    4|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_AWREGION   |  out|    4|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_AWUSER     |  out|    1|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_WVALID     |  out|    1|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_WREADY     |   in|    1|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_WDATA      |  out|   32|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_WSTRB      |  out|    4|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_WLAST      |  out|    1|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_WID        |  out|    1|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_WUSER      |  out|    1|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_ARVALID    |  out|    1|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_ARREADY    |   in|    1|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_ARADDR     |  out|   64|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_ARID       |  out|    1|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_ARLEN      |  out|    8|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_ARSIZE     |  out|    3|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_ARBURST    |  out|    2|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_ARLOCK     |  out|    2|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_ARCACHE    |  out|    4|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_ARPROT     |  out|    3|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_ARQOS      |  out|    4|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_ARREGION   |  out|    4|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_ARUSER     |  out|    1|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_RVALID     |   in|    1|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_RREADY     |  out|    1|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_RDATA      |   in|   32|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_RLAST      |   in|    1|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_RID        |   in|    1|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_RUSER      |   in|    1|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_RRESP      |   in|    2|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_BVALID     |   in|    1|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_BREADY     |  out|    1|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_BRESP      |   in|    2|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_BID        |   in|    1|          m_axi|                 gmem3|       pointer|
|m_axi_gmem3_BUSER      |   in|    1|          m_axi|                 gmem3|       pointer|
+-----------------------+-----+-----+---------------+----------------------+--------------+

