
Circuit 1 cell sky130_fd_pr__pfet_01v8 and Circuit 2 cell sky130_fd_pr__pfet_01v8 are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__pfet_01v8 is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__pfet_01v8 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__pfet_01v8         |Circuit 2: sky130_fd_pr__pfet_01v8         
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
4                                          |4                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__pfet_01v8 and sky130_fd_pr__pfet_01v8 are equivalent.

Circuit 1 cell sky130_fd_pr__nfet_01v8 and Circuit 2 cell sky130_fd_pr__nfet_01v8 are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__nfet_01v8 is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__nfet_01v8 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__nfet_01v8         |Circuit 2: sky130_fd_pr__nfet_01v8         
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
4                                          |4                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__nfet_01v8 and sky130_fd_pr__nfet_01v8 are equivalent.

Circuit 1 cell sky130_fd_pr__cap_mim_m3_1 and Circuit 2 cell sky130_fd_pr__cap_mim_m3_1 are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__cap_mim_m3_1 is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__cap_mim_m3_1 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__cap_mim_m3_1      |Circuit 2: sky130_fd_pr__cap_mim_m3_1      
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__cap_mim_m3_1 and sky130_fd_pr__cap_mim_m3_1 are equivalent.
Flattening unmatched subcell pfd_ver6 in circuit pll (0)(1 instance)
Flattening unmatched subcell ring-oscillator_with_tg in circuit pll (0)(1 instance)
Flattening unmatched subcell pfd_ver4 in circuit pll (1)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_AWEQGB in circuit pll (1)(2 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_BH4Y4M in circuit pll (1)(5 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_ZVHWZ3 in circuit pll (1)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_9NP8AN in circuit pll (1)(4 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_27PL9Z in circuit pll (1)(2 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_27PL9K in circuit pll (1)(2 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_MJZT9K in circuit pll (1)(2 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_9NESAN in circuit pll (1)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_VZM9AN in circuit pll (1)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_52DJGB in circuit pll (1)(3 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_9N7ETN in circuit pll (1)(1 instance)
Flattening unmatched subcell vcopll in circuit pll (1)(1 instance)

Cell pll (1) disconnected node: w_896_2264#
Cell pll (1) disconnected node: w_1946_2264#
Cell pll (1) disconnected node: w_3066_2264#
Subcircuit summary:
Circuit 1: pll                             |Circuit 2: pll                             
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8 (17)               |sky130_fd_pr__pfet_01v8 (17)               
sky130_fd_pr__nfet_01v8 (19)               |sky130_fd_pr__nfet_01v8 (19)               
sky130_fd_pr__cap_mim_m3_1 (12->3)         |sky130_fd_pr__cap_mim_m3_1 (3)             
Number of devices: 39                      |Number of devices: 39                      
Number of nets: 23                         |Number of nets: 23                         
---------------------------------------------------------------------------------------
Resolving symmetries by property value.
Netlists match uniquely with port errors.

Subcircuit pins:
Circuit 1: pll                             |Circuit 2: pll                             
-------------------------------------------|-------------------------------------------
OUT                                        |(no matching pin)                          
VGND                                       |VSUBS **Mismatch**                         
VPWR                                       |vco_0/VPWR **Mismatch**                    
VCn                                        |vco_0/VCON+ **Mismatch**                   
VCp                                        |vco_0/VCON- **Mismatch**                   
REF                                        |pfd_ver4_0/REF **Mismatch**                
FEEDBACK                                   |pfd_ver4_0/FEEDBACK **Mismatch**           
(no matching pin)                          |w_896_2264#                                
(no matching pin)                          |w_1946_2264#                               
(no matching pin)                          |w_3066_2264#                               
(no matching pin)                          |vco_0/OUT_VCO                              
OUT                                        |(no matching pin)                          
---------------------------------------------------------------------------------------
Cell pin lists for pll and pll altered to match.
Device classes pll and pll are equivalent.
  Flattening non-matched subcircuits pll pll
Flattening unmatched subcell ring-oscillator_with_tg in circuit tt_um_nurirfansyah_alits02 (0)(1 instance)
Flattening unmatched subcell vco in circuit tt_um_nurirfansyah_alits02 (1)(1 instance)

Cell tt_um_nurirfansyah_alits02 (0) disconnected node: clk
Cell tt_um_nurirfansyah_alits02 (0) disconnected node: ena
Cell tt_um_nurirfansyah_alits02 (0) disconnected node: rst_n
Cell tt_um_nurirfansyah_alits02 (0) disconnected node: ua[6]
Cell tt_um_nurirfansyah_alits02 (0) disconnected node: ua[7]
Cell tt_um_nurirfansyah_alits02 (0) disconnected node: ui_in[1]
Cell tt_um_nurirfansyah_alits02 (0) disconnected node: ui_in[2]
Cell tt_um_nurirfansyah_alits02 (0) disconnected node: ui_in[3]
Cell tt_um_nurirfansyah_alits02 (0) disconnected node: ui_in[4]
Cell tt_um_nurirfansyah_alits02 (0) disconnected node: ui_in[5]
Cell tt_um_nurirfansyah_alits02 (0) disconnected node: ui_in[6]
Cell tt_um_nurirfansyah_alits02 (0) disconnected node: ui_in[7]
Cell tt_um_nurirfansyah_alits02 (0) disconnected node: uio_in[0]
Cell tt_um_nurirfansyah_alits02 (0) disconnected node: uio_in[1]
Cell tt_um_nurirfansyah_alits02 (0) disconnected node: uio_in[2]
Cell tt_um_nurirfansyah_alits02 (0) disconnected node: uio_in[3]
Cell tt_um_nurirfansyah_alits02 (0) disconnected node: uio_in[4]
Cell tt_um_nurirfansyah_alits02 (0) disconnected node: uio_in[5]
Cell tt_um_nurirfansyah_alits02 (0) disconnected node: uio_in[6]
Cell tt_um_nurirfansyah_alits02 (0) disconnected node: uio_in[7]
Cell tt_um_nurirfansyah_alits02 (0) disconnected node: uio_oe[0]
Cell tt_um_nurirfansyah_alits02 (0) disconnected node: uio_oe[1]
Cell tt_um_nurirfansyah_alits02 (0) disconnected node: uio_oe[2]
Cell tt_um_nurirfansyah_alits02 (0) disconnected node: uio_oe[3]
Cell tt_um_nurirfansyah_alits02 (0) disconnected node: uio_oe[4]
Cell tt_um_nurirfansyah_alits02 (0) disconnected node: uio_oe[5]
Cell tt_um_nurirfansyah_alits02 (0) disconnected node: uio_oe[6]
Cell tt_um_nurirfansyah_alits02 (0) disconnected node: uio_oe[7]
Cell tt_um_nurirfansyah_alits02 (0) disconnected node: uo_out[1]
Cell tt_um_nurirfansyah_alits02 (0) disconnected node: uo_out[2]
Cell tt_um_nurirfansyah_alits02 (0) disconnected node: uo_out[3]
Cell tt_um_nurirfansyah_alits02 (0) disconnected node: uo_out[4]
Cell tt_um_nurirfansyah_alits02 (0) disconnected node: uo_out[5]
Cell tt_um_nurirfansyah_alits02 (0) disconnected node: uo_out[6]
Cell tt_um_nurirfansyah_alits02 (0) disconnected node: uo_out[7]
Cell tt_um_nurirfansyah_alits02 (0) disconnected node: uio_out[0]
Cell tt_um_nurirfansyah_alits02 (0) disconnected node: uio_out[1]
Cell tt_um_nurirfansyah_alits02 (0) disconnected node: uio_out[2]
Cell tt_um_nurirfansyah_alits02 (0) disconnected node: uio_out[3]
Cell tt_um_nurirfansyah_alits02 (0) disconnected node: uio_out[4]
Cell tt_um_nurirfansyah_alits02 (0) disconnected node: uio_out[5]
Cell tt_um_nurirfansyah_alits02 (0) disconnected node: uio_out[6]
Cell tt_um_nurirfansyah_alits02 (0) disconnected node: uio_out[7]
Cell tt_um_nurirfansyah_alits02 (0) disconnected node: ui_in[0]
Cell tt_um_nurirfansyah_alits02 (0) disconnected node: uo_out[0]
Cell tt_um_nurirfansyah_alits02 (1) disconnected node: clk
Cell tt_um_nurirfansyah_alits02 (1) disconnected node: ena
Cell tt_um_nurirfansyah_alits02 (1) disconnected node: rst_n
Cell tt_um_nurirfansyah_alits02 (1) disconnected node: ua[6]
Cell tt_um_nurirfansyah_alits02 (1) disconnected node: ua[7]
Cell tt_um_nurirfansyah_alits02 (1) disconnected node: ui_in[0]
Cell tt_um_nurirfansyah_alits02 (1) disconnected node: ui_in[1]
Cell tt_um_nurirfansyah_alits02 (1) disconnected node: ui_in[2]
Cell tt_um_nurirfansyah_alits02 (1) disconnected node: ui_in[3]
Cell tt_um_nurirfansyah_alits02 (1) disconnected node: ui_in[4]
Cell tt_um_nurirfansyah_alits02 (1) disconnected node: ui_in[5]
Cell tt_um_nurirfansyah_alits02 (1) disconnected node: ui_in[6]
Cell tt_um_nurirfansyah_alits02 (1) disconnected node: ui_in[7]
Cell tt_um_nurirfansyah_alits02 (1) disconnected node: uio_in[0]
Cell tt_um_nurirfansyah_alits02 (1) disconnected node: uio_in[1]
Cell tt_um_nurirfansyah_alits02 (1) disconnected node: uio_in[2]
Cell tt_um_nurirfansyah_alits02 (1) disconnected node: uio_in[3]
Cell tt_um_nurirfansyah_alits02 (1) disconnected node: uio_in[4]
Cell tt_um_nurirfansyah_alits02 (1) disconnected node: uio_in[5]
Cell tt_um_nurirfansyah_alits02 (1) disconnected node: uio_in[6]
Cell tt_um_nurirfansyah_alits02 (1) disconnected node: uio_in[7]
Cell tt_um_nurirfansyah_alits02 (1) disconnected node: uo_out[0]
Cell tt_um_nurirfansyah_alits02 (1) disconnected node: uo_out[1]
Cell tt_um_nurirfansyah_alits02 (1) disconnected node: uo_out[2]
Cell tt_um_nurirfansyah_alits02 (1) disconnected node: uo_out[3]
Cell tt_um_nurirfansyah_alits02 (1) disconnected node: uo_out[4]
Cell tt_um_nurirfansyah_alits02 (1) disconnected node: uo_out[5]
Cell tt_um_nurirfansyah_alits02 (1) disconnected node: uo_out[6]
Cell tt_um_nurirfansyah_alits02 (1) disconnected node: uo_out[7]
Subcircuit summary:
Circuit 1: tt_um_nurirfansyah_alits02      |Circuit 2: tt_um_nurirfansyah_alits02      
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8 (23)               |sky130_fd_pr__pfet_01v8 (23)               
sky130_fd_pr__cap_mim_m3_1 (24->6)         |sky130_fd_pr__cap_mim_m3_1 (6)             
sky130_fd_pr__nfet_01v8 (25)               |sky130_fd_pr__nfet_01v8 (25)               
Number of devices: 54                      |Number of devices: 54                      
Number of nets: 29                         |Number of nets: 29                         
---------------------------------------------------------------------------------------
Resolving symmetries by property value.
Netlists match uniquely with port errors.

Subcircuit pins:
Circuit 1: tt_um_nurirfansyah_alits02      |Circuit 2: tt_um_nurirfansyah_alits02      
-------------------------------------------|-------------------------------------------
VGND                                       |VGND                                       
ua[3]                                      |(no matching pin)                          
ua[0]                                      |(no matching pin)                          
ua[1]                                      |ua[1]                                      
ua[2]                                      |ua[2]                                      
ua[4]                                      |ua[4]                                      
ua[5]                                      |ua[5]                                      
VPWR                                       |VPWR                                       
clk                                        |clk                                        
ena                                        |ena                                        
rst_n                                      |rst_n                                      
ua[6]                                      |ua[6]                                      
ua[7]                                      |ua[7]                                      
ui_in[1]                                   |ui_in[1]                                   
ui_in[2]                                   |ui_in[2]                                   
ui_in[3]                                   |ui_in[3]                                   
ui_in[4]                                   |ui_in[4]                                   
ui_in[5]                                   |ui_in[5]                                   
ui_in[6]                                   |ui_in[6]                                   
ui_in[7]                                   |ui_in[7]                                   
uio_in[0]                                  |uio_in[0]                                  
uio_in[1]                                  |uio_in[1]                                  
uio_in[2]                                  |uio_in[2]                                  
uio_in[3]                                  |uio_in[3]                                  
uio_in[4]                                  |uio_in[4]                                  
uio_in[5]                                  |uio_in[5]                                  
uio_in[6]                                  |uio_in[6]                                  
uio_in[7]                                  |uio_in[7]                                  
uo_out[1]                                  |uo_out[1]                                  
uo_out[2]                                  |uo_out[2]                                  
uo_out[3]                                  |uo_out[3]                                  
uo_out[4]                                  |uo_out[4]                                  
uo_out[5]                                  |uo_out[5]                                  
uo_out[6]                                  |uo_out[6]                                  
uo_out[7]                                  |uo_out[7]                                  
ui_in[0]                                   |ui_in[0]                                   
uo_out[0]                                  |uo_out[0]                                  
(no matching pin)                          |ua[0]                                      
(no matching pin)                          |ua[3]                                      
ua[3]                                      |(no matching pin)                          
uio_oe[0]                                  |(no matching pin)                          
uio_oe[1]                                  |(no matching pin)                          
uio_oe[2]                                  |(no matching pin)                          
uio_oe[3]                                  |(no matching pin)                          
uio_oe[4]                                  |(no matching pin)                          
uio_oe[5]                                  |(no matching pin)                          
uio_oe[6]                                  |(no matching pin)                          
uio_oe[7]                                  |(no matching pin)                          
uio_out[0]                                 |(no matching pin)                          
uio_out[1]                                 |(no matching pin)                          
uio_out[2]                                 |(no matching pin)                          
uio_out[3]                                 |(no matching pin)                          
uio_out[4]                                 |(no matching pin)                          
uio_out[5]                                 |(no matching pin)                          
uio_out[6]                                 |(no matching pin)                          
uio_out[7]                                 |(no matching pin)                          
ua[0]                                      |(no matching pin)                          
---------------------------------------------------------------------------------------
Cell pin lists for tt_um_nurirfansyah_alits02 and tt_um_nurirfansyah_alits02 altered to match.
Device classes tt_um_nurirfansyah_alits02 and tt_um_nurirfansyah_alits02 are equivalent.

Final result: Top level cell failed pin matching.
