
---------- Begin Simulation Statistics ----------
final_tick                                  366646500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 252912                       # Simulator instruction rate (inst/s)
host_mem_usage                                 627208                       # Number of bytes of host memory used
host_op_rate                                   253822                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     1.88                       # Real time elapsed on the host
host_tick_rate                              195422562                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      474488                       # Number of instructions simulated
sim_ops                                        476210                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000367                       # Number of seconds simulated
sim_ticks                                   366646500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.142769                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   67311                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                67893                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1502                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             70304                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  1                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             168                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              167                       # Number of indirect misses.
system.cpu.branchPred.lookups                   71576                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     363                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           58                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    203463                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   203569                       # number of cc regfile writes
system.cpu.commit.amos                             14                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              1248                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      68711                       # Number of branches committed
system.cpu.commit.bw_lim_events                   655                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              49                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts            4985                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               474500                       # Number of instructions committed
system.cpu.commit.committedOps                 476222                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       694489                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.685716                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.654057                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       562888     81.05%     81.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         3416      0.49%     81.54% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        55150      7.94%     89.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        23439      3.37%     92.86% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         6451      0.93%     93.79% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        18099      2.61%     96.39% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6           87      0.01%     96.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        24304      3.50%     99.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8          655      0.09%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       694489                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  210                       # Number of function calls committed.
system.cpu.commit.int_insts                    342912                       # Number of committed integer instructions.
system.cpu.commit.loads                        132712                       # Number of loads committed
system.cpu.commit.membars                          18                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           22      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           275479     57.85%     57.85% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              52      0.01%     57.86% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                2      0.00%     57.86% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     57.86% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              4      0.00%     57.86% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              2      0.00%     57.86% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     57.86% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     57.86% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     57.86% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             6      0.00%     57.87% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     57.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              11      0.00%     57.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     57.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              20      0.00%     57.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              20      0.00%     57.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     57.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             18      0.00%     57.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     57.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     57.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     57.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     57.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     57.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     57.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     57.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     57.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     57.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     57.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     57.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     57.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     57.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc        65536     13.76%     71.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     71.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     71.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     71.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     71.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     71.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     71.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     71.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     71.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     71.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            5      0.00%     71.64% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          132712     27.87%     99.51% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           2333      0.49%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            476222                       # Class of committed instruction
system.cpu.commit.refs                         135045                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                    197303                       # Number of committed Vector instructions.
system.cpu.committedInsts                      474488                       # Number of Instructions Simulated
system.cpu.committedOps                        476210                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.545443                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.545443                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                406002                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   268                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved                66925                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                 486209                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    99018                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    171015                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   1264                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  2826                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 18650                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                       71576                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    141987                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        538643                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   574                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                         492430                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                    3036                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.097609                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             155788                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              67675                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.671531                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             695949                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.711814                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.187709                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   481145     69.14%     69.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    73129     10.51%     79.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     2768      0.40%     80.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   138907     19.96%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               695949                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           37345                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 1290                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    69093                       # Number of branches executed
system.cpu.iew.exec_nop                            31                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.692440                       # Inst execution rate
system.cpu.iew.exec_refs                       164006                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       2488                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                     230                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                134218                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 61                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 2769                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              482208                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                161518                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1517                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                507762                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  2691                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   1264                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  2686                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked          3056                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads               11                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            3                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            6                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         1506                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores          436                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              3                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          764                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            526                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    407321                       # num instructions consuming a value
system.cpu.iew.wb_count                        479045                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.673567                       # average fanout of values written-back
system.cpu.iew.wb_producers                    274358                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.653278                       # insts written-back per cycle
system.cpu.iew.wb_sent                         479169                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   511603                       # number of integer regfile reads
system.cpu.int_regfile_writes                  211439                       # number of integer regfile writes
system.cpu.ipc                               0.647064                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.647064                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                24      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                278680     54.72%     54.73% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   52      0.01%     54.74% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     2      0.00%     54.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     54.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   4      0.00%     54.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   2      0.00%     54.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     54.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     54.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     54.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  6      0.00%     54.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     54.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   11      0.00%     54.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     54.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   32      0.01%     54.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   29      0.01%     54.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     54.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  21      0.00%     54.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     54.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     54.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     54.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     54.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     54.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     54.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     54.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     54.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     54.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     54.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     54.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     54.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     54.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc        65536     12.87%     67.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     67.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     67.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     67.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     67.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     67.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     67.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     67.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     67.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     67.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     67.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     67.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                5      0.00%     67.63% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               162296     31.87%     99.49% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                2579      0.51%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 509279                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       80350                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.157772                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   10826     13.47%     13.47% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                     23      0.03%     13.50% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     13.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     13.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     13.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     13.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     13.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     13.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     13.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     13.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     13.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     13.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     13.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.00%     13.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      8      0.01%     13.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     13.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     13.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     13.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     13.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     13.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     13.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     13.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     13.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     13.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     13.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     13.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     13.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     13.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     13.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     13.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     13.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     13.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     13.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     13.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     13.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     13.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     13.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     13.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     13.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     13.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     13.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     13.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     13.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     13.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     13.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     13.51% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  68662     85.45%     98.97% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   830      1.03%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 295056                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            1274221                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       281721                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            289219                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     482116                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    509279                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  61                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined            5966                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               139                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             12                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined         5629                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        695949                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.731776                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.063306                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              423784     60.89%     60.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              114693     16.48%     77.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               86200     12.39%     89.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               62902      9.04%     98.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                8370      1.20%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          695949                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.694509                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                 294549                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads             520775                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses       197324                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes            198927                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads                 1                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                1                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               134218                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                2769                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1136743                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  65589                       # number of misc regfile writes
system.cpu.numCycles                           733294                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.pred_regfile_reads                  278408                       # number of predicate regfile reads
system.cpu.pred_regfile_writes                      9                       # number of predicate regfile writes
system.cpu.rename.BlockCycles                  194280                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                674279                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents                3                       # Number of times there has been no free registers
system.cpu.rename.IdleCycles                   108766                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                 204485                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                 17054                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               1549311                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 483085                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              681133                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    179033                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   1185                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   1264                       # Number of cycles rename is squashing
system.cpu.rename.SquashedInsts                   867                       # Number of squashed instructions processed by rename
system.cpu.rename.UnblockCycles                209756                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                     6854                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups           487219                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           2850                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 75                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     23471                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             21                       # count of temporary serializing insts renamed
system.cpu.rename.vec_pred_rename_lookups       197940                       # Number of vector predicate rename lookups
system.cpu.rename.vec_rename_lookups           197602                       # Number of vector rename lookups
system.cpu.rob.rob_reads                      1174885                       # The number of ROB reads
system.cpu.rob.rob_writes                      963874                       # The number of ROB writes
system.cpu.timesIdled                             453                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                   197349                       # number of vector regfile reads
system.cpu.vec_regfile_writes                  196713                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    12                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         8809                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         19018                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED    366646500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               9052                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1138                       # Transaction distribution
system.membus.trans_dist::WritebackClean          172                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7498                       # Transaction distribution
system.membus.trans_dist::ReadExReq               125                       # Transaction distribution
system.membus.trans_dist::ReadExResp              125                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            550                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          8503                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1032                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         1271                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        26924                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  28195                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        46144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       625024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  671168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             10210                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000196                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.013995                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   10208     99.98%     99.98% # Request fanout histogram
system.membus.snoop_fanout::1                       2      0.02%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               10210                       # Request fanout histogram
system.membus.reqLayer0.occupancy            25842500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               7.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            2909000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.8                       # Layer utilization (%)
system.membus.respLayer2.occupancy           45018250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization             12.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    366646500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          35136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         552192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             587328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        35136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         35136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        72832                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           72832                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             549                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            8628                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                9177                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         1138                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1138                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          95830725                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data        1506061015                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1601891740                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     95830725                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         95830725                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      198643653                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            198643653                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      198643653                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         95830725                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data       1506061015                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1800535393                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      1310.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       530.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      8625.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000037438500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           79                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           79                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               19381                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1207                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        9178                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1310                       # Number of write requests accepted
system.mem_ctrls.readBursts                      9178                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1310                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     23                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               885                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               450                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               386                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               406                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               404                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               373                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               378                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               394                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               496                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               605                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              608                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              659                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              687                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              838                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              763                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              823                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                58                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               161                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               135                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               131                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               141                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               130                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               132                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               133                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               133                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                9                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                9                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               51                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               32                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               29                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.83                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.23                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     79104750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   45775000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               250761000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      8640.61                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27390.61                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     8292                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1132                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 90.57                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.41                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  9178                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1310                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4512                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2019                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1536                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1080                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1013                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    659.079961                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   487.466272                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   377.236706                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           94      9.28%      9.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          125     12.34%     21.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           82      8.09%     29.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           70      6.91%     36.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           66      6.52%     43.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           63      6.22%     49.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           42      4.15%     53.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           31      3.06%     56.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          440     43.44%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1013                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           79                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     115.696203                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    100.737432                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     71.188330                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31             3      3.80%      3.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47             5      6.33%     10.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63             2      2.53%     12.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79             2      2.53%     15.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            14     17.72%     32.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           23     29.11%     62.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           16     20.25%     82.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            4      5.06%     87.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            5      6.33%     93.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255            1      1.27%     94.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::336-351            1      1.27%     96.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-367            1      1.27%     97.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::368-383            1      1.27%     98.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-463            1      1.27%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            79                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           79                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.278481                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.265280                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.678171                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               67     84.81%     84.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      2.53%     87.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               10     12.66%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            79                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 585920                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1472                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   82304                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  587392                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                83840                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1598.05                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       224.48                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1602.07                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    228.67                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        14.24                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    12.48                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.75                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     366639000                       # Total gap between requests
system.mem_ctrls.avgGap                      34957.95                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        33920                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       552000                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        82304                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 92514179.188946306705                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1505537350.008795976639                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 224477800.824499905109                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          550                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         8628                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         1310                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     15511500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    235249500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   8668634750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28202.73                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27265.82                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6617278.44                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    90.05                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              3955560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              2087250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            39112920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy            1383300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     28888080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        163967340                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy          2714880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          242109330                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        660.334491                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE      5651250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     12220000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    348775250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              3305820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              1757085                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            26246640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            5329620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     28888080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        161894820                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy          4460160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          231882225                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        632.440852                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE      9319250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     12220000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    345107250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON       366646500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    366646500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       141306                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           141306                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       141306                       # number of overall hits
system.cpu.icache.overall_hits::total          141306                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          681                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            681                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          681                       # number of overall misses
system.cpu.icache.overall_misses::total           681                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     38457500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     38457500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     38457500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     38457500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       141987                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       141987                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       141987                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       141987                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.004796                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004796                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.004796                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004796                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 56472.099853                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 56472.099853                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 56472.099853                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 56472.099853                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           24                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           24                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          172                       # number of writebacks
system.cpu.icache.writebacks::total               172                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          131                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          131                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          131                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          131                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          550                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          550                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          550                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          550                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     32685500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     32685500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     32685500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     32685500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003874                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003874                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003874                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003874                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 59428.181818                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 59428.181818                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 59428.181818                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 59428.181818                       # average overall mshr miss latency
system.cpu.icache.replacements                    172                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       141306                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          141306                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          681                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           681                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     38457500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     38457500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       141987                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       141987                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.004796                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004796                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 56472.099853                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 56472.099853                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          131                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          131                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          550                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          550                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     32685500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     32685500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003874                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003874                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 59428.181818                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 59428.181818                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    366646500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           250.031307                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              141855                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               549                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            258.387978                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   250.031307                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.488342                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.488342                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          377                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          133                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           90                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          154                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.736328                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            284523                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           284523                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    366646500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    366646500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    366646500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    366646500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    366646500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       236244                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           236244                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       236244                       # number of overall hits
system.cpu.dcache.overall_hits::total          236244                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        30950                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          30950                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        30950                       # number of overall misses
system.cpu.dcache.overall_misses::total         30950                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1592080469                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1592080469                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1592080469                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1592080469                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       267194                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       267194                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       267194                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       267194                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.115833                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.115833                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.115833                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.115833                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 51440.402876                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 51440.402876                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 51440.402876                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 51440.402876                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       130107                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3065                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    42.449266                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1138                       # number of writebacks
system.cpu.dcache.writebacks::total              1138                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        21292                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        21292                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        21292                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        21292                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         9658                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         9658                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         9658                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         9658                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    522313975                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    522313975                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    522313975                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    522313975                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.036146                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.036146                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.036146                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.036146                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 54080.966556                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 54080.966556                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 54080.966556                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 54080.966556                       # average overall mshr miss latency
system.cpu.dcache.replacements                   8636                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       235014                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          235014                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        29351                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         29351                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1552509000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1552509000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       264365                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       264365                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.111025                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.111025                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 52894.586215                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 52894.586215                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        20849                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        20849                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         8502                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         8502                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    504625502                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    504625502                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.032160                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.032160                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 59353.740532                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 59353.740532                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         1229                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           1229                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          568                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          568                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     28144495                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     28144495                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         1797                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         1797                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.316082                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.316082                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 49550.167254                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49550.167254                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          443                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          443                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          125                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          125                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      7292499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      7292499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.069560                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.069560                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58339.992000                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58339.992000                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data            1                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total            1                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data         1031                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total         1031                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data     11426974                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total     11426974                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data         1032                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total         1032                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.999031                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.999031                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 11083.388943                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 11083.388943                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data         1031                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total         1031                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data     10395974                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total     10395974                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.999031                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.999031                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 10083.388943                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 10083.388943                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data            4                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total            4                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        55500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        55500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.200000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.200000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        55500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        55500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        54500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        54500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.200000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.200000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        54500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        54500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data            4                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total            4                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.SwapReq_hits::.cpu.data           13                       # number of SwapReq hits
system.cpu.dcache.SwapReq_hits::total              13                       # number of SwapReq hits
system.cpu.dcache.SwapReq_misses::.cpu.data            1                       # number of SwapReq misses
system.cpu.dcache.SwapReq_misses::total             1                       # number of SwapReq misses
system.cpu.dcache.SwapReq_miss_latency::.cpu.data        79000                       # number of SwapReq miss cycles
system.cpu.dcache.SwapReq_miss_latency::total        79000                       # number of SwapReq miss cycles
system.cpu.dcache.SwapReq_accesses::.cpu.data           14                       # number of SwapReq accesses(hits+misses)
system.cpu.dcache.SwapReq_accesses::total           14                       # number of SwapReq accesses(hits+misses)
system.cpu.dcache.SwapReq_miss_rate::.cpu.data     0.071429                       # miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_miss_rate::total     0.071429                       # miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_avg_miss_latency::.cpu.data        79000                       # average SwapReq miss latency
system.cpu.dcache.SwapReq_avg_miss_latency::total        79000                       # average SwapReq miss latency
system.cpu.dcache.SwapReq_mshr_misses::.cpu.data            1                       # number of SwapReq MSHR misses
system.cpu.dcache.SwapReq_mshr_misses::total            1                       # number of SwapReq MSHR misses
system.cpu.dcache.SwapReq_mshr_miss_latency::.cpu.data        78000                       # number of SwapReq MSHR miss cycles
system.cpu.dcache.SwapReq_mshr_miss_latency::total        78000                       # number of SwapReq MSHR miss cycles
system.cpu.dcache.SwapReq_mshr_miss_rate::.cpu.data     0.071429                       # mshr miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_mshr_miss_rate::total     0.071429                       # mshr miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_avg_mshr_miss_latency::.cpu.data        78000                       # average SwapReq mshr miss latency
system.cpu.dcache.SwapReq_avg_mshr_miss_latency::total        78000                       # average SwapReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    366646500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           908.726459                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              245925                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              9660                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             25.458075                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            147000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   908.726459                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.887428                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.887428                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           48                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          655                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          321                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            544094                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           544094                       # Number of data accesses

---------- End Simulation Statistics   ----------
