# Reading C:/altera/11.1/modelsim_ase/tcl/vsim/pref.tcl 
# do proc_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying c:\altera\11.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied c:\altera\11.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+E:/quartus_workspace/rob_processor {E:/quartus_workspace/rob_processor/proc.v}
# Model Technology ModelSim ALTERA vlog 10.0c Compiler 2011.09 Sep 21 2011
# -- Compiling module proc
# 
# Top level modules:
# 	proc
# vlog -vlog01compat -work work +incdir+E:/quartus_workspace/rob_processor {E:/quartus_workspace/rob_processor/MAR.v}
# Model Technology ModelSim ALTERA vlog 10.0c Compiler 2011.09 Sep 21 2011
# -- Compiling module MAR
# 
# Top level modules:
# 	MAR
# vlog -vlog01compat -work work +incdir+E:/quartus_workspace/rob_processor {E:/quartus_workspace/rob_processor/Memory.v}
# Model Technology ModelSim ALTERA vlog 10.0c Compiler 2011.09 Sep 21 2011
# -- Compiling module Memory
# 
# Top level modules:
# 	Memory
# vlog -vlog01compat -work work +incdir+E:/quartus_workspace/rob_processor {E:/quartus_workspace/rob_processor/MDR.v}
# Model Technology ModelSim ALTERA vlog 10.0c Compiler 2011.09 Sep 21 2011
# -- Compiling module MDR
# 
# Top level modules:
# 	MDR
# vlog -vlog01compat -work work +incdir+E:/quartus_workspace/rob_processor {E:/quartus_workspace/rob_processor/ALU.v}
# Model Technology ModelSim ALTERA vlog 10.0c Compiler 2011.09 Sep 21 2011
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# vlog -vlog01compat -work work +incdir+E:/quartus_workspace/rob_processor {E:/quartus_workspace/rob_processor/IR.v}
# Model Technology ModelSim ALTERA vlog 10.0c Compiler 2011.09 Sep 21 2011
# -- Compiling module IR
# 
# Top level modules:
# 	IR
# vlog -vlog01compat -work work +incdir+E:/quartus_workspace/rob_processor {E:/quartus_workspace/rob_processor/PC.v}
# Model Technology ModelSim ALTERA vlog 10.0c Compiler 2011.09 Sep 21 2011
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# vlog -vlog01compat -work work +incdir+E:/quartus_workspace/rob_processor {E:/quartus_workspace/rob_processor/AC.v}
# Model Technology ModelSim ALTERA vlog 10.0c Compiler 2011.09 Sep 21 2011
# -- Compiling module AC
# 
# Top level modules:
# 	AC
# vlog -vlog01compat -work work +incdir+E:/quartus_workspace/rob_processor {E:/quartus_workspace/rob_processor/ControlBlock.v}
# Model Technology ModelSim ALTERA vlog 10.0c Compiler 2011.09 Sep 21 2011
# -- Compiling module ControlBlock
# ** Warning: E:/quartus_workspace/rob_processor/ControlBlock.v(102): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	ControlBlock
# vlog -vlog01compat -work work +incdir+E:/quartus_workspace/rob_processor {E:/quartus_workspace/rob_processor/clkDiv.v}
# Model Technology ModelSim ALTERA vlog 10.0c Compiler 2011.09 Sep 21 2011
# -- Compiling module clkDiv
# 
# Top level modules:
# 	clkDiv
# vlog -vlog01compat -work work +incdir+E:/quartus_workspace/rob_processor {E:/quartus_workspace/rob_processor/clkDiv10Khz.v}
# Model Technology ModelSim ALTERA vlog 10.0c Compiler 2011.09 Sep 21 2011
# -- Compiling module clkDiv10Khz
# 
# Top level modules:
# 	clkDiv10Khz
# vlog -vlog01compat -work work +incdir+E:/quartus_workspace/rob_processor {E:/quartus_workspace/rob_processor/LCD_Driver.v}
# Model Technology ModelSim ALTERA vlog 10.0c Compiler 2011.09 Sep 21 2011
# -- Compiling module LCD_Driver
# 
# Top level modules:
# 	LCD_Driver
# vlog -vlog01compat -work work +incdir+E:/quartus_workspace/rob_processor {E:/quartus_workspace/rob_processor/PushButton_Debouncer.v}
# Model Technology ModelSim ALTERA vlog 10.0c Compiler 2011.09 Sep 21 2011
# -- Compiling module PushButton_Debouncer
# 
# Top level modules:
# 	PushButton_Debouncer
# 
#  
vlog -reportprogress 300 -work work E:/quartus_workspace/rob_processor/simulation/modelsim/proc_TestBench.v
# Model Technology ModelSim ALTERA vlog 10.0c Compiler 2011.09 Sep 21 2011
# -- Compiling module proc_TestBench
# 
# Top level modules:
# 	proc_TestBench
vlog -vlog01compat -work work +incdir+E:/quartus_workspace/rob_processor -O0 E:/quartus_workspace/rob_processor/proc.v
# Model Technology ModelSim ALTERA vlog 10.0c Compiler 2011.09 Sep 21 2011
# -- Compiling module proc
# 
# Top level modules:
# 	proc
vlog -vlog01compat -work work +incdir+E:/quartus_workspace/rob_processor -O0 E:/quartus_workspace/rob_processor/proc.v
# Model Technology ModelSim ALTERA vlog 10.0c Compiler 2011.09 Sep 21 2011
# -- Compiling module proc
# 
# Top level modules:
# 	proc
vlog -vlog01compat -work work +incdir+E:/quartus_workspace/rob_processor -O0 E:/quartus_workspace/rob_processor/LCD_Driver.v
# Model Technology ModelSim ALTERA vlog 10.0c Compiler 2011.09 Sep 21 2011
# -- Compiling module LCD_Driver
# 
# Top level modules:
# 	LCD_Driver
wave create -pattern none -portmode input -language vlog /ControlBlock/clk
# ControlBlock
wave create -pattern none -portmode input -language vlog /ControlBlock/reset
vlog -vlog01compat -work work +incdir+E:/quartus_workspace/rob_processor -O0 E:/quartus_workspace/rob_processor/ControlBlock.v
# Model Technology ModelSim ALTERA vlog 10.0c Compiler 2011.09 Sep 21 2011
# -- Compiling module ControlBlock
# ** Warning: E:/quartus_workspace/rob_processor/ControlBlock.v(102): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	ControlBlock
# ControlBlock
wave create -pattern none -portmode output -language vlog /ControlBlock/rMAR
# ControlBlock
wave create -pattern none -portmode output -language vlog /ControlBlock/wMAR
# ControlBlock
wave create -pattern none -portmode output -language vlog /ControlBlock/rMem
# ControlBlock
wave create -pattern none -portmode output -language vlog /ControlBlock/wMem
# ControlBlock
wave create -pattern none -portmode output -language vlog /ControlBlock/rMDR
# ControlBlock
wave create -pattern none -portmode output -language vlog /ControlBlock/wMDRmem
# ControlBlock
wave create -pattern none -portmode output -language vlog /ControlBlock/wMDRbus
# ControlBlock
wave create -pattern none -portmode output -language vlog /ControlBlock/rPC
# ControlBlock
wave create -pattern none -portmode output -language vlog /ControlBlock/wPC
# ControlBlock
wave create -pattern none -portmode output -language vlog /ControlBlock/incPC
# ControlBlock
wave create -pattern none -portmode output -language vlog /ControlBlock/rIR
# ControlBlock
wave create -pattern none -portmode output -language vlog /ControlBlock/wIR
# ControlBlock
wave create -pattern none -portmode output -language vlog /ControlBlock/rAC
# ControlBlock
wave create -pattern none -portmode output -language vlog /ControlBlock/wAC
# ControlBlock
wave create -pattern none -portmode output -language vlog -range 2 0 /ControlBlock/cALU
# ControlBlock
wave create -pattern none -portmode output -language vlog /ControlBlock/eALU
# ControlBlock
wave create -pattern none -portmode input -language vlog -range 17 0 /ControlBlock/getInst
# ControlBlock
wave create -pattern none -portmode output -language vlog /ControlBlock/lcdLineSel
# ControlBlock
wave create -pattern none -portmode output -language vlog /ControlBlock/lcdLine
# ControlBlock
wave create -pattern none -portmode output -language vlog /ControlBlock/lcdRst
# ControlBlock
wave create -pattern none -portmode output -language vlog /ControlBlock/lcdW
# ControlBlock
vsim -voptargs=+acc work.proc_TestBench
# vsim -voptargs=+acc work.proc_TestBench 
# Loading work.proc_TestBench
# Loading work.proc
# Loading work.clkDiv
# Loading work.clkDiv10Khz
# ** Error: (vsim-3037) E:/quartus_workspace/rob_processor/proc.v(35): Missing instance name in instantiation of 'PushButton_Debouncer'.
#         Region: /proc_TestBench/U0
# Loading work.ControlBlock
# Loading work.LCD_Driver
# Loading work.MAR
# Loading work.Memory
# Loading work.MDR
# Loading work.PC
# Loading work.IR
# Loading work.AC
# Loading work.ALU
# Error loading design
# **** Error: LoadCompleteQ cmd: Transcript::ViewSimPanes NewSig
# ****        Dataset NewSig not found
# Dataset NewSig not found
#     while executing
# "Structure::CreateWindow $dataset_name"
#     (procedure "Transcript::ViewSimPanes" line 26)
#     invoked from within
# "Transcript::ViewSimPanes NewSig"
#     ("eval" body line 1)
#     invoked from within
# "eval $p $tankNamespace "
vlog -work work -O0 E:/quartus_workspace/rob_processor/simulation/modelsim/proc_TestBench.v
# Model Technology ModelSim ALTERA vlog 10.0c Compiler 2011.09 Sep 21 2011
# -- Compiling module proc_TestBench
# 
# Top level modules:
# 	proc_TestBench
vsim -voptargs=+acc work.proc_TestBench
# vsim -voptargs=+acc work.proc_TestBench 
# Loading work.proc_TestBench
# Loading work.proc
# Loading work.clkDiv
# Loading work.clkDiv10Khz
# ** Error: (vsim-3037) E:/quartus_workspace/rob_processor/proc.v(35): Missing instance name in instantiation of 'PushButton_Debouncer'.
#         Region: /proc_TestBench/U0
# Loading work.ControlBlock
# Loading work.LCD_Driver
# Loading work.MAR
# Loading work.Memory
# Loading work.MDR
# Loading work.PC
# Loading work.IR
# Loading work.AC
# Loading work.ALU
# Error loading design
# No wave window is currently open
vlog -vlog01compat -work work +incdir+E:/quartus_workspace/rob_processor -O0 E:/quartus_workspace/rob_processor/proc.v
# Model Technology ModelSim ALTERA vlog 10.0c Compiler 2011.09 Sep 21 2011
# -- Compiling module proc
# 
# Top level modules:
# 	proc
vlog -work work -O0 E:/quartus_workspace/rob_processor/simulation/modelsim/proc_TestBench.v
# Model Technology ModelSim ALTERA vlog 10.0c Compiler 2011.09 Sep 21 2011
# -- Compiling module proc_TestBench
# 
# Top level modules:
# 	proc_TestBench
vsim -voptargs=+acc work.proc_TestBench
# vsim -voptargs=+acc work.proc_TestBench 
# Loading work.proc_TestBench
# Loading work.proc
# Loading work.clkDiv
# Loading work.clkDiv10Khz
# Loading work.PushButton_Debouncer
# Loading work.ControlBlock
# Loading work.LCD_Driver
# Loading work.MAR
# Loading work.Memory
# Loading work.MDR
# Loading work.PC
# Loading work.IR
# Loading work.AC
# Loading work.ALU
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by:   Hostname:   ProcessID: 10
#           Attempting to use alternate WLF file "./wlftyjhjj4".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftyjhjj4
# ** Warning: (vsim-3017) E:/quartus_workspace/rob_processor/simulation/modelsim/proc_TestBench.v(18): [TFMPC] - Too few port connections. Expected 7, found 5.
#         Region: /proc_TestBench/U0
# ** Warning: (vsim-3722) E:/quartus_workspace/rob_processor/simulation/modelsim/proc_TestBench.v(18): [TFMPC] - Missing connection for port 'lcdRW'.
# ** Warning: (vsim-3722) E:/quartus_workspace/rob_processor/simulation/modelsim/proc_TestBench.v(18): [TFMPC] - Missing connection for port 'LED'.
# ** Warning: (vsim-3015) E:/quartus_workspace/rob_processor/proc.v(83): [PCDPC] - Port size (19 or 19) does not match connection size (18) for port 'alu_out'. The port definition is at: E:/quartus_workspace/rob_processor/ALU.v(7).
#         Region: /proc_TestBench/U0/alu
add wave -r /*
run
